From e5c0b8dac04e8c5e7a7681476775b1a8094712a7 Mon Sep 17 00:00:00 2001
From: Victor Wan <victor.wan@amlogic.com>
Date: Fri, 29 Nov 2013 18:46:43 +0800
Subject: [PATCH 2854/5965] m6: initial porting M6 on kernel-3.10

---
 arch/arm/Makefile                             |    1 +
 arch/arm/boot/dts/amlogic/meson6_skt.dtd      |  937 +++
 arch/arm/configs/meson6_defconfig             |  246 +
 arch/arm/mach-meson6/Kconfig                  |   96 +
 arch/arm/mach-meson6/Kconfig.boards           |   10 +
 arch/arm/mach-meson6/Makefile                 |   41 +
 arch/arm/mach-meson6/Makefile.boot            |    4 +
 arch/arm/mach-meson6/aml_gpio.dtd             |    8 +
 arch/arm/mach-meson6/aml_pin.dtd              |  333 +
 arch/arm/mach-meson6/board-meson6-common.c    |  154 +
 arch/arm/mach-meson6/cache.c                  |  110 +
 arch/arm/mach-meson6/clock.c                  | 2865 +++++++
 arch/arm/mach-meson6/common.h                 |    5 +
 arch/arm/mach-meson6/cpu.c                    |  135 +
 arch/arm/mach-meson6/cpuidle.c                |  137 +
 arch/arm/mach-meson6/gpio.c                   |  714 ++
 arch/arm/mach-meson6/gpio_data.c              | 1196 +++
 arch/arm/mach-meson6/gpio_old.c               |  677 ++
 arch/arm/mach-meson6/headsmp.S                |   35 +
 arch/arm/mach-meson6/hotplug.c                |   71 +
 .../arm/mach-meson6/include/mach/am_eth_reg.h |  200 +
 arch/arm/mach-meson6/include/mach/am_regs.h   |   22 +
 arch/arm/mach-meson6/include/mach/ao_regs.h   |   84 +
 .../mach-meson6/include/mach/avosstyle_io.h   |   85 +
 .../mach-meson6/include/mach/c_stb_define.h   |  815 ++
 arch/arm/mach-meson6/include/mach/canvas.h    |   48 +
 arch/arm/mach-meson6/include/mach/card_io.h   |  246 +
 arch/arm/mach-meson6/include/mach/clk_set.h   |   37 +
 arch/arm/mach-meson6/include/mach/clock.h     |  146 +
 arch/arm/mach-meson6/include/mach/cpu.h       |   18 +
 arch/arm/mach-meson6/include/mach/dmc.h       |  193 +
 arch/arm/mach-meson6/include/mach/efuse.h     |    9 +
 arch/arm/mach-meson6/include/mach/gpio.h      |  230 +
 arch/arm/mach-meson6/include/mach/gpio_data.h |  526 ++
 arch/arm/mach-meson6/include/mach/gpio_old.h  |  292 +
 arch/arm/mach-meson6/include/mach/hardware.h  |    5 +
 arch/arm/mach-meson6/include/mach/io.h        |  160 +
 arch/arm/mach-meson6/include/mach/irqs.h      |  162 +
 arch/arm/mach-meson6/include/mach/memory.h    |   30 +
 .../mach-meson6/include/mach/mipi_phy_reg.h   |  178 +
 .../arm/mach-meson6/include/mach/mlvds_regs.h |  200 +
 arch/arm/mach-meson6/include/mach/mod_gate.h  |   64 +
 arch/arm/mach-meson6/include/mach/nand.h      |  764 ++
 arch/arm/mach-meson6/include/mach/pctl.h      |  127 +
 arch/arm/mach-meson6/include/mach/pinmux.h    |   76 +
 .../mach-meson6/include/mach/pinmux_queue.h   |    2 +
 arch/arm/mach-meson6/include/mach/pm.h        |   32 +
 .../arm/mach-meson6/include/mach/power_gate.h |  743 ++
 arch/arm/mach-meson6/include/mach/reg_addr.h  | 2813 +++++++
 arch/arm/mach-meson6/include/mach/register.h  | 6892 +++++++++++++++++
 arch/arm/mach-meson6/include/mach/regs.h      |  131 +
 arch/arm/mach-meson6/include/mach/sd.h        |  964 +++
 arch/arm/mach-meson6/include/mach/smp.h       |   14 +
 arch/arm/mach-meson6/include/mach/spi_nor.h   |  104 +
 arch/arm/mach-meson6/include/mach/system.h    |   47 +
 arch/arm/mach-meson6/include/mach/timex.h     |   27 +
 arch/arm/mach-meson6/include/mach/tvregs.h    | 1368 ++++
 arch/arm/mach-meson6/include/mach/uart.h      |   32 +
 .../arm/mach-meson6/include/mach/uncompress.h |   56 +
 arch/arm/mach-meson6/include/mach/usb.h       |   27 +
 arch/arm/mach-meson6/include/mach/usbclock.h  |  211 +
 .../mach-meson6/include/mach/vdac_switch.h    |   39 +
 arch/arm/mach-meson6/iomapping.c              |  150 +
 arch/arm/mach-meson6/mod_gate.c               |  977 +++
 arch/arm/mach-meson6/pinctrl.c                |  431 ++
 arch/arm/mach-meson6/pm.c                     | 1129 +++
 arch/arm/mach-meson6/power_gate.c             |   27 +
 arch/arm/mach-meson6/power_suspend.c          |  103 +
 arch/arm/mach-meson6/sd_pad.c                 |  515 ++
 arch/arm/mach-meson6/smp.c                    |  179 +
 arch/arm/mach-meson6/time.c                   |  443 ++
 arch/arm/mach-meson6/usbclock.c               |  169 +
 arch/arm/plat-meson/Kconfig                   |    7 +
 73 files changed, 30124 insertions(+)
 create mode 100644 arch/arm/boot/dts/amlogic/meson6_skt.dtd
 create mode 100644 arch/arm/configs/meson6_defconfig
 create mode 100644 arch/arm/mach-meson6/Kconfig
 create mode 100644 arch/arm/mach-meson6/Kconfig.boards
 create mode 100644 arch/arm/mach-meson6/Makefile
 create mode 100644 arch/arm/mach-meson6/Makefile.boot
 create mode 100644 arch/arm/mach-meson6/aml_gpio.dtd
 create mode 100644 arch/arm/mach-meson6/aml_pin.dtd
 create mode 100644 arch/arm/mach-meson6/board-meson6-common.c
 create mode 100644 arch/arm/mach-meson6/cache.c
 create mode 100644 arch/arm/mach-meson6/clock.c
 create mode 100644 arch/arm/mach-meson6/common.h
 create mode 100644 arch/arm/mach-meson6/cpu.c
 create mode 100644 arch/arm/mach-meson6/cpuidle.c
 create mode 100644 arch/arm/mach-meson6/gpio.c
 create mode 100644 arch/arm/mach-meson6/gpio_data.c
 create mode 100644 arch/arm/mach-meson6/gpio_old.c
 create mode 100644 arch/arm/mach-meson6/headsmp.S
 create mode 100644 arch/arm/mach-meson6/hotplug.c
 create mode 100644 arch/arm/mach-meson6/include/mach/am_eth_reg.h
 create mode 100644 arch/arm/mach-meson6/include/mach/am_regs.h
 create mode 100644 arch/arm/mach-meson6/include/mach/ao_regs.h
 create mode 100644 arch/arm/mach-meson6/include/mach/avosstyle_io.h
 create mode 100644 arch/arm/mach-meson6/include/mach/c_stb_define.h
 create mode 100644 arch/arm/mach-meson6/include/mach/canvas.h
 create mode 100644 arch/arm/mach-meson6/include/mach/card_io.h
 create mode 100644 arch/arm/mach-meson6/include/mach/clk_set.h
 create mode 100644 arch/arm/mach-meson6/include/mach/clock.h
 create mode 100644 arch/arm/mach-meson6/include/mach/cpu.h
 create mode 100644 arch/arm/mach-meson6/include/mach/dmc.h
 create mode 100644 arch/arm/mach-meson6/include/mach/efuse.h
 create mode 100644 arch/arm/mach-meson6/include/mach/gpio.h
 create mode 100644 arch/arm/mach-meson6/include/mach/gpio_data.h
 create mode 100644 arch/arm/mach-meson6/include/mach/gpio_old.h
 create mode 100644 arch/arm/mach-meson6/include/mach/hardware.h
 create mode 100644 arch/arm/mach-meson6/include/mach/io.h
 create mode 100644 arch/arm/mach-meson6/include/mach/irqs.h
 create mode 100644 arch/arm/mach-meson6/include/mach/memory.h
 create mode 100644 arch/arm/mach-meson6/include/mach/mipi_phy_reg.h
 create mode 100644 arch/arm/mach-meson6/include/mach/mlvds_regs.h
 create mode 100644 arch/arm/mach-meson6/include/mach/mod_gate.h
 create mode 100644 arch/arm/mach-meson6/include/mach/nand.h
 create mode 100644 arch/arm/mach-meson6/include/mach/pctl.h
 create mode 100644 arch/arm/mach-meson6/include/mach/pinmux.h
 create mode 100644 arch/arm/mach-meson6/include/mach/pinmux_queue.h
 create mode 100644 arch/arm/mach-meson6/include/mach/pm.h
 create mode 100644 arch/arm/mach-meson6/include/mach/power_gate.h
 create mode 100644 arch/arm/mach-meson6/include/mach/reg_addr.h
 create mode 100644 arch/arm/mach-meson6/include/mach/register.h
 create mode 100644 arch/arm/mach-meson6/include/mach/regs.h
 create mode 100644 arch/arm/mach-meson6/include/mach/sd.h
 create mode 100644 arch/arm/mach-meson6/include/mach/smp.h
 create mode 100644 arch/arm/mach-meson6/include/mach/spi_nor.h
 create mode 100644 arch/arm/mach-meson6/include/mach/system.h
 create mode 100644 arch/arm/mach-meson6/include/mach/timex.h
 create mode 100644 arch/arm/mach-meson6/include/mach/tvregs.h
 create mode 100644 arch/arm/mach-meson6/include/mach/uart.h
 create mode 100644 arch/arm/mach-meson6/include/mach/uncompress.h
 create mode 100644 arch/arm/mach-meson6/include/mach/usb.h
 create mode 100644 arch/arm/mach-meson6/include/mach/usbclock.h
 create mode 100644 arch/arm/mach-meson6/include/mach/vdac_switch.h
 create mode 100644 arch/arm/mach-meson6/iomapping.c
 create mode 100644 arch/arm/mach-meson6/mod_gate.c
 create mode 100644 arch/arm/mach-meson6/pinctrl.c
 create mode 100644 arch/arm/mach-meson6/pm.c
 create mode 100644 arch/arm/mach-meson6/power_gate.c
 create mode 100644 arch/arm/mach-meson6/power_suspend.c
 create mode 100644 arch/arm/mach-meson6/sd_pad.c
 create mode 100644 arch/arm/mach-meson6/smp.c
 create mode 100644 arch/arm/mach-meson6/time.c
 create mode 100644 arch/arm/mach-meson6/usbclock.c

diff --git a/arch/arm/Makefile b/arch/arm/Makefile
index 42002ed098a3..afd2aececd86 100755
--- a/arch/arm/Makefile
+++ b/arch/arm/Makefile
@@ -156,6 +156,7 @@ machine-$(CONFIG_ARCH_IXP4XX)		+= ixp4xx
 machine-$(CONFIG_ARCH_KIRKWOOD)		+= kirkwood
 machine-$(CONFIG_ARCH_KS8695)		+= ks8695
 machine-$(CONFIG_ARCH_LPC32XX)		+= lpc32xx
+machine-$(CONFIG_ARCH_MESON6)           += meson6
 machine-$(CONFIG_ARCH_MESON8)           += meson8
 machine-$(CONFIG_ARCH_MMP)		+= mmp
 machine-$(CONFIG_ARCH_MSM)		+= msm
diff --git a/arch/arm/boot/dts/amlogic/meson6_skt.dtd b/arch/arm/boot/dts/amlogic/meson6_skt.dtd
new file mode 100644
index 000000000000..a49e35c25fdb
--- /dev/null
+++ b/arch/arm/boot/dts/amlogic/meson6_skt.dtd
@@ -0,0 +1,937 @@
+/*
+ * Amlogic-MX SKT Device Tree Source
+ *
+ * Copyright Amlogic 2013
+ *
+ * This program is free software; you can redistribute it and/or modify it
+ * under the terms of the GNU General Public License as published by the
+ * Free Software Foundation; either version 2 of the License, or (at your
+ * option) any later version.
+ */
+
+/dts-v1/;
+/{
+	compatible = "AMLOGIC,8726_MX";
+	model = "AMLOGIC";
+	interrupt-parent = <&gic>;
+	#address-cells = <1>;
+	#size-cells = <1>;
+
+    cpus {
+        #address-cells = <1>;
+        #size-cells = <0>;
+
+        cpu@0 {
+            device_type = "cpu";
+            compatible = "arm,cortex-a9";
+            reg = <0x200>;
+        };
+        cpu@1 {
+            device_type = "cpu";
+            compatible = "arm,cortex-a9";
+            reg = <0x1>;
+        };
+    };
+
+	/*start  memory config*/
+	memory{
+		device_type = "memory";
+		aml_reserved_start = <0x84000000>;
+		aml_reserved_end = <0x90cfffff>;
+		linux,usable-memory = <0x80000000 0x04000000 0x90d00000 0x0f200000 0xa0000000 0x20000000>; 
+	};
+	gic:interrupt-controller{
+        compatible = "arm,cortex-a9-gic";
+        reg = <0xc4301000 0x1000
+               0xc4300100 0x0100>;
+        interrupt-controller;
+        #interrupt-cells = <3>;
+        #address-cells = <0>;
+    };
+
+	mesonfb{
+		compatible = "amlogic,mesonfb";
+		dev_name = "mesonfb";
+		reg = <0x84100000 0x00600000
+	   	 		0x84700000 0x00100000>;
+ 		vmode = <0>; /*0:VMODE_720P 1:VMODE_LCD  2:VMODE_LVDS_1080P*/
+ 		display_size_default = <1024 768 1024 1536 32>;
+	};
+
+	mesonfb-ext{
+		compatible = "amlogic,mesonfb-ext";
+		dev_name = "mesonfb-ext";
+		reg = <0x84800000 0x00600000
+	       	 0x84e00000 0x00100000>;
+	       display_size_default = <1024 768 1024 1536 32>;
+	};
+
+	mesonstream{
+		compatible = "amlogic,mesonstream";
+		dev_name = "mesonstream.0";
+		reg = <0x84f00000 0x04000000
+						0x8fe00000 0x00f00000>;
+	};
+	
+	vdin0{
+		compatible = "amlogic,vdin";
+		dev_name = "vdin";
+		reg = <0x88f00000 0x04000000
+					0x88f00000 0x04000000>;
+		irq = <115>;
+                vdin_id = <0>;
+	};
+
+	vm{
+		compatible = "amlogic,vm";
+		dev_name = "vm.0";
+		reg = <0x8cf00000 0x01000000>;
+	};
+
+	ppmgr{
+		compatible = "amlogic,ppmgr";
+		dev_name = "ppmgr";
+		reg = <0x8ee00000 0x00fc0000>;		
+	};
+
+	/*end*/
+	
+	usb_con {
+		lm-compatible = "logicmodule-bus";
+					
+		usb_b{
+			lm-compatible = "amlogic,usb";
+			lm-periph-id = <1>; /* lm name */
+			clock-src = "usb1";
+			port-id = <1>; /* ref to mach/usb.h */
+			port-type = <1>;	/* 0: otg, 1: host, 2: slave */
+			port-speed = <0>; /* 0: default, 1: high, 2: full */
+			port-config = <0>; /* 0: default */
+			port-dma = <0>; /* 0: default, 1: single, 2: incr, 3: incr4, 4: incr8, 5: incr16, 6: disable*/
+			port-id-mode = <1>; /* 0: hardware, 1: sw_host, 2: sw_slave*/
+		};
+
+		usb_a{
+			lm-compatible = "amlogic,usb";
+			lm-periph-id = <0>; /* lm name */
+			clock-src = "usb0";
+			port-id = <0>; /* ref to mach/usb.h */
+			port-type = <0>;	/* 0: otg, 1: host, 2: slave */
+			port-speed = <0>; /* 0: default, high, 1: full */
+			port-config = <0>; /* 0: default */
+			port-dma = <0>; /* 0: default, 1: single, 2: incr, 3: incr4, 4: incr8, 5: incr16, 6: disable*/
+			port-id-mode = <0>; /* 0: hardware, 1: sw_host, 2: sw_slave*/
+			gpio-vbus-power = "GPIOD_9";
+			gpio-work-mask	= <1>; /*0: work on pulldown,1:work on pullup*/
+		};
+	};
+
+	rtc{
+		compatible = "amlogic,aml_rtc";
+	};
+	
+	uart_ao{
+		compatible = "amlogic,aml_uart";
+		port_name = "uart_ao";
+		status = "okay";
+		dev_name = "uart_ao";
+		pinctrl-names = "default";
+		pinctrl-0 = <&ao_uart_pins>;
+	};
+	
+	uart_0{
+		compatible = "amlogic,aml_uart";
+		port_name = "uart_a";
+		status = "okay";
+		dev_name = "uart_0";
+        pinctrl-names = "default";
+        pinctrl-0 = <&a_uart_pins>;
+	};
+	
+	uart_1{
+		compatible = "amlogic,aml_uart";
+		port_name = "uart_b";
+		status = "disabled";
+		dev_name = "uart_1";
+	};
+	
+	uart_2{
+		compatible = "amlogic,aml_uart";
+		port_name = "uart_c";
+		status = "disabled";
+		dev_name = "uart_2";
+	};
+	
+	uart_3{
+		compatible = "amlogic,aml_uart";
+		port_name = "uart_d";
+		status = "ok";
+		dev_name = "uart_3";
+	};
+	aml_pm{
+		compatible = "amlogic,pm";
+		dev_name = "aml_pm";
+	};
+
+
+    battery_parameter:battery_parameter{
+        pmu_twi_id = <2>;                   /* AXP20_I2CBUS                         */
+        pmu_irq_id = <0>;                   /* INT_WATCHDOG                         */
+        pmu_twi_addr = <0x34>;              /* AXP20_ADDR                           */
+        pmu_battery_rdc = <87>;             /* battery internal resistor            */
+        pmu_battery_cap = <7200>;           /* battery capacity                     */
+        pmu_battery_technology = <4>;       /* POWER_SUPPLY_TECHNOLOGY_LiFe         */
+        pmu_battery_name = "PTI PL336078";  /* battery name                         */
+        pmu_init_chgvol = <4200000>;        /* target charge voltage                */
+        pmu_init_chgend_rate = <10>;        /* set initial charing end current rate */
+        pmu_init_chg_enabled = <1>;         /* set initial charing enabled          */
+        pmu_init_adc_freq = <25>;           /* set initial adc frequency            */
+        pmu_init_adc_freqc = <100>;         /* set initial coulomb adc coufrequency */
+        pmu_init_chg_pretime = <50>;        /* set initial pre-charging time        */
+        pmu_init_chg_csttime = <720>;       /* set initial pre-charging time        */
+        pmu_init_chgcur = <600000>;         /* set initial charging current limite  */
+        pmu_suspend_chgcur = <1000000>;     /* set suspend charging current limite  */
+        pmu_resume_chgcur = <600000>;       /* set resume charging current limite   */
+        pmu_shutdown_chgcur = <1000000>;    /* set shutdown charging current limite */
+        pmu_usbcur_limit = <1>;             /* enable usb current limit?            */
+        pmu_usbcur = <500>;                 /* usb limit current value if enabled   */
+        pmu_usbvol_limit = <1>;             /* enable usb vbus voltage limit        */
+        pmu_usbvol = <4400>;                /* voltage limit value if enabled       */
+        pmu_pwroff_vol = <3200>;            /* hardware force power off voltage     */
+        pmu_pwron_vol = <2900>;             /* power on when battery voltage above  */
+        pmu_pekoff_time = <6000>;           /* long press to power off system       */
+        pmu_pekoff_en  = <1>;               /* enable long press to PWR OFF system  */
+        pmu_peklong_time = <1500>;          /* threshold to detect long press       */
+        pmu_pwrok_time   = <64>;            /* delay to detect pwr ok signal        */
+        pmu_pwrnoe_time = <2000>;           /*                                      */
+        pmu_intotp_en = <1>;                /* over temperature protection enable   */
+        pmu_pekon_time = <128>;             /* powerkey hold time for power on      */
+        pmu_charge_efficiency = <84>;       /* efficient of charging                */
+        pmu_bat_curve = <
+         /* ocv, charge, discharge */
+            3132      0       0
+            3273      0       0
+            3414      0       0
+            3555      0       0
+            3625      1       3
+            3660      2       8
+            3696      3      16
+            3731     10      24
+            3766     15      38
+            3801     26      48
+            3836     42      56
+            3872     52      63
+            3942     66      74
+            4012     79      85
+            4083     90      95
+            4153    100     100>;
+    };
+    pmu {
+        #address-cells = <1>;
+        #size-cells = <0>;
+        compatible = "amlogic, aml_pmu_prober";                 /* fixed for pmu driver, don't change   */
+        axp202 { /* PMU for AXP */
+            compatible = "axp_mfd";                             /* for driver probe, must have          */
+            sub_type = "axp20_mfd";                             /* sub type of pmu family, must have    */
+            i2c_bus = "i2c_bus_ao";                             /* attached i2c bus, must have          */
+            reg = <0x34>;                                       /* device i2c address, must have        */
+            soft_limit_to99 = <0>;                              /* optional                             */
+            ddr_voltage   = <1500000>;                          /* default voltage for DDR, optional    */
+            vddao_voltage = <1200000>;                          /* default voltage for AO, optional     */
+            board_battery = <&battery_parameter>;               /* battery parameter used, must have    */
+            status = "disable";                                    /* status of pmu, only one should be OK */
+        };
+        aml1212{                                                /* PMU for AML1212, see comment above   */
+            compatible = "aml_pmu";
+            sub_type = "aml1212";
+            i2c_bus = "i2c_bus_ao";
+            reg = <0x35>;
+            soft_limit_to99 = <0>;
+            ddr_voltage   = <1500000>;
+            vddao_voltage = <1200000>;
+            board_battery = <&battery_parameter>;
+            status = "disable";
+        };
+        rn5t618{                                                /* PMU for RN5T618, see comment above   */
+            compatible = "ricoh_pmu";
+            sub_type = "rn5t618";
+            i2c_bus = "i2c_bus_ao";
+            reg = <0x32>;
+            soft_limit_to99 = <0>;
+            ddr_voltage   = <1500000>;
+            vddao_voltage = <1200000>;
+            board_battery = <&battery_parameter>;
+            status = "disable";
+        };
+    };
+		
+		
+	aml_cams{
+		compatible = "amlogic,cams_prober";
+		pinctrl-names = "default";
+		pinctrl-0 = <&aml_cam_pins> ;
+		cam_0{
+			cam_name = "gc0308";
+			front_back = <0>;
+			i2c_bus = "i2c_bus_a";
+			gpio_pwdn = "GPIOE_11";
+			gpio_rst = "GPIOZ_0";
+			mirror_flip = <1>;
+			vertical_flip = <0>;
+		};
+		cam_1{
+			cam_name = "gt2005";
+			front_back = <1>;
+			i2c_bus = "i2c_bus_a";
+			gpio_pwdn = "GPIOE_10";
+			gpio_rst = "GPIOZ_0";
+			mirror_flip = <0>;
+			vertical_flip = <0>;
+		};
+		cam_2{
+			cam_name = "gc0328";
+			front_back = <0>;
+			i2c_bus = "i2c_bus_a";
+			gpio_pwdn = "GPIOE_11";
+			gpio_rst = "GPIOZ_0";
+			mirror_flip = <0>;
+			vertical_flip = <0>;	
+		};
+	
+	};
+	
+	i2c@c1108500{ /*I2C-A*/
+		compatible = "amlogic,aml_i2c";
+		dev_name = "i2c-A";
+		reg = <0xc1108500 0x20>;
+		device_id = <0>;
+		pinctrl-names="default";
+		pinctrl-0=<&a_i2c_master>;
+		#address-cells = <1>;
+		#size-cells = <0>;
+	};
+	
+	i2c@c11087c0{ /*I2C-B*/
+		compatible = "amlogic,aml_i2c";
+		dev_name = "i2c-B";
+		reg = <0xc11087c0 0x20>;
+		device_id = <1>;
+		pinctrl-names="default";
+		pinctrl-0=<&b_i2c_master>;
+		#address-cells = <1>;
+		#size-cells = <0>;
+
+	};
+	
+	i2c@c8100500{ /*I2C-AO*/
+		compatible = "amlogic,aml_i2c";
+		dev_name = "i2c-AO";
+		reg = <0xc8100500 0x1d>;
+		#address-cells = <1>;
+		#size-cells = <0>;
+		device_id = <2>;
+		pinctrl-names="default";
+		pinctrl-0=<&ao_i2c_master>;
+	};
+	
+	amhdmitx{
+		compatible = "amlogic,amhdmitx";
+		dev_name = "amhdmitx";
+		phy-size = <3>;
+		phy-data = <27  0x16  0x30    /* 480i/p 576i/p */
+				 74  0x16  0x40    /* 720p 1080i */
+				 148  0x16  0x40   /* 1080p */
+				>;
+	};
+	
+	mesonvout{
+		compatible = "amlogic,mesonvout";
+		dev_name = "mesonvout";
+		/*reg = <0 0>;*/
+	};
+	
+	mesonvout2{
+		compatible = "amlogic,mesonvout2";
+		dev_name = "mesonvout2";
+		/*reg = <0 0>;*/
+	};
+				
+	efuse{
+		compatible = "amlogic,efuse";
+		dev_name = "efuse";
+		plat-pos = <0 454>;
+		plat-count = <58>;
+		usid-min = <8>; /*reserved*/
+		usid-max = <31>; /*reserved*/
+	};
+	
+	card{
+		compatible = "amlogic,aml_card";
+		dev_name = "aml_sd_mmc.0";
+		pinctrl-names="sdhc_b","sdhc_c","sdhc_a";
+		pinctrl-0=<&sdhc_b_pins>;
+		pinctrl-1=<&sdhc_c_pins>;
+		pinctrl-2=<&sdhc_a_pins>;
+	};
+	sdio{
+        compatible = "amlogic,aml_sdio";
+        dev_name = "aml_sdio.0";
+        reg = <0xc1108c20 0x20>;
+        pinctrl-names = "sd_clk_cmd_pins", "sd_all_pins", "emmc_clk_cmd_pins", "emmc_all_pins", "sdio_clk_cmd_pins", "sdio_all_pins"; /*sd:sdio_b, emmc:sdio_c, sdio:sdio_a*/
+        // pinctrl-0 = <&sd_pins>;
+        // pinctrl-1 = <&emmc_pins>;
+        // pinctrl-2 = <&sdio_pins>;
+        pinctrl-0 = <&sd_clk_cmd_pins>;
+        pinctrl-1 = <&sd_all_pins>;
+        pinctrl-2 = <&emmc_clk_cmd_pins>;
+        pinctrl-3 = <&emmc_all_pins>;
+        pinctrl-4 = <&sdio_clk_cmd_pins>;
+        pinctrl-5 = <&sdio_all_pins>;
+
+        sd{
+            port = <1>;          /*0:sdio_a, 1:sdio_b, 2:sdio_c, 3:sdhc_a, 4:sdhc_b, 5:sdhc_c */
+            pinname = "sd";
+            ocr_avail = <0x200000>;          /*VDD voltage 3.3 ~ 3.4 */
+            caps = "MMC_CAP_4_BIT_DATA","MMC_CAP_MMC_HIGHSPEED","MMC_CAP_SD_HIGHSPEED";
+            f_min = <300000>;
+            f_max = <50000000>;
+            f_max_w = <50000000>;
+            max_req_size = <0x20000>;          /*128KB*/
+            gpio_cd = "CARD_6";
+            gpio_power = "CARD_8";
+            power_level = <0>;
+            irq_in = <5>;
+            #irq_in_edge = "GPIO_IRQ_FALLING";
+            irq_out = <6>;
+            #irq_out_edge = "GPIO_IRQ_RISING";
+        };
+        	
+        emmc{
+            port = <2>;          /*0:sdio_a, 1:sdio_b, 2:sdio_c, 3:sdhc_a, 4:sdhc_b, 5:sdhc_c */
+            pinname = "emmc";
+            ocr_avail = <0x200000>;          /*VDD voltage 3.3 ~ 3.4 */
+            caps = "MMC_CAP_4_BIT_DATA","MMC_CAP_MMC_HIGHSPEED","MMC_CAP_SD_HIGHSPEED", "MMC_CAP_NONREMOVABLE"; // MMC_CAP_NEEDS_POLL -- for detect, MMC_CAP_NONREMOVABLE -- for eMMC/TSD
+            f_min = <300000>;
+            f_max = <50000000>;
+            f_max_w = <50000000>;
+            max_req_size = <0x20000>;          /*128KB*/
+            gpio_dat3 = "BOOT_3";
+            #gpio_cd = "CARD_6";
+            #gpio_power = "CARD_8";
+            #power_level = <0>;
+        };
+        
+        sdio{
+            port = <0>;          /*0:sdio_a, 1:sdio_b, 2:sdio_c, 3:sdhc_a, 4:sdhc_b, 5:sdhc_c */
+            pinname = "sdio";
+            ocr_avail = <0x200000>;          /*VDD voltage 3.3 ~ 3.4 */
+            caps = "MMC_CAP_4_BIT_DATA","MMC_CAP_MMC_HIGHSPEED","MMC_CAP_SD_HIGHSPEED", "MMC_CAP_NONREMOVABLE";
+            f_min = <300000>;
+            f_max = <50000000>;
+            f_max_w = <50000000>;
+            max_req_size = <0x20000>;          /*128KB*/
+        };
+    };
+    
+    // sdhc{
+        // compatible = "amlogic,aml_sdhc";
+        // dev_name = "aml_sdhc.0";
+        // reg = <0xc1108e00 0x30>;
+        // pinctrl-names = "sd"; /*sd:sdio_b, emmc:sdio_c, sdio:sdio_a*/
+        // pinctrl-0 = <&sdhc_b_pins>;
+
+        // sd{
+            // port = <4>;          /*0:sdio_a, 1:sdio_b, 2:sdio_c, 3:sdhc_a, 4:sdhc_b, 5:sdhc_c */
+            // pinname = "sd";
+            // ocr_avail = <0x200000>;          /*VDD voltage 3.3 ~ 3.4 */
+            // caps = "MMC_CAP_4_BIT_DATA","MMC_CAP_MMC_HIGHSPEED","MMC_CAP_SD_HIGHSPEED";
+            // f_min = <300000>;
+            // f_max = <50000000>;
+            // f_max_w = <50000000>;
+            // max_req_size = <0x80000>;          /*512KB*/
+            // gpio_cd = "CARD_6";
+            // gpio_power = "CARD_8";
+            // power_level = <0>;
+            // irq_in = <5>;
+            // irq_out = <6>;
+        // };
+     // };
+	
+	wifi{
+		compatible = "amlogic,aml_broadcm_wifi";
+		dev_name = "aml_broadcm_wifi";
+		interrupt_pin = "GPIOX_11";
+		irq_num = <4>;
+		irq_trigger_type = "GPIO_IRQ_HIGH";
+		power_on_pin = "GPIOC_8";
+		clock_32k_pin = "GPIOX_12";
+	};
+		
+	meson-remote{
+		compatible = "amlogic,aml_remote";
+		dev_name = "meson-remote";
+		ao_baseaddr = <0xf3100480>;
+		pinctrl-names="default";
+		pinctrl-0=<&remote_pins>;
+	};
+    
+    aml_audio_codc{
+        compatible = "amlogic,audio_codec";
+        codec_rt5631:rt5631{
+            codec_name = "rt5631";
+            i2c_addr = <0x1A>;
+            i2c_bus = "i2c_bus_b";
+            capless = <0>;
+            status = "okay";
+                
+        };  
+        codec_wm8960:wm8960{
+            codec_name = "wm8960";
+            i2c_addr = <0x1A>;
+            i2c_bus = "i2c_bus_b";
+            capless = <1>;
+            status = "disabled";
+        };
+    };
+    
+    audio_platform{
+        compatible = "amlogic,aml-audio";
+        dev_name = "aml-audio.0";
+    };
+
+    audio_dai{
+        compatible = "amlogic,aml-dai";
+        dev_name = "aml-dai.0";
+    };
+
+    wm8960_sound_card{
+        compatible = "sound_card,wm8960";
+        aml,sound_card = "AML-WM8960";
+        //aml,audio-codec = <&wm8960>;
+        aml,codec_dai = "wm8960-hifi";
+        aml,audio-routing =
+            "Ext Spk","SPK_LP",
+            "Ext Spk","SPK_LN",
+            "Ext Spk","SPK_RP",
+            "Ext Spk","SPK_RN",
+            "HP","HP_L",
+            "HP","HP_R",
+            "MICB","Mic",
+            "LINPUT1","MICB",
+            "LINPUT2","MICB",
+            "RINPUT1","MICB",
+            "RINPUT2","MICB";
+            
+        capless = <1>; 
+        dres = <2>; /*WM8960_DRES_600R*/
+        dis_hp_det = <0>;
+        pinctrl-names = "wm8960_audio";
+        pinctrl-0 = <&aml_i2s_pins &config_aml_hp_det_pins>;
+        wm8960_gpio = "GPIOA_19";
+        hp_det_inv;
+        status = "disabled";
+        
+    };
+
+    rt5631_sound_card{
+        compatible = "sound_card,rt5631";
+        aml,sound_card = "AML-RT5631";
+        //aml,audio-codec = <&rt5631>;
+        aml,codec_dai = "rt5631-hifi";
+        aml,audio-routing =
+            "Ext Spk", "SPOL",
+            "Ext Spk","SPOR",
+            "HP","HPOL",
+            "HP","HPOR",
+            "MIC1","MIC Bias1",
+            "MIC Bias1","MAIN MIC";
+        
+        /*dev_name = "aml_sound_card";*/
+        /*reg = <0 0>;*/
+        capless = <0>;
+        spk_watt = <0>;     /*RT5631_SPK_1_0W*/
+        spk_output = <2>;   /*RT5631_SPK_RIGHT*/
+        mic_input = <0>;    /*RT5631_MIC_DIFFERENTIAL*/
+        pinctrl-names = "rt5631_audio";
+        pinctrl-0 = <&aml_i2s_pins &config_aml_hp_det_pins>;
+        rt5631_gpio = "GPIOA_19";
+        hp_det_inv;
+        status = "okay";
+    };
+    touch{
+        compatible = "amlogic,aml_touch";
+        #address-cells = <1>;
+        #size-cells = <0>;
+				touch_ft5x06:ft5x06{
+					touch_name = "ft5x06";
+					i2c_bus = "i2c_bus_a";
+					reg = <0x38>;
+					ic_type = <0>;
+					irq = <0>;
+					gpio_interrupt = "GPIOA_16";
+					gpio_reset = "GPIOC_3";
+					xres = <1024>;
+					yres = <768>;
+					pol = <0x4>;
+					fw_file = "/etc/touch/ft5x06.fw";
+				};
+				touch_gt81xx:gt81xx{
+					touch_name = "gt81xx";
+					i2c_bus = "i2c_bus_a";
+					reg = <0x55>;
+					irq = <0>;
+					irq_edge = "GPIO_IRQ_FALLING";
+					gpio_interrupt = "GPIOA_16";
+					gpio_reset = "GPIOC_3";
+					xres = <1024>;
+					yres = <768>;
+					pol = <0>;
+					max_num = <10>;
+					config_file = "/etc/touch/goodix.con";
+				};
+   };
+ 
+	saradc{
+		compatible = "amlogic,saradc";
+	};
+
+	adc_keypad{
+		compatible = "amlogic,adc_keypad";
+		key_num = <5>;
+		name_len = <20>;
+		key_name = "menu","vol-","vol+","back","home";
+		key_code = <139 114 115 158 102>;
+		key_chan = <4 4 4 4 4>;
+		key_val = <9 275 150 392 513>;
+		key_tolerance = <40 40 40 40 40>;
+	};
+
+	key_input{
+		compatible = "amlogic,key_input";
+		scan_period = <20>;
+		fuzz_time = <60>;
+		key_code_list = <116>;
+		key_num = <1>;
+		config = <0>;
+	};
+    bt-dev{
+        compatible = "amlogic,bt-dev";
+        dev_name = "bt-dev";
+        gpio_reset = "GPIOC_9";
+        gpio_en = "GPIOC_7";
+        gpio_wake = "GPIOX_10";
+    };
+	sensor{
+		compatible = "amlogic,aml_sensor";
+        sensor_bma250:bma250{
+            dev_name = "bma250";
+            status = "okay";
+            address = <0x18>;
+            i2c_bus = "i2c_bus_b";
+        };
+	};	
+
+	securitykey{
+		compatible = "amlogic,aml_keys";
+	};
+
+	gpio:gpio{
+		compatible = "amlogic,m6-gpio";
+		dev_name = "gpio";
+		#gpio-cells=<2>;
+	};
+
+	pinmux{
+		compatible = "amlogic,pinmux-m6";
+		dev_name = "pinmux";
+		#pinmux-cells=<2>;
+		ao_uart_pins:ao_uart{
+			amlogic,setmask=<10 0x1800>;
+			amlogic,pins="GPIOAO_0", "GPIOAO_1";
+		};
+		a_uart_pins:a_uart{
+			amlogic,setmask=<4 0x3c00>;
+			amlogic,pins="GPIOX_13", "GPIOX_14", "GPIOX_15", "GPIOX_16";
+		};
+		ao_i2c_master:ao_i2c{
+			amlogic,setmask=<10 0x60>;
+			amlogic,clrmask=<10 0x1800006>;
+			amlogic,pins="GPIOAO_4","GPIOAO_5";
+		};
+		a_i2c_master:a_i2c{
+			amlogic,setmask=<5 0xc000000>;
+			amlogic,clrmask=<5 0x3000000>;
+			amlogic,pins="GPIOX_25","GPIOX_26";
+		};
+		b_i2c_master:b_i2c{
+			amlogic,setmask=<5 0xc0000000>;
+			amlogic,clrmask=<5 0x30000000>;
+			amlogic,pins="GPIOX_27","GPIOX_28";
+		};
+		nand_input_state:nand_input{
+			amlogic,pins = "BOOT_0","BOOT_1","BOOT_2","BOOT_3","BOOT_4",
+						"BOOT_5","BOOT_6","BOOT_7","BOOT_12","BOOT_13",
+						"BOOT_8","BOOT_9","BOOT_10","BOOT_11",
+						"BOOT_14","BOOT_15","BOOT_16";
+			amlogic,enable-output=<1>;
+		};
+		conf_nand_state: conf_nand{
+			amlogic,pins = "BOOT_0","BOOT_1","BOOT_2","BOOT_3","BOOT_4",
+						"BOOT_5","BOOT_6","BOOT_7","BOOT_16";
+			amlogic,pullup=<1>;
+		};
+		nand_base: nand{
+			amlogic,setmask=<2 0xc3c0000>;
+			amlogic,clrmask=<	5 0xe
+							3 0x80000000
+							6 0x3c000000
+							4 0x70000000>;
+			amlogic,pins = "BOOT_0","BOOT_1","BOOT_2","BOOT_3","BOOT_4",
+						"BOOT_5","BOOT_6","BOOT_7","BOOT_12","BOOT_13",
+						"BOOT_14","BOOT_15","BOOT_16";
+		};
+		nand_ce0: nand_ce0{
+			amlogic,setmask=<2 0x2000000>;
+			amlogic,pins = "BOOT_8";
+		};
+		nand_ce1: nand_ce1{
+			amlogic,setmask=<2 0x1000000>;
+			amlogic,pins = "BOOT_9";
+		};
+		nand_ce2: nand_ce2{
+			amlogic,setmask=<2 0x800000>;
+			amlogic,pins = "BOOT_10";
+		};
+		nand_ce3: nand_ce3{
+			amlogic,setmask=<2 0x400000>;
+			amlogic,pins = "BOOT_11";
+		};
+		nand_rb0: nand_rb0{
+			amlogic,setmask=<2 0x20000>;
+			amlogic,clrmask=<2 0x800000>;
+			amlogic,pins = "BOOT_10";
+		};
+		nand_rb1: nand_rb1{
+			amlogic,setmask=<2 0x10000>;
+			amlogic,clrmask=<2 0x400000>;
+			amlogic,pins = "BOOT_11";
+		};
+
+		sdhc_b_pins:sdhc_b_pin{
+			amlogic,setmask=<2 0xfc00>;
+			amlogic,clrmask=<2 0xf0>;
+			amlogic,pins="CARD_0","CARD_1","CARD_2","CARD_3","CARD_4","CARD_5";
+		};
+		sdhc_c_pins:sdhc_c_pin{
+			amlogic,setmask=<6 0x3f000000>;
+			amlogic,clrmask=<4 0x6c000000 2 0x4c30000 3 0x80000000>;
+			amlogic,pins="BOOT_0","BOOT_1","BOOT_2","BOOT_3","BOOT_10","BOOT_11";
+		};
+		sdhc_a_pins:sdhc_a_pin{
+			amlogic,setmask=<8 0x3f>;
+			amlogic,clrmask=<5 0x6c00 >;
+			amlogic,pins="GPIOX_0","GPIOX_1","GPIOX_2","GPIOX_3","GPIOX_8","GPIOX_9";
+		};
+        
+        // sdhc_a_pins:sdhc_a_pin{
+            // amlogic,setmask=<5 0x00006c00>; /*0x00007c00 adds "GPIOX_4","GPIOX_5","GPIOX_6","GPIOX_7"; At the same time we should clrmask reg3_bit[27-30]*/
+            // amlogic,clrmask=<2 0x000000f0           /*sdhc b*/
+                                // 4 0x7c000000        /*sdhc c*/
+                                // 8 0x0000003f>;      /*sdio a, because it uses the same pins with sdhc a*/
+            // amlogic,pins="GPIOX_0","GPIOX_1","GPIOX_2","GPIOX_3","GPIOX_8","GPIOX_9";
+        // };
+        // sdhc_b_pins:sdhc_b_pin{
+            // amlogic,setmask=<2 0x000000f0>;         /*sdhc b*/
+            // amlogic,clrmask=<5 0x00007c00           /*sdhc a*/
+                                // 4 0x7c000000        /*sdhc c*/
+                                // 2 0x0000fc00>;      /*sdio b*/
+            // amlogic,pins="CARD_0","CARD_1","CARD_2","CARD_3","CARD_4","CARD_5";
+        // };
+        // sdhc_c_pins:sdhc_c_pin{
+            // amlogic,setmask=<4 0x6c000000>; /*0x7c000000 adds "BOOT_4","BOOT_5","BOOT_6","BOOT_7"; At the same time we should clrmask reg2_bit[24-25]*/
+            // amlogic,clrmask=<2 0x04c300f0           /*sdhc b & nand*/
+                                // 5 0x00007c00        /*sdhc a*/
+                                // 6 0x3f000000        /*sdio c*/
+                                // 3 0x80000000>;      /*I2C*/
+            // amlogic,pins="BOOT_0","BOOT_1","BOOT_2","BOOT_3","BOOT_10","BOOT_11";
+        // };
+        sdio_all_pins:sdio_all_pins{
+            amlogic,setmask=<8 0x0000003f>;         /*sdio a*/
+            amlogic,clrmask=<6 0x3f000000           /*sdio c*/
+                                2 0x0000fc00        /*sdio b*/
+                                5 0x00006c00>;      /*sdhc a*/
+            amlogic,pins = "GPIOX_0","GPIOX_1","GPIOX_2","GPIOX_3","GPIOX_8","GPIOX_9";
+            amlogic,enable-output=<1>; /* 0:output, 1:input */
+            amlogic,pullup=<0>;
+        };
+        sdio_clk_cmd_pins:sdio_clk_cmd_pins{
+            amlogic,setmask=<8 0x00000003>;         /*sdio a*/
+            amlogic,clrmask=<6 0x3f000000           /*sdio c*/
+                                2 0x0000fc00        /*sdio b*/
+                                5 0x00006c00>;      /*sdhc a*/
+            amlogic,pins = "GPIOX_8","GPIOX_9";
+            amlogic,enable-output=<1>; /* 0:output, 1:input */
+            amlogic,pullup=<0>;
+        };
+        sd_all_pins:sd_all_pins{
+            amlogic,setmask=<2 0x0000fc00>;         /*sdio b*/
+            amlogic,clrmask=<6 0x3f000000           /*sdio c*/
+                                8 0x0000003f        /*sdio a*/
+                                2 0x000000f0>;      /*sdhc b*/
+            amlogic,pins = "CARD_0","CARD_1","CARD_2","CARD_3","CARD_4","CARD_5";
+            amlogic,enable-output=<1>; /* 0:output, 1:input */
+            amlogic,pullup=<0>;
+        };
+        sd_clk_cmd_pins:sd_clk_cmd_pins{
+            amlogic,setmask=<2 0x00000c00>;         /*sdio b*/
+            amlogic,clrmask=<6 0x3f000000           /*sdio c*/
+                                8 0x0000003f        /*sdio a*/
+                                2 0x000000f0>;      /*sdhc b*/
+            amlogic,pins = "CARD_4","CARD_5"; /* CARD_4:CLK, CARD_5:CMD */
+            amlogic,enable-output=<1>; /* 0:output, 1:input */
+            amlogic,pullup=<0>;
+        };
+        emmc_all_pins:emmc_all_pins{
+            amlogic,setmask=<6 0x3f000000>;         /*sdio c, */
+            amlogic,clrmask=<2 0x04c3fc00           /*sdio b & nand*/
+                                8 0x0000003f        /*sdio a*/
+                                4 0x6c000000        /*sdhc c*/
+                                3 0x80000000>;      /*I2C*/
+            amlogic,pins = "BOOT_0","BOOT_1","BOOT_2","BOOT_3","BOOT_10","BOOT_11";
+            amlogic,enable-output=<1>; /* 0:output, 1:input */
+            amlogic,pullup=<0>;
+        };
+        emmc_clk_cmd_pins:emmc_clk_cmd_pins{
+            amlogic,setmask=<6 0x03000000>;         /*bit[24-25] */
+            amlogic,clrmask=<2 0x04c3fc00           /*sdio b & nand*/
+                                8 0x0000003f        /*sdio a*/
+                                4 0x6c000000        /*sdhc c*/
+                                3 0x80000000>;      /*I2C*/
+            amlogic,pins = "BOOT_10","BOOT_11";
+            amlogic,enable-output=<1>; /* 0:output, 1:input */
+            amlogic,pullup=<0>;
+        };
+        
+		remote_pins:remote_pin{
+			amlogic,setmask=<10 0x1>;
+			amlogic,pins="GPIOAO_7";
+		};
+		aml_i2s_pins: aml_i2s_pins{
+			amlogic,setmask=<9 0xAB0>;
+			amlogic,clrmask=<9 0x440>;
+			amlogic,pins = "GPIOE_0","GPIOE_1","GPIOE_2","GPIOE_3";
+		};
+		config_aml_hp_det_pins: config_aml_hp_det_pins{
+			amlogic,pins = "GPIOA_19";
+			amlogic,pullup=<1>;
+		};
+		aml_dummy_codec_pins: aml_dummy_codec_pins{
+			amlogic,setmask=<9 0x2B0
+							3 0x1000000>;
+			amlogic,clrmask=<9 0x380c4e>;
+			amlogic,pins = "GPIOE_1","GPIOE_2","GPIOE_3","GPIOE_4","GPIOC_9";
+		};
+		lcd_backlight_pins:lcd_backlight{
+			amlogic,setmask=<2 0x8>;
+			amlogic,clrmask=<1 0x10000000>;
+			amlogic,pins = "GPIOD_1";
+		};
+		lcd_ttl_hvsync_pins_on:lcd_ttl_hvsync_on{
+			amlogic,setmask=<1 0xc0000>;
+			amlogic,clrmask=<0 0xc00000>;
+			amlogic,pins = "GPIOD_2","GPIOD_3";
+		};
+		lcd_ttl_hvsync_pins_off:lcd_ttl_hvsync_off{
+			amlogic,clrmask=<0 0xc00000 1 0xc0000>;
+			amlogic,pins = "GPIOD_2","GPIOD_3";
+			amlogic,enable-output=<1>;
+		};
+		lcd_ttl_de_pins_on:lcd_ttl_de_on{
+			amlogic,setmask=<1 0x20000>;
+			amlogic,clrmask=<0 0x1000000>;
+			amlogic,pins = "GPIOD_4";
+		};
+		lcd_ttl_de_pins_off:lcd_ttl_de_off{
+			amlogic,clrmask=<0 0x1000000 1 0x20000>;
+			amlogic,pins = "GPIOD_4";
+			amlogic,enable-output=<1>;
+		};
+		lcd_ttl_clk_pins_on:lcd_ttl_clk_on{
+			amlogic,setmask=<1 0x4000>;
+			amlogic,clrmask=<0 0x8000000  1 0x3800>;
+			amlogic,pins = "GPIOD_7";
+		};
+		lcd_ttl_clk_pins_off:lcd_ttl_clk_off{
+			amlogic,clrmask=<0 0x8000000  1 0x7800>;
+			amlogic,pins = "GPIOD_7";
+			amlogic,enable-output=<1>;
+		};
+		lcd_ttl_rgb_8bit_pins_on:lcd_ttl_rgb_8bit_on{
+			amlogic,setmask=<0 0x3f>;
+			amlogic,clrmask=<5 0xff8000>;
+			amlogic,pins = "GPIOB_0","GPIOB_1","GPIOB_2","GPIOB_3","GPIOB_4","GPIOB_5","GPIOB_6","GPIOB_7",		//R0~R7
+						"GPIOB_8","GPIOB_9","GPIOB_10","GPIOB_11","GPIOB_12","GPIOB_13","GPIOB_14","GPIOB_15",	//G0~G7
+						"GPIOB_16","GPIOB_17","GPIOB_18","GPIOB_19","GPIOB_20","GPIOB_21","GPIOB_22","GPIOB_23";//B0~B7
+		};
+		lcd_ttl_rgb_8bit_pins_off:lcd_ttl_rgb_8bit_off{
+			amlogic,clrmask=<0 0x3f 5 0xff8000>;
+			amlogic,pins = "GPIOB_0","GPIOB_1","GPIOB_2","GPIOB_3","GPIOB_4","GPIOB_5","GPIOB_6","GPIOB_7",		//R0~R7
+						"GPIOB_8","GPIOB_9","GPIOB_10","GPIOB_11","GPIOB_12","GPIOB_13","GPIOB_14","GPIOB_15",	//G0~G7
+						"GPIOB_16","GPIOB_17","GPIOB_18","GPIOB_19","GPIOB_20","GPIOB_21","GPIOB_22","GPIOB_23";//B0~B7
+			amlogic,enable-output=<1>;
+		};
+		lcd_ttl_rgb_6bit_pins_on:lcd_ttl_rgb_6bit_on{
+			amlogic,setmask=<0 0x15>;
+			amlogic,clrmask=<5 0xf98000>;
+			amlogic,pins = "GPIOB_2","GPIOB_3","GPIOB_4","GPIOB_5","GPIOB_6","GPIOB_7",		//R2~R7
+						"GPIOB_10","GPIOB_11","GPIOB_12","GPIOB_13","GPIOB_14","GPIOB_15",	//G2~G7
+						"GPIOB_18","GPIOB_19","GPIOB_20","GPIOB_21","GPIOB_22","GPIOB_23";	//B2~B7
+		};
+		lcd_ttl_rgb_6bit_pins_off:lcd_ttl_rgb_6bit_off{
+			amlogic,clrmask=<0 0x15 5 0xf98000>;
+			amlogic,pins = "GPIOB_2","GPIOB_3","GPIOB_4","GPIOB_5","GPIOB_6","GPIOB_7",		//R2~R7
+						"GPIOB_10","GPIOB_11","GPIOB_12","GPIOB_13","GPIOB_14","GPIOB_15",	//G2~G7
+						"GPIOB_18","GPIOB_19","GPIOB_20","GPIOB_21","GPIOB_22","GPIOB_23";	//B2~B7
+			amlogic,enable-output=<1>;
+		};
+		aml_cam_pins: aml_cam_pins{
+			amlogic,setmask=<9 0x1000>;
+			amlogic,pins = "GPIOZ_12";
+		};
+		aml_spi_nor_pins: aml_spi_nor_pins{
+			amlogic,setmask=<5 0xf>;
+			amlogic,clrmask=<2 0x380000>;
+			amlogic,pins = "BOOT_12","BOOT_13","BOOT_14","BOOT_17";
+		};
+	};
+	unifykey{
+		compatible = "amlogic,unifykey";
+		
+		/*efuse-version = <2>;*/ /*m6 efuse version 2,m3 efuse version 1, not config efuse version in default*/
+		unifykey-num = <3>;
+		unifykey-index-0 = <&keysn_0>;
+		unifykey-index-1 = <&keysn_1>;
+		unifykey-index-2 = <&keysn_2>;
+
+		keysn_0: key_0{
+			key-name = "key0";
+			key-device = "nandkey";
+			key-dataformat = "hexdata";
+			key-permit = "read","write","del";
+		};
+		keysn_1:key_1{
+			key-name = "key1";
+			key-device = "nandkey";
+			key-dataformat = "hexdata";
+			key-permit = "read","write","del";
+		};
+		keysn_2:key_2{
+			key-name = "key2";
+			key-device = "nandkey";
+			key-dataformat = "hexdata";
+			key-permit = "read","write","del";
+		};
+	};
+
+}; /* end of / */
+
diff --git a/arch/arm/configs/meson6_defconfig b/arch/arm/configs/meson6_defconfig
new file mode 100644
index 000000000000..ffa4839d5f96
--- /dev/null
+++ b/arch/arm/configs/meson6_defconfig
@@ -0,0 +1,246 @@
+CONFIG_KERNEL_LZMA=y
+CONFIG_SYSVIPC=y
+CONFIG_NO_HZ=y
+CONFIG_HIGH_RES_TIMERS=y
+CONFIG_BSD_PROCESS_ACCT=y
+CONFIG_IKCONFIG=y
+CONFIG_IKCONFIG_PROC=y
+CONFIG_BLK_DEV_INITRD=y
+CONFIG_KALLSYMS_ALL=y
+CONFIG_EMBEDDED=y
+CONFIG_MODULES=y
+CONFIG_MODULE_UNLOAD=y
+CONFIG_ARCH_MESON6=y
+CONFIG_MESON_SUSPEND=y
+CONFIG_MESON_LEGACY_REGISTER_API=y
+CONFIG_ARM_ERRATA_751472=y
+CONFIG_ARM_ERRATA_754322=y
+CONFIG_ARM_ERRATA_764369=y
+CONFIG_SMP=y
+CONFIG_NR_CPUS=2
+CONFIG_AEABI=y
+CONFIG_HIGHMEM=y
+# CONFIG_COMPACTION is not set
+CONFIG_VFP=y
+CONFIG_NEON=y
+CONFIG_BINFMT_MISC=y
+CONFIG_WAKELOCK=y
+CONFIG_NET=y
+CONFIG_PACKET=y
+CONFIG_PACKET_DIAG=y
+CONFIG_UNIX=y
+CONFIG_UNIX_DIAG=y
+CONFIG_NET_KEY=y
+CONFIG_INET=y
+CONFIG_IP_ADVANCED_ROUTER=y
+CONFIG_IP_MULTIPLE_TABLES=y
+CONFIG_INET_ESP=y
+CONFIG_IPV6=y
+CONFIG_IPV6_PRIVACY=y
+CONFIG_IPV6_ROUTER_PREF=y
+CONFIG_IPV6_OPTIMISTIC_DAD=y
+CONFIG_INET6_AH=y
+CONFIG_INET6_ESP=y
+CONFIG_INET6_IPCOMP=y
+CONFIG_IPV6_MIP6=y
+CONFIG_IPV6_TUNNEL=y
+CONFIG_IPV6_MULTIPLE_TABLES=y
+CONFIG_NETFILTER=y
+CONFIG_NF_CONNTRACK=y
+CONFIG_NF_CONNTRACK_EVENTS=y
+CONFIG_NF_CT_PROTO_DCCP=y
+CONFIG_NF_CT_PROTO_SCTP=y
+CONFIG_NF_CT_PROTO_UDPLITE=y
+CONFIG_NF_CONNTRACK_AMANDA=y
+CONFIG_NF_CONNTRACK_FTP=y
+CONFIG_NF_CONNTRACK_H323=y
+CONFIG_NF_CONNTRACK_IRC=y
+CONFIG_NF_CONNTRACK_NETBIOS_NS=y
+CONFIG_NF_CONNTRACK_PPTP=y
+CONFIG_NF_CONNTRACK_SANE=y
+CONFIG_NF_CONNTRACK_TFTP=y
+CONFIG_NF_CT_NETLINK=y
+CONFIG_NETFILTER_TPROXY=y
+CONFIG_NETFILTER_XT_TARGET_CLASSIFY=y
+CONFIG_NETFILTER_XT_TARGET_CONNMARK=y
+CONFIG_NETFILTER_XT_TARGET_MARK=y
+CONFIG_NETFILTER_XT_TARGET_NFLOG=y
+CONFIG_NETFILTER_XT_TARGET_NFQUEUE=y
+CONFIG_NETFILTER_XT_TARGET_TPROXY=y
+CONFIG_NETFILTER_XT_TARGET_TRACE=y
+CONFIG_NETFILTER_XT_MATCH_COMMENT=y
+CONFIG_NETFILTER_XT_MATCH_CONNBYTES=y
+CONFIG_NETFILTER_XT_MATCH_CONNLIMIT=y
+CONFIG_NETFILTER_XT_MATCH_CONNMARK=y
+CONFIG_NETFILTER_XT_MATCH_CONNTRACK=y
+CONFIG_NETFILTER_XT_MATCH_HASHLIMIT=y
+CONFIG_NETFILTER_XT_MATCH_HELPER=y
+CONFIG_NETFILTER_XT_MATCH_IPRANGE=y
+CONFIG_NETFILTER_XT_MATCH_LENGTH=y
+CONFIG_NETFILTER_XT_MATCH_LIMIT=y
+CONFIG_NETFILTER_XT_MATCH_MAC=y
+CONFIG_NETFILTER_XT_MATCH_MARK=y
+CONFIG_NETFILTER_XT_MATCH_POLICY=y
+CONFIG_NETFILTER_XT_MATCH_PKTTYPE=y
+CONFIG_NETFILTER_XT_MATCH_QTAGUID=y
+CONFIG_NETFILTER_XT_MATCH_QUOTA=y
+CONFIG_NETFILTER_XT_MATCH_QUOTA2=y
+CONFIG_NETFILTER_XT_MATCH_QUOTA2_LOG=y
+CONFIG_NETFILTER_XT_MATCH_SOCKET=y
+CONFIG_NETFILTER_XT_MATCH_STATE=y
+CONFIG_NETFILTER_XT_MATCH_STATISTIC=y
+CONFIG_NETFILTER_XT_MATCH_STRING=y
+CONFIG_NETFILTER_XT_MATCH_TIME=y
+CONFIG_NETFILTER_XT_MATCH_U32=y
+CONFIG_NF_CONNTRACK_IPV4=y
+CONFIG_IP_NF_IPTABLES=y
+CONFIG_IP_NF_MATCH_AH=y
+CONFIG_IP_NF_MATCH_ECN=y
+CONFIG_IP_NF_MATCH_TTL=y
+CONFIG_IP_NF_FILTER=y
+CONFIG_IP_NF_TARGET_REJECT=y
+CONFIG_IP_NF_TARGET_REJECT_SKERR=y
+CONFIG_NF_NAT_IPV4=y
+CONFIG_IP_NF_TARGET_MASQUERADE=y
+CONFIG_IP_NF_TARGET_NETMAP=y
+CONFIG_IP_NF_TARGET_REDIRECT=y
+CONFIG_IP_NF_MANGLE=y
+CONFIG_IP_NF_RAW=y
+CONFIG_IP_NF_ARPTABLES=y
+CONFIG_IP_NF_ARPFILTER=y
+CONFIG_IP_NF_ARP_MANGLE=y
+CONFIG_NF_CONNTRACK_IPV6=y
+CONFIG_IP6_NF_IPTABLES=y
+CONFIG_IP6_NF_FILTER=y
+CONFIG_IP6_NF_TARGET_REJECT=y
+CONFIG_IP6_NF_TARGET_REJECT_SKERR=y
+CONFIG_IP6_NF_MANGLE=y
+CONFIG_IP6_NF_RAW=y
+CONFIG_NF_NAT_IPV6=y
+CONFIG_IP6_NF_TARGET_MASQUERADE=y
+CONFIG_IP6_NF_TARGET_NPT=y
+CONFIG_BRIDGE=y
+# CONFIG_BRIDGE_IGMP_SNOOPING is not set
+CONFIG_PHONET=y
+CONFIG_NET_SCHED=y
+CONFIG_NET_SCH_HTB=y
+CONFIG_NET_SCH_INGRESS=y
+CONFIG_NET_CLS_U32=y
+CONFIG_NET_EMATCH=y
+CONFIG_NET_EMATCH_U32=y
+CONFIG_NET_CLS_ACT=y
+CONFIG_NET_ACT_POLICE=y
+CONFIG_NET_ACT_GACT=y
+CONFIG_NET_ACT_MIRRED=y
+CONFIG_BT=y
+CONFIG_BT_HIDP=y
+CONFIG_CFG80211=y
+CONFIG_NL80211_TESTMODE=y
+CONFIG_CFG80211_DEVELOPER_WARNINGS=y
+CONFIG_CFG80211_REG_DEBUG=y
+CONFIG_CFG80211_CERTIFICATION_ONUS=y
+CONFIG_CFG80211_DEBUGFS=y
+CONFIG_CFG80211_INTERNAL_REGDB=y
+CONFIG_CFG80211_WEXT=y
+CONFIG_CFG80211_ALLOW_RECONNECT=y
+CONFIG_MAC80211=m
+CONFIG_MAC80211_RC_PID=y
+CONFIG_MAC80211_MESH=y
+CONFIG_MAC80211_DEBUGFS=y
+CONFIG_MAC80211_MESSAGE_TRACING=y
+CONFIG_MAC80211_DEBUG_MENU=y
+CONFIG_RFKILL=y
+CONFIG_RFKILL_INPUT=y
+CONFIG_EARLY_INIT=y
+# CONFIG_AML_RTC is not set
+# CONFIG_MESON_INPUT_REMOTE is not set
+# CONFIG_MESON_NEW_INPUT_REMOTE is not set
+# CONFIG_MESON_INPUT_KEYBOARD is not set
+# CONFIG_AMLOGIC_BOARD_HAS_PMU is not set
+# CONFIG_AMAUDIO is not set
+# CONFIG_AM_CANVAS is not set
+# CONFIG_AM_DISPLAY_MODULE is not set
+# CONFIG_AML_HDMI_TX is not set
+# CONFIG_UMP is not set
+# CONFIG_MALI400 is not set
+# CONFIG_AMLOGIC_ION is not set
+# CONFIG_CRYPTO_AML_HW_CRYPRO is not set
+# CONFIG_CRYPTO_DEVICE_DRIVER is not set
+CONFIG_UEVENT_HELPER_PATH="/sbin/hotplug"
+CONFIG_DEVTMPFS=y
+CONFIG_DEVTMPFS_MOUNT=y
+CONFIG_PROC_DEVICETREE=y
+CONFIG_OF_SELFTEST=y
+CONFIG_BLK_DEV_LOOP=y
+CONFIG_SCSI=y
+CONFIG_BLK_DEV_SD=y
+CONFIG_BLK_DEV_SR=y
+CONFIG_SCSI_MULTI_LUN=y
+CONFIG_NETDEVICES=y
+CONFIG_MII=y
+CONFIG_TUN=y
+CONFIG_PHYLIB=y
+CONFIG_PPP=y
+CONFIG_PPP_BSDCOMP=y
+CONFIG_PPP_DEFLATE=y
+CONFIG_PPP_FILTER=y
+CONFIG_PPP_MPPE=y
+CONFIG_PPP_MULTILINK=y
+CONFIG_PPPOLAC=y
+CONFIG_PPPOPNS=y
+CONFIG_PPP_ASYNC=y
+CONFIG_PPP_SYNC_TTY=y
+CONFIG_INPUT_POLLDEV=y
+CONFIG_INPUT_EVDEV=y
+CONFIG_INPUT_MISC=y
+CONFIG_INPUT_UINPUT=y
+CONFIG_DEVPTS_MULTIPLE_INSTANCES=y
+CONFIG_I2C=y
+CONFIG_I2C_CHARDEV=y
+# CONFIG_HID_GENERIC is not set
+# CONFIG_USB_SUPPORT is not set
+CONFIG_SWITCH=y
+CONFIG_RTC_CLASS=y
+CONFIG_UIO=y
+CONFIG_UIO_PDRV=y
+CONFIG_UIO_PDRV_GENIRQ=y
+CONFIG_STAGING=y
+CONFIG_ANDROID=y
+CONFIG_ANDROID_BINDER_IPC=y
+CONFIG_ASHMEM=y
+CONFIG_ANDROID_LOGGER=y
+CONFIG_ANDROID_LOW_MEMORY_KILLER=y
+CONFIG_EXT2_FS=y
+CONFIG_EXT3_FS=y
+CONFIG_EXT3_FS_POSIX_ACL=y
+CONFIG_EXT3_FS_SECURITY=y
+CONFIG_EXT4_FS=y
+CONFIG_EXT4_FS_POSIX_ACL=y
+CONFIG_EXT4_FS_SECURITY=y
+CONFIG_EXT4_DEBUG=y
+CONFIG_QUOTA=y
+CONFIG_QFMT_V2=y
+CONFIG_FUSE_FS=y
+CONFIG_ISO9660_FS=y
+CONFIG_JOLIET=y
+CONFIG_ZISOFS=y
+CONFIG_UDF_FS=y
+CONFIG_MSDOS_FS=y
+CONFIG_VFAT_FS=y
+CONFIG_TMPFS=y
+CONFIG_CONFIGFS_FS=y
+CONFIG_CRAMFS=y
+CONFIG_NLS_CODEPAGE_437=y
+CONFIG_NLS_ISO8859_1=y
+CONFIG_PRINTK_TIME=y
+CONFIG_MAGIC_SYSRQ=y
+CONFIG_READABLE_ASM=y
+CONFIG_DEBUG_FS=y
+CONFIG_DEBUG_SECTION_MISMATCH=y
+CONFIG_SCHEDSTATS=y
+CONFIG_TIMER_STATS=y
+CONFIG_DEBUG_INFO=y
+CONFIG_RCU_CPU_STALL_TIMEOUT=60
+# CONFIG_FTRACE is not set
+CONFIG_CRC_T10DIF=y
+CONFIG_CRC7=y
diff --git a/arch/arm/mach-meson6/Kconfig b/arch/arm/mach-meson6/Kconfig
new file mode 100644
index 000000000000..5dc8f71cda9e
--- /dev/null
+++ b/arch/arm/mach-meson6/Kconfig
@@ -0,0 +1,96 @@
+if ARCH_MESON6
+
+config CLKTREE_DEBUG
+	bool "New clock tree debug support"
+	default y
+	help
+		Create a node /sys/class/meson_clocktree/clkTree to get/set clocks
+menu    "Meson Global Timer Setting"
+config MESON_TIMERA
+	bool "Enable EE Domain Timer A"
+	default y
+	help
+		Enable EE Timer A . if enable the timer is 1Mhz
+config MESON_TIMERB
+	bool "Enable EE Domain Timer B"
+	depends on !SMP || HAVE_ARM_TWD
+	default n
+	help
+		Enable EE Timer B . if enable the timer is 1Mhz
+config MESON_TIMERC
+	bool "Enable EE Domain Timer C"
+	default n
+	help
+		Enable EE Timer C . if enable the timer is 1Mhz
+config MESON_TIMERD
+	bool "Enable EE Domain Timer D"
+	depends on !SMP || HAVE_ARM_TWD
+	default n
+	help
+		Enable EE Timer D . if enable the timer is 1Mhz
+endmenu
+choice 
+	prompt "Meson Local timer select"
+	depends on SMP
+	default MESON_LOCAL_TIMER
+config  MESON_LOCAL_TIMER
+	bool "USE Meson timer "
+config  MESON_ARM_TWD
+	bool "USE Meson ARM TWD"
+	select HAVE_ARM_TWD
+endchoice
+config MESON_CPU_TEMP_SENSOR
+	bool "meson temperature sensor cpu interface support"
+	default n
+	help
+		/sys/class/saradc/temperature can got the celius . 
+config CORE_FREQ_TRACK
+    bool "trace for cpu frequence with kernel timestamp"
+    default n
+    help
+        Create /dev/core_freq to collect cpu frequent change information with kernel timestamp
+
+config MESON6_SMP_HOTPLUG
+	bool "Hotplug support for test"
+	depends on SMP
+	default n
+	help
+		Hotplug let cpu1 enter wfi. Wake up it via SGI by cpu0
+
+config SUPPORT_USB_BURNING
+	bool "USB burning support"
+	default n
+	help
+		select it for enable USB burning function
+
+config MESON_L2CC_OPTIMIZE
+	bool "Optimize L2 cache"
+	depends on SMP && CACHE_L2X0
+	default n
+	help
+		enable PL310 double linefill
+
+config MESON_L2CC_DLF
+	bool "L2 cache double line fill"
+	depends on SMP && CACHE_L2X0
+	default n
+	help
+		enable PL310 double line fill
+
+config MESON_L2CC_STANDBY
+	bool "Enable L2 cache standby"
+	depends on SMP && CACHE_L2X0
+	default n
+	help
+		enable PL310 dynamic gating & standby mode
+
+config MESON_SUSPEND_FIRMWARE_BASE
+        hex
+        default 0x1ff00000
+        depends on MESON_SUSPEND
+        help
+          The base address of 1MB of memory reserved for suspend firmware.
+		
+endif # ARCH_MESON36
+
+
diff --git a/arch/arm/mach-meson6/Kconfig.boards b/arch/arm/mach-meson6/Kconfig.boards
new file mode 100644
index 000000000000..c3a4f4fb1ab0
--- /dev/null
+++ b/arch/arm/mach-meson6/Kconfig.boards
@@ -0,0 +1,10 @@
+if ARCH_MESON6
+
+config MACH_MESON6_COMMON_BOARD
+	depends on ARCH_MESON6
+	bool "Meson6 common board"
+	default y 
+	help
+      Support for Amlogic Meson6 common development platform.
+
+endif # ARCH_MESON6
diff --git a/arch/arm/mach-meson6/Makefile b/arch/arm/mach-meson6/Makefile
new file mode 100644
index 000000000000..6ffce8c27d0f
--- /dev/null
+++ b/arch/arm/mach-meson6/Makefile
@@ -0,0 +1,41 @@
+#
+# Makefile for the linux kernel.
+#
+
+# Common support
+#obj-y := clock.o time.o iomapping.o usbclock.o gpio.o mod_gate.o power_gate.o
+
+obj-y := cpu.o clock.o time.o iomapping.o usbclock.o  mod_gate.o power_gate.o gpio.o pinctrl.o
+#obj-y +=  usbclock.o usbsetting.o 
+#obj-y += power_gate.o mod_gate.o watchdog.o
+obj-m :=
+obj-n :=
+obj-  :=
+
+# Board support
+obj-$(CONFIG_MACH_MESON6_COMMON_BOARD)	+= board-meson6-common.o
+
+# Cache config
+obj-$(CONFIG_CACHE_L2X0) += cache.o
+
+# Power Management
+obj-$(CONFIG_SUSPEND)		+= pm.o
+
+obj-$(CONFIG_HOTPLUG_CPU) += hotplug.o
+obj-$(CONFIG_SMP) += headsmp.o smp.o
+
+# gpio support
+#obj-$(CONFIG_GPIO_AMLOGIC) += gpio-m6.o
+
+#pinctrl support
+#obj-$(CONFIG_PINCTRL_AMLOGIC) += pinctrl-m6.o
+
+obj-$(CONFIG_CARDREADER)	+= sd_pad.o
+#obj-$(CONFIG_CARDREADER)	+= gpio.o
+
+obj-$(CONFIG_MESON_SUSPEND) += power_suspend.o
+#ifneq ($(CONFIG_MESON_SUSPEND),y)
+#obj-$(CONFIG_SUSPEND) += sleep.o
+#endif
+
+obj-$(CONFIG_CPU_IDLE) += cpuidle.o
diff --git a/arch/arm/mach-meson6/Makefile.boot b/arch/arm/mach-meson6/Makefile.boot
new file mode 100644
index 000000000000..0ab96884ac0b
--- /dev/null
+++ b/arch/arm/mach-meson6/Makefile.boot
@@ -0,0 +1,4 @@
+   zreladdr-y	:= 0x80008000
+params_phys-y	:= 0x80000100
+initrd_phys-y	:= 0x80800000
+
diff --git a/arch/arm/mach-meson6/aml_gpio.dtd b/arch/arm/mach-meson6/aml_gpio.dtd
new file mode 100644
index 000000000000..3475f7e4e729
--- /dev/null
+++ b/arch/arm/mach-meson6/aml_gpio.dtd
@@ -0,0 +1,8 @@
+#ifdef CONFIG_GPIO_AMLOGIC
+//$$ DEVICE="m6-gpio"
+	gpio:gpio{
+		compatible = "amlogic,m6-gpio";
+		dev_name = "gpio";
+		#gpio-cells=<2>;
+	};
+#endif
\ No newline at end of file
diff --git a/arch/arm/mach-meson6/aml_pin.dtd b/arch/arm/mach-meson6/aml_pin.dtd
new file mode 100644
index 000000000000..a770d5ffbd9e
--- /dev/null
+++ b/arch/arm/mach-meson6/aml_pin.dtd
@@ -0,0 +1,333 @@
+#ifdef CONFIG_PINCTRL_AMLOGIC
+//$$ DEVICE="pinmux-m6"
+    pinmux{ 
+		compatible = "amlogic,pinmux-m6";
+		dev_name = "pinmux";
+		#pinmux-cells=<2>;    
+    
+//$$ MATCH "uart_ao_pin_match" = "&ao_uart_pins"
+//$$ L2 PROP_U32 2 = "amlogic,setmask"
+//$$ L2 PROP_STR 2 = "amlogic,pins"
+        ao_uart_pins:ao_uart{
+			amlogic,setmask=<10 0x1800>;
+			amlogic,pins="GPIOAO_0", "GPIOAO_1";
+		};
+		
+//$$ MATCH "uart_0_pin_match" = "&a_uart_pins"
+//$$ L2 PROP_U32 2 = "amlogic,setmask"
+//$$ L2 PROP_STR 2 = "amlogic,pins"
+		a_uart_pins:a_uart{
+			amlogic,setmask=<4 0x3c00>;
+			amlogic,pins="GPIOX_13", "GPIOX_14", "GPIOX_15", "GPIOX_16";
+		};
+		
+//$$ MATCH "I2C_AO_pin_match" = "&ao_i2c_master"
+//$$ L2 PROP_U32 2 = "amlogic,setmask"
+//$$ L2 PROP_U32 2 = "amlogic,clrmask"
+//$$ L2 PROP_STR 2 = "amlogic,pins"
+		ao_i2c_master:ao_i2c{
+			amlogic,setmask=<10 0x60>;
+			amlogic,clrmask=<10 0x1800006>;
+			amlogic,pins="GPIOAO_4","GPIOAO_5";
+		};
+		
+//$$ MATCH "I2C_A_pin_match" = "&a_i2c_master"
+//$$ L2 PROP_U32 2 = "amlogic,setmask"
+//$$ L2 PROP_U32 2 = "amlogic,clrmask"
+//$$ L2 PROP_STR 2 = "amlogic,pins"
+		a_i2c_master:a_i2c{
+			amlogic,setmask=<5 0xc000000>;
+			amlogic,clrmask=<5 0x3000000>;
+			amlogic,pins="GPIOX_25","GPIOX_26";
+		};
+		
+//$$ MATCH "I2C_B_pin_match" = "&b_i2c_master"
+//$$ L2 PROP_U32 2 = "amlogic,setmask"
+//$$ L2 PROP_U32 2 = "amlogic,clrmask"
+//$$ L2 PROP_STR 2 = "amlogic,pins"
+		b_i2c_master:b_i2c{
+			amlogic,setmask=<5 0xc0000000>;
+			amlogic,clrmask=<5 0x30000000>;
+			amlogic,pins="GPIOX_27","GPIOX_28";
+		};
+		
+//$$ MATCH "Nand_pin_0_match" = "&nand_input_state"
+//$$ MATCH "Nand_pin_1_match" = "&nand_input_state"
+//$$ L2 PROP_STR 17 = "amlogic,pins"
+//$$ L2 PROP_U32 = "amlogic,enable-output"
+		nand_input_state:nand_input{
+			amlogic,pins = "BOOT_0","BOOT_1","BOOT_2","BOOT_3","BOOT_4",
+						"BOOT_5","BOOT_6","BOOT_7","BOOT_12","BOOT_13",
+						"BOOT_8","BOOT_9","BOOT_10","BOOT_11",
+						"BOOT_14","BOOT_15","BOOT_16";
+			amlogic,enable-output=<1>;
+		};
+		
+//$$ MATCH "Nand_pin_0_match" = "&conf_nand_state"
+//$$ MATCH "Nand_pin_1_match" = "&conf_nand_state"
+//$$ L2 PROP_STR 9 = "amlogic,pins"
+//$$ L2 PROP_U32 = "amlogic,pullup"
+		conf_nand_state: conf_nand{
+			amlogic,pins = "BOOT_0","BOOT_1","BOOT_2","BOOT_3","BOOT_4",
+						"BOOT_5","BOOT_6","BOOT_7","BOOT_16";
+			amlogic,pullup=<1>;
+		};
+		
+//$$ MATCH "Nand_pin_0_match" = "&nand_base"
+//$$ MATCH "Nand_pin_1_match" = "&nand_base"
+//$$ L2 PROP_U32 2 = "amlogic,setmask"
+//$$ L2 PROP_U32 4*2 = "amlogic,clrmask"
+//$$ L2 PROP_STR 13 = "amlogic,pins"
+		nand_base: nand{
+			amlogic,setmask=<2 0xc3c0000>;
+			amlogic,clrmask=<	5 0xe 
+							3 0x80000000 
+							6 0x3c000000
+							4 0x70000000>;
+			amlogic,pins = "BOOT_0","BOOT_1","BOOT_2","BOOT_3","BOOT_4",
+						"BOOT_5","BOOT_6","BOOT_7","BOOT_12","BOOT_13",
+						"BOOT_14","BOOT_15","BOOT_16";
+		};
+		
+//$$ MATCH "Nand_pin_0_match" = "&nand_ce0"
+//$$ MATCH "Nand_pin_1_match" = "&nand_ce0"
+//$$ L2 PROP_U32 2 = "amlogic,setmask"
+//$$ L2 PROP_STR = "amlogic,pins"
+		nand_ce0: nand_ce0{
+			amlogic,setmask=<2 0x2000000>;
+			amlogic,pins = "BOOT_8";
+		};
+		
+//$$ MATCH "Nand_pin_0_match" = "&nand_ce1"
+//$$ MATCH "Nand_pin_1_match" = "&nand_ce1"
+//$$ L2 PROP_U32 2 = "amlogic,setmask"
+//$$ L2 PROP_STR = "amlogic,pins"
+		nand_ce1: nand_ce1{
+			amlogic,setmask=<2 0x1000000>;
+			amlogic,pins = "BOOT_9";
+		};
+		
+//$$ MATCH "Nand_pin_1_match" = "&nand_ce2"
+//$$ L2 PROP_U32 2 = "amlogic,setmask"
+//$$ L2 PROP_STR = "amlogic,pins"
+		nand_ce2: nand_ce2{
+			amlogic,setmask=<2 0x800000>;
+			amlogic,pins = "BOOT_10";
+		};
+		
+//$$ MATCH "Nand_pin_1_match" = "&nand_ce3"
+//$$ L2 PROP_U32 2 = "amlogic,setmask"
+//$$ L2 PROP_STR = "amlogic,pins"
+		nand_ce3: nand_ce3{
+			amlogic,setmask=<2 0x400000>;
+			amlogic,pins = "BOOT_11";
+		};
+		
+//$$ MATCH "Nand_pin_0_match" = "&nand_rb0"
+//$$ L2 PROP_U32 2 = "amlogic,setmask"
+//$$ L2 PROP_U32 2 = "amlogic,clrmask"
+//$$ L2 PROP_STR = "amlogic,pins"
+		nand_rb0: nand_rb0{
+			amlogic,setmask=<2 0x20000>;
+			amlogic,clrmask=<2 0x800000>;
+			amlogic,pins = "BOOT_10";
+		};
+		
+//$$ MATCH "Nand_pin_0_match" = "&nand_rb1"
+//$$ L2 PROP_U32 2 = "amlogic,setmask"
+//$$ L2 PROP_U32 2 = "amlogic,clrmask"
+//$$ L2 PROP_STR = "amlogic,pins"
+		nand_rb1: nand_rb1{
+			amlogic,setmask=<2 0x10000>;
+			amlogic,clrmask=<2 0x400000>;
+			amlogic,pins = "BOOT_11";
+		};
+		
+//$$ MATCH "Card_pin_0_match" = "&sdhc_b_pins"
+//$$ L2 PROP_U32 2 = "amlogic,setmask"
+//$$ L2 PROP_U32 2 = "amlogic,clrmask"
+//$$ L2 PROP_STR 6 = "amlogic,pins"	
+		sdhc_b_pins:sdhc_b_pin{
+			amlogic,setmask=<2 0xfc00>;
+			amlogic,clrmask=<2 0xf0>;
+			amlogic,pins="CARD_0","CARD_1","CARD_2","CARD_3","CARD_4","CARD_5";
+		};
+
+//$$ MATCH "Card_pin_1_match" = "&sdhc_c_pins"
+//$$ L2 PROP_U32 2 = "amlogic,setmask"
+//$$ L2 PROP_U32 2 = "amlogic,clrmask"
+//$$ L2 PROP_STR 6 = "amlogic,pins"	
+		sdhc_c_pins:sdhc_c_pin{
+			amlogic,setmask=<6 0x3f000000>;
+			amlogic,clrmask=<4 0x6c000000 2 0x4c30000 3 0x80000000>;
+			amlogic,pins="BOOT_0","BOOT_1","BOOT_2","BOOT_3","BOOT_10","BOOT_11";
+		};
+
+//$$ MATCH "Card_pin_2_match" = "&sdhc_a_pins"
+//$$ L2 PROP_U32 2 = "amlogic,setmask"
+//$$ L2 PROP_U32 2 = "amlogic,clrmask"
+//$$ L2 PROP_STR 6 = "amlogic,pins"	
+		sdhc_a_pins:sdhc_a_pin{
+			amlogic,setmask=<8 0x3f>;
+			amlogic,clrmask=<5 0x6c00 >;
+			amlogic,pins="GPIOX_0","GPIOX_1","GPIOX_2","GPIOX_3","GPIOX_8","GPIOX_9";
+		};
+
+//$$ MATCH "sdio_pin_0_match" = "&sd_pins"
+//$$ L2 PROP_U32 2 = "amlogic,setmask"
+//$$ L2 PROP_U32 6 = "amlogic,clrmask"
+//$$ L2 PROP_STR 6 = "amlogic,pins"
+//$$ L2 PROP_U32 = "amlogic,enable-output"
+//$$ L2 PROP_U32 = "amlogic,pullup"
+        sd_pins:sd_pins{
+            amlogic,setmask=<2 0x0000fc00>;         /**sdio b*/
+            amlogic,clrmask=<6 0x3f000000
+                                8 0x0000003f
+                                2 0x000000f0>;       /** sdio c  sdio a   sdhc b*/
+            amlogic,pins = "CARD_0","CARD_1","CARD_2","CARD_3","CARD_4","CARD_5";
+            amlogic,enable-output=<1>; /** 0:output, 1:input */
+            amlogic,pullup=<0>;
+        };
+//$$ MATCH "sdio_pin_1_match" = "&sdio_pins"
+//$$ L2 PROP_U32 2 = "amlogic,setmask"
+//$$ L2 PROP_U32 6 = "amlogic,clrmask"
+//$$ L2 PROP_STR 6 = "amlogic,pins"
+//$$ L2 PROP_U32 = "amlogic,enable-output"
+//$$ L2 PROP_U32 = "amlogic,pullup"
+        sdio_pins:sdio_pins{
+            amlogic,setmask=<8 0x0000003f>;         /**sdio a*/
+            amlogic,clrmask=<6 0x3f000000
+                                2 0x0000fc00
+                                5 0x00006c00>;      /** sdio c sdio b  sdhc a*/
+            amlogic,pins = "GPIOX_0","GPIOX_1","GPIOX_2","GPIOX_3","GPIOX_8","GPIOX_9";
+            amlogic,enable-output=<1>; /** 0:output, 1:input */
+            amlogic,pullup=<0>;
+        };
+//$$ MATCH "sdio_pin_3_match" = "&emmc_dat3_pinmux_set"
+//$$ L2 PROP_U32 2 = "amlogic,setmask"
+//$$ L2 PROP_STR = "amlogic,pins"
+        emmc_dat3_pinmux_set:emmc_dat3_pinmux_set{
+            amlogic,setmask=<6 0x04000000>;         /**sdio c, bit[26] */
+            amlogic,pins = "BOOT_3";
+        };
+//$$ MATCH "sdio_pin_2_match" = "&emmc_dat3_pinmux_clr"
+//$$ L2 PROP_U32 2 = "amlogic,setmask"
+//$$ L2 PROP_STR = "amlogic,pins"
+        emmc_dat3_pinmux_clr:emmc_dat3_pinmux_clr{
+            amlogic,clrmask=<6 0x04000000>;         /**sdio c, bit[26] */
+            amlogic,pins = "BOOT_3";
+        };
+		
+//$$ MATCH "Remote_pin_match" = "&remote_pins"
+//$$ L2 PROP_U32 2 = "amlogic,setmask"
+//$$ L2 PROP_STR= "amlogic,pins"
+		remote_pins:remote_pin{
+			amlogic,setmask=<10 0x1>;
+			amlogic,pins="GPIOAO_7";
+		};
+		
+//$$ MATCH "wm8960_pin_match" = "&aml_i2s_pins"
+//$$ L2 PROP_U32 2 = "amlogic,setmask"
+//$$ L2 PROP_U32 2 = "amlogic,clrmask"
+//$$ L2 PROP_STR 4 = "amlogic,pins"	
+		aml_i2s_pins: aml_i2s_pins{
+			amlogic,setmask=<9 0xAB0>;
+			amlogic,clrmask=<9 0x440>;
+			amlogic,pins = "GPIOE_0","GPIOE_1","GPIOE_2","GPIOE_3";
+		};
+		
+//$$ MATCH "wm8960_pin_match" = "&config_aml_hp_det_pins"
+//$$ L2 PROP_STR= "amlogic,pins"	
+//$$ L2 PROP_U32 = "amlogic,pullup"	
+		config_aml_hp_det_pins: config_aml_hp_det_pins{
+			amlogic,pins = "GPIOA_19";
+			amlogic,pullup=<1>;
+		};
+		
+//$$ MATCH "Bl_pin_0_match" = "&lcd_backlight_pins"
+//$$ L2 PROP_U32 2 = "amlogic,setmask"
+//$$ L2 PROP_U32 2 = "amlogic,clrmask"
+//$$ L2 PROP_STR = "amlogic,pins"	
+		lcd_backlight_pins:lcd_backlight{
+			amlogic,setmask=<2 0x8>;
+			amlogic,clrmask=<1 0x10000000>;
+			amlogic,pins = "GPIOD_1";
+		};
+		
+		lcd_ttl_hvsync_pins_on:lcd_ttl_hvsync_on{
+			amlogic,setmask=<1 0xc0000>;
+			amlogic,clrmask=<0 0xc00000>;
+			amlogic,pins = "GPIOD_2","GPIOD_3";
+		};
+		
+		lcd_ttl_hvsync_pins_off:lcd_ttl_hvsync_off{
+			amlogic,clrmask=<0 0xc00000 1 0xc0000>;
+			amlogic,pins = "GPIOD_2","GPIOD_3";
+			amlogic,enable-output=<1>;
+		};
+		
+		lcd_ttl_de_pins_on:lcd_ttl_de_on{
+			amlogic,setmask=<1 0x20000>;
+			amlogic,clrmask=<0 0x1000000>;
+			amlogic,pins = "GPIOD_4";
+		};
+		
+		lcd_ttl_de_pins_off:lcd_ttl_de_off{
+			amlogic,clrmask=<0 0x1000000 1 0x20000>;
+			amlogic,pins = "GPIOD_4";
+			amlogic,enable-output=<1>;
+		};
+		
+		lcd_ttl_clk_pins_on:lcd_ttl_clk_on{
+			amlogic,setmask=<1 0x4000>;
+			amlogic,clrmask=<0 0x8000000  1 0x3800>;
+			amlogic,pins = "GPIOD_7";
+		};
+		
+		lcd_ttl_clk_pins_off:lcd_ttl_clk_off{
+			amlogic,clrmask=<0 0x8000000  1 0x7800>;
+			amlogic,pins = "GPIOD_7";
+			amlogic,enable-output=<1>;
+		};
+				
+		lcd_ttl_rgb_8bit_pins_on:lcd_ttl_rgb_8bit_on{
+			amlogic,setmask=<0 0x3f>;
+			amlogic,clrmask=<5 0xff8000>;
+			amlogic,pins = "GPIOB_0","GPIOB_1","GPIOB_2","GPIOB_3","GPIOB_4","GPIOB_5","GPIOB_6","GPIOB_7",		//R0~R7
+						"GPIOB_8","GPIOB_9","GPIOB_10","GPIOB_11","GPIOB_12","GPIOB_13","GPIOB_14","GPIOB_15",	//G0~G7
+						"GPIOB_16","GPIOB_17","GPIOB_18","GPIOB_19","GPIOB_20","GPIOB_21","GPIOB_22","GPIOB_23";//B0~B7
+		};
+		
+		lcd_ttl_rgb_8bit_pins_off:lcd_ttl_rgb_8bit_off{
+			amlogic,clrmask=<0 0x3f 5 0xff8000>;
+			amlogic,pins = "GPIOB_0","GPIOB_1","GPIOB_2","GPIOB_3","GPIOB_4","GPIOB_5","GPIOB_6","GPIOB_7",		//R0~R7
+						"GPIOB_8","GPIOB_9","GPIOB_10","GPIOB_11","GPIOB_12","GPIOB_13","GPIOB_14","GPIOB_15",	//G0~G7
+						"GPIOB_16","GPIOB_17","GPIOB_18","GPIOB_19","GPIOB_20","GPIOB_21","GPIOB_22","GPIOB_23";//B0~B7
+			amlogic,enable-output=<1>;
+		};
+			
+		lcd_ttl_rgb_6bit_pins_on:lcd_ttl_rgb_6bit_on{
+			amlogic,setmask=<0 0x15>;
+			amlogic,clrmask=<5 0xf98000>;
+			amlogic,pins = "GPIOB_2","GPIOB_3","GPIOB_4","GPIOB_5","GPIOB_6","GPIOB_7",		//R2~R7
+						"GPIOB_10","GPIOB_11","GPIOB_12","GPIOB_13","GPIOB_14","GPIOB_15",	//G2~G7
+						"GPIOB_18","GPIOB_19","GPIOB_20","GPIOB_21","GPIOB_22","GPIOB_23";	//B2~B7
+		};
+		
+		lcd_ttl_rgb_6bit_pins_off:lcd_ttl_rgb_6bit_off{
+			amlogic,clrmask=<0 0x15 5 0xf98000>;
+			amlogic,pins = "GPIOB_2","GPIOB_3","GPIOB_4","GPIOB_5","GPIOB_6","GPIOB_7",		//R2~R7
+						"GPIOB_10","GPIOB_11","GPIOB_12","GPIOB_13","GPIOB_14","GPIOB_15",	//G2~G7
+						"GPIOB_18","GPIOB_19","GPIOB_20","GPIOB_21","GPIOB_22","GPIOB_23";	//B2~B7
+			amlogic,enable-output=<1>;
+		};
+		
+//$$ MATCH "Camera_pin_match" = "&aml_cam_pins"
+//$$ L2 PROP_U32 2 = "amlogic,setmask"
+//$$ L2 PROP_STR = "amlogic,pins"
+		aml_cam_pins: aml_cam_pins{
+			amlogic,setmask=<9 0x1000>;
+			amlogic,pins = "GPIOZ_12";
+		};
+	};
+#endif
\ No newline at end of file
diff --git a/arch/arm/mach-meson6/board-meson6-common.c b/arch/arm/mach-meson6/board-meson6-common.c
new file mode 100644
index 000000000000..b2c90c8a780c
--- /dev/null
+++ b/arch/arm/mach-meson6/board-meson6-common.c
@@ -0,0 +1,154 @@
+/*
+ * arch/arm/mach-meson6/board-meson6-common.c
+ *
+ * Copyright (C) 2011-2013 Amlogic, Inc.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; either version 2 of the License, or
+ * (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
+ * more details.
+ *
+ * You should have received a copy of the GNU General Public License along
+ * with this program; if not, write to the Free Software Foundation, Inc.,
+ * 51 Franklin Street, Fifth Floor, Boston, MA  02110-1301, USA.
+ */
+
+#include <linux/kernel.h>
+#include <linux/init.h>
+#include <linux/mm.h>
+#include <linux/sched.h>
+#include <linux/interrupt.h>
+#include <linux/ioport.h>
+#include <linux/platform_device.h>
+#include <linux/io.h>
+#include <linux/dma-mapping.h>
+#include <linux/device.h>
+#include <linux/of.h>
+#include <linux/of_platform.h>
+#include <linux/amlogic/of_lm.h>
+#include <linux/reboot.h>
+#include <plat/irq.h>
+#include <plat/lm.h>
+#include <asm/mach/arch.h>
+#include <asm/mach/map.h>
+#include <mach/io.h>
+#ifdef CONFIG_SMP
+#include <mach/smp.h>
+#endif
+#include <linux/syscore_ops.h>
+#include <mach/am_regs.h>
+static void meson_map_board_io(void);
+extern unsigned long long aml_reserved_start;
+extern unsigned long long aml_reserved_end;
+extern void __init meson_timer_init(void);
+
+__initdata struct map_desc meson_board_io_desc[1];
+
+static __init void meson_map_board_io(void)
+{
+	meson_board_io_desc[0].virtual = PAGE_ALIGN(__phys_to_virt(aml_reserved_start)),
+	meson_board_io_desc[0].pfn = __phys_to_pfn(aml_reserved_start),
+	meson_board_io_desc[0].length     = aml_reserved_end - aml_reserved_start + 1,
+	meson_board_io_desc[0].type       = MT_MEMORY_NONCACHED,
+	iotable_init(meson_board_io_desc,ARRAY_SIZE(meson_board_io_desc));
+}
+static void __init meson_map_io(void)
+{
+	meson_map_default_io();
+	meson_map_board_io();
+}
+
+static struct of_device_id mxs_of_platform_bus_ids[] = {
+		{.compatible = "simple-bus",},  
+		{},
+};
+static struct of_device_id mxs_of_lm_bus_ids[] = {
+		{.compatible = "logicmodule-bus",},  
+		{},
+};
+static int mmc_lp_suspend(void)
+{
+    // Disable MMC_LP_CTRL.
+    printk("MMC_LP_CTRL1 before=%#x\n", aml_read_reg32(P_MMC_LP_CTRL1));
+    aml_write_reg32(P_MMC_LP_CTRL1, 0x60a80000);
+    printk("MMC_LP_CTRL1 after=%#x\n", aml_read_reg32(P_MMC_LP_CTRL1));
+    return 0;
+}
+static void mmc_lp_resume(void)
+{
+    // Enable MMC_LP_CTRL.
+    printk("MMC_LP_CTRL1 before=%#x\n", aml_read_reg32(P_MMC_LP_CTRL1));
+    aml_write_reg32(P_MMC_LP_CTRL1, 0x78000030);
+    aml_write_reg32(P_MMC_LP_CTRL3, 0x34f00f03); //at bootup its 0x34400f03 ?? and kreboot set it to this
+    printk("MMC_LP_CTRL1 after=%#x\n", aml_read_reg32(P_MMC_LP_CTRL1));
+}
+static struct syscore_ops mmc_lp_syscore_ops = {
+    .suspend    = mmc_lp_suspend,
+    .resume     = mmc_lp_resume,
+};
+
+static __init void mmc_lp_suspend_init(void)
+{
+    register_syscore_ops(&mmc_lp_syscore_ops);
+}
+
+static void power_off(void)
+{
+	printk("--------power_off\n");
+	kernel_restart("charging_reboot");
+}
+
+static __init void meson_init_machine_devicetree(void)
+{
+	struct device *parent;	
+	parent = get_device(&platform_bus);
+	
+	of_platform_populate(NULL,mxs_of_platform_bus_ids,NULL,parent);
+	of_lm_populate(NULL,mxs_of_lm_bus_ids,NULL,NULL);
+	mmc_lp_suspend_init();
+//		of_platform_populate(NULL, of_default_bus_match_table,
+//		aml_meson6_auxdata_lookup, NULL);
+       pm_power_off = power_off;
+}
+
+
+
+static __init void meson_init_early(void)
+{
+	/*
+	 * Mali or some USB devices allocate their coherent buffers from atomic
+	 * context. Increase size of atomic coherent pool to make sure such
+	 * the allocations won't fail.
+	 */
+	init_dma_coherent_pool_size(SZ_4M);
+}
+
+static void __init meson_init_irq(void)
+{
+	meson_init_gic_irq();
+}
+static const char *m6_common_board_compat[] __initdata = {
+	"AMLOGIC,8726_MX",
+	"AMLOGIC,8726_MXS",
+	"AMLOGIC,8726_MXL",
+	NULL,
+};
+
+DT_MACHINE_START(AML8726_MX, "Amlogic Meson6 platform")
+//.reserve	= 
+//.nr_irqs	= 
+	.smp		= smp_ops(meson_smp_ops),
+	.map_io		= meson_map_io,/// dt - 1
+	.init_early	= meson_init_early,/// dt -2
+	.init_irq		= meson_init_irq,/// dt - 3
+	.init_time		= meson_timer_init, /// dt - 4
+//	.handle_irq	= gic_handle_irq,
+	.init_machine	= meson_init_machine_devicetree,
+//.restart	= 
+	.dt_compat	= m6_common_board_compat,
+MACHINE_END
diff --git a/arch/arm/mach-meson6/cache.c b/arch/arm/mach-meson6/cache.c
new file mode 100644
index 000000000000..8cdf7dc6393b
--- /dev/null
+++ b/arch/arm/mach-meson6/cache.c
@@ -0,0 +1,110 @@
+/*
+ * arch/arm/mach-meson6/cache.c
+ *
+ * Copyright (C) 2013 Amlogic, Inc.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; either version 2 of the License, or
+ * (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
+ * more details.
+ *
+ * You should have received a copy of the GNU General Public License along
+ * with this program; if not, write to the Free Software Foundation, Inc.,
+ * 51 Franklin Street, Fifth Floor, Boston, MA  02110-1301, USA.
+ */
+#include <linux/module.h>
+#include <linux/kernel.h>
+#include <linux/init.h>
+#include <plat/io.h>
+#include <mach/io.h>
+#include <linux/printk.h>
+#include <linux/string.h>
+#include <asm/hardware/cache-l2x0.h>
+
+extern void meson6_l2x0_init(void __iomem *);
+
+#ifdef  CONFIG_MESON_L2CC_OPTIMIZE
+static inline u32 __init read_actlr(void)
+{
+	u32 actlr;
+
+	__asm__("mrc p15, 0, %0, c1, c0, 1\n" : "=r" (actlr));
+	//printk(KERN_INFO "===actlr=0x%x\n", actlr);
+	return actlr;
+}
+
+static inline void __init write_actlr(u32 actlr)
+{
+	__asm__("mcr p15, 0, %0, c1, c0, 1\n" : : "r" (actlr));
+}
+#endif
+
+static int __init meson_cache_init(void)
+{
+
+	__u32 prefetch,aux;
+	void __iomem *l2x0_base;
+#ifdef 	CONFIG_MESON_L2CC_OPTIMIZE
+	__u32 scu_ctrl;
+	void __iomem *scu_base = (void __iomem *) IO_PERIPH_BASE;
+#endif
+
+	l2x0_base=(void __iomem *)IO_PL310_BASE;
+
+	aux  = 1<<L2X0_AUX_CTRL_INSTR_PREFETCH_SHIFT;
+	aux |= 1<<L2X0_AUX_CTRL_DATA_PREFETCH_SHIFT;
+	aux |= 1<<L2X0_AUX_CTRL_NS_INT_CTRL_SHIFT;
+	aux |= 1<<L2X0_AUX_CTRL_NS_LOCKDOWN_SHIFT;
+	aux |= 1<<L2X0_AUX_CTRL_SHARE_OVERRIDE_SHIFT;
+//	aux |= 1<<L2X0_AUX_CTRL_SHARE_INVALID_SHIFT;// 13
+//	aux |= 1<<L2X0_AUX_CTRL_STORE_BUFFER_LIMIT_SHIFT;
+//	aux |= 1<<L2X0_AUX_CTRL_HIGH_PRIORITY_SO_DEVICE_SHIFT;// 10
+
+#ifdef  CONFIG_MESON_L2CC_OPTIMIZE
+	aux |=  (1<<0 | (1<<L2X0_AUX_CTRL_EARLY_BRESP_SHIFT));
+#endif
+	l2x0_init(l2x0_base, aux, ~0);
+
+#ifdef CONFIG_MESON_L2CC_STANDBY
+	writel_relaxed(0x3, l2x0_base + L2X0_POWER_CTRL);//enable dynamic clock gate & standby mode
+#endif
+
+      prefetch = readl_relaxed(l2x0_base+ L2X0_PREFETCH_CTRL);
+      /* prefetch 1+6 lines over */
+	prefetch |= 0x6;
+#ifdef CONFIG_SMP
+	prefetch |= (1<<28) | (1<<29);
+#ifdef CONFIG_MESON_L2CC_DLF	
+	prefetch |= (1<<30);
+#endif
+#ifdef CONFIG_MESON_L2CC_OPTIMIZE
+	prefetch	|= (1<<24);
+#endif
+	writel_relaxed(prefetch, l2x0_base + L2X0_PREFETCH_CTRL);
+#else
+	prefetch |= (1<<30) | (1<<24) | (1<<28) | (1<<29);
+	writel_relaxed(prefetch, l2x0_base + L2X0_PREFETCH_CTRL);
+#endif	/* end CONFIG_SMP */
+
+	printk(KERN_INFO"L2CC: prefetch=0x%x\n", prefetch);
+#ifdef 	CONFIG_MESON_L2CC_OPTIMIZE
+	write_actlr((read_actlr()|(1<<3) | (1<<1)));
+	read_actlr();
+
+	scu_ctrl = __raw_readl(scu_base + 0);
+	scu_ctrl |= (1<<3);
+	__raw_writel(scu_ctrl, scu_base + 0);
+	printk(KERN_INFO"L2CC: SCU_CTRL: scu_ctrl=0x%x\n", scu_ctrl);
+#endif
+	aux=readl_relaxed(l2x0_base+ L2X0_AUX_CTRL);
+	prefetch=readl_relaxed(l2x0_base+ L2X0_PREFETCH_CTRL);
+	printk(KERN_INFO"L2CC: aux=0x%x, prefetch=0x%x\n", aux, prefetch);
+
+	return 0;
+}
+early_initcall(meson_cache_init);
diff --git a/arch/arm/mach-meson6/clock.c b/arch/arm/mach-meson6/clock.c
new file mode 100644
index 000000000000..b308957fc1c3
--- /dev/null
+++ b/arch/arm/mach-meson6/clock.c
@@ -0,0 +1,2865 @@
+/*
+ * arch/arm/mach-meson6/clock.c
+ *
+ * Copyright (C) 2011-2012 Amlogic, Inc.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; either version 2 of the License, or
+ * (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
+ * more details.
+ *
+ * You should have received a copy of the GNU General Public License along
+ * with this program; if not, write to the Free Software Foundation, Inc.,
+ * 51 Franklin Street, Fifth Floor, Boston, MA  02110-1301, USA.
+ */
+
+///#define DEBUG
+///#define CONFIG_CPU_FREQ_DEBUG		1
+
+#include <linux/module.h>
+#include <linux/kernel.h>
+#include <linux/clk.h>
+#include <linux/init.h>
+#include <linux/spinlock.h>
+#include <linux/delay.h>
+#include <linux/sysfs.h>
+#include <linux/device.h>
+#include <linux/err.h>
+#include <linux/cpu.h>
+
+#include <linux/clkdev.h>
+#include <linux/printk.h>
+#include <plat/io.h>
+#include <plat/cpufreq.h>
+#include <mach/am_regs.h>
+#include <mach/clock.h>
+#include <mach/usbclock.h>
+//#include <mach/hardware.h>
+#include <mach/clk_set.h>
+//#include <mach/power_gate.h>
+
+
+static DEFINE_SPINLOCK(mali_clk_lock);
+static DEFINE_SPINLOCK(clockfw_lock);
+static DEFINE_MUTEX(clock_ops_lock);
+
+static unsigned int mali_max = 333000;
+static unsigned int freq_limit = 1;
+
+static int set_sys_pll(struct clk *clk,  unsigned long dst);
+static void get_a9_divid(unsigned int idx, unsigned int * scale_divn, unsigned int * scale_out);
+
+#define IS_CLK_ERR(a)  (IS_ERR(a) || a == 0)
+
+#if 0
+#ifdef CONFIG_INIT_A9_CLOCK_FREQ
+static unsigned long __initdata init_clock = CONFIG_INIT_A9_CLOCK;
+#else
+static unsigned long __initdata init_clock = 0;
+#endif
+#endif
+
+static unsigned int gpu_to_min_cpu(unsigned int gpu);
+static int _clk_set_rate_gpu(struct clk *clk, unsigned long gpu, unsigned long cpu);
+static unsigned long clk_get_rate_a9(struct clk * clkdev);
+
+#define CONFIG_MALI_MINIMUM_FREQ	0
+
+// -----------------------------------------
+// clk_util_clk_msr
+// -----------------------------------------
+// from twister_core.v
+/**        .clk_to_msr_in          ( { 13'h0,                      // [63:50]
+                                    cts_mipi_phy_clk,
+                                    am_ring_osc_out_mali[1],    // [49]
+                                    am_ring_osc_out_mali[0],    // [48]
+                                    am_ring_osc_out_a9[1],      // [47]
+                                    am_ring_osc_out_a9[0],      // [46]
+                                    cts_pwm_A_clk,              // [45]
+                                    cts_pwm_B_clk,              // [44]
+                                    cts_pwm_C_clk,              // [43]
+                                    cts_pwm_D_clk,              // [42]
+                                    cts_eth_tx_clk,             // [41]
+                                    cts_pcm_mclk,               // [40]
+                                    cts_pcm_sclk,               // [39]
+                                    cts_vdin_meas_clk,          // [38]
+                                    cts_vdac_clk[1],            // [37]
+                                    cts_hdmi_tx_pixel_clk,      // [36]
+                                    cts_mali_clk,               // [35] 
+                                    cts_sdhc_clk1,              // [34]
+                                    cts_sdhc_clk0,              // [33]
+                                    cts_vdec_clk,               // [32]
+                                    1'b0,                       // [31]
+                                    cts_slow_ddr_clk,           // [30]
+                                    cts_vdac_clk[0],            // [29]
+                                    cts_sar_adc_clk,            // [28]
+                                    cts_enci_clk,               // [27]
+                                    sc_clk_int,                 // [26]
+                                    sys_pll_div3,               // [25]
+                                    lvds_fifo_clk,              // [24]
+                                    HDMI_CH0_TMDSCLK,           // [23]
+                                    clk_rmii_from_pad,            // [22]
+                                    mod_audin_aoclk_i,          // [21]
+                                    rtc_osc_clk_out,            // [20]
+                                    cts_hdmi_sys_clk,           // [19]
+                                    cts_led_pll_clk,            // [18]
+                                    cts_vghl_pll_clk,           // [17]
+                                    cts_FEC_CLK_2,              // [16]
+                                    cts_FEC_CLK_1,              // [15]
+                                    cts_FEC_CLK_0,              // [14]
+                                    cts_amclk,                  // [13]
+                                    vid2_pll_clk,               // [12]
+                                    cts_eth_rmii,               // [11]
+                                    cts_enct_clk,               // [10]
+                                    cts_encl_clk,               // [9]
+                                    cts_encp_clk,               // [8]
+                                    clk81,                      // [7]
+                                    vid_pll_clk,                // [6]
+                                    usb1_clk_12mhz,             // [5]
+                                    usb0_clk_12mhz,             // [4]
+                                    ddr_pll_clk,                // [3]
+                                    1'b0,                       // [2]
+                                    am_ring_osc_clk_out_ee[1],     // [1]
+                                    am_ring_osc_clk_out_ee[0]} ),  // [0]
+*/ 
+//
+// For Example
+//
+// unsigend long    clk81_clk   = clk_util_clk_msr( 2,      // mux select 2
+//                                                  50 );   // measure for 50uS
+//
+// returns a value in "clk81_clk" in Hz 
+//
+// The "uS_gate_time" can be anything between 1uS and 65535 uS, but the limitation is
+// the circuit will only count 65536 clocks.  Therefore the uS_gate_time is limited by
+//
+//   uS_gate_time <= 65535/(expect clock frequency in MHz) 
+//
+// For example, if the expected frequency is 400Mhz, then the uS_gate_time should 
+// be less than 163.
+//
+// Your measurement resolution is:
+//
+//    100% / (uS_gate_time * measure_val )
+//
+//
+// #define MSR_CLK_DUTY                               0x21d6
+// #define MSR_CLK_REG0                               0x21d7
+// #define MSR_CLK_REG1                               0x21d8
+// #define MSR_CLK_REG2                               0x21d9
+//
+/**
+unsigned long    clk_util_clk_msr(   unsigned long   clk_mux, unsigned long   uS_gate_time )
+{
+    // Set the measurement gate to 100uS
+    Wr(MSR_CLK_REG0, (Rd(MSR_CLK_REG0) & ~(0xFFFF << 0)) | ((uS_gate_time-1) << 0) );
+    // Disable continuous measurement
+    // disable interrupts
+    Wr(MSR_CLK_REG0, (Rd(MSR_CLK_REG0) & ~((1 << 18) | (1 << 17))) );
+    Wr(MSR_CLK_REG0, (Rd(MSR_CLK_REG0) & ~(0x1f << 20)) | ((clk_mux << 20) |  // Select MUX 
+                                                          (1 << 19) |     // enable the clock
+                                                          (1 << 16)) );    // enable measuring
+    // Delay
+    Rd(MSR_CLK_REG0); 
+    // Wait for the measurement to be done
+    while( (Rd(MSR_CLK_REG0) & (1 << 31)) ) {} 
+    // disable measuring
+    Wr(MSR_CLK_REG0, (Rd(MSR_CLK_REG0) & ~(1 << 16)) | (0 << 16) );
+
+    unsigned long   measured_val = (Rd(MSR_CLK_REG2) & 0x000FFFFF); // only 20 bits
+
+    if( measured_val == 0xFFFFF ) {     // 20 bits max
+        return(0);
+    } else {
+        // Return value in Hz
+        return(measured_val*(1000000/uS_gate_time));
+    }
+}
+**/
+
+#ifndef CONFIG_CLK_MSR_NEW
+static unsigned int clk_util_clk_msr(unsigned int clk_mux)
+{
+	unsigned int  msr;
+	unsigned int regval = 0;
+	aml_write_reg32(P_MSR_CLK_REG0,0);
+    // Set the measurement gate to 64uS
+	clrsetbits_le32(P_MSR_CLK_REG0,0xffff,64-1);
+    // Disable continuous measurement
+    // disable interrupts
+    clrbits_le32(P_MSR_CLK_REG0,((1 << 18) | (1 << 17)));
+	clrsetbits_le32(P_MSR_CLK_REG0,(0x1f<<20),(clk_mux<<20)|(1<<19)|(1<<16));
+
+	aml_read_reg32(P_MSR_CLK_REG0); 
+    // Wait for the measurement to be done
+      do {
+        regval = aml_read_reg32(P_MSR_CLK_REG0);
+    } while (regval & (1 << 31));
+    // disable measuring
+	clrbits_le32(P_MSR_CLK_REG0,(1 << 16));
+	 msr=(aml_read_reg32(P_MSR_CLK_REG2)+31)&0x000FFFFF;
+    // Return value in MHz*measured_val
+    return (msr>>6)*1000000;
+
+
+
+/*
+    unsigned int regval = 0;
+    /// Set the measurement gate to 64uS
+    clrsetbits_le32(P_MSR_CLK_REG0,0xffff,63);
+    
+    // Disable continuous measurement
+    // disable interrupts
+    clrsetbits_le32(P_MSR_CLK_REG0,
+        ((1 << 18) | (1 << 17)|(0x1f << 20)),///clrbits
+        (clk_mux << 20) |                    /// Select MUX
+        (1 << 19) |                          /// enable the clock
+        (1 << 16));
+    // Wait for the measurement to be done
+    regval = aml_read_reg32(P_MSR_CLK_REG0);
+    do {
+        regval = aml_read_reg32(P_MSR_CLK_REG0);
+    } while (regval & (1 << 31));
+
+    // disable measuring
+    clrbits_le32(P_MSR_CLK_REG0, (1 << 16));
+    regval = (aml_read_reg32(P_MSR_CLK_REG2) + 31) & 0x000FFFFF;
+    // Return value in MHz*measured_val
+    return (regval >> 6)*1000000;
+*/
+}
+#else
+static  unsigned int clk_util_clk_msr(unsigned int clk_mux)
+{
+    unsigned int regval = 0;
+    /// Set the measurement gate to 64uS
+    clrsetbits_le32(P_MSR_CLK_REG0,0xffff,121);///122us
+    
+    // Disable continuous measurement
+    // disable interrupts
+    clrsetbits_le32(P_MSR_CLK_REG0,
+        ((1 << 18) | (1 << 17)|(0x1f << 20)),///clrbits
+        (clk_mux << 20) |                    /// Select MUX
+        (1 << 19) |                          /// enable the clock
+        (1 << 16));
+    // Wait for the measurement to be done
+    regval = aml_read_reg32(P_MSR_CLK_REG0);
+    do {
+        regval = aml_read_reg32(P_MSR_CLK_REG0);
+    } while (regval & (1 << 31));
+
+    // disable measuring
+    clrbits_le32(P_MSR_CLK_REG0, (1 << 16));
+    regval = (aml_read_reg32(P_MSR_CLK_REG2)) & 0x000FFFFF;
+    regval += (regval/10000) * 6;
+    // Return value in MHz*measured_val
+    return (regval << 13);
+}
+
+#endif
+
+
+#ifdef  CONFIG_CORE_FREQ_TRACK
+
+#define CORE_FREQ_MAJOR     229
+#include <asm/processor.h>
+#include <asm/uaccess.h>
+#include <linux/fs.h>
+#include <linux/types.h>
+
+#define CORE_FREQ_LINK_SIZE     1023
+
+struct core_clock {
+    unsigned long long  kernel_time;
+    unsigned long       core_freq;
+};
+
+struct core_clock_info  {
+    struct core_clock_info *next;
+    struct core_clock       core_clock[CORE_FREQ_LINK_SIZE];
+};
+
+#define CPU_FREQ_MAX            1320
+#define CPU_FREQ_STEP_SIZE      24
+static struct core_clock core_clock_total[CPU_FREQ_MAX / CPU_FREQ_STEP_SIZE + 1];
+static signed int  core_freq_track_start  = -1;
+static unsigned int  core_freq_track_detail = 0;
+static unsigned int  core_freq_track_cnt    = 0;
+static unsigned int  core_freq_track_idx    = 0;
+static unsigned long long start_time = 0;
+static unsigned long long stop_time  = 0;
+static unsigned long long prev_time  = 0;
+static unsigned long prev_freq  = 0;
+static struct core_clock_info *aml_core_clock_info = NULL;
+
+static int core_freq_track_open(struct inode *inode, struct file *file)
+{
+    return 0;    
+}
+
+static int core_freq_track_release(struct inode *inode, struct file *file)
+{
+    return 0;    
+}
+
+extern u64 sched_clock_cpu(int cpu);
+static unsigned long long cpu_clock(int cpu)
+{
+	unsigned long long clock;
+	unsigned long flags;
+
+	local_irq_save(flags);
+	clock = sched_clock_cpu(cpu);
+	local_irq_restore(flags);
+
+	return clock;
+}
+
+static void do_core_freq_track(unsigned long freq)
+{
+    unsigned long long ker_time;
+    struct core_clock_info *next;
+    struct core_clock_info *tmp;
+
+    ker_time = cpu_clock(smp_processor_id());
+    if (!core_freq_track_cnt) {                     // first record
+        start_time = ker_time;    
+        prev_freq  = freq;
+        prev_time  = ker_time;
+        if (core_freq_track_detail && aml_core_clock_info) {
+            aml_core_clock_info->core_clock[core_freq_track_idx].kernel_time = ker_time;
+            aml_core_clock_info->core_clock[core_freq_track_idx].core_freq   = freq;
+            core_freq_track_idx++;
+        }
+        core_freq_track_cnt++;
+        return ;
+    } else {
+        core_clock_total[prev_freq / (CPU_FREQ_STEP_SIZE * 1000000)].kernel_time += ker_time - prev_time;
+        prev_freq = freq;
+        prev_time = ker_time;
+        stop_time = ker_time;
+        core_freq_track_cnt++;
+        if (core_freq_track_detail && aml_core_clock_info) {
+            aml_core_clock_info->core_clock[core_freq_track_idx].kernel_time = ker_time;
+            aml_core_clock_info->core_clock[core_freq_track_idx].core_freq   = freq;
+            core_freq_track_idx++;
+            if (core_freq_track_idx >= CORE_FREQ_LINK_SIZE) {
+                next = kzalloc(sizeof(*next), GFP_KERNEL);
+                tmp  = aml_core_clock_info;
+                while (tmp->next) {
+                    tmp = tmp->next;
+                }
+                tmp->next = next;
+                if (next == NULL) {
+                    printk(" ##ERROR, allocate memory failed, stop track\n");
+                    core_freq_track_start = 0;
+                    return;
+                }
+                core_freq_track_idx = 0;
+            }
+        }
+    }
+}
+
+static ssize_t core_freq_track_read(struct file *file, char __user *buf, size_t len,
+                                    loff_t *ppos)
+{
+    int     size = 0;
+    char    rbuf[200];
+    unsigned long long t;
+    unsigned long long total_time = stop_time - start_time;
+    unsigned long long temp_time;
+    unsigned long tmp1, tmp2;
+    unsigned long percent;
+    unsigned long ns;
+    static read_step = 0;
+    static read_idx  = 0;
+    static struct core_clock_info *next = NULL;
+    struct core_clock_info *tmp;
+
+    if (core_freq_track_start < 0) {
+        printk("usage:\n"
+               "echo 0 > /dev/core_freq     stop track\n"
+               "     1 > /dev/core_freq     start track, but not collect details\n"
+               "     2 > /dev/core_freq     start track, with details\n");
+        return 0;
+    }
+    // first , sprintf total statistics 
+    if (!read_step) {
+        if (!read_idx) {
+            size += sprintf(rbuf + size, "freq,      time,     %\n");
+        }
+        while (read_idx < ARRAY_SIZE(core_clock_total)) {
+            if (!core_clock_total[read_idx].kernel_time) {
+                read_idx++;    
+            } else {
+                if (core_clock_total[read_idx].kernel_time) {
+                    t  = core_clock_total[read_idx].kernel_time;
+                    temp_time = t;
+                    do_div(temp_time,  100000);
+                    do_div(total_time, 100000000);
+                    tmp1 = (unsigned long)temp_time;
+                    tmp2 = (unsigned long)total_time;
+                    percent = tmp1 / tmp2;
+                    ns = do_div(t, 1000000000);
+                    size += sprintf(rbuf + size, "%4d, %6u.%06u, %2d.%01d\n",
+                                    read_idx * 24, (unsigned long)t, ns / 1000, 
+                                    percent / 10, percent % 10);
+                }
+                read_idx++;
+                break;    
+            }
+        }
+        if (read_idx >= ARRAY_SIZE(core_clock_total)) {
+            read_idx = 0;
+            read_step++;
+            size += sprintf(rbuf + size, "start time,   stop time,   total time\n");
+            t  = start_time;
+            ns = do_div(t, 1000000000);
+            size += sprintf(rbuf + size, "%6u.%06u, ", (unsigned long)t, ns / 1000);
+            t  = stop_time;
+            ns = do_div(t, 1000000000);
+            size += sprintf(rbuf + size, "%6u.%06u, ",  (unsigned long)t, ns / 1000);
+            t  = stop_time - start_time;;
+            ns = do_div(t, 1000000000);
+            size += sprintf(rbuf + size, "%6u.%06u\n", (unsigned long)t, ns / 1000);
+            if (core_freq_track_detail) {
+                size += sprintf(rbuf + size, "\ndetails:\n");
+                next = aml_core_clock_info; 
+            } 
+        }
+        copy_to_user(buf, rbuf, size);
+        return size;
+    }
+    if (read_step == 1) {       // sprintf details
+        if (next) {
+            if (next->core_clock[read_idx].core_freq) {
+                t = next->core_clock[read_idx].kernel_time;
+                ns = do_div(t, 1000000000);
+                size += sprintf(rbuf + size, "%6d.%06d, %4d\n",
+                                (unsigned long)t, ns / 1000, next->core_clock[read_idx].core_freq / 1000000);
+            } else {
+                // at end of detail
+                kfree(next);
+                read_step = 0;
+                read_idx  = 0;
+                next = NULL;
+                aml_core_clock_info = NULL;
+                return 0;
+            }
+            read_idx++;
+            if (read_idx >= CORE_FREQ_LINK_SIZE) {
+                tmp  = next;
+                next = next->next;
+                kfree(tmp);
+            }
+            copy_to_user(buf, rbuf, size);
+            return size;
+        }
+    }            
+
+    read_step = 0;
+    read_idx  = 0;
+    next = NULL;
+
+    return 0;
+}
+
+static ssize_t core_freq_track_write(struct file *file, char __user *buf, size_t len,
+                                     loff_t *ppos)
+{
+    char    value;
+    unsigned long long ker_time;
+    struct core_clock_info *tmp, *next;
+
+    copy_from_user(&value, buf, sizeof(char));
+
+    switch (value) {
+    case '0':
+        if (core_freq_track_start) {
+            ker_time = cpu_clock(0);
+            core_clock_total[prev_freq / (CPU_FREQ_STEP_SIZE * 1000000)].kernel_time += ker_time - prev_time;
+            stop_time = ker_time;
+            core_freq_track_cnt++;
+            if (core_freq_track_detail && aml_core_clock_info) {
+                aml_core_clock_info->core_clock[core_freq_track_idx].kernel_time = ker_time;
+                aml_core_clock_info->core_clock[core_freq_track_idx].core_freq   = prev_freq;
+                core_freq_track_idx++;
+                if (core_freq_track_idx >= CORE_FREQ_LINK_SIZE) {
+                    next = kzalloc(sizeof(*next), GFP_KERNEL);
+                    tmp  = aml_core_clock_info;
+                    while (tmp->next) {
+                        tmp = tmp->next;
+                    }
+                    tmp->next = next;
+                    if (next == NULL) {
+                        printk(" ##ERROR, allocate memory failed, stop track\n");
+                        core_freq_track_start = 0;
+                        return;
+                    }
+                    core_freq_track_idx = 0;
+                }
+            }
+        }
+        core_freq_track_start  = 0;
+        printk("core freq track stop, got %d samples\n", core_freq_track_cnt);
+        break;
+
+    case '1':
+        memset(core_clock_total, 0, sizeof(core_clock_total));
+        core_freq_track_cnt    = 0;
+        core_freq_track_detail = 0;
+        core_freq_track_start  = 1;
+        printk("start track, but not with details\n");
+        break;
+
+    case '2':
+        memset(core_clock_total, 0, sizeof(core_clock_total));
+        if (!aml_core_clock_info) {
+            aml_core_clock_info = kzalloc(sizeof(struct core_clock_info), GFP_KERNEL);
+            if (!aml_core_clock_info) {
+                printk("ERROR, allocate memory failed\n");
+                return -1;
+            } else {
+                printk(" allocate memory success, addr:%p\n", aml_core_clock_info);
+            }
+        }
+        core_freq_track_cnt    = 0;
+        core_freq_track_idx    = 0;
+        core_freq_track_detail = 1;
+        core_freq_track_start  = 1;
+        printk("start track, with details\n");
+        break;
+
+    default:
+        printk("unsupport command, %c\n", value);
+        break;
+    }
+    return len;
+}
+
+static struct file_operations core_freq_ops = {
+    .open    = core_freq_track_open,
+    .read    = core_freq_track_read,
+    .write   = core_freq_track_write,
+    .release = core_freq_track_release,
+};
+
+static struct class *core_freq_class = NULL;
+
+static int __init core_freq_track_init(void)
+{
+    int res;
+
+    res = register_chrdev(CORE_FREQ_MAJOR, "core_freq", &core_freq_ops);
+    core_freq_class = class_create(THIS_MODULE, "core_freq");
+    if (res < 0 || !core_freq_class) {
+        printk("register dev failed\n");    
+        return -1;
+    }
+    device_create(core_freq_class, NULL, MKDEV(CORE_FREQ_MAJOR, 2), NULL, "core_freq");
+    return 0;
+}
+
+static void __exit core_freq_track_exit(void)
+{
+    unregister_chrdev(CORE_FREQ_MAJOR, "core_freq");    
+}
+
+module_init(core_freq_track_init);
+module_exit(core_freq_track_exit);
+
+#endif  /* CONFIG_CORE_FREQ_TRACK */
+
+
+unsigned long mali_clock_gating_lock(void)
+{
+	unsigned long flags;
+
+	spin_lock_irqsave(&mali_clk_lock, flags);
+
+    return flags;
+}
+EXPORT_SYMBOL(mali_clock_gating_lock);
+
+void mali_clock_gating_unlock(unsigned long flags)
+{
+	spin_unlock_irqrestore(&mali_clk_lock, flags);
+}
+EXPORT_SYMBOL(mali_clock_gating_unlock);
+
+
+int    clk_measure(char  index )
+{
+	const char* clk_table[]={
+	" CTS_MIPI_PHY_CLK(50)",	
+	" AM_RING_OSC_OUT_MALI[1](49)",	
+	" AM_RING_OSC_OUT_MALI[0](48)",	
+	" AM_RING_OSC_OUT_A9[1](47)",	
+	" AM_RING_OSC_OUT_A9[0](46)",		
+	" CTS_PWM_A_CLK(45)",
+	" CTS_PWM_B_CLK(44)",
+	" CTS_PWM_C_CLK(43)",
+	" CTS_PWM_D_CLK(42)",
+	" CTS_ETH_TX(41)",
+	" CTS_PCM_MCLK(40)",
+	" CTS_PCM_SCLK(39)",
+	" CTS_VDIN_MEAS_CLK(38)",
+	" CTS_VDAC_CLK1(37)",
+	" CTS_HDMI_TX_PIXEL_CLK(36)",
+	" CTS_MALI_CLK (35)",
+	" CTS_SDHC_CLK1(34)",
+	" CTS_SDHC_CLK0(33)",
+	" CTS_VDAC_CLK(32)",
+	" Reserved(31)",
+	" CTS_SLOW_DDR_CLK(30)",
+	" CTS_VDAC_CLK0(29)",
+	" CTS_SAR_ADC_CLK(28)",
+	" CTS_ENCI_CL(27)",
+	" SC_CLK_INT(26)",
+	" SYS_PLL_DIV3(25)",
+	" LVDS_FIFO_CLK(24)",
+	" HDMI_CH0_TMDSCLK(23)",
+	" CLK_RMII_FROM_PAD (22)",
+	" MOD_AUDIN_AMCLK_I(21)",
+	" RTC_OSC_CLK_OUT (20)",
+	" CTS_HDMI_SYS_CLK(19)",
+	" CTS_LED_PLL_CLK(18)",
+	" CTS_VGHL_PLL_CLK (17)",
+	" CTS_FEC_CLK_2(16)",
+	" CTS_FEC_CLK_1 (15)",
+	" CTS_FEC_CLK_0 (14)",
+	" CTS_AMCLK(13)",
+	" VID2_PLL_CLK(12)",
+	" CTS_ETH_RMII(11)",
+	" CTS_ENCT_CLK(10)",
+	" CTS_ENCL_CLK(9)",
+	" CTS_ENCP_CLK(8)",
+	" CLK81 (7)",
+	" VID_PLL_CLK(6)",
+	" USB1_CLK_12MHZ (5)",
+	" USB0_CLK_12MHZ (4)",
+	" DDR_PLL_CLK(3)",
+	" Reserved(2)",
+	" AM_RING_OSC_CLK_OUT1(1)",
+	" AM_RING_OSC_CLK_OUT0(0)",
+	};   
+	int  i;
+	int len = sizeof(clk_table)/sizeof(char*) - 1;
+	if (index  == 0xff)
+	{
+	 	for(i = 0;i < len;i++)
+		{
+			printk("[%10d]%s\n",clk_util_clk_msr(i),clk_table[len-i]);
+		}
+		return 0;
+	}	
+	printk("[%10d]%s\n",clk_util_clk_msr(index),clk_table[len-index]);
+	return 0;
+}
+
+long clk_round_rate(struct clk *clk, unsigned long rate)
+{
+	if (clk == NULL || IS_ERR(clk))
+		return -EINVAL;
+
+    if (rate < clk->min)
+        return clk->min;
+
+    if (rate > clk->max)
+        return clk->max;
+
+    return rate;
+}
+EXPORT_SYMBOL(clk_round_rate);
+
+unsigned long clk_get_rate(struct clk *clk)
+{
+	if (clk == NULL || IS_ERR(clk))
+		return -EINVAL;
+
+    if (clk->get_rate)
+		return clk->get_rate(clk);
+	else
+		return clk->rate;
+}
+EXPORT_SYMBOL(clk_get_rate);
+
+int on_parent_changed(struct clk *clk, int rate, int before,int failed)
+{
+	struct clk_ops* pops = clk->clk_ops;
+	while(pops){
+		if(before == 1){
+				if(pops->clk_ratechange_before)
+					pops->clk_ratechange_before(rate,pops->privdata);
+		}
+		else{
+				if(pops->clk_ratechange_after)
+					pops->clk_ratechange_after(rate,pops->privdata,failed);			
+		}
+		pops = pops->next;
+	}
+	return 0;
+}
+
+int meson_notify_childs_changed(struct clk *clk,int before,int failed)
+{
+	struct clk* p;
+	if(IS_CLK_ERR(clk))
+		return 0;
+	p = (struct clk*)(clk->child.next);
+	if (p) {
+		unsigned long flags;
+
+		int rate = clk_get_rate(p);
+		spin_lock_irqsave(&clockfw_lock, flags);
+		on_parent_changed(p,rate,before,failed);
+		spin_unlock_irqrestore(&clockfw_lock, flags);
+
+		meson_notify_childs_changed(p,before,failed);
+
+		p = (struct clk*)p->sibling.next;
+		while(p){
+		  spin_lock_irqsave(&clockfw_lock, flags);
+			on_parent_changed(p,rate,before,failed);
+			spin_unlock_irqrestore(&clockfw_lock, flags);
+
+			meson_notify_childs_changed(p,before,failed);
+
+			p = (struct clk*)p->sibling.next;
+		}
+	}
+	return 0;
+}
+
+//flow. self -> child -> child slibling
+int meson_clk_set_rate(struct clk *clk, unsigned long rate)
+{
+	unsigned long flags=0;
+	int ret;
+	int ops_run_count;
+	struct clk_ops *p;
+	
+	if(clk->set_rate == NULL || IS_CLK_ERR(clk))
+			return 0;
+	//post message before clk change.
+	{
+			ret = 0;
+			ops_run_count = 0;
+			p = clk->clk_ops;	
+			while(p){
+				ops_run_count++;
+				if(p->clk_ratechange_before)
+					ret = p->clk_ratechange_before(rate, p->privdata);
+				if(ret != 0)
+					break;
+				p = p->next;
+			}
+			meson_notify_childs_changed(clk,1,ret);
+	}		
+	
+
+	if(ret == 0){		
+	  if (!clk->open_irq)
+	      spin_lock_irqsave(&clockfw_lock, flags);
+	  else
+	      spin_lock(&clockfw_lock);
+//		printk(KERN_INFO "%s() clk=%p rate=%lu\n", __FUNCTION__, clk, rate);
+	  if(clk->set_rate)
+	  	ret = clk->set_rate(clk, rate) ;
+	  if (!clk->open_irq)
+	      spin_unlock_irqrestore(&clockfw_lock, flags);
+	  else
+	      spin_unlock(&clockfw_lock);
+	}
+
+	//post message after clk change.
+	{
+			int idx = 0;
+			p = clk->clk_ops;
+			while(p){
+				idx++;
+				if(idx > ops_run_count)
+					break;
+				if(p->clk_ratechange_after)
+						p->clk_ratechange_after(rate, p->privdata,ret);
+				p = p->next;
+			}			
+	}		
+	
+	meson_notify_childs_changed(clk,0,ret);
+ 
+  return ret;
+}
+
+int clk_set_rate(struct clk *clk, unsigned long rate)
+{
+	int ret=0;
+	int parent_rate = 0;
+	if(IS_CLK_ERR(clk))
+		return 0;
+	if(clk_get_rate(clk) == rate){
+			return 0;			
+	}
+		
+	if(clk->need_parent_changed){
+		unsigned long flags;
+	  spin_lock_irqsave(&clockfw_lock, flags);	
+		parent_rate = clk->need_parent_changed(clk, rate);
+	  spin_unlock_irqrestore(&clockfw_lock, flags);
+	}
+		
+	if(parent_rate != 0)
+		clk_set_rate(clk->parent,parent_rate);
+	else{
+		mutex_lock(&clock_ops_lock);
+		//printk(KERN_INFO "%s() clk=%p rate=%lu\n", __FUNCTION__, clk, rate);
+		ret = meson_clk_set_rate(clk,rate);
+	 	mutex_unlock(&clock_ops_lock);
+	}
+	return ret;
+}
+EXPORT_SYMBOL(clk_set_rate);
+
+unsigned long long clkparse(const char *ptr, char **retptr)
+{
+    char *endptr;   /* local pointer to end of parsed string */
+
+    unsigned long long ret = simple_strtoull(ptr, &endptr, 0);
+
+    switch (*endptr) {
+    case 'G':
+    case 'g':
+        ret *= 1000;
+    case 'M':
+    case 'm':
+        ret *= 1000;
+    case 'K':
+    case 'k':
+        ret *= 1000;
+        endptr++;
+    default:
+        break;
+    }
+
+    if (retptr) {
+        *retptr = endptr;
+    }
+
+    return ret;
+}
+
+int meson_enable(struct clk *clk)
+{
+	if (IS_CLK_ERR(clk))
+		return 0;
+
+	if (clk_get_status(clk) == 1)
+		return 0;
+
+	if (meson_enable(clk->parent) == 0) {
+			struct clk_ops *p;
+			int idx;
+			int ops_run_count = 0;
+			int ret = 0;
+			p = clk->clk_ops;
+			while(p){
+					ops_run_count++;
+					if(p->clk_enable_before)
+						ret = p->clk_enable_before(p->privdata);
+					if(ret == 1)
+						break;
+					p = p->next;
+			}
+	
+			if(ret == 0){	
+				if(clk->enable)
+					ret = clk->enable(clk);
+				else if(clk->clk_gate_reg_adr != 0)
+					aml_set_reg32_mask(clk->clk_gate_reg_adr,clk->clk_gate_reg_mask);
+					ret = 0;
+			}
+				
+			p = clk->clk_ops;
+			idx = 0;
+			while(p){
+				idx++;
+				if(idx > ops_run_count)
+					break;
+				if(p->clk_enable_after)
+					 p->clk_enable_after(p->privdata,ret);
+				p = p->next;
+			}
+			
+			return ret;
+		}
+		else
+			return 1;
+}
+int clk_enable(struct clk *clk)
+{
+		int ret;
+		mutex_lock(&clock_ops_lock);
+		ret = meson_enable(clk);
+		mutex_unlock(&clock_ops_lock);
+		return ret;
+}
+EXPORT_SYMBOL(clk_enable);
+
+int  meson_clk_disable(struct clk *clk)
+{
+		int ret = 0;
+		int ops_run_count = 0;
+		if(IS_CLK_ERR(clk))
+			return 0;
+		if(clk_get_status(clk) == 0)
+			return 0;
+
+		if(clk->child.next){
+			struct clk* pchild = (struct clk*)(clk->child.next);
+			if(meson_clk_disable(pchild) != 0)
+				return 1;
+			pchild = (struct clk*)pchild->sibling.next;
+			while(pchild){
+				if(meson_clk_disable(pchild) != 0)
+					return 1;
+				pchild = (struct clk*)pchild->sibling.next;
+			}
+		}
+
+		//do clk disable
+		//post message before clk disable.
+		{
+			struct clk_ops *p;
+			ret = 0;
+			p = clk->clk_ops;
+			while(p){
+				ops_run_count++;
+				if(p->clk_disable_before)
+					ret = p->clk_disable_before(p->privdata);
+				if(ret != 0)
+					break;
+				p = p->next;
+			}
+		}
+		
+		//do clock gate disable
+		if(ret == 0){
+			if(clk->disable)
+				ret = clk->disable(clk);
+			else if(clk->clk_gate_reg_adr != 0){
+					aml_clr_reg32_mask(clk->clk_gate_reg_adr,clk->clk_gate_reg_mask);
+					ret = 0;
+			}
+		}
+		
+		//post message after clk disable.
+		{
+			struct clk_ops *p;
+			int idx = 0;
+			p = clk->clk_ops;
+			while(p){
+				idx++;
+				if(idx > ops_run_count)
+					break;
+				if(p->clk_disable_after)
+						p->clk_disable_after(p->privdata,ret);																	
+				p = p->next;
+			}
+		}
+		
+		return ret;
+}
+
+void clk_disable(struct clk *clk)
+{
+		mutex_lock(&clock_ops_lock);
+		meson_clk_disable(clk);
+		mutex_unlock(&clock_ops_lock);
+}
+EXPORT_SYMBOL(clk_disable);
+
+/**
+ * Section all get rate functions
+ */
+static unsigned long clk_msr_get(struct clk * clk)
+{
+	uint32_t temp;
+	uint32_t cnt = 0;
+	if(clk->rate>0)
+	{
+		return clk->rate;
+	}
+	if(clk->msr>0)
+	{
+		clk->rate = clk_util_clk_msr(clk->msr);
+	}else if (clk->parent){
+		cnt=clk_get_rate(clk->parent);
+		cnt /= 1000000;
+		clk->msr_mul=clk->msr_mul?clk->msr_mul:1;
+		clk->msr_div=clk->msr_div?clk->msr_div:1;
+		temp=cnt*clk->msr_mul;
+		clk->rate=temp/clk->msr_div;
+		clk->rate *= 1000000;
+	}
+	return clk->rate;
+}
+
+static unsigned long clk_get_rate_xtal(struct clk * clkdev)
+{
+	unsigned long clk;
+	clk = aml_get_reg32_bits(P_PREG_CTLREG0_ADDR, 4, 6);
+	clk = clk * 1000 * 1000;
+	return clk;
+}
+
+static unsigned long clk_get_rate_sys(struct clk * clkdev)
+{
+	unsigned long clk;
+	if (clkdev && clkdev->rate)
+		clk = clkdev->rate;
+	else {
+		//using measure sys div3 to get sys pll clock. (25)
+		unsigned long mul, div, od, temp;
+		unsigned long long result;
+		clk = clk_get_rate_xtal(NULL);
+		temp = aml_read_reg32(P_HHI_SYS_PLL_CNTL);
+		mul=temp&((1<<9)-1);
+		div=(temp>>9)&0x3f;
+		od=(temp>>16)&3;
+		result=((u64)clk)*((u64)mul);
+		do_div(result,div);
+		clk = (unsigned long)(result>>od);
+	}
+	return clk;
+}
+
+static unsigned long clk_get_rate_a9(struct clk * clkdev)
+{
+	unsigned long clk = 0;
+	unsigned int sysclk_cntl;
+
+	if (clkdev && clkdev->rate)
+		return clkdev->rate;
+
+	sysclk_cntl = aml_read_reg32(P_HHI_SYS_CPU_CLK_CNTL);
+	if((sysclk_cntl & (1<<7)) == 0)
+		clk = clk_get_rate_xtal(NULL);
+	else{
+		unsigned long parent_clk = 0;
+		unsigned int pll_sel = sysclk_cntl&3;
+		if(pll_sel == 0)
+			parent_clk = clk_get_rate_xtal(NULL);
+		else if(pll_sel == 1)
+			parent_clk = clk_get_rate_sys(clkdev->parent);
+		else if(pll_sel == 2)
+			parent_clk = clk_util_clk_msr(3);//ddr clock
+		else
+			printk(KERN_INFO "Error : A9 parent pll selection incorrect!");
+		if(parent_clk > 0){
+			unsigned int N = (sysclk_cntl >> 8) & 0x3F;
+			unsigned int div = 1;
+			unsigned sel = (sysclk_cntl >> 2) & 3;
+			if(sel == 1)
+				div = 2;
+			else if(sel == 2)
+				div = 3;
+			else if(sel == 3)
+				div = 2 * N;
+			clk = parent_clk / div;
+		}
+	}
+	if (clk == 0) {
+		pr_info("clk_get_rate_a9 measured clk=0 sysclk_cntl=%#x\n", sysclk_cntl);
+	}
+
+	return clk;
+}
+
+static unsigned long a9_cur_clk = 0;
+#ifdef CONFIG_HAVE_ARM_TWD
+static unsigned long clk_get_rate_smp_twd(struct clk * clkdev)
+{
+
+    return (a9_cur_clk ? a9_cur_clk : clk_get_rate_a9(NULL)) / 4;
+}
+#endif /* CONFIG_HAVE_ARM_TWD */
+
+/**
+ * udelay will delay depending on lpj.  lpj is adjusted before|after
+ * cpu freq is changed, so udelay could take longer or shorter than
+ * expected. This function scales the udelay value to get a more
+ * accurate delay during cpu freq changes.
+ * lpj is adjust elsewhere, so drivers don't need to worry about this.
+ */
+static inline void udelay_scaled(unsigned long usecs, unsigned int oldMHz,
+                                 unsigned int newMHz)
+{
+	udelay(usecs * newMHz / oldMHz);
+}
+
+/**
+ *  Internal CPU clock rate setting function.
+ *
+ *  MUST be called with proper protection.
+ */
+static int _clk_set_rate_cpu(struct clk *clk, unsigned long cpu, unsigned long gpu)
+{
+	unsigned long parent = 0;
+	unsigned long oldcpu = clk_get_rate_a9(clk);
+	unsigned int cpu_clk_cntl = aml_read_reg32(P_HHI_SYS_CPU_CLK_CNTL);
+	unsigned int idx;
+
+	//printk(KERN_INFO "(CTS_CPU_CLK) %ldMHz --> %ldMHz (0x%x)\n", clk_get_rate_a9(clk) / 1000000, cpu / 1000000, cpu_clk_cntl);
+
+	/**
+	 *  CPU <-> GPU clock need to satisfy the following:
+	 *
+	 *      CPU > GPU
+	 *
+	 *  If GPU is busy then abort the scaling request.
+	 */
+
+	if (aml_read_reg32(P_HHI_MALI_CLK_CNTL) & (1 << 8)) {
+		if (!gpu)
+			gpu = clk_util_clk_msr(35);
+		if (cpu <= gpu) {
+			unsigned int min_cpu = gpu_to_min_cpu(gpu / 1000) * 1000;
+			// already at min
+			if (oldcpu == min_cpu)
+				return -EINVAL;
+			// bring target cpu freq down only to minimum this gpu freq supports
+			if (cpu < min_cpu)
+				cpu = min_cpu;
+		}
+		else if(cpu < gpu + 24000000)
+    			cpu += 24000000;
+	}
+	if ((cpu_clk_cntl & 3) == 1) {
+		unsigned int n = 0;
+		//unsigned char factor = 1;
+		unsigned int scale_out = 0;
+
+		parent = clk_get_rate_sys(clk->parent);
+		// CPU switch to xtal 
+		aml_write_reg32(P_HHI_SYS_CPU_CLK_CNTL, cpu_clk_cntl & ~(1 << 7));
+		if (oldcpu <= cpu) {
+			// when increasing frequency, lpj has already been adjusted
+			udelay_scaled(10, cpu / 1000000, 24 /*clk_get_rate_xtal*/);
+		} else {
+			// when decreasing frequency, lpj has not yet been adjusted
+			udelay_scaled(10, oldcpu / 1000000, 24 /*clk_get_rate_xtal*/);
+		}
+#if 0
+		if (parent == cpu)
+			scale_out = 0;
+		else if ((parent >> 1) == cpu)
+			scale_out = 1;
+		else if (parent == ((cpu << 1) + cpu))
+			scale_out = 2;
+		else {
+			parent = cpu;
+
+			while (parent < 750000000) {
+				switch (factor) {
+				case 1:
+					scale_out = 1;
+					factor = 2;
+					break;
+				case 2:
+					scale_out = 2;
+					factor = 3;
+					break;
+				default:
+					scale_out = 3;
+					n++;
+					factor = (n << 1);
+					break;
+				}
+
+				parent = cpu * factor;
+			}
+
+			set_sys_pll(clk->parent, parent);
+		}
+
+		cpu_clk_cntl = ((cpu_clk_cntl & ~((3 << 2) | (0x3f << 8))) | (scale_out << 2) | (n << 8));
+		printk(KERN_INFO "(CTS_CPU_CLK) syspll=%lu n=%d scale_out=%d cpu_clk_cntl=0x%x\n", parent, n, scale_out, cpu_clk_cntl);
+		aml_write_reg32(P_HHI_SYS_CPU_CLK_CNTL, cpu_clk_cntl);
+#else
+	#if 0
+		//set_sys_pll(clk->parent, cpu);
+	#else
+		clk->parent->old_rate = oldcpu;
+		idx = set_sys_pll(clk->parent, cpu);
+		get_a9_divid(idx, &n, &scale_out);
+		parent = clk_get_rate_sys(clk->parent);
+		// update actual cpu freq
+		cpu = parent;
+		cpu_clk_cntl = ((cpu_clk_cntl & ~((3 << 2) | (0x3f << 8))) | (scale_out << 2) | (n << 8));
+#ifdef CONFIG_CPU_FREQ_DEBUG_DETAIL
+		pr_debug("(CTS_CPU_CLK) syspll=%lu n=%d scale_out=%d cpu_clk_cntl=0x%x\n", parent, n, scale_out, cpu_clk_cntl);
+#endif /* CONFIG_CPU_FREQ_DEBUG_DETAIL */
+		aml_write_reg32(P_HHI_SYS_CPU_CLK_CNTL, cpu_clk_cntl);
+	#endif
+#endif
+		//_clk_set_rate_gpu(clk_get_sys("mali", "pll_fixed"), gpu / 1000000, cpu);
+		// cpu increased, adjust gpu
+		if (cpu > a9_cur_clk)
+			_clk_set_rate_gpu(NULL, 0, cpu);
+		// Read CBUS for short delay, then CPU switch to sys pll
+		cpu_clk_cntl = aml_read_reg32(P_HHI_SYS_CPU_CLK_CNTL);
+		aml_write_reg32(P_HHI_SYS_CPU_CLK_CNTL, (cpu_clk_cntl) | (1 << 7));
+		if (oldcpu <= cpu) {
+			// when increasing frequency, lpj has already been adjusted
+			udelay(100);
+		} else {
+			// when decreasing frequency, lpj has not yet been adjusted
+			udelay_scaled(100, oldcpu / 1000000, cpu / 1000000);
+		}
+
+		// CPU switch to sys pll
+		//cpu_clk_cntl = aml_read_reg32(P_HHI_SYS_CPU_CLK_CNTL);
+		//aml_set_reg32_mask(P_HHI_SYS_CPU_CLK_CNTL, (1 << 7));
+ 	}
+
+	clk->rate = cpu; 
+ 
+#ifdef CONFIG_CPU_FREQ_DEBUG
+	pr_debug("(CTS_CPU_CLK) CPU %ld.%ldMHz\n", clk_get_rate_a9(clk) / 1000000, clk_get_rate_a9(clk)%1000000);
+#endif /* CONFIG_CPU_FREQ_DEBUG */
+
+#ifdef CONFIG_CORE_FREQ_TRACK
+    if (core_freq_track_start > 0) {
+        do_core_freq_track(clk_get_rate_a9(clk));
+    }
+#endif  /* CONFIG_CORE_FREQ_TRACK */
+
+	return 0;
+}
+
+#ifdef CONFIG_SMP
+#define USE_ON_EACH_CPU 0
+struct clk_change_info{
+  int cpu;
+  struct clk * clk;
+  unsigned long rate;
+  int err;
+};
+
+#define MESON_CPU_CONTROL_REG (IO_AHB_BASE + 0x1ff80)
+#define MESON_CPU1_CONTROL_ADDR_REG (IO_AHB_BASE + 0x1ff84)
+#define MESON_CPU_STATUS_REG(cpu) (IO_AHB_BASE + 0x1ff90 +(cpu<<2))
+#define MESON_CPU_STATUS(cpu) aml_read_reg32(MESON_CPU_STATUS_REG(cpu))
+#define MESON_CPU_SET_STATUS(status) aml_write_reg32(MESON_CPU_STATUS_REG(smp_processor_id()),status)
+
+#define MESON_CPU_SLEEP		1
+#define MESON_CPU_WAKEUP	2
+
+void meson_set_cpu_ctrl_reg(int value)
+{
+	spin_lock(&clockfw_lock);
+	aml_write_reg32(MESON_CPU_CONTROL_REG, value);
+	spin_unlock(&clockfw_lock);
+}
+#if 0
+static unsigned long cpu_sleep_max_count = 0;
+static unsigned long cpu_wait_max_count = 0;
+
+static unsigned tag_print=0;
+#endif
+static inline unsigned long meson_smp_wait_others(unsigned status)
+{
+	unsigned long count = 0;
+	int mask;
+	int cpu = 0, my = smp_processor_id();
+
+	mask = (((1 << nr_cpu_ids) - 1) & (~(1 << my)));
+	do {
+		__asm__ __volatile__ ("wfe" : : : "memory");
+		for_each_online_cpu(cpu) {
+
+			if (cpu != my && MESON_CPU_STATUS(cpu) == status) {
+				count++;
+				mask &= ~(1 << cpu);
+			}
+		}
+
+	} while (mask);
+
+	return count;
+}
+
+static inline void meson_smp_init_transaction(void)
+{
+    int cpu;
+
+    aml_write_reg32(MESON_CPU_CONTROL_REG, 0);
+
+    for_each_online_cpu(cpu) {
+        aml_write_reg32(MESON_CPU_STATUS_REG(cpu), 0);
+    }
+}
+
+static void smp_a9_clk_change(struct clk_change_info * info)
+{
+    int cpu = smp_processor_id();
+#if USE_ON_EACH_CPU
+    unsigned long count = 0;
+    if (cpu != info->cpu) {
+        unsigned long flags;
+        MESON_CPU_SET_STATUS(MESON_CPU_SLEEP);
+        pr_debug("CPU%u: Hey CPU %d, I am going to sleep\n", cpu, info->cpu);
+        smp_wmb();
+	dsb_sev();
+	local_irq_save(flags);
+        while ((aml_read_reg32(MESON_CPU_CONTROL_REG) & (1 << cpu)) == 0) {
+		count++;
+
+            __asm__ __volatile__ ("wfe" : : : "memory");
+        }
+        local_irq_restore(flags);
+        MESON_CPU_SET_STATUS(MESON_CPU_WAKEUP);
+
+        if (count > cpu_sleep_max_count) cpu_sleep_max_count = count;
+
+        pr_debug("CPU%u: Hey CPU %d, I woke up (%lu %lu)\n", cpu, info->cpu, count, cpu_sleep_max_count);
+        smp_wmb();
+        dsb_sev();
+    }
+    else
+
+    {
+        pr_debug("CPU%u: Hey other CPU, I am waiting for you to sleep\n", cpu);
+
+        count = meson_smp_wait_others(MESON_CPU_SLEEP);
+        if (count > cpu_wait_max_count) cpu_wait_max_count = count;
+
+        pr_debug("CPU%u: All other CPU in sleep (%lu %lu)\n", cpu, count, cpu_wait_max_count);
+
+        info->err = _clk_set_rate_cpu(info->clk, info->rate, 0);
+        aml_write_reg32(MESON_CPU_CONTROL_REG, 0xf);
+        smp_wmb();
+        dsb_sev();
+    }
+
+#else
+        if(cpu!=info->cpu){
+            info->err = _clk_set_rate_cpu(info->clk, info->rate, 0);
+        }
+#endif
+}
+#endif /* CONFIG_SMP */
+
+
+
+static int clk_set_rate_a9(struct clk *clk, unsigned long rate)
+{
+#ifdef CONFIG_SMP
+	struct clk_change_info info;
+#endif /* CONFIG_SMP */
+	int error = 0;
+
+	if (rate < 1000)
+		rate *= 1000000;
+#ifdef CONFIG_MACH_MESON6_G02_DONGLE
+#define CPU_FREQ_LIMIT 600000000
+#else
+#define CPU_FREQ_LIMIT 1200000000
+#endif
+
+	if(freq_limit && rate > CPU_FREQ_LIMIT)
+	{
+		rate = CPU_FREQ_LIMIT;
+		printk("cpu freq limited to %ld \n", rate);
+	}		
+#ifdef CONFIG_SMP
+#if USE_ON_EACH_CPU
+	if (aml_read_reg32(MESON_CPU_CONTROL_REG)) {
+#else
+	if (num_online_cpus()>1) {
+#endif
+		info.cpu  = smp_processor_id();
+		info.clk  = clk;
+		info.rate = rate;
+		info.err  = 0;
+#if USE_ON_EACH_CPU
+		meson_smp_init_transaction();
+		on_each_cpu((void (*) (void * info))smp_a9_clk_change, &info, 0);
+#else
+		smp_call_function((void (*) (void * info))smp_a9_clk_change, &info, 1);
+#endif
+		error = info.err;
+	}
+	else {
+		error = _clk_set_rate_cpu(clk, rate, 0);
+	}
+
+	if (error == 0)
+		a9_cur_clk = clk->rate;
+#else
+	error = _clk_set_rate_cpu(clk, rate, 0);
+#endif /* CONFIG_SMP */
+
+	return error;
+}
+
+#ifdef CONFIG_CLK81_DFS
+static int clk81_target_rate = 0;
+
+static int set_clk81_clock(int rate)
+{
+    aml_set_reg32_bits(P_HHI_MPEG_CLK_CNTL, 0, 8, 1); //switch to xtal
+    if (rate <= 100000000) {//100M
+        aml_set_reg32_bits(P_HHI_MPEG_CLK_CNTL, 3, 0, 7); //div 4
+        aml_set_reg32_bits(P_HHI_MPEG_CLK_CNTL, 7, 12, 3); //switch to fclk_div5
+    } else if (rate > 100000000 && rate <= 118000000) {//111M
+        aml_set_reg32_bits(P_HHI_MPEG_CLK_CNTL, 5, 0, 7); //div 6
+        aml_set_reg32_bits(P_HHI_MPEG_CLK_CNTL, 6, 12, 3); //switch to fclk_div3
+    } else if (rate > 118000000 && rate <= 132000000) {//125M
+        aml_set_reg32_bits(P_HHI_MPEG_CLK_CNTL, 7, 0, 7); //div 8
+        aml_set_reg32_bits(P_HHI_MPEG_CLK_CNTL, 5, 12, 3); //switch to fclk_div2
+    } else if (rate > 132000000 && rate <= 180000000) {//167M
+        aml_set_reg32_bits(P_HHI_MPEG_CLK_CNTL, 3, 0, 7); //div 8
+        aml_set_reg32_bits(P_HHI_MPEG_CLK_CNTL, 6, 12, 3); //switch to fclk_div3
+    } else if (rate > 180000000) {//200M
+        aml_set_reg32_bits(P_HHI_MPEG_CLK_CNTL, 1, 0, 7); //div 2
+        aml_set_reg32_bits(P_HHI_MPEG_CLK_CNTL, 7, 12, 3); //switch to fclk_div5
+    }
+    aml_read_reg32(P_HHI_MPEG_CLK_CNTL);
+    aml_set_reg32_bits(P_HHI_MPEG_CLK_CNTL, 1, 8, 1);
+}
+
+int check_and_set_clk81(void)
+{
+	if (clk81_target_rate > 0) {
+		set_clk81_clock(clk81_target_rate);
+		clk81_target_rate = 0;
+	}
+	return 0;
+}	
+
+static int cal_final_clk81_clk(int rate)
+{
+    int ret;
+    if (rate <= 100000000) {//100M
+        ret = 100000000;
+    } else if (rate > 100000000 && rate <= 118000000) {//111M
+        ret = 111000000;
+    } else if (rate > 118000000 && rate <= 132000000) {//125M
+        ret = 125000000;
+    } else if (rate > 132000000 && rate <= 180000000) {//167M
+        ret = 167000000;
+    } else if (rate > 180000000) {//200M
+        ret = 200000000;
+    }
+    return ret;
+}
+
+static int clk_set_rate_clk81(struct clk *clk, unsigned long rate)
+{
+    int clk81_rate;
+    clk81_rate = clk_get_rate(clk);
+    if (cal_final_clk81_clk(rate) == clk81_rate)
+        return 0;
+    printk("pre clk81 rate is %d\n", clk81_rate);
+    printk("new clk81 rate is %d\n", rate);
+    
+    clk81_target_rate = rate;
+    
+    while(clk81_target_rate >0)
+        msleep(2);
+    
+    clk->rate = clk_util_clk_msr(7); //mesure current clk81 clock
+    
+    clk81_rate = clk_get_rate(clk);
+    aml_clr_reg32_mask(P_UART0_CONTROL, (1 << 19) | 0xFFF);
+    aml_set_reg32_mask(P_UART0_CONTROL, (((clk81_rate / (115200 * 4)) - 1) & 0xfff));
+    aml_clr_reg32_mask(P_UART1_CONTROL, (1 << 19) | 0xFFF);
+    aml_set_reg32_mask(P_UART1_CONTROL, (((clk81_rate / (115200 * 4)) - 1) & 0xfff));
+    aml_clr_reg32_mask(P_AO_UART_CONTROL, (1 << 19) | 0xFFF);
+    aml_set_reg32_bits(P_AO_UART_CONTROL, ((clk81_rate / (115200 * 4)) - 1) & 0xfff, 0, 12);
+    printk("                          \n");
+    printk("clk81 switch to %d\n", clk81_rate);
+}
+#endif /* CONFIG_CLK81_DFS */
+
+static unsigned long clk_get_rate_gpu(struct clk * clkdev)
+{
+	unsigned long clk = 0;
+	unsigned int gpu_clk_cntl = aml_read_reg32(P_HHI_MALI_CLK_CNTL); 
+	int src = (gpu_clk_cntl >> 9) & 7;
+	int N = (gpu_clk_cntl & 0x7F) + 1;
+
+	//printk(KERN_INFO "%s() cntl=0x%x src=%d N=%d\n", __FUNCTION__, gpu_clk_cntl, src, N);
+	if (src == 7)
+		clk = 2000000000 / (5 * N);
+	else if (src == 6)
+		clk = 2000000000 / (3 * N);
+	else if (src == 5)
+		clk = 2000000000 / (2 * N);
+	else
+		clk = 0;
+
+	return clk;
+}
+
+static unsigned int gpu_pll_cntl_lookup[] = {
+	0x0E00,	// DPLL / 1  = N/A (400)
+	0x0E00,	// DPLL / 2  = N/A (400)
+	0x0E00,	// DPLL / 3  = N/A (400)
+	0x0E00,	// DPLL / 4  = N/A (400)
+	0x0E00,	// DPLL / 5  = 400
+	0x0C01,	// DPLL / 6  = 333
+	0x0A03,	// DPLL / 7  = N/A (250)
+	0x0A03,	// DPLL / 8  = 250
+	0x0C02,	// DPLL / 9  = 222
+	0x0E01,	// DPLL / 10 = 200
+	0x0C03,	// DPLL / 11 = N/A (167)
+	0x0C03,	// DPLL / 12 = 167
+	0x0A06,	// DPLL / 13 = N/A (143)
+	0x0A06,	// DPLL / 14 = 143
+	0x0C04,	// DPLL / 15 = 133
+	0x0A07,	// DPLL / 16 = 125
+	0x0C05,	// DPLL / 17 = N/A (111)
+	0x0C05,	// DPLL / 18 = 111
+	0x0E03,	// DPLL / 19 = N/A (100)
+	0x0E03,	// DPLL / 20 = 100
+	0x0C06,	// DPLL / 21 = 95
+	0x0C07,	// DPLL / 22 = N/A (83)
+	0x0C07,	// DPLL / 23 = N/A (83)
+	0x0C07,	// DPLL / 24 = 83
+	0x0C09,	// DPLL / 25 = N/A (66)
+	0x0C09,	// DPLL / 26 = N/A (66)
+	0x0C09,	// DPLL / 27 = N/A (66)
+	0x0C09,	// DPLL / 28 = N/A (66)
+	0x0C09,	// DPLL / 29 = N/A (66)
+	0x0C09,	// DPLL / 30 = 66
+};
+
+static unsigned int gpu_to_min_cpu(unsigned int gpu)
+{
+	if (gpu == 0)
+		gpu = mali_max;
+	//NOTICE cpu rates must be rounded to final rate
+	if (gpu <=  83000) return  96000;
+	if (gpu <= 111000) return 120000;
+	if (gpu <= 167000) return 168000;
+	if (gpu <= 250000) return 264000;
+	if (gpu <= 333000) return 336000;
+	return 408000;
+}
+
+/**
+ *  Internal GPU clock rate setting function.
+ *
+ *  MUST be called with proper protection.
+ */
+static int _clk_set_rate_gpu(struct clk *clk, unsigned long gpu, unsigned long cpu)
+{
+	unsigned long mali_flags;
+	int enabled;
+
+	cpu /= 1000000;
+
+	if (!gpu) {
+		if (cpu >= 400)
+			gpu = 400;
+		else if (cpu > 333)
+			gpu = 333;
+		else if (cpu > 250)
+			gpu = 250;
+		else if (cpu > 166)
+			gpu = 166;
+		else if (cpu > 111)
+			gpu = 111;
+		else if (cpu > 83)
+			gpu = 83;
+		else
+			gpu = 66;
+	} else if (gpu > 400)
+		gpu = 400;
+
+	if (gpu > (mali_max / 1000))
+		gpu = mali_max / 1000;
+
+	if (gpu == (clk_get_rate_gpu(NULL) / 1000000))
+		return 0;
+
+	mali_flags = mali_clock_gating_lock();
+
+	enabled = (aml_read_reg32(P_HHI_MALI_CLK_CNTL) & (1 << 8));
+	if (enabled)
+		aml_clr_reg32_mask((P_HHI_MALI_CLK_CNTL), (1 << 8));
+
+	aml_clr_reg32_mask(P_HHI_MALI_CLK_CNTL, 0x7F | (0x7 << 9));
+	aml_set_reg32_mask(P_HHI_MALI_CLK_CNTL,
+			gpu_pll_cntl_lookup[2000 / gpu - 1] | (enabled ? (1 << 8) : 0));
+
+	mali_clock_gating_unlock(mali_flags);
+
+	if (enabled) {
+		pr_debug("%s() cpu=%luMHz gpu=%luMHz idx=%ld cntl=0x%x\n", __FUNCTION__, cpu, gpu, 2000 / gpu - 1, gpu_pll_cntl_lookup[2000 / gpu - 1]);
+		pr_debug("%s() gpu=%luMHz\n", __FUNCTION__, clk_get_rate_gpu(NULL) / 1000000);
+	}
+
+	return 0;
+}
+
+static int clk_set_rate_mali(struct clk *clk, unsigned long rate)
+{
+	pr_debug("%s() GPU %luMHz --> %luMHz\n", __FUNCTION__, clk_get_rate_gpu(NULL) / 1000000, rate / 1000000);
+
+	if (clk->priv)
+		_clk_set_rate_gpu(clk, 0, clk_get_rate_a9(clk->priv));
+
+	pr_debug("%s() %luMHz\n", __FUNCTION__, clk_get_rate_gpu(NULL) / 1000000);
+
+	return 0;
+}
+
+static int clk_enable_mali(struct clk *clk)
+{
+	/* Turn on mali clock */
+	unsigned long cpu = 0;
+	unsigned int min_cpu;
+	unsigned long flags;
+	unsigned long mali_flags;
+
+	if (!clk->priv) {
+		return -1;
+	}
+
+#ifdef CONFIG_CPU_FREQ
+	cpu = clk_get_rate_a9(clk->priv);
+	min_cpu = gpu_to_min_cpu(mali_max);
+	if ((cpu / 1000) < min_cpu) {
+		/* bump CPU up to get Mali enabled at higher freq. Using cpufreq
+		 * to do so, which will properly adjust voltage and jiffies
+		 */
+		meson_cpufreq_boost(min_cpu);
+	}
+#endif
+
+	spin_lock_irqsave(&clockfw_lock, flags);
+
+	cpu = clk_get_rate_a9(clk->priv);
+	_clk_set_rate_gpu(NULL, 0, cpu);
+
+    mali_flags = mali_clock_gating_lock();
+	aml_set_reg32_mask(P_HHI_MALI_CLK_CNTL, (1 << 8));
+    mali_clock_gating_unlock(mali_flags);
+
+#ifdef CONFIG_CPU_FREQ_DEBUG
+	printk(KERN_INFO "%s() GPU=%luMHz CPU=%luMhz\n", __FUNCTION__, clk_get_rate_gpu(NULL) / 1000000, clk_get_rate_a9(clk->priv) / 1000000);
+#endif /* CONFIG_CPU_FREQ_DEBUG */
+
+	spin_unlock_irqrestore(&clockfw_lock, flags);
+	return 0;
+}
+
+static int clk_disable_mali(struct clk *clk)
+{
+	/* Turn off mali clock */
+	unsigned long flags;
+	unsigned long mali_flags;
+
+	spin_lock_irqsave(&clockfw_lock, flags);
+#ifdef CONFIG_CPU_FREQ_DEBUG
+	printk(KERN_INFO "%s() GPU=%luMHz CPU=%luMhz\n", __FUNCTION__, clk_get_rate_gpu(NULL) / 1000000, clk_get_rate_a9(clk->priv) / 1000000);
+#endif /* CONFIG_CPU_FREQ_DEBUG */
+
+    mali_flags = mali_clock_gating_lock();
+	aml_clr_reg32_mask(P_HHI_MALI_CLK_CNTL, (1 << 8));
+    mali_clock_gating_unlock(mali_flags);
+
+	spin_unlock_irqrestore(&clockfw_lock, flags);
+	return 0;
+}
+#if 0
+static int clk_status_mali(struct clk *clk)
+{
+	/* Check mali clock status */
+	unsigned long flags;
+
+	spin_lock_irqsave(&clockfw_lock, flags);
+	return aml_read_reg32(P_HHI_MALI_CLK_CNTL) & (1 << 8)
+	spin_unlock_irqrestore(&clockfw_lock, flags);
+}
+#endif
+static unsigned long clk_get_rate_vid2(struct clk * clkdev)
+{
+	unsigned long clk;
+	unsigned int viid_cntl = aml_read_reg32(P_HHI_VIID_PLL_CNTL);
+	unsigned long parent_clk;
+	unsigned od,M,N;
+	parent_clk = clk_get_rate(clkdev->parent);
+	parent_clk /= 1000000;
+	od = (viid_cntl>>16)&3;
+	M = viid_cntl&0x1FF;
+	N = (viid_cntl>>9)&0x1F;
+	if(od == 0)
+		od = 1;
+	else if(od == 1)
+		od = 2;
+	else if(od == 2)
+		od = 4;
+	clk = parent_clk * M / N;
+	clk /= od;
+	clk *= 1000000;
+	return clk;
+}
+
+static unsigned long clk_get_rate_hpll(struct clk * clkdev)
+{
+	unsigned long clk;
+	unsigned int vid_cntl = aml_read_reg32(P_HHI_VID_PLL_CNTL);
+	unsigned long parent_clk;
+	unsigned od_fb,od_hdmi,od_ldvs,M,N;
+	parent_clk = clk_get_rate(clkdev->parent);
+	parent_clk /= 1000000;
+	od_ldvs = (vid_cntl>>16)&3;
+	od_hdmi = (vid_cntl>>18)&3;
+	od_fb = (vid_cntl>>20)&3;
+	M = vid_cntl&0x3FF;
+	N = (vid_cntl>>10)&0x1F;
+	if(od_hdmi == 0)
+		od_hdmi = 1;
+	else if(od_hdmi == 1)
+		od_hdmi = 2;
+	else if(od_hdmi == 2)
+		od_hdmi = 4;
+	if(od_fb == 0)
+		od_fb = 1;
+	else if(od_fb == 1)
+		od_fb = 2;
+	else if(od_fb == 2)
+		od_fb = 4;
+
+	clk = parent_clk * M * od_fb / N;
+	clk /= od_hdmi;
+	clk *= 1000000;
+	return clk;
+}
+
+#define CLK_DEFINE(devid,conid,msr_id,setrate,getrate,en,dis,privdata)  \
+    static struct clk clk_##devid={                                     \
+        .set_rate=setrate,.get_rate=getrate,.enable=en,.disable=dis,    \
+        .priv=privdata,.parent=&clk_##conid ,.msr=msr_id                \
+    };                                                                  \
+    static struct clk_lookup clk_lookup_##devid={                       \
+        .dev_id=#devid,.con_id=#conid,.clk=&clk_##devid                 \
+    };clkdev_add(&clk_lookup_##devid)
+
+///TOP level
+static struct clk clk_xtal = {
+	.rate		= -1,
+	.get_rate	= clk_get_rate_xtal,
+};
+
+static struct clk_lookup clk_lookup_xtal = {
+	.dev_id		= "xtal",
+	.con_id		= NULL,
+	.clk		= &clk_xtal
+};
+
+#if 1
+#define SYS_PLL_TABLE_MIN	  48000000
+#define SYS_PLL_TABLE_MAX	1512000000
+
+struct sys_pll_s {
+    unsigned cntl;
+    unsigned cntl2;
+    unsigned cntl3;
+    unsigned cntl4;
+    unsigned scan;
+    unsigned scale_divn;
+};
+
+static unsigned sys_pll_settings[][6] = {
+	{0x20220, M6_SYS_PLL_CNTL_2, M6_SYS_PLL_CNTL_3, M6_SYS_PLL_CNTL_4, 3, 2},  // 48 = 192 / 2 / 2
+	{0x20224, M6_SYS_PLL_CNTL_2, M6_SYS_PLL_CNTL_3, M6_SYS_PLL_CNTL_4, 2},  // 72 = 216 / 3
+	{0x20220, M6_SYS_PLL_CNTL_2, M6_SYS_PLL_CNTL_3, M6_SYS_PLL_CNTL_4, 1},  // 96
+	{0x20228, M6_SYS_PLL_CNTL_2, M6_SYS_PLL_CNTL_3, M6_SYS_PLL_CNTL_4, 1},  // 120
+	{0x20230, M6_SYS_PLL_CNTL_2, M6_SYS_PLL_CNTL_3, M6_SYS_PLL_CNTL_4, 1},  // 144
+	{0x20238, M6_SYS_PLL_CNTL_2, M6_SYS_PLL_CNTL_3, M6_SYS_PLL_CNTL_4, 1},  // 168
+	{0x20220, M6_SYS_PLL_CNTL_2, M6_SYS_PLL_CNTL_3, M6_SYS_PLL_CNTL_4, 0},  // 192
+	{0x20224, M6_SYS_PLL_CNTL_2, M6_SYS_PLL_CNTL_3, M6_SYS_PLL_CNTL_4, 0},  // 216
+	{0x20228, M6_SYS_PLL_CNTL_2, M6_SYS_PLL_CNTL_3, M6_SYS_PLL_CNTL_4, 0},  // 240
+	{0x2022C, M6_SYS_PLL_CNTL_2, M6_SYS_PLL_CNTL_3, M6_SYS_PLL_CNTL_4, 0},	// 264
+	{0x20230, M6_SYS_PLL_CNTL_2, M6_SYS_PLL_CNTL_3, M6_SYS_PLL_CNTL_4, 0},	// 288
+	{0x20234, M6_SYS_PLL_CNTL_2, M6_SYS_PLL_CNTL_3, M6_SYS_PLL_CNTL_4, 0},	// 312
+	{0x20238, M6_SYS_PLL_CNTL_2, M6_SYS_PLL_CNTL_3, M6_SYS_PLL_CNTL_4, 0},	// 336
+	{0x2023C, M6_SYS_PLL_CNTL_2, M6_SYS_PLL_CNTL_3, M6_SYS_PLL_CNTL_4, 0},	// 360
+	{0x00220, M6_SYS_PLL_CNTL_2, M6_SYS_PLL_CNTL_3, M6_SYS_PLL_CNTL_4, 1},	// 384
+	{0x00222, M6_SYS_PLL_CNTL_2, M6_SYS_PLL_CNTL_3, M6_SYS_PLL_CNTL_4, 1},	// 408
+	{0x00224, M6_SYS_PLL_CNTL_2, M6_SYS_PLL_CNTL_3, M6_SYS_PLL_CNTL_4, 1},	// 432
+	{0x00226, M6_SYS_PLL_CNTL_2, M6_SYS_PLL_CNTL_3, M6_SYS_PLL_CNTL_4, 1},	// 456
+	{0x00228, M6_SYS_PLL_CNTL_2, M6_SYS_PLL_CNTL_3, M6_SYS_PLL_CNTL_4, 1},	// 480
+	{0x0022A, M6_SYS_PLL_CNTL_2, M6_SYS_PLL_CNTL_3, M6_SYS_PLL_CNTL_4, 1},	// 504
+	{0x0022C, M6_SYS_PLL_CNTL_2, M6_SYS_PLL_CNTL_3, M6_SYS_PLL_CNTL_4, 1},	// 528
+	{0x0022E, M6_SYS_PLL_CNTL_2, M6_SYS_PLL_CNTL_3, M6_SYS_PLL_CNTL_4, 1},	// 552
+	{0x00230, M6_SYS_PLL_CNTL_2, M6_SYS_PLL_CNTL_3, M6_SYS_PLL_CNTL_4, 1},	// 576
+	{0x00232, M6_SYS_PLL_CNTL_2, M6_SYS_PLL_CNTL_3, M6_SYS_PLL_CNTL_4, 1},	// 600
+	{0x00234, M6_SYS_PLL_CNTL_2, M6_SYS_PLL_CNTL_3, M6_SYS_PLL_CNTL_4, 1},	// 624
+	{0x00236, M6_SYS_PLL_CNTL_2, M6_SYS_PLL_CNTL_3, M6_SYS_PLL_CNTL_4, 1},	// 648
+	{0x00238, M6_SYS_PLL_CNTL_2, M6_SYS_PLL_CNTL_3, M6_SYS_PLL_CNTL_4, 1},	// 672
+	{0x0023A, M6_SYS_PLL_CNTL_2, M6_SYS_PLL_CNTL_3, M6_SYS_PLL_CNTL_4, 1},	// 696
+	{0x0023C, M6_SYS_PLL_CNTL_2, M6_SYS_PLL_CNTL_3, M6_SYS_PLL_CNTL_4, 1},	// 720
+	{0x0023E, M6_SYS_PLL_CNTL_2, M6_SYS_PLL_CNTL_3, M6_SYS_PLL_CNTL_4, 1},	// 744
+	{0x00220, M6_SYS_PLL_CNTL_2, M6_SYS_PLL_CNTL_3, M6_SYS_PLL_CNTL_4, 0},	// 768
+	{0x00221, M6_SYS_PLL_CNTL_2, M6_SYS_PLL_CNTL_3, M6_SYS_PLL_CNTL_4, 0},	// 792
+	{0x00222, M6_SYS_PLL_CNTL_2, M6_SYS_PLL_CNTL_3, M6_SYS_PLL_CNTL_4, 0},	// 816
+	{0x00223, M6_SYS_PLL_CNTL_2, M6_SYS_PLL_CNTL_3, M6_SYS_PLL_CNTL_4, 0},	// 840
+	{0x00224, M6_SYS_PLL_CNTL_2, M6_SYS_PLL_CNTL_3, M6_SYS_PLL_CNTL_4, 0},	// 864
+	{0x00225, M6_SYS_PLL_CNTL_2, M6_SYS_PLL_CNTL_3, M6_SYS_PLL_CNTL_4, 0},	// 888
+	{0x00226, M6_SYS_PLL_CNTL_2, M6_SYS_PLL_CNTL_3, M6_SYS_PLL_CNTL_4, 0},	// 912
+	{0x00227, M6_SYS_PLL_CNTL_2, M6_SYS_PLL_CNTL_3, M6_SYS_PLL_CNTL_4, 0},	// 936
+	{0x00228, M6_SYS_PLL_CNTL_2, M6_SYS_PLL_CNTL_3, M6_SYS_PLL_CNTL_4, 0},	// 960
+	{0x00229, M6_SYS_PLL_CNTL_2, M6_SYS_PLL_CNTL_3, M6_SYS_PLL_CNTL_4, 0},	// 984
+	{0x0022A, M6_SYS_PLL_CNTL_2, M6_SYS_PLL_CNTL_3, M6_SYS_PLL_CNTL_4, 0},	// 1008
+	{0x0022B, M6_SYS_PLL_CNTL_2, M6_SYS_PLL_CNTL_3, M6_SYS_PLL_CNTL_4, 0},	// 1032
+	{0x0022C, M6_SYS_PLL_CNTL_2, M6_SYS_PLL_CNTL_3, M6_SYS_PLL_CNTL_4, 0},	// 1056
+	{0x0022D, M6_SYS_PLL_CNTL_2, M6_SYS_PLL_CNTL_3, M6_SYS_PLL_CNTL_4, 0},	// 1080
+	{0x0022E, M6_SYS_PLL_CNTL_2, M6_SYS_PLL_CNTL_3, M6_SYS_PLL_CNTL_4, 0},	// 1104
+	{0x0022F, M6_SYS_PLL_CNTL_2, M6_SYS_PLL_CNTL_3, M6_SYS_PLL_CNTL_4, 0},	// 1128
+	{0x00230, M6_SYS_PLL_CNTL_2, M6_SYS_PLL_CNTL_3, M6_SYS_PLL_CNTL_4, 0},	// 1152
+	{0x00231, M6_SYS_PLL_CNTL_2, M6_SYS_PLL_CNTL_3, M6_SYS_PLL_CNTL_4, 0},	// 1176
+	{0x00232, M6_SYS_PLL_CNTL_2, M6_SYS_PLL_CNTL_3, M6_SYS_PLL_CNTL_4, 0},	// 1200
+	{0x00233, M6_SYS_PLL_CNTL_2, M6_SYS_PLL_CNTL_3, M6_SYS_PLL_CNTL_4, 0},  // 1224
+	{0x00234, M6_SYS_PLL_CNTL_2, M6_SYS_PLL_CNTL_3, M6_SYS_PLL_CNTL_4, 0},  // 1248
+	{0x00235, M6_SYS_PLL_CNTL_2, M6_SYS_PLL_CNTL_3, M6_SYS_PLL_CNTL_4, 0},  // 1272
+	{0x00236, M6_SYS_PLL_CNTL_2, M6_SYS_PLL_CNTL_3, M6_SYS_PLL_CNTL_4, 0},  // 1296
+	{0x00237, M6_SYS_PLL_CNTL_2, M6_SYS_PLL_CNTL_3, M6_SYS_PLL_CNTL_4, 0},  // 1320
+	{0x00238, M6_SYS_PLL_CNTL_2, M6_SYS_PLL_CNTL_3, M6_SYS_PLL_CNTL_4, 0},  // 1344
+	{0x00239, M6_SYS_PLL_CNTL_2, M6_SYS_PLL_CNTL_3, M6_SYS_PLL_CNTL_4, 0},  // 1368
+	{0x0023a, M6_SYS_PLL_CNTL_2, M6_SYS_PLL_CNTL_3, M6_SYS_PLL_CNTL_4, 0},  // 1392
+	{0x0023b, M6_SYS_PLL_CNTL_2, M6_SYS_PLL_CNTL_3, M6_SYS_PLL_CNTL_4, 0},  // 1416
+	{0x0023c, M6_SYS_PLL_CNTL_2, M6_SYS_PLL_CNTL_3, M6_SYS_PLL_CNTL_4, 0},  // 1440
+	{0x0023d, M6_SYS_PLL_CNTL_2, M6_SYS_PLL_CNTL_3, M6_SYS_PLL_CNTL_4, 0},  // 1464
+	{0x0023e, M6_SYS_PLL_CNTL_2, M6_SYS_PLL_CNTL_3, M6_SYS_PLL_CNTL_4, 0},  // 1488
+	{0x0023f, M6_SYS_PLL_CNTL_2, M6_SYS_PLL_CNTL_3, M6_SYS_PLL_CNTL_4, 0},  // 1512
+};
+static unsigned setup_a9_clk_max=1368000000;
+static unsigned setup_a9_clk_min=48000000;
+static int __init a9_clk_max(char *str)
+{
+
+    unsigned long  clk=clkparse(str, 0);
+    if(clk<SYS_PLL_TABLE_MIN || clk>SYS_PLL_TABLE_MAX)
+        return 0;
+    setup_a9_clk_max=clk-(clk%24000000);
+    BUG_ON(setup_a9_clk_min>setup_a9_clk_max);
+    return 0;
+}
+early_param("a9_clk_max", a9_clk_max);
+static int __init a9_clk_min(char *str)
+{
+    unsigned long  clk = clkparse(str, 0);
+    if (clk < SYS_PLL_TABLE_MIN || clk > SYS_PLL_TABLE_MAX)
+        return 0;
+    setup_a9_clk_min = clk - (clk % 24000000);
+    BUG_ON(setup_a9_clk_min>setup_a9_clk_max);
+    return 0;
+}
+
+early_param("a9_clk_min", a9_clk_min);
+static int set_sys_pll(struct clk *clk,  unsigned long dst)
+{
+	int idx;
+	unsigned int curr_cntl = aml_read_reg32(P_HHI_SYS_PLL_CNTL);
+	unsigned int cpu_clk_cntl = 0;
+ 
+	if (dst < SYS_PLL_TABLE_MIN) dst = SYS_PLL_TABLE_MIN;
+	if (dst > SYS_PLL_TABLE_MAX) dst = SYS_PLL_TABLE_MAX;
+ 
+	idx = ((dst - SYS_PLL_TABLE_MIN) / 1000000) / 24;
+	cpu_clk_cntl = sys_pll_settings[idx][0];
+
+#ifdef CONFIG_CPU_FREQ_DEBUG_DETAIL
+	pr_debug("CTS_CPU_CLK %ldMHz idx=%d\n", dst / 1000000, idx);
+	pr_debug("CTS_CPU_CLK sys_pll_cntl=0x%x cur_cntl=0x%x\n", cpu_clk_cntl, curr_cntl);
+#endif /* CONFIG_CPU_FREQ_DEBUG_DETAIL */
+
+	if (cpu_clk_cntl != curr_cntl) {
+		aml_write_reg32(P_HHI_SYS_PLL_CNTL,  sys_pll_settings[idx][0] | (1 << 29));
+		aml_write_reg32(P_HHI_SYS_PLL_CNTL2, sys_pll_settings[idx][1]);
+		aml_write_reg32(P_HHI_SYS_PLL_CNTL3, sys_pll_settings[idx][2]);
+		aml_write_reg32(P_HHI_SYS_PLL_CNTL4, sys_pll_settings[idx][3]);
+		aml_write_reg32(P_HHI_SYS_PLL_CNTL,  sys_pll_settings[idx][0]);
+#if 1 
+		if (clk->old_rate <= dst) {
+			// when increasing frequency, lpj has already been adjusted
+			do {
+				udelay_scaled(100, dst / 1000000, 24 /*clk_get_rate_xtal*/);
+			} while ((aml_read_reg32(P_HHI_SYS_PLL_CNTL) & 0x80000000) == 0);
+		} else {
+			// when decreasing frequency, lpj has not yet been adjusted
+			do {
+				udelay_scaled(100, clk->old_rate / 1000000, 24 /*clk_get_rate_xtal*/);
+			} while ((aml_read_reg32(P_HHI_SYS_PLL_CNTL) & 0x80000000) == 0);
+		}
+#else
+		M6_PLL_WAIT_FOR_LOCK(P_HHI_SYS_PLL_CNTL);
+#endif
+	}
+	else {
+		//printk(KERN_INFO "(CTS_CPU_CLK) No Change (0x%x)\n", cpu_clk_cntl);
+	}
+
+	if (clk)
+		clk->rate = (idx * 24000000) + SYS_PLL_TABLE_MIN;
+
+#ifdef CONFIG_CPU_FREQ_DEBUG_DETAIL
+	pr_debug("CTS_CPU_CLK %ldMHz idx=%d 0x%x scale_out=%d\n", dst / 1000000, idx, cpu_clk_cntl, sys_pll_settings[idx][4]);
+#endif /* CONFIG_CPU_FREQ_DEBUG_DETAIL */
+	return idx;
+}
+
+static void get_a9_divid(unsigned int idx, unsigned int * scale_divn, unsigned int * scale_out)
+{
+	*scale_divn = sys_pll_settings[idx][5];
+	*scale_out  = sys_pll_settings[idx][4];
+}
+#else
+static int set_sys_pll(struct clk *clk, unsigned long src, unsigned long dst)
+{
+	unsigned int od, M, N;
+	unsigned long parent_clk = 0, rate;
+	rate = clk_get_rate(clk);
+
+	if (dst > clk->max || dst < clk->min) {
+		printk(KERN_ERR "SYS PLL rate (%lu) out of range [%lu, %lu]\n", dst, clk->min, clk->max);
+		return -EINVAL;
+	}
+
+	if (dst != rate) {
+		unsigned long vco;
+		int found = 0;
+
+		if (clk->parent)
+			parent_clk = clk_get_rate(clk->parent);
+		else
+			printk(KERN_ERR "sys pll: no parent clock assigned!\n");
+
+		parent_clk /= 1000000;
+		dst /= 1000000;
+		if (dst > 750)
+			od = 1;
+		else if ((dst << 1) > 750)
+			od = 2;
+		else
+			od = 4;
+
+		vco = dst * od;
+
+		// vco 750M ~ 1.5G
+		for (N = 1; N < 0x1F; N++) {
+			for (M = 0x1FF; M > 0; M--) {
+				rate = parent_clk * M / N;
+
+				if( rate == vco) {
+					found = 1;
+					break;
+				}
+				else if (rate > vco)
+					continue;
+				else
+					break;
+			}
+
+			if (found)
+				break;
+		}
+
+		if (found) {
+			unsigned int sys_clk_cntl = 0;
+
+			if (od == 4)
+				od = 2;
+			else if (od == 2)
+				od = 1;
+			else
+				od = 0;
+
+			sys_clk_cntl = (M) | (N << 9) | (od << 16);
+
+			M6_PLL_RESET(P_HHI_SYS_PLL_CNTL);
+			aml_write_reg32(P_HHI_SYS_PLL_CNTL2, M6_SYS_PLL_CNTL_2);
+			aml_write_reg32(P_HHI_SYS_PLL_CNTL3, M6_SYS_PLL_CNTL_3);
+			aml_write_reg32(P_HHI_SYS_PLL_CNTL4, M6_SYS_PLL_CNTL_4);
+			aml_write_reg32(P_HHI_SYS_PLL_CNTL, sys_clk_cntl);
+#if 1 
+			do {
+				udelay(100);
+			} while ((aml_read_reg32(P_HHI_SYS_PLL_CNTL) & 0x80000000) == 0);
+#else
+			M6_PLL_WAIT_FOR_LOCK(P_HHI_SYS_PLL_CNTL);
+#endif
+			pr_debug("(CTS_CPU_CLK) M=%d N=%d OD=%d sys_clk_cntl=0x%x\n", M, N, od, sys_clk_cntl);
+		}
+		else
+		{	
+			printk(KERN_ERR "sys pll: no clock setting matched.\n");
+			return -1;
+		}
+	}
+
+	return 1;
+}
+#endif
+
+static int set_hpll_pll(struct clk * clk, unsigned long dst)
+{
+	unsigned od,M,N;
+	unsigned long parent_clk = 0, rate;
+	rate = clk_get_rate(clk);
+	if(dst > clk->max || dst < clk->min){
+		printk("vid pll: invalid rate : %lu  [%lu ~ %lu]\n",dst,clk->min,clk->max);
+		return -1;
+	}
+	if(dst != rate){
+		unsigned vco;
+		unsigned od_fb = 0;
+		int found = 0;
+		if(clk->parent)
+			parent_clk = clk_get_rate(clk->parent);
+		else
+			printk("vid2 pll: no parent clock assigned!\n");
+		parent_clk /= 1000000;
+		dst /= 1000000;
+		if(dst > 750)
+			od = 1;
+		else if( (dst * 2) > 750)
+			od = 2;
+		else
+			od = 4;
+
+		vco = dst * od;
+
+		//vco 750M ~1.5G
+		for(N = 1; N < 0x1F; N++){		
+				for(M = 0x1FF * 4; M > 0; M--){
+					rate = parent_clk * M / N;
+					if(rate == vco){
+						if(M > 0x1FF){
+							if(((M / 2) < 0x1FF) && ((M%2) == 0)){
+									od_fb = 2;
+									M = M / od_fb;
+									found = 1;
+							}else if((M%4) == 0){
+								od_fb = 4;
+								M = M/od_fb;
+								found = 1;
+							}
+							else
+								break;
+						}
+						else{
+							od_fb = 1;
+							found = 1;
+							break;
+						}
+					}
+					else if(rate > vco)
+						continue;
+					else
+						break;
+				}
+
+				if(found)
+					break;
+		}
+		
+		if(found){		
+			unsigned vid_cntl = 0;
+			if(od == 4)
+				od = 2;
+			else if(od == 2)
+				od = 1;
+			else
+				od = 0;
+			if(od_fb == 4)
+				od_fb = 2;
+			else if(od_fb == 2)
+				od_fb = 1;
+			else
+				od_fb = 0;
+				
+			vid_cntl = (M) | (N <<10) | (od << 18) | (od_fb <<20);
+	
+			//VID PLL
+			M6_PLL_RESET(P_HHI_VID_PLL_CNTL);
+			aml_write_reg32(P_HHI_VID_PLL_CNTL2, M6_VID_PLL_CNTL_2 );
+			aml_write_reg32(P_HHI_VID_PLL_CNTL3, M6_VID_PLL_CNTL_3 );
+			aml_write_reg32(P_HHI_VID_PLL_CNTL4, M6_VID_PLL_CNTL_4 );
+			aml_write_reg32(P_HHI_VID_PLL_CNTL,  vid_cntl );
+			M6_PLL_WAIT_FOR_LOCK(P_HHI_VID_PLL_CNTL);
+		}	
+		else
+		{	
+			printk("vid pll: no clock setting matched.\n");		
+			return -1;
+		}
+	}
+	
+	return 1;
+}
+static int set_fixed_pll(struct clk * clk, unsigned long dst)
+{
+	if(dst == 2000000000){
+		//fixed pll = xtal * M(0:8) * OD_FB(4) /N(9:13) /OD(16:17)
+		//M: 0~511  OD_FB:0~1 + 1, N:0~32 + 1 OD:0~3 + 1
+		//recommend this pll is fixed as 2G.
+		unsigned long xtal = 24000000;
+		unsigned cntl = aml_read_reg32(P_HHI_MPLL_CNTL);
+		unsigned m = cntl&0x1FF;
+		unsigned n = ((cntl>>9)&0x1F);
+		unsigned od = ((cntl >>16)&3) + 1;
+		unsigned od_fb = ((aml_read_reg32(P_HHI_MPLL_CNTL4)>>4)&1) + 1;
+		unsigned long rate;
+		if(clk->parent)
+			xtal = clk_get_rate(clk->parent);
+		xtal /= 1000000;
+		rate = xtal * m * od_fb;
+		rate /= n;
+		rate /= od;
+		rate *= 1000000;
+		if(dst != rate){
+			M6_PLL_RESET(P_HHI_MPLL_CNTL);
+			aml_write_reg32(P_HHI_MPLL_CNTL2,M6_MPLL_CNTL_2);
+			aml_write_reg32(P_HHI_MPLL_CNTL2, M6_MPLL_CNTL_2 );
+			aml_write_reg32(P_HHI_MPLL_CNTL3, M6_MPLL_CNTL_3 );
+			aml_write_reg32(P_HHI_MPLL_CNTL4, M6_MPLL_CNTL_4 );
+			aml_write_reg32(P_HHI_MPLL_CNTL5, M6_MPLL_CNTL_5 );
+			aml_write_reg32(P_HHI_MPLL_CNTL6, M6_MPLL_CNTL_6 );
+			aml_write_reg32(P_HHI_MPLL_CNTL7, M6_MPLL_CNTL_7 );
+			aml_write_reg32(P_HHI_MPLL_CNTL8, M6_MPLL_CNTL_8 );
+			aml_write_reg32(P_HHI_MPLL_CNTL9, M6_MPLL_CNTL_9 );
+			aml_write_reg32(P_HHI_MPLL_CNTL10,M6_MPLL_CNTL_10);
+			aml_write_reg32(P_HHI_MPLL_CNTL, 0x67d );
+			M6_PLL_WAIT_FOR_LOCK(P_HHI_MPLL_CNTL);
+		}
+	}
+	else
+		return -1;
+	return 0;
+}
+static int set_vid2_pll(struct clk * clk, unsigned long dst)
+{
+	unsigned od,M,N;
+	unsigned long parent_clk = 0, rate;
+	rate = clk_get_rate(clk);
+	if(dst > clk->max || dst < clk->min){
+		printk("vid2 pll: invalid rate : %lu  [%lu ~ %lu]\n",dst,clk->min,clk->max);
+		return -1;
+	}
+	if(dst != rate){
+		unsigned vco;
+		int found = 0;
+		if(clk->parent)
+			parent_clk = clk_get_rate(clk->parent);
+		else
+			printk("vid2 pll: no parent clock assigned!\n");
+		parent_clk /= 1000000;
+		dst /= 1000000;
+		if(dst > 750)
+			od = 1;
+		else if( (dst * 2) > 750)
+			od = 2;
+		else
+			od = 4;
+
+		vco = dst * od;
+
+		//vco 750M ~1.5G
+		for(N = 1; N < 0x1F; N++){		
+				for(M = 0x1FF; M > 0; M--){
+					rate = parent_clk * M / N;
+					if(rate == vco){
+						found = 1;
+						break;
+					}
+					else if(rate > vco)
+						continue;
+					else
+						break;
+				}
+
+				if(found)
+					break;
+		}
+		
+		if(found){
+			unsigned viid_cntl = 0;
+			if(od == 4)
+				od = 2;
+			else if(od == 2)
+				od = 1;
+			else
+				od = 0;
+								
+			viid_cntl = (M) | (N <<9) | (od << 16);
+			//VIID PLL
+			M6_PLL_RESET(P_HHI_VIID_PLL_CNTL);
+			aml_write_reg32(P_HHI_VIID_PLL_CNTL2, M6_VIID_PLL_CNTL_2 );
+			aml_write_reg32(P_HHI_VIID_PLL_CNTL3, M6_VIID_PLL_CNTL_3 );
+			aml_write_reg32(P_HHI_VIID_PLL_CNTL4, M6_VIID_PLL_CNTL_4 );
+			aml_write_reg32(P_HHI_VIID_PLL_CNTL,  viid_cntl);
+			M6_PLL_WAIT_FOR_LOCK(P_HHI_VIID_PLL_CNTL);	
+		}	
+		else
+		{	
+			printk("vid2 pll: no clock setting matched.\n");		
+			return -1;
+		}
+	}
+	
+	return 1;
+}
+//------------------------------------
+//return 0:not in the clock tree, 1:in the clock tree
+static int clk_in_clocktree(struct clk *clktree, struct clk *clk)
+{
+	struct clk *p;
+	int ret = 0;
+	if(IS_CLK_ERR(clk) || IS_CLK_ERR(clktree))
+		return 0;
+	if(clktree == clk)
+		return 1;
+	p = (struct clk*)clktree->sibling.next;
+	while(p){
+		if(p == clk){
+			ret = 1;
+			break;
+		}
+		p = (struct clk*)p->sibling.next;
+	}
+	if(ret == 1)
+		return ret;
+	return clk_in_clocktree((struct clk*)clktree->child.next, clk);
+}
+
+//return 0:ok, 1:fail
+static int meson_clk_register(struct clk* clk, struct clk* parent)
+{
+	if (clk_in_clocktree(parent,clk))
+			return 0;
+	mutex_lock(&clock_ops_lock);
+	clk->parent = parent;
+	if (parent->child.next == NULL) {
+		parent->child.next = (struct list_head*)clk;
+		clk->sibling.next = NULL;
+		clk->sibling.prev = NULL;
+	}
+	else {
+		struct clk* p = (       struct clk*)(parent->child.next);
+		while(p->sibling.next != NULL)
+			p = (       struct clk*)(p->sibling.next);
+		p->sibling.next = (struct list_head*)clk;
+		clk->sibling.prev = (struct list_head*)p;
+		clk->sibling.next = NULL;
+	}
+	mutex_unlock(&clock_ops_lock);
+	return 0;
+}
+
+int clk_register(struct clk *clk,const char *parent)
+{
+	struct clk* p = clk_get_sys(parent,0);
+	if(!IS_CLK_ERR(p))
+		return meson_clk_register(clk,p);
+	return 1;
+}
+EXPORT_SYMBOL(clk_register);
+
+void clk_unregister(struct clk *clk)
+{
+		if(IS_CLK_ERR(clk))
+			return;
+		mutex_lock(&clock_ops_lock);
+		if(clk->sibling.next){
+				struct clk* pnext = (struct clk*)(clk->sibling.next);
+				pnext->sibling.prev = clk->sibling.prev;
+				if(clk->sibling.prev)
+					((struct clk*)(clk->sibling.prev))->sibling.next = (struct list_head*)pnext;
+				else
+					clk->parent->child.next = (struct list_head*)pnext;
+				
+		}
+		else if(clk->sibling.prev){
+				struct clk* prev = (struct clk*)(clk->sibling.prev);
+				prev->sibling.next = clk->sibling.next;
+				if(clk->sibling.next)
+					((struct clk*)(clk->sibling.next))->sibling.prev =(struct list_head*) prev;
+		}
+		else{
+			struct clk* parent = clk->parent;
+			if(parent)
+				parent->child.next = NULL;
+		}
+		clk->sibling.next = NULL;
+		clk->sibling.prev = NULL;
+		mutex_unlock(&clock_ops_lock);
+}
+EXPORT_SYMBOL(clk_unregister);
+
+/**
+ *  Check clock status.
+ *
+ *  0 -- Disabled
+ *  1 -- Enabled
+ *  2 -- Unknown
+ */
+int clk_get_status(struct clk *clk)
+{
+	int ret = 2;
+	unsigned long flags;
+
+	spin_lock_irqsave(&clockfw_lock, flags);
+	if (clk->status)
+		ret = clk->status(clk);
+	else if (clk->clk_gate_reg_adr != 0)
+		ret = ((aml_read_reg32(clk->clk_gate_reg_adr) & clk->clk_gate_reg_mask) ? 1 : 0);
+	spin_unlock_irqrestore(&clockfw_lock, flags);
+
+	return ret;
+}
+EXPORT_SYMBOL(clk_get_status);
+
+//return: 0:success  1: fail
+int clk_ops_register(struct clk *clk, struct clk_ops *ops)
+{
+	int found = 0;
+	struct clk_ops *p;
+
+	mutex_lock(&clock_ops_lock);
+	ops->next = NULL;
+	p = clk->clk_ops;
+	while(p != NULL){
+		if(p == ops){
+			found = 1;
+			break;
+		}
+		p = p->next;
+	}
+
+	if(found == 0){
+		if(clk->clk_ops	== NULL)
+			clk->clk_ops = ops;
+		else{
+			struct clk_ops* p = clk->clk_ops;
+			while(p->next)
+				p = p->next;
+			p->next = ops;
+		}
+	}
+	mutex_unlock(&clock_ops_lock);
+	return 0;
+}
+EXPORT_SYMBOL(clk_ops_register);
+
+//return: 0:success  1: fail
+int clk_ops_unregister(struct clk *clk, struct clk_ops *ops)
+{
+	if(ops == NULL || IS_CLK_ERR(clk))
+		return 0;
+		
+	mutex_lock(&clock_ops_lock);
+	
+	if(clk->clk_ops == ops){
+		if(clk->clk_ops->next == NULL)
+			clk->clk_ops = NULL;
+		else
+			clk->clk_ops = clk->clk_ops->next;
+	}
+	else if(clk->clk_ops){
+		struct clk_ops *p, *p1;
+		p = clk->clk_ops->next;
+		p1 = clk->clk_ops;
+		while(p != NULL && p != ops){
+			p1 = p;
+			p = p->next;
+		}
+		if(p == ops)
+			p1->next = p->next;
+	}
+	ops->next = NULL;
+	mutex_unlock(&clock_ops_lock);
+	return 0;
+}
+EXPORT_SYMBOL(clk_ops_unregister);
+
+///FIXME add data later
+#define PLL_CLK_DEFINE(name,msr)    		\
+	static unsigned pll_##name##_data[10];	\
+    CLK_DEFINE(pll_##name,xtal,msr,set_##name##_pll, \
+    		clk_msr_get,NULL,NULL,&pll_##name##_data)
+_Pragma("GCC diagnostic ignored \"-Wdeclaration-after-statement\"");
+#define PLL_RELATION_DEF(child,parent) meson_clk_register(&clk_pll_##child,&clk_##parent)
+#define CLK_PLL_CHILD_DEF(child,parent) meson_clk_register(&clk_##child,&clk_pll_##parent)
+
+#if 0
+typedef  struct {
+       unsigned int  a9_clk_cntl   ;
+       unsigned char mali_clk_cntl;
+}clk_cntl_t;
+
+static int A9_ratechange_before(unsigned long newrate,void* privdata)
+{
+	//switch A9 input to xtal
+	clk_cntl_t * pdata = (clk_cntl_t*)privdata;
+
+       pdata->mali_clk_cntl=aml_read_reg32(P_HHI_MALI_CLK_CNTL);
+       aml_clr_reg32_mask(P_HHI_MALI_CLK_CNTL,(7<<9));//mali switch to crystal
+	pdata->a9_clk_cntl = aml_read_reg32(P_HHI_SYS_CPU_CLK_CNTL);
+	aml_clr_reg32_mask(P_HHI_SYS_CPU_CLK_CNTL,(1<<7));
+	
+	return 0;
+}
+static int A9_ratechange_after(unsigned long newrate,void* privdata,int failed)
+{
+	//recovery input pll.
+	clk_cntl_t * pdata = (clk_cntl_t *)privdata;
+	if((pdata->a9_clk_cntl & (1<<7)) != 0)
+		aml_set_reg32_mask(P_HHI_SYS_CPU_CLK_CNTL,(1<<7));
+       aml_set_reg32_mask(P_HHI_MALI_CLK_CNTL,(7<<9));//mali switch to fclk_div5   
+	return 0;
+}
+static int Mali_ratechange_before(unsigned long newrate,void* privdata)
+{
+	//switch A9 input to xtal
+	clk_cntl_t * pdata = (clk_cntl_t*)privdata;
+       aml_clr_reg32_mask(P_HHI_MALI_CLK_CNTL,(7<<9));//mali switch to crystal
+       return 0;
+}
+static int Mali_ratechange_after(unsigned long newrate,void* privdata,int failed)
+{
+	//recovery input pll.
+	clk_cntl_t * pdata = (clk_cntl_t *)privdata;
+
+#if  defined(CONFIG_MALI_CLK_333M)       
+       aml_set_reg32_mask(P_HHI_MALI_CLK_CNTL,(1<<8)|(6<<9));//mali switch to fclk_div3 
+#elif  defined(CONFIG_MALI_CLK_400M)
+       aml_set_reg32_mask(P_HHI_MALI_CLK_CNTL,(1<<8)|(7<<9));//mali switch to fclk_div5  
+#elif  defined(CONFIG_MALI_CLK_250M) 
+        aml_set_reg32_mask(P_HHI_MALI_CLK_CNTL,(1<<8)|(5<<9));//mali switch to fclk_div2
+#endif        
+       
+	return 0;
+}
+
+static clk_cntl_t a9_clk_cntl;
+static struct clk_ops a9_clk_ops={
+	//.clk_ratechange_before = A9_ratechange_before,
+	//.clk_ratechange_after = A9_ratechange_after,
+	.privdata = &a9_clk_cntl,
+};
+
+static clk_cntl_t mali_clk_cntl;
+static struct clk_ops mali_clk_ops={
+	//.clk_ratechange_before = Mali_ratechange_before,
+	//.clk_ratechange_after = Mali_ratechange_after,
+	.privdata = &mali_clk_cntl,
+};
+#endif
+
+#ifdef CONFIG_CLKTREE_DEBUG
+
+extern struct clk_lookup * lookup_clk(struct clk* clk);
+void print_clk_name(struct clk* clk)
+{
+		printk("Todo: we have not lookup_clk in 3.7 kernel!\n");
+		//struct clk_lookup * p = lookup_clk(clk);
+		//if(p)
+		//	printk("  %s  \n",p->dev_id);
+		//else
+		//	printk(" unknown \n");
+}
+
+void dump_child(int nlevel, struct clk* clk)
+{
+		if(!IS_CLK_ERR(clk)){
+			int i;
+			for(i = 0; i < nlevel; i++)
+				printk("  ");
+			print_clk_name(clk);
+			dump_child(nlevel+6,(struct clk*)(clk->child.next));
+			{
+				struct clk * p = (struct clk*)(clk->sibling.prev);
+				while(p){
+					for(i = 0; i < nlevel; i++)
+						printk("  ");
+					print_clk_name(p);
+					dump_child(nlevel+6,(struct clk*)(p->child.next));
+					p = (struct clk*)(p->sibling.prev);
+				}
+				
+				p = (struct clk*)(clk->sibling.next);
+				while(p){
+					for(i = 0; i < nlevel; i++)
+						printk("  ");
+					print_clk_name(p);
+					dump_child(nlevel+6,(struct clk*)(p->child.next));
+					p = (struct clk*)(p->sibling.next);
+				}
+			}
+		}
+}
+
+void dump_clock_tree(struct clk* clk)
+{
+	printk("========= dump clock tree==============\n");
+	mutex_lock(&clock_ops_lock);
+
+	int nlevel = 0;
+	if(!IS_CLK_ERR(clk)){
+		print_clk_name(clk);
+		dump_child(nlevel + 6,(struct clk*)(clk->child.next));
+			{	int i;
+				struct clk * p = (struct clk*)clk->sibling.prev;
+				while(p){
+					for(i = 0; i < nlevel; i++)
+						printk("  ");
+					print_clk_name(p);
+					dump_child(nlevel+6,(struct clk*)(p->child.next));
+					p = (struct clk*)clk->sibling.prev;
+				}
+				
+				p = (struct clk*)clk->sibling.next;
+				while(p){
+					for(i = 0; i < nlevel; i++)
+						printk("  ");
+					print_clk_name(p);
+					dump_child(nlevel+6,(struct clk*)(p->child.next));
+					p = (struct clk*)clk->sibling.next;
+				}
+			}
+	}
+	mutex_unlock(&clock_ops_lock);
+	printk("========= dump clock tree end ==============\n");
+}
+
+static ssize_t  clock_tree_store(struct class *cla, struct class_attribute *attr, const char *buf,size_t count)
+{
+	char* p = (char *)buf;
+	char cmd;
+	char name[20];
+	unsigned long rate = 0;
+	int idx = 0;
+	if(count < 1)
+		return -1;
+	while((idx < count) && ((*p == ' ') || (*p == '\t')|| (*p == '\r') || (*p == '\n'))){
+		 p++;
+		 idx++;
+	}
+	
+	if(idx <= count){
+		int i;
+		cmd = *p;
+		p++;
+		while((idx < count) && ((*p == ' ') || (*p == '\t')|| (*p == '\r') || (*p == '\n'))){
+		 p++;
+		 idx++;
+		}
+		i = 0;
+		while((idx < count) && (*p != ' ') && (*p != '\t') && (*p != '\r') && (*p != '\n')){
+			name[i++] = *p;
+			p++;
+			idx++;
+		}	
+		name[i] = '\0';
+		p++;
+		while((idx < count) && ((*p == ' ') || (*p == '\t')|| (*p == '\r') || (*p == '\n'))){
+		 p++;
+		 idx++;
+		}
+		if(idx < count){
+			int val;
+			sscanf(p, "%d", &val);
+			rate = val;
+		}
+				
+		if(cmd == 'r'){
+			if(strcmp(name,"tree") == 0){
+				struct clk* clk = clk_get_sys("xtal",NULL);
+				if(!IS_CLK_ERR(clk))
+					dump_clock_tree(clk);
+			}
+			else{
+				struct clk* clk = clk_get_sys(name,NULL);
+				if(!IS_CLK_ERR(clk)){
+					clk->rate = 0; //enforce update rate 
+					printk("%s : %lu\n",name,clk_get_rate(clk));
+				}
+				else
+					printk("no %s in tree.\n",name);
+			}
+		}	
+		else if(cmd == 'w'){		
+				struct clk* clk = clk_get_sys(name,NULL);
+				if(!IS_CLK_ERR(clk)){
+					if(rate < 1000000 || rate >1512000000)
+						printk("Invalid rate : %lu\n",rate);
+					else{
+						if(clk_set_rate(clk,rate) ==0)
+							printk("%s = %lu\n",name,rate);
+						else
+							printk("set %s = %lu failed.\n",name,rate);
+					}
+				}
+				else
+					printk("no %s in tree.\n",name);			
+		}	
+		else if(cmd == 'o'){
+				struct clk* clk = clk_get_sys(name,NULL);
+				if(!IS_CLK_ERR(clk)){
+					if(clk_enable(clk) ==0)
+							printk("%s gate on\n",name);
+					else
+							printk("gate on %s failed.\n",name);
+				}
+				else
+					printk("no %s in tree.\n",name);			
+			
+		}
+		else if(cmd == 'f'){
+				struct clk* clk = clk_get_sys(name,NULL);
+				if(!IS_CLK_ERR(clk)){
+						clk_disable(clk);
+						printk("gate off %s.\n",name);
+				}
+				else
+					printk("no %s in tree.\n",name);						
+		}
+		else
+			printk("command:%c invalid.\n",cmd);
+	}
+
+	return count;
+}
+
+static ssize_t  clock_tree_show(struct class *cla, struct class_attribute *attr, char *buf)
+{
+	printk("Usage:\n");
+	printk("1. echo r tree >clkTree       ,display the clock tree.\n");
+	printk("2. echo r clockname >clkTree  ,display the clock rate.\n");
+	printk("3. echo w clockname rate >clkTree  ,modify the clock rate.\n");
+	printk("4. echo o clockname >clkTree  ,gate on clock.\n");
+	printk("5. echo f clockname >clkTree  ,gate off clock.\n");
+	
+	printk("Example:\n");
+	printk("1. display the clock tree.\n");
+	printk("   echo r tree >clkTree\n");
+	printk("2. display clk81 rate.\n");
+	printk("   echo r clk81 >clkTree\n");
+	printk("3. modify sys pll as 792M.\n");
+	printk("   echo w pll_sys 792000000 >clkTree\n");
+	return 0;
+}
+
+static struct class_attribute clktree_class_attrs[] = {
+
+
+	__ATTR(clkTree, S_IRWXU, clock_tree_show, clock_tree_store),
+	__ATTR_NULL,
+};
+
+static struct class meson_clktree_class = {    
+	.name = "meson_clocktree",
+	.class_attrs = clktree_class_attrs,
+};
+#endif
+
+// -------------------- mali_max sysfs ---------------------
+static ssize_t mali_max_store(struct class *cla, struct class_attribute *attr, const char *buf, size_t count)
+{
+	unsigned int input;
+	int ret;
+	ret = sscanf(buf, "%u", &input);
+	if (ret != 1 || input > 400000 || input < 83000)
+		return -EINVAL;
+	mali_max = input;
+	return count;
+}
+static ssize_t mali_max_show(struct class *cla, struct class_attribute *attr, char *buf)
+{
+	printk("%u\n", mali_max);
+	return sprintf(buf, "%d\n", mali_max);
+}
+// -------------------- frequency limit sysfs ---------------------
+static ssize_t freq_limit_store(struct class *cla, struct class_attribute *attr, const char *buf, size_t count)
+{
+	unsigned int input;
+	int ret;
+	ret = sscanf(buf, "%u", &input);
+	if (ret != 1)
+		return -EINVAL;
+	freq_limit = input;
+	return count;
+}
+static ssize_t freq_limit_show(struct class *cla, struct class_attribute *attr, char *buf)
+{
+	printk("%u\n", freq_limit);
+	return sprintf(buf, "%d\n", freq_limit);
+}
+
+static struct class_attribute mali_freq_class_attrs[] = {
+	__ATTR(max, S_IRWXU, mali_max_show, mali_max_store),
+	__ATTR_NULL,
+};
+
+static struct class meson_mali_freq_class = {
+	.name = "mali_freq",
+	.class_attrs = mali_freq_class_attrs,
+};
+
+static struct class_attribute freq_limit_class_attrs[] = {
+	__ATTR(limit, S_IRWXU, freq_limit_show, freq_limit_store),
+	__ATTR_NULL,
+};
+
+static struct class meson_freq_limit_class = {
+	.name = "freq_limit",
+	.class_attrs = freq_limit_class_attrs,
+};
+
+// ------------------- /mali_max sysfs ---------------------
+
+static int __init meson_clock_init(void)
+{
+	clkdev_add(&clk_lookup_xtal);
+    CLK_DEFINE(pll_ddr,xtal,3,NULL,clk_msr_get,NULL,NULL,NULL);
+    PLL_CLK_DEFINE(sys,(unsigned long)-1);
+    PLL_CLK_DEFINE(vid2,12);
+    PLL_CLK_DEFINE(fixed,-1);
+    PLL_CLK_DEFINE(hpll,-1);///@todo unknown now
+	clk_pll_fixed.msr_mul = 125 *2;
+	clk_pll_fixed.msr_div = 3;
+    clk_pll_sys.get_rate = clk_get_rate_sys;
+    clk_pll_vid2.get_rate = clk_get_rate_vid2;
+    clk_pll_hpll.get_rate = clk_get_rate_hpll;
+
+    clk_pll_vid2.max = 1512000000;//1.5G
+    clk_pll_vid2.min = 187500000;//187M
+    clk_pll_hpll.max = 1512000000;//1.5G
+    clk_pll_hpll.min = 187500000;//187M
+    clk_pll_sys.max = 1512000000;//1.5G
+    clk_pll_sys.min = 187500000;//187M
+    clk_pll_ddr.max = 1512000000;//1.5G
+    clk_pll_ddr.min = 187500000;//187M
+    clk_pll_fixed.max = 2000000000; //2G
+    clk_pll_fixed.min = 250000000;//250M
+
+    //create pll tree
+    PLL_RELATION_DEF(sys,xtal);
+    PLL_RELATION_DEF(ddr,xtal);
+    PLL_RELATION_DEF(vid2,xtal);
+    PLL_RELATION_DEF(fixed,xtal);
+    PLL_RELATION_DEF(hpll,xtal);
+    
+    // Add clk81
+#ifdef CONFIG_CLK81_DFS
+    CLK_DEFINE(clk81, pll_fixed, 7, clk_set_rate_clk81, clk_msr_get, NULL, NULL, NULL);
+#else
+    CLK_DEFINE(clk81, pll_fixed, 7, NULL, clk_msr_get, NULL, NULL, NULL);
+#endif 
+
+	// Add clk81 as pll_fixed's child
+    CLK_PLL_CHILD_DEF(clk81, fixed);
+
+    clk_clk81.clk_gate_reg_adr = P_HHI_MPEG_CLK_CNTL;
+    clk_clk81.clk_gate_reg_mask = (1<<7);
+    clk_clk81.open_irq = 1;
+
+	// Add CPU clock
+	CLK_DEFINE(a9_clk, pll_sys, -1, clk_set_rate_a9, clk_get_rate_a9, NULL, NULL, NULL);
+	clk_a9_clk.min = setup_a9_clk_min;
+	clk_a9_clk.max = setup_a9_clk_max;
+	//clk_a9_clk.open_irq = 1;
+	CLK_PLL_CHILD_DEF(a9_clk,sys);
+
+#ifdef CONFIG_HAVE_ARM_TWD
+	static struct clk clk_smp_twd = {
+		.set_rate =((void *)0),
+		.get_rate = clk_get_rate_smp_twd,
+		.enable = NULL,
+		.disable = NULL,
+		.priv = NULL,
+		.parent = NULL,
+		.msr = -1
+	    };
+
+	static struct clk_lookup clk_lookup_smp_twd = {
+		.dev_id = "smp_twd",
+		.con_id = NULL,
+		.clk = &clk_smp_twd
+	};
+
+	clkdev_add(&clk_lookup_smp_twd);
+#endif /* CONFIG_HAVE_ARM_TWD */
+	
+	// Add GPU clock
+	CLK_DEFINE(mali, pll_fixed, 35, clk_set_rate_mali, clk_msr_get, NULL, NULL, &clk_a9_clk);
+	clk_mali.min = 111000000;
+	clk_mali.max = 400000000;
+	clk_mali.enable = clk_enable_mali;
+	clk_mali.disable = clk_disable_mali;
+	//clk_mali.status = clk_status_mali;
+	CLK_PLL_CHILD_DEF(mali, fixed);
+	//clk_ops_register(&clk_mali, &mali_clk_ops);
+
+    // Add clk usb0
+    CLK_DEFINE(usb0,xtal,4,NULL,clk_msr_get,clk_enable_usb,clk_disable_usb,"usb0");
+    meson_clk_register(&clk_usb0,&clk_xtal);
+    clk_usb0.clk_gate_reg_adr = P_USB_ADDR0;
+    clk_usb0.clk_gate_reg_mask = (1<<0);
+    
+    // Add clk usb1
+    CLK_DEFINE(usb1,xtal,5,NULL,clk_msr_get,clk_enable_usb,clk_disable_usb,"usb1");
+    meson_clk_register(&clk_usb1,&clk_xtal);
+    clk_usb1.clk_gate_reg_adr = P_USB_ADDR8;
+    clk_usb1.clk_gate_reg_mask = (1<<0);
+		
+	{
+		// Dump clocks
+		char *clks[] = { 
+				"xtal",
+				"pll_sys",
+				"pll_fixed",
+				"pll_vid2",
+				"pll_hpll",
+				"pll_ddr",
+				"a9_clk",
+				"clk81",
+				"smp_twd"
+		};
+		int i;
+		int count = ARRAY_SIZE(clks);
+		struct clk *clk;
+
+		for (i = 0; i < count; i++) {
+			char *clk_name = clks[i];
+
+			clk = clk_get_sys(clk_name, NULL);
+			if (!IS_CLK_ERR(clk))
+				printk("clkrate [ %s \t] : %lu\n", clk_name, clk_get_rate(clk));
+		}
+	}
+		
+#ifdef CONFIG_CLKTREE_DEBUG
+	class_register(&meson_clktree_class);
+#endif
+	class_register(&meson_mali_freq_class);
+	class_register(&meson_freq_limit_class);
+
+	return 0;
+}
+
+/* initialize clocking early to be available later in the boot */
+core_initcall(meson_clock_init);
diff --git a/arch/arm/mach-meson6/common.h b/arch/arm/mach-meson6/common.h
new file mode 100644
index 000000000000..562c296b7b2a
--- /dev/null
+++ b/arch/arm/mach-meson6/common.h
@@ -0,0 +1,5 @@
+extern int meson_cpu_kill(unsigned int cpu);
+extern void meson_cpu_die(unsigned int cpu);
+extern int meson_cpu_disable(unsigned int cpu);
+extern void meson_secondary_startup(void);
+extern void meson_set_cpu_ctrl_reg(int value);
diff --git a/arch/arm/mach-meson6/cpu.c b/arch/arm/mach-meson6/cpu.c
new file mode 100644
index 000000000000..5d1fe9bffb7d
--- /dev/null
+++ b/arch/arm/mach-meson6/cpu.c
@@ -0,0 +1,135 @@
+/*
+ * arch/arm/mach-meson6/cpu.c
+ *
+ * Copyright (C) 2011-2012 Amlogic, Inc.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; either version 2 of the License, or
+ * (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
+ * more details.
+ *
+ * You should have received a copy of the GNU General Public License along
+ * with this program; if not, write to the Free Software Foundation, Inc.,
+ * 51 Franklin Street, Fifth Floor, Boston, MA  02110-1301, USA.
+ */
+#include <linux/module.h>
+#include <linux/kernel.h>
+#include <linux/init.h>
+#include <plat/io.h>
+#include <plat/regops.h>
+#include <linux/printk.h>
+#include <linux/string.h>
+#include <asm/hardware/cache-l2x0.h>
+
+extern void meson6_l2x0_init(void __iomem *);
+
+#ifdef  CONFIG_MESON_L2CC_OPTIMIZE
+static inline u32 __init read_actlr(void)
+{
+	u32 actlr;
+
+	__asm__("mrc p15, 0, %0, c1, c0, 1\n" : "=r" (actlr));
+	printk(KERN_INFO "===actlr=0x%x\n", actlr);
+	return actlr;
+}
+
+static inline void __init write_actlr(u32 actlr)
+{
+	__asm__("mcr p15, 0, %0, c1, c0, 1\n" : : "r" (actlr));
+}
+#endif
+
+#if 0
+static int __init meson_cache_init(void)
+{
+#ifdef CONFIG_CACHE_L2X0
+	__u32 prefetch,aux, scu_ctrl;
+	void __iomem *l2x0_base;
+	void __iomem *scu_base = (void __iomem *) IO_PERIPH_BASE;
+    /*
+     * Early BRESP, I/D prefetch enabled
+     * Shared attribute override enabled
+     * Full line of zero enabled
+     */
+//      l2x0_init((void __iomem *)IO_PL310_BASE, ((1 << L2X0_AUX_CTRL_ASSOCIATIVITY_SHIFT) |
+//              (0x1 << 25) |
+//              (0x1 << L2X0_AUX_CTRL_NS_LOCKDOWN_SHIFT) |
+//              (0x1 << L2X0_AUX_CTRL_NS_INT_CTRL_SHIFT))|(0x2 << L2X0_AUX_CTRL_WAY_SIZE_SHIFT), L2X0_AUX_CTRL_MASK);
+// 	(3<<28)|(3<<26) | (1<<11) |(1<<10)|(1<<13)|(1<<22), ~0);
+
+   	  l2x0_base=(void __iomem *)IO_PL310_BASE;
+#ifdef  CONFIG_MESON_L2CC_OPTIMIZE
+	l2x0_init(l2x0_base,		((1<<L2X0_AUX_CTRL_INSTR_PREFETCH_SHIFT) | (1<<L2X0_AUX_CTRL_DATA_PREFETCH_SHIFT) |
+      										 (1<<L2X0_AUX_CTRL_NS_INT_CTRL_SHIFT) | (1<<L2X0_AUX_CTRL_NS_LOCKDOWN_SHIFT) |
+      										 (1<<L2X0_AUX_CTRL_SHARE_OVERRIDE_SHIFT) | (1<<L2X0_AUX_CTRL_SHARE_INVALID_SHIFT) |
+      										 (1<<L2X0_AUX_CTRL_STORE_BUFFER_LIMIT_SHIFT) |
+      										 (1<<L2X0_AUX_CTRL_HIGH_PRIORITY_SO_DEVICE_SHIFT) | (1<<0 | (1<<L2X0_AUX_CTRL_EARLY_BRESP_SHIFT))), ~0);
+#else
+	l2x0_init(l2x0_base,		((1<<L2X0_AUX_CTRL_INSTR_PREFETCH_SHIFT) | (1<<L2X0_AUX_CTRL_DATA_PREFETCH_SHIFT) |
+     										 (1<<L2X0_AUX_CTRL_NS_INT_CTRL_SHIFT) | (1<<L2X0_AUX_CTRL_NS_LOCKDOWN_SHIFT) |
+      										 (1<<L2X0_AUX_CTRL_SHARE_OVERRIDE_SHIFT) | (1<<L2X0_AUX_CTRL_SHARE_INVALID_SHIFT) |
+      										 (1<<L2X0_AUX_CTRL_STORE_BUFFER_LIMIT_SHIFT) |
+      										 (1<<L2X0_AUX_CTRL_HIGH_PRIORITY_SO_DEVICE_SHIFT)), ~0);
+#endif
+#ifdef CONFIG_MESON_L2CC_STANDBY
+	  writel_relaxed(0x3, l2x0_base + L2X0_POWER_CTRL);//enable dynamic clock gate & standby mode
+#endif
+      prefetch = readl_relaxed(l2x0_base+ L2X0_PREFETCH_CTRL);
+      /* prefetch 1+6 lines over */
+		prefetch |= 0x6;
+#ifdef CONFIG_SMP
+		prefetch |= (1<<28) | (1<<29);
+#ifdef CONFIG_MESON_L2CC_OPTIMIZE
+		prefetch	|= (1<<24);
+#endif
+		writel_relaxed(prefetch, l2x0_base + L2X0_PREFETCH_CTRL);
+#else
+		prefetch |= (1<<30) | (1<<24) | (1<<28) | (1<<29);
+		writel_relaxed(prefetch, l2x0_base + L2X0_PREFETCH_CTRL);
+#endif
+
+#ifdef 	CONFIG_MESON_L2CC_OPTIMIZE
+		write_actlr((read_actlr()|(1<<3) | (1<<1)));
+		read_actlr();
+
+		scu_ctrl = __raw_readl(scu_base + 0);
+		scu_ctrl |= (1<<3);
+		__raw_writel(scu_ctrl, scu_base + 0);
+		printk("SCU_CTRL: scu_ctrl=0x%x\n", scu_ctrl);
+
+		aux=readl_relaxed(l2x0_base+ L2X0_AUX_CTRL);
+		prefetch=readl_relaxed(l2x0_base+ L2X0_PREFETCH_CTRL);
+		printk("pl310: aux=0x%x, prefetch=0x%x\n", aux, prefetch);
+#endif
+#endif
+	return 0;
+}
+early_initcall(meson_cache_init);
+#endif
+unsigned (*get_cpu_temperature_celius)(void)=NULL;
+EXPORT_SYMBOL_GPL(get_cpu_temperature_celius);
+int get_cpu_temperature(void)
+{
+    return get_cpu_temperature_celius?get_cpu_temperature_celius():-1;
+}
+int mali_revb_flag = -1;
+//int mali_version(void)
+
+EXPORT_SYMBOL_GPL(mali_revb_flag);
+static int __init maliversion(char *str)
+{
+    mali_revb_flag=-1;
+    if(strncasecmp(str,"a",1)==0)
+        mali_revb_flag = 0;
+    else if(strncasecmp(str,"b",1)==0)
+       mali_revb_flag = 1;
+
+
+    return 1;
+}
+__setup("mali_version=",maliversion);
diff --git a/arch/arm/mach-meson6/cpuidle.c b/arch/arm/mach-meson6/cpuidle.c
new file mode 100644
index 000000000000..1c24f3b609d0
--- /dev/null
+++ b/arch/arm/mach-meson6/cpuidle.c
@@ -0,0 +1,137 @@
+/*
+ * arch/arm/plat-meson/include/mach/plat-cpuidle.h
+ *
+ * MESON6 cpuidle driver
+ *
+ * Copyright (C) 2012 Amlogic
+ *
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; either version 2 of the License, or
+ * (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
+ * GNU General Public License for more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program; if not, write to the Free Software
+ * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
+ *
+ */
+
+
+#include <linux/sched.h>
+#include <linux/cpuidle.h>
+#include <linux/cpu_pm.h>
+#include <linux/export.h>
+#include <linux/clockchips.h>
+
+#include <asm/proc-fns.h>
+#include <plat/plat-cpuidle.h>
+
+/* Machine specific information */
+struct meson6_idle_statedata {
+	u32 cpu_state;
+	u32 mpu_logic_state;
+	u32 mpu_state;
+};
+/* Powerdomain basic power states */
+#define PWRDM_POWER_OFF		0x0
+#define PWRDM_POWER_RET		0x1
+#define PWRDM_POWER_INACTIVE	0x2
+#define PWRDM_POWER_ON		0x3
+
+
+static struct meson6_idle_statedata meson6_idle_data[] = {
+	{
+		.cpu_state = PWRDM_POWER_ON,
+		.mpu_state = PWRDM_POWER_ON,
+		.mpu_logic_state = PWRDM_POWER_RET,
+	},
+/*	{
+		.cpu_state = PWRDM_POWER_OFF,
+		.mpu_state = PWRDM_POWER_RET,
+		.mpu_logic_state = PWRDM_POWER_RET,
+	},*/
+};
+
+/*
+ * For each cpu, setup the broadcast timer because local timers
+ * stops for the states above C1.
+ */
+static void meson6_setup_broadcast_timer(void *arg)
+{
+	int cpu = smp_processor_id();
+	clockevents_notify(CLOCK_EVT_NOTIFY_BROADCAST_ON, &cpu);
+}
+
+static DEFINE_PER_CPU(struct cpuidle_device, meson6_idle_dev);
+
+static struct cpuidle_driver meson6_idle_driver = {
+	.name				= "meson6_idle",
+	.owner				= THIS_MODULE,
+	.en_core_tk_irqen		= 1,
+	.states = {
+		{
+			/* C1 - CPU WFI */
+			.exit_latency = 10, //just for test
+			.target_residency = 20,
+			.flags = CPUIDLE_FLAG_TIME_VALID,
+			.enter = meson_enter_idle_simple,
+			.name = "C1",
+			.desc = "CPU WFI"
+		},
+#if 0
+		{
+			/* C2 - CPU POWER OFF: MMU, VFP would be off*/
+			.exit_latency = 200, //just for test
+			.target_residency = 250,
+			.flags = CPUIDLE_FLAG_TIME_VALID,
+			.enter = meson_enter_idle_cpu_off,
+			.name = "C2",
+			.desc = "CPU OFF",
+		},
+#endif
+	},
+	.state_count = ARRAY_SIZE(meson6_idle_data),
+	.safe_state_index = 0,
+};
+
+/* Public functions */
+
+/**
+ * meson6_idle_init - Init routine for MESON6 idle
+ *
+ * Registers the MESON6 specific cpuidle driver to the cpuidle
+ * framework with the valid set of states.
+ */
+int __init meson6_idle_init(void)
+{
+	struct cpuidle_device *dev;
+	unsigned int cpu_id = 0;
+
+	/* Configure the broadcast timer on each cpu */
+	on_each_cpu(meson6_setup_broadcast_timer, NULL, 1);
+
+	for_each_cpu(cpu_id, cpu_online_mask) {
+		dev = &per_cpu(meson6_idle_dev, cpu_id);
+		dev->cpu = cpu_id;
+
+		printk("Meson6 cpuidle driver register = %d\n",cpuidle_register_driver(&meson6_idle_driver));
+		
+		//cpuidle_register_driver(&meson6_idle_driver);
+
+		if (cpuidle_register_device(dev)) {
+			pr_err("%s: CPUidle register failed\n", __func__);
+			return -EIO;
+		}
+	}
+
+	return 0;
+}
+
+late_initcall(meson6_idle_init);
+
diff --git a/arch/arm/mach-meson6/gpio.c b/arch/arm/mach-meson6/gpio.c
new file mode 100644
index 000000000000..5e66b281e99d
--- /dev/null
+++ b/arch/arm/mach-meson6/gpio.c
@@ -0,0 +1,714 @@
+
+/*
+ * Driver for the AMLOGIC  GPIO
+ *
+ * Copyright (c) AMLOGIC CORPORATION.  All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify it
+ * under the terms and conditions of the GNU General Public License,
+ * version 2, as published by the Free Software Foundation.
+ *
+ * This program is distributed in the hope it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
+ * more details.
+ */
+
+#include <linux/err.h>
+#include <linux/init.h>
+#include <linux/io.h>
+#include <linux/module.h>
+#include <linux/of.h>
+#include <linux/platform_device.h>
+#include <linux/pinctrl/machine.h>
+#include <linux/pinctrl/pinctrl.h>
+#include <linux/pinctrl/pinmux.h>
+#include <linux/pinctrl/pinconf.h>
+#include <linux/pinctrl/consumer.h>
+#include <mach/am_regs.h>
+#include <plat/io.h>
+#include <linux/of.h>
+#include <linux/slab.h>
+#include <linux/device.h>
+#include <linux/gpio.h>
+#include <linux/amlogic/aml_gpio_consumer.h>
+#include <linux/amlogic/gpio-amlogic.h>
+unsigned p_gpio_oen_addr[]={
+	P_PREG_PAD_GPIO0_EN_N,
+	P_PREG_PAD_GPIO1_EN_N,
+	P_PREG_PAD_GPIO2_EN_N,
+	P_PREG_PAD_GPIO3_EN_N,
+	P_PREG_PAD_GPIO4_EN_N,
+	P_PREG_PAD_GPIO5_EN_N,
+	P_PREG_PAD_GPIO6_EN_N,
+	P_AO_GPIO_O_EN_N,
+};
+static unsigned p_gpio_output_addr[]={
+	P_PREG_PAD_GPIO0_O,
+	P_PREG_PAD_GPIO1_O,
+	P_PREG_PAD_GPIO2_O,
+	P_PREG_PAD_GPIO3_O,
+	P_PREG_PAD_GPIO4_O,
+	P_PREG_PAD_GPIO5_O,
+	P_PREG_PAD_GPIO6_O,
+	P_AO_GPIO_O_EN_N,
+};
+static unsigned p_gpio_input_addr[]={
+	P_PREG_PAD_GPIO0_I,
+	P_PREG_PAD_GPIO1_I,
+	P_PREG_PAD_GPIO2_I,
+	P_PREG_PAD_GPIO3_I,
+	P_PREG_PAD_GPIO4_I,
+	P_PREG_PAD_GPIO5_I,
+	P_PREG_PAD_GPIO6_I,
+	P_AO_GPIO_I,
+};
+extern struct amlogic_set_pullup pullup_ops;
+extern unsigned int p_pin_mux_reg_addr[];
+extern int gpio_irq;
+extern int gpio_flag;
+#define NONE 0xffffffff
+//#define debug
+#ifdef debug
+	#define gpio_print(...) printk(__VA_ARGS__)
+#else 
+	#define gpio_print(...)
+#endif
+//gpio subsystem set pictrl subsystem gpio owner
+enum gpio_reg_type
+{
+	INPUT_REG,
+	OUTPUT_REG,
+	OUTPUTEN_REG
+};
+
+#define PIN_MAP(pin,reg,bit) \
+{ \
+	.num=pin, \
+	.name=#pin, \
+	.out_en_reg_bit=GPIO_REG_BIT(reg,bit), \
+	.out_value_reg_bit=GPIO_REG_BIT(reg,bit), \
+	.input_value_reg_bit=GPIO_REG_BIT(reg,bit), \
+}
+#define PIN_AOMAP(pin,en_reg,en_bit,out_reg,out_bit,in_reg,in_bit) \
+{ \
+	.num=pin, \
+	.name=#pin, \
+	.out_en_reg_bit=GPIO_REG_BIT(en_reg,en_bit), \
+	.out_value_reg_bit=GPIO_REG_BIT(out_reg,out_bit), \
+	.input_value_reg_bit=GPIO_REG_BIT(in_reg,in_bit), \
+	.gpio_owner=NULL, \
+}
+
+#define P_PIN_MUX_REG(reg,bit) ((reg<<5)|bit)
+static unsigned int gpio_to_pin[][5]={
+	[GPIOZ_0]={P_PIN_MUX_REG(9,17),P_PIN_MUX_REG(9,18),NONE,NONE,NONE,},
+	[GPIOZ_1]={P_PIN_MUX_REG(9,16),NONE,NONE,NONE,NONE,},
+	[GPIOZ_2]={P_PIN_MUX_REG(9,15),NONE,NONE,NONE,NONE,},
+	[GPIOZ_3]={P_PIN_MUX_REG(9,14),NONE,NONE,NONE,NONE,},
+	[GPIOZ_4]={P_PIN_MUX_REG(9,14),NONE,NONE,NONE,NONE,},
+	[GPIOZ_5]={P_PIN_MUX_REG(9,14),NONE,NONE,NONE,NONE,},
+	[GPIOZ_6]={P_PIN_MUX_REG(9,14),NONE,NONE,NONE,NONE,},
+	[GPIOZ_7]={P_PIN_MUX_REG(9,14),NONE,NONE,NONE,NONE,},
+	[GPIOZ_8]={P_PIN_MUX_REG(9,14),NONE,NONE,NONE,NONE,},
+	[GPIOZ_9]={NONE,NONE,NONE,NONE,NONE,},
+	[GPIOZ_10]={P_PIN_MUX_REG(9,14),NONE,NONE,NONE,NONE,},
+	[GPIOZ_11]={P_PIN_MUX_REG(9,13),NONE,NONE,NONE,NONE,},
+	[GPIOZ_12]={P_PIN_MUX_REG(9,12),NONE,NONE,NONE,NONE,},
+	[GPIOE_0]={P_PIN_MUX_REG(9,11),NONE,NONE,NONE,NONE,},
+	[GPIOE_1]={P_PIN_MUX_REG(9,10),P_PIN_MUX_REG(9,9),NONE,NONE,NONE,},
+	[GPIOE_2]={P_PIN_MUX_REG(9,7),NONE,NONE,NONE,NONE,},
+	[GPIOE_3]={P_PIN_MUX_REG(9,6),P_PIN_MUX_REG(9,5),NONE,NONE,NONE,},
+	[GPIOE_4]={P_PIN_MUX_REG(9,4),NONE,NONE,NONE,NONE,},
+	[GPIOE_5]={P_PIN_MUX_REG(9,21),P_PIN_MUX_REG(9,3),NONE,NONE,NONE,},
+	[GPIOE_6]={P_PIN_MUX_REG(9,2),P_PIN_MUX_REG(9,20),NONE,NONE,NONE,},
+	[GPIOE_7]={P_PIN_MUX_REG(9,19),P_PIN_MUX_REG(9,1),NONE,NONE,NONE,},
+	[GPIOE_8]={P_PIN_MUX_REG(9,0),NONE,NONE,NONE,NONE,},
+	[GPIOE_9]={NONE,NONE,NONE,NONE,NONE,},
+	[GPIOE_10]={NONE,NONE,NONE,NONE,NONE,},
+	[GPIOE_11]={NONE,NONE,NONE,NONE,NONE,},
+	[GPIOY_0]={P_PIN_MUX_REG(6,31),P_PIN_MUX_REG(6,30),NONE,NONE,NONE,},
+	[GPIOY_1]={P_PIN_MUX_REG(6,18),NONE,NONE,NONE,NONE,},
+	[GPIOY_2]={P_PIN_MUX_REG(6,17),NONE,NONE,NONE,NONE,},
+	[GPIOY_3]={P_PIN_MUX_REG(6,16),NONE,NONE,NONE,NONE,},
+	[GPIOY_4]={P_PIN_MUX_REG(6,15),NONE,NONE,NONE,NONE,},
+	[GPIOY_5]={P_PIN_MUX_REG(6,14),NONE,NONE,NONE,NONE,},
+	[GPIOY_6]={P_PIN_MUX_REG(6,13),NONE,NONE,NONE,NONE,},
+	[GPIOY_7]={P_PIN_MUX_REG(6,12),NONE,NONE,NONE,NONE,},
+	[GPIOY_8]={P_PIN_MUX_REG(6,11),NONE,NONE,NONE,NONE,},
+	[GPIOY_9]={P_PIN_MUX_REG(6,10),NONE,NONE,NONE,NONE,},
+	[GPIOY_10]={P_PIN_MUX_REG(6,9),NONE,NONE,NONE,NONE,},
+	[GPIOY_11]={P_PIN_MUX_REG(6,8),NONE,NONE,NONE,NONE,},
+	[GPIOY_12]={P_PIN_MUX_REG(6,7),NONE,NONE,NONE,NONE,},
+	[GPIOY_13]={P_PIN_MUX_REG(6,6),NONE,NONE,NONE,NONE,},
+	[GPIOY_14]={P_PIN_MUX_REG(6,5),NONE,NONE,NONE,NONE,},
+	[GPIOY_15]={NONE,NONE,NONE,NONE,NONE,},
+	[GPIOX_0]={P_PIN_MUX_REG(8,5),P_PIN_MUX_REG(5,14),NONE,NONE,NONE,},
+	[GPIOX_1]={P_PIN_MUX_REG(5,13),P_PIN_MUX_REG(8,4),NONE,NONE,NONE,},
+	[GPIOX_2]={P_PIN_MUX_REG(8,3),P_PIN_MUX_REG(5,13),NONE,NONE,NONE,},
+	[GPIOX_3]={P_PIN_MUX_REG(8,2),P_PIN_MUX_REG(5,13),NONE,NONE,NONE,},
+	[GPIOX_4]={P_PIN_MUX_REG(5,12),P_PIN_MUX_REG(3,30),NONE,NONE,NONE,},
+	[GPIOX_5]={P_PIN_MUX_REG(3,29),P_PIN_MUX_REG(5,12),NONE,NONE,NONE,},
+	[GPIOX_6]={P_PIN_MUX_REG(5,12),P_PIN_MUX_REG(3,28),NONE,NONE,NONE,},
+	[GPIOX_7]={P_PIN_MUX_REG(5,12),P_PIN_MUX_REG(3,27),NONE,NONE,NONE,},
+	[GPIOX_8]={P_PIN_MUX_REG(8,1),P_PIN_MUX_REG(5,11),NONE,NONE,NONE,},
+	[GPIOX_9]={P_PIN_MUX_REG(5,10),P_PIN_MUX_REG(8,0),NONE,NONE,NONE,},
+	[GPIOX_10]={NONE,NONE,NONE,NONE,NONE,},
+	[GPIOX_11]={NONE,NONE,NONE,NONE,NONE,},
+	[GPIOX_12]={P_PIN_MUX_REG(3,21),NONE,NONE,NONE,NONE,},
+	[GPIOX_13]={P_PIN_MUX_REG(4,13),NONE,NONE,NONE,NONE,},
+	[GPIOX_14]={P_PIN_MUX_REG(4,12),NONE,NONE,NONE,NONE,},
+	[GPIOX_15]={P_PIN_MUX_REG(4,11),NONE,NONE,NONE,NONE,},
+	[GPIOX_16]={P_PIN_MUX_REG(4,10),NONE,NONE,NONE,NONE,},
+	[GPIOX_17]={P_PIN_MUX_REG(8,27),P_PIN_MUX_REG(4,21),P_PIN_MUX_REG(4,25),P_PIN_MUX_REG(4,9),NONE,},
+	[GPIOX_18]={P_PIN_MUX_REG(4,24),P_PIN_MUX_REG(8,30),P_PIN_MUX_REG(4,8),P_PIN_MUX_REG(8,26),P_PIN_MUX_REG(4,20),},
+	[GPIOX_19]={P_PIN_MUX_REG(8,29),P_PIN_MUX_REG(4,19),P_PIN_MUX_REG(4,7),P_PIN_MUX_REG(8,25),P_PIN_MUX_REG(4,23),},
+	[GPIOX_20]={P_PIN_MUX_REG(8,24),P_PIN_MUX_REG(4,6),P_PIN_MUX_REG(4,18),P_PIN_MUX_REG(4,22),P_PIN_MUX_REG(8,28),},
+	[GPIOX_21]={P_PIN_MUX_REG(4,17),P_PIN_MUX_REG(4,3),NONE,NONE,NONE,},
+	[GPIOX_22]={P_PIN_MUX_REG(4,16),P_PIN_MUX_REG(4,2),NONE,NONE,NONE,},
+	[GPIOX_23]={P_PIN_MUX_REG(4,5),P_PIN_MUX_REG(4,15),P_PIN_MUX_REG(4,1),NONE,NONE,},
+	[GPIOX_24]={P_PIN_MUX_REG(4,14),P_PIN_MUX_REG(4,4),P_PIN_MUX_REG(4,0),NONE,NONE,},
+	[GPIOX_25]={P_PIN_MUX_REG(5,25),P_PIN_MUX_REG(5,27),NONE,NONE,NONE,},
+	[GPIOX_26]={P_PIN_MUX_REG(5,24),P_PIN_MUX_REG(5,26),NONE,NONE,NONE,},
+	[GPIOX_27]={P_PIN_MUX_REG(5,29),P_PIN_MUX_REG(5,31),NONE,NONE,NONE,},
+	[GPIOX_28]={P_PIN_MUX_REG(5,30),P_PIN_MUX_REG(5,28),NONE,NONE,NONE,},
+	[GPIOX_29]={P_PIN_MUX_REG(8,22),P_PIN_MUX_REG(8,20),P_PIN_MUX_REG(8,18),NONE,NONE,},
+	[GPIOX_30]={P_PIN_MUX_REG(8,17),P_PIN_MUX_REG(8,19),P_PIN_MUX_REG(8,21),NONE,NONE,},
+	[GPIOX_31]={P_PIN_MUX_REG(8,16),NONE,NONE,NONE,NONE,},
+	[GPIOX_32]={P_PIN_MUX_REG(8,15),NONE,NONE,NONE,NONE,},
+	[GPIOX_33]={P_PIN_MUX_REG(8,14),NONE,NONE,NONE,NONE,},
+	[GPIOX_34]={P_PIN_MUX_REG(8,13),NONE,NONE,NONE,NONE,},
+	[GPIOX_35]={P_PIN_MUX_REG(8,12),NONE,NONE,NONE,NONE,},
+	[BOOT_0]={P_PIN_MUX_REG(4,30),P_PIN_MUX_REG(3,31),P_PIN_MUX_REG(2,26),P_PIN_MUX_REG(6,29),NONE,},
+	[BOOT_1]={P_PIN_MUX_REG(3,31),P_PIN_MUX_REG(4,29),P_PIN_MUX_REG(2,26),P_PIN_MUX_REG(6,28),NONE,},
+	[BOOT_2]={P_PIN_MUX_REG(2,26),P_PIN_MUX_REG(6,27),P_PIN_MUX_REG(4,29),NONE,NONE,},
+	[BOOT_3]={P_PIN_MUX_REG(4,29),P_PIN_MUX_REG(2,26),P_PIN_MUX_REG(6,26),NONE,NONE,},
+	[BOOT_4]={P_PIN_MUX_REG(2,26),P_PIN_MUX_REG(4,28),NONE,NONE,NONE,},
+	[BOOT_5]={P_PIN_MUX_REG(2,26),P_PIN_MUX_REG(4,28),NONE,NONE,NONE,},
+	[BOOT_6]={P_PIN_MUX_REG(2,26),P_PIN_MUX_REG(4,28),NONE,NONE,NONE,},
+	[BOOT_7]={P_PIN_MUX_REG(2,26),P_PIN_MUX_REG(4,28),NONE,NONE,NONE,},
+	[BOOT_8]={P_PIN_MUX_REG(2,25),NONE,NONE,NONE,NONE,},
+	[BOOT_9]={P_PIN_MUX_REG(2,24),NONE,NONE,NONE,NONE,},
+	[BOOT_10]={P_PIN_MUX_REG(4,27),P_PIN_MUX_REG(2,23),P_PIN_MUX_REG(2,17),P_PIN_MUX_REG(6,25),NONE,},
+	[BOOT_11]={P_PIN_MUX_REG(4,26),P_PIN_MUX_REG(6,24),P_PIN_MUX_REG(2,16),P_PIN_MUX_REG(2,22),NONE,},
+	[BOOT_12]={P_PIN_MUX_REG(2,21),P_PIN_MUX_REG(5,1),NONE,NONE,NONE,},
+	[BOOT_13]={P_PIN_MUX_REG(2,20),P_PIN_MUX_REG(5,3),NONE,NONE,NONE,},
+	[BOOT_14]={P_PIN_MUX_REG(5,2),P_PIN_MUX_REG(2,19),NONE,NONE,NONE,},
+	[BOOT_15]={P_PIN_MUX_REG(2,18),NONE,NONE,NONE,NONE,},
+	[BOOT_16]={P_PIN_MUX_REG(2,27),NONE,NONE,NONE,NONE,},
+	[BOOT_17]={P_PIN_MUX_REG(5,0),NONE,NONE,NONE,NONE,},
+	[GPIOD_0]={P_PIN_MUX_REG(1,29),P_PIN_MUX_REG(2,2),NONE,NONE,NONE,},
+	[GPIOD_1]={P_PIN_MUX_REG(1,28),P_PIN_MUX_REG(2,3),NONE,NONE,NONE,},
+	[GPIOD_2]={P_PIN_MUX_REG(0,22),P_PIN_MUX_REG(1,19),NONE,NONE,NONE,},
+	[GPIOD_3]={P_PIN_MUX_REG(0,23),P_PIN_MUX_REG(1,18),NONE,NONE,NONE,},
+	[GPIOD_4]={P_PIN_MUX_REG(1,17),P_PIN_MUX_REG(0,24),NONE,NONE,NONE,},
+	[GPIOD_5]={P_PIN_MUX_REG(0,25),P_PIN_MUX_REG(1,16),NONE,NONE,NONE,},
+	[GPIOD_6]={P_PIN_MUX_REG(1,15),P_PIN_MUX_REG(0,26),NONE,NONE,NONE,},
+	[GPIOD_7]={P_PIN_MUX_REG(0,27),P_PIN_MUX_REG(1,13),P_PIN_MUX_REG(1,11),P_PIN_MUX_REG(1,14),P_PIN_MUX_REG(1,12),},
+	[GPIOD_8]={P_PIN_MUX_REG(1,20),P_PIN_MUX_REG(0,28),NONE,NONE,NONE,},
+	[GPIOD_9]={P_PIN_MUX_REG(7,16),P_PIN_MUX_REG(0,29),P_PIN_MUX_REG(3,26),NONE,NONE,},
+	[GPIOC_0]={P_PIN_MUX_REG(2,0),P_PIN_MUX_REG(1,27),P_PIN_MUX_REG(0,21),NONE,NONE,},
+	[GPIOC_1]={P_PIN_MUX_REG(2,1),P_PIN_MUX_REG(1,26),P_PIN_MUX_REG(0,20),NONE,NONE,},
+	[GPIOC_2]={P_PIN_MUX_REG(0,12),P_PIN_MUX_REG(1,9),NONE,NONE,NONE,},
+	[GPIOC_3]={P_PIN_MUX_REG(0,13),P_PIN_MUX_REG(1,8),NONE,NONE,NONE,},
+	[GPIOC_4]={P_PIN_MUX_REG(1,7),P_PIN_MUX_REG(0,14),NONE,NONE,NONE,},
+	[GPIOC_5]={P_PIN_MUX_REG(0,15),P_PIN_MUX_REG(1,6),NONE,NONE,NONE,},
+	[GPIOC_6]={P_PIN_MUX_REG(1,5),P_PIN_MUX_REG(0,16),NONE,NONE,NONE,},
+	[GPIOC_7]={P_PIN_MUX_REG(1,4),P_PIN_MUX_REG(1,11),P_PIN_MUX_REG(1,2),P_PIN_MUX_REG(0,17),P_PIN_MUX_REG(1,3),},
+	[GPIOC_8]={P_PIN_MUX_REG(0,18),P_PIN_MUX_REG(1,10),P_PIN_MUX_REG(3,23),NONE,NONE,},
+	[GPIOC_9]={P_PIN_MUX_REG(3,24),P_PIN_MUX_REG(3,25),P_PIN_MUX_REG(7,17),P_PIN_MUX_REG(0,19),NONE,},
+	[GPIOC_10]={P_PIN_MUX_REG(1,22),NONE,NONE,NONE,NONE,},
+	[GPIOC_11]={P_PIN_MUX_REG(1,23),NONE,NONE,NONE,NONE,},
+	[GPIOC_12]={P_PIN_MUX_REG(1,24),NONE,NONE,NONE,NONE,},
+	[GPIOC_13]={P_PIN_MUX_REG(1,25),NONE,NONE,NONE,NONE,},
+	[GPIOC_14]={NONE,NONE,NONE,NONE,NONE,},
+	[GPIOC_15]={P_PIN_MUX_REG(3,22),NONE,NONE,NONE,NONE,},
+	[CARD_0]={P_PIN_MUX_REG(2,7),P_PIN_MUX_REG(2,15),NONE,NONE,NONE,},
+	[CARD_1]={P_PIN_MUX_REG(2,6),P_PIN_MUX_REG(2,14),NONE,NONE,NONE,},
+	[CARD_2]={P_PIN_MUX_REG(2,6),P_PIN_MUX_REG(2,13),NONE,NONE,NONE,},
+	[CARD_3]={P_PIN_MUX_REG(2,12),P_PIN_MUX_REG(2,6),NONE,NONE,NONE,},
+	[CARD_4]={P_PIN_MUX_REG(2,11),P_PIN_MUX_REG(2,5),NONE,NONE,NONE,},
+	[CARD_5]={P_PIN_MUX_REG(2,4),P_PIN_MUX_REG(2,10),NONE,NONE,NONE,},
+	[CARD_6]={NONE,NONE,NONE,NONE,NONE,},
+	[CARD_7]={NONE,NONE,NONE,NONE,NONE,},
+	[CARD_8]={NONE,NONE,NONE,NONE,NONE,},
+	[GPIOB_0]={P_PIN_MUX_REG(3,10),P_PIN_MUX_REG(0,1),NONE,NONE,NONE,},
+	[GPIOB_1]={P_PIN_MUX_REG(0,0),P_PIN_MUX_REG(3,11),NONE,NONE,NONE,},
+	[GPIOB_2]={P_PIN_MUX_REG(0,0),P_PIN_MUX_REG(3,11),NONE,NONE,NONE,},
+	[GPIOB_3]={P_PIN_MUX_REG(3,11),P_PIN_MUX_REG(5,23),P_PIN_MUX_REG(0,0),NONE,NONE,},
+	[GPIOB_4]={P_PIN_MUX_REG(5,22),P_PIN_MUX_REG(3,11),P_PIN_MUX_REG(0,0),NONE,NONE,},
+	[GPIOB_5]={P_PIN_MUX_REG(0,0),P_PIN_MUX_REG(5,21),P_PIN_MUX_REG(3,11),NONE,NONE,},
+	[GPIOB_6]={P_PIN_MUX_REG(3,11),P_PIN_MUX_REG(5,20),P_PIN_MUX_REG(0,0),NONE,NONE,},
+	[GPIOB_7]={P_PIN_MUX_REG(5,19),P_PIN_MUX_REG(0,0),P_PIN_MUX_REG(3,11),NONE,NONE,},
+	[GPIOB_8]={P_PIN_MUX_REG(3,9),P_PIN_MUX_REG(0,3),P_PIN_MUX_REG(5,18),NONE,NONE,},
+	[GPIOB_9]={P_PIN_MUX_REG(5,17),P_PIN_MUX_REG(3,8),P_PIN_MUX_REG(0,3),NONE,NONE,},
+	[GPIOB_10]={P_PIN_MUX_REG(0,2),P_PIN_MUX_REG(3,7),P_PIN_MUX_REG(5,16),NONE,NONE,},
+	[GPIOB_11]={P_PIN_MUX_REG(5,17),P_PIN_MUX_REG(3,6),P_PIN_MUX_REG(0,2),NONE,NONE,},
+	[GPIOB_12]={P_PIN_MUX_REG(3,17),P_PIN_MUX_REG(0,2),NONE,NONE,NONE,},
+	[GPIOB_13]={P_PIN_MUX_REG(0,2),P_PIN_MUX_REG(3,16),NONE,NONE,NONE,},
+	[GPIOB_14]={P_PIN_MUX_REG(3,15),P_PIN_MUX_REG(0,2),NONE,NONE,NONE,},
+	[GPIOB_15]={P_PIN_MUX_REG(0,2),P_PIN_MUX_REG(3,14),NONE,NONE,NONE,},
+	[GPIOB_16]={P_PIN_MUX_REG(3,13),P_PIN_MUX_REG(0,5),NONE,NONE,NONE,},
+	[GPIOB_17]={P_PIN_MUX_REG(0,5),P_PIN_MUX_REG(3,12),NONE,NONE,NONE,},
+	[GPIOB_18]={P_PIN_MUX_REG(3,12),P_PIN_MUX_REG(0,4),NONE,NONE,NONE,},
+	[GPIOB_19]={P_PIN_MUX_REG(3,12),P_PIN_MUX_REG(0,4),NONE,NONE,NONE,},
+	[GPIOB_20]={P_PIN_MUX_REG(3,12),P_PIN_MUX_REG(0,4),NONE,NONE,NONE,},
+	[GPIOB_21]={P_PIN_MUX_REG(0,4),P_PIN_MUX_REG(3,12),NONE,NONE,NONE,},
+	[GPIOB_22]={P_PIN_MUX_REG(0,4),P_PIN_MUX_REG(3,12),NONE,NONE,NONE,},
+	[GPIOB_23]={P_PIN_MUX_REG(0,4),P_PIN_MUX_REG(3,12),NONE,NONE,NONE,},
+	[GPIOA_0]={P_PIN_MUX_REG(3,4),P_PIN_MUX_REG(0,6),NONE,NONE,NONE,},
+	[GPIOA_1]={P_PIN_MUX_REG(3,5),P_PIN_MUX_REG(0,6),NONE,NONE,NONE,},
+	[GPIOA_2]={P_PIN_MUX_REG(0,6),P_PIN_MUX_REG(3,5),NONE,NONE,NONE,},
+	[GPIOA_3]={P_PIN_MUX_REG(6,23),P_PIN_MUX_REG(3,5),P_PIN_MUX_REG(0,6),NONE,NONE,},
+	[GPIOA_4]={P_PIN_MUX_REG(0,6),P_PIN_MUX_REG(3,5),P_PIN_MUX_REG(6,22),NONE,NONE,},
+	[GPIOA_5]={P_PIN_MUX_REG(0,6),P_PIN_MUX_REG(3,5),P_PIN_MUX_REG(6,21),NONE,NONE,},
+	[GPIOA_6]={P_PIN_MUX_REG(6,20),P_PIN_MUX_REG(3,5),P_PIN_MUX_REG(0,6),NONE,NONE,},
+	[GPIOA_7]={P_PIN_MUX_REG(3,5),P_PIN_MUX_REG(0,6),P_PIN_MUX_REG(6,19),NONE,NONE,},
+	[GPIOA_8]={P_PIN_MUX_REG(3,0),P_PIN_MUX_REG(0,6),NONE,NONE,NONE,},
+	[GPIOA_9]={P_PIN_MUX_REG(0,6),P_PIN_MUX_REG(3,1),NONE,NONE,NONE,},
+	[GPIOA_10]={P_PIN_MUX_REG(0,6),P_PIN_MUX_REG(3,2),NONE,NONE,NONE,},
+	[GPIOA_11]={P_PIN_MUX_REG(3,3),P_PIN_MUX_REG(0,6),NONE,NONE,NONE,},
+	[GPIOA_12]={P_PIN_MUX_REG(7,0),P_PIN_MUX_REG(0,6),NONE,NONE,NONE,},
+	[GPIOA_13]={P_PIN_MUX_REG(0,6),P_PIN_MUX_REG(7,1),NONE,NONE,NONE,},
+	[GPIOA_14]={P_PIN_MUX_REG(0,6),P_PIN_MUX_REG(7,2),NONE,NONE,NONE,},
+	[GPIOA_15]={P_PIN_MUX_REG(7,3),P_PIN_MUX_REG(0,6),NONE,NONE,NONE,},
+	[GPIOA_16]={P_PIN_MUX_REG(0,6),P_PIN_MUX_REG(7,4),NONE,NONE,NONE,},
+	[GPIOA_17]={P_PIN_MUX_REG(7,5),P_PIN_MUX_REG(0,6),NONE,NONE,NONE,},
+	[GPIOA_18]={P_PIN_MUX_REG(0,6),P_PIN_MUX_REG(7,6),NONE,NONE,NONE,},
+	[GPIOA_19]={P_PIN_MUX_REG(0,6),P_PIN_MUX_REG(7,7),NONE,NONE,NONE,},
+	[GPIOA_20]={P_PIN_MUX_REG(0,6),P_PIN_MUX_REG(7,8),NONE,NONE,NONE,},
+	[GPIOA_21]={P_PIN_MUX_REG(0,6),P_PIN_MUX_REG(7,9),NONE,NONE,NONE,},
+	[GPIOA_22]={P_PIN_MUX_REG(7,10),P_PIN_MUX_REG(0,6),NONE,NONE,NONE,},
+	[GPIOA_23]={P_PIN_MUX_REG(0,6),P_PIN_MUX_REG(7,11),NONE,NONE,NONE,},
+	[GPIOA_24]={P_PIN_MUX_REG(7,12),P_PIN_MUX_REG(0,7),NONE,NONE,NONE,},
+	[GPIOA_25]={P_PIN_MUX_REG(7,13),P_PIN_MUX_REG(0,8),NONE,NONE,NONE,},
+	[GPIOA_26]={P_PIN_MUX_REG(0,9),P_PIN_MUX_REG(7,14),NONE,NONE,NONE,},
+	[GPIOA_27]={P_PIN_MUX_REG(7,15),P_PIN_MUX_REG(0,10),NONE,NONE,NONE,},
+	[GPIOAO_0]={P_PIN_MUX_REG(10,12),NONE,NONE,NONE,NONE,},
+	[GPIOAO_1]={P_PIN_MUX_REG(10,11),NONE,NONE,NONE,NONE,},
+	[GPIOAO_2]={P_PIN_MUX_REG(10,26),P_PIN_MUX_REG(10,8),P_PIN_MUX_REG(10,10),P_PIN_MUX_REG(10,4),NONE,},
+	[GPIOAO_3]={P_PIN_MUX_REG(10,9),P_PIN_MUX_REG(10,3),P_PIN_MUX_REG(10,25),P_PIN_MUX_REG(10,7),NONE,},
+	[GPIOAO_4]={P_PIN_MUX_REG(10,2),P_PIN_MUX_REG(10,24),P_PIN_MUX_REG(10,6),NONE,NONE,},
+	[GPIOAO_5]={P_PIN_MUX_REG(10,5),P_PIN_MUX_REG(10,23),P_PIN_MUX_REG(10,1),NONE,NONE,},
+	[GPIOAO_6]={P_PIN_MUX_REG(10,19),P_PIN_MUX_REG(10,22),NONE,NONE,NONE,},
+	[GPIOAO_7]={P_PIN_MUX_REG(10,0),NONE,NONE,NONE,NONE,},
+	[GPIOAO_8]={NONE,NONE,NONE,NONE,NONE,},
+	[GPIOAO_9]={NONE,NONE,NONE,NONE,NONE,},
+	[GPIOAO_10]={NONE,NONE,NONE,NONE,NONE,},
+	[GPIOAO_11]={P_PIN_MUX_REG(10,21),NONE,NONE,NONE,NONE,},
+};
+struct amlogic_gpio_desc amlogic_pins[]=
+{
+	PIN_MAP(GPIOZ_0,6,16),
+	PIN_MAP(GPIOZ_1,6,17),
+	PIN_MAP(GPIOZ_2,6,18),
+	PIN_MAP(GPIOZ_3,6,19),
+	PIN_MAP(GPIOZ_4,6,20),
+	PIN_MAP(GPIOZ_5,6,21),
+	PIN_MAP(GPIOZ_6,6,22),
+	PIN_MAP(GPIOZ_7,6,23),
+	PIN_MAP(GPIOZ_8,6,24),
+	PIN_MAP(GPIOZ_9,6,25),
+	PIN_MAP(GPIOZ_10,6,26),
+	PIN_MAP(GPIOZ_11,6,27),
+	PIN_MAP(GPIOZ_12,6,28),
+	PIN_MAP(GPIOE_0,6,0),
+	PIN_MAP(GPIOE_1,6,1),
+	PIN_MAP(GPIOE_2,6,2),
+	PIN_MAP(GPIOE_3,6,3),
+	PIN_MAP(GPIOE_4,6,4),
+	PIN_MAP(GPIOE_5,6,5),
+	PIN_MAP(GPIOE_6,6,6),
+	PIN_MAP(GPIOE_7,6,7),
+	PIN_MAP(GPIOE_8,6,8),
+	PIN_MAP(GPIOE_9,6,9),
+	PIN_MAP(GPIOE_10,6,10),
+	PIN_MAP(GPIOE_11,6,11),
+	PIN_MAP(GPIOY_0,5,0),
+	PIN_MAP(GPIOY_1,5,1),
+	PIN_MAP(GPIOY_2,5,2),
+	PIN_MAP(GPIOY_3,5,3),
+	PIN_MAP(GPIOY_4,5,4),
+	PIN_MAP(GPIOY_5,5,5),
+	PIN_MAP(GPIOY_6,5,6),
+	PIN_MAP(GPIOY_7,5,7),
+	PIN_MAP(GPIOY_8,5,8),
+	PIN_MAP(GPIOY_9,5,9),
+	PIN_MAP(GPIOY_10,5,10),
+	PIN_MAP(GPIOY_11,5,11),
+	PIN_MAP(GPIOY_12,5,12),
+	PIN_MAP(GPIOY_13,5,13),
+	PIN_MAP(GPIOY_14,5,14),
+	PIN_MAP(GPIOY_15,5,15),
+	PIN_MAP(GPIOX_0,4,0),
+	PIN_MAP(GPIOX_1,4,1),
+	PIN_MAP(GPIOX_2,4,2),
+	PIN_MAP(GPIOX_3,4,3),
+	PIN_MAP(GPIOX_4,4,4),
+	PIN_MAP(GPIOX_5,4,5),
+	PIN_MAP(GPIOX_6,4,6),
+	PIN_MAP(GPIOX_7,4,7),
+	PIN_MAP(GPIOX_8,4,8),
+	PIN_MAP(GPIOX_9,4,9),
+	PIN_MAP(GPIOX_10,4,10),
+	PIN_MAP(GPIOX_11,4,11),
+	PIN_MAP(GPIOX_12,4,12),
+	PIN_MAP(GPIOX_13,4,13),
+	PIN_MAP(GPIOX_14,4,14),
+	PIN_MAP(GPIOX_15,4,15),
+	PIN_MAP(GPIOX_16,4,16),
+	PIN_MAP(GPIOX_17,4,17),
+	PIN_MAP(GPIOX_18,4,18),
+	PIN_MAP(GPIOX_19,4,19),
+	PIN_MAP(GPIOX_20,4,20),
+	PIN_MAP(GPIOX_21,4,21),
+	PIN_MAP(GPIOX_22,4,22),
+	PIN_MAP(GPIOX_23,4,23),
+	PIN_MAP(GPIOX_24,4,24),
+	PIN_MAP(GPIOX_25,4,25),
+	PIN_MAP(GPIOX_26,4,26),
+	PIN_MAP(GPIOX_27,4,27),
+	PIN_MAP(GPIOX_28,4,28),
+	PIN_MAP(GPIOX_29,4,29),
+	PIN_MAP(GPIOX_30,4,30),
+	PIN_MAP(GPIOX_31,4,31),
+	PIN_MAP(GPIOX_32,4,20),
+	PIN_MAP(GPIOX_33,4,21),
+	PIN_MAP(GPIOX_34,4,22),
+	PIN_MAP(GPIOX_35,4,23),
+	PIN_MAP(BOOT_0,3,0),
+	PIN_MAP(BOOT_1,3,1),
+	PIN_MAP(BOOT_2,3,2),
+	PIN_MAP(BOOT_3,3,3),
+	PIN_MAP(BOOT_4,3,4),
+	PIN_MAP(BOOT_5,3,5),
+	PIN_MAP(BOOT_6,3,6),
+	PIN_MAP(BOOT_7,3,7),
+	PIN_MAP(BOOT_8,3,8),
+	PIN_MAP(BOOT_9,3,9),
+	PIN_MAP(BOOT_10,3,10),
+	PIN_MAP(BOOT_11,3,11),
+	PIN_MAP(BOOT_12,3,12),
+	PIN_MAP(BOOT_13,3,13),
+	PIN_MAP(BOOT_14,3,14),
+	PIN_MAP(BOOT_15,3,15),
+	PIN_MAP(BOOT_16,3,16),
+	PIN_MAP(BOOT_17,3,17),
+	PIN_MAP(GPIOD_0,2,16),
+	PIN_MAP(GPIOD_1,2,17),
+	PIN_MAP(GPIOD_2,2,18),
+	PIN_MAP(GPIOD_3,2,19),
+	PIN_MAP(GPIOD_4,2,20),
+	PIN_MAP(GPIOD_5,2,21),
+	PIN_MAP(GPIOD_6,2,22),
+	PIN_MAP(GPIOD_7,2,23),
+	PIN_MAP(GPIOD_8,2,24),
+	PIN_MAP(GPIOD_9,2,25),
+	PIN_MAP(GPIOC_0,2,0),
+	PIN_MAP(GPIOC_1,2,1),
+	PIN_MAP(GPIOC_2,2,2),
+	PIN_MAP(GPIOC_3,2,3),
+	PIN_MAP(GPIOC_4,2,4),
+	PIN_MAP(GPIOC_5,2,5),
+	PIN_MAP(GPIOC_6,2,6),
+	PIN_MAP(GPIOC_7,2,7),
+	PIN_MAP(GPIOC_8,2,8),
+	PIN_MAP(GPIOC_9,2,9),
+	PIN_MAP(GPIOC_10,2,10),
+	PIN_MAP(GPIOC_11,2,11),
+	PIN_MAP(GPIOC_12,2,12),
+	PIN_MAP(GPIOC_13,2,13),
+	PIN_MAP(GPIOC_14,2,14),
+	PIN_MAP(GPIOC_15,2,15),
+	PIN_MAP(CARD_0,5,23),
+	PIN_MAP(CARD_1,5,24),
+	PIN_MAP(CARD_2,5,25),
+	PIN_MAP(CARD_3,5,26),
+	PIN_MAP(CARD_4,5,27),
+	PIN_MAP(CARD_5,5,28),
+	PIN_MAP(CARD_6,5,29),
+	PIN_MAP(CARD_7,5,30),
+	PIN_MAP(CARD_8,5,31),
+	PIN_MAP(GPIOB_0,1,0),
+	PIN_MAP(GPIOB_1,1,1),
+	PIN_MAP(GPIOB_2,1,2),
+	PIN_MAP(GPIOB_3,1,3),
+	PIN_MAP(GPIOB_4,1,4),
+	PIN_MAP(GPIOB_5,1,5),
+	PIN_MAP(GPIOB_6,1,6),
+	PIN_MAP(GPIOB_7,1,7),
+	PIN_MAP(GPIOB_8,1,8),
+	PIN_MAP(GPIOB_9,1,9),
+	PIN_MAP(GPIOB_10,1,10),
+	PIN_MAP(GPIOB_11,1,11),
+	PIN_MAP(GPIOB_12,1,12),
+	PIN_MAP(GPIOB_13,1,13),
+	PIN_MAP(GPIOB_14,1,14),
+	PIN_MAP(GPIOB_15,1,15),
+	PIN_MAP(GPIOB_16,1,16),
+	PIN_MAP(GPIOB_17,1,17),
+	PIN_MAP(GPIOB_18,1,18),
+	PIN_MAP(GPIOB_19,1,19),
+	PIN_MAP(GPIOB_20,1,20),
+	PIN_MAP(GPIOB_21,1,21),
+	PIN_MAP(GPIOB_22,1,22),
+	PIN_MAP(GPIOB_23,1,23),
+	PIN_MAP(GPIOA_0,0,0),
+	PIN_MAP(GPIOA_1,0,1),
+	PIN_MAP(GPIOA_2,0,2),
+	PIN_MAP(GPIOA_3,0,3),
+	PIN_MAP(GPIOA_4,0,4),
+	PIN_MAP(GPIOA_5,0,5),
+	PIN_MAP(GPIOA_6,0,6),
+	PIN_MAP(GPIOA_7,0,7),
+	PIN_MAP(GPIOA_8,0,8),
+	PIN_MAP(GPIOA_9,0,9),
+	PIN_MAP(GPIOA_10,0,10),
+	PIN_MAP(GPIOA_11,0,11),
+	PIN_MAP(GPIOA_12,0,12),
+	PIN_MAP(GPIOA_13,0,13),
+	PIN_MAP(GPIOA_14,0,14),
+	PIN_MAP(GPIOA_15,0,15),
+	PIN_MAP(GPIOA_16,0,16),
+	PIN_MAP(GPIOA_17,0,17),
+	PIN_MAP(GPIOA_18,0,18),
+	PIN_MAP(GPIOA_19,0,19),
+	PIN_MAP(GPIOA_20,0,20),
+	PIN_MAP(GPIOA_21,0,21),
+	PIN_MAP(GPIOA_22,0,22),
+	PIN_MAP(GPIOA_23,0,23),
+	PIN_MAP(GPIOA_24,0,24),
+	PIN_MAP(GPIOA_25,0,25),
+	PIN_MAP(GPIOA_26,0,26),
+	PIN_MAP(GPIOA_27,0,27),
+	PIN_AOMAP(GPIOAO_0,7,0,7,16,7,0),
+	PIN_AOMAP(GPIOAO_1,7,1,7,17,7,1),
+	PIN_AOMAP(GPIOAO_2,7,2,7,18,7,2),
+	PIN_AOMAP(GPIOAO_3,7,3,7,19,7,3),
+	PIN_AOMAP(GPIOAO_4,7,4,7,20,7,4),
+	PIN_AOMAP(GPIOAO_5,7,5,7,21,7,5),
+	PIN_AOMAP(GPIOAO_6,7,6,7,22,7,6),
+	PIN_AOMAP(GPIOAO_7,7,7,7,23,7,7),
+	PIN_AOMAP(GPIOAO_8,7,8,7,24,7,8),
+	PIN_AOMAP(GPIOAO_9,7,9,7,25,7,9),
+	PIN_AOMAP(GPIOAO_10,7,10,7,26,7,10),
+	PIN_AOMAP(GPIOAO_11,7,11,7,27,7,11),
+};
+
+int gpio_amlogic_requst(struct gpio_chip *chip,unsigned offset)
+{
+	int ret;
+	unsigned int i,reg,bit;
+	unsigned int *gpio_reg=&gpio_to_pin[offset][0];
+	ret=pinctrl_request_gpio(offset);
+	gpio_print("==%s==%d\n",__FUNCTION__,__LINE__);
+	if(!ret){
+		for(i=0;i<sizeof(gpio_to_pin[offset])/sizeof(gpio_to_pin[offset][0]);i++){
+			if(gpio_reg[i]!=NONE)
+			{
+				reg=GPIO_REG(gpio_reg[i]);
+				bit=GPIO_BIT(gpio_reg[i]);
+				aml_clr_reg32_mask(p_pin_mux_reg_addr[reg],1<<bit);
+				gpio_print("clr reg=%d,bit =%d\n",reg,bit);
+			}
+		}
+	}
+	return ret;
+}
+/* amlogic request gpio interface*/
+
+void	 gpio_amlogic_free(struct gpio_chip *chip,unsigned offset)
+{	
+	 pinctrl_free_gpio(offset);
+	return;
+}
+int gpio_amlogic_to_irq(struct gpio_chip *chip,unsigned offset)
+{
+	unsigned reg,start_bit;
+	unsigned irq_bank=gpio_flag&0x7;
+	unsigned filter=(gpio_flag>>8)&0x7;
+	unsigned irq_type=(gpio_flag>>16)&0x3;
+	unsigned type[]={0x0, 	/*GPIO_IRQ_HIGH*/
+				0x10000, /*GPIO_IRQ_LOW*/
+				0x1,  	/*GPIO_IRQ_RISING*/
+				0x10001, /*GPIO_IRQ_FALLING*/
+				};
+	 /*set trigger type*/
+	if(offset>TEST_N)
+		return -1;
+	aml_clrset_reg32_bits(P_GPIO_INTR_EDGE_POL,0x10001<<irq_bank,type[irq_type]<<irq_bank);
+	gpio_print("clear reg=%x,clearmask=%x,setmask=%x\n",P_GPIO_INTR_EDGE_POL,0x10001<<irq_bank,type[irq_type]<<irq_bank);
+	/*select pin*/
+	reg=irq_bank<4?P_GPIO_INTR_GPIO_SEL0:P_GPIO_INTR_GPIO_SEL1;
+	start_bit=(irq_bank&3)*8;
+	aml_clrset_reg32_bits(reg,0xff<<start_bit,amlogic_pins[offset].num<<start_bit);
+	gpio_print("clear reg=%x,clearmask=%x,setmask=%x\n",reg,0xff<<start_bit,amlogic_pins[offset].num<<start_bit);
+	/*set filter*/
+	start_bit=(irq_bank)*4;
+	aml_clrset_reg32_bits(P_GPIO_INTR_FILTER_SEL0,0x7<<start_bit,filter<<start_bit);
+	gpio_print("clear reg=%x,clearmask=%x,setmask=%x\n",P_GPIO_INTR_FILTER_SEL0,0x7<<start_bit,filter<<start_bit);
+	return 0;
+}
+
+int gpio_amlogic_direction_input(struct gpio_chip *chip,unsigned offset)
+{
+	unsigned int reg,bit;
+	gpio_print("==%s==%d\n",__FUNCTION__,__LINE__);
+	reg=GPIO_REG(amlogic_pins[offset].out_en_reg_bit);
+	bit=GPIO_BIT(amlogic_pins[offset].out_en_reg_bit);
+	aml_set_reg32_mask(p_gpio_oen_addr[reg],1<<bit);
+	return 0;
+}
+
+int gpio_amlogic_get(struct gpio_chip *chip,unsigned offset)
+{
+	unsigned int reg,bit;
+	gpio_print("==%s==%d\n",__FUNCTION__,__LINE__);
+	reg=GPIO_REG(amlogic_pins[offset].input_value_reg_bit);
+	bit=GPIO_BIT(amlogic_pins[offset].input_value_reg_bit);
+	return aml_get_reg32_bits(p_gpio_input_addr[reg],bit,1);
+}
+
+int gpio_amlogic_direction_output(struct gpio_chip *chip,unsigned offset, int value)
+{
+	unsigned int reg,bit;
+	if(value){
+		reg=GPIO_REG(amlogic_pins[offset].out_value_reg_bit);
+		bit=GPIO_BIT(amlogic_pins[offset].out_value_reg_bit);
+		aml_set_reg32_mask(p_gpio_output_addr[reg],1<<bit);
+		gpio_print("out reg=%x,value=%x\n",p_gpio_output_addr[reg],aml_read_reg32(p_gpio_output_addr[reg]));
+	}
+	else{
+		reg=GPIO_REG(amlogic_pins[offset].out_value_reg_bit);
+		bit=GPIO_BIT(amlogic_pins[offset].out_value_reg_bit);
+		aml_clr_reg32_mask(p_gpio_output_addr[reg],1<<bit);
+		gpio_print("out reg=%x,value=%x\n",p_gpio_output_addr[reg],aml_read_reg32(p_gpio_output_addr[reg]));
+	}
+	reg=GPIO_REG(amlogic_pins[offset].out_en_reg_bit);
+	bit=GPIO_BIT(amlogic_pins[offset].out_en_reg_bit);
+	aml_clr_reg32_mask(p_gpio_oen_addr[reg],1<<bit);
+	gpio_print("==%s==%d\n",__FUNCTION__,__LINE__);
+	gpio_print("oen reg=%x,value=%x\n",p_gpio_oen_addr[reg],aml_read_reg32(p_gpio_oen_addr[reg]));
+	gpio_print("value=%d\n",value);
+	return 0;
+}
+void	gpio_amlogic_set(struct gpio_chip *chip,unsigned offset, int value)
+{
+	unsigned int reg,bit;
+	reg=GPIO_REG(amlogic_pins[offset].out_value_reg_bit);
+	bit=GPIO_BIT(amlogic_pins[offset].out_value_reg_bit);
+	gpio_print("==%s==%d\n",__FUNCTION__,__LINE__);
+	if(value)
+		aml_set_reg32_mask(p_gpio_output_addr[reg],1<<bit);
+	else
+		aml_clr_reg32_mask(p_gpio_output_addr[reg],1<<bit);
+}
+int gpio_amlogic_name_to_num(const char *name)
+{
+	int i,tmp=100,num=0;
+	int len=strlen(name);
+	char *p=kzalloc(len+1,GFP_KERNEL);
+	char *start=p;
+	if(!p)
+	{
+		printk("%s:malloc error\n",__func__);
+		return -1;
+	}
+	p=strcpy(p,name);
+	for(i=0;i<len;p++,i++){		
+		if(*p=='_'){
+			*p='\0';
+			tmp=i;
+		}
+		if(i>tmp&&*p>='0'&&*p<='9')
+			num=num*10+*p-'0';
+	}
+	p=start;
+	if(!strcmp(p,"GPIOZ"))
+		num=num+0;
+	else if(!strcmp(p,"GPIOE"))
+		num=num+13;
+	else if(!strcmp(p,"GPIOY"))
+		num=num+25;
+	else if(!strcmp(p,"GPIOX"))
+		num=num+41;
+	else if(!strcmp(p,"BOOT"))
+		num=num+77;
+	else if(!strcmp(p,"GPIOD"))
+		num=num+95;
+	else if(!strcmp(p,"GPIOC"))
+		num=num+105;
+	else if(!strcmp(p,"CARD"))
+		num=num+121;
+	else if(!strcmp(p,"GPIOB"))
+		num=num+130;
+	else if(!strcmp(p,"GPIOA"))
+		num=num+154;
+	else if(!strcmp(p,"GPIOAO"))
+		num=num+182;
+	else
+		num= -1;	
+	kzfree(start);
+	return num;
+}
+
+static struct gpio_chip amlogic_gpio_chip={
+	.request=gpio_amlogic_requst,
+	.free=gpio_amlogic_free,
+	.direction_input=gpio_amlogic_direction_input,
+	.get=gpio_amlogic_get,
+	.direction_output=gpio_amlogic_direction_output,
+	.set=gpio_amlogic_set,
+	.to_irq=gpio_amlogic_to_irq,
+};
+
+
+static const struct of_device_id amlogic_gpio_match[] = 
+{
+	{
+	.compatible = "amlogic,m6-gpio",
+	},
+	{ },
+};
+struct amlogic_gpio_platform_data
+{
+	unsigned int base;
+	unsigned ngpios;
+	struct device_node	*of_node; /* associated device tree node */
+};
+
+static int amlogic_gpio_probe(struct platform_device *pdev)
+{
+#ifdef CONFIG_OF_GPIO
+		amlogic_gpio_chip.of_node = pdev->dev.of_node;
+#endif
+
+	amlogic_gpio_chip.base=0;
+	amlogic_gpio_chip.ngpio=ARRAY_SIZE(amlogic_pins);
+	gpiochip_add(&amlogic_gpio_chip);
+	pullup_ops.meson_set_pullup=NULL;
+	dev_info(&pdev->dev, "Probed amlogic GPIO driver\n");
+	return 0;
+}
+
+
+
+static struct platform_driver amlogic_gpio_driver = {
+	.probe		= amlogic_gpio_probe,
+	.driver		= {
+		.name	= "amlogic_gpio",
+		.owner	= THIS_MODULE,
+		.of_match_table = of_match_ptr(amlogic_gpio_match),
+	},
+};
+
+/*
+ * gpio driver register needs to be done before
+ * machine_init functions access gpio APIs.
+ * Hence amlogic_gpio_drv_reg() is a postcore_initcall.
+ */
+static int __init amlogic_gpio_drv_reg(void)
+{
+	return platform_driver_register(&amlogic_gpio_driver);
+}
+postcore_initcall(amlogic_gpio_drv_reg);
diff --git a/arch/arm/mach-meson6/gpio_data.c b/arch/arm/mach-meson6/gpio_data.c
new file mode 100644
index 000000000000..60ea7fa1b44b
--- /dev/null
+++ b/arch/arm/mach-meson6/gpio_data.c
@@ -0,0 +1,1196 @@
+/* this file is automatic generate . Please do not edit it
+       ./genpintab.awk gpio_pinmux.csv > <this file name> can generate this file*/
+#define AOBUS_REG_ADDR_MASK(a)   AOBUS_REG_ADDR(((a)&0xffff))
+#define REG (0x202c)
+#define AO_REG (0x14)
+#define P_GPIO_OEN_0 CBUS_REG_ADDR(0x200c)
+#define P_GPIO_OEN_1 CBUS_REG_ADDR(0x200f)
+#define P_GPIO_OEN_2 CBUS_REG_ADDR(0x2012)
+#define P_GPIO_OEN_3 CBUS_REG_ADDR(0x2015)
+#define P_GPIO_OEN_4 CBUS_REG_ADDR(0x2018)
+#define P_GPIO_OEN_5 CBUS_REG_ADDR(0x201b)
+#define P_GPIO_OUT_0 CBUS_REG_ADDR(0x200d)
+#define P_GPIO_OUT_1 CBUS_REG_ADDR(0x2010)
+#define P_GPIO_OUT_2 CBUS_REG_ADDR(0x2013)
+#define P_GPIO_OUT_3 CBUS_REG_ADDR(0x2016)
+#define P_GPIO_OUT_4 CBUS_REG_ADDR(0x2019)
+#define P_GPIO_OUT_5 CBUS_REG_ADDR(0x201c)
+#define P_GPIO_IN_0 CBUS_REG_ADDR(0x200e)
+#define P_GPIO_IN_1 CBUS_REG_ADDR(0x2011)
+#define P_GPIO_IN_2 CBUS_REG_ADDR(0x2014)
+#define P_GPIO_IN_3 CBUS_REG_ADDR(0x2017)
+#define P_GPIO_IN_4 CBUS_REG_ADDR(0x201a)
+#define P_GPIO_IN_5 CBUS_REG_ADDR(0x201d)
+#define P_GPIO_OEN_6 CBUS_REG_ADDR(0x2008)
+#define P_GPIO_OUT_6 CBUS_REG_ADDR(0x2009)
+#define P_GPIO_IN_6 CBUS_REG_ADDR(0x200a)
+#define P_GPIO_OEN_AO AOBUS_REG_ADDR_MASK(0xc8100024)
+#define P_GPIO_OUT_AO AOBUS_REG_ADDR_MASK(0xc8100026)
+#define P_GPIO_IN_AO AOBUS_REG_ADDR_MASK(0xc8100028)
+#define REG0 (REG+0)
+#define P_PIN_MUX_REG_0 CBUS_REG_ADDR(REG0)
+#define REG1 (REG+1)
+#define P_PIN_MUX_REG_1 CBUS_REG_ADDR(REG1)
+#define REG2 (REG+2)
+#define P_PIN_MUX_REG_2 CBUS_REG_ADDR(REG2)
+#define REG3 (REG+3)
+#define P_PIN_MUX_REG_3 CBUS_REG_ADDR(REG3)
+#define REG4 (REG+4)
+#define P_PIN_MUX_REG_4 CBUS_REG_ADDR(REG4)
+#define REG5 (REG+5)
+#define P_PIN_MUX_REG_5 CBUS_REG_ADDR(REG5)
+#define REG6 (REG+6)
+#define P_PIN_MUX_REG_6 CBUS_REG_ADDR(REG6)
+#define REG7 (REG+7)
+#define P_PIN_MUX_REG_7 CBUS_REG_ADDR(REG7)
+#define REG8 (REG+8)
+#define P_PIN_MUX_REG_8 CBUS_REG_ADDR(REG8)
+#define REG9 (REG+9)
+#define P_PIN_MUX_REG_9 CBUS_REG_ADDR(REG9)
+#define P_PIN_MUX_REG_AO AOBUS_REG_ADDR(AO_REG)
+#define P_PIN_MUX_REG(base,bit) (bit+(base<<5))
+#define P_PIN_MUX_REG_NUM (sizeof(p_pin_mux_reg_addr)/sizeof(p_pin_mux_reg_addr[0]))
+static unsigned p_pin_mux_reg_addr[]={
+	P_PIN_MUX_REG_0,
+	P_PIN_MUX_REG_1,
+	P_PIN_MUX_REG_2,
+	P_PIN_MUX_REG_3,
+	P_PIN_MUX_REG_4,
+	P_PIN_MUX_REG_5,
+	P_PIN_MUX_REG_6,
+	P_PIN_MUX_REG_7,
+	P_PIN_MUX_REG_8,
+	P_PIN_MUX_REG_9,
+	P_PIN_MUX_REG_AO,
+};
+#define P_GPIO_IN(base,bit) (bit+(base<<5))
+#define P_GPIO_IN_NUM (sizeof(p_gpio_in_addr)/sizeof(p_gpio_in_addr[0]))
+static unsigned p_gpio_in_addr[]={
+	P_GPIO_IN_0,
+	P_GPIO_IN_1,
+	P_GPIO_IN_2,
+	P_GPIO_IN_3,
+	P_GPIO_IN_4,
+	P_GPIO_IN_5,
+	P_GPIO_IN_6,
+	P_GPIO_IN_AO,
+};
+#define P_GPIO_OUT(base,bit) (bit+(base<<5))
+#define P_GPIO_OUT_NUM (sizeof(p_gpio_out_addr)/sizeof(p_gpio_out_addr[0]))
+static unsigned p_gpio_out_addr[]={
+	P_GPIO_OUT_0,
+	P_GPIO_OUT_1,
+	P_GPIO_OUT_2,
+	P_GPIO_OUT_3,
+	P_GPIO_OUT_4,
+	P_GPIO_OUT_5,
+	P_GPIO_OUT_6,
+	P_GPIO_OUT_AO,
+};
+#define P_GPIO_OEN(base,bit) (bit+(base<<5))
+#define P_GPIO_OEN_NUM (sizeof(p_gpio_oen_addr)/sizeof(p_gpio_oen_addr[0]))
+static unsigned p_gpio_oen_addr[]={
+	P_GPIO_OEN_0,
+	P_GPIO_OEN_1,
+	P_GPIO_OEN_2,
+	P_GPIO_OEN_3,
+	P_GPIO_OEN_4,
+	P_GPIO_OEN_5,
+	P_GPIO_OEN_6,
+	P_GPIO_OEN_AO,
+};
+#define NOT_EXIST -1
+struct pad_sig {pad_t pad;sig_t sig;unsigned enable; unsigned disable;};
+#define foreach_pad_sig_start(pad,sig) {int __i;for(__i=0;__i<sizeof(pad_sig_tab)/sizeof(pad_sig_tab[0]);__i++){ unsigned __pad=pad,__sig=sig;  
+#define case_pad_equal(enable,disable) if(pad_sig_tab[__i].pad==__pad&&pad_sig_tab[__i].sig!=__sig){ enable=pad_sig_tab[__i].enable;disable=pad_sig_tab[__i].disable
+#define case_sig_equal(enable,disable) if(pad_sig_tab[__i].pad!=__pad&&pad_sig_tab[__i].sig==__sig){enable=pad_sig_tab[__i].enable;disable=pad_sig_tab[__i].disable
+#define case_both_equal(enable,disable) if(pad_sig_tab[__i].pad==__pad&&pad_sig_tab[__i].sig==__sig){enable=pad_sig_tab[__i].enable;disable=pad_sig_tab[__i].disable
+#define case_end };
+#define foreach_pad_sig_end };}
+static struct pad_sig pad_sig_tab[]={
+	{.pad=PAD_GPIOY_7,.sig=SIG_RMII_RX_CLK,.enable=P_PIN_MUX_REG(6,12),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOA_3,.sig=SIG_FEC_D0_C,.enable=P_PIN_MUX_REG(6,23),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOC_9,.sig=SIG_SPDIF_out,.enable=P_PIN_MUX_REG(3,24),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOA_7,.sig=SIG_FEC_D7_A,.enable=P_PIN_MUX_REG(3,5),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOB_16,.sig=SIG_FEC_D0_OUT,.enable=P_PIN_MUX_REG(3,13),.disable=NOT_EXIST},
+	{.pad=PAD_CARD_5,.sig=SIG_SDXC_CMD_B,.enable=P_PIN_MUX_REG(2,4),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOA_5,.sig=SIG_LCDin_R5,.enable=P_PIN_MUX_REG(0,6),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOY_8,.sig=SIG_RMII_RX_DV,.enable=P_PIN_MUX_REG(6,11),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOX_6,.sig=SIG_SDXC_D6_A,.enable=P_PIN_MUX_REG(5,12),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOX_5,.sig=SIG_PCM_IN,.enable=P_PIN_MUX_REG(3,29),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOC_3,.sig=SIG_TCON_1_A,.enable=P_PIN_MUX_REG(0,13),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOX_16,.sig=SIG_UART_RTS_A,.enable=P_PIN_MUX_REG(4,10),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOA_26,.sig=SIG_LCDin_VS,.enable=P_PIN_MUX_REG(0,9),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOY_14,.sig=SIG_RMII_MDC,.enable=P_PIN_MUX_REG(6,5),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOX_24,.sig=SIG_ISO7816_DATA,.enable=P_PIN_MUX_REG(4,14),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOX_31,.sig=SIG_SPI_SS0,.enable=P_PIN_MUX_REG(8,16),.disable=NOT_EXIST},
+	{.pad=PAD_CARD_3,.sig=SIG_SD_D3_B,.enable=P_PIN_MUX_REG(2,12),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOC_0,.sig=SIG_PWM_A,.enable=P_PIN_MUX_REG(2,0),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOX_18,.sig=SIG_PCM_FS,.enable=P_PIN_MUX_REG(4,24),.disable=NOT_EXIST},
+	{.pad=PAD_CARD_2,.sig=SIG_SDXC_D2_B,.enable=P_PIN_MUX_REG(2,6),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOX_29,.sig=SIG_I2C_SDA,.enable=P_PIN_MUX_REG(8,22),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOA_1,.sig=SIG_FEC_D1_A,.enable=P_PIN_MUX_REG(3,5),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOZ_2,.sig=SIG_VS,.enable=P_PIN_MUX_REG(9,15),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOD_9,.sig=SIG_ENC_16,.enable=P_PIN_MUX_REG(7,16),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOA_19,.sig=SIG_LCDin_B3,.enable=P_PIN_MUX_REG(0,6),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOB_5,.sig=SIG_LCD_R5,.enable=P_PIN_MUX_REG(0,0),.disable=NOT_EXIST},
+	{.pad=PAD_BOOT_0,.sig=SIG_SDXC_D0_C,.enable=P_PIN_MUX_REG(4,30),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOB_10,.sig=SIG_LCD_G2,.enable=P_PIN_MUX_REG(0,2),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOAO_6,.sig=SIG_WD_GPIO,.enable=P_PIN_MUX_REG(10,19),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOX_6,.sig=SIG_PCM_FS,.enable=P_PIN_MUX_REG(3,28),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOE_6,.sig=SIG_I2S_OUT_CH2,.enable=P_PIN_MUX_REG(9,2),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOX_7,.sig=SIG_SDXC_D7_A,.enable=P_PIN_MUX_REG(5,12),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOE_7,.sig=SIG_I2S_OUT_BCLK,.enable=P_PIN_MUX_REG(9,19),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOE_0,.sig=SIG_I2S_IN_CH0,.enable=P_PIN_MUX_REG(9,11),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOAO_5,.sig=SIG_I2C_SDA,.enable=P_PIN_MUX_REG(10,5),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOB_18,.sig=SIG_FEC_D2_OUT,.enable=P_PIN_MUX_REG(3,12),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOX_33,.sig=SIG_SPI_SCLK,.enable=P_PIN_MUX_REG(8,14),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOX_8,.sig=SIG_SD_CLK_A,.enable=P_PIN_MUX_REG(8,1),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOC_9,.sig=SIG_PWM_C,.enable=P_PIN_MUX_REG(3,25),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOX_0,.sig=SIG_SD_D0_A,.enable=P_PIN_MUX_REG(8,5),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOD_4,.sig=SIG_TCON_OEH_B,.enable=P_PIN_MUX_REG(1,17),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOX_4,.sig=SIG_SDXC_D4_A,.enable=P_PIN_MUX_REG(5,12),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOA_2,.sig=SIG_LCDin_R2,.enable=P_PIN_MUX_REG(0,6),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOD_4,.sig=SIG_TCON_2_B,.enable=P_PIN_MUX_REG(0,24),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOE_6,.sig=SIG_I2S_OUT_MCLK,.enable=P_PIN_MUX_REG(9,20),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOB_2,.sig=SIG_LCD_R2,.enable=P_PIN_MUX_REG(0,0),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOC_10,.sig=SIG_HDMI_HPD_5V,.enable=P_PIN_MUX_REG(1,22),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOX_20,.sig=SIG_I2S_OUT_CH0,.enable=P_PIN_MUX_REG(8,24),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOX_19,.sig=SIG_I2S_IN_LR_CLK,.enable=P_PIN_MUX_REG(8,29),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOC_1,.sig=SIG_PWM_B,.enable=P_PIN_MUX_REG(2,1),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOA_11,.sig=SIG_FEC_FAIL_A,.enable=P_PIN_MUX_REG(3,3),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOX_1,.sig=SIG_SDXC_D1_A,.enable=P_PIN_MUX_REG(5,13),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOC_1,.sig=SIG_LED_BL_PWM,.enable=P_PIN_MUX_REG(1,26),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOAO_0,.sig=SIG_UART_TX,.enable=P_PIN_MUX_REG(10,12),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOX_26,.sig=SIG_I2C_SCK_slave,.enable=P_PIN_MUX_REG(5,24),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOB_2,.sig=SIG_FEC_D2_B,.enable=P_PIN_MUX_REG(3,11),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOZ_1,.sig=SIG_HS,.enable=P_PIN_MUX_REG(9,16),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOC_6,.sig=SIG_TCON_OEV1,.enable=P_PIN_MUX_REG(1,5),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOAO_5,.sig=SIG_UART_RX_PMIC,.enable=P_PIN_MUX_REG(10,23),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOA_6,.sig=SIG_FEC_D_VALID_C,.enable=P_PIN_MUX_REG(6,20),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOC_0,.sig=SIG_LCD_VGHL_PWM,.enable=P_PIN_MUX_REG(1,27),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOA_16,.sig=SIG_LCDin_B0,.enable=P_PIN_MUX_REG(0,6),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOA_8,.sig=SIG_FEC_CLK_A,.enable=P_PIN_MUX_REG(3,0),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOC_1,.sig=SIG_VGA_VS,.enable=P_PIN_MUX_REG(0,20),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOX_23,.sig=SIG_UART_TX_B,.enable=P_PIN_MUX_REG(4,5),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOX_19,.sig=SIG_ISO7816_CLK,.enable=P_PIN_MUX_REG(4,19),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOA_25,.sig=SIG_ENC_13,.enable=P_PIN_MUX_REG(7,13),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOX_14,.sig=SIG_UART_RX_A,.enable=P_PIN_MUX_REG(4,12),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOC_8,.sig=SIG_TCON_6_A,.enable=P_PIN_MUX_REG(0,18),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOY_10,.sig=SIG_RMII_RX_DATA2,.enable=P_PIN_MUX_REG(6,9),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOB_1,.sig=SIG_LCD_R1,.enable=P_PIN_MUX_REG(0,0),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOAO_4,.sig=SIG_I2C_SCK_SLAVE,.enable=P_PIN_MUX_REG(10,2),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOA_7,.sig=SIG_LCDin_R7,.enable=P_PIN_MUX_REG(0,6),.disable=NOT_EXIST},
+	{.pad=PAD_BOOT_2,.sig=SIG_NAND_IO_2,.enable=P_PIN_MUX_REG(2,26),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOA_5,.sig=SIG_FEC_D5_A,.enable=P_PIN_MUX_REG(3,5),.disable=NOT_EXIST},
+	{.pad=PAD_BOOT_12,.sig=SIG_NAND_ALE,.enable=P_PIN_MUX_REG(2,21),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOY_6,.sig=SIG_RMII_TX_DATA0,.enable=P_PIN_MUX_REG(6,13),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOB_23,.sig=SIG_LCD_B7,.enable=P_PIN_MUX_REG(0,4),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOE_7,.sig=SIG_I2S_OUT_CH3,.enable=P_PIN_MUX_REG(9,1),.disable=NOT_EXIST},
+	{.pad=PAD_BOOT_9,.sig=SIG_NAND_CE1,.enable=P_PIN_MUX_REG(2,24),.disable=NOT_EXIST},
+	{.pad=PAD_BOOT_13,.sig=SIG_NAND_CLE,.enable=P_PIN_MUX_REG(2,20),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOA_24,.sig=SIG_ENC_12,.enable=P_PIN_MUX_REG(7,12),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOA_21,.sig=SIG_LCDin_B5,.enable=P_PIN_MUX_REG(0,6),.disable=NOT_EXIST},
+	{.pad=PAD_BOOT_6,.sig=SIG_NAND_IO_6,.enable=P_PIN_MUX_REG(2,26),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOD_9,.sig=SIG_TCON_7_B,.enable=P_PIN_MUX_REG(0,29),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOE_5,.sig=SIG_I2S_OUT_LR_CLK,.enable=P_PIN_MUX_REG(9,21),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOB_10,.sig=SIG_FEC_D_VALID_B,.enable=P_PIN_MUX_REG(3,7),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOB_6,.sig=SIG_FEC_D6_B,.enable=P_PIN_MUX_REG(3,11),.disable=NOT_EXIST},
+	{.pad=PAD_BOOT_0,.sig=SIG_I2C_SDA,.enable=P_PIN_MUX_REG(3,31),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOZ_10,.sig=SIG_D7,.enable=P_PIN_MUX_REG(9,14),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOA_12,.sig=SIG_ENC_0,.enable=P_PIN_MUX_REG(7,0),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOB_9,.sig=SIG_MP2_PLL,.enable=P_PIN_MUX_REG(5,17),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOD_2,.sig=SIG_TCON_0_B,.enable=P_PIN_MUX_REG(0,22),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOB_22,.sig=SIG_LCD_B6,.enable=P_PIN_MUX_REG(0,4),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOB_8,.sig=SIG_FEC_CLK_B,.enable=P_PIN_MUX_REG(3,9),.disable=NOT_EXIST},
+	{.pad=PAD_BOOT_16,.sig=SIG_NAND_DQS,.enable=P_PIN_MUX_REG(2,27),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOB_12,.sig=SIG_FEC_FAIL_OUT,.enable=P_PIN_MUX_REG(3,17),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOX_22,.sig=SIG_ISO7816_RESET,.enable=P_PIN_MUX_REG(4,16),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOB_4,.sig=SIG_DDR_PLL,.enable=P_PIN_MUX_REG(5,22),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOX_9,.sig=SIG_SDXC_CMD_A,.enable=P_PIN_MUX_REG(5,10),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOB_0,.sig=SIG_FEC_D0_B,.enable=P_PIN_MUX_REG(3,10),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOX_19,.sig=SIG_UART_CTS_B,.enable=P_PIN_MUX_REG(4,7),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOA_9,.sig=SIG_LCDin_G1,.enable=P_PIN_MUX_REG(0,6),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOE_8,.sig=SIG_SPDIF_OUT,.enable=P_PIN_MUX_REG(9,0),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOB_7,.sig=SIG_MP0_PLL,.enable=P_PIN_MUX_REG(5,19),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOA_15,.sig=SIG_ENC_3,.enable=P_PIN_MUX_REG(7,3),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOB_14,.sig=SIG_FEC_SOP_OUT,.enable=P_PIN_MUX_REG(3,15),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOD_6,.sig=SIG_TCON_OEV1_B,.enable=P_PIN_MUX_REG(1,15),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOC_13,.sig=SIG_HDMI_CEC,.enable=P_PIN_MUX_REG(1,25),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOC_6,.sig=SIG_TCON_4_A,.enable=P_PIN_MUX_REG(0,16),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOY_3,.sig=SIG_RMII_TX_DATA3,.enable=P_PIN_MUX_REG(6,16),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOZ_0,.sig=SIG_IDQ,.enable=P_PIN_MUX_REG(9,17),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOA_14,.sig=SIG_LCDin_G6,.enable=P_PIN_MUX_REG(0,6),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOE_3,.sig=SIG_I2S_IN_BCLK,.enable=P_PIN_MUX_REG(9,6),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOAO_2,.sig=SIG_UART_TX_PMIC,.enable=P_PIN_MUX_REG(10,26),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOAO_3,.sig=SIG_UART_RTS,.enable=P_PIN_MUX_REG(10,9),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOA_3,.sig=SIG_FEC_D3_A,.enable=P_PIN_MUX_REG(3,5),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOA_9,.sig=SIG_FEC_SOP_A,.enable=P_PIN_MUX_REG(3,1),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOY_12,.sig=SIG_RMII_RX_DATA0,.enable=P_PIN_MUX_REG(6,7),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOX_23,.sig=SIG_ISO7816_CLK,.enable=P_PIN_MUX_REG(4,15),.disable=NOT_EXIST},
+	{.pad=PAD_BOOT_13,.sig=SIG_SPI_NOR_Q_A,.enable=P_PIN_MUX_REG(5,3),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOC_7,.sig=SIG_TCON_CPH1,.enable=P_PIN_MUX_REG(1,4),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOD_0,.sig=SIG_LCD_VGHL_PWM,.enable=P_PIN_MUX_REG(1,29),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOD_9,.sig=SIG_PWM_A,.enable=P_PIN_MUX_REG(3,26),.disable=NOT_EXIST},
+	{.pad=PAD_TEST_N,.sig=SIG_WD_GPIO,.enable=P_PIN_MUX_REG(10,20),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOA_16,.sig=SIG_ENC_4,.enable=P_PIN_MUX_REG(7,4),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOX_32,.sig=SIG_SPI_SS1,.enable=P_PIN_MUX_REG(8,15),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOC_7,.sig=SIG_TCON_CPH50,.enable=P_PIN_MUX_REG(1,11),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOA_23,.sig=SIG_LCDin_B7,.enable=P_PIN_MUX_REG(0,6),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOX_3,.sig=SIG_SD_D3_A,.enable=P_PIN_MUX_REG(8,2),.disable=NOT_EXIST},
+	{.pad=PAD_BOOT_0,.sig=SIG_NAND_IO_0,.enable=P_PIN_MUX_REG(2,26),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOC_9,.sig=SIG_ENC_17,.enable=P_PIN_MUX_REG(7,17),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOD_7,.sig=SIG_TCON_5_B,.enable=P_PIN_MUX_REG(0,27),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOAO_6,.sig=SIG_CLK_OUT,.enable=P_PIN_MUX_REG(10,22),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOA_11,.sig=SIG_LCDin_G3,.enable=P_PIN_MUX_REG(0,6),.disable=NOT_EXIST},
+	{.pad=PAD_BOOT_1,.sig=SIG_I2C_SCL,.enable=P_PIN_MUX_REG(3,31),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOY_2,.sig=SIG_RMII_TX_EN,.enable=P_PIN_MUX_REG(6,17),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOA_19,.sig=SIG_ENC_7,.enable=P_PIN_MUX_REG(7,7),.disable=NOT_EXIST},
+	{.pad=PAD_BOOT_11,.sig=SIG_SDXC_CLK_C,.enable=P_PIN_MUX_REG(4,26),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOB_4,.sig=SIG_FEC_D4_B,.enable=P_PIN_MUX_REG(3,11),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOZ_5,.sig=SIG_D2,.enable=P_PIN_MUX_REG(9,14),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOE_4,.sig=SIG_I2S_OUT_CH0,.enable=P_PIN_MUX_REG(9,4),.disable=NOT_EXIST},
+	{.pad=PAD_BOOT_4,.sig=SIG_NAND_IO_4,.enable=P_PIN_MUX_REG(2,26),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOY_13,.sig=SIG_RMII_MDIO,.enable=P_PIN_MUX_REG(6,6),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOY_0,.sig=SIG_REF_CLK_IN,.enable=P_PIN_MUX_REG(6,31),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOX_20,.sig=SIG_UART_RTS_B,.enable=P_PIN_MUX_REG(4,6),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOX_2,.sig=SIG_SD_D2_A,.enable=P_PIN_MUX_REG(8,3),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOAO_1,.sig=SIG_UART_RX,.enable=P_PIN_MUX_REG(10,11),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOB_8,.sig=SIG_LCD_G0,.enable=P_PIN_MUX_REG(0,3),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOC_7,.sig=SIG_TCON_CPH3,.enable=P_PIN_MUX_REG(1,2),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOA_21,.sig=SIG_ENC_9,.enable=P_PIN_MUX_REG(7,9),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOC_12,.sig=SIG_HDMI_SCL_5V,.enable=P_PIN_MUX_REG(1,24),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOX_26,.sig=SIG_I2C_SCK,.enable=P_PIN_MUX_REG(5,26),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOD_2,.sig=SIG_TCON_STH1_B,.enable=P_PIN_MUX_REG(1,19),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOC_4,.sig=SIG_TCON_OEH,.enable=P_PIN_MUX_REG(1,7),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOB_9,.sig=SIG_FEC_SOP_B,.enable=P_PIN_MUX_REG(3,8),.disable=NOT_EXIST},
+	{.pad=PAD_CARD_4,.sig=SIG_SD_CLK_B,.enable=P_PIN_MUX_REG(2,11),.disable=NOT_EXIST},
+	{.pad=PAD_BOOT_6,.sig=SIG_SDXC_D6_C,.enable=P_PIN_MUX_REG(4,28),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOB_23,.sig=SIG_FEC_D7_OUT,.enable=P_PIN_MUX_REG(3,12),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOC_4,.sig=SIG_TCON_2_A,.enable=P_PIN_MUX_REG(0,14),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOX_27,.sig=SIG_I2C_SDA_slave,.enable=P_PIN_MUX_REG(5,29),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOB_13,.sig=SIG_LCD_G5,.enable=P_PIN_MUX_REG(0,2),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOY_11,.sig=SIG_RMII_RX_DATA1,.enable=P_PIN_MUX_REG(6,8),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOX_1,.sig=SIG_SD_D1_A,.enable=P_PIN_MUX_REG(8,4),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOD_7,.sig=SIG_TCON_CPH2,.enable=P_PIN_MUX_REG(1,13),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOAO_2,.sig=SIG_I2C_SCK,.enable=P_PIN_MUX_REG(10,8),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOB_17,.sig=SIG_LCD_B1,.enable=P_PIN_MUX_REG(0,5),.disable=NOT_EXIST},
+	{.pad=PAD_BOOT_3,.sig=SIG_SDXC_D3_C,.enable=P_PIN_MUX_REG(4,29),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOB_11,.sig=SIG_HDMI_CH0_TMDS,.enable=P_PIN_MUX_REG(5,17),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOZ_11,.sig=SIG_CLK,.enable=P_PIN_MUX_REG(9,13),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOD_0,.sig=SIG_PWM_C,.enable=P_PIN_MUX_REG(2,2),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOC_8,.sig=SIG_TCON_VCOM,.enable=P_PIN_MUX_REG(1,10),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOD_8,.sig=SIG_TCON_VCOM_B,.enable=P_PIN_MUX_REG(1,20),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOX_34,.sig=SIG_SPI_MOSI,.enable=P_PIN_MUX_REG(8,13),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOB_11,.sig=SIG_FEC_FAIL_B,.enable=P_PIN_MUX_REG(3,6),.disable=NOT_EXIST},
+	{.pad=PAD_BOOT_10,.sig=SIG_SDXC_CMD_C,.enable=P_PIN_MUX_REG(4,27),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOX_13,.sig=SIG_UART_TX_A,.enable=P_PIN_MUX_REG(4,13),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOAO_4,.sig=SIG_UART_TX_PMIC,.enable=P_PIN_MUX_REG(10,24),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOAO_5,.sig=SIG_I2C_SDA_SLAVE,.enable=P_PIN_MUX_REG(10,1),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOB_7,.sig=SIG_LCD_R7,.enable=P_PIN_MUX_REG(0,0),.disable=NOT_EXIST},
+	{.pad=PAD_BOOT_4,.sig=SIG_SDXC_D4_C,.enable=P_PIN_MUX_REG(4,28),.disable=NOT_EXIST},
+	{.pad=PAD_CARD_3,.sig=SIG_SDXC_D3_B,.enable=P_PIN_MUX_REG(2,6),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOAO_2,.sig=SIG_UART_CTS,.enable=P_PIN_MUX_REG(10,10),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOB_12,.sig=SIG_LCD_G4,.enable=P_PIN_MUX_REG(0,2),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOD_5,.sig=SIG_TCON_3_B,.enable=P_PIN_MUX_REG(0,25),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOA_13,.sig=SIG_LCDin_G5,.enable=P_PIN_MUX_REG(0,6),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOX_20,.sig=SIG_ISO7816_DATA,.enable=P_PIN_MUX_REG(4,18),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOE_5,.sig=SIG_I2S_OUT_CH1,.enable=P_PIN_MUX_REG(9,3),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOB_16,.sig=SIG_LCD_B0,.enable=P_PIN_MUX_REG(0,5),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOX_9,.sig=SIG_SD_CMD_A,.enable=P_PIN_MUX_REG(8,0),.disable=NOT_EXIST},
+	{.pad=PAD_BOOT_14,.sig=SIG_SPI_NOR_C_A,.enable=P_PIN_MUX_REG(5,2),.disable=NOT_EXIST},
+	{.pad=PAD_BOOT_1,.sig=SIG_SDXC_D1_C,.enable=P_PIN_MUX_REG(4,29),.disable=NOT_EXIST},
+	{.pad=PAD_CARD_0,.sig=SIG_SDXC_D0_B,.enable=P_PIN_MUX_REG(2,7),.disable=NOT_EXIST},
+	{.pad=PAD_BOOT_17,.sig=SIG_SPI_NOR_CS_n_A,.enable=P_PIN_MUX_REG(5,0),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOB_3,.sig=SIG_FEC_D3_B,.enable=P_PIN_MUX_REG(3,11),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOX_28,.sig=SIG_I2C_SCK,.enable=P_PIN_MUX_REG(5,30),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOD_7,.sig=SIG_TCON_CPH50_B,.enable=P_PIN_MUX_REG(1,11),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOX_18,.sig=SIG_I2S_IN_BLCK,.enable=P_PIN_MUX_REG(8,30),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOB_4,.sig=SIG_LCD_R4,.enable=P_PIN_MUX_REG(0,0),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOZ_6,.sig=SIG_D3,.enable=P_PIN_MUX_REG(9,14),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOX_18,.sig=SIG_UART_RX_B,.enable=P_PIN_MUX_REG(4,8),.disable=NOT_EXIST},
+	{.pad=PAD_BOOT_12,.sig=SIG_SPI_NOR_D_A,.enable=P_PIN_MUX_REG(5,1),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOAO_7,.sig=SIG_REMOTE,.enable=P_PIN_MUX_REG(10,0),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOE_3,.sig=SIG_I2S_OUT_BCLK,.enable=P_PIN_MUX_REG(9,5),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOX_5,.sig=SIG_SDXC_D5_A,.enable=P_PIN_MUX_REG(5,12),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOC_8,.sig=SIG_SPDIF_in,.enable=P_PIN_MUX_REG(3,23),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOZ_0,.sig=SIG_FIR,.enable=P_PIN_MUX_REG(9,18),.disable=NOT_EXIST},
+	{.pad=PAD_BOOT_10,.sig=SIG_NAND_CE2,.enable=P_PIN_MUX_REG(2,23),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOC_9,.sig=SIG_TCON_7_A,.enable=P_PIN_MUX_REG(0,19),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOE_1,.sig=SIG_I2S_IN_LR_CLK,.enable=P_PIN_MUX_REG(9,10),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOB_20,.sig=SIG_FEC_D4_OUT,.enable=P_PIN_MUX_REG(3,12),.disable=NOT_EXIST},
+	{.pad=PAD_BOOT_3,.sig=SIG_NAND_IO_3,.enable=P_PIN_MUX_REG(2,26),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOAO_4,.sig=SIG_I2C_SCK,.enable=P_PIN_MUX_REG(10,6),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOB_3,.sig=SIG_SYS_PLL_DIV3,.enable=P_PIN_MUX_REG(5,23),.disable=NOT_EXIST},
+	{.pad=PAD_CARD_1,.sig=SIG_SDXC_D1_B,.enable=P_PIN_MUX_REG(2,6),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOX_2,.sig=SIG_SDXC_D2_A,.enable=P_PIN_MUX_REG(5,13),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOE_2,.sig=SIG_I2S_OUT_MCLK,.enable=P_PIN_MUX_REG(9,7),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOA_27,.sig=SIG_ENC_15,.enable=P_PIN_MUX_REG(7,15),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOA_6,.sig=SIG_FEC_D6_A,.enable=P_PIN_MUX_REG(3,5),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOA_10,.sig=SIG_LCDin_G2,.enable=P_PIN_MUX_REG(0,6),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOY_4,.sig=SIG_RMII_TX_DATA2,.enable=P_PIN_MUX_REG(6,15),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOX_18,.sig=SIG_I2S_OUT_BCLK,.enable=P_PIN_MUX_REG(8,26),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOC_2,.sig=SIG_TCON_0_A,.enable=P_PIN_MUX_REG(0,12),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOX_22,.sig=SIG_UART_RX_C,.enable=P_PIN_MUX_REG(4,2),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOB_3,.sig=SIG_LCD_R3,.enable=P_PIN_MUX_REG(0,0),.disable=NOT_EXIST},
+	{.pad=PAD_BOOT_15,.sig=SIG_NAND_REn_WR,.enable=P_PIN_MUX_REG(2,18),.disable=NOT_EXIST},
+	{.pad=PAD_BOOT_7,.sig=SIG_NAND_IO_7,.enable=P_PIN_MUX_REG(2,26),.disable=NOT_EXIST},
+	{.pad=PAD_BOOT_11,.sig=SIG_SD_CLK_C,.enable=P_PIN_MUX_REG(6,24),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOAO_2,.sig=SIG_I2C_CLK_SLAVE,.enable=P_PIN_MUX_REG(10,4),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOX_3,.sig=SIG_SDXC_D3_A,.enable=P_PIN_MUX_REG(5,13),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOX_35,.sig=SIG_SPI_MISO,.enable=P_PIN_MUX_REG(8,12),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOX_17,.sig=SIG_I2S_OUT_MCLK,.enable=P_PIN_MUX_REG(8,27),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOA_0,.sig=SIG_FEC_D0_A,.enable=P_PIN_MUX_REG(3,4),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOX_7,.sig=SIG_PCM_CLK,.enable=P_PIN_MUX_REG(3,27),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOB_22,.sig=SIG_FEC_D6_OUT,.enable=P_PIN_MUX_REG(3,12),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOA_24,.sig=SIG_LCDin_CLK,.enable=P_PIN_MUX_REG(0,7),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOAO_11,.sig=SIG_CLK_OUT,.enable=P_PIN_MUX_REG(10,21),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOX_0,.sig=SIG_SDXC_D0_A,.enable=P_PIN_MUX_REG(5,14),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOY_1,.sig=SIG_RMII_TX_CLK,.enable=P_PIN_MUX_REG(6,18),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOB_0,.sig=SIG_LCD_R0,.enable=P_PIN_MUX_REG(0,1),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOX_23,.sig=SIG_UART_CTS_C,.enable=P_PIN_MUX_REG(4,1),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOA_26,.sig=SIG_ENC_14,.enable=P_PIN_MUX_REG(7,14),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOB_7,.sig=SIG_FEC_D7_B,.enable=P_PIN_MUX_REG(3,11),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOA_4,.sig=SIG_LCDin_R4,.enable=P_PIN_MUX_REG(0,6),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOX_30,.sig=SIG_SPI_RDYn,.enable=P_PIN_MUX_REG(8,17),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOA_15,.sig=SIG_LCDin_G7,.enable=P_PIN_MUX_REG(0,6),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOY_0,.sig=SIG_REF_CLK_OUT,.enable=P_PIN_MUX_REG(6,30),.disable=NOT_EXIST},
+	{.pad=PAD_CARD_2,.sig=SIG_SD_D2_B,.enable=P_PIN_MUX_REG(2,13),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOZ_3,.sig=SIG_D0,.enable=P_PIN_MUX_REG(9,14),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOD_3,.sig=SIG_TCON_1_B,.enable=P_PIN_MUX_REG(0,23),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOX_12,.sig=SIG_CLK_OUT,.enable=P_PIN_MUX_REG(3,21),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOX_18,.sig=SIG_ISO7816_RESET,.enable=P_PIN_MUX_REG(4,20),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOA_23,.sig=SIG_ENC_11,.enable=P_PIN_MUX_REG(7,11),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOB_1,.sig=SIG_FEC_D1_B,.enable=P_PIN_MUX_REG(3,11),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOA_18,.sig=SIG_LCDin_B2,.enable=P_PIN_MUX_REG(0,6),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOZ_7,.sig=SIG_D4,.enable=P_PIN_MUX_REG(9,14),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOX_30,.sig=SIG_I2C_SCK_slave,.enable=P_PIN_MUX_REG(8,19),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOX_29,.sig=SIG_I2C_SDA_slave,.enable=P_PIN_MUX_REG(8,20),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOX_20,.sig=SIG_PCM_IN,.enable=P_PIN_MUX_REG(4,22),.disable=NOT_EXIST},
+	{.pad=PAD_CARD_4,.sig=SIG_SDXC_CLK_B,.enable=P_PIN_MUX_REG(2,5),.disable=NOT_EXIST},
+	{.pad=PAD_CARD_1,.sig=SIG_SD_D1_B,.enable=P_PIN_MUX_REG(2,14),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOC_7,.sig=SIG_TCON_5_A,.enable=P_PIN_MUX_REG(0,17),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOA_13,.sig=SIG_ENC_1,.enable=P_PIN_MUX_REG(7,1),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOX_20,.sig=SIG_I2S_IN_CH0,.enable=P_PIN_MUX_REG(8,28),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOA_1,.sig=SIG_LCDin_R1,.enable=P_PIN_MUX_REG(0,6),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOA_12,.sig=SIG_LCDin_G4,.enable=P_PIN_MUX_REG(0,6),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOX_19,.sig=SIG_I2S_OUT_LR_CLK,.enable=P_PIN_MUX_REG(8,25),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOB_21,.sig=SIG_LCD_B5,.enable=P_PIN_MUX_REG(0,4),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOX_29,.sig=SIG_SPI_SS2,.enable=P_PIN_MUX_REG(8,18),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOX_17,.sig=SIG_ISO7816_DET,.enable=P_PIN_MUX_REG(4,21),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOA_4,.sig=SIG_FEC_D4_A,.enable=P_PIN_MUX_REG(3,5),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOA_22,.sig=SIG_ENC_10,.enable=P_PIN_MUX_REG(7,10),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOX_15,.sig=SIG_UART_CTS_A,.enable=P_PIN_MUX_REG(4,11),.disable=NOT_EXIST},
+	{.pad=PAD_BOOT_11,.sig=SIG_NAND_RB1,.enable=P_PIN_MUX_REG(2,16),.disable=NOT_EXIST},
+	{.pad=PAD_BOOT_1,.sig=SIG_NAND_IO_1,.enable=P_PIN_MUX_REG(2,26),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOB_8,.sig=SIG_MP1_PLL,.enable=P_PIN_MUX_REG(5,18),.disable=NOT_EXIST},
+	{.pad=PAD_CARD_0,.sig=SIG_SD_D0_B,.enable=P_PIN_MUX_REG(2,15),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOX_17,.sig=SIG_PCM_CLK,.enable=P_PIN_MUX_REG(4,25),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOC_2,.sig=SIG_TCON_STH1,.enable=P_PIN_MUX_REG(1,9),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOB_5,.sig=SIG_VID_PLL,.enable=P_PIN_MUX_REG(5,21),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOX_25,.sig=SIG_I2C_SDA_slave,.enable=P_PIN_MUX_REG(5,25),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOA_4,.sig=SIG_FEC_CLK_C,.enable=P_PIN_MUX_REG(6,22),.disable=NOT_EXIST},
+	{.pad=PAD_BOOT_3,.sig=SIG_SD_D3_C,.enable=P_PIN_MUX_REG(6,26),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOD_1,.sig=SIG_LED_BL_PWM,.enable=P_PIN_MUX_REG(1,28),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOX_24,.sig=SIG_UART_RX_B,.enable=P_PIN_MUX_REG(4,4),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOD_8,.sig=SIG_TCON_6_B,.enable=P_PIN_MUX_REG(0,28),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOA_14,.sig=SIG_ENC_2,.enable=P_PIN_MUX_REG(7,2),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOX_28,.sig=SIG_I2C_SCK_slave,.enable=P_PIN_MUX_REG(5,28),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOB_20,.sig=SIG_LCD_B4,.enable=P_PIN_MUX_REG(0,4),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOA_6,.sig=SIG_LCDin_R6,.enable=P_PIN_MUX_REG(0,6),.disable=NOT_EXIST},
+	{.pad=PAD_BOOT_5,.sig=SIG_NAND_IO_5,.enable=P_PIN_MUX_REG(2,26),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOB_5,.sig=SIG_FEC_D5_B,.enable=P_PIN_MUX_REG(3,11),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOB_21,.sig=SIG_FEC_D5_OUT,.enable=P_PIN_MUX_REG(3,12),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOAO_3,.sig=SIG_I2C_SDA_SLAVE,.enable=P_PIN_MUX_REG(10,3),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOZ_4,.sig=SIG_D1,.enable=P_PIN_MUX_REG(9,14),.disable=NOT_EXIST},
+	{.pad=PAD_BOOT_2,.sig=SIG_SD_D2_C,.enable=P_PIN_MUX_REG(6,27),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOA_17,.sig=SIG_ENC_5,.enable=P_PIN_MUX_REG(7,5),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOX_25,.sig=SIG_I2C_SDA,.enable=P_PIN_MUX_REG(5,27),.disable=NOT_EXIST},
+	{.pad=PAD_BOOT_14,.sig=SIG_NAND_WEn_CLK,.enable=P_PIN_MUX_REG(2,19),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOB_17,.sig=SIG_FEC_D1_OUT,.enable=P_PIN_MUX_REG(3,12),.disable=NOT_EXIST},
+	{.pad=PAD_BOOT_8,.sig=SIG_NAND_CE0,.enable=P_PIN_MUX_REG(2,25),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOA_7,.sig=SIG_FEC_FAIL_C,.enable=P_PIN_MUX_REG(6,19),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOC_0,.sig=SIG_VGA_HS,.enable=P_PIN_MUX_REG(0,21),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOA_20,.sig=SIG_LCDin_B4,.enable=P_PIN_MUX_REG(0,6),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOZ_8,.sig=SIG_D5,.enable=P_PIN_MUX_REG(9,14),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOZ_12,.sig=SIG_CLK_OUT,.enable=P_PIN_MUX_REG(9,12),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOX_4,.sig=SIG_PCM_OUT,.enable=P_PIN_MUX_REG(3,30),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOC_5,.sig=SIG_TCON_3_A,.enable=P_PIN_MUX_REG(0,15),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOA_3,.sig=SIG_LCDin_R3,.enable=P_PIN_MUX_REG(0,6),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOC_7,.sig=SIG_TCON_CPH2,.enable=P_PIN_MUX_REG(1,3),.disable=NOT_EXIST},
+	{.pad=PAD_BOOT_1,.sig=SIG_SD_D1_C,.enable=P_PIN_MUX_REG(6,28),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOC_11,.sig=SIG_HDMI_SDA_5V,.enable=P_PIN_MUX_REG(1,23),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOB_13,.sig=SIG_FEC_D_VALID_OUT,.enable=P_PIN_MUX_REG(3,16),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOA_25,.sig=SIG_LCDin_HS,.enable=P_PIN_MUX_REG(0,8),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOY_5,.sig=SIG_RMII_TX_DATA1,.enable=P_PIN_MUX_REG(6,14),.disable=NOT_EXIST},
+	{.pad=PAD_CARD_5,.sig=SIG_SD_CMD_B,.enable=P_PIN_MUX_REG(2,10),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOA_18,.sig=SIG_ENC_6,.enable=P_PIN_MUX_REG(7,6),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOB_19,.sig=SIG_FEC_D3_OUT,.enable=P_PIN_MUX_REG(3,12),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOA_2,.sig=SIG_FEC_D2_A,.enable=P_PIN_MUX_REG(3,5),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOB_15,.sig=SIG_LCD_G7,.enable=P_PIN_MUX_REG(0,2),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOX_17,.sig=SIG_UART_TX_B,.enable=P_PIN_MUX_REG(4,9),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOD_5,.sig=SIG_TCON_CPV1_B,.enable=P_PIN_MUX_REG(1,16),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOA_17,.sig=SIG_LCDin_B1,.enable=P_PIN_MUX_REG(0,6),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOA_8,.sig=SIG_LCDin_G0,.enable=P_PIN_MUX_REG(0,6),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOB_19,.sig=SIG_LCD_B3,.enable=P_PIN_MUX_REG(0,4),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOD_7,.sig=SIG_TCON_CPH1,.enable=P_PIN_MUX_REG(1,14),.disable=NOT_EXIST},
+	{.pad=PAD_BOOT_7,.sig=SIG_SDXC_D7_C,.enable=P_PIN_MUX_REG(4,28),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOX_24,.sig=SIG_UART_RTS_C,.enable=P_PIN_MUX_REG(4,0),.disable=NOT_EXIST},
+	{.pad=PAD_BOOT_11,.sig=SIG_NAND_CE3,.enable=P_PIN_MUX_REG(2,22),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOX_21,.sig=SIG_ISO7816_DET,.enable=P_PIN_MUX_REG(4,17),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOX_30,.sig=SIG_I2C_SCK,.enable=P_PIN_MUX_REG(8,21),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOB_9,.sig=SIG_LCD_G1,.enable=P_PIN_MUX_REG(0,3),.disable=NOT_EXIST},
+	{.pad=PAD_BOOT_0,.sig=SIG_SD_D0_C,.enable=P_PIN_MUX_REG(6,29),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOB_10,.sig=SIG_FCLK_DIV5,.enable=P_PIN_MUX_REG(5,16),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOD_6,.sig=SIG_TCON_4_B,.enable=P_PIN_MUX_REG(0,26),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOX_27,.sig=SIG_I2C_SDA,.enable=P_PIN_MUX_REG(5,31),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOC_5,.sig=SIG_TCON_CPV1,.enable=P_PIN_MUX_REG(1,6),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOAO_3,.sig=SIG_UART_RX_PMIC,.enable=P_PIN_MUX_REG(10,25),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOA_20,.sig=SIG_ENC_8,.enable=P_PIN_MUX_REG(7,8),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOA_0,.sig=SIG_LCDin_R0,.enable=P_PIN_MUX_REG(0,6),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOD_3,.sig=SIG_TCON_STV1_B,.enable=P_PIN_MUX_REG(1,18),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOC_3,.sig=SIG_TCON_STV1,.enable=P_PIN_MUX_REG(1,8),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOD_1,.sig=SIG_PWM_D,.enable=P_PIN_MUX_REG(2,3),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOX_21,.sig=SIG_UART_TX_C,.enable=P_PIN_MUX_REG(4,3),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOE_1,.sig=SIG_I2S_OUT_LR_CLK,.enable=P_PIN_MUX_REG(9,9),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOX_8,.sig=SIG_SDXC_CLK_A,.enable=P_PIN_MUX_REG(5,11),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOA_27,.sig=SIG_LCDin_DE,.enable=P_PIN_MUX_REG(0,10),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOB_15,.sig=SIG_FEC_CLK_OUT,.enable=P_PIN_MUX_REG(3,14),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOB_14,.sig=SIG_LCD_G6,.enable=P_PIN_MUX_REG(0,2),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOA_5,.sig=SIG_FEC_SOP_C,.enable=P_PIN_MUX_REG(6,21),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOAO_3,.sig=SIG_I2C_SDA,.enable=P_PIN_MUX_REG(10,7),.disable=NOT_EXIST},
+	{.pad=PAD_BOOT_10,.sig=SIG_NAND_RB0,.enable=P_PIN_MUX_REG(2,17),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOY_9,.sig=SIG_RMII_RX_DATA3,.enable=P_PIN_MUX_REG(6,10),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOB_18,.sig=SIG_LCD_B2,.enable=P_PIN_MUX_REG(0,4),.disable=NOT_EXIST},
+	{.pad=PAD_BOOT_5,.sig=SIG_SDXC_D5_C,.enable=P_PIN_MUX_REG(4,28),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOB_6,.sig=SIG_VID2_PLL,.enable=P_PIN_MUX_REG(5,20),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOA_10,.sig=SIG_FEC_D_VALID_A,.enable=P_PIN_MUX_REG(3,2),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOA_22,.sig=SIG_LCDin_B6,.enable=P_PIN_MUX_REG(0,6),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOC_15,.sig=SIG_CLK_OUT,.enable=P_PIN_MUX_REG(3,22),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOX_19,.sig=SIG_PCM_OUT,.enable=P_PIN_MUX_REG(4,23),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOB_6,.sig=SIG_LCD_R6,.enable=P_PIN_MUX_REG(0,0),.disable=NOT_EXIST},
+	{.pad=PAD_BOOT_2,.sig=SIG_SDXC_D2_C,.enable=P_PIN_MUX_REG(4,29),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOD_7,.sig=SIG_TCON_CPH3,.enable=P_PIN_MUX_REG(1,12),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOB_11,.sig=SIG_LCD_G3,.enable=P_PIN_MUX_REG(0,2),.disable=NOT_EXIST},
+	{.pad=PAD_BOOT_10,.sig=SIG_SD_CMD_C,.enable=P_PIN_MUX_REG(6,25),.disable=NOT_EXIST},
+	{.pad=PAD_GPIOZ_9,.sig=SIG_D6,.enable=P_PIN_MUX_REG(9,14),.disable=NOT_EXIST},
+};
+static const char * pad_name[]={
+	[184]="GPIOAO_2",
+	[150]="GPIOB_20",
+	[185]="GPIOAO_3",
+	[151]="GPIOB_21",
+	[186]="GPIOAO_4",
+	[152]="GPIOB_22",
+	[187]="GPIOAO_5",
+	[153]="GPIOB_23",
+	[188]="GPIOAO_6",
+	[189]="GPIOAO_7",
+	[190]="GPIOAO_8",
+	[191]="GPIOAO_9",
+	[23]="GPIOE_10",
+	[24]="GPIOE_11",
+	[51]="GPIOX_10",
+	[41]="GPIOX_0",
+	[192]="GPIOAO_10",
+	[52]="GPIOX_11",
+	[42]="GPIOX_1",
+	[193]="GPIOAO_11",
+	[53]="GPIOX_12",
+	[43]="GPIOX_2",
+	[54]="GPIOX_13",
+	[44]="GPIOX_3",
+	[154]="GPIOA_0",
+	[55]="GPIOX_14",
+	[45]="GPIOX_4",
+	[155]="GPIOA_1",
+	[56]="GPIOX_15",
+	[46]="GPIOX_5",
+	[156]="GPIOA_2",
+	[57]="GPIOX_16",
+	[47]="GPIOX_6",
+	[157]="GPIOA_3",
+	[71]="GPIOX_30",
+	[58]="GPIOX_17",
+	[48]="GPIOX_7",
+	[194]="TEST_N",
+	[158]="GPIOA_4",
+	[72]="GPIOX_31",
+	[59]="GPIOX_18",
+	[49]="GPIOX_8",
+	[159]="GPIOA_5",
+	[95]="GPIOD_0",
+	[73]="GPIOX_32",
+	[60]="GPIOX_19",
+	[50]="GPIOX_9",
+	[160]="GPIOA_6",
+	[96]="GPIOD_1",
+	[74]="GPIOX_33",
+	[161]="GPIOA_7",
+	[97]="GPIOD_2",
+	[75]="GPIOX_34",
+	[162]="GPIOA_8",
+	[98]="GPIOD_3",
+	[76]="GPIOX_35",
+	[163]="GPIOA_9",
+	[99]="GPIOD_4",
+	[164]="GPIOA_10",
+	[100]="GPIOD_5",
+	[165]="GPIOA_11",
+	[101]="GPIOD_6",
+	[166]="GPIOA_12",
+	[102]="GPIOD_7",
+	[167]="GPIOA_13",
+	[103]="GPIOD_8",
+	[168]="GPIOA_14",
+	[104]="GPIOD_9",
+	[169]="GPIOA_15",
+	[170]="GPIOA_16",
+	[171]="GPIOA_17",
+	[172]="GPIOA_18",
+	[173]="GPIOA_19",
+	[35]="GPIOY_10",
+	[36]="GPIOY_11",
+	[37]="GPIOY_12",
+	[38]="GPIOY_13",
+	[39]="GPIOY_14",
+	[40]="GPIOY_15",
+	[140]="GPIOB_10",
+	[141]="GPIOB_11",
+	[142]="GPIOB_12",
+	[143]="GPIOB_13",
+	[25]="GPIOY_0",
+	[144]="GPIOB_14",
+	[26]="GPIOY_1",
+	[145]="GPIOB_15",
+	[27]="GPIOY_2",
+	[146]="GPIOB_16",
+	[28]="GPIOY_3",
+	[147]="GPIOB_17",
+	[130]="GPIOB_0",
+	[29]="GPIOY_4",
+	[148]="GPIOB_18",
+	[131]="GPIOB_1",
+	[30]="GPIOY_5",
+	[149]="GPIOB_19",
+	[132]="GPIOB_2",
+	[31]="GPIOY_6",
+	[133]="GPIOB_3",
+	[32]="GPIOY_7",
+	[134]="GPIOB_4",
+	[33]="GPIOY_8",
+	[135]="GPIOB_5",
+	[34]="GPIOY_9",
+	[13]="GPIOE_0",
+	[136]="GPIOB_6",
+	[10]="GPIOZ_10",
+	[14]="GPIOE_1",
+	[137]="GPIOB_7",
+	[11]="GPIOZ_11",
+	[15]="GPIOE_2",
+	[138]="GPIOB_8",
+	[12]="GPIOZ_12",
+	[16]="GPIOE_3",
+	[139]="GPIOB_9",
+	[17]="GPIOE_4",
+	[18]="GPIOE_5",
+	[19]="GPIOE_6",
+	[20]="GPIOE_7",
+	[77]="BOOT_0",
+	[21]="GPIOE_8",
+	[78]="BOOT_1",
+	[22]="GPIOE_9",
+	[79]="BOOT_2",
+	[80]="BOOT_3",
+	[81]="BOOT_4",
+	[82]="BOOT_5",
+	[83]="BOOT_6",
+	[61]="GPIOX_20",
+	[115]="GPIOC_10",
+	[84]="BOOT_7",
+	[62]="GPIOX_21",
+	[116]="GPIOC_11",
+	[85]="BOOT_8",
+	[63]="GPIOX_22",
+	[117]="GPIOC_12",
+	[86]="BOOT_9",
+	[64]="GPIOX_23",
+	[118]="GPIOC_13",
+	[65]="GPIOX_24",
+	[119]="GPIOC_14",
+	[66]="GPIOX_25",
+	[120]="GPIOC_15",
+	[67]="GPIOX_26",
+	[68]="GPIOX_27",
+	[69]="GPIOX_28",
+	[70]="GPIOX_29",
+	[174]="GPIOA_20",
+	[175]="GPIOA_21",
+	[176]="GPIOA_22",
+	[177]="GPIOA_23",
+	[178]="GPIOA_24",
+	[179]="GPIOA_25",
+	[180]="GPIOA_26",
+	[87]="BOOT_10",
+	[181]="GPIOA_27",
+	[88]="BOOT_11",
+	[0]="GPIOZ_0",
+	[89]="BOOT_12",
+	[1]="GPIOZ_1",
+	[121]="CARD_0",
+	[90]="BOOT_13",
+	[2]="GPIOZ_2",
+	[122]="CARD_1",
+	[91]="BOOT_14",
+	[3]="GPIOZ_3",
+	[123]="CARD_2",
+	[105]="GPIOC_0",
+	[92]="BOOT_15",
+	[4]="GPIOZ_4",
+	[124]="CARD_3",
+	[106]="GPIOC_1",
+	[93]="BOOT_16",
+	[5]="GPIOZ_5",
+	[125]="CARD_4",
+	[107]="GPIOC_2",
+	[94]="BOOT_17",
+	[6]="GPIOZ_6",
+	[126]="CARD_5",
+	[108]="GPIOC_3",
+	[7]="GPIOZ_7",
+	[127]="CARD_6",
+	[109]="GPIOC_4",
+	[8]="GPIOZ_8",
+	[128]="CARD_7",
+	[110]="GPIOC_5",
+	[9]="GPIOZ_9",
+	[129]="CARD_8",
+	[111]="GPIOC_6",
+	[112]="GPIOC_7",
+	[113]="GPIOC_8",
+	[114]="GPIOC_9",
+	[182]="GPIOAO_0",
+	[183]="GPIOAO_1",
+	[PAD_MAX_PADS]=NULL
+};
+static const char * sig_name[]={
+	[108]="SDXC_D7_C",
+	[26]="REF_CLK_OUT",
+	[314]="UART_RX_PMIC",
+	[259]="FEC_D5_A",
+	[274]="FEC_FAIL_A",
+	[202]="FEC_D5_B",
+	[81]="I2C_SCK_slave",
+	[220]="FEC_FAIL_B",
+	[173]="TCON_7_A",
+	[3]="VS",
+	[266]="FEC_FAIL_C",
+	[152]="TCON_7_B",
+	[168]="SPDIF_in",
+	[61]="UART_TX_A",
+	[276]="ENC_0",
+	[65]="UART_TX_B",
+	[278]="ENC_1",
+	[74]="UART_TX_C",
+	[280]="ENC_2",
+	[282]="ENC_3",
+	[157]="TCON_STH1",
+	[151]="PWM_A",
+	[57]="SD_CLK_A",
+	[28]="RMII_TX_EN",
+	[284]="ENC_4",
+	[231]="FEC_D0_OUT",
+	[186]="SD_CLK_B",
+	[154]="PWM_B",
+	[80]="I2C_SCK",
+	[17]="I2S_OUT_MCLK",
+	[286]="ENC_5",
+	[129]="PWM_C",
+	[116]="SD_CLK_C",
+	[95]="I2C_SCL",
+	[288]="ENC_6",
+	[207]="VID2_PLL",
+	[131]="PWM_D",
+	[18]="I2S_IN_BCLK",
+	[290]="ENC_7",
+	[292]="ENC_8",
+	[294]="ENC_9",
+	[317]="WD_GPIO",
+	[71]="ISO7816_CLK",
+	[198]="SYS_PLL_DIV3",
+	[309]="UART_RX",
+	[34]="RMII_RX_DV",
+	[285]="LCDin_B0",
+	[91]="NAND_IO_0",
+	[86]="SPI_SCLK",
+	[38]="RMII_RX_DATA0",
+	[287]="LCDin_B1",
+	[120]="SPI_NOR_D_A",
+	[94]="NAND_IO_1",
+	[37]="RMII_RX_DATA1",
+	[289]="LCDin_B2",
+	[98]="NAND_IO_2",
+	[36]="RMII_RX_DATA2",
+	[20]="I2S_OUT_CH0",
+	[291]="LCDin_B3",
+	[101]="NAND_IO_3",
+	[35]="RMII_RX_DATA3",
+	[21]="I2S_OUT_CH1",
+	[293]="LCDin_B4",
+	[115]="NAND_RB0",
+	[103]="NAND_IO_4",
+	[22]="I2S_OUT_CH2",
+	[295]="LCDin_B5",
+	[119]="NAND_RB1",
+	[105]="NAND_IO_5",
+	[23]="I2S_OUT_CH3",
+	[308]="UART_TX",
+	[297]="LCDin_B6",
+	[272]="FEC_D_VALID_A",
+	[153]="VGA_HS",
+	[107]="NAND_IO_6",
+	[299]="LCDin_B7",
+	[217]="FEC_D_VALID_B",
+	[109]="NAND_IO_7",
+	[63]="UART_CTS_A",
+	[263]="FEC_D_VALID_C",
+	[241]="FEC_D5_OUT",
+	[216]="MP2_PLL",
+	[70]="UART_CTS_B",
+	[76]="UART_CTS_C",
+	[149]="TCON_VCOM_B",
+	[41]="SD_D0_A",
+	[178]="SD_D0_B",
+	[142]="TCON_OEV1_B",
+	[79]="I2C_SDA_slave",
+	[46]="SDXC_D2_A",
+	[4]="D0",
+	[227]="FEC_SOP_OUT",
+	[183]="SDXC_D2_B",
+	[89]="SD_D0_C",
+	[5]="D1",
+	[97]="SDXC_D2_C",
+	[6]="D2",
+	[247]="FEC_D0_A",
+	[232]="LCD_B0",
+	[7]="D3",
+	[234]="LCD_B1",
+	[190]="FEC_D0_B",
+	[145]="TCON_CPH1",
+	[47]="SD_D3_A",
+	[8]="D4",
+	[254]="FEC_D0_C",
+	[236]="LCD_B2",
+	[184]="SD_D3_B",
+	[160]="TCON_2_A",
+	[146]="TCON_CPH2",
+	[51]="SDXC_D5_A",
+	[9]="D5",
+	[238]="LCD_B3",
+	[147]="TCON_CPH3",
+	[137]="TCON_2_B",
+	[99]="SD_D3_C",
+	[10]="D6",
+	[240]="LCD_B4",
+	[233]="FEC_D1_OUT",
+	[104]="SDXC_D5_C",
+	[11]="D7",
+	[253]="FEC_D3_A",
+	[242]="LCD_B5",
+	[244]="LCD_B6",
+	[204]="VID_PLL",
+	[196]="FEC_D3_B",
+	[246]="LCD_B7",
+	[166]="TCON_5_A",
+	[143]="TCON_5_B",
+	[296]="ENC_10",
+	[262]="FEC_D6_A",
+	[298]="ENC_11",
+	[205]="FEC_D6_B",
+	[126]="NAND_REn_WR",
+	[300]="ENC_12",
+	[307]="LCDin_DE",
+	[302]="ENC_13",
+	[301]="LCDin_CLK",
+	[132]="LED_BL_PWM",
+	[128]="SPI_NOR_CS_n_A",
+	[39]="RMII_MDIO",
+	[304]="ENC_14",
+	[27]="RMII_TX_CLK",
+	[306]="ENC_15",
+	[150]="ENC_16",
+	[310]="UART_CTS",
+	[172]="ENC_17",
+	[165]="TCON_OEV1",
+	[73]="ISO7816_DATA",
+	[52]="PCM_IN",
+	[0]="FIR",
+	[201]="DDR_PLL",
+	[125]="NAND_WEn_CLK",
+	[83]="SPI_RDYn",
+	[50]="PCM_OUT",
+	[123]="NAND_CLE",
+	[243]="FEC_D6_OUT",
+	[222]="HDMI_CH0_TMDS",
+	[56]="PCM_CLK",
+	[159]="TCON_STV1",
+	[16]="I2S_OUT_LR_CLK",
+	[67]="I2S_IN_BLCK",
+	[15]="I2S_IN_LR_CLK",
+	[84]="SPI_SS0",
+	[85]="SPI_SS1",
+	[24]="SPDIF_OUT",
+	[82]="SPI_SS2",
+	[229]="FEC_CLK_OUT",
+	[174]="HDMI_HPD_5V",
+	[127]="NAND_DQS",
+	[78]="I2C_SDA",
+	[235]="FEC_D2_OUT",
+	[42]="SDXC_D0_A",
+	[179]="SDXC_D0_B",
+	[110]="NAND_CE0",
+	[90]="SDXC_D0_C",
+	[111]="NAND_CE1",
+	[155]="VGA_VS",
+	[138]="TCON_OEH_B",
+	[114]="NAND_CE2",
+	[43]="SD_D1_A",
+	[303]="LCDin_HS",
+	[248]="LCDin_R0",
+	[180]="SD_D1_B",
+	[156]="TCON_0_A",
+	[118]="NAND_CE3",
+	[48]="SDXC_D3_A",
+	[313]="UART_RTS",
+	[250]="LCDin_R1",
+	[185]="SDXC_D3_B",
+	[133]="TCON_0_B",
+	[92]="SD_D1_C",
+	[268]="FEC_CLK_A",
+	[252]="LCDin_R2",
+	[100]="SDXC_D3_C",
+	[62]="UART_RX_A",
+	[255]="LCDin_R3",
+	[249]="FEC_D1_A",
+	[211]="FEC_CLK_B",
+	[68]="UART_RX_B",
+	[258]="LCDin_R4",
+	[257]="FEC_CLK_C",
+	[192]="FEC_D1_B",
+	[75]="UART_RX_C",
+	[69]="ISO7816_RESET",
+	[270]="FEC_SOP_A",
+	[261]="LCDin_R5",
+	[162]="TCON_3_A",
+	[130]="LCD_VGHL_PWM",
+	[64]="UART_RTS_A",
+	[53]="SDXC_D6_A",
+	[2]="HS",
+	[264]="LCDin_R6",
+	[214]="FEC_SOP_B",
+	[139]="TCON_3_B",
+	[72]="UART_RTS_B",
+	[267]="LCDin_R7",
+	[260]="FEC_SOP_C",
+	[106]="SDXC_D6_C",
+	[77]="UART_RTS_C",
+	[256]="FEC_D4_A",
+	[60]="SDXC_CMD_A",
+	[199]="FEC_D4_B",
+	[189]="SDXC_CMD_B",
+	[163]="TCON_CPV1",
+	[122]="SPI_NOR_Q_A",
+	[245]="FEC_D7_OUT",
+	[169]="TCON_6_A",
+	[161]="TCON_OEH",
+	[113]="SDXC_CMD_C",
+	[316]="I2C_SCK_SLAVE",
+	[148]="TCON_6_B",
+	[88]="SPI_MISO",
+	[175]="HDMI_SDA_5V",
+	[318]="REMOTE",
+	[265]="FEC_D7_A",
+	[208]="FEC_D7_B",
+	[171]="SPDIF_out",
+	[191]="LCD_R0",
+	[87]="SPI_MOSI",
+	[193]="LCD_R1",
+	[195]="LCD_R2",
+	[170]="TCON_VCOM",
+	[40]="RMII_MDC",
+	[197]="LCD_R3",
+	[121]="NAND_ALE",
+	[33]="RMII_RX_CLK",
+	[19]="I2S_OUT_BCLK",
+	[200]="LCD_R4",
+	[203]="LCD_R5",
+	[237]="FEC_D3_OUT",
+	[210]="MP0_PLL",
+	[206]="LCD_R6",
+	[312]="I2C_CLK_SLAVE",
+	[209]="LCD_R7",
+	[269]="LCDin_G0",
+	[271]="LCDin_G1",
+	[219]="FCLK_DIV5",
+	[176]="HDMI_SCL_5V",
+	[1]="IDQ",
+	[273]="LCDin_G2",
+	[14]="I2S_IN_CH0",
+	[275]="LCDin_G3",
+	[124]="SPI_NOR_C_A",
+	[277]="LCDin_G4",
+	[311]="UART_TX_PMIC",
+	[279]="LCDin_G5",
+	[281]="LCDin_G6",
+	[283]="LCDin_G7",
+	[66]="ISO7816_DET",
+	[59]="SD_CMD_A",
+	[223]="FEC_FAIL_OUT",
+	[188]="SD_CMD_B",
+	[54]="PCM_FS",
+	[25]="REF_CLK_IN",
+	[112]="SD_CMD_C",
+	[58]="SDXC_CLK_A",
+	[187]="SDXC_CLK_B",
+	[144]="TCON_CPH50_B",
+	[167]="TCON_CPH50",
+	[117]="SDXC_CLK_C",
+	[12]="CLK",
+	[140]="TCON_CPV1_B",
+	[44]="SDXC_D1_A",
+	[212]="LCD_G0",
+	[181]="SDXC_D1_B",
+	[315]="I2C_SDA_SLAVE",
+	[215]="LCD_G1",
+	[93]="SDXC_D1_C",
+	[218]="LCD_G2",
+	[32]="RMII_TX_DATA0",
+	[221]="LCD_G3",
+	[45]="SD_D2_A",
+	[31]="RMII_TX_DATA1",
+	[224]="LCD_G4",
+	[182]="SD_D2_B",
+	[158]="TCON_1_A",
+	[49]="SDXC_D4_A",
+	[30]="RMII_TX_DATA2",
+	[226]="LCD_G5",
+	[177]="HDMI_CEC",
+	[136]="TCON_STV1_B",
+	[135]="TCON_1_B",
+	[96]="SD_D2_C",
+	[13]="CLK_OUT",
+	[29]="RMII_TX_DATA3",
+	[228]="LCD_G6",
+	[102]="SDXC_D4_C",
+	[251]="FEC_D2_A",
+	[230]="LCD_G7",
+	[225]="FEC_D_VALID_OUT",
+	[194]="FEC_D2_B",
+	[134]="TCON_STH1_B",
+	[305]="LCDin_VS",
+	[164]="TCON_4_A",
+	[55]="SDXC_D7_A",
+	[239]="FEC_D4_OUT",
+	[213]="MP1_PLL",
+	[141]="TCON_4_B",
+	[SIG_GPIOIN]="GPIOIN",
+	[SIG_GPIOOUT]="GPIOOUT",
+	[SIG_MAX_SIGS]=NULL
+};
+/* GPIO operation part */
+static unsigned pad_gpio_bit[]={
+	[PAD_GPIOD_6]=P_GPIO_OEN(2,22),
+	[PAD_BOOT_4]=P_GPIO_OEN(3,4),
+	[PAD_GPIOC_15]=P_GPIO_OEN(2,15),
+	[PAD_GPIOE_11]=P_GPIO_OEN(6,11),
+	[PAD_GPIOX_34]=P_GPIO_OEN(3,22),
+	[PAD_GPIOD_8]=P_GPIO_OEN(2,24),
+	[PAD_GPIOZ_0]=P_GPIO_OEN(6,16),
+	[PAD_GPIOX_20]=P_GPIO_OEN(4,20),
+	[PAD_GPIOB_4]=P_GPIO_OEN(1,4),
+	[PAD_GPIOC_1]=P_GPIO_OEN(2,1),
+	[PAD_GPIOZ_2]=P_GPIO_OEN(6,18),
+	[PAD_GPIOX_22]=P_GPIO_OEN(4,22),
+	[PAD_GPIOB_6]=P_GPIO_OEN(1,6),
+	[PAD_GPIOY_7]=P_GPIO_OEN(5,7),
+	[PAD_GPIOC_3]=P_GPIO_OEN(2,3),
+	[PAD_GPIOZ_4]=P_GPIO_OEN(6,20),
+	[PAD_GPIOX_24]=P_GPIO_OEN(4,24),
+	[PAD_GPIOB_8]=P_GPIO_OEN(1,8),
+	[PAD_GPIOY_9]=P_GPIO_OEN(5,9),
+	[PAD_GPIOY_13]=P_GPIO_OEN(5,13),
+	[PAD_GPIOA_20]=P_GPIO_OEN(0,20),
+	[PAD_GPIOX_0]=P_GPIO_OEN(4,0),
+	[PAD_GPIOA_18]=P_GPIO_OEN(0,18),
+	[PAD_GPIOX_10]=P_GPIO_OEN(4,10),
+	[PAD_GPIOY_15]=P_GPIO_OEN(5,15),
+	[PAD_GPIOA_22]=P_GPIO_OEN(0,22),
+	[PAD_CARD_1]=P_GPIO_OEN(5,24),
+	[PAD_GPIOX_2]=P_GPIO_OEN(4,2),
+	[PAD_GPIOA_1]=P_GPIO_OEN(0,1),
+	[PAD_GPIOAO_7]=P_GPIO_OEN(7,7),
+	[PAD_GPIOA_24]=P_GPIO_OEN(0,24),
+	[PAD_GPIOA_3]=P_GPIO_OEN(0,3),
+	[PAD_GPIOX_4]=P_GPIO_OEN(4,4),
+	[PAD_BOOT_10]=P_GPIO_OEN(3,10),
+	[PAD_GPIOAO_9]=P_GPIO_OEN(7,9),
+	[PAD_GPIOB_13]=P_GPIO_OEN(1,13),
+	[PAD_GPIOZ_10]=P_GPIO_OEN(6,26),
+	[PAD_GPIOA_10]=P_GPIO_OEN(0,10),
+	[PAD_BOOT_12]=P_GPIO_OEN(3,12),
+	[PAD_BOOT_9]=P_GPIO_OEN(3,9),
+	[PAD_GPIOB_15]=P_GPIO_OEN(1,15),
+	[PAD_GPIOE_8]=P_GPIO_OEN(6,8),
+	[PAD_GPIOZ_12]=P_GPIO_OEN(6,28),
+	[PAD_BOOT_14]=P_GPIO_OEN(3,14),
+	[PAD_GPIOB_17]=P_GPIO_OEN(1,17),
+	[PAD_GPIOD_1]=P_GPIO_OEN(2,17),
+	[PAD_GPIOC_10]=P_GPIO_OEN(2,10),
+	[PAD_GPIOD_3]=P_GPIO_OEN(2,19),
+	[PAD_GPIOX_31]=P_GPIO_OEN(4,31),
+	[PAD_GPIOC_8]=P_GPIO_OEN(2,8),
+	[PAD_GPIOZ_9]=P_GPIO_OEN(6,25),
+	[PAD_GPIOD_5]=P_GPIO_OEN(2,21),
+	[PAD_GPIOX_29]=P_GPIO_OEN(4,29),
+	[PAD_GPIOE_10]=P_GPIO_OEN(6,10),
+	[PAD_GPIOX_33]=P_GPIO_OEN(3,21),
+	[PAD_GPIOX_35]=P_GPIO_OEN(3,23),
+	[PAD_GPIOB_1]=P_GPIO_OEN(1,1),
+	[PAD_GPIOY_2]=P_GPIO_OEN(5,2),
+	[PAD_GPIOX_15]=P_GPIO_OEN(4,15),
+	[PAD_CARD_6]=P_GPIO_OEN(5,29),
+	[PAD_GPIOY_4]=P_GPIO_OEN(5,4),
+	[PAD_GPIOB_3]=P_GPIO_OEN(1,3),
+	[PAD_GPIOX_17]=P_GPIO_OEN(4,17),
+	[PAD_GPIOZ_1]=P_GPIO_OEN(6,17),
+	[PAD_GPIOX_21]=P_GPIO_OEN(4,21),
+	[PAD_CARD_8]=P_GPIO_OEN(5,31),
+	[PAD_GPIOX_9]=P_GPIO_OEN(4,9),
+	[PAD_GPIOA_8]=P_GPIO_OEN(0,8),
+	[PAD_GPIOB_5]=P_GPIO_OEN(1,5),
+	[PAD_GPIOY_6]=P_GPIO_OEN(5,6),
+	[PAD_GPIOX_19]=P_GPIO_OEN(4,19),
+	[PAD_GPIOY_10]=P_GPIO_OEN(5,10),
+	[PAD_GPIOAO_11]=P_GPIO_OEN(7,11),
+	[PAD_GPIOB_22]=P_GPIO_OEN(1,22),
+	[PAD_GPIOY_8]=P_GPIO_OEN(5,8),
+	[PAD_GPIOB_7]=P_GPIO_OEN(1,7),
+	[PAD_GPIOA_15]=P_GPIO_OEN(0,15),
+	[PAD_GPIOY_12]=P_GPIO_OEN(5,12),
+	[PAD_GPIOA_17]=P_GPIO_OEN(0,17),
+	[PAD_GPIOAO_4]=P_GPIO_OEN(7,4),
+	[PAD_GPIOY_14]=P_GPIO_OEN(5,14),
+	[PAD_GPIOA_21]=P_GPIO_OEN(0,21),
+	[PAD_GPIOA_0]=P_GPIO_OEN(0,0),
+	[PAD_GPIOX_1]=P_GPIO_OEN(4,1),
+	[PAD_GPIOA_19]=P_GPIO_OEN(0,19),
+	[PAD_GPIOAO_6]=P_GPIO_OEN(7,6),
+	[PAD_GPIOB_10]=P_GPIO_OEN(1,10),
+	[PAD_GPIOE_3]=P_GPIO_OEN(6,3),
+	[PAD_GPIOAO_8]=P_GPIO_OEN(7,8),
+	[PAD_BOOT_6]=P_GPIO_OEN(3,6),
+	[PAD_GPIOB_12]=P_GPIO_OEN(1,12),
+	[PAD_GPIOE_5]=P_GPIO_OEN(6,5),
+	[PAD_BOOT_8]=P_GPIO_OEN(3,8),
+	[PAD_GPIOB_14]=P_GPIO_OEN(1,14),
+	[PAD_GPIOE_7]=P_GPIO_OEN(6,7),
+	[PAD_GPIOE_9]=P_GPIO_OEN(6,9),
+	[PAD_GPIOD_0]=P_GPIO_OEN(2,16),
+	[PAD_GPIOC_5]=P_GPIO_OEN(2,5),
+	[PAD_GPIOZ_6]=P_GPIO_OEN(6,22),
+	[PAD_GPIOD_2]=P_GPIO_OEN(2,18),
+	[PAD_GPIOX_26]=P_GPIO_OEN(4,26),
+	[PAD_GPIOX_30]=P_GPIO_OEN(4,30),
+	[PAD_GPIOC_7]=P_GPIO_OEN(2,7),
+	[PAD_GPIOZ_8]=P_GPIO_OEN(6,24),
+	[PAD_GPIOX_28]=P_GPIO_OEN(4,28),
+	[PAD_GPIOX_32]=P_GPIO_OEN(3,20),
+	[PAD_GPIOC_9]=P_GPIO_OEN(2,9),
+	[PAD_GPIOX_12]=P_GPIO_OEN(4,12),
+	[PAD_CARD_3]=P_GPIO_OEN(5,26),
+	[PAD_GPIOY_1]=P_GPIO_OEN(5,1),
+	[PAD_GPIOB_0]=P_GPIO_OEN(1,0),
+	[PAD_GPIOX_14]=P_GPIO_OEN(4,14),
+	[PAD_GPIOA_26]=P_GPIO_OEN(0,26),
+	[PAD_CARD_5]=P_GPIO_OEN(5,28),
+	[PAD_GPIOX_6]=P_GPIO_OEN(4,6),
+	[PAD_GPIOA_5]=P_GPIO_OEN(0,5),
+	[PAD_GPIOB_2]=P_GPIO_OEN(1,2),
+	[PAD_GPIOY_3]=P_GPIO_OEN(5,3),
+	[PAD_GPIOX_16]=P_GPIO_OEN(4,16),
+	[PAD_CARD_7]=P_GPIO_OEN(5,30),
+	[PAD_GPIOA_7]=P_GPIO_OEN(0,7),
+	[PAD_GPIOX_8]=P_GPIO_OEN(4,8),
+	[PAD_GPIOA_12]=P_GPIO_OEN(0,12),
+	[PAD_GPIOY_5]=P_GPIO_OEN(5,5),
+	[PAD_GPIOX_18]=P_GPIO_OEN(4,18),
+	[PAD_GPIOAO_10]=P_GPIO_OEN(7,10),
+	[PAD_GPIOB_21]=P_GPIO_OEN(1,21),
+	[PAD_GPIOA_9]=P_GPIO_OEN(0,9),
+	[PAD_GPIOA_14]=P_GPIO_OEN(0,14),
+	[PAD_BOOT_16]=P_GPIO_OEN(3,16),
+	[PAD_GPIOAO_1]=P_GPIO_OEN(7,1),
+	[PAD_GPIOB_19]=P_GPIO_OEN(1,19),
+	[PAD_GPIOY_11]=P_GPIO_OEN(5,11),
+	[PAD_GPIOB_23]=P_GPIO_OEN(1,23),
+	[PAD_GPIOA_16]=P_GPIO_OEN(0,16),
+	[PAD_BOOT_1]=P_GPIO_OEN(3,1),
+	[PAD_GPIOAO_3]=P_GPIO_OEN(7,3),
+	[PAD_GPIOE_0]=P_GPIO_OEN(6,0),
+	[PAD_GPIOC_12]=P_GPIO_OEN(2,12),
+	[PAD_GPIOAO_5]=P_GPIO_OEN(7,5),
+	[PAD_BOOT_3]=P_GPIO_OEN(3,3),
+	[PAD_GPIOE_2]=P_GPIO_OEN(6,2),
+	[PAD_GPIOC_14]=P_GPIO_IN(2,14),
+	[PAD_GPIOD_7]=P_GPIO_OEN(2,23),
+	[PAD_BOOT_5]=P_GPIO_OEN(3,5),
+	[PAD_GPIOB_11]=P_GPIO_OEN(1,11),
+	[PAD_GPIOE_4]=P_GPIO_OEN(6,4),
+	[PAD_GPIOD_9]=P_GPIO_OEN(2,25),
+	[PAD_BOOT_7]=P_GPIO_OEN(3,7),
+	[PAD_GPIOE_6]=P_GPIO_OEN(6,6),
+	[PAD_GPIOC_0]=P_GPIO_OEN(2,0),
+	[PAD_GPIOZ_3]=P_GPIO_OEN(6,19),
+	[PAD_GPIOC_2]=P_GPIO_OEN(2,2),
+	[PAD_GPIOX_23]=P_GPIO_OEN(4,23),
+	[PAD_GPIOC_4]=P_GPIO_OEN(2,4),
+	[PAD_GPIOZ_5]=P_GPIO_OEN(6,21),
+	[PAD_GPIOX_25]=P_GPIO_OEN(4,25),
+	[PAD_GPIOB_9]=P_GPIO_OEN(1,9),
+	[PAD_GPIOZ_7]=P_GPIO_OEN(6,23),
+	[PAD_GPIOC_6]=P_GPIO_OEN(2,6),
+	[PAD_GPIOX_27]=P_GPIO_OEN(4,27),
+	[PAD_CARD_0]=P_GPIO_OEN(5,23),
+	[PAD_GPIOX_11]=P_GPIO_OEN(4,11),
+	[PAD_GPIOA_23]=P_GPIO_OEN(0,23),
+	[PAD_CARD_2]=P_GPIO_OEN(5,25),
+	[PAD_GPIOA_2]=P_GPIO_OEN(0,2),
+	[PAD_GPIOX_3]=P_GPIO_OEN(4,3),
+	[PAD_GPIOY_0]=P_GPIO_OEN(5,0),
+	[PAD_GPIOX_13]=P_GPIO_OEN(4,13),
+	[PAD_GPIOA_25]=P_GPIO_OEN(0,25),
+	[PAD_CARD_4]=P_GPIO_OEN(5,27),
+	[PAD_GPIOA_4]=P_GPIO_OEN(0,4),
+	[PAD_GPIOX_5]=P_GPIO_OEN(4,5),
+	[PAD_BOOT_11]=P_GPIO_OEN(3,11),
+	[PAD_GPIOA_27]=P_GPIO_OEN(0,27),
+	[PAD_GPIOZ_11]=P_GPIO_OEN(6,27),
+	[PAD_GPIOA_6]=P_GPIO_OEN(0,6),
+	[PAD_GPIOX_7]=P_GPIO_OEN(4,7),
+	[PAD_GPIOA_11]=P_GPIO_OEN(0,11),
+	[PAD_BOOT_13]=P_GPIO_OEN(3,13),
+	[PAD_GPIOB_16]=P_GPIO_OEN(1,16),
+	[PAD_GPIOB_20]=P_GPIO_OEN(1,20),
+	[PAD_GPIOA_13]=P_GPIO_OEN(0,13),
+	[PAD_BOOT_15]=P_GPIO_OEN(3,15),
+	[PAD_GPIOAO_0]=P_GPIO_OEN(7,0),
+	[PAD_GPIOB_18]=P_GPIO_OEN(1,18),
+	[PAD_BOOT_17]=P_GPIO_OEN(3,17),
+	[PAD_BOOT_0]=P_GPIO_OEN(3,0),
+	[PAD_GPIOAO_2]=P_GPIO_OEN(7,2),
+	[PAD_GPIOC_11]=P_GPIO_OEN(2,11),
+	[PAD_GPIOD_4]=P_GPIO_OEN(2,20),
+	[PAD_BOOT_2]=P_GPIO_OEN(3,2),
+	[PAD_GPIOE_1]=P_GPIO_OEN(6,1),
+	[PAD_GPIOC_13]=P_GPIO_OEN(2,13)
+};
diff --git a/arch/arm/mach-meson6/gpio_old.c b/arch/arm/mach-meson6/gpio_old.c
new file mode 100644
index 000000000000..c25aaa775991
--- /dev/null
+++ b/arch/arm/mach-meson6/gpio_old.c
@@ -0,0 +1,677 @@
+/*
+Linux PINMUX.C
+
+*/
+#include <linux/module.h>
+#include <stdarg.h>
+#include <linux/spinlock.h>
+#include <linux/sched.h>
+#include <linux/io.h>
+#include <plat/io.h>
+#include <mach/gpio.h>
+#include <mach/gpio_data.h>
+#include <mach/am_regs.h>
+#include "gpio_data.c"
+//#define DEBUG_PINMUX
+#ifndef DEBUG_PINMUX
+#define debug(a...)
+#else
+#define debug(a...) printk(KERN_INFO  a)
+#endif
+
+#define set_pin_mux_reg(a,b)   if(b!=NOT_EXIST){  a[(b>>5)&0xf]|=(1<<(b&0x1f))  ;}
+static int32_t single_pin_pad(uint32_t  reg_en[P_PIN_MUX_REG_NUM], uint32_t  reg_dis[P_PIN_MUX_REG_NUM],uint32_t pad, uint32_t sig)
+{
+
+	uint32_t enable,disable;
+	int32_t ret=-1;
+	foreach_pad_sig_start(pad,sig)
+		case_pad_equal(enable,disable);
+			set_pin_mux_reg(reg_dis,enable);
+			set_pin_mux_reg(reg_en,disable);
+		case_end;
+		case_sig_equal(enable,disable);
+			set_pin_mux_reg(reg_dis,enable);
+			set_pin_mux_reg(reg_en,disable);
+		case_end;
+		case_both_equal(enable,disable);
+			set_pin_mux_reg(reg_en,enable);
+			set_pin_mux_reg(reg_dis,disable);
+			ret=0;
+		case_end;
+	foreach_pad_sig_end;
+	if(ret==-1&&sig!=SIG_GPIOIN&&sig!=SIG_GPIOOUT)
+		return -1;
+	return 0;
+}
+#if 0
+static uint32_t caculate_pinmux_set_size(uint32_t  reg_en[P_PIN_MUX_REG_NUM], uint32_t  reg_dis[P_PIN_MUX_REG_NUM])
+{
+	uint32_t ret=0;
+	int i;
+	for(i=0;i<P_PIN_MUX_REG_NUM;i++)
+	{
+		if(reg_en[i]||reg_dis[i])
+			ret++;
+	}
+	return ret;
+}
+#endif
+static int32_t caculate_single_pinmux_set(pinmux_item_t pinmux[P_PIN_MUX_REG_NUM+1],uint32_t pad,uint32_t sig)
+{
+	uint32_t  reg_en[P_PIN_MUX_REG_NUM];
+	uint32_t  reg_dis[P_PIN_MUX_REG_NUM];
+
+	int32_t i,j;
+	pinmux_item_t end=PINMUX_END_ITEM;
+
+	memset(reg_en,0,sizeof(reg_en));
+	memset(reg_dis,0,sizeof(reg_dis));
+	if(single_pin_pad(reg_en,reg_dis,pad,sig)<0)
+		return -1;
+	for(j=0,i=0;i<P_PIN_MUX_REG_NUM;i++)
+	{
+		if(reg_en[i]==0&&reg_dis[i]==0)
+			continue;
+		pinmux[j].setmask=reg_en[i];
+		pinmux[j].clrmask=reg_dis[i];
+		pinmux[j].reg=i;
+		j++;
+	}
+	pinmux[j]=end;
+	return 0;
+}
+/**
+ * UTIL interface
+ * these function can be implement in a tools
+ */
+ /**
+  * @return NULL is fail
+  * 		errno NOTAVAILABLE ,
+  * 			  SOMEPIN IS LOCKED
+  */
+static DEFINE_SPINLOCK(pinmux_set_lock);
+static uint32_t pimux_locktable[P_PIN_MUX_REG_NUM];
+pinmux_set_t* pinmux_cacl_str(char * pad,char * sig ,...)
+{
+	printk(" %s , NOT IMPLENMENT\n",__func__);
+    BUG();
+
+	/**
+	 * @todo NOT implement;
+	 */
+	 return NULL;
+}
+EXPORT_SYMBOL(pinmux_cacl_str);
+pinmux_set_t* pinmux_cacl_int(uint32_t pad,uint32_t sig ,...)
+{
+#if 0
+	va_list ap;
+           int d;
+           char c, *s;
+
+           va_start(ap, fmt);
+           while (*fmt)
+               switch (*fmt++) {
+               case 's':              /* string */
+                   s = va_arg(ap, char *);
+                   printf("string %s\n", s);
+                   break;
+               case 'd':              /* int */
+                   d = va_arg(ap, int);
+                   printf("int %d\n", d);
+                   break;
+               case 'c':              /* char */
+                   /* need a cast here since va_arg only
+                      takes fully promoted types */
+                   c = (char) va_arg(ap, int);
+                   printf("char %c\n", c);
+                   break;
+               }
+           va_end(ap);
+#endif
+
+	printk(" %s , NOT IMPLENMENT\n",__func__);
+    BUG();
+
+
+	/**
+	 * @todo NOT implement;
+	 */
+	 return NULL;
+}
+EXPORT_SYMBOL(pinmux_cacl_int);
+pinmux_set_t* pinmux_cacl(char * str)///formate is "pad=sig pad=sig "
+{
+	printk(" %s , NOT IMPLENMENT\n",__func__);
+    BUG();
+
+	/**
+	 * @todo NOT implement;
+	 */
+	 return NULL;
+}
+EXPORT_SYMBOL(pinmux_cacl);
+
+char ** pin_get_list(void)
+{
+
+	 return (char **)&pad_name[0];
+}
+EXPORT_SYMBOL(pin_get_list);
+
+char ** sig_get_list(void)
+{
+	 return (char **)&sig_name[0];
+}
+EXPORT_SYMBOL(sig_get_list);
+char * pin_getname(uint32_t pin)
+{
+	printk(" %s , NOT IMPLENMENT\n",__func__);
+    BUG();
+
+	/**
+	 * @todo NOT implement;
+	 */
+	 return NULL;
+}
+EXPORT_SYMBOL(pin_getname);
+char * sig_getname(uint32_t sig)
+{
+	printk(" %s , NOT IMPLENMENT\n",__func__);
+    BUG();
+
+	/**
+	 * @todo NOT implement;
+	 */
+	 return NULL;
+}
+EXPORT_SYMBOL(sig_getname);
+uint32_t pins_num(void)
+{
+	 return PAD_MAX_PADS;
+}
+EXPORT_SYMBOL(pins_num);
+/**
+ * Util Get status function
+ */
+uint32_t pin_sig(uint32_t pin)
+{
+	return SIG_MAX_SIGS;
+}
+EXPORT_SYMBOL(pin_sig);
+uint32_t sig_pin(uint32_t sig)
+{
+	printk(" %s , NOT IMPLENMENT\n",__func__);
+    BUG();
+
+	/**
+	 * @todo NOT implement;
+	 */
+	 return 0-1;
+}
+EXPORT_SYMBOL(sig_pin);
+/**
+ * pinmux set function
+ * @return 0, success ,
+ * 		   SOMEPIN IS LOCKED, some pin is locked to the specail feature . You can not change it
+ * 		   NOTAVAILABLE, not available .
+ */
+
+static DECLARE_WAIT_QUEUE_HEAD(pinmux_wait_queue);
+int32_t pinmux_set(pinmux_set_t* pinmux )
+{
+	uint32_t locallock[P_PIN_MUX_REG_NUM];
+    uint32_t reg,value,conflict,dest_value;
+	int i;
+	DECLARE_WAITQUEUE(wait, current);
+	if(pinmux==NULL)
+	{
+	    BUG();
+		return -4;
+	}
+    debug( " pinmux addr %p \n",(pinmux->pinmux));
+retry:
+	memset(locallock,0,sizeof(locallock));
+	spin_lock(&pinmux_set_lock);
+	///check lock table
+	for(i=0;pinmux->pinmux[i].reg!=0xffffffff;i++)
+	{
+        reg=pinmux->pinmux[i].reg;
+        locallock[reg]=pinmux->pinmux[i].clrmask|pinmux->pinmux[i].setmask;
+        dest_value=pinmux->pinmux[i].setmask;
+
+        conflict=locallock[reg]&pimux_locktable[reg];
+		if(conflict)
+        {
+            value=readl(p_pin_mux_reg_addr[reg])&conflict;
+            dest_value&=conflict;
+            if(value!=dest_value)
+            {
+
+                printk("set fail , detect locktable conflict,retry");
+                set_current_state(TASK_UNINTERRUPTIBLE);
+                add_wait_queue(&pinmux_wait_queue, &wait);
+                spin_unlock(&pinmux_set_lock);
+                schedule();
+                remove_wait_queue(&pinmux_wait_queue, &wait);
+                goto retry;
+            }
+        }
+	}
+	if(pinmux->chip_select!=NULL )
+	{
+		if(pinmux->chip_select(true)==false){
+            debug("error return -3");
+            spin_unlock(&pinmux_set_lock);
+            BUG();
+			return -3;///@select chip fail;
+        }
+	}
+
+	for(i=0;pinmux->pinmux[i].reg!=0xffffffff;i++)
+	{
+
+        debug( "clrsetbits %08x %08x %08x \n",p_pin_mux_reg_addr[pinmux->pinmux[i].reg],pinmux->pinmux[i].clrmask,pinmux->pinmux[i].setmask);
+    	pimux_locktable[pinmux->pinmux[i].reg]|=locallock[pinmux->pinmux[i].reg];
+        clrsetbits_le32(p_pin_mux_reg_addr[pinmux->pinmux[i].reg],pinmux->pinmux[i].clrmask,pinmux->pinmux[i].setmask);
+	}
+	spin_unlock(&pinmux_set_lock);
+	return 0;
+}
+EXPORT_SYMBOL(pinmux_set);
+int32_t pinmux_clr(pinmux_set_t* pinmux)
+{
+	int i;
+
+	if(pinmux==NULL)
+	{
+	    BUG();
+		return -4;
+	}
+
+	if(pinmux->chip_select==NULL)///non share device , we should put the pins in same status always
+		return 0;
+	spin_lock(&pinmux_set_lock);
+
+	pinmux->chip_select(false);
+	debug("pinmux_clr : %p" ,pinmux->pinmux);
+    for(i=0;pinmux->pinmux[i].reg!=0xffffffff;i++)
+	{
+		pimux_locktable[pinmux->pinmux[i].reg]&=~(pinmux->pinmux[i].clrmask|pinmux->pinmux[i].setmask);
+	}
+
+
+	for(i=0;pinmux->pinmux[i].reg!=0xffffffff;i++)
+	{
+        debug("clrsetbits %x %x %x",p_pin_mux_reg_addr[pinmux->pinmux[i].reg],pinmux->pinmux[i].setmask|pinmux->pinmux[i].clrmask,pinmux->pinmux[i].clrmask);
+		clrsetbits_le32(p_pin_mux_reg_addr[pinmux->pinmux[i].reg],pinmux->pinmux[i].setmask|pinmux->pinmux[i].clrmask,pinmux->pinmux[i].clrmask);
+	}
+	wake_up(&pinmux_wait_queue);
+	spin_unlock(&pinmux_set_lock);
+
+	return 0;
+}
+EXPORT_SYMBOL(pinmux_clr);
+int32_t pinmux_set_locktable(pinmux_set_t* pinmux )
+{
+	ulong flags;
+	int i;
+	if(pinmux==NULL)
+		return -4;
+	spin_lock_irqsave(&pinmux_set_lock, flags);
+	for(i=0;pinmux->pinmux[i].reg!=0xffffffff;i++)
+	{
+		pimux_locktable[pinmux->pinmux[i].reg]|=pinmux->pinmux[i].clrmask|pinmux->pinmux[i].setmask;
+		clrsetbits_le32(p_pin_mux_reg_addr[pinmux->pinmux[i].reg],pinmux->pinmux[i].clrmask,pinmux->pinmux[i].setmask);
+	}
+	spin_unlock_irqrestore(&pinmux_set_lock, flags);
+	return 0;
+}
+EXPORT_SYMBOL(pinmux_set_locktable);
+
+/**
+ * @return 0, success ,
+ * 		   SOMEPIN IS LOCKED, some pin is locked to the specail feature . You can not change it
+ * 		   NOTAVAILABLE, not available .
+ */
+static int32_t pad_to_gpio(uint32_t pad)
+{
+	pinmux_item_t pinmux[P_PIN_MUX_REG_NUM];
+	pinmux_set_t dummy;
+	memset(&dummy,0,sizeof(dummy));
+	if(caculate_single_pinmux_set(pinmux,pad,SIG_GPIOIN)<0)
+		return -1;
+	dummy.pinmux=&pinmux[0];
+	return pinmux_set(&dummy);
+}
+int32_t gpio_set_status(uint32_t pin,bool gpio_in)
+{
+	unsigned bit,reg;
+	if(pad_to_gpio(pin)<0)
+		return -1;
+	reg=(pad_gpio_bit[pin]>>5)&0xf;
+	bit=(pad_gpio_bit[pin])&0x1f;
+	clrsetbits_le32(p_gpio_oen_addr[reg],1<<bit,gpio_in<<bit);
+	return 0;
+}
+EXPORT_SYMBOL(gpio_set_status);
+
+bool gpio_get_status(uint32_t pin)
+{
+	unsigned bit,reg;
+
+	reg=(pad_gpio_bit[pin]>>5)&0xf;
+	bit=(pad_gpio_bit[pin])&0x1f;
+
+	return ((aml_get_reg32_bits(p_gpio_oen_addr[reg],bit, 1))?(gpio_status_in):(gpio_status_out));
+}
+EXPORT_SYMBOL(gpio_get_status);
+
+int32_t gpio_get_val(uint32_t pin)
+{
+	unsigned bit,reg;
+
+	reg=(pad_gpio_bit[pin]>>5)&0xf;
+	bit=(pad_gpio_bit[pin])&0x1f;
+
+	return aml_get_reg32_bits(p_gpio_in_addr[reg],bit, 1);
+}
+EXPORT_SYMBOL(gpio_get_val);
+
+
+/**
+ * GPIO out function
+ */
+int32_t gpio_out(uint32_t pin,bool high)
+{
+	unsigned bit,reg;
+	if(gpio_set_status(pin,false)==0)
+	{
+		reg=(pad_gpio_bit[pin]>>5)&0xf;
+		bit=(pad_gpio_bit[pin])&0x1f;
+		if((p_gpio_out_addr[reg]&3)==2)
+		{
+			reg=p_gpio_out_addr[reg]&(~3);
+			bit+=16;
+		}else{
+		   reg=p_gpio_out_addr[reg];
+		}
+		clrsetbits_le32(reg,1<<bit,high<<bit);
+		return 0;
+	};
+	return -1;
+}
+EXPORT_SYMBOL(gpio_out);
+
+/**
+ * GPIO out function
+ */
+int32_t gpio_out_directly(uint32_t pin,bool high)
+{
+	unsigned bit,reg;
+		reg=(pad_gpio_bit[pin]>>5)&0xf;
+		bit=(pad_gpio_bit[pin])&0x1f;
+		if((p_gpio_out_addr[reg]&3)==2)
+		{
+			reg=p_gpio_out_addr[reg]&(~3);
+			bit+=16;
+		}else{
+		   reg=p_gpio_out_addr[reg];
+		}
+		clrsetbits_le32(reg,1<<bit,high<<bit);
+		return 0;
+
+}
+EXPORT_SYMBOL(gpio_out_directly);
+/**
+ * GPIO in function .ls
+ */
+int32_t gpio_in_get(uint32_t pin)
+{
+	unsigned bit,reg;
+	if(gpio_set_status(pin,true)<0)
+	{
+		printk(" %s , Set gpio to input fail\n",__func__);
+		BUG();
+	}
+
+	reg=(pad_gpio_bit[pin]>>5)&0xf;
+	bit=(pad_gpio_bit[pin])&0x1f;
+
+
+	return (readl(p_gpio_in_addr[reg])>>bit)&1;
+
+}
+EXPORT_SYMBOL(gpio_in_get);
+/**
+ * Multi pin operation
+ * @return 0, success ,
+ * 		   SOMEPIN IS LOCKED, some pin is locked to the specail feature . You can not change it
+ * 		   NOTAVAILABLE, not available .
+ *
+ */
+
+gpio_set_t * gpio_out_group_cacl(uint32_t pin,uint32_t bits, ... )
+{
+	printk(" %s , NOT IMPLENMENT\n",__func__);
+    BUG();
+
+	/**
+	 * @todo NOT implement;
+	 */
+	 return NULL;
+}
+EXPORT_SYMBOL(gpio_out_group_cacl);
+int32_t gpio_out_group_set(gpio_set_t * set,uint32_t high_low )
+{
+	printk(" %s , NOT IMPLENMENT\n",__func__);
+    BUG();
+
+	/**
+	 * @todo NOT implement;
+	 */
+	 return -1;
+}
+EXPORT_SYMBOL(gpio_out_group_set);
+
+	/**
+	 * Multi pin operation
+	 */
+	/**
+	 * Multi pin operation
+	 * @return 0, success ,
+	 * 		   SOMEPIN IS LOCKED, some pin is locked to the specail feature . You can not change it
+	 * 		   NOTAVAILABLE, not available .
+	 *
+	 */
+gpio_set_t * gpio_in_group_cacl(uint32_t pin,uint32_t bits, ... )
+{
+	printk(" %s , NOT IMPLENMENT\n",__func__);
+    BUG();
+
+	/**
+	 * @todo NOT implement;
+	 */
+	 return NULL;
+}
+EXPORT_SYMBOL(gpio_in_group_cacl);
+
+gpio_in_t gpio_in_group(gpio_in_set_t *grp)
+{
+	printk(" %s , NOT IMPLENMENT\n",__func__);
+    BUG();
+
+	/**
+	 * @todo NOT implement;
+	 */
+	 return 0;
+}
+EXPORT_SYMBOL(gpio_in_group);
+
+//~ typedef struct gpio_irq_s{
+    //~ int8_t    filter;
+    //~ uint8_t    irq;///
+    //~ uint16_t   pad;
+//~ }gpio_irq_t;
+static gpio_irq_t gpio_irqs[8]={
+
+};
+
+int32_t gpio_irq_set_lock(int32_t pad, uint32_t irq/*GPIO_IRQ(irq,type)*/,int32_t filter,bool lock)
+{
+    if(pad>=PAD_MAX_PADS)
+        return -1;
+    gpio_irqs[(irq>>2)].irq=irq&3;
+    gpio_irqs[(irq>>2)].pad=pad;
+    gpio_irqs[(irq>>2)].filter=filter&0x7;
+    return 0;
+}
+EXPORT_SYMBOL(gpio_irq_set_lock);
+void gpio_irq_enable(uint32_t irq)
+{
+    int idx=(irq>>2)&7;
+    unsigned reg,start_bit;
+    unsigned type[]={0x0, ///GPIO_IRQ_HIGH
+                    0x10000, ///GPIO_IRQ_LOW
+                    0x1,  ///GPIO_IRQ_RISING
+                    0x10001, ///GPIO_IRQ_FALLING
+                    };
+    debug("write reg %p clr=%x set=%x",P_GPIO_INTR_EDGE_POL,0x10001<<idx,type[gpio_irqs[idx].irq]<<idx);
+    /// set trigger type
+    clrsetbits_le32(P_GPIO_INTR_EDGE_POL,0x10001<<idx,type[gpio_irqs[idx].irq]<<idx);
+
+    ///select pad
+    reg=idx<4?P_GPIO_INTR_GPIO_SEL0:P_GPIO_INTR_GPIO_SEL1;
+    start_bit=(idx&3)*8;
+    clrsetbits_le32(reg,0xff<<start_bit,gpio_irqs[idx].pad<<start_bit);
+    debug("write reg %p clr=%x set=%x",reg,0xff<<start_bit,gpio_irqs[idx].pad<<start_bit);
+    ///set filter
+    start_bit=(idx)*4;
+    clrsetbits_le32(P_GPIO_INTR_FILTER_SEL0,0x7<<start_bit,gpio_irqs[idx].filter<<start_bit);
+    debug("write reg %p clr=%x set=%x",P_GPIO_INTR_FILTER_SEL0,0x7<<start_bit,gpio_irqs[idx].filter<<start_bit);
+
+}
+EXPORT_SYMBOL(gpio_irq_enable);
+
+
+
+//#if defined(CONFIG_CARDREADER)
+struct gpio_addr {
+    unsigned long mode_addr;
+    unsigned long out_addr;
+    unsigned long in_addr;
+};
+static struct gpio_addr gpio_addrs[] = {
+    [PREG_PAD_GPIO0] = {P_PREG_PAD_GPIO0_EN_N, P_PREG_PAD_GPIO0_O, P_PREG_PAD_GPIO0_I},
+    [PREG_PAD_GPIO1] = {P_PREG_PAD_GPIO1_EN_N, P_PREG_PAD_GPIO1_O, P_PREG_PAD_GPIO1_I},
+    [PREG_PAD_GPIO2] = {P_PREG_PAD_GPIO2_EN_N, P_PREG_PAD_GPIO2_O, P_PREG_PAD_GPIO2_I},
+    [PREG_PAD_GPIO3] = {P_PREG_PAD_GPIO3_EN_N, P_PREG_PAD_GPIO3_O, P_PREG_PAD_GPIO3_I},
+    [PREG_PAD_GPIO4] = {P_PREG_PAD_GPIO4_EN_N, P_PREG_PAD_GPIO4_O, P_PREG_PAD_GPIO4_I},
+    [PREG_PAD_GPIO5] = {P_PREG_PAD_GPIO5_EN_N, P_PREG_PAD_GPIO5_O, P_PREG_PAD_GPIO5_I},
+    [PREG_PAD_GPIOAO] = {P_AO_GPIO_O_EN_N,     P_AO_GPIO_O_EN_N,   P_AO_GPIO_I},
+};
+#if 0
+int gpio_direction_input(unsigned gpio)
+{
+    gpio_bank_t bank = (gpio_bank_t)(gpio >> 16);
+    int bit = gpio & 0xFFFF;
+    set_gpio_mode(bank, bit, GPIO_INPUT_MODE);
+    //printk("set gpio%d.%d input\n", bank, bit);
+    return (get_gpio_val(bank, bit));
+}
+#endif
+void gpio_enable_level_int(int pin , int flag, int group)
+{
+        group &= 7;
+
+  			aml_set_reg32_bits(P_GPIO_INTR_GPIO_SEL0+(group>>2), pin, (group&3)*8, 8);
+
+        aml_set_reg32_bits(P_GPIO_INTR_EDGE_POL, 0, group, 1);
+        aml_set_reg32_bits(P_GPIO_INTR_EDGE_POL, flag, group+16, 1);
+}
+int gpio_to_idx(unsigned gpio)
+{
+    gpio_bank_t bank = (gpio_bank_t)(gpio >> 16);
+    int bit = gpio & 0xFFFF;
+    int idx = -1;
+
+    switch(bank) {
+    case PREG_PAD_GPIO0:
+        idx = GPIOA_IDX + bit;
+                break;
+    case PREG_PAD_GPIO1:
+        idx = GPIOB_IDX + bit;
+                break;
+    case PREG_PAD_GPIO2:
+        idx = GPIOC_IDX + bit;
+                break;
+    case PREG_PAD_GPIO3:
+                if( bit < 20 ) {
+            idx = GPIO_BOOT_IDX + bit;
+                } else {
+            idx = GPIOX_IDX + (bit + 12);
+                }
+                break;
+    case PREG_PAD_GPIO4:
+        idx = GPIOX_IDX + bit;
+                break;
+    case PREG_PAD_GPIO5:
+                if( bit < 23 ) {
+            idx = GPIOY_IDX + bit;
+                } else {
+                idx = GPIO_CARD_IDX + (bit - 23) ;
+                }
+                break;
+    case PREG_PAD_GPIOAO:
+        idx = GPIOAO_IDX + bit;
+                break;
+        }
+
+    return idx;
+}
+
+void gpio_enable_edge_int(int pin , int flag, int group)
+{
+        group &= 7;
+
+        aml_set_reg32_bits(P_GPIO_INTR_GPIO_SEL0+(group>>2), pin, (group&3)*8, 8);
+        aml_set_reg32_bits(P_GPIO_INTR_EDGE_POL, 1, group, 1);
+        aml_set_reg32_bits(P_GPIO_INTR_EDGE_POL, flag, group+16, 1);
+}
+
+int set_gpio_mode(gpio_bank_t bank, int bit, gpio_mode_t mode)
+{
+    unsigned long addr = gpio_addrs[bank].mode_addr;
+#ifdef CONFIG_EXGPIO
+    if (bank >= EXGPIO_BANK0) {
+        set_exgpio_mode(bank - EXGPIO_BANK0, bit, mode);
+        return 0;
+    }
+#endif
+		aml_set_reg32_bits(addr, mode, bit, 1);
+    return 0;
+}
+unsigned long  get_gpio_val(gpio_bank_t bank, int bit)
+{
+    unsigned long addr = gpio_addrs[bank].in_addr;
+#ifdef CONFIG_EXGPIO
+    if (bank >= EXGPIO_BANK0) {
+        return get_exgpio_val(bank - EXGPIO_BANK0, bit);
+    }
+#endif
+		return aml_get_reg32_bits(addr,bit,1);
+}
+#if 0
+void gpio_free(unsigned gpio)
+{
+	return;
+}
+
+int gpio_request(unsigned gpio, const char *label)
+{
+	return 0;
+}
+#endif
+
+//#endif
diff --git a/arch/arm/mach-meson6/headsmp.S b/arch/arm/mach-meson6/headsmp.S
new file mode 100644
index 000000000000..58b71f1c2fc9
--- /dev/null
+++ b/arch/arm/mach-meson6/headsmp.S
@@ -0,0 +1,35 @@
+/*
+ *  linux/arch/arm/mach-realview/headsmp.S
+ *
+ *  Copyright (c) 2003 ARM Limited
+ *  All Rights Reserved
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License version 2 as
+ * published by the Free Software Foundation.
+ */
+#include <linux/linkage.h>
+#include <linux/init.h>
+
+	__CPUINIT
+
+ENTRY(meson_secondary_startup)
+	mrc	p15, 0, r0, c0, c0, 5		@Read MPIDR
+	and	r0, r0, #15							@Mask CPUID
+	adr	r4, 1f
+	ldmia	r4, {r5, r6}
+	sub	r4, r4, r5
+	add	r6, r6, r4
+pen:	ldr	r7, [r6]
+	cmp	r7, r0
+	bne	pen
+
+	/*
+	 * we've been released from the holding pen: secondary_stack
+	 * should now contain the SVC stack for this core
+	 */
+	b	secondary_startup
+
+	.align
+1:	.long	.
+	.long	pen_release
diff --git a/arch/arm/mach-meson6/hotplug.c b/arch/arm/mach-meson6/hotplug.c
new file mode 100644
index 000000000000..c31188d4d9f1
--- /dev/null
+++ b/arch/arm/mach-meson6/hotplug.c
@@ -0,0 +1,71 @@
+#include <linux/init.h>
+#include <linux/errno.h>
+#include <linux/delay.h>
+#include <linux/device.h>
+#include <linux/jiffies.h>
+#include <linux/smp.h>
+#include <linux/io.h>
+#include <plat/io.h>
+#include <mach/io.h>
+#include <asm/smp_scu.h>
+#include <asm/hardware/gic.h>
+#include <asm/smp_plat.h>
+#include <asm/smp_scu.h>
+#include <asm/cacheflush.h>
+#include <asm/mach-types.h>
+#include "common.h"
+int meson_cpu_kill(unsigned int cpu)
+{
+	return 1;
+}
+
+/*
+ * platform-specific code to shutdown a CPU
+ *
+ * Called with IRQs disabled
+ */
+void meson_cpu_die(unsigned int cpu)
+{
+	//aml_write_reg32((IO_AHB_BASE + 0x1ff80),0);
+	meson_set_cpu_ctrl_reg(0);
+	flush_cache_all();
+	dsb();
+	dmb();
+
+	for (;;) {
+		/*
+		 * Execute WFI
+		 */
+	    pr_debug("CPU%u: Enter WFI\n", cpu);
+	        __asm__ __volatile__ ("wfi" : : : "memory");
+
+
+		if (smp_processor_id() == cpu) {
+			/*
+			 * OK, proper wakeup, we're done
+			 */
+			if((aml_read_reg32(IO_AHB_BASE + 0x1ff80)&0x3) == ((1 << cpu) | 1))
+			{
+#ifdef CONFIG_MESON6_SMP_HOTPLUG
+				/*
+				 * Need invalidate data cache because of disable cpu0 fw
+				 */
+				extern  void v7_invalidate_dcache_all(void);
+				v7_invalidate_dcache_all();
+#endif
+				break;
+			}
+		}
+		pr_debug("CPU%u: spurious wakeup call\n", cpu);
+	}
+}
+
+int meson_cpu_disable(unsigned int cpu)
+{
+	/*
+	 * we don't allow CPU 0 to be shutdown (it is still too special
+	 * e.g. clock tick interrupts)
+	 */
+	return cpu == 0 ? -EPERM : 0;
+}
+
diff --git a/arch/arm/mach-meson6/include/mach/am_eth_reg.h b/arch/arm/mach-meson6/include/mach/am_eth_reg.h
new file mode 100644
index 000000000000..8defd289fc1b
--- /dev/null
+++ b/arch/arm/mach-meson6/include/mach/am_eth_reg.h
@@ -0,0 +1,200 @@
+/*******************************************************************
+ *
+ *  Copyright C 2005 by Amlogic, Inc. All Rights Reserved.
+ *
+ *  Description: phriphs register definitions for nike.
+ *
+ *  Author: zhouzhi
+ *  Created: 2008-8-10
+ *
+ *******************************************************************/
+#ifndef __ETH_REG_H_
+#define __ETH_REG_H_
+#define ETH_DMA_0_Bus_Mode                  (0x1000)
+#define ETH_DMA_1_Tr_Poll_Demand        (0x1004)
+#define ETH_DMA_2_Re_Poll_Demand        (0x1008)
+#define ETH_DMA_3_Re_Descriptor_List_Addr   (0x100C)
+#define ETH_DMA_4_Tr_Descriptor_List_Addr   (0x1010)
+#define ETH_DMA_5_Status            (0x1014)
+#define ETH_DMA_6_Operation_Mode        (0x1018)
+#define ETH_DMA_7_Interrupt_Enable      (0x101C)
+#define ETH_DMA_8_Missed_Frame_and_Overflow (0x1020)
+#define ETH_DMA_9_Reserved          (0x1024)
+#define ETH_DMA_10_Reserved         (0x1028)
+#define ETH_DMA_11_Reserved         (0x102c)
+#define ETH_DMA_12_Reserved         (0x1030)
+#define ETH_DMA_13_Reserved         (0x1034)
+#define ETH_DMA_14_Reserved         (0x1038)
+#define ETH_DMA_15_Reserved         (0x103c)
+#define ETH_DMA_16_Reserved         (0x1040)
+#define ETH_DMA_17_Reserved         (0x1044)
+#define ETH_DMA_18_Curr_Host_Tr_Descriptor  (0x1048)
+#define ETH_DMA_19_Curr_Host_Re_Descriptor  (0x104C)
+#define ETH_DMA_20_Curr_Host_Tr_Buffer_Addr (0x1050)
+#define ETH_DMA_21_Curr_Host_Re_Buffer_Addr (0x1054)
+#define ETH_MAC_0_Configuration         (0x0000)
+#define ETH_MAC_1_Frame_Filter          (0x0004)
+#define ETH_MAC_2_Hash_Table_High       (0x0008)
+#define ETH_MAC_3_Hash_Table_Low        (0x000C)
+#define ETH_MAC_4_GMII_Addr         (0x0010)
+#define ETH_MAC_5_GMII_Data         (0x0014)
+#define ETH_MAC_6_Flow_Control          (0x0018)
+#define ETH_MAC_7_VLAN_Tag          (0x001C)
+#define ETH_MAC_8_Version           (0x0020)
+#define ETH_MAC_9_Reserved          (0x0024)
+#define ETH_MAC_Remote_Wake_Up_Frame_Filter (0x0028)
+#define ETH_MAC_PMT_Control_and_Status      (0x002C)
+#define ETH_MAC_12_Reserved         (0x0030)
+#define ETH_MAC_13_Reserved         (0x0034)
+#define ETH_MAC_Interrupt           (0x0038)
+#define ETH_MAC_Interrupt_Mask          (0x003C)
+#define ETH_MAC_Addr0_High          (0x0040)
+#define ETH_MAC_Addr0_Low           (0x0044)
+#define ETH_MAC_Addr1_High          (0x0048)
+#define ETH_MAC_Addr1_Low           (0x004C)
+#define ETH_MAC_Addr2_High          (0x0050)
+#define ETH_MAC_Addr2_Low           (0x0054)
+#define ETH_MAC_Addr3_High          (0x0058)
+#define ETH_MAC_Addr3_Low           (0x005C)
+#define ETH_MAC_Addr4_High          (0x0060)
+#define ETH_MAC_Addr4_Low           (0x0064)
+#define ETH_MAC_Addr5_High          (0x0068)
+#define ETH_MAC_Addr5_Low           (0x006C)
+#define ETH_MAC_Addr6_High          (0x0070)
+#define ETH_MAC_Addr6_Low           (0x0074)
+#define ETH_MAC_Addr7_High          (0x0078)
+#define ETH_MAC_Addr7_Low           (0x007C)
+#define ETH_MAC_Addr8_High          (0x0080)
+#define ETH_MAC_Addr8_Low           (0x0084)
+#define ETH_MAC_Addr9_High          (0x0088)
+#define ETH_MAC_Addr9_Low           (0x008C)
+#define ETH_MAC_Addr10_High         (0x0090)
+#define ETH_MAC_Addr10_Low          (0x0094)
+#define ETH_MAC_Addr11_High         (0x0098)
+#define ETH_MAC_Addr11_Low          (0x009C)
+#define ETH_MAC_Addr12_High         (0x00A0)
+#define ETH_MAC_Addr12_Low          (0x00A4)
+#define ETH_MAC_Addr13_High         (0x00A8)
+#define ETH_MAC_Addr13_Low          (0x00AC)
+#define ETH_MAC_Addr14_High         (0x00B0)
+#define ETH_MAC_Addr14_Low          (0x00B4)
+#define ETH_MAC_Addr15_High         (0x00B8)
+#define ETH_MAC_Addr15_Low          (0x00BC)
+#define ETH_MAC_48_AN_Control           (0x00C0)
+#define ETH_MAC_49_AN_Status            (0x00C4)
+#define ETH_MAC_50_AN_Advertisement     (0x00C8)
+#define ETH_MAC_51_AN_Link_Partner_Ability  (0x00CC)
+#define ETH_MAC_52_AN_Expansion         (0x00D0)
+#define ETH_MAC_53_TBI_Extended_Status      (0x00D4)
+#define ETH_MAC_54_SGMII_RGMII_Status       (0x00D8)
+#define ETH_MAC_55_Reserved         (0x00DC)
+#define ETH_MAC_56_Reserved         (0x00E0)
+#define ETH_MAC_57_Reserved         (0x00E4)
+#define ETH_MAC_58_Reserved         (0x00E8)
+#define ETH_MAC_59_Reserved         (0x00EC)
+#define ETH_MAC_60_Reserved         (0x00F0)
+#define ETH_MAC_61_Reserved         (0x00F4)
+#define ETH_MAC_62_Reserved         (0x00F8)
+#define ETH_MAC_63_Reserved         (0x00FC)
+#define ETH_MMC_cntrl               (0x0100)
+#define ETH_MMC_intr_rx             (0x0104)
+#define ETH_MMC_intr_tx             (0x0108)
+#define ETH_MMC_intr_mask_rx            (0x010C)
+#define ETH_MMC_intr_mask_tx            (0x0110)
+#define ETH_MMC_txoctetcount_gb         (0x0114)
+#define ETH_MMC_txframecount_gb         (0x0118)
+#define ETH_MMC_txbroadcastframes_g     (0x011C)
+#define ETH_MMC_txmulticastframes_g     (0x0120)
+#define ETH_MMC_tx64octets_gb           (0x0124)
+#define ETH_MMC_tx65to127octets_gb      (0x0128)
+#define ETH_MMC_tx128to255octets_gb     (0x012C)
+#define ETH_MMC_tx256to511octets_gb     (0x0130)
+#define ETH_MMC_tx512to1023octets_gb        (0x0134)
+#define ETH_MMC_tx1024tomaxoctets_gb        (0x0138)
+#define ETH_MMC_txunicastframes_gb      (0x013C)
+#define ETH_MMC_txmulticastframes_gb        (0x0140)
+#define ETH_MMC_txbroadcastframes_gb        (0x0144)
+#define ETH_MMC_txunderflowerror        (0x0148)
+#define ETH_MMC_txsinglecol_g           (0x014C)
+#define ETH_MMC_txmulticol_g            (0x0150)
+#define ETH_MMC_txdeferred          (0x0154)
+#define ETH_MMC_txlatecol           (0x0158)
+#define ETH_MMC_txexesscol          (0x015C)
+#define ETH_MMC_txcarriererror          (0x0160)
+#define ETH_MMC_txoctetcount_g          (0x0164)
+#define ETH_MMC_txframecount_g          (0x0168)
+#define ETH_MMC_txexcessdef         (0x016C)
+#define ETH_MMC_txpauseframes           (0x0170)
+#define ETH_MMC_txvlanframes_g          (0x0174)
+#define ETH_MMC_94_Reserved         (0x0178)
+#define ETH_MMC_95_Reserved         (0x017C)
+#define ETH_MMC_rxframecount_gb         (0x0180)
+#define ETH_MMC_rxoctetcount_gb         (0x0184)
+#define ETH_MMC_rxoctetcount_g          (0x0188)
+#define ETH_MMC_rxbroadcastframes_g     (0x018C)
+#define ETH_MMC_rxmulticastframes_g     (0x0190)
+#define ETH_MMC_rxcrcerror          (0x0194)
+#define ETH_MMC_rxalignmenterror        (0x0198)
+#define ETH_MMC_rxrunterror         (0x019C)
+#define ETH_MMC_rxjabbererror           (0x01A0)
+#define ETH_MMC_rxundersize_g           (0x01A4)
+#define ETH_MMC_rxoversize_g            (0x01A8)
+#define ETH_MMC_rx64octets_gb           (0x01AC)
+#define ETH_MMC_rx65to127octets_gb      (0x01B0)
+#define ETH_MMC_rx128to255octets_gb     (0x01B4)
+#define ETH_MMC_rx256to511octets_gb     (0x01B8)
+#define ETH_MMC_rx512to1023octets_gb        (0x01BC)
+#define ETH_MMC_rx1024tomaxoctets_gb        (0x01C0)
+#define ETH_MMC_rxunicastframes_g       (0x01C4)
+#define ETH_MMC_rxlengtherror           (0x01C8)
+#define ETH_MMC_rxoutofrangetype        (0x01CC)
+#define ETH_MMC_rxpauseframes           (0x01D0)
+#define ETH_MMC_rxfifooverflow          (0x01D4)
+#define ETH_MMC_rxvlanframes_gb         (0x01D8)
+#define ETH_MMC_rxwatchdogerror         (0x01DC)
+#define ETH_MMC_120_Reserved            (0x01E0)
+#define ETH_MMC_121_Reserved            (0x01E4)
+#define ETH_MMC_122_Reserved            (0x01E8)
+#define ETH_MMC_123_Reserved            (0x01EC)
+#define ETH_MMC_124_Reserved            (0x01F0)
+#define ETH_MMC_125_Reserved            (0x01F4)
+#define ETH_MMC_126_Reserved            (0x01F8)
+#define ETH_MMC_127_Reserved            (0x01FC)
+#define ETH_MMC_ipc_intr_mask_rx        (0x0200)
+#define ETH_MMC_129_Reserved            (0x0204)
+#define ETH_MMC_ipc_intr_rx         (0x0208)
+#define ETH_MMC_131_Reserved            (0x020C)
+#define ETH_MMC_rxipv4_gd_frms          (0x0210)
+#define ETH_MMC_rxipv4_hdrerr_frms      (0x0214)
+#define ETH_MMC_rxipv4_nopay_frms       (0x0218)
+#define ETH_MMC_rxipv4_frag_frms        (0x021C)
+#define ETH_MMC_rxipv4_udsbl_frms       (0x0220)
+#define ETH_MMC_rxipv6_gd_frms          (0x0224)
+#define ETH_MMC_rxipv6_hdrerr_frms      (0x0228)
+#define ETH_MMC_rxipv6_nopay_frms       (0x022C)
+#define ETH_MMC_rxudp_gd_frms           (0x0230)
+#define ETH_MMC_rxudp_err_frms          (0x0234)
+#define ETH_MMC_rxtcp_gd_frms           (0x0238)
+#define ETH_MMC_rxtcp_err_frms          (0x023C)
+#define ETH_MMC_rxicmp_gd_frms          (0x0240)
+#define ETH_MMC_rxicmp_err_frms         (0x0244)
+#define ETH_MMC_146_Reserved            (0x0248)
+#define ETH_MMC_147_Reserved            (0x024C)
+#define ETH_MMC_rxipv4_gd_octets        (0x0250)
+#define ETH_MMC_rxipv4_hdrerr_octets        (0x0254)
+#define ETH_MMC_rxipv4_nopay_octets     (0x0258)
+#define ETH_MMC_rxipv4_frag_octets      (0x025C)
+#define ETH_MMC_rxipv4_udsbl_octets     (0x0260)
+#define ETH_MMC_rxipv6_gd_octets        (0x0264)
+#define ETH_MMC_rxipv6_hdrerr_octets        (0x0268)
+#define ETH_MMC_rxipv6_nopay_octets     (0x026C)
+#define ETH_MMC_rxudp_gd_octets         (0x0270)
+#define ETH_MMC_rxudp_err_octets        (0x0274)
+#define ETH_MMC_rxtcp_gd_octets         (0x0278)
+#define ETH_MMC_rxtcp_err_octets        (0x027C)
+#define ETH_MMC_rxicmp_gd_octets        (0x0280)
+#define ETH_MMC_rxicmp_err_octets       (0x0284)
+
+
+#endif
+
diff --git a/arch/arm/mach-meson6/include/mach/am_regs.h b/arch/arm/mach-meson6/include/mach/am_regs.h
new file mode 100644
index 000000000000..4a6f5fe8f4bf
--- /dev/null
+++ b/arch/arm/mach-meson6/include/mach/am_regs.h
@@ -0,0 +1,22 @@
+/*
+ * am_regs.h
+ *
+ *  Created on: 2012-2-5
+ *      Author: jerry.yu
+ */
+
+#ifndef AM_REGS_H_
+#define AM_REGS_H_
+
+#include <linux/io.h>
+#include <plat/io.h>
+#include "io.h"
+#include "register.h"
+#include "reg_addr.h"
+#include "ao_regs.h"
+#include "regs.h"
+#include "dmc.h"
+#include "c_stb_define.h"
+#include "cpu.h"
+
+#endif /* AM_REGS_H_ */
diff --git a/arch/arm/mach-meson6/include/mach/ao_regs.h b/arch/arm/mach-meson6/include/mach/ao_regs.h
new file mode 100644
index 000000000000..eee70b0e6263
--- /dev/null
+++ b/arch/arm/mach-meson6/include/mach/ao_regs.h
@@ -0,0 +1,84 @@
+#ifndef  ALWAYS_ON_REGS_H
+#define ALWAYS_ON_REGS_H
+// -------------------------------------------------------------------
+// BASE #0
+// -------------------------------------------------------------------
+
+#define AO_RTI_STATUS_REG0        (((0x00 << 8) | (0x00))<<2)
+#define AO_RTI_STATUS_REG1        (((0x00 << 8) | (0x01))<<2)
+#define AO_RTI_STATUS_REG2        (((0x00 << 8) | (0x02))<<2)
+#define AO_RTI_PWR_CNTL_REG0      (((0x00 << 8) | (0x04))<<2)
+#define AO_RTI_PIN_MUX_REG        (((0x00 << 8) | (0x05))<<2)
+#define AO_WD_GPIO_REG            (((0x00 << 8) | (0x06))<<2)
+#define AO_REMAP_REG0             (((0x00 << 8) | (0x07))<<2)
+#define AO_REMAP_REG1             (((0x00 << 8) | (0x08))<<2)
+#define AO_GPIO_O_EN_N            (((0x00 << 8) | (0x09))<<2)
+#define AO_GPIO_I                 (((0x00 << 8) | (0x0A))<<2)
+#define AO_RTI_PULL_UP_REG        (((0x00 << 8) | (0x0B))<<2)
+#define AO_RTI_JTAG_CODNFIG_REG   (((0x00 << 8) | (0x0C))<<2)
+#define AO_RTI_WD_MARK            (((0x00 << 8) | (0x0D))<<2)
+#define AO_RTI_GEN_CNTL_REG0      (((0x00 << 8) | (0x10))<<2)
+#define AO_WATCHDOG_REG           (((0x00 << 8) | (0x11))<<2)
+#define AO_WATCHDOG_RESET         (((0x00 << 8) | (0x12))<<2)
+#define AO_TIMER_REG              (((0x00 << 8) | (0x13))<<2)
+#define AO_TIMERA_REG             (((0x00 << 8) | (0x14))<<2)
+#define AO_TIMERE_REG             (((0x00 << 8) | (0x15))<<2)
+#define AO_AHB2DDR_CNTL           (((0x00 << 8) | (0x18))<<2)
+#define AO_IRQ_MASK_FIQ_SEL       (((0x00 << 8) | (0x20))<<2)
+#define AO_IRQ_GPIO_REG           (((0x00 << 8) | (0x21))<<2)
+#define AO_IRQ_STAT               (((0x00 << 8) | (0x22))<<2)
+#define AO_IRQ_STAT_CLR           (((0x00 << 8) | (0x23))<<2)
+#define AO_DEBUG_REG0             (((0x00 << 8) | (0x28))<<2)
+#define AO_DEBUG_REG1             (((0x00 << 8) | (0x29))<<2)
+#define AO_DEBUG_REG2             (((0x00 << 8) | (0x2a))<<2)
+#define AO_DEBUG_REG3             (((0x00 << 8) | (0x2b))<<2)
+// -------------------------------------------------------------------
+// BASE #1
+// -------------------------------------------------------------------
+#define AO_IR_DEC_LDR_ACTIVE      (((0x01 << 8) | (0x20))<<2)
+#define AO_IR_DEC_LDR_IDLE        (((0x01 << 8) | (0x21))<<2)
+#define AO_IR_DEC_LDR_REPEAT      (((0x01 << 8) | (0x22))<<2)
+#define AO_IR_DEC_BIT_0           (((0x01 << 8) | (0x23))<<2)
+#define AO_IR_DEC_REG0            (((0x01 << 8) | (0x24))<<2)
+#define AO_IR_DEC_FRAME           (((0x01 << 8) | (0x25))<<2)
+#define AO_IR_DEC_STATUS          (((0x01 << 8) | (0x26))<<2)
+#define AO_IR_DEC_REG1            (((0x01 << 8) | (0x27))<<2)
+// ----------------------------
+// UART
+// ----------------------------
+#define AO_UART_WFIFO             (((0x01 << 8) | (0x30))<<2)
+#define AO_UART_RFIFO             (((0x01 << 8) | (0x31))<<2)
+#define AO_UART_CONTROL           (((0x01 << 8) | (0x32))<<2)
+#define AO_UART_STATUS            (((0x01 << 8) | (0x33))<<2)
+#define AO_UART_MISC              (((0x01 << 8) | (0x34))<<2)
+// ----------------------------
+// I2C Master (8)
+// ----------------------------
+#define AO_I2C_M_0_CONTROL_REG    (((0x01 << 8) | (0x40))<<2)
+#define AO_I2C_M_0_SLAVE_ADDR     (((0x01 << 8) | (0x41))<<2)
+#define AO_I2C_M_0_TOKEN_LIST0    (((0x01 << 8) | (0x42))<<2)
+#define AO_I2C_M_0_TOKEN_LIST1    (((0x01 << 8) | (0x43))<<2)
+#define AO_I2C_M_0_WDATA_REG0     (((0x01 << 8) | (0x44))<<2)
+#define AO_I2C_M_0_WDATA_REG1     (((0x01 << 8) | (0x45))<<2)
+#define AO_I2C_M_0_RDATA_REG0     (((0x01 << 8) | (0x46))<<2)
+#define AO_I2C_M_0_RDATA_REG1     (((0x01 << 8) | (0x47))<<2)
+// ----------------------------
+// I2C Slave (3)
+// ----------------------------
+#define AO_I2C_S_CONTROL_REG      (((0x01 << 8) | (0x50))<<2)
+#define AO_I2C_S_SEND_REG         (((0x01 << 8) | (0x51))<<2)
+#define AO_I2C_S_RECV_REG         (((0x01 << 8) | (0x52))<<2)
+#define AO_I2C_S_CNTL1_REG        (((0x01 << 8) | (0x53))<<2)
+// ---------------------------
+// RTC (4)
+// ---------------------------
+//#define AO_RTC_ADDR0              (((0x01 << 8) | (0xd0))<<2)
+//#define AO_RTC_ADDR1              (((0x01 << 8) | (0xd1))<<2)
+//#define AO_RTC_ADDR2              (((0x01 << 8) | (0xd2))<<2)
+//#define AO_RTC_ADDR3              (((0x01 << 8) | (0xd3))<<2)
+//#define AO_RTC_ADDR4              (((0x01 << 8) | (0xd4))<<2)
+
+#endif      //ALWAYS_ON_REGS_H
+
+
+
diff --git a/arch/arm/mach-meson6/include/mach/avosstyle_io.h b/arch/arm/mach-meson6/include/mach/avosstyle_io.h
new file mode 100644
index 000000000000..01b1204f9c5d
--- /dev/null
+++ b/arch/arm/mach-meson6/include/mach/avosstyle_io.h
@@ -0,0 +1,85 @@
+/*
+ *
+ * arch/arm/mach-meson3/include/mach/am_regs.h
+ *
+ *  Copyright (C) 2011 AMLOGIC, INC.
+ *
+ * License terms: GNU General Public License (GPL) version 2
+ * Basic register address definitions in physical memory and
+ * some block defintions for core devices like the timer.
+ */
+
+#ifndef __MACH_MESSON6_AVOSSTYL_IO_H
+#define __MACH_MESSON6_AVOSSTYL_IO_H
+
+#ifndef __ASSEMBLY__
+#define WRITE_REG(bus,reg, val) aml_write_reg32( bus##_REG_ADDR(reg),val)
+#define READ_REG(bus,reg) (aml_read_reg32(bus##_REG_ADDR(reg)))
+#define WRITE_REG_BITS(bus,reg, val, start, len) \
+    aml_set_reg32_bits(bus##_REG_ADDR(reg),	val,start,len)
+#define READ_REG_BITS(bus,reg, start, len) \
+     aml_get_reg32_bits(bus##_REG_ADDR(reg),start,len)
+#define CLEAR_REG_MASK(bus,reg, mask)   aml_clr_reg32_mask(bus##_REG_ADDR(reg), (mask))
+#define SET_REG_MASK(bus,reg, mask)     aml_set_reg32_mask(bus##_REG_ADDR(reg), (mask))
+
+#ifndef CONFIG_DISABLE_CBUS_IO_FUNC
+///CBUS BUS io operation
+#define WRITE_CBUS_REG(a...)        WRITE_REG(CBUS,a) 
+#define READ_CBUS_REG(a...)         READ_REG(CBUS,a)
+#define WRITE_CBUS_REG_BITS(a...)   WRITE_REG_BITS(CBUS,a)
+#define READ_CBUS_REG_BITS(a...)    READ_REG_BITS(CBUS,a)
+#define CLEAR_CBUS_REG_MASK(a...)   CLEAR_REG_MASK(CBUS,a)
+#define SET_CBUS_REG_MASK(a...)     SET_REG_MASK(CBUS,a)
+#endif
+#ifndef CONFIG_DISABLE_AXI_IO_FUNC
+///AXI BUS io operation
+#define WRITE_AXI_REG(a...)         WRITE_REG(AXI,a) 
+#define READ_AXI_REG(a...)          READ_REG(AXI,a)
+#define WRITE_AXI_REG_BITS(a...)    WRITE_REG_BITS(AXI,a)
+#define READ_AXI_REG_BITS(a...)     READ_REG_BITS(AXI,a)
+#define CLEAR_AXI_REG_MASK(a...)    CLEAR_REG_MASK(AXI,a)
+#define SET_AXI_REG_MASK(a...)      SET_REG_MASK(AXI,a)
+#endif
+#ifndef CONFIG_DISABLE_AHB_IO_FUNC
+///AHB BUS io operation
+#define WRITE_AHB_REG(a...)         WRITE_REG(AHB,a) 
+#define READ_AHB_REG(a...)          READ_REG(AHB,a)
+#define WRITE_AHB_REG_BITS(a...)    WRITE_REG_BITS(AHB,a)
+#define READ_AHB_REG_BITS(a...)     READ_REG_BITS(AHB,a)
+#define CLEAR_AHB_REG_MASK(a...)    CLEAR_REG_MASK(AHB,a)
+#define SET_AHB_REG_MASK(a...)      SET_REG_MASK(AHB,a)
+#endif
+#ifndef CONFIG_DISABLE_APB_IO_FUNC
+///APB BUS io operation
+#define WRITE_APB_REG(a...)         WRITE_REG(APB,a) 
+#define READ_APB_REG(a...)          READ_REG(APB,a)
+#define WRITE_APB_REG_BITS(a...)    WRITE_REG_BITS(APB,a)
+#define READ_APB_REG_BITS(a...)     READ_REG_BITS(APB,a)
+#define CLEAR_APB_REG_MASK(a...)    CLEAR_REG_MASK(APB,a)
+#define SET_APB_REG_MASK(a...)      SET_REG_MASK(APB,a)
+#endif
+#ifndef CONFIG_DISABLE_AOBUS_IO_FUNC
+///AOBUS BUS io operation
+#define WRITE_AOBUS_REG(a...)         WRITE_REG(AOBUS,a) 
+#define READ_AOBUS_REG(a...)          READ_REG(AOBUS,a)
+#define WRITE_AOBUS_REG_BITS(a...)    WRITE_REG_BITS(AOBUS,a)
+#define READ_AOBUS_REG_BITS(a...)     READ_REG_BITS(AOBUS,a)
+#define CLEAR_AOBUS_REG_MASK(a...)    CLEAR_REG_MASK(AOBUS,a)
+#define SET_AOBUS_REG_MASK(a...)      SET_REG_MASK(AOBUS,a)
+#endif
+#ifndef CONFIG_DISABLE_MPEG_IO_FUNC
+///MPEG BUS io operation
+#define WRITE_MPEG_REG      WRITE_CBUS_REG 
+#define READ_MPEG_REG       READ_CBUS_REG
+#define WRITE_MPEG_REG_BITS WRITE_CBUS_REG_BITS
+#define READ_MPEG_REG_BITS  READ_CBUS_REG_BITS
+#define CLEAR_MPEG_REG_MASK CLEAR_CBUS_REG_MASK
+#define SET_MPEG_REG_MASK   SET_CBUS_REG_MASK
+#endif
+
+
+#endif
+
+
+
+#endif //__MACH_MESSON3_REGS_H
diff --git a/arch/arm/mach-meson6/include/mach/c_stb_define.h b/arch/arm/mach-meson6/include/mach/c_stb_define.h
new file mode 100644
index 000000000000..f8bb3131b1db
--- /dev/null
+++ b/arch/arm/mach-meson6/include/mach/c_stb_define.h
@@ -0,0 +1,815 @@
+// ----------------------------------------------------------------------
+// This file is automatically generated from the script:
+//
+// ./create_stb_define_for_C_code.pl
+//
+// and was applied to the file
+//
+// ./stb_define.h
+//
+// DO NOT EDIT!!!!!
+// ----------------------------------------------------------------------
+//
+#ifdef C_STB_DEFINE_H
+#else
+#define C_STB_DEFINE_H
+
+//========================================================================
+//  STB Registers Start
+//========================================================================
+// -----------------------------------------------
+#define STB_CBUS_BASE           0x1600
+// -----------------------------------------------
+// There are two instantiations under one CBUS slave.  Each CBUS slave can support
+// 256 registers.  Each demux is allocated 128 registers so set the offset in
+// the middle
+// Copy this define but don't add a base address
+#define DEMUX_1_OFFSET         0x00
+#define DEMUX_2_OFFSET         0x50
+#define DEMUX_3_OFFSET         0xa0
+//========================================================================
+//  STB TOP Registers                   (8'hf0 - 8'hf7)
+//========================================================================
+// bit 22 -- invert fec_error for S2P1
+// bit 21 -- invert fec_data for S2P1
+// bit 20 -- invert fec_sync for S2P1
+// bit 19 -- invert fec_valid for S2P1
+// bit 18 -- invert fec_clk for S2P1
+// bit 17:16 -- fec_s_sel for S2P1  00 - select TS0, 01 -- select TS1, 10 -- select TS2, 11 - reserved
+// Bit 15 -- enable_des_pl_clk
+// Bit 14:13 -- reserved
+// Bit 12:10 -- ts_out_select, 0-TS0, 1-TS1, 2-TS2, 3,4-Reserved, 5-S2P1, 6-S2P0, 7-File
+// bit 9:8 -- des_i_sel 00 -- select demux0 as des input, 01 -- select_demux1, 10 -- select_demux2, 11 - reserved
+// bit 7 -- enable_des_pl
+// bit 6 -- invert fec_error for S2P0
+// bit 5 -- invert fec_data for S2P0
+// bit 4 -- invert fec_sync for S2P0
+// bit 3 -- invert fec_valid for S2P0
+// bit 2 -- invert fec_clk for S2P0
+// bit 1:0 -- fec_s_sel for S2P0  00 - select TS0, 01 -- select TS1, 10 -- select TS2, 11 - reserved
+//#define STB_TOP_CONFIG          (STB_CBUS_BASE + 0xf0) // 0x16f0
+/*----------- bit define -----------*/
+#define INVERT_S2P1_FEC_ERROR       22
+#define INVERT_S2P1_FEC_DATA        21
+#define INVERT_S2P1_FEC_SYNC        20
+#define INVERT_S2P1_FEC_VALID       19
+#define INVERT_S2P1_FEC_CLK         18
+#define S2P1_FEC_SERIAL_SEL         16
+#define ENABLE_DES_PL_CLK           15
+#define TS_OUTPUT_SOURCE            10
+#define DES_INPUT_SEL               8
+#define ENABLE_DES_PL               7
+#define INVERT_S2P0_FEC_ERROR       6
+#define INVERT_S2P0_FEC_DATA        5
+#define INVERT_S2P0_FEC_SYNC        4
+#define INVERT_S2P0_FEC_VALID       3
+#define INVERT_S2P0_FEC_CLK         2
+#define S2P0_FEC_SERIAL_SEL         0
+
+// 15:8 -- TS_package_length_sub_1 (default : 187)
+//  7:0 -- fec_sync_byte (default : 0x47)
+//#define TS_TOP_CONFIG           (STB_CBUS_BASE + 0xf1) // 0x16f1
+/*----------- bit define -----------*/
+#define TS_PACKAGE_LENGTH_SUB_1     8
+#define FEC_DEFAULT_SYNC_BYTE       0
+
+// Bit 23:16 -- file_m2ts_skip_bytes
+// Bit 15:8 -- des_out_dly
+// Bit 7:6 -- transport_scrambling_control_odd // should be 3
+// Bit 5 -- ts_hiu_enable
+// Bit 4:0 -- fec_clk_div
+//#define TS_FILE_CONFIG          (STB_CBUS_BASE + 0xf2) // 0x16f2
+/*----------- bit define -----------*/
+#define FILE_M2TS_SKIP_BYTES        16
+#define DES_OUT_DLY                 8
+#define TRANSPORT_SCRAMBLING_CONTROL_ODD 6
+#define TS_HIU_ENABLE               5
+#define FEC_FILE_CLK_DIV            0
+
+// Bit 13:8 -- des ts pl state   -- Read Only
+// Bit 3:0 PID index to 8 PID to get key-set
+// auto increse after TS_PL_PID_DATA read/write
+//#define TS_PL_PID_INDEX         (STB_CBUS_BASE + 0xf3) // 0x16f3
+/*----------- bit define -----------*/
+#define DES_TS_PL_STATE             8
+
+// Bit 13 -- PID match disble
+// Bit 12:0 -- PID
+//#define TS_PL_PID_DATA          (STB_CBUS_BASE + 0xf4) // 0x16f4
+/*----------- bit define -----------*/
+#define PID_MATCH_DISABLE_HIGH       29
+#define PID_MATCH_HIGH               16
+#define PID_MATCH_DISABLE_LOW        13
+#define PID_MATCH_LOW                0
+
+//#define COMM_DESC_KEY0          (STB_CBUS_BASE + 0xf5) // 0x16f5 // Common descrambler key (key bits[63:32])
+//#define COMM_DESC_KEY1          (STB_CBUS_BASE + 0xf6) // 0x16f6 // Common descrambler key (key bits[31:0])
+//#define COMM_DESC_KEY_RW        (STB_CBUS_BASE + 0xf7) // 0x16f7 // bits[3:0] point to the address to write the key {COMM_DESC_KEY1, COMM_DESC_KEY0}
+// Writing this register writes the key to RAM
+
+//========================================================================
+//  Multiple STB Registers                  (8'h00 - 8'h45)
+//========================================================================
+// STB registers are 8'h0x
+// Bit 15:0 -- version number : 0x0002  (v0.01)
+//#define STB_VERSION             (STB_CBUS_BASE + DEMUX_1_OFFSET + 0x00)  // 0x1600 // read only
+//#define STB_VERSION_2           (STB_CBUS_BASE + DEMUX_2_OFFSET + 0x00)  // 0x1650 // read only
+//#define STB_VERSION_3           (STB_CBUS_BASE + DEMUX_3_OFFSET + 0x00)  // 0x16a0 // read only
+
+//#define STB_TEST_REG            (STB_CBUS_BASE + DEMUX_1_OFFSET + 0x01)  // 0x1601
+//#define STB_TEST_REG_2          (STB_CBUS_BASE + DEMUX_2_OFFSET + 0x01)  // 0x1651
+//#define STB_TEST_REG_3          (STB_CBUS_BASE + DEMUX_3_OFFSET + 0x01)  // 0x16a1
+
+// Bit 15 -- fec_core_select 1 - select descramble output
+// Bit 14:12 -  fec_select 0-TS0, 1-TS1, 2-TS2, 3,4-Reserved, 5-S2P1, 6-S2P0, 7-File
+// Bit 11 -- FEC_CLK
+// Bit 10 -- SOP
+// Bit 9 -- D_VALID
+// Bit 8 -- D_FAIL
+// Bit 7:0 -- D_DATA 7:0
+//#define FEC_INPUT_CONTROL       (STB_CBUS_BASE + DEMUX_1_OFFSET + 0x02)  // 0x1602
+//#define FEC_INPUT_CONTROL_2     (STB_CBUS_BASE + DEMUX_2_OFFSET + 0x02)  // 0x1652
+//#define FEC_INPUT_CONTROL_3     (STB_CBUS_BASE + DEMUX_3_OFFSET + 0x02)  // 0x16a2
+/*----------- bit define -----------*/
+#define FEC_CORE_SEL               15
+#define FEC_SEL                    12
+#define FEC_INPUT_FEC_CLK          11
+#define FEC_INPUT_SOP              10
+#define FEC_INPUT_D_VALID           9
+#define FEC_INPUT_D_FAIL            8
+
+//#define FEC_INPUT_DATA          (STB_CBUS_BASE + DEMUX_1_OFFSET + 0x03)  // 0x1603 // read only
+//#define FEC_INPUT_DATA_2        (STB_CBUS_BASE + DEMUX_2_OFFSET + 0x03)  // 0x1653 // read only
+//#define FEC_INPUT_DATA_3        (STB_CBUS_BASE + DEMUX_3_OFFSET + 0x03)  // 0x16a3 // read only
+
+// bit 31 -- enable_free_clk_fec_data_valid
+// bit 30 -- enable_free_clk_stb_reg
+// bit 29:21 -- reserved
+// bit 20 (bit 4) -- Bypass use recoder path
+// bit 19 (bit 3) -- clear_PID_continuity_counter_valid
+// bit 18 (bit 2) -- Disable Splicing
+// bit 17 (bit 1) -- Insert PES_STRONG_SYNC in Audio PES
+// bit 16 (bit 0) -- Insert PES_STRONG_SYNC in Video PES
+// Bit 15 - do not trust section length
+// Bit 14 - om cmd push even zero
+// Bit 13 - reserved
+// Bit 12 - SUB, OTHER PES interrupt at beginning of PES
+// Bit 11 - discard_av_package -- for ts_recorder use only
+// Bit 10 - ts_recorder_select  0:after PID filter 1:before PID filter
+// Bit 9 - ts_recorder_enable
+// Bit 8 - (table_id == 0xff) means section_end
+// Bit 7 - do not send uncomplete section
+// Bit 6 - do not discard duplicate package
+// Bit 5 - search SOP when trasport_error_indicator
+// Bit 4 - stb demux enable
+// Bit 3 - do not reset state machine on SOP
+// Bit 2 - search SOP when error happened ( when ignore_fail_n_sop, will have this case)
+// Bit 1 - do not use SOP input ( check FEC sync byte instead )
+// Bit 0 - ignore fec_error bit when non sop ( check error on SOP only)
+//#define DEMUX_CONTROL           (STB_CBUS_BASE + DEMUX_1_OFFSET + 0x04)  // 0x1604
+//#define DEMUX_CONTROL_2         (STB_CBUS_BASE + DEMUX_2_OFFSET + 0x04)  // 0x1654
+//#define DEMUX_CONTROL_3         (STB_CBUS_BASE + DEMUX_3_OFFSET + 0x04)  // 0x16a4
+/*----------- bit define -----------*/
+#define ENABLE_FREE_CLK_FEC_DATA_VALID          31
+#define ENABLE_FREE_CLK_STB_REG                 30
+#define BYPASS_USE_RECODER_PATH                 20
+#define CLEAR_PID_CONTINUITY_COUNTER_VALID      19
+#define DISABLE_SPLICING                        18
+#define INSERT_AUDIO_PES_STRONG_SYNC            17
+#define INSERT_VIDEO_PES_STRONG_SYNC            16
+#define SECTION_LENGTH_UNTRUSTY                 15
+#define OM_CMD_PUSH_EVEN_ZERO                   14
+#define OTHER_INT_AT_PES_BEGINING               12
+#define DISCARD_AV_PACKAGE                      11
+#define TS_RECORDER_SELECT                      10
+#define TS_RECORDER_ENABLE                      9
+#define SECTION_END_WITH_TABLE_ID               8
+#define SEND_COMPLETE_SECTION_ONLY              7
+#define KEEP_DUPLICATE_PACKAGE                  6
+#define SEACH_SOP_ON_TRANSPORT_ERROR            5
+#define STB_DEMUX_ENABLE                        4
+#define NO_RESET_ON_SOP                         3
+#define SEARCH_SOP_ON_ERROR                     2
+#define NOT_USE_OF_SOP_INPUT                    1
+#define IGNORE_NONSOP_FEC_ERROR                 0
+
+// bit 15:8 demux package length - 1 ( default : 187 )
+// bit 7:0 default is 0x47
+//#define FEC_SYNC_BYTE           (STB_CBUS_BASE + DEMUX_1_OFFSET + 0x05)  // 0x1605
+//#define FEC_SYNC_BYTE_2         (STB_CBUS_BASE + DEMUX_2_OFFSET + 0x05)  // 0x1655
+//#define FEC_SYNC_BYTE_3         (STB_CBUS_BASE + DEMUX_3_OFFSET + 0x05)  // 0x16a5
+
+/******************************************************************************************************
+FM Memory Usage :
+0-15 (32 PID filter target) ---- 15:13-PID type 12:0-PID target or force data
+(force data : 1 will mask corespoding bit, 0 will disable this PID filter channel)
+advanced setting -- bit 7:0
+                    bit 7 -- PID bit 12:11 compare result force
+                    bit 6 -- PID bit 10:9 compare result force
+                    bit 5 -- PID bit 8:7 compare result force
+                    bit 4 -- PID bit 6:5 compare result force
+                    bit 3 -- PID bit 4:3 compare result force
+                    bit 2 -- PID bit 2 compare result force
+                    bit 1 -- PID bit 1 compare result force
+                    bit 0 -- PID bit 0 compare result force
+16-255(15x32 Section filter target)
+For first byte : Table_ID
+---- 15-Mask High 4-bits
+     14-Mask Low 4-bits
+     13-disable_PID_check
+     12:8-PIDindex
+     7:0-section target (always EQ)
+For rest of bytes :
+---- 15-Mask 14-EQ/NE 13-disable_PID_check 12:8-PIDindex 7:0-section target (or force data)
+advanced setting -- bit 7:0 force compare result
+******************************************************************************************************/
+/*----------- bit define -----------*/
+#define PID_TYPE                                13
+#define PID_TARGET                              0
+
+#define SECTION_FIRSTBYTE_MASKHIGH              15
+#define SECTION_FIRSTBYTE_MASKLOW               14
+#define SECTION_FIRSTBYTE_DISABLE_PID_CHECK     13
+#define SECTION_FIRSTBYTE_PID_INDEX             8
+#define SECTION_TARGET                          0
+
+#define SECTION_RESTBYTE_MASK                   15
+#define SECTION_RESTBYTE_MASK_EQ                14
+#define SECTION_RESTBYTE_DISABLE_PID_CHECK      13
+#define SECTION_RESTBYTE_PID_INDEX              8
+
+// bit 31:16 -- filter memory write data hi[31:16]
+// bit 15:0 -- filter memory write data low [15:0]
+//#define FM_WR_DATA              (STB_CBUS_BASE + DEMUX_1_OFFSET + 0x06)  // 0x1606
+//#define FM_WR_DATA_2            (STB_CBUS_BASE + DEMUX_2_OFFSET + 0x06)  // 0x1656
+//#define FM_WR_DATA_3            (STB_CBUS_BASE + DEMUX_3_OFFSET + 0x06)  // 0x16a6
+/*----------- bit define -----------*/
+#define FM_WR_DATA_HI                           16
+
+// bit 31:24 -- advanced setting hi
+// bit 23:16 -- advanced setting low
+// bit 15 -- filter memory write data request
+// bit 7:0 -- filter memory write addr
+//#define FM_WR_ADDR              (STB_CBUS_BASE + DEMUX_1_OFFSET + 0x07)  // 0x1607
+//#define FM_WR_ADDR_2            (STB_CBUS_BASE + DEMUX_2_OFFSET + 0x07)  // 0x1657
+//#define FM_WR_ADDR_3            (STB_CBUS_BASE + DEMUX_3_OFFSET + 0x07)  // 0x16a7
+/*----------- bit define -----------*/
+#define FM_ADVANCED_SETTING_HI                  24
+#define FM_ADVANCED_SETTING_LO                  16
+#define FM_WR_DATA_REQUEST                      15
+
+// bit 13:8 demux state  -- read only
+// bit 7:4 -- maxnum section filter compare address
+// bit 3:0 -- maxnum PID filter compare address
+//#define MAX_FM_COMP_ADDR        (STB_CBUS_BASE + DEMUX_1_OFFSET + 0x08)  // 0x1608
+//#define MAX_FM_COMP_ADDR_2      (STB_CBUS_BASE + DEMUX_2_OFFSET + 0x08)  // 0x1658
+//#define MAX_FM_COMP_ADDR_3      (STB_CBUS_BASE + DEMUX_3_OFFSET + 0x08)  // 0x16a8
+/*----------- bit define -----------*/
+#define DEMUX_STATE                             8
+#define MAX_FM_SECTION_FILTER_COMP_ADDR         4
+
+// bit 15 - transport_error_indicator
+// bit 14 - payload_unit_start_indicator
+// bit 13 - transport_priority
+// bit 12:0 - PID
+//#define TS_HEAD_0               (STB_CBUS_BASE + DEMUX_1_OFFSET + 0x09)  // 0x1609
+//#define TS_HEAD_0_2             (STB_CBUS_BASE + DEMUX_2_OFFSET + 0x09)  // 0x1659
+//#define TS_HEAD_0_3             (STB_CBUS_BASE + DEMUX_3_OFFSET + 0x09)  // 0x16a9
+/*----------- bit define -----------*/
+#define TRANSPORT_ERROR_INDICATOR               15
+#define PAYLOAD_UNIT_START_INDICATOR            14
+#define TRANSPORT_PRIORITY                      13
+
+// bit 7:6 transport_scrambling_control
+// bit 5:4 adaptation_field_control
+// bit 3:0 continuity_counter
+//#define TS_HEAD_1               (STB_CBUS_BASE + DEMUX_1_OFFSET + 0x0a)  // 0x160a
+//#define TS_HEAD_1_2             (STB_CBUS_BASE + DEMUX_2_OFFSET + 0x0a)  // 0x165a
+//#define TS_HEAD_1_3             (STB_CBUS_BASE + DEMUX_3_OFFSET + 0x0a)  // 0x16aa
+/*----------- bit define -----------*/
+#define TRANSPORT_SCRAMBLING_CONTROL            6
+#define ADAPTATION_FIELD_CONTROL                4
+
+// bit 15:12 -- om_cmd_count (read only)
+// bit  11:9 -- overflow_count // bit  11:9 -- om_cmd_wr_ptr (read only)
+// bit   8:6 -- om_overwrite_count // bit   8:6 -- om_cmd_rd_ptr (read only)
+// bit   5:3 -- type_stb_om_w_rd (read only)
+// bit     2 -- unit_start_stb_om_w_rd (read only)
+// bit     1 -- om_cmd_overflow (read only)
+// bit     0 -- om_cmd_pending (read)
+// bit     0 -- om_cmd_read_finished (write)
+//#define OM_CMD_STATUS           (STB_CBUS_BASE + DEMUX_1_OFFSET + 0x0b)  // 0x160b
+//#define OM_CMD_STATUS_2         (STB_CBUS_BASE + DEMUX_2_OFFSET + 0x0b)  // 0x165b
+//#define OM_CMD_STATUS_3         (STB_CBUS_BASE + DEMUX_3_OFFSET + 0x0b)  // 0x16ab
+/*----------- bit define -----------*/
+#define OM_CMD_COUNT                            12
+#define OM_OVERFLOW_COUNT                       9
+#define OM_OVERWRITE_COUNT                      6
+#define TYPE_STB_OM_W_RD                        3
+#define UNIT_START_STB_OM_W_RD                  2
+#define OM_CMD_OVERFLOW                         1
+
+// bit 15:9 -- count_stb_om_w_rd  (read only)
+// bit 8:0 -- start_stb_om_wa_rd (read only)
+//#define OM_CMD_DATA             (STB_CBUS_BASE + DEMUX_1_OFFSET + 0x0c)  // 0x160c
+//#define OM_CMD_DATA_2           (STB_CBUS_BASE + DEMUX_2_OFFSET + 0x0c)  // 0x165c
+//#define OM_CMD_DATA_3           (STB_CBUS_BASE + DEMUX_3_OFFSET + 0x0c)  // 0x16ac
+/*----------- bit define -----------*/
+#define COUNT_STB_OM_W_RD                       9
+
+// bit 11:0 -- offset for section data
+//#define OM_CMD_DATA2            (STB_CBUS_BASE + DEMUX_1_OFFSET + 0x0d)  // 0x160d
+//#define OM_CMD_DATA2_2          (STB_CBUS_BASE + DEMUX_2_OFFSET + 0x0d)  // 0x165d
+//#define OM_CMD_DATA2_3          (STB_CBUS_BASE + DEMUX_3_OFFSET + 0x0d)  // 0x16ad
+
+// bit 31:16 -- base address for section buffer group 0 (*0x400 to get real address)
+// bit 15:0 -- base address for section buffer group 1 (*0x400 to get real address)
+//#define SEC_BUFF_01_START       (STB_CBUS_BASE + DEMUX_1_OFFSET + 0x0e)  // 0x160e
+//#define SEC_BUFF_01_START_2     (STB_CBUS_BASE + DEMUX_2_OFFSET + 0x0e)  // 0x165e
+//#define SEC_BUFF_01_START_3     (STB_CBUS_BASE + DEMUX_3_OFFSET + 0x0e)  // 0x16ae
+/*----------- bit define -----------*/
+#define SEC_BUFF_0_BASE_ADDR                    16
+
+// bit 31:16 -- base address for section buffer group 2 (*0x400 to get real address)
+// bit 15:0 -- base address for section buffer group 3 (*0x400 to get real address)
+//#define SEC_BUFF_23_START       (STB_CBUS_BASE + DEMUX_1_OFFSET + 0x0f)  // 0x160f
+//#define SEC_BUFF_23_START_2     (STB_CBUS_BASE + DEMUX_2_OFFSET + 0x0f)  // 0x165f
+//#define SEC_BUFF_23_START_3     (STB_CBUS_BASE + DEMUX_3_OFFSET + 0x0f)  // 0x16af
+/*----------- bit define -----------*/
+#define SEC_BUFF_2_BASE_ADDR                    16
+
+// bit 15:12 -- section buffer size for group 3
+// bit 11:8 -- section buffer size for group 2
+// bit 7:4 -- section buffer size for group 1
+// bit 3:0 -- section buffer size for group 0 (bit used,  for example, 10 means 1K)
+//#define SEC_BUFF_SIZE           (STB_CBUS_BASE + DEMUX_1_OFFSET + 0x10)  // 0x1610
+//#define SEC_BUFF_SIZE_2         (STB_CBUS_BASE + DEMUX_2_OFFSET + 0x10)  // 0x1660
+//#define SEC_BUFF_SIZE_3         (STB_CBUS_BASE + DEMUX_3_OFFSET + 0x10)  // 0x16b0
+/*----------- bit define -----------*/
+#define SEC_BUFF_3_SIZE                        12
+#define SEC_BUFF_2_SIZE                         8
+#define SEC_BUFF_1_SIZE                         4
+
+// section buffer busy status for buff 31:0 ( Read Only )
+//#define SEC_BUFF_BUSY           (STB_CBUS_BASE + DEMUX_1_OFFSET + 0x11)  // 0x1611
+//#define SEC_BUFF_BUSY_2         (STB_CBUS_BASE + DEMUX_2_OFFSET + 0x11)  // 0x1661
+//#define SEC_BUFF_BUSY_3         (STB_CBUS_BASE + DEMUX_3_OFFSET + 0x11)  // 0x16b1
+
+// section buffer write status for buff 31:0 -- Read
+// clear buffer status ( buff READY and BUSY ) -- write
+//#define SEC_BUFF_READY          (STB_CBUS_BASE + DEMUX_1_OFFSET + 0x12)  // 0x1612
+//#define SEC_BUFF_READY_2        (STB_CBUS_BASE + DEMUX_2_OFFSET + 0x12)  // 0x1662
+//#define SEC_BUFF_READY_3        (STB_CBUS_BASE + DEMUX_3_OFFSET + 0x12)  // 0x16b2
+
+// bit 15 -- section_reset_busy (Read Only)
+// bit 14 -- output_section_buffer_valid
+// bit 12:8 -- SEC_BUFFER_NUMBER for the INDEX buffer  Read_Only
+// bit 4:0 -- SEC_BUFFER_INDEX   RW
+//#define SEC_BUFF_NUMBER         (STB_CBUS_BASE + DEMUX_1_OFFSET + 0x13)  // 0x1613
+//#define SEC_BUFF_NUMBER_2       (STB_CBUS_BASE + DEMUX_2_OFFSET + 0x13)  // 0x1663
+//#define SEC_BUFF_NUMBER_3       (STB_CBUS_BASE + DEMUX_3_OFFSET + 0x13)  // 0x16b3
+/*----------- bit define -----------*/
+#define SECTION_RESET_BUSY                      15
+#define OUTPUT_SECTION_BUFFER_VALID             14
+#define INDEXED_SEC_BUFF_NUMBER                 8
+
+// bit 9:5 -- BYPASS PID number
+// bit 4:0 -- PCR PID number
+//#define ASSIGN_PID_NUMBER       (STB_CBUS_BASE + DEMUX_1_OFFSET + 0x14)  // 0x1614
+//#define ASSIGN_PID_NUMBER_2     (STB_CBUS_BASE + DEMUX_2_OFFSET + 0x14)  // 0x1664
+//#define ASSIGN_PID_NUMBER_3     (STB_CBUS_BASE + DEMUX_3_OFFSET + 0x14)  // 0x16b4
+/*----------- bit define -----------*/
+#define BYPASS_PID_NUMBER                       5
+
+// bit 15:0 -- stream_id filter bit enable
+// bit 7:0 -- stream_id filter target
+//#define VIDEO_STREAM_ID         (STB_CBUS_BASE + DEMUX_1_OFFSET + 0x15)  // 0x1615
+//#define VIDEO_STREAM_ID_2       (STB_CBUS_BASE + DEMUX_2_OFFSET + 0x15)  // 0x1665
+//#define VIDEO_STREAM_ID_3       (STB_CBUS_BASE + DEMUX_3_OFFSET + 0x15)  // 0x16b5
+
+//#define AUDIO_STREAM_ID         (STB_CBUS_BASE + DEMUX_1_OFFSET + 0x16)  // 0x1616
+//#define AUDIO_STREAM_ID_2       (STB_CBUS_BASE + DEMUX_2_OFFSET + 0x16)  // 0x1666
+//#define AUDIO_STREAM_ID_3       (STB_CBUS_BASE + DEMUX_3_OFFSET + 0x16)  // 0x16b6
+
+//#define SUB_STREAM_ID           (STB_CBUS_BASE + DEMUX_1_OFFSET + 0x17)  // 0x1617
+//#define SUB_STREAM_ID_2         (STB_CBUS_BASE + DEMUX_2_OFFSET + 0x17)  // 0x1667
+//#define SUB_STREAM_ID_3         (STB_CBUS_BASE + DEMUX_3_OFFSET + 0x17)  // 0x16b7
+
+//#define OTHER_STREAM_ID         (STB_CBUS_BASE + DEMUX_1_OFFSET + 0x18)  // 0x1618
+//#define OTHER_STREAM_ID_2       (STB_CBUS_BASE + DEMUX_2_OFFSET + 0x18)  // 0x1668
+//#define OTHER_STREAM_ID_3       (STB_CBUS_BASE + DEMUX_3_OFFSET + 0x18)  // 0x16b8
+
+// bit 12 -- PCR_EN
+// bit 11:0 -- PCR90K_DIV
+//#define PCR90K_CTL              (STB_CBUS_BASE + DEMUX_1_OFFSET + 0x19)  // 0x1619
+//#define PCR90K_CTL_2            (STB_CBUS_BASE + DEMUX_2_OFFSET + 0x19)  // 0x1669
+//#define PCR90K_CTL_3            (STB_CBUS_BASE + DEMUX_3_OFFSET + 0x19)  // 0x16b9
+/*----------- bit define -----------*/
+#define PCR_EN                     12
+
+// bit 15:0 -- PCR[31:0] R/W
+//#define PCR_DEMUX               (STB_CBUS_BASE + DEMUX_1_OFFSET + 0x1a)  // 0x161a
+//#define PCR_DEMUX_2             (STB_CBUS_BASE + DEMUX_2_OFFSET + 0x1a)  // 0x166a
+//#define PCR_DEMUX_3             (STB_CBUS_BASE + DEMUX_3_OFFSET + 0x1a)  // 0x16ba
+
+// bit 15:0 -- VPTS[31:0] R/W
+//#define VIDEO_PTS_DEMUX         (STB_CBUS_BASE + DEMUX_1_OFFSET + 0x1b)  // 0x161b
+//#define VIDEO_PTS_DEMUX_2       (STB_CBUS_BASE + DEMUX_2_OFFSET + 0x1b)  // 0x166b
+//#define VIDEO_PTS_DEMUX_3       (STB_CBUS_BASE + DEMUX_3_OFFSET + 0x1b)  // 0x16bb
+
+// bit 15:0 -- VDTS[31:0] R/W
+//#define VIDEO_DTS_DEMUX         (STB_CBUS_BASE + DEMUX_1_OFFSET + 0x1c)  // 0x161c
+//#define VIDEO_DTS_DEMUX_2       (STB_CBUS_BASE + DEMUX_2_OFFSET + 0x1c)  // 0x166c
+//#define VIDEO_DTS_DEMUX_3       (STB_CBUS_BASE + DEMUX_3_OFFSET + 0x1c)  // 0x16bc
+
+// bit 15:0 -- APTS[31:0] R/W
+//#define AUDIO_PTS_DEMUX         (STB_CBUS_BASE + DEMUX_1_OFFSET + 0x1d)  // 0x161d
+//#define AUDIO_PTS_DEMUX_2       (STB_CBUS_BASE + DEMUX_2_OFFSET + 0x1d)  // 0x166d
+//#define AUDIO_PTS_DEMUX_3       (STB_CBUS_BASE + DEMUX_3_OFFSET + 0x1d)  // 0x16bd
+
+// bit 15:0 -- SPTS[31:0] R/W
+//#define SUB_PTS_DEMUX           (STB_CBUS_BASE + DEMUX_1_OFFSET + 0x1e)  // 0x161e
+//#define SUB_PTS_DEMUX_2         (STB_CBUS_BASE + DEMUX_2_OFFSET + 0x1e)  // 0x166e
+//#define SUB_PTS_DEMUX_3         (STB_CBUS_BASE + DEMUX_3_OFFSET + 0x1e)  // 0x16be
+
+// read -- status, write 1 clear status
+// bit 15 -- SUB_PTS[32]
+// bit 14 -- AUDIO_PTS[32]
+// bit 13 -- VIDEO_DTS[32]
+// bit 12 -- VIDEO_PTS[32]
+// bit 3 -- sub_pts_ready
+// bit 2 -- audio_pts_ready
+// bit 1 -- video_dts_ready
+// bit 0 -- video_pts_ready
+//#define STB_PTS_DTS_STATUS      (STB_CBUS_BASE + DEMUX_1_OFFSET + 0x1f)  // 0x161f
+//#define STB_PTS_DTS_STATUS_2    (STB_CBUS_BASE + DEMUX_2_OFFSET + 0x1f)  // 0x166f
+//#define STB_PTS_DTS_STATUS_3    (STB_CBUS_BASE + DEMUX_3_OFFSET + 0x1f)  // 0x16bf
+/*----------- bit define -----------*/
+#define SUB_PTS_BIT32              15
+#define AUDIO_PTS_BIT32            14
+#define VIDEO_DTS_BIT32            13
+#define VIDEO_PTS_BIT32            12
+#define SUB_PTS_READY              3
+#define AUDIO_PTS_READY            2
+#define VIDEO_DTS_READY            1
+#define VIDEO_PTS_READY            0
+
+// bit 3:0 --
+//  0 -- adaptation_field_length[7:0], adaption_field_byte_1[7:0]
+//  1 -- stream_id[7:0], pes_header_bytes_left[7:0]
+//  2 -- pes_package_bytes_left[15:0]
+//  3 -- pes_ctr_byte[7:0], pes_flag_byte[7:0]
+//#define STB_DEBUG_INDEX         (STB_CBUS_BASE + DEMUX_1_OFFSET + 0x20)  // 0x1620
+//#define STB_DEBUG_INDEX_2       (STB_CBUS_BASE + DEMUX_2_OFFSET + 0x20)  // 0x1670
+//#define STB_DEBUG_INDEX_3       (STB_CBUS_BASE + DEMUX_3_OFFSET + 0x20)  // 0x16c0
+
+// read only
+//#define STB_DEBUG_DATA_OUT      (STB_CBUS_BASE + DEMUX_1_OFFSET + 0x21)  // 0x1621
+//#define STB_DEBUG_DATA_OUT_2    (STB_CBUS_BASE + DEMUX_2_OFFSET + 0x21)  // 0x1671
+//#define STB_DEBUG_DATA_OUT_3    (STB_CBUS_BASE + DEMUX_3_OFFSET + 0x21)  // 0x16c1
+
+// default : 0x807f
+// bit 15:9  -- MAX OM DMA COUNT  (default: 0x40)
+// bit 8:0   -- LAST ADDR OF OM ADDR (default: 127)
+#define STB_OM_CTL              (STB_CBUS_BASE + DEMUX_1_OFFSET + 0x22)  // 0x1622
+#define STB_OM_CTL_2            (STB_CBUS_BASE + DEMUX_2_OFFSET + 0x22)  // 0x1672
+#define STB_OM_CTL_3            (STB_CBUS_BASE + DEMUX_3_OFFSET + 0x22)  // 0x16c2
+/*----------- bit define -----------*/
+#define MAX_OM_DMA_COUNT           9
+#define LAST_OM_ADDR               0
+
+// 15:0  WRITE 1 CLEAR to clear interrupt source
+// 9 -- splicing_point
+// 8 -- other_PES_int
+// 7 -- sub_PES_int
+// 6 -- discontinuity
+// 5 -- duplicated_pack_found
+// 4 -- New PDTS ready
+// 3 -- om_cmd_buffer ready for access
+// 2 -- section buffer ready
+// 1 -- transport_error_indicator
+// 0 -- TS ERROR PIN
+//#define STB_INT_STATUS          (STB_CBUS_BASE + DEMUX_1_OFFSET + 0x23)  // 0x1623
+//#define STB_INT_STATUS_2        (STB_CBUS_BASE + DEMUX_2_OFFSET + 0x23)  // 0x1673
+//#define STB_INT_STATUS_3        (STB_CBUS_BASE + DEMUX_3_OFFSET + 0x23)  // 0x16c3
+/*----------- bit define -----------*/
+#define PCR_READY                  11
+#define AUDIO_SPLICING_POINT       10
+#define VIDEO_SPLICING_POINT       9
+#define OTHER_PES_READY            8
+#define SUB_PES_READY              7
+#define DIS_CONTINUITY_PACKET      6
+#define DUPLICATED_PACKET          5
+#define NEW_PDTS_READY             4
+#define OM_CMD_READ_PENDING        3
+#define SECTION_BUFFER_READY       2
+#define TS_ERROR_PACKAGE           1
+#define TS_ERROR_PIN               0
+
+// When Bit 31 - 1 write will indicate all type use sepertate endian (Write Only)
+// When Bit 31 - 0 write will indicate all type else use Bit 8:6
+// Bit 23:21 - demux om write endian control for OTHER_PES_PACKET
+// Bit 20:18 - demux om write endian control for SCR_ONLY_PACKET
+// Bit 17:15 - demux om write endian control for SUB_PACKET
+// Bit 14:12 - demux om write endian control for AUDIO_PACKET
+// Bit 11:9  - demux om write endian control for VIDEO_PACKET
+// Bit 8:6 - demux om write endian control for else
+// Bit 5:3 - demux om write endian control for bypass
+// Bit 2:0 - demux om write endian control for section
+//#define DEMUX_ENDIAN            (STB_CBUS_BASE + DEMUX_1_OFFSET + 0x24)  // 0x1624
+//#define DEMUX_ENDIAN_2          (STB_CBUS_BASE + DEMUX_2_OFFSET + 0x24)  // 0x1674
+//#define DEMUX_ENDIAN_3          (STB_CBUS_BASE + DEMUX_3_OFFSET + 0x24)  // 0x16c4
+/*----------- bit define -----------*/
+#define SEPERATE_ENDIAN            31
+#define OTHER_PES_ENDIAN           21
+#define SCR_ENDIAN                 18
+#define SUB_ENDIAN                 15
+#define AUDIO_ENDIAN               12
+#define VIDEO_ENDIAN               9
+#define OTHER_ENDIAN               6
+#define BYPASS_ENDIAN              3
+#define SECTION_ENDIAN             0
+
+// Bit 7 -- use hi_bsf interface
+//#define TS_HIU_CTL              (STB_CBUS_BASE + DEMUX_1_OFFSET + 0x25)  // 0x1625
+//#define TS_HIU_CTL_2            (STB_CBUS_BASE + DEMUX_2_OFFSET + 0x25)  // 0x1675
+//#define TS_HIU_CTL_3            (STB_CBUS_BASE + DEMUX_3_OFFSET + 0x25)  // 0x16c5
+/*----------- bit define -----------*/
+#define LAST_BURST_THRESHOLD       8
+#define USE_HI_BSF_INTERFACE       7
+
+// bit 15:0 -- base address for section buffer start (*0x10000 to get real base)
+//#define SEC_BUFF_BASE           (STB_CBUS_BASE + DEMUX_1_OFFSET + 0x26)  // 0x1626
+//#define SEC_BUFF_BASE_2         (STB_CBUS_BASE + DEMUX_2_OFFSET + 0x26)  // 0x1676
+//#define SEC_BUFF_BASE_3         (STB_CBUS_BASE + DEMUX_3_OFFSET + 0x26)  // 0x16c6
+
+// bit 11 -- mask bit for OTHER_PES_AHB_DMA_EN
+// bit 10 -- mask bit for SUB_AHB_DMA_EN
+// bit 9 -- mask bit for BYPASS_AHB_DMA_EN
+// bit 8 -- mask bit for SECTION_AHB_DMA_EN
+// bit 7 -- mask bit for recoder stream
+// bit 6:0 -- mask bit for each type
+//#define DEMUX_MEM_REQ_EN        (STB_CBUS_BASE + DEMUX_1_OFFSET + 0x27)  // 0x1627
+//#define DEMUX_MEM_REQ_EN_2      (STB_CBUS_BASE + DEMUX_2_OFFSET + 0x27)  // 0x1677
+//#define DEMUX_MEM_REQ_EN_3      (STB_CBUS_BASE + DEMUX_3_OFFSET + 0x27)  // 0x16c7
+/*----------- bit define -----------*/
+#define OTHER_PES_AHB_DMA_EN       11
+#define SUB_AHB_DMA_EN             10
+#define BYPASS_AHB_DMA_EN          9
+#define SECTION_AHB_DMA_EN         8
+#define RECORDER_STREAM            7
+#define OTHER_PES_PACKET           6
+#define SCR_ONLY_PACKET            5
+#define BYPASS_PACKET              4
+#define SECTION_PACKET             3
+#define SUB_PACKET                 2
+#define AUDIO_PACKET               1
+#define VIDEO_PACKET               0
+
+// bit 31:0 -- vb_wr_ptr for video PDTS
+//#define VIDEO_PDTS_WR_PTR       (STB_CBUS_BASE + DEMUX_1_OFFSET + 0x28)  // 0x1628
+//#define VIDEO_PDTS_WR_PTR_2     (STB_CBUS_BASE + DEMUX_2_OFFSET + 0x28)  // 0x1678
+//#define VIDEO_PDTS_WR_PTR_3     (STB_CBUS_BASE + DEMUX_3_OFFSET + 0x28)  // 0x16c8
+
+// bit 31:0 -- ab_wr_ptr for audio PDTS
+//#define AUDIO_PDTS_WR_PTR       (STB_CBUS_BASE + DEMUX_1_OFFSET + 0x29)  // 0x1629
+//#define AUDIO_PDTS_WR_PTR_2     (STB_CBUS_BASE + DEMUX_2_OFFSET + 0x29)  // 0x1679
+//#define AUDIO_PDTS_WR_PTR_3     (STB_CBUS_BASE + DEMUX_3_OFFSET + 0x29)  // 0x16c9
+
+// bit 20:0 -- SB_WRITE_PTR (sb_wr_ptr << 3 == byte write position)
+//#define SUB_WR_PTR              (STB_CBUS_BASE + DEMUX_1_OFFSET + 0x2a)  // 0x162a
+//#define SUB_WR_PTR_2            (STB_CBUS_BASE + DEMUX_2_OFFSET + 0x2a)  // 0x167a
+//#define SUB_WR_PTR_3            (STB_CBUS_BASE + DEMUX_3_OFFSET + 0x2a)  // 0x16ca
+
+// bit 19:0 -- SB_START (sb_start << 12 == byte address);
+//#define SB_START                (STB_CBUS_BASE + DEMUX_1_OFFSET + 0x2b)  // 0x162b
+//#define SB_START_2              (STB_CBUS_BASE + DEMUX_2_OFFSET + 0x2b)  // 0x167b
+//#define SB_START_3              (STB_CBUS_BASE + DEMUX_3_OFFSET + 0x2b)  // 0x16cb
+
+// bit 20:0 -- SB_SIZE (sb_size << 3 == byte size, 16M maximun)
+//#define SB_LAST_ADDR            (STB_CBUS_BASE + DEMUX_1_OFFSET + 0x2c)  // 0x162c
+//#define SB_LAST_ADDR_2          (STB_CBUS_BASE + DEMUX_2_OFFSET + 0x2c)  // 0x167c
+//#define SB_LAST_ADDR_3          (STB_CBUS_BASE + DEMUX_3_OFFSET + 0x2c)  // 0x16cc
+
+// bit 31:0 -- sb_wr_ptr for sub PES
+//#define SB_PES_WRITE_PTR        (STB_CBUS_BASE + DEMUX_1_OFFSET + 0x2d)  // 0x162d
+//#define SB_PES_WRITE_PTR_2      (STB_CBUS_BASE + DEMUX_2_OFFSET + 0x2d)  // 0x167d
+//#define SB_PES_WRITE_PTR_3      (STB_CBUS_BASE + DEMUX_3_OFFSET + 0x2d)  // 0x16cd
+
+// bit 31:16 -- ob_wr_ptr for other PES
+// bit 20:0 -- OB_WRITE_PTR (ob_wr_ptr << 3 == byte write position)
+//#define OTHER_WR_PTR            (STB_CBUS_BASE + DEMUX_1_OFFSET + 0x2e)  // 0x162e
+//#define OTHER_WR_PTR_2          (STB_CBUS_BASE + DEMUX_2_OFFSET + 0x2e)  // 0x167e
+//#define OTHER_WR_PTR_3          (STB_CBUS_BASE + DEMUX_3_OFFSET + 0x2e)  // 0x16ce
+
+// bit 19:0 -- OB_START (ob_start << 12 == byte address);
+//#define OB_START                (STB_CBUS_BASE + DEMUX_1_OFFSET + 0x2f)  // 0x162f
+//#define OB_START_2              (STB_CBUS_BASE + DEMUX_2_OFFSET + 0x2f)  // 0x167f
+//#define OB_START_3              (STB_CBUS_BASE + DEMUX_3_OFFSET + 0x2f)  // 0x16cf
+
+// bit 20:0 -- OB_SIZE (ob_size << 3 == byte size, 16M maximun)
+//#define OB_LAST_ADDR            (STB_CBUS_BASE + DEMUX_1_OFFSET + 0x30)  // 0x1630
+//#define OB_LAST_ADDR_2          (STB_CBUS_BASE + DEMUX_2_OFFSET + 0x30)  // 0x1680
+//#define OB_LAST_ADDR_3          (STB_CBUS_BASE + DEMUX_3_OFFSET + 0x30)  // 0x16d0
+
+// bit 31:0 -- ob_wr_ptr for sub PES
+//#define OB_PES_WRITE_PTR        (STB_CBUS_BASE + DEMUX_1_OFFSET + 0x31)  // 0x1631
+//#define OB_PES_WRITE_PTR_2      (STB_CBUS_BASE + DEMUX_2_OFFSET + 0x31)  // 0x1681
+//#define OB_PES_WRITE_PTR_3      (STB_CBUS_BASE + DEMUX_3_OFFSET + 0x31)  // 0x16d1
+
+// 15:0  DEMUX interrupt MASK
+// 11 -- PCR_READY
+// 10 -- audio_splicing_point
+// 9 -- video_splicing_point
+// 8 -- other_PES_int
+// 7 -- sub_PES_int
+// 6 -- discontinuity
+// 5 -- duplicated_pack_found
+// 4 -- New PDTS ready
+// 3 -- om_cmd_buffer ready for access
+// 2 -- section buffer ready
+// 1 -- transport_error_indicator
+// 0 -- TS ERROR PIN
+//#define STB_INT_MASK            (STB_CBUS_BASE + DEMUX_1_OFFSET + 0x32)  // 0x1632
+//#define STB_INT_MASK_2          (STB_CBUS_BASE + DEMUX_2_OFFSET + 0x32)  // 0x1682
+//#define STB_INT_MASK_3          (STB_CBUS_BASE + DEMUX_3_OFFSET + 0x32)  // 0x16d2
+
+// 31:16 VIDEO PID filter data
+//15 -- splicing VIDEO PID change enable
+//14:10 -- VIDEO PID FILTER ADDRESS
+// 9 -- PES splicing active (Read Only)
+// 8 -- splicing active (Read Only)
+// 7:0  splicing countdown (Read Only)
+//#define VIDEO_SPLICING_CTL      (STB_CBUS_BASE + DEMUX_1_OFFSET + 0x33)  // 0x1633
+//#define VIDEO_SPLICING_CTL_2    (STB_CBUS_BASE + DEMUX_2_OFFSET + 0x33)  // 0x1683
+//#define VIDEO_SPLICING_CTL_3    (STB_CBUS_BASE + DEMUX_3_OFFSET + 0x33)  // 0x16d3
+/*----------- bit define -----------*/
+#define VIDEO_PID_FILTER_DATA      16
+#define VIDEO_SPLICING_PID_CHANGE_ENABLE       15
+#define VIDEO_PID_FILTER_ADDRESS   10
+#define VIDEO_PES_SPLICING_ACTIVE  9
+#define VIDEO_SPLICING_ACTIVE      8
+
+
+// 31:16 AUDIO PID filter data
+//15 -- splicing AUDIO PID change enable
+//14:10 -- AUDIO PID FILTER ADDRESS
+// 9 -- PES splicing active (Read Only)
+// 8 -- splicing active (Read Only)
+// 7:0  splicing countdown (Read Only)
+//#define AUDIO_SPLICING_CTL      (STB_CBUS_BASE + DEMUX_1_OFFSET + 0x34)  // 0x1634
+//#define AUDIO_SPLICING_CTL_2    (STB_CBUS_BASE + DEMUX_2_OFFSET + 0x34)  // 0x1684
+//#define AUDIO_SPLICING_CTL_3    (STB_CBUS_BASE + DEMUX_3_OFFSET + 0x34)  // 0x16d4
+/*----------- bit define -----------*/
+#define AUDIO_PID_FILTER_DATA      16
+#define AUDIO_SPLICING_PID_CHANGE_ENABLE       15
+#define AUDIO_PID_FILTER_ADDRESS   10
+#define AUDIO_PES_SPLICING_ACTIVE  9
+#define AUDIO_SPLICING_ACTIVE      8
+
+// 23:16 M2TS_SKIP_BYTES
+// 15:8 LAST TS PACKAGE BYTE COUNT (Read Only)
+// 7:0  PACKAGE BYTE COUNT (Read Only)
+//#define TS_PACKAGE_BYTE_COUNT   (STB_CBUS_BASE + DEMUX_1_OFFSET + 0x35)  // 0x1635
+//#define TS_PACKAGE_BYTE_COUNT_2 (STB_CBUS_BASE + DEMUX_2_OFFSET + 0x35)  // 0x1685
+//#define TS_PACKAGE_BYTE_COUNT_3 (STB_CBUS_BASE + DEMUX_3_OFFSET + 0x35)  // 0x16d5
+/*----------- bit define -----------*/
+#define M2TS_SKIP_BYTES            16
+#define LAST_TS_PACKAGE_BYTE_COUNT 8
+
+// 15:0 2 bytes strong sync add to PES
+//#define PES_STRONG_SYNC         (STB_CBUS_BASE + DEMUX_1_OFFSET + 0x36)  // 0x1636
+//#define PES_STRONG_SYNC_2       (STB_CBUS_BASE + DEMUX_2_OFFSET + 0x36)  // 0x1686
+//#define PES_STRONG_SYNC_3       (STB_CBUS_BASE + DEMUX_3_OFFSET + 0x36)  // 0x16d6
+
+// bit 15 -- stb_om_ren
+// bit 14:11 -- reserved
+// bit  10:0 -- OM_DATA_RD_ADDR
+//#define OM_DATA_RD_ADDR         (STB_CBUS_BASE + DEMUX_1_OFFSET + 0x37)  // 0x1637
+//#define OM_DATA_RD_ADDR_2       (STB_CBUS_BASE + DEMUX_2_OFFSET + 0x37)  // 0x1687
+//#define OM_DATA_RD_ADDR_3       (STB_CBUS_BASE + DEMUX_3_OFFSET + 0x37)  // 0x16d7
+/*----------- bit define -----------*/
+#define STB_OM_REN                 15
+
+// bit 15:0 -- OM_DATA_RD
+//#define OM_DATA_RD              (STB_CBUS_BASE + DEMUX_1_OFFSET + 0x38)  // 0x1638
+//#define OM_DATA_RD_2            (STB_CBUS_BASE + DEMUX_2_OFFSET + 0x38)  // 0x1688
+//#define OM_DATA_RD_3            (STB_CBUS_BASE + DEMUX_3_OFFSET + 0x38)  // 0x16d8
+
+// AUTO STOP SETTING for 32 channels
+// 4-bits per channel
+// when write
+// bit 3 -- set section active
+// bit 2:0 -- auto stop after count (0 means never stop)
+// when read
+// bit 3 -- current active status (1 - active, 0 - stopped )
+// bit 2:0 -- count down to auto stop
+// section 31:24
+//#define SECTION_AUTO_STOP_3     (STB_CBUS_BASE + DEMUX_1_OFFSET + 0x39)  // 0x1639
+//#define SECTION_AUTO_STOP_3_2   (STB_CBUS_BASE + DEMUX_2_OFFSET + 0x39)  // 0x1689
+//#define SECTION_AUTO_STOP_3_3   (STB_CBUS_BASE + DEMUX_3_OFFSET + 0x39)  // 0x16d9
+// section 23:16
+//#define SECTION_AUTO_STOP_2     (STB_CBUS_BASE + DEMUX_1_OFFSET + 0x3a)  // 0x163a
+//#define SECTION_AUTO_STOP_2_2   (STB_CBUS_BASE + DEMUX_2_OFFSET + 0x3a)  // 0x168a
+//#define SECTION_AUTO_STOP_2_3   (STB_CBUS_BASE + DEMUX_3_OFFSET + 0x3a)  // 0x16da
+// section 15:8
+//#define SECTION_AUTO_STOP_1     (STB_CBUS_BASE + DEMUX_1_OFFSET + 0x3b)  // 0x163b
+//#define SECTION_AUTO_STOP_1_2   (STB_CBUS_BASE + DEMUX_2_OFFSET + 0x3b)  // 0x168b
+//#define SECTION_AUTO_STOP_1_3   (STB_CBUS_BASE + DEMUX_3_OFFSET + 0x3b)  // 0x16db
+// section 7:0
+//#define SECTION_AUTO_STOP_0     (STB_CBUS_BASE + DEMUX_1_OFFSET + 0x3c)  // 0x163c
+//#define SECTION_AUTO_STOP_0_2   (STB_CBUS_BASE + DEMUX_2_OFFSET + 0x3c)  // 0x168c
+//#define SECTION_AUTO_STOP_0_3   (STB_CBUS_BASE + DEMUX_3_OFFSET + 0x3c)  // 0x16dc
+
+// bit 31:0 reset channel status - each bit reset each channel
+// read -- 32 channel status
+//#define DEMUX_CHANNEL_RESET     (STB_CBUS_BASE + DEMUX_1_OFFSET + 0x3d)  // 0x163d
+//#define DEMUX_CHANNEL_RESET_2   (STB_CBUS_BASE + DEMUX_2_OFFSET + 0x3d)  // 0x168d
+//#define DEMUX_CHANNEL_RESET_3   (STB_CBUS_BASE + DEMUX_3_OFFSET + 0x3d)  // 0x16dd
+
+//#define DEMUX_SCRAMBLING_STATE     (STB_CBUS_BASE + DEMUX_1_OFFSET + 0x3e)  // 0x163e
+//#define DEMUX_SCRAMBLING_STATE_2   (STB_CBUS_BASE + DEMUX_2_OFFSET + 0x3e)  // 0x168e
+//#define DEMUX_SCRAMBLING_STATE_3   (STB_CBUS_BASE + DEMUX_3_OFFSET + 0x3e)  // 0x16de
+
+//#define DEMUX_CHANNEL_ACTIVITY     (STB_CBUS_BASE + DEMUX_1_OFFSET + 0x3f)  // 0x163f
+//#define DEMUX_CHANNEL_ACTIVITY_2   (STB_CBUS_BASE + DEMUX_2_OFFSET + 0x3f)  // 0x168f
+//#define DEMUX_CHANNEL_ACTIVITY_3   (STB_CBUS_BASE + DEMUX_3_OFFSET + 0x3f)  // 0x16df
+
+// bit 4 -- video_stamp_use_dts
+// bit 3 -- audio_stamp_sync_1_en
+// bit 2 -- audio_stamp_insert_en
+// bit 1 -- video_stamp_sync_1_en
+// bit 0 -- video_stamp_insert_en
+//#define DEMUX_STAMP_CTL         (STB_CBUS_BASE + DEMUX_1_OFFSET + 0x40)  // 0x1640
+//#define DEMUX_STAMP_CTL_2       (STB_CBUS_BASE + DEMUX_2_OFFSET + 0x40)  // 0x1690
+//#define DEMUX_STAMP_CTL_3       (STB_CBUS_BASE + DEMUX_3_OFFSET + 0x40)  // 0x16e0
+
+//#define DEMUX_VIDEO_STAMP_SYNC_0   (STB_CBUS_BASE + DEMUX_1_OFFSET + 0x41)  // 0x1641
+//#define DEMUX_VIDEO_STAMP_SYNC_0_2 (STB_CBUS_BASE + DEMUX_2_OFFSET + 0x41)  // 0x1691
+//#define DEMUX_VIDEO_STAMP_SYNC_0_3 (STB_CBUS_BASE + DEMUX_3_OFFSET + 0x41)  // 0x16e1
+
+//#define DEMUX_VIDEO_STAMP_SYNC_1   (STB_CBUS_BASE + DEMUX_1_OFFSET + 0x42)  // 0x1642
+//#define DEMUX_VIDEO_STAMP_SYNC_1_2 (STB_CBUS_BASE + DEMUX_2_OFFSET + 0x42)  // 0x1692
+//#define DEMUX_VIDEO_STAMP_SYNC_1_3 (STB_CBUS_BASE + DEMUX_3_OFFSET + 0x42)  // 0x16e2
+
+//#define DEMUX_AUDIO_STAMP_SYNC_0   (STB_CBUS_BASE + DEMUX_1_OFFSET + 0x43)  // 0x1643
+//#define DEMUX_AUDIO_STAMP_SYNC_0_2 (STB_CBUS_BASE + DEMUX_2_OFFSET + 0x43)  // 0x1693
+//#define DEMUX_AUDIO_STAMP_SYNC_0_3 (STB_CBUS_BASE + DEMUX_3_OFFSET + 0x43)  // 0x16e3
+
+//#define DEMUX_AUDIO_STAMP_SYNC_1   (STB_CBUS_BASE + DEMUX_1_OFFSET + 0x44)  // 0x1644
+//#define DEMUX_AUDIO_STAMP_SYNC_1_2 (STB_CBUS_BASE + DEMUX_2_OFFSET + 0x44)  // 0x1694
+//#define DEMUX_AUDIO_STAMP_SYNC_1_3 (STB_CBUS_BASE + DEMUX_3_OFFSET + 0x44)  // 0x16e4
+
+// Write : Bit[4:0] secter filter number for reset
+// Read  : select according to output_section_buffer_valid :
+//         per bit per section buffer valid status
+//         or section_buffer_ignore
+//#define DEMUX_SECTION_RESET     (STB_CBUS_BASE + DEMUX_1_OFFSET + 0x45)  // 0x1645
+//#define DEMUX_SECTION_RESET_2   (STB_CBUS_BASE + DEMUX_2_OFFSET + 0x45)  // 0x1695
+//#define DEMUX_SECTION_RESET_3   (STB_CBUS_BASE + DEMUX_3_OFFSET + 0x45)  // 0x16e5
+
+//========================================================================
+//  STB Registers End
+//========================================================================
+// ----------------------------
+// ASYNC FIFO (4)
+// ----------------------------
+//#define ASYNC_FIFO_REG0                            0x2310
+//#define ASYNC_FIFO_REG1                            0x2311
+    #define ASYNC_FIFO_FLUSH_STATUS     31
+    #define ASYNC_FIFO_ERR              30
+    #define ASYNC_FIFO_FIFO_EMPTY       29
+    #define ASYNC_FIFO_TO_HIU           24
+    #define ASYNC_FIFO_FLUSH            23
+    #define ASYNC_FIFO_RESET            22
+    #define ASYNC_FIFO_WRAP_EN          21
+    #define ASYNC_FIFO_FLUSH_EN         20
+    #define ASYNC_FIFO_RESIDUAL_MSB     19
+    #define ASYNC_FIFO_RESIDUAL_LSB     15
+    #define ASYNC_FIFO_FLUSH_CNT_MSB    14
+    #define ASYNC_FIFO_FLUSH_CNT_LSB    0
+//#define ASYNC_FIFO_REG2                            0x2312
+    #define ASYNC_FIFO_FIFO_FULL        26
+    #define ASYNC_FIFO_FILL_STATUS      25
+    #define ASYNC_FIFO_SOURCE_MSB       24
+    #define ASYNC_FIFO_SOURCE_LSB       23
+    #define ASYNC_FIFO_ENDIAN_MSB       22
+    #define ASYNC_FIFO_ENDIAN_LSB       21
+    #define ASYNC_FIFO_FILL_EN          20
+    #define ASYNC_FIFO_FILL_CNT_MSB     19
+    #define ASYNC_FIFO_FILL_CNT_LSB     0
+//#define ASYNC_FIFO_REG3                            0x2313
+    #define ASYNC_FLUSH_SIZE_IRQ_MSB    15
+    #define ASYNC_FLUSH_SIZE_IRQ_LSB    0
+// ----------------------------
+// ASYNC FIFO (4)
+// ----------------------------
+//#define ASYNC_FIFO2_REG0                           0x2314
+//#define ASYNC_FIFO2_REG1                           0x2315
+//#define ASYNC_FIFO2_REG2                           0x2316
+//#define ASYNC_FIFO2_REG3                           0x2317
+
+#define RESET_DEMUXSTB      (1<<1)
+
+#endif // C_STB_DEFINE_H
+
diff --git a/arch/arm/mach-meson6/include/mach/canvas.h b/arch/arm/mach-meson6/include/mach/canvas.h
new file mode 100644
index 000000000000..ee84b75c14b3
--- /dev/null
+++ b/arch/arm/mach-meson6/include/mach/canvas.h
@@ -0,0 +1,48 @@
+#ifndef __CANVAS_H__
+#define __CANVAS_H__
+
+#define CANVAS_ADDR_LMASK       0x1fffffff
+#define CANVAS_WIDTH_LMASK      0x7
+#define CANVAS_WIDTH_LWID       3
+#define CANVAS_WIDTH_LBIT       29
+
+#define CANVAS_WIDTH_HMASK      0x1ff
+#define CANVAS_WIDTH_HBIT       0
+#define CANVAS_HEIGHT_MASK      0x1fff
+#define CANVAS_HEIGHT_BIT       9
+#define CANVAS_YWRAP            (1<<23)
+#define CANVAS_XWRAP            (1<<22)
+#define CANVAS_ADDR_NOWRAP      0x00
+#define CANVAS_ADDR_WRAPX       0x01
+#define CANVAS_ADDR_WRAPY       0x02
+#define CANVAS_BLKMODE_MASK     3
+#define CANVAS_BLKMODE_BIT      24
+#define CANVAS_BLKMODE_LINEAR   0x00
+#define CANVAS_BLKMODE_32X32    0x01
+#define CANVAS_BLKMODE_64X32    0x02
+
+#define CANVAS_LUT_INDEX_BIT    0
+#define CANVAS_LUT_INDEX_MASK   0x7
+#define CANVAS_LUT_WR_EN        (0x2 << 8)
+#define CANVAS_LUT_RD_EN        (0x1 << 8)
+
+#define MMC_PHY_CTRL              0x1380
+
+/****************logo relative part *************************************************/
+#define ASSIST_MBOX1_CLR_REG VDEC_ASSIST_MBOX1_CLR_REG
+#define ASSIST_MBOX1_MASK VDEC_ASSIST_MBOX1_MASK
+#define RESET_PSCALE        (1<<4)
+#define RESET_IQIDCT        (1<<2)
+#define RESET_MC            (1<<3)
+#define MEM_BUFCTRL_MANUAL		(1<<1)
+#define MEM_BUFCTRL_INIT		(1<<0)
+#define MEM_LEVEL_CNT_BIT       18
+#define MEM_FIFO_CNT_BIT        16
+#define MEM_FILL_ON_LEVEL		(1<<10)
+#define MEM_CTRL_EMPTY_EN		(1<<2)
+#define MEM_CTRL_FILL_EN		(1<<1)
+#define MEM_CTRL_INIT			(1<<0)
+#define CANVAS_WRITE(x...)		   WRITE_APB_REG(x)
+#define CANVAS_READ(x...)                  READ_APB_REG(x)
+#endif
+
diff --git a/arch/arm/mach-meson6/include/mach/card_io.h b/arch/arm/mach-meson6/include/mach/card_io.h
new file mode 100644
index 000000000000..84aa41cc4d9d
--- /dev/null
+++ b/arch/arm/mach-meson6/include/mach/card_io.h
@@ -0,0 +1,246 @@
+#ifndef __CARD_IO_H
+#define __CARD_IO_H
+
+#include <mach/am_regs.h>
+#include <linux/types.h>
+
+/**
+ * @file card_io.h
+ * @addtogroup Card
+ */
+/*@{*/
+
+/** Card module */
+typedef enum _Card_Module {
+    CARD_MODULE_CF,
+    CARD_MODULE_SD_MMC,
+    CARD_MODULE_INAND,
+    CARD_MODULE_MS_MSPRO,
+    CARD_MODULE_MS2,
+    CARD_MODULE_XD,
+    CARD_MODULE_SM
+} Card_Module_t;
+
+#define MAX_CARD_UNIT       (CARD_MODULE_SM+1)
+/** Card config */
+typedef struct _Card_Config {
+    int cf_enabled;
+    int sd_mmc_enabled;
+    int inand_enabled;
+    int ms_mspro_enabled;
+    int ms2_enabled;
+    int xd_enabled;
+    int sm_enabled;
+    int sd_wifi_enable;
+} Card_Config_t;
+
+typedef enum _SDIO_Pad_Type {
+	
+	SDHC_CARD_0_5,	//SDHC-B
+	SDHC_BOOT_0_11,	//SDHC-C
+	SDHC_GPIOX_0_9,	//SDHC-A
+
+	SDXC_CARD_0_5,	//SDXC-B
+	SDXC_BOOT_0_11,	//SDXC-C
+	SDXC_GPIOX_0_9	//SDXC-A
+} SDIO_Pad_Type_t;
+
+typedef enum _Card_Work_Mode {
+    CARD_HW_MODE,
+    CARD_SW_MODE
+} Card_Work_Mode_t;
+
+struct aml_card_info {
+    char *name;         /* card name  */
+    Card_Work_Mode_t work_mode; /* work mode select*/
+    SDIO_Pad_Type_t  io_pad_type;   /* hw io pin pad */
+    unsigned card_ins_en_reg;
+    unsigned card_ins_en_mask;
+    unsigned card_ins_input_reg;
+    unsigned card_ins_input_mask;
+    unsigned card_power_en_reg;
+    unsigned card_power_en_mask;
+    unsigned card_power_output_reg;
+    unsigned card_power_output_mask;
+    unsigned char card_power_en_lev;
+    unsigned card_wp_en_reg;
+    unsigned card_wp_en_mask;
+    unsigned card_wp_input_reg;
+    unsigned card_wp_input_mask;
+    void (*card_extern_init)(void);
+    /*for inand partition: struct mtd_partition, easy porting from nand*/
+    struct mtd_partition    *partitions;
+    unsigned int           nr_partitions;
+};
+
+struct aml_card_platform {
+    u8 card_num;
+    struct aml_card_info *card_info;
+};
+
+struct card_partition {
+    char *name;         /* identifier string */
+    uint64_t size;          /* partition size */
+    uint64_t offset;        /* offset within the memory card space */
+    uint32_t mask_flags;        /* master card flags to mask out for this partition */
+};
+
+#define CARD_PIN_MUX_0                  PERIPHS_PIN_MUX_0
+
+/// Muxing contorl
+#define CARD_PIN_MUX_1                  PERIPHS_PIN_MUX_1
+
+/// Muxing contorl
+#define CARD_PIN_MUX_2                  PERIPHS_PIN_MUX_2
+
+/// Muxing contorl
+#define CARD_PIN_MUX_3                  PERIPHS_PIN_MUX_3
+
+/// Muxing contorl
+#define CARD_PIN_MUX_4                  PERIPHS_PIN_MUX_4
+#define CARD_PIN_MUX_5                  PERIPHS_PIN_MUX_5
+#define CARD_PIN_MUX_6                  PERIPHS_PIN_MUX_6
+#define CARD_PIN_MUX_7                  PERIPHS_PIN_MUX_7
+#define CARD_PIN_MUX_8                  PERIPHS_PIN_MUX_8
+#define CARD_PIN_MUX_9                  PERIPHS_PIN_MUX_9
+#define CARD_PIN_MUX_10                 PERIPHS_PIN_MUX_10
+#define CARD_PIN_MUX_11                 PERIPHS_PIN_MUX_11
+#define CARD_PIN_MUX_12                 PERIPHS_PIN_MUX_12
+
+#define CARD_GPIO_ENABLE            CBUS_REG_ADDR(PREG_PAD_GPIO5_EN_N)
+#define CARD_GPIO_OUTPUT            CBUS_REG_ADDR(PREG_PAD_GPIO5_O)
+#define CARD_GPIO_INPUT             CBUS_REG_ADDR(PREG_PAD_GPIO5_I)
+
+#define BOOT_GPIO_ENABLE            CBUS_REG_ADDR(PREG_PAD_GPIO3_EN_N)
+#define BOOT_GPIO_OUTPUT            CBUS_REG_ADDR(PREG_PAD_GPIO3_O)
+#define BOOT_GPIO_INPUT             CBUS_REG_ADDR(PREG_PAD_GPIO3_I)
+
+#define EGPIO_GPIOA_ENABLE			CBUS_REG_ADDR(PREG_PAD_GPIO0_EN_N)
+#define EGPIO_GPIOA_OUTPUT			CBUS_REG_ADDR(PREG_PAD_GPIO0_O)
+#define EGPIO_GPIOA_INPUT			CBUS_REG_ADDR(PREG_PAD_GPIO0_I)
+
+#define EGPIO_GPIOB_ENABLE			CBUS_REG_ADDR(PREG_PAD_GPIO1_EN_N)
+#define EGPIO_GPIOB_OUTPUT			CBUS_REG_ADDR(PREG_PAD_GPIO1_O)
+#define EGPIO_GPIOB_INPUT			CBUS_REG_ADDR(PREG_PAD_GPIO1_I)
+
+#define EGPIO_GPIOC_ENABLE			CBUS_REG_ADDR(PREG_PAD_GPIO2_EN_N)
+#define EGPIO_GPIOC_OUTPUT			CBUS_REG_ADDR(PREG_PAD_GPIO2_O)
+#define EGPIO_GPIOC_INPUT			CBUS_REG_ADDR(PREG_PAD_GPIO2_I)
+
+#define EGPIO_GPIOD_ENABLE			CBUS_REG_ADDR(PREG_PAD_GPIO2_EN_N)
+#define EGPIO_GPIOD_OUTPUT			CBUS_REG_ADDR(PREG_PAD_GPIO2_O)
+#define EGPIO_GPIOD_INPUT			CBUS_REG_ADDR(PREG_PAD_GPIO2_I)
+
+#define EGPIO_GPIOE_ENABLE			CBUS_REG_ADDR(PREG_PAD_GPIO6_EN_N)
+#define EGPIO_GPIOE_OUTPUT			CBUS_REG_ADDR(PREG_PAD_GPIO6_O)
+#define EGPIO_GPIOE_INPUT			CBUS_REG_ADDR(PREG_PAD_GPIO6_I)
+
+#define EGPIO_GPIOXL_ENABLE			CBUS_REG_ADDR(PREG_PAD_GPIO4_EN_N)
+#define EGPIO_GPIOXL_OUTPUT			CBUS_REG_ADDR(PREG_PAD_GPIO4_O)
+#define EGPIO_GPIOXL_INPUT			CBUS_REG_ADDR(PREG_PAD_GPIO4_I)
+
+#define EGPIO_GPIOXH_ENABLE			CBUS_REG_ADDR(PREG_PAD_GPIO3_EN_N)
+#define EGPIO_GPIOXH_OUTPUT			CBUS_REG_ADDR(PREG_PAD_GPIO3_O)
+#define EGPIO_GPIOXH_INPUT			CBUS_REG_ADDR(PREG_PAD_GPIO3_I)
+
+#define EGPIO_GPIOY_ENABLE			CBUS_REG_ADDR(PREG_PAD_GPIO5_EN_N)
+#define EGPIO_GPIOY_OUTPUT			CBUS_REG_ADDR(PREG_PAD_GPIO5_O)
+#define EGPIO_GPIOY_INPUT			CBUS_REG_ADDR(PREG_PAD_GPIO5_I)
+
+#define EGPIO_GPIOZ_ENABLE			CBUS_REG_ADDR(PREG_PAD_GPIO6_EN_N)
+#define EGPIO_GPIOZ_OUTPUT			CBUS_REG_ADDR(PREG_PAD_GPIO6_O)
+#define EGPIO_GPIOZ_INPUT			CBUS_REG_ADDR(PREG_PAD_GPIO6_I)
+
+#define EGPIO_GPIOAO_ENABLE			AOBUS_REG_ADDR(AO_GPIO_O_EN_N)
+#define EGPIO_GPIOAO_OUTPUT			AOBUS_REG_ADDR(AO_GPIO_O_EN_N)
+#define EGPIO_GPIOAO_INPUT			AOBUS_REG_ADDR(AO_GPIO_I)
+
+//JTAG group
+#define JTAG_GPIO_ENABLE                CBUS_REG_ADDR(PREG_JTAG_GPIO_ADDR)
+#define JTAG_GPIO_OUTPUT                CBUS_REG_ADDR(PREG_JTAG_GPIO_ADDR)
+#define JTAG_GPIO_INPUT                 CBUS_REG_ADDR(PREG_JTAG_GPIO_ADDR)
+
+#define TMS_MASK_ENABLE                 0x00000002L
+#define TDI_MASK_ENABLE                 0x00000004L
+#define TCK_MASK_ENABLE                 0x00000001L
+#define TDO_MASK_ENABLE                 0x00000008L
+#define TEST_N_MASK_ENABLE              0x00010000L
+#define TMS_MASK_OUTPUT                 0x00000020L
+#define TDI_MASK_OUTPUT                 0x00000040L
+#define TCK_MASK_OUTPUT                 0x00000010L
+#define TDO_MASK_OUTPUT                 0x00000080L
+#define TEST_N_MASK_OUTPUT              0x00100000L
+#define TMS_MASK_INPUT                  0x00000200L
+#define TDI_MASK_INPUT                  0x00000400L
+#define TCK_MASK_INPUT                  0x00000100L
+#define TDO_MASK_INPUT                  0x00000800L
+
+
+#define PREG_IO_0_MASK                  0x00000001L
+#define PREG_IO_1_MASK                  0x00000002L
+#define PREG_IO_2_MASK                  0x00000004L
+#define PREG_IO_3_MASK                  0x00000008L
+#define PREG_IO_4_MASK                  0x00000010L
+#define PREG_IO_5_MASK                  0x00000020L
+#define PREG_IO_6_MASK                  0x00000040L
+#define PREG_IO_7_MASK                  0x00000080L
+#define PREG_IO_8_MASK                  0x00000100L
+#define PREG_IO_9_MASK                  0x00000200L
+#define PREG_IO_10_MASK                 0x00000400L
+#define PREG_IO_11_MASK                 0x00000800L
+#define PREG_IO_12_MASK                 0x00001000L
+#define PREG_IO_13_MASK                 0x00002000L
+#define PREG_IO_14_MASK                 0x00004000L
+#define PREG_IO_15_MASK                 0x00008000L
+#define PREG_IO_16_MASK                 0x00010000L
+#define PREG_IO_17_MASK                 0x00020000L
+#define PREG_IO_18_MASK                 0x00040000L
+#define PREG_IO_19_MASK                 0x00080000L
+#define PREG_IO_20_MASK                 0x00100000L
+#define PREG_IO_21_MASK                 0x00200000L
+#define PREG_IO_22_MASK                 0x00400000L
+#define PREG_IO_23_MASK                 0x00800000L
+#define PREG_IO_24_MASK                 0x01000000L
+#define PREG_IO_25_MASK                 0x02000000L
+#define PREG_IO_26_MASK                 0x04000000L
+#define PREG_IO_27_MASK                 0x08000000L
+#define PREG_IO_28_MASK                 0x10000000L
+#define PREG_IO_29_MASK                 0x20000000L
+#define PREG_IO_30_MASK                 0x40000000L
+#define PREG_IO_31_MASK                 0x80000000L
+
+#define PREG_IO_0_3_MASK                0x0000000FL
+#define PREG_IO_2_5_MASK                0x0000003CL
+#define PREG_IO_4_7_MASK                0x000000F0L
+#define PREG_IO_0_7_MASK                0x000000FFL
+#define PREG_IO_8_11_MASK               0x00000F00L
+#define PREG_IO_8_15_MASK               0x0000FF00L
+#define PREG_IO_9_16_MASK               0x0001FE00L
+#define PREG_IO_10_13_MASK              0x00003c00L
+#define PREG_IO_12_15_MASK              0x0000F000L
+#define PREG_IO_13_16_MASK              0x0001E000L
+#define PREG_IO_14_17_MASK              0x0003C000L
+#define PREG_IO_17_20_MASK              0x001E0000L
+#define PREG_IO_22_25_MASK              0x03C00000L
+#define PREG_IO_23_26_MASK              0x07800000L
+#define PREG_IO_24_27_MASK              0x0F000000L
+#define PREG_IO_22_29_MASK              0x3FC00000L
+
+#define CARD_HW_MODE                    0
+#define CARD_SW_MODE                    1
+#define XD_NAND_MODE                    2
+
+#define CARD_SLOT_4_1                   0
+#define CARD_SLOT_DISJUNCT              1
+
+#define ATA_DEV_SLEEP                   0
+#define ATA_DEV_RECOVER                 1
+
+#define SDIO_NO_INT                   0
+#define SDIO_IF_INT                   1
+#define SDIO_CMD_INT                  2
+#define SDIO_SOFT_INT                 3
+#define SDIO_TIMEOUT_INT              4
+
+#endif //__CARD_IO_H
+
diff --git a/arch/arm/mach-meson6/include/mach/clk_set.h b/arch/arm/mach-meson6/include/mach/clk_set.h
new file mode 100644
index 000000000000..67cffb12a5d3
--- /dev/null
+++ b/arch/arm/mach-meson6/include/mach/clk_set.h
@@ -0,0 +1,37 @@
+#ifndef __CLK_SET_HEADER_
+#define __CLK_SET_HEADER_
+/*
+    select clk:
+    7-SYS_PLL_DIV2_CLK
+    6-VID2_PLL_CLK
+    5-VID_PLL_CLK
+    4-AUDIO_PLL_CLK
+    3-DDR_PLL_CLK
+    2-MISC_PLL_CLK
+    1-SYS_PLL_CLK
+    0-XTAL (25Mhz)
+
+    clk_freq:50M=50000000
+    output_clk:50000000;
+    aways,maybe changed for others?
+
+*/
+#define ETH_CLKSRC_XTAL_CLK             (0)
+#define ETH_CLKSRC_SYS_CLK              (1)
+#define ETH_CLKSRC_MISC_CLK             (2)
+#define ETH_CLKSRC_DDR_CLK              (3)
+#define ETH_CLKSRC_AUDIO_CLK            (4)
+#define ETH_CLKSRC_VID_CLK              (5)
+#define ETH_CLKSRC_VID2_CLK             (6)
+#define ETH_CLKSRC_SYS_DIV2_CLK         (7)
+#define CLK_1M                          (1000000)
+#define ETH_VALIDE_CLKSRC(clk,out_clk)  ((clk%out_clk)==0)
+
+int eth_clk_set(int selectclk, unsigned long clk_freq, unsigned long out_clk, unsigned int clk_invert);
+int sys_clkpll_setting(unsigned crystal_freq, unsigned out_freq);
+unsigned long get_xtal_clock(void);
+int misc_pll_setting(unsigned crystal_freq, unsigned  out_freq);
+int audio_pll_setting(unsigned crystal_freq, unsigned  out_freq);
+int video_pll_setting(unsigned crystal_freq, unsigned  out_freq, int powerdown, int flags);
+
+#endif
diff --git a/arch/arm/mach-meson6/include/mach/clock.h b/arch/arm/mach-meson6/include/mach/clock.h
new file mode 100644
index 000000000000..077ebdae6f85
--- /dev/null
+++ b/arch/arm/mach-meson6/include/mach/clock.h
@@ -0,0 +1,146 @@
+/*
+ *  arch/arm/mach-meson/include/mach/clock.h
+ *
+ *  Copyright (C) 2010 AMLOGIC, INC.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; either version 2 of the License, or
+ * (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
+ * GNU General Public License for more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program; if not, write to the Free Software
+ * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA
+ */
+
+#ifndef __ARCH_ARM_MESON6_CLOCK_H
+#define __ARCH_ARM_MESON6_CLOCK_H
+#include <linux/types.h>
+#include <linux/list.h>
+
+struct clk_ops {
+	//return: 0:success  1:fail
+	int (*clk_ratechange_before)(unsigned long newrate,void* privdata);
+	//return: 0:success  1:fail
+	int (*clk_ratechange_after)(unsigned long newrate,void* privdata,int failed);
+	//return: 0:success  1:fail
+	int (*clk_enable_before)(void* privdata);
+	//return: 0:success  1:fail
+	int (*clk_enable_after)(void* privdata,int failed);
+	//return: 0:success  1:fail
+	int (*clk_disable_before)(void* privdata);
+	//return: 0:success  1:fail.
+	int (*clk_disable_after)(void* privdata,int failed);	
+	void* privdata;
+	struct clk_ops* next;
+};
+
+struct clk {
+    #define CLK_RATE_UNKNOWN (-1)
+    unsigned long rate;///0xffffffff(-1) means unknown 
+    
+    unsigned long(*get_rate)(struct clk *);
+    int (*set_rate)(struct clk *, unsigned long);
+    int (*enable)(struct clk *);///disable my self
+    int (*disable)(struct clk *);///enable my self
+    bool (*status)(struct clk *);
+    int (*on_parent_changed)(struct clk *clk, int rate);
+    int (*need_parent_changed)(struct clk *clk, int rate);
+    int msr;
+    unsigned long msr_mul;
+    unsigned long msr_div;
+    unsigned long min;
+    unsigned long max;
+
+    unsigned clk_gate_reg_adr;
+    unsigned clk_gate_reg_mask;
+    
+    int  open_irq;
+
+    struct list_head child;
+    struct list_head sibling;
+    struct clk * parent;
+    struct clk_ops*  clk_ops;
+    void * priv;
+
+    unsigned long old_rate;//Just for store old cpu freq for set_sys_pll()
+};
+int  clk_register(struct clk *clk,const char *parent);
+void clk_unregister(struct clk *clk);
+int  clk_measure(char  index );
+
+//return: 0:disabed. 1:enabled. 2:unknown
+int  clk_get_status(struct clk * clk);
+
+//return: 0:success  1: fail
+int clk_ops_register(struct clk *clk, struct clk_ops *ops);
+//return: 0:success  1: fail
+int clk_ops_unregister(struct clk *clk, struct clk_ops *ops);
+
+
+//M6 all pll controler use bit 29 as reset bit
+#define M6_PLL_RESET(pll) aml_set_reg32_mask(pll,(1<<29));
+
+//wait for pll lock
+//must wait first (100us+) then polling lock bit to check
+#define M6_PLL_WAIT_FOR_LOCK(pll) \
+	do{\
+		udelay(1000);\
+	}while((aml_read_reg32(pll)&0x80000000)==0);
+
+//M6 PLL control value 
+#define M6_PLL_CNTL_CST2 (0x814d3928)
+#define M6_PLL_CNTL_CST3 (0x6b425012)
+#define M6_PLL_CNTL_CST4 (0x110)
+
+#define M6_PLL_CNTL_CST12 (0x04294000)
+#define M6_PLL_CNTL_CST13 (0x026b4250)
+#define M6_PLL_CNTL_CST14 (0x06278410)
+#define M6_PLL_CNTL_CST15 (0x1e1)
+#define M6_PLL_CNTL_CST16 (0xacac10ac)
+#define M6_PLL_CNTL_CST17 (0x0108e000)
+
+
+//DDR PLL
+#define M6_DDR_PLL_CNTL_2 (M6_PLL_CNTL_CST2)
+#define M6_DDR_PLL_CNTL_3 (M6_PLL_CNTL_CST3)
+#define M6_DDR_PLL_CNTL_4 (M6_PLL_CNTL_CST4)
+
+//SYS PLL
+#define M6_SYS_PLL_CNTL_2 (M6_PLL_CNTL_CST2)
+#define M6_SYS_PLL_CNTL_3 (M6_PLL_CNTL_CST3)
+#define M6_SYS_PLL_CNTL_4 (M6_PLL_CNTL_CST4)
+
+//VIID PLL
+#define M6_VIID_PLL_CNTL_2 (M6_PLL_CNTL_CST2)
+#define M6_VIID_PLL_CNTL_3 (M6_PLL_CNTL_CST3)
+#define M6_VIID_PLL_CNTL_4 (M6_PLL_CNTL_CST4)
+//Wr(HHI_VIID_PLL_CNTL,  0x20242 );	 //0x1047
+
+
+//VID PLL
+#define M6_VID_PLL_CNTL_2 (M6_PLL_CNTL_CST2)
+#define M6_VID_PLL_CNTL_3 (M6_PLL_CNTL_CST3)
+#define M6_VID_PLL_CNTL_4 (M6_PLL_CNTL_CST4)
+//Wr(HHI_VID_PLL_CNTL,  0xb0442 ); //0x109c
+
+//FIXED PLL/Multi-phase PLL
+#define M6_MPLL_CNTL_2 (M6_PLL_CNTL_CST12)
+#define M6_MPLL_CNTL_3 (M6_PLL_CNTL_CST13)
+#define M6_MPLL_CNTL_4 (M6_PLL_CNTL_CST14)
+#define M6_MPLL_CNTL_5 (M6_PLL_CNTL_CST15)
+#define M6_MPLL_CNTL_6 (M6_PLL_CNTL_CST16)
+#define M6_MPLL_CNTL_7 (M6_PLL_CNTL_CST17)
+#define M6_MPLL_CNTL_8 (M6_PLL_CNTL_CST17)
+#define M6_MPLL_CNTL_9 (M6_PLL_CNTL_CST17)
+#define M6_MPLL_CNTL_10 (0)
+
+extern unsigned long mali_clock_gating_lock(void);
+extern void mali_clock_gating_unlock(unsigned long flags);
+
+#endif //__ARCH_ARM_MESON3_CLOCK_H
diff --git a/arch/arm/mach-meson6/include/mach/cpu.h b/arch/arm/mach-meson6/include/mach/cpu.h
new file mode 100644
index 000000000000..c76fc35def3c
--- /dev/null
+++ b/arch/arm/mach-meson6/include/mach/cpu.h
@@ -0,0 +1,18 @@
+/*
+ * cpu.h
+ *
+ *  Created on: May 24, 2012
+ *      Author: jerry.yu
+ */
+
+#ifndef __MACH_MESON6_CPU_H_
+#define __MACH_MESON6_CPU_H_
+
+#include <plat/cpu.h>
+
+extern int (*get_cpu_temperature_celius)(void);
+int get_cpu_temperature(void);
+
+#define MESON_CPU_TYPE	MESON_CPU_TYPE_MESON6
+
+#endif /* __MACH_MESON6_CPU_H_ */
diff --git a/arch/arm/mach-meson6/include/mach/dmc.h b/arch/arm/mach-meson6/include/mach/dmc.h
new file mode 100644
index 000000000000..d3802f06f33b
--- /dev/null
+++ b/arch/arm/mach-meson6/include/mach/dmc.h
@@ -0,0 +1,193 @@
+#define CANVAS_ADDR_LMASK       0x1fffffff
+#define CANVAS_WIDTH_LMASK      0x7
+#define CANVAS_WIDTH_LWID       3
+#define CANVAS_WIDTH_LBIT       29
+
+#define CANVAS_WIDTH_HMASK      0x1ff
+#define CANVAS_WIDTH_HBIT       0
+#define CANVAS_HEIGHT_MASK      0x1fff
+#define CANVAS_HEIGHT_BIT       9
+#define CANVAS_YWRAP            (1<<23)
+#define CANVAS_XWRAP            (1<<22)
+#define CANVAS_ADDR_NOWRAP      0x00
+#define CANVAS_ADDR_WRAPX       0x01
+#define CANVAS_ADDR_WRAPY       0x02
+#define CANVAS_BLKMODE_MASK     3
+#define CANVAS_BLKMODE_BIT      24
+#define CANVAS_BLKMODE_LINEAR   0x00
+#define CANVAS_BLKMODE_32X32    0x01
+#define CANVAS_BLKMODE_64X32    0x02
+
+#define CANVAS_LUT_INDEX_BIT    0
+#define CANVAS_LUT_INDEX_MASK   0x7
+#define CANVAS_LUT_WR_EN        (0x2 << 8)
+#define CANVAS_LUT_RD_EN        (0x1 << 8)
+
+#define MMC_PHY_CTRL              0x1380
+
+/****************logo relative part *************************************************/
+#define ASSIST_MBOX1_CLR_REG VDEC_ASSIST_MBOX1_CLR_REG
+#define ASSIST_MBOX1_MASK VDEC_ASSIST_MBOX1_MASK
+#define RESET_PSCALE        (1<<4)
+#define RESET_IQIDCT        (1<<2)
+#define RESET_MC            (1<<3)
+#define MEM_BUFCTRL_MANUAL		(1<<1)
+#define MEM_BUFCTRL_INIT		(1<<0)
+#define MEM_LEVEL_CNT_BIT       18
+#define MEM_FIFO_CNT_BIT        16
+#define MEM_FILL_ON_LEVEL		(1<<10)
+#define MEM_CTRL_EMPTY_EN		(1<<2)
+#define MEM_CTRL_FILL_EN		(1<<1)
+#define MEM_CTRL_INIT			(1<<0)
+
+
+#if 0
+#ifdef DDR_DMC
+#else
+
+#define DDR_DMC
+#define MMC_DDR_CTRL        0x1000
+#define MMC_REQ_CTRL        0x1004
+#define MMC_ARB_CTRL        0x1008
+#define MMC_ARB_CTRL1       0x100c
+
+#define MMC_QOS0_CTRL  0x1010
+//bit 31     qos enable.
+//bit 26     1 : danamic change the bandwidth percentage. 0 : fixed bandwidth.  all 64.
+//bit 25       grant mode. 1 grant clock cycles. 0 grant data cycles.
+//bit 24       leakybucket counter goes to 0. When no req or no other request.
+//bit 21:16    bankwidth requirement. unit 1/64.
+//bit 15:0.    after stop the re_enable threadhold.
+
+#define MMC_QOS0_MAX   0x1014
+#define MMC_QOS0_MIN   0x1018
+#define MMC_QOS0_LIMIT 0x101c
+#define MMC_QOS0_STOP  0x1020
+#define MMC_QOS1_CTRL  0x1024
+#define MMC_QOS1_MAX   0x1028
+#define MMC_QOS1_MIN   0x102c
+#define MMC_QOS1_STOP  0x1030
+#define MMC_QOS1_LIMIT 0x1034
+#define MMC_QOS2_CTRL  0x1038
+#define MMC_QOS2_MAX   0x103c
+#define MMC_QOS2_MIN   0x1040
+#define MMC_QOS2_STOP  0x1044
+#define MMC_QOS2_LIMIT 0x1048
+#define MMC_QOS3_CTRL  0x104c
+#define MMC_QOS3_MAX   0x1050
+#define MMC_QOS3_MIN   0x1054
+#define MMC_QOS3_STOP  0x1058
+#define MMC_QOS3_LIMIT 0x105c
+#define MMC_QOS4_CTRL  0x1060
+#define MMC_QOS4_MAX   0x1064
+#define MMC_QOS4_MIN   0x1068
+#define MMC_QOS4_STOP  0x106c
+#define MMC_QOS4_LIMIT 0x1070
+#define MMC_QOS5_CTRL  0x1074
+#define MMC_QOS5_MAX   0x1078
+#define MMC_QOS5_MIN   0x107c
+#define MMC_QOS5_STOP  0x1080
+#define MMC_QOS5_LIMIT 0x1084
+#define MMC_QOS6_CTRL  0x1088
+#define MMC_QOS6_MAX   0x108c
+#define MMC_QOS6_MIN   0x1090
+#define MMC_QOS6_STOP  0x1094
+#define MMC_QOS6_LIMIT 0x1098
+#define MMC_QOS7_CTRL  0x109c
+#define MMC_QOS7_MAX   0x10a0
+#define MMC_QOS7_MIN   0x10a4
+#define MMC_QOS7_STOP  0x10a8
+#define MMC_QOS7_LIMIT 0x10ac
+
+#define MMC_QOSMON_CTRL     0x10b0
+#define MMC_QOSMON_TIM      0x10b4
+#define MMC_QOSMON_MST      0x10b8
+#define MMC_MON_CLKCNT      0x10bc
+#define MMC_ALL_REQCNT      0x10c0
+#define MMC_ALL_GANTCNT     0x10c4
+#define MMC_ONE_REQCNT      0x10c8
+#define MMC_ONE_CYCLE_CNT   0x10cc
+#define MMC_ONE_DATA_CNT    0x10d0
+
+
+
+#define DC_CAV_CTRL               0x1300
+
+#define DC_CAV_LVL3_GRANT         0x1304
+#define DC_CAV_LVL3_GH            0x1308
+// this is a 32 bit grant regsiter.
+// each bit grant a thread ID for LVL3 use.
+
+#define DC_CAV_LVL3_FLIP          0x130c
+#define DC_CAV_LVL3_FH            0x1310
+// this is a 32 bit FLIP regsiter.
+// each bit to define  a thread ID for LVL3 use.
+
+#define DC_CAV_LVL3_CTRL0         0x1314
+#define DC_CAV_LVL3_CTRL1         0x1318
+#define DC_CAV_LVL3_CTRL2         0x131c
+#define DC_CAV_LVL3_CTRL3         0x1320
+#define DC_CAV_LUT_DATAL          0x1324
+#define CANVAS_ADDR_LMASK       0x1fffffff
+#define CANVAS_WIDTH_LMASK      0x7
+#define CANVAS_WIDTH_LWID       3
+#define CANVAS_WIDTH_LBIT       29
+#define DC_CAV_LUT_DATAH          0x1328
+#define CANVAS_WIDTH_HMASK      0x1ff
+#define CANVAS_WIDTH_HBIT       0
+#define CANVAS_HEIGHT_MASK      0x1fff
+#define CANVAS_HEIGHT_BIT       9
+#define CANVAS_YWRAP            (1<<23)
+#define CANVAS_XWRAP            (1<<22)
+#define CANVAS_ADDR_NOWRAP      0x00
+#define CANVAS_ADDR_WRAPX       0x01
+#define CANVAS_ADDR_WRAPY       0x02
+#define CANVAS_BLKMODE_MASK     3
+#define CANVAS_BLKMODE_BIT      24
+#define CANVAS_BLKMODE_LINEAR   0x00
+#define CANVAS_BLKMODE_32X32    0x01
+#define CANVAS_BLKMODE_64X32    0x02
+#define DC_CAV_LUT_ADDR           0x132c
+#define CANVAS_LUT_INDEX_BIT    0
+#define CANVAS_LUT_INDEX_MASK   0x7
+#define CANVAS_LUT_WR_EN        (0x2 << 8)
+#define CANVAS_LUT_RD_EN        (0x1 << 8)
+#define DC_CAV_LVL3_MODE          0x1330
+#define MMC_PROT_ADDR             0x1334
+#define MMC_PROT_SELH             0x1338
+#define MMC_PROT_SELL             0x133c
+#define MMC_PROT_CTL_STS          0x1340
+#define MMC_INT_STS               0x1344
+#define MMC_PHY_CTRL              0x1380
+#define MMC_APB3_CTRL             0x1384
+
+#define MMC_REQ0_CTRL             0x1388
+// bit 31,            request in enable.
+// 30:24:             cmd fifo counter when request generate to dmc arbitor if there's no lbrst.
+// 23:16:             waiting time when request generate to dmc arbitor if there's o lbrst.
+// 15:8:              how many write rsp can hold in the whole dmc pipe lines.
+// 7:0:               how many read data can hold in the whole dmc pipe lines.
+
+#define MMC_REQ1_CTRL             0x138c
+#define MMC_REQ2_CTRL             0x1390
+#define MMC_REQ3_CTRL             0x1394
+#define MMC_REQ4_CTRL             0x1398
+#define MMC_REQ5_CTRL             0x139c
+#define MMC_REQ6_CTRL             0x13a0
+#define MMC_REQ7_CTRL             0x13a4
+/****************logo relative part *************************************************/
+#define ASSIST_MBOX1_CLR_REG VDEC_ASSIST_MBOX1_CLR_REG
+#define ASSIST_MBOX1_MASK VDEC_ASSIST_MBOX1_MASK
+#define RESET_PSCALE        (1<<4)
+#define RESET_IQIDCT        (1<<2)
+#define RESET_MC            (1<<3)
+#define MEM_BUFCTRL_MANUAL		(1<<1)
+#define MEM_BUFCTRL_INIT		(1<<0)
+#define MEM_LEVEL_CNT_BIT       18
+#define MEM_FIFO_CNT_BIT        16
+#define MEM_FILL_ON_LEVEL		(1<<10)
+#define MEM_CTRL_EMPTY_EN		(1<<2)
+#define MEM_CTRL_FILL_EN		(1<<1)
+#define MEM_CTRL_INIT			(1<<0)
+#endif
+#endif
\ No newline at end of file
diff --git a/arch/arm/mach-meson6/include/mach/efuse.h b/arch/arm/mach-meson6/include/mach/efuse.h
new file mode 100644
index 000000000000..55707556a62f
--- /dev/null
+++ b/arch/arm/mach-meson6/include/mach/efuse.h
@@ -0,0 +1,9 @@
+#ifndef __MESON_EFUSE_H
+#define __MESON_EFUSE_H
+
+#define EFUSE_BITS             4096
+#define EFUSE_BYTES            512  //(EFUSE_BITS/8)
+#define EFUSE_DWORDS            128  //(EFUSE_BITS/32)
+
+#endif
+
diff --git a/arch/arm/mach-meson6/include/mach/gpio.h b/arch/arm/mach-meson6/include/mach/gpio.h
new file mode 100644
index 000000000000..0b7ed1f30e25
--- /dev/null
+++ b/arch/arm/mach-meson6/include/mach/gpio.h
@@ -0,0 +1,230 @@
+#ifndef __ARCH_MACH_GPIO_H__
+#define __ARCH_MACH_GPIO_H__
+typedef enum {
+	GPIOZ_0=0,
+	GPIOZ_1=1,
+	GPIOZ_2=2,
+	GPIOZ_3=3,
+	GPIOZ_4=4,
+	GPIOZ_5=5,
+	GPIOZ_6=6,
+	GPIOZ_7=7,
+	GPIOZ_8=8,
+	GPIOZ_9=9,
+	GPIOZ_10=10,
+	GPIOZ_11=11,
+	GPIOZ_12=12,
+	GPIOE_0=13,
+	GPIOE_1=14,
+	GPIOE_2=15,
+	GPIOE_3=16,
+	GPIOE_4=17,
+	GPIOE_5=18,
+	GPIOE_6=19,
+	GPIOE_7=20,
+	GPIOE_8=21,
+	GPIOE_9=22,
+	GPIOE_10=23,
+	GPIOE_11=24,
+	GPIOY_0=25,
+	GPIOY_1=26,
+	GPIOY_2=27,
+	GPIOY_3=28,
+	GPIOY_4=29,
+	GPIOY_5=30,
+	GPIOY_6=31,
+	GPIOY_7=32,
+	GPIOY_8=33,
+	GPIOY_9=34,
+	GPIOY_10=35,
+	GPIOY_11=36,
+	GPIOY_12=37,
+	GPIOY_13=38,
+	GPIOY_14=39,
+	GPIOY_15=40,
+	GPIOX_0=41,
+	GPIOX_1=42,
+	GPIOX_2=43,
+	GPIOX_3=44,
+	GPIOX_4=45,
+	GPIOX_5=46,
+	GPIOX_6=47,
+	GPIOX_7=48,
+	GPIOX_8=49,
+	GPIOX_9=50,
+	GPIOX_10=51,
+	GPIOX_11=52,
+	GPIOX_12=53,
+	GPIOX_13=54,
+	GPIOX_14=55,
+	GPIOX_15=56,
+	GPIOX_16=57,
+	GPIOX_17=58,
+	GPIOX_18=59,
+	GPIOX_19=60,
+	GPIOX_20=61,
+	GPIOX_21=62,
+	GPIOX_22=63,
+	GPIOX_23=64,
+	GPIOX_24=65,
+	GPIOX_25=66,
+	GPIOX_26=67,
+	GPIOX_27=68,
+	GPIOX_28=69,
+	GPIOX_29=70,
+	GPIOX_30=71,
+	GPIOX_31=72,
+	GPIOX_32=73,
+	GPIOX_33=74,
+	GPIOX_34=75,
+	GPIOX_35=76,
+	BOOT_0=77,
+	BOOT_1=78,
+	BOOT_2=79,
+	BOOT_3=80,
+	BOOT_4=81,
+	BOOT_5=82,
+	BOOT_6=83,
+	BOOT_7=84,
+	BOOT_8=85,
+	BOOT_9=86,
+	BOOT_10=87,
+	BOOT_11=88,
+	BOOT_12=89,
+	BOOT_13=90,
+	BOOT_14=91,
+	BOOT_15=92,
+	BOOT_16=93,
+	BOOT_17=94,
+	GPIOD_0=95,
+	GPIOD_1=96,
+	GPIOD_2=97,
+	GPIOD_3=98,
+	GPIOD_4=99,
+	GPIOD_5=100,
+	GPIOD_6=101,
+	GPIOD_7=102,
+	GPIOD_8=103,
+	GPIOD_9=104,
+	GPIOC_0=105,
+	GPIOC_1=106,
+	GPIOC_2=107,
+	GPIOC_3=108,
+	GPIOC_4=109,
+	GPIOC_5=110,
+	GPIOC_6=111,
+	GPIOC_7=112,
+	GPIOC_8=113,
+	GPIOC_9=114,
+	GPIOC_10=115,
+	GPIOC_11=116,
+	GPIOC_12=117,
+	GPIOC_13=118,
+	GPIOC_14=119,
+	GPIOC_15=120,
+	CARD_0=121,
+	CARD_1=122,
+	CARD_2=123,
+	CARD_3=124,
+	CARD_4=125,
+	CARD_5=126,
+	CARD_6=127,
+	CARD_7=128,
+	CARD_8=129,
+	GPIOB_0=130,
+	GPIOB_1=131,
+	GPIOB_2=132,
+	GPIOB_3=133,
+	GPIOB_4=134,
+	GPIOB_5=135,
+	GPIOB_6=136,
+	GPIOB_7=137,
+	GPIOB_8=138,
+	GPIOB_9=139,
+	GPIOB_10=140,
+	GPIOB_11=141,
+	GPIOB_12=142,
+	GPIOB_13=143,
+	GPIOB_14=144,
+	GPIOB_15=145,
+	GPIOB_16=146,
+	GPIOB_17=147,
+	GPIOB_18=148,
+	GPIOB_19=149,
+	GPIOB_20=150,
+	GPIOB_21=151,
+	GPIOB_22=152,
+	GPIOB_23=153,
+	GPIOA_0=154,
+	GPIOA_1=155,
+	GPIOA_2=156,
+	GPIOA_3=157,
+	GPIOA_4=158,
+	GPIOA_5=159,
+	GPIOA_6=160,
+	GPIOA_7=161,
+	GPIOA_8=162,
+	GPIOA_9=163,
+	GPIOA_10=164,
+	GPIOA_11=165,
+	GPIOA_12=166,
+	GPIOA_13=167,
+	GPIOA_14=168,
+	GPIOA_15=169,
+	GPIOA_16=170,
+	GPIOA_17=171,
+	GPIOA_18=172,
+	GPIOA_19=173,
+	GPIOA_20=174,
+	GPIOA_21=175,
+	GPIOA_22=176,
+	GPIOA_23=177,
+	GPIOA_24=178,
+	GPIOA_25=179,
+	GPIOA_26=180,
+	GPIOA_27=181,
+	GPIOAO_0=182,
+	GPIOAO_1=183,
+	GPIOAO_2=184,
+	GPIOAO_3=185,
+	GPIOAO_4=186,
+	GPIOAO_5=187,
+	GPIOAO_6=188,
+	GPIOAO_7=189,
+	GPIOAO_8=190,
+	GPIOAO_9=191,
+	GPIOAO_10=192,
+	GPIOAO_11=193,
+	TEST_N=194,
+	GPIO_MAX=195,
+}gpio_t;
+
+enum {
+	GPIO_IRQ0=0,
+	GPIO_IRQ1,
+	GPIO_IRQ2,
+	GPIO_IRQ3,
+	GPIO_IRQ4,
+	GPIO_IRQ5,
+	GPIO_IRQ6,
+	GPIO_IRQ7,
+};
+
+enum {
+	GPIO_IRQ_HIGH=0,
+	GPIO_IRQ_LOW,
+	GPIO_IRQ_RISING,
+	GPIO_IRQ_FALLING,
+};
+
+enum {
+	FILTER_NUM0=0,
+	FILTER_NUM1,
+	FILTER_NUM2,
+	FILTER_NUM3,
+	FILTER_NUM4,
+	FILTER_NUM5,
+	FILTER_NUM6,
+	FILTER_NUM7,
+};
+#endif
diff --git a/arch/arm/mach-meson6/include/mach/gpio_data.h b/arch/arm/mach-meson6/include/mach/gpio_data.h
new file mode 100644
index 000000000000..4f71908243d2
--- /dev/null
+++ b/arch/arm/mach-meson6/include/mach/gpio_data.h
@@ -0,0 +1,526 @@
+#ifndef __MACH_HEAD_GPIO_DATA__
+#define __MACH_HEAD_GPIO_DATA__
+typedef enum {
+	PAD_GPIOAO_2=184,
+	PAD_GPIOB_20=150,
+	PAD_GPIOAO_3=185,
+	PAD_GPIOB_21=151,
+	PAD_GPIOAO_4=186,
+	PAD_GPIOB_22=152,
+	PAD_GPIOAO_5=187,
+	PAD_GPIOB_23=153,
+	PAD_GPIOAO_6=188,
+	PAD_GPIOAO_7=189,
+	PAD_GPIOAO_8=190,
+	PAD_GPIOAO_9=191,
+	PAD_GPIOE_10=23,
+	PAD_GPIOE_11=24,
+	PAD_GPIOX_10=51,
+	PAD_GPIOX_0=41,
+	PAD_GPIOAO_10=192,
+	PAD_GPIOX_11=52,
+	PAD_GPIOX_1=42,
+	PAD_GPIOAO_11=193,
+	PAD_GPIOX_12=53,
+	PAD_GPIOX_2=43,
+	PAD_GPIOX_13=54,
+	PAD_GPIOX_3=44,
+	PAD_GPIOA_0=154,
+	PAD_GPIOX_14=55,
+	PAD_GPIOX_4=45,
+	PAD_GPIOA_1=155,
+	PAD_GPIOX_15=56,
+	PAD_GPIOX_5=46,
+	PAD_GPIOA_2=156,
+	PAD_GPIOX_16=57,
+	PAD_GPIOX_6=47,
+	PAD_GPIOA_3=157,
+	PAD_GPIOX_30=71,
+	PAD_GPIOX_17=58,
+	PAD_GPIOX_7=48,
+	PAD_TEST_N=194,
+	PAD_GPIOA_4=158,
+	PAD_GPIOX_31=72,
+	PAD_GPIOX_18=59,
+	PAD_GPIOX_8=49,
+	PAD_GPIOA_5=159,
+	PAD_GPIOD_0=95,
+	PAD_GPIOX_32=73,
+	PAD_GPIOX_19=60,
+	PAD_GPIOX_9=50,
+	PAD_GPIOA_6=160,
+	PAD_GPIOD_1=96,
+	PAD_GPIOX_33=74,
+	PAD_GPIOA_7=161,
+	PAD_GPIOD_2=97,
+	PAD_GPIOX_34=75,
+	PAD_GPIOA_8=162,
+	PAD_GPIOD_3=98,
+	PAD_GPIOX_35=76,
+	PAD_GPIOA_9=163,
+	PAD_GPIOD_4=99,
+	PAD_GPIOA_10=164,
+	PAD_GPIOD_5=100,
+	PAD_GPIOA_11=165,
+	PAD_GPIOD_6=101,
+	PAD_GPIOA_12=166,
+	PAD_GPIOD_7=102,
+	PAD_GPIOA_13=167,
+	PAD_GPIOD_8=103,
+	PAD_GPIOA_14=168,
+	PAD_GPIOD_9=104,
+	PAD_GPIOA_15=169,
+	PAD_GPIOA_16=170,
+	PAD_GPIOA_17=171,
+	PAD_GPIOA_18=172,
+	PAD_GPIOA_19=173,
+	PAD_GPIOY_10=35,
+	PAD_GPIOY_11=36,
+	PAD_GPIOY_12=37,
+	PAD_GPIOY_13=38,
+	PAD_GPIOY_14=39,
+	PAD_GPIOY_15=40,
+	PAD_GPIOB_10=140,
+	PAD_GPIOB_11=141,
+	PAD_GPIOB_12=142,
+	PAD_GPIOB_13=143,
+	PAD_GPIOY_0=25,
+	PAD_GPIOB_14=144,
+	PAD_GPIOY_1=26,
+	PAD_GPIOB_15=145,
+	PAD_GPIOY_2=27,
+	PAD_GPIOB_16=146,
+	PAD_GPIOY_3=28,
+	PAD_GPIOB_17=147,
+	PAD_GPIOB_0=130,
+	PAD_GPIOY_4=29,
+	PAD_GPIOB_18=148,
+	PAD_GPIOB_1=131,
+	PAD_GPIOY_5=30,
+	PAD_GPIOB_19=149,
+	PAD_GPIOB_2=132,
+	PAD_GPIOY_6=31,
+	PAD_GPIOB_3=133,
+	PAD_GPIOY_7=32,
+	PAD_GPIOB_4=134,
+	PAD_GPIOY_8=33,
+	PAD_GPIOB_5=135,
+	PAD_GPIOY_9=34,
+	PAD_GPIOE_0=13,
+	PAD_GPIOB_6=136,
+	PAD_GPIOZ_10=10,
+	PAD_GPIOE_1=14,
+	PAD_GPIOB_7=137,
+	PAD_GPIOZ_11=11,
+	PAD_GPIOE_2=15,
+	PAD_GPIOB_8=138,
+	PAD_GPIOZ_12=12,
+	PAD_GPIOE_3=16,
+	PAD_GPIOB_9=139,
+	PAD_GPIOE_4=17,
+	PAD_GPIOE_5=18,
+	PAD_GPIOE_6=19,
+	PAD_GPIOE_7=20,
+	PAD_BOOT_0=77,
+	PAD_GPIOE_8=21,
+	PAD_BOOT_1=78,
+	PAD_GPIOE_9=22,
+	PAD_BOOT_2=79,
+	PAD_BOOT_3=80,
+	PAD_BOOT_4=81,
+	PAD_BOOT_5=82,
+	PAD_BOOT_6=83,
+	PAD_GPIOX_20=61,
+	PAD_GPIOC_10=115,
+	PAD_BOOT_7=84,
+	PAD_GPIOX_21=62,
+	PAD_GPIOC_11=116,
+	PAD_BOOT_8=85,
+	PAD_GPIOX_22=63,
+	PAD_GPIOC_12=117,
+	PAD_BOOT_9=86,
+	PAD_GPIOX_23=64,
+	PAD_GPIOC_13=118,
+	PAD_GPIOX_24=65,
+	PAD_GPIOC_14=119,
+	PAD_GPIOX_25=66,
+	PAD_GPIOC_15=120,
+	PAD_GPIOX_26=67,
+	PAD_GPIOX_27=68,
+	PAD_GPIOX_28=69,
+	PAD_GPIOX_29=70,
+	PAD_GPIOA_20=174,
+	PAD_GPIOA_21=175,
+	PAD_GPIOA_22=176,
+	PAD_GPIOA_23=177,
+	PAD_GPIOA_24=178,
+	PAD_GPIOA_25=179,
+	PAD_GPIOA_26=180,
+	PAD_BOOT_10=87,
+	PAD_GPIOA_27=181,
+	PAD_BOOT_11=88,
+	PAD_GPIOZ_0=0,
+	PAD_BOOT_12=89,
+	PAD_GPIOZ_1=1,
+	PAD_CARD_0=121,
+	PAD_BOOT_13=90,
+	PAD_GPIOZ_2=2,
+	PAD_CARD_1=122,
+	PAD_BOOT_14=91,
+	PAD_GPIOZ_3=3,
+	PAD_CARD_2=123,
+	PAD_GPIOC_0=105,
+	PAD_BOOT_15=92,
+	PAD_GPIOZ_4=4,
+	PAD_CARD_3=124,
+	PAD_GPIOC_1=106,
+	PAD_BOOT_16=93,
+	PAD_GPIOZ_5=5,
+	PAD_CARD_4=125,
+	PAD_GPIOC_2=107,
+	PAD_BOOT_17=94,
+	PAD_GPIOZ_6=6,
+	PAD_CARD_5=126,
+	PAD_GPIOC_3=108,
+	PAD_GPIOZ_7=7,
+	PAD_CARD_6=127,
+	PAD_GPIOC_4=109,
+	PAD_GPIOZ_8=8,
+	PAD_CARD_7=128,
+	PAD_GPIOC_5=110,
+	PAD_GPIOZ_9=9,
+	PAD_CARD_8=129,
+	PAD_GPIOC_6=111,
+	PAD_GPIOC_7=112,
+	PAD_GPIOC_8=113,
+	PAD_GPIOC_9=114,
+	PAD_GPIOAO_0=182,
+	PAD_GPIOAO_1=183,
+	PAD_MAX_PADS=195
+}pad_t;
+typedef enum {
+	SIG_SDXC_D7_C=108,
+	SIG_REF_CLK_OUT=26,
+	SIG_UART_RX_PMIC=314,
+	SIG_FEC_D5_A=259,
+	SIG_FEC_FAIL_A=274,
+	SIG_FEC_D5_B=202,
+	SIG_I2C_SCK_slave=81,
+	SIG_FEC_FAIL_B=220,
+	SIG_TCON_7_A=173,
+	SIG_VS=3,
+	SIG_FEC_FAIL_C=266,
+	SIG_TCON_7_B=152,
+	SIG_SPDIF_in=168,
+	SIG_UART_TX_A=61,
+	SIG_ENC_0=276,
+	SIG_UART_TX_B=65,
+	SIG_ENC_1=278,
+	SIG_UART_TX_C=74,
+	SIG_ENC_2=280,
+	SIG_ENC_3=282,
+	SIG_TCON_STH1=157,
+	SIG_PWM_A=151,
+	SIG_SD_CLK_A=57,
+	SIG_RMII_TX_EN=28,
+	SIG_ENC_4=284,
+	SIG_FEC_D0_OUT=231,
+	SIG_SD_CLK_B=186,
+	SIG_PWM_B=154,
+	SIG_I2C_SCK=80,
+	SIG_I2S_OUT_MCLK=17,
+	SIG_ENC_5=286,
+	SIG_PWM_C=129,
+	SIG_SD_CLK_C=116,
+	SIG_I2C_SCL=95,
+	SIG_ENC_6=288,
+	SIG_VID2_PLL=207,
+	SIG_PWM_D=131,
+	SIG_I2S_IN_BCLK=18,
+	SIG_ENC_7=290,
+	SIG_ENC_8=292,
+	SIG_ENC_9=294,
+	SIG_WD_GPIO=317,
+	SIG_ISO7816_CLK=71,
+	SIG_SYS_PLL_DIV3=198,
+	SIG_UART_RX=309,
+	SIG_RMII_RX_DV=34,
+	SIG_LCDin_B0=285,
+	SIG_NAND_IO_0=91,
+	SIG_SPI_SCLK=86,
+	SIG_RMII_RX_DATA0=38,
+	SIG_LCDin_B1=287,
+	SIG_SPI_NOR_D_A=120,
+	SIG_NAND_IO_1=94,
+	SIG_RMII_RX_DATA1=37,
+	SIG_LCDin_B2=289,
+	SIG_NAND_IO_2=98,
+	SIG_RMII_RX_DATA2=36,
+	SIG_I2S_OUT_CH0=20,
+	SIG_LCDin_B3=291,
+	SIG_NAND_IO_3=101,
+	SIG_RMII_RX_DATA3=35,
+	SIG_I2S_OUT_CH1=21,
+	SIG_LCDin_B4=293,
+	SIG_NAND_RB0=115,
+	SIG_NAND_IO_4=103,
+	SIG_I2S_OUT_CH2=22,
+	SIG_LCDin_B5=295,
+	SIG_NAND_RB1=119,
+	SIG_NAND_IO_5=105,
+	SIG_I2S_OUT_CH3=23,
+	SIG_UART_TX=308,
+	SIG_LCDin_B6=297,
+	SIG_FEC_D_VALID_A=272,
+	SIG_VGA_HS=153,
+	SIG_NAND_IO_6=107,
+	SIG_LCDin_B7=299,
+	SIG_FEC_D_VALID_B=217,
+	SIG_NAND_IO_7=109,
+	SIG_UART_CTS_A=63,
+	SIG_FEC_D_VALID_C=263,
+	SIG_FEC_D5_OUT=241,
+	SIG_MP2_PLL=216,
+	SIG_UART_CTS_B=70,
+	SIG_UART_CTS_C=76,
+	SIG_TCON_VCOM_B=149,
+	SIG_SD_D0_A=41,
+	SIG_SD_D0_B=178,
+	SIG_TCON_OEV1_B=142,
+	SIG_I2C_SDA_slave=79,
+	SIG_SDXC_D2_A=46,
+	SIG_D0=4,
+	SIG_FEC_SOP_OUT=227,
+	SIG_SDXC_D2_B=183,
+	SIG_SD_D0_C=89,
+	SIG_D1=5,
+	SIG_SDXC_D2_C=97,
+	SIG_D2=6,
+	SIG_FEC_D0_A=247,
+	SIG_LCD_B0=232,
+	SIG_D3=7,
+	SIG_LCD_B1=234,
+	SIG_FEC_D0_B=190,
+	SIG_TCON_CPH1=145,
+	SIG_SD_D3_A=47,
+	SIG_D4=8,
+	SIG_FEC_D0_C=254,
+	SIG_LCD_B2=236,
+	SIG_SD_D3_B=184,
+	SIG_TCON_2_A=160,
+	SIG_TCON_CPH2=146,
+	SIG_SDXC_D5_A=51,
+	SIG_D5=9,
+	SIG_LCD_B3=238,
+	SIG_TCON_CPH3=147,
+	SIG_TCON_2_B=137,
+	SIG_SD_D3_C=99,
+	SIG_D6=10,
+	SIG_LCD_B4=240,
+	SIG_FEC_D1_OUT=233,
+	SIG_SDXC_D5_C=104,
+	SIG_D7=11,
+	SIG_FEC_D3_A=253,
+	SIG_LCD_B5=242,
+	SIG_LCD_B6=244,
+	SIG_VID_PLL=204,
+	SIG_FEC_D3_B=196,
+	SIG_LCD_B7=246,
+	SIG_TCON_5_A=166,
+	SIG_TCON_5_B=143,
+	SIG_ENC_10=296,
+	SIG_FEC_D6_A=262,
+	SIG_ENC_11=298,
+	SIG_FEC_D6_B=205,
+	SIG_NAND_REn_WR=126,
+	SIG_ENC_12=300,
+	SIG_LCDin_DE=307,
+	SIG_ENC_13=302,
+	SIG_LCDin_CLK=301,
+	SIG_LED_BL_PWM=132,
+	SIG_SPI_NOR_CS_n_A=128,
+	SIG_RMII_MDIO=39,
+	SIG_ENC_14=304,
+	SIG_RMII_TX_CLK=27,
+	SIG_ENC_15=306,
+	SIG_ENC_16=150,
+	SIG_UART_CTS=310,
+	SIG_ENC_17=172,
+	SIG_TCON_OEV1=165,
+	SIG_ISO7816_DATA=73,
+	SIG_PCM_IN=52,
+	SIG_FIR=0,
+	SIG_DDR_PLL=201,
+	SIG_NAND_WEn_CLK=125,
+	SIG_SPI_RDYn=83,
+	SIG_PCM_OUT=50,
+	SIG_NAND_CLE=123,
+	SIG_FEC_D6_OUT=243,
+	SIG_HDMI_CH0_TMDS=222,
+	SIG_PCM_CLK=56,
+	SIG_TCON_STV1=159,
+	SIG_I2S_OUT_LR_CLK=16,
+	SIG_I2S_IN_BLCK=67,
+	SIG_I2S_IN_LR_CLK=15,
+	SIG_SPI_SS0=84,
+	SIG_SPI_SS1=85,
+	SIG_SPDIF_OUT=24,
+	SIG_SPI_SS2=82,
+	SIG_FEC_CLK_OUT=229,
+	SIG_HDMI_HPD_5V=174,
+	SIG_NAND_DQS=127,
+	SIG_I2C_SDA=78,
+	SIG_FEC_D2_OUT=235,
+	SIG_SDXC_D0_A=42,
+	SIG_SDXC_D0_B=179,
+	SIG_NAND_CE0=110,
+	SIG_SDXC_D0_C=90,
+	SIG_NAND_CE1=111,
+	SIG_VGA_VS=155,
+	SIG_TCON_OEH_B=138,
+	SIG_NAND_CE2=114,
+	SIG_SD_D1_A=43,
+	SIG_LCDin_HS=303,
+	SIG_LCDin_R0=248,
+	SIG_SD_D1_B=180,
+	SIG_TCON_0_A=156,
+	SIG_NAND_CE3=118,
+	SIG_SDXC_D3_A=48,
+	SIG_UART_RTS=313,
+	SIG_LCDin_R1=250,
+	SIG_SDXC_D3_B=185,
+	SIG_TCON_0_B=133,
+	SIG_SD_D1_C=92,
+	SIG_FEC_CLK_A=268,
+	SIG_LCDin_R2=252,
+	SIG_SDXC_D3_C=100,
+	SIG_UART_RX_A=62,
+	SIG_LCDin_R3=255,
+	SIG_FEC_D1_A=249,
+	SIG_FEC_CLK_B=211,
+	SIG_UART_RX_B=68,
+	SIG_LCDin_R4=258,
+	SIG_FEC_CLK_C=257,
+	SIG_FEC_D1_B=192,
+	SIG_UART_RX_C=75,
+	SIG_ISO7816_RESET=69,
+	SIG_FEC_SOP_A=270,
+	SIG_LCDin_R5=261,
+	SIG_TCON_3_A=162,
+	SIG_LCD_VGHL_PWM=130,
+	SIG_UART_RTS_A=64,
+	SIG_SDXC_D6_A=53,
+	SIG_HS=2,
+	SIG_LCDin_R6=264,
+	SIG_FEC_SOP_B=214,
+	SIG_TCON_3_B=139,
+	SIG_UART_RTS_B=72,
+	SIG_LCDin_R7=267,
+	SIG_FEC_SOP_C=260,
+	SIG_SDXC_D6_C=106,
+	SIG_UART_RTS_C=77,
+	SIG_FEC_D4_A=256,
+	SIG_SDXC_CMD_A=60,
+	SIG_FEC_D4_B=199,
+	SIG_SDXC_CMD_B=189,
+	SIG_TCON_CPV1=163,
+	SIG_SPI_NOR_Q_A=122,
+	SIG_FEC_D7_OUT=245,
+	SIG_TCON_6_A=169,
+	SIG_TCON_OEH=161,
+	SIG_SDXC_CMD_C=113,
+	SIG_I2C_SCK_SLAVE=316,
+	SIG_TCON_6_B=148,
+	SIG_SPI_MISO=88,
+	SIG_HDMI_SDA_5V=175,
+	SIG_REMOTE=318,
+	SIG_FEC_D7_A=265,
+	SIG_FEC_D7_B=208,
+	SIG_SPDIF_out=171,
+	SIG_LCD_R0=191,
+	SIG_SPI_MOSI=87,
+	SIG_LCD_R1=193,
+	SIG_LCD_R2=195,
+	SIG_TCON_VCOM=170,
+	SIG_RMII_MDC=40,
+	SIG_LCD_R3=197,
+	SIG_NAND_ALE=121,
+	SIG_RMII_RX_CLK=33,
+	SIG_I2S_OUT_BCLK=19,
+	SIG_LCD_R4=200,
+	SIG_LCD_R5=203,
+	SIG_FEC_D3_OUT=237,
+	SIG_MP0_PLL=210,
+	SIG_LCD_R6=206,
+	SIG_I2C_CLK_SLAVE=312,
+	SIG_LCD_R7=209,
+	SIG_LCDin_G0=269,
+	SIG_LCDin_G1=271,
+	SIG_FCLK_DIV5=219,
+	SIG_HDMI_SCL_5V=176,
+	SIG_IDQ=1,
+	SIG_LCDin_G2=273,
+	SIG_I2S_IN_CH0=14,
+	SIG_LCDin_G3=275,
+	SIG_SPI_NOR_C_A=124,
+	SIG_LCDin_G4=277,
+	SIG_UART_TX_PMIC=311,
+	SIG_LCDin_G5=279,
+	SIG_LCDin_G6=281,
+	SIG_LCDin_G7=283,
+	SIG_ISO7816_DET=66,
+	SIG_SD_CMD_A=59,
+	SIG_FEC_FAIL_OUT=223,
+	SIG_SD_CMD_B=188,
+	SIG_PCM_FS=54,
+	SIG_REF_CLK_IN=25,
+	SIG_SD_CMD_C=112,
+	SIG_SDXC_CLK_A=58,
+	SIG_SDXC_CLK_B=187,
+	SIG_TCON_CPH50_B=144,
+	SIG_TCON_CPH50=167,
+	SIG_SDXC_CLK_C=117,
+	SIG_CLK=12,
+	SIG_TCON_CPV1_B=140,
+	SIG_SDXC_D1_A=44,
+	SIG_LCD_G0=212,
+	SIG_SDXC_D1_B=181,
+	SIG_I2C_SDA_SLAVE=315,
+	SIG_LCD_G1=215,
+	SIG_SDXC_D1_C=93,
+	SIG_LCD_G2=218,
+	SIG_RMII_TX_DATA0=32,
+	SIG_LCD_G3=221,
+	SIG_SD_D2_A=45,
+	SIG_RMII_TX_DATA1=31,
+	SIG_LCD_G4=224,
+	SIG_SD_D2_B=182,
+	SIG_TCON_1_A=158,
+	SIG_SDXC_D4_A=49,
+	SIG_RMII_TX_DATA2=30,
+	SIG_LCD_G5=226,
+	SIG_HDMI_CEC=177,
+	SIG_TCON_STV1_B=136,
+	SIG_TCON_1_B=135,
+	SIG_SD_D2_C=96,
+	SIG_CLK_OUT=13,
+	SIG_RMII_TX_DATA3=29,
+	SIG_LCD_G6=228,
+	SIG_SDXC_D4_C=102,
+	SIG_FEC_D2_A=251,
+	SIG_LCD_G7=230,
+	SIG_FEC_D_VALID_OUT=225,
+	SIG_FEC_D2_B=194,
+	SIG_TCON_STH1_B=134,
+	SIG_LCDin_VS=305,
+	SIG_TCON_4_A=164,
+	SIG_SDXC_D7_A=55,
+	SIG_FEC_D4_OUT=239,
+	SIG_MP1_PLL=213,
+	SIG_TCON_4_B=141,
+	SIG_GPIOIN=319
+,
+	SIG_GPIOOUT=320,
+	SIG_MAX_SIGS=321
+}sig_t;
+#endif /*__MACH_HEAD_GPIO_DATA__*/
diff --git a/arch/arm/mach-meson6/include/mach/gpio_old.h b/arch/arm/mach-meson6/include/mach/gpio_old.h
new file mode 100644
index 000000000000..bbb5dea18fe1
--- /dev/null
+++ b/arch/arm/mach-meson6/include/mach/gpio_old.h
@@ -0,0 +1,292 @@
+#ifndef __MACH_MESON3_GPIO_H_
+#define __MACH_MESON3_GPIO_H_
+#include <linux/types.h>
+#include <mach/pinmux.h>
+
+
+
+/**
+ * =================================================================================================
+ */
+/**
+ * GPIO operation function
+ */
+typedef pinmux_item_t gpio_item_t;
+typedef gpio_item_t gpio_set_t;
+/**
+ * @return 0, success , 
+ * 		   SOMEPIN IS LOCKED, some pin is locked to the specail feature . You can not change it
+ * 		   NOTAVAILABLE, not available .
+ */
+#define gpio_status_in    true
+#define gpio_status_out   false
+int32_t gpio_set_status(uint32_t pin,bool gpio_in);
+/**
+ * GPIO out function
+ */
+int32_t gpio_out(uint32_t pin,bool high);
+static inline int32_t gpio_out_high(uint32_t pin)
+{
+	return gpio_out(pin ,true);
+}
+static inline int32_t gpio_out_low(uint32_t pin)
+{
+	return gpio_out(pin ,false);
+}
+
+	/**
+	 * Multi pin operation
+	 * @return 0, success , 
+	 * 		   SOMEPIN IS LOCKED, some pin is locked to the specail feature . You can not change it
+	 * 		   NOTAVAILABLE, not available .
+	 * 
+	 */
+
+gpio_set_t * gpio_out_group_cacl(uint32_t pin,uint32_t bits, ... );
+int32_t gpio_out_group_set(gpio_set_t*,uint32_t high_low );
+/**
+ * GPIO in function .ls
+ */
+int32_t gpio_in_get(uint32_t pin); ///one bit operation
+	/**
+	 * Multi pin operation
+	 */
+	/**
+	 * Multi pin operation
+	 * @return 0, success , 
+	 * 		   SOMEPIN IS LOCKED, some pin is locked to the specail feature . You can not change it
+	 * 		   NOTAVAILABLE, not available .
+	 * 
+	 */
+gpio_set_t * gpio_in_group_cacl(uint32_t pin,uint32_t bits, ... );
+typedef int64_t gpio_in_t;
+typedef int64_t gpio_in_set_t;
+gpio_in_t gpio_in_group(gpio_in_set_t *);
+
+/**
+ * GPIO interrupt interface
+ */
+#define  GPIO_IRQ(irq,type)  ((((irq)&7)<<2)|((type)&3))
+enum {
+	GPIO_IRQ_HIGH,
+	GPIO_IRQ_LOW,
+	GPIO_IRQ_RISING,
+	GPIO_IRQ_FALLING
+};
+
+#define  GPIO_IRQ_DEFAULT_FILTER -1
+typedef struct gpio_irq_s{
+    int8_t    filter;
+    uint8_t    irq;///
+    uint16_t   pad;
+}gpio_irq_t;
+int32_t gpio_irq_set_lock(int32_t pad, uint32_t irq/*GPIO_IRQ(irq,type)*/,int32_t filter,bool lock);
+void gpio_irq_enable(uint32_t irq);
+static inline int32_t gpio_irq_set(int32_t pad, uint32_t irq/*GPIO_IRQ(irq,type)*/)
+{
+    int32_t ret;
+    ret=gpio_irq_set_lock(pad,irq,-1,false);
+    if(ret==0)
+        gpio_irq_enable(irq);
+    return ret;
+}
+
+
+
+#endif
+// add by leo for cardreader mode
+//#ifdef CONFIG_CARDREADER
+#ifndef __MESON_GPIO_H__
+#define  __MESON_GPIO_H__
+
+#ifdef CONFIG_TCA6424
+#include <linux/tca6424.h>
+#define CONFIG_EXGPIO
+#endif
+
+#ifdef CONFIG_SN7325
+#include <linux/sn7325.h>
+#ifndef CONFIG_EXGPIO
+#define CONFIG_EXGPIO
+#endif
+#endif
+
+typedef enum gpio_bank {
+    PREG_PAD_GPIO0 = 0,
+    PREG_PAD_GPIO1,
+    PREG_PAD_GPIO2,
+    PREG_PAD_GPIO3,
+    PREG_PAD_GPIO4,
+    PREG_PAD_GPIO5,
+	PREG_PAD_GPIOAO,
+#ifdef CONFIG_EXGPIO
+    EXGPIO_BANK0,
+    EXGPIO_BANK1,
+    EXGPIO_BANK2,
+    EXGPIO_BANK3
+#endif
+} gpio_bank_t;
+
+
+typedef enum gpio_mode {
+    GPIO_OUTPUT_MODE,
+    GPIO_INPUT_MODE,
+} gpio_mode_t;
+
+int set_gpio_mode(gpio_bank_t bank, int bit, gpio_mode_t mode);
+gpio_mode_t get_gpio_mode(gpio_bank_t bank, int bit);
+
+int set_gpio_val(gpio_bank_t bank, int bit, unsigned long val);
+unsigned long  get_gpio_val(gpio_bank_t bank, int bit);
+
+#define GPIOA_bank_bit0_27(bit)     (PREG_PAD_GPIO0)
+#define GPIOA_bit_bit0_27(bit)      (bit)
+
+#define GPIOB_bank_bit0_23(bit)     (PREG_PAD_GPIO1)
+#define GPIOB_bit_bit0_23(bit)      (bit)
+
+#define GPIOC_bank_bit0_15(bit)     (PREG_PAD_GPIO2)
+#define GPIOC_bit_bit0_15(bit)      (bit)
+
+#define GPIOAO_bank_bit0_11(bit)    (PREG_PAD_GPIOAO)
+#define GPIOAO_bit_bit0_11(bit)     (bit)
+
+#define GPIOD_bank_bit0_9(bit)      (PREG_PAD_GPIO2)
+#define GPIOD_bit_bit0_9(bit)       (bit+16)
+
+#define GPIOCARD_bank_bit0_8(bit)   (PREG_PAD_GPIO5)
+#define GPIOCARD_bit_bit0_8(bit)    (bit+23)
+
+#define GPIOBOOT_bank_bit0_17(bit)  (PREG_PAD_GPIO3)
+#define GPIOBOOT_bit_bit0_17(bit)   (bit)
+
+#define GPIOX_bank_bit0_31(bit)     (PREG_PAD_GPIO4)
+#define GPIOX_bit_bit0_31(bit)      (bit)
+
+#define GPIOX_bank_bit32_35(bit)    (PREG_PAD_GPIO3)
+#define GPIOX_bit_bit32_35(bit)     (bit- 32 + 20)
+
+#define GPIOY_bank_bit0_22(bit)     (PREG_PAD_GPIO5)
+#define GPIOY_bit_bit0_22(bit)      (bit)
+
+enum {
+    GPIOY_IDX = 0,
+    GPIOX_IDX = 23,
+    GPIO_BOOT_IDX = 59,
+    GPIOD_IDX = 77,
+    GPIOC_IDX = 87,
+    GPIO_CARD_IDX = 103,
+    GPIOB_IDX = 112,
+    GPIOA_IDX = 154,
+    GPIOAO_IDX = 164,
+};
+
+extern int gpio_to_idx(unsigned gpio);
+
+/**
+ * enable gpio edge interrupt
+ *
+ * @param [in] pin  index number of the chip, start with 0 up to 255
+ * @param [in] flag rising(0) or falling(1) edge
+ * @param [in] group  this interrupt belong to which interrupt group  from 0 to 7
+ */
+extern void gpio_enable_edge_int(int pin , int flag, int group);
+/**
+ * enable gpio level interrupt
+ *
+ * @param [in] pin  index number of the chip, start with 0 up to 255
+ * @param [in] flag high(0) or low(1) level
+ * @param [in] group  this interrupt belong to which interrupt group  from 0 to 7
+ */
+extern void gpio_enable_level_int(int pin , int flag, int group);
+
+/**
+ * enable gpio interrupt filter
+ *
+ * @param [in] filter from 0~7(*222ns)
+ * @param [in] group  this interrupt belong to which interrupt group  from 0 to 7
+ */
+int gpio_enable_irq(unsigned gpio, int irq, int irq_flag);
+extern void gpio_enable_int_filter(int filter, int group);
+
+extern int gpio_is_valid(int number);
+extern int gpio_request(unsigned gpio, const char *label);
+extern void gpio_free(unsigned gpio);
+extern int gpio_direction_input(unsigned gpio);
+extern int gpio_direction_output(unsigned gpio, int value);
+extern void gpio_set_value(unsigned gpio, int value);
+extern int gpio_get_value(unsigned gpio);
+
+
+#ifdef CONFIG_EXGPIO
+#define MAX_EXGPIO_BANK 4
+
+static inline unsigned char get_exgpio_port(gpio_bank_t bank)
+{
+    unsigned char port = bank - EXGPIO_BANK0;
+
+    return (port >= MAX_EXGPIO_BANK) ? MAX_EXGPIO_BANK : port;
+}
+
+static inline int set_exgpio_mode(unsigned char port, int bit, gpio_mode_t mode)
+{
+    int bank_mode ;
+    if (port == MAX_EXGPIO_BANK) {
+        return -1;
+    }
+
+    bank_mode = get_configIO(port);
+
+    bank_mode &= ~(1 << bit);
+    bank_mode |= mode << bit;
+    configIO(port, bank_mode);
+    return 0;
+}
+
+static inline gpio_mode_t get_exgpio_mode(unsigned char port, int bit)
+{
+    if (port == MAX_EXGPIO_BANK) {
+        return -1;
+    }
+    return (get_configIO(port) >> bit) & 1;
+}
+
+static inline int set_exgpio_val(unsigned char port, int bit, unsigned long val)
+{
+    if (port == MAX_EXGPIO_BANK) {
+        return -1;
+    }
+
+#ifdef CONFIG_TCA6424
+    int bank_val = getIO_level(port);
+
+    bank_val &= ~(1 << bit);
+    bank_val |= val << bit;
+    setIO_level(port, bank_val);
+#endif
+
+#ifdef CONFIG_SN7325
+    setIO_level(port, val, bit);
+#endif
+    return 0;
+}
+
+static inline unsigned long  get_exgpio_val(unsigned char port, int bit)
+{
+    if (port == MAX_EXGPIO_BANK) {
+        return -1;
+    }
+#ifdef CONFIG_TCA6424
+    return (getIO_level(port) >> bit) & 1;
+#endif
+
+#ifdef CONFIG_SN7325
+    return getIObit_level(port, bit);
+#endif
+}
+#endif
+
+//#endif
+
+
+#endif
diff --git a/arch/arm/mach-meson6/include/mach/hardware.h b/arch/arm/mach-meson6/include/mach/hardware.h
new file mode 100644
index 000000000000..20ade907ecbd
--- /dev/null
+++ b/arch/arm/mach-meson6/include/mach/hardware.h
@@ -0,0 +1,5 @@
+/*
+ * arch/arm/mach-meson/include/mach/hardware.h
+ */
+#include <asm/sizes.h>
+#include <mach/io.h>
diff --git a/arch/arm/mach-meson6/include/mach/io.h b/arch/arm/mach-meson6/include/mach/io.h
new file mode 100644
index 000000000000..5233fc1f9b39
--- /dev/null
+++ b/arch/arm/mach-meson6/include/mach/io.h
@@ -0,0 +1,160 @@
+/*
+ *
+ * arch/arm/mach-meson6/include/mach/io.h
+ *
+ *  Copyright (C) 2011 AMLOGIC, INC.
+ *
+ * License terms: GNU General Public License (GPL) version 2
+ * Basic register address definitions in physical memory and
+ * some block defintions for core devices like the timer.
+ */
+
+#ifndef __MACH_MESSON6_IO_H
+#define __MACH_MESSON6_IO_H
+
+
+//#include "register.h"
+//#include "utils.h"
+
+
+///amlogic old style driver porting
+#if (defined CONFIG_MESON_LEGACY_REGISTER_API) && CONFIG_MESON_LEGACY_REGISTER_API
+#include "avosstyle_io.h"
+#else
+#warning "You should replace the register operation with \n" 	\
+	"writel/readl/setbits_le32/clrbits_le32/clrsetbits_le32.\n" \
+	"the register name must be replace with P_REG_NAME . \n"	\
+	"REG_NAME is the old stlye reg name . 	"
+#endif
+//#define IO_SPACE_LIMIT 0xffffffff
+
+//#define __io(a)     __typesafe_io(a)
+#define __mem_pci(a)    (a)
+
+
+/**
+ * U boot style operation
+ */
+
+
+#define clrbits_le32 aml_clr_reg32_mask
+#define setbits_le32 aml_set_reg32_mask
+#define clrsetbits_le32 aml_clrset_reg32_bits
+/**
+ * PHY IO MEMORY BASE
+ */
+#define IO_PHY_BASE             0xc0000000  ///value from vlsi team
+#define IO_CBUS_PHY_BASE        0xc1100000  ///2M
+#define IO_AXI_BUS_PHY_BASE     0xc1300000  ///1M
+#define IO_PL310_PHY_BASE       0xc4200000  ///4k
+#define IO_PERIPH_PHY_BASE      0xc4300000  ///4k
+#define IO_APB_BUS_PHY_BASE     0xc8000000  ///8k
+#define IO_DOS_BUS_PHY_BASE     0xc8010000  ///64k
+#define IO_AOBUS_PHY_BASE       0xc8100000  ///1M
+#define IO_AHB_BUS_PHY_BASE		0xc9000000	///8M
+	#define IO_USB_A_PHY_BASE       0xc9040000  ///256k
+	#define IO_USB_B_PHY_BASE       0xc90C0000  ///256k
+	#define IO_WIFI_PHY_BASE        0xc9300000  ///1M
+	#define IO_SATA_PHY_BASE        0xc9400000  ///64k
+	#define IO_ETH_PHY_BASE         0xc9410000  ///64k
+#define IO_SPIMEM_PHY_BASE      0xcc000000  ///64M
+#define IO_A9_APB_PHY_BASE      0xd0000000  ///256k
+	#define IO_DEMOD_APB_PHY_BASE   0xd0044000  ///112k
+	#define IO_MALI_APB_PHY_BASE    0xd0060000  ///128k
+#define IO_APB2_BUS_PHY_BASE    0xd0000000
+#define IO_AHB_PHY_BASE         0xd9000000  ///128k
+#define IO_BOOTROM_PHY_BASE     0xd9040000  ///64k
+#define IO_SECBUS_PHY_BASE      0xda000000
+#define IO_EFUSE_PHY_BASE       0xda000000  ///4k
+#define IO_SECURE_PHY_BASE      (IO_SECBUS_PHY_BASE+0x2000)  ///16k
+
+#ifdef CONFIG_VMSPLIT_3G
+
+#define IO_CBUS_BASE        0xf1100000  ///2M
+#define IO_AXI_BUS_BASE     0xf1300000  ///1M
+#define IO_PL310_BASE       0xf2200000  ///4k
+#define IO_PERIPH_BASE      0xf2300000  ///4k
+#define IO_APB_BUS_BASE     0xf3000000  ///8k
+    #define IO_HDMI_BUS_BASE     0xf3002000  ///64k
+    #define IO_DOS_BUS_BASE     0xf3010000  ///64k
+#define IO_AOBUS_BASE       0xf3100000  ///1M
+#define IO_AHB_BUS_BASE		0xf3200000
+	#define IO_USB_A_BASE       0xf3240000  ///256k
+	#define IO_USB_B_BASE       0xf32C0000  ///256k
+	#define IO_WIFI_BASE        0xf3300000  ///1M
+	#define IO_SATA_BASE        0xf3400000  ///64k
+#define IO_ETH_BASE         (IO_AHB_BUS_BASE + IO_ETH_PHY_BASE -IO_AHB_BUS_PHY_BASE)  ///64k
+#define IO_SPIMEM_BASE      0xf4000000  ///64M
+#define IO_A9_APB_BASE      0xf8000000  ///256k
+	#define IO_DEMOD_APB_BASE   0xf8044000  ///112k
+	#define IO_MALI_APB_BASE    0xf8060000  ///128k
+#define IO_APB2_BUS_BASE    0xf8000000
+#define IO_AHB_BASE         0xf9000000  ///128k
+#define IO_BOOTROM_BASE     0xf9040000  ///64k
+#define IO_SECBUS_BASE      0xfa000000
+#define IO_EFUSE_BASE       0xfa000000  ///4k
+#define IO_SECURE_BASE      0xfa002000  ///16k
+#endif
+
+#ifdef CONFIG_VMSPLIT_2G
+
+#define IO_CBUS_BASE        IO_CBUS_PHY_BASE       ///2M
+#define IO_AXI_BUS_BASE     IO_AXI_BUS_PHY_BASE    ///1M
+#define IO_PL310_BASE       IO_PL310_PHY_BASE      ///4k
+#define IO_PERIPH_BASE      IO_PERIPH_PHY_BASE     ///4k
+#define IO_APB_BUS_BASE     IO_APB_BUS_PHY_BASE    ///8k
+#define IO_DOS_BUS_BASE     IO_DOS_BUS_PHY_BASE    ///64k
+#define IO_AOBUS_BASE       IO_AOBUS_PHY_BASE      ///1M
+#define IO_USB_A_BASE       IO_USB_A_PHY_BASE      ///256k
+#define IO_USB_B_BASE       IO_USB_B_PHY_BASE      ///256k
+#define IO_WIFI_BASE        IO_WIFI_PHY_BASE       ///1M
+#define IO_SATA_BASE        IO_SATA_PHY_BASE       ///64k
+#define IO_ETH_BASE         IO_ETH_PHY_BASE        ///64k
+#define IO_SPIMEM_BASE      IO_SPIMEM_PHY_BASE     ///64M
+#define IO_A9_APB_BASE      IO_A9_APB_PHY_BASE     ///256k
+#define IO_DEMOD_APB_BASE   IO_DEMOD_APB_PHY_BASE  ///112k
+#define IO_MALI_APB_BASE    IO_MALI_APB_PHY_BASE   ///128k
+#define IO_APB2_BUS_BASE    IO_APB2_BUS_PHY_BASE 
+#define IO_AHB_BASE         IO_AHB_PHY_BASE        ///128k
+#define IO_AHB_BUS_BASE         IO_AHB_BUS_PHY_BASE        ///128k
+
+#define IO_BOOTROM_BASE     IO_BOOTROM_PHY_BASE    ///64k
+#define IO_SECBUS_BASE      IO_SECBUS_PHY_BASE   
+#define IO_EFUSE_BASE       IO_EFUSE_PHY_BASE      ///4k
+#define IO_SECURE_BASE      IO_SECURE_PHY_BASE     ///16k
+#endif
+#ifdef CONFIG_VMSPLIT_1G
+#error Unsupported Memory Split Type
+#endif
+
+
+#define MESON_PERIPHS1_VIRT_BASE    (IO_AOBUS_BASE+0x4c0)
+#define MESON_PERIPHS1_PHYS_BASE    (IO_AOBUS_PHY_BASE+0x4c0)
+
+
+#define CBUS_REG_OFFSET(reg) ((reg) << 2)
+#define CBUS_REG_ADDR(reg)	 (IO_CBUS_BASE + CBUS_REG_OFFSET(reg))
+
+#define CBUS_REG_OFFSET(reg) ((reg) << 2)
+#define DOS_REG_ADDR(reg)	 (IO_DOS_BUS_BASE + CBUS_REG_OFFSET(reg))
+
+#define AXI_REG_OFFSET(reg)  ((reg) << 2)
+#define AXI_REG_ADDR(reg)	 (IO_AXI_BUS_BASE + AXI_REG_OFFSET(reg))
+
+#define AHB_REG_OFFSET(reg)  ((reg) << 2)
+#define AHB_REG_ADDR(reg)	 (IO_AHB_BUS_BASE + AHB_REG_OFFSET(reg))
+
+#define APB_REG_OFFSET(reg)     (reg&0xfffff)
+#define APB_REG_ADDR(reg)	    (IO_APB_BUS_BASE + APB_REG_OFFSET(reg))
+#define APB_REG_ADDR_VALID(reg) (((unsigned long)(reg) & 3) == 0)
+
+#define AOBUS_REG_OFFSET(reg)   ((reg) )
+#define AOBUS_REG_ADDR(reg)	    (IO_AOBUS_BASE + AOBUS_REG_OFFSET(reg))
+
+#define SECBUS_REG_OFFSET(reg)   ((reg) <<2)
+#define SECBUS_REG_ADDR(reg)     (IO_SECBUS_BASE+SECBUS_REG_OFFSET(reg))
+#define SECBUS2_REG_ADDR(reg)       (IO_SECURE_BASE+0x2000+SECBUS_REG_OFFSET(reg))
+
+void meson_map_default_io(void);
+
+#endif //__MACH_MESSON3_REGS_H
diff --git a/arch/arm/mach-meson6/include/mach/irqs.h b/arch/arm/mach-meson6/include/mach/irqs.h
new file mode 100644
index 000000000000..240fd231566f
--- /dev/null
+++ b/arch/arm/mach-meson6/include/mach/irqs.h
@@ -0,0 +1,162 @@
+/*
+ *  arch/arm/mach-meson3/include/mach/irqs.h
+ *
+ *  Copyright (C) 2010 AMLOGIC, INC.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; either version 2 of the License, or
+ * (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
+ * GNU General Public License for more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program; if not, write to the Free Software
+ * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA
+ */
+
+#ifndef __ASM_ARCH_IRQS_H
+#define __ASM_ARCH_IRQS_H
+
+#define IRQ_BIT(irq)            ((irq) & 0x1f)
+#define IRQ_INDEX(irq)          ((irq) >> 5)
+#define IRQ_MASK_REG(irq)       (SYS_CPU_0_IRQ_IN0_INTR_MASK + (((irq) >> 5) << 2))
+#define IRQ_STATUS_REG(irq)     (SYS_CPU_0_IRQ_IN0_INTR_STAT + (((irq) >> 5) << 2))
+#define IRQ_CLR_REG(irq)        (SYS_CPU_0_IRQ_IN0_INTR_STAT_CLR + (((irq) >> 5) << 2))
+#define IRQ_FIQSEL_REG(irq)     (SYS_CPU_0_IRQ_IN0_INTR_FIRQ_SEL + (((irq) >> 5) << 2))
+#ifdef CONFIG_ARM_GIC
+#define BASE_IRQ 32
+#define NR_IRQS         256
+#else
+#define BASE_IRQ 0
+#define NR_IRQS         AM_IRQ3(32)
+#endif
+#define AM_IRQ(reg,v)   ((reg<<5)+(v) + BASE_IRQ)
+#define AM_IRQ0(v)      AM_IRQ(0,v)
+#define AM_IRQ1(v)      AM_IRQ(1,v)
+#define AM_IRQ2(v)      AM_IRQ(2,v)
+#define AM_IRQ3(v)      AM_IRQ(3,v)
+#define AM_IRQ4(v)      AM_IRQ(4,v)
+
+
+
+#define INT_WATCHDOG                AM_IRQ0(0)
+#define INT_MAILBOX                 AM_IRQ0(1)
+#define INT_VIU_HSYNC               AM_IRQ0(2)
+#define INT_VIU_VSYNC               AM_IRQ0(3)
+#define INT_DEMUX_1                 AM_IRQ0(5)
+#define INT_TIMER_C                 AM_IRQ0(6)
+#define INT_AUDIO_IN                AM_IRQ0(7)
+#define INT_ETHERNET                AM_IRQ0(8)
+#define INT_SYS_ARC_SLEEP_RATIO     AM_IRQ0(9)
+#define INT_TIMER_A                 AM_IRQ0(10)
+#define INT_TIMER_B                 AM_IRQ0(11)
+#define INT_VIU2_HSYNC              AM_IRQ0(12)
+#define INT_VIU2_VSYNC              AM_IRQ0(13)
+#define INT_MIPI_PHY				AM_IRQ2(14)
+#define INT_REMOTE                  AM_IRQ0(15)
+#define INT_ABUF_WR                 AM_IRQ0(16)
+#define INT_ABUF_RD                 AM_IRQ0(17)
+#define INT_ASYNC_FIFO_FILL         AM_IRQ0(18)
+#define INT_ASYNC_FIFO_FLUSH        AM_IRQ0(19)
+#define INT_BT656                   AM_IRQ0(20)
+#define INT_I2C_MASTER              AM_IRQ0(21)
+#define INT_ENCODER                 AM_IRQ0(22)
+#define INT_DEMUX                   AM_IRQ0(23)
+#define INT_ASYNC_FIFO2_FILL        AM_IRQ0(24)
+#define INT_ASYNC_FIFO2_FLUSH       AM_IRQ0(25)
+#define INT_UART_0                  AM_IRQ0(26)
+#define INT_SDIO                    AM_IRQ0(28)
+#define INT_TIMER_D                 AM_IRQ0(29)
+#define INT_USB_A                   AM_IRQ0(30)
+#define INT_USB_B                   AM_IRQ0(31)
+
+#define INT_PARSER                  AM_IRQ1(0)
+#define INT_VIFF_EMPTY              AM_IRQ1(1)
+#define INT_NAND                    AM_IRQ1(2)
+#define INT_SPDIF                   AM_IRQ1(3)
+#define INT_NDMA                    AM_IRQ1(4)
+#define INT_SMART_CARD              AM_IRQ1(5)
+#define INT_MEASURE_CLK             AM_IRQ1(6)
+#define INT_I2C_SLAVE               AM_IRQ1(7)
+#define INT_MAILBOX_2B              AM_IRQ1(8)
+#define INT_MAILBOX_1B              AM_IRQ1(9)
+#define INT_MAILBOX_0B              AM_IRQ1(10)
+#define INT_MAILBOX_2A              AM_IRQ1(11)
+#define INT_MAILBOX_1A              AM_IRQ1(12)
+#define INT_MAILBOX_0A              AM_IRQ1(13)
+#define INT_DEINTERLACE             AM_IRQ1(14)
+#define INT_MMC                     AM_IRQ1(15)
+#define INT_MALI_GP                 AM_IRQ1(16)
+#define INT_MALI_GP_MMU             AM_IRQ1(17)
+#define INT_MALI_PP                 AM_IRQ1(18)
+#define INT_MALI_PP_MMU             AM_IRQ1(19)
+#define INT_MALI_PMU                AM_IRQ1(20)
+#define INT_DEMUX_2                 AM_IRQ1(21)
+#define INT_AUDIO_ARC_SLEEP_RATIO   AM_IRQ1(22)
+#define INT_HDMI_CEC                AM_IRQ1(23)
+#define INT_HDMI_TX                 AM_IRQ1(25)
+#define INT_A9_PMU                  AM_IRQ1(26)
+#define INT_A9_DEBUG_TX             AM_IRQ1(27)
+#define INT_A9_DEBUG_RX             AM_IRQ1(28)
+#define INT_A9_L2_CC                AM_IRQ1(29)
+#define INT_SATA                    AM_IRQ1(30)
+#define INT_DEMOD                   AM_IRQ1(31)
+
+#define INT_GPIO_0                  AM_IRQ2(0)
+#define INT_GPIO_1                  AM_IRQ2(1)
+#define INT_GPIO_2                  AM_IRQ2(2)
+#define INT_GPIO_3                  AM_IRQ2(3)
+#define INT_GPIO_4                  AM_IRQ2(4)
+#define INT_GPIO_5                  AM_IRQ2(5)
+#define INT_GPIO_6                  AM_IRQ2(6)
+#define INT_GPIO_7                  AM_IRQ2(7)
+#define INT_RTC                     AM_IRQ2(8)
+#define INT_SAR_ADC                 AM_IRQ2(9)
+#define INT_UART_1                  AM_IRQ2(11)
+#define INT_LED_PWM                 AM_IRQ2(12)
+#define INT_VGHL_PWM                AM_IRQ2(13)
+#define INT_WIFI_WATCHDOG           AM_IRQ2(14)
+#define INT_VIDEO_WR                AM_IRQ2(15)
+#define INT_SPI                     AM_IRQ2(16)
+#define INT_SPI_1                   AM_IRQ2(17)
+#define INT_VDIN_HSYNC              AM_IRQ2(18)
+#define INT_VDIN_VSYNC              AM_IRQ2(19)
+#define INT_CSI2_HOST				AM_IRQ2(23)
+#define INT_I2C_CBUS_DDR            AM_IRQ2(24)
+#define INT_RDMA                    AM_IRQ2(25)
+#define INT_UART_AO                 AM_IRQ2(26)
+#define INT_I2C_SLAVE_AO            AM_IRQ2(27)
+#define INT_I2C_MASTER_AO           AM_IRQ2(28)
+#define INT_UART_2                  AM_IRQ2(29)
+#define INT_UART_3                  AM_IRQ2(30)
+#define INT_CSI2_ADAPTER			AM_IRQ2(31)
+
+#define INT_AMRISC_DC_PCMLAST       AM_IRQ3(0)
+#define INT_AMRISC_VIU_VSYNC        AM_IRQ3(1)
+#define INT_AMRISC_H2TMR            AM_IRQ3(3)
+#define INT_AMRISC_H2CPAR           AM_IRQ3(4)
+#define INT_AMRISC_HI_ABX           AM_IRQ3(5)
+#define INT_AMRISC_H2CMD            AM_IRQ3(6)
+#define INT_AMRISC_AI_IEC958        AM_IRQ3(7)
+#define INT_AMRISC_VL_CP            AM_IRQ3(8)
+#define INT_AMRISC_DC_MBDONE        AM_IRQ3(9)
+#define INT_AMRISC_VIU_HSYNC        AM_IRQ3(10)
+#define INT_AMRISC_R2C              AM_IRQ3(11)
+#define INT_AMRISC_AIFIFO           AM_IRQ3(13)
+#define INT_AMRISC_HST_INTP         AM_IRQ3(14)
+#define INT_GE2D                    AM_IRQ3(15)
+#define INT_AMRISC_CPU1_STOP        AM_IRQ3(16)
+#define INT_AMRISC_CPU2_STOP        AM_IRQ3(17)
+#define INT_AMRISC_VENC_INT         AM_IRQ3(19)
+#define INT_AMRISC_TIMER0           AM_IRQ3(26)
+#define INT_AMRISC_TIMER1           AM_IRQ3(27)
+
+/* All interrupts are FIQ capable */
+#define FIQ_START                   AM_IRQ0(0)
+extern void request_fiq(unsigned fiq, void (*isr)(void));
+extern void free_fiq(unsigned fiq, void (*isr)(void));
+#endif
diff --git a/arch/arm/mach-meson6/include/mach/memory.h b/arch/arm/mach-meson6/include/mach/memory.h
new file mode 100644
index 000000000000..3ee6694034b6
--- /dev/null
+++ b/arch/arm/mach-meson6/include/mach/memory.h
@@ -0,0 +1,30 @@
+/*
+ *  arch/arm/mach-meson/include/mach/memory.h
+ *
+ *  Copyright (C) 2010 AMLOGIC, INC.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; either version 2 of the License, or
+ * (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
+ * GNU General Public License for more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program; if not, write to the Free Software
+ * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA
+ */
+#ifndef __ASM_ARCH_MEMORY_H
+#define __ASM_ARCH_MEMORY_H
+
+/*
+ * Physical DRAM offset.
+ */
+#define PHYS_OFFSET     UL(0x80000000)
+
+#define BOOT_PARAMS_OFFSET  (PHYS_OFFSET + 0x100)
+
+#endif
diff --git a/arch/arm/mach-meson6/include/mach/mipi_phy_reg.h b/arch/arm/mach-meson6/include/mach/mipi_phy_reg.h
new file mode 100644
index 000000000000..df367e2d3ba2
--- /dev/null
+++ b/arch/arm/mach-meson6/include/mach/mipi_phy_reg.h
@@ -0,0 +1,178 @@
+#ifndef MIPI_PHY_REG
+#define MIPI_PHY_REG
+
+//#define MIPI_PHY_BASE                   0xc800a000
+//#define MIPI_PHY_BASE                   0xf300a000
+//#define mipi_phy_reg_wr(addr, data) *(volatile unsigned long *) (MIPI_PHY_BASE + (addr << 2) )=data
+//#define mipi_phy_reg_rd(addr) *(volatile unsigned long *) (MIPI_PHY_BASE + (addr << 2) )
+
+#define MIPI_PHY_BASE                   APB_REG_ADDR(0xa000)
+#define mipi_phy_reg_wr(addr, data) *(volatile unsigned long *) (MIPI_PHY_BASE + (addr << 2) )=data
+#define mipi_phy_reg_rd(addr) *(volatile unsigned long *) (MIPI_PHY_BASE + (addr << 2) )
+
+#define MIPI_PHY_CTRL    		0x00 
+  //31:   soft reset.  set 1 will reset the MIPI phy cil_scnn and cil_sfen modules. 
+          // set 0 will release the reset.  it's level signal. 
+  //20:   if set, all analog control signals will directly from the related register bit. 
+  //19:18  mipi hs clock to pad selection.
+           //2'b00 :  no output.
+           //2'b01 :  output /2 clock. 
+           //2'b10 :  output /4 clock.
+           //2'b11 :  output /8 clock.
+  //17:15  mipi analog signal to pad selection. 
+           //3'b000: no output. 
+           //3'b001:  clock lane. 
+           //3'b010:  data lane 0.
+           //3'b011:  data lane 1.
+           //3'b100:  data lane 2.
+           //3'b101:  data lane 3.
+  //13     ddr to reg.   enalbe this bit the 8 interface DFFs result will be latch to 
+           // MIPI_PHY_DDR_STS registers. 
+  //12     enable this bit : all analog output signal will be latched to  
+           // MIPI_PHY_ANA_STS   registers.  
+  //11     not used. reserved for future..
+  //10     force analog MBIAS enable.
+  // 9:5    mipi_chpu  to analog. 
+  // 4      shut down digital clock lane.
+  // 3      Shut down digital data lane 3.
+  // 2      Shut down digital data lane 2. 
+  // 1      Shut down digital data lane 1. 
+  // 0      Shut down digital data lane 0. 
+
+#define MIPI_PHY_CLK_LANE_CTRL		0x01 
+  //11     force clock lane TH check enable.   
+  //10     force clock lane LP enable. 
+  //9      force clock lane HS RECEIVER enable  this signal is not used by analog.
+  //8      force clock lane terminator enable
+  //7       if set, will dislabe clock lane LPEN if clock lane is in HS mode.  
+            // if not set,  the LPEN is always enabled until in ULPS state.
+  //6       force clock TCLK_ZERO check when in clock lane HS mode.
+  //5:3     TCLK_ZERO timing check. check with the hs clock counter.
+          //  000:  hs clock itself.
+          //  001:   hs clock /2 
+          //  010:   hs clock /4 
+          //  011:   hs clock /8 
+          //  100:   hs clock /16
+  // 1      force clock lane come out of ulps 
+  // 0      force clock lane enter ULPS state.
+
+
+
+#define MIPI_PHY_DATA_LANE_CTRL		0x02 
+  //15 :   force data lane 3 THEN  enable.
+  //14 :   force data lane 3 LP receiver enable.
+  //13 :   force data lane 3 HS receiver enable.
+  //12  :  force data lane 3 terminator enable.
+  //11 :   force data lane 2 THEN  enable.
+  //10 :   force data lane 2 LP receiver enable.
+  //9 :    force data lane 2 HS receiver enable.
+  //8 :    force data lane 2 terminator enable.
+  //7 :    force data lane 1 THEN  enable.
+  //6 :    force data lane 1 LP receiver enable.
+  //5 :    force data lane 1 HS receiver enable.
+  //4 :    force data lane 1 terminator enable.
+  //3 :    force data lane 0 THEN  enable.
+  //2 :    force data lane 0 LP receiver enable.
+  //1 :    force data lane 0 HS receiver enable. // this bit is not used to control analog.
+  //0 :    force data lane 0 terminator enable.
+
+#define MIPI_PHY_DATA_LANE_CTRL1	0x03 
+   //12  LP data bit order.      
+   //11:10. HS data bit order.  2'b00.  low bit input early.
+   //9:7    data pipe sel. output data use with pipe line data.
+   //6:2.   these addition 5 pipe line to same the high speed data.
+           //each bit for one pipe line.
+   // 1    if set enable the hs_sync error bit check.
+   // 0:   for CSI2, only ULPS command accepted. if set this bit, all other command will insert the            //ErrEsc signal. 
+
+#define MIPI_PHY_TCLK_MISS		0x04 
+#define MIPI_PHY_TCLK_SETTLE		0x05 
+#define MIPI_PHY_THS_EXIT		0x06 
+#define MIPI_PHY_THS_SKIP		0x07 
+#define MIPI_PHY_THS_SETTLE		0x08 
+#define MIPI_PHY_TINIT			0x09 
+#define MIPI_PHY_TULPS_C		0x0a 
+#define MIPI_PHY_TULPS_S		0x0b 
+#define MIPI_PHY_TMBIAS		        0x0c 
+   // how many cycles need to wait for analog MBIAS stable after MIPI_MBIAS_EN is inserted.
+#define MIPI_PHY_TLP_EN_W		0x0d 
+   // how many cycles need to wait for analog LP receiver stable output after LPEN is inserted.
+#define MIPI_PHY_TLPOK    		0x0e 
+   // how many cycles need to wait for analog LP receiver stable output after LPEN is inserted.
+#define MIPI_PHY_TWD_INIT               0x0f
+   // watch dog for init.
+#define MIPI_PHY_TWD_HS                 0x10
+   // watch dog for hs speed transfer.
+#define MIPI_PHY_AN_CTRL0		0x11 
+#define MIPI_PHY_AN_CTRL1		0x12 
+#define MIPI_PHY_AN_CTRL2		0x13 
+#define MIPI_PHY_CLK_LANE_STS		0x14 
+  //3:0 clock lane states.
+       // 4'h0 : Power_down state. 
+       // 4'h1 : POWER_UP state. //waiting for TINIT and MBIAS ready.
+       // 4'h2 : INIT state  //waiting the input to STOP.
+       // 4'h3 : STOP state.  
+       // 4'h4 : ULPS request state. after receiver the ulps request, waiting everything setlled. 
+       // 4'h5 : ULPS state.
+       // 4'h6 : ULPS exit state. checked ULPS exit request and waiting for input in STOP.
+       // 4'h7 : HS data transfer request state. LP = 2'b01:
+       // 4'h8 : HS bridge state.     LP = 2'b00:
+       // 4'h9 : HS CLK ZERO state.   enable the HS reciever in this stage the input clock is zero.
+       // 4'ha : HS transfer state. 
+       // 4'hb : HS TRAIL state.  if detected no clock edge , the state machine will try to go to stop state.  
+  
+#define MIPI_PHY_DATA_LANE0_STS		0x15 
+   //6:4 : data lane 0 HS sub state.  because this is across clock domain state. this is only for static debug.
+   //3:0  data lane 0 state.
+         //4'h0 : POWER_DOWN State.
+         //4'h1 : POWER UP state.
+         //4'h2 : INIT state.
+         //4'h3 : STOP state.
+         //4'h4 : HS REQUST state.
+         //4'h5 : HS PREPARE state.
+         //4'h6 : HS transfer state.
+         //4'h7 : HS exit state.
+         //4'h8 : ESC request state.
+         //4'h9 : ESC bridge 0 state.
+         //4'ha : ESC bridge 1 state.
+         //4'hb : ESC command state.
+         //4'hc : ESC EXIT state.
+         //4'hd : LP data transfer state.   
+         //4'he : ULPS state.
+         //4'hf : ULPS exit state.
+#define MIPI_PHY_DATA_LANE1_STS		0x16 
+   //6:4 : data lane 0 HS sub state.  because this is across clock domain state. this is only for static debug.
+   //3:0 : data lane 0 state.
+
+#define MIPI_PHY_DATA_LANE2_STS		0x17 
+#define MIPI_PHY_DATA_LANE3_STS		0x18 
+#define MIPI_PHY_ESC_CMD		0x19 
+#define MIPI_PHY_INT_CTRL		0x1a 
+   //24:  read to clear the INT_STS.  when this bit is set, read MIPI_PHY_INT_STS will clean all interupt status bits.
+   //18:0  each bit to enable related interrupt generate. if this bit is set, it will generate a interrupt to cpu when the interrupt source is triggered..
+          // otherwise only change the status bit.
+#define MIPI_PHY_INT_STS		0x1b 
+   //18    clock lane ulps exit interupt
+   //17    clock lane ulps enter interrupt
+   //16    clock lane initilization watch dog interrupt.
+   //15    data  lane 3 initiliaztion watch dog interrupt.
+   //14    data  lane 2 initiliaztion watch dog interrupt.
+   //13    data  lane 1 initiliaztion watch dog interrupt.
+   //12    data  lane 0 initiliaztion watch dog interrupt.
+   //11    data  lane 3 HS transfer watch dog interrupt.
+   //10    data  lane 2 HS transfer watch dog interrupt.
+   //9     data  lane 1 HS transfer watch dog interrupt.
+   //8     data  lane 0 HS transfer watch dog interrupt.
+   //7     data  lane 3 HS transfer sync error interrupt.
+   //6     data  lane 2 HS transfer sync error interrupt.
+   //5     data  lane 1 HS transfer sync error interrupt.
+   //4     data  lane 0 HS transfer sync error interrupt.
+   //3     data  lane 3 ESC command ready interrupt.
+   //2     data  lane 2 ESC command ready interrupt.
+   //1     data  lane 1 ESC command ready interrupt.
+   //0     data  lane 0 ESC command ready interrupt.
+
+#define MIPI_PHY_ANA_STS                0x1c
+#define MIPI_PHY_DDR_STS                0x1d
+
+#endif
diff --git a/arch/arm/mach-meson6/include/mach/mlvds_regs.h b/arch/arm/mach-meson6/include/mach/mlvds_regs.h
new file mode 100644
index 000000000000..8e8ecb5b2d53
--- /dev/null
+++ b/arch/arm/mach-meson6/include/mach/mlvds_regs.h
@@ -0,0 +1,200 @@
+#ifndef __MLVDS_REGS_H
+#define __MLVDS_REGS_H
+
+#define MLVDS_TCON0 0
+#define MLVDS_TCON1 1
+#define MLVDS_TCON2 2
+#define MLVDS_TCON3 3
+#define MLVDS_TCON4 4
+#define MLVDS_TCON5 5
+#define MLVDS_TCON6 6
+#define MLVDS_TCON7 7
+
+//the following register function is a little different as before
+//but the address is same
+//MTCON0-3 is full function, and MTCON4-7 is reduced.
+#define MTCON0_1ST_HS_ADDR                         0x1410  //L_STH1_HS_ADDR
+#define P_MTCON0_1ST_HS_ADDR 		CBUS_REG_ADDR(MTCON0_1ST_HS_ADDR) 	///../ucode/register.h
+#define MTCON0_1ST_HE_ADDR                         0x1411  //L_STH1_HE_ADDR
+#define P_MTCON0_1ST_HE_ADDR 		CBUS_REG_ADDR(MTCON0_1ST_HE_ADDR) 	///../ucode/register.h
+#define MTCON0_1ST_VS_ADDR                         0x1412  //L_STH1_VS_ADDR
+#define P_MTCON0_1ST_VS_ADDR 		CBUS_REG_ADDR(MTCON0_1ST_VS_ADDR) 	///../ucode/register.h
+#define MTCON0_1ST_VE_ADDR                         0x1413  //L_STH1_VE_ADDR
+#define P_MTCON0_1ST_VE_ADDR 		CBUS_REG_ADDR(MTCON0_1ST_VE_ADDR) 	///../ucode/register.h
+#define MTCON0_2ND_HS_ADDR                         0x1414  //L_STH2_HS_ADDR
+#define P_MTCON0_2ND_HS_ADDR 		CBUS_REG_ADDR(MTCON0_2ND_HS_ADDR) 	///../ucode/register.h
+#define MTCON0_2ND_HE_ADDR                         0x1415  //L_STH2_HE_ADDR
+#define P_MTCON0_2ND_HE_ADDR 		CBUS_REG_ADDR(MTCON0_2ND_HE_ADDR) 	///../ucode/register.h
+#define MTCON0_2ND_VS_ADDR                         0x1416  //L_STH2_VS_ADDR
+#define P_MTCON0_2ND_VS_ADDR 		CBUS_REG_ADDR(MTCON0_2ND_VS_ADDR) 	///../ucode/register.h
+#define MTCON0_2ND_VE_ADDR                         0x1417  //L_STH2_VE_ADDR
+#define P_MTCON0_2ND_VE_ADDR 		CBUS_REG_ADDR(MTCON0_2ND_VE_ADDR) 	///../ucode/register.h
+
+#define MTCON1_1ST_HS_ADDR                         0x141f  //L_CPV1_HS_ADDR
+#define P_MTCON1_1ST_HS_ADDR 		CBUS_REG_ADDR(MTCON1_1ST_HS_ADDR) 	///../ucode/register.h
+#define MTCON1_1ST_HE_ADDR                         0x1420  //L_CPV1_HE_ADDR
+#define P_MTCON1_1ST_HE_ADDR 		CBUS_REG_ADDR(MTCON1_1ST_HE_ADDR) 	///../ucode/register.h
+#define MTCON1_1ST_VS_ADDR                         0x1421  //L_CPV1_VS_ADDR
+#define P_MTCON1_1ST_VS_ADDR 		CBUS_REG_ADDR(MTCON1_1ST_VS_ADDR) 	///../ucode/register.h
+#define MTCON1_1ST_VE_ADDR                         0x1422  //L_CPV1_VE_ADDR
+#define P_MTCON1_1ST_VE_ADDR 		CBUS_REG_ADDR(MTCON1_1ST_VE_ADDR) 	///../ucode/register.h
+#define MTCON1_2ND_HS_ADDR                         0x1423  //L_CPV2_HS_ADDR
+#define P_MTCON1_2ND_HS_ADDR 		CBUS_REG_ADDR(MTCON1_2ND_HS_ADDR) 	///../ucode/register.h
+#define MTCON1_2ND_HE_ADDR                         0x1424  //L_CPV2_HE_ADDR
+#define P_MTCON1_2ND_HE_ADDR 		CBUS_REG_ADDR(MTCON1_2ND_HE_ADDR) 	///../ucode/register.h
+#define MTCON1_2ND_VS_ADDR                         0x1425  //L_CPV2_VS_ADDR
+#define P_MTCON1_2ND_VS_ADDR 		CBUS_REG_ADDR(MTCON1_2ND_VS_ADDR) 	///../ucode/register.h
+#define MTCON1_2ND_VE_ADDR                         0x1426  //L_CPV2_VE_ADDR
+#define P_MTCON1_2ND_VE_ADDR 		CBUS_REG_ADDR(MTCON1_2ND_VE_ADDR) 	///../ucode/register.h
+
+#define MTCON2_1ST_HS_ADDR                         0x1427  //L_STV1_HS_ADDR
+#define P_MTCON2_1ST_HS_ADDR 		CBUS_REG_ADDR(MTCON2_1ST_HS_ADDR) 	///../ucode/register.h
+#define MTCON2_1ST_HE_ADDR                         0x1428  //L_STV1_HE_ADDR
+#define P_MTCON2_1ST_HE_ADDR 		CBUS_REG_ADDR(MTCON2_1ST_HE_ADDR) 	///../ucode/register.h
+#define MTCON2_1ST_VS_ADDR                         0x1429  //L_STV1_VS_ADDR
+#define P_MTCON2_1ST_VS_ADDR 		CBUS_REG_ADDR(MTCON2_1ST_VS_ADDR) 	///../ucode/register.h
+#define MTCON2_1ST_VE_ADDR                         0x142a  //L_STV1_VE_ADDR
+#define P_MTCON2_1ST_VE_ADDR 		CBUS_REG_ADDR(MTCON2_1ST_VE_ADDR) 	///../ucode/register.h
+#define MTCON2_2ND_HS_ADDR                         0x142b  //L_STV2_HS_ADDR
+#define P_MTCON2_2ND_HS_ADDR 		CBUS_REG_ADDR(MTCON2_2ND_HS_ADDR) 	///../ucode/register.h
+#define MTCON2_2ND_HE_ADDR                         0x142c  //L_STV2_HE_ADDR
+#define P_MTCON2_2ND_HE_ADDR 		CBUS_REG_ADDR(MTCON2_2ND_HE_ADDR) 	///../ucode/register.h
+#define MTCON2_2ND_VS_ADDR                         0x142d  //L_STV2_VS_ADDR
+#define P_MTCON2_2ND_VS_ADDR 		CBUS_REG_ADDR(MTCON2_2ND_VS_ADDR) 	///../ucode/register.h
+#define MTCON2_2ND_VE_ADDR                         0x142e  //L_STV2_VE_ADDR
+#define P_MTCON2_2ND_VE_ADDR 		CBUS_REG_ADDR(MTCON2_2ND_VE_ADDR) 	///../ucode/register.h
+
+#define MTCON3_1ST_HS_ADDR                         0x142f  //L_OEV1_HS_ADDR
+#define P_MTCON3_1ST_HS_ADDR 		CBUS_REG_ADDR(MTCON3_1ST_HS_ADDR) 	///../ucode/register.h
+#define MTCON3_1ST_HE_ADDR                         0x1430  //L_OEV1_HE_ADDR
+#define P_MTCON3_1ST_HE_ADDR 		CBUS_REG_ADDR(MTCON3_1ST_HE_ADDR) 	///../ucode/register.h
+#define MTCON3_1ST_VS_ADDR                         0x1431  //L_OEV1_VS_ADDR
+#define P_MTCON3_1ST_VS_ADDR 		CBUS_REG_ADDR(MTCON3_1ST_VS_ADDR) 	///../ucode/register.h
+#define MTCON3_1ST_VE_ADDR                         0x1432  //L_OEV1_VE_ADDR
+#define P_MTCON3_1ST_VE_ADDR 		CBUS_REG_ADDR(MTCON3_1ST_VE_ADDR) 	///../ucode/register.h
+#define MTCON3_2ND_HS_ADDR                         0x1433  //L_OEV2_HS_ADDR
+#define P_MTCON3_2ND_HS_ADDR 		CBUS_REG_ADDR(MTCON3_2ND_HS_ADDR) 	///../ucode/register.h
+#define MTCON3_2ND_HE_ADDR                         0x1434  //L_OEV2_HE_ADDR
+#define P_MTCON3_2ND_HE_ADDR 		CBUS_REG_ADDR(MTCON3_2ND_HE_ADDR) 	///../ucode/register.h
+#define MTCON3_2ND_VS_ADDR                         0x1435  //L_OEV2_VS_ADDR
+#define P_MTCON3_2ND_VS_ADDR 		CBUS_REG_ADDR(MTCON3_2ND_VS_ADDR) 	///../ucode/register.h
+#define MTCON3_2ND_VE_ADDR                         0x1436  //L_OEV2_VE_ADDR
+#define P_MTCON3_2ND_VE_ADDR 		CBUS_REG_ADDR(MTCON3_2ND_VE_ADDR) 	///../ucode/register.h
+
+#define MTCON4_1ST_HS_ADDR                         0x1455  //L_HSYNC_HS_ADDR
+#define P_MTCON4_1ST_HS_ADDR 		CBUS_REG_ADDR(MTCON4_1ST_HS_ADDR) 	///../ucode/register.h
+#define MTCON4_1ST_HE_ADDR                         0x1456  //L_HSYNC_HE_ADDR
+#define P_MTCON4_1ST_HE_ADDR 		CBUS_REG_ADDR(MTCON4_1ST_HE_ADDR) 	///../ucode/register.h
+#define MTCON4_1ST_VS_ADDR                         0x1457  //L_HSYNC_VS_ADDR
+#define P_MTCON4_1ST_VS_ADDR 		CBUS_REG_ADDR(MTCON4_1ST_VS_ADDR) 	///../ucode/register.h
+#define MTCON4_1ST_VE_ADDR                         0x1458  //L_HSYNC_VE_ADDR
+#define P_MTCON4_1ST_VE_ADDR 		CBUS_REG_ADDR(MTCON4_1ST_VE_ADDR) 	///../ucode/register.h
+
+#define MTCON5_1ST_HS_ADDR                         0x1459  //L_VSYNC_HS_ADDR
+#define P_MTCON5_1ST_HS_ADDR 		CBUS_REG_ADDR(MTCON5_1ST_HS_ADDR) 	///../ucode/register.h
+#define MTCON5_1ST_HE_ADDR                         0x145a  //L_VSYNC_HE_ADDR
+#define P_MTCON5_1ST_HE_ADDR 		CBUS_REG_ADDR(MTCON5_1ST_HE_ADDR) 	///../ucode/register.h
+#define MTCON5_1ST_VS_ADDR                         0x145b  //L_VSYNC_VS_ADDR
+#define P_MTCON5_1ST_VS_ADDR 		CBUS_REG_ADDR(MTCON5_1ST_VS_ADDR) 	///../ucode/register.h
+#define MTCON5_1ST_VE_ADDR                         0x145c  //L_VSYNC_VE_ADDR
+#define P_MTCON5_1ST_VE_ADDR 		CBUS_REG_ADDR(MTCON5_1ST_VE_ADDR) 	///../ucode/register.h
+
+#define MTCON6_1ST_HS_ADDR                         0x1418  //L_OEH_HS_ADDR
+#define P_MTCON6_1ST_HS_ADDR 		CBUS_REG_ADDR(MTCON6_1ST_HS_ADDR) 	///../ucode/register.h
+#define MTCON6_1ST_HE_ADDR                         0x1419  //L_OEH_HE_ADDR
+#define P_MTCON6_1ST_HE_ADDR 		CBUS_REG_ADDR(MTCON6_1ST_HE_ADDR) 	///../ucode/register.h
+#define MTCON6_1ST_VS_ADDR                         0x141a  //L_OEH_VS_ADDR
+#define P_MTCON6_1ST_VS_ADDR 		CBUS_REG_ADDR(MTCON6_1ST_VS_ADDR) 	///../ucode/register.h
+#define MTCON6_1ST_VE_ADDR                         0x141b  //L_OEH_VE_ADDR
+#define P_MTCON6_1ST_VE_ADDR 		CBUS_REG_ADDR(MTCON6_1ST_VE_ADDR) 	///../ucode/register.h
+
+#define MTCON7_1ST_HS_ADDR                         0x1437  //L_OEV3_HS_ADDR
+#define P_MTCON7_1ST_HS_ADDR 		CBUS_REG_ADDR(MTCON7_1ST_HS_ADDR) 	///../ucode/register.h
+#define MTCON7_1ST_HE_ADDR                         0x1438  //L_OEV3_HE_ADDR
+#define P_MTCON7_1ST_HE_ADDR 		CBUS_REG_ADDR(MTCON7_1ST_HE_ADDR) 	///../ucode/register.h
+#define MTCON7_1ST_VS_ADDR                         0x1439  //L_OEV3_VS_ADDR
+#define P_MTCON7_1ST_VS_ADDR 		CBUS_REG_ADDR(MTCON7_1ST_VS_ADDR) 	///../ucode/register.h
+#define MTCON7_1ST_VE_ADDR                         0x143a  //L_OEV3_VE_ADDR
+#define P_MTCON7_1ST_VE_ADDR 		CBUS_REG_ADDR(MTCON7_1ST_VE_ADDR) 	///../ucode/register.h
+
+//#define MLVDS_CONTROL                              0x14c3
+   #define     mLVDS_RESERVED  15    // 15
+   #define     mLVDS_double_pattern  14    // 14
+   #define     mLVDS_ins_reset  8    // 13:8  // each channel has one bit
+   #define     mLVDS_dual_gate  7
+   #define     mLVDS_bit_num    6    // 0-6Bits, 1-8Bits
+   #define     mLVDS_pair_num   5    // 0-3Pairs, 1-6Pairs
+   #define     mLVDS_msb_first  4
+   #define     mLVDS_PORT_SWAP  3
+   #define     mLVDS_MLSB_SWAP  2
+   #define     mLVDS_PN_SWAP    1
+   #define     mLVDS_en         0
+
+//#define MLVDS_CONFIG_HI                            0x14c7
+//#define MLVDS_CONFIG_LO                            0x14c8
+   #define     mLVDS_reset_offset         29 // Bit 31:29 
+   #define     mLVDS_reset_length         23 // Bit 28:23
+   #define     mLVDS_config_reserved      20 // Bit 22:20
+   #define     mLVDS_reset_start_bit12    19 // Bit 19
+   #define     mLVDS_data_write_toggle    18
+   #define     mLVDS_data_write_ini       17
+   #define     mLVDS_data_latch_1_toggle  16
+   #define     mLVDS_data_latch_1_ini     15
+   #define     mLVDS_data_latch_0_toggle  14
+   #define     mLVDS_data_latch_0_ini     13
+   #define     mLVDS_reset_1_select       12 // 0 - same as reset_0, 1 - 1 clock delay of reset_0
+   #define     mLVDS_reset_start           0 // Bit 11:0   
+
+//#define TCON_DOUBLE_CTL                            0x14c9
+   #define     tcon_double_ini          8 // Bit 7:0
+   #define     tcon_double_inv          0 // Bit 7:0
+//#define TCON_PATTERN_HI                            0x14ca
+//#define TCON_PATTERN_LO                            0x14cb
+   #define     tcon_pattern_loop_data     16 // Bit 15:0
+   #define     tcon_pattern_loop_start    12 // Bit 3:0
+   #define     tcon_pattern_loop_end       8 // Bit 3:0
+   #define     tcon_pattern_enable         0 // Bit 7:0
+//#define TCON_CONTROL_HI                            0x14cc
+//#define TCON_CONTROL_LO                            0x14cd
+   #define     tcon_pclk_enable           26 // Bit 5:0 (enable pclk on TCON channel 7 to 2)
+   #define     tcon_pclk_div              24 // Bit 1:0 (control phy clok divide 2,4,6,8)
+   #define     tcon_delay                  0 // Bit 23:0 (3 bit for each channel)
+
+//#define MLVDS_DUAL_GATE_CTL_HI                     0x14fb
+//#define MLVDS_DUAL_GATE_CTL_LO                     0x14fc
+   #define     mlvds_tcon_field_en        24 // Bit 7:0
+   #define     mlvds_dual_gate_reserved   21 // Bit 2:0
+   #define     mlvds_scan_mode_start_line_bit12 20 // Bit 0
+   #define     mlvds_scan_mode_odd        16 // Bit 3:0
+   #define     mlvds_scan_mode_even       12 // Bit 3:0
+   #define     mlvds_scan_mode_start_line  0 // Bit 11:0
+//#define MLVDS_RESET_CONFIG_HI                      0x14fd
+//#define MLVDS_RESET_CONFIG_LO                      0x14fe
+   #define     mLVDS_reset_range_enable   31 // Bit 0
+   #define     mLVDS_reset_range_inv      30 // Bit 0
+   #define     mLVDS_reset_config_res1    29 // Bit 0
+   #define     mLVDS_reset_range_line_0   16 // Bit 11:0
+   #define     mLVDS_reset_config_res3    13 // Bit 2:0
+   #define     mLVDS_reset_range_line_1    0 // Bit 11:0
+
+//#define MLVDS_CLK_CTL_HI                           0x14f4
+//#define MLVDS_CLK_CTL_LO                           0x14f5
+   #define     mlvds_clk_pattern_reserved 31 // Bit 31
+   #define     mpclk_dly                  28 // Bit 2:0 
+   #define     mpclk_div                  26 // Bit 1:0 (control phy clok divide 2,4,6,8)
+   #define     use_mpclk                  25 // Bit 0
+   #define     mlvds_clk_half_delay       24 // Bit 0
+   #define     mlvds_clk_pattern           0 // Bit 23:0
+//#define MLVDS_DUAL_GATE_WR_START                   0x14f6
+   #define     mlvds_dual_gate_wr_start    0 // Bit 12:0
+//#define MLVDS_DUAL_GATE_WR_END                     0x14f7
+   #define     mlvds_dual_gate_wr_end      0 // Bit 12:0
+//#define MLVDS_DUAL_GATE_RD_START                   0x14f8
+   #define     mlvds_dual_gate_rd_start    0 // Bit 12:0
+//#define MLVDS_DUAL_GATE_RD_END                     0x14f9
+   #define     mlvds_dual_gate_rd_end      0 // Bit 12:0
+//#define MLVDS_SECOND_RESET_CTL                     0x14fa
+   #define     mLVDS_2nd_reset_start       0 // Bit 12:0
+   
+#endif
+
diff --git a/arch/arm/mach-meson6/include/mach/mod_gate.h b/arch/arm/mach-meson6/include/mach/mod_gate.h
new file mode 100644
index 000000000000..4afbfbe1b6b6
--- /dev/null
+++ b/arch/arm/mach-meson6/include/mach/mod_gate.h
@@ -0,0 +1,64 @@
+#ifndef __MOD_GATE_H
+#define __MOD_GATE_H
+
+#include <mach/power_gate.h>
+
+typedef enum {
+    MOD_VDEC = 0,
+    MOD_AUDIO,
+    MOD_HDMI,
+    MOD_VENC,
+    MOD_TCON,
+    MOD_LVDS,
+    MOD_MIPI,
+    MOD_BT656,
+    MOD_SPI,
+    MOD_UART0,
+    MOD_UART1,
+    MOD_UART2,
+    MOD_UART3,
+    MOD_ROM,
+    MOD_EFUSE,
+    MOD_RANDOM_NUM_GEN,
+    MOD_ETHERNET,
+    MOD_MEDIA_CPU,
+    MOD_GE2D,
+    MOD_VIDEO_IN,
+    MOD_VIU2,
+    MOD_AUD_IN,
+    MOD_AUD_OUT,
+    MOD_AHB,
+    MOD_DEMUX,
+    MOD_SMART_CARD,
+    MOD_SDHC,
+    MOD_STREAM,
+    MOD_BLK_MOV,
+    MOD_MISC_DVIN,
+    MOD_MISC_RDMA,
+    MOD_USB0,
+    MOD_USB1,
+    MOD_SDIO,
+    MOD_VI_CORE,
+    MOD_LED_PWM,
+    MOD_VDAC,
+    MOD_MAX_NUM,
+}mod_type_t;
+
+#define GATE_ON(_MOD) \
+    do{                     \
+            if (0) printk(KERN_INFO "gate on %s %x, %x\n", GCLK_NAME_##_MOD, GCLK_REG_##_MOD, GCLK_MASK_##_MOD); \
+            SET_CBUS_REG_MASK(GCLK_REG_##_MOD, GCLK_MASK_##_MOD); \
+    }while(0)
+
+
+#define GATE_OFF(_MOD) \
+    do{                             \
+            if (0) printk(KERN_INFO "gate off %s %x, %x\n", GCLK_NAME_##_MOD, GCLK_REG_##_MOD, GCLK_MASK_##_MOD); \
+            CLEAR_CBUS_REG_MASK(GCLK_REG_##_MOD, GCLK_MASK_##_MOD); \
+    }while(0)
+
+extern void switch_mod_gate_by_type(mod_type_t type, int flag);
+extern void switch_mod_gate_by_name(const char* mod_name, int flag);
+extern void power_gate_init(void);
+
+#endif /* __MOD_GATE_H */
diff --git a/arch/arm/mach-meson6/include/mach/nand.h b/arch/arm/mach-meson6/include/mach/nand.h
new file mode 100644
index 000000000000..b3d6b011f096
--- /dev/null
+++ b/arch/arm/mach-meson6/include/mach/nand.h
@@ -0,0 +1,764 @@
+
+#ifndef NAND_H_INCLUDED
+#define NAND_H_INCLUDED
+#include <linux/dma-mapping.h>
+#include <linux/clk.h>
+#include <linux/cdev.h>
+#include "am_regs.h"
+#include <linux/earlysuspend.h>
+#include <mach/pinmux.h>
+#include <linux/pinctrl/consumer.h>
+
+#ifdef CONFIG_CLK81_DFS
+#include <linux/semaphore.h>
+#define init_MUTEX(sem)             sema_init(sem, 1)
+#endif
+
+#ifdef MX_REVD
+#define	NAND_PAGELIST_MAGIC 	0x4c50414e
+#endif
+/** Register defination **/
+
+#define NAND_SYS_CLK_NAME	  "clk81"
+#define NAND_CYCLE_DELAY	  90
+#define NAND_BOOT_NAME		  "bootloader"
+#define NAND_NORMAL_NAME	  "nandnormal"
+#define NAND_MULTI_NAME		  "nandmulti"
+
+#define NAND_CONVERST_ADDR	  		0xa0000000
+#define M3_BOOT_WRITE_SIZE	  		0x600
+#define M3_BOOT_COPY_NUM	  		4
+#define M3_BOOT_PAGES_PER_COPY	 	256
+
+#define NFC_BASE			  CBUS_REG_ADDR(NAND_CMD)
+#define NFC_OFF_CMD           ((NAND_CMD -NAND_CMD)<<2)
+#define NFC_OFF_CFG           ((NAND_CFG -NAND_CMD)<<2)
+#define NFC_OFF_DADR          ((NAND_DADR-NAND_CMD)<<2)
+#define NFC_OFF_IADR          ((NAND_IADR-NAND_CMD)<<2)
+#define NFC_OFF_BUF           ((NAND_BUF -NAND_CMD)<<2)
+#define NFC_OFF_INFO          ((NAND_INFO-NAND_CMD)<<2)
+#define NFC_OFF_DC            ((NAND_DC  -NAND_CMD)<<2)
+#define NFC_OFF_ADR           ((NAND_ADR -NAND_CMD)<<2)
+#define NFC_OFF_DL            ((NAND_DL  -NAND_CMD)<<2)
+#define NFC_OFF_DH            ((NAND_DH  -NAND_CMD)<<2)
+
+/*
+   Common Nand Read Flow
+*/
+#define CE0         (0xe<<10)
+#define CE1         (0xd<<10)
+#define CE2         (0xb<<10)
+#define CE3         (0x7<<10)
+#define CE_NOT_SEL  (0xf<<10)
+#define IO4 ((0xe<<10)|(1<<18)) 
+#define IO5 ((0xd<<10)|(1<<18)) 
+#define IO6 ((0xb<<10)|(1<<18)) 
+#define CLE         (0x5<<14)
+#define ALE         (0x6<<14)
+#define DWR         (0x4<<14)
+#define DRD         (0x8<<14)
+#define IDLE        (0xc<<14)
+#define RB  		(1<<20) 
+#define STANDBY     (0xf<<10)
+
+#define MAX_CYCLE_NUM		20
+#define PER_INFO_BYTE 		8
+#define SIZE_INT	  		(sizeof(unsigned int))
+
+
+#define M2N  ((0<<17) | (2<<20) | (1<<19))
+#define N2M  ((1<<17) | (2<<20) | (1<<19))
+
+#define M2N_NORAN  0x00200000
+#define N2M_NORAN  0x00220000
+
+#define STS  ((3<<17) | (2<<20))
+#define ADL  ((0<<16) | (3<<20))
+#define ADH  ((1<<16) | (3<<20))
+#define AIL  ((2<<16) | (3<<20))
+#define AIH  ((3<<16) | (3<<20))
+#define ASL  ((4<<16) | (3<<20))
+#define ASH  ((5<<16) | (3<<20))
+#define SEED ((8<<16) | (3<<20))
+
+/**
+    Nand Flash Controller (M1)
+    Global Macros
+*/
+/**
+   Config Group
+*/
+#define NFC_SET_TIMING(mode,cycles,adjust)    WRITE_CBUS_REG_BITS(NAND_CFG,((cycles)|((adjust&0xf)<<10)|((mode&7)<<5)),0,14)
+#define NFC_SET_CMD_START()						   		SET_CBUS_REG_MASK(NAND_CFG,1<<12) 
+#define NFC_SET_CMD_AUTO()						   		SET_CBUS_REG_MASK(NAND_CFG,1<<13) 
+#define NFC_SET_STS_IRQ(en)					       		WRITE_CBUS_REG_BITS(NAND_CFG,en,20,1) 
+#define NFC_SET_CMD_IRQ(en)					       		WRITE_CBUS_REG_BITS(NAND_CFG,en,21,1) 
+#define NFC_SET_TIMING_ASYC(bus_tim,bus_cyc)       		WRITE_CBUS_REG_BITS(NAND_CFG,((bus_cyc&31)|((bus_tim&31)<<5)|(0<<10)),0,12)
+#define NFC_SET_TIMING_SYNC(bus_tim,bus_cyc,sync_mode)  WRITE_CBUS_REG_BITS(NAND_CFG,(bus_cyc&31)|((bus_tim&31)<<5)|((sync_mode&2)<<10),0,12)
+#define NFC_SET_TIMING_SYNC_ADJUST() 
+#define NFC_SET_DMA_MODE(is_apb,spare_only)        WRITE_CBUS_REG_BITS(NAND_CFG,((spare_only<<1)|(is_apb)),14,2)
+#define NFC_ENABLE_TOSHIBA_TOGGLE_MODE()       	SET_CBUS_REG_MASK(NAND_CFG,1<<11)
+#define NFC_EXIT_TOSHIBA_TOGGLE_MODE() 			CLEAR_CBUS_REG_MASK(NAND_CFG,1<<11)
+#define NFC_ENABLE_MICRON_TOGGLE_MODE()      		 SET_CBUS_REG_MASK(NAND_CFG,1<<10)
+#define NFC_SYNC_ADJ()      							SET_CBUS_REG_MASK(NAND_CFG,1<<16)
+#define NFC_EXIT_SYNC_ADJ()      							CLEAR_CBUS_REG_MASK(NAND_CFG,1<<16)
+/**
+    CMD relative Macros
+    Shortage word . NFCC
+*/
+#define NFC_CMD_IDLE(ce,time)          ((ce)|IDLE|(time&0x3ff))
+#define NFC_CMD_CLE(ce,cmd  )          ((ce)|CLE |(cmd &0x0ff))
+#define NFC_CMD_ALE(ce,addr )          ((ce)|ALE |(addr&0x0ff))
+#define NFC_CMD_STANDBY(time)          (STANDBY  |(time&0x3ff))
+#define NFC_CMD_ADL(addr)              (ADL     |(addr&0xffff))
+#define NFC_CMD_ADH(addr)              (ADH|((addr>>16)&0xffff))
+#define NFC_CMD_AIL(addr)              (AIL     |(addr&0xffff))
+#define NFC_CMD_AIH(addr)              (AIH|((addr>>16)&0xffff))
+#define NFC_CMD_DWR(data)              (DWR     |(data&0xff  ))
+#define NFC_CMD_DRD(ce,size)           (ce|DRD|size)
+#define NFC_CMD_RB(ce,time  )          ((ce)|RB  |(time&0x1f))
+#define NFC_CMD_RB_INT(ce,time)        ((ce)|RB|(((ce>>10)^0xf)<<14)|(time&0x1f))
+#define NFC_CMD_RBIO(time,io)		   (RB|io|(time&0x1f))	
+#define NFC_CMD_RBIO_INT(io,time)      (RB|(((io>>10)^0x7)<<14)|(time&0x1f))
+#define NFC_CMD_SEED(seed)			   (SEED|(0xc2 + (seed&0x7fff)))
+#define NFC_CMD_STS(tim) 			   (STS|(tim&3))
+#define NFC_CMD_M2N(ran,ecc,sho,pgsz,pag)      ((ran?M2N:M2N_NORAN)|(ecc<<14)|(sho<<13)|((pgsz&0x7f)<<6)|(pag&0x3f))
+#define NFC_CMD_N2M(ran,ecc,sho,pgsz,pag)      ((ran?N2M:N2M_NORAN)|(ecc<<14)|(sho<<13)|((pgsz&0x7f)<<6)|(pag&0x3f))
+
+
+
+
+/**
+    Alias for CMD
+*/
+#define NFC_CMD_D_ADR(addr)         NFC_CMD_ADL(addr),NFC_CMD_ADH(addr)   
+#define NFC_CMD_I_ADR(addr)         NFC_CMD_ADI(addr),NFC_CMD_ADI(addr)   
+
+
+/**
+    Register Operation and Controller Status 
+*/
+#define NFC_SEND_CMD(cmd)           (WRITE_CBUS_REG(NAND_CMD,cmd))
+#define NFC_READ_INFO()             (READ_CBUS_REG(NAND_CMD))
+/** ECC defination(M1) */
+#define NAND_ECC_NONE             (0x0<<14)
+#define NAND_ECC_REV0             (0x1<<14)
+#define NAND_ECC_REV1             (0x2<<14)
+#define NAND_ECC_REV2             (0x3<<14)
+#define NAND_ECC_BCH9             (0x4<<14)
+#define NAND_ECC_BCH12            (0x6<<14)
+#define NAND_ECC_BCH16            (0x7<<14)
+
+#define NAND_ECC_BCH8             (0x1)
+#define NAND_ECC_BCH8_1K          (0x2)
+#define NAND_ECC_BCH16_1K         (0x3)
+#define NAND_ECC_BCH24_1K         (0x4)
+#define NAND_ECC_BCH30_1K 		  (0x5)
+#define NAND_ECC_BCH40_1K 		  (0x6)
+#define NAND_ECC_BCH60_1K 		  (0x7)
+#define NAND_ECC_BCH_SHORT		  (0x8)
+/**
+    Cmd FIFO control
+*/
+#define NFC_CMD_FIFO_GO()               (WRITE_CBUS_REG(NAND_CMD,(1<<30)))
+#define NFC_CMD_FIFO_RESET()            (WRITE_CBUS_REG(NAND_CMD,(1<<31)))
+/**
+    ADDR operations
+*/
+#define NFC_SET_DADDR(a)         (WRITE_CBUS_REG(NAND_DADR,(unsigned)a))
+#define NFC_SET_IADDR(a)         (WRITE_CBUS_REG(NAND_IADR,(unsigned)a))
+#define NFC_SET_SADDR(a)		 (WRITE_CBUS_REG(NAND_SADR,(unsigned)a))	
+
+/**
+    Send command directly
+*/
+/*#define NFC_SEND_CMD_IDLE(ce,time)          NFC_SEND_CMD((ce)|IDLE|(time&0x3ff))
+#define NFC_SEND_CMD_CLE(ce,cmd  )          NFC_SEND_CMD((ce)|CLE |(cmd &0x0ff))
+#define NFC_SEND_CMD_ALE(ce,addr )          NFC_SEND_CMD((ce)|ALE |(addr&0x0ff))
+#define NFC_SEND_CMD_RB(ce,time  )          NFC_SEND_CMD((ce)|RB  |(time&0x3ff))
+#define NFC_SEND_CMD_STANDBY(time)          NFC_SEND_CMD(STANDBY  |(time&0x3ff))
+#define NFC_SEND_CMD_ADL(addr)              NFC_SEND_CMD(ADL     |(addr&0xffff))
+#define NFC_SEND_CMD_ADH(addr)              NFC_SEND_CMD(ADH|((addr>>16)&0xffff))
+#define NFC_SEND_CMD_AIL(addr)              NFC_SEND_CMD(AIL     |(addr&0xffff))
+#define NFC_SEND_CMD_AIH(addr)              NFC_SEND_CMD(AIH|((addr>>16)&0xffff))
+#define NFC_SEND_CMD_M2N(size,ecc)          NFC_SEND_CMD(M2N |ecc|(size&0x3fff))
+#define NFC_SEND_CMD_N2M(size,ecc)          NFC_SEND_CMD(N2M |ecc|(size&0x3fff))
+#define NFC_SEND_CMD_DWR(data)              NFC_SEND_CMD(DWR     |(data&0xff  ))
+#define NFC_SEND_CMD_DRD(    )              NFC_SEND_CMD(DRD                   )
+*/
+#define NFC_SEND_CMD_IDLE(ce,time)          {while(NFC_CMDFIFO_SIZE()>0);NFC_SEND_CMD(NFC_CMD_IDLE(ce,time));}
+#define NFC_SEND_CMD_CLE(ce,cmd  )          NFC_SEND_CMD(NFC_CMD_CLE(ce,cmd))
+#define NFC_SEND_CMD_ALE(ce,addr )          NFC_SEND_CMD(NFC_CMD_ALE(ce,addr))
+#define NFC_SEND_CMD_STANDBY(time)          NFC_SEND_CMD(NFC_CMD_STANDBY(time))
+#define NFC_SEND_CMD_ADL(addr)              NFC_SEND_CMD(NFC_CMD_ADL(addr))
+#define NFC_SEND_CMD_ADH(addr)              NFC_SEND_CMD(NFC_CMD_ADH(addr))
+#define NFC_SEND_CMD_AIL(addr)              NFC_SEND_CMD(NFC_CMD_AIL(addr))
+#define NFC_SEND_CMD_AIH(addr)              NFC_SEND_CMD(NFC_CMD_AIH(addr))
+#define NFC_SEND_CMD_DWR(data)              NFC_SEND_CMD(NFC_CMD_DWR(data))
+#define NFC_SEND_CMD_DRD(ce,size)           NFC_SEND_CMD(NFC_CMD_DRD(ce,size))
+#define NFC_SEND_CMD_RB(ce,time)          	NFC_SEND_CMD(NFC_CMD_RB(ce,time))
+#define NFC_SEND_CMD_SEED(seed)				NFC_SEND_CMD(NFC_CMD_SEED(seed))	
+#define NFC_SEND_CMD_M2N(ran,ecc,sho,pgsz,pag)   NFC_SEND_CMD(NFC_CMD_M2N(ran,ecc,sho,pgsz,pag))
+#define NFC_SEND_CMD_N2M(ran,ecc,sho,pgsz,pag)   NFC_SEND_CMD(NFC_CMD_N2M(ran,ecc,sho,pgsz,pag))
+
+#define NFC_SEND_CMD_M2N_RAW(ran,len)	NFC_SEND_CMD((ran?M2N:M2N_NORAN)|(len&0x3fff))
+#define NFC_SEND_CMD_N2M_RAW(ran,len)   NFC_SEND_CMD((ran?N2M:N2M_NORAN)|(len&0x3fff))
+
+
+/**
+    Cmd Info Macros
+*/
+#define NFC_INFO_GET()                      (READ_CBUS_REG(NAND_CMD))
+#define NFC_CMDFIFO_SIZE()                  ((NFC_INFO_GET()>>22)&0x1f)
+#define NFC_CHECEK_RB_TIMEOUT()             ((NFC_INFO_GET()>>27)&0x1)
+#define NFC_GET_RB_STATUS(ce)               (((NFC_INFO_GET()>>28)&(~(ce>>10)))&0xf)
+#define NFC_GET_BUF() 					    READ_CBUS_REG(NAND_BUF)
+#define NFC_SET_CFG(val) 			      	(WRITE_CBUS_REG(NAND_CFG,(unsigned)val))	
+#define NFC_FIFO_CUR_CMD()				    ((NFC_INFO_GET()>>22)&0x3FFFFF)		
+
+
+#define NAND_INFO_DONE(a)         (((a)>>31)&1)
+#define NAND_ECC_ENABLE(a)        (((a)>>30)&1)
+#define NAND_ECC_CNT(a)           (((a)>>24)&0x3f)
+#define NAND_ZERO_CNT(a)	      (((a)>>16)&0x3f)	
+#define NAND_INFO_DATA_2INFO(a)   ((a)&0xffff)
+#define NAND_INFO_DATA_1INFO(a)   ((a)&0xff)
+
+#define NAND_DEFAULT_OPTIONS			(NAND_TIMING_MODE5 | NAND_ECC_BCH8_MODE)
+
+#define AML_NORMAL						0
+#define AML_MULTI_CHIP					1
+#define AML_MULTI_CHIP_SHARE_RB			2
+#define AML_CHIP_NONE_RB				4
+#define AML_INTERLEAVING_MODE			8
+
+#define AML_NAND_CE0         			0xe
+#define AML_NAND_CE1         			0xd
+#define AML_NAND_CE2         			0xb
+#define AML_NAND_CE3         			0x7
+
+#define AML_BADBLK_POS					0
+#define NAND_ECC_UNIT_SIZE				512
+#define NAND_ECC_UNIT_1KSIZE			1024
+#define NAND_ECC_UNIT_SHORT			    384
+
+#define NAND_BCH9_ECC_SIZE				15
+#define NAND_BCH8_ECC_SIZE				14
+#define NAND_BCH12_ECC_SIZE				20
+#define NAND_BCH16_ECC_SIZE				26
+#define NAND_BCH8_1K_ECC_SIZE			14
+#define NAND_BCH16_1K_ECC_SIZE			28
+#define NAND_BCH24_1K_ECC_SIZE			42
+#define NAND_BCH30_1K_ECC_SIZE			54
+#define NAND_BCH40_1K_ECC_SIZE			70
+#define NAND_BCH60_1K_ECC_SIZE			106
+
+#define NAND_ECC_OPTIONS_MASK			0x0000000f
+#define NAND_PLANE_OPTIONS_MASK			0x000000f0
+#define NAND_TIMING_OPTIONS_MASK		0x00000f00
+#define NAND_BUSW_OPTIONS_MASK			0x0000f000
+#define NAND_INTERLEAVING_OPTIONS_MASK	0x000f0000
+#define NAND_ECC_SOFT_MODE				0x00000000
+#define NAND_ECC_SHORT_MODE				0x00000001
+#define NAND_ECC_BCH9_MODE				0x00000002
+#define NAND_ECC_BCH8_MODE				0x00000003
+#define NAND_ECC_BCH12_MODE				0x00000004
+#define NAND_ECC_BCH16_MODE				0x00000005
+#define NAND_ECC_BCH8_1K_MODE			0x00000006
+#define NAND_ECC_BCH16_1K_MODE			0x00000007
+#define NAND_ECC_BCH24_1K_MODE			0x00000008
+#define NAND_ECC_BCH30_1K_MODE			0x00000009
+#define NAND_ECC_BCH40_1K_MODE			0x0000000a
+#define NAND_ECC_BCH60_1K_MODE			0x0000000b
+#define NAND_TWO_PLANE_MODE				0x00000010
+#define NAND_TIMING_MODE0				0x00000000
+#define NAND_TIMING_MODE1				0x00000100
+#define NAND_TIMING_MODE2				0x00000200
+#define NAND_TIMING_MODE3				0x00000300
+#define NAND_TIMING_MODE4				0x00000400
+#define NAND_TIMING_MODE5				0x00000500
+#define NAND_INTERLEAVING_MODE			0x00010000
+
+#define DEFAULT_T_REA					40
+#define DEFAULT_T_RHOH					0
+
+#define AML_NAND_BUSY_TIMEOUT			0x40000
+#define AML_DMA_BUSY_TIMEOUT			0x100000
+#define MAX_ID_LEN						8
+
+#define NAND_CMD_PLANE2_READ_START		0x06
+#define NAND_CMD_TWOPLANE_PREVIOS_READ	0x60
+#define NAND_CMD_TWOPLANE_READ1			0x5a
+#define NAND_CMD_TWOPLANE_READ2			0xa5
+#define NAND_CMD_TWOPLANE_WRITE2_MICRO	0x80
+#define NAND_CMD_TWOPLANE_WRITE2		0x81
+#define NAND_CMD_DUMMY_PROGRAM			0x11
+#define NAND_CMD_ERASE1_END				0xd1
+#define NAND_CMD_MULTI_CHIP_STATUS		0x78
+//#define NAND_CMD_SET_FEATURES			0xEF
+//#define NAND_CMD_GET_FEATURES			0xEE
+#define ONFI_TIMING_ADDR				0x01
+
+#define MAX_CHIP_NUM		4
+#define USER_BYTE_NUM		4
+
+#define NAND_STATUS_READY_MULTI			0x20
+
+#define NAND_BLOCK_GOOD					0
+#define NAND_BLOCK_BAD					1
+#define NAND_FACTORY_BAD				2
+#define	FACTORY_BAD_BLOCK_ERROR  	159
+#define NAND_MINI_PART_SIZE				0x800000
+#define NAND_MINI_PART_BLOCKNUM			2
+#define NAND_MINI_PART_NUM				4
+#define MAX_BAD_BLK_NUM					2000
+#define MAX_MTD_PART_NUM				16
+#define MAX_MTD_PART_NAME_LEN			24
+#define ENV_NAND_MAGIC					"envx"
+#define BBT_HEAD_MAGIC					"bbts"
+#define BBT_TAIL_MAGIC					"bbte"
+#define MTD_PART_MAGIC					"anpt"
+
+#define CONFIG_ENV_SIZE         		0x8000
+
+#define ENV_SIZE (CONFIG_ENV_SIZE - (sizeof(uint32_t)))
+#define NAND_SYS_PART_SIZE				0x10000000
+
+#define ENV_NAND_SCAN_BLK                            50
+
+#define NAND_MINIKEY_PART_SIZE				0x800000
+#define NAND_MINIKEY_PART_NUM				4
+//#define NAND_MINIKEY_PART_BLOCKNUM			CONFIG_NAND_KEY_BLOCK_NUM
+#define NAND_MINIKEY_PART_BLOCKNUM			4
+//#define CONFIG_KEYSIZE         		(0x4000*1)
+#define CONFIG_KEYSIZE         		(0x4000*4)
+#define ENV_KEY_MAGIC					"keyx"
+
+#define NAND_KEY_SAVE_MULTI_BLOCK  //key save in multi block same time
+
+struct aml_nand_flash_dev {
+	char *name;
+	u8 id[MAX_ID_LEN];
+	unsigned pagesize;
+	unsigned chipsize;
+	unsigned erasesize;
+	unsigned oobsize;
+	unsigned internal_chipnr;
+	unsigned T_REA;
+	unsigned T_RHOH;
+	u8 onfi_mode;
+	unsigned options;
+};
+
+struct aml_nand_part_info {
+	char mtd_part_magic[4];
+	char mtd_part_name[MAX_MTD_PART_NAME_LEN];
+	uint64_t size;
+	uint64_t offset;
+	u_int32_t mask_flags;
+};
+
+struct aml_nand_bbt_info {
+	char bbt_head_magic[4];
+	int16_t nand_bbt[MAX_BAD_BLK_NUM];
+	struct aml_nand_part_info aml_nand_part[MAX_MTD_PART_NUM];
+	char bbt_tail_magic[4];
+};
+struct aml_nandkey_info_t {
+         struct mtd_info *mtd;
+         struct env_valid_node_t *env_valid_node;
+         struct env_free_node_t *env_free_node;
+         u_char env_valid;
+         u_char env_init;
+         u_char part_num_before_sys;
+         struct aml_nand_bbt_info nand_bbt_info;
+         int start_block;
+         int end_block;
+};
+
+struct env_valid_node_t {
+	int16_t  ec;
+	int16_t	phy_blk_addr;
+	int16_t	phy_page_addr;
+	int timestamp;
+#ifdef NAND_KEY_SAVE_MULTI_BLOCK
+	int rd_flag;
+	struct env_valid_node_t *next;
+#endif
+};
+
+struct env_free_node_t {
+	int16_t  ec;
+	int16_t	phy_blk_addr;
+	int dirty_flag;
+	struct env_free_node_t *next;
+};
+
+struct env_oobinfo_t {
+	char name[4];
+    int16_t  ec;
+    unsigned        timestamp: 15;
+    unsigned       status_page: 1;
+};
+
+struct aml_nandenv_info_t {
+	struct mtd_info *mtd;
+	struct env_valid_node_t *env_valid_node;
+	struct env_free_node_t *env_free_node;
+	u_char env_valid;
+	u_char env_init;
+	u_char part_num_before_sys;
+	struct aml_nand_bbt_info nand_bbt_info;
+};
+
+typedef	struct environment_s {
+	uint32_t	crc;		/* CRC32 over data bytes	*/
+	unsigned char	data[ENV_SIZE]; /* Environment data		*/
+} env_t;
+
+struct aml_nand_bch_desc{
+    char * name;
+    unsigned bch_mode;
+    unsigned bch_unit_size;
+    unsigned bch_bytes;
+    unsigned user_byte_mode;
+};
+
+#define PROC_CONFIG_INFO	0xD901FF00
+#define POR_GET_1ST_CFG(a) (a&7)
+#define POR_1ST_NAND 7
+#define POR_1ST_NAND_RB 6
+#define POR_1ST_SPI 5
+#define POR_1ST_SPI_RESERVED 4
+#define POR_1ST_SDIO_C 3
+#define POR_1ST_SDIO_B 2
+#define POR_1ST_SDIO_A 1
+#define POR_1ST_NEVER_CHECKED 0
+#define POR_GET_2ND_CFG(a) ((a>>3)&3)
+#define POR_2ND_SDIO_B 3
+#define POR_2ND_SDIO_A 2
+#define POR_2ND_SDIO_C 1
+#define POR_2ND_NEVER_CHECKED 0
+#define POR_GET_CRYSTAL(a) ((a>>7)&1)
+#define POR_CRYSTAL_24M 1
+#define POR_CRYSTAL_25M 0
+#define POR_GET_USB_CFG(a) ((a>>8)&1)
+#define POR_USB_ENABLE 1
+#define POR_USB_DISABLE 0
+
+#define	NEW_NAND_SUPPORT	
+
+#ifdef NEW_NAND_SUPPORT
+#define RETRY_NAND_MAGIC		"refv"
+#define RETRY_NAND_BLK_NUM		2
+#define RETRY_NAND_COPY_NUM	4
+
+#define	READ_RETRY_REG_NUM   	8
+#define	READ_RETRY_CNT   		20
+
+
+#define	ENHANCE_SLC_REG_NUM   	5
+
+#define	READ_RETRY_ZERO   		((char)-1)
+#define	NAND_CMD_HYNIX_GET_VALUE				0x37
+#define	NAND_CMD_HYNIX_SET_VALUE_START		0x36
+#define	NAND_CMD_HYNIX_SET_VALUE_END		0x16
+
+#define	NAND_CMD_TOSHIBA_PRE_CON1			0x5c
+#define	NAND_CMD_TOSHIBA_PRE_CON2			0xc5
+#define	NAND_CMD_TOSHIBA_SET_VALUE			0x55
+#define	NAND_CMD_TOSHIBA_BEF_COMMAND1		0x26
+#define	NAND_CMD_TOSHIBA_BEF_COMMAND2		0x5d
+#define      NAND_CMD_SAMSUNG_SET_VALUE			0XA1
+#define      NAND_CMD_MICRON_SET_VALUE                       0XEF
+
+//for Hynix
+#define	HYNIX_26NM_8GB 		1		//H27UCG8T2M
+#define	HYNIX_26NM_4GB 		2		//H27UBG8T2BTR
+#define	HYNIX_20NM_8GB 		3		//
+#define	HYNIX_20NM_4GB 		4		//
+#define	HYNIX_20NM_LGA_8GB 		5		//
+//for Toshiba
+#define	TOSHIBA_24NM 			20		//TC58NVG5D2HTA00
+										//TC58NVG6D2GTA00
+//for SAMSUNG
+#define	SUMSUNG_2XNM 			30	
+
+#define   MICRON_20NM			40
+
+//for SANDISK
+#define    SANDISK_19NM			50
+#define     SANDISK_24NM			51
+
+#define      DYNAMIC_REG_NUM        3
+#define      DYNAMIC_REG_INIT_NUM        9
+#define      DYNAMIC_READ_CNT_LOWER       15
+#define      DYNAMIC_READ_CNT_UPPER       19
+#define      DYNAMIC_CNT_LOWER       16
+#define      DYNAMIC_CNT_UPPER       20
+
+
+#define      DYNAMIC_READ_CASE_NUM        20
+
+
+#define	NAND_CMD_SANDISK_INIT_ONE				0x3B
+#define	NAND_CMD_SANDISK_INIT_TWO				0xB9
+
+#define	NAND_CMD_SANDISK_LOAD_VALUE_ONE			0x53
+#define	NAND_CMD_SANDISK_LOAD_VALUE_TWO			0x54
+
+#define	NAND_CMD_SANDISK_DYNAMIC_ENABLE			0xB6
+#define	NAND_CMD_SANDISK_DYNAMIC_DISABLE			0xD6
+#define 	NAND_CMD_SANDISK_SLC  						0xA2     
+#define   NAND_CMD_SANDISK_SET_VALUE					0XEF
+#define   NAND_CMD_SANDISK_GET_VALUE					0XEE
+#define	NAND_CMD_SANDISK_SET_OUTPUT_DRV			0x10
+#define	NAND_CMD_SANDISK_SET_VENDOR_SPC			0x80
+
+#define	NAND_CMD_MICRON_SET_TOGGLE_SPC			0x01
+
+
+
+
+struct aml_nand_read_retry{
+	u8	flag;
+	u8	reg_cnt;
+	u8	retry_cnt;
+	u8	default_flag;
+	u8	cur_cnt[MAX_CHIP_NUM];
+	u8	reg_addr[READ_RETRY_REG_NUM];
+	u8	reg_default_value[MAX_CHIP_NUM][READ_RETRY_REG_NUM];	
+	char	reg_offset_value[MAX_CHIP_NUM][READ_RETRY_CNT][READ_RETRY_REG_NUM];	
+	void	(*get_default_value)(struct mtd_info *mtd);
+	void	(*set_default_value)(struct mtd_info *mtd);
+	void	(*save_default_value)(struct mtd_info *mtd);
+	void	(*read_retry_handle)(struct mtd_info *mtd, int chipnr);
+	void	(*read_retry_exit)(struct mtd_info *mtd, int chipnr);
+};
+
+struct aml_nand_slc_program{
+	u8	flag;
+	u8	reg_cnt;
+	u8	reg_addr[ENHANCE_SLC_REG_NUM];
+	u8	reg_default_value[MAX_CHIP_NUM][ENHANCE_SLC_REG_NUM];	
+	char	reg_offset_value[ENHANCE_SLC_REG_NUM];
+	void	(*get_default_value)(struct mtd_info *mtd);
+	void	(*exit_enslc_mode)(struct mtd_info *mtd);
+	void	(*enter_enslc_mode)(struct mtd_info *mtd);
+};
+
+// this for sandisk dynamic read
+struct aml_nand_dynamic_read{
+	u8 slc_flag;
+	u8 dynamic_read_flag;
+	u8 read_case_num_max_lower_page;//Nmax	_lower_page
+	u8 read_case_num_max_upper_page;//Nmax_upper_page	
+	u8 cur_case_num_lower_page[MAX_CHIP_NUM];//N_lower_page	
+	u8 cur_case_num_upper_page[MAX_CHIP_NUM];//N_upper_page
+	u8	reg_addr_init[DYNAMIC_REG_INIT_NUM];
+	u8	reg_addr_lower_page[DYNAMIC_REG_NUM];	
+	u8	reg_addr_upper_page[DYNAMIC_REG_NUM];	
+	char	reg_offset_value_lower_page[DYNAMIC_CNT_LOWER][DYNAMIC_REG_NUM];		
+	char	reg_offset_value_upper_page[DYNAMIC_CNT_UPPER][DYNAMIC_REG_NUM];	
+	void	(*dynamic_read_init)(struct mtd_info *mtd);
+	void	(*dynamic_read_handle)(struct mtd_info *mtd, int page, int chipnr);
+	void	(*dynamic_read_exit)(struct mtd_info *mtd, int chipnr);
+	void	(*exit_slc_mode)(struct mtd_info *mtd);
+	void	(*enter_slc_mode)(struct mtd_info *mtd);
+};
+
+struct new_tech_nand_t{
+    u8	type;
+    struct aml_nand_slc_program slc_program_info;
+    struct aml_nand_read_retry read_rety_info;
+    struct aml_nand_dynamic_read dynamic_read_info;
+};
+#endif
+struct aml_nand_chip {
+
+	u8 mfr_type;
+	unsigned onfi_mode;
+	unsigned T_REA;
+	unsigned T_RHOH;
+	unsigned options;
+	unsigned page_size;
+	unsigned block_size;
+	unsigned oob_size;
+	unsigned virtual_page_size;
+	unsigned virtual_block_size;
+	u8 plane_num;
+	u8 chip_num;
+	u8 internal_chipnr;
+	unsigned internal_page_nums;
+
+	unsigned int update_env_flag;
+	unsigned int		  ran_mode; 			   //def close, for all part
+	unsigned int		  rbpin_mode;				   //may get from romboot 
+	unsigned int		  rbpin_detect;				   //add for rbpin auto detect
+	unsigned int		  short_pgsz;			   //zero means no short 
+	unsigned internal_chip_shift;
+	unsigned bch_mode;
+	u8 user_byte_mode;
+	u8 ops_mode;
+	u8 cached_prog_status;
+	u8 max_bch_mode;
+	unsigned chip_enable[MAX_CHIP_NUM];
+	unsigned rb_enable[MAX_CHIP_NUM];
+	unsigned chip_selected;
+	unsigned rb_received;
+	unsigned valid_chip[MAX_CHIP_NUM];
+	unsigned page_addr;
+	unsigned char *aml_nand_data_buf;
+	dma_addr_t data_dma_addr;
+	unsigned int *user_info_buf;
+	dma_addr_t nand_info_dma_addr;
+	int8_t *block_status;
+#ifdef CONFIG_CLK81_DFS
+    struct semaphore nand_sem;
+    int lock_state;
+#endif
+	u8 ecc_cnt_limit;
+	u8 ecc_cnt_cur;
+	u8 ecc_max;
+	unsigned int 		 toggle_mode;
+    unsigned zero_cnt;
+	unsigned oob_fill_cnt;
+	struct mtd_info			mtd;
+	struct nand_chip		chip;
+	struct aml_nandenv_info_t *aml_nandenv_info;
+	struct aml_nand_bch_desc 	*bch_desc;
+#ifdef NEW_NAND_SUPPORT
+	struct new_tech_nand_t  new_nand_info;
+#endif
+	/* platform info */
+	struct aml_nand_platform	*platform;
+
+	/* device info */
+	struct device			*device;
+
+	/* nand env device */
+	struct cdev				nand_env_cdev;
+	
+
+	
+	struct aml_nandkey_info_t *aml_nandkey_info;
+	struct cdev				nand_key_cdev;
+#ifdef CONFIG_OF
+	struct pinctrl *nand_pinctrl;
+	struct pinctrl_state *nand_pinstate;
+#endif
+	struct early_suspend nand_early_suspend;
+    struct class      cls;
+
+	//plateform operation function
+	void	(*aml_nand_hw_init)(struct aml_nand_chip *aml_chip);
+	void	(*aml_nand_adjust_timing)(struct aml_nand_chip *aml_chip);
+	int		(*aml_nand_options_confirm)(struct aml_nand_chip *aml_chip);
+	void 	(*aml_nand_cmd_ctrl)(struct aml_nand_chip *aml_chip, int cmd,  unsigned int ctrl);
+	void	(*aml_nand_select_chip)(struct aml_nand_chip *aml_chip, int chipnr);
+	void	(*aml_nand_write_byte)(struct aml_nand_chip *aml_chip, uint8_t data);
+	void	(*aml_nand_get_user_byte)(struct aml_nand_chip *aml_chip, unsigned char *oob_buf, int byte_num);
+	void	(*aml_nand_set_user_byte)(struct aml_nand_chip *aml_chip, unsigned char *oob_buf, int byte_num);
+	void	(*aml_nand_command)(struct aml_nand_chip *aml_chip, unsigned command, int column, int page_addr, int chipnr);
+	int		(*aml_nand_wait_devready)(struct aml_nand_chip *aml_chip, int chipnr);
+	int		(*aml_nand_dma_read)(struct aml_nand_chip *aml_chip, unsigned char *buf, int len, unsigned bch_mode);
+	int		(*aml_nand_dma_write)(struct aml_nand_chip *aml_chip, unsigned char *buf, int len, unsigned bch_mode);
+	int		(*aml_nand_hwecc_correct)(struct aml_nand_chip *aml_chip, unsigned char *buf, unsigned size, unsigned char *oob_buf);
+};
+
+struct aml_nand_platform {
+		struct aml_nand_flash_dev *nand_flash_dev;
+		char *name;
+		unsigned chip_enable_pad;
+		unsigned ready_busy_pad;
+
+		unsigned T_REA;
+		unsigned T_RHOH;
+		unsigned int		  ran_mode; 			   //def close, for all part
+		unsigned int		  rbpin_mode;				   //may get from romboot 
+		unsigned int		  rbpin_detect;
+		unsigned int		  short_pgsz;			   //zero means no short 
+		 		
+		 struct aml_nand_chip  *aml_chip;
+         struct platform_nand_data platform_nand_data;
+};
+
+struct aml_nand_device {
+	struct aml_nand_platform *aml_nand_platform;
+	u8 dev_num;
+	struct notifier_block nb;
+};
+
+
+static pinmux_item_t nand_set_pins[] = {
+    {
+        .reg = PINMUX_REG(2),
+        .setmask = (0xf<<18)|(1 << 17)|(0x3 << 25)| (1<<27),
+    },
+    {
+       .reg = PINMUX_REG(5),
+       .clrmask = ((1<<0) | (1<<1) | (1<<2) | (1<<3)),
+    },	
+    PINMUX_END_ITEM
+};
+
+static pinmux_item_t nand_clr_pins[] = {
+	{
+        .reg = PINMUX_REG(2),
+        .setmask = (0x3fF<<18) | (0X3 << 16),
+    },
+    {
+       .reg = PINMUX_REG(5),
+       .clrmask = ((1<<0) | (1<<1) | (1<<2) | (1<<3)),
+    },	
+    PINMUX_END_ITEM
+};
+
+static bool nand_chip_select(bool flag)
+{
+	return flag;
+}
+
+static pinmux_set_t nand_set = {
+    .chip_select = NULL,
+    .pinmux = &nand_set_pins[0]
+};
+
+static pinmux_set_t nand_clear = {
+    .chip_select = nand_chip_select,
+    .pinmux = &nand_clr_pins[0]
+};
+
+extern void aml_pinmux_set(const char *name);
+extern void aml_pinmux_clr();
+static void inline  nand_get_chip(void )
+{
+	aml_set_reg32_mask(P_PREG_PAD_GPIO3_EN_N, 0x3ffff);
+	aml_set_reg32_mask(P_PAD_PULL_UP_REG3, (0xff | (1<<16)));
+	//SET_CBUS_REG_MASK(PERIPHS_PIN_MUX_5, ((1<<7) | (1 << 8) | (1 << 9)));
+	//aml_set_reg32_mask(P_PERIPHS_PIN_MUX_2, ((0xf<<18) | (1 << 17) | (0x3 << 25)));
+	aml_pinmux_set("nand_base"); 
+}
+static void inline nand_release_chip(void)
+{
+	//CLEAR_CBUS_REG_MASK(PERIPHS_PIN_MUX_5, ((1<<7) | (1 << 8) | (1 << 9)));
+	//aml_clr_reg32_mask(P_PERIPHS_PIN_MUX_2, ((0x3fF<<18) | (0X3 << 16)));
+	aml_pinmux_clr();  
+}
+
+static inline struct aml_nand_chip *to_nand_chip(struct platform_device *pdev)
+{
+	return platform_get_drvdata(pdev);
+}
+
+static inline struct aml_nand_chip *mtd_to_nand_chip(struct mtd_info *mtd)
+{
+	return container_of(mtd, struct aml_nand_chip, mtd);
+}
+
+extern int aml_nand_init(struct aml_nand_chip *aml_chip);
+extern uint8_t aml_nand_get_onfi_features(struct aml_nand_chip *aml_chip,  uint8_t *buf, int addr);
+extern void aml_nand_set_onfi_features(struct aml_nand_chip *aml_chip,  uint8_t *buf, int addr);
+
+#endif // NAND_H_INCLUDED
+
diff --git a/arch/arm/mach-meson6/include/mach/pctl.h b/arch/arm/mach-meson6/include/mach/pctl.h
new file mode 100644
index 000000000000..4b759ea5ee06
--- /dev/null
+++ b/arch/arm/mach-meson6/include/mach/pctl.h
@@ -0,0 +1,127 @@
+#ifdef DDR_PCTL
+#else
+
+#define DDR_PCTL
+#define PCTL_SCFG_ADDR              0x000
+#define PCTL_SCTL_ADDR              0x004
+#define PCTL_STAT_ADDR              0x008
+#define PCTL_MCMD_ADDR              0x040
+#define PCTL_POWCTL_ADDR            0x044
+#define PCTL_POWSTAT_ADDR           0x048
+#define PCTL_MCFG_ADDR              0x080
+#define PCTL_PPCFG_ADDR             0x084
+#define PCTL_MSTAT_ADDR             0x088
+#define PCTL_ODTCFG_ADDR            0x08c
+#define PCTL_DQSECFG_ADDR           0x090
+#define PCTL_DTUPDES_ADDR           0x094
+#define PCTL_DTUNA_ADDR             0x098
+#define PCTL_DTUNE_ADDR             0x09c
+#define PCTL_DTUPRD0_ADDR           0x0a0
+#define PCTL_DTUPRD1_ADDR           0x0a4
+#define PCTL_DTUPRD2_ADDR           0x0a8
+#define PCTL_DTUPRD3_ADDR           0x0ac
+#define PCTL_DTUAWDT_ADDR           0x0b0
+#define PCTL_TOGCNT1U_ADDR          0x0c0
+#define PCTL_TINIT_ADDR             0x0c4
+#define PCTL_TRSTH_ADDR             0x0c8
+#define PCTL_TOGCNT100N_ADDR        0x0cc
+#define PCTL_TREFI_ADDR             0x0d0
+#define PCTL_TMRD_ADDR              0x0d4
+#define PCTL_TRFC_ADDR              0x0d8
+#define PCTL_TRP_ADDR               0x0dc
+#define PCTL_TRTW_ADDR              0x0e0
+#define PCTL_TAL_ADDR               0x0e4
+#define PCTL_TCL_ADDR               0x0e8
+#define PCTL_TCWL_ADDR              0x0ec
+#define PCTL_TRAS_ADDR              0x0f0
+#define PCTL_TRC_ADDR               0x0f4
+#define PCTL_TRCD_ADDR              0x0f8
+#define PCTL_TRRD_ADDR              0x0fc
+#define PCTL_TRTP_ADDR              0x100
+#define PCTL_TWR_ADDR               0x104
+#define PCTL_TWTR_ADDR              0x108
+#define PCTL_TEXSR_ADDR             0x10c
+#define PCTL_TXP_ADDR               0x110
+#define PCTL_TXPDLL_ADDR            0x114
+#define PCTL_TZQCS_ADDR             0x118
+#define PCTL_TZQCSI_ADDR            0x11c
+#define PCTL_TDQS_ADDR              0x120
+#define PCTL_TCKSRE_ADDR            0x124
+#define PCTL_TCKSRX_ADDR            0x128
+#define PCTL_TCKE_ADDR              0x12c
+#define PCTL_TMOD_ADDR              0x130
+#define PCTL_TRSTL_ADDR             0x134
+#define PCTL_TZQCL_ADDR             0x138
+#define PCTL_DWLCFG0_ADDR           0x170
+#define PCTL_DWLCFG1_ADDR           0x174
+#define PCTL_DWLCFG2_ADDR           0x178
+#define PCTL_DWLCFG3_ADDR           0x17c
+#define PCTL_ECCCFG_ADDR            0x180
+#define PCTL_ECCTST_ADDR            0x184
+#define PCTL_ECCCLR_ADDR            0x188
+#define PCTL_ECCLOG_ADDR            0x18c
+#define PCTL_ADDRMAP_ADDR           0x1c0
+#define PCTL_IDDEC0_ADDR            0x1c4
+#define PCTL_IDDEC1_ADDR            0x1c8
+#define PCTL_DTUWACTL_ADDR          0x200
+#define PCTL_DTURACTL_ADDR          0x204
+#define PCTL_DTUCFG_ADDR            0x208
+#define PCTL_DTUECTL_ADDR           0x20c
+#define PCTL_DTUWD0_ADDR            0x210
+#define PCTL_DTUWD1_ADDR            0x214
+#define PCTL_DTUWD2_ADDR            0x218
+#define PCTL_DTUWD3_ADDR            0x21c
+#define PCTL_DTUWDM_ADDR            0x220
+#define PCTL_DTURD0_ADDR            0x224
+#define PCTL_DTURD1_ADDR            0x228
+#define PCTL_DTURD2_ADDR            0x22c
+#define PCTL_DTURD3_ADDR            0x230
+#define PCTL_DTULFSRWD_ADDR         0x234
+#define PCTL_DTULFSRRD_ADDR         0x238
+#define PCTL_DTUEAF_ADDR            0x23c
+#define PCTL_PHYCR_ADDR             0x240
+#define PCTL_PHYSR_ADDR             0x244
+#define PCTL_IOCR_ADDR              0x248
+#define PCTL_RSLR0_ADDR             0x24c
+#define PCTL_RSLR1_ADDR             0x250
+#define PCTL_RSLR2_ADDR             0x254
+#define PCTL_RSLR3_ADDR             0x258
+#define PCTL_RDGR0_ADDR             0x25c
+#define PCTL_RDGR1_ADDR             0x260
+#define PCTL_RDGR2_ADDR             0x264
+#define PCTL_RDGR3_ADDR             0x268
+#define PCTL_ZQCR_ADDR              0x26c
+#define PCTL_ZQSR_ADDR              0x270
+#define PCTL_DLLCR_ADDR             0x280
+#define PCTL_DLLCR0_ADDR            0x284
+#define PCTL_DLLCR1_ADDR            0x288
+#define PCTL_DLLCR2_ADDR            0x28c
+#define PCTL_DLLCR3_ADDR            0x290
+#define PCTL_DLLCR4_ADDR            0x294
+#define PCTL_DLLCR5_ADDR            0x298
+#define PCTL_DLLCR6_ADDR            0x29c
+#define PCTL_DLLCR7_ADDR            0x2a0
+#define PCTL_DLLCR8_ADDR            0x2a4
+#define PCTL_DLLCR9_ADDR            0x2a8
+#define PCTL_DQTR0_ADDR             0x2c0
+#define PCTL_DQTR1_ADDR             0x2c4
+#define PCTL_DQTR2_ADDR             0x2c8
+#define PCTL_DQTR3_ADDR             0x2cc
+#define PCTL_DQTR4_ADDR             0x2d0
+#define PCTL_DQTR5_ADDR             0x2d4
+#define PCTL_DQTR6_ADDR             0x2d8
+#define PCTL_DQTR7_ADDR             0x2dc
+#define PCTL_DQTR8_ADDR             0x2e0
+#define PCTL_DQSTR_ADDR             0x2e4
+#define PCTL_DQSNTR_ADDR            0x2e8
+#define PCTL_PHYPVTCFG_ADDR         0x300
+#define PCTL_PHYPVTSTAT_ADDR        0x304
+#define PCTL_PHYTUPDON_ADDR         0x308
+#define PCTL_PHYTUPDDLY_ADDR        0x30c
+#define PCTL_PVTTUPDON_ADDR         0x310
+#define PCTL_PVTTUPDDLY_ADDR        0x314
+#define PCTL_PHYPVTUPDI_ADDR        0x318
+#define PCTL_SCHCFG_ADDR            0x380
+#define PCTL_IPVR_ADDR              0x3f8
+#define PCTL_IPTR_ADDR              0x3fc
+#endif
\ No newline at end of file
diff --git a/arch/arm/mach-meson6/include/mach/pinmux.h b/arch/arm/mach-meson6/include/mach/pinmux.h
new file mode 100644
index 000000000000..283a28584be9
--- /dev/null
+++ b/arch/arm/mach-meson6/include/mach/pinmux.h
@@ -0,0 +1,76 @@
+//      pinmux.h
+//      
+//      Copyright 2011 Unknown <jerry.yu@jerryyu-Lenovo>
+//      
+//      This program is free software; you can redistribute it and/or modify
+//      it under the terms of the GNU General Public License as published by
+//      the Free Software Foundation; either version 2 of the License, or
+//      (at your option) any later version.
+//      
+//      This program is distributed in the hope that it will be useful,
+//      but WITHOUT ANY WARRANTY; without even the implied warranty of
+//      MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
+//      GNU General Public License for more details.
+//      
+//      You should have received a copy of the GNU General Public License
+//      along with this program; if not, write to the Free Software
+//      Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston,
+//      MA 02110-1301, USA.
+//      
+//      
+#ifndef __INCLUDE_MACH_MESON3_H_
+#define __INCLUDE_MACH_MESON3_H_
+#include <linux/types.h>
+#define AO				10
+#define PINMUX_REG(n)	n
+#define PINMUX_END_ITEM {.reg=0xffffffff}
+
+
+
+/**
+ * structure and data type
+ */
+typedef struct __pinmux_item{
+	uint32_t reg;
+	uint32_t clrmask;
+	uint32_t setmask;
+}pinmux_item_t;
+struct __pinmux_set_s{
+	bool (* chip_select)(bool);///@todo implement it later .
+	pinmux_item_t * pinmux;
+};
+
+typedef struct __pinmux_set_s pinmux_set_t;
+
+/**
+ * UTIL interface  
+ * these function can be implement in a tools
+ */
+ /**
+  * @return NULL is fail
+  * 		errno NOTAVAILABLE , 
+  * 			  SOMEPIN IS LOCKED
+  */
+pinmux_set_t* pinmux_cacl_str(char * pad,char * sig ,...);
+pinmux_set_t* pinmux_cacl_int(uint32_t pad,uint32_t sig ,...);
+pinmux_set_t* pinmux_cacl(char * str);///formate is "pad=sig pad=sig "
+char ** pin_get_list(void);
+char ** sig_get_list(void);
+char * pin_getname(uint32_t pin);
+char * sig_getname(uint32_t sig);
+uint32_t pins_num(void);
+/**
+ * Util Get status function
+ */
+uint32_t pin_sig(uint32_t pin);
+uint32_t sig_pin(uint32_t sig);
+/**
+ * pinmux set function
+ * @return 0, success , 
+ * 		   SOMEPIN IS LOCKED, some pin is locked to the specail feature . You can not change it
+ * 		   NOTAVAILABLE, not available .
+ */
+int32_t pinmux_set(pinmux_set_t *);
+int32_t pinmux_clr(pinmux_set_t *);
+int32_t pinmux_set_locktable(pinmux_set_t*);
+#endif
diff --git a/arch/arm/mach-meson6/include/mach/pinmux_queue.h b/arch/arm/mach-meson6/include/mach/pinmux_queue.h
new file mode 100644
index 000000000000..97dca1a0a0ba
--- /dev/null
+++ b/arch/arm/mach-meson6/include/mach/pinmux_queue.h
@@ -0,0 +1,2 @@
+#include <linux/mutex.h>
+extern struct mutex spi_nand_mutex;
\ No newline at end of file
diff --git a/arch/arm/mach-meson6/include/mach/pm.h b/arch/arm/mach-meson6/include/mach/pm.h
new file mode 100644
index 000000000000..a4095866e2da
--- /dev/null
+++ b/arch/arm/mach-meson6/include/mach/pm.h
@@ -0,0 +1,32 @@
+#ifndef _MACH_MESON_PM_H
+#define _MACH_MESON_PM_H
+
+/*
+ * Caution: Assembly code in sleep.S makes assumtion on the order
+ * of the members of this structure.
+ */
+struct meson_pm_config {
+    void __iomem *pctl_reg_base;
+    void __iomem *mmc_reg_base;
+    void __iomem *hiu_reg_base;
+    unsigned power_key;
+    unsigned ddr_clk;
+    void __iomem *ddr_reg_backup;
+    unsigned core_voltage_adjust;
+    int sleepcount;
+    void (*set_vccx2)(int power_on);
+    void (*set_exgpio_early_suspend)(int power_on);
+};
+
+extern unsigned int meson_cpu_suspend_sz;
+extern void meson_cpu_suspend(struct meson_pm_config *);
+extern void power_gate_switch(int flag);
+extern void clk_switch(int flag);
+//extern void pll_switch(int flag);
+extern void early_power_gate_switch(int flag);
+extern void early_clk_switch(int flag);
+//extern void early_pll_switch(int flag);
+#ifdef CONFIG_MESON_SUSPEND
+extern int meson_power_suspend(void);
+#endif /*CONFIG_MESON_SUSPEND*/
+#endif
diff --git a/arch/arm/mach-meson6/include/mach/power_gate.h b/arch/arm/mach-meson6/include/mach/power_gate.h
new file mode 100644
index 000000000000..3ee02a61a5ba
--- /dev/null
+++ b/arch/arm/mach-meson6/include/mach/power_gate.h
@@ -0,0 +1,743 @@
+#ifndef __POWER_MGR_HEADER_
+#define __POWER_MGR_HEADER_
+
+#include <mach/am_regs.h>
+#include <mach/clock.h>
+/* clock gate control */
+
+#define CLK_GATE_ON(_MOD) \
+    do{                     \
+        if(GCLK_ref[GCLK_IDX_##_MOD]++ == 0){ \
+            if (0) printk(KERN_INFO "gate on %s %x, %x\n", GCLK_NAME_##_MOD, GCLK_REG_##_MOD, GCLK_MASK_##_MOD); \
+            SET_CBUS_REG_MASK(GCLK_REG_##_MOD, GCLK_MASK_##_MOD); \
+        } \
+    }while(0)
+
+
+#define CLK_GATE_OFF(_MOD) \
+    do{                             \
+        if(GCLK_ref[GCLK_IDX_##_MOD] == 0)    \
+            break;                  \
+        if(--GCLK_ref[GCLK_IDX_##_MOD] == 0){ \
+            if (0) printk(KERN_INFO "gate off %s %x, %x\n", GCLK_NAME_##_MOD, GCLK_REG_##_MOD, GCLK_MASK_##_MOD); \
+            CLEAR_CBUS_REG_MASK(GCLK_REG_##_MOD, GCLK_MASK_##_MOD); \
+        } \
+    }while(0)
+
+#define IS_CLK_GATE_ON(_MOD) (READ_CBUS_REG(GCLK_REG_##_MOD) & (GCLK_MASK_##_MOD))
+#define GATE_INIT(_MOD) GCLK_ref[GCLK_IDX_##_MOD] = IS_CLK_GATE_ON(_MOD)?1:0
+
+#define GCLK_IDX_DDR         0
+#define GCLK_NAME_DDR      "DDR"
+#define GCLK_DEV_DDR      "CLKGATE_DDR"
+#define GCLK_REG_DDR      (HHI_GCLK_MPEG0)
+#define GCLK_MASK_DDR      (1<<0)
+
+#define GCLK_IDX_DOS         1
+#define GCLK_NAME_DOS      "DOS"
+#define GCLK_DEV_DOS      "CLKGATE_DOS"
+#define GCLK_REG_DOS      (HHI_GCLK_MPEG0)
+#define GCLK_MASK_DOS      (1<<1)
+
+#define GCLK_IDX_MIPI_APB_CLK         2
+#define GCLK_NAME_MIPI_APB_CLK      "MIPI_APB_CLK"
+#define GCLK_DEV_MIPI_APB_CLK      "CLKGATE_MIPI_APB_CLK"
+#define GCLK_REG_MIPI_APB_CLK      (HHI_GCLK_MPEG0)
+#define GCLK_MASK_MIPI_APB_CLK      (1<<2)
+
+#define GCLK_IDX_MIPI_SYS_CLK         3
+#define GCLK_NAME_MIPI_SYS_CLK      "MIPI_SYS_CLK"
+#define GCLK_DEV_MIPI_SYS_CLK      "CLKGATE_MIPI_SYS_CLK"
+#define GCLK_REG_MIPI_SYS_CLK      (HHI_GCLK_MPEG0)
+#define GCLK_MASK_MIPI_SYS_CLK      (1<<3)
+
+#define GCLK_IDX_AHB_BRIDGE         4
+#define GCLK_NAME_AHB_BRIDGE      "AHB_BRIDGE"
+#define GCLK_DEV_AHB_BRIDGE      "CLKGATE_AHB_BRIDGE"
+#define GCLK_REG_AHB_BRIDGE      (HHI_GCLK_MPEG0)
+#define GCLK_MASK_AHB_BRIDGE      (1<<4)
+
+#define GCLK_IDX_ISA         5
+#define GCLK_NAME_ISA      "ISA"
+#define GCLK_DEV_ISA      "CLKGATE_ISA"
+#define GCLK_REG_ISA      (HHI_GCLK_MPEG0)
+#define GCLK_MASK_ISA      (1<<5)
+
+#define GCLK_IDX_APB_CBUS         6
+#define GCLK_NAME_APB_CBUS      "APB_CBUS"
+#define GCLK_DEV_APB_CBUS      "CLKGATE_APB_CBUS"
+#define GCLK_REG_APB_CBUS      (HHI_GCLK_MPEG0)
+#define GCLK_MASK_APB_CBUS      (1<<6)
+
+#define GCLK_IDX__1200XXX       7
+#define GCLK_NAME__1200XXX      "_1200XXX"
+#define GCLK_DEV__1200XXX      "CLKGATE__1200XXX"
+#define GCLK_REG__1200XXX      (HHI_GCLK_MPEG0)
+#define GCLK_MASK__1200XXX      (1<<7)
+
+#define GCLK_IDX_SPICC         8
+#define GCLK_NAME_SPICC      "SPICC"
+#define GCLK_DEV_SPICC      "CLKGATE_SPICC"
+#define GCLK_REG_SPICC      (HHI_GCLK_MPEG0)
+#define GCLK_MASK_SPICC      (1<<8)
+
+#define GCLK_IDX_I2C         9
+#define GCLK_NAME_I2C      "I2C"
+#define GCLK_DEV_I2C      "CLKGATE_I2C"
+#define GCLK_REG_I2C      (HHI_GCLK_MPEG0)
+#define GCLK_MASK_I2C      (1<<9)
+
+#define GCLK_IDX_SAR_ADC         10
+#define GCLK_NAME_SAR_ADC      "SAR_ADC"
+#define GCLK_DEV_SAR_ADC      "CLKGATE_SAR_ADC"
+#define GCLK_REG_SAR_ADC      (HHI_GCLK_MPEG0)
+#define GCLK_MASK_SAR_ADC      (1<<10)
+
+#define GCLK_IDX_SMART_CARD_MPEG_DOMAIN         11
+#define GCLK_NAME_SMART_CARD_MPEG_DOMAIN      "SMART_CARD_MPEG_DOMAIN"
+#define GCLK_DEV_SMART_CARD_MPEG_DOMAIN      "CLKGATE_SMART_CARD_MPEG_DOMAIN"
+#define GCLK_REG_SMART_CARD_MPEG_DOMAIN      (HHI_GCLK_MPEG0)
+#define GCLK_MASK_SMART_CARD_MPEG_DOMAIN      (1<<11)
+
+#define GCLK_IDX_RANDOM_NUM_GEN         12
+#define GCLK_NAME_RANDOM_NUM_GEN      "RANDOM_NUM_GEN"
+#define GCLK_DEV_RANDOM_NUM_GEN      "CLKGATE_RANDOM_NUM_GEN"
+#define GCLK_REG_RANDOM_NUM_GEN      (HHI_GCLK_MPEG0)
+#define GCLK_MASK_RANDOM_NUM_GEN      (1<<12)
+
+#define GCLK_IDX_UART0         13
+#define GCLK_NAME_UART0      "UART0"
+#define GCLK_DEV_UART0      "CLKGATE_UART0"
+#define GCLK_REG_UART0      (HHI_GCLK_MPEG0)
+#define GCLK_MASK_UART0      (1<<13)
+
+#define GCLK_IDX_SDHC         14
+#define GCLK_NAME_SDHC      "SDHC"
+#define GCLK_DEV_SDHC      "CLKGATE_SDHC"
+#define GCLK_REG_SDHC      (HHI_GCLK_MPEG0)
+#define GCLK_MASK_SDHC      (1<<14)
+
+#define GCLK_IDX_STREAM         15
+#define GCLK_NAME_STREAM      "STREAM"
+#define GCLK_DEV_STREAM      "CLKGATE_STREAM"
+#define GCLK_REG_STREAM      (HHI_GCLK_MPEG0)
+#define GCLK_MASK_STREAM      (1<<15)
+
+#define GCLK_IDX_ASYNC_FIFO         16
+#define GCLK_NAME_ASYNC_FIFO      "ASYNC_FIFO"
+#define GCLK_DEV_ASYNC_FIFO      "CLKGATE_ASYNC_FIFO"
+#define GCLK_REG_ASYNC_FIFO      (HHI_GCLK_MPEG0)
+#define GCLK_MASK_ASYNC_FIFO      (1<<16)
+
+#define GCLK_IDX_SDIO         17
+#define GCLK_NAME_SDIO      "SDIO"
+#define GCLK_DEV_SDIO      "CLKGATE_SDIO"
+#define GCLK_REG_SDIO      (HHI_GCLK_MPEG0)
+#define GCLK_MASK_SDIO      (1<<17)
+
+#define GCLK_IDX_AUD_BUF         18
+#define GCLK_NAME_AUD_BUF      "AUD_BUF"
+#define GCLK_DEV_AUD_BUF      "CLKGATE_AUD_BUF"
+#define GCLK_REG_AUD_BUF      (HHI_GCLK_MPEG0)
+#define GCLK_MASK_AUD_BUF      (1<<18)
+
+#define GCLK_IDX_HIU_PARSER         19
+#define GCLK_NAME_HIU_PARSER      "HIU_PARSER"
+#define GCLK_DEV_HIU_PARSER      "CLKGATE_HIU_PARSER"
+#define GCLK_REG_HIU_PARSER      (HHI_GCLK_MPEG0)
+#define GCLK_MASK_HIU_PARSER      (1<<19)
+
+#define GCLK_IDX_RESERVED0         20
+#define GCLK_NAME_RESERVED0      "RESERVED0"
+#define GCLK_DEV_RESERVED0      "CLKGATE_RESERVED0"
+#define GCLK_REG_RESERVED0      (HHI_GCLK_MPEG0)
+#define GCLK_MASK_RESERVED0      (1<<20)
+
+#define GCLK_IDX_RESERVED1         21
+#define GCLK_NAME_RESERVED1      "RESERVED1"
+#define GCLK_DEV_RESERVED1      "CLKGATE_RESERVED1"
+#define GCLK_REG_RESERVED1      (HHI_GCLK_MPEG0)
+#define GCLK_MASK_RESERVED1      (1<<21)
+
+#define GCLK_IDX_BT656_IN         22
+#define GCLK_NAME_BT656_IN      "BT656_IN"
+#define GCLK_DEV_BT656_IN      "CLKGATE_BT656_IN"
+#define GCLK_REG_BT656_IN      (HHI_GCLK_MPEG0)
+#define GCLK_MASK_BT656_IN      (1<<22)
+
+#define GCLK_IDX_ASSIST_MISC         23
+#define GCLK_NAME_ASSIST_MISC      "ASSIST_MISC"
+#define GCLK_DEV_ASSIST_MISC      "CLKGATE_ASSIST_MISC"
+#define GCLK_REG_ASSIST_MISC      (HHI_GCLK_MPEG0)
+#define GCLK_MASK_ASSIST_MISC      (1<<23)
+
+#define GCLK_IDX_VENC_I_TOP         24
+#define GCLK_NAME_VENC_I_TOP      "VENC_I_TOP"
+#define GCLK_DEV_VENC_I_TOP      "CLKGATE_VENC_I_TOP"
+#define GCLK_REG_VENC_I_TOP      (HHI_GCLK_MPEG0)
+#define GCLK_MASK_VENC_I_TOP      (1<<24)
+
+#define GCLK_IDX_VENC_P_TOP         25
+#define GCLK_NAME_VENC_P_TOP      "VENC_P_TOP"
+#define GCLK_DEV_VENC_P_TOP      "CLKGATE_VENC_P_TOP"
+#define GCLK_REG_VENC_P_TOP      (HHI_GCLK_MPEG0)
+#define GCLK_MASK_VENC_P_TOP      (1<<25)
+
+#define GCLK_IDX_VENC_T_TOP         26
+#define GCLK_NAME_VENC_T_TOP      "VENC_T_TOP"
+#define GCLK_DEV_VENC_T_TOP      "CLKGATE_VENC_T_TOP"
+#define GCLK_REG_VENC_T_TOP      (HHI_GCLK_MPEG0)
+#define GCLK_MASK_VENC_T_TOP      (1<<26)
+
+#define GCLK_IDX_VENC_DAC         27
+#define GCLK_NAME_VENC_DAC      "VENC_DAC"
+#define GCLK_DEV_VENC_DAC      "CLKGATE_VENC_DAC"
+#define GCLK_REG_VENC_DAC      (HHI_GCLK_MPEG0)
+#define GCLK_MASK_VENC_DAC      (1<<27)
+
+#define GCLK_IDX_VI_CORE         28
+#define GCLK_NAME_VI_CORE      "VI_CORE"
+#define GCLK_DEV_VI_CORE      "CLKGATE_VI_CORE"
+#define GCLK_REG_VI_CORE      (HHI_GCLK_MPEG0)
+#define GCLK_MASK_VI_CORE      (1<<28)
+
+#define GCLK_IDX_RESERVED2         29
+#define GCLK_NAME_RESERVED2      "RESERVED2"
+#define GCLK_DEV_RESERVED2      "CLKGATE_RESERVED2"
+#define GCLK_REG_RESERVED2      (HHI_GCLK_MPEG0)
+#define GCLK_MASK_RESERVED2      (1<<29)
+
+#define GCLK_IDX_SPI2         30
+#define GCLK_NAME_SPI2      "SPI2"
+#define GCLK_DEV_SPI2      "CLKGATE_SPI2"
+#define GCLK_REG_SPI2      (HHI_GCLK_MPEG0)
+#define GCLK_MASK_SPI2      (1<<30)
+
+#define GCLK_IDX_RESERVED3         31
+#define GCLK_NAME_RESERVED3      "RESERVED3"
+#define GCLK_DEV_RESERVED3      "CLKGATE_RESERVED3"
+#define GCLK_REG_RESERVED3      (HHI_GCLK_MPEG0)
+#define GCLK_MASK_RESERVED3      (1<<31)
+
+#define GCLK_IDX_RESERVED4         32
+#define GCLK_NAME_RESERVED4      "RESERVED4"
+#define GCLK_DEV_RESERVED4      "CLKGATE_RESERVED4"
+#define GCLK_REG_RESERVED4      (HHI_GCLK_MPEG1)
+#define GCLK_MASK_RESERVED4      (1<<0)
+
+#define GCLK_IDX_SPI1         33
+#define GCLK_NAME_SPI1      "SPI1"
+#define GCLK_DEV_SPI1      "CLKGATE_SPI1"
+#define GCLK_REG_SPI1      (HHI_GCLK_MPEG1)
+#define GCLK_MASK_SPI1      (1<<1)
+
+#define GCLK_IDX_AUD_IN         34
+#define GCLK_NAME_AUD_IN      "AUD_IN"
+#define GCLK_DEV_AUD_IN      "CLKGATE_AUD_IN"
+#define GCLK_REG_AUD_IN      (HHI_GCLK_MPEG1)
+#define GCLK_MASK_AUD_IN      (1<<2)
+
+#define GCLK_IDX_ETHERNET         35
+#define GCLK_NAME_ETHERNET      "ETHERNET"
+#define GCLK_DEV_ETHERNET      "CLKGATE_ETHERNET"
+#define GCLK_REG_ETHERNET      (HHI_GCLK_MPEG1)
+#define GCLK_MASK_ETHERNET      (1<<3)
+
+#define GCLK_IDX_DEMUX         36
+#define GCLK_NAME_DEMUX      "DEMUX"
+#define GCLK_DEV_DEMUX      "CLKGATE_DEMUX"
+#define GCLK_REG_DEMUX      (HHI_GCLK_MPEG1)
+#define GCLK_MASK_DEMUX      (1<<4)
+
+#define GCLK_IDX_RESERVED5         37
+#define GCLK_NAME_RESERVED5      "RESERVED5"
+#define GCLK_DEV_RESERVED5      "CLKGATE_RESERVED5"
+#define GCLK_REG_RESERVED5      (HHI_GCLK_MPEG0)
+#define GCLK_MASK_RESERVED5      (1<<5)
+
+#define GCLK_IDX_AIU_AI_TOP_GLUE         38
+#define GCLK_NAME_AIU_AI_TOP_GLUE      "AIU_AI_TOP_GLUE"
+#define GCLK_DEV_AIU_AI_TOP_GLUE      "CLKGATE_AIU_AI_TOP_GLUE"
+#define GCLK_REG_AIU_AI_TOP_GLUE      (HHI_GCLK_MPEG1)
+#define GCLK_MASK_AIU_AI_TOP_GLUE      (1<<6)
+
+#define GCLK_IDX_AIU_IEC958         39
+#define GCLK_NAME_AIU_IEC958      "AIU_IEC958"
+#define GCLK_DEV_AIU_IEC958      "CLKGATE_AIU_IEC958"
+#define GCLK_REG_AIU_IEC958      (HHI_GCLK_MPEG1)
+#define GCLK_MASK_AIU_IEC958      (1<<7)
+
+#define GCLK_IDX_AIU_I2S_OUT         40
+#define GCLK_NAME_AIU_I2S_OUT      "AIU_I2S_OUT"
+#define GCLK_DEV_AIU_I2S_OUT      "CLKGATE_AIU_I2S_OUT"
+#define GCLK_REG_AIU_I2S_OUT      (HHI_GCLK_MPEG1)
+#define GCLK_MASK_AIU_I2S_OUT      (1<<8)
+
+#define GCLK_IDX_AIU_AMCLK_MEASURE         41
+#define GCLK_NAME_AIU_AMCLK_MEASURE      "AIU_AMCLK_MEASURE"
+#define GCLK_DEV_AIU_AMCLK_MEASURE      "CLKGATE_AIU_AMCLK_MEASURE"
+#define GCLK_REG_AIU_AMCLK_MEASURE      (HHI_GCLK_MPEG1)
+#define GCLK_MASK_AIU_AMCLK_MEASURE      (1<<9)
+
+#define GCLK_IDX_AIU_AIFIFO2         42
+#define GCLK_NAME_AIU_AIFIFO2      "AIU_AIFIFO2"
+#define GCLK_DEV_AIU_AIFIFO2      "CLKGATE_AIU_AIFIFO2"
+#define GCLK_REG_AIU_AIFIFO2      (HHI_GCLK_MPEG1)
+#define GCLK_MASK_AIU_AIFIFO2      (1<<10)
+
+#define GCLK_IDX_AIU_AUD_MIXER         43
+#define GCLK_NAME_AIU_AUD_MIXER      "AIU_AUD_MIXER"
+#define GCLK_DEV_AIU_AUD_MIXER      "CLKGATE_AIU_AUD_MIXER"
+#define GCLK_REG_AIU_AUD_MIXER      (HHI_GCLK_MPEG1)
+#define GCLK_MASK_AIU_AUD_MIXER      (1<<11)
+
+#define GCLK_IDX_AIU_MIXER_REG         44
+#define GCLK_NAME_AIU_MIXER_REG      "AIU_MIXER_REG"
+#define GCLK_DEV_AIU_MIXER_REG      "CLKGATE_AIU_MIXER_REG"
+#define GCLK_REG_AIU_MIXER_REG      (HHI_GCLK_MPEG1)
+#define GCLK_MASK_AIU_MIXER_REG      (1<<12)
+
+#define GCLK_IDX_AIU_ADC         45
+#define GCLK_NAME_AIU_ADC      "AIU_ADC"
+#define GCLK_DEV_AIU_ADC      "CLKGATE_AIU_ADC"
+#define GCLK_REG_AIU_ADC      (HHI_GCLK_MPEG1)
+#define GCLK_MASK_AIU_ADC      (1<<13)
+
+#define GCLK_IDX_BLK_MOV         46
+#define GCLK_NAME_BLK_MOV      "BLK_MOV"
+#define GCLK_DEV_BLK_MOV      "CLKGATE_BLK_MOV"
+#define GCLK_REG_BLK_MOV      (HHI_GCLK_MPEG1)
+#define GCLK_MASK_BLK_MOV      (1<<14)
+
+#define GCLK_IDX_RESERVED6         47
+#define GCLK_NAME_RESERVED6      "RESERVED6"
+#define GCLK_DEV_RESERVED6      "CLKGATE_RESERVED6"
+#define GCLK_REG_RESERVED6      (HHI_GCLK_MPEG0)
+#define GCLK_MASK_RESERVED6      (1<<15)
+
+#define GCLK_IDX_UART1         48
+#define GCLK_NAME_UART1      "UART1"
+#define GCLK_DEV_UART1      "CLKGATE_UART1"
+#define GCLK_REG_UART1      (HHI_GCLK_MPEG1)
+#define GCLK_MASK_UART1      (1<<16)
+
+#define GCLK_IDX_LED_PWM         49
+#define GCLK_NAME_LED_PWM      "LED_PWM"
+#define GCLK_DEV_LED_PWM      "CLKGATE_LED_PWM"
+#define GCLK_REG_LED_PWM      (HHI_GCLK_MPEG1)
+#define GCLK_MASK_LED_PWM      (1<<17)
+
+#define GCLK_IDX_VGHL_PWM         50
+#define GCLK_NAME_VGHL_PWM      "VGHL_PWM"
+#define GCLK_DEV_VGHL_PWM      "CLKGATE_VGHL_PWM"
+#define GCLK_REG_VGHL_PWM      (HHI_GCLK_MPEG1)
+#define GCLK_MASK_VGHL_PWM      (1<<18)
+
+#define GCLK_IDX_RESERVED7         51
+#define GCLK_NAME_RESERVED7      "RESERVED7"
+#define GCLK_DEV_RESERVED7      "CLKGATE_RESERVED7"
+#define GCLK_REG_RESERVED7      (HHI_GCLK_MPEG1)
+#define GCLK_MASK_RESERVED7      (1<<19)
+
+#define GCLK_IDX_GE2D         52
+#define GCLK_NAME_GE2D      "GE2D"
+#define GCLK_DEV_GE2D      "CLKGATE_GE2D"
+#define GCLK_REG_GE2D      (HHI_GCLK_MPEG1)
+#define GCLK_MASK_GE2D      (1<<20)
+
+#define GCLK_IDX_USB0         53
+#define GCLK_NAME_USB0      "USB0"
+#define GCLK_DEV_USB0      "CLKGATE_USB0"
+#define GCLK_REG_USB0      (HHI_GCLK_MPEG1)
+#define GCLK_MASK_USB0      (1<<21)
+
+#define GCLK_IDX_USB1         54
+#define GCLK_NAME_USB1      "USB1"
+#define GCLK_DEV_USB1      "CLKGATE_USB1"
+#define GCLK_REG_USB1      (HHI_GCLK_MPEG1)
+#define GCLK_MASK_USB1      (1<<22)
+
+#define GCLK_IDX_RESET         55
+#define GCLK_NAME_RESET      "RESET"
+#define GCLK_DEV_RESET      "CLKGATE_RESET"
+#define GCLK_REG_RESET      (HHI_GCLK_MPEG1)
+#define GCLK_MASK_RESET      (1<<23)
+
+#define GCLK_IDX_NAND         56
+#define GCLK_NAME_NAND      "NAND"
+#define GCLK_DEV_NAND      "CLKGATE_NAND"
+#define GCLK_REG_NAND      (HHI_GCLK_MPEG1)
+#define GCLK_MASK_NAND      (1<<24)
+
+#define GCLK_IDX_HIU_PARSER_TOP         57
+#define GCLK_NAME_HIU_PARSER_TOP      "HIU_PARSER_TOP"
+#define GCLK_DEV_HIU_PARSER_TOP      "CLKGATE_HIU_PARSER_TOP"
+#define GCLK_REG_HIU_PARSER_TOP      (HHI_GCLK_MPEG1)
+#define GCLK_MASK_HIU_PARSER_TOP      (1<<25)
+
+#define GCLK_IDX_RESERVED8         58
+#define GCLK_NAME_RESERVED8      "RESERVED8"
+#define GCLK_DEV_RESERVED8      "CLKGATE_RESERVED8"
+#define GCLK_REG_RESERVED8      (HHI_GCLK_MPEG1)
+#define GCLK_MASK_RESERVED8      (1<<26)
+
+#define GCLK_IDX_MIPI_PHY         59
+#define GCLK_NAME_MIPI_PHY      "MIPI_PHY"
+#define GCLK_DEV_MIPI_PHY      "CLKGATE_MIPI_PHY"
+#define GCLK_REG_MIPI_PHY      (HHI_GCLK_MPEG1)
+#define GCLK_MASK_MIPI_PHY      (1<<27)
+
+#define GCLK_IDX_VIDEO_IN         60
+#define GCLK_NAME_VIDEO_IN      "VIDEO_IN"
+#define GCLK_DEV_VIDEO_IN      "CLKGATE_VIDEO_IN"
+#define GCLK_REG_VIDEO_IN      (HHI_GCLK_MPEG1)
+#define GCLK_MASK_VIDEO_IN      (1<<28)
+
+#define GCLK_IDX_AHB_ARB0         61
+#define GCLK_NAME_AHB_ARB0      "AHB_ARB0"
+#define GCLK_DEV_AHB_ARB0      "CLKGATE_AHB_ARB0"
+#define GCLK_REG_AHB_ARB0      (HHI_GCLK_MPEG1)
+#define GCLK_MASK_AHB_ARB0      (1<<29)
+
+#define GCLK_IDX_EFUSE         62
+#define GCLK_NAME_EFUSE      "EFUSE"
+#define GCLK_DEV_EFUSE      "CLKGATE_EFUSE"
+#define GCLK_REG_EFUSE      (HHI_GCLK_MPEG1)
+#define GCLK_MASK_EFUSE      (1<<30)
+
+#define GCLK_IDX_ROM_CLK         63
+#define GCLK_NAME_ROM_CLK      "ROM_CLK"
+#define GCLK_DEV_ROM_CLK      "CLKGATE_ROM_CLK"
+#define GCLK_REG_ROM_CLK      (HHI_GCLK_MPEG1)
+#define GCLK_MASK_ROM_CLK      (1<<31)
+
+/**************************************************************/
+
+#define GCLK_IDX_RESERVED9         64
+#define GCLK_NAME_RESERVED9      "RESERVED9"
+#define GCLK_DEV_RESERVED9      "CLKGATE_RESERVED9"
+#define GCLK_REG_RESERVED9      (HHI_GCLK_MPEG2)
+#define GCLK_MASK_RESERVED9      (1<<0)
+
+#define GCLK_IDX_AHB_DATA_BUS         65
+#define GCLK_NAME_AHB_DATA_BUS      "AHB_DATA_BUS"
+#define GCLK_DEV_AHB_DATA_BUS      "CLKGATE_AHB_DATA_BUS"
+#define GCLK_REG_AHB_DATA_BUS      (HHI_GCLK_MPEG2)
+#define GCLK_MASK_AHB_DATA_BUS      (1<<1)
+
+#define GCLK_IDX_AHB_CONTROL_BUS         66
+#define GCLK_NAME_AHB_CONTROL_BUS      "AHB_CONTROL_BUS"
+#define GCLK_DEV_AHB_CONTROL_BUS      "CLKGATE_AHB_CONTROL_BUS"
+#define GCLK_REG_AHB_CONTROL_BUS      (HHI_GCLK_MPEG2)
+#define GCLK_MASK_AHB_CONTROL_BUS      (1<<2)
+
+#define GCLK_IDX_HDMI_INTR_SYNC         67
+#define GCLK_NAME_HDMI_INTR_SYNC      "HDMI_INTR_SYNC"
+#define GCLK_DEV_HDMI_INTR_SYNC      "CLKGATE_HDMI_INTR_SYNC"
+#define GCLK_REG_HDMI_INTR_SYNC      (HHI_GCLK_MPEG2)
+#define GCLK_MASK_HDMI_INTR_SYNC      (1<<3)
+
+#define GCLK_IDX_HDMI_PCLK         68
+#define GCLK_NAME_HDMI_PCLK      "HDMI_PCLK"
+#define GCLK_DEV_HDMI_PCLK      "CLKGATE_HDMI_PCLK"
+#define GCLK_REG_HDMI_PCLK      (HHI_GCLK_MPEG2)
+#define GCLK_MASK_HDMI_PCLK      (1<<4)
+
+#define GCLK_IDX_RESERVED10         69
+#define GCLK_NAME_RESERVED10      "RESERVED10"
+#define GCLK_DEV_RESERVED10      "CLKGATE_RESERVED10"
+#define GCLK_REG_RESERVED10      (HHI_GCLK_MPEG2)
+#define GCLK_MASK_RESERVED10      (1<<5)
+
+#define GCLK_IDX_RESERVED11         70
+#define GCLK_NAME_RESERVED11      "RESERVED11"
+#define GCLK_DEV_RESERVED11      "CLKGATE_RESERVED11"
+#define GCLK_REG_RESERVED11      (HHI_GCLK_MPEG2)
+#define GCLK_MASK_RESERVED11      (1<<6)
+
+#define GCLK_IDX_RESERVED12         71
+#define GCLK_NAME_RESERVED12      "RESERVED12"
+#define GCLK_DEV_RESERVED12      "CLKGATE_RESERVED12"
+#define GCLK_REG_RESERVED12      (HHI_GCLK_MPEG2)
+#define GCLK_MASK_RESERVED12      (1<<7)
+
+#define GCLK_IDX_MISC_USB1_TO_DDR         72
+#define GCLK_NAME_MISC_USB1_TO_DDR      "MISC_USB1_TO_DDR"
+#define GCLK_DEV_MISC_USB1_TO_DDR      "CLKGATE_MISC_USB1_TO_DDR"
+#define GCLK_REG_MISC_USB1_TO_DDR      (HHI_GCLK_MPEG2)
+#define GCLK_MASK_MISC_USB1_TO_DDR      (1<<8)
+
+#define GCLK_IDX_MISC_USB0_TO_DDR         73
+#define GCLK_NAME_MISC_USB0_TO_DDR      "MISC_USB0_TO_DDR"
+#define GCLK_DEV_MISC_USB0_TO_DDR      "CLKGATE_MISC_USB0_TO_DDR"
+#define GCLK_REG_MISC_USB0_TO_DDR      (HHI_GCLK_MPEG2)
+#define GCLK_MASK_MISC_USB0_TO_DDR      (1<<9)
+
+#define GCLK_IDX_RESERVED13        74
+#define GCLK_NAME_RESERVED13      "RESERVED13"
+#define GCLK_DEV_RESERVED13      "CLKGATE_RESERVED13"
+#define GCLK_REG_RESERVED13      (HHI_GCLK_MPEG2)
+#define GCLK_MASK_RESERVED13      (1<<10)
+
+#define GCLK_IDX_MMC_PCLK         75
+#define GCLK_NAME_MMC_PCLK      "MMC_PCLK"
+#define GCLK_DEV_MMC_PCLK      "CLKGATE_MMC_PCLK"
+#define GCLK_REG_MMC_PCLK      (HHI_GCLK_MPEG2)
+#define GCLK_MASK_MMC_PCLK      (1<<11)
+
+#define GCLK_IDX_MISC_DVIN         76
+#define GCLK_NAME_MISC_DVIN      "MISC_DVIN"
+#define GCLK_DEV_MISC_DVIN      "CLKGATE_MISC_DVIN"
+#define GCLK_REG_MISC_DVIN      (HHI_GCLK_MPEG2)
+#define GCLK_MASK_MISC_DVIN      (1<<12)
+
+#define GCLK_IDX_MISC_RDMA         77
+#define GCLK_NAME_MISC_RDMA      "MISC_RDMA"
+#define GCLK_DEV_MISC_RDMA      "CLKGATE_MISC_RDMA"
+#define GCLK_REG_MISC_RDMA      (HHI_GCLK_MPEG2)
+#define GCLK_MASK_MISC_RDMA      (1<<13)
+
+#define GCLK_IDX_RESERVED14         78
+#define GCLK_NAME_RESERVED14      "RESERVED14"
+#define GCLK_DEV_RESERVED14      "CLKGATE_RESERVED14"
+#define GCLK_REG_RESERVED14      (HHI_GCLK_MPEG2)
+#define GCLK_MASK_RESERVED14      (1<<14)
+
+#define GCLK_IDX_UART2         79
+#define GCLK_NAME_UART2      "UART2"
+#define GCLK_DEV_UART2      "CLKGATE_UART2"
+#define GCLK_REG_UART2      (HHI_GCLK_MPEG2)
+#define GCLK_MASK_UART2      (1<<15)
+
+#define GCLK_IDX_VENCI_INT         80
+#define GCLK_NAME_VENCI_INT      "VENCI_INT"
+#define GCLK_DEV_VENCI_INT      "CLKGATE_VENCI_INT"
+#define GCLK_REG_VENCI_INT      (HHI_GCLK_MPEG2)
+#define GCLK_MASK_VENCI_INT      (1<<16)
+
+#define GCLK_IDX_VIU2         81
+#define GCLK_NAME_VIU2      "VIU2"
+#define GCLK_DEV_VIU2      "CLKGATE_VIU2"
+#define GCLK_REG_VIU2      (HHI_GCLK_MPEG2)
+#define GCLK_MASK_VIU2      (1<<17)
+
+#define GCLK_IDX_VENCP_INT         82
+#define GCLK_NAME_VENCP_INT      "VENCP_INT"
+#define GCLK_DEV_VENCP_INT      "CLKGATE_VENCP_INT"
+#define GCLK_REG_VENCP_INT      (HHI_GCLK_MPEG2)
+#define GCLK_MASK_VENCP_INT      (1<<18)
+
+#define GCLK_IDX_VENCT_INT         83
+#define GCLK_NAME_VENCT_INT      "VENCT_INT"
+#define GCLK_DEV_VENCT_INT      "CLKGATE_VENCT_INT"
+#define GCLK_REG_VENCT_INT      (HHI_GCLK_MPEG2)
+#define GCLK_MASK_VENCT_INT      (1<<19)
+
+#define GCLK_IDX_VENCL_INT         84
+#define GCLK_NAME_VENCL_INT      "VENCL_INT"
+#define GCLK_DEV_VENCL_INT      "CLKGATE_VENCL_INT"
+#define GCLK_REG_VENCL_INT      (HHI_GCLK_MPEG2)
+#define GCLK_MASK_VENCL_INT      (1<<20)
+
+#define GCLK_IDX_VENC_L_TOP         85
+#define GCLK_NAME_VENC_L_TOP      "VENC_L_TOP"
+#define GCLK_DEV_VENC_L_TOP      "CLKGATE_VENC_L_TOP"
+#define GCLK_REG_VENC_L_TOP      (HHI_GCLK_MPEG2)
+#define GCLK_MASK_VENC_L_TOP      (1<<21)
+
+#define GCLK_IDX_UART3        86
+#define GCLK_NAME_UART3      "UART3"
+#define GCLK_DEV_UART3      "CLKGATE_UART3"
+#define GCLK_REG_UART3      (HHI_GCLK_MPEG2)
+#define GCLK_MASK_UART3      (1<<22)
+
+/**************************************************************/
+
+#define GCLK_IDX_VCLK2_VENCI         87
+#define GCLK_NAME_VCLK2_VENCI      "VCLK2_VENCI"
+#define GCLK_DEV_VCLK2_VENCI      "CLKGATE_VCLK2_VENCI"
+#define GCLK_REG_VCLK2_VENCI      (HHI_GCLK_OTHER)
+#define GCLK_MASK_VCLK2_VENCI      (1<<1)
+
+#define GCLK_IDX_VCLK2_VENCI1         88
+#define GCLK_NAME_VCLK2_VENCI1      "VCLK2_VENCI1"
+#define GCLK_DEV_VCLK2_VENCI1      "CLKGATE_VCLK2_VENCI1"
+#define GCLK_REG_VCLK2_VENCI1      (HHI_GCLK_OTHER)
+#define GCLK_MASK_VCLK2_VENCI1      (1<<2)
+
+#define GCLK_IDX_VCLK2_VENCP         89
+#define GCLK_NAME_VCLK2_VENCP      "VCLK2_VENCP"
+#define GCLK_DEV_VCLK2_VENCP      "CLKGATE_VCLK2_VENCP"
+#define GCLK_REG_VCLK2_VENCP      (HHI_GCLK_OTHER)
+#define GCLK_MASK_VCLK2_VENCP      (1<<3)
+
+#define GCLK_IDX_VCLK2_VENCP1         90
+#define GCLK_NAME_VCLK2_VENCP1      "VCLK2_VENCP1"
+#define GCLK_DEV_VCLK2_VENCP1      "CLKGATE_VCLK2_VENCP1"
+#define GCLK_REG_VCLK2_VENCP1      (HHI_GCLK_OTHER)
+#define GCLK_MASK_VCLK2_VENCP1      (1<<4)
+
+#define GCLK_IDX_VCLK2_VENCT         91
+#define GCLK_NAME_VCLK2_VENCT      "VCLK2_VENCT"
+#define GCLK_DEV_VCLK2_VENCT      "CLKGATE_VCLK2_VENCT"
+#define GCLK_REG_VCLK2_VENCT      (HHI_GCLK_OTHER)
+#define GCLK_MASK_VCLK2_VENCT      (1<<5)
+
+#define GCLK_IDX_VCLK2_VENCT1         92
+#define GCLK_NAME_VCLK2_VENCT1      "VCLK2_VENCT1"
+#define GCLK_DEV_VCLK2_VENCT1      "CLKGATE_VCLK2_VENCT1"
+#define GCLK_REG_VCLK2_VENCT1      (HHI_GCLK_OTHER)
+#define GCLK_MASK_VCLK2_VENCT1      (1<<6)
+
+#define GCLK_IDX_VCLK2_OTHER         93
+#define GCLK_NAME_VCLK2_OTHER      "VCLK2_OTHER"
+#define GCLK_DEV_VCLK2_OTHER      "CLKGATE_VCLK2_OTHER"
+#define GCLK_REG_VCLK2_OTHER      (HHI_GCLK_OTHER)
+#define GCLK_MASK_VCLK2_OTHER      (1<<7)
+
+#define GCLK_IDX_VCLK2_ENCI         94
+#define GCLK_NAME_VCLK2_ENCI      "VCLK2_ENCI"
+#define GCLK_DEV_VCLK2_ENCI      "CLKGATE_VCLK2_ENCI"
+#define GCLK_REG_VCLK2_ENCI      (HHI_GCLK_OTHER)
+#define GCLK_MASK_VCLK2_ENCI      (1<<8)
+
+#define GCLK_IDX_VCLK2_ENCP         95
+#define GCLK_NAME_VCLK2_ENCP      "VCLK2_ENCP"
+#define GCLK_DEV_VCLK2_ENCP      "CLKGATE_VCLK2_ENCP"
+#define GCLK_REG_VCLK2_ENCP      (HHI_GCLK_OTHER)
+#define GCLK_MASK_VCLK2_ENCP      (1<<9)
+
+#define GCLK_IDX_DAC_CLK         96
+#define GCLK_NAME_DAC_CLK      "DAC_CLK"
+#define GCLK_DEV_DAC_CLK      "CLKGATE_DAC_CLK"
+#define GCLK_REG_DAC_CLK      (HHI_GCLK_OTHER)
+#define GCLK_MASK_DAC_CLK      (1<<10)
+
+#define GCLK_IDX_AIU_AOCLK         97
+#define GCLK_NAME_AIU_AOCLK      "AIU_AOCLK"
+#define GCLK_DEV_AIU_AOCLK      "CLKGATE_AIU_AOCLK"
+#define GCLK_REG_AIU_AOCLK      (HHI_GCLK_OTHER)
+#define GCLK_MASK_AIU_AOCLK      (1<<14)
+
+#define GCLK_IDX_AIU_AMCLK         98
+#define GCLK_NAME_AIU_AMCLK      "AIU_AMCLK"
+#define GCLK_DEV_AIU_AMCLK      "CLKGATE_AIU_AMCLK"
+#define GCLK_REG_AIU_AMCLK      (HHI_GCLK_OTHER)
+#define GCLK_MASK_AIU_AMCLK      (1<<15)
+
+#define GCLK_IDX_AIU_ICE958_AMCLK         99
+#define GCLK_NAME_AIU_ICE958_AMCLK      "AIU_ICE958_AMCLK"
+#define GCLK_DEV_AIU_ICE958_AMCLK      "CLKGATE_AIU_ICE958_AMCLK"
+#define GCLK_REG_AIU_ICE958_AMCLK      (HHI_GCLK_OTHER)
+#define GCLK_MASK_AIU_ICE958_AMCLK      (1<<16)
+
+#define GCLK_IDX_VCLK1_HDMI         100
+#define GCLK_NAME_VCLK1_HDMI      "VCLK1_HDMI"
+#define GCLK_DEV_VCLK1_HDMI      "CLKGATE_VCLK1_HDMI"
+#define GCLK_REG_VCLK1_HDMI      (HHI_GCLK_OTHER)
+#define GCLK_MASK_VCLK1_HDMI      (1<<17)
+
+#define GCLK_IDX_AIU_AUDIN_SCLK         101
+#define GCLK_NAME_AIU_AUDIN_SCLK      "AIU_AUDIN_SCLK"
+#define GCLK_DEV_AIU_AUDIN_SCLK      "CLKGATE_AIU_AUDIN_SCLK"
+#define GCLK_REG_AIU_AUDIN_SCLK      (HHI_GCLK_OTHER)
+#define GCLK_MASK_AIU_AUDIN_SCLK      (1<<18)
+
+#define GCLK_IDX_ENC480P         102
+#define GCLK_NAME_ENC480P      "ENC480P"
+#define GCLK_DEV_ENC480P      "CLKGATE_ENC480P"
+#define GCLK_REG_ENC480P      (HHI_GCLK_OTHER)
+#define GCLK_MASK_ENC480P      (1<<20)
+
+#define GCLK_IDX_VCLK2_ENCT         103
+#define GCLK_NAME_VCLK2_ENCT      "VCLK2_ENCT"
+#define GCLK_DEV_VCLK2_ENCT      "CLKGATE_VCLK2_ENCT"
+#define GCLK_REG_VCLK2_ENCT      (HHI_GCLK_OTHER)
+#define GCLK_MASK_VCLK2_ENCT      (1<<22)
+
+#define GCLK_IDX_VCLK2_ENCL         104
+#define GCLK_NAME_VCLK2_ENCL      "VCLK2_ENCL"
+#define GCLK_DEV_VCLK2_ENCL      "CLKGATE_VCLK2_ENCL"
+#define GCLK_REG_VCLK2_ENCL      (HHI_GCLK_OTHER)
+#define GCLK_MASK_VCLK2_ENCL      (1<<23)
+
+#define GCLK_IDX_MMC_CLK         105
+#define GCLK_NAME_MMC_CLK      "MMC_CLK"
+#define GCLK_DEV_MMC_CLK      "CLKGATE_MMC_CLK"
+#define GCLK_REG_MMC_CLK      (HHI_GCLK_OTHER)
+#define GCLK_MASK_MMC_CLK      (1<<24)
+
+#define GCLK_IDX_VCLK2_VENCL         106
+#define GCLK_NAME_VCLK2_VENCL      "VCLK2_VENCL"
+#define GCLK_DEV_VCLK2_VENCL      "CLKGATE_VCLK2_VENCL"
+#define GCLK_REG_VCLK2_VENCL      (HHI_GCLK_OTHER)
+#define GCLK_MASK_VCLK2_VENCL      (1<<25)
+
+#define GCLK_IDX_VCLK2_OTHER1         107
+#define GCLK_NAME_VCLK2_OTHER1      "VCLK2_OTHER1"
+#define GCLK_DEV_VCLK2_OTHER1      "CLKGATE_VCLK2_OTHER1"
+#define GCLK_REG_VCLK2_OTHER1      (HHI_GCLK_OTHER)
+#define GCLK_MASK_VCLK2_OTHER1      (1<<26)
+
+/**************************************************************/
+
+#define GCLK_IDX_MEDIA_CPU         108
+#define GCLK_NAME_MEDIA_CPU      "MEDIA_CPU"
+#define GCLK_DEV_MEDIA_CPU      "CLKGATE_MEDIA_CPU"
+#define GCLK_REG_MEDIA_CPU      (HHI_GCLK_AO)
+#define GCLK_MASK_MEDIA_CPU      (1<<0)
+
+#define GCLK_IDX_AHB_SRAM         109
+#define GCLK_NAME_AHB_SRAM      "AHB_SRAM"
+#define GCLK_DEV_AHB_SRAM      "CLKGATE_AHB_SRAM"
+#define GCLK_REG_AHB_SRAM      (HHI_GCLK_AO)
+#define GCLK_MASK_AHB_SRAM      (1<<1)
+
+#define GCLK_IDX_AHB_BUS         110
+#define GCLK_NAME_AHB_BUS      "AHB_BUS"
+#define GCLK_DEV_AHB_BUS      "CLKGATE_AHB_BUS"
+#define GCLK_REG_AHB_BUS      (HHI_GCLK_AO)
+#define GCLK_MASK_AHB_BUS      (1<<2)
+
+#define GCLK_IDX_AO_REGS         111
+#define GCLK_NAME_AO_REGS      "AO_REGS"
+#define GCLK_DEV_AO_REGS      "CLKGATE_AO_REGS"
+#define GCLK_REG_AO_REGS      (HHI_GCLK_AO)
+#define GCLK_MASK_AO_REGS      (1<<3)
+
+#define GCLK_IDX_MAX 112
+extern unsigned char GCLK_ref[GCLK_IDX_MAX];
+
+#define REGISTER_CLK(_MOD) \
+static struct clk CLK_##_MOD = {            \
+    .name       = GCLK_NAME_##_MOD,             \
+    .clock_index = GCLK_IDX_##_MOD,          \
+    .clock_gate_reg_adr = GCLK_REG_##_MOD,  \
+    .clock_gate_reg_mask = GCLK_MASK_##_MOD,    \
+}
+
+#define CLK_LOOKUP_ITEM(_MOD) \
+    {           \
+            .dev_id = GCLK_DEV_##_MOD, \
+            .con_id = GCLK_NAME_##_MOD, \
+            .clk    = &CLK_##_MOD,   \
+    }
+
+
+
+/**********************/
+/* internal audio dac control */
+#define ADAC_RESET                      (0x5000+0x00*4)
+#define ADAC_LATCH                      (0x5000+0x01*4)
+#define ADAC_POWER_CTRL_REG1            (0x5000+0x10*4)
+#define ADAC_POWER_CTRL_REG2            (0x5000+0x11*4)
+
+extern int audio_internal_dac_disable(void);
+
+/* video dac control */
+extern int  video_dac_enable(unsigned char enable_mask);
+
+extern int  video_dac_disable(void);
+
+
+#endif
diff --git a/arch/arm/mach-meson6/include/mach/reg_addr.h b/arch/arm/mach-meson6/include/mach/reg_addr.h
new file mode 100644
index 000000000000..cd125f53e142
--- /dev/null
+++ b/arch/arm/mach-meson6/include/mach/reg_addr.h
@@ -0,0 +1,2813 @@
+#ifndef __MACH_MESON6_REG_ADDR_H_
+#define __MACH_MESON6_REG_ADDR_H_
+#define P_SECOND_DEMUX_OFFSET_0 		CBUS_REG_ADDR(SECOND_DEMUX_OFFSET_0)
+#define P_THIRD_DEMUX_OFFSET_0 		CBUS_REG_ADDR(THIRD_DEMUX_OFFSET_0)
+#define P_STB_TOP_CONFIG 		CBUS_REG_ADDR(STB_TOP_CONFIG)
+#define P_TS_TOP_CONFIG 		CBUS_REG_ADDR(TS_TOP_CONFIG)
+#define P_TS_FILE_CONFIG 		CBUS_REG_ADDR(TS_FILE_CONFIG)
+#define P_TS_PL_PID_INDEX 		CBUS_REG_ADDR(TS_PL_PID_INDEX)
+#define P_TS_PL_PID_DATA 		CBUS_REG_ADDR(TS_PL_PID_DATA)
+#define P_COMM_DESC_KEY0 		CBUS_REG_ADDR(COMM_DESC_KEY0)
+#define P_COMM_DESC_KEY1 		CBUS_REG_ADDR(COMM_DESC_KEY1)
+#define P_COMM_DESC_KEY_RW 		CBUS_REG_ADDR(COMM_DESC_KEY_RW)
+#define P_PREG_CTLREG0_ADDR 		CBUS_REG_ADDR(PREG_CTLREG0_ADDR)
+#define P_PREG_PAD_GPIO6_EN_N 		CBUS_REG_ADDR(PREG_PAD_GPIO6_EN_N)
+#define P_PREG_PAD_GPIO6_O 		CBUS_REG_ADDR(PREG_PAD_GPIO6_O)
+#define P_PREG_PAD_GPIO6_I 		CBUS_REG_ADDR(PREG_PAD_GPIO6_I)
+#define P_PREG_JTAG_GPIO_ADDR 		CBUS_REG_ADDR(PREG_JTAG_GPIO_ADDR)
+#define P_PREG_PAD_GPIO0_EN_N 		CBUS_REG_ADDR(PREG_PAD_GPIO0_EN_N)
+#define P_PREG_PAD_GPIO0_O 		CBUS_REG_ADDR(PREG_PAD_GPIO0_O)
+#define P_PREG_PAD_GPIO0_I 		CBUS_REG_ADDR(PREG_PAD_GPIO0_I)
+#define P_PREG_PAD_GPIO1_EN_N 		CBUS_REG_ADDR(PREG_PAD_GPIO1_EN_N)
+#define P_PREG_PAD_GPIO1_O 		CBUS_REG_ADDR(PREG_PAD_GPIO1_O)
+#define P_PREG_PAD_GPIO1_I 		CBUS_REG_ADDR(PREG_PAD_GPIO1_I)
+#define P_PREG_PAD_GPIO2_EN_N 		CBUS_REG_ADDR(PREG_PAD_GPIO2_EN_N)
+#define P_PREG_PAD_GPIO2_O 		CBUS_REG_ADDR(PREG_PAD_GPIO2_O)
+#define P_PREG_PAD_GPIO2_I 		CBUS_REG_ADDR(PREG_PAD_GPIO2_I)
+#define P_PREG_PAD_GPIO3_EN_N 		CBUS_REG_ADDR(PREG_PAD_GPIO3_EN_N)
+#define P_PREG_PAD_GPIO3_O 		CBUS_REG_ADDR(PREG_PAD_GPIO3_O)
+#define P_PREG_PAD_GPIO3_I 		CBUS_REG_ADDR(PREG_PAD_GPIO3_I)
+#define P_PREG_PAD_GPIO4_EN_N 		CBUS_REG_ADDR(PREG_PAD_GPIO4_EN_N)
+#define P_PREG_PAD_GPIO4_O 		CBUS_REG_ADDR(PREG_PAD_GPIO4_O)
+#define P_PREG_PAD_GPIO4_I 		CBUS_REG_ADDR(PREG_PAD_GPIO4_I)
+#define P_PREG_PAD_GPIO5_EN_N 		CBUS_REG_ADDR(PREG_PAD_GPIO5_EN_N)
+#define P_PREG_PAD_GPIO5_O 		CBUS_REG_ADDR(PREG_PAD_GPIO5_O)
+#define P_PREG_PAD_GPIO5_I 		CBUS_REG_ADDR(PREG_PAD_GPIO5_I)
+#define P_A9_CFG0 		CBUS_REG_ADDR(A9_CFG0)
+#define P_A9_CFG1 		CBUS_REG_ADDR(A9_CFG1)
+#define P_A9_CFG2 		CBUS_REG_ADDR(A9_CFG2)
+#define P_A9_PERIPH_BASE 		CBUS_REG_ADDR(A9_PERIPH_BASE)
+#define P_A9_L2_REG_BASE 		CBUS_REG_ADDR(A9_L2_REG_BASE)
+#define P_A9_L2_STATUS 		CBUS_REG_ADDR(A9_L2_STATUS)
+#define P_A9_POR_CFG 		CBUS_REG_ADDR(A9_POR_CFG)
+#define P_MALI_IDLE_STAT 		CBUS_REG_ADDR(MALI_IDLE_STAT)
+#define P_AXI_REG_EN 		CBUS_REG_ADDR(AXI_REG_EN)
+#define P_PERIPHS_PIN_MUX_0 		CBUS_REG_ADDR(PERIPHS_PIN_MUX_0)
+#define P_PERIPHS_PIN_MUX_1 		CBUS_REG_ADDR(PERIPHS_PIN_MUX_1)
+#define P_PERIPHS_PIN_MUX_2 		CBUS_REG_ADDR(PERIPHS_PIN_MUX_2)
+#define P_PERIPHS_PIN_MUX_3 		CBUS_REG_ADDR(PERIPHS_PIN_MUX_3)
+#define P_PERIPHS_PIN_MUX_4 		CBUS_REG_ADDR(PERIPHS_PIN_MUX_4)
+#define P_PERIPHS_PIN_MUX_5 		CBUS_REG_ADDR(PERIPHS_PIN_MUX_5)
+#define P_PERIPHS_PIN_MUX_6 		CBUS_REG_ADDR(PERIPHS_PIN_MUX_6)
+#define P_PERIPHS_PIN_MUX_7 		CBUS_REG_ADDR(PERIPHS_PIN_MUX_7)
+#define P_PERIPHS_PIN_MUX_8 		CBUS_REG_ADDR(PERIPHS_PIN_MUX_8)
+#define P_PERIPHS_PIN_MUX_9 		CBUS_REG_ADDR(PERIPHS_PIN_MUX_9)
+#define P_PERIPHS_PIN_MUX_10 		CBUS_REG_ADDR(PERIPHS_PIN_MUX_10)
+#define P_PERIPHS_PIN_MUX_11 		CBUS_REG_ADDR(PERIPHS_PIN_MUX_11)
+#define P_PERIPHS_PIN_MUX_12 		CBUS_REG_ADDR(PERIPHS_PIN_MUX_12)
+#define P_PAD_PULL_UP_REG6 		CBUS_REG_ADDR(PAD_PULL_UP_REG6)
+#define P_PAD_PULL_UP_REG0 		CBUS_REG_ADDR(PAD_PULL_UP_REG0)
+#define P_PAD_PULL_UP_REG1 		CBUS_REG_ADDR(PAD_PULL_UP_REG1)
+#define P_PAD_PULL_UP_REG2 		CBUS_REG_ADDR(PAD_PULL_UP_REG2)
+#define P_PAD_PULL_UP_REG3 		CBUS_REG_ADDR(PAD_PULL_UP_REG3)
+#define P_PAD_PULL_UP_REG4 		CBUS_REG_ADDR(PAD_PULL_UP_REG4)
+#define P_PAD_PULL_UP_REG5 		CBUS_REG_ADDR(PAD_PULL_UP_REG5)
+#define P_RAND64_ADDR0 		CBUS_REG_ADDR(RAND64_ADDR0)
+#define P_RAND64_ADDR1 		CBUS_REG_ADDR(RAND64_ADDR1)
+#define P_PREG_ETHERNET_ADDR0 		CBUS_REG_ADDR(PREG_ETHERNET_ADDR0)
+#define P_PREG_AM_ANALOG_ADDR 		CBUS_REG_ADDR(PREG_AM_ANALOG_ADDR)
+#define P_PREG_MALI_BYTE_CNTL 		CBUS_REG_ADDR(PREG_MALI_BYTE_CNTL)
+#define P_PREG_WIFI_CNTL 		CBUS_REG_ADDR(PREG_WIFI_CNTL)
+#define P_AM_ANALOG_TOP_REG0 		CBUS_REG_ADDR(AM_ANALOG_TOP_REG0)
+#define P_AM_ANALOG_TOP_REG1 		CBUS_REG_ADDR(AM_ANALOG_TOP_REG1)
+#define P_PREG_STICKY_REG0 		CBUS_REG_ADDR(PREG_STICKY_REG0)
+#define P_PREG_STICKY_REG1 		CBUS_REG_ADDR(PREG_STICKY_REG1)
+#define P_PREG_MV_REG 		CBUS_REG_ADDR(PREG_MV_REG)
+#define P_AM_RING_OSC_REG0 		CBUS_REG_ADDR(AM_RING_OSC_REG0)
+#define P_USB_ADDR0 		CBUS_REG_ADDR(USB_ADDR0)
+#define P_USB_ADDR1 		CBUS_REG_ADDR(USB_ADDR1)
+#define P_USB_ADDR2 		CBUS_REG_ADDR(USB_ADDR2)
+#define P_USB_ADDR3 		CBUS_REG_ADDR(USB_ADDR3)
+#define P_USB_ADDR4 		CBUS_REG_ADDR(USB_ADDR4)
+#define P_USB_ADDR5 		CBUS_REG_ADDR(USB_ADDR5)
+#define P_USB_ADDR6 		CBUS_REG_ADDR(USB_ADDR6)
+#define P_USB_ADDR7 		CBUS_REG_ADDR(USB_ADDR7)
+#define P_USB_ADDR8 		CBUS_REG_ADDR(USB_ADDR8)
+#define P_USB_ADDR9 		CBUS_REG_ADDR(USB_ADDR9)
+#define P_USB_ADDR10 		CBUS_REG_ADDR(USB_ADDR10)
+#define P_USB_ADDR11 		CBUS_REG_ADDR(USB_ADDR11)
+#define P_USB_ADDR12 		CBUS_REG_ADDR(USB_ADDR12)
+#define P_USB_ADDR13 		CBUS_REG_ADDR(USB_ADDR13)
+#define P_USB_ADDR14 		CBUS_REG_ADDR(USB_ADDR14)
+#define P_USB_ADDR15 		CBUS_REG_ADDR(USB_ADDR15)
+#define P_SMARTCARD_REG0 		CBUS_REG_ADDR(SMARTCARD_REG0)
+#define P_SMARTCARD_REG1 		CBUS_REG_ADDR(SMARTCARD_REG1)
+#define P_SMARTCARD_REG2 		CBUS_REG_ADDR(SMARTCARD_REG2)
+#define P_SMARTCARD_STATUS 		CBUS_REG_ADDR(SMARTCARD_STATUS)
+#define P_SMARTCARD_INTR 		CBUS_REG_ADDR(SMARTCARD_INTR)
+#define P_SMARTCARD_REG5 		CBUS_REG_ADDR(SMARTCARD_REG5)
+#define P_SMARTCARD_REG6 		CBUS_REG_ADDR(SMARTCARD_REG6)
+#define P_SMARTCARD_FIFO 		CBUS_REG_ADDR(SMARTCARD_FIFO)
+#define P_IR_DEC_LDR_ACTIVE 		CBUS_REG_ADDR(IR_DEC_LDR_ACTIVE)
+#define P_IR_DEC_LDR_IDLE 		CBUS_REG_ADDR(IR_DEC_LDR_IDLE)
+#define P_IR_DEC_LDR_REPEAT 		CBUS_REG_ADDR(IR_DEC_LDR_REPEAT)
+#define P_IR_DEC_BIT_0 		CBUS_REG_ADDR(IR_DEC_BIT_0)
+#define P_IR_DEC_REG0 		CBUS_REG_ADDR(IR_DEC_REG0)
+#define P_IR_DEC_FRAME 		CBUS_REG_ADDR(IR_DEC_FRAME)
+#define P_IR_DEC_STATUS 		CBUS_REG_ADDR(IR_DEC_STATUS)
+#define P_IR_DEC_REG1 		CBUS_REG_ADDR(IR_DEC_REG1)
+#define P_DEMOD_ADC_SAMPLING 		CBUS_REG_ADDR(DEMOD_ADC_SAMPLING)
+#define P_UART0_WFIFO 		CBUS_REG_ADDR(UART0_WFIFO)
+#define P_UART0_RFIFO 		CBUS_REG_ADDR(UART0_RFIFO)
+#define P_UART0_CONTROL 		CBUS_REG_ADDR(UART0_CONTROL)
+#define P_UART0_STATUS 		CBUS_REG_ADDR(UART0_STATUS)
+#define P_UART0_MISC 		CBUS_REG_ADDR(UART0_MISC)
+#define P_UART0_REG5 		CBUS_REG_ADDR(UART0_REG5)
+#define P_UART1_WFIFO 		CBUS_REG_ADDR(UART1_WFIFO)
+#define P_UART1_RFIFO 		CBUS_REG_ADDR(UART1_RFIFO)
+#define P_UART1_CONTROL 		CBUS_REG_ADDR(UART1_CONTROL)
+#define P_UART1_STATUS 		CBUS_REG_ADDR(UART1_STATUS)
+#define P_UART1_MISC 		CBUS_REG_ADDR(UART1_MISC)
+#define P_UART1_REG5 		CBUS_REG_ADDR(UART1_REG5)
+#define P_I2C_M_0_CONTROL_REG 		CBUS_REG_ADDR(I2C_M_0_CONTROL_REG)
+#define P_I2C_M_0_SLAVE_ADDR 		CBUS_REG_ADDR(I2C_M_0_SLAVE_ADDR)
+#define P_I2C_M_0_TOKEN_LIST0 		CBUS_REG_ADDR(I2C_M_0_TOKEN_LIST0)
+#define P_I2C_M_0_TOKEN_LIST1 		CBUS_REG_ADDR(I2C_M_0_TOKEN_LIST1)
+#define P_I2C_M_0_WDATA_REG0 		CBUS_REG_ADDR(I2C_M_0_WDATA_REG0)
+#define P_I2C_M_0_WDATA_REG1 		CBUS_REG_ADDR(I2C_M_0_WDATA_REG1)
+#define P_I2C_M_0_RDATA_REG0 		CBUS_REG_ADDR(I2C_M_0_RDATA_REG0)
+#define P_I2C_M_0_RDATA_REG1 		CBUS_REG_ADDR(I2C_M_0_RDATA_REG1)
+#define P_I2C_S_CONTROL_REG 		CBUS_REG_ADDR(I2C_S_CONTROL_REG)
+#define P_I2C_S_SEND_REG 		CBUS_REG_ADDR(I2C_S_SEND_REG)
+#define P_I2C_S_RECV_REG 		CBUS_REG_ADDR(I2C_S_RECV_REG)
+#define P_I2C_S_CNTL1_REG 		CBUS_REG_ADDR(I2C_S_CNTL1_REG)
+#define P_PWM_PWM_A 		CBUS_REG_ADDR(PWM_PWM_A)
+#define P_PWM_PWM_B 		CBUS_REG_ADDR(PWM_PWM_B)
+#define P_PWM_MISC_REG_AB 		CBUS_REG_ADDR(PWM_MISC_REG_AB)
+#define P_PWM_DELTA_SIGMA_AB 		CBUS_REG_ADDR(PWM_DELTA_SIGMA_AB)
+#define P_ATAPI_IDEREG0 		CBUS_REG_ADDR(ATAPI_IDEREG0)
+#define P_ATAPI_IDEREG1 		CBUS_REG_ADDR(ATAPI_IDEREG1)
+#define P_ATAPI_IDEREG2 		CBUS_REG_ADDR(ATAPI_IDEREG2)
+#define P_ATAPI_CYCTIME 		CBUS_REG_ADDR(ATAPI_CYCTIME)
+#define P_ATAPI_IDETIME 		CBUS_REG_ADDR(ATAPI_IDETIME)
+#define P_ATAPI_PIO_TIMING 		CBUS_REG_ADDR(ATAPI_PIO_TIMING)
+#define P_ATAPI_TABLE_ADD_REG 		CBUS_REG_ADDR(ATAPI_TABLE_ADD_REG)
+#define P_ATAPI_IDEREG3 		CBUS_REG_ADDR(ATAPI_IDEREG3)
+#define P_ATAPI_UDMA_REG0 		CBUS_REG_ADDR(ATAPI_UDMA_REG0)
+#define P_ATAPI_UDMA_REG1 		CBUS_REG_ADDR(ATAPI_UDMA_REG1)
+#define P_TRANS_PWMA_REG0 		CBUS_REG_ADDR(TRANS_PWMA_REG0)
+#define P_TRANS_PWMA_REG1 		CBUS_REG_ADDR(TRANS_PWMA_REG1)
+#define P_TRANS_PWMA_MUX0 		CBUS_REG_ADDR(TRANS_PWMA_MUX0)
+#define P_TRANS_PWMA_MUX1 		CBUS_REG_ADDR(TRANS_PWMA_MUX1)
+#define P_TRANS_PWMA_MUX2 		CBUS_REG_ADDR(TRANS_PWMA_MUX2)
+#define P_TRANS_PWMA_MUX3 		CBUS_REG_ADDR(TRANS_PWMA_MUX3)
+#define P_TRANS_PWMA_MUX4 		CBUS_REG_ADDR(TRANS_PWMA_MUX4)
+#define P_TRANS_PWMA_MUX5 		CBUS_REG_ADDR(TRANS_PWMA_MUX5)
+#define P_TRANS_PWMB_REG0 		CBUS_REG_ADDR(TRANS_PWMB_REG0)
+#define P_TRANS_PWMB_REG1 		CBUS_REG_ADDR(TRANS_PWMB_REG1)
+#define P_TRANS_PWMB_MUX0 		CBUS_REG_ADDR(TRANS_PWMB_MUX0)
+#define P_TRANS_PWMB_MUX1 		CBUS_REG_ADDR(TRANS_PWMB_MUX1)
+#define P_TRANS_PWMB_MUX2 		CBUS_REG_ADDR(TRANS_PWMB_MUX2)
+#define P_TRANS_PWMB_MUX3 		CBUS_REG_ADDR(TRANS_PWMB_MUX3)
+#define P_TRANS_PWMB_MUX4 		CBUS_REG_ADDR(TRANS_PWMB_MUX4)
+#define P_TRANS_PWMB_MUX5 		CBUS_REG_ADDR(TRANS_PWMB_MUX5)
+#define P_NAND_START 		CBUS_REG_ADDR(NAND_START)
+#define P_NAND_ADR_CMD 		CBUS_REG_ADDR(NAND_ADR_CMD)
+#define P_NAND_ADR_STS 		CBUS_REG_ADDR(NAND_ADR_STS)
+#define P_NAND_END 		CBUS_REG_ADDR(NAND_END)
+#define P_PWM_PWM_C 		CBUS_REG_ADDR(PWM_PWM_C)
+#define P_PWM_PWM_D 		CBUS_REG_ADDR(PWM_PWM_D)
+#define P_PWM_MISC_REG_CD 		CBUS_REG_ADDR(PWM_MISC_REG_CD)
+#define P_PWM_DELTA_SIGMA_CD 		CBUS_REG_ADDR(PWM_DELTA_SIGMA_CD)
+#define P_SAR_ADC_REG0 		CBUS_REG_ADDR(SAR_ADC_REG0)
+#define P_SAR_ADC_CHAN_LIST 		CBUS_REG_ADDR(SAR_ADC_CHAN_LIST)
+#define P_SAR_ADC_AVG_CNTL 		CBUS_REG_ADDR(SAR_ADC_AVG_CNTL)
+#define P_SAR_ADC_REG3 		CBUS_REG_ADDR(SAR_ADC_REG3)
+#define P_SAR_ADC_DELAY 		CBUS_REG_ADDR(SAR_ADC_DELAY)
+#define P_SAR_ADC_LAST_RD 		CBUS_REG_ADDR(SAR_ADC_LAST_RD)
+#define P_SAR_ADC_FIFO_RD 		CBUS_REG_ADDR(SAR_ADC_FIFO_RD)
+#define P_SAR_ADC_AUX_SW 		CBUS_REG_ADDR(SAR_ADC_AUX_SW)
+#define P_SAR_ADC_CHAN_10_SW 		CBUS_REG_ADDR(SAR_ADC_CHAN_10_SW)
+#define P_SAR_ADC_DETECT_IDLE_SW 		CBUS_REG_ADDR(SAR_ADC_DETECT_IDLE_SW)
+#define P_SAR_ADC_DELTA_10 		CBUS_REG_ADDR(SAR_ADC_DELTA_10)
+#define P_CTOUCH_REG0 		CBUS_REG_ADDR(CTOUCH_REG0)
+#define P_CTOUCH_REG1 		CBUS_REG_ADDR(CTOUCH_REG1)
+#define P_CTOUCH_FIFO 		CBUS_REG_ADDR(CTOUCH_FIFO)
+#define P_CTOUCH_REG3 		CBUS_REG_ADDR(CTOUCH_REG3)
+#define P_CTOUCH_INIT_CLK0 		CBUS_REG_ADDR(CTOUCH_INIT_CLK0)
+#define P_CTOUCH_INIT_CLK1 		CBUS_REG_ADDR(CTOUCH_INIT_CLK1)
+#define P_CTOUCH_REG6 		CBUS_REG_ADDR(CTOUCH_REG6)
+#define P_CTOUCH_GND_SW_MASK 		CBUS_REG_ADDR(CTOUCH_GND_SW_MASK)
+#define P_CTOUCH_MSR_TB_SEL 		CBUS_REG_ADDR(CTOUCH_MSR_TB_SEL)
+#define P_CTOUCH_CAP_THRESH0 		CBUS_REG_ADDR(CTOUCH_CAP_THRESH0)
+#define P_CTOUCH_CAP_THRESH1 		CBUS_REG_ADDR(CTOUCH_CAP_THRESH1)
+#define P_CTOUCH_CHAN_LIST0 		CBUS_REG_ADDR(CTOUCH_CHAN_LIST0)
+#define P_CTOUCH_CHAN_LIST1 		CBUS_REG_ADDR(CTOUCH_CHAN_LIST1)
+#define P_CTOUCH_MSR_TB0 		CBUS_REG_ADDR(CTOUCH_MSR_TB0)
+#define P_CTOUCH_MSR_TB1 		CBUS_REG_ADDR(CTOUCH_MSR_TB1)
+#define P_CTOUCH_REG15 		CBUS_REG_ADDR(CTOUCH_REG15)
+#define P_UART2_WFIFO 		CBUS_REG_ADDR(UART2_WFIFO)
+#define P_UART2_RFIFO 		CBUS_REG_ADDR(UART2_RFIFO)
+#define P_UART2_CONTROL 		CBUS_REG_ADDR(UART2_CONTROL)
+#define P_UART2_STATUS 		CBUS_REG_ADDR(UART2_STATUS)
+#define P_UART2_MISC 		CBUS_REG_ADDR(UART2_MISC)
+#define P_UART2_REG5 		CBUS_REG_ADDR(UART2_REG5)
+#define P_UART3_WFIFO 		CBUS_REG_ADDR(UART3_WFIFO)
+#define P_UART3_RFIFO 		CBUS_REG_ADDR(UART3_RFIFO)
+#define P_UART3_CONTROL 		CBUS_REG_ADDR(UART3_CONTROL)
+#define P_UART3_STATUS 		CBUS_REG_ADDR(UART3_STATUS)
+#define P_UART3_MISC 		CBUS_REG_ADDR(UART3_MISC)
+#define P_UART3_REG5 		CBUS_REG_ADDR(UART3_REG5)
+#define P_RTC_ADDR0 		CBUS_REG_ADDR(RTC_ADDR0)
+#define P_RTC_ADDR1 		CBUS_REG_ADDR(RTC_ADDR1)
+#define P_RTC_ADDR2 		CBUS_REG_ADDR(RTC_ADDR2)
+#define P_RTC_ADDR3 		CBUS_REG_ADDR(RTC_ADDR3)
+#define P_RTC_ADDR4 		CBUS_REG_ADDR(RTC_ADDR4)
+#define P_MSR_CLK_DUTY 		CBUS_REG_ADDR(MSR_CLK_DUTY)
+#define P_MSR_CLK_REG0 		CBUS_REG_ADDR(MSR_CLK_REG0)
+#define P_MSR_CLK_REG1 		CBUS_REG_ADDR(MSR_CLK_REG1)
+#define P_MSR_CLK_REG2 		CBUS_REG_ADDR(MSR_CLK_REG2)
+#define P_LED_PWM_REG0 		CBUS_REG_ADDR(LED_PWM_REG0)
+#define P_LED_PWM_REG1 		CBUS_REG_ADDR(LED_PWM_REG1)
+#define P_LED_PWM_REG2 		CBUS_REG_ADDR(LED_PWM_REG2)
+#define P_LED_PWM_REG3 		CBUS_REG_ADDR(LED_PWM_REG3)
+#define P_LED_PWM_REG4 		CBUS_REG_ADDR(LED_PWM_REG4)
+#define P_LED_PWM_REG5 		CBUS_REG_ADDR(LED_PWM_REG5)
+#define P_LED_PWM_REG6 		CBUS_REG_ADDR(LED_PWM_REG6)
+#define P_VGHL_PWM_REG0 		CBUS_REG_ADDR(VGHL_PWM_REG0)
+#define P_VGHL_PWM_REG1 		CBUS_REG_ADDR(VGHL_PWM_REG1)
+#define P_VGHL_PWM_REG2 		CBUS_REG_ADDR(VGHL_PWM_REG2)
+#define P_VGHL_PWM_REG3 		CBUS_REG_ADDR(VGHL_PWM_REG3)
+#define P_VGHL_PWM_REG4 		CBUS_REG_ADDR(VGHL_PWM_REG4)
+#define P_VGHL_PWM_REG5 		CBUS_REG_ADDR(VGHL_PWM_REG5)
+#define P_VGHL_PWM_REG6 		CBUS_REG_ADDR(VGHL_PWM_REG6)
+#define P_I2C_M_1_CONTROL_REG 		CBUS_REG_ADDR(I2C_M_1_CONTROL_REG)
+#define P_I2C_M_1_SLAVE_ADDR 		CBUS_REG_ADDR(I2C_M_1_SLAVE_ADDR)
+#define P_I2C_M_1_TOKEN_LIST0 		CBUS_REG_ADDR(I2C_M_1_TOKEN_LIST0)
+#define P_I2C_M_1_TOKEN_LIST1 		CBUS_REG_ADDR(I2C_M_1_TOKEN_LIST1)
+#define P_I2C_M_1_WDATA_REG0 		CBUS_REG_ADDR(I2C_M_1_WDATA_REG0)
+#define P_I2C_M_1_WDATA_REG1 		CBUS_REG_ADDR(I2C_M_1_WDATA_REG1)
+#define P_I2C_M_1_RDATA_REG0 		CBUS_REG_ADDR(I2C_M_1_RDATA_REG0)
+#define P_I2C_M_1_RDATA_REG1 		CBUS_REG_ADDR(I2C_M_1_RDATA_REG1)
+#define P_I2C_M_2_CONTROL_REG 		CBUS_REG_ADDR(I2C_M_2_CONTROL_REG)
+#define P_I2C_M_2_SLAVE_ADDR 		CBUS_REG_ADDR(I2C_M_2_SLAVE_ADDR)
+#define P_I2C_M_2_TOKEN_LIST0 		CBUS_REG_ADDR(I2C_M_2_TOKEN_LIST0)
+#define P_I2C_M_2_TOKEN_LIST1 		CBUS_REG_ADDR(I2C_M_2_TOKEN_LIST1)
+#define P_I2C_M_2_WDATA_REG0 		CBUS_REG_ADDR(I2C_M_2_WDATA_REG0)
+#define P_I2C_M_2_WDATA_REG1 		CBUS_REG_ADDR(I2C_M_2_WDATA_REG1)
+#define P_I2C_M_2_RDATA_REG0 		CBUS_REG_ADDR(I2C_M_2_RDATA_REG0)
+#define P_I2C_M_2_RDATA_REG1 		CBUS_REG_ADDR(I2C_M_2_RDATA_REG1)
+#define P_BT_CTRL 		CBUS_REG_ADDR(BT_CTRL)
+#define P_BT_VBISTART 		CBUS_REG_ADDR(BT_VBISTART)
+#define P_BT_VBIEND 		CBUS_REG_ADDR(BT_VBIEND)
+#define P_BT_FIELDSADR 		CBUS_REG_ADDR(BT_FIELDSADR)
+#define P_BT_LINECTRL 		CBUS_REG_ADDR(BT_LINECTRL)
+#define P_BT_VIDEOSTART 		CBUS_REG_ADDR(BT_VIDEOSTART)
+#define P_BT_VIDEOEND 		CBUS_REG_ADDR(BT_VIDEOEND)
+#define P_BT_SLICELINE0 		CBUS_REG_ADDR(BT_SLICELINE0)
+#define P_BT_SLICELINE1 		CBUS_REG_ADDR(BT_SLICELINE1)
+#define P_BT_PORT_CTRL 		CBUS_REG_ADDR(BT_PORT_CTRL)
+#define P_BT_SWAP_CTRL 		CBUS_REG_ADDR(BT_SWAP_CTRL)
+#define P_BT_ANCISADR 		CBUS_REG_ADDR(BT_ANCISADR)
+#define P_BT_ANCIEADR 		CBUS_REG_ADDR(BT_ANCIEADR)
+#define P_BT_AFIFO_CTRL 		CBUS_REG_ADDR(BT_AFIFO_CTRL)
+#define P_BT_601_CTRL0 		CBUS_REG_ADDR(BT_601_CTRL0)
+#define P_BT_601_CTRL1 		CBUS_REG_ADDR(BT_601_CTRL1)
+#define P_BT_601_CTRL2 		CBUS_REG_ADDR(BT_601_CTRL2)
+#define P_BT_601_CTRL3 		CBUS_REG_ADDR(BT_601_CTRL3)
+#define P_BT_FIELD_LUMA 		CBUS_REG_ADDR(BT_FIELD_LUMA)
+#define P_BT_RAW_CTRL 		CBUS_REG_ADDR(BT_RAW_CTRL)
+#define P_BT_STATUS 		CBUS_REG_ADDR(BT_STATUS)
+#define P_BT_INT_CTRL 		CBUS_REG_ADDR(BT_INT_CTRL)
+#define P_BT_ANCI_STATUS 		CBUS_REG_ADDR(BT_ANCI_STATUS)
+#define P_BT_VLINE_STATUS 		CBUS_REG_ADDR(BT_VLINE_STATUS)
+#define P_BT_AFIFO_PTR 		CBUS_REG_ADDR(BT_AFIFO_PTR)
+#define P_BT_JPEGBYTENUM 		CBUS_REG_ADDR(BT_JPEGBYTENUM)
+#define P_BT_ERR_CNT 		CBUS_REG_ADDR(BT_ERR_CNT)
+#define P_BT_JPEG_STATUS0 		CBUS_REG_ADDR(BT_JPEG_STATUS0)
+#define P_BT_JPEG_STATUS1 		CBUS_REG_ADDR(BT_JPEG_STATUS1)
+#define P_BT_LCNT_STATUS 		CBUS_REG_ADDR(BT_LCNT_STATUS)
+#define P_BT_PCNT_STATUS 		CBUS_REG_ADDR(BT_PCNT_STATUS)
+#define P_BT656_ADDR_END 		CBUS_REG_ADDR(BT656_ADDR_END)
+#define P_NDMA_CNTL_REG0 		CBUS_REG_ADDR(NDMA_CNTL_REG0)
+#define P_NDMA_TABLE_ADD_REG 		CBUS_REG_ADDR(NDMA_TABLE_ADD_REG)
+#define P_NDMA_TDES_KEY_LO 		CBUS_REG_ADDR(NDMA_TDES_KEY_LO)
+#define P_NDMA_TDES_KEY_HI 		CBUS_REG_ADDR(NDMA_TDES_KEY_HI)
+#define P_NDMA_TDES_CONTROL 		CBUS_REG_ADDR(NDMA_TDES_CONTROL)
+#define P_NDMA_AES_CONTROL 		CBUS_REG_ADDR(NDMA_AES_CONTROL)
+#define P_NDMA_AES_RK_FIFO 		CBUS_REG_ADDR(NDMA_AES_RK_FIFO)
+#define P_NDMA_CRC_OUT 		CBUS_REG_ADDR(NDMA_CRC_OUT)
+#define P_NDMA_THREAD_REG 		CBUS_REG_ADDR(NDMA_THREAD_REG)
+#define P_NDMA_THREAD_TABLE_START0 		CBUS_REG_ADDR(NDMA_THREAD_TABLE_START0)
+#define P_NDMA_THREAD_TABLE_CURR0 		CBUS_REG_ADDR(NDMA_THREAD_TABLE_CURR0)
+#define P_NDMA_THREAD_TABLE_END0 		CBUS_REG_ADDR(NDMA_THREAD_TABLE_END0)
+#define P_NDMA_THREAD_TABLE_START1 		CBUS_REG_ADDR(NDMA_THREAD_TABLE_START1)
+#define P_NDMA_THREAD_TABLE_CURR1 		CBUS_REG_ADDR(NDMA_THREAD_TABLE_CURR1)
+#define P_NDMA_THREAD_TABLE_END1 		CBUS_REG_ADDR(NDMA_THREAD_TABLE_END1)
+#define P_NDMA_THREAD_TABLE_START2 		CBUS_REG_ADDR(NDMA_THREAD_TABLE_START2)
+#define P_NDMA_THREAD_TABLE_CURR2 		CBUS_REG_ADDR(NDMA_THREAD_TABLE_CURR2)
+#define P_NDMA_THREAD_TABLE_END2 		CBUS_REG_ADDR(NDMA_THREAD_TABLE_END2)
+#define P_NDMA_THREAD_TABLE_START3 		CBUS_REG_ADDR(NDMA_THREAD_TABLE_START3)
+#define P_NDMA_THREAD_TABLE_CURR3 		CBUS_REG_ADDR(NDMA_THREAD_TABLE_CURR3)
+#define P_NDMA_THREAD_TABLE_END3 		CBUS_REG_ADDR(NDMA_THREAD_TABLE_END3)
+#define P_NDMA_CNTL_REG1 		CBUS_REG_ADDR(NDMA_CNTL_REG1)
+#define P_STREAM_EVENT_INFO 		CBUS_REG_ADDR(STREAM_EVENT_INFO)
+#define P_STREAM_OUTPUT_CONFIG 		CBUS_REG_ADDR(STREAM_OUTPUT_CONFIG)
+#define P_C_D_BUS_CONTROL 		CBUS_REG_ADDR(C_D_BUS_CONTROL)
+#define P_C_DATA 		CBUS_REG_ADDR(C_DATA)
+#define P_STREAM_BUS_CONFIG 		CBUS_REG_ADDR(STREAM_BUS_CONFIG)
+#define P_STREAM_DATA_IN_CONFIG 		CBUS_REG_ADDR(STREAM_DATA_IN_CONFIG)
+#define P_STREAM_WAIT_IRQ_CONFIG 		CBUS_REG_ADDR(STREAM_WAIT_IRQ_CONFIG)
+#define P_STREAM_EVENT_CTL 		CBUS_REG_ADDR(STREAM_EVENT_CTL)
+#define P_CMD_ARGUMENT 		CBUS_REG_ADDR(CMD_ARGUMENT)
+#define P_CMD_SEND 		CBUS_REG_ADDR(CMD_SEND)
+#define P_SDIO_CONFIG 		CBUS_REG_ADDR(SDIO_CONFIG)
+#define P_SDIO_STATUS_IRQ 		CBUS_REG_ADDR(SDIO_STATUS_IRQ)
+#define P_SDIO_IRQ_CONFIG 		CBUS_REG_ADDR(SDIO_IRQ_CONFIG)
+#define P_SDIO_MULT_CONFIG 		CBUS_REG_ADDR(SDIO_MULT_CONFIG)
+#define P_SDIO_M_ADDR 		CBUS_REG_ADDR(SDIO_M_ADDR)
+#define P_SDIO_EXTENSION 		CBUS_REG_ADDR(SDIO_EXTENSION)
+#define P_ASYNC_FIFO_REG0 		CBUS_REG_ADDR(ASYNC_FIFO_REG0)
+#define P_ASYNC_FIFO_REG1 		CBUS_REG_ADDR(ASYNC_FIFO_REG1)
+#define P_ASYNC_FIFO_REG2 		CBUS_REG_ADDR(ASYNC_FIFO_REG2)
+#define P_ASYNC_FIFO_REG3 		CBUS_REG_ADDR(ASYNC_FIFO_REG3)
+#define P_ASYNC_FIFO2_REG0 		CBUS_REG_ADDR(ASYNC_FIFO2_REG0)
+#define P_ASYNC_FIFO2_REG1 		CBUS_REG_ADDR(ASYNC_FIFO2_REG1)
+#define P_ASYNC_FIFO2_REG2 		CBUS_REG_ADDR(ASYNC_FIFO2_REG2)
+#define P_ASYNC_FIFO2_REG3 		CBUS_REG_ADDR(ASYNC_FIFO2_REG3)
+#define P_SDIO_AHB_CBUS_CTRL 		CBUS_REG_ADDR(SDIO_AHB_CBUS_CTRL)
+#define P_SDIO_AHB_CBUS_M_DATA 		CBUS_REG_ADDR(SDIO_AHB_CBUS_M_DATA)
+#define P_SPI_FLASH_CMD 		CBUS_REG_ADDR(SPI_FLASH_CMD)
+#define P_SPI_FLASH_ADDR 		CBUS_REG_ADDR(SPI_FLASH_ADDR)
+#define P_SPI_FLASH_CTRL 		CBUS_REG_ADDR(SPI_FLASH_CTRL)
+#define P_SPI_FLASH_CTRL1 		CBUS_REG_ADDR(SPI_FLASH_CTRL1)
+#define P_SPI_FLASH_STATUS 		CBUS_REG_ADDR(SPI_FLASH_STATUS)
+#define P_SPI_FLASH_CTRL2 		CBUS_REG_ADDR(SPI_FLASH_CTRL2)
+#define P_SPI_FLASH_CLOCK 		CBUS_REG_ADDR(SPI_FLASH_CLOCK)
+#define P_SPI_FLASH_USER 		CBUS_REG_ADDR(SPI_FLASH_USER)
+#define P_SPI_FLASH_USER1 		CBUS_REG_ADDR(SPI_FLASH_USER1)
+#define P_SPI_FLASH_USER2 		CBUS_REG_ADDR(SPI_FLASH_USER2)
+#define P_SPI_FLASH_USER3 		CBUS_REG_ADDR(SPI_FLASH_USER3)
+#define P_SPI_FLASH_USER4 		CBUS_REG_ADDR(SPI_FLASH_USER4)
+#define P_SPI_FLASH_SLAVE 		CBUS_REG_ADDR(SPI_FLASH_SLAVE)
+#define P_SPI_FLASH_SLAVE1 		CBUS_REG_ADDR(SPI_FLASH_SLAVE1)
+#define P_SPI_FLASH_SLAVE2 		CBUS_REG_ADDR(SPI_FLASH_SLAVE2)
+#define P_SPI_FLASH_SLAVE3 		CBUS_REG_ADDR(SPI_FLASH_SLAVE3)
+#define P_SPI_FLASH_C0 		CBUS_REG_ADDR(SPI_FLASH_C0)
+#define P_SPI_FLASH_C1 		CBUS_REG_ADDR(SPI_FLASH_C1)
+#define P_SPI_FLASH_C2 		CBUS_REG_ADDR(SPI_FLASH_C2)
+#define P_SPI_FLASH_C3 		CBUS_REG_ADDR(SPI_FLASH_C3)
+#define P_SPI_FLASH_C4 		CBUS_REG_ADDR(SPI_FLASH_C4)
+#define P_SPI_FLASH_C5 		CBUS_REG_ADDR(SPI_FLASH_C5)
+#define P_SPI_FLASH_C6 		CBUS_REG_ADDR(SPI_FLASH_C6)
+#define P_SPI_FLASH_C7 		CBUS_REG_ADDR(SPI_FLASH_C7)
+#define P_SPI_FLASH_B8 		CBUS_REG_ADDR(SPI_FLASH_B8)
+#define P_SPI_FLASH_B9 		CBUS_REG_ADDR(SPI_FLASH_B9)
+#define P_SPI_FLASH_B10 		CBUS_REG_ADDR(SPI_FLASH_B10)
+#define P_SPI_FLASH_B11 		CBUS_REG_ADDR(SPI_FLASH_B11)
+#define P_SPI_FLASH_B12 		CBUS_REG_ADDR(SPI_FLASH_B12)
+#define P_SPI_FLASH_B13 		CBUS_REG_ADDR(SPI_FLASH_B13)
+#define P_SPI_FLASH_B14 		CBUS_REG_ADDR(SPI_FLASH_B14)
+#define P_SPI_FLASH_B15 		CBUS_REG_ADDR(SPI_FLASH_B15)
+#define P_SPICC_RXDATA 		CBUS_REG_ADDR(SPICC_RXDATA)
+#define P_SPICC_TXDATA 		CBUS_REG_ADDR(SPICC_TXDATA)
+#define P_SPICC_CONREG 		CBUS_REG_ADDR(SPICC_CONREG)
+#define P_SPICC_INTREG 		CBUS_REG_ADDR(SPICC_INTREG)
+#define P_SPICC_DMAREG 		CBUS_REG_ADDR(SPICC_DMAREG)
+#define P_SPICC_STATREG 		CBUS_REG_ADDR(SPICC_STATREG)
+#define P_SPICC_PERIODREG 		CBUS_REG_ADDR(SPICC_PERIODREG)
+#define P_SPICC_TESTREG 		CBUS_REG_ADDR(SPICC_TESTREG)
+#define P_SPICC_DRADDR 		CBUS_REG_ADDR(SPICC_DRADDR)
+#define P_SPICC_DWADDR 		CBUS_REG_ADDR(SPICC_DWADDR)
+#define P_SD_REG0_ARGU 		CBUS_REG_ADDR(SD_REG0_ARGU)
+#define P_SD_REG1_SEND 		CBUS_REG_ADDR(SD_REG1_SEND)
+#define P_SD_REG2_CNTL 		CBUS_REG_ADDR(SD_REG2_CNTL)
+#define P_SD_REG3_STAT 		CBUS_REG_ADDR(SD_REG3_STAT)
+#define P_SD_REG4_CLKC 		CBUS_REG_ADDR(SD_REG4_CLKC)
+#define P_SD_REG5_ADDR 		CBUS_REG_ADDR(SD_REG5_ADDR)
+#define P_SD_REG6_PDMA 		CBUS_REG_ADDR(SD_REG6_PDMA)
+#define P_SD_REG7_MISC 		CBUS_REG_ADDR(SD_REG7_MISC)
+#define P_SD_REG8_DATA 		CBUS_REG_ADDR(SD_REG8_DATA)
+#define P_SD_REG9_ICTL 		CBUS_REG_ADDR(SD_REG9_ICTL)
+#define P_SD_REGA_ISTA 		CBUS_REG_ADDR(SD_REGA_ISTA)
+#define P_SD_REGB_SRST 		CBUS_REG_ADDR(SD_REGB_SRST)
+#define P_ISA_DEBUG_REG0 		CBUS_REG_ADDR(ISA_DEBUG_REG0)
+#define P_ISA_DEBUG_REG1 		CBUS_REG_ADDR(ISA_DEBUG_REG1)
+#define P_ISA_DEBUG_REG2 		CBUS_REG_ADDR(ISA_DEBUG_REG2)
+#define P_ISA_PLL_CLK_SIM0 		CBUS_REG_ADDR(ISA_PLL_CLK_SIM0)
+#define P_ISA_CNTL_REG0 		CBUS_REG_ADDR(ISA_CNTL_REG0)
+#define P_MEDIA_CPU_IRQ_IN0_INTR_STAT 		CBUS_REG_ADDR(MEDIA_CPU_IRQ_IN0_INTR_STAT)
+#define P_MEDIA_CPU_IRQ_IN0_INTR_STAT_CLR 		CBUS_REG_ADDR(MEDIA_CPU_IRQ_IN0_INTR_STAT_CLR)
+#define P_MEDIA_CPU_IRQ_IN0_INTR_MASK 		CBUS_REG_ADDR(MEDIA_CPU_IRQ_IN0_INTR_MASK)
+#define P_MEDIA_CPU_IRQ_IN0_INTR_FIRQ_SEL 		CBUS_REG_ADDR(MEDIA_CPU_IRQ_IN0_INTR_FIRQ_SEL)
+#define P_MEDIA_CPU_IRQ_IN1_INTR_STAT 		CBUS_REG_ADDR(MEDIA_CPU_IRQ_IN1_INTR_STAT)
+#define P_MEDIA_CPU_IRQ_IN1_INTR_STAT_CLR 		CBUS_REG_ADDR(MEDIA_CPU_IRQ_IN1_INTR_STAT_CLR)
+#define P_MEDIA_CPU_IRQ_IN1_INTR_MASK 		CBUS_REG_ADDR(MEDIA_CPU_IRQ_IN1_INTR_MASK)
+#define P_MEDIA_CPU_IRQ_IN1_INTR_FIRQ_SEL 		CBUS_REG_ADDR(MEDIA_CPU_IRQ_IN1_INTR_FIRQ_SEL)
+#define P_MEDIA_CPU_IRQ_IN2_INTR_STAT 		CBUS_REG_ADDR(MEDIA_CPU_IRQ_IN2_INTR_STAT)
+#define P_MEDIA_CPU_IRQ_IN2_INTR_STAT_CLR 		CBUS_REG_ADDR(MEDIA_CPU_IRQ_IN2_INTR_STAT_CLR)
+#define P_MEDIA_CPU_IRQ_IN2_INTR_MASK 		CBUS_REG_ADDR(MEDIA_CPU_IRQ_IN2_INTR_MASK)
+#define P_MEDIA_CPU_IRQ_IN2_INTR_FIRQ_SEL 		CBUS_REG_ADDR(MEDIA_CPU_IRQ_IN2_INTR_FIRQ_SEL)
+#define P_MEDIA_CPU_IRQ_IN3_INTR_STAT 		CBUS_REG_ADDR(MEDIA_CPU_IRQ_IN3_INTR_STAT)
+#define P_MEDIA_CPU_IRQ_IN3_INTR_STAT_CLR 		CBUS_REG_ADDR(MEDIA_CPU_IRQ_IN3_INTR_STAT_CLR)
+#define P_MEDIA_CPU_IRQ_IN3_INTR_MASK 		CBUS_REG_ADDR(MEDIA_CPU_IRQ_IN3_INTR_MASK)
+#define P_MEDIA_CPU_IRQ_IN3_INTR_FIRQ_SEL 		CBUS_REG_ADDR(MEDIA_CPU_IRQ_IN3_INTR_FIRQ_SEL)
+#define P_GPIO_INTR_EDGE_POL 		CBUS_REG_ADDR(GPIO_INTR_EDGE_POL)
+#define P_GPIO_INTR_GPIO_SEL0 		CBUS_REG_ADDR(GPIO_INTR_GPIO_SEL0)
+#define P_GPIO_INTR_GPIO_SEL1 		CBUS_REG_ADDR(GPIO_INTR_GPIO_SEL1)
+#define P_GPIO_INTR_FILTER_SEL0 		CBUS_REG_ADDR(GPIO_INTR_FILTER_SEL0)
+#define P_GLOBAL_INTR_DISABLE 		CBUS_REG_ADDR(GLOBAL_INTR_DISABLE)
+#define P_WATCHDOG_TC 		CBUS_REG_ADDR(WATCHDOG_TC)
+#define P_WATCHDOG_RESET 		CBUS_REG_ADDR(WATCHDOG_RESET)
+#define P_AHB_ARBITER_REG 		CBUS_REG_ADDR(AHB_ARBITER_REG)
+#define P_AHB_ARBDEC_REG 		CBUS_REG_ADDR(AHB_ARBDEC_REG)
+#define P_AHB_ARBITER2_REG 		CBUS_REG_ADDR(AHB_ARBITER2_REG)
+#define P_DEVICE_MMCP_CNTL 		CBUS_REG_ADDR(DEVICE_MMCP_CNTL)
+#define P_AUDIO_MMCP_CNTL 		CBUS_REG_ADDR(AUDIO_MMCP_CNTL)
+#define P_ISA_BIST_REG0 		CBUS_REG_ADDR(ISA_BIST_REG0)
+#define P_ISA_BIST_REG1 		CBUS_REG_ADDR(ISA_BIST_REG1)
+#define P_ISA_BIST_REG2 		CBUS_REG_ADDR(ISA_BIST_REG2)
+#define P_ISA_BIST_REG3 		CBUS_REG_ADDR(ISA_BIST_REG3)
+#define P_ISA_BIST_REG4 		CBUS_REG_ADDR(ISA_BIST_REG4)
+#define P_ISA_BIST_REG5 		CBUS_REG_ADDR(ISA_BIST_REG5)
+#define P_ISA_BIST_REG6 		CBUS_REG_ADDR(ISA_BIST_REG6)
+#define P_ISA_TIMER_MUX 		CBUS_REG_ADDR(ISA_TIMER_MUX)
+#define P_ISA_TIMERA 		CBUS_REG_ADDR(ISA_TIMERA)
+#define P_ISA_TIMERB 		CBUS_REG_ADDR(ISA_TIMERB)
+#define P_ISA_TIMERC 		CBUS_REG_ADDR(ISA_TIMERC)
+#define P_ISA_TIMERD 		CBUS_REG_ADDR(ISA_TIMERD)
+#define P_ISA_TIMERE 		CBUS_REG_ADDR(ISA_TIMERE)
+#define P_FBUF_ADDR 		CBUS_REG_ADDR(FBUF_ADDR)
+#define P_SDRAM_CTL0 		CBUS_REG_ADDR(SDRAM_CTL0)
+#define P_SDRAM_CTL2 		CBUS_REG_ADDR(SDRAM_CTL2)
+#define P_MEDIA_CPU_CTL 		CBUS_REG_ADDR(MEDIA_CPU_CTL)
+#define P_SDRAM_CTL4 		CBUS_REG_ADDR(SDRAM_CTL4)
+#define P_SDRAM_CTL5 		CBUS_REG_ADDR(SDRAM_CTL5)
+#define P_SDRAM_CTL6 		CBUS_REG_ADDR(SDRAM_CTL6)
+#define P_SDRAM_CTL7 		CBUS_REG_ADDR(SDRAM_CTL7)
+#define P_SDRAM_CTL8 		CBUS_REG_ADDR(SDRAM_CTL8)
+#define P_AHB_MP4_MC_CTL 		CBUS_REG_ADDR(AHB_MP4_MC_CTL)
+#define P_MEDIA_CPU_PCR 		CBUS_REG_ADDR(MEDIA_CPU_PCR)
+#define P_ABUF_WR_CTL0 		CBUS_REG_ADDR(ABUF_WR_CTL0)
+#define P_ABUF_WR_CTL1 		CBUS_REG_ADDR(ABUF_WR_CTL1)
+#define P_ABUF_WR_CTL2 		CBUS_REG_ADDR(ABUF_WR_CTL2)
+#define P_ABUF_WR_CTL3 		CBUS_REG_ADDR(ABUF_WR_CTL3)
+#define P_ABUF_RD_CTL0 		CBUS_REG_ADDR(ABUF_RD_CTL0)
+#define P_ABUF_RD_CTL1 		CBUS_REG_ADDR(ABUF_RD_CTL1)
+#define P_ABUF_RD_CTL2 		CBUS_REG_ADDR(ABUF_RD_CTL2)
+#define P_ABUF_RD_CTL3 		CBUS_REG_ADDR(ABUF_RD_CTL3)
+#define P_ABUF_ARB_CTL0 		CBUS_REG_ADDR(ABUF_ARB_CTL0)
+#define P_ABUF_FIFO_CTL0 		CBUS_REG_ADDR(ABUF_FIFO_CTL0)
+#define P_AHB_BRIDGE_CNTL_WR 		CBUS_REG_ADDR(AHB_BRIDGE_CNTL_WR)
+#define P_AHB_BRIDGE_REMAP0 		CBUS_REG_ADDR(AHB_BRIDGE_REMAP0)
+#define P_AHB_BRIDGE_REMAP1 		CBUS_REG_ADDR(AHB_BRIDGE_REMAP1)
+#define P_AHB_BRIDGE_REMAP2 		CBUS_REG_ADDR(AHB_BRIDGE_REMAP2)
+#define P_AHB_BRIDGE_REMAP3 		CBUS_REG_ADDR(AHB_BRIDGE_REMAP3)
+#define P_AHB_BRIDGE_CNTL_REG1 		CBUS_REG_ADDR(AHB_BRIDGE_CNTL_REG1)
+#define P_SYS_CPU_0_IRQ_IN0_INTR_STAT 		CBUS_REG_ADDR(SYS_CPU_0_IRQ_IN0_INTR_STAT)
+#define P_SYS_CPU_0_IRQ_IN0_INTR_STAT_CLR 		CBUS_REG_ADDR(SYS_CPU_0_IRQ_IN0_INTR_STAT_CLR)
+#define P_SYS_CPU_0_IRQ_IN0_INTR_MASK 		CBUS_REG_ADDR(SYS_CPU_0_IRQ_IN0_INTR_MASK)
+#define P_SYS_CPU_0_IRQ_IN0_INTR_FIRQ_SEL 		CBUS_REG_ADDR(SYS_CPU_0_IRQ_IN0_INTR_FIRQ_SEL)
+#define P_SYS_CPU_0_IRQ_IN1_INTR_STAT 		CBUS_REG_ADDR(SYS_CPU_0_IRQ_IN1_INTR_STAT)
+#define P_SYS_CPU_0_IRQ_IN1_INTR_STAT_CLR 		CBUS_REG_ADDR(SYS_CPU_0_IRQ_IN1_INTR_STAT_CLR)
+#define P_SYS_CPU_0_IRQ_IN1_INTR_MASK 		CBUS_REG_ADDR(SYS_CPU_0_IRQ_IN1_INTR_MASK)
+#define P_SYS_CPU_0_IRQ_IN1_INTR_FIRQ_SEL 		CBUS_REG_ADDR(SYS_CPU_0_IRQ_IN1_INTR_FIRQ_SEL)
+#define P_SYS_CPU_0_IRQ_IN2_INTR_STAT 		CBUS_REG_ADDR(SYS_CPU_0_IRQ_IN2_INTR_STAT)
+#define P_SYS_CPU_0_IRQ_IN2_INTR_STAT_CLR 		CBUS_REG_ADDR(SYS_CPU_0_IRQ_IN2_INTR_STAT_CLR)
+#define P_SYS_CPU_0_IRQ_IN2_INTR_MASK 		CBUS_REG_ADDR(SYS_CPU_0_IRQ_IN2_INTR_MASK)
+#define P_SYS_CPU_0_IRQ_IN2_INTR_FIRQ_SEL 		CBUS_REG_ADDR(SYS_CPU_0_IRQ_IN2_INTR_FIRQ_SEL)
+#define P_SYS_CPU_0_IRQ_IN3_INTR_STAT 		CBUS_REG_ADDR(SYS_CPU_0_IRQ_IN3_INTR_STAT)
+#define P_SYS_CPU_0_IRQ_IN3_INTR_STAT_CLR 		CBUS_REG_ADDR(SYS_CPU_0_IRQ_IN3_INTR_STAT_CLR)
+#define P_SYS_CPU_0_IRQ_IN3_INTR_MASK 		CBUS_REG_ADDR(SYS_CPU_0_IRQ_IN3_INTR_MASK)
+#define P_SYS_CPU_0_IRQ_IN3_INTR_FIRQ_SEL 		CBUS_REG_ADDR(SYS_CPU_0_IRQ_IN3_INTR_FIRQ_SEL)
+#define P_SYS_CPU_1_IRQ_IN0_INTR_STAT 		CBUS_REG_ADDR(SYS_CPU_1_IRQ_IN0_INTR_STAT)
+#define P_SYS_CPU_1_IRQ_IN0_INTR_STAT_CLR 		CBUS_REG_ADDR(SYS_CPU_1_IRQ_IN0_INTR_STAT_CLR)
+#define P_SYS_CPU_1_IRQ_IN0_INTR_MASK 		CBUS_REG_ADDR(SYS_CPU_1_IRQ_IN0_INTR_MASK)
+#define P_SYS_CPU_1_IRQ_IN0_INTR_FIRQ_SEL 		CBUS_REG_ADDR(SYS_CPU_1_IRQ_IN0_INTR_FIRQ_SEL)
+#define P_SYS_CPU_1_IRQ_IN1_INTR_STAT 		CBUS_REG_ADDR(SYS_CPU_1_IRQ_IN1_INTR_STAT)
+#define P_SYS_CPU_1_IRQ_IN1_INTR_STAT_CLR 		CBUS_REG_ADDR(SYS_CPU_1_IRQ_IN1_INTR_STAT_CLR)
+#define P_SYS_CPU_1_IRQ_IN1_INTR_MASK 		CBUS_REG_ADDR(SYS_CPU_1_IRQ_IN1_INTR_MASK)
+#define P_SYS_CPU_1_IRQ_IN1_INTR_FIRQ_SEL 		CBUS_REG_ADDR(SYS_CPU_1_IRQ_IN1_INTR_FIRQ_SEL)
+#define P_SYS_CPU_1_IRQ_IN2_INTR_STAT 		CBUS_REG_ADDR(SYS_CPU_1_IRQ_IN2_INTR_STAT)
+#define P_SYS_CPU_1_IRQ_IN2_INTR_STAT_CLR 		CBUS_REG_ADDR(SYS_CPU_1_IRQ_IN2_INTR_STAT_CLR)
+#define P_SYS_CPU_1_IRQ_IN2_INTR_MASK 		CBUS_REG_ADDR(SYS_CPU_1_IRQ_IN2_INTR_MASK)
+#define P_SYS_CPU_1_IRQ_IN2_INTR_FIRQ_SEL 		CBUS_REG_ADDR(SYS_CPU_1_IRQ_IN2_INTR_FIRQ_SEL)
+#define P_SYS_CPU_1_IRQ_IN3_INTR_STAT 		CBUS_REG_ADDR(SYS_CPU_1_IRQ_IN3_INTR_STAT)
+#define P_SYS_CPU_1_IRQ_IN3_INTR_STAT_CLR 		CBUS_REG_ADDR(SYS_CPU_1_IRQ_IN3_INTR_STAT_CLR)
+#define P_SYS_CPU_1_IRQ_IN3_INTR_MASK 		CBUS_REG_ADDR(SYS_CPU_1_IRQ_IN3_INTR_MASK)
+#define P_SYS_CPU_1_IRQ_IN3_INTR_FIRQ_SEL 		CBUS_REG_ADDR(SYS_CPU_1_IRQ_IN3_INTR_FIRQ_SEL)
+#define P_MEDIA_CPU_IRQ_IN4_INTR_STAT 		CBUS_REG_ADDR(MEDIA_CPU_IRQ_IN4_INTR_STAT)
+#define P_MEDIA_CPU_IRQ_IN4_INTR_STAT_CLR 		CBUS_REG_ADDR(MEDIA_CPU_IRQ_IN4_INTR_STAT_CLR)
+#define P_MEDIA_CPU_IRQ_IN4_INTR_MASK 		CBUS_REG_ADDR(MEDIA_CPU_IRQ_IN4_INTR_MASK)
+#define P_MEDIA_CPU_IRQ_IN4_INTR_FIRQ_SEL 		CBUS_REG_ADDR(MEDIA_CPU_IRQ_IN4_INTR_FIRQ_SEL)
+#define P_SYS_CPU_0_IRQ_IN4_INTR_STAT 		CBUS_REG_ADDR(SYS_CPU_0_IRQ_IN4_INTR_STAT)
+#define P_SYS_CPU_0_IRQ_IN4_INTR_STAT_CLR 		CBUS_REG_ADDR(SYS_CPU_0_IRQ_IN4_INTR_STAT_CLR)
+#define P_SYS_CPU_0_IRQ_IN4_INTR_MASK 		CBUS_REG_ADDR(SYS_CPU_0_IRQ_IN4_INTR_MASK)
+#define P_SYS_CPU_0_IRQ_IN4_INTR_FIRQ_SEL 		CBUS_REG_ADDR(SYS_CPU_0_IRQ_IN4_INTR_FIRQ_SEL)
+#define P_SYS_CPU_1_IRQ_IN4_INTR_STAT 		CBUS_REG_ADDR(SYS_CPU_1_IRQ_IN4_INTR_STAT)
+#define P_SYS_CPU_1_IRQ_IN4_INTR_STAT_CLR 		CBUS_REG_ADDR(SYS_CPU_1_IRQ_IN4_INTR_STAT_CLR)
+#define P_SYS_CPU_1_IRQ_IN4_INTR_MASK 		CBUS_REG_ADDR(SYS_CPU_1_IRQ_IN4_INTR_MASK)
+#define P_SYS_CPU_1_IRQ_IN4_INTR_FIRQ_SEL 		CBUS_REG_ADDR(SYS_CPU_1_IRQ_IN4_INTR_FIRQ_SEL)
+#define P_IQ_OM_WIDTH 		CBUS_REG_ADDR(IQ_OM_WIDTH)
+#define P_DBG_ADDR_START 		CBUS_REG_ADDR(DBG_ADDR_START)
+#define P_DBG_ADDR_END 		CBUS_REG_ADDR(DBG_ADDR_END)
+#define P_DBG_CTRL 		CBUS_REG_ADDR(DBG_CTRL)
+#define P_DBG_LED 		CBUS_REG_ADDR(DBG_LED)
+#define P_DBG_SWITCH 		CBUS_REG_ADDR(DBG_SWITCH)
+#define P_DBG_VERSION 		CBUS_REG_ADDR(DBG_VERSION)
+#define P_VERSION_CTRL 		CBUS_REG_ADDR(VERSION_CTRL)
+#define P_RESET0_REGISTER 		CBUS_REG_ADDR(RESET0_REGISTER)
+#define P_RESET1_REGISTER 		CBUS_REG_ADDR(RESET1_REGISTER)
+#define P_RESET2_REGISTER 		CBUS_REG_ADDR(RESET2_REGISTER)
+#define P_RESET3_REGISTER 		CBUS_REG_ADDR(RESET3_REGISTER)
+#define P_RESET4_REGISTER 		CBUS_REG_ADDR(RESET4_REGISTER)
+#define P_RESET5_REGISTER 		CBUS_REG_ADDR(RESET5_REGISTER)
+#define P_RESET6_REGISTER 		CBUS_REG_ADDR(RESET6_REGISTER)
+#define P_RESET0_MASK 		CBUS_REG_ADDR(RESET0_MASK)
+#define P_RESET1_MASK 		CBUS_REG_ADDR(RESET1_MASK)
+#define P_RESET2_MASK 		CBUS_REG_ADDR(RESET2_MASK)
+#define P_RESET3_MASK 		CBUS_REG_ADDR(RESET3_MASK)
+#define P_RESET4_MASK 		CBUS_REG_ADDR(RESET4_MASK)
+#define P_RESET5_MASK 		CBUS_REG_ADDR(RESET5_MASK)
+#define P_RESET6_MASK 		CBUS_REG_ADDR(RESET6_MASK)
+#define P_CRT_MASK 		CBUS_REG_ADDR(CRT_MASK)
+#define P_SCR_HIU 		CBUS_REG_ADDR(SCR_HIU)
+#define P_HPG_TIMER 		CBUS_REG_ADDR(HPG_TIMER)
+#define P_HARM_ASB_MB0 		CBUS_REG_ADDR(HARM_ASB_MB0)
+#define P_HARM_ASB_MB1 		CBUS_REG_ADDR(HARM_ASB_MB1)
+#define P_HARM_ASB_MB2 		CBUS_REG_ADDR(HARM_ASB_MB2)
+#define P_HARM_ASB_MB3 		CBUS_REG_ADDR(HARM_ASB_MB3)
+#define P_HASB_ARM_MB0 		CBUS_REG_ADDR(HASB_ARM_MB0)
+#define P_HASB_ARM_MB1 		CBUS_REG_ADDR(HASB_ARM_MB1)
+#define P_HASB_ARM_MB2 		CBUS_REG_ADDR(HASB_ARM_MB2)
+#define P_HASB_ARM_MB3 		CBUS_REG_ADDR(HASB_ARM_MB3)
+#define P_HHI_TIMER90K 		CBUS_REG_ADDR(HHI_TIMER90K)
+#define P_HHI_AUD_DAC_CTRL 		CBUS_REG_ADDR(HHI_AUD_DAC_CTRL)
+#define P_HHI_VIID_PLL_CNTL4 		CBUS_REG_ADDR(HHI_VIID_PLL_CNTL4)
+#define P_HHI_VIID_PLL_CNTL 		CBUS_REG_ADDR(HHI_VIID_PLL_CNTL)
+#define P_HHI_VIID_PLL_CNTL2 		CBUS_REG_ADDR(HHI_VIID_PLL_CNTL2)
+#define P_HHI_VIID_PLL_CNTL3 		CBUS_REG_ADDR(HHI_VIID_PLL_CNTL3)
+#define P_HHI_VIID_CLK_DIV 		CBUS_REG_ADDR(HHI_VIID_CLK_DIV)
+#define P_HHI_VIID_CLK_CNTL 		CBUS_REG_ADDR(HHI_VIID_CLK_CNTL)
+#define P_HHI_VIID_DIVIDER_CNTL 		CBUS_REG_ADDR(HHI_VIID_DIVIDER_CNTL)
+#define P_HHI_GCLK_MPEG0 		CBUS_REG_ADDR(HHI_GCLK_MPEG0)
+#define P_HHI_GCLK_MPEG1 		CBUS_REG_ADDR(HHI_GCLK_MPEG1)
+#define P_HHI_GCLK_MPEG2 		CBUS_REG_ADDR(HHI_GCLK_MPEG2)
+#define P_HHI_GCLK_OTHER 		CBUS_REG_ADDR(HHI_GCLK_OTHER)
+#define P_HHI_GCLK_AO 		CBUS_REG_ADDR(HHI_GCLK_AO)
+#define P_HHI_VID_CLK_DIV 		CBUS_REG_ADDR(HHI_VID_CLK_DIV)
+#define P_HHI_MPEG_CLK_CNTL 		CBUS_REG_ADDR(HHI_MPEG_CLK_CNTL)
+#define P_HHI_AUD_CLK_CNTL 		CBUS_REG_ADDR(HHI_AUD_CLK_CNTL)
+#define P_HHI_VID_CLK_CNTL 		CBUS_REG_ADDR(HHI_VID_CLK_CNTL)
+#define P_HHI_WIFI_CLK_CNTL 		CBUS_REG_ADDR(HHI_WIFI_CLK_CNTL)
+#define P_HHI_WIFI_PLL_CNTL 		CBUS_REG_ADDR(HHI_WIFI_PLL_CNTL)
+#define P_HHI_WIFI_PLL_CNTL2 		CBUS_REG_ADDR(HHI_WIFI_PLL_CNTL2)
+#define P_HHI_WIFI_PLL_CNTL3 		CBUS_REG_ADDR(HHI_WIFI_PLL_CNTL3)
+#define P_HHI_AUD_CLK_CNTL2 		CBUS_REG_ADDR(HHI_AUD_CLK_CNTL2)
+#define P_HHI_VID_DIVIDER_CNTL 		CBUS_REG_ADDR(HHI_VID_DIVIDER_CNTL)
+#define P_HHI_SYS_CPU_CLK_CNTL 		CBUS_REG_ADDR(HHI_SYS_CPU_CLK_CNTL)
+#define P_HHI_DDR_PLL_CNTL 		CBUS_REG_ADDR(HHI_DDR_PLL_CNTL)
+#define P_HHI_DDR_PLL_CNTL2 		CBUS_REG_ADDR(HHI_DDR_PLL_CNTL2)
+#define P_HHI_DDR_PLL_CNTL3 		CBUS_REG_ADDR(HHI_DDR_PLL_CNTL3)
+#define P_HHI_DDR_PLL_CNTL4 		CBUS_REG_ADDR(HHI_DDR_PLL_CNTL4)
+#define P_HHI_MALI_CLK_CNTL 		CBUS_REG_ADDR(HHI_MALI_CLK_CNTL)
+#define P_HHI_VDEC_CLK_CNTL 		CBUS_REG_ADDR(HHI_VDEC_CLK_CNTL)
+#define P_HHI_MIPI_PHY_CLK_CNTL 		CBUS_REG_ADDR(HHI_MIPI_PHY_CLK_CNTL)
+#define P_HHI_OTHER_PLL_CNTL 		CBUS_REG_ADDR(HHI_OTHER_PLL_CNTL)
+#define P_HHI_OTHER_PLL_CNTL2 		CBUS_REG_ADDR(HHI_OTHER_PLL_CNTL2)
+#define P_HHI_OTHER_PLL_CNTL3 		CBUS_REG_ADDR(HHI_OTHER_PLL_CNTL3)
+#define P_HHI_HDMI_CLK_CNTL 		CBUS_REG_ADDR(HHI_HDMI_CLK_CNTL)
+#define P_HHI_DEMOD_CLK_CNTL 		CBUS_REG_ADDR(HHI_DEMOD_CLK_CNTL)
+#define P_HHI_SATA_CLK_CNTL 		CBUS_REG_ADDR(HHI_SATA_CLK_CNTL)
+#define P_HHI_ETH_CLK_CNTL 		CBUS_REG_ADDR(HHI_ETH_CLK_CNTL)
+#define P_HHI_CLK_DOUBLE_CNTL 		CBUS_REG_ADDR(HHI_CLK_DOUBLE_CNTL)
+#define P_HHI_SYS_CPU_AUTO_CLK0 		CBUS_REG_ADDR(HHI_SYS_CPU_AUTO_CLK0)
+#define P_HHI_SYS_CPU_AUTO_CLK1 		CBUS_REG_ADDR(HHI_SYS_CPU_AUTO_CLK1)
+#define P_HHI_MEDIA_CPU_AUTO_CLK0 		CBUS_REG_ADDR(HHI_MEDIA_CPU_AUTO_CLK0)
+#define P_HHI_MEDIA_CPU_AUTO_CLK1 		CBUS_REG_ADDR(HHI_MEDIA_CPU_AUTO_CLK1)
+#define P_HHI_HDMI_PLL_CNTL 		CBUS_REG_ADDR(HHI_HDMI_PLL_CNTL)
+#define P_HHI_HDMI_PLL_CNTL1 		CBUS_REG_ADDR(HHI_HDMI_PLL_CNTL1)
+#define P_HHI_HDMI_PLL_CNTL2 		CBUS_REG_ADDR(HHI_HDMI_PLL_CNTL2)
+#define P_HHI_HDMI_AFC_CNTL 		CBUS_REG_ADDR(HHI_HDMI_AFC_CNTL)
+#define P_HHI_VID_PLL_MOD_CNTL0 		CBUS_REG_ADDR(HHI_VID_PLL_MOD_CNTL0)
+#define P_HHI_VID_PLL_MOD_LOW_TCNT 		CBUS_REG_ADDR(HHI_VID_PLL_MOD_LOW_TCNT)
+#define P_HHI_VID_PLL_MOD_HIGH_TCNT 		CBUS_REG_ADDR(HHI_VID_PLL_MOD_HIGH_TCNT)
+#define P_HHI_VID_PLL_MOD_NOM_TCNT 		CBUS_REG_ADDR(HHI_VID_PLL_MOD_NOM_TCNT)
+#define P_HHI_DDR_CLK_CNTL 		CBUS_REG_ADDR(HHI_DDR_CLK_CNTL)
+#define P_HHI_GEN_CLK_CNTL 		CBUS_REG_ADDR(HHI_GEN_CLK_CNTL)
+#define P_HHI_GEN_CLK_CNTL2 		CBUS_REG_ADDR(HHI_GEN_CLK_CNTL2)
+#define P_HHI_JTAG_CONFIG 		CBUS_REG_ADDR(HHI_JTAG_CONFIG)
+#define P_HHI_VAFE_CLKXTALIN_CNTL 		CBUS_REG_ADDR(HHI_VAFE_CLKXTALIN_CNTL)
+#define P_HHI_VAFE_CLKOSCIN_CNTL 		CBUS_REG_ADDR(HHI_VAFE_CLKOSCIN_CNTL)
+#define P_HHI_VAFE_CLKIN_CNTL 		CBUS_REG_ADDR(HHI_VAFE_CLKIN_CNTL)
+#define P_HHI_TVFE_AUTOMODE_CLK_CNTL 		CBUS_REG_ADDR(HHI_TVFE_AUTOMODE_CLK_CNTL)
+#define P_HHI_VAFE_CLKPI_CNTL 		CBUS_REG_ADDR(HHI_VAFE_CLKPI_CNTL)
+#define P_HHI_VDIN_MEAS_CLK_CNTL 		CBUS_REG_ADDR(HHI_VDIN_MEAS_CLK_CNTL)
+#define P_HHI_PCM_CLK_CNTL 		CBUS_REG_ADDR(HHI_PCM_CLK_CNTL)
+#define P_HHI_SYS_PLL_CNTL 		CBUS_REG_ADDR(HHI_SYS_PLL_CNTL)
+#define P_HHI_SYS_PLL_CNTL2 		CBUS_REG_ADDR(HHI_SYS_PLL_CNTL2)
+#define P_HHI_SYS_PLL_CNTL3 		CBUS_REG_ADDR(HHI_SYS_PLL_CNTL3)
+#define P_HHI_SYS_PLL_CNTL4 		CBUS_REG_ADDR(HHI_SYS_PLL_CNTL4)
+#define P_HHI_VID_PLL_CNTL 		CBUS_REG_ADDR(HHI_VID_PLL_CNTL)
+#define P_HHI_VID_PLL_CNTL2 		CBUS_REG_ADDR(HHI_VID_PLL_CNTL2)
+#define P_HHI_VID_PLL_CNTL3 		CBUS_REG_ADDR(HHI_VID_PLL_CNTL3)
+#define P_HHI_VID_PLL_CNTL4 		CBUS_REG_ADDR(HHI_VID_PLL_CNTL4)
+#define P_HHI_MPLL_CNTL 		CBUS_REG_ADDR(HHI_MPLL_CNTL)
+#define P_HHI_MPLL_CNTL2 		CBUS_REG_ADDR(HHI_MPLL_CNTL2)
+#define P_HHI_MPLL_CNTL3 		CBUS_REG_ADDR(HHI_MPLL_CNTL3)
+#define P_HHI_MPLL_CNTL4 		CBUS_REG_ADDR(HHI_MPLL_CNTL4)
+#define P_HHI_MPLL_CNTL5 		CBUS_REG_ADDR(HHI_MPLL_CNTL5)
+#define P_HHI_MPLL_CNTL6 		CBUS_REG_ADDR(HHI_MPLL_CNTL6)
+#define P_HHI_MPLL_CNTL7 		CBUS_REG_ADDR(HHI_MPLL_CNTL7)
+#define P_HHI_MPLL_CNTL8 		CBUS_REG_ADDR(HHI_MPLL_CNTL8)
+#define P_HHI_MPLL_CNTL9 		CBUS_REG_ADDR(HHI_MPLL_CNTL9)
+#define P_HHI_MPLL_CNTL10 		CBUS_REG_ADDR(HHI_MPLL_CNTL10)
+#define P_PARSER_CONTROL 		CBUS_REG_ADDR(PARSER_CONTROL)
+#define P_PARSER_FETCH_ADDR 		CBUS_REG_ADDR(PARSER_FETCH_ADDR)
+#define P_PARSER_FETCH_CMD 		CBUS_REG_ADDR(PARSER_FETCH_CMD)
+#define P_PARSER_FETCH_STOP_ADDR 		CBUS_REG_ADDR(PARSER_FETCH_STOP_ADDR)
+#define P_PARSER_FETCH_LEVEL 		CBUS_REG_ADDR(PARSER_FETCH_LEVEL)
+#define P_PARSER_CONFIG 		CBUS_REG_ADDR(PARSER_CONFIG)
+#define P_PFIFO_WR_PTR 		CBUS_REG_ADDR(PFIFO_WR_PTR)
+#define P_PFIFO_RD_PTR 		CBUS_REG_ADDR(PFIFO_RD_PTR)
+#define P_PFIFO_DATA 		CBUS_REG_ADDR(PFIFO_DATA)
+#define P_PARSER_SEARCH_PATTERN 		CBUS_REG_ADDR(PARSER_SEARCH_PATTERN)
+#define P_PARSER_SEARCH_MASK 		CBUS_REG_ADDR(PARSER_SEARCH_MASK)
+#define P_PARSER_INT_ENABLE 		CBUS_REG_ADDR(PARSER_INT_ENABLE)
+#define P_PARSER_INT_STATUS 		CBUS_REG_ADDR(PARSER_INT_STATUS)
+#define P_PARSER_SCR_CTL 		CBUS_REG_ADDR(PARSER_SCR_CTL)
+#define P_PARSER_SCR 		CBUS_REG_ADDR(PARSER_SCR)
+#define P_PARSER_PARAMETER 		CBUS_REG_ADDR(PARSER_PARAMETER)
+#define P_PARSER_INSERT_DATA 		CBUS_REG_ADDR(PARSER_INSERT_DATA)
+#define P_VAS_STREAM_ID 		CBUS_REG_ADDR(VAS_STREAM_ID)
+#define P_VIDEO_DTS 		CBUS_REG_ADDR(VIDEO_DTS)
+#define P_VIDEO_PTS 		CBUS_REG_ADDR(VIDEO_PTS)
+#define P_VIDEO_PTS_DTS_WR_PTR 		CBUS_REG_ADDR(VIDEO_PTS_DTS_WR_PTR)
+#define P_AUDIO_PTS 		CBUS_REG_ADDR(AUDIO_PTS)
+#define P_AUDIO_PTS_WR_PTR 		CBUS_REG_ADDR(AUDIO_PTS_WR_PTR)
+#define P_PARSER_ES_CONTROL 		CBUS_REG_ADDR(PARSER_ES_CONTROL)
+#define P_PFIFO_MONITOR 		CBUS_REG_ADDR(PFIFO_MONITOR)
+#define P_PARSER_VIDEO_START_PTR 		CBUS_REG_ADDR(PARSER_VIDEO_START_PTR)
+#define P_PARSER_VIDEO_END_PTR 		CBUS_REG_ADDR(PARSER_VIDEO_END_PTR)
+#define P_PARSER_VIDEO_WP 		CBUS_REG_ADDR(PARSER_VIDEO_WP)
+#define P_PARSER_VIDEO_RP 		CBUS_REG_ADDR(PARSER_VIDEO_RP)
+#define P_PARSER_VIDEO_HOLE 		CBUS_REG_ADDR(PARSER_VIDEO_HOLE)
+#define P_PARSER_AUDIO_START_PTR 		CBUS_REG_ADDR(PARSER_AUDIO_START_PTR)
+#define P_PARSER_AUDIO_END_PTR 		CBUS_REG_ADDR(PARSER_AUDIO_END_PTR)
+#define P_PARSER_AUDIO_WP 		CBUS_REG_ADDR(PARSER_AUDIO_WP)
+#define P_PARSER_AUDIO_RP 		CBUS_REG_ADDR(PARSER_AUDIO_RP)
+#define P_PARSER_AUDIO_HOLE 		CBUS_REG_ADDR(PARSER_AUDIO_HOLE)
+#define P_PARSER_SUB_START_PTR 		CBUS_REG_ADDR(PARSER_SUB_START_PTR)
+#define P_PARSER_SUB_END_PTR 		CBUS_REG_ADDR(PARSER_SUB_END_PTR)
+#define P_PARSER_SUB_WP 		CBUS_REG_ADDR(PARSER_SUB_WP)
+#define P_PARSER_SUB_RP 		CBUS_REG_ADDR(PARSER_SUB_RP)
+#define P_PARSER_SUB_HOLE 		CBUS_REG_ADDR(PARSER_SUB_HOLE)
+#define P_PARSER_FETCH_INFO 		CBUS_REG_ADDR(PARSER_FETCH_INFO)
+#define P_PARSER_STATUS 		CBUS_REG_ADDR(PARSER_STATUS)
+#define P_PARSER_AV_WRAP_COUNT 		CBUS_REG_ADDR(PARSER_AV_WRAP_COUNT)
+#define P_WRRSP_PARSER 		CBUS_REG_ADDR(WRRSP_PARSER)
+#define P_PARSER_VIDEO2_START_PTR 		CBUS_REG_ADDR(PARSER_VIDEO2_START_PTR)
+#define P_PARSER_VIDEO2_END_PTR 		CBUS_REG_ADDR(PARSER_VIDEO2_END_PTR)
+#define P_PARSER_VIDEO2_WP 		CBUS_REG_ADDR(PARSER_VIDEO2_WP)
+#define P_PARSER_VIDEO2_RP 		CBUS_REG_ADDR(PARSER_VIDEO2_RP)
+#define P_PARSER_VIDEO2_HOLE 		CBUS_REG_ADDR(PARSER_VIDEO2_HOLE)
+#define P_PARSER_AV2_WRAP_COUNT 		CBUS_REG_ADDR(PARSER_AV2_WRAP_COUNT)
+#define P_VDIN0_OFFSET 		CBUS_REG_ADDR(VDIN0_OFFSET)
+#define P_VDIN1_OFFSET 		CBUS_REG_ADDR(VDIN1_OFFSET)
+#define P_VDIN_SCALE_COEF_IDX 		CBUS_REG_ADDR(VDIN_SCALE_COEF_IDX)
+#define P_VDIN_SCALE_COEF 		CBUS_REG_ADDR(VDIN_SCALE_COEF)
+#define P_VDIN_COM_CTRL0 		CBUS_REG_ADDR(VDIN_COM_CTRL0)
+#define P_VDIN_ACTIVE_MAX_PIX_CNT_STATUS 		CBUS_REG_ADDR(VDIN_ACTIVE_MAX_PIX_CNT_STATUS)
+#define P_VDIN_LCNT_STATUS 		CBUS_REG_ADDR(VDIN_LCNT_STATUS)
+#define P_VDIN_COM_STATUS0 		CBUS_REG_ADDR(VDIN_COM_STATUS0)
+#define P_VDIN_COM_STATUS1 		CBUS_REG_ADDR(VDIN_COM_STATUS1)
+#define P_VDIN_LCNT_SHADOW_STATUS 		CBUS_REG_ADDR(VDIN_LCNT_SHADOW_STATUS)
+#define P_VDIN_ASFIFO_CTRL0 		CBUS_REG_ADDR(VDIN_ASFIFO_CTRL0)
+#define P_VDIN_ASFIFO_CTRL1 		CBUS_REG_ADDR(VDIN_ASFIFO_CTRL1)
+#define P_VDIN_WIDTHM1I_WIDTHM1O 		CBUS_REG_ADDR(VDIN_WIDTHM1I_WIDTHM1O)
+#define P_VDIN_SC_MISC_CTRL 		CBUS_REG_ADDR(VDIN_SC_MISC_CTRL)
+#define P_VDIN_HSC_PHASE_STEP 		CBUS_REG_ADDR(VDIN_HSC_PHASE_STEP)
+#define P_VDIN_HSC_INI_CTRL 		CBUS_REG_ADDR(VDIN_HSC_INI_CTRL)
+#define P_VDIN_COM_STATUS2 		CBUS_REG_ADDR(VDIN_COM_STATUS2)
+#define P_VDIN_ASFIFO_CTRL2 		CBUS_REG_ADDR(VDIN_ASFIFO_CTRL2)
+#define P_VDIN_MATRIX_CTRL 		CBUS_REG_ADDR(VDIN_MATRIX_CTRL)
+#define P_VDIN_MATRIX_COEF00_01 		CBUS_REG_ADDR(VDIN_MATRIX_COEF00_01)
+#define P_VDIN_MATRIX_COEF02_10 		CBUS_REG_ADDR(VDIN_MATRIX_COEF02_10)
+#define P_VDIN_MATRIX_COEF11_12 		CBUS_REG_ADDR(VDIN_MATRIX_COEF11_12)
+#define P_VDIN_MATRIX_COEF20_21 		CBUS_REG_ADDR(VDIN_MATRIX_COEF20_21)
+#define P_VDIN_MATRIX_COEF22 		CBUS_REG_ADDR(VDIN_MATRIX_COEF22)
+#define P_VDIN_MATRIX_OFFSET0_1 		CBUS_REG_ADDR(VDIN_MATRIX_OFFSET0_1)
+#define P_VDIN_MATRIX_OFFSET2 		CBUS_REG_ADDR(VDIN_MATRIX_OFFSET2)
+#define P_VDIN_MATRIX_PRE_OFFSET0_1 		CBUS_REG_ADDR(VDIN_MATRIX_PRE_OFFSET0_1)
+#define P_VDIN_MATRIX_PRE_OFFSET2 		CBUS_REG_ADDR(VDIN_MATRIX_PRE_OFFSET2)
+#define P_VDIN_LFIFO_CTRL 		CBUS_REG_ADDR(VDIN_LFIFO_CTRL)
+#define P_VDIN_COM_GCLK_CTRL 		CBUS_REG_ADDR(VDIN_COM_GCLK_CTRL)
+#define P_VDIN_INTF_WIDTHM1 		CBUS_REG_ADDR(VDIN_INTF_WIDTHM1)
+#define P_VDIN_WR_CTRL2 		CBUS_REG_ADDR(VDIN_WR_CTRL2)
+#define P_VDIN_WR_CTRL 		CBUS_REG_ADDR(VDIN_WR_CTRL)
+#define P_VDIN_WR_H_START_END 		CBUS_REG_ADDR(VDIN_WR_H_START_END)
+#define P_VDIN_WR_V_START_END 		CBUS_REG_ADDR(VDIN_WR_V_START_END)
+#define P_VDIN_HIST_CTRL 		CBUS_REG_ADDR(VDIN_HIST_CTRL)
+#define P_VDIN_HIST_H_START_END 		CBUS_REG_ADDR(VDIN_HIST_H_START_END)
+#define P_VDIN_HIST_V_START_END 		CBUS_REG_ADDR(VDIN_HIST_V_START_END)
+#define P_VDIN_HIST_MAX_MIN 		CBUS_REG_ADDR(VDIN_HIST_MAX_MIN)
+#define P_VDIN_HIST_SPL_VAL 		CBUS_REG_ADDR(VDIN_HIST_SPL_VAL)
+#define P_VDIN_HIST_SPL_PIX_CNT 		CBUS_REG_ADDR(VDIN_HIST_SPL_PIX_CNT)
+#define P_VDIN_HIST_CHROMA_SUM 		CBUS_REG_ADDR(VDIN_HIST_CHROMA_SUM)
+#define P_VDIN_DNLP_HIST00 		CBUS_REG_ADDR(VDIN_DNLP_HIST00)
+#define P_VDIN_DNLP_HIST01 		CBUS_REG_ADDR(VDIN_DNLP_HIST01)
+#define P_VDIN_DNLP_HIST02 		CBUS_REG_ADDR(VDIN_DNLP_HIST02)
+#define P_VDIN_DNLP_HIST03 		CBUS_REG_ADDR(VDIN_DNLP_HIST03)
+#define P_VDIN_DNLP_HIST04 		CBUS_REG_ADDR(VDIN_DNLP_HIST04)
+#define P_VDIN_DNLP_HIST05 		CBUS_REG_ADDR(VDIN_DNLP_HIST05)
+#define P_VDIN_DNLP_HIST06 		CBUS_REG_ADDR(VDIN_DNLP_HIST06)
+#define P_VDIN_DNLP_HIST07 		CBUS_REG_ADDR(VDIN_DNLP_HIST07)
+#define P_VDIN_DNLP_HIST08 		CBUS_REG_ADDR(VDIN_DNLP_HIST08)
+#define P_VDIN_DNLP_HIST09 		CBUS_REG_ADDR(VDIN_DNLP_HIST09)
+#define P_VDIN_DNLP_HIST10 		CBUS_REG_ADDR(VDIN_DNLP_HIST10)
+#define P_VDIN_DNLP_HIST11 		CBUS_REG_ADDR(VDIN_DNLP_HIST11)
+#define P_VDIN_DNLP_HIST12 		CBUS_REG_ADDR(VDIN_DNLP_HIST12)
+#define P_VDIN_DNLP_HIST13 		CBUS_REG_ADDR(VDIN_DNLP_HIST13)
+#define P_VDIN_DNLP_HIST14 		CBUS_REG_ADDR(VDIN_DNLP_HIST14)
+#define P_VDIN_DNLP_HIST15 		CBUS_REG_ADDR(VDIN_DNLP_HIST15)
+#define P_VDIN_DNLP_HIST16 		CBUS_REG_ADDR(VDIN_DNLP_HIST16)
+#define P_VDIN_DNLP_HIST17 		CBUS_REG_ADDR(VDIN_DNLP_HIST17)
+#define P_VDIN_DNLP_HIST18 		CBUS_REG_ADDR(VDIN_DNLP_HIST18)
+#define P_VDIN_DNLP_HIST19 		CBUS_REG_ADDR(VDIN_DNLP_HIST19)
+#define P_VDIN_DNLP_HIST20 		CBUS_REG_ADDR(VDIN_DNLP_HIST20)
+#define P_VDIN_DNLP_HIST21 		CBUS_REG_ADDR(VDIN_DNLP_HIST21)
+#define P_VDIN_DNLP_HIST22 		CBUS_REG_ADDR(VDIN_DNLP_HIST22)
+#define P_VDIN_DNLP_HIST23 		CBUS_REG_ADDR(VDIN_DNLP_HIST23)
+#define P_VDIN_DNLP_HIST24 		CBUS_REG_ADDR(VDIN_DNLP_HIST24)
+#define P_VDIN_DNLP_HIST25 		CBUS_REG_ADDR(VDIN_DNLP_HIST25)
+#define P_VDIN_DNLP_HIST26 		CBUS_REG_ADDR(VDIN_DNLP_HIST26)
+#define P_VDIN_DNLP_HIST27 		CBUS_REG_ADDR(VDIN_DNLP_HIST27)
+#define P_VDIN_DNLP_HIST28 		CBUS_REG_ADDR(VDIN_DNLP_HIST28)
+#define P_VDIN_DNLP_HIST29 		CBUS_REG_ADDR(VDIN_DNLP_HIST29)
+#define P_VDIN_DNLP_HIST30 		CBUS_REG_ADDR(VDIN_DNLP_HIST30)
+#define P_VDIN_DNLP_HIST31 		CBUS_REG_ADDR(VDIN_DNLP_HIST31)
+#define P_VDIN_MEAS_CTRL0 		CBUS_REG_ADDR(VDIN_MEAS_CTRL0)
+#define P_VDIN_MEAS_VS_COUNT_HI 		CBUS_REG_ADDR(VDIN_MEAS_VS_COUNT_HI)
+#define P_VDIN_MEAS_VS_COUNT_LO 		CBUS_REG_ADDR(VDIN_MEAS_VS_COUNT_LO)
+#define P_VDIN_MEAS_HS_RANGE 		CBUS_REG_ADDR(VDIN_MEAS_HS_RANGE)
+#define P_VDIN_MEAS_HS_COUNT 		CBUS_REG_ADDR(VDIN_MEAS_HS_COUNT)
+#define P_VDIN_BLKBAR_CTRL1 		CBUS_REG_ADDR(VDIN_BLKBAR_CTRL1)
+#define P_VDIN_BLKBAR_CTRL0 		CBUS_REG_ADDR(VDIN_BLKBAR_CTRL0)
+#define P_VDIN_BLKBAR_H_START_END 		CBUS_REG_ADDR(VDIN_BLKBAR_H_START_END)
+#define P_VDIN_BLKBAR_V_START_END 		CBUS_REG_ADDR(VDIN_BLKBAR_V_START_END)
+#define P_VDIN_BLKBAR_CNT_THRESHOLD 		CBUS_REG_ADDR(VDIN_BLKBAR_CNT_THRESHOLD)
+#define P_VDIN_BLKBAR_ROW_TH1_TH2 		CBUS_REG_ADDR(VDIN_BLKBAR_ROW_TH1_TH2)
+#define P_VDIN_BLKBAR_IND_LEFT_START_END 		CBUS_REG_ADDR(VDIN_BLKBAR_IND_LEFT_START_END)
+#define P_VDIN_BLKBAR_IND_RIGHT_START_END 		CBUS_REG_ADDR(VDIN_BLKBAR_IND_RIGHT_START_END)
+#define P_VDIN_BLKBAR_IND_LEFT1_CNT 		CBUS_REG_ADDR(VDIN_BLKBAR_IND_LEFT1_CNT)
+#define P_VDIN_BLKBAR_IND_LEFT2_CNT 		CBUS_REG_ADDR(VDIN_BLKBAR_IND_LEFT2_CNT)
+#define P_VDIN_BLKBAR_IND_RIGHT1_CNT 		CBUS_REG_ADDR(VDIN_BLKBAR_IND_RIGHT1_CNT)
+#define P_VDIN_BLKBAR_IND_RIGHT2_CNT 		CBUS_REG_ADDR(VDIN_BLKBAR_IND_RIGHT2_CNT)
+#define P_VDIN_BLKBAR_STATUS0 		CBUS_REG_ADDR(VDIN_BLKBAR_STATUS0)
+#define P_VDIN_BLKBAR_STATUS1 		CBUS_REG_ADDR(VDIN_BLKBAR_STATUS1)
+#define P_VDIN_WIN_H_START_END 		CBUS_REG_ADDR(VDIN_WIN_H_START_END)
+#define P_VDIN_WIN_V_START_END 		CBUS_REG_ADDR(VDIN_WIN_V_START_END)
+#define P_VDIN_ASFIFO_CTRL3 		CBUS_REG_ADDR(VDIN_ASFIFO_CTRL3)
+#define P_DVIN_FRONT_END_CTRL 		CBUS_REG_ADDR(DVIN_FRONT_END_CTRL)
+#define P_DVIN_HS_LEAD_VS_ODD 		CBUS_REG_ADDR(DVIN_HS_LEAD_VS_ODD)
+#define P_DVIN_ACTIVE_START_PIX 		CBUS_REG_ADDR(DVIN_ACTIVE_START_PIX)
+#define P_DVIN_ACTIVE_START_LINE 		CBUS_REG_ADDR(DVIN_ACTIVE_START_LINE)
+#define P_DVIN_DISPLAY_SIZE 		CBUS_REG_ADDR(DVIN_DISPLAY_SIZE)
+#define P_DVIN_CTRL_STAT 		CBUS_REG_ADDR(DVIN_CTRL_STAT)
+#define P_VDEC_ASSIST_MMC_CTRL0 		CBUS_REG_ADDR(VDEC_ASSIST_MMC_CTRL0)
+#define P_VDEC_ASSIST_MMC_CTRL1 		CBUS_REG_ADDR(VDEC_ASSIST_MMC_CTRL1)
+#define P_VDEC_ASSIST_AMR1_INT0 		CBUS_REG_ADDR(VDEC_ASSIST_AMR1_INT0)
+#define P_VDEC_ASSIST_AMR1_INT1 		CBUS_REG_ADDR(VDEC_ASSIST_AMR1_INT1)
+#define P_VDEC_ASSIST_AMR1_INT2 		CBUS_REG_ADDR(VDEC_ASSIST_AMR1_INT2)
+#define P_VDEC_ASSIST_AMR1_INT3 		CBUS_REG_ADDR(VDEC_ASSIST_AMR1_INT3)
+#define P_VDEC_ASSIST_AMR1_INT4 		CBUS_REG_ADDR(VDEC_ASSIST_AMR1_INT4)
+#define P_VDEC_ASSIST_AMR1_INT5 		CBUS_REG_ADDR(VDEC_ASSIST_AMR1_INT5)
+#define P_VDEC_ASSIST_AMR1_INT6 		CBUS_REG_ADDR(VDEC_ASSIST_AMR1_INT6)
+#define P_VDEC_ASSIST_AMR1_INT7 		CBUS_REG_ADDR(VDEC_ASSIST_AMR1_INT7)
+#define P_VDEC_ASSIST_AMR1_INT8 		CBUS_REG_ADDR(VDEC_ASSIST_AMR1_INT8)
+#define P_VDEC_ASSIST_AMR1_INT9 		CBUS_REG_ADDR(VDEC_ASSIST_AMR1_INT9)
+#define P_VDEC_ASSIST_AMR1_INTA 		CBUS_REG_ADDR(VDEC_ASSIST_AMR1_INTA)
+#define P_VDEC_ASSIST_AMR1_INTB 		CBUS_REG_ADDR(VDEC_ASSIST_AMR1_INTB)
+#define P_VDEC_ASSIST_AMR1_INTC 		CBUS_REG_ADDR(VDEC_ASSIST_AMR1_INTC)
+#define P_VDEC_ASSIST_AMR1_INTD 		CBUS_REG_ADDR(VDEC_ASSIST_AMR1_INTD)
+#define P_VDEC_ASSIST_AMR1_INTE 		CBUS_REG_ADDR(VDEC_ASSIST_AMR1_INTE)
+#define P_VDEC_ASSIST_AMR1_INTF 		CBUS_REG_ADDR(VDEC_ASSIST_AMR1_INTF)
+#define P_VDEC_ASSIST_AMR2_INT0 		CBUS_REG_ADDR(VDEC_ASSIST_AMR2_INT0)
+#define P_VDEC_ASSIST_AMR2_INT1 		CBUS_REG_ADDR(VDEC_ASSIST_AMR2_INT1)
+#define P_VDEC_ASSIST_AMR2_INT2 		CBUS_REG_ADDR(VDEC_ASSIST_AMR2_INT2)
+#define P_VDEC_ASSIST_AMR2_INT3 		CBUS_REG_ADDR(VDEC_ASSIST_AMR2_INT3)
+#define P_VDEC_ASSIST_AMR2_INT4 		CBUS_REG_ADDR(VDEC_ASSIST_AMR2_INT4)
+#define P_VDEC_ASSIST_AMR2_INT5 		CBUS_REG_ADDR(VDEC_ASSIST_AMR2_INT5)
+#define P_VDEC_ASSIST_AMR2_INT6 		CBUS_REG_ADDR(VDEC_ASSIST_AMR2_INT6)
+#define P_VDEC_ASSIST_AMR2_INT7 		CBUS_REG_ADDR(VDEC_ASSIST_AMR2_INT7)
+#define P_VDEC_ASSIST_AMR2_INT8 		CBUS_REG_ADDR(VDEC_ASSIST_AMR2_INT8)
+#define P_VDEC_ASSIST_AMR2_INT9 		CBUS_REG_ADDR(VDEC_ASSIST_AMR2_INT9)
+#define P_VDEC_ASSIST_AMR2_INTA 		CBUS_REG_ADDR(VDEC_ASSIST_AMR2_INTA)
+#define P_VDEC_ASSIST_AMR2_INTB 		CBUS_REG_ADDR(VDEC_ASSIST_AMR2_INTB)
+#define P_VDEC_ASSIST_AMR2_INTC 		CBUS_REG_ADDR(VDEC_ASSIST_AMR2_INTC)
+#define P_VDEC_ASSIST_AMR2_INTD 		CBUS_REG_ADDR(VDEC_ASSIST_AMR2_INTD)
+#define P_VDEC_ASSIST_AMR2_INTE 		CBUS_REG_ADDR(VDEC_ASSIST_AMR2_INTE)
+#define P_VDEC_ASSIST_AMR2_INTF 		CBUS_REG_ADDR(VDEC_ASSIST_AMR2_INTF)
+#define P_VDEC_ASSIST_TIMER0_LO 		CBUS_REG_ADDR(VDEC_ASSIST_TIMER0_LO)
+#define P_VDEC_ASSIST_TIMER0_HI 		CBUS_REG_ADDR(VDEC_ASSIST_TIMER0_HI)
+#define P_VDEC_ASSIST_TIMER1_LO 		CBUS_REG_ADDR(VDEC_ASSIST_TIMER1_LO)
+#define P_VDEC_ASSIST_TIMER1_HI 		CBUS_REG_ADDR(VDEC_ASSIST_TIMER1_HI)
+#define P_VDEC_ASSIST_DMA_INT 		CBUS_REG_ADDR(VDEC_ASSIST_DMA_INT)
+#define P_VDEC_ASSIST_DMA_INT_MSK 		CBUS_REG_ADDR(VDEC_ASSIST_DMA_INT_MSK)
+#define P_VDEC_ASSIST_DMA_INT2 		CBUS_REG_ADDR(VDEC_ASSIST_DMA_INT2)
+#define P_VDEC_ASSIST_DMA_INT_MSK2 		CBUS_REG_ADDR(VDEC_ASSIST_DMA_INT_MSK2)
+#define P_VDEC_ASSIST_MBOX0_IRQ_REG 		CBUS_REG_ADDR(VDEC_ASSIST_MBOX0_IRQ_REG)
+#define P_VDEC_ASSIST_MBOX0_CLR_REG 		CBUS_REG_ADDR(VDEC_ASSIST_MBOX0_CLR_REG)
+#define P_VDEC_ASSIST_MBOX0_MASK 		CBUS_REG_ADDR(VDEC_ASSIST_MBOX0_MASK)
+#define P_VDEC_ASSIST_MBOX0_FIQ_SEL 		CBUS_REG_ADDR(VDEC_ASSIST_MBOX0_FIQ_SEL)
+#define P_VDEC_ASSIST_MBOX1_IRQ_REG 		CBUS_REG_ADDR(VDEC_ASSIST_MBOX1_IRQ_REG)
+#define P_VDEC_ASSIST_MBOX1_CLR_REG 		CBUS_REG_ADDR(VDEC_ASSIST_MBOX1_CLR_REG)
+#define P_VDEC_ASSIST_MBOX1_MASK 		CBUS_REG_ADDR(VDEC_ASSIST_MBOX1_MASK)
+#define P_VDEC_ASSIST_MBOX1_FIQ_SEL 		CBUS_REG_ADDR(VDEC_ASSIST_MBOX1_FIQ_SEL)
+#define P_VDEC_ASSIST_MBOX2_IRQ_REG 		CBUS_REG_ADDR(VDEC_ASSIST_MBOX2_IRQ_REG)
+#define P_VDEC_ASSIST_MBOX2_CLR_REG 		CBUS_REG_ADDR(VDEC_ASSIST_MBOX2_CLR_REG)
+#define P_VDEC_ASSIST_MBOX2_MASK 		CBUS_REG_ADDR(VDEC_ASSIST_MBOX2_MASK)
+#define P_VDEC_ASSIST_MBOX2_FIQ_SEL 		CBUS_REG_ADDR(VDEC_ASSIST_MBOX2_FIQ_SEL)
+#define P_MC_CTRL_REG 		DOS_REG_ADDR(MC_CTRL_REG)
+#define P_MC_MB_INFO 		DOS_REG_ADDR(MC_MB_INFO)
+#define P_MC_PIC_INFO 		DOS_REG_ADDR(MC_PIC_INFO)
+#define P_MC_HALF_PEL_ONE 		DOS_REG_ADDR(MC_HALF_PEL_ONE)
+#define P_MC_HALF_PEL_TWO 		DOS_REG_ADDR(MC_HALF_PEL_TWO)
+#define P_POWER_CTL_MC 		DOS_REG_ADDR(POWER_CTL_MC)
+#define P_MC_CMD 		DOS_REG_ADDR(MC_CMD)
+#define P_MC_CTRL0 		DOS_REG_ADDR(MC_CTRL0)
+#define P_MC_PIC_W_H 		DOS_REG_ADDR(MC_PIC_W_H)
+#define P_MC_STATUS0 		DOS_REG_ADDR(MC_STATUS0)
+#define P_MC_STATUS1 		DOS_REG_ADDR(MC_STATUS1)
+#define P_MC_CTRL1 		DOS_REG_ADDR(MC_CTRL1)
+#define P_MC_MIX_RATIO0 		DOS_REG_ADDR(MC_MIX_RATIO0)
+#define P_MC_MIX_RATIO1 		DOS_REG_ADDR(MC_MIX_RATIO1)
+#define P_MC_DP_MB_XY 		DOS_REG_ADDR(MC_DP_MB_XY)
+#define P_MC_OM_MB_XY 		DOS_REG_ADDR(MC_OM_MB_XY)
+#define P_PSCALE_RST 		DOS_REG_ADDR(PSCALE_RST)
+#define P_PSCALE_CTRL 		DOS_REG_ADDR(PSCALE_CTRL)
+#define P_PSCALE_PICI_W 		DOS_REG_ADDR(PSCALE_PICI_W)
+#define P_PSCALE_PICI_H 		DOS_REG_ADDR(PSCALE_PICI_H)
+#define P_PSCALE_PICO_W 		DOS_REG_ADDR(PSCALE_PICO_W)
+#define P_PSCALE_PICO_H 		DOS_REG_ADDR(PSCALE_PICO_H)
+#define P_PSCALE_PICO_START_X 		DOS_REG_ADDR(PSCALE_PICO_START_X)
+#define P_PSCALE_PICO_START_Y 		DOS_REG_ADDR(PSCALE_PICO_START_Y)
+#define P_PSCALE_DUMMY 		DOS_REG_ADDR(PSCALE_DUMMY)
+#define P_PSCALE_FILT0_COEF0 		DOS_REG_ADDR(PSCALE_FILT0_COEF0)
+#define P_PSCALE_FILT0_COEF1 		DOS_REG_ADDR(PSCALE_FILT0_COEF1)
+#define P_PSCALE_CMD_CTRL 		DOS_REG_ADDR(PSCALE_CMD_CTRL)
+#define P_PSCALE_CMD_BLK_X 		DOS_REG_ADDR(PSCALE_CMD_BLK_X)
+#define P_PSCALE_CMD_BLK_Y 		DOS_REG_ADDR(PSCALE_CMD_BLK_Y)
+#define P_PSCALE_STATUS 		DOS_REG_ADDR(PSCALE_STATUS)
+#define P_PSCALE_BMEM_ADDR 		DOS_REG_ADDR(PSCALE_BMEM_ADDR)
+#define P_PSCALE_BMEM_DAT 		DOS_REG_ADDR(PSCALE_BMEM_DAT)
+#define P_PSCALE_DRAM_BUF_CTRL 		DOS_REG_ADDR(PSCALE_DRAM_BUF_CTRL)
+#define P_PSCALE_MCMD_CTRL 		DOS_REG_ADDR(PSCALE_MCMD_CTRL)
+#define P_PSCALE_MCMD_XSIZE 		DOS_REG_ADDR(PSCALE_MCMD_XSIZE)
+#define P_PSCALE_MCMD_YSIZE 		DOS_REG_ADDR(PSCALE_MCMD_YSIZE)
+#define P_PSCALE_RBUF_START_BLKX 		DOS_REG_ADDR(PSCALE_RBUF_START_BLKX)
+#define P_PSCALE_RBUF_START_BLKY 		DOS_REG_ADDR(PSCALE_RBUF_START_BLKY)
+#define P_PSCALE_PICO_SHIFT_XY 		DOS_REG_ADDR(PSCALE_PICO_SHIFT_XY)
+#define P_PSCALE_CTRL1 		DOS_REG_ADDR(PSCALE_CTRL1)
+#define P_PSCALE_SRCKEY_CTRL0 		DOS_REG_ADDR(PSCALE_SRCKEY_CTRL0)
+#define P_PSCALE_SRCKEY_CTRL1 		DOS_REG_ADDR(PSCALE_SRCKEY_CTRL1)
+#define P_PSCALE_CANVAS_RD_ADDR 		DOS_REG_ADDR(PSCALE_CANVAS_RD_ADDR)
+#define P_PSCALE_CANVAS_WR_ADDR 		DOS_REG_ADDR(PSCALE_CANVAS_WR_ADDR)
+#define P_PSCALE_CTRL2 		DOS_REG_ADDR(PSCALE_CTRL2)
+#define P_MC_MPORT_CTRL 		DOS_REG_ADDR(MC_MPORT_CTRL)
+#define P_MC_MPORT_DAT 		DOS_REG_ADDR(MC_MPORT_DAT)
+#define P_MC_WT_PRED_CTRL 		DOS_REG_ADDR(MC_WT_PRED_CTRL)
+#define P_MC_MBBOT_ST_EVEN_ADDR 		DOS_REG_ADDR(MC_MBBOT_ST_EVEN_ADDR)
+#define P_MC_MBBOT_ST_ODD_ADDR 		DOS_REG_ADDR(MC_MBBOT_ST_ODD_ADDR)
+#define P_MC_DPDN_MB_XY 		DOS_REG_ADDR(MC_DPDN_MB_XY)
+#define P_MC_OMDN_MB_XY 		DOS_REG_ADDR(MC_OMDN_MB_XY)
+#define P_MC_HCMDBUF_H 		DOS_REG_ADDR(MC_HCMDBUF_H)
+#define P_MC_HCMDBUF_L 		DOS_REG_ADDR(MC_HCMDBUF_L)
+#define P_MC_HCMD_H 		DOS_REG_ADDR(MC_HCMD_H)
+#define P_MC_HCMD_L 		DOS_REG_ADDR(MC_HCMD_L)
+#define P_MC_IDCT_DAT 		DOS_REG_ADDR(MC_IDCT_DAT)
+#define P_MC_CTRL_GCLK_CTRL 		DOS_REG_ADDR(MC_CTRL_GCLK_CTRL)
+#define P_MC_OTHER_GCLK_CTRL 		DOS_REG_ADDR(MC_OTHER_GCLK_CTRL)
+#define P_MC_CTRL2 		DOS_REG_ADDR(MC_CTRL2)
+#define P_MDEC_PIC_DC_CTRL 		DOS_REG_ADDR(MDEC_PIC_DC_CTRL)
+#define P_MDEC_PIC_DC_STATUS 		DOS_REG_ADDR(MDEC_PIC_DC_STATUS)
+#define P_ANC0_CANVAS_ADDR 		DOS_REG_ADDR(ANC0_CANVAS_ADDR)
+#define P_ANC1_CANVAS_ADDR 		DOS_REG_ADDR(ANC1_CANVAS_ADDR)
+#define P_ANC2_CANVAS_ADDR 		DOS_REG_ADDR(ANC2_CANVAS_ADDR)
+#define P_ANC3_CANVAS_ADDR 		DOS_REG_ADDR(ANC3_CANVAS_ADDR)
+#define P_ANC4_CANVAS_ADDR 		DOS_REG_ADDR(ANC4_CANVAS_ADDR)
+#define P_ANC5_CANVAS_ADDR 		DOS_REG_ADDR(ANC5_CANVAS_ADDR)
+#define P_ANC6_CANVAS_ADDR 		DOS_REG_ADDR(ANC6_CANVAS_ADDR)
+#define P_ANC7_CANVAS_ADDR 		DOS_REG_ADDR(ANC7_CANVAS_ADDR)
+#define P_ANC8_CANVAS_ADDR 		DOS_REG_ADDR(ANC8_CANVAS_ADDR)
+#define P_ANC9_CANVAS_ADDR 		DOS_REG_ADDR(ANC9_CANVAS_ADDR)
+#define P_ANC10_CANVAS_ADDR 		DOS_REG_ADDR(ANC10_CANVAS_ADDR)
+#define P_ANC11_CANVAS_ADDR 		DOS_REG_ADDR(ANC11_CANVAS_ADDR)
+#define P_ANC12_CANVAS_ADDR 		DOS_REG_ADDR(ANC12_CANVAS_ADDR)
+#define P_ANC13_CANVAS_ADDR 		DOS_REG_ADDR(ANC13_CANVAS_ADDR)
+#define P_ANC14_CANVAS_ADDR 		DOS_REG_ADDR(ANC14_CANVAS_ADDR)
+#define P_ANC15_CANVAS_ADDR 		DOS_REG_ADDR(ANC15_CANVAS_ADDR)
+#define P_ANC16_CANVAS_ADDR 		DOS_REG_ADDR(ANC16_CANVAS_ADDR)
+#define P_ANC17_CANVAS_ADDR 		DOS_REG_ADDR(ANC17_CANVAS_ADDR)
+#define P_ANC18_CANVAS_ADDR 		DOS_REG_ADDR(ANC18_CANVAS_ADDR)
+#define P_ANC19_CANVAS_ADDR 		DOS_REG_ADDR(ANC19_CANVAS_ADDR)
+#define P_ANC20_CANVAS_ADDR 		DOS_REG_ADDR(ANC20_CANVAS_ADDR)
+#define P_ANC21_CANVAS_ADDR 		DOS_REG_ADDR(ANC21_CANVAS_ADDR)
+#define P_ANC22_CANVAS_ADDR 		DOS_REG_ADDR(ANC22_CANVAS_ADDR)
+#define P_ANC23_CANVAS_ADDR 		DOS_REG_ADDR(ANC23_CANVAS_ADDR)
+#define P_ANC24_CANVAS_ADDR 		DOS_REG_ADDR(ANC24_CANVAS_ADDR)
+#define P_ANC25_CANVAS_ADDR 		DOS_REG_ADDR(ANC25_CANVAS_ADDR)
+#define P_ANC26_CANVAS_ADDR 		DOS_REG_ADDR(ANC26_CANVAS_ADDR)
+#define P_ANC27_CANVAS_ADDR 		DOS_REG_ADDR(ANC27_CANVAS_ADDR)
+#define P_ANC28_CANVAS_ADDR 		DOS_REG_ADDR(ANC28_CANVAS_ADDR)
+#define P_ANC29_CANVAS_ADDR 		DOS_REG_ADDR(ANC29_CANVAS_ADDR)
+#define P_ANC30_CANVAS_ADDR 		DOS_REG_ADDR(ANC30_CANVAS_ADDR)
+#define P_ANC31_CANVAS_ADDR 		DOS_REG_ADDR(ANC31_CANVAS_ADDR)
+#define P_DBKR_CANVAS_ADDR 		DOS_REG_ADDR(DBKR_CANVAS_ADDR)
+#define P_DBKW_CANVAS_ADDR 		DOS_REG_ADDR(DBKW_CANVAS_ADDR)
+#define P_REC_CANVAS_ADDR 		DOS_REG_ADDR(REC_CANVAS_ADDR)
+#define P_CURR_CANVAS_CTRL 		DOS_REG_ADDR(CURR_CANVAS_CTRL)
+#define P_MDEC_PIC_DC_THRESH 		DOS_REG_ADDR(MDEC_PIC_DC_THRESH)
+#define P_MDEC_PICR_BUF_STATUS 		DOS_REG_ADDR(MDEC_PICR_BUF_STATUS)
+#define P_MDEC_PICW_BUF_STATUS 		DOS_REG_ADDR(MDEC_PICW_BUF_STATUS)
+#define P_MCW_DBLK_WRRSP_CNT 		DOS_REG_ADDR(MCW_DBLK_WRRSP_CNT)
+#define P_AV_SCRATCH_0 		DOS_REG_ADDR(AV_SCRATCH_0)
+#define P_AV_SCRATCH_1 		DOS_REG_ADDR(AV_SCRATCH_1)
+#define P_AV_SCRATCH_2 		DOS_REG_ADDR(AV_SCRATCH_2)
+#define P_AV_SCRATCH_3 		DOS_REG_ADDR(AV_SCRATCH_3)
+#define P_AV_SCRATCH_4 		DOS_REG_ADDR(AV_SCRATCH_4)
+#define P_AV_SCRATCH_5 		DOS_REG_ADDR(AV_SCRATCH_5)
+#define P_AV_SCRATCH_6 		DOS_REG_ADDR(AV_SCRATCH_6)
+#define P_AV_SCRATCH_7 		DOS_REG_ADDR(AV_SCRATCH_7)
+#define P_AV_SCRATCH_8 		DOS_REG_ADDR(AV_SCRATCH_8)
+#define P_AV_SCRATCH_9 		DOS_REG_ADDR(AV_SCRATCH_9)
+#define P_AV_SCRATCH_A 		DOS_REG_ADDR(AV_SCRATCH_A)
+#define P_AV_SCRATCH_B 		DOS_REG_ADDR(AV_SCRATCH_B)
+#define P_AV_SCRATCH_C 		DOS_REG_ADDR(AV_SCRATCH_C)
+#define P_AV_SCRATCH_D 		DOS_REG_ADDR(AV_SCRATCH_D)
+#define P_AV_SCRATCH_E 		DOS_REG_ADDR(AV_SCRATCH_E)
+#define P_AV_SCRATCH_F 		DOS_REG_ADDR(AV_SCRATCH_F)
+#define P_AV_SCRATCH_G 		DOS_REG_ADDR(AV_SCRATCH_G)
+#define P_AV_SCRATCH_H 		DOS_REG_ADDR(AV_SCRATCH_H)
+#define P_AV_SCRATCH_I 		DOS_REG_ADDR(AV_SCRATCH_I)
+#define P_AV_SCRATCH_J 		DOS_REG_ADDR(AV_SCRATCH_J)
+#define P_AV_SCRATCH_K 		DOS_REG_ADDR(AV_SCRATCH_K)
+#define P_AV_SCRATCH_L 		DOS_REG_ADDR(AV_SCRATCH_L)
+#define P_AV_SCRATCH_M 		DOS_REG_ADDR(AV_SCRATCH_M)
+#define P_AV_SCRATCH_N 		DOS_REG_ADDR(AV_SCRATCH_N)
+#define P_WRRSP_CO_MB 		DOS_REG_ADDR(WRRSP_CO_MB)
+#define P_WRRSP_DCAC 		DOS_REG_ADDR(WRRSP_DCAC)
+#define P_DBLK_RST 		DOS_REG_ADDR(DBLK_RST)
+#define P_DBLK_CTRL 		DOS_REG_ADDR(DBLK_CTRL)
+#define P_DBLK_MB_WID_HEIGHT 		DOS_REG_ADDR(DBLK_MB_WID_HEIGHT)
+#define P_DBLK_STATUS 		DOS_REG_ADDR(DBLK_STATUS)
+#define P_DBLK_CMD_CTRL 		DOS_REG_ADDR(DBLK_CMD_CTRL)
+#define P_DBLK_MB_XY 		DOS_REG_ADDR(DBLK_MB_XY)
+#define P_DBLK_QP 		DOS_REG_ADDR(DBLK_QP)
+#define P_DBLK_Y_BHFILT 		DOS_REG_ADDR(DBLK_Y_BHFILT)
+#define P_DBLK_Y_BHFILT_HIGH 		DOS_REG_ADDR(DBLK_Y_BHFILT_HIGH)
+#define P_DBLK_Y_BVFILT 		DOS_REG_ADDR(DBLK_Y_BVFILT)
+#define P_DBLK_CB_BFILT 		DOS_REG_ADDR(DBLK_CB_BFILT)
+#define P_DBLK_CR_BFILT 		DOS_REG_ADDR(DBLK_CR_BFILT)
+#define P_DBLK_Y_HFILT 		DOS_REG_ADDR(DBLK_Y_HFILT)
+#define P_DBLK_Y_HFILT_HIGH 		DOS_REG_ADDR(DBLK_Y_HFILT_HIGH)
+#define P_DBLK_Y_VFILT 		DOS_REG_ADDR(DBLK_Y_VFILT)
+#define P_DBLK_CB_FILT 		DOS_REG_ADDR(DBLK_CB_FILT)
+#define P_DBLK_CR_FILT 		DOS_REG_ADDR(DBLK_CR_FILT)
+#define P_DBLK_BETAX_QP_SEL 		DOS_REG_ADDR(DBLK_BETAX_QP_SEL)
+#define P_DBLK_CLIP_CTRL0 		DOS_REG_ADDR(DBLK_CLIP_CTRL0)
+#define P_DBLK_CLIP_CTRL1 		DOS_REG_ADDR(DBLK_CLIP_CTRL1)
+#define P_DBLK_CLIP_CTRL2 		DOS_REG_ADDR(DBLK_CLIP_CTRL2)
+#define P_DBLK_CLIP_CTRL3 		DOS_REG_ADDR(DBLK_CLIP_CTRL3)
+#define P_DBLK_CLIP_CTRL4 		DOS_REG_ADDR(DBLK_CLIP_CTRL4)
+#define P_DBLK_CLIP_CTRL5 		DOS_REG_ADDR(DBLK_CLIP_CTRL5)
+#define P_DBLK_CLIP_CTRL6 		DOS_REG_ADDR(DBLK_CLIP_CTRL6)
+#define P_DBLK_CLIP_CTRL7 		DOS_REG_ADDR(DBLK_CLIP_CTRL7)
+#define P_DBLK_CLIP_CTRL8 		DOS_REG_ADDR(DBLK_CLIP_CTRL8)
+#define P_DBLK_STATUS1 		DOS_REG_ADDR(DBLK_STATUS1)
+#define P_DBLK_GCLK_FREE 		DOS_REG_ADDR(DBLK_GCLK_FREE)
+#define P_DBLK_GCLK_OFF 		DOS_REG_ADDR(DBLK_GCLK_OFF)
+#define P_DBLK_AVSFLAGS 		DOS_REG_ADDR(DBLK_AVSFLAGS)
+#define P_DBLK_CBPY 		DOS_REG_ADDR(DBLK_CBPY)
+#define P_DBLK_CBPY_ADJ 		DOS_REG_ADDR(DBLK_CBPY_ADJ)
+#define P_DBLK_CBPC 		DOS_REG_ADDR(DBLK_CBPC)
+#define P_DBLK_CBPC_ADJ 		DOS_REG_ADDR(DBLK_CBPC_ADJ)
+#define P_DBLK_VHMVD 		DOS_REG_ADDR(DBLK_VHMVD)
+#define P_DBLK_STRONG 		DOS_REG_ADDR(DBLK_STRONG)
+#define P_DBLK_RV8_QUANT 		DOS_REG_ADDR(DBLK_RV8_QUANT)
+#define P_DBLK_CBUS_HCMD2 		DOS_REG_ADDR(DBLK_CBUS_HCMD2)
+#define P_DBLK_CBUS_HCMD1 		DOS_REG_ADDR(DBLK_CBUS_HCMD1)
+#define P_DBLK_CBUS_HCMD0 		DOS_REG_ADDR(DBLK_CBUS_HCMD0)
+#define P_DBLK_VLD_HCMD2 		DOS_REG_ADDR(DBLK_VLD_HCMD2)
+#define P_DBLK_VLD_HCMD1 		DOS_REG_ADDR(DBLK_VLD_HCMD1)
+#define P_DBLK_VLD_HCMD0 		DOS_REG_ADDR(DBLK_VLD_HCMD0)
+#define P_DBLK_OST_YBASE 		DOS_REG_ADDR(DBLK_OST_YBASE)
+#define P_DBLK_OST_CBCRDIFF 		DOS_REG_ADDR(DBLK_OST_CBCRDIFF)
+#define P_DBLK_CTRL1 		DOS_REG_ADDR(DBLK_CTRL1)
+#define P_VLD_STATUS_CTRL 		DOS_REG_ADDR(VLD_STATUS_CTRL)
+#define P_MPEG1_2_REG 		DOS_REG_ADDR(MPEG1_2_REG)
+#define P_F_CODE_REG 		DOS_REG_ADDR(F_CODE_REG)
+#define P_PIC_HEAD_INFO 		DOS_REG_ADDR(PIC_HEAD_INFO)
+#define P_SLICE_VER_POS_PIC_TYPE 		DOS_REG_ADDR(SLICE_VER_POS_PIC_TYPE)
+#define P_QP_VALUE_REG 		DOS_REG_ADDR(QP_VALUE_REG)
+#define P_MBA_INC 		DOS_REG_ADDR(MBA_INC)
+#define P_MB_MOTION_MODE 		DOS_REG_ADDR(MB_MOTION_MODE)
+#define P_POWER_CTL_VLD 		DOS_REG_ADDR(POWER_CTL_VLD)
+#define P_MB_WIDTH 		DOS_REG_ADDR(MB_WIDTH)
+#define P_SLICE_QP 		DOS_REG_ADDR(SLICE_QP)
+#define P_PRE_START_CODE 		DOS_REG_ADDR(PRE_START_CODE)
+#define P_SLICE_START_BYTE_01 		DOS_REG_ADDR(SLICE_START_BYTE_01)
+#define P_SLICE_START_BYTE_23 		DOS_REG_ADDR(SLICE_START_BYTE_23)
+#define P_RESYNC_MARKER_LENGTH 		DOS_REG_ADDR(RESYNC_MARKER_LENGTH)
+#define P_DECODER_BUFFER_INFO 		DOS_REG_ADDR(DECODER_BUFFER_INFO)
+#define P_FST_FOR_MV_X 		DOS_REG_ADDR(FST_FOR_MV_X)
+#define P_FST_FOR_MV_Y 		DOS_REG_ADDR(FST_FOR_MV_Y)
+#define P_SCD_FOR_MV_X 		DOS_REG_ADDR(SCD_FOR_MV_X)
+#define P_SCD_FOR_MV_Y 		DOS_REG_ADDR(SCD_FOR_MV_Y)
+#define P_FST_BAK_MV_X 		DOS_REG_ADDR(FST_BAK_MV_X)
+#define P_FST_BAK_MV_Y 		DOS_REG_ADDR(FST_BAK_MV_Y)
+#define P_SCD_BAK_MV_X 		DOS_REG_ADDR(SCD_BAK_MV_X)
+#define P_SCD_BAK_MV_Y 		DOS_REG_ADDR(SCD_BAK_MV_Y)
+#define P_VLD_DECODE_CONTROL 		DOS_REG_ADDR(VLD_DECODE_CONTROL)
+#define P_VLD_REVERVED_19 		DOS_REG_ADDR(VLD_REVERVED_19)
+#define P_VIFF_BIT_CNT 		DOS_REG_ADDR(VIFF_BIT_CNT)
+#define P_BYTE_ALIGN_PEAK_HI 		DOS_REG_ADDR(BYTE_ALIGN_PEAK_HI)
+#define P_BYTE_ALIGN_PEAK_LO 		DOS_REG_ADDR(BYTE_ALIGN_PEAK_LO)
+#define P_NEXT_ALIGN_PEAK 		DOS_REG_ADDR(NEXT_ALIGN_PEAK)
+#define P_VC1_CONTROL_REG 		DOS_REG_ADDR(VC1_CONTROL_REG)
+#define P_PMV1_X 		DOS_REG_ADDR(PMV1_X)
+#define P_PMV1_Y 		DOS_REG_ADDR(PMV1_Y)
+#define P_PMV2_X 		DOS_REG_ADDR(PMV2_X)
+#define P_PMV2_Y 		DOS_REG_ADDR(PMV2_Y)
+#define P_PMV3_X 		DOS_REG_ADDR(PMV3_X)
+#define P_PMV3_Y 		DOS_REG_ADDR(PMV3_Y)
+#define P_PMV4_X 		DOS_REG_ADDR(PMV4_X)
+#define P_PMV4_Y 		DOS_REG_ADDR(PMV4_Y)
+#define P_M4_TABLE_SELECT 		DOS_REG_ADDR(M4_TABLE_SELECT)
+#define P_M4_CONTROL_REG 		DOS_REG_ADDR(M4_CONTROL_REG)
+#define P_BLOCK_NUM 		DOS_REG_ADDR(BLOCK_NUM)
+#define P_PATTERN_CODE 		DOS_REG_ADDR(PATTERN_CODE)
+#define P_MB_INFO 		DOS_REG_ADDR(MB_INFO)
+#define P_VLD_DC_PRED 		DOS_REG_ADDR(VLD_DC_PRED)
+#define P_VLD_ERROR_MASK 		DOS_REG_ADDR(VLD_ERROR_MASK)
+#define P_VLD_DC_PRED_C 		DOS_REG_ADDR(VLD_DC_PRED_C)
+#define P_LAST_SLICE_MV_ADDR 		DOS_REG_ADDR(LAST_SLICE_MV_ADDR)
+#define P_LAST_MVX 		DOS_REG_ADDR(LAST_MVX)
+#define P_LAST_MVY 		DOS_REG_ADDR(LAST_MVY)
+#define P_VLD_C38 		DOS_REG_ADDR(VLD_C38)
+#define P_VLD_C39 		DOS_REG_ADDR(VLD_C39)
+#define P_VLD_STATUS 		DOS_REG_ADDR(VLD_STATUS)
+#define P_VLD_SHIFT_STATUS 		DOS_REG_ADDR(VLD_SHIFT_STATUS)
+#define P_VOFF_STATUS 		DOS_REG_ADDR(VOFF_STATUS)
+#define P_VLD_C3D 		DOS_REG_ADDR(VLD_C3D)
+#define P_VLD_DBG_INDEX 		DOS_REG_ADDR(VLD_DBG_INDEX)
+#define P_VLD_DBG_DATA 		DOS_REG_ADDR(VLD_DBG_DATA)
+#define P_VLD_MEM_VIFIFO_START_PTR 		DOS_REG_ADDR(VLD_MEM_VIFIFO_START_PTR)
+#define P_VLD_MEM_VIFIFO_CURR_PTR 		DOS_REG_ADDR(VLD_MEM_VIFIFO_CURR_PTR)
+#define P_VLD_MEM_VIFIFO_END_PTR 		DOS_REG_ADDR(VLD_MEM_VIFIFO_END_PTR)
+#define P_VLD_MEM_VIFIFO_BYTES_AVAIL 		DOS_REG_ADDR(VLD_MEM_VIFIFO_BYTES_AVAIL)
+#define P_VLD_MEM_VIFIFO_CONTROL 		DOS_REG_ADDR(VLD_MEM_VIFIFO_CONTROL)
+#define P_VLD_MEM_VIFIFO_WP 		DOS_REG_ADDR(VLD_MEM_VIFIFO_WP)
+#define P_VLD_MEM_VIFIFO_RP 		DOS_REG_ADDR(VLD_MEM_VIFIFO_RP)
+#define P_VLD_MEM_VIFIFO_LEVEL 		DOS_REG_ADDR(VLD_MEM_VIFIFO_LEVEL)
+#define P_VLD_MEM_VIFIFO_BUF_CNTL 		DOS_REG_ADDR(VLD_MEM_VIFIFO_BUF_CNTL)
+#define P_VLD_TIME_STAMP_CNTL 		DOS_REG_ADDR(VLD_TIME_STAMP_CNTL)
+#define P_VLD_TIME_STAMP_SYNC_0 		DOS_REG_ADDR(VLD_TIME_STAMP_SYNC_0)
+#define P_VLD_TIME_STAMP_SYNC_1 		DOS_REG_ADDR(VLD_TIME_STAMP_SYNC_1)
+#define P_VLD_TIME_STAMP_0 		DOS_REG_ADDR(VLD_TIME_STAMP_0)
+#define P_VLD_TIME_STAMP_1 		DOS_REG_ADDR(VLD_TIME_STAMP_1)
+#define P_VLD_TIME_STAMP_2 		DOS_REG_ADDR(VLD_TIME_STAMP_2)
+#define P_VLD_TIME_STAMP_3 		DOS_REG_ADDR(VLD_TIME_STAMP_3)
+#define P_VLD_TIME_STAMP_LENGTH 		DOS_REG_ADDR(VLD_TIME_STAMP_LENGTH)
+#define P_VLD_MEM_VIFIFO_WRAP_COUNT 		DOS_REG_ADDR(VLD_MEM_VIFIFO_WRAP_COUNT)
+#define P_VLD_MEM_VIFIFO_MEM_CTL 		DOS_REG_ADDR(VLD_MEM_VIFIFO_MEM_CTL)
+#define P_VLD_MEM_VBUF_RD_PTR 		DOS_REG_ADDR(VLD_MEM_VBUF_RD_PTR)
+#define P_VLD_MEM_VBUF2_RD_PTR 		DOS_REG_ADDR(VLD_MEM_VBUF2_RD_PTR)
+#define P_VLD_MEM_SWAP_ADDR 		DOS_REG_ADDR(VLD_MEM_SWAP_ADDR)
+#define P_VLD_MEM_SWAP_CTL 		DOS_REG_ADDR(VLD_MEM_SWAP_CTL)
+#define P_VCOP_CTRL_REG 		DOS_REG_ADDR(VCOP_CTRL_REG)
+#define P_QP_CTRL_REG 		DOS_REG_ADDR(QP_CTRL_REG)
+#define P_INTRA_QUANT_MATRIX 		DOS_REG_ADDR(INTRA_QUANT_MATRIX)
+#define P_NON_I_QUANT_MATRIX 		DOS_REG_ADDR(NON_I_QUANT_MATRIX)
+#define P_DC_SCALER 		DOS_REG_ADDR(DC_SCALER)
+#define P_DC_AC_CTRL 		DOS_REG_ADDR(DC_AC_CTRL)
+#define P_DC_AC_SCALE_MUL 		DOS_REG_ADDR(DC_AC_SCALE_MUL)
+#define P_DC_AC_SCALE_DIV 		DOS_REG_ADDR(DC_AC_SCALE_DIV)
+#define P_POWER_CTL_IQIDCT 		DOS_REG_ADDR(POWER_CTL_IQIDCT)
+#define P_RV_AI_Y_X 		DOS_REG_ADDR(RV_AI_Y_X)
+#define P_RV_AI_U_X 		DOS_REG_ADDR(RV_AI_U_X)
+#define P_RV_AI_V_X 		DOS_REG_ADDR(RV_AI_V_X)
+#define P_RV_AI_MB_COUNT 		DOS_REG_ADDR(RV_AI_MB_COUNT)
+#define P_NEXT_INTRA_DMA_ADDRESS 		DOS_REG_ADDR(NEXT_INTRA_DMA_ADDRESS)
+#define P_IQIDCT_CONTROL 		DOS_REG_ADDR(IQIDCT_CONTROL)
+#define P_IQIDCT_DEBUG_INFO_0 		DOS_REG_ADDR(IQIDCT_DEBUG_INFO_0)
+#define P_DEBLK_CMD 		DOS_REG_ADDR(DEBLK_CMD)
+#define P_IQIDCT_DEBUG_IDCT 		DOS_REG_ADDR(IQIDCT_DEBUG_IDCT)
+#define P_DCAC_DMA_CTRL 		DOS_REG_ADDR(DCAC_DMA_CTRL)
+#define P_DCAC_DMA_ADDRESS 		DOS_REG_ADDR(DCAC_DMA_ADDRESS)
+#define P_DCAC_CPU_ADDRESS 		DOS_REG_ADDR(DCAC_CPU_ADDRESS)
+#define P_DCAC_CPU_DATA 		DOS_REG_ADDR(DCAC_CPU_DATA)
+#define P_DCAC_MB_COUNT 		DOS_REG_ADDR(DCAC_MB_COUNT)
+#define P_IQ_QUANT 		DOS_REG_ADDR(IQ_QUANT)
+#define P_VC1_BITPLANE_CTL 		DOS_REG_ADDR(VC1_BITPLANE_CTL)
+#define P_MSP 		DOS_REG_ADDR(MSP)
+#define P_MPSR 		DOS_REG_ADDR(MPSR)
+#define P_MINT_VEC_BASE 		DOS_REG_ADDR(MINT_VEC_BASE)
+#define P_MCPU_INTR_GRP 		DOS_REG_ADDR(MCPU_INTR_GRP)
+#define P_MCPU_INTR_MSK 		DOS_REG_ADDR(MCPU_INTR_MSK)
+#define P_MCPU_INTR_REQ 		DOS_REG_ADDR(MCPU_INTR_REQ)
+#define P_MPC_P 		DOS_REG_ADDR(MPC_P)
+#define P_MPC_D 		DOS_REG_ADDR(MPC_D)
+#define P_MPC_E 		DOS_REG_ADDR(MPC_E)
+#define P_MPC_W 		DOS_REG_ADDR(MPC_W)
+#define P_MINDEX0_REG 		DOS_REG_ADDR(MINDEX0_REG)
+#define P_MINDEX1_REG 		DOS_REG_ADDR(MINDEX1_REG)
+#define P_MINDEX2_REG 		DOS_REG_ADDR(MINDEX2_REG)
+#define P_MINDEX3_REG 		DOS_REG_ADDR(MINDEX3_REG)
+#define P_MINDEX4_REG 		DOS_REG_ADDR(MINDEX4_REG)
+#define P_MINDEX5_REG 		DOS_REG_ADDR(MINDEX5_REG)
+#define P_MINDEX6_REG 		DOS_REG_ADDR(MINDEX6_REG)
+#define P_MINDEX7_REG 		DOS_REG_ADDR(MINDEX7_REG)
+#define P_MMIN_REG 		DOS_REG_ADDR(MMIN_REG)
+#define P_MMAX_REG 		DOS_REG_ADDR(MMAX_REG)
+#define P_MBREAK0_REG 		DOS_REG_ADDR(MBREAK0_REG)
+#define P_MBREAK1_REG 		DOS_REG_ADDR(MBREAK1_REG)
+#define P_MBREAK2_REG 		DOS_REG_ADDR(MBREAK2_REG)
+#define P_MBREAK3_REG 		DOS_REG_ADDR(MBREAK3_REG)
+#define P_MBREAK_TYPE 		DOS_REG_ADDR(MBREAK_TYPE)
+#define P_MBREAK_CTRL 		DOS_REG_ADDR(MBREAK_CTRL)
+#define P_MBREAK_STAUTS 		DOS_REG_ADDR(MBREAK_STAUTS)
+#define P_MDB_ADDR_REG 		DOS_REG_ADDR(MDB_ADDR_REG)
+#define P_MDB_DATA_REG 		DOS_REG_ADDR(MDB_DATA_REG)
+#define P_MDB_CTRL 		DOS_REG_ADDR(MDB_CTRL)
+#define P_MSFTINT0 		DOS_REG_ADDR(MSFTINT0)
+#define P_MSFTINT1 		DOS_REG_ADDR(MSFTINT1)
+#define P_CSP 		DOS_REG_ADDR(CSP)
+#define P_CPSR 		DOS_REG_ADDR(CPSR)
+#define P_CINT_VEC_BASE 		DOS_REG_ADDR(CINT_VEC_BASE)
+#define P_CCPU_INTR_GRP 		DOS_REG_ADDR(CCPU_INTR_GRP)
+#define P_CCPU_INTR_MSK 		DOS_REG_ADDR(CCPU_INTR_MSK)
+#define P_CCPU_INTR_REQ 		DOS_REG_ADDR(CCPU_INTR_REQ)
+#define P_CPC_P 		DOS_REG_ADDR(CPC_P)
+#define P_CPC_D 		DOS_REG_ADDR(CPC_D)
+#define P_CPC_E 		DOS_REG_ADDR(CPC_E)
+#define P_CPC_W 		DOS_REG_ADDR(CPC_W)
+#define P_CINDEX0_REG 		DOS_REG_ADDR(CINDEX0_REG)
+#define P_CINDEX1_REG 		DOS_REG_ADDR(CINDEX1_REG)
+#define P_CINDEX2_REG 		DOS_REG_ADDR(CINDEX2_REG)
+#define P_CINDEX3_REG 		DOS_REG_ADDR(CINDEX3_REG)
+#define P_CINDEX4_REG 		DOS_REG_ADDR(CINDEX4_REG)
+#define P_CINDEX5_REG 		DOS_REG_ADDR(CINDEX5_REG)
+#define P_CINDEX6_REG 		DOS_REG_ADDR(CINDEX6_REG)
+#define P_CINDEX7_REG 		DOS_REG_ADDR(CINDEX7_REG)
+#define P_CMIN_REG 		DOS_REG_ADDR(CMIN_REG)
+#define P_CMAX_REG 		DOS_REG_ADDR(CMAX_REG)
+#define P_CBREAK0_REG 		DOS_REG_ADDR(CBREAK0_REG)
+#define P_CBREAK1_REG 		DOS_REG_ADDR(CBREAK1_REG)
+#define P_CBREAK2_REG 		DOS_REG_ADDR(CBREAK2_REG)
+#define P_CBREAK3_REG 		DOS_REG_ADDR(CBREAK3_REG)
+#define P_CBREAK_TYPE 		DOS_REG_ADDR(CBREAK_TYPE)
+#define P_CBREAK_CTRL 		DOS_REG_ADDR(CBREAK_CTRL)
+#define P_CBREAK_STAUTS 		DOS_REG_ADDR(CBREAK_STAUTS)
+#define P_CDB_ADDR_REG 		DOS_REG_ADDR(CDB_ADDR_REG)
+#define P_CDB_DATA_REG 		DOS_REG_ADDR(CDB_DATA_REG)
+#define P_CDB_CTRL 		DOS_REG_ADDR(CDB_CTRL)
+#define P_CSFTINT0 		DOS_REG_ADDR(CSFTINT0)
+#define P_CSFTINT1 		DOS_REG_ADDR(CSFTINT1)
+#define P_IMEM_DMA_CTRL 		DOS_REG_ADDR(IMEM_DMA_CTRL)
+#define P_IMEM_DMA_ADR 		DOS_REG_ADDR(IMEM_DMA_ADR)
+#define P_IMEM_DMA_COUNT 		DOS_REG_ADDR(IMEM_DMA_COUNT)
+#define P_WRRSP_IMEM 		DOS_REG_ADDR(WRRSP_IMEM)
+#define P_LMEM_DMA_CTRL 		DOS_REG_ADDR(LMEM_DMA_CTRL)
+#define P_LMEM_DMA_ADR 		DOS_REG_ADDR(LMEM_DMA_ADR)
+#define P_LMEM_DMA_COUNT 		DOS_REG_ADDR(LMEM_DMA_COUNT)
+#define P_WRRSP_LMEM 		DOS_REG_ADDR(WRRSP_LMEM)
+#define P_MAC_CTRL1 		DOS_REG_ADDR(MAC_CTRL1)
+#define P_ACC0REG1 		DOS_REG_ADDR(ACC0REG1)
+#define P_ACC1REG1 		DOS_REG_ADDR(ACC1REG1)
+#define P_MAC_CTRL2 		DOS_REG_ADDR(MAC_CTRL2)
+#define P_ACC0REG2 		DOS_REG_ADDR(ACC0REG2)
+#define P_ACC1REG2 		DOS_REG_ADDR(ACC1REG2)
+#define P_CPU_TRACE 		DOS_REG_ADDR(CPU_TRACE)
+#define P_DOS_SW_RESET0 		CBUS_REG_ADDR(DOS_SW_RESET0)
+#define P_DOS_GCLK_EN0 		CBUS_REG_ADDR(DOS_GCLK_EN0)
+#define P_DOS_GEN_CTRL0 		CBUS_REG_ADDR(DOS_GEN_CTRL0)
+#define P_DOS_APB_ERR_CTRL 		CBUS_REG_ADDR(DOS_APB_ERR_CTRL)
+#define P_DOS_APB_ERR_STAT 		CBUS_REG_ADDR(DOS_APB_ERR_STAT)
+#define P_DOS_SCRATCH0 		CBUS_REG_ADDR(DOS_SCRATCH0)
+#define P_DOS_SCRATCH1 		CBUS_REG_ADDR(DOS_SCRATCH1)
+#define P_DOS_SCRATCH2 		CBUS_REG_ADDR(DOS_SCRATCH2)
+#define P_DOS_SCRATCH3 		CBUS_REG_ADDR(DOS_SCRATCH3)
+#define P_DOS_SCRATCH4 		CBUS_REG_ADDR(DOS_SCRATCH4)
+#define P_DOS_SCRATCH5 		CBUS_REG_ADDR(DOS_SCRATCH5)
+#define P_DOS_SCRATCH6 		CBUS_REG_ADDR(DOS_SCRATCH6)
+#define P_DOS_SCRATCH7 		CBUS_REG_ADDR(DOS_SCRATCH7)
+#define P_DOS_SCRATCH8 		CBUS_REG_ADDR(DOS_SCRATCH8)
+#define P_DOS_SCRATCH9 		CBUS_REG_ADDR(DOS_SCRATCH9)
+#define P_DOS_SCRATCH10 		CBUS_REG_ADDR(DOS_SCRATCH10)
+#define P_DOS_SCRATCH11 		CBUS_REG_ADDR(DOS_SCRATCH11)
+#define P_DOS_SCRATCH12 		CBUS_REG_ADDR(DOS_SCRATCH12)
+#define P_DOS_SCRATCH13 		CBUS_REG_ADDR(DOS_SCRATCH13)
+#define P_DOS_SCRATCH14 		CBUS_REG_ADDR(DOS_SCRATCH14)
+#define P_DOS_SCRATCH15 		CBUS_REG_ADDR(DOS_SCRATCH15)
+#define P_DOS_SCRATCH16 		CBUS_REG_ADDR(DOS_SCRATCH16)
+#define P_DOS_SCRATCH17 		CBUS_REG_ADDR(DOS_SCRATCH17)
+#define P_DOS_SCRATCH18 		CBUS_REG_ADDR(DOS_SCRATCH18)
+#define P_DOS_SCRATCH19 		CBUS_REG_ADDR(DOS_SCRATCH19)
+#define P_DOS_SCRATCH20 		CBUS_REG_ADDR(DOS_SCRATCH20)
+#define P_DOS_SCRATCH21 		CBUS_REG_ADDR(DOS_SCRATCH21)
+#define P_DOS_SCRATCH22 		CBUS_REG_ADDR(DOS_SCRATCH22)
+#define P_DOS_SCRATCH23 		CBUS_REG_ADDR(DOS_SCRATCH23)
+#define P_DOS_SCRATCH24 		CBUS_REG_ADDR(DOS_SCRATCH24)
+#define P_DOS_SCRATCH25 		CBUS_REG_ADDR(DOS_SCRATCH25)
+#define P_DOS_SCRATCH26 		CBUS_REG_ADDR(DOS_SCRATCH26)
+#define P_DOS_SCRATCH27 		CBUS_REG_ADDR(DOS_SCRATCH27)
+#define P_DOS_SCRATCH28 		CBUS_REG_ADDR(DOS_SCRATCH28)
+#define P_DOS_SCRATCH29 		CBUS_REG_ADDR(DOS_SCRATCH29)
+#define P_DOS_SCRATCH30 		CBUS_REG_ADDR(DOS_SCRATCH30)
+#define P_DOS_SCRATCH31 		CBUS_REG_ADDR(DOS_SCRATCH31)
+#define P_AIU_958_BPF 		CBUS_REG_ADDR(AIU_958_BPF)
+#define P_AIU_958_BRST 		CBUS_REG_ADDR(AIU_958_BRST)
+#define P_AIU_958_LENGTH 		CBUS_REG_ADDR(AIU_958_LENGTH)
+#define P_AIU_958_PADDSIZE 		CBUS_REG_ADDR(AIU_958_PADDSIZE)
+#define P_AIU_958_MISC 		CBUS_REG_ADDR(AIU_958_MISC)
+#define P_AIU_958_FORCE_LEFT 		CBUS_REG_ADDR(AIU_958_FORCE_LEFT)
+#define P_AIU_958_DISCARD_NUM 		CBUS_REG_ADDR(AIU_958_DISCARD_NUM)
+#define P_AIU_958_DCU_FF_CTRL 		CBUS_REG_ADDR(AIU_958_DCU_FF_CTRL)
+#define P_AIU_958_CHSTAT_L0 		CBUS_REG_ADDR(AIU_958_CHSTAT_L0)
+#define P_AIU_958_CHSTAT_L1 		CBUS_REG_ADDR(AIU_958_CHSTAT_L1)
+#define P_AIU_958_CTRL 		CBUS_REG_ADDR(AIU_958_CTRL)
+#define P_AIU_958_RPT 		CBUS_REG_ADDR(AIU_958_RPT)
+#define P_AIU_I2S_MUTE_SWAP 		CBUS_REG_ADDR(AIU_I2S_MUTE_SWAP)
+#define P_AIU_I2S_SOURCE_DESC 		CBUS_REG_ADDR(AIU_I2S_SOURCE_DESC)
+#define P_AIU_I2S_MED_CTRL 		CBUS_REG_ADDR(AIU_I2S_MED_CTRL)
+#define P_AIU_I2S_MED_THRESH 		CBUS_REG_ADDR(AIU_I2S_MED_THRESH)
+#define P_AIU_I2S_DAC_CFG 		CBUS_REG_ADDR(AIU_I2S_DAC_CFG)
+#define P_AIU_I2S_SYNC 		CBUS_REG_ADDR(AIU_I2S_SYNC)
+#define P_AIU_I2S_MISC 		CBUS_REG_ADDR(AIU_I2S_MISC)
+#define P_AIU_I2S_OUT_CFG 		CBUS_REG_ADDR(AIU_I2S_OUT_CFG)
+#define P_AIU_I2S_FF_CTRL 		CBUS_REG_ADDR(AIU_I2S_FF_CTRL)
+#define P_AIU_RST_SOFT 		CBUS_REG_ADDR(AIU_RST_SOFT)
+#define P_AIU_CLK_CTRL 		CBUS_REG_ADDR(AIU_CLK_CTRL)
+#define P_AIU_MIX_ADCCFG 		CBUS_REG_ADDR(AIU_MIX_ADCCFG)
+#define P_AIU_MIX_CTRL 		CBUS_REG_ADDR(AIU_MIX_CTRL)
+#define P_AIU_CLK_CTRL_MORE 		CBUS_REG_ADDR(AIU_CLK_CTRL_MORE)
+#define P_AIU_958_POP 		CBUS_REG_ADDR(AIU_958_POP)
+#define P_AIU_MIX_GAIN 		CBUS_REG_ADDR(AIU_MIX_GAIN)
+#define P_AIU_958_SYNWORD1 		CBUS_REG_ADDR(AIU_958_SYNWORD1)
+#define P_AIU_958_SYNWORD2 		CBUS_REG_ADDR(AIU_958_SYNWORD2)
+#define P_AIU_958_SYNWORD3 		CBUS_REG_ADDR(AIU_958_SYNWORD3)
+#define P_AIU_958_SYNWORD1_MASK 		CBUS_REG_ADDR(AIU_958_SYNWORD1_MASK)
+#define P_AIU_958_SYNWORD2_MASK 		CBUS_REG_ADDR(AIU_958_SYNWORD2_MASK)
+#define P_AIU_958_SYNWORD3_MASK 		CBUS_REG_ADDR(AIU_958_SYNWORD3_MASK)
+#define P_AIU_958_FFRDOUT_THD 		CBUS_REG_ADDR(AIU_958_FFRDOUT_THD)
+#define P_AIU_958_LENGTH_PER_PAUSE 		CBUS_REG_ADDR(AIU_958_LENGTH_PER_PAUSE)
+#define P_AIU_958_PAUSE_NUM 		CBUS_REG_ADDR(AIU_958_PAUSE_NUM)
+#define P_AIU_958_PAUSE_PAYLOAD 		CBUS_REG_ADDR(AIU_958_PAUSE_PAYLOAD)
+#define P_AIU_958_AUTO_PAUSE 		CBUS_REG_ADDR(AIU_958_AUTO_PAUSE)
+#define P_AIU_958_PAUSE_PD_LENGTH 		CBUS_REG_ADDR(AIU_958_PAUSE_PD_LENGTH)
+#define P_AIU_CODEC_DAC_LRCLK_CTRL 		CBUS_REG_ADDR(AIU_CODEC_DAC_LRCLK_CTRL)
+#define P_AIU_CODEC_ADC_LRCLK_CTRL 		CBUS_REG_ADDR(AIU_CODEC_ADC_LRCLK_CTRL)
+#define P_AIU_HDMI_CLK_DATA_CTRL 		CBUS_REG_ADDR(AIU_HDMI_CLK_DATA_CTRL)
+#define P_AIU_CODEC_CLK_DATA_CTRL 		CBUS_REG_ADDR(AIU_CODEC_CLK_DATA_CTRL)
+#define P_AIU_958_CHSTAT_R0 		CBUS_REG_ADDR(AIU_958_CHSTAT_R0)
+#define P_AIU_958_CHSTAT_R1 		CBUS_REG_ADDR(AIU_958_CHSTAT_R1)
+#define P_AIU_958_VALID_CTRL 		CBUS_REG_ADDR(AIU_958_VALID_CTRL)
+#define P_AIU_AUDIO_AMP_REG0 		CBUS_REG_ADDR(AIU_AUDIO_AMP_REG0)
+#define P_AIU_AUDIO_AMP_REG1 		CBUS_REG_ADDR(AIU_AUDIO_AMP_REG1)
+#define P_AIU_AUDIO_AMP_REG2 		CBUS_REG_ADDR(AIU_AUDIO_AMP_REG2)
+#define P_AIU_AUDIO_AMP_REG3 		CBUS_REG_ADDR(AIU_AUDIO_AMP_REG3)
+#define P_AIU_AIFIFO2_CTRL 		CBUS_REG_ADDR(AIU_AIFIFO2_CTRL)
+#define P_AIU_AIFIFO2_STATUS 		CBUS_REG_ADDR(AIU_AIFIFO2_STATUS)
+#define P_AIU_AIFIFO2_GBIT 		CBUS_REG_ADDR(AIU_AIFIFO2_GBIT)
+#define P_AIU_AIFIFO2_CLB 		CBUS_REG_ADDR(AIU_AIFIFO2_CLB)
+#define P_AIU_CRC_CTRL 		CBUS_REG_ADDR(AIU_CRC_CTRL)
+#define P_AIU_CRC_STATUS 		CBUS_REG_ADDR(AIU_CRC_STATUS)
+#define P_AIU_CRC_SHIFT_REG 		CBUS_REG_ADDR(AIU_CRC_SHIFT_REG)
+#define P_AIU_CRC_IREG 		CBUS_REG_ADDR(AIU_CRC_IREG)
+#define P_AIU_CRC_CAL_REG1 		CBUS_REG_ADDR(AIU_CRC_CAL_REG1)
+#define P_AIU_CRC_CAL_REG0 		CBUS_REG_ADDR(AIU_CRC_CAL_REG0)
+#define P_AIU_CRC_POLY_COEF1 		CBUS_REG_ADDR(AIU_CRC_POLY_COEF1)
+#define P_AIU_CRC_POLY_COEF0 		CBUS_REG_ADDR(AIU_CRC_POLY_COEF0)
+#define P_AIU_CRC_BIT_SIZE1 		CBUS_REG_ADDR(AIU_CRC_BIT_SIZE1)
+#define P_AIU_CRC_BIT_SIZE0 		CBUS_REG_ADDR(AIU_CRC_BIT_SIZE0)
+#define P_AIU_CRC_BIT_CNT1 		CBUS_REG_ADDR(AIU_CRC_BIT_CNT1)
+#define P_AIU_CRC_BIT_CNT0 		CBUS_REG_ADDR(AIU_CRC_BIT_CNT0)
+#define P_AIU_AMCLK_GATE_HI 		CBUS_REG_ADDR(AIU_AMCLK_GATE_HI)
+#define P_AIU_AMCLK_GATE_LO 		CBUS_REG_ADDR(AIU_AMCLK_GATE_LO)
+#define P_AIU_AMCLK_MSR 		CBUS_REG_ADDR(AIU_AMCLK_MSR)
+#define P_AIU_AUDAC_CTRL0 		CBUS_REG_ADDR(AIU_AUDAC_CTRL0)
+#define P_AIU_AUDAC_CTRL1 		CBUS_REG_ADDR(AIU_AUDAC_CTRL1)
+#define P_AIU_DELTA_SIGMA0 		CBUS_REG_ADDR(AIU_DELTA_SIGMA0)
+#define P_AIU_DELTA_SIGMA1 		CBUS_REG_ADDR(AIU_DELTA_SIGMA1)
+#define P_AIU_DELTA_SIGMA2 		CBUS_REG_ADDR(AIU_DELTA_SIGMA2)
+#define P_AIU_DELTA_SIGMA3 		CBUS_REG_ADDR(AIU_DELTA_SIGMA3)
+#define P_AIU_DELTA_SIGMA4 		CBUS_REG_ADDR(AIU_DELTA_SIGMA4)
+#define P_AIU_DELTA_SIGMA5 		CBUS_REG_ADDR(AIU_DELTA_SIGMA5)
+#define P_AIU_DELTA_SIGMA6 		CBUS_REG_ADDR(AIU_DELTA_SIGMA6)
+#define P_AIU_DELTA_SIGMA7 		CBUS_REG_ADDR(AIU_DELTA_SIGMA7)
+#define P_AIU_DELTA_SIGMA_LCNTS 		CBUS_REG_ADDR(AIU_DELTA_SIGMA_LCNTS)
+#define P_AIU_DELTA_SIGMA_RCNTS 		CBUS_REG_ADDR(AIU_DELTA_SIGMA_RCNTS)
+#define P_AIU_MEM_I2S_START_PTR 		CBUS_REG_ADDR(AIU_MEM_I2S_START_PTR)
+#define P_AIU_MEM_I2S_RD_PTR 		CBUS_REG_ADDR(AIU_MEM_I2S_RD_PTR)
+#define P_AIU_MEM_I2S_END_PTR 		CBUS_REG_ADDR(AIU_MEM_I2S_END_PTR)
+#define P_AIU_MEM_I2S_MASKS 		CBUS_REG_ADDR(AIU_MEM_I2S_MASKS)
+#define P_AIU_MEM_I2S_CONTROL 		CBUS_REG_ADDR(AIU_MEM_I2S_CONTROL)
+#define P_AIU_MEM_IEC958_START_PTR 		CBUS_REG_ADDR(AIU_MEM_IEC958_START_PTR)
+#define P_AIU_MEM_IEC958_RD_PTR 		CBUS_REG_ADDR(AIU_MEM_IEC958_RD_PTR)
+#define P_AIU_MEM_IEC958_END_PTR 		CBUS_REG_ADDR(AIU_MEM_IEC958_END_PTR)
+#define P_AIU_MEM_IEC958_MASKS 		CBUS_REG_ADDR(AIU_MEM_IEC958_MASKS)
+#define P_AIU_MEM_IEC958_CONTROL 		CBUS_REG_ADDR(AIU_MEM_IEC958_CONTROL)
+#define P_AIU_MEM_AIFIFO2_START_PTR 		CBUS_REG_ADDR(AIU_MEM_AIFIFO2_START_PTR)
+#define P_AIU_MEM_AIFIFO2_CURR_PTR 		CBUS_REG_ADDR(AIU_MEM_AIFIFO2_CURR_PTR)
+#define P_AIU_MEM_AIFIFO2_END_PTR 		CBUS_REG_ADDR(AIU_MEM_AIFIFO2_END_PTR)
+#define P_AIU_MEM_AIFIFO2_BYTES_AVAIL 		CBUS_REG_ADDR(AIU_MEM_AIFIFO2_BYTES_AVAIL)
+#define P_AIU_MEM_AIFIFO2_CONTROL 		CBUS_REG_ADDR(AIU_MEM_AIFIFO2_CONTROL)
+#define P_AIU_MEM_AIFIFO2_MAN_WP 		CBUS_REG_ADDR(AIU_MEM_AIFIFO2_MAN_WP)
+#define P_AIU_MEM_AIFIFO2_MAN_RP 		CBUS_REG_ADDR(AIU_MEM_AIFIFO2_MAN_RP)
+#define P_AIU_MEM_AIFIFO2_LEVEL 		CBUS_REG_ADDR(AIU_MEM_AIFIFO2_LEVEL)
+#define P_AIU_MEM_AIFIFO2_BUF_CNTL 		CBUS_REG_ADDR(AIU_MEM_AIFIFO2_BUF_CNTL)
+#define P_AIU_MEM_I2S_MAN_WP 		CBUS_REG_ADDR(AIU_MEM_I2S_MAN_WP)
+#define P_AIU_MEM_I2S_MAN_RP 		CBUS_REG_ADDR(AIU_MEM_I2S_MAN_RP)
+#define P_AIU_MEM_I2S_LEVEL 		CBUS_REG_ADDR(AIU_MEM_I2S_LEVEL)
+#define P_AIU_MEM_I2S_BUF_CNTL 		CBUS_REG_ADDR(AIU_MEM_I2S_BUF_CNTL)
+#define P_AIU_MEM_I2S_BUF_WRAP_COUNT 		CBUS_REG_ADDR(AIU_MEM_I2S_BUF_WRAP_COUNT)
+#define P_AIU_MEM_I2S_MEM_CTL 		CBUS_REG_ADDR(AIU_MEM_I2S_MEM_CTL)
+#define P_AIU_MEM_IEC958_MEM_CTL 		CBUS_REG_ADDR(AIU_MEM_IEC958_MEM_CTL)
+#define P_AIU_MEM_IEC958_WRAP_COUNT 		CBUS_REG_ADDR(AIU_MEM_IEC958_WRAP_COUNT)
+#define P_AIU_MEM_IEC958_IRQ_LEVEL 		CBUS_REG_ADDR(AIU_MEM_IEC958_IRQ_LEVEL)
+#define P_AIU_MEM_IEC958_MAN_WP 		CBUS_REG_ADDR(AIU_MEM_IEC958_MAN_WP)
+#define P_AIU_MEM_IEC958_MAN_RP 		CBUS_REG_ADDR(AIU_MEM_IEC958_MAN_RP)
+#define P_AIU_MEM_IEC958_LEVEL 		CBUS_REG_ADDR(AIU_MEM_IEC958_LEVEL)
+#define P_AIU_MEM_IEC958_BUF_CNTL 		CBUS_REG_ADDR(AIU_MEM_IEC958_BUF_CNTL)
+#define P_AIU_AIFIFO_CTRL 		CBUS_REG_ADDR(AIU_AIFIFO_CTRL)
+#define P_AIU_AIFIFO_STATUS 		CBUS_REG_ADDR(AIU_AIFIFO_STATUS)
+#define P_AIU_AIFIFO_GBIT 		CBUS_REG_ADDR(AIU_AIFIFO_GBIT)
+#define P_AIU_AIFIFO_CLB 		CBUS_REG_ADDR(AIU_AIFIFO_CLB)
+#define P_AIU_MEM_AIFIFO_START_PTR 		CBUS_REG_ADDR(AIU_MEM_AIFIFO_START_PTR)
+#define P_AIU_MEM_AIFIFO_CURR_PTR 		CBUS_REG_ADDR(AIU_MEM_AIFIFO_CURR_PTR)
+#define P_AIU_MEM_AIFIFO_END_PTR 		CBUS_REG_ADDR(AIU_MEM_AIFIFO_END_PTR)
+#define P_AIU_MEM_AIFIFO_BYTES_AVAIL 		CBUS_REG_ADDR(AIU_MEM_AIFIFO_BYTES_AVAIL)
+#define P_AIU_MEM_AIFIFO_CONTROL 		CBUS_REG_ADDR(AIU_MEM_AIFIFO_CONTROL)
+#define P_AIU_MEM_AIFIFO_MAN_WP 		CBUS_REG_ADDR(AIU_MEM_AIFIFO_MAN_WP)
+#define P_AIU_MEM_AIFIFO_MAN_RP 		CBUS_REG_ADDR(AIU_MEM_AIFIFO_MAN_RP)
+#define P_AIU_MEM_AIFIFO_LEVEL 		CBUS_REG_ADDR(AIU_MEM_AIFIFO_LEVEL)
+#define P_AIU_MEM_AIFIFO_BUF_CNTL 		CBUS_REG_ADDR(AIU_MEM_AIFIFO_BUF_CNTL)
+#define P_AIU_MEM_AIFIFO_BUF_WRAP_COUNT 		CBUS_REG_ADDR(AIU_MEM_AIFIFO_BUF_WRAP_COUNT)
+#define P_AIU_MEM_AIFIFO2_BUF_WRAP_COUNT 		CBUS_REG_ADDR(AIU_MEM_AIFIFO2_BUF_WRAP_COUNT)
+#define P_AIU_MEM_AIFIFO_MEM_CTL 		CBUS_REG_ADDR(AIU_MEM_AIFIFO_MEM_CTL)
+#define P_AIFIFO_TIME_STAMP_CNTL 		CBUS_REG_ADDR(AIFIFO_TIME_STAMP_CNTL)
+#define P_AIFIFO_TIME_STAMP_SYNC_0 		CBUS_REG_ADDR(AIFIFO_TIME_STAMP_SYNC_0)
+#define P_AIFIFO_TIME_STAMP_SYNC_1 		CBUS_REG_ADDR(AIFIFO_TIME_STAMP_SYNC_1)
+#define P_AIFIFO_TIME_STAMP_0 		CBUS_REG_ADDR(AIFIFO_TIME_STAMP_0)
+#define P_AIFIFO_TIME_STAMP_1 		CBUS_REG_ADDR(AIFIFO_TIME_STAMP_1)
+#define P_AIFIFO_TIME_STAMP_2 		CBUS_REG_ADDR(AIFIFO_TIME_STAMP_2)
+#define P_AIFIFO_TIME_STAMP_3 		CBUS_REG_ADDR(AIFIFO_TIME_STAMP_3)
+#define P_AIFIFO_TIME_STAMP_LENGTH 		CBUS_REG_ADDR(AIFIFO_TIME_STAMP_LENGTH)
+#define P_AIFIFO2_TIME_STAMP_CNTL 		CBUS_REG_ADDR(AIFIFO2_TIME_STAMP_CNTL)
+#define P_AIFIFO2_TIME_STAMP_SYNC_0 		CBUS_REG_ADDR(AIFIFO2_TIME_STAMP_SYNC_0)
+#define P_AIFIFO2_TIME_STAMP_SYNC_1 		CBUS_REG_ADDR(AIFIFO2_TIME_STAMP_SYNC_1)
+#define P_AIFIFO2_TIME_STAMP_0 		CBUS_REG_ADDR(AIFIFO2_TIME_STAMP_0)
+#define P_AIFIFO2_TIME_STAMP_1 		CBUS_REG_ADDR(AIFIFO2_TIME_STAMP_1)
+#define P_AIFIFO2_TIME_STAMP_2 		CBUS_REG_ADDR(AIFIFO2_TIME_STAMP_2)
+#define P_AIFIFO2_TIME_STAMP_3 		CBUS_REG_ADDR(AIFIFO2_TIME_STAMP_3)
+#define P_AIFIFO2_TIME_STAMP_LENGTH 		CBUS_REG_ADDR(AIFIFO2_TIME_STAMP_LENGTH)
+#define P_IEC958_TIME_STAMP_CNTL 		CBUS_REG_ADDR(IEC958_TIME_STAMP_CNTL)
+#define P_IEC958_TIME_STAMP_SYNC_0 		CBUS_REG_ADDR(IEC958_TIME_STAMP_SYNC_0)
+#define P_IEC958_TIME_STAMP_SYNC_1 		CBUS_REG_ADDR(IEC958_TIME_STAMP_SYNC_1)
+#define P_IEC958_TIME_STAMP_0 		CBUS_REG_ADDR(IEC958_TIME_STAMP_0)
+#define P_IEC958_TIME_STAMP_1 		CBUS_REG_ADDR(IEC958_TIME_STAMP_1)
+#define P_IEC958_TIME_STAMP_2 		CBUS_REG_ADDR(IEC958_TIME_STAMP_2)
+#define P_IEC958_TIME_STAMP_3 		CBUS_REG_ADDR(IEC958_TIME_STAMP_3)
+#define P_IEC958_TIME_STAMP_LENGTH 		CBUS_REG_ADDR(IEC958_TIME_STAMP_LENGTH)
+#define P_AIU_MEM_AIFIFO2_MEM_CTL 		CBUS_REG_ADDR(AIU_MEM_AIFIFO2_MEM_CTL)
+#define P_AIU_I2S_CBUS_DDR_CNTL 		CBUS_REG_ADDR(AIU_I2S_CBUS_DDR_CNTL)
+#define P_AIU_I2S_CBUS_DDR_WDATA 		CBUS_REG_ADDR(AIU_I2S_CBUS_DDR_WDATA)
+#define P_AIU_I2S_CBUS_DDR_ADDR 		CBUS_REG_ADDR(AIU_I2S_CBUS_DDR_ADDR)
+#define P_AIADR 		CBUS_REG_ADDR(AIADR)
+#define P_AICSR 		CBUS_REG_ADDR(AICSR)
+#define P_AIDAT 		CBUS_REG_ADDR(AIDAT)
+#define P_AIGBIT 		CBUS_REG_ADDR(AIGBIT)
+#define P_AICLB 		CBUS_REG_ADDR(AICLB)
+#define P_HD0 		CBUS_REG_ADDR(HD0)
+#define P_HD1 		CBUS_REG_ADDR(HD1)
+#define P_SHD0 		CBUS_REG_ADDR(SHD0)
+#define P_SHD1 		CBUS_REG_ADDR(SHD1)
+#define P_SYND 		CBUS_REG_ADDR(SYND)
+#define P_ECDCT 		CBUS_REG_ADDR(ECDCT)
+#define P_ECDSTAT 		CBUS_REG_ADDR(ECDSTAT)
+#define P_CTR0 		CBUS_REG_ADDR(CTR0)
+#define P_CTR1 		CBUS_REG_ADDR(CTR1)
+#define P_CTR2 		CBUS_REG_ADDR(CTR2)
+#define P_STAT0 		CBUS_REG_ADDR(STAT0)
+#define P_INT 		CBUS_REG_ADDR(INT)
+#define P_TCTR0 		CBUS_REG_ADDR(TCTR0)
+#define P_TSTAT0 		CBUS_REG_ADDR(TSTAT0)
+#define P_TSTAT1 		CBUS_REG_ADDR(TSTAT1)
+#define P_VPP_DUMMY_DATA 		CBUS_REG_ADDR(VPP_DUMMY_DATA)
+#define P_VPP_LINE_IN_LENGTH 		CBUS_REG_ADDR(VPP_LINE_IN_LENGTH)
+#define P_VPP_PIC_IN_HEIGHT 		CBUS_REG_ADDR(VPP_PIC_IN_HEIGHT)
+#define P_VPP_SCALE_COEF_IDX 		CBUS_REG_ADDR(VPP_SCALE_COEF_IDX)
+#define P_VPP_SCALE_COEF 		CBUS_REG_ADDR(VPP_SCALE_COEF)
+#define P_VPP_VSC_REGION12_STARTP 		CBUS_REG_ADDR(VPP_VSC_REGION12_STARTP)
+#define P_VPP_VSC_REGION34_STARTP 		CBUS_REG_ADDR(VPP_VSC_REGION34_STARTP)
+#define P_VPP_VSC_REGION4_ENDP 		CBUS_REG_ADDR(VPP_VSC_REGION4_ENDP)
+#define P_VPP_VSC_START_PHASE_STEP 		CBUS_REG_ADDR(VPP_VSC_START_PHASE_STEP)
+#define P_VPP_VSC_REGION0_PHASE_SLOPE 		CBUS_REG_ADDR(VPP_VSC_REGION0_PHASE_SLOPE)
+#define P_VPP_VSC_REGION1_PHASE_SLOPE 		CBUS_REG_ADDR(VPP_VSC_REGION1_PHASE_SLOPE)
+#define P_VPP_VSC_REGION3_PHASE_SLOPE 		CBUS_REG_ADDR(VPP_VSC_REGION3_PHASE_SLOPE)
+#define P_VPP_VSC_REGION4_PHASE_SLOPE 		CBUS_REG_ADDR(VPP_VSC_REGION4_PHASE_SLOPE)
+#define P_VPP_VSC_PHASE_CTRL 		CBUS_REG_ADDR(VPP_VSC_PHASE_CTRL)
+#define P_VPP_VSC_INI_PHASE 		CBUS_REG_ADDR(VPP_VSC_INI_PHASE)
+#define P_VPP_HSC_REGION12_STARTP 		CBUS_REG_ADDR(VPP_HSC_REGION12_STARTP)
+#define P_VPP_HSC_REGION34_STARTP 		CBUS_REG_ADDR(VPP_HSC_REGION34_STARTP)
+#define P_VPP_HSC_REGION4_ENDP 		CBUS_REG_ADDR(VPP_HSC_REGION4_ENDP)
+#define P_VPP_HSC_START_PHASE_STEP 		CBUS_REG_ADDR(VPP_HSC_START_PHASE_STEP)
+#define P_VPP_HSC_REGION0_PHASE_SLOPE 		CBUS_REG_ADDR(VPP_HSC_REGION0_PHASE_SLOPE)
+#define P_VPP_HSC_REGION1_PHASE_SLOPE 		CBUS_REG_ADDR(VPP_HSC_REGION1_PHASE_SLOPE)
+#define P_VPP_HSC_REGION3_PHASE_SLOPE 		CBUS_REG_ADDR(VPP_HSC_REGION3_PHASE_SLOPE)
+#define P_VPP_HSC_REGION4_PHASE_SLOPE 		CBUS_REG_ADDR(VPP_HSC_REGION4_PHASE_SLOPE)
+#define P_VPP_HSC_PHASE_CTRL 		CBUS_REG_ADDR(VPP_HSC_PHASE_CTRL)
+#define P_VPP_SC_MISC 		CBUS_REG_ADDR(VPP_SC_MISC)
+#define P_VPP_PREBLEND_VD1_H_START_END 		CBUS_REG_ADDR(VPP_PREBLEND_VD1_H_START_END)
+#define P_VPP_PREBLEND_VD1_V_START_END 		CBUS_REG_ADDR(VPP_PREBLEND_VD1_V_START_END)
+#define P_VPP_POSTBLEND_VD1_H_START_END 		CBUS_REG_ADDR(VPP_POSTBLEND_VD1_H_START_END)
+#define P_VPP_POSTBLEND_VD1_V_START_END 		CBUS_REG_ADDR(VPP_POSTBLEND_VD1_V_START_END)
+#define P_VPP_BLEND_VD2_H_START_END 		CBUS_REG_ADDR(VPP_BLEND_VD2_H_START_END)
+#define P_VPP_BLEND_VD2_V_START_END 		CBUS_REG_ADDR(VPP_BLEND_VD2_V_START_END)
+#define P_VPP_PREBLEND_H_SIZE 		CBUS_REG_ADDR(VPP_PREBLEND_H_SIZE)
+#define P_VPP_POSTBLEND_H_SIZE 		CBUS_REG_ADDR(VPP_POSTBLEND_H_SIZE)
+#define P_VPP_HOLD_LINES 		CBUS_REG_ADDR(VPP_HOLD_LINES)
+#define P_VPP_BLEND_ONECOLOR_CTRL 		CBUS_REG_ADDR(VPP_BLEND_ONECOLOR_CTRL)
+#define P_VPP_PREBLEND_CURRENT_XY 		CBUS_REG_ADDR(VPP_PREBLEND_CURRENT_XY)
+#define P_VPP_POSTBLEND_CURRENT_XY 		CBUS_REG_ADDR(VPP_POSTBLEND_CURRENT_XY)
+#define P_VPP_MISC 		CBUS_REG_ADDR(VPP_MISC)
+#define P_VPP_OFIFO_SIZE 		CBUS_REG_ADDR(VPP_OFIFO_SIZE)
+#define P_VPP_FIFO_STATUS 		CBUS_REG_ADDR(VPP_FIFO_STATUS)
+#define P_VPP_SMOKE_CTRL 		CBUS_REG_ADDR(VPP_SMOKE_CTRL)
+#define P_VPP_SMOKE1_VAL 		CBUS_REG_ADDR(VPP_SMOKE1_VAL)
+#define P_VPP_SMOKE2_VAL 		CBUS_REG_ADDR(VPP_SMOKE2_VAL)
+#define P_VPP_SMOKE3_VAL 		CBUS_REG_ADDR(VPP_SMOKE3_VAL)
+#define P_VPP_SMOKE1_H_START_END 		CBUS_REG_ADDR(VPP_SMOKE1_H_START_END)
+#define P_VPP_SMOKE1_V_START_END 		CBUS_REG_ADDR(VPP_SMOKE1_V_START_END)
+#define P_VPP_SMOKE2_H_START_END 		CBUS_REG_ADDR(VPP_SMOKE2_H_START_END)
+#define P_VPP_SMOKE2_V_START_END 		CBUS_REG_ADDR(VPP_SMOKE2_V_START_END)
+#define P_VPP_SMOKE3_H_START_END 		CBUS_REG_ADDR(VPP_SMOKE3_H_START_END)
+#define P_VPP_SMOKE3_V_START_END 		CBUS_REG_ADDR(VPP_SMOKE3_V_START_END)
+#define P_VPP_SCO_FIFO_CTRL 		CBUS_REG_ADDR(VPP_SCO_FIFO_CTRL)
+#define P_VPP_VADJ_CTRL 		CBUS_REG_ADDR(VPP_VADJ_CTRL)
+#define P_VPP_VADJ1_Y 		CBUS_REG_ADDR(VPP_VADJ1_Y)
+#define P_VPP_VADJ1_MA_MB 		CBUS_REG_ADDR(VPP_VADJ1_MA_MB)
+#define P_VPP_VADJ1_MC_MD 		CBUS_REG_ADDR(VPP_VADJ1_MC_MD)
+#define P_VPP_VADJ2_Y 		CBUS_REG_ADDR(VPP_VADJ2_Y)
+#define P_VPP_VADJ2_MA_MB 		CBUS_REG_ADDR(VPP_VADJ2_MA_MB)
+#define P_VPP_VADJ2_MC_MD 		CBUS_REG_ADDR(VPP_VADJ2_MC_MD)
+#define P_VPP_HSHARP_CTRL 		CBUS_REG_ADDR(VPP_HSHARP_CTRL)
+#define P_VPP_HSHARP_LUMA_THRESH01 		CBUS_REG_ADDR(VPP_HSHARP_LUMA_THRESH01)
+#define P_VPP_HSHARP_LUMA_THRESH23 		CBUS_REG_ADDR(VPP_HSHARP_LUMA_THRESH23)
+#define P_VPP_HSHARP_CHROMA_THRESH01 		CBUS_REG_ADDR(VPP_HSHARP_CHROMA_THRESH01)
+#define P_VPP_HSHARP_CHROMA_THRESH23 		CBUS_REG_ADDR(VPP_HSHARP_CHROMA_THRESH23)
+#define P_VPP_HSHARP_LUMA_GAIN 		CBUS_REG_ADDR(VPP_HSHARP_LUMA_GAIN)
+#define P_VPP_HSHARP_CHROMA_GAIN 		CBUS_REG_ADDR(VPP_HSHARP_CHROMA_GAIN)
+#define P_VPP_MATRIX_CTRL 		CBUS_REG_ADDR(VPP_MATRIX_CTRL)
+#define P_VPP_MATRIX_COEF00_01 		CBUS_REG_ADDR(VPP_MATRIX_COEF00_01)
+#define P_VPP_MATRIX_COEF02_10 		CBUS_REG_ADDR(VPP_MATRIX_COEF02_10)
+#define P_VPP_MATRIX_COEF11_12 		CBUS_REG_ADDR(VPP_MATRIX_COEF11_12)
+#define P_VPP_MATRIX_COEF20_21 		CBUS_REG_ADDR(VPP_MATRIX_COEF20_21)
+#define P_VPP_MATRIX_COEF22 		CBUS_REG_ADDR(VPP_MATRIX_COEF22)
+#define P_VPP_MATRIX_OFFSET0_1 		CBUS_REG_ADDR(VPP_MATRIX_OFFSET0_1)
+#define P_VPP_MATRIX_OFFSET2 		CBUS_REG_ADDR(VPP_MATRIX_OFFSET2)
+#define P_VPP_MATRIX_PRE_OFFSET0_1 		CBUS_REG_ADDR(VPP_MATRIX_PRE_OFFSET0_1)
+#define P_VPP_MATRIX_PRE_OFFSET2 		CBUS_REG_ADDR(VPP_MATRIX_PRE_OFFSET2)
+#define P_VPP_DUMMY_DATA1 		CBUS_REG_ADDR(VPP_DUMMY_DATA1)
+#define P_VPP_GAINOFF_CTRL0 		CBUS_REG_ADDR(VPP_GAINOFF_CTRL0)
+#define P_VPP_GAINOFF_CTRL1 		CBUS_REG_ADDR(VPP_GAINOFF_CTRL1)
+#define P_VPP_GAINOFF_CTRL2 		CBUS_REG_ADDR(VPP_GAINOFF_CTRL2)
+#define P_VPP_GAINOFF_CTRL3 		CBUS_REG_ADDR(VPP_GAINOFF_CTRL3)
+#define P_VPP_GAINOFF_CTRL4 		CBUS_REG_ADDR(VPP_GAINOFF_CTRL4)
+#define P_VPP_CHROMA_ADDR_PORT 		CBUS_REG_ADDR(VPP_CHROMA_ADDR_PORT)
+#define P_VPP_CHROMA_DATA_PORT 		CBUS_REG_ADDR(VPP_CHROMA_DATA_PORT)
+#define P_VPP_GCLK_CTRL0 		CBUS_REG_ADDR(VPP_GCLK_CTRL0)
+#define P_VPP_GCLK_CTRL1 		CBUS_REG_ADDR(VPP_GCLK_CTRL1)
+#define P_VPP_SC_GCLK_CTRL 		CBUS_REG_ADDR(VPP_SC_GCLK_CTRL)
+#define P_VPP_BLACKEXT_CTRL 		CBUS_REG_ADDR(VPP_BLACKEXT_CTRL)
+#define P_VPP_DNLP_CTRL_00 		CBUS_REG_ADDR(VPP_DNLP_CTRL_00)
+#define P_VPP_DNLP_CTRL_01 		CBUS_REG_ADDR(VPP_DNLP_CTRL_01)
+#define P_VPP_DNLP_CTRL_02 		CBUS_REG_ADDR(VPP_DNLP_CTRL_02)
+#define P_VPP_DNLP_CTRL_03 		CBUS_REG_ADDR(VPP_DNLP_CTRL_03)
+#define P_VPP_DNLP_CTRL_04 		CBUS_REG_ADDR(VPP_DNLP_CTRL_04)
+#define P_VPP_DNLP_CTRL_05 		CBUS_REG_ADDR(VPP_DNLP_CTRL_05)
+#define P_VPP_DNLP_CTRL_06 		CBUS_REG_ADDR(VPP_DNLP_CTRL_06)
+#define P_VPP_DNLP_CTRL_07 		CBUS_REG_ADDR(VPP_DNLP_CTRL_07)
+#define P_VPP_DNLP_CTRL_08 		CBUS_REG_ADDR(VPP_DNLP_CTRL_08)
+#define P_VPP_DNLP_CTRL_09 		CBUS_REG_ADDR(VPP_DNLP_CTRL_09)
+#define P_VPP_DNLP_CTRL_10 		CBUS_REG_ADDR(VPP_DNLP_CTRL_10)
+#define P_VPP_DNLP_CTRL_11 		CBUS_REG_ADDR(VPP_DNLP_CTRL_11)
+#define P_VPP_DNLP_CTRL_12 		CBUS_REG_ADDR(VPP_DNLP_CTRL_12)
+#define P_VPP_DNLP_CTRL_13 		CBUS_REG_ADDR(VPP_DNLP_CTRL_13)
+#define P_VPP_DNLP_CTRL_14 		CBUS_REG_ADDR(VPP_DNLP_CTRL_14)
+#define P_VPP_DNLP_CTRL_15 		CBUS_REG_ADDR(VPP_DNLP_CTRL_15)
+#define P_VPP_PEAKING_HGAIN 		CBUS_REG_ADDR(VPP_PEAKING_HGAIN)
+#define P_VPP_PEAKING_VGAIN 		CBUS_REG_ADDR(VPP_PEAKING_VGAIN)
+#define P_VPP_PEAKING_NLP_1 		CBUS_REG_ADDR(VPP_PEAKING_NLP_1)
+#define P_VPP_PEAKING_NLP_2 		CBUS_REG_ADDR(VPP_PEAKING_NLP_2)
+#define P_VPP_PEAKING_NLP_3 		CBUS_REG_ADDR(VPP_PEAKING_NLP_3)
+#define P_VPP_PEAKING_NLP_4 		CBUS_REG_ADDR(VPP_PEAKING_NLP_4)
+#define P_VPP_PEAKING_NLP_5 		CBUS_REG_ADDR(VPP_PEAKING_NLP_5)
+#define P_VPP_SHARP_LIMIT 		CBUS_REG_ADDR(VPP_SHARP_LIMIT)
+#define P_VPP_VLTI_CTRL 		CBUS_REG_ADDR(VPP_VLTI_CTRL)
+#define P_VPP_HLTI_CTRL 		CBUS_REG_ADDR(VPP_HLTI_CTRL)
+#define P_VPP_CTI_CTRL 		CBUS_REG_ADDR(VPP_CTI_CTRL)
+#define P_VPP_BLUE_STRETCH_1 		CBUS_REG_ADDR(VPP_BLUE_STRETCH_1)
+#define P_VPP_BLUE_STRETCH_2 		CBUS_REG_ADDR(VPP_BLUE_STRETCH_2)
+#define P_VPP_BLUE_STRETCH_3 		CBUS_REG_ADDR(VPP_BLUE_STRETCH_3)
+#define P_VPP_CCORING_CTRL 		CBUS_REG_ADDR(VPP_CCORING_CTRL)
+#define P_VPP_VE_ENABLE_CTRL 		CBUS_REG_ADDR(VPP_VE_ENABLE_CTRL)
+#define P_VPP_VE_DEMO_LEFT_TOP_SCREEN_WIDTH 		CBUS_REG_ADDR(VPP_VE_DEMO_LEFT_TOP_SCREEN_WIDTH)
+#define P_VPP_VE_DEMO_CENTER_BAR 		CBUS_REG_ADDR(VPP_VE_DEMO_CENTER_BAR)
+#define P_VPP_VDO_MEAS_CTRL 		CBUS_REG_ADDR(VPP_VDO_MEAS_CTRL)
+#define P_VPP_VDO_MEAS_VS_COUNT_HI 		CBUS_REG_ADDR(VPP_VDO_MEAS_VS_COUNT_HI)
+#define P_VPP_VDO_MEAS_VS_COUNT_LO 		CBUS_REG_ADDR(VPP_VDO_MEAS_VS_COUNT_LO)
+#define P_VPP2_DUMMY_DATA 		CBUS_REG_ADDR(VPP2_DUMMY_DATA)
+#define P_VPP2_LINE_IN_LENGTH 		CBUS_REG_ADDR(VPP2_LINE_IN_LENGTH)
+#define P_VPP2_PIC_IN_HEIGHT 		CBUS_REG_ADDR(VPP2_PIC_IN_HEIGHT)
+#define P_VPP2_SCALE_COEF_IDX 		CBUS_REG_ADDR(VPP2_SCALE_COEF_IDX)
+#define P_VPP2_SCALE_COEF 		CBUS_REG_ADDR(VPP2_SCALE_COEF)
+#define P_VPP2_VSC_REGION12_STARTP 		CBUS_REG_ADDR(VPP2_VSC_REGION12_STARTP)
+#define P_VPP2_VSC_REGION34_STARTP 		CBUS_REG_ADDR(VPP2_VSC_REGION34_STARTP)
+#define P_VPP2_VSC_REGION4_ENDP 		CBUS_REG_ADDR(VPP2_VSC_REGION4_ENDP)
+#define P_VPP2_VSC_START_PHASE_STEP 		CBUS_REG_ADDR(VPP2_VSC_START_PHASE_STEP)
+#define P_VPP2_VSC_REGION0_PHASE_SLOPE 		CBUS_REG_ADDR(VPP2_VSC_REGION0_PHASE_SLOPE)
+#define P_VPP2_VSC_REGION1_PHASE_SLOPE 		CBUS_REG_ADDR(VPP2_VSC_REGION1_PHASE_SLOPE)
+#define P_VPP2_VSC_REGION3_PHASE_SLOPE 		CBUS_REG_ADDR(VPP2_VSC_REGION3_PHASE_SLOPE)
+#define P_VPP2_VSC_REGION4_PHASE_SLOPE 		CBUS_REG_ADDR(VPP2_VSC_REGION4_PHASE_SLOPE)
+#define P_VPP2_VSC_PHASE_CTRL 		CBUS_REG_ADDR(VPP2_VSC_PHASE_CTRL)
+#define P_VPP2_VSC_INI_PHASE 		CBUS_REG_ADDR(VPP2_VSC_INI_PHASE)
+#define P_VPP2_HSC_REGION12_STARTP 		CBUS_REG_ADDR(VPP2_HSC_REGION12_STARTP)
+#define P_VPP2_HSC_REGION34_STARTP 		CBUS_REG_ADDR(VPP2_HSC_REGION34_STARTP)
+#define P_VPP2_HSC_REGION4_ENDP 		CBUS_REG_ADDR(VPP2_HSC_REGION4_ENDP)
+#define P_VPP2_HSC_START_PHASE_STEP 		CBUS_REG_ADDR(VPP2_HSC_START_PHASE_STEP)
+#define P_VPP2_HSC_REGION0_PHASE_SLOPE 		CBUS_REG_ADDR(VPP2_HSC_REGION0_PHASE_SLOPE)
+#define P_VPP2_HSC_REGION1_PHASE_SLOPE 		CBUS_REG_ADDR(VPP2_HSC_REGION1_PHASE_SLOPE)
+#define P_VPP2_HSC_REGION3_PHASE_SLOPE 		CBUS_REG_ADDR(VPP2_HSC_REGION3_PHASE_SLOPE)
+#define P_VPP2_HSC_REGION4_PHASE_SLOPE 		CBUS_REG_ADDR(VPP2_HSC_REGION4_PHASE_SLOPE)
+#define P_VPP2_HSC_PHASE_CTRL 		CBUS_REG_ADDR(VPP2_HSC_PHASE_CTRL)
+#define P_VPP2_SC_MISC 		CBUS_REG_ADDR(VPP2_SC_MISC)
+#define P_VPP2_PREBLEND_VD1_H_START_END 		CBUS_REG_ADDR(VPP2_PREBLEND_VD1_H_START_END)
+#define P_VPP2_PREBLEND_VD1_V_START_END 		CBUS_REG_ADDR(VPP2_PREBLEND_VD1_V_START_END)
+#define P_VPP2_POSTBLEND_VD1_H_START_END 		CBUS_REG_ADDR(VPP2_POSTBLEND_VD1_H_START_END)
+#define P_VPP2_POSTBLEND_VD1_V_START_END 		CBUS_REG_ADDR(VPP2_POSTBLEND_VD1_V_START_END)
+#define P_VPP2_PREBLEND_H_SIZE 		CBUS_REG_ADDR(VPP2_PREBLEND_H_SIZE)
+#define P_VPP2_POSTBLEND_H_SIZE 		CBUS_REG_ADDR(VPP2_POSTBLEND_H_SIZE)
+#define P_VPP2_HOLD_LINES 		CBUS_REG_ADDR(VPP2_HOLD_LINES)
+#define P_VPP2_BLEND_ONECOLOR_CTRL 		CBUS_REG_ADDR(VPP2_BLEND_ONECOLOR_CTRL)
+#define P_VPP2_PREBLEND_CURRENT_XY 		CBUS_REG_ADDR(VPP2_PREBLEND_CURRENT_XY)
+#define P_VPP2_POSTBLEND_CURRENT_XY 		CBUS_REG_ADDR(VPP2_POSTBLEND_CURRENT_XY)
+#define P_VPP2_MISC 		CBUS_REG_ADDR(VPP2_MISC)
+#define P_VPP2_OFIFO_SIZE 		CBUS_REG_ADDR(VPP2_OFIFO_SIZE)
+#define P_VPP2_FIFO_STATUS 		CBUS_REG_ADDR(VPP2_FIFO_STATUS)
+#define P_VPP2_SMOKE_CTRL 		CBUS_REG_ADDR(VPP2_SMOKE_CTRL)
+#define P_VPP2_SMOKE1_VAL 		CBUS_REG_ADDR(VPP2_SMOKE1_VAL)
+#define P_VPP2_SMOKE2_VAL 		CBUS_REG_ADDR(VPP2_SMOKE2_VAL)
+#define P_VPP2_SMOKE1_H_START_END 		CBUS_REG_ADDR(VPP2_SMOKE1_H_START_END)
+#define P_VPP2_SMOKE1_V_START_END 		CBUS_REG_ADDR(VPP2_SMOKE1_V_START_END)
+#define P_VPP2_SMOKE2_H_START_END 		CBUS_REG_ADDR(VPP2_SMOKE2_H_START_END)
+#define P_VPP2_SMOKE2_V_START_END 		CBUS_REG_ADDR(VPP2_SMOKE2_V_START_END)
+#define P_VPP2_SCO_FIFO_CTRL 		CBUS_REG_ADDR(VPP2_SCO_FIFO_CTRL)
+#define P_VPP2_VADJ_CTRL 		CBUS_REG_ADDR(VPP2_VADJ_CTRL)
+#define P_VPP2_VADJ1_Y 		CBUS_REG_ADDR(VPP2_VADJ1_Y)
+#define P_VPP2_VADJ1_MA_MB 		CBUS_REG_ADDR(VPP2_VADJ1_MA_MB)
+#define P_VPP2_VADJ1_MC_MD 		CBUS_REG_ADDR(VPP2_VADJ1_MC_MD)
+#define P_VPP2_VADJ2_Y 		CBUS_REG_ADDR(VPP2_VADJ2_Y)
+#define P_VPP2_VADJ2_MA_MB 		CBUS_REG_ADDR(VPP2_VADJ2_MA_MB)
+#define P_VPP2_VADJ2_MC_MD 		CBUS_REG_ADDR(VPP2_VADJ2_MC_MD)
+#define P_VPP2_HSHARP_CTRL 		CBUS_REG_ADDR(VPP2_HSHARP_CTRL)
+#define P_VPP2_HSHARP_LUMA_THRESH01 		CBUS_REG_ADDR(VPP2_HSHARP_LUMA_THRESH01)
+#define P_VPP2_HSHARP_LUMA_THRESH23 		CBUS_REG_ADDR(VPP2_HSHARP_LUMA_THRESH23)
+#define P_VPP2_HSHARP_CHROMA_THRESH01 		CBUS_REG_ADDR(VPP2_HSHARP_CHROMA_THRESH01)
+#define P_VPP2_HSHARP_CHROMA_THRESH23 		CBUS_REG_ADDR(VPP2_HSHARP_CHROMA_THRESH23)
+#define P_VPP2_HSHARP_LUMA_GAIN 		CBUS_REG_ADDR(VPP2_HSHARP_LUMA_GAIN)
+#define P_VPP2_HSHARP_CHROMA_GAIN 		CBUS_REG_ADDR(VPP2_HSHARP_CHROMA_GAIN)
+#define P_VPP2_MATRIX_CTRL 		CBUS_REG_ADDR(VPP2_MATRIX_CTRL)
+#define P_VPP2_MATRIX_COEF00_01 		CBUS_REG_ADDR(VPP2_MATRIX_COEF00_01)
+#define P_VPP2_MATRIX_COEF02_10 		CBUS_REG_ADDR(VPP2_MATRIX_COEF02_10)
+#define P_VPP2_MATRIX_COEF11_12 		CBUS_REG_ADDR(VPP2_MATRIX_COEF11_12)
+#define P_VPP2_MATRIX_COEF20_21 		CBUS_REG_ADDR(VPP2_MATRIX_COEF20_21)
+#define P_VPP2_MATRIX_COEF22 		CBUS_REG_ADDR(VPP2_MATRIX_COEF22)
+#define P_VPP2_MATRIX_OFFSET0_1 		CBUS_REG_ADDR(VPP2_MATRIX_OFFSET0_1)
+#define P_VPP2_MATRIX_OFFSET2 		CBUS_REG_ADDR(VPP2_MATRIX_OFFSET2)
+#define P_VPP2_MATRIX_PRE_OFFSET0_1 		CBUS_REG_ADDR(VPP2_MATRIX_PRE_OFFSET0_1)
+#define P_VPP2_MATRIX_PRE_OFFSET2 		CBUS_REG_ADDR(VPP2_MATRIX_PRE_OFFSET2)
+#define P_VPP2_DUMMY_DATA1 		CBUS_REG_ADDR(VPP2_DUMMY_DATA1)
+#define P_VPP2_GAINOFF_CTRL0 		CBUS_REG_ADDR(VPP2_GAINOFF_CTRL0)
+#define P_VPP2_GAINOFF_CTRL1 		CBUS_REG_ADDR(VPP2_GAINOFF_CTRL1)
+#define P_VPP2_GAINOFF_CTRL2 		CBUS_REG_ADDR(VPP2_GAINOFF_CTRL2)
+#define P_VPP2_GAINOFF_CTRL3 		CBUS_REG_ADDR(VPP2_GAINOFF_CTRL3)
+#define P_VPP2_GAINOFF_CTRL4 		CBUS_REG_ADDR(VPP2_GAINOFF_CTRL4)
+#define P_VPP2_CHROMA_ADDR_PORT 		CBUS_REG_ADDR(VPP2_CHROMA_ADDR_PORT)
+#define P_VPP2_CHROMA_DATA_PORT 		CBUS_REG_ADDR(VPP2_CHROMA_DATA_PORT)
+#define P_VPP2_GCLK_CTRL0 		CBUS_REG_ADDR(VPP2_GCLK_CTRL0)
+#define P_VPP2_GCLK_CTRL1 		CBUS_REG_ADDR(VPP2_GCLK_CTRL1)
+#define P_VPP2_SC_GCLK_CTRL 		CBUS_REG_ADDR(VPP2_SC_GCLK_CTRL)
+#define P_VPP2_BLACKEXT_CTRL 		CBUS_REG_ADDR(VPP2_BLACKEXT_CTRL)
+#define P_VPP2_DNLP_CTRL_00 		CBUS_REG_ADDR(VPP2_DNLP_CTRL_00)
+#define P_VPP2_DNLP_CTRL_01 		CBUS_REG_ADDR(VPP2_DNLP_CTRL_01)
+#define P_VPP2_DNLP_CTRL_02 		CBUS_REG_ADDR(VPP2_DNLP_CTRL_02)
+#define P_VPP2_DNLP_CTRL_03 		CBUS_REG_ADDR(VPP2_DNLP_CTRL_03)
+#define P_VPP2_DNLP_CTRL_04 		CBUS_REG_ADDR(VPP2_DNLP_CTRL_04)
+#define P_VPP2_DNLP_CTRL_05 		CBUS_REG_ADDR(VPP2_DNLP_CTRL_05)
+#define P_VPP2_DNLP_CTRL_06 		CBUS_REG_ADDR(VPP2_DNLP_CTRL_06)
+#define P_VPP2_DNLP_CTRL_07 		CBUS_REG_ADDR(VPP2_DNLP_CTRL_07)
+#define P_VPP2_DNLP_CTRL_08 		CBUS_REG_ADDR(VPP2_DNLP_CTRL_08)
+#define P_VPP2_DNLP_CTRL_09 		CBUS_REG_ADDR(VPP2_DNLP_CTRL_09)
+#define P_VPP2_DNLP_CTRL_10 		CBUS_REG_ADDR(VPP2_DNLP_CTRL_10)
+#define P_VPP2_DNLP_CTRL_11 		CBUS_REG_ADDR(VPP2_DNLP_CTRL_11)
+#define P_VPP2_DNLP_CTRL_12 		CBUS_REG_ADDR(VPP2_DNLP_CTRL_12)
+#define P_VPP2_DNLP_CTRL_13 		CBUS_REG_ADDR(VPP2_DNLP_CTRL_13)
+#define P_VPP2_DNLP_CTRL_14 		CBUS_REG_ADDR(VPP2_DNLP_CTRL_14)
+#define P_VPP2_DNLP_CTRL_15 		CBUS_REG_ADDR(VPP2_DNLP_CTRL_15)
+#define P_VPP2_PEAKING_HGAIN 		CBUS_REG_ADDR(VPP2_PEAKING_HGAIN)
+#define P_VPP2_PEAKING_VGAIN 		CBUS_REG_ADDR(VPP2_PEAKING_VGAIN)
+#define P_VPP2_PEAKING_NLP_1 		CBUS_REG_ADDR(VPP2_PEAKING_NLP_1)
+#define P_VPP2_PEAKING_NLP_2 		CBUS_REG_ADDR(VPP2_PEAKING_NLP_2)
+#define P_VPP2_PEAKING_NLP_3 		CBUS_REG_ADDR(VPP2_PEAKING_NLP_3)
+#define P_VPP2_PEAKING_NLP_4 		CBUS_REG_ADDR(VPP2_PEAKING_NLP_4)
+#define P_VPP2_PEAKING_NLP_5 		CBUS_REG_ADDR(VPP2_PEAKING_NLP_5)
+#define P_VPP2_SHARP_LIMIT 		CBUS_REG_ADDR(VPP2_SHARP_LIMIT)
+#define P_VPP2_VLTI_CTRL 		CBUS_REG_ADDR(VPP2_VLTI_CTRL)
+#define P_VPP2_HLTI_CTRL 		CBUS_REG_ADDR(VPP2_HLTI_CTRL)
+#define P_VPP2_CTI_CTRL 		CBUS_REG_ADDR(VPP2_CTI_CTRL)
+#define P_VPP2_BLUE_STRETCH_1 		CBUS_REG_ADDR(VPP2_BLUE_STRETCH_1)
+#define P_VPP2_BLUE_STRETCH_2 		CBUS_REG_ADDR(VPP2_BLUE_STRETCH_2)
+#define P_VPP2_BLUE_STRETCH_3 		CBUS_REG_ADDR(VPP2_BLUE_STRETCH_3)
+#define P_VPP2_CCORING_CTRL 		CBUS_REG_ADDR(VPP2_CCORING_CTRL)
+#define P_VPP2_VE_ENABLE_CTRL 		CBUS_REG_ADDR(VPP2_VE_ENABLE_CTRL)
+#define P_VPP2_VE_DEMO_LEFT_TOP_SCREEN_WIDTH 		CBUS_REG_ADDR(VPP2_VE_DEMO_LEFT_TOP_SCREEN_WIDTH)
+#define P_VPP2_VE_DEMO_CENTER_BAR 		CBUS_REG_ADDR(VPP2_VE_DEMO_CENTER_BAR)
+#define P_VPP2_VDO_MEAS_CTRL 		CBUS_REG_ADDR(VPP2_VDO_MEAS_CTRL)
+#define P_VPP2_VDO_MEAS_VS_COUNT_HI 		CBUS_REG_ADDR(VPP2_VDO_MEAS_VS_COUNT_HI)
+#define P_VPP2_VDO_MEAS_VS_COUNT_LO 		CBUS_REG_ADDR(VPP2_VDO_MEAS_VS_COUNT_LO)
+#define P_GE2D_GEN_CTRL0 		CBUS_REG_ADDR(GE2D_GEN_CTRL0)
+#define P_GE2D_GEN_CTRL1 		CBUS_REG_ADDR(GE2D_GEN_CTRL1)
+#define P_GE2D_GEN_CTRL2 		CBUS_REG_ADDR(GE2D_GEN_CTRL2)
+#define P_GE2D_CMD_CTRL 		CBUS_REG_ADDR(GE2D_CMD_CTRL)
+#define P_GE2D_STATUS0 		CBUS_REG_ADDR(GE2D_STATUS0)
+#define P_GE2D_STATUS1 		CBUS_REG_ADDR(GE2D_STATUS1)
+#define P_GE2D_SRC1_DEF_COLOR 		CBUS_REG_ADDR(GE2D_SRC1_DEF_COLOR)
+#define P_GE2D_SRC1_CLIPX_START_END 		CBUS_REG_ADDR(GE2D_SRC1_CLIPX_START_END)
+#define P_GE2D_SRC1_CLIPY_START_END 		CBUS_REG_ADDR(GE2D_SRC1_CLIPY_START_END)
+#define P_GE2D_SRC1_CANVAS 		CBUS_REG_ADDR(GE2D_SRC1_CANVAS)
+#define P_GE2D_SRC1_X_START_END 		CBUS_REG_ADDR(GE2D_SRC1_X_START_END)
+#define P_GE2D_SRC1_Y_START_END 		CBUS_REG_ADDR(GE2D_SRC1_Y_START_END)
+#define P_GE2D_SRC1_LUT_ADDR 		CBUS_REG_ADDR(GE2D_SRC1_LUT_ADDR)
+#define P_GE2D_SRC1_LUT_DAT 		CBUS_REG_ADDR(GE2D_SRC1_LUT_DAT)
+#define P_GE2D_SRC1_FMT_CTRL 		CBUS_REG_ADDR(GE2D_SRC1_FMT_CTRL)
+#define P_GE2D_SRC2_DEF_COLOR 		CBUS_REG_ADDR(GE2D_SRC2_DEF_COLOR)
+#define P_GE2D_SRC2_CLIPX_START_END 		CBUS_REG_ADDR(GE2D_SRC2_CLIPX_START_END)
+#define P_GE2D_SRC2_CLIPY_START_END 		CBUS_REG_ADDR(GE2D_SRC2_CLIPY_START_END)
+#define P_GE2D_SRC2_X_START_END 		CBUS_REG_ADDR(GE2D_SRC2_X_START_END)
+#define P_GE2D_SRC2_Y_START_END 		CBUS_REG_ADDR(GE2D_SRC2_Y_START_END)
+#define P_GE2D_DST_CLIPX_START_END 		CBUS_REG_ADDR(GE2D_DST_CLIPX_START_END)
+#define P_GE2D_DST_CLIPY_START_END 		CBUS_REG_ADDR(GE2D_DST_CLIPY_START_END)
+#define P_GE2D_DST_X_START_END 		CBUS_REG_ADDR(GE2D_DST_X_START_END)
+#define P_GE2D_DST_Y_START_END 		CBUS_REG_ADDR(GE2D_DST_Y_START_END)
+#define P_GE2D_SRC2_DST_CANVAS 		CBUS_REG_ADDR(GE2D_SRC2_DST_CANVAS)
+#define P_GE2D_VSC_START_PHASE_STEP 		CBUS_REG_ADDR(GE2D_VSC_START_PHASE_STEP)
+#define P_GE2D_VSC_PHASE_SLOPE 		CBUS_REG_ADDR(GE2D_VSC_PHASE_SLOPE)
+#define P_GE2D_VSC_INI_CTRL 		CBUS_REG_ADDR(GE2D_VSC_INI_CTRL)
+#define P_GE2D_HSC_START_PHASE_STEP 		CBUS_REG_ADDR(GE2D_HSC_START_PHASE_STEP)
+#define P_GE2D_HSC_PHASE_SLOPE 		CBUS_REG_ADDR(GE2D_HSC_PHASE_SLOPE)
+#define P_GE2D_HSC_INI_CTRL 		CBUS_REG_ADDR(GE2D_HSC_INI_CTRL)
+#define P_GE2D_HSC_ADV_CTRL 		CBUS_REG_ADDR(GE2D_HSC_ADV_CTRL)
+#define P_GE2D_SC_MISC_CTRL 		CBUS_REG_ADDR(GE2D_SC_MISC_CTRL)
+#define P_GE2D_VSC_NRND_POINT 		CBUS_REG_ADDR(GE2D_VSC_NRND_POINT)
+#define P_GE2D_VSC_NRND_PHASE 		CBUS_REG_ADDR(GE2D_VSC_NRND_PHASE)
+#define P_GE2D_HSC_NRND_POINT 		CBUS_REG_ADDR(GE2D_HSC_NRND_POINT)
+#define P_GE2D_HSC_NRND_PHASE 		CBUS_REG_ADDR(GE2D_HSC_NRND_PHASE)
+#define P_GE2D_MATRIX_PRE_OFFSET 		CBUS_REG_ADDR(GE2D_MATRIX_PRE_OFFSET)
+#define P_GE2D_MATRIX_COEF00_01 		CBUS_REG_ADDR(GE2D_MATRIX_COEF00_01)
+#define P_GE2D_MATRIX_COEF02_10 		CBUS_REG_ADDR(GE2D_MATRIX_COEF02_10)
+#define P_GE2D_MATRIX_COEF11_12 		CBUS_REG_ADDR(GE2D_MATRIX_COEF11_12)
+#define P_GE2D_MATRIX_COEF20_21 		CBUS_REG_ADDR(GE2D_MATRIX_COEF20_21)
+#define P_GE2D_MATRIX_COEF22_CTRL 		CBUS_REG_ADDR(GE2D_MATRIX_COEF22_CTRL)
+#define P_GE2D_MATRIX_OFFSET 		CBUS_REG_ADDR(GE2D_MATRIX_OFFSET)
+#define P_GE2D_ALU_OP_CTRL 		CBUS_REG_ADDR(GE2D_ALU_OP_CTRL)
+#define P_GE2D_ALU_CONST_COLOR 		CBUS_REG_ADDR(GE2D_ALU_CONST_COLOR)
+#define P_GE2D_SRC1_KEY 		CBUS_REG_ADDR(GE2D_SRC1_KEY)
+#define P_GE2D_SRC1_KEY_MASK 		CBUS_REG_ADDR(GE2D_SRC1_KEY_MASK)
+#define P_GE2D_SRC2_KEY 		CBUS_REG_ADDR(GE2D_SRC2_KEY)
+#define P_GE2D_SRC2_KEY_MASK 		CBUS_REG_ADDR(GE2D_SRC2_KEY_MASK)
+#define P_GE2D_DST_BITMASK 		CBUS_REG_ADDR(GE2D_DST_BITMASK)
+#define P_GE2D_DP_ONOFF_CTRL 		CBUS_REG_ADDR(GE2D_DP_ONOFF_CTRL)
+#define P_GE2D_SCALE_COEF_IDX 		CBUS_REG_ADDR(GE2D_SCALE_COEF_IDX)
+#define P_GE2D_SCALE_COEF 		CBUS_REG_ADDR(GE2D_SCALE_COEF)
+#define P_GE2D_SRC_OUTSIDE_ALPHA 		CBUS_REG_ADDR(GE2D_SRC_OUTSIDE_ALPHA)
+#define P_GE2D_ANTIFLICK_CTRL0 		CBUS_REG_ADDR(GE2D_ANTIFLICK_CTRL0)
+#define P_GE2D_ANTIFLICK_CTRL1 		CBUS_REG_ADDR(GE2D_ANTIFLICK_CTRL1)
+#define P_GE2D_ANTIFLICK_COLOR_FILT0 		CBUS_REG_ADDR(GE2D_ANTIFLICK_COLOR_FILT0)
+#define P_GE2D_ANTIFLICK_COLOR_FILT1 		CBUS_REG_ADDR(GE2D_ANTIFLICK_COLOR_FILT1)
+#define P_GE2D_ANTIFLICK_COLOR_FILT2 		CBUS_REG_ADDR(GE2D_ANTIFLICK_COLOR_FILT2)
+#define P_GE2D_ANTIFLICK_COLOR_FILT3 		CBUS_REG_ADDR(GE2D_ANTIFLICK_COLOR_FILT3)
+#define P_GE2D_ANTIFLICK_ALPHA_FILT0 		CBUS_REG_ADDR(GE2D_ANTIFLICK_ALPHA_FILT0)
+#define P_GE2D_ANTIFLICK_ALPHA_FILT1 		CBUS_REG_ADDR(GE2D_ANTIFLICK_ALPHA_FILT1)
+#define P_GE2D_ANTIFLICK_ALPHA_FILT2 		CBUS_REG_ADDR(GE2D_ANTIFLICK_ALPHA_FILT2)
+#define P_GE2D_ANTIFLICK_ALPHA_FILT3 		CBUS_REG_ADDR(GE2D_ANTIFLICK_ALPHA_FILT3)
+#define P_GE2D_SRC1_RANGE_MAP_Y_CTRL 		CBUS_REG_ADDR(GE2D_SRC1_RANGE_MAP_Y_CTRL)
+#define P_GE2D_SRC1_RANGE_MAP_CB_CTRL 		CBUS_REG_ADDR(GE2D_SRC1_RANGE_MAP_CB_CTRL)
+#define P_GE2D_SRC1_RANGE_MAP_CR_CTRL 		CBUS_REG_ADDR(GE2D_SRC1_RANGE_MAP_CR_CTRL)
+#define P_GE2D_ARB_BURST_NUM 		CBUS_REG_ADDR(GE2D_ARB_BURST_NUM)
+#define P_GE2D_TID_TOKEN 		CBUS_REG_ADDR(GE2D_TID_TOKEN)
+#define P_GE2D_GEN_CTRL3 		CBUS_REG_ADDR(GE2D_GEN_CTRL3)
+#define P_GE2D_STATUS2 		CBUS_REG_ADDR(GE2D_STATUS2)
+#define P_CSI2_CLK_RESET 		CBUS_REG_ADDR(CSI2_CLK_RESET)
+#define P_CSI2_GEN_CTRL0 		CBUS_REG_ADDR(CSI2_GEN_CTRL0)
+#define P_CSI2_FORCE_PIC_SIZE 		CBUS_REG_ADDR(CSI2_FORCE_PIC_SIZE)
+#define P_CSI2_DDR_START_ADDR 		CBUS_REG_ADDR(CSI2_DDR_START_ADDR)
+#define P_CSI2_DDR_END_ADDR 		CBUS_REG_ADDR(CSI2_DDR_END_ADDR)
+#define P_CSI2_INTERRUPT_CTRL_STAT 		CBUS_REG_ADDR(CSI2_INTERRUPT_CTRL_STAT)
+#define P_CSI2_PIC_SIZE_STAT 		CBUS_REG_ADDR(CSI2_PIC_SIZE_STAT)
+#define P_CSI2_GEN_STAT0 		CBUS_REG_ADDR(CSI2_GEN_STAT0)
+#define P_CSI2_DDR_WRPT_STAT 		CBUS_REG_ADDR(CSI2_DDR_WRPT_STAT)
+#define P_CSI2_FS_EMBED_DDR_START 		CBUS_REG_ADDR(CSI2_FS_EMBED_DDR_START)
+#define P_CSI2_FS_EMBED_DDR_END 		CBUS_REG_ADDR(CSI2_FS_EMBED_DDR_END)
+#define P_CSI2_FE_EMBED_DDR_START 		CBUS_REG_ADDR(CSI2_FE_EMBED_DDR_START)
+#define P_CSI2_FE_EMBED_DDR_END 		CBUS_REG_ADDR(CSI2_FE_EMBED_DDR_END)
+#define P_CSI2_MEM_PIXEL_BYTE_CNT 		CBUS_REG_ADDR(CSI2_MEM_PIXEL_BYTE_CNT)
+#define P_CSI2_MEM_PIXEL_LINE_CNT 		CBUS_REG_ADDR(CSI2_MEM_PIXEL_LINE_CNT)
+#define P_CSI2_PIXEL_DDR_START 		CBUS_REG_ADDR(CSI2_PIXEL_DDR_START)
+#define P_CSI2_PIXEL_DDR_END 		CBUS_REG_ADDR(CSI2_PIXEL_DDR_END)
+#define P_CSI2_USER_DDR_START 		CBUS_REG_ADDR(CSI2_USER_DDR_START)
+#define P_CSI2_USER_DDR_END 		CBUS_REG_ADDR(CSI2_USER_DDR_END)
+#define P_CSI2_DATA_TYPE_IN_MEM 		CBUS_REG_ADDR(CSI2_DATA_TYPE_IN_MEM)
+#define P_CSI2_ERR_STAT0 		CBUS_REG_ADDR(CSI2_ERR_STAT0)
+#define P_VIU_ADDR_START 		CBUS_REG_ADDR(VIU_ADDR_START)
+#define P_VIU_ADDR_END 		CBUS_REG_ADDR(VIU_ADDR_END)
+#define P_TRACE_REG 		CBUS_REG_ADDR(TRACE_REG)
+#define P_VIU_SW_RESET 		CBUS_REG_ADDR(VIU_SW_RESET)
+#define P_VIU_OSD1_CTRL_STAT 		CBUS_REG_ADDR(VIU_OSD1_CTRL_STAT)
+#define P_VIU_OSD1_CTRL_STAT2 		CBUS_REG_ADDR(VIU_OSD1_CTRL_STAT2)
+#define P_VIU_OSD1_COLOR_ADDR 		CBUS_REG_ADDR(VIU_OSD1_COLOR_ADDR)
+#define P_VIU_OSD1_COLOR 		CBUS_REG_ADDR(VIU_OSD1_COLOR)
+#define P_VIU_OSD1_TCOLOR_AG0 		CBUS_REG_ADDR(VIU_OSD1_TCOLOR_AG0)
+#define P_VIU_OSD1_TCOLOR_AG1 		CBUS_REG_ADDR(VIU_OSD1_TCOLOR_AG1)
+#define P_VIU_OSD1_TCOLOR_AG2 		CBUS_REG_ADDR(VIU_OSD1_TCOLOR_AG2)
+#define P_VIU_OSD1_TCOLOR_AG3 		CBUS_REG_ADDR(VIU_OSD1_TCOLOR_AG3)
+#define P_VIU_OSD1_BLK0_CFG_W0 		CBUS_REG_ADDR(VIU_OSD1_BLK0_CFG_W0)
+#define P_VIU_OSD1_BLK1_CFG_W0 		CBUS_REG_ADDR(VIU_OSD1_BLK1_CFG_W0)
+#define P_VIU_OSD1_BLK2_CFG_W0 		CBUS_REG_ADDR(VIU_OSD1_BLK2_CFG_W0)
+#define P_VIU_OSD1_BLK3_CFG_W0 		CBUS_REG_ADDR(VIU_OSD1_BLK3_CFG_W0)
+#define P_VIU_OSD1_BLK0_CFG_W1 		CBUS_REG_ADDR(VIU_OSD1_BLK0_CFG_W1)
+#define P_VIU_OSD1_BLK1_CFG_W1 		CBUS_REG_ADDR(VIU_OSD1_BLK1_CFG_W1)
+#define P_VIU_OSD1_BLK2_CFG_W1 		CBUS_REG_ADDR(VIU_OSD1_BLK2_CFG_W1)
+#define P_VIU_OSD1_BLK3_CFG_W1 		CBUS_REG_ADDR(VIU_OSD1_BLK3_CFG_W1)
+#define P_VIU_OSD1_BLK0_CFG_W2 		CBUS_REG_ADDR(VIU_OSD1_BLK0_CFG_W2)
+#define P_VIU_OSD1_BLK1_CFG_W2 		CBUS_REG_ADDR(VIU_OSD1_BLK1_CFG_W2)
+#define P_VIU_OSD1_BLK2_CFG_W2 		CBUS_REG_ADDR(VIU_OSD1_BLK2_CFG_W2)
+#define P_VIU_OSD1_BLK3_CFG_W2 		CBUS_REG_ADDR(VIU_OSD1_BLK3_CFG_W2)
+#define P_VIU_OSD1_BLK0_CFG_W3 		CBUS_REG_ADDR(VIU_OSD1_BLK0_CFG_W3)
+#define P_VIU_OSD1_BLK1_CFG_W3 		CBUS_REG_ADDR(VIU_OSD1_BLK1_CFG_W3)
+#define P_VIU_OSD1_BLK2_CFG_W3 		CBUS_REG_ADDR(VIU_OSD1_BLK2_CFG_W3)
+#define P_VIU_OSD1_BLK3_CFG_W3 		CBUS_REG_ADDR(VIU_OSD1_BLK3_CFG_W3)
+#define P_VIU_OSD1_BLK0_CFG_W4 		CBUS_REG_ADDR(VIU_OSD1_BLK0_CFG_W4)
+#define P_VIU_OSD1_BLK1_CFG_W4 		CBUS_REG_ADDR(VIU_OSD1_BLK1_CFG_W4)
+#define P_VIU_OSD1_BLK2_CFG_W4 		CBUS_REG_ADDR(VIU_OSD1_BLK2_CFG_W4)
+#define P_VIU_OSD1_BLK3_CFG_W4 		CBUS_REG_ADDR(VIU_OSD1_BLK3_CFG_W4)
+#define P_VIU_OSD1_FIFO_CTRL_STAT 		CBUS_REG_ADDR(VIU_OSD1_FIFO_CTRL_STAT)
+#define P_VIU_OSD1_TEST_RDDATA 		CBUS_REG_ADDR(VIU_OSD1_TEST_RDDATA)
+#define P_VIU_OSD2_CTRL_STAT 		CBUS_REG_ADDR(VIU_OSD2_CTRL_STAT)
+#define P_VIU_OSD2_CTRL_STAT2 		CBUS_REG_ADDR(VIU_OSD2_CTRL_STAT2)
+#define P_VIU_OSD2_COLOR_ADDR 		CBUS_REG_ADDR(VIU_OSD2_COLOR_ADDR)
+#define P_VIU_OSD2_COLOR 		CBUS_REG_ADDR(VIU_OSD2_COLOR)
+#define P_VIU_OSD2_HL1_H_START_END 		CBUS_REG_ADDR(VIU_OSD2_HL1_H_START_END)
+#define P_VIU_OSD2_HL1_V_START_END 		CBUS_REG_ADDR(VIU_OSD2_HL1_V_START_END)
+#define P_VIU_OSD2_HL2_H_START_END 		CBUS_REG_ADDR(VIU_OSD2_HL2_H_START_END)
+#define P_VIU_OSD2_HL2_V_START_END 		CBUS_REG_ADDR(VIU_OSD2_HL2_V_START_END)
+#define P_VIU_OSD2_TCOLOR_AG0 		CBUS_REG_ADDR(VIU_OSD2_TCOLOR_AG0)
+#define P_VIU_OSD2_TCOLOR_AG1 		CBUS_REG_ADDR(VIU_OSD2_TCOLOR_AG1)
+#define P_VIU_OSD2_TCOLOR_AG2 		CBUS_REG_ADDR(VIU_OSD2_TCOLOR_AG2)
+#define P_VIU_OSD2_TCOLOR_AG3 		CBUS_REG_ADDR(VIU_OSD2_TCOLOR_AG3)
+#define P_VIU_OSD2_BLK0_CFG_W0 		CBUS_REG_ADDR(VIU_OSD2_BLK0_CFG_W0)
+#define P_VIU_OSD2_BLK1_CFG_W0 		CBUS_REG_ADDR(VIU_OSD2_BLK1_CFG_W0)
+#define P_VIU_OSD2_BLK2_CFG_W0 		CBUS_REG_ADDR(VIU_OSD2_BLK2_CFG_W0)
+#define P_VIU_OSD2_BLK3_CFG_W0 		CBUS_REG_ADDR(VIU_OSD2_BLK3_CFG_W0)
+#define P_VIU_OSD2_BLK0_CFG_W1 		CBUS_REG_ADDR(VIU_OSD2_BLK0_CFG_W1)
+#define P_VIU_OSD2_BLK1_CFG_W1 		CBUS_REG_ADDR(VIU_OSD2_BLK1_CFG_W1)
+#define P_VIU_OSD2_BLK2_CFG_W1 		CBUS_REG_ADDR(VIU_OSD2_BLK2_CFG_W1)
+#define P_VIU_OSD2_BLK3_CFG_W1 		CBUS_REG_ADDR(VIU_OSD2_BLK3_CFG_W1)
+#define P_VIU_OSD2_BLK0_CFG_W2 		CBUS_REG_ADDR(VIU_OSD2_BLK0_CFG_W2)
+#define P_VIU_OSD2_BLK1_CFG_W2 		CBUS_REG_ADDR(VIU_OSD2_BLK1_CFG_W2)
+#define P_VIU_OSD2_BLK2_CFG_W2 		CBUS_REG_ADDR(VIU_OSD2_BLK2_CFG_W2)
+#define P_VIU_OSD2_BLK3_CFG_W2 		CBUS_REG_ADDR(VIU_OSD2_BLK3_CFG_W2)
+#define P_VIU_OSD2_BLK0_CFG_W3 		CBUS_REG_ADDR(VIU_OSD2_BLK0_CFG_W3)
+#define P_VIU_OSD2_BLK1_CFG_W3 		CBUS_REG_ADDR(VIU_OSD2_BLK1_CFG_W3)
+#define P_VIU_OSD2_BLK2_CFG_W3 		CBUS_REG_ADDR(VIU_OSD2_BLK2_CFG_W3)
+#define P_VIU_OSD2_BLK3_CFG_W3 		CBUS_REG_ADDR(VIU_OSD2_BLK3_CFG_W3)
+#define P_VIU_OSD2_BLK0_CFG_W4 		CBUS_REG_ADDR(VIU_OSD2_BLK0_CFG_W4)
+#define P_VIU_OSD2_BLK1_CFG_W4 		CBUS_REG_ADDR(VIU_OSD2_BLK1_CFG_W4)
+#define P_VIU_OSD2_BLK2_CFG_W4 		CBUS_REG_ADDR(VIU_OSD2_BLK2_CFG_W4)
+#define P_VIU_OSD2_BLK3_CFG_W4 		CBUS_REG_ADDR(VIU_OSD2_BLK3_CFG_W4)
+#define P_VIU_OSD2_FIFO_CTRL_STAT 		CBUS_REG_ADDR(VIU_OSD2_FIFO_CTRL_STAT)
+#define P_VIU_OSD2_TEST_RDDATA 		CBUS_REG_ADDR(VIU_OSD2_TEST_RDDATA)
+#define P_VD1_IF0_GEN_REG 		CBUS_REG_ADDR(VD1_IF0_GEN_REG)
+#define P_VD1_IF0_CANVAS0 		CBUS_REG_ADDR(VD1_IF0_CANVAS0)
+#define P_VD1_IF0_CANVAS1 		CBUS_REG_ADDR(VD1_IF0_CANVAS1)
+#define P_VD1_IF0_LUMA_X0 		CBUS_REG_ADDR(VD1_IF0_LUMA_X0)
+#define P_VD1_IF0_LUMA_Y0 		CBUS_REG_ADDR(VD1_IF0_LUMA_Y0)
+#define P_VD1_IF0_CHROMA_X0 		CBUS_REG_ADDR(VD1_IF0_CHROMA_X0)
+#define P_VD1_IF0_CHROMA_Y0 		CBUS_REG_ADDR(VD1_IF0_CHROMA_Y0)
+#define P_VD1_IF0_LUMA_X1 		CBUS_REG_ADDR(VD1_IF0_LUMA_X1)
+#define P_VD1_IF0_LUMA_Y1 		CBUS_REG_ADDR(VD1_IF0_LUMA_Y1)
+#define P_VD1_IF0_CHROMA_X1 		CBUS_REG_ADDR(VD1_IF0_CHROMA_X1)
+#define P_VD1_IF0_CHROMA_Y1 		CBUS_REG_ADDR(VD1_IF0_CHROMA_Y1)
+#define P_VD1_IF0_RPT_LOOP 		CBUS_REG_ADDR(VD1_IF0_RPT_LOOP)
+#define P_VD1_IF0_LUMA0_RPT_PAT 		CBUS_REG_ADDR(VD1_IF0_LUMA0_RPT_PAT)
+#define P_VD1_IF0_CHROMA0_RPT_PAT 		CBUS_REG_ADDR(VD1_IF0_CHROMA0_RPT_PAT)
+#define P_VD1_IF0_LUMA1_RPT_PAT 		CBUS_REG_ADDR(VD1_IF0_LUMA1_RPT_PAT)
+#define P_VD1_IF0_CHROMA1_RPT_PAT 		CBUS_REG_ADDR(VD1_IF0_CHROMA1_RPT_PAT)
+#define P_VD1_IF0_LUMA_PSEL 		CBUS_REG_ADDR(VD1_IF0_LUMA_PSEL)
+#define P_VD1_IF0_CHROMA_PSEL 		CBUS_REG_ADDR(VD1_IF0_CHROMA_PSEL)
+#define P_VD1_IF0_DUMMY_PIXEL 		CBUS_REG_ADDR(VD1_IF0_DUMMY_PIXEL)
+#define P_VD1_IF0_LUMA_FIFO_SIZE 		CBUS_REG_ADDR(VD1_IF0_LUMA_FIFO_SIZE)
+#define P_VD1_IF0_RANGE_MAP_Y 		CBUS_REG_ADDR(VD1_IF0_RANGE_MAP_Y)
+#define P_VD1_IF0_RANGE_MAP_CB 		CBUS_REG_ADDR(VD1_IF0_RANGE_MAP_CB)
+#define P_VD1_IF0_RANGE_MAP_CR 		CBUS_REG_ADDR(VD1_IF0_RANGE_MAP_CR)
+#define P_VD1_IF0_GEN_REG2 		CBUS_REG_ADDR(VD1_IF0_GEN_REG2)
+#define P_VIU_VD1_FMT_CTRL 		CBUS_REG_ADDR(VIU_VD1_FMT_CTRL)
+#define P_VIU_VD1_FMT_W 		CBUS_REG_ADDR(VIU_VD1_FMT_W)
+#define P_VD2_IF0_GEN_REG 		CBUS_REG_ADDR(VD2_IF0_GEN_REG)
+#define P_VD2_IF0_CANVAS0 		CBUS_REG_ADDR(VD2_IF0_CANVAS0)
+#define P_VD2_IF0_CANVAS1 		CBUS_REG_ADDR(VD2_IF0_CANVAS1)
+#define P_VD2_IF0_LUMA_X0 		CBUS_REG_ADDR(VD2_IF0_LUMA_X0)
+#define P_VD2_IF0_LUMA_Y0 		CBUS_REG_ADDR(VD2_IF0_LUMA_Y0)
+#define P_VD2_IF0_CHROMA_X0 		CBUS_REG_ADDR(VD2_IF0_CHROMA_X0)
+#define P_VD2_IF0_CHROMA_Y0 		CBUS_REG_ADDR(VD2_IF0_CHROMA_Y0)
+#define P_VD2_IF0_LUMA_X1 		CBUS_REG_ADDR(VD2_IF0_LUMA_X1)
+#define P_VD2_IF0_LUMA_Y1 		CBUS_REG_ADDR(VD2_IF0_LUMA_Y1)
+#define P_VD2_IF0_CHROMA_X1 		CBUS_REG_ADDR(VD2_IF0_CHROMA_X1)
+#define P_VD2_IF0_CHROMA_Y1 		CBUS_REG_ADDR(VD2_IF0_CHROMA_Y1)
+#define P_VD2_IF0_RPT_LOOP 		CBUS_REG_ADDR(VD2_IF0_RPT_LOOP)
+#define P_VD2_IF0_LUMA0_RPT_PAT 		CBUS_REG_ADDR(VD2_IF0_LUMA0_RPT_PAT)
+#define P_VD2_IF0_CHROMA0_RPT_PAT 		CBUS_REG_ADDR(VD2_IF0_CHROMA0_RPT_PAT)
+#define P_VD2_IF0_LUMA1_RPT_PAT 		CBUS_REG_ADDR(VD2_IF0_LUMA1_RPT_PAT)
+#define P_VD2_IF0_CHROMA1_RPT_PAT 		CBUS_REG_ADDR(VD2_IF0_CHROMA1_RPT_PAT)
+#define P_VD2_IF0_LUMA_PSEL 		CBUS_REG_ADDR(VD2_IF0_LUMA_PSEL)
+#define P_VD2_IF0_CHROMA_PSEL 		CBUS_REG_ADDR(VD2_IF0_CHROMA_PSEL)
+#define P_VD2_IF0_DUMMY_PIXEL 		CBUS_REG_ADDR(VD2_IF0_DUMMY_PIXEL)
+#define P_VD2_IF0_LUMA_FIFO_SIZE 		CBUS_REG_ADDR(VD2_IF0_LUMA_FIFO_SIZE)
+#define P_VD2_IF0_RANGE_MAP_Y 		CBUS_REG_ADDR(VD2_IF0_RANGE_MAP_Y)
+#define P_VD2_IF0_RANGE_MAP_CB 		CBUS_REG_ADDR(VD2_IF0_RANGE_MAP_CB)
+#define P_VD2_IF0_RANGE_MAP_CR 		CBUS_REG_ADDR(VD2_IF0_RANGE_MAP_CR)
+#define P_VD2_IF0_GEN_REG2 		CBUS_REG_ADDR(VD2_IF0_GEN_REG2)
+#define P_VIU_VD2_FMT_CTRL 		CBUS_REG_ADDR(VIU_VD2_FMT_CTRL)
+#define P_VIU_VD2_FMT_W 		CBUS_REG_ADDR(VIU_VD2_FMT_W)
+#define P_DI_PRE_CTRL 		CBUS_REG_ADDR(DI_PRE_CTRL)
+#define P_DI_POST_CTRL 		CBUS_REG_ADDR(DI_POST_CTRL)
+#define P_DI_POST_SIZE 		CBUS_REG_ADDR(DI_POST_SIZE)
+#define P_DI_PRE_SIZE 		CBUS_REG_ADDR(DI_PRE_SIZE)
+#define P_DI_EI_CTRL0 		CBUS_REG_ADDR(DI_EI_CTRL0)
+#define P_DI_EI_CTRL1 		CBUS_REG_ADDR(DI_EI_CTRL1)
+#define P_DI_EI_CTRL2 		CBUS_REG_ADDR(DI_EI_CTRL2)
+#define P_DI_NR_CTRL0 		CBUS_REG_ADDR(DI_NR_CTRL0)
+#define P_DI_NR_CTRL1 		CBUS_REG_ADDR(DI_NR_CTRL1)
+#define P_DI_NR_CTRL2 		CBUS_REG_ADDR(DI_NR_CTRL2)
+#define P_DI_NR_CTRL3 		CBUS_REG_ADDR(DI_NR_CTRL3)
+#define P_DI_MTN_CTRL 		CBUS_REG_ADDR(DI_MTN_CTRL)
+#define P_DI_MTN_CTRL1 		CBUS_REG_ADDR(DI_MTN_CTRL1)
+#define P_DI_BLEND_CTRL 		CBUS_REG_ADDR(DI_BLEND_CTRL)
+#define P_DI_BLEND_CTRL1 		CBUS_REG_ADDR(DI_BLEND_CTRL1)
+#define P_DI_BLEND_CTRL2 		CBUS_REG_ADDR(DI_BLEND_CTRL2)
+#define P_DI_BLEND_REG0_X 		CBUS_REG_ADDR(DI_BLEND_REG0_X)
+#define P_DI_BLEND_REG0_Y 		CBUS_REG_ADDR(DI_BLEND_REG0_Y)
+#define P_DI_BLEND_REG1_X 		CBUS_REG_ADDR(DI_BLEND_REG1_X)
+#define P_DI_BLEND_REG1_Y 		CBUS_REG_ADDR(DI_BLEND_REG1_Y)
+#define P_DI_BLEND_REG2_X 		CBUS_REG_ADDR(DI_BLEND_REG2_X)
+#define P_DI_BLEND_REG2_Y 		CBUS_REG_ADDR(DI_BLEND_REG2_Y)
+#define P_DI_BLEND_REG3_X 		CBUS_REG_ADDR(DI_BLEND_REG3_X)
+#define P_DI_BLEND_REG3_Y 		CBUS_REG_ADDR(DI_BLEND_REG3_Y)
+#define P_DI_CLKG_CTRL 		CBUS_REG_ADDR(DI_CLKG_CTRL)
+#define P_DI_MC_REG0_X 		CBUS_REG_ADDR(DI_MC_REG0_X)
+#define P_DI_MC_REG0_Y 		CBUS_REG_ADDR(DI_MC_REG0_Y)
+#define P_DI_MC_REG1_X 		CBUS_REG_ADDR(DI_MC_REG1_X)
+#define P_DI_MC_REG1_Y 		CBUS_REG_ADDR(DI_MC_REG1_Y)
+#define P_DI_MC_REG2_X 		CBUS_REG_ADDR(DI_MC_REG2_X)
+#define P_DI_MC_REG2_Y 		CBUS_REG_ADDR(DI_MC_REG2_Y)
+#define P_DI_MC_REG3_X 		CBUS_REG_ADDR(DI_MC_REG3_X)
+#define P_DI_MC_REG3_Y 		CBUS_REG_ADDR(DI_MC_REG3_Y)
+#define P_DI_MC_REG4_X 		CBUS_REG_ADDR(DI_MC_REG4_X)
+#define P_DI_MC_REG4_Y 		CBUS_REG_ADDR(DI_MC_REG4_Y)
+#define P_DI_MC_32LVL0 		CBUS_REG_ADDR(DI_MC_32LVL0)
+#define P_DI_MC_32LVL1 		CBUS_REG_ADDR(DI_MC_32LVL1)
+#define P_DI_MC_22LVL0 		CBUS_REG_ADDR(DI_MC_22LVL0)
+#define P_DI_MC_22LVL1 		CBUS_REG_ADDR(DI_MC_22LVL1)
+#define P_DI_MC_22LVL2 		CBUS_REG_ADDR(DI_MC_22LVL2)
+#define P_DI_MC_CTRL 		CBUS_REG_ADDR(DI_MC_CTRL)
+#define P_DI_INTR_CTRL 		CBUS_REG_ADDR(DI_INTR_CTRL)
+#define P_DI_INFO_ADDR 		CBUS_REG_ADDR(DI_INFO_ADDR)
+#define P_DI_INFO_DATA 		CBUS_REG_ADDR(DI_INFO_DATA)
+#define P_DI_PRE_HOLD 		CBUS_REG_ADDR(DI_PRE_HOLD)
+#define P_DI_NRWR_X 		CBUS_REG_ADDR(DI_NRWR_X)
+#define P_DI_NRWR_Y 		CBUS_REG_ADDR(DI_NRWR_Y)
+#define P_DI_NRWR_CTRL 		CBUS_REG_ADDR(DI_NRWR_CTRL)
+#define P_DI_MTNWR_X 		CBUS_REG_ADDR(DI_MTNWR_X)
+#define P_DI_MTNWR_Y 		CBUS_REG_ADDR(DI_MTNWR_Y)
+#define P_DI_MTNWR_CTRL 		CBUS_REG_ADDR(DI_MTNWR_CTRL)
+#define P_DI_DIWR_X 		CBUS_REG_ADDR(DI_DIWR_X)
+#define P_DI_DIWR_Y 		CBUS_REG_ADDR(DI_DIWR_Y)
+#define P_DI_DIWR_CTRL 		CBUS_REG_ADDR(DI_DIWR_CTRL)
+#define P_DI_MTNCRD_X 		CBUS_REG_ADDR(DI_MTNCRD_X)
+#define P_DI_MTNCRD_Y 		CBUS_REG_ADDR(DI_MTNCRD_Y)
+#define P_DI_MTNPRD_X 		CBUS_REG_ADDR(DI_MTNPRD_X)
+#define P_DI_MTNPRD_Y 		CBUS_REG_ADDR(DI_MTNPRD_Y)
+#define P_DI_MTNRD_CTRL 		CBUS_REG_ADDR(DI_MTNRD_CTRL)
+#define P_DI_INP_GEN_REG 		CBUS_REG_ADDR(DI_INP_GEN_REG)
+#define P_DI_INP_CANVAS0 		CBUS_REG_ADDR(DI_INP_CANVAS0)
+#define P_DI_INP_LUMA_X0 		CBUS_REG_ADDR(DI_INP_LUMA_X0)
+#define P_DI_INP_LUMA_Y0 		CBUS_REG_ADDR(DI_INP_LUMA_Y0)
+#define P_DI_INP_CHROMA_X0 		CBUS_REG_ADDR(DI_INP_CHROMA_X0)
+#define P_DI_INP_CHROMA_Y0 		CBUS_REG_ADDR(DI_INP_CHROMA_Y0)
+#define P_DI_INP_RPT_LOOP 		CBUS_REG_ADDR(DI_INP_RPT_LOOP)
+#define P_DI_INP_LUMA0_RPT_PAT 		CBUS_REG_ADDR(DI_INP_LUMA0_RPT_PAT)
+#define P_DI_INP_CHROMA0_RPT_PAT 		CBUS_REG_ADDR(DI_INP_CHROMA0_RPT_PAT)
+#define P_DI_INP_DUMMY_PIXEL 		CBUS_REG_ADDR(DI_INP_DUMMY_PIXEL)
+#define P_DI_INP_LUMA_FIFO_SIZE 		CBUS_REG_ADDR(DI_INP_LUMA_FIFO_SIZE)
+#define P_DI_INP_RANGE_MAP_Y 		CBUS_REG_ADDR(DI_INP_RANGE_MAP_Y)
+#define P_DI_INP_RANGE_MAP_CB 		CBUS_REG_ADDR(DI_INP_RANGE_MAP_CB)
+#define P_DI_INP_RANGE_MAP_CR 		CBUS_REG_ADDR(DI_INP_RANGE_MAP_CR)
+#define P_DI_INP_GEN_REG2 		CBUS_REG_ADDR(DI_INP_GEN_REG2)
+#define P_DI_INP_FMT_CTRL 		CBUS_REG_ADDR(DI_INP_FMT_CTRL)
+#define P_DI_INP_FMT_W 		CBUS_REG_ADDR(DI_INP_FMT_W)
+#define P_DI_MEM_GEN_REG 		CBUS_REG_ADDR(DI_MEM_GEN_REG)
+#define P_DI_MEM_CANVAS0 		CBUS_REG_ADDR(DI_MEM_CANVAS0)
+#define P_DI_MEM_LUMA_X0 		CBUS_REG_ADDR(DI_MEM_LUMA_X0)
+#define P_DI_MEM_LUMA_Y0 		CBUS_REG_ADDR(DI_MEM_LUMA_Y0)
+#define P_DI_MEM_CHROMA_X0 		CBUS_REG_ADDR(DI_MEM_CHROMA_X0)
+#define P_DI_MEM_CHROMA_Y0 		CBUS_REG_ADDR(DI_MEM_CHROMA_Y0)
+#define P_DI_MEM_RPT_LOOP 		CBUS_REG_ADDR(DI_MEM_RPT_LOOP)
+#define P_DI_MEM_LUMA0_RPT_PAT 		CBUS_REG_ADDR(DI_MEM_LUMA0_RPT_PAT)
+#define P_DI_MEM_CHROMA0_RPT_PAT 		CBUS_REG_ADDR(DI_MEM_CHROMA0_RPT_PAT)
+#define P_DI_MEM_DUMMY_PIXEL 		CBUS_REG_ADDR(DI_MEM_DUMMY_PIXEL)
+#define P_DI_MEM_LUMA_FIFO_SIZE 		CBUS_REG_ADDR(DI_MEM_LUMA_FIFO_SIZE)
+#define P_DI_MEM_RANGE_MAP_Y 		CBUS_REG_ADDR(DI_MEM_RANGE_MAP_Y)
+#define P_DI_MEM_RANGE_MAP_CB 		CBUS_REG_ADDR(DI_MEM_RANGE_MAP_CB)
+#define P_DI_MEM_RANGE_MAP_CR 		CBUS_REG_ADDR(DI_MEM_RANGE_MAP_CR)
+#define P_DI_MEM_GEN_REG2 		CBUS_REG_ADDR(DI_MEM_GEN_REG2)
+#define P_DI_MEM_FMT_CTRL 		CBUS_REG_ADDR(DI_MEM_FMT_CTRL)
+#define P_DI_MEM_FMT_W 		CBUS_REG_ADDR(DI_MEM_FMT_W)
+#define P_DI_IF1_GEN_REG 		CBUS_REG_ADDR(DI_IF1_GEN_REG)
+#define P_DI_IF1_CANVAS0 		CBUS_REG_ADDR(DI_IF1_CANVAS0)
+#define P_DI_IF1_LUMA_X0 		CBUS_REG_ADDR(DI_IF1_LUMA_X0)
+#define P_DI_IF1_LUMA_Y0 		CBUS_REG_ADDR(DI_IF1_LUMA_Y0)
+#define P_DI_IF1_CHROMA_X0 		CBUS_REG_ADDR(DI_IF1_CHROMA_X0)
+#define P_DI_IF1_CHROMA_Y0 		CBUS_REG_ADDR(DI_IF1_CHROMA_Y0)
+#define P_DI_IF1_RPT_LOOP 		CBUS_REG_ADDR(DI_IF1_RPT_LOOP)
+#define P_DI_IF1_LUMA0_RPT_PAT 		CBUS_REG_ADDR(DI_IF1_LUMA0_RPT_PAT)
+#define P_DI_IF1_CHROMA0_RPT_PAT 		CBUS_REG_ADDR(DI_IF1_CHROMA0_RPT_PAT)
+#define P_DI_IF1_DUMMY_PIXEL 		CBUS_REG_ADDR(DI_IF1_DUMMY_PIXEL)
+#define P_DI_IF1_LUMA_FIFO_SIZE 		CBUS_REG_ADDR(DI_IF1_LUMA_FIFO_SIZE)
+#define P_DI_IF1_RANGE_MAP_Y 		CBUS_REG_ADDR(DI_IF1_RANGE_MAP_Y)
+#define P_DI_IF1_RANGE_MAP_CB 		CBUS_REG_ADDR(DI_IF1_RANGE_MAP_CB)
+#define P_DI_IF1_RANGE_MAP_CR 		CBUS_REG_ADDR(DI_IF1_RANGE_MAP_CR)
+#define P_DI_IF1_GEN_REG2 		CBUS_REG_ADDR(DI_IF1_GEN_REG2)
+#define P_DI_IF1_FMT_CTRL 		CBUS_REG_ADDR(DI_IF1_FMT_CTRL)
+#define P_DI_IF1_FMT_W 		CBUS_REG_ADDR(DI_IF1_FMT_W)
+#define P_DI_CHAN2_GEN_REG 		CBUS_REG_ADDR(DI_CHAN2_GEN_REG)
+#define P_DI_CHAN2_CANVAS 		CBUS_REG_ADDR(DI_CHAN2_CANVAS)
+#define P_DI_CHAN2_LUMA_X 		CBUS_REG_ADDR(DI_CHAN2_LUMA_X)
+#define P_DI_CHAN2_LUMA_Y 		CBUS_REG_ADDR(DI_CHAN2_LUMA_Y)
+#define P_DI_CHAN2_RPT_LOOP 		CBUS_REG_ADDR(DI_CHAN2_RPT_LOOP)
+#define P_DI_CHAN2_LUMA_RPT_PAT 		CBUS_REG_ADDR(DI_CHAN2_LUMA_RPT_PAT)
+#define P_DI_CHAN2_DUMMY_PIXEL 		CBUS_REG_ADDR(DI_CHAN2_DUMMY_PIXEL)
+#define P_DI_CHAN2_RANGE_MAP_Y 		CBUS_REG_ADDR(DI_CHAN2_RANGE_MAP_Y)
+#define P_VIU2_ADDR_START 		CBUS_REG_ADDR(VIU2_ADDR_START)
+#define P_VIU2_ADDR_END 		CBUS_REG_ADDR(VIU2_ADDR_END)
+#define P_VIU2_OSD1_CTRL_STAT 		CBUS_REG_ADDR(VIU2_OSD1_CTRL_STAT)
+#define P_VIU2_OSD1_CTRL_STAT2 		CBUS_REG_ADDR(VIU2_OSD1_CTRL_STAT2)
+#define P_VIU2_OSD1_COLOR_ADDR 		CBUS_REG_ADDR(VIU2_OSD1_COLOR_ADDR)
+#define P_VIU2_OSD1_COLOR 		CBUS_REG_ADDR(VIU2_OSD1_COLOR)
+#define P_VIU2_OSD1_TCOLOR_AG0 		CBUS_REG_ADDR(VIU2_OSD1_TCOLOR_AG0)
+#define P_VIU2_OSD1_TCOLOR_AG1 		CBUS_REG_ADDR(VIU2_OSD1_TCOLOR_AG1)
+#define P_VIU2_OSD1_TCOLOR_AG2 		CBUS_REG_ADDR(VIU2_OSD1_TCOLOR_AG2)
+#define P_VIU2_OSD1_TCOLOR_AG3 		CBUS_REG_ADDR(VIU2_OSD1_TCOLOR_AG3)
+#define P_VIU2_OSD1_BLK0_CFG_W0 		CBUS_REG_ADDR(VIU2_OSD1_BLK0_CFG_W0)
+#define P_VIU2_OSD1_BLK1_CFG_W0 		CBUS_REG_ADDR(VIU2_OSD1_BLK1_CFG_W0)
+#define P_VIU2_OSD1_BLK2_CFG_W0 		CBUS_REG_ADDR(VIU2_OSD1_BLK2_CFG_W0)
+#define P_VIU2_OSD1_BLK3_CFG_W0 		CBUS_REG_ADDR(VIU2_OSD1_BLK3_CFG_W0)
+#define P_VIU2_OSD1_BLK0_CFG_W1 		CBUS_REG_ADDR(VIU2_OSD1_BLK0_CFG_W1)
+#define P_VIU2_OSD1_BLK1_CFG_W1 		CBUS_REG_ADDR(VIU2_OSD1_BLK1_CFG_W1)
+#define P_VIU2_OSD1_BLK2_CFG_W1 		CBUS_REG_ADDR(VIU2_OSD1_BLK2_CFG_W1)
+#define P_VIU2_OSD1_BLK3_CFG_W1 		CBUS_REG_ADDR(VIU2_OSD1_BLK3_CFG_W1)
+#define P_VIU2_OSD1_BLK0_CFG_W2 		CBUS_REG_ADDR(VIU2_OSD1_BLK0_CFG_W2)
+#define P_VIU2_OSD1_BLK1_CFG_W2 		CBUS_REG_ADDR(VIU2_OSD1_BLK1_CFG_W2)
+#define P_VIU2_OSD1_BLK2_CFG_W2 		CBUS_REG_ADDR(VIU2_OSD1_BLK2_CFG_W2)
+#define P_VIU2_OSD1_BLK3_CFG_W2 		CBUS_REG_ADDR(VIU2_OSD1_BLK3_CFG_W2)
+#define P_VIU2_OSD1_BLK0_CFG_W3 		CBUS_REG_ADDR(VIU2_OSD1_BLK0_CFG_W3)
+#define P_VIU2_OSD1_BLK1_CFG_W3 		CBUS_REG_ADDR(VIU2_OSD1_BLK1_CFG_W3)
+#define P_VIU2_OSD1_BLK2_CFG_W3 		CBUS_REG_ADDR(VIU2_OSD1_BLK2_CFG_W3)
+#define P_VIU2_OSD1_BLK3_CFG_W3 		CBUS_REG_ADDR(VIU2_OSD1_BLK3_CFG_W3)
+#define P_VIU2_OSD1_BLK0_CFG_W4 		CBUS_REG_ADDR(VIU2_OSD1_BLK0_CFG_W4)
+#define P_VIU2_OSD1_BLK1_CFG_W4 		CBUS_REG_ADDR(VIU2_OSD1_BLK1_CFG_W4)
+#define P_VIU2_OSD1_BLK2_CFG_W4 		CBUS_REG_ADDR(VIU2_OSD1_BLK2_CFG_W4)
+#define P_VIU2_OSD1_BLK3_CFG_W4 		CBUS_REG_ADDR(VIU2_OSD1_BLK3_CFG_W4)
+#define P_VIU2_OSD1_FIFO_CTRL_STAT 		CBUS_REG_ADDR(VIU2_OSD1_FIFO_CTRL_STAT)
+#define P_VIU2_OSD1_TEST_RDDATA 		CBUS_REG_ADDR(VIU2_OSD1_TEST_RDDATA)
+#define P_VIU2_OSD2_CTRL_STAT 		CBUS_REG_ADDR(VIU2_OSD2_CTRL_STAT)
+#define P_VIU2_OSD2_CTRL_STAT2 		CBUS_REG_ADDR(VIU2_OSD2_CTRL_STAT2)
+#define P_VIU2_OSD2_COLOR_ADDR 		CBUS_REG_ADDR(VIU2_OSD2_COLOR_ADDR)
+#define P_VIU2_OSD2_COLOR 		CBUS_REG_ADDR(VIU2_OSD2_COLOR)
+#define P_VIU2_OSD2_HL1_H_START_END 		CBUS_REG_ADDR(VIU2_OSD2_HL1_H_START_END)
+#define P_VIU2_OSD2_HL1_V_START_END 		CBUS_REG_ADDR(VIU2_OSD2_HL1_V_START_END)
+#define P_VIU2_OSD2_HL2_H_START_END 		CBUS_REG_ADDR(VIU2_OSD2_HL2_H_START_END)
+#define P_VIU2_OSD2_HL2_V_START_END 		CBUS_REG_ADDR(VIU2_OSD2_HL2_V_START_END)
+#define P_VIU2_OSD2_TCOLOR_AG0 		CBUS_REG_ADDR(VIU2_OSD2_TCOLOR_AG0)
+#define P_VIU2_OSD2_TCOLOR_AG1 		CBUS_REG_ADDR(VIU2_OSD2_TCOLOR_AG1)
+#define P_VIU2_OSD2_TCOLOR_AG2 		CBUS_REG_ADDR(VIU2_OSD2_TCOLOR_AG2)
+#define P_VIU2_OSD2_TCOLOR_AG3 		CBUS_REG_ADDR(VIU2_OSD2_TCOLOR_AG3)
+#define P_VIU2_OSD2_BLK0_CFG_W0 		CBUS_REG_ADDR(VIU2_OSD2_BLK0_CFG_W0)
+#define P_VIU2_OSD2_BLK1_CFG_W0 		CBUS_REG_ADDR(VIU2_OSD2_BLK1_CFG_W0)
+#define P_VIU2_OSD2_BLK2_CFG_W0 		CBUS_REG_ADDR(VIU2_OSD2_BLK2_CFG_W0)
+#define P_VIU2_OSD2_BLK3_CFG_W0 		CBUS_REG_ADDR(VIU2_OSD2_BLK3_CFG_W0)
+#define P_VIU2_OSD2_BLK0_CFG_W1 		CBUS_REG_ADDR(VIU2_OSD2_BLK0_CFG_W1)
+#define P_VIU2_OSD2_BLK1_CFG_W1 		CBUS_REG_ADDR(VIU2_OSD2_BLK1_CFG_W1)
+#define P_VIU2_OSD2_BLK2_CFG_W1 		CBUS_REG_ADDR(VIU2_OSD2_BLK2_CFG_W1)
+#define P_VIU2_OSD2_BLK3_CFG_W1 		CBUS_REG_ADDR(VIU2_OSD2_BLK3_CFG_W1)
+#define P_VIU2_OSD2_BLK0_CFG_W2 		CBUS_REG_ADDR(VIU2_OSD2_BLK0_CFG_W2)
+#define P_VIU2_OSD2_BLK1_CFG_W2 		CBUS_REG_ADDR(VIU2_OSD2_BLK1_CFG_W2)
+#define P_VIU2_OSD2_BLK2_CFG_W2 		CBUS_REG_ADDR(VIU2_OSD2_BLK2_CFG_W2)
+#define P_VIU2_OSD2_BLK3_CFG_W2 		CBUS_REG_ADDR(VIU2_OSD2_BLK3_CFG_W2)
+#define P_VIU2_OSD2_BLK0_CFG_W3 		CBUS_REG_ADDR(VIU2_OSD2_BLK0_CFG_W3)
+#define P_VIU2_OSD2_BLK1_CFG_W3 		CBUS_REG_ADDR(VIU2_OSD2_BLK1_CFG_W3)
+#define P_VIU2_OSD2_BLK2_CFG_W3 		CBUS_REG_ADDR(VIU2_OSD2_BLK2_CFG_W3)
+#define P_VIU2_OSD2_BLK3_CFG_W3 		CBUS_REG_ADDR(VIU2_OSD2_BLK3_CFG_W3)
+#define P_VIU2_OSD2_BLK0_CFG_W4 		CBUS_REG_ADDR(VIU2_OSD2_BLK0_CFG_W4)
+#define P_VIU2_OSD2_BLK1_CFG_W4 		CBUS_REG_ADDR(VIU2_OSD2_BLK1_CFG_W4)
+#define P_VIU2_OSD2_BLK2_CFG_W4 		CBUS_REG_ADDR(VIU2_OSD2_BLK2_CFG_W4)
+#define P_VIU2_OSD2_BLK3_CFG_W4 		CBUS_REG_ADDR(VIU2_OSD2_BLK3_CFG_W4)
+#define P_VIU2_OSD2_FIFO_CTRL_STAT 		CBUS_REG_ADDR(VIU2_OSD2_FIFO_CTRL_STAT)
+#define P_VIU2_OSD2_TEST_RDDATA 		CBUS_REG_ADDR(VIU2_OSD2_TEST_RDDATA)
+#define P_VIU2_VD1_IF0_GEN_REG 		CBUS_REG_ADDR(VIU2_VD1_IF0_GEN_REG)
+#define P_VIU2_VD1_IF0_CANVAS0 		CBUS_REG_ADDR(VIU2_VD1_IF0_CANVAS0)
+#define P_VIU2_VD1_IF0_CANVAS1 		CBUS_REG_ADDR(VIU2_VD1_IF0_CANVAS1)
+#define P_VIU2_VD1_IF0_LUMA_X0 		CBUS_REG_ADDR(VIU2_VD1_IF0_LUMA_X0)
+#define P_VIU2_VD1_IF0_LUMA_Y0 		CBUS_REG_ADDR(VIU2_VD1_IF0_LUMA_Y0)
+#define P_VIU2_VD1_IF0_CHROMA_X0 		CBUS_REG_ADDR(VIU2_VD1_IF0_CHROMA_X0)
+#define P_VIU2_VD1_IF0_CHROMA_Y0 		CBUS_REG_ADDR(VIU2_VD1_IF0_CHROMA_Y0)
+#define P_VIU2_VD1_IF0_LUMA_X1 		CBUS_REG_ADDR(VIU2_VD1_IF0_LUMA_X1)
+#define P_VIU2_VD1_IF0_LUMA_Y1 		CBUS_REG_ADDR(VIU2_VD1_IF0_LUMA_Y1)
+#define P_VIU2_VD1_IF0_CHROMA_X1 		CBUS_REG_ADDR(VIU2_VD1_IF0_CHROMA_X1)
+#define P_VIU2_VD1_IF0_CHROMA_Y1 		CBUS_REG_ADDR(VIU2_VD1_IF0_CHROMA_Y1)
+#define P_VIU2_VD1_IF0_RPT_LOOP 		CBUS_REG_ADDR(VIU2_VD1_IF0_RPT_LOOP)
+#define P_VIU2_VD1_IF0_LUMA0_RPT_PAT 		CBUS_REG_ADDR(VIU2_VD1_IF0_LUMA0_RPT_PAT)
+#define P_VIU2_VD1_IF0_CHROMA0_RPT_PAT 		CBUS_REG_ADDR(VIU2_VD1_IF0_CHROMA0_RPT_PAT)
+#define P_VIU2_VD1_IF0_LUMA1_RPT_PAT 		CBUS_REG_ADDR(VIU2_VD1_IF0_LUMA1_RPT_PAT)
+#define P_VIU2_VD1_IF0_CHROMA1_RPT_PAT 		CBUS_REG_ADDR(VIU2_VD1_IF0_CHROMA1_RPT_PAT)
+#define P_VIU2_VD1_IF0_LUMA_PSEL 		CBUS_REG_ADDR(VIU2_VD1_IF0_LUMA_PSEL)
+#define P_VIU2_VD1_IF0_CHROMA_PSEL 		CBUS_REG_ADDR(VIU2_VD1_IF0_CHROMA_PSEL)
+#define P_VIU2_VD1_IF0_DUMMY_PIXEL 		CBUS_REG_ADDR(VIU2_VD1_IF0_DUMMY_PIXEL)
+#define P_VIU2_VD1_IF0_LUMA_FIFO_SIZE 		CBUS_REG_ADDR(VIU2_VD1_IF0_LUMA_FIFO_SIZE)
+#define P_VIU2_VD1_IF0_RANGE_MAP_Y 		CBUS_REG_ADDR(VIU2_VD1_IF0_RANGE_MAP_Y)
+#define P_VIU2_VD1_IF0_RANGE_MAP_CB 		CBUS_REG_ADDR(VIU2_VD1_IF0_RANGE_MAP_CB)
+#define P_VIU2_VD1_IF0_RANGE_MAP_CR 		CBUS_REG_ADDR(VIU2_VD1_IF0_RANGE_MAP_CR)
+#define P_VIU2_VD1_IF0_GEN_REG2 		CBUS_REG_ADDR(VIU2_VD1_IF0_GEN_REG2)
+#define P_VIU2_VD1_FMT_CTRL 		CBUS_REG_ADDR(VIU2_VD1_FMT_CTRL)
+#define P_VIU2_VD1_FMT_W 		CBUS_REG_ADDR(VIU2_VD1_FMT_W)
+#define P_ENCP_VFIFO2VD_CTL 		CBUS_REG_ADDR(ENCP_VFIFO2VD_CTL)
+#define P_ENCP_VFIFO2VD_PIXEL_START 		CBUS_REG_ADDR(ENCP_VFIFO2VD_PIXEL_START)
+#define P_ENCP_VFIFO2VD_PIXEL_END 		CBUS_REG_ADDR(ENCP_VFIFO2VD_PIXEL_END)
+#define P_ENCP_VFIFO2VD_LINE_TOP_START 		CBUS_REG_ADDR(ENCP_VFIFO2VD_LINE_TOP_START)
+#define P_ENCP_VFIFO2VD_LINE_TOP_END 		CBUS_REG_ADDR(ENCP_VFIFO2VD_LINE_TOP_END)
+#define P_ENCP_VFIFO2VD_LINE_BOT_START 		CBUS_REG_ADDR(ENCP_VFIFO2VD_LINE_BOT_START)
+#define P_ENCP_VFIFO2VD_LINE_BOT_END 		CBUS_REG_ADDR(ENCP_VFIFO2VD_LINE_BOT_END)
+#define P_VENC_SYNC_ROUTE 		CBUS_REG_ADDR(VENC_SYNC_ROUTE)
+#define P_VENC_VIDEO_EXSRC 		CBUS_REG_ADDR(VENC_VIDEO_EXSRC)
+#define P_VENC_DVI_SETTING 		CBUS_REG_ADDR(VENC_DVI_SETTING)
+#define P_VENC_C656_CTRL 		CBUS_REG_ADDR(VENC_C656_CTRL)
+#define P_VENC_UPSAMPLE_CTRL0 		CBUS_REG_ADDR(VENC_UPSAMPLE_CTRL0)
+#define P_VENC_UPSAMPLE_CTRL1 		CBUS_REG_ADDR(VENC_UPSAMPLE_CTRL1)
+#define P_VENC_UPSAMPLE_CTRL2 		CBUS_REG_ADDR(VENC_UPSAMPLE_CTRL2)
+#define P_TCON_INVERT_CTL 		CBUS_REG_ADDR(TCON_INVERT_CTL)
+#define P_VENC_VIDEO_PROG_MODE 		CBUS_REG_ADDR(VENC_VIDEO_PROG_MODE)
+#define P_VENC_ENCI_LINE 		CBUS_REG_ADDR(VENC_ENCI_LINE)
+#define P_VENC_ENCI_PIXEL 		CBUS_REG_ADDR(VENC_ENCI_PIXEL)
+#define P_VENC_ENCP_LINE 		CBUS_REG_ADDR(VENC_ENCP_LINE)
+#define P_VENC_ENCP_PIXEL 		CBUS_REG_ADDR(VENC_ENCP_PIXEL)
+#define P_VENC_STATA 		CBUS_REG_ADDR(VENC_STATA)
+#define P_VENC_INTCTRL 		CBUS_REG_ADDR(VENC_INTCTRL)
+#define P_VENC_INTFLAG 		CBUS_REG_ADDR(VENC_INTFLAG)
+#define P_VENC_VIDEO_TST_EN 		CBUS_REG_ADDR(VENC_VIDEO_TST_EN)
+#define P_VENC_VIDEO_TST_MDSEL 		CBUS_REG_ADDR(VENC_VIDEO_TST_MDSEL)
+#define P_VENC_VIDEO_TST_Y 		CBUS_REG_ADDR(VENC_VIDEO_TST_Y)
+#define P_VENC_VIDEO_TST_CB 		CBUS_REG_ADDR(VENC_VIDEO_TST_CB)
+#define P_VENC_VIDEO_TST_CR 		CBUS_REG_ADDR(VENC_VIDEO_TST_CR)
+#define P_VENC_VIDEO_TST_CLRBAR_STRT 		CBUS_REG_ADDR(VENC_VIDEO_TST_CLRBAR_STRT)
+#define P_VENC_VIDEO_TST_CLRBAR_WIDTH 		CBUS_REG_ADDR(VENC_VIDEO_TST_CLRBAR_WIDTH)
+#define P_VENC_VIDEO_TST_VDCNT_STSET 		CBUS_REG_ADDR(VENC_VIDEO_TST_VDCNT_STSET)
+#define P_VENC_VDAC_DACSEL0 		CBUS_REG_ADDR(VENC_VDAC_DACSEL0)
+#define P_VENC_VDAC_DACSEL1 		CBUS_REG_ADDR(VENC_VDAC_DACSEL1)
+#define P_VENC_VDAC_DACSEL2 		CBUS_REG_ADDR(VENC_VDAC_DACSEL2)
+#define P_VENC_VDAC_DACSEL3 		CBUS_REG_ADDR(VENC_VDAC_DACSEL3)
+#define P_VENC_VDAC_DACSEL4 		CBUS_REG_ADDR(VENC_VDAC_DACSEL4)
+#define P_VENC_VDAC_DACSEL5 		CBUS_REG_ADDR(VENC_VDAC_DACSEL5)
+#define P_VENC_VDAC_SETTING 		CBUS_REG_ADDR(VENC_VDAC_SETTING)
+#define P_VENC_VDAC_TST_VAL 		CBUS_REG_ADDR(VENC_VDAC_TST_VAL)
+#define P_VENC_VDAC_DAC0_GAINCTRL 		CBUS_REG_ADDR(VENC_VDAC_DAC0_GAINCTRL)
+#define P_VENC_VDAC_DAC0_OFFSET 		CBUS_REG_ADDR(VENC_VDAC_DAC0_OFFSET)
+#define P_VENC_VDAC_DAC1_GAINCTRL 		CBUS_REG_ADDR(VENC_VDAC_DAC1_GAINCTRL)
+#define P_VENC_VDAC_DAC1_OFFSET 		CBUS_REG_ADDR(VENC_VDAC_DAC1_OFFSET)
+#define P_VENC_VDAC_DAC2_GAINCTRL 		CBUS_REG_ADDR(VENC_VDAC_DAC2_GAINCTRL)
+#define P_VENC_VDAC_DAC2_OFFSET 		CBUS_REG_ADDR(VENC_VDAC_DAC2_OFFSET)
+#define P_VENC_VDAC_DAC3_GAINCTRL 		CBUS_REG_ADDR(VENC_VDAC_DAC3_GAINCTRL)
+#define P_VENC_VDAC_DAC3_OFFSET 		CBUS_REG_ADDR(VENC_VDAC_DAC3_OFFSET)
+#define P_VENC_VDAC_DAC4_GAINCTRL 		CBUS_REG_ADDR(VENC_VDAC_DAC4_GAINCTRL)
+#define P_VENC_VDAC_DAC4_OFFSET 		CBUS_REG_ADDR(VENC_VDAC_DAC4_OFFSET)
+#define P_VENC_VDAC_DAC5_GAINCTRL 		CBUS_REG_ADDR(VENC_VDAC_DAC5_GAINCTRL)
+#define P_VENC_VDAC_DAC5_OFFSET 		CBUS_REG_ADDR(VENC_VDAC_DAC5_OFFSET)
+#define P_VENC_VDAC_FIFO_CTRL 		CBUS_REG_ADDR(VENC_VDAC_FIFO_CTRL)
+#define P_ENCL_TCON_INVERT_CTL 		CBUS_REG_ADDR(ENCL_TCON_INVERT_CTL)
+#define P_ENCP_VIDEO_EN 		CBUS_REG_ADDR(ENCP_VIDEO_EN)
+#define P_ENCP_VIDEO_SYNC_MODE 		CBUS_REG_ADDR(ENCP_VIDEO_SYNC_MODE)
+#define P_ENCP_MACV_EN 		CBUS_REG_ADDR(ENCP_MACV_EN)
+#define P_ENCP_VIDEO_Y_SCL 		CBUS_REG_ADDR(ENCP_VIDEO_Y_SCL)
+#define P_ENCP_VIDEO_PB_SCL 		CBUS_REG_ADDR(ENCP_VIDEO_PB_SCL)
+#define P_ENCP_VIDEO_PR_SCL 		CBUS_REG_ADDR(ENCP_VIDEO_PR_SCL)
+#define P_ENCP_VIDEO_SYNC_SCL 		CBUS_REG_ADDR(ENCP_VIDEO_SYNC_SCL)
+#define P_ENCP_VIDEO_MACV_SCL 		CBUS_REG_ADDR(ENCP_VIDEO_MACV_SCL)
+#define P_ENCP_VIDEO_Y_OFFST 		CBUS_REG_ADDR(ENCP_VIDEO_Y_OFFST)
+#define P_ENCP_VIDEO_PB_OFFST 		CBUS_REG_ADDR(ENCP_VIDEO_PB_OFFST)
+#define P_ENCP_VIDEO_PR_OFFST 		CBUS_REG_ADDR(ENCP_VIDEO_PR_OFFST)
+#define P_ENCP_VIDEO_SYNC_OFFST 		CBUS_REG_ADDR(ENCP_VIDEO_SYNC_OFFST)
+#define P_ENCP_VIDEO_MACV_OFFST 		CBUS_REG_ADDR(ENCP_VIDEO_MACV_OFFST)
+#define P_ENCP_VIDEO_MODE 		CBUS_REG_ADDR(ENCP_VIDEO_MODE)
+#define P_ENCP_VIDEO_MODE_ADV 		CBUS_REG_ADDR(ENCP_VIDEO_MODE_ADV)
+#define P_ENCP_DBG_PX_RST 		CBUS_REG_ADDR(ENCP_DBG_PX_RST)
+#define P_ENCP_DBG_LN_RST 		CBUS_REG_ADDR(ENCP_DBG_LN_RST)
+#define P_ENCP_DBG_PX_INT 		CBUS_REG_ADDR(ENCP_DBG_PX_INT)
+#define P_ENCP_DBG_LN_INT 		CBUS_REG_ADDR(ENCP_DBG_LN_INT)
+#define P_ENCP_VIDEO_YFP1_HTIME 		CBUS_REG_ADDR(ENCP_VIDEO_YFP1_HTIME)
+#define P_ENCP_VIDEO_YFP2_HTIME 		CBUS_REG_ADDR(ENCP_VIDEO_YFP2_HTIME)
+#define P_ENCP_VIDEO_YC_DLY 		CBUS_REG_ADDR(ENCP_VIDEO_YC_DLY)
+#define P_ENCP_VIDEO_MAX_PXCNT 		CBUS_REG_ADDR(ENCP_VIDEO_MAX_PXCNT)
+#define P_ENCP_VIDEO_HSPULS_BEGIN 		CBUS_REG_ADDR(ENCP_VIDEO_HSPULS_BEGIN)
+#define P_ENCP_VIDEO_HSPULS_END 		CBUS_REG_ADDR(ENCP_VIDEO_HSPULS_END)
+#define P_ENCP_VIDEO_HSPULS_SWITCH 		CBUS_REG_ADDR(ENCP_VIDEO_HSPULS_SWITCH)
+#define P_ENCP_VIDEO_VSPULS_BEGIN 		CBUS_REG_ADDR(ENCP_VIDEO_VSPULS_BEGIN)
+#define P_ENCP_VIDEO_VSPULS_END 		CBUS_REG_ADDR(ENCP_VIDEO_VSPULS_END)
+#define P_ENCP_VIDEO_VSPULS_BLINE 		CBUS_REG_ADDR(ENCP_VIDEO_VSPULS_BLINE)
+#define P_ENCP_VIDEO_VSPULS_ELINE 		CBUS_REG_ADDR(ENCP_VIDEO_VSPULS_ELINE)
+#define P_ENCP_VIDEO_EQPULS_BEGIN 		CBUS_REG_ADDR(ENCP_VIDEO_EQPULS_BEGIN)
+#define P_ENCP_VIDEO_EQPULS_END 		CBUS_REG_ADDR(ENCP_VIDEO_EQPULS_END)
+#define P_ENCP_VIDEO_EQPULS_BLINE 		CBUS_REG_ADDR(ENCP_VIDEO_EQPULS_BLINE)
+#define P_ENCP_VIDEO_EQPULS_ELINE 		CBUS_REG_ADDR(ENCP_VIDEO_EQPULS_ELINE)
+#define P_ENCP_VIDEO_HAVON_END 		CBUS_REG_ADDR(ENCP_VIDEO_HAVON_END)
+#define P_ENCP_VIDEO_HAVON_BEGIN 		CBUS_REG_ADDR(ENCP_VIDEO_HAVON_BEGIN)
+#define P_ENCP_VIDEO_VAVON_ELINE 		CBUS_REG_ADDR(ENCP_VIDEO_VAVON_ELINE)
+#define P_ENCP_VIDEO_VAVON_BLINE 		CBUS_REG_ADDR(ENCP_VIDEO_VAVON_BLINE)
+#define P_ENCP_VIDEO_HSO_BEGIN 		CBUS_REG_ADDR(ENCP_VIDEO_HSO_BEGIN)
+#define P_ENCP_VIDEO_HSO_END 		CBUS_REG_ADDR(ENCP_VIDEO_HSO_END)
+#define P_ENCP_VIDEO_VSO_BEGIN 		CBUS_REG_ADDR(ENCP_VIDEO_VSO_BEGIN)
+#define P_ENCP_VIDEO_VSO_END 		CBUS_REG_ADDR(ENCP_VIDEO_VSO_END)
+#define P_ENCP_VIDEO_VSO_BLINE 		CBUS_REG_ADDR(ENCP_VIDEO_VSO_BLINE)
+#define P_ENCP_VIDEO_VSO_ELINE 		CBUS_REG_ADDR(ENCP_VIDEO_VSO_ELINE)
+#define P_ENCP_VIDEO_SYNC_WAVE_CURVE 		CBUS_REG_ADDR(ENCP_VIDEO_SYNC_WAVE_CURVE)
+#define P_ENCP_VIDEO_MAX_LNCNT 		CBUS_REG_ADDR(ENCP_VIDEO_MAX_LNCNT)
+#define P_ENCP_VIDEO_SY_VAL 		CBUS_REG_ADDR(ENCP_VIDEO_SY_VAL)
+#define P_ENCP_VIDEO_SY2_VAL 		CBUS_REG_ADDR(ENCP_VIDEO_SY2_VAL)
+#define P_ENCP_VIDEO_BLANKY_VAL 		CBUS_REG_ADDR(ENCP_VIDEO_BLANKY_VAL)
+#define P_ENCP_VIDEO_BLANKPB_VAL 		CBUS_REG_ADDR(ENCP_VIDEO_BLANKPB_VAL)
+#define P_ENCP_VIDEO_BLANKPR_VAL 		CBUS_REG_ADDR(ENCP_VIDEO_BLANKPR_VAL)
+#define P_ENCP_VIDEO_HOFFST 		CBUS_REG_ADDR(ENCP_VIDEO_HOFFST)
+#define P_ENCP_VIDEO_VOFFST 		CBUS_REG_ADDR(ENCP_VIDEO_VOFFST)
+#define P_ENCP_VIDEO_RGB_CTRL 		CBUS_REG_ADDR(ENCP_VIDEO_RGB_CTRL)
+#define P_ENCP_VIDEO_FILT_CTRL 		CBUS_REG_ADDR(ENCP_VIDEO_FILT_CTRL)
+#define P_ENCP_VIDEO_OFLD_VPEQ_OFST 		CBUS_REG_ADDR(ENCP_VIDEO_OFLD_VPEQ_OFST)
+#define P_ENCP_VIDEO_OFLD_VOAV_OFST 		CBUS_REG_ADDR(ENCP_VIDEO_OFLD_VOAV_OFST)
+#define P_ENCP_VIDEO_MATRIX_CB 		CBUS_REG_ADDR(ENCP_VIDEO_MATRIX_CB)
+#define P_ENCP_VIDEO_MATRIX_CR 		CBUS_REG_ADDR(ENCP_VIDEO_MATRIX_CR)
+#define P_ENCP_VIDEO_RGBIN_CTRL 		CBUS_REG_ADDR(ENCP_VIDEO_RGBIN_CTRL)
+#define P_ENCP_MACV_BLANKY_VAL 		CBUS_REG_ADDR(ENCP_MACV_BLANKY_VAL)
+#define P_ENCP_MACV_MAXY_VAL 		CBUS_REG_ADDR(ENCP_MACV_MAXY_VAL)
+#define P_ENCP_MACV_1ST_PSSYNC_STRT 		CBUS_REG_ADDR(ENCP_MACV_1ST_PSSYNC_STRT)
+#define P_ENCP_MACV_PSSYNC_STRT 		CBUS_REG_ADDR(ENCP_MACV_PSSYNC_STRT)
+#define P_ENCP_MACV_AGC_STRT 		CBUS_REG_ADDR(ENCP_MACV_AGC_STRT)
+#define P_ENCP_MACV_AGC_END 		CBUS_REG_ADDR(ENCP_MACV_AGC_END)
+#define P_ENCP_MACV_WAVE_END 		CBUS_REG_ADDR(ENCP_MACV_WAVE_END)
+#define P_ENCP_MACV_STRTLINE 		CBUS_REG_ADDR(ENCP_MACV_STRTLINE)
+#define P_ENCP_MACV_ENDLINE 		CBUS_REG_ADDR(ENCP_MACV_ENDLINE)
+#define P_ENCP_MACV_TS_CNT_MAX_L 		CBUS_REG_ADDR(ENCP_MACV_TS_CNT_MAX_L)
+#define P_ENCP_MACV_TS_CNT_MAX_H 		CBUS_REG_ADDR(ENCP_MACV_TS_CNT_MAX_H)
+#define P_ENCP_MACV_TIME_DOWN 		CBUS_REG_ADDR(ENCP_MACV_TIME_DOWN)
+#define P_ENCP_MACV_TIME_LO 		CBUS_REG_ADDR(ENCP_MACV_TIME_LO)
+#define P_ENCP_MACV_TIME_UP 		CBUS_REG_ADDR(ENCP_MACV_TIME_UP)
+#define P_ENCP_MACV_TIME_RST 		CBUS_REG_ADDR(ENCP_MACV_TIME_RST)
+#define P_ENCP_VBI_CTRL 		CBUS_REG_ADDR(ENCP_VBI_CTRL)
+#define P_ENCP_VBI_SETTING 		CBUS_REG_ADDR(ENCP_VBI_SETTING)
+#define P_ENCP_VBI_BEGIN 		CBUS_REG_ADDR(ENCP_VBI_BEGIN)
+#define P_ENCP_VBI_WIDTH 		CBUS_REG_ADDR(ENCP_VBI_WIDTH)
+#define P_ENCP_VBI_HVAL 		CBUS_REG_ADDR(ENCP_VBI_HVAL)
+#define P_ENCP_VBI_DATA0 		CBUS_REG_ADDR(ENCP_VBI_DATA0)
+#define P_ENCP_VBI_DATA1 		CBUS_REG_ADDR(ENCP_VBI_DATA1)
+#define P_C656_HS_ST 		CBUS_REG_ADDR(C656_HS_ST)
+#define P_C656_HS_ED 		CBUS_REG_ADDR(C656_HS_ED)
+#define P_C656_VS_LNST_E 		CBUS_REG_ADDR(C656_VS_LNST_E)
+#define P_C656_VS_LNST_O 		CBUS_REG_ADDR(C656_VS_LNST_O)
+#define P_C656_VS_LNED_E 		CBUS_REG_ADDR(C656_VS_LNED_E)
+#define P_C656_VS_LNED_O 		CBUS_REG_ADDR(C656_VS_LNED_O)
+#define P_C656_FS_LNST 		CBUS_REG_ADDR(C656_FS_LNST)
+#define P_C656_FS_LNED 		CBUS_REG_ADDR(C656_FS_LNED)
+#define P_ENCI_VIDEO_MODE 		CBUS_REG_ADDR(ENCI_VIDEO_MODE)
+#define P_ENCI_VIDEO_MODE_ADV 		CBUS_REG_ADDR(ENCI_VIDEO_MODE_ADV)
+#define P_ENCI_VIDEO_FSC_ADJ 		CBUS_REG_ADDR(ENCI_VIDEO_FSC_ADJ)
+#define P_ENCI_VIDEO_BRIGHT 		CBUS_REG_ADDR(ENCI_VIDEO_BRIGHT)
+#define P_ENCI_VIDEO_CONT 		CBUS_REG_ADDR(ENCI_VIDEO_CONT)
+#define P_ENCI_VIDEO_SAT 		CBUS_REG_ADDR(ENCI_VIDEO_SAT)
+#define P_ENCI_VIDEO_HUE 		CBUS_REG_ADDR(ENCI_VIDEO_HUE)
+#define P_ENCI_VIDEO_SCH 		CBUS_REG_ADDR(ENCI_VIDEO_SCH)
+#define P_ENCI_SYNC_MODE 		CBUS_REG_ADDR(ENCI_SYNC_MODE)
+#define P_ENCI_SYNC_CTRL 		CBUS_REG_ADDR(ENCI_SYNC_CTRL)
+#define P_ENCI_SYNC_HSO_BEGIN 		CBUS_REG_ADDR(ENCI_SYNC_HSO_BEGIN)
+#define P_ENCI_SYNC_HSO_END 		CBUS_REG_ADDR(ENCI_SYNC_HSO_END)
+#define P_ENCI_SYNC_VSO_EVN 		CBUS_REG_ADDR(ENCI_SYNC_VSO_EVN)
+#define P_ENCI_SYNC_VSO_ODD 		CBUS_REG_ADDR(ENCI_SYNC_VSO_ODD)
+#define P_ENCI_SYNC_VSO_EVNLN 		CBUS_REG_ADDR(ENCI_SYNC_VSO_EVNLN)
+#define P_ENCI_SYNC_VSO_ODDLN 		CBUS_REG_ADDR(ENCI_SYNC_VSO_ODDLN)
+#define P_ENCI_SYNC_HOFFST 		CBUS_REG_ADDR(ENCI_SYNC_HOFFST)
+#define P_ENCI_SYNC_VOFFST 		CBUS_REG_ADDR(ENCI_SYNC_VOFFST)
+#define P_ENCI_SYNC_ADJ 		CBUS_REG_ADDR(ENCI_SYNC_ADJ)
+#define P_ENCI_RGB_SETTING 		CBUS_REG_ADDR(ENCI_RGB_SETTING)
+#define P_ENCI_DE_H_BEGIN 		CBUS_REG_ADDR(ENCI_DE_H_BEGIN)
+#define P_ENCI_DE_H_END 		CBUS_REG_ADDR(ENCI_DE_H_END)
+#define P_ENCI_DE_V_BEGIN_EVEN 		CBUS_REG_ADDR(ENCI_DE_V_BEGIN_EVEN)
+#define P_ENCI_DE_V_END_EVEN 		CBUS_REG_ADDR(ENCI_DE_V_END_EVEN)
+#define P_ENCI_DE_V_BEGIN_ODD 		CBUS_REG_ADDR(ENCI_DE_V_BEGIN_ODD)
+#define P_ENCI_DE_V_END_ODD 		CBUS_REG_ADDR(ENCI_DE_V_END_ODD)
+#define P_ENCI_VBI_SETTING 		CBUS_REG_ADDR(ENCI_VBI_SETTING)
+#define P_ENCI_VBI_CCDT_EVN 		CBUS_REG_ADDR(ENCI_VBI_CCDT_EVN)
+#define P_ENCI_VBI_CCDT_ODD 		CBUS_REG_ADDR(ENCI_VBI_CCDT_ODD)
+#define P_ENCI_VBI_CC525_LN 		CBUS_REG_ADDR(ENCI_VBI_CC525_LN)
+#define P_ENCI_VBI_CC625_LN 		CBUS_REG_ADDR(ENCI_VBI_CC625_LN)
+#define P_ENCI_VBI_WSSDT 		CBUS_REG_ADDR(ENCI_VBI_WSSDT)
+#define P_ENCI_VBI_WSS_LN 		CBUS_REG_ADDR(ENCI_VBI_WSS_LN)
+#define P_ENCI_VBI_CGMSDT_L 		CBUS_REG_ADDR(ENCI_VBI_CGMSDT_L)
+#define P_ENCI_VBI_CGMSDT_H 		CBUS_REG_ADDR(ENCI_VBI_CGMSDT_H)
+#define P_ENCI_VBI_CGMS_LN 		CBUS_REG_ADDR(ENCI_VBI_CGMS_LN)
+#define P_ENCI_VBI_TTX_HTIME 		CBUS_REG_ADDR(ENCI_VBI_TTX_HTIME)
+#define P_ENCI_VBI_TTX_LN 		CBUS_REG_ADDR(ENCI_VBI_TTX_LN)
+#define P_ENCI_VBI_TTXDT0 		CBUS_REG_ADDR(ENCI_VBI_TTXDT0)
+#define P_ENCI_VBI_TTXDT1 		CBUS_REG_ADDR(ENCI_VBI_TTXDT1)
+#define P_ENCI_VBI_TTXDT2 		CBUS_REG_ADDR(ENCI_VBI_TTXDT2)
+#define P_ENCI_VBI_TTXDT3 		CBUS_REG_ADDR(ENCI_VBI_TTXDT3)
+#define P_ENCI_MACV_N0 		CBUS_REG_ADDR(ENCI_MACV_N0)
+#define P_ENCI_MACV_N1 		CBUS_REG_ADDR(ENCI_MACV_N1)
+#define P_ENCI_MACV_N2 		CBUS_REG_ADDR(ENCI_MACV_N2)
+#define P_ENCI_MACV_N3 		CBUS_REG_ADDR(ENCI_MACV_N3)
+#define P_ENCI_MACV_N4 		CBUS_REG_ADDR(ENCI_MACV_N4)
+#define P_ENCI_MACV_N5 		CBUS_REG_ADDR(ENCI_MACV_N5)
+#define P_ENCI_MACV_N6 		CBUS_REG_ADDR(ENCI_MACV_N6)
+#define P_ENCI_MACV_N7 		CBUS_REG_ADDR(ENCI_MACV_N7)
+#define P_ENCI_MACV_N8 		CBUS_REG_ADDR(ENCI_MACV_N8)
+#define P_ENCI_MACV_N9 		CBUS_REG_ADDR(ENCI_MACV_N9)
+#define P_ENCI_MACV_N10 		CBUS_REG_ADDR(ENCI_MACV_N10)
+#define P_ENCI_MACV_N11 		CBUS_REG_ADDR(ENCI_MACV_N11)
+#define P_ENCI_MACV_N12 		CBUS_REG_ADDR(ENCI_MACV_N12)
+#define P_ENCI_MACV_N13 		CBUS_REG_ADDR(ENCI_MACV_N13)
+#define P_ENCI_MACV_N14 		CBUS_REG_ADDR(ENCI_MACV_N14)
+#define P_ENCI_MACV_N15 		CBUS_REG_ADDR(ENCI_MACV_N15)
+#define P_ENCI_MACV_N16 		CBUS_REG_ADDR(ENCI_MACV_N16)
+#define P_ENCI_MACV_N17 		CBUS_REG_ADDR(ENCI_MACV_N17)
+#define P_ENCI_MACV_N18 		CBUS_REG_ADDR(ENCI_MACV_N18)
+#define P_ENCI_MACV_N19 		CBUS_REG_ADDR(ENCI_MACV_N19)
+#define P_ENCI_MACV_N20 		CBUS_REG_ADDR(ENCI_MACV_N20)
+#define P_ENCI_MACV_N21 		CBUS_REG_ADDR(ENCI_MACV_N21)
+#define P_ENCI_MACV_N22 		CBUS_REG_ADDR(ENCI_MACV_N22)
+#define P_ENCI_DBG_PX_RST 		CBUS_REG_ADDR(ENCI_DBG_PX_RST)
+#define P_ENCI_DBG_FLDLN_RST 		CBUS_REG_ADDR(ENCI_DBG_FLDLN_RST)
+#define P_ENCI_DBG_PX_INT 		CBUS_REG_ADDR(ENCI_DBG_PX_INT)
+#define P_ENCI_DBG_FLDLN_INT 		CBUS_REG_ADDR(ENCI_DBG_FLDLN_INT)
+#define P_ENCI_DBG_MAXPX 		CBUS_REG_ADDR(ENCI_DBG_MAXPX)
+#define P_ENCI_DBG_MAXLN 		CBUS_REG_ADDR(ENCI_DBG_MAXLN)
+#define P_ENCI_MACV_MAX_AMP 		CBUS_REG_ADDR(ENCI_MACV_MAX_AMP)
+#define P_ENCI_MACV_PULSE_LO 		CBUS_REG_ADDR(ENCI_MACV_PULSE_LO)
+#define P_ENCI_MACV_PULSE_HI 		CBUS_REG_ADDR(ENCI_MACV_PULSE_HI)
+#define P_ENCI_MACV_BKP_MAX 		CBUS_REG_ADDR(ENCI_MACV_BKP_MAX)
+#define P_ENCI_CFILT_CTRL 		CBUS_REG_ADDR(ENCI_CFILT_CTRL)
+#define P_ENCI_CFILT7 		CBUS_REG_ADDR(ENCI_CFILT7)
+#define P_ENCI_YC_DELAY 		CBUS_REG_ADDR(ENCI_YC_DELAY)
+#define P_ENCI_VIDEO_EN 		CBUS_REG_ADDR(ENCI_VIDEO_EN)
+#define P_ENCI_DVI_HSO_BEGIN 		CBUS_REG_ADDR(ENCI_DVI_HSO_BEGIN)
+#define P_ENCI_DVI_HSO_END 		CBUS_REG_ADDR(ENCI_DVI_HSO_END)
+#define P_ENCI_DVI_VSO_BLINE_EVN 		CBUS_REG_ADDR(ENCI_DVI_VSO_BLINE_EVN)
+#define P_ENCI_DVI_VSO_BLINE_ODD 		CBUS_REG_ADDR(ENCI_DVI_VSO_BLINE_ODD)
+#define P_ENCI_DVI_VSO_ELINE_EVN 		CBUS_REG_ADDR(ENCI_DVI_VSO_ELINE_EVN)
+#define P_ENCI_DVI_VSO_ELINE_ODD 		CBUS_REG_ADDR(ENCI_DVI_VSO_ELINE_ODD)
+#define P_ENCI_DVI_VSO_BEGIN_EVN 		CBUS_REG_ADDR(ENCI_DVI_VSO_BEGIN_EVN)
+#define P_ENCI_DVI_VSO_BEGIN_ODD 		CBUS_REG_ADDR(ENCI_DVI_VSO_BEGIN_ODD)
+#define P_ENCI_DVI_VSO_END_EVN 		CBUS_REG_ADDR(ENCI_DVI_VSO_END_EVN)
+#define P_ENCI_DVI_VSO_END_ODD 		CBUS_REG_ADDR(ENCI_DVI_VSO_END_ODD)
+#define P_ENCI_CFILT_CTRL2 		CBUS_REG_ADDR(ENCI_CFILT_CTRL2)
+#define P_ENCI_DACSEL_0 		CBUS_REG_ADDR(ENCI_DACSEL_0)
+#define P_ENCI_DACSEL_1 		CBUS_REG_ADDR(ENCI_DACSEL_1)
+#define P_ENCP_DACSEL_0 		CBUS_REG_ADDR(ENCP_DACSEL_0)
+#define P_ENCP_DACSEL_1 		CBUS_REG_ADDR(ENCP_DACSEL_1)
+#define P_ENCP_MAX_LINE_SWITCH_POINT 		CBUS_REG_ADDR(ENCP_MAX_LINE_SWITCH_POINT)
+#define P_ENCI_TST_EN 		CBUS_REG_ADDR(ENCI_TST_EN)
+#define P_ENCI_TST_MDSEL 		CBUS_REG_ADDR(ENCI_TST_MDSEL)
+#define P_ENCI_TST_Y 		CBUS_REG_ADDR(ENCI_TST_Y)
+#define P_ENCI_TST_CB 		CBUS_REG_ADDR(ENCI_TST_CB)
+#define P_ENCI_TST_CR 		CBUS_REG_ADDR(ENCI_TST_CR)
+#define P_ENCI_TST_CLRBAR_STRT 		CBUS_REG_ADDR(ENCI_TST_CLRBAR_STRT)
+#define P_ENCI_TST_CLRBAR_WIDTH 		CBUS_REG_ADDR(ENCI_TST_CLRBAR_WIDTH)
+#define P_ENCI_TST_VDCNT_STSET 		CBUS_REG_ADDR(ENCI_TST_VDCNT_STSET)
+#define P_ENCI_VFIFO2VD_CTL 		CBUS_REG_ADDR(ENCI_VFIFO2VD_CTL)
+#define P_ENCI_VFIFO2VD_PIXEL_START 		CBUS_REG_ADDR(ENCI_VFIFO2VD_PIXEL_START)
+#define P_ENCI_VFIFO2VD_PIXEL_END 		CBUS_REG_ADDR(ENCI_VFIFO2VD_PIXEL_END)
+#define P_ENCI_VFIFO2VD_LINE_TOP_START 		CBUS_REG_ADDR(ENCI_VFIFO2VD_LINE_TOP_START)
+#define P_ENCI_VFIFO2VD_LINE_TOP_END 		CBUS_REG_ADDR(ENCI_VFIFO2VD_LINE_TOP_END)
+#define P_ENCI_VFIFO2VD_LINE_BOT_START 		CBUS_REG_ADDR(ENCI_VFIFO2VD_LINE_BOT_START)
+#define P_ENCI_VFIFO2VD_LINE_BOT_END 		CBUS_REG_ADDR(ENCI_VFIFO2VD_LINE_BOT_END)
+#define P_ENCI_VFIFO2VD_CTL2 		CBUS_REG_ADDR(ENCI_VFIFO2VD_CTL2)
+#define P_ENCT_VFIFO2VD_CTL 		CBUS_REG_ADDR(ENCT_VFIFO2VD_CTL)
+#define P_ENCT_VFIFO2VD_PIXEL_START 		CBUS_REG_ADDR(ENCT_VFIFO2VD_PIXEL_START)
+#define P_ENCT_VFIFO2VD_PIXEL_END 		CBUS_REG_ADDR(ENCT_VFIFO2VD_PIXEL_END)
+#define P_ENCT_VFIFO2VD_LINE_TOP_START 		CBUS_REG_ADDR(ENCT_VFIFO2VD_LINE_TOP_START)
+#define P_ENCT_VFIFO2VD_LINE_TOP_END 		CBUS_REG_ADDR(ENCT_VFIFO2VD_LINE_TOP_END)
+#define P_ENCT_VFIFO2VD_LINE_BOT_START 		CBUS_REG_ADDR(ENCT_VFIFO2VD_LINE_BOT_START)
+#define P_ENCT_VFIFO2VD_LINE_BOT_END 		CBUS_REG_ADDR(ENCT_VFIFO2VD_LINE_BOT_END)
+#define P_ENCT_VFIFO2VD_CTL2 		CBUS_REG_ADDR(ENCT_VFIFO2VD_CTL2)
+#define P_ENCT_TST_EN 		CBUS_REG_ADDR(ENCT_TST_EN)
+#define P_ENCT_TST_MDSEL 		CBUS_REG_ADDR(ENCT_TST_MDSEL)
+#define P_ENCT_TST_Y 		CBUS_REG_ADDR(ENCT_TST_Y)
+#define P_ENCT_TST_CB 		CBUS_REG_ADDR(ENCT_TST_CB)
+#define P_ENCT_TST_CR 		CBUS_REG_ADDR(ENCT_TST_CR)
+#define P_ENCT_TST_CLRBAR_STRT 		CBUS_REG_ADDR(ENCT_TST_CLRBAR_STRT)
+#define P_ENCT_TST_CLRBAR_WIDTH 		CBUS_REG_ADDR(ENCT_TST_CLRBAR_WIDTH)
+#define P_ENCT_TST_VDCNT_STSET 		CBUS_REG_ADDR(ENCT_TST_VDCNT_STSET)
+#define P_ENCP_DVI_HSO_BEGIN 		CBUS_REG_ADDR(ENCP_DVI_HSO_BEGIN)
+#define P_ENCP_DVI_HSO_END 		CBUS_REG_ADDR(ENCP_DVI_HSO_END)
+#define P_ENCP_DVI_VSO_BLINE_EVN 		CBUS_REG_ADDR(ENCP_DVI_VSO_BLINE_EVN)
+#define P_ENCP_DVI_VSO_BLINE_ODD 		CBUS_REG_ADDR(ENCP_DVI_VSO_BLINE_ODD)
+#define P_ENCP_DVI_VSO_ELINE_EVN 		CBUS_REG_ADDR(ENCP_DVI_VSO_ELINE_EVN)
+#define P_ENCP_DVI_VSO_ELINE_ODD 		CBUS_REG_ADDR(ENCP_DVI_VSO_ELINE_ODD)
+#define P_ENCP_DVI_VSO_BEGIN_EVN 		CBUS_REG_ADDR(ENCP_DVI_VSO_BEGIN_EVN)
+#define P_ENCP_DVI_VSO_BEGIN_ODD 		CBUS_REG_ADDR(ENCP_DVI_VSO_BEGIN_ODD)
+#define P_ENCP_DVI_VSO_END_EVN 		CBUS_REG_ADDR(ENCP_DVI_VSO_END_EVN)
+#define P_ENCP_DVI_VSO_END_ODD 		CBUS_REG_ADDR(ENCP_DVI_VSO_END_ODD)
+#define P_ENCP_DE_H_BEGIN 		CBUS_REG_ADDR(ENCP_DE_H_BEGIN)
+#define P_ENCP_DE_H_END 		CBUS_REG_ADDR(ENCP_DE_H_END)
+#define P_ENCP_DE_V_BEGIN_EVEN 		CBUS_REG_ADDR(ENCP_DE_V_BEGIN_EVEN)
+#define P_ENCP_DE_V_END_EVEN 		CBUS_REG_ADDR(ENCP_DE_V_END_EVEN)
+#define P_ENCP_DE_V_BEGIN_ODD 		CBUS_REG_ADDR(ENCP_DE_V_BEGIN_ODD)
+#define P_ENCP_DE_V_END_ODD 		CBUS_REG_ADDR(ENCP_DE_V_END_ODD)
+#define P_ENCI_SYNC_LINE_LENGTH 		CBUS_REG_ADDR(ENCI_SYNC_LINE_LENGTH)
+#define P_ENCI_SYNC_PIXEL_EN 		CBUS_REG_ADDR(ENCI_SYNC_PIXEL_EN)
+#define P_ENCI_SYNC_TO_LINE_EN 		CBUS_REG_ADDR(ENCI_SYNC_TO_LINE_EN)
+#define P_ENCI_SYNC_TO_PIXEL 		CBUS_REG_ADDR(ENCI_SYNC_TO_PIXEL)
+#define P_ENCP_SYNC_LINE_LENGTH 		CBUS_REG_ADDR(ENCP_SYNC_LINE_LENGTH)
+#define P_ENCP_SYNC_PIXEL_EN 		CBUS_REG_ADDR(ENCP_SYNC_PIXEL_EN)
+#define P_ENCP_SYNC_TO_LINE_EN 		CBUS_REG_ADDR(ENCP_SYNC_TO_LINE_EN)
+#define P_ENCP_SYNC_TO_PIXEL 		CBUS_REG_ADDR(ENCP_SYNC_TO_PIXEL)
+#define P_ENCT_SYNC_LINE_LENGTH 		CBUS_REG_ADDR(ENCT_SYNC_LINE_LENGTH)
+#define P_ENCT_SYNC_PIXEL_EN 		CBUS_REG_ADDR(ENCT_SYNC_PIXEL_EN)
+#define P_ENCT_SYNC_TO_LINE_EN 		CBUS_REG_ADDR(ENCT_SYNC_TO_LINE_EN)
+#define P_ENCT_SYNC_TO_PIXEL 		CBUS_REG_ADDR(ENCT_SYNC_TO_PIXEL)
+#define P_ENCL_SYNC_LINE_LENGTH 		CBUS_REG_ADDR(ENCL_SYNC_LINE_LENGTH)
+#define P_ENCL_SYNC_PIXEL_EN 		CBUS_REG_ADDR(ENCL_SYNC_PIXEL_EN)
+#define P_ENCL_SYNC_TO_LINE_EN 		CBUS_REG_ADDR(ENCL_SYNC_TO_LINE_EN)
+#define P_ENCL_SYNC_TO_PIXEL 		CBUS_REG_ADDR(ENCL_SYNC_TO_PIXEL)
+#define P_ENCP_VFIFO2VD_CTL2 		CBUS_REG_ADDR(ENCP_VFIFO2VD_CTL2)
+#define P_VENC_DVI_SETTING_MORE 		CBUS_REG_ADDR(VENC_DVI_SETTING_MORE)
+#define P_VENC_VDAC_DAC4_FILT_CTRL0 		CBUS_REG_ADDR(VENC_VDAC_DAC4_FILT_CTRL0)
+#define P_VENC_VDAC_DAC4_FILT_CTRL1 		CBUS_REG_ADDR(VENC_VDAC_DAC4_FILT_CTRL1)
+#define P_VENC_VDAC_DAC5_FILT_CTRL0 		CBUS_REG_ADDR(VENC_VDAC_DAC5_FILT_CTRL0)
+#define P_VENC_VDAC_DAC5_FILT_CTRL1 		CBUS_REG_ADDR(VENC_VDAC_DAC5_FILT_CTRL1)
+#define P_VENC_VDAC_DAC0_FILT_CTRL0 		CBUS_REG_ADDR(VENC_VDAC_DAC0_FILT_CTRL0)
+#define P_VENC_VDAC_DAC0_FILT_CTRL1 		CBUS_REG_ADDR(VENC_VDAC_DAC0_FILT_CTRL1)
+#define P_VENC_VDAC_DAC1_FILT_CTRL0 		CBUS_REG_ADDR(VENC_VDAC_DAC1_FILT_CTRL0)
+#define P_VENC_VDAC_DAC1_FILT_CTRL1 		CBUS_REG_ADDR(VENC_VDAC_DAC1_FILT_CTRL1)
+#define P_VENC_VDAC_DAC2_FILT_CTRL0 		CBUS_REG_ADDR(VENC_VDAC_DAC2_FILT_CTRL0)
+#define P_VENC_VDAC_DAC2_FILT_CTRL1 		CBUS_REG_ADDR(VENC_VDAC_DAC2_FILT_CTRL1)
+#define P_VENC_VDAC_DAC3_FILT_CTRL0 		CBUS_REG_ADDR(VENC_VDAC_DAC3_FILT_CTRL0)
+#define P_VENC_VDAC_DAC3_FILT_CTRL1 		CBUS_REG_ADDR(VENC_VDAC_DAC3_FILT_CTRL1)
+#define P_ENCT_VIDEO_EN 		CBUS_REG_ADDR(ENCT_VIDEO_EN)
+#define P_ENCT_VIDEO_Y_SCL 		CBUS_REG_ADDR(ENCT_VIDEO_Y_SCL)
+#define P_ENCT_VIDEO_PB_SCL 		CBUS_REG_ADDR(ENCT_VIDEO_PB_SCL)
+#define P_ENCT_VIDEO_PR_SCL 		CBUS_REG_ADDR(ENCT_VIDEO_PR_SCL)
+#define P_ENCT_VIDEO_Y_OFFST 		CBUS_REG_ADDR(ENCT_VIDEO_Y_OFFST)
+#define P_ENCT_VIDEO_PB_OFFST 		CBUS_REG_ADDR(ENCT_VIDEO_PB_OFFST)
+#define P_ENCT_VIDEO_PR_OFFST 		CBUS_REG_ADDR(ENCT_VIDEO_PR_OFFST)
+#define P_ENCT_VIDEO_MODE 		CBUS_REG_ADDR(ENCT_VIDEO_MODE)
+#define P_ENCT_VIDEO_MODE_ADV 		CBUS_REG_ADDR(ENCT_VIDEO_MODE_ADV)
+#define P_ENCT_DBG_PX_RST 		CBUS_REG_ADDR(ENCT_DBG_PX_RST)
+#define P_ENCT_DBG_LN_RST 		CBUS_REG_ADDR(ENCT_DBG_LN_RST)
+#define P_ENCT_DBG_PX_INT 		CBUS_REG_ADDR(ENCT_DBG_PX_INT)
+#define P_ENCT_DBG_LN_INT 		CBUS_REG_ADDR(ENCT_DBG_LN_INT)
+#define P_ENCT_VIDEO_YFP1_HTIME 		CBUS_REG_ADDR(ENCT_VIDEO_YFP1_HTIME)
+#define P_ENCT_VIDEO_YFP2_HTIME 		CBUS_REG_ADDR(ENCT_VIDEO_YFP2_HTIME)
+#define P_ENCT_VIDEO_YC_DLY 		CBUS_REG_ADDR(ENCT_VIDEO_YC_DLY)
+#define P_ENCT_VIDEO_MAX_PXCNT 		CBUS_REG_ADDR(ENCT_VIDEO_MAX_PXCNT)
+#define P_ENCT_VIDEO_HAVON_END 		CBUS_REG_ADDR(ENCT_VIDEO_HAVON_END)
+#define P_ENCT_VIDEO_HAVON_BEGIN 		CBUS_REG_ADDR(ENCT_VIDEO_HAVON_BEGIN)
+#define P_ENCT_VIDEO_VAVON_ELINE 		CBUS_REG_ADDR(ENCT_VIDEO_VAVON_ELINE)
+#define P_ENCT_VIDEO_VAVON_BLINE 		CBUS_REG_ADDR(ENCT_VIDEO_VAVON_BLINE)
+#define P_ENCT_VIDEO_HSO_BEGIN 		CBUS_REG_ADDR(ENCT_VIDEO_HSO_BEGIN)
+#define P_ENCT_VIDEO_HSO_END 		CBUS_REG_ADDR(ENCT_VIDEO_HSO_END)
+#define P_ENCT_VIDEO_VSO_BEGIN 		CBUS_REG_ADDR(ENCT_VIDEO_VSO_BEGIN)
+#define P_ENCT_VIDEO_VSO_END 		CBUS_REG_ADDR(ENCT_VIDEO_VSO_END)
+#define P_ENCT_VIDEO_VSO_BLINE 		CBUS_REG_ADDR(ENCT_VIDEO_VSO_BLINE)
+#define P_ENCT_VIDEO_VSO_ELINE 		CBUS_REG_ADDR(ENCT_VIDEO_VSO_ELINE)
+#define P_ENCT_VIDEO_MAX_LNCNT 		CBUS_REG_ADDR(ENCT_VIDEO_MAX_LNCNT)
+#define P_ENCT_VIDEO_BLANKY_VAL 		CBUS_REG_ADDR(ENCT_VIDEO_BLANKY_VAL)
+#define P_ENCT_VIDEO_BLANKPB_VAL 		CBUS_REG_ADDR(ENCT_VIDEO_BLANKPB_VAL)
+#define P_ENCT_VIDEO_BLANKPR_VAL 		CBUS_REG_ADDR(ENCT_VIDEO_BLANKPR_VAL)
+#define P_ENCT_VIDEO_HOFFST 		CBUS_REG_ADDR(ENCT_VIDEO_HOFFST)
+#define P_ENCT_VIDEO_VOFFST 		CBUS_REG_ADDR(ENCT_VIDEO_VOFFST)
+#define P_ENCT_VIDEO_RGB_CTRL 		CBUS_REG_ADDR(ENCT_VIDEO_RGB_CTRL)
+#define P_ENCT_VIDEO_FILT_CTRL 		CBUS_REG_ADDR(ENCT_VIDEO_FILT_CTRL)
+#define P_ENCT_VIDEO_OFLD_VPEQ_OFST 		CBUS_REG_ADDR(ENCT_VIDEO_OFLD_VPEQ_OFST)
+#define P_ENCT_VIDEO_OFLD_VOAV_OFST 		CBUS_REG_ADDR(ENCT_VIDEO_OFLD_VOAV_OFST)
+#define P_ENCT_VIDEO_MATRIX_CB 		CBUS_REG_ADDR(ENCT_VIDEO_MATRIX_CB)
+#define P_ENCT_VIDEO_MATRIX_CR 		CBUS_REG_ADDR(ENCT_VIDEO_MATRIX_CR)
+#define P_ENCT_VIDEO_RGBIN_CTRL 		CBUS_REG_ADDR(ENCT_VIDEO_RGBIN_CTRL)
+#define P_ENCT_MAX_LINE_SWITCH_POINT 		CBUS_REG_ADDR(ENCT_MAX_LINE_SWITCH_POINT)
+#define P_ENCT_DACSEL_0 		CBUS_REG_ADDR(ENCT_DACSEL_0)
+#define P_ENCT_DACSEL_1 		CBUS_REG_ADDR(ENCT_DACSEL_1)
+#define P_ENCL_VFIFO2VD_CTL 		CBUS_REG_ADDR(ENCL_VFIFO2VD_CTL)
+#define P_ENCL_VFIFO2VD_PIXEL_START 		CBUS_REG_ADDR(ENCL_VFIFO2VD_PIXEL_START)
+#define P_ENCL_VFIFO2VD_PIXEL_END 		CBUS_REG_ADDR(ENCL_VFIFO2VD_PIXEL_END)
+#define P_ENCL_VFIFO2VD_LINE_TOP_START 		CBUS_REG_ADDR(ENCL_VFIFO2VD_LINE_TOP_START)
+#define P_ENCL_VFIFO2VD_LINE_TOP_END 		CBUS_REG_ADDR(ENCL_VFIFO2VD_LINE_TOP_END)
+#define P_ENCL_VFIFO2VD_LINE_BOT_START 		CBUS_REG_ADDR(ENCL_VFIFO2VD_LINE_BOT_START)
+#define P_ENCL_VFIFO2VD_LINE_BOT_END 		CBUS_REG_ADDR(ENCL_VFIFO2VD_LINE_BOT_END)
+#define P_ENCL_VFIFO2VD_CTL2 		CBUS_REG_ADDR(ENCL_VFIFO2VD_CTL2)
+#define P_ENCL_TST_EN 		CBUS_REG_ADDR(ENCL_TST_EN)
+#define P_ENCL_TST_MDSEL 		CBUS_REG_ADDR(ENCL_TST_MDSEL)
+#define P_ENCL_TST_Y 		CBUS_REG_ADDR(ENCL_TST_Y)
+#define P_ENCL_TST_CB 		CBUS_REG_ADDR(ENCL_TST_CB)
+#define P_ENCL_TST_CR 		CBUS_REG_ADDR(ENCL_TST_CR)
+#define P_ENCL_TST_CLRBAR_STRT 		CBUS_REG_ADDR(ENCL_TST_CLRBAR_STRT)
+#define P_ENCL_TST_CLRBAR_WIDTH 		CBUS_REG_ADDR(ENCL_TST_CLRBAR_WIDTH)
+#define P_ENCL_TST_VDCNT_STSET 		CBUS_REG_ADDR(ENCL_TST_VDCNT_STSET)
+#define P_ENCL_VIDEO_EN 		CBUS_REG_ADDR(ENCL_VIDEO_EN)
+#define P_ENCL_VIDEO_Y_SCL 		CBUS_REG_ADDR(ENCL_VIDEO_Y_SCL)
+#define P_ENCL_VIDEO_PB_SCL 		CBUS_REG_ADDR(ENCL_VIDEO_PB_SCL)
+#define P_ENCL_VIDEO_PR_SCL 		CBUS_REG_ADDR(ENCL_VIDEO_PR_SCL)
+#define P_ENCL_VIDEO_Y_OFFST 		CBUS_REG_ADDR(ENCL_VIDEO_Y_OFFST)
+#define P_ENCL_VIDEO_PB_OFFST 		CBUS_REG_ADDR(ENCL_VIDEO_PB_OFFST)
+#define P_ENCL_VIDEO_PR_OFFST 		CBUS_REG_ADDR(ENCL_VIDEO_PR_OFFST)
+#define P_ENCL_VIDEO_MODE 		CBUS_REG_ADDR(ENCL_VIDEO_MODE)
+#define P_ENCL_VIDEO_MODE_ADV 		CBUS_REG_ADDR(ENCL_VIDEO_MODE_ADV)
+#define P_ENCL_DBG_PX_RST 		CBUS_REG_ADDR(ENCL_DBG_PX_RST)
+#define P_ENCL_DBG_LN_RST 		CBUS_REG_ADDR(ENCL_DBG_LN_RST)
+#define P_ENCL_DBG_PX_INT 		CBUS_REG_ADDR(ENCL_DBG_PX_INT)
+#define P_ENCL_DBG_LN_INT 		CBUS_REG_ADDR(ENCL_DBG_LN_INT)
+#define P_ENCL_VIDEO_YFP1_HTIME 		CBUS_REG_ADDR(ENCL_VIDEO_YFP1_HTIME)
+#define P_ENCL_VIDEO_YFP2_HTIME 		CBUS_REG_ADDR(ENCL_VIDEO_YFP2_HTIME)
+#define P_ENCL_VIDEO_YC_DLY 		CBUS_REG_ADDR(ENCL_VIDEO_YC_DLY)
+#define P_ENCL_VIDEO_MAX_PXCNT 		CBUS_REG_ADDR(ENCL_VIDEO_MAX_PXCNT)
+#define P_ENCL_VIDEO_HAVON_END 		CBUS_REG_ADDR(ENCL_VIDEO_HAVON_END)
+#define P_ENCL_VIDEO_HAVON_BEGIN 		CBUS_REG_ADDR(ENCL_VIDEO_HAVON_BEGIN)
+#define P_ENCL_VIDEO_VAVON_ELINE 		CBUS_REG_ADDR(ENCL_VIDEO_VAVON_ELINE)
+#define P_ENCL_VIDEO_VAVON_BLINE 		CBUS_REG_ADDR(ENCL_VIDEO_VAVON_BLINE)
+#define P_ENCL_VIDEO_HSO_BEGIN 		CBUS_REG_ADDR(ENCL_VIDEO_HSO_BEGIN)
+#define P_ENCL_VIDEO_HSO_END 		CBUS_REG_ADDR(ENCL_VIDEO_HSO_END)
+#define P_ENCL_VIDEO_VSO_BEGIN 		CBUS_REG_ADDR(ENCL_VIDEO_VSO_BEGIN)
+#define P_ENCL_VIDEO_VSO_END 		CBUS_REG_ADDR(ENCL_VIDEO_VSO_END)
+#define P_ENCL_VIDEO_VSO_BLINE 		CBUS_REG_ADDR(ENCL_VIDEO_VSO_BLINE)
+#define P_ENCL_VIDEO_VSO_ELINE 		CBUS_REG_ADDR(ENCL_VIDEO_VSO_ELINE)
+#define P_ENCL_VIDEO_MAX_LNCNT 		CBUS_REG_ADDR(ENCL_VIDEO_MAX_LNCNT)
+#define P_ENCL_VIDEO_BLANKY_VAL 		CBUS_REG_ADDR(ENCL_VIDEO_BLANKY_VAL)
+#define P_ENCL_VIDEO_BLANKPB_VAL 		CBUS_REG_ADDR(ENCL_VIDEO_BLANKPB_VAL)
+#define P_ENCL_VIDEO_BLANKPR_VAL 		CBUS_REG_ADDR(ENCL_VIDEO_BLANKPR_VAL)
+#define P_ENCL_VIDEO_HOFFST 		CBUS_REG_ADDR(ENCL_VIDEO_HOFFST)
+#define P_ENCL_VIDEO_VOFFST 		CBUS_REG_ADDR(ENCL_VIDEO_VOFFST)
+#define P_ENCL_VIDEO_RGB_CTRL 		CBUS_REG_ADDR(ENCL_VIDEO_RGB_CTRL)
+#define P_ENCL_VIDEO_FILT_CTRL 		CBUS_REG_ADDR(ENCL_VIDEO_FILT_CTRL)
+#define P_ENCL_VIDEO_OFLD_VPEQ_OFST 		CBUS_REG_ADDR(ENCL_VIDEO_OFLD_VPEQ_OFST)
+#define P_ENCL_VIDEO_OFLD_VOAV_OFST 		CBUS_REG_ADDR(ENCL_VIDEO_OFLD_VOAV_OFST)
+#define P_ENCL_VIDEO_MATRIX_CB 		CBUS_REG_ADDR(ENCL_VIDEO_MATRIX_CB)
+#define P_ENCL_VIDEO_MATRIX_CR 		CBUS_REG_ADDR(ENCL_VIDEO_MATRIX_CR)
+#define P_ENCL_VIDEO_RGBIN_CTRL 		CBUS_REG_ADDR(ENCL_VIDEO_RGBIN_CTRL)
+#define P_ENCL_MAX_LINE_SWITCH_POINT 		CBUS_REG_ADDR(ENCL_MAX_LINE_SWITCH_POINT)
+#define P_ENCL_DACSEL_0 		CBUS_REG_ADDR(ENCL_DACSEL_0)
+#define P_ENCL_DACSEL_1 		CBUS_REG_ADDR(ENCL_DACSEL_1)
+#define P_RDMA_AHB_START_ADDR_MAN 		CBUS_REG_ADDR(RDMA_AHB_START_ADDR_MAN)
+#define P_RDMA_AHB_END_ADDR_MAN 		CBUS_REG_ADDR(RDMA_AHB_END_ADDR_MAN)
+#define P_RDMA_AHB_START_ADDR_1 		CBUS_REG_ADDR(RDMA_AHB_START_ADDR_1)
+#define P_RDMA_AHB_END_ADDR_1 		CBUS_REG_ADDR(RDMA_AHB_END_ADDR_1)
+#define P_RDMA_AHB_START_ADDR_2 		CBUS_REG_ADDR(RDMA_AHB_START_ADDR_2)
+#define P_RDMA_AHB_END_ADDR_2 		CBUS_REG_ADDR(RDMA_AHB_END_ADDR_2)
+#define P_RDMA_AHB_START_ADDR_3 		CBUS_REG_ADDR(RDMA_AHB_START_ADDR_3)
+#define P_RDMA_AHB_END_ADDR_3 		CBUS_REG_ADDR(RDMA_AHB_END_ADDR_3)
+#define P_RDMA_ACCESS_AUTO 		CBUS_REG_ADDR(RDMA_ACCESS_AUTO)
+#define P_RDMA_ACCESS_MAN 		CBUS_REG_ADDR(RDMA_ACCESS_MAN)
+#define P_RDMA_CTRL 		CBUS_REG_ADDR(RDMA_CTRL)
+#define P_RDMA_STATUS 		CBUS_REG_ADDR(RDMA_STATUS)
+#define P_L_GAMMA_CNTL_PORT 		CBUS_REG_ADDR(L_GAMMA_CNTL_PORT)
+#define P_L_GAMMA_DATA_PORT 		CBUS_REG_ADDR(L_GAMMA_DATA_PORT)
+#define P_L_GAMMA_ADDR_PORT 		CBUS_REG_ADDR(L_GAMMA_ADDR_PORT)
+#define P_L_GAMMA_VCOM_HSWITCH_ADDR 		CBUS_REG_ADDR(L_GAMMA_VCOM_HSWITCH_ADDR)
+#define P_L_RGB_BASE_ADDR 		CBUS_REG_ADDR(L_RGB_BASE_ADDR)
+#define P_L_RGB_COEFF_ADDR 		CBUS_REG_ADDR(L_RGB_COEFF_ADDR)
+#define P_L_POL_CNTL_ADDR 		CBUS_REG_ADDR(L_POL_CNTL_ADDR)
+#define P_L_DITH_CNTL_ADDR 		CBUS_REG_ADDR(L_DITH_CNTL_ADDR)
+#define P_L_STH1_HS_ADDR 		CBUS_REG_ADDR(L_STH1_HS_ADDR)
+#define P_L_STH1_HE_ADDR 		CBUS_REG_ADDR(L_STH1_HE_ADDR)
+#define P_L_STH1_VS_ADDR 		CBUS_REG_ADDR(L_STH1_VS_ADDR)
+#define P_L_STH1_VE_ADDR 		CBUS_REG_ADDR(L_STH1_VE_ADDR)
+#define P_L_STH2_HS_ADDR 		CBUS_REG_ADDR(L_STH2_HS_ADDR)
+#define P_L_STH2_HE_ADDR 		CBUS_REG_ADDR(L_STH2_HE_ADDR)
+#define P_L_STH2_VS_ADDR 		CBUS_REG_ADDR(L_STH2_VS_ADDR)
+#define P_L_STH2_VE_ADDR 		CBUS_REG_ADDR(L_STH2_VE_ADDR)
+#define P_L_OEH_HS_ADDR 		CBUS_REG_ADDR(L_OEH_HS_ADDR)
+#define P_L_OEH_HE_ADDR 		CBUS_REG_ADDR(L_OEH_HE_ADDR)
+#define P_L_OEH_VS_ADDR 		CBUS_REG_ADDR(L_OEH_VS_ADDR)
+#define P_L_OEH_VE_ADDR 		CBUS_REG_ADDR(L_OEH_VE_ADDR)
+#define P_L_VCOM_HSWITCH_ADDR 		CBUS_REG_ADDR(L_VCOM_HSWITCH_ADDR)
+#define P_L_VCOM_VS_ADDR 		CBUS_REG_ADDR(L_VCOM_VS_ADDR)
+#define P_L_VCOM_VE_ADDR 		CBUS_REG_ADDR(L_VCOM_VE_ADDR)
+#define P_L_CPV1_HS_ADDR 		CBUS_REG_ADDR(L_CPV1_HS_ADDR)
+#define P_L_CPV1_HE_ADDR 		CBUS_REG_ADDR(L_CPV1_HE_ADDR)
+#define P_L_CPV1_VS_ADDR 		CBUS_REG_ADDR(L_CPV1_VS_ADDR)
+#define P_L_CPV1_VE_ADDR 		CBUS_REG_ADDR(L_CPV1_VE_ADDR)
+#define P_L_CPV2_HS_ADDR 		CBUS_REG_ADDR(L_CPV2_HS_ADDR)
+#define P_L_CPV2_HE_ADDR 		CBUS_REG_ADDR(L_CPV2_HE_ADDR)
+#define P_L_CPV2_VS_ADDR 		CBUS_REG_ADDR(L_CPV2_VS_ADDR)
+#define P_L_CPV2_VE_ADDR 		CBUS_REG_ADDR(L_CPV2_VE_ADDR)
+#define P_L_STV1_HS_ADDR 		CBUS_REG_ADDR(L_STV1_HS_ADDR)
+#define P_L_STV1_HE_ADDR 		CBUS_REG_ADDR(L_STV1_HE_ADDR)
+#define P_L_STV1_VS_ADDR 		CBUS_REG_ADDR(L_STV1_VS_ADDR)
+#define P_L_STV1_VE_ADDR 		CBUS_REG_ADDR(L_STV1_VE_ADDR)
+#define P_L_STV2_HS_ADDR 		CBUS_REG_ADDR(L_STV2_HS_ADDR)
+#define P_L_STV2_HE_ADDR 		CBUS_REG_ADDR(L_STV2_HE_ADDR)
+#define P_L_STV2_VS_ADDR 		CBUS_REG_ADDR(L_STV2_VS_ADDR)
+#define P_L_STV2_VE_ADDR 		CBUS_REG_ADDR(L_STV2_VE_ADDR)
+#define P_L_OEV1_HS_ADDR 		CBUS_REG_ADDR(L_OEV1_HS_ADDR)
+#define P_L_OEV1_HE_ADDR 		CBUS_REG_ADDR(L_OEV1_HE_ADDR)
+#define P_L_OEV1_VS_ADDR 		CBUS_REG_ADDR(L_OEV1_VS_ADDR)
+#define P_L_OEV1_VE_ADDR 		CBUS_REG_ADDR(L_OEV1_VE_ADDR)
+#define P_L_OEV2_HS_ADDR 		CBUS_REG_ADDR(L_OEV2_HS_ADDR)
+#define P_L_OEV2_HE_ADDR 		CBUS_REG_ADDR(L_OEV2_HE_ADDR)
+#define P_L_OEV2_VS_ADDR 		CBUS_REG_ADDR(L_OEV2_VS_ADDR)
+#define P_L_OEV2_VE_ADDR 		CBUS_REG_ADDR(L_OEV2_VE_ADDR)
+#define P_L_OEV3_HS_ADDR 		CBUS_REG_ADDR(L_OEV3_HS_ADDR)
+#define P_L_OEV3_HE_ADDR 		CBUS_REG_ADDR(L_OEV3_HE_ADDR)
+#define P_L_OEV3_VS_ADDR 		CBUS_REG_ADDR(L_OEV3_VS_ADDR)
+#define P_L_OEV3_VE_ADDR 		CBUS_REG_ADDR(L_OEV3_VE_ADDR)
+#define P_L_LCD_PWR_ADDR 		CBUS_REG_ADDR(L_LCD_PWR_ADDR)
+#define P_L_LCD_PWM0_LO_ADDR 		CBUS_REG_ADDR(L_LCD_PWM0_LO_ADDR)
+#define P_L_LCD_PWM0_HI_ADDR 		CBUS_REG_ADDR(L_LCD_PWM0_HI_ADDR)
+#define P_L_LCD_PWM1_LO_ADDR 		CBUS_REG_ADDR(L_LCD_PWM1_LO_ADDR)
+#define P_L_LCD_PWM1_HI_ADDR 		CBUS_REG_ADDR(L_LCD_PWM1_HI_ADDR)
+#define P_L_INV_CNT_ADDR 		CBUS_REG_ADDR(L_INV_CNT_ADDR)
+#define P_L_TCON_MISC_SEL_ADDR 		CBUS_REG_ADDR(L_TCON_MISC_SEL_ADDR)
+#define P_L_DUAL_PORT_CNTL_ADDR 		CBUS_REG_ADDR(L_DUAL_PORT_CNTL_ADDR)
+#define P_L_TCON_DOUBLE_CTL 		CBUS_REG_ADDR(L_TCON_DOUBLE_CTL)
+#define P_L_TCON_PATTERN_HI 		CBUS_REG_ADDR(L_TCON_PATTERN_HI)
+#define P_L_TCON_PATTERN_LO 		CBUS_REG_ADDR(L_TCON_PATTERN_LO)
+#define P_L_DE_HS_ADDR 		CBUS_REG_ADDR(L_DE_HS_ADDR)
+#define P_L_DE_HE_ADDR 		CBUS_REG_ADDR(L_DE_HE_ADDR)
+#define P_L_DE_VS_ADDR 		CBUS_REG_ADDR(L_DE_VS_ADDR)
+#define P_L_DE_VE_ADDR 		CBUS_REG_ADDR(L_DE_VE_ADDR)
+#define P_L_HSYNC_HS_ADDR 		CBUS_REG_ADDR(L_HSYNC_HS_ADDR)
+#define P_L_HSYNC_HE_ADDR 		CBUS_REG_ADDR(L_HSYNC_HE_ADDR)
+#define P_L_HSYNC_VS_ADDR 		CBUS_REG_ADDR(L_HSYNC_VS_ADDR)
+#define P_L_HSYNC_VE_ADDR 		CBUS_REG_ADDR(L_HSYNC_VE_ADDR)
+#define P_L_VSYNC_HS_ADDR 		CBUS_REG_ADDR(L_VSYNC_HS_ADDR)
+#define P_L_VSYNC_HE_ADDR 		CBUS_REG_ADDR(L_VSYNC_HE_ADDR)
+#define P_L_VSYNC_VS_ADDR 		CBUS_REG_ADDR(L_VSYNC_VS_ADDR)
+#define P_L_VSYNC_VE_ADDR 		CBUS_REG_ADDR(L_VSYNC_VE_ADDR)
+#define P_L_LCD_MCU_CTL 		CBUS_REG_ADDR(L_LCD_MCU_CTL)
+#define P_GAMMA_CNTL_PORT 		CBUS_REG_ADDR(GAMMA_CNTL_PORT)
+#define P_GAMMA_DATA_PORT 		CBUS_REG_ADDR(GAMMA_DATA_PORT)
+#define P_GAMMA_ADDR_PORT 		CBUS_REG_ADDR(GAMMA_ADDR_PORT)
+#define P_GAMMA_VCOM_HSWITCH_ADDR 		CBUS_REG_ADDR(GAMMA_VCOM_HSWITCH_ADDR)
+#define P_RGB_BASE_ADDR 		CBUS_REG_ADDR(RGB_BASE_ADDR)
+#define P_RGB_COEFF_ADDR 		CBUS_REG_ADDR(RGB_COEFF_ADDR)
+#define P_POL_CNTL_ADDR 		CBUS_REG_ADDR(POL_CNTL_ADDR)
+#define P_DITH_CNTL_ADDR 		CBUS_REG_ADDR(DITH_CNTL_ADDR)
+#define P_STH1_HS_ADDR 		CBUS_REG_ADDR(STH1_HS_ADDR)
+#define P_STH1_HE_ADDR 		CBUS_REG_ADDR(STH1_HE_ADDR)
+#define P_STH1_VS_ADDR 		CBUS_REG_ADDR(STH1_VS_ADDR)
+#define P_STH1_VE_ADDR 		CBUS_REG_ADDR(STH1_VE_ADDR)
+#define P_STH2_HS_ADDR 		CBUS_REG_ADDR(STH2_HS_ADDR)
+#define P_STH2_HE_ADDR 		CBUS_REG_ADDR(STH2_HE_ADDR)
+#define P_STH2_VS_ADDR 		CBUS_REG_ADDR(STH2_VS_ADDR)
+#define P_STH2_VE_ADDR 		CBUS_REG_ADDR(STH2_VE_ADDR)
+#define P_OEH_HS_ADDR 		CBUS_REG_ADDR(OEH_HS_ADDR)
+#define P_OEH_HE_ADDR 		CBUS_REG_ADDR(OEH_HE_ADDR)
+#define P_OEH_VS_ADDR 		CBUS_REG_ADDR(OEH_VS_ADDR)
+#define P_OEH_VE_ADDR 		CBUS_REG_ADDR(OEH_VE_ADDR)
+#define P_VCOM_HSWITCH_ADDR 		CBUS_REG_ADDR(VCOM_HSWITCH_ADDR)
+#define P_VCOM_VS_ADDR 		CBUS_REG_ADDR(VCOM_VS_ADDR)
+#define P_VCOM_VE_ADDR 		CBUS_REG_ADDR(VCOM_VE_ADDR)
+#define P_CPV1_HS_ADDR 		CBUS_REG_ADDR(CPV1_HS_ADDR)
+#define P_CPV1_HE_ADDR 		CBUS_REG_ADDR(CPV1_HE_ADDR)
+#define P_CPV1_VS_ADDR 		CBUS_REG_ADDR(CPV1_VS_ADDR)
+#define P_CPV1_VE_ADDR 		CBUS_REG_ADDR(CPV1_VE_ADDR)
+#define P_CPV2_HS_ADDR 		CBUS_REG_ADDR(CPV2_HS_ADDR)
+#define P_CPV2_HE_ADDR 		CBUS_REG_ADDR(CPV2_HE_ADDR)
+#define P_CPV2_VS_ADDR 		CBUS_REG_ADDR(CPV2_VS_ADDR)
+#define P_CPV2_VE_ADDR 		CBUS_REG_ADDR(CPV2_VE_ADDR)
+#define P_STV1_HS_ADDR 		CBUS_REG_ADDR(STV1_HS_ADDR)
+#define P_STV1_HE_ADDR 		CBUS_REG_ADDR(STV1_HE_ADDR)
+#define P_STV1_VS_ADDR 		CBUS_REG_ADDR(STV1_VS_ADDR)
+#define P_STV1_VE_ADDR 		CBUS_REG_ADDR(STV1_VE_ADDR)
+#define P_STV2_HS_ADDR 		CBUS_REG_ADDR(STV2_HS_ADDR)
+#define P_STV2_HE_ADDR 		CBUS_REG_ADDR(STV2_HE_ADDR)
+#define P_STV2_VS_ADDR 		CBUS_REG_ADDR(STV2_VS_ADDR)
+#define P_STV2_VE_ADDR 		CBUS_REG_ADDR(STV2_VE_ADDR)
+#define P_OEV1_HS_ADDR 		CBUS_REG_ADDR(OEV1_HS_ADDR)
+#define P_OEV1_HE_ADDR 		CBUS_REG_ADDR(OEV1_HE_ADDR)
+#define P_OEV1_VS_ADDR 		CBUS_REG_ADDR(OEV1_VS_ADDR)
+#define P_OEV1_VE_ADDR 		CBUS_REG_ADDR(OEV1_VE_ADDR)
+#define P_OEV2_HS_ADDR 		CBUS_REG_ADDR(OEV2_HS_ADDR)
+#define P_OEV2_HE_ADDR 		CBUS_REG_ADDR(OEV2_HE_ADDR)
+#define P_OEV2_VS_ADDR 		CBUS_REG_ADDR(OEV2_VS_ADDR)
+#define P_OEV2_VE_ADDR 		CBUS_REG_ADDR(OEV2_VE_ADDR)
+#define P_OEV3_HS_ADDR 		CBUS_REG_ADDR(OEV3_HS_ADDR)
+#define P_OEV3_HE_ADDR 		CBUS_REG_ADDR(OEV3_HE_ADDR)
+#define P_OEV3_VS_ADDR 		CBUS_REG_ADDR(OEV3_VS_ADDR)
+#define P_OEV3_VE_ADDR 		CBUS_REG_ADDR(OEV3_VE_ADDR)
+#define P_LCD_PWR_ADDR 		CBUS_REG_ADDR(LCD_PWR_ADDR)
+#define P_LCD_PWM0_LO_ADDR 		CBUS_REG_ADDR(LCD_PWM0_LO_ADDR)
+#define P_LCD_PWM0_HI_ADDR 		CBUS_REG_ADDR(LCD_PWM0_HI_ADDR)
+#define P_LCD_PWM1_LO_ADDR 		CBUS_REG_ADDR(LCD_PWM1_LO_ADDR)
+#define P_LCD_PWM1_HI_ADDR 		CBUS_REG_ADDR(LCD_PWM1_HI_ADDR)
+#define P_INV_CNT_ADDR 		CBUS_REG_ADDR(INV_CNT_ADDR)
+#define P_TCON_MISC_SEL_ADDR 		CBUS_REG_ADDR(TCON_MISC_SEL_ADDR)
+#define P_DUAL_PORT_CNTL_ADDR 		CBUS_REG_ADDR(DUAL_PORT_CNTL_ADDR)
+#define P_MLVDS_CONTROL 		CBUS_REG_ADDR(MLVDS_CONTROL)
+#define P_MLVDS_RESET_PATTERN_HI 		CBUS_REG_ADDR(MLVDS_RESET_PATTERN_HI)
+#define P_MLVDS_RESET_PATTERN_LO 		CBUS_REG_ADDR(MLVDS_RESET_PATTERN_LO)
+#define P_MLVDS_RESET_PATTERN_EXT 		CBUS_REG_ADDR(MLVDS_RESET_PATTERN_EXT)
+#define P_MLVDS_CONFIG_HI 		CBUS_REG_ADDR(MLVDS_CONFIG_HI)
+#define P_MLVDS_CONFIG_LO 		CBUS_REG_ADDR(MLVDS_CONFIG_LO)
+#define P_TCON_DOUBLE_CTL 		CBUS_REG_ADDR(TCON_DOUBLE_CTL)
+#define P_TCON_PATTERN_HI 		CBUS_REG_ADDR(TCON_PATTERN_HI)
+#define P_TCON_PATTERN_LO 		CBUS_REG_ADDR(TCON_PATTERN_LO)
+#define P_TCON_CONTROL_HI 		CBUS_REG_ADDR(TCON_CONTROL_HI)
+#define P_TCON_CONTROL_LO 		CBUS_REG_ADDR(TCON_CONTROL_LO)
+#define P_LVDS_BLANK_DATA_HI 		CBUS_REG_ADDR(LVDS_BLANK_DATA_HI)
+#define P_LVDS_BLANK_DATA_LO 		CBUS_REG_ADDR(LVDS_BLANK_DATA_LO)
+#define P_LVDS_PACK_CNTL_ADDR 		CBUS_REG_ADDR(LVDS_PACK_CNTL_ADDR)
+#define P_DE_HS_ADDR 		CBUS_REG_ADDR(DE_HS_ADDR)
+#define P_DE_HE_ADDR 		CBUS_REG_ADDR(DE_HE_ADDR)
+#define P_DE_VS_ADDR 		CBUS_REG_ADDR(DE_VS_ADDR)
+#define P_DE_VE_ADDR 		CBUS_REG_ADDR(DE_VE_ADDR)
+#define P_HSYNC_HS_ADDR 		CBUS_REG_ADDR(HSYNC_HS_ADDR)
+#define P_HSYNC_HE_ADDR 		CBUS_REG_ADDR(HSYNC_HE_ADDR)
+#define P_HSYNC_VS_ADDR 		CBUS_REG_ADDR(HSYNC_VS_ADDR)
+#define P_HSYNC_VE_ADDR 		CBUS_REG_ADDR(HSYNC_VE_ADDR)
+#define P_VSYNC_HS_ADDR 		CBUS_REG_ADDR(VSYNC_HS_ADDR)
+#define P_VSYNC_HE_ADDR 		CBUS_REG_ADDR(VSYNC_HE_ADDR)
+#define P_VSYNC_VS_ADDR 		CBUS_REG_ADDR(VSYNC_VS_ADDR)
+#define P_VSYNC_VE_ADDR 		CBUS_REG_ADDR(VSYNC_VE_ADDR)
+#define P_LCD_MCU_CTL 		CBUS_REG_ADDR(LCD_MCU_CTL)
+#define P_LCD_MCU_DATA_0 		CBUS_REG_ADDR(LCD_MCU_DATA_0)
+#define P_LCD_MCU_DATA_1 		CBUS_REG_ADDR(LCD_MCU_DATA_1)
+#define P_LVDS_GEN_CNTL 		CBUS_REG_ADDR(LVDS_GEN_CNTL)
+#define P_LVDS_PHY_CNTL0 		CBUS_REG_ADDR(LVDS_PHY_CNTL0)
+#define P_LVDS_PHY_CNTL1 		CBUS_REG_ADDR(LVDS_PHY_CNTL1)
+#define P_LVDS_PHY_CNTL2 		CBUS_REG_ADDR(LVDS_PHY_CNTL2)
+#define P_LVDS_PHY_CNTL3 		CBUS_REG_ADDR(LVDS_PHY_CNTL3)
+#define P_LVDS_PHY_CNTL4 		CBUS_REG_ADDR(LVDS_PHY_CNTL4)
+#define P_LVDS_PHY_CNTL5 		CBUS_REG_ADDR(LVDS_PHY_CNTL5)
+#define P_LVDS_SRG_TEST 		CBUS_REG_ADDR(LVDS_SRG_TEST)
+#define P_LVDS_BIST_MUX0 		CBUS_REG_ADDR(LVDS_BIST_MUX0)
+#define P_LVDS_BIST_MUX1 		CBUS_REG_ADDR(LVDS_BIST_MUX1)
+#define P_LVDS_BIST_FIXED0 		CBUS_REG_ADDR(LVDS_BIST_FIXED0)
+#define P_LVDS_BIST_FIXED1 		CBUS_REG_ADDR(LVDS_BIST_FIXED1)
+#define P_LVDS_BIST_CNTL0 		CBUS_REG_ADDR(LVDS_BIST_CNTL0)
+#define P_LVDS_CLKB_CLKA 		CBUS_REG_ADDR(LVDS_CLKB_CLKA)
+#define P_LVDS_PHY_CLK_CNTL 		CBUS_REG_ADDR(LVDS_PHY_CLK_CNTL)
+#define P_LVDS_SER_EN 		CBUS_REG_ADDR(LVDS_SER_EN)
+#define P_LVDS_PHY_CNTL6 		CBUS_REG_ADDR(LVDS_PHY_CNTL6)
+#define P_LVDS_PHY_CNTL7 		CBUS_REG_ADDR(LVDS_PHY_CNTL7)
+#define P_LVDS_PHY_CNTL8 		CBUS_REG_ADDR(LVDS_PHY_CNTL8)
+#define P_MLVDS_CLK_CTL_HI 		CBUS_REG_ADDR(MLVDS_CLK_CTL_HI)
+#define P_MLVDS_CLK_CTL_LO 		CBUS_REG_ADDR(MLVDS_CLK_CTL_LO)
+#define P_MLVDS_DUAL_GATE_WR_START 		CBUS_REG_ADDR(MLVDS_DUAL_GATE_WR_START)
+#define P_MLVDS_DUAL_GATE_WR_END 		CBUS_REG_ADDR(MLVDS_DUAL_GATE_WR_END)
+#define P_MLVDS_DUAL_GATE_RD_START 		CBUS_REG_ADDR(MLVDS_DUAL_GATE_RD_START)
+#define P_MLVDS_DUAL_GATE_RD_END 		CBUS_REG_ADDR(MLVDS_DUAL_GATE_RD_END)
+#define P_MLVDS_SECOND_RESET_CTL 		CBUS_REG_ADDR(MLVDS_SECOND_RESET_CTL)
+#define P_MLVDS_DUAL_GATE_CTL_HI 		CBUS_REG_ADDR(MLVDS_DUAL_GATE_CTL_HI)
+#define P_MLVDS_DUAL_GATE_CTL_LO 		CBUS_REG_ADDR(MLVDS_DUAL_GATE_CTL_LO)
+#define P_MLVDS_RESET_CONFIG_HI 		CBUS_REG_ADDR(MLVDS_RESET_CONFIG_HI)
+#define P_MLVDS_RESET_CONFIG_LO 		CBUS_REG_ADDR(MLVDS_RESET_CONFIG_LO)
+#define P_VPU_OSD1_MMC_CTRL 		CBUS_REG_ADDR(VPU_OSD1_MMC_CTRL)
+#define P_VPU_OSD2_MMC_CTRL 		CBUS_REG_ADDR(VPU_OSD2_MMC_CTRL)
+#define P_VPU_VD1_MMC_CTRL 		CBUS_REG_ADDR(VPU_VD1_MMC_CTRL)
+#define P_VPU_VD2_MMC_CTRL 		CBUS_REG_ADDR(VPU_VD2_MMC_CTRL)
+#define P_VPU_DI_IF1_MMC_CTRL 		CBUS_REG_ADDR(VPU_DI_IF1_MMC_CTRL)
+#define P_VPU_DI_MEM_MMC_CTRL 		CBUS_REG_ADDR(VPU_DI_MEM_MMC_CTRL)
+#define P_VPU_DI_INP_MMC_CTRL 		CBUS_REG_ADDR(VPU_DI_INP_MMC_CTRL)
+#define P_VPU_DI_MTNRD_MMC_CTRL 		CBUS_REG_ADDR(VPU_DI_MTNRD_MMC_CTRL)
+#define P_VPU_DI_CHAN2_MMC_CTRL 		CBUS_REG_ADDR(VPU_DI_CHAN2_MMC_CTRL)
+#define P_VPU_DI_MTNWR_MMC_CTRL 		CBUS_REG_ADDR(VPU_DI_MTNWR_MMC_CTRL)
+#define P_VPU_DI_NRWR_MMC_CTRL 		CBUS_REG_ADDR(VPU_DI_NRWR_MMC_CTRL)
+#define P_VPU_DI_DIWR_MMC_CTRL 		CBUS_REG_ADDR(VPU_DI_DIWR_MMC_CTRL)
+#define P_VPU_VDIN0_MMC_CTRL 		CBUS_REG_ADDR(VPU_VDIN0_MMC_CTRL)
+#define P_VPU_VDIN1_MMC_CTRL 		CBUS_REG_ADDR(VPU_VDIN1_MMC_CTRL)
+#define P_VPU_BT656_MMC_CTRL 		CBUS_REG_ADDR(VPU_BT656_MMC_CTRL)
+#define P_VPU_TVD3D_MMC_CTRL 		CBUS_REG_ADDR(VPU_TVD3D_MMC_CTRL)
+#define P_VPU_TVDVBI_MMC_CTRL 		CBUS_REG_ADDR(VPU_TVDVBI_MMC_CTRL)
+#define P_VPU_TVDVBI_VSLATCH_ADDR 		CBUS_REG_ADDR(VPU_TVDVBI_VSLATCH_ADDR)
+#define P_VPU_TVDVBI_WRRSP_ADDR 		CBUS_REG_ADDR(VPU_TVDVBI_WRRSP_ADDR)
+#define P_VPU_VDIN_PRE_ARB_CTRL 		CBUS_REG_ADDR(VPU_VDIN_PRE_ARB_CTRL)
+#define P_VPU_VDISP_PRE_ARB_CTRL 		CBUS_REG_ADDR(VPU_VDISP_PRE_ARB_CTRL)
+#define P_VPU_VPUARB2_PRE_ARB_CTRL 		CBUS_REG_ADDR(VPU_VPUARB2_PRE_ARB_CTRL)
+#define P_VPU_OSD3_MMC_CTRL 		CBUS_REG_ADDR(VPU_OSD3_MMC_CTRL)
+#define P_VPU_OSD4_MMC_CTRL 		CBUS_REG_ADDR(VPU_OSD4_MMC_CTRL)
+#define P_VPU_VD3_MMC_CTRL 		CBUS_REG_ADDR(VPU_VD3_MMC_CTRL)
+#define P_VPU_VIU_VENC_MUX_CTRL 		CBUS_REG_ADDR(VPU_VIU_VENC_MUX_CTRL)
+#define P_VPU_HDMI_SETTING 		CBUS_REG_ADDR(VPU_HDMI_SETTING)
+#define P_ENCI_INFO_READ 		CBUS_REG_ADDR(ENCI_INFO_READ)
+#define P_ENCP_INFO_READ 		CBUS_REG_ADDR(ENCP_INFO_READ)
+#define P_ENCT_INFO_READ 		CBUS_REG_ADDR(ENCT_INFO_READ)
+#define P_ENCL_INFO_READ 		CBUS_REG_ADDR(ENCL_INFO_READ)
+#define P_AUDIO_COP_CTL2 		CBUS_REG_ADDR(AUDIO_COP_CTL2)
+#define P_OPERAND_M_CTL 		CBUS_REG_ADDR(OPERAND_M_CTL)
+#define P_OPERAND1_ADDR 		CBUS_REG_ADDR(OPERAND1_ADDR)
+#define P_OPERAND2_ADDR 		CBUS_REG_ADDR(OPERAND2_ADDR)
+#define P_RESULT_M_CTL 		CBUS_REG_ADDR(RESULT_M_CTL)
+#define P_RESULT1_ADDR 		CBUS_REG_ADDR(RESULT1_ADDR)
+#define P_RESULT2_ADDR 		CBUS_REG_ADDR(RESULT2_ADDR)
+#define P_ADD_SHFT_CTL 		CBUS_REG_ADDR(ADD_SHFT_CTL)
+#define P_OPERAND_ONE_H 		CBUS_REG_ADDR(OPERAND_ONE_H)
+#define P_OPERAND_ONE_L 		CBUS_REG_ADDR(OPERAND_ONE_L)
+#define P_OPERAND_TWO_H 		CBUS_REG_ADDR(OPERAND_TWO_H)
+#define P_OPERAND_TWO_L 		CBUS_REG_ADDR(OPERAND_TWO_L)
+#define P_RESULT_H 		CBUS_REG_ADDR(RESULT_H)
+#define P_RESULT_M 		CBUS_REG_ADDR(RESULT_M)
+#define P_RESULT_L 		CBUS_REG_ADDR(RESULT_L)
+#define P_WMEM_R_PTR 		CBUS_REG_ADDR(WMEM_R_PTR)
+#define P_WMEM_W_PTR 		CBUS_REG_ADDR(WMEM_W_PTR)
+#define P_AUDIO_LAYER 		CBUS_REG_ADDR(AUDIO_LAYER)
+#define P_AC3_DECODING 		CBUS_REG_ADDR(AC3_DECODING)
+#define P_AC3_DYNAMIC 		CBUS_REG_ADDR(AC3_DYNAMIC)
+#define P_AC3_MELODY 		CBUS_REG_ADDR(AC3_MELODY)
+#define P_AC3_VOCAL 		CBUS_REG_ADDR(AC3_VOCAL)
+#define P_ASSIST_AMR_SCRATCH0 		CBUS_REG_ADDR(ASSIST_AMR_SCRATCH0)
+#define P_ASSIST_AMR_SCRATCH1 		CBUS_REG_ADDR(ASSIST_AMR_SCRATCH1)
+#define P_ASSIST_AMR_SCRATCH2 		CBUS_REG_ADDR(ASSIST_AMR_SCRATCH2)
+#define P_ASSIST_AMR_SCRATCH3 		CBUS_REG_ADDR(ASSIST_AMR_SCRATCH3)
+#define P_ASSIST_HW_REV 		CBUS_REG_ADDR(ASSIST_HW_REV)
+#define P_ASSIST_POR_CONFIG 		CBUS_REG_ADDR(ASSIST_POR_CONFIG)
+#define P_ASSIST_SPARE16_REG1 		CBUS_REG_ADDR(ASSIST_SPARE16_REG1)
+#define P_ASSIST_SPARE16_REG2 		CBUS_REG_ADDR(ASSIST_SPARE16_REG2)
+#define P_ASSIST_SPARE8_REG1 		CBUS_REG_ADDR(ASSIST_SPARE8_REG1)
+#define P_ASSIST_SPARE8_REG2 		CBUS_REG_ADDR(ASSIST_SPARE8_REG2)
+#define P_ASSIST_SPARE8_REG3 		CBUS_REG_ADDR(ASSIST_SPARE8_REG3)
+#define P_AC3_CTRL_REG1 		CBUS_REG_ADDR(AC3_CTRL_REG1)
+#define P_AC3_CTRL_REG2 		CBUS_REG_ADDR(AC3_CTRL_REG2)
+#define P_AC3_CTRL_REG3 		CBUS_REG_ADDR(AC3_CTRL_REG3)
+#define P_AC3_CTRL_REG4 		CBUS_REG_ADDR(AC3_CTRL_REG4)
+#define P_ASSIST_GEN_CNTL 		CBUS_REG_ADDR(ASSIST_GEN_CNTL)
+#define P_AUDIN_SPDIF_MODE 		CBUS_REG_ADDR(AUDIN_SPDIF_MODE)
+#define P_AUDIN_SPDIF_FS_CLK_RLTN 		CBUS_REG_ADDR(AUDIN_SPDIF_FS_CLK_RLTN)
+#define P_AUDIN_SPDIF_CHNL_STS_A 		CBUS_REG_ADDR(AUDIN_SPDIF_CHNL_STS_A)
+#define P_AUDIN_SPDIF_CHNL_STS_B 		CBUS_REG_ADDR(AUDIN_SPDIF_CHNL_STS_B)
+#define P_AUDIN_SPDIF_MISC 		CBUS_REG_ADDR(AUDIN_SPDIF_MISC)
+#define P_AUDIN_SPDIF_NPCM_PCPD 		CBUS_REG_ADDR(AUDIN_SPDIF_NPCM_PCPD)
+#define P_AUDIN_SPDIF_END 		CBUS_REG_ADDR(AUDIN_SPDIF_END)
+#define P_AUDIN_I2SIN_CTRL 		CBUS_REG_ADDR(AUDIN_I2SIN_CTRL)
+#define P_AUDIN_SOURCE_SEL 		CBUS_REG_ADDR(AUDIN_SOURCE_SEL)
+#define P_AUDIN_FIFO0_START 		CBUS_REG_ADDR(AUDIN_FIFO0_START)
+#define P_AUDIN_FIFO0_END 		CBUS_REG_ADDR(AUDIN_FIFO0_END)
+#define P_AUDIN_FIFO0_PTR 		CBUS_REG_ADDR(AUDIN_FIFO0_PTR)
+#define P_AUDIN_FIFO0_INTR 		CBUS_REG_ADDR(AUDIN_FIFO0_INTR)
+#define P_AUDIN_FIFO0_RDPTR 		CBUS_REG_ADDR(AUDIN_FIFO0_RDPTR)
+#define P_AUDIN_FIFO0_CTRL 		CBUS_REG_ADDR(AUDIN_FIFO0_CTRL)
+#define P_AUDIN_FIFO0_CTRL1 		CBUS_REG_ADDR(AUDIN_FIFO0_CTRL1)
+#define P_AUDIN_FIFO0_LVL0 		CBUS_REG_ADDR(AUDIN_FIFO0_LVL0)
+#define P_AUDIN_FIFO0_LVL1 		CBUS_REG_ADDR(AUDIN_FIFO0_LVL1)
+#define P_AUDIN_FIFO0_LVL2 		CBUS_REG_ADDR(AUDIN_FIFO0_LVL2)
+#define P_AUDIN_FIFO1_START 		CBUS_REG_ADDR(AUDIN_FIFO1_START)
+#define P_AUDIN_FIFO1_END 		CBUS_REG_ADDR(AUDIN_FIFO1_END)
+#define P_AUDIN_FIFO1_PTR 		CBUS_REG_ADDR(AUDIN_FIFO1_PTR)
+#define P_AUDIN_FIFO1_INTR 		CBUS_REG_ADDR(AUDIN_FIFO1_INTR)
+#define P_AUDIN_FIFO1_RDPTR 		CBUS_REG_ADDR(AUDIN_FIFO1_RDPTR)
+#define P_AUDIN_FIFO1_CTRL 		CBUS_REG_ADDR(AUDIN_FIFO1_CTRL)
+#define P_AUDIN_FIFO1_CTRL1 		CBUS_REG_ADDR(AUDIN_FIFO1_CTRL1)
+#define P_AUDIN_FIFO1_LVL0 		CBUS_REG_ADDR(AUDIN_FIFO1_LVL0)
+#define P_AUDIN_FIFO1_LVL1 		CBUS_REG_ADDR(AUDIN_FIFO1_LVL1)
+#define P_AUDIN_FIFO1_LVL2 		CBUS_REG_ADDR(AUDIN_FIFO1_LVL2)
+#define P_AUDIN_FIFO0_REQID 		CBUS_REG_ADDR(AUDIN_FIFO0_REQID)
+#define P_AUDIN_FIFO1_REQID 		CBUS_REG_ADDR(AUDIN_FIFO1_REQID)
+#define P_AUDIN_INT_CTRL 		CBUS_REG_ADDR(AUDIN_INT_CTRL)
+#define P_AUDIN_FIFO_INT 		CBUS_REG_ADDR(AUDIN_FIFO_INT)
+#define P_AUDIN_FIFO0_WRAP 		CBUS_REG_ADDR(AUDIN_FIFO0_WRAP)
+#define P_AUDIN_FIFO1_WRAP 		CBUS_REG_ADDR(AUDIN_FIFO1_WRAP)
+#define P_AUDIN_PIO_STS 		CBUS_REG_ADDR(AUDIN_PIO_STS)
+#define P_AUDIN_RD_L 		CBUS_REG_ADDR(AUDIN_RD_L)
+#define P_AUDIN_RD_H 		CBUS_REG_ADDR(AUDIN_RD_H)
+#define P_PCMIN_CTRL0 		CBUS_REG_ADDR(PCMIN_CTRL0)
+#define P_PCMIN_CTRL1 		CBUS_REG_ADDR(PCMIN_CTRL1)
+#define P_PCMOUT_CTRL0 		CBUS_REG_ADDR(PCMOUT_CTRL0)
+#define P_PCMOUT_CTRL1 		CBUS_REG_ADDR(PCMOUT_CTRL1)
+#define P_PCMOUT_CTRL2 		CBUS_REG_ADDR(PCMOUT_CTRL2)
+#define P_PCMOUT_CTRL3 		CBUS_REG_ADDR(PCMOUT_CTRL3)
+#define P_AUDOUT_CTRL 		CBUS_REG_ADDR(AUDOUT_CTRL)
+#define P_AUDOUT_CTRL1 		CBUS_REG_ADDR(AUDOUT_CTRL1)
+#define P_AUDOUT_BUF0_STA 		CBUS_REG_ADDR(AUDOUT_BUF0_STA)
+#define P_AUDOUT_BUF0_EDA 		CBUS_REG_ADDR(AUDOUT_BUF0_EDA)
+#define P_AUDOUT_BUF0_WPTR 		CBUS_REG_ADDR(AUDOUT_BUF0_WPTR)
+#define P_AUDOUT_BUF1_STA 		CBUS_REG_ADDR(AUDOUT_BUF1_STA)
+#define P_AUDOUT_BUF1_EDA 		CBUS_REG_ADDR(AUDOUT_BUF1_EDA)
+#define P_AUDOUT_BUF1_WPTR 		CBUS_REG_ADDR(AUDOUT_BUF1_WPTR)
+#define P_AUDOUT_FIFO_RPTR 		CBUS_REG_ADDR(AUDOUT_FIFO_RPTR)
+#define P_AUDOUT_INTR_PTR 		CBUS_REG_ADDR(AUDOUT_INTR_PTR)
+#define P_AUDOUT_FIFO_STS 		CBUS_REG_ADDR(AUDOUT_FIFO_STS)
+#define P_AUDOUT_WR_L 		CBUS_REG_ADDR(AUDOUT_WR_L)
+#define P_AUDOUT_WR_H 		CBUS_REG_ADDR(AUDOUT_WR_H)
+#define P_AUDIN_ADDR_END 		CBUS_REG_ADDR(AUDIN_ADDR_END)
+#endif
diff --git a/arch/arm/mach-meson6/include/mach/register.h b/arch/arm/mach-meson6/include/mach/register.h
new file mode 100644
index 000000000000..58baa9b13529
--- /dev/null
+++ b/arch/arm/mach-meson6/include/mach/register.h
@@ -0,0 +1,6892 @@
+/**
+ * this file is automatic generate by genregs.awk , Please do not edit it 
+ * base files are ../ucode/register.h ../ucode/c_always_on_pointer.h ../ucode/pctl.h 
+ * ../ucode/c_stb_define.h ../ucode/secure_apb.h from VLSI team
+ */
+#ifndef __MACH_MESON6_REG_ADDR_H_
+#define __MACH_MESON6_REG_ADDR_H_
+#define SECOND_DEMUX_OFFSET_0 0x50 	///../ucode/register.h
+#define P_SECOND_DEMUX_OFFSET_0 		CBUS_REG_ADDR(SECOND_DEMUX_OFFSET_0) 	///../ucode/register.h
+#define THIRD_DEMUX_OFFSET_0 0xa0 	///../ucode/register.h
+#define P_THIRD_DEMUX_OFFSET_0 		CBUS_REG_ADDR(THIRD_DEMUX_OFFSET_0) 	///../ucode/register.h
+#define STB_TOP_CONFIG 0x16f0 	///../ucode/register.h
+#define P_STB_TOP_CONFIG 		CBUS_REG_ADDR(STB_TOP_CONFIG) 	///../ucode/register.h
+#define TS_TOP_CONFIG 0x16f1 	///../ucode/register.h
+#define P_TS_TOP_CONFIG 		CBUS_REG_ADDR(TS_TOP_CONFIG) 	///../ucode/register.h
+#define TS_FILE_CONFIG 0x16f2 	///../ucode/register.h
+#define P_TS_FILE_CONFIG 		CBUS_REG_ADDR(TS_FILE_CONFIG) 	///../ucode/register.h
+#define TS_PL_PID_INDEX 0x16f3 	///../ucode/register.h
+#define P_TS_PL_PID_INDEX 		CBUS_REG_ADDR(TS_PL_PID_INDEX) 	///../ucode/register.h
+#define TS_PL_PID_DATA 0x16f4 	///../ucode/register.h
+#define P_TS_PL_PID_DATA 		CBUS_REG_ADDR(TS_PL_PID_DATA) 	///../ucode/register.h
+#define COMM_DESC_KEY0 0x16f5 	///../ucode/register.h
+#define P_COMM_DESC_KEY0 		CBUS_REG_ADDR(COMM_DESC_KEY0) 	///../ucode/register.h
+#define COMM_DESC_KEY1 0x16f6 	///../ucode/register.h
+#define P_COMM_DESC_KEY1 		CBUS_REG_ADDR(COMM_DESC_KEY1) 	///../ucode/register.h
+#define COMM_DESC_KEY_RW 0x16f7 	///../ucode/register.h
+#define P_COMM_DESC_KEY_RW 		CBUS_REG_ADDR(COMM_DESC_KEY_RW) 	///../ucode/register.h
+#define PREG_CTLREG0_ADDR 0x2000 	///../ucode/register.h
+#define P_PREG_CTLREG0_ADDR 		CBUS_REG_ADDR(PREG_CTLREG0_ADDR) 	///../ucode/register.h
+#define PREG_PAD_GPIO6_EN_N 0x2008 	///../ucode/register.h
+#define P_PREG_PAD_GPIO6_EN_N 		CBUS_REG_ADDR(PREG_PAD_GPIO6_EN_N) 	///../ucode/register.h
+#define PREG_PAD_GPIO6_O 0x2009 	///../ucode/register.h
+#define P_PREG_PAD_GPIO6_O 		CBUS_REG_ADDR(PREG_PAD_GPIO6_O) 	///../ucode/register.h
+#define PREG_PAD_GPIO6_I 0x200a 	///../ucode/register.h
+#define P_PREG_PAD_GPIO6_I 		CBUS_REG_ADDR(PREG_PAD_GPIO6_I) 	///../ucode/register.h
+#define PREG_JTAG_GPIO_ADDR 0x200b 	///../ucode/register.h
+#define P_PREG_JTAG_GPIO_ADDR 		CBUS_REG_ADDR(PREG_JTAG_GPIO_ADDR) 	///../ucode/register.h
+#define PREG_PAD_GPIO0_EN_N 0x200c 	///../ucode/register.h
+#define P_PREG_PAD_GPIO0_EN_N 		CBUS_REG_ADDR(PREG_PAD_GPIO0_EN_N) 	///../ucode/register.h
+#define PREG_PAD_GPIO0_O 0x200d 	///../ucode/register.h
+#define P_PREG_PAD_GPIO0_O 		CBUS_REG_ADDR(PREG_PAD_GPIO0_O) 	///../ucode/register.h
+#define PREG_PAD_GPIO0_I 0x200e 	///../ucode/register.h
+#define P_PREG_PAD_GPIO0_I 		CBUS_REG_ADDR(PREG_PAD_GPIO0_I) 	///../ucode/register.h
+#define PREG_PAD_GPIO1_EN_N 0x200f 	///../ucode/register.h
+#define P_PREG_PAD_GPIO1_EN_N 		CBUS_REG_ADDR(PREG_PAD_GPIO1_EN_N) 	///../ucode/register.h
+#define PREG_PAD_GPIO1_O 0x2010 	///../ucode/register.h
+#define P_PREG_PAD_GPIO1_O 		CBUS_REG_ADDR(PREG_PAD_GPIO1_O) 	///../ucode/register.h
+#define PREG_PAD_GPIO1_I 0x2011 	///../ucode/register.h
+#define P_PREG_PAD_GPIO1_I 		CBUS_REG_ADDR(PREG_PAD_GPIO1_I) 	///../ucode/register.h
+#define PREG_PAD_GPIO2_EN_N 0x2012 	///../ucode/register.h
+#define P_PREG_PAD_GPIO2_EN_N 		CBUS_REG_ADDR(PREG_PAD_GPIO2_EN_N) 	///../ucode/register.h
+#define PREG_PAD_GPIO2_O 0x2013 	///../ucode/register.h
+#define P_PREG_PAD_GPIO2_O 		CBUS_REG_ADDR(PREG_PAD_GPIO2_O) 	///../ucode/register.h
+#define PREG_PAD_GPIO2_I 0x2014 	///../ucode/register.h
+#define P_PREG_PAD_GPIO2_I 		CBUS_REG_ADDR(PREG_PAD_GPIO2_I) 	///../ucode/register.h
+#define PREG_PAD_GPIO3_EN_N 0x2015 	///../ucode/register.h
+#define P_PREG_PAD_GPIO3_EN_N 		CBUS_REG_ADDR(PREG_PAD_GPIO3_EN_N) 	///../ucode/register.h
+#define PREG_PAD_GPIO3_O 0x2016 	///../ucode/register.h
+#define P_PREG_PAD_GPIO3_O 		CBUS_REG_ADDR(PREG_PAD_GPIO3_O) 	///../ucode/register.h
+#define PREG_PAD_GPIO3_I 0x2017 	///../ucode/register.h
+#define P_PREG_PAD_GPIO3_I 		CBUS_REG_ADDR(PREG_PAD_GPIO3_I) 	///../ucode/register.h
+#define PREG_PAD_GPIO4_EN_N 0x2018 	///../ucode/register.h
+#define P_PREG_PAD_GPIO4_EN_N 		CBUS_REG_ADDR(PREG_PAD_GPIO4_EN_N) 	///../ucode/register.h
+#define PREG_PAD_GPIO4_O 0x2019 	///../ucode/register.h
+#define P_PREG_PAD_GPIO4_O 		CBUS_REG_ADDR(PREG_PAD_GPIO4_O) 	///../ucode/register.h
+#define PREG_PAD_GPIO4_I 0x201a 	///../ucode/register.h
+#define P_PREG_PAD_GPIO4_I 		CBUS_REG_ADDR(PREG_PAD_GPIO4_I) 	///../ucode/register.h
+#define PREG_PAD_GPIO5_EN_N 0x201b 	///../ucode/register.h
+#define P_PREG_PAD_GPIO5_EN_N 		CBUS_REG_ADDR(PREG_PAD_GPIO5_EN_N) 	///../ucode/register.h
+#define PREG_PAD_GPIO5_O 0x201c 	///../ucode/register.h
+#define P_PREG_PAD_GPIO5_O 		CBUS_REG_ADDR(PREG_PAD_GPIO5_O) 	///../ucode/register.h
+#define PREG_PAD_GPIO5_I 0x201d 	///../ucode/register.h
+#define P_PREG_PAD_GPIO5_I 		CBUS_REG_ADDR(PREG_PAD_GPIO5_I) 	///../ucode/register.h
+#define A9_CFG0 0x2020 	///../ucode/register.h
+#define P_A9_CFG0 		CBUS_REG_ADDR(A9_CFG0) 	///../ucode/register.h
+#define A9_CFG1 0x2021 	///../ucode/register.h
+#define P_A9_CFG1 		CBUS_REG_ADDR(A9_CFG1) 	///../ucode/register.h
+#define A9_CFG2 0x2022 	///../ucode/register.h
+#define P_A9_CFG2 		CBUS_REG_ADDR(A9_CFG2) 	///../ucode/register.h
+#define A9_PERIPH_BASE 0x2023 	///../ucode/register.h
+#define P_A9_PERIPH_BASE 		CBUS_REG_ADDR(A9_PERIPH_BASE) 	///../ucode/register.h
+#define A9_L2_REG_BASE 0x2024 	///../ucode/register.h
+#define P_A9_L2_REG_BASE 		CBUS_REG_ADDR(A9_L2_REG_BASE) 	///../ucode/register.h
+#define A9_L2_STATUS 0x2025 	///../ucode/register.h
+#define P_A9_L2_STATUS 		CBUS_REG_ADDR(A9_L2_STATUS) 	///../ucode/register.h
+#define A9_POR_CFG 0x2026 	///../ucode/register.h
+#define P_A9_POR_CFG 		CBUS_REG_ADDR(A9_POR_CFG) 	///../ucode/register.h
+#define MALI_IDLE_STAT 0x2027 	///../ucode/register.h
+#define P_MALI_IDLE_STAT 		CBUS_REG_ADDR(MALI_IDLE_STAT) 	///../ucode/register.h
+#define AXI_REG_EN 0x2028 	///../ucode/register.h
+#define P_AXI_REG_EN 		CBUS_REG_ADDR(AXI_REG_EN) 	///../ucode/register.h
+#define PERIPHS_PIN_MUX_0 0x202c 	///../ucode/register.h
+#define P_PERIPHS_PIN_MUX_0 		CBUS_REG_ADDR(PERIPHS_PIN_MUX_0) 	///../ucode/register.h
+#define PERIPHS_PIN_MUX_1 0x202d 	///../ucode/register.h
+#define P_PERIPHS_PIN_MUX_1 		CBUS_REG_ADDR(PERIPHS_PIN_MUX_1) 	///../ucode/register.h
+#define PERIPHS_PIN_MUX_2 0x202e 	///../ucode/register.h
+#define P_PERIPHS_PIN_MUX_2 		CBUS_REG_ADDR(PERIPHS_PIN_MUX_2) 	///../ucode/register.h
+#define PERIPHS_PIN_MUX_3 0x202f 	///../ucode/register.h
+#define P_PERIPHS_PIN_MUX_3 		CBUS_REG_ADDR(PERIPHS_PIN_MUX_3) 	///../ucode/register.h
+#define PERIPHS_PIN_MUX_4 0x2030 	///../ucode/register.h
+#define P_PERIPHS_PIN_MUX_4 		CBUS_REG_ADDR(PERIPHS_PIN_MUX_4) 	///../ucode/register.h
+#define PERIPHS_PIN_MUX_5 0x2031 	///../ucode/register.h
+#define P_PERIPHS_PIN_MUX_5 		CBUS_REG_ADDR(PERIPHS_PIN_MUX_5) 	///../ucode/register.h
+#define PERIPHS_PIN_MUX_6 0x2032 	///../ucode/register.h
+#define P_PERIPHS_PIN_MUX_6 		CBUS_REG_ADDR(PERIPHS_PIN_MUX_6) 	///../ucode/register.h
+#define PERIPHS_PIN_MUX_7 0x2033 	///../ucode/register.h
+#define P_PERIPHS_PIN_MUX_7 		CBUS_REG_ADDR(PERIPHS_PIN_MUX_7) 	///../ucode/register.h
+#define PERIPHS_PIN_MUX_8 0x2034 	///../ucode/register.h
+#define P_PERIPHS_PIN_MUX_8 		CBUS_REG_ADDR(PERIPHS_PIN_MUX_8) 	///../ucode/register.h
+#define PERIPHS_PIN_MUX_9 0x2035 	///../ucode/register.h
+#define P_PERIPHS_PIN_MUX_9 		CBUS_REG_ADDR(PERIPHS_PIN_MUX_9) 	///../ucode/register.h
+#define PERIPHS_PIN_MUX_10 0x2036 	///../ucode/register.h
+#define P_PERIPHS_PIN_MUX_10 		CBUS_REG_ADDR(PERIPHS_PIN_MUX_10) 	///../ucode/register.h
+#define PERIPHS_PIN_MUX_11 0x2037 	///../ucode/register.h
+#define P_PERIPHS_PIN_MUX_11 		CBUS_REG_ADDR(PERIPHS_PIN_MUX_11) 	///../ucode/register.h
+#define PERIPHS_PIN_MUX_12 0x2038 	///../ucode/register.h
+#define P_PERIPHS_PIN_MUX_12 		CBUS_REG_ADDR(PERIPHS_PIN_MUX_12) 	///../ucode/register.h
+#define PAD_PULL_UP_REG6 0x2039 	///../ucode/register.h
+#define P_PAD_PULL_UP_REG6 		CBUS_REG_ADDR(PAD_PULL_UP_REG6) 	///../ucode/register.h
+#define PAD_PULL_UP_REG0 0x203a 	///../ucode/register.h
+#define P_PAD_PULL_UP_REG0 		CBUS_REG_ADDR(PAD_PULL_UP_REG0) 	///../ucode/register.h
+#define PAD_PULL_UP_REG1 0x203b 	///../ucode/register.h
+#define P_PAD_PULL_UP_REG1 		CBUS_REG_ADDR(PAD_PULL_UP_REG1) 	///../ucode/register.h
+#define PAD_PULL_UP_REG2 0x203c 	///../ucode/register.h
+#define P_PAD_PULL_UP_REG2 		CBUS_REG_ADDR(PAD_PULL_UP_REG2) 	///../ucode/register.h
+#define PAD_PULL_UP_REG3 0x203d 	///../ucode/register.h
+#define P_PAD_PULL_UP_REG3 		CBUS_REG_ADDR(PAD_PULL_UP_REG3) 	///../ucode/register.h
+#define PAD_PULL_UP_REG4 0x203e 	///../ucode/register.h
+#define P_PAD_PULL_UP_REG4 		CBUS_REG_ADDR(PAD_PULL_UP_REG4) 	///../ucode/register.h
+#define PAD_PULL_UP_REG5 0x203f 	///../ucode/register.h
+#define P_PAD_PULL_UP_REG5 		CBUS_REG_ADDR(PAD_PULL_UP_REG5) 	///../ucode/register.h
+#define RAND64_ADDR0 0x2040 	///../ucode/register.h
+#define P_RAND64_ADDR0 		CBUS_REG_ADDR(RAND64_ADDR0) 	///../ucode/register.h
+#define RAND64_ADDR1 0x2041 	///../ucode/register.h
+#define P_RAND64_ADDR1 		CBUS_REG_ADDR(RAND64_ADDR1) 	///../ucode/register.h
+#define PREG_ETHERNET_ADDR0 0x2042 	///../ucode/register.h
+#define P_PREG_ETHERNET_ADDR0 		CBUS_REG_ADDR(PREG_ETHERNET_ADDR0) 	///../ucode/register.h
+#define PREG_AM_ANALOG_ADDR 0x2043 	///../ucode/register.h
+#define P_PREG_AM_ANALOG_ADDR 		CBUS_REG_ADDR(PREG_AM_ANALOG_ADDR) 	///../ucode/register.h
+#define PREG_MALI_BYTE_CNTL 0x2044 	///../ucode/register.h
+#define P_PREG_MALI_BYTE_CNTL 		CBUS_REG_ADDR(PREG_MALI_BYTE_CNTL) 	///../ucode/register.h
+#define PREG_WIFI_CNTL 0x2045 	///../ucode/register.h
+#define P_PREG_WIFI_CNTL 		CBUS_REG_ADDR(PREG_WIFI_CNTL) 	///../ucode/register.h
+#define AM_ANALOG_TOP_REG0 0x206e 	///../ucode/register.h
+#define P_AM_ANALOG_TOP_REG0 		CBUS_REG_ADDR(AM_ANALOG_TOP_REG0) 	///../ucode/register.h
+#define AM_ANALOG_TOP_REG1 0x206f 	///../ucode/register.h
+#define P_AM_ANALOG_TOP_REG1 		CBUS_REG_ADDR(AM_ANALOG_TOP_REG1) 	///../ucode/register.h
+#define PREG_STICKY_REG0 0x207c 	///../ucode/register.h
+#define P_PREG_STICKY_REG0 		CBUS_REG_ADDR(PREG_STICKY_REG0) 	///../ucode/register.h
+#define PREG_STICKY_REG1 0x207d 	///../ucode/register.h
+#define P_PREG_STICKY_REG1 		CBUS_REG_ADDR(PREG_STICKY_REG1) 	///../ucode/register.h
+#define PREG_MV_REG 0x207e 	///../ucode/register.h
+#define P_PREG_MV_REG 		CBUS_REG_ADDR(PREG_MV_REG) 	///../ucode/register.h
+#define AM_RING_OSC_REG0 0x207f 	///../ucode/register.h
+#define P_AM_RING_OSC_REG0 		CBUS_REG_ADDR(AM_RING_OSC_REG0) 	///../ucode/register.h
+#define USB_ADDR0 0x2100 	///../ucode/register.h
+#define P_USB_ADDR0 		CBUS_REG_ADDR(USB_ADDR0) 	///../ucode/register.h
+#define USB_ADDR1 0x2101 	///../ucode/register.h
+#define P_USB_ADDR1 		CBUS_REG_ADDR(USB_ADDR1) 	///../ucode/register.h
+#define USB_ADDR2 0x2102 	///../ucode/register.h
+#define P_USB_ADDR2 		CBUS_REG_ADDR(USB_ADDR2) 	///../ucode/register.h
+#define USB_ADDR3 0x2103 	///../ucode/register.h
+#define P_USB_ADDR3 		CBUS_REG_ADDR(USB_ADDR3) 	///../ucode/register.h
+#define USB_ADDR4 0x2104 	///../ucode/register.h
+#define P_USB_ADDR4 		CBUS_REG_ADDR(USB_ADDR4) 	///../ucode/register.h
+#define USB_ADDR5 0x2105 	///../ucode/register.h
+#define P_USB_ADDR5 		CBUS_REG_ADDR(USB_ADDR5) 	///../ucode/register.h
+#define USB_ADDR6 0x2106 	///../ucode/register.h
+#define P_USB_ADDR6 		CBUS_REG_ADDR(USB_ADDR6) 	///../ucode/register.h
+#define USB_ADDR7 0x2107 	///../ucode/register.h
+#define P_USB_ADDR7 		CBUS_REG_ADDR(USB_ADDR7) 	///../ucode/register.h
+#define USB_ADDR8 0x2108 	///../ucode/register.h
+#define P_USB_ADDR8 		CBUS_REG_ADDR(USB_ADDR8) 	///../ucode/register.h
+#define USB_ADDR9 0x2109 	///../ucode/register.h
+#define P_USB_ADDR9 		CBUS_REG_ADDR(USB_ADDR9) 	///../ucode/register.h
+#define USB_ADDR10 0x210a 	///../ucode/register.h
+#define P_USB_ADDR10 		CBUS_REG_ADDR(USB_ADDR10) 	///../ucode/register.h
+#define USB_ADDR11 0x210b 	///../ucode/register.h
+#define P_USB_ADDR11 		CBUS_REG_ADDR(USB_ADDR11) 	///../ucode/register.h
+#define USB_ADDR12 0x210c 	///../ucode/register.h
+#define P_USB_ADDR12 		CBUS_REG_ADDR(USB_ADDR12) 	///../ucode/register.h
+#define USB_ADDR13 0x210d 	///../ucode/register.h
+#define P_USB_ADDR13 		CBUS_REG_ADDR(USB_ADDR13) 	///../ucode/register.h
+#define USB_ADDR14 0x210e 	///../ucode/register.h
+#define P_USB_ADDR14 		CBUS_REG_ADDR(USB_ADDR14) 	///../ucode/register.h
+#define USB_ADDR15 0x210f 	///../ucode/register.h
+#define P_USB_ADDR15 		CBUS_REG_ADDR(USB_ADDR15) 	///../ucode/register.h
+#define SMARTCARD_REG0 0x2110 	///../ucode/register.h
+#define P_SMARTCARD_REG0 		CBUS_REG_ADDR(SMARTCARD_REG0) 	///../ucode/register.h
+#define SMARTCARD_REG1 0x2111 	///../ucode/register.h
+#define P_SMARTCARD_REG1 		CBUS_REG_ADDR(SMARTCARD_REG1) 	///../ucode/register.h
+#define SMARTCARD_REG2 0x2112 	///../ucode/register.h
+#define P_SMARTCARD_REG2 		CBUS_REG_ADDR(SMARTCARD_REG2) 	///../ucode/register.h
+#define SMARTCARD_STATUS 0x2113 	///../ucode/register.h
+#define P_SMARTCARD_STATUS 		CBUS_REG_ADDR(SMARTCARD_STATUS) 	///../ucode/register.h
+#define SMARTCARD_INTR 0x2114 	///../ucode/register.h
+#define P_SMARTCARD_INTR 		CBUS_REG_ADDR(SMARTCARD_INTR) 	///../ucode/register.h
+#define SMARTCARD_REG5 0x2115 	///../ucode/register.h
+#define P_SMARTCARD_REG5 		CBUS_REG_ADDR(SMARTCARD_REG5) 	///../ucode/register.h
+#define SMARTCARD_REG6 0x2116 	///../ucode/register.h
+#define P_SMARTCARD_REG6 		CBUS_REG_ADDR(SMARTCARD_REG6) 	///../ucode/register.h
+#define SMARTCARD_FIFO 0x2117 	///../ucode/register.h
+#define P_SMARTCARD_FIFO 		CBUS_REG_ADDR(SMARTCARD_FIFO) 	///../ucode/register.h
+#define IR_DEC_LDR_ACTIVE 0x2120 	///../ucode/register.h
+#define P_IR_DEC_LDR_ACTIVE 		CBUS_REG_ADDR(IR_DEC_LDR_ACTIVE) 	///../ucode/register.h
+#define IR_DEC_LDR_IDLE 0x2121 	///../ucode/register.h
+#define P_IR_DEC_LDR_IDLE 		CBUS_REG_ADDR(IR_DEC_LDR_IDLE) 	///../ucode/register.h
+#define IR_DEC_LDR_REPEAT 0x2122 	///../ucode/register.h
+#define P_IR_DEC_LDR_REPEAT 		CBUS_REG_ADDR(IR_DEC_LDR_REPEAT) 	///../ucode/register.h
+#define IR_DEC_BIT_0 0x2123 	///../ucode/register.h
+#define P_IR_DEC_BIT_0 		CBUS_REG_ADDR(IR_DEC_BIT_0) 	///../ucode/register.h
+#define IR_DEC_REG0 0x2124 	///../ucode/register.h
+#define P_IR_DEC_REG0 		CBUS_REG_ADDR(IR_DEC_REG0) 	///../ucode/register.h
+#define IR_DEC_FRAME 0x2125 	///../ucode/register.h
+#define P_IR_DEC_FRAME 		CBUS_REG_ADDR(IR_DEC_FRAME) 	///../ucode/register.h
+#define IR_DEC_STATUS 0x2126 	///../ucode/register.h
+#define P_IR_DEC_STATUS 		CBUS_REG_ADDR(IR_DEC_STATUS) 	///../ucode/register.h
+#define IR_DEC_REG1 0x2127 	///../ucode/register.h
+#define P_IR_DEC_REG1 		CBUS_REG_ADDR(IR_DEC_REG1) 	///../ucode/register.h
+#define DEMOD_ADC_SAMPLING 0x212d 	///../ucode/register.h
+#define P_DEMOD_ADC_SAMPLING 		CBUS_REG_ADDR(DEMOD_ADC_SAMPLING) 	///../ucode/register.h
+#define UART0_WFIFO 0x2130 	///../ucode/register.h
+#define P_UART0_WFIFO 		CBUS_REG_ADDR(UART0_WFIFO) 	///../ucode/register.h
+#define UART0_RFIFO 0x2131 	///../ucode/register.h
+#define P_UART0_RFIFO 		CBUS_REG_ADDR(UART0_RFIFO) 	///../ucode/register.h
+#define UART0_CONTROL 0x2132 	///../ucode/register.h
+#define P_UART0_CONTROL 		CBUS_REG_ADDR(UART0_CONTROL) 	///../ucode/register.h
+#define UART0_STATUS 0x2133 	///../ucode/register.h
+#define P_UART0_STATUS 		CBUS_REG_ADDR(UART0_STATUS) 	///../ucode/register.h
+#define UART0_MISC 0x2134 	///../ucode/register.h
+#define P_UART0_MISC 		CBUS_REG_ADDR(UART0_MISC) 	///../ucode/register.h
+#define UART0_REG5 0x2135 	///../ucode/register.h
+#define P_UART0_REG5 		CBUS_REG_ADDR(UART0_REG5) 	///../ucode/register.h
+#define UART1_WFIFO 0x2137 	///../ucode/register.h
+#define P_UART1_WFIFO 		CBUS_REG_ADDR(UART1_WFIFO) 	///../ucode/register.h
+#define UART1_RFIFO 0x2138 	///../ucode/register.h
+#define P_UART1_RFIFO 		CBUS_REG_ADDR(UART1_RFIFO) 	///../ucode/register.h
+#define UART1_CONTROL 0x2139 	///../ucode/register.h
+#define P_UART1_CONTROL 		CBUS_REG_ADDR(UART1_CONTROL) 	///../ucode/register.h
+#define UART1_STATUS 0x213a 	///../ucode/register.h
+#define P_UART1_STATUS 		CBUS_REG_ADDR(UART1_STATUS) 	///../ucode/register.h
+#define UART1_MISC 0x213b 	///../ucode/register.h
+#define P_UART1_MISC 		CBUS_REG_ADDR(UART1_MISC) 	///../ucode/register.h
+#define UART1_REG5 0x213c 	///../ucode/register.h
+#define P_UART1_REG5 		CBUS_REG_ADDR(UART1_REG5) 	///../ucode/register.h
+#define I2C_M_0_CONTROL_REG 0x2140 	///../ucode/register.h
+#define P_I2C_M_0_CONTROL_REG 		CBUS_REG_ADDR(I2C_M_0_CONTROL_REG) 	///../ucode/register.h
+#define I2C_M_0_SLAVE_ADDR 0x2141 	///../ucode/register.h
+#define P_I2C_M_0_SLAVE_ADDR 		CBUS_REG_ADDR(I2C_M_0_SLAVE_ADDR) 	///../ucode/register.h
+#define I2C_M_0_TOKEN_LIST0 0x2142 	///../ucode/register.h
+#define P_I2C_M_0_TOKEN_LIST0 		CBUS_REG_ADDR(I2C_M_0_TOKEN_LIST0) 	///../ucode/register.h
+#define I2C_M_0_TOKEN_LIST1 0x2143 	///../ucode/register.h
+#define P_I2C_M_0_TOKEN_LIST1 		CBUS_REG_ADDR(I2C_M_0_TOKEN_LIST1) 	///../ucode/register.h
+#define I2C_M_0_WDATA_REG0 0x2144 	///../ucode/register.h
+#define P_I2C_M_0_WDATA_REG0 		CBUS_REG_ADDR(I2C_M_0_WDATA_REG0) 	///../ucode/register.h
+#define I2C_M_0_WDATA_REG1 0x2145 	///../ucode/register.h
+#define P_I2C_M_0_WDATA_REG1 		CBUS_REG_ADDR(I2C_M_0_WDATA_REG1) 	///../ucode/register.h
+#define I2C_M_0_RDATA_REG0 0x2146 	///../ucode/register.h
+#define P_I2C_M_0_RDATA_REG0 		CBUS_REG_ADDR(I2C_M_0_RDATA_REG0) 	///../ucode/register.h
+#define I2C_M_0_RDATA_REG1 0x2147 	///../ucode/register.h
+#define P_I2C_M_0_RDATA_REG1 		CBUS_REG_ADDR(I2C_M_0_RDATA_REG1) 	///../ucode/register.h
+#define I2C_S_CONTROL_REG 0x2150 	///../ucode/register.h
+#define P_I2C_S_CONTROL_REG 		CBUS_REG_ADDR(I2C_S_CONTROL_REG) 	///../ucode/register.h
+#define I2C_S_SEND_REG 0x2151 	///../ucode/register.h
+#define P_I2C_S_SEND_REG 		CBUS_REG_ADDR(I2C_S_SEND_REG) 	///../ucode/register.h
+#define I2C_S_RECV_REG 0x2152 	///../ucode/register.h
+#define P_I2C_S_RECV_REG 		CBUS_REG_ADDR(I2C_S_RECV_REG) 	///../ucode/register.h
+#define I2C_S_CNTL1_REG 0x2153 	///../ucode/register.h
+#define P_I2C_S_CNTL1_REG 		CBUS_REG_ADDR(I2C_S_CNTL1_REG) 	///../ucode/register.h
+#define PWM_PWM_A 0x2154 	///../ucode/register.h
+#define P_PWM_PWM_A 		CBUS_REG_ADDR(PWM_PWM_A) 	///../ucode/register.h
+#define PWM_PWM_B 0x2155 	///../ucode/register.h
+#define P_PWM_PWM_B 		CBUS_REG_ADDR(PWM_PWM_B) 	///../ucode/register.h
+#define PWM_MISC_REG_AB 0x2156 	///../ucode/register.h
+#define P_PWM_MISC_REG_AB 		CBUS_REG_ADDR(PWM_MISC_REG_AB) 	///../ucode/register.h
+#define PWM_DELTA_SIGMA_AB 0x2157 	///../ucode/register.h
+#define P_PWM_DELTA_SIGMA_AB 		CBUS_REG_ADDR(PWM_DELTA_SIGMA_AB) 	///../ucode/register.h
+#define ATAPI_IDEREG0 0x2160 	///../ucode/register.h
+#define P_ATAPI_IDEREG0 		CBUS_REG_ADDR(ATAPI_IDEREG0) 	///../ucode/register.h
+#define ATAPI_IDEREG1 0x2161 	///../ucode/register.h
+#define P_ATAPI_IDEREG1 		CBUS_REG_ADDR(ATAPI_IDEREG1) 	///../ucode/register.h
+#define ATAPI_IDEREG2 0x2162 	///../ucode/register.h
+#define P_ATAPI_IDEREG2 		CBUS_REG_ADDR(ATAPI_IDEREG2) 	///../ucode/register.h
+#define ATAPI_CYCTIME 0x2163 	///../ucode/register.h
+#define P_ATAPI_CYCTIME 		CBUS_REG_ADDR(ATAPI_CYCTIME) 	///../ucode/register.h
+#define ATAPI_IDETIME 0x2164 	///../ucode/register.h
+#define P_ATAPI_IDETIME 		CBUS_REG_ADDR(ATAPI_IDETIME) 	///../ucode/register.h
+#define ATAPI_PIO_TIMING 0x2165 	///../ucode/register.h
+#define P_ATAPI_PIO_TIMING 		CBUS_REG_ADDR(ATAPI_PIO_TIMING) 	///../ucode/register.h
+#define ATAPI_TABLE_ADD_REG 0x2166 	///../ucode/register.h
+#define P_ATAPI_TABLE_ADD_REG 		CBUS_REG_ADDR(ATAPI_TABLE_ADD_REG) 	///../ucode/register.h
+#define ATAPI_IDEREG3 0x2167 	///../ucode/register.h
+#define P_ATAPI_IDEREG3 		CBUS_REG_ADDR(ATAPI_IDEREG3) 	///../ucode/register.h
+#define ATAPI_UDMA_REG0 0x2168 	///../ucode/register.h
+#define P_ATAPI_UDMA_REG0 		CBUS_REG_ADDR(ATAPI_UDMA_REG0) 	///../ucode/register.h
+#define ATAPI_UDMA_REG1 0x2169 	///../ucode/register.h
+#define P_ATAPI_UDMA_REG1 		CBUS_REG_ADDR(ATAPI_UDMA_REG1) 	///../ucode/register.h
+#define TRANS_PWMA_REG0 0x2170 	///../ucode/register.h
+#define P_TRANS_PWMA_REG0 		CBUS_REG_ADDR(TRANS_PWMA_REG0) 	///../ucode/register.h
+#define TRANS_PWMA_REG1 0x2171 	///../ucode/register.h
+#define P_TRANS_PWMA_REG1 		CBUS_REG_ADDR(TRANS_PWMA_REG1) 	///../ucode/register.h
+#define TRANS_PWMA_MUX0 0x2172 	///../ucode/register.h
+#define P_TRANS_PWMA_MUX0 		CBUS_REG_ADDR(TRANS_PWMA_MUX0) 	///../ucode/register.h
+#define TRANS_PWMA_MUX1 0x2173 	///../ucode/register.h
+#define P_TRANS_PWMA_MUX1 		CBUS_REG_ADDR(TRANS_PWMA_MUX1) 	///../ucode/register.h
+#define TRANS_PWMA_MUX2 0x2174 	///../ucode/register.h
+#define P_TRANS_PWMA_MUX2 		CBUS_REG_ADDR(TRANS_PWMA_MUX2) 	///../ucode/register.h
+#define TRANS_PWMA_MUX3 0x2175 	///../ucode/register.h
+#define P_TRANS_PWMA_MUX3 		CBUS_REG_ADDR(TRANS_PWMA_MUX3) 	///../ucode/register.h
+#define TRANS_PWMA_MUX4 0x2176 	///../ucode/register.h
+#define P_TRANS_PWMA_MUX4 		CBUS_REG_ADDR(TRANS_PWMA_MUX4) 	///../ucode/register.h
+#define TRANS_PWMA_MUX5 0x2177 	///../ucode/register.h
+#define P_TRANS_PWMA_MUX5 		CBUS_REG_ADDR(TRANS_PWMA_MUX5) 	///../ucode/register.h
+#define TRANS_PWMB_REG0 0x2178 	///../ucode/register.h
+#define P_TRANS_PWMB_REG0 		CBUS_REG_ADDR(TRANS_PWMB_REG0) 	///../ucode/register.h
+#define TRANS_PWMB_REG1 0x2179 	///../ucode/register.h
+#define P_TRANS_PWMB_REG1 		CBUS_REG_ADDR(TRANS_PWMB_REG1) 	///../ucode/register.h
+#define TRANS_PWMB_MUX0 0x217a 	///../ucode/register.h
+#define P_TRANS_PWMB_MUX0 		CBUS_REG_ADDR(TRANS_PWMB_MUX0) 	///../ucode/register.h
+#define TRANS_PWMB_MUX1 0x217b 	///../ucode/register.h
+#define P_TRANS_PWMB_MUX1 		CBUS_REG_ADDR(TRANS_PWMB_MUX1) 	///../ucode/register.h
+#define TRANS_PWMB_MUX2 0x217c 	///../ucode/register.h
+#define P_TRANS_PWMB_MUX2 		CBUS_REG_ADDR(TRANS_PWMB_MUX2) 	///../ucode/register.h
+#define TRANS_PWMB_MUX3 0x217d 	///../ucode/register.h
+#define P_TRANS_PWMB_MUX3 		CBUS_REG_ADDR(TRANS_PWMB_MUX3) 	///../ucode/register.h
+#define TRANS_PWMB_MUX4 0x217e 	///../ucode/register.h
+#define P_TRANS_PWMB_MUX4 		CBUS_REG_ADDR(TRANS_PWMB_MUX4) 	///../ucode/register.h
+#define TRANS_PWMB_MUX5 0x217f 	///../ucode/register.h
+#define P_TRANS_PWMB_MUX5 		CBUS_REG_ADDR(TRANS_PWMB_MUX5) 	///../ucode/register.h
+#define NAND_START 0x2180 	///../ucode/register.h
+#define P_NAND_START 		CBUS_REG_ADDR(NAND_START) 	///../ucode/register.h
+#define NAND_ADR_CMD 0x218a 	///../ucode/register.h
+#define P_NAND_ADR_CMD 		CBUS_REG_ADDR(NAND_ADR_CMD) 	///../ucode/register.h
+#define NAND_ADR_STS 0x218b 	///../ucode/register.h
+#define P_NAND_ADR_STS 		CBUS_REG_ADDR(NAND_ADR_STS) 	///../ucode/register.h
+#define NAND_END 0x218f 	///../ucode/register.h
+#define P_NAND_END 		CBUS_REG_ADDR(NAND_END) 	///../ucode/register.h
+#define PWM_PWM_C 0x2194 	///../ucode/register.h
+#define P_PWM_PWM_C 		CBUS_REG_ADDR(PWM_PWM_C) 	///../ucode/register.h
+#define PWM_PWM_D 0x2195 	///../ucode/register.h
+#define P_PWM_PWM_D 		CBUS_REG_ADDR(PWM_PWM_D) 	///../ucode/register.h
+#define PWM_MISC_REG_CD 0x2196 	///../ucode/register.h
+#define P_PWM_MISC_REG_CD 		CBUS_REG_ADDR(PWM_MISC_REG_CD) 	///../ucode/register.h
+#define PWM_DELTA_SIGMA_CD 0x2197 	///../ucode/register.h
+#define P_PWM_DELTA_SIGMA_CD 		CBUS_REG_ADDR(PWM_DELTA_SIGMA_CD) 	///../ucode/register.h
+#define SAR_ADC_REG0 0x21a0 	///../ucode/register.h
+#define P_SAR_ADC_REG0 		CBUS_REG_ADDR(SAR_ADC_REG0) 	///../ucode/register.h
+#define SAR_ADC_CHAN_LIST 0x21a1 	///../ucode/register.h
+#define P_SAR_ADC_CHAN_LIST 		CBUS_REG_ADDR(SAR_ADC_CHAN_LIST) 	///../ucode/register.h
+#define SAR_ADC_AVG_CNTL 0x21a2 	///../ucode/register.h
+#define P_SAR_ADC_AVG_CNTL 		CBUS_REG_ADDR(SAR_ADC_AVG_CNTL) 	///../ucode/register.h
+#define SAR_ADC_REG3 0x21a3 	///../ucode/register.h
+#define P_SAR_ADC_REG3 		CBUS_REG_ADDR(SAR_ADC_REG3) 	///../ucode/register.h
+#define SAR_ADC_DELAY 0x21a4 	///../ucode/register.h
+#define P_SAR_ADC_DELAY 		CBUS_REG_ADDR(SAR_ADC_DELAY) 	///../ucode/register.h
+#define SAR_ADC_LAST_RD 0x21a5 	///../ucode/register.h
+#define P_SAR_ADC_LAST_RD 		CBUS_REG_ADDR(SAR_ADC_LAST_RD) 	///../ucode/register.h
+#define SAR_ADC_FIFO_RD 0x21a6 	///../ucode/register.h
+#define P_SAR_ADC_FIFO_RD 		CBUS_REG_ADDR(SAR_ADC_FIFO_RD) 	///../ucode/register.h
+#define SAR_ADC_AUX_SW 0x21a7 	///../ucode/register.h
+#define P_SAR_ADC_AUX_SW 		CBUS_REG_ADDR(SAR_ADC_AUX_SW) 	///../ucode/register.h
+#define SAR_ADC_CHAN_10_SW 0x21a8 	///../ucode/register.h
+#define P_SAR_ADC_CHAN_10_SW 		CBUS_REG_ADDR(SAR_ADC_CHAN_10_SW) 	///../ucode/register.h
+#define SAR_ADC_DETECT_IDLE_SW 0x21a9 	///../ucode/register.h
+#define P_SAR_ADC_DETECT_IDLE_SW 		CBUS_REG_ADDR(SAR_ADC_DETECT_IDLE_SW) 	///../ucode/register.h
+#define SAR_ADC_DELTA_10 0x21aa 	///../ucode/register.h
+#define P_SAR_ADC_DELTA_10 		CBUS_REG_ADDR(SAR_ADC_DELTA_10) 	///../ucode/register.h
+#define CTOUCH_REG0 0x21b0 	///../ucode/register.h
+#define P_CTOUCH_REG0 		CBUS_REG_ADDR(CTOUCH_REG0) 	///../ucode/register.h
+#define CTOUCH_REG1 0x21b1 	///../ucode/register.h
+#define P_CTOUCH_REG1 		CBUS_REG_ADDR(CTOUCH_REG1) 	///../ucode/register.h
+#define CTOUCH_FIFO 0x21b2 	///../ucode/register.h
+#define P_CTOUCH_FIFO 		CBUS_REG_ADDR(CTOUCH_FIFO) 	///../ucode/register.h
+#define CTOUCH_REG3 0x21b3 	///../ucode/register.h
+#define P_CTOUCH_REG3 		CBUS_REG_ADDR(CTOUCH_REG3) 	///../ucode/register.h
+#define CTOUCH_INIT_CLK0 0x21b4 	///../ucode/register.h
+#define P_CTOUCH_INIT_CLK0 		CBUS_REG_ADDR(CTOUCH_INIT_CLK0) 	///../ucode/register.h
+#define CTOUCH_INIT_CLK1 0x21b5 	///../ucode/register.h
+#define P_CTOUCH_INIT_CLK1 		CBUS_REG_ADDR(CTOUCH_INIT_CLK1) 	///../ucode/register.h
+#define CTOUCH_REG6 0x21b6 	///../ucode/register.h
+#define P_CTOUCH_REG6 		CBUS_REG_ADDR(CTOUCH_REG6) 	///../ucode/register.h
+#define CTOUCH_GND_SW_MASK 0x21b7 	///../ucode/register.h
+#define P_CTOUCH_GND_SW_MASK 		CBUS_REG_ADDR(CTOUCH_GND_SW_MASK) 	///../ucode/register.h
+#define CTOUCH_MSR_TB_SEL 0x21b8 	///../ucode/register.h
+#define P_CTOUCH_MSR_TB_SEL 		CBUS_REG_ADDR(CTOUCH_MSR_TB_SEL) 	///../ucode/register.h
+#define CTOUCH_CAP_THRESH0 0x21b9 	///../ucode/register.h
+#define P_CTOUCH_CAP_THRESH0 		CBUS_REG_ADDR(CTOUCH_CAP_THRESH0) 	///../ucode/register.h
+#define CTOUCH_CAP_THRESH1 0x21ba 	///../ucode/register.h
+#define P_CTOUCH_CAP_THRESH1 		CBUS_REG_ADDR(CTOUCH_CAP_THRESH1) 	///../ucode/register.h
+#define CTOUCH_CHAN_LIST0 0x21bb 	///../ucode/register.h
+#define P_CTOUCH_CHAN_LIST0 		CBUS_REG_ADDR(CTOUCH_CHAN_LIST0) 	///../ucode/register.h
+#define CTOUCH_CHAN_LIST1 0x21bc 	///../ucode/register.h
+#define P_CTOUCH_CHAN_LIST1 		CBUS_REG_ADDR(CTOUCH_CHAN_LIST1) 	///../ucode/register.h
+#define CTOUCH_MSR_TB0 0x21bd 	///../ucode/register.h
+#define P_CTOUCH_MSR_TB0 		CBUS_REG_ADDR(CTOUCH_MSR_TB0) 	///../ucode/register.h
+#define CTOUCH_MSR_TB1 0x21be 	///../ucode/register.h
+#define P_CTOUCH_MSR_TB1 		CBUS_REG_ADDR(CTOUCH_MSR_TB1) 	///../ucode/register.h
+#define CTOUCH_REG15 0x21bf 	///../ucode/register.h
+#define P_CTOUCH_REG15 		CBUS_REG_ADDR(CTOUCH_REG15) 	///../ucode/register.h
+#define UART2_WFIFO 0x21c0 	///../ucode/register.h
+#define P_UART2_WFIFO 		CBUS_REG_ADDR(UART2_WFIFO) 	///../ucode/register.h
+#define UART2_RFIFO 0x21c1 	///../ucode/register.h
+#define P_UART2_RFIFO 		CBUS_REG_ADDR(UART2_RFIFO) 	///../ucode/register.h
+#define UART2_CONTROL 0x21c2 	///../ucode/register.h
+#define P_UART2_CONTROL 		CBUS_REG_ADDR(UART2_CONTROL) 	///../ucode/register.h
+#define UART2_STATUS 0x21c3 	///../ucode/register.h
+#define P_UART2_STATUS 		CBUS_REG_ADDR(UART2_STATUS) 	///../ucode/register.h
+#define UART2_MISC 0x21c4 	///../ucode/register.h
+#define P_UART2_MISC 		CBUS_REG_ADDR(UART2_MISC) 	///../ucode/register.h
+#define UART2_REG5 0x21c5 	///../ucode/register.h
+#define P_UART2_REG5 		CBUS_REG_ADDR(UART2_REG5) 	///../ucode/register.h
+#define UART3_WFIFO 0x21c8 	///../ucode/register.h
+#define P_UART3_WFIFO 		CBUS_REG_ADDR(UART3_WFIFO) 	///../ucode/register.h
+#define UART3_RFIFO 0x21c9 	///../ucode/register.h
+#define P_UART3_RFIFO 		CBUS_REG_ADDR(UART3_RFIFO) 	///../ucode/register.h
+#define UART3_CONTROL 0x21ca 	///../ucode/register.h
+#define P_UART3_CONTROL 		CBUS_REG_ADDR(UART3_CONTROL) 	///../ucode/register.h
+#define UART3_STATUS 0x21cb 	///../ucode/register.h
+#define P_UART3_STATUS 		CBUS_REG_ADDR(UART3_STATUS) 	///../ucode/register.h
+#define UART3_MISC 0x21cc 	///../ucode/register.h
+#define P_UART3_MISC 		CBUS_REG_ADDR(UART3_MISC) 	///../ucode/register.h
+#define UART3_REG5 0x21cd 	///../ucode/register.h
+#define P_UART3_REG5 		CBUS_REG_ADDR(UART3_REG5) 	///../ucode/register.h
+#define RTC_ADDR0 0x21d0 	///../ucode/register.h
+#define P_RTC_ADDR0 		CBUS_REG_ADDR(RTC_ADDR0) 	///../ucode/register.h
+#define RTC_ADDR1 0x21d1 	///../ucode/register.h
+#define P_RTC_ADDR1 		CBUS_REG_ADDR(RTC_ADDR1) 	///../ucode/register.h
+#define RTC_ADDR2 0x21d2 	///../ucode/register.h
+#define P_RTC_ADDR2 		CBUS_REG_ADDR(RTC_ADDR2) 	///../ucode/register.h
+#define RTC_ADDR3 0x21d3 	///../ucode/register.h
+#define P_RTC_ADDR3 		CBUS_REG_ADDR(RTC_ADDR3) 	///../ucode/register.h
+#define RTC_ADDR4 0x21d4 	///../ucode/register.h
+#define P_RTC_ADDR4 		CBUS_REG_ADDR(RTC_ADDR4) 	///../ucode/register.h
+#define MSR_CLK_DUTY 0x21d6 	///../ucode/register.h
+#define P_MSR_CLK_DUTY 		CBUS_REG_ADDR(MSR_CLK_DUTY) 	///../ucode/register.h
+#define MSR_CLK_REG0 0x21d7 	///../ucode/register.h
+#define P_MSR_CLK_REG0 		CBUS_REG_ADDR(MSR_CLK_REG0) 	///../ucode/register.h
+#define MSR_CLK_REG1 0x21d8 	///../ucode/register.h
+#define P_MSR_CLK_REG1 		CBUS_REG_ADDR(MSR_CLK_REG1) 	///../ucode/register.h
+#define MSR_CLK_REG2 0x21d9 	///../ucode/register.h
+#define P_MSR_CLK_REG2 		CBUS_REG_ADDR(MSR_CLK_REG2) 	///../ucode/register.h
+#define LED_PWM_REG0 0x21da 	///../ucode/register.h
+#define P_LED_PWM_REG0 		CBUS_REG_ADDR(LED_PWM_REG0) 	///../ucode/register.h
+#define LED_PWM_REG1 0x21db 	///../ucode/register.h
+#define P_LED_PWM_REG1 		CBUS_REG_ADDR(LED_PWM_REG1) 	///../ucode/register.h
+#define LED_PWM_REG2 0x21dc 	///../ucode/register.h
+#define P_LED_PWM_REG2 		CBUS_REG_ADDR(LED_PWM_REG2) 	///../ucode/register.h
+#define LED_PWM_REG3 0x21dd 	///../ucode/register.h
+#define P_LED_PWM_REG3 		CBUS_REG_ADDR(LED_PWM_REG3) 	///../ucode/register.h
+#define LED_PWM_REG4 0x21de 	///../ucode/register.h
+#define P_LED_PWM_REG4 		CBUS_REG_ADDR(LED_PWM_REG4) 	///../ucode/register.h
+#define LED_PWM_REG5 0x21df 	///../ucode/register.h
+#define P_LED_PWM_REG5 		CBUS_REG_ADDR(LED_PWM_REG5) 	///../ucode/register.h
+#define LED_PWM_REG6 0x21e0 	///../ucode/register.h
+#define P_LED_PWM_REG6 		CBUS_REG_ADDR(LED_PWM_REG6) 	///../ucode/register.h
+#define VGHL_PWM_REG0 0x21e1 	///../ucode/register.h
+#define P_VGHL_PWM_REG0 		CBUS_REG_ADDR(VGHL_PWM_REG0) 	///../ucode/register.h
+#define VGHL_PWM_REG1 0x21e2 	///../ucode/register.h
+#define P_VGHL_PWM_REG1 		CBUS_REG_ADDR(VGHL_PWM_REG1) 	///../ucode/register.h
+#define VGHL_PWM_REG2 0x21e3 	///../ucode/register.h
+#define P_VGHL_PWM_REG2 		CBUS_REG_ADDR(VGHL_PWM_REG2) 	///../ucode/register.h
+#define VGHL_PWM_REG3 0x21e4 	///../ucode/register.h
+#define P_VGHL_PWM_REG3 		CBUS_REG_ADDR(VGHL_PWM_REG3) 	///../ucode/register.h
+#define VGHL_PWM_REG4 0x21e5 	///../ucode/register.h
+#define P_VGHL_PWM_REG4 		CBUS_REG_ADDR(VGHL_PWM_REG4) 	///../ucode/register.h
+#define VGHL_PWM_REG5 0x21e6 	///../ucode/register.h
+#define P_VGHL_PWM_REG5 		CBUS_REG_ADDR(VGHL_PWM_REG5) 	///../ucode/register.h
+#define VGHL_PWM_REG6 0x21e7 	///../ucode/register.h
+#define P_VGHL_PWM_REG6 		CBUS_REG_ADDR(VGHL_PWM_REG6) 	///../ucode/register.h
+#define I2C_M_1_CONTROL_REG 0x21f0 	///../ucode/register.h
+#define P_I2C_M_1_CONTROL_REG 		CBUS_REG_ADDR(I2C_M_1_CONTROL_REG) 	///../ucode/register.h
+#define I2C_M_1_SLAVE_ADDR 0x21f1 	///../ucode/register.h
+#define P_I2C_M_1_SLAVE_ADDR 		CBUS_REG_ADDR(I2C_M_1_SLAVE_ADDR) 	///../ucode/register.h
+#define I2C_M_1_TOKEN_LIST0 0x21f2 	///../ucode/register.h
+#define P_I2C_M_1_TOKEN_LIST0 		CBUS_REG_ADDR(I2C_M_1_TOKEN_LIST0) 	///../ucode/register.h
+#define I2C_M_1_TOKEN_LIST1 0x21f3 	///../ucode/register.h
+#define P_I2C_M_1_TOKEN_LIST1 		CBUS_REG_ADDR(I2C_M_1_TOKEN_LIST1) 	///../ucode/register.h
+#define I2C_M_1_WDATA_REG0 0x21f4 	///../ucode/register.h
+#define P_I2C_M_1_WDATA_REG0 		CBUS_REG_ADDR(I2C_M_1_WDATA_REG0) 	///../ucode/register.h
+#define I2C_M_1_WDATA_REG1 0x21f5 	///../ucode/register.h
+#define P_I2C_M_1_WDATA_REG1 		CBUS_REG_ADDR(I2C_M_1_WDATA_REG1) 	///../ucode/register.h
+#define I2C_M_1_RDATA_REG0 0x21f6 	///../ucode/register.h
+#define P_I2C_M_1_RDATA_REG0 		CBUS_REG_ADDR(I2C_M_1_RDATA_REG0) 	///../ucode/register.h
+#define I2C_M_1_RDATA_REG1 0x21f7 	///../ucode/register.h
+#define P_I2C_M_1_RDATA_REG1 		CBUS_REG_ADDR(I2C_M_1_RDATA_REG1) 	///../ucode/register.h
+#define I2C_M_2_CONTROL_REG 0x21f8 	///../ucode/register.h
+#define P_I2C_M_2_CONTROL_REG 		CBUS_REG_ADDR(I2C_M_2_CONTROL_REG) 	///../ucode/register.h
+#define I2C_M_2_SLAVE_ADDR 0x21f9 	///../ucode/register.h
+#define P_I2C_M_2_SLAVE_ADDR 		CBUS_REG_ADDR(I2C_M_2_SLAVE_ADDR) 	///../ucode/register.h
+#define I2C_M_2_TOKEN_LIST0 0x21fa 	///../ucode/register.h
+#define P_I2C_M_2_TOKEN_LIST0 		CBUS_REG_ADDR(I2C_M_2_TOKEN_LIST0) 	///../ucode/register.h
+#define I2C_M_2_TOKEN_LIST1 0x21fb 	///../ucode/register.h
+#define P_I2C_M_2_TOKEN_LIST1 		CBUS_REG_ADDR(I2C_M_2_TOKEN_LIST1) 	///../ucode/register.h
+#define I2C_M_2_WDATA_REG0 0x21fc 	///../ucode/register.h
+#define P_I2C_M_2_WDATA_REG0 		CBUS_REG_ADDR(I2C_M_2_WDATA_REG0) 	///../ucode/register.h
+#define I2C_M_2_WDATA_REG1 0x21fd 	///../ucode/register.h
+#define P_I2C_M_2_WDATA_REG1 		CBUS_REG_ADDR(I2C_M_2_WDATA_REG1) 	///../ucode/register.h
+#define I2C_M_2_RDATA_REG0 0x21fe 	///../ucode/register.h
+#define P_I2C_M_2_RDATA_REG0 		CBUS_REG_ADDR(I2C_M_2_RDATA_REG0) 	///../ucode/register.h
+#define I2C_M_2_RDATA_REG1 0x21ff 	///../ucode/register.h
+#define P_I2C_M_2_RDATA_REG1 		CBUS_REG_ADDR(I2C_M_2_RDATA_REG1) 	///../ucode/register.h
+#define BT_CTRL 0x2240 	///../ucode/register.h
+#define P_BT_CTRL 		CBUS_REG_ADDR(BT_CTRL) 	///../ucode/register.h
+#define BT_VBISTART 0x2241 	///../ucode/register.h
+#define P_BT_VBISTART 		CBUS_REG_ADDR(BT_VBISTART) 	///../ucode/register.h
+#define BT_VBIEND 0x2242 	///../ucode/register.h
+#define P_BT_VBIEND 		CBUS_REG_ADDR(BT_VBIEND) 	///../ucode/register.h
+#define BT_FIELDSADR 0x2243 	///../ucode/register.h
+#define P_BT_FIELDSADR 		CBUS_REG_ADDR(BT_FIELDSADR) 	///../ucode/register.h
+#define BT_LINECTRL 0x2244 	///../ucode/register.h
+#define P_BT_LINECTRL 		CBUS_REG_ADDR(BT_LINECTRL) 	///../ucode/register.h
+#define BT_VIDEOSTART 0x2245 	///../ucode/register.h
+#define P_BT_VIDEOSTART 		CBUS_REG_ADDR(BT_VIDEOSTART) 	///../ucode/register.h
+#define BT_VIDEOEND 0x2246 	///../ucode/register.h
+#define P_BT_VIDEOEND 		CBUS_REG_ADDR(BT_VIDEOEND) 	///../ucode/register.h
+#define BT_SLICELINE0 0x2247 	///../ucode/register.h
+#define P_BT_SLICELINE0 		CBUS_REG_ADDR(BT_SLICELINE0) 	///../ucode/register.h
+#define BT_SLICELINE1 0x2248 	///../ucode/register.h
+#define P_BT_SLICELINE1 		CBUS_REG_ADDR(BT_SLICELINE1) 	///../ucode/register.h
+#define BT_PORT_CTRL 0x2249 	///../ucode/register.h
+#define P_BT_PORT_CTRL 		CBUS_REG_ADDR(BT_PORT_CTRL) 	///../ucode/register.h
+#define BT_SWAP_CTRL 0x224a 	///../ucode/register.h
+#define P_BT_SWAP_CTRL 		CBUS_REG_ADDR(BT_SWAP_CTRL) 	///../ucode/register.h
+#define BT_ANCISADR 0x224b 	///../ucode/register.h
+#define P_BT_ANCISADR 		CBUS_REG_ADDR(BT_ANCISADR) 	///../ucode/register.h
+#define BT_ANCIEADR 0x224c 	///../ucode/register.h
+#define P_BT_ANCIEADR 		CBUS_REG_ADDR(BT_ANCIEADR) 	///../ucode/register.h
+#define BT_AFIFO_CTRL 0x224d 	///../ucode/register.h
+#define P_BT_AFIFO_CTRL 		CBUS_REG_ADDR(BT_AFIFO_CTRL) 	///../ucode/register.h
+#define BT_601_CTRL0 0x224e 	///../ucode/register.h
+#define P_BT_601_CTRL0 		CBUS_REG_ADDR(BT_601_CTRL0) 	///../ucode/register.h
+#define BT_601_CTRL1 0x224f 	///../ucode/register.h
+#define P_BT_601_CTRL1 		CBUS_REG_ADDR(BT_601_CTRL1) 	///../ucode/register.h
+#define BT_601_CTRL2 0x2250 	///../ucode/register.h
+#define P_BT_601_CTRL2 		CBUS_REG_ADDR(BT_601_CTRL2) 	///../ucode/register.h
+#define BT_601_CTRL3 0x2251 	///../ucode/register.h
+#define P_BT_601_CTRL3 		CBUS_REG_ADDR(BT_601_CTRL3) 	///../ucode/register.h
+#define BT_FIELD_LUMA 0x2252 	///../ucode/register.h
+#define P_BT_FIELD_LUMA 		CBUS_REG_ADDR(BT_FIELD_LUMA) 	///../ucode/register.h
+#define BT_RAW_CTRL 0x2253 	///../ucode/register.h
+#define P_BT_RAW_CTRL 		CBUS_REG_ADDR(BT_RAW_CTRL) 	///../ucode/register.h
+#define BT_STATUS 0x2254 	///../ucode/register.h
+#define P_BT_STATUS 		CBUS_REG_ADDR(BT_STATUS) 	///../ucode/register.h
+#define BT_INT_CTRL 0x2255 	///../ucode/register.h
+#define P_BT_INT_CTRL 		CBUS_REG_ADDR(BT_INT_CTRL) 	///../ucode/register.h
+#define BT_ANCI_STATUS 0x2256 	///../ucode/register.h
+#define P_BT_ANCI_STATUS 		CBUS_REG_ADDR(BT_ANCI_STATUS) 	///../ucode/register.h
+#define BT_VLINE_STATUS 0x2257 	///../ucode/register.h
+#define P_BT_VLINE_STATUS 		CBUS_REG_ADDR(BT_VLINE_STATUS) 	///../ucode/register.h
+#define BT_AFIFO_PTR 0x2258 	///../ucode/register.h
+#define P_BT_AFIFO_PTR 		CBUS_REG_ADDR(BT_AFIFO_PTR) 	///../ucode/register.h
+#define BT_JPEGBYTENUM 0x2259 	///../ucode/register.h
+#define P_BT_JPEGBYTENUM 		CBUS_REG_ADDR(BT_JPEGBYTENUM) 	///../ucode/register.h
+#define BT_ERR_CNT 0x225a 	///../ucode/register.h
+#define P_BT_ERR_CNT 		CBUS_REG_ADDR(BT_ERR_CNT) 	///../ucode/register.h
+#define BT_JPEG_STATUS0 0x225b 	///../ucode/register.h
+#define P_BT_JPEG_STATUS0 		CBUS_REG_ADDR(BT_JPEG_STATUS0) 	///../ucode/register.h
+#define BT_JPEG_STATUS1 0x225c 	///../ucode/register.h
+#define P_BT_JPEG_STATUS1 		CBUS_REG_ADDR(BT_JPEG_STATUS1) 	///../ucode/register.h
+#define BT_LCNT_STATUS 0x225d 	///../ucode/register.h
+#define P_BT_LCNT_STATUS 		CBUS_REG_ADDR(BT_LCNT_STATUS) 	///../ucode/register.h
+#define BT_PCNT_STATUS 0x225e 	///../ucode/register.h
+#define P_BT_PCNT_STATUS 		CBUS_REG_ADDR(BT_PCNT_STATUS) 	///../ucode/register.h
+#define BT656_ADDR_END 0x225f 	///../ucode/register.h
+#define P_BT656_ADDR_END 		CBUS_REG_ADDR(BT656_ADDR_END) 	///../ucode/register.h
+#define NDMA_CNTL_REG0 0x2270 	///../ucode/register.h
+#define P_NDMA_CNTL_REG0 		CBUS_REG_ADDR(NDMA_CNTL_REG0) 	///../ucode/register.h
+#define NDMA_TABLE_ADD_REG 0x2272 	///../ucode/register.h
+#define P_NDMA_TABLE_ADD_REG 		CBUS_REG_ADDR(NDMA_TABLE_ADD_REG) 	///../ucode/register.h
+#define NDMA_TDES_KEY_LO 0x2273 	///../ucode/register.h
+#define P_NDMA_TDES_KEY_LO 		CBUS_REG_ADDR(NDMA_TDES_KEY_LO) 	///../ucode/register.h
+#define NDMA_TDES_KEY_HI 0x2274 	///../ucode/register.h
+#define P_NDMA_TDES_KEY_HI 		CBUS_REG_ADDR(NDMA_TDES_KEY_HI) 	///../ucode/register.h
+#define NDMA_TDES_CONTROL 0x2275 	///../ucode/register.h
+#define P_NDMA_TDES_CONTROL 		CBUS_REG_ADDR(NDMA_TDES_CONTROL) 	///../ucode/register.h
+#define NDMA_AES_CONTROL 0x2276 	///../ucode/register.h
+#define P_NDMA_AES_CONTROL 		CBUS_REG_ADDR(NDMA_AES_CONTROL) 	///../ucode/register.h
+#define NDMA_AES_RK_FIFO 0x2277 	///../ucode/register.h
+#define P_NDMA_AES_RK_FIFO 		CBUS_REG_ADDR(NDMA_AES_RK_FIFO) 	///../ucode/register.h
+#define NDMA_CRC_OUT 0x2278 	///../ucode/register.h
+#define P_NDMA_CRC_OUT 		CBUS_REG_ADDR(NDMA_CRC_OUT) 	///../ucode/register.h
+#define NDMA_THREAD_REG 0x2279 	///../ucode/register.h
+#define P_NDMA_THREAD_REG 		CBUS_REG_ADDR(NDMA_THREAD_REG) 	///../ucode/register.h
+#define NDMA_THREAD_TABLE_START0 0x2280 	///../ucode/register.h
+#define P_NDMA_THREAD_TABLE_START0 		CBUS_REG_ADDR(NDMA_THREAD_TABLE_START0) 	///../ucode/register.h
+#define NDMA_THREAD_TABLE_CURR0 0x2281 	///../ucode/register.h
+#define P_NDMA_THREAD_TABLE_CURR0 		CBUS_REG_ADDR(NDMA_THREAD_TABLE_CURR0) 	///../ucode/register.h
+#define NDMA_THREAD_TABLE_END0 0x2282 	///../ucode/register.h
+#define P_NDMA_THREAD_TABLE_END0 		CBUS_REG_ADDR(NDMA_THREAD_TABLE_END0) 	///../ucode/register.h
+#define NDMA_THREAD_TABLE_START1 0x2283 	///../ucode/register.h
+#define P_NDMA_THREAD_TABLE_START1 		CBUS_REG_ADDR(NDMA_THREAD_TABLE_START1) 	///../ucode/register.h
+#define NDMA_THREAD_TABLE_CURR1 0x2284 	///../ucode/register.h
+#define P_NDMA_THREAD_TABLE_CURR1 		CBUS_REG_ADDR(NDMA_THREAD_TABLE_CURR1) 	///../ucode/register.h
+#define NDMA_THREAD_TABLE_END1 0x2285 	///../ucode/register.h
+#define P_NDMA_THREAD_TABLE_END1 		CBUS_REG_ADDR(NDMA_THREAD_TABLE_END1) 	///../ucode/register.h
+#define NDMA_THREAD_TABLE_START2 0x2286 	///../ucode/register.h
+#define P_NDMA_THREAD_TABLE_START2 		CBUS_REG_ADDR(NDMA_THREAD_TABLE_START2) 	///../ucode/register.h
+#define NDMA_THREAD_TABLE_CURR2 0x2287 	///../ucode/register.h
+#define P_NDMA_THREAD_TABLE_CURR2 		CBUS_REG_ADDR(NDMA_THREAD_TABLE_CURR2) 	///../ucode/register.h
+#define NDMA_THREAD_TABLE_END2 0x2288 	///../ucode/register.h
+#define P_NDMA_THREAD_TABLE_END2 		CBUS_REG_ADDR(NDMA_THREAD_TABLE_END2) 	///../ucode/register.h
+#define NDMA_THREAD_TABLE_START3 0x2289 	///../ucode/register.h
+#define P_NDMA_THREAD_TABLE_START3 		CBUS_REG_ADDR(NDMA_THREAD_TABLE_START3) 	///../ucode/register.h
+#define NDMA_THREAD_TABLE_CURR3 0x228a 	///../ucode/register.h
+#define P_NDMA_THREAD_TABLE_CURR3 		CBUS_REG_ADDR(NDMA_THREAD_TABLE_CURR3) 	///../ucode/register.h
+#define NDMA_THREAD_TABLE_END3 0x228b 	///../ucode/register.h
+#define P_NDMA_THREAD_TABLE_END3 		CBUS_REG_ADDR(NDMA_THREAD_TABLE_END3) 	///../ucode/register.h
+#define NDMA_CNTL_REG1 0x228c 	///../ucode/register.h
+#define P_NDMA_CNTL_REG1 		CBUS_REG_ADDR(NDMA_CNTL_REG1) 	///../ucode/register.h
+#define STREAM_EVENT_INFO 0x2300 	///../ucode/register.h
+#define P_STREAM_EVENT_INFO 		CBUS_REG_ADDR(STREAM_EVENT_INFO) 	///../ucode/register.h
+#define STREAM_OUTPUT_CONFIG 0x2301 	///../ucode/register.h
+#define P_STREAM_OUTPUT_CONFIG 		CBUS_REG_ADDR(STREAM_OUTPUT_CONFIG) 	///../ucode/register.h
+#define C_D_BUS_CONTROL 0x2302 	///../ucode/register.h
+#define P_C_D_BUS_CONTROL 		CBUS_REG_ADDR(C_D_BUS_CONTROL) 	///../ucode/register.h
+#define C_DATA 0x2303 	///../ucode/register.h
+#define P_C_DATA 		CBUS_REG_ADDR(C_DATA) 	///../ucode/register.h
+#define STREAM_BUS_CONFIG 0x2304 	///../ucode/register.h
+#define P_STREAM_BUS_CONFIG 		CBUS_REG_ADDR(STREAM_BUS_CONFIG) 	///../ucode/register.h
+#define STREAM_DATA_IN_CONFIG 0x2305 	///../ucode/register.h
+#define P_STREAM_DATA_IN_CONFIG 		CBUS_REG_ADDR(STREAM_DATA_IN_CONFIG) 	///../ucode/register.h
+#define STREAM_WAIT_IRQ_CONFIG 0x2306 	///../ucode/register.h
+#define P_STREAM_WAIT_IRQ_CONFIG 		CBUS_REG_ADDR(STREAM_WAIT_IRQ_CONFIG) 	///../ucode/register.h
+#define STREAM_EVENT_CTL 0x2307 	///../ucode/register.h
+#define P_STREAM_EVENT_CTL 		CBUS_REG_ADDR(STREAM_EVENT_CTL) 	///../ucode/register.h
+#define CMD_ARGUMENT 0x2308 	///../ucode/register.h
+#define P_CMD_ARGUMENT 		CBUS_REG_ADDR(CMD_ARGUMENT) 	///../ucode/register.h
+#define CMD_SEND 0x2309 	///../ucode/register.h
+#define P_CMD_SEND 		CBUS_REG_ADDR(CMD_SEND) 	///../ucode/register.h
+#define SDIO_CONFIG 0x230a 	///../ucode/register.h
+#define P_SDIO_CONFIG 		CBUS_REG_ADDR(SDIO_CONFIG) 	///../ucode/register.h
+#define SDIO_STATUS_IRQ 0x230b 	///../ucode/register.h
+#define P_SDIO_STATUS_IRQ 		CBUS_REG_ADDR(SDIO_STATUS_IRQ) 	///../ucode/register.h
+#define SDIO_IRQ_CONFIG 0x230c 	///../ucode/register.h
+#define P_SDIO_IRQ_CONFIG 		CBUS_REG_ADDR(SDIO_IRQ_CONFIG) 	///../ucode/register.h
+#define SDIO_MULT_CONFIG 0x230d 	///../ucode/register.h
+#define P_SDIO_MULT_CONFIG 		CBUS_REG_ADDR(SDIO_MULT_CONFIG) 	///../ucode/register.h
+#define SDIO_M_ADDR 0x230e 	///../ucode/register.h
+#define P_SDIO_M_ADDR 		CBUS_REG_ADDR(SDIO_M_ADDR) 	///../ucode/register.h
+#define SDIO_EXTENSION 0x230f 	///../ucode/register.h
+#define P_SDIO_EXTENSION 		CBUS_REG_ADDR(SDIO_EXTENSION) 	///../ucode/register.h
+#define ASYNC_FIFO_REG0 0x2310 	///../ucode/register.h
+#define P_ASYNC_FIFO_REG0 		CBUS_REG_ADDR(ASYNC_FIFO_REG0) 	///../ucode/register.h
+#define ASYNC_FIFO_REG1 0x2311 	///../ucode/register.h
+#define P_ASYNC_FIFO_REG1 		CBUS_REG_ADDR(ASYNC_FIFO_REG1) 	///../ucode/register.h
+#define ASYNC_FIFO_REG2 0x2312 	///../ucode/register.h
+#define P_ASYNC_FIFO_REG2 		CBUS_REG_ADDR(ASYNC_FIFO_REG2) 	///../ucode/register.h
+#define ASYNC_FIFO_REG3 0x2313 	///../ucode/register.h
+#define P_ASYNC_FIFO_REG3 		CBUS_REG_ADDR(ASYNC_FIFO_REG3) 	///../ucode/register.h
+#define ASYNC_FIFO2_REG0 0x2314 	///../ucode/register.h
+#define P_ASYNC_FIFO2_REG0 		CBUS_REG_ADDR(ASYNC_FIFO2_REG0) 	///../ucode/register.h
+#define ASYNC_FIFO2_REG1 0x2315 	///../ucode/register.h
+#define P_ASYNC_FIFO2_REG1 		CBUS_REG_ADDR(ASYNC_FIFO2_REG1) 	///../ucode/register.h
+#define ASYNC_FIFO2_REG2 0x2316 	///../ucode/register.h
+#define P_ASYNC_FIFO2_REG2 		CBUS_REG_ADDR(ASYNC_FIFO2_REG2) 	///../ucode/register.h
+#define ASYNC_FIFO2_REG3 0x2317 	///../ucode/register.h
+#define P_ASYNC_FIFO2_REG3 		CBUS_REG_ADDR(ASYNC_FIFO2_REG3) 	///../ucode/register.h
+#define SDIO_AHB_CBUS_CTRL 0x2318 	///../ucode/register.h
+#define P_SDIO_AHB_CBUS_CTRL 		CBUS_REG_ADDR(SDIO_AHB_CBUS_CTRL) 	///../ucode/register.h
+#define SDIO_AHB_CBUS_M_DATA 0x2319 	///../ucode/register.h
+#define P_SDIO_AHB_CBUS_M_DATA 		CBUS_REG_ADDR(SDIO_AHB_CBUS_M_DATA) 	///../ucode/register.h
+#define SPI_FLASH_CMD 0x2320 	///../ucode/register.h
+#define P_SPI_FLASH_CMD 		CBUS_REG_ADDR(SPI_FLASH_CMD) 	///../ucode/register.h
+#define SPI_FLASH_ADDR 0x2321 	///../ucode/register.h
+#define P_SPI_FLASH_ADDR 		CBUS_REG_ADDR(SPI_FLASH_ADDR) 	///../ucode/register.h
+#define SPI_FLASH_CTRL 0x2322 	///../ucode/register.h
+#define P_SPI_FLASH_CTRL 		CBUS_REG_ADDR(SPI_FLASH_CTRL) 	///../ucode/register.h
+#define SPI_FLASH_CTRL1 0x2323 	///../ucode/register.h
+#define P_SPI_FLASH_CTRL1 		CBUS_REG_ADDR(SPI_FLASH_CTRL1) 	///../ucode/register.h
+#define SPI_FLASH_STATUS 0x2324 	///../ucode/register.h
+#define P_SPI_FLASH_STATUS 		CBUS_REG_ADDR(SPI_FLASH_STATUS) 	///../ucode/register.h
+#define SPI_FLASH_CTRL2 0x2325 	///../ucode/register.h
+#define P_SPI_FLASH_CTRL2 		CBUS_REG_ADDR(SPI_FLASH_CTRL2) 	///../ucode/register.h
+#define SPI_FLASH_CLOCK 0x2326 	///../ucode/register.h
+#define P_SPI_FLASH_CLOCK 		CBUS_REG_ADDR(SPI_FLASH_CLOCK) 	///../ucode/register.h
+#define SPI_FLASH_USER 0x2327 	///../ucode/register.h
+#define P_SPI_FLASH_USER 		CBUS_REG_ADDR(SPI_FLASH_USER) 	///../ucode/register.h
+#define SPI_FLASH_USER1 0x2328 	///../ucode/register.h
+#define P_SPI_FLASH_USER1 		CBUS_REG_ADDR(SPI_FLASH_USER1) 	///../ucode/register.h
+#define SPI_FLASH_USER2 0x2329 	///../ucode/register.h
+#define P_SPI_FLASH_USER2 		CBUS_REG_ADDR(SPI_FLASH_USER2) 	///../ucode/register.h
+#define SPI_FLASH_USER3 0x232a 	///../ucode/register.h
+#define P_SPI_FLASH_USER3 		CBUS_REG_ADDR(SPI_FLASH_USER3) 	///../ucode/register.h
+#define SPI_FLASH_USER4 0x232b 	///../ucode/register.h
+#define P_SPI_FLASH_USER4 		CBUS_REG_ADDR(SPI_FLASH_USER4) 	///../ucode/register.h
+#define SPI_FLASH_SLAVE 0x232c 	///../ucode/register.h
+#define P_SPI_FLASH_SLAVE 		CBUS_REG_ADDR(SPI_FLASH_SLAVE) 	///../ucode/register.h
+#define SPI_FLASH_SLAVE1 0x232d 	///../ucode/register.h
+#define P_SPI_FLASH_SLAVE1 		CBUS_REG_ADDR(SPI_FLASH_SLAVE1) 	///../ucode/register.h
+#define SPI_FLASH_SLAVE2 0x232e 	///../ucode/register.h
+#define P_SPI_FLASH_SLAVE2 		CBUS_REG_ADDR(SPI_FLASH_SLAVE2) 	///../ucode/register.h
+#define SPI_FLASH_SLAVE3 0x232f 	///../ucode/register.h
+#define P_SPI_FLASH_SLAVE3 		CBUS_REG_ADDR(SPI_FLASH_SLAVE3) 	///../ucode/register.h
+#define SPI_FLASH_C0 0x2330 	///../ucode/register.h
+#define P_SPI_FLASH_C0 		CBUS_REG_ADDR(SPI_FLASH_C0) 	///../ucode/register.h
+#define SPI_FLASH_C1 0x2331 	///../ucode/register.h
+#define P_SPI_FLASH_C1 		CBUS_REG_ADDR(SPI_FLASH_C1) 	///../ucode/register.h
+#define SPI_FLASH_C2 0x2332 	///../ucode/register.h
+#define P_SPI_FLASH_C2 		CBUS_REG_ADDR(SPI_FLASH_C2) 	///../ucode/register.h
+#define SPI_FLASH_C3 0x2333 	///../ucode/register.h
+#define P_SPI_FLASH_C3 		CBUS_REG_ADDR(SPI_FLASH_C3) 	///../ucode/register.h
+#define SPI_FLASH_C4 0x2334 	///../ucode/register.h
+#define P_SPI_FLASH_C4 		CBUS_REG_ADDR(SPI_FLASH_C4) 	///../ucode/register.h
+#define SPI_FLASH_C5 0x2335 	///../ucode/register.h
+#define P_SPI_FLASH_C5 		CBUS_REG_ADDR(SPI_FLASH_C5) 	///../ucode/register.h
+#define SPI_FLASH_C6 0x2336 	///../ucode/register.h
+#define P_SPI_FLASH_C6 		CBUS_REG_ADDR(SPI_FLASH_C6) 	///../ucode/register.h
+#define SPI_FLASH_C7 0x2337 	///../ucode/register.h
+#define P_SPI_FLASH_C7 		CBUS_REG_ADDR(SPI_FLASH_C7) 	///../ucode/register.h
+#define SPI_FLASH_B8 0x2338 	///../ucode/register.h
+#define P_SPI_FLASH_B8 		CBUS_REG_ADDR(SPI_FLASH_B8) 	///../ucode/register.h
+#define SPI_FLASH_B9 0x2339 	///../ucode/register.h
+#define P_SPI_FLASH_B9 		CBUS_REG_ADDR(SPI_FLASH_B9) 	///../ucode/register.h
+#define SPI_FLASH_B10 0x233a 	///../ucode/register.h
+#define P_SPI_FLASH_B10 		CBUS_REG_ADDR(SPI_FLASH_B10) 	///../ucode/register.h
+#define SPI_FLASH_B11 0x233b 	///../ucode/register.h
+#define P_SPI_FLASH_B11 		CBUS_REG_ADDR(SPI_FLASH_B11) 	///../ucode/register.h
+#define SPI_FLASH_B12 0x233c 	///../ucode/register.h
+#define P_SPI_FLASH_B12 		CBUS_REG_ADDR(SPI_FLASH_B12) 	///../ucode/register.h
+#define SPI_FLASH_B13 0x233d 	///../ucode/register.h
+#define P_SPI_FLASH_B13 		CBUS_REG_ADDR(SPI_FLASH_B13) 	///../ucode/register.h
+#define SPI_FLASH_B14 0x233e 	///../ucode/register.h
+#define P_SPI_FLASH_B14 		CBUS_REG_ADDR(SPI_FLASH_B14) 	///../ucode/register.h
+#define SPI_FLASH_B15 0x233f 	///../ucode/register.h
+#define P_SPI_FLASH_B15 		CBUS_REG_ADDR(SPI_FLASH_B15) 	///../ucode/register.h
+#define SPICC_RXDATA 0x2360 	///../ucode/register.h
+#define P_SPICC_RXDATA 		CBUS_REG_ADDR(SPICC_RXDATA) 	///../ucode/register.h
+#define SPICC_TXDATA 0x2361 	///../ucode/register.h
+#define P_SPICC_TXDATA 		CBUS_REG_ADDR(SPICC_TXDATA) 	///../ucode/register.h
+#define SPICC_CONREG 0x2362 	///../ucode/register.h
+#define P_SPICC_CONREG 		CBUS_REG_ADDR(SPICC_CONREG) 	///../ucode/register.h
+#define SPICC_INTREG 0x2363 	///../ucode/register.h
+#define P_SPICC_INTREG 		CBUS_REG_ADDR(SPICC_INTREG) 	///../ucode/register.h
+#define SPICC_DMAREG 0x2364 	///../ucode/register.h
+#define P_SPICC_DMAREG 		CBUS_REG_ADDR(SPICC_DMAREG) 	///../ucode/register.h
+#define SPICC_STATREG 0x2365 	///../ucode/register.h
+#define P_SPICC_STATREG 		CBUS_REG_ADDR(SPICC_STATREG) 	///../ucode/register.h
+#define SPICC_PERIODREG 0x2366 	///../ucode/register.h
+#define P_SPICC_PERIODREG 		CBUS_REG_ADDR(SPICC_PERIODREG) 	///../ucode/register.h
+#define SPICC_TESTREG 0x2367 	///../ucode/register.h
+#define P_SPICC_TESTREG 		CBUS_REG_ADDR(SPICC_TESTREG) 	///../ucode/register.h
+#define SPICC_DRADDR 0x2368 	///../ucode/register.h
+#define P_SPICC_DRADDR 		CBUS_REG_ADDR(SPICC_DRADDR) 	///../ucode/register.h
+#define SPICC_DWADDR 0x2369 	///../ucode/register.h
+#define P_SPICC_DWADDR 		CBUS_REG_ADDR(SPICC_DWADDR) 	///../ucode/register.h
+#define SD_REG0_ARGU 0x2380 	///../ucode/register.h
+#define P_SD_REG0_ARGU 		CBUS_REG_ADDR(SD_REG0_ARGU) 	///../ucode/register.h
+#define SD_REG1_SEND 0x2381 	///../ucode/register.h
+#define P_SD_REG1_SEND 		CBUS_REG_ADDR(SD_REG1_SEND) 	///../ucode/register.h
+#define SD_REG2_CNTL 0x2382 	///../ucode/register.h
+#define P_SD_REG2_CNTL 		CBUS_REG_ADDR(SD_REG2_CNTL) 	///../ucode/register.h
+#define SD_REG3_STAT 0x2383 	///../ucode/register.h
+#define P_SD_REG3_STAT 		CBUS_REG_ADDR(SD_REG3_STAT) 	///../ucode/register.h
+#define SD_REG4_CLKC 0x2384 	///../ucode/register.h
+#define P_SD_REG4_CLKC 		CBUS_REG_ADDR(SD_REG4_CLKC) 	///../ucode/register.h
+#define SD_REG5_ADDR 0x2385 	///../ucode/register.h
+#define P_SD_REG5_ADDR 		CBUS_REG_ADDR(SD_REG5_ADDR) 	///../ucode/register.h
+#define SD_REG6_PDMA 0x2386 	///../ucode/register.h
+#define P_SD_REG6_PDMA 		CBUS_REG_ADDR(SD_REG6_PDMA) 	///../ucode/register.h
+#define SD_REG7_MISC 0x2387 	///../ucode/register.h
+#define P_SD_REG7_MISC 		CBUS_REG_ADDR(SD_REG7_MISC) 	///../ucode/register.h
+#define SD_REG8_DATA 0x2388 	///../ucode/register.h
+#define P_SD_REG8_DATA 		CBUS_REG_ADDR(SD_REG8_DATA) 	///../ucode/register.h
+#define SD_REG9_ICTL 0x2389 	///../ucode/register.h
+#define P_SD_REG9_ICTL 		CBUS_REG_ADDR(SD_REG9_ICTL) 	///../ucode/register.h
+#define SD_REGA_ISTA 0x238a 	///../ucode/register.h
+#define P_SD_REGA_ISTA 		CBUS_REG_ADDR(SD_REGA_ISTA) 	///../ucode/register.h
+#define SD_REGB_SRST 0x238b 	///../ucode/register.h
+#define P_SD_REGB_SRST 		CBUS_REG_ADDR(SD_REGB_SRST) 	///../ucode/register.h
+#define ISA_DEBUG_REG0 0x2600 	///../ucode/register.h
+#define P_ISA_DEBUG_REG0 		CBUS_REG_ADDR(ISA_DEBUG_REG0) 	///../ucode/register.h
+#define ISA_DEBUG_REG1 0x2601 	///../ucode/register.h
+#define P_ISA_DEBUG_REG1 		CBUS_REG_ADDR(ISA_DEBUG_REG1) 	///../ucode/register.h
+#define ISA_DEBUG_REG2 0x2602 	///../ucode/register.h
+#define P_ISA_DEBUG_REG2 		CBUS_REG_ADDR(ISA_DEBUG_REG2) 	///../ucode/register.h
+#define ISA_PLL_CLK_SIM0 0x2608 	///../ucode/register.h
+#define P_ISA_PLL_CLK_SIM0 		CBUS_REG_ADDR(ISA_PLL_CLK_SIM0) 	///../ucode/register.h
+#define ISA_CNTL_REG0 0x2609 	///../ucode/register.h
+#define P_ISA_CNTL_REG0 		CBUS_REG_ADDR(ISA_CNTL_REG0) 	///../ucode/register.h
+#define MEDIA_CPU_IRQ_IN0_INTR_STAT 0x2610 	///../ucode/register.h
+#define P_MEDIA_CPU_IRQ_IN0_INTR_STAT 		CBUS_REG_ADDR(MEDIA_CPU_IRQ_IN0_INTR_STAT) 	///../ucode/register.h
+#define MEDIA_CPU_IRQ_IN0_INTR_STAT_CLR 0x2611 	///../ucode/register.h
+#define P_MEDIA_CPU_IRQ_IN0_INTR_STAT_CLR 		CBUS_REG_ADDR(MEDIA_CPU_IRQ_IN0_INTR_STAT_CLR) 	///../ucode/register.h
+#define MEDIA_CPU_IRQ_IN0_INTR_MASK 0x2612 	///../ucode/register.h
+#define P_MEDIA_CPU_IRQ_IN0_INTR_MASK 		CBUS_REG_ADDR(MEDIA_CPU_IRQ_IN0_INTR_MASK) 	///../ucode/register.h
+#define MEDIA_CPU_IRQ_IN0_INTR_FIRQ_SEL 0x2613 	///../ucode/register.h
+#define P_MEDIA_CPU_IRQ_IN0_INTR_FIRQ_SEL 		CBUS_REG_ADDR(MEDIA_CPU_IRQ_IN0_INTR_FIRQ_SEL) 	///../ucode/register.h
+#define MEDIA_CPU_IRQ_IN1_INTR_STAT 0x2614 	///../ucode/register.h
+#define P_MEDIA_CPU_IRQ_IN1_INTR_STAT 		CBUS_REG_ADDR(MEDIA_CPU_IRQ_IN1_INTR_STAT) 	///../ucode/register.h
+#define MEDIA_CPU_IRQ_IN1_INTR_STAT_CLR 0x2615 	///../ucode/register.h
+#define P_MEDIA_CPU_IRQ_IN1_INTR_STAT_CLR 		CBUS_REG_ADDR(MEDIA_CPU_IRQ_IN1_INTR_STAT_CLR) 	///../ucode/register.h
+#define MEDIA_CPU_IRQ_IN1_INTR_MASK 0x2616 	///../ucode/register.h
+#define P_MEDIA_CPU_IRQ_IN1_INTR_MASK 		CBUS_REG_ADDR(MEDIA_CPU_IRQ_IN1_INTR_MASK) 	///../ucode/register.h
+#define MEDIA_CPU_IRQ_IN1_INTR_FIRQ_SEL 0x2617 	///../ucode/register.h
+#define P_MEDIA_CPU_IRQ_IN1_INTR_FIRQ_SEL 		CBUS_REG_ADDR(MEDIA_CPU_IRQ_IN1_INTR_FIRQ_SEL) 	///../ucode/register.h
+#define MEDIA_CPU_IRQ_IN2_INTR_STAT 0x2618 	///../ucode/register.h
+#define P_MEDIA_CPU_IRQ_IN2_INTR_STAT 		CBUS_REG_ADDR(MEDIA_CPU_IRQ_IN2_INTR_STAT) 	///../ucode/register.h
+#define MEDIA_CPU_IRQ_IN2_INTR_STAT_CLR 0x2619 	///../ucode/register.h
+#define P_MEDIA_CPU_IRQ_IN2_INTR_STAT_CLR 		CBUS_REG_ADDR(MEDIA_CPU_IRQ_IN2_INTR_STAT_CLR) 	///../ucode/register.h
+#define MEDIA_CPU_IRQ_IN2_INTR_MASK 0x261a 	///../ucode/register.h
+#define P_MEDIA_CPU_IRQ_IN2_INTR_MASK 		CBUS_REG_ADDR(MEDIA_CPU_IRQ_IN2_INTR_MASK) 	///../ucode/register.h
+#define MEDIA_CPU_IRQ_IN2_INTR_FIRQ_SEL 0x261b 	///../ucode/register.h
+#define P_MEDIA_CPU_IRQ_IN2_INTR_FIRQ_SEL 		CBUS_REG_ADDR(MEDIA_CPU_IRQ_IN2_INTR_FIRQ_SEL) 	///../ucode/register.h
+#define MEDIA_CPU_IRQ_IN3_INTR_STAT 0x261c 	///../ucode/register.h
+#define P_MEDIA_CPU_IRQ_IN3_INTR_STAT 		CBUS_REG_ADDR(MEDIA_CPU_IRQ_IN3_INTR_STAT) 	///../ucode/register.h
+#define MEDIA_CPU_IRQ_IN3_INTR_STAT_CLR 0x261d 	///../ucode/register.h
+#define P_MEDIA_CPU_IRQ_IN3_INTR_STAT_CLR 		CBUS_REG_ADDR(MEDIA_CPU_IRQ_IN3_INTR_STAT_CLR) 	///../ucode/register.h
+#define MEDIA_CPU_IRQ_IN3_INTR_MASK 0x261e 	///../ucode/register.h
+#define P_MEDIA_CPU_IRQ_IN3_INTR_MASK 		CBUS_REG_ADDR(MEDIA_CPU_IRQ_IN3_INTR_MASK) 	///../ucode/register.h
+#define MEDIA_CPU_IRQ_IN3_INTR_FIRQ_SEL 0x261f 	///../ucode/register.h
+#define P_MEDIA_CPU_IRQ_IN3_INTR_FIRQ_SEL 		CBUS_REG_ADDR(MEDIA_CPU_IRQ_IN3_INTR_FIRQ_SEL) 	///../ucode/register.h
+#define GPIO_INTR_EDGE_POL 0x2620 	///../ucode/register.h
+#define P_GPIO_INTR_EDGE_POL 		CBUS_REG_ADDR(GPIO_INTR_EDGE_POL) 	///../ucode/register.h
+#define GPIO_INTR_GPIO_SEL0 0x2621 	///../ucode/register.h
+#define P_GPIO_INTR_GPIO_SEL0 		CBUS_REG_ADDR(GPIO_INTR_GPIO_SEL0) 	///../ucode/register.h
+#define GPIO_INTR_GPIO_SEL1 0x2622 	///../ucode/register.h
+#define P_GPIO_INTR_GPIO_SEL1 		CBUS_REG_ADDR(GPIO_INTR_GPIO_SEL1) 	///../ucode/register.h
+#define GPIO_INTR_FILTER_SEL0 0x2623 	///../ucode/register.h
+#define P_GPIO_INTR_FILTER_SEL0 		CBUS_REG_ADDR(GPIO_INTR_FILTER_SEL0) 	///../ucode/register.h
+#define GLOBAL_INTR_DISABLE 0x2624 	///../ucode/register.h
+#define P_GLOBAL_INTR_DISABLE 		CBUS_REG_ADDR(GLOBAL_INTR_DISABLE) 	///../ucode/register.h
+#define WATCHDOG_TC 0x2640 	///../ucode/register.h
+#define P_WATCHDOG_TC 		CBUS_REG_ADDR(WATCHDOG_TC) 	///../ucode/register.h
+#define WATCHDOG_RESET 0x2641 	///../ucode/register.h
+#define P_WATCHDOG_RESET 		CBUS_REG_ADDR(WATCHDOG_RESET) 	///../ucode/register.h
+#define WATCHDOG_ENABLE_BIT    22	
+#define AHB_ARBITER_REG 0x2642 	///../ucode/register.h
+#define P_AHB_ARBITER_REG 		CBUS_REG_ADDR(AHB_ARBITER_REG) 	///../ucode/register.h
+#define AHB_ARBDEC_REG 0x2643 	///../ucode/register.h
+#define P_AHB_ARBDEC_REG 		CBUS_REG_ADDR(AHB_ARBDEC_REG) 	///../ucode/register.h
+#define AHB_ARBITER2_REG 0x264a 	///../ucode/register.h
+#define P_AHB_ARBITER2_REG 		CBUS_REG_ADDR(AHB_ARBITER2_REG) 	///../ucode/register.h
+#define DEVICE_MMCP_CNTL 0x264b 	///../ucode/register.h
+#define P_DEVICE_MMCP_CNTL 		CBUS_REG_ADDR(DEVICE_MMCP_CNTL) 	///../ucode/register.h
+#define AUDIO_MMCP_CNTL 0x264c 	///../ucode/register.h
+#define P_AUDIO_MMCP_CNTL 		CBUS_REG_ADDR(AUDIO_MMCP_CNTL) 	///../ucode/register.h
+#define ISA_BIST_REG0 0x2644 	///../ucode/register.h
+#define P_ISA_BIST_REG0 		CBUS_REG_ADDR(ISA_BIST_REG0) 	///../ucode/register.h
+#define ISA_BIST_REG1 0x2645 	///../ucode/register.h
+#define P_ISA_BIST_REG1 		CBUS_REG_ADDR(ISA_BIST_REG1) 	///../ucode/register.h
+#define ISA_BIST_REG2 0x2646 	///../ucode/register.h
+#define P_ISA_BIST_REG2 		CBUS_REG_ADDR(ISA_BIST_REG2) 	///../ucode/register.h
+#define ISA_BIST_REG3 0x2647 	///../ucode/register.h
+#define P_ISA_BIST_REG3 		CBUS_REG_ADDR(ISA_BIST_REG3) 	///../ucode/register.h
+#define ISA_BIST_REG4 0x2648 	///../ucode/register.h
+#define P_ISA_BIST_REG4 		CBUS_REG_ADDR(ISA_BIST_REG4) 	///../ucode/register.h
+#define ISA_BIST_REG5 0x2649 	///../ucode/register.h
+#define P_ISA_BIST_REG5 		CBUS_REG_ADDR(ISA_BIST_REG5) 	///../ucode/register.h
+#define ISA_BIST_REG6 0x264e 	///../ucode/register.h
+#define P_ISA_BIST_REG6 		CBUS_REG_ADDR(ISA_BIST_REG6) 	///../ucode/register.h
+#define ISA_TIMER_MUX 0x2650 	///../ucode/register.h
+#define P_ISA_TIMER_MUX 		CBUS_REG_ADDR(ISA_TIMER_MUX) 	///../ucode/register.h
+#define ISA_TIMERA 0x2651 	///../ucode/register.h
+#define P_ISA_TIMERA 		CBUS_REG_ADDR(ISA_TIMERA) 	///../ucode/register.h
+#define ISA_TIMERB 0x2652 	///../ucode/register.h
+#define P_ISA_TIMERB 		CBUS_REG_ADDR(ISA_TIMERB) 	///../ucode/register.h
+#define ISA_TIMERC 0x2653 	///../ucode/register.h
+#define P_ISA_TIMERC 		CBUS_REG_ADDR(ISA_TIMERC) 	///../ucode/register.h
+#define ISA_TIMERD 0x2654 	///../ucode/register.h
+#define P_ISA_TIMERD 		CBUS_REG_ADDR(ISA_TIMERD) 	///../ucode/register.h
+#define ISA_TIMERE 0x2655 	///../ucode/register.h
+#define P_ISA_TIMERE 		CBUS_REG_ADDR(ISA_TIMERE) 	///../ucode/register.h
+#define FBUF_ADDR 0x2656 	///../ucode/register.h
+#define P_FBUF_ADDR 		CBUS_REG_ADDR(FBUF_ADDR) 	///../ucode/register.h
+#define SDRAM_CTL0 0x2657 	///../ucode/register.h
+#define P_SDRAM_CTL0 		CBUS_REG_ADDR(SDRAM_CTL0) 	///../ucode/register.h
+#define SDRAM_CTL2 0x2658 	///../ucode/register.h
+#define P_SDRAM_CTL2 		CBUS_REG_ADDR(SDRAM_CTL2) 	///../ucode/register.h
+#define MEDIA_CPU_CTL 0x2659 	///../ucode/register.h
+#define P_MEDIA_CPU_CTL 		CBUS_REG_ADDR(MEDIA_CPU_CTL) 	///../ucode/register.h
+#define SDRAM_CTL4 0x265a 	///../ucode/register.h
+#define P_SDRAM_CTL4 		CBUS_REG_ADDR(SDRAM_CTL4) 	///../ucode/register.h
+#define SDRAM_CTL5 0x265b 	///../ucode/register.h
+#define P_SDRAM_CTL5 		CBUS_REG_ADDR(SDRAM_CTL5) 	///../ucode/register.h
+#define SDRAM_CTL6 0x265c 	///../ucode/register.h
+#define P_SDRAM_CTL6 		CBUS_REG_ADDR(SDRAM_CTL6) 	///../ucode/register.h
+#define SDRAM_CTL7 0x265d 	///../ucode/register.h
+#define P_SDRAM_CTL7 		CBUS_REG_ADDR(SDRAM_CTL7) 	///../ucode/register.h
+#define SDRAM_CTL8 0x265e 	///../ucode/register.h
+#define P_SDRAM_CTL8 		CBUS_REG_ADDR(SDRAM_CTL8) 	///../ucode/register.h
+#define AHB_MP4_MC_CTL 0x265f 	///../ucode/register.h
+#define P_AHB_MP4_MC_CTL 		CBUS_REG_ADDR(AHB_MP4_MC_CTL) 	///../ucode/register.h
+#define MEDIA_CPU_PCR 0x2660 	///../ucode/register.h
+#define P_MEDIA_CPU_PCR 		CBUS_REG_ADDR(MEDIA_CPU_PCR) 	///../ucode/register.h
+#define ABUF_WR_CTL0 0x2670 	///../ucode/register.h
+#define P_ABUF_WR_CTL0 		CBUS_REG_ADDR(ABUF_WR_CTL0) 	///../ucode/register.h
+#define ABUF_WR_CTL1 0x2671 	///../ucode/register.h
+#define P_ABUF_WR_CTL1 		CBUS_REG_ADDR(ABUF_WR_CTL1) 	///../ucode/register.h
+#define ABUF_WR_CTL2 0x2672 	///../ucode/register.h
+#define P_ABUF_WR_CTL2 		CBUS_REG_ADDR(ABUF_WR_CTL2) 	///../ucode/register.h
+#define ABUF_WR_CTL3 0x2673 	///../ucode/register.h
+#define P_ABUF_WR_CTL3 		CBUS_REG_ADDR(ABUF_WR_CTL3) 	///../ucode/register.h
+#define ABUF_RD_CTL0 0x2674 	///../ucode/register.h
+#define P_ABUF_RD_CTL0 		CBUS_REG_ADDR(ABUF_RD_CTL0) 	///../ucode/register.h
+#define ABUF_RD_CTL1 0x2675 	///../ucode/register.h
+#define P_ABUF_RD_CTL1 		CBUS_REG_ADDR(ABUF_RD_CTL1) 	///../ucode/register.h
+#define ABUF_RD_CTL2 0x2676 	///../ucode/register.h
+#define P_ABUF_RD_CTL2 		CBUS_REG_ADDR(ABUF_RD_CTL2) 	///../ucode/register.h
+#define ABUF_RD_CTL3 0x2677 	///../ucode/register.h
+#define P_ABUF_RD_CTL3 		CBUS_REG_ADDR(ABUF_RD_CTL3) 	///../ucode/register.h
+#define ABUF_ARB_CTL0 0x2678 	///../ucode/register.h
+#define P_ABUF_ARB_CTL0 		CBUS_REG_ADDR(ABUF_ARB_CTL0) 	///../ucode/register.h
+#define ABUF_FIFO_CTL0 0x2679 	///../ucode/register.h
+#define P_ABUF_FIFO_CTL0 		CBUS_REG_ADDR(ABUF_FIFO_CTL0) 	///../ucode/register.h
+#define AHB_BRIDGE_CNTL_WR 0x2680 	///../ucode/register.h
+#define P_AHB_BRIDGE_CNTL_WR 		CBUS_REG_ADDR(AHB_BRIDGE_CNTL_WR) 	///../ucode/register.h
+#define AHB_BRIDGE_REMAP0 0x2681 	///../ucode/register.h
+#define P_AHB_BRIDGE_REMAP0 		CBUS_REG_ADDR(AHB_BRIDGE_REMAP0) 	///../ucode/register.h
+#define AHB_BRIDGE_REMAP1 0x2682 	///../ucode/register.h
+#define P_AHB_BRIDGE_REMAP1 		CBUS_REG_ADDR(AHB_BRIDGE_REMAP1) 	///../ucode/register.h
+#define AHB_BRIDGE_REMAP2 0x2683 	///../ucode/register.h
+#define P_AHB_BRIDGE_REMAP2 		CBUS_REG_ADDR(AHB_BRIDGE_REMAP2) 	///../ucode/register.h
+#define AHB_BRIDGE_REMAP3 0x2684 	///../ucode/register.h
+#define P_AHB_BRIDGE_REMAP3 		CBUS_REG_ADDR(AHB_BRIDGE_REMAP3) 	///../ucode/register.h
+#define AHB_BRIDGE_CNTL_REG1 0x2685 	///../ucode/register.h
+#define P_AHB_BRIDGE_CNTL_REG1 		CBUS_REG_ADDR(AHB_BRIDGE_CNTL_REG1) 	///../ucode/register.h
+#define SYS_CPU_0_IRQ_IN0_INTR_STAT 0x2690 	///../ucode/register.h
+#define P_SYS_CPU_0_IRQ_IN0_INTR_STAT 		CBUS_REG_ADDR(SYS_CPU_0_IRQ_IN0_INTR_STAT) 	///../ucode/register.h
+#define SYS_CPU_0_IRQ_IN0_INTR_STAT_CLR 0x2691 	///../ucode/register.h
+#define P_SYS_CPU_0_IRQ_IN0_INTR_STAT_CLR 		CBUS_REG_ADDR(SYS_CPU_0_IRQ_IN0_INTR_STAT_CLR) 	///../ucode/register.h
+#define SYS_CPU_0_IRQ_IN0_INTR_MASK 0x2692 	///../ucode/register.h
+#define P_SYS_CPU_0_IRQ_IN0_INTR_MASK 		CBUS_REG_ADDR(SYS_CPU_0_IRQ_IN0_INTR_MASK) 	///../ucode/register.h
+#define SYS_CPU_0_IRQ_IN0_INTR_FIRQ_SEL 0x2693 	///../ucode/register.h
+#define P_SYS_CPU_0_IRQ_IN0_INTR_FIRQ_SEL 		CBUS_REG_ADDR(SYS_CPU_0_IRQ_IN0_INTR_FIRQ_SEL) 	///../ucode/register.h
+#define SYS_CPU_0_IRQ_IN1_INTR_STAT 0x2694 	///../ucode/register.h
+#define P_SYS_CPU_0_IRQ_IN1_INTR_STAT 		CBUS_REG_ADDR(SYS_CPU_0_IRQ_IN1_INTR_STAT) 	///../ucode/register.h
+#define SYS_CPU_0_IRQ_IN1_INTR_STAT_CLR 0x2695 	///../ucode/register.h
+#define P_SYS_CPU_0_IRQ_IN1_INTR_STAT_CLR 		CBUS_REG_ADDR(SYS_CPU_0_IRQ_IN1_INTR_STAT_CLR) 	///../ucode/register.h
+#define SYS_CPU_0_IRQ_IN1_INTR_MASK 0x2696 	///../ucode/register.h
+#define P_SYS_CPU_0_IRQ_IN1_INTR_MASK 		CBUS_REG_ADDR(SYS_CPU_0_IRQ_IN1_INTR_MASK) 	///../ucode/register.h
+#define SYS_CPU_0_IRQ_IN1_INTR_FIRQ_SEL 0x2697 	///../ucode/register.h
+#define P_SYS_CPU_0_IRQ_IN1_INTR_FIRQ_SEL 		CBUS_REG_ADDR(SYS_CPU_0_IRQ_IN1_INTR_FIRQ_SEL) 	///../ucode/register.h
+#define SYS_CPU_0_IRQ_IN2_INTR_STAT 0x2698 	///../ucode/register.h
+#define P_SYS_CPU_0_IRQ_IN2_INTR_STAT 		CBUS_REG_ADDR(SYS_CPU_0_IRQ_IN2_INTR_STAT) 	///../ucode/register.h
+#define SYS_CPU_0_IRQ_IN2_INTR_STAT_CLR 0x2699 	///../ucode/register.h
+#define P_SYS_CPU_0_IRQ_IN2_INTR_STAT_CLR 		CBUS_REG_ADDR(SYS_CPU_0_IRQ_IN2_INTR_STAT_CLR) 	///../ucode/register.h
+#define SYS_CPU_0_IRQ_IN2_INTR_MASK 0x269a 	///../ucode/register.h
+#define P_SYS_CPU_0_IRQ_IN2_INTR_MASK 		CBUS_REG_ADDR(SYS_CPU_0_IRQ_IN2_INTR_MASK) 	///../ucode/register.h
+#define SYS_CPU_0_IRQ_IN2_INTR_FIRQ_SEL 0x269b 	///../ucode/register.h
+#define P_SYS_CPU_0_IRQ_IN2_INTR_FIRQ_SEL 		CBUS_REG_ADDR(SYS_CPU_0_IRQ_IN2_INTR_FIRQ_SEL) 	///../ucode/register.h
+#define SYS_CPU_0_IRQ_IN3_INTR_STAT 0x269c 	///../ucode/register.h
+#define P_SYS_CPU_0_IRQ_IN3_INTR_STAT 		CBUS_REG_ADDR(SYS_CPU_0_IRQ_IN3_INTR_STAT) 	///../ucode/register.h
+#define SYS_CPU_0_IRQ_IN3_INTR_STAT_CLR 0x269d 	///../ucode/register.h
+#define P_SYS_CPU_0_IRQ_IN3_INTR_STAT_CLR 		CBUS_REG_ADDR(SYS_CPU_0_IRQ_IN3_INTR_STAT_CLR) 	///../ucode/register.h
+#define SYS_CPU_0_IRQ_IN3_INTR_MASK 0x269e 	///../ucode/register.h
+#define P_SYS_CPU_0_IRQ_IN3_INTR_MASK 		CBUS_REG_ADDR(SYS_CPU_0_IRQ_IN3_INTR_MASK) 	///../ucode/register.h
+#define SYS_CPU_0_IRQ_IN3_INTR_FIRQ_SEL 0x269f 	///../ucode/register.h
+#define P_SYS_CPU_0_IRQ_IN3_INTR_FIRQ_SEL 		CBUS_REG_ADDR(SYS_CPU_0_IRQ_IN3_INTR_FIRQ_SEL) 	///../ucode/register.h
+#define SYS_CPU_1_IRQ_IN0_INTR_STAT 0x26a0 	///../ucode/register.h
+#define P_SYS_CPU_1_IRQ_IN0_INTR_STAT 		CBUS_REG_ADDR(SYS_CPU_1_IRQ_IN0_INTR_STAT) 	///../ucode/register.h
+#define SYS_CPU_1_IRQ_IN0_INTR_STAT_CLR 0x26a1 	///../ucode/register.h
+#define P_SYS_CPU_1_IRQ_IN0_INTR_STAT_CLR 		CBUS_REG_ADDR(SYS_CPU_1_IRQ_IN0_INTR_STAT_CLR) 	///../ucode/register.h
+#define SYS_CPU_1_IRQ_IN0_INTR_MASK 0x26a2 	///../ucode/register.h
+#define P_SYS_CPU_1_IRQ_IN0_INTR_MASK 		CBUS_REG_ADDR(SYS_CPU_1_IRQ_IN0_INTR_MASK) 	///../ucode/register.h
+#define SYS_CPU_1_IRQ_IN0_INTR_FIRQ_SEL 0x26a3 	///../ucode/register.h
+#define P_SYS_CPU_1_IRQ_IN0_INTR_FIRQ_SEL 		CBUS_REG_ADDR(SYS_CPU_1_IRQ_IN0_INTR_FIRQ_SEL) 	///../ucode/register.h
+#define SYS_CPU_1_IRQ_IN1_INTR_STAT 0x26a4 	///../ucode/register.h
+#define P_SYS_CPU_1_IRQ_IN1_INTR_STAT 		CBUS_REG_ADDR(SYS_CPU_1_IRQ_IN1_INTR_STAT) 	///../ucode/register.h
+#define SYS_CPU_1_IRQ_IN1_INTR_STAT_CLR 0x26a5 	///../ucode/register.h
+#define P_SYS_CPU_1_IRQ_IN1_INTR_STAT_CLR 		CBUS_REG_ADDR(SYS_CPU_1_IRQ_IN1_INTR_STAT_CLR) 	///../ucode/register.h
+#define SYS_CPU_1_IRQ_IN1_INTR_MASK 0x26a6 	///../ucode/register.h
+#define P_SYS_CPU_1_IRQ_IN1_INTR_MASK 		CBUS_REG_ADDR(SYS_CPU_1_IRQ_IN1_INTR_MASK) 	///../ucode/register.h
+#define SYS_CPU_1_IRQ_IN1_INTR_FIRQ_SEL 0x26a7 	///../ucode/register.h
+#define P_SYS_CPU_1_IRQ_IN1_INTR_FIRQ_SEL 		CBUS_REG_ADDR(SYS_CPU_1_IRQ_IN1_INTR_FIRQ_SEL) 	///../ucode/register.h
+#define SYS_CPU_1_IRQ_IN2_INTR_STAT 0x26a8 	///../ucode/register.h
+#define P_SYS_CPU_1_IRQ_IN2_INTR_STAT 		CBUS_REG_ADDR(SYS_CPU_1_IRQ_IN2_INTR_STAT) 	///../ucode/register.h
+#define SYS_CPU_1_IRQ_IN2_INTR_STAT_CLR 0x26a9 	///../ucode/register.h
+#define P_SYS_CPU_1_IRQ_IN2_INTR_STAT_CLR 		CBUS_REG_ADDR(SYS_CPU_1_IRQ_IN2_INTR_STAT_CLR) 	///../ucode/register.h
+#define SYS_CPU_1_IRQ_IN2_INTR_MASK 0x26aa 	///../ucode/register.h
+#define P_SYS_CPU_1_IRQ_IN2_INTR_MASK 		CBUS_REG_ADDR(SYS_CPU_1_IRQ_IN2_INTR_MASK) 	///../ucode/register.h
+#define SYS_CPU_1_IRQ_IN2_INTR_FIRQ_SEL 0x26ab 	///../ucode/register.h
+#define P_SYS_CPU_1_IRQ_IN2_INTR_FIRQ_SEL 		CBUS_REG_ADDR(SYS_CPU_1_IRQ_IN2_INTR_FIRQ_SEL) 	///../ucode/register.h
+#define SYS_CPU_1_IRQ_IN3_INTR_STAT 0x26ac 	///../ucode/register.h
+#define P_SYS_CPU_1_IRQ_IN3_INTR_STAT 		CBUS_REG_ADDR(SYS_CPU_1_IRQ_IN3_INTR_STAT) 	///../ucode/register.h
+#define SYS_CPU_1_IRQ_IN3_INTR_STAT_CLR 0x26ad 	///../ucode/register.h
+#define P_SYS_CPU_1_IRQ_IN3_INTR_STAT_CLR 		CBUS_REG_ADDR(SYS_CPU_1_IRQ_IN3_INTR_STAT_CLR) 	///../ucode/register.h
+#define SYS_CPU_1_IRQ_IN3_INTR_MASK 0x26ae 	///../ucode/register.h
+#define P_SYS_CPU_1_IRQ_IN3_INTR_MASK 		CBUS_REG_ADDR(SYS_CPU_1_IRQ_IN3_INTR_MASK) 	///../ucode/register.h
+#define SYS_CPU_1_IRQ_IN3_INTR_FIRQ_SEL 0x26af 	///../ucode/register.h
+#define P_SYS_CPU_1_IRQ_IN3_INTR_FIRQ_SEL 		CBUS_REG_ADDR(SYS_CPU_1_IRQ_IN3_INTR_FIRQ_SEL) 	///../ucode/register.h
+#define MEDIA_CPU_IRQ_IN4_INTR_STAT 0x26b0 	///../ucode/register.h
+#define P_MEDIA_CPU_IRQ_IN4_INTR_STAT 		CBUS_REG_ADDR(MEDIA_CPU_IRQ_IN4_INTR_STAT) 	///../ucode/register.h
+#define MEDIA_CPU_IRQ_IN4_INTR_STAT_CLR 0x26b1 	///../ucode/register.h
+#define P_MEDIA_CPU_IRQ_IN4_INTR_STAT_CLR 		CBUS_REG_ADDR(MEDIA_CPU_IRQ_IN4_INTR_STAT_CLR) 	///../ucode/register.h
+#define MEDIA_CPU_IRQ_IN4_INTR_MASK 0x26b2 	///../ucode/register.h
+#define P_MEDIA_CPU_IRQ_IN4_INTR_MASK 		CBUS_REG_ADDR(MEDIA_CPU_IRQ_IN4_INTR_MASK) 	///../ucode/register.h
+#define MEDIA_CPU_IRQ_IN4_INTR_FIRQ_SEL 0x26b3 	///../ucode/register.h
+#define P_MEDIA_CPU_IRQ_IN4_INTR_FIRQ_SEL 		CBUS_REG_ADDR(MEDIA_CPU_IRQ_IN4_INTR_FIRQ_SEL) 	///../ucode/register.h
+#define SYS_CPU_0_IRQ_IN4_INTR_STAT 0x26b4 	///../ucode/register.h
+#define P_SYS_CPU_0_IRQ_IN4_INTR_STAT 		CBUS_REG_ADDR(SYS_CPU_0_IRQ_IN4_INTR_STAT) 	///../ucode/register.h
+#define SYS_CPU_0_IRQ_IN4_INTR_STAT_CLR 0x26b5 	///../ucode/register.h
+#define P_SYS_CPU_0_IRQ_IN4_INTR_STAT_CLR 		CBUS_REG_ADDR(SYS_CPU_0_IRQ_IN4_INTR_STAT_CLR) 	///../ucode/register.h
+#define SYS_CPU_0_IRQ_IN4_INTR_MASK 0x26b6 	///../ucode/register.h
+#define P_SYS_CPU_0_IRQ_IN4_INTR_MASK 		CBUS_REG_ADDR(SYS_CPU_0_IRQ_IN4_INTR_MASK) 	///../ucode/register.h
+#define SYS_CPU_0_IRQ_IN4_INTR_FIRQ_SEL 0x26b7 	///../ucode/register.h
+#define P_SYS_CPU_0_IRQ_IN4_INTR_FIRQ_SEL 		CBUS_REG_ADDR(SYS_CPU_0_IRQ_IN4_INTR_FIRQ_SEL) 	///../ucode/register.h
+#define SYS_CPU_1_IRQ_IN4_INTR_STAT 0x26b8 	///../ucode/register.h
+#define P_SYS_CPU_1_IRQ_IN4_INTR_STAT 		CBUS_REG_ADDR(SYS_CPU_1_IRQ_IN4_INTR_STAT) 	///../ucode/register.h
+#define SYS_CPU_1_IRQ_IN4_INTR_STAT_CLR 0x26b9 	///../ucode/register.h
+#define P_SYS_CPU_1_IRQ_IN4_INTR_STAT_CLR 		CBUS_REG_ADDR(SYS_CPU_1_IRQ_IN4_INTR_STAT_CLR) 	///../ucode/register.h
+#define SYS_CPU_1_IRQ_IN4_INTR_MASK 0x26ba 	///../ucode/register.h
+#define P_SYS_CPU_1_IRQ_IN4_INTR_MASK 		CBUS_REG_ADDR(SYS_CPU_1_IRQ_IN4_INTR_MASK) 	///../ucode/register.h
+#define SYS_CPU_1_IRQ_IN4_INTR_FIRQ_SEL 0x26bb 	///../ucode/register.h
+#define P_SYS_CPU_1_IRQ_IN4_INTR_FIRQ_SEL 		CBUS_REG_ADDR(SYS_CPU_1_IRQ_IN4_INTR_FIRQ_SEL) 	///../ucode/register.h
+#define IQ_OM_WIDTH 0x2510 	///../ucode/register.h
+#define P_IQ_OM_WIDTH 		CBUS_REG_ADDR(IQ_OM_WIDTH) 	///../ucode/register.h
+#define DBG_ADDR_START 0x2ff0 	///../ucode/register.h
+#define P_DBG_ADDR_START 		CBUS_REG_ADDR(DBG_ADDR_START) 	///../ucode/register.h
+#define DBG_ADDR_END 0x2fff 	///../ucode/register.h
+#define P_DBG_ADDR_END 		CBUS_REG_ADDR(DBG_ADDR_END) 	///../ucode/register.h
+#define DBG_CTRL 0x2ff1 	///../ucode/register.h
+#define P_DBG_CTRL 		CBUS_REG_ADDR(DBG_CTRL) 	///../ucode/register.h
+#define DBG_LED 0x2ff2 	///../ucode/register.h
+#define P_DBG_LED 		CBUS_REG_ADDR(DBG_LED) 	///../ucode/register.h
+#define DBG_SWITCH 0x2ff3 	///../ucode/register.h
+#define P_DBG_SWITCH 		CBUS_REG_ADDR(DBG_SWITCH) 	///../ucode/register.h
+#define DBG_VERSION 0x2ff4 	///../ucode/register.h
+#define P_DBG_VERSION 		CBUS_REG_ADDR(DBG_VERSION) 	///../ucode/register.h
+#define VERSION_CTRL 0x1100 	///../ucode/register.h
+#define P_VERSION_CTRL 		CBUS_REG_ADDR(VERSION_CTRL) 	///../ucode/register.h
+#define RESET0_REGISTER 0x1101 	///../ucode/register.h
+#define P_RESET0_REGISTER 		CBUS_REG_ADDR(RESET0_REGISTER) 	///../ucode/register.h
+#define RESET1_REGISTER 0x1102 	///../ucode/register.h
+#define P_RESET1_REGISTER 		CBUS_REG_ADDR(RESET1_REGISTER) 	///../ucode/register.h
+#define RESET2_REGISTER 0x1103 	///../ucode/register.h
+#define P_RESET2_REGISTER 		CBUS_REG_ADDR(RESET2_REGISTER) 	///../ucode/register.h
+#define RESET3_REGISTER 0x1104 	///../ucode/register.h
+#define P_RESET3_REGISTER 		CBUS_REG_ADDR(RESET3_REGISTER) 	///../ucode/register.h
+#define RESET4_REGISTER 0x1105 	///../ucode/register.h
+#define P_RESET4_REGISTER 		CBUS_REG_ADDR(RESET4_REGISTER) 	///../ucode/register.h
+#define RESET5_REGISTER 0x1106 	///../ucode/register.h
+#define P_RESET5_REGISTER 		CBUS_REG_ADDR(RESET5_REGISTER) 	///../ucode/register.h
+#define RESET6_REGISTER 0x1107 	///../ucode/register.h
+#define P_RESET6_REGISTER 		CBUS_REG_ADDR(RESET6_REGISTER) 	///../ucode/register.h
+#define RESET0_MASK 0x1110 	///../ucode/register.h
+#define P_RESET0_MASK 		CBUS_REG_ADDR(RESET0_MASK) 	///../ucode/register.h
+#define RESET1_MASK 0x1111 	///../ucode/register.h
+#define P_RESET1_MASK 		CBUS_REG_ADDR(RESET1_MASK) 	///../ucode/register.h
+#define RESET2_MASK 0x1112 	///../ucode/register.h
+#define P_RESET2_MASK 		CBUS_REG_ADDR(RESET2_MASK) 	///../ucode/register.h
+#define RESET3_MASK 0x1113 	///../ucode/register.h
+#define P_RESET3_MASK 		CBUS_REG_ADDR(RESET3_MASK) 	///../ucode/register.h
+#define RESET4_MASK 0x1114 	///../ucode/register.h
+#define P_RESET4_MASK 		CBUS_REG_ADDR(RESET4_MASK) 	///../ucode/register.h
+#define RESET5_MASK 0x1115 	///../ucode/register.h
+#define P_RESET5_MASK 		CBUS_REG_ADDR(RESET5_MASK) 	///../ucode/register.h
+#define RESET6_MASK 0x1116 	///../ucode/register.h
+#define P_RESET6_MASK 		CBUS_REG_ADDR(RESET6_MASK) 	///../ucode/register.h
+#define CRT_MASK 0x1117 	///../ucode/register.h
+#define P_CRT_MASK 		CBUS_REG_ADDR(CRT_MASK) 	///../ucode/register.h
+#define SCR_HIU 0x100b 	///../ucode/register.h
+#define P_SCR_HIU 		CBUS_REG_ADDR(SCR_HIU) 	///../ucode/register.h
+#define HPG_TIMER 0x100f 	///../ucode/register.h
+#define P_HPG_TIMER 		CBUS_REG_ADDR(HPG_TIMER) 	///../ucode/register.h
+#define HARM_ASB_MB0 0x1030 	///../ucode/register.h
+#define P_HARM_ASB_MB0 		CBUS_REG_ADDR(HARM_ASB_MB0) 	///../ucode/register.h
+#define HARM_ASB_MB1 0x1031 	///../ucode/register.h
+#define P_HARM_ASB_MB1 		CBUS_REG_ADDR(HARM_ASB_MB1) 	///../ucode/register.h
+#define HARM_ASB_MB2 0x1032 	///../ucode/register.h
+#define P_HARM_ASB_MB2 		CBUS_REG_ADDR(HARM_ASB_MB2) 	///../ucode/register.h
+#define HARM_ASB_MB3 0x1033 	///../ucode/register.h
+#define P_HARM_ASB_MB3 		CBUS_REG_ADDR(HARM_ASB_MB3) 	///../ucode/register.h
+#define HASB_ARM_MB0 0x1034 	///../ucode/register.h
+#define P_HASB_ARM_MB0 		CBUS_REG_ADDR(HASB_ARM_MB0) 	///../ucode/register.h
+#define HASB_ARM_MB1 0x1035 	///../ucode/register.h
+#define P_HASB_ARM_MB1 		CBUS_REG_ADDR(HASB_ARM_MB1) 	///../ucode/register.h
+#define HASB_ARM_MB2 0x1036 	///../ucode/register.h
+#define P_HASB_ARM_MB2 		CBUS_REG_ADDR(HASB_ARM_MB2) 	///../ucode/register.h
+#define HASB_ARM_MB3 0x1037 	///../ucode/register.h
+#define P_HASB_ARM_MB3 		CBUS_REG_ADDR(HASB_ARM_MB3) 	///../ucode/register.h
+#define HHI_TIMER90K 0x103b 	///../ucode/register.h
+#define P_HHI_TIMER90K 		CBUS_REG_ADDR(HHI_TIMER90K) 	///../ucode/register.h
+#define HHI_AUD_DAC_CTRL 0x1044 	///../ucode/register.h
+#define P_HHI_AUD_DAC_CTRL 		CBUS_REG_ADDR(HHI_AUD_DAC_CTRL) 	///../ucode/register.h
+#define HHI_VIID_PLL_CNTL4 0x1046 	///../ucode/register.h
+#define P_HHI_VIID_PLL_CNTL4 		CBUS_REG_ADDR(HHI_VIID_PLL_CNTL4) 	///../ucode/register.h
+#define HHI_VIID_PLL_CNTL 0x1047 	///../ucode/register.h
+#define P_HHI_VIID_PLL_CNTL 		CBUS_REG_ADDR(HHI_VIID_PLL_CNTL) 	///../ucode/register.h
+#define HHI_VIID_PLL_CNTL2 0x1048 	///../ucode/register.h
+#define P_HHI_VIID_PLL_CNTL2 		CBUS_REG_ADDR(HHI_VIID_PLL_CNTL2) 	///../ucode/register.h
+#define HHI_VIID_PLL_CNTL3 0x1049 	///../ucode/register.h
+#define P_HHI_VIID_PLL_CNTL3 		CBUS_REG_ADDR(HHI_VIID_PLL_CNTL3) 	///../ucode/register.h
+#define HHI_VIID_CLK_DIV 0x104a 	///../ucode/register.h
+#define P_HHI_VIID_CLK_DIV 		CBUS_REG_ADDR(HHI_VIID_CLK_DIV) 	///../ucode/register.h
+#define HHI_VIID_CLK_CNTL 0x104b 	///../ucode/register.h
+#define P_HHI_VIID_CLK_CNTL 		CBUS_REG_ADDR(HHI_VIID_CLK_CNTL) 	///../ucode/register.h
+#define HHI_VIID_DIVIDER_CNTL 0x104c 	///../ucode/register.h
+#define P_HHI_VIID_DIVIDER_CNTL 		CBUS_REG_ADDR(HHI_VIID_DIVIDER_CNTL) 	///../ucode/register.h
+#define HHI_GCLK_MPEG0 0x1050 	///../ucode/register.h
+#define P_HHI_GCLK_MPEG0 		CBUS_REG_ADDR(HHI_GCLK_MPEG0) 	///../ucode/register.h
+#define HHI_GCLK_MPEG1 0x1051 	///../ucode/register.h
+#define P_HHI_GCLK_MPEG1 		CBUS_REG_ADDR(HHI_GCLK_MPEG1) 	///../ucode/register.h
+#define HHI_GCLK_MPEG2 0x1052 	///../ucode/register.h
+#define P_HHI_GCLK_MPEG2 		CBUS_REG_ADDR(HHI_GCLK_MPEG2) 	///../ucode/register.h
+#define HHI_GCLK_OTHER 0x1054 	///../ucode/register.h
+#define P_HHI_GCLK_OTHER 		CBUS_REG_ADDR(HHI_GCLK_OTHER) 	///../ucode/register.h
+#define HHI_GCLK_AO 0x1055 	///../ucode/register.h
+#define P_HHI_GCLK_AO 		CBUS_REG_ADDR(HHI_GCLK_AO) 	///../ucode/register.h
+#define HHI_VID_CLK_DIV 0x1059 	///../ucode/register.h
+#define P_HHI_VID_CLK_DIV 		CBUS_REG_ADDR(HHI_VID_CLK_DIV) 	///../ucode/register.h
+#define HHI_MPEG_CLK_CNTL 0x105d 	///../ucode/register.h
+#define P_HHI_MPEG_CLK_CNTL 		CBUS_REG_ADDR(HHI_MPEG_CLK_CNTL) 	///../ucode/register.h
+#define HHI_AUD_CLK_CNTL 0x105e 	///../ucode/register.h
+#define P_HHI_AUD_CLK_CNTL 		CBUS_REG_ADDR(HHI_AUD_CLK_CNTL) 	///../ucode/register.h
+#define HHI_VID_CLK_CNTL 0x105f 	///../ucode/register.h
+#define P_HHI_VID_CLK_CNTL 		CBUS_REG_ADDR(HHI_VID_CLK_CNTL) 	///../ucode/register.h
+#define HHI_WIFI_CLK_CNTL 0x1060 	///../ucode/register.h
+#define P_HHI_WIFI_CLK_CNTL 		CBUS_REG_ADDR(HHI_WIFI_CLK_CNTL) 	///../ucode/register.h
+#define HHI_WIFI_PLL_CNTL 0x1061 	///../ucode/register.h
+#define P_HHI_WIFI_PLL_CNTL 		CBUS_REG_ADDR(HHI_WIFI_PLL_CNTL) 	///../ucode/register.h
+#define HHI_WIFI_PLL_CNTL2 0x1062 	///../ucode/register.h
+#define P_HHI_WIFI_PLL_CNTL2 		CBUS_REG_ADDR(HHI_WIFI_PLL_CNTL2) 	///../ucode/register.h
+#define HHI_WIFI_PLL_CNTL3 0x1063 	///../ucode/register.h
+#define P_HHI_WIFI_PLL_CNTL3 		CBUS_REG_ADDR(HHI_WIFI_PLL_CNTL3) 	///../ucode/register.h
+#define HHI_AUD_CLK_CNTL2 0x1064 	///../ucode/register.h
+#define P_HHI_AUD_CLK_CNTL2 		CBUS_REG_ADDR(HHI_AUD_CLK_CNTL2) 	///../ucode/register.h
+#define HHI_VID_DIVIDER_CNTL 0x1066 	///../ucode/register.h
+#define P_HHI_VID_DIVIDER_CNTL 		CBUS_REG_ADDR(HHI_VID_DIVIDER_CNTL) 	///../ucode/register.h
+#define HHI_SYS_CPU_CLK_CNTL 0x1067 	///../ucode/register.h
+#define P_HHI_SYS_CPU_CLK_CNTL 		CBUS_REG_ADDR(HHI_SYS_CPU_CLK_CNTL) 	///../ucode/register.h
+#define HHI_DDR_PLL_CNTL 0x1068 	///../ucode/register.h
+#define P_HHI_DDR_PLL_CNTL 		CBUS_REG_ADDR(HHI_DDR_PLL_CNTL) 	///../ucode/register.h
+#define HHI_DDR_PLL_CNTL2 0x1069 	///../ucode/register.h
+#define P_HHI_DDR_PLL_CNTL2 		CBUS_REG_ADDR(HHI_DDR_PLL_CNTL2) 	///../ucode/register.h
+#define HHI_DDR_PLL_CNTL3 0x106a 	///../ucode/register.h
+#define P_HHI_DDR_PLL_CNTL3 		CBUS_REG_ADDR(HHI_DDR_PLL_CNTL3) 	///../ucode/register.h
+#define HHI_DDR_PLL_CNTL4 0x106b 	///../ucode/register.h
+#define P_HHI_DDR_PLL_CNTL4 		CBUS_REG_ADDR(HHI_DDR_PLL_CNTL4) 	///../ucode/register.h
+#define HHI_MALI_CLK_CNTL 0x106c 	///../ucode/register.h
+#define P_HHI_MALI_CLK_CNTL 		CBUS_REG_ADDR(HHI_MALI_CLK_CNTL) 	///../ucode/register.h
+#define HHI_VDEC_CLK_CNTL 0x106d 	///../ucode/register.h
+#define P_HHI_VDEC_CLK_CNTL 		CBUS_REG_ADDR(HHI_VDEC_CLK_CNTL) 	///../ucode/register.h
+#define HHI_MIPI_PHY_CLK_CNTL 0x106e 	///../ucode/register.h
+#define P_HHI_MIPI_PHY_CLK_CNTL 		CBUS_REG_ADDR(HHI_MIPI_PHY_CLK_CNTL) 	///../ucode/register.h
+#define HHI_OTHER_PLL_CNTL 0x1070 	///../ucode/register.h
+#define P_HHI_OTHER_PLL_CNTL 		CBUS_REG_ADDR(HHI_OTHER_PLL_CNTL) 	///../ucode/register.h
+#define HHI_OTHER_PLL_CNTL2 0x1071 	///../ucode/register.h
+#define P_HHI_OTHER_PLL_CNTL2 		CBUS_REG_ADDR(HHI_OTHER_PLL_CNTL2) 	///../ucode/register.h
+#define HHI_OTHER_PLL_CNTL3 0x1072 	///../ucode/register.h
+#define P_HHI_OTHER_PLL_CNTL3 		CBUS_REG_ADDR(HHI_OTHER_PLL_CNTL3) 	///../ucode/register.h
+#define HHI_HDMI_CLK_CNTL 0x1073 	///../ucode/register.h
+#define P_HHI_HDMI_CLK_CNTL 		CBUS_REG_ADDR(HHI_HDMI_CLK_CNTL) 	///../ucode/register.h
+#define HHI_DEMOD_CLK_CNTL 0x1074 	///../ucode/register.h
+#define P_HHI_DEMOD_CLK_CNTL 		CBUS_REG_ADDR(HHI_DEMOD_CLK_CNTL) 	///../ucode/register.h
+#define HHI_SATA_CLK_CNTL 0x1075 	///../ucode/register.h
+#define P_HHI_SATA_CLK_CNTL 		CBUS_REG_ADDR(HHI_SATA_CLK_CNTL) 	///../ucode/register.h
+#define HHI_ETH_CLK_CNTL 0x1076 	///../ucode/register.h
+#define P_HHI_ETH_CLK_CNTL 		CBUS_REG_ADDR(HHI_ETH_CLK_CNTL) 	///../ucode/register.h
+#define HHI_CLK_DOUBLE_CNTL 0x1077 	///../ucode/register.h
+#define P_HHI_CLK_DOUBLE_CNTL 		CBUS_REG_ADDR(HHI_CLK_DOUBLE_CNTL) 	///../ucode/register.h
+#define HHI_SYS_CPU_AUTO_CLK0 0x1078 	///../ucode/register.h
+#define P_HHI_SYS_CPU_AUTO_CLK0 		CBUS_REG_ADDR(HHI_SYS_CPU_AUTO_CLK0) 	///../ucode/register.h
+#define HHI_SYS_CPU_AUTO_CLK1 0x1079 	///../ucode/register.h
+#define P_HHI_SYS_CPU_AUTO_CLK1 		CBUS_REG_ADDR(HHI_SYS_CPU_AUTO_CLK1) 	///../ucode/register.h
+#define HHI_MEDIA_CPU_AUTO_CLK0 0x107a 	///../ucode/register.h
+#define P_HHI_MEDIA_CPU_AUTO_CLK0 		CBUS_REG_ADDR(HHI_MEDIA_CPU_AUTO_CLK0) 	///../ucode/register.h
+#define HHI_MEDIA_CPU_AUTO_CLK1 0x107b 	///../ucode/register.h
+#define P_HHI_MEDIA_CPU_AUTO_CLK1 		CBUS_REG_ADDR(HHI_MEDIA_CPU_AUTO_CLK1) 	///../ucode/register.h
+#define HHI_HDMI_PLL_CNTL 0x107c 	///../ucode/register.h
+#define P_HHI_HDMI_PLL_CNTL 		CBUS_REG_ADDR(HHI_HDMI_PLL_CNTL) 	///../ucode/register.h
+#define HHI_HDMI_PLL_CNTL1 0x107d 	///../ucode/register.h
+#define P_HHI_HDMI_PLL_CNTL1 		CBUS_REG_ADDR(HHI_HDMI_PLL_CNTL1) 	///../ucode/register.h
+#define HHI_HDMI_PLL_CNTL2 0x107e 	///../ucode/register.h
+#define P_HHI_HDMI_PLL_CNTL2 		CBUS_REG_ADDR(HHI_HDMI_PLL_CNTL2) 	///../ucode/register.h
+#define HHI_HDMI_AFC_CNTL 0x107f 	///../ucode/register.h
+#define P_HHI_HDMI_AFC_CNTL 		CBUS_REG_ADDR(HHI_HDMI_AFC_CNTL) 	///../ucode/register.h
+#define HHI_VID_PLL_MOD_CNTL0 0x1084 	///../ucode/register.h
+#define P_HHI_VID_PLL_MOD_CNTL0 		CBUS_REG_ADDR(HHI_VID_PLL_MOD_CNTL0) 	///../ucode/register.h
+#define HHI_VID_PLL_MOD_LOW_TCNT 0x1085 	///../ucode/register.h
+#define P_HHI_VID_PLL_MOD_LOW_TCNT 		CBUS_REG_ADDR(HHI_VID_PLL_MOD_LOW_TCNT) 	///../ucode/register.h
+#define HHI_VID_PLL_MOD_HIGH_TCNT 0x1086 	///../ucode/register.h
+#define P_HHI_VID_PLL_MOD_HIGH_TCNT 		CBUS_REG_ADDR(HHI_VID_PLL_MOD_HIGH_TCNT) 	///../ucode/register.h
+#define HHI_VID_PLL_MOD_NOM_TCNT 0x1087 	///../ucode/register.h
+#define P_HHI_VID_PLL_MOD_NOM_TCNT 		CBUS_REG_ADDR(HHI_VID_PLL_MOD_NOM_TCNT) 	///../ucode/register.h
+#define HHI_DDR_CLK_CNTL 0x1088 	///../ucode/register.h
+#define P_HHI_DDR_CLK_CNTL 		CBUS_REG_ADDR(HHI_DDR_CLK_CNTL) 	///../ucode/register.h
+#define HHI_GEN_CLK_CNTL 0x108a 	///../ucode/register.h
+#define P_HHI_GEN_CLK_CNTL 		CBUS_REG_ADDR(HHI_GEN_CLK_CNTL) 	///../ucode/register.h
+#define HHI_GEN_CLK_CNTL2 0x108b 	///../ucode/register.h
+#define P_HHI_GEN_CLK_CNTL2 		CBUS_REG_ADDR(HHI_GEN_CLK_CNTL2) 	///../ucode/register.h
+#define HHI_JTAG_CONFIG 0x108e 	///../ucode/register.h
+#define P_HHI_JTAG_CONFIG 		CBUS_REG_ADDR(HHI_JTAG_CONFIG) 	///../ucode/register.h
+#define HHI_VAFE_CLKXTALIN_CNTL 0x108f 	///../ucode/register.h
+#define P_HHI_VAFE_CLKXTALIN_CNTL 		CBUS_REG_ADDR(HHI_VAFE_CLKXTALIN_CNTL) 	///../ucode/register.h
+#define HHI_VAFE_CLKOSCIN_CNTL 0x1090 	///../ucode/register.h
+#define P_HHI_VAFE_CLKOSCIN_CNTL 		CBUS_REG_ADDR(HHI_VAFE_CLKOSCIN_CNTL) 	///../ucode/register.h
+#define HHI_VAFE_CLKIN_CNTL 0x1091 	///../ucode/register.h
+#define P_HHI_VAFE_CLKIN_CNTL 		CBUS_REG_ADDR(HHI_VAFE_CLKIN_CNTL) 	///../ucode/register.h
+#define HHI_TVFE_AUTOMODE_CLK_CNTL 0x1092 	///../ucode/register.h
+#define P_HHI_TVFE_AUTOMODE_CLK_CNTL 		CBUS_REG_ADDR(HHI_TVFE_AUTOMODE_CLK_CNTL) 	///../ucode/register.h
+#define HHI_VAFE_CLKPI_CNTL 0x1093 	///../ucode/register.h
+#define P_HHI_VAFE_CLKPI_CNTL 		CBUS_REG_ADDR(HHI_VAFE_CLKPI_CNTL) 	///../ucode/register.h
+#define HHI_VDIN_MEAS_CLK_CNTL 0x1094 	///../ucode/register.h
+#define P_HHI_VDIN_MEAS_CLK_CNTL 		CBUS_REG_ADDR(HHI_VDIN_MEAS_CLK_CNTL) 	///../ucode/register.h
+#define HHI_PCM_CLK_CNTL 0x1096 	///../ucode/register.h
+#define P_HHI_PCM_CLK_CNTL 		CBUS_REG_ADDR(HHI_PCM_CLK_CNTL) 	///../ucode/register.h
+#define HHI_SYS_PLL_CNTL 0x1098 	///../ucode/register.h
+#define P_HHI_SYS_PLL_CNTL 		CBUS_REG_ADDR(HHI_SYS_PLL_CNTL) 	///../ucode/register.h
+#define HHI_SYS_PLL_CNTL2 0x1099 	///../ucode/register.h
+#define P_HHI_SYS_PLL_CNTL2 		CBUS_REG_ADDR(HHI_SYS_PLL_CNTL2) 	///../ucode/register.h
+#define HHI_SYS_PLL_CNTL3 0x109a 	///../ucode/register.h
+#define P_HHI_SYS_PLL_CNTL3 		CBUS_REG_ADDR(HHI_SYS_PLL_CNTL3) 	///../ucode/register.h
+#define HHI_SYS_PLL_CNTL4 0x109b 	///../ucode/register.h
+#define P_HHI_SYS_PLL_CNTL4 		CBUS_REG_ADDR(HHI_SYS_PLL_CNTL4) 	///../ucode/register.h
+#define HHI_VID_PLL_CNTL 0x109c 	///../ucode/register.h
+#define P_HHI_VID_PLL_CNTL 		CBUS_REG_ADDR(HHI_VID_PLL_CNTL) 	///../ucode/register.h
+#define HHI_VID_PLL_CNTL2 0x109d 	///../ucode/register.h
+#define P_HHI_VID_PLL_CNTL2 		CBUS_REG_ADDR(HHI_VID_PLL_CNTL2) 	///../ucode/register.h
+#define HHI_VID_PLL_CNTL3 0x109e 	///../ucode/register.h
+#define P_HHI_VID_PLL_CNTL3 		CBUS_REG_ADDR(HHI_VID_PLL_CNTL3) 	///../ucode/register.h
+#define HHI_VID_PLL_CNTL4 0x109f 	///../ucode/register.h
+#define P_HHI_VID_PLL_CNTL4 		CBUS_REG_ADDR(HHI_VID_PLL_CNTL4) 	///../ucode/register.h
+#define HHI_MPLL_CNTL 0x10a0 	///../ucode/register.h
+#define P_HHI_MPLL_CNTL 		CBUS_REG_ADDR(HHI_MPLL_CNTL) 	///../ucode/register.h
+#define HHI_MPLL_CNTL2 0x10a1 	///../ucode/register.h
+#define P_HHI_MPLL_CNTL2 		CBUS_REG_ADDR(HHI_MPLL_CNTL2) 	///../ucode/register.h
+#define HHI_MPLL_CNTL3 0x10a2 	///../ucode/register.h
+#define P_HHI_MPLL_CNTL3 		CBUS_REG_ADDR(HHI_MPLL_CNTL3) 	///../ucode/register.h
+#define HHI_MPLL_CNTL4 0x10a3 	///../ucode/register.h
+#define P_HHI_MPLL_CNTL4 		CBUS_REG_ADDR(HHI_MPLL_CNTL4) 	///../ucode/register.h
+#define HHI_MPLL_CNTL5 0x10a4 	///../ucode/register.h
+#define P_HHI_MPLL_CNTL5 		CBUS_REG_ADDR(HHI_MPLL_CNTL5) 	///../ucode/register.h
+#define HHI_MPLL_CNTL6 0x10a5 	///../ucode/register.h
+#define P_HHI_MPLL_CNTL6 		CBUS_REG_ADDR(HHI_MPLL_CNTL6) 	///../ucode/register.h
+#define HHI_MPLL_CNTL7 0x10a6 	///../ucode/register.h
+#define P_HHI_MPLL_CNTL7 		CBUS_REG_ADDR(HHI_MPLL_CNTL7) 	///../ucode/register.h
+#define HHI_MPLL_CNTL8 0x10a7 	///../ucode/register.h
+#define P_HHI_MPLL_CNTL8 		CBUS_REG_ADDR(HHI_MPLL_CNTL8) 	///../ucode/register.h
+#define HHI_MPLL_CNTL9 0x10a8 	///../ucode/register.h
+#define P_HHI_MPLL_CNTL9 		CBUS_REG_ADDR(HHI_MPLL_CNTL9) 	///../ucode/register.h
+#define HHI_MPLL_CNTL10 0x10a9 	///../ucode/register.h
+#define P_HHI_MPLL_CNTL10 		CBUS_REG_ADDR(HHI_MPLL_CNTL10) 	///../ucode/register.h
+#define PARSER_CONTROL 0x2960 	///../ucode/register.h
+#define P_PARSER_CONTROL 		CBUS_REG_ADDR(PARSER_CONTROL) 	///../ucode/register.h
+#define PARSER_FETCH_ADDR 0x2961 	///../ucode/register.h
+#define P_PARSER_FETCH_ADDR 		CBUS_REG_ADDR(PARSER_FETCH_ADDR) 	///../ucode/register.h
+#define PARSER_FETCH_CMD 0x2962 	///../ucode/register.h
+#define P_PARSER_FETCH_CMD 		CBUS_REG_ADDR(PARSER_FETCH_CMD) 	///../ucode/register.h
+#define PARSER_FETCH_STOP_ADDR 0x2963 	///../ucode/register.h
+#define P_PARSER_FETCH_STOP_ADDR 		CBUS_REG_ADDR(PARSER_FETCH_STOP_ADDR) 	///../ucode/register.h
+#define PARSER_FETCH_LEVEL 0x2964 	///../ucode/register.h
+#define P_PARSER_FETCH_LEVEL 		CBUS_REG_ADDR(PARSER_FETCH_LEVEL) 	///../ucode/register.h
+#define PARSER_CONFIG 0x2965 	///../ucode/register.h
+#define P_PARSER_CONFIG 		CBUS_REG_ADDR(PARSER_CONFIG) 	///../ucode/register.h
+#define PFIFO_WR_PTR 0x2966 	///../ucode/register.h
+#define P_PFIFO_WR_PTR 		CBUS_REG_ADDR(PFIFO_WR_PTR) 	///../ucode/register.h
+#define PFIFO_RD_PTR 0x2967 	///../ucode/register.h
+#define P_PFIFO_RD_PTR 		CBUS_REG_ADDR(PFIFO_RD_PTR) 	///../ucode/register.h
+#define PFIFO_DATA 0x2968 	///../ucode/register.h
+#define P_PFIFO_DATA 		CBUS_REG_ADDR(PFIFO_DATA) 	///../ucode/register.h
+#define PARSER_SEARCH_PATTERN 0x2969 	///../ucode/register.h
+#define P_PARSER_SEARCH_PATTERN 		CBUS_REG_ADDR(PARSER_SEARCH_PATTERN) 	///../ucode/register.h
+#define PARSER_SEARCH_MASK 0x296a 	///../ucode/register.h
+#define P_PARSER_SEARCH_MASK 		CBUS_REG_ADDR(PARSER_SEARCH_MASK) 	///../ucode/register.h
+#define PARSER_INT_ENABLE 0x296b 	///../ucode/register.h
+#define P_PARSER_INT_ENABLE 		CBUS_REG_ADDR(PARSER_INT_ENABLE) 	///../ucode/register.h
+#define PARSER_INT_STATUS 0x296c 	///../ucode/register.h
+#define P_PARSER_INT_STATUS 		CBUS_REG_ADDR(PARSER_INT_STATUS) 	///../ucode/register.h
+#define PARSER_SCR_CTL 0x296d 	///../ucode/register.h
+#define P_PARSER_SCR_CTL 		CBUS_REG_ADDR(PARSER_SCR_CTL) 	///../ucode/register.h
+#define PARSER_SCR 0x296e 	///../ucode/register.h
+#define P_PARSER_SCR 		CBUS_REG_ADDR(PARSER_SCR) 	///../ucode/register.h
+#define PARSER_PARAMETER 0x296f 	///../ucode/register.h
+#define P_PARSER_PARAMETER 		CBUS_REG_ADDR(PARSER_PARAMETER) 	///../ucode/register.h
+#define PARSER_INSERT_DATA 0x2970 	///../ucode/register.h
+#define P_PARSER_INSERT_DATA 		CBUS_REG_ADDR(PARSER_INSERT_DATA) 	///../ucode/register.h
+#define VAS_STREAM_ID 0x2971 	///../ucode/register.h
+#define P_VAS_STREAM_ID 		CBUS_REG_ADDR(VAS_STREAM_ID) 	///../ucode/register.h
+#define VIDEO_DTS 0x2972 	///../ucode/register.h
+#define P_VIDEO_DTS 		CBUS_REG_ADDR(VIDEO_DTS) 	///../ucode/register.h
+#define VIDEO_PTS 0x2973 	///../ucode/register.h
+#define P_VIDEO_PTS 		CBUS_REG_ADDR(VIDEO_PTS) 	///../ucode/register.h
+#define VIDEO_PTS_DTS_WR_PTR 0x2974 	///../ucode/register.h
+#define P_VIDEO_PTS_DTS_WR_PTR 		CBUS_REG_ADDR(VIDEO_PTS_DTS_WR_PTR) 	///../ucode/register.h
+#define AUDIO_PTS 0x2975 	///../ucode/register.h
+#define P_AUDIO_PTS 		CBUS_REG_ADDR(AUDIO_PTS) 	///../ucode/register.h
+#define AUDIO_PTS_WR_PTR 0x2976 	///../ucode/register.h
+#define P_AUDIO_PTS_WR_PTR 		CBUS_REG_ADDR(AUDIO_PTS_WR_PTR) 	///../ucode/register.h
+#define PARSER_ES_CONTROL 0x2977 	///../ucode/register.h
+#define P_PARSER_ES_CONTROL 		CBUS_REG_ADDR(PARSER_ES_CONTROL) 	///../ucode/register.h
+#define PFIFO_MONITOR 0x2978 	///../ucode/register.h
+#define P_PFIFO_MONITOR 		CBUS_REG_ADDR(PFIFO_MONITOR) 	///../ucode/register.h
+#define PARSER_VIDEO_START_PTR 0x2980 	///../ucode/register.h
+#define P_PARSER_VIDEO_START_PTR 		CBUS_REG_ADDR(PARSER_VIDEO_START_PTR) 	///../ucode/register.h
+#define PARSER_VIDEO_END_PTR 0x2981 	///../ucode/register.h
+#define P_PARSER_VIDEO_END_PTR 		CBUS_REG_ADDR(PARSER_VIDEO_END_PTR) 	///../ucode/register.h
+#define PARSER_VIDEO_WP 0x2982 	///../ucode/register.h
+#define P_PARSER_VIDEO_WP 		CBUS_REG_ADDR(PARSER_VIDEO_WP) 	///../ucode/register.h
+#define PARSER_VIDEO_RP 0x2983 	///../ucode/register.h
+#define P_PARSER_VIDEO_RP 		CBUS_REG_ADDR(PARSER_VIDEO_RP) 	///../ucode/register.h
+#define PARSER_VIDEO_HOLE 0x2984 	///../ucode/register.h
+#define P_PARSER_VIDEO_HOLE 		CBUS_REG_ADDR(PARSER_VIDEO_HOLE) 	///../ucode/register.h
+#define PARSER_AUDIO_START_PTR 0x2985 	///../ucode/register.h
+#define P_PARSER_AUDIO_START_PTR 		CBUS_REG_ADDR(PARSER_AUDIO_START_PTR) 	///../ucode/register.h
+#define PARSER_AUDIO_END_PTR 0x2986 	///../ucode/register.h
+#define P_PARSER_AUDIO_END_PTR 		CBUS_REG_ADDR(PARSER_AUDIO_END_PTR) 	///../ucode/register.h
+#define PARSER_AUDIO_WP 0x2987 	///../ucode/register.h
+#define P_PARSER_AUDIO_WP 		CBUS_REG_ADDR(PARSER_AUDIO_WP) 	///../ucode/register.h
+#define PARSER_AUDIO_RP 0x2988 	///../ucode/register.h
+#define P_PARSER_AUDIO_RP 		CBUS_REG_ADDR(PARSER_AUDIO_RP) 	///../ucode/register.h
+#define PARSER_AUDIO_HOLE 0x2989 	///../ucode/register.h
+#define P_PARSER_AUDIO_HOLE 		CBUS_REG_ADDR(PARSER_AUDIO_HOLE) 	///../ucode/register.h
+#define PARSER_SUB_START_PTR 0x298a 	///../ucode/register.h
+#define P_PARSER_SUB_START_PTR 		CBUS_REG_ADDR(PARSER_SUB_START_PTR) 	///../ucode/register.h
+#define PARSER_SUB_END_PTR 0x298b 	///../ucode/register.h
+#define P_PARSER_SUB_END_PTR 		CBUS_REG_ADDR(PARSER_SUB_END_PTR) 	///../ucode/register.h
+#define PARSER_SUB_WP 0x298c 	///../ucode/register.h
+#define P_PARSER_SUB_WP 		CBUS_REG_ADDR(PARSER_SUB_WP) 	///../ucode/register.h
+#define PARSER_SUB_RP 0x298d 	///../ucode/register.h
+#define P_PARSER_SUB_RP 		CBUS_REG_ADDR(PARSER_SUB_RP) 	///../ucode/register.h
+#define PARSER_SUB_HOLE 0x298e 	///../ucode/register.h
+#define P_PARSER_SUB_HOLE 		CBUS_REG_ADDR(PARSER_SUB_HOLE) 	///../ucode/register.h
+#define PARSER_FETCH_INFO 0x298f 	///../ucode/register.h
+#define P_PARSER_FETCH_INFO 		CBUS_REG_ADDR(PARSER_FETCH_INFO) 	///../ucode/register.h
+#define PARSER_STATUS 0x2990 	///../ucode/register.h
+#define P_PARSER_STATUS 		CBUS_REG_ADDR(PARSER_STATUS) 	///../ucode/register.h
+#define PARSER_AV_WRAP_COUNT 0x2991 	///../ucode/register.h
+#define P_PARSER_AV_WRAP_COUNT 		CBUS_REG_ADDR(PARSER_AV_WRAP_COUNT) 	///../ucode/register.h
+#define WRRSP_PARSER 0x2992 	///../ucode/register.h
+#define P_WRRSP_PARSER 		CBUS_REG_ADDR(WRRSP_PARSER) 	///../ucode/register.h
+#define PARSER_VIDEO2_START_PTR 0x2993 	///../ucode/register.h
+#define P_PARSER_VIDEO2_START_PTR 		CBUS_REG_ADDR(PARSER_VIDEO2_START_PTR) 	///../ucode/register.h
+#define PARSER_VIDEO2_END_PTR 0x2994 	///../ucode/register.h
+#define P_PARSER_VIDEO2_END_PTR 		CBUS_REG_ADDR(PARSER_VIDEO2_END_PTR) 	///../ucode/register.h
+#define PARSER_VIDEO2_WP 0x2995 	///../ucode/register.h
+#define P_PARSER_VIDEO2_WP 		CBUS_REG_ADDR(PARSER_VIDEO2_WP) 	///../ucode/register.h
+#define PARSER_VIDEO2_RP 0x2996 	///../ucode/register.h
+#define P_PARSER_VIDEO2_RP 		CBUS_REG_ADDR(PARSER_VIDEO2_RP) 	///../ucode/register.h
+#define PARSER_VIDEO2_HOLE 0x2997 	///../ucode/register.h
+#define P_PARSER_VIDEO2_HOLE 		CBUS_REG_ADDR(PARSER_VIDEO2_HOLE) 	///../ucode/register.h
+#define PARSER_AV2_WRAP_COUNT 0x2998 	///../ucode/register.h
+#define P_PARSER_AV2_WRAP_COUNT 		CBUS_REG_ADDR(PARSER_AV2_WRAP_COUNT) 	///../ucode/register.h
+#define VDIN0_OFFSET 0x00 	///../ucode/register.h
+#define P_VDIN0_OFFSET 		CBUS_REG_ADDR(VDIN0_OFFSET) 	///../ucode/register.h
+#define VDIN1_OFFSET 0x70 	///../ucode/register.h
+#define P_VDIN1_OFFSET 		CBUS_REG_ADDR(VDIN1_OFFSET) 	///../ucode/register.h
+#define VDIN_SCALE_COEF_IDX 0x1200 	///../ucode/register.h
+#define P_VDIN_SCALE_COEF_IDX 		CBUS_REG_ADDR(VDIN_SCALE_COEF_IDX) 	///../ucode/register.h
+#define VDIN_SCALE_COEF 0x1201 	///../ucode/register.h
+#define P_VDIN_SCALE_COEF 		CBUS_REG_ADDR(VDIN_SCALE_COEF) 	///../ucode/register.h
+#define VDIN_COM_CTRL0 0x1202 	///../ucode/register.h
+#define P_VDIN_COM_CTRL0 		CBUS_REG_ADDR(VDIN_COM_CTRL0) 	///../ucode/register.h
+#define VDIN_ACTIVE_MAX_PIX_CNT_STATUS 0x1203 	///../ucode/register.h
+#define P_VDIN_ACTIVE_MAX_PIX_CNT_STATUS 		CBUS_REG_ADDR(VDIN_ACTIVE_MAX_PIX_CNT_STATUS) 	///../ucode/register.h
+#define VDIN_LCNT_STATUS 0x1204 	///../ucode/register.h
+#define P_VDIN_LCNT_STATUS 		CBUS_REG_ADDR(VDIN_LCNT_STATUS) 	///../ucode/register.h
+#define VDIN_COM_STATUS0 0x1205 	///../ucode/register.h
+#define P_VDIN_COM_STATUS0 		CBUS_REG_ADDR(VDIN_COM_STATUS0) 	///../ucode/register.h
+#define VDIN_COM_STATUS1 0x1206 	///../ucode/register.h
+#define P_VDIN_COM_STATUS1 		CBUS_REG_ADDR(VDIN_COM_STATUS1) 	///../ucode/register.h
+#define VDIN_LCNT_SHADOW_STATUS 0x1207 	///../ucode/register.h
+#define P_VDIN_LCNT_SHADOW_STATUS 		CBUS_REG_ADDR(VDIN_LCNT_SHADOW_STATUS) 	///../ucode/register.h
+#define VDIN_ASFIFO_CTRL0 0x1208 	///../ucode/register.h
+#define P_VDIN_ASFIFO_CTRL0 		CBUS_REG_ADDR(VDIN_ASFIFO_CTRL0) 	///../ucode/register.h
+#define VDIN_ASFIFO_CTRL1 0x1209 	///../ucode/register.h
+#define P_VDIN_ASFIFO_CTRL1 		CBUS_REG_ADDR(VDIN_ASFIFO_CTRL1) 	///../ucode/register.h
+#define VDIN_WIDTHM1I_WIDTHM1O 0x120a 	///../ucode/register.h
+#define P_VDIN_WIDTHM1I_WIDTHM1O 		CBUS_REG_ADDR(VDIN_WIDTHM1I_WIDTHM1O) 	///../ucode/register.h
+#define VDIN_SC_MISC_CTRL 0x120b 	///../ucode/register.h
+#define P_VDIN_SC_MISC_CTRL 		CBUS_REG_ADDR(VDIN_SC_MISC_CTRL) 	///../ucode/register.h
+#define VDIN_HSC_PHASE_STEP 0x120c 	///../ucode/register.h
+#define P_VDIN_HSC_PHASE_STEP 		CBUS_REG_ADDR(VDIN_HSC_PHASE_STEP) 	///../ucode/register.h
+#define VDIN_HSC_INI_CTRL 0x120d 	///../ucode/register.h
+#define P_VDIN_HSC_INI_CTRL 		CBUS_REG_ADDR(VDIN_HSC_INI_CTRL) 	///../ucode/register.h
+#define VDIN_COM_STATUS2 0x120e 	///../ucode/register.h
+#define P_VDIN_COM_STATUS2 		CBUS_REG_ADDR(VDIN_COM_STATUS2) 	///../ucode/register.h
+#define VDIN_ASFIFO_CTRL2 0x120f 	///../ucode/register.h
+#define P_VDIN_ASFIFO_CTRL2 		CBUS_REG_ADDR(VDIN_ASFIFO_CTRL2) 	///../ucode/register.h
+#define VDIN_MATRIX_CTRL 0x1210 	///../ucode/register.h
+#define P_VDIN_MATRIX_CTRL 		CBUS_REG_ADDR(VDIN_MATRIX_CTRL) 	///../ucode/register.h
+#define VDIN_MATRIX_COEF00_01 0x1211 	///../ucode/register.h
+#define P_VDIN_MATRIX_COEF00_01 		CBUS_REG_ADDR(VDIN_MATRIX_COEF00_01) 	///../ucode/register.h
+#define VDIN_MATRIX_COEF02_10 0x1212 	///../ucode/register.h
+#define P_VDIN_MATRIX_COEF02_10 		CBUS_REG_ADDR(VDIN_MATRIX_COEF02_10) 	///../ucode/register.h
+#define VDIN_MATRIX_COEF11_12 0x1213 	///../ucode/register.h
+#define P_VDIN_MATRIX_COEF11_12 		CBUS_REG_ADDR(VDIN_MATRIX_COEF11_12) 	///../ucode/register.h
+#define VDIN_MATRIX_COEF20_21 0x1214 	///../ucode/register.h
+#define P_VDIN_MATRIX_COEF20_21 		CBUS_REG_ADDR(VDIN_MATRIX_COEF20_21) 	///../ucode/register.h
+#define VDIN_MATRIX_COEF22 0x1215 	///../ucode/register.h
+#define P_VDIN_MATRIX_COEF22 		CBUS_REG_ADDR(VDIN_MATRIX_COEF22) 	///../ucode/register.h
+#define VDIN_MATRIX_OFFSET0_1 0x1216 	///../ucode/register.h
+#define P_VDIN_MATRIX_OFFSET0_1 		CBUS_REG_ADDR(VDIN_MATRIX_OFFSET0_1) 	///../ucode/register.h
+#define VDIN_MATRIX_OFFSET2 0x1217 	///../ucode/register.h
+#define P_VDIN_MATRIX_OFFSET2 		CBUS_REG_ADDR(VDIN_MATRIX_OFFSET2) 	///../ucode/register.h
+#define VDIN_MATRIX_PRE_OFFSET0_1 0x1218 	///../ucode/register.h
+#define P_VDIN_MATRIX_PRE_OFFSET0_1 		CBUS_REG_ADDR(VDIN_MATRIX_PRE_OFFSET0_1) 	///../ucode/register.h
+#define VDIN_MATRIX_PRE_OFFSET2 0x1219 	///../ucode/register.h
+#define P_VDIN_MATRIX_PRE_OFFSET2 		CBUS_REG_ADDR(VDIN_MATRIX_PRE_OFFSET2) 	///../ucode/register.h
+#define VDIN_LFIFO_CTRL 0x121a 	///../ucode/register.h
+#define P_VDIN_LFIFO_CTRL 		CBUS_REG_ADDR(VDIN_LFIFO_CTRL) 	///../ucode/register.h
+#define VDIN_COM_GCLK_CTRL 0x121b 	///../ucode/register.h
+#define P_VDIN_COM_GCLK_CTRL 		CBUS_REG_ADDR(VDIN_COM_GCLK_CTRL) 	///../ucode/register.h
+#define VDIN_INTF_WIDTHM1 0x121c 	///../ucode/register.h
+#define P_VDIN_INTF_WIDTHM1 		CBUS_REG_ADDR(VDIN_INTF_WIDTHM1) 	///../ucode/register.h
+#define VDIN_WR_CTRL2 0x121f 	///../ucode/register.h
+#define P_VDIN_WR_CTRL2 		CBUS_REG_ADDR(VDIN_WR_CTRL2) 	///../ucode/register.h
+#define VDIN_WR_CTRL 0x1220 	///../ucode/register.h
+#define P_VDIN_WR_CTRL 		CBUS_REG_ADDR(VDIN_WR_CTRL) 	///../ucode/register.h
+#define VDIN_WR_H_START_END 0x1221 	///../ucode/register.h
+#define P_VDIN_WR_H_START_END 		CBUS_REG_ADDR(VDIN_WR_H_START_END) 	///../ucode/register.h
+#define VDIN_WR_V_START_END 0x1222 	///../ucode/register.h
+#define P_VDIN_WR_V_START_END 		CBUS_REG_ADDR(VDIN_WR_V_START_END) 	///../ucode/register.h
+#define VDIN_HIST_CTRL 0x1230 	///../ucode/register.h
+#define P_VDIN_HIST_CTRL 		CBUS_REG_ADDR(VDIN_HIST_CTRL) 	///../ucode/register.h
+#define VDIN_HIST_H_START_END 0x1231 	///../ucode/register.h
+#define P_VDIN_HIST_H_START_END 		CBUS_REG_ADDR(VDIN_HIST_H_START_END) 	///../ucode/register.h
+#define VDIN_HIST_V_START_END 0x1232 	///../ucode/register.h
+#define P_VDIN_HIST_V_START_END 		CBUS_REG_ADDR(VDIN_HIST_V_START_END) 	///../ucode/register.h
+#define VDIN_HIST_MAX_MIN 0x1233 	///../ucode/register.h
+#define P_VDIN_HIST_MAX_MIN 		CBUS_REG_ADDR(VDIN_HIST_MAX_MIN) 	///../ucode/register.h
+#define VDIN_HIST_SPL_VAL 0x1234 	///../ucode/register.h
+#define P_VDIN_HIST_SPL_VAL 		CBUS_REG_ADDR(VDIN_HIST_SPL_VAL) 	///../ucode/register.h
+#define VDIN_HIST_SPL_PIX_CNT 0x1235 	///../ucode/register.h
+#define P_VDIN_HIST_SPL_PIX_CNT 		CBUS_REG_ADDR(VDIN_HIST_SPL_PIX_CNT) 	///../ucode/register.h
+#define VDIN_HIST_CHROMA_SUM 0x1236 	///../ucode/register.h
+#define P_VDIN_HIST_CHROMA_SUM 		CBUS_REG_ADDR(VDIN_HIST_CHROMA_SUM) 	///../ucode/register.h
+#define VDIN_DNLP_HIST00 0x1237 	///../ucode/register.h
+#define P_VDIN_DNLP_HIST00 		CBUS_REG_ADDR(VDIN_DNLP_HIST00) 	///../ucode/register.h
+#define VDIN_DNLP_HIST01 0x1238 	///../ucode/register.h
+#define P_VDIN_DNLP_HIST01 		CBUS_REG_ADDR(VDIN_DNLP_HIST01) 	///../ucode/register.h
+#define VDIN_DNLP_HIST02 0x1239 	///../ucode/register.h
+#define P_VDIN_DNLP_HIST02 		CBUS_REG_ADDR(VDIN_DNLP_HIST02) 	///../ucode/register.h
+#define VDIN_DNLP_HIST03 0x123a 	///../ucode/register.h
+#define P_VDIN_DNLP_HIST03 		CBUS_REG_ADDR(VDIN_DNLP_HIST03) 	///../ucode/register.h
+#define VDIN_DNLP_HIST04 0x123b 	///../ucode/register.h
+#define P_VDIN_DNLP_HIST04 		CBUS_REG_ADDR(VDIN_DNLP_HIST04) 	///../ucode/register.h
+#define VDIN_DNLP_HIST05 0x123c 	///../ucode/register.h
+#define P_VDIN_DNLP_HIST05 		CBUS_REG_ADDR(VDIN_DNLP_HIST05) 	///../ucode/register.h
+#define VDIN_DNLP_HIST06 0x123d 	///../ucode/register.h
+#define P_VDIN_DNLP_HIST06 		CBUS_REG_ADDR(VDIN_DNLP_HIST06) 	///../ucode/register.h
+#define VDIN_DNLP_HIST07 0x123e 	///../ucode/register.h
+#define P_VDIN_DNLP_HIST07 		CBUS_REG_ADDR(VDIN_DNLP_HIST07) 	///../ucode/register.h
+#define VDIN_DNLP_HIST08 0x123f 	///../ucode/register.h
+#define P_VDIN_DNLP_HIST08 		CBUS_REG_ADDR(VDIN_DNLP_HIST08) 	///../ucode/register.h
+#define VDIN_DNLP_HIST09 0x1240 	///../ucode/register.h
+#define P_VDIN_DNLP_HIST09 		CBUS_REG_ADDR(VDIN_DNLP_HIST09) 	///../ucode/register.h
+#define VDIN_DNLP_HIST10 0x1241 	///../ucode/register.h
+#define P_VDIN_DNLP_HIST10 		CBUS_REG_ADDR(VDIN_DNLP_HIST10) 	///../ucode/register.h
+#define VDIN_DNLP_HIST11 0x1242 	///../ucode/register.h
+#define P_VDIN_DNLP_HIST11 		CBUS_REG_ADDR(VDIN_DNLP_HIST11) 	///../ucode/register.h
+#define VDIN_DNLP_HIST12 0x1243 	///../ucode/register.h
+#define P_VDIN_DNLP_HIST12 		CBUS_REG_ADDR(VDIN_DNLP_HIST12) 	///../ucode/register.h
+#define VDIN_DNLP_HIST13 0x1244 	///../ucode/register.h
+#define P_VDIN_DNLP_HIST13 		CBUS_REG_ADDR(VDIN_DNLP_HIST13) 	///../ucode/register.h
+#define VDIN_DNLP_HIST14 0x1245 	///../ucode/register.h
+#define P_VDIN_DNLP_HIST14 		CBUS_REG_ADDR(VDIN_DNLP_HIST14) 	///../ucode/register.h
+#define VDIN_DNLP_HIST15 0x1246 	///../ucode/register.h
+#define P_VDIN_DNLP_HIST15 		CBUS_REG_ADDR(VDIN_DNLP_HIST15) 	///../ucode/register.h
+#define VDIN_DNLP_HIST16 0x1247 	///../ucode/register.h
+#define P_VDIN_DNLP_HIST16 		CBUS_REG_ADDR(VDIN_DNLP_HIST16) 	///../ucode/register.h
+#define VDIN_DNLP_HIST17 0x1248 	///../ucode/register.h
+#define P_VDIN_DNLP_HIST17 		CBUS_REG_ADDR(VDIN_DNLP_HIST17) 	///../ucode/register.h
+#define VDIN_DNLP_HIST18 0x1249 	///../ucode/register.h
+#define P_VDIN_DNLP_HIST18 		CBUS_REG_ADDR(VDIN_DNLP_HIST18) 	///../ucode/register.h
+#define VDIN_DNLP_HIST19 0x124a 	///../ucode/register.h
+#define P_VDIN_DNLP_HIST19 		CBUS_REG_ADDR(VDIN_DNLP_HIST19) 	///../ucode/register.h
+#define VDIN_DNLP_HIST20 0x124b 	///../ucode/register.h
+#define P_VDIN_DNLP_HIST20 		CBUS_REG_ADDR(VDIN_DNLP_HIST20) 	///../ucode/register.h
+#define VDIN_DNLP_HIST21 0x124c 	///../ucode/register.h
+#define P_VDIN_DNLP_HIST21 		CBUS_REG_ADDR(VDIN_DNLP_HIST21) 	///../ucode/register.h
+#define VDIN_DNLP_HIST22 0x124d 	///../ucode/register.h
+#define P_VDIN_DNLP_HIST22 		CBUS_REG_ADDR(VDIN_DNLP_HIST22) 	///../ucode/register.h
+#define VDIN_DNLP_HIST23 0x124e 	///../ucode/register.h
+#define P_VDIN_DNLP_HIST23 		CBUS_REG_ADDR(VDIN_DNLP_HIST23) 	///../ucode/register.h
+#define VDIN_DNLP_HIST24 0x124f 	///../ucode/register.h
+#define P_VDIN_DNLP_HIST24 		CBUS_REG_ADDR(VDIN_DNLP_HIST24) 	///../ucode/register.h
+#define VDIN_DNLP_HIST25 0x1250 	///../ucode/register.h
+#define P_VDIN_DNLP_HIST25 		CBUS_REG_ADDR(VDIN_DNLP_HIST25) 	///../ucode/register.h
+#define VDIN_DNLP_HIST26 0x1251 	///../ucode/register.h
+#define P_VDIN_DNLP_HIST26 		CBUS_REG_ADDR(VDIN_DNLP_HIST26) 	///../ucode/register.h
+#define VDIN_DNLP_HIST27 0x1252 	///../ucode/register.h
+#define P_VDIN_DNLP_HIST27 		CBUS_REG_ADDR(VDIN_DNLP_HIST27) 	///../ucode/register.h
+#define VDIN_DNLP_HIST28 0x1253 	///../ucode/register.h
+#define P_VDIN_DNLP_HIST28 		CBUS_REG_ADDR(VDIN_DNLP_HIST28) 	///../ucode/register.h
+#define VDIN_DNLP_HIST29 0x1254 	///../ucode/register.h
+#define P_VDIN_DNLP_HIST29 		CBUS_REG_ADDR(VDIN_DNLP_HIST29) 	///../ucode/register.h
+#define VDIN_DNLP_HIST30 0x1255 	///../ucode/register.h
+#define P_VDIN_DNLP_HIST30 		CBUS_REG_ADDR(VDIN_DNLP_HIST30) 	///../ucode/register.h
+#define VDIN_DNLP_HIST31 0x1256 	///../ucode/register.h
+#define P_VDIN_DNLP_HIST31 		CBUS_REG_ADDR(VDIN_DNLP_HIST31) 	///../ucode/register.h
+#define VDIN_MEAS_CTRL0 0x125a 	///../ucode/register.h
+#define P_VDIN_MEAS_CTRL0 		CBUS_REG_ADDR(VDIN_MEAS_CTRL0) 	///../ucode/register.h
+#define VDIN_MEAS_VS_COUNT_HI 0x125b 	///../ucode/register.h
+#define P_VDIN_MEAS_VS_COUNT_HI 		CBUS_REG_ADDR(VDIN_MEAS_VS_COUNT_HI) 	///../ucode/register.h
+#define VDIN_MEAS_VS_COUNT_LO 0x125c 	///../ucode/register.h
+#define P_VDIN_MEAS_VS_COUNT_LO 		CBUS_REG_ADDR(VDIN_MEAS_VS_COUNT_LO) 	///../ucode/register.h
+#define VDIN_MEAS_HS_RANGE 0x125d 	///../ucode/register.h
+#define P_VDIN_MEAS_HS_RANGE 		CBUS_REG_ADDR(VDIN_MEAS_HS_RANGE) 	///../ucode/register.h
+#define VDIN_MEAS_HS_COUNT 0x125e 	///../ucode/register.h
+#define P_VDIN_MEAS_HS_COUNT 		CBUS_REG_ADDR(VDIN_MEAS_HS_COUNT) 	///../ucode/register.h
+#define VDIN_BLKBAR_CTRL1 0x125f 	///../ucode/register.h
+#define P_VDIN_BLKBAR_CTRL1 		CBUS_REG_ADDR(VDIN_BLKBAR_CTRL1) 	///../ucode/register.h
+#define VDIN_BLKBAR_CTRL0 0x1260 	///../ucode/register.h
+#define P_VDIN_BLKBAR_CTRL0 		CBUS_REG_ADDR(VDIN_BLKBAR_CTRL0) 	///../ucode/register.h
+#define VDIN_BLKBAR_H_START_END 0x1261 	///../ucode/register.h
+#define P_VDIN_BLKBAR_H_START_END 		CBUS_REG_ADDR(VDIN_BLKBAR_H_START_END) 	///../ucode/register.h
+#define VDIN_BLKBAR_V_START_END 0x1262 	///../ucode/register.h
+#define P_VDIN_BLKBAR_V_START_END 		CBUS_REG_ADDR(VDIN_BLKBAR_V_START_END) 	///../ucode/register.h
+#define VDIN_BLKBAR_CNT_THRESHOLD 0x1263 	///../ucode/register.h
+#define P_VDIN_BLKBAR_CNT_THRESHOLD 		CBUS_REG_ADDR(VDIN_BLKBAR_CNT_THRESHOLD) 	///../ucode/register.h
+#define VDIN_BLKBAR_ROW_TH1_TH2 0x1264 	///../ucode/register.h
+#define P_VDIN_BLKBAR_ROW_TH1_TH2 		CBUS_REG_ADDR(VDIN_BLKBAR_ROW_TH1_TH2) 	///../ucode/register.h
+#define VDIN_BLKBAR_IND_LEFT_START_END 0x1265 	///../ucode/register.h
+#define P_VDIN_BLKBAR_IND_LEFT_START_END 		CBUS_REG_ADDR(VDIN_BLKBAR_IND_LEFT_START_END) 	///../ucode/register.h
+#define VDIN_BLKBAR_IND_RIGHT_START_END 0x1266 	///../ucode/register.h
+#define P_VDIN_BLKBAR_IND_RIGHT_START_END 		CBUS_REG_ADDR(VDIN_BLKBAR_IND_RIGHT_START_END) 	///../ucode/register.h
+#define VDIN_BLKBAR_IND_LEFT1_CNT 0x1267 	///../ucode/register.h
+#define P_VDIN_BLKBAR_IND_LEFT1_CNT 		CBUS_REG_ADDR(VDIN_BLKBAR_IND_LEFT1_CNT) 	///../ucode/register.h
+#define VDIN_BLKBAR_IND_LEFT2_CNT 0x1268 	///../ucode/register.h
+#define P_VDIN_BLKBAR_IND_LEFT2_CNT 		CBUS_REG_ADDR(VDIN_BLKBAR_IND_LEFT2_CNT) 	///../ucode/register.h
+#define VDIN_BLKBAR_IND_RIGHT1_CNT 0x1269 	///../ucode/register.h
+#define P_VDIN_BLKBAR_IND_RIGHT1_CNT 		CBUS_REG_ADDR(VDIN_BLKBAR_IND_RIGHT1_CNT) 	///../ucode/register.h
+#define VDIN_BLKBAR_IND_RIGHT2_CNT 0x126a 	///../ucode/register.h
+#define P_VDIN_BLKBAR_IND_RIGHT2_CNT 		CBUS_REG_ADDR(VDIN_BLKBAR_IND_RIGHT2_CNT) 	///../ucode/register.h
+#define VDIN_BLKBAR_STATUS0 0x126b 	///../ucode/register.h
+#define P_VDIN_BLKBAR_STATUS0 		CBUS_REG_ADDR(VDIN_BLKBAR_STATUS0) 	///../ucode/register.h
+#define VDIN_BLKBAR_STATUS1 0x126c 	///../ucode/register.h
+#define P_VDIN_BLKBAR_STATUS1 		CBUS_REG_ADDR(VDIN_BLKBAR_STATUS1) 	///../ucode/register.h
+#define VDIN_WIN_H_START_END 0x126d 	///../ucode/register.h
+#define P_VDIN_WIN_H_START_END 		CBUS_REG_ADDR(VDIN_WIN_H_START_END) 	///../ucode/register.h
+#define VDIN_WIN_V_START_END 0x126e 	///../ucode/register.h
+#define P_VDIN_WIN_V_START_END 		CBUS_REG_ADDR(VDIN_WIN_V_START_END) 	///../ucode/register.h
+#define VDIN_ASFIFO_CTRL3 0x126f 	///../ucode/register.h
+#define P_VDIN_ASFIFO_CTRL3 		CBUS_REG_ADDR(VDIN_ASFIFO_CTRL3) 	///../ucode/register.h
+#define DVIN_FRONT_END_CTRL 0x12e0 	///../ucode/register.h
+#define P_DVIN_FRONT_END_CTRL 		CBUS_REG_ADDR(DVIN_FRONT_END_CTRL) 	///../ucode/register.h
+#define DVIN_HS_LEAD_VS_ODD 0x12e1 	///../ucode/register.h
+#define P_DVIN_HS_LEAD_VS_ODD 		CBUS_REG_ADDR(DVIN_HS_LEAD_VS_ODD) 	///../ucode/register.h
+#define DVIN_ACTIVE_START_PIX 0x12e2 	///../ucode/register.h
+#define P_DVIN_ACTIVE_START_PIX 		CBUS_REG_ADDR(DVIN_ACTIVE_START_PIX) 	///../ucode/register.h
+#define DVIN_ACTIVE_START_LINE 0x12e3 	///../ucode/register.h
+#define P_DVIN_ACTIVE_START_LINE 		CBUS_REG_ADDR(DVIN_ACTIVE_START_LINE) 	///../ucode/register.h
+#define DVIN_DISPLAY_SIZE 0x12e4 	///../ucode/register.h
+#define P_DVIN_DISPLAY_SIZE 		CBUS_REG_ADDR(DVIN_DISPLAY_SIZE) 	///../ucode/register.h
+#define DVIN_CTRL_STAT 0x12e5 	///../ucode/register.h
+#define P_DVIN_CTRL_STAT 		CBUS_REG_ADDR(DVIN_CTRL_STAT) 	///../ucode/register.h
+#define VDEC_ASSIST_MMC_CTRL0 0x0001 	///../ucode/register.h
+#define P_VDEC_ASSIST_MMC_CTRL0 		DOS_REG_ADDR(VDEC_ASSIST_MMC_CTRL0) 	///../ucode/register.h
+#define VDEC_ASSIST_MMC_CTRL1 0x0002 	///../ucode/register.h
+#define P_VDEC_ASSIST_MMC_CTRL1 		DOS_REG_ADDR(VDEC_ASSIST_MMC_CTRL1) 	///../ucode/register.h
+#define VDEC_ASSIST_AMR1_INT0 0x0025 	///../ucode/register.h
+#define P_VDEC_ASSIST_AMR1_INT0 		DOS_REG_ADDR(VDEC_ASSIST_AMR1_INT0) 	///../ucode/register.h
+#define VDEC_ASSIST_AMR1_INT1 0x0026 	///../ucode/register.h
+#define P_VDEC_ASSIST_AMR1_INT1 		DOS_REG_ADDR(VDEC_ASSIST_AMR1_INT1) 	///../ucode/register.h
+#define VDEC_ASSIST_AMR1_INT2 0x0027 	///../ucode/register.h
+#define P_VDEC_ASSIST_AMR1_INT2 		DOS_REG_ADDR(VDEC_ASSIST_AMR1_INT2) 	///../ucode/register.h
+#define VDEC_ASSIST_AMR1_INT3 0x0028 	///../ucode/register.h
+#define P_VDEC_ASSIST_AMR1_INT3 		DOS_REG_ADDR(VDEC_ASSIST_AMR1_INT3) 	///../ucode/register.h
+#define VDEC_ASSIST_AMR1_INT4 0x0029 	///../ucode/register.h
+#define P_VDEC_ASSIST_AMR1_INT4 		DOS_REG_ADDR(VDEC_ASSIST_AMR1_INT4) 	///../ucode/register.h
+#define VDEC_ASSIST_AMR1_INT5 0x002a 	///../ucode/register.h
+#define P_VDEC_ASSIST_AMR1_INT5 		DOS_REG_ADDR(VDEC_ASSIST_AMR1_INT5) 	///../ucode/register.h
+#define VDEC_ASSIST_AMR1_INT6 0x002b 	///../ucode/register.h
+#define P_VDEC_ASSIST_AMR1_INT6 		DOS_REG_ADDR(VDEC_ASSIST_AMR1_INT6) 	///../ucode/register.h
+#define VDEC_ASSIST_AMR1_INT7 0x002c 	///../ucode/register.h
+#define P_VDEC_ASSIST_AMR1_INT7 		DOS_REG_ADDR(VDEC_ASSIST_AMR1_INT7) 	///../ucode/register.h
+#define VDEC_ASSIST_AMR1_INT8 0x002d 	///../ucode/register.h
+#define P_VDEC_ASSIST_AMR1_INT8 		DOS_REG_ADDR(VDEC_ASSIST_AMR1_INT8) 	///../ucode/register.h
+#define VDEC_ASSIST_AMR1_INT9 0x002e 	///../ucode/register.h
+#define P_VDEC_ASSIST_AMR1_INT9 		DOS_REG_ADDR(VDEC_ASSIST_AMR1_INT9) 	///../ucode/register.h
+#define VDEC_ASSIST_AMR1_INTA 0x002f 	///../ucode/register.h
+#define P_VDEC_ASSIST_AMR1_INTA 		DOS_REG_ADDR(VDEC_ASSIST_AMR1_INTA) 	///../ucode/register.h
+#define VDEC_ASSIST_AMR1_INTB 0x0030 	///../ucode/register.h
+#define P_VDEC_ASSIST_AMR1_INTB 		DOS_REG_ADDR(VDEC_ASSIST_AMR1_INTB) 	///../ucode/register.h
+#define VDEC_ASSIST_AMR1_INTC 0x0031 	///../ucode/register.h
+#define P_VDEC_ASSIST_AMR1_INTC 		DOS_REG_ADDR(VDEC_ASSIST_AMR1_INTC) 	///../ucode/register.h
+#define VDEC_ASSIST_AMR1_INTD 0x0032 	///../ucode/register.h
+#define P_VDEC_ASSIST_AMR1_INTD 		DOS_REG_ADDR(VDEC_ASSIST_AMR1_INTD) 	///../ucode/register.h
+#define VDEC_ASSIST_AMR1_INTE 0x0033 	///../ucode/register.h
+#define P_VDEC_ASSIST_AMR1_INTE 		DOS_REG_ADDR(VDEC_ASSIST_AMR1_INTE) 	///../ucode/register.h
+#define VDEC_ASSIST_AMR1_INTF 0x0034 	///../ucode/register.h
+#define P_VDEC_ASSIST_AMR1_INTF 		DOS_REG_ADDR(VDEC_ASSIST_AMR1_INTF) 	///../ucode/register.h
+#define VDEC_ASSIST_AMR2_INT0 0x0035 	///../ucode/register.h
+#define P_VDEC_ASSIST_AMR2_INT0 		DOS_REG_ADDR(VDEC_ASSIST_AMR2_INT0) 	///../ucode/register.h
+#define VDEC_ASSIST_AMR2_INT1 0x0036 	///../ucode/register.h
+#define P_VDEC_ASSIST_AMR2_INT1 		DOS_REG_ADDR(VDEC_ASSIST_AMR2_INT1) 	///../ucode/register.h
+#define VDEC_ASSIST_AMR2_INT2 0x0037 	///../ucode/register.h
+#define P_VDEC_ASSIST_AMR2_INT2 		DOS_REG_ADDR(VDEC_ASSIST_AMR2_INT2) 	///../ucode/register.h
+#define VDEC_ASSIST_AMR2_INT3 0x0038 	///../ucode/register.h
+#define P_VDEC_ASSIST_AMR2_INT3 		DOS_REG_ADDR(VDEC_ASSIST_AMR2_INT3) 	///../ucode/register.h
+#define VDEC_ASSIST_AMR2_INT4 0x0039 	///../ucode/register.h
+#define P_VDEC_ASSIST_AMR2_INT4 		DOS_REG_ADDR(VDEC_ASSIST_AMR2_INT4) 	///../ucode/register.h
+#define VDEC_ASSIST_AMR2_INT5 0x003a 	///../ucode/register.h
+#define P_VDEC_ASSIST_AMR2_INT5 		DOS_REG_ADDR(VDEC_ASSIST_AMR2_INT5) 	///../ucode/register.h
+#define VDEC_ASSIST_AMR2_INT6 0x003b 	///../ucode/register.h
+#define P_VDEC_ASSIST_AMR2_INT6 		DOS_REG_ADDR(VDEC_ASSIST_AMR2_INT6) 	///../ucode/register.h
+#define VDEC_ASSIST_AMR2_INT7 0x003c 	///../ucode/register.h
+#define P_VDEC_ASSIST_AMR2_INT7 		DOS_REG_ADDR(VDEC_ASSIST_AMR2_INT7) 	///../ucode/register.h
+#define VDEC_ASSIST_AMR2_INT8 0x003d 	///../ucode/register.h
+#define P_VDEC_ASSIST_AMR2_INT8 		DOS_REG_ADDR(VDEC_ASSIST_AMR2_INT8) 	///../ucode/register.h
+#define VDEC_ASSIST_AMR2_INT9 0x003e 	///../ucode/register.h
+#define P_VDEC_ASSIST_AMR2_INT9 		DOS_REG_ADDR(VDEC_ASSIST_AMR2_INT9) 	///../ucode/register.h
+#define VDEC_ASSIST_AMR2_INTA 0x003f 	///../ucode/register.h
+#define P_VDEC_ASSIST_AMR2_INTA 		DOS_REG_ADDR(VDEC_ASSIST_AMR2_INTA) 	///../ucode/register.h
+#define VDEC_ASSIST_AMR2_INTB 0x0040 	///../ucode/register.h
+#define P_VDEC_ASSIST_AMR2_INTB 		DOS_REG_ADDR(VDEC_ASSIST_AMR2_INTB) 	///../ucode/register.h
+#define VDEC_ASSIST_AMR2_INTC 0x0041 	///../ucode/register.h
+#define P_VDEC_ASSIST_AMR2_INTC 		DOS_REG_ADDR(VDEC_ASSIST_AMR2_INTC) 	///../ucode/register.h
+#define VDEC_ASSIST_AMR2_INTD 0x0042 	///../ucode/register.h
+#define P_VDEC_ASSIST_AMR2_INTD 		DOS_REG_ADDR(VDEC_ASSIST_AMR2_INTD) 	///../ucode/register.h
+#define VDEC_ASSIST_AMR2_INTE 0x0043 	///../ucode/register.h
+#define P_VDEC_ASSIST_AMR2_INTE 		DOS_REG_ADDR(VDEC_ASSIST_AMR2_INTE) 	///../ucode/register.h
+#define VDEC_ASSIST_AMR2_INTF 0x0044 	///../ucode/register.h
+#define P_VDEC_ASSIST_AMR2_INTF 		DOS_REG_ADDR(VDEC_ASSIST_AMR2_INTF) 	///../ucode/register.h
+#define VDEC_ASSIST_TIMER0_LO 0x0060 	///../ucode/register.h
+#define P_VDEC_ASSIST_TIMER0_LO 		DOS_REG_ADDR(VDEC_ASSIST_TIMER0_LO) 	///../ucode/register.h
+#define VDEC_ASSIST_TIMER0_HI 0x0061 	///../ucode/register.h
+#define P_VDEC_ASSIST_TIMER0_HI 		DOS_REG_ADDR(VDEC_ASSIST_TIMER0_HI) 	///../ucode/register.h
+#define VDEC_ASSIST_TIMER1_LO 0x0062 	///../ucode/register.h
+#define P_VDEC_ASSIST_TIMER1_LO 		DOS_REG_ADDR(VDEC_ASSIST_TIMER1_LO) 	///../ucode/register.h
+#define VDEC_ASSIST_TIMER1_HI 0x0063 	///../ucode/register.h
+#define P_VDEC_ASSIST_TIMER1_HI 		DOS_REG_ADDR(VDEC_ASSIST_TIMER1_HI) 	///../ucode/register.h
+#define VDEC_ASSIST_DMA_INT 0x0064 	///../ucode/register.h
+#define P_VDEC_ASSIST_DMA_INT 		DOS_REG_ADDR(VDEC_ASSIST_DMA_INT) 	///../ucode/register.h
+#define VDEC_ASSIST_DMA_INT_MSK 0x0065 	///../ucode/register.h
+#define P_VDEC_ASSIST_DMA_INT_MSK 		DOS_REG_ADDR(VDEC_ASSIST_DMA_INT_MSK) 	///../ucode/register.h
+#define VDEC_ASSIST_DMA_INT2 0x0066 	///../ucode/register.h
+#define P_VDEC_ASSIST_DMA_INT2 		DOS_REG_ADDR(VDEC_ASSIST_DMA_INT2) 	///../ucode/register.h
+#define VDEC_ASSIST_DMA_INT_MSK2 0x0067 	///../ucode/register.h
+#define P_VDEC_ASSIST_DMA_INT_MSK2 		DOS_REG_ADDR(VDEC_ASSIST_DMA_INT_MSK2) 	///../ucode/register.h
+#define VDEC_ASSIST_MBOX0_IRQ_REG 0x0070 	///../ucode/register.h
+#define P_VDEC_ASSIST_MBOX0_IRQ_REG 		DOS_REG_ADDR(VDEC_ASSIST_MBOX0_IRQ_REG) 	///../ucode/register.h
+#define VDEC_ASSIST_MBOX0_CLR_REG 0x0071 	///../ucode/register.h
+#define P_VDEC_ASSIST_MBOX0_CLR_REG 		DOS_REG_ADDR(VDEC_ASSIST_MBOX0_CLR_REG) 	///../ucode/register.h
+#define VDEC_ASSIST_MBOX0_MASK 0x0072 	///../ucode/register.h
+#define P_VDEC_ASSIST_MBOX0_MASK 		DOS_REG_ADDR(VDEC_ASSIST_MBOX0_MASK) 	///../ucode/register.h
+#define VDEC_ASSIST_MBOX0_FIQ_SEL 0x0073 	///../ucode/register.h
+#define P_VDEC_ASSIST_MBOX0_FIQ_SEL 		DOS_REG_ADDR(VDEC_ASSIST_MBOX0_FIQ_SEL) 	///../ucode/register.h
+#define VDEC_ASSIST_MBOX1_IRQ_REG 0x0074 	///../ucode/register.h
+#define P_VDEC_ASSIST_MBOX1_IRQ_REG 		DOS_REG_ADDR(VDEC_ASSIST_MBOX1_IRQ_REG) 	///../ucode/register.h
+#define VDEC_ASSIST_MBOX1_CLR_REG 0x0075 	///../ucode/register.h
+#define P_VDEC_ASSIST_MBOX1_CLR_REG 		DOS_REG_ADDR(VDEC_ASSIST_MBOX1_CLR_REG) 	///../ucode/register.h
+#define VDEC_ASSIST_MBOX1_MASK 0x0076 	///../ucode/register.h
+#define P_VDEC_ASSIST_MBOX1_MASK 		DOS_REG_ADDR(VDEC_ASSIST_MBOX1_MASK) 	///../ucode/register.h
+#define VDEC_ASSIST_MBOX1_FIQ_SEL 0x0077 	///../ucode/register.h
+#define P_VDEC_ASSIST_MBOX1_FIQ_SEL 		DOS_REG_ADDR(VDEC_ASSIST_MBOX1_FIQ_SEL) 	///../ucode/register.h
+#define VDEC_ASSIST_MBOX2_IRQ_REG 0x0078 	///../ucode/register.h
+#define P_VDEC_ASSIST_MBOX2_IRQ_REG 		DOS_REG_ADDR(VDEC_ASSIST_MBOX2_IRQ_REG) 	///../ucode/register.h
+#define VDEC_ASSIST_MBOX2_CLR_REG 0x0079 	///../ucode/register.h
+#define P_VDEC_ASSIST_MBOX2_CLR_REG 		DOS_REG_ADDR(VDEC_ASSIST_MBOX2_CLR_REG) 	///../ucode/register.h
+#define VDEC_ASSIST_MBOX2_MASK 0x007a 	///../ucode/register.h
+#define P_VDEC_ASSIST_MBOX2_MASK 		DOS_REG_ADDR(VDEC_ASSIST_MBOX2_MASK) 	///../ucode/register.h
+#define VDEC_ASSIST_MBOX2_FIQ_SEL 0x007b 	///../ucode/register.h
+#define P_VDEC_ASSIST_MBOX2_FIQ_SEL 		DOS_REG_ADDR(VDEC_ASSIST_MBOX2_FIQ_SEL) 	///../ucode/register.h
+#define MC_CTRL_REG 0x0900 	///../ucode/register.h
+#define P_MC_CTRL_REG 		DOS_REG_ADDR(MC_CTRL_REG) 	///../ucode/register.h
+#define MC_MB_INFO 0x0901 	///../ucode/register.h
+#define P_MC_MB_INFO 		DOS_REG_ADDR(MC_MB_INFO) 	///../ucode/register.h
+#define MC_PIC_INFO 0x0902 	///../ucode/register.h
+#define P_MC_PIC_INFO 		DOS_REG_ADDR(MC_PIC_INFO) 	///../ucode/register.h
+#define MC_HALF_PEL_ONE 0x0903 	///../ucode/register.h
+#define P_MC_HALF_PEL_ONE 		DOS_REG_ADDR(MC_HALF_PEL_ONE) 	///../ucode/register.h
+#define MC_HALF_PEL_TWO 0x0904 	///../ucode/register.h
+#define P_MC_HALF_PEL_TWO 		DOS_REG_ADDR(MC_HALF_PEL_TWO) 	///../ucode/register.h
+#define POWER_CTL_MC 0x0905 	///../ucode/register.h
+#define P_POWER_CTL_MC 		DOS_REG_ADDR(POWER_CTL_MC) 	///../ucode/register.h
+#define MC_CMD 0x0906 	///../ucode/register.h
+#define P_MC_CMD 		DOS_REG_ADDR(MC_CMD) 	///../ucode/register.h
+#define MC_CTRL0 0x0907 	///../ucode/register.h
+#define P_MC_CTRL0 		DOS_REG_ADDR(MC_CTRL0) 	///../ucode/register.h
+#define MC_PIC_W_H 0x0908 	///../ucode/register.h
+#define P_MC_PIC_W_H 		DOS_REG_ADDR(MC_PIC_W_H) 	///../ucode/register.h
+#define MC_STATUS0 0x0909 	///../ucode/register.h
+#define P_MC_STATUS0 		DOS_REG_ADDR(MC_STATUS0) 	///../ucode/register.h
+#define MC_STATUS1 0x090a 	///../ucode/register.h
+#define P_MC_STATUS1 		DOS_REG_ADDR(MC_STATUS1) 	///../ucode/register.h
+#define MC_CTRL1 0x090b 	///../ucode/register.h
+#define P_MC_CTRL1 		DOS_REG_ADDR(MC_CTRL1) 	///../ucode/register.h
+#define MC_MIX_RATIO0 0x090c 	///../ucode/register.h
+#define P_MC_MIX_RATIO0 		DOS_REG_ADDR(MC_MIX_RATIO0) 	///../ucode/register.h
+#define MC_MIX_RATIO1 0x090d 	///../ucode/register.h
+#define P_MC_MIX_RATIO1 		DOS_REG_ADDR(MC_MIX_RATIO1) 	///../ucode/register.h
+#define MC_DP_MB_XY 0x090e 	///../ucode/register.h
+#define P_MC_DP_MB_XY 		DOS_REG_ADDR(MC_DP_MB_XY) 	///../ucode/register.h
+#define MC_OM_MB_XY 0x090f 	///../ucode/register.h
+#define P_MC_OM_MB_XY 		DOS_REG_ADDR(MC_OM_MB_XY) 	///../ucode/register.h
+#define PSCALE_RST 0x0910 	///../ucode/register.h
+#define P_PSCALE_RST 		DOS_REG_ADDR(PSCALE_RST) 	///../ucode/register.h
+#define PSCALE_CTRL 0x0911 	///../ucode/register.h
+#define P_PSCALE_CTRL 		DOS_REG_ADDR(PSCALE_CTRL) 	///../ucode/register.h
+#define PSCALE_PICI_W 0x0912 	///../ucode/register.h
+#define P_PSCALE_PICI_W 		DOS_REG_ADDR(PSCALE_PICI_W) 	///../ucode/register.h
+#define PSCALE_PICI_H 0x0913 	///../ucode/register.h
+#define P_PSCALE_PICI_H 		DOS_REG_ADDR(PSCALE_PICI_H) 	///../ucode/register.h
+#define PSCALE_PICO_W 0x0914 	///../ucode/register.h
+#define P_PSCALE_PICO_W 		DOS_REG_ADDR(PSCALE_PICO_W) 	///../ucode/register.h
+#define PSCALE_PICO_H 0x0915 	///../ucode/register.h
+#define P_PSCALE_PICO_H 		DOS_REG_ADDR(PSCALE_PICO_H) 	///../ucode/register.h
+#define PSCALE_PICO_START_X 0x0916 	///../ucode/register.h
+#define P_PSCALE_PICO_START_X 		DOS_REG_ADDR(PSCALE_PICO_START_X) 	///../ucode/register.h
+#define PSCALE_PICO_START_Y 0x0917 	///../ucode/register.h
+#define P_PSCALE_PICO_START_Y 		DOS_REG_ADDR(PSCALE_PICO_START_Y) 	///../ucode/register.h
+#define PSCALE_DUMMY 0x0918 	///../ucode/register.h
+#define P_PSCALE_DUMMY 		DOS_REG_ADDR(PSCALE_DUMMY) 	///../ucode/register.h
+#define PSCALE_FILT0_COEF0 0x0919 	///../ucode/register.h
+#define P_PSCALE_FILT0_COEF0 		DOS_REG_ADDR(PSCALE_FILT0_COEF0) 	///../ucode/register.h
+#define PSCALE_FILT0_COEF1 0x091a 	///../ucode/register.h
+#define P_PSCALE_FILT0_COEF1 		DOS_REG_ADDR(PSCALE_FILT0_COEF1) 	///../ucode/register.h
+#define PSCALE_CMD_CTRL 0x091b 	///../ucode/register.h
+#define P_PSCALE_CMD_CTRL 		DOS_REG_ADDR(PSCALE_CMD_CTRL) 	///../ucode/register.h
+#define PSCALE_CMD_BLK_X 0x091c 	///../ucode/register.h
+#define P_PSCALE_CMD_BLK_X 		DOS_REG_ADDR(PSCALE_CMD_BLK_X) 	///../ucode/register.h
+#define PSCALE_CMD_BLK_Y 0x091d 	///../ucode/register.h
+#define P_PSCALE_CMD_BLK_Y 		DOS_REG_ADDR(PSCALE_CMD_BLK_Y) 	///../ucode/register.h
+#define PSCALE_STATUS 0x091e 	///../ucode/register.h
+#define P_PSCALE_STATUS 		DOS_REG_ADDR(PSCALE_STATUS) 	///../ucode/register.h
+#define PSCALE_BMEM_ADDR 0x091f 	///../ucode/register.h
+#define P_PSCALE_BMEM_ADDR 		DOS_REG_ADDR(PSCALE_BMEM_ADDR) 	///../ucode/register.h
+#define PSCALE_BMEM_DAT 0x0920 	///../ucode/register.h
+#define P_PSCALE_BMEM_DAT 		DOS_REG_ADDR(PSCALE_BMEM_DAT) 	///../ucode/register.h
+#define PSCALE_DRAM_BUF_CTRL 0x0921 	///../ucode/register.h
+#define P_PSCALE_DRAM_BUF_CTRL 		DOS_REG_ADDR(PSCALE_DRAM_BUF_CTRL) 	///../ucode/register.h
+#define PSCALE_MCMD_CTRL 0x0922 	///../ucode/register.h
+#define P_PSCALE_MCMD_CTRL 		DOS_REG_ADDR(PSCALE_MCMD_CTRL) 	///../ucode/register.h
+#define PSCALE_MCMD_XSIZE 0x0923 	///../ucode/register.h
+#define P_PSCALE_MCMD_XSIZE 		DOS_REG_ADDR(PSCALE_MCMD_XSIZE) 	///../ucode/register.h
+#define PSCALE_MCMD_YSIZE 0x0924 	///../ucode/register.h
+#define P_PSCALE_MCMD_YSIZE 		DOS_REG_ADDR(PSCALE_MCMD_YSIZE) 	///../ucode/register.h
+#define PSCALE_RBUF_START_BLKX 0x0925 	///../ucode/register.h
+#define P_PSCALE_RBUF_START_BLKX 		DOS_REG_ADDR(PSCALE_RBUF_START_BLKX) 	///../ucode/register.h
+#define PSCALE_RBUF_START_BLKY 0x0926 	///../ucode/register.h
+#define P_PSCALE_RBUF_START_BLKY 		DOS_REG_ADDR(PSCALE_RBUF_START_BLKY) 	///../ucode/register.h
+#define PSCALE_PICO_SHIFT_XY 0x0928 	///../ucode/register.h
+#define P_PSCALE_PICO_SHIFT_XY 		DOS_REG_ADDR(PSCALE_PICO_SHIFT_XY) 	///../ucode/register.h
+#define PSCALE_CTRL1 0x0929 	///../ucode/register.h
+#define P_PSCALE_CTRL1 		DOS_REG_ADDR(PSCALE_CTRL1) 	///../ucode/register.h
+#define PSCALE_SRCKEY_CTRL0 0x092a 	///../ucode/register.h
+#define P_PSCALE_SRCKEY_CTRL0 		DOS_REG_ADDR(PSCALE_SRCKEY_CTRL0) 	///../ucode/register.h
+#define PSCALE_SRCKEY_CTRL1 0x092b 	///../ucode/register.h
+#define P_PSCALE_SRCKEY_CTRL1 		DOS_REG_ADDR(PSCALE_SRCKEY_CTRL1) 	///../ucode/register.h
+#define PSCALE_CANVAS_RD_ADDR 0x092c 	///../ucode/register.h
+#define P_PSCALE_CANVAS_RD_ADDR 		DOS_REG_ADDR(PSCALE_CANVAS_RD_ADDR) 	///../ucode/register.h
+#define PSCALE_CANVAS_WR_ADDR 0x092d 	///../ucode/register.h
+#define P_PSCALE_CANVAS_WR_ADDR 		DOS_REG_ADDR(PSCALE_CANVAS_WR_ADDR) 	///../ucode/register.h
+#define PSCALE_CTRL2 0x092e 	///../ucode/register.h
+#define P_PSCALE_CTRL2 		DOS_REG_ADDR(PSCALE_CTRL2) 	///../ucode/register.h
+#define MC_MPORT_CTRL 0x0940 	///../ucode/register.h
+#define P_MC_MPORT_CTRL 		DOS_REG_ADDR(MC_MPORT_CTRL) 	///../ucode/register.h
+#define MC_MPORT_DAT 0x0941 	///../ucode/register.h
+#define P_MC_MPORT_DAT 		DOS_REG_ADDR(MC_MPORT_DAT) 	///../ucode/register.h
+#define MC_WT_PRED_CTRL 0x0942 	///../ucode/register.h
+#define P_MC_WT_PRED_CTRL 		DOS_REG_ADDR(MC_WT_PRED_CTRL) 	///../ucode/register.h
+#define MC_MBBOT_ST_EVEN_ADDR 0x0944 	///../ucode/register.h
+#define P_MC_MBBOT_ST_EVEN_ADDR 		DOS_REG_ADDR(MC_MBBOT_ST_EVEN_ADDR) 	///../ucode/register.h
+#define MC_MBBOT_ST_ODD_ADDR 0x0945 	///../ucode/register.h
+#define P_MC_MBBOT_ST_ODD_ADDR 		DOS_REG_ADDR(MC_MBBOT_ST_ODD_ADDR) 	///../ucode/register.h
+#define MC_DPDN_MB_XY 0x0946 	///../ucode/register.h
+#define P_MC_DPDN_MB_XY 		DOS_REG_ADDR(MC_DPDN_MB_XY) 	///../ucode/register.h
+#define MC_OMDN_MB_XY 0x0947 	///../ucode/register.h
+#define P_MC_OMDN_MB_XY 		DOS_REG_ADDR(MC_OMDN_MB_XY) 	///../ucode/register.h
+#define MC_HCMDBUF_H 0x0948 	///../ucode/register.h
+#define P_MC_HCMDBUF_H 		DOS_REG_ADDR(MC_HCMDBUF_H) 	///../ucode/register.h
+#define MC_HCMDBUF_L 0x0949 	///../ucode/register.h
+#define P_MC_HCMDBUF_L 		DOS_REG_ADDR(MC_HCMDBUF_L) 	///../ucode/register.h
+#define MC_HCMD_H 0x094a 	///../ucode/register.h
+#define P_MC_HCMD_H 		DOS_REG_ADDR(MC_HCMD_H) 	///../ucode/register.h
+#define MC_HCMD_L 0x094b 	///../ucode/register.h
+#define P_MC_HCMD_L 		DOS_REG_ADDR(MC_HCMD_L) 	///../ucode/register.h
+#define MC_IDCT_DAT 0x094c 	///../ucode/register.h
+#define P_MC_IDCT_DAT 		DOS_REG_ADDR(MC_IDCT_DAT) 	///../ucode/register.h
+#define MC_CTRL_GCLK_CTRL 0x094d 	///../ucode/register.h
+#define P_MC_CTRL_GCLK_CTRL 		DOS_REG_ADDR(MC_CTRL_GCLK_CTRL) 	///../ucode/register.h
+#define MC_OTHER_GCLK_CTRL 0x094e 	///../ucode/register.h
+#define P_MC_OTHER_GCLK_CTRL 		DOS_REG_ADDR(MC_OTHER_GCLK_CTRL) 	///../ucode/register.h
+#define MC_CTRL2 0x094f 	///../ucode/register.h
+#define P_MC_CTRL2 		DOS_REG_ADDR(MC_CTRL2) 	///../ucode/register.h
+#define MDEC_PIC_DC_CTRL 0x098e 	///../ucode/register.h
+#define P_MDEC_PIC_DC_CTRL 		DOS_REG_ADDR(MDEC_PIC_DC_CTRL) 	///../ucode/register.h
+#define MDEC_PIC_DC_STATUS 0x098f 	///../ucode/register.h
+#define P_MDEC_PIC_DC_STATUS 		DOS_REG_ADDR(MDEC_PIC_DC_STATUS) 	///../ucode/register.h
+#define ANC0_CANVAS_ADDR 0x0990 	///../ucode/register.h
+#define P_ANC0_CANVAS_ADDR 		DOS_REG_ADDR(ANC0_CANVAS_ADDR) 	///../ucode/register.h
+#define ANC1_CANVAS_ADDR 0x0991 	///../ucode/register.h
+#define P_ANC1_CANVAS_ADDR 		DOS_REG_ADDR(ANC1_CANVAS_ADDR) 	///../ucode/register.h
+#define ANC2_CANVAS_ADDR 0x0992 	///../ucode/register.h
+#define P_ANC2_CANVAS_ADDR 		DOS_REG_ADDR(ANC2_CANVAS_ADDR) 	///../ucode/register.h
+#define ANC3_CANVAS_ADDR 0x0993 	///../ucode/register.h
+#define P_ANC3_CANVAS_ADDR 		DOS_REG_ADDR(ANC3_CANVAS_ADDR) 	///../ucode/register.h
+#define ANC4_CANVAS_ADDR 0x0994 	///../ucode/register.h
+#define P_ANC4_CANVAS_ADDR 		DOS_REG_ADDR(ANC4_CANVAS_ADDR) 	///../ucode/register.h
+#define ANC5_CANVAS_ADDR 0x0995 	///../ucode/register.h
+#define P_ANC5_CANVAS_ADDR 		DOS_REG_ADDR(ANC5_CANVAS_ADDR) 	///../ucode/register.h
+#define ANC6_CANVAS_ADDR 0x0996 	///../ucode/register.h
+#define P_ANC6_CANVAS_ADDR 		DOS_REG_ADDR(ANC6_CANVAS_ADDR) 	///../ucode/register.h
+#define ANC7_CANVAS_ADDR 0x0997 	///../ucode/register.h
+#define P_ANC7_CANVAS_ADDR 		DOS_REG_ADDR(ANC7_CANVAS_ADDR) 	///../ucode/register.h
+#define ANC8_CANVAS_ADDR 0x0998 	///../ucode/register.h
+#define P_ANC8_CANVAS_ADDR 		DOS_REG_ADDR(ANC8_CANVAS_ADDR) 	///../ucode/register.h
+#define ANC9_CANVAS_ADDR 0x0999 	///../ucode/register.h
+#define P_ANC9_CANVAS_ADDR 		DOS_REG_ADDR(ANC9_CANVAS_ADDR) 	///../ucode/register.h
+#define ANC10_CANVAS_ADDR 0x099a 	///../ucode/register.h
+#define P_ANC10_CANVAS_ADDR 		DOS_REG_ADDR(ANC10_CANVAS_ADDR) 	///../ucode/register.h
+#define ANC11_CANVAS_ADDR 0x099b 	///../ucode/register.h
+#define P_ANC11_CANVAS_ADDR 		DOS_REG_ADDR(ANC11_CANVAS_ADDR) 	///../ucode/register.h
+#define ANC12_CANVAS_ADDR 0x099c 	///../ucode/register.h
+#define P_ANC12_CANVAS_ADDR 		DOS_REG_ADDR(ANC12_CANVAS_ADDR) 	///../ucode/register.h
+#define ANC13_CANVAS_ADDR 0x099d 	///../ucode/register.h
+#define P_ANC13_CANVAS_ADDR 		DOS_REG_ADDR(ANC13_CANVAS_ADDR) 	///../ucode/register.h
+#define ANC14_CANVAS_ADDR 0x099e 	///../ucode/register.h
+#define P_ANC14_CANVAS_ADDR 		DOS_REG_ADDR(ANC14_CANVAS_ADDR) 	///../ucode/register.h
+#define ANC15_CANVAS_ADDR 0x099f 	///../ucode/register.h
+#define P_ANC15_CANVAS_ADDR 		DOS_REG_ADDR(ANC15_CANVAS_ADDR) 	///../ucode/register.h
+#define ANC16_CANVAS_ADDR 0x09a0 	///../ucode/register.h
+#define P_ANC16_CANVAS_ADDR 		DOS_REG_ADDR(ANC16_CANVAS_ADDR) 	///../ucode/register.h
+#define ANC17_CANVAS_ADDR 0x09a1 	///../ucode/register.h
+#define P_ANC17_CANVAS_ADDR 		DOS_REG_ADDR(ANC17_CANVAS_ADDR) 	///../ucode/register.h
+#define ANC18_CANVAS_ADDR 0x09a2 	///../ucode/register.h
+#define P_ANC18_CANVAS_ADDR 		DOS_REG_ADDR(ANC18_CANVAS_ADDR) 	///../ucode/register.h
+#define ANC19_CANVAS_ADDR 0x09a3 	///../ucode/register.h
+#define P_ANC19_CANVAS_ADDR 		DOS_REG_ADDR(ANC19_CANVAS_ADDR) 	///../ucode/register.h
+#define ANC20_CANVAS_ADDR 0x09a4 	///../ucode/register.h
+#define P_ANC20_CANVAS_ADDR 		DOS_REG_ADDR(ANC20_CANVAS_ADDR) 	///../ucode/register.h
+#define ANC21_CANVAS_ADDR 0x09a5 	///../ucode/register.h
+#define P_ANC21_CANVAS_ADDR 		DOS_REG_ADDR(ANC21_CANVAS_ADDR) 	///../ucode/register.h
+#define ANC22_CANVAS_ADDR 0x09a6 	///../ucode/register.h
+#define P_ANC22_CANVAS_ADDR 		DOS_REG_ADDR(ANC22_CANVAS_ADDR) 	///../ucode/register.h
+#define ANC23_CANVAS_ADDR 0x09a7 	///../ucode/register.h
+#define P_ANC23_CANVAS_ADDR 		DOS_REG_ADDR(ANC23_CANVAS_ADDR) 	///../ucode/register.h
+#define ANC24_CANVAS_ADDR 0x09a8 	///../ucode/register.h
+#define P_ANC24_CANVAS_ADDR 		DOS_REG_ADDR(ANC24_CANVAS_ADDR) 	///../ucode/register.h
+#define ANC25_CANVAS_ADDR 0x09a9 	///../ucode/register.h
+#define P_ANC25_CANVAS_ADDR 		DOS_REG_ADDR(ANC25_CANVAS_ADDR) 	///../ucode/register.h
+#define ANC26_CANVAS_ADDR 0x09aa 	///../ucode/register.h
+#define P_ANC26_CANVAS_ADDR 		DOS_REG_ADDR(ANC26_CANVAS_ADDR) 	///../ucode/register.h
+#define ANC27_CANVAS_ADDR 0x09ab 	///../ucode/register.h
+#define P_ANC27_CANVAS_ADDR 		DOS_REG_ADDR(ANC27_CANVAS_ADDR) 	///../ucode/register.h
+#define ANC28_CANVAS_ADDR 0x09ac 	///../ucode/register.h
+#define P_ANC28_CANVAS_ADDR 		DOS_REG_ADDR(ANC28_CANVAS_ADDR) 	///../ucode/register.h
+#define ANC29_CANVAS_ADDR 0x09ad 	///../ucode/register.h
+#define P_ANC29_CANVAS_ADDR 		DOS_REG_ADDR(ANC29_CANVAS_ADDR) 	///../ucode/register.h
+#define ANC30_CANVAS_ADDR 0x09ae 	///../ucode/register.h
+#define P_ANC30_CANVAS_ADDR 		DOS_REG_ADDR(ANC30_CANVAS_ADDR) 	///../ucode/register.h
+#define ANC31_CANVAS_ADDR 0x09af 	///../ucode/register.h
+#define P_ANC31_CANVAS_ADDR 		DOS_REG_ADDR(ANC31_CANVAS_ADDR) 	///../ucode/register.h
+#define DBKR_CANVAS_ADDR 0x09b0 	///../ucode/register.h
+#define P_DBKR_CANVAS_ADDR 		DOS_REG_ADDR(DBKR_CANVAS_ADDR) 	///../ucode/register.h
+#define DBKW_CANVAS_ADDR 0x09b1 	///../ucode/register.h
+#define P_DBKW_CANVAS_ADDR 		DOS_REG_ADDR(DBKW_CANVAS_ADDR) 	///../ucode/register.h
+#define REC_CANVAS_ADDR 0x09b2 	///../ucode/register.h
+#define P_REC_CANVAS_ADDR 		DOS_REG_ADDR(REC_CANVAS_ADDR) 	///../ucode/register.h
+#define CURR_CANVAS_CTRL 0x09b3 	///../ucode/register.h
+#define P_CURR_CANVAS_CTRL 		DOS_REG_ADDR(CURR_CANVAS_CTRL) 	///../ucode/register.h
+#define MDEC_PIC_DC_THRESH 0x09b8 	///../ucode/register.h
+#define P_MDEC_PIC_DC_THRESH 		DOS_REG_ADDR(MDEC_PIC_DC_THRESH) 	///../ucode/register.h
+#define MDEC_PICR_BUF_STATUS 0x09b9 	///../ucode/register.h
+#define P_MDEC_PICR_BUF_STATUS 		DOS_REG_ADDR(MDEC_PICR_BUF_STATUS) 	///../ucode/register.h
+#define MDEC_PICW_BUF_STATUS 0x09ba 	///../ucode/register.h
+#define P_MDEC_PICW_BUF_STATUS 		DOS_REG_ADDR(MDEC_PICW_BUF_STATUS) 	///../ucode/register.h
+#define MCW_DBLK_WRRSP_CNT 0x09bb 	///../ucode/register.h
+#define P_MCW_DBLK_WRRSP_CNT 		DOS_REG_ADDR(MCW_DBLK_WRRSP_CNT) 	///../ucode/register.h
+#define AV_SCRATCH_0 0x09c0 	///../ucode/register.h
+#define P_AV_SCRATCH_0 		DOS_REG_ADDR(AV_SCRATCH_0) 	///../ucode/register.h
+#define AV_SCRATCH_1 0x09c1 	///../ucode/register.h
+#define P_AV_SCRATCH_1 		DOS_REG_ADDR(AV_SCRATCH_1) 	///../ucode/register.h
+#define AV_SCRATCH_2 0x09c2 	///../ucode/register.h
+#define P_AV_SCRATCH_2 		DOS_REG_ADDR(AV_SCRATCH_2) 	///../ucode/register.h
+#define AV_SCRATCH_3 0x09c3 	///../ucode/register.h
+#define P_AV_SCRATCH_3 		DOS_REG_ADDR(AV_SCRATCH_3) 	///../ucode/register.h
+#define AV_SCRATCH_4 0x09c4 	///../ucode/register.h
+#define P_AV_SCRATCH_4 		DOS_REG_ADDR(AV_SCRATCH_4) 	///../ucode/register.h
+#define AV_SCRATCH_5 0x09c5 	///../ucode/register.h
+#define P_AV_SCRATCH_5 		DOS_REG_ADDR(AV_SCRATCH_5) 	///../ucode/register.h
+#define AV_SCRATCH_6 0x09c6 	///../ucode/register.h
+#define P_AV_SCRATCH_6 		DOS_REG_ADDR(AV_SCRATCH_6) 	///../ucode/register.h
+#define AV_SCRATCH_7 0x09c7 	///../ucode/register.h
+#define P_AV_SCRATCH_7 		DOS_REG_ADDR(AV_SCRATCH_7) 	///../ucode/register.h
+#define AV_SCRATCH_8 0x09c8 	///../ucode/register.h
+#define P_AV_SCRATCH_8 		DOS_REG_ADDR(AV_SCRATCH_8) 	///../ucode/register.h
+#define AV_SCRATCH_9 0x09c9 	///../ucode/register.h
+#define P_AV_SCRATCH_9 		DOS_REG_ADDR(AV_SCRATCH_9) 	///../ucode/register.h
+#define AV_SCRATCH_A 0x09ca 	///../ucode/register.h
+#define P_AV_SCRATCH_A 		DOS_REG_ADDR(AV_SCRATCH_A) 	///../ucode/register.h
+#define AV_SCRATCH_B 0x09cb 	///../ucode/register.h
+#define P_AV_SCRATCH_B 		DOS_REG_ADDR(AV_SCRATCH_B) 	///../ucode/register.h
+#define AV_SCRATCH_C 0x09cc 	///../ucode/register.h
+#define P_AV_SCRATCH_C 		DOS_REG_ADDR(AV_SCRATCH_C) 	///../ucode/register.h
+#define AV_SCRATCH_D 0x09cd 	///../ucode/register.h
+#define P_AV_SCRATCH_D 		DOS_REG_ADDR(AV_SCRATCH_D) 	///../ucode/register.h
+#define AV_SCRATCH_E 0x09ce 	///../ucode/register.h
+#define P_AV_SCRATCH_E 		DOS_REG_ADDR(AV_SCRATCH_E) 	///../ucode/register.h
+#define AV_SCRATCH_F 0x09cf 	///../ucode/register.h
+#define P_AV_SCRATCH_F 		DOS_REG_ADDR(AV_SCRATCH_F) 	///../ucode/register.h
+#define AV_SCRATCH_G 0x09d0 	///../ucode/register.h
+#define P_AV_SCRATCH_G 		DOS_REG_ADDR(AV_SCRATCH_G) 	///../ucode/register.h
+#define AV_SCRATCH_H 0x09d1 	///../ucode/register.h
+#define P_AV_SCRATCH_H 		DOS_REG_ADDR(AV_SCRATCH_H) 	///../ucode/register.h
+#define AV_SCRATCH_I 0x09d2 	///../ucode/register.h
+#define P_AV_SCRATCH_I 		DOS_REG_ADDR(AV_SCRATCH_I) 	///../ucode/register.h
+#define AV_SCRATCH_J 0x09d3 	///../ucode/register.h
+#define P_AV_SCRATCH_J 		DOS_REG_ADDR(AV_SCRATCH_J) 	///../ucode/register.h
+#define AV_SCRATCH_K 0x09d4 	///../ucode/register.h
+#define P_AV_SCRATCH_K 		DOS_REG_ADDR(AV_SCRATCH_K) 	///../ucode/register.h
+#define AV_SCRATCH_L 0x09d5 	///../ucode/register.h
+#define P_AV_SCRATCH_L 		DOS_REG_ADDR(AV_SCRATCH_L) 	///../ucode/register.h
+#define AV_SCRATCH_M 0x09d6 	///../ucode/register.h
+#define P_AV_SCRATCH_M 		DOS_REG_ADDR(AV_SCRATCH_M) 	///../ucode/register.h
+#define AV_SCRATCH_N 0x09d7 	///../ucode/register.h
+#define P_AV_SCRATCH_N 		DOS_REG_ADDR(AV_SCRATCH_N) 	///../ucode/register.h
+#define WRRSP_CO_MB 0x09d8 	///../ucode/register.h
+#define P_WRRSP_CO_MB 		DOS_REG_ADDR(WRRSP_CO_MB) 	///../ucode/register.h
+#define WRRSP_DCAC 0x09d9 	///../ucode/register.h
+#define P_WRRSP_DCAC 		DOS_REG_ADDR(WRRSP_DCAC) 	///../ucode/register.h
+#define DBLK_RST 0x0950 	///../ucode/register.h
+#define P_DBLK_RST 		DOS_REG_ADDR(DBLK_RST) 	///../ucode/register.h
+#define DBLK_CTRL 0x0951 	///../ucode/register.h
+#define P_DBLK_CTRL 		DOS_REG_ADDR(DBLK_CTRL) 	///../ucode/register.h
+#define DBLK_MB_WID_HEIGHT 0x0952 	///../ucode/register.h
+#define P_DBLK_MB_WID_HEIGHT 		DOS_REG_ADDR(DBLK_MB_WID_HEIGHT) 	///../ucode/register.h
+#define DBLK_STATUS 0x0953 	///../ucode/register.h
+#define P_DBLK_STATUS 		DOS_REG_ADDR(DBLK_STATUS) 	///../ucode/register.h
+#define DBLK_CMD_CTRL 0x0954 	///../ucode/register.h
+#define P_DBLK_CMD_CTRL 		DOS_REG_ADDR(DBLK_CMD_CTRL) 	///../ucode/register.h
+#define DBLK_MB_XY 0x0955 	///../ucode/register.h
+#define P_DBLK_MB_XY 		DOS_REG_ADDR(DBLK_MB_XY) 	///../ucode/register.h
+#define DBLK_QP 0x0956 	///../ucode/register.h
+#define P_DBLK_QP 		DOS_REG_ADDR(DBLK_QP) 	///../ucode/register.h
+#define DBLK_Y_BHFILT 0x0957 	///../ucode/register.h
+#define P_DBLK_Y_BHFILT 		DOS_REG_ADDR(DBLK_Y_BHFILT) 	///../ucode/register.h
+#define DBLK_Y_BHFILT_HIGH 0x0958 	///../ucode/register.h
+#define P_DBLK_Y_BHFILT_HIGH 		DOS_REG_ADDR(DBLK_Y_BHFILT_HIGH) 	///../ucode/register.h
+#define DBLK_Y_BVFILT 0x0959 	///../ucode/register.h
+#define P_DBLK_Y_BVFILT 		DOS_REG_ADDR(DBLK_Y_BVFILT) 	///../ucode/register.h
+#define DBLK_CB_BFILT 0x095a 	///../ucode/register.h
+#define P_DBLK_CB_BFILT 		DOS_REG_ADDR(DBLK_CB_BFILT) 	///../ucode/register.h
+#define DBLK_CR_BFILT 0x095b 	///../ucode/register.h
+#define P_DBLK_CR_BFILT 		DOS_REG_ADDR(DBLK_CR_BFILT) 	///../ucode/register.h
+#define DBLK_Y_HFILT 0x095c 	///../ucode/register.h
+#define P_DBLK_Y_HFILT 		DOS_REG_ADDR(DBLK_Y_HFILT) 	///../ucode/register.h
+#define DBLK_Y_HFILT_HIGH 0x095d 	///../ucode/register.h
+#define P_DBLK_Y_HFILT_HIGH 		DOS_REG_ADDR(DBLK_Y_HFILT_HIGH) 	///../ucode/register.h
+#define DBLK_Y_VFILT 0x095e 	///../ucode/register.h
+#define P_DBLK_Y_VFILT 		DOS_REG_ADDR(DBLK_Y_VFILT) 	///../ucode/register.h
+#define DBLK_CB_FILT 0x095f 	///../ucode/register.h
+#define P_DBLK_CB_FILT 		DOS_REG_ADDR(DBLK_CB_FILT) 	///../ucode/register.h
+#define DBLK_CR_FILT 0x0960 	///../ucode/register.h
+#define P_DBLK_CR_FILT 		DOS_REG_ADDR(DBLK_CR_FILT) 	///../ucode/register.h
+#define DBLK_BETAX_QP_SEL 0x0961 	///../ucode/register.h
+#define P_DBLK_BETAX_QP_SEL 		DOS_REG_ADDR(DBLK_BETAX_QP_SEL) 	///../ucode/register.h
+#define DBLK_CLIP_CTRL0 0x0962 	///../ucode/register.h
+#define P_DBLK_CLIP_CTRL0 		DOS_REG_ADDR(DBLK_CLIP_CTRL0) 	///../ucode/register.h
+#define DBLK_CLIP_CTRL1 0x0963 	///../ucode/register.h
+#define P_DBLK_CLIP_CTRL1 		DOS_REG_ADDR(DBLK_CLIP_CTRL1) 	///../ucode/register.h
+#define DBLK_CLIP_CTRL2 0x0964 	///../ucode/register.h
+#define P_DBLK_CLIP_CTRL2 		DOS_REG_ADDR(DBLK_CLIP_CTRL2) 	///../ucode/register.h
+#define DBLK_CLIP_CTRL3 0x0965 	///../ucode/register.h
+#define P_DBLK_CLIP_CTRL3 		DOS_REG_ADDR(DBLK_CLIP_CTRL3) 	///../ucode/register.h
+#define DBLK_CLIP_CTRL4 0x0966 	///../ucode/register.h
+#define P_DBLK_CLIP_CTRL4 		DOS_REG_ADDR(DBLK_CLIP_CTRL4) 	///../ucode/register.h
+#define DBLK_CLIP_CTRL5 0x0967 	///../ucode/register.h
+#define P_DBLK_CLIP_CTRL5 		DOS_REG_ADDR(DBLK_CLIP_CTRL5) 	///../ucode/register.h
+#define DBLK_CLIP_CTRL6 0x0968 	///../ucode/register.h
+#define P_DBLK_CLIP_CTRL6 		DOS_REG_ADDR(DBLK_CLIP_CTRL6) 	///../ucode/register.h
+#define DBLK_CLIP_CTRL7 0x0969 	///../ucode/register.h
+#define P_DBLK_CLIP_CTRL7 		DOS_REG_ADDR(DBLK_CLIP_CTRL7) 	///../ucode/register.h
+#define DBLK_CLIP_CTRL8 0x096a 	///../ucode/register.h
+#define P_DBLK_CLIP_CTRL8 		DOS_REG_ADDR(DBLK_CLIP_CTRL8) 	///../ucode/register.h
+#define DBLK_STATUS1 0x096b 	///../ucode/register.h
+#define P_DBLK_STATUS1 		DOS_REG_ADDR(DBLK_STATUS1) 	///../ucode/register.h
+#define DBLK_GCLK_FREE 0x096c 	///../ucode/register.h
+#define P_DBLK_GCLK_FREE 		DOS_REG_ADDR(DBLK_GCLK_FREE) 	///../ucode/register.h
+#define DBLK_GCLK_OFF 0x096d 	///../ucode/register.h
+#define P_DBLK_GCLK_OFF 		DOS_REG_ADDR(DBLK_GCLK_OFF) 	///../ucode/register.h
+#define DBLK_AVSFLAGS 0x096e 	///../ucode/register.h
+#define P_DBLK_AVSFLAGS 		DOS_REG_ADDR(DBLK_AVSFLAGS) 	///../ucode/register.h
+#define DBLK_CBPY 0x0970 	///../ucode/register.h
+#define P_DBLK_CBPY 		DOS_REG_ADDR(DBLK_CBPY) 	///../ucode/register.h
+#define DBLK_CBPY_ADJ 0x0971 	///../ucode/register.h
+#define P_DBLK_CBPY_ADJ 		DOS_REG_ADDR(DBLK_CBPY_ADJ) 	///../ucode/register.h
+#define DBLK_CBPC 0x0972 	///../ucode/register.h
+#define P_DBLK_CBPC 		DOS_REG_ADDR(DBLK_CBPC) 	///../ucode/register.h
+#define DBLK_CBPC_ADJ 0x0973 	///../ucode/register.h
+#define P_DBLK_CBPC_ADJ 		DOS_REG_ADDR(DBLK_CBPC_ADJ) 	///../ucode/register.h
+#define DBLK_VHMVD 0x0974 	///../ucode/register.h
+#define P_DBLK_VHMVD 		DOS_REG_ADDR(DBLK_VHMVD) 	///../ucode/register.h
+#define DBLK_STRONG 0x0975 	///../ucode/register.h
+#define P_DBLK_STRONG 		DOS_REG_ADDR(DBLK_STRONG) 	///../ucode/register.h
+#define DBLK_RV8_QUANT 0x0976 	///../ucode/register.h
+#define P_DBLK_RV8_QUANT 		DOS_REG_ADDR(DBLK_RV8_QUANT) 	///../ucode/register.h
+#define DBLK_CBUS_HCMD2 0x0977 	///../ucode/register.h
+#define P_DBLK_CBUS_HCMD2 		DOS_REG_ADDR(DBLK_CBUS_HCMD2) 	///../ucode/register.h
+#define DBLK_CBUS_HCMD1 0x0978 	///../ucode/register.h
+#define P_DBLK_CBUS_HCMD1 		DOS_REG_ADDR(DBLK_CBUS_HCMD1) 	///../ucode/register.h
+#define DBLK_CBUS_HCMD0 0x0979 	///../ucode/register.h
+#define P_DBLK_CBUS_HCMD0 		DOS_REG_ADDR(DBLK_CBUS_HCMD0) 	///../ucode/register.h
+#define DBLK_VLD_HCMD2 0x097a 	///../ucode/register.h
+#define P_DBLK_VLD_HCMD2 		DOS_REG_ADDR(DBLK_VLD_HCMD2) 	///../ucode/register.h
+#define DBLK_VLD_HCMD1 0x097b 	///../ucode/register.h
+#define P_DBLK_VLD_HCMD1 		DOS_REG_ADDR(DBLK_VLD_HCMD1) 	///../ucode/register.h
+#define DBLK_VLD_HCMD0 0x097c 	///../ucode/register.h
+#define P_DBLK_VLD_HCMD0 		DOS_REG_ADDR(DBLK_VLD_HCMD0) 	///../ucode/register.h
+#define DBLK_OST_YBASE 0x097d 	///../ucode/register.h
+#define P_DBLK_OST_YBASE 		DOS_REG_ADDR(DBLK_OST_YBASE) 	///../ucode/register.h
+#define DBLK_OST_CBCRDIFF 0x097e 	///../ucode/register.h
+#define P_DBLK_OST_CBCRDIFF 		DOS_REG_ADDR(DBLK_OST_CBCRDIFF) 	///../ucode/register.h
+#define DBLK_CTRL1 0x097f 	///../ucode/register.h
+#define P_DBLK_CTRL1 		DOS_REG_ADDR(DBLK_CTRL1) 	///../ucode/register.h
+#define VLD_STATUS_CTRL 0x0c00 	///../ucode/register.h
+#define P_VLD_STATUS_CTRL 		DOS_REG_ADDR(VLD_STATUS_CTRL) 	///../ucode/register.h
+#define MPEG1_2_REG 0x0c01 	///../ucode/register.h
+#define P_MPEG1_2_REG 		DOS_REG_ADDR(MPEG1_2_REG) 	///../ucode/register.h
+#define F_CODE_REG 0x0c02 	///../ucode/register.h
+#define P_F_CODE_REG 		DOS_REG_ADDR(F_CODE_REG) 	///../ucode/register.h
+#define PIC_HEAD_INFO 0x0c03 	///../ucode/register.h
+#define P_PIC_HEAD_INFO 		DOS_REG_ADDR(PIC_HEAD_INFO) 	///../ucode/register.h
+#define SLICE_VER_POS_PIC_TYPE 0x0c04 	///../ucode/register.h
+#define P_SLICE_VER_POS_PIC_TYPE 		DOS_REG_ADDR(SLICE_VER_POS_PIC_TYPE) 	///../ucode/register.h
+#define QP_VALUE_REG 0x0c05 	///../ucode/register.h
+#define P_QP_VALUE_REG 		DOS_REG_ADDR(QP_VALUE_REG) 	///../ucode/register.h
+#define MBA_INC 0x0c06 	///../ucode/register.h
+#define P_MBA_INC 		DOS_REG_ADDR(MBA_INC) 	///../ucode/register.h
+#define MB_MOTION_MODE 0x0c07 	///../ucode/register.h
+#define P_MB_MOTION_MODE 		DOS_REG_ADDR(MB_MOTION_MODE) 	///../ucode/register.h
+#define POWER_CTL_VLD 0x0c08 	///../ucode/register.h
+#define P_POWER_CTL_VLD 		DOS_REG_ADDR(POWER_CTL_VLD) 	///../ucode/register.h
+#define MB_WIDTH 0x0c09 	///../ucode/register.h
+#define P_MB_WIDTH 		DOS_REG_ADDR(MB_WIDTH) 	///../ucode/register.h
+#define SLICE_QP 0x0c0a 	///../ucode/register.h
+#define P_SLICE_QP 		DOS_REG_ADDR(SLICE_QP) 	///../ucode/register.h
+#define PRE_START_CODE 0x0c0b 	///../ucode/register.h
+#define P_PRE_START_CODE 		DOS_REG_ADDR(PRE_START_CODE) 	///../ucode/register.h
+#define SLICE_START_BYTE_01 0x0c0c 	///../ucode/register.h
+#define P_SLICE_START_BYTE_01 		DOS_REG_ADDR(SLICE_START_BYTE_01) 	///../ucode/register.h
+#define SLICE_START_BYTE_23 0x0c0d 	///../ucode/register.h
+#define P_SLICE_START_BYTE_23 		DOS_REG_ADDR(SLICE_START_BYTE_23) 	///../ucode/register.h
+#define RESYNC_MARKER_LENGTH 0x0c0e 	///../ucode/register.h
+#define P_RESYNC_MARKER_LENGTH 		DOS_REG_ADDR(RESYNC_MARKER_LENGTH) 	///../ucode/register.h
+#define DECODER_BUFFER_INFO 0x0c0f 	///../ucode/register.h
+#define P_DECODER_BUFFER_INFO 		DOS_REG_ADDR(DECODER_BUFFER_INFO) 	///../ucode/register.h
+#define FST_FOR_MV_X 0x0c10 	///../ucode/register.h
+#define P_FST_FOR_MV_X 		DOS_REG_ADDR(FST_FOR_MV_X) 	///../ucode/register.h
+#define FST_FOR_MV_Y 0x0c11 	///../ucode/register.h
+#define P_FST_FOR_MV_Y 		DOS_REG_ADDR(FST_FOR_MV_Y) 	///../ucode/register.h
+#define SCD_FOR_MV_X 0x0c12 	///../ucode/register.h
+#define P_SCD_FOR_MV_X 		DOS_REG_ADDR(SCD_FOR_MV_X) 	///../ucode/register.h
+#define SCD_FOR_MV_Y 0x0c13 	///../ucode/register.h
+#define P_SCD_FOR_MV_Y 		DOS_REG_ADDR(SCD_FOR_MV_Y) 	///../ucode/register.h
+#define FST_BAK_MV_X 0x0c14 	///../ucode/register.h
+#define P_FST_BAK_MV_X 		DOS_REG_ADDR(FST_BAK_MV_X) 	///../ucode/register.h
+#define FST_BAK_MV_Y 0x0c15 	///../ucode/register.h
+#define P_FST_BAK_MV_Y 		DOS_REG_ADDR(FST_BAK_MV_Y) 	///../ucode/register.h
+#define SCD_BAK_MV_X 0x0c16 	///../ucode/register.h
+#define P_SCD_BAK_MV_X 		DOS_REG_ADDR(SCD_BAK_MV_X) 	///../ucode/register.h
+#define SCD_BAK_MV_Y 0x0c17 	///../ucode/register.h
+#define P_SCD_BAK_MV_Y 		DOS_REG_ADDR(SCD_BAK_MV_Y) 	///../ucode/register.h
+#define VLD_DECODE_CONTROL 0x0c18 	///../ucode/register.h
+#define P_VLD_DECODE_CONTROL 		DOS_REG_ADDR(VLD_DECODE_CONTROL) 	///../ucode/register.h
+#define VLD_REVERVED_19 0x0c19 	///../ucode/register.h
+#define P_VLD_REVERVED_19 		DOS_REG_ADDR(VLD_REVERVED_19) 	///../ucode/register.h
+#define VIFF_BIT_CNT 0x0c1a 	///../ucode/register.h
+#define P_VIFF_BIT_CNT 		DOS_REG_ADDR(VIFF_BIT_CNT) 	///../ucode/register.h
+#define BYTE_ALIGN_PEAK_HI 0x0c1b 	///../ucode/register.h
+#define P_BYTE_ALIGN_PEAK_HI 		DOS_REG_ADDR(BYTE_ALIGN_PEAK_HI) 	///../ucode/register.h
+#define BYTE_ALIGN_PEAK_LO 0x0c1c 	///../ucode/register.h
+#define P_BYTE_ALIGN_PEAK_LO 		DOS_REG_ADDR(BYTE_ALIGN_PEAK_LO) 	///../ucode/register.h
+#define NEXT_ALIGN_PEAK 0x0c1d 	///../ucode/register.h
+#define P_NEXT_ALIGN_PEAK 		DOS_REG_ADDR(NEXT_ALIGN_PEAK) 	///../ucode/register.h
+#define VC1_CONTROL_REG 0x0c1e 	///../ucode/register.h
+#define P_VC1_CONTROL_REG 		DOS_REG_ADDR(VC1_CONTROL_REG) 	///../ucode/register.h
+#define PMV1_X 0x0c20 	///../ucode/register.h
+#define P_PMV1_X 		DOS_REG_ADDR(PMV1_X) 	///../ucode/register.h
+#define PMV1_Y 0x0c21 	///../ucode/register.h
+#define P_PMV1_Y 		DOS_REG_ADDR(PMV1_Y) 	///../ucode/register.h
+#define PMV2_X 0x0c22 	///../ucode/register.h
+#define P_PMV2_X 		DOS_REG_ADDR(PMV2_X) 	///../ucode/register.h
+#define PMV2_Y 0x0c23 	///../ucode/register.h
+#define P_PMV2_Y 		DOS_REG_ADDR(PMV2_Y) 	///../ucode/register.h
+#define PMV3_X 0x0c24 	///../ucode/register.h
+#define P_PMV3_X 		DOS_REG_ADDR(PMV3_X) 	///../ucode/register.h
+#define PMV3_Y 0x0c25 	///../ucode/register.h
+#define P_PMV3_Y 		DOS_REG_ADDR(PMV3_Y) 	///../ucode/register.h
+#define PMV4_X 0x0c26 	///../ucode/register.h
+#define P_PMV4_X 		DOS_REG_ADDR(PMV4_X) 	///../ucode/register.h
+#define PMV4_Y 0x0c27 	///../ucode/register.h
+#define P_PMV4_Y 		DOS_REG_ADDR(PMV4_Y) 	///../ucode/register.h
+#define M4_TABLE_SELECT 0x0c28 	///../ucode/register.h
+#define P_M4_TABLE_SELECT 		DOS_REG_ADDR(M4_TABLE_SELECT) 	///../ucode/register.h
+#define M4_CONTROL_REG 0x0c29 	///../ucode/register.h
+#define P_M4_CONTROL_REG 		DOS_REG_ADDR(M4_CONTROL_REG) 	///../ucode/register.h
+#define BLOCK_NUM 0x0c2a 	///../ucode/register.h
+#define P_BLOCK_NUM 		DOS_REG_ADDR(BLOCK_NUM) 	///../ucode/register.h
+#define PATTERN_CODE 0x0c2b 	///../ucode/register.h
+#define P_PATTERN_CODE 		DOS_REG_ADDR(PATTERN_CODE) 	///../ucode/register.h
+#define MB_INFO 0x0c2c 	///../ucode/register.h
+#define P_MB_INFO 		DOS_REG_ADDR(MB_INFO) 	///../ucode/register.h
+#define VLD_DC_PRED 0x0c2d 	///../ucode/register.h
+#define P_VLD_DC_PRED 		DOS_REG_ADDR(VLD_DC_PRED) 	///../ucode/register.h
+#define VLD_ERROR_MASK 0x0c2e 	///../ucode/register.h
+#define P_VLD_ERROR_MASK 		DOS_REG_ADDR(VLD_ERROR_MASK) 	///../ucode/register.h
+#define VLD_DC_PRED_C 0x0c2f 	///../ucode/register.h
+#define P_VLD_DC_PRED_C 		DOS_REG_ADDR(VLD_DC_PRED_C) 	///../ucode/register.h
+#define LAST_SLICE_MV_ADDR 0x0c30 	///../ucode/register.h
+#define P_LAST_SLICE_MV_ADDR 		DOS_REG_ADDR(LAST_SLICE_MV_ADDR) 	///../ucode/register.h
+#define LAST_MVX 0x0c31 	///../ucode/register.h
+#define P_LAST_MVX 		DOS_REG_ADDR(LAST_MVX) 	///../ucode/register.h
+#define LAST_MVY 0x0c32 	///../ucode/register.h
+#define P_LAST_MVY 		DOS_REG_ADDR(LAST_MVY) 	///../ucode/register.h
+#define VLD_C38 0x0c38 	///../ucode/register.h
+#define P_VLD_C38 		DOS_REG_ADDR(VLD_C38) 	///../ucode/register.h
+#define VLD_C39 0x0c39 	///../ucode/register.h
+#define P_VLD_C39 		DOS_REG_ADDR(VLD_C39) 	///../ucode/register.h
+#define VLD_STATUS 0x0c3a 	///../ucode/register.h
+#define P_VLD_STATUS 		DOS_REG_ADDR(VLD_STATUS) 	///../ucode/register.h
+#define VLD_SHIFT_STATUS 0x0c3b 	///../ucode/register.h
+#define P_VLD_SHIFT_STATUS 		DOS_REG_ADDR(VLD_SHIFT_STATUS) 	///../ucode/register.h
+#define VOFF_STATUS 0x0c3c 	///../ucode/register.h
+#define P_VOFF_STATUS 		DOS_REG_ADDR(VOFF_STATUS) 	///../ucode/register.h
+#define VLD_C3D 0x0c3d 	///../ucode/register.h
+#define P_VLD_C3D 		DOS_REG_ADDR(VLD_C3D) 	///../ucode/register.h
+#define VLD_DBG_INDEX 0x0c3e 	///../ucode/register.h
+#define P_VLD_DBG_INDEX 		DOS_REG_ADDR(VLD_DBG_INDEX) 	///../ucode/register.h
+#define VLD_DBG_DATA 0x0c3f 	///../ucode/register.h
+#define P_VLD_DBG_DATA 		DOS_REG_ADDR(VLD_DBG_DATA) 	///../ucode/register.h
+#define VLD_MEM_VIFIFO_START_PTR 0x0c40 	///../ucode/register.h
+#define P_VLD_MEM_VIFIFO_START_PTR 		DOS_REG_ADDR(VLD_MEM_VIFIFO_START_PTR) 	///../ucode/register.h
+#define VLD_MEM_VIFIFO_CURR_PTR 0x0c41 	///../ucode/register.h
+#define P_VLD_MEM_VIFIFO_CURR_PTR 		DOS_REG_ADDR(VLD_MEM_VIFIFO_CURR_PTR) 	///../ucode/register.h
+#define VLD_MEM_VIFIFO_END_PTR 0x0c42 	///../ucode/register.h
+#define P_VLD_MEM_VIFIFO_END_PTR 		DOS_REG_ADDR(VLD_MEM_VIFIFO_END_PTR) 	///../ucode/register.h
+#define VLD_MEM_VIFIFO_BYTES_AVAIL 0x0c43 	///../ucode/register.h
+#define P_VLD_MEM_VIFIFO_BYTES_AVAIL 		DOS_REG_ADDR(VLD_MEM_VIFIFO_BYTES_AVAIL) 	///../ucode/register.h
+#define VLD_MEM_VIFIFO_CONTROL 0x0c44 	///../ucode/register.h
+#define P_VLD_MEM_VIFIFO_CONTROL 		DOS_REG_ADDR(VLD_MEM_VIFIFO_CONTROL) 	///../ucode/register.h
+#define VLD_MEM_VIFIFO_WP 0x0c45 	///../ucode/register.h
+#define P_VLD_MEM_VIFIFO_WP 		DOS_REG_ADDR(VLD_MEM_VIFIFO_WP) 	///../ucode/register.h
+#define VLD_MEM_VIFIFO_RP 0x0c46 	///../ucode/register.h
+#define P_VLD_MEM_VIFIFO_RP 		DOS_REG_ADDR(VLD_MEM_VIFIFO_RP) 	///../ucode/register.h
+#define VLD_MEM_VIFIFO_LEVEL 0x0c47 	///../ucode/register.h
+#define P_VLD_MEM_VIFIFO_LEVEL 		DOS_REG_ADDR(VLD_MEM_VIFIFO_LEVEL) 	///../ucode/register.h
+#define VLD_MEM_VIFIFO_BUF_CNTL 0x0c48 	///../ucode/register.h
+#define P_VLD_MEM_VIFIFO_BUF_CNTL 		DOS_REG_ADDR(VLD_MEM_VIFIFO_BUF_CNTL) 	///../ucode/register.h
+#define VLD_TIME_STAMP_CNTL 0x0c49 	///../ucode/register.h
+#define P_VLD_TIME_STAMP_CNTL 		DOS_REG_ADDR(VLD_TIME_STAMP_CNTL) 	///../ucode/register.h
+#define VLD_TIME_STAMP_SYNC_0 0x0c4a 	///../ucode/register.h
+#define P_VLD_TIME_STAMP_SYNC_0 		DOS_REG_ADDR(VLD_TIME_STAMP_SYNC_0) 	///../ucode/register.h
+#define VLD_TIME_STAMP_SYNC_1 0x0c4b 	///../ucode/register.h
+#define P_VLD_TIME_STAMP_SYNC_1 		DOS_REG_ADDR(VLD_TIME_STAMP_SYNC_1) 	///../ucode/register.h
+#define VLD_TIME_STAMP_0 0x0c4c 	///../ucode/register.h
+#define P_VLD_TIME_STAMP_0 		DOS_REG_ADDR(VLD_TIME_STAMP_0) 	///../ucode/register.h
+#define VLD_TIME_STAMP_1 0x0c4d 	///../ucode/register.h
+#define P_VLD_TIME_STAMP_1 		DOS_REG_ADDR(VLD_TIME_STAMP_1) 	///../ucode/register.h
+#define VLD_TIME_STAMP_2 0x0c4e 	///../ucode/register.h
+#define P_VLD_TIME_STAMP_2 		DOS_REG_ADDR(VLD_TIME_STAMP_2) 	///../ucode/register.h
+#define VLD_TIME_STAMP_3 0x0c4f 	///../ucode/register.h
+#define P_VLD_TIME_STAMP_3 		DOS_REG_ADDR(VLD_TIME_STAMP_3) 	///../ucode/register.h
+#define VLD_TIME_STAMP_LENGTH 0x0c50 	///../ucode/register.h
+#define P_VLD_TIME_STAMP_LENGTH 		DOS_REG_ADDR(VLD_TIME_STAMP_LENGTH) 	///../ucode/register.h
+#define VLD_MEM_VIFIFO_WRAP_COUNT 0x0c51 	///../ucode/register.h
+#define P_VLD_MEM_VIFIFO_WRAP_COUNT 		DOS_REG_ADDR(VLD_MEM_VIFIFO_WRAP_COUNT) 	///../ucode/register.h
+#define VLD_MEM_VIFIFO_MEM_CTL 0x0c52 	///../ucode/register.h
+#define P_VLD_MEM_VIFIFO_MEM_CTL 		DOS_REG_ADDR(VLD_MEM_VIFIFO_MEM_CTL) 	///../ucode/register.h
+#define VLD_MEM_VBUF_RD_PTR 0x0c53 	///../ucode/register.h
+#define P_VLD_MEM_VBUF_RD_PTR 		DOS_REG_ADDR(VLD_MEM_VBUF_RD_PTR) 	///../ucode/register.h
+#define VLD_MEM_VBUF2_RD_PTR 0x0c54 	///../ucode/register.h
+#define P_VLD_MEM_VBUF2_RD_PTR 		DOS_REG_ADDR(VLD_MEM_VBUF2_RD_PTR) 	///../ucode/register.h
+#define VLD_MEM_SWAP_ADDR 0x0c55 	///../ucode/register.h
+#define P_VLD_MEM_SWAP_ADDR 		DOS_REG_ADDR(VLD_MEM_SWAP_ADDR) 	///../ucode/register.h
+#define VLD_MEM_SWAP_CTL 0x0c56 	///../ucode/register.h
+#define P_VLD_MEM_SWAP_CTL 		DOS_REG_ADDR(VLD_MEM_SWAP_CTL) 	///../ucode/register.h
+#define VCOP_CTRL_REG 0x0e00 	///../ucode/register.h
+#define P_VCOP_CTRL_REG 		DOS_REG_ADDR(VCOP_CTRL_REG) 	///../ucode/register.h
+#define QP_CTRL_REG 0x0e01 	///../ucode/register.h
+#define P_QP_CTRL_REG 		DOS_REG_ADDR(QP_CTRL_REG) 	///../ucode/register.h
+#define INTRA_QUANT_MATRIX 0x0e02 	///../ucode/register.h
+#define P_INTRA_QUANT_MATRIX 		DOS_REG_ADDR(INTRA_QUANT_MATRIX) 	///../ucode/register.h
+#define NON_I_QUANT_MATRIX 0x0e03 	///../ucode/register.h
+#define P_NON_I_QUANT_MATRIX 		DOS_REG_ADDR(NON_I_QUANT_MATRIX) 	///../ucode/register.h
+#define DC_SCALER 0x0e04 	///../ucode/register.h
+#define P_DC_SCALER 		DOS_REG_ADDR(DC_SCALER) 	///../ucode/register.h
+#define DC_AC_CTRL 0x0e05 	///../ucode/register.h
+#define P_DC_AC_CTRL 		DOS_REG_ADDR(DC_AC_CTRL) 	///../ucode/register.h
+#define DC_AC_SCALE_MUL 0x0e06 	///../ucode/register.h
+#define P_DC_AC_SCALE_MUL 		DOS_REG_ADDR(DC_AC_SCALE_MUL) 	///../ucode/register.h
+#define DC_AC_SCALE_DIV 0x0e07 	///../ucode/register.h
+#define P_DC_AC_SCALE_DIV 		DOS_REG_ADDR(DC_AC_SCALE_DIV) 	///../ucode/register.h
+#define POWER_CTL_IQIDCT 0x0e08 	///../ucode/register.h
+#define P_POWER_CTL_IQIDCT 		DOS_REG_ADDR(POWER_CTL_IQIDCT) 	///../ucode/register.h
+#define RV_AI_Y_X 0x0e09 	///../ucode/register.h
+#define P_RV_AI_Y_X 		DOS_REG_ADDR(RV_AI_Y_X) 	///../ucode/register.h
+#define RV_AI_U_X 0x0e0a 	///../ucode/register.h
+#define P_RV_AI_U_X 		DOS_REG_ADDR(RV_AI_U_X) 	///../ucode/register.h
+#define RV_AI_V_X 0x0e0b 	///../ucode/register.h
+#define P_RV_AI_V_X 		DOS_REG_ADDR(RV_AI_V_X) 	///../ucode/register.h
+#define RV_AI_MB_COUNT 0x0e0c 	///../ucode/register.h
+#define P_RV_AI_MB_COUNT 		DOS_REG_ADDR(RV_AI_MB_COUNT) 	///../ucode/register.h
+#define NEXT_INTRA_DMA_ADDRESS 0x0e0d 	///../ucode/register.h
+#define P_NEXT_INTRA_DMA_ADDRESS 		DOS_REG_ADDR(NEXT_INTRA_DMA_ADDRESS) 	///../ucode/register.h
+#define IQIDCT_CONTROL 0x0e0e 	///../ucode/register.h
+#define P_IQIDCT_CONTROL 		DOS_REG_ADDR(IQIDCT_CONTROL) 	///../ucode/register.h
+#define IQIDCT_DEBUG_INFO_0 0x0e0f 	///../ucode/register.h
+#define P_IQIDCT_DEBUG_INFO_0 		DOS_REG_ADDR(IQIDCT_DEBUG_INFO_0) 	///../ucode/register.h
+#define DEBLK_CMD 0x0e10 	///../ucode/register.h
+#define P_DEBLK_CMD 		DOS_REG_ADDR(DEBLK_CMD) 	///../ucode/register.h
+#define IQIDCT_DEBUG_IDCT 0x0e11 	///../ucode/register.h
+#define P_IQIDCT_DEBUG_IDCT 		DOS_REG_ADDR(IQIDCT_DEBUG_IDCT) 	///../ucode/register.h
+#define DCAC_DMA_CTRL 0x0e12 	///../ucode/register.h
+#define P_DCAC_DMA_CTRL 		DOS_REG_ADDR(DCAC_DMA_CTRL) 	///../ucode/register.h
+#define DCAC_DMA_ADDRESS 0x0e13 	///../ucode/register.h
+#define P_DCAC_DMA_ADDRESS 		DOS_REG_ADDR(DCAC_DMA_ADDRESS) 	///../ucode/register.h
+#define DCAC_CPU_ADDRESS 0x0e14 	///../ucode/register.h
+#define P_DCAC_CPU_ADDRESS 		DOS_REG_ADDR(DCAC_CPU_ADDRESS) 	///../ucode/register.h
+#define DCAC_CPU_DATA 0x0e15 	///../ucode/register.h
+#define P_DCAC_CPU_DATA 		DOS_REG_ADDR(DCAC_CPU_DATA) 	///../ucode/register.h
+#define DCAC_MB_COUNT 0x0e16 	///../ucode/register.h
+#define P_DCAC_MB_COUNT 		DOS_REG_ADDR(DCAC_MB_COUNT) 	///../ucode/register.h
+#define IQ_QUANT 0x0e17 	///../ucode/register.h
+#define P_IQ_QUANT 		DOS_REG_ADDR(IQ_QUANT) 	///../ucode/register.h
+#define VC1_BITPLANE_CTL 0x0e18 	///../ucode/register.h
+#define P_VC1_BITPLANE_CTL 		DOS_REG_ADDR(VC1_BITPLANE_CTL) 	///../ucode/register.h
+#define MSP 0x0300 	///../ucode/register.h
+#define P_MSP 		DOS_REG_ADDR(MSP) 	///../ucode/register.h
+#define MPSR 0x0301 	///../ucode/register.h
+#define P_MPSR 		DOS_REG_ADDR(MPSR) 	///../ucode/register.h
+#define MINT_VEC_BASE 0x0302 	///../ucode/register.h
+#define P_MINT_VEC_BASE 		DOS_REG_ADDR(MINT_VEC_BASE) 	///../ucode/register.h
+#define MCPU_INTR_GRP 0x0303 	///../ucode/register.h
+#define P_MCPU_INTR_GRP 		DOS_REG_ADDR(MCPU_INTR_GRP) 	///../ucode/register.h
+#define MCPU_INTR_MSK 0x0304 	///../ucode/register.h
+#define P_MCPU_INTR_MSK 		DOS_REG_ADDR(MCPU_INTR_MSK) 	///../ucode/register.h
+#define MCPU_INTR_REQ 0x0305 	///../ucode/register.h
+#define P_MCPU_INTR_REQ 		DOS_REG_ADDR(MCPU_INTR_REQ) 	///../ucode/register.h
+#define MPC_P 0x0306 	///../ucode/register.h
+#define P_MPC_P 		DOS_REG_ADDR(MPC_P) 	///../ucode/register.h
+#define MPC_D 0x0307 	///../ucode/register.h
+#define P_MPC_D 		DOS_REG_ADDR(MPC_D) 	///../ucode/register.h
+#define MPC_E 0x0308 	///../ucode/register.h
+#define P_MPC_E 		DOS_REG_ADDR(MPC_E) 	///../ucode/register.h
+#define MPC_W 0x0309 	///../ucode/register.h
+#define P_MPC_W 		DOS_REG_ADDR(MPC_W) 	///../ucode/register.h
+#define MINDEX0_REG 0x030a 	///../ucode/register.h
+#define P_MINDEX0_REG 		DOS_REG_ADDR(MINDEX0_REG) 	///../ucode/register.h
+#define MINDEX1_REG 0x030b 	///../ucode/register.h
+#define P_MINDEX1_REG 		DOS_REG_ADDR(MINDEX1_REG) 	///../ucode/register.h
+#define MINDEX2_REG 0x030c 	///../ucode/register.h
+#define P_MINDEX2_REG 		DOS_REG_ADDR(MINDEX2_REG) 	///../ucode/register.h
+#define MINDEX3_REG 0x030d 	///../ucode/register.h
+#define P_MINDEX3_REG 		DOS_REG_ADDR(MINDEX3_REG) 	///../ucode/register.h
+#define MINDEX4_REG 0x030e 	///../ucode/register.h
+#define P_MINDEX4_REG 		DOS_REG_ADDR(MINDEX4_REG) 	///../ucode/register.h
+#define MINDEX5_REG 0x030f 	///../ucode/register.h
+#define P_MINDEX5_REG 		DOS_REG_ADDR(MINDEX5_REG) 	///../ucode/register.h
+#define MINDEX6_REG 0x0310 	///../ucode/register.h
+#define P_MINDEX6_REG 		DOS_REG_ADDR(MINDEX6_REG) 	///../ucode/register.h
+#define MINDEX7_REG 0x0311 	///../ucode/register.h
+#define P_MINDEX7_REG 		DOS_REG_ADDR(MINDEX7_REG) 	///../ucode/register.h
+#define MMIN_REG 0x0312 	///../ucode/register.h
+#define P_MMIN_REG 		DOS_REG_ADDR(MMIN_REG) 	///../ucode/register.h
+#define MMAX_REG 0x0313 	///../ucode/register.h
+#define P_MMAX_REG 		DOS_REG_ADDR(MMAX_REG) 	///../ucode/register.h
+#define MBREAK0_REG 0x0314 	///../ucode/register.h
+#define P_MBREAK0_REG 		DOS_REG_ADDR(MBREAK0_REG) 	///../ucode/register.h
+#define MBREAK1_REG 0x0315 	///../ucode/register.h
+#define P_MBREAK1_REG 		DOS_REG_ADDR(MBREAK1_REG) 	///../ucode/register.h
+#define MBREAK2_REG 0x0316 	///../ucode/register.h
+#define P_MBREAK2_REG 		DOS_REG_ADDR(MBREAK2_REG) 	///../ucode/register.h
+#define MBREAK3_REG 0x0317 	///../ucode/register.h
+#define P_MBREAK3_REG 		DOS_REG_ADDR(MBREAK3_REG) 	///../ucode/register.h
+#define MBREAK_TYPE 0x0318 	///../ucode/register.h
+#define P_MBREAK_TYPE 		DOS_REG_ADDR(MBREAK_TYPE) 	///../ucode/register.h
+#define MBREAK_CTRL 0x0319 	///../ucode/register.h
+#define P_MBREAK_CTRL 		DOS_REG_ADDR(MBREAK_CTRL) 	///../ucode/register.h
+#define MBREAK_STAUTS 0x031a 	///../ucode/register.h
+#define P_MBREAK_STAUTS 		DOS_REG_ADDR(MBREAK_STAUTS) 	///../ucode/register.h
+#define MDB_ADDR_REG 0x031b 	///../ucode/register.h
+#define P_MDB_ADDR_REG 		DOS_REG_ADDR(MDB_ADDR_REG) 	///../ucode/register.h
+#define MDB_DATA_REG 0x031c 	///../ucode/register.h
+#define P_MDB_DATA_REG 		DOS_REG_ADDR(MDB_DATA_REG) 	///../ucode/register.h
+#define MDB_CTRL 0x031d 	///../ucode/register.h
+#define P_MDB_CTRL 		DOS_REG_ADDR(MDB_CTRL) 	///../ucode/register.h
+#define MSFTINT0 0x031e 	///../ucode/register.h
+#define P_MSFTINT0 		DOS_REG_ADDR(MSFTINT0) 	///../ucode/register.h
+#define MSFTINT1 0x031f 	///../ucode/register.h
+#define P_MSFTINT1 		DOS_REG_ADDR(MSFTINT1) 	///../ucode/register.h
+#define CSP 0x0320 	///../ucode/register.h
+#define P_CSP 		DOS_REG_ADDR(CSP) 	///../ucode/register.h
+#define CPSR 0x0321 	///../ucode/register.h
+#define P_CPSR 		DOS_REG_ADDR(CPSR) 	///../ucode/register.h
+#define CINT_VEC_BASE 0x0322 	///../ucode/register.h
+#define P_CINT_VEC_BASE 		DOS_REG_ADDR(CINT_VEC_BASE) 	///../ucode/register.h
+#define CCPU_INTR_GRP 0x0323 	///../ucode/register.h
+#define P_CCPU_INTR_GRP 		DOS_REG_ADDR(CCPU_INTR_GRP) 	///../ucode/register.h
+#define CCPU_INTR_MSK 0x0324 	///../ucode/register.h
+#define P_CCPU_INTR_MSK 		DOS_REG_ADDR(CCPU_INTR_MSK) 	///../ucode/register.h
+#define CCPU_INTR_REQ 0x0325 	///../ucode/register.h
+#define P_CCPU_INTR_REQ 		DOS_REG_ADDR(CCPU_INTR_REQ) 	///../ucode/register.h
+#define CPC_P 0x0326 	///../ucode/register.h
+#define P_CPC_P 		DOS_REG_ADDR(CPC_P) 	///../ucode/register.h
+#define CPC_D 0x0327 	///../ucode/register.h
+#define P_CPC_D 		DOS_REG_ADDR(CPC_D) 	///../ucode/register.h
+#define CPC_E 0x0328 	///../ucode/register.h
+#define P_CPC_E 		DOS_REG_ADDR(CPC_E) 	///../ucode/register.h
+#define CPC_W 0x0329 	///../ucode/register.h
+#define P_CPC_W 		DOS_REG_ADDR(CPC_W) 	///../ucode/register.h
+#define CINDEX0_REG 0x032a 	///../ucode/register.h
+#define P_CINDEX0_REG 		DOS_REG_ADDR(CINDEX0_REG) 	///../ucode/register.h
+#define CINDEX1_REG 0x032b 	///../ucode/register.h
+#define P_CINDEX1_REG 		DOS_REG_ADDR(CINDEX1_REG) 	///../ucode/register.h
+#define CINDEX2_REG 0x032c 	///../ucode/register.h
+#define P_CINDEX2_REG 		DOS_REG_ADDR(CINDEX2_REG) 	///../ucode/register.h
+#define CINDEX3_REG 0x032d 	///../ucode/register.h
+#define P_CINDEX3_REG 		DOS_REG_ADDR(CINDEX3_REG) 	///../ucode/register.h
+#define CINDEX4_REG 0x032e 	///../ucode/register.h
+#define P_CINDEX4_REG 		DOS_REG_ADDR(CINDEX4_REG) 	///../ucode/register.h
+#define CINDEX5_REG 0x032f 	///../ucode/register.h
+#define P_CINDEX5_REG 		DOS_REG_ADDR(CINDEX5_REG) 	///../ucode/register.h
+#define CINDEX6_REG 0x0330 	///../ucode/register.h
+#define P_CINDEX6_REG 		DOS_REG_ADDR(CINDEX6_REG) 	///../ucode/register.h
+#define CINDEX7_REG 0x0331 	///../ucode/register.h
+#define P_CINDEX7_REG 		DOS_REG_ADDR(CINDEX7_REG) 	///../ucode/register.h
+#define CMIN_REG 0x0332 	///../ucode/register.h
+#define P_CMIN_REG 		DOS_REG_ADDR(CMIN_REG) 	///../ucode/register.h
+#define CMAX_REG 0x0333 	///../ucode/register.h
+#define P_CMAX_REG 		DOS_REG_ADDR(CMAX_REG) 	///../ucode/register.h
+#define CBREAK0_REG 0x0334 	///../ucode/register.h
+#define P_CBREAK0_REG 		DOS_REG_ADDR(CBREAK0_REG) 	///../ucode/register.h
+#define CBREAK1_REG 0x0335 	///../ucode/register.h
+#define P_CBREAK1_REG 		DOS_REG_ADDR(CBREAK1_REG) 	///../ucode/register.h
+#define CBREAK2_REG 0x0336 	///../ucode/register.h
+#define P_CBREAK2_REG 		DOS_REG_ADDR(CBREAK2_REG) 	///../ucode/register.h
+#define CBREAK3_REG 0x0337 	///../ucode/register.h
+#define P_CBREAK3_REG 		DOS_REG_ADDR(CBREAK3_REG) 	///../ucode/register.h
+#define CBREAK_TYPE 0x0338 	///../ucode/register.h
+#define P_CBREAK_TYPE 		DOS_REG_ADDR(CBREAK_TYPE) 	///../ucode/register.h
+#define CBREAK_CTRL 0x0339 	///../ucode/register.h
+#define P_CBREAK_CTRL 		DOS_REG_ADDR(CBREAK_CTRL) 	///../ucode/register.h
+#define CBREAK_STAUTS 0x033a 	///../ucode/register.h
+#define P_CBREAK_STAUTS 		DOS_REG_ADDR(CBREAK_STAUTS) 	///../ucode/register.h
+#define CDB_ADDR_REG 0x033b 	///../ucode/register.h
+#define P_CDB_ADDR_REG 		DOS_REG_ADDR(CDB_ADDR_REG) 	///../ucode/register.h
+#define CDB_DATA_REG 0x033c 	///../ucode/register.h
+#define P_CDB_DATA_REG 		DOS_REG_ADDR(CDB_DATA_REG) 	///../ucode/register.h
+#define CDB_CTRL 0x033d 	///../ucode/register.h
+#define P_CDB_CTRL 		DOS_REG_ADDR(CDB_CTRL) 	///../ucode/register.h
+#define CSFTINT0 0x033e 	///../ucode/register.h
+#define P_CSFTINT0 		DOS_REG_ADDR(CSFTINT0) 	///../ucode/register.h
+#define CSFTINT1 0x033f 	///../ucode/register.h
+#define P_CSFTINT1 		DOS_REG_ADDR(CSFTINT1) 	///../ucode/register.h
+#define IMEM_DMA_CTRL 0x0340 	///../ucode/register.h
+#define P_IMEM_DMA_CTRL 		DOS_REG_ADDR(IMEM_DMA_CTRL) 	///../ucode/register.h
+#define IMEM_DMA_ADR 0x0341 	///../ucode/register.h
+#define P_IMEM_DMA_ADR 		DOS_REG_ADDR(IMEM_DMA_ADR) 	///../ucode/register.h
+#define IMEM_DMA_COUNT 0x0342 	///../ucode/register.h
+#define P_IMEM_DMA_COUNT 		DOS_REG_ADDR(IMEM_DMA_COUNT) 	///../ucode/register.h
+#define WRRSP_IMEM 0x0343 	///../ucode/register.h
+#define P_WRRSP_IMEM 		DOS_REG_ADDR(WRRSP_IMEM) 	///../ucode/register.h
+#define LMEM_DMA_CTRL 0x0350 	///../ucode/register.h
+#define P_LMEM_DMA_CTRL 		DOS_REG_ADDR(LMEM_DMA_CTRL) 	///../ucode/register.h
+#define LMEM_DMA_ADR 0x0351 	///../ucode/register.h
+#define P_LMEM_DMA_ADR 		DOS_REG_ADDR(LMEM_DMA_ADR) 	///../ucode/register.h
+#define LMEM_DMA_COUNT 0x0352 	///../ucode/register.h
+#define P_LMEM_DMA_COUNT 		DOS_REG_ADDR(LMEM_DMA_COUNT) 	///../ucode/register.h
+#define WRRSP_LMEM 0x0353 	///../ucode/register.h
+#define P_WRRSP_LMEM 		DOS_REG_ADDR(WRRSP_LMEM) 	///../ucode/register.h
+#define MAC_CTRL1 0x0360 	///../ucode/register.h
+#define P_MAC_CTRL1 		DOS_REG_ADDR(MAC_CTRL1) 	///../ucode/register.h
+#define ACC0REG1 0x0361 	///../ucode/register.h
+#define P_ACC0REG1 		DOS_REG_ADDR(ACC0REG1) 	///../ucode/register.h
+#define ACC1REG1 0x0362 	///../ucode/register.h
+#define P_ACC1REG1 		DOS_REG_ADDR(ACC1REG1) 	///../ucode/register.h
+#define MAC_CTRL2 0x0370 	///../ucode/register.h
+#define P_MAC_CTRL2 		DOS_REG_ADDR(MAC_CTRL2) 	///../ucode/register.h
+#define ACC0REG2 0x0371 	///../ucode/register.h
+#define P_ACC0REG2 		DOS_REG_ADDR(ACC0REG2) 	///../ucode/register.h
+#define ACC1REG2 0x0372 	///../ucode/register.h
+#define P_ACC1REG2 		DOS_REG_ADDR(ACC1REG2) 	///../ucode/register.h
+#define CPU_TRACE 0x0380 	///../ucode/register.h
+#define P_CPU_TRACE 		DOS_REG_ADDR(CPU_TRACE) 	///../ucode/register.h
+#define DOS_SW_RESET0 0x3f00 	///../ucode/register.h
+#define P_DOS_SW_RESET0 		DOS_REG_ADDR(DOS_SW_RESET0) 	///../ucode/register.h
+#define DOS_GCLK_EN0 0x3f01 	///../ucode/register.h
+#define P_DOS_GCLK_EN0 		DOS_REG_ADDR(DOS_GCLK_EN0) 	///../ucode/register.h
+#define DOS_GEN_CTRL0 0x3f02 	///../ucode/register.h
+#define P_DOS_GEN_CTRL0 		DOS_REG_ADDR(DOS_GEN_CTRL0) 	///../ucode/register.h
+#define DOS_APB_ERR_CTRL 0x3f03 	///../ucode/register.h
+#define P_DOS_APB_ERR_CTRL 		DOS_REG_ADDR(DOS_APB_ERR_CTRL) 	///../ucode/register.h
+#define DOS_APB_ERR_STAT 0x3f04 	///../ucode/register.h
+#define P_DOS_APB_ERR_STAT 		DOS_REG_ADDR(DOS_APB_ERR_STAT) 	///../ucode/register.h
+#define DOS_SCRATCH0 0x3f10 	///../ucode/register.h
+#define P_DOS_SCRATCH0 		DOS_REG_ADDR(DOS_SCRATCH0) 	///../ucode/register.h
+#define DOS_SCRATCH1 0x3f11 	///../ucode/register.h
+#define P_DOS_SCRATCH1 		DOS_REG_ADDR(DOS_SCRATCH1) 	///../ucode/register.h
+#define DOS_SCRATCH2 0x3f12 	///../ucode/register.h
+#define P_DOS_SCRATCH2 		DOS_REG_ADDR(DOS_SCRATCH2) 	///../ucode/register.h
+#define DOS_SCRATCH3 0x3f13 	///../ucode/register.h
+#define P_DOS_SCRATCH3 		DOS_REG_ADDR(DOS_SCRATCH3) 	///../ucode/register.h
+#define DOS_SCRATCH4 0x3f14 	///../ucode/register.h
+#define P_DOS_SCRATCH4 		DOS_REG_ADDR(DOS_SCRATCH4) 	///../ucode/register.h
+#define DOS_SCRATCH5 0x3f15 	///../ucode/register.h
+#define P_DOS_SCRATCH5 		DOS_REG_ADDR(DOS_SCRATCH5) 	///../ucode/register.h
+#define DOS_SCRATCH6 0x3f16 	///../ucode/register.h
+#define P_DOS_SCRATCH6 		DOS_REG_ADDR(DOS_SCRATCH6) 	///../ucode/register.h
+#define DOS_SCRATCH7 0x3f17 	///../ucode/register.h
+#define P_DOS_SCRATCH7 		DOS_REG_ADDR(DOS_SCRATCH7) 	///../ucode/register.h
+#define DOS_SCRATCH8 0x3f18 	///../ucode/register.h
+#define P_DOS_SCRATCH8 		DOS_REG_ADDR(DOS_SCRATCH8) 	///../ucode/register.h
+#define DOS_SCRATCH9 0x3f19 	///../ucode/register.h
+#define P_DOS_SCRATCH9 		DOS_REG_ADDR(DOS_SCRATCH9) 	///../ucode/register.h
+#define DOS_SCRATCH10 0x3f1a 	///../ucode/register.h
+#define P_DOS_SCRATCH10 		DOS_REG_ADDR(DOS_SCRATCH10) 	///../ucode/register.h
+#define DOS_SCRATCH11 0x3f1b 	///../ucode/register.h
+#define P_DOS_SCRATCH11 		DOS_REG_ADDR(DOS_SCRATCH11) 	///../ucode/register.h
+#define DOS_SCRATCH12 0x3f1c 	///../ucode/register.h
+#define P_DOS_SCRATCH12 		DOS_REG_ADDR(DOS_SCRATCH12) 	///../ucode/register.h
+#define DOS_SCRATCH13 0x3f1d 	///../ucode/register.h
+#define P_DOS_SCRATCH13 		DOS_REG_ADDR(DOS_SCRATCH13) 	///../ucode/register.h
+#define DOS_SCRATCH14 0x3f1e 	///../ucode/register.h
+#define P_DOS_SCRATCH14 		DOS_REG_ADDR(DOS_SCRATCH14) 	///../ucode/register.h
+#define DOS_SCRATCH15 0x3f1f 	///../ucode/register.h
+#define P_DOS_SCRATCH15 		DOS_REG_ADDR(DOS_SCRATCH15) 	///../ucode/register.h
+#define DOS_SCRATCH16 0x3f20 	///../ucode/register.h
+#define P_DOS_SCRATCH16 		DOS_REG_ADDR(DOS_SCRATCH16) 	///../ucode/register.h
+#define DOS_SCRATCH17 0x3f21 	///../ucode/register.h
+#define P_DOS_SCRATCH17 		DOS_REG_ADDR(DOS_SCRATCH17) 	///../ucode/register.h
+#define DOS_SCRATCH18 0x3f22 	///../ucode/register.h
+#define P_DOS_SCRATCH18 		DOS_REG_ADDR(DOS_SCRATCH18) 	///../ucode/register.h
+#define DOS_SCRATCH19 0x3f23 	///../ucode/register.h
+#define P_DOS_SCRATCH19 		DOS_REG_ADDR(DOS_SCRATCH19) 	///../ucode/register.h
+#define DOS_SCRATCH20 0x3f24 	///../ucode/register.h
+#define P_DOS_SCRATCH20 		DOS_REG_ADDR(DOS_SCRATCH20) 	///../ucode/register.h
+#define DOS_SCRATCH21 0x3f25 	///../ucode/register.h
+#define P_DOS_SCRATCH21 		DOS_REG_ADDR(DOS_SCRATCH21) 	///../ucode/register.h
+#define DOS_SCRATCH22 0x3f26 	///../ucode/register.h
+#define P_DOS_SCRATCH22 		DOS_REG_ADDR(DOS_SCRATCH22) 	///../ucode/register.h
+#define DOS_SCRATCH23 0x3f27 	///../ucode/register.h
+#define P_DOS_SCRATCH23 		DOS_REG_ADDR(DOS_SCRATCH23) 	///../ucode/register.h
+#define DOS_SCRATCH24 0x3f28 	///../ucode/register.h
+#define P_DOS_SCRATCH24 		DOS_REG_ADDR(DOS_SCRATCH24) 	///../ucode/register.h
+#define DOS_SCRATCH25 0x3f29 	///../ucode/register.h
+#define P_DOS_SCRATCH25 		DOS_REG_ADDR(DOS_SCRATCH25) 	///../ucode/register.h
+#define DOS_SCRATCH26 0x3f2a 	///../ucode/register.h
+#define P_DOS_SCRATCH26 		DOS_REG_ADDR(DOS_SCRATCH26) 	///../ucode/register.h
+#define DOS_SCRATCH27 0x3f2b 	///../ucode/register.h
+#define P_DOS_SCRATCH27 		DOS_REG_ADDR(DOS_SCRATCH27) 	///../ucode/register.h
+#define DOS_SCRATCH28 0x3f2c 	///../ucode/register.h
+#define P_DOS_SCRATCH28 		DOS_REG_ADDR(DOS_SCRATCH28) 	///../ucode/register.h
+#define DOS_SCRATCH29 0x3f2d 	///../ucode/register.h
+#define P_DOS_SCRATCH29 		DOS_REG_ADDR(DOS_SCRATCH29) 	///../ucode/register.h
+#define DOS_SCRATCH30 0x3f2e 	///../ucode/register.h
+#define P_DOS_SCRATCH30 		DOS_REG_ADDR(DOS_SCRATCH30) 	///../ucode/register.h
+#define DOS_SCRATCH31 0x3f2f 	///../ucode/register.h
+#define P_DOS_SCRATCH31 		DOS_REG_ADDR(DOS_SCRATCH31) 	///../ucode/register.h
+#define AIU_958_BPF 0x1500 	///../ucode/register.h
+#define P_AIU_958_BPF 		CBUS_REG_ADDR(AIU_958_BPF) 	///../ucode/register.h
+#define AIU_958_BRST 0x1501 	///../ucode/register.h
+#define P_AIU_958_BRST 		CBUS_REG_ADDR(AIU_958_BRST) 	///../ucode/register.h
+#define AIU_958_LENGTH 0x1502 	///../ucode/register.h
+#define P_AIU_958_LENGTH 		CBUS_REG_ADDR(AIU_958_LENGTH) 	///../ucode/register.h
+#define AIU_958_PADDSIZE 0x1503 	///../ucode/register.h
+#define P_AIU_958_PADDSIZE 		CBUS_REG_ADDR(AIU_958_PADDSIZE) 	///../ucode/register.h
+#define AIU_958_MISC 0x1504 	///../ucode/register.h
+#define P_AIU_958_MISC 		CBUS_REG_ADDR(AIU_958_MISC) 	///../ucode/register.h
+#define AIU_958_FORCE_LEFT 0x1505 	///../ucode/register.h
+#define P_AIU_958_FORCE_LEFT 		CBUS_REG_ADDR(AIU_958_FORCE_LEFT) 	///../ucode/register.h
+#define AIU_958_DISCARD_NUM 0x1506 	///../ucode/register.h
+#define P_AIU_958_DISCARD_NUM 		CBUS_REG_ADDR(AIU_958_DISCARD_NUM) 	///../ucode/register.h
+#define AIU_958_DCU_FF_CTRL 0x1507 	///../ucode/register.h
+#define P_AIU_958_DCU_FF_CTRL 		CBUS_REG_ADDR(AIU_958_DCU_FF_CTRL) 	///../ucode/register.h
+#define AIU_958_CHSTAT_L0 0x1508 	///../ucode/register.h
+#define P_AIU_958_CHSTAT_L0 		CBUS_REG_ADDR(AIU_958_CHSTAT_L0) 	///../ucode/register.h
+#define AIU_958_CHSTAT_L1 0x1509 	///../ucode/register.h
+#define P_AIU_958_CHSTAT_L1 		CBUS_REG_ADDR(AIU_958_CHSTAT_L1) 	///../ucode/register.h
+#define AIU_958_CTRL 0x150a 	///../ucode/register.h
+#define P_AIU_958_CTRL 		CBUS_REG_ADDR(AIU_958_CTRL) 	///../ucode/register.h
+#define AIU_958_RPT 0x150b 	///../ucode/register.h
+#define P_AIU_958_RPT 		CBUS_REG_ADDR(AIU_958_RPT) 	///../ucode/register.h
+#define AIU_I2S_MUTE_SWAP 0x150c 	///../ucode/register.h
+#define P_AIU_I2S_MUTE_SWAP 		CBUS_REG_ADDR(AIU_I2S_MUTE_SWAP) 	///../ucode/register.h
+#define AIU_I2S_SOURCE_DESC 0x150d 	///../ucode/register.h
+#define P_AIU_I2S_SOURCE_DESC 		CBUS_REG_ADDR(AIU_I2S_SOURCE_DESC) 	///../ucode/register.h
+#define AIU_I2S_MED_CTRL 0x150e 	///../ucode/register.h
+#define P_AIU_I2S_MED_CTRL 		CBUS_REG_ADDR(AIU_I2S_MED_CTRL) 	///../ucode/register.h
+#define AIU_I2S_MED_THRESH 0x150f 	///../ucode/register.h
+#define P_AIU_I2S_MED_THRESH 		CBUS_REG_ADDR(AIU_I2S_MED_THRESH) 	///../ucode/register.h
+#define AIU_I2S_DAC_CFG 0x1510 	///../ucode/register.h
+#define P_AIU_I2S_DAC_CFG 		CBUS_REG_ADDR(AIU_I2S_DAC_CFG) 	///../ucode/register.h
+#define AIU_I2S_SYNC 0x1511 	///../ucode/register.h
+#define P_AIU_I2S_SYNC 		CBUS_REG_ADDR(AIU_I2S_SYNC) 	///../ucode/register.h
+#define AIU_I2S_MISC 0x1512 	///../ucode/register.h
+#define P_AIU_I2S_MISC 		CBUS_REG_ADDR(AIU_I2S_MISC) 	///../ucode/register.h
+#define AIU_I2S_OUT_CFG 0x1513 	///../ucode/register.h
+#define P_AIU_I2S_OUT_CFG 		CBUS_REG_ADDR(AIU_I2S_OUT_CFG) 	///../ucode/register.h
+#define AIU_I2S_FF_CTRL 0x1514 	///../ucode/register.h
+#define P_AIU_I2S_FF_CTRL 		CBUS_REG_ADDR(AIU_I2S_FF_CTRL) 	///../ucode/register.h
+#define AIU_RST_SOFT 0x1515 	///../ucode/register.h
+#define P_AIU_RST_SOFT 		CBUS_REG_ADDR(AIU_RST_SOFT) 	///../ucode/register.h
+#define AIU_CLK_CTRL 0x1516 	///../ucode/register.h
+#define P_AIU_CLK_CTRL 		CBUS_REG_ADDR(AIU_CLK_CTRL) 	///../ucode/register.h
+#define AIU_MIX_ADCCFG 0x1517 	///../ucode/register.h
+#define P_AIU_MIX_ADCCFG 		CBUS_REG_ADDR(AIU_MIX_ADCCFG) 	///../ucode/register.h
+#define AIU_MIX_CTRL 0x1518 	///../ucode/register.h
+#define P_AIU_MIX_CTRL 		CBUS_REG_ADDR(AIU_MIX_CTRL) 	///../ucode/register.h
+#define AIU_CLK_CTRL_MORE 0x1519 	///../ucode/register.h
+#define P_AIU_CLK_CTRL_MORE 		CBUS_REG_ADDR(AIU_CLK_CTRL_MORE) 	///../ucode/register.h
+#define AIU_958_POP 0x151a 	///../ucode/register.h
+#define P_AIU_958_POP 		CBUS_REG_ADDR(AIU_958_POP) 	///../ucode/register.h
+#define AIU_MIX_GAIN 0x151b 	///../ucode/register.h
+#define P_AIU_MIX_GAIN 		CBUS_REG_ADDR(AIU_MIX_GAIN) 	///../ucode/register.h
+#define AIU_958_SYNWORD1 0x151c 	///../ucode/register.h
+#define P_AIU_958_SYNWORD1 		CBUS_REG_ADDR(AIU_958_SYNWORD1) 	///../ucode/register.h
+#define AIU_958_SYNWORD2 0x151d 	///../ucode/register.h
+#define P_AIU_958_SYNWORD2 		CBUS_REG_ADDR(AIU_958_SYNWORD2) 	///../ucode/register.h
+#define AIU_958_SYNWORD3 0x151e 	///../ucode/register.h
+#define P_AIU_958_SYNWORD3 		CBUS_REG_ADDR(AIU_958_SYNWORD3) 	///../ucode/register.h
+#define AIU_958_SYNWORD1_MASK 0x151f 	///../ucode/register.h
+#define P_AIU_958_SYNWORD1_MASK 		CBUS_REG_ADDR(AIU_958_SYNWORD1_MASK) 	///../ucode/register.h
+#define AIU_958_SYNWORD2_MASK 0x1520 	///../ucode/register.h
+#define P_AIU_958_SYNWORD2_MASK 		CBUS_REG_ADDR(AIU_958_SYNWORD2_MASK) 	///../ucode/register.h
+#define AIU_958_SYNWORD3_MASK 0x1521 	///../ucode/register.h
+#define P_AIU_958_SYNWORD3_MASK 		CBUS_REG_ADDR(AIU_958_SYNWORD3_MASK) 	///../ucode/register.h
+#define AIU_958_FFRDOUT_THD 0x1522 	///../ucode/register.h
+#define P_AIU_958_FFRDOUT_THD 		CBUS_REG_ADDR(AIU_958_FFRDOUT_THD) 	///../ucode/register.h
+#define AIU_958_LENGTH_PER_PAUSE 0x1523 	///../ucode/register.h
+#define P_AIU_958_LENGTH_PER_PAUSE 		CBUS_REG_ADDR(AIU_958_LENGTH_PER_PAUSE) 	///../ucode/register.h
+#define AIU_958_PAUSE_NUM 0x1524 	///../ucode/register.h
+#define P_AIU_958_PAUSE_NUM 		CBUS_REG_ADDR(AIU_958_PAUSE_NUM) 	///../ucode/register.h
+#define AIU_958_PAUSE_PAYLOAD 0x1525 	///../ucode/register.h
+#define P_AIU_958_PAUSE_PAYLOAD 		CBUS_REG_ADDR(AIU_958_PAUSE_PAYLOAD) 	///../ucode/register.h
+#define AIU_958_AUTO_PAUSE 0x1526 	///../ucode/register.h
+#define P_AIU_958_AUTO_PAUSE 		CBUS_REG_ADDR(AIU_958_AUTO_PAUSE) 	///../ucode/register.h
+#define AIU_958_PAUSE_PD_LENGTH 0x1527 	///../ucode/register.h
+#define P_AIU_958_PAUSE_PD_LENGTH 		CBUS_REG_ADDR(AIU_958_PAUSE_PD_LENGTH) 	///../ucode/register.h
+#define AIU_CODEC_DAC_LRCLK_CTRL 0x1528 	///../ucode/register.h
+#define P_AIU_CODEC_DAC_LRCLK_CTRL 		CBUS_REG_ADDR(AIU_CODEC_DAC_LRCLK_CTRL) 	///../ucode/register.h
+#define AIU_CODEC_ADC_LRCLK_CTRL 0x1529 	///../ucode/register.h
+#define P_AIU_CODEC_ADC_LRCLK_CTRL 		CBUS_REG_ADDR(AIU_CODEC_ADC_LRCLK_CTRL) 	///../ucode/register.h
+#define AIU_HDMI_CLK_DATA_CTRL 0x152a 	///../ucode/register.h
+#define P_AIU_HDMI_CLK_DATA_CTRL 		CBUS_REG_ADDR(AIU_HDMI_CLK_DATA_CTRL) 	///../ucode/register.h
+#define AIU_CODEC_CLK_DATA_CTRL 0x152b 	///../ucode/register.h
+#define P_AIU_CODEC_CLK_DATA_CTRL 		CBUS_REG_ADDR(AIU_CODEC_CLK_DATA_CTRL) 	///../ucode/register.h
+#define AIU_958_CHSTAT_R0 0x1530 	///../ucode/register.h
+#define P_AIU_958_CHSTAT_R0 		CBUS_REG_ADDR(AIU_958_CHSTAT_R0) 	///../ucode/register.h
+#define AIU_958_CHSTAT_R1 0x1531 	///../ucode/register.h
+#define P_AIU_958_CHSTAT_R1 		CBUS_REG_ADDR(AIU_958_CHSTAT_R1) 	///../ucode/register.h
+#define AIU_958_VALID_CTRL 0x1532 	///../ucode/register.h
+#define P_AIU_958_VALID_CTRL 		CBUS_REG_ADDR(AIU_958_VALID_CTRL) 	///../ucode/register.h
+#define AIU_AUDIO_AMP_REG0 0x153c 	///../ucode/register.h
+#define P_AIU_AUDIO_AMP_REG0 		CBUS_REG_ADDR(AIU_AUDIO_AMP_REG0) 	///../ucode/register.h
+#define AIU_AUDIO_AMP_REG1 0x153d 	///../ucode/register.h
+#define P_AIU_AUDIO_AMP_REG1 		CBUS_REG_ADDR(AIU_AUDIO_AMP_REG1) 	///../ucode/register.h
+#define AIU_AUDIO_AMP_REG2 0x153e 	///../ucode/register.h
+#define P_AIU_AUDIO_AMP_REG2 		CBUS_REG_ADDR(AIU_AUDIO_AMP_REG2) 	///../ucode/register.h
+#define AIU_AUDIO_AMP_REG3 0x153f 	///../ucode/register.h
+#define P_AIU_AUDIO_AMP_REG3 		CBUS_REG_ADDR(AIU_AUDIO_AMP_REG3) 	///../ucode/register.h
+#define AIU_AIFIFO2_CTRL 0x1540 	///../ucode/register.h
+#define P_AIU_AIFIFO2_CTRL 		CBUS_REG_ADDR(AIU_AIFIFO2_CTRL) 	///../ucode/register.h
+#define AIU_AIFIFO2_STATUS 0x1541 	///../ucode/register.h
+#define P_AIU_AIFIFO2_STATUS 		CBUS_REG_ADDR(AIU_AIFIFO2_STATUS) 	///../ucode/register.h
+#define AIU_AIFIFO2_GBIT 0x1542 	///../ucode/register.h
+#define P_AIU_AIFIFO2_GBIT 		CBUS_REG_ADDR(AIU_AIFIFO2_GBIT) 	///../ucode/register.h
+#define AIU_AIFIFO2_CLB 0x1543 	///../ucode/register.h
+#define P_AIU_AIFIFO2_CLB 		CBUS_REG_ADDR(AIU_AIFIFO2_CLB) 	///../ucode/register.h
+#define AIU_CRC_CTRL 0x1544 	///../ucode/register.h
+#define P_AIU_CRC_CTRL 		CBUS_REG_ADDR(AIU_CRC_CTRL) 	///../ucode/register.h
+#define AIU_CRC_STATUS 0x1545 	///../ucode/register.h
+#define P_AIU_CRC_STATUS 		CBUS_REG_ADDR(AIU_CRC_STATUS) 	///../ucode/register.h
+#define AIU_CRC_SHIFT_REG 0x1546 	///../ucode/register.h
+#define P_AIU_CRC_SHIFT_REG 		CBUS_REG_ADDR(AIU_CRC_SHIFT_REG) 	///../ucode/register.h
+#define AIU_CRC_IREG 0x1547 	///../ucode/register.h
+#define P_AIU_CRC_IREG 		CBUS_REG_ADDR(AIU_CRC_IREG) 	///../ucode/register.h
+#define AIU_CRC_CAL_REG1 0x1548 	///../ucode/register.h
+#define P_AIU_CRC_CAL_REG1 		CBUS_REG_ADDR(AIU_CRC_CAL_REG1) 	///../ucode/register.h
+#define AIU_CRC_CAL_REG0 0x1549 	///../ucode/register.h
+#define P_AIU_CRC_CAL_REG0 		CBUS_REG_ADDR(AIU_CRC_CAL_REG0) 	///../ucode/register.h
+#define AIU_CRC_POLY_COEF1 0x154a 	///../ucode/register.h
+#define P_AIU_CRC_POLY_COEF1 		CBUS_REG_ADDR(AIU_CRC_POLY_COEF1) 	///../ucode/register.h
+#define AIU_CRC_POLY_COEF0 0x154b 	///../ucode/register.h
+#define P_AIU_CRC_POLY_COEF0 		CBUS_REG_ADDR(AIU_CRC_POLY_COEF0) 	///../ucode/register.h
+#define AIU_CRC_BIT_SIZE1 0x154c 	///../ucode/register.h
+#define P_AIU_CRC_BIT_SIZE1 		CBUS_REG_ADDR(AIU_CRC_BIT_SIZE1) 	///../ucode/register.h
+#define AIU_CRC_BIT_SIZE0 0x154d 	///../ucode/register.h
+#define P_AIU_CRC_BIT_SIZE0 		CBUS_REG_ADDR(AIU_CRC_BIT_SIZE0) 	///../ucode/register.h
+#define AIU_CRC_BIT_CNT1 0x154e 	///../ucode/register.h
+#define P_AIU_CRC_BIT_CNT1 		CBUS_REG_ADDR(AIU_CRC_BIT_CNT1) 	///../ucode/register.h
+#define AIU_CRC_BIT_CNT0 0x154f 	///../ucode/register.h
+#define P_AIU_CRC_BIT_CNT0 		CBUS_REG_ADDR(AIU_CRC_BIT_CNT0) 	///../ucode/register.h
+#define AIU_AMCLK_GATE_HI 0x1550 	///../ucode/register.h
+#define P_AIU_AMCLK_GATE_HI 		CBUS_REG_ADDR(AIU_AMCLK_GATE_HI) 	///../ucode/register.h
+#define AIU_AMCLK_GATE_LO 0x1551 	///../ucode/register.h
+#define P_AIU_AMCLK_GATE_LO 		CBUS_REG_ADDR(AIU_AMCLK_GATE_LO) 	///../ucode/register.h
+#define AIU_AMCLK_MSR 0x1552 	///../ucode/register.h
+#define P_AIU_AMCLK_MSR 		CBUS_REG_ADDR(AIU_AMCLK_MSR) 	///../ucode/register.h
+#define AIU_AUDAC_CTRL0 0x1553 	///../ucode/register.h
+#define P_AIU_AUDAC_CTRL0 		CBUS_REG_ADDR(AIU_AUDAC_CTRL0) 	///../ucode/register.h
+#define AIU_AUDAC_CTRL1 0x1554 	///../ucode/register.h
+#define P_AIU_AUDAC_CTRL1 		CBUS_REG_ADDR(AIU_AUDAC_CTRL1) 	///../ucode/register.h
+#define AIU_DELTA_SIGMA0 0x1555 	///../ucode/register.h
+#define P_AIU_DELTA_SIGMA0 		CBUS_REG_ADDR(AIU_DELTA_SIGMA0) 	///../ucode/register.h
+#define AIU_DELTA_SIGMA1 0x1556 	///../ucode/register.h
+#define P_AIU_DELTA_SIGMA1 		CBUS_REG_ADDR(AIU_DELTA_SIGMA1) 	///../ucode/register.h
+#define AIU_DELTA_SIGMA2 0x1557 	///../ucode/register.h
+#define P_AIU_DELTA_SIGMA2 		CBUS_REG_ADDR(AIU_DELTA_SIGMA2) 	///../ucode/register.h
+#define AIU_DELTA_SIGMA3 0x1558 	///../ucode/register.h
+#define P_AIU_DELTA_SIGMA3 		CBUS_REG_ADDR(AIU_DELTA_SIGMA3) 	///../ucode/register.h
+#define AIU_DELTA_SIGMA4 0x1559 	///../ucode/register.h
+#define P_AIU_DELTA_SIGMA4 		CBUS_REG_ADDR(AIU_DELTA_SIGMA4) 	///../ucode/register.h
+#define AIU_DELTA_SIGMA5 0x155a 	///../ucode/register.h
+#define P_AIU_DELTA_SIGMA5 		CBUS_REG_ADDR(AIU_DELTA_SIGMA5) 	///../ucode/register.h
+#define AIU_DELTA_SIGMA6 0x155b 	///../ucode/register.h
+#define P_AIU_DELTA_SIGMA6 		CBUS_REG_ADDR(AIU_DELTA_SIGMA6) 	///../ucode/register.h
+#define AIU_DELTA_SIGMA7 0x155c 	///../ucode/register.h
+#define P_AIU_DELTA_SIGMA7 		CBUS_REG_ADDR(AIU_DELTA_SIGMA7) 	///../ucode/register.h
+#define AIU_DELTA_SIGMA_LCNTS 0x155d 	///../ucode/register.h
+#define P_AIU_DELTA_SIGMA_LCNTS 		CBUS_REG_ADDR(AIU_DELTA_SIGMA_LCNTS) 	///../ucode/register.h
+#define AIU_DELTA_SIGMA_RCNTS 0x155e 	///../ucode/register.h
+#define P_AIU_DELTA_SIGMA_RCNTS 		CBUS_REG_ADDR(AIU_DELTA_SIGMA_RCNTS) 	///../ucode/register.h
+#define AIU_MEM_I2S_START_PTR 0x1560 	///../ucode/register.h
+#define P_AIU_MEM_I2S_START_PTR 		CBUS_REG_ADDR(AIU_MEM_I2S_START_PTR) 	///../ucode/register.h
+#define AIU_MEM_I2S_RD_PTR 0x1561 	///../ucode/register.h
+#define P_AIU_MEM_I2S_RD_PTR 		CBUS_REG_ADDR(AIU_MEM_I2S_RD_PTR) 	///../ucode/register.h
+#define AIU_MEM_I2S_END_PTR 0x1562 	///../ucode/register.h
+#define P_AIU_MEM_I2S_END_PTR 		CBUS_REG_ADDR(AIU_MEM_I2S_END_PTR) 	///../ucode/register.h
+#define AIU_MEM_I2S_MASKS 0x1563 	///../ucode/register.h
+#define P_AIU_MEM_I2S_MASKS 		CBUS_REG_ADDR(AIU_MEM_I2S_MASKS) 	///../ucode/register.h
+#define AIU_MEM_I2S_CONTROL 0x1564 	///../ucode/register.h
+#define P_AIU_MEM_I2S_CONTROL 		CBUS_REG_ADDR(AIU_MEM_I2S_CONTROL) 	///../ucode/register.h
+#define AIU_MEM_IEC958_START_PTR 0x1565 	///../ucode/register.h
+#define P_AIU_MEM_IEC958_START_PTR 		CBUS_REG_ADDR(AIU_MEM_IEC958_START_PTR) 	///../ucode/register.h
+#define AIU_MEM_IEC958_RD_PTR 0x1566 	///../ucode/register.h
+#define P_AIU_MEM_IEC958_RD_PTR 		CBUS_REG_ADDR(AIU_MEM_IEC958_RD_PTR) 	///../ucode/register.h
+#define AIU_MEM_IEC958_END_PTR 0x1567 	///../ucode/register.h
+#define P_AIU_MEM_IEC958_END_PTR 		CBUS_REG_ADDR(AIU_MEM_IEC958_END_PTR) 	///../ucode/register.h
+#define AIU_MEM_IEC958_MASKS 0x1568 	///../ucode/register.h
+#define P_AIU_MEM_IEC958_MASKS 		CBUS_REG_ADDR(AIU_MEM_IEC958_MASKS) 	///../ucode/register.h
+#define AIU_MEM_IEC958_CONTROL 0x1569 	///../ucode/register.h
+#define P_AIU_MEM_IEC958_CONTROL 		CBUS_REG_ADDR(AIU_MEM_IEC958_CONTROL) 	///../ucode/register.h
+#define AIU_MEM_AIFIFO2_START_PTR 0x156a 	///../ucode/register.h
+#define P_AIU_MEM_AIFIFO2_START_PTR 		CBUS_REG_ADDR(AIU_MEM_AIFIFO2_START_PTR) 	///../ucode/register.h
+#define AIU_MEM_AIFIFO2_CURR_PTR 0x156b 	///../ucode/register.h
+#define P_AIU_MEM_AIFIFO2_CURR_PTR 		CBUS_REG_ADDR(AIU_MEM_AIFIFO2_CURR_PTR) 	///../ucode/register.h
+#define AIU_MEM_AIFIFO2_END_PTR 0x156c 	///../ucode/register.h
+#define P_AIU_MEM_AIFIFO2_END_PTR 		CBUS_REG_ADDR(AIU_MEM_AIFIFO2_END_PTR) 	///../ucode/register.h
+#define AIU_MEM_AIFIFO2_BYTES_AVAIL 0x156d 	///../ucode/register.h
+#define P_AIU_MEM_AIFIFO2_BYTES_AVAIL 		CBUS_REG_ADDR(AIU_MEM_AIFIFO2_BYTES_AVAIL) 	///../ucode/register.h
+#define AIU_MEM_AIFIFO2_CONTROL 0x156e 	///../ucode/register.h
+#define P_AIU_MEM_AIFIFO2_CONTROL 		CBUS_REG_ADDR(AIU_MEM_AIFIFO2_CONTROL) 	///../ucode/register.h
+#define AIU_MEM_AIFIFO2_MAN_WP 0x156f 	///../ucode/register.h
+#define P_AIU_MEM_AIFIFO2_MAN_WP 		CBUS_REG_ADDR(AIU_MEM_AIFIFO2_MAN_WP) 	///../ucode/register.h
+#define AIU_MEM_AIFIFO2_MAN_RP 0x1570 	///../ucode/register.h
+#define P_AIU_MEM_AIFIFO2_MAN_RP 		CBUS_REG_ADDR(AIU_MEM_AIFIFO2_MAN_RP) 	///../ucode/register.h
+#define AIU_MEM_AIFIFO2_LEVEL 0x1571 	///../ucode/register.h
+#define P_AIU_MEM_AIFIFO2_LEVEL 		CBUS_REG_ADDR(AIU_MEM_AIFIFO2_LEVEL) 	///../ucode/register.h
+#define AIU_MEM_AIFIFO2_BUF_CNTL 0x1572 	///../ucode/register.h
+#define P_AIU_MEM_AIFIFO2_BUF_CNTL 		CBUS_REG_ADDR(AIU_MEM_AIFIFO2_BUF_CNTL) 	///../ucode/register.h
+#define AIU_MEM_I2S_MAN_WP 0x1573 	///../ucode/register.h
+#define P_AIU_MEM_I2S_MAN_WP 		CBUS_REG_ADDR(AIU_MEM_I2S_MAN_WP) 	///../ucode/register.h
+#define AIU_MEM_I2S_MAN_RP 0x1574 	///../ucode/register.h
+#define P_AIU_MEM_I2S_MAN_RP 		CBUS_REG_ADDR(AIU_MEM_I2S_MAN_RP) 	///../ucode/register.h
+#define AIU_MEM_I2S_LEVEL 0x1575 	///../ucode/register.h
+#define P_AIU_MEM_I2S_LEVEL 		CBUS_REG_ADDR(AIU_MEM_I2S_LEVEL) 	///../ucode/register.h
+#define AIU_MEM_I2S_BUF_CNTL 0x1576 	///../ucode/register.h
+#define P_AIU_MEM_I2S_BUF_CNTL 		CBUS_REG_ADDR(AIU_MEM_I2S_BUF_CNTL) 	///../ucode/register.h
+#define AIU_MEM_I2S_BUF_WRAP_COUNT 0x1577 	///../ucode/register.h
+#define P_AIU_MEM_I2S_BUF_WRAP_COUNT 		CBUS_REG_ADDR(AIU_MEM_I2S_BUF_WRAP_COUNT) 	///../ucode/register.h
+#define AIU_MEM_I2S_MEM_CTL 0x1578 	///../ucode/register.h
+#define P_AIU_MEM_I2S_MEM_CTL 		CBUS_REG_ADDR(AIU_MEM_I2S_MEM_CTL) 	///../ucode/register.h
+#define AIU_MEM_IEC958_MEM_CTL 0x1579 	///../ucode/register.h
+#define P_AIU_MEM_IEC958_MEM_CTL 		CBUS_REG_ADDR(AIU_MEM_IEC958_MEM_CTL) 	///../ucode/register.h
+#define AIU_MEM_IEC958_WRAP_COUNT 0x157a 	///../ucode/register.h
+#define P_AIU_MEM_IEC958_WRAP_COUNT 		CBUS_REG_ADDR(AIU_MEM_IEC958_WRAP_COUNT) 	///../ucode/register.h
+#define AIU_MEM_IEC958_IRQ_LEVEL 0x157b 	///../ucode/register.h
+#define P_AIU_MEM_IEC958_IRQ_LEVEL 		CBUS_REG_ADDR(AIU_MEM_IEC958_IRQ_LEVEL) 	///../ucode/register.h
+#define AIU_MEM_IEC958_MAN_WP 0x157c 	///../ucode/register.h
+#define P_AIU_MEM_IEC958_MAN_WP 		CBUS_REG_ADDR(AIU_MEM_IEC958_MAN_WP) 	///../ucode/register.h
+#define AIU_MEM_IEC958_MAN_RP 0x157d 	///../ucode/register.h
+#define P_AIU_MEM_IEC958_MAN_RP 		CBUS_REG_ADDR(AIU_MEM_IEC958_MAN_RP) 	///../ucode/register.h
+#define AIU_MEM_IEC958_LEVEL 0x157e 	///../ucode/register.h
+#define P_AIU_MEM_IEC958_LEVEL 		CBUS_REG_ADDR(AIU_MEM_IEC958_LEVEL) 	///../ucode/register.h
+#define AIU_MEM_IEC958_BUF_CNTL 0x157f 	///../ucode/register.h
+#define P_AIU_MEM_IEC958_BUF_CNTL 		CBUS_REG_ADDR(AIU_MEM_IEC958_BUF_CNTL) 	///../ucode/register.h
+#define AIU_AIFIFO_CTRL 0x1580 	///../ucode/register.h
+#define P_AIU_AIFIFO_CTRL 		CBUS_REG_ADDR(AIU_AIFIFO_CTRL) 	///../ucode/register.h
+#define AIU_AIFIFO_STATUS 0x1581 	///../ucode/register.h
+#define P_AIU_AIFIFO_STATUS 		CBUS_REG_ADDR(AIU_AIFIFO_STATUS) 	///../ucode/register.h
+#define AIU_AIFIFO_GBIT 0x1582 	///../ucode/register.h
+#define P_AIU_AIFIFO_GBIT 		CBUS_REG_ADDR(AIU_AIFIFO_GBIT) 	///../ucode/register.h
+#define AIU_AIFIFO_CLB 0x1583 	///../ucode/register.h
+#define P_AIU_AIFIFO_CLB 		CBUS_REG_ADDR(AIU_AIFIFO_CLB) 	///../ucode/register.h
+#define AIU_MEM_AIFIFO_START_PTR 0x1584 	///../ucode/register.h
+#define P_AIU_MEM_AIFIFO_START_PTR 		CBUS_REG_ADDR(AIU_MEM_AIFIFO_START_PTR) 	///../ucode/register.h
+#define AIU_MEM_AIFIFO_CURR_PTR 0x1585 	///../ucode/register.h
+#define P_AIU_MEM_AIFIFO_CURR_PTR 		CBUS_REG_ADDR(AIU_MEM_AIFIFO_CURR_PTR) 	///../ucode/register.h
+#define AIU_MEM_AIFIFO_END_PTR 0x1586 	///../ucode/register.h
+#define P_AIU_MEM_AIFIFO_END_PTR 		CBUS_REG_ADDR(AIU_MEM_AIFIFO_END_PTR) 	///../ucode/register.h
+#define AIU_MEM_AIFIFO_BYTES_AVAIL 0x1587 	///../ucode/register.h
+#define P_AIU_MEM_AIFIFO_BYTES_AVAIL 		CBUS_REG_ADDR(AIU_MEM_AIFIFO_BYTES_AVAIL) 	///../ucode/register.h
+#define AIU_MEM_AIFIFO_CONTROL 0x1588 	///../ucode/register.h
+#define P_AIU_MEM_AIFIFO_CONTROL 		CBUS_REG_ADDR(AIU_MEM_AIFIFO_CONTROL) 	///../ucode/register.h
+#define AIU_MEM_AIFIFO_MAN_WP 0x1589 	///../ucode/register.h
+#define P_AIU_MEM_AIFIFO_MAN_WP 		CBUS_REG_ADDR(AIU_MEM_AIFIFO_MAN_WP) 	///../ucode/register.h
+#define AIU_MEM_AIFIFO_MAN_RP 0x158a 	///../ucode/register.h
+#define P_AIU_MEM_AIFIFO_MAN_RP 		CBUS_REG_ADDR(AIU_MEM_AIFIFO_MAN_RP) 	///../ucode/register.h
+#define AIU_MEM_AIFIFO_LEVEL 0x158b 	///../ucode/register.h
+#define P_AIU_MEM_AIFIFO_LEVEL 		CBUS_REG_ADDR(AIU_MEM_AIFIFO_LEVEL) 	///../ucode/register.h
+#define AIU_MEM_AIFIFO_BUF_CNTL 0x158c 	///../ucode/register.h
+#define P_AIU_MEM_AIFIFO_BUF_CNTL 		CBUS_REG_ADDR(AIU_MEM_AIFIFO_BUF_CNTL) 	///../ucode/register.h
+#define AIU_MEM_AIFIFO_BUF_WRAP_COUNT 0x158d 	///../ucode/register.h
+#define P_AIU_MEM_AIFIFO_BUF_WRAP_COUNT 		CBUS_REG_ADDR(AIU_MEM_AIFIFO_BUF_WRAP_COUNT) 	///../ucode/register.h
+#define AIU_MEM_AIFIFO2_BUF_WRAP_COUNT 0x158e 	///../ucode/register.h
+#define P_AIU_MEM_AIFIFO2_BUF_WRAP_COUNT 		CBUS_REG_ADDR(AIU_MEM_AIFIFO2_BUF_WRAP_COUNT) 	///../ucode/register.h
+#define AIU_MEM_AIFIFO_MEM_CTL 0x158f 	///../ucode/register.h
+#define P_AIU_MEM_AIFIFO_MEM_CTL 		CBUS_REG_ADDR(AIU_MEM_AIFIFO_MEM_CTL) 	///../ucode/register.h
+#define AIFIFO_TIME_STAMP_CNTL 0x1590 	///../ucode/register.h
+#define P_AIFIFO_TIME_STAMP_CNTL 		CBUS_REG_ADDR(AIFIFO_TIME_STAMP_CNTL) 	///../ucode/register.h
+#define AIFIFO_TIME_STAMP_SYNC_0 0x1591 	///../ucode/register.h
+#define P_AIFIFO_TIME_STAMP_SYNC_0 		CBUS_REG_ADDR(AIFIFO_TIME_STAMP_SYNC_0) 	///../ucode/register.h
+#define AIFIFO_TIME_STAMP_SYNC_1 0x1592 	///../ucode/register.h
+#define P_AIFIFO_TIME_STAMP_SYNC_1 		CBUS_REG_ADDR(AIFIFO_TIME_STAMP_SYNC_1) 	///../ucode/register.h
+#define AIFIFO_TIME_STAMP_0 0x1593 	///../ucode/register.h
+#define P_AIFIFO_TIME_STAMP_0 		CBUS_REG_ADDR(AIFIFO_TIME_STAMP_0) 	///../ucode/register.h
+#define AIFIFO_TIME_STAMP_1 0x1594 	///../ucode/register.h
+#define P_AIFIFO_TIME_STAMP_1 		CBUS_REG_ADDR(AIFIFO_TIME_STAMP_1) 	///../ucode/register.h
+#define AIFIFO_TIME_STAMP_2 0x1595 	///../ucode/register.h
+#define P_AIFIFO_TIME_STAMP_2 		CBUS_REG_ADDR(AIFIFO_TIME_STAMP_2) 	///../ucode/register.h
+#define AIFIFO_TIME_STAMP_3 0x1596 	///../ucode/register.h
+#define P_AIFIFO_TIME_STAMP_3 		CBUS_REG_ADDR(AIFIFO_TIME_STAMP_3) 	///../ucode/register.h
+#define AIFIFO_TIME_STAMP_LENGTH 0x1597 	///../ucode/register.h
+#define P_AIFIFO_TIME_STAMP_LENGTH 		CBUS_REG_ADDR(AIFIFO_TIME_STAMP_LENGTH) 	///../ucode/register.h
+#define AIFIFO2_TIME_STAMP_CNTL 0x1598 	///../ucode/register.h
+#define P_AIFIFO2_TIME_STAMP_CNTL 		CBUS_REG_ADDR(AIFIFO2_TIME_STAMP_CNTL) 	///../ucode/register.h
+#define AIFIFO2_TIME_STAMP_SYNC_0 0x1599 	///../ucode/register.h
+#define P_AIFIFO2_TIME_STAMP_SYNC_0 		CBUS_REG_ADDR(AIFIFO2_TIME_STAMP_SYNC_0) 	///../ucode/register.h
+#define AIFIFO2_TIME_STAMP_SYNC_1 0x159a 	///../ucode/register.h
+#define P_AIFIFO2_TIME_STAMP_SYNC_1 		CBUS_REG_ADDR(AIFIFO2_TIME_STAMP_SYNC_1) 	///../ucode/register.h
+#define AIFIFO2_TIME_STAMP_0 0x159b 	///../ucode/register.h
+#define P_AIFIFO2_TIME_STAMP_0 		CBUS_REG_ADDR(AIFIFO2_TIME_STAMP_0) 	///../ucode/register.h
+#define AIFIFO2_TIME_STAMP_1 0x159c 	///../ucode/register.h
+#define P_AIFIFO2_TIME_STAMP_1 		CBUS_REG_ADDR(AIFIFO2_TIME_STAMP_1) 	///../ucode/register.h
+#define AIFIFO2_TIME_STAMP_2 0x159d 	///../ucode/register.h
+#define P_AIFIFO2_TIME_STAMP_2 		CBUS_REG_ADDR(AIFIFO2_TIME_STAMP_2) 	///../ucode/register.h
+#define AIFIFO2_TIME_STAMP_3 0x159e 	///../ucode/register.h
+#define P_AIFIFO2_TIME_STAMP_3 		CBUS_REG_ADDR(AIFIFO2_TIME_STAMP_3) 	///../ucode/register.h
+#define AIFIFO2_TIME_STAMP_LENGTH 0x159f 	///../ucode/register.h
+#define P_AIFIFO2_TIME_STAMP_LENGTH 		CBUS_REG_ADDR(AIFIFO2_TIME_STAMP_LENGTH) 	///../ucode/register.h
+#define IEC958_TIME_STAMP_CNTL 0x15a0 	///../ucode/register.h
+#define P_IEC958_TIME_STAMP_CNTL 		CBUS_REG_ADDR(IEC958_TIME_STAMP_CNTL) 	///../ucode/register.h
+#define IEC958_TIME_STAMP_SYNC_0 0x15a1 	///../ucode/register.h
+#define P_IEC958_TIME_STAMP_SYNC_0 		CBUS_REG_ADDR(IEC958_TIME_STAMP_SYNC_0) 	///../ucode/register.h
+#define IEC958_TIME_STAMP_SYNC_1 0x15a2 	///../ucode/register.h
+#define P_IEC958_TIME_STAMP_SYNC_1 		CBUS_REG_ADDR(IEC958_TIME_STAMP_SYNC_1) 	///../ucode/register.h
+#define IEC958_TIME_STAMP_0 0x15a3 	///../ucode/register.h
+#define P_IEC958_TIME_STAMP_0 		CBUS_REG_ADDR(IEC958_TIME_STAMP_0) 	///../ucode/register.h
+#define IEC958_TIME_STAMP_1 0x15a4 	///../ucode/register.h
+#define P_IEC958_TIME_STAMP_1 		CBUS_REG_ADDR(IEC958_TIME_STAMP_1) 	///../ucode/register.h
+#define IEC958_TIME_STAMP_2 0x15a5 	///../ucode/register.h
+#define P_IEC958_TIME_STAMP_2 		CBUS_REG_ADDR(IEC958_TIME_STAMP_2) 	///../ucode/register.h
+#define IEC958_TIME_STAMP_3 0x15a6 	///../ucode/register.h
+#define P_IEC958_TIME_STAMP_3 		CBUS_REG_ADDR(IEC958_TIME_STAMP_3) 	///../ucode/register.h
+#define IEC958_TIME_STAMP_LENGTH 0x15a7 	///../ucode/register.h
+#define P_IEC958_TIME_STAMP_LENGTH 		CBUS_REG_ADDR(IEC958_TIME_STAMP_LENGTH) 	///../ucode/register.h
+#define AIU_MEM_AIFIFO2_MEM_CTL 0x15a8 	///../ucode/register.h
+#define P_AIU_MEM_AIFIFO2_MEM_CTL 		CBUS_REG_ADDR(AIU_MEM_AIFIFO2_MEM_CTL) 	///../ucode/register.h
+#define AIU_I2S_CBUS_DDR_CNTL 0x15a9 	///../ucode/register.h
+#define P_AIU_I2S_CBUS_DDR_CNTL 		CBUS_REG_ADDR(AIU_I2S_CBUS_DDR_CNTL) 	///../ucode/register.h
+#define AIU_I2S_CBUS_DDR_WDATA 0x15aa 	///../ucode/register.h
+#define P_AIU_I2S_CBUS_DDR_WDATA 		CBUS_REG_ADDR(AIU_I2S_CBUS_DDR_WDATA) 	///../ucode/register.h
+#define AIU_I2S_CBUS_DDR_ADDR 0x15ab 	///../ucode/register.h
+#define P_AIU_I2S_CBUS_DDR_ADDR 		CBUS_REG_ADDR(AIU_I2S_CBUS_DDR_ADDR) 	///../ucode/register.h
+#define AIADR 0x1738 	///../ucode/register.h
+#define P_AIADR 		CBUS_REG_ADDR(AIADR) 	///../ucode/register.h
+#define AICSR 0x1739 	///../ucode/register.h
+#define P_AICSR 		CBUS_REG_ADDR(AICSR) 	///../ucode/register.h
+#define AIDAT 0x173a 	///../ucode/register.h
+#define P_AIDAT 		CBUS_REG_ADDR(AIDAT) 	///../ucode/register.h
+#define AIGBIT 0x173b 	///../ucode/register.h
+#define P_AIGBIT 		CBUS_REG_ADDR(AIGBIT) 	///../ucode/register.h
+#define AICLB 0x173c 	///../ucode/register.h
+#define P_AICLB 		CBUS_REG_ADDR(AICLB) 	///../ucode/register.h
+#define HD0 0x1780 	///../ucode/register.h
+#define P_HD0 		CBUS_REG_ADDR(HD0) 	///../ucode/register.h
+#define HD1 0x1781 	///../ucode/register.h
+#define P_HD1 		CBUS_REG_ADDR(HD1) 	///../ucode/register.h
+#define SHD0 0x1782 	///../ucode/register.h
+#define P_SHD0 		CBUS_REG_ADDR(SHD0) 	///../ucode/register.h
+#define SHD1 0x1783 	///../ucode/register.h
+#define P_SHD1 		CBUS_REG_ADDR(SHD1) 	///../ucode/register.h
+#define SYND 0x1784 	///../ucode/register.h
+#define P_SYND 		CBUS_REG_ADDR(SYND) 	///../ucode/register.h
+#define ECDCT 0x1785 	///../ucode/register.h
+#define P_ECDCT 		CBUS_REG_ADDR(ECDCT) 	///../ucode/register.h
+#define ECDSTAT 0x1786 	///../ucode/register.h
+#define P_ECDSTAT 		CBUS_REG_ADDR(ECDSTAT) 	///../ucode/register.h
+#define CTR0 0x1787 	///../ucode/register.h
+#define P_CTR0 		CBUS_REG_ADDR(CTR0) 	///../ucode/register.h
+#define CTR1 0x1788 	///../ucode/register.h
+#define P_CTR1 		CBUS_REG_ADDR(CTR1) 	///../ucode/register.h
+#define CTR2 0x1789 	///../ucode/register.h
+#define P_CTR2 		CBUS_REG_ADDR(CTR2) 	///../ucode/register.h
+#define STAT0 0x178a 	///../ucode/register.h
+#define P_STAT0 		CBUS_REG_ADDR(STAT0) 	///../ucode/register.h
+#define INT 0x178b 	///../ucode/register.h
+#define P_INT 		CBUS_REG_ADDR(INT) 	///../ucode/register.h
+#define TCTR0 0x178c 	///../ucode/register.h
+#define P_TCTR0 		CBUS_REG_ADDR(TCTR0) 	///../ucode/register.h
+#define TSTAT0 0x178d 	///../ucode/register.h
+#define P_TSTAT0 		CBUS_REG_ADDR(TSTAT0) 	///../ucode/register.h
+#define TSTAT1 0x178e 	///../ucode/register.h
+#define P_TSTAT1 		CBUS_REG_ADDR(TSTAT1) 	///../ucode/register.h
+#define VPP_DUMMY_DATA 0x1d00 	///../ucode/register.h
+#define P_VPP_DUMMY_DATA 		CBUS_REG_ADDR(VPP_DUMMY_DATA) 	///../ucode/register.h
+#define VPP_LINE_IN_LENGTH 0x1d01 	///../ucode/register.h
+#define P_VPP_LINE_IN_LENGTH 		CBUS_REG_ADDR(VPP_LINE_IN_LENGTH) 	///../ucode/register.h
+#define VPP_PIC_IN_HEIGHT 0x1d02 	///../ucode/register.h
+#define P_VPP_PIC_IN_HEIGHT 		CBUS_REG_ADDR(VPP_PIC_IN_HEIGHT) 	///../ucode/register.h
+#define VPP_SCALE_COEF_IDX 0x1d03 	///../ucode/register.h
+#define P_VPP_SCALE_COEF_IDX 		CBUS_REG_ADDR(VPP_SCALE_COEF_IDX) 	///../ucode/register.h
+#define VPP_SCALE_COEF 0x1d04 	///../ucode/register.h
+#define P_VPP_SCALE_COEF 		CBUS_REG_ADDR(VPP_SCALE_COEF) 	///../ucode/register.h
+#define VPP_VSC_REGION12_STARTP 0x1d05 	///../ucode/register.h
+#define P_VPP_VSC_REGION12_STARTP 		CBUS_REG_ADDR(VPP_VSC_REGION12_STARTP) 	///../ucode/register.h
+#define VPP_VSC_REGION34_STARTP 0x1d06 	///../ucode/register.h
+#define P_VPP_VSC_REGION34_STARTP 		CBUS_REG_ADDR(VPP_VSC_REGION34_STARTP) 	///../ucode/register.h
+#define VPP_VSC_REGION4_ENDP 0x1d07 	///../ucode/register.h
+#define P_VPP_VSC_REGION4_ENDP 		CBUS_REG_ADDR(VPP_VSC_REGION4_ENDP) 	///../ucode/register.h
+#define VPP_VSC_START_PHASE_STEP 0x1d08 	///../ucode/register.h
+#define P_VPP_VSC_START_PHASE_STEP 		CBUS_REG_ADDR(VPP_VSC_START_PHASE_STEP) 	///../ucode/register.h
+#define VPP_VSC_REGION0_PHASE_SLOPE 0x1d09 	///../ucode/register.h
+#define P_VPP_VSC_REGION0_PHASE_SLOPE 		CBUS_REG_ADDR(VPP_VSC_REGION0_PHASE_SLOPE) 	///../ucode/register.h
+#define VPP_VSC_REGION1_PHASE_SLOPE 0x1d0a 	///../ucode/register.h
+#define P_VPP_VSC_REGION1_PHASE_SLOPE 		CBUS_REG_ADDR(VPP_VSC_REGION1_PHASE_SLOPE) 	///../ucode/register.h
+#define VPP_VSC_REGION3_PHASE_SLOPE 0x1d0b 	///../ucode/register.h
+#define P_VPP_VSC_REGION3_PHASE_SLOPE 		CBUS_REG_ADDR(VPP_VSC_REGION3_PHASE_SLOPE) 	///../ucode/register.h
+#define VPP_VSC_REGION4_PHASE_SLOPE 0x1d0c 	///../ucode/register.h
+#define P_VPP_VSC_REGION4_PHASE_SLOPE 		CBUS_REG_ADDR(VPP_VSC_REGION4_PHASE_SLOPE) 	///../ucode/register.h
+#define VPP_VSC_PHASE_CTRL 0x1d0d 	///../ucode/register.h
+#define P_VPP_VSC_PHASE_CTRL 		CBUS_REG_ADDR(VPP_VSC_PHASE_CTRL) 	///../ucode/register.h
+#define VPP_VSC_INI_PHASE 0x1d0e 	///../ucode/register.h
+#define P_VPP_VSC_INI_PHASE 		CBUS_REG_ADDR(VPP_VSC_INI_PHASE) 	///../ucode/register.h
+#define VPP_HSC_REGION12_STARTP 0x1d10 	///../ucode/register.h
+#define P_VPP_HSC_REGION12_STARTP 		CBUS_REG_ADDR(VPP_HSC_REGION12_STARTP) 	///../ucode/register.h
+#define VPP_HSC_REGION34_STARTP 0x1d11 	///../ucode/register.h
+#define P_VPP_HSC_REGION34_STARTP 		CBUS_REG_ADDR(VPP_HSC_REGION34_STARTP) 	///../ucode/register.h
+#define VPP_HSC_REGION4_ENDP 0x1d12 	///../ucode/register.h
+#define P_VPP_HSC_REGION4_ENDP 		CBUS_REG_ADDR(VPP_HSC_REGION4_ENDP) 	///../ucode/register.h
+#define VPP_HSC_START_PHASE_STEP 0x1d13 	///../ucode/register.h
+#define P_VPP_HSC_START_PHASE_STEP 		CBUS_REG_ADDR(VPP_HSC_START_PHASE_STEP) 	///../ucode/register.h
+#define VPP_HSC_REGION0_PHASE_SLOPE 0x1d14 	///../ucode/register.h
+#define P_VPP_HSC_REGION0_PHASE_SLOPE 		CBUS_REG_ADDR(VPP_HSC_REGION0_PHASE_SLOPE) 	///../ucode/register.h
+#define VPP_HSC_REGION1_PHASE_SLOPE 0x1d15 	///../ucode/register.h
+#define P_VPP_HSC_REGION1_PHASE_SLOPE 		CBUS_REG_ADDR(VPP_HSC_REGION1_PHASE_SLOPE) 	///../ucode/register.h
+#define VPP_HSC_REGION3_PHASE_SLOPE 0x1d16 	///../ucode/register.h
+#define P_VPP_HSC_REGION3_PHASE_SLOPE 		CBUS_REG_ADDR(VPP_HSC_REGION3_PHASE_SLOPE) 	///../ucode/register.h
+#define VPP_HSC_REGION4_PHASE_SLOPE 0x1d17 	///../ucode/register.h
+#define P_VPP_HSC_REGION4_PHASE_SLOPE 		CBUS_REG_ADDR(VPP_HSC_REGION4_PHASE_SLOPE) 	///../ucode/register.h
+#define VPP_HSC_PHASE_CTRL 0x1d18 	///../ucode/register.h
+#define P_VPP_HSC_PHASE_CTRL 		CBUS_REG_ADDR(VPP_HSC_PHASE_CTRL) 	///../ucode/register.h
+#define VPP_SC_MISC 0x1d19 	///../ucode/register.h
+#define P_VPP_SC_MISC 		CBUS_REG_ADDR(VPP_SC_MISC) 	///../ucode/register.h
+#define VPP_PREBLEND_VD1_H_START_END 0x1d1a 	///../ucode/register.h
+#define P_VPP_PREBLEND_VD1_H_START_END 		CBUS_REG_ADDR(VPP_PREBLEND_VD1_H_START_END) 	///../ucode/register.h
+#define VPP_PREBLEND_VD1_V_START_END 0x1d1b 	///../ucode/register.h
+#define P_VPP_PREBLEND_VD1_V_START_END 		CBUS_REG_ADDR(VPP_PREBLEND_VD1_V_START_END) 	///../ucode/register.h
+#define VPP_POSTBLEND_VD1_H_START_END 0x1d1c 	///../ucode/register.h
+#define P_VPP_POSTBLEND_VD1_H_START_END 		CBUS_REG_ADDR(VPP_POSTBLEND_VD1_H_START_END) 	///../ucode/register.h
+#define VPP_POSTBLEND_VD1_V_START_END 0x1d1d 	///../ucode/register.h
+#define P_VPP_POSTBLEND_VD1_V_START_END 		CBUS_REG_ADDR(VPP_POSTBLEND_VD1_V_START_END) 	///../ucode/register.h
+#define VPP_BLEND_VD2_H_START_END 0x1d1e 	///../ucode/register.h
+#define P_VPP_BLEND_VD2_H_START_END 		CBUS_REG_ADDR(VPP_BLEND_VD2_H_START_END) 	///../ucode/register.h
+#define VPP_BLEND_VD2_V_START_END 0x1d1f 	///../ucode/register.h
+#define P_VPP_BLEND_VD2_V_START_END 		CBUS_REG_ADDR(VPP_BLEND_VD2_V_START_END) 	///../ucode/register.h
+#define VPP_PREBLEND_H_SIZE 0x1d20 	///../ucode/register.h
+#define P_VPP_PREBLEND_H_SIZE 		CBUS_REG_ADDR(VPP_PREBLEND_H_SIZE) 	///../ucode/register.h
+#define VPP_POSTBLEND_H_SIZE 0x1d21 	///../ucode/register.h
+#define P_VPP_POSTBLEND_H_SIZE 		CBUS_REG_ADDR(VPP_POSTBLEND_H_SIZE) 	///../ucode/register.h
+#define VPP_HOLD_LINES 0x1d22 	///../ucode/register.h
+#define P_VPP_HOLD_LINES 		CBUS_REG_ADDR(VPP_HOLD_LINES) 	///../ucode/register.h
+#define VPP_BLEND_ONECOLOR_CTRL 0x1d23 	///../ucode/register.h
+#define P_VPP_BLEND_ONECOLOR_CTRL 		CBUS_REG_ADDR(VPP_BLEND_ONECOLOR_CTRL) 	///../ucode/register.h
+#define VPP_PREBLEND_CURRENT_XY 0x1d24 	///../ucode/register.h
+#define P_VPP_PREBLEND_CURRENT_XY 		CBUS_REG_ADDR(VPP_PREBLEND_CURRENT_XY) 	///../ucode/register.h
+#define VPP_POSTBLEND_CURRENT_XY 0x1d25 	///../ucode/register.h
+#define P_VPP_POSTBLEND_CURRENT_XY 		CBUS_REG_ADDR(VPP_POSTBLEND_CURRENT_XY) 	///../ucode/register.h
+#define VPP_MISC 0x1d26 	///../ucode/register.h
+#define P_VPP_MISC 		CBUS_REG_ADDR(VPP_MISC) 	///../ucode/register.h
+#define VPP_OFIFO_SIZE 0x1d27 	///../ucode/register.h
+#define P_VPP_OFIFO_SIZE 		CBUS_REG_ADDR(VPP_OFIFO_SIZE) 	///../ucode/register.h
+#define VPP_FIFO_STATUS 0x1d28 	///../ucode/register.h
+#define P_VPP_FIFO_STATUS 		CBUS_REG_ADDR(VPP_FIFO_STATUS) 	///../ucode/register.h
+#define VPP_SMOKE_CTRL 0x1d29 	///../ucode/register.h
+#define P_VPP_SMOKE_CTRL 		CBUS_REG_ADDR(VPP_SMOKE_CTRL) 	///../ucode/register.h
+#define VPP_SMOKE1_VAL 0x1d2a 	///../ucode/register.h
+#define P_VPP_SMOKE1_VAL 		CBUS_REG_ADDR(VPP_SMOKE1_VAL) 	///../ucode/register.h
+#define VPP_SMOKE2_VAL 0x1d2b 	///../ucode/register.h
+#define P_VPP_SMOKE2_VAL 		CBUS_REG_ADDR(VPP_SMOKE2_VAL) 	///../ucode/register.h
+#define VPP_SMOKE3_VAL 0x1d2c 	///../ucode/register.h
+#define P_VPP_SMOKE3_VAL 		CBUS_REG_ADDR(VPP_SMOKE3_VAL) 	///../ucode/register.h
+#define VPP_SMOKE1_H_START_END 0x1d2d 	///../ucode/register.h
+#define P_VPP_SMOKE1_H_START_END 		CBUS_REG_ADDR(VPP_SMOKE1_H_START_END) 	///../ucode/register.h
+#define VPP_SMOKE1_V_START_END 0x1d2e 	///../ucode/register.h
+#define P_VPP_SMOKE1_V_START_END 		CBUS_REG_ADDR(VPP_SMOKE1_V_START_END) 	///../ucode/register.h
+#define VPP_SMOKE2_H_START_END 0x1d2f 	///../ucode/register.h
+#define P_VPP_SMOKE2_H_START_END 		CBUS_REG_ADDR(VPP_SMOKE2_H_START_END) 	///../ucode/register.h
+#define VPP_SMOKE2_V_START_END 0x1d30 	///../ucode/register.h
+#define P_VPP_SMOKE2_V_START_END 		CBUS_REG_ADDR(VPP_SMOKE2_V_START_END) 	///../ucode/register.h
+#define VPP_SMOKE3_H_START_END 0x1d31 	///../ucode/register.h
+#define P_VPP_SMOKE3_H_START_END 		CBUS_REG_ADDR(VPP_SMOKE3_H_START_END) 	///../ucode/register.h
+#define VPP_SMOKE3_V_START_END 0x1d32 	///../ucode/register.h
+#define P_VPP_SMOKE3_V_START_END 		CBUS_REG_ADDR(VPP_SMOKE3_V_START_END) 	///../ucode/register.h
+#define VPP_SCO_FIFO_CTRL 0x1d33 	///../ucode/register.h
+#define P_VPP_SCO_FIFO_CTRL 		CBUS_REG_ADDR(VPP_SCO_FIFO_CTRL) 	///../ucode/register.h
+#define VPP_VADJ_CTRL 0x1d40 	///../ucode/register.h
+#define P_VPP_VADJ_CTRL 		CBUS_REG_ADDR(VPP_VADJ_CTRL) 	///../ucode/register.h
+#define VPP_VADJ1_Y 0x1d41 	///../ucode/register.h
+#define P_VPP_VADJ1_Y 		CBUS_REG_ADDR(VPP_VADJ1_Y) 	///../ucode/register.h
+#define VPP_VADJ1_MA_MB 0x1d42 	///../ucode/register.h
+#define P_VPP_VADJ1_MA_MB 		CBUS_REG_ADDR(VPP_VADJ1_MA_MB) 	///../ucode/register.h
+#define VPP_VADJ1_MC_MD 0x1d43 	///../ucode/register.h
+#define P_VPP_VADJ1_MC_MD 		CBUS_REG_ADDR(VPP_VADJ1_MC_MD) 	///../ucode/register.h
+#define VPP_VADJ2_Y 0x1d44 	///../ucode/register.h
+#define P_VPP_VADJ2_Y 		CBUS_REG_ADDR(VPP_VADJ2_Y) 	///../ucode/register.h
+#define VPP_VADJ2_MA_MB 0x1d45 	///../ucode/register.h
+#define P_VPP_VADJ2_MA_MB 		CBUS_REG_ADDR(VPP_VADJ2_MA_MB) 	///../ucode/register.h
+#define VPP_VADJ2_MC_MD 0x1d46 	///../ucode/register.h
+#define P_VPP_VADJ2_MC_MD 		CBUS_REG_ADDR(VPP_VADJ2_MC_MD) 	///../ucode/register.h
+#define VPP_HSHARP_CTRL 0x1d50 	///../ucode/register.h
+#define P_VPP_HSHARP_CTRL 		CBUS_REG_ADDR(VPP_HSHARP_CTRL) 	///../ucode/register.h
+#define VPP_HSHARP_LUMA_THRESH01 0x1d51 	///../ucode/register.h
+#define P_VPP_HSHARP_LUMA_THRESH01 		CBUS_REG_ADDR(VPP_HSHARP_LUMA_THRESH01) 	///../ucode/register.h
+#define VPP_HSHARP_LUMA_THRESH23 0x1d52 	///../ucode/register.h
+#define P_VPP_HSHARP_LUMA_THRESH23 		CBUS_REG_ADDR(VPP_HSHARP_LUMA_THRESH23) 	///../ucode/register.h
+#define VPP_HSHARP_CHROMA_THRESH01 0x1d53 	///../ucode/register.h
+#define P_VPP_HSHARP_CHROMA_THRESH01 		CBUS_REG_ADDR(VPP_HSHARP_CHROMA_THRESH01) 	///../ucode/register.h
+#define VPP_HSHARP_CHROMA_THRESH23 0x1d54 	///../ucode/register.h
+#define P_VPP_HSHARP_CHROMA_THRESH23 		CBUS_REG_ADDR(VPP_HSHARP_CHROMA_THRESH23) 	///../ucode/register.h
+#define VPP_HSHARP_LUMA_GAIN 0x1d55 	///../ucode/register.h
+#define P_VPP_HSHARP_LUMA_GAIN 		CBUS_REG_ADDR(VPP_HSHARP_LUMA_GAIN) 	///../ucode/register.h
+#define VPP_HSHARP_CHROMA_GAIN 0x1d56 	///../ucode/register.h
+#define P_VPP_HSHARP_CHROMA_GAIN 		CBUS_REG_ADDR(VPP_HSHARP_CHROMA_GAIN) 	///../ucode/register.h
+#define VPP_MATRIX_CTRL 0x1d5f 	///../ucode/register.h
+#define P_VPP_MATRIX_CTRL 		CBUS_REG_ADDR(VPP_MATRIX_CTRL) 	///../ucode/register.h
+#define VPP_MATRIX_COEF00_01 0x1d60 	///../ucode/register.h
+#define P_VPP_MATRIX_COEF00_01 		CBUS_REG_ADDR(VPP_MATRIX_COEF00_01) 	///../ucode/register.h
+#define VPP_MATRIX_COEF02_10 0x1d61 	///../ucode/register.h
+#define P_VPP_MATRIX_COEF02_10 		CBUS_REG_ADDR(VPP_MATRIX_COEF02_10) 	///../ucode/register.h
+#define VPP_MATRIX_COEF11_12 0x1d62 	///../ucode/register.h
+#define P_VPP_MATRIX_COEF11_12 		CBUS_REG_ADDR(VPP_MATRIX_COEF11_12) 	///../ucode/register.h
+#define VPP_MATRIX_COEF20_21 0x1d63 	///../ucode/register.h
+#define P_VPP_MATRIX_COEF20_21 		CBUS_REG_ADDR(VPP_MATRIX_COEF20_21) 	///../ucode/register.h
+#define VPP_MATRIX_COEF22 0x1d64 	///../ucode/register.h
+#define P_VPP_MATRIX_COEF22 		CBUS_REG_ADDR(VPP_MATRIX_COEF22) 	///../ucode/register.h
+#define VPP_MATRIX_OFFSET0_1 0x1d65 	///../ucode/register.h
+#define P_VPP_MATRIX_OFFSET0_1 		CBUS_REG_ADDR(VPP_MATRIX_OFFSET0_1) 	///../ucode/register.h
+#define VPP_MATRIX_OFFSET2 0x1d66 	///../ucode/register.h
+#define P_VPP_MATRIX_OFFSET2 		CBUS_REG_ADDR(VPP_MATRIX_OFFSET2) 	///../ucode/register.h
+#define VPP_MATRIX_PRE_OFFSET0_1 0x1d67 	///../ucode/register.h
+#define P_VPP_MATRIX_PRE_OFFSET0_1 		CBUS_REG_ADDR(VPP_MATRIX_PRE_OFFSET0_1) 	///../ucode/register.h
+#define VPP_MATRIX_PRE_OFFSET2 0x1d68 	///../ucode/register.h
+#define P_VPP_MATRIX_PRE_OFFSET2 		CBUS_REG_ADDR(VPP_MATRIX_PRE_OFFSET2) 	///../ucode/register.h
+#define VPP_DUMMY_DATA1 0x1d69 	///../ucode/register.h
+#define P_VPP_DUMMY_DATA1 		CBUS_REG_ADDR(VPP_DUMMY_DATA1) 	///../ucode/register.h
+#define VPP_GAINOFF_CTRL0 0x1d6a 	///../ucode/register.h
+#define P_VPP_GAINOFF_CTRL0 		CBUS_REG_ADDR(VPP_GAINOFF_CTRL0) 	///../ucode/register.h
+#define VPP_GAINOFF_CTRL1 0x1d6b 	///../ucode/register.h
+#define P_VPP_GAINOFF_CTRL1 		CBUS_REG_ADDR(VPP_GAINOFF_CTRL1) 	///../ucode/register.h
+#define VPP_GAINOFF_CTRL2 0x1d6c 	///../ucode/register.h
+#define P_VPP_GAINOFF_CTRL2 		CBUS_REG_ADDR(VPP_GAINOFF_CTRL2) 	///../ucode/register.h
+#define VPP_GAINOFF_CTRL3 0x1d6d 	///../ucode/register.h
+#define P_VPP_GAINOFF_CTRL3 		CBUS_REG_ADDR(VPP_GAINOFF_CTRL3) 	///../ucode/register.h
+#define VPP_GAINOFF_CTRL4 0x1d6e 	///../ucode/register.h
+#define P_VPP_GAINOFF_CTRL4 		CBUS_REG_ADDR(VPP_GAINOFF_CTRL4) 	///../ucode/register.h
+#define VPP_CHROMA_ADDR_PORT 0x1d70 	///../ucode/register.h
+#define P_VPP_CHROMA_ADDR_PORT 		CBUS_REG_ADDR(VPP_CHROMA_ADDR_PORT) 	///../ucode/register.h
+#define VPP_CHROMA_DATA_PORT 0x1d71 	///../ucode/register.h
+#define P_VPP_CHROMA_DATA_PORT 		CBUS_REG_ADDR(VPP_CHROMA_DATA_PORT) 	///../ucode/register.h
+#define VPP_GCLK_CTRL0 0x1d72 	///../ucode/register.h
+#define P_VPP_GCLK_CTRL0 		CBUS_REG_ADDR(VPP_GCLK_CTRL0) 	///../ucode/register.h
+#define VPP_GCLK_CTRL1 0x1d73 	///../ucode/register.h
+#define P_VPP_GCLK_CTRL1 		CBUS_REG_ADDR(VPP_GCLK_CTRL1) 	///../ucode/register.h
+#define VPP_SC_GCLK_CTRL 0x1d74 	///../ucode/register.h
+#define P_VPP_SC_GCLK_CTRL 		CBUS_REG_ADDR(VPP_SC_GCLK_CTRL) 	///../ucode/register.h
+#define VPP_BLACKEXT_CTRL 0x1d80 	///../ucode/register.h
+#define P_VPP_BLACKEXT_CTRL 		CBUS_REG_ADDR(VPP_BLACKEXT_CTRL) 	///../ucode/register.h
+#define VPP_DNLP_CTRL_00 0x1d81 	///../ucode/register.h
+#define P_VPP_DNLP_CTRL_00 		CBUS_REG_ADDR(VPP_DNLP_CTRL_00) 	///../ucode/register.h
+#define VPP_DNLP_CTRL_01 0x1d82 	///../ucode/register.h
+#define P_VPP_DNLP_CTRL_01 		CBUS_REG_ADDR(VPP_DNLP_CTRL_01) 	///../ucode/register.h
+#define VPP_DNLP_CTRL_02 0x1d83 	///../ucode/register.h
+#define P_VPP_DNLP_CTRL_02 		CBUS_REG_ADDR(VPP_DNLP_CTRL_02) 	///../ucode/register.h
+#define VPP_DNLP_CTRL_03 0x1d84 	///../ucode/register.h
+#define P_VPP_DNLP_CTRL_03 		CBUS_REG_ADDR(VPP_DNLP_CTRL_03) 	///../ucode/register.h
+#define VPP_DNLP_CTRL_04 0x1d85 	///../ucode/register.h
+#define P_VPP_DNLP_CTRL_04 		CBUS_REG_ADDR(VPP_DNLP_CTRL_04) 	///../ucode/register.h
+#define VPP_DNLP_CTRL_05 0x1d86 	///../ucode/register.h
+#define P_VPP_DNLP_CTRL_05 		CBUS_REG_ADDR(VPP_DNLP_CTRL_05) 	///../ucode/register.h
+#define VPP_DNLP_CTRL_06 0x1d87 	///../ucode/register.h
+#define P_VPP_DNLP_CTRL_06 		CBUS_REG_ADDR(VPP_DNLP_CTRL_06) 	///../ucode/register.h
+#define VPP_DNLP_CTRL_07 0x1d88 	///../ucode/register.h
+#define P_VPP_DNLP_CTRL_07 		CBUS_REG_ADDR(VPP_DNLP_CTRL_07) 	///../ucode/register.h
+#define VPP_DNLP_CTRL_08 0x1d89 	///../ucode/register.h
+#define P_VPP_DNLP_CTRL_08 		CBUS_REG_ADDR(VPP_DNLP_CTRL_08) 	///../ucode/register.h
+#define VPP_DNLP_CTRL_09 0x1d8a 	///../ucode/register.h
+#define P_VPP_DNLP_CTRL_09 		CBUS_REG_ADDR(VPP_DNLP_CTRL_09) 	///../ucode/register.h
+#define VPP_DNLP_CTRL_10 0x1d8b 	///../ucode/register.h
+#define P_VPP_DNLP_CTRL_10 		CBUS_REG_ADDR(VPP_DNLP_CTRL_10) 	///../ucode/register.h
+#define VPP_DNLP_CTRL_11 0x1d8c 	///../ucode/register.h
+#define P_VPP_DNLP_CTRL_11 		CBUS_REG_ADDR(VPP_DNLP_CTRL_11) 	///../ucode/register.h
+#define VPP_DNLP_CTRL_12 0x1d8d 	///../ucode/register.h
+#define P_VPP_DNLP_CTRL_12 		CBUS_REG_ADDR(VPP_DNLP_CTRL_12) 	///../ucode/register.h
+#define VPP_DNLP_CTRL_13 0x1d8e 	///../ucode/register.h
+#define P_VPP_DNLP_CTRL_13 		CBUS_REG_ADDR(VPP_DNLP_CTRL_13) 	///../ucode/register.h
+#define VPP_DNLP_CTRL_14 0x1d8f 	///../ucode/register.h
+#define P_VPP_DNLP_CTRL_14 		CBUS_REG_ADDR(VPP_DNLP_CTRL_14) 	///../ucode/register.h
+#define VPP_DNLP_CTRL_15 0x1d90 	///../ucode/register.h
+#define P_VPP_DNLP_CTRL_15 		CBUS_REG_ADDR(VPP_DNLP_CTRL_15) 	///../ucode/register.h
+#define VPP_PEAKING_HGAIN 0x1d91 	///../ucode/register.h
+#define P_VPP_PEAKING_HGAIN 		CBUS_REG_ADDR(VPP_PEAKING_HGAIN) 	///../ucode/register.h
+#define VPP_PEAKING_VGAIN 0x1d92 	///../ucode/register.h
+#define P_VPP_PEAKING_VGAIN 		CBUS_REG_ADDR(VPP_PEAKING_VGAIN) 	///../ucode/register.h
+#define VPP_PEAKING_NLP_1 0x1d93 	///../ucode/register.h
+#define P_VPP_PEAKING_NLP_1 		CBUS_REG_ADDR(VPP_PEAKING_NLP_1) 	///../ucode/register.h
+#define VPP_PEAKING_NLP_2 0x1d94 	///../ucode/register.h
+#define P_VPP_PEAKING_NLP_2 		CBUS_REG_ADDR(VPP_PEAKING_NLP_2) 	///../ucode/register.h
+#define VPP_PEAKING_NLP_3 0x1d95 	///../ucode/register.h
+#define P_VPP_PEAKING_NLP_3 		CBUS_REG_ADDR(VPP_PEAKING_NLP_3) 	///../ucode/register.h
+#define VPP_PEAKING_NLP_4 0x1d96 	///../ucode/register.h
+#define P_VPP_PEAKING_NLP_4 		CBUS_REG_ADDR(VPP_PEAKING_NLP_4) 	///../ucode/register.h
+#define VPP_PEAKING_NLP_5 0x1d97 	///../ucode/register.h
+#define P_VPP_PEAKING_NLP_5 		CBUS_REG_ADDR(VPP_PEAKING_NLP_5) 	///../ucode/register.h
+#define VPP_SHARP_LIMIT 0x1d98 	///../ucode/register.h
+#define P_VPP_SHARP_LIMIT 		CBUS_REG_ADDR(VPP_SHARP_LIMIT) 	///../ucode/register.h
+#define VPP_VLTI_CTRL 0x1d99 	///../ucode/register.h
+#define P_VPP_VLTI_CTRL 		CBUS_REG_ADDR(VPP_VLTI_CTRL) 	///../ucode/register.h
+#define VPP_HLTI_CTRL 0x1d9a 	///../ucode/register.h
+#define P_VPP_HLTI_CTRL 		CBUS_REG_ADDR(VPP_HLTI_CTRL) 	///../ucode/register.h
+#define VPP_CTI_CTRL 0x1d9b 	///../ucode/register.h
+#define P_VPP_CTI_CTRL 		CBUS_REG_ADDR(VPP_CTI_CTRL) 	///../ucode/register.h
+#define VPP_BLUE_STRETCH_1 0x1d9c 	///../ucode/register.h
+#define P_VPP_BLUE_STRETCH_1 		CBUS_REG_ADDR(VPP_BLUE_STRETCH_1) 	///../ucode/register.h
+#define VPP_BLUE_STRETCH_2 0x1d9d 	///../ucode/register.h
+#define P_VPP_BLUE_STRETCH_2 		CBUS_REG_ADDR(VPP_BLUE_STRETCH_2) 	///../ucode/register.h
+#define VPP_BLUE_STRETCH_3 0x1d9e 	///../ucode/register.h
+#define P_VPP_BLUE_STRETCH_3 		CBUS_REG_ADDR(VPP_BLUE_STRETCH_3) 	///../ucode/register.h
+#define VPP_CCORING_CTRL 0x1da0 	///../ucode/register.h
+#define P_VPP_CCORING_CTRL 		CBUS_REG_ADDR(VPP_CCORING_CTRL) 	///../ucode/register.h
+#define VPP_VE_ENABLE_CTRL 0x1da1 	///../ucode/register.h
+#define P_VPP_VE_ENABLE_CTRL 		CBUS_REG_ADDR(VPP_VE_ENABLE_CTRL) 	///../ucode/register.h
+#define VPP_VE_DEMO_LEFT_TOP_SCREEN_WIDTH 0x1da2 	///../ucode/register.h
+#define P_VPP_VE_DEMO_LEFT_TOP_SCREEN_WIDTH 		CBUS_REG_ADDR(VPP_VE_DEMO_LEFT_TOP_SCREEN_WIDTH) 	///../ucode/register.h
+#define VPP_VE_DEMO_CENTER_BAR 0x1da3 	///../ucode/register.h
+#define P_VPP_VE_DEMO_CENTER_BAR 		CBUS_REG_ADDR(VPP_VE_DEMO_CENTER_BAR) 	///../ucode/register.h
+#define VPP_VDO_MEAS_CTRL 0x1da8 	///../ucode/register.h
+#define P_VPP_VDO_MEAS_CTRL 		CBUS_REG_ADDR(VPP_VDO_MEAS_CTRL) 	///../ucode/register.h
+#define VPP_VDO_MEAS_VS_COUNT_HI 0x1da9 	///../ucode/register.h
+#define P_VPP_VDO_MEAS_VS_COUNT_HI 		CBUS_REG_ADDR(VPP_VDO_MEAS_VS_COUNT_HI) 	///../ucode/register.h
+#define VPP_VDO_MEAS_VS_COUNT_LO 0x1daa 	///../ucode/register.h
+#define P_VPP_VDO_MEAS_VS_COUNT_LO 		CBUS_REG_ADDR(VPP_VDO_MEAS_VS_COUNT_LO) 	///../ucode/register.h
+#define VPP_INPUT_CTRL 0x1dab 	///../ucode/register.h
+#define P_VPP_INPUT_CTRL 		CBUS_REG_ADDR(VPP_INPUT_CTRL) 	///../ucode/register.h
+#define VPP_CTI_CTRL2 0x1dac 	///../ucode/register.h
+#define P_VPP_CTI_CTRL2 		CBUS_REG_ADDR(VPP_CTI_CTRL2) 	///../ucode/register.h
+#define VPP_PEAKING_SAT_THD1 0x1dad 	///../ucode/register.h
+#define P_VPP_PEAKING_SAT_THD1 		CBUS_REG_ADDR(VPP_PEAKING_SAT_THD1) 	///../ucode/register.h
+#define VPP_PEAKING_SAT_THD2 0x1dae 	///../ucode/register.h
+#define P_VPP_PEAKING_SAT_THD2 		CBUS_REG_ADDR(VPP_PEAKING_SAT_THD2) 	///../ucode/register.h
+#define VPP_PEAKING_SAT_THD3 0x1daf 	///../ucode/register.h
+#define P_VPP_PEAKING_SAT_THD3 		CBUS_REG_ADDR(VPP_PEAKING_SAT_THD3) 	///../ucode/register.h
+#define VPP_PEAKING_SAT_THD4 0x1db0 	///../ucode/register.h
+#define P_VPP_PEAKING_SAT_THD4 		CBUS_REG_ADDR(VPP_PEAKING_SAT_THD4) 	///../ucode/register.h
+#define VPP_PEAKING_SAT_THD5 0x1db1 	///../ucode/register.h
+#define P_VPP_PEAKING_SAT_THD5 		CBUS_REG_ADDR(VPP_PEAKING_SAT_THD5) 	///../ucode/register.h
+#define VPP_PEAKING_SAT_THD6 0x1db2 	///../ucode/register.h
+#define P_VPP_PEAKING_SAT_THD6 		CBUS_REG_ADDR(VPP_PEAKING_SAT_THD6) 	///../ucode/register.h
+#define VPP_PEAKING_SAT_THD7 0x1db3 	///../ucode/register.h
+#define P_VPP_PEAKING_SAT_THD7 		CBUS_REG_ADDR(VPP_PEAKING_SAT_THD7) 	///../ucode/register.h
+#define VPP_PEAKING_SAT_THD8 0x1db4 	///../ucode/register.h
+#define P_VPP_PEAKING_SAT_THD8 		CBUS_REG_ADDR(VPP_PEAKING_SAT_THD8) 	///../ucode/register.h
+#define VPP_PEAKING_SAT_THD9 0x1db5 	///../ucode/register.h
+#define P_VPP_PEAKING_SAT_THD9 		CBUS_REG_ADDR(VPP_PEAKING_SAT_THD9) 	///../ucode/register.h
+#define VPP_PEAKING_GAIN_ADD1 0x1db6 	///../ucode/register.h
+#define P_VPP_PEAKING_GAIN_ADD1 		CBUS_REG_ADDR(VPP_PEAKING_GAIN_ADD1) 	///../ucode/register.h
+#define VPP_PEAKING_GAIN_ADD2 0x1db7 	///../ucode/register.h
+#define P_VPP_PEAKING_GAIN_ADD2 		CBUS_REG_ADDR(VPP_PEAKING_GAIN_ADD2) 	///../ucode/register.h
+#define VPP_PEAKING_DNLP 0x1db8 	///../ucode/register.h
+#define P_VPP_PEAKING_DNLP 		CBUS_REG_ADDR(VPP_PEAKING_DNLP) 	///../ucode/register.h
+#define VPP_SHARP_DEMO_WIN_CTRL1 0x1db9 	///../ucode/register.h
+#define P_VPP_SHARP_DEMO_WIN_CTRL1 		CBUS_REG_ADDR(VPP_SHARP_DEMO_WIN_CTRL1) 	///../ucode/register.h
+#define VPP_SHARP_DEMO_WIN_CTRL2 0x1dba 	///../ucode/register.h
+#define P_VPP_SHARP_DEMO_WIN_CTRL2 		CBUS_REG_ADDR(VPP_SHARP_DEMO_WIN_CTRL2) 	///../ucode/register.h
+#define VPP_FRONT_HLTI_CTRL 0x1dbb 	///../ucode/register.h
+#define P_VPP_FRONT_HLTI_CTRL 		CBUS_REG_ADDR(VPP_FRONT_HLTI_CTRL) 	///../ucode/register.h
+#define VPP_FRONT_CTI_CTRL 0x1dbc 	///../ucode/register.h
+#define P_VPP_FRONT_CTI_CTRL 		CBUS_REG_ADDR(VPP_FRONT_CTI_CTRL) 	///../ucode/register.h
+#define VPP_FRONT_CTI_CTRL2 0x1dbd 	///../ucode/register.h
+#define P_VPP_FRONT_CTI_CTRL2 		CBUS_REG_ADDR(VPP_FRONT_CTI_CTRL2) 	///../ucode/register.h
+#define VPP_OSD_VSC_PHASE_STEP 0x1dc0 	///../ucode/register.h
+#define P_VPP_OSD_VSC_PHASE_STEP 		CBUS_REG_ADDR(VPP_OSD_VSC_PHASE_STEP) 	///../ucode/register.h
+#define VPP_OSD_VSC_INI_PHASE 0x1dc1 	///../ucode/register.h
+#define P_VPP_OSD_VSC_INI_PHASE 		CBUS_REG_ADDR(VPP_OSD_VSC_INI_PHASE) 	///../ucode/register.h
+#define VPP_OSD_VSC_CTRL0 0x1dc2 	///../ucode/register.h
+#define P_VPP_OSD_VSC_CTRL0 		CBUS_REG_ADDR(VPP_OSD_VSC_CTRL0) 	///../ucode/register.h
+#define VPP_OSD_HSC_PHASE_STEP 0x1dc3 	///../ucode/register.h
+#define P_VPP_OSD_HSC_PHASE_STEP 		CBUS_REG_ADDR(VPP_OSD_HSC_PHASE_STEP) 	///../ucode/register.h
+#define VPP_OSD_HSC_INI_PHASE 0x1dc4 	///../ucode/register.h
+#define P_VPP_OSD_HSC_INI_PHASE 		CBUS_REG_ADDR(VPP_OSD_HSC_INI_PHASE) 	///../ucode/register.h
+#define VPP_OSD_HSC_CTRL0 0x1dc5 	///../ucode/register.h
+#define P_VPP_OSD_HSC_CTRL0 		CBUS_REG_ADDR(VPP_OSD_HSC_CTRL0) 	///../ucode/register.h
+#define VPP_OSD_HSC_INI_PAT_CTRL 0x1dc6 	///../ucode/register.h
+#define P_VPP_OSD_HSC_INI_PAT_CTRL 		CBUS_REG_ADDR(VPP_OSD_HSC_INI_PAT_CTRL) 	///../ucode/register.h
+#define VPP_OSD_SC_DUMMY_DATA 0x1dc7 	///../ucode/register.h
+#define P_VPP_OSD_SC_DUMMY_DATA 		CBUS_REG_ADDR(VPP_OSD_SC_DUMMY_DATA) 	///../ucode/register.h
+#define VPP_OSD_SC_CTRL0 0x1dc8 	///../ucode/register.h
+#define P_VPP_OSD_SC_CTRL0 		CBUS_REG_ADDR(VPP_OSD_SC_CTRL0) 	///../ucode/register.h
+#define VPP_OSD_SCI_WH_M1 0x1dc9 	///../ucode/register.h
+#define P_VPP_OSD_SCI_WH_M1 		CBUS_REG_ADDR(VPP_OSD_SCI_WH_M1) 	///../ucode/register.h
+#define VPP_OSD_SCO_H_START_END 0x1dca 	///../ucode/register.h
+#define P_VPP_OSD_SCO_H_START_END 		CBUS_REG_ADDR(VPP_OSD_SCO_H_START_END) 	///../ucode/register.h
+#define VPP_OSD_SCO_V_START_END 0x1dcb 	///../ucode/register.h
+#define P_VPP_OSD_SCO_V_START_END 		CBUS_REG_ADDR(VPP_OSD_SCO_V_START_END) 	///../ucode/register.h
+#define VPP_OSD_SCALE_COEF_IDX 0x1dcc 	///../ucode/register.h
+#define P_VPP_OSD_SCALE_COEF_IDX 		CBUS_REG_ADDR(VPP_OSD_SCALE_COEF_IDX) 	///../ucode/register.h
+#define VPP_OSD_SCALE_COEF 0x1dcd 	///../ucode/register.h
+#define P_VPP_OSD_SCALE_COEF 		CBUS_REG_ADDR(VPP_OSD_SCALE_COEF) 	///../ucode/register.h
+#define VPP_INT_LINE_NUM 0x1dce 	///../ucode/register.h
+#define P_VPP_INT_LINE_NUM 		CBUS_REG_ADDR(VPP_INT_LINE_NUM) 	///../ucode/register.h
+#define VPP2_DUMMY_DATA 0x1900 	///../ucode/register.h
+#define P_VPP2_DUMMY_DATA 		CBUS_REG_ADDR(VPP2_DUMMY_DATA) 	///../ucode/register.h
+#define VPP2_LINE_IN_LENGTH 0x1901 	///../ucode/register.h
+#define P_VPP2_LINE_IN_LENGTH 		CBUS_REG_ADDR(VPP2_LINE_IN_LENGTH) 	///../ucode/register.h
+#define VPP2_PIC_IN_HEIGHT 0x1902 	///../ucode/register.h
+#define P_VPP2_PIC_IN_HEIGHT 		CBUS_REG_ADDR(VPP2_PIC_IN_HEIGHT) 	///../ucode/register.h
+#define VPP2_SCALE_COEF_IDX 0x1903 	///../ucode/register.h
+#define P_VPP2_SCALE_COEF_IDX 		CBUS_REG_ADDR(VPP2_SCALE_COEF_IDX) 	///../ucode/register.h
+#define VPP2_SCALE_COEF 0x1904 	///../ucode/register.h
+#define P_VPP2_SCALE_COEF 		CBUS_REG_ADDR(VPP2_SCALE_COEF) 	///../ucode/register.h
+#define VPP2_VSC_REGION12_STARTP 0x1905 	///../ucode/register.h
+#define P_VPP2_VSC_REGION12_STARTP 		CBUS_REG_ADDR(VPP2_VSC_REGION12_STARTP) 	///../ucode/register.h
+#define VPP2_VSC_REGION34_STARTP 0x1906 	///../ucode/register.h
+#define P_VPP2_VSC_REGION34_STARTP 		CBUS_REG_ADDR(VPP2_VSC_REGION34_STARTP) 	///../ucode/register.h
+#define VPP2_VSC_REGION4_ENDP 0x1907 	///../ucode/register.h
+#define P_VPP2_VSC_REGION4_ENDP 		CBUS_REG_ADDR(VPP2_VSC_REGION4_ENDP) 	///../ucode/register.h
+#define VPP2_VSC_START_PHASE_STEP 0x1908 	///../ucode/register.h
+#define P_VPP2_VSC_START_PHASE_STEP 		CBUS_REG_ADDR(VPP2_VSC_START_PHASE_STEP) 	///../ucode/register.h
+#define VPP2_VSC_REGION0_PHASE_SLOPE 0x1909 	///../ucode/register.h
+#define P_VPP2_VSC_REGION0_PHASE_SLOPE 		CBUS_REG_ADDR(VPP2_VSC_REGION0_PHASE_SLOPE) 	///../ucode/register.h
+#define VPP2_VSC_REGION1_PHASE_SLOPE 0x190a 	///../ucode/register.h
+#define P_VPP2_VSC_REGION1_PHASE_SLOPE 		CBUS_REG_ADDR(VPP2_VSC_REGION1_PHASE_SLOPE) 	///../ucode/register.h
+#define VPP2_VSC_REGION3_PHASE_SLOPE 0x190b 	///../ucode/register.h
+#define P_VPP2_VSC_REGION3_PHASE_SLOPE 		CBUS_REG_ADDR(VPP2_VSC_REGION3_PHASE_SLOPE) 	///../ucode/register.h
+#define VPP2_VSC_REGION4_PHASE_SLOPE 0x190c 	///../ucode/register.h
+#define P_VPP2_VSC_REGION4_PHASE_SLOPE 		CBUS_REG_ADDR(VPP2_VSC_REGION4_PHASE_SLOPE) 	///../ucode/register.h
+#define VPP2_VSC_PHASE_CTRL 0x190d 	///../ucode/register.h
+#define P_VPP2_VSC_PHASE_CTRL 		CBUS_REG_ADDR(VPP2_VSC_PHASE_CTRL) 	///../ucode/register.h
+#define VPP2_VSC_INI_PHASE 0x190e 	///../ucode/register.h
+#define P_VPP2_VSC_INI_PHASE 		CBUS_REG_ADDR(VPP2_VSC_INI_PHASE) 	///../ucode/register.h
+#define VPP2_HSC_REGION12_STARTP 0x1910 	///../ucode/register.h
+#define P_VPP2_HSC_REGION12_STARTP 		CBUS_REG_ADDR(VPP2_HSC_REGION12_STARTP) 	///../ucode/register.h
+#define VPP2_HSC_REGION34_STARTP 0x1911 	///../ucode/register.h
+#define P_VPP2_HSC_REGION34_STARTP 		CBUS_REG_ADDR(VPP2_HSC_REGION34_STARTP) 	///../ucode/register.h
+#define VPP2_HSC_REGION4_ENDP 0x1912 	///../ucode/register.h
+#define P_VPP2_HSC_REGION4_ENDP 		CBUS_REG_ADDR(VPP2_HSC_REGION4_ENDP) 	///../ucode/register.h
+#define VPP2_HSC_START_PHASE_STEP 0x1913 	///../ucode/register.h
+#define P_VPP2_HSC_START_PHASE_STEP 		CBUS_REG_ADDR(VPP2_HSC_START_PHASE_STEP) 	///../ucode/register.h
+#define VPP2_HSC_REGION0_PHASE_SLOPE 0x1914 	///../ucode/register.h
+#define P_VPP2_HSC_REGION0_PHASE_SLOPE 		CBUS_REG_ADDR(VPP2_HSC_REGION0_PHASE_SLOPE) 	///../ucode/register.h
+#define VPP2_HSC_REGION1_PHASE_SLOPE 0x1915 	///../ucode/register.h
+#define P_VPP2_HSC_REGION1_PHASE_SLOPE 		CBUS_REG_ADDR(VPP2_HSC_REGION1_PHASE_SLOPE) 	///../ucode/register.h
+#define VPP2_HSC_REGION3_PHASE_SLOPE 0x1916 	///../ucode/register.h
+#define P_VPP2_HSC_REGION3_PHASE_SLOPE 		CBUS_REG_ADDR(VPP2_HSC_REGION3_PHASE_SLOPE) 	///../ucode/register.h
+#define VPP2_HSC_REGION4_PHASE_SLOPE 0x1917 	///../ucode/register.h
+#define P_VPP2_HSC_REGION4_PHASE_SLOPE 		CBUS_REG_ADDR(VPP2_HSC_REGION4_PHASE_SLOPE) 	///../ucode/register.h
+#define VPP2_HSC_PHASE_CTRL 0x1918 	///../ucode/register.h
+#define P_VPP2_HSC_PHASE_CTRL 		CBUS_REG_ADDR(VPP2_HSC_PHASE_CTRL) 	///../ucode/register.h
+#define VPP2_SC_MISC 0x1919 	///../ucode/register.h
+#define P_VPP2_SC_MISC 		CBUS_REG_ADDR(VPP2_SC_MISC) 	///../ucode/register.h
+#define VPP2_PREBLEND_VD1_H_START_END 0x191a 	///../ucode/register.h
+#define P_VPP2_PREBLEND_VD1_H_START_END 		CBUS_REG_ADDR(VPP2_PREBLEND_VD1_H_START_END) 	///../ucode/register.h
+#define VPP2_PREBLEND_VD1_V_START_END 0x191b 	///../ucode/register.h
+#define P_VPP2_PREBLEND_VD1_V_START_END 		CBUS_REG_ADDR(VPP2_PREBLEND_VD1_V_START_END) 	///../ucode/register.h
+#define VPP2_POSTBLEND_VD1_H_START_END 0x191c 	///../ucode/register.h
+#define P_VPP2_POSTBLEND_VD1_H_START_END 		CBUS_REG_ADDR(VPP2_POSTBLEND_VD1_H_START_END) 	///../ucode/register.h
+#define VPP2_POSTBLEND_VD1_V_START_END 0x191d 	///../ucode/register.h
+#define P_VPP2_POSTBLEND_VD1_V_START_END 		CBUS_REG_ADDR(VPP2_POSTBLEND_VD1_V_START_END) 	///../ucode/register.h
+#define VPP2_PREBLEND_H_SIZE 0x1920 	///../ucode/register.h
+#define P_VPP2_PREBLEND_H_SIZE 		CBUS_REG_ADDR(VPP2_PREBLEND_H_SIZE) 	///../ucode/register.h
+#define VPP2_POSTBLEND_H_SIZE 0x1921 	///../ucode/register.h
+#define P_VPP2_POSTBLEND_H_SIZE 		CBUS_REG_ADDR(VPP2_POSTBLEND_H_SIZE) 	///../ucode/register.h
+#define VPP2_HOLD_LINES 0x1922 	///../ucode/register.h
+#define P_VPP2_HOLD_LINES 		CBUS_REG_ADDR(VPP2_HOLD_LINES) 	///../ucode/register.h
+#define VPP2_BLEND_ONECOLOR_CTRL 0x1923 	///../ucode/register.h
+#define P_VPP2_BLEND_ONECOLOR_CTRL 		CBUS_REG_ADDR(VPP2_BLEND_ONECOLOR_CTRL) 	///../ucode/register.h
+#define VPP2_PREBLEND_CURRENT_XY 0x1924 	///../ucode/register.h
+#define P_VPP2_PREBLEND_CURRENT_XY 		CBUS_REG_ADDR(VPP2_PREBLEND_CURRENT_XY) 	///../ucode/register.h
+#define VPP2_POSTBLEND_CURRENT_XY 0x1925 	///../ucode/register.h
+#define P_VPP2_POSTBLEND_CURRENT_XY 		CBUS_REG_ADDR(VPP2_POSTBLEND_CURRENT_XY) 	///../ucode/register.h
+#define VPP2_MISC 0x1926 	///../ucode/register.h
+#define P_VPP2_MISC 		CBUS_REG_ADDR(VPP2_MISC) 	///../ucode/register.h
+#define VPP2_OFIFO_SIZE 0x1927 	///../ucode/register.h
+#define P_VPP2_OFIFO_SIZE 		CBUS_REG_ADDR(VPP2_OFIFO_SIZE) 	///../ucode/register.h
+#define VPP2_FIFO_STATUS 0x1928 	///../ucode/register.h
+#define P_VPP2_FIFO_STATUS 		CBUS_REG_ADDR(VPP2_FIFO_STATUS) 	///../ucode/register.h
+#define VPP2_SMOKE_CTRL 0x1929 	///../ucode/register.h
+#define P_VPP2_SMOKE_CTRL 		CBUS_REG_ADDR(VPP2_SMOKE_CTRL) 	///../ucode/register.h
+#define VPP2_SMOKE1_VAL 0x192a 	///../ucode/register.h
+#define P_VPP2_SMOKE1_VAL 		CBUS_REG_ADDR(VPP2_SMOKE1_VAL) 	///../ucode/register.h
+#define VPP2_SMOKE2_VAL 0x192b 	///../ucode/register.h
+#define P_VPP2_SMOKE2_VAL 		CBUS_REG_ADDR(VPP2_SMOKE2_VAL) 	///../ucode/register.h
+#define VPP2_SMOKE1_H_START_END 0x192d 	///../ucode/register.h
+#define P_VPP2_SMOKE1_H_START_END 		CBUS_REG_ADDR(VPP2_SMOKE1_H_START_END) 	///../ucode/register.h
+#define VPP2_SMOKE1_V_START_END 0x192e 	///../ucode/register.h
+#define P_VPP2_SMOKE1_V_START_END 		CBUS_REG_ADDR(VPP2_SMOKE1_V_START_END) 	///../ucode/register.h
+#define VPP2_SMOKE2_H_START_END 0x192f 	///../ucode/register.h
+#define P_VPP2_SMOKE2_H_START_END 		CBUS_REG_ADDR(VPP2_SMOKE2_H_START_END) 	///../ucode/register.h
+#define VPP2_SMOKE2_V_START_END 0x1930 	///../ucode/register.h
+#define P_VPP2_SMOKE2_V_START_END 		CBUS_REG_ADDR(VPP2_SMOKE2_V_START_END) 	///../ucode/register.h
+#define VPP2_SCO_FIFO_CTRL 0x1933 	///../ucode/register.h
+#define P_VPP2_SCO_FIFO_CTRL 		CBUS_REG_ADDR(VPP2_SCO_FIFO_CTRL) 	///../ucode/register.h
+#define VPP2_VADJ_CTRL 0x1940 	///../ucode/register.h
+#define P_VPP2_VADJ_CTRL 		CBUS_REG_ADDR(VPP2_VADJ_CTRL) 	///../ucode/register.h
+#define VPP2_VADJ1_Y 0x1941 	///../ucode/register.h
+#define P_VPP2_VADJ1_Y 		CBUS_REG_ADDR(VPP2_VADJ1_Y) 	///../ucode/register.h
+#define VPP2_VADJ1_MA_MB 0x1942 	///../ucode/register.h
+#define P_VPP2_VADJ1_MA_MB 		CBUS_REG_ADDR(VPP2_VADJ1_MA_MB) 	///../ucode/register.h
+#define VPP2_VADJ1_MC_MD 0x1943 	///../ucode/register.h
+#define P_VPP2_VADJ1_MC_MD 		CBUS_REG_ADDR(VPP2_VADJ1_MC_MD) 	///../ucode/register.h
+#define VPP2_VADJ2_Y 0x1944 	///../ucode/register.h
+#define P_VPP2_VADJ2_Y 		CBUS_REG_ADDR(VPP2_VADJ2_Y) 	///../ucode/register.h
+#define VPP2_VADJ2_MA_MB 0x1945 	///../ucode/register.h
+#define P_VPP2_VADJ2_MA_MB 		CBUS_REG_ADDR(VPP2_VADJ2_MA_MB) 	///../ucode/register.h
+#define VPP2_VADJ2_MC_MD 0x1946 	///../ucode/register.h
+#define P_VPP2_VADJ2_MC_MD 		CBUS_REG_ADDR(VPP2_VADJ2_MC_MD) 	///../ucode/register.h
+#define VPP2_HSHARP_CTRL 0x1950 	///../ucode/register.h
+#define P_VPP2_HSHARP_CTRL 		CBUS_REG_ADDR(VPP2_HSHARP_CTRL) 	///../ucode/register.h
+#define VPP2_HSHARP_LUMA_THRESH01 0x1951 	///../ucode/register.h
+#define P_VPP2_HSHARP_LUMA_THRESH01 		CBUS_REG_ADDR(VPP2_HSHARP_LUMA_THRESH01) 	///../ucode/register.h
+#define VPP2_HSHARP_LUMA_THRESH23 0x1952 	///../ucode/register.h
+#define P_VPP2_HSHARP_LUMA_THRESH23 		CBUS_REG_ADDR(VPP2_HSHARP_LUMA_THRESH23) 	///../ucode/register.h
+#define VPP2_HSHARP_CHROMA_THRESH01 0x1953 	///../ucode/register.h
+#define P_VPP2_HSHARP_CHROMA_THRESH01 		CBUS_REG_ADDR(VPP2_HSHARP_CHROMA_THRESH01) 	///../ucode/register.h
+#define VPP2_HSHARP_CHROMA_THRESH23 0x1954 	///../ucode/register.h
+#define P_VPP2_HSHARP_CHROMA_THRESH23 		CBUS_REG_ADDR(VPP2_HSHARP_CHROMA_THRESH23) 	///../ucode/register.h
+#define VPP2_HSHARP_LUMA_GAIN 0x1955 	///../ucode/register.h
+#define P_VPP2_HSHARP_LUMA_GAIN 		CBUS_REG_ADDR(VPP2_HSHARP_LUMA_GAIN) 	///../ucode/register.h
+#define VPP2_HSHARP_CHROMA_GAIN 0x1956 	///../ucode/register.h
+#define P_VPP2_HSHARP_CHROMA_GAIN 		CBUS_REG_ADDR(VPP2_HSHARP_CHROMA_GAIN) 	///../ucode/register.h
+#define VPP2_MATRIX_CTRL 0x195f 	///../ucode/register.h
+#define P_VPP2_MATRIX_CTRL 		CBUS_REG_ADDR(VPP2_MATRIX_CTRL) 	///../ucode/register.h
+#define VPP2_MATRIX_COEF00_01 0x1960 	///../ucode/register.h
+#define P_VPP2_MATRIX_COEF00_01 		CBUS_REG_ADDR(VPP2_MATRIX_COEF00_01) 	///../ucode/register.h
+#define VPP2_MATRIX_COEF02_10 0x1961 	///../ucode/register.h
+#define P_VPP2_MATRIX_COEF02_10 		CBUS_REG_ADDR(VPP2_MATRIX_COEF02_10) 	///../ucode/register.h
+#define VPP2_MATRIX_COEF11_12 0x1962 	///../ucode/register.h
+#define P_VPP2_MATRIX_COEF11_12 		CBUS_REG_ADDR(VPP2_MATRIX_COEF11_12) 	///../ucode/register.h
+#define VPP2_MATRIX_COEF20_21 0x1963 	///../ucode/register.h
+#define P_VPP2_MATRIX_COEF20_21 		CBUS_REG_ADDR(VPP2_MATRIX_COEF20_21) 	///../ucode/register.h
+#define VPP2_MATRIX_COEF22 0x1964 	///../ucode/register.h
+#define P_VPP2_MATRIX_COEF22 		CBUS_REG_ADDR(VPP2_MATRIX_COEF22) 	///../ucode/register.h
+#define VPP2_MATRIX_OFFSET0_1 0x1965 	///../ucode/register.h
+#define P_VPP2_MATRIX_OFFSET0_1 		CBUS_REG_ADDR(VPP2_MATRIX_OFFSET0_1) 	///../ucode/register.h
+#define VPP2_MATRIX_OFFSET2 0x1966 	///../ucode/register.h
+#define P_VPP2_MATRIX_OFFSET2 		CBUS_REG_ADDR(VPP2_MATRIX_OFFSET2) 	///../ucode/register.h
+#define VPP2_MATRIX_PRE_OFFSET0_1 0x1967 	///../ucode/register.h
+#define P_VPP2_MATRIX_PRE_OFFSET0_1 		CBUS_REG_ADDR(VPP2_MATRIX_PRE_OFFSET0_1) 	///../ucode/register.h
+#define VPP2_MATRIX_PRE_OFFSET2 0x1968 	///../ucode/register.h
+#define P_VPP2_MATRIX_PRE_OFFSET2 		CBUS_REG_ADDR(VPP2_MATRIX_PRE_OFFSET2) 	///../ucode/register.h
+#define VPP2_DUMMY_DATA1 0x1969 	///../ucode/register.h
+#define P_VPP2_DUMMY_DATA1 		CBUS_REG_ADDR(VPP2_DUMMY_DATA1) 	///../ucode/register.h
+#define VPP2_GAINOFF_CTRL0 0x196a 	///../ucode/register.h
+#define P_VPP2_GAINOFF_CTRL0 		CBUS_REG_ADDR(VPP2_GAINOFF_CTRL0) 	///../ucode/register.h
+#define VPP2_GAINOFF_CTRL1 0x196b 	///../ucode/register.h
+#define P_VPP2_GAINOFF_CTRL1 		CBUS_REG_ADDR(VPP2_GAINOFF_CTRL1) 	///../ucode/register.h
+#define VPP2_GAINOFF_CTRL2 0x196c 	///../ucode/register.h
+#define P_VPP2_GAINOFF_CTRL2 		CBUS_REG_ADDR(VPP2_GAINOFF_CTRL2) 	///../ucode/register.h
+#define VPP2_GAINOFF_CTRL3 0x196d 	///../ucode/register.h
+#define P_VPP2_GAINOFF_CTRL3 		CBUS_REG_ADDR(VPP2_GAINOFF_CTRL3) 	///../ucode/register.h
+#define VPP2_GAINOFF_CTRL4 0x196e 	///../ucode/register.h
+#define P_VPP2_GAINOFF_CTRL4 		CBUS_REG_ADDR(VPP2_GAINOFF_CTRL4) 	///../ucode/register.h
+#define VPP2_CHROMA_ADDR_PORT 0x1970 	///../ucode/register.h
+#define P_VPP2_CHROMA_ADDR_PORT 		CBUS_REG_ADDR(VPP2_CHROMA_ADDR_PORT) 	///../ucode/register.h
+#define VPP2_CHROMA_DATA_PORT 0x1971 	///../ucode/register.h
+#define P_VPP2_CHROMA_DATA_PORT 		CBUS_REG_ADDR(VPP2_CHROMA_DATA_PORT) 	///../ucode/register.h
+#define VPP2_GCLK_CTRL0 0x1972 	///../ucode/register.h
+#define P_VPP2_GCLK_CTRL0 		CBUS_REG_ADDR(VPP2_GCLK_CTRL0) 	///../ucode/register.h
+#define VPP2_GCLK_CTRL1 0x1973 	///../ucode/register.h
+#define P_VPP2_GCLK_CTRL1 		CBUS_REG_ADDR(VPP2_GCLK_CTRL1) 	///../ucode/register.h
+#define VPP2_SC_GCLK_CTRL 0x1974 	///../ucode/register.h
+#define P_VPP2_SC_GCLK_CTRL 		CBUS_REG_ADDR(VPP2_SC_GCLK_CTRL) 	///../ucode/register.h
+#define VPP2_BLACKEXT_CTRL 0x1980 	///../ucode/register.h
+#define P_VPP2_BLACKEXT_CTRL 		CBUS_REG_ADDR(VPP2_BLACKEXT_CTRL) 	///../ucode/register.h
+#define VPP2_DNLP_CTRL_00 0x1981 	///../ucode/register.h
+#define P_VPP2_DNLP_CTRL_00 		CBUS_REG_ADDR(VPP2_DNLP_CTRL_00) 	///../ucode/register.h
+#define VPP2_DNLP_CTRL_01 0x1982 	///../ucode/register.h
+#define P_VPP2_DNLP_CTRL_01 		CBUS_REG_ADDR(VPP2_DNLP_CTRL_01) 	///../ucode/register.h
+#define VPP2_DNLP_CTRL_02 0x1983 	///../ucode/register.h
+#define P_VPP2_DNLP_CTRL_02 		CBUS_REG_ADDR(VPP2_DNLP_CTRL_02) 	///../ucode/register.h
+#define VPP2_DNLP_CTRL_03 0x1984 	///../ucode/register.h
+#define P_VPP2_DNLP_CTRL_03 		CBUS_REG_ADDR(VPP2_DNLP_CTRL_03) 	///../ucode/register.h
+#define VPP2_DNLP_CTRL_04 0x1985 	///../ucode/register.h
+#define P_VPP2_DNLP_CTRL_04 		CBUS_REG_ADDR(VPP2_DNLP_CTRL_04) 	///../ucode/register.h
+#define VPP2_DNLP_CTRL_05 0x1986 	///../ucode/register.h
+#define P_VPP2_DNLP_CTRL_05 		CBUS_REG_ADDR(VPP2_DNLP_CTRL_05) 	///../ucode/register.h
+#define VPP2_DNLP_CTRL_06 0x1987 	///../ucode/register.h
+#define P_VPP2_DNLP_CTRL_06 		CBUS_REG_ADDR(VPP2_DNLP_CTRL_06) 	///../ucode/register.h
+#define VPP2_DNLP_CTRL_07 0x1988 	///../ucode/register.h
+#define P_VPP2_DNLP_CTRL_07 		CBUS_REG_ADDR(VPP2_DNLP_CTRL_07) 	///../ucode/register.h
+#define VPP2_DNLP_CTRL_08 0x1989 	///../ucode/register.h
+#define P_VPP2_DNLP_CTRL_08 		CBUS_REG_ADDR(VPP2_DNLP_CTRL_08) 	///../ucode/register.h
+#define VPP2_DNLP_CTRL_09 0x198a 	///../ucode/register.h
+#define P_VPP2_DNLP_CTRL_09 		CBUS_REG_ADDR(VPP2_DNLP_CTRL_09) 	///../ucode/register.h
+#define VPP2_DNLP_CTRL_10 0x198b 	///../ucode/register.h
+#define P_VPP2_DNLP_CTRL_10 		CBUS_REG_ADDR(VPP2_DNLP_CTRL_10) 	///../ucode/register.h
+#define VPP2_DNLP_CTRL_11 0x198c 	///../ucode/register.h
+#define P_VPP2_DNLP_CTRL_11 		CBUS_REG_ADDR(VPP2_DNLP_CTRL_11) 	///../ucode/register.h
+#define VPP2_DNLP_CTRL_12 0x198d 	///../ucode/register.h
+#define P_VPP2_DNLP_CTRL_12 		CBUS_REG_ADDR(VPP2_DNLP_CTRL_12) 	///../ucode/register.h
+#define VPP2_DNLP_CTRL_13 0x198e 	///../ucode/register.h
+#define P_VPP2_DNLP_CTRL_13 		CBUS_REG_ADDR(VPP2_DNLP_CTRL_13) 	///../ucode/register.h
+#define VPP2_DNLP_CTRL_14 0x198f 	///../ucode/register.h
+#define P_VPP2_DNLP_CTRL_14 		CBUS_REG_ADDR(VPP2_DNLP_CTRL_14) 	///../ucode/register.h
+#define VPP2_DNLP_CTRL_15 0x1990 	///../ucode/register.h
+#define P_VPP2_DNLP_CTRL_15 		CBUS_REG_ADDR(VPP2_DNLP_CTRL_15) 	///../ucode/register.h
+#define VPP2_PEAKING_HGAIN 0x1991 	///../ucode/register.h
+#define P_VPP2_PEAKING_HGAIN 		CBUS_REG_ADDR(VPP2_PEAKING_HGAIN) 	///../ucode/register.h
+#define VPP2_PEAKING_VGAIN 0x1992 	///../ucode/register.h
+#define P_VPP2_PEAKING_VGAIN 		CBUS_REG_ADDR(VPP2_PEAKING_VGAIN) 	///../ucode/register.h
+#define VPP2_PEAKING_NLP_1 0x1993 	///../ucode/register.h
+#define P_VPP2_PEAKING_NLP_1 		CBUS_REG_ADDR(VPP2_PEAKING_NLP_1) 	///../ucode/register.h
+#define VPP2_PEAKING_NLP_2 0x1994 	///../ucode/register.h
+#define P_VPP2_PEAKING_NLP_2 		CBUS_REG_ADDR(VPP2_PEAKING_NLP_2) 	///../ucode/register.h
+#define VPP2_PEAKING_NLP_3 0x1995 	///../ucode/register.h
+#define P_VPP2_PEAKING_NLP_3 		CBUS_REG_ADDR(VPP2_PEAKING_NLP_3) 	///../ucode/register.h
+#define VPP2_PEAKING_NLP_4 0x1996 	///../ucode/register.h
+#define P_VPP2_PEAKING_NLP_4 		CBUS_REG_ADDR(VPP2_PEAKING_NLP_4) 	///../ucode/register.h
+#define VPP2_PEAKING_NLP_5 0x1997 	///../ucode/register.h
+#define P_VPP2_PEAKING_NLP_5 		CBUS_REG_ADDR(VPP2_PEAKING_NLP_5) 	///../ucode/register.h
+#define VPP2_SHARP_LIMIT 0x1998 	///../ucode/register.h
+#define P_VPP2_SHARP_LIMIT 		CBUS_REG_ADDR(VPP2_SHARP_LIMIT) 	///../ucode/register.h
+#define VPP2_VLTI_CTRL 0x1999 	///../ucode/register.h
+#define P_VPP2_VLTI_CTRL 		CBUS_REG_ADDR(VPP2_VLTI_CTRL) 	///../ucode/register.h
+#define VPP2_HLTI_CTRL 0x199a 	///../ucode/register.h
+#define P_VPP2_HLTI_CTRL 		CBUS_REG_ADDR(VPP2_HLTI_CTRL) 	///../ucode/register.h
+#define VPP2_CTI_CTRL 0x199b 	///../ucode/register.h
+#define P_VPP2_CTI_CTRL 		CBUS_REG_ADDR(VPP2_CTI_CTRL) 	///../ucode/register.h
+#define VPP2_BLUE_STRETCH_1 0x199c 	///../ucode/register.h
+#define P_VPP2_BLUE_STRETCH_1 		CBUS_REG_ADDR(VPP2_BLUE_STRETCH_1) 	///../ucode/register.h
+#define VPP2_BLUE_STRETCH_2 0x199d 	///../ucode/register.h
+#define P_VPP2_BLUE_STRETCH_2 		CBUS_REG_ADDR(VPP2_BLUE_STRETCH_2) 	///../ucode/register.h
+#define VPP2_BLUE_STRETCH_3 0x199e 	///../ucode/register.h
+#define P_VPP2_BLUE_STRETCH_3 		CBUS_REG_ADDR(VPP2_BLUE_STRETCH_3) 	///../ucode/register.h
+#define VPP2_CCORING_CTRL 0x19a0 	///../ucode/register.h
+#define P_VPP2_CCORING_CTRL 		CBUS_REG_ADDR(VPP2_CCORING_CTRL) 	///../ucode/register.h
+#define VPP2_VE_ENABLE_CTRL 0x19a1 	///../ucode/register.h
+#define P_VPP2_VE_ENABLE_CTRL 		CBUS_REG_ADDR(VPP2_VE_ENABLE_CTRL) 	///../ucode/register.h
+#define VPP2_VE_DEMO_LEFT_TOP_SCREEN_WIDTH 0x19a2 	///../ucode/register.h
+#define P_VPP2_VE_DEMO_LEFT_TOP_SCREEN_WIDTH 		CBUS_REG_ADDR(VPP2_VE_DEMO_LEFT_TOP_SCREEN_WIDTH) 	///../ucode/register.h
+#define VPP2_VE_DEMO_CENTER_BAR 0x19a3 	///../ucode/register.h
+#define P_VPP2_VE_DEMO_CENTER_BAR 		CBUS_REG_ADDR(VPP2_VE_DEMO_CENTER_BAR) 	///../ucode/register.h
+#define VPP2_VDO_MEAS_CTRL 0x19a8 	///../ucode/register.h
+#define P_VPP2_VDO_MEAS_CTRL 		CBUS_REG_ADDR(VPP2_VDO_MEAS_CTRL) 	///../ucode/register.h
+#define VPP2_VDO_MEAS_VS_COUNT_HI 0x19a9 	///../ucode/register.h
+#define P_VPP2_VDO_MEAS_VS_COUNT_HI 		CBUS_REG_ADDR(VPP2_VDO_MEAS_VS_COUNT_HI) 	///../ucode/register.h
+#define VPP2_VDO_MEAS_VS_COUNT_LO 0x19aa 	///../ucode/register.h
+#define P_VPP2_VDO_MEAS_VS_COUNT_LO 		CBUS_REG_ADDR(VPP2_VDO_MEAS_VS_COUNT_LO) 	///../ucode/register.h
+#define GE2D_GEN_CTRL0 0x18a0 	///../ucode/register.h
+#define P_GE2D_GEN_CTRL0 		CBUS_REG_ADDR(GE2D_GEN_CTRL0) 	///../ucode/register.h
+#define GE2D_GEN_CTRL1 0x18a1 	///../ucode/register.h
+#define P_GE2D_GEN_CTRL1 		CBUS_REG_ADDR(GE2D_GEN_CTRL1) 	///../ucode/register.h
+#define GE2D_GEN_CTRL2 0x18a2 	///../ucode/register.h
+#define P_GE2D_GEN_CTRL2 		CBUS_REG_ADDR(GE2D_GEN_CTRL2) 	///../ucode/register.h
+#define GE2D_CMD_CTRL 0x18a3 	///../ucode/register.h
+#define P_GE2D_CMD_CTRL 		CBUS_REG_ADDR(GE2D_CMD_CTRL) 	///../ucode/register.h
+#define GE2D_STATUS0 0x18a4 	///../ucode/register.h
+#define P_GE2D_STATUS0 		CBUS_REG_ADDR(GE2D_STATUS0) 	///../ucode/register.h
+#define GE2D_STATUS1 0x18a5 	///../ucode/register.h
+#define P_GE2D_STATUS1 		CBUS_REG_ADDR(GE2D_STATUS1) 	///../ucode/register.h
+#define GE2D_SRC1_DEF_COLOR 0x18a6 	///../ucode/register.h
+#define P_GE2D_SRC1_DEF_COLOR 		CBUS_REG_ADDR(GE2D_SRC1_DEF_COLOR) 	///../ucode/register.h
+#define GE2D_SRC1_CLIPX_START_END 0x18a7 	///../ucode/register.h
+#define P_GE2D_SRC1_CLIPX_START_END 		CBUS_REG_ADDR(GE2D_SRC1_CLIPX_START_END) 	///../ucode/register.h
+#define GE2D_SRC1_CLIPY_START_END 0x18a8 	///../ucode/register.h
+#define P_GE2D_SRC1_CLIPY_START_END 		CBUS_REG_ADDR(GE2D_SRC1_CLIPY_START_END) 	///../ucode/register.h
+#define GE2D_SRC1_CANVAS 0x18a9 	///../ucode/register.h
+#define P_GE2D_SRC1_CANVAS 		CBUS_REG_ADDR(GE2D_SRC1_CANVAS) 	///../ucode/register.h
+#define GE2D_SRC1_X_START_END 0x18aa 	///../ucode/register.h
+#define P_GE2D_SRC1_X_START_END 		CBUS_REG_ADDR(GE2D_SRC1_X_START_END) 	///../ucode/register.h
+#define GE2D_SRC1_Y_START_END 0x18ab 	///../ucode/register.h
+#define P_GE2D_SRC1_Y_START_END 		CBUS_REG_ADDR(GE2D_SRC1_Y_START_END) 	///../ucode/register.h
+#define GE2D_SRC1_LUT_ADDR 0x18ac 	///../ucode/register.h
+#define P_GE2D_SRC1_LUT_ADDR 		CBUS_REG_ADDR(GE2D_SRC1_LUT_ADDR) 	///../ucode/register.h
+#define GE2D_SRC1_LUT_DAT 0x18ad 	///../ucode/register.h
+#define P_GE2D_SRC1_LUT_DAT 		CBUS_REG_ADDR(GE2D_SRC1_LUT_DAT) 	///../ucode/register.h
+#define GE2D_SRC1_FMT_CTRL 0x18ae 	///../ucode/register.h
+#define P_GE2D_SRC1_FMT_CTRL 		CBUS_REG_ADDR(GE2D_SRC1_FMT_CTRL) 	///../ucode/register.h
+#define GE2D_SRC2_DEF_COLOR 0x18af 	///../ucode/register.h
+#define P_GE2D_SRC2_DEF_COLOR 		CBUS_REG_ADDR(GE2D_SRC2_DEF_COLOR) 	///../ucode/register.h
+#define GE2D_SRC2_CLIPX_START_END 0x18b0 	///../ucode/register.h
+#define P_GE2D_SRC2_CLIPX_START_END 		CBUS_REG_ADDR(GE2D_SRC2_CLIPX_START_END) 	///../ucode/register.h
+#define GE2D_SRC2_CLIPY_START_END 0x18b1 	///../ucode/register.h
+#define P_GE2D_SRC2_CLIPY_START_END 		CBUS_REG_ADDR(GE2D_SRC2_CLIPY_START_END) 	///../ucode/register.h
+#define GE2D_SRC2_X_START_END 0x18b2 	///../ucode/register.h
+#define P_GE2D_SRC2_X_START_END 		CBUS_REG_ADDR(GE2D_SRC2_X_START_END) 	///../ucode/register.h
+#define GE2D_SRC2_Y_START_END 0x18b3 	///../ucode/register.h
+#define P_GE2D_SRC2_Y_START_END 		CBUS_REG_ADDR(GE2D_SRC2_Y_START_END) 	///../ucode/register.h
+#define GE2D_DST_CLIPX_START_END 0x18b4 	///../ucode/register.h
+#define P_GE2D_DST_CLIPX_START_END 		CBUS_REG_ADDR(GE2D_DST_CLIPX_START_END) 	///../ucode/register.h
+#define GE2D_DST_CLIPY_START_END 0x18b5 	///../ucode/register.h
+#define P_GE2D_DST_CLIPY_START_END 		CBUS_REG_ADDR(GE2D_DST_CLIPY_START_END) 	///../ucode/register.h
+#define GE2D_DST_X_START_END 0x18b6 	///../ucode/register.h
+#define P_GE2D_DST_X_START_END 		CBUS_REG_ADDR(GE2D_DST_X_START_END) 	///../ucode/register.h
+#define GE2D_DST_Y_START_END 0x18b7 	///../ucode/register.h
+#define P_GE2D_DST_Y_START_END 		CBUS_REG_ADDR(GE2D_DST_Y_START_END) 	///../ucode/register.h
+#define GE2D_SRC2_DST_CANVAS 0x18b8 	///../ucode/register.h
+#define P_GE2D_SRC2_DST_CANVAS 		CBUS_REG_ADDR(GE2D_SRC2_DST_CANVAS) 	///../ucode/register.h
+#define GE2D_VSC_START_PHASE_STEP 0x18b9 	///../ucode/register.h
+#define P_GE2D_VSC_START_PHASE_STEP 		CBUS_REG_ADDR(GE2D_VSC_START_PHASE_STEP) 	///../ucode/register.h
+#define GE2D_VSC_PHASE_SLOPE 0x18ba 	///../ucode/register.h
+#define P_GE2D_VSC_PHASE_SLOPE 		CBUS_REG_ADDR(GE2D_VSC_PHASE_SLOPE) 	///../ucode/register.h
+#define GE2D_VSC_INI_CTRL 0x18bb 	///../ucode/register.h
+#define P_GE2D_VSC_INI_CTRL 		CBUS_REG_ADDR(GE2D_VSC_INI_CTRL) 	///../ucode/register.h
+#define GE2D_HSC_START_PHASE_STEP 0x18bc 	///../ucode/register.h
+#define P_GE2D_HSC_START_PHASE_STEP 		CBUS_REG_ADDR(GE2D_HSC_START_PHASE_STEP) 	///../ucode/register.h
+#define GE2D_HSC_PHASE_SLOPE 0x18bd 	///../ucode/register.h
+#define P_GE2D_HSC_PHASE_SLOPE 		CBUS_REG_ADDR(GE2D_HSC_PHASE_SLOPE) 	///../ucode/register.h
+#define GE2D_HSC_INI_CTRL 0x18be 	///../ucode/register.h
+#define P_GE2D_HSC_INI_CTRL 		CBUS_REG_ADDR(GE2D_HSC_INI_CTRL) 	///../ucode/register.h
+#define GE2D_HSC_ADV_CTRL 0x18bf 	///../ucode/register.h
+#define P_GE2D_HSC_ADV_CTRL 		CBUS_REG_ADDR(GE2D_HSC_ADV_CTRL) 	///../ucode/register.h
+#define GE2D_SC_MISC_CTRL 0x18c0 	///../ucode/register.h
+#define P_GE2D_SC_MISC_CTRL 		CBUS_REG_ADDR(GE2D_SC_MISC_CTRL) 	///../ucode/register.h
+#define GE2D_VSC_NRND_POINT 0x18c1 	///../ucode/register.h
+#define P_GE2D_VSC_NRND_POINT 		CBUS_REG_ADDR(GE2D_VSC_NRND_POINT) 	///../ucode/register.h
+#define GE2D_VSC_NRND_PHASE 0x18c2 	///../ucode/register.h
+#define P_GE2D_VSC_NRND_PHASE 		CBUS_REG_ADDR(GE2D_VSC_NRND_PHASE) 	///../ucode/register.h
+#define GE2D_HSC_NRND_POINT 0x18c3 	///../ucode/register.h
+#define P_GE2D_HSC_NRND_POINT 		CBUS_REG_ADDR(GE2D_HSC_NRND_POINT) 	///../ucode/register.h
+#define GE2D_HSC_NRND_PHASE 0x18c4 	///../ucode/register.h
+#define P_GE2D_HSC_NRND_PHASE 		CBUS_REG_ADDR(GE2D_HSC_NRND_PHASE) 	///../ucode/register.h
+#define GE2D_MATRIX_PRE_OFFSET 0x18c5 	///../ucode/register.h
+#define P_GE2D_MATRIX_PRE_OFFSET 		CBUS_REG_ADDR(GE2D_MATRIX_PRE_OFFSET) 	///../ucode/register.h
+#define GE2D_MATRIX_COEF00_01 0x18c6 	///../ucode/register.h
+#define P_GE2D_MATRIX_COEF00_01 		CBUS_REG_ADDR(GE2D_MATRIX_COEF00_01) 	///../ucode/register.h
+#define GE2D_MATRIX_COEF02_10 0x18c7 	///../ucode/register.h
+#define P_GE2D_MATRIX_COEF02_10 		CBUS_REG_ADDR(GE2D_MATRIX_COEF02_10) 	///../ucode/register.h
+#define GE2D_MATRIX_COEF11_12 0x18c8 	///../ucode/register.h
+#define P_GE2D_MATRIX_COEF11_12 		CBUS_REG_ADDR(GE2D_MATRIX_COEF11_12) 	///../ucode/register.h
+#define GE2D_MATRIX_COEF20_21 0x18c9 	///../ucode/register.h
+#define P_GE2D_MATRIX_COEF20_21 		CBUS_REG_ADDR(GE2D_MATRIX_COEF20_21) 	///../ucode/register.h
+#define GE2D_MATRIX_COEF22_CTRL 0x18ca 	///../ucode/register.h
+#define P_GE2D_MATRIX_COEF22_CTRL 		CBUS_REG_ADDR(GE2D_MATRIX_COEF22_CTRL) 	///../ucode/register.h
+#define GE2D_MATRIX_OFFSET 0x18cb 	///../ucode/register.h
+#define P_GE2D_MATRIX_OFFSET 		CBUS_REG_ADDR(GE2D_MATRIX_OFFSET) 	///../ucode/register.h
+#define GE2D_ALU_OP_CTRL 0x18cc 	///../ucode/register.h
+#define P_GE2D_ALU_OP_CTRL 		CBUS_REG_ADDR(GE2D_ALU_OP_CTRL) 	///../ucode/register.h
+#define GE2D_ALU_CONST_COLOR 0x18cd 	///../ucode/register.h
+#define P_GE2D_ALU_CONST_COLOR 		CBUS_REG_ADDR(GE2D_ALU_CONST_COLOR) 	///../ucode/register.h
+#define GE2D_SRC1_KEY 0x18ce 	///../ucode/register.h
+#define P_GE2D_SRC1_KEY 		CBUS_REG_ADDR(GE2D_SRC1_KEY) 	///../ucode/register.h
+#define GE2D_SRC1_KEY_MASK 0x18cf 	///../ucode/register.h
+#define P_GE2D_SRC1_KEY_MASK 		CBUS_REG_ADDR(GE2D_SRC1_KEY_MASK) 	///../ucode/register.h
+#define GE2D_SRC2_KEY 0x18d0 	///../ucode/register.h
+#define P_GE2D_SRC2_KEY 		CBUS_REG_ADDR(GE2D_SRC2_KEY) 	///../ucode/register.h
+#define GE2D_SRC2_KEY_MASK 0x18d1 	///../ucode/register.h
+#define P_GE2D_SRC2_KEY_MASK 		CBUS_REG_ADDR(GE2D_SRC2_KEY_MASK) 	///../ucode/register.h
+#define GE2D_DST_BITMASK 0x18d2 	///../ucode/register.h
+#define P_GE2D_DST_BITMASK 		CBUS_REG_ADDR(GE2D_DST_BITMASK) 	///../ucode/register.h
+#define GE2D_DP_ONOFF_CTRL 0x18d3 	///../ucode/register.h
+#define P_GE2D_DP_ONOFF_CTRL 		CBUS_REG_ADDR(GE2D_DP_ONOFF_CTRL) 	///../ucode/register.h
+#define GE2D_SCALE_COEF_IDX 0x18d4 	///../ucode/register.h
+#define P_GE2D_SCALE_COEF_IDX 		CBUS_REG_ADDR(GE2D_SCALE_COEF_IDX) 	///../ucode/register.h
+#define GE2D_SCALE_COEF 0x18d5 	///../ucode/register.h
+#define P_GE2D_SCALE_COEF 		CBUS_REG_ADDR(GE2D_SCALE_COEF) 	///../ucode/register.h
+#define GE2D_SRC_OUTSIDE_ALPHA 0x18d6 	///../ucode/register.h
+#define P_GE2D_SRC_OUTSIDE_ALPHA 		CBUS_REG_ADDR(GE2D_SRC_OUTSIDE_ALPHA) 	///../ucode/register.h
+#define GE2D_ANTIFLICK_CTRL0 0x18d8 	///../ucode/register.h
+#define P_GE2D_ANTIFLICK_CTRL0 		CBUS_REG_ADDR(GE2D_ANTIFLICK_CTRL0) 	///../ucode/register.h
+#define GE2D_ANTIFLICK_CTRL1 0x18d9 	///../ucode/register.h
+#define P_GE2D_ANTIFLICK_CTRL1 		CBUS_REG_ADDR(GE2D_ANTIFLICK_CTRL1) 	///../ucode/register.h
+#define GE2D_ANTIFLICK_COLOR_FILT0 0x18da 	///../ucode/register.h
+#define P_GE2D_ANTIFLICK_COLOR_FILT0 		CBUS_REG_ADDR(GE2D_ANTIFLICK_COLOR_FILT0) 	///../ucode/register.h
+#define GE2D_ANTIFLICK_COLOR_FILT1 0x18db 	///../ucode/register.h
+#define P_GE2D_ANTIFLICK_COLOR_FILT1 		CBUS_REG_ADDR(GE2D_ANTIFLICK_COLOR_FILT1) 	///../ucode/register.h
+#define GE2D_ANTIFLICK_COLOR_FILT2 0x18dc 	///../ucode/register.h
+#define P_GE2D_ANTIFLICK_COLOR_FILT2 		CBUS_REG_ADDR(GE2D_ANTIFLICK_COLOR_FILT2) 	///../ucode/register.h
+#define GE2D_ANTIFLICK_COLOR_FILT3 0x18dd 	///../ucode/register.h
+#define P_GE2D_ANTIFLICK_COLOR_FILT3 		CBUS_REG_ADDR(GE2D_ANTIFLICK_COLOR_FILT3) 	///../ucode/register.h
+#define GE2D_ANTIFLICK_ALPHA_FILT0 0x18de 	///../ucode/register.h
+#define P_GE2D_ANTIFLICK_ALPHA_FILT0 		CBUS_REG_ADDR(GE2D_ANTIFLICK_ALPHA_FILT0) 	///../ucode/register.h
+#define GE2D_ANTIFLICK_ALPHA_FILT1 0x18df 	///../ucode/register.h
+#define P_GE2D_ANTIFLICK_ALPHA_FILT1 		CBUS_REG_ADDR(GE2D_ANTIFLICK_ALPHA_FILT1) 	///../ucode/register.h
+#define GE2D_ANTIFLICK_ALPHA_FILT2 0x18e0 	///../ucode/register.h
+#define P_GE2D_ANTIFLICK_ALPHA_FILT2 		CBUS_REG_ADDR(GE2D_ANTIFLICK_ALPHA_FILT2) 	///../ucode/register.h
+#define GE2D_ANTIFLICK_ALPHA_FILT3 0x18e1 	///../ucode/register.h
+#define P_GE2D_ANTIFLICK_ALPHA_FILT3 		CBUS_REG_ADDR(GE2D_ANTIFLICK_ALPHA_FILT3) 	///../ucode/register.h
+#define GE2D_SRC1_RANGE_MAP_Y_CTRL 0x18e3 	///../ucode/register.h
+#define P_GE2D_SRC1_RANGE_MAP_Y_CTRL 		CBUS_REG_ADDR(GE2D_SRC1_RANGE_MAP_Y_CTRL) 	///../ucode/register.h
+#define GE2D_SRC1_RANGE_MAP_CB_CTRL 0x18e4 	///../ucode/register.h
+#define P_GE2D_SRC1_RANGE_MAP_CB_CTRL 		CBUS_REG_ADDR(GE2D_SRC1_RANGE_MAP_CB_CTRL) 	///../ucode/register.h
+#define GE2D_SRC1_RANGE_MAP_CR_CTRL 0x18e5 	///../ucode/register.h
+#define P_GE2D_SRC1_RANGE_MAP_CR_CTRL 		CBUS_REG_ADDR(GE2D_SRC1_RANGE_MAP_CR_CTRL) 	///../ucode/register.h
+#define GE2D_ARB_BURST_NUM 0x18e6 	///../ucode/register.h
+#define P_GE2D_ARB_BURST_NUM 		CBUS_REG_ADDR(GE2D_ARB_BURST_NUM) 	///../ucode/register.h
+#define GE2D_TID_TOKEN 0x18e7 	///../ucode/register.h
+#define P_GE2D_TID_TOKEN 		CBUS_REG_ADDR(GE2D_TID_TOKEN) 	///../ucode/register.h
+#define GE2D_GEN_CTRL3 0x18e8 	///../ucode/register.h
+#define P_GE2D_GEN_CTRL3 		CBUS_REG_ADDR(GE2D_GEN_CTRL3) 	///../ucode/register.h
+#define GE2D_STATUS2 0x18e9 	///../ucode/register.h
+#define P_GE2D_STATUS2 		CBUS_REG_ADDR(GE2D_STATUS2) 	///../ucode/register.h
+#define CSI2_CLK_RESET 0x2a00 	///../ucode/register.h
+#define P_CSI2_CLK_RESET 		CBUS_REG_ADDR(CSI2_CLK_RESET) 	///../ucode/register.h
+#define CSI2_GEN_CTRL0 0x2a01 	///../ucode/register.h
+#define P_CSI2_GEN_CTRL0 		CBUS_REG_ADDR(CSI2_GEN_CTRL0) 	///../ucode/register.h
+#define CSI2_FORCE_PIC_SIZE 0x2a02 	///../ucode/register.h
+#define P_CSI2_FORCE_PIC_SIZE 		CBUS_REG_ADDR(CSI2_FORCE_PIC_SIZE) 	///../ucode/register.h
+#define CSI2_DDR_START_ADDR 0x2a03 	///../ucode/register.h
+#define P_CSI2_DDR_START_ADDR 		CBUS_REG_ADDR(CSI2_DDR_START_ADDR) 	///../ucode/register.h
+#define CSI2_DDR_END_ADDR 0x2a04 	///../ucode/register.h
+#define P_CSI2_DDR_END_ADDR 		CBUS_REG_ADDR(CSI2_DDR_END_ADDR) 	///../ucode/register.h
+#define CSI2_INTERRUPT_CTRL_STAT 0x2a05 	///../ucode/register.h
+#define P_CSI2_INTERRUPT_CTRL_STAT 		CBUS_REG_ADDR(CSI2_INTERRUPT_CTRL_STAT) 	///../ucode/register.h
+#define CSI2_PIC_SIZE_STAT 0x2a06 	///../ucode/register.h
+#define P_CSI2_PIC_SIZE_STAT 		CBUS_REG_ADDR(CSI2_PIC_SIZE_STAT) 	///../ucode/register.h
+#define CSI2_GEN_STAT0 0x2a07 	///../ucode/register.h
+#define P_CSI2_GEN_STAT0 		CBUS_REG_ADDR(CSI2_GEN_STAT0) 	///../ucode/register.h
+#define CSI2_DDR_WRPT_STAT 0x2a08 	///../ucode/register.h
+#define P_CSI2_DDR_WRPT_STAT 		CBUS_REG_ADDR(CSI2_DDR_WRPT_STAT) 	///../ucode/register.h
+#define CSI2_FS_EMBED_DDR_START 0x2a09 	///../ucode/register.h
+#define P_CSI2_FS_EMBED_DDR_START 		CBUS_REG_ADDR(CSI2_FS_EMBED_DDR_START) 	///../ucode/register.h
+#define CSI2_FS_EMBED_DDR_END 0x2a0a 	///../ucode/register.h
+#define P_CSI2_FS_EMBED_DDR_END 		CBUS_REG_ADDR(CSI2_FS_EMBED_DDR_END) 	///../ucode/register.h
+#define CSI2_FE_EMBED_DDR_START 0x2a0b 	///../ucode/register.h
+#define P_CSI2_FE_EMBED_DDR_START 		CBUS_REG_ADDR(CSI2_FE_EMBED_DDR_START) 	///../ucode/register.h
+#define CSI2_FE_EMBED_DDR_END 0x2a0c 	///../ucode/register.h
+#define P_CSI2_FE_EMBED_DDR_END 		CBUS_REG_ADDR(CSI2_FE_EMBED_DDR_END) 	///../ucode/register.h
+#define CSI2_MEM_PIXEL_BYTE_CNT 0x2a0d 	///../ucode/register.h
+#define P_CSI2_MEM_PIXEL_BYTE_CNT 		CBUS_REG_ADDR(CSI2_MEM_PIXEL_BYTE_CNT) 	///../ucode/register.h
+#define CSI2_MEM_PIXEL_LINE_CNT 0x2a0e 	///../ucode/register.h
+#define P_CSI2_MEM_PIXEL_LINE_CNT 		CBUS_REG_ADDR(CSI2_MEM_PIXEL_LINE_CNT) 	///../ucode/register.h
+#define CSI2_PIXEL_DDR_START 0x2a0f 	///../ucode/register.h
+#define P_CSI2_PIXEL_DDR_START 		CBUS_REG_ADDR(CSI2_PIXEL_DDR_START) 	///../ucode/register.h
+#define CSI2_PIXEL_DDR_END 0x2a10 	///../ucode/register.h
+#define P_CSI2_PIXEL_DDR_END 		CBUS_REG_ADDR(CSI2_PIXEL_DDR_END) 	///../ucode/register.h
+#define CSI2_USER_DDR_START 0x2a11 	///../ucode/register.h
+#define P_CSI2_USER_DDR_START 		CBUS_REG_ADDR(CSI2_USER_DDR_START) 	///../ucode/register.h
+#define CSI2_USER_DDR_END 0x2a12 	///../ucode/register.h
+#define P_CSI2_USER_DDR_END 		CBUS_REG_ADDR(CSI2_USER_DDR_END) 	///../ucode/register.h
+#define CSI2_DATA_TYPE_IN_MEM 0x2a13 	///../ucode/register.h
+#define P_CSI2_DATA_TYPE_IN_MEM 		CBUS_REG_ADDR(CSI2_DATA_TYPE_IN_MEM) 	///../ucode/register.h
+#define CSI2_ERR_STAT0 0x2a14 	///../ucode/register.h
+#define P_CSI2_ERR_STAT0 		CBUS_REG_ADDR(CSI2_ERR_STAT0) 	///../ucode/register.h
+#define VIU_ADDR_START 0x1a00 	///../ucode/register.h
+#define P_VIU_ADDR_START 		CBUS_REG_ADDR(VIU_ADDR_START) 	///../ucode/register.h
+#define VIU_ADDR_END 0x1aff 	///../ucode/register.h
+#define P_VIU_ADDR_END 		CBUS_REG_ADDR(VIU_ADDR_END) 	///../ucode/register.h
+#define TRACE_REG 0x1a08 	///../ucode/register.h
+#define P_TRACE_REG 		CBUS_REG_ADDR(TRACE_REG) 	///../ucode/register.h
+#define VIU_SW_RESET 0x1a01 	///../ucode/register.h
+#define P_VIU_SW_RESET 		CBUS_REG_ADDR(VIU_SW_RESET) 	///../ucode/register.h
+#define VIU_OSD1_CTRL_STAT 0x1a10 	///../ucode/register.h
+#define P_VIU_OSD1_CTRL_STAT 		CBUS_REG_ADDR(VIU_OSD1_CTRL_STAT) 	///../ucode/register.h
+#define VIU_OSD1_CTRL_STAT2 0x1a2d 	///../ucode/register.h
+#define P_VIU_OSD1_CTRL_STAT2 		CBUS_REG_ADDR(VIU_OSD1_CTRL_STAT2) 	///../ucode/register.h
+#define VIU_OSD1_COLOR_ADDR 0x1a11 	///../ucode/register.h
+#define P_VIU_OSD1_COLOR_ADDR 		CBUS_REG_ADDR(VIU_OSD1_COLOR_ADDR) 	///../ucode/register.h
+#define VIU_OSD1_COLOR 0x1a12 	///../ucode/register.h
+#define P_VIU_OSD1_COLOR 		CBUS_REG_ADDR(VIU_OSD1_COLOR) 	///../ucode/register.h
+#define VIU_OSD1_TCOLOR_AG0 0x1a17 	///../ucode/register.h
+#define P_VIU_OSD1_TCOLOR_AG0 		CBUS_REG_ADDR(VIU_OSD1_TCOLOR_AG0) 	///../ucode/register.h
+#define VIU_OSD1_TCOLOR_AG1 0x1a18 	///../ucode/register.h
+#define P_VIU_OSD1_TCOLOR_AG1 		CBUS_REG_ADDR(VIU_OSD1_TCOLOR_AG1) 	///../ucode/register.h
+#define VIU_OSD1_TCOLOR_AG2 0x1a19 	///../ucode/register.h
+#define P_VIU_OSD1_TCOLOR_AG2 		CBUS_REG_ADDR(VIU_OSD1_TCOLOR_AG2) 	///../ucode/register.h
+#define VIU_OSD1_TCOLOR_AG3 0x1a1a 	///../ucode/register.h
+#define P_VIU_OSD1_TCOLOR_AG3 		CBUS_REG_ADDR(VIU_OSD1_TCOLOR_AG3) 	///../ucode/register.h
+#define VIU_OSD1_BLK0_CFG_W0 0x1a1b 	///../ucode/register.h
+#define P_VIU_OSD1_BLK0_CFG_W0 		CBUS_REG_ADDR(VIU_OSD1_BLK0_CFG_W0) 	///../ucode/register.h
+#define VIU_OSD1_BLK1_CFG_W0 0x1a1f 	///../ucode/register.h
+#define P_VIU_OSD1_BLK1_CFG_W0 		CBUS_REG_ADDR(VIU_OSD1_BLK1_CFG_W0) 	///../ucode/register.h
+#define VIU_OSD1_BLK2_CFG_W0 0x1a23 	///../ucode/register.h
+#define P_VIU_OSD1_BLK2_CFG_W0 		CBUS_REG_ADDR(VIU_OSD1_BLK2_CFG_W0) 	///../ucode/register.h
+#define VIU_OSD1_BLK3_CFG_W0 0x1a27 	///../ucode/register.h
+#define P_VIU_OSD1_BLK3_CFG_W0 		CBUS_REG_ADDR(VIU_OSD1_BLK3_CFG_W0) 	///../ucode/register.h
+#define VIU_OSD1_BLK0_CFG_W1 0x1a1c 	///../ucode/register.h
+#define P_VIU_OSD1_BLK0_CFG_W1 		CBUS_REG_ADDR(VIU_OSD1_BLK0_CFG_W1) 	///../ucode/register.h
+#define VIU_OSD1_BLK1_CFG_W1 0x1a20 	///../ucode/register.h
+#define P_VIU_OSD1_BLK1_CFG_W1 		CBUS_REG_ADDR(VIU_OSD1_BLK1_CFG_W1) 	///../ucode/register.h
+#define VIU_OSD1_BLK2_CFG_W1 0x1a24 	///../ucode/register.h
+#define P_VIU_OSD1_BLK2_CFG_W1 		CBUS_REG_ADDR(VIU_OSD1_BLK2_CFG_W1) 	///../ucode/register.h
+#define VIU_OSD1_BLK3_CFG_W1 0x1a28 	///../ucode/register.h
+#define P_VIU_OSD1_BLK3_CFG_W1 		CBUS_REG_ADDR(VIU_OSD1_BLK3_CFG_W1) 	///../ucode/register.h
+#define VIU_OSD1_BLK0_CFG_W2 0x1a1d 	///../ucode/register.h
+#define P_VIU_OSD1_BLK0_CFG_W2 		CBUS_REG_ADDR(VIU_OSD1_BLK0_CFG_W2) 	///../ucode/register.h
+#define VIU_OSD1_BLK1_CFG_W2 0x1a21 	///../ucode/register.h
+#define P_VIU_OSD1_BLK1_CFG_W2 		CBUS_REG_ADDR(VIU_OSD1_BLK1_CFG_W2) 	///../ucode/register.h
+#define VIU_OSD1_BLK2_CFG_W2 0x1a25 	///../ucode/register.h
+#define P_VIU_OSD1_BLK2_CFG_W2 		CBUS_REG_ADDR(VIU_OSD1_BLK2_CFG_W2) 	///../ucode/register.h
+#define VIU_OSD1_BLK3_CFG_W2 0x1a29 	///../ucode/register.h
+#define P_VIU_OSD1_BLK3_CFG_W2 		CBUS_REG_ADDR(VIU_OSD1_BLK3_CFG_W2) 	///../ucode/register.h
+#define VIU_OSD1_BLK0_CFG_W3 0x1a1e 	///../ucode/register.h
+#define P_VIU_OSD1_BLK0_CFG_W3 		CBUS_REG_ADDR(VIU_OSD1_BLK0_CFG_W3) 	///../ucode/register.h
+#define VIU_OSD1_BLK1_CFG_W3 0x1a22 	///../ucode/register.h
+#define P_VIU_OSD1_BLK1_CFG_W3 		CBUS_REG_ADDR(VIU_OSD1_BLK1_CFG_W3) 	///../ucode/register.h
+#define VIU_OSD1_BLK2_CFG_W3 0x1a26 	///../ucode/register.h
+#define P_VIU_OSD1_BLK2_CFG_W3 		CBUS_REG_ADDR(VIU_OSD1_BLK2_CFG_W3) 	///../ucode/register.h
+#define VIU_OSD1_BLK3_CFG_W3 0x1a2a 	///../ucode/register.h
+#define P_VIU_OSD1_BLK3_CFG_W3 		CBUS_REG_ADDR(VIU_OSD1_BLK3_CFG_W3) 	///../ucode/register.h
+#define VIU_OSD1_BLK0_CFG_W4 0x1a13 	///../ucode/register.h
+#define P_VIU_OSD1_BLK0_CFG_W4 		CBUS_REG_ADDR(VIU_OSD1_BLK0_CFG_W4) 	///../ucode/register.h
+#define VIU_OSD1_BLK1_CFG_W4 0x1a14 	///../ucode/register.h
+#define P_VIU_OSD1_BLK1_CFG_W4 		CBUS_REG_ADDR(VIU_OSD1_BLK1_CFG_W4) 	///../ucode/register.h
+#define VIU_OSD1_BLK2_CFG_W4 0x1a15 	///../ucode/register.h
+#define P_VIU_OSD1_BLK2_CFG_W4 		CBUS_REG_ADDR(VIU_OSD1_BLK2_CFG_W4) 	///../ucode/register.h
+#define VIU_OSD1_BLK3_CFG_W4 0x1a16 	///../ucode/register.h
+#define P_VIU_OSD1_BLK3_CFG_W4 		CBUS_REG_ADDR(VIU_OSD1_BLK3_CFG_W4) 	///../ucode/register.h
+#define VIU_OSD1_FIFO_CTRL_STAT 0x1a2b 	///../ucode/register.h
+#define P_VIU_OSD1_FIFO_CTRL_STAT 		CBUS_REG_ADDR(VIU_OSD1_FIFO_CTRL_STAT) 	///../ucode/register.h
+#define VIU_OSD1_TEST_RDDATA 0x1a2c 	///../ucode/register.h
+#define P_VIU_OSD1_TEST_RDDATA 		CBUS_REG_ADDR(VIU_OSD1_TEST_RDDATA) 	///../ucode/register.h
+#define VIU_OSD2_CTRL_STAT 0x1a30 	///../ucode/register.h
+#define P_VIU_OSD2_CTRL_STAT 		CBUS_REG_ADDR(VIU_OSD2_CTRL_STAT) 	///../ucode/register.h
+#define VIU_OSD2_CTRL_STAT2 0x1a4d 	///../ucode/register.h
+#define P_VIU_OSD2_CTRL_STAT2 		CBUS_REG_ADDR(VIU_OSD2_CTRL_STAT2) 	///../ucode/register.h
+#define VIU_OSD2_COLOR_ADDR 0x1a31 	///../ucode/register.h
+#define P_VIU_OSD2_COLOR_ADDR 		CBUS_REG_ADDR(VIU_OSD2_COLOR_ADDR) 	///../ucode/register.h
+#define VIU_OSD2_COLOR 0x1a32 	///../ucode/register.h
+#define P_VIU_OSD2_COLOR 		CBUS_REG_ADDR(VIU_OSD2_COLOR) 	///../ucode/register.h
+#define VIU_OSD2_HL1_H_START_END 0x1a33 	///../ucode/register.h
+#define P_VIU_OSD2_HL1_H_START_END 		CBUS_REG_ADDR(VIU_OSD2_HL1_H_START_END) 	///../ucode/register.h
+#define VIU_OSD2_HL1_V_START_END 0x1a34 	///../ucode/register.h
+#define P_VIU_OSD2_HL1_V_START_END 		CBUS_REG_ADDR(VIU_OSD2_HL1_V_START_END) 	///../ucode/register.h
+#define VIU_OSD2_HL2_H_START_END 0x1a35 	///../ucode/register.h
+#define P_VIU_OSD2_HL2_H_START_END 		CBUS_REG_ADDR(VIU_OSD2_HL2_H_START_END) 	///../ucode/register.h
+#define VIU_OSD2_HL2_V_START_END 0x1a36 	///../ucode/register.h
+#define P_VIU_OSD2_HL2_V_START_END 		CBUS_REG_ADDR(VIU_OSD2_HL2_V_START_END) 	///../ucode/register.h
+#define VIU_OSD2_TCOLOR_AG0 0x1a37 	///../ucode/register.h
+#define P_VIU_OSD2_TCOLOR_AG0 		CBUS_REG_ADDR(VIU_OSD2_TCOLOR_AG0) 	///../ucode/register.h
+#define VIU_OSD2_TCOLOR_AG1 0x1a38 	///../ucode/register.h
+#define P_VIU_OSD2_TCOLOR_AG1 		CBUS_REG_ADDR(VIU_OSD2_TCOLOR_AG1) 	///../ucode/register.h
+#define VIU_OSD2_TCOLOR_AG2 0x1a39 	///../ucode/register.h
+#define P_VIU_OSD2_TCOLOR_AG2 		CBUS_REG_ADDR(VIU_OSD2_TCOLOR_AG2) 	///../ucode/register.h
+#define VIU_OSD2_TCOLOR_AG3 0x1a3a 	///../ucode/register.h
+#define P_VIU_OSD2_TCOLOR_AG3 		CBUS_REG_ADDR(VIU_OSD2_TCOLOR_AG3) 	///../ucode/register.h
+#define VIU_OSD2_BLK0_CFG_W0 0x1a3b 	///../ucode/register.h
+#define P_VIU_OSD2_BLK0_CFG_W0 		CBUS_REG_ADDR(VIU_OSD2_BLK0_CFG_W0) 	///../ucode/register.h
+#define VIU_OSD2_BLK1_CFG_W0 0x1a3f 	///../ucode/register.h
+#define P_VIU_OSD2_BLK1_CFG_W0 		CBUS_REG_ADDR(VIU_OSD2_BLK1_CFG_W0) 	///../ucode/register.h
+#define VIU_OSD2_BLK2_CFG_W0 0x1a43 	///../ucode/register.h
+#define P_VIU_OSD2_BLK2_CFG_W0 		CBUS_REG_ADDR(VIU_OSD2_BLK2_CFG_W0) 	///../ucode/register.h
+#define VIU_OSD2_BLK3_CFG_W0 0x1a47 	///../ucode/register.h
+#define P_VIU_OSD2_BLK3_CFG_W0 		CBUS_REG_ADDR(VIU_OSD2_BLK3_CFG_W0) 	///../ucode/register.h
+#define VIU_OSD2_BLK0_CFG_W1 0x1a3c 	///../ucode/register.h
+#define P_VIU_OSD2_BLK0_CFG_W1 		CBUS_REG_ADDR(VIU_OSD2_BLK0_CFG_W1) 	///../ucode/register.h
+#define VIU_OSD2_BLK1_CFG_W1 0x1a40 	///../ucode/register.h
+#define P_VIU_OSD2_BLK1_CFG_W1 		CBUS_REG_ADDR(VIU_OSD2_BLK1_CFG_W1) 	///../ucode/register.h
+#define VIU_OSD2_BLK2_CFG_W1 0x1a44 	///../ucode/register.h
+#define P_VIU_OSD2_BLK2_CFG_W1 		CBUS_REG_ADDR(VIU_OSD2_BLK2_CFG_W1) 	///../ucode/register.h
+#define VIU_OSD2_BLK3_CFG_W1 0x1a48 	///../ucode/register.h
+#define P_VIU_OSD2_BLK3_CFG_W1 		CBUS_REG_ADDR(VIU_OSD2_BLK3_CFG_W1) 	///../ucode/register.h
+#define VIU_OSD2_BLK0_CFG_W2 0x1a3d 	///../ucode/register.h
+#define P_VIU_OSD2_BLK0_CFG_W2 		CBUS_REG_ADDR(VIU_OSD2_BLK0_CFG_W2) 	///../ucode/register.h
+#define VIU_OSD2_BLK1_CFG_W2 0x1a41 	///../ucode/register.h
+#define P_VIU_OSD2_BLK1_CFG_W2 		CBUS_REG_ADDR(VIU_OSD2_BLK1_CFG_W2) 	///../ucode/register.h
+#define VIU_OSD2_BLK2_CFG_W2 0x1a45 	///../ucode/register.h
+#define P_VIU_OSD2_BLK2_CFG_W2 		CBUS_REG_ADDR(VIU_OSD2_BLK2_CFG_W2) 	///../ucode/register.h
+#define VIU_OSD2_BLK3_CFG_W2 0x1a49 	///../ucode/register.h
+#define P_VIU_OSD2_BLK3_CFG_W2 		CBUS_REG_ADDR(VIU_OSD2_BLK3_CFG_W2) 	///../ucode/register.h
+#define VIU_OSD2_BLK0_CFG_W3 0x1a3e 	///../ucode/register.h
+#define P_VIU_OSD2_BLK0_CFG_W3 		CBUS_REG_ADDR(VIU_OSD2_BLK0_CFG_W3) 	///../ucode/register.h
+#define VIU_OSD2_BLK1_CFG_W3 0x1a42 	///../ucode/register.h
+#define P_VIU_OSD2_BLK1_CFG_W3 		CBUS_REG_ADDR(VIU_OSD2_BLK1_CFG_W3) 	///../ucode/register.h
+#define VIU_OSD2_BLK2_CFG_W3 0x1a46 	///../ucode/register.h
+#define P_VIU_OSD2_BLK2_CFG_W3 		CBUS_REG_ADDR(VIU_OSD2_BLK2_CFG_W3) 	///../ucode/register.h
+#define VIU_OSD2_BLK3_CFG_W3 0x1a4a 	///../ucode/register.h
+#define P_VIU_OSD2_BLK3_CFG_W3 		CBUS_REG_ADDR(VIU_OSD2_BLK3_CFG_W3) 	///../ucode/register.h
+#define VIU_OSD2_BLK0_CFG_W4 0x1a64 	///../ucode/register.h
+#define P_VIU_OSD2_BLK0_CFG_W4 		CBUS_REG_ADDR(VIU_OSD2_BLK0_CFG_W4) 	///../ucode/register.h
+#define VIU_OSD2_BLK1_CFG_W4 0x1a65 	///../ucode/register.h
+#define P_VIU_OSD2_BLK1_CFG_W4 		CBUS_REG_ADDR(VIU_OSD2_BLK1_CFG_W4) 	///../ucode/register.h
+#define VIU_OSD2_BLK2_CFG_W4 0x1a66 	///../ucode/register.h
+#define P_VIU_OSD2_BLK2_CFG_W4 		CBUS_REG_ADDR(VIU_OSD2_BLK2_CFG_W4) 	///../ucode/register.h
+#define VIU_OSD2_BLK3_CFG_W4 0x1a67 	///../ucode/register.h
+#define P_VIU_OSD2_BLK3_CFG_W4 		CBUS_REG_ADDR(VIU_OSD2_BLK3_CFG_W4) 	///../ucode/register.h
+#define VIU_OSD2_FIFO_CTRL_STAT 0x1a4b 	///../ucode/register.h
+#define P_VIU_OSD2_FIFO_CTRL_STAT 		CBUS_REG_ADDR(VIU_OSD2_FIFO_CTRL_STAT) 	///../ucode/register.h
+#define VIU_OSD2_TEST_RDDATA 0x1a4c 	///../ucode/register.h
+#define P_VIU_OSD2_TEST_RDDATA 		CBUS_REG_ADDR(VIU_OSD2_TEST_RDDATA) 	///../ucode/register.h
+#define VD1_IF0_GEN_REG 0x1a50 	///../ucode/register.h
+#define P_VD1_IF0_GEN_REG 		CBUS_REG_ADDR(VD1_IF0_GEN_REG) 	///../ucode/register.h
+#define VD1_IF0_CANVAS0 0x1a51 	///../ucode/register.h
+#define P_VD1_IF0_CANVAS0 		CBUS_REG_ADDR(VD1_IF0_CANVAS0) 	///../ucode/register.h
+#define VD1_IF0_CANVAS1 0x1a52 	///../ucode/register.h
+#define P_VD1_IF0_CANVAS1 		CBUS_REG_ADDR(VD1_IF0_CANVAS1) 	///../ucode/register.h
+#define VD1_IF0_LUMA_X0 0x1a53 	///../ucode/register.h
+#define P_VD1_IF0_LUMA_X0 		CBUS_REG_ADDR(VD1_IF0_LUMA_X0) 	///../ucode/register.h
+#define VD1_IF0_LUMA_Y0 0x1a54 	///../ucode/register.h
+#define P_VD1_IF0_LUMA_Y0 		CBUS_REG_ADDR(VD1_IF0_LUMA_Y0) 	///../ucode/register.h
+#define VD1_IF0_CHROMA_X0 0x1a55 	///../ucode/register.h
+#define P_VD1_IF0_CHROMA_X0 		CBUS_REG_ADDR(VD1_IF0_CHROMA_X0) 	///../ucode/register.h
+#define VD1_IF0_CHROMA_Y0 0x1a56 	///../ucode/register.h
+#define P_VD1_IF0_CHROMA_Y0 		CBUS_REG_ADDR(VD1_IF0_CHROMA_Y0) 	///../ucode/register.h
+#define VD1_IF0_LUMA_X1 0x1a57 	///../ucode/register.h
+#define P_VD1_IF0_LUMA_X1 		CBUS_REG_ADDR(VD1_IF0_LUMA_X1) 	///../ucode/register.h
+#define VD1_IF0_LUMA_Y1 0x1a58 	///../ucode/register.h
+#define P_VD1_IF0_LUMA_Y1 		CBUS_REG_ADDR(VD1_IF0_LUMA_Y1) 	///../ucode/register.h
+#define VD1_IF0_CHROMA_X1 0x1a59 	///../ucode/register.h
+#define P_VD1_IF0_CHROMA_X1 		CBUS_REG_ADDR(VD1_IF0_CHROMA_X1) 	///../ucode/register.h
+#define VD1_IF0_CHROMA_Y1 0x1a5a 	///../ucode/register.h
+#define P_VD1_IF0_CHROMA_Y1 		CBUS_REG_ADDR(VD1_IF0_CHROMA_Y1) 	///../ucode/register.h
+#define VD1_IF0_RPT_LOOP 0x1a5b 	///../ucode/register.h
+#define P_VD1_IF0_RPT_LOOP 		CBUS_REG_ADDR(VD1_IF0_RPT_LOOP) 	///../ucode/register.h
+#define VD1_IF0_LUMA0_RPT_PAT 0x1a5c 	///../ucode/register.h
+#define P_VD1_IF0_LUMA0_RPT_PAT 		CBUS_REG_ADDR(VD1_IF0_LUMA0_RPT_PAT) 	///../ucode/register.h
+#define VD1_IF0_CHROMA0_RPT_PAT 0x1a5d 	///../ucode/register.h
+#define P_VD1_IF0_CHROMA0_RPT_PAT 		CBUS_REG_ADDR(VD1_IF0_CHROMA0_RPT_PAT) 	///../ucode/register.h
+#define VD1_IF0_LUMA1_RPT_PAT 0x1a5e 	///../ucode/register.h
+#define P_VD1_IF0_LUMA1_RPT_PAT 		CBUS_REG_ADDR(VD1_IF0_LUMA1_RPT_PAT) 	///../ucode/register.h
+#define VD1_IF0_CHROMA1_RPT_PAT 0x1a5f 	///../ucode/register.h
+#define P_VD1_IF0_CHROMA1_RPT_PAT 		CBUS_REG_ADDR(VD1_IF0_CHROMA1_RPT_PAT) 	///../ucode/register.h
+#define VD1_IF0_LUMA_PSEL 0x1a60 	///../ucode/register.h
+#define P_VD1_IF0_LUMA_PSEL 		CBUS_REG_ADDR(VD1_IF0_LUMA_PSEL) 	///../ucode/register.h
+#define VD1_IF0_CHROMA_PSEL 0x1a61 	///../ucode/register.h
+#define P_VD1_IF0_CHROMA_PSEL 		CBUS_REG_ADDR(VD1_IF0_CHROMA_PSEL) 	///../ucode/register.h
+#define VD1_IF0_DUMMY_PIXEL 0x1a62 	///../ucode/register.h
+#define P_VD1_IF0_DUMMY_PIXEL 		CBUS_REG_ADDR(VD1_IF0_DUMMY_PIXEL) 	///../ucode/register.h
+#define VD1_IF0_LUMA_FIFO_SIZE 0x1a63 	///../ucode/register.h
+#define P_VD1_IF0_LUMA_FIFO_SIZE 		CBUS_REG_ADDR(VD1_IF0_LUMA_FIFO_SIZE) 	///../ucode/register.h
+#define VD1_IF0_RANGE_MAP_Y 0x1a6a 	///../ucode/register.h
+#define P_VD1_IF0_RANGE_MAP_Y 		CBUS_REG_ADDR(VD1_IF0_RANGE_MAP_Y) 	///../ucode/register.h
+#define VD1_IF0_RANGE_MAP_CB 0x1a6b 	///../ucode/register.h
+#define P_VD1_IF0_RANGE_MAP_CB 		CBUS_REG_ADDR(VD1_IF0_RANGE_MAP_CB) 	///../ucode/register.h
+#define VD1_IF0_RANGE_MAP_CR 0x1a6c 	///../ucode/register.h
+#define P_VD1_IF0_RANGE_MAP_CR 		CBUS_REG_ADDR(VD1_IF0_RANGE_MAP_CR) 	///../ucode/register.h
+#define VD1_IF0_GEN_REG2 0x1a6d 	///../ucode/register.h
+#define P_VD1_IF0_GEN_REG2 		CBUS_REG_ADDR(VD1_IF0_GEN_REG2) 	///../ucode/register.h
+#define VIU_VD1_FMT_CTRL 0x1a68 	///../ucode/register.h
+#define P_VIU_VD1_FMT_CTRL 		CBUS_REG_ADDR(VIU_VD1_FMT_CTRL) 	///../ucode/register.h
+#define VIU_VD1_FMT_W 0x1a69 	///../ucode/register.h
+#define P_VIU_VD1_FMT_W 		CBUS_REG_ADDR(VIU_VD1_FMT_W) 	///../ucode/register.h
+#define VD2_IF0_GEN_REG 0x1a70 	///../ucode/register.h
+#define P_VD2_IF0_GEN_REG 		CBUS_REG_ADDR(VD2_IF0_GEN_REG) 	///../ucode/register.h
+#define VD2_IF0_CANVAS0 0x1a71 	///../ucode/register.h
+#define P_VD2_IF0_CANVAS0 		CBUS_REG_ADDR(VD2_IF0_CANVAS0) 	///../ucode/register.h
+#define VD2_IF0_CANVAS1 0x1a72 	///../ucode/register.h
+#define P_VD2_IF0_CANVAS1 		CBUS_REG_ADDR(VD2_IF0_CANVAS1) 	///../ucode/register.h
+#define VD2_IF0_LUMA_X0 0x1a73 	///../ucode/register.h
+#define P_VD2_IF0_LUMA_X0 		CBUS_REG_ADDR(VD2_IF0_LUMA_X0) 	///../ucode/register.h
+#define VD2_IF0_LUMA_Y0 0x1a74 	///../ucode/register.h
+#define P_VD2_IF0_LUMA_Y0 		CBUS_REG_ADDR(VD2_IF0_LUMA_Y0) 	///../ucode/register.h
+#define VD2_IF0_CHROMA_X0 0x1a75 	///../ucode/register.h
+#define P_VD2_IF0_CHROMA_X0 		CBUS_REG_ADDR(VD2_IF0_CHROMA_X0) 	///../ucode/register.h
+#define VD2_IF0_CHROMA_Y0 0x1a76 	///../ucode/register.h
+#define P_VD2_IF0_CHROMA_Y0 		CBUS_REG_ADDR(VD2_IF0_CHROMA_Y0) 	///../ucode/register.h
+#define VD2_IF0_LUMA_X1 0x1a77 	///../ucode/register.h
+#define P_VD2_IF0_LUMA_X1 		CBUS_REG_ADDR(VD2_IF0_LUMA_X1) 	///../ucode/register.h
+#define VD2_IF0_LUMA_Y1 0x1a78 	///../ucode/register.h
+#define P_VD2_IF0_LUMA_Y1 		CBUS_REG_ADDR(VD2_IF0_LUMA_Y1) 	///../ucode/register.h
+#define VD2_IF0_CHROMA_X1 0x1a79 	///../ucode/register.h
+#define P_VD2_IF0_CHROMA_X1 		CBUS_REG_ADDR(VD2_IF0_CHROMA_X1) 	///../ucode/register.h
+#define VD2_IF0_CHROMA_Y1 0x1a7a 	///../ucode/register.h
+#define P_VD2_IF0_CHROMA_Y1 		CBUS_REG_ADDR(VD2_IF0_CHROMA_Y1) 	///../ucode/register.h
+#define VD2_IF0_RPT_LOOP 0x1a7b 	///../ucode/register.h
+#define P_VD2_IF0_RPT_LOOP 		CBUS_REG_ADDR(VD2_IF0_RPT_LOOP) 	///../ucode/register.h
+#define VD2_IF0_LUMA0_RPT_PAT 0x1a7c 	///../ucode/register.h
+#define P_VD2_IF0_LUMA0_RPT_PAT 		CBUS_REG_ADDR(VD2_IF0_LUMA0_RPT_PAT) 	///../ucode/register.h
+#define VD2_IF0_CHROMA0_RPT_PAT 0x1a7d 	///../ucode/register.h
+#define P_VD2_IF0_CHROMA0_RPT_PAT 		CBUS_REG_ADDR(VD2_IF0_CHROMA0_RPT_PAT) 	///../ucode/register.h
+#define VD2_IF0_LUMA1_RPT_PAT 0x1a7e 	///../ucode/register.h
+#define P_VD2_IF0_LUMA1_RPT_PAT 		CBUS_REG_ADDR(VD2_IF0_LUMA1_RPT_PAT) 	///../ucode/register.h
+#define VD2_IF0_CHROMA1_RPT_PAT 0x1a7f 	///../ucode/register.h
+#define P_VD2_IF0_CHROMA1_RPT_PAT 		CBUS_REG_ADDR(VD2_IF0_CHROMA1_RPT_PAT) 	///../ucode/register.h
+#define VD2_IF0_LUMA_PSEL 0x1a80 	///../ucode/register.h
+#define P_VD2_IF0_LUMA_PSEL 		CBUS_REG_ADDR(VD2_IF0_LUMA_PSEL) 	///../ucode/register.h
+#define VD2_IF0_CHROMA_PSEL 0x1a81 	///../ucode/register.h
+#define P_VD2_IF0_CHROMA_PSEL 		CBUS_REG_ADDR(VD2_IF0_CHROMA_PSEL) 	///../ucode/register.h
+#define VD2_IF0_DUMMY_PIXEL 0x1a82 	///../ucode/register.h
+#define P_VD2_IF0_DUMMY_PIXEL 		CBUS_REG_ADDR(VD2_IF0_DUMMY_PIXEL) 	///../ucode/register.h
+#define VD2_IF0_LUMA_FIFO_SIZE 0x1a83 	///../ucode/register.h
+#define P_VD2_IF0_LUMA_FIFO_SIZE 		CBUS_REG_ADDR(VD2_IF0_LUMA_FIFO_SIZE) 	///../ucode/register.h
+#define VD2_IF0_RANGE_MAP_Y 0x1a8a 	///../ucode/register.h
+#define P_VD2_IF0_RANGE_MAP_Y 		CBUS_REG_ADDR(VD2_IF0_RANGE_MAP_Y) 	///../ucode/register.h
+#define VD2_IF0_RANGE_MAP_CB 0x1a8b 	///../ucode/register.h
+#define P_VD2_IF0_RANGE_MAP_CB 		CBUS_REG_ADDR(VD2_IF0_RANGE_MAP_CB) 	///../ucode/register.h
+#define VD2_IF0_RANGE_MAP_CR 0x1a8c 	///../ucode/register.h
+#define P_VD2_IF0_RANGE_MAP_CR 		CBUS_REG_ADDR(VD2_IF0_RANGE_MAP_CR) 	///../ucode/register.h
+#define VD2_IF0_GEN_REG2 0x1a8d 	///../ucode/register.h
+#define P_VD2_IF0_GEN_REG2 		CBUS_REG_ADDR(VD2_IF0_GEN_REG2) 	///../ucode/register.h
+#define VIU_VD2_FMT_CTRL 0x1a88 	///../ucode/register.h
+#define P_VIU_VD2_FMT_CTRL 		CBUS_REG_ADDR(VIU_VD2_FMT_CTRL) 	///../ucode/register.h
+#define VIU_VD2_FMT_W 0x1a89 	///../ucode/register.h
+#define P_VIU_VD2_FMT_W 		CBUS_REG_ADDR(VIU_VD2_FMT_W) 	///../ucode/register.h
+#define DI_PRE_CTRL 0x1700 	///../ucode/register.h
+#define P_DI_PRE_CTRL 		CBUS_REG_ADDR(DI_PRE_CTRL) 	///../ucode/register.h
+#define DI_POST_CTRL 0x1701 	///../ucode/register.h
+#define P_DI_POST_CTRL 		CBUS_REG_ADDR(DI_POST_CTRL) 	///../ucode/register.h
+#define DI_POST_SIZE 0x1702 	///../ucode/register.h
+#define P_DI_POST_SIZE 		CBUS_REG_ADDR(DI_POST_SIZE) 	///../ucode/register.h
+#define DI_PRE_SIZE 0x1703 	///../ucode/register.h
+#define P_DI_PRE_SIZE 		CBUS_REG_ADDR(DI_PRE_SIZE) 	///../ucode/register.h
+#define DI_EI_CTRL0 0x1704 	///../ucode/register.h
+#define P_DI_EI_CTRL0 		CBUS_REG_ADDR(DI_EI_CTRL0) 	///../ucode/register.h
+#define DI_EI_CTRL1 0x1705 	///../ucode/register.h
+#define P_DI_EI_CTRL1 		CBUS_REG_ADDR(DI_EI_CTRL1) 	///../ucode/register.h
+#define DI_EI_CTRL2 0x1706 	///../ucode/register.h
+#define P_DI_EI_CTRL2 		CBUS_REG_ADDR(DI_EI_CTRL2) 	///../ucode/register.h
+#define DI_NR_CTRL0 0x1707 	///../ucode/register.h
+#define P_DI_NR_CTRL0 		CBUS_REG_ADDR(DI_NR_CTRL0) 	///../ucode/register.h
+#define DI_NR_CTRL1 0x1708 	///../ucode/register.h
+#define P_DI_NR_CTRL1 		CBUS_REG_ADDR(DI_NR_CTRL1) 	///../ucode/register.h
+#define DI_NR_CTRL2 0x1709 	///../ucode/register.h
+#define P_DI_NR_CTRL2 		CBUS_REG_ADDR(DI_NR_CTRL2) 	///../ucode/register.h
+#define DI_NR_CTRL3 0x170a 	///../ucode/register.h
+#define P_DI_NR_CTRL3 		CBUS_REG_ADDR(DI_NR_CTRL3) 	///../ucode/register.h
+#define DI_MTN_CTRL 0x170b 	///../ucode/register.h
+#define P_DI_MTN_CTRL 		CBUS_REG_ADDR(DI_MTN_CTRL) 	///../ucode/register.h
+#define DI_MTN_CTRL1 0x170c 	///../ucode/register.h
+#define P_DI_MTN_CTRL1 		CBUS_REG_ADDR(DI_MTN_CTRL1) 	///../ucode/register.h
+#define DI_BLEND_CTRL 0x170d 	///../ucode/register.h
+#define P_DI_BLEND_CTRL 		CBUS_REG_ADDR(DI_BLEND_CTRL) 	///../ucode/register.h
+#define DI_BLEND_CTRL1 0x170e 	///../ucode/register.h
+#define P_DI_BLEND_CTRL1 		CBUS_REG_ADDR(DI_BLEND_CTRL1) 	///../ucode/register.h
+#define DI_BLEND_CTRL2 0x170f 	///../ucode/register.h
+#define P_DI_BLEND_CTRL2 		CBUS_REG_ADDR(DI_BLEND_CTRL2) 	///../ucode/register.h
+#define DI_BLEND_REG0_X 0x1710 	///../ucode/register.h
+#define P_DI_BLEND_REG0_X 		CBUS_REG_ADDR(DI_BLEND_REG0_X) 	///../ucode/register.h
+#define DI_BLEND_REG0_Y 0x1711 	///../ucode/register.h
+#define P_DI_BLEND_REG0_Y 		CBUS_REG_ADDR(DI_BLEND_REG0_Y) 	///../ucode/register.h
+#define DI_BLEND_REG1_X 0x1712 	///../ucode/register.h
+#define P_DI_BLEND_REG1_X 		CBUS_REG_ADDR(DI_BLEND_REG1_X) 	///../ucode/register.h
+#define DI_BLEND_REG1_Y 0x1713 	///../ucode/register.h
+#define P_DI_BLEND_REG1_Y 		CBUS_REG_ADDR(DI_BLEND_REG1_Y) 	///../ucode/register.h
+#define DI_BLEND_REG2_X 0x1714 	///../ucode/register.h
+#define P_DI_BLEND_REG2_X 		CBUS_REG_ADDR(DI_BLEND_REG2_X) 	///../ucode/register.h
+#define DI_BLEND_REG2_Y 0x1715 	///../ucode/register.h
+#define P_DI_BLEND_REG2_Y 		CBUS_REG_ADDR(DI_BLEND_REG2_Y) 	///../ucode/register.h
+#define DI_BLEND_REG3_X 0x1716 	///../ucode/register.h
+#define P_DI_BLEND_REG3_X 		CBUS_REG_ADDR(DI_BLEND_REG3_X) 	///../ucode/register.h
+#define DI_BLEND_REG3_Y 0x1717 	///../ucode/register.h
+#define P_DI_BLEND_REG3_Y 		CBUS_REG_ADDR(DI_BLEND_REG3_Y) 	///../ucode/register.h
+#define DI_CLKG_CTRL 0x1718 	///../ucode/register.h
+#define P_DI_CLKG_CTRL 		CBUS_REG_ADDR(DI_CLKG_CTRL) 	///../ucode/register.h
+#define DI_MC_REG0_X 0x1720 	///../ucode/register.h
+#define P_DI_MC_REG0_X 		CBUS_REG_ADDR(DI_MC_REG0_X) 	///../ucode/register.h
+#define DI_MC_REG0_Y 0x1721 	///../ucode/register.h
+#define P_DI_MC_REG0_Y 		CBUS_REG_ADDR(DI_MC_REG0_Y) 	///../ucode/register.h
+#define DI_MC_REG1_X 0x1722 	///../ucode/register.h
+#define P_DI_MC_REG1_X 		CBUS_REG_ADDR(DI_MC_REG1_X) 	///../ucode/register.h
+#define DI_MC_REG1_Y 0x1723 	///../ucode/register.h
+#define P_DI_MC_REG1_Y 		CBUS_REG_ADDR(DI_MC_REG1_Y) 	///../ucode/register.h
+#define DI_MC_REG2_X 0x1724 	///../ucode/register.h
+#define P_DI_MC_REG2_X 		CBUS_REG_ADDR(DI_MC_REG2_X) 	///../ucode/register.h
+#define DI_MC_REG2_Y 0x1725 	///../ucode/register.h
+#define P_DI_MC_REG2_Y 		CBUS_REG_ADDR(DI_MC_REG2_Y) 	///../ucode/register.h
+#define DI_MC_REG3_X 0x1726 	///../ucode/register.h
+#define P_DI_MC_REG3_X 		CBUS_REG_ADDR(DI_MC_REG3_X) 	///../ucode/register.h
+#define DI_MC_REG3_Y 0x1727 	///../ucode/register.h
+#define P_DI_MC_REG3_Y 		CBUS_REG_ADDR(DI_MC_REG3_Y) 	///../ucode/register.h
+#define DI_MC_REG4_X 0x1728 	///../ucode/register.h
+#define P_DI_MC_REG4_X 		CBUS_REG_ADDR(DI_MC_REG4_X) 	///../ucode/register.h
+#define DI_MC_REG4_Y 0x1729 	///../ucode/register.h
+#define P_DI_MC_REG4_Y 		CBUS_REG_ADDR(DI_MC_REG4_Y) 	///../ucode/register.h
+#define DI_MC_32LVL0 0x172a 	///../ucode/register.h
+#define P_DI_MC_32LVL0 		CBUS_REG_ADDR(DI_MC_32LVL0) 	///../ucode/register.h
+#define DI_MC_32LVL1 0x172b 	///../ucode/register.h
+#define P_DI_MC_32LVL1 		CBUS_REG_ADDR(DI_MC_32LVL1) 	///../ucode/register.h
+#define DI_MC_22LVL0 0x172c 	///../ucode/register.h
+#define P_DI_MC_22LVL0 		CBUS_REG_ADDR(DI_MC_22LVL0) 	///../ucode/register.h
+#define DI_MC_22LVL1 0x172d 	///../ucode/register.h
+#define P_DI_MC_22LVL1 		CBUS_REG_ADDR(DI_MC_22LVL1) 	///../ucode/register.h
+#define DI_MC_22LVL2 0x172e 	///../ucode/register.h
+#define P_DI_MC_22LVL2 		CBUS_REG_ADDR(DI_MC_22LVL2) 	///../ucode/register.h
+#define DI_MC_CTRL 0x172f 	///../ucode/register.h
+#define P_DI_MC_CTRL 		CBUS_REG_ADDR(DI_MC_CTRL) 	///../ucode/register.h
+#define DI_INTR_CTRL 0x1730 	///../ucode/register.h
+#define P_DI_INTR_CTRL 		CBUS_REG_ADDR(DI_INTR_CTRL) 	///../ucode/register.h
+#define DI_INFO_ADDR 0x1731 	///../ucode/register.h
+#define P_DI_INFO_ADDR 		CBUS_REG_ADDR(DI_INFO_ADDR) 	///../ucode/register.h
+#define DI_INFO_DATA 0x1732 	///../ucode/register.h
+#define P_DI_INFO_DATA 		CBUS_REG_ADDR(DI_INFO_DATA) 	///../ucode/register.h
+#define DI_PRE_HOLD 0x1733 	///../ucode/register.h
+#define P_DI_PRE_HOLD 		CBUS_REG_ADDR(DI_PRE_HOLD) 	///../ucode/register.h
+#define DI_NRWR_X 0x17c0 	///../ucode/register.h
+#define P_DI_NRWR_X 		CBUS_REG_ADDR(DI_NRWR_X) 	///../ucode/register.h
+#define DI_NRWR_Y 0x17c1 	///../ucode/register.h
+#define P_DI_NRWR_Y 		CBUS_REG_ADDR(DI_NRWR_Y) 	///../ucode/register.h
+#define DI_NRWR_CTRL 0x17c2 	///../ucode/register.h
+#define P_DI_NRWR_CTRL 		CBUS_REG_ADDR(DI_NRWR_CTRL) 	///../ucode/register.h
+#define DI_MTNWR_X 0x17c3 	///../ucode/register.h
+#define P_DI_MTNWR_X 		CBUS_REG_ADDR(DI_MTNWR_X) 	///../ucode/register.h
+#define DI_MTNWR_Y 0x17c4 	///../ucode/register.h
+#define P_DI_MTNWR_Y 		CBUS_REG_ADDR(DI_MTNWR_Y) 	///../ucode/register.h
+#define DI_MTNWR_CTRL 0x17c5 	///../ucode/register.h
+#define P_DI_MTNWR_CTRL 		CBUS_REG_ADDR(DI_MTNWR_CTRL) 	///../ucode/register.h
+#define DI_DIWR_X 0x17c6 	///../ucode/register.h
+#define P_DI_DIWR_X 		CBUS_REG_ADDR(DI_DIWR_X) 	///../ucode/register.h
+#define DI_DIWR_Y 0x17c7 	///../ucode/register.h
+#define P_DI_DIWR_Y 		CBUS_REG_ADDR(DI_DIWR_Y) 	///../ucode/register.h
+#define DI_DIWR_CTRL 0x17c8 	///../ucode/register.h
+#define P_DI_DIWR_CTRL 		CBUS_REG_ADDR(DI_DIWR_CTRL) 	///../ucode/register.h
+#define DI_MTNCRD_X 0x17c9 	///../ucode/register.h
+#define P_DI_MTNCRD_X 		CBUS_REG_ADDR(DI_MTNCRD_X) 	///../ucode/register.h
+#define DI_MTNCRD_Y 0x17ca 	///../ucode/register.h
+#define P_DI_MTNCRD_Y 		CBUS_REG_ADDR(DI_MTNCRD_Y) 	///../ucode/register.h
+#define DI_MTNPRD_X 0x17cb 	///../ucode/register.h
+#define P_DI_MTNPRD_X 		CBUS_REG_ADDR(DI_MTNPRD_X) 	///../ucode/register.h
+#define DI_MTNPRD_Y 0x17cc 	///../ucode/register.h
+#define P_DI_MTNPRD_Y 		CBUS_REG_ADDR(DI_MTNPRD_Y) 	///../ucode/register.h
+#define DI_MTNRD_CTRL 0x17cd 	///../ucode/register.h
+#define P_DI_MTNRD_CTRL 		CBUS_REG_ADDR(DI_MTNRD_CTRL) 	///../ucode/register.h
+#define DI_INP_GEN_REG 0x17ce 	///../ucode/register.h
+#define P_DI_INP_GEN_REG 		CBUS_REG_ADDR(DI_INP_GEN_REG) 	///../ucode/register.h
+#define DI_INP_CANVAS0 0x17cf 	///../ucode/register.h
+#define P_DI_INP_CANVAS0 		CBUS_REG_ADDR(DI_INP_CANVAS0) 	///../ucode/register.h
+#define DI_INP_LUMA_X0 0x17d0 	///../ucode/register.h
+#define P_DI_INP_LUMA_X0 		CBUS_REG_ADDR(DI_INP_LUMA_X0) 	///../ucode/register.h
+#define DI_INP_LUMA_Y0 0x17d1 	///../ucode/register.h
+#define P_DI_INP_LUMA_Y0 		CBUS_REG_ADDR(DI_INP_LUMA_Y0) 	///../ucode/register.h
+#define DI_INP_CHROMA_X0 0x17d2 	///../ucode/register.h
+#define P_DI_INP_CHROMA_X0 		CBUS_REG_ADDR(DI_INP_CHROMA_X0) 	///../ucode/register.h
+#define DI_INP_CHROMA_Y0 0x17d3 	///../ucode/register.h
+#define P_DI_INP_CHROMA_Y0 		CBUS_REG_ADDR(DI_INP_CHROMA_Y0) 	///../ucode/register.h
+#define DI_INP_RPT_LOOP 0x17d4 	///../ucode/register.h
+#define P_DI_INP_RPT_LOOP 		CBUS_REG_ADDR(DI_INP_RPT_LOOP) 	///../ucode/register.h
+#define DI_INP_LUMA0_RPT_PAT 0x17d5 	///../ucode/register.h
+#define P_DI_INP_LUMA0_RPT_PAT 		CBUS_REG_ADDR(DI_INP_LUMA0_RPT_PAT) 	///../ucode/register.h
+#define DI_INP_CHROMA0_RPT_PAT 0x17d6 	///../ucode/register.h
+#define P_DI_INP_CHROMA0_RPT_PAT 		CBUS_REG_ADDR(DI_INP_CHROMA0_RPT_PAT) 	///../ucode/register.h
+#define DI_INP_DUMMY_PIXEL 0x17d7 	///../ucode/register.h
+#define P_DI_INP_DUMMY_PIXEL 		CBUS_REG_ADDR(DI_INP_DUMMY_PIXEL) 	///../ucode/register.h
+#define DI_INP_LUMA_FIFO_SIZE 0x17d8 	///../ucode/register.h
+#define P_DI_INP_LUMA_FIFO_SIZE 		CBUS_REG_ADDR(DI_INP_LUMA_FIFO_SIZE) 	///../ucode/register.h
+#define DI_INP_RANGE_MAP_Y 0x17ba 	///../ucode/register.h
+#define P_DI_INP_RANGE_MAP_Y 		CBUS_REG_ADDR(DI_INP_RANGE_MAP_Y) 	///../ucode/register.h
+#define DI_INP_RANGE_MAP_CB 0x17bb 	///../ucode/register.h
+#define P_DI_INP_RANGE_MAP_CB 		CBUS_REG_ADDR(DI_INP_RANGE_MAP_CB) 	///../ucode/register.h
+#define DI_INP_RANGE_MAP_CR 0x17bc 	///../ucode/register.h
+#define P_DI_INP_RANGE_MAP_CR 		CBUS_REG_ADDR(DI_INP_RANGE_MAP_CR) 	///../ucode/register.h
+#define DI_INP_GEN_REG2 0x1791 	///../ucode/register.h
+#define P_DI_INP_GEN_REG2 		CBUS_REG_ADDR(DI_INP_GEN_REG2) 	///../ucode/register.h
+#define DI_INP_FMT_CTRL 0x17d9 	///../ucode/register.h
+#define P_DI_INP_FMT_CTRL 		CBUS_REG_ADDR(DI_INP_FMT_CTRL) 	///../ucode/register.h
+#define DI_INP_FMT_W 0x17da 	///../ucode/register.h
+#define P_DI_INP_FMT_W 		CBUS_REG_ADDR(DI_INP_FMT_W) 	///../ucode/register.h
+#define DI_MEM_GEN_REG 0x17db 	///../ucode/register.h
+#define P_DI_MEM_GEN_REG 		CBUS_REG_ADDR(DI_MEM_GEN_REG) 	///../ucode/register.h
+#define DI_MEM_CANVAS0 0x17dc 	///../ucode/register.h
+#define P_DI_MEM_CANVAS0 		CBUS_REG_ADDR(DI_MEM_CANVAS0) 	///../ucode/register.h
+#define DI_MEM_LUMA_X0 0x17dd 	///../ucode/register.h
+#define P_DI_MEM_LUMA_X0 		CBUS_REG_ADDR(DI_MEM_LUMA_X0) 	///../ucode/register.h
+#define DI_MEM_LUMA_Y0 0x17de 	///../ucode/register.h
+#define P_DI_MEM_LUMA_Y0 		CBUS_REG_ADDR(DI_MEM_LUMA_Y0) 	///../ucode/register.h
+#define DI_MEM_CHROMA_X0 0x17df 	///../ucode/register.h
+#define P_DI_MEM_CHROMA_X0 		CBUS_REG_ADDR(DI_MEM_CHROMA_X0) 	///../ucode/register.h
+#define DI_MEM_CHROMA_Y0 0x17e0 	///../ucode/register.h
+#define P_DI_MEM_CHROMA_Y0 		CBUS_REG_ADDR(DI_MEM_CHROMA_Y0) 	///../ucode/register.h
+#define DI_MEM_RPT_LOOP 0x17e1 	///../ucode/register.h
+#define P_DI_MEM_RPT_LOOP 		CBUS_REG_ADDR(DI_MEM_RPT_LOOP) 	///../ucode/register.h
+#define DI_MEM_LUMA0_RPT_PAT 0x17e2 	///../ucode/register.h
+#define P_DI_MEM_LUMA0_RPT_PAT 		CBUS_REG_ADDR(DI_MEM_LUMA0_RPT_PAT) 	///../ucode/register.h
+#define DI_MEM_CHROMA0_RPT_PAT 0x17e3 	///../ucode/register.h
+#define P_DI_MEM_CHROMA0_RPT_PAT 		CBUS_REG_ADDR(DI_MEM_CHROMA0_RPT_PAT) 	///../ucode/register.h
+#define DI_MEM_DUMMY_PIXEL 0x17e4 	///../ucode/register.h
+#define P_DI_MEM_DUMMY_PIXEL 		CBUS_REG_ADDR(DI_MEM_DUMMY_PIXEL) 	///../ucode/register.h
+#define DI_MEM_LUMA_FIFO_SIZE 0x17e5 	///../ucode/register.h
+#define P_DI_MEM_LUMA_FIFO_SIZE 		CBUS_REG_ADDR(DI_MEM_LUMA_FIFO_SIZE) 	///../ucode/register.h
+#define DI_MEM_RANGE_MAP_Y 0x17bd 	///../ucode/register.h
+#define P_DI_MEM_RANGE_MAP_Y 		CBUS_REG_ADDR(DI_MEM_RANGE_MAP_Y) 	///../ucode/register.h
+#define DI_MEM_RANGE_MAP_CB 0x17be 	///../ucode/register.h
+#define P_DI_MEM_RANGE_MAP_CB 		CBUS_REG_ADDR(DI_MEM_RANGE_MAP_CB) 	///../ucode/register.h
+#define DI_MEM_RANGE_MAP_CR 0x17bf 	///../ucode/register.h
+#define P_DI_MEM_RANGE_MAP_CR 		CBUS_REG_ADDR(DI_MEM_RANGE_MAP_CR) 	///../ucode/register.h
+#define DI_MEM_GEN_REG2 0x1792 	///../ucode/register.h
+#define P_DI_MEM_GEN_REG2 		CBUS_REG_ADDR(DI_MEM_GEN_REG2) 	///../ucode/register.h
+#define DI_MEM_FMT_CTRL 0x17e6 	///../ucode/register.h
+#define P_DI_MEM_FMT_CTRL 		CBUS_REG_ADDR(DI_MEM_FMT_CTRL) 	///../ucode/register.h
+#define DI_MEM_FMT_W 0x17e7 	///../ucode/register.h
+#define P_DI_MEM_FMT_W 		CBUS_REG_ADDR(DI_MEM_FMT_W) 	///../ucode/register.h
+#define DI_IF1_GEN_REG 0x17e8 	///../ucode/register.h
+#define P_DI_IF1_GEN_REG 		CBUS_REG_ADDR(DI_IF1_GEN_REG) 	///../ucode/register.h
+#define DI_IF1_CANVAS0 0x17e9 	///../ucode/register.h
+#define P_DI_IF1_CANVAS0 		CBUS_REG_ADDR(DI_IF1_CANVAS0) 	///../ucode/register.h
+#define DI_IF1_LUMA_X0 0x17ea 	///../ucode/register.h
+#define P_DI_IF1_LUMA_X0 		CBUS_REG_ADDR(DI_IF1_LUMA_X0) 	///../ucode/register.h
+#define DI_IF1_LUMA_Y0 0x17eb 	///../ucode/register.h
+#define P_DI_IF1_LUMA_Y0 		CBUS_REG_ADDR(DI_IF1_LUMA_Y0) 	///../ucode/register.h
+#define DI_IF1_CHROMA_X0 0x17ec 	///../ucode/register.h
+#define P_DI_IF1_CHROMA_X0 		CBUS_REG_ADDR(DI_IF1_CHROMA_X0) 	///../ucode/register.h
+#define DI_IF1_CHROMA_Y0 0x17ed 	///../ucode/register.h
+#define P_DI_IF1_CHROMA_Y0 		CBUS_REG_ADDR(DI_IF1_CHROMA_Y0) 	///../ucode/register.h
+#define DI_IF1_RPT_LOOP 0x17ee 	///../ucode/register.h
+#define P_DI_IF1_RPT_LOOP 		CBUS_REG_ADDR(DI_IF1_RPT_LOOP) 	///../ucode/register.h
+#define DI_IF1_LUMA0_RPT_PAT 0x17ef 	///../ucode/register.h
+#define P_DI_IF1_LUMA0_RPT_PAT 		CBUS_REG_ADDR(DI_IF1_LUMA0_RPT_PAT) 	///../ucode/register.h
+#define DI_IF1_CHROMA0_RPT_PAT 0x17f0 	///../ucode/register.h
+#define P_DI_IF1_CHROMA0_RPT_PAT 		CBUS_REG_ADDR(DI_IF1_CHROMA0_RPT_PAT) 	///../ucode/register.h
+#define DI_IF1_DUMMY_PIXEL 0x17f1 	///../ucode/register.h
+#define P_DI_IF1_DUMMY_PIXEL 		CBUS_REG_ADDR(DI_IF1_DUMMY_PIXEL) 	///../ucode/register.h
+#define DI_IF1_LUMA_FIFO_SIZE 0x17f2 	///../ucode/register.h
+#define P_DI_IF1_LUMA_FIFO_SIZE 		CBUS_REG_ADDR(DI_IF1_LUMA_FIFO_SIZE) 	///../ucode/register.h
+#define DI_IF1_RANGE_MAP_Y 0x17fc 	///../ucode/register.h
+#define P_DI_IF1_RANGE_MAP_Y 		CBUS_REG_ADDR(DI_IF1_RANGE_MAP_Y) 	///../ucode/register.h
+#define DI_IF1_RANGE_MAP_CB 0x17fd 	///../ucode/register.h
+#define P_DI_IF1_RANGE_MAP_CB 		CBUS_REG_ADDR(DI_IF1_RANGE_MAP_CB) 	///../ucode/register.h
+#define DI_IF1_RANGE_MAP_CR 0x17fe 	///../ucode/register.h
+#define P_DI_IF1_RANGE_MAP_CR 		CBUS_REG_ADDR(DI_IF1_RANGE_MAP_CR) 	///../ucode/register.h
+#define DI_IF1_GEN_REG2 0x1790 	///../ucode/register.h
+#define P_DI_IF1_GEN_REG2 		CBUS_REG_ADDR(DI_IF1_GEN_REG2) 	///../ucode/register.h
+#define DI_IF1_FMT_CTRL 0x17f3 	///../ucode/register.h
+#define P_DI_IF1_FMT_CTRL 		CBUS_REG_ADDR(DI_IF1_FMT_CTRL) 	///../ucode/register.h
+#define DI_IF1_FMT_W 0x17f4 	///../ucode/register.h
+#define P_DI_IF1_FMT_W 		CBUS_REG_ADDR(DI_IF1_FMT_W) 	///../ucode/register.h
+#define DI_CHAN2_GEN_REG 0x17f5 	///../ucode/register.h
+#define P_DI_CHAN2_GEN_REG 		CBUS_REG_ADDR(DI_CHAN2_GEN_REG) 	///../ucode/register.h
+#define DI_CHAN2_CANVAS 0x17f6 	///../ucode/register.h
+#define P_DI_CHAN2_CANVAS 		CBUS_REG_ADDR(DI_CHAN2_CANVAS) 	///../ucode/register.h
+#define DI_CHAN2_LUMA_X 0x17f7 	///../ucode/register.h
+#define P_DI_CHAN2_LUMA_X 		CBUS_REG_ADDR(DI_CHAN2_LUMA_X) 	///../ucode/register.h
+#define DI_CHAN2_LUMA_Y 0x17f8 	///../ucode/register.h
+#define P_DI_CHAN2_LUMA_Y 		CBUS_REG_ADDR(DI_CHAN2_LUMA_Y) 	///../ucode/register.h
+#define DI_CHAN2_RPT_LOOP 0x17f9 	///../ucode/register.h
+#define P_DI_CHAN2_RPT_LOOP 		CBUS_REG_ADDR(DI_CHAN2_RPT_LOOP) 	///../ucode/register.h
+#define DI_CHAN2_LUMA_RPT_PAT 0x17fa 	///../ucode/register.h
+#define P_DI_CHAN2_LUMA_RPT_PAT 		CBUS_REG_ADDR(DI_CHAN2_LUMA_RPT_PAT) 	///../ucode/register.h
+#define DI_CHAN2_DUMMY_PIXEL 0x17fb 	///../ucode/register.h
+#define P_DI_CHAN2_DUMMY_PIXEL 		CBUS_REG_ADDR(DI_CHAN2_DUMMY_PIXEL) 	///../ucode/register.h
+#define DI_CHAN2_RANGE_MAP_Y 0x17b9 	///../ucode/register.h
+#define P_DI_CHAN2_RANGE_MAP_Y 		CBUS_REG_ADDR(DI_CHAN2_RANGE_MAP_Y) 	///../ucode/register.h
+#define VIU2_ADDR_START 0x1e00 	///../ucode/register.h
+#define P_VIU2_ADDR_START 		CBUS_REG_ADDR(VIU2_ADDR_START) 	///../ucode/register.h
+#define VIU2_ADDR_END 0x1eff 	///../ucode/register.h
+#define P_VIU2_ADDR_END 		CBUS_REG_ADDR(VIU2_ADDR_END) 	///../ucode/register.h
+#define VIU2_OSD1_CTRL_STAT 0x1e10 	///../ucode/register.h
+#define P_VIU2_OSD1_CTRL_STAT 		CBUS_REG_ADDR(VIU2_OSD1_CTRL_STAT) 	///../ucode/register.h
+#define VIU2_OSD1_CTRL_STAT2 0x1e2d 	///../ucode/register.h
+#define P_VIU2_OSD1_CTRL_STAT2 		CBUS_REG_ADDR(VIU2_OSD1_CTRL_STAT2) 	///../ucode/register.h
+#define VIU2_OSD1_COLOR_ADDR 0x1e11 	///../ucode/register.h
+#define P_VIU2_OSD1_COLOR_ADDR 		CBUS_REG_ADDR(VIU2_OSD1_COLOR_ADDR) 	///../ucode/register.h
+#define VIU2_OSD1_COLOR 0x1e12 	///../ucode/register.h
+#define P_VIU2_OSD1_COLOR 		CBUS_REG_ADDR(VIU2_OSD1_COLOR) 	///../ucode/register.h
+#define VIU2_OSD1_TCOLOR_AG0 0x1e17 	///../ucode/register.h
+#define P_VIU2_OSD1_TCOLOR_AG0 		CBUS_REG_ADDR(VIU2_OSD1_TCOLOR_AG0) 	///../ucode/register.h
+#define VIU2_OSD1_TCOLOR_AG1 0x1e18 	///../ucode/register.h
+#define P_VIU2_OSD1_TCOLOR_AG1 		CBUS_REG_ADDR(VIU2_OSD1_TCOLOR_AG1) 	///../ucode/register.h
+#define VIU2_OSD1_TCOLOR_AG2 0x1e19 	///../ucode/register.h
+#define P_VIU2_OSD1_TCOLOR_AG2 		CBUS_REG_ADDR(VIU2_OSD1_TCOLOR_AG2) 	///../ucode/register.h
+#define VIU2_OSD1_TCOLOR_AG3 0x1e1a 	///../ucode/register.h
+#define P_VIU2_OSD1_TCOLOR_AG3 		CBUS_REG_ADDR(VIU2_OSD1_TCOLOR_AG3) 	///../ucode/register.h
+#define VIU2_OSD1_BLK0_CFG_W0 0x1e1b 	///../ucode/register.h
+#define P_VIU2_OSD1_BLK0_CFG_W0 		CBUS_REG_ADDR(VIU2_OSD1_BLK0_CFG_W0) 	///../ucode/register.h
+#define VIU2_OSD1_BLK1_CFG_W0 0x1e1f 	///../ucode/register.h
+#define P_VIU2_OSD1_BLK1_CFG_W0 		CBUS_REG_ADDR(VIU2_OSD1_BLK1_CFG_W0) 	///../ucode/register.h
+#define VIU2_OSD1_BLK2_CFG_W0 0x1e23 	///../ucode/register.h
+#define P_VIU2_OSD1_BLK2_CFG_W0 		CBUS_REG_ADDR(VIU2_OSD1_BLK2_CFG_W0) 	///../ucode/register.h
+#define VIU2_OSD1_BLK3_CFG_W0 0x1e27 	///../ucode/register.h
+#define P_VIU2_OSD1_BLK3_CFG_W0 		CBUS_REG_ADDR(VIU2_OSD1_BLK3_CFG_W0) 	///../ucode/register.h
+#define VIU2_OSD1_BLK0_CFG_W1 0x1e1c 	///../ucode/register.h
+#define P_VIU2_OSD1_BLK0_CFG_W1 		CBUS_REG_ADDR(VIU2_OSD1_BLK0_CFG_W1) 	///../ucode/register.h
+#define VIU2_OSD1_BLK1_CFG_W1 0x1e20 	///../ucode/register.h
+#define P_VIU2_OSD1_BLK1_CFG_W1 		CBUS_REG_ADDR(VIU2_OSD1_BLK1_CFG_W1) 	///../ucode/register.h
+#define VIU2_OSD1_BLK2_CFG_W1 0x1e24 	///../ucode/register.h
+#define P_VIU2_OSD1_BLK2_CFG_W1 		CBUS_REG_ADDR(VIU2_OSD1_BLK2_CFG_W1) 	///../ucode/register.h
+#define VIU2_OSD1_BLK3_CFG_W1 0x1e28 	///../ucode/register.h
+#define P_VIU2_OSD1_BLK3_CFG_W1 		CBUS_REG_ADDR(VIU2_OSD1_BLK3_CFG_W1) 	///../ucode/register.h
+#define VIU2_OSD1_BLK0_CFG_W2 0x1e1d 	///../ucode/register.h
+#define P_VIU2_OSD1_BLK0_CFG_W2 		CBUS_REG_ADDR(VIU2_OSD1_BLK0_CFG_W2) 	///../ucode/register.h
+#define VIU2_OSD1_BLK1_CFG_W2 0x1e21 	///../ucode/register.h
+#define P_VIU2_OSD1_BLK1_CFG_W2 		CBUS_REG_ADDR(VIU2_OSD1_BLK1_CFG_W2) 	///../ucode/register.h
+#define VIU2_OSD1_BLK2_CFG_W2 0x1e25 	///../ucode/register.h
+#define P_VIU2_OSD1_BLK2_CFG_W2 		CBUS_REG_ADDR(VIU2_OSD1_BLK2_CFG_W2) 	///../ucode/register.h
+#define VIU2_OSD1_BLK3_CFG_W2 0x1e29 	///../ucode/register.h
+#define P_VIU2_OSD1_BLK3_CFG_W2 		CBUS_REG_ADDR(VIU2_OSD1_BLK3_CFG_W2) 	///../ucode/register.h
+#define VIU2_OSD1_BLK0_CFG_W3 0x1e1e 	///../ucode/register.h
+#define P_VIU2_OSD1_BLK0_CFG_W3 		CBUS_REG_ADDR(VIU2_OSD1_BLK0_CFG_W3) 	///../ucode/register.h
+#define VIU2_OSD1_BLK1_CFG_W3 0x1e22 	///../ucode/register.h
+#define P_VIU2_OSD1_BLK1_CFG_W3 		CBUS_REG_ADDR(VIU2_OSD1_BLK1_CFG_W3) 	///../ucode/register.h
+#define VIU2_OSD1_BLK2_CFG_W3 0x1e26 	///../ucode/register.h
+#define P_VIU2_OSD1_BLK2_CFG_W3 		CBUS_REG_ADDR(VIU2_OSD1_BLK2_CFG_W3) 	///../ucode/register.h
+#define VIU2_OSD1_BLK3_CFG_W3 0x1e2a 	///../ucode/register.h
+#define P_VIU2_OSD1_BLK3_CFG_W3 		CBUS_REG_ADDR(VIU2_OSD1_BLK3_CFG_W3) 	///../ucode/register.h
+#define VIU2_OSD1_BLK0_CFG_W4 0x1e13 	///../ucode/register.h
+#define P_VIU2_OSD1_BLK0_CFG_W4 		CBUS_REG_ADDR(VIU2_OSD1_BLK0_CFG_W4) 	///../ucode/register.h
+#define VIU2_OSD1_BLK1_CFG_W4 0x1e14 	///../ucode/register.h
+#define P_VIU2_OSD1_BLK1_CFG_W4 		CBUS_REG_ADDR(VIU2_OSD1_BLK1_CFG_W4) 	///../ucode/register.h
+#define VIU2_OSD1_BLK2_CFG_W4 0x1e15 	///../ucode/register.h
+#define P_VIU2_OSD1_BLK2_CFG_W4 		CBUS_REG_ADDR(VIU2_OSD1_BLK2_CFG_W4) 	///../ucode/register.h
+#define VIU2_OSD1_BLK3_CFG_W4 0x1e16 	///../ucode/register.h
+#define P_VIU2_OSD1_BLK3_CFG_W4 		CBUS_REG_ADDR(VIU2_OSD1_BLK3_CFG_W4) 	///../ucode/register.h
+#define VIU2_OSD1_FIFO_CTRL_STAT 0x1e2b 	///../ucode/register.h
+#define P_VIU2_OSD1_FIFO_CTRL_STAT 		CBUS_REG_ADDR(VIU2_OSD1_FIFO_CTRL_STAT) 	///../ucode/register.h
+#define VIU2_OSD1_TEST_RDDATA 0x1e2c 	///../ucode/register.h
+#define P_VIU2_OSD1_TEST_RDDATA 		CBUS_REG_ADDR(VIU2_OSD1_TEST_RDDATA) 	///../ucode/register.h
+#define VIU2_OSD2_CTRL_STAT 0x1e30 	///../ucode/register.h
+#define P_VIU2_OSD2_CTRL_STAT 		CBUS_REG_ADDR(VIU2_OSD2_CTRL_STAT) 	///../ucode/register.h
+#define VIU2_OSD2_CTRL_STAT2 0x1e4d 	///../ucode/register.h
+#define P_VIU2_OSD2_CTRL_STAT2 		CBUS_REG_ADDR(VIU2_OSD2_CTRL_STAT2) 	///../ucode/register.h
+#define VIU2_OSD2_COLOR_ADDR 0x1e31 	///../ucode/register.h
+#define P_VIU2_OSD2_COLOR_ADDR 		CBUS_REG_ADDR(VIU2_OSD2_COLOR_ADDR) 	///../ucode/register.h
+#define VIU2_OSD2_COLOR 0x1e32 	///../ucode/register.h
+#define P_VIU2_OSD2_COLOR 		CBUS_REG_ADDR(VIU2_OSD2_COLOR) 	///../ucode/register.h
+#define VIU2_OSD2_HL1_H_START_END 0x1e33 	///../ucode/register.h
+#define P_VIU2_OSD2_HL1_H_START_END 		CBUS_REG_ADDR(VIU2_OSD2_HL1_H_START_END) 	///../ucode/register.h
+#define VIU2_OSD2_HL1_V_START_END 0x1e34 	///../ucode/register.h
+#define P_VIU2_OSD2_HL1_V_START_END 		CBUS_REG_ADDR(VIU2_OSD2_HL1_V_START_END) 	///../ucode/register.h
+#define VIU2_OSD2_HL2_H_START_END 0x1e35 	///../ucode/register.h
+#define P_VIU2_OSD2_HL2_H_START_END 		CBUS_REG_ADDR(VIU2_OSD2_HL2_H_START_END) 	///../ucode/register.h
+#define VIU2_OSD2_HL2_V_START_END 0x1e36 	///../ucode/register.h
+#define P_VIU2_OSD2_HL2_V_START_END 		CBUS_REG_ADDR(VIU2_OSD2_HL2_V_START_END) 	///../ucode/register.h
+#define VIU2_OSD2_TCOLOR_AG0 0x1e37 	///../ucode/register.h
+#define P_VIU2_OSD2_TCOLOR_AG0 		CBUS_REG_ADDR(VIU2_OSD2_TCOLOR_AG0) 	///../ucode/register.h
+#define VIU2_OSD2_TCOLOR_AG1 0x1e38 	///../ucode/register.h
+#define P_VIU2_OSD2_TCOLOR_AG1 		CBUS_REG_ADDR(VIU2_OSD2_TCOLOR_AG1) 	///../ucode/register.h
+#define VIU2_OSD2_TCOLOR_AG2 0x1e39 	///../ucode/register.h
+#define P_VIU2_OSD2_TCOLOR_AG2 		CBUS_REG_ADDR(VIU2_OSD2_TCOLOR_AG2) 	///../ucode/register.h
+#define VIU2_OSD2_TCOLOR_AG3 0x1e3a 	///../ucode/register.h
+#define P_VIU2_OSD2_TCOLOR_AG3 		CBUS_REG_ADDR(VIU2_OSD2_TCOLOR_AG3) 	///../ucode/register.h
+#define VIU2_OSD2_BLK0_CFG_W0 0x1e3b 	///../ucode/register.h
+#define P_VIU2_OSD2_BLK0_CFG_W0 		CBUS_REG_ADDR(VIU2_OSD2_BLK0_CFG_W0) 	///../ucode/register.h
+#define VIU2_OSD2_BLK1_CFG_W0 0x1e3f 	///../ucode/register.h
+#define P_VIU2_OSD2_BLK1_CFG_W0 		CBUS_REG_ADDR(VIU2_OSD2_BLK1_CFG_W0) 	///../ucode/register.h
+#define VIU2_OSD2_BLK2_CFG_W0 0x1e43 	///../ucode/register.h
+#define P_VIU2_OSD2_BLK2_CFG_W0 		CBUS_REG_ADDR(VIU2_OSD2_BLK2_CFG_W0) 	///../ucode/register.h
+#define VIU2_OSD2_BLK3_CFG_W0 0x1e47 	///../ucode/register.h
+#define P_VIU2_OSD2_BLK3_CFG_W0 		CBUS_REG_ADDR(VIU2_OSD2_BLK3_CFG_W0) 	///../ucode/register.h
+#define VIU2_OSD2_BLK0_CFG_W1 0x1e3c 	///../ucode/register.h
+#define P_VIU2_OSD2_BLK0_CFG_W1 		CBUS_REG_ADDR(VIU2_OSD2_BLK0_CFG_W1) 	///../ucode/register.h
+#define VIU2_OSD2_BLK1_CFG_W1 0x1e40 	///../ucode/register.h
+#define P_VIU2_OSD2_BLK1_CFG_W1 		CBUS_REG_ADDR(VIU2_OSD2_BLK1_CFG_W1) 	///../ucode/register.h
+#define VIU2_OSD2_BLK2_CFG_W1 0x1e44 	///../ucode/register.h
+#define P_VIU2_OSD2_BLK2_CFG_W1 		CBUS_REG_ADDR(VIU2_OSD2_BLK2_CFG_W1) 	///../ucode/register.h
+#define VIU2_OSD2_BLK3_CFG_W1 0x1e48 	///../ucode/register.h
+#define P_VIU2_OSD2_BLK3_CFG_W1 		CBUS_REG_ADDR(VIU2_OSD2_BLK3_CFG_W1) 	///../ucode/register.h
+#define VIU2_OSD2_BLK0_CFG_W2 0x1e3d 	///../ucode/register.h
+#define P_VIU2_OSD2_BLK0_CFG_W2 		CBUS_REG_ADDR(VIU2_OSD2_BLK0_CFG_W2) 	///../ucode/register.h
+#define VIU2_OSD2_BLK1_CFG_W2 0x1e41 	///../ucode/register.h
+#define P_VIU2_OSD2_BLK1_CFG_W2 		CBUS_REG_ADDR(VIU2_OSD2_BLK1_CFG_W2) 	///../ucode/register.h
+#define VIU2_OSD2_BLK2_CFG_W2 0x1e45 	///../ucode/register.h
+#define P_VIU2_OSD2_BLK2_CFG_W2 		CBUS_REG_ADDR(VIU2_OSD2_BLK2_CFG_W2) 	///../ucode/register.h
+#define VIU2_OSD2_BLK3_CFG_W2 0x1e49 	///../ucode/register.h
+#define P_VIU2_OSD2_BLK3_CFG_W2 		CBUS_REG_ADDR(VIU2_OSD2_BLK3_CFG_W2) 	///../ucode/register.h
+#define VIU2_OSD2_BLK0_CFG_W3 0x1e3e 	///../ucode/register.h
+#define P_VIU2_OSD2_BLK0_CFG_W3 		CBUS_REG_ADDR(VIU2_OSD2_BLK0_CFG_W3) 	///../ucode/register.h
+#define VIU2_OSD2_BLK1_CFG_W3 0x1e42 	///../ucode/register.h
+#define P_VIU2_OSD2_BLK1_CFG_W3 		CBUS_REG_ADDR(VIU2_OSD2_BLK1_CFG_W3) 	///../ucode/register.h
+#define VIU2_OSD2_BLK2_CFG_W3 0x1e46 	///../ucode/register.h
+#define P_VIU2_OSD2_BLK2_CFG_W3 		CBUS_REG_ADDR(VIU2_OSD2_BLK2_CFG_W3) 	///../ucode/register.h
+#define VIU2_OSD2_BLK3_CFG_W3 0x1e4a 	///../ucode/register.h
+#define P_VIU2_OSD2_BLK3_CFG_W3 		CBUS_REG_ADDR(VIU2_OSD2_BLK3_CFG_W3) 	///../ucode/register.h
+#define VIU2_OSD2_BLK0_CFG_W4 0x1e64 	///../ucode/register.h
+#define P_VIU2_OSD2_BLK0_CFG_W4 		CBUS_REG_ADDR(VIU2_OSD2_BLK0_CFG_W4) 	///../ucode/register.h
+#define VIU2_OSD2_BLK1_CFG_W4 0x1e65 	///../ucode/register.h
+#define P_VIU2_OSD2_BLK1_CFG_W4 		CBUS_REG_ADDR(VIU2_OSD2_BLK1_CFG_W4) 	///../ucode/register.h
+#define VIU2_OSD2_BLK2_CFG_W4 0x1e66 	///../ucode/register.h
+#define P_VIU2_OSD2_BLK2_CFG_W4 		CBUS_REG_ADDR(VIU2_OSD2_BLK2_CFG_W4) 	///../ucode/register.h
+#define VIU2_OSD2_BLK3_CFG_W4 0x1e67 	///../ucode/register.h
+#define P_VIU2_OSD2_BLK3_CFG_W4 		CBUS_REG_ADDR(VIU2_OSD2_BLK3_CFG_W4) 	///../ucode/register.h
+#define VIU2_OSD2_FIFO_CTRL_STAT 0x1e4b 	///../ucode/register.h
+#define P_VIU2_OSD2_FIFO_CTRL_STAT 		CBUS_REG_ADDR(VIU2_OSD2_FIFO_CTRL_STAT) 	///../ucode/register.h
+#define VIU2_OSD2_TEST_RDDATA 0x1e4c 	///../ucode/register.h
+#define P_VIU2_OSD2_TEST_RDDATA 		CBUS_REG_ADDR(VIU2_OSD2_TEST_RDDATA) 	///../ucode/register.h
+#define VIU2_VD1_IF0_GEN_REG 0x1e50 	///../ucode/register.h
+#define P_VIU2_VD1_IF0_GEN_REG 		CBUS_REG_ADDR(VIU2_VD1_IF0_GEN_REG) 	///../ucode/register.h
+#define VIU2_VD1_IF0_CANVAS0 0x1e51 	///../ucode/register.h
+#define P_VIU2_VD1_IF0_CANVAS0 		CBUS_REG_ADDR(VIU2_VD1_IF0_CANVAS0) 	///../ucode/register.h
+#define VIU2_VD1_IF0_CANVAS1 0x1e52 	///../ucode/register.h
+#define P_VIU2_VD1_IF0_CANVAS1 		CBUS_REG_ADDR(VIU2_VD1_IF0_CANVAS1) 	///../ucode/register.h
+#define VIU2_VD1_IF0_LUMA_X0 0x1e53 	///../ucode/register.h
+#define P_VIU2_VD1_IF0_LUMA_X0 		CBUS_REG_ADDR(VIU2_VD1_IF0_LUMA_X0) 	///../ucode/register.h
+#define VIU2_VD1_IF0_LUMA_Y0 0x1e54 	///../ucode/register.h
+#define P_VIU2_VD1_IF0_LUMA_Y0 		CBUS_REG_ADDR(VIU2_VD1_IF0_LUMA_Y0) 	///../ucode/register.h
+#define VIU2_VD1_IF0_CHROMA_X0 0x1e55 	///../ucode/register.h
+#define P_VIU2_VD1_IF0_CHROMA_X0 		CBUS_REG_ADDR(VIU2_VD1_IF0_CHROMA_X0) 	///../ucode/register.h
+#define VIU2_VD1_IF0_CHROMA_Y0 0x1e56 	///../ucode/register.h
+#define P_VIU2_VD1_IF0_CHROMA_Y0 		CBUS_REG_ADDR(VIU2_VD1_IF0_CHROMA_Y0) 	///../ucode/register.h
+#define VIU2_VD1_IF0_LUMA_X1 0x1e57 	///../ucode/register.h
+#define P_VIU2_VD1_IF0_LUMA_X1 		CBUS_REG_ADDR(VIU2_VD1_IF0_LUMA_X1) 	///../ucode/register.h
+#define VIU2_VD1_IF0_LUMA_Y1 0x1e58 	///../ucode/register.h
+#define P_VIU2_VD1_IF0_LUMA_Y1 		CBUS_REG_ADDR(VIU2_VD1_IF0_LUMA_Y1) 	///../ucode/register.h
+#define VIU2_VD1_IF0_CHROMA_X1 0x1e59 	///../ucode/register.h
+#define P_VIU2_VD1_IF0_CHROMA_X1 		CBUS_REG_ADDR(VIU2_VD1_IF0_CHROMA_X1) 	///../ucode/register.h
+#define VIU2_VD1_IF0_CHROMA_Y1 0x1e5a 	///../ucode/register.h
+#define P_VIU2_VD1_IF0_CHROMA_Y1 		CBUS_REG_ADDR(VIU2_VD1_IF0_CHROMA_Y1) 	///../ucode/register.h
+#define VIU2_VD1_IF0_RPT_LOOP 0x1e5b 	///../ucode/register.h
+#define P_VIU2_VD1_IF0_RPT_LOOP 		CBUS_REG_ADDR(VIU2_VD1_IF0_RPT_LOOP) 	///../ucode/register.h
+#define VIU2_VD1_IF0_LUMA0_RPT_PAT 0x1e5c 	///../ucode/register.h
+#define P_VIU2_VD1_IF0_LUMA0_RPT_PAT 		CBUS_REG_ADDR(VIU2_VD1_IF0_LUMA0_RPT_PAT) 	///../ucode/register.h
+#define VIU2_VD1_IF0_CHROMA0_RPT_PAT 0x1e5d 	///../ucode/register.h
+#define P_VIU2_VD1_IF0_CHROMA0_RPT_PAT 		CBUS_REG_ADDR(VIU2_VD1_IF0_CHROMA0_RPT_PAT) 	///../ucode/register.h
+#define VIU2_VD1_IF0_LUMA1_RPT_PAT 0x1e5e 	///../ucode/register.h
+#define P_VIU2_VD1_IF0_LUMA1_RPT_PAT 		CBUS_REG_ADDR(VIU2_VD1_IF0_LUMA1_RPT_PAT) 	///../ucode/register.h
+#define VIU2_VD1_IF0_CHROMA1_RPT_PAT 0x1e5f 	///../ucode/register.h
+#define P_VIU2_VD1_IF0_CHROMA1_RPT_PAT 		CBUS_REG_ADDR(VIU2_VD1_IF0_CHROMA1_RPT_PAT) 	///../ucode/register.h
+#define VIU2_VD1_IF0_LUMA_PSEL 0x1e60 	///../ucode/register.h
+#define P_VIU2_VD1_IF0_LUMA_PSEL 		CBUS_REG_ADDR(VIU2_VD1_IF0_LUMA_PSEL) 	///../ucode/register.h
+#define VIU2_VD1_IF0_CHROMA_PSEL 0x1e61 	///../ucode/register.h
+#define P_VIU2_VD1_IF0_CHROMA_PSEL 		CBUS_REG_ADDR(VIU2_VD1_IF0_CHROMA_PSEL) 	///../ucode/register.h
+#define VIU2_VD1_IF0_DUMMY_PIXEL 0x1e62 	///../ucode/register.h
+#define P_VIU2_VD1_IF0_DUMMY_PIXEL 		CBUS_REG_ADDR(VIU2_VD1_IF0_DUMMY_PIXEL) 	///../ucode/register.h
+#define VIU2_VD1_IF0_LUMA_FIFO_SIZE 0x1e63 	///../ucode/register.h
+#define P_VIU2_VD1_IF0_LUMA_FIFO_SIZE 		CBUS_REG_ADDR(VIU2_VD1_IF0_LUMA_FIFO_SIZE) 	///../ucode/register.h
+#define VIU2_VD1_IF0_RANGE_MAP_Y 0x1e6a 	///../ucode/register.h
+#define P_VIU2_VD1_IF0_RANGE_MAP_Y 		CBUS_REG_ADDR(VIU2_VD1_IF0_RANGE_MAP_Y) 	///../ucode/register.h
+#define VIU2_VD1_IF0_RANGE_MAP_CB 0x1e6b 	///../ucode/register.h
+#define P_VIU2_VD1_IF0_RANGE_MAP_CB 		CBUS_REG_ADDR(VIU2_VD1_IF0_RANGE_MAP_CB) 	///../ucode/register.h
+#define VIU2_VD1_IF0_RANGE_MAP_CR 0x1e6c 	///../ucode/register.h
+#define P_VIU2_VD1_IF0_RANGE_MAP_CR 		CBUS_REG_ADDR(VIU2_VD1_IF0_RANGE_MAP_CR) 	///../ucode/register.h
+#define VIU2_VD1_IF0_GEN_REG2 0x1e6d 	///../ucode/register.h
+#define P_VIU2_VD1_IF0_GEN_REG2 		CBUS_REG_ADDR(VIU2_VD1_IF0_GEN_REG2) 	///../ucode/register.h
+#define VIU2_VD1_FMT_CTRL 0x1e68 	///../ucode/register.h
+#define P_VIU2_VD1_FMT_CTRL 		CBUS_REG_ADDR(VIU2_VD1_FMT_CTRL) 	///../ucode/register.h
+#define VIU2_VD1_FMT_W 0x1e69 	///../ucode/register.h
+#define P_VIU2_VD1_FMT_W 		CBUS_REG_ADDR(VIU2_VD1_FMT_W) 	///../ucode/register.h
+#define ENCP_VFIFO2VD_CTL 0x1b58 	///../ucode/register.h
+#define P_ENCP_VFIFO2VD_CTL 		CBUS_REG_ADDR(ENCP_VFIFO2VD_CTL) 	///../ucode/register.h
+#define ENCP_VFIFO2VD_PIXEL_START 0x1b59 	///../ucode/register.h
+#define P_ENCP_VFIFO2VD_PIXEL_START 		CBUS_REG_ADDR(ENCP_VFIFO2VD_PIXEL_START) 	///../ucode/register.h
+#define ENCP_VFIFO2VD_PIXEL_END 0x1b5a 	///../ucode/register.h
+#define P_ENCP_VFIFO2VD_PIXEL_END 		CBUS_REG_ADDR(ENCP_VFIFO2VD_PIXEL_END) 	///../ucode/register.h
+#define ENCP_VFIFO2VD_LINE_TOP_START 0x1b5b 	///../ucode/register.h
+#define P_ENCP_VFIFO2VD_LINE_TOP_START 		CBUS_REG_ADDR(ENCP_VFIFO2VD_LINE_TOP_START) 	///../ucode/register.h
+#define ENCP_VFIFO2VD_LINE_TOP_END 0x1b5c 	///../ucode/register.h
+#define P_ENCP_VFIFO2VD_LINE_TOP_END 		CBUS_REG_ADDR(ENCP_VFIFO2VD_LINE_TOP_END) 	///../ucode/register.h
+#define ENCP_VFIFO2VD_LINE_BOT_START 0x1b5d 	///../ucode/register.h
+#define P_ENCP_VFIFO2VD_LINE_BOT_START 		CBUS_REG_ADDR(ENCP_VFIFO2VD_LINE_BOT_START) 	///../ucode/register.h
+#define ENCP_VFIFO2VD_LINE_BOT_END 0x1b5e 	///../ucode/register.h
+#define P_ENCP_VFIFO2VD_LINE_BOT_END 		CBUS_REG_ADDR(ENCP_VFIFO2VD_LINE_BOT_END) 	///../ucode/register.h
+#define VENC_SYNC_ROUTE 0x1b60 	///../ucode/register.h
+#define P_VENC_SYNC_ROUTE 		CBUS_REG_ADDR(VENC_SYNC_ROUTE) 	///../ucode/register.h
+#define VENC_VIDEO_EXSRC 0x1b61 	///../ucode/register.h
+#define P_VENC_VIDEO_EXSRC 		CBUS_REG_ADDR(VENC_VIDEO_EXSRC) 	///../ucode/register.h
+#define VENC_DVI_SETTING 0x1b62 	///../ucode/register.h
+#define P_VENC_DVI_SETTING 		CBUS_REG_ADDR(VENC_DVI_SETTING) 	///../ucode/register.h
+#define VENC_C656_CTRL 0x1b63 	///../ucode/register.h
+#define P_VENC_C656_CTRL 		CBUS_REG_ADDR(VENC_C656_CTRL) 	///../ucode/register.h
+#define VENC_UPSAMPLE_CTRL0 0x1b64 	///../ucode/register.h
+#define P_VENC_UPSAMPLE_CTRL0 		CBUS_REG_ADDR(VENC_UPSAMPLE_CTRL0) 	///../ucode/register.h
+#define VENC_UPSAMPLE_CTRL1 0x1b65 	///../ucode/register.h
+#define P_VENC_UPSAMPLE_CTRL1 		CBUS_REG_ADDR(VENC_UPSAMPLE_CTRL1) 	///../ucode/register.h
+#define VENC_UPSAMPLE_CTRL2 0x1b66 	///../ucode/register.h
+#define P_VENC_UPSAMPLE_CTRL2 		CBUS_REG_ADDR(VENC_UPSAMPLE_CTRL2) 	///../ucode/register.h
+#define TCON_INVERT_CTL 0x1b67 	///../ucode/register.h
+#define P_TCON_INVERT_CTL 		CBUS_REG_ADDR(TCON_INVERT_CTL) 	///../ucode/register.h
+#define VENC_VIDEO_PROG_MODE 0x1b68 	///../ucode/register.h
+#define P_VENC_VIDEO_PROG_MODE 		CBUS_REG_ADDR(VENC_VIDEO_PROG_MODE) 	///../ucode/register.h
+#define VENC_ENCI_LINE 0x1b69 	///../ucode/register.h
+#define P_VENC_ENCI_LINE 		CBUS_REG_ADDR(VENC_ENCI_LINE) 	///../ucode/register.h
+#define VENC_ENCI_PIXEL 0x1b6a 	///../ucode/register.h
+#define P_VENC_ENCI_PIXEL 		CBUS_REG_ADDR(VENC_ENCI_PIXEL) 	///../ucode/register.h
+#define VENC_ENCP_LINE 0x1b6b 	///../ucode/register.h
+#define P_VENC_ENCP_LINE 		CBUS_REG_ADDR(VENC_ENCP_LINE) 	///../ucode/register.h
+#define VENC_ENCP_PIXEL 0x1b6c 	///../ucode/register.h
+#define P_VENC_ENCP_PIXEL 		CBUS_REG_ADDR(VENC_ENCP_PIXEL) 	///../ucode/register.h
+#define VENC_STATA 0x1b6d 	///../ucode/register.h
+#define P_VENC_STATA 		CBUS_REG_ADDR(VENC_STATA) 	///../ucode/register.h
+#define VENC_INTCTRL 0x1b6e 	///../ucode/register.h
+#define P_VENC_INTCTRL 		CBUS_REG_ADDR(VENC_INTCTRL) 	///../ucode/register.h
+#define VENC_INTFLAG 0x1b6f 	///../ucode/register.h
+#define P_VENC_INTFLAG 		CBUS_REG_ADDR(VENC_INTFLAG) 	///../ucode/register.h
+#define VENC_VIDEO_TST_EN 0x1b70 	///../ucode/register.h
+#define P_VENC_VIDEO_TST_EN 		CBUS_REG_ADDR(VENC_VIDEO_TST_EN) 	///../ucode/register.h
+#define VENC_VIDEO_TST_MDSEL 0x1b71 	///../ucode/register.h
+#define P_VENC_VIDEO_TST_MDSEL 		CBUS_REG_ADDR(VENC_VIDEO_TST_MDSEL) 	///../ucode/register.h
+#define VENC_VIDEO_TST_Y 0x1b72 	///../ucode/register.h
+#define P_VENC_VIDEO_TST_Y 		CBUS_REG_ADDR(VENC_VIDEO_TST_Y) 	///../ucode/register.h
+#define VENC_VIDEO_TST_CB 0x1b73 	///../ucode/register.h
+#define P_VENC_VIDEO_TST_CB 		CBUS_REG_ADDR(VENC_VIDEO_TST_CB) 	///../ucode/register.h
+#define VENC_VIDEO_TST_CR 0x1b74 	///../ucode/register.h
+#define P_VENC_VIDEO_TST_CR 		CBUS_REG_ADDR(VENC_VIDEO_TST_CR) 	///../ucode/register.h
+#define VENC_VIDEO_TST_CLRBAR_STRT 0x1b75 	///../ucode/register.h
+#define P_VENC_VIDEO_TST_CLRBAR_STRT 		CBUS_REG_ADDR(VENC_VIDEO_TST_CLRBAR_STRT) 	///../ucode/register.h
+#define VENC_VIDEO_TST_CLRBAR_WIDTH 0x1b76 	///../ucode/register.h
+#define P_VENC_VIDEO_TST_CLRBAR_WIDTH 		CBUS_REG_ADDR(VENC_VIDEO_TST_CLRBAR_WIDTH) 	///../ucode/register.h
+#define VENC_VIDEO_TST_VDCNT_STSET 0x1b77 	///../ucode/register.h
+#define P_VENC_VIDEO_TST_VDCNT_STSET 		CBUS_REG_ADDR(VENC_VIDEO_TST_VDCNT_STSET) 	///../ucode/register.h
+#define VENC_VDAC_DACSEL0 0x1b78 	///../ucode/register.h
+#define P_VENC_VDAC_DACSEL0 		CBUS_REG_ADDR(VENC_VDAC_DACSEL0) 	///../ucode/register.h
+#define VENC_VDAC_DACSEL1 0x1b79 	///../ucode/register.h
+#define P_VENC_VDAC_DACSEL1 		CBUS_REG_ADDR(VENC_VDAC_DACSEL1) 	///../ucode/register.h
+#define VENC_VDAC_DACSEL2 0x1b7a 	///../ucode/register.h
+#define P_VENC_VDAC_DACSEL2 		CBUS_REG_ADDR(VENC_VDAC_DACSEL2) 	///../ucode/register.h
+#define VENC_VDAC_DACSEL3 0x1b7b 	///../ucode/register.h
+#define P_VENC_VDAC_DACSEL3 		CBUS_REG_ADDR(VENC_VDAC_DACSEL3) 	///../ucode/register.h
+#define VENC_VDAC_DACSEL4 0x1b7c 	///../ucode/register.h
+#define P_VENC_VDAC_DACSEL4 		CBUS_REG_ADDR(VENC_VDAC_DACSEL4) 	///../ucode/register.h
+#define VENC_VDAC_DACSEL5 0x1b7d 	///../ucode/register.h
+#define P_VENC_VDAC_DACSEL5 		CBUS_REG_ADDR(VENC_VDAC_DACSEL5) 	///../ucode/register.h
+#define VENC_VDAC_SETTING 0x1b7e 	///../ucode/register.h
+#define P_VENC_VDAC_SETTING 		CBUS_REG_ADDR(VENC_VDAC_SETTING) 	///../ucode/register.h
+#define VENC_VDAC_TST_VAL 0x1b7f 	///../ucode/register.h
+#define P_VENC_VDAC_TST_VAL 		CBUS_REG_ADDR(VENC_VDAC_TST_VAL) 	///../ucode/register.h
+#define VENC_VDAC_DAC0_GAINCTRL 0x1bf0 	///../ucode/register.h
+#define P_VENC_VDAC_DAC0_GAINCTRL 		CBUS_REG_ADDR(VENC_VDAC_DAC0_GAINCTRL) 	///../ucode/register.h
+#define VENC_VDAC_DAC0_OFFSET 0x1bf1 	///../ucode/register.h
+#define P_VENC_VDAC_DAC0_OFFSET 		CBUS_REG_ADDR(VENC_VDAC_DAC0_OFFSET) 	///../ucode/register.h
+#define VENC_VDAC_DAC1_GAINCTRL 0x1bf2 	///../ucode/register.h
+#define P_VENC_VDAC_DAC1_GAINCTRL 		CBUS_REG_ADDR(VENC_VDAC_DAC1_GAINCTRL) 	///../ucode/register.h
+#define VENC_VDAC_DAC1_OFFSET 0x1bf3 	///../ucode/register.h
+#define P_VENC_VDAC_DAC1_OFFSET 		CBUS_REG_ADDR(VENC_VDAC_DAC1_OFFSET) 	///../ucode/register.h
+#define VENC_VDAC_DAC2_GAINCTRL 0x1bf4 	///../ucode/register.h
+#define P_VENC_VDAC_DAC2_GAINCTRL 		CBUS_REG_ADDR(VENC_VDAC_DAC2_GAINCTRL) 	///../ucode/register.h
+#define VENC_VDAC_DAC2_OFFSET 0x1bf5 	///../ucode/register.h
+#define P_VENC_VDAC_DAC2_OFFSET 		CBUS_REG_ADDR(VENC_VDAC_DAC2_OFFSET) 	///../ucode/register.h
+#define VENC_VDAC_DAC3_GAINCTRL 0x1bf6 	///../ucode/register.h
+#define P_VENC_VDAC_DAC3_GAINCTRL 		CBUS_REG_ADDR(VENC_VDAC_DAC3_GAINCTRL) 	///../ucode/register.h
+#define VENC_VDAC_DAC3_OFFSET 0x1bf7 	///../ucode/register.h
+#define P_VENC_VDAC_DAC3_OFFSET 		CBUS_REG_ADDR(VENC_VDAC_DAC3_OFFSET) 	///../ucode/register.h
+#define VENC_VDAC_DAC4_GAINCTRL 0x1bf8 	///../ucode/register.h
+#define P_VENC_VDAC_DAC4_GAINCTRL 		CBUS_REG_ADDR(VENC_VDAC_DAC4_GAINCTRL) 	///../ucode/register.h
+#define VENC_VDAC_DAC4_OFFSET 0x1bf9 	///../ucode/register.h
+#define P_VENC_VDAC_DAC4_OFFSET 		CBUS_REG_ADDR(VENC_VDAC_DAC4_OFFSET) 	///../ucode/register.h
+#define VENC_VDAC_DAC5_GAINCTRL 0x1bfa 	///../ucode/register.h
+#define P_VENC_VDAC_DAC5_GAINCTRL 		CBUS_REG_ADDR(VENC_VDAC_DAC5_GAINCTRL) 	///../ucode/register.h
+#define VENC_VDAC_DAC5_OFFSET 0x1bfb 	///../ucode/register.h
+#define P_VENC_VDAC_DAC5_OFFSET 		CBUS_REG_ADDR(VENC_VDAC_DAC5_OFFSET) 	///../ucode/register.h
+#define VENC_VDAC_FIFO_CTRL 0x1bfc 	///../ucode/register.h
+#define P_VENC_VDAC_FIFO_CTRL 		CBUS_REG_ADDR(VENC_VDAC_FIFO_CTRL) 	///../ucode/register.h
+#define ENCL_TCON_INVERT_CTL 0x1bfd 	///../ucode/register.h
+#define P_ENCL_TCON_INVERT_CTL 		CBUS_REG_ADDR(ENCL_TCON_INVERT_CTL) 	///../ucode/register.h
+#define ENCP_VIDEO_EN 0x1b80 	///../ucode/register.h
+#define P_ENCP_VIDEO_EN 		CBUS_REG_ADDR(ENCP_VIDEO_EN) 	///../ucode/register.h
+#define ENCP_VIDEO_SYNC_MODE 0x1b81 	///../ucode/register.h
+#define P_ENCP_VIDEO_SYNC_MODE 		CBUS_REG_ADDR(ENCP_VIDEO_SYNC_MODE) 	///../ucode/register.h
+#define ENCP_MACV_EN 0x1b82 	///../ucode/register.h
+#define P_ENCP_MACV_EN 		CBUS_REG_ADDR(ENCP_MACV_EN) 	///../ucode/register.h
+#define ENCP_VIDEO_Y_SCL 0x1b83 	///../ucode/register.h
+#define P_ENCP_VIDEO_Y_SCL 		CBUS_REG_ADDR(ENCP_VIDEO_Y_SCL) 	///../ucode/register.h
+#define ENCP_VIDEO_PB_SCL 0x1b84 	///../ucode/register.h
+#define P_ENCP_VIDEO_PB_SCL 		CBUS_REG_ADDR(ENCP_VIDEO_PB_SCL) 	///../ucode/register.h
+#define ENCP_VIDEO_PR_SCL 0x1b85 	///../ucode/register.h
+#define P_ENCP_VIDEO_PR_SCL 		CBUS_REG_ADDR(ENCP_VIDEO_PR_SCL) 	///../ucode/register.h
+#define ENCP_VIDEO_SYNC_SCL 0x1b86 	///../ucode/register.h
+#define P_ENCP_VIDEO_SYNC_SCL 		CBUS_REG_ADDR(ENCP_VIDEO_SYNC_SCL) 	///../ucode/register.h
+#define ENCP_VIDEO_MACV_SCL 0x1b87 	///../ucode/register.h
+#define P_ENCP_VIDEO_MACV_SCL 		CBUS_REG_ADDR(ENCP_VIDEO_MACV_SCL) 	///../ucode/register.h
+#define ENCP_VIDEO_Y_OFFST 0x1b88 	///../ucode/register.h
+#define P_ENCP_VIDEO_Y_OFFST 		CBUS_REG_ADDR(ENCP_VIDEO_Y_OFFST) 	///../ucode/register.h
+#define ENCP_VIDEO_PB_OFFST 0x1b89 	///../ucode/register.h
+#define P_ENCP_VIDEO_PB_OFFST 		CBUS_REG_ADDR(ENCP_VIDEO_PB_OFFST) 	///../ucode/register.h
+#define ENCP_VIDEO_PR_OFFST 0x1b8a 	///../ucode/register.h
+#define P_ENCP_VIDEO_PR_OFFST 		CBUS_REG_ADDR(ENCP_VIDEO_PR_OFFST) 	///../ucode/register.h
+#define ENCP_VIDEO_SYNC_OFFST 0x1b8b 	///../ucode/register.h
+#define P_ENCP_VIDEO_SYNC_OFFST 		CBUS_REG_ADDR(ENCP_VIDEO_SYNC_OFFST) 	///../ucode/register.h
+#define ENCP_VIDEO_MACV_OFFST 0x1b8c 	///../ucode/register.h
+#define P_ENCP_VIDEO_MACV_OFFST 		CBUS_REG_ADDR(ENCP_VIDEO_MACV_OFFST) 	///../ucode/register.h
+#define ENCP_VIDEO_MODE 0x1b8d 	///../ucode/register.h
+#define P_ENCP_VIDEO_MODE 		CBUS_REG_ADDR(ENCP_VIDEO_MODE) 	///../ucode/register.h
+#define ENCP_VIDEO_MODE_ADV 0x1b8e 	///../ucode/register.h
+#define P_ENCP_VIDEO_MODE_ADV 		CBUS_REG_ADDR(ENCP_VIDEO_MODE_ADV) 	///../ucode/register.h
+#define ENCP_DBG_PX_RST 0x1b90 	///../ucode/register.h
+#define P_ENCP_DBG_PX_RST 		CBUS_REG_ADDR(ENCP_DBG_PX_RST) 	///../ucode/register.h
+#define ENCP_DBG_LN_RST 0x1b91 	///../ucode/register.h
+#define P_ENCP_DBG_LN_RST 		CBUS_REG_ADDR(ENCP_DBG_LN_RST) 	///../ucode/register.h
+#define ENCP_DBG_PX_INT 0x1b92 	///../ucode/register.h
+#define P_ENCP_DBG_PX_INT 		CBUS_REG_ADDR(ENCP_DBG_PX_INT) 	///../ucode/register.h
+#define ENCP_DBG_LN_INT 0x1b93 	///../ucode/register.h
+#define P_ENCP_DBG_LN_INT 		CBUS_REG_ADDR(ENCP_DBG_LN_INT) 	///../ucode/register.h
+#define ENCP_VIDEO_YFP1_HTIME 0x1b94 	///../ucode/register.h
+#define P_ENCP_VIDEO_YFP1_HTIME 		CBUS_REG_ADDR(ENCP_VIDEO_YFP1_HTIME) 	///../ucode/register.h
+#define ENCP_VIDEO_YFP2_HTIME 0x1b95 	///../ucode/register.h
+#define P_ENCP_VIDEO_YFP2_HTIME 		CBUS_REG_ADDR(ENCP_VIDEO_YFP2_HTIME) 	///../ucode/register.h
+#define ENCP_VIDEO_YC_DLY 0x1b96 	///../ucode/register.h
+#define P_ENCP_VIDEO_YC_DLY 		CBUS_REG_ADDR(ENCP_VIDEO_YC_DLY) 	///../ucode/register.h
+#define ENCP_VIDEO_MAX_PXCNT 0x1b97 	///../ucode/register.h
+#define P_ENCP_VIDEO_MAX_PXCNT 		CBUS_REG_ADDR(ENCP_VIDEO_MAX_PXCNT) 	///../ucode/register.h
+#define ENCP_VIDEO_HSPULS_BEGIN 0x1b98 	///../ucode/register.h
+#define P_ENCP_VIDEO_HSPULS_BEGIN 		CBUS_REG_ADDR(ENCP_VIDEO_HSPULS_BEGIN) 	///../ucode/register.h
+#define ENCP_VIDEO_HSPULS_END 0x1b99 	///../ucode/register.h
+#define P_ENCP_VIDEO_HSPULS_END 		CBUS_REG_ADDR(ENCP_VIDEO_HSPULS_END) 	///../ucode/register.h
+#define ENCP_VIDEO_HSPULS_SWITCH 0x1b9a 	///../ucode/register.h
+#define P_ENCP_VIDEO_HSPULS_SWITCH 		CBUS_REG_ADDR(ENCP_VIDEO_HSPULS_SWITCH) 	///../ucode/register.h
+#define ENCP_VIDEO_VSPULS_BEGIN 0x1b9b 	///../ucode/register.h
+#define P_ENCP_VIDEO_VSPULS_BEGIN 		CBUS_REG_ADDR(ENCP_VIDEO_VSPULS_BEGIN) 	///../ucode/register.h
+#define ENCP_VIDEO_VSPULS_END 0x1b9c 	///../ucode/register.h
+#define P_ENCP_VIDEO_VSPULS_END 		CBUS_REG_ADDR(ENCP_VIDEO_VSPULS_END) 	///../ucode/register.h
+#define ENCP_VIDEO_VSPULS_BLINE 0x1b9d 	///../ucode/register.h
+#define P_ENCP_VIDEO_VSPULS_BLINE 		CBUS_REG_ADDR(ENCP_VIDEO_VSPULS_BLINE) 	///../ucode/register.h
+#define ENCP_VIDEO_VSPULS_ELINE 0x1b9e 	///../ucode/register.h
+#define P_ENCP_VIDEO_VSPULS_ELINE 		CBUS_REG_ADDR(ENCP_VIDEO_VSPULS_ELINE) 	///../ucode/register.h
+#define ENCP_VIDEO_EQPULS_BEGIN 0x1b9f 	///../ucode/register.h
+#define P_ENCP_VIDEO_EQPULS_BEGIN 		CBUS_REG_ADDR(ENCP_VIDEO_EQPULS_BEGIN) 	///../ucode/register.h
+#define ENCP_VIDEO_EQPULS_END 0x1ba0 	///../ucode/register.h
+#define P_ENCP_VIDEO_EQPULS_END 		CBUS_REG_ADDR(ENCP_VIDEO_EQPULS_END) 	///../ucode/register.h
+#define ENCP_VIDEO_EQPULS_BLINE 0x1ba1 	///../ucode/register.h
+#define P_ENCP_VIDEO_EQPULS_BLINE 		CBUS_REG_ADDR(ENCP_VIDEO_EQPULS_BLINE) 	///../ucode/register.h
+#define ENCP_VIDEO_EQPULS_ELINE 0x1ba2 	///../ucode/register.h
+#define P_ENCP_VIDEO_EQPULS_ELINE 		CBUS_REG_ADDR(ENCP_VIDEO_EQPULS_ELINE) 	///../ucode/register.h
+#define ENCP_VIDEO_HAVON_END 0x1ba3 	///../ucode/register.h
+#define P_ENCP_VIDEO_HAVON_END 		CBUS_REG_ADDR(ENCP_VIDEO_HAVON_END) 	///../ucode/register.h
+#define ENCP_VIDEO_HAVON_BEGIN 0x1ba4 	///../ucode/register.h
+#define P_ENCP_VIDEO_HAVON_BEGIN 		CBUS_REG_ADDR(ENCP_VIDEO_HAVON_BEGIN) 	///../ucode/register.h
+#define ENCP_VIDEO_VAVON_ELINE 0x1baf 	///../ucode/register.h
+#define P_ENCP_VIDEO_VAVON_ELINE 		CBUS_REG_ADDR(ENCP_VIDEO_VAVON_ELINE) 	///../ucode/register.h
+#define ENCP_VIDEO_VAVON_BLINE 0x1ba6 	///../ucode/register.h
+#define P_ENCP_VIDEO_VAVON_BLINE 		CBUS_REG_ADDR(ENCP_VIDEO_VAVON_BLINE) 	///../ucode/register.h
+#define ENCP_VIDEO_HSO_BEGIN 0x1ba7 	///../ucode/register.h
+#define P_ENCP_VIDEO_HSO_BEGIN 		CBUS_REG_ADDR(ENCP_VIDEO_HSO_BEGIN) 	///../ucode/register.h
+#define ENCP_VIDEO_HSO_END 0x1ba8 	///../ucode/register.h
+#define P_ENCP_VIDEO_HSO_END 		CBUS_REG_ADDR(ENCP_VIDEO_HSO_END) 	///../ucode/register.h
+#define ENCP_VIDEO_VSO_BEGIN 0x1ba9 	///../ucode/register.h
+#define P_ENCP_VIDEO_VSO_BEGIN 		CBUS_REG_ADDR(ENCP_VIDEO_VSO_BEGIN) 	///../ucode/register.h
+#define ENCP_VIDEO_VSO_END 0x1baa 	///../ucode/register.h
+#define P_ENCP_VIDEO_VSO_END 		CBUS_REG_ADDR(ENCP_VIDEO_VSO_END) 	///../ucode/register.h
+#define ENCP_VIDEO_VSO_BLINE 0x1bab 	///../ucode/register.h
+#define P_ENCP_VIDEO_VSO_BLINE 		CBUS_REG_ADDR(ENCP_VIDEO_VSO_BLINE) 	///../ucode/register.h
+#define ENCP_VIDEO_VSO_ELINE 0x1bac 	///../ucode/register.h
+#define P_ENCP_VIDEO_VSO_ELINE 		CBUS_REG_ADDR(ENCP_VIDEO_VSO_ELINE) 	///../ucode/register.h
+#define ENCP_VIDEO_SYNC_WAVE_CURVE 0x1bad 	///../ucode/register.h
+#define P_ENCP_VIDEO_SYNC_WAVE_CURVE 		CBUS_REG_ADDR(ENCP_VIDEO_SYNC_WAVE_CURVE) 	///../ucode/register.h
+#define ENCP_VIDEO_MAX_LNCNT 0x1bae 	///../ucode/register.h
+#define P_ENCP_VIDEO_MAX_LNCNT 		CBUS_REG_ADDR(ENCP_VIDEO_MAX_LNCNT) 	///../ucode/register.h
+#define ENCP_VIDEO_SY_VAL 0x1bb0 	///../ucode/register.h
+#define P_ENCP_VIDEO_SY_VAL 		CBUS_REG_ADDR(ENCP_VIDEO_SY_VAL) 	///../ucode/register.h
+#define ENCP_VIDEO_SY2_VAL 0x1bb1 	///../ucode/register.h
+#define P_ENCP_VIDEO_SY2_VAL 		CBUS_REG_ADDR(ENCP_VIDEO_SY2_VAL) 	///../ucode/register.h
+#define ENCP_VIDEO_BLANKY_VAL 0x1bb2 	///../ucode/register.h
+#define P_ENCP_VIDEO_BLANKY_VAL 		CBUS_REG_ADDR(ENCP_VIDEO_BLANKY_VAL) 	///../ucode/register.h
+#define ENCP_VIDEO_BLANKPB_VAL 0x1bb3 	///../ucode/register.h
+#define P_ENCP_VIDEO_BLANKPB_VAL 		CBUS_REG_ADDR(ENCP_VIDEO_BLANKPB_VAL) 	///../ucode/register.h
+#define ENCP_VIDEO_BLANKPR_VAL 0x1bb4 	///../ucode/register.h
+#define P_ENCP_VIDEO_BLANKPR_VAL 		CBUS_REG_ADDR(ENCP_VIDEO_BLANKPR_VAL) 	///../ucode/register.h
+#define ENCP_VIDEO_HOFFST 0x1bb5 	///../ucode/register.h
+#define P_ENCP_VIDEO_HOFFST 		CBUS_REG_ADDR(ENCP_VIDEO_HOFFST) 	///../ucode/register.h
+#define ENCP_VIDEO_VOFFST 0x1bb6 	///../ucode/register.h
+#define P_ENCP_VIDEO_VOFFST 		CBUS_REG_ADDR(ENCP_VIDEO_VOFFST) 	///../ucode/register.h
+#define ENCP_VIDEO_RGB_CTRL 0x1bb7 	///../ucode/register.h
+#define P_ENCP_VIDEO_RGB_CTRL 		CBUS_REG_ADDR(ENCP_VIDEO_RGB_CTRL) 	///../ucode/register.h
+#define ENCP_VIDEO_FILT_CTRL 0x1bb8 	///../ucode/register.h
+#define P_ENCP_VIDEO_FILT_CTRL 		CBUS_REG_ADDR(ENCP_VIDEO_FILT_CTRL) 	///../ucode/register.h
+#define ENCP_VIDEO_OFLD_VPEQ_OFST 0x1bb9 	///../ucode/register.h
+#define P_ENCP_VIDEO_OFLD_VPEQ_OFST 		CBUS_REG_ADDR(ENCP_VIDEO_OFLD_VPEQ_OFST) 	///../ucode/register.h
+#define ENCP_VIDEO_OFLD_VOAV_OFST 0x1bba 	///../ucode/register.h
+#define P_ENCP_VIDEO_OFLD_VOAV_OFST 		CBUS_REG_ADDR(ENCP_VIDEO_OFLD_VOAV_OFST) 	///../ucode/register.h
+#define ENCP_VIDEO_MATRIX_CB 0x1bbb 	///../ucode/register.h
+#define P_ENCP_VIDEO_MATRIX_CB 		CBUS_REG_ADDR(ENCP_VIDEO_MATRIX_CB) 	///../ucode/register.h
+#define ENCP_VIDEO_MATRIX_CR 0x1bbc 	///../ucode/register.h
+#define P_ENCP_VIDEO_MATRIX_CR 		CBUS_REG_ADDR(ENCP_VIDEO_MATRIX_CR) 	///../ucode/register.h
+#define ENCP_VIDEO_RGBIN_CTRL 0x1bbd 	///../ucode/register.h
+#define P_ENCP_VIDEO_RGBIN_CTRL 		CBUS_REG_ADDR(ENCP_VIDEO_RGBIN_CTRL) 	///../ucode/register.h
+#define ENCP_MACV_BLANKY_VAL 0x1bc0 	///../ucode/register.h
+#define P_ENCP_MACV_BLANKY_VAL 		CBUS_REG_ADDR(ENCP_MACV_BLANKY_VAL) 	///../ucode/register.h
+#define ENCP_MACV_MAXY_VAL 0x1bc1 	///../ucode/register.h
+#define P_ENCP_MACV_MAXY_VAL 		CBUS_REG_ADDR(ENCP_MACV_MAXY_VAL) 	///../ucode/register.h
+#define ENCP_MACV_1ST_PSSYNC_STRT 0x1bc2 	///../ucode/register.h
+#define P_ENCP_MACV_1ST_PSSYNC_STRT 		CBUS_REG_ADDR(ENCP_MACV_1ST_PSSYNC_STRT) 	///../ucode/register.h
+#define ENCP_MACV_PSSYNC_STRT 0x1bc3 	///../ucode/register.h
+#define P_ENCP_MACV_PSSYNC_STRT 		CBUS_REG_ADDR(ENCP_MACV_PSSYNC_STRT) 	///../ucode/register.h
+#define ENCP_MACV_AGC_STRT 0x1bc4 	///../ucode/register.h
+#define P_ENCP_MACV_AGC_STRT 		CBUS_REG_ADDR(ENCP_MACV_AGC_STRT) 	///../ucode/register.h
+#define ENCP_MACV_AGC_END 0x1bc5 	///../ucode/register.h
+#define P_ENCP_MACV_AGC_END 		CBUS_REG_ADDR(ENCP_MACV_AGC_END) 	///../ucode/register.h
+#define ENCP_MACV_WAVE_END 0x1bc6 	///../ucode/register.h
+#define P_ENCP_MACV_WAVE_END 		CBUS_REG_ADDR(ENCP_MACV_WAVE_END) 	///../ucode/register.h
+#define ENCP_MACV_STRTLINE 0x1bc7 	///../ucode/register.h
+#define P_ENCP_MACV_STRTLINE 		CBUS_REG_ADDR(ENCP_MACV_STRTLINE) 	///../ucode/register.h
+#define ENCP_MACV_ENDLINE 0x1bc8 	///../ucode/register.h
+#define P_ENCP_MACV_ENDLINE 		CBUS_REG_ADDR(ENCP_MACV_ENDLINE) 	///../ucode/register.h
+#define ENCP_MACV_TS_CNT_MAX_L 0x1bc9 	///../ucode/register.h
+#define P_ENCP_MACV_TS_CNT_MAX_L 		CBUS_REG_ADDR(ENCP_MACV_TS_CNT_MAX_L) 	///../ucode/register.h
+#define ENCP_MACV_TS_CNT_MAX_H 0x1bca 	///../ucode/register.h
+#define P_ENCP_MACV_TS_CNT_MAX_H 		CBUS_REG_ADDR(ENCP_MACV_TS_CNT_MAX_H) 	///../ucode/register.h
+#define ENCP_MACV_TIME_DOWN 0x1bcb 	///../ucode/register.h
+#define P_ENCP_MACV_TIME_DOWN 		CBUS_REG_ADDR(ENCP_MACV_TIME_DOWN) 	///../ucode/register.h
+#define ENCP_MACV_TIME_LO 0x1bcc 	///../ucode/register.h
+#define P_ENCP_MACV_TIME_LO 		CBUS_REG_ADDR(ENCP_MACV_TIME_LO) 	///../ucode/register.h
+#define ENCP_MACV_TIME_UP 0x1bcd 	///../ucode/register.h
+#define P_ENCP_MACV_TIME_UP 		CBUS_REG_ADDR(ENCP_MACV_TIME_UP) 	///../ucode/register.h
+#define ENCP_MACV_TIME_RST 0x1bce 	///../ucode/register.h
+#define P_ENCP_MACV_TIME_RST 		CBUS_REG_ADDR(ENCP_MACV_TIME_RST) 	///../ucode/register.h
+#define ENCP_VBI_CTRL 0x1bd0 	///../ucode/register.h
+#define P_ENCP_VBI_CTRL 		CBUS_REG_ADDR(ENCP_VBI_CTRL) 	///../ucode/register.h
+#define ENCP_VBI_SETTING 0x1bd1 	///../ucode/register.h
+#define P_ENCP_VBI_SETTING 		CBUS_REG_ADDR(ENCP_VBI_SETTING) 	///../ucode/register.h
+#define ENCP_VBI_BEGIN 0x1bd2 	///../ucode/register.h
+#define P_ENCP_VBI_BEGIN 		CBUS_REG_ADDR(ENCP_VBI_BEGIN) 	///../ucode/register.h
+#define ENCP_VBI_WIDTH 0x1bd3 	///../ucode/register.h
+#define P_ENCP_VBI_WIDTH 		CBUS_REG_ADDR(ENCP_VBI_WIDTH) 	///../ucode/register.h
+#define ENCP_VBI_HVAL 0x1bd4 	///../ucode/register.h
+#define P_ENCP_VBI_HVAL 		CBUS_REG_ADDR(ENCP_VBI_HVAL) 	///../ucode/register.h
+#define ENCP_VBI_DATA0 0x1bd5 	///../ucode/register.h
+#define P_ENCP_VBI_DATA0 		CBUS_REG_ADDR(ENCP_VBI_DATA0) 	///../ucode/register.h
+#define ENCP_VBI_DATA1 0x1bd6 	///../ucode/register.h
+#define P_ENCP_VBI_DATA1 		CBUS_REG_ADDR(ENCP_VBI_DATA1) 	///../ucode/register.h
+#define C656_HS_ST 0x1be0 	///../ucode/register.h
+#define P_C656_HS_ST 		CBUS_REG_ADDR(C656_HS_ST) 	///../ucode/register.h
+#define C656_HS_ED 0x1be1 	///../ucode/register.h
+#define P_C656_HS_ED 		CBUS_REG_ADDR(C656_HS_ED) 	///../ucode/register.h
+#define C656_VS_LNST_E 0x1be2 	///../ucode/register.h
+#define P_C656_VS_LNST_E 		CBUS_REG_ADDR(C656_VS_LNST_E) 	///../ucode/register.h
+#define C656_VS_LNST_O 0x1be3 	///../ucode/register.h
+#define P_C656_VS_LNST_O 		CBUS_REG_ADDR(C656_VS_LNST_O) 	///../ucode/register.h
+#define C656_VS_LNED_E 0x1be4 	///../ucode/register.h
+#define P_C656_VS_LNED_E 		CBUS_REG_ADDR(C656_VS_LNED_E) 	///../ucode/register.h
+#define C656_VS_LNED_O 0x1be5 	///../ucode/register.h
+#define P_C656_VS_LNED_O 		CBUS_REG_ADDR(C656_VS_LNED_O) 	///../ucode/register.h
+#define C656_FS_LNST 0x1be6 	///../ucode/register.h
+#define P_C656_FS_LNST 		CBUS_REG_ADDR(C656_FS_LNST) 	///../ucode/register.h
+#define C656_FS_LNED 0x1be7 	///../ucode/register.h
+#define P_C656_FS_LNED 		CBUS_REG_ADDR(C656_FS_LNED) 	///../ucode/register.h
+#define ENCI_VIDEO_MODE 0x1b00 	///../ucode/register.h
+#define P_ENCI_VIDEO_MODE 		CBUS_REG_ADDR(ENCI_VIDEO_MODE) 	///../ucode/register.h
+#define ENCI_VIDEO_MODE_ADV 0x1b01 	///../ucode/register.h
+#define P_ENCI_VIDEO_MODE_ADV 		CBUS_REG_ADDR(ENCI_VIDEO_MODE_ADV) 	///../ucode/register.h
+#define ENCI_VIDEO_FSC_ADJ 0x1b02 	///../ucode/register.h
+#define P_ENCI_VIDEO_FSC_ADJ 		CBUS_REG_ADDR(ENCI_VIDEO_FSC_ADJ) 	///../ucode/register.h
+#define ENCI_VIDEO_BRIGHT 0x1b03 	///../ucode/register.h
+#define P_ENCI_VIDEO_BRIGHT 		CBUS_REG_ADDR(ENCI_VIDEO_BRIGHT) 	///../ucode/register.h
+#define ENCI_VIDEO_CONT 0x1b04 	///../ucode/register.h
+#define P_ENCI_VIDEO_CONT 		CBUS_REG_ADDR(ENCI_VIDEO_CONT) 	///../ucode/register.h
+#define ENCI_VIDEO_SAT 0x1b05 	///../ucode/register.h
+#define P_ENCI_VIDEO_SAT 		CBUS_REG_ADDR(ENCI_VIDEO_SAT) 	///../ucode/register.h
+#define ENCI_VIDEO_HUE 0x1b06 	///../ucode/register.h
+#define P_ENCI_VIDEO_HUE 		CBUS_REG_ADDR(ENCI_VIDEO_HUE) 	///../ucode/register.h
+#define ENCI_VIDEO_SCH 0x1b07 	///../ucode/register.h
+#define P_ENCI_VIDEO_SCH 		CBUS_REG_ADDR(ENCI_VIDEO_SCH) 	///../ucode/register.h
+#define ENCI_SYNC_MODE 0x1b08 	///../ucode/register.h
+#define P_ENCI_SYNC_MODE 		CBUS_REG_ADDR(ENCI_SYNC_MODE) 	///../ucode/register.h
+#define ENCI_SYNC_CTRL 0x1b09 	///../ucode/register.h
+#define P_ENCI_SYNC_CTRL 		CBUS_REG_ADDR(ENCI_SYNC_CTRL) 	///../ucode/register.h
+#define ENCI_SYNC_HSO_BEGIN 0x1b0a 	///../ucode/register.h
+#define P_ENCI_SYNC_HSO_BEGIN 		CBUS_REG_ADDR(ENCI_SYNC_HSO_BEGIN) 	///../ucode/register.h
+#define ENCI_SYNC_HSO_END 0x1b0b 	///../ucode/register.h
+#define P_ENCI_SYNC_HSO_END 		CBUS_REG_ADDR(ENCI_SYNC_HSO_END) 	///../ucode/register.h
+#define ENCI_SYNC_VSO_EVN 0x1b0c 	///../ucode/register.h
+#define P_ENCI_SYNC_VSO_EVN 		CBUS_REG_ADDR(ENCI_SYNC_VSO_EVN) 	///../ucode/register.h
+#define ENCI_SYNC_VSO_ODD 0x1b0d 	///../ucode/register.h
+#define P_ENCI_SYNC_VSO_ODD 		CBUS_REG_ADDR(ENCI_SYNC_VSO_ODD) 	///../ucode/register.h
+#define ENCI_SYNC_VSO_EVNLN 0x1b0e 	///../ucode/register.h
+#define P_ENCI_SYNC_VSO_EVNLN 		CBUS_REG_ADDR(ENCI_SYNC_VSO_EVNLN) 	///../ucode/register.h
+#define ENCI_SYNC_VSO_ODDLN 0x1b0f 	///../ucode/register.h
+#define P_ENCI_SYNC_VSO_ODDLN 		CBUS_REG_ADDR(ENCI_SYNC_VSO_ODDLN) 	///../ucode/register.h
+#define ENCI_SYNC_HOFFST 0x1b10 	///../ucode/register.h
+#define P_ENCI_SYNC_HOFFST 		CBUS_REG_ADDR(ENCI_SYNC_HOFFST) 	///../ucode/register.h
+#define ENCI_SYNC_VOFFST 0x1b11 	///../ucode/register.h
+#define P_ENCI_SYNC_VOFFST 		CBUS_REG_ADDR(ENCI_SYNC_VOFFST) 	///../ucode/register.h
+#define ENCI_SYNC_ADJ 0x1b12 	///../ucode/register.h
+#define P_ENCI_SYNC_ADJ 		CBUS_REG_ADDR(ENCI_SYNC_ADJ) 	///../ucode/register.h
+#define ENCI_RGB_SETTING 0x1b13 	///../ucode/register.h
+#define P_ENCI_RGB_SETTING 		CBUS_REG_ADDR(ENCI_RGB_SETTING) 	///../ucode/register.h
+#define ENCI_DE_H_BEGIN 0x1b16 	///../ucode/register.h
+#define P_ENCI_DE_H_BEGIN 		CBUS_REG_ADDR(ENCI_DE_H_BEGIN) 	///../ucode/register.h
+#define ENCI_DE_H_END 0x1b17 	///../ucode/register.h
+#define P_ENCI_DE_H_END 		CBUS_REG_ADDR(ENCI_DE_H_END) 	///../ucode/register.h
+#define ENCI_DE_V_BEGIN_EVEN 0x1b18 	///../ucode/register.h
+#define P_ENCI_DE_V_BEGIN_EVEN 		CBUS_REG_ADDR(ENCI_DE_V_BEGIN_EVEN) 	///../ucode/register.h
+#define ENCI_DE_V_END_EVEN 0x1b19 	///../ucode/register.h
+#define P_ENCI_DE_V_END_EVEN 		CBUS_REG_ADDR(ENCI_DE_V_END_EVEN) 	///../ucode/register.h
+#define ENCI_DE_V_BEGIN_ODD 0x1b1a 	///../ucode/register.h
+#define P_ENCI_DE_V_BEGIN_ODD 		CBUS_REG_ADDR(ENCI_DE_V_BEGIN_ODD) 	///../ucode/register.h
+#define ENCI_DE_V_END_ODD 0x1b1b 	///../ucode/register.h
+#define P_ENCI_DE_V_END_ODD 		CBUS_REG_ADDR(ENCI_DE_V_END_ODD) 	///../ucode/register.h
+#define ENCI_VBI_SETTING 0x1b20 	///../ucode/register.h
+#define P_ENCI_VBI_SETTING 		CBUS_REG_ADDR(ENCI_VBI_SETTING) 	///../ucode/register.h
+#define ENCI_VBI_CCDT_EVN 0x1b21 	///../ucode/register.h
+#define P_ENCI_VBI_CCDT_EVN 		CBUS_REG_ADDR(ENCI_VBI_CCDT_EVN) 	///../ucode/register.h
+#define ENCI_VBI_CCDT_ODD 0x1b22 	///../ucode/register.h
+#define P_ENCI_VBI_CCDT_ODD 		CBUS_REG_ADDR(ENCI_VBI_CCDT_ODD) 	///../ucode/register.h
+#define ENCI_VBI_CC525_LN 0x1b23 	///../ucode/register.h
+#define P_ENCI_VBI_CC525_LN 		CBUS_REG_ADDR(ENCI_VBI_CC525_LN) 	///../ucode/register.h
+#define ENCI_VBI_CC625_LN 0x1b24 	///../ucode/register.h
+#define P_ENCI_VBI_CC625_LN 		CBUS_REG_ADDR(ENCI_VBI_CC625_LN) 	///../ucode/register.h
+#define ENCI_VBI_WSSDT 0x1b25 	///../ucode/register.h
+#define P_ENCI_VBI_WSSDT 		CBUS_REG_ADDR(ENCI_VBI_WSSDT) 	///../ucode/register.h
+#define ENCI_VBI_WSS_LN 0x1b26 	///../ucode/register.h
+#define P_ENCI_VBI_WSS_LN 		CBUS_REG_ADDR(ENCI_VBI_WSS_LN) 	///../ucode/register.h
+#define ENCI_VBI_CGMSDT_L 0x1b27 	///../ucode/register.h
+#define P_ENCI_VBI_CGMSDT_L 		CBUS_REG_ADDR(ENCI_VBI_CGMSDT_L) 	///../ucode/register.h
+#define ENCI_VBI_CGMSDT_H 0x1b28 	///../ucode/register.h
+#define P_ENCI_VBI_CGMSDT_H 		CBUS_REG_ADDR(ENCI_VBI_CGMSDT_H) 	///../ucode/register.h
+#define ENCI_VBI_CGMS_LN 0x1b29 	///../ucode/register.h
+#define P_ENCI_VBI_CGMS_LN 		CBUS_REG_ADDR(ENCI_VBI_CGMS_LN) 	///../ucode/register.h
+#define ENCI_VBI_TTX_HTIME 0x1b2a 	///../ucode/register.h
+#define P_ENCI_VBI_TTX_HTIME 		CBUS_REG_ADDR(ENCI_VBI_TTX_HTIME) 	///../ucode/register.h
+#define ENCI_VBI_TTX_LN 0x1b2b 	///../ucode/register.h
+#define P_ENCI_VBI_TTX_LN 		CBUS_REG_ADDR(ENCI_VBI_TTX_LN) 	///../ucode/register.h
+#define ENCI_VBI_TTXDT0 0x1b2c 	///../ucode/register.h
+#define P_ENCI_VBI_TTXDT0 		CBUS_REG_ADDR(ENCI_VBI_TTXDT0) 	///../ucode/register.h
+#define ENCI_VBI_TTXDT1 0x1b2d 	///../ucode/register.h
+#define P_ENCI_VBI_TTXDT1 		CBUS_REG_ADDR(ENCI_VBI_TTXDT1) 	///../ucode/register.h
+#define ENCI_VBI_TTXDT2 0x1b2e 	///../ucode/register.h
+#define P_ENCI_VBI_TTXDT2 		CBUS_REG_ADDR(ENCI_VBI_TTXDT2) 	///../ucode/register.h
+#define ENCI_VBI_TTXDT3 0x1b2f 	///../ucode/register.h
+#define P_ENCI_VBI_TTXDT3 		CBUS_REG_ADDR(ENCI_VBI_TTXDT3) 	///../ucode/register.h
+#define ENCI_MACV_N0 0x1b30 	///../ucode/register.h
+#define P_ENCI_MACV_N0 		CBUS_REG_ADDR(ENCI_MACV_N0) 	///../ucode/register.h
+#define ENCI_MACV_N1 0x1b31 	///../ucode/register.h
+#define P_ENCI_MACV_N1 		CBUS_REG_ADDR(ENCI_MACV_N1) 	///../ucode/register.h
+#define ENCI_MACV_N2 0x1b32 	///../ucode/register.h
+#define P_ENCI_MACV_N2 		CBUS_REG_ADDR(ENCI_MACV_N2) 	///../ucode/register.h
+#define ENCI_MACV_N3 0x1b33 	///../ucode/register.h
+#define P_ENCI_MACV_N3 		CBUS_REG_ADDR(ENCI_MACV_N3) 	///../ucode/register.h
+#define ENCI_MACV_N4 0x1b34 	///../ucode/register.h
+#define P_ENCI_MACV_N4 		CBUS_REG_ADDR(ENCI_MACV_N4) 	///../ucode/register.h
+#define ENCI_MACV_N5 0x1b35 	///../ucode/register.h
+#define P_ENCI_MACV_N5 		CBUS_REG_ADDR(ENCI_MACV_N5) 	///../ucode/register.h
+#define ENCI_MACV_N6 0x1b36 	///../ucode/register.h
+#define P_ENCI_MACV_N6 		CBUS_REG_ADDR(ENCI_MACV_N6) 	///../ucode/register.h
+#define ENCI_MACV_N7 0x1b37 	///../ucode/register.h
+#define P_ENCI_MACV_N7 		CBUS_REG_ADDR(ENCI_MACV_N7) 	///../ucode/register.h
+#define ENCI_MACV_N8 0x1b38 	///../ucode/register.h
+#define P_ENCI_MACV_N8 		CBUS_REG_ADDR(ENCI_MACV_N8) 	///../ucode/register.h
+#define ENCI_MACV_N9 0x1b39 	///../ucode/register.h
+#define P_ENCI_MACV_N9 		CBUS_REG_ADDR(ENCI_MACV_N9) 	///../ucode/register.h
+#define ENCI_MACV_N10 0x1b3a 	///../ucode/register.h
+#define P_ENCI_MACV_N10 		CBUS_REG_ADDR(ENCI_MACV_N10) 	///../ucode/register.h
+#define ENCI_MACV_N11 0x1b3b 	///../ucode/register.h
+#define P_ENCI_MACV_N11 		CBUS_REG_ADDR(ENCI_MACV_N11) 	///../ucode/register.h
+#define ENCI_MACV_N12 0x1b3c 	///../ucode/register.h
+#define P_ENCI_MACV_N12 		CBUS_REG_ADDR(ENCI_MACV_N12) 	///../ucode/register.h
+#define ENCI_MACV_N13 0x1b3d 	///../ucode/register.h
+#define P_ENCI_MACV_N13 		CBUS_REG_ADDR(ENCI_MACV_N13) 	///../ucode/register.h
+#define ENCI_MACV_N14 0x1b3e 	///../ucode/register.h
+#define P_ENCI_MACV_N14 		CBUS_REG_ADDR(ENCI_MACV_N14) 	///../ucode/register.h
+#define ENCI_MACV_N15 0x1b3f 	///../ucode/register.h
+#define P_ENCI_MACV_N15 		CBUS_REG_ADDR(ENCI_MACV_N15) 	///../ucode/register.h
+#define ENCI_MACV_N16 0x1b40 	///../ucode/register.h
+#define P_ENCI_MACV_N16 		CBUS_REG_ADDR(ENCI_MACV_N16) 	///../ucode/register.h
+#define ENCI_MACV_N17 0x1b41 	///../ucode/register.h
+#define P_ENCI_MACV_N17 		CBUS_REG_ADDR(ENCI_MACV_N17) 	///../ucode/register.h
+#define ENCI_MACV_N18 0x1b42 	///../ucode/register.h
+#define P_ENCI_MACV_N18 		CBUS_REG_ADDR(ENCI_MACV_N18) 	///../ucode/register.h
+#define ENCI_MACV_N19 0x1b43 	///../ucode/register.h
+#define P_ENCI_MACV_N19 		CBUS_REG_ADDR(ENCI_MACV_N19) 	///../ucode/register.h
+#define ENCI_MACV_N20 0x1b44 	///../ucode/register.h
+#define P_ENCI_MACV_N20 		CBUS_REG_ADDR(ENCI_MACV_N20) 	///../ucode/register.h
+#define ENCI_MACV_N21 0x1b45 	///../ucode/register.h
+#define P_ENCI_MACV_N21 		CBUS_REG_ADDR(ENCI_MACV_N21) 	///../ucode/register.h
+#define ENCI_MACV_N22 0x1b46 	///../ucode/register.h
+#define P_ENCI_MACV_N22 		CBUS_REG_ADDR(ENCI_MACV_N22) 	///../ucode/register.h
+#define ENCI_DBG_PX_RST 0x1b48 	///../ucode/register.h
+#define P_ENCI_DBG_PX_RST 		CBUS_REG_ADDR(ENCI_DBG_PX_RST) 	///../ucode/register.h
+#define ENCI_DBG_FLDLN_RST 0x1b49 	///../ucode/register.h
+#define P_ENCI_DBG_FLDLN_RST 		CBUS_REG_ADDR(ENCI_DBG_FLDLN_RST) 	///../ucode/register.h
+#define ENCI_DBG_PX_INT 0x1b4a 	///../ucode/register.h
+#define P_ENCI_DBG_PX_INT 		CBUS_REG_ADDR(ENCI_DBG_PX_INT) 	///../ucode/register.h
+#define ENCI_DBG_FLDLN_INT 0x1b4b 	///../ucode/register.h
+#define P_ENCI_DBG_FLDLN_INT 		CBUS_REG_ADDR(ENCI_DBG_FLDLN_INT) 	///../ucode/register.h
+#define ENCI_DBG_MAXPX 0x1b4c 	///../ucode/register.h
+#define P_ENCI_DBG_MAXPX 		CBUS_REG_ADDR(ENCI_DBG_MAXPX) 	///../ucode/register.h
+#define ENCI_DBG_MAXLN 0x1b4d 	///../ucode/register.h
+#define P_ENCI_DBG_MAXLN 		CBUS_REG_ADDR(ENCI_DBG_MAXLN) 	///../ucode/register.h
+#define ENCI_MACV_MAX_AMP 0x1b50 	///../ucode/register.h
+#define P_ENCI_MACV_MAX_AMP 		CBUS_REG_ADDR(ENCI_MACV_MAX_AMP) 	///../ucode/register.h
+#define ENCI_MACV_PULSE_LO 0x1b51 	///../ucode/register.h
+#define P_ENCI_MACV_PULSE_LO 		CBUS_REG_ADDR(ENCI_MACV_PULSE_LO) 	///../ucode/register.h
+#define ENCI_MACV_PULSE_HI 0x1b52 	///../ucode/register.h
+#define P_ENCI_MACV_PULSE_HI 		CBUS_REG_ADDR(ENCI_MACV_PULSE_HI) 	///../ucode/register.h
+#define ENCI_MACV_BKP_MAX 0x1b53 	///../ucode/register.h
+#define P_ENCI_MACV_BKP_MAX 		CBUS_REG_ADDR(ENCI_MACV_BKP_MAX) 	///../ucode/register.h
+#define ENCI_CFILT_CTRL 0x1b54 	///../ucode/register.h
+#define P_ENCI_CFILT_CTRL 		CBUS_REG_ADDR(ENCI_CFILT_CTRL) 	///../ucode/register.h
+#define ENCI_CFILT7 0x1b55 	///../ucode/register.h
+#define P_ENCI_CFILT7 		CBUS_REG_ADDR(ENCI_CFILT7) 	///../ucode/register.h
+#define ENCI_YC_DELAY 0x1b56 	///../ucode/register.h
+#define P_ENCI_YC_DELAY 		CBUS_REG_ADDR(ENCI_YC_DELAY) 	///../ucode/register.h
+#define ENCI_VIDEO_EN 0x1b57 	///../ucode/register.h
+#define P_ENCI_VIDEO_EN 		CBUS_REG_ADDR(ENCI_VIDEO_EN) 	///../ucode/register.h
+#define ENCI_DVI_HSO_BEGIN 0x1c00 	///../ucode/register.h
+#define P_ENCI_DVI_HSO_BEGIN 		CBUS_REG_ADDR(ENCI_DVI_HSO_BEGIN) 	///../ucode/register.h
+#define ENCI_DVI_HSO_END 0x1c01 	///../ucode/register.h
+#define P_ENCI_DVI_HSO_END 		CBUS_REG_ADDR(ENCI_DVI_HSO_END) 	///../ucode/register.h
+#define ENCI_DVI_VSO_BLINE_EVN 0x1c02 	///../ucode/register.h
+#define P_ENCI_DVI_VSO_BLINE_EVN 		CBUS_REG_ADDR(ENCI_DVI_VSO_BLINE_EVN) 	///../ucode/register.h
+#define ENCI_DVI_VSO_BLINE_ODD 0x1c03 	///../ucode/register.h
+#define P_ENCI_DVI_VSO_BLINE_ODD 		CBUS_REG_ADDR(ENCI_DVI_VSO_BLINE_ODD) 	///../ucode/register.h
+#define ENCI_DVI_VSO_ELINE_EVN 0x1c04 	///../ucode/register.h
+#define P_ENCI_DVI_VSO_ELINE_EVN 		CBUS_REG_ADDR(ENCI_DVI_VSO_ELINE_EVN) 	///../ucode/register.h
+#define ENCI_DVI_VSO_ELINE_ODD 0x1c05 	///../ucode/register.h
+#define P_ENCI_DVI_VSO_ELINE_ODD 		CBUS_REG_ADDR(ENCI_DVI_VSO_ELINE_ODD) 	///../ucode/register.h
+#define ENCI_DVI_VSO_BEGIN_EVN 0x1c06 	///../ucode/register.h
+#define P_ENCI_DVI_VSO_BEGIN_EVN 		CBUS_REG_ADDR(ENCI_DVI_VSO_BEGIN_EVN) 	///../ucode/register.h
+#define ENCI_DVI_VSO_BEGIN_ODD 0x1c07 	///../ucode/register.h
+#define P_ENCI_DVI_VSO_BEGIN_ODD 		CBUS_REG_ADDR(ENCI_DVI_VSO_BEGIN_ODD) 	///../ucode/register.h
+#define ENCI_DVI_VSO_END_EVN 0x1c08 	///../ucode/register.h
+#define P_ENCI_DVI_VSO_END_EVN 		CBUS_REG_ADDR(ENCI_DVI_VSO_END_EVN) 	///../ucode/register.h
+#define ENCI_DVI_VSO_END_ODD 0x1c09 	///../ucode/register.h
+#define P_ENCI_DVI_VSO_END_ODD 		CBUS_REG_ADDR(ENCI_DVI_VSO_END_ODD) 	///../ucode/register.h
+#define ENCI_CFILT_CTRL2 0x1c0a 	///../ucode/register.h
+#define P_ENCI_CFILT_CTRL2 		CBUS_REG_ADDR(ENCI_CFILT_CTRL2) 	///../ucode/register.h
+#define ENCI_DACSEL_0 0x1c0b 	///../ucode/register.h
+#define P_ENCI_DACSEL_0 		CBUS_REG_ADDR(ENCI_DACSEL_0) 	///../ucode/register.h
+#define ENCI_DACSEL_1 0x1c0c 	///../ucode/register.h
+#define P_ENCI_DACSEL_1 		CBUS_REG_ADDR(ENCI_DACSEL_1) 	///../ucode/register.h
+#define ENCP_DACSEL_0 0x1c0d 	///../ucode/register.h
+#define P_ENCP_DACSEL_0 		CBUS_REG_ADDR(ENCP_DACSEL_0) 	///../ucode/register.h
+#define ENCP_DACSEL_1 0x1c0e 	///../ucode/register.h
+#define P_ENCP_DACSEL_1 		CBUS_REG_ADDR(ENCP_DACSEL_1) 	///../ucode/register.h
+#define ENCP_MAX_LINE_SWITCH_POINT 0x1c0f 	///../ucode/register.h
+#define P_ENCP_MAX_LINE_SWITCH_POINT 		CBUS_REG_ADDR(ENCP_MAX_LINE_SWITCH_POINT) 	///../ucode/register.h
+#define ENCI_TST_EN 0x1c10 	///../ucode/register.h
+#define P_ENCI_TST_EN 		CBUS_REG_ADDR(ENCI_TST_EN) 	///../ucode/register.h
+#define ENCI_TST_MDSEL 0x1c11 	///../ucode/register.h
+#define P_ENCI_TST_MDSEL 		CBUS_REG_ADDR(ENCI_TST_MDSEL) 	///../ucode/register.h
+#define ENCI_TST_Y 0x1c12 	///../ucode/register.h
+#define P_ENCI_TST_Y 		CBUS_REG_ADDR(ENCI_TST_Y) 	///../ucode/register.h
+#define ENCI_TST_CB 0x1c13 	///../ucode/register.h
+#define P_ENCI_TST_CB 		CBUS_REG_ADDR(ENCI_TST_CB) 	///../ucode/register.h
+#define ENCI_TST_CR 0x1c14 	///../ucode/register.h
+#define P_ENCI_TST_CR 		CBUS_REG_ADDR(ENCI_TST_CR) 	///../ucode/register.h
+#define ENCI_TST_CLRBAR_STRT 0x1c15 	///../ucode/register.h
+#define P_ENCI_TST_CLRBAR_STRT 		CBUS_REG_ADDR(ENCI_TST_CLRBAR_STRT) 	///../ucode/register.h
+#define ENCI_TST_CLRBAR_WIDTH 0x1c16 	///../ucode/register.h
+#define P_ENCI_TST_CLRBAR_WIDTH 		CBUS_REG_ADDR(ENCI_TST_CLRBAR_WIDTH) 	///../ucode/register.h
+#define ENCI_TST_VDCNT_STSET 0x1c17 	///../ucode/register.h
+#define P_ENCI_TST_VDCNT_STSET 		CBUS_REG_ADDR(ENCI_TST_VDCNT_STSET) 	///../ucode/register.h
+#define ENCI_VFIFO2VD_CTL 0x1c18 	///../ucode/register.h
+#define P_ENCI_VFIFO2VD_CTL 		CBUS_REG_ADDR(ENCI_VFIFO2VD_CTL) 	///../ucode/register.h
+#define ENCI_VFIFO2VD_PIXEL_START 0x1c19 	///../ucode/register.h
+#define P_ENCI_VFIFO2VD_PIXEL_START 		CBUS_REG_ADDR(ENCI_VFIFO2VD_PIXEL_START) 	///../ucode/register.h
+#define ENCI_VFIFO2VD_PIXEL_END 0x1c1a 	///../ucode/register.h
+#define P_ENCI_VFIFO2VD_PIXEL_END 		CBUS_REG_ADDR(ENCI_VFIFO2VD_PIXEL_END) 	///../ucode/register.h
+#define ENCI_VFIFO2VD_LINE_TOP_START 0x1c1b 	///../ucode/register.h
+#define P_ENCI_VFIFO2VD_LINE_TOP_START 		CBUS_REG_ADDR(ENCI_VFIFO2VD_LINE_TOP_START) 	///../ucode/register.h
+#define ENCI_VFIFO2VD_LINE_TOP_END 0x1c1c 	///../ucode/register.h
+#define P_ENCI_VFIFO2VD_LINE_TOP_END 		CBUS_REG_ADDR(ENCI_VFIFO2VD_LINE_TOP_END) 	///../ucode/register.h
+#define ENCI_VFIFO2VD_LINE_BOT_START 0x1c1d 	///../ucode/register.h
+#define P_ENCI_VFIFO2VD_LINE_BOT_START 		CBUS_REG_ADDR(ENCI_VFIFO2VD_LINE_BOT_START) 	///../ucode/register.h
+#define ENCI_VFIFO2VD_LINE_BOT_END 0x1c1e 	///../ucode/register.h
+#define P_ENCI_VFIFO2VD_LINE_BOT_END 		CBUS_REG_ADDR(ENCI_VFIFO2VD_LINE_BOT_END) 	///../ucode/register.h
+#define ENCI_VFIFO2VD_CTL2 0x1c1f 	///../ucode/register.h
+#define P_ENCI_VFIFO2VD_CTL2 		CBUS_REG_ADDR(ENCI_VFIFO2VD_CTL2) 	///../ucode/register.h
+#define ENCT_VFIFO2VD_CTL 0x1c20 	///../ucode/register.h
+#define P_ENCT_VFIFO2VD_CTL 		CBUS_REG_ADDR(ENCT_VFIFO2VD_CTL) 	///../ucode/register.h
+#define ENCT_VFIFO2VD_PIXEL_START 0x1c21 	///../ucode/register.h
+#define P_ENCT_VFIFO2VD_PIXEL_START 		CBUS_REG_ADDR(ENCT_VFIFO2VD_PIXEL_START) 	///../ucode/register.h
+#define ENCT_VFIFO2VD_PIXEL_END 0x1c22 	///../ucode/register.h
+#define P_ENCT_VFIFO2VD_PIXEL_END 		CBUS_REG_ADDR(ENCT_VFIFO2VD_PIXEL_END) 	///../ucode/register.h
+#define ENCT_VFIFO2VD_LINE_TOP_START 0x1c23 	///../ucode/register.h
+#define P_ENCT_VFIFO2VD_LINE_TOP_START 		CBUS_REG_ADDR(ENCT_VFIFO2VD_LINE_TOP_START) 	///../ucode/register.h
+#define ENCT_VFIFO2VD_LINE_TOP_END 0x1c24 	///../ucode/register.h
+#define P_ENCT_VFIFO2VD_LINE_TOP_END 		CBUS_REG_ADDR(ENCT_VFIFO2VD_LINE_TOP_END) 	///../ucode/register.h
+#define ENCT_VFIFO2VD_LINE_BOT_START 0x1c25 	///../ucode/register.h
+#define P_ENCT_VFIFO2VD_LINE_BOT_START 		CBUS_REG_ADDR(ENCT_VFIFO2VD_LINE_BOT_START) 	///../ucode/register.h
+#define ENCT_VFIFO2VD_LINE_BOT_END 0x1c26 	///../ucode/register.h
+#define P_ENCT_VFIFO2VD_LINE_BOT_END 		CBUS_REG_ADDR(ENCT_VFIFO2VD_LINE_BOT_END) 	///../ucode/register.h
+#define ENCT_VFIFO2VD_CTL2 0x1c27 	///../ucode/register.h
+#define P_ENCT_VFIFO2VD_CTL2 		CBUS_REG_ADDR(ENCT_VFIFO2VD_CTL2) 	///../ucode/register.h
+#define ENCT_TST_EN 0x1c28 	///../ucode/register.h
+#define P_ENCT_TST_EN 		CBUS_REG_ADDR(ENCT_TST_EN) 	///../ucode/register.h
+#define ENCT_TST_MDSEL 0x1c29 	///../ucode/register.h
+#define P_ENCT_TST_MDSEL 		CBUS_REG_ADDR(ENCT_TST_MDSEL) 	///../ucode/register.h
+#define ENCT_TST_Y 0x1c2a 	///../ucode/register.h
+#define P_ENCT_TST_Y 		CBUS_REG_ADDR(ENCT_TST_Y) 	///../ucode/register.h
+#define ENCT_TST_CB 0x1c2b 	///../ucode/register.h
+#define P_ENCT_TST_CB 		CBUS_REG_ADDR(ENCT_TST_CB) 	///../ucode/register.h
+#define ENCT_TST_CR 0x1c2c 	///../ucode/register.h
+#define P_ENCT_TST_CR 		CBUS_REG_ADDR(ENCT_TST_CR) 	///../ucode/register.h
+#define ENCT_TST_CLRBAR_STRT 0x1c2d 	///../ucode/register.h
+#define P_ENCT_TST_CLRBAR_STRT 		CBUS_REG_ADDR(ENCT_TST_CLRBAR_STRT) 	///../ucode/register.h
+#define ENCT_TST_CLRBAR_WIDTH 0x1c2e 	///../ucode/register.h
+#define P_ENCT_TST_CLRBAR_WIDTH 		CBUS_REG_ADDR(ENCT_TST_CLRBAR_WIDTH) 	///../ucode/register.h
+#define ENCT_TST_VDCNT_STSET 0x1c2f 	///../ucode/register.h
+#define P_ENCT_TST_VDCNT_STSET 		CBUS_REG_ADDR(ENCT_TST_VDCNT_STSET) 	///../ucode/register.h
+#define ENCP_DVI_HSO_BEGIN 0x1c30 	///../ucode/register.h
+#define P_ENCP_DVI_HSO_BEGIN 		CBUS_REG_ADDR(ENCP_DVI_HSO_BEGIN) 	///../ucode/register.h
+#define ENCP_DVI_HSO_END 0x1c31 	///../ucode/register.h
+#define P_ENCP_DVI_HSO_END 		CBUS_REG_ADDR(ENCP_DVI_HSO_END) 	///../ucode/register.h
+#define ENCP_DVI_VSO_BLINE_EVN 0x1c32 	///../ucode/register.h
+#define P_ENCP_DVI_VSO_BLINE_EVN 		CBUS_REG_ADDR(ENCP_DVI_VSO_BLINE_EVN) 	///../ucode/register.h
+#define ENCP_DVI_VSO_BLINE_ODD 0x1c33 	///../ucode/register.h
+#define P_ENCP_DVI_VSO_BLINE_ODD 		CBUS_REG_ADDR(ENCP_DVI_VSO_BLINE_ODD) 	///../ucode/register.h
+#define ENCP_DVI_VSO_ELINE_EVN 0x1c34 	///../ucode/register.h
+#define P_ENCP_DVI_VSO_ELINE_EVN 		CBUS_REG_ADDR(ENCP_DVI_VSO_ELINE_EVN) 	///../ucode/register.h
+#define ENCP_DVI_VSO_ELINE_ODD 0x1c35 	///../ucode/register.h
+#define P_ENCP_DVI_VSO_ELINE_ODD 		CBUS_REG_ADDR(ENCP_DVI_VSO_ELINE_ODD) 	///../ucode/register.h
+#define ENCP_DVI_VSO_BEGIN_EVN 0x1c36 	///../ucode/register.h
+#define P_ENCP_DVI_VSO_BEGIN_EVN 		CBUS_REG_ADDR(ENCP_DVI_VSO_BEGIN_EVN) 	///../ucode/register.h
+#define ENCP_DVI_VSO_BEGIN_ODD 0x1c37 	///../ucode/register.h
+#define P_ENCP_DVI_VSO_BEGIN_ODD 		CBUS_REG_ADDR(ENCP_DVI_VSO_BEGIN_ODD) 	///../ucode/register.h
+#define ENCP_DVI_VSO_END_EVN 0x1c38 	///../ucode/register.h
+#define P_ENCP_DVI_VSO_END_EVN 		CBUS_REG_ADDR(ENCP_DVI_VSO_END_EVN) 	///../ucode/register.h
+#define ENCP_DVI_VSO_END_ODD 0x1c39 	///../ucode/register.h
+#define P_ENCP_DVI_VSO_END_ODD 		CBUS_REG_ADDR(ENCP_DVI_VSO_END_ODD) 	///../ucode/register.h
+#define ENCP_DE_H_BEGIN 0x1c3a 	///../ucode/register.h
+#define P_ENCP_DE_H_BEGIN 		CBUS_REG_ADDR(ENCP_DE_H_BEGIN) 	///../ucode/register.h
+#define ENCP_DE_H_END 0x1c3b 	///../ucode/register.h
+#define P_ENCP_DE_H_END 		CBUS_REG_ADDR(ENCP_DE_H_END) 	///../ucode/register.h
+#define ENCP_DE_V_BEGIN_EVEN 0x1c3c 	///../ucode/register.h
+#define P_ENCP_DE_V_BEGIN_EVEN 		CBUS_REG_ADDR(ENCP_DE_V_BEGIN_EVEN) 	///../ucode/register.h
+#define ENCP_DE_V_END_EVEN 0x1c3d 	///../ucode/register.h
+#define P_ENCP_DE_V_END_EVEN 		CBUS_REG_ADDR(ENCP_DE_V_END_EVEN) 	///../ucode/register.h
+#define ENCP_DE_V_BEGIN_ODD 0x1c3e 	///../ucode/register.h
+#define P_ENCP_DE_V_BEGIN_ODD 		CBUS_REG_ADDR(ENCP_DE_V_BEGIN_ODD) 	///../ucode/register.h
+#define ENCP_DE_V_END_ODD 0x1c3f 	///../ucode/register.h
+#define P_ENCP_DE_V_END_ODD 		CBUS_REG_ADDR(ENCP_DE_V_END_ODD) 	///../ucode/register.h
+#define ENCI_SYNC_LINE_LENGTH 0x1c40 	///../ucode/register.h
+#define P_ENCI_SYNC_LINE_LENGTH 		CBUS_REG_ADDR(ENCI_SYNC_LINE_LENGTH) 	///../ucode/register.h
+#define ENCI_SYNC_PIXEL_EN 0x1c41 	///../ucode/register.h
+#define P_ENCI_SYNC_PIXEL_EN 		CBUS_REG_ADDR(ENCI_SYNC_PIXEL_EN) 	///../ucode/register.h
+#define ENCI_SYNC_TO_LINE_EN 0x1c42 	///../ucode/register.h
+#define P_ENCI_SYNC_TO_LINE_EN 		CBUS_REG_ADDR(ENCI_SYNC_TO_LINE_EN) 	///../ucode/register.h
+#define ENCI_SYNC_TO_PIXEL 0x1c43 	///../ucode/register.h
+#define P_ENCI_SYNC_TO_PIXEL 		CBUS_REG_ADDR(ENCI_SYNC_TO_PIXEL) 	///../ucode/register.h
+#define ENCP_SYNC_LINE_LENGTH 0x1c44 	///../ucode/register.h
+#define P_ENCP_SYNC_LINE_LENGTH 		CBUS_REG_ADDR(ENCP_SYNC_LINE_LENGTH) 	///../ucode/register.h
+#define ENCP_SYNC_PIXEL_EN 0x1c45 	///../ucode/register.h
+#define P_ENCP_SYNC_PIXEL_EN 		CBUS_REG_ADDR(ENCP_SYNC_PIXEL_EN) 	///../ucode/register.h
+#define ENCP_SYNC_TO_LINE_EN 0x1c46 	///../ucode/register.h
+#define P_ENCP_SYNC_TO_LINE_EN 		CBUS_REG_ADDR(ENCP_SYNC_TO_LINE_EN) 	///../ucode/register.h
+#define ENCP_SYNC_TO_PIXEL 0x1c47 	///../ucode/register.h
+#define P_ENCP_SYNC_TO_PIXEL 		CBUS_REG_ADDR(ENCP_SYNC_TO_PIXEL) 	///../ucode/register.h
+#define ENCT_SYNC_LINE_LENGTH 0x1c48 	///../ucode/register.h
+#define P_ENCT_SYNC_LINE_LENGTH 		CBUS_REG_ADDR(ENCT_SYNC_LINE_LENGTH) 	///../ucode/register.h
+#define ENCT_SYNC_PIXEL_EN 0x1c49 	///../ucode/register.h
+#define P_ENCT_SYNC_PIXEL_EN 		CBUS_REG_ADDR(ENCT_SYNC_PIXEL_EN) 	///../ucode/register.h
+#define ENCT_SYNC_TO_LINE_EN 0x1c4a 	///../ucode/register.h
+#define P_ENCT_SYNC_TO_LINE_EN 		CBUS_REG_ADDR(ENCT_SYNC_TO_LINE_EN) 	///../ucode/register.h
+#define ENCT_SYNC_TO_PIXEL 0x1c4b 	///../ucode/register.h
+#define P_ENCT_SYNC_TO_PIXEL 		CBUS_REG_ADDR(ENCT_SYNC_TO_PIXEL) 	///../ucode/register.h
+#define ENCL_SYNC_LINE_LENGTH 0x1c4c 	///../ucode/register.h
+#define P_ENCL_SYNC_LINE_LENGTH 		CBUS_REG_ADDR(ENCL_SYNC_LINE_LENGTH) 	///../ucode/register.h
+#define ENCL_SYNC_PIXEL_EN 0x1c4d 	///../ucode/register.h
+#define P_ENCL_SYNC_PIXEL_EN 		CBUS_REG_ADDR(ENCL_SYNC_PIXEL_EN) 	///../ucode/register.h
+#define ENCL_SYNC_TO_LINE_EN 0x1c4e 	///../ucode/register.h
+#define P_ENCL_SYNC_TO_LINE_EN 		CBUS_REG_ADDR(ENCL_SYNC_TO_LINE_EN) 	///../ucode/register.h
+#define ENCL_SYNC_TO_PIXEL 0x1c4f 	///../ucode/register.h
+#define P_ENCL_SYNC_TO_PIXEL 		CBUS_REG_ADDR(ENCL_SYNC_TO_PIXEL) 	///../ucode/register.h
+#define ENCP_VFIFO2VD_CTL2 0x1c50 	///../ucode/register.h
+#define P_ENCP_VFIFO2VD_CTL2 		CBUS_REG_ADDR(ENCP_VFIFO2VD_CTL2) 	///../ucode/register.h
+#define VENC_DVI_SETTING_MORE 0x1c51 	///../ucode/register.h
+#define P_VENC_DVI_SETTING_MORE 		CBUS_REG_ADDR(VENC_DVI_SETTING_MORE) 	///../ucode/register.h
+#define VENC_VDAC_DAC4_FILT_CTRL0 0x1c54 	///../ucode/register.h
+#define P_VENC_VDAC_DAC4_FILT_CTRL0 		CBUS_REG_ADDR(VENC_VDAC_DAC4_FILT_CTRL0) 	///../ucode/register.h
+#define VENC_VDAC_DAC4_FILT_CTRL1 0x1c55 	///../ucode/register.h
+#define P_VENC_VDAC_DAC4_FILT_CTRL1 		CBUS_REG_ADDR(VENC_VDAC_DAC4_FILT_CTRL1) 	///../ucode/register.h
+#define VENC_VDAC_DAC5_FILT_CTRL0 0x1c56 	///../ucode/register.h
+#define P_VENC_VDAC_DAC5_FILT_CTRL0 		CBUS_REG_ADDR(VENC_VDAC_DAC5_FILT_CTRL0) 	///../ucode/register.h
+#define VENC_VDAC_DAC5_FILT_CTRL1 0x1c57 	///../ucode/register.h
+#define P_VENC_VDAC_DAC5_FILT_CTRL1 		CBUS_REG_ADDR(VENC_VDAC_DAC5_FILT_CTRL1) 	///../ucode/register.h
+#define VENC_VDAC_DAC0_FILT_CTRL0 0x1c58 	///../ucode/register.h
+#define P_VENC_VDAC_DAC0_FILT_CTRL0 		CBUS_REG_ADDR(VENC_VDAC_DAC0_FILT_CTRL0) 	///../ucode/register.h
+#define VENC_VDAC_DAC0_FILT_CTRL1 0x1c59 	///../ucode/register.h
+#define P_VENC_VDAC_DAC0_FILT_CTRL1 		CBUS_REG_ADDR(VENC_VDAC_DAC0_FILT_CTRL1) 	///../ucode/register.h
+#define VENC_VDAC_DAC1_FILT_CTRL0 0x1c5a 	///../ucode/register.h
+#define P_VENC_VDAC_DAC1_FILT_CTRL0 		CBUS_REG_ADDR(VENC_VDAC_DAC1_FILT_CTRL0) 	///../ucode/register.h
+#define VENC_VDAC_DAC1_FILT_CTRL1 0x1c5b 	///../ucode/register.h
+#define P_VENC_VDAC_DAC1_FILT_CTRL1 		CBUS_REG_ADDR(VENC_VDAC_DAC1_FILT_CTRL1) 	///../ucode/register.h
+#define VENC_VDAC_DAC2_FILT_CTRL0 0x1c5c 	///../ucode/register.h
+#define P_VENC_VDAC_DAC2_FILT_CTRL0 		CBUS_REG_ADDR(VENC_VDAC_DAC2_FILT_CTRL0) 	///../ucode/register.h
+#define VENC_VDAC_DAC2_FILT_CTRL1 0x1c5d 	///../ucode/register.h
+#define P_VENC_VDAC_DAC2_FILT_CTRL1 		CBUS_REG_ADDR(VENC_VDAC_DAC2_FILT_CTRL1) 	///../ucode/register.h
+#define VENC_VDAC_DAC3_FILT_CTRL0 0x1c5e 	///../ucode/register.h
+#define P_VENC_VDAC_DAC3_FILT_CTRL0 		CBUS_REG_ADDR(VENC_VDAC_DAC3_FILT_CTRL0) 	///../ucode/register.h
+#define VENC_VDAC_DAC3_FILT_CTRL1 0x1c5f 	///../ucode/register.h
+#define P_VENC_VDAC_DAC3_FILT_CTRL1 		CBUS_REG_ADDR(VENC_VDAC_DAC3_FILT_CTRL1) 	///../ucode/register.h
+#define ENCT_VIDEO_EN 0x1c60 	///../ucode/register.h
+#define P_ENCT_VIDEO_EN 		CBUS_REG_ADDR(ENCT_VIDEO_EN) 	///../ucode/register.h
+#define ENCT_VIDEO_Y_SCL 0x1c61 	///../ucode/register.h
+#define P_ENCT_VIDEO_Y_SCL 		CBUS_REG_ADDR(ENCT_VIDEO_Y_SCL) 	///../ucode/register.h
+#define ENCT_VIDEO_PB_SCL 0x1c62 	///../ucode/register.h
+#define P_ENCT_VIDEO_PB_SCL 		CBUS_REG_ADDR(ENCT_VIDEO_PB_SCL) 	///../ucode/register.h
+#define ENCT_VIDEO_PR_SCL 0x1c63 	///../ucode/register.h
+#define P_ENCT_VIDEO_PR_SCL 		CBUS_REG_ADDR(ENCT_VIDEO_PR_SCL) 	///../ucode/register.h
+#define ENCT_VIDEO_Y_OFFST 0x1c64 	///../ucode/register.h
+#define P_ENCT_VIDEO_Y_OFFST 		CBUS_REG_ADDR(ENCT_VIDEO_Y_OFFST) 	///../ucode/register.h
+#define ENCT_VIDEO_PB_OFFST 0x1c65 	///../ucode/register.h
+#define P_ENCT_VIDEO_PB_OFFST 		CBUS_REG_ADDR(ENCT_VIDEO_PB_OFFST) 	///../ucode/register.h
+#define ENCT_VIDEO_PR_OFFST 0x1c66 	///../ucode/register.h
+#define P_ENCT_VIDEO_PR_OFFST 		CBUS_REG_ADDR(ENCT_VIDEO_PR_OFFST) 	///../ucode/register.h
+#define ENCT_VIDEO_MODE 0x1c67 	///../ucode/register.h
+#define P_ENCT_VIDEO_MODE 		CBUS_REG_ADDR(ENCT_VIDEO_MODE) 	///../ucode/register.h
+#define ENCT_VIDEO_MODE_ADV 0x1c68 	///../ucode/register.h
+#define P_ENCT_VIDEO_MODE_ADV 		CBUS_REG_ADDR(ENCT_VIDEO_MODE_ADV) 	///../ucode/register.h
+#define ENCT_DBG_PX_RST 0x1c69 	///../ucode/register.h
+#define P_ENCT_DBG_PX_RST 		CBUS_REG_ADDR(ENCT_DBG_PX_RST) 	///../ucode/register.h
+#define ENCT_DBG_LN_RST 0x1c6a 	///../ucode/register.h
+#define P_ENCT_DBG_LN_RST 		CBUS_REG_ADDR(ENCT_DBG_LN_RST) 	///../ucode/register.h
+#define ENCT_DBG_PX_INT 0x1c6b 	///../ucode/register.h
+#define P_ENCT_DBG_PX_INT 		CBUS_REG_ADDR(ENCT_DBG_PX_INT) 	///../ucode/register.h
+#define ENCT_DBG_LN_INT 0x1c6c 	///../ucode/register.h
+#define P_ENCT_DBG_LN_INT 		CBUS_REG_ADDR(ENCT_DBG_LN_INT) 	///../ucode/register.h
+#define ENCT_VIDEO_YFP1_HTIME 0x1c6d 	///../ucode/register.h
+#define P_ENCT_VIDEO_YFP1_HTIME 		CBUS_REG_ADDR(ENCT_VIDEO_YFP1_HTIME) 	///../ucode/register.h
+#define ENCT_VIDEO_YFP2_HTIME 0x1c6e 	///../ucode/register.h
+#define P_ENCT_VIDEO_YFP2_HTIME 		CBUS_REG_ADDR(ENCT_VIDEO_YFP2_HTIME) 	///../ucode/register.h
+#define ENCT_VIDEO_YC_DLY 0x1c6f 	///../ucode/register.h
+#define P_ENCT_VIDEO_YC_DLY 		CBUS_REG_ADDR(ENCT_VIDEO_YC_DLY) 	///../ucode/register.h
+#define ENCT_VIDEO_MAX_PXCNT 0x1c70 	///../ucode/register.h
+#define P_ENCT_VIDEO_MAX_PXCNT 		CBUS_REG_ADDR(ENCT_VIDEO_MAX_PXCNT) 	///../ucode/register.h
+#define ENCT_VIDEO_HAVON_END 0x1c71 	///../ucode/register.h
+#define P_ENCT_VIDEO_HAVON_END 		CBUS_REG_ADDR(ENCT_VIDEO_HAVON_END) 	///../ucode/register.h
+#define ENCT_VIDEO_HAVON_BEGIN 0x1c72 	///../ucode/register.h
+#define P_ENCT_VIDEO_HAVON_BEGIN 		CBUS_REG_ADDR(ENCT_VIDEO_HAVON_BEGIN) 	///../ucode/register.h
+#define ENCT_VIDEO_VAVON_ELINE 0x1c73 	///../ucode/register.h
+#define P_ENCT_VIDEO_VAVON_ELINE 		CBUS_REG_ADDR(ENCT_VIDEO_VAVON_ELINE) 	///../ucode/register.h
+#define ENCT_VIDEO_VAVON_BLINE 0x1c74 	///../ucode/register.h
+#define P_ENCT_VIDEO_VAVON_BLINE 		CBUS_REG_ADDR(ENCT_VIDEO_VAVON_BLINE) 	///../ucode/register.h
+#define ENCT_VIDEO_HSO_BEGIN 0x1c75 	///../ucode/register.h
+#define P_ENCT_VIDEO_HSO_BEGIN 		CBUS_REG_ADDR(ENCT_VIDEO_HSO_BEGIN) 	///../ucode/register.h
+#define ENCT_VIDEO_HSO_END 0x1c76 	///../ucode/register.h
+#define P_ENCT_VIDEO_HSO_END 		CBUS_REG_ADDR(ENCT_VIDEO_HSO_END) 	///../ucode/register.h
+#define ENCT_VIDEO_VSO_BEGIN 0x1c77 	///../ucode/register.h
+#define P_ENCT_VIDEO_VSO_BEGIN 		CBUS_REG_ADDR(ENCT_VIDEO_VSO_BEGIN) 	///../ucode/register.h
+#define ENCT_VIDEO_VSO_END 0x1c78 	///../ucode/register.h
+#define P_ENCT_VIDEO_VSO_END 		CBUS_REG_ADDR(ENCT_VIDEO_VSO_END) 	///../ucode/register.h
+#define ENCT_VIDEO_VSO_BLINE 0x1c79 	///../ucode/register.h
+#define P_ENCT_VIDEO_VSO_BLINE 		CBUS_REG_ADDR(ENCT_VIDEO_VSO_BLINE) 	///../ucode/register.h
+#define ENCT_VIDEO_VSO_ELINE 0x1c7a 	///../ucode/register.h
+#define P_ENCT_VIDEO_VSO_ELINE 		CBUS_REG_ADDR(ENCT_VIDEO_VSO_ELINE) 	///../ucode/register.h
+#define ENCT_VIDEO_MAX_LNCNT 0x1c7b 	///../ucode/register.h
+#define P_ENCT_VIDEO_MAX_LNCNT 		CBUS_REG_ADDR(ENCT_VIDEO_MAX_LNCNT) 	///../ucode/register.h
+#define ENCT_VIDEO_BLANKY_VAL 0x1c7c 	///../ucode/register.h
+#define P_ENCT_VIDEO_BLANKY_VAL 		CBUS_REG_ADDR(ENCT_VIDEO_BLANKY_VAL) 	///../ucode/register.h
+#define ENCT_VIDEO_BLANKPB_VAL 0x1c7d 	///../ucode/register.h
+#define P_ENCT_VIDEO_BLANKPB_VAL 		CBUS_REG_ADDR(ENCT_VIDEO_BLANKPB_VAL) 	///../ucode/register.h
+#define ENCT_VIDEO_BLANKPR_VAL 0x1c7e 	///../ucode/register.h
+#define P_ENCT_VIDEO_BLANKPR_VAL 		CBUS_REG_ADDR(ENCT_VIDEO_BLANKPR_VAL) 	///../ucode/register.h
+#define ENCT_VIDEO_HOFFST 0x1c7f 	///../ucode/register.h
+#define P_ENCT_VIDEO_HOFFST 		CBUS_REG_ADDR(ENCT_VIDEO_HOFFST) 	///../ucode/register.h
+#define ENCT_VIDEO_VOFFST 0x1c80 	///../ucode/register.h
+#define P_ENCT_VIDEO_VOFFST 		CBUS_REG_ADDR(ENCT_VIDEO_VOFFST) 	///../ucode/register.h
+#define ENCT_VIDEO_RGB_CTRL 0x1c81 	///../ucode/register.h
+#define P_ENCT_VIDEO_RGB_CTRL 		CBUS_REG_ADDR(ENCT_VIDEO_RGB_CTRL) 	///../ucode/register.h
+#define ENCT_VIDEO_FILT_CTRL 0x1c82 	///../ucode/register.h
+#define P_ENCT_VIDEO_FILT_CTRL 		CBUS_REG_ADDR(ENCT_VIDEO_FILT_CTRL) 	///../ucode/register.h
+#define ENCT_VIDEO_OFLD_VPEQ_OFST 0x1c83 	///../ucode/register.h
+#define P_ENCT_VIDEO_OFLD_VPEQ_OFST 		CBUS_REG_ADDR(ENCT_VIDEO_OFLD_VPEQ_OFST) 	///../ucode/register.h
+#define ENCT_VIDEO_OFLD_VOAV_OFST 0x1c84 	///../ucode/register.h
+#define P_ENCT_VIDEO_OFLD_VOAV_OFST 		CBUS_REG_ADDR(ENCT_VIDEO_OFLD_VOAV_OFST) 	///../ucode/register.h
+#define ENCT_VIDEO_MATRIX_CB 0x1c85 	///../ucode/register.h
+#define P_ENCT_VIDEO_MATRIX_CB 		CBUS_REG_ADDR(ENCT_VIDEO_MATRIX_CB) 	///../ucode/register.h
+#define ENCT_VIDEO_MATRIX_CR 0x1c86 	///../ucode/register.h
+#define P_ENCT_VIDEO_MATRIX_CR 		CBUS_REG_ADDR(ENCT_VIDEO_MATRIX_CR) 	///../ucode/register.h
+#define ENCT_VIDEO_RGBIN_CTRL 0x1c87 	///../ucode/register.h
+#define P_ENCT_VIDEO_RGBIN_CTRL 		CBUS_REG_ADDR(ENCT_VIDEO_RGBIN_CTRL) 	///../ucode/register.h
+#define ENCT_MAX_LINE_SWITCH_POINT 0x1c88 	///../ucode/register.h
+#define P_ENCT_MAX_LINE_SWITCH_POINT 		CBUS_REG_ADDR(ENCT_MAX_LINE_SWITCH_POINT) 	///../ucode/register.h
+#define ENCT_DACSEL_0 0x1c89 	///../ucode/register.h
+#define P_ENCT_DACSEL_0 		CBUS_REG_ADDR(ENCT_DACSEL_0) 	///../ucode/register.h
+#define ENCT_DACSEL_1 0x1c8a 	///../ucode/register.h
+#define P_ENCT_DACSEL_1 		CBUS_REG_ADDR(ENCT_DACSEL_1) 	///../ucode/register.h
+#define ENCL_VFIFO2VD_CTL 0x1c90 	///../ucode/register.h
+#define P_ENCL_VFIFO2VD_CTL 		CBUS_REG_ADDR(ENCL_VFIFO2VD_CTL) 	///../ucode/register.h
+#define ENCL_VFIFO2VD_PIXEL_START 0x1c91 	///../ucode/register.h
+#define P_ENCL_VFIFO2VD_PIXEL_START 		CBUS_REG_ADDR(ENCL_VFIFO2VD_PIXEL_START) 	///../ucode/register.h
+#define ENCL_VFIFO2VD_PIXEL_END 0x1c92 	///../ucode/register.h
+#define P_ENCL_VFIFO2VD_PIXEL_END 		CBUS_REG_ADDR(ENCL_VFIFO2VD_PIXEL_END) 	///../ucode/register.h
+#define ENCL_VFIFO2VD_LINE_TOP_START 0x1c93 	///../ucode/register.h
+#define P_ENCL_VFIFO2VD_LINE_TOP_START 		CBUS_REG_ADDR(ENCL_VFIFO2VD_LINE_TOP_START) 	///../ucode/register.h
+#define ENCL_VFIFO2VD_LINE_TOP_END 0x1c94 	///../ucode/register.h
+#define P_ENCL_VFIFO2VD_LINE_TOP_END 		CBUS_REG_ADDR(ENCL_VFIFO2VD_LINE_TOP_END) 	///../ucode/register.h
+#define ENCL_VFIFO2VD_LINE_BOT_START 0x1c95 	///../ucode/register.h
+#define P_ENCL_VFIFO2VD_LINE_BOT_START 		CBUS_REG_ADDR(ENCL_VFIFO2VD_LINE_BOT_START) 	///../ucode/register.h
+#define ENCL_VFIFO2VD_LINE_BOT_END 0x1c96 	///../ucode/register.h
+#define P_ENCL_VFIFO2VD_LINE_BOT_END 		CBUS_REG_ADDR(ENCL_VFIFO2VD_LINE_BOT_END) 	///../ucode/register.h
+#define ENCL_VFIFO2VD_CTL2 0x1c97 	///../ucode/register.h
+#define P_ENCL_VFIFO2VD_CTL2 		CBUS_REG_ADDR(ENCL_VFIFO2VD_CTL2) 	///../ucode/register.h
+#define ENCL_TST_EN 0x1c98 	///../ucode/register.h
+#define P_ENCL_TST_EN 		CBUS_REG_ADDR(ENCL_TST_EN) 	///../ucode/register.h
+#define ENCL_TST_MDSEL 0x1c99 	///../ucode/register.h
+#define P_ENCL_TST_MDSEL 		CBUS_REG_ADDR(ENCL_TST_MDSEL) 	///../ucode/register.h
+#define ENCL_TST_Y 0x1c9a 	///../ucode/register.h
+#define P_ENCL_TST_Y 		CBUS_REG_ADDR(ENCL_TST_Y) 	///../ucode/register.h
+#define ENCL_TST_CB 0x1c9b 	///../ucode/register.h
+#define P_ENCL_TST_CB 		CBUS_REG_ADDR(ENCL_TST_CB) 	///../ucode/register.h
+#define ENCL_TST_CR 0x1c9c 	///../ucode/register.h
+#define P_ENCL_TST_CR 		CBUS_REG_ADDR(ENCL_TST_CR) 	///../ucode/register.h
+#define ENCL_TST_CLRBAR_STRT 0x1c9d 	///../ucode/register.h
+#define P_ENCL_TST_CLRBAR_STRT 		CBUS_REG_ADDR(ENCL_TST_CLRBAR_STRT) 	///../ucode/register.h
+#define ENCL_TST_CLRBAR_WIDTH 0x1c9e 	///../ucode/register.h
+#define P_ENCL_TST_CLRBAR_WIDTH 		CBUS_REG_ADDR(ENCL_TST_CLRBAR_WIDTH) 	///../ucode/register.h
+#define ENCL_TST_VDCNT_STSET 0x1c9f 	///../ucode/register.h
+#define P_ENCL_TST_VDCNT_STSET 		CBUS_REG_ADDR(ENCL_TST_VDCNT_STSET) 	///../ucode/register.h
+#define ENCL_VIDEO_EN 0x1ca0 	///../ucode/register.h
+#define P_ENCL_VIDEO_EN 		CBUS_REG_ADDR(ENCL_VIDEO_EN) 	///../ucode/register.h
+#define ENCL_VIDEO_Y_SCL 0x1ca1 	///../ucode/register.h
+#define P_ENCL_VIDEO_Y_SCL 		CBUS_REG_ADDR(ENCL_VIDEO_Y_SCL) 	///../ucode/register.h
+#define ENCL_VIDEO_PB_SCL 0x1ca2 	///../ucode/register.h
+#define P_ENCL_VIDEO_PB_SCL 		CBUS_REG_ADDR(ENCL_VIDEO_PB_SCL) 	///../ucode/register.h
+#define ENCL_VIDEO_PR_SCL 0x1ca3 	///../ucode/register.h
+#define P_ENCL_VIDEO_PR_SCL 		CBUS_REG_ADDR(ENCL_VIDEO_PR_SCL) 	///../ucode/register.h
+#define ENCL_VIDEO_Y_OFFST 0x1ca4 	///../ucode/register.h
+#define P_ENCL_VIDEO_Y_OFFST 		CBUS_REG_ADDR(ENCL_VIDEO_Y_OFFST) 	///../ucode/register.h
+#define ENCL_VIDEO_PB_OFFST 0x1ca5 	///../ucode/register.h
+#define P_ENCL_VIDEO_PB_OFFST 		CBUS_REG_ADDR(ENCL_VIDEO_PB_OFFST) 	///../ucode/register.h
+#define ENCL_VIDEO_PR_OFFST 0x1ca6 	///../ucode/register.h
+#define P_ENCL_VIDEO_PR_OFFST 		CBUS_REG_ADDR(ENCL_VIDEO_PR_OFFST) 	///../ucode/register.h
+#define ENCL_VIDEO_MODE 0x1ca7 	///../ucode/register.h
+#define P_ENCL_VIDEO_MODE 		CBUS_REG_ADDR(ENCL_VIDEO_MODE) 	///../ucode/register.h
+#define ENCL_VIDEO_MODE_ADV 0x1ca8 	///../ucode/register.h
+#define P_ENCL_VIDEO_MODE_ADV 		CBUS_REG_ADDR(ENCL_VIDEO_MODE_ADV) 	///../ucode/register.h
+#define ENCL_DBG_PX_RST 0x1ca9 	///../ucode/register.h
+#define P_ENCL_DBG_PX_RST 		CBUS_REG_ADDR(ENCL_DBG_PX_RST) 	///../ucode/register.h
+#define ENCL_DBG_LN_RST 0x1caa 	///../ucode/register.h
+#define P_ENCL_DBG_LN_RST 		CBUS_REG_ADDR(ENCL_DBG_LN_RST) 	///../ucode/register.h
+#define ENCL_DBG_PX_INT 0x1cab 	///../ucode/register.h
+#define P_ENCL_DBG_PX_INT 		CBUS_REG_ADDR(ENCL_DBG_PX_INT) 	///../ucode/register.h
+#define ENCL_DBG_LN_INT 0x1cac 	///../ucode/register.h
+#define P_ENCL_DBG_LN_INT 		CBUS_REG_ADDR(ENCL_DBG_LN_INT) 	///../ucode/register.h
+#define ENCL_VIDEO_YFP1_HTIME 0x1cad 	///../ucode/register.h
+#define P_ENCL_VIDEO_YFP1_HTIME 		CBUS_REG_ADDR(ENCL_VIDEO_YFP1_HTIME) 	///../ucode/register.h
+#define ENCL_VIDEO_YFP2_HTIME 0x1cae 	///../ucode/register.h
+#define P_ENCL_VIDEO_YFP2_HTIME 		CBUS_REG_ADDR(ENCL_VIDEO_YFP2_HTIME) 	///../ucode/register.h
+#define ENCL_VIDEO_YC_DLY 0x1caf 	///../ucode/register.h
+#define P_ENCL_VIDEO_YC_DLY 		CBUS_REG_ADDR(ENCL_VIDEO_YC_DLY) 	///../ucode/register.h
+#define ENCL_VIDEO_MAX_PXCNT 0x1cb0 	///../ucode/register.h
+#define P_ENCL_VIDEO_MAX_PXCNT 		CBUS_REG_ADDR(ENCL_VIDEO_MAX_PXCNT) 	///../ucode/register.h
+#define ENCL_VIDEO_HAVON_END 0x1cb1 	///../ucode/register.h
+#define P_ENCL_VIDEO_HAVON_END 		CBUS_REG_ADDR(ENCL_VIDEO_HAVON_END) 	///../ucode/register.h
+#define ENCL_VIDEO_HAVON_BEGIN 0x1cb2 	///../ucode/register.h
+#define P_ENCL_VIDEO_HAVON_BEGIN 		CBUS_REG_ADDR(ENCL_VIDEO_HAVON_BEGIN) 	///../ucode/register.h
+#define ENCL_VIDEO_VAVON_ELINE 0x1cb3 	///../ucode/register.h
+#define P_ENCL_VIDEO_VAVON_ELINE 		CBUS_REG_ADDR(ENCL_VIDEO_VAVON_ELINE) 	///../ucode/register.h
+#define ENCL_VIDEO_VAVON_BLINE 0x1cb4 	///../ucode/register.h
+#define P_ENCL_VIDEO_VAVON_BLINE 		CBUS_REG_ADDR(ENCL_VIDEO_VAVON_BLINE) 	///../ucode/register.h
+#define ENCL_VIDEO_HSO_BEGIN 0x1cb5 	///../ucode/register.h
+#define P_ENCL_VIDEO_HSO_BEGIN 		CBUS_REG_ADDR(ENCL_VIDEO_HSO_BEGIN) 	///../ucode/register.h
+#define ENCL_VIDEO_HSO_END 0x1cb6 	///../ucode/register.h
+#define P_ENCL_VIDEO_HSO_END 		CBUS_REG_ADDR(ENCL_VIDEO_HSO_END) 	///../ucode/register.h
+#define ENCL_VIDEO_VSO_BEGIN 0x1cb7 	///../ucode/register.h
+#define P_ENCL_VIDEO_VSO_BEGIN 		CBUS_REG_ADDR(ENCL_VIDEO_VSO_BEGIN) 	///../ucode/register.h
+#define ENCL_VIDEO_VSO_END 0x1cb8 	///../ucode/register.h
+#define P_ENCL_VIDEO_VSO_END 		CBUS_REG_ADDR(ENCL_VIDEO_VSO_END) 	///../ucode/register.h
+#define ENCL_VIDEO_VSO_BLINE 0x1cb9 	///../ucode/register.h
+#define P_ENCL_VIDEO_VSO_BLINE 		CBUS_REG_ADDR(ENCL_VIDEO_VSO_BLINE) 	///../ucode/register.h
+#define ENCL_VIDEO_VSO_ELINE 0x1cba 	///../ucode/register.h
+#define P_ENCL_VIDEO_VSO_ELINE 		CBUS_REG_ADDR(ENCL_VIDEO_VSO_ELINE) 	///../ucode/register.h
+#define ENCL_VIDEO_MAX_LNCNT 0x1cbb 	///../ucode/register.h
+#define P_ENCL_VIDEO_MAX_LNCNT 		CBUS_REG_ADDR(ENCL_VIDEO_MAX_LNCNT) 	///../ucode/register.h
+#define ENCL_VIDEO_BLANKY_VAL 0x1cbc 	///../ucode/register.h
+#define P_ENCL_VIDEO_BLANKY_VAL 		CBUS_REG_ADDR(ENCL_VIDEO_BLANKY_VAL) 	///../ucode/register.h
+#define ENCL_VIDEO_BLANKPB_VAL 0x1cbd 	///../ucode/register.h
+#define P_ENCL_VIDEO_BLANKPB_VAL 		CBUS_REG_ADDR(ENCL_VIDEO_BLANKPB_VAL) 	///../ucode/register.h
+#define ENCL_VIDEO_BLANKPR_VAL 0x1cbe 	///../ucode/register.h
+#define P_ENCL_VIDEO_BLANKPR_VAL 		CBUS_REG_ADDR(ENCL_VIDEO_BLANKPR_VAL) 	///../ucode/register.h
+#define ENCL_VIDEO_HOFFST 0x1cbf 	///../ucode/register.h
+#define P_ENCL_VIDEO_HOFFST 		CBUS_REG_ADDR(ENCL_VIDEO_HOFFST) 	///../ucode/register.h
+#define ENCL_VIDEO_VOFFST 0x1cc0 	///../ucode/register.h
+#define P_ENCL_VIDEO_VOFFST 		CBUS_REG_ADDR(ENCL_VIDEO_VOFFST) 	///../ucode/register.h
+#define ENCL_VIDEO_RGB_CTRL 0x1cc1 	///../ucode/register.h
+#define P_ENCL_VIDEO_RGB_CTRL 		CBUS_REG_ADDR(ENCL_VIDEO_RGB_CTRL) 	///../ucode/register.h
+#define ENCL_VIDEO_FILT_CTRL 0x1cc2 	///../ucode/register.h
+#define P_ENCL_VIDEO_FILT_CTRL 		CBUS_REG_ADDR(ENCL_VIDEO_FILT_CTRL) 	///../ucode/register.h
+#define ENCL_VIDEO_OFLD_VPEQ_OFST 0x1cc3 	///../ucode/register.h
+#define P_ENCL_VIDEO_OFLD_VPEQ_OFST 		CBUS_REG_ADDR(ENCL_VIDEO_OFLD_VPEQ_OFST) 	///../ucode/register.h
+#define ENCL_VIDEO_OFLD_VOAV_OFST 0x1cc4 	///../ucode/register.h
+#define P_ENCL_VIDEO_OFLD_VOAV_OFST 		CBUS_REG_ADDR(ENCL_VIDEO_OFLD_VOAV_OFST) 	///../ucode/register.h
+#define ENCL_VIDEO_MATRIX_CB 0x1cc5 	///../ucode/register.h
+#define P_ENCL_VIDEO_MATRIX_CB 		CBUS_REG_ADDR(ENCL_VIDEO_MATRIX_CB) 	///../ucode/register.h
+#define ENCL_VIDEO_MATRIX_CR 0x1cc6 	///../ucode/register.h
+#define P_ENCL_VIDEO_MATRIX_CR 		CBUS_REG_ADDR(ENCL_VIDEO_MATRIX_CR) 	///../ucode/register.h
+#define ENCL_VIDEO_RGBIN_CTRL 0x1cc7 	///../ucode/register.h
+#define P_ENCL_VIDEO_RGBIN_CTRL 		CBUS_REG_ADDR(ENCL_VIDEO_RGBIN_CTRL) 	///../ucode/register.h
+#define ENCL_MAX_LINE_SWITCH_POINT 0x1cc8 	///../ucode/register.h
+#define P_ENCL_MAX_LINE_SWITCH_POINT 		CBUS_REG_ADDR(ENCL_MAX_LINE_SWITCH_POINT) 	///../ucode/register.h
+#define ENCL_DACSEL_0 0x1cc9 	///../ucode/register.h
+#define P_ENCL_DACSEL_0 		CBUS_REG_ADDR(ENCL_DACSEL_0) 	///../ucode/register.h
+#define ENCL_DACSEL_1 0x1cca 	///../ucode/register.h
+#define P_ENCL_DACSEL_1 		CBUS_REG_ADDR(ENCL_DACSEL_1) 	///../ucode/register.h
+#define RDMA_AHB_START_ADDR_MAN 0x1cf0 	///../ucode/register.h
+#define P_RDMA_AHB_START_ADDR_MAN 		CBUS_REG_ADDR(RDMA_AHB_START_ADDR_MAN) 	///../ucode/register.h
+#define RDMA_AHB_END_ADDR_MAN 0x1cf1 	///../ucode/register.h
+#define P_RDMA_AHB_END_ADDR_MAN 		CBUS_REG_ADDR(RDMA_AHB_END_ADDR_MAN) 	///../ucode/register.h
+#define RDMA_AHB_START_ADDR_1 0x1cf2 	///../ucode/register.h
+#define P_RDMA_AHB_START_ADDR_1 		CBUS_REG_ADDR(RDMA_AHB_START_ADDR_1) 	///../ucode/register.h
+#define RDMA_AHB_END_ADDR_1 0x1cf3 	///../ucode/register.h
+#define P_RDMA_AHB_END_ADDR_1 		CBUS_REG_ADDR(RDMA_AHB_END_ADDR_1) 	///../ucode/register.h
+#define RDMA_AHB_START_ADDR_2 0x1cf4 	///../ucode/register.h
+#define P_RDMA_AHB_START_ADDR_2 		CBUS_REG_ADDR(RDMA_AHB_START_ADDR_2) 	///../ucode/register.h
+#define RDMA_AHB_END_ADDR_2 0x1cf5 	///../ucode/register.h
+#define P_RDMA_AHB_END_ADDR_2 		CBUS_REG_ADDR(RDMA_AHB_END_ADDR_2) 	///../ucode/register.h
+#define RDMA_AHB_START_ADDR_3 0x1cf6 	///../ucode/register.h
+#define P_RDMA_AHB_START_ADDR_3 		CBUS_REG_ADDR(RDMA_AHB_START_ADDR_3) 	///../ucode/register.h
+#define RDMA_AHB_END_ADDR_3 0x1cf7 	///../ucode/register.h
+#define P_RDMA_AHB_END_ADDR_3 		CBUS_REG_ADDR(RDMA_AHB_END_ADDR_3) 	///../ucode/register.h
+#define RDMA_ACCESS_AUTO 0x1cf8 	///../ucode/register.h
+#define P_RDMA_ACCESS_AUTO 		CBUS_REG_ADDR(RDMA_ACCESS_AUTO) 	///../ucode/register.h
+#define RDMA_ACCESS_MAN 0x1cf9 	///../ucode/register.h
+#define P_RDMA_ACCESS_MAN 		CBUS_REG_ADDR(RDMA_ACCESS_MAN) 	///../ucode/register.h
+#define RDMA_CTRL 0x1cfa 	///../ucode/register.h
+#define P_RDMA_CTRL 		CBUS_REG_ADDR(RDMA_CTRL) 	///../ucode/register.h
+#define RDMA_STATUS 0x1cfb 	///../ucode/register.h
+#define P_RDMA_STATUS 		CBUS_REG_ADDR(RDMA_STATUS) 	///../ucode/register.h
+#define L_GAMMA_CNTL_PORT 0x1400 	///../ucode/register.h
+#define P_L_GAMMA_CNTL_PORT 		CBUS_REG_ADDR(L_GAMMA_CNTL_PORT) 	///../ucode/register.h
+#define L_GAMMA_DATA_PORT 0x1401 	///../ucode/register.h
+#define P_L_GAMMA_DATA_PORT 		CBUS_REG_ADDR(L_GAMMA_DATA_PORT) 	///../ucode/register.h
+#define L_GAMMA_ADDR_PORT 0x1402 	///../ucode/register.h
+#define P_L_GAMMA_ADDR_PORT 		CBUS_REG_ADDR(L_GAMMA_ADDR_PORT) 	///../ucode/register.h
+#define L_GAMMA_VCOM_HSWITCH_ADDR 0x1403 	///../ucode/register.h
+#define P_L_GAMMA_VCOM_HSWITCH_ADDR 		CBUS_REG_ADDR(L_GAMMA_VCOM_HSWITCH_ADDR) 	///../ucode/register.h
+#define L_RGB_BASE_ADDR 0x1405 	///../ucode/register.h
+#define P_L_RGB_BASE_ADDR 		CBUS_REG_ADDR(L_RGB_BASE_ADDR) 	///../ucode/register.h
+#define L_RGB_COEFF_ADDR 0x1406 	///../ucode/register.h
+#define P_L_RGB_COEFF_ADDR 		CBUS_REG_ADDR(L_RGB_COEFF_ADDR) 	///../ucode/register.h
+#define L_POL_CNTL_ADDR 0x1407 	///../ucode/register.h
+#define P_L_POL_CNTL_ADDR 		CBUS_REG_ADDR(L_POL_CNTL_ADDR) 	///../ucode/register.h
+#define L_DITH_CNTL_ADDR 0x1408 	///../ucode/register.h
+#define P_L_DITH_CNTL_ADDR 		CBUS_REG_ADDR(L_DITH_CNTL_ADDR) 	///../ucode/register.h
+#define L_STH1_HS_ADDR 0x1410 	///../ucode/register.h
+#define P_L_STH1_HS_ADDR 		CBUS_REG_ADDR(L_STH1_HS_ADDR) 	///../ucode/register.h
+#define L_STH1_HE_ADDR 0x1411 	///../ucode/register.h
+#define P_L_STH1_HE_ADDR 		CBUS_REG_ADDR(L_STH1_HE_ADDR) 	///../ucode/register.h
+#define L_STH1_VS_ADDR 0x1412 	///../ucode/register.h
+#define P_L_STH1_VS_ADDR 		CBUS_REG_ADDR(L_STH1_VS_ADDR) 	///../ucode/register.h
+#define L_STH1_VE_ADDR 0x1413 	///../ucode/register.h
+#define P_L_STH1_VE_ADDR 		CBUS_REG_ADDR(L_STH1_VE_ADDR) 	///../ucode/register.h
+#define L_STH2_HS_ADDR 0x1414 	///../ucode/register.h
+#define P_L_STH2_HS_ADDR 		CBUS_REG_ADDR(L_STH2_HS_ADDR) 	///../ucode/register.h
+#define L_STH2_HE_ADDR 0x1415 	///../ucode/register.h
+#define P_L_STH2_HE_ADDR 		CBUS_REG_ADDR(L_STH2_HE_ADDR) 	///../ucode/register.h
+#define L_STH2_VS_ADDR 0x1416 	///../ucode/register.h
+#define P_L_STH2_VS_ADDR 		CBUS_REG_ADDR(L_STH2_VS_ADDR) 	///../ucode/register.h
+#define L_STH2_VE_ADDR 0x1417 	///../ucode/register.h
+#define P_L_STH2_VE_ADDR 		CBUS_REG_ADDR(L_STH2_VE_ADDR) 	///../ucode/register.h
+#define L_OEH_HS_ADDR 0x1418 	///../ucode/register.h
+#define P_L_OEH_HS_ADDR 		CBUS_REG_ADDR(L_OEH_HS_ADDR) 	///../ucode/register.h
+#define L_OEH_HE_ADDR 0x1419 	///../ucode/register.h
+#define P_L_OEH_HE_ADDR 		CBUS_REG_ADDR(L_OEH_HE_ADDR) 	///../ucode/register.h
+#define L_OEH_VS_ADDR 0x141a 	///../ucode/register.h
+#define P_L_OEH_VS_ADDR 		CBUS_REG_ADDR(L_OEH_VS_ADDR) 	///../ucode/register.h
+#define L_OEH_VE_ADDR 0x141b 	///../ucode/register.h
+#define P_L_OEH_VE_ADDR 		CBUS_REG_ADDR(L_OEH_VE_ADDR) 	///../ucode/register.h
+#define L_VCOM_HSWITCH_ADDR 0x141c 	///../ucode/register.h
+#define P_L_VCOM_HSWITCH_ADDR 		CBUS_REG_ADDR(L_VCOM_HSWITCH_ADDR) 	///../ucode/register.h
+#define L_VCOM_VS_ADDR 0x141d 	///../ucode/register.h
+#define P_L_VCOM_VS_ADDR 		CBUS_REG_ADDR(L_VCOM_VS_ADDR) 	///../ucode/register.h
+#define L_VCOM_VE_ADDR 0x141e 	///../ucode/register.h
+#define P_L_VCOM_VE_ADDR 		CBUS_REG_ADDR(L_VCOM_VE_ADDR) 	///../ucode/register.h
+#define L_CPV1_HS_ADDR 0x141f 	///../ucode/register.h
+#define P_L_CPV1_HS_ADDR 		CBUS_REG_ADDR(L_CPV1_HS_ADDR) 	///../ucode/register.h
+#define L_CPV1_HE_ADDR 0x1420 	///../ucode/register.h
+#define P_L_CPV1_HE_ADDR 		CBUS_REG_ADDR(L_CPV1_HE_ADDR) 	///../ucode/register.h
+#define L_CPV1_VS_ADDR 0x1421 	///../ucode/register.h
+#define P_L_CPV1_VS_ADDR 		CBUS_REG_ADDR(L_CPV1_VS_ADDR) 	///../ucode/register.h
+#define L_CPV1_VE_ADDR 0x1422 	///../ucode/register.h
+#define P_L_CPV1_VE_ADDR 		CBUS_REG_ADDR(L_CPV1_VE_ADDR) 	///../ucode/register.h
+#define L_CPV2_HS_ADDR 0x1423 	///../ucode/register.h
+#define P_L_CPV2_HS_ADDR 		CBUS_REG_ADDR(L_CPV2_HS_ADDR) 	///../ucode/register.h
+#define L_CPV2_HE_ADDR 0x1424 	///../ucode/register.h
+#define P_L_CPV2_HE_ADDR 		CBUS_REG_ADDR(L_CPV2_HE_ADDR) 	///../ucode/register.h
+#define L_CPV2_VS_ADDR 0x1425 	///../ucode/register.h
+#define P_L_CPV2_VS_ADDR 		CBUS_REG_ADDR(L_CPV2_VS_ADDR) 	///../ucode/register.h
+#define L_CPV2_VE_ADDR 0x1426 	///../ucode/register.h
+#define P_L_CPV2_VE_ADDR 		CBUS_REG_ADDR(L_CPV2_VE_ADDR) 	///../ucode/register.h
+#define L_STV1_HS_ADDR 0x1427 	///../ucode/register.h
+#define P_L_STV1_HS_ADDR 		CBUS_REG_ADDR(L_STV1_HS_ADDR) 	///../ucode/register.h
+#define L_STV1_HE_ADDR 0x1428 	///../ucode/register.h
+#define P_L_STV1_HE_ADDR 		CBUS_REG_ADDR(L_STV1_HE_ADDR) 	///../ucode/register.h
+#define L_STV1_VS_ADDR 0x1429 	///../ucode/register.h
+#define P_L_STV1_VS_ADDR 		CBUS_REG_ADDR(L_STV1_VS_ADDR) 	///../ucode/register.h
+#define L_STV1_VE_ADDR 0x142a 	///../ucode/register.h
+#define P_L_STV1_VE_ADDR 		CBUS_REG_ADDR(L_STV1_VE_ADDR) 	///../ucode/register.h
+#define L_STV2_HS_ADDR 0x142b 	///../ucode/register.h
+#define P_L_STV2_HS_ADDR 		CBUS_REG_ADDR(L_STV2_HS_ADDR) 	///../ucode/register.h
+#define L_STV2_HE_ADDR 0x142c 	///../ucode/register.h
+#define P_L_STV2_HE_ADDR 		CBUS_REG_ADDR(L_STV2_HE_ADDR) 	///../ucode/register.h
+#define L_STV2_VS_ADDR 0x142d 	///../ucode/register.h
+#define P_L_STV2_VS_ADDR 		CBUS_REG_ADDR(L_STV2_VS_ADDR) 	///../ucode/register.h
+#define L_STV2_VE_ADDR 0x142e 	///../ucode/register.h
+#define P_L_STV2_VE_ADDR 		CBUS_REG_ADDR(L_STV2_VE_ADDR) 	///../ucode/register.h
+#define L_OEV1_HS_ADDR 0x142f 	///../ucode/register.h
+#define P_L_OEV1_HS_ADDR 		CBUS_REG_ADDR(L_OEV1_HS_ADDR) 	///../ucode/register.h
+#define L_OEV1_HE_ADDR 0x1430 	///../ucode/register.h
+#define P_L_OEV1_HE_ADDR 		CBUS_REG_ADDR(L_OEV1_HE_ADDR) 	///../ucode/register.h
+#define L_OEV1_VS_ADDR 0x1431 	///../ucode/register.h
+#define P_L_OEV1_VS_ADDR 		CBUS_REG_ADDR(L_OEV1_VS_ADDR) 	///../ucode/register.h
+#define L_OEV1_VE_ADDR 0x1432 	///../ucode/register.h
+#define P_L_OEV1_VE_ADDR 		CBUS_REG_ADDR(L_OEV1_VE_ADDR) 	///../ucode/register.h
+#define L_OEV2_HS_ADDR 0x1433 	///../ucode/register.h
+#define P_L_OEV2_HS_ADDR 		CBUS_REG_ADDR(L_OEV2_HS_ADDR) 	///../ucode/register.h
+#define L_OEV2_HE_ADDR 0x1434 	///../ucode/register.h
+#define P_L_OEV2_HE_ADDR 		CBUS_REG_ADDR(L_OEV2_HE_ADDR) 	///../ucode/register.h
+#define L_OEV2_VS_ADDR 0x1435 	///../ucode/register.h
+#define P_L_OEV2_VS_ADDR 		CBUS_REG_ADDR(L_OEV2_VS_ADDR) 	///../ucode/register.h
+#define L_OEV2_VE_ADDR 0x1436 	///../ucode/register.h
+#define P_L_OEV2_VE_ADDR 		CBUS_REG_ADDR(L_OEV2_VE_ADDR) 	///../ucode/register.h
+#define L_OEV3_HS_ADDR 0x1437 	///../ucode/register.h
+#define P_L_OEV3_HS_ADDR 		CBUS_REG_ADDR(L_OEV3_HS_ADDR) 	///../ucode/register.h
+#define L_OEV3_HE_ADDR 0x1438 	///../ucode/register.h
+#define P_L_OEV3_HE_ADDR 		CBUS_REG_ADDR(L_OEV3_HE_ADDR) 	///../ucode/register.h
+#define L_OEV3_VS_ADDR 0x1439 	///../ucode/register.h
+#define P_L_OEV3_VS_ADDR 		CBUS_REG_ADDR(L_OEV3_VS_ADDR) 	///../ucode/register.h
+#define L_OEV3_VE_ADDR 0x143a 	///../ucode/register.h
+#define P_L_OEV3_VE_ADDR 		CBUS_REG_ADDR(L_OEV3_VE_ADDR) 	///../ucode/register.h
+#define L_LCD_PWR_ADDR 0x143b 	///../ucode/register.h
+#define P_L_LCD_PWR_ADDR 		CBUS_REG_ADDR(L_LCD_PWR_ADDR) 	///../ucode/register.h
+#define L_LCD_PWM0_LO_ADDR 0x143c 	///../ucode/register.h
+#define P_L_LCD_PWM0_LO_ADDR 		CBUS_REG_ADDR(L_LCD_PWM0_LO_ADDR) 	///../ucode/register.h
+#define L_LCD_PWM0_HI_ADDR 0x143d 	///../ucode/register.h
+#define P_L_LCD_PWM0_HI_ADDR 		CBUS_REG_ADDR(L_LCD_PWM0_HI_ADDR) 	///../ucode/register.h
+#define L_LCD_PWM1_LO_ADDR 0x143e 	///../ucode/register.h
+#define P_L_LCD_PWM1_LO_ADDR 		CBUS_REG_ADDR(L_LCD_PWM1_LO_ADDR) 	///../ucode/register.h
+#define L_LCD_PWM1_HI_ADDR 0x143f 	///../ucode/register.h
+#define P_L_LCD_PWM1_HI_ADDR 		CBUS_REG_ADDR(L_LCD_PWM1_HI_ADDR) 	///../ucode/register.h
+#define L_INV_CNT_ADDR 0x1440 	///../ucode/register.h
+#define P_L_INV_CNT_ADDR 		CBUS_REG_ADDR(L_INV_CNT_ADDR) 	///../ucode/register.h
+#define L_TCON_MISC_SEL_ADDR 0x1441 	///../ucode/register.h
+#define P_L_TCON_MISC_SEL_ADDR 		CBUS_REG_ADDR(L_TCON_MISC_SEL_ADDR) 	///../ucode/register.h
+#define L_DUAL_PORT_CNTL_ADDR 0x1442 	///../ucode/register.h
+#define P_L_DUAL_PORT_CNTL_ADDR 		CBUS_REG_ADDR(L_DUAL_PORT_CNTL_ADDR) 	///../ucode/register.h
+#define L_TCON_DOUBLE_CTL 0x1449 	///../ucode/register.h
+#define P_L_TCON_DOUBLE_CTL 		CBUS_REG_ADDR(L_TCON_DOUBLE_CTL) 	///../ucode/register.h
+#define L_TCON_PATTERN_HI 0x144a 	///../ucode/register.h
+#define P_L_TCON_PATTERN_HI 		CBUS_REG_ADDR(L_TCON_PATTERN_HI) 	///../ucode/register.h
+#define L_TCON_PATTERN_LO 0x144b 	///../ucode/register.h
+#define P_L_TCON_PATTERN_LO 		CBUS_REG_ADDR(L_TCON_PATTERN_LO) 	///../ucode/register.h
+#define L_DE_HS_ADDR 0x1451 	///../ucode/register.h
+#define P_L_DE_HS_ADDR 		CBUS_REG_ADDR(L_DE_HS_ADDR) 	///../ucode/register.h
+#define L_DE_HE_ADDR 0x1452 	///../ucode/register.h
+#define P_L_DE_HE_ADDR 		CBUS_REG_ADDR(L_DE_HE_ADDR) 	///../ucode/register.h
+#define L_DE_VS_ADDR 0x1453 	///../ucode/register.h
+#define P_L_DE_VS_ADDR 		CBUS_REG_ADDR(L_DE_VS_ADDR) 	///../ucode/register.h
+#define L_DE_VE_ADDR 0x1454 	///../ucode/register.h
+#define P_L_DE_VE_ADDR 		CBUS_REG_ADDR(L_DE_VE_ADDR) 	///../ucode/register.h
+#define L_HSYNC_HS_ADDR 0x1455 	///../ucode/register.h
+#define P_L_HSYNC_HS_ADDR 		CBUS_REG_ADDR(L_HSYNC_HS_ADDR) 	///../ucode/register.h
+#define L_HSYNC_HE_ADDR 0x1456 	///../ucode/register.h
+#define P_L_HSYNC_HE_ADDR 		CBUS_REG_ADDR(L_HSYNC_HE_ADDR) 	///../ucode/register.h
+#define L_HSYNC_VS_ADDR 0x1457 	///../ucode/register.h
+#define P_L_HSYNC_VS_ADDR 		CBUS_REG_ADDR(L_HSYNC_VS_ADDR) 	///../ucode/register.h
+#define L_HSYNC_VE_ADDR 0x1458 	///../ucode/register.h
+#define P_L_HSYNC_VE_ADDR 		CBUS_REG_ADDR(L_HSYNC_VE_ADDR) 	///../ucode/register.h
+#define L_VSYNC_HS_ADDR 0x1459 	///../ucode/register.h
+#define P_L_VSYNC_HS_ADDR 		CBUS_REG_ADDR(L_VSYNC_HS_ADDR) 	///../ucode/register.h
+#define L_VSYNC_HE_ADDR 0x145a 	///../ucode/register.h
+#define P_L_VSYNC_HE_ADDR 		CBUS_REG_ADDR(L_VSYNC_HE_ADDR) 	///../ucode/register.h
+#define L_VSYNC_VS_ADDR 0x145b 	///../ucode/register.h
+#define P_L_VSYNC_VS_ADDR 		CBUS_REG_ADDR(L_VSYNC_VS_ADDR) 	///../ucode/register.h
+#define L_VSYNC_VE_ADDR 0x145c 	///../ucode/register.h
+#define P_L_VSYNC_VE_ADDR 		CBUS_REG_ADDR(L_VSYNC_VE_ADDR) 	///../ucode/register.h
+#define L_LCD_MCU_CTL 0x145d 	///../ucode/register.h
+#define P_L_LCD_MCU_CTL 		CBUS_REG_ADDR(L_LCD_MCU_CTL) 	///../ucode/register.h
+#define GAMMA_CNTL_PORT 0x1480 	///../ucode/register.h
+#define P_GAMMA_CNTL_PORT 		CBUS_REG_ADDR(GAMMA_CNTL_PORT) 	///../ucode/register.h
+#define GAMMA_DATA_PORT 0x1481 	///../ucode/register.h
+#define P_GAMMA_DATA_PORT 		CBUS_REG_ADDR(GAMMA_DATA_PORT) 	///../ucode/register.h
+#define GAMMA_ADDR_PORT 0x1482 	///../ucode/register.h
+#define P_GAMMA_ADDR_PORT 		CBUS_REG_ADDR(GAMMA_ADDR_PORT) 	///../ucode/register.h
+#define GAMMA_VCOM_HSWITCH_ADDR 0x1483 	///../ucode/register.h
+#define P_GAMMA_VCOM_HSWITCH_ADDR 		CBUS_REG_ADDR(GAMMA_VCOM_HSWITCH_ADDR) 	///../ucode/register.h
+#define RGB_BASE_ADDR 0x1485 	///../ucode/register.h
+#define P_RGB_BASE_ADDR 		CBUS_REG_ADDR(RGB_BASE_ADDR) 	///../ucode/register.h
+#define RGB_COEFF_ADDR 0x1486 	///../ucode/register.h
+#define P_RGB_COEFF_ADDR 		CBUS_REG_ADDR(RGB_COEFF_ADDR) 	///../ucode/register.h
+#define POL_CNTL_ADDR 0x1487 	///../ucode/register.h
+#define P_POL_CNTL_ADDR 		CBUS_REG_ADDR(POL_CNTL_ADDR) 	///../ucode/register.h
+#define DITH_CNTL_ADDR 0x1488 	///../ucode/register.h
+#define P_DITH_CNTL_ADDR 		CBUS_REG_ADDR(DITH_CNTL_ADDR) 	///../ucode/register.h
+#define STH1_HS_ADDR 0x1490 	///../ucode/register.h
+#define P_STH1_HS_ADDR 		CBUS_REG_ADDR(STH1_HS_ADDR) 	///../ucode/register.h
+#define STH1_HE_ADDR 0x1491 	///../ucode/register.h
+#define P_STH1_HE_ADDR 		CBUS_REG_ADDR(STH1_HE_ADDR) 	///../ucode/register.h
+#define STH1_VS_ADDR 0x1492 	///../ucode/register.h
+#define P_STH1_VS_ADDR 		CBUS_REG_ADDR(STH1_VS_ADDR) 	///../ucode/register.h
+#define STH1_VE_ADDR 0x1493 	///../ucode/register.h
+#define P_STH1_VE_ADDR 		CBUS_REG_ADDR(STH1_VE_ADDR) 	///../ucode/register.h
+#define STH2_HS_ADDR 0x1494 	///../ucode/register.h
+#define P_STH2_HS_ADDR 		CBUS_REG_ADDR(STH2_HS_ADDR) 	///../ucode/register.h
+#define STH2_HE_ADDR 0x1495 	///../ucode/register.h
+#define P_STH2_HE_ADDR 		CBUS_REG_ADDR(STH2_HE_ADDR) 	///../ucode/register.h
+#define STH2_VS_ADDR 0x1496 	///../ucode/register.h
+#define P_STH2_VS_ADDR 		CBUS_REG_ADDR(STH2_VS_ADDR) 	///../ucode/register.h
+#define STH2_VE_ADDR 0x1497 	///../ucode/register.h
+#define P_STH2_VE_ADDR 		CBUS_REG_ADDR(STH2_VE_ADDR) 	///../ucode/register.h
+#define OEH_HS_ADDR 0x1498 	///../ucode/register.h
+#define P_OEH_HS_ADDR 		CBUS_REG_ADDR(OEH_HS_ADDR) 	///../ucode/register.h
+#define OEH_HE_ADDR 0x1499 	///../ucode/register.h
+#define P_OEH_HE_ADDR 		CBUS_REG_ADDR(OEH_HE_ADDR) 	///../ucode/register.h
+#define OEH_VS_ADDR 0x149a 	///../ucode/register.h
+#define P_OEH_VS_ADDR 		CBUS_REG_ADDR(OEH_VS_ADDR) 	///../ucode/register.h
+#define OEH_VE_ADDR 0x149b 	///../ucode/register.h
+#define P_OEH_VE_ADDR 		CBUS_REG_ADDR(OEH_VE_ADDR) 	///../ucode/register.h
+#define VCOM_HSWITCH_ADDR 0x149c 	///../ucode/register.h
+#define P_VCOM_HSWITCH_ADDR 		CBUS_REG_ADDR(VCOM_HSWITCH_ADDR) 	///../ucode/register.h
+#define VCOM_VS_ADDR 0x149d 	///../ucode/register.h
+#define P_VCOM_VS_ADDR 		CBUS_REG_ADDR(VCOM_VS_ADDR) 	///../ucode/register.h
+#define VCOM_VE_ADDR 0x149e 	///../ucode/register.h
+#define P_VCOM_VE_ADDR 		CBUS_REG_ADDR(VCOM_VE_ADDR) 	///../ucode/register.h
+#define CPV1_HS_ADDR 0x149f 	///../ucode/register.h
+#define P_CPV1_HS_ADDR 		CBUS_REG_ADDR(CPV1_HS_ADDR) 	///../ucode/register.h
+#define CPV1_HE_ADDR 0x14a0 	///../ucode/register.h
+#define P_CPV1_HE_ADDR 		CBUS_REG_ADDR(CPV1_HE_ADDR) 	///../ucode/register.h
+#define CPV1_VS_ADDR 0x14a1 	///../ucode/register.h
+#define P_CPV1_VS_ADDR 		CBUS_REG_ADDR(CPV1_VS_ADDR) 	///../ucode/register.h
+#define CPV1_VE_ADDR 0x14a2 	///../ucode/register.h
+#define P_CPV1_VE_ADDR 		CBUS_REG_ADDR(CPV1_VE_ADDR) 	///../ucode/register.h
+#define CPV2_HS_ADDR 0x14a3 	///../ucode/register.h
+#define P_CPV2_HS_ADDR 		CBUS_REG_ADDR(CPV2_HS_ADDR) 	///../ucode/register.h
+#define CPV2_HE_ADDR 0x14a4 	///../ucode/register.h
+#define P_CPV2_HE_ADDR 		CBUS_REG_ADDR(CPV2_HE_ADDR) 	///../ucode/register.h
+#define CPV2_VS_ADDR 0x14a5 	///../ucode/register.h
+#define P_CPV2_VS_ADDR 		CBUS_REG_ADDR(CPV2_VS_ADDR) 	///../ucode/register.h
+#define CPV2_VE_ADDR 0x14a6 	///../ucode/register.h
+#define P_CPV2_VE_ADDR 		CBUS_REG_ADDR(CPV2_VE_ADDR) 	///../ucode/register.h
+#define STV1_HS_ADDR 0x14a7 	///../ucode/register.h
+#define P_STV1_HS_ADDR 		CBUS_REG_ADDR(STV1_HS_ADDR) 	///../ucode/register.h
+#define STV1_HE_ADDR 0x14a8 	///../ucode/register.h
+#define P_STV1_HE_ADDR 		CBUS_REG_ADDR(STV1_HE_ADDR) 	///../ucode/register.h
+#define STV1_VS_ADDR 0x14a9 	///../ucode/register.h
+#define P_STV1_VS_ADDR 		CBUS_REG_ADDR(STV1_VS_ADDR) 	///../ucode/register.h
+#define STV1_VE_ADDR 0x14aa 	///../ucode/register.h
+#define P_STV1_VE_ADDR 		CBUS_REG_ADDR(STV1_VE_ADDR) 	///../ucode/register.h
+#define STV2_HS_ADDR 0x14ab 	///../ucode/register.h
+#define P_STV2_HS_ADDR 		CBUS_REG_ADDR(STV2_HS_ADDR) 	///../ucode/register.h
+#define STV2_HE_ADDR 0x14ac 	///../ucode/register.h
+#define P_STV2_HE_ADDR 		CBUS_REG_ADDR(STV2_HE_ADDR) 	///../ucode/register.h
+#define STV2_VS_ADDR 0x14ad 	///../ucode/register.h
+#define P_STV2_VS_ADDR 		CBUS_REG_ADDR(STV2_VS_ADDR) 	///../ucode/register.h
+#define STV2_VE_ADDR 0x14ae 	///../ucode/register.h
+#define P_STV2_VE_ADDR 		CBUS_REG_ADDR(STV2_VE_ADDR) 	///../ucode/register.h
+#define OEV1_HS_ADDR 0x14af 	///../ucode/register.h
+#define P_OEV1_HS_ADDR 		CBUS_REG_ADDR(OEV1_HS_ADDR) 	///../ucode/register.h
+#define OEV1_HE_ADDR 0x14b0 	///../ucode/register.h
+#define P_OEV1_HE_ADDR 		CBUS_REG_ADDR(OEV1_HE_ADDR) 	///../ucode/register.h
+#define OEV1_VS_ADDR 0x14b1 	///../ucode/register.h
+#define P_OEV1_VS_ADDR 		CBUS_REG_ADDR(OEV1_VS_ADDR) 	///../ucode/register.h
+#define OEV1_VE_ADDR 0x14b2 	///../ucode/register.h
+#define P_OEV1_VE_ADDR 		CBUS_REG_ADDR(OEV1_VE_ADDR) 	///../ucode/register.h
+#define OEV2_HS_ADDR 0x14b3 	///../ucode/register.h
+#define P_OEV2_HS_ADDR 		CBUS_REG_ADDR(OEV2_HS_ADDR) 	///../ucode/register.h
+#define OEV2_HE_ADDR 0x14b4 	///../ucode/register.h
+#define P_OEV2_HE_ADDR 		CBUS_REG_ADDR(OEV2_HE_ADDR) 	///../ucode/register.h
+#define OEV2_VS_ADDR 0x14b5 	///../ucode/register.h
+#define P_OEV2_VS_ADDR 		CBUS_REG_ADDR(OEV2_VS_ADDR) 	///../ucode/register.h
+#define OEV2_VE_ADDR 0x14b6 	///../ucode/register.h
+#define P_OEV2_VE_ADDR 		CBUS_REG_ADDR(OEV2_VE_ADDR) 	///../ucode/register.h
+#define OEV3_HS_ADDR 0x14b7 	///../ucode/register.h
+#define P_OEV3_HS_ADDR 		CBUS_REG_ADDR(OEV3_HS_ADDR) 	///../ucode/register.h
+#define OEV3_HE_ADDR 0x14b8 	///../ucode/register.h
+#define P_OEV3_HE_ADDR 		CBUS_REG_ADDR(OEV3_HE_ADDR) 	///../ucode/register.h
+#define OEV3_VS_ADDR 0x14b9 	///../ucode/register.h
+#define P_OEV3_VS_ADDR 		CBUS_REG_ADDR(OEV3_VS_ADDR) 	///../ucode/register.h
+#define OEV3_VE_ADDR 0x14ba 	///../ucode/register.h
+#define P_OEV3_VE_ADDR 		CBUS_REG_ADDR(OEV3_VE_ADDR) 	///../ucode/register.h
+#define LCD_PWR_ADDR 0x14bb 	///../ucode/register.h
+#define P_LCD_PWR_ADDR 		CBUS_REG_ADDR(LCD_PWR_ADDR) 	///../ucode/register.h
+#define LCD_PWM0_LO_ADDR 0x14bc 	///../ucode/register.h
+#define P_LCD_PWM0_LO_ADDR 		CBUS_REG_ADDR(LCD_PWM0_LO_ADDR) 	///../ucode/register.h
+#define LCD_PWM0_HI_ADDR 0x14bd 	///../ucode/register.h
+#define P_LCD_PWM0_HI_ADDR 		CBUS_REG_ADDR(LCD_PWM0_HI_ADDR) 	///../ucode/register.h
+#define LCD_PWM1_LO_ADDR 0x14be 	///../ucode/register.h
+#define P_LCD_PWM1_LO_ADDR 		CBUS_REG_ADDR(LCD_PWM1_LO_ADDR) 	///../ucode/register.h
+#define LCD_PWM1_HI_ADDR 0x14bf 	///../ucode/register.h
+#define P_LCD_PWM1_HI_ADDR 		CBUS_REG_ADDR(LCD_PWM1_HI_ADDR) 	///../ucode/register.h
+#define INV_CNT_ADDR 0x14c0 	///../ucode/register.h
+#define P_INV_CNT_ADDR 		CBUS_REG_ADDR(INV_CNT_ADDR) 	///../ucode/register.h
+#define TCON_MISC_SEL_ADDR 0x14c1 	///../ucode/register.h
+#define P_TCON_MISC_SEL_ADDR 		CBUS_REG_ADDR(TCON_MISC_SEL_ADDR) 	///../ucode/register.h
+#define DUAL_PORT_CNTL_ADDR 0x14c2 	///../ucode/register.h
+#define P_DUAL_PORT_CNTL_ADDR 		CBUS_REG_ADDR(DUAL_PORT_CNTL_ADDR) 	///../ucode/register.h
+#define MLVDS_CONTROL 0x14c3 	///../ucode/register.h
+#define P_MLVDS_CONTROL 		CBUS_REG_ADDR(MLVDS_CONTROL) 	///../ucode/register.h
+#define MLVDS_RESET_PATTERN_HI 0x14c4 	///../ucode/register.h
+#define P_MLVDS_RESET_PATTERN_HI 		CBUS_REG_ADDR(MLVDS_RESET_PATTERN_HI) 	///../ucode/register.h
+#define MLVDS_RESET_PATTERN_LO 0x14c5 	///../ucode/register.h
+#define P_MLVDS_RESET_PATTERN_LO 		CBUS_REG_ADDR(MLVDS_RESET_PATTERN_LO) 	///../ucode/register.h
+#define MLVDS_RESET_PATTERN_EXT 0x14c6 	///../ucode/register.h
+#define P_MLVDS_RESET_PATTERN_EXT 		CBUS_REG_ADDR(MLVDS_RESET_PATTERN_EXT) 	///../ucode/register.h
+#define MLVDS_CONFIG_HI 0x14c7 	///../ucode/register.h
+#define P_MLVDS_CONFIG_HI 		CBUS_REG_ADDR(MLVDS_CONFIG_HI) 	///../ucode/register.h
+#define MLVDS_CONFIG_LO 0x14c8 	///../ucode/register.h
+#define P_MLVDS_CONFIG_LO 		CBUS_REG_ADDR(MLVDS_CONFIG_LO) 	///../ucode/register.h
+#define TCON_DOUBLE_CTL 0x14c9 	///../ucode/register.h
+#define P_TCON_DOUBLE_CTL 		CBUS_REG_ADDR(TCON_DOUBLE_CTL) 	///../ucode/register.h
+#define TCON_PATTERN_HI 0x14ca 	///../ucode/register.h
+#define P_TCON_PATTERN_HI 		CBUS_REG_ADDR(TCON_PATTERN_HI) 	///../ucode/register.h
+#define TCON_PATTERN_LO 0x14cb 	///../ucode/register.h
+#define P_TCON_PATTERN_LO 		CBUS_REG_ADDR(TCON_PATTERN_LO) 	///../ucode/register.h
+#define TCON_CONTROL_HI 0x14cc 	///../ucode/register.h
+#define P_TCON_CONTROL_HI 		CBUS_REG_ADDR(TCON_CONTROL_HI) 	///../ucode/register.h
+#define TCON_CONTROL_LO 0x14cd 	///../ucode/register.h
+#define P_TCON_CONTROL_LO 		CBUS_REG_ADDR(TCON_CONTROL_LO) 	///../ucode/register.h
+#define LVDS_BLANK_DATA_HI 0x14ce 	///../ucode/register.h
+#define P_LVDS_BLANK_DATA_HI 		CBUS_REG_ADDR(LVDS_BLANK_DATA_HI) 	///../ucode/register.h
+#define LVDS_BLANK_DATA_LO 0x14cf 	///../ucode/register.h
+#define P_LVDS_BLANK_DATA_LO 		CBUS_REG_ADDR(LVDS_BLANK_DATA_LO) 	///../ucode/register.h
+#define LVDS_PACK_CNTL_ADDR 0x14d0 	///../ucode/register.h
+#define P_LVDS_PACK_CNTL_ADDR 		CBUS_REG_ADDR(LVDS_PACK_CNTL_ADDR) 	///../ucode/register.h
+#define DE_HS_ADDR 0x14d1 	///../ucode/register.h
+#define P_DE_HS_ADDR 		CBUS_REG_ADDR(DE_HS_ADDR) 	///../ucode/register.h
+#define DE_HE_ADDR 0x14d2 	///../ucode/register.h
+#define P_DE_HE_ADDR 		CBUS_REG_ADDR(DE_HE_ADDR) 	///../ucode/register.h
+#define DE_VS_ADDR 0x14d3 	///../ucode/register.h
+#define P_DE_VS_ADDR 		CBUS_REG_ADDR(DE_VS_ADDR) 	///../ucode/register.h
+#define DE_VE_ADDR 0x14d4 	///../ucode/register.h
+#define P_DE_VE_ADDR 		CBUS_REG_ADDR(DE_VE_ADDR) 	///../ucode/register.h
+#define HSYNC_HS_ADDR 0x14d5 	///../ucode/register.h
+#define P_HSYNC_HS_ADDR 		CBUS_REG_ADDR(HSYNC_HS_ADDR) 	///../ucode/register.h
+#define HSYNC_HE_ADDR 0x14d6 	///../ucode/register.h
+#define P_HSYNC_HE_ADDR 		CBUS_REG_ADDR(HSYNC_HE_ADDR) 	///../ucode/register.h
+#define HSYNC_VS_ADDR 0x14d7 	///../ucode/register.h
+#define P_HSYNC_VS_ADDR 		CBUS_REG_ADDR(HSYNC_VS_ADDR) 	///../ucode/register.h
+#define HSYNC_VE_ADDR 0x14d8 	///../ucode/register.h
+#define P_HSYNC_VE_ADDR 		CBUS_REG_ADDR(HSYNC_VE_ADDR) 	///../ucode/register.h
+#define VSYNC_HS_ADDR 0x14d9 	///../ucode/register.h
+#define P_VSYNC_HS_ADDR 		CBUS_REG_ADDR(VSYNC_HS_ADDR) 	///../ucode/register.h
+#define VSYNC_HE_ADDR 0x14da 	///../ucode/register.h
+#define P_VSYNC_HE_ADDR 		CBUS_REG_ADDR(VSYNC_HE_ADDR) 	///../ucode/register.h
+#define VSYNC_VS_ADDR 0x14db 	///../ucode/register.h
+#define P_VSYNC_VS_ADDR 		CBUS_REG_ADDR(VSYNC_VS_ADDR) 	///../ucode/register.h
+#define VSYNC_VE_ADDR 0x14dc 	///../ucode/register.h
+#define P_VSYNC_VE_ADDR 		CBUS_REG_ADDR(VSYNC_VE_ADDR) 	///../ucode/register.h
+#define LCD_MCU_CTL 0x14dd 	///../ucode/register.h
+#define P_LCD_MCU_CTL 		CBUS_REG_ADDR(LCD_MCU_CTL) 	///../ucode/register.h
+#define LCD_MCU_DATA_0 0x14de 	///../ucode/register.h
+#define P_LCD_MCU_DATA_0 		CBUS_REG_ADDR(LCD_MCU_DATA_0) 	///../ucode/register.h
+#define LCD_MCU_DATA_1 0x14df 	///../ucode/register.h
+#define P_LCD_MCU_DATA_1 		CBUS_REG_ADDR(LCD_MCU_DATA_1) 	///../ucode/register.h
+#define LVDS_GEN_CNTL 0x14e0 	///../ucode/register.h
+#define P_LVDS_GEN_CNTL 		CBUS_REG_ADDR(LVDS_GEN_CNTL) 	///../ucode/register.h
+#define LVDS_PHY_CNTL0 0x14e1 	///../ucode/register.h
+#define P_LVDS_PHY_CNTL0 		CBUS_REG_ADDR(LVDS_PHY_CNTL0) 	///../ucode/register.h
+#define LVDS_PHY_CNTL1 0x14e2 	///../ucode/register.h
+#define P_LVDS_PHY_CNTL1 		CBUS_REG_ADDR(LVDS_PHY_CNTL1) 	///../ucode/register.h
+#define LVDS_PHY_CNTL2 0x14e3 	///../ucode/register.h
+#define P_LVDS_PHY_CNTL2 		CBUS_REG_ADDR(LVDS_PHY_CNTL2) 	///../ucode/register.h
+#define LVDS_PHY_CNTL3 0x14e4 	///../ucode/register.h
+#define P_LVDS_PHY_CNTL3 		CBUS_REG_ADDR(LVDS_PHY_CNTL3) 	///../ucode/register.h
+#define LVDS_PHY_CNTL4 0x14e5 	///../ucode/register.h
+#define P_LVDS_PHY_CNTL4 		CBUS_REG_ADDR(LVDS_PHY_CNTL4) 	///../ucode/register.h
+#define LVDS_PHY_CNTL5 0x14e6 	///../ucode/register.h
+#define P_LVDS_PHY_CNTL5 		CBUS_REG_ADDR(LVDS_PHY_CNTL5) 	///../ucode/register.h
+#define LVDS_SRG_TEST 0x14e8 	///../ucode/register.h
+#define P_LVDS_SRG_TEST 		CBUS_REG_ADDR(LVDS_SRG_TEST) 	///../ucode/register.h
+#define LVDS_BIST_MUX0 0x14e9 	///../ucode/register.h
+#define P_LVDS_BIST_MUX0 		CBUS_REG_ADDR(LVDS_BIST_MUX0) 	///../ucode/register.h
+#define LVDS_BIST_MUX1 0x14ea 	///../ucode/register.h
+#define P_LVDS_BIST_MUX1 		CBUS_REG_ADDR(LVDS_BIST_MUX1) 	///../ucode/register.h
+#define LVDS_BIST_FIXED0 0x14eb 	///../ucode/register.h
+#define P_LVDS_BIST_FIXED0 		CBUS_REG_ADDR(LVDS_BIST_FIXED0) 	///../ucode/register.h
+#define LVDS_BIST_FIXED1 0x14ec 	///../ucode/register.h
+#define P_LVDS_BIST_FIXED1 		CBUS_REG_ADDR(LVDS_BIST_FIXED1) 	///../ucode/register.h
+#define LVDS_BIST_CNTL0 0x14ed 	///../ucode/register.h
+#define P_LVDS_BIST_CNTL0 		CBUS_REG_ADDR(LVDS_BIST_CNTL0) 	///../ucode/register.h
+#define LVDS_CLKB_CLKA 0x14ee 	///../ucode/register.h
+#define P_LVDS_CLKB_CLKA 		CBUS_REG_ADDR(LVDS_CLKB_CLKA) 	///../ucode/register.h
+#define LVDS_PHY_CLK_CNTL 0x14ef 	///../ucode/register.h
+#define P_LVDS_PHY_CLK_CNTL 		CBUS_REG_ADDR(LVDS_PHY_CLK_CNTL) 	///../ucode/register.h
+#define LVDS_SER_EN 0x14f0 	///../ucode/register.h
+#define P_LVDS_SER_EN 		CBUS_REG_ADDR(LVDS_SER_EN) 	///../ucode/register.h
+#define LVDS_PHY_CNTL6 0x14f1 	///../ucode/register.h
+#define P_LVDS_PHY_CNTL6 		CBUS_REG_ADDR(LVDS_PHY_CNTL6) 	///../ucode/register.h
+#define LVDS_PHY_CNTL7 0x14f2 	///../ucode/register.h
+#define P_LVDS_PHY_CNTL7 		CBUS_REG_ADDR(LVDS_PHY_CNTL7) 	///../ucode/register.h
+#define LVDS_PHY_CNTL8 0x14f3 	///../ucode/register.h
+#define P_LVDS_PHY_CNTL8 		CBUS_REG_ADDR(LVDS_PHY_CNTL8) 	///../ucode/register.h
+#define MLVDS_CLK_CTL_HI 0x14f4 	///../ucode/register.h
+#define P_MLVDS_CLK_CTL_HI 		CBUS_REG_ADDR(MLVDS_CLK_CTL_HI) 	///../ucode/register.h
+#define MLVDS_CLK_CTL_LO 0x14f5 	///../ucode/register.h
+#define P_MLVDS_CLK_CTL_LO 		CBUS_REG_ADDR(MLVDS_CLK_CTL_LO) 	///../ucode/register.h
+#define MLVDS_DUAL_GATE_WR_START 0x14f6 	///../ucode/register.h
+#define P_MLVDS_DUAL_GATE_WR_START 		CBUS_REG_ADDR(MLVDS_DUAL_GATE_WR_START) 	///../ucode/register.h
+#define MLVDS_DUAL_GATE_WR_END 0x14f7 	///../ucode/register.h
+#define P_MLVDS_DUAL_GATE_WR_END 		CBUS_REG_ADDR(MLVDS_DUAL_GATE_WR_END) 	///../ucode/register.h
+#define MLVDS_DUAL_GATE_RD_START 0x14f8 	///../ucode/register.h
+#define P_MLVDS_DUAL_GATE_RD_START 		CBUS_REG_ADDR(MLVDS_DUAL_GATE_RD_START) 	///../ucode/register.h
+#define MLVDS_DUAL_GATE_RD_END 0x14f9 	///../ucode/register.h
+#define P_MLVDS_DUAL_GATE_RD_END 		CBUS_REG_ADDR(MLVDS_DUAL_GATE_RD_END) 	///../ucode/register.h
+#define MLVDS_SECOND_RESET_CTL 0x14fa 	///../ucode/register.h
+#define P_MLVDS_SECOND_RESET_CTL 		CBUS_REG_ADDR(MLVDS_SECOND_RESET_CTL) 	///../ucode/register.h
+#define MLVDS_DUAL_GATE_CTL_HI 0x14fb 	///../ucode/register.h
+#define P_MLVDS_DUAL_GATE_CTL_HI 		CBUS_REG_ADDR(MLVDS_DUAL_GATE_CTL_HI) 	///../ucode/register.h
+#define MLVDS_DUAL_GATE_CTL_LO 0x14fc 	///../ucode/register.h
+#define P_MLVDS_DUAL_GATE_CTL_LO 		CBUS_REG_ADDR(MLVDS_DUAL_GATE_CTL_LO) 	///../ucode/register.h
+#define MLVDS_RESET_CONFIG_HI 0x14fd 	///../ucode/register.h
+#define P_MLVDS_RESET_CONFIG_HI 		CBUS_REG_ADDR(MLVDS_RESET_CONFIG_HI) 	///../ucode/register.h
+#define MLVDS_RESET_CONFIG_LO 0x14fe 	///../ucode/register.h
+#define P_MLVDS_RESET_CONFIG_LO 		CBUS_REG_ADDR(MLVDS_RESET_CONFIG_LO) 	///../ucode/register.h
+#define VPU_OSD1_MMC_CTRL 0x2701 	///../ucode/register.h
+#define P_VPU_OSD1_MMC_CTRL 		CBUS_REG_ADDR(VPU_OSD1_MMC_CTRL) 	///../ucode/register.h
+#define VPU_OSD2_MMC_CTRL 0x2702 	///../ucode/register.h
+#define P_VPU_OSD2_MMC_CTRL 		CBUS_REG_ADDR(VPU_OSD2_MMC_CTRL) 	///../ucode/register.h
+#define VPU_VD1_MMC_CTRL 0x2703 	///../ucode/register.h
+#define P_VPU_VD1_MMC_CTRL 		CBUS_REG_ADDR(VPU_VD1_MMC_CTRL) 	///../ucode/register.h
+#define VPU_VD2_MMC_CTRL 0x2704 	///../ucode/register.h
+#define P_VPU_VD2_MMC_CTRL 		CBUS_REG_ADDR(VPU_VD2_MMC_CTRL) 	///../ucode/register.h
+#define VPU_DI_IF1_MMC_CTRL 0x2705 	///../ucode/register.h
+#define P_VPU_DI_IF1_MMC_CTRL 		CBUS_REG_ADDR(VPU_DI_IF1_MMC_CTRL) 	///../ucode/register.h
+#define VPU_DI_MEM_MMC_CTRL 0x2706 	///../ucode/register.h
+#define P_VPU_DI_MEM_MMC_CTRL 		CBUS_REG_ADDR(VPU_DI_MEM_MMC_CTRL) 	///../ucode/register.h
+#define VPU_DI_INP_MMC_CTRL 0x2707 	///../ucode/register.h
+#define P_VPU_DI_INP_MMC_CTRL 		CBUS_REG_ADDR(VPU_DI_INP_MMC_CTRL) 	///../ucode/register.h
+#define VPU_DI_MTNRD_MMC_CTRL 0x2708 	///../ucode/register.h
+#define P_VPU_DI_MTNRD_MMC_CTRL 		CBUS_REG_ADDR(VPU_DI_MTNRD_MMC_CTRL) 	///../ucode/register.h
+#define VPU_DI_CHAN2_MMC_CTRL 0x2709 	///../ucode/register.h
+#define P_VPU_DI_CHAN2_MMC_CTRL 		CBUS_REG_ADDR(VPU_DI_CHAN2_MMC_CTRL) 	///../ucode/register.h
+#define VPU_DI_MTNWR_MMC_CTRL 0x270a 	///../ucode/register.h
+#define P_VPU_DI_MTNWR_MMC_CTRL 		CBUS_REG_ADDR(VPU_DI_MTNWR_MMC_CTRL) 	///../ucode/register.h
+#define VPU_DI_NRWR_MMC_CTRL 0x270b 	///../ucode/register.h
+#define P_VPU_DI_NRWR_MMC_CTRL 		CBUS_REG_ADDR(VPU_DI_NRWR_MMC_CTRL) 	///../ucode/register.h
+#define VPU_DI_DIWR_MMC_CTRL 0x270c 	///../ucode/register.h
+#define P_VPU_DI_DIWR_MMC_CTRL 		CBUS_REG_ADDR(VPU_DI_DIWR_MMC_CTRL) 	///../ucode/register.h
+#define VPU_VDIN0_MMC_CTRL 0x270d 	///../ucode/register.h
+#define P_VPU_VDIN0_MMC_CTRL 		CBUS_REG_ADDR(VPU_VDIN0_MMC_CTRL) 	///../ucode/register.h
+#define VPU_VDIN1_MMC_CTRL 0x270e 	///../ucode/register.h
+#define P_VPU_VDIN1_MMC_CTRL 		CBUS_REG_ADDR(VPU_VDIN1_MMC_CTRL) 	///../ucode/register.h
+#define VPU_BT656_MMC_CTRL 0x270f 	///../ucode/register.h
+#define P_VPU_BT656_MMC_CTRL 		CBUS_REG_ADDR(VPU_BT656_MMC_CTRL) 	///../ucode/register.h
+#define VPU_TVD3D_MMC_CTRL 0x2710 	///../ucode/register.h
+#define P_VPU_TVD3D_MMC_CTRL 		CBUS_REG_ADDR(VPU_TVD3D_MMC_CTRL) 	///../ucode/register.h
+#define VPU_TVDVBI_MMC_CTRL 0x2711 	///../ucode/register.h
+#define P_VPU_TVDVBI_MMC_CTRL 		CBUS_REG_ADDR(VPU_TVDVBI_MMC_CTRL) 	///../ucode/register.h
+#define VPU_TVDVBI_VSLATCH_ADDR 0x2712 	///../ucode/register.h
+#define P_VPU_TVDVBI_VSLATCH_ADDR 		CBUS_REG_ADDR(VPU_TVDVBI_VSLATCH_ADDR) 	///../ucode/register.h
+#define VPU_TVDVBI_WRRSP_ADDR 0x2713 	///../ucode/register.h
+#define P_VPU_TVDVBI_WRRSP_ADDR 		CBUS_REG_ADDR(VPU_TVDVBI_WRRSP_ADDR) 	///../ucode/register.h
+#define VPU_VDIN_PRE_ARB_CTRL 0x2714 	///../ucode/register.h
+#define P_VPU_VDIN_PRE_ARB_CTRL 		CBUS_REG_ADDR(VPU_VDIN_PRE_ARB_CTRL) 	///../ucode/register.h
+#define VPU_VDISP_PRE_ARB_CTRL 0x2715 	///../ucode/register.h
+#define P_VPU_VDISP_PRE_ARB_CTRL 		CBUS_REG_ADDR(VPU_VDISP_PRE_ARB_CTRL) 	///../ucode/register.h
+#define VPU_VPUARB2_PRE_ARB_CTRL 0x2716 	///../ucode/register.h
+#define P_VPU_VPUARB2_PRE_ARB_CTRL 		CBUS_REG_ADDR(VPU_VPUARB2_PRE_ARB_CTRL) 	///../ucode/register.h
+#define VPU_OSD3_MMC_CTRL 0x2717 	///../ucode/register.h
+#define P_VPU_OSD3_MMC_CTRL 		CBUS_REG_ADDR(VPU_OSD3_MMC_CTRL) 	///../ucode/register.h
+#define VPU_OSD4_MMC_CTRL 0x2718 	///../ucode/register.h
+#define P_VPU_OSD4_MMC_CTRL 		CBUS_REG_ADDR(VPU_OSD4_MMC_CTRL) 	///../ucode/register.h
+#define VPU_VD3_MMC_CTRL 0x2719 	///../ucode/register.h
+#define P_VPU_VD3_MMC_CTRL 		CBUS_REG_ADDR(VPU_VD3_MMC_CTRL) 	///../ucode/register.h
+#define VPU_VIU_VENC_MUX_CTRL 0x271a 	///../ucode/register.h
+#define P_VPU_VIU_VENC_MUX_CTRL 		CBUS_REG_ADDR(VPU_VIU_VENC_MUX_CTRL) 	///../ucode/register.h
+#define VPU_HDMI_SETTING 0x271b 	///../ucode/register.h
+#define P_VPU_HDMI_SETTING 		CBUS_REG_ADDR(VPU_HDMI_SETTING) 	///../ucode/register.h
+#define ENCI_INFO_READ 0x271c 	///../ucode/register.h
+#define P_ENCI_INFO_READ 		CBUS_REG_ADDR(ENCI_INFO_READ) 	///../ucode/register.h
+#define ENCP_INFO_READ 0x271d 	///../ucode/register.h
+#define P_ENCP_INFO_READ 		CBUS_REG_ADDR(ENCP_INFO_READ) 	///../ucode/register.h
+#define ENCT_INFO_READ 0x271e 	///../ucode/register.h
+#define P_ENCT_INFO_READ 		CBUS_REG_ADDR(ENCT_INFO_READ) 	///../ucode/register.h
+#define ENCL_INFO_READ 0x271f 	///../ucode/register.h
+#define P_ENCL_INFO_READ 		CBUS_REG_ADDR(ENCL_INFO_READ) 	///../ucode/register.h
+#define AUDIO_COP_CTL2 0x2f01 	///../ucode/register.h
+#define P_AUDIO_COP_CTL2 		CBUS_REG_ADDR(AUDIO_COP_CTL2) 	///../ucode/register.h
+#define OPERAND_M_CTL 0x2f02 	///../ucode/register.h
+#define P_OPERAND_M_CTL 		CBUS_REG_ADDR(OPERAND_M_CTL) 	///../ucode/register.h
+#define OPERAND1_ADDR 0x2f03 	///../ucode/register.h
+#define P_OPERAND1_ADDR 		CBUS_REG_ADDR(OPERAND1_ADDR) 	///../ucode/register.h
+#define OPERAND2_ADDR 0x2f04 	///../ucode/register.h
+#define P_OPERAND2_ADDR 		CBUS_REG_ADDR(OPERAND2_ADDR) 	///../ucode/register.h
+#define RESULT_M_CTL 0x2f05 	///../ucode/register.h
+#define P_RESULT_M_CTL 		CBUS_REG_ADDR(RESULT_M_CTL) 	///../ucode/register.h
+#define RESULT1_ADDR 0x2f06 	///../ucode/register.h
+#define P_RESULT1_ADDR 		CBUS_REG_ADDR(RESULT1_ADDR) 	///../ucode/register.h
+#define RESULT2_ADDR 0x2f07 	///../ucode/register.h
+#define P_RESULT2_ADDR 		CBUS_REG_ADDR(RESULT2_ADDR) 	///../ucode/register.h
+#define ADD_SHFT_CTL 0x2f08 	///../ucode/register.h
+#define P_ADD_SHFT_CTL 		CBUS_REG_ADDR(ADD_SHFT_CTL) 	///../ucode/register.h
+#define OPERAND_ONE_H 0x2f09 	///../ucode/register.h
+#define P_OPERAND_ONE_H 		CBUS_REG_ADDR(OPERAND_ONE_H) 	///../ucode/register.h
+#define OPERAND_ONE_L 0x2f0a 	///../ucode/register.h
+#define P_OPERAND_ONE_L 		CBUS_REG_ADDR(OPERAND_ONE_L) 	///../ucode/register.h
+#define OPERAND_TWO_H 0x2f0b 	///../ucode/register.h
+#define P_OPERAND_TWO_H 		CBUS_REG_ADDR(OPERAND_TWO_H) 	///../ucode/register.h
+#define OPERAND_TWO_L 0x2f0c 	///../ucode/register.h
+#define P_OPERAND_TWO_L 		CBUS_REG_ADDR(OPERAND_TWO_L) 	///../ucode/register.h
+#define RESULT_H 0x2f0d 	///../ucode/register.h
+#define P_RESULT_H 		CBUS_REG_ADDR(RESULT_H) 	///../ucode/register.h
+#define RESULT_M 0x2f0e 	///../ucode/register.h
+#define P_RESULT_M 		CBUS_REG_ADDR(RESULT_M) 	///../ucode/register.h
+#define RESULT_L 0x2f0f 	///../ucode/register.h
+#define P_RESULT_L 		CBUS_REG_ADDR(RESULT_L) 	///../ucode/register.h
+#define WMEM_R_PTR 0x2f10 	///../ucode/register.h
+#define P_WMEM_R_PTR 		CBUS_REG_ADDR(WMEM_R_PTR) 	///../ucode/register.h
+#define WMEM_W_PTR 0x2f11 	///../ucode/register.h
+#define P_WMEM_W_PTR 		CBUS_REG_ADDR(WMEM_W_PTR) 	///../ucode/register.h
+#define AUDIO_LAYER 0x2f20 	///../ucode/register.h
+#define P_AUDIO_LAYER 		CBUS_REG_ADDR(AUDIO_LAYER) 	///../ucode/register.h
+#define AC3_DECODING 0x2f21 	///../ucode/register.h
+#define P_AC3_DECODING 		CBUS_REG_ADDR(AC3_DECODING) 	///../ucode/register.h
+#define AC3_DYNAMIC 0x2f22 	///../ucode/register.h
+#define P_AC3_DYNAMIC 		CBUS_REG_ADDR(AC3_DYNAMIC) 	///../ucode/register.h
+#define AC3_MELODY 0x2f23 	///../ucode/register.h
+#define P_AC3_MELODY 		CBUS_REG_ADDR(AC3_MELODY) 	///../ucode/register.h
+#define AC3_VOCAL 0x2f24 	///../ucode/register.h
+#define P_AC3_VOCAL 		CBUS_REG_ADDR(AC3_VOCAL) 	///../ucode/register.h
+#define ASSIST_AMR_SCRATCH0 0x1f4f 	///../ucode/register.h
+#define P_ASSIST_AMR_SCRATCH0 		CBUS_REG_ADDR(ASSIST_AMR_SCRATCH0) 	///../ucode/register.h
+#define ASSIST_AMR_SCRATCH1 0x1f50 	///../ucode/register.h
+#define P_ASSIST_AMR_SCRATCH1 		CBUS_REG_ADDR(ASSIST_AMR_SCRATCH1) 	///../ucode/register.h
+#define ASSIST_AMR_SCRATCH2 0x1f51 	///../ucode/register.h
+#define P_ASSIST_AMR_SCRATCH2 		CBUS_REG_ADDR(ASSIST_AMR_SCRATCH2) 	///../ucode/register.h
+#define ASSIST_AMR_SCRATCH3 0x1f52 	///../ucode/register.h
+#define P_ASSIST_AMR_SCRATCH3 		CBUS_REG_ADDR(ASSIST_AMR_SCRATCH3) 	///../ucode/register.h
+#define ASSIST_HW_REV 0x1f53 	///../ucode/register.h
+#define P_ASSIST_HW_REV 		CBUS_REG_ADDR(ASSIST_HW_REV) 	///../ucode/register.h
+#define ASSIST_POR_CONFIG 0x1f55 	///../ucode/register.h
+#define P_ASSIST_POR_CONFIG 		CBUS_REG_ADDR(ASSIST_POR_CONFIG) 	///../ucode/register.h
+#define ASSIST_SPARE16_REG1 0x1f56 	///../ucode/register.h
+#define P_ASSIST_SPARE16_REG1 		CBUS_REG_ADDR(ASSIST_SPARE16_REG1) 	///../ucode/register.h
+#define ASSIST_SPARE16_REG2 0x1f57 	///../ucode/register.h
+#define P_ASSIST_SPARE16_REG2 		CBUS_REG_ADDR(ASSIST_SPARE16_REG2) 	///../ucode/register.h
+#define ASSIST_SPARE8_REG1 0x1f58 	///../ucode/register.h
+#define P_ASSIST_SPARE8_REG1 		CBUS_REG_ADDR(ASSIST_SPARE8_REG1) 	///../ucode/register.h
+#define ASSIST_SPARE8_REG2 0x1f59 	///../ucode/register.h
+#define P_ASSIST_SPARE8_REG2 		CBUS_REG_ADDR(ASSIST_SPARE8_REG2) 	///../ucode/register.h
+#define ASSIST_SPARE8_REG3 0x1f5a 	///../ucode/register.h
+#define P_ASSIST_SPARE8_REG3 		CBUS_REG_ADDR(ASSIST_SPARE8_REG3) 	///../ucode/register.h
+#define AC3_CTRL_REG1 0x1f5b 	///../ucode/register.h
+#define P_AC3_CTRL_REG1 		CBUS_REG_ADDR(AC3_CTRL_REG1) 	///../ucode/register.h
+#define AC3_CTRL_REG2 0x1f5c 	///../ucode/register.h
+#define P_AC3_CTRL_REG2 		CBUS_REG_ADDR(AC3_CTRL_REG2) 	///../ucode/register.h
+#define AC3_CTRL_REG3 0x1f5d 	///../ucode/register.h
+#define P_AC3_CTRL_REG3 		CBUS_REG_ADDR(AC3_CTRL_REG3) 	///../ucode/register.h
+#define AC3_CTRL_REG4 0x1f5e 	///../ucode/register.h
+#define P_AC3_CTRL_REG4 		CBUS_REG_ADDR(AC3_CTRL_REG4) 	///../ucode/register.h
+#define ASSIST_GEN_CNTL 0x1f68 	///../ucode/register.h
+#define P_ASSIST_GEN_CNTL 		CBUS_REG_ADDR(ASSIST_GEN_CNTL) 	///../ucode/register.h
+#define AUDIN_SPDIF_MODE 0x2800 	///../ucode/register.h
+#define P_AUDIN_SPDIF_MODE 		CBUS_REG_ADDR(AUDIN_SPDIF_MODE) 	///../ucode/register.h
+#define AUDIN_SPDIF_FS_CLK_RLTN 0x2801 	///../ucode/register.h
+#define P_AUDIN_SPDIF_FS_CLK_RLTN 		CBUS_REG_ADDR(AUDIN_SPDIF_FS_CLK_RLTN) 	///../ucode/register.h
+#define AUDIN_SPDIF_CHNL_STS_A 0x2802 	///../ucode/register.h
+#define P_AUDIN_SPDIF_CHNL_STS_A 		CBUS_REG_ADDR(AUDIN_SPDIF_CHNL_STS_A) 	///../ucode/register.h
+#define AUDIN_SPDIF_CHNL_STS_B 0x2803 	///../ucode/register.h
+#define P_AUDIN_SPDIF_CHNL_STS_B 		CBUS_REG_ADDR(AUDIN_SPDIF_CHNL_STS_B) 	///../ucode/register.h
+#define AUDIN_SPDIF_MISC 0x2804 	///../ucode/register.h
+#define P_AUDIN_SPDIF_MISC 		CBUS_REG_ADDR(AUDIN_SPDIF_MISC) 	///../ucode/register.h
+#define AUDIN_SPDIF_NPCM_PCPD 0x2805 	///../ucode/register.h
+#define P_AUDIN_SPDIF_NPCM_PCPD 		CBUS_REG_ADDR(AUDIN_SPDIF_NPCM_PCPD) 	///../ucode/register.h
+#define AUDIN_SPDIF_END 0x280f 	///../ucode/register.h
+#define P_AUDIN_SPDIF_END 		CBUS_REG_ADDR(AUDIN_SPDIF_END) 	///../ucode/register.h
+#define AUDIN_I2SIN_CTRL 0x2810 	///../ucode/register.h
+#define P_AUDIN_I2SIN_CTRL 		CBUS_REG_ADDR(AUDIN_I2SIN_CTRL) 	///../ucode/register.h
+#define AUDIN_SOURCE_SEL 0x2811 	///../ucode/register.h
+#define P_AUDIN_SOURCE_SEL 		CBUS_REG_ADDR(AUDIN_SOURCE_SEL) 	///../ucode/register.h
+#define AUDIN_FIFO0_START 0x2820 	///../ucode/register.h
+#define P_AUDIN_FIFO0_START 		CBUS_REG_ADDR(AUDIN_FIFO0_START) 	///../ucode/register.h
+#define AUDIN_FIFO0_END 0x2821 	///../ucode/register.h
+#define P_AUDIN_FIFO0_END 		CBUS_REG_ADDR(AUDIN_FIFO0_END) 	///../ucode/register.h
+#define AUDIN_FIFO0_PTR 0x2822 	///../ucode/register.h
+#define P_AUDIN_FIFO0_PTR 		CBUS_REG_ADDR(AUDIN_FIFO0_PTR) 	///../ucode/register.h
+#define AUDIN_FIFO0_INTR 0x2823 	///../ucode/register.h
+#define P_AUDIN_FIFO0_INTR 		CBUS_REG_ADDR(AUDIN_FIFO0_INTR) 	///../ucode/register.h
+#define AUDIN_FIFO0_RDPTR 0x2824 	///../ucode/register.h
+#define P_AUDIN_FIFO0_RDPTR 		CBUS_REG_ADDR(AUDIN_FIFO0_RDPTR) 	///../ucode/register.h
+#define AUDIN_FIFO0_CTRL 0x2825 	///../ucode/register.h
+#define P_AUDIN_FIFO0_CTRL 		CBUS_REG_ADDR(AUDIN_FIFO0_CTRL) 	///../ucode/register.h
+#define AUDIN_FIFO0_CTRL1 0x2826 	///../ucode/register.h
+#define P_AUDIN_FIFO0_CTRL1 		CBUS_REG_ADDR(AUDIN_FIFO0_CTRL1) 	///../ucode/register.h
+#define AUDIN_FIFO0_LVL0 0x2827 	///../ucode/register.h
+#define P_AUDIN_FIFO0_LVL0 		CBUS_REG_ADDR(AUDIN_FIFO0_LVL0) 	///../ucode/register.h
+#define AUDIN_FIFO0_LVL1 0x2828 	///../ucode/register.h
+#define P_AUDIN_FIFO0_LVL1 		CBUS_REG_ADDR(AUDIN_FIFO0_LVL1) 	///../ucode/register.h
+#define AUDIN_FIFO0_LVL2 0x2829 	///../ucode/register.h
+#define P_AUDIN_FIFO0_LVL2 		CBUS_REG_ADDR(AUDIN_FIFO0_LVL2) 	///../ucode/register.h
+#define AUDIN_FIFO1_START 0x282a 	///../ucode/register.h
+#define P_AUDIN_FIFO1_START 		CBUS_REG_ADDR(AUDIN_FIFO1_START) 	///../ucode/register.h
+#define AUDIN_FIFO1_END 0x282b 	///../ucode/register.h
+#define P_AUDIN_FIFO1_END 		CBUS_REG_ADDR(AUDIN_FIFO1_END) 	///../ucode/register.h
+#define AUDIN_FIFO1_PTR 0x282c 	///../ucode/register.h
+#define P_AUDIN_FIFO1_PTR 		CBUS_REG_ADDR(AUDIN_FIFO1_PTR) 	///../ucode/register.h
+#define AUDIN_FIFO1_INTR 0x282d 	///../ucode/register.h
+#define P_AUDIN_FIFO1_INTR 		CBUS_REG_ADDR(AUDIN_FIFO1_INTR) 	///../ucode/register.h
+#define AUDIN_FIFO1_RDPTR 0x282e 	///../ucode/register.h
+#define P_AUDIN_FIFO1_RDPTR 		CBUS_REG_ADDR(AUDIN_FIFO1_RDPTR) 	///../ucode/register.h
+#define AUDIN_FIFO1_CTRL 0x282f 	///../ucode/register.h
+#define P_AUDIN_FIFO1_CTRL 		CBUS_REG_ADDR(AUDIN_FIFO1_CTRL) 	///../ucode/register.h
+#define AUDIN_FIFO1_CTRL1 0x2830 	///../ucode/register.h
+#define P_AUDIN_FIFO1_CTRL1 		CBUS_REG_ADDR(AUDIN_FIFO1_CTRL1) 	///../ucode/register.h
+#define AUDIN_FIFO1_LVL0 0x2831 	///../ucode/register.h
+#define P_AUDIN_FIFO1_LVL0 		CBUS_REG_ADDR(AUDIN_FIFO1_LVL0) 	///../ucode/register.h
+#define AUDIN_FIFO1_LVL1 0x2832 	///../ucode/register.h
+#define P_AUDIN_FIFO1_LVL1 		CBUS_REG_ADDR(AUDIN_FIFO1_LVL1) 	///../ucode/register.h
+#define AUDIN_FIFO1_LVL2 0x2833 	///../ucode/register.h
+#define P_AUDIN_FIFO1_LVL2 		CBUS_REG_ADDR(AUDIN_FIFO1_LVL2) 	///../ucode/register.h
+#define AUDIN_FIFO0_REQID 0x2834 	///../ucode/register.h
+#define P_AUDIN_FIFO0_REQID 		CBUS_REG_ADDR(AUDIN_FIFO0_REQID) 	///../ucode/register.h
+#define AUDIN_FIFO1_REQID 0x2835 	///../ucode/register.h
+#define P_AUDIN_FIFO1_REQID 		CBUS_REG_ADDR(AUDIN_FIFO1_REQID) 	///../ucode/register.h
+#define AUDIN_INT_CTRL 0x2836 	///../ucode/register.h
+#define P_AUDIN_INT_CTRL 		CBUS_REG_ADDR(AUDIN_INT_CTRL) 	///../ucode/register.h
+#define AUDIN_FIFO_INT 0x2837 	///../ucode/register.h
+#define P_AUDIN_FIFO_INT 		CBUS_REG_ADDR(AUDIN_FIFO_INT) 	///../ucode/register.h
+#define AUDIN_FIFO0_WRAP 0x2838 	///../ucode/register.h
+#define P_AUDIN_FIFO0_WRAP 		CBUS_REG_ADDR(AUDIN_FIFO0_WRAP) 	///../ucode/register.h
+#define AUDIN_FIFO1_WRAP 0x2839 	///../ucode/register.h
+#define P_AUDIN_FIFO1_WRAP 		CBUS_REG_ADDR(AUDIN_FIFO1_WRAP) 	///../ucode/register.h
+#define AUDIN_PIO_STS 0x283a 	///../ucode/register.h
+#define P_AUDIN_PIO_STS 		CBUS_REG_ADDR(AUDIN_PIO_STS) 	///../ucode/register.h
+#define AUDIN_RD_L 0x283b 	///../ucode/register.h
+#define P_AUDIN_RD_L 		CBUS_REG_ADDR(AUDIN_RD_L) 	///../ucode/register.h
+#define AUDIN_RD_H 0x283c 	///../ucode/register.h
+#define P_AUDIN_RD_H 		CBUS_REG_ADDR(AUDIN_RD_H) 	///../ucode/register.h
+#define PCMIN_CTRL0 0x2840 	///../ucode/register.h
+#define P_PCMIN_CTRL0 		CBUS_REG_ADDR(PCMIN_CTRL0) 	///../ucode/register.h
+#define PCMIN_CTRL1 0x2841 	///../ucode/register.h
+#define P_PCMIN_CTRL1 		CBUS_REG_ADDR(PCMIN_CTRL1) 	///../ucode/register.h
+#define PCMOUT_CTRL0 0x2850 	///../ucode/register.h
+#define P_PCMOUT_CTRL0 		CBUS_REG_ADDR(PCMOUT_CTRL0) 	///../ucode/register.h
+#define PCMOUT_CTRL1 0x2851 	///../ucode/register.h
+#define P_PCMOUT_CTRL1 		CBUS_REG_ADDR(PCMOUT_CTRL1) 	///../ucode/register.h
+#define PCMOUT_CTRL2 0x2852 	///../ucode/register.h
+#define P_PCMOUT_CTRL2 		CBUS_REG_ADDR(PCMOUT_CTRL2) 	///../ucode/register.h
+#define PCMOUT_CTRL3 0x2853 	///../ucode/register.h
+#define P_PCMOUT_CTRL3 		CBUS_REG_ADDR(PCMOUT_CTRL3) 	///../ucode/register.h
+#define AUDOUT_CTRL 0x2860 	///../ucode/register.h
+#define P_AUDOUT_CTRL 		CBUS_REG_ADDR(AUDOUT_CTRL) 	///../ucode/register.h
+#define AUDOUT_CTRL1 0x2861 	///../ucode/register.h
+#define P_AUDOUT_CTRL1 		CBUS_REG_ADDR(AUDOUT_CTRL1) 	///../ucode/register.h
+#define AUDOUT_BUF0_STA 0x2862 	///../ucode/register.h
+#define P_AUDOUT_BUF0_STA 		CBUS_REG_ADDR(AUDOUT_BUF0_STA) 	///../ucode/register.h
+#define AUDOUT_BUF0_EDA 0x2863 	///../ucode/register.h
+#define P_AUDOUT_BUF0_EDA 		CBUS_REG_ADDR(AUDOUT_BUF0_EDA) 	///../ucode/register.h
+#define AUDOUT_BUF0_WPTR 0x2864 	///../ucode/register.h
+#define P_AUDOUT_BUF0_WPTR 		CBUS_REG_ADDR(AUDOUT_BUF0_WPTR) 	///../ucode/register.h
+#define AUDOUT_BUF1_STA 0x2865 	///../ucode/register.h
+#define P_AUDOUT_BUF1_STA 		CBUS_REG_ADDR(AUDOUT_BUF1_STA) 	///../ucode/register.h
+#define AUDOUT_BUF1_EDA 0x2866 	///../ucode/register.h
+#define P_AUDOUT_BUF1_EDA 		CBUS_REG_ADDR(AUDOUT_BUF1_EDA) 	///../ucode/register.h
+#define AUDOUT_BUF1_WPTR 0x2867 	///../ucode/register.h
+#define P_AUDOUT_BUF1_WPTR 		CBUS_REG_ADDR(AUDOUT_BUF1_WPTR) 	///../ucode/register.h
+#define AUDOUT_FIFO_RPTR 0x2868 	///../ucode/register.h
+#define P_AUDOUT_FIFO_RPTR 		CBUS_REG_ADDR(AUDOUT_FIFO_RPTR) 	///../ucode/register.h
+#define AUDOUT_INTR_PTR 0x2869 	///../ucode/register.h
+#define P_AUDOUT_INTR_PTR 		CBUS_REG_ADDR(AUDOUT_INTR_PTR) 	///../ucode/register.h
+#define AUDOUT_FIFO_STS 0x286a 	///../ucode/register.h
+#define P_AUDOUT_FIFO_STS 		CBUS_REG_ADDR(AUDOUT_FIFO_STS) 	///../ucode/register.h
+#define AUDOUT_WR_L 0x286b 	///../ucode/register.h
+#define P_AUDOUT_WR_L 		CBUS_REG_ADDR(AUDOUT_WR_L) 	///../ucode/register.h
+#define AUDOUT_WR_H 0x286c 	///../ucode/register.h
+#define P_AUDOUT_WR_H 		CBUS_REG_ADDR(AUDOUT_WR_H) 	///../ucode/register.h
+#define AUDIN_ADDR_END 0x287f 	///../ucode/register.h
+#define P_AUDIN_ADDR_END 		CBUS_REG_ADDR(AUDIN_ADDR_END) 	///../ucode/register.h
+#define P_AO_RTI_STATUS_REG0 		AOBUS_REG_ADDR((0x00 << 10) | (0x00 << 2)) 	///../ucode/c_always_on_pointer.h
+#define P_AO_RTI_STATUS_REG1 		AOBUS_REG_ADDR((0x00 << 10) | (0x01 << 2)) 	///../ucode/c_always_on_pointer.h
+#define P_AO_RTI_STATUS_REG2 		AOBUS_REG_ADDR((0x00 << 10) | (0x02 << 2)) 	///../ucode/c_always_on_pointer.h
+#define P_AO_RTI_PWR_CNTL_REG0 		AOBUS_REG_ADDR((0x00 << 10) | (0x04 << 2)) 	///../ucode/c_always_on_pointer.h
+#define P_AO_RTI_PIN_MUX_REG 		AOBUS_REG_ADDR((0x00 << 10) | (0x05 << 2)) 	///../ucode/c_always_on_pointer.h
+#define P_AO_WD_GPIO_REG 		AOBUS_REG_ADDR((0x00 << 10) | (0x06 << 2)) 	///../ucode/c_always_on_pointer.h
+#define P_AO_REMAP_REG0 		AOBUS_REG_ADDR((0x00 << 10) | (0x07 << 2)) 	///../ucode/c_always_on_pointer.h
+#define P_AO_REMAP_REG1 		AOBUS_REG_ADDR((0x00 << 10) | (0x08 << 2)) 	///../ucode/c_always_on_pointer.h
+#define P_AO_GPIO_O_EN_N 		AOBUS_REG_ADDR((0x00 << 10) | (0x09 << 2)) 	///../ucode/c_always_on_pointer.h
+#define P_AO_GPIO_I 		AOBUS_REG_ADDR((0x00 << 10) | (0x0A << 2)) 	///../ucode/c_always_on_pointer.h
+#define P_AO_RTI_PULL_UP_REG 		AOBUS_REG_ADDR((0x00 << 10) | (0x0B << 2)) 	///../ucode/c_always_on_pointer.h
+#define P_AO_RTI_WD_MARK 		AOBUS_REG_ADDR((0x00 << 10) | (0x0D << 2)) 	///../ucode/c_always_on_pointer.h
+#define P_AO_RTI_GEN_CNTL_REG0 		AOBUS_REG_ADDR((0x00 << 10) | (0x10 << 2)) 	///../ucode/c_always_on_pointer.h
+#define P_AO_WATCHDOG_REG 		AOBUS_REG_ADDR((0x00 << 10) | (0x11 << 2)) 	///../ucode/c_always_on_pointer.h
+#define P_AO_WATCHDOG_RESET 		AOBUS_REG_ADDR((0x00 << 10) | (0x12 << 2)) 	///../ucode/c_always_on_pointer.h
+#define P_AO_TIMER_REG 		AOBUS_REG_ADDR((0x00 << 10) | (0x13 << 2)) 	///../ucode/c_always_on_pointer.h
+#define P_AO_TIMERA_REG 		AOBUS_REG_ADDR((0x00 << 10) | (0x14 << 2)) 	///../ucode/c_always_on_pointer.h
+#define P_AO_TIMERE_REG 		AOBUS_REG_ADDR((0x00 << 10) | (0x15 << 2)) 	///../ucode/c_always_on_pointer.h
+#define P_AO_AHB2DDR_CNTL 		AOBUS_REG_ADDR((0x00 << 10) | (0x18 << 2)) 	///../ucode/c_always_on_pointer.h
+#define P_AO_IRQ_MASK_FIQ_SEL 		AOBUS_REG_ADDR((0x00 << 10) | (0x20 << 2)) 	///../ucode/c_always_on_pointer.h
+#define P_AO_IRQ_GPIO_REG 		AOBUS_REG_ADDR((0x00 << 10) | (0x21 << 2)) 	///../ucode/c_always_on_pointer.h
+#define P_AO_IRQ_STAT 		AOBUS_REG_ADDR((0x00 << 10) | (0x22 << 2)) 	///../ucode/c_always_on_pointer.h
+#define P_AO_IRQ_STAT_CLR 		AOBUS_REG_ADDR((0x00 << 10) | (0x23 << 2)) 	///../ucode/c_always_on_pointer.h
+#define P_AO_DEBUG_REG0 		AOBUS_REG_ADDR((0x00 << 10) | (0x28 << 2)) 	///../ucode/c_always_on_pointer.h
+#define P_AO_DEBUG_REG1 		AOBUS_REG_ADDR((0x00 << 10) | (0x29 << 2)) 	///../ucode/c_always_on_pointer.h
+#define P_AO_DEBUG_REG2 		AOBUS_REG_ADDR((0x00 << 10) | (0x2a << 2)) 	///../ucode/c_always_on_pointer.h
+#define P_AO_DEBUG_REG3 		AOBUS_REG_ADDR((0x00 << 10) | (0x2b << 2)) 	///../ucode/c_always_on_pointer.h
+#define P_AO_IR_DEC_LDR_ACTIVE 		AOBUS_REG_ADDR((0x01 << 10) | (0x20 << 2)) 	///../ucode/c_always_on_pointer.h
+#define P_AO_IR_DEC_LDR_IDLE 		AOBUS_REG_ADDR((0x01 << 10) | (0x21 << 2)) 	///../ucode/c_always_on_pointer.h
+#define P_AO_IR_DEC_LDR_REPEAT 		AOBUS_REG_ADDR((0x01 << 10) | (0x22 << 2)) 	///../ucode/c_always_on_pointer.h
+#define P_AO_IR_DEC_BIT_0 		AOBUS_REG_ADDR((0x01 << 10) | (0x23 << 2)) 	///../ucode/c_always_on_pointer.h
+#define P_AO_IR_DEC_REG0 		AOBUS_REG_ADDR((0x01 << 10) | (0x24 << 2)) 	///../ucode/c_always_on_pointer.h
+#define P_AO_IR_DEC_FRAME 		AOBUS_REG_ADDR((0x01 << 10) | (0x25 << 2)) 	///../ucode/c_always_on_pointer.h
+#define P_AO_IR_DEC_STATUS 		AOBUS_REG_ADDR((0x01 << 10) | (0x26 << 2)) 	///../ucode/c_always_on_pointer.h
+#define P_AO_IR_DEC_REG1 		AOBUS_REG_ADDR((0x01 << 10) | (0x27 << 2)) 	///../ucode/c_always_on_pointer.h
+#define P_AO_UART_WFIFO 		AOBUS_REG_ADDR((0x01 << 10) | (0x30 << 2)) 	///../ucode/c_always_on_pointer.h
+#define P_AO_UART_RFIFO 		AOBUS_REG_ADDR((0x01 << 10) | (0x31 << 2)) 	///../ucode/c_always_on_pointer.h
+#define P_AO_UART_CONTROL 		AOBUS_REG_ADDR((0x01 << 10) | (0x32 << 2)) 	///../ucode/c_always_on_pointer.h
+#define P_AO_UART_STATUS 		AOBUS_REG_ADDR((0x01 << 10) | (0x33 << 2)) 	///../ucode/c_always_on_pointer.h
+#define P_AO_UART_MISC 		AOBUS_REG_ADDR((0x01 << 10) | (0x34 << 2)) 	///../ucode/c_always_on_pointer.h
+#define P_AO_UART_REG5 		AOBUS_REG_ADDR((0x01 << 10) | (0x35 << 2)) 	///../ucode/c_always_on_pointer.h
+#define P_AO_UART2_WFIFO 		AOBUS_REG_ADDR((0x01 << 10) | (0x38 << 2)) 	///../ucode/c_always_on_pointer.h
+#define P_AO_UART2_RFIFO 		AOBUS_REG_ADDR((0x01 << 10) | (0x39 << 2)) 	///../ucode/c_always_on_pointer.h
+#define P_AO_UART2_CONTROL 		AOBUS_REG_ADDR((0x01 << 10) | (0x3a << 2)) 	///../ucode/c_always_on_pointer.h
+#define P_AO_UART2_STATUS 		AOBUS_REG_ADDR((0x01 << 10) | (0x3b << 2)) 	///../ucode/c_always_on_pointer.h
+#define P_AO_UART2_MISC 		AOBUS_REG_ADDR((0x01 << 10) | (0x3c << 2)) 	///../ucode/c_always_on_pointer.h
+#define P_AO_UART2_REG5 		AOBUS_REG_ADDR((0x01 << 10) | (0x3d << 2)) 	///../ucode/c_always_on_pointer.h
+#define P_AO_I2C_M_0_CONTROL_REG 		AOBUS_REG_ADDR((0x01 << 10) | (0x40 << 2)) 	///../ucode/c_always_on_pointer.h
+#define P_AO_I2C_M_0_SLAVE_ADDR 		AOBUS_REG_ADDR((0x01 << 10) | (0x41 << 2)) 	///../ucode/c_always_on_pointer.h
+#define P_AO_I2C_M_0_TOKEN_LIST0 		AOBUS_REG_ADDR((0x01 << 10) | (0x42 << 2)) 	///../ucode/c_always_on_pointer.h
+#define P_AO_I2C_M_0_TOKEN_LIST1 		AOBUS_REG_ADDR((0x01 << 10) | (0x43 << 2)) 	///../ucode/c_always_on_pointer.h
+#define P_AO_I2C_M_0_WDATA_REG0 		AOBUS_REG_ADDR((0x01 << 10) | (0x44 << 2)) 	///../ucode/c_always_on_pointer.h
+#define P_AO_I2C_M_0_WDATA_REG1 		AOBUS_REG_ADDR((0x01 << 10) | (0x45 << 2)) 	///../ucode/c_always_on_pointer.h
+#define P_AO_I2C_M_0_RDATA_REG0 		AOBUS_REG_ADDR((0x01 << 10) | (0x46 << 2)) 	///../ucode/c_always_on_pointer.h
+#define P_AO_I2C_M_0_RDATA_REG1 		AOBUS_REG_ADDR((0x01 << 10) | (0x47 << 2)) 	///../ucode/c_always_on_pointer.h
+#define P_AO_I2C_S_CONTROL_REG 		AOBUS_REG_ADDR((0x01 << 10) | (0x50 << 2)) 	///../ucode/c_always_on_pointer.h
+#define P_AO_I2C_S_SEND_REG 		AOBUS_REG_ADDR((0x01 << 10) | (0x51 << 2)) 	///../ucode/c_always_on_pointer.h
+#define P_AO_I2C_S_RECV_REG 		AOBUS_REG_ADDR((0x01 << 10) | (0x52 << 2)) 	///../ucode/c_always_on_pointer.h
+#define P_AO_I2C_S_CNTL1_REG 		AOBUS_REG_ADDR((0x01 << 10) | (0x53 << 2)) 	///../ucode/c_always_on_pointer.h
+#define UPCTL_STAT_ADDR 0x0008 	///../ucode/pctl.h
+#define P_UPCTL_STAT_ADDR 		APB_REG_ADDR(UPCTL_STAT_ADDR) 	///../ucode/pctl.h
+#define UPCTL_INTRSTAT_ADDR 0x000c 	///../ucode/pctl.h
+#define P_UPCTL_INTRSTAT_ADDR 		APB_REG_ADDR(UPCTL_INTRSTAT_ADDR) 	///../ucode/pctl.h
+#define UPCTL_SCTL_ADDR 0x0004 	///../ucode/pctl.h
+#define P_UPCTL_SCTL_ADDR 		APB_REG_ADDR(UPCTL_SCTL_ADDR) 	///../ucode/pctl.h
+#define UPCTL_SCFG_ADDR 0x0000 	///../ucode/pctl.h
+#define P_UPCTL_SCFG_ADDR 		APB_REG_ADDR(UPCTL_SCFG_ADDR) 	///../ucode/pctl.h
+#define UPCTL_POWSTAT_ADDR 0x0048 	///../ucode/pctl.h
+#define P_UPCTL_POWSTAT_ADDR 		APB_REG_ADDR(UPCTL_POWSTAT_ADDR) 	///../ucode/pctl.h
+#define UPCTL_MRRSTAT0_ADDR 0x0064 	///../ucode/pctl.h
+#define P_UPCTL_MRRSTAT0_ADDR 		APB_REG_ADDR(UPCTL_MRRSTAT0_ADDR) 	///../ucode/pctl.h
+#define UPCTL_CMDTSTAT_ADDR 0x004c 	///../ucode/pctl.h
+#define P_UPCTL_CMDTSTAT_ADDR 		APB_REG_ADDR(UPCTL_CMDTSTAT_ADDR) 	///../ucode/pctl.h
+#define UPCTL_MCMD_ADDR 0x0040 	///../ucode/pctl.h
+#define P_UPCTL_MCMD_ADDR 		APB_REG_ADDR(UPCTL_MCMD_ADDR) 	///../ucode/pctl.h
+#define UPCTL_MRRSTAT1_ADDR 0x0068 	///../ucode/pctl.h
+#define P_UPCTL_MRRSTAT1_ADDR 		APB_REG_ADDR(UPCTL_MRRSTAT1_ADDR) 	///../ucode/pctl.h
+#define UPCTL_MRRCFG0_ADDR 0x0060 	///../ucode/pctl.h
+#define P_UPCTL_MRRCFG0_ADDR 		APB_REG_ADDR(UPCTL_MRRCFG0_ADDR) 	///../ucode/pctl.h
+#define UPCTL_CMDTSTATEN_ADDR 0x0050 	///../ucode/pctl.h
+#define P_UPCTL_CMDTSTATEN_ADDR 		APB_REG_ADDR(UPCTL_CMDTSTATEN_ADDR) 	///../ucode/pctl.h
+#define UPCTL_POWCTL_ADDR 0x0044 	///../ucode/pctl.h
+#define P_UPCTL_POWCTL_ADDR 		APB_REG_ADDR(UPCTL_POWCTL_ADDR) 	///../ucode/pctl.h
+#define UPCTL_LPDDR2ZQCFG_ADDR 0x008c 	///../ucode/pctl.h
+#define P_UPCTL_LPDDR2ZQCFG_ADDR 		APB_REG_ADDR(UPCTL_LPDDR2ZQCFG_ADDR) 	///../ucode/pctl.h
+#define UPCTL_PPCFG_ADDR 0x0084 	///../ucode/pctl.h
+#define P_UPCTL_PPCFG_ADDR 		APB_REG_ADDR(UPCTL_PPCFG_ADDR) 	///../ucode/pctl.h
+#define UPCTL_MCFG1_ADDR 0x007c 	///../ucode/pctl.h
+#define P_UPCTL_MCFG1_ADDR 		APB_REG_ADDR(UPCTL_MCFG1_ADDR) 	///../ucode/pctl.h
+#define UPCTL_MSTAT_ADDR 0x0088 	///../ucode/pctl.h
+#define P_UPCTL_MSTAT_ADDR 		APB_REG_ADDR(UPCTL_MSTAT_ADDR) 	///../ucode/pctl.h
+#define UPCTL_MCFG_ADDR 0x0080 	///../ucode/pctl.h
+#define P_UPCTL_MCFG_ADDR 		APB_REG_ADDR(UPCTL_MCFG_ADDR) 	///../ucode/pctl.h
+#define UPCTL_DTUAWDT_ADDR 0x00b0 	///../ucode/pctl.h
+#define P_UPCTL_DTUAWDT_ADDR 		APB_REG_ADDR(UPCTL_DTUAWDT_ADDR) 	///../ucode/pctl.h
+#define UPCTL_DTUPRD2_ADDR 0x00a8 	///../ucode/pctl.h
+#define P_UPCTL_DTUPRD2_ADDR 		APB_REG_ADDR(UPCTL_DTUPRD2_ADDR) 	///../ucode/pctl.h
+#define UPCTL_DTUPRD3_ADDR 0x00ac 	///../ucode/pctl.h
+#define P_UPCTL_DTUPRD3_ADDR 		APB_REG_ADDR(UPCTL_DTUPRD3_ADDR) 	///../ucode/pctl.h
+#define UPCTL_DTUNE_ADDR 0x009c 	///../ucode/pctl.h
+#define P_UPCTL_DTUNE_ADDR 		APB_REG_ADDR(UPCTL_DTUNE_ADDR) 	///../ucode/pctl.h
+#define UPCTL_DTUPDES_ADDR 0x0094 	///../ucode/pctl.h
+#define P_UPCTL_DTUPDES_ADDR 		APB_REG_ADDR(UPCTL_DTUPDES_ADDR) 	///../ucode/pctl.h
+#define UPCTL_DTUNA_ADDR 0x0098 	///../ucode/pctl.h
+#define P_UPCTL_DTUNA_ADDR 		APB_REG_ADDR(UPCTL_DTUNA_ADDR) 	///../ucode/pctl.h
+#define UPCTL_DTUPRD0_ADDR 0x00a0 	///../ucode/pctl.h
+#define P_UPCTL_DTUPRD0_ADDR 		APB_REG_ADDR(UPCTL_DTUPRD0_ADDR) 	///../ucode/pctl.h
+#define UPCTL_DTUPRD1_ADDR 0x00a4 	///../ucode/pctl.h
+#define P_UPCTL_DTUPRD1_ADDR 		APB_REG_ADDR(UPCTL_DTUPRD1_ADDR) 	///../ucode/pctl.h
+#define UPCTL_TCKSRE_ADDR 0x0124 	///../ucode/pctl.h
+#define P_UPCTL_TCKSRE_ADDR 		APB_REG_ADDR(UPCTL_TCKSRE_ADDR) 	///../ucode/pctl.h
+#define UPCTL_TZQCSI_ADDR 0x011c 	///../ucode/pctl.h
+#define P_UPCTL_TZQCSI_ADDR 		APB_REG_ADDR(UPCTL_TZQCSI_ADDR) 	///../ucode/pctl.h
+#define UPCTL_TINIT_ADDR 0x00c4 	///../ucode/pctl.h
+#define P_UPCTL_TINIT_ADDR 		APB_REG_ADDR(UPCTL_TINIT_ADDR) 	///../ucode/pctl.h
+#define UPCTL_TDPD_ADDR 0x0144 	///../ucode/pctl.h
+#define P_UPCTL_TDPD_ADDR 		APB_REG_ADDR(UPCTL_TDPD_ADDR) 	///../ucode/pctl.h
+#define UPCTL_TOGCNT1U_ADDR 0x00c0 	///../ucode/pctl.h
+#define P_UPCTL_TOGCNT1U_ADDR 		APB_REG_ADDR(UPCTL_TOGCNT1U_ADDR) 	///../ucode/pctl.h
+#define UPCTL_TCKE_ADDR 0x012c 	///../ucode/pctl.h
+#define P_UPCTL_TCKE_ADDR 		APB_REG_ADDR(UPCTL_TCKE_ADDR) 	///../ucode/pctl.h
+#define UPCTL_TMOD_ADDR 0x0130 	///../ucode/pctl.h
+#define P_UPCTL_TMOD_ADDR 		APB_REG_ADDR(UPCTL_TMOD_ADDR) 	///../ucode/pctl.h
+#define UPCTL_TEXSR_ADDR 0x010c 	///../ucode/pctl.h
+#define P_UPCTL_TEXSR_ADDR 		APB_REG_ADDR(UPCTL_TEXSR_ADDR) 	///../ucode/pctl.h
+#define UPCTL_TAL_ADDR 0x00e4 	///../ucode/pctl.h
+#define P_UPCTL_TAL_ADDR 		APB_REG_ADDR(UPCTL_TAL_ADDR) 	///../ucode/pctl.h
+#define UPCTL_TRTP_ADDR 0x0100 	///../ucode/pctl.h
+#define P_UPCTL_TRTP_ADDR 		APB_REG_ADDR(UPCTL_TRTP_ADDR) 	///../ucode/pctl.h
+#define UPCTL_TCKSRX_ADDR 0x0128 	///../ucode/pctl.h
+#define P_UPCTL_TCKSRX_ADDR 		APB_REG_ADDR(UPCTL_TCKSRX_ADDR) 	///../ucode/pctl.h
+#define UPCTL_TRTW_ADDR 0x00e0 	///../ucode/pctl.h
+#define P_UPCTL_TRTW_ADDR 		APB_REG_ADDR(UPCTL_TRTW_ADDR) 	///../ucode/pctl.h
+#define UPCTL_TCWL_ADDR 0x00ec 	///../ucode/pctl.h
+#define P_UPCTL_TCWL_ADDR 		APB_REG_ADDR(UPCTL_TCWL_ADDR) 	///../ucode/pctl.h
+#define UPCTL_TWR_ADDR 0x0104 	///../ucode/pctl.h
+#define P_UPCTL_TWR_ADDR 		APB_REG_ADDR(UPCTL_TWR_ADDR) 	///../ucode/pctl.h
+#define UPCTL_TCL_ADDR 0x00e8 	///../ucode/pctl.h
+#define P_UPCTL_TCL_ADDR 		APB_REG_ADDR(UPCTL_TCL_ADDR) 	///../ucode/pctl.h
+#define UPCTL_TDQS_ADDR 0x0120 	///../ucode/pctl.h
+#define P_UPCTL_TDQS_ADDR 		APB_REG_ADDR(UPCTL_TDQS_ADDR) 	///../ucode/pctl.h
+#define UPCTL_TRSTH_ADDR 0x00c8 	///../ucode/pctl.h
+#define P_UPCTL_TRSTH_ADDR 		APB_REG_ADDR(UPCTL_TRSTH_ADDR) 	///../ucode/pctl.h
+#define UPCTL_TRCD_ADDR 0x00f8 	///../ucode/pctl.h
+#define P_UPCTL_TRCD_ADDR 		APB_REG_ADDR(UPCTL_TRCD_ADDR) 	///../ucode/pctl.h
+#define UPCTL_TXP_ADDR 0x0110 	///../ucode/pctl.h
+#define P_UPCTL_TXP_ADDR 		APB_REG_ADDR(UPCTL_TXP_ADDR) 	///../ucode/pctl.h
+#define UPCTL_TOGCNT100N_ADDR 0x00cc 	///../ucode/pctl.h
+#define P_UPCTL_TOGCNT100N_ADDR 		APB_REG_ADDR(UPCTL_TOGCNT100N_ADDR) 	///../ucode/pctl.h
+#define UPCTL_TMRD_ADDR 0x00d4 	///../ucode/pctl.h
+#define P_UPCTL_TMRD_ADDR 		APB_REG_ADDR(UPCTL_TMRD_ADDR) 	///../ucode/pctl.h
+#define UPCTL_TRSTL_ADDR 0x0134 	///../ucode/pctl.h
+#define P_UPCTL_TRSTL_ADDR 		APB_REG_ADDR(UPCTL_TRSTL_ADDR) 	///../ucode/pctl.h
+#define UPCTL_TREFI_ADDR 0x00d0 	///../ucode/pctl.h
+#define P_UPCTL_TREFI_ADDR 		APB_REG_ADDR(UPCTL_TREFI_ADDR) 	///../ucode/pctl.h
+#define UPCTL_TRAS_ADDR 0x00f0 	///../ucode/pctl.h
+#define P_UPCTL_TRAS_ADDR 		APB_REG_ADDR(UPCTL_TRAS_ADDR) 	///../ucode/pctl.h
+#define UPCTL_TWTR_ADDR 0x0108 	///../ucode/pctl.h
+#define P_UPCTL_TWTR_ADDR 		APB_REG_ADDR(UPCTL_TWTR_ADDR) 	///../ucode/pctl.h
+#define UPCTL_TRC_ADDR 0x00f4 	///../ucode/pctl.h
+#define P_UPCTL_TRC_ADDR 		APB_REG_ADDR(UPCTL_TRC_ADDR) 	///../ucode/pctl.h
+#define UPCTL_TRFC_ADDR 0x00d8 	///../ucode/pctl.h
+#define P_UPCTL_TRFC_ADDR 		APB_REG_ADDR(UPCTL_TRFC_ADDR) 	///../ucode/pctl.h
+#define UPCTL_TMRR_ADDR 0x013c 	///../ucode/pctl.h
+#define P_UPCTL_TMRR_ADDR 		APB_REG_ADDR(UPCTL_TMRR_ADDR) 	///../ucode/pctl.h
+#define UPCTL_TCKESR_ADDR 0x0140 	///../ucode/pctl.h
+#define P_UPCTL_TCKESR_ADDR 		APB_REG_ADDR(UPCTL_TCKESR_ADDR) 	///../ucode/pctl.h
+#define UPCTL_TZQCL_ADDR 0x0138 	///../ucode/pctl.h
+#define P_UPCTL_TZQCL_ADDR 		APB_REG_ADDR(UPCTL_TZQCL_ADDR) 	///../ucode/pctl.h
+#define UPCTL_TRRD_ADDR 0x00fc 	///../ucode/pctl.h
+#define P_UPCTL_TRRD_ADDR 		APB_REG_ADDR(UPCTL_TRRD_ADDR) 	///../ucode/pctl.h
+#define UPCTL_TRP_ADDR 0x00dc 	///../ucode/pctl.h
+#define P_UPCTL_TRP_ADDR 		APB_REG_ADDR(UPCTL_TRP_ADDR) 	///../ucode/pctl.h
+#define UPCTL_TZQCS_ADDR 0x0118 	///../ucode/pctl.h
+#define P_UPCTL_TZQCS_ADDR 		APB_REG_ADDR(UPCTL_TZQCS_ADDR) 	///../ucode/pctl.h
+#define UPCTL_TXPDLL_ADDR 0x0114 	///../ucode/pctl.h
+#define P_UPCTL_TXPDLL_ADDR 		APB_REG_ADDR(UPCTL_TXPDLL_ADDR) 	///../ucode/pctl.h
+#define UPCTL_ECCCFG_ADDR 0x0180 	///../ucode/pctl.h
+#define P_UPCTL_ECCCFG_ADDR 		APB_REG_ADDR(UPCTL_ECCCFG_ADDR) 	///../ucode/pctl.h
+#define UPCTL_ECCLOG_ADDR 0x018c 	///../ucode/pctl.h
+#define P_UPCTL_ECCLOG_ADDR 		APB_REG_ADDR(UPCTL_ECCLOG_ADDR) 	///../ucode/pctl.h
+#define UPCTL_ECCCLR_ADDR 0x0188 	///../ucode/pctl.h
+#define P_UPCTL_ECCCLR_ADDR 		APB_REG_ADDR(UPCTL_ECCCLR_ADDR) 	///../ucode/pctl.h
+#define UPCTL_ECCTST_ADDR 0x0184 	///../ucode/pctl.h
+#define P_UPCTL_ECCTST_ADDR 		APB_REG_ADDR(UPCTL_ECCTST_ADDR) 	///../ucode/pctl.h
+#define UPCTL_DTUWD0_ADDR 0x0210 	///../ucode/pctl.h
+#define P_UPCTL_DTUWD0_ADDR 		APB_REG_ADDR(UPCTL_DTUWD0_ADDR) 	///../ucode/pctl.h
+#define UPCTL_DTUWD1_ADDR 0x0214 	///../ucode/pctl.h
+#define P_UPCTL_DTUWD1_ADDR 		APB_REG_ADDR(UPCTL_DTUWD1_ADDR) 	///../ucode/pctl.h
+#define UPCTL_DTUWACTL_ADDR 0x0200 	///../ucode/pctl.h
+#define P_UPCTL_DTUWACTL_ADDR 		APB_REG_ADDR(UPCTL_DTUWACTL_ADDR) 	///../ucode/pctl.h
+#define UPCTL_DTULFSRRD_ADDR 0x0238 	///../ucode/pctl.h
+#define P_UPCTL_DTULFSRRD_ADDR 		APB_REG_ADDR(UPCTL_DTULFSRRD_ADDR) 	///../ucode/pctl.h
+#define UPCTL_DTUWD2_ADDR 0x0218 	///../ucode/pctl.h
+#define P_UPCTL_DTUWD2_ADDR 		APB_REG_ADDR(UPCTL_DTUWD2_ADDR) 	///../ucode/pctl.h
+#define UPCTL_DTUWD3_ADDR 0x021c 	///../ucode/pctl.h
+#define P_UPCTL_DTUWD3_ADDR 		APB_REG_ADDR(UPCTL_DTUWD3_ADDR) 	///../ucode/pctl.h
+#define UPCTL_DTULFSRWD_ADDR 0x0234 	///../ucode/pctl.h
+#define P_UPCTL_DTULFSRWD_ADDR 		APB_REG_ADDR(UPCTL_DTULFSRWD_ADDR) 	///../ucode/pctl.h
+#define UPCTL_DTURACTL_ADDR 0x0204 	///../ucode/pctl.h
+#define P_UPCTL_DTURACTL_ADDR 		APB_REG_ADDR(UPCTL_DTURACTL_ADDR) 	///../ucode/pctl.h
+#define UPCTL_DTUWDM_ADDR 0x0220 	///../ucode/pctl.h
+#define P_UPCTL_DTUWDM_ADDR 		APB_REG_ADDR(UPCTL_DTUWDM_ADDR) 	///../ucode/pctl.h
+#define UPCTL_DTURD0_ADDR 0x0224 	///../ucode/pctl.h
+#define P_UPCTL_DTURD0_ADDR 		APB_REG_ADDR(UPCTL_DTURD0_ADDR) 	///../ucode/pctl.h
+#define UPCTL_DTURD1_ADDR 0x0228 	///../ucode/pctl.h
+#define P_UPCTL_DTURD1_ADDR 		APB_REG_ADDR(UPCTL_DTURD1_ADDR) 	///../ucode/pctl.h
+#define UPCTL_DTURD2_ADDR 0x022c 	///../ucode/pctl.h
+#define P_UPCTL_DTURD2_ADDR 		APB_REG_ADDR(UPCTL_DTURD2_ADDR) 	///../ucode/pctl.h
+#define UPCTL_DTURD3_ADDR 0x0230 	///../ucode/pctl.h
+#define P_UPCTL_DTURD3_ADDR 		APB_REG_ADDR(UPCTL_DTURD3_ADDR) 	///../ucode/pctl.h
+#define UPCTL_DTUCFG_ADDR 0x0208 	///../ucode/pctl.h
+#define P_UPCTL_DTUCFG_ADDR 		APB_REG_ADDR(UPCTL_DTUCFG_ADDR) 	///../ucode/pctl.h
+#define UPCTL_DTUEAF_ADDR 0x023c 	///../ucode/pctl.h
+#define P_UPCTL_DTUEAF_ADDR 		APB_REG_ADDR(UPCTL_DTUEAF_ADDR) 	///../ucode/pctl.h
+#define UPCTL_DTUECTL_ADDR 0x020c 	///../ucode/pctl.h
+#define P_UPCTL_DTUECTL_ADDR 		APB_REG_ADDR(UPCTL_DTUECTL_ADDR) 	///../ucode/pctl.h
+#define UPCTL_DFIODTCFG1_ADDR 0x0248 	///../ucode/pctl.h
+#define P_UPCTL_DFIODTCFG1_ADDR 		APB_REG_ADDR(UPCTL_DFIODTCFG1_ADDR) 	///../ucode/pctl.h
+#define UPCTL_DFITCTRLDELAY_ADDR 0x0240 	///../ucode/pctl.h
+#define P_UPCTL_DFITCTRLDELAY_ADDR 		APB_REG_ADDR(UPCTL_DFITCTRLDELAY_ADDR) 	///../ucode/pctl.h
+#define UPCTL_DFIODTRANKMAP_ADDR 0x024c 	///../ucode/pctl.h
+#define P_UPCTL_DFIODTRANKMAP_ADDR 		APB_REG_ADDR(UPCTL_DFIODTRANKMAP_ADDR) 	///../ucode/pctl.h
+#define UPCTL_DFIODTCFG_ADDR 0x0244 	///../ucode/pctl.h
+#define P_UPCTL_DFIODTCFG_ADDR 		APB_REG_ADDR(UPCTL_DFIODTCFG_ADDR) 	///../ucode/pctl.h
+#define UPCTL_DFITPHYWRLAT_ADDR 0x0254 	///../ucode/pctl.h
+#define P_UPCTL_DFITPHYWRLAT_ADDR 		APB_REG_ADDR(UPCTL_DFITPHYWRLAT_ADDR) 	///../ucode/pctl.h
+#define UPCTL_DFITPHYWRDATA_ADDR 0x0250 	///../ucode/pctl.h
+#define P_UPCTL_DFITPHYWRDATA_ADDR 		APB_REG_ADDR(UPCTL_DFITPHYWRDATA_ADDR) 	///../ucode/pctl.h
+#define UPCTL_DFITRDDATAEN_ADDR 0x0260 	///../ucode/pctl.h
+#define P_UPCTL_DFITRDDATAEN_ADDR 		APB_REG_ADDR(UPCTL_DFITRDDATAEN_ADDR) 	///../ucode/pctl.h
+#define UPCTL_DFITPHYRDLAT_ADDR 0x0264 	///../ucode/pctl.h
+#define P_UPCTL_DFITPHYRDLAT_ADDR 		APB_REG_ADDR(UPCTL_DFITPHYRDLAT_ADDR) 	///../ucode/pctl.h
+#define UPCTL_DFITREFMSKI_ADDR 0x0294 	///../ucode/pctl.h
+#define P_UPCTL_DFITREFMSKI_ADDR 		APB_REG_ADDR(UPCTL_DFITREFMSKI_ADDR) 	///../ucode/pctl.h
+#define UPCTL_DFITPHYUPDTYPE0_ADDR 0x0270 	///../ucode/pctl.h
+#define P_UPCTL_DFITPHYUPDTYPE0_ADDR 		APB_REG_ADDR(UPCTL_DFITPHYUPDTYPE0_ADDR) 	///../ucode/pctl.h
+#define UPCTL_DFITPHYUPDTYPE1_ADDR 0x0274 	///../ucode/pctl.h
+#define P_UPCTL_DFITPHYUPDTYPE1_ADDR 		APB_REG_ADDR(UPCTL_DFITPHYUPDTYPE1_ADDR) 	///../ucode/pctl.h
+#define UPCTL_DFITCTRLUPDDLY_ADDR 0x0288 	///../ucode/pctl.h
+#define P_UPCTL_DFITCTRLUPDDLY_ADDR 		APB_REG_ADDR(UPCTL_DFITCTRLUPDDLY_ADDR) 	///../ucode/pctl.h
+#define UPCTL_DFITPHYUPDTYPE2_ADDR 0x0278 	///../ucode/pctl.h
+#define P_UPCTL_DFITPHYUPDTYPE2_ADDR 		APB_REG_ADDR(UPCTL_DFITPHYUPDTYPE2_ADDR) 	///../ucode/pctl.h
+#define UPCTL_DFITCTRLUPDMIN_ADDR 0x0280 	///../ucode/pctl.h
+#define P_UPCTL_DFITCTRLUPDMIN_ADDR 		APB_REG_ADDR(UPCTL_DFITCTRLUPDMIN_ADDR) 	///../ucode/pctl.h
+#define UPCTL_DFITPHYUPDTYPE3_ADDR 0x027c 	///../ucode/pctl.h
+#define P_UPCTL_DFITPHYUPDTYPE3_ADDR 		APB_REG_ADDR(UPCTL_DFITPHYUPDTYPE3_ADDR) 	///../ucode/pctl.h
+#define UPCTL_DFIUPDCFG_ADDR 0x0290 	///../ucode/pctl.h
+#define P_UPCTL_DFIUPDCFG_ADDR 		APB_REG_ADDR(UPCTL_DFIUPDCFG_ADDR) 	///../ucode/pctl.h
+#define UPCTL_DFITCTRLUPDMAX_ADDR 0x0284 	///../ucode/pctl.h
+#define P_UPCTL_DFITCTRLUPDMAX_ADDR 		APB_REG_ADDR(UPCTL_DFITCTRLUPDMAX_ADDR) 	///../ucode/pctl.h
+#define UPCTL_DFITCTRLUPDI_ADDR 0x0298 	///../ucode/pctl.h
+#define P_UPCTL_DFITCTRLUPDI_ADDR 		APB_REG_ADDR(UPCTL_DFITCTRLUPDI_ADDR) 	///../ucode/pctl.h
+#define UPCTL_DFITRRDLVLEN_ADDR 0x02b8 	///../ucode/pctl.h
+#define P_UPCTL_DFITRRDLVLEN_ADDR 		APB_REG_ADDR(UPCTL_DFITRRDLVLEN_ADDR) 	///../ucode/pctl.h
+#define UPCTL_DFITRSTAT0_ADDR 0x02b0 	///../ucode/pctl.h
+#define P_UPCTL_DFITRSTAT0_ADDR 		APB_REG_ADDR(UPCTL_DFITRSTAT0_ADDR) 	///../ucode/pctl.h
+#define UPCTL_DFITRWRLVLEN_ADDR 0x02b4 	///../ucode/pctl.h
+#define P_UPCTL_DFITRWRLVLEN_ADDR 		APB_REG_ADDR(UPCTL_DFITRWRLVLEN_ADDR) 	///../ucode/pctl.h
+#define UPCTL_DFITRCFG0_ADDR 0x02ac 	///../ucode/pctl.h
+#define P_UPCTL_DFITRCFG0_ADDR 		APB_REG_ADDR(UPCTL_DFITRCFG0_ADDR) 	///../ucode/pctl.h
+#define UPCTL_DFITRRDLVLGATEEN_ADDR 0x02bc 	///../ucode/pctl.h
+#define P_UPCTL_DFITRRDLVLGATEEN_ADDR 		APB_REG_ADDR(UPCTL_DFITRRDLVLGATEEN_ADDR) 	///../ucode/pctl.h
+#define UPCTL_DFISTSTAT0_ADDR 0x02c0 	///../ucode/pctl.h
+#define P_UPCTL_DFISTSTAT0_ADDR 		APB_REG_ADDR(UPCTL_DFISTSTAT0_ADDR) 	///../ucode/pctl.h
+#define UPCTL_DFISTPARLOG_ADDR 0x02e0 	///../ucode/pctl.h
+#define P_UPCTL_DFISTPARLOG_ADDR 		APB_REG_ADDR(UPCTL_DFISTPARLOG_ADDR) 	///../ucode/pctl.h
+#define UPCTL_DFITDRAMCLKEN_ADDR 0x02d0 	///../ucode/pctl.h
+#define P_UPCTL_DFITDRAMCLKEN_ADDR 		APB_REG_ADDR(UPCTL_DFITDRAMCLKEN_ADDR) 	///../ucode/pctl.h
+#define UPCTL_DFISTPARCLR_ADDR 0x02dc 	///../ucode/pctl.h
+#define P_UPCTL_DFISTPARCLR_ADDR 		APB_REG_ADDR(UPCTL_DFISTPARCLR_ADDR) 	///../ucode/pctl.h
+#define UPCTL_DFISTCFG0_ADDR 0x02c4 	///../ucode/pctl.h
+#define P_UPCTL_DFISTCFG0_ADDR 		APB_REG_ADDR(UPCTL_DFISTCFG0_ADDR) 	///../ucode/pctl.h
+#define UPCTL_DFISTCFG1_ADDR 0x02c8 	///../ucode/pctl.h
+#define P_UPCTL_DFISTCFG1_ADDR 		APB_REG_ADDR(UPCTL_DFISTCFG1_ADDR) 	///../ucode/pctl.h
+#define UPCTL_DFISTCFG2_ADDR 0x02d8 	///../ucode/pctl.h
+#define P_UPCTL_DFISTCFG2_ADDR 		APB_REG_ADDR(UPCTL_DFISTCFG2_ADDR) 	///../ucode/pctl.h
+#define UPCTL_DFITDRAMCLKDIS_ADDR 0x02d4 	///../ucode/pctl.h
+#define P_UPCTL_DFITDRAMCLKDIS_ADDR 		APB_REG_ADDR(UPCTL_DFITDRAMCLKDIS_ADDR) 	///../ucode/pctl.h
+#define UPCTL_DFILPCFG0_ADDR 0x02f0 	///../ucode/pctl.h
+#define P_UPCTL_DFILPCFG0_ADDR 		APB_REG_ADDR(UPCTL_DFILPCFG0_ADDR) 	///../ucode/pctl.h
+#define UPCTL_DFITRWRLVLDELAY0_ADDR 0x0318 	///../ucode/pctl.h
+#define P_UPCTL_DFITRWRLVLDELAY0_ADDR 		APB_REG_ADDR(UPCTL_DFITRWRLVLDELAY0_ADDR) 	///../ucode/pctl.h
+#define UPCTL_DFITRWRLVLDELAY1_ADDR 0x031c 	///../ucode/pctl.h
+#define P_UPCTL_DFITRWRLVLDELAY1_ADDR 		APB_REG_ADDR(UPCTL_DFITRWRLVLDELAY1_ADDR) 	///../ucode/pctl.h
+#define UPCTL_DFITRWRLVLDELAY2_ADDR 0x0320 	///../ucode/pctl.h
+#define P_UPCTL_DFITRWRLVLDELAY2_ADDR 		APB_REG_ADDR(UPCTL_DFITRWRLVLDELAY2_ADDR) 	///../ucode/pctl.h
+#define UPCTL_DFITRRDLVLRESP0_ADDR 0x030c 	///../ucode/pctl.h
+#define P_UPCTL_DFITRRDLVLRESP0_ADDR 		APB_REG_ADDR(UPCTL_DFITRRDLVLRESP0_ADDR) 	///../ucode/pctl.h
+#define UPCTL_DFITRRDLVLRESP1_ADDR 0x0310 	///../ucode/pctl.h
+#define P_UPCTL_DFITRRDLVLRESP1_ADDR 		APB_REG_ADDR(UPCTL_DFITRRDLVLRESP1_ADDR) 	///../ucode/pctl.h
+#define UPCTL_DFITRRDLVLRESP2_ADDR 0x0314 	///../ucode/pctl.h
+#define P_UPCTL_DFITRRDLVLRESP2_ADDR 		APB_REG_ADDR(UPCTL_DFITRRDLVLRESP2_ADDR) 	///../ucode/pctl.h
+#define UPCTL_DFITRWRLVLRESP0_ADDR 0x0300 	///../ucode/pctl.h
+#define P_UPCTL_DFITRWRLVLRESP0_ADDR 		APB_REG_ADDR(UPCTL_DFITRWRLVLRESP0_ADDR) 	///../ucode/pctl.h
+#define UPCTL_DFITRRDLVLDELAY0_ADDR 0x0324 	///../ucode/pctl.h
+#define P_UPCTL_DFITRRDLVLDELAY0_ADDR 		APB_REG_ADDR(UPCTL_DFITRRDLVLDELAY0_ADDR) 	///../ucode/pctl.h
+#define UPCTL_DFITRRDLVLDELAY1_ADDR 0x0328 	///../ucode/pctl.h
+#define P_UPCTL_DFITRRDLVLDELAY1_ADDR 		APB_REG_ADDR(UPCTL_DFITRRDLVLDELAY1_ADDR) 	///../ucode/pctl.h
+#define UPCTL_DFITRWRLVLRESP1_ADDR 0x0304 	///../ucode/pctl.h
+#define P_UPCTL_DFITRWRLVLRESP1_ADDR 		APB_REG_ADDR(UPCTL_DFITRWRLVLRESP1_ADDR) 	///../ucode/pctl.h
+#define UPCTL_DFITRRDLVLDELAY2_ADDR 0x032c 	///../ucode/pctl.h
+#define P_UPCTL_DFITRRDLVLDELAY2_ADDR 		APB_REG_ADDR(UPCTL_DFITRRDLVLDELAY2_ADDR) 	///../ucode/pctl.h
+#define UPCTL_DFITRWRLVLRESP2_ADDR 0x0308 	///../ucode/pctl.h
+#define P_UPCTL_DFITRWRLVLRESP2_ADDR 		APB_REG_ADDR(UPCTL_DFITRWRLVLRESP2_ADDR) 	///../ucode/pctl.h
+#define UPCTL_DFITRRDLVLGATEDELAY0_ADDR 0x0330 	///../ucode/pctl.h
+#define P_UPCTL_DFITRRDLVLGATEDELAY0_ADDR 		APB_REG_ADDR(UPCTL_DFITRRDLVLGATEDELAY0_ADDR) 	///../ucode/pctl.h
+#define UPCTL_DFITRCMD_ADDR 0x033c 	///../ucode/pctl.h
+#define P_UPCTL_DFITRCMD_ADDR 		APB_REG_ADDR(UPCTL_DFITRCMD_ADDR) 	///../ucode/pctl.h
+#define UPCTL_DFITRRDLVLGATEDELAY1_ADDR 0x0334 	///../ucode/pctl.h
+#define P_UPCTL_DFITRRDLVLGATEDELAY1_ADDR 		APB_REG_ADDR(UPCTL_DFITRRDLVLGATEDELAY1_ADDR) 	///../ucode/pctl.h
+#define UPCTL_DFITRRDLVLGATEDELAY2_ADDR 0x0338 	///../ucode/pctl.h
+#define P_UPCTL_DFITRRDLVLGATEDELAY2_ADDR 		APB_REG_ADDR(UPCTL_DFITRRDLVLGATEDELAY2_ADDR) 	///../ucode/pctl.h
+#define UPCTL_IPTR_ADDR 0x03fc 	///../ucode/pctl.h
+#define P_UPCTL_IPTR_ADDR 		APB_REG_ADDR(UPCTL_IPTR_ADDR) 	///../ucode/pctl.h
+#define UPCTL_IPVR_ADDR 0x03f8 	///../ucode/pctl.h
+#define P_UPCTL_IPVR_ADDR 		APB_REG_ADDR(UPCTL_IPVR_ADDR) 	///../ucode/pctl.h
+#define PUB_RIDR_ADDR 0x1000 	///../ucode/pctl.h
+#define P_PUB_RIDR_ADDR 		APB_REG_ADDR(PUB_RIDR_ADDR) 	///../ucode/pctl.h
+#define PUB_PIR_ADDR 0x1004 	///../ucode/pctl.h
+#define P_PUB_PIR_ADDR 		APB_REG_ADDR(PUB_PIR_ADDR) 	///../ucode/pctl.h
+#define PUB_PGCR_ADDR 0x1008 	///../ucode/pctl.h
+#define P_PUB_PGCR_ADDR 		APB_REG_ADDR(PUB_PGCR_ADDR) 	///../ucode/pctl.h
+#define PUB_PGSR_ADDR 0x100c 	///../ucode/pctl.h
+#define P_PUB_PGSR_ADDR 		APB_REG_ADDR(PUB_PGSR_ADDR) 	///../ucode/pctl.h
+#define PUB_DLLGCR_ADDR 0x1010 	///../ucode/pctl.h
+#define P_PUB_DLLGCR_ADDR 		APB_REG_ADDR(PUB_DLLGCR_ADDR) 	///../ucode/pctl.h
+#define PUB_ACDLLCR_ADDR 0x1014 	///../ucode/pctl.h
+#define P_PUB_ACDLLCR_ADDR 		APB_REG_ADDR(PUB_ACDLLCR_ADDR) 	///../ucode/pctl.h
+#define PUB_PTR0_ADDR 0x1018 	///../ucode/pctl.h
+#define P_PUB_PTR0_ADDR 		APB_REG_ADDR(PUB_PTR0_ADDR) 	///../ucode/pctl.h
+#define PUB_PTR1_ADDR 0x101c 	///../ucode/pctl.h
+#define P_PUB_PTR1_ADDR 		APB_REG_ADDR(PUB_PTR1_ADDR) 	///../ucode/pctl.h
+#define PUB_PTR2_ADDR 0x1020 	///../ucode/pctl.h
+#define P_PUB_PTR2_ADDR 		APB_REG_ADDR(PUB_PTR2_ADDR) 	///../ucode/pctl.h
+#define PUB_ACIOCR_ADDR 0x1024 	///../ucode/pctl.h
+#define P_PUB_ACIOCR_ADDR 		APB_REG_ADDR(PUB_ACIOCR_ADDR) 	///../ucode/pctl.h
+#define PUB_DXCCR_ADDR 0x1028 	///../ucode/pctl.h
+#define P_PUB_DXCCR_ADDR 		APB_REG_ADDR(PUB_DXCCR_ADDR) 	///../ucode/pctl.h
+#define PUB_DSGCR_ADDR 0x102c 	///../ucode/pctl.h
+#define P_PUB_DSGCR_ADDR 		APB_REG_ADDR(PUB_DSGCR_ADDR) 	///../ucode/pctl.h
+#define PUB_DCR_ADDR 0x1030 	///../ucode/pctl.h
+#define P_PUB_DCR_ADDR 		APB_REG_ADDR(PUB_DCR_ADDR) 	///../ucode/pctl.h
+#define PUB_DTPR0_ADDR 0x1034 	///../ucode/pctl.h
+#define P_PUB_DTPR0_ADDR 		APB_REG_ADDR(PUB_DTPR0_ADDR) 	///../ucode/pctl.h
+#define PUB_DTPR1_ADDR 0x1038 	///../ucode/pctl.h
+#define P_PUB_DTPR1_ADDR 		APB_REG_ADDR(PUB_DTPR1_ADDR) 	///../ucode/pctl.h
+#define PUB_DTPR2_ADDR 0x103c 	///../ucode/pctl.h
+#define P_PUB_DTPR2_ADDR 		APB_REG_ADDR(PUB_DTPR2_ADDR) 	///../ucode/pctl.h
+#define PUB_MR0_ADDR 0x1040 	///../ucode/pctl.h
+#define P_PUB_MR0_ADDR 		APB_REG_ADDR(PUB_MR0_ADDR) 	///../ucode/pctl.h
+#define PUB_MR1_ADDR 0x1044 	///../ucode/pctl.h
+#define P_PUB_MR1_ADDR 		APB_REG_ADDR(PUB_MR1_ADDR) 	///../ucode/pctl.h
+#define PUB_MR2_ADDR 0x1048 	///../ucode/pctl.h
+#define P_PUB_MR2_ADDR 		APB_REG_ADDR(PUB_MR2_ADDR) 	///../ucode/pctl.h
+#define PUB_MR3_ADDR 0x104c 	///../ucode/pctl.h
+#define P_PUB_MR3_ADDR 		APB_REG_ADDR(PUB_MR3_ADDR) 	///../ucode/pctl.h
+#define PUB_ODTCR_ADDR 0x1050 	///../ucode/pctl.h
+#define P_PUB_ODTCR_ADDR 		APB_REG_ADDR(PUB_ODTCR_ADDR) 	///../ucode/pctl.h
+#define PUB_DTAR_ADDR 0x1054 	///../ucode/pctl.h
+#define P_PUB_DTAR_ADDR 		APB_REG_ADDR(PUB_DTAR_ADDR) 	///../ucode/pctl.h
+#define PUB_DTDR0_ADDR 0x1058 	///../ucode/pctl.h
+#define P_PUB_DTDR0_ADDR 		APB_REG_ADDR(PUB_DTDR0_ADDR) 	///../ucode/pctl.h
+#define PUB_DTDR1_ADDR 0x105c 	///../ucode/pctl.h
+#define P_PUB_DTDR1_ADDR 		APB_REG_ADDR(PUB_DTDR1_ADDR) 	///../ucode/pctl.h
+#define PUB_DCUAR_ADDR 0x10c0 	///../ucode/pctl.h
+#define P_PUB_DCUAR_ADDR 		APB_REG_ADDR(PUB_DCUAR_ADDR) 	///../ucode/pctl.h
+#define PUB_DCUDR_ADDR 0x10c4 	///../ucode/pctl.h
+#define P_PUB_DCUDR_ADDR 		APB_REG_ADDR(PUB_DCUDR_ADDR) 	///../ucode/pctl.h
+#define PUB_DCURR_ADDR 0x10c8 	///../ucode/pctl.h
+#define P_PUB_DCURR_ADDR 		APB_REG_ADDR(PUB_DCURR_ADDR) 	///../ucode/pctl.h
+#define PUB_DCULR_ADDR 0x10cc 	///../ucode/pctl.h
+#define P_PUB_DCULR_ADDR 		APB_REG_ADDR(PUB_DCULR_ADDR) 	///../ucode/pctl.h
+#define PUB_DCUGCR_ADDR 0x10d0 	///../ucode/pctl.h
+#define P_PUB_DCUGCR_ADDR 		APB_REG_ADDR(PUB_DCUGCR_ADDR) 	///../ucode/pctl.h
+#define PUB_DCUTPR_ADDR 0x10d4 	///../ucode/pctl.h
+#define P_PUB_DCUTPR_ADDR 		APB_REG_ADDR(PUB_DCUTPR_ADDR) 	///../ucode/pctl.h
+#define PUB_DCUSR0_ADDR 0x10d8 	///../ucode/pctl.h
+#define P_PUB_DCUSR0_ADDR 		APB_REG_ADDR(PUB_DCUSR0_ADDR) 	///../ucode/pctl.h
+#define PUB_DCUSR1_ADDR 0x10dc 	///../ucode/pctl.h
+#define P_PUB_DCUSR1_ADDR 		APB_REG_ADDR(PUB_DCUSR1_ADDR) 	///../ucode/pctl.h
+#define PUB_BISTRR_ADDR 0x1100 	///../ucode/pctl.h
+#define P_PUB_BISTRR_ADDR 		APB_REG_ADDR(PUB_BISTRR_ADDR) 	///../ucode/pctl.h
+#define PUB_BISTMSKR0_ADDR 0x1104 	///../ucode/pctl.h
+#define P_PUB_BISTMSKR0_ADDR 		APB_REG_ADDR(PUB_BISTMSKR0_ADDR) 	///../ucode/pctl.h
+#define PUB_BISTMSKR1_ADDR 0x1108 	///../ucode/pctl.h
+#define P_PUB_BISTMSKR1_ADDR 		APB_REG_ADDR(PUB_BISTMSKR1_ADDR) 	///../ucode/pctl.h
+#define PUB_BISTWCR_ADDR 0x110c 	///../ucode/pctl.h
+#define P_PUB_BISTWCR_ADDR 		APB_REG_ADDR(PUB_BISTWCR_ADDR) 	///../ucode/pctl.h
+#define PUB_BISTLSR_ADDR 0x1110 	///../ucode/pctl.h
+#define P_PUB_BISTLSR_ADDR 		APB_REG_ADDR(PUB_BISTLSR_ADDR) 	///../ucode/pctl.h
+#define PUB_BISTAR0_ADDR 0x1114 	///../ucode/pctl.h
+#define P_PUB_BISTAR0_ADDR 		APB_REG_ADDR(PUB_BISTAR0_ADDR) 	///../ucode/pctl.h
+#define PUB_BISTAR1_ADDR 0x1118 	///../ucode/pctl.h
+#define P_PUB_BISTAR1_ADDR 		APB_REG_ADDR(PUB_BISTAR1_ADDR) 	///../ucode/pctl.h
+#define PUB_BISTAR2_ADDR 0x111c 	///../ucode/pctl.h
+#define P_PUB_BISTAR2_ADDR 		APB_REG_ADDR(PUB_BISTAR2_ADDR) 	///../ucode/pctl.h
+#define PUB_BISTUDPR_ADDR 0x1120 	///../ucode/pctl.h
+#define P_PUB_BISTUDPR_ADDR 		APB_REG_ADDR(PUB_BISTUDPR_ADDR) 	///../ucode/pctl.h
+#define PUB_BISTGSR_ADDR 0x1124 	///../ucode/pctl.h
+#define P_PUB_BISTGSR_ADDR 		APB_REG_ADDR(PUB_BISTGSR_ADDR) 	///../ucode/pctl.h
+#define PUB_BISTWER_ADDR 0x1128 	///../ucode/pctl.h
+#define P_PUB_BISTWER_ADDR 		APB_REG_ADDR(PUB_BISTWER_ADDR) 	///../ucode/pctl.h
+#define PUB_BISTBER0_ADDR 0x112c 	///../ucode/pctl.h
+#define P_PUB_BISTBER0_ADDR 		APB_REG_ADDR(PUB_BISTBER0_ADDR) 	///../ucode/pctl.h
+#define PUB_BISTBER1_ADDR 0x1130 	///../ucode/pctl.h
+#define P_PUB_BISTBER1_ADDR 		APB_REG_ADDR(PUB_BISTBER1_ADDR) 	///../ucode/pctl.h
+#define PUB_BISTBER2_ADDR 0x1134 	///../ucode/pctl.h
+#define P_PUB_BISTBER2_ADDR 		APB_REG_ADDR(PUB_BISTBER2_ADDR) 	///../ucode/pctl.h
+#define PUB_BISTWCSR_ADDR 0x1138 	///../ucode/pctl.h
+#define P_PUB_BISTWCSR_ADDR 		APB_REG_ADDR(PUB_BISTWCSR_ADDR) 	///../ucode/pctl.h
+#define PUB_BISTFWR0_ADDR 0x113c 	///../ucode/pctl.h
+#define P_PUB_BISTFWR0_ADDR 		APB_REG_ADDR(PUB_BISTFWR0_ADDR) 	///../ucode/pctl.h
+#define PUB_BISTFWR1_ADDR 0x1140 	///../ucode/pctl.h
+#define P_PUB_BISTFWR1_ADDR 		APB_REG_ADDR(PUB_BISTFWR1_ADDR) 	///../ucode/pctl.h
+#define PUB_GPR0_ADDR 0x1178 	///../ucode/pctl.h
+#define P_PUB_GPR0_ADDR 		APB_REG_ADDR(PUB_GPR0_ADDR) 	///../ucode/pctl.h
+#define PUB_GPR1_ADDR 0x117c 	///../ucode/pctl.h
+#define P_PUB_GPR1_ADDR 		APB_REG_ADDR(PUB_GPR1_ADDR) 	///../ucode/pctl.h
+#define PUB_ZQ0CR0_ADDR 0x1180 	///../ucode/pctl.h
+#define P_PUB_ZQ0CR0_ADDR 		APB_REG_ADDR(PUB_ZQ0CR0_ADDR) 	///../ucode/pctl.h
+#define PUB_ZQ0CR1_ADDR 0x1184 	///../ucode/pctl.h
+#define P_PUB_ZQ0CR1_ADDR 		APB_REG_ADDR(PUB_ZQ0CR1_ADDR) 	///../ucode/pctl.h
+#define PUB_ZQ0SR0_ADDR 0x1188 	///../ucode/pctl.h
+#define P_PUB_ZQ0SR0_ADDR 		APB_REG_ADDR(PUB_ZQ0SR0_ADDR) 	///../ucode/pctl.h
+#define PUB_ZQ0SR1_ADDR 0x118c 	///../ucode/pctl.h
+#define P_PUB_ZQ0SR1_ADDR 		APB_REG_ADDR(PUB_ZQ0SR1_ADDR) 	///../ucode/pctl.h
+#define PUB_ZQ1CR0_ADDR 0x1190 	///../ucode/pctl.h
+#define P_PUB_ZQ1CR0_ADDR 		APB_REG_ADDR(PUB_ZQ1CR0_ADDR) 	///../ucode/pctl.h
+#define PUB_ZQ1CR1_ADDR 0x1194 	///../ucode/pctl.h
+#define P_PUB_ZQ1CR1_ADDR 		APB_REG_ADDR(PUB_ZQ1CR1_ADDR) 	///../ucode/pctl.h
+#define PUB_ZQ1SR0_ADDR 0x1198 	///../ucode/pctl.h
+#define P_PUB_ZQ1SR0_ADDR 		APB_REG_ADDR(PUB_ZQ1SR0_ADDR) 	///../ucode/pctl.h
+#define PUB_ZQ1SR1_ADDR 0x119c 	///../ucode/pctl.h
+#define P_PUB_ZQ1SR1_ADDR 		APB_REG_ADDR(PUB_ZQ1SR1_ADDR) 	///../ucode/pctl.h
+#define PUB_ZQ2CR0_ADDR 0x11a0 	///../ucode/pctl.h
+#define P_PUB_ZQ2CR0_ADDR 		APB_REG_ADDR(PUB_ZQ2CR0_ADDR) 	///../ucode/pctl.h
+#define PUB_ZQ2CR1_ADDR 0x11a4 	///../ucode/pctl.h
+#define P_PUB_ZQ2CR1_ADDR 		APB_REG_ADDR(PUB_ZQ2CR1_ADDR) 	///../ucode/pctl.h
+#define PUB_ZQ2SR0_ADDR 0x11a8 	///../ucode/pctl.h
+#define P_PUB_ZQ2SR0_ADDR 		APB_REG_ADDR(PUB_ZQ2SR0_ADDR) 	///../ucode/pctl.h
+#define PUB_ZQ2SR1_ADDR 0x11ac 	///../ucode/pctl.h
+#define P_PUB_ZQ2SR1_ADDR 		APB_REG_ADDR(PUB_ZQ2SR1_ADDR) 	///../ucode/pctl.h
+#define PUB_ZQ3CR0_ADDR 0x11b0 	///../ucode/pctl.h
+#define P_PUB_ZQ3CR0_ADDR 		APB_REG_ADDR(PUB_ZQ3CR0_ADDR) 	///../ucode/pctl.h
+#define PUB_ZQ3CR1_ADDR 0x11b4 	///../ucode/pctl.h
+#define P_PUB_ZQ3CR1_ADDR 		APB_REG_ADDR(PUB_ZQ3CR1_ADDR) 	///../ucode/pctl.h
+#define PUB_ZQ3SR0_ADDR 0x11b8 	///../ucode/pctl.h
+#define P_PUB_ZQ3SR0_ADDR 		APB_REG_ADDR(PUB_ZQ3SR0_ADDR) 	///../ucode/pctl.h
+#define PUB_ZQ3SR1_ADDR 0x11bc 	///../ucode/pctl.h
+#define P_PUB_ZQ3SR1_ADDR 		APB_REG_ADDR(PUB_ZQ3SR1_ADDR) 	///../ucode/pctl.h
+#define PUB_DX0GCR_ADDR 0x11c0 	///../ucode/pctl.h
+#define P_PUB_DX0GCR_ADDR 		APB_REG_ADDR(PUB_DX0GCR_ADDR) 	///../ucode/pctl.h
+#define PUB_DX0GSR0_ADDR 0x11c4 	///../ucode/pctl.h
+#define P_PUB_DX0GSR0_ADDR 		APB_REG_ADDR(PUB_DX0GSR0_ADDR) 	///../ucode/pctl.h
+#define PUB_DX0GSR1_ADDR 0x11c8 	///../ucode/pctl.h
+#define P_PUB_DX0GSR1_ADDR 		APB_REG_ADDR(PUB_DX0GSR1_ADDR) 	///../ucode/pctl.h
+#define PUB_DX0DLLCR_ADDR 0x11cc 	///../ucode/pctl.h
+#define P_PUB_DX0DLLCR_ADDR 		APB_REG_ADDR(PUB_DX0DLLCR_ADDR) 	///../ucode/pctl.h
+#define PUB_DX0DQTR_ADDR 0x11d0 	///../ucode/pctl.h
+#define P_PUB_DX0DQTR_ADDR 		APB_REG_ADDR(PUB_DX0DQTR_ADDR) 	///../ucode/pctl.h
+#define PUB_DX0DQSTR_ADDR 0x11d4 	///../ucode/pctl.h
+#define P_PUB_DX0DQSTR_ADDR 		APB_REG_ADDR(PUB_DX0DQSTR_ADDR) 	///../ucode/pctl.h
+#define PUB_DX1GCR_ADDR 0x1200 	///../ucode/pctl.h
+#define P_PUB_DX1GCR_ADDR 		APB_REG_ADDR(PUB_DX1GCR_ADDR) 	///../ucode/pctl.h
+#define PUB_DX1GSR0_ADDR 0x1204 	///../ucode/pctl.h
+#define P_PUB_DX1GSR0_ADDR 		APB_REG_ADDR(PUB_DX1GSR0_ADDR) 	///../ucode/pctl.h
+#define PUB_DX1GSR1_ADDR 0x1208 	///../ucode/pctl.h
+#define P_PUB_DX1GSR1_ADDR 		APB_REG_ADDR(PUB_DX1GSR1_ADDR) 	///../ucode/pctl.h
+#define PUB_DX1DLLCR_ADDR 0x120c 	///../ucode/pctl.h
+#define P_PUB_DX1DLLCR_ADDR 		APB_REG_ADDR(PUB_DX1DLLCR_ADDR) 	///../ucode/pctl.h
+#define PUB_DX1DQTR_ADDR 0x1210 	///../ucode/pctl.h
+#define P_PUB_DX1DQTR_ADDR 		APB_REG_ADDR(PUB_DX1DQTR_ADDR) 	///../ucode/pctl.h
+#define PUB_DX1DQSTR_ADDR 0x1214 	///../ucode/pctl.h
+#define P_PUB_DX1DQSTR_ADDR 		APB_REG_ADDR(PUB_DX1DQSTR_ADDR) 	///../ucode/pctl.h
+#define PUB_DX2GCR_ADDR 0x1240 	///../ucode/pctl.h
+#define P_PUB_DX2GCR_ADDR 		APB_REG_ADDR(PUB_DX2GCR_ADDR) 	///../ucode/pctl.h
+#define PUB_DX2GSR0_ADDR 0x1244 	///../ucode/pctl.h
+#define P_PUB_DX2GSR0_ADDR 		APB_REG_ADDR(PUB_DX2GSR0_ADDR) 	///../ucode/pctl.h
+#define PUB_DX2GSR1_ADDR 0x1248 	///../ucode/pctl.h
+#define P_PUB_DX2GSR1_ADDR 		APB_REG_ADDR(PUB_DX2GSR1_ADDR) 	///../ucode/pctl.h
+#define PUB_DX2DLLCR_ADDR 0x124c 	///../ucode/pctl.h
+#define P_PUB_DX2DLLCR_ADDR 		APB_REG_ADDR(PUB_DX2DLLCR_ADDR) 	///../ucode/pctl.h
+#define PUB_DX2DQTR_ADDR 0x1250 	///../ucode/pctl.h
+#define P_PUB_DX2DQTR_ADDR 		APB_REG_ADDR(PUB_DX2DQTR_ADDR) 	///../ucode/pctl.h
+#define PUB_DX2DQSTR_ADDR 0x1254 	///../ucode/pctl.h
+#define P_PUB_DX2DQSTR_ADDR 		APB_REG_ADDR(PUB_DX2DQSTR_ADDR) 	///../ucode/pctl.h
+#define PUB_DX3GCR_ADDR 0x1280 	///../ucode/pctl.h
+#define P_PUB_DX3GCR_ADDR 		APB_REG_ADDR(PUB_DX3GCR_ADDR) 	///../ucode/pctl.h
+#define PUB_DX3GSR0_ADDR 0x1284 	///../ucode/pctl.h
+#define P_PUB_DX3GSR0_ADDR 		APB_REG_ADDR(PUB_DX3GSR0_ADDR) 	///../ucode/pctl.h
+#define PUB_DX3GSR1_ADDR 0x1288 	///../ucode/pctl.h
+#define P_PUB_DX3GSR1_ADDR 		APB_REG_ADDR(PUB_DX3GSR1_ADDR) 	///../ucode/pctl.h
+#define PUB_DX3DLLCR_ADDR 0x128c 	///../ucode/pctl.h
+#define P_PUB_DX3DLLCR_ADDR 		APB_REG_ADDR(PUB_DX3DLLCR_ADDR) 	///../ucode/pctl.h
+#define PUB_DX3DQTR_ADDR 0x1290 	///../ucode/pctl.h
+#define P_PUB_DX3DQTR_ADDR 		APB_REG_ADDR(PUB_DX3DQTR_ADDR) 	///../ucode/pctl.h
+#define PUB_DX3DQSTR_ADDR 0x1294 	///../ucode/pctl.h
+#define P_PUB_DX3DQSTR_ADDR 		APB_REG_ADDR(PUB_DX3DQSTR_ADDR) 	///../ucode/pctl.h
+#define PUB_DX4GCR_ADDR 0x12c0 	///../ucode/pctl.h
+#define P_PUB_DX4GCR_ADDR 		APB_REG_ADDR(PUB_DX4GCR_ADDR) 	///../ucode/pctl.h
+#define PUB_DX4GSR0_ADDR 0x12c4 	///../ucode/pctl.h
+#define P_PUB_DX4GSR0_ADDR 		APB_REG_ADDR(PUB_DX4GSR0_ADDR) 	///../ucode/pctl.h
+#define PUB_DX4GSR1_ADDR 0x12c8 	///../ucode/pctl.h
+#define P_PUB_DX4GSR1_ADDR 		APB_REG_ADDR(PUB_DX4GSR1_ADDR) 	///../ucode/pctl.h
+#define PUB_DX4DLLCR_ADDR 0x12cc 	///../ucode/pctl.h
+#define P_PUB_DX4DLLCR_ADDR 		APB_REG_ADDR(PUB_DX4DLLCR_ADDR) 	///../ucode/pctl.h
+#define PUB_DX4DQTR_ADDR 0x12d0 	///../ucode/pctl.h
+#define P_PUB_DX4DQTR_ADDR 		APB_REG_ADDR(PUB_DX4DQTR_ADDR) 	///../ucode/pctl.h
+#define PUB_DX4DQSTR_ADDR 0x12d4 	///../ucode/pctl.h
+#define P_PUB_DX4DQSTR_ADDR 		APB_REG_ADDR(PUB_DX4DQSTR_ADDR) 	///../ucode/pctl.h
+#define PUB_DX5GCR_ADDR 0x1300 	///../ucode/pctl.h
+#define P_PUB_DX5GCR_ADDR 		APB_REG_ADDR(PUB_DX5GCR_ADDR) 	///../ucode/pctl.h
+#define PUB_DX5GSR0_ADDR 0x1304 	///../ucode/pctl.h
+#define P_PUB_DX5GSR0_ADDR 		APB_REG_ADDR(PUB_DX5GSR0_ADDR) 	///../ucode/pctl.h
+#define PUB_DX5GSR1_ADDR 0x1308 	///../ucode/pctl.h
+#define P_PUB_DX5GSR1_ADDR 		APB_REG_ADDR(PUB_DX5GSR1_ADDR) 	///../ucode/pctl.h
+#define PUB_DX5DLLCR_ADDR 0x130c 	///../ucode/pctl.h
+#define P_PUB_DX5DLLCR_ADDR 		APB_REG_ADDR(PUB_DX5DLLCR_ADDR) 	///../ucode/pctl.h
+#define PUB_DX5DQTR_ADDR 0x1310 	///../ucode/pctl.h
+#define P_PUB_DX5DQTR_ADDR 		APB_REG_ADDR(PUB_DX5DQTR_ADDR) 	///../ucode/pctl.h
+#define PUB_DX5DQSTR_ADDR 0x1314 	///../ucode/pctl.h
+#define P_PUB_DX5DQSTR_ADDR 		APB_REG_ADDR(PUB_DX5DQSTR_ADDR) 	///../ucode/pctl.h
+#define PUB_DX6GCR_ADDR 0x1340 	///../ucode/pctl.h
+#define P_PUB_DX6GCR_ADDR 		APB_REG_ADDR(PUB_DX6GCR_ADDR) 	///../ucode/pctl.h
+#define PUB_DX6GSR0_ADDR 0x1344 	///../ucode/pctl.h
+#define P_PUB_DX6GSR0_ADDR 		APB_REG_ADDR(PUB_DX6GSR0_ADDR) 	///../ucode/pctl.h
+#define PUB_DX6GSR1_ADDR 0x1348 	///../ucode/pctl.h
+#define P_PUB_DX6GSR1_ADDR 		APB_REG_ADDR(PUB_DX6GSR1_ADDR) 	///../ucode/pctl.h
+#define PUB_DX6DLLCR_ADDR 0x134c 	///../ucode/pctl.h
+#define P_PUB_DX6DLLCR_ADDR 		APB_REG_ADDR(PUB_DX6DLLCR_ADDR) 	///../ucode/pctl.h
+#define PUB_DX6DQTR_ADDR 0x1350 	///../ucode/pctl.h
+#define P_PUB_DX6DQTR_ADDR 		APB_REG_ADDR(PUB_DX6DQTR_ADDR) 	///../ucode/pctl.h
+#define PUB_DX6DQSTR_ADDR 0x1354 	///../ucode/pctl.h
+#define P_PUB_DX6DQSTR_ADDR 		APB_REG_ADDR(PUB_DX6DQSTR_ADDR) 	///../ucode/pctl.h
+#define PUB_DX7GCR_ADDR 0x1380 	///../ucode/pctl.h
+#define P_PUB_DX7GCR_ADDR 		APB_REG_ADDR(PUB_DX7GCR_ADDR) 	///../ucode/pctl.h
+#define PUB_DX7GSR0_ADDR 0x1384 	///../ucode/pctl.h
+#define P_PUB_DX7GSR0_ADDR 		APB_REG_ADDR(PUB_DX7GSR0_ADDR) 	///../ucode/pctl.h
+#define PUB_DX7GSR1_ADDR 0x1388 	///../ucode/pctl.h
+#define P_PUB_DX7GSR1_ADDR 		APB_REG_ADDR(PUB_DX7GSR1_ADDR) 	///../ucode/pctl.h
+#define PUB_DX7DLLCR_ADDR 0x138c 	///../ucode/pctl.h
+#define P_PUB_DX7DLLCR_ADDR 		APB_REG_ADDR(PUB_DX7DLLCR_ADDR) 	///../ucode/pctl.h
+#define PUB_DX7DQTR_ADDR 0x1390 	///../ucode/pctl.h
+#define P_PUB_DX7DQTR_ADDR 		APB_REG_ADDR(PUB_DX7DQTR_ADDR) 	///../ucode/pctl.h
+#define PUB_DX7DQSTR_ADDR 0x1394 	///../ucode/pctl.h
+#define P_PUB_DX7DQSTR_ADDR 		APB_REG_ADDR(PUB_DX7DQSTR_ADDR) 	///../ucode/pctl.h
+#define PUB_DX8GCR_ADDR 0x13c0 	///../ucode/pctl.h
+#define P_PUB_DX8GCR_ADDR 		APB_REG_ADDR(PUB_DX8GCR_ADDR) 	///../ucode/pctl.h
+#define PUB_DX8GSR0_ADDR 0x13c4 	///../ucode/pctl.h
+#define P_PUB_DX8GSR0_ADDR 		APB_REG_ADDR(PUB_DX8GSR0_ADDR) 	///../ucode/pctl.h
+#define PUB_DX8GSR1_ADDR 0x13c8 	///../ucode/pctl.h
+#define P_PUB_DX8GSR1_ADDR 		APB_REG_ADDR(PUB_DX8GSR1_ADDR) 	///../ucode/pctl.h
+#define PUB_DX8DLLCR_ADDR 0x13cc 	///../ucode/pctl.h
+#define P_PUB_DX8DLLCR_ADDR 		APB_REG_ADDR(PUB_DX8DLLCR_ADDR) 	///../ucode/pctl.h
+#define PUB_DX8DQTR_ADDR 0x13d0 	///../ucode/pctl.h
+#define P_PUB_DX8DQTR_ADDR 		APB_REG_ADDR(PUB_DX8DQTR_ADDR) 	///../ucode/pctl.h
+#define PUB_DX8DQSTR_ADDR 0x13d4 	///../ucode/pctl.h
+#define P_PUB_DX8DQSTR_ADDR 		APB_REG_ADDR(PUB_DX8DQSTR_ADDR) 	///../ucode/pctl.h
+#define MMC_DDR_CTRL 0x6000 	///../ucode/pctl.h
+#define P_MMC_DDR_CTRL 		APB_REG_ADDR(MMC_DDR_CTRL) 	///../ucode/pctl.h
+#define MMC_ARB_CTRL 0x6008 	///../ucode/pctl.h
+#define P_MMC_ARB_CTRL 		APB_REG_ADDR(MMC_ARB_CTRL) 	///../ucode/pctl.h
+#define MMC_ARB_CTRL1 0x600c 	///../ucode/pctl.h
+#define P_MMC_ARB_CTRL1 		APB_REG_ADDR(MMC_ARB_CTRL1) 	///../ucode/pctl.h
+#define MMC_QOS0_CTRL 0x6010 	///../ucode/pctl.h
+#define P_MMC_QOS0_CTRL 		APB_REG_ADDR(MMC_QOS0_CTRL) 	///../ucode/pctl.h
+#define MMC_QOS0_MAX 0x6014 	///../ucode/pctl.h
+#define P_MMC_QOS0_MAX 		APB_REG_ADDR(MMC_QOS0_MAX) 	///../ucode/pctl.h
+#define MMC_QOS0_MIN 0x6018 	///../ucode/pctl.h
+#define P_MMC_QOS0_MIN 		APB_REG_ADDR(MMC_QOS0_MIN) 	///../ucode/pctl.h
+#define MMC_QOS0_LIMIT 0x601c 	///../ucode/pctl.h
+#define P_MMC_QOS0_LIMIT 		APB_REG_ADDR(MMC_QOS0_LIMIT) 	///../ucode/pctl.h
+#define MMC_QOS0_STOP 0x6020 	///../ucode/pctl.h
+#define P_MMC_QOS0_STOP 		APB_REG_ADDR(MMC_QOS0_STOP) 	///../ucode/pctl.h
+#define MMC_QOS1_CTRL 0x6024 	///../ucode/pctl.h
+#define P_MMC_QOS1_CTRL 		APB_REG_ADDR(MMC_QOS1_CTRL) 	///../ucode/pctl.h
+#define MMC_QOS1_MAX 0x6028 	///../ucode/pctl.h
+#define P_MMC_QOS1_MAX 		APB_REG_ADDR(MMC_QOS1_MAX) 	///../ucode/pctl.h
+#define MMC_QOS1_MIN 0x602c 	///../ucode/pctl.h
+#define P_MMC_QOS1_MIN 		APB_REG_ADDR(MMC_QOS1_MIN) 	///../ucode/pctl.h
+#define MMC_QOS1_STOP 0x6030 	///../ucode/pctl.h
+#define P_MMC_QOS1_STOP 		APB_REG_ADDR(MMC_QOS1_STOP) 	///../ucode/pctl.h
+#define MMC_QOS1_LIMIT 0x6034 	///../ucode/pctl.h
+#define P_MMC_QOS1_LIMIT 		APB_REG_ADDR(MMC_QOS1_LIMIT) 	///../ucode/pctl.h
+#define MMC_QOS2_CTRL 0x6038 	///../ucode/pctl.h
+#define P_MMC_QOS2_CTRL 		APB_REG_ADDR(MMC_QOS2_CTRL) 	///../ucode/pctl.h
+#define MMC_QOS2_MAX 0x603c 	///../ucode/pctl.h
+#define P_MMC_QOS2_MAX 		APB_REG_ADDR(MMC_QOS2_MAX) 	///../ucode/pctl.h
+#define MMC_QOS2_MIN 0x6040 	///../ucode/pctl.h
+#define P_MMC_QOS2_MIN 		APB_REG_ADDR(MMC_QOS2_MIN) 	///../ucode/pctl.h
+#define MMC_QOS2_STOP 0x6044 	///../ucode/pctl.h
+#define P_MMC_QOS2_STOP 		APB_REG_ADDR(MMC_QOS2_STOP) 	///../ucode/pctl.h
+#define MMC_QOS2_LIMIT 0x6048 	///../ucode/pctl.h
+#define P_MMC_QOS2_LIMIT 		APB_REG_ADDR(MMC_QOS2_LIMIT) 	///../ucode/pctl.h
+#define MMC_QOS3_CTRL 0x604c 	///../ucode/pctl.h
+#define P_MMC_QOS3_CTRL 		APB_REG_ADDR(MMC_QOS3_CTRL) 	///../ucode/pctl.h
+#define MMC_QOS3_MAX 0x6050 	///../ucode/pctl.h
+#define P_MMC_QOS3_MAX 		APB_REG_ADDR(MMC_QOS3_MAX) 	///../ucode/pctl.h
+#define MMC_QOS3_MIN 0x6054 	///../ucode/pctl.h
+#define P_MMC_QOS3_MIN 		APB_REG_ADDR(MMC_QOS3_MIN) 	///../ucode/pctl.h
+#define MMC_QOS3_STOP 0x6058 	///../ucode/pctl.h
+#define P_MMC_QOS3_STOP 		APB_REG_ADDR(MMC_QOS3_STOP) 	///../ucode/pctl.h
+#define MMC_QOS3_LIMIT 0x605c 	///../ucode/pctl.h
+#define P_MMC_QOS3_LIMIT 		APB_REG_ADDR(MMC_QOS3_LIMIT) 	///../ucode/pctl.h
+#define MMC_QOS4_CTRL 0x6060 	///../ucode/pctl.h
+#define P_MMC_QOS4_CTRL 		APB_REG_ADDR(MMC_QOS4_CTRL) 	///../ucode/pctl.h
+#define MMC_QOS4_MAX 0x6064 	///../ucode/pctl.h
+#define P_MMC_QOS4_MAX 		APB_REG_ADDR(MMC_QOS4_MAX) 	///../ucode/pctl.h
+#define MMC_QOS4_MIN 0x6068 	///../ucode/pctl.h
+#define P_MMC_QOS4_MIN 		APB_REG_ADDR(MMC_QOS4_MIN) 	///../ucode/pctl.h
+#define MMC_QOS4_STOP 0x606c 	///../ucode/pctl.h
+#define P_MMC_QOS4_STOP 		APB_REG_ADDR(MMC_QOS4_STOP) 	///../ucode/pctl.h
+#define MMC_QOS4_LIMIT 0x6070 	///../ucode/pctl.h
+#define P_MMC_QOS4_LIMIT 		APB_REG_ADDR(MMC_QOS4_LIMIT) 	///../ucode/pctl.h
+#define MMC_QOS5_CTRL 0x6074 	///../ucode/pctl.h
+#define P_MMC_QOS5_CTRL 		APB_REG_ADDR(MMC_QOS5_CTRL) 	///../ucode/pctl.h
+#define MMC_QOS5_MAX 0x6078 	///../ucode/pctl.h
+#define P_MMC_QOS5_MAX 		APB_REG_ADDR(MMC_QOS5_MAX) 	///../ucode/pctl.h
+#define MMC_QOS5_MIN 0x607c 	///../ucode/pctl.h
+#define P_MMC_QOS5_MIN 		APB_REG_ADDR(MMC_QOS5_MIN) 	///../ucode/pctl.h
+#define MMC_QOS5_STOP 0x6080 	///../ucode/pctl.h
+#define P_MMC_QOS5_STOP 		APB_REG_ADDR(MMC_QOS5_STOP) 	///../ucode/pctl.h
+#define MMC_QOS5_LIMIT 0x6084 	///../ucode/pctl.h
+#define P_MMC_QOS5_LIMIT 		APB_REG_ADDR(MMC_QOS5_LIMIT) 	///../ucode/pctl.h
+#define MMC_QOS6_CTRL 0x6088 	///../ucode/pctl.h
+#define P_MMC_QOS6_CTRL 		APB_REG_ADDR(MMC_QOS6_CTRL) 	///../ucode/pctl.h
+#define MMC_QOS6_MAX 0x608c 	///../ucode/pctl.h
+#define P_MMC_QOS6_MAX 		APB_REG_ADDR(MMC_QOS6_MAX) 	///../ucode/pctl.h
+#define MMC_QOS6_MIN 0x6090 	///../ucode/pctl.h
+#define P_MMC_QOS6_MIN 		APB_REG_ADDR(MMC_QOS6_MIN) 	///../ucode/pctl.h
+#define MMC_QOS6_STOP 0x6094 	///../ucode/pctl.h
+#define P_MMC_QOS6_STOP 		APB_REG_ADDR(MMC_QOS6_STOP) 	///../ucode/pctl.h
+#define MMC_QOS6_LIMIT 0x6098 	///../ucode/pctl.h
+#define P_MMC_QOS6_LIMIT 		APB_REG_ADDR(MMC_QOS6_LIMIT) 	///../ucode/pctl.h
+#define MMC_QOS7_CTRL 0x609c 	///../ucode/pctl.h
+#define P_MMC_QOS7_CTRL 		APB_REG_ADDR(MMC_QOS7_CTRL) 	///../ucode/pctl.h
+#define MMC_QOS7_MAX 0x60a0 	///../ucode/pctl.h
+#define P_MMC_QOS7_MAX 		APB_REG_ADDR(MMC_QOS7_MAX) 	///../ucode/pctl.h
+#define MMC_QOS7_MIN 0x60a4 	///../ucode/pctl.h
+#define P_MMC_QOS7_MIN 		APB_REG_ADDR(MMC_QOS7_MIN) 	///../ucode/pctl.h
+#define MMC_QOS7_STOP 0x60a8 	///../ucode/pctl.h
+#define P_MMC_QOS7_STOP 		APB_REG_ADDR(MMC_QOS7_STOP) 	///../ucode/pctl.h
+#define MMC_QOS7_LIMIT 0x60ac 	///../ucode/pctl.h
+#define P_MMC_QOS7_LIMIT 		APB_REG_ADDR(MMC_QOS7_LIMIT) 	///../ucode/pctl.h
+#define MMC_QOSMON_CTRL 0x60b0 	///../ucode/pctl.h
+#define P_MMC_QOSMON_CTRL 		APB_REG_ADDR(MMC_QOSMON_CTRL) 	///../ucode/pctl.h
+#define MMC_QOSMON_TIM 0x60b4 	///../ucode/pctl.h
+#define P_MMC_QOSMON_TIM 		APB_REG_ADDR(MMC_QOSMON_TIM) 	///../ucode/pctl.h
+#define MMC_QOSMON_MST 0x60b8 	///../ucode/pctl.h
+#define P_MMC_QOSMON_MST 		APB_REG_ADDR(MMC_QOSMON_MST) 	///../ucode/pctl.h
+#define MMC_MON_CLKCNT 0x60bc 	///../ucode/pctl.h
+#define P_MMC_MON_CLKCNT 		APB_REG_ADDR(MMC_MON_CLKCNT) 	///../ucode/pctl.h
+#define MMC_ALL_REQCNT 0x60c0 	///../ucode/pctl.h
+#define P_MMC_ALL_REQCNT 		APB_REG_ADDR(MMC_ALL_REQCNT) 	///../ucode/pctl.h
+#define MMC_ALL_GANTCNT 0x60c4 	///../ucode/pctl.h
+#define P_MMC_ALL_GANTCNT 		APB_REG_ADDR(MMC_ALL_GANTCNT) 	///../ucode/pctl.h
+#define MMC_ONE_REQCNT 0x60c8 	///../ucode/pctl.h
+#define P_MMC_ONE_REQCNT 		APB_REG_ADDR(MMC_ONE_REQCNT) 	///../ucode/pctl.h
+#define MMC_ONE_CYCLE_CNT 0x60cc 	///../ucode/pctl.h
+#define P_MMC_ONE_CYCLE_CNT 		APB_REG_ADDR(MMC_ONE_CYCLE_CNT) 	///../ucode/pctl.h
+#define MMC_ONE_DATA_CNT 0x60d0 	///../ucode/pctl.h
+#define P_MMC_ONE_DATA_CNT 		APB_REG_ADDR(MMC_ONE_DATA_CNT) 	///../ucode/pctl.h
+#define DC_CAV_CTRL 0x6300 	///../ucode/pctl.h
+#define P_DC_CAV_CTRL 		APB_REG_ADDR(DC_CAV_CTRL) 	///../ucode/pctl.h
+#define DC_CAV_LVL3_GRANT 0x6304 	///../ucode/pctl.h
+#define P_DC_CAV_LVL3_GRANT 		APB_REG_ADDR(DC_CAV_LVL3_GRANT) 	///../ucode/pctl.h
+#define DC_CAV_LVL3_GH 0x6308 	///../ucode/pctl.h
+#define P_DC_CAV_LVL3_GH 		APB_REG_ADDR(DC_CAV_LVL3_GH) 	///../ucode/pctl.h
+#define DC_CAV_LVL3_FLIP 0x630c 	///../ucode/pctl.h
+#define P_DC_CAV_LVL3_FLIP 		APB_REG_ADDR(DC_CAV_LVL3_FLIP) 	///../ucode/pctl.h
+#define DC_CAV_LVL3_FH 0x6310 	///../ucode/pctl.h
+#define P_DC_CAV_LVL3_FH 		APB_REG_ADDR(DC_CAV_LVL3_FH) 	///../ucode/pctl.h
+#define DC_CAV_LVL3_CTRL0 0x6314 	///../ucode/pctl.h
+#define P_DC_CAV_LVL3_CTRL0 		APB_REG_ADDR(DC_CAV_LVL3_CTRL0) 	///../ucode/pctl.h
+#define DC_CAV_LVL3_CTRL1 0x6318 	///../ucode/pctl.h
+#define P_DC_CAV_LVL3_CTRL1 		APB_REG_ADDR(DC_CAV_LVL3_CTRL1) 	///../ucode/pctl.h
+#define DC_CAV_LVL3_CTRL2 0x631c 	///../ucode/pctl.h
+#define P_DC_CAV_LVL3_CTRL2 		APB_REG_ADDR(DC_CAV_LVL3_CTRL2) 	///../ucode/pctl.h
+#define DC_CAV_LVL3_CTRL3 0x6320 	///../ucode/pctl.h
+#define P_DC_CAV_LVL3_CTRL3 		APB_REG_ADDR(DC_CAV_LVL3_CTRL3) 	///../ucode/pctl.h
+#define DC_CAV_LUT_DATAL 0x6324 	///../ucode/pctl.h
+#define P_DC_CAV_LUT_DATAL 		APB_REG_ADDR(DC_CAV_LUT_DATAL) 	///../ucode/pctl.h
+#define DC_CAV_LUT_DATAH 0x6328 	///../ucode/pctl.h
+#define P_DC_CAV_LUT_DATAH 		APB_REG_ADDR(DC_CAV_LUT_DATAH) 	///../ucode/pctl.h
+#define DC_CAV_LUT_ADDR 0x632c 	///../ucode/pctl.h
+#define P_DC_CAV_LUT_ADDR 		APB_REG_ADDR(DC_CAV_LUT_ADDR) 	///../ucode/pctl.h
+#define DC_CAV_LVL3_MODE 0x6330 	///../ucode/pctl.h
+#define P_DC_CAV_LVL3_MODE 		APB_REG_ADDR(DC_CAV_LVL3_MODE) 	///../ucode/pctl.h
+#define MMC_PROT_ADDR 0x6334 	///../ucode/pctl.h
+#define P_MMC_PROT_ADDR 		APB_REG_ADDR(MMC_PROT_ADDR) 	///../ucode/pctl.h
+#define MMC_PROT_SELH 0x6338 	///../ucode/pctl.h
+#define P_MMC_PROT_SELH 		APB_REG_ADDR(MMC_PROT_SELH) 	///../ucode/pctl.h
+#define MMC_PROT_SELL 0x633c 	///../ucode/pctl.h
+#define P_MMC_PROT_SELL 		APB_REG_ADDR(MMC_PROT_SELL) 	///../ucode/pctl.h
+#define MMC_PROT_CTL_STS 0x6340 	///../ucode/pctl.h
+#define P_MMC_PROT_CTL_STS 		APB_REG_ADDR(MMC_PROT_CTL_STS) 	///../ucode/pctl.h
+#define MMC_INT_STS 0x6344 	///../ucode/pctl.h
+#define P_MMC_INT_STS 		APB_REG_ADDR(MMC_INT_STS) 	///../ucode/pctl.h
+#define MMC_REQ0_CTRL 0x6388 	///../ucode/pctl.h
+#define P_MMC_REQ0_CTRL 		APB_REG_ADDR(MMC_REQ0_CTRL) 	///../ucode/pctl.h
+#define MMC_REQ1_CTRL 0x638c 	///../ucode/pctl.h
+#define P_MMC_REQ1_CTRL 		APB_REG_ADDR(MMC_REQ1_CTRL) 	///../ucode/pctl.h
+#define MMC_REQ2_CTRL 0x6390 	///../ucode/pctl.h
+#define P_MMC_REQ2_CTRL 		APB_REG_ADDR(MMC_REQ2_CTRL) 	///../ucode/pctl.h
+#define MMC_REQ3_CTRL 0x6394 	///../ucode/pctl.h
+#define P_MMC_REQ3_CTRL 		APB_REG_ADDR(MMC_REQ3_CTRL) 	///../ucode/pctl.h
+#define MMC_REQ4_CTRL 0x6398 	///../ucode/pctl.h
+#define P_MMC_REQ4_CTRL 		APB_REG_ADDR(MMC_REQ4_CTRL) 	///../ucode/pctl.h
+#define MMC_REQ5_CTRL 0x639c 	///../ucode/pctl.h
+#define P_MMC_REQ5_CTRL 		APB_REG_ADDR(MMC_REQ5_CTRL) 	///../ucode/pctl.h
+#define MMC_REQ6_CTRL 0x63a0 	///../ucode/pctl.h
+#define P_MMC_REQ6_CTRL 		APB_REG_ADDR(MMC_REQ6_CTRL) 	///../ucode/pctl.h
+#define MMC_REQ7_CTRL 0x63a4 	///../ucode/pctl.h
+#define P_MMC_REQ7_CTRL 		APB_REG_ADDR(MMC_REQ7_CTRL) 	///../ucode/pctl.h
+#define MMC_REQ_CTRL 0x6400 	///../ucode/pctl.h
+#define P_MMC_REQ_CTRL 		APB_REG_ADDR(MMC_REQ_CTRL) 	///../ucode/pctl.h
+#define MMC_SOFT_RST 0x6404 	///../ucode/pctl.h
+#define P_MMC_SOFT_RST 		APB_REG_ADDR(MMC_SOFT_RST) 	///../ucode/pctl.h
+#define MMC_RST_STS 0x6408 	///../ucode/pctl.h
+#define P_MMC_RST_STS 		APB_REG_ADDR(MMC_RST_STS) 	///../ucode/pctl.h
+#define MMC_APB3_CTRL 0x640c 	///../ucode/pctl.h
+#define P_MMC_APB3_CTRL 		APB_REG_ADDR(MMC_APB3_CTRL) 	///../ucode/pctl.h
+#define MMC_CHAN_STS 0x6410 	///../ucode/pctl.h
+#define P_MMC_CHAN_STS 		APB_REG_ADDR(MMC_CHAN_STS) 	///../ucode/pctl.h
+#define MMC_CLKG_CNTL0 0x6414 	///../ucode/pctl.h
+#define P_MMC_CLKG_CNTL0 		APB_REG_ADDR(MMC_CLKG_CNTL0) 	///../ucode/pctl.h
+#define MMC_CLKG_CNTL1 0x6418 	///../ucode/pctl.h
+#define P_MMC_CLKG_CNTL1 		APB_REG_ADDR(MMC_CLKG_CNTL1) 	///../ucode/pctl.h
+#define MMC_CLK_CNTL 0x641c 	///../ucode/pctl.h
+#define P_MMC_CLK_CNTL 		APB_REG_ADDR(MMC_CLK_CNTL) 	///../ucode/pctl.h
+#define MMC_DDR_PHY_GPR0 0x6420 	///../ucode/pctl.h
+#define P_MMC_DDR_PHY_GPR0 		APB_REG_ADDR(MMC_DDR_PHY_GPR0) 	///../ucode/pctl.h
+#define MMC_DDR_PHY_GPR1 0x6424 	///../ucode/pctl.h
+#define P_MMC_DDR_PHY_GPR1 		APB_REG_ADDR(MMC_DDR_PHY_GPR1) 	///../ucode/pctl.h
+#define MMC_LP_CTRL1 0x6428 	///../ucode/pctl.h
+#define P_MMC_LP_CTRL1 		APB_REG_ADDR(MMC_LP_CTRL1) 	///../ucode/pctl.h
+#define MMC_LP_CTRL2 0x642c 	///../ucode/pctl.h
+#define P_MMC_LP_CTRL2 		APB_REG_ADDR(MMC_LP_CTRL2) 	///../ucode/pctl.h
+#define MMC_LP_CTRL3 0x6430 	///../ucode/pctl.h
+#define P_MMC_LP_CTRL3 		APB_REG_ADDR(MMC_LP_CTRL3) 	///../ucode/pctl.h
+#define MMC_PCTL_STAT 0x6434 	///../ucode/pctl.h
+#define P_MMC_PCTL_STAT 		APB_REG_ADDR(MMC_PCTL_STAT) 	///../ucode/pctl.h
+#define MMC_CMDZQ_CTRL 0x6438 	///../ucode/pctl.h
+#define P_MMC_CMDZQ_CTRL 		APB_REG_ADDR(MMC_CMDZQ_CTRL) 	///../ucode/pctl.h
+#define STB_VERSION 0x1600 	///../ucode/c_stb_define.h
+#define P_STB_VERSION 		CBUS_REG_ADDR(STB_VERSION) 	///../ucode/c_stb_define.h
+#define STB_VERSION_2 0x1650 	///../ucode/c_stb_define.h
+#define P_STB_VERSION_2 		CBUS_REG_ADDR(STB_VERSION_2) 	///../ucode/c_stb_define.h
+#define STB_VERSION_3 0x16a0 	///../ucode/c_stb_define.h
+#define P_STB_VERSION_3 		CBUS_REG_ADDR(STB_VERSION_3) 	///../ucode/c_stb_define.h
+#define STB_TEST_REG 0x1601 	///../ucode/c_stb_define.h
+#define P_STB_TEST_REG 		CBUS_REG_ADDR(STB_TEST_REG) 	///../ucode/c_stb_define.h
+#define STB_TEST_REG_2 0x1651 	///../ucode/c_stb_define.h
+#define P_STB_TEST_REG_2 		CBUS_REG_ADDR(STB_TEST_REG_2) 	///../ucode/c_stb_define.h
+#define STB_TEST_REG_3 0x16a1 	///../ucode/c_stb_define.h
+#define P_STB_TEST_REG_3 		CBUS_REG_ADDR(STB_TEST_REG_3) 	///../ucode/c_stb_define.h
+#define FEC_INPUT_CONTROL 0x1602 	///../ucode/c_stb_define.h
+#define P_FEC_INPUT_CONTROL 		CBUS_REG_ADDR(FEC_INPUT_CONTROL) 	///../ucode/c_stb_define.h
+#define FEC_INPUT_CONTROL_2 0x1652 	///../ucode/c_stb_define.h
+#define P_FEC_INPUT_CONTROL_2 		CBUS_REG_ADDR(FEC_INPUT_CONTROL_2) 	///../ucode/c_stb_define.h
+#define FEC_INPUT_CONTROL_3 0x16a2 	///../ucode/c_stb_define.h
+#define P_FEC_INPUT_CONTROL_3 		CBUS_REG_ADDR(FEC_INPUT_CONTROL_3) 	///../ucode/c_stb_define.h
+#define FEC_INPUT_DATA 0x1603 	///../ucode/c_stb_define.h
+#define P_FEC_INPUT_DATA 		CBUS_REG_ADDR(FEC_INPUT_DATA) 	///../ucode/c_stb_define.h
+#define FEC_INPUT_DATA_2 0x1653 	///../ucode/c_stb_define.h
+#define P_FEC_INPUT_DATA_2 		CBUS_REG_ADDR(FEC_INPUT_DATA_2) 	///../ucode/c_stb_define.h
+#define FEC_INPUT_DATA_3 0x16a3 	///../ucode/c_stb_define.h
+#define P_FEC_INPUT_DATA_3 		CBUS_REG_ADDR(FEC_INPUT_DATA_3) 	///../ucode/c_stb_define.h
+#define DEMUX_CONTROL 0x1604 	///../ucode/c_stb_define.h
+#define P_DEMUX_CONTROL 		CBUS_REG_ADDR(DEMUX_CONTROL) 	///../ucode/c_stb_define.h
+#define DEMUX_CONTROL_2 0x1654 	///../ucode/c_stb_define.h
+#define P_DEMUX_CONTROL_2 		CBUS_REG_ADDR(DEMUX_CONTROL_2) 	///../ucode/c_stb_define.h
+#define DEMUX_CONTROL_3 0x16a4 	///../ucode/c_stb_define.h
+#define P_DEMUX_CONTROL_3 		CBUS_REG_ADDR(DEMUX_CONTROL_3) 	///../ucode/c_stb_define.h
+#define FEC_SYNC_BYTE 0x1605 	///../ucode/c_stb_define.h
+#define P_FEC_SYNC_BYTE 		CBUS_REG_ADDR(FEC_SYNC_BYTE) 	///../ucode/c_stb_define.h
+#define FEC_SYNC_BYTE_2 0x1655 	///../ucode/c_stb_define.h
+#define P_FEC_SYNC_BYTE_2 		CBUS_REG_ADDR(FEC_SYNC_BYTE_2) 	///../ucode/c_stb_define.h
+#define FEC_SYNC_BYTE_3 0x16a5 	///../ucode/c_stb_define.h
+#define P_FEC_SYNC_BYTE_3 		CBUS_REG_ADDR(FEC_SYNC_BYTE_3) 	///../ucode/c_stb_define.h
+#define FM_WR_DATA 0x1606 	///../ucode/c_stb_define.h
+#define P_FM_WR_DATA 		CBUS_REG_ADDR(FM_WR_DATA) 	///../ucode/c_stb_define.h
+#define FM_WR_DATA_2 0x1656 	///../ucode/c_stb_define.h
+#define P_FM_WR_DATA_2 		CBUS_REG_ADDR(FM_WR_DATA_2) 	///../ucode/c_stb_define.h
+#define FM_WR_DATA_3 0x16a6 	///../ucode/c_stb_define.h
+#define P_FM_WR_DATA_3 		CBUS_REG_ADDR(FM_WR_DATA_3) 	///../ucode/c_stb_define.h
+#define FM_WR_ADDR 0x1607 	///../ucode/c_stb_define.h
+#define P_FM_WR_ADDR 		CBUS_REG_ADDR(FM_WR_ADDR) 	///../ucode/c_stb_define.h
+#define FM_WR_ADDR_2 0x1657 	///../ucode/c_stb_define.h
+#define P_FM_WR_ADDR_2 		CBUS_REG_ADDR(FM_WR_ADDR_2) 	///../ucode/c_stb_define.h
+#define FM_WR_ADDR_3 0x16a7 	///../ucode/c_stb_define.h
+#define P_FM_WR_ADDR_3 		CBUS_REG_ADDR(FM_WR_ADDR_3) 	///../ucode/c_stb_define.h
+#define MAX_FM_COMP_ADDR 0x1608 	///../ucode/c_stb_define.h
+#define P_MAX_FM_COMP_ADDR 		CBUS_REG_ADDR(MAX_FM_COMP_ADDR) 	///../ucode/c_stb_define.h
+#define MAX_FM_COMP_ADDR_2 0x1658 	///../ucode/c_stb_define.h
+#define P_MAX_FM_COMP_ADDR_2 		CBUS_REG_ADDR(MAX_FM_COMP_ADDR_2) 	///../ucode/c_stb_define.h
+#define MAX_FM_COMP_ADDR_3 0x16a8 	///../ucode/c_stb_define.h
+#define P_MAX_FM_COMP_ADDR_3 		CBUS_REG_ADDR(MAX_FM_COMP_ADDR_3) 	///../ucode/c_stb_define.h
+#define TS_HEAD_0 0x1609 	///../ucode/c_stb_define.h
+#define P_TS_HEAD_0 		CBUS_REG_ADDR(TS_HEAD_0) 	///../ucode/c_stb_define.h
+#define TS_HEAD_0_2 0x1659 	///../ucode/c_stb_define.h
+#define P_TS_HEAD_0_2 		CBUS_REG_ADDR(TS_HEAD_0_2) 	///../ucode/c_stb_define.h
+#define TS_HEAD_0_3 0x16a9 	///../ucode/c_stb_define.h
+#define P_TS_HEAD_0_3 		CBUS_REG_ADDR(TS_HEAD_0_3) 	///../ucode/c_stb_define.h
+#define TS_HEAD_1 0x160a 	///../ucode/c_stb_define.h
+#define P_TS_HEAD_1 		CBUS_REG_ADDR(TS_HEAD_1) 	///../ucode/c_stb_define.h
+#define TS_HEAD_1_2 0x165a 	///../ucode/c_stb_define.h
+#define P_TS_HEAD_1_2 		CBUS_REG_ADDR(TS_HEAD_1_2) 	///../ucode/c_stb_define.h
+#define TS_HEAD_1_3 0x16aa 	///../ucode/c_stb_define.h
+#define P_TS_HEAD_1_3 		CBUS_REG_ADDR(TS_HEAD_1_3) 	///../ucode/c_stb_define.h
+#define OM_CMD_STATUS 0x160b 	///../ucode/c_stb_define.h
+#define P_OM_CMD_STATUS 		CBUS_REG_ADDR(OM_CMD_STATUS) 	///../ucode/c_stb_define.h
+#define OM_CMD_STATUS_2 0x165b 	///../ucode/c_stb_define.h
+#define P_OM_CMD_STATUS_2 		CBUS_REG_ADDR(OM_CMD_STATUS_2) 	///../ucode/c_stb_define.h
+#define OM_CMD_STATUS_3 0x16ab 	///../ucode/c_stb_define.h
+#define P_OM_CMD_STATUS_3 		CBUS_REG_ADDR(OM_CMD_STATUS_3) 	///../ucode/c_stb_define.h
+#define OM_CMD_DATA 0x160c 	///../ucode/c_stb_define.h
+#define P_OM_CMD_DATA 		CBUS_REG_ADDR(OM_CMD_DATA) 	///../ucode/c_stb_define.h
+#define OM_CMD_DATA_2 0x165c 	///../ucode/c_stb_define.h
+#define P_OM_CMD_DATA_2 		CBUS_REG_ADDR(OM_CMD_DATA_2) 	///../ucode/c_stb_define.h
+#define OM_CMD_DATA_3 0x16ac 	///../ucode/c_stb_define.h
+#define P_OM_CMD_DATA_3 		CBUS_REG_ADDR(OM_CMD_DATA_3) 	///../ucode/c_stb_define.h
+#define OM_CMD_DATA2 0x160d 	///../ucode/c_stb_define.h
+#define P_OM_CMD_DATA2 		CBUS_REG_ADDR(OM_CMD_DATA2) 	///../ucode/c_stb_define.h
+#define OM_CMD_DATA2_2 0x165d 	///../ucode/c_stb_define.h
+#define P_OM_CMD_DATA2_2 		CBUS_REG_ADDR(OM_CMD_DATA2_2) 	///../ucode/c_stb_define.h
+#define OM_CMD_DATA2_3 0x16ad 	///../ucode/c_stb_define.h
+#define P_OM_CMD_DATA2_3 		CBUS_REG_ADDR(OM_CMD_DATA2_3) 	///../ucode/c_stb_define.h
+#define SEC_BUFF_01_START 0x160e 	///../ucode/c_stb_define.h
+#define P_SEC_BUFF_01_START 		CBUS_REG_ADDR(SEC_BUFF_01_START) 	///../ucode/c_stb_define.h
+#define SEC_BUFF_01_START_2 0x165e 	///../ucode/c_stb_define.h
+#define P_SEC_BUFF_01_START_2 		CBUS_REG_ADDR(SEC_BUFF_01_START_2) 	///../ucode/c_stb_define.h
+#define SEC_BUFF_01_START_3 0x16ae 	///../ucode/c_stb_define.h
+#define P_SEC_BUFF_01_START_3 		CBUS_REG_ADDR(SEC_BUFF_01_START_3) 	///../ucode/c_stb_define.h
+#define SEC_BUFF_23_START 0x160f 	///../ucode/c_stb_define.h
+#define P_SEC_BUFF_23_START 		CBUS_REG_ADDR(SEC_BUFF_23_START) 	///../ucode/c_stb_define.h
+#define SEC_BUFF_23_START_2 0x165f 	///../ucode/c_stb_define.h
+#define P_SEC_BUFF_23_START_2 		CBUS_REG_ADDR(SEC_BUFF_23_START_2) 	///../ucode/c_stb_define.h
+#define SEC_BUFF_23_START_3 0x16af 	///../ucode/c_stb_define.h
+#define P_SEC_BUFF_23_START_3 		CBUS_REG_ADDR(SEC_BUFF_23_START_3) 	///../ucode/c_stb_define.h
+#define SEC_BUFF_SIZE 0x1610 	///../ucode/c_stb_define.h
+#define P_SEC_BUFF_SIZE 		CBUS_REG_ADDR(SEC_BUFF_SIZE) 	///../ucode/c_stb_define.h
+#define SEC_BUFF_SIZE_2 0x1660 	///../ucode/c_stb_define.h
+#define P_SEC_BUFF_SIZE_2 		CBUS_REG_ADDR(SEC_BUFF_SIZE_2) 	///../ucode/c_stb_define.h
+#define SEC_BUFF_SIZE_3 0x16b0 	///../ucode/c_stb_define.h
+#define P_SEC_BUFF_SIZE_3 		CBUS_REG_ADDR(SEC_BUFF_SIZE_3) 	///../ucode/c_stb_define.h
+#define SEC_BUFF_BUSY 0x1611 	///../ucode/c_stb_define.h
+#define P_SEC_BUFF_BUSY 		CBUS_REG_ADDR(SEC_BUFF_BUSY) 	///../ucode/c_stb_define.h
+#define SEC_BUFF_BUSY_2 0x1661 	///../ucode/c_stb_define.h
+#define P_SEC_BUFF_BUSY_2 		CBUS_REG_ADDR(SEC_BUFF_BUSY_2) 	///../ucode/c_stb_define.h
+#define SEC_BUFF_BUSY_3 0x16b1 	///../ucode/c_stb_define.h
+#define P_SEC_BUFF_BUSY_3 		CBUS_REG_ADDR(SEC_BUFF_BUSY_3) 	///../ucode/c_stb_define.h
+#define SEC_BUFF_READY 0x1612 	///../ucode/c_stb_define.h
+#define P_SEC_BUFF_READY 		CBUS_REG_ADDR(SEC_BUFF_READY) 	///../ucode/c_stb_define.h
+#define SEC_BUFF_READY_2 0x1662 	///../ucode/c_stb_define.h
+#define P_SEC_BUFF_READY_2 		CBUS_REG_ADDR(SEC_BUFF_READY_2) 	///../ucode/c_stb_define.h
+#define SEC_BUFF_READY_3 0x16b2 	///../ucode/c_stb_define.h
+#define P_SEC_BUFF_READY_3 		CBUS_REG_ADDR(SEC_BUFF_READY_3) 	///../ucode/c_stb_define.h
+#define SEC_BUFF_NUMBER 0x1613 	///../ucode/c_stb_define.h
+#define P_SEC_BUFF_NUMBER 		CBUS_REG_ADDR(SEC_BUFF_NUMBER) 	///../ucode/c_stb_define.h
+#define SEC_BUFF_NUMBER_2 0x1663 	///../ucode/c_stb_define.h
+#define P_SEC_BUFF_NUMBER_2 		CBUS_REG_ADDR(SEC_BUFF_NUMBER_2) 	///../ucode/c_stb_define.h
+#define SEC_BUFF_NUMBER_3 0x16b3 	///../ucode/c_stb_define.h
+#define P_SEC_BUFF_NUMBER_3 		CBUS_REG_ADDR(SEC_BUFF_NUMBER_3) 	///../ucode/c_stb_define.h
+#define ASSIGN_PID_NUMBER 0x1614 	///../ucode/c_stb_define.h
+#define P_ASSIGN_PID_NUMBER 		CBUS_REG_ADDR(ASSIGN_PID_NUMBER) 	///../ucode/c_stb_define.h
+#define ASSIGN_PID_NUMBER_2 0x1664 	///../ucode/c_stb_define.h
+#define P_ASSIGN_PID_NUMBER_2 		CBUS_REG_ADDR(ASSIGN_PID_NUMBER_2) 	///../ucode/c_stb_define.h
+#define ASSIGN_PID_NUMBER_3 0x16b4 	///../ucode/c_stb_define.h
+#define P_ASSIGN_PID_NUMBER_3 		CBUS_REG_ADDR(ASSIGN_PID_NUMBER_3) 	///../ucode/c_stb_define.h
+#define VIDEO_STREAM_ID 0x1615 	///../ucode/c_stb_define.h
+#define P_VIDEO_STREAM_ID 		CBUS_REG_ADDR(VIDEO_STREAM_ID) 	///../ucode/c_stb_define.h
+#define VIDEO_STREAM_ID_2 0x1665 	///../ucode/c_stb_define.h
+#define P_VIDEO_STREAM_ID_2 		CBUS_REG_ADDR(VIDEO_STREAM_ID_2) 	///../ucode/c_stb_define.h
+#define VIDEO_STREAM_ID_3 0x16b5 	///../ucode/c_stb_define.h
+#define P_VIDEO_STREAM_ID_3 		CBUS_REG_ADDR(VIDEO_STREAM_ID_3) 	///../ucode/c_stb_define.h
+#define AUDIO_STREAM_ID 0x1616 	///../ucode/c_stb_define.h
+#define P_AUDIO_STREAM_ID 		CBUS_REG_ADDR(AUDIO_STREAM_ID) 	///../ucode/c_stb_define.h
+#define AUDIO_STREAM_ID_2 0x1666 	///../ucode/c_stb_define.h
+#define P_AUDIO_STREAM_ID_2 		CBUS_REG_ADDR(AUDIO_STREAM_ID_2) 	///../ucode/c_stb_define.h
+#define AUDIO_STREAM_ID_3 0x16b6 	///../ucode/c_stb_define.h
+#define P_AUDIO_STREAM_ID_3 		CBUS_REG_ADDR(AUDIO_STREAM_ID_3) 	///../ucode/c_stb_define.h
+#define SUB_STREAM_ID 0x1617 	///../ucode/c_stb_define.h
+#define P_SUB_STREAM_ID 		CBUS_REG_ADDR(SUB_STREAM_ID) 	///../ucode/c_stb_define.h
+#define SUB_STREAM_ID_2 0x1667 	///../ucode/c_stb_define.h
+#define P_SUB_STREAM_ID_2 		CBUS_REG_ADDR(SUB_STREAM_ID_2) 	///../ucode/c_stb_define.h
+#define SUB_STREAM_ID_3 0x16b7 	///../ucode/c_stb_define.h
+#define P_SUB_STREAM_ID_3 		CBUS_REG_ADDR(SUB_STREAM_ID_3) 	///../ucode/c_stb_define.h
+#define OTHER_STREAM_ID 0x1618 	///../ucode/c_stb_define.h
+#define P_OTHER_STREAM_ID 		CBUS_REG_ADDR(OTHER_STREAM_ID) 	///../ucode/c_stb_define.h
+#define OTHER_STREAM_ID_2 0x1668 	///../ucode/c_stb_define.h
+#define P_OTHER_STREAM_ID_2 		CBUS_REG_ADDR(OTHER_STREAM_ID_2) 	///../ucode/c_stb_define.h
+#define OTHER_STREAM_ID_3 0x16b8 	///../ucode/c_stb_define.h
+#define P_OTHER_STREAM_ID_3 		CBUS_REG_ADDR(OTHER_STREAM_ID_3) 	///../ucode/c_stb_define.h
+#define PCR90K_CTL 0x1619 	///../ucode/c_stb_define.h
+#define P_PCR90K_CTL 		CBUS_REG_ADDR(PCR90K_CTL) 	///../ucode/c_stb_define.h
+#define PCR90K_CTL_2 0x1669 	///../ucode/c_stb_define.h
+#define P_PCR90K_CTL_2 		CBUS_REG_ADDR(PCR90K_CTL_2) 	///../ucode/c_stb_define.h
+#define PCR90K_CTL_3 0x16b9 	///../ucode/c_stb_define.h
+#define P_PCR90K_CTL_3 		CBUS_REG_ADDR(PCR90K_CTL_3) 	///../ucode/c_stb_define.h
+#define PCR_DEMUX 0x161a 	///../ucode/c_stb_define.h
+#define P_PCR_DEMUX 		CBUS_REG_ADDR(PCR_DEMUX) 	///../ucode/c_stb_define.h
+#define PCR_DEMUX_2 0x166a 	///../ucode/c_stb_define.h
+#define P_PCR_DEMUX_2 		CBUS_REG_ADDR(PCR_DEMUX_2) 	///../ucode/c_stb_define.h
+#define PCR_DEMUX_3 0x16ba 	///../ucode/c_stb_define.h
+#define P_PCR_DEMUX_3 		CBUS_REG_ADDR(PCR_DEMUX_3) 	///../ucode/c_stb_define.h
+#define VIDEO_PTS_DEMUX 0x161b 	///../ucode/c_stb_define.h
+#define P_VIDEO_PTS_DEMUX 		CBUS_REG_ADDR(VIDEO_PTS_DEMUX) 	///../ucode/c_stb_define.h
+#define VIDEO_PTS_DEMUX_2 0x166b 	///../ucode/c_stb_define.h
+#define P_VIDEO_PTS_DEMUX_2 		CBUS_REG_ADDR(VIDEO_PTS_DEMUX_2) 	///../ucode/c_stb_define.h
+#define VIDEO_PTS_DEMUX_3 0x16bb 	///../ucode/c_stb_define.h
+#define P_VIDEO_PTS_DEMUX_3 		CBUS_REG_ADDR(VIDEO_PTS_DEMUX_3) 	///../ucode/c_stb_define.h
+#define VIDEO_DTS_DEMUX 0x161c 	///../ucode/c_stb_define.h
+#define P_VIDEO_DTS_DEMUX 		CBUS_REG_ADDR(VIDEO_DTS_DEMUX) 	///../ucode/c_stb_define.h
+#define VIDEO_DTS_DEMUX_2 0x166c 	///../ucode/c_stb_define.h
+#define P_VIDEO_DTS_DEMUX_2 		CBUS_REG_ADDR(VIDEO_DTS_DEMUX_2) 	///../ucode/c_stb_define.h
+#define VIDEO_DTS_DEMUX_3 0x16bc 	///../ucode/c_stb_define.h
+#define P_VIDEO_DTS_DEMUX_3 		CBUS_REG_ADDR(VIDEO_DTS_DEMUX_3) 	///../ucode/c_stb_define.h
+#define AUDIO_PTS_DEMUX 0x161d 	///../ucode/c_stb_define.h
+#define P_AUDIO_PTS_DEMUX 		CBUS_REG_ADDR(AUDIO_PTS_DEMUX) 	///../ucode/c_stb_define.h
+#define AUDIO_PTS_DEMUX_2 0x166d 	///../ucode/c_stb_define.h
+#define P_AUDIO_PTS_DEMUX_2 		CBUS_REG_ADDR(AUDIO_PTS_DEMUX_2) 	///../ucode/c_stb_define.h
+#define AUDIO_PTS_DEMUX_3 0x16bd 	///../ucode/c_stb_define.h
+#define P_AUDIO_PTS_DEMUX_3 		CBUS_REG_ADDR(AUDIO_PTS_DEMUX_3) 	///../ucode/c_stb_define.h
+#define SUB_PTS_DEMUX 0x161e 	///../ucode/c_stb_define.h
+#define P_SUB_PTS_DEMUX 		CBUS_REG_ADDR(SUB_PTS_DEMUX) 	///../ucode/c_stb_define.h
+#define SUB_PTS_DEMUX_2 0x166e 	///../ucode/c_stb_define.h
+#define P_SUB_PTS_DEMUX_2 		CBUS_REG_ADDR(SUB_PTS_DEMUX_2) 	///../ucode/c_stb_define.h
+#define SUB_PTS_DEMUX_3 0x16be 	///../ucode/c_stb_define.h
+#define P_SUB_PTS_DEMUX_3 		CBUS_REG_ADDR(SUB_PTS_DEMUX_3) 	///../ucode/c_stb_define.h
+#define STB_PTS_DTS_STATUS 0x161f 	///../ucode/c_stb_define.h
+#define P_STB_PTS_DTS_STATUS 		CBUS_REG_ADDR(STB_PTS_DTS_STATUS) 	///../ucode/c_stb_define.h
+#define STB_PTS_DTS_STATUS_2 0x166f 	///../ucode/c_stb_define.h
+#define P_STB_PTS_DTS_STATUS_2 		CBUS_REG_ADDR(STB_PTS_DTS_STATUS_2) 	///../ucode/c_stb_define.h
+#define STB_PTS_DTS_STATUS_3 0x16bf 	///../ucode/c_stb_define.h
+#define P_STB_PTS_DTS_STATUS_3 		CBUS_REG_ADDR(STB_PTS_DTS_STATUS_3) 	///../ucode/c_stb_define.h
+#define STB_DEBUG_INDEX 0x1620 	///../ucode/c_stb_define.h
+#define P_STB_DEBUG_INDEX 		CBUS_REG_ADDR(STB_DEBUG_INDEX) 	///../ucode/c_stb_define.h
+#define STB_DEBUG_INDEX_2 0x1670 	///../ucode/c_stb_define.h
+#define P_STB_DEBUG_INDEX_2 		CBUS_REG_ADDR(STB_DEBUG_INDEX_2) 	///../ucode/c_stb_define.h
+#define STB_DEBUG_INDEX_3 0x16c0 	///../ucode/c_stb_define.h
+#define P_STB_DEBUG_INDEX_3 		CBUS_REG_ADDR(STB_DEBUG_INDEX_3) 	///../ucode/c_stb_define.h
+#define STB_DEBUG_DATAUT_O 0x1621 	///../ucode/c_stb_define.h
+#define P_STB_DEBUG_DATAUT_O 		CBUS_REG_ADDR(STB_DEBUG_DATAUT_O) 	///../ucode/c_stb_define.h
+#define STB_DEBUG_DATAUT_O_2 0x1671 	///../ucode/c_stb_define.h
+#define P_STB_DEBUG_DATAUT_O_2 		CBUS_REG_ADDR(STB_DEBUG_DATAUT_O_2) 	///../ucode/c_stb_define.h
+#define STB_DEBUG_DATAUT_O_3 0x16c1 	///../ucode/c_stb_define.h
+#define P_STB_DEBUG_DATAUT_O_3 		CBUS_REG_ADDR(STB_DEBUG_DATAUT_O_3) 	///../ucode/c_stb_define.h
+#define STBM_CTL_O 0x1622 	///../ucode/c_stb_define.h
+#define P_STBM_CTL_O 		CBUS_REG_ADDR(STBM_CTL_O) 	///../ucode/c_stb_define.h
+#define STBM_CTL_O_2 0x1672 	///../ucode/c_stb_define.h
+#define P_STBM_CTL_O_2 		CBUS_REG_ADDR(STBM_CTL_O_2) 	///../ucode/c_stb_define.h
+#define STBM_CTL_O_3 0x16c2 	///../ucode/c_stb_define.h
+#define P_STBM_CTL_O_3 		CBUS_REG_ADDR(STBM_CTL_O_3) 	///../ucode/c_stb_define.h
+#define STB_INT_STATUS 0x1623 	///../ucode/c_stb_define.h
+#define P_STB_INT_STATUS 		CBUS_REG_ADDR(STB_INT_STATUS) 	///../ucode/c_stb_define.h
+#define STB_INT_STATUS_2 0x1673 	///../ucode/c_stb_define.h
+#define P_STB_INT_STATUS_2 		CBUS_REG_ADDR(STB_INT_STATUS_2) 	///../ucode/c_stb_define.h
+#define STB_INT_STATUS_3 0x16c3 	///../ucode/c_stb_define.h
+#define P_STB_INT_STATUS_3 		CBUS_REG_ADDR(STB_INT_STATUS_3) 	///../ucode/c_stb_define.h
+#define DEMUX_ENDIAN 0x1624 	///../ucode/c_stb_define.h
+#define P_DEMUX_ENDIAN 		CBUS_REG_ADDR(DEMUX_ENDIAN) 	///../ucode/c_stb_define.h
+#define DEMUX_ENDIAN_2 0x1674 	///../ucode/c_stb_define.h
+#define P_DEMUX_ENDIAN_2 		CBUS_REG_ADDR(DEMUX_ENDIAN_2) 	///../ucode/c_stb_define.h
+#define DEMUX_ENDIAN_3 0x16c4 	///../ucode/c_stb_define.h
+#define P_DEMUX_ENDIAN_3 		CBUS_REG_ADDR(DEMUX_ENDIAN_3) 	///../ucode/c_stb_define.h
+#define TS_HIU_CTL 0x1625 	///../ucode/c_stb_define.h
+#define P_TS_HIU_CTL 		CBUS_REG_ADDR(TS_HIU_CTL) 	///../ucode/c_stb_define.h
+#define TS_HIU_CTL_2 0x1675 	///../ucode/c_stb_define.h
+#define P_TS_HIU_CTL_2 		CBUS_REG_ADDR(TS_HIU_CTL_2) 	///../ucode/c_stb_define.h
+#define TS_HIU_CTL_3 0x16c5 	///../ucode/c_stb_define.h
+#define P_TS_HIU_CTL_3 		CBUS_REG_ADDR(TS_HIU_CTL_3) 	///../ucode/c_stb_define.h
+#define SEC_BUFF_BASE 0x1626 	///../ucode/c_stb_define.h
+#define P_SEC_BUFF_BASE 		CBUS_REG_ADDR(SEC_BUFF_BASE) 	///../ucode/c_stb_define.h
+#define SEC_BUFF_BASE_2 0x1676 	///../ucode/c_stb_define.h
+#define P_SEC_BUFF_BASE_2 		CBUS_REG_ADDR(SEC_BUFF_BASE_2) 	///../ucode/c_stb_define.h
+#define SEC_BUFF_BASE_3 0x16c6 	///../ucode/c_stb_define.h
+#define P_SEC_BUFF_BASE_3 		CBUS_REG_ADDR(SEC_BUFF_BASE_3) 	///../ucode/c_stb_define.h
+#define DEMUX_MEM_REQ_EN 0x1627 	///../ucode/c_stb_define.h
+#define P_DEMUX_MEM_REQ_EN 		CBUS_REG_ADDR(DEMUX_MEM_REQ_EN) 	///../ucode/c_stb_define.h
+#define DEMUX_MEM_REQ_EN_2 0x1677 	///../ucode/c_stb_define.h
+#define P_DEMUX_MEM_REQ_EN_2 		CBUS_REG_ADDR(DEMUX_MEM_REQ_EN_2) 	///../ucode/c_stb_define.h
+#define DEMUX_MEM_REQ_EN_3 0x16c7 	///../ucode/c_stb_define.h
+#define P_DEMUX_MEM_REQ_EN_3 		CBUS_REG_ADDR(DEMUX_MEM_REQ_EN_3) 	///../ucode/c_stb_define.h
+#define VIDEO_PDTS_WR_PTR 0x1628 	///../ucode/c_stb_define.h
+#define P_VIDEO_PDTS_WR_PTR 		CBUS_REG_ADDR(VIDEO_PDTS_WR_PTR) 	///../ucode/c_stb_define.h
+#define VIDEO_PDTS_WR_PTR_2 0x1678 	///../ucode/c_stb_define.h
+#define P_VIDEO_PDTS_WR_PTR_2 		CBUS_REG_ADDR(VIDEO_PDTS_WR_PTR_2) 	///../ucode/c_stb_define.h
+#define VIDEO_PDTS_WR_PTR_3 0x16c8 	///../ucode/c_stb_define.h
+#define P_VIDEO_PDTS_WR_PTR_3 		CBUS_REG_ADDR(VIDEO_PDTS_WR_PTR_3) 	///../ucode/c_stb_define.h
+#define AUDIO_PDTS_WR_PTR 0x1629 	///../ucode/c_stb_define.h
+#define P_AUDIO_PDTS_WR_PTR 		CBUS_REG_ADDR(AUDIO_PDTS_WR_PTR) 	///../ucode/c_stb_define.h
+#define AUDIO_PDTS_WR_PTR_2 0x1679 	///../ucode/c_stb_define.h
+#define P_AUDIO_PDTS_WR_PTR_2 		CBUS_REG_ADDR(AUDIO_PDTS_WR_PTR_2) 	///../ucode/c_stb_define.h
+#define AUDIO_PDTS_WR_PTR_3 0x16c9 	///../ucode/c_stb_define.h
+#define P_AUDIO_PDTS_WR_PTR_3 		CBUS_REG_ADDR(AUDIO_PDTS_WR_PTR_3) 	///../ucode/c_stb_define.h
+#define SUB_WR_PTR 0x162a 	///../ucode/c_stb_define.h
+#define P_SUB_WR_PTR 		CBUS_REG_ADDR(SUB_WR_PTR) 	///../ucode/c_stb_define.h
+#define SUB_WR_PTR_2 0x167a 	///../ucode/c_stb_define.h
+#define P_SUB_WR_PTR_2 		CBUS_REG_ADDR(SUB_WR_PTR_2) 	///../ucode/c_stb_define.h
+#define SUB_WR_PTR_3 0x16ca 	///../ucode/c_stb_define.h
+#define P_SUB_WR_PTR_3 		CBUS_REG_ADDR(SUB_WR_PTR_3) 	///../ucode/c_stb_define.h
+#define SB_START 0x162b 	///../ucode/c_stb_define.h
+#define P_SB_START 		CBUS_REG_ADDR(SB_START) 	///../ucode/c_stb_define.h
+#define SB_START_2 0x167b 	///../ucode/c_stb_define.h
+#define P_SB_START_2 		CBUS_REG_ADDR(SB_START_2) 	///../ucode/c_stb_define.h
+#define SB_START_3 0x16cb 	///../ucode/c_stb_define.h
+#define P_SB_START_3 		CBUS_REG_ADDR(SB_START_3) 	///../ucode/c_stb_define.h
+#define SB_LAST_ADDR 0x162c 	///../ucode/c_stb_define.h
+#define P_SB_LAST_ADDR 		CBUS_REG_ADDR(SB_LAST_ADDR) 	///../ucode/c_stb_define.h
+#define SB_LAST_ADDR_2 0x167c 	///../ucode/c_stb_define.h
+#define P_SB_LAST_ADDR_2 		CBUS_REG_ADDR(SB_LAST_ADDR_2) 	///../ucode/c_stb_define.h
+#define SB_LAST_ADDR_3 0x16cc 	///../ucode/c_stb_define.h
+#define P_SB_LAST_ADDR_3 		CBUS_REG_ADDR(SB_LAST_ADDR_3) 	///../ucode/c_stb_define.h
+#define SB_PES_WR_PTR 0x162d 	///../ucode/c_stb_define.h
+#define P_SB_PES_WR_PTR 		CBUS_REG_ADDR(SB_PES_WR_PTR) 	///../ucode/c_stb_define.h
+#define SB_PES_WR_PTR_2 0x167d 	///../ucode/c_stb_define.h
+#define P_SB_PES_WR_PTR_2 		CBUS_REG_ADDR(SB_PES_WR_PTR_2) 	///../ucode/c_stb_define.h
+#define SB_PES_WR_PTR_3 0x16cd 	///../ucode/c_stb_define.h
+#define P_SB_PES_WR_PTR_3 		CBUS_REG_ADDR(SB_PES_WR_PTR_3) 	///../ucode/c_stb_define.h
+#define OTHER_WR_PTR 0x162e 	///../ucode/c_stb_define.h
+#define P_OTHER_WR_PTR 		CBUS_REG_ADDR(OTHER_WR_PTR) 	///../ucode/c_stb_define.h
+#define OTHER_WR_PTR_2 0x167e 	///../ucode/c_stb_define.h
+#define P_OTHER_WR_PTR_2 		CBUS_REG_ADDR(OTHER_WR_PTR_2) 	///../ucode/c_stb_define.h
+#define OTHER_WR_PTR_3 0x16ce 	///../ucode/c_stb_define.h
+#define P_OTHER_WR_PTR_3 		CBUS_REG_ADDR(OTHER_WR_PTR_3) 	///../ucode/c_stb_define.h
+#define OB_START 0x162f 	///../ucode/c_stb_define.h
+#define P_OB_START 		CBUS_REG_ADDR(OB_START) 	///../ucode/c_stb_define.h
+#define OB_START_2 0x167f 	///../ucode/c_stb_define.h
+#define P_OB_START_2 		CBUS_REG_ADDR(OB_START_2) 	///../ucode/c_stb_define.h
+#define OB_START_3 0x16cf 	///../ucode/c_stb_define.h
+#define P_OB_START_3 		CBUS_REG_ADDR(OB_START_3) 	///../ucode/c_stb_define.h
+#define OB_LAST_ADDR 0x1630 	///../ucode/c_stb_define.h
+#define P_OB_LAST_ADDR 		CBUS_REG_ADDR(OB_LAST_ADDR) 	///../ucode/c_stb_define.h
+#define OB_LAST_ADDR_2 0x1680 	///../ucode/c_stb_define.h
+#define P_OB_LAST_ADDR_2 		CBUS_REG_ADDR(OB_LAST_ADDR_2) 	///../ucode/c_stb_define.h
+#define OB_LAST_ADDR_3 0x16d0 	///../ucode/c_stb_define.h
+#define P_OB_LAST_ADDR_3 		CBUS_REG_ADDR(OB_LAST_ADDR_3) 	///../ucode/c_stb_define.h
+#define OB_PES_WR_PTR 0x1631 	///../ucode/c_stb_define.h
+#define P_OB_PES_WR_PTR 		CBUS_REG_ADDR(OB_PES_WR_PTR) 	///../ucode/c_stb_define.h
+#define OB_PES_WR_PTR_2 0x1681 	///../ucode/c_stb_define.h
+#define P_OB_PES_WR_PTR_2 		CBUS_REG_ADDR(OB_PES_WR_PTR_2) 	///../ucode/c_stb_define.h
+#define OB_PES_WR_PTR_3 0x16d1 	///../ucode/c_stb_define.h
+#define P_OB_PES_WR_PTR_3 		CBUS_REG_ADDR(OB_PES_WR_PTR_3) 	///../ucode/c_stb_define.h
+#define STB_INT_MASK 0x1632 	///../ucode/c_stb_define.h
+#define P_STB_INT_MASK 		CBUS_REG_ADDR(STB_INT_MASK) 	///../ucode/c_stb_define.h
+#define STB_INT_MASK_2 0x1682 	///../ucode/c_stb_define.h
+#define P_STB_INT_MASK_2 		CBUS_REG_ADDR(STB_INT_MASK_2) 	///../ucode/c_stb_define.h
+#define STB_INT_MASK_3 0x16d2 	///../ucode/c_stb_define.h
+#define P_STB_INT_MASK_3 		CBUS_REG_ADDR(STB_INT_MASK_3) 	///../ucode/c_stb_define.h
+#define VIDEO_SPLICING_CTL 0x1633 	///../ucode/c_stb_define.h
+#define P_VIDEO_SPLICING_CTL 		CBUS_REG_ADDR(VIDEO_SPLICING_CTL) 	///../ucode/c_stb_define.h
+#define VIDEO_SPLICING_CTL_2 0x1683 	///../ucode/c_stb_define.h
+#define P_VIDEO_SPLICING_CTL_2 		CBUS_REG_ADDR(VIDEO_SPLICING_CTL_2) 	///../ucode/c_stb_define.h
+#define VIDEO_SPLICING_CTL_3 0x16d3 	///../ucode/c_stb_define.h
+#define P_VIDEO_SPLICING_CTL_3 		CBUS_REG_ADDR(VIDEO_SPLICING_CTL_3) 	///../ucode/c_stb_define.h
+#define AUDIO_SPLICING_CTL 0x1634 	///../ucode/c_stb_define.h
+#define P_AUDIO_SPLICING_CTL 		CBUS_REG_ADDR(AUDIO_SPLICING_CTL) 	///../ucode/c_stb_define.h
+#define AUDIO_SPLICING_CTL_2 0x1684 	///../ucode/c_stb_define.h
+#define P_AUDIO_SPLICING_CTL_2 		CBUS_REG_ADDR(AUDIO_SPLICING_CTL_2) 	///../ucode/c_stb_define.h
+#define AUDIO_SPLICING_CTL_3 0x16d4 	///../ucode/c_stb_define.h
+#define P_AUDIO_SPLICING_CTL_3 		CBUS_REG_ADDR(AUDIO_SPLICING_CTL_3) 	///../ucode/c_stb_define.h
+#define TS_PACKAGE_BYTE_COUNT 0x1635 	///../ucode/c_stb_define.h
+#define P_TS_PACKAGE_BYTE_COUNT 		CBUS_REG_ADDR(TS_PACKAGE_BYTE_COUNT) 	///../ucode/c_stb_define.h
+#define TS_PACKAGE_BYTE_COUNT_2 0x1685 	///../ucode/c_stb_define.h
+#define P_TS_PACKAGE_BYTE_COUNT_2 		CBUS_REG_ADDR(TS_PACKAGE_BYTE_COUNT_2) 	///../ucode/c_stb_define.h
+#define TS_PACKAGE_BYTE_COUNT_3 0x16d5 	///../ucode/c_stb_define.h
+#define P_TS_PACKAGE_BYTE_COUNT_3 		CBUS_REG_ADDR(TS_PACKAGE_BYTE_COUNT_3) 	///../ucode/c_stb_define.h
+#define PES_STRONG_SYNC 0x1636 	///../ucode/c_stb_define.h
+#define P_PES_STRONG_SYNC 		CBUS_REG_ADDR(PES_STRONG_SYNC) 	///../ucode/c_stb_define.h
+#define PES_STRONG_SYNC_2 0x1686 	///../ucode/c_stb_define.h
+#define P_PES_STRONG_SYNC_2 		CBUS_REG_ADDR(PES_STRONG_SYNC_2) 	///../ucode/c_stb_define.h
+#define PES_STRONG_SYNC_3 0x16d6 	///../ucode/c_stb_define.h
+#define P_PES_STRONG_SYNC_3 		CBUS_REG_ADDR(PES_STRONG_SYNC_3) 	///../ucode/c_stb_define.h
+#define OM_DATA_RD_ADDR 0x1637 	///../ucode/c_stb_define.h
+#define P_OM_DATA_RD_ADDR 		CBUS_REG_ADDR(OM_DATA_RD_ADDR) 	///../ucode/c_stb_define.h
+#define OM_DATA_RD_ADDR_2 0x1687 	///../ucode/c_stb_define.h
+#define P_OM_DATA_RD_ADDR_2 		CBUS_REG_ADDR(OM_DATA_RD_ADDR_2) 	///../ucode/c_stb_define.h
+#define OM_DATA_RD_ADDR_3 0x16d7 	///../ucode/c_stb_define.h
+#define P_OM_DATA_RD_ADDR_3 		CBUS_REG_ADDR(OM_DATA_RD_ADDR_3) 	///../ucode/c_stb_define.h
+#define OM_DATA_RD 0x1638 	///../ucode/c_stb_define.h
+#define P_OM_DATA_RD 		CBUS_REG_ADDR(OM_DATA_RD) 	///../ucode/c_stb_define.h
+#define OM_DATA_RD_2 0x1688 	///../ucode/c_stb_define.h
+#define P_OM_DATA_RD_2 		CBUS_REG_ADDR(OM_DATA_RD_2) 	///../ucode/c_stb_define.h
+#define OM_DATA_RD_3 0x16d8 	///../ucode/c_stb_define.h
+#define P_OM_DATA_RD_3 		CBUS_REG_ADDR(OM_DATA_RD_3) 	///../ucode/c_stb_define.h
+#define SECTION_AUTO_STOP_3 0x1639 	///../ucode/c_stb_define.h
+#define P_SECTION_AUTO_STOP_3 		CBUS_REG_ADDR(SECTION_AUTO_STOP_3) 	///../ucode/c_stb_define.h
+#define SECTION_AUTO_STOP_3_2 0x1689 	///../ucode/c_stb_define.h
+#define P_SECTION_AUTO_STOP_3_2 		CBUS_REG_ADDR(SECTION_AUTO_STOP_3_2) 	///../ucode/c_stb_define.h
+#define SECTION_AUTO_STOP_3_3 0x16d9 	///../ucode/c_stb_define.h
+#define P_SECTION_AUTO_STOP_3_3 		CBUS_REG_ADDR(SECTION_AUTO_STOP_3_3) 	///../ucode/c_stb_define.h
+#define SECTION_AUTO_STOP_2 0x163a 	///../ucode/c_stb_define.h
+#define P_SECTION_AUTO_STOP_2 		CBUS_REG_ADDR(SECTION_AUTO_STOP_2) 	///../ucode/c_stb_define.h
+#define SECTION_AUTO_STOP_2_2 0x168a 	///../ucode/c_stb_define.h
+#define P_SECTION_AUTO_STOP_2_2 		CBUS_REG_ADDR(SECTION_AUTO_STOP_2_2) 	///../ucode/c_stb_define.h
+#define SECTION_AUTO_STOP_2_3 0x16da 	///../ucode/c_stb_define.h
+#define P_SECTION_AUTO_STOP_2_3 		CBUS_REG_ADDR(SECTION_AUTO_STOP_2_3) 	///../ucode/c_stb_define.h
+#define SECTION_AUTO_STOP_1 0x163b 	///../ucode/c_stb_define.h
+#define P_SECTION_AUTO_STOP_1 		CBUS_REG_ADDR(SECTION_AUTO_STOP_1) 	///../ucode/c_stb_define.h
+#define SECTION_AUTO_STOP_1_2 0x168b 	///../ucode/c_stb_define.h
+#define P_SECTION_AUTO_STOP_1_2 		CBUS_REG_ADDR(SECTION_AUTO_STOP_1_2) 	///../ucode/c_stb_define.h
+#define SECTION_AUTO_STOP_1_3 0x16db 	///../ucode/c_stb_define.h
+#define P_SECTION_AUTO_STOP_1_3 		CBUS_REG_ADDR(SECTION_AUTO_STOP_1_3) 	///../ucode/c_stb_define.h
+#define SECTION_AUTO_STOP_0 0x163c 	///../ucode/c_stb_define.h
+#define P_SECTION_AUTO_STOP_0 		CBUS_REG_ADDR(SECTION_AUTO_STOP_0) 	///../ucode/c_stb_define.h
+#define SECTION_AUTO_STOP_0_2 0x168c 	///../ucode/c_stb_define.h
+#define P_SECTION_AUTO_STOP_0_2 		CBUS_REG_ADDR(SECTION_AUTO_STOP_0_2) 	///../ucode/c_stb_define.h
+#define SECTION_AUTO_STOP_0_3 0x16dc 	///../ucode/c_stb_define.h
+#define P_SECTION_AUTO_STOP_0_3 		CBUS_REG_ADDR(SECTION_AUTO_STOP_0_3) 	///../ucode/c_stb_define.h
+#define DEMUX_CHANNEL_RESET 0x163d 	///../ucode/c_stb_define.h
+#define P_DEMUX_CHANNEL_RESET 		CBUS_REG_ADDR(DEMUX_CHANNEL_RESET) 	///../ucode/c_stb_define.h
+#define DEMUX_CHANNEL_RESET_2 0x168d 	///../ucode/c_stb_define.h
+#define P_DEMUX_CHANNEL_RESET_2 		CBUS_REG_ADDR(DEMUX_CHANNEL_RESET_2) 	///../ucode/c_stb_define.h
+#define DEMUX_CHANNEL_RESET_3 0x16dd 	///../ucode/c_stb_define.h
+#define P_DEMUX_CHANNEL_RESET_3 		CBUS_REG_ADDR(DEMUX_CHANNEL_RESET_3) 	///../ucode/c_stb_define.h
+#define DEMUX_SCRAMBLING_STATE 0x163e 	///../ucode/c_stb_define.h
+#define P_DEMUX_SCRAMBLING_STATE 		CBUS_REG_ADDR(DEMUX_SCRAMBLING_STATE) 	///../ucode/c_stb_define.h
+#define DEMUX_SCRAMBLING_STATE_2 0x168e 	///../ucode/c_stb_define.h
+#define P_DEMUX_SCRAMBLING_STATE_2 		CBUS_REG_ADDR(DEMUX_SCRAMBLING_STATE_2) 	///../ucode/c_stb_define.h
+#define DEMUX_SCRAMBLING_STATE_3 0x16de 	///../ucode/c_stb_define.h
+#define P_DEMUX_SCRAMBLING_STATE_3 		CBUS_REG_ADDR(DEMUX_SCRAMBLING_STATE_3) 	///../ucode/c_stb_define.h
+#define DEMUX_CHANNEL_ACTIVITY 0x163f 	///../ucode/c_stb_define.h
+#define P_DEMUX_CHANNEL_ACTIVITY 		CBUS_REG_ADDR(DEMUX_CHANNEL_ACTIVITY) 	///../ucode/c_stb_define.h
+#define DEMUX_CHANNEL_ACTIVITY_2 0x168f 	///../ucode/c_stb_define.h
+#define P_DEMUX_CHANNEL_ACTIVITY_2 		CBUS_REG_ADDR(DEMUX_CHANNEL_ACTIVITY_2) 	///../ucode/c_stb_define.h
+#define DEMUX_CHANNEL_ACTIVITY_3 0x16df 	///../ucode/c_stb_define.h
+#define P_DEMUX_CHANNEL_ACTIVITY_3 		CBUS_REG_ADDR(DEMUX_CHANNEL_ACTIVITY_3) 	///../ucode/c_stb_define.h
+#define DEMUX_STAMP_CTL 0x1640 	///../ucode/c_stb_define.h
+#define P_DEMUX_STAMP_CTL 		CBUS_REG_ADDR(DEMUX_STAMP_CTL) 	///../ucode/c_stb_define.h
+#define DEMUX_STAMP_CTL_2 0x1690 	///../ucode/c_stb_define.h
+#define P_DEMUX_STAMP_CTL_2 		CBUS_REG_ADDR(DEMUX_STAMP_CTL_2) 	///../ucode/c_stb_define.h
+#define DEMUX_STAMP_CTL_3 0x16e0 	///../ucode/c_stb_define.h
+#define P_DEMUX_STAMP_CTL_3 		CBUS_REG_ADDR(DEMUX_STAMP_CTL_3) 	///../ucode/c_stb_define.h
+#define DEMUX_VIDEO_STAMP_SYNC_0 0x1641 	///../ucode/c_stb_define.h
+#define P_DEMUX_VIDEO_STAMP_SYNC_0 		CBUS_REG_ADDR(DEMUX_VIDEO_STAMP_SYNC_0) 	///../ucode/c_stb_define.h
+#define DEMUX_VIDEO_STAMP_SYNC_0_2 0x1691 	///../ucode/c_stb_define.h
+#define P_DEMUX_VIDEO_STAMP_SYNC_0_2 		CBUS_REG_ADDR(DEMUX_VIDEO_STAMP_SYNC_0_2) 	///../ucode/c_stb_define.h
+#define DEMUX_VIDEO_STAMP_SYNC_0_3 0x16e1 	///../ucode/c_stb_define.h
+#define P_DEMUX_VIDEO_STAMP_SYNC_0_3 		CBUS_REG_ADDR(DEMUX_VIDEO_STAMP_SYNC_0_3) 	///../ucode/c_stb_define.h
+#define DEMUX_VIDEO_STAMP_SYNC_1 0x1642 	///../ucode/c_stb_define.h
+#define P_DEMUX_VIDEO_STAMP_SYNC_1 		CBUS_REG_ADDR(DEMUX_VIDEO_STAMP_SYNC_1) 	///../ucode/c_stb_define.h
+#define DEMUX_VIDEO_STAMP_SYNC_1_2 0x1692 	///../ucode/c_stb_define.h
+#define P_DEMUX_VIDEO_STAMP_SYNC_1_2 		CBUS_REG_ADDR(DEMUX_VIDEO_STAMP_SYNC_1_2) 	///../ucode/c_stb_define.h
+#define DEMUX_VIDEO_STAMP_SYNC_1_3 0x16e2 	///../ucode/c_stb_define.h
+#define P_DEMUX_VIDEO_STAMP_SYNC_1_3 		CBUS_REG_ADDR(DEMUX_VIDEO_STAMP_SYNC_1_3) 	///../ucode/c_stb_define.h
+#define DEMUX_AUDIO_STAMP_SYNC_0 0x1643 	///../ucode/c_stb_define.h
+#define P_DEMUX_AUDIO_STAMP_SYNC_0 		CBUS_REG_ADDR(DEMUX_AUDIO_STAMP_SYNC_0) 	///../ucode/c_stb_define.h
+#define DEMUX_AUDIO_STAMP_SYNC_0_2 0x1693 	///../ucode/c_stb_define.h
+#define P_DEMUX_AUDIO_STAMP_SYNC_0_2 		CBUS_REG_ADDR(DEMUX_AUDIO_STAMP_SYNC_0_2) 	///../ucode/c_stb_define.h
+#define DEMUX_AUDIO_STAMP_SYNC_0_3 0x16e3 	///../ucode/c_stb_define.h
+#define P_DEMUX_AUDIO_STAMP_SYNC_0_3 		CBUS_REG_ADDR(DEMUX_AUDIO_STAMP_SYNC_0_3) 	///../ucode/c_stb_define.h
+#define DEMUX_AUDIO_STAMP_SYNC_1 0x1644 	///../ucode/c_stb_define.h
+#define P_DEMUX_AUDIO_STAMP_SYNC_1 		CBUS_REG_ADDR(DEMUX_AUDIO_STAMP_SYNC_1) 	///../ucode/c_stb_define.h
+#define DEMUX_AUDIO_STAMP_SYNC_1_2 0x1694 	///../ucode/c_stb_define.h
+#define P_DEMUX_AUDIO_STAMP_SYNC_1_2 		CBUS_REG_ADDR(DEMUX_AUDIO_STAMP_SYNC_1_2) 	///../ucode/c_stb_define.h
+#define DEMUX_AUDIO_STAMP_SYNC_1_3 0x16e4 	///../ucode/c_stb_define.h
+#define P_DEMUX_AUDIO_STAMP_SYNC_1_3 		CBUS_REG_ADDR(DEMUX_AUDIO_STAMP_SYNC_1_3) 	///../ucode/c_stb_define.h
+#define DEMUX_SECTION_RESET 0x1645 	///../ucode/c_stb_define.h
+#define P_DEMUX_SECTION_RESET 		CBUS_REG_ADDR(DEMUX_SECTION_RESET) 	///../ucode/c_stb_define.h
+#define DEMUX_SECTION_RESET_2 0x1695 	///../ucode/c_stb_define.h
+#define P_DEMUX_SECTION_RESET_2 		CBUS_REG_ADDR(DEMUX_SECTION_RESET_2) 	///../ucode/c_stb_define.h
+#define DEMUX_SECTION_RESET_3 0x16e5 	///../ucode/c_stb_define.h
+#define P_DEMUX_SECTION_RESET_3 		CBUS_REG_ADDR(DEMUX_SECTION_RESET_3) 	///../ucode/c_stb_define.h
+#define EFUSE_CNTL0 0x0 	///../ucode/secure_apb.h
+#define P_EFUSE_CNTL0 		SECBUS_REG_ADDR(EFUSE_CNTL0) 	///../ucode/secure_apb.h
+#define EFUSE_CNTL1 0x1 	///../ucode/secure_apb.h
+#define P_EFUSE_CNTL1 		SECBUS_REG_ADDR(EFUSE_CNTL1) 	///../ucode/secure_apb.h
+#define EFUSE_CNTL2 0x2 	///../ucode/secure_apb.h
+#define P_EFUSE_CNTL2 		SECBUS_REG_ADDR(EFUSE_CNTL2) 	///../ucode/secure_apb.h
+#define EFUSE_CNTL3 0x3 	///../ucode/secure_apb.h
+#define P_EFUSE_CNTL3 		SECBUS_REG_ADDR(EFUSE_CNTL3) 	///../ucode/secure_apb.h
+#define EFUSE_CNTL4 0x4 	///../ucode/secure_apb.h
+#define P_EFUSE_CNTL4 		SECBUS_REG_ADDR(EFUSE_CNTL4) 	///../ucode/secure_apb.h
+#define AO_SECURE_REG0 0x00 	///../ucode/secure_apb.h
+#define P_AO_SECURE_REG0 		SECBUS2_REG_ADDR(AO_SECURE_REG0) 	///../ucode/secure_apb.h
+#define AO_SECURE_REG1 0x01 	///../ucode/secure_apb.h
+#define P_AO_SECURE_REG1 		SECBUS2_REG_ADDR(AO_SECURE_REG1) 	///../ucode/secure_apb.h
+#define AO_RTC_ADDR0 0xd0 	///../ucode/secure_apb.h
+#define P_AO_RTC_ADDR0 		SECBUS2_REG_ADDR(AO_RTC_ADDR0) 	///../ucode/secure_apb.h
+#define AO_RTC_ADDR1 0xd1 	///../ucode/secure_apb.h
+#define P_AO_RTC_ADDR1 		SECBUS2_REG_ADDR(AO_RTC_ADDR1) 	///../ucode/secure_apb.h
+#define AO_RTC_ADDR2 0xd2 	///../ucode/secure_apb.h
+#define P_AO_RTC_ADDR2 		SECBUS2_REG_ADDR(AO_RTC_ADDR2) 	///../ucode/secure_apb.h
+#define AO_RTC_ADDR3 0xd3 	///../ucode/secure_apb.h
+#define P_AO_RTC_ADDR3 		SECBUS2_REG_ADDR(AO_RTC_ADDR3) 	///../ucode/secure_apb.h
+#define AO_RTC_ADDR4 0xd4 	///../ucode/secure_apb.h
+#define P_AO_RTC_ADDR4 		SECBUS2_REG_ADDR(AO_RTC_ADDR4) 	///../ucode/secure_apb.h
+#define HDMI_ADDR_PORT 0xc8002000 	///../ucode/hdmi.h
+#define P_HDMI_ADDR_PORT 		APB_REG_ADDR(HDMI_ADDR_PORT) 	///../ucode/hdmi.h
+#define HDMI_DATA_PORT 0xc8002004 	///../ucode/hdmi.h
+#define P_HDMI_DATA_PORT 		APB_REG_ADDR(HDMI_DATA_PORT) 	///../ucode/hdmi.h
+#define HDMI_CTRL_PORT 0xc8002008 	///../ucode/hdmi.h
+#define P_HDMI_CTRL_PORT 		APB_REG_ADDR(HDMI_CTRL_PORT) 	///../ucode/hdmi.h
+#endif
diff --git a/arch/arm/mach-meson6/include/mach/regs.h b/arch/arm/mach-meson6/include/mach/regs.h
new file mode 100644
index 000000000000..bddc77efe5f7
--- /dev/null
+++ b/arch/arm/mach-meson6/include/mach/regs.h
@@ -0,0 +1,131 @@
+/*
+ *
+ *
+ *  Copyright (C) 2010 AMLOGIC, INC.
+ *
+ * License terms: GNU General Public License (GPL) version 2
+ * Basic register address definitions in physical memory and
+ * some block defintions for core devices like the timer.
+ * copy from linux kernel
+ */
+
+/*
+ * Temp solution file for M6 define
+*/
+#ifndef __MACH_MESSON_FIRM_REGS_H
+#define __MACH_MESSON_FIRM_REGS_H
+
+#define IO_CBUS_BASE2  0xc1100000
+
+#define NAND_CMD  ((0xc1108600-IO_CBUS_BASE2)>>2)
+#define NAND_CFG  ((0xc1108604-IO_CBUS_BASE2)>>2)
+#define NAND_DADR ((0xc1108608-IO_CBUS_BASE2)>>2)
+#define NAND_IADR ((0xc110860c-IO_CBUS_BASE2)>>2)
+#define NAND_BUF  ((0xc1108610-IO_CBUS_BASE2)>>2)
+#define NAND_INFO ((0xc1108614-IO_CBUS_BASE2)>>2)
+#define NAND_DC   ((0xc1108618-IO_CBUS_BASE2)>>2)
+#define NAND_ADR  ((0xc110861c-IO_CBUS_BASE2)>>2)
+#define NAND_DL   ((0xc1108620-IO_CBUS_BASE2)>>2)
+#define NAND_DH   ((0xc1108624-IO_CBUS_BASE2)>>2)
+#define NAND_CADR ((0xc1108628-IO_CBUS_BASE2)>>2)
+#define NAND_SADR ((0xc110862c-IO_CBUS_BASE2)>>2)
+
+#define P_NAND_CMD                                CBUS_REG_ADDR(NAND_CMD)
+#define P_NAND_CFG                                CBUS_REG_ADDR(NAND_CFG)
+#define P_NAND_DADR                               CBUS_REG_ADDR(NAND_DADR)
+#define P_NAND_IADR                               CBUS_REG_ADDR(NAND_IADR)
+#define P_NAND_BUF                                CBUS_REG_ADDR(NAND_BUF)
+#define P_NAND_INFO                               CBUS_REG_ADDR(NAND_INFO)
+#define P_NAND_DC                                 CBUS_REG_ADDR(NAND_DC)
+#define P_NAND_ADR                                CBUS_REG_ADDR(NAND_ADR)
+#define P_NAND_DL                                 CBUS_REG_ADDR(NAND_DL)
+#define P_NAND_DH                                 CBUS_REG_ADDR(NAND_DH)
+#define P_NAND_CADR                               CBUS_REG_ADDR(NAND_CADR)
+#define P_NAND_SADR                               CBUS_REG_ADDR(NAND_SADR)
+
+#define VPP_OSD2_PREBLEND           (1 << 17)
+#define VPP_OSD1_PREBLEND           (1 << 16)
+#define VPP_VD2_PREBLEND            (1 << 15)
+#define VPP_VD1_PREBLEND            (1 << 14)
+#define VPP_OSD2_POSTBLEND          (1 << 13)
+#define VPP_OSD1_POSTBLEND          (1 << 12)
+#define VPP_VD2_POSTBLEND           (1 << 11)
+#define VPP_VD1_POSTBLEND           (1 << 10)
+#define VPP_POSTBLEND_EN			(1 << 7)
+#define VPP_PRE_FG_OSD2             (1 << 5)
+#define VPP_PREBLEND_EN             (1 << 6)
+#define VPP_POST_FG_OSD2            (1 << 4)
+
+#define I2SIN_DIR       0    // I2S CLK and LRCLK direction. 0 : input 1 : output.
+#define I2SIN_CLK_SEL    1    // I2S clk selection : 0 : from pad input. 1 : from AIU.
+#define I2SIN_LRCLK_SEL 2
+#define I2SIN_POS_SYNC  3
+#define I2SIN_LRCLK_SKEW 4    // 6:4
+#define I2SIN_LRCLK_INVT 7
+#define I2SIN_SIZE       8    //9:8 : 0 16 bit. 1 : 18 bits 2 : 20 bits 3 : 24bits.
+#define I2SIN_CHAN_EN   10    //13:10. 
+#define I2SIN_EN        15
+
+#define AUDIN_FIFO0_EN       0
+#define AUDIN_FIFO0_LOAD     2    //write 1 to load address to AUDIN_FIFO0.
+         
+#define AUDIN_FIFO0_DIN_SEL  3
+            // 0     spdifIN
+            // 1     i2Sin
+            // 2     PCMIN
+            // 3     HDMI in
+            // 4     DEMODULATOR IN
+#define AUDIN_FIFO0_ENDIAN   8    //10:8   data endian control.
+#define AUDIN_FIFO0_CHAN     11    //14:11   channel number.  in M1 suppose there's only 1 channel and 2 channel.
+#define AUDIN_FIFO0_UG       15    // urgent request enable.
+
+
+/*BT656 MACRO */
+//#define BT_CTRL 0x2240 	///../ucode/register.h
+#define BT_SYSCLOCK_RESET    30      //Sync fifo soft  reset_n at system clock domain.     Level reset. 0 = reset. 1 : normal mode.
+#define BT_656CLOCK_RESET    29      //Sync fifo soft reset_n at bt656 clock domain.   Level reset.  0 = reset.  1 : normal mode.
+//    #define BT_VSYNC_SEL              25      //25:26 VDIN VS selection.   00 :  SOF.  01: EOF.   10: vbi start point.  11 : vbi end point.
+//    #define BT_HSYNC_SEL              23      //24:23 VDIN HS selection.  00 : EAV.  01: SAV.    10:  EOL.  11: SOL
+#define BT_CAMERA_MODE        22      // Camera_mode
+#define BT_CLOCK_ENABLE        7	// 1: enable bt656 clock. 0: disable bt656 clock.
+
+//#define BT_PORT_CTRL 0x2249 	///../ucode/register.h
+//    #define BT_VSYNC_MODE      23  //1: use  vsync  as the VBI start point. 0: use the regular vref.
+//    #define BT_HSYNC_MODE      22  //1: use hsync as the active video start point.  0. Use regular sav and eav. 
+#define BT_SOFT_RESET           31	// Soft reset
+//    #define BT_JPEG_START           30
+//    #define BT_JPEG_IGNORE_BYTES    18	//20:18
+//    #define BT_JPEG_IGNORE_LAST     17
+#define BT_UPDATE_ST_SEL        16
+#define BT_COLOR_REPEAT         15
+//    #define BT_VIDEO_MODE           13	// 14:13
+#define BT_AUTO_FMT             12
+#define BT_PROG_MODE            11
+//    #define BT_JPEG_MODE            10
+#define BT_XCLK27_EN_BIT        9	// 1 : xclk27 is input.     0 : xclk27 is output.
+#define BT_FID_EN_BIT           8	// 1 : enable use FID port.
+#define BT_CLK27_SEL_BIT        7	// 1 : external xclk27      0 : internal clk27.
+//    #define BT_CLK27_PHASE_BIT      6	// 1 : no inverted          0 : inverted.
+//    #define BT_ACE_MODE_BIT         5	// 1 : auto cover error by hardware.
+#define BT_SLICE_MODE_BIT       4	// 1 : no ancillay flag     0 : with ancillay flag.
+#define BT_FMT_MODE_BIT         3	// 1 : ntsc                 0 : pal.
+#define BT_REF_MODE_BIT         2	// 1 : from bit stream.     0 : from ports.
+#define BT_MODE_BIT             1	// 1 : BT656 model          0 : SAA7118 mode.
+#define BT_EN_BIT               0	// 1 : enable.
+#define BT_VSYNC_PHASE      0
+#define BT_HSYNC_PHASE      1
+//    #define BT_VSYNC_PULSE      2
+//    #define BT_HSYNC_PULSE      3
+//    #define BT_FID_PHASE        4
+#define BT_FID_HSVS         5
+#define BT_IDQ_EN           6
+#define BT_IDQ_PHASE        7
+#define BT_D8B              8
+//    #define BT_10BTO8B          9
+#define BT_FID_DELAY       10	//12:10
+#define BT_VSYNC_DELAY     13	//
+#define BT_HSYNC_DELAY     16
+
+
+
+#endif
diff --git a/arch/arm/mach-meson6/include/mach/sd.h b/arch/arm/mach-meson6/include/mach/sd.h
new file mode 100644
index 000000000000..946b2d9eb376
--- /dev/null
+++ b/arch/arm/mach-meson6/include/mach/sd.h
@@ -0,0 +1,964 @@
+/*
+ * SDHC definitions
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License version 2 as
+ * published by the Free Software Foundation.
+ */
+
+#ifndef __AML_SDHC_H__
+#define __AML_SDHC_H__
+
+#include <linux/types.h>
+#include <linux/device.h>
+#include <linux/mmc/host.h>
+#include <linux/earlysuspend.h>
+
+//LSB -> MSB, structrue for SD Card Status
+typedef struct _SD_Card_Status
+{
+	unsigned Reserved3: 2;
+	unsigned Reserved4: 1;
+	unsigned AKE_SEQ_ERROR: 1;                  //Error in the sequence of authentication process.
+	unsigned Reserved5: 1;
+	unsigned APP_CMD: 1;                        //The card will expect ACMD, or indication that the command has been interpreted as ACMD.
+	unsigned NotUsed: 2;
+	
+	unsigned READY_FOR_DATA: 1;                 //Corresponds to buffer empty signalling on the bus.
+	unsigned CURRENT_STATE: 4;                  //The state of the card when receiving the command. 
+	unsigned ERASE_RESET: 1;                    //An erase sequence was cleared beforem executing because an out of erase sequence command was received.
+	unsigned CARD_ECC_DISABLED: 1;              //The command has been executed without using the internal ECC.
+	unsigned WP_ERASE_SKIP: 1;                  //Only partial address space was erased due to existing write protected blocks.
+	
+	unsigned CID_CSD_OVERWRITE: 1;              //Can be either one of the following errors:
+	unsigned Reserved1: 1;
+	unsigned Reserved2: 1;
+	unsigned ERROR: 1;                          //A general or an unknown error occurred during the operation.
+	unsigned CC_ERROR: 1;                       //Internal card controller error
+	unsigned CARD_ECC_FAILED: 1;                //Card internal ECC was applied but failed to correct the data.
+	unsigned ILLEGAL_COMMAND: 1;                //Command not legal for the card state
+	unsigned COM_CRC_ERROR: 1;                  //The CRC check of the previous command failed.
+	
+  unsigned LOCK_UNLOCK_FAILED: 1;             //Set when a sequence or password error has been detected in lock/ unlock card command or if there was an attempt to access a locked card
+	unsigned CARD_IS_LOCKED: 1;                 //When set, signals that the card is locked by the host
+	unsigned WP_VIOLATION: 1;                   //Attempt to program a write-protected block.
+	unsigned ERASE_PARAM: 1;                    //An invalid selection of write-blocks for erase occurred.
+	unsigned ERASE_SEQ_ERROR: 1;                //An error in the sequence of erase commands occurred.
+	unsigned BLOCK_LEN_ERROR: 1;                //The transferred block length is not allowed for this card, or the number of transferred bytes does not match the block length.
+	unsigned ADDRESS_ERROR: 1;                  //A misaligned address that did not match the block length was used in the command.
+	unsigned OUT_OF_RANGE: 1;                   //The command??s argument was out of the allowed range for this card.
+	
+} SD_Card_Status_t;
+
+//structure for response
+typedef struct _SD_Response_R1
+{
+	SD_Card_Status_t card_status;           //card status
+} SD_Response_R1_t;
+
+typedef enum _SD_Error_Status_t { 
+	SD_NO_ERROR                 = 0,
+	SD_ERROR_OUT_OF_RANGE,                  //Bit 31
+	SD_ERROR_ADDRESS,                       //Bit 30 
+	SD_ERROR_BLOCK_LEN,                     //Bit 29
+	SD_ERROR_ERASE_SEQ,                     //Bit 28
+	SD_ERROR_ERASE_PARAM,                   //Bit 27
+	SD_ERROR_WP_VIOLATION,                  //Bit 26
+	SD_ERROR_CARD_IS_LOCKED,                //Bit 25
+	SD_ERROR_LOCK_UNLOCK_FAILED,            //Bit 24
+	SD_ERROR_COM_CRC,                       //Bit 23
+	SD_ERROR_ILLEGAL_COMMAND,               //Bit 22
+	SD_ERROR_CARD_ECC_FAILED,               //Bit 21
+	SD_ERROR_CC,                            //Bit 20
+	SD_ERROR_GENERAL,                       //Bit 19
+	SD_ERROR_Reserved1,                     //Bit 18
+	SD_ERROR_Reserved2,                     //Bit 17
+	SD_ERROR_CID_CSD_OVERWRITE,             //Bit 16
+	SD_ERROR_AKE_SEQ,                       //Bit 03
+	SD_ERROR_STATE_MISMATCH,
+	SD_ERROR_HEADER_MISMATCH,
+	SD_ERROR_DATA_CRC,
+	SD_ERROR_TIMEOUT,  
+	SD_ERROR_DRIVER_FAILURE,
+	SD_ERROR_WRITE_PROTECTED,
+	SD_ERROR_NO_MEMORY,
+	SD_ERROR_SWITCH_FUNCTION_COMUNICATION,
+	SD_ERROR_NO_FUNCTION_SWITCH,
+	SD_ERROR_NO_CARD_INS
+} SD_Error_Status_t;
+
+
+// 0 : SDHC_ARGU
+typedef struct SDXC_Arg_Reg {
+	unsigned long command;
+} SDXC_Arg_Reg_t;
+
+// 1 : SDHC_SEND
+typedef struct SDXC_Send_Reg {
+	unsigned command_index : 6;
+	unsigned command_has_resp : 1;
+	unsigned command_has_data : 1;
+	unsigned response_length : 1;
+	unsigned response_no_crc : 1;
+	unsigned data_direction : 1;
+	unsigned data_stop : 1;
+	unsigned total_pack : 20;
+} SDXC_Send_Reg_t;
+
+// 2 : SDHC_CTRL
+typedef struct SDXC_Ctrl_Reg {
+	unsigned dat_width : 2;	//dat_type
+	unsigned ddr_mode : 1;
+	unsigned reserved1 : 1;
+	unsigned pack_len : 9;		//0:512, 1:1, ..., 511:511
+	unsigned rx_timeout : 7;
+	unsigned rc_period : 4;
+	unsigned endian : 2;		
+	unsigned reserved2 : 6;		
+} SDXC_Ctrl_Reg_t;
+
+// 3 : SDHC_STAT
+typedef struct SDXC_Status_Reg {
+	unsigned busy : 1;
+	unsigned dat_3_0 : 4;
+	unsigned cmd_state : 1;
+	unsigned reserved1 : 1;	
+	unsigned reserved2 : 1;	
+	unsigned rx_count : 6;
+	unsigned tx_count : 6;
+	unsigned dat_7_4 : 4;
+	
+	unsigned reserved3 : 8;	
+} SDXC_Status_Reg_t;
+
+// 4 : SDHC_CLKC
+typedef struct SDXC_Clk_Reg {
+	unsigned clk_div : 16;
+	unsigned clk_in_sel : 3;
+	unsigned clk_en : 1;
+	unsigned rx_clk_phase_sel : 2;
+	unsigned rx_clk_feedback_en : 1;
+	unsigned clk_ctl_en : 1;	//???  write 0,  change, write 1
+	unsigned clk_jic_control : 1;	//???
+	unsigned reserved1 : 7;
+} SDXC_Clk_Reg_t;
+
+// 5 : SDHC_ADDR
+typedef struct SDXC_Addr_Reg {
+	unsigned long dma_addr;
+} SDXC_Addr_Reg_t;
+
+// 6 : SDHC_PDMA
+typedef struct SDXC_PDMA_Reg {
+	unsigned dma_mode : 1;		//0:PIO, 1:DMA
+	unsigned pio_rd_resp : 3;	//0:[39:8],  1:1st long,  2:2nd long, ...,  6 or 7:cmd arg
+	unsigned dma_urgent : 1;
+	unsigned wr_burst : 5;
+	unsigned rd_burst : 5;
+	unsigned rx_threshold : 6;
+	unsigned tx_threshold : 6;
+	unsigned rx_manual_flush : 1;	//???
+	unsigned reserved1 : 4;
+} SDXC_PDMA_Reg_t;
+
+// 7 : SDHC_MISC
+typedef struct SDXC_Misc_Reg {
+	unsigned cmd_line_delay : 2;	//for tuning
+	unsigned dat_line_delay : 2;	//for tuning
+	unsigned rx_full_threshold : 6;		//default : 30
+	unsigned tx_empty_threshold : 6;	//default : 0
+	unsigned burst_num : 6;
+	unsigned thread_id : 6;
+	unsigned manual_stop : 1;
+	unsigned reserved1 : 3;
+} SDXC_Misc_Reg_t;
+
+// 8 : SDHC_DATA
+typedef struct SDXC_Data_Reg {
+	unsigned long value;
+} SDXC_Data_Reg_t;
+
+// 9 : SDHC_ICTL
+typedef struct SDXC_Ictl_Reg {	//interrupt control
+	unsigned res_ok_int_en 			: 1;	//@@
+	unsigned res_timeout_int_en 	: 1;
+	unsigned res_crc_err_int_en 	: 1;
+	unsigned dat0_ready_int_en 		: 1;
+
+	unsigned pack_complete_int_en 	: 1;
+	unsigned pack_timeout_int_en 	: 1;
+	unsigned pack_crc_err_int_en 	: 1;
+	unsigned data_complete_int_en 	: 1;	//@@
+
+	unsigned rx_fifo_int_en 	: 1;
+	unsigned tx_fifo_int_en 	: 1;
+	unsigned sdio_dat1_int_en 	: 1;		//@@
+	unsigned dma_done_int_en 	: 1;
+
+	unsigned rx_fifo_full_int_en 			: 1;
+	unsigned tx_fifo_empty_int_en 			: 1;
+	unsigned additional_sdio_dat1_int_en 	: 1;		//???
+
+	unsigned reserved1 : 1;	
+	unsigned sdio_dat1_mask_delay : 2;	
+	unsigned reserved2 : 14;
+} SDXC_Ictl_Reg_t;
+
+// A : SDHC_ISTA
+typedef struct SDXC_Ista_Reg {	//interrupt status
+	unsigned res_ok_int 		: 1;		//@@
+	unsigned res_timeout_int 	: 1;
+	unsigned res_crc_err_int 	: 1;
+	unsigned dat0_ready_int 	: 1;
+
+	unsigned pack_complete_int 	: 1;
+	unsigned pack_timeout_int 	: 1;
+	unsigned pack_crc_err_int 	: 1;
+	unsigned data_complete_int 	: 1;		//@@
+
+	unsigned rx_fifo_int 		: 1;
+	unsigned tx_fifo_int 		: 1;
+	unsigned sdio_dat1_int 		: 1;		//@@
+	unsigned dma_done_int 		: 1;
+
+	unsigned rx_fifo_full_int 	: 1;
+	unsigned tx_fifo_empty_int 	: 1;
+	unsigned additional_sdio_dat1_int 	: 1;		//???
+
+	unsigned reserved1 : 17;
+} SDXC_Ista_Reg_t;
+
+// B : SDHC_SRST
+typedef struct SDXC_Srst_Reg {	//soft reset
+	unsigned main_ctrl_srst : 1;
+	unsigned rx_fifo_srst : 1;
+	unsigned tx_fifo_srst : 1;
+	unsigned rx_dphy_srst : 1;	//manual clear
+	unsigned tx_dphy_srst : 1;	//manual clear
+	unsigned dma_srst : 1;
+	unsigned reserved1 : 26;
+} SDXC_Srst_Reg_t;
+
+enum aml_mmc_waitfor {
+	XFER_INIT,
+	XFER_START,				/* 1 */
+	XFER_IRQ_OCCUR,			/* 2 */
+	XFER_IRQ_FIFO_ERR,		/* 3 */
+	XFER_IRQ_CRC_ERR,		/* 4 */
+	XFER_IRQ_TIMEOUT_ERR,	/* 5 */
+	XFER_IRQ_TASKLET_CMD,	/* 6 */
+	XFER_IRQ_TASKLET_DATA,	/* 7 */
+	XFER_IRQ_TASKLET_BUSY,	/* 8 */
+	XFER_IRQ_UNKNOWN_IRQ,	/* 9 */
+	XFER_TIMER_TIMEOUT,		/* 10 */
+	XFER_TASKLET_CMD,		/* 11 */
+	XFER_TASKLET_DATA,		/* 12 */
+	XFER_TASKLET_BUSY,		/* 13 */
+	XFER_TIMEDOUT,			/* 14 */
+	XFER_FINISHED,			/* 15 */
+	XFER_AFTER_START,		/* 16 */
+};
+
+struct amlsd_host;
+struct amlsd_platform {
+	struct amlsd_host* host;
+	struct mmc_host *mmc;
+	struct list_head sibling;
+	unsigned long ocr_avail;
+	unsigned int port; 
+#define     PORT_SDIO_A     0
+#define     PORT_SDIO_B     1
+#define     PORT_SDIO_C     2
+#define     PORT_SDHC_A     3
+#define     PORT_SDHC_B     4
+#define     PORT_SDHC_C     5
+
+	unsigned int width;
+	unsigned int caps;
+	unsigned int caps2;
+
+	unsigned int f_min;
+	unsigned int f_max;
+	unsigned int f_max_w;
+	unsigned int clkc;
+	unsigned int clkc_w;
+	unsigned int ctrl;
+	unsigned int clock;
+	unsigned int eject;
+	unsigned int low_burst;
+	unsigned int irq_in;
+	unsigned int irq_in_edge;
+	unsigned int irq_out;
+	unsigned int irq_out_edge;
+	unsigned int gpio_cd;
+	unsigned int gpio_power;
+	unsigned int power_level;
+	char pinname[32];
+	unsigned int gpio_ro;
+    unsigned int gpio_dat3;
+    unsigned int jtag_pin;
+    int is_sduart;
+    // struct pinctrl *uart_ao_pinctrl;
+	void (*irq_init)(struct amlsd_platform* pdata);
+
+	unsigned int max_blk_count;
+	unsigned int max_blk_size;
+	unsigned int max_req_size;
+	unsigned int max_seg_size;
+
+	/*for inand partition: struct mtd_partition, easy porting from nand*/
+	struct mtd_partition *parts;
+	unsigned int nr_parts;
+
+	struct resource* resource;
+	void (*xfer_pre)(struct amlsd_platform* pdata);
+	void (*xfer_post)(struct amlsd_platform* pdata);
+
+	int (*port_init)(struct amlsd_platform* pdata);
+	int (*cd)(struct amlsd_platform* pdata);
+	int (*ro)(struct amlsd_platform* pdata);
+	void (*pwr_pre)(struct amlsd_platform* pdata);
+	void (*pwr_on)(struct amlsd_platform* pdata);
+	void (*pwr_off)(struct amlsd_platform* pdata);
+
+};
+
+struct amlsd_host {
+	/* back-link to device */
+	struct device *dev;
+	struct list_head sibling;
+    struct platform_device *pdev;
+	struct amlsd_platform * pdata;
+	struct mmc_host		*mmc;
+	struct mmc_request	*request;
+	struct resource		*mem;
+	void __iomem		*base;
+	int			dma;
+	char*		bn_buf;
+	dma_addr_t		bn_dma_buf;
+	unsigned int f_max;
+	unsigned int f_max_w;
+	unsigned int f_min;
+	unsigned int eject;
+	struct tasklet_struct cmd_tlet;
+	struct tasklet_struct data_tlet;
+	struct tasklet_struct busy_tlet;
+	struct tasklet_struct to_tlet;
+    // struct timer_list timeout_tlist;
+	struct delayed_work	timeout;
+	struct early_suspend amlsd_early_suspend;
+
+	unsigned int send;
+	unsigned int ctrl;
+	unsigned int clkc;
+	unsigned int clkc_w;
+	unsigned int pdma;
+	unsigned int pdma_s;
+	unsigned int pdma_low;
+	unsigned int misc;
+	unsigned int ictl;
+	unsigned int ista;
+	unsigned int dma_addr;
+
+	unsigned long		clk_rate;
+
+	struct  mmc_request	*mrq;
+	struct  mmc_request	*mrq2;
+	spinlock_t	mrq_lock;
+	int			cmd_is_stop;
+	enum aml_mmc_waitfor	xfer_step;
+
+	int			bus_width;
+	int     port;
+	int     locked;
+	char		*status;
+	unsigned int		ccnt, dcnt;
+
+#ifdef CONFIG_DEBUG_FS
+	struct dentry		*debug_root;
+	struct dentry		*debug_state;
+	struct dentry		*debug_regs;
+#endif
+
+#ifdef CONFIG_CPU_FREQ
+	struct notifier_block	freq_transition;
+#endif	
+
+    u32			opcode; // add by gch for debug
+	u32			arg; // add by gch for debug
+    u32         time_req_sta; // request start time
+
+    struct pinctrl *pinctrl;
+    int storage_flag; // used for judging if there is a tsd/emmc
+};
+
+/*-sdio-*/
+
+#define SDIO_ARGU       (0x0)
+#define SDIO_SEND       (0x4)
+#define SDIO_CONF       (0x8)
+#define SDIO_IRQS       (0xc)
+#define SDIO_IRQC       (0x10)
+#define SDIO_MULT       (0x14)
+#define SDIO_ADDR       (0x18)
+#define SDIO_EXT        (0x1c)
+
+#define CLK_DIV         (0x1f4)
+
+struct cmd_send{
+    u32 cmd_command:8; /*[7:0] Command Index*/
+    u32 cmd_response_bits:8; /*[15:8]
+        * 00 means no response
+        * others: Response bit number(cmd bits+response bits+crc bits-1)*/
+    u32 response_do_not_have_crc7:1; /*[16]
+        * 0:Response need check CRC7, 1: dont need check*/
+    u32 response_have_data:1; /*[17]
+        * 0:Receiving Response without data, 1:Receiving response with data*/
+    u32 response_crc7_from_8:1; /*[18]
+        * 0:Normal CRC7, Calculating CRC7 will be from bit0 of all response bits,
+        * 1:Calculating CRC7 will be from bit8 of all response bits*/
+    u32 check_busy_on_dat0:1; /*[19]
+        * used for R1b response 0: dont check busy on dat0, 1:need check*/
+    u32 cmd_send_data:1; /*[20]
+        * 0:This command is not for transmitting data, 
+        * 1:This command is for transmitting data*/
+    u32 use_int_window:1; /*[21]
+        * 0:SDIO DAT1 interrupt window disabled, 1:Enabled*/
+    u32 reserved:2;/*[23:22]*/
+    u32 repeat_package_times:8; /*[31:24] Total packages to be sent*/
+};
+
+struct sdio_config{
+    u32 cmd_clk_divide:10; /*[9:0] Clock rate setting, 
+        * Frequency of SD equals to Fsystem/((cmd_clk_divide+1)*2)*/
+    u32 cmd_disable_crc:1; /*[10]
+        * 0:CRC employed, 1:dont send CRC during command being sent*/
+    u32 cmd_out_at_posedge:1; /*[11]
+        * Command out at negedge normally, 1:at posedge*/
+    u32 cmd_argument_bits:6; /*[17:12] before CRC added, normally 39*/
+    u32 do_not_delay_data:1; /*[18]
+        *0:Delay one clock normally, 1:dont delay*/
+    u32 data_latch_at_negedge:1; /*[19]
+        * 0:Data caught at posedge normally, 1:negedge*/
+    u32 bus_width:1; /*[20] 0:1bit, 1:4bit*/
+    u32 m_endian:2; /*[22:21]
+        * Change ENDIAN(bytes order) from DMA data (e.g. dma_din[31:0]).
+        * (00: ENDIAN no change, data output equals to original dma_din[31:0];
+        * 01: data output equals to {dma_din[23:16],dma_din[31:24],
+        * dma_din[7:0],dma_din[15:8]};10: data output equals to 
+        * {dma_din[15:0],dma_din[31:16]};11: data output equals to 
+        * {dma_din[7:0],dma_din[15:8],dma_din[23:16],dma_din[31:24]})*/
+    u32 sdio_write_nwr:6; /*[28:23]
+        * Number of clock cycles waiting before writing data*/
+    u32 sdio_write_crc_ok_status:3; /*[31:29] if CRC status 
+        * equals this register, sdio write can be consider as correct*/
+};
+
+struct sdio_status_irq{
+    u32 sdio_status:4; /*[3:0] Read Only
+        * SDIO State Machine Current State, just for debug*/
+    u32 sdio_cmd_busy:1; /*[4] Read Only
+        * SDIO Command Busy, 1:Busy State*/
+    u32 sdio_response_crc7_ok:1; /*[5] Read Only
+        * SDIO Response CRC7 status, 1:OK*/
+    u32 sdio_data_read_crc16_ok:1; /*[6] Read Only
+        * SDIO Data Read CRC16 status, 1:OK*/
+    u32 sdio_data_write_crc16_ok:1; /*[7] Read Only
+        * SDIO Data Write CRC16 status, 1:OK*/
+    u32 sdio_if_int:1; /*[8] write 1 clear this int bit
+        * SDIO DAT1 Interrupt Status*/
+    u32 sdio_cmd_int:1; /*[9] write 1 clear this int bit
+        * Command Done Interrupt Status*/
+    u32 sdio_soft_int:1; /*[10] write 1 clear this int bit
+        * Soft Interrupt Status*/
+    u32 sdio_set_soft_int:1; /*[11] write 1 to this bit 
+        * will set Soft Interrupt, read out is m_req_sdio, just for debug*/
+    u32 sdio_status_info:4; /*[15:12] 
+        * used for change information between ARC and Amrisc */
+    u32 sdio_timing_out_int:1; /*[16] write 1 clear this int bit
+        * Timeout Counter Interrupt Status*/
+    u32 amrisc_timing_out_int_en:1; /*[17]
+        * Timeout Counter Interrupt Enable for AMRISC*/
+    u32 arc_timing_out_int_en:1; /*[18] 
+        * Timeout Counter Interrupt Enable for ARC/ARM*/
+    u32 sdio_timing_out_count:13; /*[31:19]
+        * Timeout Counter Preload Setting and Present Status*/
+};
+
+struct sdio_irq_config{
+    u32 amrisc_if_int_en:1; /*[0]
+        * 1:SDIO DAT1 Interrupt Enable for AMRISC*/
+    u32 amrisc_cmd_int_en:1; /*[1]
+        * 1:Command Done Interrupt Enable for AMRISC*/
+    u32 amrisc_soft_int_en:1; /*[2] 
+        * 1:Soft Interrupt Enable for AMRISC*/
+    u32 arc_if_int_en:1; /*[3]
+        * 1:SDIO DAT1 Interrupt Enable for ARM/ARC*/
+    u32 arc_cmd_int_en:1; /*[4]
+        * 1:Command Done Interrupt Enable for ARM/ARC*/
+    u32 arc_soft_int_en:1; /*[5]
+        * 1:Soft Interrupt Enable for ARM/ARC*/
+    u32 sdio_if_int_config:2; /*[7:6]
+        * 00:sdio_if_interrupt window will reset after data Tx/Rx or command 
+        * done, others: only after command done*/
+    u32 sdio_force_data:6; /*[13:8]
+        * Write operation: Data forced by software
+        * Read operation: {CLK,CMD,DAT[3:0]}*/
+    u32 sdio_force_enable:1; /*[14] Software Force Enable
+        * This is the software force mode, Software can directly 
+        * write to sdio 6 ports (cmd, clk, dat0..3) if force_output_en 
+        * is enabled. and hardware outputs will be bypassed.*/
+    u32 soft_reset:1; /*[15] 
+        * Write 1 Soft Reset, Don't need to clear it*/
+    u32 sdio_force_output_en:6; /*[21:16]
+        * Force Data Output Enable,{CLK,CMD,DAT[3:0]}*/
+    u32 disable_mem_halt:2; /*[23:22] write and read
+        * 23:Disable write memory halt, 22:Disable read memory halt*/
+    u32 sdio_force_data_read:6; /*[29:24] Read Only
+        * Data read out which have been forced by software*/
+    u32 force_halt:1; /*[30] 1:Force halt SDIO by software
+        * Halt in this sdio host controller means stop to transmit or 
+        * receive data from sd card. and then sd card clock will be shutdown.
+        * Software can force to halt anytime, and hardware will automatically 
+        * halt the sdio when reading fifo is full or writing fifo is empty*/
+    u32 halt_hole:1; /*[31]
+        * 0: SDIO halt for 8bit mode, 1:SDIO halt for 16bit mode*/
+};
+
+struct sdio_mult_config{
+    u32 sdio_port_sel:2; /*[1:0] 0:sdio_a, 1:sdio_b, 2:sdio_c*/
+    u32 ms_enable:1; /*[2] 1:Memory Stick Enable*/
+    u32 ms_sclk_always:1; /*[3] 1: Always send ms_sclk*/
+    u32 stream_enable:1; /*[4] 1:Stream Enable*/
+    u32 stream_8_bits_mode:1; /*[5] Stream 8bits mode*/
+    u32 data_catch_level:2; /*[7:6] Level of data catch*/
+    u32 write_read_out_index:1; /*[8] Write response index Enable
+        * [31:16], [11:10], [7:0] is set only when  bit8 of this register is not set. 
+        * And other bits are set only when bit8 of this register is also set.*/
+    u32 data_catch_readout_en:1; /*[9] Data catch readout Enable*/
+    u32 sdio_0_data_on_1:1; /*[10] 1:dat0 is on dat1*/
+    u32 sdio_1_data_swap01:1; /*[11] 1:dat1 and dat0 swapped*/
+    u32 response_read_index:4; /*[15:12] Index of internal read response*/
+    u32 data_catch_finish_point:12; /*[27:16] If internal data 
+        * catch counter equals this register, it indicates data catching is finished*/
+    u32 reserved:4; /*[31:28]*/
+};
+
+struct sdio_extension{
+    u32 cmd_argument_ext:16; /*[15:0] for future use*/
+    u32 data_rw_number:14; /*[29:16] 
+        * Data Read/Write Number in one packet, include CRC16 if has CRC16*/
+    u32 data_rw_do_not_have_crc16:1; /*[30]
+        * 0:data Read/Write has crc16, 1:without crc16*/
+    u32 crc_status_4line:1; /*[31] 1:4Lines check CRC Status*/
+};
+
+struct sdio_reg{
+    u32 argument; /*2308*/
+    struct cmd_send send; /*2309*/
+    struct sdio_config config; /*230a*/
+    struct sdio_status_irq status; /*230b*/
+    struct sdio_irq_config irqc; /*230c*/
+    struct sdio_mult_config mult; /*230d*/
+    u32 m_addr; /*230e*/
+    struct sdio_extension ext;/*230f*/
+};
+
+/*-sdhc-*/
+
+#define SDHC_ARGU				(0x00)
+#define SDHC_SEND				(0x04)
+#define SDHC_CTRL				(0x08)
+#define SDHC_STAT				(0x0C)
+#define SDHC_CLKC				(0x10)
+#define SDHC_ADDR				(0x14)
+#define SDHC_PDMA				(0x18)
+#define SDHC_MISC				(0x1C)
+#define SDHC_DATA				(0x20)
+#define SDHC_ICTL				(0x24)
+#define SDHC_ISTA				(0x28)
+#define SDHC_SRST				(0x2C)
+
+struct sdhc_send{
+	u32 cmd_index:6; /*[5:0] command index*/
+	u32 cmd_has_resp:1; /*[6] 0:no resp 1:has resp*/
+	u32 cmd_has_data:1; /*[7] 0:no data 1:has data*/
+	u32 resp_len:1; /*[8] 0:48bit 1:136bit*/
+	u32 resp_no_crc:1; /*[9] 0:check crc7 1:don't check crc7*/
+	u32 data_dir:1; /*[10] 0:data rx, 1:data tx*/
+	u32 data_stop:1; /*[11] 0:rx or tx, 1:data stop,ATTN:will give rx a softreset*/
+	u32 total_pack:16; /*[31:12] total package number for writing or reading*/
+};
+
+struct sdhc_ctrl{
+	u32 dat_type:2; /*[1:0] 0:1bit, 1:4bits, 2:8bits, 3:reserved*/
+	u32 ddr_mode:1; /*[2] 0:SDR mode, 1:Don't set it*/
+	u32 reserved:1; /*[3] reserved*/
+	u32 pack_len:9; /*[12:4] 0:512Bytes, 1:1, 2:2, ..., 511:511Bytes,
+                    ATTN:setting limit: must be a multiple of 8bytes*/
+	u32 rx_timeout:7; /*[19:13] cmd or wcrc Receiving Timeout, default 64*/
+	u32 rx_period:4; /*[23:20]Period between response/cmd and next cmd, default 8*/
+	u32 rx_endian:2; /*[25:24] Rx Endian Control*/
+    u32 reserved1:6; /*[31:26] reserved*/
+};
+
+struct sdhc_stat{
+	u32 cmd_busy:1; /*[0] 0:Ready for command, 1:busy*/
+	u32 dat3_0:4; /*[4:1] DAT[3:0]*/
+	u32 cmd:1; /*[5] CMD*/
+    u32 reserved:2; /*[7:6] reserved*/
+	u32 rxfifo_cnt:6; /*[13:8] RxFIFO count*/
+	u32 txfifo_cnt:6; /*[19:14] TxFIFO count*/
+	u32 dat7_4:4; /*[23:20] DAT[7:4]*/
+	u32 reserved1:8; /*[31:24] Reserved*/
+};
+
+/*
+* to avoid glitch issue,
+* 1. clk_switch_on better be set after cfg_en be set to 1'b1
+* 2. clk_switch_off shall be set before cfg_en be set to 1'b0
+* 3. rx_clk/sd_clk phase diff please see SD_REGE_CLK2.
+*/
+struct sdhc_clkc{
+	u32 clk_div:16; /*[15:0] clk_div for TX_CLK 0: don't set it,
+			1:div2, 2:div3, 3:div4 ...*/
+	u32 clk_src_sel:3; /*[18:16] 0:osc, 1:fclk_div4, 2:fclk_div3, 3:fclk_div5*/
+    u32 clk_en:1; /*[19] clock enable*/
+    u32 rx_clk_phase:2; /*[21:20] Rx clock phase_sel related to Tx clock
+                    0:0, 1:90, 2:180, 3:270*/
+    u32 rx_clk_feedback:1; /*[22] Rx clock feedback enable*/
+    u32 clk_ctl_enable:1; /*[23] Every time parameters are set,
+                    need turn it off and then turn it on*/
+	u32 clk_jic:1; /*[24] Clock JIC for clock gating control*/
+	u32 reserved2:7; /*[31:25] Reserved*/
+};
+
+/*
+* Note1: dma_urgent is just set when bandwidth is very tight
+* Note2: pio_rdresp need to be combined with REG0_ARGU; 
+* For R0, when 0, reading REG0 will get the normal 32bit response;
+* For R2, when 1, reading REG0 will get CID[31:0], when 2, get CID[63:32],
+* and so on; 6 or 7, will get original command argument.
+*/
+struct sdhc_pdma{
+	u32 dma_mode:1; /*[0] 0:PIO mode, 1:DMA mode*/
+	u32 pio_rdresp:3; /*[3:1] 0:[39:8] 1:1st 32bits, 2:2nd ...,
+			6 or 7:command argument*/
+	u32 dma_urgent:1; /*[4] 0:not urgent, 1:urgent*/
+	u32 wr_burst:5; /*[9:5] Number in one Write request burst(0:1,1:2...)*/
+	u32 rd_burst:5; /*[14:10] Number in one Read request burst(0:1, 1:2...)*/
+	u32 rxfifo_th:6; /*[20:15] RxFIFO threshold, >=rxth, will request write*/
+	u32 txfifo_th:6; /*[26:21] TxFIFO threshold, <=txth, will request read*/
+	u32 rxfifo_manual_flush:1; /*[27] RxFIFO manual flush(self clear)*/
+	u32 reserved; /*[31:28] reserved*/
+};
+
+struct sdhc_misc{
+	u32 rx_cmd_delay:2; /*[1:0] rx cmd line delay control*/
+    u32 rx_dat_delay:2; /*[3:2] rx dat line delay control*/
+    u32 rxfifo_th:6; /*[9:4] RXFIFO Full Threshold,default 30*/
+    u32 txfifo_th:6; /*[15:10] TXFIFO Empty Threshold,default 0*/
+	u32 burst_num:6; /*[21:16] Burst Number*/
+	u32 thread_id:6; /*[27:22] Thread ID*/
+	u32 manual_stop:1; /*[28] 0:auto stop mode, 1:manual stop mode*/
+	u32 reserved2:3; /*[31:29] reserved*/
+};
+
+struct sdhc_ictl{
+	u32 resp_ok:1; /*[0] Response is received OK*/
+	u32 resp_timeout:1; /*[1] Response Timeout Error*/
+	u32 resp_err_crc:1; /*[2] Response CRC Error*/
+	u32 resp_no_busy:1; /*[3] Data bit0 change to not busy from busy*/
+	u32 data_1pack_ok:1; /*[4] One Package Data Completed ok*/
+	u32 data_timeout:1; /*[5] One Package Data Failed (Timeout Error)*/
+	u32 data_err_crc:1; /*[6] One Package Data Failed (CRC Error)*/
+	u32 data_xfer_ok:1; /*[7] Data Transfer Completed ok*/
+	u32 rx_higher:1; /*[8] RxFIFO count > threshold*/
+	u32 tx_lower:1; /*[9] TxFIFO count < threshold*/
+	u32 dat1_irq:1; /*[10] SDIO DAT1 Interrupt*/
+	u32 dma_done:1; /*[11] DMA Done*/
+	u32 rxfifo_full:1; /*[12] RxFIFO Full*/
+	u32 txfifo_empty:1; /*[13] TxFIFO Empty*/
+	u32 addi_dat1_irq:1; /*[14] Additional SDIO DAT1 Interrupt*/
+	u32 reserved:1; /*[15] reserved*/
+	u32 dat1_irq_delay:2; /*[17:16] sdio dat1 interrupt mask windows clear 
+			delay control,0:2cycle 1:1cycles*/
+	u32 reserved1:14; /*[31:18] reserved*/
+};
+
+/*Note1: W1C is write one clear.*/
+struct sdhc_ista{
+	u32 resp_ok:1; /*[0] Response is received OK (W1C)*/
+	u32 resp_timeout:1; /*[1] Response is received Failed (Timeout Error) (W1C)*/
+	u32 resp_err_crc:1; /*[2] Response is received Failed (CRC Error) (W1C)*/
+	u32 resp_no_busy:1; /*[3] Data bit0 change to not busy from busy (W1C)*/
+	u32 data_1pack_ok:1; /*[4] One Package Data Completed ok (W1C)*/
+	u32 data_timeout:1; /*[5] One Package Data Failed (Timeout Error) (W1C)*/
+	u32 data_err_crc:1; /*[6] One Package Data Failed (CRC Error) (W1C)*/
+	u32 data_xfer_ok:1; /*[7] Data Transfer Completed ok (W1C)*/
+	u32 rx_higher:1; /*[8] RxFIFO count > threshold (W1C)*/
+	u32 tx_lower:1; /*[9] TxFIFO count < threshold (W1C)*/
+	u32 dat1_irq:1; /*[10] SDIO DAT1 Interrupt (W1C)*/
+	u32 dma_done:1; /*[11] DMA Done (W1C)*/
+	u32 rxfifo_full:1; /*[12] RxFIFO Full(W1C)*/
+	u32 txfifo_empty:1; /*[13] TxFIFO Empty(W1C)*/
+	u32 addi_dat1_irq:1; /*[14] Additional SDIO DAT1 Interrupt*/
+	u32 reserved:19; /*[31:13] reserved*/
+};
+
+/*
+* Note1: Soft reset for DPHY TX/RX needs programmer to set it
+* and then clear it manually.*/
+struct sdhc_srst{
+	u32 main_ctrl:1; /*[0] Soft reset for MAIN CTRL(self clear)*/
+	u32 rxfifo:1; /*[1] Soft reset for RX FIFO(self clear)*/
+	u32 txfifo:1; /*[2] Soft reset for TX FIFO(self clear)*/
+	u32 dphy_rx:1; /*[3] Soft reset for DPHY RX*/
+	u32 dphy_tx:1; /*[4] Soft reset for DPHY TX*/
+	u32 dma_if:1; /*[5] Soft reset for DMA IF(self clear)*/
+	u32 reserved:26; /*[31:6] reserved*/
+};
+
+#define SDHC_CLOCK_SRC_FCLK_DIV5        1
+#define SDHC_ISTA_W1C_ALL               0x1fff
+#define SDHC_SRST_ALL                   0x3f
+
+/*SD_REG1_SEND*/
+#define SEND_TOTAL_PACK_MASK	        (0xfffff<<12)
+#define SEND_TOTAL_PACK_SHIFT	        (12)
+#define SEND_DATA_STOP			        (1 << 11)
+#define SEND_RX_TX				        (0 << 11)
+#define SEND_DIRECTION_TX		        (1 << 10)
+#define SEND_DIRECTION_RX		        (0 << 10)
+#define SEND_RESP_CRC			        (0 << 9 )
+#define SEND_RESP_NO_CRC		        (1 << 9 )
+#define SEND_RESP_48BIT		            (0 << 8 )
+#define SEND_RESP_136BIT		        (1 << 8 )
+#define SEND_HAS_DATA			        (1 << 7 )
+#define SEND_NO_DATA			        (0 << 7 )
+#define SEND_HAS_RESP			        (1 << 6 )
+#define SEND_NO_RESP			        (0 << 6 )
+#define SEND_CMD_INDEX_MASK	            (0x3f)
+#define SEND_CMD_INDEX_SHIFT	        (0)
+
+/*SD_REG2_CTRL*/
+#define CTRL_WR_ENDIAN_7		        (7 << 29)
+#define CTRL_RD_ENDIAN_7   	            (7 << 24)
+#define CTRL_ENDIAN_3                   (3 << 24)
+#define CTRL_ENDIAN_1			(1 << 24)
+#define CTRL_ENDIAN_2			(2 << 24)
+#define CTRL_RC_PERIOD_SHIFT	        (20)
+#define CTRL_RX_TIMEOUT_SHIFT	        (13)
+#define CTRL_PACK_LEN_MASK		        (0x1ff<<4)
+#define CTRL_PACK_LEN_SHIFT	            (4)
+#define CTRL_DDR_MODE			        (1 << 2 )
+#define CTRL_SDR_MODE			        (0 << 2 )
+#define CTRL_DAT_1BIT			        (0 << 0 )
+#define CTRL_DAT_4BIT			        (1 << 0 )
+#define CTRL_DAT_8BIT			        (2 << 0 )
+#define CTRL_DAT_BIT_MASK		        (3 << 0)
+
+/*SD_REG3_STAT*/
+#define STAT_DAT7_4_SHIFT		        (20)
+#define STAT_TXFIFO_CNT_SHIFT	        (14)
+#define STAT_TXFIFO_CNT_MASK	        (0x3f<<14)
+#define STAT_RXFIFO_CNT_SHIFT	        (8)
+#define STAT_RXFIFO_CNT_MASK	        (0x3f<<8)
+#define STAT_CMD_SHIFT			        (5)
+#define STAT_DAT3_0_SHIFT		        (1)
+#define STAT_CMD_BUSY			        (1)
+
+#define STAT_POLL_DAT7_4			    (0xf << 20 )
+#define STAT_POLL_TXFIFO_EMPTY		    (0x3f << 14 )
+#define STAT_POLL_RXFIFO_EMPTY		    (0x3f << 8 )
+#define STAT_POLL_CMD				    (1 << 5 )
+#define STAT_POLL_DAT3_2			    (3 << 3 )
+#define STAT_POLL_DAT1				    (1 << 2 )
+#define STAT_POLL_DAT0				    (1 << 1 )
+#define STAT_POLL_CMD_BUSY			    (1 << 0 )
+
+/*SD_REG4_CLKC*/
+#define CLKC_JIC				        (1 << 24)
+#define CLKC_CLK_CTRL_ENABLE	        (1 << 23)
+#define CLKC_RX_CLK_FEEDBACK	        (1 << 22)
+#define CLKC_RX_PHASE_0		            (0 << 20)
+#define CLKC_RX_PHASE_90		        (1 << 20)
+#define CLKC_RX_PHASE_180		        (2 << 20)
+#define CLKC_RX_PHASE_270		        (3 << 20)
+#define CLKC_RX_PHASE_MASK		        (3 << 20)
+#define CLKC_CLK_EN			            (1 << 19)
+#define CLKC_CLK_SRC_SEL_DDR	        (1 << 16)
+#define CLKC_CLK_SRC_SEL_FCLK_DIV2	    (1 << 16)
+#define CLKC_CLK_SRC_SEL_FCLK_DIV3	    (2 << 16)
+#define CLKC_CLK_SRC_SEL_FCLK_DIV5	    (3 << 16)
+#define CLKC_CLK_SEC_SEL_MASK	        (7 << 16)
+#define CLKC_CLK_DIV_MASK		        (0xffff)
+
+/*SD_REG6_PDMA*/
+#define PDMA_RXFIFO_FLUSH		        (1 << 27)
+#define PDMA_TXFIFO_THRESHOLD_MASK		(0x3f<<21)
+#define PDMA_TXFIFO_THRESHOLD_SHIFT	    (21)
+#define PDMA_RXFIFO_THRESHOLD_MASK		(0x3f<<15)
+#define PDMA_RXFIFO_THRESHOLD_SHIFT	    (15)
+#define PDMA_RX_BURST_NUM_MASK			(0x1f<<10)
+#define PDMA_RX_BURST_NUM_SHIFT		    (10)
+#define PDMA_TX_BURST_NUM_MASK			(0x1f<<5)
+#define PDMA_TX_BURST_NUM_SHIFT		    (5)
+#define PDMA_DMA_URGENT		            (1 << 4)
+#define PDMA_RD_RESP_SHIFT		        (1)
+#define PDMA_RD_RESP_MASK		        (7 << 1 )
+#define PDMA_DMA_MODE			        (1 << 0 )
+#define PDMA_PIO_MODE			        (0 << 0 )
+
+/*SD_REG7_MISC*/
+#define MISC_RESERVED			        (7 << 29)
+#define MISC_MANUAL_STOP		        (1 << 28)
+#define MISC_AUTO_STOP			        (0 << 28)
+#define MISC_THREAD_ID_SHIFT	        (22)
+#define MISC_BURST_NUM_SHIFT	        (16)
+#define MISC_TX_EMPTY_THRESHOLD_SHIFT	(10)
+#define MISC_TX_EMPTY_MASK		        (0x3f << 10)
+#define MISC_RX_FULL_THRESHOLD_SHIFT	(4)
+#define MISC_RX_FULL_MASK		        (0x3f << 4)
+#define MISC_RX_DAT_DELAY_SHIFT		    (2)
+#define MISC_RX_CMD_DELAY_SHIFT		    (0)
+
+/*SD_REG9_ICTL*/
+#define ICTL_DAT1_IRQ_CLR_DELAY_2CYCLE	(0 << 16)
+#define ICTL_DAT1_IRQ_CLR_DELAY_1CYCLE	(1 << 16)
+#define ICTL_ADDITIONAL_DAT1_INT		(1 << 14)
+#define ICTL_TXFIFO_EMPTY				(1 << 13)
+#define ICTL_RXFIFO_FULL				(1 << 12)
+#define ICTL_DMA_DONE					(1 << 11)
+#define ICTL_DAT1_INT					(1 << 10)
+#define ICTL_TXFIFO_LOWER				(1 << 9 )
+#define ICTL_RXFIFO_HIGHER				(1 << 8 )
+#define ICTL_DATA_TRANS_OK				(1 << 7 )
+#define ICTL_1PACK_DATA_CRC_ERR		    (1 << 6 )
+#define ICTL_1PACK_DATA_TIMEOUT_ERR	    (1 << 5 )
+#define ICTL_1PACK_DATA_COMPLETE		(1 << 4 )
+#define ICTL_DAT0_TURN_READY			(1 << 3 )
+#define ICTL_RESP_CRC_ERR				(1 << 2 )
+#define ICTL_RESP_TIMEOUT_ERR			(1 << 1 )
+#define ICTL_RESP_RECV_OK				(1 << 0 )
+
+/*SD_REGA_ISTA WRITE 1 CLEAR*/
+#define ISTA_ADDITIONAL_DAT1_INT		(1 << 14)
+#define ISTA_TXFIFO_EMPTY				(1 << 13)
+#define ISTA_RXFIFO_FULL				(1 << 12)
+#define ISTA_DMA_DONE					(1 << 11)
+#define ISTA_DAT1_INT					(1 << 10)
+#define ISTA_TXFIFO_LOWER				(1 << 9 )
+#define ISTA_RXFIFO_HIGHER				(1 << 8 )
+#define ISTA_DATA_TRANS_OK				(1 << 7 )
+#define ISTA_1PACK_DATA_CRC_ERR		    (1 << 6 )
+#define ISTA_1PACK_DATA_TIMEOUT_ERR	    (1 << 5 )
+#define ISTA_1PACK_DATA_COMPLETE		(1 << 4 )
+#define ISTA_DAT0_TURN_READY			(1 << 3 )
+#define ISTA_RESP_CRC_ERR				(1 << 2 )
+#define ISTA_RESP_TIMEOUT_ERR			(1 << 1 )
+#define ISTA_RESP_RECV_OK				(1 << 0 )
+
+#define ICTL_ALL	0x1ffff
+#define ICRL_ERR	(ICTL_1PACK_DATA_CRC_ERR | \
+			ICTL_1PACK_DATA_TIMEOUT_ERR | ICTL_RESP_CRC_ERR | \
+			ICTL_RESP_TIMEOUT_ERR)
+
+#define ICRL_RESP	(ICTL_RESP_CRC_ERR| ICTL_RESP_TIMEOUT_ERR | \
+			ICTL_RESP_RECV_OK)
+			
+#define ISTA_RESP	(ISTA_RESP_CRC_ERR| ISTA_RESP_TIMEOUT_ERR | \
+			ISTA_RESP_RECV_OK)
+
+#define ICRL_1DATA_ERR	(ICTL_1PACK_DATA_CRC_ERR| ICTL_1PACK_DATA_TIMEOUT_ERR)
+#define ICTL_1DATA		(ICRL_1DATA_ERR|ICTL_1PACK_DATA_COMPLETE)
+#define ICTL_ALL_DATA	(ICRL_1DATA_ERR|ICTL_DATA_TRANS_OK)
+#define ICTL_DATA		(ICTL_1DATA|ICTL_ALL_DATA)
+
+#define ISTA_1DATA_ERR	(ISTA_1PACK_DATA_CRC_ERR| ISTA_1PACK_DATA_TIMEOUT_ERR)
+#define ISTA_1DATA		(ISTA_1DATA_ERR|ISTA_1PACK_DATA_COMPLETE)
+#define ISTA_ALL_DATA	(ISTA_1DATA_ERR|ISTA_DATA_TRANS_OK)
+#define ISTA_DATA		(ISTA_1DATA|ISTA_ALL_DATA)
+
+
+
+#define ISTA_POLL_DATA_OK	(ISTA_1PACK_DATA_CRC_ERR| \
+			ISTA_1PACK_DATA_TIMEOUT_ERR| ISTA_1PACK_DATA_COMPLETE)
+	
+#define ISTA_POLL_RESP_OK	(ISTA_RESP_RECV_OK)
+#define ISTA_POLL_DAT0_BUSY	(ISTA_DAT0_TURN_READY)
+
+#define ISTA_TIMEDOUT	(ISTA_1PACK_DATA_TIMEOUT_ERR| \
+				ISTA_RESP_TIMEOUT_ERR)
+
+#define ISTA_CRC_ERR	(ISTA_1PACK_DATA_CRC_ERR|ISTA_RESP_CRC_ERR)
+
+#define ISTA_ERR		(ISTA_CRC_ERR|ISTA_TIMEDOUT)
+
+
+/*SD_REGB_SRST*/
+#define SRST_DMA_IF		(1 << 5 )
+#define SRST_DPHY_TX		(1 << 4 )
+#define SRST_DPHY_RX		(1 << 3 )
+#define SRST_TXFIFO		(1 << 2 )
+#define SRST_RXFIFO		(1 << 1 )
+#define SRST_MAIN_CTRL		(1 << 0 )
+#define SRST_ALL			(SRST_DMA_IF|SRST_DPHY_TX| \
+	SRST_DPHY_RX|SRST_TXFIFO|SRST_RXFIFO|SRST_MAIN_CTRL)
+#define SRST_ERR			(SRST_DMA_IF|SRST_TXFIFO| \
+	SRST_RXFIFO|SRST_MAIN_CTRL)
+
+#define STAT_POLL_TIMEOUT				0xfffff
+
+#define MMC_RSP_136_NUM					4
+#define MMC_MAX_DEVICE					3
+#define MMC_TIMEOUT						5000
+
+//#define printk(a...) 
+#define DBG_LINE_INFO()  printk(KERN_WARNING "[%s] : %s\n",__func__,__FILE__);
+//#define DBG_LINE_INFO()  
+// #define dev_err(a,s) printk(KERN_INFO s);
+
+
+#define AML_MMC_DISABLED_TIMEOUT	100
+#define AML_MMC_SLEEP_TIMEOUT		1000
+#define AML_MMC_OFF_TIMEOUT 8000
+
+#define SDHC_BOUNCE_REQ_SIZE		(512*1024)
+#define SDIO_BOUNCE_REQ_SIZE		(128*1024)
+#define MMC_TIMEOUT_MS		20
+
+#define MESON_SDIO_PORT_A 0
+#define MESON_SDIO_PORT_B 1
+#define MESON_SDIO_PORT_C 2
+#define MESON_SDIO_PORT_XC_A 3
+#define MESON_SDIO_PORT_XC_B 4
+#define MESON_SDIO_PORT_XC_C 5
+
+void aml_sdhc_request(struct mmc_host *mmc, struct mmc_request *mrq);
+int aml_sdhc_get_cd(struct mmc_host *mmc);
+extern void amlsd_init_debugfs(struct mmc_host *host);
+
+
+#define     SPI_BOOT_FLAG                   0
+#define     NAND_BOOT_FLAG                  1
+#define     EMMC_BOOT_FLAG                  2
+#define     CARD_BOOT_FLAG                  3
+#define     SPI_NAND_FLAG                   4
+#define     SPI_EMMC_FLAG                   5
+
+#define R_BOOT_DEVICE_FLAG  READ_CBUS_REG(ASSIST_POR_CONFIG)
+#define POR_NAND_BOOT() (((R_BOOT_DEVICE_FLAG & 7) == 7) || ((R_BOOT_DEVICE_FLAG & 7) == 6))
+#define POR_SPI_BOOT()  (((R_BOOT_DEVICE_FLAG & 7) == 5) || ((R_BOOT_DEVICE_FLAG & 7) == 4))
+#define POR_EMMC_BOOT() ((R_BOOT_DEVICE_FLAG & 7) == 3)
+#define POR_CARD_BOOT() ((R_BOOT_DEVICE_FLAG & 7) == 0)
+
+
+#define print_tmp(fmt, args...) do{\
+		printk("[%s] " fmt, __FUNCTION__, ##args);	\
+}while(0)
+
+#define aml_jtag_gpioao()
+#define aml_jtag_sd()
+
+#endif
+
diff --git a/arch/arm/mach-meson6/include/mach/smp.h b/arch/arm/mach-meson6/include/mach/smp.h
new file mode 100644
index 000000000000..eda2ad1f8a3c
--- /dev/null
+++ b/arch/arm/mach-meson6/include/mach/smp.h
@@ -0,0 +1,14 @@
+/*
+ * smp.h
+ *
+ */
+
+#ifndef __MACH_MESON6_SMP_H_
+#define __MACH_MESON6_SMP_H_
+
+#include <linux/smp.h>
+#include <asm/smp.h>
+
+extern struct smp_operations meson_smp_ops;
+
+#endif /* __MACH_MESON6_SMP_H_ */
diff --git a/arch/arm/mach-meson6/include/mach/spi_nor.h b/arch/arm/mach-meson6/include/mach/spi_nor.h
new file mode 100644
index 000000000000..bc3227201651
--- /dev/null
+++ b/arch/arm/mach-meson6/include/mach/spi_nor.h
@@ -0,0 +1,104 @@
+
+#include <linux/init.h>
+#include <linux/module.h>
+#include <linux/device.h>
+#include <linux/interrupt.h>
+#include <linux/mutex.h>
+#include "am_regs.h"
+
+/*
+#define WRITE_PERI_REG              WRITE_CBUS_REG
+#define READ_PERI_REG               READ_CBUS_REG
+#define SET_PERI_REG_MASK           SET_CBUS_REG_MASK
+#define CLEAR_PERI_REG_MASK         CLEAR_CBUS_REG_MASK
+#define PREG_SPI_FLASH_CMD          SPI_FLASH_CMD
+#define PREG_SPI_FLASH_ADDR         SPI_FLASH_ADDR
+#define PREG_SPI_FLASH_CTRL         SPI_FLASH_CTRL
+#define PREG_SPI_FLASH_CTRL1        SPI_FLASH_CTRL1
+#define PREG_SPI_FLASH_STATUS       SPI_FLASH_STATUS
+#define PREG_SPI_FLASH_C0           SPI_FLASH_C0
+*/
+
+/*------------------ register bit definition-------------------------------------------*/
+/* SPI_FLASH_CMD */
+#define SPI_FLASH_READ    31
+#define SPI_FLASH_WREN    30
+#define SPI_FLASH_WRDI    29
+#define SPI_FLASH_RDID    28
+#define SPI_FLASH_RDSR    27
+#define SPI_FLASH_WRSR    26
+#define SPI_FLASH_PP      25
+#define SPI_FLASH_SE      24
+#define SPI_FLASH_BE      23
+#define SPI_FLASH_CE      22
+#define SPI_FLASH_DP      21
+#define SPI_FLASH_RES     20
+#define SPI_HPM           19
+#define SPI_FLASH_USR     18
+#define SPI_FLASH_USR_ADDR 15
+#define SPI_FLASH_USR_DUMMY 14
+#define SPI_FLASH_USR_DIN   13
+#define SPI_FLASH_USR_DOUT   12
+#define SPI_FLASH_USR_DUMMY_BLEN   10
+#define SPI_FLASH_USR_CMD     0
+
+/* SPI_FLASH_ADDR */                            
+#define SPI_FLASH_BYTES_LEN 24
+#define SPI_FLASH_ADDR_START 0
+
+/* SPI_FLASH_CTRL */
+#define SPI_ENABLE_AHB    17
+#define SPI_SST_AAI       16
+#define SPI_RES_RID       15
+#define SPI_FREAD_DUAL    14
+#define SPI_READ_READ_EN  13
+#define SPI_CLK_DIV0      12
+#define SPI_CLKCNT_N      8
+#define SPI_CLKCNT_H      4
+#define SPI_CLKCNT_L      0
+/*------------------ end of register bit definition-------------------------------------------*/
+
+#define AMLOGIC_SPI_MAX_FREQ        25000000
+#define SPI_DEV_NAME                "spi_nor"
+
+#define FLASH_PAGESIZE      256
+
+/* Flash opcodes. */
+#define OPCODE_WREN     0x06    /* Write enable */
+#define OPCODE_RDSR     0x05    /* Read status register */
+#define OPCODE_WRSR     0x01    /* Write status register */
+#define OPCODE_NORM_READ    0x03    /* Read data bytes (low frequency) */
+#define OPCODE_FAST_READ    0x0b    /* Read data bytes (high frequency) */
+#define OPCODE_PP       0x02    /* Page program (up to 256 bytes) */
+#define OPCODE_SE_4K        0x20    /* Erase 4KiB block */
+#define OPCODE_SE_32K       0x52    /* Erase 32KiB block */
+#define OPCODE_BE       0xd8    /* Sector erase (usually 64KiB) */
+#define OPCODE_RDID     0x9f    /* Read JEDEC ID */
+
+/* Status Register bits. */
+#define SR_WIP          1   /* Write in progress */
+#define SR_WEL          2   /* Write enable latch */
+/* meaning of other SR_* bits may differ between vendors */
+#define SR_BP0          4   /* Block protect 0 */
+#define SR_BP1          8   /* Block protect 1 */
+#define SR_BP2          0x10    /* Block protect 2 */
+#define SR_SRWD         0x80    /* SR write protect */
+
+/* Define max times to check status register before we give up. */
+#define MAX_READY_WAIT_COUNT    100000
+#define CMD_SIZE        4
+
+#ifdef CONFIG_SPI_USE_FAST_READ
+#define OPCODE_READ     OPCODE_FAST_READ
+#define FAST_READ_DUMMY_BYTE 1
+#else
+#define OPCODE_READ     OPCODE_NORM_READ
+#define FAST_READ_DUMMY_BYTE 0
+#endif
+
+#ifdef CONFIG_MTD
+#define mtd_has_partitions()    (1)
+#else
+#define mtd_has_partitions()    (0)
+#endif
+
diff --git a/arch/arm/mach-meson6/include/mach/system.h b/arch/arm/mach-meson6/include/mach/system.h
new file mode 100644
index 000000000000..5fbd08418eff
--- /dev/null
+++ b/arch/arm/mach-meson6/include/mach/system.h
@@ -0,0 +1,47 @@
+/*
+ *  arch/arm/mach-meson/include/mach/system.h
+ *
+ *  Copyright (C) 2010 AMLOGIC, INC.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; either version 2 of the License, or
+ * (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
+ * GNU General Public License for more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program; if not, write to the Free Software
+ * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA
+ */
+#ifndef __ASM_ARCH_SYSTEM_H
+#define __ASM_ARCH_SYSTEM_H
+
+#include <linux/io.h>
+#include <plat/io.h>
+#include <mach/hardware.h>
+#include <mach/register.h>
+
+static inline void arch_idle(void)
+{
+    /*
+     * This should do all the clock switching
+     * and wait for interrupt tricks
+     */
+    cpu_do_idle();
+}
+#define WATCHDOG_ENABLE_BIT  (1<<22)
+#define  DUAL_CORE_RESET		  (3<<24)
+static inline void arch_reset(char mode, const char *cmd)
+{
+    WRITE_MPEG_REG(VENC_VDAC_SETTING, 0xf);
+    WRITE_MPEG_REG(WATCHDOG_RESET, 0);
+    WRITE_MPEG_REG(WATCHDOG_TC, DUAL_CORE_RESET| WATCHDOG_ENABLE_BIT | 100);
+    while(1)
+        arch_idle();
+}
+
+#endif
diff --git a/arch/arm/mach-meson6/include/mach/timex.h b/arch/arm/mach-meson6/include/mach/timex.h
new file mode 100644
index 000000000000..aceef43d8d30
--- /dev/null
+++ b/arch/arm/mach-meson6/include/mach/timex.h
@@ -0,0 +1,27 @@
+/*
+ *  arch/arm/mach-meson/include/mach/timex.h
+ *
+ *  Amlogic architecture timex specifications
+ *
+ *  Copyright (C) 2010 AMLOGIC, INC.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; either version 2 of the License, or
+ * (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
+ * GNU General Public License for more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program; if not, write to the Free Software
+ * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA
+ */
+#ifndef CONFIG_MESON_CLOCK_TICK_RATE
+#define CLOCK_TICK_RATE     25000000
+#else
+#define CLOCK_TICK_RATE     (CONFIG_MESON_CLOCK_TICK_RATE)
+#endif
+extern struct sys_timer meson_sys_timer;
\ No newline at end of file
diff --git a/arch/arm/mach-meson6/include/mach/tvregs.h b/arch/arm/mach-meson6/include/mach/tvregs.h
new file mode 100644
index 000000000000..5ed95c5872fc
--- /dev/null
+++ b/arch/arm/mach-meson6/include/mach/tvregs.h
@@ -0,0 +1,1368 @@
+/*
+ * Amlogic Apollo
+ * frame buffer driver
+ *
+ * Copyright (C) 2009 Amlogic, Inc.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; either version 2 of the named License,
+ * or any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
+ * GNU General Public License for more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program; if not, write to the Free Software
+ * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307, USA
+ *
+ * Author:  Tim Yao <timyao@amlogic.com>
+ *
+ */
+
+#ifndef TVREGS_H
+#define TVREGS_H
+
+#include "am_regs.h"
+#define MREG_END_MARKER 0xffff
+
+
+	#define VIDEO_CLOCK_HD_25	0x00101529
+	#define VIDEO_CLOCK_SD_25	0x00500a6c
+	#define VIDEO_CLOCK_HD_24	0x00140863
+	#define VIDEO_CLOCK_SD_24	0x0050042d
+
+
+typedef struct reg_s {
+    uint reg;
+    uint val;
+} reg_t;
+
+typedef struct tvinfo_s {
+    uint xres;
+    uint yres;
+    const char *id;
+} tvinfo_t;
+/*
+24M
+25M
+*/
+static const  reg_t tvreg_vclk_sd[]={
+	{HHI_VID_PLL_CNTL,VIDEO_CLOCK_SD_24},//SD.24
+    {HHI_VID_PLL_CNTL,VIDEO_CLOCK_SD_25},//SD,25
+};
+
+static const  reg_t tvreg_vclk_hd[]={
+    {HHI_VID_PLL_CNTL,VIDEO_CLOCK_HD_24},//HD,24
+    {HHI_VID_PLL_CNTL,VIDEO_CLOCK_HD_25},//HD,25
+};
+
+static const  reg_t tvregs_720p[] = {
+    {VENC_VDAC_SETTING,          0xff,  },
+
+    {HHI_VID_CLK_CNTL,           0x0,},
+
+    {HHI_VID_PLL_CNTL2,          0x814d3928},
+    {HHI_VID_PLL_CNTL3,          0x6b425012},
+     {HHI_VID_PLL_CNTL4,          0x110},
+    {HHI_VID_PLL_CNTL,           0x0001043e,},
+    {HHI_VID_DIVIDER_CNTL,       0x00010843,},
+    {HHI_VID_CLK_DIV,            0x100},
+    {HHI_VID_CLK_CNTL,           0x80000,},
+    {HHI_VID_CLK_CNTL,           0x88001,},
+    {HHI_VID_CLK_CNTL,           0x80003,},
+    {HHI_VIID_CLK_DIV,           0x00000101,},
+
+    {HHI_HDMI_AFC_CNTL,          0x8c0000c3},
+    {ENCP_VIDEO_FILT_CTRL,       0x0052,},
+    {VENC_DVI_SETTING,           0x2029,},
+    {ENCP_VIDEO_MODE,            0x4040,},
+    {ENCP_VIDEO_MODE_ADV,        0x0019,},
+    {ENCP_VIDEO_YFP1_HTIME,      648,   },
+    {ENCP_VIDEO_YFP2_HTIME,      3207,  },
+    {ENCP_VIDEO_MAX_PXCNT,       3299,  },
+    {ENCP_VIDEO_HSPULS_BEGIN,    80,    },
+    {ENCP_VIDEO_HSPULS_END,      240,   },
+    {ENCP_VIDEO_HSPULS_SWITCH,   80,    },
+    {ENCP_VIDEO_VSPULS_BEGIN,    688,   },
+    {ENCP_VIDEO_VSPULS_END,      3248,  },
+    {ENCP_VIDEO_VSPULS_BLINE,    4,     },
+    {ENCP_VIDEO_VSPULS_ELINE,    8,     },
+    {ENCP_VIDEO_EQPULS_BLINE,    4,     },
+    {ENCP_VIDEO_EQPULS_ELINE,    8,     },
+    {ENCP_VIDEO_HAVON_BEGIN,     648,   },
+    {ENCP_VIDEO_HAVON_END,       3207,  },
+    {ENCP_VIDEO_VAVON_BLINE,     29,    },
+    {ENCP_VIDEO_VAVON_ELINE,     748,   },
+    {ENCP_VIDEO_HSO_BEGIN,       256    },
+    {ENCP_VIDEO_HSO_END,         168,   },
+    {ENCP_VIDEO_VSO_BEGIN,       168,   },
+    {ENCP_VIDEO_VSO_END,         256,   },
+    {ENCP_VIDEO_VSO_BLINE,       0,     },
+    {ENCP_VIDEO_VSO_ELINE,       5,     },
+    {ENCP_VIDEO_MAX_LNCNT,       749,   },
+    {VENC_VIDEO_PROG_MODE,       0x100, },
+    {VENC_SYNC_ROUTE,            0,     },
+    {VENC_INTCTRL,               0x200, },
+    {ENCP_VFIFO2VD_CTL,               0,     },
+#ifdef CONFIG_MACH_MESON6_G02_DONGLE
+    {VENC_VDAC_SETTING,          0x07,     },
+#else
+    {VENC_VDAC_SETTING,          0,     },
+#endif
+    {VENC_UPSAMPLE_CTRL0,        0x9061,},
+    {VENC_UPSAMPLE_CTRL1,        0xa061,},
+    {VENC_UPSAMPLE_CTRL2,        0xb061,},
+    {VENC_VDAC_DACSEL0,          0x0001,},
+    {VENC_VDAC_DACSEL1,          0x0001,},
+    {VENC_VDAC_DACSEL2,          0x0001,},
+    {VENC_VDAC_DACSEL3,          0x0001,},
+    {VENC_VDAC_DACSEL4,          0x0001,},
+    {VENC_VDAC_DACSEL5,          0x0001,},
+    {VPU_VIU_VENC_MUX_CTRL,      0x000a,},
+    {VENC_VDAC_FIFO_CTRL,        0x1000,},
+    {ENCP_DACSEL_0,              0x3102,},
+    {ENCP_DACSEL_1,              0x0054,},
+    {ENCP_VIDEO_EN,              1,     },
+    {ENCI_VIDEO_EN,              0,     },
+    {MREG_END_MARKER,            0      }
+};
+
+static const  reg_t tvregs_720p_50hz[] = {
+    {VENC_VDAC_SETTING,          0xff,  },
+    {HHI_VID_CLK_CNTL,           0x0,},
+    {HHI_VID_PLL_CNTL2,          0x814d3928},
+    {HHI_VID_PLL_CNTL3,          0x6b425012},
+    {HHI_VID_PLL_CNTL4,          0x110},
+    {HHI_VID_PLL_CNTL,           0x0001043e,},
+    {HHI_VID_DIVIDER_CNTL,       0x00010843,},
+    {HHI_VID_CLK_DIV,            0x100},
+    {HHI_VID_CLK_CNTL,           0x80000,},
+    {HHI_VID_CLK_CNTL,           0x88001,},
+    {HHI_VID_CLK_CNTL,           0x80003,},
+    {HHI_VIID_CLK_DIV,           0x00000101,},
+
+    {ENCP_VIDEO_FILT_CTRL,       0x0052,},
+
+    {VENC_DVI_SETTING,           0x202d,},
+    {ENCP_VIDEO_MAX_PXCNT,       3959,  },
+    {ENCP_VIDEO_MAX_LNCNT,       749,   },
+
+     //analog vidoe position in horizontal
+    {ENCP_VIDEO_HSPULS_BEGIN,    80,    },
+    {ENCP_VIDEO_HSPULS_END,      240,   },
+    {ENCP_VIDEO_HSPULS_SWITCH,   80,    },
+
+    //DE position in horizontal
+    {ENCP_VIDEO_HAVON_BEGIN,     648,   },
+    {ENCP_VIDEO_HAVON_END,       3207,  },
+
+    //ditital hsync positon in horizontal
+    {ENCP_VIDEO_HSO_BEGIN,       128 ,},
+    {ENCP_VIDEO_HSO_END,         208 , },
+
+    /* vsync horizontal timing */
+    {ENCP_VIDEO_VSPULS_BEGIN,    688,   },
+    {ENCP_VIDEO_VSPULS_END,      3248,  },
+
+    /* vertical timing settings */
+    {ENCP_VIDEO_VSPULS_BLINE,    4,     },
+    {ENCP_VIDEO_VSPULS_ELINE,    8,     },
+    {ENCP_VIDEO_EQPULS_BLINE,    4,     },
+    {ENCP_VIDEO_EQPULS_ELINE,    8,     },
+
+    //DE position in vertical
+    {ENCP_VIDEO_VAVON_BLINE,     29,    },
+    {ENCP_VIDEO_VAVON_ELINE,     748,   },
+
+    //adjust the vsync start point and end point
+    {ENCP_VIDEO_VSO_BEGIN,       128,},  //168,   },
+    {ENCP_VIDEO_VSO_END,         128, },  //256,   },
+
+    //adjust the vsync start line and end line
+    {ENCP_VIDEO_VSO_BLINE,       0,     },
+    {ENCP_VIDEO_VSO_ELINE,       5,     },
+
+    /* filter & misc settings */
+    {ENCP_VIDEO_YFP1_HTIME,      648,   },
+    {ENCP_VIDEO_YFP2_HTIME,      3207,  },
+
+
+    {VENC_VIDEO_PROG_MODE,       0x100, },
+    {ENCP_VIDEO_MODE,            0x4040,},  //Enable Hsync and equalization pulse switch in center
+    {ENCP_VIDEO_MODE_ADV,        0x0019,},//bit6:swap PbPr; bit4:YPBPR gain as HDTV type;
+                                                 //bit3:Data input from VFIFO;bit[2}0]:repreat pixel a time
+
+     {ENCP_VIDEO_SYNC_MODE,       0x407,  },//Video input Synchronization mode ( bit[7:0] -- 4:Slave mode, 7:Master mode)
+                                                 //bit[15:6] -- adjust the vsync vertical position
+    {ENCP_VIDEO_YC_DLY,          0,     },      //Y/Cb/Cr delay
+    {VENC_SYNC_ROUTE,            0,     },
+    {VENC_INTCTRL,               0x200, },
+    {ENCP_VFIFO2VD_CTL,               0,     },
+#ifdef CONFIG_MACH_MESON6_G02_DONGLE
+    {VENC_VDAC_SETTING,          0x07,     },
+#else
+    {VENC_VDAC_SETTING,          0,     },
+#endif
+    {VPU_VIU_VENC_MUX_CTRL,      0x000a,},
+    {VENC_VDAC_FIFO_CTRL,        0x1000,},
+    {ENCP_DACSEL_0,              0x3102,},
+    {ENCP_DACSEL_1,              0x0054,},
+    {VENC_VDAC_DACSEL0,          0x0001,},
+    {VENC_VDAC_DACSEL1,          0x0001,},
+    {VENC_VDAC_DACSEL2,          0x0001,},
+    {VENC_VDAC_DACSEL3,          0x0001,},
+    {VENC_VDAC_DACSEL4,          0x0001,},
+    {VENC_VDAC_DACSEL5,          0x0001,},
+    {ENCP_VIDEO_EN,              1,     },
+    {ENCI_VIDEO_EN,              0,     },
+    {MREG_END_MARKER,            0      }
+};
+
+static const reg_t tvregs_480i[] = {
+    {VENC_VDAC_SETTING,            0xff,  },
+
+    {HHI_VID_CLK_CNTL,           0x0,       },
+    {HHI_VID_PLL_CNTL,           0x2001042d,},
+    {HHI_VID_PLL_CNTL2,          0x814d3928,},
+    {HHI_VID_PLL_CNTL3,          0x6b425012,    },
+    {HHI_VID_PLL_CNTL4,          0x110},
+    {HHI_VID_PLL_CNTL,           0x0001042d,},
+
+    {HHI_VID_DIVIDER_CNTL,       0x00011943,},
+    {HHI_VID_CLK_DIV,            0x100},
+    {HHI_VID_CLK_CNTL,           0x80000,},
+    {HHI_VID_CLK_CNTL,           0x88001,},
+    {HHI_VID_CLK_CNTL,           0x80003,},
+    {HHI_VIID_CLK_DIV,           0x00000101,},
+
+    {ENCI_CFILT_CTRL,              0x12,},
+    {ENCI_CFILT_CTRL2,              0x12,},
+    {VENC_DVI_SETTING,             0,     },
+    {ENCI_VIDEO_MODE,              0,     },
+    {ENCI_VIDEO_MODE_ADV,          0,     },
+    {ENCI_SYNC_HSO_BEGIN,          5,     },
+    {ENCI_SYNC_HSO_END,            129,   },
+    {ENCI_SYNC_VSO_EVNLN,          0x0003 },
+    {ENCI_SYNC_VSO_ODDLN,          0x0104 },
+    {ENCI_MACV_MAX_AMP,            0x810b },
+    {VENC_VIDEO_PROG_MODE,         0xf0   },
+    {ENCI_VIDEO_MODE,              0x08   },
+    {ENCI_VIDEO_MODE_ADV,          0x26,  },
+    {ENCI_VIDEO_SCH,               0x20,  },
+    {ENCI_SYNC_MODE,               0x07,  },
+    {ENCI_YC_DELAY,                0x353, },
+    {ENCI_VFIFO2VD_PIXEL_START,    0xf3,  },
+    {ENCI_VFIFO2VD_PIXEL_END,      0x0693,},
+    {ENCI_VFIFO2VD_LINE_TOP_START, 0x12,  },
+    {ENCI_VFIFO2VD_LINE_TOP_END,   0x102, },
+    {ENCI_VFIFO2VD_LINE_BOT_START, 0x13,  },
+    {ENCI_VFIFO2VD_LINE_BOT_END,   0x103, },
+    {VENC_SYNC_ROUTE,              0,     },
+    {ENCI_DBG_PX_RST,              0,     },
+    {VENC_INTCTRL,                 0x2,   },
+    {ENCI_VFIFO2VD_CTL,            0x4e01,},
+#ifdef CONFIG_MACH_MESON6_G02_DONGLE
+    {VENC_VDAC_SETTING,          0x07,     },
+#else
+    {VENC_VDAC_SETTING,          0,     },
+#endif
+    {VENC_UPSAMPLE_CTRL0,          0x0061,},
+    {VENC_UPSAMPLE_CTRL1,          0x4061,},
+    {VENC_UPSAMPLE_CTRL2,          0x5061,},
+    {VENC_VDAC_DACSEL0,            0x0000,},
+    {VENC_VDAC_DACSEL1,            0x0000,},
+    {VENC_VDAC_DACSEL2,            0x0000,},
+    {VENC_VDAC_DACSEL3,            0x0000,},
+    {VENC_VDAC_DACSEL4,            0x0000,},
+    {VENC_VDAC_DACSEL5,            0x0000,},
+    {VPU_VIU_VENC_MUX_CTRL,        0x0005,},
+    {VENC_VDAC_FIFO_CTRL,          0x2000,},
+    {ENCI_DACSEL_0,                0x6405 },
+    {ENCI_DACSEL_1,                0x87   },
+    {ENCP_VIDEO_EN,                0,     },
+    {ENCI_VIDEO_EN,                1,     },
+    {MREG_END_MARKER,              0      }
+};
+
+static const reg_t tvregs_480cvbs[] = {
+     {VENC_VDAC_SETTING,            0xff,  },
+
+    {HHI_VID_CLK_CNTL,           0x0,       },
+    {HHI_VID_PLL_CNTL,           0x2001042d,},
+    {HHI_VID_PLL_CNTL2,          0x814d3928,},
+    {HHI_VID_PLL_CNTL3,          0x6b425012,    },
+    {HHI_VID_PLL_CNTL4,          0x110},
+    {HHI_VID_PLL_CNTL,           0x0001042d,},
+
+    {HHI_VID_DIVIDER_CNTL,       0x00011943,},
+    {HHI_VID_CLK_DIV,            0x100},
+    {HHI_VID_CLK_CNTL,           0x80000,},
+    {HHI_VID_CLK_CNTL,           0x88001,},
+    {HHI_VID_CLK_CNTL,           0x80003,},
+    {HHI_VIID_CLK_DIV,           0x00000101,},
+
+    {ENCI_CFILT_CTRL,              0x12,},
+    {ENCI_CFILT_CTRL2,              0x12,},
+    {VENC_DVI_SETTING,             0,     },
+    {ENCI_VIDEO_MODE,              0,     },
+    {ENCI_VIDEO_MODE_ADV,          0,     },
+    {ENCI_SYNC_HSO_BEGIN,          5,     },
+    {ENCI_SYNC_HSO_END,            129,   },
+    {ENCI_SYNC_VSO_EVNLN,          0x0003 },
+    {ENCI_SYNC_VSO_ODDLN,          0x0104 },
+    {ENCI_MACV_MAX_AMP,            0x810b },
+    {VENC_VIDEO_PROG_MODE,         0xf0   },
+    {ENCI_VIDEO_MODE,              0x08   },
+    {ENCI_VIDEO_MODE_ADV,          0x26,  },
+    {ENCI_VIDEO_SCH,               0x20,  },
+    {ENCI_SYNC_MODE,               0x07,  },
+    {ENCI_YC_DELAY,                0x353, },
+    {ENCI_VFIFO2VD_PIXEL_START,    0xf3,  },
+    {ENCI_VFIFO2VD_PIXEL_END,      0x0693,},
+    {ENCI_VFIFO2VD_LINE_TOP_START, 0x12,  },
+    {ENCI_VFIFO2VD_LINE_TOP_END,   0x102, },
+    {ENCI_VFIFO2VD_LINE_BOT_START, 0x13,  },
+    {ENCI_VFIFO2VD_LINE_BOT_END,   0x103, },
+    {VENC_SYNC_ROUTE,              0,     },
+    {ENCI_DBG_PX_RST,              0,     },
+    {VENC_INTCTRL,                 0x2,   },
+    {ENCI_VFIFO2VD_CTL,            0x4e01,},
+#ifdef CONFIG_MACH_MESON6_G02_DONGLE
+    {VENC_VDAC_SETTING,          0x07,     },
+#else
+    {VENC_VDAC_SETTING,          0,     },
+#endif
+    {VENC_UPSAMPLE_CTRL0,          0x0061,},
+    {VENC_UPSAMPLE_CTRL1,          0x4061,},
+    {VENC_UPSAMPLE_CTRL2,          0x5061,},
+    {VENC_VDAC_DACSEL0,            0x0000,},
+    {VENC_VDAC_DACSEL1,            0x0000,},
+    {VENC_VDAC_DACSEL2,            0x0000,},
+    {VENC_VDAC_DACSEL3,            0x0000,},
+    {VENC_VDAC_DACSEL4,            0x0000,},
+    {VENC_VDAC_DACSEL5,            0x0000,},
+    {VPU_VIU_VENC_MUX_CTRL,        0x0005,},
+    {VENC_VDAC_FIFO_CTRL,          0x2000,},
+    {ENCI_DACSEL_0,                0x1111 },
+    {ENCI_DACSEL_1,                0x11   },
+    {ENCP_VIDEO_EN,                0,     },
+    {ENCI_VIDEO_EN,                1,     },
+    {MREG_END_MARKER,              0      }
+};
+
+static const reg_t tvregs_480p[] = {
+    {VENC_VDAC_SETTING,          0xff,  },
+    {HHI_VID_CLK_CNTL,           0x0,       },
+    {HHI_VID_PLL_CNTL,           0x2001042d,},
+    {HHI_VID_PLL_CNTL2,          0x814d3928,},
+    {HHI_VID_PLL_CNTL3,          0x6b425012,    },
+    {HHI_VID_PLL_CNTL4,          0x110},
+    {HHI_VID_PLL_CNTL,           0x0001042d,},
+
+    {HHI_VID_DIVIDER_CNTL,       0x00011943,},
+    {HHI_VID_CLK_DIV,            0x100},
+    {HHI_VID_CLK_CNTL,           0x80000,},
+    {HHI_VID_CLK_CNTL,           0x88001,},
+    {HHI_VID_CLK_CNTL,           0x80003,},
+    {HHI_VIID_CLK_DIV,           0x00000101,},
+
+    //{HHI_VID_CLK_DIV,            0x01000100,},
+    {ENCP_VIDEO_FILT_CTRL,       0x2052,},
+    {VENC_DVI_SETTING,           0x21,  },
+    {ENCP_VIDEO_MODE,            0x4000,},
+    {ENCP_VIDEO_MODE_ADV,        9,     },
+    {ENCP_VIDEO_YFP1_HTIME,      244,   },
+    {ENCP_VIDEO_YFP2_HTIME,      1630,  },
+    {ENCP_VIDEO_YC_DLY,          0,     },
+    {ENCP_VIDEO_MAX_PXCNT,       1715,  },
+    {ENCP_VIDEO_MAX_LNCNT,       524,   },
+    {ENCP_VIDEO_HSPULS_BEGIN,    0x22,  },
+    {ENCP_VIDEO_HSPULS_END,      0xa0,  },
+    {ENCP_VIDEO_HSPULS_SWITCH,   88,    },
+    {ENCP_VIDEO_VSPULS_BEGIN,    0,     },
+    {ENCP_VIDEO_VSPULS_END,      1589   },
+    {ENCP_VIDEO_VSPULS_BLINE,    0,     },
+    {ENCP_VIDEO_VSPULS_ELINE,    5,     },
+    {ENCP_VIDEO_HAVON_BEGIN,     249,   },
+    {ENCP_VIDEO_HAVON_END,       1689,  },
+    {ENCP_VIDEO_VAVON_BLINE,     42,    },
+    {ENCP_VIDEO_VAVON_ELINE,     521,   },
+    {ENCP_VIDEO_SYNC_MODE,       0x07,  },
+    {VENC_VIDEO_PROG_MODE,       0x0,   },
+    {VENC_VIDEO_EXSRC,           0x0,   },
+    {ENCP_VIDEO_HSO_BEGIN,       0x3,   },
+    {ENCP_VIDEO_HSO_END,         0x5,   },
+    {ENCP_VIDEO_VSO_BEGIN,       0x3,   },
+    {ENCP_VIDEO_VSO_END,         0x5,   },
+    {ENCP_VIDEO_VSO_BLINE,       0,     },  //added by JZD. Switch Panel to 480p first time, movie video flicks if not set this to 0
+    {ENCP_VIDEO_SY_VAL,          8,     },
+    {ENCP_VIDEO_SY2_VAL,         0x1d8, },
+    {VENC_SYNC_ROUTE,            0,     },
+    {VENC_INTCTRL,               0x200, },
+    {ENCP_VFIFO2VD_CTL,               0,     },
+#ifdef CONFIG_MACH_MESON6_G02_DONGLE
+    {VENC_VDAC_SETTING,          0x07,     },
+#else
+    {VENC_VDAC_SETTING,          0,     },
+#endif
+    {VENC_UPSAMPLE_CTRL0,        0x9061,},
+    {VENC_UPSAMPLE_CTRL1,        0xa061,},
+    {VENC_UPSAMPLE_CTRL2,        0xb061,},
+    {VENC_VDAC_DACSEL0,          0xf003,},
+    {VENC_VDAC_DACSEL1,          0xf003,},
+    {VENC_VDAC_DACSEL2,          0xf003,},
+    {VENC_VDAC_DACSEL3,          0xf003,},
+    {VENC_VDAC_DACSEL4,          0xf003,},
+    {VENC_VDAC_DACSEL5,          0xf003,},
+    {VPU_VIU_VENC_MUX_CTRL,      0x000a,},
+    {VENC_VDAC_FIFO_CTRL,        0x1000,},
+    {ENCP_DACSEL_0,              0x3102,},
+    {ENCP_DACSEL_1,              0x0054,},
+    {ENCI_VIDEO_EN,              0      },
+    {ENCP_VIDEO_EN,              1      },
+    {MREG_END_MARKER,            0      }
+};
+
+static const reg_t tvregs_576i[] = {
+    {VENC_VDAC_SETTING,               0xff,      },
+
+    {HHI_VID_CLK_CNTL,           0x0,       },
+    {HHI_VID_PLL_CNTL,           0x2001042d,},
+    {HHI_VID_PLL_CNTL2,          0x814d3928,},
+    {HHI_VID_PLL_CNTL3,          0x6b425012,    },
+    {HHI_VID_PLL_CNTL4,          0x110},
+    {HHI_VID_PLL_CNTL,           0x0001042d,},
+
+    {HHI_VID_DIVIDER_CNTL,       0x00011943,},
+    {HHI_VID_CLK_DIV,            0x100},
+    {HHI_VID_CLK_CNTL,           0x80000,},
+    {HHI_VID_CLK_CNTL,           0x88001,},
+    {HHI_VID_CLK_CNTL,           0x80003,},
+    {HHI_VIID_CLK_DIV,           0x00000101,},
+
+    {ENCI_CFILT_CTRL,                 0x12,    },
+    {ENCI_CFILT_CTRL2,                 0x12,    },
+    {VENC_DVI_SETTING,                0,         },
+    {ENCI_VIDEO_MODE,                 0,         },
+    {ENCI_VIDEO_MODE_ADV,             0,         },
+    {ENCI_SYNC_HSO_BEGIN,             3,         },
+    {ENCI_SYNC_HSO_END,               129,       },
+    {ENCI_SYNC_VSO_EVNLN,             0x0003     },
+    {ENCI_SYNC_VSO_ODDLN,             0x0104     },
+    {ENCI_MACV_MAX_AMP,               0x8107     },
+    {VENC_VIDEO_PROG_MODE,            0xff       },
+    {ENCI_VIDEO_MODE,                 0x13       },
+    {ENCI_VIDEO_MODE_ADV,             0x26,      },
+    {ENCI_VIDEO_SCH,                  0x28,      },
+    {ENCI_SYNC_MODE,                  0x07,      },
+    {ENCI_YC_DELAY,                   0x353,     },
+    {ENCI_VFIFO2VD_PIXEL_START,       0x010b     },
+    {ENCI_VFIFO2VD_PIXEL_END,         0x06ab     },
+    {ENCI_VFIFO2VD_LINE_TOP_START,    0x0016     },
+    {ENCI_VFIFO2VD_LINE_TOP_END,      0x0136     },
+    {ENCI_VFIFO2VD_LINE_BOT_START,    0x0017     },
+    {ENCI_VFIFO2VD_LINE_BOT_END,      0x0137     },
+    {VENC_SYNC_ROUTE,                 0,         },
+    {ENCI_DBG_PX_RST,                 0,         },
+    {VENC_INTCTRL,                    0x2,       },
+    {ENCI_VFIFO2VD_CTL,               0x4e01,    },
+#ifdef CONFIG_MACH_MESON6_G02_DONGLE
+    {VENC_VDAC_SETTING,          0x07,     },
+#else
+    {VENC_VDAC_SETTING,          0,     },
+#endif
+    {VENC_UPSAMPLE_CTRL0,             0x0061,    },
+    {VENC_UPSAMPLE_CTRL1,             0x4061,    },
+    {VENC_UPSAMPLE_CTRL2,             0x5061,    },
+    {VENC_VDAC_DACSEL0,               0x0000,    },
+    {VENC_VDAC_DACSEL1,               0x0000,    },
+    {VENC_VDAC_DACSEL2,               0x0000,    },
+    {VENC_VDAC_DACSEL3,               0x0000,    },
+    {VENC_VDAC_DACSEL4,               0x0000,    },
+    {VENC_VDAC_DACSEL5,               0x0000,    },
+    {VPU_VIU_VENC_MUX_CTRL,           0x0005,    },
+    {VENC_VDAC_FIFO_CTRL,             0x2000,    },
+    {ENCI_DACSEL_0,                   0x6405     },
+    {ENCI_DACSEL_1,                   0x87       },
+    {ENCP_VIDEO_EN,                   0,         },
+    {ENCI_VIDEO_EN,                   1,         },
+    {MREG_END_MARKER,                 0          }
+};
+
+static const reg_t tvregs_576cvbs[] = {
+{VENC_VDAC_SETTING,               0xff,      },
+
+    {HHI_VID_CLK_CNTL,           0x0,       },
+    {HHI_VID_PLL_CNTL,           0x2001042d,},
+    {HHI_VID_PLL_CNTL2,          0x814d3928,},
+    {HHI_VID_PLL_CNTL3,          0x6b425012,    },
+    {HHI_VID_PLL_CNTL4,          0x110},
+    {HHI_VID_PLL_CNTL,           0x0001042d,},
+
+    {HHI_VID_DIVIDER_CNTL,       0x00011943,},
+    {HHI_VID_CLK_DIV,            0x100},
+    {HHI_VID_CLK_CNTL,           0x80000,},
+    {HHI_VID_CLK_CNTL,           0x88001,},
+    {HHI_VID_CLK_CNTL,           0x80003,},
+    {HHI_VIID_CLK_DIV,           0x00000101,},
+
+    {ENCI_CFILT_CTRL,                 0x12,    },
+    {ENCI_CFILT_CTRL2,                 0x12,    },
+    {VENC_DVI_SETTING,                0,         },
+    {ENCI_VIDEO_MODE,                 0,         },
+    {ENCI_VIDEO_MODE_ADV,             0,         },
+    {ENCI_SYNC_HSO_BEGIN,             3,         },
+    {ENCI_SYNC_HSO_END,               129,       },
+    {ENCI_SYNC_VSO_EVNLN,             0x0003     },
+    {ENCI_SYNC_VSO_ODDLN,             0x0104     },
+    {ENCI_MACV_MAX_AMP,               0x8107     },
+    {VENC_VIDEO_PROG_MODE,            0xff       },
+    {ENCI_VIDEO_MODE,                 0x13       },
+    {ENCI_VIDEO_MODE_ADV,             0x26,      },
+    {ENCI_VIDEO_SCH,                  0x28,      },
+    {ENCI_SYNC_MODE,                  0x07,      },
+    {ENCI_YC_DELAY,                   0x353,     },
+    {ENCI_VFIFO2VD_PIXEL_START,       0x010b     },
+    {ENCI_VFIFO2VD_PIXEL_END,         0x06ab     },
+    {ENCI_VFIFO2VD_LINE_TOP_START,    0x0016     },
+    {ENCI_VFIFO2VD_LINE_TOP_END,      0x0136     },
+    {ENCI_VFIFO2VD_LINE_BOT_START,    0x0017     },
+    {ENCI_VFIFO2VD_LINE_BOT_END,      0x0137     },
+    {VENC_SYNC_ROUTE,                 0,         },
+    {ENCI_DBG_PX_RST,                 0,         },
+    {VENC_INTCTRL,                    0x2,       },
+    {ENCI_VFIFO2VD_CTL,               0x4e01,    },
+#ifdef CONFIG_MACH_MESON6_G02_DONGLE
+    {VENC_VDAC_SETTING,          0x07,     },
+#else
+    {VENC_VDAC_SETTING,          0,     },
+#endif
+    {VENC_UPSAMPLE_CTRL0,             0x0061,    },
+    {VENC_UPSAMPLE_CTRL1,             0x4061,    },
+    {VENC_UPSAMPLE_CTRL2,             0x5061,    },
+    {VENC_VDAC_DACSEL0,               0x0000,    },
+    {VENC_VDAC_DACSEL1,               0x0000,    },
+    {VENC_VDAC_DACSEL2,               0x0000,    },
+    {VENC_VDAC_DACSEL3,               0x0000,    },
+    {VENC_VDAC_DACSEL4,               0x0000,    },
+    {VENC_VDAC_DACSEL5,               0x0000,    },
+    {VPU_VIU_VENC_MUX_CTRL,           0x0005,    },
+    {VENC_VDAC_FIFO_CTRL,             0x2000,    },
+    {ENCI_DACSEL_0,                   0x1111     },
+    {ENCI_DACSEL_1,                   0x11       },
+    {ENCP_VIDEO_EN,                   0,         },
+    {ENCI_VIDEO_EN,                   1,         },
+    {VENC_VDAC_SETTING,				  0x5		 },
+    {VENC_VDAC_DAC1_GAINCTRL,		  0x1b		 },
+    {ENCI_YC_DELAY,					  0x333		 },
+    {ENCI_VIDEO_SAT,				  0x5		 },
+    {VENC_VDAC_DAC1_FILT_CTRL0,		  0x1		 },
+    {VENC_VDAC_DAC1_FILT_CTRL1,		  0xfc48	 },
+    {MREG_END_MARKER,                 0          }
+};
+
+static const reg_t tvregs_576p[] = {
+    {VENC_VDAC_SETTING,          0xff,      },
+    {HHI_VID_CLK_CNTL,           0x0,       },
+    {HHI_VID_PLL_CNTL,           0x2001042d,},
+    {HHI_VID_PLL_CNTL2,          0x814d3928,},
+    {HHI_VID_PLL_CNTL3,          0x6b425012,    },
+    {HHI_VID_PLL_CNTL4,          0x110},
+    {HHI_VID_PLL_CNTL,           0x0001042d,},
+
+    {HHI_VID_DIVIDER_CNTL,       0x00011943,},
+    {HHI_VID_CLK_DIV,            0x100},
+    {HHI_VID_CLK_CNTL,           0x80000,},
+    {HHI_VID_CLK_CNTL,           0x88001,},
+    {HHI_VID_CLK_CNTL,           0x80003,},
+    {HHI_VIID_CLK_DIV,           0x00000101,},
+
+    {HHI_HDMI_AFC_CNTL,          0x8c0000c3,},
+    {ENCP_VIDEO_FILT_CTRL,       0x52,      },
+    {VENC_DVI_SETTING,           0x21,      },
+    {ENCP_VIDEO_MODE,            0x4000,    },
+    {ENCP_VIDEO_MODE_ADV,        9,         },
+    {ENCP_VIDEO_YFP1_HTIME,      235,       },
+    {ENCP_VIDEO_YFP2_HTIME,      1674,      },
+    {ENCP_VIDEO_YC_DLY,          0xf,       },
+    {ENCP_VIDEO_MAX_PXCNT,       1727,      },
+    {ENCP_VIDEO_MAX_LNCNT,       624,       },
+    {ENCP_VIDEO_HSPULS_BEGIN,    0,         },
+    {ENCP_VIDEO_HSPULS_END,      0x80,      },
+    {ENCP_VIDEO_HSPULS_SWITCH,   88,        },
+    {ENCP_VIDEO_VSPULS_BEGIN,    0,         },
+    {ENCP_VIDEO_VSPULS_END,      1599       },
+    {ENCP_VIDEO_VSPULS_BLINE,    0,         },
+    {ENCP_VIDEO_VSPULS_ELINE,    4,         },
+    {ENCP_VIDEO_HAVON_BEGIN,     235,       },
+    {ENCP_VIDEO_HAVON_END,       1674,      },
+    {ENCP_VIDEO_VAVON_BLINE,     44,        },
+    {ENCP_VIDEO_VAVON_ELINE,     619,       },
+    {ENCP_VIDEO_SYNC_MODE,       0x07,      },
+    {VENC_VIDEO_PROG_MODE,       0x0,       },
+    {VENC_VIDEO_EXSRC,           0x0,       },
+    {ENCP_VIDEO_HSO_BEGIN,       0x80,      },
+    {ENCP_VIDEO_HSO_END,         0x0,       },
+    {ENCP_VIDEO_VSO_BEGIN,       0x0,       },
+    {ENCP_VIDEO_VSO_END,         0x5,       },
+    {ENCP_VIDEO_VSO_BLINE,       0,         },
+    {ENCP_VIDEO_SY_VAL,          8,         },
+    {ENCP_VIDEO_SY2_VAL,         0x1d8,     },
+    {VENC_SYNC_ROUTE,            0,         },
+    {VENC_INTCTRL,               0x200,     },
+    {ENCP_VFIFO2VD_CTL,               0,         },
+#ifdef CONFIG_MACH_MESON6_G02_DONGLE
+    {VENC_VDAC_SETTING,          0x07,     },
+#else
+    {VENC_VDAC_SETTING,          0,     },
+#endif
+    {VENC_UPSAMPLE_CTRL0,        0x9061,    },
+    {VENC_UPSAMPLE_CTRL1,        0xa061,    },
+    {VENC_UPSAMPLE_CTRL2,        0xb061,    },
+    {VENC_VDAC_DACSEL0,          0xf003,    },
+    {VENC_VDAC_DACSEL1,          0xf003,    },
+    {VENC_VDAC_DACSEL2,          0xf003,    },
+    {VENC_VDAC_DACSEL3,          0xf003,    },
+    {VENC_VDAC_DACSEL4,          0xf003,    },
+    {VENC_VDAC_DACSEL5,          0xf003,    },
+    {VPU_VIU_VENC_MUX_CTRL,      0x000a,    },
+    {VENC_VDAC_FIFO_CTRL,        0x1000,    },
+    {ENCP_DACSEL_0,              0x3102,    },
+    {ENCP_DACSEL_1,              0x0054,    },
+    {ENCI_VIDEO_EN,              0          },
+    {ENCP_VIDEO_EN,              1          },
+    {MREG_END_MARKER,            0          }
+};
+
+static const reg_t tvregs_1080i[] = {
+    {VENC_VDAC_SETTING,          0xff,  },
+//	{VCLK_HD},
+    {HHI_VID_CLK_CNTL,           0x0,},
+    {HHI_VID_PLL_CNTL2,          0x814d3928},
+    {HHI_VID_PLL_CNTL3,          0x6b425012},
+    {HHI_VID_PLL_CNTL4,          0x110},
+    {HHI_VID_PLL_CNTL,           0x0001043e,},
+    {HHI_VID_DIVIDER_CNTL,       0x00010843,},
+    {HHI_VID_CLK_DIV,            0x100},
+    {HHI_VID_CLK_CNTL,           0x80000,},
+    {HHI_VID_CLK_CNTL,           0x88001,},
+    {HHI_VID_CLK_CNTL,           0x80003,},
+    {HHI_VIID_CLK_DIV,           0x00000101,},
+
+    {ENCP_VIDEO_FILT_CTRL,       0x0052,},
+    {VENC_DVI_SETTING,           0x2029,},
+    {ENCP_VIDEO_MAX_PXCNT,       4399,  },
+    {ENCP_VIDEO_MAX_LNCNT,       1124,  },
+    {ENCP_VIDEO_HSPULS_BEGIN,    88,    },
+    {ENCP_VIDEO_HSPULS_END,      264,   },
+    {ENCP_VIDEO_HSPULS_SWITCH,   88,    },
+    {ENCP_VIDEO_HAVON_BEGIN,     516,   },
+    {ENCP_VIDEO_HAVON_END,       4355,  },
+    {ENCP_VIDEO_HSO_BEGIN,       264,   },
+    {ENCP_VIDEO_HSO_END,         176,   },
+    {ENCP_VIDEO_EQPULS_BEGIN,    2288,  },
+    {ENCP_VIDEO_EQPULS_END,      2464,  },
+    {ENCP_VIDEO_VSPULS_BEGIN,    440,   },
+    {ENCP_VIDEO_VSPULS_END,      2200,  },
+    {ENCP_VIDEO_VSPULS_BLINE,    0,     },
+    {ENCP_VIDEO_VSPULS_ELINE,    4,     },
+    {ENCP_VIDEO_EQPULS_BLINE,    0,     },
+    {ENCP_VIDEO_EQPULS_ELINE,    4,     },
+    {ENCP_VIDEO_VAVON_BLINE,     20,    },
+    {ENCP_VIDEO_VAVON_ELINE,     559,   },
+    {ENCP_VIDEO_VSO_BEGIN,       88,    },
+    {ENCP_VIDEO_VSO_END,         88,    },
+    {ENCP_VIDEO_VSO_BLINE,       0,     },
+    {ENCP_VIDEO_VSO_ELINE,       5,     },
+    {ENCP_VIDEO_YFP1_HTIME,      516,   },
+    {ENCP_VIDEO_YFP2_HTIME,      4355,  },
+    {VENC_VIDEO_PROG_MODE,       0x100, },
+    {ENCP_VIDEO_OFLD_VOAV_OFST,  0x11   },
+    {ENCP_VIDEO_MODE,            0x5ffc,},
+    {ENCP_VIDEO_MODE_ADV,        0x0019,},
+    {ENCP_VIDEO_SYNC_MODE,       0x207, },
+    {VENC_SYNC_ROUTE,            0,     },
+    {VENC_INTCTRL,               0x200, },
+    {ENCP_VFIFO2VD_CTL,               0,     },
+    {VENC_VDAC_FIFO_CTRL,        0x1000,},
+#ifdef CONFIG_MACH_MESON6_G02_DONGLE
+    {VENC_VDAC_SETTING,          0x07,     },
+#else
+    {VENC_VDAC_SETTING,          0,     },
+#endif
+    {ENCP_DACSEL_0,              0x3102,},
+    {ENCP_DACSEL_1,              0x0054,},
+    {VENC_VDAC_DACSEL0,          0x0001,},
+    {VENC_VDAC_DACSEL1,          0x0001,},
+    {VENC_VDAC_DACSEL2,          0x0001,},
+    {VENC_VDAC_DACSEL3,          0x0001,},
+    {VENC_VDAC_DACSEL4,          0x0001,},
+    {VENC_VDAC_DACSEL5,          0x0001,},
+    {ENCI_VIDEO_EN,              0,     },
+    {ENCP_VIDEO_EN,              1,     },
+    {MREG_END_MARKER,            0      }
+};
+
+static const reg_t tvregs_1080i_50hz[] = {
+    {VENC_VDAC_SETTING,          0xff,  },
+//	{VCLK_HD},
+	    {HHI_VID_CLK_CNTL,           0x0,},
+    {HHI_VID_PLL_CNTL2,          0x814d3928},
+    {HHI_VID_PLL_CNTL3,          0x6b425012},
+    {HHI_VID_PLL_CNTL4,          0x110},
+    {HHI_VID_PLL_CNTL,           0x0001043e,},
+    {HHI_VID_DIVIDER_CNTL,       0x00010843,},
+    {HHI_VID_CLK_DIV,            0x100},
+    {HHI_VID_CLK_CNTL,           0x80000,},
+    {HHI_VID_CLK_CNTL,           0x88001,},
+    {HHI_VID_CLK_CNTL,           0x80003,},
+    {HHI_VIID_CLK_DIV,           0x00000101,},
+    {ENCP_VIDEO_FILT_CTRL,       0x0052,},
+
+    {VENC_DVI_SETTING,           0x202d,},
+    {ENCP_VIDEO_MAX_PXCNT,       5279,  },
+    {ENCP_VIDEO_MAX_LNCNT,       1124,  },
+
+    //analog vidoe position in horizontal
+    {ENCP_VIDEO_HSPULS_BEGIN,    88,    },
+    {ENCP_VIDEO_HSPULS_END,      264,   },
+    {ENCP_VIDEO_HSPULS_SWITCH,   88,    },
+
+    //DE position in horizontal
+    {ENCP_VIDEO_HAVON_BEGIN,     526,   },
+    {ENCP_VIDEO_HAVON_END,       4365,  },
+
+    //ditital hsync positon in horizontal
+    {ENCP_VIDEO_HSO_BEGIN,       142,   },
+    {ENCP_VIDEO_HSO_END,         230,   },
+
+    /* vsync horizontal timing */
+    {ENCP_VIDEO_EQPULS_BEGIN,    2728,  },
+    {ENCP_VIDEO_EQPULS_END,      2904,  },
+    {ENCP_VIDEO_VSPULS_BEGIN,    440,   },
+    {ENCP_VIDEO_VSPULS_END,      2200,  },
+
+    {ENCP_VIDEO_VSPULS_BLINE,    0,     },
+    {ENCP_VIDEO_VSPULS_ELINE,    4,     },
+    {ENCP_VIDEO_EQPULS_BLINE,    0,     },
+    {ENCP_VIDEO_EQPULS_ELINE,    4,     },
+
+    //DE position in vertical
+    {ENCP_VIDEO_VAVON_BLINE,     20,    },
+    {ENCP_VIDEO_VAVON_ELINE,     559,   },
+
+    //adjust vsync start point and end point
+    {ENCP_VIDEO_VSO_BEGIN,       142,    },
+    {ENCP_VIDEO_VSO_END,         142,    },
+
+    //adjust the vsync start line and end line
+    {ENCP_VIDEO_VSO_BLINE,       0,     },
+    {ENCP_VIDEO_VSO_ELINE,       5,     },
+
+    /* filter & misc settings */
+    {ENCP_VIDEO_YFP1_HTIME,      526,   },
+    {ENCP_VIDEO_YFP2_HTIME,      4365,  },
+
+    {VENC_VIDEO_PROG_MODE,       0x100, },  // Select clk108 as DAC clock, progressive mode
+    {ENCP_VIDEO_OFLD_VOAV_OFST,  0x11   },//bit[15:12]: Odd field VSO  offset begin,
+                                                        //bit[11:8]: Odd field VSO  offset end,
+                                                        //bit[7:4]: Odd field VAVON offset begin,
+                                                        //bit[3:0]: Odd field VAVON offset end,
+    {ENCP_VIDEO_MODE,            0x5ffc,},//Enable Hsync and equalization pulse switch in center
+    {ENCP_VIDEO_MODE_ADV,        0x0019,}, //bit6:swap PbPr; bit4:YPBPR gain as HDTV type;
+                                                 //bit3:Data input from VFIFO;bit[2}0]:repreat pixel a time
+    {ENCP_VIDEO_SYNC_MODE,       0x7, }, //bit[15:8] -- adjust the vsync vertical position
+    {VENC_SYNC_ROUTE,            0,     },
+    {VENC_INTCTRL,               0x200, },
+    {ENCP_VFIFO2VD_CTL,               0,     },
+    {VENC_VDAC_FIFO_CTRL,        0x1000,},
+#ifdef CONFIG_MACH_MESON6_G02_DONGLE
+    {VENC_VDAC_SETTING,          0x07,     },
+#else
+    {VENC_VDAC_SETTING,          0,     },
+#endif
+    {ENCP_DACSEL_0,              0x3102,},
+    {ENCP_DACSEL_1,              0x0054,},
+    {VENC_VDAC_DACSEL0,          0x0001,},
+    {VENC_VDAC_DACSEL1,          0x0001,},
+    {VENC_VDAC_DACSEL2,          0x0001,},
+    {VENC_VDAC_DACSEL3,          0x0001,},
+    {VENC_VDAC_DACSEL4,          0x0001,},
+    {VENC_VDAC_DACSEL5,          0x0001,},
+    {ENCI_VIDEO_EN,              0,     },
+    {ENCP_VIDEO_EN,              1,     },
+    {MREG_END_MARKER,            0      }
+};
+
+static const reg_t tvregs_1080p[] = {
+    {VENC_VDAC_SETTING,          0xff,  },
+
+     {HHI_VID_CLK_CNTL,           0x0,},
+    {HHI_VID_PLL_CNTL2,          0x814d3928},
+    {HHI_VID_PLL_CNTL3,          0x6b425012},
+     {HHI_VID_PLL_CNTL4,          0x110},
+    {HHI_VID_PLL_CNTL,           0x0001043e,},
+    {HHI_VID_DIVIDER_CNTL,       0x00010843,},
+    {HHI_VID_CLK_DIV,            0x100},
+    {HHI_VID_CLK_CNTL,           0x80000,},
+    {HHI_VID_CLK_CNTL,           0x88001,},
+    {HHI_VID_CLK_CNTL,           0x80003,},
+    {HHI_VIID_CLK_DIV,           0x00000101,},
+
+
+    {ENCP_VIDEO_FILT_CTRL,       0x1052,},
+    {VENC_DVI_SETTING,           0x0001,},
+    {ENCP_VIDEO_MODE,            0x4040,},
+    {ENCP_VIDEO_MODE_ADV,        0x0018,},
+    {ENCP_VIDEO_YFP1_HTIME,      140,   },
+    {ENCP_VIDEO_YFP2_HTIME,      2060,  },
+    {ENCP_VIDEO_MAX_PXCNT,       2199,  },
+    {ENCP_VIDEO_HSPULS_BEGIN,    2156,  },//1980
+    {ENCP_VIDEO_HSPULS_END,      44,    },
+    {ENCP_VIDEO_HSPULS_SWITCH,   44,    },
+    {ENCP_VIDEO_VSPULS_BEGIN,    140,   },
+    {ENCP_VIDEO_VSPULS_END,      2059,  },
+    {ENCP_VIDEO_VSPULS_BLINE,    0,     },
+    {ENCP_VIDEO_VSPULS_ELINE,    4,     },//35
+    {ENCP_VIDEO_HAVON_BEGIN,     148,   },
+    {ENCP_VIDEO_HAVON_END,       2067,  },
+    {ENCP_VIDEO_VAVON_BLINE,     41,    },
+    {ENCP_VIDEO_VAVON_ELINE,     1120,  },
+    {ENCP_VIDEO_HSO_BEGIN,       44,    },
+    {ENCP_VIDEO_HSO_END,         2156,  },
+    {ENCP_VIDEO_VSO_BEGIN,       2100,  },
+    {ENCP_VIDEO_VSO_END,         2164,  },
+    {ENCP_VIDEO_VSO_BLINE,       0,     },
+    {ENCP_VIDEO_VSO_ELINE,       5,     },
+    {ENCP_VIDEO_MAX_LNCNT,       1124,  },
+    {VPU_VIU_VENC_MUX_CTRL,      0x000a,},      //New Add. If not set, when system boots up, switch panel to HDMI 1080P, nothing on TV.
+    {VENC_VIDEO_PROG_MODE,       0x100, },
+    {VENC_SYNC_ROUTE,            0,     },
+    {VENC_INTCTRL,               0x200, },
+    {ENCP_VFIFO2VD_CTL,               0,     },
+#ifdef CONFIG_MACH_MESON6_G02_DONGLE
+    {VENC_VDAC_SETTING,          0x07,     },
+#else
+    {VENC_VDAC_SETTING,          0,     },
+#endif
+    {VENC_VDAC_DACSEL0,          0x0001,},
+    {VENC_VDAC_DACSEL1,          0x0001,},
+    {VENC_VDAC_DACSEL2,          0x0001,},
+    {VENC_VDAC_DACSEL3,          0x0001,},
+    {VENC_VDAC_DACSEL4,          0x0001,},
+    {VENC_VDAC_DACSEL5,          0x0001,},
+    {VENC_VDAC_FIFO_CTRL,        0x1000,},
+    {ENCP_DACSEL_0,              0x3102,},
+    {ENCP_DACSEL_1,              0x0054,},
+    {ENCI_VIDEO_EN,              0,     },
+    {ENCP_VIDEO_EN,              1,     },
+    {MREG_END_MARKER,            0      }
+};
+
+static const reg_t tvregs_1080p_50hz[] = {
+    {VENC_VDAC_SETTING,          0xff,  },
+    {HHI_VID_CLK_CNTL,           0x0,},
+    {HHI_VID_PLL_CNTL2,          0x814d3928},
+    {HHI_VID_PLL_CNTL3,          0x6b425012},
+    {HHI_VID_PLL_CNTL4,          0x110},
+    {HHI_VID_PLL_CNTL,           0x0001043e,},
+    {HHI_VID_DIVIDER_CNTL,       0x00010843,},
+    {HHI_VID_CLK_DIV,            0x100},
+    {HHI_VID_CLK_CNTL,           0x80000,},
+    {HHI_VID_CLK_CNTL,           0x88001,},
+    {HHI_VID_CLK_CNTL,           0x80003,},
+    {HHI_VIID_CLK_DIV,           0x00000101,},
+    {ENCP_VIDEO_FILT_CTRL,       0x1052,},
+
+    // bit 13    1          (delayed prog_vs)
+    // bit 5:4:  2          (pixel[0])
+    // bit 3:    1          invert vsync or not
+    // bit 2:    1          invert hsync or not
+    // bit1:     1          (select viu sync)
+    // bit0:     1          (progressive)
+    {VENC_DVI_SETTING,           0x000d,},
+    {ENCP_VIDEO_MAX_PXCNT,       2639,  },
+    {ENCP_VIDEO_MAX_LNCNT,       1124,  },
+    /* horizontal timing settings */
+    {ENCP_VIDEO_HSPULS_BEGIN,    44,  },//1980
+    {ENCP_VIDEO_HSPULS_END,      132,    },
+    {ENCP_VIDEO_HSPULS_SWITCH,   44,    },
+
+    //DE position in horizontal
+    {ENCP_VIDEO_HAVON_BEGIN,     271,   },
+    {ENCP_VIDEO_HAVON_END,       2190,  },
+
+    //ditital hsync positon in horizontal
+    {ENCP_VIDEO_HSO_BEGIN,       79 ,    },
+    {ENCP_VIDEO_HSO_END,         123,  },
+
+    /* vsync horizontal timing */
+    {ENCP_VIDEO_VSPULS_BEGIN,    220,   },
+    {ENCP_VIDEO_VSPULS_END,      2140,  },
+
+    /* vertical timing settings */
+    {ENCP_VIDEO_VSPULS_BLINE,    0,     },
+    {ENCP_VIDEO_VSPULS_ELINE,    4,     },//35
+    {ENCP_VIDEO_EQPULS_BLINE,    0,     },
+    {ENCP_VIDEO_EQPULS_ELINE,    4,     },//35
+    {ENCP_VIDEO_VAVON_BLINE,     41,    },
+    {ENCP_VIDEO_VAVON_ELINE,     1120,  },
+
+    //adjust the hsync & vsync start point and end point
+    {ENCP_VIDEO_VSO_BEGIN,       79,  },
+    {ENCP_VIDEO_VSO_END,         79,  },
+
+    //adjust the vsync start line and end line
+    {ENCP_VIDEO_VSO_BLINE,       0,     },
+    {ENCP_VIDEO_VSO_ELINE,       5,     },
+
+    {ENCP_VIDEO_YFP1_HTIME,      271,   },
+    {ENCP_VIDEO_YFP2_HTIME,      2190,  },
+    {VENC_VIDEO_PROG_MODE,       0x100, },
+    {ENCP_VIDEO_MODE,            0x4040,},
+    {ENCP_VIDEO_MODE_ADV,        0x0018,},
+
+    {ENCP_VIDEO_SYNC_MODE,       0x7, }, //bit[15:8] -- adjust the vsync vertical position
+
+    {ENCP_VIDEO_YC_DLY,          0,     },      //Y/Cb/Cr delay
+
+    {ENCP_VIDEO_RGB_CTRL, 2,},       // enable sync on B
+
+    {VENC_SYNC_ROUTE,            0,     },
+    {VENC_INTCTRL,               0x200, },
+    {ENCP_VFIFO2VD_CTL,               0,     },
+    {VENC_VDAC_FIFO_CTRL,        0x1000,},
+#ifdef CONFIG_MACH_MESON6_G02_DONGLE
+    {VENC_VDAC_SETTING,          0x07,     },
+#else
+    {VENC_VDAC_SETTING,          0,     },
+#endif
+    {VPU_VIU_VENC_MUX_CTRL,      0x000a,},
+    {ENCP_DACSEL_0,              0x3102,},
+    {ENCP_DACSEL_1,              0x0054,},
+    {VENC_VDAC_DACSEL0,          0x0001,},
+    {VENC_VDAC_DACSEL1,          0x0001,},
+    {VENC_VDAC_DACSEL2,          0x0001,},
+    {VENC_VDAC_DACSEL3,          0x0001,},
+    {VENC_VDAC_DACSEL4,          0x0001,},
+    {VENC_VDAC_DACSEL5,          0x0001,},
+    {ENCI_VIDEO_EN,              0,     },
+    {ENCP_VIDEO_EN,              1,     },
+    {MREG_END_MARKER,            0      }
+};
+
+static const reg_t tvregs_1080p_24hz[] = {
+    {VENC_VDAC_SETTING,          0xff,  },
+    {HHI_VID_CLK_CNTL,           0x0,},
+    {HHI_VID_PLL_CNTL2,          0x814d3928},
+    {HHI_VID_PLL_CNTL3,          0x6b425012},
+    {HHI_VID_PLL_CNTL4,          0x110},
+    {HHI_VID_PLL_CNTL,           0x0001043e,},
+    {HHI_VID_DIVIDER_CNTL,       0x00010843,},
+    {HHI_VID_CLK_DIV,            0x100},
+    {HHI_VID_CLK_CNTL,           0x80000,},
+    {HHI_VID_CLK_CNTL,           0x88001,},
+    {HHI_VID_CLK_CNTL,           0x80003,},
+    {HHI_VIID_CLK_DIV,           0x00000101,},
+    {ENCP_VIDEO_FILT_CTRL,       0x1052,},
+
+    // bit 13    1          (delayed prog_vs)
+    // bit 5:4:  2          (pixel[0])
+    // bit 3:    1          invert vsync or not
+    // bit 2:    1          invert hsync or not
+    // bit1:     1          (select viu sync)
+    // bit0:     1          (progressive)
+    {VENC_DVI_SETTING,           0x000d,},
+    {ENCP_VIDEO_MAX_PXCNT,       2749,  },
+    {ENCP_VIDEO_MAX_LNCNT,       1124,  },
+    /* horizontal timing settings */
+    {ENCP_VIDEO_HSPULS_BEGIN,    44,  },//1980
+    {ENCP_VIDEO_HSPULS_END,      132,    },
+    {ENCP_VIDEO_HSPULS_SWITCH,   44,    },
+
+    //DE position in horizontal
+    {ENCP_VIDEO_HAVON_BEGIN,     271,   },
+    {ENCP_VIDEO_HAVON_END,       2190,  },
+
+    //ditital hsync positon in horizontal
+    {ENCP_VIDEO_HSO_BEGIN,       79 ,    },
+    {ENCP_VIDEO_HSO_END,         123,  },
+
+    /* vsync horizontal timing */
+    {ENCP_VIDEO_VSPULS_BEGIN,    220,   },
+    {ENCP_VIDEO_VSPULS_END,      2140,  },
+
+    /* vertical timing settings */
+    {ENCP_VIDEO_VSPULS_BLINE,    0,     },
+    {ENCP_VIDEO_VSPULS_ELINE,    4,     },//35
+    {ENCP_VIDEO_EQPULS_BLINE,    0,     },
+    {ENCP_VIDEO_EQPULS_ELINE,    4,     },//35
+    {ENCP_VIDEO_VAVON_BLINE,     41,    },
+    {ENCP_VIDEO_VAVON_ELINE,     1120,  },
+
+    //adjust the hsync & vsync start point and end point
+    {ENCP_VIDEO_VSO_BEGIN,       79,  },
+    {ENCP_VIDEO_VSO_END,         79,  },
+
+    //adjust the vsync start line and end line
+    {ENCP_VIDEO_VSO_BLINE,       0,     },
+    {ENCP_VIDEO_VSO_ELINE,       5,     },
+
+    {ENCP_VIDEO_YFP1_HTIME,      271,   },
+    {ENCP_VIDEO_YFP2_HTIME,      2190,  },
+    {VENC_VIDEO_PROG_MODE,       0x100, },
+    {ENCP_VIDEO_MODE,            0x4040,},
+    {ENCP_VIDEO_MODE_ADV,        0x0018,},
+
+    {ENCP_VIDEO_SYNC_MODE,       0x7, }, //bit[15:8] -- adjust the vsync vertical position
+
+    {ENCP_VIDEO_YC_DLY,          0,     },      //Y/Cb/Cr delay
+
+    {ENCP_VIDEO_RGB_CTRL, 2,},       // enable sync on B
+
+    {VENC_SYNC_ROUTE,            0,     },
+    {VENC_INTCTRL,               0x200, },
+    {ENCP_VFIFO2VD_CTL,               0,     },
+    {VENC_VDAC_FIFO_CTRL,        0x1000,},
+#ifdef CONFIG_MACH_MESON6_G02_DONGLE
+    {VENC_VDAC_SETTING,          0x07,     },
+#else
+    {VENC_VDAC_SETTING,          0,     },
+#endif
+    {VPU_VIU_VENC_MUX_CTRL,      0x000a,},
+    {ENCP_DACSEL_0,              0x3102,},
+    {ENCP_DACSEL_1,              0x0054,},
+    {VENC_VDAC_DACSEL0,          0x0001,},
+    {VENC_VDAC_DACSEL1,          0x0001,},
+    {VENC_VDAC_DACSEL2,          0x0001,},
+    {VENC_VDAC_DACSEL3,          0x0001,},
+    {VENC_VDAC_DACSEL4,          0x0001,},
+    {VENC_VDAC_DACSEL5,          0x0001,},
+    {ENCI_VIDEO_EN,              0,     },
+    {ENCP_VIDEO_EN,              1,     },
+    {MREG_END_MARKER,            0      }
+};
+
+static const reg_t tvregs_vga_640x480[] = { // 25.17mhz 800 *525
+     {VENC_VDAC_SETTING,          0xff,  },
+    {HHI_VID_CLK_CNTL,           0x0,       },
+    {HHI_VID_PLL_CNTL,           0x2001042d,},
+    {HHI_VID_PLL_CNTL2,          0x814d3928,},
+    {HHI_VID_PLL_CNTL3,          0x6b425012,    },
+    {HHI_VID_PLL_CNTL4,          0x110},
+    {HHI_VID_PLL_CNTL,           0x0001042a,},//50
+
+    {HHI_VID_DIVIDER_CNTL,       0x00011943,},
+    {HHI_VID_CLK_DIV,            0x100},
+    {HHI_VID_CLK_CNTL,           0x80000,},
+    {HHI_VID_CLK_CNTL,           0x88001,},
+    {HHI_VID_CLK_CNTL,           0x80003,},
+    {HHI_VIID_CLK_DIV,           0x00000101,},
+    {ENCP_VIDEO_FILT_CTRL,       0x1052,},
+    //{HHI_VID_CLK_DIV,            0x01000100,},
+    {ENCP_VIDEO_FILT_CTRL,       0x2052,},
+    {VENC_DVI_SETTING,           0x21,  },
+    {ENCP_VIDEO_MODE,            0,     },
+    {ENCP_VIDEO_MODE_ADV,        0x009,     },
+    {ENCP_VIDEO_YFP1_HTIME,      244,   },
+    {ENCP_VIDEO_YFP2_HTIME,      1630,  },
+    {ENCP_VIDEO_YC_DLY,          0,     },
+    {ENCP_VIDEO_MAX_PXCNT,       1599,  },
+    {ENCP_VIDEO_MAX_LNCNT,       525,   },
+    {ENCP_VIDEO_HSPULS_BEGIN,    0x60,  },
+    {ENCP_VIDEO_HSPULS_END,      0xa0,  },
+    {ENCP_VIDEO_HSPULS_SWITCH,   88,    },
+    {ENCP_VIDEO_VSPULS_BEGIN,    0,     },
+    {ENCP_VIDEO_VSPULS_END,      1589   },
+    {ENCP_VIDEO_VSPULS_BLINE,    0,     },
+    {ENCP_VIDEO_VSPULS_ELINE,    5,     },
+    {ENCP_VIDEO_HAVON_BEGIN,     153,   },
+    {ENCP_VIDEO_HAVON_END,       1433,  },
+    {ENCP_VIDEO_VAVON_BLINE,     59,    },
+    {ENCP_VIDEO_VAVON_ELINE,     540,   },
+    {ENCP_VIDEO_SYNC_MODE,       0x07,  },
+    {VENC_VIDEO_PROG_MODE,       0x100,   },
+    {VENC_VIDEO_EXSRC,           0x0,   },
+    {ENCP_VIDEO_HSO_BEGIN,       0x3,   },
+    {ENCP_VIDEO_HSO_END,         0x5,   },
+    {ENCP_VIDEO_VSO_BEGIN,       0x3,   },
+    {ENCP_VIDEO_VSO_END,         0x5,   },
+    {ENCP_VIDEO_VSO_BLINE,       0,     },
+    {ENCP_VIDEO_SY_VAL,          8,     },
+    {ENCP_VIDEO_SY2_VAL,         0x1d8, },
+    {VENC_SYNC_ROUTE,            0,     },
+    {VENC_INTCTRL,               0x200, },
+    {ENCP_VFIFO2VD_CTL,               0,     },
+#ifdef CONFIG_MACH_MESON6_G02_DONGLE
+    {VENC_VDAC_SETTING,          0x07,     },
+#else
+    {VENC_VDAC_SETTING,          0,     },
+#endif
+    /////////////////////////////
+    {ENCP_VIDEO_RGB_CTRL,		 0,},
+    {VENC_UPSAMPLE_CTRL0,        0xc061,},
+    {VENC_UPSAMPLE_CTRL1,        0xd061,},
+    {VENC_UPSAMPLE_CTRL2,        0xe061,},
+    {VENC_VDAC_DACSEL0,          0xf003,},
+    {VENC_VDAC_DACSEL1,          0xf003,},
+    {VENC_VDAC_DACSEL2,          0xf003,},
+    {VENC_VDAC_DACSEL3,          0xf003,},
+    {VENC_VDAC_DACSEL4,          0xf003,},
+    {VENC_VDAC_DACSEL5,          0xf003,},
+    {VPU_VIU_VENC_MUX_CTRL,      0x000a,},
+    {VENC_VDAC_FIFO_CTRL,        0x1fc0,},
+    {ENCP_DACSEL_0,              0x0543,},
+    {ENCP_DACSEL_1,              0x0000,},
+
+    {ENCI_VIDEO_EN,              0      },
+    {ENCP_VIDEO_EN,              1      },
+    {MREG_END_MARKER,            0      }
+/////////////////////////////////////
+};
+static const reg_t tvregs_svga_800x600[]={ //39.5mhz 1056 *628
+    {VENC_VDAC_SETTING,          0xff,  },
+    {HHI_VID_CLK_CNTL,           0x0,},
+    {HHI_VID_PLL_CNTL2,          0x814d3928},
+    {HHI_VID_PLL_CNTL3,          0x6b425012},
+    {HHI_VID_PLL_CNTL4,          0x110},
+    {HHI_VID_PLL_CNTL,           0x00010422,},//79
+    {HHI_VID_DIVIDER_CNTL,       0x00010843,},
+    {HHI_VID_CLK_DIV,            0x100},
+    {HHI_VID_CLK_CNTL,           0x80000,},
+    {HHI_VID_CLK_CNTL,           0x88001,},
+    {HHI_VID_CLK_CNTL,           0x80003,},
+    {HHI_VIID_CLK_DIV,           0x00000101,},
+    {ENCP_VIDEO_FILT_CTRL,       0x0052,},
+    {VENC_DVI_SETTING,           0x2029,},
+    {ENCP_VIDEO_MODE,            0x0040,},
+    {ENCP_VIDEO_MODE_ADV,        0x0019,},
+    {ENCP_VIDEO_YFP1_HTIME,      500,   },
+    {ENCP_VIDEO_YFP2_HTIME,      2112,  },
+    {ENCP_VIDEO_MAX_PXCNT,       2111,  },
+    {ENCP_VIDEO_MAX_LNCNT,       628,   },//628
+    {ENCP_VIDEO_HSPULS_BEGIN,    0,    },
+    {ENCP_VIDEO_HSPULS_END,      230,   },
+    {ENCP_VIDEO_HSPULS_SWITCH,   80,    },
+    {ENCP_VIDEO_VSPULS_BEGIN,    0x58,   },
+    {ENCP_VIDEO_VSPULS_END,      0x80,  },
+    {ENCP_VIDEO_VSPULS_BLINE,    0,     },
+    {ENCP_VIDEO_VSPULS_ELINE,    5,     },
+    {ENCP_VIDEO_EQPULS_BLINE,    0,     },
+    {ENCP_VIDEO_EQPULS_ELINE,    5,     },
+    {ENCP_VIDEO_HAVON_BEGIN,     267,   },//59
+    {ENCP_VIDEO_HAVON_END,       1866,  },//1659
+    {ENCP_VIDEO_VAVON_BLINE,    59,    },//59
+    {ENCP_VIDEO_VAVON_ELINE,     658,   },//659
+    {ENCP_VIDEO_HSO_BEGIN,       0,    },
+    {ENCP_VIDEO_HSO_END,         260,   },
+    {ENCP_VIDEO_VSO_BEGIN,       0,   },
+    {ENCP_VIDEO_VSO_END,         2200,   },
+    {ENCP_VIDEO_VSO_BLINE,       0,     },
+    {ENCP_VIDEO_VSO_ELINE,       5,     },
+    {VENC_VIDEO_PROG_MODE,       0x100, },
+    {VENC_VIDEO_EXSRC,           0x0,   },
+    {ENCP_VIDEO_HSO_BEGIN,       0x3,   },
+    {ENCP_VIDEO_HSO_END,         0x5,   },
+    {ENCP_VIDEO_VSO_BEGIN,       0x3,   },
+    {ENCP_VIDEO_VSO_END,         0x5,   },
+    {ENCP_VIDEO_VSO_BLINE,       0,     },
+    {ENCP_VIDEO_SY_VAL,          8,     },
+    {ENCP_VIDEO_SY2_VAL,         0x1d8, },
+    {VENC_SYNC_ROUTE,            0,     },
+    {VENC_INTCTRL,               0x200, },
+    {ENCP_VFIFO2VD_CTL,               0,     },
+#ifdef CONFIG_MACH_MESON6_G02_DONGLE
+    {VENC_VDAC_SETTING,          0x07,     },
+#else
+    {VENC_VDAC_SETTING,          0,     },
+#endif
+    //////////////////////////
+    {ENCP_VIDEO_RGB_CTRL,		 0,},
+    {VENC_UPSAMPLE_CTRL0,        0xc061,},
+    {VENC_UPSAMPLE_CTRL1,        0xd061,},
+    {VENC_UPSAMPLE_CTRL2,        0xe061,},
+    {VENC_VDAC_DACSEL0,          0xf003,},
+    {VENC_VDAC_DACSEL1,          0xf003,},
+    {VENC_VDAC_DACSEL2,          0xf003,},
+    {VENC_VDAC_DACSEL3,          0xf003,},
+    {VENC_VDAC_DACSEL4,          0xf003,},
+    {VENC_VDAC_DACSEL5,          0xf003,},
+    {VPU_VIU_VENC_MUX_CTRL,      0x000a,},
+    {VENC_VDAC_FIFO_CTRL,        0x1fc0,},
+    {ENCP_DACSEL_0,              0x0543,},
+    {ENCP_DACSEL_1,              0x0000,},
+    {ENCI_VIDEO_EN,              0      },
+    {ENCP_VIDEO_EN,              1      },
+    {MREG_END_MARKER,            0      }
+	//////////////////////////////
+ };
+static const reg_t tvregs_xga_1024x768[] = {
+   /* {VENC_VDAC_SETTING,          0xff,  },
+    {HHI_VID_CLK_CNTL,           0x0,},
+    {HHI_VID_PLL_CNTL2,          0x814d3928},
+    {HHI_VID_PLL_CNTL3,          0x6b425012},
+    {HHI_VID_PLL_CNTL4,          0x110},
+    {HHI_VID_PLL_CNTL,           0x0001043e,},
+    {HHI_VID_DIVIDER_CNTL,       0x00010843,},
+    {HHI_VID_CLK_DIV,            0x100},
+    {HHI_VID_CLK_CNTL,           0x80000,},
+    {HHI_VID_CLK_CNTL,           0x88001,},
+    {HHI_VID_CLK_CNTL,           0x80003,},
+    {HHI_VIID_CLK_DIV,           0x00000101,},
+    {ENCP_VIDEO_FILT_CTRL,       0x0052,},
+    {VENC_DVI_SETTING,           0x2029,},
+    {ENCP_VIDEO_MODE,            0x0040,},
+    {ENCP_VIDEO_MODE_ADV,        0x0009,},
+    {ENCP_VIDEO_YFP1_HTIME,      500,   },
+    {ENCP_VIDEO_YFP2_HTIME,      2500,  },
+    {ENCP_VIDEO_MAX_PXCNT,       2531,  },
+    {ENCP_VIDEO_MAX_LNCNT,       804,   },
+    {ENCP_VIDEO_HSPULS_BEGIN,    0,    },
+    {ENCP_VIDEO_HSPULS_END,      230,   },
+    {ENCP_VIDEO_HSPULS_SWITCH,   80,    },
+    {ENCP_VIDEO_VSPULS_BEGIN,    0x22,   },
+    {ENCP_VIDEO_VSPULS_END,      0xa0,  },
+    {ENCP_VIDEO_VSPULS_BLINE,    0,     },
+    {ENCP_VIDEO_VSPULS_ELINE,    5,     },
+    {ENCP_VIDEO_EQPULS_BLINE,    0,     },
+    {ENCP_VIDEO_EQPULS_ELINE,    5,     },
+    {ENCP_VIDEO_HAVON_BEGIN,     59,   },
+    {ENCP_VIDEO_HAVON_END,       2106,  },
+    {ENCP_VIDEO_VAVON_BLINE,     59,    },
+    {ENCP_VIDEO_VAVON_ELINE,     827,   },//827
+    {ENCP_VIDEO_HSO_BEGIN,       0,    },
+    {ENCP_VIDEO_HSO_END,         260,   },
+    {ENCP_VIDEO_VSO_BEGIN,       0,   },
+    {ENCP_VIDEO_VSO_END,         2200,   },
+    {ENCP_VIDEO_VSO_BLINE,       0,     },
+    {ENCP_VIDEO_VSO_ELINE,       5,     },
+    {VENC_VIDEO_PROG_MODE,       0x100, },
+    {VENC_SYNC_ROUTE,            0,     },
+    {VENC_INTCTRL,               0x200, },
+    {ENCP_VFIFO2VD_CTL,               0,     },
+#ifdef CONFIG_MACH_MESON6_G02_DONGLE
+    {VENC_VDAC_SETTING,          0x07,     },
+#else
+    {VENC_VDAC_SETTING,          0,     },
+#endif
+    */
+    {VENC_VDAC_SETTING,          0xff,  },
+    {HHI_VID_CLK_CNTL,           0x0,},
+    {HHI_VID_PLL_CNTL2,          0x814d3928},
+    {HHI_VID_PLL_CNTL3,          0x6b425012},
+    {HHI_VID_PLL_CNTL4,          0x110},
+    {HHI_VID_PLL_CNTL,           0x00010436,},
+    {HHI_VID_DIVIDER_CNTL,       0x00010843,},
+    {HHI_VID_CLK_DIV,            0x100},
+    {HHI_VID_CLK_CNTL,           0x80000,},
+    {HHI_VID_CLK_CNTL,           0x88001,},
+    {HHI_VID_CLK_CNTL,           0x80003,},
+    {HHI_VIID_CLK_DIV,           0x00000101,},
+    {ENCP_VIDEO_FILT_CTRL,       0x0052,},
+    {VENC_DVI_SETTING,           0x2029,},
+    {ENCP_VIDEO_MODE,            0x0040,},
+    {ENCP_VIDEO_MODE_ADV,        0x0009,},
+    {ENCP_VIDEO_YFP1_HTIME,      500,   },
+    {ENCP_VIDEO_YFP2_HTIME,      2500,  },
+    {ENCP_VIDEO_MAX_PXCNT,       2691,  },
+    {ENCP_VIDEO_MAX_LNCNT,       806,   },
+    {ENCP_VIDEO_HSPULS_BEGIN,    0,    },
+    {ENCP_VIDEO_HSPULS_END,      230,   },
+    {ENCP_VIDEO_HSPULS_SWITCH,   80,    },
+    {ENCP_VIDEO_VSPULS_BEGIN,    0x22,   },
+    {ENCP_VIDEO_VSPULS_END,      0xa0,  },
+    {ENCP_VIDEO_VSPULS_BLINE,    0,     },
+    {ENCP_VIDEO_VSPULS_ELINE,    5,     },
+    {ENCP_VIDEO_EQPULS_BLINE,    0,     },
+    {ENCP_VIDEO_EQPULS_ELINE,    5,     },
+    {ENCP_VIDEO_HAVON_BEGIN,     315,   },
+    {ENCP_VIDEO_HAVON_END,       2362,  },
+    {ENCP_VIDEO_VAVON_BLINE,     59,    },
+    {ENCP_VIDEO_VAVON_ELINE,     827,   },//827
+    {ENCP_VIDEO_HSO_BEGIN,       0,    },
+    {ENCP_VIDEO_HSO_END,         260,   },
+    {ENCP_VIDEO_VSO_BEGIN,       0,   },
+    {ENCP_VIDEO_VSO_END,         2200,   },
+    {ENCP_VIDEO_VSO_BLINE,       0,     },
+    {ENCP_VIDEO_VSO_ELINE,       5,     },
+    {VENC_VIDEO_PROG_MODE,       0x100, },
+    {VENC_SYNC_ROUTE,            0,     },
+    {VENC_INTCTRL,               0x200, },
+    {ENCP_VFIFO2VD_CTL,               0,     },
+#ifdef CONFIG_MACH_MESON6_G02_DONGLE
+    {VENC_VDAC_SETTING,          0x07,     },
+#else
+    {VENC_VDAC_SETTING,          0,     },
+#endif
+    ////////////////////////
+    {ENCP_VIDEO_RGB_CTRL,		 0,},
+    {VENC_UPSAMPLE_CTRL0,        0xc061,},
+    {VENC_UPSAMPLE_CTRL1,        0xd061,},
+    {VENC_UPSAMPLE_CTRL2,        0xe061,},
+    {VENC_VDAC_DACSEL0,          0xf003,},
+    {VENC_VDAC_DACSEL1,          0xf003,},
+    {VENC_VDAC_DACSEL2,          0xf003,},
+    {VENC_VDAC_DACSEL3,          0xf003,},
+    {VENC_VDAC_DACSEL4,          0xf003,},
+    {VENC_VDAC_DACSEL5,          0xf003,},
+    {VPU_VIU_VENC_MUX_CTRL,      0x000a,},
+    {VENC_VDAC_FIFO_CTRL,        0x1fc0,},
+    {ENCP_DACSEL_0,              0x0543,},
+    {ENCP_DACSEL_1,              0x0000,},
+    {ENCI_VIDEO_EN,              0      },
+    {ENCP_VIDEO_EN,              1      },
+    {MREG_END_MARKER,            0      }
+	///////////////////////////////////
+
+};
+
+/* The sequence of register tables items must match the enum define in tvmode.h */
+static const reg_t *tvregsTab[] = {
+    tvregs_480i,
+    tvregs_480cvbs,
+    tvregs_480p,
+    tvregs_576i,
+    tvregs_576cvbs,
+    tvregs_576p,
+    tvregs_720p,
+    tvregs_1080i,       //Adjust tvregs_* sequences and match the enum define in tvmode.h
+    tvregs_1080p,
+    tvregs_720p_50hz,
+    tvregs_1080i_50hz,
+    tvregs_1080p_50hz,
+    tvregs_1080p_24hz,
+    tvregs_vga_640x480,
+    tvregs_svga_800x600,
+    tvregs_xga_1024x768
+};
+
+static const tvinfo_t tvinfoTab[] = {
+    {.xres =  720, .yres =  480, .id = "480i"},
+    {.xres =  720, .yres =  480, .id = "480cvbs"},
+    {.xres =  720, .yres =  480, .id = "480p"},
+    {.xres =  720, .yres =  576, .id = "576i"},
+    {.xres =  720, .yres =  576, .id = "576cvbs"},
+    {.xres =  720, .yres =  576, .id = "576p"},
+    {.xres = 1280, .yres =  720, .id = "720p"},
+    {.xres = 1920, .yres = 1080, .id = "1080i"},
+    {.xres = 1920, .yres = 1080, .id = "1080p"},
+    {.xres = 1280, .yres =  720, .id = "720p50hz"},
+    {.xres = 1920, .yres = 1080, .id = "1080i50hz"},
+    {.xres = 1920, .yres = 1080, .id = "1080p50hz"},
+    {.xres = 1920, .yres = 1080, .id = "1080p24hz"},
+    {.xres = 640, .yres = 480, .id = "vga"},
+    {.xres = 800, .yres = 600, .id = "svga"},
+    {.xres = 1024, .yres = 768, .id = "xga"},
+};
+
+static inline void setreg(const reg_t *r)
+{
+    aml_write_reg32(CBUS_REG_ADDR(r->reg), r->val);
+    printk("[0x%x] = 0x%x\n", r->reg, r->val);
+}
+
+#endif /* TVREGS_H */
+
diff --git a/arch/arm/mach-meson6/include/mach/uart.h b/arch/arm/mach-meson6/include/mach/uart.h
new file mode 100644
index 000000000000..52bb636b422d
--- /dev/null
+++ b/arch/arm/mach-meson6/include/mach/uart.h
@@ -0,0 +1,32 @@
+/*
+ *	arch/arm/mach-meson6/include/mach/uart.h
+ *
+ *  Copyright (C) 2013 AMLOGIC, INC.
+ *
+ * License terms: GNU General Public License (GPL) version 2
+ * Basic register address definitions in physical memory and
+ * some block defintions for core devices like the timer.
+ * copy from linux kernel
+ */
+
+#ifndef __MACH_MESSON_UART_REGS_H
+#define __MACH_MESSON_UART_REGS_H
+
+#define UART_AO    0
+#define UART_A     1
+#define UART_B     2
+#define UART_C     3
+#define UART_D     4
+
+#define MESON_UART_PORT_NUM 5
+
+#define MESON_UART_NAME "uart_ao","uart_a","uart_b","uart_c","uart_d"
+#define MESON_UART_LINE UART_AO,UART_A,UART_B,UART_C,UART_D
+#define MESON_UART_FIFO 64,128,64,64,64
+#define MESON_UART_ADDRS      ((void *)P_AO_UART_WFIFO),((void *)P_UART0_WFIFO), \
+						((void *)P_UART1_WFIFO),((void *)P_UART2_WFIFO),   \
+						((void *)P_UART3_WFIFO)
+#define MESON_UART_IRQS		INT_UART_AO, INT_UART_0, INT_UART_1, INT_UART_2    \
+						, INT_UART_3
+
+#endif
diff --git a/arch/arm/mach-meson6/include/mach/uncompress.h b/arch/arm/mach-meson6/include/mach/uncompress.h
new file mode 100644
index 000000000000..273be46782ad
--- /dev/null
+++ b/arch/arm/mach-meson6/include/mach/uncompress.h
@@ -0,0 +1,56 @@
+/*
+ * arch/arm/mach-meson/include/mach/uncompress.h
+ *
+ *  Copyright (C) 2010 AMLOGIC, INC.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; either version 2 of the License, or
+ * (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
+ * GNU General Public License for more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program; if not, write to the Free Software
+ * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA
+ */
+
+#define UART0_RFIFO     (*(volatile unsigned int *)0xc11084c0)
+#define UART0_WFIFO     (*(volatile unsigned int *)0xc11084c4)
+#define UART0_CONTROL   (*(volatile unsigned int *)0xc11084c8)
+#define UART0_STATUS    (*(volatile unsigned int *)0xc11084cc)
+
+/*
+ * This does not append a newline
+ */
+static inline void putc(int c)
+{
+    /* wait TX FIFO not full */
+    while (UART0_STATUS & (1 << 21)) {
+        barrier();
+    }
+
+    UART0_WFIFO = c;
+}
+
+static inline void flush(void)
+{
+    /* wait TX FIFO not empty */
+    while ((UART0_STATUS & (1 << 22)) == 0) {
+        barrier();
+    }
+}
+
+static inline void arch_decomp_setup(void)
+{
+    /* 115200 bps at 180M MPEG clock */
+    UART0_CONTROL = 0x185;
+}
+
+/*
+ * nothing to do
+ */
+#define arch_decomp_wdog()
diff --git a/arch/arm/mach-meson6/include/mach/usb.h b/arch/arm/mach-meson6/include/mach/usb.h
new file mode 100644
index 000000000000..82405455386e
--- /dev/null
+++ b/arch/arm/mach-meson6/include/mach/usb.h
@@ -0,0 +1,27 @@
+/*
+ *	arch/arm/mach-meson6/include/mach/usb.h
+ *
+ *  Copyright (C) 2013 AMLOGIC, INC.
+ *
+ * License terms: GNU General Public License (GPL) version 2
+ * Basic register address definitions in physical memory and
+ * some block defintions for core devices like the timer.
+ * copy from linux kernel
+ */
+
+#ifndef __MACH_MESSON_USB_REGS_H
+#define __MACH_MESSON_USB_REGS_H
+
+#include <mach/am_regs.h>
+
+#define MESON_USB_PORT_NUM 2
+
+#define MESON_USB_NAMES "usb0","usb1"
+#define MESON_USB_FIFOS 1024,1024
+#define MESON_USB_CTRL_ADDRS      ((void *)IO_USB_A_BASE),((void *)IO_USB_B_BASE)
+#define MESON_USB_CTRL_SIZES		SZ_256K,SZ_256K
+#define MESON_USB_PHY_ADDRS      ((void *)P_USB_ADDR0),((void *)P_USB_ADDR8)
+#define MESON_USB_PHY_SIZES			8,8
+#define MESON_USB_IRQS		INT_USB_A, INT_USB_B
+
+#endif
diff --git a/arch/arm/mach-meson6/include/mach/usbclock.h b/arch/arm/mach-meson6/include/mach/usbclock.h
new file mode 100644
index 000000000000..803a74a9250d
--- /dev/null
+++ b/arch/arm/mach-meson6/include/mach/usbclock.h
@@ -0,0 +1,211 @@
+#ifndef __USB_CLK_HEADER_
+#define __USB_CLK_HEADER_
+
+#include <plat/lm.h>
+#include <mach/clock.h>
+typedef struct usb_peri_reg {
+	volatile uint32_t config;
+	volatile uint32_t ctrl;
+	volatile uint32_t endp_intr;
+	volatile uint32_t adp_bc;
+	volatile uint32_t dbg_uart;
+	volatile uint32_t test;
+	volatile uint32_t tune;
+	volatile uint32_t reserved;
+} usb_peri_reg_t;
+
+typedef union usb_config_data {
+    /** raw register data */
+    uint32_t d32;
+    /** register bits */
+    struct {
+        unsigned clk_en:1;
+        unsigned clk_sel:3;
+        unsigned clk_div:7;
+        unsigned reserved:20;
+        unsigned test_trig:1;
+    } b;
+} usb_config_data_t;
+
+typedef union usb_ctrl_data {
+    /** raw register data */
+    uint32_t d32;
+    /** register bits */
+    struct {
+        unsigned soft_prst:1;
+        unsigned soft_hreset:1;
+        unsigned ss_scaledown_mode:2;
+        unsigned clk_det_rst:1;
+        unsigned intr_sel:1;
+        unsigned reserved:2;
+        unsigned clk_detected:1;
+        unsigned sof_sent_rcvd_tgl:1;
+        unsigned sof_toggle_out:1;
+        unsigned not_used:4;
+        unsigned por:1;
+        unsigned sleepm:1;
+        unsigned txbitstuffennh:1;
+        unsigned txbitstuffenn:1;
+        unsigned commononn:1;
+        unsigned refclksel:2;
+        unsigned fsel:3;
+        unsigned portreset:1;
+        unsigned thread_id:6;
+    } b;
+} usb_ctrl_data_t;
+
+typedef union usb_endp_intr_data {
+    /** raw register data */
+    uint32_t d32;
+    /** register bits */
+    struct {
+        unsigned int0:1;
+        unsigned int1:1;
+        unsigned int2:1;
+        unsigned int3:1;
+        unsigned int4:1;
+        unsigned int5:1;
+        unsigned int6:1;
+        unsigned int7:1;
+        unsigned int8:1;
+        unsigned int9:1;
+        unsigned int10:1;
+        unsigned int11:1;
+        unsigned int12:1;
+        unsigned int13:1;
+        unsigned int14:1;
+        unsigned int15:1;
+        unsigned int16:1;
+        unsigned int17:1;
+        unsigned int18:1;
+        unsigned int19:1;
+        unsigned int20:1;
+        unsigned int21:1;
+        unsigned int22:1;
+        unsigned int23:1;
+        unsigned int24:1;
+        unsigned int25:1;
+        unsigned int26:1;
+        unsigned int27:1;
+        unsigned int28:1;
+        unsigned int29:1;
+        unsigned int30:1;
+        unsigned int31:1;
+    } b;
+} usb_endp_intr_data_t;
+
+typedef union usb_adp_bc_data {
+    /** raw register data */
+    uint32_t d32;
+    /** register bits */
+    struct {
+	unsigned vbusvldextsel:1;
+	unsigned vbusvldext:1;
+	unsigned otgdisable:1;
+	unsigned idpullup:1;
+	unsigned drvvbus:1;
+	unsigned adp_prb_en:1;
+	unsigned adp_dischrg:1;
+	unsigned adp_chrg:1;
+	unsigned sessend:1;
+	unsigned device_sess_vld:1;
+	unsigned bvalid:1;
+	unsigned avalid:1;
+	unsigned iddig:1;
+	unsigned vbusvalid:1;
+	unsigned adp_probe:1;
+	unsigned adp_sense:1;
+	unsigned aca_enable:1;
+	unsigned dcd_enable:1;
+	unsigned vdatdetenb:1;
+	unsigned vdatsrcenb:1;
+	unsigned chrgsel:1;
+	unsigned chg_det:1;
+	unsigned aca_pin_range_c:1;
+	unsigned aca_pin_range_b:1;
+	unsigned aca_pin_range_a:1;
+	unsigned aca_pin_gnd:1;
+	unsigned aca_pin_float:1;
+	unsigned not_used:5;
+    } b;
+} usb_adp_bc_data_t;
+
+typedef union usb_dbg_uart_data {
+    /** raw register data */
+    uint32_t d32;
+    /** register bits */
+    struct {
+	unsigned bypass_sel:1;
+	unsigned bypass_dm_en:1;
+	unsigned bypass_dp_en:1;
+	unsigned bypass_dm_data:1;
+	unsigned bypass_dp_data:1;
+	unsigned fsv_minus:1;
+	unsigned fsv_plus:1;
+	unsigned burn_in_test:1;
+	unsigned loopbackenb:1;
+	unsigned set_iddq:1;
+	unsigned ate_reset:1;
+	unsigned reserved:4;
+	unsigned not_used:17;
+    } b;
+} usb_dbg_uart_data_t;
+
+typedef union phy_test_data {
+    /** raw register data */
+    uint32_t d32;
+    /** register bits */
+    struct {
+	unsigned data_in:4;
+	unsigned data_in_en:4;
+	unsigned addr:4;
+	unsigned data_out_sel:1;
+	unsigned clk:1;
+	unsigned vatestenb:2;
+	unsigned data_out:4;
+	unsigned not_used:12;
+    } b;
+} phy_test_data_t;
+
+typedef union phy_tune_data {
+    /** raw register data */
+    uint32_t d32;
+    /** register bits */
+    struct {
+	unsigned tx_res_tune:2;
+	unsigned tx_hsxv_tune:2;
+	unsigned tx_vref_tune:4;
+	unsigned tx_rise_tune:2;
+	unsigned tx_preemp_pulse_tune:1;
+	unsigned tx_preemp_amp_tune:2;
+	unsigned tx_fsls_tune:4;
+	unsigned sqrx_tune:3;
+	unsigned otg_tune:3;
+	unsigned comp_dis_tune:3;
+	unsigned not_used:6;
+    } b;
+} phy_tune_data_t;
+
+
+/*
+ * Clock source index must sync with chip's spec
+ * M1/M2/M3/M6 are different!
+ * This is only for M6
+ */
+#define USB_PHY_CLK_SEL_XTAL	0
+#define USB_PHY_CLK_SEL_XTAL_DIV_2	1
+#define USB_PHY_CLK_SEL_DDR_PLL	2
+#define USB_PHY_CLK_SEL_MPLL_0	3
+#define USB_PHY_CLK_SEL_MPLL_1	4
+#define USB_PHY_CLK_SEL_MPLL_2	5
+#define USB_PHY_CLK_SEL_FCLK_DIV_2	6
+#define USB_PHY_CLK_SEL_FCLK_DIV_3	7
+
+#define USB_BC_MODE_DISCONNECT	0	/* Disconnected */
+#define USB_BC_MODE_SDP		1	/* PC */
+#define USB_BC_MODE_DCP		2	/* Charger */
+#define USB_BC_MODE_CDP		3	/* PC + Charger */
+
+int clk_enable_usb(struct clk *clk);
+int clk_disable_usb(struct clk *clk);
+#endif
diff --git a/arch/arm/mach-meson6/include/mach/vdac_switch.h b/arch/arm/mach-meson6/include/mach/vdac_switch.h
new file mode 100644
index 000000000000..38fa70c4a6ad
--- /dev/null
+++ b/arch/arm/mach-meson6/include/mach/vdac_switch.h
@@ -0,0 +1,39 @@
+/*
+ * VDAC SWITCH definitions
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License version 2 as
+ * published by the Free Software Foundation.
+ */
+
+#ifndef __AML_VDAC_SWITCH_H__
+#define __AML_VDAC_SWITCH_H__
+
+#include <linux/types.h>
+
+enum aml_vdac_switch_type {
+	VOUT_CVBS,
+	VOUT_COMPONENT,
+	VOUT_VGA,
+	VOUT_MAX
+};
+
+#ifdef CONFIG_USE_OF
+struct aml_vdac_hw_ctrl {
+    unsigned int pin1;
+    unsigned int val1;
+    unsigned int pin2;
+    unsigned int val2;
+};
+
+struct aml_vdac_hw_switch {
+    struct aml_vdac_hw_ctrl cvbs;
+    struct aml_vdac_hw_ctrl ypbr;
+    struct aml_vdac_hw_ctrl vga;
+};
+#endif
+
+struct aml_vdac_switch_platform_data {
+	void (*vdac_switch_change_type_func)(unsigned type);
+};
+
+#endif
diff --git a/arch/arm/mach-meson6/iomapping.c b/arch/arm/mach-meson6/iomapping.c
new file mode 100644
index 000000000000..02176b37982c
--- /dev/null
+++ b/arch/arm/mach-meson6/iomapping.c
@@ -0,0 +1,150 @@
+/*
+ * arch/arm/mach-meson6/iomapping.c
+ *
+ * Copyright (C) 2013 Amlogic, Inc.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; either version 2 of the License, or
+ * (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
+ * more details.
+ *
+ * You should have received a copy of the GNU General Public License along
+ * with this program; if not, write to the Free Software Foundation, Inc.,
+ * 51 Franklin Street, Fifth Floor, Boston, MA  02110-1301, USA.
+ */
+#include <linux/kernel.h>
+#include <linux/init.h>
+#include <linux/interrupt.h>
+#include <linux/irq.h>
+#include <linux/io.h>
+#include <linux/mm.h>
+#include <linux/clockchips.h>
+#include <linux/clocksource.h>
+#include <asm/memory.h>
+#include <asm/mach/map.h>
+#include <asm/mach/time.h>
+#include <asm/sched_clock.h>
+#include <plat/io.h>
+#include <mach/io.h>
+#include <mach/am_regs.h>
+
+
+/***********************************************************************
+ * IO Mapping
+ **********************************************************************/
+/*
+#define IO_CBUS_BASE        0xf1100000  ///2M
+#define IO_AXI_BUS_BASE     0xf1300000  ///1M
+#define IO_PL310_BASE       0xf2200000  ///4k
+#define IO_PERIPH_BASE      0xf2300000  ///4k
+#define IO_APB_BUS_BASE     0xf3000000  ///8k
+#define IO_DOS_BUS_BASE     0xf3010000  ///64k
+#define IO_AOBUS_BASE       0xf3100000  ///1M
+#define IO_USB_A_BASE       0xf3240000  ///256k
+#define IO_USB_B_BASE       0xf32C0000  ///256k
+#define IO_WIFI_BASE        0xf3300000  ///1M
+#define IO_SATA_BASE        0xf3400000  ///64k
+#define IO_ETH_BASE         0xf3410000  ///64k
+
+#define IO_SPIMEM_BASE      0xf4000000  ///64M
+#define IO_A9_APB_BASE      0xf8000000  ///256k
+#define IO_DEMOD_APB_BASE   0xf8044000  ///112k
+#define IO_MALI_APB_BASE    0xf8060000  ///128k
+#define IO_APB2_BUS_BASE    0xf8000000
+#define IO_AHB_BASE         0xf9000000  ///128k
+#define IO_BOOTROM_BASE     0xf9040000  ///64k
+#define IO_SECBUS_BASE      0xfa000000
+#define IO_EFUSE_BASE       0xfa000000  ///4k
+*/
+static __initdata struct map_desc meson_default_io_desc[] = {
+    {
+        .virtual    = IO_CBUS_BASE,
+        .pfn        = __phys_to_pfn(IO_CBUS_PHY_BASE),
+        .length     = SZ_2M,
+        .type       = MT_DEVICE,
+    } , {
+        .virtual    = IO_AXI_BUS_BASE,
+        .pfn        = __phys_to_pfn(IO_AXI_BUS_PHY_BASE),
+        .length     = SZ_1M,
+        .type       = MT_DEVICE,
+    } , {
+        .virtual    = IO_PL310_BASE,
+        .pfn        = __phys_to_pfn(IO_PL310_PHY_BASE),
+        .length     = SZ_4K,
+        .type       = MT_DEVICE,
+    } , {
+        .virtual    = IO_PERIPH_BASE,
+        .pfn        = __phys_to_pfn(IO_PERIPH_PHY_BASE),
+        .length     = SZ_1M,
+        .type       = MT_DEVICE,
+    } , {
+           .virtual    = IO_APB_BUS_BASE,
+           .pfn        = __phys_to_pfn(IO_APB_BUS_PHY_BASE),
+           .length     = SZ_1M,
+           .type       = MT_DEVICE,
+       } , /*{
+
+           .virtual    = IO_DOS_BUS_BASE,
+           .pfn        = __phys_to_pfn(IO_DOS_BUS_PHY_BASE),
+           .length     = SZ_64K,
+           .type       = MT_DEVICE,
+       } , */{
+           .virtual    = IO_AOBUS_BASE,
+        .pfn        = __phys_to_pfn(IO_AOBUS_PHY_BASE),
+        .length     = SZ_1M,
+        .type       = MT_DEVICE,
+    } , {
+        .virtual    = IO_AHB_BUS_BASE,
+        .pfn        = __phys_to_pfn(IO_AHB_BUS_PHY_BASE),
+        .length     = SZ_8M,
+        .type       = MT_DEVICE,
+    } , {
+        .virtual    = IO_SPIMEM_BASE,
+        .pfn        = __phys_to_pfn(IO_SPIMEM_PHY_BASE),
+        .length     = SZ_64M,
+        .type       = MT_ROM,
+    } , {
+        .virtual    = IO_APB2_BUS_BASE,
+        .pfn        = __phys_to_pfn(IO_APB2_BUS_PHY_BASE),
+        .length     = SZ_512K,
+        .type       = MT_DEVICE,
+    } , {
+        .virtual    = IO_AHB_BASE,
+        .pfn        = __phys_to_pfn(IO_AHB_PHY_BASE),
+        .length     = SZ_128K,
+        .type       = MT_DEVICE,
+    } , {
+        .virtual    = IO_BOOTROM_BASE,
+        .pfn        = __phys_to_pfn(IO_BOOTROM_PHY_BASE),
+        .length     = SZ_64K,
+        .type       = MT_DEVICE,
+    } , {
+        .virtual    = IO_SECBUS_BASE,
+        .pfn        = __phys_to_pfn(IO_SECBUS_PHY_BASE),
+        .length     = SZ_4K,
+        .type       = MT_DEVICE,
+    }, {
+        .virtual    = IO_SECURE_BASE,
+        .pfn        = __phys_to_pfn(IO_SECURE_PHY_BASE),
+        .length     = SZ_16K,
+        .type       = MT_DEVICE,
+    }, 
+#ifdef CONFIG_MESON_SUSPEND
+        {
+        .virtual    = PAGE_ALIGN(__phys_to_virt(0x9ff00000)),
+        .pfn        = __phys_to_pfn(0x9ff00000),
+        .length     = SZ_1M,
+        .type       = MT_MEMORY_NONCACHED,
+        },
+#endif
+};
+
+void __init meson_map_default_io(void)
+{
+	iotable_init(meson_default_io_desc, ARRAY_SIZE(meson_default_io_desc));
+}
\ No newline at end of file
diff --git a/arch/arm/mach-meson6/mod_gate.c b/arch/arm/mach-meson6/mod_gate.c
new file mode 100644
index 000000000000..cb2288ec49f4
--- /dev/null
+++ b/arch/arm/mach-meson6/mod_gate.c
@@ -0,0 +1,977 @@
+#include <mach/power_gate.h>
+#include <mach/mod_gate.h>
+#include <linux/spinlock_types.h>
+#include <linux/spinlock.h>
+#include <linux/module.h>
+#include <mach/am_regs.h>
+#include <linux/device.h>
+#include <linux/err.h>
+#include <linux/hardirq.h>
+
+//#define PRINT_DEBUG_INFO
+#ifdef PRINT_DEBUG_INFO
+#define PRINT_INFO(...)		printk(__VA_ARGS__)
+#else
+#define PRINT_INFO(...)	
+#endif
+
+typedef struct{
+    const char* name;
+    const mod_type_t type;
+    int ref;
+    int flag;
+    int dc_en;
+    int no_share;
+}mod_record_t;
+
+DEFINE_SPINLOCK(mod_lock);
+
+static mod_record_t mod_records[MOD_MAX_NUM + 1] = {
+    {
+        .name = "vdec",
+        .type = MOD_VDEC,
+        .ref = 0,
+        .flag = 1,
+        .dc_en = 0,
+    },{
+        .name = "audio",
+        .type = MOD_AUDIO,
+        .ref = 0,
+        .flag = 1,
+        .dc_en = 0,
+    },{
+        .name = "hdmi",
+        .type = MOD_HDMI,
+        .ref = 0,
+        .flag = 1,
+        .dc_en = 0,
+    },{
+        .name = "venc",
+        .type = MOD_VENC,
+        .ref = 0,
+        .flag = 1,
+        .dc_en = 0,
+    },{
+        .name = "tcon",
+        .type = MOD_TCON,
+        .ref = 0,
+        .flag = 1,
+        .dc_en = 0,
+        .no_share = 1,
+    },{
+        .name = "lvds",
+        .type = MOD_LVDS,
+        .ref = 0,
+        .flag = 1,
+        .dc_en = 0,
+        .no_share = 1,
+    },{
+        .name = "mipi",
+        .type = MOD_MIPI,
+        .ref = 0,
+        .flag = 1,
+        .dc_en = 0,
+    },{
+        .name = "bt656",
+        .type = MOD_BT656,
+        .ref = 0,
+        .flag = 1,
+        .dc_en = 0,
+    },{
+        .name = "spi",
+        .type = MOD_SPI,
+        .ref = 0,
+        .flag = 1,
+        .dc_en = 0,
+    },{
+        .name = "uart0",
+        .type = MOD_UART0,
+        .ref = 0,
+        .flag = 1,
+        .dc_en = 0,
+    },{
+        .name = "uart1",
+        .type = MOD_UART1,
+        .ref = 0,
+        .flag = 1,
+        .dc_en = 0,
+    },{
+        .name = "uart2",
+        .type = MOD_UART2,
+        .ref = 0,
+        .flag = 1,
+        .dc_en = 0,
+    },{
+        .name = "uart3",
+        .type = MOD_UART3,
+        .ref = 0,
+        .flag = 1,
+        .dc_en = 0,
+    },{
+        .name = "rom",
+        .type = MOD_ROM,
+        .ref = 0,
+        .flag = 1,
+        .dc_en = 0,
+    },{
+        .name = "efuse",
+        .type = MOD_EFUSE,
+        .ref = 0,
+        .flag = 1,
+        .dc_en = 0,
+    },{
+        .name = "random_num_gen",
+        .type = MOD_RANDOM_NUM_GEN,
+        .ref = 0,
+        .flag = 1,
+        .dc_en = 0,
+    },{
+        .name = "ethernet",
+        .type = MOD_ETHERNET,
+        .ref = 0,
+        .flag = 1,
+        .dc_en = 0,
+    },{
+        .name = "media_cpu",
+        .type = MOD_MEDIA_CPU,
+        .ref = 0,
+        .flag = 1,
+        .dc_en = 0,
+    },{
+        .name = "ge2d",
+        .type = MOD_GE2D,
+        .ref = 0,
+        .flag = 1,
+        .dc_en = 0,
+    },{
+        .name = "vdin",
+        .type = MOD_VIDEO_IN,
+        .ref = 0,
+        .flag = 1,
+        .dc_en = 0,
+    },{
+        .name = "viu2",
+        .type = MOD_VIU2,
+        .ref = 0,
+        .flag = 1,
+        .dc_en = 0,
+    },{
+        .name = "audio_in",
+        .type = MOD_AUD_IN,
+        .ref = 0,
+        .flag = 1,
+        .dc_en = 0,
+    },{
+        .name = "audio_out",
+        .type = MOD_AUD_OUT,
+        .ref = 0,
+        .flag = 1,
+        .dc_en = 0,
+    },{
+        .name = "ahb",
+        .type = MOD_AHB,
+        .ref = 0,
+        .flag = 1,
+        .dc_en = 0,
+    },{
+        .name = "demux",
+        .type = MOD_DEMUX,
+        .ref = 0,
+        .flag = 1,
+        .dc_en = 0,
+    },{
+        .name = "smart_card",
+        .type = MOD_SMART_CARD,
+        .ref = 0,
+        .flag = 1,
+        .dc_en = 0,
+    },{
+        .name = "sdhc",
+        .type = MOD_SDHC,
+        .ref = 0,
+        .flag = 1,
+        .dc_en = 0,
+    },{
+        .name = "stream",
+        .type = MOD_STREAM,
+        .ref = 0,
+        .flag = 1,
+        .dc_en = 0,
+    },{
+        .name = "blk_mov",
+        .type = MOD_BLK_MOV,
+        .ref = 0,
+        .flag = 1,
+        .dc_en = 0,
+    },{
+        .name = "dvin",
+        .type = MOD_MISC_DVIN,
+        .ref = 0,
+        .flag = 1,
+        .dc_en = 0,
+    },{
+        .name = "rdma",
+        .type = MOD_MISC_RDMA,
+        .ref = 0,
+        .flag = 1,
+        .dc_en = 0,
+    },{
+        .name = "usb0",
+        .type = MOD_USB0,
+        .ref = 0,
+        .flag = 1,
+        .dc_en = 0,
+    },{
+        .name = "usb1",
+        .type = MOD_USB1,
+        .ref = 0,
+        .flag = 1,
+        .dc_en = 0,
+    },{
+        .name = "sdio",
+        .type = MOD_SDIO,
+        .ref = 0,
+        .flag = 1,
+        .dc_en = 1,
+    },{
+        .name = "vi_core",
+        .type = MOD_VI_CORE,
+        .ref = 0,
+        .flag = 1,
+        .dc_en = 0,
+    },{
+        .name = "led_pwm",
+        .type = MOD_LED_PWM,
+        .ref = 0,
+        .flag = 1,
+        .dc_en = 1,
+    },{
+        .name = "vdac",
+        .type = MOD_VDAC,
+        .ref = 0,
+        .flag = 1,
+        .dc_en = 1,
+        .no_share = 1,
+    },
+    
+    {
+        .name = NULL,
+        .type = -1,
+        .ref = -1,
+        .flag = -1,
+        .dc_en = -1,
+    }, //end of the record array
+};
+
+
+static int _switch_gate(mod_type_t type, int flag)
+{
+    int ret = 0;
+    switch(type) {
+        case MOD_VDEC:
+            PRINT_INFO("turn %s vdec module\n", flag?"on":"off");
+            if (flag) {               
+                GATE_ON(DOS);
+                aml_set_reg32_mask(P_HHI_VDEC_CLK_CNTL, 1 << 8);
+            } else {
+                GATE_OFF(DOS);
+                aml_clr_reg32_mask(P_HHI_VDEC_CLK_CNTL, 1 << 8);
+            }
+            break;
+        case MOD_AUDIO:
+            PRINT_INFO("turn %s audio module\n", flag?"on":"off");
+            if (flag) {
+                GATE_ON(AIU_AMCLK_MEASURE);
+                GATE_ON(AIU_AIFIFO2);
+                GATE_ON(AIU_AUD_MIXER);
+                GATE_ON(AIU_MIXER_REG);
+                
+                GATE_ON(AIU_IEC958);
+                GATE_ON(AIU_AI_TOP_GLUE);
+                GATE_ON(AUD_BUF);
+                GATE_ON(AIU_I2S_OUT);
+                GATE_ON(AIU_AMCLK); //this gate should not be turned off
+                GATE_ON(AIU_ICE958_AMCLK);
+                GATE_ON(AIU_AOCLK);   
+                //GATE_ON(AUD_IN);
+                GATE_ON(AIU_ADC);
+                GATE_ON(AIU_AUDIN_SCLK);
+            } else {   
+            	  GATE_OFF(AIU_AMCLK_MEASURE);
+                GATE_OFF(AIU_AIFIFO2);
+                GATE_OFF(AIU_AUD_MIXER);
+                GATE_OFF(AIU_MIXER_REG);
+                
+                GATE_OFF(AIU_IEC958);
+                GATE_OFF(AIU_AI_TOP_GLUE);
+                GATE_OFF(AUD_BUF);
+                GATE_OFF(AIU_I2S_OUT);         
+                GATE_OFF(AIU_AMCLK); //this gate should not be turned off
+                GATE_OFF(AIU_ICE958_AMCLK);
+                GATE_OFF(AIU_AOCLK);
+                //GATE_OFF(AUD_IN);
+                GATE_OFF(AIU_ADC);
+                GATE_OFF(AIU_AUDIN_SCLK);
+            }
+            break;
+        case MOD_HDMI:
+            PRINT_INFO("turn %s hdmi module\n", flag?"on":"off");
+            if (flag) {
+                GATE_ON(HDMI_INTR_SYNC);
+                GATE_ON(HDMI_PCLK);
+                GATE_ON(VCLK1_HDMI);
+            } else {
+                GATE_OFF(HDMI_INTR_SYNC);
+                GATE_OFF(HDMI_PCLK);
+                GATE_OFF(VCLK1_HDMI);
+            }            
+            break;
+        case MOD_VENC:
+            PRINT_INFO("turn %s venc module\n", flag?"on":"off");
+            if (flag) {
+                GATE_ON(VCLK2_VENCI);
+                GATE_ON(VCLK2_VENCI1);
+                GATE_ON(VCLK2_VENCP);
+                GATE_ON(VCLK2_VENCP1);
+                GATE_ON(VENC_P_TOP);
+                GATE_ON(VENC_I_TOP);
+                GATE_ON(VENCI_INT);
+                GATE_ON(VENCP_INT);
+                GATE_ON(VCLK2_ENCI);
+                GATE_ON(VCLK2_ENCP);
+                GATE_ON(VCLK2_VENCT);
+                GATE_ON(VCLK2_VENCT1);
+                GATE_ON(VCLK2_OTHER);
+                GATE_ON(VCLK2_OTHER1);
+                GATE_ON(ENC480P);
+                GATE_ON(VENC_DAC);
+                GATE_ON(DAC_CLK);
+            } else {
+                GATE_OFF(VCLK2_VENCI);
+                GATE_OFF(VCLK2_VENCI1);
+                GATE_OFF(VCLK2_VENCP);
+           #ifndef CONFIG_MACH_MESON6_G02_DONGLE
+                GATE_OFF(VCLK2_VENCP1);
+           #endif     
+                GATE_OFF(VENC_P_TOP);
+                GATE_OFF(VENC_I_TOP);
+                GATE_OFF(VENCI_INT);
+           #ifndef CONFIG_MACH_MESON6_G02_DONGLE    
+                GATE_OFF(VENCP_INT);
+           #endif   
+                GATE_OFF(VCLK2_ENCI);
+           #ifndef CONFIG_MACH_MESON6_G02_DONGLE      
+                GATE_OFF(VCLK2_ENCP);
+           #endif
+                GATE_OFF(VCLK2_VENCT);
+                GATE_OFF(VCLK2_VENCT1);
+                GATE_OFF(VCLK2_OTHER);
+                GATE_OFF(VCLK2_OTHER1);
+                GATE_OFF(ENC480P);
+                GATE_OFF(VENC_DAC);
+                GATE_OFF(DAC_CLK);
+            }
+            break;
+        case MOD_TCON:
+            PRINT_INFO("turn %s tcon module\n", flag?"on":"off");
+            if (flag) {
+                GATE_ON(VENC_T_TOP);
+                GATE_ON(VENCT_INT);
+                GATE_ON(VCLK2_ENCT);
+            } else {
+                GATE_OFF(VENC_T_TOP);
+                GATE_OFF(VENCT_INT);
+                GATE_OFF(VCLK2_ENCT);
+            }
+            break;
+        case MOD_LVDS:
+            PRINT_INFO("turn %s lvds module\n", flag?"on":"off");
+            if (flag) {
+                GATE_ON(VENC_L_TOP);
+                GATE_ON(VENCL_INT);
+                GATE_ON(VCLK2_ENCL);
+            } else {
+                GATE_OFF(VENC_L_TOP);
+                GATE_OFF(VENCL_INT);
+                GATE_OFF(VCLK2_ENCL);
+            }
+            break;
+        case MOD_MIPI:
+            PRINT_INFO("turn %s mipi module\n", flag?"on":"off");
+            if (flag) {
+                GATE_ON(MIPI_APB_CLK);
+                GATE_ON(MIPI_SYS_CLK);
+                GATE_ON(MIPI_PHY);
+            } else {
+                GATE_OFF(MIPI_APB_CLK);
+                GATE_OFF(MIPI_SYS_CLK);
+                GATE_OFF(MIPI_PHY);
+            }
+            break;
+        case MOD_BT656:
+            PRINT_INFO("turn %s bt656 module\n", flag?"on":"off");
+            if (flag) {
+                GATE_ON(BT656_IN);
+            } else {
+                GATE_OFF(BT656_IN);
+            }
+            break;
+        case MOD_SPI:
+            PRINT_INFO("turn %s spi module\n", flag?"on":"off");
+            if (flag) {
+                GATE_ON(SPICC);
+                GATE_ON(SPI1);
+                GATE_ON(SPI2);
+            } else {
+                GATE_OFF(SPICC);
+                GATE_OFF(SPI1);
+                GATE_OFF(SPI2);
+            }
+            break;
+        case MOD_UART0:
+            PRINT_INFO("turn %s uart0 module\n", flag?"on":"off");
+            if (flag) {
+                GATE_ON(UART0);
+            } else {
+                GATE_OFF(UART0);
+            }
+            break;
+        case MOD_UART1:
+            PRINT_INFO("turn %s uart1 module\n", flag?"on":"off");
+            if (flag) {
+                GATE_ON(UART1);
+            } else {
+                GATE_OFF(UART1);
+            }
+            break;
+        case MOD_UART2:
+            PRINT_INFO("turn %s uart2 module\n", flag?"on":"off");
+            if (flag) {
+                GATE_ON(UART2);
+            } else {
+                GATE_OFF(UART2);
+            }
+            break;
+        case MOD_UART3:
+            PRINT_INFO("turn %s uart3 module\n", flag?"on":"off");
+            if (flag) {
+                GATE_ON(UART3);
+            } else {
+                GATE_OFF(UART3);
+            }
+            break;
+        case MOD_ROM:
+            PRINT_INFO("turn %s rom module\n", flag?"on":"off");
+            if (flag) {
+                GATE_ON(ROM_CLK);
+            } else {
+                GATE_OFF(ROM_CLK);
+            }
+            break;
+        case MOD_EFUSE:
+            PRINT_INFO("turn %s efuse module\n", flag?"on":"off");
+            if (flag) {
+                GATE_ON(EFUSE);
+            } else {
+                GATE_OFF(EFUSE);
+            }
+            break;
+        case MOD_RANDOM_NUM_GEN:
+            PRINT_INFO("turn %s random_num_gen module\n", flag?"on":"off");
+            if (flag) {
+                GATE_ON(RANDOM_NUM_GEN);
+            } else {
+                GATE_OFF(RANDOM_NUM_GEN);
+            }
+            break;
+        case MOD_ETHERNET:
+            PRINT_INFO("turn %s ethernet module\n", flag?"on":"off");
+            if (flag) {
+                GATE_ON(ETHERNET);
+            } else {
+                GATE_OFF(ETHERNET);
+            }
+            break;
+        case MOD_MEDIA_CPU:
+            PRINT_INFO("trun %s Audio DSP\n", flag? " on" : "off");
+            if(flag){
+                GATE_ON(MEDIA_CPU);
+            }else{
+                 GATE_OFF(MEDIA_CPU);
+            }
+            break;
+        case MOD_GE2D:
+            PRINT_INFO("trun %s GE2D\n", flag? " on" : "off");
+            if(flag){
+                GATE_ON(GE2D);
+            }else{
+                GATE_OFF(GE2D);
+            }
+            break;
+        case MOD_VIDEO_IN:
+            PRINT_INFO("trun %s video_in\n", flag? " on" : "off");
+            if(flag){
+                GATE_ON(VIDEO_IN);
+            }else{
+                GATE_OFF(VIDEO_IN);
+            }
+            break;
+        case MOD_VIU2:
+            PRINT_INFO("trun %s viu2\n", flag? " on" : "off");
+            if(flag){
+                GATE_ON(VIU2);
+            }else{
+                GATE_OFF(VIU2);
+            }
+            break;
+        case MOD_AUD_IN:
+            PRINT_INFO("trun %s audio_in\n", flag? " on" : "off");
+            #if 0
+            if(flag){
+                GATE_ON(AIU_ADC);
+                GATE_ON(AIU_AUDIN_SCLK);
+            }else{
+                GATE_OFF(AIU_ADC);
+                GATE_OFF(AIU_AUDIN_SCLK);
+            }
+            #endif
+            break;
+        case MOD_AUD_OUT:
+            PRINT_INFO("trun %s audio_out\n", flag? " on" : "off");
+            if(flag){
+
+            }else{
+
+            }
+            break;
+        case MOD_AHB:
+            PRINT_INFO("trun %s ahb\n", flag? " on" : "off");
+            if(flag){
+                GATE_ON(AHB_ARB0);
+                GATE_ON(AHB_BRIDGE);
+                GATE_ON(AHB_DATA_BUS);
+                GATE_ON(AHB_CONTROL_BUS);
+            }else{
+                GATE_OFF(AHB_ARB0);
+                GATE_OFF(AHB_BRIDGE);
+                GATE_OFF(AHB_DATA_BUS);
+                GATE_OFF(AHB_CONTROL_BUS);
+            }
+            break;
+        case MOD_DEMUX:
+            PRINT_INFO("trun %s demux\n", flag? " on" : "off");
+            if(flag){
+                GATE_ON(DEMUX);
+            }else{
+                GATE_OFF(DEMUX);
+            }
+            break;
+        case MOD_SMART_CARD:
+            PRINT_INFO("trun %s smart card\n", flag? " on" : "off");
+            if(flag){
+                GATE_ON(SMART_CARD_MPEG_DOMAIN);
+            }else{
+                GATE_OFF(SMART_CARD_MPEG_DOMAIN);
+            }
+            break;
+        case MOD_SDHC:
+            PRINT_INFO("trun %s sdhc\n", flag? " on" : "off");
+            if(flag){
+                GATE_ON(SDHC);
+            }else{
+                GATE_OFF(SDHC);
+            }
+            break;
+        case MOD_STREAM:
+            PRINT_INFO("trun %s stream\n", flag? " on" : "off");
+            if(flag){
+                GATE_ON(STREAM);
+            }else{
+                GATE_OFF(STREAM);
+            }
+            break;
+        case MOD_BLK_MOV:
+            PRINT_INFO("trun %s blk_mov\n", flag? " on" : "off");
+            if(flag){
+                GATE_ON(BLK_MOV);
+            }else{
+                GATE_OFF(BLK_MOV);
+            }
+            break;
+        case MOD_MISC_DVIN:
+            PRINT_INFO("trun %s dvin\n", flag? " on" : "off");
+            if(flag){
+                GATE_ON(MISC_DVIN);
+            }else{
+                GATE_OFF(MISC_DVIN);
+            }
+            break;
+        case MOD_MISC_RDMA:
+            PRINT_INFO("trun %s rdma\n", flag? " on" : "off");
+            if(flag){
+                GATE_ON(MISC_RDMA);
+            }else{
+                GATE_OFF(MISC_RDMA);
+            }
+            break;
+        case MOD_USB0:
+            PRINT_INFO("trun %s rdma\n", flag? " on" : "off");
+            if(flag){
+                GATE_ON(USB0);
+                GATE_ON(MISC_USB0_TO_DDR);
+            }else{
+                GATE_OFF(USB0);
+                GATE_ON(MISC_USB0_TO_DDR);
+            }
+            break;
+        case MOD_USB1:
+            PRINT_INFO("trun %s rdma\n", flag? " on" : "off");
+            if(flag){
+                GATE_ON(USB1);
+                GATE_ON(MISC_USB1_TO_DDR);
+            }else{
+                GATE_OFF(USB1);
+                GATE_ON(MISC_USB1_TO_DDR);
+            }
+            break;
+        case MOD_SDIO:
+            PRINT_INFO("trun %s rdma\n", flag? " on" : "off");
+            if(flag){
+                GATE_ON(SDIO);
+            }else{
+                GATE_OFF(SDIO);
+            }
+            break;
+        case MOD_VI_CORE:
+            PRINT_INFO("trun %s vi core\n", flag? " on" : "off");
+            if(flag){
+                GATE_ON(VI_CORE);
+            }else{
+                GATE_OFF(VI_CORE);
+            }
+            break;
+        case MOD_LED_PWM:
+            PRINT_INFO("trun %s led pwm\n", flag? " on" : "off");
+            if(flag){
+                GATE_ON(LED_PWM);
+            }else{
+                GATE_OFF(LED_PWM);
+            }
+            break;
+        case MOD_VDAC:
+            printk("trun %s vdac\n", flag? " on" : "off");
+            if(flag){
+                aml_write_reg32(P_VENC_VDAC_SETTING, 0x0);
+            }else{
+                aml_write_reg32(P_VENC_VDAC_SETTING, 0xffffffff);
+            }
+            break;
+        default:
+            PRINT_INFO("mod type not support\n");
+            ret = -1;
+            break;
+    }
+    return ret;
+}
+
+static int get_mod(mod_record_t* mod_record)
+{
+    int ret = 0;
+    unsigned long flags;
+    PRINT_INFO("get mod  %s\n", mod_record->name);
+    spin_lock_irqsave(&mod_lock, flags);
+    if (mod_record->no_share)
+    	ret = _switch_gate(mod_record->type, 1);
+    else {
+    if(mod_record->ref > 0)
+        mod_record->ref++;
+    else {
+        mod_record->ref = 1;
+        mod_record->flag = 1;
+        ret = _switch_gate(mod_record->type, 1);
+    }  
+    }
+    spin_unlock_irqrestore(&mod_lock, flags);
+    return ret;
+}
+
+static int put_mod(mod_record_t* mod_record)
+{
+    int ret = 0;
+    unsigned long flags;
+    PRINT_INFO("put mod  %s\n", mod_record->name);
+    spin_lock_irqsave(&mod_lock, flags);
+    if (mod_record->no_share) 
+    	ret = _switch_gate(mod_record->type, 0); 
+    else {
+    mod_record->ref--;
+    if(mod_record->ref <= 0) {
+        ret = _switch_gate(mod_record->type, 0); 
+        mod_record->ref = 0;
+        mod_record->flag = 0;
+        }else
+            printk("ref value is %d\n", mod_record->ref);
+    }
+    spin_unlock_irqrestore(&mod_lock, flags);
+    return ret;
+}
+
+static void _switch_mod_gate_by_type(mod_type_t type, int flag, int dc_protect)
+{
+    if (mod_records[type].dc_en <= 0 && dc_protect)
+        return;
+    else {
+        if (flag)
+            get_mod(&mod_records[type]);
+        else
+            put_mod(&mod_records[type]);
+    }
+}
+
+void switch_mod_gate_by_type(mod_type_t type, int flag)
+{
+    _switch_mod_gate_by_type(type, flag, 1);
+}
+EXPORT_SYMBOL(switch_mod_gate_by_type);
+
+static void _switch_mod_gate_by_name(const char* mod_name, int flag, int dc_protect)
+{
+    int i = 0;
+    //PRINT_INFO("arg mod_name is %s\n", mod_name);
+    while(mod_records[i].name && i < MOD_MAX_NUM) {
+        //PRINT_INFO("mod%d name is %s\n", i, mod_records[i].name);
+        if (!strncmp(mod_name, mod_records[i].name, strlen(mod_name))) {
+            if(mod_records[i].dc_en <= 0 && dc_protect)
+                break;
+            else {
+                if (flag)
+                    get_mod(&mod_records[i]);
+                else
+                    put_mod(&mod_records[i]);
+                break;
+            }
+        }
+        i++;
+    }
+}
+
+void switch_mod_gate_by_name(const char* mod_name, int flag)
+{
+    _switch_mod_gate_by_name(mod_name, flag, 1);
+}
+EXPORT_SYMBOL(switch_mod_gate_by_name);
+
+void power_gate_init(void)
+{
+    GATE_INIT(DDR);
+    GATE_INIT(DOS);
+    GATE_INIT(MIPI_APB_CLK);
+    GATE_INIT(MIPI_SYS_CLK);
+    GATE_INIT(AHB_BRIDGE);
+    GATE_INIT(ISA);
+    GATE_INIT(APB_CBUS);
+    GATE_INIT(_1200XXX);
+    GATE_INIT(SPICC);
+    GATE_INIT(I2C);
+    GATE_INIT(SAR_ADC);
+    GATE_INIT(SMART_CARD_MPEG_DOMAIN);
+    GATE_INIT(RANDOM_NUM_GEN);
+    GATE_INIT(UART0);
+    GATE_INIT(SDHC);
+    GATE_INIT(STREAM);
+    GATE_INIT(ASYNC_FIFO);
+    GATE_INIT(SDIO);
+    GATE_INIT(AUD_BUF);
+    GATE_INIT(HIU_PARSER);
+    GATE_INIT(BT656_IN);
+    GATE_INIT(ASSIST_MISC);
+    GATE_INIT(VENC_I_TOP);
+    GATE_INIT(VENC_P_TOP);
+    GATE_INIT(VENC_T_TOP);
+    GATE_INIT(VENC_DAC);
+    GATE_INIT(VI_CORE);
+    GATE_INIT(SPI2);
+    GATE_INIT(SPI1);
+    GATE_INIT(AUD_IN);
+    GATE_INIT(ETHERNET);
+    GATE_INIT(DEMUX);
+    GATE_INIT(AIU_AI_TOP_GLUE);
+    GATE_INIT(AIU_IEC958);
+    GATE_INIT(AIU_I2S_OUT);
+    GATE_INIT(AIU_AMCLK_MEASURE);
+    GATE_INIT(AIU_AIFIFO2);
+    GATE_INIT(AIU_AUD_MIXER);
+    GATE_INIT(AIU_MIXER_REG);
+    GATE_INIT(AIU_ADC);
+    GATE_INIT(BLK_MOV);
+    GATE_INIT(UART1);
+    GATE_INIT(LED_PWM);
+    GATE_INIT(VGHL_PWM);
+    GATE_INIT(GE2D);
+    GATE_INIT(USB0);
+    GATE_INIT(USB1);
+    GATE_INIT(RESET);
+    GATE_INIT(NAND);
+    GATE_INIT(HIU_PARSER_TOP);
+    GATE_INIT(MIPI_PHY);
+    GATE_INIT(VIDEO_IN);
+    GATE_INIT(AHB_ARB0);
+    GATE_INIT(EFUSE);
+    GATE_INIT(ROM_CLK);
+    GATE_INIT(AHB_DATA_BUS);
+    GATE_INIT(AHB_CONTROL_BUS);
+    GATE_INIT(HDMI_INTR_SYNC);
+    GATE_INIT(HDMI_PCLK);
+    GATE_INIT(MISC_USB1_TO_DDR);
+    GATE_INIT(MISC_USB0_TO_DDR);
+    GATE_INIT(MMC_PCLK);
+    GATE_INIT(MISC_DVIN);
+    GATE_INIT(MISC_RDMA);
+    GATE_INIT(UART2);
+    GATE_INIT(VENCI_INT);
+    GATE_INIT(VIU2);
+    GATE_INIT(VENCP_INT);
+    GATE_INIT(VENCT_INT);
+    GATE_INIT(VENCL_INT);
+    GATE_INIT(VENC_L_TOP);
+    GATE_INIT(UART3);
+    GATE_INIT(VCLK2_VENCI);
+    GATE_INIT(VCLK2_VENCI1);
+    GATE_INIT(VCLK2_VENCP);
+    GATE_INIT(VCLK2_VENCP1);
+    GATE_INIT(VCLK2_VENCT);
+    GATE_INIT(VCLK2_VENCT1);
+    GATE_INIT(VCLK2_OTHER);
+    GATE_INIT(VCLK2_ENCI);
+    GATE_INIT(VCLK2_ENCP);
+    GATE_INIT(DAC_CLK);
+    GATE_INIT(AIU_AOCLK);
+    GATE_INIT(AIU_AMCLK);
+    GATE_INIT(AIU_ICE958_AMCLK);
+    GATE_INIT(VCLK1_HDMI);
+    GATE_INIT(AIU_AUDIN_SCLK);
+    GATE_INIT(ENC480P);
+    GATE_INIT(VCLK2_ENCT);
+    GATE_INIT(VCLK2_ENCL);
+    GATE_INIT(MMC_CLK);
+    GATE_INIT(VCLK2_VENCL);
+    GATE_INIT(VCLK2_OTHER1);
+    GATE_INIT(MEDIA_CPU);
+}
+
+static struct class* mod_gate_clsp;
+
+static ssize_t show_mod_on(struct class* class, struct class_attribute* attr,
+    char* buf)
+{
+    ssize_t size = 0;
+    int i = 0;
+    while(mod_records[i].name && i < MOD_MAX_NUM) {
+        if (mod_records[i].flag > 0)
+            size += sprintf(buf + size, "%s\n", mod_records[i].name);
+        i++;
+    }
+    return size;
+}
+
+static ssize_t store_mod_on(struct class* class, struct class_attribute* attr,
+   const char* buf, size_t count )
+{
+	  char tmp_str[32];
+	  memset(tmp_str, 0, 32);
+    strncpy(tmp_str, buf, 32);
+    while(tmp_str[0] && tmp_str[strlen(tmp_str)-1] < 33 )
+      tmp_str[strlen(tmp_str)-1] = 0;
+    _switch_mod_gate_by_name(tmp_str, 1, 0);
+    return count;
+}
+
+static ssize_t show_mod_off(struct class* class, struct class_attribute* attr,
+    char* buf)
+{
+    ssize_t size = 0;
+    int i = 0;
+    while(mod_records[i].name && i < MOD_MAX_NUM) {
+        if (mod_records[i].flag <= 0)
+            size += sprintf(buf + size, "%s\n", mod_records[i].name);
+        i++;
+    }
+    return size;
+}
+
+static ssize_t store_mod_off(struct class* class, struct class_attribute* attr,
+   const char* buf, size_t count )
+{
+    char tmp_str[32];
+	  memset(tmp_str, 0, 32);
+    strncpy(tmp_str, buf, 32);
+    while(tmp_str[0] && tmp_str[strlen(tmp_str)-1] < 33 )
+      tmp_str[strlen(tmp_str)-1] = 0;
+    _switch_mod_gate_by_name(tmp_str, 0, 0);
+    return count;
+}
+
+static ssize_t show_dynamical_control(struct class* class, struct class_attribute* attr,
+    char* buf)
+{
+    ssize_t size = 0;
+    int i = 0;
+    while(mod_records[i].name && i < MOD_MAX_NUM) {
+        if (mod_records[i].dc_en > 0)
+            size += sprintf(buf + size, "%s\n", mod_records[i].name);
+        i++;
+    }
+    return size;
+}
+
+static ssize_t store_dynamical_control(struct class* class, struct class_attribute* attr,
+   const char* buf, size_t count )
+{
+    int i = 0;
+    char tmp_str[32];
+	  
+    PRINT_INFO("arg mod_name is %s\n", buf);
+    while(mod_records[i].name && i < MOD_MAX_NUM) {
+    	  memset(tmp_str, 0, 32);
+        strncpy(tmp_str, buf, 32);
+        while(tmp_str[0] && tmp_str[strlen(tmp_str)-1] < 33 )
+           tmp_str[strlen(tmp_str)-1] = 0;
+        //PRINT_INFO("mod%d name is %s\n", i, mod_records[i].name);
+        if (!strncmp(tmp_str, mod_records[i].name, strlen(tmp_str))) {
+            mod_records[i].dc_en = 1;
+            break;
+        }
+        i++;
+    }
+    return count;
+}
+
+static struct class_attribute aml_mod_attrs[]={
+    __ATTR(mod_on,  S_IRUGO | S_IWUSR, show_mod_on, store_mod_on),
+    __ATTR(mod_off,  S_IRUGO | S_IWUSR, show_mod_off, store_mod_off),
+    __ATTR(dynamical_control,  S_IRUGO | S_IWUSR, show_dynamical_control, store_dynamical_control),
+    __ATTR_NULL,
+};
+
+static int __init mode_gate_mgr_init(void)
+{
+    int ret = 0, i = 0;
+    power_gate_init();
+    mod_gate_clsp = class_create(THIS_MODULE, "aml_mod");
+    if(IS_ERR(mod_gate_clsp)){
+        ret = PTR_ERR(mod_gate_clsp);
+        return ret;
+    }
+    for(i = 0; aml_mod_attrs[i].attr.name; i++){
+        if(class_create_file(mod_gate_clsp, &aml_mod_attrs[i]) < 0)
+            goto err;
+    }
+    return 0;
+err:
+    for(i=0; aml_mod_attrs[i].attr.name; i++){
+        class_remove_file(mod_gate_clsp, &aml_mod_attrs[i]);
+    }
+    class_destroy(mod_gate_clsp); 
+    return -1;  
+}
+arch_initcall(mode_gate_mgr_init);
diff --git a/arch/arm/mach-meson6/pinctrl.c b/arch/arm/mach-meson6/pinctrl.c
new file mode 100644
index 000000000000..1f7922a87b8f
--- /dev/null
+++ b/arch/arm/mach-meson6/pinctrl.c
@@ -0,0 +1,431 @@
+/*
+ * Driver for the amlogic pin controller
+ *
+ *
+ */
+#include <linux/init.h>
+#include <linux/module.h>
+#include <linux/platform_device.h>
+#include <linux/io.h>
+#include <linux/slab.h>
+#include <linux/err.h>
+#include <linux/of.h>
+#include <linux/of_device.h>
+#include <linux/pinctrl/machine.h>
+#include <linux/pinctrl/pinctrl.h>
+#include <linux/pinctrl/pinmux.h>
+#include <linux/pinctrl/pinconf.h>
+
+#include <plat/io.h>
+#include <mach/am_regs.h>
+#include <linux/amlogic/pinctrl-amlogic.h>
+#include <linux/amlogic/aml_gpio_consumer.h>
+DEFINE_MUTEX(spi_nand_mutex);
+unsigned p_pull_up_addr[]={
+	P_PAD_PULL_UP_REG0,
+	P_PAD_PULL_UP_REG1,
+	P_PAD_PULL_UP_REG2,
+	P_PAD_PULL_UP_REG3,
+	P_PAD_PULL_UP_REG4,
+	P_PAD_PULL_UP_REG5,
+	P_PAD_PULL_UP_REG6,
+};
+unsigned int p_pin_mux_reg_addr[]=
+{
+	P_PERIPHS_PIN_MUX_0,
+	P_PERIPHS_PIN_MUX_1,
+	P_PERIPHS_PIN_MUX_2,
+	P_PERIPHS_PIN_MUX_3,
+	P_PERIPHS_PIN_MUX_4,
+	P_PERIPHS_PIN_MUX_5,
+	P_PERIPHS_PIN_MUX_6,
+	P_PERIPHS_PIN_MUX_7,
+	P_PERIPHS_PIN_MUX_8,
+	P_PERIPHS_PIN_MUX_9,
+	P_AO_RTI_PIN_MUX_REG,
+};
+/* Pad names for the pinmux subsystem */
+const static struct pinctrl_pin_desc amlogic_pads[] = {
+	PINCTRL_PIN(GPIOA_0,"GPIOA_0"),
+	PINCTRL_PIN(GPIOA_1,"GPIOA_1"),
+	PINCTRL_PIN(GPIOA_2,"GPIOA_2"),
+	PINCTRL_PIN(GPIOA_3,"GPIOA_3"),
+	PINCTRL_PIN(GPIOA_4,"GPIOA_4"),
+	PINCTRL_PIN(GPIOA_5,"GPIOA_5"),
+	PINCTRL_PIN(GPIOA_6,"GPIOA_6"),
+	PINCTRL_PIN(GPIOA_7,"GPIOA_7"),
+	PINCTRL_PIN(GPIOA_8,"GPIOA_8"),
+	PINCTRL_PIN(GPIOA_9,"GPIOA_9"),
+	PINCTRL_PIN(GPIOA_10,"GPIOA_10"),
+	PINCTRL_PIN(GPIOA_11,"GPIOA_11"),
+	PINCTRL_PIN(GPIOA_12,"GPIOA_12"),
+	PINCTRL_PIN(GPIOA_13,"GPIOA_13"),
+	PINCTRL_PIN(GPIOA_14,"GPIOA_14"),
+	PINCTRL_PIN(GPIOA_15,"GPIOA_15"),
+	PINCTRL_PIN(GPIOA_16,"GPIOA_16"),
+	PINCTRL_PIN(GPIOA_17,"GPIOA_17"),
+	PINCTRL_PIN(GPIOA_18,"GPIOA_18"),
+	PINCTRL_PIN(GPIOA_19,"GPIOA_19"),
+	PINCTRL_PIN(GPIOA_20,"GPIOA_20"),
+	PINCTRL_PIN(GPIOA_21,"GPIOA_21"),
+	PINCTRL_PIN(GPIOA_22,"GPIOA_22"),
+	PINCTRL_PIN(GPIOA_23,"GPIOA_23"),
+	PINCTRL_PIN(GPIOA_24,"GPIOA_24"),
+	PINCTRL_PIN(GPIOA_25,"GPIOA_25"),
+	PINCTRL_PIN(GPIOA_26,"GPIOA_26"),
+	PINCTRL_PIN(GPIOA_27,"GPIOA_27"),
+	PINCTRL_PIN(GPIOB_0,"GPIOB_0"),
+	PINCTRL_PIN(GPIOB_1,"GPIOB_1"),
+	PINCTRL_PIN(GPIOB_2,"GPIOB_2"),
+	PINCTRL_PIN(GPIOB_3,"GPIOB_3"),
+	PINCTRL_PIN(GPIOB_4,"GPIOB_4"),
+	PINCTRL_PIN(GPIOB_5,"GPIOB_5"),
+	PINCTRL_PIN(GPIOB_6,"GPIOB_6"),
+	PINCTRL_PIN(GPIOB_7,"GPIOB_7"),
+	PINCTRL_PIN(GPIOB_8,"GPIOB_8"),
+	PINCTRL_PIN(GPIOB_9,"GPIOB_9"),
+	PINCTRL_PIN(GPIOB_10,"GPIOB_10"),
+	PINCTRL_PIN(GPIOB_11,"GPIOB_11"),
+	PINCTRL_PIN(GPIOB_12,"GPIOB_12"),
+	PINCTRL_PIN(GPIOB_13,"GPIOB_13"),
+	PINCTRL_PIN(GPIOB_14,"GPIOB_14"),
+	PINCTRL_PIN(GPIOB_15,"GPIOB_15"),
+	PINCTRL_PIN(GPIOB_16,"GPIOB_16"),
+	PINCTRL_PIN(GPIOB_17,"GPIOB_17"),
+	PINCTRL_PIN(GPIOB_18,"GPIOB_18"),
+	PINCTRL_PIN(GPIOB_19,"GPIOB_19"),
+	PINCTRL_PIN(GPIOB_20,"GPIOB_20"),
+	PINCTRL_PIN(GPIOB_21,"GPIOB_21"),
+	PINCTRL_PIN(GPIOB_22,"GPIOB_22"),
+	PINCTRL_PIN(GPIOB_23,"GPIOB_23"),
+	PINCTRL_PIN(GPIOC_0,"GPIOC_0"),
+	PINCTRL_PIN(GPIOC_1,"GPIOC_1"),
+	PINCTRL_PIN(GPIOC_2,"GPIOC_2"),
+	PINCTRL_PIN(GPIOC_3,"GPIOC_3"),
+	PINCTRL_PIN(GPIOC_4,"GPIOC_4"),
+	PINCTRL_PIN(GPIOC_5,"GPIOC_5"),
+	PINCTRL_PIN(GPIOC_6,"GPIOC_6"),
+	PINCTRL_PIN(GPIOC_7,"GPIOC_7"),
+	PINCTRL_PIN(GPIOC_8,"GPIOC_8"),
+	PINCTRL_PIN(GPIOC_9,"GPIOC_9"),
+	PINCTRL_PIN(GPIOC_10,"GPIOC_10"),
+	PINCTRL_PIN(GPIOC_11,"GPIOC_11"),
+	PINCTRL_PIN(GPIOC_12,"GPIOC_12"),
+	PINCTRL_PIN(GPIOC_13,"GPIOC_13"),
+	PINCTRL_PIN(GPIOC_14,"GPIOC_14"),
+	PINCTRL_PIN(GPIOC_15,"GPIOC_15"),
+	PINCTRL_PIN(GPIOD_0,"GPIOD_0"),
+	PINCTRL_PIN(GPIOD_1,"GPIOD_1"),
+	PINCTRL_PIN(GPIOD_2,"GPIOD_2"),
+	PINCTRL_PIN(GPIOD_3,"GPIOD_3"),
+	PINCTRL_PIN(GPIOD_4,"GPIOD_4"),
+	PINCTRL_PIN(GPIOD_5,"GPIOD_5"),
+	PINCTRL_PIN(GPIOD_6,"GPIOD_6"),
+	PINCTRL_PIN(GPIOD_7,"GPIOD_7"),
+	PINCTRL_PIN(GPIOD_8,"GPIOD_8"),
+	PINCTRL_PIN(GPIOD_9,"GPIOD_9"),
+	PINCTRL_PIN(GPIOE_0,"GPIOE_0"),
+	PINCTRL_PIN(GPIOE_1,"GPIOE_1"),
+	PINCTRL_PIN(GPIOE_2,"GPIOE_2"),
+	PINCTRL_PIN(GPIOE_3,"GPIOE_3"),
+	PINCTRL_PIN(GPIOE_4,"GPIOE_4"),
+	PINCTRL_PIN(GPIOE_5,"GPIOE_5"),
+	PINCTRL_PIN(GPIOE_6,"GPIOE_6"),
+	PINCTRL_PIN(GPIOE_7,"GPIOE_7"),
+	PINCTRL_PIN(GPIOE_8,"GPIOE_8"),
+	PINCTRL_PIN(GPIOE_9,"GPIOE_9"),
+	PINCTRL_PIN(GPIOE_10,"GPIOE_10"),
+	PINCTRL_PIN(GPIOE_11,"GPIOE_11"),
+	PINCTRL_PIN(CARD_0,"CARD_0"),
+	PINCTRL_PIN(CARD_1,"CARD_1"),
+	PINCTRL_PIN(CARD_2,"CARD_2"),
+	PINCTRL_PIN(CARD_3,"CARD_3"),
+	PINCTRL_PIN(CARD_4,"CARD_4"),
+	PINCTRL_PIN(CARD_5,"CARD_5"),
+	PINCTRL_PIN(CARD_6,"CARD_6"),
+	PINCTRL_PIN(CARD_7,"CARD_7"),
+	PINCTRL_PIN(CARD_8,"CARD_8"),
+	PINCTRL_PIN(BOOT_0,"BOOT_0"),
+	PINCTRL_PIN(BOOT_1,"BOOT_1"),
+	PINCTRL_PIN(BOOT_2,"BOOT_2"),
+	PINCTRL_PIN(BOOT_3,"BOOT_3"),
+	PINCTRL_PIN(BOOT_4,"BOOT_4"),
+	PINCTRL_PIN(BOOT_5,"BOOT_5"),
+	PINCTRL_PIN(BOOT_6,"BOOT_6"),
+	PINCTRL_PIN(BOOT_7,"BOOT_7"),
+	PINCTRL_PIN(BOOT_8,"BOOT_8"),
+	PINCTRL_PIN(BOOT_9,"BOOT_9"),
+	PINCTRL_PIN(BOOT_10,"BOOT_10"),
+	PINCTRL_PIN(BOOT_11,"BOOT_11"),
+	PINCTRL_PIN(BOOT_12,"BOOT_12"),
+	PINCTRL_PIN(BOOT_13,"BOOT_13"),
+	PINCTRL_PIN(BOOT_14,"BOOT_14"),
+	PINCTRL_PIN(BOOT_15,"BOOT_15"),
+	PINCTRL_PIN(BOOT_16,"BOOT_16"),
+	PINCTRL_PIN(BOOT_17,"BOOT_17"),
+	PINCTRL_PIN(GPIOX_0,"GPIOX_0"),
+	PINCTRL_PIN(GPIOX_1,"GPIOX_1"),
+	PINCTRL_PIN(GPIOX_2,"GPIOX_2"),
+	PINCTRL_PIN(GPIOX_3,"GPIOX_3"),
+	PINCTRL_PIN(GPIOX_4,"GPIOX_4"),
+	PINCTRL_PIN(GPIOX_5,"GPIOX_5"),
+	PINCTRL_PIN(GPIOX_6,"GPIOX_6"),
+	PINCTRL_PIN(GPIOX_7,"GPIOX_7"),
+	PINCTRL_PIN(GPIOX_8,"GPIOX_8"),
+	PINCTRL_PIN(GPIOX_9,"GPIOX_9"),
+	PINCTRL_PIN(GPIOX_10,"GPIOX_10"),
+	PINCTRL_PIN(GPIOX_11,"GPIOX_11"),
+	PINCTRL_PIN(GPIOX_12,"GPIOX_12"),
+	PINCTRL_PIN(GPIOX_13,"GPIOX_13"),
+	PINCTRL_PIN(GPIOX_14,"GPIOX_14"),
+	PINCTRL_PIN(GPIOX_15,"GPIOX_15"),
+	PINCTRL_PIN(GPIOX_16,"GPIOX_16"),
+	PINCTRL_PIN(GPIOX_17,"GPIOX_17"),
+	PINCTRL_PIN(GPIOX_18,"GPIOX_18"),
+	PINCTRL_PIN(GPIOX_19,"GPIOX_19"),
+	PINCTRL_PIN(GPIOX_20,"GPIOX_20"),
+	PINCTRL_PIN(GPIOX_21,"GPIOX_21"),
+	PINCTRL_PIN(GPIOX_22,"GPIOX_22"),
+	PINCTRL_PIN(GPIOX_23,"GPIOX_23"),
+	PINCTRL_PIN(GPIOX_24,"GPIOX_24"),
+	PINCTRL_PIN(GPIOX_25,"GPIOX_25"),
+	PINCTRL_PIN(GPIOX_26,"GPIOX_26"),
+	PINCTRL_PIN(GPIOX_27,"GPIOX_27"),
+	PINCTRL_PIN(GPIOX_28,"GPIOX_28"),
+	PINCTRL_PIN(GPIOX_29,"GPIOX_29"),
+	PINCTRL_PIN(GPIOX_30,"GPIOX_30"),
+	PINCTRL_PIN(GPIOX_31,"GPIOX_31"),
+	PINCTRL_PIN(GPIOX_32,"GPIOX_32"),
+	PINCTRL_PIN(GPIOX_33,"GPIOX_33"),
+	PINCTRL_PIN(GPIOX_34,"GPIOX_34"),
+	PINCTRL_PIN(GPIOX_35,"GPIOX_35"),
+	PINCTRL_PIN(GPIOY_0,"GPIOY_0"),
+	PINCTRL_PIN(GPIOY_1,"GPIOY_1"),
+	PINCTRL_PIN(GPIOY_2,"GPIOY_2"),
+	PINCTRL_PIN(GPIOY_3,"GPIOY_3"),
+	PINCTRL_PIN(GPIOY_4,"GPIOY_4"),
+	PINCTRL_PIN(GPIOY_5,"GPIOY_5"),
+	PINCTRL_PIN(GPIOY_6,"GPIOY_6"),
+	PINCTRL_PIN(GPIOY_7,"GPIOY_7"),
+	PINCTRL_PIN(GPIOY_8,"GPIOY_8"),
+	PINCTRL_PIN(GPIOY_9,"GPIOY_9"),
+	PINCTRL_PIN(GPIOY_10,"GPIOY_10"),
+	PINCTRL_PIN(GPIOY_11,"GPIOY_11"),
+	PINCTRL_PIN(GPIOY_12,"GPIOY_12"),
+	PINCTRL_PIN(GPIOY_13,"GPIOY_13"),
+	PINCTRL_PIN(GPIOY_14,"GPIOY_14"),
+	PINCTRL_PIN(GPIOY_15,"GPIOY_15"),
+	PINCTRL_PIN(GPIOZ_0,"GPIOZ_0"),
+	PINCTRL_PIN(GPIOZ_1,"GPIOZ_1"),
+	PINCTRL_PIN(GPIOZ_2,"GPIOZ_2"),
+	PINCTRL_PIN(GPIOZ_3,"GPIOZ_3"),
+	PINCTRL_PIN(GPIOZ_4,"GPIOZ_4"),
+	PINCTRL_PIN(GPIOZ_5,"GPIOZ_5"),
+	PINCTRL_PIN(GPIOZ_6,"GPIOZ_6"),
+	PINCTRL_PIN(GPIOZ_7,"GPIOZ_7"),
+	PINCTRL_PIN(GPIOZ_8,"GPIOZ_8"),
+	PINCTRL_PIN(GPIOZ_9,"GPIOZ_9"),
+	PINCTRL_PIN(GPIOZ_10,"GPIOZ_10"),
+	PINCTRL_PIN(GPIOZ_11,"GPIOZ_11"),
+	PINCTRL_PIN(GPIOZ_12,"GPIOZ_12"),
+	PINCTRL_PIN(GPIOAO_0,"GPIOAO_0"),
+	PINCTRL_PIN(GPIOAO_1,"GPIOAO_1"),
+	PINCTRL_PIN(GPIOAO_2,"GPIOAO_2"),
+	PINCTRL_PIN(GPIOAO_3,"GPIOAO_3"),
+	PINCTRL_PIN(GPIOAO_4,"GPIOAO_4"),
+	PINCTRL_PIN(GPIOAO_5,"GPIOAO_5"),
+	PINCTRL_PIN(GPIOAO_6,"GPIOAO_6"),
+	PINCTRL_PIN(GPIOAO_7,"GPIOAO_7"),
+	PINCTRL_PIN(GPIOAO_8,"GPIOAO_8"),
+	PINCTRL_PIN(GPIOAO_9,"GPIOAO_9"),
+	PINCTRL_PIN(GPIOAO_10,"GPIOAO_10"),
+	PINCTRL_PIN(GPIOAO_11,"GPIOAO_11"),
+};
+static int amlogic_pin_to_pullup(unsigned int pin ,unsigned int *reg,unsigned int *bit)
+{
+	if(pin<=GPIOZ_12)
+	{
+		*reg=6;
+		*bit=pin;
+	}
+	else if (pin<=GPIOE_11)
+	{
+		*reg=6;
+		*bit=pin-GPIOE_0+16;
+	}
+	else if(pin<=GPIOY_15)
+	{
+		*reg=5;
+		*bit=pin-GPIOY_0+4;
+	}
+	else if(pin<=GPIOX_31)
+	{
+		*reg=4;
+		*bit=pin-GPIOX_0;
+	}
+	else if(pin<=GPIOX_35)
+	{
+		*reg=5;
+		*bit=pin-GPIOX_32;	
+	}
+	else if(pin<=BOOT_17)
+	{
+		*reg=3;
+		*bit=pin-BOOT_0;
+	}
+	else if(pin<=GPIOD_9)
+	{
+		*reg=2;
+		*bit=pin-GPIOD_0+16;
+	}
+	else if(pin<=GPIOC_15)
+	{
+		*reg=2;
+		*bit=pin-GPIOC_0;
+	}
+	else if(pin<=CARD_8)
+	{
+		*reg=3;
+		*bit=pin-CARD_0+20;
+	}
+	else if(pin<=GPIOB_23)
+	{
+		*reg=1;
+		*bit=pin-GPIOB_0;
+	}
+	else if(pin<=GPIOA_27)
+	{
+		*reg=0;
+		*bit=pin-GPIOA_0;
+	}
+	else
+		return -1;
+	return 0;
+}
+static int amlogic_pin_map_to_direction(unsigned int pin,unsigned int *reg,unsigned int *bit)
+{
+	if(pin<=GPIOZ_12)
+	{
+		*reg=6;
+		*bit=pin-GPIOZ_0+16;
+	}
+	else if (pin<=GPIOE_11)
+	{
+		*reg=6;
+		*bit=pin-GPIOE_0;
+	}
+	else if(pin<=GPIOY_15)
+	{
+		*reg=5;
+		*bit=pin-GPIOY_0;
+	}
+	else if(pin<=GPIOX_31)
+	{
+		*reg=4;
+		*bit=pin-GPIOX_0;
+	}
+	else if(pin<=GPIOX_35)
+	{
+		*reg=3;
+		*bit=pin-GPIOX_32+20;	
+	}
+	else if(pin<=BOOT_17)
+	{
+		*reg=3;
+		*bit=pin-BOOT_0;
+	}
+	else if(pin<=GPIOD_9)
+	{
+		*reg=2;
+		*bit=pin-GPIOD_0+16;
+	}
+	else if(pin<=GPIOC_15)
+	{
+		*reg=2;
+		*bit=pin-GPIOC_0;
+	}
+	else if(pin<=CARD_8)
+	{
+		*reg=5;
+		*bit=pin-CARD_0+23;
+	}
+	else if(pin<=GPIOB_23)
+	{
+		*reg=1;
+		*bit=pin-GPIOB_0;
+	}
+	else if(pin<=GPIOA_27)
+	{
+		*reg=0;
+		*bit=pin-GPIOA_0;
+	}
+	else if(pin<=GPIOAO_11)
+	{
+		*reg=7;
+		*bit=pin-GPIOA_0;	
+	}
+	else
+		return -1;
+	return 0;
+}
+static int m6_set_pullup(unsigned int pin,unsigned int config)
+{
+	unsigned int reg=0,bit=0,ret;
+	u16 pullarg = AML_PINCONF_UNPACK_PULL_ARG(config);
+	ret=amlogic_pin_to_pullup(pin,&reg,&bit);
+	if(!ret)
+	{
+		if(pullarg)
+			aml_set_reg32_mask(p_pull_up_addr[reg],1<<bit);
+		else
+			aml_clr_reg32_mask(p_pull_up_addr[reg],1<<bit);
+	}
+	return ret;
+}
+static struct amlogic_pinctrl_soc_data m6_pinctrl = {
+	.pins = amlogic_pads,
+	.npins = ARRAY_SIZE(amlogic_pads),
+	.meson_set_pullup=m6_set_pullup,
+	.pin_map_to_direction=amlogic_pin_map_to_direction,
+};
+static struct of_device_id amlogic_pinctrl_of_table[]=
+{
+	{
+		.compatible="amlogic,pinmux-m6",
+	},
+	{},
+};
+
+static int  m6_pmx_probe(struct platform_device *pdev)
+{
+	return amlogic_pmx_probe(pdev,&m6_pinctrl);
+}
+
+static int  m6_pmx_remove(struct platform_device *pdev)
+{
+	return amlogic_pmx_remove(pdev);
+}
+
+static struct platform_driver amlogic_pmx_driver = {
+	.driver = {
+		.name = "pinmux-m6",
+		.owner = THIS_MODULE,
+		.of_match_table=of_match_ptr(amlogic_pinctrl_of_table),
+	},
+	.probe = m6_pmx_probe,
+	.remove = m6_pmx_remove,
+};
+
+static int __init amlogic_pmx_init(void)
+{
+	return platform_driver_register(&amlogic_pmx_driver);
+}
+arch_initcall(amlogic_pmx_init);
+
+static void __exit amlogic_pmx_exit(void)
+{
+	platform_driver_unregister(&amlogic_pmx_driver);
+}
+module_exit(amlogic_pmx_exit);
+MODULE_DESCRIPTION("amlogic pin control driver");
+MODULE_LICENSE("GPL v2");
diff --git a/arch/arm/mach-meson6/pm.c b/arch/arm/mach-meson6/pm.c
new file mode 100644
index 000000000000..8e350caa5b4d
--- /dev/null
+++ b/arch/arm/mach-meson6/pm.c
@@ -0,0 +1,1129 @@
+/*
+ * Meson Power Management Routines
+ *
+ * Copyright (C) 2010 Amlogic, Inc. http://www.amlogic.com/
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License version 2 as
+ * published by the Free Software Foundation.
+ */
+
+#include <linux/pm.h>
+#include <linux/suspend.h>
+#include <linux/module.h>
+#include <linux/platform_device.h>
+#include <linux/clk.h>
+#include <linux/spinlock.h>
+#include <linux/clk.h>
+#include <linux/fs.h>
+
+#include <asm/cacheflush.h>
+#include <asm/delay.h>
+#include <asm/uaccess.h>
+
+#include <mach/pm.h>
+#include <mach/am_regs.h>
+#include <plat/sram.h>
+#include <mach/power_gate.h>
+#include <mach/gpio.h>
+#include <mach/pctl.h>
+#include <mach/clock.h>
+#include <plat/regops.h>
+#include <plat/io.h>
+
+#ifdef CONFIG_WAKELOCK
+#include <linux/wakelock.h>
+#endif
+
+#ifdef CONFIG_SUSPEND_WATCHDOG
+#include <mach/watchdog.h>
+#endif /* CONFIG_SUSPEND_WATCHDOG */
+
+#include <mach/mod_gate.h>
+
+#ifdef CONFIG_HAS_EARLYSUSPEND
+#include <linux/earlysuspend.h>
+static struct early_suspend early_suspend;
+static int early_suspend_flag = 0;
+#endif
+
+#define ON  1
+#define OFF 0
+
+//#include <mach/sleep.h>
+//#define EARLY_SUSPEND_USE_XTAL
+//#define MESON_SUSPEND_DEBUG
+
+#ifndef CONFIG_MESON_SUSPEND
+static void (*meson_sram_suspend)(struct meson_pm_config *);
+#endif
+static struct meson_pm_config *pdata;
+//static int mask_save_0[5];
+//static int mask_save_1[5];
+
+#ifndef CONFIG_MESON_SUSPEND
+static void meson_sram_push(void *dest, void *src, unsigned int size)
+{
+    int res = 0;
+    memcpy(dest, src, size);
+    flush_icache_range((unsigned long)dest, (unsigned long)(dest + size));
+    res = memcmp(dest, src, size);
+    printk("compare code in sram addr = 0x%x, size = 0x%x, result = %d", (unsigned)dest, size, res);
+}
+#endif
+#define GATE_OFFs(_MOD) do {power_gate_flag[GCLK_IDX_##_MOD] = IS_CLK_GATE_ON(_MOD);CLK_GATE_OFF(_MOD);} while(0)
+#define GATE_ONs(_MOD) do {if (power_gate_flag[GCLK_IDX_##_MOD]) CLK_GATE_ON(_MOD);} while(0)
+#define GATE_SWITCH(flag, _MOD) do {if (flag) GATE_ONs(_MOD); else GATE_OFFs(_MOD);} while(0)
+static int power_gate_flag[GCLK_IDX_MAX];
+
+void power_init_off(void)
+{
+#if 0
+		aml_clr_reg32_mask(P_HHI_DEMOD_CLK_CNTL, (1 << 8));
+    aml_clr_reg32_mask(P_HHI_SATA_CLK_CNTL, (1 << 8));
+    aml_clr_reg32_mask(P_HHI_ETH_CLK_CNTL, (1 << 8));
+    aml_clr_reg32_mask(P_HHI_WIFI_CLK_CNTL, (1 << 0));
+    aml_set_reg32_mask(P_HHI_DEMOD_PLL_CNTL, (1 << 15));
+#endif
+}
+
+void power_gate_switch(int flag)
+{
+    //GATE_SWITCH(flag, DDR);
+    GATE_SWITCH(flag, DOS);
+    GATE_SWITCH(flag,MIPI_APB_CLK);
+    GATE_SWITCH(flag,MIPI_SYS_CLK);
+    //GATE_SWITCH(flag, AHB_BRIDGE);
+    //GATE_SWITCH(flag, ISA);
+    //GATE_SWITCH(flag, APB_CBUS);
+    //GATE_SWITCH(flag, _1200XXX);
+    GATE_SWITCH(flag, SPICC);
+    GATE_SWITCH(flag, I2C);
+    GATE_SWITCH(flag, SAR_ADC);
+    GATE_SWITCH(flag, SMART_CARD_MPEG_DOMAIN);
+    GATE_SWITCH(flag, RANDOM_NUM_GEN);
+    GATE_SWITCH(flag, UART0);
+    GATE_SWITCH(flag, SDHC);
+    GATE_SWITCH(flag, STREAM);
+    GATE_SWITCH(flag, ASYNC_FIFO);
+    GATE_SWITCH(flag, SDIO);
+    GATE_SWITCH(flag, AUD_BUF);
+    //GATE_SWITCH(flag, HIU_PARSER);
+    //GATE_SWITCH(flag, AMRISC);
+    GATE_SWITCH(flag, BT656_IN);
+    //GATE_SWITCH(flag, ASSIST_MISC);
+    //GATE_SWITCH(flag, VI_CORE);
+    GATE_SWITCH(flag, SPI2);
+    //GATE_SWITCH(flag, MDEC_CLK_ASSIST);
+    //GATE_SWITCH(flag, MDEC_CLK_PSC);
+    GATE_SWITCH(flag, SPI1);
+    //GATE_SWITCH(flag, AUD_IN);
+    GATE_SWITCH(flag, ETHERNET);
+    GATE_SWITCH(flag, AIU_AI_TOP_GLUE);
+    GATE_SWITCH(flag, AIU_IEC958);
+    GATE_SWITCH(flag, AIU_I2S_OUT);
+    GATE_SWITCH(flag, AIU_AMCLK_MEASURE);
+    GATE_SWITCH(flag, AIU_AIFIFO2);
+    GATE_SWITCH(flag, AIU_AUD_MIXER);
+    GATE_SWITCH(flag, AIU_MIXER_REG);
+    GATE_SWITCH(flag, AIU_ADC);
+    GATE_SWITCH(flag, BLK_MOV);
+    //GATE_SWITCH(flag, UART1);
+    GATE_SWITCH(flag, VGHL_PWM);
+    GATE_SWITCH(flag, GE2D);
+    GATE_SWITCH(flag, USB0);
+    GATE_SWITCH(flag, USB1);
+    //GATE_SWITCH(flag, RESET);
+    GATE_SWITCH(flag, NAND);
+    GATE_SWITCH(flag, HIU_PARSER_TOP);
+    //GATE_SWITCH(flag, MDEC_CLK_DBLK);
+    GATE_SWITCH(flag, MIPI_PHY);
+    GATE_SWITCH(flag, VIDEO_IN);
+    //GATE_SWITCH(flag, AHB_ARB0);
+    GATE_SWITCH(flag, EFUSE);
+    GATE_SWITCH(flag, ROM_CLK);
+    //GATE_SWITCH(flag, AHB_DATA_BUS);
+    //GATE_SWITCH(flag, AHB_CONTROL_BUS);
+    GATE_SWITCH(flag, MISC_USB1_TO_DDR);
+    GATE_SWITCH(flag, MISC_USB0_TO_DDR);
+    //GATE_SWITCH(flag, AIU_PCLK);
+    //GATE_SWITCH(flag, MMC_PCLK);
+    GATE_SWITCH(flag, UART2);
+    GATE_SWITCH(flag, DAC_CLK);
+    GATE_SWITCH(flag, AIU_AOCLK);
+    GATE_SWITCH(flag, AIU_AMCLK);
+    GATE_SWITCH(flag, AIU_ICE958_AMCLK);
+    GATE_SWITCH(flag, AIU_AUDIN_SCLK);
+    GATE_SWITCH(flag, DEMUX);
+}
+EXPORT_SYMBOL(power_gate_switch);
+
+void early_power_gate_switch(int flag)
+{
+    //GATE_SWITCH(flag, AMRISC);
+    //GATE_SWITCH(flag, AUD_IN);
+    GATE_SWITCH(flag, BLK_MOV);
+    GATE_SWITCH(flag, VENC_I_TOP);
+    GATE_SWITCH(flag, VENC_P_TOP);
+    //GATE_SWITCH(flag, VENC_T_TOP);
+    GATE_SWITCH(flag, VENC_DAC);
+    GATE_SWITCH(flag, MISC_DVIN);
+    GATE_SWITCH(flag, MISC_RDMA);
+    GATE_SWITCH(flag, VENCI_INT);
+    //GATE_SWITCH(flag, VIU2);
+    GATE_SWITCH(flag, VENCP_INT);
+    //GATE_SWITCH(flag, VENCT_INT);
+    //GATE_SWITCH(flag, VENCL_INT);
+    //GATE_SWITCH(flag, VENC_L_TOP);
+    GATE_SWITCH(flag, VCLK2_VENCI);
+    GATE_SWITCH(flag, VCLK2_VENCI1);
+    GATE_SWITCH(flag, VCLK2_VENCP);
+    GATE_SWITCH(flag, VCLK2_VENCP1);
+    GATE_SWITCH(flag, VCLK2_VENCT);
+    GATE_SWITCH(flag, VCLK2_VENCT1);
+    GATE_SWITCH(flag, VCLK2_OTHER);
+    GATE_SWITCH(flag, VCLK2_ENCI);
+    GATE_SWITCH(flag, VCLK2_ENCP);
+    
+    GATE_SWITCH(flag, ENC480P);
+    //GATE_SWITCH(flag, VCLK2_ENCT);
+    //GATE_SWITCH(flag, VCLK2_ENCL);
+    GATE_SWITCH(flag, VCLK2_VENCL);
+    GATE_SWITCH(flag, VCLK2_OTHER1);
+    //GATE_SWITCH(flag, LED_PWM);
+    //GATE_SWITCH(flag, GE2D);
+    //GATE_SWITCH(flag, VIDEO_IN);
+    GATE_SWITCH(flag, VI_CORE);
+    
+    GATE_SWITCH(flag, HDMI_INTR_SYNC);
+    GATE_SWITCH(flag, HDMI_PCLK);
+    GATE_SWITCH(flag, VCLK1_HDMI);
+}
+EXPORT_SYMBOL(early_power_gate_switch);
+
+#define CLK_COUNT 8
+static char clk_flag[CLK_COUNT];
+static unsigned clks[CLK_COUNT] = {
+    P_HHI_ETH_CLK_CNTL,
+    P_HHI_VID_CLK_CNTL,
+    P_HHI_VIID_CLK_CNTL,
+    P_HHI_AUD_CLK_CNTL,
+    P_HHI_MALI_CLK_CNTL,
+    P_HHI_HDMI_CLK_CNTL,
+    P_HHI_MPEG_CLK_CNTL,
+    P_HHI_VDEC_CLK_CNTL,
+};
+
+static char clks_name[CLK_COUNT][32] = {
+    "HHI_ETH_CLK_CNTL",
+    "HHI_VID_CLK_CNTL",
+    "HHI_VIID_CLK_CNTL",
+    "HHI_AUD_CLK_CNTL",
+    "HHI_MALI_CLK_CNTL",
+    "HHI_HDMI_CLK_CNTL",
+    "HHI_MPEG_CLK_CNTL",
+    "HHI_VDEC_CLK_CNTL",
+};
+
+#ifdef EARLY_SUSPEND_USE_XTAL
+#define EARLY_CLK_COUNT 1
+#else
+#define EARLY_CLK_COUNT 0
+#endif
+static char early_clk_flag[EARLY_CLK_COUNT];
+static unsigned early_clks[EARLY_CLK_COUNT] = {
+    //P_HHI_VID_CLK_CNTL,
+   // P_HHI_VIID_CLK_CNTL,
+#ifdef EARLY_SUSPEND_USE_XTAL
+    P_HHI_MPEG_CLK_CNTL,
+#endif
+};
+
+static char early_clks_name[EARLY_CLK_COUNT][32] = {
+    //"HHI_VID_CLK_CNTL",
+    //"HHI_VIID_CLK_CNTL",
+#ifdef EARLY_SUSPEND_USE_XTAL
+    "HHI_MPEG_CLK_CNTL",
+#endif
+};
+#if 1
+static void wait_uart_empty(void)
+{
+    unsigned int count=0;
+    do{
+        if((aml_read_reg32(P_UART0_STATUS) & (1<<22)) == 0)
+             udelay(4);
+        else
+            break;
+        count++;
+    }while(count<2000000);
+    count=0;
+    do{
+        if((aml_read_reg32(P_UART1_STATUS) & (1<<22)) == 0)
+             udelay(4);
+        else
+            break;
+        count++;
+    }while(count<2000000);
+    count=0;
+    do{
+        if((aml_read_reg32(P_AO_UART_STATUS) & (1<<22)) == 0)
+             udelay(4);
+        else
+            break;
+        count++;
+    }while(count<2000000);
+}
+#else
+static void wait_uart_empty()
+{
+    do{
+        if((aml_read_reg32(P_UART0_STATUS) & (1<<22)) == 0)
+             udelay(4);
+        else
+            break;
+    }while(1);
+
+    do{
+        if((aml_read_reg32(P_UART1_STATUS) & (1<<22)) == 0)
+             udelay(4);
+        else
+            break;
+    }while(1);
+
+    do{
+        if((aml_read_reg32(P_AO_UART_STATUS) & (1<<22)) == 0)
+             udelay(4);
+        else
+            break;
+    }while(1);
+}
+#endif
+static unsigned uart_rate_backup;
+static unsigned xtal_uart_rate_backup;
+void clk_switch(int flag)
+{
+    int i;
+
+    if (flag) {
+        for (i = CLK_COUNT - 1; i >= 0; i--) {
+            if (clk_flag[i]) {
+                if ((clks[i] == P_HHI_VID_CLK_CNTL)||(clks[i] == P_HHI_VIID_CLK_CNTL)) {
+                    aml_set_reg32_bits(clks[i],clk_flag[i],19,2);
+                } else if (clks[i] == P_HHI_MPEG_CLK_CNTL) {
+                		if(uart_rate_backup == 0){
+                		  struct clk* sys_clk = clk_get_sys("clk81", NULL);
+                		  //sys_clk->rate = 0;
+                		  uart_rate_backup = clk_get_rate(sys_clk);
+      							}
+					wait_uart_empty();
+					aml_set_reg32_mask(clks[i],(1<<7));//gate on pll
+                    udelay(10);
+                    aml_set_reg32_mask(clks[i],(1<<8));//switch to pll
+                    udelay(10);
+		aml_clr_reg32_mask(P_UART0_REG5, 0x7FFFFF);
+		aml_set_reg32_bits(P_UART0_REG5, ((uart_rate_backup / (115200 * 4)) - 1) & 0x7fffff, 0, 23);
+		aml_set_reg32_bits(P_UART0_REG5, 1, 23, 1);
+					
+		aml_clr_reg32_mask(P_UART1_REG5, 0x7FFFFF);
+		aml_set_reg32_bits(P_UART1_REG5, ((uart_rate_backup / (115200 * 4)) - 1) & 0x7fffff, 0, 23);
+		aml_set_reg32_bits(P_UART1_REG5, 1, 23, 1);
+					 
+		aml_clr_reg32_mask(P_AO_UART2_REG5, 0x7FFFFF);
+		aml_set_reg32_bits(P_AO_UART2_REG5, ((uart_rate_backup / (115200 * 4)) - 1) & 0x7fffff, 0, 23);
+		aml_set_reg32_bits(P_AO_UART2_REG5, 1, 23, 1);
+					 
+		aml_clr_reg32_mask(P_AO_UART_REG5, 0x7FFFFF);
+		aml_set_reg32_bits(P_AO_UART_REG5, ((uart_rate_backup / (115200 * 4)) - 1) & 0x7fffff, 0, 23);
+		aml_set_reg32_bits(P_AO_UART_REG5, 1, 23, 1);
+ 	                } else {
+ 	                	aml_set_reg32_mask(clks[i],(1<<8));
+                }
+                clk_flag[i] = 0;
+                printk(KERN_INFO "clk %s(%x) on\n", clks_name[i], clks[i]);
+            }
+        }
+    } else {
+        for (i = 0; i < CLK_COUNT; i++) {
+            if ((clks[i] == P_HHI_VID_CLK_CNTL)||(clks[i] == P_HHI_VIID_CLK_CNTL)) {
+                clk_flag[i] = aml_get_reg32_bits(clks[i], 19, 2);
+                if (clk_flag[i]) {
+                    aml_clr_reg32_mask(clks[i], (1<<19)|(1<<20));
+                }
+            } else if (clks[i] == P_HHI_MPEG_CLK_CNTL) {
+                if (aml_read_reg32(clks[i]) & (1 << 8)) {
+	              		if(xtal_uart_rate_backup == 0){//if no early suspend supported
+           			        struct clk* sys_clk = clk_get_sys("xtal", NULL);
+  									    xtal_uart_rate_backup = clk_get_rate(sys_clk);
+                		}
+               		wait_uart_empty();
+                    clk_flag[i] = 1;
+                    aml_clr_reg32_mask(clks[i], (1 << 8)); // 24M
+                    udelay(10);
+                    aml_clr_reg32_mask(clks[i], (1 << 7)); // 24M
+                    udelay(10);
+			aml_clr_reg32_mask(P_UART0_REG5, 0x7FFFFF);
+		aml_set_reg32_bits(P_UART0_REG5, ((xtal_uart_rate_backup / (115200 * 4)) - 1) & 0x7fffff, 0, 23);
+		aml_set_reg32_bits(P_UART0_REG5, 1, 23, 1);
+					
+		aml_clr_reg32_mask(P_UART1_REG5, 0x7FFFFF);
+		aml_set_reg32_bits(P_UART1_REG5, ((xtal_uart_rate_backup / (115200 * 4)) - 1) & 0x7fffff, 0, 23);
+		aml_set_reg32_bits(P_UART1_REG5, 1, 23, 1);
+					 
+		aml_clr_reg32_mask(P_AO_UART2_REG5, 0x7FFFFF);
+		aml_set_reg32_bits(P_AO_UART2_REG5, ((xtal_uart_rate_backup / (115200 * 4)) - 1) & 0x7fffff, 0, 23);
+		aml_set_reg32_bits(P_AO_UART2_REG5, 1, 23, 1);
+					 
+		aml_clr_reg32_mask(P_AO_UART_REG5, 0x7FFFFF);
+		aml_set_reg32_bits(P_AO_UART_REG5, ((xtal_uart_rate_backup / (115200 * 4)) - 1) & 0x7fffff, 0, 23);
+		aml_set_reg32_bits(P_AO_UART_REG5, 1, 23, 1);
+
+                }
+            } else {
+                clk_flag[i] = aml_get_reg32_bits(clks[i], 8, 1) ? 1 : 0;
+                if (clk_flag[i]) {
+                    aml_clr_reg32_mask(clks[i], (1 << 8));
+                }
+            }
+            if (clk_flag[i]) {
+                printk(KERN_INFO "clk %s(%x) off\n", clks_name[i], clks[i]);
+             		wait_uart_empty();
+             }
+        }
+    }
+}
+EXPORT_SYMBOL(clk_switch);
+
+void early_clk_switch(int flag)
+{
+    int i;
+    struct clk *sys_clk;
+    if (flag) {
+        for (i = EARLY_CLK_COUNT - 1; i >= 0; i--) {
+            if (early_clk_flag[i]) {
+                if ((early_clks[i] == P_HHI_VID_CLK_CNTL)||(early_clks[i] == P_HHI_VIID_CLK_CNTL)) {
+                    aml_set_reg32_bits(early_clks[i], early_clk_flag[i], 19, 2);
+                }
+#ifdef EARLY_SUSPEND_USE_XTAL
+                else if (early_clks[i] == P_HHI_MPEG_CLK_CNTL) {
+                    udelay(1000);
+                    aml_set_reg32_mask(early_clks[i], (1 << 8)); // clk81 back to normal
+ 
+ 		aml_clr_reg32_mask(P_UART0_REG5, 0x7FFFFF);
+		 aml_set_reg32_bits(P_UART0_REG5, ((uart_rate_backup / (115200 * 4)) - 1) & 0x7fffff, 0, 23);
+ 		aml_set_reg32_bits(P_UART0_REG5, 1, 23, 1);
+			 
+ 		aml_clr_reg32_mask(P_UART1_REG5, 0x7FFFFF);
+ 		aml_set_reg32_bits(P_UART1_REG5, ((uart_rate_backup / (115200 * 4)) - 1) & 0x7fffff, 0, 23);
+ 		aml_set_reg32_bits(P_UART1_REG5, 1, 23, 1);
+			 
+ 		aml_clr_reg32_mask(P_AO_UART2_REG5, 0x7FFFFF);
+ 		aml_set_reg32_bits(P_AO_UART2_REG5, ((uart_rate_backup / (115200 * 4)) - 1) & 0x7fffff, 0, 23);
+ 		aml_set_reg32_bits(P_AO_UART2_REG5, 1, 23, 1);
+ 
+	 	aml_clr_reg32_mask(P_AO_UART_REG5, 0x7FFFFF);
+		aml_set_reg32_bits(P_AO_UART_REG5, ((uart_rate_backup / (115200 * 4)) - 1) & 0x7fffff, 0, 23);
+		aml_set_reg32_bits(P_AO_UART_REG5, 1, 23, 1);
+
+                } 
+#endif
+                else {
+                    aml_set_reg32_mask(early_clks[i], (1 << 8));
+                }
+                printk(KERN_INFO "late clk %s(%x) on\n", early_clks_name[i], early_clks[i]);
+                early_clk_flag[i] = 0;
+            }
+        }
+    } else {
+        sys_clk = clk_get_sys("clk81", NULL);
+        //sys_clk->rate = 0;
+        uart_rate_backup = clk_get_rate(sys_clk);
+        sys_clk = clk_get_sys("xtal", NULL);
+//        xtal_uart_rate_backup = sys_clk->rate;
+		    xtal_uart_rate_backup = clk_get_rate(sys_clk);
+
+        for (i = 0; i < EARLY_CLK_COUNT; i++) {
+            if ((early_clks[i] == P_HHI_VID_CLK_CNTL)||(early_clks[i] == P_HHI_VIID_CLK_CNTL)) {
+                early_clk_flag[i] = aml_get_reg32_bits(early_clks[i], 19, 2);
+                if (early_clk_flag[i]) {
+                    aml_clr_reg32_mask(early_clks[i], (1<<19)|(1<<20));
+                }
+            }
+#ifdef EARLY_SUSPEND_USE_XTAL
+            else if (early_clks[i] == P_HHI_MPEG_CLK_CNTL) {
+                early_clk_flag[i] = 1;
+
+                udelay(1000);
+                aml_clr_reg32_mask(early_clks[i], (1 << 8)); // 24M
+
+		aml_clr_reg32_mask(P_UART0_REG5, 0x7FFFFF);
+		aml_set_reg32_bits(P_UART0_REG5, ((uart_rate_backup / (115200 * 4)) - 1) & 0x7fffff, 0, 23);
+		aml_set_reg32_bits(P_UART0_REG5, 1, 23, 1);
+							
+		aml_clr_reg32_mask(P_UART1_REG5, 0x7FFFFF);
+		aml_set_reg32_bits(P_UART1_REG5, ((uart_rate_backup / (115200 * 4)) - 1) & 0x7fffff, 0, 23);
+		aml_set_reg32_bits(P_UART1_REG5, 1, 23, 1);
+							
+		aml_clr_reg32_mask(P_AO_UART2_REG5, 0x7FFFFF);
+		aml_set_reg32_bits(P_AO_UART2_REG5, ((uart_rate_backup / (115200 * 4)) - 1) & 0x7fffff, 0, 23);
+		aml_set_reg32_bits(P_AO_UART2_REG5, 1, 23, 1);
+				
+		aml_clr_reg32_mask(P_AO_UART_REG5, 0x7FFFFF);
+		aml_set_reg32_bits(P_AO_UART_REG5, ((uart_rate_backup / (115200 * 4)) - 1) & 0x7fffff, 0, 23);
+		aml_set_reg32_bits(P_AO_UART_REG5, 1, 23, 1);
+
+            }
+#endif
+            else {
+                early_clk_flag[i] = aml_get_reg32_bits(early_clks[i], 8, 1) ? 1 : 0;
+                if (early_clk_flag[i]) {
+                    aml_clr_reg32_mask(early_clks[i], (1 << 8));
+                }
+            }
+            if (early_clk_flag[i]) {
+                printk(KERN_INFO "early clk %s(%x) off\n", early_clks_name[i], early_clks[i]);
+            }
+        }
+    }
+}
+EXPORT_SYMBOL(early_clk_switch);
+#if 1
+#define PLL_COUNT 3
+//static char pll_flag[PLL_COUNT];
+static unsigned plls[PLL_COUNT] = {
+    P_HHI_VID_PLL_CNTL,
+    P_HHI_VIID_PLL_CNTL,
+//    P_HHI_AUD_PLL_CNTL,
+    P_HHI_MPLL_CNTL,
+};
+
+static char plls_name[PLL_COUNT][32] = {
+    "HHI_VID_PLL_CNTL",
+    "HHI_VIID_PLL_CNTL",
+//    "HHI_AUD_PLL_CNTL",
+    "HHI_MPLL_CNTL",
+};
+#define EARLY_PLL_COUNT 0
+static char early_pll_flag[EARLY_PLL_COUNT];
+static unsigned early_pll_settings[EARLY_PLL_COUNT][4];
+static unsigned early_plls[EARLY_PLL_COUNT] = {
+    //P_HHI_VID_PLL_CNTL,
+    //P_HHI_VIID_PLL_CNTL,
+};
+
+static char early_plls_name[EARLY_PLL_COUNT][32] = {
+    //"HHI_VID_PLL_CNTL",
+    //"HHI_VIID_PLL_CNTL",
+};
+#endif
+/*
+void pll_switch(int flag)
+{
+    int i;
+    if (flag) {
+         for (i = PLL_COUNT - 1; i >= 0; i--) {
+            if (pll_flag[i]) {
+ 					   		if(default_console_loglevel >= 7){
+	       	        printk(KERN_INFO "pll %s(%x) on\n", plls_name[i], plls[i]);
+	       	        udelay(2000);
+	       	        udelay(2000);
+								}
+                if ((plls[i]==P_HHI_VID_PLL_CNTL)||(plls[i]==P_HHI_VIID_PLL_CNTL)||(plls[i]==P_HHI_MPLL_CNTL)){
+                    aml_clr_reg32_mask(plls[i],(1<<30));
+                    pll_flag[i] = 0;
+                }
+                else{
+                    aml_clr_reg32_mask(plls[i],(1<<15));//bit15 PD:power down
+                    pll_flag[i] = 0;
+                }
+                udelay(10);
+             }
+        }
+        udelay(1000);
+	     } else {
+        for (i = 0; i < PLL_COUNT; i++) {
+        	  if ((plls[i]==P_HHI_VID_PLL_CNTL)||(plls[i]==P_HHI_VIID_PLL_CNTL)||(plls[i]==P_HHI_MPLL_CNTL))
+        	  	pll_flag[i]=aml_get_reg32_bits(plls[i],30,1) ? 0:1;
+        	  else
+        	  	pll_flag[i]=aml_get_reg32_bits(plls[i],15,1) ? 0:1;
+            if (pll_flag[i]) {
+                printk(KERN_INFO "pll %s(%x) off\n", plls_name[i], plls[i]);
+                if ((plls[i]==P_HHI_VID_PLL_CNTL)||(plls[i]==P_HHI_VIID_PLL_CNTL)){
+                    aml_set_reg32_mask(plls[i],(1<<30));
+                }
+                else{
+                    aml_set_reg32_mask(plls[i],(1<<15));
+                }
+            }
+        }
+    }
+}
+EXPORT_SYMBOL(pll_switch);
+*/
+
+void early_pll_switch(int flag)//for MX only
+{
+    int i;
+    if (flag) {
+        for (i = EARLY_PLL_COUNT - 1; i >= 0; i--) {
+            if (early_pll_flag[i]) {
+				early_pll_flag[i] = 0;
+                if (early_plls[i]==P_HHI_VID_PLL_CNTL)
+                {
+                    do{
+	                    aml_write_reg32(P_HHI_VID_PLL_CNTL,1<<29);
+				        aml_write_reg32(P_HHI_VID_PLL_CNTL2,0x814d3928);
+				        aml_write_reg32(P_HHI_VID_PLL_CNTL3,0x6d425012);
+				        aml_write_reg32(P_HHI_VID_PLL_CNTL4,0x110);
+
+                        aml_write_reg32(P_HHI_VID_PLL_CNTL,(early_pll_settings[i][0] & ~(1<<30))|1<<29);
+                        aml_write_reg32(P_HHI_VID_PLL_CNTL,early_pll_settings[i][0] & ~(3<<30));
+                        udelay(1000);
+                    }while((aml_read_reg32(P_HHI_VID_PLL_CNTL) & 1<<31) == 0);
+                }
+                else if(early_plls[i]==P_HHI_VIID_PLL_CNTL)
+                {
+                    do{
+                        aml_write_reg32(P_HHI_VIID_PLL_CNTL,1<<29);
+                        aml_write_reg32(P_HHI_VIID_PLL_CNTL2,0x814d3928);
+                        aml_write_reg32(P_HHI_VIID_PLL_CNTL3,0x6d425012);
+                        aml_write_reg32(P_HHI_VIID_PLL_CNTL4,0x110);
+
+                        aml_write_reg32(P_HHI_VIID_PLL_CNTL,(early_pll_settings[i][0] & ~(1<<30))|1<<29);
+                        aml_write_reg32(P_HHI_VIID_PLL_CNTL,early_pll_settings[i][0] & ~(3<<30));
+                        udelay(1000);
+                    }while((aml_read_reg32(P_HHI_VIID_PLL_CNTL) & 1<<31) == 0);
+                }
+                else{
+                   printk("Error: not restore pll setting!!!\n");
+                }
+                printk(KERN_INFO "late pll %s(%x) on\n", early_plls_name[i], early_plls[i]);
+            }
+        }
+        udelay(1000);
+    } else {
+        for (i = 0; i < EARLY_PLL_COUNT; i++) {
+            if (early_plls[i]==P_HHI_VID_PLL_CNTL)
+            {
+            	early_pll_flag[i] = aml_get_reg32_bits(early_plls[i],30,1) ? 0 : 1;
+				early_pll_settings[i][0]=aml_read_reg32(P_HHI_VID_PLL_CNTL);
+				early_pll_settings[i][1]=aml_read_reg32(P_HHI_VID_PLL_CNTL2);
+				early_pll_settings[i][2]=aml_read_reg32(P_HHI_VID_PLL_CNTL3);
+				early_pll_settings[i][3]=aml_read_reg32(P_HHI_VID_PLL_CNTL4);
+            }
+            else if(early_plls[i]==P_HHI_VIID_PLL_CNTL)
+            {
+                early_pll_flag[i] = aml_get_reg32_bits(early_plls[i],30,1) ? 0 : 1;
+				early_pll_settings[i][0]=aml_read_reg32(P_HHI_VIID_PLL_CNTL);
+				early_pll_settings[i][1]=aml_read_reg32(P_HHI_VIID_PLL_CNTL2);
+				early_pll_settings[i][2]=aml_read_reg32(P_HHI_VIID_PLL_CNTL3);
+				early_pll_settings[i][3]=aml_read_reg32(P_HHI_VIID_PLL_CNTL4);
+			}
+            else
+                printk("Error: not store pll setting!\n");
+            if (early_pll_flag[i]) {
+                printk(KERN_INFO "early pll %s(%x) off\n", early_plls_name[i], early_plls[i]);
+                if ((early_plls[i]==P_HHI_VID_PLL_CNTL)||(early_plls[i]==P_HHI_VIID_PLL_CNTL))
+                   aml_set_reg32_mask(early_plls[i], (1 << 30));
+            }
+        }
+    }
+}
+EXPORT_SYMBOL(early_pll_switch);
+
+typedef struct {
+    char name[32];
+    unsigned reg_addr;
+    unsigned set_bits;
+    unsigned clear_bits;
+    unsigned reg_value;
+    unsigned enable; // 1:cbus 2:apb 3:ahb 0:disable
+} analog_t;
+
+#define ANALOG_COUNT    2
+static analog_t analog_regs[ANALOG_COUNT] = {
+    {"SAR_ADC",             P_SAR_ADC_REG3,       1 << 28, (1 << 30) | (1 << 21),    0,  1},
+#ifdef ADJUST_CORE_VOLTAGE
+    {"LED_PWM_REG0",        P_LED_PWM_REG0,       1 << 13,          1 << 12,              0,  0}, // needed for core voltage adjustment, so not off
+#else
+    {"LED_PWM_REG0",        P_LED_PWM_REG0,       1 << 13,          1 << 12,              0,  1},
+#endif
+    //{"VGHL_PWM_REG0",       P_VGHL_PWM_REG0,      1 << 13,          1 << 12,              0,  1},
+};
+
+
+void analog_switch(int flag)
+{
+    int i;
+    unsigned reg_value = 0;
+
+    if (flag) {
+        printk(KERN_INFO "analog on\n");
+        aml_set_reg32_mask(P_AM_ANALOG_TOP_REG0, 1 << 1); // set 0x206e bit[1] 1 to power on top analog
+        for (i = 0; i < ANALOG_COUNT; i++) {
+            if (analog_regs[i].enable && (analog_regs[i].set_bits || analog_regs[i].clear_bits)) {
+                if (analog_regs[i].enable == 1) {
+                		aml_write_reg32(analog_regs[i].reg_addr, analog_regs[i].reg_value);
+                } else if (analog_regs[i].enable == 2) {
+                    aml_write_reg32(analog_regs[i].reg_addr, analog_regs[i].reg_value);
+                } else if (analog_regs[i].enable == 3) {
+                    aml_write_reg32(analog_regs[i].reg_addr, analog_regs[i].reg_value);
+                }
+            }
+        }
+    } else {
+        printk(KERN_INFO "analog off\n");
+        for (i = 0; i < ANALOG_COUNT; i++) {
+            if (analog_regs[i].enable && (analog_regs[i].set_bits || analog_regs[i].clear_bits)) {
+                if (analog_regs[i].enable == 1) {
+                    analog_regs[i].reg_value = aml_read_reg32(analog_regs[i].reg_addr);
+                    printk("%s(0x%x):0x%x", analog_regs[i].name, analog_regs[i].reg_addr, analog_regs[i].reg_value);
+                    if (analog_regs[i].clear_bits) {
+                        aml_clr_reg32_mask(analog_regs[i].reg_addr, analog_regs[i].clear_bits);
+                        printk(" & ~0x%x", analog_regs[i].clear_bits);
+                    }
+                    if (analog_regs[i].set_bits) {
+                        aml_set_reg32_mask(analog_regs[i].reg_addr, analog_regs[i].set_bits);
+                        printk(" | 0x%x", analog_regs[i].set_bits);
+                    }
+                    reg_value = aml_read_reg32(analog_regs[i].reg_addr);
+                    printk(" = 0x%x\n", reg_value);
+                } else if (analog_regs[i].enable == 2) {
+                    analog_regs[i].reg_value = aml_read_reg32(analog_regs[i].reg_addr);
+                    printk("%s(0x%x):0x%x", analog_regs[i].name, analog_regs[i].reg_addr, analog_regs[i].reg_value);
+                    if (analog_regs[i].clear_bits) {
+                    		aml_clr_reg32_mask(analog_regs[i].reg_addr, analog_regs[i].clear_bits);
+                        printk(" & ~0x%x", analog_regs[i].clear_bits);
+                    }
+                    if (analog_regs[i].set_bits) {
+                    		aml_set_reg32_mask(analog_regs[i].reg_addr, analog_regs[i].set_bits);
+                        printk(" | 0x%x", analog_regs[i].set_bits);
+                    }
+                    reg_value = aml_read_reg32(analog_regs[i].reg_addr);
+                    printk(" = 0x%x\n", reg_value);
+                } else if (analog_regs[i].enable == 3) {
+                    analog_regs[i].reg_value = aml_read_reg32(analog_regs[i].reg_addr);
+                    printk("%s(0x%x):0x%x", analog_regs[i].name, analog_regs[i].reg_addr, analog_regs[i].reg_value);
+                    if (analog_regs[i].clear_bits) {
+                        aml_clr_reg32_mask(analog_regs[i].reg_addr, analog_regs[i].clear_bits);
+                        printk(" & ~0x%x", analog_regs[i].clear_bits);
+                    }
+                    if (analog_regs[i].set_bits) {
+                        aml_set_reg32_mask(analog_regs[i].reg_addr, analog_regs[i].set_bits);
+                        printk(" | 0x%x", analog_regs[i].set_bits);
+                    }
+                    reg_value = aml_read_reg32(analog_regs[i].reg_addr);
+                    printk(" = 0x%x\n", reg_value);
+                }
+            }
+        }
+        aml_clr_reg32_mask(P_AM_ANALOG_TOP_REG0, 1 << 1); // set 0x206e bit[1] 0 to shutdown top analog
+    }
+}
+/*
+void usb_switch(int is_on, int ctrl)
+{
+    int index, por;
+
+    if (ctrl == 0) {
+        index = USB_CTL_INDEX_A;
+    } else {
+        index = USB_CTL_INDEX_B;
+    }
+
+    if (is_on) {
+        por = USB_CTL_POR_ON;
+    } else {
+        por = USB_CTL_POR_OFF;
+    }
+
+    set_usb_ctl_por(index, por);
+}
+*/
+#ifdef CONFIG_HAS_EARLYSUSPEND
+static void meson_system_early_suspend(struct early_suspend *h)
+{
+    if (!early_suspend_flag) {
+        printk(KERN_INFO "sys_suspend\n");
+        if (pdata->set_exgpio_early_suspend) {
+            pdata->set_exgpio_early_suspend(OFF);
+        }
+        early_clk_switch(OFF);
+        //early_pll_switch(OFF);
+        early_power_gate_switch(OFF);
+        early_suspend_flag = 1;
+    }
+}
+
+static void meson_system_late_resume(struct early_suspend *h)
+{
+    if (early_suspend_flag) {
+    	early_power_gate_switch(ON);
+        //early_pll_switch(ON);
+        early_clk_switch(ON);
+        early_suspend_flag = 0;
+        if (pdata->set_exgpio_early_suspend) {
+            pdata->set_exgpio_early_suspend(ON);
+        }
+        printk(KERN_INFO "sys_resume\n");
+    }
+}
+#endif
+
+#ifdef CONFIG_SCREEN_ON_EARLY
+void vout_pll_resume_early(void)
+{
+
+#ifdef CONFIG_HAS_EARLYSUSPEND
+    if (early_suspend_flag){
+        early_power_gate_switch(ON);
+        //early_pll_switch(ON);
+        early_clk_switch(ON);
+        early_suspend_flag = 0;
+		if(pdata->set_exgpio_early_suspend){
+			pdata->set_exgpio_early_suspend(ON);
+		}
+        printk(KERN_INFO "sys_resume\n");
+    }
+#endif
+    return;
+}
+EXPORT_SYMBOL(vout_pll_resume_early);
+#endif
+
+#define         MODE_DELAYED_WAKE       0
+#define         MODE_IRQ_DELAYED_WAKE   1
+#define         MODE_IRQ_ONLY_WAKE      2
+#ifndef CONFIG_MESON_SUSPEND
+static void auto_clk_gating_setup(
+    unsigned long sleep_dly_tb, unsigned long mode, unsigned long clear_fiq, unsigned long clear_irq,
+    unsigned long   start_delay, unsigned long   clock_gate_dly, unsigned long   sleep_time, unsigned long   enable_delay)
+{
+}
+#endif
+
+static void meson_pm_suspend(void)
+{
+    unsigned ddr_clk_N;
+#ifdef ADJUST_CORE_VOLTAGE
+     unsigned vcck_backup = aml_get_reg32_bits(P_LED_PWM_REG0, 0, 4);
+    printk(KERN_INFO "current vcck is 0x%x!\n", vcck_backup);
+#endif
+
+    printk(KERN_INFO "enter meson_pm_suspend!\n");
+#ifdef CONFIG_SUSPEND_WATCHDOG
+	ENABLE_SUSPEND_WATCHDOG;
+#endif    
+
+    // Disable MMC_LP_CTRL. Will be re-enabled at resume by kreboot.S
+    //pr_debug("MMC_LP_CTRL1 before=%#x\n", aml_read_reg32(P_MMC_LP_CTRL1));
+    //aml_write_reg32(P_MMC_LP_CTRL1, 0x60a80000);
+    //pr_debug("MMC_LP_CTRL1 after=%#x\n", aml_read_reg32(P_MMC_LP_CTRL1));
+    //done in bsp, early suspend
+
+    pdata->ddr_clk = aml_read_reg32(P_HHI_DDR_PLL_CNTL);
+
+    ddr_clk_N = (pdata->ddr_clk >> 9) & 0x1f;
+    ddr_clk_N = ddr_clk_N * 4; // N*4
+    if (ddr_clk_N > 0x1f) {
+        ddr_clk_N = 0x1f;
+    }
+    pdata->ddr_clk &= ~(0x1f << 9);
+    pdata->ddr_clk |= ddr_clk_N << 9;
+
+    printk(KERN_INFO "target ddr clock 0x%x!\n", pdata->ddr_clk);
+
+    analog_switch(OFF);
+
+    //usb_switch(OFF, 0);
+    //usb_switch(OFF, 1);
+
+    if (pdata->set_vccx2) {
+        pdata->set_vccx2(OFF);
+    }
+
+    clk_switch(OFF);
+
+ //   pll_switch(OFF);
+
+    power_gate_switch(OFF);
+
+    switch_mod_gate_by_type(MOD_MEDIA_CPU, 1);
+
+#ifndef CONFIG_MESON_SUSPEND
+    printk("meson_sram_suspend params 0x%x, 0x%x, 0x%x, 0x%x, 0x%x, 0x%x\n",
+           (unsigned)pdata->pctl_reg_base, (unsigned)pdata->mmc_reg_base, (unsigned)pdata->hiu_reg_base,
+           (unsigned)pdata->power_key, (unsigned)pdata->ddr_clk, (unsigned)pdata->ddr_reg_backup);
+
+    meson_sram_push(meson_sram_suspend, meson_cpu_suspend,
+                    meson_cpu_suspend_sz);
+#endif
+
+    printk(KERN_INFO "sleep ...\n");
+
+#ifndef CONFIG_MESON_SUSPEND
+    auto_clk_gating_setup(2,                             // select 100uS timebase
+                          MODE_IRQ_ONLY_WAKE,         // Set interrupt wakeup only
+                          0,                          // don't clear the FIQ global mask
+                          0,                          // don't clear the IRQ global mask
+                          1,                          // 1us start delay
+                          1,                          // 1uS gate delay
+                          1,                          // Set the delay wakeup time (1mS)
+                          1);                         // 1uS enable delay
+#endif
+		//switch A9 clock to xtal 24MHz
+		aml_clr_reg32_mask(P_HHI_SYS_CPU_CLK_CNTL, 1 << 7);
+		aml_set_reg32_mask(P_HHI_SYS_PLL_CNTL, 1 << 30);//power down sys pll
+
+#ifdef ADJUST_CORE_VOLTAGE
+		aml_set_reg32_bits(P_LED_PWM_REG0,0,0,4);
+#endif
+
+#if 0
+    //while ((READ_AOBUS_REG(AO_RTC_ADDR1) >> 2) & 1){
+    while ((aml_read_reg32(AO_RTC_ADDR1) >> 2) & 1){
+        udelay(10);
+    }
+#else
+#ifdef CONFIG_MESON_SUSPEND
+//extern int meson_power_suspend();
+    meson_power_suspend();
+#else
+    /**
+     * @todo you should not enable irq with a directly register operation
+     *       Please replace it with setup_irq .
+     */
+		aml_set_reg32_mask(P_SYS_CPU_0_IRQ_IN2_INTR_MASK, pdata->power_key); //enable rtc interrupt only
+    meson_sram_suspend(pdata);
+#endif
+#endif
+
+#ifdef ADJUST_CORE_VOLTAGE
+		aml_set_reg32_bits(P_LED_PWM_REG0,vcck_backup, 0, 4);
+    udelay(100);
+#endif
+		aml_clr_reg32_mask(P_HHI_SYS_PLL_CNTL, (1 << 30)); //turn on sys pll
+
+    printk(KERN_INFO "... wake up\n");
+
+    if ((*(volatile unsigned *)(P_AO_RTC_ADDR1)) & (1<<12)) {
+        // Woke from alarm, not power button. Set flag to inform key_input driver.
+        WRITE_AOBUS_REG(AO_RTI_STATUS_REG2, 0x12345678);
+    }
+    // clear RTC interrupt
+    *(volatile unsigned *)(P_AO_RTC_ADDR1)=(*(volatile unsigned *)(P_AO_RTC_ADDR1))|(0xf000);
+	printk(KERN_INFO "RTCADD3=0x%x\n",*(volatile unsigned *)(P_AO_RTC_ADDR3));
+	if((*(volatile unsigned *)(P_AO_RTC_ADDR3))|(1<<29))
+	{
+		*(volatile unsigned *)(P_AO_RTC_ADDR3)=(*(volatile unsigned *)(P_AO_RTC_ADDR3))&(~(1<<29));
+		udelay(1000);
+	}
+	printk(KERN_INFO "RTCADD3=0x%x\n",*(volatile unsigned *)P_AO_RTC_ADDR3);
+
+    if (pdata->set_vccx2) {
+        pdata->set_vccx2(ON);
+    }
+    wait_uart_empty();
+		aml_set_reg32_mask(P_HHI_SYS_CPU_CLK_CNTL , (1 << 7)); //a9 use pll
+
+    switch_mod_gate_by_type(MOD_MEDIA_CPU, 0);
+
+    power_gate_switch(ON);
+
+//    pll_switch(ON);
+
+    clk_switch(ON);
+
+    //usb_switch(ON, 0);
+    //usb_switch(ON, 1);
+
+    analog_switch(ON);
+}
+
+static int meson_pm_prepare(void)
+{
+	  printk(KERN_INFO "enter meson_pm_prepare!\n");
+#if 0
+    mask_save_0[0] = aml_read_reg32(P_SYS_CPU_0_IRQ_IN0_INTR_MASK);
+    mask_save_0[1] = aml_read_reg32(P_SYS_CPU_0_IRQ_IN1_INTR_MASK);
+    mask_save_0[2] = aml_read_reg32(P_SYS_CPU_0_IRQ_IN2_INTR_MASK);
+    mask_save_0[3] = aml_read_reg32(P_SYS_CPU_0_IRQ_IN3_INTR_MASK);
+    mask_save_0[4] = aml_read_reg32(P_SYS_CPU_0_IRQ_IN4_INTR_MASK);
+
+    mask_save_1[0] = aml_read_reg32(P_SYS_CPU_1_IRQ_IN0_INTR_MASK);
+    mask_save_1[1] = aml_read_reg32(P_SYS_CPU_1_IRQ_IN1_INTR_MASK);
+    mask_save_1[2] = aml_read_reg32(P_SYS_CPU_1_IRQ_IN2_INTR_MASK);
+    mask_save_1[3] = aml_read_reg32(P_SYS_CPU_1_IRQ_IN3_INTR_MASK);
+    mask_save_1[4] = aml_read_reg32(P_SYS_CPU_1_IRQ_IN4_INTR_MASK);
+
+    aml_write_reg32(P_SYS_CPU_0_IRQ_IN0_INTR_MASK, 0x0);
+    aml_write_reg32(P_SYS_CPU_0_IRQ_IN1_INTR_MASK, 0x0);
+    aml_write_reg32(P_SYS_CPU_0_IRQ_IN2_INTR_MASK, 0x0);
+    aml_write_reg32(P_SYS_CPU_0_IRQ_IN3_INTR_MASK, 0x0);
+    aml_write_reg32(P_SYS_CPU_0_IRQ_IN4_INTR_MASK, 0x0);
+
+    aml_write_reg32(P_SYS_CPU_1_IRQ_IN0_INTR_MASK, 0x0);
+    aml_write_reg32(P_SYS_CPU_1_IRQ_IN1_INTR_MASK, 0x0);
+    aml_write_reg32(P_SYS_CPU_1_IRQ_IN2_INTR_MASK, 0x0);
+    aml_write_reg32(P_SYS_CPU_1_IRQ_IN3_INTR_MASK, 0x0);
+    aml_write_reg32(P_SYS_CPU_1_IRQ_IN4_INTR_MASK, 0x0);
+#endif
+
+
+#ifndef CONFIG_MESON_SUSPEND
+    meson_sram_push(meson_sram_suspend, meson_cpu_suspend,
+                    meson_cpu_suspend_sz);
+#endif
+    return 0;
+}
+
+static int meson_pm_enter(suspend_state_t state)
+{
+    int ret = 0;
+
+    switch (state) {
+    case PM_SUSPEND_STANDBY:
+    case PM_SUSPEND_MEM:
+        meson_pm_suspend();
+        break;
+    default:
+        ret = -EINVAL;
+    }
+
+    return ret;
+}
+
+static void meson_pm_finish(void)
+{
+    printk(KERN_INFO "enter meson_pm_finish!\n");
+#if 0
+    aml_write_reg32(P_SYS_CPU_0_IRQ_IN0_INTR_MASK, mask_save_0[0]);
+    aml_write_reg32(P_SYS_CPU_0_IRQ_IN1_INTR_MASK, mask_save_0[1]);
+    aml_write_reg32(P_SYS_CPU_0_IRQ_IN2_INTR_MASK, mask_save_0[2]);
+    aml_write_reg32(P_SYS_CPU_0_IRQ_IN3_INTR_MASK, mask_save_0[3]);
+    aml_write_reg32(P_SYS_CPU_0_IRQ_IN4_INTR_MASK, mask_save_0[4]);
+
+    aml_write_reg32(P_SYS_CPU_1_IRQ_IN0_INTR_MASK, mask_save_1[0]);
+    aml_write_reg32(P_SYS_CPU_1_IRQ_IN1_INTR_MASK, mask_save_1[1]);
+    aml_write_reg32(P_SYS_CPU_1_IRQ_IN2_INTR_MASK, mask_save_1[2]);
+    aml_write_reg32(P_SYS_CPU_1_IRQ_IN3_INTR_MASK, mask_save_1[3]);
+    aml_write_reg32(P_SYS_CPU_1_IRQ_IN4_INTR_MASK, mask_save_1[4]);
+#endif
+
+#ifdef CONFIG_MESON_SUSPEND
+#ifdef MESON_SUSPEND_DEBUG // only use this when debug without android rootfs
+#ifdef CONFIG_EARLYSUSPEND
+extern void request_suspend_state(suspend_state_t new_state);
+	   request_suspend_state(0);
+#else
+extern int enter_state(suspend_state_t state);
+		enter_state(0);
+#endif
+#endif
+#endif
+}
+
+static struct platform_suspend_ops meson_pm_ops = {
+    .enter        = meson_pm_enter,
+    .prepare      = meson_pm_prepare,
+    .finish       = meson_pm_finish,
+    .valid        = suspend_valid_only_mem,
+};
+
+static void power_off_unused_pll(void)
+{
+    aml_write_reg32(P_HHI_MPLL_CNTL7, 0x01082000); //turn off mp0
+    aml_write_reg32(P_HHI_MPLL_CNTL8, 0x01082000); //turn off mp1
+}
+static void m6ref_set_vccx2(int power_on)
+{
+
+}
+
+static struct meson_pm_config aml_pm_pdata = {
+    .pctl_reg_base = (void *)IO_APB_BUS_BASE,
+    .mmc_reg_base = (void *)APB_REG_ADDR(0x1000),
+    .hiu_reg_base = (void *)CBUS_REG_ADDR(0x1000),
+    .power_key = (1<<8),
+    .ddr_clk = 0x00110820,
+    .sleepcount = 128,
+    .set_vccx2 = m6ref_set_vccx2,
+    .core_voltage_adjust = 7,  //5,8
+};
+
+static int __init meson_pm_probe(struct platform_device *pdev)
+{
+    printk(KERN_INFO "enter meson_pm_probe!\n");
+
+    power_init_off();
+    power_off_unused_pll();
+
+#ifdef CONFIG_HAS_EARLYSUSPEND
+    early_suspend.level = EARLY_SUSPEND_LEVEL_DISABLE_FB;
+    early_suspend.suspend = meson_system_early_suspend;
+    early_suspend.resume = meson_system_late_resume;
+//    early_suspend.param = pdev;
+    register_early_suspend(&early_suspend);
+#endif
+	pdev->dev.platform_data=&aml_pm_pdata;
+    pdata = pdev->dev.platform_data;
+    if (!pdata) {
+        dev_err(&pdev->dev, "cannot get platform data\n");
+        return -ENOENT;
+    }
+
+#ifndef CONFIG_MESON_SUSPEND
+    pdata->ddr_reg_backup = sram_alloc(32 * 4);
+    if (!pdata->ddr_reg_backup) {
+        dev_err(&pdev->dev, "cannot allocate SRAM memory\n");
+        return -ENOMEM;
+    }
+
+    meson_sram_suspend = sram_alloc(meson_cpu_suspend_sz);
+    if (!meson_sram_suspend) {
+        dev_err(&pdev->dev, "cannot allocate SRAM memory\n");
+        return -ENOMEM;
+    }
+    meson_sram_push(meson_sram_suspend, meson_cpu_suspend,
+                    meson_cpu_suspend_sz);
+#endif
+    suspend_set_ops(&meson_pm_ops);
+#ifndef CONFIG_MESON_SUSPEND
+    printk(KERN_INFO "meson_pm_probe done 0x%x %d!\n", (unsigned)meson_sram_suspend, meson_cpu_suspend_sz);
+#else
+    printk(KERN_INFO "meson_pm_probe done !\n");
+#endif
+    return 0;
+}
+
+static int __exit meson_pm_remove(struct platform_device *pdev)
+{
+#ifdef CONFIG_HAS_EARLYSUSPEND
+    unregister_early_suspend(&early_suspend);
+#endif
+    return 0;
+}
+#ifdef CONFIG_OF
+static const struct of_device_id amlogic_pm_dt_match[]={
+	{	.compatible = "amlogic,pm",
+	},
+};
+#else
+#define amlogic_nand_dt_match NULL
+#endif
+
+static struct platform_driver meson_pm_driver = {
+    .driver = {
+        .name     = "pm-meson",
+        .owner     = THIS_MODULE,
+        .of_match_table=amlogic_pm_dt_match,
+    },
+    .remove = __exit_p(meson_pm_remove),
+};
+
+static int __init meson_pm_init(void)
+{
+	printk("enter %s\n",__func__);
+    return platform_driver_probe(&meson_pm_driver, meson_pm_probe);
+}
+late_initcall(meson_pm_init);
diff --git a/arch/arm/mach-meson6/power_gate.c b/arch/arm/mach-meson6/power_gate.c
new file mode 100644
index 000000000000..a9ecabfb4b84
--- /dev/null
+++ b/arch/arm/mach-meson6/power_gate.c
@@ -0,0 +1,27 @@
+#include <linux/module.h>
+#include <mach/am_regs.h>
+#include <mach/power_gate.h>
+#include <mach/mod_gate.h>
+
+unsigned char GCLK_ref[GCLK_IDX_MAX];
+EXPORT_SYMBOL(GCLK_ref);
+
+
+int  video_dac_enable(unsigned char enable_mask)
+{
+    switch_mod_gate_by_name("venc", 1);
+    CLEAR_CBUS_REG_MASK(VENC_VDAC_SETTING, enable_mask & 0x1f);
+    return 0;
+}
+EXPORT_SYMBOL(video_dac_enable);
+
+int  video_dac_disable()
+{
+    SET_CBUS_REG_MASK(VENC_VDAC_SETTING, 0x1f);
+    switch_mod_gate_by_name("venc", 0);
+  
+    return 0;
+}
+EXPORT_SYMBOL(video_dac_disable);
+
+
diff --git a/arch/arm/mach-meson6/power_suspend.c b/arch/arm/mach-meson6/power_suspend.c
new file mode 100644
index 000000000000..aee4d0a5c974
--- /dev/null
+++ b/arch/arm/mach-meson6/power_suspend.c
@@ -0,0 +1,103 @@
+#include <linux/kernel.h>
+#include <linux/init.h>
+#include <linux/mm.h>
+#include <linux/sched.h>
+#include <linux/interrupt.h>
+#include <linux/ioport.h>
+#include <linux/platform_device.h>
+#include <linux/io.h>
+#include <linux/dma-mapping.h>
+#include <linux/mtd/mtd.h>
+#include <linux/mtd/nand.h>
+#include <linux/mtd/nand_ecc.h>
+#include <linux/mtd/partitions.h>
+#include <linux/device.h>
+#include <linux/spi/flash.h>
+#include <mach/hardware.h>
+#include <plat/platform.h>
+#include <mach/memory.h>
+#include <mach/clock.h>
+#include <asm/mach-types.h>
+#include <asm/mach/arch.h>
+#include <asm/setup.h>
+//#include <mach/lm.h>
+#include <asm/memory.h>
+#include <asm/mach/map.h>
+#include <mach/nand.h>
+#include <linux/i2c.h>
+#include <linux/i2c-aml.h>
+#include <mach/power_gate.h>
+#include <linux/delay.h>
+#include <mach/usbclock.h>
+#include <mach/am_regs.h>
+#include <linux/file.h>
+#include <asm/cacheflush.h>
+#include <plat/regops.h>
+#include <linux/reboot.h>
+#ifdef CONFIG_SUSPEND_WATCHDOG
+#include <mach/watchdog.h>
+#endif /* CONFIG_SUSPEND_WATCHDOG */
+
+//appf functions
+#define APPF_INITIALIZE             0
+#define APPF_POWER_DOWN_CPU         1
+#define APPF_POWER_UP_CPUS          2
+//appf flags
+#define APPF_SAVE_PMU          (1<<0)
+#define APPF_SAVE_TIMERS       (1<<1)
+#define APPF_SAVE_VFP          (1<<2)
+#define APPF_SAVE_DEBUG        (1<<3)
+#define APPF_SAVE_L2           (1<<4)
+
+#if 0
+#ifdef CONFIG_HARDWARE_WATCHDOG
+void disable_watchdog(void)
+{
+	printk(KERN_INFO "** disable watchdog\n");
+    aml_write_reg32(P_WATCHDOG_RESET, 0);
+    aml_clr_reg32_mask(P_WATCHDOG_TC,(1 << WATCHDOG_ENABLE_BIT));
+}
+void enable_watchdog(void)
+{
+	printk(KERN_INFO "** enable watchdog\n");
+    aml_write_reg32(P_WATCHDOG_RESET, 0);
+    aml_write_reg32(P_WATCHDOG_TC, 1 << WATCHDOG_ENABLE_BIT | 0x1FFFFF);//about 20sec
+    
+    aml_write_reg32(P_AO_RTI_STATUS_REG1, MESON_NORMAL_BOOT);
+}
+void reset_watchdog(void)
+{
+	//printk(KERN_INFO "** reset watchdog\n");
+    aml_write_reg32(P_WATCHDOG_RESET, 0);	
+}
+#endif /* CONFIG_HARDWARE_WATCHDOG */
+#endif
+
+
+int meson_power_suspend(void)
+{
+	static int test_flag = 0;
+	unsigned addr;
+	unsigned p_addr;
+	void	(*pwrtest_entry)(unsigned,unsigned,unsigned,unsigned);
+
+	flush_cache_all();
+
+	addr = 0x9FF04400;//entry.s start
+	p_addr = (unsigned)__phys_to_virt(addr);
+	pwrtest_entry = (void (*)(unsigned,unsigned,unsigned,unsigned))p_addr;
+	if(test_flag != 1234){
+		test_flag = 1234;
+		printk("initial appf\n");
+		pwrtest_entry(APPF_INITIALIZE,0,0,0);
+	}
+#ifdef CONFIG_SUSPEND_WATCHDOG
+	DISABLE_SUSPEND_WATCHDOG;
+#endif
+	printk("power down cpu --\n");
+	pwrtest_entry(APPF_POWER_DOWN_CPU,0,0,APPF_SAVE_PMU|APPF_SAVE_VFP|APPF_SAVE_L2);
+#ifdef CONFIG_SUSPEND_WATCHDOG
+	ENABLE_SUSPEND_WATCHDOG;
+#endif
+	return 0;
+}
diff --git a/arch/arm/mach-meson6/sd_pad.c b/arch/arm/mach-meson6/sd_pad.c
new file mode 100644
index 000000000000..3f5d1065a3a6
--- /dev/null
+++ b/arch/arm/mach-meson6/sd_pad.c
@@ -0,0 +1,515 @@
+#include <mach/card_io.h>
+#include <linux/cardreader/card_block.h>
+#include <linux/cardreader/cardreader.h>
+#include <plat/regops.h>
+#include <mach/pinmux.h>
+#include <linux/pinctrl/consumer.h>
+static unsigned sd_backup_input_val = 0;
+static unsigned sd_backup_output_val = 0;
+static unsigned SD_BAKUP_INPUT_REG = (unsigned)&sd_backup_input_val;
+static unsigned SD_BAKUP_OUTPUT_REG = (unsigned)&sd_backup_output_val;
+
+unsigned SD_CMD_OUTPUT_EN_REG;
+unsigned SD_CMD_OUTPUT_EN_MASK;
+unsigned SD_CMD_INPUT_REG;
+unsigned SD_CMD_INPUT_MASK;
+unsigned SD_CMD_OUTPUT_REG;
+unsigned SD_CMD_OUTPUT_MASK;
+
+unsigned SD_CLK_OUTPUT_EN_REG;
+unsigned SD_CLK_OUTPUT_EN_MASK;
+unsigned SD_CLK_OUTPUT_REG;
+unsigned SD_CLK_OUTPUT_MASK;
+
+unsigned SD_DAT_OUTPUT_EN_REG;
+unsigned SD_DAT0_OUTPUT_EN_MASK;
+unsigned SD_DAT0_3_OUTPUT_EN_MASK;
+unsigned SD_DAT_INPUT_REG;
+unsigned SD_DAT_OUTPUT_REG;
+unsigned SD_DAT0_INPUT_MASK;
+unsigned SD_DAT0_OUTPUT_MASK;
+unsigned SD_DAT0_3_INPUT_MASK;
+unsigned SD_DAT0_3_OUTPUT_MASK;
+unsigned SD_DAT_INPUT_OFFSET;
+unsigned SD_DAT_OUTPUT_OFFSET;
+
+unsigned SD_INS_OUTPUT_EN_REG;
+unsigned SD_INS_OUTPUT_EN_MASK;
+unsigned SD_INS_INPUT_REG;
+unsigned SD_INS_INPUT_MASK;
+
+unsigned SD_WP_OUTPUT_EN_REG;
+unsigned SD_WP_OUTPUT_EN_MASK;
+unsigned SD_WP_INPUT_REG;
+unsigned SD_WP_INPUT_MASK;
+
+unsigned SD_PWR_OUTPUT_EN_REG;
+unsigned SD_PWR_OUTPUT_EN_MASK;
+unsigned SD_PWR_OUTPUT_REG;
+unsigned SD_PWR_OUTPUT_MASK;
+unsigned SD_PWR_EN_LEVEL;
+
+unsigned SD_WORK_MODE;
+
+extern int using_sdxc_controller;
+void sd_io_init(struct memory_card *card)
+{
+	struct aml_card_info *aml_card_info = card->card_plat_info;
+	SD_WORK_MODE = aml_card_info->work_mode;
+	
+	if ((aml_card_info->io_pad_type == SDXC_CARD_0_5) || 
+		(aml_card_info->io_pad_type == SDXC_BOOT_0_11) ||
+		(aml_card_info->io_pad_type == SDXC_GPIOX_0_9))
+		using_sdxc_controller = 1;
+
+	switch (aml_card_info->io_pad_type) {
+		
+		case SDHC_CARD_0_5:		//SDHC-B
+			SD_CMD_OUTPUT_EN_REG = CARD_GPIO_ENABLE;
+			SD_CMD_OUTPUT_EN_MASK = PREG_IO_28_MASK;
+			SD_CMD_OUTPUT_REG = CARD_GPIO_OUTPUT;
+			SD_CMD_OUTPUT_MASK = PREG_IO_28_MASK;
+			SD_CMD_INPUT_REG = CARD_GPIO_INPUT;
+			SD_CMD_INPUT_MASK = PREG_IO_28_MASK;
+
+			SD_CLK_OUTPUT_EN_REG = CARD_GPIO_ENABLE;
+			SD_CLK_OUTPUT_EN_MASK = PREG_IO_27_MASK;
+			SD_CLK_OUTPUT_REG = CARD_GPIO_OUTPUT;
+			SD_CLK_OUTPUT_MASK = PREG_IO_27_MASK;
+
+
+			SD_DAT_OUTPUT_EN_REG = CARD_GPIO_ENABLE;
+			SD_DAT0_OUTPUT_EN_MASK = PREG_IO_23_MASK;
+			SD_DAT0_3_OUTPUT_EN_MASK = PREG_IO_23_26_MASK;
+			
+			SD_DAT_OUTPUT_REG = CARD_GPIO_OUTPUT;
+			SD_DAT0_OUTPUT_MASK = PREG_IO_23_MASK;
+			SD_DAT0_3_OUTPUT_MASK = PREG_IO_23_26_MASK;
+			SD_DAT_OUTPUT_OFFSET = 23;
+			
+			SD_DAT_INPUT_REG = CARD_GPIO_INPUT;
+			SD_DAT0_INPUT_MASK = PREG_IO_23_MASK;
+			SD_DAT0_3_INPUT_MASK = PREG_IO_23_26_MASK;
+			SD_DAT_INPUT_OFFSET = 23;
+			break;
+
+		case SDHC_BOOT_0_11:		//SDHC-C
+			SD_CMD_OUTPUT_EN_REG = BOOT_GPIO_ENABLE;
+			SD_CMD_OUTPUT_EN_MASK = PREG_IO_10_MASK;
+			SD_CMD_OUTPUT_REG = BOOT_GPIO_OUTPUT;
+			SD_CMD_OUTPUT_MASK = PREG_IO_10_MASK;
+			SD_CMD_INPUT_REG = BOOT_GPIO_INPUT;
+			SD_CMD_INPUT_MASK = PREG_IO_10_MASK;
+
+			SD_CLK_OUTPUT_EN_REG = BOOT_GPIO_ENABLE;
+			SD_CLK_OUTPUT_EN_MASK = PREG_IO_11_MASK;
+			SD_CLK_OUTPUT_REG = BOOT_GPIO_OUTPUT;
+			SD_CLK_OUTPUT_MASK = PREG_IO_11_MASK;
+
+
+			SD_DAT_OUTPUT_EN_REG = BOOT_GPIO_ENABLE;
+			SD_DAT0_OUTPUT_EN_MASK = PREG_IO_0_MASK;
+			SD_DAT0_3_OUTPUT_EN_MASK = PREG_IO_0_3_MASK;
+			
+			SD_DAT_OUTPUT_REG = BOOT_GPIO_OUTPUT;
+			SD_DAT0_OUTPUT_MASK = PREG_IO_0_MASK;
+			SD_DAT0_3_OUTPUT_MASK = PREG_IO_0_3_MASK;
+			SD_DAT_OUTPUT_OFFSET = 0;
+			
+			SD_DAT_INPUT_REG = BOOT_GPIO_INPUT;
+			SD_DAT0_INPUT_MASK = PREG_IO_0_MASK;
+			SD_DAT0_3_INPUT_MASK = PREG_IO_0_3_MASK;
+			SD_DAT_INPUT_OFFSET = 0;
+			break;
+
+		case SDHC_GPIOX_0_9:		//SDHC-A
+			SD_CMD_OUTPUT_EN_REG = EGPIO_GPIOXL_ENABLE;
+			SD_CMD_OUTPUT_EN_MASK = PREG_IO_9_MASK;
+			SD_CMD_OUTPUT_REG = EGPIO_GPIOXL_OUTPUT;
+			SD_CMD_OUTPUT_MASK = PREG_IO_9_MASK;
+			SD_CMD_INPUT_REG = EGPIO_GPIOXL_INPUT;
+			SD_CMD_INPUT_MASK = PREG_IO_9_MASK;
+
+			SD_CLK_OUTPUT_EN_REG = EGPIO_GPIOXL_ENABLE;
+			SD_CLK_OUTPUT_EN_MASK = PREG_IO_8_MASK;
+			SD_CLK_OUTPUT_REG = EGPIO_GPIOXL_OUTPUT;
+			SD_CLK_OUTPUT_MASK = PREG_IO_8_MASK;
+
+
+			SD_DAT_OUTPUT_EN_REG = EGPIO_GPIOXL_ENABLE;
+			SD_DAT0_OUTPUT_EN_MASK = PREG_IO_0_MASK;
+			SD_DAT0_3_OUTPUT_EN_MASK = PREG_IO_0_3_MASK;
+			
+			SD_DAT_OUTPUT_REG = EGPIO_GPIOXL_OUTPUT;
+			SD_DAT0_OUTPUT_MASK = PREG_IO_0_MASK;
+			SD_DAT0_3_OUTPUT_MASK = PREG_IO_0_3_MASK;
+			SD_DAT_OUTPUT_OFFSET = 0;
+			
+			SD_DAT_INPUT_REG = EGPIO_GPIOXL_INPUT;
+			SD_DAT0_INPUT_MASK = PREG_IO_0_MASK;
+			SD_DAT0_3_INPUT_MASK = PREG_IO_0_3_MASK;
+			SD_DAT_INPUT_OFFSET = 0;
+			break;
+
+		case SDXC_CARD_0_5:		//SDXC-B
+			SD_CMD_OUTPUT_EN_REG = CARD_GPIO_ENABLE;
+			SD_CMD_OUTPUT_EN_MASK = PREG_IO_28_MASK;
+			SD_CMD_OUTPUT_REG = CARD_GPIO_OUTPUT;
+			SD_CMD_OUTPUT_MASK = PREG_IO_28_MASK;
+			SD_CMD_INPUT_REG = CARD_GPIO_INPUT;
+			SD_CMD_INPUT_MASK = PREG_IO_28_MASK;
+
+			SD_CLK_OUTPUT_EN_REG = CARD_GPIO_ENABLE;
+			SD_CLK_OUTPUT_EN_MASK = PREG_IO_27_MASK;
+			SD_CLK_OUTPUT_REG = CARD_GPIO_OUTPUT;
+			SD_CLK_OUTPUT_MASK = PREG_IO_27_MASK;
+
+
+			SD_DAT_OUTPUT_EN_REG = CARD_GPIO_ENABLE;
+			SD_DAT0_OUTPUT_EN_MASK = PREG_IO_23_MASK;
+			SD_DAT0_3_OUTPUT_EN_MASK = PREG_IO_23_26_MASK;
+			
+			SD_DAT_OUTPUT_REG = CARD_GPIO_OUTPUT;
+			SD_DAT0_OUTPUT_MASK = PREG_IO_23_MASK;
+			SD_DAT0_3_OUTPUT_MASK = PREG_IO_23_26_MASK;
+			SD_DAT_OUTPUT_OFFSET = 23;
+			
+			SD_DAT_INPUT_REG = CARD_GPIO_INPUT;
+			SD_DAT0_INPUT_MASK = PREG_IO_23_MASK;
+			SD_DAT0_3_INPUT_MASK = PREG_IO_23_26_MASK;
+			SD_DAT_INPUT_OFFSET = 23;
+			break;
+
+		case SDXC_BOOT_0_11:		//SDXC-C
+			SD_CMD_OUTPUT_EN_REG = BOOT_GPIO_ENABLE;
+			SD_CMD_OUTPUT_EN_MASK = PREG_IO_10_MASK;
+			SD_CMD_OUTPUT_REG = BOOT_GPIO_OUTPUT;
+			SD_CMD_OUTPUT_MASK = PREG_IO_10_MASK;
+			SD_CMD_INPUT_REG = BOOT_GPIO_INPUT;
+			SD_CMD_INPUT_MASK = PREG_IO_10_MASK;
+
+			SD_CLK_OUTPUT_EN_REG = BOOT_GPIO_ENABLE;
+			SD_CLK_OUTPUT_EN_MASK = PREG_IO_11_MASK;
+			SD_CLK_OUTPUT_REG = BOOT_GPIO_OUTPUT;
+			SD_CLK_OUTPUT_MASK = PREG_IO_11_MASK;
+
+
+			SD_DAT_OUTPUT_EN_REG = BOOT_GPIO_ENABLE;
+			SD_DAT0_OUTPUT_EN_MASK = PREG_IO_0_MASK;
+			SD_DAT0_3_OUTPUT_EN_MASK = PREG_IO_0_3_MASK;
+			
+			SD_DAT_OUTPUT_REG = BOOT_GPIO_OUTPUT;
+			SD_DAT0_OUTPUT_MASK = PREG_IO_0_MASK;
+			SD_DAT0_3_OUTPUT_MASK = PREG_IO_0_3_MASK;
+			SD_DAT_OUTPUT_OFFSET = 0;
+			
+			SD_DAT_INPUT_REG = BOOT_GPIO_INPUT;
+			SD_DAT0_INPUT_MASK = PREG_IO_0_MASK;
+			SD_DAT0_3_INPUT_MASK = PREG_IO_0_3_MASK;
+			SD_DAT_INPUT_OFFSET = 0;
+			break;
+
+		case SDXC_GPIOX_0_9:		//SDXC-A
+			SD_CMD_OUTPUT_EN_REG = EGPIO_GPIOXL_ENABLE;
+			SD_CMD_OUTPUT_EN_MASK = PREG_IO_9_MASK;
+			SD_CMD_OUTPUT_REG = EGPIO_GPIOXL_OUTPUT;
+			SD_CMD_OUTPUT_MASK = PREG_IO_9_MASK;
+			SD_CMD_INPUT_REG = EGPIO_GPIOXL_INPUT;
+			SD_CMD_INPUT_MASK = PREG_IO_9_MASK;
+
+			SD_CLK_OUTPUT_EN_REG = EGPIO_GPIOXL_ENABLE;
+			SD_CLK_OUTPUT_EN_MASK = PREG_IO_8_MASK;
+			SD_CLK_OUTPUT_REG = EGPIO_GPIOXL_OUTPUT;
+			SD_CLK_OUTPUT_MASK = PREG_IO_8_MASK;
+
+
+			SD_DAT_OUTPUT_EN_REG = EGPIO_GPIOXL_ENABLE;
+			SD_DAT0_OUTPUT_EN_MASK = PREG_IO_0_MASK;
+			SD_DAT0_3_OUTPUT_EN_MASK = PREG_IO_0_3_MASK;
+			
+			SD_DAT_OUTPUT_REG = EGPIO_GPIOXL_OUTPUT;
+			SD_DAT0_OUTPUT_MASK = PREG_IO_0_MASK;
+			SD_DAT0_3_OUTPUT_MASK = PREG_IO_0_3_MASK;
+			SD_DAT_OUTPUT_OFFSET = 0;
+			
+			SD_DAT_INPUT_REG = EGPIO_GPIOXL_INPUT;
+			SD_DAT0_INPUT_MASK = PREG_IO_0_MASK;
+			SD_DAT0_3_INPUT_MASK = PREG_IO_0_3_MASK;
+			SD_DAT_INPUT_OFFSET = 0;
+			break;
+        default:
+			printk("Warning couldn`t find any valid hw io pad!!!\n");
+            break;
+	}
+
+	if (aml_card_info->card_ins_en_reg) {
+		SD_INS_OUTPUT_EN_REG = aml_card_info->card_ins_en_reg;
+		SD_INS_OUTPUT_EN_MASK = aml_card_info->card_ins_en_mask;
+		SD_INS_INPUT_REG = aml_card_info->card_ins_input_reg;
+		SD_INS_INPUT_MASK = aml_card_info->card_ins_input_mask;
+	}
+	else {
+		SD_INS_OUTPUT_EN_REG = SD_BAKUP_OUTPUT_REG;
+		SD_INS_OUTPUT_EN_MASK = 1;
+		SD_INS_INPUT_REG = SD_BAKUP_INPUT_REG;
+		SD_INS_INPUT_MASK =
+		SD_WP_INPUT_MASK = 1;
+	}
+
+	if (aml_card_info->card_power_en_reg) {
+		SD_PWR_OUTPUT_EN_REG = aml_card_info->card_power_en_reg;
+		SD_PWR_OUTPUT_EN_MASK = aml_card_info->card_power_en_mask;
+		SD_PWR_OUTPUT_REG = aml_card_info->card_power_output_reg;
+		SD_PWR_OUTPUT_MASK = aml_card_info->card_power_output_mask;
+		SD_PWR_EN_LEVEL = aml_card_info->card_power_en_lev;
+	}
+	else {
+		SD_PWR_OUTPUT_EN_REG = SD_BAKUP_OUTPUT_REG;
+		SD_PWR_OUTPUT_EN_MASK = 1;
+		SD_PWR_OUTPUT_REG = SD_BAKUP_OUTPUT_REG;
+		SD_PWR_OUTPUT_MASK = 1;
+		SD_PWR_EN_LEVEL = 0;	
+	}
+
+	if (aml_card_info->card_wp_en_reg) {
+		SD_WP_OUTPUT_EN_REG = aml_card_info->card_wp_en_reg;
+		SD_WP_OUTPUT_EN_MASK = aml_card_info->card_wp_en_mask;
+		SD_WP_INPUT_REG = aml_card_info->card_wp_input_reg;
+		SD_WP_INPUT_MASK = aml_card_info->card_wp_input_mask;
+	}
+	else {
+		SD_WP_OUTPUT_EN_REG = SD_BAKUP_OUTPUT_REG;
+		SD_WP_OUTPUT_EN_MASK = 1;
+		SD_WP_INPUT_REG = SD_BAKUP_INPUT_REG;
+		SD_WP_INPUT_MASK = 1;
+	}
+
+	return;
+}
+
+//do nothing
+static void card_pinmux_dummy(int flag)
+{
+	return;
+}
+
+static pinmux_item_t SDHC_CARD_0_5_pins[] = {
+    {
+        .reg = PINMUX_REG(2),
+        .setmask = 0x3f << 10,
+    },
+    PINMUX_END_ITEM
+};
+static pinmux_set_t SDHC_CARD_0_5_set = {
+    .chip_select = card_pinmux_dummy,
+    .pinmux = &SDHC_CARD_0_5_pins[0]
+};
+
+
+static pinmux_item_t SDHC_BOOT_0_11_pins[] = {
+    {
+        .reg = PINMUX_REG(6),
+        .setmask = 0x3F<<24,
+    },
+    PINMUX_END_ITEM
+};
+static pinmux_set_t SDHC_BOOT_0_11_set = {
+    .chip_select = card_pinmux_dummy,
+    .pinmux = &SDHC_BOOT_0_11_pins[0]
+};
+
+
+static pinmux_item_t SDHC_GPIOX_0_9_pins[] = {
+    {
+        .reg = PINMUX_REG(8),
+        .setmask = 0x3f,
+    },
+    PINMUX_END_ITEM
+};
+static pinmux_set_t SDHC_GPIOX_0_9_set = {
+    .chip_select = card_pinmux_dummy,
+    .pinmux = &SDHC_GPIOX_0_9_pins[0]
+};
+
+
+static pinmux_item_t SDXC_CARD_0_5_pins[] = {
+    {
+        .reg = PINMUX_REG(2),
+        .setmask = 0xf << 4,
+    },
+    PINMUX_END_ITEM
+};
+static pinmux_set_t SDXC_CARD_0_5_set = {
+    .chip_select = card_pinmux_dummy,
+    .pinmux = &SDXC_CARD_0_5_pins[0]
+};
+
+
+static pinmux_item_t SDXC_BOOT_0_11_pins[] = {
+    {
+        .reg = PINMUX_REG(4),
+        .setmask = 0x1f << 26,
+    },
+    PINMUX_END_ITEM
+};
+static pinmux_set_t SDXC_BOOT_0_11_set = {
+    .chip_select = card_pinmux_dummy,
+    .pinmux = &SDXC_BOOT_0_11_pins[0]
+};
+
+
+static pinmux_item_t SDXC_GPIOX_0_9_pins[] = {
+    {
+        .reg = PINMUX_REG(5),
+        .setmask = 0x1f << 10,
+    },
+    PINMUX_END_ITEM
+};
+static pinmux_set_t SDXC_GPIOX_0_9_set = {
+    .chip_select = card_pinmux_dummy,
+    .pinmux = &SDXC_GPIOX_0_9_pins[0]
+};
+
+static struct pinctrl *p=NULL;
+extern struct device *card_dev;
+void sd_sdio_enable(SDIO_Pad_Type_t io_pad_type)
+{
+	struct pinctrl_state *s;
+	int ret;
+	if(!p){
+		p=devm_pinctrl_get(card_dev);
+		if(IS_ERR(p))
+			printk("set pinmux error!\n");
+	}
+	switch (io_pad_type) {
+		
+		case SDHC_CARD_0_5 :	//SDHC-B
+#ifdef CONFIG_OF
+			s = pinctrl_lookup_state(p, "sdhc_b");
+			if (IS_ERR(s)) {
+				devm_pinctrl_put(p);
+				p=NULL;
+			}
+			ret = pinctrl_select_state(p, s);
+			if (ret < 0) {
+				devm_pinctrl_put(p);
+				p=NULL;
+			}
+#else
+			pinmux_set(&SDHC_CARD_0_5_set);
+#endif
+			SET_CBUS_REG_MASK(SDIO_MULT_CONFIG, (1));
+			break;
+
+		case SDHC_BOOT_0_11 :	//SDHC-C
+#ifdef CONFIG_OF
+			s = pinctrl_lookup_state(p, "sdhc_c");
+			if (IS_ERR(s)) {
+				pinctrl_put(p);
+				p=NULL;
+			}
+			ret = pinctrl_select_state(p, s);
+			if (ret < 0) {
+				pinctrl_put(p);
+				p=NULL;
+			}
+#else
+			pinmux_set(&SDHC_BOOT_0_11_set);
+#endif
+			SET_CBUS_REG_MASK(SDIO_MULT_CONFIG, (2));
+			break;
+
+		case SDHC_GPIOX_0_9 :	//SDHC-A
+#ifdef CONFIG_OF
+			s = pinctrl_lookup_state(p, "sdhc_a");
+			if (IS_ERR(s)) {
+				pinctrl_put(p);
+				p=NULL;
+			}
+			ret = pinctrl_select_state(p, s);
+			if (ret < 0) {
+				pinctrl_put(p);
+				p=NULL;
+			}
+#else
+			pinmux_set(&SDHC_GPIOX_0_9_set);
+#endif
+			SET_CBUS_REG_MASK(SDIO_MULT_CONFIG, (0));
+			break;
+#if 0
+		case SDXC_CARD_0_5 :	//SDXC-B
+			pinmux_set(&SDXC_CARD_0_5_set);
+			break;
+
+		case SDXC_BOOT_0_11 :	//SDXC-C
+			pinmux_set(&SDXC_BOOT_0_11_set);
+			break;
+
+		case SDXC_GPIOX_0_9 :	//SDXC-A
+			pinmux_set(&SDXC_GPIOX_0_9_set);
+			break;
+#endif			
+		default :
+			printk("invalid hw io pad!!!\n");
+			break;
+	}
+	
+	return;
+}
+
+void sd_gpio_enable(SDIO_Pad_Type_t io_pad_type)
+{
+	switch (io_pad_type) {
+		
+		case SDHC_CARD_0_5 :	//SDHC-B
+#ifdef CONFIG_OF
+			if(p)
+				devm_pinctrl_put(p);
+			p=NULL;
+#else
+			pinmux_clr(&SDHC_CARD_0_5_set);
+#endif
+			CLEAR_CBUS_REG_MASK(SDIO_MULT_CONFIG, (1));
+			break;
+
+		case SDHC_BOOT_0_11 :	//SDHC-C
+#ifdef CONFIG_OF
+			if(p)
+				devm_pinctrl_put(p);
+			p=NULL;
+#else
+			pinmux_clr(&SDHC_BOOT_0_11_set);
+#endif
+			CLEAR_CBUS_REG_MASK(SDIO_MULT_CONFIG, (2));
+			break;
+
+		case SDHC_GPIOX_0_9 :	//SDHC-A
+#ifdef CONFIG_OF
+			if(p)
+				devm_pinctrl_put(p);
+			p=NULL;
+#else
+			pinmux_clr(&SDHC_GPIOX_0_9_set);
+#endif
+			CLEAR_CBUS_REG_MASK(SDIO_MULT_CONFIG, (0));
+			break;
+#if 0
+		case SDXC_CARD_0_5 :	//SDXC-B
+			pinmux_clr(&SDXC_CARD_0_5_set);
+			break;
+
+		case SDXC_BOOT_0_11 :	//SDXC-C
+			pinmux_clr(&SDXC_BOOT_0_11_set);
+			break;
+
+		case SDXC_GPIOX_0_9 :	//SDXC-A
+			pinmux_clr(&SDXC_GPIOX_0_9_set);
+			break;	
+#endif			
+		default :
+			printk("invalid hw io pad!!!\n");
+			break;
+	}
+	
+	return;
+}
diff --git a/arch/arm/mach-meson6/smp.c b/arch/arm/mach-meson6/smp.c
new file mode 100644
index 000000000000..a5f3b9969c1e
--- /dev/null
+++ b/arch/arm/mach-meson6/smp.c
@@ -0,0 +1,179 @@
+/*
+ *  Copyright (C) 2002 ARM Ltd.
+ *  All Rights Reserved
+ *  Copyright (c) 2010, Code Aurora Forum. All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License version 2 as
+ * published by the Free Software Foundation.
+ */
+
+#include <linux/init.h>
+#include <linux/errno.h>
+#include <linux/delay.h>
+#include <linux/device.h>
+#include <linux/jiffies.h>
+#include <linux/smp.h>
+#include <linux/io.h>
+#include <plat/io.h>
+#include <mach/io.h>
+#include <asm/smp_scu.h>
+#include <asm/hardware/gic.h>
+#include <asm/smp_plat.h>
+#include <asm/smp_scu.h>
+#include <asm/cacheflush.h>
+#include <asm/mach-types.h>
+#include  "common.h"
+
+
+static DEFINE_SPINLOCK(boot_lock);
+
+/*
+ * Write pen_release in a way that is guaranteed to be visible to all
+ * observers, irrespective of whether they're taking part in coherency
+ * or not.  This is necessary for the hotplug code to work reliably.
+ */
+static void write_pen_release(int val)
+{
+	pen_release = val;
+	smp_wmb();
+	__cpuc_flush_dcache_area((void *)&pen_release, sizeof(pen_release));
+	outer_clean_range(__pa(&pen_release), __pa(&pen_release + 1));
+}
+
+void __cpuinit meson_secondary_init(unsigned int cpu)
+{
+
+	/*
+	 * if any interrupts are already enabled for the primary
+	 * core (e.g. timer irq), then they will not have been enabled
+	 * for us: do so
+	 */
+//	gic_secondary_init(0);
+#ifdef CONFIG_MESON_ARM_GIC_FIQ	
+extern void  init_fiq(void);	
+	init_fiq();
+#endif	
+ 
+	/*
+	 * let the primary processor know we're out of the
+	 * pen, then head off into the C entry point
+	 */
+	write_pen_release(-1);
+	smp_wmb();
+
+	/*
+	 * Synchronise with the boot thread.
+	 */
+	spin_lock(&boot_lock);
+	spin_unlock(&boot_lock);
+}
+
+static void __init wakeup_secondary(unsigned int cpu)
+{
+	/*
+	* Write the address of secondary startup routine into the
+	* AuxCoreBoot1 where ROM code will jump and start executing
+	* on secondary core once out of WFE
+	* A barrier is added to ensure that write buffer is drained
+	*/
+	aml_write_reg32((uint32_t)(IO_AHB_BASE + 0x1ff84),
+	    (const uint32_t)virt_to_phys(meson_secondary_startup));
+
+	//aml_write_reg32(IO_AHB_BASE + 0x1ff80, (1 << cpu) | 1);
+	meson_set_cpu_ctrl_reg((1 << cpu) | 1);
+
+	smp_wmb();
+	/*
+	 * Send a 'sev' to wake the secondary core from WFE.
+	 * Drain the outstanding writes to memory
+	 */
+	 mb();
+#ifndef CONFIG_MESON6_SMP_HOTPLUG
+	dsb_sev();
+#else
+	gic_raise_softirq(cpumask_of(cpu), 0);
+#endif
+
+}
+int __cpuinit meson_boot_secondary(unsigned int cpu, struct task_struct *idle)
+{
+	unsigned long timeout;
+	wakeup_secondary(1);
+	/*
+	* Set synchronisation state between this boot processor
+	* and the secondary one
+	*/
+	spin_lock(&boot_lock);
+
+	/*
+	 * The secondary processor is waiting to be released from
+	 * the holding pen - release it, then wait for it to flag
+	 * that it has been released by resetting pen_release.
+	 */
+	write_pen_release(cpu_logical_map(cpu));
+
+	//smp_send_reschedule(cpu);
+
+	timeout = jiffies + (1 * HZ);
+	while (time_before(jiffies, timeout)) {
+		if (pen_release == -1)
+			break;
+	}	
+
+	/*
+	 * now the secondary core is starting up let it run its
+	 * calibrations, then wait for it to finish
+	 */
+	spin_unlock(&boot_lock);
+	return pen_release != -1 ? -ENOSYS : 0;
+}
+
+/*
+ * Initialise the CPU possible map early - this describes the CPUs
+ * which may be present or become present in the system. The msm8x60
+ * does not support the ARM SCU, so just set the possible cpu mask to
+ * NR_CPUS.
+ */
+void __init meson_smp_init_cpus(void)
+{
+	unsigned int i;
+
+	for (i = 0; i < NR_CPUS; i++)
+		set_cpu_possible(i, true);
+
+	 set_smp_cross_call(gic_raise_softirq);
+}
+
+void __init meson_smp_prepare_cpus(unsigned int max_cpus)
+{
+	int i;
+
+	/*
+	* Initialise the present map, which describes the set of CPUs
+	* actually populated at the present time.
+	*/
+	for (i = 0; i < max_cpus; i++)
+		set_cpu_present(i, true);
+	/*
+	* Initialise the SCU and wake up the secondary core using
+	* wakeup_secondary().
+	*/
+	scu_enable((void __iomem *) IO_PERIPH_BASE);
+	//wakeup_secondary(1);
+	///    dsb_sev();
+
+}
+
+struct smp_operations meson_smp_ops __initdata = {
+	.smp_init_cpus		= meson_smp_init_cpus,
+	.smp_prepare_cpus	= meson_smp_prepare_cpus,
+	.smp_secondary_init	= meson_secondary_init,
+	.smp_boot_secondary	= meson_boot_secondary,
+#ifdef CONFIG_HOTPLUG_CPU
+	.cpu_die		= meson_cpu_die,
+	.cpu_kill         =meson_cpu_kill,
+	.cpu_disable    =meson_cpu_disable,
+#endif
+};
+
diff --git a/arch/arm/mach-meson6/time.c b/arch/arm/mach-meson6/time.c
new file mode 100644
index 000000000000..d96043b60141
--- /dev/null
+++ b/arch/arm/mach-meson6/time.c
@@ -0,0 +1,443 @@
+#include <linux/kernel.h>
+#include <linux/init.h>
+#include <linux/interrupt.h>
+#include <linux/irq.h>
+#include <linux/io.h>
+#include <linux/mm.h>
+#include <linux/clockchips.h>
+#include <linux/clocksource.h>
+#include <asm/memory.h>
+#include <asm/mach/map.h>
+#include <asm/mach/time.h>
+#include <asm/sched_clock.h>
+#include <plat/io.h>
+#include <mach/am_regs.h>
+
+
+
+
+/***********************************************************************
+ * System timer
+ **********************************************************************/
+#define TIMER_E_INPUT_BIT         8
+#define TIMER_D_INPUT_BIT         6
+#define TIMER_C_INPUT_BIT         4
+#define TIMER_B_INPUT_BIT         2
+#define TIMER_A_INPUT_BIT         0
+#define TIMER_E_INPUT_MASK       (7UL << TIMER_E_INPUT_BIT)
+#define TIMER_D_INPUT_MASK       (3UL << TIMER_D_INPUT_BIT)
+#define TIMER_C_INPUT_MASK       (3UL << TIMER_C_INPUT_BIT)
+#define TIMER_B_INPUT_MASK       (3UL << TIMER_B_INPUT_BIT)
+#define TIMER_A_INPUT_MASK       (3UL << TIMER_A_INPUT_BIT)
+#define TIMER_UNIT_1us            0
+#define TIMER_UNIT_10us           1
+#define TIMER_UNIT_100us          2
+#define TIMER_UNIT_1ms            3
+#define TIMERE_UNIT_SYS           0
+#define TIMERE_UNIT_1us           1
+#define TIMERE_UNIT_10us          2
+#define TIMERE_UNIT_100us         3
+#define TIMERE_UNIT_1ms           4
+#define TIMER_A_ENABLE_BIT        16
+#define TIMER_E_ENABLE_BIT        20
+#define TIMER_A_PERIODIC_BIT      12
+/********** Clock Source Device, Timer-E *********/
+static cycle_t cycle_read_timerE(struct clocksource *cs)
+{
+    return (cycles_t) aml_read_reg32(P_ISA_TIMERE);
+}
+
+static struct clocksource clocksource_timer_e = {
+    .name   = "Timer-E",
+    .rating = 300,
+    .read   = cycle_read_timerE,
+    .mask   = CLOCKSOURCE_MASK(32),
+    .flags  = CLOCK_SOURCE_IS_CONTINUOUS,
+};
+
+
+static u32 notrace meson6_read_sched_clock(void)
+{
+    return (u32)aml_read_reg32(P_ISA_TIMERE);
+}
+
+static void __init meson_clocksource_init(void)
+{
+    aml_clr_reg32_mask(P_ISA_TIMER_MUX, TIMER_E_INPUT_MASK);
+    aml_set_reg32_mask(P_ISA_TIMER_MUX, TIMERE_UNIT_1us << TIMER_E_INPUT_BIT);
+///    aml_write_reg32(P_ISA_TIMERE, 0);
+
+    /**
+     * (counter*mult)>>shift=xxx ns
+     */
+    /**
+     * Constants generated by clocks_calc_mult_shift(m, s, 1MHz, NSEC_PER_SEC, 0).
+     * This gives a resolution of about 1us and a wrap period of about 1h11min.
+     */
+    clocksource_timer_e.shift = 22;
+    clocksource_timer_e.mult = 4194304000u;
+    clocksource_register_khz(&clocksource_timer_e,1000);
+
+    setup_sched_clock(meson6_read_sched_clock, 32,USEC_PER_SEC);
+
+}
+
+/********** Clock Event Device, Timer-ABCD *********/
+#define MESON_TIMERA 0
+#define MESON_TIMERB 1
+#define MESON_TIMERC 2
+#define MESON_TIMERD 3
+struct meson_clock {
+	struct clock_event_device   clockevent;
+    struct irqaction            irq;
+    unsigned id;
+    unsigned mux_reg;
+    unsigned reg;
+};
+
+static struct meson_clock *clockevent_to_clock(struct clock_event_device *evt)
+{
+	return container_of(evt, struct meson_clock, clockevent);
+}
+static void meson_clkevt_set_mode(enum clock_event_mode mode,
+                                  struct clock_event_device *dev)
+{
+
+    struct meson_clock * clk=clockevent_to_clock(dev);
+    switch (mode) {
+    case CLOCK_EVT_MODE_RESUME:
+        printk(KERN_INFO"Resume timer%c\n",'A'+clk->id);
+        aml_set_reg32_mask(clk->mux_reg, 0x1<<(TIMER_A_ENABLE_BIT+clk->id));
+        break;
+
+    case CLOCK_EVT_MODE_PERIODIC:
+    	aml_set_reg32_mask(clk->mux_reg, 0x1<<(TIMER_A_PERIODIC_BIT+clk->id));
+         aml_set_reg32_mask(clk->mux_reg, 0x1<<(TIMER_A_ENABLE_BIT+clk->id));
+
+        break;
+
+    case CLOCK_EVT_MODE_ONESHOT:
+        aml_clr_reg32_mask(clk->mux_reg, 0x1<<(TIMER_A_PERIODIC_BIT+clk->id));
+        aml_set_reg32_mask(clk->mux_reg, 0x1<<(TIMER_A_ENABLE_BIT+clk->id));
+		break;
+    case CLOCK_EVT_MODE_SHUTDOWN:
+    case CLOCK_EVT_MODE_UNUSED:
+        printk(KERN_INFO"Disable timer%c\n",'A'+clk->id);
+        aml_clr_reg32_mask(clk->mux_reg, 0x1<<(TIMER_A_ENABLE_BIT+clk->id));
+        break;
+    }
+}
+static int meson_set_next_event(unsigned long evt,
+                                struct clock_event_device *dev)
+{
+    struct meson_clock * clk=clockevent_to_clock(dev);
+    /* use a big number to clear previous trigger cleanly */
+    aml_set_reg32_mask(clk->reg, evt & 0xffff);
+
+    /* then set next event */
+    aml_set_reg32_bits(clk->reg, evt, 0, 16);
+    return 0;
+}
+#if (defined CONFIG_SMP)&& !(defined CONFIG_HAVE_ARM_TWD)
+#if (defined CONFIG_MESON_TIMERB ) || (defined CONFIG_MESON_TIMERD )
+#error "under smp build, if you deselect HAVE_ARM_TWD , you should not enable TIMERB and TIMERD"
+#endif
+
+
+static void meson_tick_set_mode(enum clock_event_mode mode,
+                                  struct clock_event_device *dev);
+static int meson_tick_set_next_event(unsigned long evt,
+                                struct clock_event_device *dev);
+#define meson_tick_rating 450
+//{
+//    int timer =2*smp_processor_id()+1;
+//    meson_clkevt_set_mode(mode,&)
+//}
+#else
+#define meson_tick_set_mode meson_clkevt_set_mode
+#define meson_tick_set_next_event meson_set_next_event
+#define meson_tick_rating 300
+#endif
+
+/* Clock event timer interrupt handler */
+static irqreturn_t meson_timer_interrupt(int irq, void *dev_id);
+#if 0
+static struct clock_event_device clockevent_meson_1mhz = {
+    .name           = "TIMER-AC",
+    .rating         = 300, /* Reasonably fast and accurate clock event */
+
+    .features       = CLOCK_EVT_FEAT_PERIODIC | CLOCK_EVT_FEAT_ONESHOT,
+    .shift          = 20,
+    .set_next_event = meson_set_next_event,
+    .set_mode       = meson_clkevt_set_mode,
+};
+
+static struct irqaction meson_timer_irq = {
+    .name           = "Meson Timer Tick",
+    .flags          = IRQF_DISABLED | IRQF_TIMER | IRQF_IRQPOLL,
+    .handler        = meson_timer_interrupt,
+};
+#endif
+static struct meson_clock meson_timers[]={
+    [MESON_TIMERA]={
+        .clockevent={
+            .name           = "MESON TIMER-A",
+            .rating         = 400, /* Reasonably fast and accurate clock event */
+
+            .features       = CLOCK_EVT_FEAT_PERIODIC | CLOCK_EVT_FEAT_ONESHOT,
+            .shift          = 20,
+            .set_next_event = meson_set_next_event,
+            .set_mode       = meson_clkevt_set_mode,
+        },
+        .irq={
+            .name           = "MESON TIMER-A",
+            .flags          = IRQF_DISABLED | IRQF_TIMER | IRQF_IRQPOLL,
+            .handler        = meson_timer_interrupt,
+            .irq            =INT_TIMER_A,
+        },
+        .id=0,
+        .mux_reg=P_ISA_TIMER_MUX,
+        .reg=P_ISA_TIMERA
+    },
+    [MESON_TIMERB]=
+    {
+        .clockevent={
+            .name           = "MESON TIMER-B",
+            .rating         = meson_tick_rating, /* Reasonably fast and accurate clock event */
+
+            .features       = CLOCK_EVT_FEAT_PERIODIC | CLOCK_EVT_FEAT_ONESHOT,
+            .shift          = 20,
+            .set_next_event = meson_tick_set_next_event,
+            .set_mode       = meson_tick_set_mode,
+        },
+        .irq={
+            .name           = "MESON TIMER-B",
+            .flags          = IRQF_TIMER | IRQF_NOBALANCING,
+            .handler        = meson_timer_interrupt,
+            .irq            =INT_TIMER_B,
+        },
+        .id=1,
+        .mux_reg=P_ISA_TIMER_MUX,
+        .reg=P_ISA_TIMERB
+    },
+    [MESON_TIMERC]=
+
+    {
+        .clockevent={
+            .name           = "MESON TIMER-C",
+            .rating         = meson_tick_rating, /* Reasonably fast and accurate clock event */
+
+            .features       = CLOCK_EVT_FEAT_PERIODIC | CLOCK_EVT_FEAT_ONESHOT,
+            .shift          = 20,
+            .set_next_event = meson_set_next_event,
+            .set_mode       = meson_clkevt_set_mode,
+        },
+        .irq={
+            .name           = "MESON TIMER-C",
+            .flags          = IRQF_DISABLED | IRQF_TIMER | IRQF_IRQPOLL,
+            .handler        = meson_timer_interrupt,
+            .irq            =INT_TIMER_C,
+        },
+        .id=2,
+        .mux_reg=P_ISA_TIMER_MUX,
+        .reg=P_ISA_TIMERC
+    },
+    [MESON_TIMERD]=
+    {
+        .clockevent={
+            .name           = "MESON TIMER-D",
+            .rating         = 400, /* Reasonably fast and accurate clock event */
+            .features       = CLOCK_EVT_FEAT_PERIODIC | CLOCK_EVT_FEAT_ONESHOT,
+            .shift          = 20,
+            .set_next_event = meson_tick_set_next_event,
+            .set_mode       = meson_tick_set_mode,
+        },
+        .irq={
+            .name           = "MESON TIMER-D",
+            .flags          = IRQF_TIMER | IRQF_NOBALANCING,
+            .handler        = meson_timer_interrupt,
+            .irq            =INT_TIMER_D,
+        },
+        .id=3,
+        .mux_reg=P_ISA_TIMER_MUX,
+        .reg=P_ISA_TIMERD
+    }
+
+};
+static irqreturn_t meson_timer_interrupt(int irq, void *dev_id)
+{
+    struct clock_event_device *evt = dev_id;
+    if(evt==NULL||evt->event_handler==NULL)
+    {
+        WARN_ONCE(evt==NULL||evt->event_handler==NULL,"%p %s %p %d",evt,evt?evt->name:NULL,evt?evt->event_handler:NULL,irq);
+        return IRQ_HANDLED;
+    }
+    evt->event_handler(evt);
+	return IRQ_HANDLED;
+
+}
+static void __cpuinit meson_timer_init_device(struct clock_event_device *evt)
+{
+    evt->mult=div_sc(1000000, NSEC_PER_SEC, 20);
+    evt->max_delta_ns =
+            clockevent_delta2ns(0xfffe, evt);
+    evt->min_delta_ns=clockevent_delta2ns(1, evt);
+    evt->cpumask = cpumask_of(smp_processor_id());
+}
+static void __init meson_timer_setup(struct clock_event_device *evt, unsigned i )
+{
+    struct meson_clock * clk;
+    clk=&meson_timers[i];
+    /**
+     * Enable Timer and setting the time base;
+     */
+    aml_set_reg32_mask(clk->mux_reg,
+                (1<<(TIMER_A_ENABLE_BIT+clk->id))
+                |(1<<(TIMER_A_PERIODIC_BIT+clk->id))
+                |(TIMER_UNIT_1us << (TIMER_A_INPUT_BIT+clk->id*2))
+            );
+    aml_write_reg32(clk->reg, 9999);
+    meson_timer_init_device(&clk->clockevent);
+    printk(KERN_ERR"Global timer: %s (%p) initialized\n",clk->clockevent.name,clk);
+
+    clk->irq.dev_id=&clk->clockevent;
+    clockevents_register_device(&(clk->clockevent));
+
+    /* Set up the IRQ handler */
+    setup_irq(clk->irq.irq, &clk->irq);
+}
+static void __init meson_clockevent_init(void)
+{
+
+    /***
+     * Disable Timer A~D, and clean the time base
+     * Now all of the timer is 1us base
+     */
+    aml_clr_reg32_mask(P_ISA_TIMER_MUX,~(TIMER_E_INPUT_MASK));
+#ifdef CONFIG_MESON_TIMERA
+    meson_timer_setup(NULL,MESON_TIMERA);
+#endif
+#ifdef CONFIG_MESON_TIMERB
+    meson_timer_setup(NULL,MESON_TIMERB);
+#endif
+#ifdef CONFIG_MESON_TIMERC
+    meson_timer_setup(NULL,MESON_TIMERC);
+#endif
+#ifdef CONFIG_MESON_TIMERD
+    meson_timer_setup(NULL,MESON_TIMERD);
+#endif
+
+}
+#ifdef CONFIG_SMP
+/***********************************************************************
+ * ARM TWD System timer
+ **********************************************************************/
+
+
+#include <asm/localtimer.h>
+#ifdef CONFIG_HAVE_ARM_TWD
+#include <asm/smp_twd.h>
+int __cpuinit local_timer_setup(struct clock_event_device *evt)
+{
+
+    evt->irq = 29;
+    twd_timer_setup(evt);
+
+    return 0;
+}
+static void meson_twd_private_timer_init(void)
+{
+    twd_base=(void __iomem *)((IO_PERIPH_BASE+0x600));
+}
+#else///CONFIG_HAVE_ARM_TWD
+#if (defined CONFIG_MESON_TIMERB ) || (defined CONFIG_MESON_TIMERD )
+#error "under smp build, if you deselect HAVE_ARM_TWD , you should not enable TIMERB and TIMERD"
+#endif
+
+static void meson_tick_set_mode(enum clock_event_mode mode,
+                                  struct clock_event_device *dev)
+{
+    int timer =(2*smp_processor_id())+1;
+    meson_clkevt_set_mode(mode,&meson_timers[timer].clockevent);
+}
+static int meson_tick_set_next_event(unsigned long evt,
+                                struct clock_event_device *dev)
+{
+    int timer =2*smp_processor_id()+1;
+     return   meson_set_next_event(evt,&meson_timers[timer].clockevent);
+}
+int  __cpuinit meson_local_timer_setup(struct clock_event_device *evt)
+{
+	int cpu;
+	int timer;
+	struct meson_clock * clk;
+
+	if(!evt){
+		printk(KERN_ERR"meson_local_timer_setup: null evt!\n");
+		return -EINVAL;
+	}
+
+	cpu = smp_processor_id();
+	timer=2*cpu+1;
+
+	clk=&meson_timers[timer];
+	aml_set_reg32_mask(clk->mux_reg,
+		(1<<(TIMER_A_ENABLE_BIT+clk->id))
+		|(1<<(TIMER_A_PERIODIC_BIT+clk->id))
+		|(TIMER_UNIT_1us << (TIMER_A_INPUT_BIT+clk->id*2))
+	);
+	aml_write_reg32(clk->reg, 9999);
+	meson_timer_init_device(&(clk->clockevent));
+	printk(KERN_ERR"Local timer: %s (%p) for CPU%d initialized\n",
+		clk->clockevent.name,clk,cpu);
+
+	*evt=clk->clockevent;
+	clk->irq.dev_id=evt;
+
+	clockevents_register_device(evt);
+
+	if(cpu){
+		irq_set_affinity(clk->irq.irq, cpumask_of(cpu));
+	}
+	/* Set up the IRQ handler */
+	setup_irq(clk->irq.irq, &clk->irq);
+
+	return 0;
+}
+void  __cpuinit meson_local_timer_stop(struct clock_event_device *evt)
+{
+	//printk("Todo: meson_local_timer_stop() need implement?\n");
+	evt->set_mode(CLOCK_EVT_MODE_UNUSED, evt);
+	return;
+}
+
+struct local_timer_ops meson_local_timer_ops = {
+	.setup = meson_local_timer_setup,
+	.stop = meson_local_timer_stop,
+};
+inline int local_timer_ack(void)
+{
+    return 1;
+}
+
+
+#endif///CONFIG_HAVE_ARM_TWD
+#endif///CONFIG_SMP
+
+
+/*
+ * This sets up the system timers, clock source and clock event.
+ */
+void __init meson_timer_init(void)
+{
+	meson_clocksource_init();
+	meson_clockevent_init();
+#ifdef CONFIG_SMP
+#ifdef CONFIG_HAVE_ARM_TWD
+	meson_twd_private_timer_init();
+#else
+	local_timer_register(&meson_local_timer_ops);
+#endif
+#endif
+}
+
diff --git a/arch/arm/mach-meson6/usbclock.c b/arch/arm/mach-meson6/usbclock.c
new file mode 100644
index 000000000000..6fb1a3d21719
--- /dev/null
+++ b/arch/arm/mach-meson6/usbclock.c
@@ -0,0 +1,169 @@
+/*
+ *
+ * arch/arm/mach-meson6/usbclock.c
+ *
+ *  Copyright (C) 2013 AMLOGIC, INC.
+ *
+ *	by Victor Wan 2013.3 @Shanghai
+ *
+ * License terms: GNU General Public License (GPL) version 2
+ * Platform machine definition.
+ */
+#include <linux/kernel.h>
+#include <linux/module.h>
+#include <linux/init.h>
+#include <linux/mm.h>
+#include <linux/sched.h>
+#include <linux/interrupt.h>
+#include <linux/ioport.h>
+#include <linux/platform_device.h>
+#include <linux/io.h>
+#include <linux/dma-mapping.h>
+#include <asm/mach-types.h>
+#include <asm/mach/arch.h>
+#include <asm/delay.h>
+#include <plat/lm.h>
+#include <mach/memory.h>
+#include <mach/clock.h>
+#include <mach/am_regs.h>
+#include <mach/usbclock.h>
+
+/*
+ * M chip USB clock setting
+ */
+ 
+/*
+ * Clock source name index must sync with chip's spec
+ * M1/M2/M3/M6 are different!
+ * This is only for M6
+ */
+static const char * clock_src_name[] = {
+    "XTAL input",
+    "XTAL input divided by 2",
+    "DDR PLL",
+    "MPLL OUT0"
+    "MPLL OUT1",
+    "MPLL OUT2",
+    "FCLK / 2",
+    "FCLK / 3"
+};
+static int init_count;
+int clk_enable_usb(struct clk *clk)
+{
+	int port_idx,i;
+	char * clk_name;
+	usb_peri_reg_t * peri_a,* peri_b,*peri;
+	usb_config_data_t config;
+	usb_ctrl_data_t control;
+	usb_dbg_uart_data_t uart;
+	int clk_sel,clk_div,clk_src;
+	int time_dly = 500; //usec
+	
+	if(!clk)
+		return -1;
+
+	clk_name = (char*)clk->priv;
+	peri_a = (usb_peri_reg_t *)P_USB_ADDR0;
+	peri_b = (usb_peri_reg_t *)P_USB_ADDR8;
+
+	if(!strcmp(clk_name,"usb0")){
+		peri = peri_a;
+		port_idx = USB_PORT_IDX_A;
+	}else if(!strcmp(clk_name,"usb1")){
+		peri = peri_b;
+		port_idx = USB_PORT_IDX_B;
+	}else{
+		printk(KERN_ERR "bad usb clk name: %s\n",clk_name);
+		return -1;
+	}
+	
+	if(!init_count){
+		init_count++;
+		aml_set_reg32_bits(P_RESET1_REGISTER, 1, 2, 1);
+		for(i = 0; i < 1000; i++)
+			udelay(time_dly);
+
+		clk_sel = USB_PHY_CLK_SEL_XTAL;
+		clk_div = 1;
+		clk_src = 24000000;
+
+		config.d32 = peri_a->config;
+		config.b.clk_sel = clk_sel;	
+		config.b.clk_div = clk_div; 
+	  	config.b.clk_en = 1;
+		peri_a->config = config.d32;
+
+		config.d32 = peri_b->config;
+		config.b.clk_sel = clk_sel;	
+		config.b.clk_div = clk_div; 
+	  	config.b.clk_en = 1;
+		peri_b->config = config.d32;
+		printk(KERN_NOTICE"USB (%d) use clock source: %s\n",port_idx,clock_src_name[clk_sel]);
+
+		control.d32 = peri_b->ctrl;
+		control.b.fsel = 2;	/* PHY default is 24M (5), change to 12M (2) */
+		control.b.por = 1;
+		peri_b->ctrl = control.d32;
+		
+		control.d32 = peri_a->ctrl;
+		control.b.fsel = 2;	/* PHY default is 24M (5), change to 12M (2) */
+		control.b.por = 1;
+		peri_a->ctrl = control.d32;
+		udelay(time_dly);
+		control.b.por = 0;
+		peri_a->ctrl = control.d32;
+		udelay(time_dly);
+
+		/* read back clock detected flag*/
+		control.d32 = peri_a->ctrl;
+		if(!control.b.clk_detected){
+			printk(KERN_ERR"USB (%d) PHY Clock not detected!\n",0);
+		}
+		control.d32 = peri_b->ctrl;
+		if(!control.b.clk_detected){
+			printk(KERN_ERR"USB (%d) PHY Clock not detected!\n",1);
+		}
+	}
+	
+	//uart.d32 = peri->dbg_uart;
+	//uart.b.set_iddq = 0;
+	//peri->dbg_uart = uart.d32;	
+	
+	dmb();
+	return 0;
+}
+EXPORT_SYMBOL(clk_enable_usb);
+
+int clk_disable_usb(struct clk *clk)
+{
+	char * clk_name;
+	usb_peri_reg_t * peri_a,* peri_b,*peri;
+	usb_dbg_uart_data_t uart;
+	
+	if(!clk)
+		return -1;
+
+	clk_name = (char*)clk->priv;
+	peri_a = (usb_peri_reg_t *)P_USB_ADDR0;
+	peri_b = (usb_peri_reg_t *)P_USB_ADDR8;
+
+	if(!strcmp(clk_name,"usb0"))
+		peri = peri_a;
+	else if(!strcmp(clk_name,"usb1"))
+		peri = peri_b;
+	else{
+		printk(KERN_ERR "bad usb clk name: %s\n",clk_name);
+		return -1;
+	}
+
+	if(init_count){
+		init_count--;
+		//uart.d32 = peri->dbg_uart;
+		//uart.b.set_iddq = 1;
+		//peri->dbg_uart = uart.d32;
+	}
+	dmb();
+	return 0;
+}
+EXPORT_SYMBOL(clk_disable_usb);
+
diff --git a/arch/arm/plat-meson/Kconfig b/arch/arm/plat-meson/Kconfig
index 812295a82490..0d38c3c470ea 100755
--- a/arch/arm/plat-meson/Kconfig
+++ b/arch/arm/plat-meson/Kconfig
@@ -6,6 +6,11 @@ choice
 	prompt "Meson SoC"
 	default ARCH_MESON8
 
+config ARCH_MESON6
+    bool "Meson6 series"
+    help
+        Enable support for Amlogic Meson6 based system
+
 config ARCH_MESON8
     bool "Meson8 series"
     help
@@ -73,6 +78,7 @@ config MESON_CPU_EMULATOR
 		help
 		Enable support for Meson serial CPU running at VLSI Emulator
 
+source "arch/arm/mach-meson6/Kconfig"
 source "arch/arm/mach-meson8/Kconfig"
 
 config MESON_CUSTOM_BOARD_SUPPORT
@@ -83,6 +89,7 @@ config MESON_CUSTOM_BOARD_SUPPORT
 
 menu "Meson development boards"
 
+source "arch/arm/mach-meson6/Kconfig.boards"
 source "arch/arm/mach-meson8/Kconfig.boards"
 
 #if MESON_CUSTOM_BOARD_SUPPORT
-- 
2.19.0

