
---------- Begin Simulation Statistics ----------
final_tick                               1955436526000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  58230                       # Simulator instruction rate (inst/s)
host_mem_usage                                1003916                       # Number of bytes of host memory used
host_op_rate                                   110225                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 35205.49                       # Real time elapsed on the host
host_tick_rate                               21116349                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2050000002                       # Number of instructions simulated
sim_ops                                    3880515024                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.743411                       # Number of seconds simulated
sim_ticks                                743411474750                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                    12                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       358920                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        717839                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.committedInsts                   0                       # Number of instructions committed
system.switch_cpus.committedOps                     0                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                        0                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles                  0                       # Number of busy cycles
system.switch_cpus.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                   0                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses             0                       # Number of integer alu accesses
system.switch_cpus.num_int_insts                    0                       # number of integer instructions
system.switch_cpus.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus.num_load_insts                   0                       # Number of load instructions
system.switch_cpus.num_mem_refs                     0                       # number of memory refs
system.switch_cpus.num_store_insts                  0                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0                       # Class of executed instruction
system.switch_cpus.op_class::IntAlu                 0                       # Class of executed instruction
system.switch_cpus.op_class::IntMult                0                       # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0                       # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::MemRead                0                       # Class of executed instruction
system.switch_cpus.op_class::MemWrite               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0                       # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus.op_class::total                  0                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits             0                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect        11136                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect     73450209                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted    626874531                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits     94617969                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups    390527135                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses    295909166                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups     728305640                       # Number of BP lookups
system.switch_cpus_1.branchPred.loop_predictor.loopPredictorCorrect       547224                       # Number of times the loop predictor is the provider and the prediction is correct
system.switch_cpus_1.branchPred.loop_predictor.loopPredictorWrong        28968                       # Number of times the loop predictor is the provider and the prediction is wrong
system.switch_cpus_1.branchPred.statistical_corrector.scPredictorCorrect      2130351                       # Number of time the SC predictor is the provider and the prediction is correct
system.switch_cpus_1.branchPred.statistical_corrector.scPredictorWrong      3683234                       # Number of time the SC predictor is the provider and the prediction is wrong
system.switch_cpus_1.branchPred.tage.bimodalAltMatchProviderCorrect      2002362                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct
system.switch_cpus_1.branchPred.tage.bimodalAltMatchProviderWrong       649553                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::0     36891187                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::1            0                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::2      4207220                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::3            0                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::4      4010096                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::5            0                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::6      2513419                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::7      3158507                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::8      2793689                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::9      2448836                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::10      2395260                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::11      2336096                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::12      2353428                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::13      1523053                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::14      1352216                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::15       732868                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::16       698592                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::17       304070                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::18       301498                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::19       108429                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::20        94833                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::21            0                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::22        38085                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::23            0                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::24        15938                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::25            0                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::26         4705                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::27            0                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::28          884                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::29            0                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::30            0                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProviderCorrect      3119842                       # Number of times TAGE Alt Match is the provider and the prediction is correct
system.switch_cpus_1.branchPred.tage.tageAltMatchProviderWouldHaveHit      2631138                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct
system.switch_cpus_1.branchPred.tage.tageAltMatchProviderWrong      1247899                       # Number of times TAGE Alt Match is the provider and the prediction is wrong
system.switch_cpus_1.branchPred.tage.tageBimodalProviderCorrect    128983667                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct
system.switch_cpus_1.branchPred.tage.tageBimodalProviderWrong      4145791                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::0            0                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::1            0                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::2      6517337                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::3            0                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::4      6470318                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::5            0                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::6      4285135                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::7      6047670                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::8      5100167                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::9      4302119                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::10      4902114                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::11      5681037                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::12      5644762                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::13      4144838                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::14      4033005                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::15      2883713                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::16      2696926                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::17      1582221                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::18      1491013                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::19       847216                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::20       885422                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::21            0                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::22       377816                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::23            0                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::24       193011                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::25            0                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::26       102337                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::27            0                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::28        56452                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::29            0                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::30        38280                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProviderCorrect     58117446                       # Number of times TAGE Longest Match is the provider and the prediction is correct
system.switch_cpus_1.branchPred.tage.tageLongestMatchProviderWouldHaveHit      1148774                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct
system.switch_cpus_1.branchPred.tage.tageLongestMatchProviderWrong      5797722                       # Number of times TAGE Longest Match is the provider and the prediction is wrong
system.switch_cpus_1.branchPred.usedRAS      31729439                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted     60545331                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads      1402742584                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes      945701802                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts     73450219                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches        229908758                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events     97767997                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitNonSpecStalls           48                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus_1.commit.commitSquashedInsts   2147652918                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts   1000000000                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps   1892299047                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples   1152119869                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     1.642450                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     2.511473                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0    622316499     54.01%     54.01% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1    168298988     14.61%     68.62% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2     68811578      5.97%     74.60% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3     92465064      8.03%     82.62% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4     41183238      3.57%     86.20% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5     24717706      2.15%     88.34% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6     17395340      1.51%     89.85% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7     19163459      1.66%     91.51% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8     97767997      8.49%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total   1152119869                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts             5665                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls      9729213                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts      1885841309                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads           241042932                       # Number of loads committed
system.switch_cpus_1.commit.membars                 0                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass      6152409      0.33%      0.33% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu   1543783863     81.58%     81.91% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult       177059      0.01%     81.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv      4800256      0.25%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd          245      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu          536      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt          994      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc         2591      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt           10      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv            1      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult            1      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead    241042380     12.74%     94.91% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite     96338141      5.09%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead          552      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite            9      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total   1892299047                       # Class of committed instruction
system.switch_cpus_1.commit.refs            337381082                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts               0                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts        1000000000                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps          1892299047                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     1.486823                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               1.486823                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles    413007392                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DecodedInsts   5017971815                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles      318593962                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles       533608019                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles     73534192                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.UnblockCycles    139880917                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.rdAccesses         335320190                       # TLB accesses on read requests
system.switch_cpus_1.dtb.rdMisses              875746                       # TLB misses on read requests
system.switch_cpus_1.dtb.wrAccesses         119230691                       # TLB accesses on write requests
system.switch_cpus_1.dtb.wrMisses              302480                       # TLB misses on write requests
system.switch_cpus_1.fetch.Branches         728305640                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines       327645014                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles           976750333                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes     18522739                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.IcacheWaitRetryStallCycles           22                       # Number of stall cycles due to full MSHR
system.switch_cpus_1.fetch.Insts           3163590009                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.MiscStallCycles           13                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.PendingTrapStallCycles          163                       # Number of stall cycles due to pending traps
system.switch_cpus_1.fetch.SquashCycles     147068384                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.489840                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles    428339765                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches    126347408                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              2.127752                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples   1478624488                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     4.061154                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.658107                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0      576735291     39.00%     39.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1       33135688      2.24%     41.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2       49690835      3.36%     44.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3       37317928      2.52%     47.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4       41781255      2.83%     49.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5       58789532      3.98%     53.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6       61284862      4.14%     58.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7       27444641      1.86%     59.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8      592444456     40.07%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total   1478624488                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fp_regfile_reads           13572                       # number of floating regfile reads
system.switch_cpus_1.fp_regfile_writes           6301                       # number of floating regfile writes
system.switch_cpus_1.idleCycles               8198461                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.branchMispredicts     95615743                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches      301127233                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           1.899677                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs          464170774                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores        119230571                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles     253721250                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts    503512617                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts           96                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts      1208178                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts    207396012                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts   4039939071                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts    344940203                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts     55766116                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts   2824483677                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents       249481                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents       203507                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles     73534192                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles       496832                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked         1152                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads      9991221                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses       352228                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation       116078                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads          189                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads    262469678                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores    111057860                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents       116078                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect     91152095                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect      4463648                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers      2991814247                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count          2773208554                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.690993                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers      2067324181                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             1.865191                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent           2789741743                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads     3349673436                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes    2346320520                       # number of integer regfile writes
system.switch_cpus_1.ipc                     0.672575                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.672575                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass     32621304      1.13%      1.13% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu   2339788732     81.24%     82.37% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult       262542      0.01%     82.38% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv      4953638      0.17%     82.55% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd          266      0.00%     82.55% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            0      0.00%     82.55% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt            0      0.00%     82.55% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult            0      0.00%     82.55% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc            0      0.00%     82.55% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            0      0.00%     82.55% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc            0      0.00%     82.55% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     82.55% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd            0      0.00%     82.55% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     82.55% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu          579      0.00%     82.55% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp            0      0.00%     82.55% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt         1664      0.00%     82.55% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc         3377      0.00%     82.55% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     82.55% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     82.55% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            0      0.00%     82.55% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     82.55% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     82.55% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     82.55% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd            0      0.00%     82.55% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     82.55% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp            0      0.00%     82.55% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt           25      0.00%     82.55% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv            1      0.00%     82.55% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     82.55% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult            1      0.00%     82.55% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.55% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     82.55% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     82.55% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     82.55% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     82.55% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     82.55% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     82.55% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     82.55% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     82.55% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     82.55% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     82.55% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     82.55% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     82.55% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     82.55% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     82.55% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     82.55% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead    371136184     12.89%     95.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite    131479889      4.56%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead         1046      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite          545      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total   2880249793                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses          8573                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads        17702                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses         8317                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes        14335                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt                 0                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate                0                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu             0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses   2847619916                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads   7616304502                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses   2773200237                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes   6187668029                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded       4039938876                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued      2880249793                       # Number of instructions issued
system.switch_cpus_1.iq.iqNonSpecInstsAdded          195                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_1.iq.iqSquashedInstsExamined   2147639992                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued    377198130                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedNonSpecRemoved          147                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_1.iq.iqSquashedOperandsExamined   3416734829                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples   1478624488                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     1.947925                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     1.895224                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0    666483245     45.07%     45.07% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1     65421608      4.42%     49.50% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2     56479458      3.82%     53.32% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3     59091439      4.00%     57.32% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4    631148738     42.68%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total   1478624488                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 1.937184                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.rdAccesses                 0                       # TLB accesses on read requests
system.switch_cpus_1.itb.rdMisses                   0                       # TLB misses on read requests
system.switch_cpus_1.itb.wrAccesses         327645046                       # TLB accesses on write requests
system.switch_cpus_1.itb.wrMisses                  78                       # TLB misses on write requests
system.switch_cpus_1.memDep0.conflictingLoads     14028778                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores     11427426                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads    503512617                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores    207396012                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads    1224398244                       # number of misc regfile reads
system.switch_cpus_1.misc_regfile_writes           72                       # number of misc regfile writes
system.switch_cpus_1.numCycles             1486822949                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.rename.BlockCycles     281717153                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps   2277656992                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents    116346319                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles      397369715                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents       150660                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents      1099597                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups  10669704321                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts   4649499135                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands   5427868100                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles       586274182                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents       156366                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles     73534192                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles    139728459                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps     3150211057                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.fp_rename_lookups        15235                       # Number of floating rename lookups
system.switch_cpus_1.rename.int_rename_lookups   6009075498                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles          781                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts           48                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts       526464045                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts           46                       # count of temporary serializing insts renamed
system.switch_cpus_1.rob.rob_reads         5094303811                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes        8414941198                       # The number of ROB writes
system.switch_cpus_1.timesIdled               1134625                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      6963403                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          606                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     13926807                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            606                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp             341439                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       272062                       # Transaction distribution
system.membus.trans_dist::CleanEvict            86858                       # Transaction distribution
system.membus.trans_dist::ReadExReq             17480                       # Transaction distribution
system.membus.trans_dist::ReadExResp            17480                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        341439                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1076758                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1076758                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1076758                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     40382784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     40382784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                40382784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            358919                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  358919    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              358919                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1885753500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1969356250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1955436526000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1955436526000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1955436526000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF 1955436526000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1955436526000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1955436526000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 1955436526000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           5898232                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2462838                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      3754035                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1106056                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1065171                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1065171                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       3754036                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2144197                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side     11262106                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      9628104                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              20890210                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    480516480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    345609216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              826125696                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          359526                       # Total snoops (count)
system.tol2bus.snoopTraffic                  17411968                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          7322930                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000083                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.009127                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                7322320     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    610      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            7322930                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        12908214500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4814323456                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        5632865866                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.8                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 1955436526000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus_1.inst      3753286                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus_1.data      2851199                       # number of demand (read+write) hits
system.l2.demand_hits::total                  6604485                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus_1.inst      3753286                       # number of overall hits
system.l2.overall_hits::.switch_cpus_1.data      2851199                       # number of overall hits
system.l2.overall_hits::total                 6604485                       # number of overall hits
system.l2.demand_misses::.switch_cpus_1.inst          750                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data       358169                       # number of demand (read+write) misses
system.l2.demand_misses::total                 358919                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus_1.inst          750                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data       358169                       # number of overall misses
system.l2.overall_misses::total                358919                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus_1.inst     72624000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data  32520877000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      32593501000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst     72624000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data  32520877000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     32593501000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus_1.inst      3754036                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data      3209368                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              6963404                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst      3754036                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data      3209368                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             6963404                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst     0.000200                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.111601                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.051544                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst     0.000200                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.111601                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.051544                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst        96832                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 90797.576005                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 90810.185585                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst        96832                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 90797.576005                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 90810.185585                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              272062                       # number of writebacks
system.l2.writebacks::total                    272062                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus_1.inst          750                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data       358169                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            358919                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst          750                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data       358169                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           358919                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst     65124000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data  28939187000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  29004311000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst     65124000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data  28939187000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  29004311000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst     0.000200                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.111601                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.051544                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst     0.000200                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.111601                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.051544                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst        86832                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 80797.576005                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 80810.185585                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst        86832                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 80797.576005                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 80810.185585                       # average overall mshr miss latency
system.l2.replacements                         359526                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      2190776                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2190776                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      2190776                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2190776                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      3754031                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          3754031                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      3754031                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      3754031                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.switch_cpus_1.data      1047691                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1047691                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus_1.data        17480                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               17480                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data   1468750500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1468750500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus_1.data      1065171                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1065171                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.016411                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.016411                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 84024.628146                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 84024.628146                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data        17480                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          17480                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data   1293950500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1293950500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.016411                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.016411                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 74024.628146                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 74024.628146                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus_1.inst      3753286                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            3753286                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst          750                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              750                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst     72624000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     72624000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst      3754036                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        3754036                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.000200                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.000200                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst        96832                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total        96832                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst          750                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          750                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst     65124000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     65124000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.000200                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.000200                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst        86832                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total        86832                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus_1.data      1803508                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1803508                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus_1.data       340689                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          340689                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus_1.data  31052126500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  31052126500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus_1.data      2144197                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2144197                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus_1.data     0.158889                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.158889                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus_1.data 91145.080998                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 91145.080998                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus_1.data       340689                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       340689                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus_1.data  27645236500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  27645236500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus_1.data     0.158889                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.158889                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_1.data 81145.080998                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 81145.080998                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1955436526000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l2.tags.total_refs                    23238523                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    392294                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     59.237518                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     147.158875                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       125.200283                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1586.906316                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst            2                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1170.749729                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.inst   134.629523                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.data 29601.355273                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.004491                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.003821                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.048429                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000061                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.035728                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.inst     0.004109                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.data     0.903362                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           31                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          321                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5788                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        26622                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 111773950                       # Number of tag accesses
system.l2.tags.data_accesses                111773950                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1955436526000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.switch_cpus_1.inst        48000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data     22922816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           22970816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst        48000                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         48000                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     17411968                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        17411968                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst          750                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data       358169                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              358919                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       272062                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             272062                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus_1.inst        64567                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data     30834628                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              30899195                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst        64567                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            64567                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       23421710                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             23421710                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       23421710                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst        64567                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data     30834628                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             54320905                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    272062.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples       750.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples    358141.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001782220500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        15413                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        15413                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1171919                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             256881                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      358919                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     272062                       # Number of write requests accepted
system.mem_ctrls.readBursts                    358919                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   272062                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     28                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             22368                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             22677                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             22421                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             22293                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             22656                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             22725                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             22130                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             22226                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             22088                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             22639                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            22395                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            22495                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            22167                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            22598                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            22260                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            22753                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             16950                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             17123                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             17105                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             16870                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             17151                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             17136                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             16926                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             16940                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             16740                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             17248                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            16864                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            16992                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            16730                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            17168                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            16879                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            17221                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.17                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.78                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   7465008750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1794455000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             14194215000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     20800.21                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                39550.21                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    13678                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    1098                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                  3.81                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.40                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                358919                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               272062                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  310060                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   48712                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      91                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      23                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  11864                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  11955                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  15252                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  15407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  15440                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  15437                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  15447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  15457                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  15453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  15469                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  15427                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  15438                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  15511                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  15445                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  16773                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  15431                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  15416                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  15413                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       616155                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     65.534783                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    65.042888                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    11.048795                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       602078     97.72%     97.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        13936      2.26%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           79      0.01%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           37      0.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           15      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            2      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            4      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            2      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151            2      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       616155                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        15413                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      23.284695                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.048022                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      3.354970                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-9               6      0.04%      0.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10-11             8      0.05%      0.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12-13            10      0.06%      0.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14-15            19      0.12%      0.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-17           269      1.75%      2.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::18-19          1310      8.50%     10.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-21          3229     20.95%     31.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::22-23          3896     25.28%     56.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-25          3123     20.26%     77.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::26-27          1949     12.65%     89.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28-29           897      5.82%     95.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::30-31           419      2.72%     98.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-33           160      1.04%     99.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::34-35            82      0.53%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36-37            27      0.18%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::38-39             5      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-41             3      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::42-43             1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         15413                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        15413                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.650230                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.624366                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.939770                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             3448     22.37%     22.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               89      0.58%     22.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            10293     66.78%     89.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1572     10.20%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               11      0.07%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         15413                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               22969024                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1792                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                17410752                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                22970816                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             17411968                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        30.90                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        23.42                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     30.90                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     23.42                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.42                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.24                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.18                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  743422425000                       # Total gap between requests
system.mem_ctrls.avgGap                    1178200.97                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst        48000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data     22921024                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     17410752                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 64567.203534411143                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 30832217.121356721967                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 23420074.334815748036                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst          750                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data       358169                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       272062                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst     34161000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data  14160054000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 17603211438250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     45548.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     39534.56                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  64702940.65                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                     2.34                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2199084300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1168837230                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1280880300                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          709095240                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     58683983280.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     182062489890                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     132154225440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       378258595680                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        508.814578                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 341669840250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  24824020000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 376917614500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           2200283820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1169470995                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1281601440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          710969220                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     58683983280.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     182115258780                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     132109788480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       378271356015                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        508.831742                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 341549345250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  24824020000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 377038109500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1955436526000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst   1350602434                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     67275811                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst    323297874                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1741176119                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1350602434                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     67275811                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst    323297874                       # number of overall hits
system.cpu.icache.overall_hits::total      1741176119                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      2262779                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst       123860                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst      4347140                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        6733779                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      2262779                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst       123860                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst      4347140                       # number of overall misses
system.cpu.icache.overall_misses::total       6733779                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst   1612316000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst  52610356500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  54222672500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst   1612316000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst  52610356500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  54222672500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1352865213                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     67399671                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst    327645014                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1747909898                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1352865213                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     67399671                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst    327645014                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1747909898                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001673                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.001838                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.013268                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003852                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001673                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.001838                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.013268                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003852                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 13017.245277                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst 12102.291737                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  8052.339184                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 13017.245277                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst 12102.291737                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  8052.339184                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          610                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                17                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    35.882353                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      6140162                       # number of writebacks
system.cpu.icache.writebacks::total           6140162                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst       593104                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total       593104                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst       593104                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total       593104                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst       123860                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst      3754036                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      3877896                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst       123860                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst      3754036                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      3877896                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst   1488456000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst  45246814500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  46735270500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst   1488456000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst  45246814500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  46735270500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.001838                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.011458                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002219                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.001838                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.011458                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002219                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 12017.245277                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 12052.845125                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12051.708065                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 12017.245277                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 12052.845125                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12051.708065                       # average overall mshr miss latency
system.cpu.icache.replacements                6140162                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1350602434                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     67275811                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst    323297874                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1741176119                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      2262779                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst       123860                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst      4347140                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       6733779                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst   1612316000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst  52610356500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  54222672500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1352865213                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     67399671                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst    327645014                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1747909898                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001673                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.001838                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.013268                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003852                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 13017.245277                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst 12102.291737                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  8052.339184                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst       593104                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total       593104                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst       123860                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst      3754036                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      3877896                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst   1488456000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst  45246814500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  46735270500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.001838                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.011458                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002219                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 12017.245277                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst 12052.845125                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12051.708065                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1955436526000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.281868                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1747316793                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           6140674                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            284.548047                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   372.506782                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     3.901274                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst   134.873812                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.727552                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.007620                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.263425                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.998597                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           32                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           37                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           28                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          384                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        3501960470                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       3501960470                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1955436526000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1955436526000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1955436526000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1955436526000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1955436526000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1955436526000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1955436526000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    372213442                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     16374285                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data    416300034                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        804887761                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    372213442                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     16374285                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data    416300034                       # number of overall hits
system.cpu.dcache.overall_hits::total       804887761                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     10856077                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       144601                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data      4397891                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       15398569                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     10856077                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       144601                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data      4397891                       # number of overall misses
system.cpu.dcache.overall_misses::total      15398569                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data   3212583500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data  89583427997                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  92796011497                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data   3212583500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data  89583427997                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  92796011497                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    383069519                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     16518886                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data    420697925                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    820286330                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    383069519                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     16518886                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data    420697925                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    820286330                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.028340                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.008754                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.010454                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.018772                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.028340                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.008754                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.010454                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.018772                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 22216.883009                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 20369.633535                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total  6026.275006                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 22216.883009                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 20369.633535                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total  6026.275006                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        15341                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         1261                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              1349                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               5                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    11.372128                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   252.200000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks     12430731                       # number of writebacks
system.cpu.dcache.writebacks::total          12430731                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data      1188523                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1188523                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data      1188523                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1188523                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       144601                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data      3209368                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      3353969                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       144601                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data      3209368                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      3353969                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   3067982500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data  67563757997                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  70631740497                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   3067982500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data  67563757997                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  70631740497                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.008754                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.007629                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004089                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.008754                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.007629                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004089                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 21216.883009                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 21052.044514                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 21059.151261                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 21216.883009                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 21052.044514                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 21059.151261                       # average overall mshr miss latency
system.cpu.dcache.replacements               14209534                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    225676570                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     11921430                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data    321038005                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       558636005                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      1624328                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data        91415                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data      3321770                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       5037513                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data   2452848000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data  74283643000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  76736491000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    227300898                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     12012845                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data    324359775                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    563673518                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.007146                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.007610                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.010241                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.008937                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 26832.007876                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 22362.668999                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 15233.011012                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data      1176547                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      1176547                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        91415                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data      2145223                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2236638                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   2361433000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data  53428497000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  55789930000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.007610                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.006614                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003968                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 25832.007876                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 24905.800935                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 24943.656506                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    146536872                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      4452855                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data     95262029                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      246251756                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      9231749                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        53186                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data      1076121                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     10361056                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    759735500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data  15299784997                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  16059520497                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    155768621                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      4506041                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data     96338150                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    256612812                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.059266                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.011803                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.011170                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.040376                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 14284.501561                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 14217.532226                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  1549.988775                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus_1.data        11976                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        11976                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        53186                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data      1064145                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1117331                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    706549500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data  14135260997                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  14841810497                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.011803                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.011046                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004354                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 13284.501561                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 13283.209522                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 13283.271024                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1955436526000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.996698                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           819097807                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          14210046                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             57.642164                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   294.754529                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    22.754378                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data   194.487791                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.575692                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.044442                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.379859                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999994                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           84                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          263                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          137                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        1654782706                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       1654782706                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1955436526000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 1123541832500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 831894693500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
