

================================================================
== Vivado HLS Report for 'nerons'
================================================================
* Date:           Sat Jan  1 19:10:56 2022

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        hlsed_neurons
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.514|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  2769056|  2869696|  2769056|  2869696|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------+-----------------------+---------+---------+---------+---------+---------+
        |                                  |                       |      Latency      |      Interval     | Pipeline|
        |             Instance             |         Module        |   min   |   max   |   min   |   max   |   Type  |
        +----------------------------------+-----------------------+---------+---------+---------+---------+---------+
        |grp_calculateLayer3_fu_157        |calculateLayer3        |  1195651|  1288151|  1195651|  1288151|   none  |
        |grp_calculateLayer4_fu_173        |calculateLayer4        |  1562201|  1569601|  1562201|  1569601|   none  |
        |grp_generic_tanh_double_s_fu_187  |generic_tanh_double_s  |        1|       75|        1|       75|   none  |
        +----------------------------------+-----------------------+---------+---------+---------+---------+---------+

        * Loop: 
        +-------------+-------+-------+-------------+-----------+-----------+------+----------+
        |             |    Latency    |  Iteration  |  Initiation Interval  | Trip |          |
        |  Loop Name  |  min  |  max  |   Latency   |  achieved |   target  | Count| Pipelined|
        +-------------+-------+-------+-------------+-----------+-----------+------+----------+
        |- Loop 1     |  11200|  11940| 1120 ~ 1194 |          -|          -|    10|    no    |
        | + Loop 1.1  |   1100|   1100|           11|          -|          -|   100|    no    |
        +-------------+-------+-------+-------------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     76|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |      189|    106|   27353|  35080|    -|
|Memory           |        4|      -|       0|      0|    0|
|Multiplexer      |        -|      -|       -|    312|    -|
|Register         |        -|      -|     334|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |      193|    106|   27687|  35468|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |       68|     48|      26|     66|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------+---------------------------------------+---------+-------+------+-------+-----+
    |                  Instance                 |                 Module                | BRAM_18K| DSP48E|  FF  |  LUT  | URAM|
    +-------------------------------------------+---------------------------------------+---------+-------+------+-------+-----+
    |grp_calculateLayer3_fu_157                 |calculateLayer3                        |       31|     38|  9687|  12402|    0|
    |grp_calculateLayer4_fu_173                 |calculateLayer4                        |      143|     34|  9123|  11616|    0|
    |grp_generic_tanh_double_s_fu_187           |generic_tanh_double_s                  |       15|     19|  7971|  10323|    0|
    |nerons_dmul_64ns_64ns_64_6_max_dsp_1_U46   |nerons_dmul_64ns_64ns_64_6_max_dsp_1   |        0|     11|   317|    578|    0|
    |nerons_hadd_16ns_16ns_16_5_full_dsp_1_U47  |nerons_hadd_16ns_16ns_16_5_full_dsp_1  |        0|      2|   109|    116|    0|
    |nerons_hmul_16ns_16ns_16_4_max_dsp_1_U48   |nerons_hmul_16ns_16ns_16_4_max_dsp_1   |        0|      2|    91|     36|    0|
    |nerons_hptodp_16ns_64_2_1_U49              |nerons_hptodp_16ns_64_2_1              |        0|      0|    55|      9|    0|
    +-------------------------------------------+---------------------------------------+---------+-------+------+-------+-----+
    |Total                                      |                                       |      189|    106| 27353|  35080|    0|
    +-------------------------------------------+---------------------------------------+---------+-------+------+-------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +----------------------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |        Memory        |           Module          | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Layer3_Neurons_CPU_U  |nerons_Layer3_Neurons_CPU  |        2|  0|   0|    0|  1250|   16|     1|        20000|
    |Layer4_Neurons_CPU_U  |nerons_Layer4_Neurons_CPU  |        1|  0|   0|    0|   100|   16|     1|         1600|
    |Layer4_Weights_CPU_U  |nerons_Layer4_Weights_CPU  |        1|  0|   0|    0|  1010|   16|     1|        16160|
    +----------------------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                 |                           |        4|  0|   0|    0|  2360|   48|     3|        37760|
    +----------------------+---------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |add_ln57_fu_223_p2    |     +    |      0|  0|  14|          10|           7|
    |add_ln60_1_fu_262_p2  |     +    |      0|  0|  14|          10|          10|
    |i_fu_235_p2           |     +    |      0|  0|  13|           4|           1|
    |j_fu_252_p2           |     +    |      0|  0|  15|           7|           1|
    |icmp_ln57_fu_229_p2   |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln59_fu_246_p2   |   icmp   |      0|  0|  11|           7|           6|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0|  76|          42|          29|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+-----+-----------+-----+-----------+
    |             Name            | LUT | Input Size| Bits| Total Bits|
    +-----------------------------+-----+-----------+-----+-----------+
    |Layer3_Neurons_CPU_address0  |   15|          3|   11|         33|
    |Layer3_Neurons_CPU_ce0       |   15|          3|    1|          3|
    |Layer3_Neurons_CPU_we0       |    9|          2|    1|          2|
    |Layer4_Neurons_CPU_address0  |   15|          3|    7|         21|
    |Layer4_Neurons_CPU_ce0       |   15|          3|    1|          3|
    |Layer4_Neurons_CPU_we0       |    9|          2|    1|          2|
    |Layer4_Weights_CPU_address0  |   15|          3|   10|         30|
    |ap_NS_fsm                    |  153|         34|    1|         34|
    |grp_fu_198_p0                |   15|          3|   64|        192|
    |grp_fu_198_p1                |   15|          3|   64|        192|
    |i_0_i_reg_112                |    9|          2|    4|          8|
    |j_0_i_reg_146                |    9|          2|    7|         14|
    |phi_mul_reg_124              |    9|          2|   10|         20|
    |somme_0_i_reg_136            |    9|          2|   16|         32|
    +-----------------------------+-----+-----------+-----+-----------+
    |Total                        |  312|         67|  198|        586|
    +-----------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------+----+----+-----+-----------+
    |                      Name                     | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------+----+----+-----+-----------+
    |Layer4_Neurons_CPU_l_reg_329                   |  16|   0|   16|          0|
    |Layer4_Weights_CPU_l_reg_324                   |  16|   0|   16|          0|
    |add_ln57_reg_283                               |  10|   0|   10|          0|
    |ap_CS_fsm                                      |  33|   0|   33|          0|
    |grp_calculateLayer3_fu_157_ap_start_reg        |   1|   0|    1|          0|
    |grp_calculateLayer4_fu_173_ap_start_reg        |   1|   0|    1|          0|
    |grp_generic_tanh_double_s_fu_187_ap_start_reg  |   1|   0|    1|          0|
    |i_0_i_reg_112                                  |   4|   0|    4|          0|
    |i_reg_291                                      |   4|   0|    4|          0|
    |j_0_i_reg_146                                  |   7|   0|    7|          0|
    |j_reg_309                                      |   7|   0|    7|          0|
    |phi_mul_reg_124                                |  10|   0|   10|          0|
    |reg_217                                        |  64|   0|   64|          0|
    |somme_0_i_reg_136                              |  16|   0|   16|          0|
    |tmp_3_i_reg_334                                |  16|   0|   16|          0|
    |tmp_i_i_reg_349                                |  64|   0|   64|          0|
    |tmp_i_reg_344                                  |  64|   0|   64|          0|
    +-----------------------------------------------+----+----+-----+-----------+
    |Total                                          | 334|   0|  334|          0|
    +-----------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+--------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+-----------------------------+-----+-----+------------+--------------------+--------------+
|ap_clk                       |  in |    1| ap_ctrl_hs |       nerons       | return value |
|ap_rst                       |  in |    1| ap_ctrl_hs |       nerons       | return value |
|ap_start                     |  in |    1| ap_ctrl_hs |       nerons       | return value |
|ap_done                      | out |    1| ap_ctrl_hs |       nerons       | return value |
|ap_idle                      | out |    1| ap_ctrl_hs |       nerons       | return value |
|ap_ready                     | out |    1| ap_ctrl_hs |       nerons       | return value |
|Layer2_Neurons_CPU_address0  | out |   10|  ap_memory | Layer2_Neurons_CPU |     array    |
|Layer2_Neurons_CPU_ce0       | out |    1|  ap_memory | Layer2_Neurons_CPU |     array    |
|Layer2_Neurons_CPU_q0        |  in |   16|  ap_memory | Layer2_Neurons_CPU |     array    |
|Layer2_Neurons_CPU_address1  | out |   10|  ap_memory | Layer2_Neurons_CPU |     array    |
|Layer2_Neurons_CPU_ce1       | out |    1|  ap_memory | Layer2_Neurons_CPU |     array    |
|Layer2_Neurons_CPU_q1        |  in |   16|  ap_memory | Layer2_Neurons_CPU |     array    |
|Layer5_Neurons_CPU_address0  | out |    4|  ap_memory | Layer5_Neurons_CPU |     array    |
|Layer5_Neurons_CPU_ce0       | out |    1|  ap_memory | Layer5_Neurons_CPU |     array    |
|Layer5_Neurons_CPU_we0       | out |    1|  ap_memory | Layer5_Neurons_CPU |     array    |
|Layer5_Neurons_CPU_d0        | out |   64|  ap_memory | Layer5_Neurons_CPU |     array    |
+-----------------------------+-----+-----+------------+--------------------+--------------+

