Analysis & Synthesis report for LALU
Tue Jan 21 19:09:34 2025
Quartus Prime Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. State Machine - |LALU|Keyboard:keyboard|PS2_Controller:inst|s_ps2_transceiver
 11. State Machine - |LALU|Keyboard:keyboard|PS2_Controller:inst|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter
 12. State Machine - |LALU|Keyboard:keyboard|PS2_Controller:inst|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver
 13. Registers Removed During Synthesis
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for operational_memory:MEM|RAM:USER_MEM|altsyncram:ram|altsyncram_75r2:auto_generated
 18. Source assignments for operational_memory:MEM|RAM:KERN_MEM|altsyncram:ram|altsyncram_5ts2:auto_generated
 19. Source assignments for RAM:STACK|altsyncram:ram|altsyncram_p1r2:auto_generated
 20. Source assignments for Keyboard:keyboard|RAM:buffer|altsyncram:ram|altsyncram_r1r2:auto_generated
 21. Source assignments for VGA:vga|RAM:vram|altsyncram:ram|altsyncram_j1r2:auto_generated
 22. Parameter Settings for User Entity Instance: operational_memory:MEM|RAM:USER_MEM
 23. Parameter Settings for User Entity Instance: operational_memory:MEM|RAM:USER_MEM|altsyncram:ram
 24. Parameter Settings for User Entity Instance: operational_memory:MEM|RAM:KERN_MEM
 25. Parameter Settings for User Entity Instance: operational_memory:MEM|RAM:KERN_MEM|altsyncram:ram
 26. Parameter Settings for User Entity Instance: RAM:STACK
 27. Parameter Settings for User Entity Instance: RAM:STACK|altsyncram:ram
 28. Parameter Settings for User Entity Instance: Keyboard:keyboard|PS2_Controller:inst
 29. Parameter Settings for User Entity Instance: Keyboard:keyboard|PS2_Controller:inst|Altera_UP_PS2_Command_Out:PS2_Command_Out
 30. Parameter Settings for User Entity Instance: Keyboard:keyboard|RAM:buffer
 31. Parameter Settings for User Entity Instance: Keyboard:keyboard|RAM:buffer|altsyncram:ram
 32. Parameter Settings for User Entity Instance: VGA:vga|RAM:vram
 33. Parameter Settings for User Entity Instance: VGA:vga|RAM:vram|altsyncram:ram
 34. altsyncram Parameter Settings by Entity Instance
 35. Port Connectivity Checks: "VGA:vga|RAM:vram"
 36. Port Connectivity Checks: "VGA:vga"
 37. Port Connectivity Checks: "Keyboard:keyboard|RAM:buffer"
 38. Port Connectivity Checks: "Keyboard:keyboard|PS2_Controller:inst"
 39. Port Connectivity Checks: "RAM:STACK"
 40. Port Connectivity Checks: "operational_memory:MEM|RAM:KERN_MEM"
 41. Port Connectivity Checks: "operational_memory:MEM|RAM:USER_MEM"
 42. Post-Synthesis Netlist Statistics for Top Partition
 43. Elapsed Time Per Partition
 44. Analysis & Synthesis Messages
 45. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2024  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+---------------------------------+------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Tue Jan 21 19:09:34 2025          ;
; Quartus Prime Version           ; 23.1std.1 Build 993 05/14/2024 SC Lite Edition ;
; Revision Name                   ; LALU                                           ;
; Top-level Entity Name           ; LALU                                           ;
; Family                          ; Cyclone V                                      ;
; Logic utilization (in ALMs)     ; N/A                                            ;
; Total registers                 ; 1704                                           ;
; Total pins                      ; 33                                             ;
; Total virtual pins              ; 0                                              ;
; Total block memory bits         ; 3,403,776                                      ;
; Total DSP Blocks                ; 4                                              ;
; Total HSSI RX PCSs              ; 0                                              ;
; Total HSSI PMA RX Deserializers ; 0                                              ;
; Total HSSI TX PCSs              ; 0                                              ;
; Total HSSI PMA TX Serializers   ; 0                                              ;
; Total PLLs                      ; 0                                              ;
; Total DLLs                      ; 0                                              ;
+---------------------------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; LALU               ; LALU               ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                           ;
+-----------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------+---------+
; File Name with User-Entered Path        ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                ; Library ;
+-----------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------+---------+
; src/LALU.v                              ; yes             ; User Verilog HDL File        ; C:/Users/Malcolm/Documents/LALU 3.0/src/LALU.v                              ;         ;
; src/peripherals/Keyboard.v              ; yes             ; User Verilog HDL File        ; C:/Users/Malcolm/Documents/LALU 3.0/src/peripherals/Keyboard.v              ;         ;
; src/peripherals/VGA.v                   ; yes             ; User Verilog HDL File        ; C:/Users/Malcolm/Documents/LALU 3.0/src/peripherals/VGA.v                   ;         ;
; src/memory/operational_memory.v         ; yes             ; User Verilog HDL File        ; C:/Users/Malcolm/Documents/LALU 3.0/src/memory/operational_memory.v         ;         ;
; src/memory/RAM.v                        ; yes             ; User Verilog HDL File        ; C:/Users/Malcolm/Documents/LALU 3.0/src/memory/RAM.v                        ;         ;
; src/lib/ps2/Altera_UP_PS2_Command_Out.v ; yes             ; User Verilog HDL File        ; C:/Users/Malcolm/Documents/LALU 3.0/src/lib/ps2/Altera_UP_PS2_Command_Out.v ;         ;
; src/lib/ps2/Altera_UP_PS2_Data_In.v     ; yes             ; User Verilog HDL File        ; C:/Users/Malcolm/Documents/LALU 3.0/src/lib/ps2/Altera_UP_PS2_Data_In.v     ;         ;
; src/lib/ps2/PS2_Controller.v            ; yes             ; User Verilog HDL File        ; C:/Users/Malcolm/Documents/LALU 3.0/src/lib/ps2/PS2_Controller.v            ;         ;
; altsyncram.tdf                          ; yes             ; Megafunction                 ; c:/altera/23.1std/quartus/libraries/megafunctions/altsyncram.tdf            ;         ;
; stratix_ram_block.inc                   ; yes             ; Megafunction                 ; c:/altera/23.1std/quartus/libraries/megafunctions/stratix_ram_block.inc     ;         ;
; lpm_mux.inc                             ; yes             ; Megafunction                 ; c:/altera/23.1std/quartus/libraries/megafunctions/lpm_mux.inc               ;         ;
; lpm_decode.inc                          ; yes             ; Megafunction                 ; c:/altera/23.1std/quartus/libraries/megafunctions/lpm_decode.inc            ;         ;
; aglobal231.inc                          ; yes             ; Megafunction                 ; c:/altera/23.1std/quartus/libraries/megafunctions/aglobal231.inc            ;         ;
; a_rdenreg.inc                           ; yes             ; Megafunction                 ; c:/altera/23.1std/quartus/libraries/megafunctions/a_rdenreg.inc             ;         ;
; altrom.inc                              ; yes             ; Megafunction                 ; c:/altera/23.1std/quartus/libraries/megafunctions/altrom.inc                ;         ;
; altram.inc                              ; yes             ; Megafunction                 ; c:/altera/23.1std/quartus/libraries/megafunctions/altram.inc                ;         ;
; altdpram.inc                            ; yes             ; Megafunction                 ; c:/altera/23.1std/quartus/libraries/megafunctions/altdpram.inc              ;         ;
; db/altsyncram_75r2.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/Malcolm/Documents/LALU 3.0/db/altsyncram_75r2.tdf                  ;         ;
; db/decode_dla.tdf                       ; yes             ; Auto-Generated Megafunction  ; C:/Users/Malcolm/Documents/LALU 3.0/db/decode_dla.tdf                       ;         ;
; db/mux_ahb.tdf                          ; yes             ; Auto-Generated Megafunction  ; C:/Users/Malcolm/Documents/LALU 3.0/db/mux_ahb.tdf                          ;         ;
; db/altsyncram_5ts2.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/Malcolm/Documents/LALU 3.0/db/altsyncram_5ts2.tdf                  ;         ;
; db/decode_8la.tdf                       ; yes             ; Auto-Generated Megafunction  ; C:/Users/Malcolm/Documents/LALU 3.0/db/decode_8la.tdf                       ;         ;
; db/mux_5hb.tdf                          ; yes             ; Auto-Generated Megafunction  ; C:/Users/Malcolm/Documents/LALU 3.0/db/mux_5hb.tdf                          ;         ;
; db/altsyncram_p1r2.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/Malcolm/Documents/LALU 3.0/db/altsyncram_p1r2.tdf                  ;         ;
; db/altsyncram_r1r2.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/Malcolm/Documents/LALU 3.0/db/altsyncram_r1r2.tdf                  ;         ;
; db/altsyncram_j1r2.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/Malcolm/Documents/LALU 3.0/db/altsyncram_j1r2.tdf                  ;         ;
+-----------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 6003           ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 7396           ;
;     -- 7 input functions                    ; 168            ;
;     -- 6 input functions                    ; 4315           ;
;     -- 5 input functions                    ; 931            ;
;     -- 4 input functions                    ; 698            ;
;     -- <=3 input functions                  ; 1284           ;
;                                             ;                ;
; Dedicated logic registers                   ; 1704           ;
;                                             ;                ;
; I/O pins                                    ; 33             ;
; Total MLAB memory bits                      ; 0              ;
; Total block memory bits                     ; 3403776        ;
;                                             ;                ;
; Total DSP Blocks                            ; 4              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 2139           ;
; Total fan-out                               ; 57896          ;
; Average fan-out                             ; 6.00           ;
+---------------------------------------------+----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                   ;
+------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------+---------------------------+--------------+
; Compilation Hierarchy Node                           ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                        ; Entity Name               ; Library Name ;
+------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------+---------------------------+--------------+
; |LALU                                                ; 7396 (6605)         ; 1704 (1420)               ; 3403776           ; 4          ; 33   ; 0            ; |LALU                                                                                                      ; LALU                      ; work         ;
;    |Keyboard:keyboard|                               ; 417 (282)           ; 237 (130)                 ; 73728             ; 0          ; 0    ; 0            ; |LALU|Keyboard:keyboard                                                                                    ; Keyboard                  ; work         ;
;       |PS2_Controller:inst|                          ; 135 (25)            ; 107 (16)                  ; 0                 ; 0          ; 0    ; 0            ; |LALU|Keyboard:keyboard|PS2_Controller:inst                                                                ; PS2_Controller            ; work         ;
;          |Altera_UP_PS2_Command_Out:PS2_Command_Out| ; 92 (92)             ; 65 (65)                   ; 0                 ; 0          ; 0    ; 0            ; |LALU|Keyboard:keyboard|PS2_Controller:inst|Altera_UP_PS2_Command_Out:PS2_Command_Out                      ; Altera_UP_PS2_Command_Out ; work         ;
;          |Altera_UP_PS2_Data_In:PS2_Data_In|         ; 18 (18)             ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |LALU|Keyboard:keyboard|PS2_Controller:inst|Altera_UP_PS2_Data_In:PS2_Data_In                              ; Altera_UP_PS2_Data_In     ; work         ;
;       |RAM:buffer|                                   ; 0 (0)               ; 0 (0)                     ; 73728             ; 0          ; 0    ; 0            ; |LALU|Keyboard:keyboard|RAM:buffer                                                                         ; RAM                       ; work         ;
;          |altsyncram:ram|                            ; 0 (0)               ; 0 (0)                     ; 73728             ; 0          ; 0    ; 0            ; |LALU|Keyboard:keyboard|RAM:buffer|altsyncram:ram                                                          ; altsyncram                ; work         ;
;             |altsyncram_r1r2:auto_generated|         ; 0 (0)               ; 0 (0)                     ; 73728             ; 0          ; 0    ; 0            ; |LALU|Keyboard:keyboard|RAM:buffer|altsyncram:ram|altsyncram_r1r2:auto_generated                           ; altsyncram_r1r2           ; work         ;
;    |RAM:STACK|                                       ; 0 (0)               ; 0 (0)                     ; 69632             ; 0          ; 0    ; 0            ; |LALU|RAM:STACK                                                                                            ; RAM                       ; work         ;
;       |altsyncram:ram|                               ; 0 (0)               ; 0 (0)                     ; 69632             ; 0          ; 0    ; 0            ; |LALU|RAM:STACK|altsyncram:ram                                                                             ; altsyncram                ; work         ;
;          |altsyncram_p1r2:auto_generated|            ; 0 (0)               ; 0 (0)                     ; 69632             ; 0          ; 0    ; 0            ; |LALU|RAM:STACK|altsyncram:ram|altsyncram_p1r2:auto_generated                                              ; altsyncram_p1r2           ; work         ;
;    |VGA:vga|                                         ; 233 (233)           ; 41 (41)                   ; 114688            ; 0          ; 0    ; 0            ; |LALU|VGA:vga                                                                                              ; VGA                       ; work         ;
;       |RAM:vram|                                     ; 0 (0)               ; 0 (0)                     ; 114688            ; 0          ; 0    ; 0            ; |LALU|VGA:vga|RAM:vram                                                                                     ; RAM                       ; work         ;
;          |altsyncram:ram|                            ; 0 (0)               ; 0 (0)                     ; 114688            ; 0          ; 0    ; 0            ; |LALU|VGA:vga|RAM:vram|altsyncram:ram                                                                      ; altsyncram                ; work         ;
;             |altsyncram_j1r2:auto_generated|         ; 0 (0)               ; 0 (0)                     ; 114688            ; 0          ; 0    ; 0            ; |LALU|VGA:vga|RAM:vram|altsyncram:ram|altsyncram_j1r2:auto_generated                                       ; altsyncram_j1r2           ; work         ;
;    |operational_memory:MEM|                          ; 141 (129)           ; 6 (0)                     ; 3145728           ; 0          ; 0    ; 0            ; |LALU|operational_memory:MEM                                                                               ; operational_memory        ; work         ;
;       |RAM:KERN_MEM|                                 ; 4 (0)               ; 4 (0)                     ; 1048576           ; 0          ; 0    ; 0            ; |LALU|operational_memory:MEM|RAM:KERN_MEM                                                                  ; RAM                       ; work         ;
;          |altsyncram:ram|                            ; 4 (0)               ; 4 (0)                     ; 1048576           ; 0          ; 0    ; 0            ; |LALU|operational_memory:MEM|RAM:KERN_MEM|altsyncram:ram                                                   ; altsyncram                ; work         ;
;             |altsyncram_5ts2:auto_generated|         ; 4 (0)               ; 4 (4)                     ; 1048576           ; 0          ; 0    ; 0            ; |LALU|operational_memory:MEM|RAM:KERN_MEM|altsyncram:ram|altsyncram_5ts2:auto_generated                    ; altsyncram_5ts2           ; work         ;
;                |decode_8la:decode3|                  ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |LALU|operational_memory:MEM|RAM:KERN_MEM|altsyncram:ram|altsyncram_5ts2:auto_generated|decode_8la:decode3 ; decode_8la                ; work         ;
;       |RAM:USER_MEM|                                 ; 8 (0)               ; 2 (0)                     ; 2097152           ; 0          ; 0    ; 0            ; |LALU|operational_memory:MEM|RAM:USER_MEM                                                                  ; RAM                       ; work         ;
;          |altsyncram:ram|                            ; 8 (0)               ; 2 (0)                     ; 2097152           ; 0          ; 0    ; 0            ; |LALU|operational_memory:MEM|RAM:USER_MEM|altsyncram:ram                                                   ; altsyncram                ; work         ;
;             |altsyncram_75r2:auto_generated|         ; 8 (0)               ; 2 (2)                     ; 2097152           ; 0          ; 0    ; 0            ; |LALU|operational_memory:MEM|RAM:USER_MEM|altsyncram:ram|altsyncram_75r2:auto_generated                    ; altsyncram_75r2           ; work         ;
;                |decode_dla:decode3|                  ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |LALU|operational_memory:MEM|RAM:USER_MEM|altsyncram:ram|altsyncram_75r2:auto_generated|decode_dla:decode3 ; decode_dla                ; work         ;
+------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------+---------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                  ;
+----------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+---------+------+
; Name                                                                                         ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF  ;
+----------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+---------+------+
; Keyboard:keyboard|RAM:buffer|altsyncram:ram|altsyncram_r1r2:auto_generated|ALTSYNCRAM        ; AUTO ; True Dual Port ; 4096         ; 18           ; 4096         ; 18           ; 73728   ; None ;
; RAM:STACK|altsyncram:ram|altsyncram_p1r2:auto_generated|ALTSYNCRAM                           ; AUTO ; True Dual Port ; 4096         ; 17           ; 4096         ; 17           ; 69632   ; None ;
; VGA:vga|RAM:vram|altsyncram:ram|altsyncram_j1r2:auto_generated|ALTSYNCRAM                    ; AUTO ; True Dual Port ; 2048         ; 56           ; 2048         ; 56           ; 114688  ; None ;
; operational_memory:MEM|RAM:KERN_MEM|altsyncram:ram|altsyncram_5ts2:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port ; 32768        ; 32           ; 32768        ; 32           ; 1048576 ; None ;
; operational_memory:MEM|RAM:USER_MEM|altsyncram:ram|altsyncram_75r2:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port ; 65536        ; 32           ; 65536        ; 32           ; 2097152 ; None ;
+----------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+---------+------+


+-----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary  ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Two Independent 18x18           ; 4           ;
; Total number of DSP blocks      ; 4           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 4           ;
+---------------------------------+-------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |LALU|Keyboard:keyboard|PS2_Controller:inst|s_ps2_transceiver                                                                                                                                                                                ;
+--------------------------------------------+--------------------------------------------+-------------------------------------------+---------------------------------------+------------------------------------+-------------------------------------------+
; Name                                       ; s_ps2_transceiver.PS2_STATE_3_END_TRANSFER ; s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT ; s_ps2_transceiver.PS2_STATE_1_DATA_IN ; s_ps2_transceiver.PS2_STATE_0_IDLE ; s_ps2_transceiver.PS2_STATE_4_END_DELAYED ;
+--------------------------------------------+--------------------------------------------+-------------------------------------------+---------------------------------------+------------------------------------+-------------------------------------------+
; s_ps2_transceiver.PS2_STATE_0_IDLE         ; 0                                          ; 0                                         ; 0                                     ; 0                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_1_DATA_IN      ; 0                                          ; 0                                         ; 1                                     ; 1                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT  ; 0                                          ; 1                                         ; 0                                     ; 1                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_3_END_TRANSFER ; 1                                          ; 0                                         ; 0                                     ; 1                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_4_END_DELAYED  ; 0                                          ; 0                                         ; 0                                     ; 1                                  ; 1                                         ;
+--------------------------------------------+--------------------------------------------+-------------------------------------------+---------------------------------------+------------------------------------+-------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |LALU|Keyboard:keyboard|PS2_Controller:inst|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter                                                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------------+--------------------------------------------------+------------------------------------------------+-----------------------------------------------+-------------------------------------------------+---------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------+
; Name                                                 ; s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR ; s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT ; s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT ; s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT ; s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA ; s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK ; s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION ; s_ps2_transmitter.PS2_STATE_0_IDLE ;
+------------------------------------------------------+--------------------------------------------------+------------------------------------------------+-----------------------------------------------+-------------------------------------------------+---------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------+
; s_ps2_transmitter.PS2_STATE_0_IDLE                   ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 0                                  ;
; s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 1                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK         ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 1                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA          ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 1                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT      ; 0                                                ; 0                                              ; 0                                             ; 1                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT        ; 0                                                ; 0                                              ; 1                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT       ; 0                                                ; 1                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR     ; 1                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
+------------------------------------------------------+--------------------------------------------------+------------------------------------------------+-----------------------------------------------+-------------------------------------------------+---------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |LALU|Keyboard:keyboard|PS2_Controller:inst|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver                                                                                                                           ;
+------------------------------------------+--------------------------------------+------------------------------------+------------------------------------------+---------------------------------+------------------------------------+
; Name                                     ; s_ps2_receiver.PS2_STATE_3_PARITY_IN ; s_ps2_receiver.PS2_STATE_2_DATA_IN ; s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA ; s_ps2_receiver.PS2_STATE_0_IDLE ; s_ps2_receiver.PS2_STATE_4_STOP_IN ;
+------------------------------------------+--------------------------------------+------------------------------------+------------------------------------------+---------------------------------+------------------------------------+
; s_ps2_receiver.PS2_STATE_0_IDLE          ; 0                                    ; 0                                  ; 0                                        ; 0                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA ; 0                                    ; 0                                  ; 1                                        ; 1                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_2_DATA_IN       ; 0                                    ; 1                                  ; 0                                        ; 1                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_3_PARITY_IN     ; 1                                    ; 0                                  ; 0                                        ; 1                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_4_STOP_IN       ; 0                                    ; 0                                  ; 0                                        ; 1                               ; 1                                  ;
+------------------------------------------+--------------------------------------+------------------------------------+------------------------------------------+---------------------------------+------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+
; Register name                                                                                       ; Reason for Removal                                                                                             ;
+-----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+
; Keyboard:keyboard|PS2_Controller:inst|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[1,2]    ; Merged with Keyboard:keyboard|PS2_Controller:inst|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[0]     ;
; Keyboard:keyboard|PS2_Controller:inst|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[4..8]   ; Merged with Keyboard:keyboard|PS2_Controller:inst|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[3]     ;
; operational_memory:MEM|RAM:USER_MEM|altsyncram:ram|altsyncram_75r2:auto_generated|address_reg_a[1]  ; Merged with operational_memory:MEM|RAM:KERN_MEM|altsyncram:ram|altsyncram_5ts2:auto_generated|address_reg_a[1] ;
; operational_memory:MEM|RAM:USER_MEM|altsyncram:ram|altsyncram_75r2:auto_generated|address_reg_a[0]  ; Merged with operational_memory:MEM|RAM:KERN_MEM|altsyncram:ram|altsyncram_5ts2:auto_generated|address_reg_a[0] ;
; operational_memory:MEM|RAM:USER_MEM|altsyncram:ram|altsyncram_75r2:auto_generated|address_reg_b[1]  ; Merged with operational_memory:MEM|RAM:KERN_MEM|altsyncram:ram|altsyncram_5ts2:auto_generated|address_reg_b[1] ;
; operational_memory:MEM|RAM:USER_MEM|altsyncram:ram|altsyncram_75r2:auto_generated|address_reg_b[0]  ; Merged with operational_memory:MEM|RAM:KERN_MEM|altsyncram:ram|altsyncram_5ts2:auto_generated|address_reg_b[0] ;
; Keyboard:keyboard|PS2_Controller:inst|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[3]      ; Stuck at GND due to stuck port data_in                                                                         ;
; Keyboard:keyboard|depressed[0]                                                                      ; Stuck at GND due to stuck port clock_enable                                                                    ;
; Keyboard:keyboard|PS2_Controller:inst|s_ps2_transceiver~2                                           ; Lost fanout                                                                                                    ;
; Keyboard:keyboard|PS2_Controller:inst|s_ps2_transceiver~3                                           ; Lost fanout                                                                                                    ;
; Keyboard:keyboard|PS2_Controller:inst|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter~2 ; Lost fanout                                                                                                    ;
; Keyboard:keyboard|PS2_Controller:inst|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter~3 ; Lost fanout                                                                                                    ;
; Keyboard:keyboard|PS2_Controller:inst|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter~4 ; Lost fanout                                                                                                    ;
; Keyboard:keyboard|PS2_Controller:inst|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver~2            ; Lost fanout                                                                                                    ;
; Keyboard:keyboard|PS2_Controller:inst|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver~3            ; Lost fanout                                                                                                    ;
; Total Number of Removed Registers = 20                                                              ;                                                                                                                ;
+-----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1704  ;
; Number of registers using Synchronous Clear  ; 178   ;
; Number of registers using Synchronous Load   ; 74    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1538  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; run                                    ; 44      ;
; operationMode                          ; 37      ;
; Total number of inverted registers = 2 ;         ;
+----------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |LALU|Keyboard:keyboard|PS2_Controller:inst|Altera_UP_PS2_Data_In:PS2_Data_In|received_data[2]                    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |LALU|expectedIP[0]                                                                                               ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |LALU|stackPointer[5]                                                                                             ;
; 3:1                ; 21 bits   ; 42 LEs        ; 0 LEs                ; 42 LEs                 ; Yes        ; |LALU|memAccessAddress_e[12]                                                                                      ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |LALU|VGA:vga|charX[0]                                                                                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |LALU|VGA:vga|charU[2]                                                                                            ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |LALU|VGA:vga|charY[3]                                                                                            ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |LALU|VGA:vga|charV[1]                                                                                            ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |LALU|Rs0_d[1]                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |LALU|funcID[1]                                                                                                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |LALU|Keyboard:keyboard|PS2_Controller:inst|Altera_UP_PS2_Data_In:PS2_Data_In|data_shift_reg[3]                   ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |LALU|Keyboard:keyboard|writeIdx[6]                                                                               ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |LALU|Rs2_d[3]                                                                                                    ;
; 4:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |LALU|jumpLoc[7]                                                                                                  ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |LALU|funcID[5]                                                                                                   ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |LALU|memAccessNumBitsAfter_e[2]                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |LALU|Keyboard:keyboard|PS2_Controller:inst|idle_counter[0]                                                       ;
; 4:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |LALU|Keyboard:keyboard|PS2_Controller:inst|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[8] ;
; 4:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |LALU|Keyboard:keyboard|PS2_Controller:inst|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[11]         ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |LALU|Keyboard:keyboard|PS2_Controller:inst|Altera_UP_PS2_Command_Out:PS2_Command_Out|cur_bit[1]                  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |LALU|Keyboard:keyboard|PS2_Controller:inst|Altera_UP_PS2_Data_In:PS2_Data_In|data_count[0]                       ;
; 4:1                ; 17 bits   ; 34 LEs        ; 0 LEs                ; 34 LEs                 ; Yes        ; |LALU|Keyboard:keyboard|PS2_Controller:inst|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[3]         ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |LALU|ShiftRight9                                                                                                 ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |LALU|ShiftRight10                                                                                                ;
; 4:1                ; 78 bits   ; 156 LEs       ; 156 LEs              ; 0 LEs                  ; No         ; |LALU|ShiftLeft9                                                                                                  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |LALU|ShiftRight10                                                                                                ;
; 4:1                ; 26 bits   ; 52 LEs        ; 52 LEs               ; 0 LEs                  ; No         ; |LALU|ShiftRight9                                                                                                 ;
; 4:1                ; 20 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |LALU|ShiftRight5                                                                                                 ;
; 4:1                ; 20 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |LALU|ShiftLeft9                                                                                                  ;
; 4:1                ; 38 bits   ; 76 LEs        ; 76 LEs               ; 0 LEs                  ; No         ; |LALU|ShiftRight9                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |LALU|ShiftRight9                                                                                                 ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |LALU|ShiftRight9                                                                                                 ;
; 4:1                ; 25 bits   ; 50 LEs        ; 50 LEs               ; 0 LEs                  ; No         ; |LALU|ShiftLeft10                                                                                                 ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |LALU|ShiftRight6                                                                                                 ;
; 4:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |LALU|ShiftLeft10                                                                                                 ;
; 4:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; No         ; |LALU|ShiftRight11                                                                                                ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |LALU|ShiftRight11                                                                                                ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |LALU|ShiftRight11                                                                                                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |LALU|ShiftRight8                                                                                                 ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |LALU|ShiftLeft8                                                                                                  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |LALU|ShiftLeft10                                                                                                 ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |LALU|ShiftRight6                                                                                                 ;
; 4:1                ; 61 bits   ; 122 LEs       ; 122 LEs              ; 0 LEs                  ; No         ; |LALU|ShiftLeft8                                                                                                  ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |LALU|ShiftLeft8                                                                                                  ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |LALU|ShiftLeft10                                                                                                 ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |LALU|ShiftLeft8                                                                                                  ;
; 3:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; No         ; |LALU|ShiftLeft8                                                                                                  ;
; 4:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; No         ; |LALU|ShiftRight9                                                                                                 ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |LALU|ShiftRight9                                                                                                 ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |LALU|ShiftRight9                                                                                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |LALU|finalResult_w[25]                                                                                           ;
; 4:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; No         ; |LALU|ShiftLeft7                                                                                                  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |LALU|ShiftLeft7                                                                                                  ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |LALU|ShiftLeft7                                                                                                  ;
; 4:1                ; 21 bits   ; 42 LEs        ; 42 LEs               ; 0 LEs                  ; No         ; |LALU|ShiftRight3                                                                                                 ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |LALU|ShiftLeft4                                                                                                  ;
; 4:1                ; 29 bits   ; 58 LEs        ; 58 LEs               ; 0 LEs                  ; No         ; |LALU|ShiftRight4                                                                                                 ;
; 4:1                ; 19 bits   ; 38 LEs        ; 38 LEs               ; 0 LEs                  ; No         ; |LALU|ShiftRight3                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |LALU|ShiftLeft4                                                                                                  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |LALU|ShiftRight4                                                                                                 ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |LALU|ShiftLeft4                                                                                                  ;
; 4:1                ; 51 bits   ; 102 LEs       ; 102 LEs              ; 0 LEs                  ; No         ; |LALU|ShiftLeft1                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |LALU|ShiftLeft5                                                                                                  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |LALU|ShiftRight0                                                                                                 ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |LALU|ShiftLeft0                                                                                                  ;
; 4:1                ; 54 bits   ; 108 LEs       ; 108 LEs              ; 0 LEs                  ; No         ; |LALU|ShiftLeft0                                                                                                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |LALU|ShiftRight4                                                                                                 ;
; 3:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |LALU|ShiftLeft4                                                                                                  ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |LALU|ShiftRight3                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |LALU|ShiftLeft3                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |LALU|ShiftLeft3                                                                                                  ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |LALU|ShiftRight4                                                                                                 ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |LALU|ShiftRight4                                                                                                 ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |LALU|ShiftRight2                                                                                                 ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |LALU|ShiftRight3                                                                                                 ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |LALU|ShiftRight3                                                                                                 ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |LALU|ShiftLeft5                                                                                                  ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |LALU|ShiftRight0                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |LALU|ShiftLeft3                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |LALU|ShiftLeft3                                                                                                  ;
; 3:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; No         ; |LALU|ShiftLeft4                                                                                                  ;
; 3:1                ; 20 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |LALU|ShiftLeft3                                                                                                  ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |LALU|ShiftLeft3                                                                                                  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |LALU|ShiftRight7                                                                                                 ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |LALU|ShiftRight7                                                                                                 ;
; 4:1                ; 54 bits   ; 108 LEs       ; 108 LEs              ; 0 LEs                  ; No         ; |LALU|ShiftLeft11                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |LALU|ShiftLeft7                                                                                                  ;
; 4:1                ; 23 bits   ; 46 LEs        ; 46 LEs               ; 0 LEs                  ; No         ; |LALU|ShiftRight11                                                                                                ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |LALU|ShiftLeft7                                                                                                  ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |LALU|ShiftRight11                                                                                                ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |LALU|ShiftRight7                                                                                                 ;
; 4:1                ; 39 bits   ; 78 LEs        ; 78 LEs               ; 0 LEs                  ; No         ; |LALU|ShiftLeft11                                                                                                 ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |LALU|ShiftRight11                                                                                                ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |LALU|ShiftRight11                                                                                                ;
; 4:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; No         ; |LALU|ShiftRight10                                                                                                ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |LALU|ShiftRight10                                                                                                ;
; 4:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; No         ; |LALU|ShiftRight10                                                                                                ;
; 4:1                ; 26 bits   ; 52 LEs        ; 52 LEs               ; 0 LEs                  ; No         ; |LALU|ShiftRight8                                                                                                 ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |LALU|ShiftLeft8                                                                                                  ;
; 4:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |LALU|ShiftRight8                                                                                                 ;
; 4:1                ; 27 bits   ; 54 LEs        ; 54 LEs               ; 0 LEs                  ; No         ; |LALU|ShiftRight4                                                                                                 ;
; 4:1                ; 27 bits   ; 54 LEs        ; 54 LEs               ; 0 LEs                  ; No         ; |LALU|ShiftLeft4                                                                                                  ;
; 4:1                ; 27 bits   ; 54 LEs        ; 54 LEs               ; 0 LEs                  ; No         ; |LALU|ShiftLeft5                                                                                                  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |LALU|Mux128                                                                                                      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |LALU|Mux128                                                                                                      ;
; 4:1                ; 50 bits   ; 100 LEs       ; 100 LEs              ; 0 LEs                  ; No         ; |LALU|ShiftLeft2                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |LALU|ShiftRight1                                                                                                 ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |LALU|ShiftRight1                                                                                                 ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |LALU|ShiftRight1                                                                                                 ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |LALU|ShiftRight1                                                                                                 ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |LALU|Keyboard:keyboard|packet[4]                                                                                 ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |LALU|ShiftRight0                                                                                                 ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |LALU|ShiftRight9                                                                                                 ;
; 5:1                ; 12 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |LALU|ShiftLeft6                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |LALU|finalResult_w[19]                                                                                           ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |LALU|finalResult_w[14]                                                                                           ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |LALU|finalResult_w[4]                                                                                            ;
; 5:1                ; 14 bits   ; 42 LEs        ; 42 LEs               ; 0 LEs                  ; No         ; |LALU|ShiftRight2                                                                                                 ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |LALU|ShiftRight3                                                                                                 ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |LALU|result_e                                                                                                    ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |LALU|ShiftLeft7                                                                                                  ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |LALU|result_e                                                                                                    ;
; 7:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |LALU|ShiftRight5                                                                                                 ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |LALU|ShiftRight9                                                                                                 ;
; 7:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |LALU|ShiftRight10                                                                                                ;
; 7:1                ; 9 bits    ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |LALU|ShiftLeft10                                                                                                 ;
; 7:1                ; 5 bits    ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |LALU|ShiftLeft4                                                                                                  ;
; 6:1                ; 10 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |LALU|ShiftLeft1                                                                                                  ;
; 5:1                ; 10 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |LALU|result_e                                                                                                    ;
; 7:1                ; 5 bits    ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |LALU|ShiftLeft11                                                                                                 ;
; 6:1                ; 24 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; No         ; |LALU|ShiftLeft2                                                                                                  ;
; 8:1                ; 4 bits    ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |LALU|ShiftLeft6                                                                                                  ;
; 8:1                ; 3 bits    ; 15 LEs        ; 15 LEs               ; 0 LEs                  ; No         ; |LALU|finalResult_w[3]                                                                                            ;
; 32:1               ; 31 bits   ; 651 LEs       ; 651 LEs              ; 0 LEs                  ; No         ; |LALU|Mux216                                                                                                      ;
; 8:1                ; 4 bits    ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |LALU|ShiftLeft1                                                                                                  ;
; 8:1                ; 24 bits   ; 120 LEs       ; 96 LEs               ; 24 LEs                 ; No         ; |LALU|ShiftLeft0                                                                                                  ;
; 33:1               ; 23 bits   ; 506 LEs       ; 506 LEs              ; 0 LEs                  ; No         ; |LALU|comb                                                                                                        ;
; 10:1               ; 2 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |LALU|ShiftRight6                                                                                                 ;
; 9:1                ; 3 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |LALU|ShiftLeft1                                                                                                  ;
; 9:1                ; 2 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |LALU|ShiftRight11                                                                                                ;
; 9:1                ; 7 bits    ; 42 LEs        ; 42 LEs               ; 0 LEs                  ; No         ; |LALU|ShiftRight1                                                                                                 ;
; 34:1               ; 32 bits   ; 704 LEs       ; 704 LEs              ; 0 LEs                  ; No         ; |LALU|memAccessInput[6]                                                                                           ;
; 34:1               ; 9 bits    ; 198 LEs       ; 198 LEs              ; 0 LEs                  ; No         ; |LALU|charWrCode[3]                                                                                               ;
; 11:1               ; 7 bits    ; 49 LEs        ; 42 LEs               ; 7 LEs                  ; No         ; |LALU|ShiftLeft0                                                                                                  ;
; 12:1               ; 32 bits   ; 256 LEs       ; 256 LEs              ; 0 LEs                  ; No         ; |LALU|operational_memory:MEM|fetchOutput[30]                                                                      ;
; 36:1               ; 27 bits   ; 648 LEs       ; 648 LEs              ; 0 LEs                  ; No         ; |LALU|Rs2[25]                                                                                                     ;
; 36:1               ; 5 bits    ; 120 LEs       ; 120 LEs              ; 0 LEs                  ; No         ; |LALU|charWrBgColor[4]                                                                                            ;
; 36:1               ; 27 bits   ; 648 LEs       ; 648 LEs              ; 0 LEs                  ; No         ; |LALU|Rs0[26]                                                                                                     ;
; 36:1               ; 5 bits    ; 120 LEs       ; 120 LEs              ; 0 LEs                  ; No         ; |LALU|charWrX[4]                                                                                                  ;
; 36:1               ; 27 bits   ; 648 LEs       ; 648 LEs              ; 0 LEs                  ; No         ; |LALU|charWrFgColor[18]                                                                                           ;
; 36:1               ; 5 bits    ; 120 LEs       ; 120 LEs              ; 0 LEs                  ; No         ; |LALU|charWrFgColor[0]                                                                                            ;
; 13:1               ; 32 bits   ; 256 LEs       ; 256 LEs              ; 0 LEs                  ; No         ; |LALU|memOutput[22]                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for operational_memory:MEM|RAM:USER_MEM|altsyncram:ram|altsyncram_75r2:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------+
; Assignment                      ; Value              ; From ; To                                         ;
+---------------------------------+--------------------+------+--------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                          ;
+---------------------------------+--------------------+------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for operational_memory:MEM|RAM:KERN_MEM|altsyncram:ram|altsyncram_5ts2:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------+
; Assignment                      ; Value              ; From ; To                                         ;
+---------------------------------+--------------------+------+--------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                          ;
+---------------------------------+--------------------+------+--------------------------------------------+


+--------------------------------------------------------------------------------+
; Source assignments for RAM:STACK|altsyncram:ram|altsyncram_p1r2:auto_generated ;
+---------------------------------+--------------------+------+------------------+
; Assignment                      ; Value              ; From ; To               ;
+---------------------------------+--------------------+------+------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                ;
+---------------------------------+--------------------+------+------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for Keyboard:keyboard|RAM:buffer|altsyncram:ram|altsyncram_r1r2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------+
; Assignment                      ; Value              ; From ; To                                  ;
+---------------------------------+--------------------+------+-------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                   ;
+---------------------------------+--------------------+------+-------------------------------------+


+---------------------------------------------------------------------------------------+
; Source assignments for VGA:vga|RAM:vram|altsyncram:ram|altsyncram_j1r2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------+
; Assignment                      ; Value              ; From ; To                      ;
+---------------------------------+--------------------+------+-------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                       ;
+---------------------------------+--------------------+------+-------------------------+


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: operational_memory:MEM|RAM:USER_MEM ;
+----------------+--------+--------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                   ;
+----------------+--------+--------------------------------------------------------+
; widthad        ; 16     ; Signed Integer                                         ;
; width          ; 32     ; Signed Integer                                         ;
; initfile       ; UNUSED ; String                                                 ;
+----------------+--------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: operational_memory:MEM|RAM:USER_MEM|altsyncram:ram ;
+------------------------------------+----------------------+-------------------------------------+
; Parameter Name                     ; Value                ; Type                                ;
+------------------------------------+----------------------+-------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                             ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                             ;
; WIDTH_A                            ; 32                   ; Signed Integer                      ;
; WIDTHAD_A                          ; 16                   ; Signed Integer                      ;
; NUMWORDS_A                         ; 65536                ; Signed Integer                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                             ;
; WIDTH_B                            ; 32                   ; Signed Integer                      ;
; WIDTHAD_B                          ; 16                   ; Signed Integer                      ;
; NUMWORDS_B                         ; 65536                ; Signed Integer                      ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                             ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                             ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                             ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                             ;
; CBXI_PARAMETER                     ; altsyncram_75r2      ; Untyped                             ;
+------------------------------------+----------------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: operational_memory:MEM|RAM:KERN_MEM ;
+----------------+---------+-------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                  ;
+----------------+---------+-------------------------------------------------------+
; widthad        ; 15      ; Signed Integer                                        ;
; width          ; 32      ; Signed Integer                                        ;
; initfile       ; RAM.mif ; String                                                ;
+----------------+---------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: operational_memory:MEM|RAM:KERN_MEM|altsyncram:ram ;
+------------------------------------+----------------------+-------------------------------------+
; Parameter Name                     ; Value                ; Type                                ;
+------------------------------------+----------------------+-------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                             ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                             ;
; WIDTH_A                            ; 32                   ; Signed Integer                      ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                      ;
; NUMWORDS_A                         ; 32768                ; Signed Integer                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                             ;
; WIDTH_B                            ; 32                   ; Signed Integer                      ;
; WIDTHAD_B                          ; 15                   ; Signed Integer                      ;
; NUMWORDS_B                         ; 32768                ; Signed Integer                      ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                             ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                             ;
; INIT_FILE                          ; RAM.mif              ; Untyped                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                             ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                             ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                             ;
; CBXI_PARAMETER                     ; altsyncram_5ts2      ; Untyped                             ;
+------------------------------------+----------------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAM:STACK ;
+----------------+--------+------------------------------+
; Parameter Name ; Value  ; Type                         ;
+----------------+--------+------------------------------+
; widthad        ; 12     ; Signed Integer               ;
; width          ; 17     ; Signed Integer               ;
; initfile       ; UNUSED ; String                       ;
+----------------+--------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAM:STACK|altsyncram:ram      ;
+------------------------------------+----------------------+----------------+
; Parameter Name                     ; Value                ; Type           ;
+------------------------------------+----------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped        ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped        ;
; WIDTH_A                            ; 17                   ; Signed Integer ;
; WIDTHAD_A                          ; 12                   ; Signed Integer ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped        ;
; WIDTH_B                            ; 17                   ; Signed Integer ;
; WIDTHAD_B                          ; 12                   ; Signed Integer ;
; NUMWORDS_B                         ; 4096                 ; Signed Integer ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped        ;
; BYTE_SIZE                          ; 8                    ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped        ;
; INIT_FILE                          ; UNUSED               ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped        ;
; ENABLE_ECC                         ; FALSE                ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_p1r2      ; Untyped        ;
+------------------------------------+----------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Keyboard:keyboard|PS2_Controller:inst ;
+------------------+-------+---------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                    ;
+------------------+-------+---------------------------------------------------------+
; INITIALIZE_MOUSE ; 0     ; Signed Integer                                          ;
+------------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Keyboard:keyboard|PS2_Controller:inst|Altera_UP_PS2_Command_Out:PS2_Command_Out ;
+------------------------------------+----------------------+------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                             ;
+------------------------------------+----------------------+------------------------------------------------------------------+
; CLOCK_CYCLES_FOR_101US             ; 5050                 ; Signed Integer                                                   ;
; NUMBER_OF_BITS_FOR_101US           ; 13                   ; Signed Integer                                                   ;
; COUNTER_INCREMENT_FOR_101US        ; 0000000000001        ; Unsigned Binary                                                  ;
; CLOCK_CYCLES_FOR_15MS              ; 750000               ; Signed Integer                                                   ;
; NUMBER_OF_BITS_FOR_15MS            ; 20                   ; Signed Integer                                                   ;
; COUNTER_INCREMENT_FOR_15MS         ; 00000000000000000001 ; Unsigned Binary                                                  ;
; CLOCK_CYCLES_FOR_2MS               ; 100000               ; Signed Integer                                                   ;
; NUMBER_OF_BITS_FOR_2MS             ; 17                   ; Signed Integer                                                   ;
; COUNTER_INCREMENT_FOR_2MS          ; 00000000000000001    ; Unsigned Binary                                                  ;
; PS2_STATE_0_IDLE                   ; 000                  ; Unsigned Binary                                                  ;
; PS2_STATE_1_INITIATE_COMMUNICATION ; 001                  ; Unsigned Binary                                                  ;
; PS2_STATE_2_WAIT_FOR_CLOCK         ; 010                  ; Unsigned Binary                                                  ;
; PS2_STATE_3_TRANSMIT_DATA          ; 011                  ; Unsigned Binary                                                  ;
; PS2_STATE_4_TRANSMIT_STOP_BIT      ; 100                  ; Unsigned Binary                                                  ;
; PS2_STATE_5_RECEIVE_ACK_BIT        ; 101                  ; Unsigned Binary                                                  ;
; PS2_STATE_6_COMMAND_WAS_SENT       ; 110                  ; Unsigned Binary                                                  ;
; PS2_STATE_7_TRANSMISSION_ERROR     ; 111                  ; Unsigned Binary                                                  ;
+------------------------------------+----------------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Keyboard:keyboard|RAM:buffer ;
+----------------+--------+-------------------------------------------------+
; Parameter Name ; Value  ; Type                                            ;
+----------------+--------+-------------------------------------------------+
; widthad        ; 12     ; Signed Integer                                  ;
; width          ; 18     ; Signed Integer                                  ;
; initfile       ; UNUSED ; String                                          ;
+----------------+--------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Keyboard:keyboard|RAM:buffer|altsyncram:ram ;
+------------------------------------+----------------------+------------------------------+
; Parameter Name                     ; Value                ; Type                         ;
+------------------------------------+----------------------+------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                      ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                      ;
; WIDTH_A                            ; 18                   ; Signed Integer               ;
; WIDTHAD_A                          ; 12                   ; Signed Integer               ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WIDTH_B                            ; 18                   ; Signed Integer               ;
; WIDTHAD_B                          ; 12                   ; Signed Integer               ;
; NUMWORDS_B                         ; 4096                 ; Signed Integer               ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                      ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                      ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                      ;
; CBXI_PARAMETER                     ; altsyncram_r1r2      ; Untyped                      ;
+------------------------------------+----------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA:vga|RAM:vram ;
+----------------+--------+-------------------------------------+
; Parameter Name ; Value  ; Type                                ;
+----------------+--------+-------------------------------------+
; widthad        ; 11     ; Signed Integer                      ;
; width          ; 56     ; Signed Integer                      ;
; initfile       ; UNUSED ; String                              ;
+----------------+--------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA:vga|RAM:vram|altsyncram:ram ;
+------------------------------------+----------------------+------------------+
; Parameter Name                     ; Value                ; Type             ;
+------------------------------------+----------------------+------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped          ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped          ;
; WIDTH_A                            ; 56                   ; Signed Integer   ;
; WIDTHAD_A                          ; 11                   ; Signed Integer   ;
; NUMWORDS_A                         ; 2048                 ; Signed Integer   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped          ;
; WIDTH_B                            ; 56                   ; Signed Integer   ;
; WIDTHAD_B                          ; 11                   ; Signed Integer   ;
; NUMWORDS_B                         ; 2048                 ; Signed Integer   ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped          ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped          ;
; BYTE_SIZE                          ; 8                    ; Untyped          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped          ;
; INIT_FILE                          ; UNUSED               ; Untyped          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped          ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped          ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped          ;
; ENABLE_ECC                         ; FALSE                ; Untyped          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped          ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped          ;
; CBXI_PARAMETER                     ; altsyncram_j1r2      ; Untyped          ;
+------------------------------------+----------------------+------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                               ;
+-------------------------------------------+----------------------------------------------------+
; Name                                      ; Value                                              ;
+-------------------------------------------+----------------------------------------------------+
; Number of entity instances                ; 5                                                  ;
; Entity Instance                           ; operational_memory:MEM|RAM:USER_MEM|altsyncram:ram ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                    ;
;     -- WIDTH_A                            ; 32                                                 ;
;     -- NUMWORDS_A                         ; 65536                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 32                                                 ;
;     -- NUMWORDS_B                         ; 65536                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                           ;
; Entity Instance                           ; operational_memory:MEM|RAM:KERN_MEM|altsyncram:ram ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                    ;
;     -- WIDTH_A                            ; 32                                                 ;
;     -- NUMWORDS_A                         ; 32768                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 32                                                 ;
;     -- NUMWORDS_B                         ; 32768                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                           ;
; Entity Instance                           ; RAM:STACK|altsyncram:ram                           ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                    ;
;     -- WIDTH_A                            ; 17                                                 ;
;     -- NUMWORDS_A                         ; 4096                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 17                                                 ;
;     -- NUMWORDS_B                         ; 4096                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                           ;
; Entity Instance                           ; Keyboard:keyboard|RAM:buffer|altsyncram:ram        ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                    ;
;     -- WIDTH_A                            ; 18                                                 ;
;     -- NUMWORDS_A                         ; 4096                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 18                                                 ;
;     -- NUMWORDS_B                         ; 4096                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                           ;
; Entity Instance                           ; VGA:vga|RAM:vram|altsyncram:ram                    ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                    ;
;     -- WIDTH_A                            ; 56                                                 ;
;     -- NUMWORDS_A                         ; 2048                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 56                                                 ;
;     -- NUMWORDS_B                         ; 2048                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                           ;
+-------------------------------------------+----------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA:vga|RAM:vram"                                                                                                                                                                        ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address_a ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (11 bits) it drives.  The 21 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; rden_a    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; q_a       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                              ;
; address_b ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (11 bits) it drives.  The 21 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; wren_b    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; data_b    ; Input  ; Warning  ; Input port expression (32 bits) is smaller than the input port (56 bits) it drives.  Extra input bit(s) "data_b[55..32]" will be connected to GND.                                  ;
; data_b    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; rden_b    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------+
; Port Connectivity Checks: "VGA:vga"          ;
+------------+-------+----------+--------------+
; Port       ; Type  ; Severity ; Details      ;
+------------+-------+----------+--------------+
; charWrY[4] ; Input ; Info     ; Stuck at GND ;
+------------+-------+----------+--------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "Keyboard:keyboard|RAM:buffer" ;
+--------+--------+----------+-----------------------------+
; Port   ; Type   ; Severity ; Details                     ;
+--------+--------+----------+-----------------------------+
; rden_a ; Input  ; Info     ; Stuck at GND                ;
; q_a    ; Output ; Info     ; Explicitly unconnected      ;
; wren_b ; Input  ; Info     ; Stuck at GND                ;
; data_b ; Input  ; Info     ; Stuck at GND                ;
; rden_b ; Input  ; Info     ; Stuck at VCC                ;
+--------+--------+----------+-----------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Keyboard:keyboard|PS2_Controller:inst"                                                                                                                                       ;
+-------------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                          ; Type   ; Severity ; Details                                                                                                                                             ;
+-------------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; the_command                   ; Input  ; Warning  ; Input port expression (3 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "the_command[7..3]" will be connected to GND. ;
; the_command                   ; Input  ; Info     ; Stuck at VCC                                                                                                                                        ;
; send_command                  ; Input  ; Info     ; Stuck at VCC                                                                                                                                        ;
; command_was_sent              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                            ;
; error_communication_timed_out ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                            ;
+-------------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "RAM:STACK"               ;
+--------+--------+----------+------------------------+
; Port   ; Type   ; Severity ; Details                ;
+--------+--------+----------+------------------------+
; rden_a ; Input  ; Info     ; Stuck at VCC           ;
; data_a ; Input  ; Info     ; Stuck at GND           ;
; wren_a ; Input  ; Info     ; Stuck at GND           ;
; rden_b ; Input  ; Info     ; Stuck at GND           ;
; q_b    ; Output ; Info     ; Explicitly unconnected ;
+--------+--------+----------+------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "operational_memory:MEM|RAM:KERN_MEM" ;
+--------+-------+----------+-------------------------------------+
; Port   ; Type  ; Severity ; Details                             ;
+--------+-------+----------+-------------------------------------+
; wren_a ; Input ; Info     ; Stuck at GND                        ;
; data_a ; Input ; Info     ; Stuck at GND                        ;
+--------+-------+----------+-------------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "operational_memory:MEM|RAM:USER_MEM" ;
+--------+-------+----------+-------------------------------------+
; Port   ; Type  ; Severity ; Details                             ;
+--------+-------+----------+-------------------------------------+
; wren_a ; Input ; Info     ; Stuck at GND                        ;
; data_a ; Input ; Info     ; Stuck at GND                        ;
+--------+-------+----------+-------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 1704                        ;
;     ENA               ; 1334                        ;
;     ENA SCLR          ; 130                         ;
;     ENA SCLR SLD      ; 5                           ;
;     ENA SLD           ; 69                          ;
;     SCLR              ; 43                          ;
;     plain             ; 123                         ;
; arriav_io_obuf        ; 2                           ;
; arriav_lcell_comb     ; 7398                        ;
;     arith             ; 509                         ;
;         0 data inputs ; 7                           ;
;         1 data inputs ; 315                         ;
;         2 data inputs ; 108                         ;
;         3 data inputs ; 11                          ;
;         4 data inputs ; 28                          ;
;         5 data inputs ; 40                          ;
;     extend            ; 168                         ;
;         7 data inputs ; 168                         ;
;     normal            ; 6707                        ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 8                           ;
;         2 data inputs ; 292                         ;
;         3 data inputs ; 530                         ;
;         4 data inputs ; 669                         ;
;         5 data inputs ; 891                         ;
;         6 data inputs ; 4315                        ;
;     shared            ; 14                          ;
;         0 data inputs ; 3                           ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 1                           ;
;         3 data inputs ; 8                           ;
;         4 data inputs ; 1                           ;
; arriav_mac            ; 4                           ;
; boundary_port         ; 33                          ;
; stratixv_ram_block    ; 475                         ;
;                       ;                             ;
; Max LUT depth         ; 28.00                       ;
; Average LUT depth     ; 17.04                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:50     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition
    Info: Processing started: Tue Jan 21 19:08:27 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off LALU -c LALU
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file src/lalu.v
    Info (12023): Found entity 1: LALU File: C:/Users/Malcolm/Documents/LALU 3.0/src/LALU.v Line: 89
Info (12021): Found 1 design units, including 1 entities, in source file src/peripherals/keyboard.v
    Info (12023): Found entity 1: Keyboard File: C:/Users/Malcolm/Documents/LALU 3.0/src/peripherals/Keyboard.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/peripherals/vga.v
    Info (12023): Found entity 1: VGA File: C:/Users/Malcolm/Documents/LALU 3.0/src/peripherals/VGA.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/memory/operational_memory.v
    Info (12023): Found entity 1: operational_memory File: C:/Users/Malcolm/Documents/LALU 3.0/src/memory/operational_memory.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/memory/ram.v
    Info (12023): Found entity 1: RAM File: C:/Users/Malcolm/Documents/LALU 3.0/src/memory/RAM.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file src/lib/ps2/altera_up_ps2_command_out.v
    Info (12023): Found entity 1: Altera_UP_PS2_Command_Out File: C:/Users/Malcolm/Documents/LALU 3.0/src/lib/ps2/Altera_UP_PS2_Command_Out.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file src/lib/ps2/altera_up_ps2_data_in.v
    Info (12023): Found entity 1: Altera_UP_PS2_Data_In File: C:/Users/Malcolm/Documents/LALU 3.0/src/lib/ps2/Altera_UP_PS2_Data_In.v Line: 10
Warning (10275): Verilog HDL Module Instantiation warning at PS2_Controller.v(267): ignored dangling comma in List of Port Connections File: C:/Users/Malcolm/Documents/LALU 3.0/src/lib/ps2/PS2_Controller.v Line: 267
Info (12021): Found 1 design units, including 1 entities, in source file src/lib/ps2/ps2_controller.v
    Info (12023): Found entity 1: PS2_Controller File: C:/Users/Malcolm/Documents/LALU 3.0/src/lib/ps2/PS2_Controller.v Line: 9
Info (12127): Elaborating entity "LALU" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at LALU.v(199): object "reg0" assigned a value but never read File: C:/Users/Malcolm/Documents/LALU 3.0/src/LALU.v Line: 199
Warning (10036): Verilog HDL or VHDL warning at LALU.v(200): object "reg1" assigned a value but never read File: C:/Users/Malcolm/Documents/LALU 3.0/src/LALU.v Line: 200
Warning (10036): Verilog HDL or VHDL warning at LALU.v(201): object "reg2" assigned a value but never read File: C:/Users/Malcolm/Documents/LALU 3.0/src/LALU.v Line: 201
Warning (10036): Verilog HDL or VHDL warning at LALU.v(202): object "reg3" assigned a value but never read File: C:/Users/Malcolm/Documents/LALU 3.0/src/LALU.v Line: 202
Warning (10036): Verilog HDL or VHDL warning at LALU.v(203): object "reg4" assigned a value but never read File: C:/Users/Malcolm/Documents/LALU 3.0/src/LALU.v Line: 203
Warning (10036): Verilog HDL or VHDL warning at LALU.v(204): object "reg5" assigned a value but never read File: C:/Users/Malcolm/Documents/LALU 3.0/src/LALU.v Line: 204
Warning (10036): Verilog HDL or VHDL warning at LALU.v(205): object "reg6" assigned a value but never read File: C:/Users/Malcolm/Documents/LALU 3.0/src/LALU.v Line: 205
Warning (10036): Verilog HDL or VHDL warning at LALU.v(206): object "reg7" assigned a value but never read File: C:/Users/Malcolm/Documents/LALU 3.0/src/LALU.v Line: 206
Warning (10036): Verilog HDL or VHDL warning at LALU.v(207): object "reg8" assigned a value but never read File: C:/Users/Malcolm/Documents/LALU 3.0/src/LALU.v Line: 207
Warning (10036): Verilog HDL or VHDL warning at LALU.v(208): object "reg9" assigned a value but never read File: C:/Users/Malcolm/Documents/LALU 3.0/src/LALU.v Line: 208
Warning (10036): Verilog HDL or VHDL warning at LALU.v(209): object "reg10" assigned a value but never read File: C:/Users/Malcolm/Documents/LALU 3.0/src/LALU.v Line: 209
Warning (10036): Verilog HDL or VHDL warning at LALU.v(210): object "reg11" assigned a value but never read File: C:/Users/Malcolm/Documents/LALU 3.0/src/LALU.v Line: 210
Warning (10036): Verilog HDL or VHDL warning at LALU.v(211): object "reg12" assigned a value but never read File: C:/Users/Malcolm/Documents/LALU 3.0/src/LALU.v Line: 211
Warning (10036): Verilog HDL or VHDL warning at LALU.v(212): object "reg13" assigned a value but never read File: C:/Users/Malcolm/Documents/LALU 3.0/src/LALU.v Line: 212
Warning (10036): Verilog HDL or VHDL warning at LALU.v(213): object "reg14" assigned a value but never read File: C:/Users/Malcolm/Documents/LALU 3.0/src/LALU.v Line: 213
Warning (10036): Verilog HDL or VHDL warning at LALU.v(214): object "reg15" assigned a value but never read File: C:/Users/Malcolm/Documents/LALU 3.0/src/LALU.v Line: 214
Warning (10036): Verilog HDL or VHDL warning at LALU.v(215): object "reg16" assigned a value but never read File: C:/Users/Malcolm/Documents/LALU 3.0/src/LALU.v Line: 215
Warning (10036): Verilog HDL or VHDL warning at LALU.v(216): object "reg17" assigned a value but never read File: C:/Users/Malcolm/Documents/LALU 3.0/src/LALU.v Line: 216
Warning (10036): Verilog HDL or VHDL warning at LALU.v(217): object "reg18" assigned a value but never read File: C:/Users/Malcolm/Documents/LALU 3.0/src/LALU.v Line: 217
Warning (10036): Verilog HDL or VHDL warning at LALU.v(218): object "reg19" assigned a value but never read File: C:/Users/Malcolm/Documents/LALU 3.0/src/LALU.v Line: 218
Warning (10036): Verilog HDL or VHDL warning at LALU.v(219): object "reg20" assigned a value but never read File: C:/Users/Malcolm/Documents/LALU 3.0/src/LALU.v Line: 219
Warning (10036): Verilog HDL or VHDL warning at LALU.v(220): object "reg21" assigned a value but never read File: C:/Users/Malcolm/Documents/LALU 3.0/src/LALU.v Line: 220
Warning (10036): Verilog HDL or VHDL warning at LALU.v(221): object "reg22" assigned a value but never read File: C:/Users/Malcolm/Documents/LALU 3.0/src/LALU.v Line: 221
Warning (10036): Verilog HDL or VHDL warning at LALU.v(222): object "reg23" assigned a value but never read File: C:/Users/Malcolm/Documents/LALU 3.0/src/LALU.v Line: 222
Warning (10036): Verilog HDL or VHDL warning at LALU.v(223): object "reg24" assigned a value but never read File: C:/Users/Malcolm/Documents/LALU 3.0/src/LALU.v Line: 223
Warning (10036): Verilog HDL or VHDL warning at LALU.v(224): object "reg25" assigned a value but never read File: C:/Users/Malcolm/Documents/LALU 3.0/src/LALU.v Line: 224
Warning (10036): Verilog HDL or VHDL warning at LALU.v(225): object "reg26" assigned a value but never read File: C:/Users/Malcolm/Documents/LALU 3.0/src/LALU.v Line: 225
Warning (10036): Verilog HDL or VHDL warning at LALU.v(226): object "reg27" assigned a value but never read File: C:/Users/Malcolm/Documents/LALU 3.0/src/LALU.v Line: 226
Warning (10036): Verilog HDL or VHDL warning at LALU.v(227): object "reg28" assigned a value but never read File: C:/Users/Malcolm/Documents/LALU 3.0/src/LALU.v Line: 227
Warning (10036): Verilog HDL or VHDL warning at LALU.v(228): object "reg29" assigned a value but never read File: C:/Users/Malcolm/Documents/LALU 3.0/src/LALU.v Line: 228
Warning (10036): Verilog HDL or VHDL warning at LALU.v(229): object "reg30" assigned a value but never read File: C:/Users/Malcolm/Documents/LALU 3.0/src/LALU.v Line: 229
Warning (10036): Verilog HDL or VHDL warning at LALU.v(230): object "reg31" assigned a value but never read File: C:/Users/Malcolm/Documents/LALU 3.0/src/LALU.v Line: 230
Warning (10036): Verilog HDL or VHDL warning at LALU.v(259): object "jumpPageLoc" assigned a value but never read File: C:/Users/Malcolm/Documents/LALU 3.0/src/LALU.v Line: 259
Warning (10036): Verilog HDL or VHDL warning at LALU.v(294): object "IP_m" assigned a value but never read File: C:/Users/Malcolm/Documents/LALU 3.0/src/LALU.v Line: 294
Warning (10230): Verilog HDL assignment warning at LALU.v(329): truncated value with size 32 to match size of target (16) File: C:/Users/Malcolm/Documents/LALU 3.0/src/LALU.v Line: 329
Warning (10230): Verilog HDL assignment warning at LALU.v(421): truncated value with size 32 to match size of target (12) File: C:/Users/Malcolm/Documents/LALU 3.0/src/LALU.v Line: 421
Warning (10230): Verilog HDL assignment warning at LALU.v(478): truncated value with size 32 to match size of target (8) File: C:/Users/Malcolm/Documents/LALU 3.0/src/LALU.v Line: 478
Warning (10230): Verilog HDL assignment warning at LALU.v(483): truncated value with size 32 to match size of target (24) File: C:/Users/Malcolm/Documents/LALU 3.0/src/LALU.v Line: 483
Warning (10230): Verilog HDL assignment warning at LALU.v(484): truncated value with size 32 to match size of target (24) File: C:/Users/Malcolm/Documents/LALU 3.0/src/LALU.v Line: 484
Warning (10230): Verilog HDL assignment warning at LALU.v(485): truncated value with size 32 to match size of target (8) File: C:/Users/Malcolm/Documents/LALU 3.0/src/LALU.v Line: 485
Warning (10230): Verilog HDL assignment warning at LALU.v(492): truncated value with size 32 to match size of target (16) File: C:/Users/Malcolm/Documents/LALU 3.0/src/LALU.v Line: 492
Warning (10230): Verilog HDL assignment warning at LALU.v(523): truncated value with size 33 to match size of target (32) File: C:/Users/Malcolm/Documents/LALU 3.0/src/LALU.v Line: 523
Warning (10230): Verilog HDL assignment warning at LALU.v(528): truncated value with size 33 to match size of target (32) File: C:/Users/Malcolm/Documents/LALU 3.0/src/LALU.v Line: 528
Warning (10230): Verilog HDL assignment warning at LALU.v(533): truncated value with size 33 to match size of target (32) File: C:/Users/Malcolm/Documents/LALU 3.0/src/LALU.v Line: 533
Warning (10230): Verilog HDL assignment warning at LALU.v(553): truncated value with size 32 to match size of target (1) File: C:/Users/Malcolm/Documents/LALU 3.0/src/LALU.v Line: 553
Warning (10230): Verilog HDL assignment warning at LALU.v(557): truncated value with size 32 to match size of target (1) File: C:/Users/Malcolm/Documents/LALU 3.0/src/LALU.v Line: 557
Warning (10230): Verilog HDL assignment warning at LALU.v(616): truncated value with size 64 to match size of target (32) File: C:/Users/Malcolm/Documents/LALU 3.0/src/LALU.v Line: 616
Warning (10230): Verilog HDL assignment warning at LALU.v(642): truncated value with size 17 to match size of target (16) File: C:/Users/Malcolm/Documents/LALU 3.0/src/LALU.v Line: 642
Warning (10230): Verilog HDL assignment warning at LALU.v(644): truncated value with size 32 to match size of target (12) File: C:/Users/Malcolm/Documents/LALU 3.0/src/LALU.v Line: 644
Warning (10230): Verilog HDL assignment warning at LALU.v(721): truncated value with size 33 to match size of target (32) File: C:/Users/Malcolm/Documents/LALU 3.0/src/LALU.v Line: 721
Warning (10230): Verilog HDL assignment warning at LALU.v(726): truncated value with size 33 to match size of target (32) File: C:/Users/Malcolm/Documents/LALU 3.0/src/LALU.v Line: 726
Warning (10027): Verilog HDL or VHDL warning at the LALU.v(731): index expression is not wide enough to address all of the elements in the array File: C:/Users/Malcolm/Documents/LALU 3.0/src/LALU.v Line: 731
Warning (10230): Verilog HDL assignment warning at LALU.v(736): truncated value with size 32 to match size of target (5) File: C:/Users/Malcolm/Documents/LALU 3.0/src/LALU.v Line: 736
Warning (10230): Verilog HDL assignment warning at LALU.v(737): truncated value with size 32 to match size of target (5) File: C:/Users/Malcolm/Documents/LALU 3.0/src/LALU.v Line: 737
Warning (10230): Verilog HDL assignment warning at LALU.v(756): truncated value with size 32 to match size of target (16) File: C:/Users/Malcolm/Documents/LALU 3.0/src/LALU.v Line: 756
Warning (10230): Verilog HDL assignment warning at LALU.v(758): truncated value with size 32 to match size of target (5) File: C:/Users/Malcolm/Documents/LALU 3.0/src/LALU.v Line: 758
Warning (10230): Verilog HDL assignment warning at LALU.v(759): truncated value with size 32 to match size of target (5) File: C:/Users/Malcolm/Documents/LALU 3.0/src/LALU.v Line: 759
Warning (10230): Verilog HDL assignment warning at LALU.v(770): truncated value with size 21 to match size of target (16) File: C:/Users/Malcolm/Documents/LALU 3.0/src/LALU.v Line: 770
Warning (10230): Verilog HDL assignment warning at LALU.v(772): truncated value with size 32 to match size of target (12) File: C:/Users/Malcolm/Documents/LALU 3.0/src/LALU.v Line: 772
Warning (10230): Verilog HDL assignment warning at LALU.v(775): truncated value with size 21 to match size of target (16) File: C:/Users/Malcolm/Documents/LALU 3.0/src/LALU.v Line: 775
Info (12128): Elaborating entity "operational_memory" for hierarchy "operational_memory:MEM" File: C:/Users/Malcolm/Documents/LALU 3.0/src/LALU.v Line: 117
Info (12128): Elaborating entity "RAM" for hierarchy "operational_memory:MEM|RAM:USER_MEM" File: C:/Users/Malcolm/Documents/LALU 3.0/src/memory/operational_memory.v Line: 28
Info (12128): Elaborating entity "altsyncram" for hierarchy "operational_memory:MEM|RAM:USER_MEM|altsyncram:ram" File: C:/Users/Malcolm/Documents/LALU 3.0/src/memory/RAM.v Line: 43
Info (12130): Elaborated megafunction instantiation "operational_memory:MEM|RAM:USER_MEM|altsyncram:ram" File: C:/Users/Malcolm/Documents/LALU 3.0/src/memory/RAM.v Line: 43
Info (12133): Instantiated megafunction "operational_memory:MEM|RAM:USER_MEM|altsyncram:ram" with the following parameter: File: C:/Users/Malcolm/Documents/LALU 3.0/src/memory/RAM.v Line: 43
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "65536"
    Info (12134): Parameter "numwords_b" = "65536"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "16"
    Info (12134): Parameter "widthad_b" = "16"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_75r2.tdf
    Info (12023): Found entity 1: altsyncram_75r2 File: C:/Users/Malcolm/Documents/LALU 3.0/db/altsyncram_75r2.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_75r2" for hierarchy "operational_memory:MEM|RAM:USER_MEM|altsyncram:ram|altsyncram_75r2:auto_generated" File: c:/altera/23.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dla.tdf
    Info (12023): Found entity 1: decode_dla File: C:/Users/Malcolm/Documents/LALU 3.0/db/decode_dla.tdf Line: 23
Info (12128): Elaborating entity "decode_dla" for hierarchy "operational_memory:MEM|RAM:USER_MEM|altsyncram:ram|altsyncram_75r2:auto_generated|decode_dla:decode2" File: C:/Users/Malcolm/Documents/LALU 3.0/db/altsyncram_75r2.tdf Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_ahb.tdf
    Info (12023): Found entity 1: mux_ahb File: C:/Users/Malcolm/Documents/LALU 3.0/db/mux_ahb.tdf Line: 23
Info (12128): Elaborating entity "mux_ahb" for hierarchy "operational_memory:MEM|RAM:USER_MEM|altsyncram:ram|altsyncram_75r2:auto_generated|mux_ahb:mux4" File: C:/Users/Malcolm/Documents/LALU 3.0/db/altsyncram_75r2.tdf Line: 51
Info (12128): Elaborating entity "RAM" for hierarchy "operational_memory:MEM|RAM:KERN_MEM" File: C:/Users/Malcolm/Documents/LALU 3.0/src/memory/operational_memory.v Line: 44
Info (12128): Elaborating entity "altsyncram" for hierarchy "operational_memory:MEM|RAM:KERN_MEM|altsyncram:ram" File: C:/Users/Malcolm/Documents/LALU 3.0/src/memory/RAM.v Line: 43
Info (12130): Elaborated megafunction instantiation "operational_memory:MEM|RAM:KERN_MEM|altsyncram:ram" File: C:/Users/Malcolm/Documents/LALU 3.0/src/memory/RAM.v Line: 43
Info (12133): Instantiated megafunction "operational_memory:MEM|RAM:KERN_MEM|altsyncram:ram" with the following parameter: File: C:/Users/Malcolm/Documents/LALU 3.0/src/memory/RAM.v Line: 43
    Info (12134): Parameter "init_file" = "RAM.mif"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "32768"
    Info (12134): Parameter "numwords_b" = "32768"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "widthad_b" = "15"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5ts2.tdf
    Info (12023): Found entity 1: altsyncram_5ts2 File: C:/Users/Malcolm/Documents/LALU 3.0/db/altsyncram_5ts2.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_5ts2" for hierarchy "operational_memory:MEM|RAM:KERN_MEM|altsyncram:ram|altsyncram_5ts2:auto_generated" File: c:/altera/23.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Critical Warning (127003): Can't find Memory Initialization File or Hexadecimal (Intel-Format) File C:/Users/Malcolm/Documents/LALU 3.0/RAM.mif -- setting all initial values to 0 File: C:/Users/Malcolm/Documents/LALU 3.0/src/memory/RAM.v Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_8la.tdf
    Info (12023): Found entity 1: decode_8la File: C:/Users/Malcolm/Documents/LALU 3.0/db/decode_8la.tdf Line: 23
Info (12128): Elaborating entity "decode_8la" for hierarchy "operational_memory:MEM|RAM:KERN_MEM|altsyncram:ram|altsyncram_5ts2:auto_generated|decode_8la:decode2" File: C:/Users/Malcolm/Documents/LALU 3.0/db/altsyncram_5ts2.tdf Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_5hb.tdf
    Info (12023): Found entity 1: mux_5hb File: C:/Users/Malcolm/Documents/LALU 3.0/db/mux_5hb.tdf Line: 23
Info (12128): Elaborating entity "mux_5hb" for hierarchy "operational_memory:MEM|RAM:KERN_MEM|altsyncram:ram|altsyncram_5ts2:auto_generated|mux_5hb:mux4" File: C:/Users/Malcolm/Documents/LALU 3.0/db/altsyncram_5ts2.tdf Line: 51
Info (12128): Elaborating entity "RAM" for hierarchy "RAM:STACK" File: C:/Users/Malcolm/Documents/LALU 3.0/src/LALU.v Line: 136
Info (12128): Elaborating entity "altsyncram" for hierarchy "RAM:STACK|altsyncram:ram" File: C:/Users/Malcolm/Documents/LALU 3.0/src/memory/RAM.v Line: 43
Info (12130): Elaborated megafunction instantiation "RAM:STACK|altsyncram:ram" File: C:/Users/Malcolm/Documents/LALU 3.0/src/memory/RAM.v Line: 43
Info (12133): Instantiated megafunction "RAM:STACK|altsyncram:ram" with the following parameter: File: C:/Users/Malcolm/Documents/LALU 3.0/src/memory/RAM.v Line: 43
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "numwords_b" = "4096"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "widthad_b" = "12"
    Info (12134): Parameter "width_a" = "17"
    Info (12134): Parameter "width_b" = "17"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_p1r2.tdf
    Info (12023): Found entity 1: altsyncram_p1r2 File: C:/Users/Malcolm/Documents/LALU 3.0/db/altsyncram_p1r2.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_p1r2" for hierarchy "RAM:STACK|altsyncram:ram|altsyncram_p1r2:auto_generated" File: c:/altera/23.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "Keyboard" for hierarchy "Keyboard:keyboard" File: C:/Users/Malcolm/Documents/LALU 3.0/src/LALU.v Line: 157
Warning (10855): Verilog HDL warning at Keyboard.v(17): initial value for variable depressed should be constant File: C:/Users/Malcolm/Documents/LALU 3.0/src/peripherals/Keyboard.v Line: 17
Warning (10230): Verilog HDL assignment warning at Keyboard.v(147): truncated value with size 32 to match size of target (7) File: C:/Users/Malcolm/Documents/LALU 3.0/src/peripherals/Keyboard.v Line: 147
Warning (10230): Verilog HDL assignment warning at Keyboard.v(162): truncated value with size 32 to match size of target (12) File: C:/Users/Malcolm/Documents/LALU 3.0/src/peripherals/Keyboard.v Line: 162
Warning (10230): Verilog HDL assignment warning at Keyboard.v(165): truncated value with size 32 to match size of target (12) File: C:/Users/Malcolm/Documents/LALU 3.0/src/peripherals/Keyboard.v Line: 165
Warning (10030): Net "codes.data_a" at Keyboard.v(15) has no driver or initial value, using a default initial value '0' File: C:/Users/Malcolm/Documents/LALU 3.0/src/peripherals/Keyboard.v Line: 15
Warning (10030): Net "codes.waddr_a" at Keyboard.v(15) has no driver or initial value, using a default initial value '0' File: C:/Users/Malcolm/Documents/LALU 3.0/src/peripherals/Keyboard.v Line: 15
Warning (10030): Net "codes_ex.data_a" at Keyboard.v(16) has no driver or initial value, using a default initial value '0' File: C:/Users/Malcolm/Documents/LALU 3.0/src/peripherals/Keyboard.v Line: 16
Warning (10030): Net "codes_ex.waddr_a" at Keyboard.v(16) has no driver or initial value, using a default initial value '0' File: C:/Users/Malcolm/Documents/LALU 3.0/src/peripherals/Keyboard.v Line: 16
Warning (10030): Net "codes.we_a" at Keyboard.v(15) has no driver or initial value, using a default initial value '0' File: C:/Users/Malcolm/Documents/LALU 3.0/src/peripherals/Keyboard.v Line: 15
Warning (10030): Net "codes_ex.we_a" at Keyboard.v(16) has no driver or initial value, using a default initial value '0' File: C:/Users/Malcolm/Documents/LALU 3.0/src/peripherals/Keyboard.v Line: 16
Info (12128): Elaborating entity "PS2_Controller" for hierarchy "Keyboard:keyboard|PS2_Controller:inst" File: C:/Users/Malcolm/Documents/LALU 3.0/src/peripherals/Keyboard.v Line: 138
Info (12128): Elaborating entity "Altera_UP_PS2_Data_In" for hierarchy "Keyboard:keyboard|PS2_Controller:inst|Altera_UP_PS2_Data_In:PS2_Data_In" File: C:/Users/Malcolm/Documents/LALU 3.0/src/lib/ps2/PS2_Controller.v Line: 247
Info (12128): Elaborating entity "Altera_UP_PS2_Command_Out" for hierarchy "Keyboard:keyboard|PS2_Controller:inst|Altera_UP_PS2_Command_Out:PS2_Command_Out" File: C:/Users/Malcolm/Documents/LALU 3.0/src/lib/ps2/PS2_Controller.v Line: 267
Info (12128): Elaborating entity "RAM" for hierarchy "Keyboard:keyboard|RAM:buffer" File: C:/Users/Malcolm/Documents/LALU 3.0/src/peripherals/Keyboard.v Line: 199
Info (12128): Elaborating entity "altsyncram" for hierarchy "Keyboard:keyboard|RAM:buffer|altsyncram:ram" File: C:/Users/Malcolm/Documents/LALU 3.0/src/memory/RAM.v Line: 43
Info (12130): Elaborated megafunction instantiation "Keyboard:keyboard|RAM:buffer|altsyncram:ram" File: C:/Users/Malcolm/Documents/LALU 3.0/src/memory/RAM.v Line: 43
Info (12133): Instantiated megafunction "Keyboard:keyboard|RAM:buffer|altsyncram:ram" with the following parameter: File: C:/Users/Malcolm/Documents/LALU 3.0/src/memory/RAM.v Line: 43
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "numwords_b" = "4096"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "widthad_b" = "12"
    Info (12134): Parameter "width_a" = "18"
    Info (12134): Parameter "width_b" = "18"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_r1r2.tdf
    Info (12023): Found entity 1: altsyncram_r1r2 File: C:/Users/Malcolm/Documents/LALU 3.0/db/altsyncram_r1r2.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_r1r2" for hierarchy "Keyboard:keyboard|RAM:buffer|altsyncram:ram|altsyncram_r1r2:auto_generated" File: c:/altera/23.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "VGA" for hierarchy "VGA:vga" File: C:/Users/Malcolm/Documents/LALU 3.0/src/LALU.v Line: 182
Warning (10230): Verilog HDL assignment warning at VGA.v(90): truncated value with size 32 to match size of target (10) File: C:/Users/Malcolm/Documents/LALU 3.0/src/peripherals/VGA.v Line: 90
Warning (10230): Verilog HDL assignment warning at VGA.v(96): truncated value with size 32 to match size of target (5) File: C:/Users/Malcolm/Documents/LALU 3.0/src/peripherals/VGA.v Line: 96
Warning (10230): Verilog HDL assignment warning at VGA.v(101): truncated value with size 32 to match size of target (5) File: C:/Users/Malcolm/Documents/LALU 3.0/src/peripherals/VGA.v Line: 101
Warning (10230): Verilog HDL assignment warning at VGA.v(108): truncated value with size 32 to match size of target (10) File: C:/Users/Malcolm/Documents/LALU 3.0/src/peripherals/VGA.v Line: 108
Warning (10230): Verilog HDL assignment warning at VGA.v(114): truncated value with size 32 to match size of target (6) File: C:/Users/Malcolm/Documents/LALU 3.0/src/peripherals/VGA.v Line: 114
Warning (10230): Verilog HDL assignment warning at VGA.v(119): truncated value with size 32 to match size of target (4) File: C:/Users/Malcolm/Documents/LALU 3.0/src/peripherals/VGA.v Line: 119
Warning (10030): Net "characters.data_a" at VGA.v(18) has no driver or initial value, using a default initial value '0' File: C:/Users/Malcolm/Documents/LALU 3.0/src/peripherals/VGA.v Line: 18
Warning (10030): Net "characters.waddr_a" at VGA.v(18) has no driver or initial value, using a default initial value '0' File: C:/Users/Malcolm/Documents/LALU 3.0/src/peripherals/VGA.v Line: 18
Warning (10030): Net "characters.we_a" at VGA.v(18) has no driver or initial value, using a default initial value '0' File: C:/Users/Malcolm/Documents/LALU 3.0/src/peripherals/VGA.v Line: 18
Info (12128): Elaborating entity "RAM" for hierarchy "VGA:vga|RAM:vram" File: C:/Users/Malcolm/Documents/LALU 3.0/src/peripherals/VGA.v Line: 140
Info (12128): Elaborating entity "altsyncram" for hierarchy "VGA:vga|RAM:vram|altsyncram:ram" File: C:/Users/Malcolm/Documents/LALU 3.0/src/memory/RAM.v Line: 43
Info (12130): Elaborated megafunction instantiation "VGA:vga|RAM:vram|altsyncram:ram" File: C:/Users/Malcolm/Documents/LALU 3.0/src/memory/RAM.v Line: 43
Info (12133): Instantiated megafunction "VGA:vga|RAM:vram|altsyncram:ram" with the following parameter: File: C:/Users/Malcolm/Documents/LALU 3.0/src/memory/RAM.v Line: 43
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "numwords_b" = "2048"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "widthad_b" = "11"
    Info (12134): Parameter "width_a" = "56"
    Info (12134): Parameter "width_b" = "56"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_j1r2.tdf
    Info (12023): Found entity 1: altsyncram_j1r2 File: C:/Users/Malcolm/Documents/LALU 3.0/db/altsyncram_j1r2.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_j1r2" for hierarchy "VGA:vga|RAM:vram|altsyncram:ram|altsyncram_j1r2:auto_generated" File: c:/altera/23.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (276014): Found 2 instances of uninferred RAM logic
    Info (276007): RAM logic "VGA:vga|characters" is uninferred due to asynchronous read logic File: C:/Users/Malcolm/Documents/LALU 3.0/src/peripherals/VGA.v Line: 18
    Info (276004): RAM logic "Keyboard:keyboard|codes_ex" is uninferred due to inappropriate RAM size File: C:/Users/Malcolm/Documents/LALU 3.0/src/peripherals/Keyboard.v Line: 16
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/Users/Malcolm/Documents/LALU 3.0/db/LALU.ram0_VGA_16719.hdl.mif" contains "don't care" values -- overwriting them with 0s
Critical Warning (127005): Memory depth (256) in the design file differs from memory depth (132) in the Memory Initialization File "C:/Users/Malcolm/Documents/LALU 3.0/db/LALU.ram0_Keyboard_a9448783.hdl.mif" -- setting initial value for remaining addresses to 0
Critical Warning (127005): Memory depth (128) in the design file differs from memory depth (126) in the Memory Initialization File "C:/Users/Malcolm/Documents/LALU 3.0/db/LALU.ram1_Keyboard_a9448783.hdl.mif" -- setting initial value for remaining addresses to 0
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "VGA_SYNC_N" is stuck at VCC File: C:/Users/Malcolm/Documents/LALU 3.0/src/LALU.v Line: 92
Info (286030): Timing-Driven Synthesis is running
Info (17049): 7 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/Malcolm/Documents/LALU 3.0/output_files/LALU.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 9204 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 1 input pins
    Info (21059): Implemented 30 output pins
    Info (21060): Implemented 2 bidirectional pins
    Info (21061): Implemented 8692 logic cells
    Info (21064): Implemented 475 RAM segments
    Info (21062): Implemented 4 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 88 warnings
    Info: Peak virtual memory: 4980 megabytes
    Info: Processing ended: Tue Jan 21 19:09:34 2025
    Info: Elapsed time: 00:01:07
    Info: Total CPU time (on all processors): 00:01:32


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Malcolm/Documents/LALU 3.0/output_files/LALU.map.smsg.


