// Seed: 3143305426
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  input wire id_16;
  input wire id_15;
  output wire id_14;
  input wire id_13;
  assign module_1.id_11 = 0;
  input wire id_12;
  inout wire id_11;
  output wire id_10;
  input wire id_9;
  output tri1 id_8;
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_8 = 1;
endmodule
module module_1 #(
    parameter id_11 = 32'd45,
    parameter id_7  = 32'd56
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    _id_7,
    id_8,
    id_9,
    id_10,
    _id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  inout wire id_16;
  output wire id_15;
  input wire id_14;
  input wire id_13;
  inout wire id_12;
  output wire _id_11;
  output wire id_10;
  output wire id_9;
  input wire id_8;
  input wire _id_7;
  inout wire id_6;
  input wire id_5;
  inout logic [7:0] id_4;
  output wire id_3;
  inout wire id_2;
  module_0 modCall_1 (
      id_2,
      id_12,
      id_1,
      id_6,
      id_2,
      id_9,
      id_12,
      id_15,
      id_13,
      id_16,
      id_12,
      id_2,
      id_16,
      id_15,
      id_13,
      id_14
  );
  inout wire id_1;
  logic [id_11 : id_7] id_17 = 1;
  assign id_17 = -1 ? 1 : "" ? -1 - -1 : id_4[1];
endmodule
