<profile>

<section name = "Vitis HLS Report for 'fmm_reduce_kernel'" level="0">
<item name = "Date">Sun Feb 22 21:56:56 2026
</item>
<item name = "Version">2025.1 (Build 6135595 on May 21 2025)</item>
<item name = "Project">ASIC</item>
<item name = "Solution">hls (Vivado IP Flow Target)</item>
<item name = "Product family">artix7</item>
<item name = "Target device">xc7a200t-fbg676-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 9.117 ns, 1.00 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_load_matrix_from_dram_fu_104">load_matrix_from_dram, ?, ?, ?, ?, ?, ?, no</column>
<column name="grp_greedy_potential_reduce_fu_132">greedy_potential_reduce, ?, ?, ?, ?, ?, ?, no</column>
<column name="grp_store_matrix_to_dram_fu_156">store_matrix_to_dram, ?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, -, -, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 11, 5046, 10103, -</column>
<column name="Memory">-, -, 128, 51200, -</column>
<column name="Multiplexer">-, -, 0, 287, -</column>
<column name="Register">-, -, 361, -, -</column>
<specialColumn name="Available">730, 740, 269200, 134600, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 1, 2, 45, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_greedy_potential_reduce_fu_132">greedy_potential_reduce, 0, 3, 4366, 8288, 0</column>
<column name="grp_load_matrix_from_dram_fu_104">load_matrix_from_dram, 0, 4, 334, 1095, 0</column>
<column name="grp_store_matrix_to_dram_fu_156">store_matrix_to_dram, 0, 4, 346, 720, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="M_e_0_U">M_e_0_RAM_1P_LUTRAM_1R1W, 0, 32, 12800, 0, 25600, 32, 1, 819200</column>
<column name="M_e_1_U">M_e_0_RAM_1P_LUTRAM_1R1W, 0, 32, 12800, 0, 25600, 32, 1, 819200</column>
<column name="M_e_2_U">M_e_0_RAM_1P_LUTRAM_1R1W, 0, 32, 12800, 0, 25600, 32, 1, 819200</column>
<column name="M_e_3_U">M_e_0_RAM_1P_LUTRAM_1R1W, 0, 32, 12800, 0, 25600, 32, 1, 819200</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="A_dram_o">9, 2, 32, 64</column>
<column name="M_e_0_address0">17, 4, 15, 60</column>
<column name="M_e_0_ce0">17, 4, 1, 4</column>
<column name="M_e_0_d0">13, 3, 32, 96</column>
<column name="M_e_0_we0">13, 3, 1, 3</column>
<column name="M_e_1_address0">17, 4, 15, 60</column>
<column name="M_e_1_ce0">17, 4, 1, 4</column>
<column name="M_e_1_d0">13, 3, 32, 96</column>
<column name="M_e_1_we0">13, 3, 1, 3</column>
<column name="M_e_2_address0">17, 4, 15, 60</column>
<column name="M_e_2_ce0">17, 4, 1, 4</column>
<column name="M_e_2_d0">13, 3, 32, 96</column>
<column name="M_e_2_we0">13, 3, 1, 3</column>
<column name="M_e_3_address0">17, 4, 15, 60</column>
<column name="M_e_3_ce0">17, 4, 1, 4</column>
<column name="M_e_3_d0">13, 3, 32, 96</column>
<column name="M_e_3_we0">13, 3, 1, 3</column>
<column name="M_t">9, 2, 32, 64</column>
<column name="ap_NS_fsm">29, 7, 1, 7</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="A_dram_o_reg">32, 0, 32, 0</column>
<column name="A_dram_read_reg_189">32, 0, 32, 0</column>
<column name="M_cols">32, 0, 32, 0</column>
<column name="M_rows">32, 0, 32, 0</column>
<column name="M_t">32, 0, 32, 0</column>
<column name="M_t_capacity">32, 0, 32, 0</column>
<column name="ap_CS_fsm">6, 0, 6, 0</column>
<column name="cols_read_reg_179">32, 0, 32, 0</column>
<column name="grp_greedy_potential_reduce_fu_132_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_load_matrix_from_dram_fu_104_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_store_matrix_to_dram_fu_156_ap_start_reg">1, 0, 1, 0</column>
<column name="k1_read_reg_199">32, 0, 32, 0</column>
<column name="k2_read_reg_194">32, 0, 32, 0</column>
<column name="rows_read_reg_184">32, 0, 32, 0</column>
<column name="t_capacity_read_reg_174">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, fmm_reduce_kernel, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, fmm_reduce_kernel, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, fmm_reduce_kernel, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, fmm_reduce_kernel, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, fmm_reduce_kernel, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, fmm_reduce_kernel, return value</column>
<column name="A_dram_i">in, 32, ap_none, A_dram, pointer</column>
<column name="A_dram_o">out, 32, ap_none, A_dram, pointer</column>
<column name="rows">in, 32, ap_none, rows, scalar</column>
<column name="cols">in, 32, ap_none, cols, scalar</column>
<column name="t_capacity">in, 32, ap_none, t_capacity, scalar</column>
<column name="k1">in, 32, ap_none, k1, scalar</column>
<column name="k2">in, 32, ap_none, k2, scalar</column>
</table>
</item>
</section>
</profile>
