
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={0,rS,cc,0,0,rD,0,1}                   Premise(F2)
	S3= GPR[rS]=a                                               Premise(F3)

IF	S4= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S5= PC.Out=addr                                             PC-Out(S1)
	S6= A_MEM.Out=>A_DMMU1.In                                   Premise(F4)
	S7= A_DMMU1.Out=>A_DMMU2.In                                 Premise(F5)
	S8= FU.OutID1=>A_EX.In                                      Premise(F6)
	S9= A_EX.Out=>A_MEM.In                                      Premise(F7)
	S10= A_DMMU2.Out=>A_WB.In                                   Premise(F8)
	S11= A_MEM.Out=>A_WB.In                                     Premise(F9)
	S12= IR_EX.Out20_18=>CP1.cc                                 Premise(F10)
	S13= IR_EX.Out16=>CP1.tf                                    Premise(F11)
	S14= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit                Premise(F12)
	S15= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                    Premise(F13)
	S16= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit                Premise(F14)
	S17= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                    Premise(F15)
	S18= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit              Premise(F16)
	S19= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                  Premise(F17)
	S20= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit              Premise(F18)
	S21= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                  Premise(F19)
	S22= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                    Premise(F20)
	S23= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                        Premise(F21)
	S24= FU.Bub_ID=>CU_ID.Bub                                   Premise(F22)
	S25= FU.Halt_ID=>CU_ID.Halt                                 Premise(F23)
	S26= CU_ID.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F24)
	S27= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F25)
	S28= CU_ID.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F26)
	S29= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F27)
	S30= FU.Bub_IF=>CU_IF.Bub                                   Premise(F28)
	S31= FU.Halt_IF=>CU_IF.Halt                                 Premise(F29)
	S32= ICache.Hit=>CU_IF.ICacheHit                            Premise(F30)
	S33= IMMU.Hit=>CU_IF.IMMUHit                                Premise(F31)
	S34= FU.Bub_IMMU=>CU_IMMU.Bub                               Premise(F32)
	S35= FU.Halt_IMMU=>CU_IMMU.Halt                             Premise(F33)
	S36= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F34)
	S37= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F35)
	S38= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                   Premise(F36)
	S39= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                       Premise(F37)
	S40= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                 Premise(F38)
	S41= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                   Premise(F39)
	S42= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                     Premise(F40)
	S43= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                       Premise(F41)
	S44= ConditionReg_WB.Out=>CU_WB.fp                          Premise(F42)
	S45= ConditionReg_MEM.Out=>ConditionReg_DMMU1.In            Premise(F43)
	S46= ConditionReg_DMMU1.Out=>ConditionReg_DMMU2.In          Premise(F44)
	S47= CP1.fp=>ConditionReg_MEM.In                            Premise(F45)
	S48= ConditionReg_DMMU2.Out=>ConditionReg_WB.In             Premise(F46)
	S49= ConditionReg_MEM.Out=>ConditionReg_WB.In               Premise(F47)
	S50= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                   Premise(F48)
	S51= ICache.Hit=>FU.ICacheHit                               Premise(F49)
	S52= IR_DMMU1.Out=>FU.IR_DMMU1                              Premise(F50)
	S53= IR_DMMU2.Out=>FU.IR_DMMU2                              Premise(F51)
	S54= IR_EX.Out=>FU.IR_EX                                    Premise(F52)
	S55= IR_ID.Out=>FU.IR_ID                                    Premise(F53)
	S56= IR_IMMU.Out=>FU.IR_IMMU                                Premise(F54)
	S57= IR_MEM.Out=>FU.IR_MEM                                  Premise(F55)
	S58= IR_WB.Out=>FU.IR_WB                                    Premise(F56)
	S59= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                     Premise(F57)
	S60= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                     Premise(F58)
	S61= IR_EX.Out15_11=>FU.InEX_WReg                           Premise(F59)
	S62= GPR.Rdata1=>FU.InID1                                   Premise(F60)
	S63= IR_ID.Out25_21=>FU.InID1_RReg                          Premise(F61)
	S64= IR_MEM.Out15_11=>FU.InMEM_WReg                         Premise(F62)
	S65= A_WB.Out=>FU.InWB                                      Premise(F63)
	S66= IR_WB.Out15_11=>FU.InWB_WReg                           Premise(F64)
	S67= IR_ID.Out25_21=>GPR.RReg1                              Premise(F65)
	S68= A_WB.Out=>GPR.WData                                    Premise(F66)
	S69= IR_WB.Out15_11=>GPR.WReg                               Premise(F67)
	S70= IMMU.Addr=>IAddrReg.In                                 Premise(F68)
	S71= PC.Out=>ICache.IEA                                     Premise(F69)
	S72= ICache.IEA=addr                                        Path(S5,S71)
	S73= ICache.Hit=ICacheHit(addr)                             ICache-Search(S72)
	S74= CU_IF.ICacheHit=ICacheHit(addr)                        Path(S73,S32)
	S75= FU.ICacheHit=ICacheHit(addr)                           Path(S73,S51)
	S76= PC.Out=>ICache.IEA                                     Premise(F70)
	S77= IMem.MEM8WordOut=>ICache.WData                         Premise(F71)
	S78= ICache.Out=>ICacheReg.In                               Premise(F72)
	S79= PC.Out=>IMMU.IEA                                       Premise(F73)
	S80= IMMU.IEA=addr                                          Path(S5,S79)
	S81= CP0.ASID=>IMMU.PID                                     Premise(F74)
	S82= IMMU.PID=pid                                           Path(S4,S81)
	S83= IMMU.Addr={pid,addr}                                   IMMU-Search(S82,S80)
	S84= IAddrReg.In={pid,addr}                                 Path(S83,S70)
	S85= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S82,S80)
	S86= CU_IF.IMMUHit=IMMUHit(pid,addr)                        Path(S85,S33)
	S87= IAddrReg.Out=>IMem.RAddr                               Premise(F75)
	S88= ICacheReg.Out=>IRMux.CacheData                         Premise(F76)
	S89= CU_IMMU.ICacheHit=>IRMux.CacheSel                      Premise(F77)
	S90= IMem.Out=>IRMux.MemData                                Premise(F78)
	S91= CU_IMMU.IMMUHit=>IRMux.MemSel                          Premise(F79)
	S92= IR_MEM.Out=>IR_DMMU1.In                                Premise(F80)
	S93= IR_DMMU1.Out=>IR_DMMU2.In                              Premise(F81)
	S94= IR_ID.Out=>IR_EX.In                                    Premise(F82)
	S95= ICache.Out=>IR_ID.In                                   Premise(F83)
	S96= IRMux.Out=>IR_ID.In                                    Premise(F84)
	S97= ICache.Out=>IR_IMMU.In                                 Premise(F85)
	S98= IR_EX.Out=>IR_MEM.In                                   Premise(F86)
	S99= IR_DMMU2.Out=>IR_WB.In                                 Premise(F87)
	S100= IR_MEM.Out=>IR_WB.In                                  Premise(F88)
	S101= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F89)
	S102= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F90)
	S103= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F91)
	S104= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F92)
	S105= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F93)
	S106= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F94)
	S107= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F95)
	S108= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F96)
	S109= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F97)
	S110= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F98)
	S111= IR_EX.Out31_26=>CU_EX.Op                              Premise(F99)
	S112= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F100)
	S113= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F101)
	S114= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F102)
	S115= IR_ID.Out31_26=>CU_ID.Op                              Premise(F103)
	S116= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F104)
	S117= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F105)
	S118= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F106)
	S119= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F107)
	S120= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F108)
	S121= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F109)
	S122= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F110)
	S123= IR_WB.Out31_26=>CU_WB.Op                              Premise(F111)
	S124= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F112)
	S125= CtrlA_MEM=0                                           Premise(F113)
	S126= CtrlA_DMMU1=0                                         Premise(F114)
	S127= CtrlA_DMMU2=0                                         Premise(F115)
	S128= CtrlA_EX=0                                            Premise(F116)
	S129= CtrlA_WB=0                                            Premise(F117)
	S130= CtrlIR_EX=0                                           Premise(F118)
	S131= CtrlCP1=0                                             Premise(F119)
	S132= CtrlICache=0                                          Premise(F120)
	S133= CtrlIMMU=0                                            Premise(F121)
	S134= CtrlConditionReg_WB=0                                 Premise(F122)
	S135= CtrlConditionReg_MEM=0                                Premise(F123)
	S136= CtrlConditionReg_DMMU1=0                              Premise(F124)
	S137= CtrlConditionReg_DMMU2=0                              Premise(F125)
	S138= CtrlIR_DMMU1=0                                        Premise(F126)
	S139= CtrlIR_DMMU2=0                                        Premise(F127)
	S140= CtrlIR_ID=0                                           Premise(F128)
	S141= CtrlIR_IMMU=1                                         Premise(F129)
	S142= CtrlIR_MEM=0                                          Premise(F130)
	S143= CtrlIR_WB=0                                           Premise(F131)
	S144= CtrlGPR=0                                             Premise(F132)
	S145= GPR[rS]=a                                             GPR-Hold(S3,S144)
	S146= CtrlIAddrReg=1                                        Premise(F133)
	S147= [IAddrReg]={pid,addr}                                 IAddrReg-Write(S84,S146)
	S148= CtrlPC=0                                              Premise(F134)
	S149= CtrlPCInc=0                                           Premise(F135)
	S150= PC[Out]=addr                                          PC-Hold(S1,S148,S149)
	S151= CtrlIMem=0                                            Premise(F136)
	S152= IMem[{pid,addr}]={0,rS,cc,0,0,rD,0,1}                 IMem-Hold(S2,S151)
	S153= CtrlICacheReg=1                                       Premise(F137)
	S154= CtrlASIDIn=0                                          Premise(F138)
	S155= CtrlCP0=0                                             Premise(F139)
	S156= CP0[ASID]=pid                                         CP0-Hold(S0,S155)
	S157= CtrlEPCIn=0                                           Premise(F140)
	S158= CtrlExCodeIn=0                                        Premise(F141)
	S159= CtrlIRMux=0                                           Premise(F142)

IMMU	S160= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S147)
	S161= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S147)
	S162= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S147)
	S163= PC.Out=addr                                           PC-Out(S150)
	S164= CP0.ASID=pid                                          CP0-Read-ASID(S156)
	S165= A_MEM.Out=>A_DMMU1.In                                 Premise(F143)
	S166= A_DMMU1.Out=>A_DMMU2.In                               Premise(F144)
	S167= FU.OutID1=>A_EX.In                                    Premise(F145)
	S168= A_EX.Out=>A_MEM.In                                    Premise(F146)
	S169= A_DMMU2.Out=>A_WB.In                                  Premise(F147)
	S170= A_MEM.Out=>A_WB.In                                    Premise(F148)
	S171= IR_EX.Out20_18=>CP1.cc                                Premise(F149)
	S172= IR_EX.Out16=>CP1.tf                                   Premise(F150)
	S173= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F151)
	S174= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F152)
	S175= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F153)
	S176= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F154)
	S177= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F155)
	S178= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F156)
	S179= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F157)
	S180= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F158)
	S181= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F159)
	S182= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F160)
	S183= FU.Bub_ID=>CU_ID.Bub                                  Premise(F161)
	S184= FU.Halt_ID=>CU_ID.Halt                                Premise(F162)
	S185= CU_ID.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F163)
	S186= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F164)
	S187= CU_ID.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F165)
	S188= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F166)
	S189= FU.Bub_IF=>CU_IF.Bub                                  Premise(F167)
	S190= FU.Halt_IF=>CU_IF.Halt                                Premise(F168)
	S191= ICache.Hit=>CU_IF.ICacheHit                           Premise(F169)
	S192= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F170)
	S193= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F171)
	S194= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F172)
	S195= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F173)
	S196= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F174)
	S197= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F175)
	S198= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F176)
	S199= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F177)
	S200= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F178)
	S201= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F179)
	S202= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F180)
	S203= ConditionReg_WB.Out=>CU_WB.fp                         Premise(F181)
	S204= ConditionReg_MEM.Out=>ConditionReg_DMMU1.In           Premise(F182)
	S205= ConditionReg_DMMU1.Out=>ConditionReg_DMMU2.In         Premise(F183)
	S206= CP1.fp=>ConditionReg_MEM.In                           Premise(F184)
	S207= ConditionReg_DMMU2.Out=>ConditionReg_WB.In            Premise(F185)
	S208= ConditionReg_MEM.Out=>ConditionReg_WB.In              Premise(F186)
	S209= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F187)
	S210= ICache.Hit=>FU.ICacheHit                              Premise(F188)
	S211= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F189)
	S212= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F190)
	S213= IR_EX.Out=>FU.IR_EX                                   Premise(F191)
	S214= IR_ID.Out=>FU.IR_ID                                   Premise(F192)
	S215= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F193)
	S216= IR_MEM.Out=>FU.IR_MEM                                 Premise(F194)
	S217= IR_WB.Out=>FU.IR_WB                                   Premise(F195)
	S218= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                    Premise(F196)
	S219= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                    Premise(F197)
	S220= IR_EX.Out15_11=>FU.InEX_WReg                          Premise(F198)
	S221= GPR.Rdata1=>FU.InID1                                  Premise(F199)
	S222= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F200)
	S223= IR_MEM.Out15_11=>FU.InMEM_WReg                        Premise(F201)
	S224= A_WB.Out=>FU.InWB                                     Premise(F202)
	S225= IR_WB.Out15_11=>FU.InWB_WReg                          Premise(F203)
	S226= IR_ID.Out25_21=>GPR.RReg1                             Premise(F204)
	S227= A_WB.Out=>GPR.WData                                   Premise(F205)
	S228= IR_WB.Out15_11=>GPR.WReg                              Premise(F206)
	S229= IMMU.Addr=>IAddrReg.In                                Premise(F207)
	S230= PC.Out=>ICache.IEA                                    Premise(F208)
	S231= ICache.IEA=addr                                       Path(S163,S230)
	S232= ICache.Hit=ICacheHit(addr)                            ICache-Search(S231)
	S233= CU_IF.ICacheHit=ICacheHit(addr)                       Path(S232,S191)
	S234= FU.ICacheHit=ICacheHit(addr)                          Path(S232,S210)
	S235= PC.Out=>ICache.IEA                                    Premise(F209)
	S236= IMem.MEM8WordOut=>ICache.WData                        Premise(F210)
	S237= ICache.Out=>ICacheReg.In                              Premise(F211)
	S238= PC.Out=>IMMU.IEA                                      Premise(F212)
	S239= IMMU.IEA=addr                                         Path(S163,S238)
	S240= CP0.ASID=>IMMU.PID                                    Premise(F213)
	S241= IMMU.PID=pid                                          Path(S164,S240)
	S242= IMMU.Addr={pid,addr}                                  IMMU-Search(S241,S239)
	S243= IAddrReg.In={pid,addr}                                Path(S242,S229)
	S244= IMMU.Hit=IMMUHit(pid,addr)                            IMMU-Search(S241,S239)
	S245= CU_IF.IMMUHit=IMMUHit(pid,addr)                       Path(S244,S192)
	S246= IAddrReg.Out=>IMem.RAddr                              Premise(F214)
	S247= IMem.RAddr={pid,addr}                                 Path(S160,S246)
	S248= IMem.Out={0,rS,cc,0,0,rD,0,1}                         IMem-Read(S247,S152)
	S249= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S247,S152)
	S250= ICache.WData=IMemGet8Word({pid,addr})                 Path(S249,S236)
	S251= ICacheReg.Out=>IRMux.CacheData                        Premise(F215)
	S252= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F216)
	S253= IMem.Out=>IRMux.MemData                               Premise(F217)
	S254= IRMux.MemData={0,rS,cc,0,0,rD,0,1}                    Path(S248,S253)
	S255= IRMux.Out={0,rS,cc,0,0,rD,0,1}                        IRMux-Select2(S254)
	S256= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F218)
	S257= IR_MEM.Out=>IR_DMMU1.In                               Premise(F219)
	S258= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F220)
	S259= IR_ID.Out=>IR_EX.In                                   Premise(F221)
	S260= ICache.Out=>IR_ID.In                                  Premise(F222)
	S261= IRMux.Out=>IR_ID.In                                   Premise(F223)
	S262= IR_ID.In={0,rS,cc,0,0,rD,0,1}                         Path(S255,S261)
	S263= ICache.Out=>IR_IMMU.In                                Premise(F224)
	S264= IR_EX.Out=>IR_MEM.In                                  Premise(F225)
	S265= IR_DMMU2.Out=>IR_WB.In                                Premise(F226)
	S266= IR_MEM.Out=>IR_WB.In                                  Premise(F227)
	S267= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F228)
	S268= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F229)
	S269= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F230)
	S270= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F231)
	S271= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F232)
	S272= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F233)
	S273= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F234)
	S274= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F235)
	S275= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F236)
	S276= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F237)
	S277= IR_EX.Out31_26=>CU_EX.Op                              Premise(F238)
	S278= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F239)
	S279= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F240)
	S280= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F241)
	S281= IR_ID.Out31_26=>CU_ID.Op                              Premise(F242)
	S282= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F243)
	S283= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F244)
	S284= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F245)
	S285= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F246)
	S286= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F247)
	S287= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F248)
	S288= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F249)
	S289= IR_WB.Out31_26=>CU_WB.Op                              Premise(F250)
	S290= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F251)
	S291= CtrlA_MEM=0                                           Premise(F252)
	S292= CtrlA_DMMU1=0                                         Premise(F253)
	S293= CtrlA_DMMU2=0                                         Premise(F254)
	S294= CtrlA_EX=0                                            Premise(F255)
	S295= CtrlA_WB=0                                            Premise(F256)
	S296= CtrlIR_EX=0                                           Premise(F257)
	S297= CtrlCP1=0                                             Premise(F258)
	S298= CtrlICache=1                                          Premise(F259)
	S299= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Write(S231,S250,S298)
	S300= CtrlIMMU=0                                            Premise(F260)
	S301= CtrlConditionReg_WB=0                                 Premise(F261)
	S302= CtrlConditionReg_MEM=0                                Premise(F262)
	S303= CtrlConditionReg_DMMU1=0                              Premise(F263)
	S304= CtrlConditionReg_DMMU2=0                              Premise(F264)
	S305= CtrlIR_DMMU1=0                                        Premise(F265)
	S306= CtrlIR_DMMU2=0                                        Premise(F266)
	S307= CtrlIR_ID=1                                           Premise(F267)
	S308= [IR_ID]={0,rS,cc,0,0,rD,0,1}                          IR_ID-Write(S262,S307)
	S309= CtrlIR_IMMU=0                                         Premise(F268)
	S310= CtrlIR_MEM=0                                          Premise(F269)
	S311= CtrlIR_WB=0                                           Premise(F270)
	S312= CtrlGPR=0                                             Premise(F271)
	S313= GPR[rS]=a                                             GPR-Hold(S145,S312)
	S314= CtrlIAddrReg=0                                        Premise(F272)
	S315= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S147,S314)
	S316= CtrlPC=0                                              Premise(F273)
	S317= CtrlPCInc=1                                           Premise(F274)
	S318= PC[Out]=addr+4                                        PC-Inc(S150,S316,S317)
	S319= PC[CIA]=addr                                          PC-Inc(S150,S316,S317)
	S320= CtrlIMem=0                                            Premise(F275)
	S321= IMem[{pid,addr}]={0,rS,cc,0,0,rD,0,1}                 IMem-Hold(S152,S320)
	S322= CtrlICacheReg=0                                       Premise(F276)
	S323= CtrlASIDIn=0                                          Premise(F277)
	S324= CtrlCP0=0                                             Premise(F278)
	S325= CP0[ASID]=pid                                         CP0-Hold(S156,S324)
	S326= CtrlEPCIn=0                                           Premise(F279)
	S327= CtrlExCodeIn=0                                        Premise(F280)
	S328= CtrlIRMux=0                                           Premise(F281)

ID	S329= IR_ID.Out={0,rS,cc,0,0,rD,0,1}                        IR-Out(S308)
	S330= IR_ID.Out31_26=0                                      IR-Out(S308)
	S331= IR_ID.Out25_21=rS                                     IR-Out(S308)
	S332= IR_ID.Out20_18=cc                                     IR-Out(S308)
	S333= IR_ID.Out17=0                                         IR-Out(S308)
	S334= IR_ID.Out16=0                                         IR-Out(S308)
	S335= IR_ID.Out15_11=rD                                     IR-Out(S308)
	S336= IR_ID.Out10_6=0                                       IR-Out(S308)
	S337= IR_ID.Out5_0=1                                        IR-Out(S308)
	S338= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S315)
	S339= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S315)
	S340= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S315)
	S341= PC.Out=addr+4                                         PC-Out(S318)
	S342= PC.CIA=addr                                           PC-Out(S319)
	S343= PC.CIA31_28=addr[31:28]                               PC-Out(S319)
	S344= CP0.ASID=pid                                          CP0-Read-ASID(S325)
	S345= A_MEM.Out=>A_DMMU1.In                                 Premise(F282)
	S346= A_DMMU1.Out=>A_DMMU2.In                               Premise(F283)
	S347= FU.OutID1=>A_EX.In                                    Premise(F284)
	S348= A_EX.Out=>A_MEM.In                                    Premise(F285)
	S349= A_DMMU2.Out=>A_WB.In                                  Premise(F286)
	S350= A_MEM.Out=>A_WB.In                                    Premise(F287)
	S351= IR_EX.Out20_18=>CP1.cc                                Premise(F288)
	S352= IR_EX.Out16=>CP1.tf                                   Premise(F289)
	S353= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F290)
	S354= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F291)
	S355= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F292)
	S356= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F293)
	S357= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F294)
	S358= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F295)
	S359= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F296)
	S360= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F297)
	S361= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F298)
	S362= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F299)
	S363= FU.Bub_ID=>CU_ID.Bub                                  Premise(F300)
	S364= FU.Halt_ID=>CU_ID.Halt                                Premise(F301)
	S365= CU_ID.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F302)
	S366= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F303)
	S367= CU_ID.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F304)
	S368= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F305)
	S369= FU.Bub_IF=>CU_IF.Bub                                  Premise(F306)
	S370= FU.Halt_IF=>CU_IF.Halt                                Premise(F307)
	S371= ICache.Hit=>CU_IF.ICacheHit                           Premise(F308)
	S372= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F309)
	S373= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F310)
	S374= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F311)
	S375= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F312)
	S376= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F313)
	S377= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F314)
	S378= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F315)
	S379= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F316)
	S380= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F317)
	S381= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F318)
	S382= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F319)
	S383= ConditionReg_WB.Out=>CU_WB.fp                         Premise(F320)
	S384= ConditionReg_MEM.Out=>ConditionReg_DMMU1.In           Premise(F321)
	S385= ConditionReg_DMMU1.Out=>ConditionReg_DMMU2.In         Premise(F322)
	S386= CP1.fp=>ConditionReg_MEM.In                           Premise(F323)
	S387= ConditionReg_DMMU2.Out=>ConditionReg_WB.In            Premise(F324)
	S388= ConditionReg_MEM.Out=>ConditionReg_WB.In              Premise(F325)
	S389= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F326)
	S390= ICache.Hit=>FU.ICacheHit                              Premise(F327)
	S391= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F328)
	S392= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F329)
	S393= IR_EX.Out=>FU.IR_EX                                   Premise(F330)
	S394= IR_ID.Out=>FU.IR_ID                                   Premise(F331)
	S395= FU.IR_ID={0,rS,cc,0,0,rD,0,1}                         Path(S329,S394)
	S396= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F332)
	S397= IR_MEM.Out=>FU.IR_MEM                                 Premise(F333)
	S398= IR_WB.Out=>FU.IR_WB                                   Premise(F334)
	S399= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                    Premise(F335)
	S400= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                    Premise(F336)
	S401= IR_EX.Out15_11=>FU.InEX_WReg                          Premise(F337)
	S402= GPR.Rdata1=>FU.InID1                                  Premise(F338)
	S403= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F339)
	S404= FU.InID1_RReg=rS                                      Path(S331,S403)
	S405= FU.InID2_RReg=5'b00000                                Premise(F340)
	S406= IR_MEM.Out15_11=>FU.InMEM_WReg                        Premise(F341)
	S407= A_WB.Out=>FU.InWB                                     Premise(F342)
	S408= IR_WB.Out15_11=>FU.InWB_WReg                          Premise(F343)
	S409= IR_ID.Out25_21=>GPR.RReg1                             Premise(F344)
	S410= GPR.RReg1=rS                                          Path(S331,S409)
	S411= GPR.Rdata1=a                                          GPR-Read(S410,S313)
	S412= FU.InID1=a                                            Path(S411,S402)
	S413= FU.OutID1=FU(a)                                       FU-Forward(S412)
	S414= A_EX.In=FU(a)                                         Path(S413,S347)
	S415= A_WB.Out=>GPR.WData                                   Premise(F345)
	S416= IR_WB.Out15_11=>GPR.WReg                              Premise(F346)
	S417= IMMU.Addr=>IAddrReg.In                                Premise(F347)
	S418= PC.Out=>ICache.IEA                                    Premise(F348)
	S419= ICache.IEA=addr+4                                     Path(S341,S418)
	S420= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S419)
	S421= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S420,S371)
	S422= FU.ICacheHit=ICacheHit(addr+4)                        Path(S420,S390)
	S423= PC.Out=>ICache.IEA                                    Premise(F349)
	S424= IMem.MEM8WordOut=>ICache.WData                        Premise(F350)
	S425= ICache.Out=>ICacheReg.In                              Premise(F351)
	S426= PC.Out=>IMMU.IEA                                      Premise(F352)
	S427= IMMU.IEA=addr+4                                       Path(S341,S426)
	S428= CP0.ASID=>IMMU.PID                                    Premise(F353)
	S429= IMMU.PID=pid                                          Path(S344,S428)
	S430= IMMU.Addr={pid,addr+4}                                IMMU-Search(S429,S427)
	S431= IAddrReg.In={pid,addr+4}                              Path(S430,S417)
	S432= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S429,S427)
	S433= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S432,S372)
	S434= IAddrReg.Out=>IMem.RAddr                              Premise(F354)
	S435= IMem.RAddr={pid,addr}                                 Path(S338,S434)
	S436= IMem.Out={0,rS,cc,0,0,rD,0,1}                         IMem-Read(S435,S321)
	S437= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S435,S321)
	S438= ICache.WData=IMemGet8Word({pid,addr})                 Path(S437,S424)
	S439= ICacheReg.Out=>IRMux.CacheData                        Premise(F355)
	S440= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F356)
	S441= IMem.Out=>IRMux.MemData                               Premise(F357)
	S442= IRMux.MemData={0,rS,cc,0,0,rD,0,1}                    Path(S436,S441)
	S443= IRMux.Out={0,rS,cc,0,0,rD,0,1}                        IRMux-Select2(S442)
	S444= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F358)
	S445= IR_MEM.Out=>IR_DMMU1.In                               Premise(F359)
	S446= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F360)
	S447= IR_ID.Out=>IR_EX.In                                   Premise(F361)
	S448= IR_EX.In={0,rS,cc,0,0,rD,0,1}                         Path(S329,S447)
	S449= ICache.Out=>IR_ID.In                                  Premise(F362)
	S450= IRMux.Out=>IR_ID.In                                   Premise(F363)
	S451= IR_ID.In={0,rS,cc,0,0,rD,0,1}                         Path(S443,S450)
	S452= ICache.Out=>IR_IMMU.In                                Premise(F364)
	S453= IR_EX.Out=>IR_MEM.In                                  Premise(F365)
	S454= IR_DMMU2.Out=>IR_WB.In                                Premise(F366)
	S455= IR_MEM.Out=>IR_WB.In                                  Premise(F367)
	S456= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F368)
	S457= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F369)
	S458= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F370)
	S459= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F371)
	S460= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F372)
	S461= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F373)
	S462= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F374)
	S463= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F375)
	S464= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F376)
	S465= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F377)
	S466= IR_EX.Out31_26=>CU_EX.Op                              Premise(F378)
	S467= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F379)
	S468= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F380)
	S469= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F381)
	S470= CU_ID.IRFunc2=rS                                      Path(S331,S469)
	S471= IR_ID.Out31_26=>CU_ID.Op                              Premise(F382)
	S472= CU_ID.Op=0                                            Path(S330,S471)
	S473= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F383)
	S474= CU_ID.IRFunc=1                                        Path(S337,S473)
	S475= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F384)
	S476= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F385)
	S477= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F386)
	S478= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F387)
	S479= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F388)
	S480= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F389)
	S481= IR_WB.Out31_26=>CU_WB.Op                              Premise(F390)
	S482= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F391)
	S483= CtrlA_MEM=0                                           Premise(F392)
	S484= CtrlA_DMMU1=0                                         Premise(F393)
	S485= CtrlA_DMMU2=0                                         Premise(F394)
	S486= CtrlA_EX=1                                            Premise(F395)
	S487= [A_EX]=FU(a)                                          A_EX-Write(S414,S486)
	S488= CtrlA_WB=0                                            Premise(F396)
	S489= CtrlIR_EX=1                                           Premise(F397)
	S490= [IR_EX]={0,rS,cc,0,0,rD,0,1}                          IR_EX-Write(S448,S489)
	S491= CtrlCP1=0                                             Premise(F398)
	S492= CtrlICache=0                                          Premise(F399)
	S493= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S299,S492)
	S494= CtrlIMMU=0                                            Premise(F400)
	S495= CtrlConditionReg_WB=0                                 Premise(F401)
	S496= CtrlConditionReg_MEM=0                                Premise(F402)
	S497= CtrlConditionReg_DMMU1=0                              Premise(F403)
	S498= CtrlConditionReg_DMMU2=0                              Premise(F404)
	S499= CtrlIR_DMMU1=0                                        Premise(F405)
	S500= CtrlIR_DMMU2=0                                        Premise(F406)
	S501= CtrlIR_ID=0                                           Premise(F407)
	S502= [IR_ID]={0,rS,cc,0,0,rD,0,1}                          IR_ID-Hold(S308,S501)
	S503= CtrlIR_IMMU=0                                         Premise(F408)
	S504= CtrlIR_MEM=0                                          Premise(F409)
	S505= CtrlIR_WB=0                                           Premise(F410)
	S506= CtrlGPR=0                                             Premise(F411)
	S507= GPR[rS]=a                                             GPR-Hold(S313,S506)
	S508= CtrlIAddrReg=0                                        Premise(F412)
	S509= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S315,S508)
	S510= CtrlPC=0                                              Premise(F413)
	S511= CtrlPCInc=0                                           Premise(F414)
	S512= PC[CIA]=addr                                          PC-Hold(S319,S511)
	S513= PC[Out]=addr+4                                        PC-Hold(S318,S510,S511)
	S514= CtrlIMem=0                                            Premise(F415)
	S515= IMem[{pid,addr}]={0,rS,cc,0,0,rD,0,1}                 IMem-Hold(S321,S514)
	S516= CtrlICacheReg=0                                       Premise(F416)
	S517= CtrlASIDIn=0                                          Premise(F417)
	S518= CtrlCP0=0                                             Premise(F418)
	S519= CP0[ASID]=pid                                         CP0-Hold(S325,S518)
	S520= CtrlEPCIn=0                                           Premise(F419)
	S521= CtrlExCodeIn=0                                        Premise(F420)
	S522= CtrlIRMux=0                                           Premise(F421)

EX	S523= A_EX.Out=FU(a)                                        A_EX-Out(S487)
	S524= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S487)
	S525= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S487)
	S526= IR_EX.Out={0,rS,cc,0,0,rD,0,1}                        IR_EX-Out(S490)
	S527= IR_EX.Out31_26=0                                      IR_EX-Out(S490)
	S528= IR_EX.Out25_21=rS                                     IR_EX-Out(S490)
	S529= IR_EX.Out20_18=cc                                     IR_EX-Out(S490)
	S530= IR_EX.Out17=0                                         IR_EX-Out(S490)
	S531= IR_EX.Out16=0                                         IR_EX-Out(S490)
	S532= IR_EX.Out15_11=rD                                     IR_EX-Out(S490)
	S533= IR_EX.Out10_6=0                                       IR_EX-Out(S490)
	S534= IR_EX.Out5_0=1                                        IR_EX-Out(S490)
	S535= IR_ID.Out={0,rS,cc,0,0,rD,0,1}                        IR-Out(S502)
	S536= IR_ID.Out31_26=0                                      IR-Out(S502)
	S537= IR_ID.Out25_21=rS                                     IR-Out(S502)
	S538= IR_ID.Out20_18=cc                                     IR-Out(S502)
	S539= IR_ID.Out17=0                                         IR-Out(S502)
	S540= IR_ID.Out16=0                                         IR-Out(S502)
	S541= IR_ID.Out15_11=rD                                     IR-Out(S502)
	S542= IR_ID.Out10_6=0                                       IR-Out(S502)
	S543= IR_ID.Out5_0=1                                        IR-Out(S502)
	S544= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S509)
	S545= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S509)
	S546= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S509)
	S547= PC.CIA=addr                                           PC-Out(S512)
	S548= PC.CIA31_28=addr[31:28]                               PC-Out(S512)
	S549= PC.Out=addr+4                                         PC-Out(S513)
	S550= CP0.ASID=pid                                          CP0-Read-ASID(S519)
	S551= A_MEM.Out=>A_DMMU1.In                                 Premise(F422)
	S552= A_DMMU1.Out=>A_DMMU2.In                               Premise(F423)
	S553= FU.OutID1=>A_EX.In                                    Premise(F424)
	S554= A_EX.Out=>A_MEM.In                                    Premise(F425)
	S555= A_MEM.In=FU(a)                                        Path(S523,S554)
	S556= A_DMMU2.Out=>A_WB.In                                  Premise(F426)
	S557= A_MEM.Out=>A_WB.In                                    Premise(F427)
	S558= IR_EX.Out20_18=>CP1.cc                                Premise(F428)
	S559= CP1.cc=cc                                             Path(S529,S558)
	S560= IR_EX.Out16=>CP1.tf                                   Premise(F429)
	S561= CP1.tf=0                                              Path(S531,S560)
	S562= CP1.fp=FPConditionCode(cc,0)                          FP-PRODUCT(S559,S561)
	S563= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F430)
	S564= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F431)
	S565= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F432)
	S566= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F433)
	S567= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F434)
	S568= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F435)
	S569= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F436)
	S570= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F437)
	S571= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F438)
	S572= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F439)
	S573= FU.Bub_ID=>CU_ID.Bub                                  Premise(F440)
	S574= FU.Halt_ID=>CU_ID.Halt                                Premise(F441)
	S575= CU_ID.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F442)
	S576= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F443)
	S577= CU_ID.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F444)
	S578= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F445)
	S579= FU.Bub_IF=>CU_IF.Bub                                  Premise(F446)
	S580= FU.Halt_IF=>CU_IF.Halt                                Premise(F447)
	S581= ICache.Hit=>CU_IF.ICacheHit                           Premise(F448)
	S582= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F449)
	S583= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F450)
	S584= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F451)
	S585= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F452)
	S586= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F453)
	S587= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F454)
	S588= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F455)
	S589= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F456)
	S590= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F457)
	S591= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F458)
	S592= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F459)
	S593= ConditionReg_WB.Out=>CU_WB.fp                         Premise(F460)
	S594= ConditionReg_MEM.Out=>ConditionReg_DMMU1.In           Premise(F461)
	S595= ConditionReg_DMMU1.Out=>ConditionReg_DMMU2.In         Premise(F462)
	S596= CP1.fp=>ConditionReg_MEM.In                           Premise(F463)
	S597= ConditionReg_MEM.In=FPConditionCode(cc,0)             Path(S562,S596)
	S598= ConditionReg_DMMU2.Out=>ConditionReg_WB.In            Premise(F464)
	S599= ConditionReg_MEM.Out=>ConditionReg_WB.In              Premise(F465)
	S600= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F466)
	S601= ICache.Hit=>FU.ICacheHit                              Premise(F467)
	S602= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F468)
	S603= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F469)
	S604= IR_EX.Out=>FU.IR_EX                                   Premise(F470)
	S605= FU.IR_EX={0,rS,cc,0,0,rD,0,1}                         Path(S526,S604)
	S606= IR_ID.Out=>FU.IR_ID                                   Premise(F471)
	S607= FU.IR_ID={0,rS,cc,0,0,rD,0,1}                         Path(S535,S606)
	S608= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F472)
	S609= IR_MEM.Out=>FU.IR_MEM                                 Premise(F473)
	S610= IR_WB.Out=>FU.IR_WB                                   Premise(F474)
	S611= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                    Premise(F475)
	S612= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                    Premise(F476)
	S613= IR_EX.Out15_11=>FU.InEX_WReg                          Premise(F477)
	S614= FU.InEX_WReg=rD                                       Path(S532,S613)
	S615= GPR.Rdata1=>FU.InID1                                  Premise(F478)
	S616= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F479)
	S617= FU.InID1_RReg=rS                                      Path(S537,S616)
	S618= IR_MEM.Out15_11=>FU.InMEM_WReg                        Premise(F480)
	S619= A_WB.Out=>FU.InWB                                     Premise(F481)
	S620= IR_WB.Out15_11=>FU.InWB_WReg                          Premise(F482)
	S621= IR_ID.Out25_21=>GPR.RReg1                             Premise(F483)
	S622= GPR.RReg1=rS                                          Path(S537,S621)
	S623= GPR.Rdata1=a                                          GPR-Read(S622,S507)
	S624= FU.InID1=a                                            Path(S623,S615)
	S625= FU.OutID1=FU(a)                                       FU-Forward(S624)
	S626= A_EX.In=FU(a)                                         Path(S625,S553)
	S627= A_WB.Out=>GPR.WData                                   Premise(F484)
	S628= IR_WB.Out15_11=>GPR.WReg                              Premise(F485)
	S629= IMMU.Addr=>IAddrReg.In                                Premise(F486)
	S630= PC.Out=>ICache.IEA                                    Premise(F487)
	S631= ICache.IEA=addr+4                                     Path(S549,S630)
	S632= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S631)
	S633= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S632,S581)
	S634= FU.ICacheHit=ICacheHit(addr+4)                        Path(S632,S601)
	S635= PC.Out=>ICache.IEA                                    Premise(F488)
	S636= IMem.MEM8WordOut=>ICache.WData                        Premise(F489)
	S637= ICache.Out=>ICacheReg.In                              Premise(F490)
	S638= PC.Out=>IMMU.IEA                                      Premise(F491)
	S639= IMMU.IEA=addr+4                                       Path(S549,S638)
	S640= CP0.ASID=>IMMU.PID                                    Premise(F492)
	S641= IMMU.PID=pid                                          Path(S550,S640)
	S642= IMMU.Addr={pid,addr+4}                                IMMU-Search(S641,S639)
	S643= IAddrReg.In={pid,addr+4}                              Path(S642,S629)
	S644= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S641,S639)
	S645= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S644,S582)
	S646= IAddrReg.Out=>IMem.RAddr                              Premise(F493)
	S647= IMem.RAddr={pid,addr}                                 Path(S544,S646)
	S648= IMem.Out={0,rS,cc,0,0,rD,0,1}                         IMem-Read(S647,S515)
	S649= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S647,S515)
	S650= ICache.WData=IMemGet8Word({pid,addr})                 Path(S649,S636)
	S651= ICacheReg.Out=>IRMux.CacheData                        Premise(F494)
	S652= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F495)
	S653= IMem.Out=>IRMux.MemData                               Premise(F496)
	S654= IRMux.MemData={0,rS,cc,0,0,rD,0,1}                    Path(S648,S653)
	S655= IRMux.Out={0,rS,cc,0,0,rD,0,1}                        IRMux-Select2(S654)
	S656= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F497)
	S657= IR_MEM.Out=>IR_DMMU1.In                               Premise(F498)
	S658= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F499)
	S659= IR_ID.Out=>IR_EX.In                                   Premise(F500)
	S660= IR_EX.In={0,rS,cc,0,0,rD,0,1}                         Path(S535,S659)
	S661= ICache.Out=>IR_ID.In                                  Premise(F501)
	S662= IRMux.Out=>IR_ID.In                                   Premise(F502)
	S663= IR_ID.In={0,rS,cc,0,0,rD,0,1}                         Path(S655,S662)
	S664= ICache.Out=>IR_IMMU.In                                Premise(F503)
	S665= IR_EX.Out=>IR_MEM.In                                  Premise(F504)
	S666= IR_MEM.In={0,rS,cc,0,0,rD,0,1}                        Path(S526,S665)
	S667= IR_DMMU2.Out=>IR_WB.In                                Premise(F505)
	S668= IR_MEM.Out=>IR_WB.In                                  Premise(F506)
	S669= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F507)
	S670= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F508)
	S671= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F509)
	S672= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F510)
	S673= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F511)
	S674= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F512)
	S675= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F513)
	S676= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F514)
	S677= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F515)
	S678= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F516)
	S679= CU_EX.IRFunc2=rS                                      Path(S528,S678)
	S680= IR_EX.Out31_26=>CU_EX.Op                              Premise(F517)
	S681= CU_EX.Op=0                                            Path(S527,S680)
	S682= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F518)
	S683= CU_EX.IRFunc=1                                        Path(S534,S682)
	S684= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F519)
	S685= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F520)
	S686= CU_ID.IRFunc2=rS                                      Path(S537,S685)
	S687= IR_ID.Out31_26=>CU_ID.Op                              Premise(F521)
	S688= CU_ID.Op=0                                            Path(S536,S687)
	S689= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F522)
	S690= CU_ID.IRFunc=1                                        Path(S543,S689)
	S691= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F523)
	S692= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F524)
	S693= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F525)
	S694= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F526)
	S695= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F527)
	S696= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F528)
	S697= IR_WB.Out31_26=>CU_WB.Op                              Premise(F529)
	S698= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F530)
	S699= CtrlA_MEM=1                                           Premise(F531)
	S700= [A_MEM]=FU(a)                                         A_MEM-Write(S555,S699)
	S701= CtrlA_DMMU1=0                                         Premise(F532)
	S702= CtrlA_DMMU2=0                                         Premise(F533)
	S703= CtrlA_EX=0                                            Premise(F534)
	S704= [A_EX]=FU(a)                                          A_EX-Hold(S487,S703)
	S705= CtrlA_WB=0                                            Premise(F535)
	S706= CtrlIR_EX=0                                           Premise(F536)
	S707= [IR_EX]={0,rS,cc,0,0,rD,0,1}                          IR_EX-Hold(S490,S706)
	S708= CtrlCP1=0                                             Premise(F537)
	S709= CtrlICache=0                                          Premise(F538)
	S710= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S493,S709)
	S711= CtrlIMMU=0                                            Premise(F539)
	S712= CtrlConditionReg_WB=0                                 Premise(F540)
	S713= CtrlConditionReg_MEM=1                                Premise(F541)
	S714= [ConditionReg_MEM]=FPConditionCode(cc,0)              ConditionReg_MEM-Write(S597,S713)
	S715= CtrlConditionReg_DMMU1=0                              Premise(F542)
	S716= CtrlConditionReg_DMMU2=0                              Premise(F543)
	S717= CtrlIR_DMMU1=0                                        Premise(F544)
	S718= CtrlIR_DMMU2=0                                        Premise(F545)
	S719= CtrlIR_ID=0                                           Premise(F546)
	S720= [IR_ID]={0,rS,cc,0,0,rD,0,1}                          IR_ID-Hold(S502,S719)
	S721= CtrlIR_IMMU=0                                         Premise(F547)
	S722= CtrlIR_MEM=1                                          Premise(F548)
	S723= [IR_MEM]={0,rS,cc,0,0,rD,0,1}                         IR_MEM-Write(S666,S722)
	S724= CtrlIR_WB=0                                           Premise(F549)
	S725= CtrlGPR=0                                             Premise(F550)
	S726= GPR[rS]=a                                             GPR-Hold(S507,S725)
	S727= CtrlIAddrReg=0                                        Premise(F551)
	S728= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S509,S727)
	S729= CtrlPC=0                                              Premise(F552)
	S730= CtrlPCInc=0                                           Premise(F553)
	S731= PC[CIA]=addr                                          PC-Hold(S512,S730)
	S732= PC[Out]=addr+4                                        PC-Hold(S513,S729,S730)
	S733= CtrlIMem=0                                            Premise(F554)
	S734= IMem[{pid,addr}]={0,rS,cc,0,0,rD,0,1}                 IMem-Hold(S515,S733)
	S735= CtrlICacheReg=0                                       Premise(F555)
	S736= CtrlASIDIn=0                                          Premise(F556)
	S737= CtrlCP0=0                                             Premise(F557)
	S738= CP0[ASID]=pid                                         CP0-Hold(S519,S737)
	S739= CtrlEPCIn=0                                           Premise(F558)
	S740= CtrlExCodeIn=0                                        Premise(F559)
	S741= CtrlIRMux=0                                           Premise(F560)

MEM	S742= A_MEM.Out=FU(a)                                       A_MEM-Out(S700)
	S743= A_MEM.Out1_0={FU(a)}[1:0]                             A_MEM-Out(S700)
	S744= A_MEM.Out4_0={FU(a)}[4:0]                             A_MEM-Out(S700)
	S745= A_EX.Out=FU(a)                                        A_EX-Out(S704)
	S746= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S704)
	S747= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S704)
	S748= IR_EX.Out={0,rS,cc,0,0,rD,0,1}                        IR_EX-Out(S707)
	S749= IR_EX.Out31_26=0                                      IR_EX-Out(S707)
	S750= IR_EX.Out25_21=rS                                     IR_EX-Out(S707)
	S751= IR_EX.Out20_18=cc                                     IR_EX-Out(S707)
	S752= IR_EX.Out17=0                                         IR_EX-Out(S707)
	S753= IR_EX.Out16=0                                         IR_EX-Out(S707)
	S754= IR_EX.Out15_11=rD                                     IR_EX-Out(S707)
	S755= IR_EX.Out10_6=0                                       IR_EX-Out(S707)
	S756= IR_EX.Out5_0=1                                        IR_EX-Out(S707)
	S757= ConditionReg_MEM.Out=FPConditionCode(cc,0)            ConditionReg_MEM-Out(S714)
	S758= ConditionReg_MEM.Out1_0={FPConditionCode(cc,0)}[1:0]  ConditionReg_MEM-Out(S714)
	S759= ConditionReg_MEM.Out4_0={FPConditionCode(cc,0)}[4:0]  ConditionReg_MEM-Out(S714)
	S760= IR_ID.Out={0,rS,cc,0,0,rD,0,1}                        IR-Out(S720)
	S761= IR_ID.Out31_26=0                                      IR-Out(S720)
	S762= IR_ID.Out25_21=rS                                     IR-Out(S720)
	S763= IR_ID.Out20_18=cc                                     IR-Out(S720)
	S764= IR_ID.Out17=0                                         IR-Out(S720)
	S765= IR_ID.Out16=0                                         IR-Out(S720)
	S766= IR_ID.Out15_11=rD                                     IR-Out(S720)
	S767= IR_ID.Out10_6=0                                       IR-Out(S720)
	S768= IR_ID.Out5_0=1                                        IR-Out(S720)
	S769= IR_MEM.Out={0,rS,cc,0,0,rD,0,1}                       IR_MEM-Out(S723)
	S770= IR_MEM.Out31_26=0                                     IR_MEM-Out(S723)
	S771= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S723)
	S772= IR_MEM.Out20_18=cc                                    IR_MEM-Out(S723)
	S773= IR_MEM.Out17=0                                        IR_MEM-Out(S723)
	S774= IR_MEM.Out16=0                                        IR_MEM-Out(S723)
	S775= IR_MEM.Out15_11=rD                                    IR_MEM-Out(S723)
	S776= IR_MEM.Out10_6=0                                      IR_MEM-Out(S723)
	S777= IR_MEM.Out5_0=1                                       IR_MEM-Out(S723)
	S778= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S728)
	S779= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S728)
	S780= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S728)
	S781= PC.CIA=addr                                           PC-Out(S731)
	S782= PC.CIA31_28=addr[31:28]                               PC-Out(S731)
	S783= PC.Out=addr+4                                         PC-Out(S732)
	S784= CP0.ASID=pid                                          CP0-Read-ASID(S738)
	S785= A_MEM.Out=>A_DMMU1.In                                 Premise(F561)
	S786= A_DMMU1.In=FU(a)                                      Path(S742,S785)
	S787= A_DMMU1.Out=>A_DMMU2.In                               Premise(F562)
	S788= FU.OutID1=>A_EX.In                                    Premise(F563)
	S789= A_EX.Out=>A_MEM.In                                    Premise(F564)
	S790= A_MEM.In=FU(a)                                        Path(S745,S789)
	S791= A_DMMU2.Out=>A_WB.In                                  Premise(F565)
	S792= A_MEM.Out=>A_WB.In                                    Premise(F566)
	S793= A_WB.In=FU(a)                                         Path(S742,S792)
	S794= IR_EX.Out20_18=>CP1.cc                                Premise(F567)
	S795= CP1.cc=cc                                             Path(S751,S794)
	S796= IR_EX.Out16=>CP1.tf                                   Premise(F568)
	S797= CP1.tf=0                                              Path(S753,S796)
	S798= CP1.fp=FPConditionCode(cc,0)                          FP-PRODUCT(S795,S797)
	S799= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F569)
	S800= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F570)
	S801= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F571)
	S802= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F572)
	S803= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F573)
	S804= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F574)
	S805= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F575)
	S806= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F576)
	S807= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F577)
	S808= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F578)
	S809= FU.Bub_ID=>CU_ID.Bub                                  Premise(F579)
	S810= FU.Halt_ID=>CU_ID.Halt                                Premise(F580)
	S811= CU_ID.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F581)
	S812= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F582)
	S813= CU_ID.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F583)
	S814= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F584)
	S815= FU.Bub_IF=>CU_IF.Bub                                  Premise(F585)
	S816= FU.Halt_IF=>CU_IF.Halt                                Premise(F586)
	S817= ICache.Hit=>CU_IF.ICacheHit                           Premise(F587)
	S818= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F588)
	S819= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F589)
	S820= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F590)
	S821= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F591)
	S822= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F592)
	S823= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F593)
	S824= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F594)
	S825= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F595)
	S826= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F596)
	S827= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F597)
	S828= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F598)
	S829= ConditionReg_WB.Out=>CU_WB.fp                         Premise(F599)
	S830= ConditionReg_MEM.Out=>ConditionReg_DMMU1.In           Premise(F600)
	S831= ConditionReg_DMMU1.In=FPConditionCode(cc,0)           Path(S757,S830)
	S832= ConditionReg_DMMU1.Out=>ConditionReg_DMMU2.In         Premise(F601)
	S833= CP1.fp=>ConditionReg_MEM.In                           Premise(F602)
	S834= ConditionReg_MEM.In=FPConditionCode(cc,0)             Path(S798,S833)
	S835= ConditionReg_DMMU2.Out=>ConditionReg_WB.In            Premise(F603)
	S836= ConditionReg_MEM.Out=>ConditionReg_WB.In              Premise(F604)
	S837= ConditionReg_WB.In=FPConditionCode(cc,0)              Path(S757,S836)
	S838= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F605)
	S839= ICache.Hit=>FU.ICacheHit                              Premise(F606)
	S840= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F607)
	S841= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F608)
	S842= IR_EX.Out=>FU.IR_EX                                   Premise(F609)
	S843= FU.IR_EX={0,rS,cc,0,0,rD,0,1}                         Path(S748,S842)
	S844= IR_ID.Out=>FU.IR_ID                                   Premise(F610)
	S845= FU.IR_ID={0,rS,cc,0,0,rD,0,1}                         Path(S760,S844)
	S846= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F611)
	S847= IR_MEM.Out=>FU.IR_MEM                                 Premise(F612)
	S848= FU.IR_MEM={0,rS,cc,0,0,rD,0,1}                        Path(S769,S847)
	S849= IR_WB.Out=>FU.IR_WB                                   Premise(F613)
	S850= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                    Premise(F614)
	S851= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                    Premise(F615)
	S852= IR_EX.Out15_11=>FU.InEX_WReg                          Premise(F616)
	S853= FU.InEX_WReg=rD                                       Path(S754,S852)
	S854= GPR.Rdata1=>FU.InID1                                  Premise(F617)
	S855= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F618)
	S856= FU.InID1_RReg=rS                                      Path(S762,S855)
	S857= IR_MEM.Out15_11=>FU.InMEM_WReg                        Premise(F619)
	S858= FU.InMEM_WReg=rD                                      Path(S775,S857)
	S859= A_WB.Out=>FU.InWB                                     Premise(F620)
	S860= IR_WB.Out15_11=>FU.InWB_WReg                          Premise(F621)
	S861= IR_ID.Out25_21=>GPR.RReg1                             Premise(F622)
	S862= GPR.RReg1=rS                                          Path(S762,S861)
	S863= GPR.Rdata1=a                                          GPR-Read(S862,S726)
	S864= FU.InID1=a                                            Path(S863,S854)
	S865= FU.OutID1=FU(a)                                       FU-Forward(S864)
	S866= A_EX.In=FU(a)                                         Path(S865,S788)
	S867= A_WB.Out=>GPR.WData                                   Premise(F623)
	S868= IR_WB.Out15_11=>GPR.WReg                              Premise(F624)
	S869= IMMU.Addr=>IAddrReg.In                                Premise(F625)
	S870= PC.Out=>ICache.IEA                                    Premise(F626)
	S871= ICache.IEA=addr+4                                     Path(S783,S870)
	S872= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S871)
	S873= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S872,S817)
	S874= FU.ICacheHit=ICacheHit(addr+4)                        Path(S872,S839)
	S875= PC.Out=>ICache.IEA                                    Premise(F627)
	S876= IMem.MEM8WordOut=>ICache.WData                        Premise(F628)
	S877= ICache.Out=>ICacheReg.In                              Premise(F629)
	S878= PC.Out=>IMMU.IEA                                      Premise(F630)
	S879= IMMU.IEA=addr+4                                       Path(S783,S878)
	S880= CP0.ASID=>IMMU.PID                                    Premise(F631)
	S881= IMMU.PID=pid                                          Path(S784,S880)
	S882= IMMU.Addr={pid,addr+4}                                IMMU-Search(S881,S879)
	S883= IAddrReg.In={pid,addr+4}                              Path(S882,S869)
	S884= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S881,S879)
	S885= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S884,S818)
	S886= IAddrReg.Out=>IMem.RAddr                              Premise(F632)
	S887= IMem.RAddr={pid,addr}                                 Path(S778,S886)
	S888= IMem.Out={0,rS,cc,0,0,rD,0,1}                         IMem-Read(S887,S734)
	S889= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S887,S734)
	S890= ICache.WData=IMemGet8Word({pid,addr})                 Path(S889,S876)
	S891= ICacheReg.Out=>IRMux.CacheData                        Premise(F633)
	S892= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F634)
	S893= IMem.Out=>IRMux.MemData                               Premise(F635)
	S894= IRMux.MemData={0,rS,cc,0,0,rD,0,1}                    Path(S888,S893)
	S895= IRMux.Out={0,rS,cc,0,0,rD,0,1}                        IRMux-Select2(S894)
	S896= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F636)
	S897= IR_MEM.Out=>IR_DMMU1.In                               Premise(F637)
	S898= IR_DMMU1.In={0,rS,cc,0,0,rD,0,1}                      Path(S769,S897)
	S899= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F638)
	S900= IR_ID.Out=>IR_EX.In                                   Premise(F639)
	S901= IR_EX.In={0,rS,cc,0,0,rD,0,1}                         Path(S760,S900)
	S902= ICache.Out=>IR_ID.In                                  Premise(F640)
	S903= IRMux.Out=>IR_ID.In                                   Premise(F641)
	S904= IR_ID.In={0,rS,cc,0,0,rD,0,1}                         Path(S895,S903)
	S905= ICache.Out=>IR_IMMU.In                                Premise(F642)
	S906= IR_EX.Out=>IR_MEM.In                                  Premise(F643)
	S907= IR_MEM.In={0,rS,cc,0,0,rD,0,1}                        Path(S748,S906)
	S908= IR_DMMU2.Out=>IR_WB.In                                Premise(F644)
	S909= IR_MEM.Out=>IR_WB.In                                  Premise(F645)
	S910= IR_WB.In={0,rS,cc,0,0,rD,0,1}                         Path(S769,S909)
	S911= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F646)
	S912= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F647)
	S913= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F648)
	S914= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F649)
	S915= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F650)
	S916= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F651)
	S917= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F652)
	S918= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F653)
	S919= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F654)
	S920= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F655)
	S921= CU_EX.IRFunc2=rS                                      Path(S750,S920)
	S922= IR_EX.Out31_26=>CU_EX.Op                              Premise(F656)
	S923= CU_EX.Op=0                                            Path(S749,S922)
	S924= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F657)
	S925= CU_EX.IRFunc=1                                        Path(S756,S924)
	S926= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F658)
	S927= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F659)
	S928= CU_ID.IRFunc2=rS                                      Path(S762,S927)
	S929= IR_ID.Out31_26=>CU_ID.Op                              Premise(F660)
	S930= CU_ID.Op=0                                            Path(S761,S929)
	S931= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F661)
	S932= CU_ID.IRFunc=1                                        Path(S768,S931)
	S933= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F662)
	S934= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F663)
	S935= CU_MEM.IRFunc2=rS                                     Path(S771,S934)
	S936= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F664)
	S937= CU_MEM.Op=0                                           Path(S770,S936)
	S938= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F665)
	S939= CU_MEM.IRFunc=1                                       Path(S777,S938)
	S940= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F666)
	S941= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F667)
	S942= IR_WB.Out31_26=>CU_WB.Op                              Premise(F668)
	S943= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F669)
	S944= CtrlA_MEM=0                                           Premise(F670)
	S945= [A_MEM]=FU(a)                                         A_MEM-Hold(S700,S944)
	S946= CtrlA_DMMU1=1                                         Premise(F671)
	S947= [A_DMMU1]=FU(a)                                       A_DMMU1-Write(S786,S946)
	S948= CtrlA_DMMU2=0                                         Premise(F672)
	S949= CtrlA_EX=0                                            Premise(F673)
	S950= [A_EX]=FU(a)                                          A_EX-Hold(S704,S949)
	S951= CtrlA_WB=1                                            Premise(F674)
	S952= [A_WB]=FU(a)                                          A_WB-Write(S793,S951)
	S953= CtrlIR_EX=0                                           Premise(F675)
	S954= [IR_EX]={0,rS,cc,0,0,rD,0,1}                          IR_EX-Hold(S707,S953)
	S955= CtrlCP1=0                                             Premise(F676)
	S956= CtrlICache=0                                          Premise(F677)
	S957= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S710,S956)
	S958= CtrlIMMU=0                                            Premise(F678)
	S959= CtrlConditionReg_WB=1                                 Premise(F679)
	S960= [ConditionReg_WB]=FPConditionCode(cc,0)               ConditionReg_WB-Write(S837,S959)
	S961= CtrlConditionReg_MEM=0                                Premise(F680)
	S962= [ConditionReg_MEM]=FPConditionCode(cc,0)              ConditionReg_MEM-Hold(S714,S961)
	S963= CtrlConditionReg_DMMU1=1                              Premise(F681)
	S964= [ConditionReg_DMMU1]=FPConditionCode(cc,0)            ConditionReg_DMMU1-Write(S831,S963)
	S965= CtrlConditionReg_DMMU2=0                              Premise(F682)
	S966= CtrlIR_DMMU1=1                                        Premise(F683)
	S967= [IR_DMMU1]={0,rS,cc,0,0,rD,0,1}                       IR_DMMU1-Write(S898,S966)
	S968= CtrlIR_DMMU2=0                                        Premise(F684)
	S969= CtrlIR_ID=0                                           Premise(F685)
	S970= [IR_ID]={0,rS,cc,0,0,rD,0,1}                          IR_ID-Hold(S720,S969)
	S971= CtrlIR_IMMU=0                                         Premise(F686)
	S972= CtrlIR_MEM=0                                          Premise(F687)
	S973= [IR_MEM]={0,rS,cc,0,0,rD,0,1}                         IR_MEM-Hold(S723,S972)
	S974= CtrlIR_WB=1                                           Premise(F688)
	S975= [IR_WB]={0,rS,cc,0,0,rD,0,1}                          IR_WB-Write(S910,S974)
	S976= CtrlGPR=0                                             Premise(F689)
	S977= GPR[rS]=a                                             GPR-Hold(S726,S976)
	S978= CtrlIAddrReg=0                                        Premise(F690)
	S979= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S728,S978)
	S980= CtrlPC=0                                              Premise(F691)
	S981= CtrlPCInc=0                                           Premise(F692)
	S982= PC[CIA]=addr                                          PC-Hold(S731,S981)
	S983= PC[Out]=addr+4                                        PC-Hold(S732,S980,S981)
	S984= CtrlIMem=0                                            Premise(F693)
	S985= IMem[{pid,addr}]={0,rS,cc,0,0,rD,0,1}                 IMem-Hold(S734,S984)
	S986= CtrlICacheReg=0                                       Premise(F694)
	S987= CtrlASIDIn=0                                          Premise(F695)
	S988= CtrlCP0=0                                             Premise(F696)
	S989= CP0[ASID]=pid                                         CP0-Hold(S738,S988)
	S990= CtrlEPCIn=0                                           Premise(F697)
	S991= CtrlExCodeIn=0                                        Premise(F698)
	S992= CtrlIRMux=0                                           Premise(F699)

DMMU1	S993= A_MEM.Out=FU(a)                                       A_MEM-Out(S945)
	S994= A_MEM.Out1_0={FU(a)}[1:0]                             A_MEM-Out(S945)
	S995= A_MEM.Out4_0={FU(a)}[4:0]                             A_MEM-Out(S945)
	S996= A_DMMU1.Out=FU(a)                                     A_DMMU1-Out(S947)
	S997= A_DMMU1.Out1_0={FU(a)}[1:0]                           A_DMMU1-Out(S947)
	S998= A_DMMU1.Out4_0={FU(a)}[4:0]                           A_DMMU1-Out(S947)
	S999= A_EX.Out=FU(a)                                        A_EX-Out(S950)
	S1000= A_EX.Out1_0={FU(a)}[1:0]                             A_EX-Out(S950)
	S1001= A_EX.Out4_0={FU(a)}[4:0]                             A_EX-Out(S950)
	S1002= A_WB.Out=FU(a)                                       A_WB-Out(S952)
	S1003= A_WB.Out1_0={FU(a)}[1:0]                             A_WB-Out(S952)
	S1004= A_WB.Out4_0={FU(a)}[4:0]                             A_WB-Out(S952)
	S1005= IR_EX.Out={0,rS,cc,0,0,rD,0,1}                       IR_EX-Out(S954)
	S1006= IR_EX.Out31_26=0                                     IR_EX-Out(S954)
	S1007= IR_EX.Out25_21=rS                                    IR_EX-Out(S954)
	S1008= IR_EX.Out20_18=cc                                    IR_EX-Out(S954)
	S1009= IR_EX.Out17=0                                        IR_EX-Out(S954)
	S1010= IR_EX.Out16=0                                        IR_EX-Out(S954)
	S1011= IR_EX.Out15_11=rD                                    IR_EX-Out(S954)
	S1012= IR_EX.Out10_6=0                                      IR_EX-Out(S954)
	S1013= IR_EX.Out5_0=1                                       IR_EX-Out(S954)
	S1014= ConditionReg_WB.Out=FPConditionCode(cc,0)            ConditionReg_WB-Out(S960)
	S1015= ConditionReg_WB.Out1_0={FPConditionCode(cc,0)}[1:0]  ConditionReg_WB-Out(S960)
	S1016= ConditionReg_WB.Out4_0={FPConditionCode(cc,0)}[4:0]  ConditionReg_WB-Out(S960)
	S1017= ConditionReg_MEM.Out=FPConditionCode(cc,0)           ConditionReg_MEM-Out(S962)
	S1018= ConditionReg_MEM.Out1_0={FPConditionCode(cc,0)}[1:0] ConditionReg_MEM-Out(S962)
	S1019= ConditionReg_MEM.Out4_0={FPConditionCode(cc,0)}[4:0] ConditionReg_MEM-Out(S962)
	S1020= ConditionReg_DMMU1.Out=FPConditionCode(cc,0)         ConditionReg_DMMU1-Out(S964)
	S1021= ConditionReg_DMMU1.Out1_0={FPConditionCode(cc,0)}[1:0]ConditionReg_DMMU1-Out(S964)
	S1022= ConditionReg_DMMU1.Out4_0={FPConditionCode(cc,0)}[4:0]ConditionReg_DMMU1-Out(S964)
	S1023= IR_DMMU1.Out={0,rS,cc,0,0,rD,0,1}                    IR_DMMU1-Out(S967)
	S1024= IR_DMMU1.Out31_26=0                                  IR_DMMU1-Out(S967)
	S1025= IR_DMMU1.Out25_21=rS                                 IR_DMMU1-Out(S967)
	S1026= IR_DMMU1.Out20_18=cc                                 IR_DMMU1-Out(S967)
	S1027= IR_DMMU1.Out17=0                                     IR_DMMU1-Out(S967)
	S1028= IR_DMMU1.Out16=0                                     IR_DMMU1-Out(S967)
	S1029= IR_DMMU1.Out15_11=rD                                 IR_DMMU1-Out(S967)
	S1030= IR_DMMU1.Out10_6=0                                   IR_DMMU1-Out(S967)
	S1031= IR_DMMU1.Out5_0=1                                    IR_DMMU1-Out(S967)
	S1032= IR_ID.Out={0,rS,cc,0,0,rD,0,1}                       IR-Out(S970)
	S1033= IR_ID.Out31_26=0                                     IR-Out(S970)
	S1034= IR_ID.Out25_21=rS                                    IR-Out(S970)
	S1035= IR_ID.Out20_18=cc                                    IR-Out(S970)
	S1036= IR_ID.Out17=0                                        IR-Out(S970)
	S1037= IR_ID.Out16=0                                        IR-Out(S970)
	S1038= IR_ID.Out15_11=rD                                    IR-Out(S970)
	S1039= IR_ID.Out10_6=0                                      IR-Out(S970)
	S1040= IR_ID.Out5_0=1                                       IR-Out(S970)
	S1041= IR_MEM.Out={0,rS,cc,0,0,rD,0,1}                      IR_MEM-Out(S973)
	S1042= IR_MEM.Out31_26=0                                    IR_MEM-Out(S973)
	S1043= IR_MEM.Out25_21=rS                                   IR_MEM-Out(S973)
	S1044= IR_MEM.Out20_18=cc                                   IR_MEM-Out(S973)
	S1045= IR_MEM.Out17=0                                       IR_MEM-Out(S973)
	S1046= IR_MEM.Out16=0                                       IR_MEM-Out(S973)
	S1047= IR_MEM.Out15_11=rD                                   IR_MEM-Out(S973)
	S1048= IR_MEM.Out10_6=0                                     IR_MEM-Out(S973)
	S1049= IR_MEM.Out5_0=1                                      IR_MEM-Out(S973)
	S1050= IR_WB.Out={0,rS,cc,0,0,rD,0,1}                       IR-Out(S975)
	S1051= IR_WB.Out31_26=0                                     IR-Out(S975)
	S1052= IR_WB.Out25_21=rS                                    IR-Out(S975)
	S1053= IR_WB.Out20_18=cc                                    IR-Out(S975)
	S1054= IR_WB.Out17=0                                        IR-Out(S975)
	S1055= IR_WB.Out16=0                                        IR-Out(S975)
	S1056= IR_WB.Out15_11=rD                                    IR-Out(S975)
	S1057= IR_WB.Out10_6=0                                      IR-Out(S975)
	S1058= IR_WB.Out5_0=1                                       IR-Out(S975)
	S1059= IAddrReg.Out={pid,addr}                              IAddrReg-Out(S979)
	S1060= IAddrReg.Out1_0={{pid,addr}}[1:0]                    IAddrReg-Out(S979)
	S1061= IAddrReg.Out4_0={{pid,addr}}[4:0]                    IAddrReg-Out(S979)
	S1062= PC.CIA=addr                                          PC-Out(S982)
	S1063= PC.CIA31_28=addr[31:28]                              PC-Out(S982)
	S1064= PC.Out=addr+4                                        PC-Out(S983)
	S1065= CP0.ASID=pid                                         CP0-Read-ASID(S989)
	S1066= A_MEM.Out=>A_DMMU1.In                                Premise(F700)
	S1067= A_DMMU1.In=FU(a)                                     Path(S993,S1066)
	S1068= A_DMMU1.Out=>A_DMMU2.In                              Premise(F701)
	S1069= A_DMMU2.In=FU(a)                                     Path(S996,S1068)
	S1070= FU.OutID1=>A_EX.In                                   Premise(F702)
	S1071= A_EX.Out=>A_MEM.In                                   Premise(F703)
	S1072= A_MEM.In=FU(a)                                       Path(S999,S1071)
	S1073= A_DMMU2.Out=>A_WB.In                                 Premise(F704)
	S1074= A_MEM.Out=>A_WB.In                                   Premise(F705)
	S1075= A_WB.In=FU(a)                                        Path(S993,S1074)
	S1076= IR_EX.Out20_18=>CP1.cc                               Premise(F706)
	S1077= CP1.cc=cc                                            Path(S1008,S1076)
	S1078= IR_EX.Out16=>CP1.tf                                  Premise(F707)
	S1079= CP1.tf=0                                             Path(S1010,S1078)
	S1080= CP1.fp=FPConditionCode(cc,0)                         FP-PRODUCT(S1077,S1079)
	S1081= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit              Premise(F708)
	S1082= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                  Premise(F709)
	S1083= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit              Premise(F710)
	S1084= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                  Premise(F711)
	S1085= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit            Premise(F712)
	S1086= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                Premise(F713)
	S1087= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit            Premise(F714)
	S1088= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                Premise(F715)
	S1089= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                  Premise(F716)
	S1090= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                      Premise(F717)
	S1091= FU.Bub_ID=>CU_ID.Bub                                 Premise(F718)
	S1092= FU.Halt_ID=>CU_ID.Halt                               Premise(F719)
	S1093= CU_ID.ICacheHitOut=>CU_ID.ICacheHit                  Premise(F720)
	S1094= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                  Premise(F721)
	S1095= CU_ID.IMMUHitOut=>CU_ID.IMMUHit                      Premise(F722)
	S1096= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                      Premise(F723)
	S1097= FU.Bub_IF=>CU_IF.Bub                                 Premise(F724)
	S1098= FU.Halt_IF=>CU_IF.Halt                               Premise(F725)
	S1099= ICache.Hit=>CU_IF.ICacheHit                          Premise(F726)
	S1100= IMMU.Hit=>CU_IF.IMMUHit                              Premise(F727)
	S1101= FU.Bub_IMMU=>CU_IMMU.Bub                             Premise(F728)
	S1102= FU.Halt_IMMU=>CU_IMMU.Halt                           Premise(F729)
	S1103= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                Premise(F730)
	S1104= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                    Premise(F731)
	S1105= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                 Premise(F732)
	S1106= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                     Premise(F733)
	S1107= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit               Premise(F734)
	S1108= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                 Premise(F735)
	S1109= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                   Premise(F736)
	S1110= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                     Premise(F737)
	S1111= ConditionReg_WB.Out=>CU_WB.fp                        Premise(F738)
	S1112= CU_WB.fp=FPConditionCode(cc,0)                       Path(S1014,S1111)
	S1113= ConditionReg_MEM.Out=>ConditionReg_DMMU1.In          Premise(F739)
	S1114= ConditionReg_DMMU1.In=FPConditionCode(cc,0)          Path(S1017,S1113)
	S1115= ConditionReg_DMMU1.Out=>ConditionReg_DMMU2.In        Premise(F740)
	S1116= ConditionReg_DMMU2.In=FPConditionCode(cc,0)          Path(S1020,S1115)
	S1117= CP1.fp=>ConditionReg_MEM.In                          Premise(F741)
	S1118= ConditionReg_MEM.In=FPConditionCode(cc,0)            Path(S1080,S1117)
	S1119= ConditionReg_DMMU2.Out=>ConditionReg_WB.In           Premise(F742)
	S1120= ConditionReg_MEM.Out=>ConditionReg_WB.In             Premise(F743)
	S1121= ConditionReg_WB.In=FPConditionCode(cc,0)             Path(S1017,S1120)
	S1122= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                 Premise(F744)
	S1123= ICache.Hit=>FU.ICacheHit                             Premise(F745)
	S1124= IR_DMMU1.Out=>FU.IR_DMMU1                            Premise(F746)
	S1125= FU.IR_DMMU1={0,rS,cc,0,0,rD,0,1}                     Path(S1023,S1124)
	S1126= IR_DMMU2.Out=>FU.IR_DMMU2                            Premise(F747)
	S1127= IR_EX.Out=>FU.IR_EX                                  Premise(F748)
	S1128= FU.IR_EX={0,rS,cc,0,0,rD,0,1}                        Path(S1005,S1127)
	S1129= IR_ID.Out=>FU.IR_ID                                  Premise(F749)
	S1130= FU.IR_ID={0,rS,cc,0,0,rD,0,1}                        Path(S1032,S1129)
	S1131= IR_IMMU.Out=>FU.IR_IMMU                              Premise(F750)
	S1132= IR_MEM.Out=>FU.IR_MEM                                Premise(F751)
	S1133= FU.IR_MEM={0,rS,cc,0,0,rD,0,1}                       Path(S1041,S1132)
	S1134= IR_WB.Out=>FU.IR_WB                                  Premise(F752)
	S1135= FU.IR_WB={0,rS,cc,0,0,rD,0,1}                        Path(S1050,S1134)
	S1136= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                   Premise(F753)
	S1137= FU.InDMMU1_WReg=rD                                   Path(S1029,S1136)
	S1138= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                   Premise(F754)
	S1139= IR_EX.Out15_11=>FU.InEX_WReg                         Premise(F755)
	S1140= FU.InEX_WReg=rD                                      Path(S1011,S1139)
	S1141= GPR.Rdata1=>FU.InID1                                 Premise(F756)
	S1142= IR_ID.Out25_21=>FU.InID1_RReg                        Premise(F757)
	S1143= FU.InID1_RReg=rS                                     Path(S1034,S1142)
	S1144= IR_MEM.Out15_11=>FU.InMEM_WReg                       Premise(F758)
	S1145= FU.InMEM_WReg=rD                                     Path(S1047,S1144)
	S1146= A_WB.Out=>FU.InWB                                    Premise(F759)
	S1147= FU.InWB=FU(a)                                        Path(S1002,S1146)
	S1148= IR_WB.Out15_11=>FU.InWB_WReg                         Premise(F760)
	S1149= FU.InWB_WReg=rD                                      Path(S1056,S1148)
	S1150= IR_ID.Out25_21=>GPR.RReg1                            Premise(F761)
	S1151= GPR.RReg1=rS                                         Path(S1034,S1150)
	S1152= GPR.Rdata1=a                                         GPR-Read(S1151,S977)
	S1153= FU.InID1=a                                           Path(S1152,S1141)
	S1154= FU.OutID1=FU(a)                                      FU-Forward(S1153)
	S1155= A_EX.In=FU(a)                                        Path(S1154,S1070)
	S1156= A_WB.Out=>GPR.WData                                  Premise(F762)
	S1157= GPR.WData=FU(a)                                      Path(S1002,S1156)
	S1158= IR_WB.Out15_11=>GPR.WReg                             Premise(F763)
	S1159= GPR.WReg=rD                                          Path(S1056,S1158)
	S1160= IMMU.Addr=>IAddrReg.In                               Premise(F764)
	S1161= PC.Out=>ICache.IEA                                   Premise(F765)
	S1162= ICache.IEA=addr+4                                    Path(S1064,S1161)
	S1163= ICache.Hit=ICacheHit(addr+4)                         ICache-Search(S1162)
	S1164= CU_IF.ICacheHit=ICacheHit(addr+4)                    Path(S1163,S1099)
	S1165= FU.ICacheHit=ICacheHit(addr+4)                       Path(S1163,S1123)
	S1166= PC.Out=>ICache.IEA                                   Premise(F766)
	S1167= IMem.MEM8WordOut=>ICache.WData                       Premise(F767)
	S1168= ICache.Out=>ICacheReg.In                             Premise(F768)
	S1169= PC.Out=>IMMU.IEA                                     Premise(F769)
	S1170= IMMU.IEA=addr+4                                      Path(S1064,S1169)
	S1171= CP0.ASID=>IMMU.PID                                   Premise(F770)
	S1172= IMMU.PID=pid                                         Path(S1065,S1171)
	S1173= IMMU.Addr={pid,addr+4}                               IMMU-Search(S1172,S1170)
	S1174= IAddrReg.In={pid,addr+4}                             Path(S1173,S1160)
	S1175= IMMU.Hit=IMMUHit(pid,addr+4)                         IMMU-Search(S1172,S1170)
	S1176= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                    Path(S1175,S1100)
	S1177= IAddrReg.Out=>IMem.RAddr                             Premise(F771)
	S1178= IMem.RAddr={pid,addr}                                Path(S1059,S1177)
	S1179= IMem.Out={0,rS,cc,0,0,rD,0,1}                        IMem-Read(S1178,S985)
	S1180= IMem.MEM8WordOut=IMemGet8Word({pid,addr})            IMem-Read(S1178,S985)
	S1181= ICache.WData=IMemGet8Word({pid,addr})                Path(S1180,S1167)
	S1182= ICacheReg.Out=>IRMux.CacheData                       Premise(F772)
	S1183= CU_IMMU.ICacheHit=>IRMux.CacheSel                    Premise(F773)
	S1184= IMem.Out=>IRMux.MemData                              Premise(F774)
	S1185= IRMux.MemData={0,rS,cc,0,0,rD,0,1}                   Path(S1179,S1184)
	S1186= IRMux.Out={0,rS,cc,0,0,rD,0,1}                       IRMux-Select2(S1185)
	S1187= CU_IMMU.IMMUHit=>IRMux.MemSel                        Premise(F775)
	S1188= IR_MEM.Out=>IR_DMMU1.In                              Premise(F776)
	S1189= IR_DMMU1.In={0,rS,cc,0,0,rD,0,1}                     Path(S1041,S1188)
	S1190= IR_DMMU1.Out=>IR_DMMU2.In                            Premise(F777)
	S1191= IR_DMMU2.In={0,rS,cc,0,0,rD,0,1}                     Path(S1023,S1190)
	S1192= IR_ID.Out=>IR_EX.In                                  Premise(F778)
	S1193= IR_EX.In={0,rS,cc,0,0,rD,0,1}                        Path(S1032,S1192)
	S1194= ICache.Out=>IR_ID.In                                 Premise(F779)
	S1195= IRMux.Out=>IR_ID.In                                  Premise(F780)
	S1196= IR_ID.In={0,rS,cc,0,0,rD,0,1}                        Path(S1186,S1195)
	S1197= ICache.Out=>IR_IMMU.In                               Premise(F781)
	S1198= IR_EX.Out=>IR_MEM.In                                 Premise(F782)
	S1199= IR_MEM.In={0,rS,cc,0,0,rD,0,1}                       Path(S1005,S1198)
	S1200= IR_DMMU2.Out=>IR_WB.In                               Premise(F783)
	S1201= IR_MEM.Out=>IR_WB.In                                 Premise(F784)
	S1202= IR_WB.In={0,rS,cc,0,0,rD,0,1}                        Path(S1041,S1201)
	S1203= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                  Premise(F785)
	S1204= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                  Premise(F786)
	S1205= CU_DMMU1.IRFunc2=rS                                  Path(S1025,S1204)
	S1206= IR_DMMU1.Out31_26=>CU_DMMU1.Op                       Premise(F787)
	S1207= CU_DMMU1.Op=0                                        Path(S1024,S1206)
	S1208= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                     Premise(F788)
	S1209= CU_DMMU1.IRFunc=1                                    Path(S1031,S1208)
	S1210= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                  Premise(F789)
	S1211= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                  Premise(F790)
	S1212= IR_DMMU2.Out31_26=>CU_DMMU2.Op                       Premise(F791)
	S1213= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                     Premise(F792)
	S1214= IR_EX.Out20_16=>CU_EX.IRFunc1                        Premise(F793)
	S1215= IR_EX.Out25_21=>CU_EX.IRFunc2                        Premise(F794)
	S1216= CU_EX.IRFunc2=rS                                     Path(S1007,S1215)
	S1217= IR_EX.Out31_26=>CU_EX.Op                             Premise(F795)
	S1218= CU_EX.Op=0                                           Path(S1006,S1217)
	S1219= IR_EX.Out5_0=>CU_EX.IRFunc                           Premise(F796)
	S1220= CU_EX.IRFunc=1                                       Path(S1013,S1219)
	S1221= IR_ID.Out20_16=>CU_ID.IRFunc1                        Premise(F797)
	S1222= IR_ID.Out25_21=>CU_ID.IRFunc2                        Premise(F798)
	S1223= CU_ID.IRFunc2=rS                                     Path(S1034,S1222)
	S1224= IR_ID.Out31_26=>CU_ID.Op                             Premise(F799)
	S1225= CU_ID.Op=0                                           Path(S1033,S1224)
	S1226= IR_ID.Out5_0=>CU_ID.IRFunc                           Premise(F800)
	S1227= CU_ID.IRFunc=1                                       Path(S1040,S1226)
	S1228= IR_MEM.Out20_16=>CU_MEM.IRFunc1                      Premise(F801)
	S1229= IR_MEM.Out25_21=>CU_MEM.IRFunc2                      Premise(F802)
	S1230= CU_MEM.IRFunc2=rS                                    Path(S1043,S1229)
	S1231= IR_MEM.Out31_26=>CU_MEM.Op                           Premise(F803)
	S1232= CU_MEM.Op=0                                          Path(S1042,S1231)
	S1233= IR_MEM.Out5_0=>CU_MEM.IRFunc                         Premise(F804)
	S1234= CU_MEM.IRFunc=1                                      Path(S1049,S1233)
	S1235= IR_WB.Out20_16=>CU_WB.IRFunc1                        Premise(F805)
	S1236= IR_WB.Out25_21=>CU_WB.IRFunc2                        Premise(F806)
	S1237= CU_WB.IRFunc2=rS                                     Path(S1052,S1236)
	S1238= IR_WB.Out31_26=>CU_WB.Op                             Premise(F807)
	S1239= CU_WB.Op=0                                           Path(S1051,S1238)
	S1240= IR_WB.Out5_0=>CU_WB.IRFunc                           Premise(F808)
	S1241= CU_WB.IRFunc=1                                       Path(S1058,S1240)
	S1242= CtrlA_MEM=0                                          Premise(F809)
	S1243= [A_MEM]=FU(a)                                        A_MEM-Hold(S945,S1242)
	S1244= CtrlA_DMMU1=0                                        Premise(F810)
	S1245= [A_DMMU1]=FU(a)                                      A_DMMU1-Hold(S947,S1244)
	S1246= CtrlA_DMMU2=1                                        Premise(F811)
	S1247= [A_DMMU2]=FU(a)                                      A_DMMU2-Write(S1069,S1246)
	S1248= CtrlA_EX=0                                           Premise(F812)
	S1249= [A_EX]=FU(a)                                         A_EX-Hold(S950,S1248)
	S1250= CtrlA_WB=0                                           Premise(F813)
	S1251= [A_WB]=FU(a)                                         A_WB-Hold(S952,S1250)
	S1252= CtrlIR_EX=0                                          Premise(F814)
	S1253= [IR_EX]={0,rS,cc,0,0,rD,0,1}                         IR_EX-Hold(S954,S1252)
	S1254= CtrlCP1=0                                            Premise(F815)
	S1255= CtrlICache=0                                         Premise(F816)
	S1256= ICache[line_addr]=IMemGet8Word({pid,addr})           ICache-Hold(S957,S1255)
	S1257= CtrlIMMU=0                                           Premise(F817)
	S1258= CtrlConditionReg_WB=0                                Premise(F818)
	S1259= [ConditionReg_WB]=FPConditionCode(cc,0)              ConditionReg_WB-Hold(S960,S1258)
	S1260= CtrlConditionReg_MEM=0                               Premise(F819)
	S1261= [ConditionReg_MEM]=FPConditionCode(cc,0)             ConditionReg_MEM-Hold(S962,S1260)
	S1262= CtrlConditionReg_DMMU1=0                             Premise(F820)
	S1263= [ConditionReg_DMMU1]=FPConditionCode(cc,0)           ConditionReg_DMMU1-Hold(S964,S1262)
	S1264= CtrlConditionReg_DMMU2=1                             Premise(F821)
	S1265= [ConditionReg_DMMU2]=FPConditionCode(cc,0)           ConditionReg_DMMU2-Write(S1116,S1264)
	S1266= CtrlIR_DMMU1=0                                       Premise(F822)
	S1267= [IR_DMMU1]={0,rS,cc,0,0,rD,0,1}                      IR_DMMU1-Hold(S967,S1266)
	S1268= CtrlIR_DMMU2=1                                       Premise(F823)
	S1269= [IR_DMMU2]={0,rS,cc,0,0,rD,0,1}                      IR_DMMU2-Write(S1191,S1268)
	S1270= CtrlIR_ID=0                                          Premise(F824)
	S1271= [IR_ID]={0,rS,cc,0,0,rD,0,1}                         IR_ID-Hold(S970,S1270)
	S1272= CtrlIR_IMMU=0                                        Premise(F825)
	S1273= CtrlIR_MEM=0                                         Premise(F826)
	S1274= [IR_MEM]={0,rS,cc,0,0,rD,0,1}                        IR_MEM-Hold(S973,S1273)
	S1275= CtrlIR_WB=0                                          Premise(F827)
	S1276= [IR_WB]={0,rS,cc,0,0,rD,0,1}                         IR_WB-Hold(S975,S1275)
	S1277= CtrlGPR=0                                            Premise(F828)
	S1278= GPR[rS]=a                                            GPR-Hold(S977,S1277)
	S1279= CtrlIAddrReg=0                                       Premise(F829)
	S1280= [IAddrReg]={pid,addr}                                IAddrReg-Hold(S979,S1279)
	S1281= CtrlPC=0                                             Premise(F830)
	S1282= CtrlPCInc=0                                          Premise(F831)
	S1283= PC[CIA]=addr                                         PC-Hold(S982,S1282)
	S1284= PC[Out]=addr+4                                       PC-Hold(S983,S1281,S1282)
	S1285= CtrlIMem=0                                           Premise(F832)
	S1286= IMem[{pid,addr}]={0,rS,cc,0,0,rD,0,1}                IMem-Hold(S985,S1285)
	S1287= CtrlICacheReg=0                                      Premise(F833)
	S1288= CtrlASIDIn=0                                         Premise(F834)
	S1289= CtrlCP0=0                                            Premise(F835)
	S1290= CP0[ASID]=pid                                        CP0-Hold(S989,S1289)
	S1291= CtrlEPCIn=0                                          Premise(F836)
	S1292= CtrlExCodeIn=0                                       Premise(F837)
	S1293= CtrlIRMux=0                                          Premise(F838)

DMMU2	S1294= A_MEM.Out=FU(a)                                      A_MEM-Out(S1243)
	S1295= A_MEM.Out1_0={FU(a)}[1:0]                            A_MEM-Out(S1243)
	S1296= A_MEM.Out4_0={FU(a)}[4:0]                            A_MEM-Out(S1243)
	S1297= A_DMMU1.Out=FU(a)                                    A_DMMU1-Out(S1245)
	S1298= A_DMMU1.Out1_0={FU(a)}[1:0]                          A_DMMU1-Out(S1245)
	S1299= A_DMMU1.Out4_0={FU(a)}[4:0]                          A_DMMU1-Out(S1245)
	S1300= A_DMMU2.Out=FU(a)                                    A_DMMU2-Out(S1247)
	S1301= A_DMMU2.Out1_0={FU(a)}[1:0]                          A_DMMU2-Out(S1247)
	S1302= A_DMMU2.Out4_0={FU(a)}[4:0]                          A_DMMU2-Out(S1247)
	S1303= A_EX.Out=FU(a)                                       A_EX-Out(S1249)
	S1304= A_EX.Out1_0={FU(a)}[1:0]                             A_EX-Out(S1249)
	S1305= A_EX.Out4_0={FU(a)}[4:0]                             A_EX-Out(S1249)
	S1306= A_WB.Out=FU(a)                                       A_WB-Out(S1251)
	S1307= A_WB.Out1_0={FU(a)}[1:0]                             A_WB-Out(S1251)
	S1308= A_WB.Out4_0={FU(a)}[4:0]                             A_WB-Out(S1251)
	S1309= IR_EX.Out={0,rS,cc,0,0,rD,0,1}                       IR_EX-Out(S1253)
	S1310= IR_EX.Out31_26=0                                     IR_EX-Out(S1253)
	S1311= IR_EX.Out25_21=rS                                    IR_EX-Out(S1253)
	S1312= IR_EX.Out20_18=cc                                    IR_EX-Out(S1253)
	S1313= IR_EX.Out17=0                                        IR_EX-Out(S1253)
	S1314= IR_EX.Out16=0                                        IR_EX-Out(S1253)
	S1315= IR_EX.Out15_11=rD                                    IR_EX-Out(S1253)
	S1316= IR_EX.Out10_6=0                                      IR_EX-Out(S1253)
	S1317= IR_EX.Out5_0=1                                       IR_EX-Out(S1253)
	S1318= ConditionReg_WB.Out=FPConditionCode(cc,0)            ConditionReg_WB-Out(S1259)
	S1319= ConditionReg_WB.Out1_0={FPConditionCode(cc,0)}[1:0]  ConditionReg_WB-Out(S1259)
	S1320= ConditionReg_WB.Out4_0={FPConditionCode(cc,0)}[4:0]  ConditionReg_WB-Out(S1259)
	S1321= ConditionReg_MEM.Out=FPConditionCode(cc,0)           ConditionReg_MEM-Out(S1261)
	S1322= ConditionReg_MEM.Out1_0={FPConditionCode(cc,0)}[1:0] ConditionReg_MEM-Out(S1261)
	S1323= ConditionReg_MEM.Out4_0={FPConditionCode(cc,0)}[4:0] ConditionReg_MEM-Out(S1261)
	S1324= ConditionReg_DMMU1.Out=FPConditionCode(cc,0)         ConditionReg_DMMU1-Out(S1263)
	S1325= ConditionReg_DMMU1.Out1_0={FPConditionCode(cc,0)}[1:0]ConditionReg_DMMU1-Out(S1263)
	S1326= ConditionReg_DMMU1.Out4_0={FPConditionCode(cc,0)}[4:0]ConditionReg_DMMU1-Out(S1263)
	S1327= ConditionReg_DMMU2.Out=FPConditionCode(cc,0)         ConditionReg_DMMU2-Out(S1265)
	S1328= ConditionReg_DMMU2.Out1_0={FPConditionCode(cc,0)}[1:0]ConditionReg_DMMU2-Out(S1265)
	S1329= ConditionReg_DMMU2.Out4_0={FPConditionCode(cc,0)}[4:0]ConditionReg_DMMU2-Out(S1265)
	S1330= IR_DMMU1.Out={0,rS,cc,0,0,rD,0,1}                    IR_DMMU1-Out(S1267)
	S1331= IR_DMMU1.Out31_26=0                                  IR_DMMU1-Out(S1267)
	S1332= IR_DMMU1.Out25_21=rS                                 IR_DMMU1-Out(S1267)
	S1333= IR_DMMU1.Out20_18=cc                                 IR_DMMU1-Out(S1267)
	S1334= IR_DMMU1.Out17=0                                     IR_DMMU1-Out(S1267)
	S1335= IR_DMMU1.Out16=0                                     IR_DMMU1-Out(S1267)
	S1336= IR_DMMU1.Out15_11=rD                                 IR_DMMU1-Out(S1267)
	S1337= IR_DMMU1.Out10_6=0                                   IR_DMMU1-Out(S1267)
	S1338= IR_DMMU1.Out5_0=1                                    IR_DMMU1-Out(S1267)
	S1339= IR_DMMU2.Out={0,rS,cc,0,0,rD,0,1}                    IR_DMMU2-Out(S1269)
	S1340= IR_DMMU2.Out31_26=0                                  IR_DMMU2-Out(S1269)
	S1341= IR_DMMU2.Out25_21=rS                                 IR_DMMU2-Out(S1269)
	S1342= IR_DMMU2.Out20_18=cc                                 IR_DMMU2-Out(S1269)
	S1343= IR_DMMU2.Out17=0                                     IR_DMMU2-Out(S1269)
	S1344= IR_DMMU2.Out16=0                                     IR_DMMU2-Out(S1269)
	S1345= IR_DMMU2.Out15_11=rD                                 IR_DMMU2-Out(S1269)
	S1346= IR_DMMU2.Out10_6=0                                   IR_DMMU2-Out(S1269)
	S1347= IR_DMMU2.Out5_0=1                                    IR_DMMU2-Out(S1269)
	S1348= IR_ID.Out={0,rS,cc,0,0,rD,0,1}                       IR-Out(S1271)
	S1349= IR_ID.Out31_26=0                                     IR-Out(S1271)
	S1350= IR_ID.Out25_21=rS                                    IR-Out(S1271)
	S1351= IR_ID.Out20_18=cc                                    IR-Out(S1271)
	S1352= IR_ID.Out17=0                                        IR-Out(S1271)
	S1353= IR_ID.Out16=0                                        IR-Out(S1271)
	S1354= IR_ID.Out15_11=rD                                    IR-Out(S1271)
	S1355= IR_ID.Out10_6=0                                      IR-Out(S1271)
	S1356= IR_ID.Out5_0=1                                       IR-Out(S1271)
	S1357= IR_MEM.Out={0,rS,cc,0,0,rD,0,1}                      IR_MEM-Out(S1274)
	S1358= IR_MEM.Out31_26=0                                    IR_MEM-Out(S1274)
	S1359= IR_MEM.Out25_21=rS                                   IR_MEM-Out(S1274)
	S1360= IR_MEM.Out20_18=cc                                   IR_MEM-Out(S1274)
	S1361= IR_MEM.Out17=0                                       IR_MEM-Out(S1274)
	S1362= IR_MEM.Out16=0                                       IR_MEM-Out(S1274)
	S1363= IR_MEM.Out15_11=rD                                   IR_MEM-Out(S1274)
	S1364= IR_MEM.Out10_6=0                                     IR_MEM-Out(S1274)
	S1365= IR_MEM.Out5_0=1                                      IR_MEM-Out(S1274)
	S1366= IR_WB.Out={0,rS,cc,0,0,rD,0,1}                       IR-Out(S1276)
	S1367= IR_WB.Out31_26=0                                     IR-Out(S1276)
	S1368= IR_WB.Out25_21=rS                                    IR-Out(S1276)
	S1369= IR_WB.Out20_18=cc                                    IR-Out(S1276)
	S1370= IR_WB.Out17=0                                        IR-Out(S1276)
	S1371= IR_WB.Out16=0                                        IR-Out(S1276)
	S1372= IR_WB.Out15_11=rD                                    IR-Out(S1276)
	S1373= IR_WB.Out10_6=0                                      IR-Out(S1276)
	S1374= IR_WB.Out5_0=1                                       IR-Out(S1276)
	S1375= IAddrReg.Out={pid,addr}                              IAddrReg-Out(S1280)
	S1376= IAddrReg.Out1_0={{pid,addr}}[1:0]                    IAddrReg-Out(S1280)
	S1377= IAddrReg.Out4_0={{pid,addr}}[4:0]                    IAddrReg-Out(S1280)
	S1378= PC.CIA=addr                                          PC-Out(S1283)
	S1379= PC.CIA31_28=addr[31:28]                              PC-Out(S1283)
	S1380= PC.Out=addr+4                                        PC-Out(S1284)
	S1381= CP0.ASID=pid                                         CP0-Read-ASID(S1290)
	S1382= A_MEM.Out=>A_DMMU1.In                                Premise(F839)
	S1383= A_DMMU1.In=FU(a)                                     Path(S1294,S1382)
	S1384= A_DMMU1.Out=>A_DMMU2.In                              Premise(F840)
	S1385= A_DMMU2.In=FU(a)                                     Path(S1297,S1384)
	S1386= FU.OutID1=>A_EX.In                                   Premise(F841)
	S1387= A_EX.Out=>A_MEM.In                                   Premise(F842)
	S1388= A_MEM.In=FU(a)                                       Path(S1303,S1387)
	S1389= A_DMMU2.Out=>A_WB.In                                 Premise(F843)
	S1390= A_WB.In=FU(a)                                        Path(S1300,S1389)
	S1391= A_MEM.Out=>A_WB.In                                   Premise(F844)
	S1392= IR_EX.Out20_18=>CP1.cc                               Premise(F845)
	S1393= CP1.cc=cc                                            Path(S1312,S1392)
	S1394= IR_EX.Out16=>CP1.tf                                  Premise(F846)
	S1395= CP1.tf=0                                             Path(S1314,S1394)
	S1396= CP1.fp=FPConditionCode(cc,0)                         FP-PRODUCT(S1393,S1395)
	S1397= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit              Premise(F847)
	S1398= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                  Premise(F848)
	S1399= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit              Premise(F849)
	S1400= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                  Premise(F850)
	S1401= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit            Premise(F851)
	S1402= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                Premise(F852)
	S1403= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit            Premise(F853)
	S1404= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                Premise(F854)
	S1405= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                  Premise(F855)
	S1406= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                      Premise(F856)
	S1407= FU.Bub_ID=>CU_ID.Bub                                 Premise(F857)
	S1408= FU.Halt_ID=>CU_ID.Halt                               Premise(F858)
	S1409= CU_ID.ICacheHitOut=>CU_ID.ICacheHit                  Premise(F859)
	S1410= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                  Premise(F860)
	S1411= CU_ID.IMMUHitOut=>CU_ID.IMMUHit                      Premise(F861)
	S1412= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                      Premise(F862)
	S1413= FU.Bub_IF=>CU_IF.Bub                                 Premise(F863)
	S1414= FU.Halt_IF=>CU_IF.Halt                               Premise(F864)
	S1415= ICache.Hit=>CU_IF.ICacheHit                          Premise(F865)
	S1416= IMMU.Hit=>CU_IF.IMMUHit                              Premise(F866)
	S1417= FU.Bub_IMMU=>CU_IMMU.Bub                             Premise(F867)
	S1418= FU.Halt_IMMU=>CU_IMMU.Halt                           Premise(F868)
	S1419= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                Premise(F869)
	S1420= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                    Premise(F870)
	S1421= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                 Premise(F871)
	S1422= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                     Premise(F872)
	S1423= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit               Premise(F873)
	S1424= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                 Premise(F874)
	S1425= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                   Premise(F875)
	S1426= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                     Premise(F876)
	S1427= ConditionReg_WB.Out=>CU_WB.fp                        Premise(F877)
	S1428= CU_WB.fp=FPConditionCode(cc,0)                       Path(S1318,S1427)
	S1429= ConditionReg_MEM.Out=>ConditionReg_DMMU1.In          Premise(F878)
	S1430= ConditionReg_DMMU1.In=FPConditionCode(cc,0)          Path(S1321,S1429)
	S1431= ConditionReg_DMMU1.Out=>ConditionReg_DMMU2.In        Premise(F879)
	S1432= ConditionReg_DMMU2.In=FPConditionCode(cc,0)          Path(S1324,S1431)
	S1433= CP1.fp=>ConditionReg_MEM.In                          Premise(F880)
	S1434= ConditionReg_MEM.In=FPConditionCode(cc,0)            Path(S1396,S1433)
	S1435= ConditionReg_DMMU2.Out=>ConditionReg_WB.In           Premise(F881)
	S1436= ConditionReg_WB.In=FPConditionCode(cc,0)             Path(S1327,S1435)
	S1437= ConditionReg_MEM.Out=>ConditionReg_WB.In             Premise(F882)
	S1438= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                 Premise(F883)
	S1439= ICache.Hit=>FU.ICacheHit                             Premise(F884)
	S1440= IR_DMMU1.Out=>FU.IR_DMMU1                            Premise(F885)
	S1441= FU.IR_DMMU1={0,rS,cc,0,0,rD,0,1}                     Path(S1330,S1440)
	S1442= IR_DMMU2.Out=>FU.IR_DMMU2                            Premise(F886)
	S1443= FU.IR_DMMU2={0,rS,cc,0,0,rD,0,1}                     Path(S1339,S1442)
	S1444= IR_EX.Out=>FU.IR_EX                                  Premise(F887)
	S1445= FU.IR_EX={0,rS,cc,0,0,rD,0,1}                        Path(S1309,S1444)
	S1446= IR_ID.Out=>FU.IR_ID                                  Premise(F888)
	S1447= FU.IR_ID={0,rS,cc,0,0,rD,0,1}                        Path(S1348,S1446)
	S1448= IR_IMMU.Out=>FU.IR_IMMU                              Premise(F889)
	S1449= IR_MEM.Out=>FU.IR_MEM                                Premise(F890)
	S1450= FU.IR_MEM={0,rS,cc,0,0,rD,0,1}                       Path(S1357,S1449)
	S1451= IR_WB.Out=>FU.IR_WB                                  Premise(F891)
	S1452= FU.IR_WB={0,rS,cc,0,0,rD,0,1}                        Path(S1366,S1451)
	S1453= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                   Premise(F892)
	S1454= FU.InDMMU1_WReg=rD                                   Path(S1336,S1453)
	S1455= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                   Premise(F893)
	S1456= FU.InDMMU2_WReg=rD                                   Path(S1345,S1455)
	S1457= IR_EX.Out15_11=>FU.InEX_WReg                         Premise(F894)
	S1458= FU.InEX_WReg=rD                                      Path(S1315,S1457)
	S1459= GPR.Rdata1=>FU.InID1                                 Premise(F895)
	S1460= IR_ID.Out25_21=>FU.InID1_RReg                        Premise(F896)
	S1461= FU.InID1_RReg=rS                                     Path(S1350,S1460)
	S1462= IR_MEM.Out15_11=>FU.InMEM_WReg                       Premise(F897)
	S1463= FU.InMEM_WReg=rD                                     Path(S1363,S1462)
	S1464= A_WB.Out=>FU.InWB                                    Premise(F898)
	S1465= FU.InWB=FU(a)                                        Path(S1306,S1464)
	S1466= IR_WB.Out15_11=>FU.InWB_WReg                         Premise(F899)
	S1467= FU.InWB_WReg=rD                                      Path(S1372,S1466)
	S1468= IR_ID.Out25_21=>GPR.RReg1                            Premise(F900)
	S1469= GPR.RReg1=rS                                         Path(S1350,S1468)
	S1470= GPR.Rdata1=a                                         GPR-Read(S1469,S1278)
	S1471= FU.InID1=a                                           Path(S1470,S1459)
	S1472= FU.OutID1=FU(a)                                      FU-Forward(S1471)
	S1473= A_EX.In=FU(a)                                        Path(S1472,S1386)
	S1474= A_WB.Out=>GPR.WData                                  Premise(F901)
	S1475= GPR.WData=FU(a)                                      Path(S1306,S1474)
	S1476= IR_WB.Out15_11=>GPR.WReg                             Premise(F902)
	S1477= GPR.WReg=rD                                          Path(S1372,S1476)
	S1478= IMMU.Addr=>IAddrReg.In                               Premise(F903)
	S1479= PC.Out=>ICache.IEA                                   Premise(F904)
	S1480= ICache.IEA=addr+4                                    Path(S1380,S1479)
	S1481= ICache.Hit=ICacheHit(addr+4)                         ICache-Search(S1480)
	S1482= CU_IF.ICacheHit=ICacheHit(addr+4)                    Path(S1481,S1415)
	S1483= FU.ICacheHit=ICacheHit(addr+4)                       Path(S1481,S1439)
	S1484= PC.Out=>ICache.IEA                                   Premise(F905)
	S1485= IMem.MEM8WordOut=>ICache.WData                       Premise(F906)
	S1486= ICache.Out=>ICacheReg.In                             Premise(F907)
	S1487= PC.Out=>IMMU.IEA                                     Premise(F908)
	S1488= IMMU.IEA=addr+4                                      Path(S1380,S1487)
	S1489= CP0.ASID=>IMMU.PID                                   Premise(F909)
	S1490= IMMU.PID=pid                                         Path(S1381,S1489)
	S1491= IMMU.Addr={pid,addr+4}                               IMMU-Search(S1490,S1488)
	S1492= IAddrReg.In={pid,addr+4}                             Path(S1491,S1478)
	S1493= IMMU.Hit=IMMUHit(pid,addr+4)                         IMMU-Search(S1490,S1488)
	S1494= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                    Path(S1493,S1416)
	S1495= IAddrReg.Out=>IMem.RAddr                             Premise(F910)
	S1496= IMem.RAddr={pid,addr}                                Path(S1375,S1495)
	S1497= IMem.Out={0,rS,cc,0,0,rD,0,1}                        IMem-Read(S1496,S1286)
	S1498= IMem.MEM8WordOut=IMemGet8Word({pid,addr})            IMem-Read(S1496,S1286)
	S1499= ICache.WData=IMemGet8Word({pid,addr})                Path(S1498,S1485)
	S1500= ICacheReg.Out=>IRMux.CacheData                       Premise(F911)
	S1501= CU_IMMU.ICacheHit=>IRMux.CacheSel                    Premise(F912)
	S1502= IMem.Out=>IRMux.MemData                              Premise(F913)
	S1503= IRMux.MemData={0,rS,cc,0,0,rD,0,1}                   Path(S1497,S1502)
	S1504= IRMux.Out={0,rS,cc,0,0,rD,0,1}                       IRMux-Select2(S1503)
	S1505= CU_IMMU.IMMUHit=>IRMux.MemSel                        Premise(F914)
	S1506= IR_MEM.Out=>IR_DMMU1.In                              Premise(F915)
	S1507= IR_DMMU1.In={0,rS,cc,0,0,rD,0,1}                     Path(S1357,S1506)
	S1508= IR_DMMU1.Out=>IR_DMMU2.In                            Premise(F916)
	S1509= IR_DMMU2.In={0,rS,cc,0,0,rD,0,1}                     Path(S1330,S1508)
	S1510= IR_ID.Out=>IR_EX.In                                  Premise(F917)
	S1511= IR_EX.In={0,rS,cc,0,0,rD,0,1}                        Path(S1348,S1510)
	S1512= ICache.Out=>IR_ID.In                                 Premise(F918)
	S1513= IRMux.Out=>IR_ID.In                                  Premise(F919)
	S1514= IR_ID.In={0,rS,cc,0,0,rD,0,1}                        Path(S1504,S1513)
	S1515= ICache.Out=>IR_IMMU.In                               Premise(F920)
	S1516= IR_EX.Out=>IR_MEM.In                                 Premise(F921)
	S1517= IR_MEM.In={0,rS,cc,0,0,rD,0,1}                       Path(S1309,S1516)
	S1518= IR_DMMU2.Out=>IR_WB.In                               Premise(F922)
	S1519= IR_WB.In={0,rS,cc,0,0,rD,0,1}                        Path(S1339,S1518)
	S1520= IR_MEM.Out=>IR_WB.In                                 Premise(F923)
	S1521= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                  Premise(F924)
	S1522= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                  Premise(F925)
	S1523= CU_DMMU1.IRFunc2=rS                                  Path(S1332,S1522)
	S1524= IR_DMMU1.Out31_26=>CU_DMMU1.Op                       Premise(F926)
	S1525= CU_DMMU1.Op=0                                        Path(S1331,S1524)
	S1526= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                     Premise(F927)
	S1527= CU_DMMU1.IRFunc=1                                    Path(S1338,S1526)
	S1528= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                  Premise(F928)
	S1529= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                  Premise(F929)
	S1530= CU_DMMU2.IRFunc2=rS                                  Path(S1341,S1529)
	S1531= IR_DMMU2.Out31_26=>CU_DMMU2.Op                       Premise(F930)
	S1532= CU_DMMU2.Op=0                                        Path(S1340,S1531)
	S1533= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                     Premise(F931)
	S1534= CU_DMMU2.IRFunc=1                                    Path(S1347,S1533)
	S1535= IR_EX.Out20_16=>CU_EX.IRFunc1                        Premise(F932)
	S1536= IR_EX.Out25_21=>CU_EX.IRFunc2                        Premise(F933)
	S1537= CU_EX.IRFunc2=rS                                     Path(S1311,S1536)
	S1538= IR_EX.Out31_26=>CU_EX.Op                             Premise(F934)
	S1539= CU_EX.Op=0                                           Path(S1310,S1538)
	S1540= IR_EX.Out5_0=>CU_EX.IRFunc                           Premise(F935)
	S1541= CU_EX.IRFunc=1                                       Path(S1317,S1540)
	S1542= IR_ID.Out20_16=>CU_ID.IRFunc1                        Premise(F936)
	S1543= IR_ID.Out25_21=>CU_ID.IRFunc2                        Premise(F937)
	S1544= CU_ID.IRFunc2=rS                                     Path(S1350,S1543)
	S1545= IR_ID.Out31_26=>CU_ID.Op                             Premise(F938)
	S1546= CU_ID.Op=0                                           Path(S1349,S1545)
	S1547= IR_ID.Out5_0=>CU_ID.IRFunc                           Premise(F939)
	S1548= CU_ID.IRFunc=1                                       Path(S1356,S1547)
	S1549= IR_MEM.Out20_16=>CU_MEM.IRFunc1                      Premise(F940)
	S1550= IR_MEM.Out25_21=>CU_MEM.IRFunc2                      Premise(F941)
	S1551= CU_MEM.IRFunc2=rS                                    Path(S1359,S1550)
	S1552= IR_MEM.Out31_26=>CU_MEM.Op                           Premise(F942)
	S1553= CU_MEM.Op=0                                          Path(S1358,S1552)
	S1554= IR_MEM.Out5_0=>CU_MEM.IRFunc                         Premise(F943)
	S1555= CU_MEM.IRFunc=1                                      Path(S1365,S1554)
	S1556= IR_WB.Out20_16=>CU_WB.IRFunc1                        Premise(F944)
	S1557= IR_WB.Out25_21=>CU_WB.IRFunc2                        Premise(F945)
	S1558= CU_WB.IRFunc2=rS                                     Path(S1368,S1557)
	S1559= IR_WB.Out31_26=>CU_WB.Op                             Premise(F946)
	S1560= CU_WB.Op=0                                           Path(S1367,S1559)
	S1561= IR_WB.Out5_0=>CU_WB.IRFunc                           Premise(F947)
	S1562= CU_WB.IRFunc=1                                       Path(S1374,S1561)
	S1563= CtrlA_MEM=0                                          Premise(F948)
	S1564= [A_MEM]=FU(a)                                        A_MEM-Hold(S1243,S1563)
	S1565= CtrlA_DMMU1=0                                        Premise(F949)
	S1566= [A_DMMU1]=FU(a)                                      A_DMMU1-Hold(S1245,S1565)
	S1567= CtrlA_DMMU2=0                                        Premise(F950)
	S1568= [A_DMMU2]=FU(a)                                      A_DMMU2-Hold(S1247,S1567)
	S1569= CtrlA_EX=0                                           Premise(F951)
	S1570= [A_EX]=FU(a)                                         A_EX-Hold(S1249,S1569)
	S1571= CtrlA_WB=1                                           Premise(F952)
	S1572= [A_WB]=FU(a)                                         A_WB-Write(S1390,S1571)
	S1573= CtrlIR_EX=0                                          Premise(F953)
	S1574= [IR_EX]={0,rS,cc,0,0,rD,0,1}                         IR_EX-Hold(S1253,S1573)
	S1575= CtrlCP1=0                                            Premise(F954)
	S1576= CtrlICache=0                                         Premise(F955)
	S1577= ICache[line_addr]=IMemGet8Word({pid,addr})           ICache-Hold(S1256,S1576)
	S1578= CtrlIMMU=0                                           Premise(F956)
	S1579= CtrlConditionReg_WB=1                                Premise(F957)
	S1580= [ConditionReg_WB]=FPConditionCode(cc,0)              ConditionReg_WB-Write(S1436,S1579)
	S1581= CtrlConditionReg_MEM=0                               Premise(F958)
	S1582= [ConditionReg_MEM]=FPConditionCode(cc,0)             ConditionReg_MEM-Hold(S1261,S1581)
	S1583= CtrlConditionReg_DMMU1=0                             Premise(F959)
	S1584= [ConditionReg_DMMU1]=FPConditionCode(cc,0)           ConditionReg_DMMU1-Hold(S1263,S1583)
	S1585= CtrlConditionReg_DMMU2=0                             Premise(F960)
	S1586= [ConditionReg_DMMU2]=FPConditionCode(cc,0)           ConditionReg_DMMU2-Hold(S1265,S1585)
	S1587= CtrlIR_DMMU1=0                                       Premise(F961)
	S1588= [IR_DMMU1]={0,rS,cc,0,0,rD,0,1}                      IR_DMMU1-Hold(S1267,S1587)
	S1589= CtrlIR_DMMU2=0                                       Premise(F962)
	S1590= [IR_DMMU2]={0,rS,cc,0,0,rD,0,1}                      IR_DMMU2-Hold(S1269,S1589)
	S1591= CtrlIR_ID=0                                          Premise(F963)
	S1592= [IR_ID]={0,rS,cc,0,0,rD,0,1}                         IR_ID-Hold(S1271,S1591)
	S1593= CtrlIR_IMMU=0                                        Premise(F964)
	S1594= CtrlIR_MEM=0                                         Premise(F965)
	S1595= [IR_MEM]={0,rS,cc,0,0,rD,0,1}                        IR_MEM-Hold(S1274,S1594)
	S1596= CtrlIR_WB=1                                          Premise(F966)
	S1597= [IR_WB]={0,rS,cc,0,0,rD,0,1}                         IR_WB-Write(S1519,S1596)
	S1598= CtrlGPR=0                                            Premise(F967)
	S1599= GPR[rS]=a                                            GPR-Hold(S1278,S1598)
	S1600= CtrlIAddrReg=0                                       Premise(F968)
	S1601= [IAddrReg]={pid,addr}                                IAddrReg-Hold(S1280,S1600)
	S1602= CtrlPC=0                                             Premise(F969)
	S1603= CtrlPCInc=0                                          Premise(F970)
	S1604= PC[CIA]=addr                                         PC-Hold(S1283,S1603)
	S1605= PC[Out]=addr+4                                       PC-Hold(S1284,S1602,S1603)
	S1606= CtrlIMem=0                                           Premise(F971)
	S1607= IMem[{pid,addr}]={0,rS,cc,0,0,rD,0,1}                IMem-Hold(S1286,S1606)
	S1608= CtrlICacheReg=0                                      Premise(F972)
	S1609= CtrlASIDIn=0                                         Premise(F973)
	S1610= CtrlCP0=0                                            Premise(F974)
	S1611= CP0[ASID]=pid                                        CP0-Hold(S1290,S1610)
	S1612= CtrlEPCIn=0                                          Premise(F975)
	S1613= CtrlExCodeIn=0                                       Premise(F976)
	S1614= CtrlIRMux=0                                          Premise(F977)

WB	S1615= A_MEM.Out=FU(a)                                      A_MEM-Out(S1564)
	S1616= A_MEM.Out1_0={FU(a)}[1:0]                            A_MEM-Out(S1564)
	S1617= A_MEM.Out4_0={FU(a)}[4:0]                            A_MEM-Out(S1564)
	S1618= A_DMMU1.Out=FU(a)                                    A_DMMU1-Out(S1566)
	S1619= A_DMMU1.Out1_0={FU(a)}[1:0]                          A_DMMU1-Out(S1566)
	S1620= A_DMMU1.Out4_0={FU(a)}[4:0]                          A_DMMU1-Out(S1566)
	S1621= A_DMMU2.Out=FU(a)                                    A_DMMU2-Out(S1568)
	S1622= A_DMMU2.Out1_0={FU(a)}[1:0]                          A_DMMU2-Out(S1568)
	S1623= A_DMMU2.Out4_0={FU(a)}[4:0]                          A_DMMU2-Out(S1568)
	S1624= A_EX.Out=FU(a)                                       A_EX-Out(S1570)
	S1625= A_EX.Out1_0={FU(a)}[1:0]                             A_EX-Out(S1570)
	S1626= A_EX.Out4_0={FU(a)}[4:0]                             A_EX-Out(S1570)
	S1627= A_WB.Out=FU(a)                                       A_WB-Out(S1572)
	S1628= A_WB.Out1_0={FU(a)}[1:0]                             A_WB-Out(S1572)
	S1629= A_WB.Out4_0={FU(a)}[4:0]                             A_WB-Out(S1572)
	S1630= IR_EX.Out={0,rS,cc,0,0,rD,0,1}                       IR_EX-Out(S1574)
	S1631= IR_EX.Out31_26=0                                     IR_EX-Out(S1574)
	S1632= IR_EX.Out25_21=rS                                    IR_EX-Out(S1574)
	S1633= IR_EX.Out20_18=cc                                    IR_EX-Out(S1574)
	S1634= IR_EX.Out17=0                                        IR_EX-Out(S1574)
	S1635= IR_EX.Out16=0                                        IR_EX-Out(S1574)
	S1636= IR_EX.Out15_11=rD                                    IR_EX-Out(S1574)
	S1637= IR_EX.Out10_6=0                                      IR_EX-Out(S1574)
	S1638= IR_EX.Out5_0=1                                       IR_EX-Out(S1574)
	S1639= ConditionReg_WB.Out=FPConditionCode(cc,0)            ConditionReg_WB-Out(S1580)
	S1640= ConditionReg_WB.Out1_0={FPConditionCode(cc,0)}[1:0]  ConditionReg_WB-Out(S1580)
	S1641= ConditionReg_WB.Out4_0={FPConditionCode(cc,0)}[4:0]  ConditionReg_WB-Out(S1580)
	S1642= ConditionReg_MEM.Out=FPConditionCode(cc,0)           ConditionReg_MEM-Out(S1582)
	S1643= ConditionReg_MEM.Out1_0={FPConditionCode(cc,0)}[1:0] ConditionReg_MEM-Out(S1582)
	S1644= ConditionReg_MEM.Out4_0={FPConditionCode(cc,0)}[4:0] ConditionReg_MEM-Out(S1582)
	S1645= ConditionReg_DMMU1.Out=FPConditionCode(cc,0)         ConditionReg_DMMU1-Out(S1584)
	S1646= ConditionReg_DMMU1.Out1_0={FPConditionCode(cc,0)}[1:0]ConditionReg_DMMU1-Out(S1584)
	S1647= ConditionReg_DMMU1.Out4_0={FPConditionCode(cc,0)}[4:0]ConditionReg_DMMU1-Out(S1584)
	S1648= ConditionReg_DMMU2.Out=FPConditionCode(cc,0)         ConditionReg_DMMU2-Out(S1586)
	S1649= ConditionReg_DMMU2.Out1_0={FPConditionCode(cc,0)}[1:0]ConditionReg_DMMU2-Out(S1586)
	S1650= ConditionReg_DMMU2.Out4_0={FPConditionCode(cc,0)}[4:0]ConditionReg_DMMU2-Out(S1586)
	S1651= IR_DMMU1.Out={0,rS,cc,0,0,rD,0,1}                    IR_DMMU1-Out(S1588)
	S1652= IR_DMMU1.Out31_26=0                                  IR_DMMU1-Out(S1588)
	S1653= IR_DMMU1.Out25_21=rS                                 IR_DMMU1-Out(S1588)
	S1654= IR_DMMU1.Out20_18=cc                                 IR_DMMU1-Out(S1588)
	S1655= IR_DMMU1.Out17=0                                     IR_DMMU1-Out(S1588)
	S1656= IR_DMMU1.Out16=0                                     IR_DMMU1-Out(S1588)
	S1657= IR_DMMU1.Out15_11=rD                                 IR_DMMU1-Out(S1588)
	S1658= IR_DMMU1.Out10_6=0                                   IR_DMMU1-Out(S1588)
	S1659= IR_DMMU1.Out5_0=1                                    IR_DMMU1-Out(S1588)
	S1660= IR_DMMU2.Out={0,rS,cc,0,0,rD,0,1}                    IR_DMMU2-Out(S1590)
	S1661= IR_DMMU2.Out31_26=0                                  IR_DMMU2-Out(S1590)
	S1662= IR_DMMU2.Out25_21=rS                                 IR_DMMU2-Out(S1590)
	S1663= IR_DMMU2.Out20_18=cc                                 IR_DMMU2-Out(S1590)
	S1664= IR_DMMU2.Out17=0                                     IR_DMMU2-Out(S1590)
	S1665= IR_DMMU2.Out16=0                                     IR_DMMU2-Out(S1590)
	S1666= IR_DMMU2.Out15_11=rD                                 IR_DMMU2-Out(S1590)
	S1667= IR_DMMU2.Out10_6=0                                   IR_DMMU2-Out(S1590)
	S1668= IR_DMMU2.Out5_0=1                                    IR_DMMU2-Out(S1590)
	S1669= IR_ID.Out={0,rS,cc,0,0,rD,0,1}                       IR-Out(S1592)
	S1670= IR_ID.Out31_26=0                                     IR-Out(S1592)
	S1671= IR_ID.Out25_21=rS                                    IR-Out(S1592)
	S1672= IR_ID.Out20_18=cc                                    IR-Out(S1592)
	S1673= IR_ID.Out17=0                                        IR-Out(S1592)
	S1674= IR_ID.Out16=0                                        IR-Out(S1592)
	S1675= IR_ID.Out15_11=rD                                    IR-Out(S1592)
	S1676= IR_ID.Out10_6=0                                      IR-Out(S1592)
	S1677= IR_ID.Out5_0=1                                       IR-Out(S1592)
	S1678= IR_MEM.Out={0,rS,cc,0,0,rD,0,1}                      IR_MEM-Out(S1595)
	S1679= IR_MEM.Out31_26=0                                    IR_MEM-Out(S1595)
	S1680= IR_MEM.Out25_21=rS                                   IR_MEM-Out(S1595)
	S1681= IR_MEM.Out20_18=cc                                   IR_MEM-Out(S1595)
	S1682= IR_MEM.Out17=0                                       IR_MEM-Out(S1595)
	S1683= IR_MEM.Out16=0                                       IR_MEM-Out(S1595)
	S1684= IR_MEM.Out15_11=rD                                   IR_MEM-Out(S1595)
	S1685= IR_MEM.Out10_6=0                                     IR_MEM-Out(S1595)
	S1686= IR_MEM.Out5_0=1                                      IR_MEM-Out(S1595)
	S1687= IR_WB.Out={0,rS,cc,0,0,rD,0,1}                       IR-Out(S1597)
	S1688= IR_WB.Out31_26=0                                     IR-Out(S1597)
	S1689= IR_WB.Out25_21=rS                                    IR-Out(S1597)
	S1690= IR_WB.Out20_18=cc                                    IR-Out(S1597)
	S1691= IR_WB.Out17=0                                        IR-Out(S1597)
	S1692= IR_WB.Out16=0                                        IR-Out(S1597)
	S1693= IR_WB.Out15_11=rD                                    IR-Out(S1597)
	S1694= IR_WB.Out10_6=0                                      IR-Out(S1597)
	S1695= IR_WB.Out5_0=1                                       IR-Out(S1597)
	S1696= IAddrReg.Out={pid,addr}                              IAddrReg-Out(S1601)
	S1697= IAddrReg.Out1_0={{pid,addr}}[1:0]                    IAddrReg-Out(S1601)
	S1698= IAddrReg.Out4_0={{pid,addr}}[4:0]                    IAddrReg-Out(S1601)
	S1699= PC.CIA=addr                                          PC-Out(S1604)
	S1700= PC.CIA31_28=addr[31:28]                              PC-Out(S1604)
	S1701= PC.Out=addr+4                                        PC-Out(S1605)
	S1702= CP0.ASID=pid                                         CP0-Read-ASID(S1611)
	S1703= A_MEM.Out=>A_DMMU1.In                                Premise(F978)
	S1704= A_DMMU1.In=FU(a)                                     Path(S1615,S1703)
	S1705= A_DMMU1.Out=>A_DMMU2.In                              Premise(F979)
	S1706= A_DMMU2.In=FU(a)                                     Path(S1618,S1705)
	S1707= FU.OutID1=>A_EX.In                                   Premise(F980)
	S1708= A_EX.Out=>A_MEM.In                                   Premise(F981)
	S1709= A_MEM.In=FU(a)                                       Path(S1624,S1708)
	S1710= A_DMMU2.Out=>A_WB.In                                 Premise(F982)
	S1711= A_WB.In=FU(a)                                        Path(S1621,S1710)
	S1712= A_MEM.Out=>A_WB.In                                   Premise(F983)
	S1713= IR_EX.Out20_18=>CP1.cc                               Premise(F984)
	S1714= CP1.cc=cc                                            Path(S1633,S1713)
	S1715= IR_EX.Out16=>CP1.tf                                  Premise(F985)
	S1716= CP1.tf=0                                             Path(S1635,S1715)
	S1717= CP1.fp=FPConditionCode(cc,0)                         FP-PRODUCT(S1714,S1716)
	S1718= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit              Premise(F986)
	S1719= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                  Premise(F987)
	S1720= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit              Premise(F988)
	S1721= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                  Premise(F989)
	S1722= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit            Premise(F990)
	S1723= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                Premise(F991)
	S1724= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit            Premise(F992)
	S1725= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                Premise(F993)
	S1726= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                  Premise(F994)
	S1727= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                      Premise(F995)
	S1728= FU.Bub_ID=>CU_ID.Bub                                 Premise(F996)
	S1729= FU.Halt_ID=>CU_ID.Halt                               Premise(F997)
	S1730= CU_ID.ICacheHitOut=>CU_ID.ICacheHit                  Premise(F998)
	S1731= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                  Premise(F999)
	S1732= CU_ID.IMMUHitOut=>CU_ID.IMMUHit                      Premise(F1000)
	S1733= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                      Premise(F1001)
	S1734= FU.Bub_IF=>CU_IF.Bub                                 Premise(F1002)
	S1735= FU.Halt_IF=>CU_IF.Halt                               Premise(F1003)
	S1736= ICache.Hit=>CU_IF.ICacheHit                          Premise(F1004)
	S1737= IMMU.Hit=>CU_IF.IMMUHit                              Premise(F1005)
	S1738= FU.Bub_IMMU=>CU_IMMU.Bub                             Premise(F1006)
	S1739= FU.Halt_IMMU=>CU_IMMU.Halt                           Premise(F1007)
	S1740= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                Premise(F1008)
	S1741= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                    Premise(F1009)
	S1742= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                 Premise(F1010)
	S1743= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                     Premise(F1011)
	S1744= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit               Premise(F1012)
	S1745= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                 Premise(F1013)
	S1746= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                   Premise(F1014)
	S1747= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                     Premise(F1015)
	S1748= ConditionReg_WB.Out=>CU_WB.fp                        Premise(F1016)
	S1749= CU_WB.fp=FPConditionCode(cc,0)                       Path(S1639,S1748)
	S1750= ConditionReg_MEM.Out=>ConditionReg_DMMU1.In          Premise(F1017)
	S1751= ConditionReg_DMMU1.In=FPConditionCode(cc,0)          Path(S1642,S1750)
	S1752= ConditionReg_DMMU1.Out=>ConditionReg_DMMU2.In        Premise(F1018)
	S1753= ConditionReg_DMMU2.In=FPConditionCode(cc,0)          Path(S1645,S1752)
	S1754= CP1.fp=>ConditionReg_MEM.In                          Premise(F1019)
	S1755= ConditionReg_MEM.In=FPConditionCode(cc,0)            Path(S1717,S1754)
	S1756= ConditionReg_DMMU2.Out=>ConditionReg_WB.In           Premise(F1020)
	S1757= ConditionReg_WB.In=FPConditionCode(cc,0)             Path(S1648,S1756)
	S1758= ConditionReg_MEM.Out=>ConditionReg_WB.In             Premise(F1021)
	S1759= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                 Premise(F1022)
	S1760= ICache.Hit=>FU.ICacheHit                             Premise(F1023)
	S1761= IR_DMMU1.Out=>FU.IR_DMMU1                            Premise(F1024)
	S1762= FU.IR_DMMU1={0,rS,cc,0,0,rD,0,1}                     Path(S1651,S1761)
	S1763= IR_DMMU2.Out=>FU.IR_DMMU2                            Premise(F1025)
	S1764= FU.IR_DMMU2={0,rS,cc,0,0,rD,0,1}                     Path(S1660,S1763)
	S1765= IR_EX.Out=>FU.IR_EX                                  Premise(F1026)
	S1766= FU.IR_EX={0,rS,cc,0,0,rD,0,1}                        Path(S1630,S1765)
	S1767= IR_ID.Out=>FU.IR_ID                                  Premise(F1027)
	S1768= FU.IR_ID={0,rS,cc,0,0,rD,0,1}                        Path(S1669,S1767)
	S1769= IR_IMMU.Out=>FU.IR_IMMU                              Premise(F1028)
	S1770= IR_MEM.Out=>FU.IR_MEM                                Premise(F1029)
	S1771= FU.IR_MEM={0,rS,cc,0,0,rD,0,1}                       Path(S1678,S1770)
	S1772= IR_WB.Out=>FU.IR_WB                                  Premise(F1030)
	S1773= FU.IR_WB={0,rS,cc,0,0,rD,0,1}                        Path(S1687,S1772)
	S1774= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                   Premise(F1031)
	S1775= FU.InDMMU1_WReg=rD                                   Path(S1657,S1774)
	S1776= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                   Premise(F1032)
	S1777= FU.InDMMU2_WReg=rD                                   Path(S1666,S1776)
	S1778= IR_EX.Out15_11=>FU.InEX_WReg                         Premise(F1033)
	S1779= FU.InEX_WReg=rD                                      Path(S1636,S1778)
	S1780= GPR.Rdata1=>FU.InID1                                 Premise(F1034)
	S1781= IR_ID.Out25_21=>FU.InID1_RReg                        Premise(F1035)
	S1782= FU.InID1_RReg=rS                                     Path(S1671,S1781)
	S1783= IR_MEM.Out15_11=>FU.InMEM_WReg                       Premise(F1036)
	S1784= FU.InMEM_WReg=rD                                     Path(S1684,S1783)
	S1785= A_WB.Out=>FU.InWB                                    Premise(F1037)
	S1786= FU.InWB=FU(a)                                        Path(S1627,S1785)
	S1787= IR_WB.Out15_11=>FU.InWB_WReg                         Premise(F1038)
	S1788= FU.InWB_WReg=rD                                      Path(S1693,S1787)
	S1789= IR_ID.Out25_21=>GPR.RReg1                            Premise(F1039)
	S1790= GPR.RReg1=rS                                         Path(S1671,S1789)
	S1791= GPR.Rdata1=a                                         GPR-Read(S1790,S1599)
	S1792= FU.InID1=a                                           Path(S1791,S1780)
	S1793= FU.OutID1=FU(a)                                      FU-Forward(S1792)
	S1794= A_EX.In=FU(a)                                        Path(S1793,S1707)
	S1795= A_WB.Out=>GPR.WData                                  Premise(F1040)
	S1796= GPR.WData=FU(a)                                      Path(S1627,S1795)
	S1797= IR_WB.Out15_11=>GPR.WReg                             Premise(F1041)
	S1798= GPR.WReg=rD                                          Path(S1693,S1797)
	S1799= IMMU.Addr=>IAddrReg.In                               Premise(F1042)
	S1800= PC.Out=>ICache.IEA                                   Premise(F1043)
	S1801= ICache.IEA=addr+4                                    Path(S1701,S1800)
	S1802= ICache.Hit=ICacheHit(addr+4)                         ICache-Search(S1801)
	S1803= CU_IF.ICacheHit=ICacheHit(addr+4)                    Path(S1802,S1736)
	S1804= FU.ICacheHit=ICacheHit(addr+4)                       Path(S1802,S1760)
	S1805= PC.Out=>ICache.IEA                                   Premise(F1044)
	S1806= IMem.MEM8WordOut=>ICache.WData                       Premise(F1045)
	S1807= ICache.Out=>ICacheReg.In                             Premise(F1046)
	S1808= PC.Out=>IMMU.IEA                                     Premise(F1047)
	S1809= IMMU.IEA=addr+4                                      Path(S1701,S1808)
	S1810= CP0.ASID=>IMMU.PID                                   Premise(F1048)
	S1811= IMMU.PID=pid                                         Path(S1702,S1810)
	S1812= IMMU.Addr={pid,addr+4}                               IMMU-Search(S1811,S1809)
	S1813= IAddrReg.In={pid,addr+4}                             Path(S1812,S1799)
	S1814= IMMU.Hit=IMMUHit(pid,addr+4)                         IMMU-Search(S1811,S1809)
	S1815= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                    Path(S1814,S1737)
	S1816= IAddrReg.Out=>IMem.RAddr                             Premise(F1049)
	S1817= IMem.RAddr={pid,addr}                                Path(S1696,S1816)
	S1818= IMem.Out={0,rS,cc,0,0,rD,0,1}                        IMem-Read(S1817,S1607)
	S1819= IMem.MEM8WordOut=IMemGet8Word({pid,addr})            IMem-Read(S1817,S1607)
	S1820= ICache.WData=IMemGet8Word({pid,addr})                Path(S1819,S1806)
	S1821= ICacheReg.Out=>IRMux.CacheData                       Premise(F1050)
	S1822= CU_IMMU.ICacheHit=>IRMux.CacheSel                    Premise(F1051)
	S1823= IMem.Out=>IRMux.MemData                              Premise(F1052)
	S1824= IRMux.MemData={0,rS,cc,0,0,rD,0,1}                   Path(S1818,S1823)
	S1825= IRMux.Out={0,rS,cc,0,0,rD,0,1}                       IRMux-Select2(S1824)
	S1826= CU_IMMU.IMMUHit=>IRMux.MemSel                        Premise(F1053)
	S1827= IR_MEM.Out=>IR_DMMU1.In                              Premise(F1054)
	S1828= IR_DMMU1.In={0,rS,cc,0,0,rD,0,1}                     Path(S1678,S1827)
	S1829= IR_DMMU1.Out=>IR_DMMU2.In                            Premise(F1055)
	S1830= IR_DMMU2.In={0,rS,cc,0,0,rD,0,1}                     Path(S1651,S1829)
	S1831= IR_ID.Out=>IR_EX.In                                  Premise(F1056)
	S1832= IR_EX.In={0,rS,cc,0,0,rD,0,1}                        Path(S1669,S1831)
	S1833= ICache.Out=>IR_ID.In                                 Premise(F1057)
	S1834= IRMux.Out=>IR_ID.In                                  Premise(F1058)
	S1835= IR_ID.In={0,rS,cc,0,0,rD,0,1}                        Path(S1825,S1834)
	S1836= ICache.Out=>IR_IMMU.In                               Premise(F1059)
	S1837= IR_EX.Out=>IR_MEM.In                                 Premise(F1060)
	S1838= IR_MEM.In={0,rS,cc,0,0,rD,0,1}                       Path(S1630,S1837)
	S1839= IR_DMMU2.Out=>IR_WB.In                               Premise(F1061)
	S1840= IR_WB.In={0,rS,cc,0,0,rD,0,1}                        Path(S1660,S1839)
	S1841= IR_MEM.Out=>IR_WB.In                                 Premise(F1062)
	S1842= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                  Premise(F1063)
	S1843= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                  Premise(F1064)
	S1844= CU_DMMU1.IRFunc2=rS                                  Path(S1653,S1843)
	S1845= IR_DMMU1.Out31_26=>CU_DMMU1.Op                       Premise(F1065)
	S1846= CU_DMMU1.Op=0                                        Path(S1652,S1845)
	S1847= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                     Premise(F1066)
	S1848= CU_DMMU1.IRFunc=1                                    Path(S1659,S1847)
	S1849= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                  Premise(F1067)
	S1850= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                  Premise(F1068)
	S1851= CU_DMMU2.IRFunc2=rS                                  Path(S1662,S1850)
	S1852= IR_DMMU2.Out31_26=>CU_DMMU2.Op                       Premise(F1069)
	S1853= CU_DMMU2.Op=0                                        Path(S1661,S1852)
	S1854= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                     Premise(F1070)
	S1855= CU_DMMU2.IRFunc=1                                    Path(S1668,S1854)
	S1856= IR_EX.Out20_16=>CU_EX.IRFunc1                        Premise(F1071)
	S1857= IR_EX.Out25_21=>CU_EX.IRFunc2                        Premise(F1072)
	S1858= CU_EX.IRFunc2=rS                                     Path(S1632,S1857)
	S1859= IR_EX.Out31_26=>CU_EX.Op                             Premise(F1073)
	S1860= CU_EX.Op=0                                           Path(S1631,S1859)
	S1861= IR_EX.Out5_0=>CU_EX.IRFunc                           Premise(F1074)
	S1862= CU_EX.IRFunc=1                                       Path(S1638,S1861)
	S1863= IR_ID.Out20_16=>CU_ID.IRFunc1                        Premise(F1075)
	S1864= IR_ID.Out25_21=>CU_ID.IRFunc2                        Premise(F1076)
	S1865= CU_ID.IRFunc2=rS                                     Path(S1671,S1864)
	S1866= IR_ID.Out31_26=>CU_ID.Op                             Premise(F1077)
	S1867= CU_ID.Op=0                                           Path(S1670,S1866)
	S1868= IR_ID.Out5_0=>CU_ID.IRFunc                           Premise(F1078)
	S1869= CU_ID.IRFunc=1                                       Path(S1677,S1868)
	S1870= IR_MEM.Out20_16=>CU_MEM.IRFunc1                      Premise(F1079)
	S1871= IR_MEM.Out25_21=>CU_MEM.IRFunc2                      Premise(F1080)
	S1872= CU_MEM.IRFunc2=rS                                    Path(S1680,S1871)
	S1873= IR_MEM.Out31_26=>CU_MEM.Op                           Premise(F1081)
	S1874= CU_MEM.Op=0                                          Path(S1679,S1873)
	S1875= IR_MEM.Out5_0=>CU_MEM.IRFunc                         Premise(F1082)
	S1876= CU_MEM.IRFunc=1                                      Path(S1686,S1875)
	S1877= IR_WB.Out20_16=>CU_WB.IRFunc1                        Premise(F1083)
	S1878= IR_WB.Out25_21=>CU_WB.IRFunc2                        Premise(F1084)
	S1879= CU_WB.IRFunc2=rS                                     Path(S1689,S1878)
	S1880= IR_WB.Out31_26=>CU_WB.Op                             Premise(F1085)
	S1881= CU_WB.Op=0                                           Path(S1688,S1880)
	S1882= IR_WB.Out5_0=>CU_WB.IRFunc                           Premise(F1086)
	S1883= CU_WB.IRFunc=1                                       Path(S1695,S1882)
	S1884= CtrlA_MEM=0                                          Premise(F1087)
	S1885= [A_MEM]=FU(a)                                        A_MEM-Hold(S1564,S1884)
	S1886= CtrlA_DMMU1=0                                        Premise(F1088)
	S1887= [A_DMMU1]=FU(a)                                      A_DMMU1-Hold(S1566,S1886)
	S1888= CtrlA_DMMU2=0                                        Premise(F1089)
	S1889= [A_DMMU2]=FU(a)                                      A_DMMU2-Hold(S1568,S1888)
	S1890= CtrlA_EX=0                                           Premise(F1090)
	S1891= [A_EX]=FU(a)                                         A_EX-Hold(S1570,S1890)
	S1892= CtrlA_WB=0                                           Premise(F1091)
	S1893= [A_WB]=FU(a)                                         A_WB-Hold(S1572,S1892)
	S1894= CtrlIR_EX=0                                          Premise(F1092)
	S1895= [IR_EX]={0,rS,cc,0,0,rD,0,1}                         IR_EX-Hold(S1574,S1894)
	S1896= CtrlCP1=0                                            Premise(F1093)
	S1897= CtrlICache=0                                         Premise(F1094)
	S1898= ICache[line_addr]=IMemGet8Word({pid,addr})           ICache-Hold(S1577,S1897)
	S1899= CtrlIMMU=0                                           Premise(F1095)
	S1900= CtrlConditionReg_WB=0                                Premise(F1096)
	S1901= [ConditionReg_WB]=FPConditionCode(cc,0)              ConditionReg_WB-Hold(S1580,S1900)
	S1902= CtrlConditionReg_MEM=0                               Premise(F1097)
	S1903= [ConditionReg_MEM]=FPConditionCode(cc,0)             ConditionReg_MEM-Hold(S1582,S1902)
	S1904= CtrlConditionReg_DMMU1=0                             Premise(F1098)
	S1905= [ConditionReg_DMMU1]=FPConditionCode(cc,0)           ConditionReg_DMMU1-Hold(S1584,S1904)
	S1906= CtrlConditionReg_DMMU2=0                             Premise(F1099)
	S1907= [ConditionReg_DMMU2]=FPConditionCode(cc,0)           ConditionReg_DMMU2-Hold(S1586,S1906)
	S1908= CtrlIR_DMMU1=0                                       Premise(F1100)
	S1909= [IR_DMMU1]={0,rS,cc,0,0,rD,0,1}                      IR_DMMU1-Hold(S1588,S1908)
	S1910= CtrlIR_DMMU2=0                                       Premise(F1101)
	S1911= [IR_DMMU2]={0,rS,cc,0,0,rD,0,1}                      IR_DMMU2-Hold(S1590,S1910)
	S1912= CtrlIR_ID=0                                          Premise(F1102)
	S1913= [IR_ID]={0,rS,cc,0,0,rD,0,1}                         IR_ID-Hold(S1592,S1912)
	S1914= CtrlIR_IMMU=0                                        Premise(F1103)
	S1915= CtrlIR_MEM=0                                         Premise(F1104)
	S1916= [IR_MEM]={0,rS,cc,0,0,rD,0,1}                        IR_MEM-Hold(S1595,S1915)
	S1917= CtrlIR_WB=0                                          Premise(F1105)
	S1918= [IR_WB]={0,rS,cc,0,0,rD,0,1}                         IR_WB-Hold(S1597,S1917)
	S1919= CtrlGPR=0                                            Premise(F1106)
	S1920= GPR[rS]=a                                            GPR-Hold(S1599,S1919)
	S1921= CtrlIAddrReg=0                                       Premise(F1107)
	S1922= [IAddrReg]={pid,addr}                                IAddrReg-Hold(S1601,S1921)
	S1923= CtrlPC=0                                             Premise(F1108)
	S1924= CtrlPCInc=0                                          Premise(F1109)
	S1925= PC[CIA]=addr                                         PC-Hold(S1604,S1924)
	S1926= PC[Out]=addr+4                                       PC-Hold(S1605,S1923,S1924)
	S1927= CtrlIMem=0                                           Premise(F1110)
	S1928= IMem[{pid,addr}]={0,rS,cc,0,0,rD,0,1}                IMem-Hold(S1607,S1927)
	S1929= CtrlICacheReg=0                                      Premise(F1111)
	S1930= CtrlASIDIn=0                                         Premise(F1112)
	S1931= CtrlCP0=0                                            Premise(F1113)
	S1932= CP0[ASID]=pid                                        CP0-Hold(S1611,S1931)
	S1933= CtrlEPCIn=0                                          Premise(F1114)
	S1934= CtrlExCodeIn=0                                       Premise(F1115)
	S1935= CtrlIRMux=0                                          Premise(F1116)

POST	S1885= [A_MEM]=FU(a)                                        A_MEM-Hold(S1564,S1884)
	S1887= [A_DMMU1]=FU(a)                                      A_DMMU1-Hold(S1566,S1886)
	S1889= [A_DMMU2]=FU(a)                                      A_DMMU2-Hold(S1568,S1888)
	S1891= [A_EX]=FU(a)                                         A_EX-Hold(S1570,S1890)
	S1893= [A_WB]=FU(a)                                         A_WB-Hold(S1572,S1892)
	S1895= [IR_EX]={0,rS,cc,0,0,rD,0,1}                         IR_EX-Hold(S1574,S1894)
	S1898= ICache[line_addr]=IMemGet8Word({pid,addr})           ICache-Hold(S1577,S1897)
	S1901= [ConditionReg_WB]=FPConditionCode(cc,0)              ConditionReg_WB-Hold(S1580,S1900)
	S1903= [ConditionReg_MEM]=FPConditionCode(cc,0)             ConditionReg_MEM-Hold(S1582,S1902)
	S1905= [ConditionReg_DMMU1]=FPConditionCode(cc,0)           ConditionReg_DMMU1-Hold(S1584,S1904)
	S1907= [ConditionReg_DMMU2]=FPConditionCode(cc,0)           ConditionReg_DMMU2-Hold(S1586,S1906)
	S1909= [IR_DMMU1]={0,rS,cc,0,0,rD,0,1}                      IR_DMMU1-Hold(S1588,S1908)
	S1911= [IR_DMMU2]={0,rS,cc,0,0,rD,0,1}                      IR_DMMU2-Hold(S1590,S1910)
	S1913= [IR_ID]={0,rS,cc,0,0,rD,0,1}                         IR_ID-Hold(S1592,S1912)
	S1916= [IR_MEM]={0,rS,cc,0,0,rD,0,1}                        IR_MEM-Hold(S1595,S1915)
	S1918= [IR_WB]={0,rS,cc,0,0,rD,0,1}                         IR_WB-Hold(S1597,S1917)
	S1920= GPR[rS]=a                                            GPR-Hold(S1599,S1919)
	S1922= [IAddrReg]={pid,addr}                                IAddrReg-Hold(S1601,S1921)
	S1925= PC[CIA]=addr                                         PC-Hold(S1604,S1924)
	S1926= PC[Out]=addr+4                                       PC-Hold(S1605,S1923,S1924)
	S1928= IMem[{pid,addr}]={0,rS,cc,0,0,rD,0,1}                IMem-Hold(S1607,S1927)
	S1932= CP0[ASID]=pid                                        CP0-Hold(S1611,S1931)

