#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sat Apr 20 17:03:34 2024
# Process ID: 13736
# Current directory: U:/EE316/p6/EE316_Project6-Final-/vga_sync
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8948 U:\EE316\p6\EE316_Project6-Final-\vga_sync\vga_sync.xpr
# Log file: U:/EE316/p6/EE316_Project6-Final-/vga_sync/vivado.log
# Journal file: U:/EE316/p6/EE316_Project6-Final-/vga_sync\vivado.jou
#-----------------------------------------------------------
start_gui
open_project U:/EE316/p6/EE316_Project6-Final-/vga_sync/vga_sync.xpr
INFO: [Project 1-313] Project file moved from 'C:/Temp/EE316/p6/EE316_Project6-Final/vga_sync' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] Board Part Repository Path: Could not find the directory 'U:/../Users/olaol/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store', nor could it be found using path 'C:/Users/olaol/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'u:/EE316/p6/EE316_Project6-Final-/ip_repo/vga_bram_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 969.762 ; gain = 117.137
update_compile_order -fileset sources_1
open_bd_design {U:/EE316/p6/EE316_Project6-Final-/vga_sync/vga_sync.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:user:vga_bram:1.0 - vga_bram_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_0
Successfully read diagram <design_1> from BD file <U:/EE316/p6/EE316_Project6-Final-/vga_sync/vga_sync.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 969.762 ; gain = 0.000
ipx::edit_ip_in_project -upgrade true -name vga_bram_v1_0_project -directory U:/EE316/p6/EE316_Project6-Final-/vga_sync/vga_sync.tmp/vga_bram_v1_0_project u:/EE316/p6/EE316_Project6-Final-/ip_repo/vga_bram_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 969.762 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'u:/EE316/p6/EE316_Project6-Final-/ip_repo/vga_bram_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 969.762 ; gain = 0.000
update_compile_order -fileset sources_1
current_project vga_sync
current_project vga_bram_v1_0_project
add_files -norecurse -copy_to u:/EE316/p6/EE316_Project6-Final-/ip_repo/vga_bram_1.0/src U:/EE316/p6/EE316_Project6-Final-/ip_repo/vga_bram_1.0/src/vga_sync.vhd
ERROR: [Vivado 12-3630] The destination file 'u:/EE316/p6/EE316_Project6-Final-/ip_repo/vga_bram_1.0/src/vga_sync.vhd' already exists, please use -force if you want to overwrite!
add_files -norecurse -copy_to u:/EE316/p6/EE316_Project6-Final-/ip_repo/vga_bram_1.0/src U:/EE316/p6/EE316_Project6-Final-/ip_repo/vga_bram_1.0/src/vga_sync.vhd -force
WARNING: [Vivado 12-3631] The destination file or directory 'u:/EE316/p6/EE316_Project6-Final-/ip_repo/vga_bram_1.0/src/vga_sync.vhd' already exists, -force is used to overwrite it
u:/EE316/p6/EE316_Project6-Final-/ip_repo/vga_bram_1.0/src/vga_sync.vhd
update_compile_order -fileset sources_1
add_files -norecurse -copy_to u:/EE316/p6/EE316_Project6-Final-/ip_repo/vga_bram_1.0/src U:/EE316/p6/EE316_Project6-Final-/ip_repo/vga_bram_1.0/src/blk_mem_gen_0/blk_mem_gen_0.xci
ERROR: [Vivado 12-3629] The destination directory 'u:/EE316/p6/EE316_Project6-Final-/ip_repo/vga_bram_1.0/src/blk_mem_gen_0' already exists, please use -force if you want to overwrite!
add_files -norecurse -copy_to u:/EE316/p6/EE316_Project6-Final-/ip_repo/vga_bram_1.0/src U:/EE316/p6/EE316_Project6-Final-/ip_repo/vga_bram_1.0/src/blk_mem_gen_0/blk_mem_gen_0.xci -force
WARNING: [Vivado 12-3631] The destination file or directory 'u:/EE316/p6/EE316_Project6-Final-/ip_repo/vga_bram_1.0/src/blk_mem_gen_0' already exists, -force is used to overwrite it
u:/EE316/p6/EE316_Project6-Final-/ip_repo/vga_bram_1.0/src/blk_mem_gen_0/blk_mem_gen_0.xci
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_project
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'u:/EE316/p6/EE316_Project6-Final-/ip_repo/vga_bram_1.0'.
report_ip_status -name ip_status
delete_bd_objs [get_bd_cells blk_mem_gen_0]
delete_bd_objs [get_bd_cells processing_system7_0]
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:vga_bram:1.0 [get_ips  design_1_vga_bram_0_0] -log ip_upgrade.log
Upgrading 'U:/EE316/p6/EE316_Project6-Final-/vga_sync/vga_sync.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_vga_bram_0_0 to use current project options
Wrote  : <U:\EE316\p6\EE316_Project6-Final-\vga_sync\vga_sync.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <U:/EE316/p6/EE316_Project6-Final-/vga_sync/vga_sync.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'U:/EE316/p6/EE316_Project6-Final-/vga_sync/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_vga_bram_0_0] -no_script -sync -force -quiet
set_property synth_checkpoint_mode None [get_files  U:/EE316/p6/EE316_Project6-Final-/vga_sync/vga_sync.srcs/sources_1/bd/design_1/design_1.bd]
generate_target all [get_files  U:/EE316/p6/EE316_Project6-Final-/vga_sync/vga_sync.srcs/sources_1/bd/design_1/design_1.bd]
ERROR: [BD 41-758] The following clock pins are not connected to a valid clock source: 
/vga_bram_0/s00_axi_aclk

ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design U:/EE316/p6/EE316_Project6-Final-/vga_sync/vga_sync.srcs/sources_1/bd/design_1/design_1.bd 
ERROR: [Common 17-39] 'generate_target' failed due to earlier errors.
report_ip_status -name ip_status 
ipx::edit_ip_in_project -upgrade true -name vga_bram_v1_0_project -directory U:/EE316/p6/EE316_Project6-Final-/vga_sync/vga_sync.tmp/vga_bram_v1_0_project u:/EE316/p6/EE316_Project6-Final-/ip_repo/vga_bram_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1184.188 ; gain = 0.215
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'u:/EE316/p6/EE316_Project6-Final-/ip_repo/vga_bram_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1184.188 ; gain = 0.215
update_compile_order -fileset sources_1
add_files -norecurse -copy_to u:/EE316/p6/EE316_Project6-Final-/ip_repo/vga_bram_1.0/src U:/EE316/p6/EE316_Project6-Final-/ip_repo/vga_bram_1.0/src/vga_sync.vhd
ERROR: [Vivado 12-3630] The destination file 'u:/EE316/p6/EE316_Project6-Final-/ip_repo/vga_bram_1.0/src/vga_sync.vhd' already exists, please use -force if you want to overwrite!
add_files -norecurse -copy_to u:/EE316/p6/EE316_Project6-Final-/ip_repo/vga_bram_1.0/src U:/EE316/p6/EE316_Project6-Final-/ip_repo/vga_bram_1.0/src/vga_sync.vhd -force
WARNING: [Vivado 12-3631] The destination file or directory 'u:/EE316/p6/EE316_Project6-Final-/ip_repo/vga_bram_1.0/src/vga_sync.vhd' already exists, -force is used to overwrite it
u:/EE316/p6/EE316_Project6-Final-/ip_repo/vga_bram_1.0/src/vga_sync.vhd
update_compile_order -fileset sources_1
add_files -norecurse -copy_to u:/EE316/p6/EE316_Project6-Final-/ip_repo/vga_bram_1.0/src U:/EE316/p6/EE316_Project6-Final-/ip_repo/vga_bram_1.0/src/blk_mem_gen_0/blk_mem_gen_0.xci
ERROR: [Vivado 12-3629] The destination directory 'u:/EE316/p6/EE316_Project6-Final-/ip_repo/vga_bram_1.0/src/blk_mem_gen_0' already exists, please use -force if you want to overwrite!
add_files -norecurse -copy_to u:/EE316/p6/EE316_Project6-Final-/ip_repo/vga_bram_1.0/src U:/EE316/p6/EE316_Project6-Final-/ip_repo/vga_bram_1.0/src/blk_mem_gen_0/blk_mem_gen_0.xci -force
WARNING: [Vivado 12-3631] The destination file or directory 'u:/EE316/p6/EE316_Project6-Final-/ip_repo/vga_bram_1.0/src/blk_mem_gen_0' already exists, -force is used to overwrite it
u:/EE316/p6/EE316_Project6-Final-/ip_repo/vga_bram_1.0/src/blk_mem_gen_0/blk_mem_gen_0.xci
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-4963] blk_mem_gen_0 has board value specified. The packaged IP will be restricted to usage with board 'digilentinc.com:cora-z7-07s:part0:1.1'
WARNING: [IP_Flow 19-5226] Project source file 'u:/EE316/p6/EE316_Project6-Final-/ip_repo/vga_bram_1.0/component.xml' ignored by IP packager.
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-4963] blk_mem_gen_0 has board value specified. The packaged IP will be restricted to usage with board 'digilentinc.com:cora-z7-07s:part0:1.1'
WARNING: [IP_Flow 19-5226] Project source file 'u:/EE316/p6/EE316_Project6-Final-/ip_repo/vga_bram_1.0/component.xml' ignored by IP packager.
INFO: [IP_Flow 19-3166] Bus Interface 'S00_AXI': References existing memory map 'S00_AXI'.
set_property core_revision 2 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path u:/EE316/p6/EE316_Project6-Final-/ip_repo/vga_bram_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'u:/EE316/p6/EE316_Project6-Final-/ip_repo/vga_bram_1.0'
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:vga_bram:1.0 [get_ips  design_1_vga_bram_0_0] -log ip_upgrade.log
Upgrading 'U:/EE316/p6/EE316_Project6-Final-/vga_sync/vga_sync.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_vga_bram_0_0 (vga_bram_v1.0 1.0) from revision 1 to revision 2
WARNING: [IP_Flow 19-4698] Upgrade has added port 'I_CLK_125MHZ'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'I_CLK_50MHZ'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'hsync'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'vga_b'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'vga_g'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'vga_r'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'vsync'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'design_1_vga_bram_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'design_1_vga_bram_0_0' has identified issues that may require user intervention. Please review the upgrade log 'u:/EE316/p6/EE316_Project6-Final-/vga_sync/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
Wrote  : <U:\EE316\p6\EE316_Project6-Final-\vga_sync\vga_sync.srcs\sources_1\bd\design_1\design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'U:/EE316/p6/EE316_Project6-Final-/vga_sync/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_vga_bram_0_0] -no_script -sync -force -quiet
generate_target all [get_files  U:/EE316/p6/EE316_Project6-Final-/vga_sync/vga_sync.srcs/sources_1/bd/design_1/design_1.bd]
ERROR: [BD 41-758] The following clock pins are not connected to a valid clock source: 
/vga_bram_0/s00_axi_aclk

ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design U:/EE316/p6/EE316_Project6-Final-/vga_sync/vga_sync.srcs/sources_1/bd/design_1/design_1.bd 
ERROR: [Common 17-39] 'generate_target' failed due to earlier errors.
startgroup
create_bd_port -dir O hsync
connect_bd_net [get_bd_pins /vga_bram_0/hsync] [get_bd_ports hsync]
endgroup
startgroup
create_bd_port -dir O vsync
connect_bd_net [get_bd_pins /vga_bram_0/vsync] [get_bd_ports vsync]
endgroup
startgroup
create_bd_port -dir O -from 3 -to 0 vga_r
connect_bd_net [get_bd_pins /vga_bram_0/vga_r] [get_bd_ports vga_r]
endgroup
startgroup
create_bd_port -dir O -from 3 -to 0 vga_g
connect_bd_net [get_bd_pins /vga_bram_0/vga_g] [get_bd_ports vga_g]
endgroup
startgroup
create_bd_port -dir O -from 3 -to 0 vga_b
connect_bd_net [get_bd_pins /vga_bram_0/vga_b] [get_bd_ports vga_b]
endgroup
set_property location {1 532 -170} [get_bd_cells vga_bram_0]
set_property location {1 498 -80} [get_bd_cells vga_bram_0]
set_property location {1 606 51} [get_bd_cells vga_bram_0]
set_property location {0.5 359 -9} [get_bd_cells vga_bram_0]
set_property location {0.5 151 -82} [get_bd_cells vga_bram_0]
set_property location {0.5 14 -138} [get_bd_cells vga_bram_0]
set_property location {1 22 -205} [get_bd_cells vga_bram_0]
set_property location {1 1 -106} [get_bd_cells vga_bram_0]
set_property location {1 14 -36} [get_bd_cells vga_bram_0]
set_property location {1 17 18} [get_bd_cells vga_bram_0]
set_property location {1 17 94} [get_bd_cells vga_bram_0]
set_property location {1 -46 98} [get_bd_cells vga_bram_0]
set_property location {1 19 -100} [get_bd_cells vga_bram_0]
set_property location {1.5 813 -111} [get_bd_cells vga_bram_0]
set_property location {1.5 995 -112} [get_bd_cells vga_bram_0]
set_property location {1254 -100} [get_bd_ports vga_g]
set_property location {1185 -247} [get_bd_ports hsync]
set_property location {1222 -217} [get_bd_ports vga_r]
set_property location {1199 -163} [get_bd_ports vsync]
set_property location {1191 -137} [get_bd_ports vga_g]
set_property location {1199 -86} [get_bd_ports vga_b]
set_property location {1173 -65} [get_bd_ports vga_b]
set_property location {1173 -89} [get_bd_ports vsync]
set_property location {1183 -127} [get_bd_ports vsync]
set_property location {1213 -111} [get_bd_ports vga_r]
set_property location {1198 -157} [get_bd_ports hsync]
set_property location {1187 -153} [get_bd_ports hsync]
set_property location {1183 -65} [get_bd_ports vga_b]
set_property location {1188 -72} [get_bd_ports vga_b]
set_property location {0.5 668 59} [get_bd_cells vga_bram_0]
set_property location {1.5 945 46} [get_bd_cells vga_bram_0]
set_property location {1 949 62} [get_bd_cells vga_bram_0]
report_ip_status -name ip_status 
ipx::edit_ip_in_project -upgrade true -name vga_bram_v1_0_project -directory U:/EE316/p6/EE316_Project6-Final-/vga_sync/vga_sync.tmp/vga_bram_v1_0_project u:/EE316/p6/EE316_Project6-Final-/ip_repo/vga_bram_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1193.609 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'u:/EE316/p6/EE316_Project6-Final-/ip_repo/vga_bram_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1193.609 ; gain = 0.000
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-4963] blk_mem_gen_0 has board value specified. The packaged IP will be restricted to usage with board 'digilentinc.com:cora-z7-07s:part0:1.1'
WARNING: [IP_Flow 19-5226] Project source file 'u:/EE316/p6/EE316_Project6-Final-/ip_repo/vga_bram_1.0/component.xml' ignored by IP packager.
set_property core_revision 3 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path u:/EE316/p6/EE316_Project6-Final-/ip_repo/vga_bram_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'u:/EE316/p6/EE316_Project6-Final-/ip_repo/vga_bram_1.0'
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:vga_bram:1.0 [get_ips  design_1_vga_bram_0_0] -log ip_upgrade.log
Upgrading 'U:/EE316/p6/EE316_Project6-Final-/vga_sync/vga_sync.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_vga_bram_0_0 (vga_bram_v1.0 1.0) from revision 2 to revision 3
Wrote  : <U:\EE316\p6\EE316_Project6-Final-\vga_sync\vga_sync.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <U:/EE316/p6/EE316_Project6-Final-/vga_sync/vga_sync.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'U:/EE316/p6/EE316_Project6-Final-/vga_sync/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_vga_bram_0_0] -no_script -sync -force -quiet
generate_target all [get_files  U:/EE316/p6/EE316_Project6-Final-/vga_sync/vga_sync.srcs/sources_1/bd/design_1/design_1.bd]
ERROR: [BD 41-758] The following clock pins are not connected to a valid clock source: 
/vga_bram_0/s00_axi_aclk

ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design U:/EE316/p6/EE316_Project6-Final-/vga_sync/vga_sync.srcs/sources_1/bd/design_1/design_1.bd 
ERROR: [Common 17-39] 'generate_target' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Sat Apr 20 18:16:30 2024...
