$date
	Wed Nov 10 13:35:20 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module jc_tb $end
$var wire 4 ! out [3:0] $end
$var reg 1 " clk $end
$var reg 1 # reset $end
$scope module dut $end
$var wire 1 " clk $end
$var wire 4 $ out [3:0] $end
$var wire 1 # reset $end
$var reg 4 % q [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx %
bx $
1#
0"
bx !
$end
#5
b0 !
b0 $
b0 %
1"
#10
0"
#15
1"
#20
0"
0#
#25
b1 !
b1 $
b1 %
1"
#30
0"
#35
b11 !
b11 $
b11 %
1"
#40
0"
#45
b111 !
b111 $
b111 %
1"
#50
0"
#55
b1111 !
b1111 $
b1111 %
1"
#60
0"
#65
b1110 !
b1110 $
b1110 %
1"
#70
0"
#75
b1100 !
b1100 $
b1100 %
1"
#80
0"
#85
b1000 !
b1000 $
b1000 %
1"
#90
0"
#95
b0 !
b0 $
b0 %
1"
#100
0"
