//`timescale 1ns / 1ps
////////////////////////////////////////////////////////////////////////////////////
//// Company: 
//// Engineer: 
//// 
//// Create Date: 04/20/2025 08:44:50 PM
//// Design Name: 
//// Module Name: uart_top
//// Project Name: 
//// Target Devices: 
//// Tool Versions: 
//// Description: 
//// 
//// Dependencies: 
//// 
//// Revision:
//// Revision 0.01 - File Created
//// Additional Comments:
//// 
////////////////////////////////////////////////////////////////////////////////////


//module uart_top(
//    input wire i_top_clk,
//    input wire i_top_rst,
//    input wire i_top_start_bit,
//    input wire i_top_parity_bit,
//    input wire [7:0]i_top_tx_data,
//    output reg [7:0]o_top_rx_data
//    );
//    wire w_top_tx_data;
//    wire w_top_tx_data_done;
//    wire w_top_tx_busy;
//    uart_tx DUI(.i_tx_clk(i_top_clk),
//                .i_tx_rst(i_top_rst),
//                .i_start_bit(i_top_start_bit),
//                .i_data_in(i_top_tx_data),
//                .i_parity_bit(i_top_parity_bit),
//                .o_tx_data_out(w_top_tx_data),
//                .o_tx_data_done(w_top_tx_data_done),
//                .o_tx_busy(w_top_tx_busy)
//                );
                
//     baud_rate DUI(.)           
//endmodule
