set ::env(PROJECT_NAME) diffeq
set ::env(DESIGN_TOP) diffeq
set ::env(DESIGN_DIR) RTL_Benchmark/Verilog/Gate_Level_Netlist/diffeq/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/Verilog/Gate_Level_Netlist/diffeq/rtl/diffeq.v
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) Gate_Level_Netlist
