Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2.2 (lin64) Build 4126759 Thu Feb  8 23:52:05 MST 2024
| Date         : Mon Feb 26 21:37:33 2024
| Host         : csa running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -warn_on_violation -file bd_0_wrapper_timing_summary_postroute_physopted.rpt -pb bd_0_wrapper_timing_summary_postroute_physopted.pb -rpx bd_0_wrapper_timing_summary_postroute_physopted.rpx
| Design       : bd_0_wrapper
| Device       : 7a200t-sbv484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Physopt postRoute
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  166         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (130)
6. checking no_output_delay (36)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (130)
--------------------------------
 There are 130 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (36)
--------------------------------
 There are 36 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.308        0.000                      0                  517        0.194        0.000                      0                  517        4.500        0.000                       0                   177  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              4.308        0.000                      0                  517        0.194        0.000                      0                  517        4.500        0.000                       0                   177  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        ap_clk                      
(none)                      ap_clk        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        4.308ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.194ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.308ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mul_32s_32s_48_2_1_U1/tmp_product__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_32s_32s_48_2_1_U1/buff0_reg__0/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 4.206ns (99.952%)  route 0.002ns (0.048%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=180, unset)          0.973     0.973    bd_0_i/hls_inst/inst/mul_32s_32s_48_2_1_U1/ap_clk
    DSP48_X4Y44          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_48_2_1_U1/tmp_product__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y44          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[0])
                                                      4.206     5.179 r  bd_0_i/hls_inst/inst/mul_32s_32s_48_2_1_U1/tmp_product__0/PCOUT[0]
                         net (fo=1, routed)           0.002     5.181    bd_0_i/hls_inst/inst/mul_32s_32s_48_2_1_U1/tmp_product__0_n_153
    DSP48_X4Y45          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_48_2_1_U1/buff0_reg__0/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=180, unset)          0.924    10.924    bd_0_i/hls_inst/inst/mul_32s_32s_48_2_1_U1/ap_clk
    DSP48_X4Y45          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_48_2_1_U1/buff0_reg__0/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X4Y45          DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -1.400     9.489    bd_0_i/hls_inst/inst/mul_32s_32s_48_2_1_U1/buff0_reg__0
  -------------------------------------------------------------------
                         required time                          9.489    
                         arrival time                          -5.181    
  -------------------------------------------------------------------
                         slack                                  4.308    

Slack (MET) :             4.308ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mul_32s_32s_48_2_1_U1/tmp_product__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_32s_32s_48_2_1_U1/buff0_reg__0/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 4.206ns (99.952%)  route 0.002ns (0.048%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=180, unset)          0.973     0.973    bd_0_i/hls_inst/inst/mul_32s_32s_48_2_1_U1/ap_clk
    DSP48_X4Y44          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_48_2_1_U1/tmp_product__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y44          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[10])
                                                      4.206     5.179 r  bd_0_i/hls_inst/inst/mul_32s_32s_48_2_1_U1/tmp_product__0/PCOUT[10]
                         net (fo=1, routed)           0.002     5.181    bd_0_i/hls_inst/inst/mul_32s_32s_48_2_1_U1/tmp_product__0_n_143
    DSP48_X4Y45          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_48_2_1_U1/buff0_reg__0/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=180, unset)          0.924    10.924    bd_0_i/hls_inst/inst/mul_32s_32s_48_2_1_U1/ap_clk
    DSP48_X4Y45          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_48_2_1_U1/buff0_reg__0/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X4Y45          DSP48E1 (Setup_dsp48e1_CLK_PCIN[10])
                                                     -1.400     9.489    bd_0_i/hls_inst/inst/mul_32s_32s_48_2_1_U1/buff0_reg__0
  -------------------------------------------------------------------
                         required time                          9.489    
                         arrival time                          -5.181    
  -------------------------------------------------------------------
                         slack                                  4.308    

Slack (MET) :             4.308ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mul_32s_32s_48_2_1_U1/tmp_product__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_32s_32s_48_2_1_U1/buff0_reg__0/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 4.206ns (99.952%)  route 0.002ns (0.048%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=180, unset)          0.973     0.973    bd_0_i/hls_inst/inst/mul_32s_32s_48_2_1_U1/ap_clk
    DSP48_X4Y44          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_48_2_1_U1/tmp_product__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y44          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[11])
                                                      4.206     5.179 r  bd_0_i/hls_inst/inst/mul_32s_32s_48_2_1_U1/tmp_product__0/PCOUT[11]
                         net (fo=1, routed)           0.002     5.181    bd_0_i/hls_inst/inst/mul_32s_32s_48_2_1_U1/tmp_product__0_n_142
    DSP48_X4Y45          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_48_2_1_U1/buff0_reg__0/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=180, unset)          0.924    10.924    bd_0_i/hls_inst/inst/mul_32s_32s_48_2_1_U1/ap_clk
    DSP48_X4Y45          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_48_2_1_U1/buff0_reg__0/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X4Y45          DSP48E1 (Setup_dsp48e1_CLK_PCIN[11])
                                                     -1.400     9.489    bd_0_i/hls_inst/inst/mul_32s_32s_48_2_1_U1/buff0_reg__0
  -------------------------------------------------------------------
                         required time                          9.489    
                         arrival time                          -5.181    
  -------------------------------------------------------------------
                         slack                                  4.308    

Slack (MET) :             4.308ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mul_32s_32s_48_2_1_U1/tmp_product__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_32s_32s_48_2_1_U1/buff0_reg__0/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 4.206ns (99.952%)  route 0.002ns (0.048%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=180, unset)          0.973     0.973    bd_0_i/hls_inst/inst/mul_32s_32s_48_2_1_U1/ap_clk
    DSP48_X4Y44          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_48_2_1_U1/tmp_product__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y44          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[12])
                                                      4.206     5.179 r  bd_0_i/hls_inst/inst/mul_32s_32s_48_2_1_U1/tmp_product__0/PCOUT[12]
                         net (fo=1, routed)           0.002     5.181    bd_0_i/hls_inst/inst/mul_32s_32s_48_2_1_U1/tmp_product__0_n_141
    DSP48_X4Y45          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_48_2_1_U1/buff0_reg__0/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=180, unset)          0.924    10.924    bd_0_i/hls_inst/inst/mul_32s_32s_48_2_1_U1/ap_clk
    DSP48_X4Y45          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_48_2_1_U1/buff0_reg__0/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X4Y45          DSP48E1 (Setup_dsp48e1_CLK_PCIN[12])
                                                     -1.400     9.489    bd_0_i/hls_inst/inst/mul_32s_32s_48_2_1_U1/buff0_reg__0
  -------------------------------------------------------------------
                         required time                          9.489    
                         arrival time                          -5.181    
  -------------------------------------------------------------------
                         slack                                  4.308    

Slack (MET) :             4.308ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mul_32s_32s_48_2_1_U1/tmp_product__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_32s_32s_48_2_1_U1/buff0_reg__0/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 4.206ns (99.952%)  route 0.002ns (0.048%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=180, unset)          0.973     0.973    bd_0_i/hls_inst/inst/mul_32s_32s_48_2_1_U1/ap_clk
    DSP48_X4Y44          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_48_2_1_U1/tmp_product__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y44          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[13])
                                                      4.206     5.179 r  bd_0_i/hls_inst/inst/mul_32s_32s_48_2_1_U1/tmp_product__0/PCOUT[13]
                         net (fo=1, routed)           0.002     5.181    bd_0_i/hls_inst/inst/mul_32s_32s_48_2_1_U1/tmp_product__0_n_140
    DSP48_X4Y45          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_48_2_1_U1/buff0_reg__0/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=180, unset)          0.924    10.924    bd_0_i/hls_inst/inst/mul_32s_32s_48_2_1_U1/ap_clk
    DSP48_X4Y45          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_48_2_1_U1/buff0_reg__0/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X4Y45          DSP48E1 (Setup_dsp48e1_CLK_PCIN[13])
                                                     -1.400     9.489    bd_0_i/hls_inst/inst/mul_32s_32s_48_2_1_U1/buff0_reg__0
  -------------------------------------------------------------------
                         required time                          9.489    
                         arrival time                          -5.181    
  -------------------------------------------------------------------
                         slack                                  4.308    

Slack (MET) :             4.308ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mul_32s_32s_48_2_1_U1/tmp_product__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_32s_32s_48_2_1_U1/buff0_reg__0/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 4.206ns (99.952%)  route 0.002ns (0.048%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=180, unset)          0.973     0.973    bd_0_i/hls_inst/inst/mul_32s_32s_48_2_1_U1/ap_clk
    DSP48_X4Y44          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_48_2_1_U1/tmp_product__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y44          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[14])
                                                      4.206     5.179 r  bd_0_i/hls_inst/inst/mul_32s_32s_48_2_1_U1/tmp_product__0/PCOUT[14]
                         net (fo=1, routed)           0.002     5.181    bd_0_i/hls_inst/inst/mul_32s_32s_48_2_1_U1/tmp_product__0_n_139
    DSP48_X4Y45          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_48_2_1_U1/buff0_reg__0/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=180, unset)          0.924    10.924    bd_0_i/hls_inst/inst/mul_32s_32s_48_2_1_U1/ap_clk
    DSP48_X4Y45          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_48_2_1_U1/buff0_reg__0/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X4Y45          DSP48E1 (Setup_dsp48e1_CLK_PCIN[14])
                                                     -1.400     9.489    bd_0_i/hls_inst/inst/mul_32s_32s_48_2_1_U1/buff0_reg__0
  -------------------------------------------------------------------
                         required time                          9.489    
                         arrival time                          -5.181    
  -------------------------------------------------------------------
                         slack                                  4.308    

Slack (MET) :             4.308ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mul_32s_32s_48_2_1_U1/tmp_product__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_32s_32s_48_2_1_U1/buff0_reg__0/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 4.206ns (99.952%)  route 0.002ns (0.048%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=180, unset)          0.973     0.973    bd_0_i/hls_inst/inst/mul_32s_32s_48_2_1_U1/ap_clk
    DSP48_X4Y44          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_48_2_1_U1/tmp_product__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y44          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[15])
                                                      4.206     5.179 r  bd_0_i/hls_inst/inst/mul_32s_32s_48_2_1_U1/tmp_product__0/PCOUT[15]
                         net (fo=1, routed)           0.002     5.181    bd_0_i/hls_inst/inst/mul_32s_32s_48_2_1_U1/tmp_product__0_n_138
    DSP48_X4Y45          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_48_2_1_U1/buff0_reg__0/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=180, unset)          0.924    10.924    bd_0_i/hls_inst/inst/mul_32s_32s_48_2_1_U1/ap_clk
    DSP48_X4Y45          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_48_2_1_U1/buff0_reg__0/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X4Y45          DSP48E1 (Setup_dsp48e1_CLK_PCIN[15])
                                                     -1.400     9.489    bd_0_i/hls_inst/inst/mul_32s_32s_48_2_1_U1/buff0_reg__0
  -------------------------------------------------------------------
                         required time                          9.489    
                         arrival time                          -5.181    
  -------------------------------------------------------------------
                         slack                                  4.308    

Slack (MET) :             4.308ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mul_32s_32s_48_2_1_U1/tmp_product__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_32s_32s_48_2_1_U1/buff0_reg__0/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 4.206ns (99.952%)  route 0.002ns (0.048%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=180, unset)          0.973     0.973    bd_0_i/hls_inst/inst/mul_32s_32s_48_2_1_U1/ap_clk
    DSP48_X4Y44          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_48_2_1_U1/tmp_product__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y44          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[16])
                                                      4.206     5.179 r  bd_0_i/hls_inst/inst/mul_32s_32s_48_2_1_U1/tmp_product__0/PCOUT[16]
                         net (fo=1, routed)           0.002     5.181    bd_0_i/hls_inst/inst/mul_32s_32s_48_2_1_U1/tmp_product__0_n_137
    DSP48_X4Y45          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_48_2_1_U1/buff0_reg__0/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=180, unset)          0.924    10.924    bd_0_i/hls_inst/inst/mul_32s_32s_48_2_1_U1/ap_clk
    DSP48_X4Y45          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_48_2_1_U1/buff0_reg__0/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X4Y45          DSP48E1 (Setup_dsp48e1_CLK_PCIN[16])
                                                     -1.400     9.489    bd_0_i/hls_inst/inst/mul_32s_32s_48_2_1_U1/buff0_reg__0
  -------------------------------------------------------------------
                         required time                          9.489    
                         arrival time                          -5.181    
  -------------------------------------------------------------------
                         slack                                  4.308    

Slack (MET) :             4.308ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mul_32s_32s_48_2_1_U1/tmp_product__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_32s_32s_48_2_1_U1/buff0_reg__0/PCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 4.206ns (99.952%)  route 0.002ns (0.048%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=180, unset)          0.973     0.973    bd_0_i/hls_inst/inst/mul_32s_32s_48_2_1_U1/ap_clk
    DSP48_X4Y44          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_48_2_1_U1/tmp_product__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y44          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[17])
                                                      4.206     5.179 r  bd_0_i/hls_inst/inst/mul_32s_32s_48_2_1_U1/tmp_product__0/PCOUT[17]
                         net (fo=1, routed)           0.002     5.181    bd_0_i/hls_inst/inst/mul_32s_32s_48_2_1_U1/tmp_product__0_n_136
    DSP48_X4Y45          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_48_2_1_U1/buff0_reg__0/PCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=180, unset)          0.924    10.924    bd_0_i/hls_inst/inst/mul_32s_32s_48_2_1_U1/ap_clk
    DSP48_X4Y45          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_48_2_1_U1/buff0_reg__0/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X4Y45          DSP48E1 (Setup_dsp48e1_CLK_PCIN[17])
                                                     -1.400     9.489    bd_0_i/hls_inst/inst/mul_32s_32s_48_2_1_U1/buff0_reg__0
  -------------------------------------------------------------------
                         required time                          9.489    
                         arrival time                          -5.181    
  -------------------------------------------------------------------
                         slack                                  4.308    

Slack (MET) :             4.308ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mul_32s_32s_48_2_1_U1/tmp_product__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_32s_32s_48_2_1_U1/buff0_reg__0/PCIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 4.206ns (99.952%)  route 0.002ns (0.048%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=180, unset)          0.973     0.973    bd_0_i/hls_inst/inst/mul_32s_32s_48_2_1_U1/ap_clk
    DSP48_X4Y44          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_48_2_1_U1/tmp_product__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y44          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[18])
                                                      4.206     5.179 r  bd_0_i/hls_inst/inst/mul_32s_32s_48_2_1_U1/tmp_product__0/PCOUT[18]
                         net (fo=1, routed)           0.002     5.181    bd_0_i/hls_inst/inst/mul_32s_32s_48_2_1_U1/tmp_product__0_n_135
    DSP48_X4Y45          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_48_2_1_U1/buff0_reg__0/PCIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=180, unset)          0.924    10.924    bd_0_i/hls_inst/inst/mul_32s_32s_48_2_1_U1/ap_clk
    DSP48_X4Y45          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_48_2_1_U1/buff0_reg__0/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X4Y45          DSP48E1 (Setup_dsp48e1_CLK_PCIN[18])
                                                     -1.400     9.489    bd_0_i/hls_inst/inst/mul_32s_32s_48_2_1_U1/buff0_reg__0
  -------------------------------------------------------------------
                         required time                          9.489    
                         arrival time                          -5.181    
  -------------------------------------------------------------------
                         slack                                  4.308    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.428%)  route 0.144ns (50.572%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=180, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X73Y117        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y117        FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/Q
                         net (fo=50, routed)          0.144     0.695    bd_0_i/hls_inst/inst/ap_CS_fsm_state3
    SLICE_X73Y116        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=180, unset)          0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X73Y116        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/C
                         clock pessimism              0.000     0.432    
    SLICE_X73Y116        FDRE (Hold_fdre_C_D)         0.070     0.502    bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.695    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/mul_32s_32s_48_2_1_U1/buff0_reg[15]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_ln14_reg_189_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.164ns (58.746%)  route 0.115ns (41.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=180, unset)          0.410     0.410    bd_0_i/hls_inst/inst/mul_32s_32s_48_2_1_U1/ap_clk
    SLICE_X76Y112        FDRE                                         r  bd_0_i/hls_inst/inst/mul_32s_32s_48_2_1_U1/buff0_reg[15]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y112        FDRE (Prop_fdre_C_Q)         0.164     0.574 r  bd_0_i/hls_inst/inst/mul_32s_32s_48_2_1_U1/buff0_reg[15]__0/Q
                         net (fo=1, routed)           0.115     0.689    bd_0_i/hls_inst/inst/mul_32s_32s_48_2_1_U1_n_32
    SLICE_X74Y111        FDRE                                         r  bd_0_i/hls_inst/inst/mul_ln14_reg_189_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=180, unset)          0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X74Y111        FDRE                                         r  bd_0_i/hls_inst/inst/mul_ln14_reg_189_reg[15]/C
                         clock pessimism              0.000     0.432    
    SLICE_X74Y111        FDRE (Hold_fdre_C_D)         0.060     0.492    bd_0_i/hls_inst/inst/mul_ln14_reg_189_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.492    
                         arrival time                           0.689    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/mul_33s_32s_48_2_1_U2/buff0_reg[12]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_ln5_reg_169_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.871%)  route 0.136ns (49.129%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=180, unset)          0.410     0.410    bd_0_i/hls_inst/inst/mul_33s_32s_48_2_1_U2/ap_clk
    SLICE_X67Y110        FDRE                                         r  bd_0_i/hls_inst/inst/mul_33s_32s_48_2_1_U2/buff0_reg[12]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y110        FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/mul_33s_32s_48_2_1_U2/buff0_reg[12]__0/Q
                         net (fo=1, routed)           0.136     0.687    bd_0_i/hls_inst/inst/mul_33s_32s_48_2_1_U2_n_35
    SLICE_X67Y109        FDRE                                         r  bd_0_i/hls_inst/inst/mul_ln5_reg_169_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=180, unset)          0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X67Y109        FDRE                                         r  bd_0_i/hls_inst/inst/mul_ln5_reg_169_reg[12]/C
                         clock pessimism              0.000     0.432    
    SLICE_X67Y109        FDRE (Hold_fdre_C_D)         0.057     0.489    bd_0_i/hls_inst/inst/mul_ln5_reg_169_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.489    
                         arrival time                           0.687    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/mul_32s_32s_48_2_1_U1/buff0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_ln14_reg_189_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.250ns (69.799%)  route 0.108ns (30.201%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=180, unset)          0.410     0.410    bd_0_i/hls_inst/inst/mul_32s_32s_48_2_1_U1/ap_clk
    SLICE_X75Y110        FDRE                                         r  bd_0_i/hls_inst/inst/mul_32s_32s_48_2_1_U1/buff0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y110        FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/mul_32s_32s_48_2_1_U1/buff0_reg[2]/Q
                         net (fo=1, routed)           0.108     0.659    bd_0_i/hls_inst/inst/mul_32s_32s_48_2_1_U1/buff0_reg_n_0_[2]
    SLICE_X74Y111        LUT2 (Prop_lut2_I1_O)        0.045     0.704 r  bd_0_i/hls_inst/inst/mul_32s_32s_48_2_1_U1/mul_ln14_reg_189[19]_i_2/O
                         net (fo=1, routed)           0.000     0.704    bd_0_i/hls_inst/inst/mul_32s_32s_48_2_1_U1/mul_ln14_reg_189[19]_i_2_n_0
    SLICE_X74Y111        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.768 r  bd_0_i/hls_inst/inst/mul_32s_32s_48_2_1_U1/mul_ln14_reg_189_reg[19]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.768    bd_0_i/hls_inst/inst/buff0_reg__1[19]
    SLICE_X74Y111        FDRE                                         r  bd_0_i/hls_inst/inst/mul_ln14_reg_189_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=180, unset)          0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X74Y111        FDRE                                         r  bd_0_i/hls_inst/inst/mul_ln14_reg_189_reg[19]/C
                         clock pessimism              0.000     0.432    
    SLICE_X74Y111        FDRE (Hold_fdre_C_D)         0.134     0.566    bd_0_i/hls_inst/inst/mul_ln14_reg_189_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.566    
                         arrival time                           0.768    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.571%)  route 0.143ns (50.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=180, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X73Y116        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y116        FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[5]/Q
                         net (fo=35, routed)          0.143     0.695    bd_0_i/hls_inst/inst/ap_CS_fsm_state6
    SLICE_X72Y117        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=180, unset)          0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X72Y117        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[6]/C
                         clock pessimism              0.000     0.432    
    SLICE_X72Y117        FDRE (Hold_fdre_C_D)         0.053     0.485    bd_0_i/hls_inst/inst/ap_CS_fsm_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.485    
                         arrival time                           0.695    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/mul_33s_32s_48_2_1_U2/buff0_reg[0]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_ln5_reg_169_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.164ns (54.635%)  route 0.136ns (45.365%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=180, unset)          0.410     0.410    bd_0_i/hls_inst/inst/mul_33s_32s_48_2_1_U2/ap_clk
    SLICE_X66Y107        FDRE                                         r  bd_0_i/hls_inst/inst/mul_33s_32s_48_2_1_U2/buff0_reg[0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y107        FDRE (Prop_fdre_C_Q)         0.164     0.574 r  bd_0_i/hls_inst/inst/mul_33s_32s_48_2_1_U2/buff0_reg[0]__0/Q
                         net (fo=1, routed)           0.136     0.710    bd_0_i/hls_inst/inst/mul_33s_32s_48_2_1_U2_n_47
    SLICE_X67Y106        FDRE                                         r  bd_0_i/hls_inst/inst/mul_ln5_reg_169_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=180, unset)          0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X67Y106        FDRE                                         r  bd_0_i/hls_inst/inst/mul_ln5_reg_169_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X67Y106        FDRE (Hold_fdre_C_D)         0.057     0.489    bd_0_i/hls_inst/inst/mul_ln5_reg_169_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.489    
                         arrival time                           0.710    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/mul_33s_32s_48_2_1_U2/buff0_reg[10]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_ln5_reg_169_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.164ns (54.635%)  route 0.136ns (45.365%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=180, unset)          0.410     0.410    bd_0_i/hls_inst/inst/mul_33s_32s_48_2_1_U2/ap_clk
    SLICE_X66Y109        FDRE                                         r  bd_0_i/hls_inst/inst/mul_33s_32s_48_2_1_U2/buff0_reg[10]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y109        FDRE (Prop_fdre_C_Q)         0.164     0.574 r  bd_0_i/hls_inst/inst/mul_33s_32s_48_2_1_U2/buff0_reg[10]__0/Q
                         net (fo=1, routed)           0.136     0.710    bd_0_i/hls_inst/inst/mul_33s_32s_48_2_1_U2_n_37
    SLICE_X67Y108        FDRE                                         r  bd_0_i/hls_inst/inst/mul_ln5_reg_169_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=180, unset)          0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X67Y108        FDRE                                         r  bd_0_i/hls_inst/inst/mul_ln5_reg_169_reg[10]/C
                         clock pessimism              0.000     0.432    
    SLICE_X67Y108        FDRE (Hold_fdre_C_D)         0.057     0.489    bd_0_i/hls_inst/inst/mul_ln5_reg_169_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.489    
                         arrival time                           0.710    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/mul_33s_32s_48_2_1_U2/buff0_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_ln5_reg_169_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.164ns (54.635%)  route 0.136ns (45.365%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=180, unset)          0.410     0.410    bd_0_i/hls_inst/inst/mul_33s_32s_48_2_1_U2/ap_clk
    SLICE_X66Y107        FDRE                                         r  bd_0_i/hls_inst/inst/mul_33s_32s_48_2_1_U2/buff0_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y107        FDRE (Prop_fdre_C_Q)         0.164     0.574 r  bd_0_i/hls_inst/inst/mul_33s_32s_48_2_1_U2/buff0_reg[3]__0/Q
                         net (fo=1, routed)           0.136     0.710    bd_0_i/hls_inst/inst/mul_33s_32s_48_2_1_U2_n_44
    SLICE_X67Y106        FDRE                                         r  bd_0_i/hls_inst/inst/mul_ln5_reg_169_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=180, unset)          0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X67Y106        FDRE                                         r  bd_0_i/hls_inst/inst/mul_ln5_reg_169_reg[3]/C
                         clock pessimism              0.000     0.432    
    SLICE_X67Y106        FDRE (Hold_fdre_C_D)         0.055     0.487    bd_0_i/hls_inst/inst/mul_ln5_reg_169_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.487    
                         arrival time                           0.710    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/mul_33s_32s_48_2_1_U2/buff0_reg[9]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_ln5_reg_169_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.164ns (54.635%)  route 0.136ns (45.365%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=180, unset)          0.410     0.410    bd_0_i/hls_inst/inst/mul_33s_32s_48_2_1_U2/ap_clk
    SLICE_X66Y109        FDRE                                         r  bd_0_i/hls_inst/inst/mul_33s_32s_48_2_1_U2/buff0_reg[9]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y109        FDRE (Prop_fdre_C_Q)         0.164     0.574 r  bd_0_i/hls_inst/inst/mul_33s_32s_48_2_1_U2/buff0_reg[9]__0/Q
                         net (fo=1, routed)           0.136     0.710    bd_0_i/hls_inst/inst/mul_33s_32s_48_2_1_U2_n_38
    SLICE_X67Y108        FDRE                                         r  bd_0_i/hls_inst/inst/mul_ln5_reg_169_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=180, unset)          0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X67Y108        FDRE                                         r  bd_0_i/hls_inst/inst/mul_ln5_reg_169_reg[9]/C
                         clock pessimism              0.000     0.432    
    SLICE_X67Y108        FDRE (Hold_fdre_C_D)         0.055     0.487    bd_0_i/hls_inst/inst/mul_ln5_reg_169_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.487    
                         arrival time                           0.710    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/mul_33s_32s_48_2_1_U2/buff0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_ln5_reg_169_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.251ns (65.860%)  route 0.130ns (34.140%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=180, unset)          0.410     0.410    bd_0_i/hls_inst/inst/mul_33s_32s_48_2_1_U2/ap_clk
    SLICE_X65Y111        FDRE                                         r  bd_0_i/hls_inst/inst/mul_33s_32s_48_2_1_U2/buff0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y111        FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/mul_33s_32s_48_2_1_U2/buff0_reg[5]/Q
                         net (fo=1, routed)           0.130     0.681    bd_0_i/hls_inst/inst/mul_33s_32s_48_2_1_U2/buff0_reg_n_0_[5]
    SLICE_X66Y111        LUT2 (Prop_lut2_I1_O)        0.045     0.726 r  bd_0_i/hls_inst/inst/mul_33s_32s_48_2_1_U2/mul_ln5_reg_169[23]_i_3/O
                         net (fo=1, routed)           0.000     0.726    bd_0_i/hls_inst/inst/mul_33s_32s_48_2_1_U2/mul_ln5_reg_169[23]_i_3_n_0
    SLICE_X66Y111        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     0.791 r  bd_0_i/hls_inst/inst/mul_33s_32s_48_2_1_U2/mul_ln5_reg_169_reg[23]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.791    bd_0_i/hls_inst/inst/buff0_reg__1_0[22]
    SLICE_X66Y111        FDRE                                         r  bd_0_i/hls_inst/inst/mul_ln5_reg_169_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=180, unset)          0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X66Y111        FDRE                                         r  bd_0_i/hls_inst/inst/mul_ln5_reg_169_reg[22]/C
                         clock pessimism              0.000     0.432    
    SLICE_X66Y111        FDRE (Hold_fdre_C_D)         0.134     0.566    bd_0_i/hls_inst/inst/mul_ln5_reg_169_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.566    
                         arrival time                           0.791    
  -------------------------------------------------------------------
                         slack                                  0.226    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X4Y47    bd_0_i/hls_inst/inst/mul_32s_32s_48_2_1_U1/buff0_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X3Y47    bd_0_i/hls_inst/inst/mul_33s_32s_48_2_1_U2/buff0_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X4Y45    bd_0_i/hls_inst/inst/mul_32s_32s_48_2_1_U1/buff0_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X3Y45    bd_0_i/hls_inst/inst/mul_33s_32s_48_2_1_U2/buff0_reg__0/CLK
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X72Y117  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X72Y117  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X73Y117  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X73Y116  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X73Y116  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[4]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X73Y116  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[5]/C
Low Pulse Width   Slow    FDSE/C       n/a            0.500         5.000       4.500      SLICE_X72Y117  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
Low Pulse Width   Fast    FDSE/C       n/a            0.500         5.000       4.500      SLICE_X72Y117  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X72Y117  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X72Y117  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X73Y117  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X73Y117  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X73Y116  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X73Y116  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X73Y116  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[4]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X73Y116  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[4]/C
High Pulse Width  Slow    FDSE/C       n/a            0.500         5.000       4.500      SLICE_X72Y117  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
High Pulse Width  Fast    FDSE/C       n/a            0.500         5.000       4.500      SLICE_X72Y117  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X72Y117  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X72Y117  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X73Y117  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X73Y117  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X73Y116  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X73Y116  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X73Y116  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[4]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X73Y116  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            ap_ctrl_idle
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.096ns  (logic 0.150ns (7.156%)  route 1.946ns (92.844%))
  Logic Levels:           1  (LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_ctrl_start (IN)
                         net (fo=2, unset)            0.973     0.973    bd_0_i/hls_inst/inst/ap_start
    SLICE_X72Y117        LUT2 (Prop_lut2_I1_O)        0.150     1.123 r  bd_0_i/hls_inst/inst/ap_idle_INST_0/O
                         net (fo=0)                   0.973     2.096    ap_ctrl_idle
                                                                      r  ap_ctrl_idle (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            ap_ctrl_idle
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.866ns  (logic 0.046ns (5.310%)  route 0.820ns (94.690%))
  Logic Levels:           1  (LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_ctrl_start (IN)
                         net (fo=2, unset)            0.410     0.410    bd_0_i/hls_inst/inst/ap_start
    SLICE_X72Y117        LUT2 (Prop_lut2_I1_O)        0.046     0.456 r  bd_0_i/hls_inst/inst/ap_idle_INST_0/O
                         net (fo=0)                   0.410     0.866    ap_ctrl_idle
                                                                      r  ap_ctrl_idle (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  ap_clk
  To Clock:  

Max Delay            36 Endpoints
Min Delay            36 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/temperature_read_reg_149_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            temperature_o[31]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.320ns  (logic 2.036ns (47.132%)  route 2.284ns (52.868%))
  Logic Levels:           9  (CARRY4=8 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=180, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X75Y111        FDRE                                         r  bd_0_i/hls_inst/inst/temperature_read_reg_149_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y111        FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/temperature_read_reg_149_reg[4]/Q
                         net (fo=2, routed)           1.311     2.740    bd_0_i/hls_inst/inst/shl_ln_fu_126_p3[20]
    SLICE_X75Y111        LUT2 (Prop_lut2_I0_O)        0.124     2.864 r  bd_0_i/hls_inst/inst/temperature_o[3]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     2.864    bd_0_i/hls_inst/inst/temperature_o[3]_INST_0_i_3_n_0
    SLICE_X75Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.414 r  bd_0_i/hls_inst/inst/temperature_o[3]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.414    bd_0_i/hls_inst/inst/temperature_o[3]_INST_0_n_0
    SLICE_X75Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.528 r  bd_0_i/hls_inst/inst/temperature_o[7]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.528    bd_0_i/hls_inst/inst/temperature_o[7]_INST_0_n_0
    SLICE_X75Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.642 r  bd_0_i/hls_inst/inst/temperature_o[11]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.642    bd_0_i/hls_inst/inst/temperature_o[11]_INST_0_n_0
    SLICE_X75Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.756 r  bd_0_i/hls_inst/inst/temperature_o[15]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.756    bd_0_i/hls_inst/inst/temperature_o[15]_INST_0_n_0
    SLICE_X75Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.870 r  bd_0_i/hls_inst/inst/temperature_o[19]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.870    bd_0_i/hls_inst/inst/temperature_o[19]_INST_0_n_0
    SLICE_X75Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.984 r  bd_0_i/hls_inst/inst/temperature_o[23]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.984    bd_0_i/hls_inst/inst/temperature_o[23]_INST_0_n_0
    SLICE_X75Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.098 r  bd_0_i/hls_inst/inst/temperature_o[27]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     4.098    bd_0_i/hls_inst/inst/temperature_o[27]_INST_0_n_0
    SLICE_X75Y118        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.320 r  bd_0_i/hls_inst/inst/temperature_o[31]_INST_0/O[0]
                         net (fo=0)                   0.973     5.293    temperature_o[31]
                                                                      r  temperature_o[31] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/temperature_read_reg_149_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            temperature_o[28]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.318ns  (logic 2.034ns (47.107%)  route 2.284ns (52.893%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=180, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X75Y111        FDRE                                         r  bd_0_i/hls_inst/inst/temperature_read_reg_149_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y111        FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/temperature_read_reg_149_reg[4]/Q
                         net (fo=2, routed)           1.311     2.740    bd_0_i/hls_inst/inst/shl_ln_fu_126_p3[20]
    SLICE_X75Y111        LUT2 (Prop_lut2_I0_O)        0.124     2.864 r  bd_0_i/hls_inst/inst/temperature_o[3]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     2.864    bd_0_i/hls_inst/inst/temperature_o[3]_INST_0_i_3_n_0
    SLICE_X75Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.414 r  bd_0_i/hls_inst/inst/temperature_o[3]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.414    bd_0_i/hls_inst/inst/temperature_o[3]_INST_0_n_0
    SLICE_X75Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.528 r  bd_0_i/hls_inst/inst/temperature_o[7]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.528    bd_0_i/hls_inst/inst/temperature_o[7]_INST_0_n_0
    SLICE_X75Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.642 r  bd_0_i/hls_inst/inst/temperature_o[11]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.642    bd_0_i/hls_inst/inst/temperature_o[11]_INST_0_n_0
    SLICE_X75Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.756 r  bd_0_i/hls_inst/inst/temperature_o[15]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.756    bd_0_i/hls_inst/inst/temperature_o[15]_INST_0_n_0
    SLICE_X75Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.870 r  bd_0_i/hls_inst/inst/temperature_o[19]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.870    bd_0_i/hls_inst/inst/temperature_o[19]_INST_0_n_0
    SLICE_X75Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.984 r  bd_0_i/hls_inst/inst/temperature_o[23]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.984    bd_0_i/hls_inst/inst/temperature_o[23]_INST_0_n_0
    SLICE_X75Y117        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.318 r  bd_0_i/hls_inst/inst/temperature_o[27]_INST_0/O[1]
                         net (fo=0)                   0.973     5.291    temperature_o[28]
                                                                      r  temperature_o[28] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/temperature_read_reg_149_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            temperature_o[30]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.297ns  (logic 2.013ns (46.849%)  route 2.284ns (53.151%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=180, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X75Y111        FDRE                                         r  bd_0_i/hls_inst/inst/temperature_read_reg_149_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y111        FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/temperature_read_reg_149_reg[4]/Q
                         net (fo=2, routed)           1.311     2.740    bd_0_i/hls_inst/inst/shl_ln_fu_126_p3[20]
    SLICE_X75Y111        LUT2 (Prop_lut2_I0_O)        0.124     2.864 r  bd_0_i/hls_inst/inst/temperature_o[3]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     2.864    bd_0_i/hls_inst/inst/temperature_o[3]_INST_0_i_3_n_0
    SLICE_X75Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.414 r  bd_0_i/hls_inst/inst/temperature_o[3]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.414    bd_0_i/hls_inst/inst/temperature_o[3]_INST_0_n_0
    SLICE_X75Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.528 r  bd_0_i/hls_inst/inst/temperature_o[7]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.528    bd_0_i/hls_inst/inst/temperature_o[7]_INST_0_n_0
    SLICE_X75Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.642 r  bd_0_i/hls_inst/inst/temperature_o[11]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.642    bd_0_i/hls_inst/inst/temperature_o[11]_INST_0_n_0
    SLICE_X75Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.756 r  bd_0_i/hls_inst/inst/temperature_o[15]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.756    bd_0_i/hls_inst/inst/temperature_o[15]_INST_0_n_0
    SLICE_X75Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.870 r  bd_0_i/hls_inst/inst/temperature_o[19]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.870    bd_0_i/hls_inst/inst/temperature_o[19]_INST_0_n_0
    SLICE_X75Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.984 r  bd_0_i/hls_inst/inst/temperature_o[23]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.984    bd_0_i/hls_inst/inst/temperature_o[23]_INST_0_n_0
    SLICE_X75Y117        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.297 r  bd_0_i/hls_inst/inst/temperature_o[27]_INST_0/O[3]
                         net (fo=0)                   0.973     5.270    temperature_o[30]
                                                                      r  temperature_o[30] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/temperature_read_reg_149_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            temperature_o[29]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.223ns  (logic 1.939ns (45.917%)  route 2.284ns (54.083%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=180, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X75Y111        FDRE                                         r  bd_0_i/hls_inst/inst/temperature_read_reg_149_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y111        FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/temperature_read_reg_149_reg[4]/Q
                         net (fo=2, routed)           1.311     2.740    bd_0_i/hls_inst/inst/shl_ln_fu_126_p3[20]
    SLICE_X75Y111        LUT2 (Prop_lut2_I0_O)        0.124     2.864 r  bd_0_i/hls_inst/inst/temperature_o[3]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     2.864    bd_0_i/hls_inst/inst/temperature_o[3]_INST_0_i_3_n_0
    SLICE_X75Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.414 r  bd_0_i/hls_inst/inst/temperature_o[3]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.414    bd_0_i/hls_inst/inst/temperature_o[3]_INST_0_n_0
    SLICE_X75Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.528 r  bd_0_i/hls_inst/inst/temperature_o[7]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.528    bd_0_i/hls_inst/inst/temperature_o[7]_INST_0_n_0
    SLICE_X75Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.642 r  bd_0_i/hls_inst/inst/temperature_o[11]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.642    bd_0_i/hls_inst/inst/temperature_o[11]_INST_0_n_0
    SLICE_X75Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.756 r  bd_0_i/hls_inst/inst/temperature_o[15]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.756    bd_0_i/hls_inst/inst/temperature_o[15]_INST_0_n_0
    SLICE_X75Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.870 r  bd_0_i/hls_inst/inst/temperature_o[19]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.870    bd_0_i/hls_inst/inst/temperature_o[19]_INST_0_n_0
    SLICE_X75Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.984 r  bd_0_i/hls_inst/inst/temperature_o[23]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.984    bd_0_i/hls_inst/inst/temperature_o[23]_INST_0_n_0
    SLICE_X75Y117        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.223 r  bd_0_i/hls_inst/inst/temperature_o[27]_INST_0/O[2]
                         net (fo=0)                   0.973     5.196    temperature_o[29]
                                                                      r  temperature_o[29] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/temperature_read_reg_149_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            temperature_o[27]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.206ns  (logic 1.922ns (45.699%)  route 2.284ns (54.301%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=180, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X75Y111        FDRE                                         r  bd_0_i/hls_inst/inst/temperature_read_reg_149_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y111        FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/temperature_read_reg_149_reg[4]/Q
                         net (fo=2, routed)           1.311     2.740    bd_0_i/hls_inst/inst/shl_ln_fu_126_p3[20]
    SLICE_X75Y111        LUT2 (Prop_lut2_I0_O)        0.124     2.864 r  bd_0_i/hls_inst/inst/temperature_o[3]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     2.864    bd_0_i/hls_inst/inst/temperature_o[3]_INST_0_i_3_n_0
    SLICE_X75Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.414 r  bd_0_i/hls_inst/inst/temperature_o[3]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.414    bd_0_i/hls_inst/inst/temperature_o[3]_INST_0_n_0
    SLICE_X75Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.528 r  bd_0_i/hls_inst/inst/temperature_o[7]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.528    bd_0_i/hls_inst/inst/temperature_o[7]_INST_0_n_0
    SLICE_X75Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.642 r  bd_0_i/hls_inst/inst/temperature_o[11]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.642    bd_0_i/hls_inst/inst/temperature_o[11]_INST_0_n_0
    SLICE_X75Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.756 r  bd_0_i/hls_inst/inst/temperature_o[15]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.756    bd_0_i/hls_inst/inst/temperature_o[15]_INST_0_n_0
    SLICE_X75Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.870 r  bd_0_i/hls_inst/inst/temperature_o[19]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.870    bd_0_i/hls_inst/inst/temperature_o[19]_INST_0_n_0
    SLICE_X75Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.984 r  bd_0_i/hls_inst/inst/temperature_o[23]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.984    bd_0_i/hls_inst/inst/temperature_o[23]_INST_0_n_0
    SLICE_X75Y117        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.206 r  bd_0_i/hls_inst/inst/temperature_o[27]_INST_0/O[0]
                         net (fo=0)                   0.973     5.179    temperature_o[27]
                                                                      r  temperature_o[27] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/temperature_read_reg_149_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            temperature_o[24]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.204ns  (logic 1.920ns (45.673%)  route 2.284ns (54.327%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=180, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X75Y111        FDRE                                         r  bd_0_i/hls_inst/inst/temperature_read_reg_149_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y111        FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/temperature_read_reg_149_reg[4]/Q
                         net (fo=2, routed)           1.311     2.740    bd_0_i/hls_inst/inst/shl_ln_fu_126_p3[20]
    SLICE_X75Y111        LUT2 (Prop_lut2_I0_O)        0.124     2.864 r  bd_0_i/hls_inst/inst/temperature_o[3]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     2.864    bd_0_i/hls_inst/inst/temperature_o[3]_INST_0_i_3_n_0
    SLICE_X75Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.414 r  bd_0_i/hls_inst/inst/temperature_o[3]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.414    bd_0_i/hls_inst/inst/temperature_o[3]_INST_0_n_0
    SLICE_X75Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.528 r  bd_0_i/hls_inst/inst/temperature_o[7]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.528    bd_0_i/hls_inst/inst/temperature_o[7]_INST_0_n_0
    SLICE_X75Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.642 r  bd_0_i/hls_inst/inst/temperature_o[11]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.642    bd_0_i/hls_inst/inst/temperature_o[11]_INST_0_n_0
    SLICE_X75Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.756 r  bd_0_i/hls_inst/inst/temperature_o[15]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.756    bd_0_i/hls_inst/inst/temperature_o[15]_INST_0_n_0
    SLICE_X75Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.870 r  bd_0_i/hls_inst/inst/temperature_o[19]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.870    bd_0_i/hls_inst/inst/temperature_o[19]_INST_0_n_0
    SLICE_X75Y116        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.204 r  bd_0_i/hls_inst/inst/temperature_o[23]_INST_0/O[1]
                         net (fo=0)                   0.973     5.177    temperature_o[24]
                                                                      r  temperature_o[24] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/temperature_read_reg_149_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            temperature_o[26]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.183ns  (logic 1.899ns (45.400%)  route 2.284ns (54.600%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=180, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X75Y111        FDRE                                         r  bd_0_i/hls_inst/inst/temperature_read_reg_149_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y111        FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/temperature_read_reg_149_reg[4]/Q
                         net (fo=2, routed)           1.311     2.740    bd_0_i/hls_inst/inst/shl_ln_fu_126_p3[20]
    SLICE_X75Y111        LUT2 (Prop_lut2_I0_O)        0.124     2.864 r  bd_0_i/hls_inst/inst/temperature_o[3]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     2.864    bd_0_i/hls_inst/inst/temperature_o[3]_INST_0_i_3_n_0
    SLICE_X75Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.414 r  bd_0_i/hls_inst/inst/temperature_o[3]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.414    bd_0_i/hls_inst/inst/temperature_o[3]_INST_0_n_0
    SLICE_X75Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.528 r  bd_0_i/hls_inst/inst/temperature_o[7]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.528    bd_0_i/hls_inst/inst/temperature_o[7]_INST_0_n_0
    SLICE_X75Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.642 r  bd_0_i/hls_inst/inst/temperature_o[11]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.642    bd_0_i/hls_inst/inst/temperature_o[11]_INST_0_n_0
    SLICE_X75Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.756 r  bd_0_i/hls_inst/inst/temperature_o[15]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.756    bd_0_i/hls_inst/inst/temperature_o[15]_INST_0_n_0
    SLICE_X75Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.870 r  bd_0_i/hls_inst/inst/temperature_o[19]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.870    bd_0_i/hls_inst/inst/temperature_o[19]_INST_0_n_0
    SLICE_X75Y116        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.183 r  bd_0_i/hls_inst/inst/temperature_o[23]_INST_0/O[3]
                         net (fo=0)                   0.973     5.156    temperature_o[26]
                                                                      r  temperature_o[26] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/temperature_read_reg_149_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            temperature_o[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.109ns  (logic 1.825ns (44.417%)  route 2.284ns (55.583%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=180, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X75Y111        FDRE                                         r  bd_0_i/hls_inst/inst/temperature_read_reg_149_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y111        FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/temperature_read_reg_149_reg[4]/Q
                         net (fo=2, routed)           1.311     2.740    bd_0_i/hls_inst/inst/shl_ln_fu_126_p3[20]
    SLICE_X75Y111        LUT2 (Prop_lut2_I0_O)        0.124     2.864 r  bd_0_i/hls_inst/inst/temperature_o[3]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     2.864    bd_0_i/hls_inst/inst/temperature_o[3]_INST_0_i_3_n_0
    SLICE_X75Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.414 r  bd_0_i/hls_inst/inst/temperature_o[3]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.414    bd_0_i/hls_inst/inst/temperature_o[3]_INST_0_n_0
    SLICE_X75Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.528 r  bd_0_i/hls_inst/inst/temperature_o[7]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.528    bd_0_i/hls_inst/inst/temperature_o[7]_INST_0_n_0
    SLICE_X75Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.642 r  bd_0_i/hls_inst/inst/temperature_o[11]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.642    bd_0_i/hls_inst/inst/temperature_o[11]_INST_0_n_0
    SLICE_X75Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.756 r  bd_0_i/hls_inst/inst/temperature_o[15]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.756    bd_0_i/hls_inst/inst/temperature_o[15]_INST_0_n_0
    SLICE_X75Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.870 r  bd_0_i/hls_inst/inst/temperature_o[19]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.870    bd_0_i/hls_inst/inst/temperature_o[19]_INST_0_n_0
    SLICE_X75Y116        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.109 r  bd_0_i/hls_inst/inst/temperature_o[23]_INST_0/O[2]
                         net (fo=0)                   0.973     5.082    temperature_o[25]
                                                                      r  temperature_o[25] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/temperature_read_reg_149_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            temperature_o[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.092ns  (logic 1.808ns (44.186%)  route 2.284ns (55.814%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=180, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X75Y111        FDRE                                         r  bd_0_i/hls_inst/inst/temperature_read_reg_149_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y111        FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/temperature_read_reg_149_reg[4]/Q
                         net (fo=2, routed)           1.311     2.740    bd_0_i/hls_inst/inst/shl_ln_fu_126_p3[20]
    SLICE_X75Y111        LUT2 (Prop_lut2_I0_O)        0.124     2.864 r  bd_0_i/hls_inst/inst/temperature_o[3]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     2.864    bd_0_i/hls_inst/inst/temperature_o[3]_INST_0_i_3_n_0
    SLICE_X75Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.414 r  bd_0_i/hls_inst/inst/temperature_o[3]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.414    bd_0_i/hls_inst/inst/temperature_o[3]_INST_0_n_0
    SLICE_X75Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.528 r  bd_0_i/hls_inst/inst/temperature_o[7]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.528    bd_0_i/hls_inst/inst/temperature_o[7]_INST_0_n_0
    SLICE_X75Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.642 r  bd_0_i/hls_inst/inst/temperature_o[11]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.642    bd_0_i/hls_inst/inst/temperature_o[11]_INST_0_n_0
    SLICE_X75Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.756 r  bd_0_i/hls_inst/inst/temperature_o[15]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.756    bd_0_i/hls_inst/inst/temperature_o[15]_INST_0_n_0
    SLICE_X75Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.870 r  bd_0_i/hls_inst/inst/temperature_o[19]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.870    bd_0_i/hls_inst/inst/temperature_o[19]_INST_0_n_0
    SLICE_X75Y116        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.092 r  bd_0_i/hls_inst/inst/temperature_o[23]_INST_0/O[0]
                         net (fo=0)                   0.973     5.065    temperature_o[23]
                                                                      r  temperature_o[23] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/temperature_read_reg_149_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            temperature_o[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.090ns  (logic 1.806ns (44.159%)  route 2.284ns (55.841%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=180, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X75Y111        FDRE                                         r  bd_0_i/hls_inst/inst/temperature_read_reg_149_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y111        FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/temperature_read_reg_149_reg[4]/Q
                         net (fo=2, routed)           1.311     2.740    bd_0_i/hls_inst/inst/shl_ln_fu_126_p3[20]
    SLICE_X75Y111        LUT2 (Prop_lut2_I0_O)        0.124     2.864 r  bd_0_i/hls_inst/inst/temperature_o[3]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     2.864    bd_0_i/hls_inst/inst/temperature_o[3]_INST_0_i_3_n_0
    SLICE_X75Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.414 r  bd_0_i/hls_inst/inst/temperature_o[3]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.414    bd_0_i/hls_inst/inst/temperature_o[3]_INST_0_n_0
    SLICE_X75Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.528 r  bd_0_i/hls_inst/inst/temperature_o[7]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.528    bd_0_i/hls_inst/inst/temperature_o[7]_INST_0_n_0
    SLICE_X75Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.642 r  bd_0_i/hls_inst/inst/temperature_o[11]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.642    bd_0_i/hls_inst/inst/temperature_o[11]_INST_0_n_0
    SLICE_X75Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.756 r  bd_0_i/hls_inst/inst/temperature_o[15]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.756    bd_0_i/hls_inst/inst/temperature_o[15]_INST_0_n_0
    SLICE_X75Y115        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.090 r  bd_0_i/hls_inst/inst/temperature_o[19]_INST_0/O[1]
                         net (fo=0)                   0.973     5.063    temperature_o[20]
                                                                      r  temperature_o[20] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ap_ctrl_done
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.558ns  (logic 0.148ns (26.517%)  route 0.410ns (73.483%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=180, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X72Y117        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y117        FDRE (Prop_fdre_C_Q)         0.148     0.558 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[6]/Q
                         net (fo=2, unset)            0.410     0.968    ap_ctrl_done
                                                                      r  ap_ctrl_done (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ap_ctrl_ready
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.558ns  (logic 0.148ns (26.517%)  route 0.410ns (73.483%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=180, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X72Y117        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y117        FDRE (Prop_fdre_C_Q)         0.148     0.558 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[6]/Q
                         net (fo=2, unset)            0.410     0.968    ap_ctrl_ready
                                                                      r  ap_ctrl_ready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            temperature_o_ap_vld
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.558ns  (logic 0.148ns (26.517%)  route 0.410ns (73.483%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=180, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X72Y117        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y117        FDRE (Prop_fdre_C_Q)         0.148     0.558 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[6]/Q
                         net (fo=2, unset)            0.410     0.968    temperature_o_ap_vld
                                                                      r  temperature_o_ap_vld (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/temperature_read_reg_149_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            temperature_o[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.731ns  (logic 0.265ns (36.250%)  route 0.466ns (63.750%))
  Logic Levels:           1  (CARRY4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=180, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X75Y114        FDRE                                         r  bd_0_i/hls_inst/inst/temperature_read_reg_149_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y114        FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/temperature_read_reg_149_reg[15]/Q
                         net (fo=2, routed)           0.056     0.607    bd_0_i/hls_inst/inst/shl_ln_fu_126_p3[31]
    SLICE_X75Y114        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.731 r  bd_0_i/hls_inst/inst/temperature_o[15]_INST_0/O[1]
                         net (fo=0)                   0.410     1.141    temperature_o[16]
                                                                      r  temperature_o[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/temperature_read_reg_149_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            temperature_o[28]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.731ns  (logic 0.265ns (36.250%)  route 0.466ns (63.750%))
  Logic Levels:           1  (CARRY4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=180, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X75Y117        FDRE                                         r  bd_0_i/hls_inst/inst/temperature_read_reg_149_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y117        FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/temperature_read_reg_149_reg[27]/Q
                         net (fo=2, routed)           0.056     0.607    bd_0_i/hls_inst/inst/shl_ln_fu_126_p3[43]
    SLICE_X75Y117        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.731 r  bd_0_i/hls_inst/inst/temperature_o[27]_INST_0/O[1]
                         net (fo=0)                   0.410     1.141    temperature_o[28]
                                                                      r  temperature_o[28] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/temperature_read_reg_149_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            temperature_o[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.745ns  (logic 0.268ns (35.966%)  route 0.477ns (64.034%))
  Logic Levels:           1  (CARRY4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=180, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X75Y114        FDRE                                         r  bd_0_i/hls_inst/inst/temperature_read_reg_149_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y114        FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/temperature_read_reg_149_reg[17]/Q
                         net (fo=2, routed)           0.067     0.618    bd_0_i/hls_inst/inst/shl_ln_fu_126_p3[33]
    SLICE_X75Y114        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     0.745 r  bd_0_i/hls_inst/inst/temperature_o[15]_INST_0/O[3]
                         net (fo=0)                   0.410     1.155    temperature_o[18]
                                                                      r  temperature_o[18] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/temperature_read_reg_149_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            temperature_o[30]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.745ns  (logic 0.268ns (35.966%)  route 0.477ns (64.034%))
  Logic Levels:           1  (CARRY4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=180, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X75Y117        FDRE                                         r  bd_0_i/hls_inst/inst/temperature_read_reg_149_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y117        FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/temperature_read_reg_149_reg[29]/Q
                         net (fo=2, routed)           0.067     0.618    bd_0_i/hls_inst/inst/shl_ln_fu_126_p3[45]
    SLICE_X75Y117        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     0.745 r  bd_0_i/hls_inst/inst/temperature_o[27]_INST_0/O[3]
                         net (fo=0)                   0.410     1.155    temperature_o[30]
                                                                      r  temperature_o[30] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/temperature_read_reg_149_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            temperature_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.746ns  (logic 0.272ns (36.443%)  route 0.474ns (63.557%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=180, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X74Y110        FDRE                                         r  bd_0_i/hls_inst/inst/temperature_read_reg_149_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y110        FDRE (Prop_fdre_C_Q)         0.164     0.574 r  bd_0_i/hls_inst/inst/temperature_read_reg_149_reg[2]/Q
                         net (fo=2, routed)           0.064     0.638    bd_0_i/hls_inst/inst/shl_ln_fu_126_p3[18]
    SLICE_X75Y110        LUT2 (Prop_lut2_I0_O)        0.045     0.683 r  bd_0_i/hls_inst/inst/temperature_o[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     0.683    bd_0_i/hls_inst/inst/temperature_o[0]_INST_0_i_1_n_0
    SLICE_X75Y110        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.746 r  bd_0_i/hls_inst/inst/temperature_o[0]_INST_0/O[3]
                         net (fo=0)                   0.410     1.157    temperature_o[2]
                                                                      r  temperature_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/temperature_read_reg_149_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            temperature_o[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.764ns  (logic 0.298ns (39.003%)  route 0.466ns (60.997%))
  Logic Levels:           1  (CARRY4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=180, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X75Y114        FDRE                                         r  bd_0_i/hls_inst/inst/temperature_read_reg_149_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y114        FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/temperature_read_reg_149_reg[15]/Q
                         net (fo=2, routed)           0.056     0.607    bd_0_i/hls_inst/inst/shl_ln_fu_126_p3[31]
    SLICE_X75Y114        CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.157     0.764 r  bd_0_i/hls_inst/inst/temperature_o[15]_INST_0/O[2]
                         net (fo=0)                   0.410     1.174    temperature_o[17]
                                                                      r  temperature_o[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/temperature_read_reg_149_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            temperature_o[29]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.764ns  (logic 0.298ns (39.003%)  route 0.466ns (60.997%))
  Logic Levels:           1  (CARRY4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=180, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X75Y117        FDRE                                         r  bd_0_i/hls_inst/inst/temperature_read_reg_149_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y117        FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/temperature_read_reg_149_reg[27]/Q
                         net (fo=2, routed)           0.056     0.607    bd_0_i/hls_inst/inst/shl_ln_fu_126_p3[43]
    SLICE_X75Y117        CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.157     0.764 r  bd_0_i/hls_inst/inst/temperature_o[27]_INST_0/O[2]
                         net (fo=0)                   0.410     1.174    temperature_o[29]
                                                                      r  temperature_o[29] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  ap_clk

Max Delay           483 Endpoints
Min Delay           483 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 coolingConstant[16]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/mul_33s_32s_48_2_1_U2/buff0_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.144ns  (logic 3.841ns (62.519%)  route 2.303ns (37.481%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  coolingConstant[16] (IN)
                         net (fo=1, unset)            0.973     0.973    bd_0_i/hls_inst/inst/mul_33s_32s_48_2_1_U2/coolingConstant[16]
    DSP48_X3Y46          DSP48E1 (Prop_dsp48e1_A[16]_P[9])
                                                      3.841     4.814 r  bd_0_i/hls_inst/inst/mul_33s_32s_48_2_1_U2/tmp_product/P[9]
                         net (fo=1, routed)           1.330     6.144    bd_0_i/hls_inst/inst/mul_33s_32s_48_2_1_U2/tmp_product_n_96
    SLICE_X65Y112        FDRE                                         r  bd_0_i/hls_inst/inst/mul_33s_32s_48_2_1_U2/buff0_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=180, unset)          0.924     0.924    bd_0_i/hls_inst/inst/mul_33s_32s_48_2_1_U2/ap_clk
    SLICE_X65Y112        FDRE                                         r  bd_0_i/hls_inst/inst/mul_33s_32s_48_2_1_U2/buff0_reg[9]/C

Slack:                    inf
  Source:                 timeStep[16]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/mul_32s_32s_48_2_1_U1/buff0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.033ns  (logic 3.841ns (63.666%)  route 2.192ns (36.334%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  timeStep[16] (IN)
                         net (fo=1, unset)            0.973     0.973    bd_0_i/hls_inst/inst/mul_32s_32s_48_2_1_U1/timeStep[16]
    DSP48_X4Y46          DSP48E1 (Prop_dsp48e1_A[16]_P[2])
                                                      3.841     4.814 r  bd_0_i/hls_inst/inst/mul_32s_32s_48_2_1_U1/tmp_product/P[2]
                         net (fo=1, routed)           1.219     6.033    bd_0_i/hls_inst/inst/mul_32s_32s_48_2_1_U1/tmp_product_n_103
    SLICE_X75Y110        FDRE                                         r  bd_0_i/hls_inst/inst/mul_32s_32s_48_2_1_U1/buff0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=180, unset)          0.924     0.924    bd_0_i/hls_inst/inst/mul_32s_32s_48_2_1_U1/ap_clk
    SLICE_X75Y110        FDRE                                         r  bd_0_i/hls_inst/inst/mul_32s_32s_48_2_1_U1/buff0_reg[2]/C

Slack:                    inf
  Source:                 coolingConstant[16]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/mul_33s_32s_48_2_1_U2/buff0_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.033ns  (logic 3.841ns (63.667%)  route 2.192ns (36.333%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  coolingConstant[16] (IN)
                         net (fo=1, unset)            0.973     0.973    bd_0_i/hls_inst/inst/mul_33s_32s_48_2_1_U2/coolingConstant[16]
    DSP48_X3Y46          DSP48E1 (Prop_dsp48e1_A[16]_P[8])
                                                      3.841     4.814 r  bd_0_i/hls_inst/inst/mul_33s_32s_48_2_1_U2/tmp_product/P[8]
                         net (fo=1, routed)           1.219     6.033    bd_0_i/hls_inst/inst/mul_33s_32s_48_2_1_U2/tmp_product_n_97
    SLICE_X65Y112        FDRE                                         r  bd_0_i/hls_inst/inst/mul_33s_32s_48_2_1_U2/buff0_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=180, unset)          0.924     0.924    bd_0_i/hls_inst/inst/mul_33s_32s_48_2_1_U2/ap_clk
    SLICE_X65Y112        FDRE                                         r  bd_0_i/hls_inst/inst/mul_33s_32s_48_2_1_U2/buff0_reg[8]/C

Slack:                    inf
  Source:                 coolingConstant[16]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/mul_33s_32s_48_2_1_U2/buff0_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.031ns  (logic 3.841ns (63.688%)  route 2.190ns (36.312%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  coolingConstant[16] (IN)
                         net (fo=1, unset)            0.973     0.973    bd_0_i/hls_inst/inst/mul_33s_32s_48_2_1_U2/coolingConstant[16]
    DSP48_X3Y46          DSP48E1 (Prop_dsp48e1_A[16]_P[4])
                                                      3.841     4.814 r  bd_0_i/hls_inst/inst/mul_33s_32s_48_2_1_U2/tmp_product/P[4]
                         net (fo=1, routed)           1.217     6.031    bd_0_i/hls_inst/inst/mul_33s_32s_48_2_1_U2/tmp_product_n_101
    SLICE_X65Y111        FDRE                                         r  bd_0_i/hls_inst/inst/mul_33s_32s_48_2_1_U2/buff0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=180, unset)          0.924     0.924    bd_0_i/hls_inst/inst/mul_33s_32s_48_2_1_U2/ap_clk
    SLICE_X65Y111        FDRE                                         r  bd_0_i/hls_inst/inst/mul_33s_32s_48_2_1_U2/buff0_reg[4]/C

Slack:                    inf
  Source:                 coolingConstant[16]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/mul_33s_32s_48_2_1_U2/buff0_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.022ns  (logic 3.841ns (63.783%)  route 2.181ns (36.217%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  coolingConstant[16] (IN)
                         net (fo=1, unset)            0.973     0.973    bd_0_i/hls_inst/inst/mul_33s_32s_48_2_1_U2/coolingConstant[16]
    DSP48_X3Y46          DSP48E1 (Prop_dsp48e1_A[16]_P[6])
                                                      3.841     4.814 r  bd_0_i/hls_inst/inst/mul_33s_32s_48_2_1_U2/tmp_product/P[6]
                         net (fo=1, routed)           1.208     6.022    bd_0_i/hls_inst/inst/mul_33s_32s_48_2_1_U2/tmp_product_n_99
    SLICE_X65Y111        FDRE                                         r  bd_0_i/hls_inst/inst/mul_33s_32s_48_2_1_U2/buff0_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=180, unset)          0.924     0.924    bd_0_i/hls_inst/inst/mul_33s_32s_48_2_1_U2/ap_clk
    SLICE_X65Y111        FDRE                                         r  bd_0_i/hls_inst/inst/mul_33s_32s_48_2_1_U2/buff0_reg[6]/C

Slack:                    inf
  Source:                 coolingConstant[16]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/mul_33s_32s_48_2_1_U2/buff0_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.018ns  (logic 3.841ns (63.826%)  route 2.177ns (36.174%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  coolingConstant[16] (IN)
                         net (fo=1, unset)            0.973     0.973    bd_0_i/hls_inst/inst/mul_33s_32s_48_2_1_U2/coolingConstant[16]
    DSP48_X3Y46          DSP48E1 (Prop_dsp48e1_A[16]_P[5])
                                                      3.841     4.814 r  bd_0_i/hls_inst/inst/mul_33s_32s_48_2_1_U2/tmp_product/P[5]
                         net (fo=1, routed)           1.204     6.018    bd_0_i/hls_inst/inst/mul_33s_32s_48_2_1_U2/tmp_product_n_100
    SLICE_X65Y111        FDRE                                         r  bd_0_i/hls_inst/inst/mul_33s_32s_48_2_1_U2/buff0_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=180, unset)          0.924     0.924    bd_0_i/hls_inst/inst/mul_33s_32s_48_2_1_U2/ap_clk
    SLICE_X65Y111        FDRE                                         r  bd_0_i/hls_inst/inst/mul_33s_32s_48_2_1_U2/buff0_reg[5]/C

Slack:                    inf
  Source:                 coolingConstant[16]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/mul_33s_32s_48_2_1_U2/buff0_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.006ns  (logic 3.841ns (63.956%)  route 2.165ns (36.044%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  coolingConstant[16] (IN)
                         net (fo=1, unset)            0.973     0.973    bd_0_i/hls_inst/inst/mul_33s_32s_48_2_1_U2/coolingConstant[16]
    DSP48_X3Y46          DSP48E1 (Prop_dsp48e1_A[16]_P[7])
                                                      3.841     4.814 r  bd_0_i/hls_inst/inst/mul_33s_32s_48_2_1_U2/tmp_product/P[7]
                         net (fo=1, routed)           1.192     6.006    bd_0_i/hls_inst/inst/mul_33s_32s_48_2_1_U2/tmp_product_n_98
    SLICE_X65Y112        FDRE                                         r  bd_0_i/hls_inst/inst/mul_33s_32s_48_2_1_U2/buff0_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=180, unset)          0.924     0.924    bd_0_i/hls_inst/inst/mul_33s_32s_48_2_1_U2/ap_clk
    SLICE_X65Y112        FDRE                                         r  bd_0_i/hls_inst/inst/mul_33s_32s_48_2_1_U2/buff0_reg[7]/C

Slack:                    inf
  Source:                 timeStep[16]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/mul_32s_32s_48_2_1_U1/buff0_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.002ns  (logic 3.841ns (63.996%)  route 2.161ns (36.004%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  timeStep[16] (IN)
                         net (fo=1, unset)            0.973     0.973    bd_0_i/hls_inst/inst/mul_32s_32s_48_2_1_U1/timeStep[16]
    DSP48_X4Y46          DSP48E1 (Prop_dsp48e1_A[16]_P[10])
                                                      3.841     4.814 r  bd_0_i/hls_inst/inst/mul_32s_32s_48_2_1_U1/tmp_product/P[10]
                         net (fo=1, routed)           1.188     6.002    bd_0_i/hls_inst/inst/mul_32s_32s_48_2_1_U1/tmp_product_n_95
    SLICE_X75Y116        FDRE                                         r  bd_0_i/hls_inst/inst/mul_32s_32s_48_2_1_U1/buff0_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=180, unset)          0.924     0.924    bd_0_i/hls_inst/inst/mul_32s_32s_48_2_1_U1/ap_clk
    SLICE_X75Y116        FDRE                                         r  bd_0_i/hls_inst/inst/mul_32s_32s_48_2_1_U1/buff0_reg[10]/C

Slack:                    inf
  Source:                 coolingConstant[16]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/mul_33s_32s_48_2_1_U2/buff0_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.964ns  (logic 3.841ns (64.406%)  route 2.123ns (35.594%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  coolingConstant[16] (IN)
                         net (fo=1, unset)            0.973     0.973    bd_0_i/hls_inst/inst/mul_33s_32s_48_2_1_U2/coolingConstant[16]
    DSP48_X3Y46          DSP48E1 (Prop_dsp48e1_A[16]_P[10])
                                                      3.841     4.814 r  bd_0_i/hls_inst/inst/mul_33s_32s_48_2_1_U2/tmp_product/P[10]
                         net (fo=1, routed)           1.150     5.964    bd_0_i/hls_inst/inst/mul_33s_32s_48_2_1_U2/tmp_product_n_95
    SLICE_X65Y114        FDRE                                         r  bd_0_i/hls_inst/inst/mul_33s_32s_48_2_1_U2/buff0_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=180, unset)          0.924     0.924    bd_0_i/hls_inst/inst/mul_33s_32s_48_2_1_U2/ap_clk
    SLICE_X65Y114        FDRE                                         r  bd_0_i/hls_inst/inst/mul_33s_32s_48_2_1_U2/buff0_reg[10]/C

Slack:                    inf
  Source:                 timeStep[16]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/mul_32s_32s_48_2_1_U1/buff0_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.956ns  (logic 3.841ns (64.493%)  route 2.115ns (35.507%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  timeStep[16] (IN)
                         net (fo=1, unset)            0.973     0.973    bd_0_i/hls_inst/inst/mul_32s_32s_48_2_1_U1/timeStep[16]
    DSP48_X4Y46          DSP48E1 (Prop_dsp48e1_A[16]_P[6])
                                                      3.841     4.814 r  bd_0_i/hls_inst/inst/mul_32s_32s_48_2_1_U1/tmp_product/P[6]
                         net (fo=1, routed)           1.142     5.956    bd_0_i/hls_inst/inst/mul_32s_32s_48_2_1_U1/tmp_product_n_99
    SLICE_X75Y113        FDRE                                         r  bd_0_i/hls_inst/inst/mul_32s_32s_48_2_1_U1/buff0_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=180, unset)          0.924     0.924    bd_0_i/hls_inst/inst/mul_32s_32s_48_2_1_U1/ap_clk
    SLICE_X75Y113        FDRE                                         r  bd_0_i/hls_inst/inst/mul_32s_32s_48_2_1_U1/buff0_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/mul_32s_32s_48_2_1_U1/tmp_product__0/ACOUT[0]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/mul_32s_32s_48_2_1_U1/buff0_reg__0/ACIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y44          DSP48E1                      0.000     0.000 r  bd_0_i/hls_inst/inst/mul_32s_32s_48_2_1_U1/tmp_product__0/ACOUT[0]
                         net (fo=1, routed)           0.002     0.002    bd_0_i/hls_inst/inst/mul_32s_32s_48_2_1_U1/tmp_product__0_n_53
    DSP48_X4Y45          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_48_2_1_U1/buff0_reg__0/ACIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=180, unset)          0.973     0.973    bd_0_i/hls_inst/inst/mul_32s_32s_48_2_1_U1/ap_clk
    DSP48_X4Y45          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_48_2_1_U1/buff0_reg__0/CLK

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/mul_32s_32s_48_2_1_U1/tmp_product__0/ACOUT[10]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/mul_32s_32s_48_2_1_U1/buff0_reg__0/ACIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y44          DSP48E1                      0.000     0.000 r  bd_0_i/hls_inst/inst/mul_32s_32s_48_2_1_U1/tmp_product__0/ACOUT[10]
                         net (fo=1, routed)           0.002     0.002    bd_0_i/hls_inst/inst/mul_32s_32s_48_2_1_U1/tmp_product__0_n_43
    DSP48_X4Y45          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_48_2_1_U1/buff0_reg__0/ACIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=180, unset)          0.973     0.973    bd_0_i/hls_inst/inst/mul_32s_32s_48_2_1_U1/ap_clk
    DSP48_X4Y45          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_48_2_1_U1/buff0_reg__0/CLK

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/mul_32s_32s_48_2_1_U1/tmp_product__0/ACOUT[11]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/mul_32s_32s_48_2_1_U1/buff0_reg__0/ACIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y44          DSP48E1                      0.000     0.000 r  bd_0_i/hls_inst/inst/mul_32s_32s_48_2_1_U1/tmp_product__0/ACOUT[11]
                         net (fo=1, routed)           0.002     0.002    bd_0_i/hls_inst/inst/mul_32s_32s_48_2_1_U1/tmp_product__0_n_42
    DSP48_X4Y45          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_48_2_1_U1/buff0_reg__0/ACIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=180, unset)          0.973     0.973    bd_0_i/hls_inst/inst/mul_32s_32s_48_2_1_U1/ap_clk
    DSP48_X4Y45          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_48_2_1_U1/buff0_reg__0/CLK

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/mul_32s_32s_48_2_1_U1/tmp_product__0/ACOUT[12]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/mul_32s_32s_48_2_1_U1/buff0_reg__0/ACIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y44          DSP48E1                      0.000     0.000 r  bd_0_i/hls_inst/inst/mul_32s_32s_48_2_1_U1/tmp_product__0/ACOUT[12]
                         net (fo=1, routed)           0.002     0.002    bd_0_i/hls_inst/inst/mul_32s_32s_48_2_1_U1/tmp_product__0_n_41
    DSP48_X4Y45          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_48_2_1_U1/buff0_reg__0/ACIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=180, unset)          0.973     0.973    bd_0_i/hls_inst/inst/mul_32s_32s_48_2_1_U1/ap_clk
    DSP48_X4Y45          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_48_2_1_U1/buff0_reg__0/CLK

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/mul_32s_32s_48_2_1_U1/tmp_product__0/ACOUT[13]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/mul_32s_32s_48_2_1_U1/buff0_reg__0/ACIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y44          DSP48E1                      0.000     0.000 r  bd_0_i/hls_inst/inst/mul_32s_32s_48_2_1_U1/tmp_product__0/ACOUT[13]
                         net (fo=1, routed)           0.002     0.002    bd_0_i/hls_inst/inst/mul_32s_32s_48_2_1_U1/tmp_product__0_n_40
    DSP48_X4Y45          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_48_2_1_U1/buff0_reg__0/ACIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=180, unset)          0.973     0.973    bd_0_i/hls_inst/inst/mul_32s_32s_48_2_1_U1/ap_clk
    DSP48_X4Y45          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_48_2_1_U1/buff0_reg__0/CLK

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/mul_32s_32s_48_2_1_U1/tmp_product__0/ACOUT[14]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/mul_32s_32s_48_2_1_U1/buff0_reg__0/ACIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y44          DSP48E1                      0.000     0.000 r  bd_0_i/hls_inst/inst/mul_32s_32s_48_2_1_U1/tmp_product__0/ACOUT[14]
                         net (fo=1, routed)           0.002     0.002    bd_0_i/hls_inst/inst/mul_32s_32s_48_2_1_U1/tmp_product__0_n_39
    DSP48_X4Y45          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_48_2_1_U1/buff0_reg__0/ACIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=180, unset)          0.973     0.973    bd_0_i/hls_inst/inst/mul_32s_32s_48_2_1_U1/ap_clk
    DSP48_X4Y45          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_48_2_1_U1/buff0_reg__0/CLK

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/mul_32s_32s_48_2_1_U1/tmp_product__0/ACOUT[15]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/mul_32s_32s_48_2_1_U1/buff0_reg__0/ACIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y44          DSP48E1                      0.000     0.000 r  bd_0_i/hls_inst/inst/mul_32s_32s_48_2_1_U1/tmp_product__0/ACOUT[15]
                         net (fo=1, routed)           0.002     0.002    bd_0_i/hls_inst/inst/mul_32s_32s_48_2_1_U1/tmp_product__0_n_38
    DSP48_X4Y45          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_48_2_1_U1/buff0_reg__0/ACIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=180, unset)          0.973     0.973    bd_0_i/hls_inst/inst/mul_32s_32s_48_2_1_U1/ap_clk
    DSP48_X4Y45          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_48_2_1_U1/buff0_reg__0/CLK

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/mul_32s_32s_48_2_1_U1/tmp_product__0/ACOUT[16]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/mul_32s_32s_48_2_1_U1/buff0_reg__0/ACIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y44          DSP48E1                      0.000     0.000 r  bd_0_i/hls_inst/inst/mul_32s_32s_48_2_1_U1/tmp_product__0/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    bd_0_i/hls_inst/inst/mul_32s_32s_48_2_1_U1/tmp_product__0_n_37
    DSP48_X4Y45          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_48_2_1_U1/buff0_reg__0/ACIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=180, unset)          0.973     0.973    bd_0_i/hls_inst/inst/mul_32s_32s_48_2_1_U1/ap_clk
    DSP48_X4Y45          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_48_2_1_U1/buff0_reg__0/CLK

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/mul_32s_32s_48_2_1_U1/tmp_product__0/ACOUT[17]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/mul_32s_32s_48_2_1_U1/buff0_reg__0/ACIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y44          DSP48E1                      0.000     0.000 r  bd_0_i/hls_inst/inst/mul_32s_32s_48_2_1_U1/tmp_product__0/ACOUT[17]
                         net (fo=1, routed)           0.002     0.002    bd_0_i/hls_inst/inst/mul_32s_32s_48_2_1_U1/tmp_product__0_n_36
    DSP48_X4Y45          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_48_2_1_U1/buff0_reg__0/ACIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=180, unset)          0.973     0.973    bd_0_i/hls_inst/inst/mul_32s_32s_48_2_1_U1/ap_clk
    DSP48_X4Y45          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_48_2_1_U1/buff0_reg__0/CLK

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/mul_32s_32s_48_2_1_U1/tmp_product__0/ACOUT[18]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/mul_32s_32s_48_2_1_U1/buff0_reg__0/ACIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y44          DSP48E1                      0.000     0.000 r  bd_0_i/hls_inst/inst/mul_32s_32s_48_2_1_U1/tmp_product__0/ACOUT[18]
                         net (fo=1, routed)           0.002     0.002    bd_0_i/hls_inst/inst/mul_32s_32s_48_2_1_U1/tmp_product__0_n_35
    DSP48_X4Y45          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_48_2_1_U1/buff0_reg__0/ACIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=180, unset)          0.973     0.973    bd_0_i/hls_inst/inst/mul_32s_32s_48_2_1_U1/ap_clk
    DSP48_X4Y45          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_48_2_1_U1/buff0_reg__0/CLK





