$date
	Sat Feb 21 16:35:32 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module comparator_tb $end
$var wire 1 ! lt $end
$var wire 1 " gt $end
$var wire 1 # eq $end
$var reg 8 $ a [7:0] $end
$var reg 8 % b [7:0] $end
$scope module c1 $end
$var wire 8 & a [7:0] $end
$var wire 8 ' b [7:0] $end
$var reg 1 # eq $end
$var reg 1 " gt $end
$var reg 1 ! lt $end
$var integer 32 ( i [31:0] $end
$scope begin COMP $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b11111111111111111111111111111111 (
b0 '
b0 &
b0 %
b0 $
1#
0"
0!
$end
#10
0#
1"
b0 (
b1 $
b1 &
#20
1!
b0 (
0#
0"
b1 %
b1 '
b0 $
b0 &
#30
1"
b1 (
0#
0!
b11 $
b11 &
#40
1!
b1 (
0#
0"
b11 %
b11 '
b1 $
b1 &
#50
1"
b111 (
0#
0!
b0 %
b0 '
b11111111 $
b11111111 &
#60
1!
0#
0"
b11111111 %
b11111111 '
b0 $
b0 &
#70
1"
0#
0!
b1010101 %
b1010101 '
b10101010 $
b10101010 &
#80
1!
0#
0"
b10101010 %
b10101010 '
b1010101 $
b1010101 &
#90
