DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "numeric_std"
)
(DmPackageRef
library "PTR3_HVPS_lib"
unitName "HVPS_cfg"
)
]
instances [
(Instance
name "U_2"
duLibraryName "PTR3_HVPS_lib"
duName "HVPS_acq"
elements [
(GiElement
name "ADDR_WIDTH"
type "integer range 16 downto 8"
value "ADDR_WIDTH"
)
(GiElement
name "WORD_SIZE"
type "integer"
value "16"
)
(GiElement
name "N_CHANNELS"
type "integer"
value "N_CHANNELS"
)
(GiElement
name "ChanCfgs"
type "Cfg_t"
value "ChanCfgs"
)
]
mwi 0
uid 312,0
)
(Instance
name "U_0"
duLibraryName "PTR3_HVPS_lib"
duName "HVPS_I2C"
elements [
]
mwi 0
uid 726,0
)
(Instance
name "U_1"
duLibraryName "PTR3_HVPS_lib"
duName "HVPS_txn"
elements [
(GiElement
name "I2C_CLK_PRESCALE"
type "std_logic_vector (15 DOWNTO 0)"
value "X\"00BC\""
)
]
mwi 0
uid 808,0
)
(Instance
name "U_3"
duLibraryName "PTR3_HVPS_lib"
duName "dpram"
elements [
(GiElement
name "ADDR_WIDTH"
type "integer range 16 downto 8"
value "ADDR_WIDTH"
)
(GiElement
name "MEM_SIZE"
type "integer"
value "4*N_CHANNELS+4"
)
(GiElement
name "WORD_SIZE"
type "integer"
value "16"
)
]
mwi 0
uid 1923,0
)
(Instance
name "U_5"
duLibraryName "PTR3_HVPS_lib"
duName "subbus_io"
elements [
(GiElement
name "USE_BD_WR_EN"
type "std_logic"
value "'1'"
)
]
mwi 0
uid 2162,0
)
(Instance
name "U_6"
duLibraryName "PTR3_HVPS_lib"
duName "HVPS_addr"
elements [
(GiElement
name "BASE_ADDR"
type "std_logic_vector(15 DOWNTO 0)"
value "BASE_ADDR"
)
(GiElement
name "ADDR_WIDTH"
type "integer range 16 downto 8"
value "ADDR_WIDTH"
)
(GiElement
name "N_CHANNELS"
type "integer range 15 downto 1"
value "N_CHANNELS"
)
(GiElement
name "WORD_SIZE"
type "integer"
value "16"
)
]
mwi 0
uid 2172,0
)
(Instance
name "U_4"
duLibraryName "PTR3_HVPS_lib"
duName "temp_i2c"
elements [
]
mwi 0
uid 4860,0
)
]
libraryRefs [
"ieee"
"PTR3_HVPS_lib"
]
)
version "31.1"
appVersion "2016.1 (Build 8)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "C:\\Users\\nort.ARP\\Documents\\Exp\\PTR3S\\PTR3_HVPS\\HDS\\PTR3_HVPS\\PTR3_HVPS_lib\\hdl"
)
(vvPair
variable "HDSDir"
value "C:\\Users\\nort.ARP\\Documents\\Exp\\PTR3S\\PTR3_HVPS\\HDS\\PTR3_HVPS\\PTR3_HVPS_lib\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "C:\\Users\\nort.ARP\\Documents\\Exp\\PTR3S\\PTR3_HVPS\\HDS\\PTR3_HVPS\\PTR3_HVPS_lib\\hds\\@h@v@p@s\\struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "C:\\Users\\nort.ARP\\Documents\\Exp\\PTR3S\\PTR3_HVPS\\HDS\\PTR3_HVPS\\PTR3_HVPS_lib\\hds\\@h@v@p@s\\struct.bd.user"
)
(vvPair
variable "SourceDir"
value "C:\\Users\\nort.ARP\\Documents\\Exp\\PTR3S\\PTR3_HVPS\\HDS\\PTR3_HVPS\\PTR3_HVPS_lib\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "C:\\Users\\nort.ARP\\Documents\\Exp\\PTR3S\\PTR3_HVPS\\HDS\\PTR3_HVPS\\PTR3_HVPS_lib\\hds\\@h@v@p@s"
)
(vvPair
variable "d_logical"
value "C:\\Users\\nort.ARP\\Documents\\Exp\\PTR3S\\PTR3_HVPS\\HDS\\PTR3_HVPS\\PTR3_HVPS_lib\\hds\\HVPS"
)
(vvPair
variable "date"
value "11/29/2017"
)
(vvPair
variable "day"
value "Wed"
)
(vvPair
variable "day_long"
value "Wednesday"
)
(vvPair
variable "dd"
value "29"
)
(vvPair
variable "entity_name"
value "HVPS"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "graphical_source_author"
value "nort"
)
(vvPair
variable "graphical_source_date"
value "11/29/2017"
)
(vvPair
variable "graphical_source_group"
value "UNKNOWN"
)
(vvPair
variable "graphical_source_host"
value "NORT-XPS14"
)
(vvPair
variable "graphical_source_time"
value "16:26:21"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "NORT-XPS14"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "PTR3_HVPS_lib"
)
(vvPair
variable "library_downstream_HdsLintPlugin"
value "$HDS_PROJECT_DIR/PTR3_HVPS_lib/designcheck"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$HDS_PROJECT_DIR/PTR3_HVPS_lib/work"
)
(vvPair
variable "mm"
value "11"
)
(vvPair
variable "module_name"
value "HVPS"
)
(vvPair
variable "month"
value "Nov"
)
(vvPair
variable "month_long"
value "November"
)
(vvPair
variable "p"
value "C:\\Users\\nort.ARP\\Documents\\Exp\\PTR3S\\PTR3_HVPS\\HDS\\PTR3_HVPS\\PTR3_HVPS_lib\\hds\\@h@v@p@s\\struct.bd"
)
(vvPair
variable "p_logical"
value "C:\\Users\\nort.ARP\\Documents\\Exp\\PTR3S\\PTR3_HVPS\\HDS\\PTR3_HVPS\\PTR3_HVPS_lib\\hds\\HVPS\\struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "PTR3_HVPS"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "C:\\modeltech64_10.6\\win64"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "16:26:21"
)
(vvPair
variable "unit"
value "HVPS"
)
(vvPair
variable "user"
value "nort"
)
(vvPair
variable "version"
value "2016.1 (Build 8)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2017"
)
(vvPair
variable "yy"
value "17"
)
]
)
LanguageMgr "VhdlLangMgr"
uid 52,0
optionalChildren [
*1 (Grouping
uid 9,0
optionalChildren [
*2 (CommentText
uid 11,0
shape (Rectangle
uid 12,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "88000,92000,105000,93000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 13,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "88200,92000,96900,93000"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*3 (CommentText
uid 14,0
shape (Rectangle
uid 15,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "105000,88000,109000,89000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 16,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "105200,88000,108200,89000"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*4 (CommentText
uid 17,0
shape (Rectangle
uid 18,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "88000,90000,105000,91000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 19,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "88200,90000,98200,91000"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*5 (CommentText
uid 20,0
shape (Rectangle
uid 21,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "84000,90000,88000,91000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 22,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "84200,90000,86300,91000"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*6 (CommentText
uid 23,0
shape (Rectangle
uid 24,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "105000,89000,125000,93000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 25,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "105200,89200,114400,90200"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*7 (CommentText
uid 26,0
shape (Rectangle
uid 27,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "109000,88000,125000,89000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 28,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "109200,88000,114100,89000"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*8 (CommentText
uid 29,0
shape (Rectangle
uid 30,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "84000,88000,105000,90000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 31,0
va (VaSet
fg "32768,0,0"
)
xt "91150,88500,97850,89500"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*9 (CommentText
uid 32,0
shape (Rectangle
uid 33,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "84000,91000,88000,92000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 34,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "84200,91000,86300,92000"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*10 (CommentText
uid 35,0
shape (Rectangle
uid 36,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "84000,92000,88000,93000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 37,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "84200,92000,86900,93000"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*11 (CommentText
uid 38,0
shape (Rectangle
uid 39,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "88000,91000,105000,92000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 40,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "88200,91000,99500,92000"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 10,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "84000,88000,125000,93000"
)
oxt "14000,66000,55000,71000"
)
*12 (Net
uid 160,0
lang 11
decl (Decl
n "rst"
t "std_logic"
o 5
suid 2,0
)
declText (MLText
uid 161,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,5200,35500,6000"
st "rst          : std_logic
"
)
)
*13 (Net
uid 170,0
lang 11
decl (Decl
n "scl"
t "std_logic"
o 9
suid 3,0
)
declText (MLText
uid 171,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,8400,35500,9200"
st "scl          : std_logic
"
)
)
*14 (Net
uid 180,0
lang 11
decl (Decl
n "sda"
t "std_logic"
o 10
suid 4,0
)
declText (MLText
uid 181,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,9200,35500,10000"
st "sda          : std_logic
"
)
)
*15 (Net
uid 190,0
lang 11
decl (Decl
n "wb_ack_o"
t "std_logic"
o 35
suid 5,0
)
declText (MLText
uid 191,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,35000,39000,35800"
st "SIGNAL wb_ack_o     : std_logic
"
)
)
*16 (Net
uid 200,0
lang 11
decl (Decl
n "wb_adr_i"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 36
suid 6,0
)
declText (MLText
uid 201,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,35800,49000,36600"
st "SIGNAL wb_adr_i     : std_logic_vector(2 DOWNTO 0)
"
)
)
*17 (Net
uid 210,0
lang 11
decl (Decl
n "wb_cyc_i"
t "std_logic"
o 37
suid 7,0
)
declText (MLText
uid 211,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,36600,39000,37400"
st "SIGNAL wb_cyc_i     : std_logic
"
)
)
*18 (Net
uid 220,0
lang 11
decl (Decl
n "wb_dat_i"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 38
suid 8,0
)
declText (MLText
uid 221,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,37400,49000,38200"
st "SIGNAL wb_dat_i     : std_logic_vector(7 DOWNTO 0)
"
)
)
*19 (Net
uid 230,0
lang 11
decl (Decl
n "wb_dat_o"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 39
suid 9,0
)
declText (MLText
uid 231,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,38200,49000,39000"
st "SIGNAL wb_dat_o     : std_logic_vector(7 DOWNTO 0)
"
)
)
*20 (Net
uid 240,0
lang 11
decl (Decl
n "wb_inta_o"
t "std_logic"
o 40
suid 10,0
)
declText (MLText
uid 241,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,39000,39000,39800"
st "SIGNAL wb_inta_o    : std_logic
"
)
)
*21 (Net
uid 250,0
lang 11
decl (Decl
n "wb_stb_i"
t "std_logic"
o 41
suid 11,0
)
declText (MLText
uid 251,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,39800,39000,40600"
st "SIGNAL wb_stb_i     : std_logic
"
)
)
*22 (Net
uid 260,0
lang 11
decl (Decl
n "wb_we_i"
t "std_logic"
o 42
suid 12,0
)
declText (MLText
uid 261,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,40600,39000,41400"
st "SIGNAL wb_we_i      : std_logic
"
)
)
*23 (Net
uid 286,0
lang 11
decl (Decl
n "clk"
t "std_logic"
o 4
suid 13,0
)
declText (MLText
uid 287,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,4400,35500,5200"
st "clk          : std_logic
"
)
)
*24 (PortIoInOut
uid 288,0
shape (CompositeShape
uid 289,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 290,0
sl 0
xt "117500,53625,119000,54375"
)
(Line
uid 291,0
sl 0
xt "117000,54000,117500,54000"
pts [
"117000,54000"
"117500,54000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 292,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 293,0
va (VaSet
)
xt "120000,53500,121400,54500"
st "scl"
blo "120000,54300"
tm "WireNameMgr"
)
)
)
*25 (PortIoInOut
uid 294,0
shape (CompositeShape
uid 295,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 296,0
sl 0
xt "117500,54625,119000,55375"
)
(Line
uid 297,0
sl 0
xt "117000,55000,117500,55000"
pts [
"117000,55000"
"117500,55000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 298,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 299,0
va (VaSet
)
xt "120000,54500,121600,55500"
st "sda"
blo "120000,55300"
tm "WireNameMgr"
)
)
)
*26 (Blk
uid 312,0
shape (Rectangle
uid 313,0
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "58000,47000,66000,61000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 314,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*27 (Text
uid 315,0
va (VaSet
font "Arial,8,1"
)
xt "58700,51500,65300,52500"
st "PTR3_HVPS_lib"
blo "58700,52300"
tm "BdLibraryNameMgr"
)
*28 (Text
uid 316,0
va (VaSet
font "Arial,8,1"
)
xt "58700,52500,62900,53500"
st "HVPS_acq"
blo "58700,53300"
tm "BlkNameMgr"
)
*29 (Text
uid 317,0
va (VaSet
font "Arial,8,1"
)
xt "58700,53500,60500,54500"
st "U_2"
blo "58700,54300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 318,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 319,0
text (MLText
uid 320,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "58700,61500,89700,64700"
st "ADDR_WIDTH = ADDR_WIDTH    ( integer range 16 downto 8 )  
WORD_SIZE  = 16            ( integer                   )  
N_CHANNELS = N_CHANNELS    ( integer                   )  
ChanCfgs   = ChanCfgs      ( Cfg_t                     )  "
)
header ""
)
elements [
(GiElement
name "ADDR_WIDTH"
type "integer range 16 downto 8"
value "ADDR_WIDTH"
)
(GiElement
name "WORD_SIZE"
type "integer"
value "16"
)
(GiElement
name "N_CHANNELS"
type "integer"
value "N_CHANNELS"
)
(GiElement
name "ChanCfgs"
type "Cfg_t"
value "ChanCfgs"
)
]
)
viewicon (ZoomableIcon
uid 321,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "58250,59250,59750,60750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
blkPorts [
"ChanAddr2"
"Done"
"Err"
"WrEn2"
"WrRdy1"
"clk"
"i2c_rdata"
"rst"
"wData2"
"Rd"
"Start"
"Stop"
"Wr"
"WrAck2"
"WrAddr1"
"WrEn1"
"i2c_wdata"
"wData1"
"RdStat"
"Timeout"
]
)
*30 (Net
uid 334,0
decl (Decl
n "i2c_wdata"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 32
suid 16,0
)
declText (MLText
uid 335,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,27800,49000,28600"
st "SIGNAL i2c_wdata    : std_logic_vector(7 DOWNTO 0)
"
)
)
*31 (Net
uid 356,0
decl (Decl
n "Wr"
t "std_logic"
o 23
suid 19,0
)
declText (MLText
uid 357,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,20600,39000,21400"
st "SIGNAL Wr           : std_logic
"
)
)
*32 (Net
uid 358,0
decl (Decl
n "Rd"
t "std_logic"
o 16
suid 20,0
)
declText (MLText
uid 359,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,15000,39000,15800"
st "SIGNAL Rd           : std_logic
"
)
)
*33 (Net
uid 370,0
decl (Decl
n "i2c_rdata"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 31
suid 22,0
)
declText (MLText
uid 371,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,27000,49000,27800"
st "SIGNAL i2c_rdata    : std_logic_vector(7 DOWNTO 0)
"
)
)
*34 (Net
uid 392,0
decl (Decl
n "Stop"
t "std_logic"
o 21
suid 25,0
)
declText (MLText
uid 393,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,19000,39000,19800"
st "SIGNAL Stop         : std_logic
"
)
)
*35 (Net
uid 434,0
decl (Decl
n "Done"
t "std_logic"
o 14
suid 30,0
)
declText (MLText
uid 435,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,13400,39000,14200"
st "SIGNAL Done         : std_logic
"
)
)
*36 (Net
uid 436,0
decl (Decl
n "Err"
t "std_logic"
o 15
suid 31,0
)
declText (MLText
uid 437,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,14200,39000,15000"
st "SIGNAL Err          : std_logic
"
)
)
*37 (Net
uid 452,0
decl (Decl
n "Start"
t "std_logic"
o 20
suid 32,0
)
declText (MLText
uid 453,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,18200,39000,19000"
st "SIGNAL Start        : std_logic
"
)
)
*38 (SaComponent
uid 726,0
optionalChildren [
*39 (CptPort
uid 678,0
ps "OnEdgeStrategy"
shape (Triangle
uid 679,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "87250,56625,88000,57375"
)
tg (CPTG
uid 680,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 681,0
va (VaSet
)
xt "89000,56500,90300,57500"
st "clk"
blo "89000,57300"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "clk"
t "std_ulogic"
o 16
suid 13,0
)
)
)
*40 (CptPort
uid 682,0
ps "OnEdgeStrategy"
shape (Triangle
uid 683,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "87250,57625,88000,58375"
)
tg (CPTG
uid 684,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 685,0
va (VaSet
)
xt "89000,57500,90300,58500"
st "rst"
blo "89000,58300"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "rst"
t "std_ulogic"
o 1
suid 14,0
)
)
)
*41 (CptPort
uid 694,0
ps "OnEdgeStrategy"
shape (Triangle
uid 695,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "87250,54625,88000,55375"
)
tg (CPTG
uid 696,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 697,0
va (VaSet
)
xt "89000,54500,92600,55500"
st "wb_ack_o"
blo "89000,55300"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "wb_ack_o"
t "std_logic"
o 7
suid 17,0
)
)
)
*42 (CptPort
uid 698,0
ps "OnEdgeStrategy"
shape (Triangle
uid 699,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "87250,48625,88000,49375"
)
tg (CPTG
uid 700,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 701,0
va (VaSet
)
xt "89000,48500,92400,49500"
st "wb_adr_i"
blo "89000,49300"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "wb_adr_i"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 2
suid 18,0
)
)
)
*43 (CptPort
uid 702,0
ps "OnEdgeStrategy"
shape (Triangle
uid 703,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "87250,53625,88000,54375"
)
tg (CPTG
uid 704,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 705,0
va (VaSet
)
xt "89000,53500,92400,54500"
st "wb_cyc_i"
blo "89000,54300"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "wb_cyc_i"
t "std_logic"
o 3
suid 19,0
)
)
)
*44 (CptPort
uid 706,0
ps "OnEdgeStrategy"
shape (Triangle
uid 707,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "87250,49625,88000,50375"
)
tg (CPTG
uid 708,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 709,0
va (VaSet
)
xt "89000,49500,92300,50500"
st "wb_dat_i"
blo "89000,50300"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "wb_dat_i"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 4
suid 20,0
)
)
)
*45 (CptPort
uid 710,0
ps "OnEdgeStrategy"
shape (Triangle
uid 711,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "87250,50625,88000,51375"
)
tg (CPTG
uid 712,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 713,0
va (VaSet
)
xt "89000,50500,92500,51500"
st "wb_dat_o"
blo "89000,51300"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "wb_dat_o"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 8
suid 21,0
)
)
)
*46 (CptPort
uid 714,0
ps "OnEdgeStrategy"
shape (Triangle
uid 715,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "87250,55625,88000,56375"
)
tg (CPTG
uid 716,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 717,0
va (VaSet
)
xt "89000,55500,92700,56500"
st "wb_inta_o"
blo "89000,56300"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "wb_inta_o"
t "std_logic"
o 9
suid 22,0
)
)
)
*47 (CptPort
uid 718,0
ps "OnEdgeStrategy"
shape (Triangle
uid 719,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "87250,52625,88000,53375"
)
tg (CPTG
uid 720,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 721,0
va (VaSet
)
xt "89000,52500,92300,53500"
st "wb_stb_i"
blo "89000,53300"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "wb_stb_i"
t "std_logic"
o 5
suid 23,0
)
)
)
*48 (CptPort
uid 722,0
ps "OnEdgeStrategy"
shape (Triangle
uid 723,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "87250,51625,88000,52375"
)
tg (CPTG
uid 724,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 725,0
va (VaSet
)
xt "89000,51500,92200,52500"
st "wb_we_i"
blo "89000,52300"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "wb_we_i"
t "std_logic"
o 6
suid 24,0
)
)
)
*49 (CptPort
uid 4804,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4805,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "100000,53625,100750,54375"
)
tg (CPTG
uid 4806,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4807,0
va (VaSet
)
xt "95400,53500,99000,54500"
st "scl_pad_i"
ju 2
blo "99000,54300"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "scl_pad_i"
t "std_logic"
o 10
suid 13,0
)
)
)
*50 (CptPort
uid 4808,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4809,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "100000,51625,100750,52375"
)
tg (CPTG
uid 4810,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4811,0
va (VaSet
)
xt "95200,51500,99000,52500"
st "scl_pad_o"
ju 2
blo "99000,52300"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "scl_pad_o"
t "std_logic"
o 11
suid 14,0
)
)
)
*51 (CptPort
uid 4812,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4813,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "100000,52625,100750,53375"
)
tg (CPTG
uid 4814,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4815,0
va (VaSet
)
xt "93600,52500,99000,53500"
st "scl_padoen_o"
ju 2
blo "99000,53300"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "scl_padoen_o"
t "std_logic"
o 12
suid 15,0
)
)
)
*52 (CptPort
uid 4816,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4817,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "100000,56625,100750,57375"
)
tg (CPTG
uid 4818,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4819,0
va (VaSet
)
xt "95200,56500,99000,57500"
st "sda_pad_i"
ju 2
blo "99000,57300"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "sda_pad_i"
t "std_logic"
o 13
suid 16,0
)
)
)
*53 (CptPort
uid 4820,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4821,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "100000,54625,100750,55375"
)
tg (CPTG
uid 4822,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4823,0
va (VaSet
)
xt "95000,54500,99000,55500"
st "sda_pad_o"
ju 2
blo "99000,55300"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "sda_pad_o"
t "std_logic"
o 14
suid 17,0
)
)
)
*54 (CptPort
uid 4824,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4825,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "100000,55625,100750,56375"
)
tg (CPTG
uid 4826,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4827,0
va (VaSet
)
xt "93400,55500,99000,56500"
st "sda_padoen_o"
ju 2
blo "99000,56300"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "sda_padoen_o"
t "std_logic"
o 15
suid 18,0
)
)
)
]
shape (Rectangle
uid 727,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "88000,48000,100000,61000"
)
oxt "15000,6000,23000,18000"
ttg (MlTextGroup
uid 728,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*55 (Text
uid 729,0
va (VaSet
font "Arial,8,1"
)
xt "90700,57000,97300,58000"
st "PTR3_HVPS_lib"
blo "90700,57800"
tm "BdLibraryNameMgr"
)
*56 (Text
uid 730,0
va (VaSet
font "Arial,8,1"
)
xt "90700,58000,94800,59000"
st "HVPS_I2C"
blo "90700,58800"
tm "CptNameMgr"
)
*57 (Text
uid 731,0
va (VaSet
font "Arial,8,1"
)
xt "90700,59000,92500,60000"
st "U_0"
blo "90700,59800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 732,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 733,0
text (MLText
uid 734,0
va (VaSet
font "Courier New,8,0"
)
xt "68000,50000,68000,50000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 735,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "88250,59250,89750,60750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*58 (SaComponent
uid 808,0
optionalChildren [
*59 (CptPort
uid 736,0
ps "OnEdgeStrategy"
shape (Triangle
uid 737,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "71250,57625,72000,58375"
)
tg (CPTG
uid 738,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 739,0
va (VaSet
)
xt "73000,57500,74300,58500"
st "clk"
blo "73000,58300"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "clk"
t "std_ulogic"
o 5
suid 19,0
)
)
)
*60 (CptPort
uid 740,0
ps "OnEdgeStrategy"
shape (Triangle
uid 741,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "71250,54625,72000,55375"
)
tg (CPTG
uid 742,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 743,0
va (VaSet
)
xt "73000,54500,75200,55500"
st "Done"
blo "73000,55300"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "Done"
t "std_logic"
o 11
suid 20,0
)
)
)
*61 (CptPort
uid 744,0
ps "OnEdgeStrategy"
shape (Triangle
uid 745,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "71250,55625,72000,56375"
)
tg (CPTG
uid 746,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 747,0
va (VaSet
)
xt "73000,55500,74500,56500"
st "Err"
blo "73000,56300"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "Err"
t "std_logic"
o 12
suid 21,0
)
)
)
*62 (CptPort
uid 748,0
ps "OnEdgeStrategy"
shape (Triangle
uid 749,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "71250,49625,72000,50375"
)
tg (CPTG
uid 750,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 751,0
va (VaSet
)
xt "73000,49500,76500,50500"
st "i2c_rdata"
blo "73000,50300"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "i2c_rdata"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 14
suid 22,0
)
)
)
*63 (CptPort
uid 752,0
ps "OnEdgeStrategy"
shape (Triangle
uid 753,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "71250,48625,72000,49375"
)
tg (CPTG
uid 754,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 755,0
va (VaSet
)
xt "73000,48500,76700,49500"
st "i2c_wdata"
blo "73000,49300"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "i2c_wdata"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 6
suid 23,0
)
)
)
*64 (CptPort
uid 756,0
ps "OnEdgeStrategy"
shape (Triangle
uid 757,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "71250,51625,72000,52375"
)
tg (CPTG
uid 758,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 759,0
va (VaSet
)
xt "73000,51500,74400,52500"
st "Rd"
blo "73000,52300"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "Rd"
t "std_logic"
o 1
suid 24,0
)
)
)
*65 (CptPort
uid 760,0
ps "OnEdgeStrategy"
shape (Triangle
uid 761,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "71250,58625,72000,59375"
)
tg (CPTG
uid 762,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 763,0
va (VaSet
)
xt "73000,58500,74300,59500"
st "rst"
blo "73000,59300"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "rst"
t "std_ulogic"
o 7
suid 25,0
)
)
)
*66 (CptPort
uid 764,0
ps "OnEdgeStrategy"
shape (Triangle
uid 765,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "71250,52625,72000,53375"
)
tg (CPTG
uid 766,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 767,0
va (VaSet
)
xt "73000,52500,75000,53500"
st "Start"
blo "73000,53300"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "Start"
t "std_logic"
o 2
suid 26,0
)
)
)
*67 (CptPort
uid 768,0
ps "OnEdgeStrategy"
shape (Triangle
uid 769,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "71250,53625,72000,54375"
)
tg (CPTG
uid 770,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 771,0
va (VaSet
)
xt "73000,53500,74900,54500"
st "Stop"
blo "73000,54300"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "Stop"
t "std_logic"
o 3
suid 27,0
)
)
)
*68 (CptPort
uid 772,0
ps "OnEdgeStrategy"
shape (Triangle
uid 773,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "81000,54625,81750,55375"
)
tg (CPTG
uid 774,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 775,0
va (VaSet
)
xt "76400,54500,80000,55500"
st "wb_ack_o"
ju 2
blo "80000,55300"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "wb_ack_o"
t "std_logic"
o 8
suid 28,0
)
)
)
*69 (CptPort
uid 776,0
ps "OnEdgeStrategy"
shape (Triangle
uid 777,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "81000,48625,81750,49375"
)
tg (CPTG
uid 778,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 779,0
va (VaSet
)
xt "76600,48500,80000,49500"
st "wb_adr_i"
ju 2
blo "80000,49300"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "wb_adr_i"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 15
suid 29,0
)
)
)
*70 (CptPort
uid 780,0
ps "OnEdgeStrategy"
shape (Triangle
uid 781,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "81000,53625,81750,54375"
)
tg (CPTG
uid 782,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 783,0
va (VaSet
)
xt "76600,53500,80000,54500"
st "wb_cyc_i"
ju 2
blo "80000,54300"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "wb_cyc_i"
t "std_logic"
o 16
suid 30,0
)
)
)
*71 (CptPort
uid 784,0
ps "OnEdgeStrategy"
shape (Triangle
uid 785,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "81000,49625,81750,50375"
)
tg (CPTG
uid 786,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 787,0
va (VaSet
)
xt "76700,49500,80000,50500"
st "wb_dat_i"
ju 2
blo "80000,50300"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "wb_dat_i"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 17
suid 31,0
)
)
)
*72 (CptPort
uid 788,0
ps "OnEdgeStrategy"
shape (Triangle
uid 789,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "81000,50625,81750,51375"
)
tg (CPTG
uid 790,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 791,0
va (VaSet
)
xt "76500,50500,80000,51500"
st "wb_dat_o"
ju 2
blo "80000,51300"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "wb_dat_o"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 9
suid 32,0
)
)
)
*73 (CptPort
uid 792,0
ps "OnEdgeStrategy"
shape (Triangle
uid 793,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "81000,55625,81750,56375"
)
tg (CPTG
uid 794,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 795,0
va (VaSet
)
xt "76300,55500,80000,56500"
st "wb_inta_o"
ju 2
blo "80000,56300"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "wb_inta_o"
t "std_logic"
o 10
suid 33,0
)
)
)
*74 (CptPort
uid 796,0
ps "OnEdgeStrategy"
shape (Triangle
uid 797,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "81000,52625,81750,53375"
)
tg (CPTG
uid 798,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 799,0
va (VaSet
)
xt "76700,52500,80000,53500"
st "wb_stb_i"
ju 2
blo "80000,53300"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "wb_stb_i"
t "std_logic"
o 18
suid 34,0
)
)
)
*75 (CptPort
uid 800,0
ps "OnEdgeStrategy"
shape (Triangle
uid 801,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "81000,51625,81750,52375"
)
tg (CPTG
uid 802,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 803,0
va (VaSet
)
xt "76800,51500,80000,52500"
st "wb_we_i"
ju 2
blo "80000,52300"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "wb_we_i"
t "std_logic"
o 19
suid 35,0
)
)
)
*76 (CptPort
uid 804,0
ps "OnEdgeStrategy"
shape (Triangle
uid 805,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "71250,50625,72000,51375"
)
tg (CPTG
uid 806,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 807,0
va (VaSet
)
xt "73000,50500,74400,51500"
st "Wr"
blo "73000,51300"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "Wr"
t "std_logic"
o 4
suid 36,0
)
)
)
*77 (CptPort
uid 4011,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4012,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "71250,56625,72000,57375"
)
tg (CPTG
uid 4013,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4014,0
va (VaSet
)
xt "73000,56500,76100,57500"
st "Timeout"
blo "73000,57300"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "Timeout"
t "std_logic"
o 13
suid 19,0
)
)
)
]
shape (Rectangle
uid 809,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "72000,48000,81000,61000"
)
oxt "15000,6000,23000,18000"
ttg (MlTextGroup
uid 810,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*78 (Text
uid 811,0
va (VaSet
font "Arial,8,1"
)
xt "74700,58000,81300,59000"
st "PTR3_HVPS_lib"
blo "74700,58800"
tm "BdLibraryNameMgr"
)
*79 (Text
uid 812,0
va (VaSet
font "Arial,8,1"
)
xt "74700,59000,78800,60000"
st "HVPS_txn"
blo "74700,59800"
tm "CptNameMgr"
)
*80 (Text
uid 813,0
va (VaSet
font "Arial,8,1"
)
xt "74700,60000,76500,61000"
st "U_1"
blo "74700,60800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 814,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 815,0
text (MLText
uid 816,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "56000,61200,91000,62000"
st "I2C_CLK_PRESCALE = X\"00BC\"    ( std_logic_vector (15 DOWNTO 0) )  "
)
header ""
)
elements [
(GiElement
name "I2C_CLK_PRESCALE"
type "std_logic_vector (15 DOWNTO 0)"
value "X\"00BC\""
)
]
)
viewicon (ZoomableIcon
uid 817,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "72250,59250,73750,60750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*81 (Net
uid 943,0
decl (Decl
n "WrEn1"
t "std_logic"
o 27
suid 40,0
)
declText (MLText
uid 944,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,23800,39000,24600"
st "SIGNAL WrEn1        : std_logic
"
)
)
*82 (Net
uid 955,0
lang 11
decl (Decl
n "wData1"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 33
suid 42,0
)
declText (MLText
uid 956,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,33400,49500,34200"
st "SIGNAL wData1       : std_logic_vector(15 DOWNTO 0)
"
)
)
*83 (Net
uid 969,0
lang 11
decl (Decl
n "WrAddr1"
t "std_logic_vector"
b "(ADDR_WIDTH-1 DOWNTO 0)"
o 25
suid 45,0
)
declText (MLText
uid 970,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,22200,54500,23000"
st "SIGNAL WrAddr1      : std_logic_vector(ADDR_WIDTH-1 DOWNTO 0)
"
)
)
*84 (SaComponent
uid 1923,0
optionalChildren [
*85 (CptPort
uid 1887,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1888,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "41250,52625,42000,53375"
)
tg (CPTG
uid 1889,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1890,0
va (VaSet
)
xt "43000,52500,44300,53500"
st "clk"
blo "43000,53300"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "clk"
t "std_ulogic"
o 5
suid 90,0
)
)
)
*86 (CptPort
uid 1891,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1892,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "41250,49625,42000,50375"
)
tg (CPTG
uid 1893,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1894,0
va (VaSet
)
xt "43000,49500,46000,50500"
st "RdAddr"
blo "43000,50300"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "RdAddr"
t "std_logic_vector"
b "(ADDR_WIDTH-1 DOWNTO 0)"
o 1
suid 91,0
)
)
)
*87 (CptPort
uid 1895,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1896,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "41250,51625,42000,52375"
)
tg (CPTG
uid 1897,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1898,0
va (VaSet
)
xt "43000,51500,45300,52500"
st "rData"
blo "43000,52300"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "rData"
t "std_logic_vector"
b "(WORD_SIZE-1 DOWNTO 0)"
o 9
suid 92,0
)
)
)
*88 (CptPort
uid 1899,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1900,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "41250,48625,42000,49375"
)
tg (CPTG
uid 1901,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1902,0
va (VaSet
)
xt "43000,48500,45300,49500"
st "RdEn"
blo "43000,49300"
)
)
thePort (LogicalPort
decl (Decl
n "RdEn"
t "std_logic"
o 2
suid 93,0
)
)
)
*89 (CptPort
uid 1903,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1904,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "41250,53625,42000,54375"
)
tg (CPTG
uid 1905,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1906,0
va (VaSet
)
xt "43000,53500,44300,54500"
st "rst"
blo "43000,54300"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "rst"
t "std_ulogic"
o 6
suid 94,0
)
)
)
*90 (CptPort
uid 1919,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1920,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50000,49625,50750,50375"
)
tg (CPTG
uid 1921,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1922,0
va (VaSet
)
xt "46300,49500,49000,50500"
st "WrRdy"
ju 2
blo "49000,50300"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "WrRdy"
t "std_logic"
o 8
suid 98,0
)
)
)
*91 (CptPort
uid 1933,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1934,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50000,51625,50750,52375"
)
tg (CPTG
uid 1935,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1936,0
va (VaSet
)
xt "46500,51500,49000,52500"
st "wData"
ju 2
blo "49000,52300"
)
)
thePort (LogicalPort
decl (Decl
n "wData"
t "std_logic_vector"
b "(WORD_SIZE-1 DOWNTO 0)"
o 7
)
)
)
*92 (CptPort
uid 1937,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1938,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50000,50625,50750,51375"
)
tg (CPTG
uid 1939,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1940,0
va (VaSet
)
xt "46000,50500,49000,51500"
st "WrAddr"
ju 2
blo "49000,51300"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "WrAddr"
t "std_logic_vector"
b "(ADDR_WIDTH-1 DOWNTO 0)"
o 3
)
)
)
*93 (CptPort
uid 1941,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1942,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50000,48625,50750,49375"
)
tg (CPTG
uid 1943,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1944,0
va (VaSet
)
xt "46700,48500,49000,49500"
st "WrEn"
ju 2
blo "49000,49300"
)
)
thePort (LogicalPort
decl (Decl
n "WrEn"
t "std_logic"
o 4
)
)
)
]
shape (Rectangle
uid 1924,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "42000,48000,50000,58000"
)
oxt "15000,6000,23000,16000"
ttg (MlTextGroup
uid 1925,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*94 (Text
uid 1926,0
va (VaSet
font "Arial,8,1"
)
xt "43700,55000,50300,56000"
st "PTR3_HVPS_lib"
blo "43700,55800"
tm "BdLibraryNameMgr"
)
*95 (Text
uid 1927,0
va (VaSet
font "Arial,8,1"
)
xt "43700,56000,46500,57000"
st "dpram"
blo "43700,56800"
tm "CptNameMgr"
)
*96 (Text
uid 1928,0
va (VaSet
font "Arial,8,1"
)
xt "43700,57000,45500,58000"
st "U_3"
blo "43700,57800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1929,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1930,0
text (MLText
uid 1931,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "42000,58400,75000,60800"
st "ADDR_WIDTH = ADDR_WIDTH        ( integer range 16 downto 8 )  
MEM_SIZE   = 4*N_CHANNELS+4    ( integer                   )  
WORD_SIZE  = 16                ( integer                   )  "
)
header ""
)
elements [
(GiElement
name "ADDR_WIDTH"
type "integer range 16 downto 8"
value "ADDR_WIDTH"
)
(GiElement
name "MEM_SIZE"
type "integer"
value "4*N_CHANNELS+4"
)
(GiElement
name "WORD_SIZE"
type "integer"
value "16"
)
]
)
viewicon (ZoomableIcon
uid 1932,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "42250,56250,43750,57750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*97 (SaComponent
uid 2162,0
optionalChildren [
*98 (CptPort
uid 2134,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2135,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "7250,48625,8000,49375"
)
tg (CPTG
uid 2136,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2137,0
va (VaSet
)
xt "9000,48500,11600,49500"
st "ExpRd"
blo "9000,49300"
)
)
thePort (LogicalPort
decl (Decl
n "ExpRd"
t "std_ulogic"
o 1
)
)
)
*99 (CptPort
uid 2138,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2139,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "7250,49625,8000,50375"
)
tg (CPTG
uid 2140,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2141,0
va (VaSet
)
xt "9000,49500,11600,50500"
st "ExpWr"
blo "9000,50300"
)
)
thePort (LogicalPort
decl (Decl
n "ExpWr"
t "std_ulogic"
o 2
)
)
)
*100 (CptPort
uid 2142,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2143,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "7250,50625,8000,51375"
)
tg (CPTG
uid 2144,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2145,0
va (VaSet
)
xt "9000,50500,11800,51500"
st "ExpAck"
blo "9000,51300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ExpAck"
t "std_ulogic"
o 3
)
)
)
*101 (CptPort
uid 2146,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2147,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "7250,51625,8000,52375"
)
tg (CPTG
uid 2148,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2149,0
va (VaSet
)
xt "9000,51500,11000,52500"
st "F8M"
blo "9000,52300"
)
)
thePort (LogicalPort
decl (Decl
n "F8M"
t "std_ulogic"
o 4
)
)
)
*102 (CptPort
uid 2150,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2151,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "17000,48625,17750,49375"
)
tg (CPTG
uid 2152,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2153,0
va (VaSet
)
xt "13700,48500,16000,49500"
st "RdEn"
ju 2
blo "16000,49300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "RdEn"
t "std_ulogic"
o 5
)
)
)
*103 (CptPort
uid 2154,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2155,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "17000,49625,17750,50375"
)
tg (CPTG
uid 2156,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2157,0
va (VaSet
)
xt "13700,49500,16000,50500"
st "WrEn"
ju 2
blo "16000,50300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "WrEn"
t "std_ulogic"
o 6
)
)
)
*104 (CptPort
uid 2158,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2159,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "17000,50625,17750,51375"
)
tg (CPTG
uid 2160,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2161,0
va (VaSet
)
xt "13800,50500,16000,51500"
st "BdEn"
ju 2
blo "16000,51300"
)
)
thePort (LogicalPort
decl (Decl
n "BdEn"
t "std_ulogic"
o 7
)
)
)
*105 (CptPort
uid 2700,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2701,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "17000,51625,17750,52375"
)
tg (CPTG
uid 2702,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2703,0
va (VaSet
)
xt "12800,51500,16000,52500"
st "BdWrEn"
ju 2
blo "16000,52300"
)
)
thePort (LogicalPort
decl (Decl
n "BdWrEn"
t "std_ulogic"
o 8
)
)
)
]
shape (Rectangle
uid 2163,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "8000,48000,17000,56000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 2164,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*106 (Text
uid 2165,0
va (VaSet
font "Arial,8,1"
)
xt "9700,53000,16300,54000"
st "PTR3_HVPS_lib"
blo "9700,53800"
tm "BdLibraryNameMgr"
)
*107 (Text
uid 2166,0
va (VaSet
font "Arial,8,1"
)
xt "9700,54000,14000,55000"
st "subbus_io"
blo "9700,54800"
tm "CptNameMgr"
)
*108 (Text
uid 2167,0
va (VaSet
font "Arial,8,1"
)
xt "9700,55000,11500,56000"
st "U_5"
blo "9700,55800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 2168,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 2169,0
text (MLText
uid 2170,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "8000,47200,28000,48000"
st "USE_BD_WR_EN = '1'    ( std_logic )  "
)
header ""
)
elements [
(GiElement
name "USE_BD_WR_EN"
type "std_logic"
value "'1'"
)
]
)
viewicon (ZoomableIcon
uid 2171,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "8250,54250,9750,55750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*109 (Blk
uid 2172,0
shape (Rectangle
uid 2173,0
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "25000,48000,33000,63000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 2174,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*110 (Text
uid 2175,0
va (VaSet
font "Arial,8,1"
)
xt "25700,51500,32300,52500"
st "PTR3_HVPS_lib"
blo "25700,52300"
tm "BdLibraryNameMgr"
)
*111 (Text
uid 2176,0
va (VaSet
font "Arial,8,1"
)
xt "25700,52500,30300,53500"
st "HVPS_addr"
blo "25700,53300"
tm "BlkNameMgr"
)
*112 (Text
uid 2177,0
va (VaSet
font "Arial,8,1"
)
xt "25700,53500,27500,54500"
st "U_6"
blo "25700,54300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 2178,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 2179,0
text (MLText
uid 2180,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "25000,58400,58000,61600"
st "BASE_ADDR  = BASE_ADDR     ( std_logic_vector(15 DOWNTO 0) )  
ADDR_WIDTH = ADDR_WIDTH    ( integer range 16 downto 8     )  
N_CHANNELS = N_CHANNELS    ( integer range 15 downto 1     )  
WORD_SIZE  = 16            ( integer                       )  "
)
header ""
)
elements [
(GiElement
name "BASE_ADDR"
type "std_logic_vector(15 DOWNTO 0)"
value "BASE_ADDR"
)
(GiElement
name "ADDR_WIDTH"
type "integer range 16 downto 8"
value "ADDR_WIDTH"
)
(GiElement
name "N_CHANNELS"
type "integer range 15 downto 1"
value "N_CHANNELS"
)
(GiElement
name "WORD_SIZE"
type "integer"
value "16"
)
]
)
viewicon (ZoomableIcon
uid 2181,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "25250,61250,26750,62750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
blkPorts [
"ExpAddr"
"RdEn"
"WrAck2"
"WrEn"
"clk"
"wData"
"BdEn"
"BdWrEn"
"ChanAddr2"
"RdAddr"
"WrEn2"
"dpRdEn"
"wData2"
"RdStat"
"rst"
]
)
*113 (Net
uid 2224,0
decl (Decl
n "BdEn"
t "std_logic"
o 11
suid 62,0
)
declText (MLText
uid 2225,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,11000,39000,11800"
st "SIGNAL BdEn         : std_logic
"
)
)
*114 (PortIoIn
uid 2240,0
shape (CompositeShape
uid 2241,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2242,0
sl 0
ro 270
xt "20000,56625,21500,57375"
)
(Line
uid 2243,0
sl 0
ro 270
xt "21500,57000,22000,57000"
pts [
"21500,57000"
"22000,57000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2244,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2245,0
va (VaSet
)
xt "15800,56500,19000,57500"
st "ExpAddr"
ju 2
blo "19000,57300"
tm "WireNameMgr"
)
)
)
*115 (Net
uid 2246,0
decl (Decl
n "ExpAddr"
t "std_logic_vector"
b "(ADDR_WIDTH-1 DOWNTO 0)"
o 1
suid 64,0
)
declText (MLText
uid 2247,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,2000,51000,2800"
st "ExpAddr      : std_logic_vector(ADDR_WIDTH-1 DOWNTO 0)
"
)
)
*116 (Net
uid 2248,0
lang 11
decl (Decl
n "rData"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 8
suid 65,0
)
declText (MLText
uid 2249,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,7600,46000,8400"
st "rData        : std_logic_vector(15 DOWNTO 0)
"
)
)
*117 (PortIoOut
uid 2254,0
shape (CompositeShape
uid 2255,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2256,0
sl 0
ro 90
xt "38000,51625,39500,52375"
)
(Line
uid 2257,0
sl 0
ro 90
xt "39500,52000,40000,52000"
pts [
"40000,52000"
"39500,52000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2258,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2259,0
va (VaSet
)
xt "34700,51500,37000,52500"
st "rData"
ju 2
blo "37000,52300"
tm "WireNameMgr"
)
)
)
*118 (Net
uid 2272,0
lang 11
decl (Decl
n "RdAddr"
t "std_logic_vector"
b "(ADDR_WIDTH-1 DOWNTO 0)"
o 17
suid 68,0
)
declText (MLText
uid 2273,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,15800,54500,16600"
st "SIGNAL RdAddr       : std_logic_vector(ADDR_WIDTH-1 DOWNTO 0)
"
)
)
*119 (Net
uid 2274,0
decl (Decl
n "dpRdEn"
t "std_logic"
o 30
suid 69,0
)
declText (MLText
uid 2275,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,26200,39000,27000"
st "SIGNAL dpRdEn       : std_logic
"
)
)
*120 (Net
uid 2276,0
decl (Decl
n "RdEn"
t "std_logic"
o 18
suid 70,0
)
declText (MLText
uid 2277,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,16600,39000,17400"
st "SIGNAL RdEn         : std_logic
"
)
)
*121 (PortIoIn
uid 2294,0
shape (CompositeShape
uid 2295,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2296,0
sl 0
ro 270
xt "4000,51625,5500,52375"
)
(Line
uid 2297,0
sl 0
ro 270
xt "5500,52000,6000,52000"
pts [
"5500,52000"
"6000,52000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2298,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2299,0
va (VaSet
)
xt "1700,51500,3000,52500"
st "clk"
ju 2
blo "3000,52300"
tm "WireNameMgr"
)
)
)
*122 (Net
uid 2300,0
decl (Decl
n "ExpRd"
t "std_logic"
o 2
suid 76,0
)
declText (MLText
uid 2301,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,2800,35500,3600"
st "ExpRd        : std_logic
"
)
)
*123 (PortIoIn
uid 2306,0
shape (CompositeShape
uid 2307,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2308,0
sl 0
ro 270
xt "4000,48625,5500,49375"
)
(Line
uid 2309,0
sl 0
ro 270
xt "5500,49000,6000,49000"
pts [
"5500,49000"
"6000,49000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2310,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2311,0
va (VaSet
)
xt "400,48500,3000,49500"
st "ExpRd"
ju 2
blo "3000,49300"
tm "WireNameMgr"
)
)
)
*124 (Net
uid 2312,0
decl (Decl
n "ExpWr"
t "std_logic"
o 3
suid 77,0
)
declText (MLText
uid 2313,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,3600,35500,4400"
st "ExpWr        : std_logic
"
)
)
*125 (PortIoIn
uid 2318,0
shape (CompositeShape
uid 2319,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2320,0
sl 0
ro 270
xt "4000,49625,5500,50375"
)
(Line
uid 2321,0
sl 0
ro 270
xt "5500,50000,6000,50000"
pts [
"5500,50000"
"6000,50000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2322,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2323,0
va (VaSet
)
xt "400,49500,3000,50500"
st "ExpWr"
ju 2
blo "3000,50300"
tm "WireNameMgr"
)
)
)
*126 (Net
uid 2336,0
decl (Decl
n "ExpAck"
t "std_logic"
o 7
suid 79,0
)
declText (MLText
uid 2337,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,6800,35500,7600"
st "ExpAck       : std_logic
"
)
)
*127 (PortIoOut
uid 2342,0
shape (CompositeShape
uid 2343,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2344,0
sl 0
ro 90
xt "4000,50625,5500,51375"
)
(Line
uid 2345,0
sl 0
ro 90
xt "5500,51000,6000,51000"
pts [
"6000,51000"
"5500,51000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2346,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2347,0
va (VaSet
)
xt "200,50500,3000,51500"
st "ExpAck"
ju 2
blo "3000,51300"
tm "WireNameMgr"
)
)
)
*128 (Net
uid 2374,0
lang 11
decl (Decl
n "WrRdy1"
t "std_logic"
o 29
suid 80,0
)
declText (MLText
uid 2375,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,25400,39000,26200"
st "SIGNAL WrRdy1       : std_logic
"
)
)
*129 (Net
uid 2509,0
decl (Decl
n "WrEn"
t "std_logic"
o 26
suid 85,0
)
declText (MLText
uid 2510,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,23000,39000,23800"
st "SIGNAL WrEn         : std_logic
"
)
)
*130 (Net
uid 2517,0
decl (Decl
n "WrEn2"
t "std_logic"
o 28
suid 86,0
)
declText (MLText
uid 2518,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,24600,39000,25400"
st "SIGNAL WrEn2        : std_logic
"
)
)
*131 (Net
uid 2664,0
decl (Decl
n "WrAck2"
t "std_logic"
o 24
suid 89,0
)
declText (MLText
uid 2665,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,21400,39000,22200"
st "SIGNAL WrAck2       : std_logic
"
)
)
*132 (Net
uid 2666,0
decl (Decl
n "wData2"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 34
suid 90,0
)
declText (MLText
uid 2667,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,34200,49500,35000"
st "SIGNAL wData2       : std_logic_vector(15 DOWNTO 0)
"
)
)
*133 (Net
uid 2668,0
decl (Decl
n "ChanAddr2"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 13
suid 91,0
)
declText (MLText
uid 2669,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,12600,49000,13400"
st "SIGNAL ChanAddr2    : std_logic_vector(3 DOWNTO 0)
"
)
)
*134 (PortIoIn
uid 2690,0
shape (CompositeShape
uid 2691,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2692,0
sl 0
ro 270
xt "20000,57625,21500,58375"
)
(Line
uid 2693,0
sl 0
ro 270
xt "21500,58000,22000,58000"
pts [
"21500,58000"
"22000,58000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2694,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2695,0
va (VaSet
)
xt "16500,57500,19000,58500"
st "wData"
ju 2
blo "19000,58300"
tm "WireNameMgr"
)
)
)
*135 (Net
uid 2696,0
decl (Decl
n "wData"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 6
suid 93,0
)
declText (MLText
uid 2697,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,6000,46000,6800"
st "wData        : std_logic_vector(15 DOWNTO 0)
"
)
)
*136 (Net
uid 2704,0
decl (Decl
n "BdWrEn"
t "std_logic"
o 12
suid 94,0
)
declText (MLText
uid 2705,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,11800,39000,12600"
st "SIGNAL BdWrEn       : std_logic
"
)
)
*137 (Net
uid 2798,0
decl (Decl
n "RdStat"
t "std_logic"
o 19
suid 102,0
)
declText (MLText
uid 2799,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,17400,39000,18200"
st "SIGNAL RdStat       : std_logic
"
)
)
*138 (PortIoIn
uid 3022,0
shape (CompositeShape
uid 3023,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3024,0
sl 0
ro 270
xt "37000,53625,38500,54375"
)
(Line
uid 3025,0
sl 0
ro 270
xt "38500,54000,39000,54000"
pts [
"38500,54000"
"39000,54000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 3026,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3027,0
va (VaSet
)
xt "34700,53500,36000,54500"
st "rst"
ju 2
blo "36000,54300"
tm "WireNameMgr"
)
)
)
*139 (Net
uid 4015,0
lang 11
decl (Decl
n "Timeout"
t "std_logic"
o 22
suid 104,0
)
declText (MLText
uid 4016,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,19800,39000,20600"
st "SIGNAL Timeout      : std_logic
"
)
)
*140 (SaComponent
uid 4860,0
optionalChildren [
*141 (CptPort
uid 4828,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4829,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "106250,51625,107000,52375"
)
tg (CPTG
uid 4830,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4831,0
va (VaSet
)
xt "108000,51500,111800,52500"
st "scl_pad_o"
blo "108000,52300"
)
)
thePort (LogicalPort
decl (Decl
n "scl_pad_o"
t "std_logic"
o 1
)
)
)
*142 (CptPort
uid 4832,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4833,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "106250,52625,107000,53375"
)
tg (CPTG
uid 4834,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4835,0
va (VaSet
)
xt "108000,52500,113400,53500"
st "scl_padoen_o"
blo "108000,53300"
)
)
thePort (LogicalPort
decl (Decl
n "scl_padoen_o"
t "std_logic"
o 2
)
)
)
*143 (CptPort
uid 4836,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4837,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "106250,54625,107000,55375"
)
tg (CPTG
uid 4838,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4839,0
va (VaSet
)
xt "108000,54500,112000,55500"
st "sda_pad_o"
blo "108000,55300"
)
)
thePort (LogicalPort
decl (Decl
n "sda_pad_o"
t "std_logic"
o 3
)
)
)
*144 (CptPort
uid 4840,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4841,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "106250,55625,107000,56375"
)
tg (CPTG
uid 4842,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4843,0
va (VaSet
)
xt "108000,55500,113600,56500"
st "sda_padoen_o"
blo "108000,56300"
)
)
thePort (LogicalPort
decl (Decl
n "sda_padoen_o"
t "std_logic"
o 4
)
)
)
*145 (CptPort
uid 4844,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4845,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "106250,53625,107000,54375"
)
tg (CPTG
uid 4846,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4847,0
va (VaSet
)
xt "108000,53500,111600,54500"
st "scl_pad_i"
blo "108000,54300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "scl_pad_i"
t "std_logic"
o 5
)
)
)
*146 (CptPort
uid 4848,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4849,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "106250,56625,107000,57375"
)
tg (CPTG
uid 4850,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4851,0
va (VaSet
)
xt "108000,56500,111800,57500"
st "sda_pad_i"
blo "108000,57300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sda_pad_i"
t "std_logic"
o 6
)
)
)
*147 (CptPort
uid 4852,0
ps "OnEdgeStrategy"
shape (Diamond
uid 4853,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "115000,53625,115750,54375"
)
tg (CPTG
uid 4854,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4855,0
va (VaSet
)
xt "113600,53500,115000,54500"
st "scl"
ju 2
blo "115000,54300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "scl"
t "std_logic"
o 7
)
)
)
*148 (CptPort
uid 4856,0
ps "OnEdgeStrategy"
shape (Diamond
uid 4857,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "115000,54625,115750,55375"
)
tg (CPTG
uid 4858,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4859,0
va (VaSet
)
xt "113400,54500,115000,55500"
st "sda"
ju 2
blo "115000,55300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "sda"
t "std_logic"
o 8
)
)
)
]
shape (Rectangle
uid 4861,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "107000,51000,115000,59000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 4862,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*149 (Text
uid 4863,0
va (VaSet
font "Arial,8,1"
)
xt "107700,59000,114300,60000"
st "PTR3_HVPS_lib"
blo "107700,59800"
tm "BdLibraryNameMgr"
)
*150 (Text
uid 4864,0
va (VaSet
font "Arial,8,1"
)
xt "107700,60000,111400,61000"
st "temp_i2c"
blo "107700,60800"
tm "CptNameMgr"
)
*151 (Text
uid 4865,0
va (VaSet
font "Arial,8,1"
)
xt "107700,61000,109500,62000"
st "U_4"
blo "107700,61800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 4866,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 4867,0
text (MLText
uid 4868,0
va (VaSet
font "Courier New,8,0"
)
xt "113000,51000,113000,51000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 4869,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "107250,57250,108750,58750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*152 (Net
uid 4870,0
lang 11
decl (Decl
n "scl_pad_o"
t "std_logic"
o 43
suid 105,0
)
declText (MLText
uid 4871,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,29400,39000,30200"
st "SIGNAL scl_pad_o    : std_logic
"
)
)
*153 (Net
uid 4876,0
lang 11
decl (Decl
n "scl_padoen_o"
t "std_logic"
o 44
suid 106,0
)
declText (MLText
uid 4877,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,30200,39000,31000"
st "SIGNAL scl_padoen_o : std_logic
"
)
)
*154 (Net
uid 4882,0
decl (Decl
n "scl_pad_i"
t "std_logic"
o 45
suid 107,0
)
declText (MLText
uid 4883,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,28600,39000,29400"
st "SIGNAL scl_pad_i    : std_logic
"
)
)
*155 (Net
uid 4888,0
lang 11
decl (Decl
n "sda_pad_o"
t "std_logic"
o 46
suid 108,0
)
declText (MLText
uid 4889,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,31800,39000,32600"
st "SIGNAL sda_pad_o    : std_logic
"
)
)
*156 (Net
uid 4894,0
lang 11
decl (Decl
n "sda_padoen_o"
t "std_logic"
o 47
suid 109,0
)
declText (MLText
uid 4895,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,32600,39000,33400"
st "SIGNAL sda_padoen_o : std_logic
"
)
)
*157 (Net
uid 4900,0
decl (Decl
n "sda_pad_i"
t "std_logic"
o 48
suid 110,0
)
declText (MLText
uid 4901,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,31000,39000,31800"
st "SIGNAL sda_pad_i    : std_logic
"
)
)
*158 (Wire
uid 142,0
shape (OrthoPolyLine
uid 143,0
va (VaSet
vasetType 3
)
xt "84000,57000,87250,57000"
pts [
"84000,57000"
"87250,57000"
]
)
end &39
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 148,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 149,0
va (VaSet
)
xt "85000,56000,86300,57000"
st "clk"
blo "85000,56800"
tm "WireNameMgr"
)
)
on &23
)
*159 (Wire
uid 152,0
shape (OrthoPolyLine
uid 153,0
va (VaSet
vasetType 3
)
xt "84000,58000,87250,58000"
pts [
"84000,58000"
"87250,58000"
]
)
end &40
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 158,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 159,0
va (VaSet
)
xt "85000,57000,86300,58000"
st "rst"
blo "85000,57800"
tm "WireNameMgr"
)
)
on &12
)
*160 (Wire
uid 162,0
shape (OrthoPolyLine
uid 163,0
va (VaSet
vasetType 3
)
xt "115750,54000,117000,54000"
pts [
"115750,54000"
"117000,54000"
]
)
start &147
end &24
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 168,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 169,0
va (VaSet
isHidden 1
)
xt "115750,53000,117150,54000"
st "scl"
blo "115750,53800"
tm "WireNameMgr"
)
)
on &13
)
*161 (Wire
uid 172,0
shape (OrthoPolyLine
uid 173,0
va (VaSet
vasetType 3
)
xt "115750,55000,117000,55000"
pts [
"115750,55000"
"117000,55000"
]
)
start &148
end &25
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 178,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 179,0
va (VaSet
isHidden 1
)
xt "115750,54000,117350,55000"
st "sda"
blo "115750,54800"
tm "WireNameMgr"
)
)
on &14
)
*162 (Wire
uid 182,0
shape (OrthoPolyLine
uid 183,0
va (VaSet
vasetType 3
)
xt "81750,55000,87250,55000"
pts [
"87250,55000"
"81750,55000"
]
)
start &41
end &68
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 188,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 189,0
va (VaSet
)
xt "83000,54000,86600,55000"
st "wb_ack_o"
blo "83000,54800"
tm "WireNameMgr"
)
)
on &15
)
*163 (Wire
uid 192,0
shape (OrthoPolyLine
uid 193,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "81750,49000,87250,49000"
pts [
"81750,49000"
"87250,49000"
]
)
start &69
end &42
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 198,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 199,0
va (VaSet
)
xt "83000,48000,86400,49000"
st "wb_adr_i"
blo "83000,48800"
tm "WireNameMgr"
)
)
on &16
)
*164 (Wire
uid 202,0
shape (OrthoPolyLine
uid 203,0
va (VaSet
vasetType 3
)
xt "81750,54000,87250,54000"
pts [
"81750,54000"
"87250,54000"
]
)
start &70
end &43
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 208,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 209,0
va (VaSet
)
xt "83000,53000,86400,54000"
st "wb_cyc_i"
blo "83000,53800"
tm "WireNameMgr"
)
)
on &17
)
*165 (Wire
uid 212,0
shape (OrthoPolyLine
uid 213,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "81750,50000,87250,50000"
pts [
"81750,50000"
"87250,50000"
]
)
start &71
end &44
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 218,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 219,0
va (VaSet
)
xt "83000,49000,86300,50000"
st "wb_dat_i"
blo "83000,49800"
tm "WireNameMgr"
)
)
on &18
)
*166 (Wire
uid 222,0
shape (OrthoPolyLine
uid 223,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "81750,51000,87250,51000"
pts [
"87250,51000"
"81750,51000"
]
)
start &45
end &72
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 228,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 229,0
va (VaSet
)
xt "83000,50000,86500,51000"
st "wb_dat_o"
blo "83000,50800"
tm "WireNameMgr"
)
)
on &19
)
*167 (Wire
uid 232,0
shape (OrthoPolyLine
uid 233,0
va (VaSet
vasetType 3
)
xt "81750,56000,87250,56000"
pts [
"87250,56000"
"81750,56000"
]
)
start &46
end &73
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 238,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 239,0
va (VaSet
)
xt "83000,55000,86700,56000"
st "wb_inta_o"
blo "83000,55800"
tm "WireNameMgr"
)
)
on &20
)
*168 (Wire
uid 242,0
shape (OrthoPolyLine
uid 243,0
va (VaSet
vasetType 3
)
xt "81750,53000,87250,53000"
pts [
"81750,53000"
"87250,53000"
]
)
start &74
end &47
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 248,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 249,0
va (VaSet
)
xt "83000,52000,86300,53000"
st "wb_stb_i"
blo "83000,52800"
tm "WireNameMgr"
)
)
on &21
)
*169 (Wire
uid 252,0
shape (OrthoPolyLine
uid 253,0
va (VaSet
vasetType 3
)
xt "81750,52000,87250,52000"
pts [
"81750,52000"
"87250,52000"
]
)
start &75
end &48
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 258,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 259,0
va (VaSet
)
xt "83000,51000,86200,52000"
st "wb_we_i"
blo "83000,51800"
tm "WireNameMgr"
)
)
on &22
)
*170 (Wire
uid 324,0
shape (OrthoPolyLine
uid 325,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "66000,49000,71250,49000"
pts [
"66000,49000"
"71250,49000"
]
)
start &26
end &63
sat 2
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 330,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 331,0
va (VaSet
)
xt "67000,48000,70700,49000"
st "i2c_wdata"
blo "67000,48800"
tm "WireNameMgr"
)
)
on &30
)
*171 (Wire
uid 338,0
shape (OrthoPolyLine
uid 339,0
va (VaSet
vasetType 3
)
xt "66000,51000,71250,51000"
pts [
"66000,51000"
"71250,51000"
]
)
start &26
end &76
sat 2
eat 32
st 0
sf 1
si 0
tg (WTG
uid 344,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 345,0
va (VaSet
)
xt "67000,50000,68400,51000"
st "Wr"
blo "67000,50800"
tm "WireNameMgr"
)
)
on &31
)
*172 (Wire
uid 348,0
shape (OrthoPolyLine
uid 349,0
va (VaSet
vasetType 3
)
xt "66000,52000,71250,52000"
pts [
"66000,52000"
"71250,52000"
]
)
start &26
end &64
sat 2
eat 32
st 0
sf 1
si 0
tg (WTG
uid 354,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 355,0
va (VaSet
)
xt "67000,51000,68400,52000"
st "Rd"
blo "67000,51800"
tm "WireNameMgr"
)
)
on &32
)
*173 (Wire
uid 362,0
shape (OrthoPolyLine
uid 363,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "66000,50000,71250,50000"
pts [
"71250,50000"
"66000,50000"
]
)
start &62
end &26
sat 32
eat 1
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 368,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 369,0
va (VaSet
)
xt "67000,49000,70500,50000"
st "i2c_rdata"
blo "67000,49800"
tm "WireNameMgr"
)
)
on &33
)
*174 (Wire
uid 384,0
shape (OrthoPolyLine
uid 385,0
va (VaSet
vasetType 3
)
xt "66000,54000,71250,54000"
pts [
"66000,54000"
"71250,54000"
]
)
start &26
end &67
sat 2
eat 32
st 0
sf 1
si 0
tg (WTG
uid 390,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 391,0
va (VaSet
)
xt "67000,53000,68900,54000"
st "Stop"
blo "67000,53800"
tm "WireNameMgr"
)
)
on &34
)
*175 (Wire
uid 396,0
shape (OrthoPolyLine
uid 397,0
va (VaSet
vasetType 3
)
xt "66000,55000,71250,55000"
pts [
"71250,55000"
"66000,55000"
]
)
start &60
end &26
sat 32
eat 1
st 0
sf 1
si 0
tg (WTG
uid 402,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 403,0
va (VaSet
)
xt "67000,54000,69200,55000"
st "Done"
blo "67000,54800"
tm "WireNameMgr"
)
)
on &35
)
*176 (Wire
uid 406,0
shape (OrthoPolyLine
uid 407,0
va (VaSet
vasetType 3
)
xt "66000,56000,71250,56000"
pts [
"71250,56000"
"66000,56000"
]
)
start &61
end &26
sat 32
eat 1
st 0
sf 1
si 0
tg (WTG
uid 412,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 413,0
va (VaSet
)
xt "67000,55000,68500,56000"
st "Err"
blo "67000,55800"
tm "WireNameMgr"
)
)
on &36
)
*177 (Wire
uid 416,0
shape (OrthoPolyLine
uid 417,0
va (VaSet
vasetType 3
)
xt "68000,58000,71250,58000"
pts [
"68000,58000"
"71250,58000"
]
)
end &59
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 422,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 423,0
va (VaSet
)
xt "69000,57000,70300,58000"
st "clk"
blo "69000,57800"
tm "WireNameMgr"
)
)
on &23
)
*178 (Wire
uid 426,0
shape (OrthoPolyLine
uid 427,0
va (VaSet
vasetType 3
)
xt "68000,59000,71250,59000"
pts [
"68000,59000"
"71250,59000"
]
)
end &65
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 432,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 433,0
va (VaSet
)
xt "69000,58000,70300,59000"
st "rst"
blo "69000,58800"
tm "WireNameMgr"
)
)
on &12
)
*179 (Wire
uid 454,0
shape (OrthoPolyLine
uid 455,0
va (VaSet
vasetType 3
)
xt "66000,53000,71250,53000"
pts [
"66000,53000"
"71250,53000"
]
)
start &26
end &66
sat 2
eat 32
st 0
sf 1
si 0
tg (WTG
uid 460,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 461,0
va (VaSet
)
xt "67000,52000,69000,53000"
st "Start"
blo "67000,52800"
tm "WireNameMgr"
)
)
on &37
)
*180 (Wire
uid 887,0
shape (OrthoPolyLine
uid 888,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "33000,50000,41250,51000"
pts [
"33000,51000"
"38000,51000"
"38000,50000"
"41250,50000"
]
)
start &109
end &86
sat 2
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 893,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 894,0
va (VaSet
)
xt "38000,49000,41000,50000"
st "RdAddr"
blo "38000,49800"
tm "WireNameMgr"
)
)
on &118
)
*181 (Wire
uid 915,0
shape (OrthoPolyLine
uid 916,0
va (VaSet
vasetType 3
)
xt "38000,53000,41250,53000"
pts [
"38000,53000"
"41250,53000"
]
)
end &85
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 921,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 922,0
va (VaSet
)
xt "40000,52000,41300,53000"
st "clk"
blo "40000,52800"
tm "WireNameMgr"
)
)
on &23
)
*182 (Wire
uid 925,0
shape (OrthoPolyLine
uid 926,0
va (VaSet
vasetType 3
)
xt "39000,54000,41250,54000"
pts [
"39000,54000"
"41250,54000"
]
)
start &138
end &89
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 931,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 932,0
va (VaSet
)
xt "40000,53000,41300,54000"
st "rst"
blo "40000,53800"
tm "WireNameMgr"
)
)
on &12
)
*183 (Wire
uid 935,0
shape (OrthoPolyLine
uid 936,0
va (VaSet
vasetType 3
)
xt "50750,49000,58000,49000"
pts [
"58000,49000"
"50750,49000"
]
)
start &26
end &93
sat 2
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 941,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 942,0
va (VaSet
)
xt "54000,48000,56700,49000"
st "WrEn1"
blo "54000,48800"
tm "WireNameMgr"
)
)
on &81
)
*184 (Wire
uid 947,0
shape (OrthoPolyLine
uid 948,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "50750,52000,58000,52000"
pts [
"58000,52000"
"50750,52000"
]
)
start &26
end &91
es 0
sat 2
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 953,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 954,0
va (VaSet
)
xt "54000,51000,56900,52000"
st "wData1"
blo "54000,51800"
tm "WireNameMgr"
)
)
on &82
)
*185 (Wire
uid 959,0
shape (OrthoPolyLine
uid 960,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "50750,51000,58000,51000"
pts [
"58000,51000"
"50750,51000"
]
)
start &26
end &92
es 0
sat 2
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 965,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 966,0
va (VaSet
)
xt "54000,50000,57400,51000"
st "WrAddr1"
blo "54000,50800"
tm "WireNameMgr"
)
)
on &83
)
*186 (Wire
uid 1693,0
shape (OrthoPolyLine
uid 1694,0
va (VaSet
vasetType 3
)
xt "50750,50000,58000,50000"
pts [
"50750,50000"
"58000,50000"
]
)
start &90
end &26
sat 32
eat 1
st 0
sf 1
si 0
tg (WTG
uid 1699,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1700,0
va (VaSet
)
xt "54000,49000,57100,50000"
st "WrRdy1"
blo "54000,49800"
tm "WireNameMgr"
)
)
on &128
)
*187 (Wire
uid 2017,0
shape (OrthoPolyLine
uid 2018,0
va (VaSet
vasetType 3
)
xt "55000,57000,58000,57000"
pts [
"55000,57000"
"58000,57000"
]
)
end &26
sat 16
eat 1
st 0
sf 1
si 0
tg (WTG
uid 2023,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2024,0
va (VaSet
)
xt "56000,56000,57300,57000"
st "clk"
blo "56000,56800"
tm "WireNameMgr"
)
)
on &23
)
*188 (Wire
uid 2027,0
shape (OrthoPolyLine
uid 2028,0
va (VaSet
vasetType 3
)
xt "55000,58000,58000,58000"
pts [
"55000,58000"
"58000,58000"
]
)
end &26
sat 16
eat 1
st 0
sf 1
si 0
tg (WTG
uid 2033,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2034,0
va (VaSet
)
xt "56000,57000,57300,58000"
st "rst"
blo "56000,57800"
tm "WireNameMgr"
)
)
on &12
)
*189 (Wire
uid 2210,0
shape (OrthoPolyLine
uid 2211,0
va (VaSet
vasetType 3
)
xt "17750,49000,25000,49000"
pts [
"17750,49000"
"25000,49000"
]
)
start &102
end &109
sat 32
eat 1
st 0
sf 1
si 0
tg (WTG
uid 2214,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2215,0
va (VaSet
)
xt "20000,48000,22300,49000"
st "RdEn"
blo "20000,48800"
tm "WireNameMgr"
)
)
on &120
)
*190 (Wire
uid 2226,0
shape (OrthoPolyLine
uid 2227,0
va (VaSet
vasetType 3
)
xt "17750,51000,25000,51000"
pts [
"25000,51000"
"17750,51000"
]
)
start &109
end &104
sat 2
eat 32
st 0
sf 1
si 0
tg (WTG
uid 2230,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2231,0
va (VaSet
)
xt "20000,50000,22200,51000"
st "BdEn"
blo "20000,50800"
tm "WireNameMgr"
)
)
on &113
)
*191 (Wire
uid 2234,0
shape (OrthoPolyLine
uid 2235,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "22000,57000,25000,57000"
pts [
"22000,57000"
"25000,57000"
]
)
start &114
end &109
sat 32
eat 1
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2238,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2239,0
va (VaSet
isHidden 1
)
xt "25000,56000,28200,57000"
st "ExpAddr"
blo "25000,56800"
tm "WireNameMgr"
)
)
on &115
)
*192 (Wire
uid 2250,0
shape (OrthoPolyLine
uid 2251,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "40000,52000,41250,52000"
pts [
"41250,52000"
"40000,52000"
]
)
start &87
end &117
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 2252,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2253,0
va (VaSet
isHidden 1
)
xt "38250,51000,40550,52000"
st "rData"
blo "38250,51800"
tm "WireNameMgr"
)
)
on &116
)
*193 (Wire
uid 2266,0
shape (OrthoPolyLine
uid 2267,0
va (VaSet
vasetType 3
)
xt "33000,49000,41250,50000"
pts [
"41250,49000"
"37000,49000"
"37000,50000"
"33000,50000"
]
)
start &88
end &109
sat 32
eat 2
stc 0
st 0
si 0
tg (WTG
uid 2270,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2271,0
va (VaSet
)
xt "38000,48000,41100,49000"
st "dpRdEn"
blo "38000,48800"
tm "WireNameMgr"
)
)
on &119
)
*194 (Wire
uid 2288,0
shape (OrthoPolyLine
uid 2289,0
va (VaSet
vasetType 3
)
xt "6000,52000,7250,52000"
pts [
"6000,52000"
"7250,52000"
]
)
start &121
end &101
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 2292,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2293,0
va (VaSet
isHidden 1
)
xt "5000,51000,6300,52000"
st "clk"
blo "5000,51800"
tm "WireNameMgr"
)
)
on &23
)
*195 (Wire
uid 2302,0
shape (OrthoPolyLine
uid 2303,0
va (VaSet
vasetType 3
)
xt "6000,49000,7250,49000"
pts [
"6000,49000"
"7250,49000"
]
)
start &123
end &98
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2304,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2305,0
va (VaSet
isHidden 1
)
xt "7000,48000,9600,49000"
st "ExpRd"
blo "7000,48800"
tm "WireNameMgr"
)
)
on &122
)
*196 (Wire
uid 2314,0
shape (OrthoPolyLine
uid 2315,0
va (VaSet
vasetType 3
)
xt "6000,50000,7250,50000"
pts [
"6000,50000"
"7250,50000"
]
)
start &125
end &99
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2316,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2317,0
va (VaSet
isHidden 1
)
xt "6000,49000,8600,50000"
st "ExpWr"
blo "6000,49800"
tm "WireNameMgr"
)
)
on &124
)
*197 (Wire
uid 2338,0
shape (OrthoPolyLine
uid 2339,0
va (VaSet
vasetType 3
)
xt "6000,51000,7250,51000"
pts [
"7250,51000"
"6000,51000"
]
)
start &100
end &127
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2340,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2341,0
va (VaSet
isHidden 1
)
xt "4250,50000,7050,51000"
st "ExpAck"
blo "4250,50800"
tm "WireNameMgr"
)
)
on &126
)
*198 (Wire
uid 2388,0
shape (OrthoPolyLine
uid 2389,0
va (VaSet
vasetType 3
)
xt "22000,60000,25000,60000"
pts [
"22000,60000"
"25000,60000"
]
)
end &109
sat 16
eat 1
st 0
sf 1
si 0
tg (WTG
uid 2394,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2395,0
va (VaSet
)
xt "23000,59000,24300,60000"
st "clk"
blo "23000,59800"
tm "WireNameMgr"
)
)
on &23
)
*199 (Wire
uid 2511,0
shape (OrthoPolyLine
uid 2512,0
va (VaSet
vasetType 3
)
xt "17750,50000,25000,50000"
pts [
"17750,50000"
"25000,50000"
]
)
start &103
end &109
sat 32
eat 1
st 0
sf 1
si 0
tg (WTG
uid 2515,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2516,0
va (VaSet
)
xt "20000,49000,22300,50000"
st "WrEn"
blo "20000,49800"
tm "WireNameMgr"
)
)
on &129
)
*200 (Wire
uid 2626,0
shape (OrthoPolyLine
uid 2627,0
va (VaSet
vasetType 3
)
xt "33000,53000,58000,59000"
pts [
"33000,59000"
"51000,59000"
"51000,53000"
"58000,53000"
]
)
start &109
end &26
sat 2
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2630,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2631,0
va (VaSet
)
xt "54000,52000,56700,53000"
st "WrEn2"
blo "54000,52800"
tm "WireNameMgr"
)
)
on &130
)
*201 (Wire
uid 2634,0
shape (OrthoPolyLine
uid 2635,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "33000,55000,58000,61000"
pts [
"33000,61000"
"53000,61000"
"53000,55000"
"58000,55000"
]
)
start &109
end &26
sat 2
eat 1
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2638,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2639,0
va (VaSet
)
xt "53000,54000,57200,55000"
st "ChanAddr2"
blo "53000,54800"
tm "WireNameMgr"
)
)
on &133
)
*202 (Wire
uid 2642,0
shape (OrthoPolyLine
uid 2643,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "33000,56000,58000,62000"
pts [
"33000,62000"
"54000,62000"
"54000,56000"
"58000,56000"
]
)
start &109
end &26
sat 2
eat 1
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2646,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2647,0
va (VaSet
)
xt "54000,55000,56900,56000"
st "wData2"
blo "54000,55800"
tm "WireNameMgr"
)
)
on &132
)
*203 (Wire
uid 2652,0
shape (OrthoPolyLine
uid 2653,0
va (VaSet
vasetType 3
)
xt "33000,54000,58000,60000"
pts [
"58000,54000"
"52000,54000"
"52000,60000"
"33000,60000"
]
)
start &26
end &109
sat 2
eat 1
st 0
sf 1
si 0
tg (WTG
uid 2658,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2659,0
va (VaSet
)
xt "54000,53000,57000,54000"
st "WrAck2"
blo "54000,53800"
tm "WireNameMgr"
)
)
on &131
)
*204 (Wire
uid 2684,0
shape (OrthoPolyLine
uid 2685,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "22000,58000,25000,58000"
pts [
"22000,58000"
"25000,58000"
]
)
start &134
end &109
sat 32
eat 1
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2688,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2689,0
va (VaSet
isHidden 1
)
xt "20000,57000,22500,58000"
st "wData"
blo "20000,57800"
tm "WireNameMgr"
)
)
on &135
)
*205 (Wire
uid 2706,0
shape (OrthoPolyLine
uid 2707,0
va (VaSet
vasetType 3
)
xt "17750,52000,25000,52000"
pts [
"25000,52000"
"17750,52000"
]
)
start &109
end &105
sat 2
eat 32
st 0
sf 1
si 0
tg (WTG
uid 2710,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2711,0
va (VaSet
)
xt "20000,51000,23200,52000"
st "BdWrEn"
blo "20000,51800"
tm "WireNameMgr"
)
)
on &136
)
*206 (Wire
uid 2788,0
shape (OrthoPolyLine
uid 2789,0
va (VaSet
vasetType 3
)
xt "33000,47000,58000,49000"
pts [
"33000,49000"
"36000,49000"
"36000,47000"
"52000,47000"
"52000,48000"
"58000,48000"
]
)
start &109
end &26
sat 2
eat 1
st 0
sf 1
si 0
tg (WTG
uid 2794,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2795,0
va (VaSet
)
xt "36000,46000,38700,47000"
st "RdStat"
blo "36000,46800"
tm "WireNameMgr"
)
)
on &137
)
*207 (Wire
uid 3347,0
shape (OrthoPolyLine
uid 3348,0
va (VaSet
vasetType 3
)
xt "22000,61000,25000,61000"
pts [
"22000,61000"
"25000,61000"
]
)
end &109
sat 16
eat 1
st 0
sf 1
si 0
tg (WTG
uid 3353,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3354,0
va (VaSet
)
xt "23000,60000,24300,61000"
st "rst"
blo "23000,60800"
tm "WireNameMgr"
)
)
on &12
)
*208 (Wire
uid 4017,0
shape (OrthoPolyLine
uid 4018,0
va (VaSet
vasetType 3
)
xt "66000,57000,71250,57000"
pts [
"71250,57000"
"66000,57000"
]
)
start &77
end &26
sat 32
eat 1
stc 0
st 0
si 0
tg (WTG
uid 4021,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4022,0
va (VaSet
)
xt "67000,56000,70100,57000"
st "Timeout"
blo "67000,56800"
tm "WireNameMgr"
)
)
on &139
)
*209 (Wire
uid 4872,0
shape (OrthoPolyLine
uid 4873,0
va (VaSet
vasetType 3
)
xt "100750,52000,106250,52000"
pts [
"100750,52000"
"106250,52000"
]
)
start &50
end &141
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 4874,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4875,0
va (VaSet
)
xt "101000,51000,104800,52000"
st "scl_pad_o"
blo "101000,51800"
tm "WireNameMgr"
)
)
on &152
)
*210 (Wire
uid 4878,0
shape (OrthoPolyLine
uid 4879,0
va (VaSet
vasetType 3
)
xt "100750,53000,106250,53000"
pts [
"100750,53000"
"106250,53000"
]
)
start &51
end &142
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 4880,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4881,0
va (VaSet
)
xt "101000,52000,106400,53000"
st "scl_padoen_o"
blo "101000,52800"
tm "WireNameMgr"
)
)
on &153
)
*211 (Wire
uid 4884,0
shape (OrthoPolyLine
uid 4885,0
va (VaSet
vasetType 3
)
xt "100750,54000,106250,54000"
pts [
"106250,54000"
"100750,54000"
]
)
start &145
end &49
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 4886,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4887,0
va (VaSet
)
xt "101000,53000,104600,54000"
st "scl_pad_i"
blo "101000,53800"
tm "WireNameMgr"
)
)
on &154
)
*212 (Wire
uid 4890,0
shape (OrthoPolyLine
uid 4891,0
va (VaSet
vasetType 3
)
xt "100750,55000,106250,55000"
pts [
"100750,55000"
"106250,55000"
]
)
start &53
end &143
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 4892,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4893,0
va (VaSet
)
xt "101000,54000,105000,55000"
st "sda_pad_o"
blo "101000,54800"
tm "WireNameMgr"
)
)
on &155
)
*213 (Wire
uid 4896,0
shape (OrthoPolyLine
uid 4897,0
va (VaSet
vasetType 3
)
xt "100750,56000,106250,56000"
pts [
"100750,56000"
"106250,56000"
]
)
start &54
end &144
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 4898,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4899,0
va (VaSet
)
xt "101000,55000,106600,56000"
st "sda_padoen_o"
blo "101000,55800"
tm "WireNameMgr"
)
)
on &156
)
*214 (Wire
uid 4902,0
shape (OrthoPolyLine
uid 4903,0
va (VaSet
vasetType 3
)
xt "100750,57000,106250,57000"
pts [
"106250,57000"
"100750,57000"
]
)
start &146
end &52
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 4904,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4905,0
va (VaSet
)
xt "101250,56000,105050,57000"
st "sda_pad_i"
blo "101250,56800"
tm "WireNameMgr"
)
)
on &157
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *215 (PackageList
uid 41,0
stg "VerticalLayoutStrategy"
textVec [
*216 (Text
uid 42,0
va (VaSet
font "arial,8,1"
)
xt "0,0,5400,1000"
st "Package List"
blo "0,800"
)
*217 (MLText
uid 43,0
va (VaSet
)
xt "0,1000,13700,6000"
st "LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.numeric_std.all;
LIBRARY PTR3_HVPS_lib;
USE PTR3_HVPS_lib.HVPS_cfg.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 44,0
stg "VerticalLayoutStrategy"
textVec [
*218 (Text
uid 45,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,0,28100,1000"
st "Compiler Directives"
blo "20000,800"
)
*219 (Text
uid 46,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,1000,29600,2000"
st "Pre-module directives:"
blo "20000,1800"
)
*220 (MLText
uid 47,0
va (VaSet
isHidden 1
)
xt "20000,2000,27500,4000"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*221 (Text
uid 48,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,4000,30100,5000"
st "Post-module directives:"
blo "20000,4800"
)
*222 (MLText
uid 49,0
va (VaSet
isHidden 1
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*223 (Text
uid 50,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,5000,29900,6000"
st "End-module directives:"
blo "20000,5800"
)
*224 (MLText
uid 51,0
va (VaSet
isHidden 1
)
xt "20000,6000,20000,6000"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "0,14,1281,1024"
viewArea "2818,-1748,129341,101224"
cachedDiagramExtent "0,0,125000,93000"
pageSetupInfo (PageSetupInfo
ptrCmd ""
toPrinter 1
xMargin 48
yMargin 48
paperWidth 783
paperHeight 1013
windowsPaperWidth 783
windowsPaperHeight 1013
paperType "Letter"
windowsPaperName "Letter"
windowsPaperType 1
scale 55
exportedDirectories [
"$HDS_PROJECT_DIR/HTMLExport"
]
boundaryWidth 0
exportStdIncludeRefs 1
exportStdPackageRefs 1
)
hasePageBreakOrigin 1
pageBreakOrigin "0,0"
lastUid 4923,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
)
xt "200,200,2000,1200"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "500,2150,1400,3150"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "Arial,8,1"
)
xt "1000,1000,3800,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*225 (Text
va (VaSet
font "Arial,8,1"
)
xt "2200,3500,5800,4500"
st "<library>"
blo "2200,4300"
tm "BdLibraryNameMgr"
)
*226 (Text
va (VaSet
font "Arial,8,1"
)
xt "2200,4500,5600,5500"
st "<block>"
blo "2200,5300"
tm "BlkNameMgr"
)
*227 (Text
va (VaSet
font "Arial,8,1"
)
xt "2200,5500,4000,6500"
st "U_0"
blo "2200,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "2200,13500,2200,13500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*228 (Text
va (VaSet
font "Arial,8,1"
)
xt "550,3500,3450,4500"
st "Library"
blo "550,4300"
)
*229 (Text
va (VaSet
font "Arial,8,1"
)
xt "550,4500,7450,5500"
st "MWComponent"
blo "550,5300"
)
*230 (Text
va (VaSet
font "Arial,8,1"
)
xt "550,5500,2350,6500"
st "U_0"
blo "550,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6450,1500,-6450,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*231 (Text
va (VaSet
font "Arial,8,1"
)
xt "900,3500,3800,4500"
st "Library"
blo "900,4300"
tm "BdLibraryNameMgr"
)
*232 (Text
va (VaSet
font "Arial,8,1"
)
xt "900,4500,7100,5500"
st "SaComponent"
blo "900,5300"
tm "CptNameMgr"
)
*233 (Text
va (VaSet
font "Arial,8,1"
)
xt "900,5500,2700,6500"
st "U_0"
blo "900,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6100,1500,-6100,1500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*234 (Text
va (VaSet
font "Arial,8,1"
)
xt "500,3500,3400,4500"
st "Library"
blo "500,4300"
)
*235 (Text
va (VaSet
font "Arial,8,1"
)
xt "500,4500,7500,5500"
st "VhdlComponent"
blo "500,5300"
)
*236 (Text
va (VaSet
font "Arial,8,1"
)
xt "500,5500,2300,6500"
st "U_0"
blo "500,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6500,1500,-6500,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-450,0,8450,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*237 (Text
va (VaSet
font "Arial,8,1"
)
xt "50,3500,2950,4500"
st "Library"
blo "50,4300"
)
*238 (Text
va (VaSet
font "Arial,8,1"
)
xt "50,4500,7950,5500"
st "VerilogComponent"
blo "50,5300"
)
*239 (Text
va (VaSet
font "Arial,8,1"
)
xt "50,5500,1850,6500"
st "U_0"
blo "50,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6950,1500,-6950,1500"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*240 (Text
va (VaSet
font "Arial,8,1"
)
xt "3150,4000,4850,5000"
st "eb1"
blo "3150,4800"
tm "HdlTextNameMgr"
)
*241 (Text
va (VaSet
font "Arial,8,1"
)
xt "3150,5000,3950,6000"
st "1"
blo "3150,5800"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
)
xt "200,200,2000,1200"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "Arial,8,1"
)
xt "-500,-500,500,500"
st "G"
blo "-500,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,1900,1000"
st "sig0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,2400,1000"
st "dbus0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
)
xt "0,0,3000,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
)
xt "0,1000,1000,2000"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
)
)
second (MLText
va (VaSet
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1100,12600,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*242 (Text
va (VaSet
font "Arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*243 (MLText
va (VaSet
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1100,7400,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*244 (Text
va (VaSet
font "Arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*245 (MLText
va (VaSet
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
font "Courier New,8,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "Arial,8,1"
)
xt "20000,0,25400,1000"
st "Declarations"
blo "20000,800"
)
portLabel (Text
uid 3,0
va (VaSet
font "Arial,8,1"
)
xt "20000,1000,22700,2000"
st "Ports:"
blo "20000,1800"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,0,23800,1000"
st "Pre User:"
blo "20000,800"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,0,20000,0"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
font "Arial,8,1"
)
xt "20000,10000,27100,11000"
st "Diagram Signals:"
blo "20000,10800"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,0,24700,1000"
st "Post User:"
blo "20000,800"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,0,20000,0"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 110,0
usingSuid 1
emptyRow *246 (LEmptyRow
)
uid 54,0
optionalChildren [
*247 (RefLabelRowHdr
)
*248 (TitleRowHdr
)
*249 (FilterRowHdr
)
*250 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*251 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*252 (GroupColHdr
tm "GroupColHdrMgr"
)
*253 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*254 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*255 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*256 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*257 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*258 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*259 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "rst"
t "std_logic"
o 5
suid 2,0
)
)
uid 264,0
)
*260 (LeafLogPort
port (LogicalPort
lang 11
m 2
decl (Decl
n "scl"
t "std_logic"
o 9
suid 3,0
)
)
uid 266,0
)
*261 (LeafLogPort
port (LogicalPort
lang 11
m 2
decl (Decl
n "sda"
t "std_logic"
o 10
suid 4,0
)
)
uid 268,0
)
*262 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "wb_ack_o"
t "std_logic"
o 35
suid 5,0
)
)
uid 270,0
)
*263 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "wb_adr_i"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 36
suid 6,0
)
)
uid 272,0
)
*264 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "wb_cyc_i"
t "std_logic"
o 37
suid 7,0
)
)
uid 274,0
)
*265 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "wb_dat_i"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 38
suid 8,0
)
)
uid 276,0
)
*266 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "wb_dat_o"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 39
suid 9,0
)
)
uid 278,0
)
*267 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "wb_inta_o"
t "std_logic"
o 40
suid 10,0
)
)
uid 280,0
)
*268 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "wb_stb_i"
t "std_logic"
o 41
suid 11,0
)
)
uid 282,0
)
*269 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "wb_we_i"
t "std_logic"
o 42
suid 12,0
)
)
uid 284,0
)
*270 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "clk"
t "std_logic"
o 4
suid 13,0
)
)
uid 300,0
)
*271 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "i2c_wdata"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 32
suid 16,0
)
)
uid 438,0
)
*272 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "Wr"
t "std_logic"
o 23
suid 19,0
)
)
uid 440,0
)
*273 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "Rd"
t "std_logic"
o 16
suid 20,0
)
)
uid 442,0
)
*274 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "i2c_rdata"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 31
suid 22,0
)
)
uid 444,0
)
*275 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "Stop"
t "std_logic"
o 21
suid 25,0
)
)
uid 446,0
)
*276 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "Done"
t "std_logic"
o 14
suid 30,0
)
)
uid 448,0
)
*277 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "Err"
t "std_logic"
o 15
suid 31,0
)
)
uid 450,0
)
*278 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "Start"
t "std_logic"
o 20
suid 32,0
)
)
uid 462,0
)
*279 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "WrEn1"
t "std_logic"
o 27
suid 40,0
)
)
uid 971,0
)
*280 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "wData1"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 33
suid 42,0
)
)
uid 973,0
)
*281 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "WrAddr1"
t "std_logic_vector"
b "(ADDR_WIDTH-1 DOWNTO 0)"
o 25
suid 45,0
)
)
uid 975,0
)
*282 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "BdEn"
t "std_logic"
o 11
suid 62,0
)
)
uid 2350,0
)
*283 (LeafLogPort
port (LogicalPort
decl (Decl
n "ExpAddr"
t "std_logic_vector"
b "(ADDR_WIDTH-1 DOWNTO 0)"
o 1
suid 64,0
)
)
uid 2352,0
)
*284 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "rData"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 8
suid 65,0
)
)
uid 2354,0
)
*285 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "RdAddr"
t "std_logic_vector"
b "(ADDR_WIDTH-1 DOWNTO 0)"
o 17
suid 68,0
)
)
uid 2356,0
)
*286 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dpRdEn"
t "std_logic"
o 30
suid 69,0
)
)
uid 2358,0
)
*287 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "RdEn"
t "std_logic"
o 18
suid 70,0
)
)
uid 2360,0
)
*288 (LeafLogPort
port (LogicalPort
decl (Decl
n "ExpRd"
t "std_logic"
o 2
suid 76,0
)
)
uid 2368,0
)
*289 (LeafLogPort
port (LogicalPort
decl (Decl
n "ExpWr"
t "std_logic"
o 3
suid 77,0
)
)
uid 2370,0
)
*290 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ExpAck"
t "std_logic"
o 7
suid 79,0
)
)
uid 2372,0
)
*291 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "WrRdy1"
t "std_logic"
o 29
suid 80,0
)
)
uid 2376,0
)
*292 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "WrEn"
t "std_logic"
o 26
suid 85,0
)
)
uid 2525,0
)
*293 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "WrEn2"
t "std_logic"
o 28
suid 86,0
)
)
uid 2527,0
)
*294 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "WrAck2"
t "std_logic"
o 24
suid 89,0
)
)
uid 2670,0
)
*295 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "wData2"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 34
suid 90,0
)
)
uid 2672,0
)
*296 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ChanAddr2"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 13
suid 91,0
)
)
uid 2674,0
)
*297 (LeafLogPort
port (LogicalPort
decl (Decl
n "wData"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 6
suid 93,0
)
)
uid 2712,0
)
*298 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "BdWrEn"
t "std_logic"
o 12
suid 94,0
)
)
uid 2714,0
)
*299 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "RdStat"
t "std_logic"
o 19
suid 102,0
)
)
uid 2800,0
)
*300 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "Timeout"
t "std_logic"
o 22
suid 104,0
)
)
uid 4023,0
)
*301 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "scl_pad_o"
t "std_logic"
o 43
suid 105,0
)
)
uid 4912,0
)
*302 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "scl_padoen_o"
t "std_logic"
o 44
suid 106,0
)
)
uid 4914,0
)
*303 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "scl_pad_i"
t "std_logic"
o 45
suid 107,0
)
)
uid 4916,0
)
*304 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "sda_pad_o"
t "std_logic"
o 46
suid 108,0
)
)
uid 4918,0
)
*305 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "sda_padoen_o"
t "std_logic"
o 47
suid 109,0
)
)
uid 4920,0
)
*306 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sda_pad_i"
t "std_logic"
o 48
suid 110,0
)
)
uid 4922,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 67,0
optionalChildren [
*307 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *308 (MRCItem
litem &246
pos 48
dimension 20
)
uid 69,0
optionalChildren [
*309 (MRCItem
litem &247
pos 0
dimension 20
uid 70,0
)
*310 (MRCItem
litem &248
pos 1
dimension 23
uid 71,0
)
*311 (MRCItem
litem &249
pos 2
hidden 1
dimension 20
uid 72,0
)
*312 (MRCItem
litem &259
pos 5
dimension 20
uid 265,0
)
*313 (MRCItem
litem &260
pos 7
dimension 20
uid 267,0
)
*314 (MRCItem
litem &261
pos 6
dimension 20
uid 269,0
)
*315 (MRCItem
litem &262
pos 16
dimension 20
uid 271,0
)
*316 (MRCItem
litem &263
pos 15
dimension 20
uid 273,0
)
*317 (MRCItem
litem &264
pos 14
dimension 20
uid 275,0
)
*318 (MRCItem
litem &265
pos 13
dimension 20
uid 277,0
)
*319 (MRCItem
litem &266
pos 12
dimension 20
uid 279,0
)
*320 (MRCItem
litem &267
pos 11
dimension 20
uid 281,0
)
*321 (MRCItem
litem &268
pos 10
dimension 20
uid 283,0
)
*322 (MRCItem
litem &269
pos 40
dimension 20
uid 285,0
)
*323 (MRCItem
litem &270
pos 0
dimension 20
uid 301,0
)
*324 (MRCItem
litem &271
pos 17
dimension 20
uid 439,0
)
*325 (MRCItem
litem &272
pos 19
dimension 20
uid 441,0
)
*326 (MRCItem
litem &273
pos 22
dimension 20
uid 443,0
)
*327 (MRCItem
litem &274
pos 18
dimension 20
uid 445,0
)
*328 (MRCItem
litem &275
pos 20
dimension 20
uid 447,0
)
*329 (MRCItem
litem &276
pos 24
dimension 20
uid 449,0
)
*330 (MRCItem
litem &277
pos 23
dimension 20
uid 451,0
)
*331 (MRCItem
litem &278
pos 21
dimension 20
uid 463,0
)
*332 (MRCItem
litem &279
pos 25
dimension 20
uid 972,0
)
*333 (MRCItem
litem &280
pos 26
dimension 20
uid 974,0
)
*334 (MRCItem
litem &281
pos 27
dimension 20
uid 976,0
)
*335 (MRCItem
litem &282
pos 28
dimension 20
uid 2351,0
)
*336 (MRCItem
litem &283
pos 1
dimension 20
uid 2353,0
)
*337 (MRCItem
litem &284
pos 9
dimension 20
uid 2355,0
)
*338 (MRCItem
litem &285
pos 29
dimension 20
uid 2357,0
)
*339 (MRCItem
litem &286
pos 30
dimension 20
uid 2359,0
)
*340 (MRCItem
litem &287
pos 31
dimension 20
uid 2361,0
)
*341 (MRCItem
litem &288
pos 3
dimension 20
uid 2369,0
)
*342 (MRCItem
litem &289
pos 4
dimension 20
uid 2371,0
)
*343 (MRCItem
litem &290
pos 8
dimension 20
uid 2373,0
)
*344 (MRCItem
litem &291
pos 32
dimension 20
uid 2377,0
)
*345 (MRCItem
litem &292
pos 33
dimension 20
uid 2526,0
)
*346 (MRCItem
litem &293
pos 39
dimension 20
uid 2528,0
)
*347 (MRCItem
litem &294
pos 34
dimension 20
uid 2671,0
)
*348 (MRCItem
litem &295
pos 35
dimension 20
uid 2673,0
)
*349 (MRCItem
litem &296
pos 36
dimension 20
uid 2675,0
)
*350 (MRCItem
litem &297
pos 2
dimension 20
uid 2713,0
)
*351 (MRCItem
litem &298
pos 37
dimension 20
uid 2715,0
)
*352 (MRCItem
litem &299
pos 38
dimension 20
uid 2801,0
)
*353 (MRCItem
litem &300
pos 41
dimension 20
uid 4024,0
)
*354 (MRCItem
litem &301
pos 42
dimension 20
uid 4913,0
)
*355 (MRCItem
litem &302
pos 43
dimension 20
uid 4915,0
)
*356 (MRCItem
litem &303
pos 44
dimension 20
uid 4917,0
)
*357 (MRCItem
litem &304
pos 45
dimension 20
uid 4919,0
)
*358 (MRCItem
litem &305
pos 46
dimension 20
uid 4921,0
)
*359 (MRCItem
litem &306
pos 47
dimension 20
uid 4923,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 73,0
optionalChildren [
*360 (MRCItem
litem &250
pos 0
dimension 20
uid 74,0
)
*361 (MRCItem
litem &252
pos 1
dimension 50
uid 75,0
)
*362 (MRCItem
litem &253
pos 2
dimension 100
sortAscending 0
uid 76,0
)
*363 (MRCItem
litem &254
pos 3
dimension 50
uid 77,0
)
*364 (MRCItem
litem &255
pos 4
dimension 100
uid 78,0
)
*365 (MRCItem
litem &256
pos 5
dimension 100
uid 79,0
)
*366 (MRCItem
litem &257
pos 6
dimension 50
uid 80,0
)
*367 (MRCItem
litem &258
pos 7
dimension 80
uid 81,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 68,0
vaOverrides [
]
)
]
)
uid 53,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *368 (LEmptyRow
)
uid 83,0
optionalChildren [
*369 (RefLabelRowHdr
)
*370 (TitleRowHdr
)
*371 (FilterRowHdr
)
*372 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*373 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*374 (GroupColHdr
tm "GroupColHdrMgr"
)
*375 (NameColHdr
tm "GenericNameColHdrMgr"
)
*376 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*377 (InitColHdr
tm "GenericValueColHdrMgr"
)
*378 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*379 (EolColHdr
tm "GenericEolColHdrMgr"
)
*380 (LogGeneric
generic (GiElement
name "N_CHANNELS"
type "integer"
value "14"
)
uid 2132,0
)
*381 (LogGeneric
generic (GiElement
name "BASE_ADDR"
type "std_logic_vector(15 DOWNTO 0)"
value "X\"0030\""
)
uid 3133,0
)
*382 (LogGeneric
generic (GiElement
name "ADDR_WIDTH"
type "integer"
value "16"
)
uid 3464,0
)
*383 (LogGeneric
generic (GiElement
name "ChanCfgs"
type "Cfg_t"
value "( \"000000000\", \"000000010\", \"001000100\", \"010000111\", \"011001000\", \"011001011\", \"100010001\", \"011011000\", \"011011011\", \"100100001\", \"011101000\", \"011101011\", \"100110001\", \"100111001\" )"
)
uid 4136,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 95,0
optionalChildren [
*384 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *385 (MRCItem
litem &368
pos 4
dimension 20
)
uid 97,0
optionalChildren [
*386 (MRCItem
litem &369
pos 0
dimension 20
uid 98,0
)
*387 (MRCItem
litem &370
pos 1
dimension 23
uid 99,0
)
*388 (MRCItem
litem &371
pos 2
hidden 1
dimension 20
uid 100,0
)
*389 (MRCItem
litem &380
pos 0
dimension 20
uid 2133,0
)
*390 (MRCItem
litem &381
pos 1
dimension 20
uid 3134,0
)
*391 (MRCItem
litem &382
pos 2
dimension 20
uid 3465,0
)
*392 (MRCItem
litem &383
pos 3
dimension 20
uid 4137,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 101,0
optionalChildren [
*393 (MRCItem
litem &372
pos 0
dimension 20
uid 102,0
)
*394 (MRCItem
litem &374
pos 1
dimension 50
uid 103,0
)
*395 (MRCItem
litem &375
pos 2
dimension 100
uid 104,0
)
*396 (MRCItem
litem &376
pos 3
dimension 198
uid 105,0
)
*397 (MRCItem
litem &377
pos 4
dimension 50
uid 106,0
)
*398 (MRCItem
litem &378
pos 5
dimension 50
uid 107,0
)
*399 (MRCItem
litem &379
pos 6
dimension 80
uid 108,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 96,0
vaOverrides [
]
)
]
)
uid 82,0
type 1
)
activeModelName "BlockDiag"
)
