<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low." projectName="project_20" solutionName="solution2" date="2023-04-03T20:00:13.574+0530" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Skipped source file 'populate.dat'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx." projectName="project_20" solutionName="solution2" date="2023-04-03T19:59:31.209+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low." projectName="project_20" solutionName="solution1" date="2023-04-02T17:25:32.088+0530" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Skipped source file 'populate.dat'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx." projectName="project_20" solutionName="solution1" date="2023-04-02T17:25:04.420+0530" type="Warning"/>
      </synLog>
      <simLog>
        <logs message="WARNING: [VRFC 10-3645] port 'axis_block_info' remains unconnected for this instance [C:/Users/velic/AppData/Roaming/Xilinx/Vitis/project_20/solution2/sim/verilog/AESL_deadlock_kernel_monitor_top.v:18]&#xD;&#xA;Completed static elaboration&#xD;&#xA;Starting simulation data flow analysis&#xD;&#xA;Completed simulation data flow analysis&#xD;&#xA;Time Resolution for simulation is 1ps&#xD;&#xA;Compiling package xil_defaultlib.$unit_dataflow_monitor_sv&#xD;&#xA;Compiling module xil_defaultlib.dut_bram1_0_RAM_1P_BRAM_1R1W&#xD;&#xA;Compiling module xil_defaultlib.dut_bram1_1_RAM_1P_BRAM_1R1W&#xD;&#xA;Compiling module xil_defaultlib.dut_bram1_2_RAM_1P_BRAM_1R1W&#xD;&#xA;Compiling module xil_defaultlib.dut_bram1_3_RAM_1P_BRAM_1R1W&#xD;&#xA;Compiling module xil_defaultlib.dut_bram1_4_RAM_1P_BRAM_1R1W&#xD;&#xA;Compiling module xil_defaultlib.dut_bram1_5_RAM_1P_BRAM_1R1W&#xD;&#xA;Compiling module xil_defaultlib.dut_bram1_6_RAM_1P_BRAM_1R1W&#xD;&#xA;Compiling module xil_defaultlib.dut_bram1_7_RAM_1P_BRAM_1R1W&#xD;&#xA;Compiling module xil_defaultlib.dut_mux_83_6_1_1(ID=1,din0_WIDTH...&#xD;&#xA;Compiling module xil_defaultlib.dut_flow_control_loop_pipe&#xD;&#xA;Compiling module xil_defaultlib.dut_regslice_both(DataWidth=8)&#xD;&#xA;Compiling module xil_defaultlib.dut&#xD;&#xA;Compiling module xil_defaultlib.fifo(DEPTH=8)&#xD;&#xA;Compiling module xil_defaultlib.AESL_axi_s_output_r&#xD;&#xA;Compiling module xil_defaultlib.AESL_deadlock_idx0_monitor&#xD;&#xA;Compiling module xil_defaultlib.AESL_deadlock_kernel_monitor_top...&#xD;&#xA;Compiling module xil_defaultlib.nodf_module_intf&#xD;&#xA;Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)&#xD;&#xA;Compiling module xil_defaultlib.dataflow_monitor_1&#xD;&#xA;Compiling module xil_defaultlib.apatb_dut_top&#xD;&#xA;Compiling module work.glbl&#xD;&#xA;Built simulation snapshot dut&#xD;&#xA;&#xD;&#xA;****** xsim v2022.2 (64-bit)&#xD;&#xA;  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022&#xD;&#xA;  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022&#xD;&#xA;    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.&#xD;&#xA;&#xD;&#xA;source xsim.dir/dut/xsim_script.tcl&#xD;&#xA;# xsim {dut} -autoloadwcfg -tclbatch {dut.tcl}&#xD;&#xA;Time resolution is 1 ps&#xD;&#xA;source dut.tcl&#xD;&#xA;## run all&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;// Inter-Transaction Progress: Completed Transaction / Total Transaction&#xD;&#xA;// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%&#xD;&#xA;//&#xD;&#xA;// RTL Simulation : &quot;Inter-Transaction Progress&quot; [&quot;Intra-Transaction Progress&quot;] @ &quot;Simulation Time&quot;&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;// RTL Simulation : 0 / 8 [0.00%] @ &quot;125000&quot;&#xD;&#xA;// RTL Simulation : 1 / 8 [100.00%] @ &quot;235000&quot;&#xD;&#xA;// RTL Simulation : 2 / 8 [100.00%] @ &quot;345000&quot;&#xD;&#xA;// RTL Simulation : 3 / 8 [100.00%] @ &quot;455000&quot;&#xD;&#xA;// RTL Simulation : 4 / 8 [100.00%] @ &quot;565000&quot;&#xD;&#xA;// RTL Simulation : 5 / 8 [100.00%] @ &quot;675000&quot;&#xD;&#xA;// RTL Simulation : 6 / 8 [100.00%] @ &quot;785000&quot;&#xD;&#xA;// RTL Simulation : 7 / 8 [100.00%] @ &quot;895000&quot;&#xD;&#xA;// RTL Simulation : 8 / 8 [100.00%] @ &quot;1005000&quot;&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;$finish called at time : 1065 ns : File &quot;C:/Users/velic/AppData/Roaming/Xilinx/Vitis/project_20/solution2/sim/verilog/dut.autotb.v&quot; Line 270&#xD;&#xA;## quit" projectName="project_20" solutionName="solution2" date="2023-04-03T20:07:20.139+0530" type="Warning"/>
        <logs message="WARNING: [HLS 200-626] This design is unable to schedule all read ports in the first II cycle. The RTL testbench may treat the design as non-pipelined" projectName="project_20" solutionName="solution2" date="2023-04-03T20:05:51.966+0530" type="Warning"/>
        <logs message="WARNING [HLS SIM]: hls::stream 'hls::stream&lt;ap_uint&lt;8>, 0>0' contains leftover data, which may result in RTL simulation hanging." projectName="project_20" solutionName="solution1" date="2023-04-02T17:31:45.412+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3645] port 'axis_block_info' remains unconnected for this instance [C:/Users/velic/AppData/Roaming/Xilinx/Vitis/project_20/solution1/sim/verilog/AESL_deadlock_kernel_monitor_top.v:21]&#xD;&#xA;Completed static elaboration&#xD;&#xA;Starting simulation data flow analysis&#xD;&#xA;Completed simulation data flow analysis&#xD;&#xA;Time Resolution for simulation is 1ps&#xD;&#xA;Compiling package xil_defaultlib.$unit_dataflow_monitor_sv&#xD;&#xA;Compiling module xil_defaultlib.dut_dut_Pipeline_VITIS_LOOP_33_2...&#xD;&#xA;Compiling module xil_defaultlib.dut_mux_83_8_1_1(ID=1,din0_WIDTH...&#xD;&#xA;Compiling module xil_defaultlib.dut_flow_control_loop_pipe_seque...&#xD;&#xA;Compiling module xil_defaultlib.dut_dut_Pipeline_VITIS_LOOP_33_2&#xD;&#xA;Compiling module xil_defaultlib.dut_dut_Pipeline_VITIS_LOOP_38_3...&#xD;&#xA;Compiling module xil_defaultlib.dut_mux_83_6_1_1(ID=1,din0_WIDTH...&#xD;&#xA;Compiling module xil_defaultlib.dut_dut_Pipeline_VITIS_LOOP_38_3&#xD;&#xA;Compiling module xil_defaultlib.dut_regslice_both(DataWidth=8)&#xD;&#xA;Compiling module xil_defaultlib.dut&#xD;&#xA;Compiling module xil_defaultlib.fifo&#xD;&#xA;Compiling module xil_defaultlib.AESL_axi_s_output_r&#xD;&#xA;Compiling module xil_defaultlib.AESL_deadlock_idx0_monitor&#xD;&#xA;Compiling module xil_defaultlib.AESL_deadlock_kernel_monitor_top...&#xD;&#xA;Compiling module xil_defaultlib.nodf_module_intf&#xD;&#xA;Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)&#xD;&#xA;Compiling module xil_defaultlib.dataflow_monitor_1&#xD;&#xA;Compiling module xil_defaultlib.apatb_dut_top&#xD;&#xA;Compiling module work.glbl&#xD;&#xA;Built simulation snapshot dut&#xD;&#xA;&#xD;&#xA;****** xsim v2022.2 (64-bit)&#xD;&#xA;  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022&#xD;&#xA;  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022&#xD;&#xA;    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.&#xD;&#xA;&#xD;&#xA;source xsim.dir/dut/xsim_script.tcl&#xD;&#xA;# xsim {dut} -autoloadwcfg -tclbatch {dut.tcl}&#xD;&#xA;Time resolution is 1 ps&#xD;&#xA;source dut.tcl&#xD;&#xA;## run all&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;// Inter-Transaction Progress: Completed Transaction / Total Transaction&#xD;&#xA;// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%&#xD;&#xA;//&#xD;&#xA;// RTL Simulation : &quot;Inter-Transaction Progress&quot; [&quot;Intra-Transaction Progress&quot;] @ &quot;Simulation Time&quot;&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;// RTL Simulation : 0 / 16 [0.00%] @ &quot;125000&quot;&#xD;&#xA;// RTL Simulation : 1 / 16 [100.00%] @ &quot;365000&quot;&#xD;&#xA;// RTL Simulation : 2 / 16 [100.00%] @ &quot;595000&quot;&#xD;&#xA;// RTL Simulation : 3 / 16 [100.00%] @ &quot;825000&quot;&#xD;&#xA;// RTL Simulation : 4 / 16 [100.00%] @ &quot;1055000&quot;&#xD;&#xA;// RTL Simulation : 5 / 16 [100.00%] @ &quot;1285000&quot;&#xD;&#xA;// RTL Simulation : 6 / 16 [100.00%] @ &quot;1515000&quot;&#xD;&#xA;// RTL Simulation : 7 / 16 [100.00%] @ &quot;1745000&quot;&#xD;&#xA;// RTL Simulation : 8 / 16 [100.00%] @ &quot;1975000&quot;&#xD;&#xA;// RTL Simulation : 9 / 16 [100.00%] @ &quot;2205000&quot;&#xD;&#xA;// RTL Simulation : 10 / 16 [100.00%] @ &quot;2435000&quot;&#xD;&#xA;// RTL Simulation : 11 / 16 [100.00%] @ &quot;2665000&quot;&#xD;&#xA;// RTL Simulation : 12 / 16 [100.00%] @ &quot;2895000&quot;&#xD;&#xA;// RTL Simulation : 13 / 16 [100.00%] @ &quot;3125000&quot;&#xD;&#xA;// RTL Simulation : 14 / 16 [100.00%] @ &quot;3355000&quot;&#xD;&#xA;// RTL Simulation : 15 / 16 [100.00%] @ &quot;3585000&quot;&#xD;&#xA;// RTL Simulation : 16 / 16 [100.00%] @ &quot;3815000&quot;&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;$finish called at time : 3875 ns : File &quot;C:/Users/velic/AppData/Roaming/Xilinx/Vitis/project_20/solution1/sim/verilog/dut.autotb.v&quot; Line 270&#xD;&#xA;## quit" projectName="project_20" solutionName="solution1" date="2023-04-02T17:31:33.412+0530" type="Warning"/>
        <logs message="WARNING [HLS SIM]: hls::stream 'hls::stream&lt;ap_uint&lt;8>, 0>0' contains leftover data, which may result in RTL simulation hanging." projectName="project_20" solutionName="solution1" date="2023-04-02T17:29:25.387+0530" type="Warning"/>
      </simLog>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
