Analysis & Synthesis report for Projeto2
Wed Jun 06 16:15:59 2012
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. User-Specified and Inferred Latches
  9. General Register Statistics
 10. Parameter Settings for User Entity Instance: registrador:inst
 11. Parameter Settings for User Entity Instance: registrador_Ty_Tz:inst7
 12. Parameter Settings for User Entity Instance: registrador_Ty_Tz:inst6
 13. Analysis & Synthesis Messages
 14. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+------------------------------------+----------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Jun 06 16:15:59 2012        ;
; Quartus II Version                 ; 9.1 Build 350 03/24/2010 SP 2 SJ Web Edition ;
; Revision Name                      ; Projeto2                                     ;
; Top-level Entity Name              ; Projeto2                                     ;
; Family                             ; Cyclone II                                   ;
; Total logic elements               ; 21                                           ;
;     Total combinational functions  ; 21                                           ;
;     Dedicated logic registers      ; 0                                            ;
; Total registers                    ; 0                                            ;
; Total pins                         ; 57                                           ;
; Total virtual pins                 ; 0                                            ;
; Total memory bits                  ; 0                                            ;
; Embedded Multiplier 9-bit elements ; 0                                            ;
; Total PLLs                         ; 0                                            ;
+------------------------------------+----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C70F896C6       ;                    ;
; Top-level entity name                                                      ; Projeto2           ; Projeto2           ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; Off                ; Off                ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report                         ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                           ;
+----------------------------------+-----------------+------------------------------------+------------------------------------------------------------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                                                           ;
+----------------------------------+-----------------+------------------------------------+------------------------------------------------------------------------------------------------------------------------+
; UC.bdf                           ; yes             ; User Block Diagram/Schematic File  ; C:/Users/Filipe/Documents/Engenharia da Computação/2° Período/Sistemas Digitais/Projetos/Projeto 2/UC.bdf              ;
; ULA.v                            ; yes             ; User Verilog HDL File              ; C:/Users/Filipe/Documents/Engenharia da Computação/2° Período/Sistemas Digitais/Projetos/Projeto 2/ULA.v               ;
; UC2.bdf                          ; yes             ; User Block Diagram/Schematic File  ; C:/Users/Filipe/Documents/Engenharia da Computação/2° Período/Sistemas Digitais/Projetos/Projeto 2/UC2.bdf             ;
; registrador.v                    ; yes             ; User Verilog HDL File              ; C:/Users/Filipe/Documents/Engenharia da Computação/2° Período/Sistemas Digitais/Projetos/Projeto 2/registrador.v       ;
; BCDecode.v                       ; yes             ; User Verilog HDL File              ; C:/Users/Filipe/Documents/Engenharia da Computação/2° Período/Sistemas Digitais/Projetos/Projeto 2/BCDecode.v          ;
; Projeto2.bdf                     ; yes             ; User Block Diagram/Schematic File  ; C:/Users/Filipe/Documents/Engenharia da Computação/2° Período/Sistemas Digitais/Projetos/Projeto 2/Projeto2.bdf        ;
; registrador_ty_tz.v              ; yes             ; Auto-Found Verilog HDL File        ; C:/Users/Filipe/Documents/Engenharia da Computação/2° Período/Sistemas Digitais/Projetos/Projeto 2/registrador_ty_tz.v ;
+----------------------------------+-----------------+------------------------------------+------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                           ;
+---------------------------------------------+-------------------------+
; Resource                                    ; Usage                   ;
+---------------------------------------------+-------------------------+
; Estimated Total logic elements              ; 21                      ;
;                                             ;                         ;
; Total combinational functions               ; 21                      ;
; Logic element usage by number of LUT inputs ;                         ;
;     -- 4 input functions                    ; 9                       ;
;     -- 3 input functions                    ; 11                      ;
;     -- <=2 input functions                  ; 1                       ;
;                                             ;                         ;
; Logic elements by mode                      ;                         ;
;     -- normal mode                          ; 21                      ;
;     -- arithmetic mode                      ; 0                       ;
;                                             ;                         ;
; Total registers                             ; 0                       ;
;     -- Dedicated logic registers            ; 0                       ;
;     -- I/O registers                        ; 0                       ;
;                                             ;                         ;
; I/O pins                                    ; 57                      ;
; Maximum fan-out node                        ; registrador:inst|out[1] ;
; Maximum fan-out                             ; 10                      ;
; Total fan-out                               ; 83                      ;
; Average fan-out                             ; 1.06                    ;
+---------------------------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------+--------------+
; Compilation Hierarchy Node ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name        ; Library Name ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------+--------------+
; |Projeto2                  ; 21 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 57   ; 0            ; |Projeto2                  ; work         ;
;    |BCDecode:inst4|        ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Projeto2|BCDecode:inst4   ;              ;
;    |UC2:inst9|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Projeto2|UC2:inst9        ;              ;
;    |registrador:inst|      ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Projeto2|registrador:inst ;              ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                               ;
+----------------------------------------------------+---------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal ; Free of Timing Hazards ;
+----------------------------------------------------+---------------------+------------------------+
; registrador:inst|out[3]                            ; UC2:inst9|inst5     ; yes                    ;
; registrador:inst|out[1]                            ; UC2:inst9|inst5     ; yes                    ;
; registrador:inst|out[2]                            ; UC2:inst9|inst5     ; yes                    ;
; registrador:inst|out[0]                            ; UC2:inst9|inst5     ; yes                    ;
; registrador:inst|out[5]                            ; UC2:inst9|inst5     ; yes                    ;
; Number of user-specified and inferred latches = 5  ;                     ;                        ;
+----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registrador:inst ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; A              ; 00    ; Unsigned Binary                      ;
; B              ; 01    ; Unsigned Binary                      ;
; C              ; 10    ; Unsigned Binary                      ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registrador_Ty_Tz:inst7 ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; A              ; 00    ; Unsigned Binary                             ;
; B              ; 01    ; Unsigned Binary                             ;
; C              ; 10    ; Unsigned Binary                             ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registrador_Ty_Tz:inst6 ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; A              ; 00    ; Unsigned Binary                             ;
; B              ; 01    ; Unsigned Binary                             ;
; C              ; 10    ; Unsigned Binary                             ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Wed Jun 06 16:15:55 2012
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Projeto2 -c Projeto2
Info: Found 1 design units, including 1 entities, in source file uc.bdf
    Info: Found entity 1: UC
Info: Found 1 design units, including 1 entities, in source file ula.v
    Info: Found entity 1: ULA
Info: Found 1 design units, including 1 entities, in source file bcd.v
    Info: Found entity 1: BCD
Info: Found 1 design units, including 1 entities, in source file uc2.bdf
    Info: Found entity 1: UC2
Info: Found 1 design units, including 1 entities, in source file registrador.v
    Info: Found entity 1: registrador
Warning: Can't analyze file -- file RegistradorTxTz.v is missing
Info: Found 1 design units, including 1 entities, in source file testedobcd.bdf
    Info: Found entity 1: testedobcd
Info: Found 1 design units, including 1 entities, in source file testeregistradorx.bdf
    Info: Found entity 1: testeregistradorx
Info: Found 1 design units, including 1 entities, in source file testeula.bdf
    Info: Found entity 1: testeULA
Info: Found 1 design units, including 1 entities, in source file bcdecode.v
    Info: Found entity 1: BCDecode
Info: Found 1 design units, including 1 entities, in source file projeto2.bdf
    Info: Found entity 1: Projeto2
Info: Found 1 design units, including 1 entities, in source file unidade_de_controle.bdf
    Info: Found entity 1: Unidade_de_Controle
Info: Elaborating entity "Projeto2" for the top level hierarchy
Warning: Bus "unidade3[7..0]" found using same base name as "unidade", which might lead to a name conflict.
Warning: Bus "dezena4[7..0]" found using same base name as "dezena", which might lead to a name conflict.
Warning: Bus "dezena5[7..0]" found using same base name as "dezena", which might lead to a name conflict.
Warning: Bus "unidade6[7..0]" found using same base name as "unidade", which might lead to a name conflict.
Warning: Converted elements in bus name "dezena" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning: Converted element name(s) from "dezena[7..0]" to "dezena7..0"
Warning: Converted elements in bus name "dezena4" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning: Converted element name(s) from "dezena4[7..0]" to "dezena47..0"
Warning: Converted elements in bus name "dezena5" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning: Converted element name(s) from "dezena5[7..0]" to "dezena57..0"
Warning: Converted elements in bus name "unidade" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning: Converted element name(s) from "unidade[7..0]" to "unidade7..0"
Warning: Converted elements in bus name "unidade3" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning: Converted element name(s) from "unidade3[7..0]" to "unidade37..0"
Warning: Converted elements in bus name "unidade6" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning: Converted element name(s) from "unidade6[7..0]" to "unidade67..0"
Info: Elaborating entity "BCDecode" for hierarchy "BCDecode:inst4"
Warning (10240): Verilog HDL Always Construct warning at BCDecode.v(3): inferring latch(es) for variable "dezenas", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "dezenas[0]" at BCDecode.v(3)
Info (10041): Inferred latch for "dezenas[1]" at BCDecode.v(3)
Info (10041): Inferred latch for "dezenas[2]" at BCDecode.v(3)
Info (10041): Inferred latch for "dezenas[3]" at BCDecode.v(3)
Info (10041): Inferred latch for "dezenas[4]" at BCDecode.v(3)
Info (10041): Inferred latch for "dezenas[5]" at BCDecode.v(3)
Info (10041): Inferred latch for "dezenas[6]" at BCDecode.v(3)
Info (10041): Inferred latch for "dezenas[7]" at BCDecode.v(3)
Info: Elaborating entity "registrador" for hierarchy "registrador:inst"
Warning (10270): Verilog HDL Case Statement warning at registrador.v(11): incomplete case statement has no default case item
Warning (10240): Verilog HDL Always Construct warning at registrador.v(11): inferring latch(es) for variable "out", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "out[0]" at registrador.v(11)
Info (10041): Inferred latch for "out[1]" at registrador.v(11)
Info (10041): Inferred latch for "out[2]" at registrador.v(11)
Info (10041): Inferred latch for "out[3]" at registrador.v(11)
Info (10041): Inferred latch for "out[4]" at registrador.v(11)
Info (10041): Inferred latch for "out[5]" at registrador.v(11)
Info: Elaborating entity "UC2" for hierarchy "UC2:inst9"
Info: Elaborating entity "UC" for hierarchy "UC2:inst9|UC:inst"
Warning: Using design file registrador_ty_tz.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: registrador_Ty_Tz
Info: Elaborating entity "registrador_Ty_Tz" for hierarchy "registrador_Ty_Tz:inst7"
Warning (10270): Verilog HDL Case Statement warning at registrador_ty_tz.v(11): incomplete case statement has no default case item
Warning (10240): Verilog HDL Always Construct warning at registrador_ty_tz.v(11): inferring latch(es) for variable "out", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "out[0]" at registrador_ty_tz.v(11)
Info (10041): Inferred latch for "out[1]" at registrador_ty_tz.v(11)
Info (10041): Inferred latch for "out[2]" at registrador_ty_tz.v(11)
Info (10041): Inferred latch for "out[3]" at registrador_ty_tz.v(11)
Info (10041): Inferred latch for "out[4]" at registrador_ty_tz.v(11)
Info (10041): Inferred latch for "out[5]" at registrador_ty_tz.v(11)
Info: Elaborating entity "ULA" for hierarchy "ULA:inst3"
Warning (10855): Verilog HDL warning at ULA.v(5): initial value for variable in1 should be constant
Warning (10855): Verilog HDL warning at ULA.v(6): initial value for variable in2 should be constant
Warning (10270): Verilog HDL Case Statement warning at ULA.v(10): incomplete case statement has no default case item
Warning (10240): Verilog HDL Always Construct warning at ULA.v(10): inferring latch(es) for variable "F", which holds its previous value in one or more paths through the always construct
Warning (10030): Net "in1" at ULA.v(3) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "in2" at ULA.v(4) has no driver or initial value, using a default initial value '0'
Info (10041): Inferred latch for "F[0]" at ULA.v(10)
Info (10041): Inferred latch for "F[1]" at ULA.v(10)
Info (10041): Inferred latch for "F[2]" at ULA.v(10)
Info (10041): Inferred latch for "F[3]" at ULA.v(10)
Info (10041): Inferred latch for "F[4]" at ULA.v(10)
Info (10041): Inferred latch for "F[5]" at ULA.v(10)
Warning: LATCH primitive "BCDecode:inst4|dezenas[2]" is permanently enabled
Warning: LATCH primitive "BCDecode:inst4|dezenas[3]" is permanently enabled
Warning: LATCH primitive "BCDecode:inst4|dezenas[4]" is permanently enabled
Warning: LATCH primitive "BCDecode:inst4|dezenas[7]" is permanently enabled
Warning: LATCH primitive "BCDecode:inst4|dezenas[1]" is permanently enabled
Info: Found 3 instances of uninferred RAM logic
    Info: RAM logic "BCDecode:inst4|Ram0" is uninferred due to inappropriate RAM size
    Info: RAM logic "BCDecode:inst5|Ram0" is uninferred due to inappropriate RAM size
    Info: RAM logic "BCDecode:inst8|Ram0" is uninferred due to inappropriate RAM size
Warning: Latch registrador:inst|out[3] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal New_Instrution
Warning: Latch registrador:inst|out[1] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal New_Instrution
Warning: Latch registrador:inst|out[2] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal New_Instrution
Warning: Latch registrador:inst|out[0] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal New_Instrution
Warning: Latch registrador:inst|out[5] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal New_Instrution
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "dezena6" is stuck at GND
    Warning (13410): Pin "dezena5" is stuck at GND
    Warning (13410): Pin "dezena1" is stuck at VCC
    Warning (13410): Pin "dezena0" is stuck at VCC
    Warning (13410): Pin "dezena47" is stuck at GND
    Warning (13410): Pin "dezena46" is stuck at GND
    Warning (13410): Pin "dezena45" is stuck at GND
    Warning (13410): Pin "dezena44" is stuck at GND
    Warning (13410): Pin "dezena43" is stuck at GND
    Warning (13410): Pin "dezena42" is stuck at GND
    Warning (13410): Pin "dezena41" is stuck at VCC
    Warning (13410): Pin "dezena40" is stuck at VCC
    Warning (13410): Pin "dezena57" is stuck at GND
    Warning (13410): Pin "dezena56" is stuck at GND
    Warning (13410): Pin "dezena55" is stuck at GND
    Warning (13410): Pin "dezena54" is stuck at GND
    Warning (13410): Pin "dezena53" is stuck at GND
    Warning (13410): Pin "dezena52" is stuck at GND
    Warning (13410): Pin "dezena51" is stuck at VCC
    Warning (13410): Pin "dezena50" is stuck at VCC
    Warning (13410): Pin "unidade37" is stuck at GND
    Warning (13410): Pin "unidade36" is stuck at GND
    Warning (13410): Pin "unidade35" is stuck at GND
    Warning (13410): Pin "unidade34" is stuck at GND
    Warning (13410): Pin "unidade33" is stuck at GND
    Warning (13410): Pin "unidade32" is stuck at GND
    Warning (13410): Pin "unidade31" is stuck at VCC
    Warning (13410): Pin "unidade30" is stuck at VCC
    Warning (13410): Pin "unidade67" is stuck at GND
    Warning (13410): Pin "unidade66" is stuck at GND
    Warning (13410): Pin "unidade65" is stuck at GND
    Warning (13410): Pin "unidade64" is stuck at GND
    Warning (13410): Pin "unidade63" is stuck at GND
    Warning (13410): Pin "unidade62" is stuck at GND
    Warning (13410): Pin "unidade61" is stuck at VCC
    Warning (13410): Pin "unidade60" is stuck at VCC
Info: Generated suppressed messages file C:/Users/Filipe/Documents/Engenharia da Computação/2° Período/Sistemas Digitais/Projetos/Projeto 2/Projeto2.map.smsg
Info: Implemented 78 device resources after synthesis - the final resource count might be different
    Info: Implemented 9 input pins
    Info: Implemented 48 output pins
    Info: Implemented 21 logic cells
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 81 warnings
    Info: Peak virtual memory: 209 megabytes
    Info: Processing ended: Wed Jun 06 16:15:59 2012
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:05


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Filipe/Documents/Engenharia da Computação/2° Período/Sistemas Digitais/Projetos/Projeto 2/Projeto2.map.smsg.


