Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Apr  3 18:58:15 2024
| Host         : Lenovo16plus running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file divider_timing_summary_routed.rpt -pb divider_timing_summary_routed.pb -rpx divider_timing_summary_routed.rpx -warn_on_violation
| Design       : divider
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  33          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (33)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (65)
5. checking no_input_delay (0)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (33)
-------------------------
 There are 33 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (65)
-------------------------------------------------
 There are 65 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   66          inf        0.000                      0                   66           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            66 Endpoints
Min Delay            66 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[28]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.403ns  (logic 2.548ns (39.796%)  route 3.855ns (60.204%))
  Logic Levels:           11  (CARRY4=8 FDRE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y109         FDRE                         0.000     0.000 r  counter_reg[1]/C
    SLICE_X1Y109         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  counter_reg[1]/Q
                         net (fo=2, routed)           0.667     1.123    counter_reg[1]
    SLICE_X2Y109         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.760 r  counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.760    counter_reg[0]_i_10_n_0
    SLICE_X2Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.877 r  counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.877    counter_reg[0]_i_11_n_0
    SLICE_X2Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.994 r  counter_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.994    counter_reg[0]_i_12_n_0
    SLICE_X2Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.111 r  counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     2.111    counter_reg[0]_i_13_n_0
    SLICE_X2Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.228 r  counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     2.228    counter_reg[0]_i_14_n_0
    SLICE_X2Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.345 r  counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     2.345    counter_reg[0]_i_15_n_0
    SLICE_X2Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.462 r  counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     2.462    counter_reg[0]_i_16_n_0
    SLICE_X2Y116         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.785 f  counter_reg[0]_i_17/O[1]
                         net (fo=1, routed)           0.810     3.595    p_0_in[30]
    SLICE_X3Y115         LUT6 (Prop_lut6_I1_O)        0.306     3.901 r  counter[0]_i_8/O
                         net (fo=1, routed)           0.545     4.447    counter[0]_i_8_n_0
    SLICE_X3Y112         LUT6 (Prop_lut6_I5_O)        0.124     4.571 r  counter[0]_i_1/O
                         net (fo=33, routed)          1.832     6.403    clear
    SLICE_X1Y116         FDRE                                         r  counter_reg[28]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[29]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.403ns  (logic 2.548ns (39.796%)  route 3.855ns (60.204%))
  Logic Levels:           11  (CARRY4=8 FDRE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y109         FDRE                         0.000     0.000 r  counter_reg[1]/C
    SLICE_X1Y109         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  counter_reg[1]/Q
                         net (fo=2, routed)           0.667     1.123    counter_reg[1]
    SLICE_X2Y109         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.760 r  counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.760    counter_reg[0]_i_10_n_0
    SLICE_X2Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.877 r  counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.877    counter_reg[0]_i_11_n_0
    SLICE_X2Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.994 r  counter_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.994    counter_reg[0]_i_12_n_0
    SLICE_X2Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.111 r  counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     2.111    counter_reg[0]_i_13_n_0
    SLICE_X2Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.228 r  counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     2.228    counter_reg[0]_i_14_n_0
    SLICE_X2Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.345 r  counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     2.345    counter_reg[0]_i_15_n_0
    SLICE_X2Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.462 r  counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     2.462    counter_reg[0]_i_16_n_0
    SLICE_X2Y116         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.785 f  counter_reg[0]_i_17/O[1]
                         net (fo=1, routed)           0.810     3.595    p_0_in[30]
    SLICE_X3Y115         LUT6 (Prop_lut6_I1_O)        0.306     3.901 r  counter[0]_i_8/O
                         net (fo=1, routed)           0.545     4.447    counter[0]_i_8_n_0
    SLICE_X3Y112         LUT6 (Prop_lut6_I5_O)        0.124     4.571 r  counter[0]_i_1/O
                         net (fo=33, routed)          1.832     6.403    clear
    SLICE_X1Y116         FDRE                                         r  counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[30]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.403ns  (logic 2.548ns (39.796%)  route 3.855ns (60.204%))
  Logic Levels:           11  (CARRY4=8 FDRE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y109         FDRE                         0.000     0.000 r  counter_reg[1]/C
    SLICE_X1Y109         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  counter_reg[1]/Q
                         net (fo=2, routed)           0.667     1.123    counter_reg[1]
    SLICE_X2Y109         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.760 r  counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.760    counter_reg[0]_i_10_n_0
    SLICE_X2Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.877 r  counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.877    counter_reg[0]_i_11_n_0
    SLICE_X2Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.994 r  counter_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.994    counter_reg[0]_i_12_n_0
    SLICE_X2Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.111 r  counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     2.111    counter_reg[0]_i_13_n_0
    SLICE_X2Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.228 r  counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     2.228    counter_reg[0]_i_14_n_0
    SLICE_X2Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.345 r  counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     2.345    counter_reg[0]_i_15_n_0
    SLICE_X2Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.462 r  counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     2.462    counter_reg[0]_i_16_n_0
    SLICE_X2Y116         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.785 f  counter_reg[0]_i_17/O[1]
                         net (fo=1, routed)           0.810     3.595    p_0_in[30]
    SLICE_X3Y115         LUT6 (Prop_lut6_I1_O)        0.306     3.901 r  counter[0]_i_8/O
                         net (fo=1, routed)           0.545     4.447    counter[0]_i_8_n_0
    SLICE_X3Y112         LUT6 (Prop_lut6_I5_O)        0.124     4.571 r  counter[0]_i_1/O
                         net (fo=33, routed)          1.832     6.403    clear
    SLICE_X1Y116         FDRE                                         r  counter_reg[30]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[31]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.403ns  (logic 2.548ns (39.796%)  route 3.855ns (60.204%))
  Logic Levels:           11  (CARRY4=8 FDRE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y109         FDRE                         0.000     0.000 r  counter_reg[1]/C
    SLICE_X1Y109         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  counter_reg[1]/Q
                         net (fo=2, routed)           0.667     1.123    counter_reg[1]
    SLICE_X2Y109         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.760 r  counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.760    counter_reg[0]_i_10_n_0
    SLICE_X2Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.877 r  counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.877    counter_reg[0]_i_11_n_0
    SLICE_X2Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.994 r  counter_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.994    counter_reg[0]_i_12_n_0
    SLICE_X2Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.111 r  counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     2.111    counter_reg[0]_i_13_n_0
    SLICE_X2Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.228 r  counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     2.228    counter_reg[0]_i_14_n_0
    SLICE_X2Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.345 r  counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     2.345    counter_reg[0]_i_15_n_0
    SLICE_X2Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.462 r  counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     2.462    counter_reg[0]_i_16_n_0
    SLICE_X2Y116         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.785 f  counter_reg[0]_i_17/O[1]
                         net (fo=1, routed)           0.810     3.595    p_0_in[30]
    SLICE_X3Y115         LUT6 (Prop_lut6_I1_O)        0.306     3.901 r  counter[0]_i_8/O
                         net (fo=1, routed)           0.545     4.447    counter[0]_i_8_n_0
    SLICE_X3Y112         LUT6 (Prop_lut6_I5_O)        0.124     4.571 r  counter[0]_i_1/O
                         net (fo=33, routed)          1.832     6.403    clear
    SLICE_X1Y116         FDRE                                         r  counter_reg[31]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[24]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.264ns  (logic 2.548ns (40.676%)  route 3.716ns (59.324%))
  Logic Levels:           11  (CARRY4=8 FDRE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y109         FDRE                         0.000     0.000 r  counter_reg[1]/C
    SLICE_X1Y109         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  counter_reg[1]/Q
                         net (fo=2, routed)           0.667     1.123    counter_reg[1]
    SLICE_X2Y109         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.760 r  counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.760    counter_reg[0]_i_10_n_0
    SLICE_X2Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.877 r  counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.877    counter_reg[0]_i_11_n_0
    SLICE_X2Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.994 r  counter_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.994    counter_reg[0]_i_12_n_0
    SLICE_X2Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.111 r  counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     2.111    counter_reg[0]_i_13_n_0
    SLICE_X2Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.228 r  counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     2.228    counter_reg[0]_i_14_n_0
    SLICE_X2Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.345 r  counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     2.345    counter_reg[0]_i_15_n_0
    SLICE_X2Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.462 r  counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     2.462    counter_reg[0]_i_16_n_0
    SLICE_X2Y116         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.785 f  counter_reg[0]_i_17/O[1]
                         net (fo=1, routed)           0.810     3.595    p_0_in[30]
    SLICE_X3Y115         LUT6 (Prop_lut6_I1_O)        0.306     3.901 r  counter[0]_i_8/O
                         net (fo=1, routed)           0.545     4.447    counter[0]_i_8_n_0
    SLICE_X3Y112         LUT6 (Prop_lut6_I5_O)        0.124     4.571 r  counter[0]_i_1/O
                         net (fo=33, routed)          1.693     6.264    clear
    SLICE_X1Y115         FDRE                                         r  counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[25]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.264ns  (logic 2.548ns (40.676%)  route 3.716ns (59.324%))
  Logic Levels:           11  (CARRY4=8 FDRE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y109         FDRE                         0.000     0.000 r  counter_reg[1]/C
    SLICE_X1Y109         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  counter_reg[1]/Q
                         net (fo=2, routed)           0.667     1.123    counter_reg[1]
    SLICE_X2Y109         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.760 r  counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.760    counter_reg[0]_i_10_n_0
    SLICE_X2Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.877 r  counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.877    counter_reg[0]_i_11_n_0
    SLICE_X2Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.994 r  counter_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.994    counter_reg[0]_i_12_n_0
    SLICE_X2Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.111 r  counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     2.111    counter_reg[0]_i_13_n_0
    SLICE_X2Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.228 r  counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     2.228    counter_reg[0]_i_14_n_0
    SLICE_X2Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.345 r  counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     2.345    counter_reg[0]_i_15_n_0
    SLICE_X2Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.462 r  counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     2.462    counter_reg[0]_i_16_n_0
    SLICE_X2Y116         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.785 f  counter_reg[0]_i_17/O[1]
                         net (fo=1, routed)           0.810     3.595    p_0_in[30]
    SLICE_X3Y115         LUT6 (Prop_lut6_I1_O)        0.306     3.901 r  counter[0]_i_8/O
                         net (fo=1, routed)           0.545     4.447    counter[0]_i_8_n_0
    SLICE_X3Y112         LUT6 (Prop_lut6_I5_O)        0.124     4.571 r  counter[0]_i_1/O
                         net (fo=33, routed)          1.693     6.264    clear
    SLICE_X1Y115         FDRE                                         r  counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[26]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.264ns  (logic 2.548ns (40.676%)  route 3.716ns (59.324%))
  Logic Levels:           11  (CARRY4=8 FDRE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y109         FDRE                         0.000     0.000 r  counter_reg[1]/C
    SLICE_X1Y109         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  counter_reg[1]/Q
                         net (fo=2, routed)           0.667     1.123    counter_reg[1]
    SLICE_X2Y109         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.760 r  counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.760    counter_reg[0]_i_10_n_0
    SLICE_X2Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.877 r  counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.877    counter_reg[0]_i_11_n_0
    SLICE_X2Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.994 r  counter_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.994    counter_reg[0]_i_12_n_0
    SLICE_X2Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.111 r  counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     2.111    counter_reg[0]_i_13_n_0
    SLICE_X2Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.228 r  counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     2.228    counter_reg[0]_i_14_n_0
    SLICE_X2Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.345 r  counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     2.345    counter_reg[0]_i_15_n_0
    SLICE_X2Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.462 r  counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     2.462    counter_reg[0]_i_16_n_0
    SLICE_X2Y116         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.785 f  counter_reg[0]_i_17/O[1]
                         net (fo=1, routed)           0.810     3.595    p_0_in[30]
    SLICE_X3Y115         LUT6 (Prop_lut6_I1_O)        0.306     3.901 r  counter[0]_i_8/O
                         net (fo=1, routed)           0.545     4.447    counter[0]_i_8_n_0
    SLICE_X3Y112         LUT6 (Prop_lut6_I5_O)        0.124     4.571 r  counter[0]_i_1/O
                         net (fo=33, routed)          1.693     6.264    clear
    SLICE_X1Y115         FDRE                                         r  counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[27]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.264ns  (logic 2.548ns (40.676%)  route 3.716ns (59.324%))
  Logic Levels:           11  (CARRY4=8 FDRE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y109         FDRE                         0.000     0.000 r  counter_reg[1]/C
    SLICE_X1Y109         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  counter_reg[1]/Q
                         net (fo=2, routed)           0.667     1.123    counter_reg[1]
    SLICE_X2Y109         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.760 r  counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.760    counter_reg[0]_i_10_n_0
    SLICE_X2Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.877 r  counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.877    counter_reg[0]_i_11_n_0
    SLICE_X2Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.994 r  counter_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.994    counter_reg[0]_i_12_n_0
    SLICE_X2Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.111 r  counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     2.111    counter_reg[0]_i_13_n_0
    SLICE_X2Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.228 r  counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     2.228    counter_reg[0]_i_14_n_0
    SLICE_X2Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.345 r  counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     2.345    counter_reg[0]_i_15_n_0
    SLICE_X2Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.462 r  counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     2.462    counter_reg[0]_i_16_n_0
    SLICE_X2Y116         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.785 f  counter_reg[0]_i_17/O[1]
                         net (fo=1, routed)           0.810     3.595    p_0_in[30]
    SLICE_X3Y115         LUT6 (Prop_lut6_I1_O)        0.306     3.901 r  counter[0]_i_8/O
                         net (fo=1, routed)           0.545     4.447    counter[0]_i_8_n_0
    SLICE_X3Y112         LUT6 (Prop_lut6_I5_O)        0.124     4.571 r  counter[0]_i_1/O
                         net (fo=33, routed)          1.693     6.264    clear
    SLICE_X1Y115         FDRE                                         r  counter_reg[27]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[20]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.116ns  (logic 2.548ns (41.662%)  route 3.568ns (58.338%))
  Logic Levels:           11  (CARRY4=8 FDRE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y109         FDRE                         0.000     0.000 r  counter_reg[1]/C
    SLICE_X1Y109         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  counter_reg[1]/Q
                         net (fo=2, routed)           0.667     1.123    counter_reg[1]
    SLICE_X2Y109         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.760 r  counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.760    counter_reg[0]_i_10_n_0
    SLICE_X2Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.877 r  counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.877    counter_reg[0]_i_11_n_0
    SLICE_X2Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.994 r  counter_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.994    counter_reg[0]_i_12_n_0
    SLICE_X2Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.111 r  counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     2.111    counter_reg[0]_i_13_n_0
    SLICE_X2Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.228 r  counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     2.228    counter_reg[0]_i_14_n_0
    SLICE_X2Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.345 r  counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     2.345    counter_reg[0]_i_15_n_0
    SLICE_X2Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.462 r  counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     2.462    counter_reg[0]_i_16_n_0
    SLICE_X2Y116         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.785 f  counter_reg[0]_i_17/O[1]
                         net (fo=1, routed)           0.810     3.595    p_0_in[30]
    SLICE_X3Y115         LUT6 (Prop_lut6_I1_O)        0.306     3.901 r  counter[0]_i_8/O
                         net (fo=1, routed)           0.545     4.447    counter[0]_i_8_n_0
    SLICE_X3Y112         LUT6 (Prop_lut6_I5_O)        0.124     4.571 r  counter[0]_i_1/O
                         net (fo=33, routed)          1.545     6.116    clear
    SLICE_X1Y114         FDRE                                         r  counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[21]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.116ns  (logic 2.548ns (41.662%)  route 3.568ns (58.338%))
  Logic Levels:           11  (CARRY4=8 FDRE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y109         FDRE                         0.000     0.000 r  counter_reg[1]/C
    SLICE_X1Y109         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  counter_reg[1]/Q
                         net (fo=2, routed)           0.667     1.123    counter_reg[1]
    SLICE_X2Y109         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.760 r  counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.760    counter_reg[0]_i_10_n_0
    SLICE_X2Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.877 r  counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.877    counter_reg[0]_i_11_n_0
    SLICE_X2Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.994 r  counter_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.994    counter_reg[0]_i_12_n_0
    SLICE_X2Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.111 r  counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     2.111    counter_reg[0]_i_13_n_0
    SLICE_X2Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.228 r  counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     2.228    counter_reg[0]_i_14_n_0
    SLICE_X2Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.345 r  counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     2.345    counter_reg[0]_i_15_n_0
    SLICE_X2Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.462 r  counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     2.462    counter_reg[0]_i_16_n_0
    SLICE_X2Y116         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.785 f  counter_reg[0]_i_17/O[1]
                         net (fo=1, routed)           0.810     3.595    p_0_in[30]
    SLICE_X3Y115         LUT6 (Prop_lut6_I1_O)        0.306     3.901 r  counter[0]_i_8/O
                         net (fo=1, routed)           0.545     4.447    counter[0]_i_8_n_0
    SLICE_X3Y112         LUT6 (Prop_lut6_I5_O)        0.124     4.571 r  counter[0]_i_1/O
                         net (fo=33, routed)          1.545     6.116    clear
    SLICE_X1Y114         FDRE                                         r  counter_reg[21]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 counter_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y111         FDRE                         0.000     0.000 r  counter_reg[11]/C
    SLICE_X1Y111         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  counter_reg[11]/Q
                         net (fo=2, routed)           0.120     0.261    counter_reg[11]
    SLICE_X1Y111         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.369    counter_reg[8]_i_1_n_4
    SLICE_X1Y111         FDRE                                         r  counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y112         FDRE                         0.000     0.000 r  counter_reg[15]/C
    SLICE_X1Y112         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  counter_reg[15]/Q
                         net (fo=2, routed)           0.120     0.261    counter_reg[15]
    SLICE_X1Y112         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.369    counter_reg[12]_i_1_n_4
    SLICE_X1Y112         FDRE                                         r  counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y113         FDRE                         0.000     0.000 r  counter_reg[19]/C
    SLICE_X1Y113         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  counter_reg[19]/Q
                         net (fo=2, routed)           0.120     0.261    counter_reg[19]
    SLICE_X1Y113         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.369    counter_reg[16]_i_1_n_4
    SLICE_X1Y113         FDRE                                         r  counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[23]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y114         FDRE                         0.000     0.000 r  counter_reg[23]/C
    SLICE_X1Y114         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  counter_reg[23]/Q
                         net (fo=2, routed)           0.120     0.261    counter_reg[23]
    SLICE_X1Y114         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.369    counter_reg[20]_i_1_n_4
    SLICE_X1Y114         FDRE                                         r  counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[27]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y115         FDRE                         0.000     0.000 r  counter_reg[27]/C
    SLICE_X1Y115         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  counter_reg[27]/Q
                         net (fo=2, routed)           0.120     0.261    counter_reg[27]
    SLICE_X1Y115         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.369    counter_reg[24]_i_1_n_4
    SLICE_X1Y115         FDRE                                         r  counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[31]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[31]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y116         FDRE                         0.000     0.000 r  counter_reg[31]/C
    SLICE_X1Y116         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  counter_reg[31]/Q
                         net (fo=2, routed)           0.120     0.261    counter_reg[31]
    SLICE_X1Y116         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.369    counter_reg[28]_i_1_n_4
    SLICE_X1Y116         FDRE                                         r  counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y109         FDRE                         0.000     0.000 r  counter_reg[3]/C
    SLICE_X1Y109         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  counter_reg[3]/Q
                         net (fo=2, routed)           0.120     0.261    counter_reg[3]
    SLICE_X1Y109         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     0.369    counter_reg[0]_i_2_n_4
    SLICE_X1Y109         FDRE                                         r  counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y110         FDRE                         0.000     0.000 r  counter_reg[7]/C
    SLICE_X1Y110         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  counter_reg[7]/Q
                         net (fo=2, routed)           0.120     0.261    counter_reg[7]
    SLICE_X1Y110         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.369    counter_reg[4]_i_1_n_4
    SLICE_X1Y110         FDRE                                         r  counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tmp_clk_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            tmp_clk_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.186ns (50.162%)  route 0.185ns (49.838%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y113         FDRE                         0.000     0.000 r  tmp_clk_reg/C
    SLICE_X0Y113         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  tmp_clk_reg/Q
                         net (fo=2, routed)           0.185     0.326    clk_N_OBUF
    SLICE_X0Y113         LUT2 (Prop_lut2_I1_O)        0.045     0.371 r  tmp_clk_i_1/O
                         net (fo=1, routed)           0.000     0.371    tmp_clk_i_1_n_0
    SLICE_X0Y113         FDRE                                         r  tmp_clk_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y112         FDRE                         0.000     0.000 r  counter_reg[12]/C
    SLICE_X1Y112         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  counter_reg[12]/Q
                         net (fo=2, routed)           0.117     0.258    counter_reg[12]
    SLICE_X1Y112         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.373 r  counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.373    counter_reg[12]_i_1_n_7
    SLICE_X1Y112         FDRE                                         r  counter_reg[12]/D
  -------------------------------------------------------------------    -------------------





