
####################################################
# Sites
sites - BSCAN_X0Y0 BSCAN_X0Y1 SLICE_X12Y69 SLICE_X12Y70 SLICE_X12Y71 SLICE_X12Y72 SLICE_X12Y73 SLICE_X12Y74 SLICE_X12Y75 SLICE_X12Y76 SLICE_X12Y77 SLICE_X12Y78 SLICE_X12Y79 SLICE_X12Y80 SLICE_X12Y81 SLICE_X12Y82 SLICE_X12Y83 SLICE_X12Y84 SLICE_X12Y85 SLICE_X12Y86 SLICE_X12Y87 SLICE_X12Y88 SLICE_X12Y89 SLICE_X12Y90 SLICE_X12Y91 SLICE_X12Y92 SLICE_X12Y93 SLICE_X13Y69 SLICE_X13Y70 SLICE_X13Y71 SLICE_X13Y72 SLICE_X13Y73 SLICE_X13Y74 SLICE_X13Y75 SLICE_X13Y76 SLICE_X13Y77 SLICE_X13Y78 SLICE_X13Y79 SLICE_X13Y80 SLICE_X13Y81 SLICE_X13Y82 SLICE_X13Y83 SLICE_X13Y84 SLICE_X13Y85 SLICE_X13Y86 SLICE_X13Y87 SLICE_X13Y88 SLICE_X13Y89 SLICE_X13Y90 SLICE_X13Y91 SLICE_X13Y92 SLICE_X13Y93 SLICE_X14Y69 SLICE_X14Y70 SLICE_X14Y71 SLICE_X14Y72 SLICE_X14Y73 SLICE_X14Y74 SLICE_X14Y75 SLICE_X14Y76 SLICE_X14Y77 SLICE_X14Y78 SLICE_X14Y79 SLICE_X14Y80 SLICE_X14Y81 SLICE_X14Y82 SLICE_X14Y83 SLICE_X14Y84 SLICE_X14Y85 SLICE_X14Y86 SLICE_X14Y87 SLICE_X14Y88 SLICE_X14Y89 SLICE_X14Y90 SLICE_X14Y91 SLICE_X14Y92 SLICE_X14Y93 SLICE_X15Y69 SLICE_X15Y70 SLICE_X15Y71 SLICE_X15Y72 SLICE_X15Y73 SLICE_X15Y74 SLICE_X15Y75 SLICE_X15Y76 SLICE_X15Y77 SLICE_X15Y78 SLICE_X15Y79 SLICE_X15Y80 SLICE_X15Y81 SLICE_X15Y82 SLICE_X15Y83 SLICE_X15Y84 SLICE_X15Y85 SLICE_X15Y86 SLICE_X15Y87 SLICE_X15Y88 SLICE_X15Y89 SLICE_X15Y90 SLICE_X15Y91 SLICE_X15Y92 SLICE_X15Y93 SLICE_X28Y69 SLICE_X28Y70 SLICE_X28Y71 SLICE_X28Y72 SLICE_X28Y73 SLICE_X28Y74 SLICE_X28Y75 SLICE_X28Y76 SLICE_X28Y77 SLICE_X28Y78 SLICE_X28Y79 SLICE_X28Y80 SLICE_X28Y81 SLICE_X28Y82 SLICE_X28Y83 SLICE_X28Y84 SLICE_X28Y85 SLICE_X28Y86 SLICE_X28Y87 SLICE_X28Y88 SLICE_X28Y89 SLICE_X28Y90 SLICE_X28Y91 SLICE_X28Y92 SLICE_X28Y93 SLICE_X29Y69 SLICE_X29Y70 SLICE_X29Y71 SLICE_X29Y72 SLICE_X29Y73 SLICE_X29Y74 SLICE_X29Y75 SLICE_X29Y76 SLICE_X29Y77 SLICE_X29Y78 SLICE_X29Y79 SLICE_X29Y80 SLICE_X29Y81 SLICE_X29Y82 SLICE_X29Y83 SLICE_X29Y84 SLICE_X29Y85 SLICE_X29Y86 SLICE_X29Y87 SLICE_X29Y88 SLICE_X29Y89 SLICE_X29Y90 SLICE_X29Y91 SLICE_X29Y92 SLICE_X29Y93 SLICE_X30Y69 SLICE_X30Y70 SLICE_X30Y71 SLICE_X30Y72 SLICE_X30Y73 SLICE_X30Y74 SLICE_X30Y75 SLICE_X30Y76 SLICE_X30Y77 SLICE_X30Y78 SLICE_X30Y79 SLICE_X30Y80 SLICE_X30Y81 SLICE_X30Y82 SLICE_X30Y83 SLICE_X30Y84 SLICE_X30Y85 SLICE_X30Y86 SLICE_X30Y87 SLICE_X30Y88 SLICE_X30Y89 SLICE_X30Y90 SLICE_X30Y91 SLICE_X30Y92 SLICE_X30Y93 SLICE_X31Y69 SLICE_X31Y70 SLICE_X31Y71 SLICE_X31Y72 SLICE_X31Y73 SLICE_X31Y74 SLICE_X31Y75 SLICE_X31Y76 SLICE_X31Y77 SLICE_X31Y78 SLICE_X31Y79 SLICE_X31Y80 SLICE_X31Y81 SLICE_X31Y82 SLICE_X31Y83 SLICE_X31Y84 SLICE_X31Y85 SLICE_X31Y86 SLICE_X31Y87 SLICE_X31Y88 SLICE_X31Y89 SLICE_X31Y90 SLICE_X31Y91 SLICE_X31Y92 SLICE_X31Y93 SLICE_X32Y69 SLICE_X32Y70 SLICE_X32Y71 SLICE_X32Y72 SLICE_X32Y73 SLICE_X32Y74 SLICE_X32Y75 SLICE_X32Y76 SLICE_X32Y77 SLICE_X32Y78 SLICE_X32Y79 SLICE_X32Y80 SLICE_X32Y81 SLICE_X32Y82 SLICE_X32Y83 SLICE_X32Y84 SLICE_X32Y85 SLICE_X32Y86 SLICE_X32Y87 SLICE_X32Y88 SLICE_X32Y89 SLICE_X32Y90 SLICE_X32Y91 SLICE_X32Y92 SLICE_X32Y93 SLICE_X33Y69 SLICE_X33Y70 SLICE_X33Y71 SLICE_X33Y72 SLICE_X33Y73 SLICE_X33Y74 SLICE_X33Y75 SLICE_X33Y76 SLICE_X33Y77 SLICE_X33Y78 SLICE_X33Y79 SLICE_X33Y80 SLICE_X33Y81 SLICE_X33Y82 SLICE_X33Y83 SLICE_X33Y84 SLICE_X33Y85 SLICE_X33Y86 SLICE_X33Y87 SLICE_X33Y88 SLICE_X33Y89 SLICE_X33Y90 SLICE_X33Y91 SLICE_X33Y92 SLICE_X33Y93 SLICE_X34Y69 SLICE_X34Y70 SLICE_X34Y71 SLICE_X34Y72 SLICE_X34Y73 SLICE_X34Y74 SLICE_X34Y75 SLICE_X34Y76 SLICE_X34Y77 SLICE_X34Y78 SLICE_X34Y79 SLICE_X34Y80 SLICE_X34Y81 SLICE_X34Y82 SLICE_X34Y83 SLICE_X34Y84 SLICE_X34Y85 SLICE_X34Y86 SLICE_X34Y87 SLICE_X34Y88 SLICE_X34Y89 SLICE_X34Y90 SLICE_X34Y91 SLICE_X34Y92 SLICE_X34Y93 SLICE_X35Y69 SLICE_X35Y70 SLICE_X35Y71 SLICE_X35Y72 SLICE_X35Y73 SLICE_X35Y74 SLICE_X35Y75 SLICE_X35Y76 SLICE_X35Y77 SLICE_X35Y78 SLICE_X35Y79 SLICE_X35Y80 SLICE_X35Y81 SLICE_X35Y82 SLICE_X35Y83 SLICE_X35Y84 SLICE_X35Y85 SLICE_X35Y86 SLICE_X35Y87 SLICE_X35Y88 SLICE_X35Y89 SLICE_X35Y90 SLICE_X35Y91 SLICE_X35Y92 SLICE_X35Y93 SLICE_X36Y69 SLICE_X36Y70 SLICE_X36Y71 SLICE_X36Y72 SLICE_X36Y73 SLICE_X36Y74 SLICE_X36Y75 SLICE_X36Y76 SLICE_X36Y77 SLICE_X36Y78 SLICE_X36Y79 SLICE_X36Y80 SLICE_X36Y81 SLICE_X36Y82 SLICE_X36Y83 SLICE_X36Y84 SLICE_X36Y85 SLICE_X36Y86 SLICE_X36Y87 SLICE_X36Y88 SLICE_X36Y89 SLICE_X36Y90 SLICE_X36Y91 SLICE_X36Y92 SLICE_X36Y93 SLICE_X37Y69 SLICE_X37Y70 SLICE_X37Y71 SLICE_X37Y72 SLICE_X37Y73 SLICE_X37Y74 SLICE_X37Y75 SLICE_X37Y76 SLICE_X37Y77 SLICE_X37Y78 SLICE_X37Y79 SLICE_X37Y80 SLICE_X37Y81 SLICE_X37Y82 SLICE_X37Y83 SLICE_X37Y84 SLICE_X37Y85 SLICE_X37Y86 SLICE_X37Y87 SLICE_X37Y88 SLICE_X37Y89 SLICE_X37Y90 SLICE_X37Y91 SLICE_X37Y92 SLICE_X37Y93 SLICE_X38Y69 SLICE_X38Y70 SLICE_X38Y71 SLICE_X38Y72 SLICE_X38Y73 SLICE_X38Y74 SLICE_X38Y75 SLICE_X38Y76 SLICE_X38Y77 SLICE_X38Y78 SLICE_X38Y79 SLICE_X38Y80 SLICE_X38Y81 SLICE_X38Y82 SLICE_X38Y83 SLICE_X38Y84 SLICE_X38Y85 SLICE_X38Y86 SLICE_X38Y87 SLICE_X38Y88 SLICE_X38Y89 SLICE_X38Y90 SLICE_X38Y91 SLICE_X38Y92 SLICE_X38Y93 SLICE_X39Y69 SLICE_X39Y70 SLICE_X39Y71 SLICE_X39Y72 SLICE_X39Y73 SLICE_X39Y74 SLICE_X39Y75 SLICE_X39Y76 SLICE_X39Y77 SLICE_X39Y78 SLICE_X39Y79 SLICE_X39Y80 SLICE_X39Y81 SLICE_X39Y82 SLICE_X39Y83 SLICE_X39Y84 SLICE_X39Y85 SLICE_X39Y86 SLICE_X39Y87 SLICE_X39Y88 SLICE_X39Y89 SLICE_X39Y90 SLICE_X39Y91 SLICE_X39Y92 SLICE_X39Y93 SLICE_X40Y69 SLICE_X40Y70 SLICE_X40Y71 SLICE_X40Y72 SLICE_X40Y73 SLICE_X40Y74 SLICE_X40Y75 SLICE_X40Y76 SLICE_X40Y77 SLICE_X40Y78 SLICE_X40Y79 SLICE_X40Y80 SLICE_X40Y81 SLICE_X40Y82 SLICE_X40Y83 SLICE_X40Y84 SLICE_X40Y85 SLICE_X40Y86 SLICE_X40Y87 SLICE_X40Y88 SLICE_X40Y89 SLICE_X40Y90 SLICE_X40Y91 SLICE_X40Y92 SLICE_X40Y93 SLICE_X41Y69 SLICE_X41Y70 SLICE_X41Y71 SLICE_X41Y72 SLICE_X41Y73 SLICE_X41Y74 SLICE_X41Y75 SLICE_X41Y76 SLICE_X41Y77 SLICE_X41Y78 SLICE_X41Y79 SLICE_X41Y80 SLICE_X41Y81 SLICE_X41Y82 SLICE_X41Y83 SLICE_X41Y84 SLICE_X41Y85 SLICE_X41Y86 SLICE_X41Y87 SLICE_X41Y88 SLICE_X41Y89 SLICE_X41Y90 SLICE_X41Y91 SLICE_X41Y92 SLICE_X41Y93 SLICE_X42Y69 SLICE_X42Y70 SLICE_X42Y71 SLICE_X42Y72 SLICE_X42Y73 SLICE_X42Y74 SLICE_X42Y75 SLICE_X42Y76 SLICE_X42Y77 SLICE_X42Y78 SLICE_X42Y79 SLICE_X42Y80 SLICE_X42Y81 SLICE_X42Y82 SLICE_X42Y83 SLICE_X42Y84 SLICE_X42Y85 SLICE_X42Y86 SLICE_X42Y87 SLICE_X42Y88 SLICE_X42Y89 SLICE_X42Y90 SLICE_X42Y91 SLICE_X42Y92 SLICE_X42Y93 SLICE_X43Y69 SLICE_X43Y70 SLICE_X43Y71 SLICE_X43Y72 SLICE_X43Y73 SLICE_X43Y74 SLICE_X43Y75 SLICE_X43Y76 SLICE_X43Y77 SLICE_X43Y78 SLICE_X43Y79 SLICE_X43Y80 SLICE_X43Y81 SLICE_X43Y82 SLICE_X43Y83 SLICE_X43Y84 SLICE_X43Y85 SLICE_X43Y86 SLICE_X43Y87 SLICE_X43Y88 SLICE_X43Y89 SLICE_X43Y90 SLICE_X43Y91 SLICE_X43Y92 SLICE_X43Y93 SLICE_X44Y69 SLICE_X44Y70 SLICE_X44Y71 SLICE_X44Y72 SLICE_X44Y73 SLICE_X44Y74 SLICE_X44Y75 SLICE_X44Y76 SLICE_X44Y77 SLICE_X44Y78 SLICE_X44Y79 SLICE_X44Y80 SLICE_X44Y81 SLICE_X44Y82 SLICE_X44Y83 SLICE_X44Y84 SLICE_X44Y85 SLICE_X44Y86 SLICE_X44Y87 SLICE_X44Y88 SLICE_X44Y89 SLICE_X44Y90 SLICE_X44Y91 SLICE_X44Y92 SLICE_X44Y93 SLICE_X45Y69 SLICE_X45Y70 SLICE_X45Y71 SLICE_X45Y72 SLICE_X45Y73 SLICE_X45Y74 SLICE_X45Y75 SLICE_X45Y76 SLICE_X45Y77 SLICE_X45Y78 SLICE_X45Y79 SLICE_X45Y80 SLICE_X45Y81 SLICE_X45Y82 SLICE_X45Y83 SLICE_X45Y84 SLICE_X45Y85 SLICE_X45Y86 SLICE_X45Y87 SLICE_X45Y88 SLICE_X45Y89 SLICE_X45Y90 SLICE_X45Y91 SLICE_X45Y92 SLICE_X45Y93 SLICE_X46Y69 SLICE_X46Y70 SLICE_X46Y71 SLICE_X46Y72 SLICE_X46Y73 SLICE_X46Y74 SLICE_X46Y75 SLICE_X46Y76 SLICE_X46Y77 SLICE_X46Y78 SLICE_X46Y79 SLICE_X46Y80 SLICE_X46Y81 SLICE_X46Y82 SLICE_X46Y83 SLICE_X46Y84 SLICE_X46Y85 SLICE_X46Y86 SLICE_X46Y87 SLICE_X46Y88 SLICE_X46Y89 SLICE_X46Y90 SLICE_X46Y91 SLICE_X46Y92 SLICE_X46Y93 SLICE_X47Y69 SLICE_X47Y70 SLICE_X47Y71 SLICE_X47Y72 SLICE_X47Y73 SLICE_X47Y74 SLICE_X47Y75 SLICE_X47Y76 SLICE_X47Y77 SLICE_X47Y78 SLICE_X47Y79 SLICE_X47Y80 SLICE_X47Y81 SLICE_X47Y82 SLICE_X47Y83 SLICE_X47Y84 SLICE_X47Y85 SLICE_X47Y86 SLICE_X47Y87 SLICE_X47Y88 SLICE_X47Y89 SLICE_X47Y90 SLICE_X47Y91 SLICE_X47Y92 SLICE_X47Y93 SLICE_X48Y69 SLICE_X48Y70 SLICE_X48Y71 SLICE_X48Y72 SLICE_X48Y73 SLICE_X48Y74 SLICE_X48Y75 SLICE_X48Y76 SLICE_X48Y77 SLICE_X48Y78 SLICE_X48Y79 SLICE_X48Y80 SLICE_X48Y81 SLICE_X48Y82 SLICE_X48Y83 SLICE_X48Y84 SLICE_X48Y85 SLICE_X48Y86 SLICE_X48Y87 SLICE_X48Y88 SLICE_X48Y89 SLICE_X48Y90 SLICE_X48Y91 SLICE_X48Y92 SLICE_X48Y93 SLICE_X49Y69 SLICE_X49Y70 SLICE_X49Y71 SLICE_X49Y72 SLICE_X49Y73 SLICE_X49Y74 SLICE_X49Y75 SLICE_X49Y76 SLICE_X49Y77 SLICE_X49Y78 SLICE_X49Y79 SLICE_X49Y80 SLICE_X49Y81 SLICE_X49Y82 SLICE_X49Y83 SLICE_X49Y84 SLICE_X49Y85 SLICE_X49Y86 SLICE_X49Y87 SLICE_X49Y88 SLICE_X49Y89 SLICE_X49Y90 SLICE_X49Y91 SLICE_X49Y92 SLICE_X49Y93 SLICE_X50Y69 SLICE_X50Y70 SLICE_X50Y71 SLICE_X50Y72 SLICE_X50Y73 SLICE_X50Y74 SLICE_X50Y75 SLICE_X50Y76 SLICE_X50Y77 SLICE_X50Y78 SLICE_X50Y79 SLICE_X50Y80 SLICE_X50Y81 SLICE_X50Y82 SLICE_X50Y83 SLICE_X50Y84 SLICE_X50Y85 SLICE_X50Y86 SLICE_X50Y87 SLICE_X50Y88 SLICE_X50Y89 SLICE_X50Y90 SLICE_X50Y91 SLICE_X50Y92 SLICE_X50Y93 SLICE_X51Y69 SLICE_X51Y70 SLICE_X51Y71 SLICE_X51Y72 SLICE_X51Y73 SLICE_X51Y74 SLICE_X51Y75 SLICE_X51Y76 SLICE_X51Y77 SLICE_X51Y78 SLICE_X51Y79 SLICE_X51Y80 SLICE_X51Y81 SLICE_X51Y82 SLICE_X51Y83 SLICE_X51Y84 SLICE_X51Y85 SLICE_X51Y86 SLICE_X51Y87 SLICE_X51Y88 SLICE_X51Y89 SLICE_X51Y90 SLICE_X51Y91 SLICE_X51Y92 SLICE_X51Y93

####################################################
# Cells
ahbmst0/r_reg[active] - 
nets: {dmao[active] ahbmst0/r_reg[active]/Q}, {clk ahbmst0/r_reg[active]/C}, {<const1> ahbmst0/r_reg[active]/CE}, {r[active]_i_1_n_0 ahbmst0/r_reg[active]/D}, {ar[areg][31]_i_1_n_0 ahbmst0/r_reg[active]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X36Y84, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

ahbmst0/r_reg[grant] - 
nets: {ahbmst0/r_reg[grant]__0 ahbmst0/r_reg[grant]/Q}, {clk ahbmst0/r_reg[grant]/C}, {<const1> ahbmst0/r_reg[grant]/CE}, {r[grant]_i_1_n_0 ahbmst0/r_reg[grant]/D}, {<const0> ahbmst0/r_reg[grant]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X38Y84, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

ahbmst0/r_reg[retry] - 
nets: {r_reg[retry] ahbmst0/r_reg[retry]/Q}, {clk ahbmst0/r_reg[retry]/C}, {<const1> ahbmst0/r_reg[retry]/CE}, {r[retry]_i_1_n_0 ahbmst0/r_reg[retry]/D}, {<const0> ahbmst0/r_reg[retry]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X38Y83, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

ahbo[hbusreq]_INST_0 - 
nets: {ahbo[hbusreq] ahbo[hbusreq]_INST_0/O}, {newcom.jtagcom0/ar_reg[dmastart]__1 ahbo[hbusreq]_INST_0/I0}, {dmao[active] ahbo[hbusreq]_INST_0/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X36Y85, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

ahbo[htrans][1]_INST_0 - 
nets: {ahbo[htrans][1] ahbo[htrans][1]_INST_0/O}, {dmao[active] ahbo[htrans][1]_INST_0/I0}, {newcom.jtagcom0/ar_reg[dmastart]__1 ahbo[htrans][1]_INST_0/I1}, {r_reg[retry] ahbo[htrans][1]_INST_0/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'h04, 
LOC: SLICE_X36Y83, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

ar[areg][0]_i_1 - 
nets: {p_2_in[0] ar[areg][0]_i_1/O}, {newcom.jtagcom0/ar_reg[qual_dreg_n_0_] ar[areg][0]_i_1/I0}, {newcom.jtagcom0/i0[0] ar[areg][0]_i_1/I1}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X38Y83, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

ar[areg][10]_i_1 - 
nets: {p_2_in[10] ar[areg][10]_i_1/O}, {newcom.jtagcom0/ar_reg[qual_dreg_n_0_] ar[areg][10]_i_1/I0}, {newcom.jtagcom0/i0[10] ar[areg][10]_i_1/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X44Y84, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

ar[areg][11]_i_1 - 
nets: {p_2_in[11] ar[areg][11]_i_1/O}, {newcom.jtagcom0/ar_reg[qual_dreg_n_0_] ar[areg][11]_i_1/I0}, {newcom.jtagcom0/i0[11] ar[areg][11]_i_1/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X40Y87, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

ar[areg][12]_i_1 - 
nets: {p_2_in[12] ar[areg][12]_i_1/O}, {newcom.jtagcom0/ar_reg[qual_dreg_n_0_] ar[areg][12]_i_1/I0}, {newcom.jtagcom0/i0[12] ar[areg][12]_i_1/I1}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X40Y87, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

ar[areg][13]_i_1 - 
nets: {p_2_in[13] ar[areg][13]_i_1/O}, {newcom.jtagcom0/ar_reg[qual_dreg_n_0_] ar[areg][13]_i_1/I0}, {newcom.jtagcom0/i0[13] ar[areg][13]_i_1/I1}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X46Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

ar[areg][14]_i_1 - 
nets: {p_2_in[14] ar[areg][14]_i_1/O}, {newcom.jtagcom0/ar_reg[qual_dreg_n_0_] ar[areg][14]_i_1/I0}, {newcom.jtagcom0/i0[14] ar[areg][14]_i_1/I1}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X46Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

ar[areg][15]_i_1 - 
nets: {p_2_in[15] ar[areg][15]_i_1/O}, {newcom.jtagcom0/ar_reg[qual_dreg_n_0_] ar[areg][15]_i_1/I0}, {newcom.jtagcom0/i0[15] ar[areg][15]_i_1/I1}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X46Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

ar[areg][16]_i_1 - 
nets: {p_2_in[16] ar[areg][16]_i_1/O}, {newcom.jtagcom0/ar_reg[qual_dreg_n_0_] ar[areg][16]_i_1/I0}, {newcom.jtagcom0/i0[16] ar[areg][16]_i_1/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X44Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

ar[areg][17]_i_1 - 
nets: {p_2_in[17] ar[areg][17]_i_1/O}, {newcom.jtagcom0/ar_reg[qual_dreg_n_0_] ar[areg][17]_i_1/I0}, {newcom.jtagcom0/i0[17] ar[areg][17]_i_1/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X44Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

ar[areg][18]_i_1 - 
nets: {p_2_in[18] ar[areg][18]_i_1/O}, {newcom.jtagcom0/ar_reg[qual_dreg_n_0_] ar[areg][18]_i_1/I0}, {newcom.jtagcom0/i0[18] ar[areg][18]_i_1/I1}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X46Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

ar[areg][19]_i_1 - 
nets: {p_2_in[19] ar[areg][19]_i_1/O}, {newcom.jtagcom0/ar_reg[qual_dreg_n_0_] ar[areg][19]_i_1/I0}, {newcom.jtagcom0/i0[19] ar[areg][19]_i_1/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X45Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

ar[areg][1]_i_1 - 
nets: {p_2_in[1] ar[areg][1]_i_1/O}, {newcom.jtagcom0/ar_reg[qual_dreg_n_0_] ar[areg][1]_i_1/I0}, {newcom.jtagcom0/i0[1] ar[areg][1]_i_1/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X36Y86, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

ar[areg][20]_i_1 - 
nets: {p_2_in[20] ar[areg][20]_i_1/O}, {newcom.jtagcom0/ar_reg[qual_dreg_n_0_] ar[areg][20]_i_1/I0}, {newcom.jtagcom0/i0[20] ar[areg][20]_i_1/I1}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X46Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

ar[areg][21]_i_1 - 
nets: {p_2_in[21] ar[areg][21]_i_1/O}, {newcom.jtagcom0/ar_reg[qual_dreg_n_0_] ar[areg][21]_i_1/I0}, {newcom.jtagcom0/i0[21] ar[areg][21]_i_1/I1}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X45Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

ar[areg][22]_i_1 - 
nets: {p_2_in[22] ar[areg][22]_i_1/O}, {newcom.jtagcom0/ar_reg[qual_dreg_n_0_] ar[areg][22]_i_1/I0}, {newcom.jtagcom0/i0[22] ar[areg][22]_i_1/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X45Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

ar[areg][23]_i_1 - 
nets: {p_2_in[23] ar[areg][23]_i_1/O}, {newcom.jtagcom0/ar_reg[qual_dreg_n_0_] ar[areg][23]_i_1/I0}, {newcom.jtagcom0/i0[23] ar[areg][23]_i_1/I1}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X45Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

ar[areg][24]_i_1 - 
nets: {p_2_in[24] ar[areg][24]_i_1/O}, {newcom.jtagcom0/ar_reg[qual_dreg_n_0_] ar[areg][24]_i_1/I0}, {newcom.jtagcom0/i0[24] ar[areg][24]_i_1/I1}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X36Y86, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

ar[areg][25]_i_1 - 
nets: {p_2_in[25] ar[areg][25]_i_1/O}, {newcom.jtagcom0/ar_reg[qual_dreg_n_0_] ar[areg][25]_i_1/I0}, {newcom.jtagcom0/i0[25] ar[areg][25]_i_1/I1}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X46Y88, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

ar[areg][26]_i_1 - 
nets: {p_2_in[26] ar[areg][26]_i_1/O}, {newcom.jtagcom0/ar_reg[qual_dreg_n_0_] ar[areg][26]_i_1/I0}, {newcom.jtagcom0/i0[26] ar[areg][26]_i_1/I1}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X44Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

ar[areg][27]_i_1 - 
nets: {p_2_in[27] ar[areg][27]_i_1/O}, {newcom.jtagcom0/ar_reg[qual_dreg_n_0_] ar[areg][27]_i_1/I0}, {newcom.jtagcom0/i0[27] ar[areg][27]_i_1/I1}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X44Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

ar[areg][28]_i_1 - 
nets: {p_2_in[28] ar[areg][28]_i_1/O}, {newcom.jtagcom0/ar_reg[qual_dreg_n_0_] ar[areg][28]_i_1/I0}, {newcom.jtagcom0/i0[28] ar[areg][28]_i_1/I1}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X45Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

ar[areg][29]_i_1 - 
nets: {p_2_in[29] ar[areg][29]_i_1/O}, {newcom.jtagcom0/ar_reg[qual_dreg_n_0_] ar[areg][29]_i_1/I0}, {newcom.jtagcom0/i0[29] ar[areg][29]_i_1/I1}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X46Y88, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

ar[areg][2]_i_1 - 
nets: {p_2_in[2] ar[areg][2]_i_1/O}, {newcom.jtagcom0/ar_reg[qual_dreg_n_0_] ar[areg][2]_i_1/I0}, {newcom.jtagcom0/i0__0[2] ar[areg][2]_i_1/I1}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X36Y86, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

ar[areg][30]_i_1 - 
nets: {p_2_in[30] ar[areg][30]_i_1/O}, {newcom.jtagcom0/ar_reg[qual_dreg_n_0_] ar[areg][30]_i_1/I0}, {newcom.jtagcom0/i0[30] ar[areg][30]_i_1/I1}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X46Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

ar[areg][31]_i_1 - 
nets: {ar[areg][31]_i_1_n_0 ar[areg][31]_i_1/O}, {rst ar[areg][31]_i_1/I0}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X38Y83, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

ar[areg][31]_i_2 - 
nets: {p_2_in[31] ar[areg][31]_i_2/O}, {newcom.jtagcom0/ar_reg[qual_dreg_n_0_] ar[areg][31]_i_2/I0}, {newcom.jtagcom0/i0[31] ar[areg][31]_i_2/I1}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X45Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

ar[areg][32]_i_1 - 
nets: {p_2_in[32] ar[areg][32]_i_1/O}, {newcom.jtagcom0/ar_reg[qual_dreg_n_0_] ar[areg][32]_i_1/I0}, {newcom.jtagcom0/i0[32] ar[areg][32]_i_1/I1}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X45Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

ar[areg][33]_i_1 - 
nets: {p_2_in[33] ar[areg][33]_i_1/O}, {newcom.jtagcom0/ar_reg[qual_dreg_n_0_] ar[areg][33]_i_1/I0}, {newcom.jtagcom0/i0[33] ar[areg][33]_i_1/I1}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X45Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

ar[areg][34]_i_1 - 
nets: {p_2_in[34] ar[areg][34]_i_1/O}, {newcom.jtagcom0/ar_reg[qual_dreg_n_0_] ar[areg][34]_i_1/I0}, {newcom.jtagcom0/i0[34] ar[areg][34]_i_1/I1}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X36Y86, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

ar[areg][3]_i_1 - 
nets: {p_2_in[3] ar[areg][3]_i_1/O}, {newcom.jtagcom0/ar_reg[qual_dreg_n_0_] ar[areg][3]_i_1/I0}, {newcom.jtagcom0/i0__0[3] ar[areg][3]_i_1/I1}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X38Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

ar[areg][4]_i_1 - 
nets: {p_2_in[4] ar[areg][4]_i_1/O}, {newcom.jtagcom0/ar_reg[qual_dreg_n_0_] ar[areg][4]_i_1/I0}, {newcom.jtagcom0/i0__0[4] ar[areg][4]_i_1/I1}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X38Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

ar[areg][5]_i_1 - 
nets: {p_2_in[5] ar[areg][5]_i_1/O}, {newcom.jtagcom0/ar_reg[qual_dreg_n_0_] ar[areg][5]_i_1/I0}, {newcom.jtagcom0/i0__0[5] ar[areg][5]_i_1/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X37Y85, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

ar[areg][6]_i_1 - 
nets: {p_2_in[6] ar[areg][6]_i_1/O}, {newcom.jtagcom0/ar_reg[qual_dreg_n_0_] ar[areg][6]_i_1/I0}, {newcom.jtagcom0/i0__0[6] ar[areg][6]_i_1/I1}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X37Y85, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

ar[areg][7]_i_1 - 
nets: {p_2_in[7] ar[areg][7]_i_1/O}, {newcom.jtagcom0/ar_reg[qual_dreg_n_0_] ar[areg][7]_i_1/I0}, {newcom.jtagcom0/i0__0[7] ar[areg][7]_i_1/I1}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X44Y84, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

ar[areg][8]_i_1 - 
nets: {p_2_in[8] ar[areg][8]_i_1/O}, {newcom.jtagcom0/ar_reg[qual_dreg_n_0_] ar[areg][8]_i_1/I0}, {newcom.jtagcom0/i0__0[8] ar[areg][8]_i_1/I1}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X44Y84, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

ar[areg][9]_i_1 - 
nets: {p_2_in[9] ar[areg][9]_i_1/O}, {newcom.jtagcom0/ar_reg[qual_dreg_n_0_] ar[areg][9]_i_1/I0}, {newcom.jtagcom0/i0__0[9] ar[areg][9]_i_1/I1}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X44Y84, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

ar[done]_i_1 - 
nets: {ar[done]_i_1_n_0 ar[done]_i_1/O}, {newcom.jtagcom0/av[wdone] ar[done]_i_1/I0}, {ahbo[hwrite] ar[done]_i_1/I1}, {newcom.jtagcom0/av[dmastart] ar[done]_i_1/I2}, {rst ar[done]_i_1/I3}, {newcom.jtagcom0/ar_reg[done]__0 ar[done]_i_1/I4}, {newcom.jtagcom0/ar_reg[run_sync_n_0_][0] ar[done]_i_1/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hFF00BA000000BA00, 
LOC: SLICE_X38Y84, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

ar[done]_i_2 - 
nets: {newcom.jtagcom0/av[wdone] ar[done]_i_2/O}, {dmao[active] ar[done]_i_2/I0}, {newcom.jtagcom0/ar_reg[dmastart]__1 ar[done]_i_2/I1}, {ahbo[hwrite] ar[done]_i_2/I2}, {newcom.jtagcom0/ar_reg[wdone_n_0_] ar[done]_i_2/I3}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 16'h0040, 
LOC: SLICE_X38Y85, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

ar[dreg][0]_i_1 - 
nets: {ar[dreg][0]_i_1_n_0 ar[dreg][0]_i_1/O}, {ahbi[hrdata][0] ar[dreg][0]_i_1/I0}, {newcom.jtagcom0/av[dmastart] ar[dreg][0]_i_1/I1}, {newcom.jtagcom0/ar_reg[qual_dreg_n_0_] ar[dreg][0]_i_1/I2}, {newcom.jtagcom0/tnr2_reg[data_n_0_][0] ar[dreg][0]_i_1/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'hB888, 
LOC: SLICE_X39Y82, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

ar[dreg][10]_i_1 - 
nets: {ar[dreg][10]_i_1_n_0 ar[dreg][10]_i_1/O}, {ahbi[hrdata][10] ar[dreg][10]_i_1/I0}, {newcom.jtagcom0/av[dmastart] ar[dreg][10]_i_1/I1}, {newcom.jtagcom0/ar_reg[qual_dreg_n_0_] ar[dreg][10]_i_1/I2}, {newcom.jtagcom0/tnr2_reg[data_n_0_][10] ar[dreg][10]_i_1/I3}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 16'hB888, 
LOC: SLICE_X46Y87, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

ar[dreg][11]_i_1 - 
nets: {ar[dreg][11]_i_1_n_0 ar[dreg][11]_i_1/O}, {ahbi[hrdata][11] ar[dreg][11]_i_1/I0}, {newcom.jtagcom0/av[dmastart] ar[dreg][11]_i_1/I1}, {newcom.jtagcom0/ar_reg[qual_dreg_n_0_] ar[dreg][11]_i_1/I2}, {newcom.jtagcom0/tnr2_reg[data_n_0_][11] ar[dreg][11]_i_1/I3}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 16'hB888, 
LOC: SLICE_X46Y87, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

ar[dreg][12]_i_1 - 
nets: {ar[dreg][12]_i_1_n_0 ar[dreg][12]_i_1/O}, {ahbi[hrdata][12] ar[dreg][12]_i_1/I0}, {newcom.jtagcom0/av[dmastart] ar[dreg][12]_i_1/I1}, {newcom.jtagcom0/ar_reg[qual_dreg_n_0_] ar[dreg][12]_i_1/I2}, {newcom.jtagcom0/tnr2_reg[data_n_0_][12] ar[dreg][12]_i_1/I3}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 16'hB888, 
LOC: SLICE_X42Y85, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

ar[dreg][13]_i_1 - 
nets: {ar[dreg][13]_i_1_n_0 ar[dreg][13]_i_1/O}, {ahbi[hrdata][13] ar[dreg][13]_i_1/I0}, {newcom.jtagcom0/av[dmastart] ar[dreg][13]_i_1/I1}, {newcom.jtagcom0/ar_reg[qual_dreg_n_0_] ar[dreg][13]_i_1/I2}, {newcom.jtagcom0/tnr2_reg[data_n_0_][13] ar[dreg][13]_i_1/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'hB888, 
LOC: SLICE_X44Y86, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

ar[dreg][14]_i_1 - 
nets: {ar[dreg][14]_i_1_n_0 ar[dreg][14]_i_1/O}, {ahbi[hrdata][14] ar[dreg][14]_i_1/I0}, {newcom.jtagcom0/av[dmastart] ar[dreg][14]_i_1/I1}, {newcom.jtagcom0/ar_reg[qual_dreg_n_0_] ar[dreg][14]_i_1/I2}, {newcom.jtagcom0/tnr2_reg[data_n_0_][14] ar[dreg][14]_i_1/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'hB888, 
LOC: SLICE_X44Y85, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

ar[dreg][15]_i_1 - 
nets: {ar[dreg][15]_i_1_n_0 ar[dreg][15]_i_1/O}, {ahbi[hrdata][15] ar[dreg][15]_i_1/I0}, {newcom.jtagcom0/av[dmastart] ar[dreg][15]_i_1/I1}, {newcom.jtagcom0/ar_reg[qual_dreg_n_0_] ar[dreg][15]_i_1/I2}, {newcom.jtagcom0/tnr2_reg[data_n_0_][15] ar[dreg][15]_i_1/I3}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 16'hB888, 
LOC: SLICE_X46Y85, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

ar[dreg][16]_i_1 - 
nets: {ar[dreg][16]_i_1_n_0 ar[dreg][16]_i_1/O}, {ahbi[hrdata][16] ar[dreg][16]_i_1/I0}, {newcom.jtagcom0/av[dmastart] ar[dreg][16]_i_1/I1}, {newcom.jtagcom0/ar_reg[qual_dreg_n_0_] ar[dreg][16]_i_1/I2}, {newcom.jtagcom0/tnr2_reg[data_n_0_][16] ar[dreg][16]_i_1/I3}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 16'hB888, 
LOC: SLICE_X44Y85, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

ar[dreg][17]_i_1 - 
nets: {ar[dreg][17]_i_1_n_0 ar[dreg][17]_i_1/O}, {ahbi[hrdata][17] ar[dreg][17]_i_1/I0}, {newcom.jtagcom0/av[dmastart] ar[dreg][17]_i_1/I1}, {newcom.jtagcom0/ar_reg[qual_dreg_n_0_] ar[dreg][17]_i_1/I2}, {newcom.jtagcom0/tnr2_reg[data_n_0_][17] ar[dreg][17]_i_1/I3}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 16'hB888, 
LOC: SLICE_X46Y85, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

ar[dreg][18]_i_1 - 
nets: {ar[dreg][18]_i_1_n_0 ar[dreg][18]_i_1/O}, {ahbi[hrdata][18] ar[dreg][18]_i_1/I0}, {newcom.jtagcom0/av[dmastart] ar[dreg][18]_i_1/I1}, {newcom.jtagcom0/ar_reg[qual_dreg_n_0_] ar[dreg][18]_i_1/I2}, {newcom.jtagcom0/tnr2_reg[data_n_0_][18] ar[dreg][18]_i_1/I3}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 16'hB888, 
LOC: SLICE_X46Y86, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

ar[dreg][19]_i_1 - 
nets: {ar[dreg][19]_i_1_n_0 ar[dreg][19]_i_1/O}, {ahbi[hrdata][19] ar[dreg][19]_i_1/I0}, {newcom.jtagcom0/av[dmastart] ar[dreg][19]_i_1/I1}, {newcom.jtagcom0/ar_reg[qual_dreg_n_0_] ar[dreg][19]_i_1/I2}, {newcom.jtagcom0/tnr2_reg[data_n_0_][19] ar[dreg][19]_i_1/I3}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 16'hB888, 
LOC: SLICE_X46Y86, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

ar[dreg][1]_i_1 - 
nets: {ar[dreg][1]_i_1_n_0 ar[dreg][1]_i_1/O}, {ahbi[hrdata][1] ar[dreg][1]_i_1/I0}, {newcom.jtagcom0/av[dmastart] ar[dreg][1]_i_1/I1}, {newcom.jtagcom0/ar_reg[qual_dreg_n_0_] ar[dreg][1]_i_1/I2}, {newcom.jtagcom0/tnr2_reg[data_n_0_][1] ar[dreg][1]_i_1/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'hB888, 
LOC: SLICE_X44Y88, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

ar[dreg][20]_i_1 - 
nets: {ar[dreg][20]_i_1_n_0 ar[dreg][20]_i_1/O}, {ahbi[hrdata][20] ar[dreg][20]_i_1/I0}, {newcom.jtagcom0/av[dmastart] ar[dreg][20]_i_1/I1}, {newcom.jtagcom0/ar_reg[qual_dreg_n_0_] ar[dreg][20]_i_1/I2}, {newcom.jtagcom0/tnr2_reg[data_n_0_][20] ar[dreg][20]_i_1/I3}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 16'hB888, 
LOC: SLICE_X42Y86, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

ar[dreg][21]_i_1 - 
nets: {ar[dreg][21]_i_1_n_0 ar[dreg][21]_i_1/O}, {ahbi[hrdata][21] ar[dreg][21]_i_1/I0}, {newcom.jtagcom0/av[dmastart] ar[dreg][21]_i_1/I1}, {newcom.jtagcom0/ar_reg[qual_dreg_n_0_] ar[dreg][21]_i_1/I2}, {newcom.jtagcom0/tnr2_reg[data_n_0_][21] ar[dreg][21]_i_1/I3}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 16'hB888, 
LOC: SLICE_X42Y86, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

ar[dreg][22]_i_1 - 
nets: {ar[dreg][22]_i_1_n_0 ar[dreg][22]_i_1/O}, {ahbi[hrdata][22] ar[dreg][22]_i_1/I0}, {newcom.jtagcom0/av[dmastart] ar[dreg][22]_i_1/I1}, {newcom.jtagcom0/ar_reg[qual_dreg_n_0_] ar[dreg][22]_i_1/I2}, {newcom.jtagcom0/tnr2_reg[data_n_0_][22] ar[dreg][22]_i_1/I3}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 16'hB888, 
LOC: SLICE_X44Y88, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

ar[dreg][23]_i_1 - 
nets: {ar[dreg][23]_i_1_n_0 ar[dreg][23]_i_1/O}, {ahbi[hrdata][23] ar[dreg][23]_i_1/I0}, {newcom.jtagcom0/av[dmastart] ar[dreg][23]_i_1/I1}, {newcom.jtagcom0/ar_reg[qual_dreg_n_0_] ar[dreg][23]_i_1/I2}, {newcom.jtagcom0/tnr2_reg[data_n_0_][23] ar[dreg][23]_i_1/I3}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 16'hB888, 
LOC: SLICE_X46Y87, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

ar[dreg][24]_i_1 - 
nets: {ar[dreg][24]_i_1_n_0 ar[dreg][24]_i_1/O}, {ahbi[hrdata][24] ar[dreg][24]_i_1/I0}, {newcom.jtagcom0/av[dmastart] ar[dreg][24]_i_1/I1}, {newcom.jtagcom0/ar_reg[qual_dreg_n_0_] ar[dreg][24]_i_1/I2}, {newcom.jtagcom0/tnr2_reg[data_n_0_][24] ar[dreg][24]_i_1/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'hB888, 
LOC: SLICE_X41Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

ar[dreg][25]_i_1 - 
nets: {ar[dreg][25]_i_1_n_0 ar[dreg][25]_i_1/O}, {ahbi[hrdata][25] ar[dreg][25]_i_1/I0}, {newcom.jtagcom0/av[dmastart] ar[dreg][25]_i_1/I1}, {newcom.jtagcom0/ar_reg[qual_dreg_n_0_] ar[dreg][25]_i_1/I2}, {newcom.jtagcom0/tnr2_reg[data_n_0_][25] ar[dreg][25]_i_1/I3}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 16'hB888, 
LOC: SLICE_X41Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

ar[dreg][26]_i_1 - 
nets: {ar[dreg][26]_i_1_n_0 ar[dreg][26]_i_1/O}, {ahbi[hrdata][26] ar[dreg][26]_i_1/I0}, {newcom.jtagcom0/av[dmastart] ar[dreg][26]_i_1/I1}, {newcom.jtagcom0/ar_reg[qual_dreg_n_0_] ar[dreg][26]_i_1/I2}, {newcom.jtagcom0/tnr2_reg[data_n_0_][26] ar[dreg][26]_i_1/I3}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 16'hB888, 
LOC: SLICE_X44Y88, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

ar[dreg][27]_i_1 - 
nets: {ar[dreg][27]_i_1_n_0 ar[dreg][27]_i_1/O}, {ahbi[hrdata][27] ar[dreg][27]_i_1/I0}, {newcom.jtagcom0/av[dmastart] ar[dreg][27]_i_1/I1}, {newcom.jtagcom0/ar_reg[qual_dreg_n_0_] ar[dreg][27]_i_1/I2}, {newcom.jtagcom0/tnr2_reg[data_n_0_][27] ar[dreg][27]_i_1/I3}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 16'hB888, 
LOC: SLICE_X42Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

ar[dreg][28]_i_1 - 
nets: {ar[dreg][28]_i_1_n_0 ar[dreg][28]_i_1/O}, {ahbi[hrdata][28] ar[dreg][28]_i_1/I0}, {newcom.jtagcom0/av[dmastart] ar[dreg][28]_i_1/I1}, {newcom.jtagcom0/ar_reg[qual_dreg_n_0_] ar[dreg][28]_i_1/I2}, {newcom.jtagcom0/tnr2_reg[data_n_0_][28] ar[dreg][28]_i_1/I3}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 16'hB888, 
LOC: SLICE_X42Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

ar[dreg][29]_i_1 - 
nets: {ar[dreg][29]_i_1_n_0 ar[dreg][29]_i_1/O}, {ahbi[hrdata][29] ar[dreg][29]_i_1/I0}, {newcom.jtagcom0/av[dmastart] ar[dreg][29]_i_1/I1}, {newcom.jtagcom0/ar_reg[qual_dreg_n_0_] ar[dreg][29]_i_1/I2}, {newcom.jtagcom0/tnr2_reg[data_n_0_][29] ar[dreg][29]_i_1/I3}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 16'hB888, 
LOC: SLICE_X42Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

ar[dreg][2]_i_1 - 
nets: {ar[dreg][2]_i_1_n_0 ar[dreg][2]_i_1/O}, {ahbi[hrdata][2] ar[dreg][2]_i_1/I0}, {newcom.jtagcom0/av[dmastart] ar[dreg][2]_i_1/I1}, {newcom.jtagcom0/ar_reg[qual_dreg_n_0_] ar[dreg][2]_i_1/I2}, {newcom.jtagcom0/tnr2_reg[data_n_0_][2] ar[dreg][2]_i_1/I3}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 16'hB888, 
LOC: SLICE_X42Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

ar[dreg][30]_i_1 - 
nets: {ar[dreg][30]_i_1_n_0 ar[dreg][30]_i_1/O}, {ahbi[hrdata][30] ar[dreg][30]_i_1/I0}, {newcom.jtagcom0/av[dmastart] ar[dreg][30]_i_1/I1}, {newcom.jtagcom0/ar_reg[qual_dreg_n_0_] ar[dreg][30]_i_1/I2}, {newcom.jtagcom0/tnr2_reg[data_n_0_][30] ar[dreg][30]_i_1/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'hB888, 
LOC: SLICE_X40Y88, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

ar[dreg][31]_i_1 - 
nets: {ar[dreg][31]_i_1_n_0 ar[dreg][31]_i_1/O}, {newcom.jtagcom0/ar_reg[qual_dreg_n_0_] ar[dreg][31]_i_1/I0}, {ahbi[hready] ar[dreg][31]_i_1/I1}, {newcom.jtagcom0/ar_reg[dmastart]__1 ar[dreg][31]_i_1/I2}, {dmao[active] ar[dreg][31]_i_1/I3}, {ahbi[hresp][1] ar[dreg][31]_i_1/I4}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 32'hAAAAEAAA, 
LOC: SLICE_X38Y84, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

ar[dreg][31]_i_2 - 
nets: {ar[dreg][31]_i_2_n_0 ar[dreg][31]_i_2/O}, {ahbi[hrdata][31] ar[dreg][31]_i_2/I0}, {newcom.jtagcom0/av[dmastart] ar[dreg][31]_i_2/I1}, {newcom.jtagcom0/ar_reg[qual_dreg_n_0_] ar[dreg][31]_i_2/I2}, {newcom.jtagcom0/tnr2_reg[data_n_0_][31] ar[dreg][31]_i_2/I3}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 16'hB888, 
LOC: SLICE_X42Y87, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

ar[dreg][31]_i_3 - 
nets: {newcom.jtagcom0/av[dmastart] ar[dreg][31]_i_3/O}, {ahbi[hresp][1] ar[dreg][31]_i_3/I0}, {dmao[active] ar[dreg][31]_i_3/I1}, {newcom.jtagcom0/ar_reg[dmastart]__1 ar[dreg][31]_i_3/I2}, {ahbi[hready] ar[dreg][31]_i_3/I3}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 16'h4000, 
LOC: SLICE_X38Y83, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

ar[dreg][3]_i_1 - 
nets: {ar[dreg][3]_i_1_n_0 ar[dreg][3]_i_1/O}, {ahbi[hrdata][3] ar[dreg][3]_i_1/I0}, {newcom.jtagcom0/av[dmastart] ar[dreg][3]_i_1/I1}, {newcom.jtagcom0/ar_reg[qual_dreg_n_0_] ar[dreg][3]_i_1/I2}, {newcom.jtagcom0/tnr2_reg[data_n_0_][3] ar[dreg][3]_i_1/I3}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 16'hB888, 
LOC: SLICE_X42Y86, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

ar[dreg][4]_i_1 - 
nets: {ar[dreg][4]_i_1_n_0 ar[dreg][4]_i_1/O}, {ahbi[hrdata][4] ar[dreg][4]_i_1/I0}, {newcom.jtagcom0/av[dmastart] ar[dreg][4]_i_1/I1}, {newcom.jtagcom0/ar_reg[qual_dreg_n_0_] ar[dreg][4]_i_1/I2}, {newcom.jtagcom0/tnr2_reg[data_n_0_][4] ar[dreg][4]_i_1/I3}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 16'hB888, 
LOC: SLICE_X42Y87, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

ar[dreg][5]_i_1 - 
nets: {ar[dreg][5]_i_1_n_0 ar[dreg][5]_i_1/O}, {ahbi[hrdata][5] ar[dreg][5]_i_1/I0}, {newcom.jtagcom0/av[dmastart] ar[dreg][5]_i_1/I1}, {newcom.jtagcom0/ar_reg[qual_dreg_n_0_] ar[dreg][5]_i_1/I2}, {newcom.jtagcom0/tnr2_reg[data_n_0_][5] ar[dreg][5]_i_1/I3}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 16'hB888, 
LOC: SLICE_X44Y88, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

ar[dreg][6]_i_1 - 
nets: {ar[dreg][6]_i_1_n_0 ar[dreg][6]_i_1/O}, {ahbi[hrdata][6] ar[dreg][6]_i_1/I0}, {newcom.jtagcom0/av[dmastart] ar[dreg][6]_i_1/I1}, {newcom.jtagcom0/ar_reg[qual_dreg_n_0_] ar[dreg][6]_i_1/I2}, {newcom.jtagcom0/tnr2_reg[data_n_0_][6] ar[dreg][6]_i_1/I3}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 16'hB888, 
LOC: SLICE_X42Y87, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

ar[dreg][7]_i_1 - 
nets: {ar[dreg][7]_i_1_n_0 ar[dreg][7]_i_1/O}, {ahbi[hrdata][7] ar[dreg][7]_i_1/I0}, {newcom.jtagcom0/av[dmastart] ar[dreg][7]_i_1/I1}, {newcom.jtagcom0/ar_reg[qual_dreg_n_0_] ar[dreg][7]_i_1/I2}, {newcom.jtagcom0/tnr2_reg[data_n_0_][7] ar[dreg][7]_i_1/I3}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 16'hB888, 
LOC: SLICE_X44Y86, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

ar[dreg][8]_i_1 - 
nets: {ar[dreg][8]_i_1_n_0 ar[dreg][8]_i_1/O}, {ahbi[hrdata][8] ar[dreg][8]_i_1/I0}, {newcom.jtagcom0/av[dmastart] ar[dreg][8]_i_1/I1}, {newcom.jtagcom0/ar_reg[qual_dreg_n_0_] ar[dreg][8]_i_1/I2}, {newcom.jtagcom0/tnr2_reg[data_n_0_][8] ar[dreg][8]_i_1/I3}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 16'hB888, 
LOC: SLICE_X42Y86, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

ar[dreg][9]_i_1 - 
nets: {ar[dreg][9]_i_1_n_0 ar[dreg][9]_i_1/O}, {ahbi[hrdata][9] ar[dreg][9]_i_1/I0}, {newcom.jtagcom0/av[dmastart] ar[dreg][9]_i_1/I1}, {newcom.jtagcom0/ar_reg[qual_dreg_n_0_] ar[dreg][9]_i_1/I2}, {newcom.jtagcom0/tnr2_reg[data_n_0_][9] ar[dreg][9]_i_1/I3}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 16'hB888, 
LOC: SLICE_X46Y87, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

ar[qual_dreg]_i_1 - 
nets: {newcom.jtagcom0/ar_reg[qual_dreg]0 ar[qual_dreg]_i_1/O}, {newcom.jtagcom0/ar_reg[qual_dreg_n_0_] ar[qual_dreg]_i_1/I0}, {newcom.jtagcom0/ar_reg[run_sync_n_0_][0] ar[qual_dreg]_i_1/I1}, {newcom.jtagcom0/ar_reg[done]__0 ar[qual_dreg]_i_1/I2}, {newcom.jtagcom0/ar_reg[dmastart]__1 ar[qual_dreg]_i_1/I3}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 16'h0004, 
LOC: SLICE_X36Y84, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

ar[wdone]_i_1 - 
nets: {ar[wdone]_i_1_n_0 ar[wdone]_i_1/O}, {newcom.jtagcom0/ar_reg[wdone_n_0_] ar[wdone]_i_1/I0}, {dmao[active] ar[wdone]_i_1/I1}, {newcom.jtagcom0/ar_reg[dmastart]__1 ar[wdone]_i_1/I2}, {ahbo[hwrite] ar[wdone]_i_1/I3}, {newcom.jtagcom0/ar_reg[qual_dreg_n_0_] ar[wdone]_i_1/I4}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 32'h0000BAAA, 
LOC: SLICE_X38Y85, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

gupdff.updff/y1.q_reg - 
nets: {tapo_upd gupdff.updff/y1.q_reg/Q}, {ltck gupdff.updff/y1.q_reg/C}, {<const1> gupdff.updff/y1.q_reg/CE}, {lupd gupdff.updff/y1.q_reg/D}, {<const0> gupdff.updff/y1.q_reg/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X39Y83, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

lltckn_INST_0 - 
nets: {lltckn lltckn_INST_0/O}, {lltck lltckn_INST_0/I0}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X30Y80, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

newcom.jtagcom0/ar[dmastart]_i_1 - 
nets: {newcom.jtagcom0/ar[dmastart]_i_1_n_0 newcom.jtagcom0/ar[dmastart]_i_1/O}, {ahbi[hready] newcom.jtagcom0/ar[dmastart]_i_1/I0}, {newcom.jtagcom0/ar_reg[dmastart]__1 newcom.jtagcom0/ar[dmastart]_i_1/I1}, {dmao[active] newcom.jtagcom0/ar[dmastart]_i_1/I2}, {ahbi[hresp][1] newcom.jtagcom0/ar[dmastart]_i_1/I3}, {newcom.jtagcom0/ar_reg[qual_dreg_n_0_] newcom.jtagcom0/ar[dmastart]_i_1/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'hFFFFCC4C, 
LOC: SLICE_X36Y84, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

newcom.jtagcom0/ar_reg[areg][0] - 
nets: {ahbo[haddr][0] newcom.jtagcom0/ar_reg[areg][0]/Q}, {clk newcom.jtagcom0/ar_reg[areg][0]/C}, {newcom.jtagcom0/ar_reg[qual_dreg_n_0_] newcom.jtagcom0/ar_reg[areg][0]/CE}, {p_2_in[0] newcom.jtagcom0/ar_reg[areg][0]/D}, {ar[areg][31]_i_1_n_0 newcom.jtagcom0/ar_reg[areg][0]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X38Y82, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

newcom.jtagcom0/ar_reg[areg][10] - 
nets: {ahbo[haddr][10] newcom.jtagcom0/ar_reg[areg][10]/Q}, {clk newcom.jtagcom0/ar_reg[areg][10]/C}, {newcom.jtagcom0/ar_reg[qual_dreg_n_0_] newcom.jtagcom0/ar_reg[areg][10]/CE}, {p_2_in[10] newcom.jtagcom0/ar_reg[areg][10]/D}, {ar[areg][31]_i_1_n_0 newcom.jtagcom0/ar_reg[areg][10]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X44Y84, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

newcom.jtagcom0/ar_reg[areg][11] - 
nets: {ahbo[haddr][11] newcom.jtagcom0/ar_reg[areg][11]/Q}, {clk newcom.jtagcom0/ar_reg[areg][11]/C}, {newcom.jtagcom0/ar_reg[qual_dreg_n_0_] newcom.jtagcom0/ar_reg[areg][11]/CE}, {p_2_in[11] newcom.jtagcom0/ar_reg[areg][11]/D}, {ar[areg][31]_i_1_n_0 newcom.jtagcom0/ar_reg[areg][11]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X40Y87, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

newcom.jtagcom0/ar_reg[areg][12] - 
nets: {ahbo[haddr][12] newcom.jtagcom0/ar_reg[areg][12]/Q}, {clk newcom.jtagcom0/ar_reg[areg][12]/C}, {newcom.jtagcom0/ar_reg[qual_dreg_n_0_] newcom.jtagcom0/ar_reg[areg][12]/CE}, {p_2_in[12] newcom.jtagcom0/ar_reg[areg][12]/D}, {ar[areg][31]_i_1_n_0 newcom.jtagcom0/ar_reg[areg][12]/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X40Y87, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

newcom.jtagcom0/ar_reg[areg][13] - 
nets: {ahbo[haddr][13] newcom.jtagcom0/ar_reg[areg][13]/Q}, {clk newcom.jtagcom0/ar_reg[areg][13]/C}, {newcom.jtagcom0/ar_reg[qual_dreg_n_0_] newcom.jtagcom0/ar_reg[areg][13]/CE}, {p_2_in[13] newcom.jtagcom0/ar_reg[areg][13]/D}, {ar[areg][31]_i_1_n_0 newcom.jtagcom0/ar_reg[areg][13]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X46Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

newcom.jtagcom0/ar_reg[areg][14] - 
nets: {ahbo[haddr][14] newcom.jtagcom0/ar_reg[areg][14]/Q}, {clk newcom.jtagcom0/ar_reg[areg][14]/C}, {newcom.jtagcom0/ar_reg[qual_dreg_n_0_] newcom.jtagcom0/ar_reg[areg][14]/CE}, {p_2_in[14] newcom.jtagcom0/ar_reg[areg][14]/D}, {ar[areg][31]_i_1_n_0 newcom.jtagcom0/ar_reg[areg][14]/R}, 
BEL: SLICEM.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X46Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

newcom.jtagcom0/ar_reg[areg][15] - 
nets: {ahbo[haddr][15] newcom.jtagcom0/ar_reg[areg][15]/Q}, {clk newcom.jtagcom0/ar_reg[areg][15]/C}, {newcom.jtagcom0/ar_reg[qual_dreg_n_0_] newcom.jtagcom0/ar_reg[areg][15]/CE}, {p_2_in[15] newcom.jtagcom0/ar_reg[areg][15]/D}, {ar[areg][31]_i_1_n_0 newcom.jtagcom0/ar_reg[areg][15]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X46Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

newcom.jtagcom0/ar_reg[areg][16] - 
nets: {ahbo[haddr][16] newcom.jtagcom0/ar_reg[areg][16]/Q}, {clk newcom.jtagcom0/ar_reg[areg][16]/C}, {newcom.jtagcom0/ar_reg[qual_dreg_n_0_] newcom.jtagcom0/ar_reg[areg][16]/CE}, {p_2_in[16] newcom.jtagcom0/ar_reg[areg][16]/D}, {ar[areg][31]_i_1_n_0 newcom.jtagcom0/ar_reg[areg][16]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X44Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

newcom.jtagcom0/ar_reg[areg][17] - 
nets: {ahbo[haddr][17] newcom.jtagcom0/ar_reg[areg][17]/Q}, {clk newcom.jtagcom0/ar_reg[areg][17]/C}, {newcom.jtagcom0/ar_reg[qual_dreg_n_0_] newcom.jtagcom0/ar_reg[areg][17]/CE}, {p_2_in[17] newcom.jtagcom0/ar_reg[areg][17]/D}, {ar[areg][31]_i_1_n_0 newcom.jtagcom0/ar_reg[areg][17]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X44Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

newcom.jtagcom0/ar_reg[areg][18] - 
nets: {ahbo[haddr][18] newcom.jtagcom0/ar_reg[areg][18]/Q}, {clk newcom.jtagcom0/ar_reg[areg][18]/C}, {newcom.jtagcom0/ar_reg[qual_dreg_n_0_] newcom.jtagcom0/ar_reg[areg][18]/CE}, {p_2_in[18] newcom.jtagcom0/ar_reg[areg][18]/D}, {ar[areg][31]_i_1_n_0 newcom.jtagcom0/ar_reg[areg][18]/R}, 
BEL: SLICEM.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X46Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

newcom.jtagcom0/ar_reg[areg][19] - 
nets: {ahbo[haddr][19] newcom.jtagcom0/ar_reg[areg][19]/Q}, {clk newcom.jtagcom0/ar_reg[areg][19]/C}, {newcom.jtagcom0/ar_reg[qual_dreg_n_0_] newcom.jtagcom0/ar_reg[areg][19]/CE}, {p_2_in[19] newcom.jtagcom0/ar_reg[areg][19]/D}, {ar[areg][31]_i_1_n_0 newcom.jtagcom0/ar_reg[areg][19]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X45Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

newcom.jtagcom0/ar_reg[areg][1] - 
nets: {ahbo[haddr][1] newcom.jtagcom0/ar_reg[areg][1]/Q}, {clk newcom.jtagcom0/ar_reg[areg][1]/C}, {newcom.jtagcom0/ar_reg[qual_dreg_n_0_] newcom.jtagcom0/ar_reg[areg][1]/CE}, {p_2_in[1] newcom.jtagcom0/ar_reg[areg][1]/D}, {ar[areg][31]_i_1_n_0 newcom.jtagcom0/ar_reg[areg][1]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X36Y86, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

newcom.jtagcom0/ar_reg[areg][20] - 
nets: {ahbo[haddr][20] newcom.jtagcom0/ar_reg[areg][20]/Q}, {clk newcom.jtagcom0/ar_reg[areg][20]/C}, {newcom.jtagcom0/ar_reg[qual_dreg_n_0_] newcom.jtagcom0/ar_reg[areg][20]/CE}, {p_2_in[20] newcom.jtagcom0/ar_reg[areg][20]/D}, {ar[areg][31]_i_1_n_0 newcom.jtagcom0/ar_reg[areg][20]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X46Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

newcom.jtagcom0/ar_reg[areg][21] - 
nets: {ahbo[haddr][21] newcom.jtagcom0/ar_reg[areg][21]/Q}, {clk newcom.jtagcom0/ar_reg[areg][21]/C}, {newcom.jtagcom0/ar_reg[qual_dreg_n_0_] newcom.jtagcom0/ar_reg[areg][21]/CE}, {p_2_in[21] newcom.jtagcom0/ar_reg[areg][21]/D}, {ar[areg][31]_i_1_n_0 newcom.jtagcom0/ar_reg[areg][21]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X45Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

newcom.jtagcom0/ar_reg[areg][22] - 
nets: {ahbo[haddr][22] newcom.jtagcom0/ar_reg[areg][22]/Q}, {clk newcom.jtagcom0/ar_reg[areg][22]/C}, {newcom.jtagcom0/ar_reg[qual_dreg_n_0_] newcom.jtagcom0/ar_reg[areg][22]/CE}, {p_2_in[22] newcom.jtagcom0/ar_reg[areg][22]/D}, {ar[areg][31]_i_1_n_0 newcom.jtagcom0/ar_reg[areg][22]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X45Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

newcom.jtagcom0/ar_reg[areg][23] - 
nets: {ahbo[haddr][23] newcom.jtagcom0/ar_reg[areg][23]/Q}, {clk newcom.jtagcom0/ar_reg[areg][23]/C}, {newcom.jtagcom0/ar_reg[qual_dreg_n_0_] newcom.jtagcom0/ar_reg[areg][23]/CE}, {p_2_in[23] newcom.jtagcom0/ar_reg[areg][23]/D}, {ar[areg][31]_i_1_n_0 newcom.jtagcom0/ar_reg[areg][23]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X45Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

newcom.jtagcom0/ar_reg[areg][24] - 
nets: {ahbo[haddr][24] newcom.jtagcom0/ar_reg[areg][24]/Q}, {clk newcom.jtagcom0/ar_reg[areg][24]/C}, {newcom.jtagcom0/ar_reg[qual_dreg_n_0_] newcom.jtagcom0/ar_reg[areg][24]/CE}, {p_2_in[24] newcom.jtagcom0/ar_reg[areg][24]/D}, {ar[areg][31]_i_1_n_0 newcom.jtagcom0/ar_reg[areg][24]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X36Y86, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

newcom.jtagcom0/ar_reg[areg][25] - 
nets: {ahbo[haddr][25] newcom.jtagcom0/ar_reg[areg][25]/Q}, {clk newcom.jtagcom0/ar_reg[areg][25]/C}, {newcom.jtagcom0/ar_reg[qual_dreg_n_0_] newcom.jtagcom0/ar_reg[areg][25]/CE}, {p_2_in[25] newcom.jtagcom0/ar_reg[areg][25]/D}, {ar[areg][31]_i_1_n_0 newcom.jtagcom0/ar_reg[areg][25]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X46Y88, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

newcom.jtagcom0/ar_reg[areg][26] - 
nets: {ahbo[haddr][26] newcom.jtagcom0/ar_reg[areg][26]/Q}, {clk newcom.jtagcom0/ar_reg[areg][26]/C}, {newcom.jtagcom0/ar_reg[qual_dreg_n_0_] newcom.jtagcom0/ar_reg[areg][26]/CE}, {p_2_in[26] newcom.jtagcom0/ar_reg[areg][26]/D}, {ar[areg][31]_i_1_n_0 newcom.jtagcom0/ar_reg[areg][26]/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X44Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

newcom.jtagcom0/ar_reg[areg][27] - 
nets: {ahbo[haddr][27] newcom.jtagcom0/ar_reg[areg][27]/Q}, {clk newcom.jtagcom0/ar_reg[areg][27]/C}, {newcom.jtagcom0/ar_reg[qual_dreg_n_0_] newcom.jtagcom0/ar_reg[areg][27]/CE}, {p_2_in[27] newcom.jtagcom0/ar_reg[areg][27]/D}, {ar[areg][31]_i_1_n_0 newcom.jtagcom0/ar_reg[areg][27]/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X44Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

newcom.jtagcom0/ar_reg[areg][28] - 
nets: {ahbo[haddr][28] newcom.jtagcom0/ar_reg[areg][28]/Q}, {clk newcom.jtagcom0/ar_reg[areg][28]/C}, {newcom.jtagcom0/ar_reg[qual_dreg_n_0_] newcom.jtagcom0/ar_reg[areg][28]/CE}, {p_2_in[28] newcom.jtagcom0/ar_reg[areg][28]/D}, {ar[areg][31]_i_1_n_0 newcom.jtagcom0/ar_reg[areg][28]/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X45Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

newcom.jtagcom0/ar_reg[areg][29] - 
nets: {ahbo[haddr][29] newcom.jtagcom0/ar_reg[areg][29]/Q}, {clk newcom.jtagcom0/ar_reg[areg][29]/C}, {newcom.jtagcom0/ar_reg[qual_dreg_n_0_] newcom.jtagcom0/ar_reg[areg][29]/CE}, {p_2_in[29] newcom.jtagcom0/ar_reg[areg][29]/D}, {ar[areg][31]_i_1_n_0 newcom.jtagcom0/ar_reg[areg][29]/R}, 
BEL: SLICEM.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X46Y88, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

newcom.jtagcom0/ar_reg[areg][2] - 
nets: {ahbo[haddr][2] newcom.jtagcom0/ar_reg[areg][2]/Q}, {clk newcom.jtagcom0/ar_reg[areg][2]/C}, {newcom.jtagcom0/ar_reg[qual_dreg_n_0_] newcom.jtagcom0/ar_reg[areg][2]/CE}, {p_2_in[2] newcom.jtagcom0/ar_reg[areg][2]/D}, {ar[areg][31]_i_1_n_0 newcom.jtagcom0/ar_reg[areg][2]/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X36Y86, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

newcom.jtagcom0/ar_reg[areg][30] - 
nets: {ahbo[haddr][30] newcom.jtagcom0/ar_reg[areg][30]/Q}, {clk newcom.jtagcom0/ar_reg[areg][30]/C}, {newcom.jtagcom0/ar_reg[qual_dreg_n_0_] newcom.jtagcom0/ar_reg[areg][30]/CE}, {p_2_in[30] newcom.jtagcom0/ar_reg[areg][30]/D}, {ar[areg][31]_i_1_n_0 newcom.jtagcom0/ar_reg[areg][30]/R}, 
BEL: SLICEM.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X46Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

newcom.jtagcom0/ar_reg[areg][31] - 
nets: {ahbo[haddr][31] newcom.jtagcom0/ar_reg[areg][31]/Q}, {clk newcom.jtagcom0/ar_reg[areg][31]/C}, {newcom.jtagcom0/ar_reg[qual_dreg_n_0_] newcom.jtagcom0/ar_reg[areg][31]/CE}, {p_2_in[31] newcom.jtagcom0/ar_reg[areg][31]/D}, {ar[areg][31]_i_1_n_0 newcom.jtagcom0/ar_reg[areg][31]/R}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X45Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

newcom.jtagcom0/ar_reg[areg][32] - 
nets: {ahbo[hsize][0] newcom.jtagcom0/ar_reg[areg][32]/Q}, {clk newcom.jtagcom0/ar_reg[areg][32]/C}, {newcom.jtagcom0/ar_reg[qual_dreg_n_0_] newcom.jtagcom0/ar_reg[areg][32]/CE}, {p_2_in[32] newcom.jtagcom0/ar_reg[areg][32]/D}, {ar[areg][31]_i_1_n_0 newcom.jtagcom0/ar_reg[areg][32]/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X45Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

newcom.jtagcom0/ar_reg[areg][33] - 
nets: {ahbo[hsize][1] newcom.jtagcom0/ar_reg[areg][33]/Q}, {clk newcom.jtagcom0/ar_reg[areg][33]/C}, {newcom.jtagcom0/ar_reg[qual_dreg_n_0_] newcom.jtagcom0/ar_reg[areg][33]/CE}, {p_2_in[33] newcom.jtagcom0/ar_reg[areg][33]/D}, {ar[areg][31]_i_1_n_0 newcom.jtagcom0/ar_reg[areg][33]/R}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X45Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

newcom.jtagcom0/ar_reg[areg][34] - 
nets: {ahbo[hwrite] newcom.jtagcom0/ar_reg[areg][34]/Q}, {clk newcom.jtagcom0/ar_reg[areg][34]/C}, {newcom.jtagcom0/ar_reg[qual_dreg_n_0_] newcom.jtagcom0/ar_reg[areg][34]/CE}, {p_2_in[34] newcom.jtagcom0/ar_reg[areg][34]/D}, {ar[areg][31]_i_1_n_0 newcom.jtagcom0/ar_reg[areg][34]/R}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X36Y86, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

newcom.jtagcom0/ar_reg[areg][3] - 
nets: {ahbo[haddr][3] newcom.jtagcom0/ar_reg[areg][3]/Q}, {clk newcom.jtagcom0/ar_reg[areg][3]/C}, {newcom.jtagcom0/ar_reg[qual_dreg_n_0_] newcom.jtagcom0/ar_reg[areg][3]/CE}, {p_2_in[3] newcom.jtagcom0/ar_reg[areg][3]/D}, {ar[areg][31]_i_1_n_0 newcom.jtagcom0/ar_reg[areg][3]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X38Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

newcom.jtagcom0/ar_reg[areg][4] - 
nets: {ahbo[haddr][4] newcom.jtagcom0/ar_reg[areg][4]/Q}, {clk newcom.jtagcom0/ar_reg[areg][4]/C}, {newcom.jtagcom0/ar_reg[qual_dreg_n_0_] newcom.jtagcom0/ar_reg[areg][4]/CE}, {p_2_in[4] newcom.jtagcom0/ar_reg[areg][4]/D}, {ar[areg][31]_i_1_n_0 newcom.jtagcom0/ar_reg[areg][4]/R}, 
BEL: SLICEM.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X38Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

newcom.jtagcom0/ar_reg[areg][5] - 
nets: {ahbo[haddr][5] newcom.jtagcom0/ar_reg[areg][5]/Q}, {clk newcom.jtagcom0/ar_reg[areg][5]/C}, {newcom.jtagcom0/ar_reg[qual_dreg_n_0_] newcom.jtagcom0/ar_reg[areg][5]/CE}, {p_2_in[5] newcom.jtagcom0/ar_reg[areg][5]/D}, {ar[areg][31]_i_1_n_0 newcom.jtagcom0/ar_reg[areg][5]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X37Y85, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

newcom.jtagcom0/ar_reg[areg][6] - 
nets: {ahbo[haddr][6] newcom.jtagcom0/ar_reg[areg][6]/Q}, {clk newcom.jtagcom0/ar_reg[areg][6]/C}, {newcom.jtagcom0/ar_reg[qual_dreg_n_0_] newcom.jtagcom0/ar_reg[areg][6]/CE}, {p_2_in[6] newcom.jtagcom0/ar_reg[areg][6]/D}, {ar[areg][31]_i_1_n_0 newcom.jtagcom0/ar_reg[areg][6]/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X37Y85, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

newcom.jtagcom0/ar_reg[areg][7] - 
nets: {ahbo[haddr][7] newcom.jtagcom0/ar_reg[areg][7]/Q}, {clk newcom.jtagcom0/ar_reg[areg][7]/C}, {newcom.jtagcom0/ar_reg[qual_dreg_n_0_] newcom.jtagcom0/ar_reg[areg][7]/CE}, {p_2_in[7] newcom.jtagcom0/ar_reg[areg][7]/D}, {ar[areg][31]_i_1_n_0 newcom.jtagcom0/ar_reg[areg][7]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X44Y84, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

newcom.jtagcom0/ar_reg[areg][8] - 
nets: {ahbo[haddr][8] newcom.jtagcom0/ar_reg[areg][8]/Q}, {clk newcom.jtagcom0/ar_reg[areg][8]/C}, {newcom.jtagcom0/ar_reg[qual_dreg_n_0_] newcom.jtagcom0/ar_reg[areg][8]/CE}, {p_2_in[8] newcom.jtagcom0/ar_reg[areg][8]/D}, {ar[areg][31]_i_1_n_0 newcom.jtagcom0/ar_reg[areg][8]/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X44Y84, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

newcom.jtagcom0/ar_reg[areg][9] - 
nets: {ahbo[haddr][9] newcom.jtagcom0/ar_reg[areg][9]/Q}, {clk newcom.jtagcom0/ar_reg[areg][9]/C}, {newcom.jtagcom0/ar_reg[qual_dreg_n_0_] newcom.jtagcom0/ar_reg[areg][9]/CE}, {p_2_in[9] newcom.jtagcom0/ar_reg[areg][9]/D}, {ar[areg][31]_i_1_n_0 newcom.jtagcom0/ar_reg[areg][9]/R}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X44Y84, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

newcom.jtagcom0/ar_reg[dmastart] - 
nets: {newcom.jtagcom0/ar_reg[dmastart]__1 newcom.jtagcom0/ar_reg[dmastart]/Q}, {clk newcom.jtagcom0/ar_reg[dmastart]/C}, {<const1> newcom.jtagcom0/ar_reg[dmastart]/CE}, {newcom.jtagcom0/ar[dmastart]_i_1_n_0 newcom.jtagcom0/ar_reg[dmastart]/D}, {ar[areg][31]_i_1_n_0 newcom.jtagcom0/ar_reg[dmastart]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X36Y84, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

newcom.jtagcom0/ar_reg[done] - 
nets: {newcom.jtagcom0/ar_reg[done]__0 newcom.jtagcom0/ar_reg[done]/Q}, {clk newcom.jtagcom0/ar_reg[done]/C}, {<const1> newcom.jtagcom0/ar_reg[done]/CE}, {ar[done]_i_1_n_0 newcom.jtagcom0/ar_reg[done]/D}, {<const0> newcom.jtagcom0/ar_reg[done]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X38Y84, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

newcom.jtagcom0/ar_reg[dreg][0] - 
nets: {ahbo[hwdata][0] newcom.jtagcom0/ar_reg[dreg][0]/Q}, {clk newcom.jtagcom0/ar_reg[dreg][0]/C}, {ar[dreg][31]_i_1_n_0 newcom.jtagcom0/ar_reg[dreg][0]/CE}, {ar[dreg][0]_i_1_n_0 newcom.jtagcom0/ar_reg[dreg][0]/D}, {ar[areg][31]_i_1_n_0 newcom.jtagcom0/ar_reg[dreg][0]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X39Y82, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

newcom.jtagcom0/ar_reg[dreg][10] - 
nets: {ahbo[hwdata][10] newcom.jtagcom0/ar_reg[dreg][10]/Q}, {clk newcom.jtagcom0/ar_reg[dreg][10]/C}, {ar[dreg][31]_i_1_n_0 newcom.jtagcom0/ar_reg[dreg][10]/CE}, {ar[dreg][10]_i_1_n_0 newcom.jtagcom0/ar_reg[dreg][10]/D}, {ar[areg][31]_i_1_n_0 newcom.jtagcom0/ar_reg[dreg][10]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X46Y87, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

newcom.jtagcom0/ar_reg[dreg][11] - 
nets: {ahbo[hwdata][11] newcom.jtagcom0/ar_reg[dreg][11]/Q}, {clk newcom.jtagcom0/ar_reg[dreg][11]/C}, {ar[dreg][31]_i_1_n_0 newcom.jtagcom0/ar_reg[dreg][11]/CE}, {ar[dreg][11]_i_1_n_0 newcom.jtagcom0/ar_reg[dreg][11]/D}, {ar[areg][31]_i_1_n_0 newcom.jtagcom0/ar_reg[dreg][11]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X46Y87, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

newcom.jtagcom0/ar_reg[dreg][12] - 
nets: {ahbo[hwdata][12] newcom.jtagcom0/ar_reg[dreg][12]/Q}, {clk newcom.jtagcom0/ar_reg[dreg][12]/C}, {ar[dreg][31]_i_1_n_0 newcom.jtagcom0/ar_reg[dreg][12]/CE}, {ar[dreg][12]_i_1_n_0 newcom.jtagcom0/ar_reg[dreg][12]/D}, {ar[areg][31]_i_1_n_0 newcom.jtagcom0/ar_reg[dreg][12]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X42Y85, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

newcom.jtagcom0/ar_reg[dreg][13] - 
nets: {ahbo[hwdata][13] newcom.jtagcom0/ar_reg[dreg][13]/Q}, {clk newcom.jtagcom0/ar_reg[dreg][13]/C}, {ar[dreg][31]_i_1_n_0 newcom.jtagcom0/ar_reg[dreg][13]/CE}, {ar[dreg][13]_i_1_n_0 newcom.jtagcom0/ar_reg[dreg][13]/D}, {ar[areg][31]_i_1_n_0 newcom.jtagcom0/ar_reg[dreg][13]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X44Y86, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

newcom.jtagcom0/ar_reg[dreg][14] - 
nets: {ahbo[hwdata][14] newcom.jtagcom0/ar_reg[dreg][14]/Q}, {clk newcom.jtagcom0/ar_reg[dreg][14]/C}, {ar[dreg][31]_i_1_n_0 newcom.jtagcom0/ar_reg[dreg][14]/CE}, {ar[dreg][14]_i_1_n_0 newcom.jtagcom0/ar_reg[dreg][14]/D}, {ar[areg][31]_i_1_n_0 newcom.jtagcom0/ar_reg[dreg][14]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X44Y85, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

newcom.jtagcom0/ar_reg[dreg][15] - 
nets: {ahbo[hwdata][15] newcom.jtagcom0/ar_reg[dreg][15]/Q}, {clk newcom.jtagcom0/ar_reg[dreg][15]/C}, {ar[dreg][31]_i_1_n_0 newcom.jtagcom0/ar_reg[dreg][15]/CE}, {ar[dreg][15]_i_1_n_0 newcom.jtagcom0/ar_reg[dreg][15]/D}, {ar[areg][31]_i_1_n_0 newcom.jtagcom0/ar_reg[dreg][15]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X46Y85, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

newcom.jtagcom0/ar_reg[dreg][16] - 
nets: {ahbo[hwdata][16] newcom.jtagcom0/ar_reg[dreg][16]/Q}, {clk newcom.jtagcom0/ar_reg[dreg][16]/C}, {ar[dreg][31]_i_1_n_0 newcom.jtagcom0/ar_reg[dreg][16]/CE}, {ar[dreg][16]_i_1_n_0 newcom.jtagcom0/ar_reg[dreg][16]/D}, {ar[areg][31]_i_1_n_0 newcom.jtagcom0/ar_reg[dreg][16]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X44Y85, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

newcom.jtagcom0/ar_reg[dreg][17] - 
nets: {ahbo[hwdata][17] newcom.jtagcom0/ar_reg[dreg][17]/Q}, {clk newcom.jtagcom0/ar_reg[dreg][17]/C}, {ar[dreg][31]_i_1_n_0 newcom.jtagcom0/ar_reg[dreg][17]/CE}, {ar[dreg][17]_i_1_n_0 newcom.jtagcom0/ar_reg[dreg][17]/D}, {ar[areg][31]_i_1_n_0 newcom.jtagcom0/ar_reg[dreg][17]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X46Y85, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

newcom.jtagcom0/ar_reg[dreg][18] - 
nets: {ahbo[hwdata][18] newcom.jtagcom0/ar_reg[dreg][18]/Q}, {clk newcom.jtagcom0/ar_reg[dreg][18]/C}, {ar[dreg][31]_i_1_n_0 newcom.jtagcom0/ar_reg[dreg][18]/CE}, {ar[dreg][18]_i_1_n_0 newcom.jtagcom0/ar_reg[dreg][18]/D}, {ar[areg][31]_i_1_n_0 newcom.jtagcom0/ar_reg[dreg][18]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X46Y86, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

newcom.jtagcom0/ar_reg[dreg][19] - 
nets: {ahbo[hwdata][19] newcom.jtagcom0/ar_reg[dreg][19]/Q}, {clk newcom.jtagcom0/ar_reg[dreg][19]/C}, {ar[dreg][31]_i_1_n_0 newcom.jtagcom0/ar_reg[dreg][19]/CE}, {ar[dreg][19]_i_1_n_0 newcom.jtagcom0/ar_reg[dreg][19]/D}, {ar[areg][31]_i_1_n_0 newcom.jtagcom0/ar_reg[dreg][19]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X46Y86, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

newcom.jtagcom0/ar_reg[dreg][1] - 
nets: {ahbo[hwdata][1] newcom.jtagcom0/ar_reg[dreg][1]/Q}, {clk newcom.jtagcom0/ar_reg[dreg][1]/C}, {ar[dreg][31]_i_1_n_0 newcom.jtagcom0/ar_reg[dreg][1]/CE}, {ar[dreg][1]_i_1_n_0 newcom.jtagcom0/ar_reg[dreg][1]/D}, {ar[areg][31]_i_1_n_0 newcom.jtagcom0/ar_reg[dreg][1]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X44Y88, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

newcom.jtagcom0/ar_reg[dreg][20] - 
nets: {ahbo[hwdata][20] newcom.jtagcom0/ar_reg[dreg][20]/Q}, {clk newcom.jtagcom0/ar_reg[dreg][20]/C}, {ar[dreg][31]_i_1_n_0 newcom.jtagcom0/ar_reg[dreg][20]/CE}, {ar[dreg][20]_i_1_n_0 newcom.jtagcom0/ar_reg[dreg][20]/D}, {ar[areg][31]_i_1_n_0 newcom.jtagcom0/ar_reg[dreg][20]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X42Y86, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

newcom.jtagcom0/ar_reg[dreg][21] - 
nets: {ahbo[hwdata][21] newcom.jtagcom0/ar_reg[dreg][21]/Q}, {clk newcom.jtagcom0/ar_reg[dreg][21]/C}, {ar[dreg][31]_i_1_n_0 newcom.jtagcom0/ar_reg[dreg][21]/CE}, {ar[dreg][21]_i_1_n_0 newcom.jtagcom0/ar_reg[dreg][21]/D}, {ar[areg][31]_i_1_n_0 newcom.jtagcom0/ar_reg[dreg][21]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X42Y86, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

newcom.jtagcom0/ar_reg[dreg][22] - 
nets: {ahbo[hwdata][22] newcom.jtagcom0/ar_reg[dreg][22]/Q}, {clk newcom.jtagcom0/ar_reg[dreg][22]/C}, {ar[dreg][31]_i_1_n_0 newcom.jtagcom0/ar_reg[dreg][22]/CE}, {ar[dreg][22]_i_1_n_0 newcom.jtagcom0/ar_reg[dreg][22]/D}, {ar[areg][31]_i_1_n_0 newcom.jtagcom0/ar_reg[dreg][22]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X44Y88, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

newcom.jtagcom0/ar_reg[dreg][23] - 
nets: {ahbo[hwdata][23] newcom.jtagcom0/ar_reg[dreg][23]/Q}, {clk newcom.jtagcom0/ar_reg[dreg][23]/C}, {ar[dreg][31]_i_1_n_0 newcom.jtagcom0/ar_reg[dreg][23]/CE}, {ar[dreg][23]_i_1_n_0 newcom.jtagcom0/ar_reg[dreg][23]/D}, {ar[areg][31]_i_1_n_0 newcom.jtagcom0/ar_reg[dreg][23]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X46Y87, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

newcom.jtagcom0/ar_reg[dreg][24] - 
nets: {ahbo[hwdata][24] newcom.jtagcom0/ar_reg[dreg][24]/Q}, {clk newcom.jtagcom0/ar_reg[dreg][24]/C}, {ar[dreg][31]_i_1_n_0 newcom.jtagcom0/ar_reg[dreg][24]/CE}, {ar[dreg][24]_i_1_n_0 newcom.jtagcom0/ar_reg[dreg][24]/D}, {ar[areg][31]_i_1_n_0 newcom.jtagcom0/ar_reg[dreg][24]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X41Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

newcom.jtagcom0/ar_reg[dreg][25] - 
nets: {ahbo[hwdata][25] newcom.jtagcom0/ar_reg[dreg][25]/Q}, {clk newcom.jtagcom0/ar_reg[dreg][25]/C}, {ar[dreg][31]_i_1_n_0 newcom.jtagcom0/ar_reg[dreg][25]/CE}, {ar[dreg][25]_i_1_n_0 newcom.jtagcom0/ar_reg[dreg][25]/D}, {ar[areg][31]_i_1_n_0 newcom.jtagcom0/ar_reg[dreg][25]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X41Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

newcom.jtagcom0/ar_reg[dreg][26] - 
nets: {ahbo[hwdata][26] newcom.jtagcom0/ar_reg[dreg][26]/Q}, {clk newcom.jtagcom0/ar_reg[dreg][26]/C}, {ar[dreg][31]_i_1_n_0 newcom.jtagcom0/ar_reg[dreg][26]/CE}, {ar[dreg][26]_i_1_n_0 newcom.jtagcom0/ar_reg[dreg][26]/D}, {ar[areg][31]_i_1_n_0 newcom.jtagcom0/ar_reg[dreg][26]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X44Y88, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

newcom.jtagcom0/ar_reg[dreg][27] - 
nets: {ahbo[hwdata][27] newcom.jtagcom0/ar_reg[dreg][27]/Q}, {clk newcom.jtagcom0/ar_reg[dreg][27]/C}, {ar[dreg][31]_i_1_n_0 newcom.jtagcom0/ar_reg[dreg][27]/CE}, {ar[dreg][27]_i_1_n_0 newcom.jtagcom0/ar_reg[dreg][27]/D}, {ar[areg][31]_i_1_n_0 newcom.jtagcom0/ar_reg[dreg][27]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X42Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

newcom.jtagcom0/ar_reg[dreg][28] - 
nets: {ahbo[hwdata][28] newcom.jtagcom0/ar_reg[dreg][28]/Q}, {clk newcom.jtagcom0/ar_reg[dreg][28]/C}, {ar[dreg][31]_i_1_n_0 newcom.jtagcom0/ar_reg[dreg][28]/CE}, {ar[dreg][28]_i_1_n_0 newcom.jtagcom0/ar_reg[dreg][28]/D}, {ar[areg][31]_i_1_n_0 newcom.jtagcom0/ar_reg[dreg][28]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X42Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

newcom.jtagcom0/ar_reg[dreg][29] - 
nets: {ahbo[hwdata][29] newcom.jtagcom0/ar_reg[dreg][29]/Q}, {clk newcom.jtagcom0/ar_reg[dreg][29]/C}, {ar[dreg][31]_i_1_n_0 newcom.jtagcom0/ar_reg[dreg][29]/CE}, {ar[dreg][29]_i_1_n_0 newcom.jtagcom0/ar_reg[dreg][29]/D}, {ar[areg][31]_i_1_n_0 newcom.jtagcom0/ar_reg[dreg][29]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X42Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

newcom.jtagcom0/ar_reg[dreg][2] - 
nets: {ahbo[hwdata][2] newcom.jtagcom0/ar_reg[dreg][2]/Q}, {clk newcom.jtagcom0/ar_reg[dreg][2]/C}, {ar[dreg][31]_i_1_n_0 newcom.jtagcom0/ar_reg[dreg][2]/CE}, {ar[dreg][2]_i_1_n_0 newcom.jtagcom0/ar_reg[dreg][2]/D}, {ar[areg][31]_i_1_n_0 newcom.jtagcom0/ar_reg[dreg][2]/R}, 
BEL: SLICEM.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X42Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

newcom.jtagcom0/ar_reg[dreg][30] - 
nets: {ahbo[hwdata][30] newcom.jtagcom0/ar_reg[dreg][30]/Q}, {clk newcom.jtagcom0/ar_reg[dreg][30]/C}, {ar[dreg][31]_i_1_n_0 newcom.jtagcom0/ar_reg[dreg][30]/CE}, {ar[dreg][30]_i_1_n_0 newcom.jtagcom0/ar_reg[dreg][30]/D}, {ar[areg][31]_i_1_n_0 newcom.jtagcom0/ar_reg[dreg][30]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X40Y88, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

newcom.jtagcom0/ar_reg[dreg][31] - 
nets: {ahbo[hwdata][31] newcom.jtagcom0/ar_reg[dreg][31]/Q}, {clk newcom.jtagcom0/ar_reg[dreg][31]/C}, {ar[dreg][31]_i_1_n_0 newcom.jtagcom0/ar_reg[dreg][31]/CE}, {ar[dreg][31]_i_2_n_0 newcom.jtagcom0/ar_reg[dreg][31]/D}, {ar[areg][31]_i_1_n_0 newcom.jtagcom0/ar_reg[dreg][31]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X42Y87, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

newcom.jtagcom0/ar_reg[dreg][3] - 
nets: {ahbo[hwdata][3] newcom.jtagcom0/ar_reg[dreg][3]/Q}, {clk newcom.jtagcom0/ar_reg[dreg][3]/C}, {ar[dreg][31]_i_1_n_0 newcom.jtagcom0/ar_reg[dreg][3]/CE}, {ar[dreg][3]_i_1_n_0 newcom.jtagcom0/ar_reg[dreg][3]/D}, {ar[areg][31]_i_1_n_0 newcom.jtagcom0/ar_reg[dreg][3]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X42Y86, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

newcom.jtagcom0/ar_reg[dreg][4] - 
nets: {ahbo[hwdata][4] newcom.jtagcom0/ar_reg[dreg][4]/Q}, {clk newcom.jtagcom0/ar_reg[dreg][4]/C}, {ar[dreg][31]_i_1_n_0 newcom.jtagcom0/ar_reg[dreg][4]/CE}, {ar[dreg][4]_i_1_n_0 newcom.jtagcom0/ar_reg[dreg][4]/D}, {ar[areg][31]_i_1_n_0 newcom.jtagcom0/ar_reg[dreg][4]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X42Y87, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

newcom.jtagcom0/ar_reg[dreg][5] - 
nets: {ahbo[hwdata][5] newcom.jtagcom0/ar_reg[dreg][5]/Q}, {clk newcom.jtagcom0/ar_reg[dreg][5]/C}, {ar[dreg][31]_i_1_n_0 newcom.jtagcom0/ar_reg[dreg][5]/CE}, {ar[dreg][5]_i_1_n_0 newcom.jtagcom0/ar_reg[dreg][5]/D}, {ar[areg][31]_i_1_n_0 newcom.jtagcom0/ar_reg[dreg][5]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X44Y88, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

newcom.jtagcom0/ar_reg[dreg][6] - 
nets: {ahbo[hwdata][6] newcom.jtagcom0/ar_reg[dreg][6]/Q}, {clk newcom.jtagcom0/ar_reg[dreg][6]/C}, {ar[dreg][31]_i_1_n_0 newcom.jtagcom0/ar_reg[dreg][6]/CE}, {ar[dreg][6]_i_1_n_0 newcom.jtagcom0/ar_reg[dreg][6]/D}, {ar[areg][31]_i_1_n_0 newcom.jtagcom0/ar_reg[dreg][6]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X42Y87, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

newcom.jtagcom0/ar_reg[dreg][7] - 
nets: {ahbo[hwdata][7] newcom.jtagcom0/ar_reg[dreg][7]/Q}, {clk newcom.jtagcom0/ar_reg[dreg][7]/C}, {ar[dreg][31]_i_1_n_0 newcom.jtagcom0/ar_reg[dreg][7]/CE}, {ar[dreg][7]_i_1_n_0 newcom.jtagcom0/ar_reg[dreg][7]/D}, {ar[areg][31]_i_1_n_0 newcom.jtagcom0/ar_reg[dreg][7]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X44Y86, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

newcom.jtagcom0/ar_reg[dreg][8] - 
nets: {ahbo[hwdata][8] newcom.jtagcom0/ar_reg[dreg][8]/Q}, {clk newcom.jtagcom0/ar_reg[dreg][8]/C}, {ar[dreg][31]_i_1_n_0 newcom.jtagcom0/ar_reg[dreg][8]/CE}, {ar[dreg][8]_i_1_n_0 newcom.jtagcom0/ar_reg[dreg][8]/D}, {ar[areg][31]_i_1_n_0 newcom.jtagcom0/ar_reg[dreg][8]/R}, 
BEL: SLICEM.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X42Y86, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

newcom.jtagcom0/ar_reg[dreg][9] - 
nets: {ahbo[hwdata][9] newcom.jtagcom0/ar_reg[dreg][9]/Q}, {clk newcom.jtagcom0/ar_reg[dreg][9]/C}, {ar[dreg][31]_i_1_n_0 newcom.jtagcom0/ar_reg[dreg][9]/CE}, {ar[dreg][9]_i_1_n_0 newcom.jtagcom0/ar_reg[dreg][9]/D}, {ar[areg][31]_i_1_n_0 newcom.jtagcom0/ar_reg[dreg][9]/R}, 
BEL: SLICEM.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X46Y87, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

newcom.jtagcom0/ar_reg[qual_dreg] - 
nets: {newcom.jtagcom0/ar_reg[qual_dreg_n_0_] newcom.jtagcom0/ar_reg[qual_dreg]/Q}, {clk newcom.jtagcom0/ar_reg[qual_dreg]/C}, {<const1> newcom.jtagcom0/ar_reg[qual_dreg]/CE}, {newcom.jtagcom0/ar_reg[qual_dreg]0 newcom.jtagcom0/ar_reg[qual_dreg]/D}, {ar[areg][31]_i_1_n_0 newcom.jtagcom0/ar_reg[qual_dreg]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X36Y84, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

newcom.jtagcom0/ar_reg[run_sync][0] - 
nets: {newcom.jtagcom0/ar_reg[run_sync_n_0_][0] newcom.jtagcom0/ar_reg[run_sync][0]/Q}, {clk newcom.jtagcom0/ar_reg[run_sync][0]/C}, {<const1> newcom.jtagcom0/ar_reg[run_sync][0]/CE}, {newcom.jtagcom0/ar_reg[run_sync_n_0_][1] newcom.jtagcom0/ar_reg[run_sync][0]/D}, {ar[areg][31]_i_1_n_0 newcom.jtagcom0/ar_reg[run_sync][0]/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X36Y84, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

newcom.jtagcom0/ar_reg[run_sync][1] - 
nets: {newcom.jtagcom0/ar_reg[run_sync_n_0_][1] newcom.jtagcom0/ar_reg[run_sync][1]/Q}, {clk newcom.jtagcom0/ar_reg[run_sync][1]/C}, {<const1> newcom.jtagcom0/ar_reg[run_sync][1]/CE}, {newcom.jtagcom0/ar_reg[run_sync_n_0_][2] newcom.jtagcom0/ar_reg[run_sync][1]/D}, {ar[areg][31]_i_1_n_0 newcom.jtagcom0/ar_reg[run_sync][1]/R}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X36Y84, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

newcom.jtagcom0/ar_reg[run_sync][2] - 
nets: {newcom.jtagcom0/ar_reg[run_sync_n_0_][2] newcom.jtagcom0/ar_reg[run_sync][2]/Q}, {clk newcom.jtagcom0/ar_reg[run_sync][2]/C}, {<const1> newcom.jtagcom0/ar_reg[run_sync][2]/CE}, {tnr1_reg[run] newcom.jtagcom0/ar_reg[run_sync][2]/D}, {ar[areg][31]_i_1_n_0 newcom.jtagcom0/ar_reg[run_sync][2]/R}, 
BEL: SLICEL.C5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X36Y84, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

newcom.jtagcom0/ar_reg[wdone] - 
nets: {newcom.jtagcom0/ar_reg[wdone_n_0_] newcom.jtagcom0/ar_reg[wdone]/Q}, {clk newcom.jtagcom0/ar_reg[wdone]/C}, {<const1> newcom.jtagcom0/ar_reg[wdone]/CE}, {ar[wdone]_i_1_n_0 newcom.jtagcom0/ar_reg[wdone]/D}, {<const0> newcom.jtagcom0/ar_reg[wdone]/R}, 
BEL: SLICEM.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X38Y84, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

newcom.jtagcom0/tnr1_reg[done_sync1] - 
nets: {tnr1_reg[done_sync1] newcom.jtagcom0/tnr1_reg[done_sync1]/Q}, {ltckn newcom.jtagcom0/tnr1_reg[done_sync1]/C}, {<const1> newcom.jtagcom0/tnr1_reg[done_sync1]/CE}, {ar[areg][31]_i_1_n_0 newcom.jtagcom0/tnr1_reg[done_sync1]/CLR}, {newcom.jtagcom0/ar_reg[done]__0 newcom.jtagcom0/tnr1_reg[done_sync1]/D}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X37Y84, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

newcom.jtagcom0/tnr1_reg[qual_rdata] - 
nets: {newcom.jtagcom0/i1 newcom.jtagcom0/tnr1_reg[qual_rdata]/Q}, {ltckn newcom.jtagcom0/tnr1_reg[qual_rdata]/C}, {<const1> newcom.jtagcom0/tnr1_reg[qual_rdata]/CE}, {ar[areg][31]_i_1_n_0 newcom.jtagcom0/tnr1_reg[qual_rdata]/CLR}, {tnr1[qual_rdata]_i_1_n_0 newcom.jtagcom0/tnr1_reg[qual_rdata]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X37Y84, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

newcom.jtagcom0/tnr1_reg[run] - 
nets: {tnr1_reg[run] newcom.jtagcom0/tnr1_reg[run]/Q}, {ltckn newcom.jtagcom0/tnr1_reg[run]/C}, {<const1> newcom.jtagcom0/tnr1_reg[run]/CE}, {ar[areg][31]_i_1_n_0 newcom.jtagcom0/tnr1_reg[run]/CLR}, {tnr1[run]_i_1_n_0 newcom.jtagcom0/tnr1_reg[run]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X37Y84, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

newcom.jtagcom0/tnr2_reg[addrlo][2] - 
nets: {newcom.jtagcom0/i0__0[2] newcom.jtagcom0/tnr2_reg[addrlo][2]/Q}, {ltckn newcom.jtagcom0/tnr2_reg[addrlo][2]/C}, {tnr2[addrlo][9]_i_1_n_0 newcom.jtagcom0/tnr2_reg[addrlo][2]/CE}, {tnr2in[addrlo][2] newcom.jtagcom0/tnr2_reg[addrlo][2]/D}, {<const0> newcom.jtagcom0/tnr2_reg[addrlo][2]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X39Y85, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

newcom.jtagcom0/tnr2_reg[addrlo][3] - 
nets: {newcom.jtagcom0/i0__0[3] newcom.jtagcom0/tnr2_reg[addrlo][3]/Q}, {ltckn newcom.jtagcom0/tnr2_reg[addrlo][3]/C}, {tnr2[addrlo][9]_i_1_n_0 newcom.jtagcom0/tnr2_reg[addrlo][3]/CE}, {tnr2in[addrlo][3] newcom.jtagcom0/tnr2_reg[addrlo][3]/D}, {<const0> newcom.jtagcom0/tnr2_reg[addrlo][3]/R}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X39Y85, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

newcom.jtagcom0/tnr2_reg[addrlo][4] - 
nets: {newcom.jtagcom0/i0__0[4] newcom.jtagcom0/tnr2_reg[addrlo][4]/Q}, {ltckn newcom.jtagcom0/tnr2_reg[addrlo][4]/C}, {tnr2[addrlo][9]_i_1_n_0 newcom.jtagcom0/tnr2_reg[addrlo][4]/CE}, {tnr2in[addrlo][4] newcom.jtagcom0/tnr2_reg[addrlo][4]/D}, {<const0> newcom.jtagcom0/tnr2_reg[addrlo][4]/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X40Y85, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

newcom.jtagcom0/tnr2_reg[addrlo][5] - 
nets: {newcom.jtagcom0/i0__0[5] newcom.jtagcom0/tnr2_reg[addrlo][5]/Q}, {ltckn newcom.jtagcom0/tnr2_reg[addrlo][5]/C}, {tnr2[addrlo][9]_i_1_n_0 newcom.jtagcom0/tnr2_reg[addrlo][5]/CE}, {tnr2in[addrlo][5] newcom.jtagcom0/tnr2_reg[addrlo][5]/D}, {<const0> newcom.jtagcom0/tnr2_reg[addrlo][5]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X39Y85, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

newcom.jtagcom0/tnr2_reg[addrlo][6] - 
nets: {newcom.jtagcom0/i0__0[6] newcom.jtagcom0/tnr2_reg[addrlo][6]/Q}, {ltckn newcom.jtagcom0/tnr2_reg[addrlo][6]/C}, {tnr2[addrlo][9]_i_1_n_0 newcom.jtagcom0/tnr2_reg[addrlo][6]/CE}, {tnr2in[addrlo][6] newcom.jtagcom0/tnr2_reg[addrlo][6]/D}, {<const0> newcom.jtagcom0/tnr2_reg[addrlo][6]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X41Y84, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

newcom.jtagcom0/tnr2_reg[addrlo][7] - 
nets: {newcom.jtagcom0/i0__0[7] newcom.jtagcom0/tnr2_reg[addrlo][7]/Q}, {ltckn newcom.jtagcom0/tnr2_reg[addrlo][7]/C}, {tnr2[addrlo][9]_i_1_n_0 newcom.jtagcom0/tnr2_reg[addrlo][7]/CE}, {tnr2in[addrlo][7] newcom.jtagcom0/tnr2_reg[addrlo][7]/D}, {<const0> newcom.jtagcom0/tnr2_reg[addrlo][7]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X41Y83, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

newcom.jtagcom0/tnr2_reg[addrlo][8] - 
nets: {newcom.jtagcom0/i0__0[8] newcom.jtagcom0/tnr2_reg[addrlo][8]/Q}, {ltckn newcom.jtagcom0/tnr2_reg[addrlo][8]/C}, {tnr2[addrlo][9]_i_1_n_0 newcom.jtagcom0/tnr2_reg[addrlo][8]/CE}, {tnr2in[addrlo][8] newcom.jtagcom0/tnr2_reg[addrlo][8]/D}, {<const0> newcom.jtagcom0/tnr2_reg[addrlo][8]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X40Y85, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

newcom.jtagcom0/tnr2_reg[addrlo][9] - 
nets: {newcom.jtagcom0/i0__0[9] newcom.jtagcom0/tnr2_reg[addrlo][9]/Q}, {ltckn newcom.jtagcom0/tnr2_reg[addrlo][9]/C}, {tnr2[addrlo][9]_i_1_n_0 newcom.jtagcom0/tnr2_reg[addrlo][9]/CE}, {tnr2in[addrlo][9] newcom.jtagcom0/tnr2_reg[addrlo][9]/D}, {<const0> newcom.jtagcom0/tnr2_reg[addrlo][9]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X40Y85, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

newcom.jtagcom0/tnr2_reg[data][0] - 
nets: {newcom.jtagcom0/tnr2_reg[data_n_0_][0] newcom.jtagcom0/tnr2_reg[data][0]/Q}, {ltckn newcom.jtagcom0/tnr2_reg[data][0]/C}, {newcom.jtagcom0/tnv2[data] newcom.jtagcom0/tnr2_reg[data][0]/CE}, {newcom.jtagcom0/tpr1_reg[datashft0]__0 newcom.jtagcom0/tnr2_reg[data][0]/D}, {<const0> newcom.jtagcom0/tnr2_reg[data][0]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X40Y83, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

newcom.jtagcom0/tnr2_reg[data][10] - 
nets: {newcom.jtagcom0/tnr2_reg[data_n_0_][10] newcom.jtagcom0/tnr2_reg[data][10]/Q}, {ltckn newcom.jtagcom0/tnr2_reg[data][10]/C}, {newcom.jtagcom0/tnv2[data] newcom.jtagcom0/tnr2_reg[data][10]/CE}, {tpr2_reg[datashft][9] newcom.jtagcom0/tnr2_reg[data][10]/D}, {<const0> newcom.jtagcom0/tnr2_reg[data][10]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X45Y86, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

newcom.jtagcom0/tnr2_reg[data][11] - 
nets: {newcom.jtagcom0/tnr2_reg[data_n_0_][11] newcom.jtagcom0/tnr2_reg[data][11]/Q}, {ltckn newcom.jtagcom0/tnr2_reg[data][11]/C}, {newcom.jtagcom0/tnv2[data] newcom.jtagcom0/tnr2_reg[data][11]/CE}, {tpr2_reg[datashft][10] newcom.jtagcom0/tnr2_reg[data][11]/D}, {<const0> newcom.jtagcom0/tnr2_reg[data][11]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X44Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

newcom.jtagcom0/tnr2_reg[data][12] - 
nets: {newcom.jtagcom0/tnr2_reg[data_n_0_][12] newcom.jtagcom0/tnr2_reg[data][12]/Q}, {ltckn newcom.jtagcom0/tnr2_reg[data][12]/C}, {newcom.jtagcom0/tnv2[data] newcom.jtagcom0/tnr2_reg[data][12]/CE}, {tpr2_reg[datashft][11] newcom.jtagcom0/tnr2_reg[data][12]/D}, {<const0> newcom.jtagcom0/tnr2_reg[data][12]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X42Y83, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

newcom.jtagcom0/tnr2_reg[data][13] - 
nets: {newcom.jtagcom0/tnr2_reg[data_n_0_][13] newcom.jtagcom0/tnr2_reg[data][13]/Q}, {ltckn newcom.jtagcom0/tnr2_reg[data][13]/C}, {newcom.jtagcom0/tnv2[data] newcom.jtagcom0/tnr2_reg[data][13]/CE}, {tpr2_reg[datashft][12] newcom.jtagcom0/tnr2_reg[data][13]/D}, {<const0> newcom.jtagcom0/tnr2_reg[data][13]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X43Y86, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

newcom.jtagcom0/tnr2_reg[data][14] - 
nets: {newcom.jtagcom0/tnr2_reg[data_n_0_][14] newcom.jtagcom0/tnr2_reg[data][14]/Q}, {ltckn newcom.jtagcom0/tnr2_reg[data][14]/C}, {newcom.jtagcom0/tnv2[data] newcom.jtagcom0/tnr2_reg[data][14]/CE}, {tpr2_reg[datashft][13] newcom.jtagcom0/tnr2_reg[data][14]/D}, {<const0> newcom.jtagcom0/tnr2_reg[data][14]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X43Y86, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

newcom.jtagcom0/tnr2_reg[data][15] - 
nets: {newcom.jtagcom0/tnr2_reg[data_n_0_][15] newcom.jtagcom0/tnr2_reg[data][15]/Q}, {ltckn newcom.jtagcom0/tnr2_reg[data][15]/C}, {newcom.jtagcom0/tnv2[data] newcom.jtagcom0/tnr2_reg[data][15]/CE}, {tpr2_reg[datashft][14] newcom.jtagcom0/tnr2_reg[data][15]/D}, {<const0> newcom.jtagcom0/tnr2_reg[data][15]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X45Y86, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

newcom.jtagcom0/tnr2_reg[data][16] - 
nets: {newcom.jtagcom0/tnr2_reg[data_n_0_][16] newcom.jtagcom0/tnr2_reg[data][16]/Q}, {ltckn newcom.jtagcom0/tnr2_reg[data][16]/C}, {newcom.jtagcom0/tnv2[data] newcom.jtagcom0/tnr2_reg[data][16]/CE}, {tpr2_reg[datashft][15] newcom.jtagcom0/tnr2_reg[data][16]/D}, {<const0> newcom.jtagcom0/tnr2_reg[data][16]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X45Y86, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

newcom.jtagcom0/tnr2_reg[data][17] - 
nets: {newcom.jtagcom0/tnr2_reg[data_n_0_][17] newcom.jtagcom0/tnr2_reg[data][17]/Q}, {ltckn newcom.jtagcom0/tnr2_reg[data][17]/C}, {newcom.jtagcom0/tnv2[data] newcom.jtagcom0/tnr2_reg[data][17]/CE}, {tpr2_reg[datashft][16] newcom.jtagcom0/tnr2_reg[data][17]/D}, {<const0> newcom.jtagcom0/tnr2_reg[data][17]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X45Y86, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

newcom.jtagcom0/tnr2_reg[data][18] - 
nets: {newcom.jtagcom0/tnr2_reg[data_n_0_][18] newcom.jtagcom0/tnr2_reg[data][18]/Q}, {ltckn newcom.jtagcom0/tnr2_reg[data][18]/C}, {newcom.jtagcom0/tnv2[data] newcom.jtagcom0/tnr2_reg[data][18]/CE}, {tpr2_reg[datashft][17] newcom.jtagcom0/tnr2_reg[data][18]/D}, {<const0> newcom.jtagcom0/tnr2_reg[data][18]/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X45Y86, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

newcom.jtagcom0/tnr2_reg[data][19] - 
nets: {newcom.jtagcom0/tnr2_reg[data_n_0_][19] newcom.jtagcom0/tnr2_reg[data][19]/Q}, {ltckn newcom.jtagcom0/tnr2_reg[data][19]/C}, {newcom.jtagcom0/tnv2[data] newcom.jtagcom0/tnr2_reg[data][19]/CE}, {tpr2_reg[datashft][18] newcom.jtagcom0/tnr2_reg[data][19]/D}, {<const0> newcom.jtagcom0/tnr2_reg[data][19]/R}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X45Y86, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

newcom.jtagcom0/tnr2_reg[data][1] - 
nets: {newcom.jtagcom0/tnr2_reg[data_n_0_][1] newcom.jtagcom0/tnr2_reg[data][1]/Q}, {ltckn newcom.jtagcom0/tnr2_reg[data][1]/C}, {newcom.jtagcom0/tnv2[data] newcom.jtagcom0/tnr2_reg[data][1]/CE}, {newcom.jtagcom0/tpr2_reg[datashft_n_0_][1] newcom.jtagcom0/tnr2_reg[data][1]/D}, {<const0> newcom.jtagcom0/tnr2_reg[data][1]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X44Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

newcom.jtagcom0/tnr2_reg[data][20] - 
nets: {newcom.jtagcom0/tnr2_reg[data_n_0_][20] newcom.jtagcom0/tnr2_reg[data][20]/Q}, {ltckn newcom.jtagcom0/tnr2_reg[data][20]/C}, {newcom.jtagcom0/tnv2[data] newcom.jtagcom0/tnr2_reg[data][20]/CE}, {tpr2_reg[datashft][19] newcom.jtagcom0/tnr2_reg[data][20]/D}, {<const0> newcom.jtagcom0/tnr2_reg[data][20]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X43Y86, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

newcom.jtagcom0/tnr2_reg[data][21] - 
nets: {newcom.jtagcom0/tnr2_reg[data_n_0_][21] newcom.jtagcom0/tnr2_reg[data][21]/Q}, {ltckn newcom.jtagcom0/tnr2_reg[data][21]/C}, {newcom.jtagcom0/tnv2[data] newcom.jtagcom0/tnr2_reg[data][21]/CE}, {tpr2_reg[datashft][20] newcom.jtagcom0/tnr2_reg[data][21]/D}, {<const0> newcom.jtagcom0/tnr2_reg[data][21]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X43Y86, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

newcom.jtagcom0/tnr2_reg[data][22] - 
nets: {newcom.jtagcom0/tnr2_reg[data_n_0_][22] newcom.jtagcom0/tnr2_reg[data][22]/Q}, {ltckn newcom.jtagcom0/tnr2_reg[data][22]/C}, {newcom.jtagcom0/tnv2[data] newcom.jtagcom0/tnr2_reg[data][22]/CE}, {tpr2_reg[datashft][21] newcom.jtagcom0/tnr2_reg[data][22]/D}, {<const0> newcom.jtagcom0/tnr2_reg[data][22]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X44Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

newcom.jtagcom0/tnr2_reg[data][23] - 
nets: {newcom.jtagcom0/tnr2_reg[data_n_0_][23] newcom.jtagcom0/tnr2_reg[data][23]/Q}, {ltckn newcom.jtagcom0/tnr2_reg[data][23]/C}, {newcom.jtagcom0/tnv2[data] newcom.jtagcom0/tnr2_reg[data][23]/CE}, {tpr2_reg[datashft][22] newcom.jtagcom0/tnr2_reg[data][23]/D}, {<const0> newcom.jtagcom0/tnr2_reg[data][23]/R}, 
BEL: SLICEL.C5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X45Y86, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

newcom.jtagcom0/tnr2_reg[data][24] - 
nets: {newcom.jtagcom0/tnr2_reg[data_n_0_][24] newcom.jtagcom0/tnr2_reg[data][24]/Q}, {ltckn newcom.jtagcom0/tnr2_reg[data][24]/C}, {newcom.jtagcom0/tnv2[data] newcom.jtagcom0/tnr2_reg[data][24]/CE}, {tpr2_reg[datashft][23] newcom.jtagcom0/tnr2_reg[data][24]/D}, {<const0> newcom.jtagcom0/tnr2_reg[data][24]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X43Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

newcom.jtagcom0/tnr2_reg[data][25] - 
nets: {newcom.jtagcom0/tnr2_reg[data_n_0_][25] newcom.jtagcom0/tnr2_reg[data][25]/Q}, {ltckn newcom.jtagcom0/tnr2_reg[data][25]/C}, {newcom.jtagcom0/tnv2[data] newcom.jtagcom0/tnr2_reg[data][25]/CE}, {tpr2_reg[datashft][24] newcom.jtagcom0/tnr2_reg[data][25]/D}, {<const0> newcom.jtagcom0/tnr2_reg[data][25]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X43Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

newcom.jtagcom0/tnr2_reg[data][26] - 
nets: {newcom.jtagcom0/tnr2_reg[data_n_0_][26] newcom.jtagcom0/tnr2_reg[data][26]/Q}, {ltckn newcom.jtagcom0/tnr2_reg[data][26]/C}, {newcom.jtagcom0/tnv2[data] newcom.jtagcom0/tnr2_reg[data][26]/CE}, {tpr2_reg[datashft][25] newcom.jtagcom0/tnr2_reg[data][26]/D}, {<const0> newcom.jtagcom0/tnr2_reg[data][26]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X43Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

newcom.jtagcom0/tnr2_reg[data][27] - 
nets: {newcom.jtagcom0/tnr2_reg[data_n_0_][27] newcom.jtagcom0/tnr2_reg[data][27]/Q}, {ltckn newcom.jtagcom0/tnr2_reg[data][27]/C}, {newcom.jtagcom0/tnv2[data] newcom.jtagcom0/tnr2_reg[data][27]/CE}, {tpr2_reg[datashft][26] newcom.jtagcom0/tnr2_reg[data][27]/D}, {<const0> newcom.jtagcom0/tnr2_reg[data][27]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X43Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

newcom.jtagcom0/tnr2_reg[data][28] - 
nets: {newcom.jtagcom0/tnr2_reg[data_n_0_][28] newcom.jtagcom0/tnr2_reg[data][28]/Q}, {ltckn newcom.jtagcom0/tnr2_reg[data][28]/C}, {newcom.jtagcom0/tnv2[data] newcom.jtagcom0/tnr2_reg[data][28]/CE}, {tpr2_reg[datashft][27] newcom.jtagcom0/tnr2_reg[data][28]/D}, {<const0> newcom.jtagcom0/tnr2_reg[data][28]/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X43Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

newcom.jtagcom0/tnr2_reg[data][29] - 
nets: {newcom.jtagcom0/tnr2_reg[data_n_0_][29] newcom.jtagcom0/tnr2_reg[data][29]/Q}, {ltckn newcom.jtagcom0/tnr2_reg[data][29]/C}, {newcom.jtagcom0/tnv2[data] newcom.jtagcom0/tnr2_reg[data][29]/CE}, {tpr2_reg[datashft][28] newcom.jtagcom0/tnr2_reg[data][29]/D}, {<const0> newcom.jtagcom0/tnr2_reg[data][29]/R}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X43Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

newcom.jtagcom0/tnr2_reg[data][2] - 
nets: {newcom.jtagcom0/tnr2_reg[data_n_0_][2] newcom.jtagcom0/tnr2_reg[data][2]/Q}, {ltckn newcom.jtagcom0/tnr2_reg[data][2]/C}, {newcom.jtagcom0/tnv2[data] newcom.jtagcom0/tnr2_reg[data][2]/CE}, {tpr2_reg[datashft][1] newcom.jtagcom0/tnr2_reg[data][2]/D}, {<const0> newcom.jtagcom0/tnr2_reg[data][2]/R}, 
BEL: SLICEL.C5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X43Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

newcom.jtagcom0/tnr2_reg[data][30] - 
nets: {newcom.jtagcom0/tnr2_reg[data_n_0_][30] newcom.jtagcom0/tnr2_reg[data][30]/Q}, {ltckn newcom.jtagcom0/tnr2_reg[data][30]/C}, {newcom.jtagcom0/tnv2[data] newcom.jtagcom0/tnr2_reg[data][30]/CE}, {tpr2_reg[datashft][29] newcom.jtagcom0/tnr2_reg[data][30]/D}, {<const0> newcom.jtagcom0/tnr2_reg[data][30]/R}, 
BEL: SLICEL.D5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X43Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

newcom.jtagcom0/tnr2_reg[data][31] - 
nets: {newcom.jtagcom0/tnr2_reg[data_n_0_][31] newcom.jtagcom0/tnr2_reg[data][31]/Q}, {ltckn newcom.jtagcom0/tnr2_reg[data][31]/C}, {newcom.jtagcom0/tnv2[data] newcom.jtagcom0/tnr2_reg[data][31]/CE}, {tpr2_reg[datashft][30] newcom.jtagcom0/tnr2_reg[data][31]/D}, {<const0> newcom.jtagcom0/tnr2_reg[data][31]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X41Y87, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

newcom.jtagcom0/tnr2_reg[data][32] - 
nets: {newcom.jtagcom0/tnr2_reg[data_n_0_][32] newcom.jtagcom0/tnr2_reg[data][32]/Q}, {ltckn newcom.jtagcom0/tnr2_reg[data][32]/C}, {newcom.jtagcom0/tnv2[data] newcom.jtagcom0/tnr2_reg[data][32]/CE}, {newcom.jtagcom0/p_0_in23_in newcom.jtagcom0/tnr2_reg[data][32]/D}, {<const0> newcom.jtagcom0/tnr2_reg[data][32]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X40Y83, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

newcom.jtagcom0/tnr2_reg[data][3] - 
nets: {newcom.jtagcom0/tnr2_reg[data_n_0_][3] newcom.jtagcom0/tnr2_reg[data][3]/Q}, {ltckn newcom.jtagcom0/tnr2_reg[data][3]/C}, {newcom.jtagcom0/tnv2[data] newcom.jtagcom0/tnr2_reg[data][3]/CE}, {tpr2_reg[datashft][2] newcom.jtagcom0/tnr2_reg[data][3]/D}, {<const0> newcom.jtagcom0/tnr2_reg[data][3]/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X43Y86, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

newcom.jtagcom0/tnr2_reg[data][4] - 
nets: {newcom.jtagcom0/tnr2_reg[data_n_0_][4] newcom.jtagcom0/tnr2_reg[data][4]/Q}, {ltckn newcom.jtagcom0/tnr2_reg[data][4]/C}, {newcom.jtagcom0/tnv2[data] newcom.jtagcom0/tnr2_reg[data][4]/CE}, {tpr2_reg[datashft][3] newcom.jtagcom0/tnr2_reg[data][4]/D}, {<const0> newcom.jtagcom0/tnr2_reg[data][4]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X41Y87, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

newcom.jtagcom0/tnr2_reg[data][5] - 
nets: {newcom.jtagcom0/tnr2_reg[data_n_0_][5] newcom.jtagcom0/tnr2_reg[data][5]/Q}, {ltckn newcom.jtagcom0/tnr2_reg[data][5]/C}, {newcom.jtagcom0/tnv2[data] newcom.jtagcom0/tnr2_reg[data][5]/CE}, {tpr2_reg[datashft][4] newcom.jtagcom0/tnr2_reg[data][5]/D}, {<const0> newcom.jtagcom0/tnr2_reg[data][5]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X44Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

newcom.jtagcom0/tnr2_reg[data][6] - 
nets: {newcom.jtagcom0/tnr2_reg[data_n_0_][6] newcom.jtagcom0/tnr2_reg[data][6]/Q}, {ltckn newcom.jtagcom0/tnr2_reg[data][6]/C}, {newcom.jtagcom0/tnv2[data] newcom.jtagcom0/tnr2_reg[data][6]/CE}, {tpr2_reg[datashft][5] newcom.jtagcom0/tnr2_reg[data][6]/D}, {<const0> newcom.jtagcom0/tnr2_reg[data][6]/R}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X43Y86, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

newcom.jtagcom0/tnr2_reg[data][7] - 
nets: {newcom.jtagcom0/tnr2_reg[data_n_0_][7] newcom.jtagcom0/tnr2_reg[data][7]/Q}, {ltckn newcom.jtagcom0/tnr2_reg[data][7]/C}, {newcom.jtagcom0/tnv2[data] newcom.jtagcom0/tnr2_reg[data][7]/CE}, {tpr2_reg[datashft][6] newcom.jtagcom0/tnr2_reg[data][7]/D}, {<const0> newcom.jtagcom0/tnr2_reg[data][7]/R}, 
BEL: SLICEL.C5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X43Y86, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

newcom.jtagcom0/tnr2_reg[data][8] - 
nets: {newcom.jtagcom0/tnr2_reg[data_n_0_][8] newcom.jtagcom0/tnr2_reg[data][8]/Q}, {ltckn newcom.jtagcom0/tnr2_reg[data][8]/C}, {newcom.jtagcom0/tnv2[data] newcom.jtagcom0/tnr2_reg[data][8]/CE}, {tpr2_reg[datashft][7] newcom.jtagcom0/tnr2_reg[data][8]/D}, {<const0> newcom.jtagcom0/tnr2_reg[data][8]/R}, 
BEL: SLICEL.D5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X43Y86, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

newcom.jtagcom0/tnr2_reg[data][9] - 
nets: {newcom.jtagcom0/tnr2_reg[data_n_0_][9] newcom.jtagcom0/tnr2_reg[data][9]/Q}, {ltckn newcom.jtagcom0/tnr2_reg[data][9]/C}, {newcom.jtagcom0/tnv2[data] newcom.jtagcom0/tnr2_reg[data][9]/CE}, {tpr2_reg[datashft][8] newcom.jtagcom0/tnr2_reg[data][9]/D}, {<const0> newcom.jtagcom0/tnr2_reg[data][9]/R}, 
BEL: SLICEL.D5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X45Y86, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

newcom.jtagcom0/tpr1_reg[datashft0] - 
nets: {newcom.jtagcom0/tpr1_reg[datashft0]__0 newcom.jtagcom0/tpr1_reg[datashft0]/Q}, {ltck newcom.jtagcom0/tpr1_reg[datashft0]/C}, {<const1> newcom.jtagcom0/tpr1_reg[datashft0]/CE}, {ar[areg][31]_i_1_n_0 newcom.jtagcom0/tpr1_reg[datashft0]/CLR}, {tpr1[datashft0]_i_1_n_0 newcom.jtagcom0/tpr1_reg[datashft0]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X39Y84, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

newcom.jtagcom0/tpr1_reg[done_sync] - 
nets: {newcom.jtagcom0/tpr1_reg[done_sync]__0 newcom.jtagcom0/tpr1_reg[done_sync]/Q}, {ltck newcom.jtagcom0/tpr1_reg[done_sync]/C}, {<const1> newcom.jtagcom0/tpr1_reg[done_sync]/CE}, {ar[areg][31]_i_1_n_0 newcom.jtagcom0/tpr1_reg[done_sync]/CLR}, {tnr1_reg[done_sync1] newcom.jtagcom0/tpr1_reg[done_sync]/D}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X35Y84, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

newcom.jtagcom0/tpr1_reg[holdn] - 
nets: {newcom.jtagcom0/tpr1_reg[holdn]__0 newcom.jtagcom0/tpr1_reg[holdn]/Q}, {ltck newcom.jtagcom0/tpr1_reg[holdn]/C}, {<const1> newcom.jtagcom0/tpr1_reg[holdn]/CE}, {tpr1[holdn]_i_1_n_0 newcom.jtagcom0/tpr1_reg[holdn]/D}, {ar[areg][31]_i_1_n_0 newcom.jtagcom0/tpr1_reg[holdn]/PRE}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X39Y84, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDPE, 
REF_NAME: FDPE, 

newcom.jtagcom0/tpr1_reg[inshift] - 
nets: {newcom.jtagcom0/tpr1_reg[inshift_n_0_] newcom.jtagcom0/tpr1_reg[inshift]/Q}, {ltck newcom.jtagcom0/tpr1_reg[inshift]/C}, {<const1> newcom.jtagcom0/tpr1_reg[inshift]/CE}, {ar[areg][31]_i_1_n_0 newcom.jtagcom0/tpr1_reg[inshift]/CLR}, {newcom.jtagcom0/tpv1[inshift]22_out newcom.jtagcom0/tpr1_reg[inshift]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X35Y84, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

newcom.jtagcom0/tpr1_reg[prun] - 
nets: {newcom.jtagcom0/tpr1_reg[prun]__0 newcom.jtagcom0/tpr1_reg[prun]/Q}, {ltck newcom.jtagcom0/tpr1_reg[prun]/C}, {<const1> newcom.jtagcom0/tpr1_reg[prun]/CE}, {ar[areg][31]_i_1_n_0 newcom.jtagcom0/tpr1_reg[prun]/CLR}, {tnr1_reg[run] newcom.jtagcom0/tpr1_reg[prun]/D}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X39Y84, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

newcom.jtagcom0/tpr2[datashft][32]_i_1 - 
nets: {newcom.jtagcom0/tpr2[datashft][32]_i_1_n_0 newcom.jtagcom0/tpr2[datashft][32]_i_1/O}, {newcom.jtagcom0/p_0_in23_in newcom.jtagcom0/tpr2[datashft][32]_i_1/I0}, {tap0/ac7v.u0/tdi2 newcom.jtagcom0/tpr2[datashft][32]_i_1/I1}, {ltapo[asel] newcom.jtagcom0/tpr2[datashft][32]_i_1/I2}, {tap0/ac7v.u0/TDI newcom.jtagcom0/tpr2[datashft][32]_i_1/I3}, {tpr2[datashft][31]_i_3_n_0 newcom.jtagcom0/tpr2[datashft][32]_i_1/I4}, {newcom.jtagcom0/i1 newcom.jtagcom0/tpr2[datashft][32]_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hFC0CFFFFFC0CAAAA, 
LOC: SLICE_X39Y83, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

newcom.jtagcom0/tpr2_reg[addr][0] - 
nets: {newcom.jtagcom0/i0[0] newcom.jtagcom0/tpr2_reg[addr][0]/Q}, {ltck newcom.jtagcom0/tpr2_reg[addr][0]/C}, {tpr2[addr][34]_i_1_n_0 newcom.jtagcom0/tpr2_reg[addr][0]/CE}, {newcom.jtagcom0/i0[1] newcom.jtagcom0/tpr2_reg[addr][0]/D}, {<const0> newcom.jtagcom0/tpr2_reg[addr][0]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X38Y85, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

newcom.jtagcom0/tpr2_reg[addr][10] - 
nets: {newcom.jtagcom0/i0[10] newcom.jtagcom0/tpr2_reg[addr][10]/Q}, {ltck newcom.jtagcom0/tpr2_reg[addr][10]/C}, {tpr2[addr][34]_i_1_n_0 newcom.jtagcom0/tpr2_reg[addr][10]/CE}, {newcom.jtagcom0/i0[11] newcom.jtagcom0/tpr2_reg[addr][10]/D}, {<const0> newcom.jtagcom0/tpr2_reg[addr][10]/R}, 
BEL: SLICEM.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X38Y85, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

newcom.jtagcom0/tpr2_reg[addr][11] - 
nets: {newcom.jtagcom0/i0[11] newcom.jtagcom0/tpr2_reg[addr][11]/Q}, {ltck newcom.jtagcom0/tpr2_reg[addr][11]/C}, {tpr2[addr][34]_i_1_n_0 newcom.jtagcom0/tpr2_reg[addr][11]/CE}, {newcom.jtagcom0/i0[12] newcom.jtagcom0/tpr2_reg[addr][11]/D}, {<const0> newcom.jtagcom0/tpr2_reg[addr][11]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X39Y88, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

newcom.jtagcom0/tpr2_reg[addr][12] - 
nets: {newcom.jtagcom0/i0[12] newcom.jtagcom0/tpr2_reg[addr][12]/Q}, {ltck newcom.jtagcom0/tpr2_reg[addr][12]/C}, {tpr2[addr][34]_i_1_n_0 newcom.jtagcom0/tpr2_reg[addr][12]/CE}, {newcom.jtagcom0/i0[13] newcom.jtagcom0/tpr2_reg[addr][12]/D}, {<const0> newcom.jtagcom0/tpr2_reg[addr][12]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X41Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

newcom.jtagcom0/tpr2_reg[addr][13] - 
nets: {newcom.jtagcom0/i0[13] newcom.jtagcom0/tpr2_reg[addr][13]/Q}, {ltck newcom.jtagcom0/tpr2_reg[addr][13]/C}, {tpr2[addr][34]_i_1_n_0 newcom.jtagcom0/tpr2_reg[addr][13]/CE}, {newcom.jtagcom0/i0[14] newcom.jtagcom0/tpr2_reg[addr][13]/D}, {<const0> newcom.jtagcom0/tpr2_reg[addr][13]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X45Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

newcom.jtagcom0/tpr2_reg[addr][14] - 
nets: {newcom.jtagcom0/i0[14] newcom.jtagcom0/tpr2_reg[addr][14]/Q}, {ltck newcom.jtagcom0/tpr2_reg[addr][14]/C}, {tpr2[addr][34]_i_1_n_0 newcom.jtagcom0/tpr2_reg[addr][14]/CE}, {newcom.jtagcom0/i0[15] newcom.jtagcom0/tpr2_reg[addr][14]/D}, {<const0> newcom.jtagcom0/tpr2_reg[addr][14]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X45Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

newcom.jtagcom0/tpr2_reg[addr][15] - 
nets: {newcom.jtagcom0/i0[15] newcom.jtagcom0/tpr2_reg[addr][15]/Q}, {ltck newcom.jtagcom0/tpr2_reg[addr][15]/C}, {tpr2[addr][34]_i_1_n_0 newcom.jtagcom0/tpr2_reg[addr][15]/CE}, {newcom.jtagcom0/i0[16] newcom.jtagcom0/tpr2_reg[addr][15]/D}, {<const0> newcom.jtagcom0/tpr2_reg[addr][15]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X44Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

newcom.jtagcom0/tpr2_reg[addr][16] - 
nets: {newcom.jtagcom0/i0[16] newcom.jtagcom0/tpr2_reg[addr][16]/Q}, {ltck newcom.jtagcom0/tpr2_reg[addr][16]/C}, {tpr2[addr][34]_i_1_n_0 newcom.jtagcom0/tpr2_reg[addr][16]/CE}, {newcom.jtagcom0/i0[17] newcom.jtagcom0/tpr2_reg[addr][16]/D}, {<const0> newcom.jtagcom0/tpr2_reg[addr][16]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X44Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

newcom.jtagcom0/tpr2_reg[addr][17] - 
nets: {newcom.jtagcom0/i0[17] newcom.jtagcom0/tpr2_reg[addr][17]/Q}, {ltck newcom.jtagcom0/tpr2_reg[addr][17]/C}, {tpr2[addr][34]_i_1_n_0 newcom.jtagcom0/tpr2_reg[addr][17]/CE}, {newcom.jtagcom0/i0[18] newcom.jtagcom0/tpr2_reg[addr][17]/D}, {<const0> newcom.jtagcom0/tpr2_reg[addr][17]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X45Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

newcom.jtagcom0/tpr2_reg[addr][18] - 
nets: {newcom.jtagcom0/i0[18] newcom.jtagcom0/tpr2_reg[addr][18]/Q}, {ltck newcom.jtagcom0/tpr2_reg[addr][18]/C}, {tpr2[addr][34]_i_1_n_0 newcom.jtagcom0/tpr2_reg[addr][18]/CE}, {newcom.jtagcom0/i0[19] newcom.jtagcom0/tpr2_reg[addr][18]/D}, {<const0> newcom.jtagcom0/tpr2_reg[addr][18]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X45Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

newcom.jtagcom0/tpr2_reg[addr][19] - 
nets: {newcom.jtagcom0/i0[19] newcom.jtagcom0/tpr2_reg[addr][19]/Q}, {ltck newcom.jtagcom0/tpr2_reg[addr][19]/C}, {tpr2[addr][34]_i_1_n_0 newcom.jtagcom0/tpr2_reg[addr][19]/CE}, {newcom.jtagcom0/i0[20] newcom.jtagcom0/tpr2_reg[addr][19]/D}, {<const0> newcom.jtagcom0/tpr2_reg[addr][19]/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X45Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

newcom.jtagcom0/tpr2_reg[addr][1] - 
nets: {newcom.jtagcom0/i0[1] newcom.jtagcom0/tpr2_reg[addr][1]/Q}, {ltck newcom.jtagcom0/tpr2_reg[addr][1]/C}, {tpr2[addr][34]_i_1_n_0 newcom.jtagcom0/tpr2_reg[addr][1]/CE}, {tpr2_reg[addr][2] newcom.jtagcom0/tpr2_reg[addr][1]/D}, {<const0> newcom.jtagcom0/tpr2_reg[addr][1]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X38Y85, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

newcom.jtagcom0/tpr2_reg[addr][20] - 
nets: {newcom.jtagcom0/i0[20] newcom.jtagcom0/tpr2_reg[addr][20]/Q}, {ltck newcom.jtagcom0/tpr2_reg[addr][20]/C}, {tpr2[addr][34]_i_1_n_0 newcom.jtagcom0/tpr2_reg[addr][20]/CE}, {newcom.jtagcom0/i0[21] newcom.jtagcom0/tpr2_reg[addr][20]/D}, {<const0> newcom.jtagcom0/tpr2_reg[addr][20]/R}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X45Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

newcom.jtagcom0/tpr2_reg[addr][21] - 
nets: {newcom.jtagcom0/i0[21] newcom.jtagcom0/tpr2_reg[addr][21]/Q}, {ltck newcom.jtagcom0/tpr2_reg[addr][21]/C}, {tpr2[addr][34]_i_1_n_0 newcom.jtagcom0/tpr2_reg[addr][21]/CE}, {newcom.jtagcom0/i0[22] newcom.jtagcom0/tpr2_reg[addr][21]/D}, {<const0> newcom.jtagcom0/tpr2_reg[addr][21]/R}, 
BEL: SLICEL.C5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X45Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

newcom.jtagcom0/tpr2_reg[addr][22] - 
nets: {newcom.jtagcom0/i0[22] newcom.jtagcom0/tpr2_reg[addr][22]/Q}, {ltck newcom.jtagcom0/tpr2_reg[addr][22]/C}, {tpr2[addr][34]_i_1_n_0 newcom.jtagcom0/tpr2_reg[addr][22]/CE}, {newcom.jtagcom0/i0[23] newcom.jtagcom0/tpr2_reg[addr][22]/D}, {<const0> newcom.jtagcom0/tpr2_reg[addr][22]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X44Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

newcom.jtagcom0/tpr2_reg[addr][23] - 
nets: {newcom.jtagcom0/i0[23] newcom.jtagcom0/tpr2_reg[addr][23]/Q}, {ltck newcom.jtagcom0/tpr2_reg[addr][23]/C}, {tpr2[addr][34]_i_1_n_0 newcom.jtagcom0/tpr2_reg[addr][23]/CE}, {newcom.jtagcom0/i0[24] newcom.jtagcom0/tpr2_reg[addr][23]/D}, {<const0> newcom.jtagcom0/tpr2_reg[addr][23]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X41Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

newcom.jtagcom0/tpr2_reg[addr][24] - 
nets: {newcom.jtagcom0/i0[24] newcom.jtagcom0/tpr2_reg[addr][24]/Q}, {ltck newcom.jtagcom0/tpr2_reg[addr][24]/C}, {tpr2[addr][34]_i_1_n_0 newcom.jtagcom0/tpr2_reg[addr][24]/CE}, {newcom.jtagcom0/i0[25] newcom.jtagcom0/tpr2_reg[addr][24]/D}, {<const0> newcom.jtagcom0/tpr2_reg[addr][24]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X41Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

newcom.jtagcom0/tpr2_reg[addr][25] - 
nets: {newcom.jtagcom0/i0[25] newcom.jtagcom0/tpr2_reg[addr][25]/Q}, {ltck newcom.jtagcom0/tpr2_reg[addr][25]/C}, {tpr2[addr][34]_i_1_n_0 newcom.jtagcom0/tpr2_reg[addr][25]/CE}, {newcom.jtagcom0/i0[26] newcom.jtagcom0/tpr2_reg[addr][25]/D}, {<const0> newcom.jtagcom0/tpr2_reg[addr][25]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X43Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

newcom.jtagcom0/tpr2_reg[addr][26] - 
nets: {newcom.jtagcom0/i0[26] newcom.jtagcom0/tpr2_reg[addr][26]/Q}, {ltck newcom.jtagcom0/tpr2_reg[addr][26]/C}, {tpr2[addr][34]_i_1_n_0 newcom.jtagcom0/tpr2_reg[addr][26]/CE}, {newcom.jtagcom0/i0[27] newcom.jtagcom0/tpr2_reg[addr][26]/D}, {<const0> newcom.jtagcom0/tpr2_reg[addr][26]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X44Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

newcom.jtagcom0/tpr2_reg[addr][27] - 
nets: {newcom.jtagcom0/i0[27] newcom.jtagcom0/tpr2_reg[addr][27]/Q}, {ltck newcom.jtagcom0/tpr2_reg[addr][27]/C}, {tpr2[addr][34]_i_1_n_0 newcom.jtagcom0/tpr2_reg[addr][27]/CE}, {newcom.jtagcom0/i0[28] newcom.jtagcom0/tpr2_reg[addr][27]/D}, {<const0> newcom.jtagcom0/tpr2_reg[addr][27]/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X44Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

newcom.jtagcom0/tpr2_reg[addr][28] - 
nets: {newcom.jtagcom0/i0[28] newcom.jtagcom0/tpr2_reg[addr][28]/Q}, {ltck newcom.jtagcom0/tpr2_reg[addr][28]/C}, {tpr2[addr][34]_i_1_n_0 newcom.jtagcom0/tpr2_reg[addr][28]/CE}, {newcom.jtagcom0/i0[29] newcom.jtagcom0/tpr2_reg[addr][28]/D}, {<const0> newcom.jtagcom0/tpr2_reg[addr][28]/R}, 
BEL: SLICEL.D5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X45Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

newcom.jtagcom0/tpr2_reg[addr][29] - 
nets: {newcom.jtagcom0/i0[29] newcom.jtagcom0/tpr2_reg[addr][29]/Q}, {ltck newcom.jtagcom0/tpr2_reg[addr][29]/C}, {tpr2[addr][34]_i_1_n_0 newcom.jtagcom0/tpr2_reg[addr][29]/CE}, {newcom.jtagcom0/i0[30] newcom.jtagcom0/tpr2_reg[addr][29]/D}, {<const0> newcom.jtagcom0/tpr2_reg[addr][29]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X45Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

newcom.jtagcom0/tpr2_reg[addr][2] - 
nets: {tpr2_reg[addr][2] newcom.jtagcom0/tpr2_reg[addr][2]/Q}, {ltck newcom.jtagcom0/tpr2_reg[addr][2]/C}, {tpr2[addr][9]_i_1_n_0 newcom.jtagcom0/tpr2_reg[addr][2]/CE}, {tpr2[addr][2]_i_1_n_0 newcom.jtagcom0/tpr2_reg[addr][2]/D}, {<const0> newcom.jtagcom0/tpr2_reg[addr][2]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X41Y85, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

newcom.jtagcom0/tpr2_reg[addr][30] - 
nets: {newcom.jtagcom0/i0[30] newcom.jtagcom0/tpr2_reg[addr][30]/Q}, {ltck newcom.jtagcom0/tpr2_reg[addr][30]/C}, {tpr2[addr][34]_i_1_n_0 newcom.jtagcom0/tpr2_reg[addr][30]/CE}, {newcom.jtagcom0/i0[31] newcom.jtagcom0/tpr2_reg[addr][30]/D}, {<const0> newcom.jtagcom0/tpr2_reg[addr][30]/R}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X44Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

newcom.jtagcom0/tpr2_reg[addr][31] - 
nets: {newcom.jtagcom0/i0[31] newcom.jtagcom0/tpr2_reg[addr][31]/Q}, {ltck newcom.jtagcom0/tpr2_reg[addr][31]/C}, {tpr2[addr][34]_i_1_n_0 newcom.jtagcom0/tpr2_reg[addr][31]/CE}, {newcom.jtagcom0/i0[32] newcom.jtagcom0/tpr2_reg[addr][31]/D}, {<const0> newcom.jtagcom0/tpr2_reg[addr][31]/R}, 
BEL: SLICEL.C5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X44Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

newcom.jtagcom0/tpr2_reg[addr][32] - 
nets: {newcom.jtagcom0/i0[32] newcom.jtagcom0/tpr2_reg[addr][32]/Q}, {ltck newcom.jtagcom0/tpr2_reg[addr][32]/C}, {tpr2[addr][34]_i_1_n_0 newcom.jtagcom0/tpr2_reg[addr][32]/CE}, {newcom.jtagcom0/i0[33] newcom.jtagcom0/tpr2_reg[addr][32]/D}, {<const0> newcom.jtagcom0/tpr2_reg[addr][32]/R}, 
BEL: SLICEL.D5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X44Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

newcom.jtagcom0/tpr2_reg[addr][33] - 
nets: {newcom.jtagcom0/i0[33] newcom.jtagcom0/tpr2_reg[addr][33]/Q}, {ltck newcom.jtagcom0/tpr2_reg[addr][33]/C}, {tpr2[addr][34]_i_1_n_0 newcom.jtagcom0/tpr2_reg[addr][33]/CE}, {newcom.jtagcom0/i0[34] newcom.jtagcom0/tpr2_reg[addr][33]/D}, {<const0> newcom.jtagcom0/tpr2_reg[addr][33]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X41Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

newcom.jtagcom0/tpr2_reg[addr][34] - 
nets: {newcom.jtagcom0/i0[34] newcom.jtagcom0/tpr2_reg[addr][34]/Q}, {ltck newcom.jtagcom0/tpr2_reg[addr][34]/C}, {tpr2[addr][34]_i_1_n_0 newcom.jtagcom0/tpr2_reg[addr][34]/CE}, {tapo_tdi newcom.jtagcom0/tpr2_reg[addr][34]/D}, {<const0> newcom.jtagcom0/tpr2_reg[addr][34]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X38Y85, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

newcom.jtagcom0/tpr2_reg[addr][3] - 
nets: {tpr2_reg[addr][3] newcom.jtagcom0/tpr2_reg[addr][3]/Q}, {ltck newcom.jtagcom0/tpr2_reg[addr][3]/C}, {tpr2[addr][9]_i_1_n_0 newcom.jtagcom0/tpr2_reg[addr][3]/CE}, {tpr2[addr][3]_i_1_n_0 newcom.jtagcom0/tpr2_reg[addr][3]/D}, {<const0> newcom.jtagcom0/tpr2_reg[addr][3]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X41Y85, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

newcom.jtagcom0/tpr2_reg[addr][4] - 
nets: {tpr2_reg[addr][4] newcom.jtagcom0/tpr2_reg[addr][4]/Q}, {ltck newcom.jtagcom0/tpr2_reg[addr][4]/C}, {tpr2[addr][9]_i_1_n_0 newcom.jtagcom0/tpr2_reg[addr][4]/CE}, {tpr2[addr][4]_i_1_n_0 newcom.jtagcom0/tpr2_reg[addr][4]/D}, {<const0> newcom.jtagcom0/tpr2_reg[addr][4]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X41Y85, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

newcom.jtagcom0/tpr2_reg[addr][5] - 
nets: {tpr2_reg[addr][5] newcom.jtagcom0/tpr2_reg[addr][5]/Q}, {ltck newcom.jtagcom0/tpr2_reg[addr][5]/C}, {tpr2[addr][9]_i_1_n_0 newcom.jtagcom0/tpr2_reg[addr][5]/CE}, {tpr2[addr][5]_i_1_n_0 newcom.jtagcom0/tpr2_reg[addr][5]/D}, {<const0> newcom.jtagcom0/tpr2_reg[addr][5]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X40Y84, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

newcom.jtagcom0/tpr2_reg[addr][6] - 
nets: {tpr2_reg[addr][6] newcom.jtagcom0/tpr2_reg[addr][6]/Q}, {ltck newcom.jtagcom0/tpr2_reg[addr][6]/C}, {tpr2[addr][9]_i_1_n_0 newcom.jtagcom0/tpr2_reg[addr][6]/CE}, {tpr2[addr][6]_i_1_n_0 newcom.jtagcom0/tpr2_reg[addr][6]/D}, {<const0> newcom.jtagcom0/tpr2_reg[addr][6]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X40Y84, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

newcom.jtagcom0/tpr2_reg[addr][7] - 
nets: {tpr2_reg[addr][7] newcom.jtagcom0/tpr2_reg[addr][7]/Q}, {ltck newcom.jtagcom0/tpr2_reg[addr][7]/C}, {tpr2[addr][9]_i_1_n_0 newcom.jtagcom0/tpr2_reg[addr][7]/CE}, {tpr2[addr][7]_i_1_n_0 newcom.jtagcom0/tpr2_reg[addr][7]/D}, {<const0> newcom.jtagcom0/tpr2_reg[addr][7]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X40Y84, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

newcom.jtagcom0/tpr2_reg[addr][8] - 
nets: {tpr2_reg[addr][8] newcom.jtagcom0/tpr2_reg[addr][8]/Q}, {ltck newcom.jtagcom0/tpr2_reg[addr][8]/C}, {tpr2[addr][9]_i_1_n_0 newcom.jtagcom0/tpr2_reg[addr][8]/CE}, {tpr2[addr][8]_i_1_n_0 newcom.jtagcom0/tpr2_reg[addr][8]/D}, {<const0> newcom.jtagcom0/tpr2_reg[addr][8]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X40Y86, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

newcom.jtagcom0/tpr2_reg[addr][9] - 
nets: {tpr2_reg[addr][9] newcom.jtagcom0/tpr2_reg[addr][9]/Q}, {ltck newcom.jtagcom0/tpr2_reg[addr][9]/C}, {tpr2[addr][9]_i_1_n_0 newcom.jtagcom0/tpr2_reg[addr][9]/CE}, {tpr2[addr][9]_i_2_n_0 newcom.jtagcom0/tpr2_reg[addr][9]/D}, {<const0> newcom.jtagcom0/tpr2_reg[addr][9]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X41Y85, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

newcom.jtagcom0/tpr2_reg[datashft][10] - 
nets: {tpr2_reg[datashft][9] newcom.jtagcom0/tpr2_reg[datashft][10]/Q}, {ltck newcom.jtagcom0/tpr2_reg[datashft][10]/C}, {tpr2[datashft][31]_i_1_n_0 newcom.jtagcom0/tpr2_reg[datashft][10]/CE}, {tpr2[datashft][10]_i_1_n_0 newcom.jtagcom0/tpr2_reg[datashft][10]/D}, {<const0> newcom.jtagcom0/tpr2_reg[datashft][10]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X44Y87, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

newcom.jtagcom0/tpr2_reg[datashft][11] - 
nets: {tpr2_reg[datashft][10] newcom.jtagcom0/tpr2_reg[datashft][11]/Q}, {ltck newcom.jtagcom0/tpr2_reg[datashft][11]/C}, {tpr2[datashft][31]_i_1_n_0 newcom.jtagcom0/tpr2_reg[datashft][11]/CE}, {tpr2[datashft][11]_i_1_n_0 newcom.jtagcom0/tpr2_reg[datashft][11]/D}, {<const0> newcom.jtagcom0/tpr2_reg[datashft][11]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X44Y87, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

newcom.jtagcom0/tpr2_reg[datashft][12] - 
nets: {tpr2_reg[datashft][11] newcom.jtagcom0/tpr2_reg[datashft][12]/Q}, {ltck newcom.jtagcom0/tpr2_reg[datashft][12]/C}, {tpr2[datashft][31]_i_1_n_0 newcom.jtagcom0/tpr2_reg[datashft][12]/CE}, {tpr2[datashft][12]_i_1_n_0 newcom.jtagcom0/tpr2_reg[datashft][12]/D}, {<const0> newcom.jtagcom0/tpr2_reg[datashft][12]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X43Y85, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

newcom.jtagcom0/tpr2_reg[datashft][13] - 
nets: {tpr2_reg[datashft][12] newcom.jtagcom0/tpr2_reg[datashft][13]/Q}, {ltck newcom.jtagcom0/tpr2_reg[datashft][13]/C}, {tpr2[datashft][31]_i_1_n_0 newcom.jtagcom0/tpr2_reg[datashft][13]/CE}, {tpr2[datashft][13]_i_1_n_0 newcom.jtagcom0/tpr2_reg[datashft][13]/D}, {<const0> newcom.jtagcom0/tpr2_reg[datashft][13]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X43Y85, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

newcom.jtagcom0/tpr2_reg[datashft][14] - 
nets: {tpr2_reg[datashft][13] newcom.jtagcom0/tpr2_reg[datashft][14]/Q}, {ltck newcom.jtagcom0/tpr2_reg[datashft][14]/C}, {tpr2[datashft][31]_i_1_n_0 newcom.jtagcom0/tpr2_reg[datashft][14]/CE}, {tpr2[datashft][14]_i_1_n_0 newcom.jtagcom0/tpr2_reg[datashft][14]/D}, {<const0> newcom.jtagcom0/tpr2_reg[datashft][14]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X43Y85, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

newcom.jtagcom0/tpr2_reg[datashft][15] - 
nets: {tpr2_reg[datashft][14] newcom.jtagcom0/tpr2_reg[datashft][15]/Q}, {ltck newcom.jtagcom0/tpr2_reg[datashft][15]/C}, {tpr2[datashft][31]_i_1_n_0 newcom.jtagcom0/tpr2_reg[datashft][15]/CE}, {tpr2[datashft][15]_i_1_n_0 newcom.jtagcom0/tpr2_reg[datashft][15]/D}, {<const0> newcom.jtagcom0/tpr2_reg[datashft][15]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X45Y85, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

newcom.jtagcom0/tpr2_reg[datashft][16] - 
nets: {tpr2_reg[datashft][15] newcom.jtagcom0/tpr2_reg[datashft][16]/Q}, {ltck newcom.jtagcom0/tpr2_reg[datashft][16]/C}, {tpr2[datashft][31]_i_1_n_0 newcom.jtagcom0/tpr2_reg[datashft][16]/CE}, {tpr2[datashft][16]_i_1_n_0 newcom.jtagcom0/tpr2_reg[datashft][16]/D}, {<const0> newcom.jtagcom0/tpr2_reg[datashft][16]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X45Y85, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

newcom.jtagcom0/tpr2_reg[datashft][17] - 
nets: {tpr2_reg[datashft][16] newcom.jtagcom0/tpr2_reg[datashft][17]/Q}, {ltck newcom.jtagcom0/tpr2_reg[datashft][17]/C}, {tpr2[datashft][31]_i_1_n_0 newcom.jtagcom0/tpr2_reg[datashft][17]/CE}, {tpr2[datashft][17]_i_1_n_0 newcom.jtagcom0/tpr2_reg[datashft][17]/D}, {<const0> newcom.jtagcom0/tpr2_reg[datashft][17]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X45Y85, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

newcom.jtagcom0/tpr2_reg[datashft][18] - 
nets: {tpr2_reg[datashft][17] newcom.jtagcom0/tpr2_reg[datashft][18]/Q}, {ltck newcom.jtagcom0/tpr2_reg[datashft][18]/C}, {tpr2[datashft][31]_i_1_n_0 newcom.jtagcom0/tpr2_reg[datashft][18]/CE}, {tpr2[datashft][18]_i_1_n_0 newcom.jtagcom0/tpr2_reg[datashft][18]/D}, {<const0> newcom.jtagcom0/tpr2_reg[datashft][18]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X45Y87, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

newcom.jtagcom0/tpr2_reg[datashft][19] - 
nets: {tpr2_reg[datashft][18] newcom.jtagcom0/tpr2_reg[datashft][19]/Q}, {ltck newcom.jtagcom0/tpr2_reg[datashft][19]/C}, {tpr2[datashft][31]_i_1_n_0 newcom.jtagcom0/tpr2_reg[datashft][19]/CE}, {tpr2[datashft][19]_i_1_n_0 newcom.jtagcom0/tpr2_reg[datashft][19]/D}, {<const0> newcom.jtagcom0/tpr2_reg[datashft][19]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X45Y85, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

newcom.jtagcom0/tpr2_reg[datashft][1] - 
nets: {newcom.jtagcom0/tpr2_reg[datashft_n_0_][1] newcom.jtagcom0/tpr2_reg[datashft][1]/Q}, {ltck newcom.jtagcom0/tpr2_reg[datashft][1]/C}, {tpr2[datashft][31]_i_1_n_0 newcom.jtagcom0/tpr2_reg[datashft][1]/CE}, {tpr2[datashft][1]_i_1_n_0 newcom.jtagcom0/tpr2_reg[datashft][1]/D}, {<const0> newcom.jtagcom0/tpr2_reg[datashft][1]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X45Y88, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

newcom.jtagcom0/tpr2_reg[datashft][20] - 
nets: {tpr2_reg[datashft][19] newcom.jtagcom0/tpr2_reg[datashft][20]/Q}, {ltck newcom.jtagcom0/tpr2_reg[datashft][20]/C}, {tpr2[datashft][31]_i_1_n_0 newcom.jtagcom0/tpr2_reg[datashft][20]/CE}, {tpr2[datashft][20]_i_1_n_0 newcom.jtagcom0/tpr2_reg[datashft][20]/D}, {<const0> newcom.jtagcom0/tpr2_reg[datashft][20]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X41Y86, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

newcom.jtagcom0/tpr2_reg[datashft][21] - 
nets: {tpr2_reg[datashft][20] newcom.jtagcom0/tpr2_reg[datashft][21]/Q}, {ltck newcom.jtagcom0/tpr2_reg[datashft][21]/C}, {tpr2[datashft][31]_i_1_n_0 newcom.jtagcom0/tpr2_reg[datashft][21]/CE}, {tpr2[datashft][21]_i_1_n_0 newcom.jtagcom0/tpr2_reg[datashft][21]/D}, {<const0> newcom.jtagcom0/tpr2_reg[datashft][21]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X41Y86, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

newcom.jtagcom0/tpr2_reg[datashft][22] - 
nets: {tpr2_reg[datashft][21] newcom.jtagcom0/tpr2_reg[datashft][22]/Q}, {ltck newcom.jtagcom0/tpr2_reg[datashft][22]/C}, {tpr2[datashft][31]_i_1_n_0 newcom.jtagcom0/tpr2_reg[datashft][22]/CE}, {tpr2[datashft][22]_i_1_n_0 newcom.jtagcom0/tpr2_reg[datashft][22]/D}, {<const0> newcom.jtagcom0/tpr2_reg[datashft][22]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X44Y87, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

newcom.jtagcom0/tpr2_reg[datashft][23] - 
nets: {tpr2_reg[datashft][22] newcom.jtagcom0/tpr2_reg[datashft][23]/Q}, {ltck newcom.jtagcom0/tpr2_reg[datashft][23]/C}, {tpr2[datashft][31]_i_1_n_0 newcom.jtagcom0/tpr2_reg[datashft][23]/CE}, {tpr2[datashft][23]_i_1_n_0 newcom.jtagcom0/tpr2_reg[datashft][23]/D}, {<const0> newcom.jtagcom0/tpr2_reg[datashft][23]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X45Y87, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

newcom.jtagcom0/tpr2_reg[datashft][24] - 
nets: {tpr2_reg[datashft][23] newcom.jtagcom0/tpr2_reg[datashft][24]/Q}, {ltck newcom.jtagcom0/tpr2_reg[datashft][24]/C}, {tpr2[datashft][31]_i_1_n_0 newcom.jtagcom0/tpr2_reg[datashft][24]/CE}, {tpr2[datashft][24]_i_1_n_0 newcom.jtagcom0/tpr2_reg[datashft][24]/D}, {<const0> newcom.jtagcom0/tpr2_reg[datashft][24]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X42Y88, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

newcom.jtagcom0/tpr2_reg[datashft][25] - 
nets: {tpr2_reg[datashft][24] newcom.jtagcom0/tpr2_reg[datashft][25]/Q}, {ltck newcom.jtagcom0/tpr2_reg[datashft][25]/C}, {tpr2[datashft][31]_i_1_n_0 newcom.jtagcom0/tpr2_reg[datashft][25]/CE}, {tpr2[datashft][25]_i_1_n_0 newcom.jtagcom0/tpr2_reg[datashft][25]/D}, {<const0> newcom.jtagcom0/tpr2_reg[datashft][25]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X42Y88, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

newcom.jtagcom0/tpr2_reg[datashft][26] - 
nets: {tpr2_reg[datashft][25] newcom.jtagcom0/tpr2_reg[datashft][26]/Q}, {ltck newcom.jtagcom0/tpr2_reg[datashft][26]/C}, {tpr2[datashft][31]_i_1_n_0 newcom.jtagcom0/tpr2_reg[datashft][26]/CE}, {tpr2[datashft][26]_i_1_n_0 newcom.jtagcom0/tpr2_reg[datashft][26]/D}, {<const0> newcom.jtagcom0/tpr2_reg[datashft][26]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X43Y88, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

newcom.jtagcom0/tpr2_reg[datashft][27] - 
nets: {tpr2_reg[datashft][26] newcom.jtagcom0/tpr2_reg[datashft][27]/Q}, {ltck newcom.jtagcom0/tpr2_reg[datashft][27]/C}, {tpr2[datashft][31]_i_1_n_0 newcom.jtagcom0/tpr2_reg[datashft][27]/CE}, {tpr2[datashft][27]_i_1_n_0 newcom.jtagcom0/tpr2_reg[datashft][27]/D}, {<const0> newcom.jtagcom0/tpr2_reg[datashft][27]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X42Y88, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

newcom.jtagcom0/tpr2_reg[datashft][28] - 
nets: {tpr2_reg[datashft][27] newcom.jtagcom0/tpr2_reg[datashft][28]/Q}, {ltck newcom.jtagcom0/tpr2_reg[datashft][28]/C}, {tpr2[datashft][31]_i_1_n_0 newcom.jtagcom0/tpr2_reg[datashft][28]/CE}, {tpr2[datashft][28]_i_1_n_0 newcom.jtagcom0/tpr2_reg[datashft][28]/D}, {<const0> newcom.jtagcom0/tpr2_reg[datashft][28]/R}, 
BEL: SLICEM.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X42Y88, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

newcom.jtagcom0/tpr2_reg[datashft][29] - 
nets: {tpr2_reg[datashft][28] newcom.jtagcom0/tpr2_reg[datashft][29]/Q}, {ltck newcom.jtagcom0/tpr2_reg[datashft][29]/C}, {tpr2[datashft][31]_i_1_n_0 newcom.jtagcom0/tpr2_reg[datashft][29]/CE}, {tpr2[datashft][29]_i_1_n_0 newcom.jtagcom0/tpr2_reg[datashft][29]/D}, {<const0> newcom.jtagcom0/tpr2_reg[datashft][29]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X43Y88, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

newcom.jtagcom0/tpr2_reg[datashft][2] - 
nets: {tpr2_reg[datashft][1] newcom.jtagcom0/tpr2_reg[datashft][2]/Q}, {ltck newcom.jtagcom0/tpr2_reg[datashft][2]/C}, {tpr2[datashft][31]_i_1_n_0 newcom.jtagcom0/tpr2_reg[datashft][2]/CE}, {tpr2[datashft][2]_i_1_n_0 newcom.jtagcom0/tpr2_reg[datashft][2]/D}, {<const0> newcom.jtagcom0/tpr2_reg[datashft][2]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X43Y88, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

newcom.jtagcom0/tpr2_reg[datashft][30] - 
nets: {tpr2_reg[datashft][29] newcom.jtagcom0/tpr2_reg[datashft][30]/Q}, {ltck newcom.jtagcom0/tpr2_reg[datashft][30]/C}, {tpr2[datashft][31]_i_1_n_0 newcom.jtagcom0/tpr2_reg[datashft][30]/CE}, {tpr2[datashft][30]_i_1_n_0 newcom.jtagcom0/tpr2_reg[datashft][30]/D}, {<const0> newcom.jtagcom0/tpr2_reg[datashft][30]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X43Y88, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

newcom.jtagcom0/tpr2_reg[datashft][31] - 
nets: {tpr2_reg[datashft][30] newcom.jtagcom0/tpr2_reg[datashft][31]/Q}, {ltck newcom.jtagcom0/tpr2_reg[datashft][31]/C}, {tpr2[datashft][31]_i_1_n_0 newcom.jtagcom0/tpr2_reg[datashft][31]/CE}, {tpr2[datashft][31]_i_2_n_0 newcom.jtagcom0/tpr2_reg[datashft][31]/D}, {<const0> newcom.jtagcom0/tpr2_reg[datashft][31]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X43Y87, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

newcom.jtagcom0/tpr2_reg[datashft][32] - 
nets: {newcom.jtagcom0/p_0_in23_in newcom.jtagcom0/tpr2_reg[datashft][32]/Q}, {ltck newcom.jtagcom0/tpr2_reg[datashft][32]/C}, {<const1> newcom.jtagcom0/tpr2_reg[datashft][32]/CE}, {newcom.jtagcom0/tpr2[datashft][32]_i_1_n_0 newcom.jtagcom0/tpr2_reg[datashft][32]/D}, {<const0> newcom.jtagcom0/tpr2_reg[datashft][32]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X39Y83, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

newcom.jtagcom0/tpr2_reg[datashft][3] - 
nets: {tpr2_reg[datashft][2] newcom.jtagcom0/tpr2_reg[datashft][3]/Q}, {ltck newcom.jtagcom0/tpr2_reg[datashft][3]/C}, {tpr2[datashft][31]_i_1_n_0 newcom.jtagcom0/tpr2_reg[datashft][3]/CE}, {tpr2[datashft][3]_i_1_n_0 newcom.jtagcom0/tpr2_reg[datashft][3]/D}, {<const0> newcom.jtagcom0/tpr2_reg[datashft][3]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X41Y86, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

newcom.jtagcom0/tpr2_reg[datashft][4] - 
nets: {tpr2_reg[datashft][3] newcom.jtagcom0/tpr2_reg[datashft][4]/Q}, {ltck newcom.jtagcom0/tpr2_reg[datashft][4]/C}, {tpr2[datashft][31]_i_1_n_0 newcom.jtagcom0/tpr2_reg[datashft][4]/CE}, {tpr2[datashft][4]_i_1_n_0 newcom.jtagcom0/tpr2_reg[datashft][4]/D}, {<const0> newcom.jtagcom0/tpr2_reg[datashft][4]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X43Y87, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

newcom.jtagcom0/tpr2_reg[datashft][5] - 
nets: {tpr2_reg[datashft][4] newcom.jtagcom0/tpr2_reg[datashft][5]/Q}, {ltck newcom.jtagcom0/tpr2_reg[datashft][5]/C}, {tpr2[datashft][31]_i_1_n_0 newcom.jtagcom0/tpr2_reg[datashft][5]/CE}, {tpr2[datashft][5]_i_1_n_0 newcom.jtagcom0/tpr2_reg[datashft][5]/D}, {<const0> newcom.jtagcom0/tpr2_reg[datashft][5]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X45Y88, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

newcom.jtagcom0/tpr2_reg[datashft][6] - 
nets: {tpr2_reg[datashft][5] newcom.jtagcom0/tpr2_reg[datashft][6]/Q}, {ltck newcom.jtagcom0/tpr2_reg[datashft][6]/C}, {tpr2[datashft][31]_i_1_n_0 newcom.jtagcom0/tpr2_reg[datashft][6]/CE}, {tpr2[datashft][6]_i_1_n_0 newcom.jtagcom0/tpr2_reg[datashft][6]/D}, {<const0> newcom.jtagcom0/tpr2_reg[datashft][6]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X43Y87, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

newcom.jtagcom0/tpr2_reg[datashft][7] - 
nets: {tpr2_reg[datashft][6] newcom.jtagcom0/tpr2_reg[datashft][7]/Q}, {ltck newcom.jtagcom0/tpr2_reg[datashft][7]/C}, {tpr2[datashft][31]_i_1_n_0 newcom.jtagcom0/tpr2_reg[datashft][7]/CE}, {tpr2[datashft][7]_i_1_n_0 newcom.jtagcom0/tpr2_reg[datashft][7]/D}, {<const0> newcom.jtagcom0/tpr2_reg[datashft][7]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X41Y86, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

newcom.jtagcom0/tpr2_reg[datashft][8] - 
nets: {tpr2_reg[datashft][7] newcom.jtagcom0/tpr2_reg[datashft][8]/Q}, {ltck newcom.jtagcom0/tpr2_reg[datashft][8]/C}, {tpr2[datashft][31]_i_1_n_0 newcom.jtagcom0/tpr2_reg[datashft][8]/CE}, {tpr2[datashft][8]_i_1_n_0 newcom.jtagcom0/tpr2_reg[datashft][8]/D}, {<const0> newcom.jtagcom0/tpr2_reg[datashft][8]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X43Y87, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

newcom.jtagcom0/tpr2_reg[datashft][9] - 
nets: {tpr2_reg[datashft][8] newcom.jtagcom0/tpr2_reg[datashft][9]/Q}, {ltck newcom.jtagcom0/tpr2_reg[datashft][9]/C}, {tpr2[datashft][31]_i_1_n_0 newcom.jtagcom0/tpr2_reg[datashft][9]/CE}, {tpr2[datashft][9]_i_1_n_0 newcom.jtagcom0/tpr2_reg[datashft][9]/D}, {<const0> newcom.jtagcom0/tpr2_reg[datashft][9]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X45Y87, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r[active]_i_1 - 
nets: {r[active]_i_1_n_0 r[active]_i_1/O}, {ahbmst0/r_reg[grant]__0 r[active]_i_1/I0}, {r_reg[retry] r[active]_i_1/I1}, {newcom.jtagcom0/ar_reg[dmastart]__1 r[active]_i_1/I2}, {ahbi[hready] r[active]_i_1/I3}, {dmao[active] r[active]_i_1/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'h00FF2000, 
LOC: SLICE_X36Y84, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[grant]_i_1 - 
nets: {r[grant]_i_1_n_0 r[grant]_i_1/O}, {ahbi[hgrant][5] r[grant]_i_1/I0}, {ahbi[hready] r[grant]_i_1/I1}, {ahbmst0/r_reg[grant]__0 r[grant]_i_1/I2}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X38Y84, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r[retry]_i_1 - 
nets: {r[retry]_i_1_n_0 r[retry]_i_1/O}, {r_reg[retry] r[retry]_i_1/I0}, {ahbi[hready] r[retry]_i_1/I1}, {rst r[retry]_i_1/I2}, {dmao[active] r[retry]_i_1/I3}, {ahbi[hresp][1] r[retry]_i_1/I4}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 32'h30A000A0, 
LOC: SLICE_X38Y83, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

tap0/ac7v.u0/u0 - 
nets: {tap0/ac7v.u0/CAPTURE tap0/ac7v.u0/u0/CAPTURE}, { tap0/ac7v.u0/u0/DRCK}, {tap0/ac7v.u0/RESET tap0/ac7v.u0/u0/RESET}, { tap0/ac7v.u0/u0/RUNTEST}, {ltapo[asel] tap0/ac7v.u0/u0/SEL}, {tap0/ac7v.u0/SHIFT tap0/ac7v.u0/u0/SHIFT}, {lltck tap0/ac7v.u0/u0/TCK}, {tap0/ac7v.u0/TDI tap0/ac7v.u0/u0/TDI}, { tap0/ac7v.u0/u0/TMS}, {tap0/ac7v.u0/UPDATE tap0/ac7v.u0/u0/UPDATE}, {ltapi[tdo] tap0/ac7v.u0/u0/TDO}, 
BEL: BSCAN.BSCAN, 
CLASS: cell, 
LOC: BSCAN_X0Y0, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: OTHERS, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: OTHERS.others.BSCANE2, 
REF_NAME: BSCANE2, 

tap0/ac7v.u0/u1 - 
nets: {tap0/ac7v.u0/capt2 tap0/ac7v.u0/u1/CAPTURE}, { tap0/ac7v.u0/u1/DRCK}, {tap0/ac7v.u0/rst2 tap0/ac7v.u0/u1/RESET}, { tap0/ac7v.u0/u1/RUNTEST}, {ltapo[dsel] tap0/ac7v.u0/u1/SEL}, {tap0/ac7v.u0/shift2 tap0/ac7v.u0/u1/SHIFT}, { tap0/ac7v.u0/u1/TCK}, {tap0/ac7v.u0/tdi2 tap0/ac7v.u0/u1/TDI}, { tap0/ac7v.u0/u1/TMS}, {tap0/ac7v.u0/update2 tap0/ac7v.u0/u1/UPDATE}, {ltapi[tdo] tap0/ac7v.u0/u1/TDO}, 
BEL: BSCAN.BSCAN, 
CLASS: cell, 
LOC: BSCAN_X0Y1, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: OTHERS, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: OTHERS.others.BSCANE2, 
REF_NAME: BSCANE2, 

tapo_capt_INST_0 - 
nets: {tapo_capt tapo_capt_INST_0/O}, {tap0/ac7v.u0/CAPTURE tapo_capt_INST_0/I0}, {ltapo[asel] tapo_capt_INST_0/I1}, {tap0/ac7v.u0/capt2 tapo_capt_INST_0/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X29Y80, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

tapo_rst_INST_0 - 
nets: {tapo_rst tapo_rst_INST_0/O}, {tap0/ac7v.u0/RESET tapo_rst_INST_0/I0}, {ltapo[asel] tapo_rst_INST_0/I1}, {tap0/ac7v.u0/rst2 tapo_rst_INST_0/I2}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X35Y84, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

tapo_shft_INST_0 - 
nets: {tapo_shft tapo_shft_INST_0/O}, {tap0/ac7v.u0/SHIFT tapo_shft_INST_0/I0}, {ltapo[asel] tapo_shft_INST_0/I1}, {tap0/ac7v.u0/shift2 tapo_shft_INST_0/I2}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X35Y84, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

tapo_tdi_INST_0 - 
nets: {tapo_tdi tapo_tdi_INST_0/O}, {tap0/ac7v.u0/TDI tapo_tdi_INST_0/I0}, {ltapo[asel] tapo_tdi_INST_0/I1}, {tap0/ac7v.u0/tdi2 tapo_tdi_INST_0/I2}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X38Y85, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

tnr1[qual_rdata]_i_1 - 
nets: {tnr1[qual_rdata]_i_1_n_0 tnr1[qual_rdata]_i_1/O}, {newcom.jtagcom0/tpr1_reg[done_sync]__0 tnr1[qual_rdata]_i_1/I0}, {tnr1[qual_rdata]_i_2_n_0 tnr1[qual_rdata]_i_1/I1}, {newcom.jtagcom0/i0[34] tnr1[qual_rdata]_i_1/I2}, {newcom.jtagcom0/tpr1_reg[prun]__0 tnr1[qual_rdata]_i_1/I3}, {newcom.jtagcom0/i1 tnr1[qual_rdata]_i_1/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hFF000800, 
LOC: SLICE_X37Y84, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

tnr1[qual_rdata]_i_2 - 
nets: {tnr1[qual_rdata]_i_2_n_0 tnr1[qual_rdata]_i_2/O}, {tapo_upd tnr1[qual_rdata]_i_2/I0}, {tap0/ac7v.u0/SHIFT tnr1[qual_rdata]_i_2/I1}, {ltapo[asel] tnr1[qual_rdata]_i_2/I2}, {tap0/ac7v.u0/shift2 tnr1[qual_rdata]_i_2/I3}, {newcom.jtagcom0/tpr1_reg[inshift_n_0_] tnr1[qual_rdata]_i_2/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'hAAAABABF, 
LOC: SLICE_X37Y84, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

tnr1[run]_i_1 - 
nets: {tnr1[run]_i_1_n_0 tnr1[run]_i_1/O}, {newcom.jtagcom0/tpr1_reg[prun]__0 tnr1[run]_i_1/I0}, {newcom.jtagcom0/tnv1[qual_rdata] tnr1[run]_i_1/I1}, {tnr1[run]_i_2_n_0 tnr1[run]_i_1/I2}, {tnr2[addrlo][9]_i_3_n_0 tnr1[run]_i_1/I3}, {tapo_rst tnr1[run]_i_1/I4}, {tnr1_reg[run] tnr1[run]_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h0000735300004050, 
LOC: SLICE_X37Y84, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

tnr1[run]_i_2 - 
nets: {tnr1[run]_i_2_n_0 tnr1[run]_i_2/O}, {newcom.jtagcom0/p_0_in23_in tnr1[run]_i_2/I0}, {ltapo[dsel] tnr1[run]_i_2/I1}, {newcom.jtagcom0/i0[34] tnr1[run]_i_2/I2}, {ltapo[asel] tnr1[run]_i_2/I3}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 16'hCFC8, 
LOC: SLICE_X39Y84, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

tnr2[addrlo][2]_i_1 - 
nets: {tnr2in[addrlo][2] tnr2[addrlo][2]_i_1/O}, {newcom.jtagcom0/i0__0[2] tnr2[addrlo][2]_i_1/I0}, {tpr2_reg[addr][2] tnr2[addrlo][2]_i_1/I1}, {tnr2[addrlo][9]_i_6_n_0 tnr2[addrlo][2]_i_1/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'hC5, 
LOC: SLICE_X39Y85, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

tnr2[addrlo][3]_i_1 - 
nets: {tnr2in[addrlo][3] tnr2[addrlo][3]_i_1/O}, {tpr2_reg[addr][3] tnr2[addrlo][3]_i_1/I0}, {tnr2[addrlo][9]_i_6_n_0 tnr2[addrlo][3]_i_1/I1}, {newcom.jtagcom0/i0__0[3] tnr2[addrlo][3]_i_1/I2}, {newcom.jtagcom0/i0__0[2] tnr2[addrlo][3]_i_1/I3}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 16'h8BB8, 
LOC: SLICE_X39Y85, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

tnr2[addrlo][4]_i_1 - 
nets: {tnr2in[addrlo][4] tnr2[addrlo][4]_i_1/O}, {tpr2_reg[addr][4] tnr2[addrlo][4]_i_1/I0}, {tnr2[addrlo][9]_i_6_n_0 tnr2[addrlo][4]_i_1/I1}, {newcom.jtagcom0/i0__0[3] tnr2[addrlo][4]_i_1/I2}, {newcom.jtagcom0/i0__0[2] tnr2[addrlo][4]_i_1/I3}, {newcom.jtagcom0/i0__0[4] tnr2[addrlo][4]_i_1/I4}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 32'h8BBBB888, 
LOC: SLICE_X40Y85, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

tnr2[addrlo][5]_i_1 - 
nets: {tnr2in[addrlo][5] tnr2[addrlo][5]_i_1/O}, {tpr2_reg[addr][5] tnr2[addrlo][5]_i_1/I0}, {tnr2[addrlo][9]_i_6_n_0 tnr2[addrlo][5]_i_1/I1}, {newcom.jtagcom0/i0__0[5] tnr2[addrlo][5]_i_1/I2}, {newcom.jtagcom0/i0__0[3] tnr2[addrlo][5]_i_1/I3}, {newcom.jtagcom0/i0__0[2] tnr2[addrlo][5]_i_1/I4}, {newcom.jtagcom0/i0__0[4] tnr2[addrlo][5]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h8BB8B8B8B8B8B8B8, 
LOC: SLICE_X39Y85, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

tnr2[addrlo][6]_i_1 - 
nets: {tnr2in[addrlo][6] tnr2[addrlo][6]_i_1/O}, {tpr2_reg[addr][6] tnr2[addrlo][6]_i_1/I0}, {tnr2[addrlo][9]_i_6_n_0 tnr2[addrlo][6]_i_1/I1}, {newcom.jtagcom0/i0__0[6] tnr2[addrlo][6]_i_1/I2}, {tnr2[addrlo][7]_i_2_n_0 tnr2[addrlo][6]_i_1/I3}, {newcom.jtagcom0/i0__0[5] tnr2[addrlo][6]_i_1/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'h8BB8B8B8, 
LOC: SLICE_X41Y84, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

tnr2[addrlo][7]_i_1 - 
nets: {tnr2in[addrlo][7] tnr2[addrlo][7]_i_1/O}, {tpr2_reg[addr][7] tnr2[addrlo][7]_i_1/I0}, {tnr2[addrlo][9]_i_6_n_0 tnr2[addrlo][7]_i_1/I1}, {newcom.jtagcom0/i0__0[7] tnr2[addrlo][7]_i_1/I2}, {newcom.jtagcom0/i0__0[5] tnr2[addrlo][7]_i_1/I3}, {tnr2[addrlo][7]_i_2_n_0 tnr2[addrlo][7]_i_1/I4}, {newcom.jtagcom0/i0__0[6] tnr2[addrlo][7]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h8BB8B8B8B8B8B8B8, 
LOC: SLICE_X41Y83, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

tnr2[addrlo][7]_i_2 - 
nets: {tnr2[addrlo][7]_i_2_n_0 tnr2[addrlo][7]_i_2/O}, {newcom.jtagcom0/i0__0[4] tnr2[addrlo][7]_i_2/I0}, {newcom.jtagcom0/i0__0[2] tnr2[addrlo][7]_i_2/I1}, {newcom.jtagcom0/i0__0[3] tnr2[addrlo][7]_i_2/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'h80, 
LOC: SLICE_X40Y85, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

tnr2[addrlo][8]_i_1 - 
nets: {tnr2in[addrlo][8] tnr2[addrlo][8]_i_1/O}, {tpr2_reg[addr][8] tnr2[addrlo][8]_i_1/I0}, {tnr2[addrlo][9]_i_6_n_0 tnr2[addrlo][8]_i_1/I1}, {newcom.jtagcom0/i0__0[8] tnr2[addrlo][8]_i_1/I2}, {tnr2[addrlo][9]_i_7_n_0 tnr2[addrlo][8]_i_1/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'h8BB8, 
LOC: SLICE_X40Y85, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

tnr2[addrlo][9]_i_1 - 
nets: {tnr2[addrlo][9]_i_1_n_0 tnr2[addrlo][9]_i_1/O}, {tnr2[addrlo][9]_i_3_n_0 tnr2[addrlo][9]_i_1/I0}, {ltapo[asel] tnr2[addrlo][9]_i_1/I1}, {tnr2[addrlo][9]_i_4_n_0 tnr2[addrlo][9]_i_1/I2}, {newcom.jtagcom0/i0[34] tnr2[addrlo][9]_i_1/I3}, {newcom.jtagcom0/tnr2_reg[data_n_0_][32] tnr2[addrlo][9]_i_1/I4}, {newcom.jtagcom0/tnv1[qual_rdata] tnr2[addrlo][9]_i_1/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hFF54545454545454, 
LOC: SLICE_X39Y84, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

tnr2[addrlo][9]_i_2 - 
nets: {tnr2in[addrlo][9] tnr2[addrlo][9]_i_2/O}, {tpr2_reg[addr][9] tnr2[addrlo][9]_i_2/I0}, {tnr2[addrlo][9]_i_6_n_0 tnr2[addrlo][9]_i_2/I1}, {newcom.jtagcom0/i0__0[9] tnr2[addrlo][9]_i_2/I2}, {tnr2[addrlo][9]_i_7_n_0 tnr2[addrlo][9]_i_2/I3}, {newcom.jtagcom0/i0__0[8] tnr2[addrlo][9]_i_2/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'h8BB8B8B8, 
LOC: SLICE_X40Y85, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

tnr2[addrlo][9]_i_3 - 
nets: {tnr2[addrlo][9]_i_3_n_0 tnr2[addrlo][9]_i_3/O}, {tap0/ac7v.u0/shift2 tnr2[addrlo][9]_i_3/I0}, {ltapo[asel] tnr2[addrlo][9]_i_3/I1}, {tap0/ac7v.u0/SHIFT tnr2[addrlo][9]_i_3/I2}, {tapo_upd tnr2[addrlo][9]_i_3/I3}, {newcom.jtagcom0/tpr1_reg[prun]__0 tnr2[addrlo][9]_i_3/I4}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 32'hFFFFE2FF, 
LOC: SLICE_X38Y84, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

tnr2[addrlo][9]_i_4 - 
nets: {tnr2[addrlo][9]_i_4_n_0 tnr2[addrlo][9]_i_4/O}, {newcom.jtagcom0/tpr1_reg[inshift_n_0_] tnr2[addrlo][9]_i_4/I0}, {ltapo[dsel] tnr2[addrlo][9]_i_4/I1}, {newcom.jtagcom0/p_0_in23_in tnr2[addrlo][9]_i_4/I2}, {newcom.jtagcom0/i0[34] tnr2[addrlo][9]_i_4/I3}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 16'h0080, 
LOC: SLICE_X39Y85, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

tnr2[addrlo][9]_i_5 - 
nets: {newcom.jtagcom0/tnv1[qual_rdata] tnr2[addrlo][9]_i_5/O}, {newcom.jtagcom0/tpr1_reg[prun]__0 tnr2[addrlo][9]_i_5/I0}, {newcom.jtagcom0/i0[34] tnr2[addrlo][9]_i_5/I1}, {newcom.jtagcom0/tpr1_reg[inshift_n_0_] tnr2[addrlo][9]_i_5/I2}, {tapo_shft tnr2[addrlo][9]_i_5/I3}, {tapo_upd tnr2[addrlo][9]_i_5/I4}, {newcom.jtagcom0/tpr1_reg[done_sync]__0 tnr2[addrlo][9]_i_5/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAAAA888A00000000, 
LOC: SLICE_X35Y84, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

tnr2[addrlo][9]_i_6 - 
nets: {tnr2[addrlo][9]_i_6_n_0 tnr2[addrlo][9]_i_6/O}, {newcom.jtagcom0/tpr1_reg[prun]__0 tnr2[addrlo][9]_i_6/I0}, {newcom.jtagcom0/i0[34] tnr2[addrlo][9]_i_6/I1}, {newcom.jtagcom0/p_0_in23_in tnr2[addrlo][9]_i_6/I2}, {ltapo[dsel] tnr2[addrlo][9]_i_6/I3}, {newcom.jtagcom0/tpr1_reg[inshift_n_0_] tnr2[addrlo][9]_i_6/I4}, 
BEL: SLICEL.C5LUT, 
CLASS: cell, 
INIT: 32'h45555555, 
LOC: SLICE_X39Y85, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

tnr2[addrlo][9]_i_7 - 
nets: {tnr2[addrlo][9]_i_7_n_0 tnr2[addrlo][9]_i_7/O}, {newcom.jtagcom0/i0__0[7] tnr2[addrlo][9]_i_7/I0}, {newcom.jtagcom0/i0__0[5] tnr2[addrlo][9]_i_7/I1}, {newcom.jtagcom0/i0__0[3] tnr2[addrlo][9]_i_7/I2}, {newcom.jtagcom0/i0__0[2] tnr2[addrlo][9]_i_7/I3}, {newcom.jtagcom0/i0__0[4] tnr2[addrlo][9]_i_7/I4}, {newcom.jtagcom0/i0__0[6] tnr2[addrlo][9]_i_7/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'h8000000000000000, 
LOC: SLICE_X40Y85, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

tnr2[data][32]_i_1 - 
nets: {newcom.jtagcom0/tnv2[data] tnr2[data][32]_i_1/O}, {ltapo[dsel] tnr2[data][32]_i_1/I0}, {newcom.jtagcom0/tpr1_reg[prun]__0 tnr2[data][32]_i_1/I1}, {tapo_upd tnr2[data][32]_i_1/I2}, {tap0/ac7v.u0/SHIFT tnr2[data][32]_i_1/I3}, {ltapo[asel] tnr2[data][32]_i_1/I4}, {tap0/ac7v.u0/shift2 tnr2[data][32]_i_1/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h0020000000202020, 
LOC: SLICE_X39Y83, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

tpr1[datashft0]_i_1 - 
nets: {tpr1[datashft0]_i_1_n_0 tpr1[datashft0]_i_1/O}, {newcom.jtagcom0/tpr2_reg[datashft_n_0_][1] tpr1[datashft0]_i_1/I0}, {ahbo[hwdata][0] tpr1[datashft0]_i_1/I1}, {newcom.jtagcom0/i1 tpr1[datashft0]_i_1/I2}, {tpr2[datashft][31]_i_3_n_0 tpr1[datashft0]_i_1/I3}, {newcom.jtagcom0/tpr1_reg[datashft0]__0 tpr1[datashft0]_i_1/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hAACFAAC0, 
LOC: SLICE_X39Y84, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

tpr1[holdn]_i_1 - 
nets: {tpr1[holdn]_i_1_n_0 tpr1[holdn]_i_1/O}, {tpr1[holdn]_i_2_n_0 tpr1[holdn]_i_1/I0}, {tnr1_reg[run] tpr1[holdn]_i_1/I1}, {newcom.jtagcom0/tpr1_reg[holdn]__0 tpr1[holdn]_i_1/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'h51, 
LOC: SLICE_X39Y84, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

tpr1[holdn]_i_2 - 
nets: {tpr1[holdn]_i_2_n_0 tpr1[holdn]_i_2/O}, {tnr2[addrlo][9]_i_3_n_0 tpr1[holdn]_i_2/I0}, {ltapo[asel] tpr1[holdn]_i_2/I1}, {newcom.jtagcom0/i0[34] tpr1[holdn]_i_2/I2}, {newcom.jtagcom0/p_0_in23_in tpr1[holdn]_i_2/I3}, {ltapo[dsel] tpr1[holdn]_i_2/I4}, 
BEL: SLICEL.C5LUT, 
CLASS: cell, 
INIT: 32'h05040404, 
LOC: SLICE_X39Y84, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

tpr1[inshift]_i_1 - 
nets: {newcom.jtagcom0/tpv1[inshift]22_out tpr1[inshift]_i_1/O}, {tap0/ac7v.u0/rst2 tpr1[inshift]_i_1/I0}, {ltapo[asel] tpr1[inshift]_i_1/I1}, {tap0/ac7v.u0/RESET tpr1[inshift]_i_1/I2}, {newcom.jtagcom0/tpr1_reg[inshift_n_0_] tpr1[inshift]_i_1/I3}, {tapo_shft tpr1[inshift]_i_1/I4}, {tapo_upd tpr1[inshift]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h000000001D1D1D00, 
LOC: SLICE_X35Y84, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

tpr2[addr][2]_i_1 - 
nets: {tpr2[addr][2]_i_1_n_0 tpr2[addr][2]_i_1/O}, {tpr2_reg[addr][3] tpr2[addr][2]_i_1/I0}, {newcom.jtagcom0/tpr1_reg[prun]__0 tpr2[addr][2]_i_1/I1}, {tap0/ac7v.u0/SHIFT tpr2[addr][2]_i_1/I2}, {ltapo[asel] tpr2[addr][2]_i_1/I3}, {newcom.jtagcom0/i0__0[2] tpr2[addr][2]_i_1/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hEFFF2000, 
LOC: SLICE_X41Y85, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

tpr2[addr][34]_i_1 - 
nets: {tpr2[addr][34]_i_1_n_0 tpr2[addr][34]_i_1/O}, {newcom.jtagcom0/tpr1_reg[prun]__0 tpr2[addr][34]_i_1/I0}, {tap0/ac7v.u0/SHIFT tpr2[addr][34]_i_1/I1}, {ltapo[asel] tpr2[addr][34]_i_1/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'h40, 
LOC: SLICE_X40Y88, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

tpr2[addr][3]_i_1 - 
nets: {tpr2[addr][3]_i_1_n_0 tpr2[addr][3]_i_1/O}, {tpr2_reg[addr][4] tpr2[addr][3]_i_1/I0}, {newcom.jtagcom0/tpr1_reg[prun]__0 tpr2[addr][3]_i_1/I1}, {tap0/ac7v.u0/SHIFT tpr2[addr][3]_i_1/I2}, {ltapo[asel] tpr2[addr][3]_i_1/I3}, {newcom.jtagcom0/i0__0[3] tpr2[addr][3]_i_1/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'hEFFF2000, 
LOC: SLICE_X41Y85, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

tpr2[addr][4]_i_1 - 
nets: {tpr2[addr][4]_i_1_n_0 tpr2[addr][4]_i_1/O}, {tpr2_reg[addr][5] tpr2[addr][4]_i_1/I0}, {newcom.jtagcom0/tpr1_reg[prun]__0 tpr2[addr][4]_i_1/I1}, {tap0/ac7v.u0/SHIFT tpr2[addr][4]_i_1/I2}, {ltapo[asel] tpr2[addr][4]_i_1/I3}, {newcom.jtagcom0/i0__0[4] tpr2[addr][4]_i_1/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'hEFFF2000, 
LOC: SLICE_X41Y85, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

tpr2[addr][5]_i_1 - 
nets: {tpr2[addr][5]_i_1_n_0 tpr2[addr][5]_i_1/O}, {tpr2_reg[addr][6] tpr2[addr][5]_i_1/I0}, {newcom.jtagcom0/tpr1_reg[prun]__0 tpr2[addr][5]_i_1/I1}, {tap0/ac7v.u0/SHIFT tpr2[addr][5]_i_1/I2}, {ltapo[asel] tpr2[addr][5]_i_1/I3}, {newcom.jtagcom0/i0__0[5] tpr2[addr][5]_i_1/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hEFFF2000, 
LOC: SLICE_X40Y84, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

tpr2[addr][6]_i_1 - 
nets: {tpr2[addr][6]_i_1_n_0 tpr2[addr][6]_i_1/O}, {tpr2_reg[addr][7] tpr2[addr][6]_i_1/I0}, {newcom.jtagcom0/tpr1_reg[prun]__0 tpr2[addr][6]_i_1/I1}, {tap0/ac7v.u0/SHIFT tpr2[addr][6]_i_1/I2}, {ltapo[asel] tpr2[addr][6]_i_1/I3}, {newcom.jtagcom0/i0__0[6] tpr2[addr][6]_i_1/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'hEFFF2000, 
LOC: SLICE_X40Y84, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

tpr2[addr][7]_i_1 - 
nets: {tpr2[addr][7]_i_1_n_0 tpr2[addr][7]_i_1/O}, {tpr2_reg[addr][8] tpr2[addr][7]_i_1/I0}, {newcom.jtagcom0/tpr1_reg[prun]__0 tpr2[addr][7]_i_1/I1}, {tap0/ac7v.u0/SHIFT tpr2[addr][7]_i_1/I2}, {ltapo[asel] tpr2[addr][7]_i_1/I3}, {newcom.jtagcom0/i0__0[7] tpr2[addr][7]_i_1/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'hEFFF2000, 
LOC: SLICE_X40Y84, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

tpr2[addr][8]_i_1 - 
nets: {tpr2[addr][8]_i_1_n_0 tpr2[addr][8]_i_1/O}, {tpr2_reg[addr][9] tpr2[addr][8]_i_1/I0}, {newcom.jtagcom0/tpr1_reg[prun]__0 tpr2[addr][8]_i_1/I1}, {tap0/ac7v.u0/SHIFT tpr2[addr][8]_i_1/I2}, {ltapo[asel] tpr2[addr][8]_i_1/I3}, {newcom.jtagcom0/i0__0[8] tpr2[addr][8]_i_1/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hEFFF2000, 
LOC: SLICE_X40Y86, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

tpr2[addr][9]_i_1 - 
nets: {tpr2[addr][9]_i_1_n_0 tpr2[addr][9]_i_1/O}, {tap0/ac7v.u0/SHIFT tpr2[addr][9]_i_1/I0}, {newcom.jtagcom0/tpr1_reg[prun]__0 tpr2[addr][9]_i_1/I1}, {tap0/ac7v.u0/capt2 tpr2[addr][9]_i_1/I2}, {ltapo[asel] tpr2[addr][9]_i_1/I3}, {tap0/ac7v.u0/CAPTURE tpr2[addr][9]_i_1/I4}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 32'hFFF022F0, 
LOC: SLICE_X30Y81, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

tpr2[addr][9]_i_2 - 
nets: {tpr2[addr][9]_i_2_n_0 tpr2[addr][9]_i_2/O}, {newcom.jtagcom0/i0[10] tpr2[addr][9]_i_2/I0}, {newcom.jtagcom0/tpr1_reg[prun]__0 tpr2[addr][9]_i_2/I1}, {tap0/ac7v.u0/SHIFT tpr2[addr][9]_i_2/I2}, {ltapo[asel] tpr2[addr][9]_i_2/I3}, {newcom.jtagcom0/i0__0[9] tpr2[addr][9]_i_2/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'hEFFF2000, 
LOC: SLICE_X41Y85, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

tpr2[datashft][10]_i_1 - 
nets: {tpr2[datashft][10]_i_1_n_0 tpr2[datashft][10]_i_1/O}, {tpr2_reg[datashft][10] tpr2[datashft][10]_i_1/I0}, {tpr2[datashft][31]_i_3_n_0 tpr2[datashft][10]_i_1/I1}, {newcom.jtagcom0/i1 tpr2[datashft][10]_i_1/I2}, {ahbo[hwdata][10] tpr2[datashft][10]_i_1/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'hB888, 
LOC: SLICE_X44Y87, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

tpr2[datashft][11]_i_1 - 
nets: {tpr2[datashft][11]_i_1_n_0 tpr2[datashft][11]_i_1/O}, {tpr2_reg[datashft][11] tpr2[datashft][11]_i_1/I0}, {tpr2[datashft][31]_i_3_n_0 tpr2[datashft][11]_i_1/I1}, {newcom.jtagcom0/i1 tpr2[datashft][11]_i_1/I2}, {ahbo[hwdata][11] tpr2[datashft][11]_i_1/I3}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 16'hB888, 
LOC: SLICE_X44Y87, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

tpr2[datashft][12]_i_1 - 
nets: {tpr2[datashft][12]_i_1_n_0 tpr2[datashft][12]_i_1/O}, {tpr2_reg[datashft][12] tpr2[datashft][12]_i_1/I0}, {tpr2[datashft][31]_i_3_n_0 tpr2[datashft][12]_i_1/I1}, {newcom.jtagcom0/i1 tpr2[datashft][12]_i_1/I2}, {ahbo[hwdata][12] tpr2[datashft][12]_i_1/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'hB888, 
LOC: SLICE_X43Y85, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

tpr2[datashft][13]_i_1 - 
nets: {tpr2[datashft][13]_i_1_n_0 tpr2[datashft][13]_i_1/O}, {tpr2_reg[datashft][13] tpr2[datashft][13]_i_1/I0}, {tpr2[datashft][31]_i_3_n_0 tpr2[datashft][13]_i_1/I1}, {newcom.jtagcom0/i1 tpr2[datashft][13]_i_1/I2}, {ahbo[hwdata][13] tpr2[datashft][13]_i_1/I3}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 16'hB888, 
LOC: SLICE_X43Y85, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

tpr2[datashft][14]_i_1 - 
nets: {tpr2[datashft][14]_i_1_n_0 tpr2[datashft][14]_i_1/O}, {tpr2_reg[datashft][14] tpr2[datashft][14]_i_1/I0}, {tpr2[datashft][31]_i_3_n_0 tpr2[datashft][14]_i_1/I1}, {newcom.jtagcom0/i1 tpr2[datashft][14]_i_1/I2}, {ahbo[hwdata][14] tpr2[datashft][14]_i_1/I3}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 16'hB888, 
LOC: SLICE_X43Y85, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

tpr2[datashft][15]_i_1 - 
nets: {tpr2[datashft][15]_i_1_n_0 tpr2[datashft][15]_i_1/O}, {tpr2_reg[datashft][15] tpr2[datashft][15]_i_1/I0}, {tpr2[datashft][31]_i_3_n_0 tpr2[datashft][15]_i_1/I1}, {newcom.jtagcom0/i1 tpr2[datashft][15]_i_1/I2}, {ahbo[hwdata][15] tpr2[datashft][15]_i_1/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'hB888, 
LOC: SLICE_X45Y85, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

tpr2[datashft][16]_i_1 - 
nets: {tpr2[datashft][16]_i_1_n_0 tpr2[datashft][16]_i_1/O}, {tpr2_reg[datashft][16] tpr2[datashft][16]_i_1/I0}, {tpr2[datashft][31]_i_3_n_0 tpr2[datashft][16]_i_1/I1}, {newcom.jtagcom0/i1 tpr2[datashft][16]_i_1/I2}, {ahbo[hwdata][16] tpr2[datashft][16]_i_1/I3}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 16'hB888, 
LOC: SLICE_X45Y85, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

tpr2[datashft][17]_i_1 - 
nets: {tpr2[datashft][17]_i_1_n_0 tpr2[datashft][17]_i_1/O}, {tpr2_reg[datashft][17] tpr2[datashft][17]_i_1/I0}, {tpr2[datashft][31]_i_3_n_0 tpr2[datashft][17]_i_1/I1}, {newcom.jtagcom0/i1 tpr2[datashft][17]_i_1/I2}, {ahbo[hwdata][17] tpr2[datashft][17]_i_1/I3}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 16'hB888, 
LOC: SLICE_X45Y85, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

tpr2[datashft][18]_i_1 - 
nets: {tpr2[datashft][18]_i_1_n_0 tpr2[datashft][18]_i_1/O}, {tpr2_reg[datashft][18] tpr2[datashft][18]_i_1/I0}, {tpr2[datashft][31]_i_3_n_0 tpr2[datashft][18]_i_1/I1}, {newcom.jtagcom0/i1 tpr2[datashft][18]_i_1/I2}, {ahbo[hwdata][18] tpr2[datashft][18]_i_1/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'hB888, 
LOC: SLICE_X45Y87, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

tpr2[datashft][19]_i_1 - 
nets: {tpr2[datashft][19]_i_1_n_0 tpr2[datashft][19]_i_1/O}, {tpr2_reg[datashft][19] tpr2[datashft][19]_i_1/I0}, {tpr2[datashft][31]_i_3_n_0 tpr2[datashft][19]_i_1/I1}, {newcom.jtagcom0/i1 tpr2[datashft][19]_i_1/I2}, {ahbo[hwdata][19] tpr2[datashft][19]_i_1/I3}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 16'hB888, 
LOC: SLICE_X45Y85, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

tpr2[datashft][1]_i_1 - 
nets: {tpr2[datashft][1]_i_1_n_0 tpr2[datashft][1]_i_1/O}, {tpr2_reg[datashft][1] tpr2[datashft][1]_i_1/I0}, {tpr2[datashft][31]_i_3_n_0 tpr2[datashft][1]_i_1/I1}, {newcom.jtagcom0/i1 tpr2[datashft][1]_i_1/I2}, {ahbo[hwdata][1] tpr2[datashft][1]_i_1/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'hB888, 
LOC: SLICE_X45Y88, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

tpr2[datashft][20]_i_1 - 
nets: {tpr2[datashft][20]_i_1_n_0 tpr2[datashft][20]_i_1/O}, {tpr2_reg[datashft][20] tpr2[datashft][20]_i_1/I0}, {tpr2[datashft][31]_i_3_n_0 tpr2[datashft][20]_i_1/I1}, {newcom.jtagcom0/i1 tpr2[datashft][20]_i_1/I2}, {ahbo[hwdata][20] tpr2[datashft][20]_i_1/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'hB888, 
LOC: SLICE_X41Y86, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

tpr2[datashft][21]_i_1 - 
nets: {tpr2[datashft][21]_i_1_n_0 tpr2[datashft][21]_i_1/O}, {tpr2_reg[datashft][21] tpr2[datashft][21]_i_1/I0}, {tpr2[datashft][31]_i_3_n_0 tpr2[datashft][21]_i_1/I1}, {newcom.jtagcom0/i1 tpr2[datashft][21]_i_1/I2}, {ahbo[hwdata][21] tpr2[datashft][21]_i_1/I3}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 16'hB888, 
LOC: SLICE_X41Y86, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

tpr2[datashft][22]_i_1 - 
nets: {tpr2[datashft][22]_i_1_n_0 tpr2[datashft][22]_i_1/O}, {tpr2_reg[datashft][22] tpr2[datashft][22]_i_1/I0}, {tpr2[datashft][31]_i_3_n_0 tpr2[datashft][22]_i_1/I1}, {newcom.jtagcom0/i1 tpr2[datashft][22]_i_1/I2}, {ahbo[hwdata][22] tpr2[datashft][22]_i_1/I3}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 16'hB888, 
LOC: SLICE_X44Y87, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

tpr2[datashft][23]_i_1 - 
nets: {tpr2[datashft][23]_i_1_n_0 tpr2[datashft][23]_i_1/O}, {tpr2_reg[datashft][23] tpr2[datashft][23]_i_1/I0}, {tpr2[datashft][31]_i_3_n_0 tpr2[datashft][23]_i_1/I1}, {newcom.jtagcom0/i1 tpr2[datashft][23]_i_1/I2}, {ahbo[hwdata][23] tpr2[datashft][23]_i_1/I3}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 16'hB888, 
LOC: SLICE_X45Y87, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

tpr2[datashft][24]_i_1 - 
nets: {tpr2[datashft][24]_i_1_n_0 tpr2[datashft][24]_i_1/O}, {tpr2_reg[datashft][24] tpr2[datashft][24]_i_1/I0}, {tpr2[datashft][31]_i_3_n_0 tpr2[datashft][24]_i_1/I1}, {newcom.jtagcom0/i1 tpr2[datashft][24]_i_1/I2}, {ahbo[hwdata][24] tpr2[datashft][24]_i_1/I3}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 16'hB888, 
LOC: SLICE_X42Y88, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

tpr2[datashft][25]_i_1 - 
nets: {tpr2[datashft][25]_i_1_n_0 tpr2[datashft][25]_i_1/O}, {tpr2_reg[datashft][25] tpr2[datashft][25]_i_1/I0}, {tpr2[datashft][31]_i_3_n_0 tpr2[datashft][25]_i_1/I1}, {newcom.jtagcom0/i1 tpr2[datashft][25]_i_1/I2}, {ahbo[hwdata][25] tpr2[datashft][25]_i_1/I3}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 16'hB888, 
LOC: SLICE_X42Y88, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

tpr2[datashft][26]_i_1 - 
nets: {tpr2[datashft][26]_i_1_n_0 tpr2[datashft][26]_i_1/O}, {tpr2_reg[datashft][26] tpr2[datashft][26]_i_1/I0}, {tpr2[datashft][31]_i_3_n_0 tpr2[datashft][26]_i_1/I1}, {newcom.jtagcom0/i1 tpr2[datashft][26]_i_1/I2}, {ahbo[hwdata][26] tpr2[datashft][26]_i_1/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'hB888, 
LOC: SLICE_X43Y88, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

tpr2[datashft][27]_i_1 - 
nets: {tpr2[datashft][27]_i_1_n_0 tpr2[datashft][27]_i_1/O}, {tpr2_reg[datashft][27] tpr2[datashft][27]_i_1/I0}, {tpr2[datashft][31]_i_3_n_0 tpr2[datashft][27]_i_1/I1}, {newcom.jtagcom0/i1 tpr2[datashft][27]_i_1/I2}, {ahbo[hwdata][27] tpr2[datashft][27]_i_1/I3}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 16'hB888, 
LOC: SLICE_X42Y88, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

tpr2[datashft][28]_i_1 - 
nets: {tpr2[datashft][28]_i_1_n_0 tpr2[datashft][28]_i_1/O}, {tpr2_reg[datashft][28] tpr2[datashft][28]_i_1/I0}, {tpr2[datashft][31]_i_3_n_0 tpr2[datashft][28]_i_1/I1}, {newcom.jtagcom0/i1 tpr2[datashft][28]_i_1/I2}, {ahbo[hwdata][28] tpr2[datashft][28]_i_1/I3}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 16'hB888, 
LOC: SLICE_X42Y88, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

tpr2[datashft][29]_i_1 - 
nets: {tpr2[datashft][29]_i_1_n_0 tpr2[datashft][29]_i_1/O}, {tpr2_reg[datashft][29] tpr2[datashft][29]_i_1/I0}, {tpr2[datashft][31]_i_3_n_0 tpr2[datashft][29]_i_1/I1}, {newcom.jtagcom0/i1 tpr2[datashft][29]_i_1/I2}, {ahbo[hwdata][29] tpr2[datashft][29]_i_1/I3}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 16'hB888, 
LOC: SLICE_X43Y88, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

tpr2[datashft][2]_i_1 - 
nets: {tpr2[datashft][2]_i_1_n_0 tpr2[datashft][2]_i_1/O}, {tpr2_reg[datashft][2] tpr2[datashft][2]_i_1/I0}, {tpr2[datashft][31]_i_3_n_0 tpr2[datashft][2]_i_1/I1}, {newcom.jtagcom0/i1 tpr2[datashft][2]_i_1/I2}, {ahbo[hwdata][2] tpr2[datashft][2]_i_1/I3}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 16'hB888, 
LOC: SLICE_X43Y88, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

tpr2[datashft][30]_i_1 - 
nets: {tpr2[datashft][30]_i_1_n_0 tpr2[datashft][30]_i_1/O}, {tpr2_reg[datashft][30] tpr2[datashft][30]_i_1/I0}, {tpr2[datashft][31]_i_3_n_0 tpr2[datashft][30]_i_1/I1}, {newcom.jtagcom0/i1 tpr2[datashft][30]_i_1/I2}, {ahbo[hwdata][30] tpr2[datashft][30]_i_1/I3}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 16'hB888, 
LOC: SLICE_X43Y88, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

tpr2[datashft][31]_i_1 - 
nets: {tpr2[datashft][31]_i_1_n_0 tpr2[datashft][31]_i_1/O}, {newcom.jtagcom0/i1 tpr2[datashft][31]_i_1/I0}, {newcom.jtagcom0/tpr1_reg[holdn]__0 tpr2[datashft][31]_i_1/I1}, {ltapo[dsel] tpr2[datashft][31]_i_1/I2}, {tap0/ac7v.u0/SHIFT tpr2[datashft][31]_i_1/I3}, {ltapo[asel] tpr2[datashft][31]_i_1/I4}, {tap0/ac7v.u0/shift2 tpr2[datashft][31]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hEAAAEAEAEAAAAAAA, 
LOC: SLICE_X39Y86, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

tpr2[datashft][31]_i_2 - 
nets: {tpr2[datashft][31]_i_2_n_0 tpr2[datashft][31]_i_2/O}, {newcom.jtagcom0/p_0_in23_in tpr2[datashft][31]_i_2/I0}, {tpr2[datashft][31]_i_3_n_0 tpr2[datashft][31]_i_2/I1}, {newcom.jtagcom0/i1 tpr2[datashft][31]_i_2/I2}, {ahbo[hwdata][31] tpr2[datashft][31]_i_2/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'hB888, 
LOC: SLICE_X43Y87, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

tpr2[datashft][31]_i_3 - 
nets: {tpr2[datashft][31]_i_3_n_0 tpr2[datashft][31]_i_3/O}, {tap0/ac7v.u0/shift2 tpr2[datashft][31]_i_3/I0}, {ltapo[asel] tpr2[datashft][31]_i_3/I1}, {tap0/ac7v.u0/SHIFT tpr2[datashft][31]_i_3/I2}, {ltapo[dsel] tpr2[datashft][31]_i_3/I3}, {newcom.jtagcom0/tpr1_reg[holdn]__0 tpr2[datashft][31]_i_3/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'hE2000000, 
LOC: SLICE_X39Y83, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

tpr2[datashft][3]_i_1 - 
nets: {tpr2[datashft][3]_i_1_n_0 tpr2[datashft][3]_i_1/O}, {tpr2_reg[datashft][3] tpr2[datashft][3]_i_1/I0}, {tpr2[datashft][31]_i_3_n_0 tpr2[datashft][3]_i_1/I1}, {newcom.jtagcom0/i1 tpr2[datashft][3]_i_1/I2}, {ahbo[hwdata][3] tpr2[datashft][3]_i_1/I3}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 16'hB888, 
LOC: SLICE_X41Y86, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

tpr2[datashft][4]_i_1 - 
nets: {tpr2[datashft][4]_i_1_n_0 tpr2[datashft][4]_i_1/O}, {tpr2_reg[datashft][4] tpr2[datashft][4]_i_1/I0}, {tpr2[datashft][31]_i_3_n_0 tpr2[datashft][4]_i_1/I1}, {newcom.jtagcom0/i1 tpr2[datashft][4]_i_1/I2}, {ahbo[hwdata][4] tpr2[datashft][4]_i_1/I3}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 16'hB888, 
LOC: SLICE_X43Y87, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

tpr2[datashft][5]_i_1 - 
nets: {tpr2[datashft][5]_i_1_n_0 tpr2[datashft][5]_i_1/O}, {tpr2_reg[datashft][5] tpr2[datashft][5]_i_1/I0}, {tpr2[datashft][31]_i_3_n_0 tpr2[datashft][5]_i_1/I1}, {newcom.jtagcom0/i1 tpr2[datashft][5]_i_1/I2}, {ahbo[hwdata][5] tpr2[datashft][5]_i_1/I3}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 16'hB888, 
LOC: SLICE_X45Y88, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

tpr2[datashft][6]_i_1 - 
nets: {tpr2[datashft][6]_i_1_n_0 tpr2[datashft][6]_i_1/O}, {tpr2_reg[datashft][6] tpr2[datashft][6]_i_1/I0}, {tpr2[datashft][31]_i_3_n_0 tpr2[datashft][6]_i_1/I1}, {newcom.jtagcom0/i1 tpr2[datashft][6]_i_1/I2}, {ahbo[hwdata][6] tpr2[datashft][6]_i_1/I3}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 16'hB888, 
LOC: SLICE_X43Y87, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

tpr2[datashft][7]_i_1 - 
nets: {tpr2[datashft][7]_i_1_n_0 tpr2[datashft][7]_i_1/O}, {tpr2_reg[datashft][7] tpr2[datashft][7]_i_1/I0}, {tpr2[datashft][31]_i_3_n_0 tpr2[datashft][7]_i_1/I1}, {newcom.jtagcom0/i1 tpr2[datashft][7]_i_1/I2}, {ahbo[hwdata][7] tpr2[datashft][7]_i_1/I3}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 16'hB888, 
LOC: SLICE_X41Y86, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

tpr2[datashft][8]_i_1 - 
nets: {tpr2[datashft][8]_i_1_n_0 tpr2[datashft][8]_i_1/O}, {tpr2_reg[datashft][8] tpr2[datashft][8]_i_1/I0}, {tpr2[datashft][31]_i_3_n_0 tpr2[datashft][8]_i_1/I1}, {newcom.jtagcom0/i1 tpr2[datashft][8]_i_1/I2}, {ahbo[hwdata][8] tpr2[datashft][8]_i_1/I3}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 16'hB888, 
LOC: SLICE_X43Y87, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

tpr2[datashft][9]_i_1 - 
nets: {tpr2[datashft][9]_i_1_n_0 tpr2[datashft][9]_i_1/O}, {tpr2_reg[datashft][9] tpr2[datashft][9]_i_1/I0}, {tpr2[datashft][31]_i_3_n_0 tpr2[datashft][9]_i_1/I1}, {newcom.jtagcom0/i1 tpr2[datashft][9]_i_1/I2}, {ahbo[hwdata][9] tpr2[datashft][9]_i_1/I3}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 16'hB888, 
LOC: SLICE_X45Y87, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

u0_i_1 - 
nets: {ltapi[tdo] u0_i_1/O}, {newcom.jtagcom0/tpr1_reg[holdn]__0 u0_i_1/I0}, {newcom.jtagcom0/tpr1_reg[datashft0]__0 u0_i_1/I1}, {ltapo[dsel] u0_i_1/I2}, {newcom.jtagcom0/i0[0] u0_i_1/I3}, 
BEL: SLICEM.B5LUT, 
CLASS: cell, 
INIT: 16'h8F80, 
LOC: SLICE_X38Y83, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

y1.q_i_1 - 
nets: {lupd y1.q_i_1/O}, {tap0/ac7v.u0/UPDATE y1.q_i_1/I0}, {ltapo[asel] y1.q_i_1/I1}, {tap0/ac7v.u0/update2 y1.q_i_1/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X39Y83, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 


####################################################
# Nets
Boundary Nets - 
<const0>, 
<const1>, 
ahbi[hgrant][5], 
ahbi[hrdata][0], 
ahbi[hrdata][10], 
ahbi[hrdata][11], 
ahbi[hrdata][12], 
ahbi[hrdata][13], 
ahbi[hrdata][14], 
ahbi[hrdata][15], 
ahbi[hrdata][16], 
ahbi[hrdata][17], 
ahbi[hrdata][18], 
ahbi[hrdata][19], 
ahbi[hrdata][1], 
ahbi[hrdata][20], 
ahbi[hrdata][21], 
ahbi[hrdata][22], 
ahbi[hrdata][23], 
ahbi[hrdata][24], 
ahbi[hrdata][25], 
ahbi[hrdata][26], 
ahbi[hrdata][27], 
ahbi[hrdata][28], 
ahbi[hrdata][29], 
ahbi[hrdata][2], 
ahbi[hrdata][30], 
ahbi[hrdata][31], 
ahbi[hrdata][3], 
ahbi[hrdata][4], 
ahbi[hrdata][5], 
ahbi[hrdata][6], 
ahbi[hrdata][7], 
ahbi[hrdata][8], 
ahbi[hrdata][9], 
ahbi[hready], 
ahbi[hresp][1], 
ahbo[haddr][0], 
ahbo[haddr][10], 
ahbo[haddr][11], 
ahbo[haddr][12], 
ahbo[haddr][13], 
ahbo[haddr][14], 
ahbo[haddr][15], 
ahbo[haddr][16], 
ahbo[haddr][17], 
ahbo[haddr][18], 
ahbo[haddr][19], 
ahbo[haddr][1], 
ahbo[haddr][20], 
ahbo[haddr][21], 
ahbo[haddr][22], 
ahbo[haddr][23], 
ahbo[haddr][24], 
ahbo[haddr][25], 
ahbo[haddr][26], 
ahbo[haddr][27], 
ahbo[haddr][28], 
ahbo[haddr][29], 
ahbo[haddr][2], 
ahbo[haddr][30], 
ahbo[haddr][31], 
ahbo[haddr][3], 
ahbo[haddr][4], 
ahbo[haddr][5], 
ahbo[haddr][6], 
ahbo[haddr][7], 
ahbo[haddr][8], 
ahbo[haddr][9], 
ahbo[hbusreq], 
ahbo[hsize][0], 
ahbo[hsize][1], 
ahbo[htrans][1], 
ahbo[hwdata][0], 
ahbo[hwdata][10], 
ahbo[hwdata][11], 
ahbo[hwdata][12], 
ahbo[hwdata][13], 
ahbo[hwdata][14], 
ahbo[hwdata][15], 
ahbo[hwdata][16], 
ahbo[hwdata][17], 
ahbo[hwdata][18], 
ahbo[hwdata][19], 
ahbo[hwdata][1], 
ahbo[hwdata][20], 
ahbo[hwdata][21], 
ahbo[hwdata][22], 
ahbo[hwdata][23], 
ahbo[hwdata][24], 
ahbo[hwdata][25], 
ahbo[hwdata][26], 
ahbo[hwdata][27], 
ahbo[hwdata][28], 
ahbo[hwdata][29], 
ahbo[hwdata][2], 
ahbo[hwdata][30], 
ahbo[hwdata][31], 
ahbo[hwdata][3], 
ahbo[hwdata][4], 
ahbo[hwdata][5], 
ahbo[hwdata][6], 
ahbo[hwdata][7], 
ahbo[hwdata][8], 
ahbo[hwdata][9], 
ahbo[hwrite], 
clk, 
lltck, 
lltckn, 
ltck, 
ltckn, 
rst, 
tapo_capt, 
tapo_rst, 
tapo_shft, 
tapo_tdi, 
tapo_upd, 

dmao[active] - 
wires: CLBLL_R_X23Y83/CLBLL_ER1BEG1 CLBLL_R_X23Y83/CLBLL_IMUX1 CLBLL_R_X23Y83/CLBLL_LL_A3 CLBLL_R_X23Y84/CLBLL_EL1BEG3 CLBLL_R_X23Y84/CLBLL_IMUX1 CLBLL_R_X23Y84/CLBLL_IMUX17 CLBLL_R_X23Y84/CLBLL_LL_A3 CLBLL_R_X23Y84/CLBLL_LL_AQ CLBLL_R_X23Y84/CLBLL_LL_B3 CLBLL_R_X23Y84/CLBLL_LOGIC_OUTS4 CLBLL_R_X23Y85/CLBLL_IMUX1 CLBLL_R_X23Y85/CLBLL_LL_A3 CLBLM_L_X24Y83/CLBLM_ER1BEG1 CLBLM_L_X24Y83/CLBLM_IMUX11 CLBLM_L_X24Y83/CLBLM_IMUX35 CLBLM_L_X24Y83/CLBLM_M_A4 CLBLM_L_X24Y83/CLBLM_M_C6 CLBLM_L_X24Y84/CLBLM_EL1BEG3 CLBLM_L_X24Y84/CLBLM_IMUX29 CLBLM_L_X24Y84/CLBLM_M_C2 CLBLM_L_X24Y85/CLBLM_IMUX7 CLBLM_L_X24Y85/CLBLM_M_A1 INT_L_X24Y83/ER1END1 INT_L_X24Y83/IMUX_L11 INT_L_X24Y83/IMUX_L35 INT_L_X24Y84/EL1END3 INT_L_X24Y84/IMUX_L29 INT_L_X24Y84/NR1BEG3 INT_L_X24Y85/IMUX_L7 INT_L_X24Y85/NR1END3 INT_R_X23Y83/ER1BEG1 INT_R_X23Y83/IMUX1 INT_R_X23Y83/SL1END0 INT_R_X23Y84/EL1BEG3 INT_R_X23Y84/IMUX1 INT_R_X23Y84/IMUX17 INT_R_X23Y84/LOGIC_OUTS4 INT_R_X23Y84/NR1BEG0 INT_R_X23Y84/SL1BEG0 INT_R_X23Y85/EL1BEG_N3 INT_R_X23Y85/IMUX1 INT_R_X23Y85/NR1END0 VBRK_X60Y87/VBRK_ER1BEG1 VBRK_X60Y88/VBRK_EL1BEG3 
pips: CLBLL_R_X23Y83/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_R_X23Y84/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_R_X23Y84/CLBLL_R.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_R_X23Y84/CLBLL_R.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLL_R_X23Y85/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 CLBLM_L_X24Y83/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X24Y83/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_L_X24Y84/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X24Y85/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 INT_L_X24Y83/INT_L.ER1END1->>IMUX_L11 INT_L_X24Y83/INT_L.ER1END1->>IMUX_L35 INT_L_X24Y84/INT_L.EL1END3->>IMUX_L29 INT_L_X24Y84/INT_L.EL1END3->>NR1BEG3 INT_L_X24Y85/INT_L.NR1END3->>IMUX_L7 INT_R_X23Y83/INT_R.SL1END0->>ER1BEG1 INT_R_X23Y83/INT_R.SL1END0->>IMUX1 INT_R_X23Y84/INT_R.LOGIC_OUTS4->>IMUX1 INT_R_X23Y84/INT_R.LOGIC_OUTS4->>IMUX17 INT_R_X23Y84/INT_R.LOGIC_OUTS4->>NR1BEG0 INT_R_X23Y84/INT_R.LOGIC_OUTS4->>SL1BEG0 INT_R_X23Y85/INT_R.NR1END0->>EL1BEG_N3 INT_R_X23Y85/INT_R.NR1END0->>IMUX1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 10, 

r[active]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ar[areg][31]_i_1_n_0 - 
wires: CLBLL_R_X21Y84/CLBLL_ER1BEG2 CLBLL_R_X21Y84/CLBLL_WW2END1 CLBLL_R_X23Y84/CLBLL_CTRL0 CLBLL_R_X23Y84/CLBLL_CTRL1 CLBLL_R_X23Y84/CLBLL_LL_SR CLBLL_R_X23Y84/CLBLL_L_SR CLBLL_R_X23Y84/CLBLL_WR1END2 CLBLL_R_X23Y85/CLBLL_CTRL0 CLBLL_R_X23Y85/CLBLL_EE4BEG2 CLBLL_R_X23Y85/CLBLL_L_SR CLBLL_R_X23Y86/CLBLL_CTRL1 CLBLL_R_X23Y86/CLBLL_EE2BEG2 CLBLL_R_X23Y86/CLBLL_EE4BEG2 CLBLL_R_X23Y86/CLBLL_LL_SR CLBLL_R_X25Y85/CLBLL_EE4B2 CLBLL_R_X25Y86/CLBLL_EE4B2 CLBLL_R_X25Y87/CLBLL_CTRL1 CLBLL_R_X25Y87/CLBLL_EL1BEG1 CLBLL_R_X25Y87/CLBLL_LL_SR CLBLL_R_X25Y88/CLBLL_CTRL1 CLBLL_R_X25Y88/CLBLL_LL_SR CLBLL_R_X25Y89/CLBLL_CTRL0 CLBLL_R_X25Y89/CLBLL_EL1BEG1 CLBLL_R_X25Y89/CLBLL_L_SR CLBLL_R_X25Y90/CLBLL_EE2BEG1 CLBLL_R_X27Y84/CLBLL_CTRL1 CLBLL_R_X27Y84/CLBLL_LL_SR CLBLL_R_X27Y84/CLBLL_SW2A2 CLBLL_R_X27Y85/CLBLL_CTRL1 CLBLL_R_X27Y85/CLBLL_LL_SR CLBLL_R_X27Y85/CLBLL_SE2A2 CLBLL_R_X27Y86/CLBLL_CTRL1 CLBLL_R_X27Y86/CLBLL_LL_SR CLBLL_R_X27Y88/CLBLL_CTRL1 CLBLL_R_X27Y88/CLBLL_ER1BEG2 CLBLL_R_X27Y88/CLBLL_LL_SR CLBLL_R_X27Y89/CLBLL_ER1BEG2 CLBLL_R_X27Y90/CLBLL_CTRL1 CLBLL_R_X27Y90/CLBLL_ER1BEG2 CLBLL_R_X27Y90/CLBLL_LL_SR CLBLL_R_X27Y91/CLBLL_CTRL0 CLBLL_R_X27Y91/CLBLL_L_SR CLBLL_R_X27Y92/CLBLL_CTRL0 CLBLL_R_X27Y92/CLBLL_CTRL1 CLBLL_R_X27Y92/CLBLL_LL_SR CLBLL_R_X27Y92/CLBLL_L_SR CLBLL_R_X27Y92/CLBLL_NW2A2 CLBLL_R_X27Y92/CLBLL_WR1END2 CLBLM_L_X22Y84/CLBLM_CTRL0 CLBLM_L_X22Y84/CLBLM_ER1BEG2 CLBLM_L_X22Y84/CLBLM_L_SR CLBLM_L_X22Y84/CLBLM_WW2END1 CLBLM_L_X24Y82/CLBLM_CTRL0 CLBLM_L_X24Y82/CLBLM_CTRL1 CLBLM_L_X24Y82/CLBLM_L_SR CLBLM_L_X24Y82/CLBLM_M_SR CLBLM_L_X24Y83/CLBLM_LOGIC_OUTS23 CLBLM_L_X24Y83/CLBLM_M_D CLBLM_L_X24Y83/CLBLM_M_DMUX CLBLM_L_X24Y84/CLBLM_CTRL0 CLBLM_L_X24Y84/CLBLM_L_SR CLBLM_L_X24Y84/CLBLM_WR1END2 CLBLM_L_X24Y85/CLBLM_EE4BEG2 CLBLM_L_X24Y86/CLBLM_EE2BEG2 CLBLM_L_X24Y86/CLBLM_EE4BEG2 CLBLM_L_X24Y90/CLBLM_CTRL1 CLBLM_L_X24Y90/CLBLM_M_SR CLBLM_L_X26Y85/CLBLM_CTRL1 CLBLM_L_X26Y85/CLBLM_EE4B2 CLBLM_L_X26Y85/CLBLM_M_SR CLBLM_L_X26Y86/CLBLM_CTRL1 CLBLM_L_X26Y86/CLBLM_EE4B2 CLBLM_L_X26Y86/CLBLM_M_SR CLBLM_L_X26Y87/CLBLM_CTRL1 CLBLM_L_X26Y87/CLBLM_EL1BEG1 CLBLM_L_X26Y87/CLBLM_M_SR CLBLM_L_X26Y89/CLBLM_CTRL1 CLBLM_L_X26Y89/CLBLM_EL1BEG1 CLBLM_L_X26Y89/CLBLM_M_SR CLBLM_L_X26Y90/CLBLM_EE2BEG1 CLBLM_L_X28Y84/CLBLM_SW2A2 CLBLM_L_X28Y85/CLBLM_CTRL1 CLBLM_L_X28Y85/CLBLM_M_SR CLBLM_L_X28Y85/CLBLM_SE2A2 CLBLM_L_X28Y86/CLBLM_CTRL1 CLBLM_L_X28Y86/CLBLM_M_SR CLBLM_L_X28Y87/CLBLM_CTRL1 CLBLM_L_X28Y87/CLBLM_M_SR CLBLM_L_X28Y88/CLBLM_CTRL1 CLBLM_L_X28Y88/CLBLM_ER1BEG2 CLBLM_L_X28Y88/CLBLM_M_SR CLBLM_L_X28Y89/CLBLM_CTRL1 CLBLM_L_X28Y89/CLBLM_ER1BEG2 CLBLM_L_X28Y89/CLBLM_M_SR CLBLM_L_X28Y90/CLBLM_CTRL1 CLBLM_L_X28Y90/CLBLM_ER1BEG2 CLBLM_L_X28Y90/CLBLM_M_SR CLBLM_L_X28Y91/CLBLM_CTRL1 CLBLM_L_X28Y91/CLBLM_M_SR CLBLM_L_X28Y92/CLBLM_NW2A2 CLBLM_L_X28Y92/CLBLM_WR1END2 INT_L_X22Y84/CTRL_L0 INT_L_X22Y84/ER1END2 INT_L_X22Y84/NE2BEG2 INT_L_X22Y84/WW2A1 INT_L_X22Y85/NE2A2 INT_L_X24Y82/CTRL_L0 INT_L_X24Y82/CTRL_L1 INT_L_X24Y82/SR1END2 INT_L_X24Y83/LOGIC_OUTS_L23 INT_L_X24Y83/NR1BEG1 INT_L_X24Y83/SR1BEG2 INT_L_X24Y84/CTRL_L0 INT_L_X24Y84/GFAN0 INT_L_X24Y84/NR1END1 INT_L_X24Y84/WR1BEG2 INT_L_X24Y85/EE4A2 INT_L_X24Y86/EE2A2 INT_L_X24Y86/EE4A2 INT_L_X24Y90/CTRL_L1 INT_L_X24Y90/WR1END2 INT_L_X26Y85/CTRL_L1 INT_L_X26Y85/EE4C2 INT_L_X26Y85/FAN_ALT1 INT_L_X26Y85/FAN_BOUNCE1 INT_L_X26Y85/WR1END3 INT_L_X26Y86/CTRL_L1 INT_L_X26Y86/EE4C2 INT_L_X26Y86/FAN_ALT1 INT_L_X26Y86/FAN_BOUNCE1 INT_L_X26Y86/WR1END3 INT_L_X26Y87/BYP_ALT4 INT_L_X26Y87/BYP_BOUNCE4 INT_L_X26Y87/CTRL_L1 INT_L_X26Y87/EL1END1 INT_L_X26Y88/ER1BEG2 INT_L_X26Y88/SL1END1 INT_L_X26Y89/BYP_ALT4 INT_L_X26Y89/BYP_BOUNCE4 INT_L_X26Y89/CTRL_L1 INT_L_X26Y89/EL1END1 INT_L_X26Y89/ER1BEG2 INT_L_X26Y89/SL1BEG1 INT_L_X26Y90/EE2A1 INT_L_X28Y84/SW2A2 INT_L_X28Y85/CTRL_L1 INT_L_X28Y85/FAN_ALT1 INT_L_X28Y85/FAN_BOUNCE1 INT_L_X28Y85/NR1BEG2 INT_L_X28Y85/SE2END2 INT_L_X28Y85/SS2END2 INT_L_X28Y85/SW2BEG2 INT_L_X28Y86/CTRL_L1 INT_L_X28Y86/NR1END2 INT_L_X28Y86/SS2A2 INT_L_X28Y87/CTRL_L1 INT_L_X28Y87/FAN_ALT1 INT_L_X28Y87/FAN_BOUNCE1 INT_L_X28Y87/SS2BEG2 INT_L_X28Y87/SS2END2 INT_L_X28Y88/CTRL_L1 INT_L_X28Y88/ER1END2 INT_L_X28Y88/SS2A2 INT_L_X28Y89/CTRL_L1 INT_L_X28Y89/ER1END2 INT_L_X28Y89/SS2BEG2 INT_L_X28Y90/CTRL_L1 INT_L_X28Y90/ER1END2 INT_L_X28Y90/NR1BEG2 INT_L_X28Y91/CTRL_L1 INT_L_X28Y91/NL1BEG1 INT_L_X28Y91/NR1END2 INT_L_X28Y91/NW2BEG2 INT_L_X28Y92/NL1END1 INT_L_X28Y92/NW2A2 INT_L_X28Y92/WR1BEG2 INT_R_X21Y84/ER1BEG2 INT_R_X21Y84/WW2END1 INT_R_X23Y84/CTRL0 INT_R_X23Y84/CTRL1 INT_R_X23Y84/NN2BEG2 INT_R_X23Y84/WR1END2 INT_R_X23Y84/WW2BEG1 INT_R_X23Y85/CTRL0 INT_R_X23Y85/EE4BEG2 INT_R_X23Y85/NE2END2 INT_R_X23Y85/NN2A2 INT_R_X23Y85/NR1BEG2 INT_R_X23Y85/SR1END2 INT_R_X23Y86/CTRL1 INT_R_X23Y86/EE2BEG2 INT_R_X23Y86/EE4BEG2 INT_R_X23Y86/NN2END2 INT_R_X23Y86/NR1END2 INT_R_X23Y86/SR1BEG2 INT_R_X25Y85/EE4B2 INT_R_X25Y86/EE2END2 INT_R_X25Y86/EE4B2 INT_R_X25Y86/NR1BEG2 INT_R_X25Y87/CTRL1 INT_R_X25Y87/EL1BEG1 INT_R_X25Y87/NR1BEG2 INT_R_X25Y87/NR1END2 INT_R_X25Y88/CTRL1 INT_R_X25Y88/NR1BEG2 INT_R_X25Y88/NR1END2 INT_R_X25Y89/CTRL0 INT_R_X25Y89/EL1BEG1 INT_R_X25Y89/NL1BEG1 INT_R_X25Y89/NR1END2 INT_R_X25Y90/EE2BEG1 INT_R_X25Y90/NL1END1 INT_R_X25Y90/WR1BEG2 INT_R_X27Y84/CTRL1 INT_R_X27Y84/FAN_ALT1 INT_R_X27Y84/FAN_BOUNCE1 INT_R_X27Y84/SW2END2 INT_R_X27Y85/CTRL1 INT_R_X27Y85/EE4END2 INT_R_X27Y85/SE2A2 INT_R_X27Y85/WR1BEG3 INT_R_X27Y86/CTRL1 INT_R_X27Y86/EE4END2 INT_R_X27Y86/SE2BEG2 INT_R_X27Y86/WR1BEG3 INT_R_X27Y88/CTRL1 INT_R_X27Y88/ER1BEG2 INT_R_X27Y88/ER1END2 INT_R_X27Y88/SS2END1 INT_R_X27Y89/ER1BEG2 INT_R_X27Y89/ER1END2 INT_R_X27Y89/NR1BEG2 INT_R_X27Y89/SL1END1 INT_R_X27Y89/SS2A1 INT_R_X27Y90/CTRL1 INT_R_X27Y90/EE2END1 INT_R_X27Y90/ER1BEG2 INT_R_X27Y90/NR1END2 INT_R_X27Y90/SL1BEG1 INT_R_X27Y90/SS2BEG1 INT_R_X27Y91/CTRL0 INT_R_X27Y91/SR1END2 INT_R_X27Y92/CTRL0 INT_R_X27Y92/CTRL1 INT_R_X27Y92/NW2END2 INT_R_X27Y92/SR1BEG2 INT_R_X27Y92/WR1END2 VBRK_X60Y88/VBRK_WR1END2 VBRK_X60Y89/VBRK_EE4BEG2 VBRK_X60Y90/VBRK_EE2BEG2 VBRK_X60Y90/VBRK_EE4BEG2 
pips: CLBLL_R_X23Y84/CLBLL_R.CLBLL_CTRL0->CLBLL_L_SR CLBLL_R_X23Y84/CLBLL_R.CLBLL_CTRL1->CLBLL_LL_SR CLBLL_R_X23Y85/CLBLL_R.CLBLL_CTRL0->CLBLL_L_SR CLBLL_R_X23Y86/CLBLL_R.CLBLL_CTRL1->CLBLL_LL_SR CLBLL_R_X25Y87/CLBLL_R.CLBLL_CTRL1->CLBLL_LL_SR CLBLL_R_X25Y88/CLBLL_R.CLBLL_CTRL1->CLBLL_LL_SR CLBLL_R_X25Y89/CLBLL_R.CLBLL_CTRL0->CLBLL_L_SR CLBLL_R_X27Y84/CLBLL_R.CLBLL_CTRL1->CLBLL_LL_SR CLBLL_R_X27Y85/CLBLL_R.CLBLL_CTRL1->CLBLL_LL_SR CLBLL_R_X27Y86/CLBLL_R.CLBLL_CTRL1->CLBLL_LL_SR CLBLL_R_X27Y88/CLBLL_R.CLBLL_CTRL1->CLBLL_LL_SR CLBLL_R_X27Y90/CLBLL_R.CLBLL_CTRL1->CLBLL_LL_SR CLBLL_R_X27Y91/CLBLL_R.CLBLL_CTRL0->CLBLL_L_SR CLBLL_R_X27Y92/CLBLL_R.CLBLL_CTRL0->CLBLL_L_SR CLBLL_R_X27Y92/CLBLL_R.CLBLL_CTRL1->CLBLL_LL_SR CLBLM_L_X22Y84/CLBLM_L.CLBLM_CTRL0->CLBLM_L_SR CLBLM_L_X24Y82/CLBLM_L.CLBLM_CTRL0->CLBLM_L_SR CLBLM_L_X24Y82/CLBLM_L.CLBLM_CTRL1->CLBLM_M_SR CLBLM_L_X24Y83/CLBLM_L.CLBLM_M_D->>CLBLM_M_DMUX CLBLM_L_X24Y83/CLBLM_L.CLBLM_M_DMUX->CLBLM_LOGIC_OUTS23 CLBLM_L_X24Y84/CLBLM_L.CLBLM_CTRL0->CLBLM_L_SR CLBLM_L_X24Y90/CLBLM_L.CLBLM_CTRL1->CLBLM_M_SR CLBLM_L_X26Y85/CLBLM_L.CLBLM_CTRL1->CLBLM_M_SR CLBLM_L_X26Y86/CLBLM_L.CLBLM_CTRL1->CLBLM_M_SR CLBLM_L_X26Y87/CLBLM_L.CLBLM_CTRL1->CLBLM_M_SR CLBLM_L_X26Y89/CLBLM_L.CLBLM_CTRL1->CLBLM_M_SR CLBLM_L_X28Y85/CLBLM_L.CLBLM_CTRL1->CLBLM_M_SR CLBLM_L_X28Y86/CLBLM_L.CLBLM_CTRL1->CLBLM_M_SR CLBLM_L_X28Y87/CLBLM_L.CLBLM_CTRL1->CLBLM_M_SR CLBLM_L_X28Y88/CLBLM_L.CLBLM_CTRL1->CLBLM_M_SR CLBLM_L_X28Y89/CLBLM_L.CLBLM_CTRL1->CLBLM_M_SR CLBLM_L_X28Y90/CLBLM_L.CLBLM_CTRL1->CLBLM_M_SR CLBLM_L_X28Y91/CLBLM_L.CLBLM_CTRL1->CLBLM_M_SR INT_L_X22Y84/INT_L.ER1END2->>CTRL_L0 INT_L_X22Y84/INT_L.ER1END2->>NE2BEG2 INT_L_X24Y82/INT_L.SR1END2->>CTRL_L0 INT_L_X24Y82/INT_L.SR1END2->>CTRL_L1 INT_L_X24Y83/INT_L.LOGIC_OUTS_L23->>NR1BEG1 INT_L_X24Y83/INT_L.LOGIC_OUTS_L23->>SR1BEG2 INT_L_X24Y84/INT_L.GFAN0->>CTRL_L0 INT_L_X24Y84/INT_L.NR1END1->>GFAN0 INT_L_X24Y84/INT_L.NR1END1->>WR1BEG2 INT_L_X24Y90/INT_L.WR1END2->>CTRL_L1 INT_L_X26Y85/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X26Y85/INT_L.FAN_BOUNCE1->>CTRL_L1 INT_L_X26Y85/INT_L.WR1END3->>FAN_ALT1 INT_L_X26Y86/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X26Y86/INT_L.FAN_BOUNCE1->>CTRL_L1 INT_L_X26Y86/INT_L.WR1END3->>FAN_ALT1 INT_L_X26Y87/INT_L.BYP_ALT4->>BYP_BOUNCE4 INT_L_X26Y87/INT_L.BYP_BOUNCE4->>CTRL_L1 INT_L_X26Y87/INT_L.EL1END1->>BYP_ALT4 INT_L_X26Y88/INT_L.SL1END1->>ER1BEG2 INT_L_X26Y89/INT_L.BYP_ALT4->>BYP_BOUNCE4 INT_L_X26Y89/INT_L.BYP_BOUNCE4->>CTRL_L1 INT_L_X26Y89/INT_L.EL1END1->>BYP_ALT4 INT_L_X26Y89/INT_L.EL1END1->>ER1BEG2 INT_L_X26Y89/INT_L.EL1END1->>SL1BEG1 INT_L_X28Y85/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X28Y85/INT_L.FAN_BOUNCE1->>CTRL_L1 INT_L_X28Y85/INT_L.SE2END2->>NR1BEG2 INT_L_X28Y85/INT_L.SS2END2->>FAN_ALT1 INT_L_X28Y85/INT_L.SS2END2->>SW2BEG2 INT_L_X28Y86/INT_L.NR1END2->>CTRL_L1 INT_L_X28Y87/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X28Y87/INT_L.FAN_BOUNCE1->>CTRL_L1 INT_L_X28Y87/INT_L.SS2END2->>FAN_ALT1 INT_L_X28Y87/INT_L.SS2END2->>SS2BEG2 INT_L_X28Y88/INT_L.ER1END2->>CTRL_L1 INT_L_X28Y89/INT_L.ER1END2->>CTRL_L1 INT_L_X28Y89/INT_L.ER1END2->>SS2BEG2 INT_L_X28Y90/INT_L.ER1END2->>CTRL_L1 INT_L_X28Y90/INT_L.ER1END2->>NR1BEG2 INT_L_X28Y91/INT_L.NR1END2->>CTRL_L1 INT_L_X28Y91/INT_L.NR1END2->>NL1BEG1 INT_L_X28Y91/INT_L.NR1END2->>NW2BEG2 INT_L_X28Y92/INT_L.NL1END1->>WR1BEG2 INT_R_X21Y84/INT_R.WW2END1->>ER1BEG2 INT_R_X23Y84/INT_R.WR1END2->>CTRL0 INT_R_X23Y84/INT_R.WR1END2->>CTRL1 INT_R_X23Y84/INT_R.WR1END2->>NN2BEG2 INT_R_X23Y84/INT_R.WR1END2->>WW2BEG1 INT_R_X23Y85/INT_R.NE2END2->>EE4BEG2 INT_R_X23Y85/INT_R.NE2END2->>NR1BEG2 INT_R_X23Y85/INT_R.SR1END2->>CTRL0 INT_R_X23Y86/INT_R.NN2END2->>EE2BEG2 INT_R_X23Y86/INT_R.NN2END2->>EE4BEG2 INT_R_X23Y86/INT_R.NN2END2->>SR1BEG2 INT_R_X23Y86/INT_R.NR1END2->>CTRL1 INT_R_X25Y86/INT_R.EE2END2->>NR1BEG2 INT_R_X25Y87/INT_R.NR1END2->>CTRL1 INT_R_X25Y87/INT_R.NR1END2->>EL1BEG1 INT_R_X25Y87/INT_R.NR1END2->>NR1BEG2 INT_R_X25Y88/INT_R.NR1END2->>CTRL1 INT_R_X25Y88/INT_R.NR1END2->>NR1BEG2 INT_R_X25Y89/INT_R.NR1END2->>CTRL0 INT_R_X25Y89/INT_R.NR1END2->>EL1BEG1 INT_R_X25Y89/INT_R.NR1END2->>NL1BEG1 INT_R_X25Y90/INT_R.NL1END1->>EE2BEG1 INT_R_X25Y90/INT_R.NL1END1->>WR1BEG2 INT_R_X27Y84/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X27Y84/INT_R.FAN_BOUNCE1->>CTRL1 INT_R_X27Y84/INT_R.SW2END2->>FAN_ALT1 INT_R_X27Y85/INT_R.EE4END2->>CTRL1 INT_R_X27Y85/INT_R.EE4END2->>WR1BEG3 INT_R_X27Y86/INT_R.EE4END2->>CTRL1 INT_R_X27Y86/INT_R.EE4END2->>SE2BEG2 INT_R_X27Y86/INT_R.EE4END2->>WR1BEG3 INT_R_X27Y88/INT_R.ER1END2->>CTRL1 INT_R_X27Y88/INT_R.SS2END1->>ER1BEG2 INT_R_X27Y89/INT_R.ER1END2->>NR1BEG2 INT_R_X27Y89/INT_R.SL1END1->>ER1BEG2 INT_R_X27Y90/INT_R.EE2END1->>ER1BEG2 INT_R_X27Y90/INT_R.EE2END1->>SL1BEG1 INT_R_X27Y90/INT_R.EE2END1->>SS2BEG1 INT_R_X27Y90/INT_R.NR1END2->>CTRL1 INT_R_X27Y91/INT_R.SR1END2->>CTRL0 INT_R_X27Y92/INT_R.NW2END2->>SR1BEG2 INT_R_X27Y92/INT_R.WR1END2->>CTRL0 INT_R_X27Y92/INT_R.WR1END2->>CTRL1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 82, 

ahbmst0/r_reg[grant]__0 - 
wires: CLBLL_R_X23Y84/CLBLL_IMUX11 CLBLL_R_X23Y84/CLBLL_LL_A4 CLBLL_R_X23Y84/CLBLL_WR1END1 CLBLM_L_X24Y84/CLBLM_IMUX1 CLBLM_L_X24Y84/CLBLM_LOGIC_OUTS4 CLBLM_L_X24Y84/CLBLM_M_A3 CLBLM_L_X24Y84/CLBLM_M_AQ CLBLM_L_X24Y84/CLBLM_WR1END1 INT_L_X24Y84/IMUX_L1 INT_L_X24Y84/LOGIC_OUTS_L4 INT_L_X24Y84/WR1BEG1 INT_R_X23Y84/IMUX11 INT_R_X23Y84/WR1END1 VBRK_X60Y88/VBRK_WR1END1 
pips: CLBLL_R_X23Y84/CLBLL_R.CLBLL_IMUX11->CLBLL_LL_A4 CLBLM_L_X24Y84/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X24Y84/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X24Y84/INT_L.LOGIC_OUTS_L4->>IMUX_L1 INT_L_X24Y84/INT_L.LOGIC_OUTS_L4->>WR1BEG1 INT_R_X23Y84/INT_R.WR1END1->>IMUX11 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[grant]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[retry] - 
wires: CLBLL_R_X23Y83/CLBLL_IMUX2 CLBLL_R_X23Y83/CLBLL_LL_A2 CLBLL_R_X23Y83/CLBLL_WR1END1 CLBLL_R_X23Y84/CLBLL_IMUX4 CLBLL_R_X23Y84/CLBLL_LL_A6 CLBLM_L_X24Y83/CLBLM_IMUX1 CLBLM_L_X24Y83/CLBLM_LOGIC_OUTS4 CLBLM_L_X24Y83/CLBLM_M_A3 CLBLM_L_X24Y83/CLBLM_M_AQ CLBLM_L_X24Y83/CLBLM_WR1END1 INT_L_X24Y83/IMUX_L1 INT_L_X24Y83/LOGIC_OUTS_L4 INT_L_X24Y83/WR1BEG1 INT_R_X23Y83/IMUX2 INT_R_X23Y83/NN2BEG1 INT_R_X23Y83/WR1END1 INT_R_X23Y84/IMUX4 INT_R_X23Y84/NN2A1 INT_R_X23Y84/SR1END1 INT_R_X23Y85/NN2END1 INT_R_X23Y85/SR1BEG1 VBRK_X60Y87/VBRK_WR1END1 
pips: CLBLL_R_X23Y83/CLBLL_R.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_R_X23Y84/CLBLL_R.CLBLL_IMUX4->CLBLL_LL_A6 CLBLM_L_X24Y83/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X24Y83/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X24Y83/INT_L.LOGIC_OUTS_L4->>IMUX_L1 INT_L_X24Y83/INT_L.LOGIC_OUTS_L4->>WR1BEG1 INT_R_X23Y83/INT_R.WR1END1->>IMUX2 INT_R_X23Y83/INT_R.WR1END1->>NN2BEG1 INT_R_X23Y84/INT_R.SR1END1->>IMUX4 INT_R_X23Y85/INT_R.NN2END1->>SR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

r[retry]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

newcom.jtagcom0/ar_reg[dmastart]__1 - 
wires: CLBLL_R_X23Y83/CLBLL_ER1BEG2 CLBLL_R_X23Y83/CLBLL_IMUX11 CLBLL_R_X23Y83/CLBLL_LL_A4 CLBLL_R_X23Y84/CLBLL_IMUX18 CLBLL_R_X23Y84/CLBLL_IMUX2 CLBLL_R_X23Y84/CLBLL_IMUX31 CLBLL_R_X23Y84/CLBLL_LL_A2 CLBLL_R_X23Y84/CLBLL_LL_B2 CLBLL_R_X23Y84/CLBLL_LL_BQ CLBLL_R_X23Y84/CLBLL_LL_C5 CLBLL_R_X23Y84/CLBLL_LOGIC_OUTS5 CLBLL_R_X23Y85/CLBLL_EL1BEG0 CLBLL_R_X23Y85/CLBLL_IMUX11 CLBLL_R_X23Y85/CLBLL_LL_A4 CLBLM_L_X24Y83/CLBLM_ER1BEG2 CLBLM_L_X24Y83/CLBLM_IMUX22 CLBLM_L_X24Y83/CLBLM_M_C3 CLBLM_L_X24Y84/CLBLM_IMUX31 CLBLM_L_X24Y84/CLBLM_M_C5 CLBLM_L_X24Y85/CLBLM_EL1BEG0 CLBLM_L_X24Y85/CLBLM_IMUX1 CLBLM_L_X24Y85/CLBLM_M_A3 INT_L_X24Y83/ER1END2 INT_L_X24Y83/IMUX_L22 INT_L_X24Y84/EL1END_S3_0 INT_L_X24Y84/IMUX_L31 INT_L_X24Y85/EL1END0 INT_L_X24Y85/IMUX_L1 INT_R_X23Y83/ER1BEG2 INT_R_X23Y83/IMUX11 INT_R_X23Y83/SL1END1 INT_R_X23Y84/IMUX18 INT_R_X23Y84/IMUX2 INT_R_X23Y84/IMUX31 INT_R_X23Y84/LOGIC_OUTS5 INT_R_X23Y84/NL1BEG0 INT_R_X23Y84/NL1END_S3_0 INT_R_X23Y84/NR1BEG1 INT_R_X23Y84/SL1BEG1 INT_R_X23Y85/EL1BEG0 INT_R_X23Y85/IMUX11 INT_R_X23Y85/NL1END0 INT_R_X23Y85/NR1END1 VBRK_X60Y87/VBRK_ER1BEG2 VBRK_X60Y89/VBRK_EL1BEG0 
pips: CLBLL_R_X23Y83/CLBLL_R.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_R_X23Y84/CLBLL_R.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_R_X23Y84/CLBLL_R.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_R_X23Y84/CLBLL_R.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_R_X23Y84/CLBLL_R.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 CLBLL_R_X23Y85/CLBLL_R.CLBLL_IMUX11->CLBLL_LL_A4 CLBLM_L_X24Y83/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X24Y84/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X24Y85/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 INT_L_X24Y83/INT_L.ER1END2->>IMUX_L22 INT_L_X24Y84/INT_L.EL1END_S3_0->>IMUX_L31 INT_L_X24Y85/INT_L.EL1END0->>IMUX_L1 INT_R_X23Y83/INT_R.SL1END1->>ER1BEG2 INT_R_X23Y83/INT_R.SL1END1->>IMUX11 INT_R_X23Y84/INT_R.LOGIC_OUTS5->>IMUX18 INT_R_X23Y84/INT_R.LOGIC_OUTS5->>IMUX2 INT_R_X23Y84/INT_R.LOGIC_OUTS5->>NL1BEG0 INT_R_X23Y84/INT_R.LOGIC_OUTS5->>NR1BEG1 INT_R_X23Y84/INT_R.LOGIC_OUTS5->>SL1BEG1 INT_R_X23Y84/INT_R.NL1END_S3_0->>IMUX31 INT_R_X23Y85/INT_R.NR1END1->>EL1BEG0 INT_R_X23Y85/INT_R.NR1END1->>IMUX11 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 10, 

p_2_in[0] - 
wires: CLBLM_L_X24Y82/CLBLM_BYP1 CLBLM_L_X24Y82/CLBLM_M_AX CLBLM_L_X24Y83/CLBLM_LOGIC_OUTS13 CLBLM_L_X24Y83/CLBLM_M_B INT_L_X24Y82/BYP_ALT1 INT_L_X24Y82/BYP_L1 INT_L_X24Y82/SE2A1 INT_L_X24Y82/WL1END0 INT_L_X24Y83/LOGIC_OUTS_L13 INT_L_X24Y83/SE2BEG1 INT_R_X25Y82/SE2END1 INT_R_X25Y82/WL1BEG0 
pips: CLBLM_L_X24Y82/CLBLM_L.CLBLM_BYP1->CLBLM_M_AX CLBLM_L_X24Y83/CLBLM_L.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_L_X24Y82/INT_L.BYP_ALT1->>BYP_L1 INT_L_X24Y82/INT_L.WL1END0->>BYP_ALT1 INT_L_X24Y83/INT_L.LOGIC_OUTS_L13->>SE2BEG1 INT_R_X25Y82/INT_R.SE2END1->>WL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

newcom.jtagcom0/ar_reg[qual_dreg_n_0_] - 
wires: CLBLL_R_X23Y84/CLBLL_IMUX15 CLBLL_R_X23Y84/CLBLL_IMUX29 CLBLL_R_X23Y84/CLBLL_LL_B1 CLBLL_R_X23Y84/CLBLL_LL_C2 CLBLL_R_X23Y84/CLBLL_LL_CQ CLBLL_R_X23Y84/CLBLL_LOGIC_OUTS6 CLBLL_R_X23Y84/CLBLL_NE4BEG2 CLBLL_R_X23Y85/CLBLL_FAN6 CLBLL_R_X23Y85/CLBLL_IMUX10 CLBLL_R_X23Y85/CLBLL_L_A4 CLBLL_R_X23Y85/CLBLL_L_CE CLBLL_R_X23Y86/CLBLL_EL1BEG0 CLBLL_R_X23Y86/CLBLL_FAN7 CLBLL_R_X23Y86/CLBLL_IMUX18 CLBLL_R_X23Y86/CLBLL_IMUX7 CLBLL_R_X23Y86/CLBLL_LL_A1 CLBLL_R_X23Y86/CLBLL_LL_B2 CLBLL_R_X23Y86/CLBLL_LL_CE CLBLL_R_X25Y83/CLBLL_EL1BEG0 CLBLL_R_X25Y87/CLBLL_ER1BEG3 CLBLL_R_X25Y87/CLBLL_FAN7 CLBLL_R_X25Y87/CLBLL_IMUX1 CLBLL_R_X25Y87/CLBLL_LL_A3 CLBLL_R_X25Y87/CLBLL_LL_CE CLBLL_R_X25Y88/CLBLL_IMUX1 CLBLL_R_X25Y88/CLBLL_LL_A3 CLBLL_R_X25Y89/CLBLL_IMUX0 CLBLL_R_X25Y89/CLBLL_IMUX16 CLBLL_R_X25Y89/CLBLL_L_A3 CLBLL_R_X25Y89/CLBLL_L_B3 CLBLL_R_X25Y90/CLBLL_WW2A0 CLBLL_R_X27Y84/CLBLL_FAN7 CLBLL_R_X27Y84/CLBLL_IMUX17 CLBLL_R_X27Y84/CLBLL_IMUX8 CLBLL_R_X27Y84/CLBLL_LL_A5 CLBLL_R_X27Y84/CLBLL_LL_B3 CLBLL_R_X27Y84/CLBLL_LL_CE CLBLL_R_X27Y85/CLBLL_IMUX17 CLBLL_R_X27Y85/CLBLL_IMUX8 CLBLL_R_X27Y85/CLBLL_LL_A5 CLBLL_R_X27Y85/CLBLL_LL_B3 CLBLL_R_X27Y85/CLBLL_NE2A0 CLBLL_R_X27Y86/CLBLL_IMUX17 CLBLL_R_X27Y86/CLBLL_IMUX2 CLBLL_R_X27Y86/CLBLL_LL_A2 CLBLL_R_X27Y86/CLBLL_LL_B3 CLBLL_R_X27Y86/CLBLL_WR1END1 CLBLL_R_X27Y88/CLBLL_IMUX1 CLBLL_R_X27Y88/CLBLL_IMUX24 CLBLL_R_X27Y88/CLBLL_IMUX32 CLBLL_R_X27Y88/CLBLL_IMUX40 CLBLL_R_X27Y88/CLBLL_LL_A3 CLBLL_R_X27Y88/CLBLL_LL_B5 CLBLL_R_X27Y88/CLBLL_LL_C1 CLBLL_R_X27Y88/CLBLL_LL_D1 CLBLL_R_X27Y90/CLBLL_FAN7 CLBLL_R_X27Y90/CLBLL_IMUX1 CLBLL_R_X27Y90/CLBLL_LL_A3 CLBLL_R_X27Y90/CLBLL_LL_CE CLBLL_R_X27Y91/CLBLL_FAN6 CLBLL_R_X27Y91/CLBLL_IMUX10 CLBLL_R_X27Y91/CLBLL_IMUX25 CLBLL_R_X27Y91/CLBLL_L_A4 CLBLL_R_X27Y91/CLBLL_L_B5 CLBLL_R_X27Y91/CLBLL_L_CE CLBLL_R_X27Y91/CLBLL_WR1END1 CLBLL_R_X27Y92/CLBLL_FAN6 CLBLL_R_X27Y92/CLBLL_FAN7 CLBLL_R_X27Y92/CLBLL_IMUX0 CLBLL_R_X27Y92/CLBLL_IMUX14 CLBLL_R_X27Y92/CLBLL_IMUX2 CLBLL_R_X27Y92/CLBLL_LL_A2 CLBLL_R_X27Y92/CLBLL_LL_CE CLBLL_R_X27Y92/CLBLL_L_A3 CLBLL_R_X27Y92/CLBLL_L_B1 CLBLL_R_X27Y92/CLBLL_L_CE CLBLM_L_X24Y82/CLBLM_FAN7 CLBLM_L_X24Y82/CLBLM_IMUX3 CLBLM_L_X24Y82/CLBLM_L_A2 CLBLM_L_X24Y82/CLBLM_M_CE CLBLM_L_X24Y83/CLBLM_IMUX17 CLBLM_L_X24Y83/CLBLM_M_B3 CLBLM_L_X24Y84/CLBLM_IMUX28 CLBLM_L_X24Y84/CLBLM_M_C4 CLBLM_L_X24Y84/CLBLM_NE4BEG2 CLBLM_L_X24Y85/CLBLM_IMUX8 CLBLM_L_X24Y85/CLBLM_M_A5 CLBLM_L_X24Y86/CLBLM_EL1BEG0 CLBLM_L_X24Y90/CLBLM_FAN7 CLBLM_L_X24Y90/CLBLM_IMUX1 CLBLM_L_X24Y90/CLBLM_M_A3 CLBLM_L_X24Y90/CLBLM_M_CE CLBLM_L_X26Y83/CLBLM_EL1BEG0 CLBLM_L_X26Y85/CLBLM_IMUX7 CLBLM_L_X26Y85/CLBLM_M_A1 CLBLM_L_X26Y86/CLBLM_IMUX11 CLBLM_L_X26Y86/CLBLM_IMUX18 CLBLM_L_X26Y86/CLBLM_IMUX22 CLBLM_L_X26Y86/CLBLM_IMUX44 CLBLM_L_X26Y86/CLBLM_M_A4 CLBLM_L_X26Y86/CLBLM_M_B2 CLBLM_L_X26Y86/CLBLM_M_C3 CLBLM_L_X26Y86/CLBLM_M_D4 CLBLM_L_X26Y87/CLBLM_ER1BEG3 CLBLM_L_X26Y87/CLBLM_IMUX15 CLBLM_L_X26Y87/CLBLM_IMUX32 CLBLM_L_X26Y87/CLBLM_IMUX8 CLBLM_L_X26Y87/CLBLM_M_A5 CLBLM_L_X26Y87/CLBLM_M_B1 CLBLM_L_X26Y87/CLBLM_M_C1 CLBLM_L_X26Y89/CLBLM_IMUX24 CLBLM_L_X26Y89/CLBLM_IMUX32 CLBLM_L_X26Y89/CLBLM_IMUX40 CLBLM_L_X26Y89/CLBLM_IMUX8 CLBLM_L_X26Y89/CLBLM_M_A5 CLBLM_L_X26Y89/CLBLM_M_B5 CLBLM_L_X26Y89/CLBLM_M_C1 CLBLM_L_X26Y89/CLBLM_M_D1 CLBLM_L_X26Y90/CLBLM_WW2A0 CLBLM_L_X28Y85/CLBLM_IMUX1 CLBLM_L_X28Y85/CLBLM_IMUX12 CLBLM_L_X28Y85/CLBLM_M_A3 CLBLM_L_X28Y85/CLBLM_M_B6 CLBLM_L_X28Y85/CLBLM_NE2A0 CLBLM_L_X28Y86/CLBLM_IMUX1 CLBLM_L_X28Y86/CLBLM_IMUX17 CLBLM_L_X28Y86/CLBLM_M_A3 CLBLM_L_X28Y86/CLBLM_M_B3 CLBLM_L_X28Y86/CLBLM_WR1END1 CLBLM_L_X28Y87/CLBLM_IMUX1 CLBLM_L_X28Y87/CLBLM_IMUX24 CLBLM_L_X28Y87/CLBLM_IMUX32 CLBLM_L_X28Y87/CLBLM_IMUX40 CLBLM_L_X28Y87/CLBLM_M_A3 CLBLM_L_X28Y87/CLBLM_M_B5 CLBLM_L_X28Y87/CLBLM_M_C1 CLBLM_L_X28Y87/CLBLM_M_D1 CLBLM_L_X28Y88/CLBLM_FAN7 CLBLM_L_X28Y88/CLBLM_IMUX1 CLBLM_L_X28Y88/CLBLM_M_A3 CLBLM_L_X28Y88/CLBLM_M_CE CLBLM_L_X28Y89/CLBLM_FAN7 CLBLM_L_X28Y89/CLBLM_IMUX1 CLBLM_L_X28Y89/CLBLM_M_A3 CLBLM_L_X28Y89/CLBLM_M_CE CLBLM_L_X28Y90/CLBLM_FAN7 CLBLM_L_X28Y90/CLBLM_IMUX8 CLBLM_L_X28Y90/CLBLM_M_A5 CLBLM_L_X28Y90/CLBLM_M_CE CLBLM_L_X28Y91/CLBLM_FAN7 CLBLM_L_X28Y91/CLBLM_IMUX1 CLBLM_L_X28Y91/CLBLM_M_A3 CLBLM_L_X28Y91/CLBLM_M_CE CLBLM_L_X28Y91/CLBLM_WR1END1 INT_L_X24Y82/FAN_ALT7 INT_L_X24Y82/FAN_L7 INT_L_X24Y82/IMUX_L3 INT_L_X24Y82/SR1END1 INT_L_X24Y83/IMUX_L17 INT_L_X24Y83/SE2A1 INT_L_X24Y83/SR1BEG1 INT_L_X24Y83/WL1END0 INT_L_X24Y84/IMUX_L28 INT_L_X24Y84/NE6A2 INT_L_X24Y84/SE2BEG1 INT_L_X24Y84/SR1END1 INT_L_X24Y85/EL1END_S3_0 INT_L_X24Y85/IMUX_L8 INT_L_X24Y85/NE6B2 INT_L_X24Y85/SL1END0 INT_L_X24Y85/SR1BEG1 INT_L_X24Y86/EL1END0 INT_L_X24Y86/NE2BEG0 INT_L_X24Y86/NE6C2 INT_L_X24Y86/SL1BEG0 INT_L_X24Y87/NE2A0 INT_L_X24Y87/NE6D2 INT_L_X24Y88/NE6E2 INT_L_X24Y90/BYP_ALT4 INT_L_X24Y90/BYP_BOUNCE4 INT_L_X24Y90/FAN_ALT7 INT_L_X24Y90/FAN_L7 INT_L_X24Y90/IMUX_L1 INT_L_X24Y90/WW2END0 INT_L_X26Y82/EL1END_S3_0 INT_L_X26Y83/EL1END0 INT_L_X26Y83/NE2BEG0 INT_L_X26Y84/NE2A0 INT_L_X26Y85/IMUX_L7 INT_L_X26Y85/SS2END3 INT_L_X26Y86/BYP_ALT4 INT_L_X26Y86/BYP_BOUNCE4 INT_L_X26Y86/IMUX_L11 INT_L_X26Y86/IMUX_L18 INT_L_X26Y86/IMUX_L22 INT_L_X26Y86/IMUX_L44 INT_L_X26Y86/NL1BEG0 INT_L_X26Y86/NL1END_S3_0 INT_L_X26Y86/SS2A3 INT_L_X26Y86/SS2END_N0_3 INT_L_X26Y86/WR1END1 INT_L_X26Y87/ER1END3 INT_L_X26Y87/IMUX_L15 INT_L_X26Y87/IMUX_L32 INT_L_X26Y87/IMUX_L8 INT_L_X26Y87/NL1END0 INT_L_X26Y87/SS2BEG3 INT_L_X26Y88/ER1END_N3_3 INT_L_X26Y88/NW2END_S0_0 INT_L_X26Y89/IMUX_L24 INT_L_X26Y89/IMUX_L32 INT_L_X26Y89/IMUX_L40 INT_L_X26Y89/IMUX_L8 INT_L_X26Y89/NW2END0 INT_L_X26Y90/WL1END0 INT_L_X26Y90/WW2BEG0 INT_L_X28Y84/NE2END_S3_0 INT_L_X28Y85/BYP_ALT0 INT_L_X28Y85/BYP_BOUNCE0 INT_L_X28Y85/IMUX_L1 INT_L_X28Y85/IMUX_L12 INT_L_X28Y85/NE2END0 INT_L_X28Y85/NR1BEG0 INT_L_X28Y86/IMUX_L1 INT_L_X28Y86/IMUX_L17 INT_L_X28Y86/NR1BEG0 INT_L_X28Y86/NR1END0 INT_L_X28Y86/WR1BEG1 INT_L_X28Y87/IMUX_L1 INT_L_X28Y87/IMUX_L24 INT_L_X28Y87/IMUX_L32 INT_L_X28Y87/IMUX_L40 INT_L_X28Y87/NR1BEG0 INT_L_X28Y87/NR1END0 INT_L_X28Y88/BYP_ALT0 INT_L_X28Y88/BYP_BOUNCE0 INT_L_X28Y88/FAN_ALT7 INT_L_X28Y88/FAN_L7 INT_L_X28Y88/IMUX_L1 INT_L_X28Y88/NR1BEG0 INT_L_X28Y88/NR1END0 INT_L_X28Y89/BYP_ALT0 INT_L_X28Y89/BYP_BOUNCE0 INT_L_X28Y89/FAN_ALT7 INT_L_X28Y89/FAN_L7 INT_L_X28Y89/IMUX_L1 INT_L_X28Y89/NR1BEG0 INT_L_X28Y89/NR1END0 INT_L_X28Y90/BYP_ALT0 INT_L_X28Y90/BYP_BOUNCE0 INT_L_X28Y90/FAN_ALT7 INT_L_X28Y90/FAN_L7 INT_L_X28Y90/IMUX_L8 INT_L_X28Y90/NR1BEG0 INT_L_X28Y90/NR1END0 INT_L_X28Y91/BYP_ALT0 INT_L_X28Y91/BYP_BOUNCE0 INT_L_X28Y91/FAN_ALT7 INT_L_X28Y91/FAN_L7 INT_L_X28Y91/IMUX_L1 INT_L_X28Y91/NR1END0 INT_L_X28Y91/WR1BEG1 INT_R_X23Y84/FAN_BOUNCE_S3_6 INT_R_X23Y84/IMUX15 INT_R_X23Y84/IMUX29 INT_R_X23Y84/LOGIC_OUTS6 INT_R_X23Y84/NE6BEG2 INT_R_X23Y84/NL1BEG1 INT_R_X23Y85/BYP_ALT1 INT_R_X23Y85/BYP_BOUNCE1 INT_R_X23Y85/FAN6 INT_R_X23Y85/FAN_ALT6 INT_R_X23Y85/FAN_BOUNCE6 INT_R_X23Y85/IMUX10 INT_R_X23Y85/NL1END1 INT_R_X23Y85/NR1BEG1 INT_R_X23Y86/EL1BEG0 INT_R_X23Y86/FAN7 INT_R_X23Y86/FAN_ALT7 INT_R_X23Y86/GFAN1 INT_R_X23Y86/IMUX18 INT_R_X23Y86/IMUX7 INT_R_X23Y86/NR1END1 INT_R_X25Y83/EL1BEG0 INT_R_X25Y83/SE2END1 INT_R_X25Y83/WL1BEG0 INT_R_X25Y86/NE2END_S3_0 INT_R_X25Y87/ER1BEG3 INT_R_X25Y87/FAN7 INT_R_X25Y87/FAN_ALT7 INT_R_X25Y87/IMUX1 INT_R_X25Y87/NE2END0 INT_R_X25Y87/NR1BEG0 INT_R_X25Y87/SL1END2 INT_R_X25Y88/IMUX1 INT_R_X25Y88/NE6END2 INT_R_X25Y88/NR1BEG0 INT_R_X25Y88/NR1END0 INT_R_X25Y88/SL1BEG2 INT_R_X25Y89/IMUX0 INT_R_X25Y89/IMUX16 INT_R_X25Y89/NR1END0 INT_R_X25Y90/WW2A0 INT_R_X27Y83/NE2END_S3_0 INT_R_X27Y84/BYP_ALT0 INT_R_X27Y84/BYP_BOUNCE0 INT_R_X27Y84/FAN7 INT_R_X27Y84/FAN_ALT7 INT_R_X27Y84/IMUX17 INT_R_X27Y84/IMUX8 INT_R_X27Y84/NE2BEG0 INT_R_X27Y84/NE2END0 INT_R_X27Y84/NN2BEG0 INT_R_X27Y84/NR1BEG0 INT_R_X27Y85/IMUX17 INT_R_X27Y85/IMUX8 INT_R_X27Y85/NE2A0 INT_R_X27Y85/NN2A0 INT_R_X27Y85/NN2END_S2_0 INT_R_X27Y85/NR1END0 INT_R_X27Y86/IMUX17 INT_R_X27Y86/IMUX2 INT_R_X27Y86/NN2BEG0 INT_R_X27Y86/NN2END0 INT_R_X27Y86/WR1BEG1 INT_R_X27Y86/WR1END1 INT_R_X27Y87/NN2A0 INT_R_X27Y87/NN2END_S2_0 INT_R_X27Y88/IMUX1 INT_R_X27Y88/IMUX24 INT_R_X27Y88/IMUX32 INT_R_X27Y88/IMUX40 INT_R_X27Y88/NN2BEG0 INT_R_X27Y88/NN2END0 INT_R_X27Y88/NW2BEG0 INT_R_X27Y89/NN2A0 INT_R_X27Y89/NN2END_S2_0 INT_R_X27Y89/NW2A0 INT_R_X27Y90/FAN7 INT_R_X27Y90/FAN_ALT7 INT_R_X27Y90/IMUX1 INT_R_X27Y90/NN2END0 INT_R_X27Y90/SR1END1 INT_R_X27Y90/WL1BEG0 INT_R_X27Y91/FAN6 INT_R_X27Y91/FAN_ALT6 INT_R_X27Y91/IMUX10 INT_R_X27Y91/IMUX25 INT_R_X27Y91/NL1BEG0 INT_R_X27Y91/NL1END_S3_0 INT_R_X27Y91/SR1BEG1 INT_R_X27Y91/WR1END1 INT_R_X27Y92/BYP_ALT4 INT_R_X27Y92/BYP_BOUNCE4 INT_R_X27Y92/FAN6 INT_R_X27Y92/FAN7 INT_R_X27Y92/FAN_ALT1 INT_R_X27Y92/FAN_ALT6 INT_R_X27Y92/FAN_ALT7 INT_R_X27Y92/FAN_BOUNCE1 INT_R_X27Y92/IMUX0 INT_R_X27Y92/IMUX14 INT_R_X27Y92/IMUX2 INT_R_X27Y92/NL1BEG_N3 INT_R_X27Y92/NL1END0 VBRK_X60Y88/VBRK_NE4BEG2 VBRK_X60Y90/VBRK_EL1BEG0 
pips: CLBLL_R_X23Y84/CLBLL_R.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_R_X23Y84/CLBLL_R.CLBLL_IMUX29->CLBLL_LL_C2 CLBLL_R_X23Y84/CLBLL_R.CLBLL_LL_CQ->CLBLL_LOGIC_OUTS6 CLBLL_R_X23Y85/CLBLL_R.CLBLL_FAN6->CLBLL_L_CE CLBLL_R_X23Y85/CLBLL_R.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_R_X23Y86/CLBLL_R.CLBLL_FAN7->CLBLL_LL_CE CLBLL_R_X23Y86/CLBLL_R.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_R_X23Y86/CLBLL_R.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_R_X25Y87/CLBLL_R.CLBLL_FAN7->CLBLL_LL_CE CLBLL_R_X25Y87/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_R_X25Y88/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_R_X25Y89/CLBLL_R.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_R_X25Y89/CLBLL_R.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_R_X27Y84/CLBLL_R.CLBLL_FAN7->CLBLL_LL_CE CLBLL_R_X27Y84/CLBLL_R.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_R_X27Y84/CLBLL_R.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_R_X27Y85/CLBLL_R.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_R_X27Y85/CLBLL_R.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_R_X27Y86/CLBLL_R.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_R_X27Y86/CLBLL_R.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_R_X27Y88/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_R_X27Y88/CLBLL_R.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_R_X27Y88/CLBLL_R.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_R_X27Y88/CLBLL_R.CLBLL_IMUX40->CLBLL_LL_D1 CLBLL_R_X27Y90/CLBLL_R.CLBLL_FAN7->CLBLL_LL_CE CLBLL_R_X27Y90/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_R_X27Y91/CLBLL_R.CLBLL_FAN6->CLBLL_L_CE CLBLL_R_X27Y91/CLBLL_R.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_R_X27Y91/CLBLL_R.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_R_X27Y92/CLBLL_R.CLBLL_FAN6->CLBLL_L_CE CLBLL_R_X27Y92/CLBLL_R.CLBLL_FAN7->CLBLL_LL_CE CLBLL_R_X27Y92/CLBLL_R.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_R_X27Y92/CLBLL_R.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_R_X27Y92/CLBLL_R.CLBLL_IMUX2->CLBLL_LL_A2 CLBLM_L_X24Y82/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X24Y82/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X24Y83/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X24Y84/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X24Y85/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X24Y90/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X24Y90/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X26Y85/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_L_X26Y86/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X26Y86/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X26Y86/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X26Y86/CLBLM_L.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_L_X26Y87/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X26Y87/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X26Y87/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X26Y89/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X26Y89/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X26Y89/CLBLM_L.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_L_X26Y89/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X28Y85/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X28Y85/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_L_X28Y86/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X28Y86/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X28Y87/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X28Y87/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X28Y87/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X28Y87/CLBLM_L.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_L_X28Y88/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X28Y88/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X28Y89/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X28Y89/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X28Y90/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X28Y90/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X28Y91/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X28Y91/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 INT_L_X24Y82/INT_L.FAN_ALT7->>FAN_L7 INT_L_X24Y82/INT_L.SR1END1->>FAN_ALT7 INT_L_X24Y82/INT_L.SR1END1->>IMUX_L3 INT_L_X24Y83/INT_L.WL1END0->>IMUX_L17 INT_L_X24Y83/INT_L.WL1END0->>SR1BEG1 INT_L_X24Y84/INT_L.SR1END1->>IMUX_L28 INT_L_X24Y84/INT_L.SR1END1->>SE2BEG1 INT_L_X24Y85/INT_L.SL1END0->>IMUX_L8 INT_L_X24Y85/INT_L.SL1END0->>SR1BEG1 INT_L_X24Y86/INT_L.EL1END0->>NE2BEG0 INT_L_X24Y86/INT_L.EL1END0->>SL1BEG0 INT_L_X24Y90/INT_L.BYP_ALT4->>BYP_BOUNCE4 INT_L_X24Y90/INT_L.BYP_BOUNCE4->>FAN_ALT7 INT_L_X24Y90/INT_L.FAN_ALT7->>FAN_L7 INT_L_X24Y90/INT_L.WW2END0->>BYP_ALT4 INT_L_X24Y90/INT_L.WW2END0->>IMUX_L1 INT_L_X26Y83/INT_L.EL1END0->>NE2BEG0 INT_L_X26Y85/INT_L.SS2END3->>IMUX_L7 INT_L_X26Y86/INT_L.BYP_ALT4->>BYP_BOUNCE4 INT_L_X26Y86/INT_L.BYP_BOUNCE4->>IMUX_L22 INT_L_X26Y86/INT_L.BYP_BOUNCE4->>IMUX_L44 INT_L_X26Y86/INT_L.WR1END1->>BYP_ALT4 INT_L_X26Y86/INT_L.WR1END1->>IMUX_L11 INT_L_X26Y86/INT_L.WR1END1->>IMUX_L18 INT_L_X26Y86/INT_L.WR1END1->>NL1BEG0 INT_L_X26Y87/INT_L.ER1END3->>IMUX_L15 INT_L_X26Y87/INT_L.ER1END3->>SS2BEG3 INT_L_X26Y87/INT_L.NL1END0->>IMUX_L32 INT_L_X26Y87/INT_L.NL1END0->>IMUX_L8 INT_L_X26Y89/INT_L.NW2END0->>IMUX_L24 INT_L_X26Y89/INT_L.NW2END0->>IMUX_L32 INT_L_X26Y89/INT_L.NW2END0->>IMUX_L40 INT_L_X26Y89/INT_L.NW2END0->>IMUX_L8 INT_L_X26Y90/INT_L.WL1END0->>WW2BEG0 INT_L_X28Y85/INT_L.BYP_ALT0->>BYP_BOUNCE0 INT_L_X28Y85/INT_L.BYP_BOUNCE0->>IMUX_L12 INT_L_X28Y85/INT_L.NE2END0->>BYP_ALT0 INT_L_X28Y85/INT_L.NE2END0->>IMUX_L1 INT_L_X28Y85/INT_L.NE2END0->>NR1BEG0 INT_L_X28Y86/INT_L.NR1END0->>IMUX_L1 INT_L_X28Y86/INT_L.NR1END0->>IMUX_L17 INT_L_X28Y86/INT_L.NR1END0->>NR1BEG0 INT_L_X28Y86/INT_L.NR1END0->>WR1BEG1 INT_L_X28Y87/INT_L.NR1END0->>IMUX_L1 INT_L_X28Y87/INT_L.NR1END0->>IMUX_L24 INT_L_X28Y87/INT_L.NR1END0->>IMUX_L32 INT_L_X28Y87/INT_L.NR1END0->>IMUX_L40 INT_L_X28Y87/INT_L.NR1END0->>NR1BEG0 INT_L_X28Y88/INT_L.BYP_ALT0->>BYP_BOUNCE0 INT_L_X28Y88/INT_L.BYP_BOUNCE0->>FAN_ALT7 INT_L_X28Y88/INT_L.FAN_ALT7->>FAN_L7 INT_L_X28Y88/INT_L.NR1END0->>BYP_ALT0 INT_L_X28Y88/INT_L.NR1END0->>IMUX_L1 INT_L_X28Y88/INT_L.NR1END0->>NR1BEG0 INT_L_X28Y89/INT_L.BYP_ALT0->>BYP_BOUNCE0 INT_L_X28Y89/INT_L.BYP_BOUNCE0->>FAN_ALT7 INT_L_X28Y89/INT_L.FAN_ALT7->>FAN_L7 INT_L_X28Y89/INT_L.NR1END0->>BYP_ALT0 INT_L_X28Y89/INT_L.NR1END0->>IMUX_L1 INT_L_X28Y89/INT_L.NR1END0->>NR1BEG0 INT_L_X28Y90/INT_L.BYP_ALT0->>BYP_BOUNCE0 INT_L_X28Y90/INT_L.BYP_BOUNCE0->>FAN_ALT7 INT_L_X28Y90/INT_L.FAN_ALT7->>FAN_L7 INT_L_X28Y90/INT_L.NR1END0->>BYP_ALT0 INT_L_X28Y90/INT_L.NR1END0->>IMUX_L8 INT_L_X28Y90/INT_L.NR1END0->>NR1BEG0 INT_L_X28Y91/INT_L.BYP_ALT0->>BYP_BOUNCE0 INT_L_X28Y91/INT_L.BYP_BOUNCE0->>FAN_ALT7 INT_L_X28Y91/INT_L.FAN_ALT7->>FAN_L7 INT_L_X28Y91/INT_L.NR1END0->>BYP_ALT0 INT_L_X28Y91/INT_L.NR1END0->>IMUX_L1 INT_L_X28Y91/INT_L.NR1END0->>WR1BEG1 INT_R_X23Y84/INT_R.FAN_BOUNCE_S3_6->>IMUX15 INT_R_X23Y84/INT_R.LOGIC_OUTS6->>IMUX29 INT_R_X23Y84/INT_R.LOGIC_OUTS6->>NE6BEG2 INT_R_X23Y84/INT_R.LOGIC_OUTS6->>NL1BEG1 INT_R_X23Y85/INT_R.BYP_ALT1->>BYP_BOUNCE1 INT_R_X23Y85/INT_R.BYP_BOUNCE1->>FAN_ALT6 INT_R_X23Y85/INT_R.FAN_ALT6->>FAN6 INT_R_X23Y85/INT_R.FAN_ALT6->>FAN_BOUNCE6 INT_R_X23Y85/INT_R.NL1END1->>BYP_ALT1 INT_R_X23Y85/INT_R.NL1END1->>IMUX10 INT_R_X23Y85/INT_R.NL1END1->>NR1BEG1 INT_R_X23Y86/INT_R.FAN_ALT7->>FAN7 INT_R_X23Y86/INT_R.GFAN1->>FAN_ALT7 INT_R_X23Y86/INT_R.GFAN1->>IMUX7 INT_R_X23Y86/INT_R.NR1END1->>EL1BEG0 INT_R_X23Y86/INT_R.NR1END1->>GFAN1 INT_R_X23Y86/INT_R.NR1END1->>IMUX18 INT_R_X25Y83/INT_R.SE2END1->>EL1BEG0 INT_R_X25Y83/INT_R.SE2END1->>WL1BEG0 INT_R_X25Y87/INT_R.FAN_ALT7->>FAN7 INT_R_X25Y87/INT_R.NE2END0->>IMUX1 INT_R_X25Y87/INT_R.NE2END0->>NR1BEG0 INT_R_X25Y87/INT_R.SL1END2->>ER1BEG3 INT_R_X25Y87/INT_R.SL1END2->>FAN_ALT7 INT_R_X25Y88/INT_R.NE6END2->>SL1BEG2 INT_R_X25Y88/INT_R.NR1END0->>IMUX1 INT_R_X25Y88/INT_R.NR1END0->>NR1BEG0 INT_R_X25Y89/INT_R.NR1END0->>IMUX0 INT_R_X25Y89/INT_R.NR1END0->>IMUX16 INT_R_X27Y84/INT_R.BYP_ALT0->>BYP_BOUNCE0 INT_R_X27Y84/INT_R.BYP_BOUNCE0->>FAN_ALT7 INT_R_X27Y84/INT_R.FAN_ALT7->>FAN7 INT_R_X27Y84/INT_R.NE2END0->>BYP_ALT0 INT_R_X27Y84/INT_R.NE2END0->>IMUX17 INT_R_X27Y84/INT_R.NE2END0->>IMUX8 INT_R_X27Y84/INT_R.NE2END0->>NE2BEG0 INT_R_X27Y84/INT_R.NE2END0->>NN2BEG0 INT_R_X27Y84/INT_R.NE2END0->>NR1BEG0 INT_R_X27Y85/INT_R.NR1END0->>IMUX17 INT_R_X27Y85/INT_R.NR1END0->>IMUX8 INT_R_X27Y86/INT_R.NN2END0->>IMUX17 INT_R_X27Y86/INT_R.NN2END0->>NN2BEG0 INT_R_X27Y86/INT_R.NN2END0->>WR1BEG1 INT_R_X27Y86/INT_R.WR1END1->>IMUX2 INT_R_X27Y88/INT_R.NN2END0->>IMUX1 INT_R_X27Y88/INT_R.NN2END0->>IMUX24 INT_R_X27Y88/INT_R.NN2END0->>IMUX32 INT_R_X27Y88/INT_R.NN2END0->>IMUX40 INT_R_X27Y88/INT_R.NN2END0->>NN2BEG0 INT_R_X27Y88/INT_R.NN2END0->>NW2BEG0 INT_R_X27Y90/INT_R.FAN_ALT7->>FAN7 INT_R_X27Y90/INT_R.NN2END0->>IMUX1 INT_R_X27Y90/INT_R.SR1END1->>FAN_ALT7 INT_R_X27Y90/INT_R.SR1END1->>WL1BEG0 INT_R_X27Y91/INT_R.FAN_ALT6->>FAN6 INT_R_X27Y91/INT_R.WR1END1->>FAN_ALT6 INT_R_X27Y91/INT_R.WR1END1->>IMUX10 INT_R_X27Y91/INT_R.WR1END1->>IMUX25 INT_R_X27Y91/INT_R.WR1END1->>NL1BEG0 INT_R_X27Y91/INT_R.WR1END1->>SR1BEG1 INT_R_X27Y92/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X27Y92/INT_R.BYP_BOUNCE4->>FAN_ALT7 INT_R_X27Y92/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X27Y92/INT_R.FAN_ALT6->>FAN6 INT_R_X27Y92/INT_R.FAN_ALT7->>FAN7 INT_R_X27Y92/INT_R.FAN_BOUNCE1->>BYP_ALT4 INT_R_X27Y92/INT_R.FAN_BOUNCE1->>FAN_ALT6 INT_R_X27Y92/INT_R.FAN_BOUNCE1->>IMUX2 INT_R_X27Y92/INT_R.NL1BEG_N3->>FAN_ALT1 INT_R_X27Y92/INT_R.NL1BEG_N3->>IMUX14 INT_R_X27Y92/INT_R.NL1END0->>IMUX0 INT_R_X27Y92/INT_R.NL1END0->>NL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 107, 

newcom.jtagcom0/i0[0] - 
wires: CLBLM_L_X24Y83/CLBLM_IMUX24 CLBLM_L_X24Y83/CLBLM_M_B5 CLBLM_L_X24Y85/CLBLM_LOGIC_OUTS4 CLBLM_L_X24Y85/CLBLM_M_AQ INT_L_X24Y83/IMUX_L24 INT_L_X24Y83/SS2END0 INT_L_X24Y84/SS2A0 INT_L_X24Y85/LOGIC_OUTS_L4 INT_L_X24Y85/SS2BEG0 
pips: CLBLM_L_X24Y83/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X24Y85/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X24Y83/INT_L.SS2END0->>IMUX_L24 INT_L_X24Y85/INT_L.LOGIC_OUTS_L4->>SS2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

p_2_in[10] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

newcom.jtagcom0/i0[10] - 
wires: CLBLL_R_X25Y85/CLBLL_EL1BEG1 CLBLL_R_X25Y85/CLBLL_IMUX36 CLBLL_R_X25Y85/CLBLL_L_D2 CLBLL_R_X27Y84/CLBLL_IMUX2 CLBLL_R_X27Y84/CLBLL_LL_A2 CLBLM_L_X24Y85/CLBLM_LOGIC_OUTS21 CLBLM_L_X24Y85/CLBLM_M_BMUX CLBLM_L_X26Y85/CLBLM_EL1BEG1 INT_L_X24Y85/EL1BEG2 INT_L_X24Y85/LOGIC_OUTS_L21 INT_L_X26Y84/SE2A1 INT_L_X26Y85/EL1END1 INT_L_X26Y85/SE2BEG1 INT_R_X25Y85/EL1BEG1 INT_R_X25Y85/EL1END2 INT_R_X25Y85/IMUX36 INT_R_X27Y84/IMUX2 INT_R_X27Y84/SE2END1 
pips: CLBLL_R_X25Y85/CLBLL_R.CLBLL_IMUX36->CLBLL_L_D2 CLBLL_R_X27Y84/CLBLL_R.CLBLL_IMUX2->CLBLL_LL_A2 CLBLM_L_X24Y85/CLBLM_L.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_L_X24Y85/INT_L.LOGIC_OUTS_L21->>EL1BEG2 INT_L_X26Y85/INT_L.EL1END1->>SE2BEG1 INT_R_X25Y85/INT_R.EL1END2->>EL1BEG1 INT_R_X25Y85/INT_R.EL1END2->>IMUX36 INT_R_X27Y84/INT_R.SE2END1->>IMUX2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

p_2_in[11] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

newcom.jtagcom0/i0[11] - 
wires: CLBLL_R_X25Y87/CLBLL_IMUX7 CLBLL_R_X25Y87/CLBLL_LL_A1 CLBLM_L_X24Y85/CLBLM_BYP4 CLBLM_L_X24Y85/CLBLM_M_BX CLBLM_L_X24Y88/CLBLM_LOGIC_OUTS0 CLBLM_L_X24Y88/CLBLM_L_AQ INT_L_X24Y85/BYP_ALT4 INT_L_X24Y85/BYP_L4 INT_L_X24Y85/SR1BEG_S0 INT_L_X24Y85/SW2END3 INT_L_X24Y86/SW2END_N0_3 INT_L_X24Y87/EL1BEG3 INT_L_X24Y88/EL1BEG_N3 INT_L_X24Y88/LOGIC_OUTS_L0 INT_R_X25Y85/SW2A3 INT_R_X25Y86/SL1END3 INT_R_X25Y86/SW2BEG3 INT_R_X25Y87/EL1END3 INT_R_X25Y87/IMUX7 INT_R_X25Y87/SL1BEG3 
pips: CLBLL_R_X25Y87/CLBLL_R.CLBLL_IMUX7->CLBLL_LL_A1 CLBLM_L_X24Y85/CLBLM_L.CLBLM_BYP4->CLBLM_M_BX CLBLM_L_X24Y88/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X24Y85/INT_L.BYP_ALT4->>BYP_L4 INT_L_X24Y85/INT_L.SR1BEG_S0->>BYP_ALT4 INT_L_X24Y85/INT_L.SW2END3->>SR1BEG_S0 INT_L_X24Y88/INT_L.LOGIC_OUTS_L0->>EL1BEG_N3 INT_R_X25Y86/INT_R.SL1END3->>SW2BEG3 INT_R_X25Y87/INT_R.EL1END3->>IMUX7 INT_R_X25Y87/INT_R.EL1END3->>SL1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

p_2_in[12] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

newcom.jtagcom0/i0[12] - 
wires: CLBLL_R_X25Y87/CLBLL_IMUX2 CLBLL_R_X25Y87/CLBLL_LL_A2 CLBLL_R_X25Y90/CLBLL_LOGIC_OUTS0 CLBLL_R_X25Y90/CLBLL_L_AQ CLBLM_L_X24Y88/CLBLM_BYP0 CLBLM_L_X24Y88/CLBLM_L_AX INT_L_X24Y88/BYP_ALT0 INT_L_X24Y88/BYP_L0 INT_L_X24Y88/WL1END0 INT_R_X25Y87/IMUX2 INT_R_X25Y87/SL1END1 INT_R_X25Y88/SL1BEG1 INT_R_X25Y88/SL1END1 INT_R_X25Y88/WL1BEG0 INT_R_X25Y89/SL1BEG1 INT_R_X25Y89/SR1END1 INT_R_X25Y90/LOGIC_OUTS0 INT_R_X25Y90/SR1BEG1 
pips: CLBLL_R_X25Y87/CLBLL_R.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_R_X25Y90/CLBLL_R.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLM_L_X24Y88/CLBLM_L.CLBLM_BYP0->CLBLM_L_AX INT_L_X24Y88/INT_L.BYP_ALT0->>BYP_L0 INT_L_X24Y88/INT_L.WL1END0->>BYP_ALT0 INT_R_X25Y87/INT_R.SL1END1->>IMUX2 INT_R_X25Y88/INT_R.SL1END1->>SL1BEG1 INT_R_X25Y88/INT_R.SL1END1->>WL1BEG0 INT_R_X25Y89/INT_R.SR1END1->>SL1BEG1 INT_R_X25Y90/INT_R.LOGIC_OUTS0->>SR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

p_2_in[13] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

newcom.jtagcom0/i0[13] - 
wires: CLBLL_R_X25Y90/CLBLL_BYP0 CLBLL_R_X25Y90/CLBLL_L_AX CLBLL_R_X25Y90/CLBLL_WW2END0 CLBLL_R_X27Y90/CLBLL_ER1BEG1 CLBLL_R_X27Y90/CLBLL_LOGIC_OUTS0 CLBLL_R_X27Y90/CLBLL_L_AQ CLBLM_L_X26Y90/CLBLM_WW2END0 CLBLM_L_X28Y90/CLBLM_ER1BEG1 CLBLM_L_X28Y90/CLBLM_IMUX11 CLBLM_L_X28Y90/CLBLM_M_A4 INT_L_X26Y90/WW2A0 INT_L_X28Y90/ER1END1 INT_L_X28Y90/IMUX_L11 INT_R_X25Y89/FAN_BOUNCE_S3_2 INT_R_X25Y90/BYP0 INT_R_X25Y90/BYP_ALT0 INT_R_X25Y90/FAN_ALT2 INT_R_X25Y90/FAN_BOUNCE2 INT_R_X25Y90/WW2END0 INT_R_X27Y90/ER1BEG1 INT_R_X27Y90/LOGIC_OUTS0 INT_R_X27Y90/WW2BEG0 
pips: CLBLL_R_X25Y90/CLBLL_R.CLBLL_BYP0->CLBLL_L_AX CLBLL_R_X27Y90/CLBLL_R.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLM_L_X28Y90/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 INT_L_X28Y90/INT_L.ER1END1->>IMUX_L11 INT_R_X25Y90/INT_R.BYP_ALT0->>BYP0 INT_R_X25Y90/INT_R.FAN_ALT2->>FAN_BOUNCE2 INT_R_X25Y90/INT_R.FAN_BOUNCE2->>BYP_ALT0 INT_R_X25Y90/INT_R.WW2END0->>FAN_ALT2 INT_R_X27Y90/INT_R.LOGIC_OUTS0->>ER1BEG1 INT_R_X27Y90/INT_R.LOGIC_OUTS0->>WW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

p_2_in[14] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

newcom.jtagcom0/i0[14] - 
wires: CLBLL_R_X27Y90/CLBLL_EL1BEG0 CLBLL_R_X27Y90/CLBLL_IMUX5 CLBLL_R_X27Y90/CLBLL_LOGIC_OUTS1 CLBLL_R_X27Y90/CLBLL_L_A6 CLBLL_R_X27Y90/CLBLL_L_BQ CLBLM_L_X28Y90/CLBLM_EL1BEG0 CLBLM_L_X28Y90/CLBLM_IMUX1 CLBLM_L_X28Y90/CLBLM_M_A3 INT_L_X28Y89/EL1END_S3_0 INT_L_X28Y90/EL1END0 INT_L_X28Y90/IMUX_L1 INT_R_X27Y90/EL1BEG0 INT_R_X27Y90/FAN_ALT3 INT_R_X27Y90/FAN_BOUNCE3 INT_R_X27Y90/IMUX5 INT_R_X27Y90/LOGIC_OUTS1 INT_R_X27Y90/NL1BEG0 INT_R_X27Y90/NL1END_S3_0 INT_R_X27Y91/NL1END0 
pips: CLBLL_R_X27Y90/CLBLL_R.CLBLL_IMUX5->CLBLL_L_A6 CLBLL_R_X27Y90/CLBLL_R.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 CLBLM_L_X28Y90/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 INT_L_X28Y90/INT_L.EL1END0->>IMUX_L1 INT_R_X27Y90/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X27Y90/INT_R.FAN_BOUNCE3->>IMUX5 INT_R_X27Y90/INT_R.LOGIC_OUTS1->>EL1BEG0 INT_R_X27Y90/INT_R.LOGIC_OUTS1->>NL1BEG0 INT_R_X27Y90/INT_R.NL1END_S3_0->>FAN_ALT3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

p_2_in[15] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

newcom.jtagcom0/i0[15] - 
wires: CLBLL_R_X27Y90/CLBLL_IMUX13 CLBLL_R_X27Y90/CLBLL_L_B6 CLBLL_R_X27Y91/CLBLL_ER1BEG1 CLBLL_R_X27Y91/CLBLL_LL_AQ CLBLL_R_X27Y91/CLBLL_LOGIC_OUTS4 CLBLM_L_X28Y91/CLBLM_ER1BEG1 CLBLM_L_X28Y91/CLBLM_IMUX11 CLBLM_L_X28Y91/CLBLM_M_A4 INT_L_X28Y91/ER1END1 INT_L_X28Y91/IMUX_L11 INT_R_X27Y90/BYP_ALT1 INT_R_X27Y90/BYP_BOUNCE1 INT_R_X27Y90/IMUX13 INT_R_X27Y90/SL1END0 INT_R_X27Y91/ER1BEG1 INT_R_X27Y91/LOGIC_OUTS4 INT_R_X27Y91/SL1BEG0 
pips: CLBLL_R_X27Y90/CLBLL_R.CLBLL_IMUX13->CLBLL_L_B6 CLBLL_R_X27Y91/CLBLL_R.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLM_L_X28Y91/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 INT_L_X28Y91/INT_L.ER1END1->>IMUX_L11 INT_R_X27Y90/INT_R.BYP_ALT1->>BYP_BOUNCE1 INT_R_X27Y90/INT_R.BYP_BOUNCE1->>IMUX13 INT_R_X27Y90/INT_R.SL1END0->>BYP_ALT1 INT_R_X27Y91/INT_R.LOGIC_OUTS4->>ER1BEG1 INT_R_X27Y91/INT_R.LOGIC_OUTS4->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

p_2_in[16] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

newcom.jtagcom0/i0[16] - 
wires: CLBLL_R_X27Y90/CLBLL_IMUX2 CLBLL_R_X27Y90/CLBLL_LL_A2 CLBLL_R_X27Y91/CLBLL_IMUX4 CLBLL_R_X27Y91/CLBLL_LL_A6 CLBLL_R_X27Y91/CLBLL_LL_BQ CLBLL_R_X27Y91/CLBLL_LOGIC_OUTS5 INT_R_X27Y90/FAN_BOUNCE_S3_2 INT_R_X27Y90/IMUX2 INT_R_X27Y90/SL1END1 INT_R_X27Y91/BYP_ALT0 INT_R_X27Y91/BYP_BOUNCE0 INT_R_X27Y91/FAN_ALT2 INT_R_X27Y91/FAN_BOUNCE2 INT_R_X27Y91/IMUX4 INT_R_X27Y91/LOGIC_OUTS5 INT_R_X27Y91/SL1BEG1 
pips: CLBLL_R_X27Y90/CLBLL_R.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_R_X27Y91/CLBLL_R.CLBLL_IMUX4->CLBLL_LL_A6 CLBLL_R_X27Y91/CLBLL_R.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 INT_R_X27Y90/INT_R.SL1END1->>IMUX2 INT_R_X27Y91/INT_R.BYP_ALT0->>BYP_BOUNCE0 INT_R_X27Y91/INT_R.BYP_BOUNCE0->>IMUX4 INT_R_X27Y91/INT_R.FAN_ALT2->>FAN_BOUNCE2 INT_R_X27Y91/INT_R.FAN_BOUNCE2->>BYP_ALT0 INT_R_X27Y91/INT_R.LOGIC_OUTS5->>FAN_ALT2 INT_R_X27Y91/INT_R.LOGIC_OUTS5->>SL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

p_2_in[17] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

newcom.jtagcom0/i0[17] - 
wires: CLBLL_R_X27Y90/CLBLL_LOGIC_OUTS2 CLBLL_R_X27Y90/CLBLL_L_CQ CLBLL_R_X27Y91/CLBLL_IMUX12 CLBLL_R_X27Y91/CLBLL_LL_B6 CLBLL_R_X27Y92/CLBLL_IMUX1 CLBLL_R_X27Y92/CLBLL_LL_A3 INT_R_X27Y90/LOGIC_OUTS2 INT_R_X27Y90/NR1BEG2 INT_R_X27Y91/IMUX12 INT_R_X27Y91/NL1BEG1 INT_R_X27Y91/NR1END2 INT_R_X27Y92/IMUX1 INT_R_X27Y92/NL1END1 
pips: CLBLL_R_X27Y90/CLBLL_R.CLBLL_L_CQ->CLBLL_LOGIC_OUTS2 CLBLL_R_X27Y91/CLBLL_R.CLBLL_IMUX12->CLBLL_LL_B6 CLBLL_R_X27Y92/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 INT_R_X27Y90/INT_R.LOGIC_OUTS2->>NR1BEG2 INT_R_X27Y91/INT_R.NR1END2->>IMUX12 INT_R_X27Y91/INT_R.NR1END2->>NL1BEG1 INT_R_X27Y92/INT_R.NL1END1->>IMUX1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

p_2_in[18] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

newcom.jtagcom0/i0[18] - 
wires: CLBLL_R_X27Y90/CLBLL_IMUX34 CLBLL_R_X27Y90/CLBLL_LOGIC_OUTS3 CLBLL_R_X27Y90/CLBLL_L_C6 CLBLL_R_X27Y90/CLBLL_L_DQ CLBLL_R_X27Y91/CLBLL_ER1BEG0 CLBLM_L_X28Y91/CLBLM_ER1BEG0 CLBLM_L_X28Y91/CLBLM_IMUX2 CLBLM_L_X28Y91/CLBLM_M_A2 INT_L_X28Y91/ER1END0 INT_L_X28Y91/IMUX_L2 INT_R_X27Y90/ER1BEG_S0 INT_R_X27Y90/IMUX34 INT_R_X27Y90/LOGIC_OUTS3 INT_R_X27Y90/SR1BEG_S0 INT_R_X27Y91/ER1BEG0 
pips: CLBLL_R_X27Y90/CLBLL_R.CLBLL_IMUX34->CLBLL_L_C6 CLBLL_R_X27Y90/CLBLL_R.CLBLL_L_DQ->CLBLL_LOGIC_OUTS3 CLBLM_L_X28Y91/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 INT_L_X28Y91/INT_L.ER1END0->>IMUX_L2 INT_R_X27Y90/INT_R.LOGIC_OUTS3->>ER1BEG_S0 INT_R_X27Y90/INT_R.LOGIC_OUTS3->>SR1BEG_S0 INT_R_X27Y90/INT_R.SR1BEG_S0->>IMUX34 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

p_2_in[19] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

newcom.jtagcom0/i0[19] - 
wires: CLBLL_R_X27Y89/CLBLL_SE2A2 CLBLL_R_X27Y89/CLBLL_WL1END1 CLBLL_R_X27Y90/CLBLL_IMUX42 CLBLL_R_X27Y90/CLBLL_LOGIC_OUTS16 CLBLL_R_X27Y90/CLBLL_L_AMUX CLBLL_R_X27Y90/CLBLL_L_D6 CLBLL_R_X27Y92/CLBLL_IMUX3 CLBLL_R_X27Y92/CLBLL_L_A2 CLBLM_L_X28Y89/CLBLM_SE2A2 CLBLM_L_X28Y89/CLBLM_WL1END1 INT_L_X28Y89/SE2END2 INT_L_X28Y89/WL1BEG1 INT_R_X27Y89/NL1BEG1 INT_R_X27Y89/SE2A2 INT_R_X27Y89/WL1END1 INT_R_X27Y90/IMUX42 INT_R_X27Y90/LOGIC_OUTS16 INT_R_X27Y90/NL1END1 INT_R_X27Y90/NN2BEG1 INT_R_X27Y90/SE2BEG2 INT_R_X27Y91/NN2A1 INT_R_X27Y92/IMUX3 INT_R_X27Y92/NN2END1 
pips: CLBLL_R_X27Y90/CLBLL_R.CLBLL_IMUX42->CLBLL_L_D6 CLBLL_R_X27Y90/CLBLL_R.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 CLBLL_R_X27Y92/CLBLL_R.CLBLL_IMUX3->CLBLL_L_A2 INT_L_X28Y89/INT_L.SE2END2->>WL1BEG1 INT_R_X27Y89/INT_R.WL1END1->>NL1BEG1 INT_R_X27Y90/INT_R.LOGIC_OUTS16->>SE2BEG2 INT_R_X27Y90/INT_R.NL1END1->>IMUX42 INT_R_X27Y90/INT_R.NL1END1->>NN2BEG1 INT_R_X27Y92/INT_R.NN2END1->>IMUX3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

p_2_in[1] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

newcom.jtagcom0/i0[1] - 
wires: CLBLL_R_X23Y86/CLBLL_IMUX11 CLBLL_R_X23Y86/CLBLL_LL_A4 CLBLL_R_X23Y86/CLBLL_NW2A2 CLBLM_L_X24Y85/CLBLM_BYP1 CLBLM_L_X24Y85/CLBLM_LOGIC_OUTS6 CLBLM_L_X24Y85/CLBLM_M_AX CLBLM_L_X24Y85/CLBLM_M_CQ CLBLM_L_X24Y86/CLBLM_NW2A2 INT_L_X24Y85/BYP_ALT1 INT_L_X24Y85/BYP_L1 INT_L_X24Y85/FAN_ALT5 INT_L_X24Y85/FAN_BOUNCE5 INT_L_X24Y85/LOGIC_OUTS_L6 INT_L_X24Y85/NW2BEG2 INT_L_X24Y86/NW2A2 INT_R_X23Y86/IMUX11 INT_R_X23Y86/NW2END2 VBRK_X60Y90/VBRK_NW2A2 
pips: CLBLL_R_X23Y86/CLBLL_R.CLBLL_IMUX11->CLBLL_LL_A4 CLBLM_L_X24Y85/CLBLM_L.CLBLM_BYP1->CLBLM_M_AX CLBLM_L_X24Y85/CLBLM_L.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 INT_L_X24Y85/INT_L.BYP_ALT1->>BYP_L1 INT_L_X24Y85/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X24Y85/INT_L.FAN_BOUNCE5->>BYP_ALT1 INT_L_X24Y85/INT_L.LOGIC_OUTS_L6->>FAN_ALT5 INT_L_X24Y85/INT_L.LOGIC_OUTS_L6->>NW2BEG2 INT_R_X23Y86/INT_R.NW2END2->>IMUX11 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

p_2_in[20] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

newcom.jtagcom0/i0[20] - 
wires: CLBLL_R_X27Y89/CLBLL_SE2A3 CLBLL_R_X27Y90/CLBLL_BYP0 CLBLL_R_X27Y90/CLBLL_LOGIC_OUTS17 CLBLL_R_X27Y90/CLBLL_L_AX CLBLL_R_X27Y90/CLBLL_L_BMUX CLBLM_L_X28Y89/CLBLM_IMUX7 CLBLM_L_X28Y89/CLBLM_M_A1 CLBLM_L_X28Y89/CLBLM_SE2A3 INT_L_X26Y89/ER1BEG_S0 INT_L_X26Y89/SW2END3 INT_L_X26Y90/ER1BEG0 INT_L_X26Y90/SW2END_N0_3 INT_L_X28Y89/IMUX_L7 INT_L_X28Y89/SE2END3 INT_R_X27Y89/SE2A3 INT_R_X27Y89/SW2A3 INT_R_X27Y90/BYP0 INT_R_X27Y90/BYP_ALT0 INT_R_X27Y90/ER1END0 INT_R_X27Y90/LOGIC_OUTS17 INT_R_X27Y90/SE2BEG3 INT_R_X27Y90/SW2BEG3 
pips: CLBLL_R_X27Y90/CLBLL_R.CLBLL_BYP0->CLBLL_L_AX CLBLL_R_X27Y90/CLBLL_R.CLBLL_L_BMUX->CLBLL_LOGIC_OUTS17 CLBLM_L_X28Y89/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 INT_L_X26Y89/INT_L.SW2END3->>ER1BEG_S0 INT_L_X28Y89/INT_L.SE2END3->>IMUX_L7 INT_R_X27Y90/INT_R.BYP_ALT0->>BYP0 INT_R_X27Y90/INT_R.ER1END0->>BYP_ALT0 INT_R_X27Y90/INT_R.LOGIC_OUTS17->>SE2BEG3 INT_R_X27Y90/INT_R.LOGIC_OUTS17->>SW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

p_2_in[21] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

newcom.jtagcom0/i0[21] - 
wires: CLBLL_R_X27Y90/CLBLL_BYP5 CLBLL_R_X27Y90/CLBLL_LOGIC_OUTS18 CLBLL_R_X27Y90/CLBLL_L_BX CLBLL_R_X27Y90/CLBLL_L_CMUX CLBLL_R_X27Y92/CLBLL_IMUX16 CLBLL_R_X27Y92/CLBLL_L_B3 INT_R_X27Y90/BYP5 INT_R_X27Y90/BYP_ALT5 INT_R_X27Y90/FAN_ALT5 INT_R_X27Y90/FAN_BOUNCE5 INT_R_X27Y90/LOGIC_OUTS18 INT_R_X27Y90/NL1BEG_N3 INT_R_X27Y90/NN2BEG0 INT_R_X27Y91/NN2A0 INT_R_X27Y91/NN2END_S2_0 INT_R_X27Y92/IMUX16 INT_R_X27Y92/NN2END0 
pips: CLBLL_R_X27Y90/CLBLL_R.CLBLL_BYP5->CLBLL_L_BX CLBLL_R_X27Y90/CLBLL_R.CLBLL_L_CMUX->CLBLL_LOGIC_OUTS18 CLBLL_R_X27Y92/CLBLL_R.CLBLL_IMUX16->CLBLL_L_B3 INT_R_X27Y90/INT_R.BYP_ALT5->>BYP5 INT_R_X27Y90/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X27Y90/INT_R.FAN_BOUNCE5->>BYP_ALT5 INT_R_X27Y90/INT_R.LOGIC_OUTS18->>NL1BEG_N3 INT_R_X27Y90/INT_R.LOGIC_OUTS18->>NN2BEG0 INT_R_X27Y90/INT_R.NL1BEG_N3->>FAN_ALT5 INT_R_X27Y92/INT_R.NN2END0->>IMUX16 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

p_2_in[22] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

newcom.jtagcom0/i0[22] - 
wires: CLBLL_R_X27Y90/CLBLL_BYP2 CLBLL_R_X27Y90/CLBLL_L_CX CLBLL_R_X27Y91/CLBLL_IMUX9 CLBLL_R_X27Y91/CLBLL_LL_CQ CLBLL_R_X27Y91/CLBLL_LOGIC_OUTS6 CLBLL_R_X27Y91/CLBLL_L_A5 INT_R_X27Y90/BYP2 INT_R_X27Y90/BYP_ALT2 INT_R_X27Y90/SL1END2 INT_R_X27Y91/FAN_ALT5 INT_R_X27Y91/FAN_BOUNCE5 INT_R_X27Y91/IMUX9 INT_R_X27Y91/LOGIC_OUTS6 INT_R_X27Y91/SL1BEG2 
pips: CLBLL_R_X27Y90/CLBLL_R.CLBLL_BYP2->CLBLL_L_CX CLBLL_R_X27Y91/CLBLL_R.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_R_X27Y91/CLBLL_R.CLBLL_LL_CQ->CLBLL_LOGIC_OUTS6 INT_R_X27Y90/INT_R.BYP_ALT2->>BYP2 INT_R_X27Y90/INT_R.SL1END2->>BYP_ALT2 INT_R_X27Y91/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X27Y91/INT_R.FAN_BOUNCE5->>IMUX9 INT_R_X27Y91/INT_R.LOGIC_OUTS6->>FAN_ALT5 INT_R_X27Y91/INT_R.LOGIC_OUTS6->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

p_2_in[23] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

newcom.jtagcom0/i0[23] - 
wires: CLBLL_R_X25Y90/CLBLL_ER1BEG2 CLBLL_R_X25Y90/CLBLL_LOGIC_OUTS1 CLBLL_R_X25Y90/CLBLL_L_BQ CLBLL_R_X25Y91/CLBLL_EE2BEG0 CLBLL_R_X27Y91/CLBLL_IMUX16 CLBLL_R_X27Y91/CLBLL_IMUX35 CLBLL_R_X27Y91/CLBLL_LL_C6 CLBLL_R_X27Y91/CLBLL_L_B3 CLBLM_L_X26Y90/CLBLM_ER1BEG2 CLBLM_L_X26Y91/CLBLM_EE2BEG0 INT_L_X26Y90/ER1END2 INT_L_X26Y90/NE2BEG2 INT_L_X26Y91/EE2A0 INT_L_X26Y91/NE2A2 INT_R_X25Y90/ER1BEG2 INT_R_X25Y90/LOGIC_OUTS1 INT_R_X25Y90/NL1BEG0 INT_R_X25Y90/NL1END_S3_0 INT_R_X25Y91/EE2BEG0 INT_R_X25Y91/NL1END0 INT_R_X27Y91/EE2END0 INT_R_X27Y91/IMUX16 INT_R_X27Y91/IMUX35 INT_R_X27Y91/NE2END2 
pips: CLBLL_R_X25Y90/CLBLL_R.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 CLBLL_R_X27Y91/CLBLL_R.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_R_X27Y91/CLBLL_R.CLBLL_IMUX35->CLBLL_LL_C6 INT_L_X26Y90/INT_L.ER1END2->>NE2BEG2 INT_R_X25Y90/INT_R.LOGIC_OUTS1->>ER1BEG2 INT_R_X25Y90/INT_R.LOGIC_OUTS1->>NL1BEG0 INT_R_X25Y91/INT_R.NL1END0->>EE2BEG0 INT_R_X27Y91/INT_R.EE2END0->>IMUX16 INT_R_X27Y91/INT_R.NE2END2->>IMUX35 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

p_2_in[24] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

newcom.jtagcom0/i0[24] - 
wires: CLBLL_R_X23Y86/CLBLL_IMUX24 CLBLL_R_X23Y86/CLBLL_LL_B5 CLBLL_R_X23Y86/CLBLL_SW4END2 CLBLL_R_X25Y90/CLBLL_BYP5 CLBLL_R_X25Y90/CLBLL_LOGIC_OUTS2 CLBLL_R_X25Y90/CLBLL_L_BX CLBLL_R_X25Y90/CLBLL_L_CQ CLBLM_L_X24Y86/CLBLM_SW4END2 INT_L_X24Y86/SW6E2 INT_L_X24Y87/SW6D2 INT_L_X24Y88/SW6C2 INT_L_X24Y89/SW6B2 INT_L_X24Y90/SW6A2 INT_R_X23Y85/SR1END3 INT_R_X23Y86/IMUX24 INT_R_X23Y86/SR1BEG3 INT_R_X23Y86/SR1END_N3_3 INT_R_X23Y86/SW6END2 INT_R_X25Y90/BYP5 INT_R_X25Y90/BYP_ALT4 INT_R_X25Y90/BYP_ALT5 INT_R_X25Y90/BYP_BOUNCE4 INT_R_X25Y90/FAN_ALT7 INT_R_X25Y90/FAN_BOUNCE7 INT_R_X25Y90/LOGIC_OUTS2 INT_R_X25Y90/SW6BEG2 VBRK_X60Y90/VBRK_SW4END2 
pips: CLBLL_R_X23Y86/CLBLL_R.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_R_X25Y90/CLBLL_R.CLBLL_BYP5->CLBLL_L_BX CLBLL_R_X25Y90/CLBLL_R.CLBLL_L_CQ->CLBLL_LOGIC_OUTS2 INT_R_X23Y86/INT_R.SR1END_N3_3->>IMUX24 INT_R_X23Y86/INT_R.SW6END2->>SR1BEG3 INT_R_X25Y90/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X25Y90/INT_R.BYP_ALT5->>BYP5 INT_R_X25Y90/INT_R.BYP_BOUNCE4->>BYP_ALT5 INT_R_X25Y90/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X25Y90/INT_R.FAN_BOUNCE7->>BYP_ALT4 INT_R_X25Y90/INT_R.LOGIC_OUTS2->>FAN_ALT7 INT_R_X25Y90/INT_R.LOGIC_OUTS2->>SW6BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

p_2_in[25] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

newcom.jtagcom0/i0[25] - 
wires: CLBLL_R_X25Y90/CLBLL_BYP2 CLBLL_R_X25Y90/CLBLL_L_CX CLBLL_R_X25Y90/CLBLL_WR1END1 CLBLL_R_X27Y88/CLBLL_SE2A3 CLBLM_L_X26Y90/CLBLM_LOGIC_OUTS0 CLBLM_L_X26Y90/CLBLM_L_AQ CLBLM_L_X26Y90/CLBLM_WR1END1 CLBLM_L_X28Y88/CLBLM_IMUX7 CLBLM_L_X28Y88/CLBLM_M_A1 CLBLM_L_X28Y88/CLBLM_SE2A3 INT_L_X26Y89/EL1BEG3 INT_L_X26Y90/EL1BEG_N3 INT_L_X26Y90/LOGIC_OUTS_L0 INT_L_X26Y90/WR1BEG1 INT_L_X28Y88/IMUX_L7 INT_L_X28Y88/SE2END3 INT_R_X25Y90/BYP2 INT_R_X25Y90/BYP_ALT1 INT_R_X25Y90/BYP_ALT2 INT_R_X25Y90/BYP_BOUNCE1 INT_R_X25Y90/WR1END1 INT_R_X27Y88/SE2A3 INT_R_X27Y89/EL1END3 INT_R_X27Y89/SE2BEG3 
pips: CLBLL_R_X25Y90/CLBLL_R.CLBLL_BYP2->CLBLL_L_CX CLBLM_L_X26Y90/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_L_X28Y88/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 INT_L_X26Y90/INT_L.LOGIC_OUTS_L0->>EL1BEG_N3 INT_L_X26Y90/INT_L.LOGIC_OUTS_L0->>WR1BEG1 INT_L_X28Y88/INT_L.SE2END3->>IMUX_L7 INT_R_X25Y90/INT_R.BYP_ALT1->>BYP_BOUNCE1 INT_R_X25Y90/INT_R.BYP_ALT2->>BYP2 INT_R_X25Y90/INT_R.BYP_BOUNCE1->>BYP_ALT2 INT_R_X25Y90/INT_R.WR1END1->>BYP_ALT1 INT_R_X27Y89/INT_R.EL1END3->>SE2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

p_2_in[26] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

newcom.jtagcom0/i0[26] - 
wires: CLBLL_R_X27Y90/CLBLL_IMUX7 CLBLL_R_X27Y90/CLBLL_LL_A1 CLBLL_R_X27Y91/CLBLL_LL_DQ CLBLL_R_X27Y91/CLBLL_LOGIC_OUTS7 CLBLM_L_X26Y90/CLBLM_BYP0 CLBLM_L_X26Y90/CLBLM_L_AX INT_L_X26Y90/BYP_ALT0 INT_L_X26Y90/BYP_L0 INT_L_X26Y90/SL1END0 INT_L_X26Y91/SL1BEG0 INT_L_X26Y91/SR1BEG_S0 INT_L_X26Y91/WR1END_S1_0 INT_L_X26Y92/WR1END0 INT_R_X27Y90/IMUX7 INT_R_X27Y90/SL1END3 INT_R_X27Y91/LOGIC_OUTS7 INT_R_X27Y91/SL1BEG3 INT_R_X27Y91/WR1BEG_S0 INT_R_X27Y92/WR1BEG0 
pips: CLBLL_R_X27Y90/CLBLL_R.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_R_X27Y91/CLBLL_R.CLBLL_LL_DQ->CLBLL_LOGIC_OUTS7 CLBLM_L_X26Y90/CLBLM_L.CLBLM_BYP0->CLBLM_L_AX INT_L_X26Y90/INT_L.BYP_ALT0->>BYP_L0 INT_L_X26Y90/INT_L.SL1END0->>BYP_ALT0 INT_L_X26Y91/INT_L.SR1BEG_S0->>SL1BEG0 INT_L_X26Y91/INT_L.WR1END_S1_0->>SR1BEG_S0 INT_R_X27Y90/INT_R.SL1END3->>IMUX7 INT_R_X27Y91/INT_R.LOGIC_OUTS7->>SL1BEG3 INT_R_X27Y91/INT_R.LOGIC_OUTS7->>WR1BEG_S0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

p_2_in[27] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

newcom.jtagcom0/i0[27] - 
wires: CLBLL_R_X27Y91/CLBLL_IMUX43 CLBLL_R_X27Y91/CLBLL_LL_AMUX CLBLL_R_X27Y91/CLBLL_LL_D6 CLBLL_R_X27Y91/CLBLL_LOGIC_OUTS20 CLBLL_R_X27Y92/CLBLL_IMUX8 CLBLL_R_X27Y92/CLBLL_LL_A5 INT_R_X27Y91/BYP_ALT2 INT_R_X27Y91/BYP_BOUNCE2 INT_R_X27Y91/FAN_ALT3 INT_R_X27Y91/FAN_BOUNCE3 INT_R_X27Y91/FAN_BOUNCE_S3_0 INT_R_X27Y91/IMUX43 INT_R_X27Y91/LOGIC_OUTS20 INT_R_X27Y92/BYP_BOUNCE_N3_2 INT_R_X27Y92/FAN_ALT0 INT_R_X27Y92/FAN_BOUNCE0 INT_R_X27Y92/IMUX8 
pips: CLBLL_R_X27Y91/CLBLL_R.CLBLL_IMUX43->CLBLL_LL_D6 CLBLL_R_X27Y91/CLBLL_R.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 CLBLL_R_X27Y92/CLBLL_R.CLBLL_IMUX8->CLBLL_LL_A5 INT_R_X27Y91/INT_R.BYP_ALT2->>BYP_BOUNCE2 INT_R_X27Y91/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X27Y91/INT_R.FAN_BOUNCE3->>IMUX43 INT_R_X27Y91/INT_R.FAN_BOUNCE_S3_0->>FAN_ALT3 INT_R_X27Y91/INT_R.LOGIC_OUTS20->>BYP_ALT2 INT_R_X27Y92/INT_R.BYP_BOUNCE_N3_2->>FAN_ALT0 INT_R_X27Y92/INT_R.BYP_BOUNCE_N3_2->>IMUX8 INT_R_X27Y92/INT_R.FAN_ALT0->>FAN_BOUNCE0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

p_2_in[28] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

newcom.jtagcom0/i0[28] - 
wires: CLBLL_R_X27Y90/CLBLL_LOGIC_OUTS19 CLBLL_R_X27Y90/CLBLL_L_DMUX CLBLL_R_X27Y91/CLBLL_BYP1 CLBLL_R_X27Y91/CLBLL_LL_AX CLBLL_R_X27Y92/CLBLL_IMUX10 CLBLL_R_X27Y92/CLBLL_L_A4 INT_R_X27Y90/LOGIC_OUTS19 INT_R_X27Y90/NR1BEG1 INT_R_X27Y91/BYP1 INT_R_X27Y91/BYP_ALT1 INT_R_X27Y91/GFAN0 INT_R_X27Y91/NR1BEG1 INT_R_X27Y91/NR1END1 INT_R_X27Y92/IMUX10 INT_R_X27Y92/NR1END1 
pips: CLBLL_R_X27Y90/CLBLL_R.CLBLL_L_DMUX->CLBLL_LOGIC_OUTS19 CLBLL_R_X27Y91/CLBLL_R.CLBLL_BYP1->CLBLL_LL_AX CLBLL_R_X27Y92/CLBLL_R.CLBLL_IMUX10->CLBLL_L_A4 INT_R_X27Y90/INT_R.LOGIC_OUTS19->>NR1BEG1 INT_R_X27Y91/INT_R.BYP_ALT1->>BYP1 INT_R_X27Y91/INT_R.GFAN0->>BYP_ALT1 INT_R_X27Y91/INT_R.NR1END1->>GFAN0 INT_R_X27Y91/INT_R.NR1END1->>NR1BEG1 INT_R_X27Y92/INT_R.NR1END1->>IMUX10 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

p_2_in[29] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

newcom.jtagcom0/i0[29] - 
wires: CLBLL_R_X27Y88/CLBLL_SE2A0 CLBLL_R_X27Y89/CLBLL_LOGIC_OUTS0 CLBLL_R_X27Y89/CLBLL_L_AQ CLBLL_R_X27Y90/CLBLL_BYP7 CLBLL_R_X27Y90/CLBLL_L_DX CLBLM_L_X28Y88/CLBLM_IMUX8 CLBLM_L_X28Y88/CLBLM_M_A5 CLBLM_L_X28Y88/CLBLM_SE2A0 INT_L_X28Y88/IMUX_L8 INT_L_X28Y88/SE2END0 INT_R_X27Y88/SE2A0 INT_R_X27Y89/LOGIC_OUTS0 INT_R_X27Y89/NN2BEG0 INT_R_X27Y89/SE2BEG0 INT_R_X27Y90/BYP7 INT_R_X27Y90/BYP_ALT7 INT_R_X27Y90/NN2A0 INT_R_X27Y90/NN2END_S2_0 INT_R_X27Y91/NN2END0 
pips: CLBLL_R_X27Y89/CLBLL_R.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLL_R_X27Y90/CLBLL_R.CLBLL_BYP7->CLBLL_L_DX CLBLM_L_X28Y88/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 INT_L_X28Y88/INT_L.SE2END0->>IMUX_L8 INT_R_X27Y89/INT_R.LOGIC_OUTS0->>NN2BEG0 INT_R_X27Y89/INT_R.LOGIC_OUTS0->>SE2BEG0 INT_R_X27Y90/INT_R.BYP_ALT7->>BYP7 INT_R_X27Y90/INT_R.NN2END_S2_0->>BYP_ALT7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

p_2_in[2] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

newcom.jtagcom0/i0__0[2] - 
wires: CLBLL_R_X23Y86/CLBLL_IMUX1 CLBLL_R_X23Y86/CLBLL_LL_A3 CLBLL_R_X23Y86/CLBLL_NW2A1 CLBLL_R_X25Y85/CLBLL_IMUX17 CLBLL_R_X25Y85/CLBLL_IMUX40 CLBLL_R_X25Y85/CLBLL_IMUX9 CLBLL_R_X25Y85/CLBLL_LL_B3 CLBLL_R_X25Y85/CLBLL_LL_D1 CLBLL_R_X25Y85/CLBLL_L_A5 CLBLM_L_X24Y85/CLBLM_IMUX19 CLBLM_L_X24Y85/CLBLM_IMUX3 CLBLM_L_X24Y85/CLBLM_LOGIC_OUTS1 CLBLM_L_X24Y85/CLBLM_L_A2 CLBLM_L_X24Y85/CLBLM_L_B2 CLBLM_L_X24Y85/CLBLM_L_BQ CLBLM_L_X24Y86/CLBLM_NW2A1 INT_L_X24Y85/EL1BEG0 INT_L_X24Y85/IMUX_L19 INT_L_X24Y85/IMUX_L3 INT_L_X24Y85/LOGIC_OUTS_L1 INT_L_X24Y85/NW2BEG1 INT_L_X24Y86/NW2A1 INT_R_X23Y86/IMUX1 INT_R_X23Y86/NW2END1 INT_R_X25Y84/EL1END_S3_0 INT_R_X25Y85/EL1END0 INT_R_X25Y85/IMUX17 INT_R_X25Y85/IMUX40 INT_R_X25Y85/IMUX9 VBRK_X60Y90/VBRK_NW2A1 
pips: CLBLL_R_X23Y86/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_R_X25Y85/CLBLL_R.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_R_X25Y85/CLBLL_R.CLBLL_IMUX40->CLBLL_LL_D1 CLBLL_R_X25Y85/CLBLL_R.CLBLL_IMUX9->CLBLL_L_A5 CLBLM_L_X24Y85/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_L_X24Y85/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X24Y85/CLBLM_L.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_L_X24Y85/INT_L.LOGIC_OUTS_L1->>EL1BEG0 INT_L_X24Y85/INT_L.LOGIC_OUTS_L1->>IMUX_L19 INT_L_X24Y85/INT_L.LOGIC_OUTS_L1->>IMUX_L3 INT_L_X24Y85/INT_L.LOGIC_OUTS_L1->>NW2BEG1 INT_R_X23Y86/INT_R.NW2END1->>IMUX1 INT_R_X25Y85/INT_R.EL1END0->>IMUX17 INT_R_X25Y85/INT_R.EL1END0->>IMUX40 INT_R_X25Y85/INT_R.EL1END0->>IMUX9 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 9, 

p_2_in[30] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

newcom.jtagcom0/i0[30] - 
wires: CLBLL_R_X27Y89/CLBLL_BYP0 CLBLL_R_X27Y89/CLBLL_L_AX CLBLL_R_X27Y90/CLBLL_SE2A0 CLBLL_R_X27Y91/CLBLL_LL_BMUX CLBLL_R_X27Y91/CLBLL_LOGIC_OUTS21 CLBLM_L_X28Y89/CLBLM_IMUX8 CLBLM_L_X28Y89/CLBLM_M_A5 CLBLM_L_X28Y90/CLBLM_SE2A0 INT_L_X28Y89/IMUX_L8 INT_L_X28Y89/SL1END0 INT_L_X28Y90/SE2END0 INT_L_X28Y90/SL1BEG0 INT_R_X27Y89/BYP0 INT_R_X27Y89/BYP_ALT0 INT_R_X27Y89/SS2END0 INT_R_X27Y90/SE2A0 INT_R_X27Y90/SS2A0 INT_R_X27Y91/LOGIC_OUTS21 INT_R_X27Y91/SE2BEG0 INT_R_X27Y91/SR1BEG_S0 INT_R_X27Y91/SS2BEG0 
pips: CLBLL_R_X27Y89/CLBLL_R.CLBLL_BYP0->CLBLL_L_AX CLBLL_R_X27Y91/CLBLL_R.CLBLL_LL_BMUX->CLBLL_LOGIC_OUTS21 CLBLM_L_X28Y89/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 INT_L_X28Y89/INT_L.SL1END0->>IMUX_L8 INT_L_X28Y90/INT_L.SE2END0->>SL1BEG0 INT_R_X27Y89/INT_R.BYP_ALT0->>BYP0 INT_R_X27Y89/INT_R.SS2END0->>BYP_ALT0 INT_R_X27Y91/INT_R.LOGIC_OUTS21->>SR1BEG_S0 INT_R_X27Y91/INT_R.SR1BEG_S0->>SE2BEG0 INT_R_X27Y91/INT_R.SR1BEG_S0->>SS2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

p_2_in[31] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

newcom.jtagcom0/i0[31] - 
wires: CLBLL_R_X27Y91/CLBLL_BYP4 CLBLL_R_X27Y91/CLBLL_LL_BX CLBLL_R_X27Y91/CLBLL_LL_CMUX CLBLL_R_X27Y91/CLBLL_LOGIC_OUTS22 CLBLL_R_X27Y92/CLBLL_IMUX19 CLBLL_R_X27Y92/CLBLL_L_B2 INT_R_X27Y91/BYP4 INT_R_X27Y91/BYP_ALT4 INT_R_X27Y91/FAN_ALT1 INT_R_X27Y91/FAN_BOUNCE1 INT_R_X27Y91/LOGIC_OUTS22 INT_R_X27Y91/NL1BEG2 INT_R_X27Y91/NL1BEG_N3 INT_R_X27Y92/IMUX19 INT_R_X27Y92/NL1END2 
pips: CLBLL_R_X27Y91/CLBLL_R.CLBLL_BYP4->CLBLL_LL_BX CLBLL_R_X27Y91/CLBLL_R.CLBLL_LL_CMUX->CLBLL_LOGIC_OUTS22 CLBLL_R_X27Y92/CLBLL_R.CLBLL_IMUX19->CLBLL_L_B2 INT_R_X27Y91/INT_R.BYP_ALT4->>BYP4 INT_R_X27Y91/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X27Y91/INT_R.FAN_BOUNCE1->>BYP_ALT4 INT_R_X27Y91/INT_R.LOGIC_OUTS22->>NL1BEG_N3 INT_R_X27Y91/INT_R.NL1BEG_N3->>FAN_ALT1 INT_R_X27Y91/INT_R.NL1BEG_N3->>NL1BEG2 INT_R_X27Y92/INT_R.NL1END2->>IMUX19 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

p_2_in[32] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

newcom.jtagcom0/i0[32] - 
wires: CLBLL_R_X27Y91/CLBLL_BYP3 CLBLL_R_X27Y91/CLBLL_IMUX6 CLBLL_R_X27Y91/CLBLL_LL_CX CLBLL_R_X27Y91/CLBLL_LL_DMUX CLBLL_R_X27Y91/CLBLL_LOGIC_OUTS23 CLBLL_R_X27Y91/CLBLL_L_A1 INT_L_X26Y91/ER1BEG2 INT_L_X26Y91/SR1END1 INT_L_X26Y92/NW2END1 INT_L_X26Y92/SR1BEG1 INT_R_X27Y91/BYP3 INT_R_X27Y91/BYP_ALT3 INT_R_X27Y91/ER1END2 INT_R_X27Y91/IMUX6 INT_R_X27Y91/LOGIC_OUTS23 INT_R_X27Y91/NW2BEG1 INT_R_X27Y92/NW2A1 
pips: CLBLL_R_X27Y91/CLBLL_R.CLBLL_BYP3->CLBLL_LL_CX CLBLL_R_X27Y91/CLBLL_R.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_R_X27Y91/CLBLL_R.CLBLL_LL_DMUX->CLBLL_LOGIC_OUTS23 INT_L_X26Y91/INT_L.SR1END1->>ER1BEG2 INT_L_X26Y92/INT_L.NW2END1->>SR1BEG1 INT_R_X27Y91/INT_R.BYP_ALT3->>BYP3 INT_R_X27Y91/INT_R.ER1END2->>BYP_ALT3 INT_R_X27Y91/INT_R.ER1END2->>IMUX6 INT_R_X27Y91/INT_R.LOGIC_OUTS23->>NW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

p_2_in[33] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

newcom.jtagcom0/i0[33] - 
wires: CLBLL_R_X25Y90/CLBLL_LOGIC_OUTS3 CLBLL_R_X25Y90/CLBLL_L_DQ CLBLL_R_X25Y91/CLBLL_ER1BEG0 CLBLL_R_X27Y91/CLBLL_BYP6 CLBLL_R_X27Y91/CLBLL_IMUX19 CLBLL_R_X27Y91/CLBLL_LL_DX CLBLL_R_X27Y91/CLBLL_L_B2 CLBLM_L_X26Y91/CLBLM_ER1BEG0 INT_L_X26Y91/ER1BEG1 INT_L_X26Y91/ER1END0 INT_R_X25Y90/ER1BEG_S0 INT_R_X25Y90/LOGIC_OUTS3 INT_R_X25Y91/ER1BEG0 INT_R_X27Y91/BYP6 INT_R_X27Y91/BYP_ALT5 INT_R_X27Y91/BYP_ALT6 INT_R_X27Y91/BYP_BOUNCE5 INT_R_X27Y91/ER1END1 INT_R_X27Y91/IMUX19 
pips: CLBLL_R_X25Y90/CLBLL_R.CLBLL_L_DQ->CLBLL_LOGIC_OUTS3 CLBLL_R_X27Y91/CLBLL_R.CLBLL_BYP6->CLBLL_LL_DX CLBLL_R_X27Y91/CLBLL_R.CLBLL_IMUX19->CLBLL_L_B2 INT_L_X26Y91/INT_L.ER1END0->>ER1BEG1 INT_R_X25Y90/INT_R.LOGIC_OUTS3->>ER1BEG_S0 INT_R_X27Y91/INT_R.BYP_ALT5->>BYP_BOUNCE5 INT_R_X27Y91/INT_R.BYP_ALT6->>BYP6 INT_R_X27Y91/INT_R.BYP_BOUNCE5->>BYP_ALT6 INT_R_X27Y91/INT_R.ER1END1->>BYP_ALT5 INT_R_X27Y91/INT_R.ER1END1->>IMUX19 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

p_2_in[34] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

newcom.jtagcom0/i0[34] - 
wires: CLBLL_R_X23Y84/CLBLL_IMUX3 CLBLL_R_X23Y84/CLBLL_L_A2 CLBLL_R_X23Y84/CLBLL_SW2A1 CLBLL_R_X23Y85/CLBLL_WR1END2 CLBLL_R_X23Y86/CLBLL_IMUX17 CLBLL_R_X23Y86/CLBLL_LL_B3 CLBLL_R_X25Y90/CLBLL_BYP7 CLBLL_R_X25Y90/CLBLL_L_DX CLBLM_L_X22Y84/CLBLM_IMUX25 CLBLM_L_X22Y84/CLBLM_L_B5 CLBLM_L_X24Y84/CLBLM_IMUX30 CLBLM_L_X24Y84/CLBLM_IMUX46 CLBLM_L_X24Y84/CLBLM_L_C5 CLBLM_L_X24Y84/CLBLM_L_D5 CLBLM_L_X24Y84/CLBLM_SW2A1 CLBLM_L_X24Y85/CLBLM_IMUX20 CLBLM_L_X24Y85/CLBLM_LOGIC_OUTS5 CLBLM_L_X24Y85/CLBLM_L_C2 CLBLM_L_X24Y85/CLBLM_M_BQ CLBLM_L_X24Y85/CLBLM_WR1END2 INT_L_X22Y84/IMUX_L25 INT_L_X22Y84/WL1END0 INT_L_X24Y84/FAN_BOUNCE_S3_2 INT_L_X24Y84/IMUX_L30 INT_L_X24Y84/IMUX_L46 INT_L_X24Y84/SW2A1 INT_L_X24Y85/BYP_ALT0 INT_L_X24Y85/BYP_BOUNCE0 INT_L_X24Y85/FAN_ALT2 INT_L_X24Y85/FAN_BOUNCE2 INT_L_X24Y85/IMUX_L20 INT_L_X24Y85/LOGIC_OUTS_L5 INT_L_X24Y85/NN6BEG1 INT_L_X24Y85/SW2BEG1 INT_L_X24Y85/WR1BEG2 INT_L_X24Y86/NN6A1 INT_L_X24Y87/NN6B1 INT_L_X24Y88/NN6C1 INT_L_X24Y89/NN6D1 INT_L_X24Y90/NN6E1 INT_L_X24Y91/EL1BEG0 INT_L_X24Y91/NN6END1 INT_R_X23Y84/IMUX3 INT_R_X23Y84/SW2END1 INT_R_X23Y84/WL1BEG0 INT_R_X23Y85/NL1BEG1 INT_R_X23Y85/WR1END2 INT_R_X23Y86/IMUX17 INT_R_X23Y86/NL1END1 INT_R_X25Y90/BYP7 INT_R_X25Y90/BYP_ALT7 INT_R_X25Y90/EL1END_S3_0 INT_R_X25Y91/EL1END0 VBRK_X60Y88/VBRK_SW2A1 VBRK_X60Y89/VBRK_WR1END2 
pips: CLBLL_R_X23Y84/CLBLL_R.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_R_X23Y86/CLBLL_R.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_R_X25Y90/CLBLL_R.CLBLL_BYP7->CLBLL_L_DX CLBLM_L_X22Y84/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X24Y84/CLBLM_L.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_L_X24Y84/CLBLM_L.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_L_X24Y85/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_L_X24Y85/CLBLM_L.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_L_X22Y84/INT_L.WL1END0->>IMUX_L25 INT_L_X24Y84/INT_L.FAN_BOUNCE_S3_2->>IMUX_L30 INT_L_X24Y84/INT_L.FAN_BOUNCE_S3_2->>IMUX_L46 INT_L_X24Y85/INT_L.BYP_ALT0->>BYP_BOUNCE0 INT_L_X24Y85/INT_L.BYP_BOUNCE0->>IMUX_L20 INT_L_X24Y85/INT_L.FAN_ALT2->>FAN_BOUNCE2 INT_L_X24Y85/INT_L.FAN_BOUNCE2->>BYP_ALT0 INT_L_X24Y85/INT_L.LOGIC_OUTS_L5->>FAN_ALT2 INT_L_X24Y85/INT_L.LOGIC_OUTS_L5->>NN6BEG1 INT_L_X24Y85/INT_L.LOGIC_OUTS_L5->>SW2BEG1 INT_L_X24Y85/INT_L.LOGIC_OUTS_L5->>WR1BEG2 INT_L_X24Y91/INT_L.NN6END1->>EL1BEG0 INT_R_X23Y84/INT_R.SW2END1->>IMUX3 INT_R_X23Y84/INT_R.SW2END1->>WL1BEG0 INT_R_X23Y85/INT_R.WR1END2->>NL1BEG1 INT_R_X23Y86/INT_R.NL1END1->>IMUX17 INT_R_X25Y90/INT_R.BYP_ALT7->>BYP7 INT_R_X25Y90/INT_R.EL1END_S3_0->>BYP_ALT7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 10, 

p_2_in[3] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

newcom.jtagcom0/i0__0[3] - 
wires: CLBLL_R_X25Y85/CLBLL_IMUX14 CLBLL_R_X25Y85/CLBLL_IMUX15 CLBLL_R_X25Y85/CLBLL_IMUX38 CLBLL_R_X25Y85/CLBLL_LL_B1 CLBLL_R_X25Y85/CLBLL_LL_D3 CLBLL_R_X25Y85/CLBLL_L_B1 CLBLM_L_X24Y85/CLBLM_IMUX14 CLBLM_L_X24Y85/CLBLM_IMUX6 CLBLM_L_X24Y85/CLBLM_LOGIC_OUTS17 CLBLM_L_X24Y85/CLBLM_L_A1 CLBLM_L_X24Y85/CLBLM_L_B1 CLBLM_L_X24Y85/CLBLM_L_BMUX CLBLM_L_X24Y90/CLBLM_IMUX7 CLBLM_L_X24Y90/CLBLM_M_A1 INT_L_X24Y85/IMUX_L14 INT_L_X24Y85/IMUX_L6 INT_L_X24Y85/LOGIC_OUTS_L17 INT_L_X24Y85/NE2BEG3 INT_L_X24Y85/NN6BEG3 INT_L_X24Y86/NE2A3 INT_L_X24Y86/NN6A3 INT_L_X24Y87/NN6B3 INT_L_X24Y88/NN6C3 INT_L_X24Y89/NN6D3 INT_L_X24Y90/IMUX_L7 INT_L_X24Y90/NN6E3 INT_L_X24Y90/SR1END3 INT_L_X24Y91/NN6END3 INT_L_X24Y91/SR1BEG3 INT_L_X24Y91/SR1END_N3_3 INT_R_X25Y85/IMUX14 INT_R_X25Y85/IMUX15 INT_R_X25Y85/IMUX38 INT_R_X25Y85/SL1END3 INT_R_X25Y86/NE2END3 INT_R_X25Y86/SL1BEG3 
pips: CLBLL_R_X25Y85/CLBLL_R.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_R_X25Y85/CLBLL_R.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_R_X25Y85/CLBLL_R.CLBLL_IMUX38->CLBLL_LL_D3 CLBLM_L_X24Y85/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_L_X24Y85/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_L_X24Y85/CLBLM_L.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 CLBLM_L_X24Y90/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 INT_L_X24Y85/INT_L.LOGIC_OUTS_L17->>IMUX_L14 INT_L_X24Y85/INT_L.LOGIC_OUTS_L17->>IMUX_L6 INT_L_X24Y85/INT_L.LOGIC_OUTS_L17->>NE2BEG3 INT_L_X24Y85/INT_L.LOGIC_OUTS_L17->>NN6BEG3 INT_L_X24Y90/INT_L.SR1END3->>IMUX_L7 INT_L_X24Y91/INT_L.NN6END3->>SR1BEG3 INT_R_X25Y85/INT_R.SL1END3->>IMUX14 INT_R_X25Y85/INT_R.SL1END3->>IMUX15 INT_R_X25Y85/INT_R.SL1END3->>IMUX38 INT_R_X25Y86/INT_R.NE2END3->>SL1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

p_2_in[4] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

newcom.jtagcom0/i0__0[4] - 
wires: CLBLL_R_X23Y84/CLBLL_WW2END3 CLBLL_R_X23Y85/CLBLL_ER1BEG0 CLBLL_R_X25Y85/CLBLL_IMUX20 CLBLL_R_X25Y85/CLBLL_IMUX24 CLBLL_R_X25Y85/CLBLL_IMUX44 CLBLL_R_X25Y85/CLBLL_LL_AMUX CLBLL_R_X25Y85/CLBLL_LL_B5 CLBLL_R_X25Y85/CLBLL_LL_D4 CLBLL_R_X25Y85/CLBLL_LOGIC_OUTS20 CLBLL_R_X25Y85/CLBLL_L_C2 CLBLM_L_X24Y84/CLBLM_WW2END3 CLBLM_L_X24Y85/CLBLM_ER1BEG0 CLBLM_L_X24Y85/CLBLM_IMUX10 CLBLM_L_X24Y85/CLBLM_L_A4 CLBLM_L_X24Y90/CLBLM_IMUX11 CLBLM_L_X24Y90/CLBLM_M_A4 INT_L_X24Y84/WW2A3 INT_L_X24Y85/ER1END0 INT_L_X24Y85/IMUX_L10 INT_L_X24Y90/IMUX_L11 INT_L_X24Y90/WL1END1 INT_R_X23Y84/ER1BEG_S0 INT_R_X23Y84/WW2END3 INT_R_X23Y85/ER1BEG0 INT_R_X23Y85/WW2END_N0_3 INT_R_X25Y84/SR1END3 INT_R_X25Y84/WW2BEG3 INT_R_X25Y85/IMUX20 INT_R_X25Y85/IMUX24 INT_R_X25Y85/IMUX44 INT_R_X25Y85/LOGIC_OUTS20 INT_R_X25Y85/NN6BEG2 INT_R_X25Y85/SR1BEG3 INT_R_X25Y85/SR1END_N3_3 INT_R_X25Y86/NN6A2 INT_R_X25Y87/NN6B2 INT_R_X25Y88/NN6C2 INT_R_X25Y89/NN6D2 INT_R_X25Y90/NN6E2 INT_R_X25Y90/SR1END2 INT_R_X25Y90/WL1BEG1 INT_R_X25Y91/NN6END2 INT_R_X25Y91/SR1BEG2 VBRK_X60Y88/VBRK_WW2END3 VBRK_X60Y89/VBRK_ER1BEG0 
pips: CLBLL_R_X25Y85/CLBLL_R.CLBLL_IMUX20->CLBLL_L_C2 CLBLL_R_X25Y85/CLBLL_R.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_R_X25Y85/CLBLL_R.CLBLL_IMUX44->CLBLL_LL_D4 CLBLL_R_X25Y85/CLBLL_R.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 CLBLM_L_X24Y85/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X24Y90/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 INT_L_X24Y85/INT_L.ER1END0->>IMUX_L10 INT_L_X24Y90/INT_L.WL1END1->>IMUX_L11 INT_R_X23Y84/INT_R.WW2END3->>ER1BEG_S0 INT_R_X25Y84/INT_R.SR1END3->>WW2BEG3 INT_R_X25Y85/INT_R.LOGIC_OUTS20->>IMUX20 INT_R_X25Y85/INT_R.LOGIC_OUTS20->>IMUX44 INT_R_X25Y85/INT_R.LOGIC_OUTS20->>NN6BEG2 INT_R_X25Y85/INT_R.LOGIC_OUTS20->>SR1BEG3 INT_R_X25Y85/INT_R.SR1END_N3_3->>IMUX24 INT_R_X25Y90/INT_R.SR1END2->>WL1BEG1 INT_R_X25Y91/INT_R.NN6END2->>SR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

p_2_in[5] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

newcom.jtagcom0/i0__0[5] - 
wires: CLBLL_R_X23Y84/CLBLL_WL1END3 CLBLL_R_X23Y85/CLBLL_EL1BEG2 CLBLL_R_X23Y85/CLBLL_IMUX0 CLBLL_R_X23Y85/CLBLL_L_A3 CLBLL_R_X25Y83/CLBLL_IMUX6 CLBLL_R_X25Y83/CLBLL_L_A1 CLBLL_R_X25Y84/CLBLL_IMUX6 CLBLL_R_X25Y84/CLBLL_IMUX7 CLBLL_R_X25Y84/CLBLL_LL_A1 CLBLL_R_X25Y84/CLBLL_L_A1 CLBLL_R_X25Y85/CLBLL_IMUX47 CLBLL_R_X25Y85/CLBLL_LL_D5 CLBLM_L_X24Y84/CLBLM_WL1END3 CLBLM_L_X24Y85/CLBLM_EL1BEG2 CLBLM_L_X24Y85/CLBLM_IMUX5 CLBLM_L_X24Y85/CLBLM_LOGIC_OUTS0 CLBLM_L_X24Y85/CLBLM_L_A6 CLBLM_L_X24Y85/CLBLM_L_AQ INT_L_X24Y84/EL1BEG3 INT_L_X24Y84/WL1BEG3 INT_L_X24Y85/EL1BEG_N3 INT_L_X24Y85/EL1END2 INT_L_X24Y85/IMUX_L5 INT_L_X24Y85/LOGIC_OUTS_L0 INT_L_X24Y85/WL1BEG_N3 INT_R_X23Y84/WL1END3 INT_R_X23Y85/EL1BEG2 INT_R_X23Y85/IMUX0 INT_R_X23Y85/NL1BEG_N3 INT_R_X23Y85/WL1END_N1_3 INT_R_X25Y83/IMUX6 INT_R_X25Y83/SL1END3 INT_R_X25Y84/EL1END3 INT_R_X25Y84/IMUX6 INT_R_X25Y84/IMUX7 INT_R_X25Y84/NR1BEG3 INT_R_X25Y84/SL1BEG3 INT_R_X25Y85/IMUX47 INT_R_X25Y85/NR1END3 VBRK_X60Y88/VBRK_WL1END3 VBRK_X60Y89/VBRK_EL1BEG2 
pips: CLBLL_R_X23Y85/CLBLL_R.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_R_X25Y83/CLBLL_R.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_R_X25Y84/CLBLL_R.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_R_X25Y84/CLBLL_R.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_R_X25Y85/CLBLL_R.CLBLL_IMUX47->CLBLL_LL_D5 CLBLM_L_X24Y85/CLBLM_L.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_L_X24Y85/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X24Y85/INT_L.EL1END2->>IMUX_L5 INT_L_X24Y85/INT_L.LOGIC_OUTS_L0->>EL1BEG_N3 INT_L_X24Y85/INT_L.LOGIC_OUTS_L0->>WL1BEG_N3 INT_R_X23Y85/INT_R.NL1BEG_N3->>EL1BEG2 INT_R_X23Y85/INT_R.WL1END_N1_3->>IMUX0 INT_R_X23Y85/INT_R.WL1END_N1_3->>NL1BEG_N3 INT_R_X25Y83/INT_R.SL1END3->>IMUX6 INT_R_X25Y84/INT_R.EL1END3->>IMUX6 INT_R_X25Y84/INT_R.EL1END3->>IMUX7 INT_R_X25Y84/INT_R.EL1END3->>NR1BEG3 INT_R_X25Y84/INT_R.EL1END3->>SL1BEG3 INT_R_X25Y85/INT_R.NR1END3->>IMUX47 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

p_2_in[6] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

newcom.jtagcom0/i0__0[6] - 
wires: CLBLL_R_X23Y85/CLBLL_IMUX9 CLBLL_R_X23Y85/CLBLL_L_A5 CLBLL_R_X23Y85/CLBLL_NW2A1 CLBLL_R_X25Y83/CLBLL_IMUX9 CLBLL_R_X25Y83/CLBLL_L_A5 CLBLL_R_X25Y84/CLBLL_IMUX0 CLBLL_R_X25Y84/CLBLL_IMUX24 CLBLL_R_X25Y84/CLBLL_LL_B5 CLBLL_R_X25Y84/CLBLL_LOGIC_OUTS0 CLBLL_R_X25Y84/CLBLL_L_A3 CLBLL_R_X25Y84/CLBLL_L_AQ CLBLL_R_X25Y85/CLBLL_IMUX43 CLBLL_R_X25Y85/CLBLL_LL_D6 CLBLM_L_X24Y85/CLBLM_NW2A1 INT_L_X24Y84/NW2BEG1 INT_L_X24Y84/WR1END1 INT_L_X24Y85/NW2A1 INT_R_X23Y85/IMUX9 INT_R_X23Y85/NW2END1 INT_R_X25Y83/IMUX9 INT_R_X25Y83/SL1END0 INT_R_X25Y84/IMUX0 INT_R_X25Y84/IMUX24 INT_R_X25Y84/LOGIC_OUTS0 INT_R_X25Y84/NL1BEG2 INT_R_X25Y84/NL1BEG_N3 INT_R_X25Y84/SL1BEG0 INT_R_X25Y84/WR1BEG1 INT_R_X25Y85/IMUX43 INT_R_X25Y85/NL1END2 VBRK_X60Y89/VBRK_NW2A1 
pips: CLBLL_R_X23Y85/CLBLL_R.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_R_X25Y83/CLBLL_R.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_R_X25Y84/CLBLL_R.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_R_X25Y84/CLBLL_R.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_R_X25Y84/CLBLL_R.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLL_R_X25Y85/CLBLL_R.CLBLL_IMUX43->CLBLL_LL_D6 INT_L_X24Y84/INT_L.WR1END1->>NW2BEG1 INT_R_X23Y85/INT_R.NW2END1->>IMUX9 INT_R_X25Y83/INT_R.SL1END0->>IMUX9 INT_R_X25Y84/INT_R.LOGIC_OUTS0->>IMUX0 INT_R_X25Y84/INT_R.LOGIC_OUTS0->>IMUX24 INT_R_X25Y84/INT_R.LOGIC_OUTS0->>NL1BEG_N3 INT_R_X25Y84/INT_R.LOGIC_OUTS0->>SL1BEG0 INT_R_X25Y84/INT_R.LOGIC_OUTS0->>WR1BEG1 INT_R_X25Y84/INT_R.NL1BEG_N3->>NL1BEG2 INT_R_X25Y85/INT_R.NL1END2->>IMUX43 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

p_2_in[7] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

newcom.jtagcom0/i0__0[7] - 
wires: CLBLL_R_X25Y83/CLBLL_IMUX0 CLBLL_R_X25Y83/CLBLL_LOGIC_OUTS0 CLBLL_R_X25Y83/CLBLL_L_A3 CLBLL_R_X25Y83/CLBLL_L_AQ CLBLL_R_X25Y84/CLBLL_EE2BEG0 CLBLL_R_X25Y84/CLBLL_IMUX32 CLBLL_R_X25Y84/CLBLL_LL_C1 CLBLL_R_X25Y85/CLBLL_IMUX45 CLBLL_R_X25Y85/CLBLL_LL_D2 CLBLL_R_X27Y84/CLBLL_IMUX24 CLBLL_R_X27Y84/CLBLL_LL_B5 CLBLM_L_X26Y84/CLBLM_EE2BEG0 INT_L_X26Y84/EE2A0 INT_R_X25Y83/IMUX0 INT_R_X25Y83/LOGIC_OUTS0 INT_R_X25Y83/NL1BEG_N3 INT_R_X25Y83/NN2BEG3 INT_R_X25Y83/NR1BEG0 INT_R_X25Y84/EE2BEG0 INT_R_X25Y84/IMUX32 INT_R_X25Y84/NN2A3 INT_R_X25Y84/NR1END0 INT_R_X25Y85/IMUX45 INT_R_X25Y85/NN2END3 INT_R_X27Y84/EE2END0 INT_R_X27Y84/IMUX24 
pips: CLBLL_R_X25Y83/CLBLL_R.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_R_X25Y83/CLBLL_R.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLL_R_X25Y84/CLBLL_R.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_R_X25Y85/CLBLL_R.CLBLL_IMUX45->CLBLL_LL_D2 CLBLL_R_X27Y84/CLBLL_R.CLBLL_IMUX24->CLBLL_LL_B5 INT_R_X25Y83/INT_R.LOGIC_OUTS0->>IMUX0 INT_R_X25Y83/INT_R.LOGIC_OUTS0->>NL1BEG_N3 INT_R_X25Y83/INT_R.LOGIC_OUTS0->>NR1BEG0 INT_R_X25Y83/INT_R.NL1BEG_N3->>NN2BEG3 INT_R_X25Y84/INT_R.NR1END0->>EE2BEG0 INT_R_X25Y84/INT_R.NR1END0->>IMUX32 INT_R_X25Y85/INT_R.NN2END3->>IMUX45 INT_R_X27Y84/INT_R.EE2END0->>IMUX24 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

p_2_in[8] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

newcom.jtagcom0/i0__0[8] - 
wires: CLBLL_R_X25Y85/CLBLL_EE2BEG0 CLBLL_R_X25Y85/CLBLL_IMUX1 CLBLL_R_X25Y85/CLBLL_IMUX22 CLBLL_R_X25Y85/CLBLL_LL_A3 CLBLL_R_X25Y85/CLBLL_LL_AQ CLBLL_R_X25Y85/CLBLL_LL_C3 CLBLL_R_X25Y85/CLBLL_LOGIC_OUTS4 CLBLL_R_X25Y86/CLBLL_IMUX1 CLBLL_R_X25Y86/CLBLL_LL_A3 CLBLL_R_X27Y84/CLBLL_IMUX1 CLBLL_R_X27Y84/CLBLL_LL_A3 CLBLM_L_X26Y85/CLBLM_EE2BEG0 INT_L_X26Y85/EE2A0 INT_R_X25Y85/EE2BEG0 INT_R_X25Y85/IMUX1 INT_R_X25Y85/IMUX22 INT_R_X25Y85/LOGIC_OUTS4 INT_R_X25Y85/NL1BEG_N3 INT_R_X25Y85/NR1BEG0 INT_R_X25Y86/IMUX1 INT_R_X25Y86/NR1END0 INT_R_X27Y84/IMUX1 INT_R_X27Y84/SL1END0 INT_R_X27Y85/EE2END0 INT_R_X27Y85/SL1BEG0 
pips: CLBLL_R_X25Y85/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_R_X25Y85/CLBLL_R.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_R_X25Y85/CLBLL_R.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLL_R_X25Y86/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_R_X27Y84/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 INT_R_X25Y85/INT_R.LOGIC_OUTS4->>EE2BEG0 INT_R_X25Y85/INT_R.LOGIC_OUTS4->>IMUX1 INT_R_X25Y85/INT_R.LOGIC_OUTS4->>NL1BEG_N3 INT_R_X25Y85/INT_R.LOGIC_OUTS4->>NR1BEG0 INT_R_X25Y85/INT_R.NL1BEG_N3->>IMUX22 INT_R_X25Y86/INT_R.NR1END0->>IMUX1 INT_R_X27Y84/INT_R.SL1END0->>IMUX1 INT_R_X27Y85/INT_R.EE2END0->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

p_2_in[9] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

newcom.jtagcom0/i0__0[9] - 
wires: CLBLL_R_X25Y84/CLBLL_SE2A2 CLBLL_R_X25Y85/CLBLL_IMUX29 CLBLL_R_X25Y85/CLBLL_IMUX37 CLBLL_R_X25Y85/CLBLL_LL_C2 CLBLL_R_X25Y85/CLBLL_LL_CQ CLBLL_R_X25Y85/CLBLL_LOGIC_OUTS6 CLBLL_R_X25Y85/CLBLL_L_D4 CLBLL_R_X27Y84/CLBLL_IMUX18 CLBLL_R_X27Y84/CLBLL_LL_B2 CLBLM_L_X26Y84/CLBLM_SE2A2 INT_L_X26Y84/EL1BEG1 INT_L_X26Y84/SE2END2 INT_R_X25Y84/SE2A2 INT_R_X25Y85/IMUX29 INT_R_X25Y85/IMUX37 INT_R_X25Y85/LOGIC_OUTS6 INT_R_X25Y85/SE2BEG2 INT_R_X27Y84/EL1END1 INT_R_X27Y84/IMUX18 
pips: CLBLL_R_X25Y85/CLBLL_R.CLBLL_IMUX29->CLBLL_LL_C2 CLBLL_R_X25Y85/CLBLL_R.CLBLL_IMUX37->CLBLL_L_D4 CLBLL_R_X25Y85/CLBLL_R.CLBLL_LL_CQ->CLBLL_LOGIC_OUTS6 CLBLL_R_X27Y84/CLBLL_R.CLBLL_IMUX18->CLBLL_LL_B2 INT_L_X26Y84/INT_L.SE2END2->>EL1BEG1 INT_R_X25Y85/INT_R.LOGIC_OUTS6->>IMUX29 INT_R_X25Y85/INT_R.LOGIC_OUTS6->>IMUX37 INT_R_X25Y85/INT_R.LOGIC_OUTS6->>SE2BEG2 INT_R_X27Y84/INT_R.EL1END1->>IMUX18 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

ar[done]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

newcom.jtagcom0/av[wdone] - 
wires: CLBLM_L_X24Y84/CLBLM_IMUX12 CLBLM_L_X24Y84/CLBLM_M_B6 CLBLM_L_X24Y85/CLBLM_LOGIC_OUTS20 CLBLM_L_X24Y85/CLBLM_M_AMUX INT_L_X24Y84/IMUX_L12 INT_L_X24Y84/SL1END2 INT_L_X24Y85/LOGIC_OUTS_L20 INT_L_X24Y85/SL1BEG2 
pips: CLBLM_L_X24Y84/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_L_X24Y85/CLBLM_L.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_L_X24Y84/INT_L.SL1END2->>IMUX_L12 INT_L_X24Y85/INT_L.LOGIC_OUTS_L20->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

newcom.jtagcom0/av[dmastart] - 
wires: CLBLL_R_X25Y85/CLBLL_NE2A2 CLBLL_R_X25Y88/CLBLL_IMUX4 CLBLL_R_X25Y88/CLBLL_LL_A6 CLBLL_R_X25Y88/CLBLL_NW2A2 CLBLL_R_X25Y89/CLBLL_IMUX14 CLBLL_R_X25Y89/CLBLL_IMUX6 CLBLL_R_X25Y89/CLBLL_L_A1 CLBLL_R_X25Y89/CLBLL_L_B1 CLBLL_R_X25Y89/CLBLL_WR1END3 CLBLL_R_X27Y85/CLBLL_EL1BEG0 CLBLL_R_X27Y85/CLBLL_IMUX18 CLBLL_R_X27Y85/CLBLL_IMUX2 CLBLL_R_X27Y85/CLBLL_LL_A2 CLBLL_R_X27Y85/CLBLL_LL_B2 CLBLL_R_X27Y86/CLBLL_ER1BEG1 CLBLL_R_X27Y86/CLBLL_IMUX24 CLBLL_R_X27Y86/CLBLL_IMUX8 CLBLL_R_X27Y86/CLBLL_LL_A5 CLBLL_R_X27Y86/CLBLL_LL_B5 CLBLL_R_X27Y88/CLBLL_IMUX12 CLBLL_R_X27Y88/CLBLL_IMUX35 CLBLL_R_X27Y88/CLBLL_IMUX4 CLBLL_R_X27Y88/CLBLL_IMUX43 CLBLL_R_X27Y88/CLBLL_LL_A6 CLBLL_R_X27Y88/CLBLL_LL_B6 CLBLL_R_X27Y88/CLBLL_LL_C6 CLBLL_R_X27Y88/CLBLL_LL_D6 CLBLM_L_X24Y82/CLBLM_IMUX5 CLBLM_L_X24Y82/CLBLM_L_A6 CLBLM_L_X24Y83/CLBLM_LOGIC_OUTS14 CLBLM_L_X24Y83/CLBLM_M_C CLBLM_L_X24Y84/CLBLM_IMUX17 CLBLM_L_X24Y84/CLBLM_M_B3 CLBLM_L_X26Y85/CLBLM_IMUX4 CLBLM_L_X26Y85/CLBLM_M_A6 CLBLM_L_X26Y85/CLBLM_NE2A2 CLBLM_L_X26Y86/CLBLM_IMUX12 CLBLM_L_X26Y86/CLBLM_IMUX2 CLBLM_L_X26Y86/CLBLM_IMUX28 CLBLM_L_X26Y86/CLBLM_IMUX45 CLBLM_L_X26Y86/CLBLM_M_A2 CLBLM_L_X26Y86/CLBLM_M_B6 CLBLM_L_X26Y86/CLBLM_M_C4 CLBLM_L_X26Y86/CLBLM_M_D2 CLBLM_L_X26Y87/CLBLM_IMUX18 CLBLM_L_X26Y87/CLBLM_IMUX2 CLBLM_L_X26Y87/CLBLM_IMUX29 CLBLM_L_X26Y87/CLBLM_M_A2 CLBLM_L_X26Y87/CLBLM_M_B2 CLBLM_L_X26Y87/CLBLM_M_C2 CLBLM_L_X26Y88/CLBLM_NW2A2 CLBLM_L_X26Y89/CLBLM_IMUX12 CLBLM_L_X26Y89/CLBLM_IMUX35 CLBLM_L_X26Y89/CLBLM_IMUX4 CLBLM_L_X26Y89/CLBLM_IMUX43 CLBLM_L_X26Y89/CLBLM_M_A6 CLBLM_L_X26Y89/CLBLM_M_B6 CLBLM_L_X26Y89/CLBLM_M_C6 CLBLM_L_X26Y89/CLBLM_M_D6 CLBLM_L_X26Y89/CLBLM_WR1END3 CLBLM_L_X28Y85/CLBLM_EL1BEG0 CLBLM_L_X28Y85/CLBLM_IMUX17 CLBLM_L_X28Y85/CLBLM_IMUX8 CLBLM_L_X28Y85/CLBLM_M_A5 CLBLM_L_X28Y85/CLBLM_M_B3 CLBLM_L_X28Y86/CLBLM_ER1BEG1 CLBLM_L_X28Y86/CLBLM_IMUX27 CLBLM_L_X28Y86/CLBLM_IMUX4 CLBLM_L_X28Y86/CLBLM_M_A6 CLBLM_L_X28Y86/CLBLM_M_B4 CLBLM_L_X28Y87/CLBLM_IMUX18 CLBLM_L_X28Y87/CLBLM_IMUX2 CLBLM_L_X28Y87/CLBLM_IMUX35 CLBLM_L_X28Y87/CLBLM_IMUX43 CLBLM_L_X28Y87/CLBLM_M_A2 CLBLM_L_X28Y87/CLBLM_M_B2 CLBLM_L_X28Y87/CLBLM_M_C6 CLBLM_L_X28Y87/CLBLM_M_D6 INT_L_X24Y82/IMUX_L5 INT_L_X24Y82/SL1END2 INT_L_X24Y83/LOGIC_OUTS_L14 INT_L_X24Y83/NE2BEG2 INT_L_X24Y83/NL1BEG1 INT_L_X24Y83/SL1BEG2 INT_L_X24Y84/IMUX_L17 INT_L_X24Y84/NE2A2 INT_L_X24Y84/NL1END1 INT_L_X26Y85/EL1BEG1 INT_L_X26Y85/IMUX_L4 INT_L_X26Y85/NE2END2 INT_L_X26Y85/NL1BEG1 INT_L_X26Y85/NR1BEG2 INT_L_X26Y86/EL1BEG0 INT_L_X26Y86/IMUX_L12 INT_L_X26Y86/IMUX_L2 INT_L_X26Y86/IMUX_L28 INT_L_X26Y86/IMUX_L45 INT_L_X26Y86/NL1BEG1 INT_L_X26Y86/NL1END1 INT_L_X26Y86/NR1BEG2 INT_L_X26Y86/NR1END2 INT_L_X26Y87/IMUX_L18 INT_L_X26Y87/IMUX_L2 INT_L_X26Y87/IMUX_L29 INT_L_X26Y87/NE2BEG2 INT_L_X26Y87/NL1END1 INT_L_X26Y87/NN2BEG2 INT_L_X26Y87/NR1END2 INT_L_X26Y87/NW2BEG2 INT_L_X26Y88/NE2A2 INT_L_X26Y88/NN2A2 INT_L_X26Y88/NW2A2 INT_L_X26Y89/IMUX_L12 INT_L_X26Y89/IMUX_L35 INT_L_X26Y89/IMUX_L4 INT_L_X26Y89/IMUX_L43 INT_L_X26Y89/NN2END2 INT_L_X26Y89/WR1BEG3 INT_L_X28Y84/EL1END_S3_0 INT_L_X28Y85/EL1END0 INT_L_X28Y85/IMUX_L17 INT_L_X28Y85/IMUX_L8 INT_L_X28Y86/ER1END1 INT_L_X28Y86/IMUX_L27 INT_L_X28Y86/IMUX_L4 INT_L_X28Y86/NR1BEG1 INT_L_X28Y87/IMUX_L18 INT_L_X28Y87/IMUX_L2 INT_L_X28Y87/IMUX_L35 INT_L_X28Y87/IMUX_L43 INT_L_X28Y87/NR1END1 INT_R_X25Y84/NE2BEG2 INT_R_X25Y84/NE2END2 INT_R_X25Y85/NE2A2 INT_R_X25Y88/IMUX4 INT_R_X25Y88/NW2END2 INT_R_X25Y89/IMUX14 INT_R_X25Y89/IMUX6 INT_R_X25Y89/WR1END3 INT_R_X27Y85/EL1BEG0 INT_R_X27Y85/EL1END1 INT_R_X27Y85/EL1END_S3_0 INT_R_X27Y85/IMUX18 INT_R_X27Y85/IMUX2 INT_R_X27Y86/EL1END0 INT_R_X27Y86/ER1BEG1 INT_R_X27Y86/IMUX24 INT_R_X27Y86/IMUX8 INT_R_X27Y88/IMUX12 INT_R_X27Y88/IMUX35 INT_R_X27Y88/IMUX4 INT_R_X27Y88/IMUX43 INT_R_X27Y88/NE2END2 
pips: CLBLL_R_X25Y88/CLBLL_R.CLBLL_IMUX4->CLBLL_LL_A6 CLBLL_R_X25Y89/CLBLL_R.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_R_X25Y89/CLBLL_R.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_R_X27Y85/CLBLL_R.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_R_X27Y85/CLBLL_R.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_R_X27Y86/CLBLL_R.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_R_X27Y86/CLBLL_R.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_R_X27Y88/CLBLL_R.CLBLL_IMUX12->CLBLL_LL_B6 CLBLL_R_X27Y88/CLBLL_R.CLBLL_IMUX35->CLBLL_LL_C6 CLBLL_R_X27Y88/CLBLL_R.CLBLL_IMUX4->CLBLL_LL_A6 CLBLL_R_X27Y88/CLBLL_R.CLBLL_IMUX43->CLBLL_LL_D6 CLBLM_L_X24Y82/CLBLM_L.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_L_X24Y83/CLBLM_L.CLBLM_M_C->CLBLM_LOGIC_OUTS14 CLBLM_L_X24Y84/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X26Y85/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_L_X26Y86/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_L_X26Y86/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X26Y86/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X26Y86/CLBLM_L.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_L_X26Y87/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X26Y87/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X26Y87/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X26Y89/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_L_X26Y89/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_L_X26Y89/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_L_X26Y89/CLBLM_L.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_L_X28Y85/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X28Y85/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X28Y86/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X28Y86/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_L_X28Y87/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X28Y87/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X28Y87/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_L_X28Y87/CLBLM_L.CLBLM_IMUX43->CLBLM_M_D6 INT_L_X24Y82/INT_L.SL1END2->>IMUX_L5 INT_L_X24Y83/INT_L.LOGIC_OUTS_L14->>NE2BEG2 INT_L_X24Y83/INT_L.LOGIC_OUTS_L14->>NL1BEG1 INT_L_X24Y83/INT_L.LOGIC_OUTS_L14->>SL1BEG2 INT_L_X24Y84/INT_L.NL1END1->>IMUX_L17 INT_L_X26Y85/INT_L.NE2END2->>EL1BEG1 INT_L_X26Y85/INT_L.NE2END2->>IMUX_L4 INT_L_X26Y85/INT_L.NE2END2->>NL1BEG1 INT_L_X26Y85/INT_L.NE2END2->>NR1BEG2 INT_L_X26Y86/INT_L.NL1END1->>EL1BEG0 INT_L_X26Y86/INT_L.NL1END1->>IMUX_L2 INT_L_X26Y86/INT_L.NR1END2->>IMUX_L12 INT_L_X26Y86/INT_L.NR1END2->>IMUX_L28 INT_L_X26Y86/INT_L.NR1END2->>IMUX_L45 INT_L_X26Y86/INT_L.NR1END2->>NL1BEG1 INT_L_X26Y86/INT_L.NR1END2->>NR1BEG2 INT_L_X26Y87/INT_L.NL1END1->>IMUX_L18 INT_L_X26Y87/INT_L.NL1END1->>IMUX_L2 INT_L_X26Y87/INT_L.NR1END2->>IMUX_L29 INT_L_X26Y87/INT_L.NR1END2->>NE2BEG2 INT_L_X26Y87/INT_L.NR1END2->>NN2BEG2 INT_L_X26Y87/INT_L.NR1END2->>NW2BEG2 INT_L_X26Y89/INT_L.NN2END2->>IMUX_L12 INT_L_X26Y89/INT_L.NN2END2->>IMUX_L35 INT_L_X26Y89/INT_L.NN2END2->>IMUX_L4 INT_L_X26Y89/INT_L.NN2END2->>IMUX_L43 INT_L_X26Y89/INT_L.NN2END2->>WR1BEG3 INT_L_X28Y85/INT_L.EL1END0->>IMUX_L17 INT_L_X28Y85/INT_L.EL1END0->>IMUX_L8 INT_L_X28Y86/INT_L.ER1END1->>IMUX_L27 INT_L_X28Y86/INT_L.ER1END1->>IMUX_L4 INT_L_X28Y86/INT_L.ER1END1->>NR1BEG1 INT_L_X28Y87/INT_L.NR1END1->>IMUX_L18 INT_L_X28Y87/INT_L.NR1END1->>IMUX_L2 INT_L_X28Y87/INT_L.NR1END1->>IMUX_L35 INT_L_X28Y87/INT_L.NR1END1->>IMUX_L43 INT_R_X25Y84/INT_R.NE2END2->>NE2BEG2 INT_R_X25Y88/INT_R.NW2END2->>IMUX4 INT_R_X25Y89/INT_R.WR1END3->>IMUX14 INT_R_X25Y89/INT_R.WR1END3->>IMUX6 INT_R_X27Y85/INT_R.EL1END1->>EL1BEG0 INT_R_X27Y85/INT_R.EL1END1->>IMUX18 INT_R_X27Y85/INT_R.EL1END1->>IMUX2 INT_R_X27Y86/INT_R.EL1END0->>ER1BEG1 INT_R_X27Y86/INT_R.EL1END0->>IMUX24 INT_R_X27Y86/INT_R.EL1END0->>IMUX8 INT_R_X27Y88/INT_R.NE2END2->>IMUX12 INT_R_X27Y88/INT_R.NE2END2->>IMUX35 INT_R_X27Y88/INT_R.NE2END2->>IMUX4 INT_R_X27Y88/INT_R.NE2END2->>IMUX43 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 34, 

newcom.jtagcom0/ar_reg[done]__0 - 
wires: CLBLL_R_X23Y84/CLBLL_BYP0 CLBLL_R_X23Y84/CLBLL_IMUX32 CLBLL_R_X23Y84/CLBLL_LL_C1 CLBLL_R_X23Y84/CLBLL_L_AX CLBLL_R_X23Y84/CLBLL_WL1END0 CLBLM_L_X24Y84/CLBLM_IMUX18 CLBLM_L_X24Y84/CLBLM_LOGIC_OUTS5 CLBLM_L_X24Y84/CLBLM_M_B2 CLBLM_L_X24Y84/CLBLM_M_BQ CLBLM_L_X24Y84/CLBLM_WL1END0 INT_L_X24Y84/IMUX_L18 INT_L_X24Y84/LOGIC_OUTS_L5 INT_L_X24Y84/WL1BEG0 INT_R_X23Y84/BYP0 INT_R_X23Y84/BYP_ALT0 INT_R_X23Y84/IMUX32 INT_R_X23Y84/WL1END0 VBRK_X60Y88/VBRK_WL1END0 
pips: CLBLL_R_X23Y84/CLBLL_R.CLBLL_BYP0->CLBLL_L_AX CLBLL_R_X23Y84/CLBLL_R.CLBLL_IMUX32->CLBLL_LL_C1 CLBLM_L_X24Y84/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X24Y84/CLBLM_L.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_L_X24Y84/INT_L.LOGIC_OUTS_L5->>IMUX_L18 INT_L_X24Y84/INT_L.LOGIC_OUTS_L5->>WL1BEG0 INT_R_X23Y84/INT_R.BYP_ALT0->>BYP0 INT_R_X23Y84/INT_R.WL1END0->>BYP_ALT0 INT_R_X23Y84/INT_R.WL1END0->>IMUX32 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

newcom.jtagcom0/ar_reg[run_sync_n_0_][0] - 
wires: CLBLL_R_X23Y84/CLBLL_ER1BEG3 CLBLL_R_X23Y84/CLBLL_IMUX28 CLBLL_R_X23Y84/CLBLL_LL_AMUX CLBLL_R_X23Y84/CLBLL_LL_C4 CLBLL_R_X23Y84/CLBLL_LOGIC_OUTS20 CLBLM_L_X24Y84/CLBLM_ER1BEG3 CLBLM_L_X24Y84/CLBLM_IMUX27 CLBLM_L_X24Y84/CLBLM_M_B4 INT_L_X24Y84/ER1END3 INT_L_X24Y84/FAN_ALT3 INT_L_X24Y84/FAN_BOUNCE3 INT_L_X24Y84/IMUX_L27 INT_L_X24Y85/ER1END_N3_3 INT_R_X23Y84/ER1BEG3 INT_R_X23Y84/IMUX28 INT_R_X23Y84/LOGIC_OUTS20 VBRK_X60Y88/VBRK_ER1BEG3 
pips: CLBLL_R_X23Y84/CLBLL_R.CLBLL_IMUX28->CLBLL_LL_C4 CLBLL_R_X23Y84/CLBLL_R.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 CLBLM_L_X24Y84/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 INT_L_X24Y84/INT_L.ER1END3->>FAN_ALT3 INT_L_X24Y84/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X24Y84/INT_L.FAN_BOUNCE3->>IMUX_L27 INT_R_X23Y84/INT_R.LOGIC_OUTS20->>ER1BEG3 INT_R_X23Y84/INT_R.LOGIC_OUTS20->>IMUX28 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

newcom.jtagcom0/ar_reg[wdone_n_0_] - 
wires: CLBLM_L_X24Y84/CLBLM_LOGIC_OUTS20 CLBLM_L_X24Y84/CLBLM_M_AMUX CLBLM_L_X24Y85/CLBLM_IMUX2 CLBLM_L_X24Y85/CLBLM_M_A2 INT_L_X24Y84/LOGIC_OUTS_L20 INT_L_X24Y84/NL1BEG1 INT_L_X24Y85/IMUX_L2 INT_L_X24Y85/NL1END1 
pips: CLBLM_L_X24Y84/CLBLM_L.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 CLBLM_L_X24Y85/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 INT_L_X24Y84/INT_L.LOGIC_OUTS_L20->>NL1BEG1 INT_L_X24Y85/INT_L.NL1END1->>IMUX_L2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

ar[dreg][0]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

newcom.jtagcom0/tnr2_reg[data_n_0_][0] - 
wires: CLBLL_R_X25Y83/CLBLL_LL_AQ CLBLL_R_X25Y83/CLBLL_LOGIC_OUTS4 CLBLM_L_X24Y82/CLBLM_IMUX9 CLBLM_L_X24Y82/CLBLM_L_A5 INT_L_X24Y82/IMUX_L9 INT_L_X24Y82/SR1BEG_S0 INT_L_X24Y82/WL1END3 INT_L_X24Y83/WL1END_N1_3 INT_R_X25Y82/WL1BEG3 INT_R_X25Y83/LOGIC_OUTS4 INT_R_X25Y83/WL1BEG_N3 
pips: CLBLL_R_X25Y83/CLBLL_R.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLM_L_X24Y82/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 INT_L_X24Y82/INT_L.SR1BEG_S0->>IMUX_L9 INT_L_X24Y82/INT_L.WL1END3->>SR1BEG_S0 INT_R_X25Y83/INT_R.LOGIC_OUTS4->>WL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ar[dreg][10]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

newcom.jtagcom0/tnr2_reg[data_n_0_][10] - 
wires: CLBLL_R_X27Y86/CLBLL_LOGIC_OUTS0 CLBLL_R_X27Y86/CLBLL_L_AQ CLBLL_R_X27Y87/CLBLL_NE2A0 CLBLM_L_X28Y87/CLBLM_IMUX8 CLBLM_L_X28Y87/CLBLM_M_A5 CLBLM_L_X28Y87/CLBLM_NE2A0 INT_L_X28Y86/NE2END_S3_0 INT_L_X28Y87/IMUX_L8 INT_L_X28Y87/NE2END0 INT_R_X27Y86/LOGIC_OUTS0 INT_R_X27Y86/NE2BEG0 INT_R_X27Y87/NE2A0 
pips: CLBLL_R_X27Y86/CLBLL_R.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLM_L_X28Y87/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 INT_L_X28Y87/INT_L.NE2END0->>IMUX_L8 INT_R_X27Y86/INT_R.LOGIC_OUTS0->>NE2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ar[dreg][11]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

newcom.jtagcom0/tnr2_reg[data_n_0_][11] - 
wires: CLBLL_R_X27Y88/CLBLL_EL1BEG3 CLBLL_R_X27Y89/CLBLL_LL_AQ CLBLL_R_X27Y89/CLBLL_LOGIC_OUTS4 CLBLM_L_X28Y87/CLBLM_IMUX15 CLBLM_L_X28Y87/CLBLM_M_B1 CLBLM_L_X28Y88/CLBLM_EL1BEG3 INT_L_X28Y87/IMUX_L15 INT_L_X28Y87/SL1END3 INT_L_X28Y88/EL1END3 INT_L_X28Y88/SL1BEG3 INT_R_X27Y88/EL1BEG3 INT_R_X27Y89/EL1BEG_N3 INT_R_X27Y89/LOGIC_OUTS4 
pips: CLBLL_R_X27Y89/CLBLL_R.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLM_L_X28Y87/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 INT_L_X28Y87/INT_L.SL1END3->>IMUX_L15 INT_L_X28Y88/INT_L.EL1END3->>SL1BEG3 INT_R_X27Y89/INT_R.LOGIC_OUTS4->>EL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ar[dreg][12]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

newcom.jtagcom0/tnr2_reg[data_n_0_][12] - 
wires: CLBLM_L_X26Y83/CLBLM_LOGIC_OUTS4 CLBLM_L_X26Y83/CLBLM_M_AQ CLBLM_L_X26Y85/CLBLM_IMUX8 CLBLM_L_X26Y85/CLBLM_M_A5 INT_L_X26Y83/LOGIC_OUTS_L4 INT_L_X26Y83/NN2BEG0 INT_L_X26Y84/NN2A0 INT_L_X26Y84/NN2END_S2_0 INT_L_X26Y85/IMUX_L8 INT_L_X26Y85/NN2END0 
pips: CLBLM_L_X26Y83/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 CLBLM_L_X26Y85/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 INT_L_X26Y83/INT_L.LOGIC_OUTS_L4->>NN2BEG0 INT_L_X26Y85/INT_L.NN2END0->>IMUX_L8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ar[dreg][13]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

newcom.jtagcom0/tnr2_reg[data_n_0_][13] - 
wires: CLBLL_R_X27Y86/CLBLL_IMUX11 CLBLL_R_X27Y86/CLBLL_LL_A4 CLBLM_L_X26Y86/CLBLM_LOGIC_OUTS0 CLBLM_L_X26Y86/CLBLM_L_AQ INT_L_X26Y86/ER1BEG1 INT_L_X26Y86/LOGIC_OUTS_L0 INT_R_X27Y86/ER1END1 INT_R_X27Y86/IMUX11 
pips: CLBLL_R_X27Y86/CLBLL_R.CLBLL_IMUX11->CLBLL_LL_A4 CLBLM_L_X26Y86/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X26Y86/INT_L.LOGIC_OUTS_L0->>ER1BEG1 INT_R_X27Y86/INT_R.ER1END1->>IMUX11 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ar[dreg][14]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

newcom.jtagcom0/tnr2_reg[data_n_0_][14] - 
wires: CLBLL_R_X27Y85/CLBLL_IMUX11 CLBLL_R_X27Y85/CLBLL_LL_A4 CLBLM_L_X26Y86/CLBLM_LOGIC_OUTS1 CLBLM_L_X26Y86/CLBLM_L_BQ INT_L_X26Y85/SE2A1 INT_L_X26Y86/LOGIC_OUTS_L1 INT_L_X26Y86/SE2BEG1 INT_R_X27Y85/IMUX11 INT_R_X27Y85/SE2END1 
pips: CLBLL_R_X27Y85/CLBLL_R.CLBLL_IMUX11->CLBLL_LL_A4 CLBLM_L_X26Y86/CLBLM_L.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_L_X26Y86/INT_L.LOGIC_OUTS_L1->>SE2BEG1 INT_R_X27Y85/INT_R.SE2END1->>IMUX11 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ar[dreg][15]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

newcom.jtagcom0/tnr2_reg[data_n_0_][15] - 
wires: CLBLL_R_X27Y85/CLBLL_SE2A1 CLBLL_R_X27Y86/CLBLL_LOGIC_OUTS1 CLBLL_R_X27Y86/CLBLL_L_BQ CLBLM_L_X28Y85/CLBLM_IMUX2 CLBLM_L_X28Y85/CLBLM_M_A2 CLBLM_L_X28Y85/CLBLM_SE2A1 INT_L_X28Y85/IMUX_L2 INT_L_X28Y85/SE2END1 INT_R_X27Y85/SE2A1 INT_R_X27Y86/LOGIC_OUTS1 INT_R_X27Y86/SE2BEG1 
pips: CLBLL_R_X27Y86/CLBLL_R.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 CLBLM_L_X28Y85/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 INT_L_X28Y85/INT_L.SE2END1->>IMUX_L2 INT_R_X27Y86/INT_R.LOGIC_OUTS1->>SE2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ar[dreg][16]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

newcom.jtagcom0/tnr2_reg[data_n_0_][16] - 
wires: CLBLL_R_X27Y85/CLBLL_IMUX15 CLBLL_R_X27Y85/CLBLL_LL_B1 CLBLL_R_X27Y86/CLBLL_LOGIC_OUTS2 CLBLL_R_X27Y86/CLBLL_L_CQ INT_R_X27Y85/IMUX15 INT_R_X27Y85/SR1END3 INT_R_X27Y86/LOGIC_OUTS2 INT_R_X27Y86/SR1BEG3 INT_R_X27Y86/SR1END_N3_3 
pips: CLBLL_R_X27Y85/CLBLL_R.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_R_X27Y86/CLBLL_R.CLBLL_L_CQ->CLBLL_LOGIC_OUTS2 INT_R_X27Y85/INT_R.SR1END3->>IMUX15 INT_R_X27Y86/INT_R.LOGIC_OUTS2->>SR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ar[dreg][17]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

newcom.jtagcom0/tnr2_reg[data_n_0_][17] - 
wires: CLBLL_R_X27Y85/CLBLL_SE2A3 CLBLL_R_X27Y86/CLBLL_LOGIC_OUTS3 CLBLL_R_X27Y86/CLBLL_L_DQ CLBLM_L_X28Y85/CLBLM_IMUX15 CLBLM_L_X28Y85/CLBLM_M_B1 CLBLM_L_X28Y85/CLBLM_SE2A3 INT_L_X28Y85/IMUX_L15 INT_L_X28Y85/SE2END3 INT_R_X27Y85/SE2A3 INT_R_X27Y86/LOGIC_OUTS3 INT_R_X27Y86/SE2BEG3 
pips: CLBLL_R_X27Y86/CLBLL_R.CLBLL_L_DQ->CLBLL_LOGIC_OUTS3 CLBLM_L_X28Y85/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 INT_L_X28Y85/INT_L.SE2END3->>IMUX_L15 INT_R_X27Y86/INT_R.LOGIC_OUTS3->>SE2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ar[dreg][18]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

newcom.jtagcom0/tnr2_reg[data_n_0_][18] - 
wires: CLBLL_R_X27Y86/CLBLL_EL1BEG1 CLBLL_R_X27Y86/CLBLL_LOGIC_OUTS16 CLBLL_R_X27Y86/CLBLL_L_AMUX CLBLM_L_X28Y86/CLBLM_EL1BEG1 CLBLM_L_X28Y86/CLBLM_IMUX2 CLBLM_L_X28Y86/CLBLM_M_A2 INT_L_X28Y86/EL1END1 INT_L_X28Y86/IMUX_L2 INT_R_X27Y86/EL1BEG1 INT_R_X27Y86/LOGIC_OUTS16 
pips: CLBLL_R_X27Y86/CLBLL_R.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 CLBLM_L_X28Y86/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 INT_L_X28Y86/INT_L.EL1END1->>IMUX_L2 INT_R_X27Y86/INT_R.LOGIC_OUTS16->>EL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ar[dreg][19]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

newcom.jtagcom0/tnr2_reg[data_n_0_][19] - 
wires: CLBLL_R_X27Y86/CLBLL_ER1BEG0 CLBLL_R_X27Y86/CLBLL_LOGIC_OUTS17 CLBLL_R_X27Y86/CLBLL_L_BMUX CLBLM_L_X28Y86/CLBLM_ER1BEG0 CLBLM_L_X28Y86/CLBLM_IMUX18 CLBLM_L_X28Y86/CLBLM_M_B2 INT_L_X28Y86/ER1END0 INT_L_X28Y86/IMUX_L18 INT_R_X27Y85/ER1BEG_S0 INT_R_X27Y85/SL1END3 INT_R_X27Y86/ER1BEG0 INT_R_X27Y86/LOGIC_OUTS17 INT_R_X27Y86/SL1BEG3 
pips: CLBLL_R_X27Y86/CLBLL_R.CLBLL_L_BMUX->CLBLL_LOGIC_OUTS17 CLBLM_L_X28Y86/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 INT_L_X28Y86/INT_L.ER1END0->>IMUX_L18 INT_R_X27Y85/INT_R.SL1END3->>ER1BEG_S0 INT_R_X27Y86/INT_R.LOGIC_OUTS17->>SL1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ar[dreg][1]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

newcom.jtagcom0/tnr2_reg[data_n_0_][1] - 
wires: CLBLL_R_X27Y88/CLBLL_IMUX2 CLBLL_R_X27Y88/CLBLL_LL_A2 CLBLL_R_X27Y89/CLBLL_LL_BQ CLBLL_R_X27Y89/CLBLL_LOGIC_OUTS5 INT_R_X27Y88/IMUX2 INT_R_X27Y88/SL1END1 INT_R_X27Y89/LOGIC_OUTS5 INT_R_X27Y89/SL1BEG1 
pips: CLBLL_R_X27Y88/CLBLL_R.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_R_X27Y89/CLBLL_R.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 INT_R_X27Y88/INT_R.SL1END1->>IMUX2 INT_R_X27Y89/INT_R.LOGIC_OUTS5->>SL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ar[dreg][20]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

newcom.jtagcom0/tnr2_reg[data_n_0_][20] - 
wires: CLBLM_L_X26Y86/CLBLM_IMUX4 CLBLM_L_X26Y86/CLBLM_LOGIC_OUTS2 CLBLM_L_X26Y86/CLBLM_L_CQ CLBLM_L_X26Y86/CLBLM_M_A6 INT_L_X26Y86/IMUX_L4 INT_L_X26Y86/LOGIC_OUTS_L2 
pips: CLBLM_L_X26Y86/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_L_X26Y86/CLBLM_L.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 INT_L_X26Y86/INT_L.LOGIC_OUTS_L2->>IMUX_L4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ar[dreg][21]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

newcom.jtagcom0/tnr2_reg[data_n_0_][21] - 
wires: CLBLM_L_X26Y86/CLBLM_IMUX15 CLBLM_L_X26Y86/CLBLM_LOGIC_OUTS3 CLBLM_L_X26Y86/CLBLM_L_DQ CLBLM_L_X26Y86/CLBLM_M_B1 INT_L_X26Y86/IMUX_L15 INT_L_X26Y86/LOGIC_OUTS_L3 
pips: CLBLM_L_X26Y86/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X26Y86/CLBLM_L.CLBLM_L_DQ->CLBLM_LOGIC_OUTS3 INT_L_X26Y86/INT_L.LOGIC_OUTS_L3->>IMUX_L15 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ar[dreg][22]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

newcom.jtagcom0/tnr2_reg[data_n_0_][22] - 
wires: CLBLL_R_X27Y88/CLBLL_IMUX15 CLBLL_R_X27Y88/CLBLL_LL_B1 CLBLL_R_X27Y89/CLBLL_LL_CQ CLBLL_R_X27Y89/CLBLL_LOGIC_OUTS6 INT_R_X27Y88/IMUX15 INT_R_X27Y88/SR1END3 INT_R_X27Y89/LOGIC_OUTS6 INT_R_X27Y89/SR1BEG3 INT_R_X27Y89/SR1END_N3_3 
pips: CLBLL_R_X27Y88/CLBLL_R.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_R_X27Y89/CLBLL_R.CLBLL_LL_CQ->CLBLL_LOGIC_OUTS6 INT_R_X27Y88/INT_R.SR1END3->>IMUX15 INT_R_X27Y89/INT_R.LOGIC_OUTS6->>SR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ar[dreg][23]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

newcom.jtagcom0/tnr2_reg[data_n_0_][23] - 
wires: CLBLL_R_X27Y85/CLBLL_EL1BEG3 CLBLL_R_X27Y86/CLBLL_LOGIC_OUTS18 CLBLL_R_X27Y86/CLBLL_L_CMUX CLBLM_L_X28Y85/CLBLM_EL1BEG3 CLBLM_L_X28Y87/CLBLM_IMUX22 CLBLM_L_X28Y87/CLBLM_M_C3 INT_L_X28Y85/EL1END3 INT_L_X28Y85/NE2BEG3 INT_L_X28Y86/NE2A3 INT_L_X28Y87/IMUX_L22 INT_L_X28Y87/NW2END3 INT_R_X27Y85/EL1BEG3 INT_R_X27Y86/EL1BEG_N3 INT_R_X27Y86/LOGIC_OUTS18 INT_R_X29Y86/NE2END3 INT_R_X29Y86/NW2BEG3 INT_R_X29Y87/NW2A3 
pips: CLBLL_R_X27Y86/CLBLL_R.CLBLL_L_CMUX->CLBLL_LOGIC_OUTS18 CLBLM_L_X28Y87/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 INT_L_X28Y85/INT_L.EL1END3->>NE2BEG3 INT_L_X28Y87/INT_L.NW2END3->>IMUX_L22 INT_R_X27Y86/INT_R.LOGIC_OUTS18->>EL1BEG_N3 INT_R_X29Y86/INT_R.NE2END3->>NW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ar[dreg][24]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

newcom.jtagcom0/tnr2_reg[data_n_0_][24] - 
wires: CLBLL_R_X25Y89/CLBLL_IMUX10 CLBLL_R_X25Y89/CLBLL_L_A4 CLBLL_R_X25Y89/CLBLL_WR1END1 CLBLM_L_X26Y89/CLBLM_LOGIC_OUTS0 CLBLM_L_X26Y89/CLBLM_L_AQ CLBLM_L_X26Y89/CLBLM_WR1END1 INT_L_X26Y89/LOGIC_OUTS_L0 INT_L_X26Y89/WR1BEG1 INT_R_X25Y89/IMUX10 INT_R_X25Y89/WR1END1 
pips: CLBLL_R_X25Y89/CLBLL_R.CLBLL_IMUX10->CLBLL_L_A4 CLBLM_L_X26Y89/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X26Y89/INT_L.LOGIC_OUTS_L0->>WR1BEG1 INT_R_X25Y89/INT_R.WR1END1->>IMUX10 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ar[dreg][25]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

newcom.jtagcom0/tnr2_reg[data_n_0_][25] - 
wires: CLBLL_R_X25Y89/CLBLL_IMUX25 CLBLL_R_X25Y89/CLBLL_L_B5 CLBLL_R_X25Y89/CLBLL_WL1END0 CLBLM_L_X26Y89/CLBLM_LOGIC_OUTS1 CLBLM_L_X26Y89/CLBLM_L_BQ CLBLM_L_X26Y89/CLBLM_WL1END0 INT_L_X26Y89/LOGIC_OUTS_L1 INT_L_X26Y89/WL1BEG0 INT_R_X25Y89/IMUX25 INT_R_X25Y89/WL1END0 
pips: CLBLL_R_X25Y89/CLBLL_R.CLBLL_IMUX25->CLBLL_L_B5 CLBLM_L_X26Y89/CLBLM_L.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_L_X26Y89/INT_L.LOGIC_OUTS_L1->>WL1BEG0 INT_R_X25Y89/INT_R.WL1END0->>IMUX25 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ar[dreg][26]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

newcom.jtagcom0/tnr2_reg[data_n_0_][26] - 
wires: CLBLL_R_X27Y88/CLBLL_IMUX29 CLBLL_R_X27Y88/CLBLL_LL_C2 CLBLM_L_X26Y89/CLBLM_LOGIC_OUTS2 CLBLM_L_X26Y89/CLBLM_L_CQ INT_L_X26Y88/SE2A2 INT_L_X26Y89/LOGIC_OUTS_L2 INT_L_X26Y89/SE2BEG2 INT_R_X27Y88/IMUX29 INT_R_X27Y88/SE2END2 
pips: CLBLL_R_X27Y88/CLBLL_R.CLBLL_IMUX29->CLBLL_LL_C2 CLBLM_L_X26Y89/CLBLM_L.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 INT_L_X26Y89/INT_L.LOGIC_OUTS_L2->>SE2BEG2 INT_R_X27Y88/INT_R.SE2END2->>IMUX29 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ar[dreg][27]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

newcom.jtagcom0/tnr2_reg[data_n_0_][27] - 
wires: CLBLM_L_X26Y89/CLBLM_IMUX7 CLBLM_L_X26Y89/CLBLM_LOGIC_OUTS3 CLBLM_L_X26Y89/CLBLM_L_DQ CLBLM_L_X26Y89/CLBLM_M_A1 INT_L_X26Y89/IMUX_L7 INT_L_X26Y89/LOGIC_OUTS_L3 
pips: CLBLM_L_X26Y89/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_L_X26Y89/CLBLM_L.CLBLM_L_DQ->CLBLM_LOGIC_OUTS3 INT_L_X26Y89/INT_L.LOGIC_OUTS_L3->>IMUX_L7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ar[dreg][28]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

newcom.jtagcom0/tnr2_reg[data_n_0_][28] - 
wires: CLBLM_L_X26Y89/CLBLM_IMUX17 CLBLM_L_X26Y89/CLBLM_LOGIC_OUTS16 CLBLM_L_X26Y89/CLBLM_L_AMUX CLBLM_L_X26Y89/CLBLM_M_B3 INT_L_X26Y89/FAN_ALT5 INT_L_X26Y89/FAN_BOUNCE5 INT_L_X26Y89/IMUX_L17 INT_L_X26Y89/LOGIC_OUTS_L16 
pips: CLBLM_L_X26Y89/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X26Y89/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X26Y89/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X26Y89/INT_L.FAN_BOUNCE5->>IMUX_L17 INT_L_X26Y89/INT_L.LOGIC_OUTS_L16->>FAN_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ar[dreg][29]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

newcom.jtagcom0/tnr2_reg[data_n_0_][29] - 
wires: CLBLM_L_X26Y89/CLBLM_IMUX22 CLBLM_L_X26Y89/CLBLM_LOGIC_OUTS17 CLBLM_L_X26Y89/CLBLM_L_BMUX CLBLM_L_X26Y89/CLBLM_M_C3 INT_L_X26Y89/IMUX_L22 INT_L_X26Y89/LOGIC_OUTS_L17 
pips: CLBLM_L_X26Y89/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X26Y89/CLBLM_L.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_L_X26Y89/INT_L.LOGIC_OUTS_L17->>IMUX_L22 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ar[dreg][2]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

newcom.jtagcom0/tnr2_reg[data_n_0_][2] - 
wires: CLBLM_L_X26Y89/CLBLM_IMUX45 CLBLM_L_X26Y89/CLBLM_LOGIC_OUTS18 CLBLM_L_X26Y89/CLBLM_L_CMUX CLBLM_L_X26Y89/CLBLM_M_D2 INT_L_X26Y89/BYP_ALT1 INT_L_X26Y89/BYP_BOUNCE1 INT_L_X26Y89/IMUX_L45 INT_L_X26Y89/LOGIC_OUTS_L18 
pips: CLBLM_L_X26Y89/CLBLM_L.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_L_X26Y89/CLBLM_L.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 INT_L_X26Y89/INT_L.BYP_ALT1->>BYP_BOUNCE1 INT_L_X26Y89/INT_L.BYP_BOUNCE1->>IMUX_L45 INT_L_X26Y89/INT_L.LOGIC_OUTS_L18->>BYP_ALT1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ar[dreg][30]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

newcom.jtagcom0/tnr2_reg[data_n_0_][30] - 
wires: CLBLL_R_X25Y88/CLBLL_IMUX11 CLBLL_R_X25Y88/CLBLL_LL_A4 CLBLL_R_X25Y88/CLBLL_SW2A1 CLBLM_L_X26Y88/CLBLM_SW2A1 CLBLM_L_X26Y89/CLBLM_LOGIC_OUTS19 CLBLM_L_X26Y89/CLBLM_L_DMUX INT_L_X26Y88/SW2A1 INT_L_X26Y89/LOGIC_OUTS_L19 INT_L_X26Y89/SW2BEG1 INT_R_X25Y88/IMUX11 INT_R_X25Y88/SW2END1 
pips: CLBLL_R_X25Y88/CLBLL_R.CLBLL_IMUX11->CLBLL_LL_A4 CLBLM_L_X26Y89/CLBLM_L.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 INT_L_X26Y89/INT_L.LOGIC_OUTS_L19->>SW2BEG1 INT_R_X25Y88/INT_R.SW2END1->>IMUX11 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ar[dreg][31]_i_1_n_0 - 
wires: CLBLL_R_X25Y84/CLBLL_EE4A2 CLBLL_R_X25Y88/CLBLL_FAN7 CLBLL_R_X25Y88/CLBLL_LL_CE CLBLL_R_X25Y88/CLBLL_NE4C2 CLBLL_R_X25Y88/CLBLL_WW2END1 CLBLL_R_X25Y89/CLBLL_FAN6 CLBLL_R_X25Y89/CLBLL_L_CE CLBLL_R_X25Y89/CLBLL_NW2A2 CLBLL_R_X27Y84/CLBLL_EE4C2 CLBLL_R_X27Y85/CLBLL_FAN7 CLBLL_R_X27Y85/CLBLL_LL_CE CLBLL_R_X27Y85/CLBLL_WR1END3 CLBLL_R_X27Y86/CLBLL_FAN7 CLBLL_R_X27Y86/CLBLL_LL_CE CLBLL_R_X27Y86/CLBLL_WR1END3 CLBLL_R_X27Y86/CLBLL_WW2A1 CLBLL_R_X27Y88/CLBLL_FAN7 CLBLL_R_X27Y88/CLBLL_LL_CE CLBLL_R_X27Y88/CLBLL_NW2A2 CLBLM_L_X24Y82/CLBLM_FAN6 CLBLM_L_X24Y82/CLBLM_L_CE CLBLM_L_X24Y84/CLBLM_LOGIC_OUTS14 CLBLM_L_X24Y84/CLBLM_M_C CLBLM_L_X26Y84/CLBLM_EE4A2 CLBLM_L_X26Y85/CLBLM_FAN7 CLBLM_L_X26Y85/CLBLM_M_CE CLBLM_L_X26Y86/CLBLM_FAN7 CLBLM_L_X26Y86/CLBLM_M_CE CLBLM_L_X26Y87/CLBLM_FAN7 CLBLM_L_X26Y87/CLBLM_M_CE CLBLM_L_X26Y88/CLBLM_NE4C2 CLBLM_L_X26Y88/CLBLM_WW2END1 CLBLM_L_X26Y89/CLBLM_FAN7 CLBLM_L_X26Y89/CLBLM_M_CE CLBLM_L_X26Y89/CLBLM_NW2A2 CLBLM_L_X28Y84/CLBLM_EE4C2 CLBLM_L_X28Y85/CLBLM_FAN7 CLBLM_L_X28Y85/CLBLM_M_CE CLBLM_L_X28Y85/CLBLM_WR1END3 CLBLM_L_X28Y86/CLBLM_FAN7 CLBLM_L_X28Y86/CLBLM_M_CE CLBLM_L_X28Y86/CLBLM_WR1END3 CLBLM_L_X28Y86/CLBLM_WW2A1 CLBLM_L_X28Y87/CLBLM_FAN7 CLBLM_L_X28Y87/CLBLM_M_CE CLBLM_L_X28Y88/CLBLM_NW2A2 INT_L_X24Y82/FAN_ALT1 INT_L_X24Y82/FAN_ALT6 INT_L_X24Y82/FAN_BOUNCE1 INT_L_X24Y82/FAN_L6 INT_L_X24Y82/SS2END2 INT_L_X24Y83/SS2A2 INT_L_X24Y84/EE4BEG2 INT_L_X24Y84/LOGIC_OUTS_L14 INT_L_X24Y84/NE6BEG2 INT_L_X24Y84/SS2BEG2 INT_L_X26Y84/EE4B2 INT_L_X26Y85/FAN_ALT7 INT_L_X26Y85/FAN_L7 INT_L_X26Y85/WL1END1 INT_L_X26Y86/FAN_ALT7 INT_L_X26Y86/FAN_L7 INT_L_X26Y86/WW2END1 INT_L_X26Y87/FAN_ALT7 INT_L_X26Y87/FAN_L7 INT_L_X26Y87/SL1END2 INT_L_X26Y88/NE6END2 INT_L_X26Y88/NW2BEG2 INT_L_X26Y88/SL1BEG2 INT_L_X26Y88/WW2A1 INT_L_X26Y89/FAN_ALT7 INT_L_X26Y89/FAN_L7 INT_L_X26Y89/NW2A2 INT_L_X26Y89/NW2END2 INT_L_X28Y84/EE4END2 INT_L_X28Y84/NN2BEG2 INT_L_X28Y84/NR1BEG2 INT_L_X28Y85/FAN_ALT7 INT_L_X28Y85/FAN_L7 INT_L_X28Y85/NN2A2 INT_L_X28Y85/NR1END2 INT_L_X28Y85/WR1BEG3 INT_L_X28Y86/FAN_ALT7 INT_L_X28Y86/FAN_L7 INT_L_X28Y86/NN2END2 INT_L_X28Y86/NR1BEG2 INT_L_X28Y86/WR1BEG3 INT_L_X28Y86/WW2BEG1 INT_L_X28Y87/FAN_ALT7 INT_L_X28Y87/FAN_L7 INT_L_X28Y87/NR1END2 INT_L_X28Y87/NW2BEG2 INT_L_X28Y88/NW2A2 INT_R_X25Y84/EE4A2 INT_R_X25Y84/NE6A2 INT_R_X25Y85/NE6B2 INT_R_X25Y86/NE6C2 INT_R_X25Y87/NE6D2 INT_R_X25Y88/FAN7 INT_R_X25Y88/FAN_ALT7 INT_R_X25Y88/NE6E2 INT_R_X25Y88/WW2END1 INT_R_X25Y89/FAN6 INT_R_X25Y89/FAN_ALT6 INT_R_X25Y89/NW2END2 INT_R_X27Y84/EE4C2 INT_R_X27Y85/FAN7 INT_R_X27Y85/FAN_ALT3 INT_R_X27Y85/FAN_ALT7 INT_R_X27Y85/FAN_BOUNCE3 INT_R_X27Y85/WL1BEG1 INT_R_X27Y85/WR1END3 INT_R_X27Y86/FAN7 INT_R_X27Y86/FAN_ALT3 INT_R_X27Y86/FAN_ALT7 INT_R_X27Y86/FAN_BOUNCE3 INT_R_X27Y86/WR1END3 INT_R_X27Y86/WW2A1 INT_R_X27Y88/FAN7 INT_R_X27Y88/FAN_ALT7 INT_R_X27Y88/NW2BEG2 INT_R_X27Y88/NW2END2 INT_R_X27Y88/WW2BEG1 INT_R_X27Y89/NW2A2 
pips: CLBLL_R_X25Y88/CLBLL_R.CLBLL_FAN7->CLBLL_LL_CE CLBLL_R_X25Y89/CLBLL_R.CLBLL_FAN6->CLBLL_L_CE CLBLL_R_X27Y85/CLBLL_R.CLBLL_FAN7->CLBLL_LL_CE CLBLL_R_X27Y86/CLBLL_R.CLBLL_FAN7->CLBLL_LL_CE CLBLL_R_X27Y88/CLBLL_R.CLBLL_FAN7->CLBLL_LL_CE CLBLM_L_X24Y82/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE CLBLM_L_X24Y84/CLBLM_L.CLBLM_M_C->CLBLM_LOGIC_OUTS14 CLBLM_L_X26Y85/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X26Y86/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X26Y87/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X26Y89/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X28Y85/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X28Y86/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X28Y87/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE INT_L_X24Y82/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X24Y82/INT_L.FAN_ALT6->>FAN_L6 INT_L_X24Y82/INT_L.FAN_BOUNCE1->>FAN_ALT6 INT_L_X24Y82/INT_L.SS2END2->>FAN_ALT1 INT_L_X24Y84/INT_L.LOGIC_OUTS_L14->>EE4BEG2 INT_L_X24Y84/INT_L.LOGIC_OUTS_L14->>NE6BEG2 INT_L_X24Y84/INT_L.LOGIC_OUTS_L14->>SS2BEG2 INT_L_X26Y85/INT_L.FAN_ALT7->>FAN_L7 INT_L_X26Y85/INT_L.WL1END1->>FAN_ALT7 INT_L_X26Y86/INT_L.FAN_ALT7->>FAN_L7 INT_L_X26Y86/INT_L.WW2END1->>FAN_ALT7 INT_L_X26Y87/INT_L.FAN_ALT7->>FAN_L7 INT_L_X26Y87/INT_L.SL1END2->>FAN_ALT7 INT_L_X26Y88/INT_L.NE6END2->>NW2BEG2 INT_L_X26Y88/INT_L.NE6END2->>SL1BEG2 INT_L_X26Y89/INT_L.FAN_ALT7->>FAN_L7 INT_L_X26Y89/INT_L.NW2END2->>FAN_ALT7 INT_L_X28Y84/INT_L.EE4END2->>NN2BEG2 INT_L_X28Y84/INT_L.EE4END2->>NR1BEG2 INT_L_X28Y85/INT_L.FAN_ALT7->>FAN_L7 INT_L_X28Y85/INT_L.NR1END2->>FAN_ALT7 INT_L_X28Y85/INT_L.NR1END2->>WR1BEG3 INT_L_X28Y86/INT_L.FAN_ALT7->>FAN_L7 INT_L_X28Y86/INT_L.NN2END2->>FAN_ALT7 INT_L_X28Y86/INT_L.NN2END2->>NR1BEG2 INT_L_X28Y86/INT_L.NN2END2->>WR1BEG3 INT_L_X28Y86/INT_L.NN2END2->>WW2BEG1 INT_L_X28Y87/INT_L.FAN_ALT7->>FAN_L7 INT_L_X28Y87/INT_L.NR1END2->>FAN_ALT7 INT_L_X28Y87/INT_L.NR1END2->>NW2BEG2 INT_R_X25Y88/INT_R.FAN_ALT7->>FAN7 INT_R_X25Y88/INT_R.WW2END1->>FAN_ALT7 INT_R_X25Y89/INT_R.FAN_ALT6->>FAN6 INT_R_X25Y89/INT_R.NW2END2->>FAN_ALT6 INT_R_X27Y85/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X27Y85/INT_R.FAN_ALT7->>FAN7 INT_R_X27Y85/INT_R.FAN_BOUNCE3->>FAN_ALT7 INT_R_X27Y85/INT_R.WR1END3->>FAN_ALT3 INT_R_X27Y85/INT_R.WR1END3->>WL1BEG1 INT_R_X27Y86/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X27Y86/INT_R.FAN_ALT7->>FAN7 INT_R_X27Y86/INT_R.FAN_BOUNCE3->>FAN_ALT7 INT_R_X27Y86/INT_R.WR1END3->>FAN_ALT3 INT_R_X27Y88/INT_R.FAN_ALT7->>FAN7 INT_R_X27Y88/INT_R.NW2END2->>FAN_ALT7 INT_R_X27Y88/INT_R.NW2END2->>NW2BEG2 INT_R_X27Y88/INT_R.NW2END2->>WW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 33, 

ar[dreg][31]_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

newcom.jtagcom0/tnr2_reg[data_n_0_][31] - 
wires: CLBLL_R_X25Y87/CLBLL_EE2BEG0 CLBLL_R_X25Y87/CLBLL_LOGIC_OUTS0 CLBLL_R_X25Y87/CLBLL_L_AQ CLBLM_L_X26Y87/CLBLM_EE2BEG0 CLBLM_L_X26Y87/CLBLM_IMUX11 CLBLM_L_X26Y87/CLBLM_M_A4 INT_L_X26Y87/EE2A0 INT_L_X26Y87/IMUX_L11 INT_L_X26Y87/WR1END1 INT_R_X25Y87/EE2BEG0 INT_R_X25Y87/LOGIC_OUTS0 INT_R_X27Y87/EE2END0 INT_R_X27Y87/WR1BEG1 
pips: CLBLL_R_X25Y87/CLBLL_R.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLM_L_X26Y87/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 INT_L_X26Y87/INT_L.WR1END1->>IMUX_L11 INT_R_X25Y87/INT_R.LOGIC_OUTS0->>EE2BEG0 INT_R_X27Y87/INT_R.EE2END0->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ar[dreg][3]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

newcom.jtagcom0/tnr2_reg[data_n_0_][3] - 
wires: CLBLM_L_X26Y86/CLBLM_IMUX29 CLBLM_L_X26Y86/CLBLM_LOGIC_OUTS16 CLBLM_L_X26Y86/CLBLM_L_AMUX CLBLM_L_X26Y86/CLBLM_M_C2 INT_L_X26Y86/IMUX_L29 INT_L_X26Y86/LOGIC_OUTS_L16 
pips: CLBLM_L_X26Y86/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X26Y86/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X26Y86/INT_L.LOGIC_OUTS_L16->>IMUX_L29 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ar[dreg][4]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

newcom.jtagcom0/tnr2_reg[data_n_0_][4] - 
wires: CLBLL_R_X25Y87/CLBLL_EL1BEG0 CLBLL_R_X25Y87/CLBLL_LOGIC_OUTS1 CLBLL_R_X25Y87/CLBLL_L_BQ CLBLM_L_X26Y87/CLBLM_EL1BEG0 CLBLM_L_X26Y87/CLBLM_IMUX17 CLBLM_L_X26Y87/CLBLM_M_B3 INT_L_X26Y86/EL1END_S3_0 INT_L_X26Y87/EL1END0 INT_L_X26Y87/IMUX_L17 INT_R_X25Y87/EL1BEG0 INT_R_X25Y87/LOGIC_OUTS1 
pips: CLBLL_R_X25Y87/CLBLL_R.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 CLBLM_L_X26Y87/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 INT_L_X26Y87/INT_L.EL1END0->>IMUX_L17 INT_R_X25Y87/INT_R.LOGIC_OUTS1->>EL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ar[dreg][5]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

newcom.jtagcom0/tnr2_reg[data_n_0_][5] - 
wires: CLBLL_R_X27Y88/CLBLL_IMUX47 CLBLL_R_X27Y88/CLBLL_LL_D5 CLBLL_R_X27Y89/CLBLL_LL_DQ CLBLL_R_X27Y89/CLBLL_LOGIC_OUTS7 INT_R_X27Y88/IMUX47 INT_R_X27Y88/SL1END3 INT_R_X27Y89/LOGIC_OUTS7 INT_R_X27Y89/SL1BEG3 
pips: CLBLL_R_X27Y88/CLBLL_R.CLBLL_IMUX47->CLBLL_LL_D5 CLBLL_R_X27Y89/CLBLL_R.CLBLL_LL_DQ->CLBLL_LOGIC_OUTS7 INT_R_X27Y88/INT_R.SL1END3->>IMUX47 INT_R_X27Y89/INT_R.LOGIC_OUTS7->>SL1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ar[dreg][6]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

newcom.jtagcom0/tnr2_reg[data_n_0_][6] - 
wires: CLBLM_L_X26Y86/CLBLM_LOGIC_OUTS17 CLBLM_L_X26Y86/CLBLM_L_BMUX CLBLM_L_X26Y87/CLBLM_IMUX31 CLBLM_L_X26Y87/CLBLM_M_C5 INT_L_X26Y86/LOGIC_OUTS_L17 INT_L_X26Y86/NR1BEG3 INT_L_X26Y87/IMUX_L31 INT_L_X26Y87/NR1END3 
pips: CLBLM_L_X26Y86/CLBLM_L.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 CLBLM_L_X26Y87/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 INT_L_X26Y86/INT_L.LOGIC_OUTS_L17->>NR1BEG3 INT_L_X26Y87/INT_L.NR1END3->>IMUX_L31 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ar[dreg][7]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

newcom.jtagcom0/tnr2_reg[data_n_0_][7] - 
wires: CLBLL_R_X27Y86/CLBLL_IMUX15 CLBLL_R_X27Y86/CLBLL_LL_B1 CLBLM_L_X26Y86/CLBLM_LOGIC_OUTS18 CLBLM_L_X26Y86/CLBLM_L_CMUX INT_L_X26Y85/EL1BEG3 INT_L_X26Y86/EL1BEG_N3 INT_L_X26Y86/LOGIC_OUTS_L18 INT_R_X27Y85/EL1END3 INT_R_X27Y85/NR1BEG3 INT_R_X27Y86/IMUX15 INT_R_X27Y86/NR1END3 
pips: CLBLL_R_X27Y86/CLBLL_R.CLBLL_IMUX15->CLBLL_LL_B1 CLBLM_L_X26Y86/CLBLM_L.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 INT_L_X26Y86/INT_L.LOGIC_OUTS_L18->>EL1BEG_N3 INT_R_X27Y85/INT_R.EL1END3->>NR1BEG3 INT_R_X27Y86/INT_R.NR1END3->>IMUX15 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ar[dreg][8]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

newcom.jtagcom0/tnr2_reg[data_n_0_][8] - 
wires: CLBLM_L_X26Y86/CLBLM_IMUX40 CLBLM_L_X26Y86/CLBLM_LOGIC_OUTS19 CLBLM_L_X26Y86/CLBLM_L_DMUX CLBLM_L_X26Y86/CLBLM_M_D1 INT_L_X26Y85/FAN_BOUNCE_S3_2 INT_L_X26Y86/FAN_ALT2 INT_L_X26Y86/FAN_BOUNCE2 INT_L_X26Y86/IMUX_L40 INT_L_X26Y86/LOGIC_OUTS_L19 
pips: CLBLM_L_X26Y86/CLBLM_L.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_L_X26Y86/CLBLM_L.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 INT_L_X26Y86/INT_L.FAN_ALT2->>FAN_BOUNCE2 INT_L_X26Y86/INT_L.FAN_BOUNCE2->>IMUX_L40 INT_L_X26Y86/INT_L.LOGIC_OUTS_L19->>FAN_ALT2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ar[dreg][9]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

newcom.jtagcom0/tnr2_reg[data_n_0_][9] - 
wires: CLBLL_R_X27Y86/CLBLL_LOGIC_OUTS19 CLBLL_R_X27Y86/CLBLL_L_DMUX CLBLL_R_X27Y87/CLBLL_NE2A1 CLBLM_L_X28Y87/CLBLM_IMUX38 CLBLM_L_X28Y87/CLBLM_M_D3 CLBLM_L_X28Y87/CLBLM_NE2A1 INT_L_X28Y87/BYP_ALT4 INT_L_X28Y87/BYP_BOUNCE4 INT_L_X28Y87/IMUX_L38 INT_L_X28Y87/NE2END1 INT_R_X27Y86/LOGIC_OUTS19 INT_R_X27Y86/NE2BEG1 INT_R_X27Y87/NE2A1 
pips: CLBLL_R_X27Y86/CLBLL_R.CLBLL_L_DMUX->CLBLL_LOGIC_OUTS19 CLBLM_L_X28Y87/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 INT_L_X28Y87/INT_L.BYP_ALT4->>BYP_BOUNCE4 INT_L_X28Y87/INT_L.BYP_BOUNCE4->>IMUX_L38 INT_L_X28Y87/INT_L.NE2END1->>BYP_ALT4 INT_R_X27Y86/INT_R.LOGIC_OUTS19->>NE2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

newcom.jtagcom0/ar_reg[qual_dreg]0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ar[wdone]_i_1_n_0 - 
wires: CLBLM_L_X24Y84/CLBLM_BYP1 CLBLM_L_X24Y84/CLBLM_M_AX CLBLM_L_X24Y85/CLBLM_LOGIC_OUTS12 CLBLM_L_X24Y85/CLBLM_M_A INT_L_X24Y84/BYP_ALT1 INT_L_X24Y84/BYP_L1 INT_L_X24Y84/SL1END0 INT_L_X24Y85/LOGIC_OUTS_L12 INT_L_X24Y85/SL1BEG0 
pips: CLBLM_L_X24Y84/CLBLM_L.CLBLM_BYP1->CLBLM_M_AX CLBLM_L_X24Y85/CLBLM_L.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_L_X24Y84/INT_L.BYP_ALT1->>BYP_L1 INT_L_X24Y84/INT_L.SL1END0->>BYP_ALT1 INT_L_X24Y85/INT_L.LOGIC_OUTS_L12->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

lupd - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

newcom.jtagcom0/ar[dmastart]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

newcom.jtagcom0/ar_reg[run_sync_n_0_][1] - 
wires: CLBLL_R_X23Y84/CLBLL_BYP1 CLBLL_R_X23Y84/CLBLL_LL_AX CLBLL_R_X23Y84/CLBLL_LL_BMUX CLBLL_R_X23Y84/CLBLL_LOGIC_OUTS21 INT_R_X23Y84/BYP1 INT_R_X23Y84/BYP_ALT1 INT_R_X23Y84/LOGIC_OUTS21 INT_R_X23Y84/SR1BEG_S0 
pips: CLBLL_R_X23Y84/CLBLL_R.CLBLL_BYP1->CLBLL_LL_AX CLBLL_R_X23Y84/CLBLL_R.CLBLL_LL_BMUX->CLBLL_LOGIC_OUTS21 INT_R_X23Y84/INT_R.BYP_ALT1->>BYP1 INT_R_X23Y84/INT_R.LOGIC_OUTS21->>SR1BEG_S0 INT_R_X23Y84/INT_R.SR1BEG_S0->>BYP_ALT1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

newcom.jtagcom0/ar_reg[run_sync_n_0_][2] - 
wires: CLBLL_R_X23Y84/CLBLL_BYP4 CLBLL_R_X23Y84/CLBLL_LL_BX CLBLL_R_X23Y84/CLBLL_LL_CMUX CLBLL_R_X23Y84/CLBLL_LOGIC_OUTS22 INT_R_X23Y84/BYP4 INT_R_X23Y84/BYP_ALT4 INT_R_X23Y84/FAN_ALT1 INT_R_X23Y84/FAN_BOUNCE1 INT_R_X23Y84/LOGIC_OUTS22 INT_R_X23Y84/NL1BEG_N3 
pips: CLBLL_R_X23Y84/CLBLL_R.CLBLL_BYP4->CLBLL_LL_BX CLBLL_R_X23Y84/CLBLL_R.CLBLL_LL_CMUX->CLBLL_LOGIC_OUTS22 INT_R_X23Y84/INT_R.BYP_ALT4->>BYP4 INT_R_X23Y84/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X23Y84/INT_R.FAN_BOUNCE1->>BYP_ALT4 INT_R_X23Y84/INT_R.LOGIC_OUTS22->>NL1BEG_N3 INT_R_X23Y84/INT_R.NL1BEG_N3->>FAN_ALT1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tnr1_reg[run] - 
wires: CLBLL_R_X23Y84/CLBLL_BYP3 CLBLL_R_X23Y84/CLBLL_ER1BEG2 CLBLL_R_X23Y84/CLBLL_IMUX19 CLBLL_R_X23Y84/CLBLL_LL_CX CLBLL_R_X23Y84/CLBLL_LOGIC_OUTS1 CLBLL_R_X23Y84/CLBLL_L_B2 CLBLL_R_X23Y84/CLBLL_L_BQ CLBLM_L_X24Y84/CLBLM_BYP0 CLBLM_L_X24Y84/CLBLM_ER1BEG2 CLBLM_L_X24Y84/CLBLM_IMUX13 CLBLM_L_X24Y84/CLBLM_L_AX CLBLM_L_X24Y84/CLBLM_L_B6 INT_L_X24Y84/BYP_ALT0 INT_L_X24Y84/BYP_L0 INT_L_X24Y84/ER1END2 INT_L_X24Y84/FAN_ALT5 INT_L_X24Y84/FAN_ALT7 INT_L_X24Y84/FAN_BOUNCE5 INT_L_X24Y84/FAN_BOUNCE7 INT_L_X24Y84/IMUX_L13 INT_R_X23Y84/BYP3 INT_R_X23Y84/BYP_ALT3 INT_R_X23Y84/BYP_ALT5 INT_R_X23Y84/BYP_BOUNCE5 INT_R_X23Y84/ER1BEG2 INT_R_X23Y84/FAN_ALT3 INT_R_X23Y84/FAN_BOUNCE3 INT_R_X23Y84/IMUX19 INT_R_X23Y84/LOGIC_OUTS1 VBRK_X60Y88/VBRK_ER1BEG2 
pips: CLBLL_R_X23Y84/CLBLL_R.CLBLL_BYP3->CLBLL_LL_CX CLBLL_R_X23Y84/CLBLL_R.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_R_X23Y84/CLBLL_R.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 CLBLM_L_X24Y84/CLBLM_L.CLBLM_BYP0->CLBLM_L_AX CLBLM_L_X24Y84/CLBLM_L.CLBLM_IMUX13->CLBLM_L_B6 INT_L_X24Y84/INT_L.BYP_ALT0->>BYP_L0 INT_L_X24Y84/INT_L.ER1END2->>FAN_ALT5 INT_L_X24Y84/INT_L.ER1END2->>IMUX_L13 INT_L_X24Y84/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X24Y84/INT_L.FAN_ALT7->>FAN_BOUNCE7 INT_L_X24Y84/INT_L.FAN_BOUNCE5->>FAN_ALT7 INT_L_X24Y84/INT_L.FAN_BOUNCE7->>BYP_ALT0 INT_R_X23Y84/INT_R.BYP_ALT3->>BYP3 INT_R_X23Y84/INT_R.BYP_ALT5->>BYP_BOUNCE5 INT_R_X23Y84/INT_R.BYP_BOUNCE5->>FAN_ALT3 INT_R_X23Y84/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X23Y84/INT_R.FAN_BOUNCE3->>BYP_ALT3 INT_R_X23Y84/INT_R.LOGIC_OUTS1->>BYP_ALT5 INT_R_X23Y84/INT_R.LOGIC_OUTS1->>ER1BEG2 INT_R_X23Y84/INT_R.LOGIC_OUTS1->>IMUX19 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

tnr1_reg[done_sync1] - 
wires: CLBLL_R_X23Y84/CLBLL_LOGIC_OUTS16 CLBLL_R_X23Y84/CLBLL_L_AMUX CLBLM_L_X22Y84/CLBLM_BYP0 CLBLM_L_X22Y84/CLBLM_L_AX INT_L_X22Y84/BYP_ALT0 INT_L_X22Y84/BYP_L0 INT_L_X22Y84/FAN_ALT7 INT_L_X22Y84/FAN_BOUNCE7 INT_L_X22Y84/WL1END1 INT_R_X23Y84/LOGIC_OUTS16 INT_R_X23Y84/WL1BEG1 
pips: CLBLL_R_X23Y84/CLBLL_R.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 CLBLM_L_X22Y84/CLBLM_L.CLBLM_BYP0->CLBLM_L_AX INT_L_X22Y84/INT_L.BYP_ALT0->>BYP_L0 INT_L_X22Y84/INT_L.FAN_ALT7->>FAN_BOUNCE7 INT_L_X22Y84/INT_L.FAN_BOUNCE7->>BYP_ALT0 INT_L_X22Y84/INT_L.WL1END1->>FAN_ALT7 INT_R_X23Y84/INT_R.LOGIC_OUTS16->>WL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

newcom.jtagcom0/i1 - 
wires: CLBLL_R_X23Y84/CLBLL_ER1BEG1 CLBLL_R_X23Y84/CLBLL_IMUX0 CLBLL_R_X23Y84/CLBLL_LOGIC_OUTS0 CLBLL_R_X23Y84/CLBLL_L_A3 CLBLL_R_X23Y84/CLBLL_L_AQ CLBLL_R_X25Y85/CLBLL_SE2A0 CLBLL_R_X25Y86/CLBLL_IMUX0 CLBLL_R_X25Y86/CLBLL_IMUX16 CLBLL_R_X25Y86/CLBLL_IMUX20 CLBLL_R_X25Y86/CLBLL_IMUX42 CLBLL_R_X25Y86/CLBLL_L_A3 CLBLL_R_X25Y86/CLBLL_L_B3 CLBLL_R_X25Y86/CLBLL_L_C2 CLBLL_R_X25Y86/CLBLL_L_D6 CLBLL_R_X25Y87/CLBLL_NE2A0 CLBLL_R_X27Y85/CLBLL_IMUX19 CLBLL_R_X27Y85/CLBLL_IMUX34 CLBLL_R_X27Y85/CLBLL_IMUX42 CLBLL_R_X27Y85/CLBLL_IMUX6 CLBLL_R_X27Y85/CLBLL_L_A1 CLBLL_R_X27Y85/CLBLL_L_B2 CLBLL_R_X27Y85/CLBLL_L_C6 CLBLL_R_X27Y85/CLBLL_L_D6 CLBLL_R_X27Y87/CLBLL_IMUX13 CLBLL_R_X27Y87/CLBLL_IMUX21 CLBLL_R_X27Y87/CLBLL_IMUX27 CLBLL_R_X27Y87/CLBLL_IMUX35 CLBLL_R_X27Y87/CLBLL_IMUX4 CLBLL_R_X27Y87/CLBLL_IMUX5 CLBLL_R_X27Y87/CLBLL_LL_A6 CLBLL_R_X27Y87/CLBLL_LL_B4 CLBLL_R_X27Y87/CLBLL_LL_C6 CLBLL_R_X27Y87/CLBLL_L_A6 CLBLL_R_X27Y87/CLBLL_L_B6 CLBLL_R_X27Y87/CLBLL_L_C4 CLBLL_R_X27Y88/CLBLL_IMUX13 CLBLL_R_X27Y88/CLBLL_IMUX5 CLBLL_R_X27Y88/CLBLL_L_A6 CLBLL_R_X27Y88/CLBLL_L_B6 CLBLM_L_X24Y83/CLBLM_IMUX13 CLBLM_L_X24Y83/CLBLM_L_B6 CLBLM_L_X24Y84/CLBLM_ER1BEG1 CLBLM_L_X24Y84/CLBLM_IMUX9 CLBLM_L_X24Y84/CLBLM_L_A5 CLBLM_L_X24Y86/CLBLM_IMUX10 CLBLM_L_X24Y86/CLBLM_L_A4 CLBLM_L_X26Y85/CLBLM_IMUX0 CLBLM_L_X26Y85/CLBLM_IMUX25 CLBLM_L_X26Y85/CLBLM_IMUX33 CLBLM_L_X26Y85/CLBLM_L_A3 CLBLM_L_X26Y85/CLBLM_L_B5 CLBLM_L_X26Y85/CLBLM_L_C1 CLBLM_L_X26Y85/CLBLM_SE2A0 CLBLM_L_X26Y87/CLBLM_IMUX0 CLBLM_L_X26Y87/CLBLM_IMUX16 CLBLM_L_X26Y87/CLBLM_IMUX30 CLBLM_L_X26Y87/CLBLM_IMUX39 CLBLM_L_X26Y87/CLBLM_L_A3 CLBLM_L_X26Y87/CLBLM_L_B3 CLBLM_L_X26Y87/CLBLM_L_C5 CLBLM_L_X26Y87/CLBLM_L_D3 CLBLM_L_X26Y87/CLBLM_NE2A0 CLBLM_L_X26Y88/CLBLM_IMUX0 CLBLM_L_X26Y88/CLBLM_IMUX1 CLBLM_L_X26Y88/CLBLM_IMUX16 CLBLM_L_X26Y88/CLBLM_IMUX17 CLBLM_L_X26Y88/CLBLM_IMUX32 CLBLM_L_X26Y88/CLBLM_IMUX33 CLBLM_L_X26Y88/CLBLM_IMUX40 CLBLM_L_X26Y88/CLBLM_IMUX41 CLBLM_L_X26Y88/CLBLM_L_A3 CLBLM_L_X26Y88/CLBLM_L_B3 CLBLM_L_X26Y88/CLBLM_L_C1 CLBLM_L_X26Y88/CLBLM_L_D1 CLBLM_L_X26Y88/CLBLM_M_A3 CLBLM_L_X26Y88/CLBLM_M_B3 CLBLM_L_X26Y88/CLBLM_M_C1 CLBLM_L_X26Y88/CLBLM_M_D1 INT_L_X24Y83/BYP_ALT5 INT_L_X24Y83/BYP_BOUNCE5 INT_L_X24Y83/FAN_BOUNCE_S3_6 INT_L_X24Y83/IMUX_L13 INT_L_X24Y83/SL1END1 INT_L_X24Y84/ER1END1 INT_L_X24Y84/FAN_ALT6 INT_L_X24Y84/FAN_BOUNCE6 INT_L_X24Y84/IMUX_L9 INT_L_X24Y84/NR1BEG1 INT_L_X24Y84/SL1BEG1 INT_L_X24Y85/NR1BEG1 INT_L_X24Y85/NR1END1 INT_L_X24Y86/EL1BEG0 INT_L_X24Y86/IMUX_L10 INT_L_X24Y86/NR1END1 INT_L_X26Y85/ER1BEG1 INT_L_X26Y85/IMUX_L0 INT_L_X26Y85/IMUX_L25 INT_L_X26Y85/IMUX_L33 INT_L_X26Y85/SE2END0 INT_L_X26Y86/NE2END_S3_0 INT_L_X26Y87/BYP_ALT3 INT_L_X26Y87/BYP_BOUNCE3 INT_L_X26Y87/EL1BEG2 INT_L_X26Y87/IMUX_L0 INT_L_X26Y87/IMUX_L16 INT_L_X26Y87/IMUX_L30 INT_L_X26Y87/IMUX_L39 INT_L_X26Y87/NE2END0 INT_L_X26Y87/NL1BEG_N3 INT_L_X26Y87/NR1BEG0 INT_L_X26Y88/BYP_BOUNCE_N3_3 INT_L_X26Y88/IMUX_L0 INT_L_X26Y88/IMUX_L1 INT_L_X26Y88/IMUX_L16 INT_L_X26Y88/IMUX_L17 INT_L_X26Y88/IMUX_L32 INT_L_X26Y88/IMUX_L33 INT_L_X26Y88/IMUX_L40 INT_L_X26Y88/IMUX_L41 INT_L_X26Y88/NR1END0 INT_R_X23Y84/ER1BEG1 INT_R_X23Y84/IMUX0 INT_R_X23Y84/LOGIC_OUTS0 INT_R_X25Y85/EL1END_S3_0 INT_R_X25Y85/SE2A0 INT_R_X25Y86/BYP_ALT0 INT_R_X25Y86/BYP_BOUNCE0 INT_R_X25Y86/EL1END0 INT_R_X25Y86/IMUX0 INT_R_X25Y86/IMUX16 INT_R_X25Y86/IMUX20 INT_R_X25Y86/IMUX42 INT_R_X25Y86/NE2BEG0 INT_R_X25Y86/SE2BEG0 INT_R_X25Y87/NE2A0 INT_R_X27Y85/BYP_ALT4 INT_R_X27Y85/BYP_BOUNCE4 INT_R_X27Y85/ER1END1 INT_R_X27Y85/IMUX19 INT_R_X27Y85/IMUX34 INT_R_X27Y85/IMUX42 INT_R_X27Y85/IMUX6 INT_R_X27Y87/EL1END2 INT_R_X27Y87/IMUX13 INT_R_X27Y87/IMUX21 INT_R_X27Y87/IMUX27 INT_R_X27Y87/IMUX35 INT_R_X27Y87/IMUX4 INT_R_X27Y87/IMUX5 INT_R_X27Y87/NR1BEG2 INT_R_X27Y88/IMUX13 INT_R_X27Y88/IMUX5 INT_R_X27Y88/NR1END2 VBRK_X60Y88/VBRK_ER1BEG1 
pips: CLBLL_R_X23Y84/CLBLL_R.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_R_X23Y84/CLBLL_R.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLL_R_X25Y86/CLBLL_R.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_R_X25Y86/CLBLL_R.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_R_X25Y86/CLBLL_R.CLBLL_IMUX20->CLBLL_L_C2 CLBLL_R_X25Y86/CLBLL_R.CLBLL_IMUX42->CLBLL_L_D6 CLBLL_R_X27Y85/CLBLL_R.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_R_X27Y85/CLBLL_R.CLBLL_IMUX34->CLBLL_L_C6 CLBLL_R_X27Y85/CLBLL_R.CLBLL_IMUX42->CLBLL_L_D6 CLBLL_R_X27Y85/CLBLL_R.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_R_X27Y87/CLBLL_R.CLBLL_IMUX13->CLBLL_L_B6 CLBLL_R_X27Y87/CLBLL_R.CLBLL_IMUX21->CLBLL_L_C4 CLBLL_R_X27Y87/CLBLL_R.CLBLL_IMUX27->CLBLL_LL_B4 CLBLL_R_X27Y87/CLBLL_R.CLBLL_IMUX35->CLBLL_LL_C6 CLBLL_R_X27Y87/CLBLL_R.CLBLL_IMUX4->CLBLL_LL_A6 CLBLL_R_X27Y87/CLBLL_R.CLBLL_IMUX5->CLBLL_L_A6 CLBLL_R_X27Y88/CLBLL_R.CLBLL_IMUX13->CLBLL_L_B6 CLBLL_R_X27Y88/CLBLL_R.CLBLL_IMUX5->CLBLL_L_A6 CLBLM_L_X24Y83/CLBLM_L.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_L_X24Y84/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_L_X24Y86/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X26Y85/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X26Y85/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X26Y85/CLBLM_L.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_L_X26Y87/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X26Y87/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_L_X26Y87/CLBLM_L.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_L_X26Y87/CLBLM_L.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_L_X26Y88/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X26Y88/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X26Y88/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_L_X26Y88/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X26Y88/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X26Y88/CLBLM_L.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_L_X26Y88/CLBLM_L.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_L_X26Y88/CLBLM_L.CLBLM_IMUX41->CLBLM_L_D1 INT_L_X24Y83/INT_L.BYP_ALT5->>BYP_BOUNCE5 INT_L_X24Y83/INT_L.BYP_BOUNCE5->>IMUX_L13 INT_L_X24Y83/INT_L.SL1END1->>BYP_ALT5 INT_L_X24Y84/INT_L.ER1END1->>FAN_ALT6 INT_L_X24Y84/INT_L.ER1END1->>NR1BEG1 INT_L_X24Y84/INT_L.ER1END1->>SL1BEG1 INT_L_X24Y84/INT_L.FAN_ALT6->>FAN_BOUNCE6 INT_L_X24Y84/INT_L.FAN_BOUNCE6->>IMUX_L9 INT_L_X24Y85/INT_L.NR1END1->>NR1BEG1 INT_L_X24Y86/INT_L.NR1END1->>EL1BEG0 INT_L_X24Y86/INT_L.NR1END1->>IMUX_L10 INT_L_X26Y85/INT_L.SE2END0->>ER1BEG1 INT_L_X26Y85/INT_L.SE2END0->>IMUX_L0 INT_L_X26Y85/INT_L.SE2END0->>IMUX_L25 INT_L_X26Y85/INT_L.SE2END0->>IMUX_L33 INT_L_X26Y87/INT_L.BYP_ALT3->>BYP_BOUNCE3 INT_L_X26Y87/INT_L.BYP_BOUNCE3->>IMUX_L39 INT_L_X26Y87/INT_L.NE2END0->>IMUX_L0 INT_L_X26Y87/INT_L.NE2END0->>IMUX_L16 INT_L_X26Y87/INT_L.NE2END0->>NL1BEG_N3 INT_L_X26Y87/INT_L.NE2END0->>NR1BEG0 INT_L_X26Y87/INT_L.NL1BEG_N3->>BYP_ALT3 INT_L_X26Y87/INT_L.NL1BEG_N3->>EL1BEG2 INT_L_X26Y87/INT_L.NL1BEG_N3->>IMUX_L30 INT_L_X26Y88/INT_L.NR1END0->>IMUX_L0 INT_L_X26Y88/INT_L.NR1END0->>IMUX_L1 INT_L_X26Y88/INT_L.NR1END0->>IMUX_L16 INT_L_X26Y88/INT_L.NR1END0->>IMUX_L17 INT_L_X26Y88/INT_L.NR1END0->>IMUX_L32 INT_L_X26Y88/INT_L.NR1END0->>IMUX_L33 INT_L_X26Y88/INT_L.NR1END0->>IMUX_L40 INT_L_X26Y88/INT_L.NR1END0->>IMUX_L41 INT_R_X23Y84/INT_R.LOGIC_OUTS0->>ER1BEG1 INT_R_X23Y84/INT_R.LOGIC_OUTS0->>IMUX0 INT_R_X25Y86/INT_R.BYP_ALT0->>BYP_BOUNCE0 INT_R_X25Y86/INT_R.BYP_BOUNCE0->>IMUX20 INT_R_X25Y86/INT_R.BYP_BOUNCE0->>IMUX42 INT_R_X25Y86/INT_R.EL1END0->>BYP_ALT0 INT_R_X25Y86/INT_R.EL1END0->>IMUX0 INT_R_X25Y86/INT_R.EL1END0->>IMUX16 INT_R_X25Y86/INT_R.EL1END0->>NE2BEG0 INT_R_X25Y86/INT_R.EL1END0->>SE2BEG0 INT_R_X27Y85/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X27Y85/INT_R.BYP_BOUNCE4->>IMUX6 INT_R_X27Y85/INT_R.ER1END1->>BYP_ALT4 INT_R_X27Y85/INT_R.ER1END1->>IMUX19 INT_R_X27Y85/INT_R.ER1END1->>IMUX34 INT_R_X27Y85/INT_R.ER1END1->>IMUX42 INT_R_X27Y87/INT_R.EL1END2->>IMUX13 INT_R_X27Y87/INT_R.EL1END2->>IMUX21 INT_R_X27Y87/INT_R.EL1END2->>IMUX27 INT_R_X27Y87/INT_R.EL1END2->>IMUX35 INT_R_X27Y87/INT_R.EL1END2->>IMUX4 INT_R_X27Y87/INT_R.EL1END2->>IMUX5 INT_R_X27Y87/INT_R.EL1END2->>NR1BEG2 INT_R_X27Y88/INT_R.NR1END2->>IMUX13 INT_R_X27Y88/INT_R.NR1END2->>IMUX5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 36, 

tnr1[qual_rdata]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tnr1[run]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tnr2[addrlo][9]_i_1_n_0 - 
wires: CLBLL_R_X25Y83/CLBLL_FAN6 CLBLL_R_X25Y83/CLBLL_L_CE CLBLL_R_X25Y84/CLBLL_FAN6 CLBLL_R_X25Y84/CLBLL_L_CE CLBLL_R_X25Y85/CLBLL_FAN7 CLBLL_R_X25Y85/CLBLL_LL_CE CLBLM_L_X24Y84/CLBLM_LOGIC_OUTS11 CLBLM_L_X24Y84/CLBLM_L_D CLBLM_L_X24Y85/CLBLM_FAN6 CLBLM_L_X24Y85/CLBLM_L_CE INT_L_X24Y84/ER1BEG1 INT_L_X24Y84/LOGIC_OUTS_L11 INT_L_X24Y84/NL1BEG2 INT_L_X24Y84/SR1BEG_S0 INT_L_X24Y85/FAN_ALT6 INT_L_X24Y85/FAN_L6 INT_L_X24Y85/NE2BEG2 INT_L_X24Y85/NL1END2 INT_L_X24Y86/NE2A2 INT_R_X25Y82/NR1BEG1 INT_R_X25Y82/SS2END1 INT_R_X25Y83/FAN6 INT_R_X25Y83/FAN_ALT6 INT_R_X25Y83/NR1END1 INT_R_X25Y83/SS2A1 INT_R_X25Y84/ER1END1 INT_R_X25Y84/FAN6 INT_R_X25Y84/FAN_ALT6 INT_R_X25Y84/SS2BEG1 INT_R_X25Y85/FAN7 INT_R_X25Y85/FAN_ALT7 INT_R_X25Y85/SL1END2 INT_R_X25Y86/NE2END2 INT_R_X25Y86/SL1BEG2 
pips: CLBLL_R_X25Y83/CLBLL_R.CLBLL_FAN6->CLBLL_L_CE CLBLL_R_X25Y84/CLBLL_R.CLBLL_FAN6->CLBLL_L_CE CLBLL_R_X25Y85/CLBLL_R.CLBLL_FAN7->CLBLL_LL_CE CLBLM_L_X24Y84/CLBLM_L.CLBLM_L_D->CLBLM_LOGIC_OUTS11 CLBLM_L_X24Y85/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE INT_L_X24Y84/INT_L.LOGIC_OUTS_L11->>NL1BEG2 INT_L_X24Y84/INT_L.LOGIC_OUTS_L11->>SR1BEG_S0 INT_L_X24Y84/INT_L.SR1BEG_S0->>ER1BEG1 INT_L_X24Y85/INT_L.FAN_ALT6->>FAN_L6 INT_L_X24Y85/INT_L.NL1END2->>FAN_ALT6 INT_L_X24Y85/INT_L.NL1END2->>NE2BEG2 INT_R_X25Y82/INT_R.SS2END1->>NR1BEG1 INT_R_X25Y83/INT_R.FAN_ALT6->>FAN6 INT_R_X25Y83/INT_R.NR1END1->>FAN_ALT6 INT_R_X25Y84/INT_R.ER1END1->>FAN_ALT6 INT_R_X25Y84/INT_R.ER1END1->>SS2BEG1 INT_R_X25Y84/INT_R.FAN_ALT6->>FAN6 INT_R_X25Y85/INT_R.FAN_ALT7->>FAN7 INT_R_X25Y85/INT_R.SL1END2->>FAN_ALT7 INT_R_X25Y86/INT_R.NE2END2->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 9, 

tnr2in[addrlo][2] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tnr2in[addrlo][3] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tnr2in[addrlo][4] - 
wires: CLBLL_R_X25Y85/CLBLL_BYP1 CLBLL_R_X25Y85/CLBLL_LL_AX CLBLL_R_X25Y85/CLBLL_LL_BMUX CLBLL_R_X25Y85/CLBLL_LOGIC_OUTS21 INT_R_X25Y85/BYP1 INT_R_X25Y85/BYP_ALT1 INT_R_X25Y85/LOGIC_OUTS21 INT_R_X25Y85/SR1BEG_S0 
pips: CLBLL_R_X25Y85/CLBLL_R.CLBLL_BYP1->CLBLL_LL_AX CLBLL_R_X25Y85/CLBLL_R.CLBLL_LL_BMUX->CLBLL_LOGIC_OUTS21 INT_R_X25Y85/INT_R.BYP_ALT1->>BYP1 INT_R_X25Y85/INT_R.LOGIC_OUTS21->>SR1BEG_S0 INT_R_X25Y85/INT_R.SR1BEG_S0->>BYP_ALT1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tnr2in[addrlo][5] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tnr2in[addrlo][6] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tnr2in[addrlo][7] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tnr2in[addrlo][8] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tnr2in[addrlo][9] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

newcom.jtagcom0/tnv2[data] - 
wires: CLBLL_R_X25Y83/CLBLL_EE2BEG1 CLBLL_R_X25Y83/CLBLL_FAN7 CLBLL_R_X25Y83/CLBLL_LL_CE CLBLL_R_X25Y87/CLBLL_FAN6 CLBLL_R_X25Y87/CLBLL_L_CE CLBLL_R_X25Y87/CLBLL_NW2A2 CLBLL_R_X25Y89/CLBLL_NE2A1 CLBLL_R_X27Y86/CLBLL_FAN6 CLBLL_R_X27Y86/CLBLL_L_CE CLBLL_R_X27Y89/CLBLL_FAN7 CLBLL_R_X27Y89/CLBLL_LL_CE CLBLM_L_X24Y83/CLBLM_LOGIC_OUTS18 CLBLM_L_X24Y83/CLBLM_L_C CLBLM_L_X24Y83/CLBLM_L_CMUX CLBLM_L_X26Y83/CLBLM_EE2BEG1 CLBLM_L_X26Y83/CLBLM_FAN7 CLBLM_L_X26Y83/CLBLM_M_CE CLBLM_L_X26Y86/CLBLM_FAN6 CLBLM_L_X26Y86/CLBLM_L_CE CLBLM_L_X26Y87/CLBLM_NW2A2 CLBLM_L_X26Y89/CLBLM_FAN6 CLBLM_L_X26Y89/CLBLM_L_CE CLBLM_L_X26Y89/CLBLM_NE2A1 INT_L_X24Y83/ER1BEG1 INT_L_X24Y83/LOGIC_OUTS_L18 INT_L_X26Y83/EE2A1 INT_L_X26Y83/FAN_ALT7 INT_L_X26Y83/FAN_L7 INT_L_X26Y83/NL1BEG1 INT_L_X26Y83/WR1END2 INT_L_X26Y84/NL1END1 INT_L_X26Y84/NN2BEG1 INT_L_X26Y85/NN2A1 INT_L_X26Y86/FAN_ALT6 INT_L_X26Y86/FAN_L6 INT_L_X26Y86/NN2BEG2 INT_L_X26Y86/NN2END1 INT_L_X26Y86/NW2BEG2 INT_L_X26Y86/WR1END2 INT_L_X26Y87/NN2A2 INT_L_X26Y87/NW2A2 INT_L_X26Y88/NE2BEG2 INT_L_X26Y88/NN2END2 INT_L_X26Y89/FAN_ALT6 INT_L_X26Y89/FAN_L6 INT_L_X26Y89/NE2A2 INT_L_X26Y89/NE2END1 INT_R_X25Y83/EE2BEG1 INT_R_X25Y83/ER1END1 INT_R_X25Y83/FAN7 INT_R_X25Y83/FAN_ALT7 INT_R_X25Y87/FAN6 INT_R_X25Y87/FAN_ALT6 INT_R_X25Y87/NL1BEG1 INT_R_X25Y87/NW2END2 INT_R_X25Y88/NE2BEG1 INT_R_X25Y88/NL1END1 INT_R_X25Y89/NE2A1 INT_R_X27Y83/EE2END1 INT_R_X27Y83/NR1BEG1 INT_R_X27Y83/WR1BEG2 INT_R_X27Y84/NN2BEG1 INT_R_X27Y84/NR1END1 INT_R_X27Y85/NN2A1 INT_R_X27Y86/FAN6 INT_R_X27Y86/FAN_ALT6 INT_R_X27Y86/NN2END1 INT_R_X27Y86/WR1BEG2 INT_R_X27Y89/FAN7 INT_R_X27Y89/FAN_ALT7 INT_R_X27Y89/NE2END2 
pips: CLBLL_R_X25Y83/CLBLL_R.CLBLL_FAN7->CLBLL_LL_CE CLBLL_R_X25Y87/CLBLL_R.CLBLL_FAN6->CLBLL_L_CE CLBLL_R_X27Y86/CLBLL_R.CLBLL_FAN6->CLBLL_L_CE CLBLL_R_X27Y89/CLBLL_R.CLBLL_FAN7->CLBLL_LL_CE CLBLM_L_X24Y83/CLBLM_L.CLBLM_L_C->>CLBLM_L_CMUX CLBLM_L_X24Y83/CLBLM_L.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 CLBLM_L_X26Y83/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X26Y86/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE CLBLM_L_X26Y89/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE INT_L_X24Y83/INT_L.LOGIC_OUTS_L18->>ER1BEG1 INT_L_X26Y83/INT_L.FAN_ALT7->>FAN_L7 INT_L_X26Y83/INT_L.WR1END2->>FAN_ALT7 INT_L_X26Y83/INT_L.WR1END2->>NL1BEG1 INT_L_X26Y84/INT_L.NL1END1->>NN2BEG1 INT_L_X26Y86/INT_L.FAN_ALT6->>FAN_L6 INT_L_X26Y86/INT_L.NN2END1->>FAN_ALT6 INT_L_X26Y86/INT_L.WR1END2->>NN2BEG2 INT_L_X26Y86/INT_L.WR1END2->>NW2BEG2 INT_L_X26Y88/INT_L.NN2END2->>NE2BEG2 INT_L_X26Y89/INT_L.FAN_ALT6->>FAN_L6 INT_L_X26Y89/INT_L.NE2END1->>FAN_ALT6 INT_R_X25Y83/INT_R.ER1END1->>EE2BEG1 INT_R_X25Y83/INT_R.ER1END1->>FAN_ALT7 INT_R_X25Y83/INT_R.FAN_ALT7->>FAN7 INT_R_X25Y87/INT_R.FAN_ALT6->>FAN6 INT_R_X25Y87/INT_R.NW2END2->>FAN_ALT6 INT_R_X25Y87/INT_R.NW2END2->>NL1BEG1 INT_R_X25Y88/INT_R.NL1END1->>NE2BEG1 INT_R_X27Y83/INT_R.EE2END1->>NR1BEG1 INT_R_X27Y83/INT_R.EE2END1->>WR1BEG2 INT_R_X27Y84/INT_R.NR1END1->>NN2BEG1 INT_R_X27Y86/INT_R.FAN_ALT6->>FAN6 INT_R_X27Y86/INT_R.NN2END1->>FAN_ALT6 INT_R_X27Y86/INT_R.NN2END1->>WR1BEG2 INT_R_X27Y89/INT_R.FAN_ALT7->>FAN7 INT_R_X27Y89/INT_R.NE2END2->>FAN_ALT7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 34, 

newcom.jtagcom0/tpr1_reg[datashft0]__0 - 
wires: CLBLL_R_X25Y83/CLBLL_BYP1 CLBLL_R_X25Y83/CLBLL_LL_AX CLBLM_L_X24Y83/CLBLM_IMUX27 CLBLM_L_X24Y83/CLBLM_M_B4 CLBLM_L_X24Y84/CLBLM_IMUX0 CLBLM_L_X24Y84/CLBLM_LOGIC_OUTS0 CLBLM_L_X24Y84/CLBLM_L_A3 CLBLM_L_X24Y84/CLBLM_L_AQ INT_L_X24Y83/IMUX_L27 INT_L_X24Y83/SE2A0 INT_L_X24Y83/SR1END1 INT_L_X24Y84/IMUX_L0 INT_L_X24Y84/LOGIC_OUTS_L0 INT_L_X24Y84/SE2BEG0 INT_L_X24Y84/SR1BEG1 INT_R_X25Y83/BYP1 INT_R_X25Y83/BYP_ALT1 INT_R_X25Y83/SE2END0 
pips: CLBLL_R_X25Y83/CLBLL_R.CLBLL_BYP1->CLBLL_LL_AX CLBLM_L_X24Y83/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X24Y84/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X24Y84/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X24Y83/INT_L.SR1END1->>IMUX_L27 INT_L_X24Y84/INT_L.LOGIC_OUTS_L0->>IMUX_L0 INT_L_X24Y84/INT_L.LOGIC_OUTS_L0->>SE2BEG0 INT_L_X24Y84/INT_L.LOGIC_OUTS_L0->>SR1BEG1 INT_R_X25Y83/INT_R.BYP_ALT1->>BYP1 INT_R_X25Y83/INT_R.SE2END0->>BYP_ALT1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

tpr2_reg[datashft][9] - 
wires: CLBLL_R_X27Y86/CLBLL_IMUX5 CLBLL_R_X27Y86/CLBLL_L_A6 CLBLL_R_X27Y87/CLBLL_IMUX33 CLBLL_R_X27Y87/CLBLL_LL_AQ CLBLL_R_X27Y87/CLBLL_LOGIC_OUTS4 CLBLL_R_X27Y87/CLBLL_L_C1 INT_R_X27Y86/FAN_BOUNCE_S3_4 INT_R_X27Y86/IMUX5 INT_R_X27Y87/FAN_ALT4 INT_R_X27Y87/FAN_BOUNCE4 INT_R_X27Y87/IMUX33 INT_R_X27Y87/LOGIC_OUTS4 
pips: CLBLL_R_X27Y86/CLBLL_R.CLBLL_IMUX5->CLBLL_L_A6 CLBLL_R_X27Y87/CLBLL_R.CLBLL_IMUX33->CLBLL_L_C1 CLBLL_R_X27Y87/CLBLL_R.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 INT_R_X27Y86/INT_R.FAN_BOUNCE_S3_4->>IMUX5 INT_R_X27Y87/INT_R.FAN_ALT4->>FAN_BOUNCE4 INT_R_X27Y87/INT_R.LOGIC_OUTS4->>FAN_ALT4 INT_R_X27Y87/INT_R.LOGIC_OUTS4->>IMUX33 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

tpr2_reg[datashft][10] - 
wires: CLBLL_R_X27Y87/CLBLL_IMUX8 CLBLL_R_X27Y87/CLBLL_LL_A5 CLBLL_R_X27Y87/CLBLL_LL_BQ CLBLL_R_X27Y87/CLBLL_LOGIC_OUTS5 CLBLL_R_X27Y89/CLBLL_BYP1 CLBLL_R_X27Y89/CLBLL_LL_AX INT_R_X27Y86/FAN_BOUNCE_S3_2 INT_R_X27Y87/FAN_ALT2 INT_R_X27Y87/FAN_BOUNCE2 INT_R_X27Y87/IMUX8 INT_R_X27Y87/LOGIC_OUTS5 INT_R_X27Y87/NN2BEG1 INT_R_X27Y88/NN2A1 INT_R_X27Y89/BYP1 INT_R_X27Y89/BYP_ALT1 INT_R_X27Y89/NN2END1 
pips: CLBLL_R_X27Y87/CLBLL_R.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_R_X27Y87/CLBLL_R.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 CLBLL_R_X27Y89/CLBLL_R.CLBLL_BYP1->CLBLL_LL_AX INT_R_X27Y87/INT_R.FAN_ALT2->>FAN_BOUNCE2 INT_R_X27Y87/INT_R.FAN_BOUNCE2->>IMUX8 INT_R_X27Y87/INT_R.LOGIC_OUTS5->>FAN_ALT2 INT_R_X27Y87/INT_R.LOGIC_OUTS5->>NN2BEG1 INT_R_X27Y89/INT_R.BYP_ALT1->>BYP1 INT_R_X27Y89/INT_R.NN2END1->>BYP_ALT1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

tpr2_reg[datashft][11] - 
wires: CLBLL_R_X27Y87/CLBLL_IMUX17 CLBLL_R_X27Y87/CLBLL_LL_B3 CLBLM_L_X26Y83/CLBLM_BYP1 CLBLM_L_X26Y83/CLBLM_M_AX CLBLM_L_X26Y85/CLBLM_LOGIC_OUTS0 CLBLM_L_X26Y85/CLBLM_L_AQ INT_L_X26Y83/BYP_ALT1 INT_L_X26Y83/BYP_L1 INT_L_X26Y83/SS2END0 INT_L_X26Y84/SS2A0 INT_L_X26Y85/LOGIC_OUTS_L0 INT_L_X26Y85/NE2BEG0 INT_L_X26Y85/SS2BEG0 INT_L_X26Y86/NE2A0 INT_R_X27Y85/NE2END_S3_0 INT_R_X27Y86/NE2END0 INT_R_X27Y86/NR1BEG0 INT_R_X27Y87/IMUX17 INT_R_X27Y87/NR1END0 
pips: CLBLL_R_X27Y87/CLBLL_R.CLBLL_IMUX17->CLBLL_LL_B3 CLBLM_L_X26Y83/CLBLM_L.CLBLM_BYP1->CLBLM_M_AX CLBLM_L_X26Y85/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X26Y83/INT_L.BYP_ALT1->>BYP_L1 INT_L_X26Y83/INT_L.SS2END0->>BYP_ALT1 INT_L_X26Y85/INT_L.LOGIC_OUTS_L0->>NE2BEG0 INT_L_X26Y85/INT_L.LOGIC_OUTS_L0->>SS2BEG0 INT_R_X27Y86/INT_R.NE2END0->>NR1BEG0 INT_R_X27Y87/INT_R.NR1END0->>IMUX17 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

tpr2_reg[datashft][12] - 
wires: CLBLM_L_X26Y85/CLBLM_IMUX3 CLBLM_L_X26Y85/CLBLM_LOGIC_OUTS1 CLBLM_L_X26Y85/CLBLM_L_A2 CLBLM_L_X26Y85/CLBLM_L_BQ CLBLM_L_X26Y86/CLBLM_IMUX5 CLBLM_L_X26Y86/CLBLM_L_A6 INT_L_X26Y85/IMUX_L3 INT_L_X26Y85/LOGIC_OUTS_L1 INT_L_X26Y85/NL1BEG0 INT_L_X26Y85/NL1END_S3_0 INT_L_X26Y86/IMUX_L5 INT_L_X26Y86/NL1BEG_N3 INT_L_X26Y86/NL1END0 
pips: CLBLM_L_X26Y85/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X26Y85/CLBLM_L.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 CLBLM_L_X26Y86/CLBLM_L.CLBLM_IMUX5->CLBLM_L_A6 INT_L_X26Y85/INT_L.LOGIC_OUTS_L1->>IMUX_L3 INT_L_X26Y85/INT_L.LOGIC_OUTS_L1->>NL1BEG0 INT_L_X26Y86/INT_L.NL1BEG_N3->>IMUX_L5 INT_L_X26Y86/INT_L.NL1END0->>NL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

tpr2_reg[datashft][13] - 
wires: CLBLM_L_X26Y85/CLBLM_IMUX16 CLBLM_L_X26Y85/CLBLM_LOGIC_OUTS2 CLBLM_L_X26Y85/CLBLM_L_B3 CLBLM_L_X26Y85/CLBLM_L_CQ CLBLM_L_X26Y86/CLBLM_IMUX13 CLBLM_L_X26Y86/CLBLM_L_B6 INT_L_X26Y84/SR1END3 INT_L_X26Y85/IMUX_L16 INT_L_X26Y85/LOGIC_OUTS_L2 INT_L_X26Y85/NN2BEG2 INT_L_X26Y85/SR1BEG3 INT_L_X26Y85/SR1END_N3_3 INT_L_X26Y86/IMUX_L13 INT_L_X26Y86/NN2A2 INT_L_X26Y86/SR1END2 INT_L_X26Y87/NN2END2 INT_L_X26Y87/SR1BEG2 
pips: CLBLM_L_X26Y85/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_L_X26Y85/CLBLM_L.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 CLBLM_L_X26Y86/CLBLM_L.CLBLM_IMUX13->CLBLM_L_B6 INT_L_X26Y85/INT_L.LOGIC_OUTS_L2->>NN2BEG2 INT_L_X26Y85/INT_L.LOGIC_OUTS_L2->>SR1BEG3 INT_L_X26Y85/INT_L.SR1END_N3_3->>IMUX_L16 INT_L_X26Y86/INT_L.SR1END2->>IMUX_L13 INT_L_X26Y87/INT_L.NN2END2->>SR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

tpr2_reg[datashft][14] - 
wires: CLBLL_R_X27Y85/CLBLL_LOGIC_OUTS0 CLBLL_R_X27Y85/CLBLL_L_AQ CLBLL_R_X27Y86/CLBLL_IMUX13 CLBLL_R_X27Y86/CLBLL_L_B6 CLBLM_L_X26Y85/CLBLM_IMUX23 CLBLM_L_X26Y85/CLBLM_L_C3 INT_L_X26Y85/IMUX_L23 INT_L_X26Y85/NW2END_S0_0 INT_L_X26Y86/NW2END0 INT_R_X27Y85/LOGIC_OUTS0 INT_R_X27Y85/NR1BEG0 INT_R_X27Y85/NW2BEG0 INT_R_X27Y86/IMUX13 INT_R_X27Y86/NL1BEG_N3 INT_R_X27Y86/NR1END0 INT_R_X27Y86/NW2A0 
pips: CLBLL_R_X27Y85/CLBLL_R.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLL_R_X27Y86/CLBLL_R.CLBLL_IMUX13->CLBLL_L_B6 CLBLM_L_X26Y85/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 INT_L_X26Y85/INT_L.NW2END_S0_0->>IMUX_L23 INT_R_X27Y85/INT_R.LOGIC_OUTS0->>NR1BEG0 INT_R_X27Y85/INT_R.LOGIC_OUTS0->>NW2BEG0 INT_R_X27Y86/INT_R.NL1BEG_N3->>IMUX13 INT_R_X27Y86/INT_R.NR1END0->>NL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

tpr2_reg[datashft][15] - 
wires: CLBLL_R_X27Y85/CLBLL_IMUX3 CLBLL_R_X27Y85/CLBLL_LOGIC_OUTS1 CLBLL_R_X27Y85/CLBLL_L_A2 CLBLL_R_X27Y85/CLBLL_L_BQ CLBLL_R_X27Y86/CLBLL_IMUX34 CLBLL_R_X27Y86/CLBLL_L_C6 INT_R_X27Y85/IMUX3 INT_R_X27Y85/LOGIC_OUTS1 INT_R_X27Y85/NR1BEG1 INT_R_X27Y86/IMUX34 INT_R_X27Y86/NR1END1 
pips: CLBLL_R_X27Y85/CLBLL_R.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_R_X27Y85/CLBLL_R.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 CLBLL_R_X27Y86/CLBLL_R.CLBLL_IMUX34->CLBLL_L_C6 INT_R_X27Y85/INT_R.LOGIC_OUTS1->>IMUX3 INT_R_X27Y85/INT_R.LOGIC_OUTS1->>NR1BEG1 INT_R_X27Y86/INT_R.NR1END1->>IMUX34 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

tpr2_reg[datashft][16] - 
wires: CLBLL_R_X27Y85/CLBLL_IMUX14 CLBLL_R_X27Y85/CLBLL_LOGIC_OUTS2 CLBLL_R_X27Y85/CLBLL_L_B1 CLBLL_R_X27Y85/CLBLL_L_CQ CLBLL_R_X27Y86/CLBLL_IMUX42 CLBLL_R_X27Y86/CLBLL_L_D6 INT_R_X27Y85/BYP_ALT2 INT_R_X27Y85/BYP_BOUNCE2 INT_R_X27Y85/IMUX14 INT_R_X27Y85/LOGIC_OUTS2 INT_R_X27Y85/NL1BEG1 INT_R_X27Y86/BYP_BOUNCE_N3_2 INT_R_X27Y86/IMUX42 INT_R_X27Y86/NL1END1 
pips: CLBLL_R_X27Y85/CLBLL_R.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_R_X27Y85/CLBLL_R.CLBLL_L_CQ->CLBLL_LOGIC_OUTS2 CLBLL_R_X27Y86/CLBLL_R.CLBLL_IMUX42->CLBLL_L_D6 INT_R_X27Y85/INT_R.BYP_ALT2->>BYP_BOUNCE2 INT_R_X27Y85/INT_R.BYP_BOUNCE2->>IMUX14 INT_R_X27Y85/INT_R.LOGIC_OUTS2->>BYP_ALT2 INT_R_X27Y85/INT_R.LOGIC_OUTS2->>NL1BEG1 INT_R_X27Y86/INT_R.NL1END1->>IMUX42 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

tpr2_reg[datashft][17] - 
wires: CLBLL_R_X27Y85/CLBLL_IMUX33 CLBLL_R_X27Y85/CLBLL_L_C1 CLBLL_R_X27Y86/CLBLL_BYP0 CLBLL_R_X27Y86/CLBLL_L_AX CLBLL_R_X27Y87/CLBLL_LOGIC_OUTS0 CLBLL_R_X27Y87/CLBLL_L_AQ INT_R_X27Y85/IMUX33 INT_R_X27Y85/SL1END0 INT_R_X27Y86/BYP0 INT_R_X27Y86/BYP_ALT0 INT_R_X27Y86/SL1BEG0 INT_R_X27Y86/SL1END0 INT_R_X27Y87/LOGIC_OUTS0 INT_R_X27Y87/SL1BEG0 
pips: CLBLL_R_X27Y85/CLBLL_R.CLBLL_IMUX33->CLBLL_L_C1 CLBLL_R_X27Y86/CLBLL_R.CLBLL_BYP0->CLBLL_L_AX CLBLL_R_X27Y87/CLBLL_R.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 INT_R_X27Y85/INT_R.SL1END0->>IMUX33 INT_R_X27Y86/INT_R.BYP_ALT0->>BYP0 INT_R_X27Y86/INT_R.SL1END0->>BYP_ALT0 INT_R_X27Y86/INT_R.SL1END0->>SL1BEG0 INT_R_X27Y87/INT_R.LOGIC_OUTS0->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

tpr2_reg[datashft][18] - 
wires: CLBLL_R_X27Y85/CLBLL_LOGIC_OUTS3 CLBLL_R_X27Y85/CLBLL_L_DQ CLBLL_R_X27Y86/CLBLL_BYP5 CLBLL_R_X27Y86/CLBLL_L_BX CLBLL_R_X27Y87/CLBLL_IMUX10 CLBLL_R_X27Y87/CLBLL_L_A4 INT_R_X27Y85/LOGIC_OUTS3 INT_R_X27Y85/NL1BEG2 INT_R_X27Y86/BYP5 INT_R_X27Y86/BYP_ALT5 INT_R_X27Y86/NL1BEG1 INT_R_X27Y86/NL1END2 INT_R_X27Y87/IMUX10 INT_R_X27Y87/NL1END1 
pips: CLBLL_R_X27Y85/CLBLL_R.CLBLL_L_DQ->CLBLL_LOGIC_OUTS3 CLBLL_R_X27Y86/CLBLL_R.CLBLL_BYP5->CLBLL_L_BX CLBLL_R_X27Y87/CLBLL_R.CLBLL_IMUX10->CLBLL_L_A4 INT_R_X27Y85/INT_R.LOGIC_OUTS3->>NL1BEG2 INT_R_X27Y86/INT_R.BYP_ALT5->>BYP5 INT_R_X27Y86/INT_R.NL1END2->>BYP_ALT5 INT_R_X27Y86/INT_R.NL1END2->>NL1BEG1 INT_R_X27Y87/INT_R.NL1END1->>IMUX10 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

newcom.jtagcom0/tpr2_reg[datashft_n_0_][1] - 
wires: CLBLL_R_X25Y84/CLBLL_SW4END0 CLBLL_R_X27Y88/CLBLL_LOGIC_OUTS0 CLBLL_R_X27Y88/CLBLL_L_AQ CLBLL_R_X27Y89/CLBLL_BYP4 CLBLL_R_X27Y89/CLBLL_LL_BX CLBLL_R_X27Y89/CLBLL_NE2A0 CLBLL_R_X27Y89/CLBLL_WR1END1 CLBLM_L_X24Y84/CLBLM_IMUX5 CLBLM_L_X24Y84/CLBLM_L_A6 CLBLM_L_X26Y84/CLBLM_SW4END0 CLBLM_L_X28Y89/CLBLM_NE2A0 CLBLM_L_X28Y89/CLBLM_WR1END1 INT_L_X24Y83/WL1END3 INT_L_X24Y84/IMUX_L5 INT_L_X24Y84/NL1BEG_N3 INT_L_X24Y84/WL1END_N1_3 INT_L_X26Y84/SW6E0 INT_L_X26Y85/SW6D0 INT_L_X26Y86/SW6C0 INT_L_X26Y87/SW6B0 INT_L_X26Y88/SW6A0 INT_L_X28Y88/NE2END_S3_0 INT_L_X28Y89/NE2END0 INT_L_X28Y89/WR1BEG1 INT_R_X25Y83/WL1BEG3 INT_R_X25Y84/SW6END0 INT_R_X25Y84/WL1BEG_N3 INT_R_X27Y88/LOGIC_OUTS0 INT_R_X27Y88/NE2BEG0 INT_R_X27Y88/SW6BEG0 INT_R_X27Y89/BYP4 INT_R_X27Y89/BYP_ALT4 INT_R_X27Y89/NE2A0 INT_R_X27Y89/WR1END1 
pips: CLBLL_R_X27Y88/CLBLL_R.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLL_R_X27Y89/CLBLL_R.CLBLL_BYP4->CLBLL_LL_BX CLBLM_L_X24Y84/CLBLM_L.CLBLM_IMUX5->CLBLM_L_A6 INT_L_X24Y84/INT_L.NL1BEG_N3->>IMUX_L5 INT_L_X24Y84/INT_L.WL1END_N1_3->>NL1BEG_N3 INT_L_X28Y89/INT_L.NE2END0->>WR1BEG1 INT_R_X25Y84/INT_R.SW6END0->>WL1BEG_N3 INT_R_X27Y88/INT_R.LOGIC_OUTS0->>NE2BEG0 INT_R_X27Y88/INT_R.LOGIC_OUTS0->>SW6BEG0 INT_R_X27Y89/INT_R.BYP_ALT4->>BYP4 INT_R_X27Y89/INT_R.WR1END1->>BYP_ALT4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

tpr2_reg[datashft][19] - 
wires: CLBLL_R_X25Y86/CLBLL_ER1BEG1 CLBLL_R_X25Y86/CLBLL_LOGIC_OUTS0 CLBLL_R_X25Y86/CLBLL_L_AQ CLBLL_R_X27Y85/CLBLL_IMUX37 CLBLL_R_X27Y85/CLBLL_L_D4 CLBLM_L_X26Y86/CLBLM_ER1BEG1 CLBLM_L_X26Y86/CLBLM_IMUX34 CLBLM_L_X26Y86/CLBLM_L_C6 INT_L_X26Y86/ER1BEG2 INT_L_X26Y86/ER1END1 INT_L_X26Y86/IMUX_L34 INT_R_X25Y86/ER1BEG1 INT_R_X25Y86/LOGIC_OUTS0 INT_R_X27Y85/IMUX37 INT_R_X27Y85/SL1END2 INT_R_X27Y86/ER1END2 INT_R_X27Y86/SL1BEG2 
pips: CLBLL_R_X25Y86/CLBLL_R.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLL_R_X27Y85/CLBLL_R.CLBLL_IMUX37->CLBLL_L_D4 CLBLM_L_X26Y86/CLBLM_L.CLBLM_IMUX34->CLBLM_L_C6 INT_L_X26Y86/INT_L.ER1END1->>ER1BEG2 INT_L_X26Y86/INT_L.ER1END1->>IMUX_L34 INT_R_X25Y86/INT_R.LOGIC_OUTS0->>ER1BEG1 INT_R_X27Y85/INT_R.SL1END2->>IMUX37 INT_R_X27Y86/INT_R.ER1END2->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

tpr2_reg[datashft][20] - 
wires: CLBLL_R_X25Y86/CLBLL_IMUX3 CLBLL_R_X25Y86/CLBLL_LOGIC_OUTS1 CLBLL_R_X25Y86/CLBLL_L_A2 CLBLL_R_X25Y86/CLBLL_L_BQ CLBLL_R_X25Y87/CLBLL_NE2A1 CLBLM_L_X26Y86/CLBLM_IMUX42 CLBLM_L_X26Y86/CLBLM_L_D6 CLBLM_L_X26Y87/CLBLM_NE2A1 INT_L_X26Y86/IMUX_L42 INT_L_X26Y86/SL1END1 INT_L_X26Y87/NE2END1 INT_L_X26Y87/SL1BEG1 INT_R_X25Y86/IMUX3 INT_R_X25Y86/LOGIC_OUTS1 INT_R_X25Y86/NE2BEG1 INT_R_X25Y87/NE2A1 
pips: CLBLL_R_X25Y86/CLBLL_R.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_R_X25Y86/CLBLL_R.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 CLBLM_L_X26Y86/CLBLM_L.CLBLM_IMUX42->CLBLM_L_D6 INT_L_X26Y86/INT_L.SL1END1->>IMUX_L42 INT_L_X26Y87/INT_L.NE2END1->>SL1BEG1 INT_R_X25Y86/INT_R.LOGIC_OUTS1->>IMUX3 INT_R_X25Y86/INT_R.LOGIC_OUTS1->>NE2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

tpr2_reg[datashft][21] - 
wires: CLBLL_R_X25Y86/CLBLL_IMUX19 CLBLL_R_X25Y86/CLBLL_L_B2 CLBLL_R_X25Y86/CLBLL_SW2A1 CLBLL_R_X27Y87/CLBLL_LL_CQ CLBLL_R_X27Y87/CLBLL_LOGIC_OUTS6 CLBLL_R_X27Y89/CLBLL_BYP3 CLBLL_R_X27Y89/CLBLL_LL_CX CLBLM_L_X26Y86/CLBLM_SW2A1 INT_L_X26Y86/SW2A1 INT_L_X26Y87/SW2BEG1 INT_L_X26Y87/WL1END1 INT_R_X25Y86/IMUX19 INT_R_X25Y86/SW2END1 INT_R_X27Y87/LOGIC_OUTS6 INT_R_X27Y87/NN2BEG2 INT_R_X27Y87/WL1BEG1 INT_R_X27Y88/NN2A2 INT_R_X27Y89/BYP3 INT_R_X27Y89/BYP_ALT2 INT_R_X27Y89/BYP_ALT3 INT_R_X27Y89/BYP_BOUNCE2 INT_R_X27Y89/NN2END2 INT_R_X27Y90/BYP_BOUNCE_N3_2 
pips: CLBLL_R_X25Y86/CLBLL_R.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_R_X27Y87/CLBLL_R.CLBLL_LL_CQ->CLBLL_LOGIC_OUTS6 CLBLL_R_X27Y89/CLBLL_R.CLBLL_BYP3->CLBLL_LL_CX INT_L_X26Y87/INT_L.WL1END1->>SW2BEG1 INT_R_X25Y86/INT_R.SW2END1->>IMUX19 INT_R_X27Y87/INT_R.LOGIC_OUTS6->>NN2BEG2 INT_R_X27Y87/INT_R.LOGIC_OUTS6->>WL1BEG1 INT_R_X27Y89/INT_R.BYP_ALT2->>BYP_BOUNCE2 INT_R_X27Y89/INT_R.BYP_ALT3->>BYP3 INT_R_X27Y89/INT_R.BYP_BOUNCE2->>BYP_ALT3 INT_R_X27Y89/INT_R.NN2END2->>BYP_ALT2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

tpr2_reg[datashft][22] - 
wires: CLBLL_R_X27Y86/CLBLL_BYP2 CLBLL_R_X27Y86/CLBLL_L_CX CLBLL_R_X27Y87/CLBLL_IMUX31 CLBLL_R_X27Y87/CLBLL_LL_C5 CLBLL_R_X27Y87/CLBLL_LOGIC_OUTS1 CLBLL_R_X27Y87/CLBLL_L_BQ INT_R_X27Y86/BYP2 INT_R_X27Y86/BYP_ALT2 INT_R_X27Y86/FAN_ALT1 INT_R_X27Y86/FAN_BOUNCE1 INT_R_X27Y86/SR1END2 INT_R_X27Y87/BYP_ALT5 INT_R_X27Y87/BYP_BOUNCE5 INT_R_X27Y87/IMUX31 INT_R_X27Y87/LOGIC_OUTS1 INT_R_X27Y87/SR1BEG2 
pips: CLBLL_R_X27Y86/CLBLL_R.CLBLL_BYP2->CLBLL_L_CX CLBLL_R_X27Y87/CLBLL_R.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_R_X27Y87/CLBLL_R.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 INT_R_X27Y86/INT_R.BYP_ALT2->>BYP2 INT_R_X27Y86/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X27Y86/INT_R.FAN_BOUNCE1->>BYP_ALT2 INT_R_X27Y86/INT_R.SR1END2->>FAN_ALT1 INT_R_X27Y87/INT_R.BYP_ALT5->>BYP_BOUNCE5 INT_R_X27Y87/INT_R.BYP_BOUNCE5->>IMUX31 INT_R_X27Y87/INT_R.LOGIC_OUTS1->>BYP_ALT5 INT_R_X27Y87/INT_R.LOGIC_OUTS1->>SR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

tpr2_reg[datashft][23] - 
wires: CLBLL_R_X27Y87/CLBLL_IMUX14 CLBLL_R_X27Y87/CLBLL_L_B1 CLBLM_L_X26Y88/CLBLM_LOGIC_OUTS4 CLBLM_L_X26Y88/CLBLM_M_AQ CLBLM_L_X26Y89/CLBLM_IMUX5 CLBLM_L_X26Y89/CLBLM_L_A6 INT_L_X26Y87/EL1BEG3 INT_L_X26Y88/EL1BEG_N3 INT_L_X26Y88/LOGIC_OUTS_L4 INT_L_X26Y88/NR1BEG0 INT_L_X26Y89/IMUX_L5 INT_L_X26Y89/NL1BEG_N3 INT_L_X26Y89/NR1END0 INT_R_X27Y87/EL1END3 INT_R_X27Y87/IMUX14 
pips: CLBLL_R_X27Y87/CLBLL_R.CLBLL_IMUX14->CLBLL_L_B1 CLBLM_L_X26Y88/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 CLBLM_L_X26Y89/CLBLM_L.CLBLM_IMUX5->CLBLM_L_A6 INT_L_X26Y88/INT_L.LOGIC_OUTS_L4->>EL1BEG_N3 INT_L_X26Y88/INT_L.LOGIC_OUTS_L4->>NR1BEG0 INT_L_X26Y89/INT_L.NL1BEG_N3->>IMUX_L5 INT_L_X26Y89/INT_L.NR1END0->>NL1BEG_N3 INT_R_X27Y87/INT_R.EL1END3->>IMUX14 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

tpr2_reg[datashft][24] - 
wires: CLBLM_L_X26Y88/CLBLM_IMUX2 CLBLM_L_X26Y88/CLBLM_LOGIC_OUTS5 CLBLM_L_X26Y88/CLBLM_M_A2 CLBLM_L_X26Y88/CLBLM_M_BQ CLBLM_L_X26Y89/CLBLM_IMUX13 CLBLM_L_X26Y89/CLBLM_L_B6 INT_L_X26Y88/IMUX_L2 INT_L_X26Y88/LOGIC_OUTS_L5 INT_L_X26Y88/NE2BEG1 INT_L_X26Y89/IMUX_L13 INT_L_X26Y89/NE2A1 INT_L_X26Y89/WR1END2 INT_R_X27Y89/NE2END1 INT_R_X27Y89/WR1BEG2 
pips: CLBLM_L_X26Y88/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X26Y88/CLBLM_L.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 CLBLM_L_X26Y89/CLBLM_L.CLBLM_IMUX13->CLBLM_L_B6 INT_L_X26Y88/INT_L.LOGIC_OUTS_L5->>IMUX_L2 INT_L_X26Y88/INT_L.LOGIC_OUTS_L5->>NE2BEG1 INT_L_X26Y89/INT_L.WR1END2->>IMUX_L13 INT_R_X27Y89/INT_R.NE2END1->>WR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

tpr2_reg[datashft][25] - 
wires: CLBLM_L_X26Y88/CLBLM_IMUX24 CLBLM_L_X26Y88/CLBLM_LOGIC_OUTS0 CLBLM_L_X26Y88/CLBLM_L_AQ CLBLM_L_X26Y88/CLBLM_M_B5 CLBLM_L_X26Y89/CLBLM_IMUX34 CLBLM_L_X26Y89/CLBLM_L_C6 INT_L_X26Y88/IMUX_L24 INT_L_X26Y88/LOGIC_OUTS_L0 INT_L_X26Y88/NE2BEG0 INT_L_X26Y89/IMUX_L34 INT_L_X26Y89/NE2A0 INT_L_X26Y89/WR1END1 INT_R_X27Y88/NE2END_S3_0 INT_R_X27Y89/NE2END0 INT_R_X27Y89/WR1BEG1 
pips: CLBLM_L_X26Y88/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X26Y88/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_L_X26Y89/CLBLM_L.CLBLM_IMUX34->CLBLM_L_C6 INT_L_X26Y88/INT_L.LOGIC_OUTS_L0->>IMUX_L24 INT_L_X26Y88/INT_L.LOGIC_OUTS_L0->>NE2BEG0 INT_L_X26Y89/INT_L.WR1END1->>IMUX_L34 INT_R_X27Y89/INT_R.NE2END0->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

tpr2_reg[datashft][26] - 
wires: CLBLM_L_X26Y88/CLBLM_IMUX5 CLBLM_L_X26Y88/CLBLM_LOGIC_OUTS6 CLBLM_L_X26Y88/CLBLM_L_A6 CLBLM_L_X26Y88/CLBLM_M_CQ CLBLM_L_X26Y89/CLBLM_IMUX42 CLBLM_L_X26Y89/CLBLM_L_D6 INT_L_X26Y88/IMUX_L5 INT_L_X26Y88/LOGIC_OUTS_L6 INT_L_X26Y88/NL1BEG1 INT_L_X26Y89/IMUX_L42 INT_L_X26Y89/NL1END1 
pips: CLBLM_L_X26Y88/CLBLM_L.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_L_X26Y88/CLBLM_L.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 CLBLM_L_X26Y89/CLBLM_L.CLBLM_IMUX42->CLBLM_L_D6 INT_L_X26Y88/INT_L.LOGIC_OUTS_L6->>IMUX_L5 INT_L_X26Y88/INT_L.LOGIC_OUTS_L6->>NL1BEG1 INT_L_X26Y89/INT_L.NL1END1->>IMUX_L42 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

tpr2_reg[datashft][27] - 
wires: CLBLM_L_X26Y88/CLBLM_IMUX22 CLBLM_L_X26Y88/CLBLM_LOGIC_OUTS7 CLBLM_L_X26Y88/CLBLM_M_C3 CLBLM_L_X26Y88/CLBLM_M_DQ CLBLM_L_X26Y89/CLBLM_BYP0 CLBLM_L_X26Y89/CLBLM_L_AX INT_L_X26Y88/BYP_ALT6 INT_L_X26Y88/BYP_BOUNCE6 INT_L_X26Y88/FAN_BOUNCE_S3_2 INT_L_X26Y88/IMUX_L22 INT_L_X26Y88/LOGIC_OUTS_L7 INT_L_X26Y89/BYP_ALT0 INT_L_X26Y89/BYP_BOUNCE_N3_6 INT_L_X26Y89/BYP_L0 INT_L_X26Y89/FAN_ALT2 INT_L_X26Y89/FAN_BOUNCE2 
pips: CLBLM_L_X26Y88/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X26Y88/CLBLM_L.CLBLM_M_DQ->CLBLM_LOGIC_OUTS7 CLBLM_L_X26Y89/CLBLM_L.CLBLM_BYP0->CLBLM_L_AX INT_L_X26Y88/INT_L.BYP_ALT6->>BYP_BOUNCE6 INT_L_X26Y88/INT_L.LOGIC_OUTS_L7->>BYP_ALT6 INT_L_X26Y88/INT_L.LOGIC_OUTS_L7->>IMUX_L22 INT_L_X26Y89/INT_L.BYP_ALT0->>BYP_L0 INT_L_X26Y89/INT_L.BYP_BOUNCE_N3_6->>FAN_ALT2 INT_L_X26Y89/INT_L.FAN_ALT2->>FAN_BOUNCE2 INT_L_X26Y89/INT_L.FAN_BOUNCE2->>BYP_ALT0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

tpr2_reg[datashft][28] - 
wires: CLBLM_L_X26Y88/CLBLM_IMUX43 CLBLM_L_X26Y88/CLBLM_LOGIC_OUTS1 CLBLM_L_X26Y88/CLBLM_L_BQ CLBLM_L_X26Y88/CLBLM_M_D6 CLBLM_L_X26Y89/CLBLM_BYP5 CLBLM_L_X26Y89/CLBLM_L_BX INT_L_X26Y88/IMUX_L43 INT_L_X26Y88/LOGIC_OUTS_L1 INT_L_X26Y88/NR1BEG1 INT_L_X26Y89/BYP_ALT5 INT_L_X26Y89/BYP_L5 INT_L_X26Y89/NR1END1 
pips: CLBLM_L_X26Y88/CLBLM_L.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_L_X26Y88/CLBLM_L.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 CLBLM_L_X26Y89/CLBLM_L.CLBLM_BYP5->CLBLM_L_BX INT_L_X26Y88/INT_L.LOGIC_OUTS_L1->>IMUX_L43 INT_L_X26Y88/INT_L.LOGIC_OUTS_L1->>NR1BEG1 INT_L_X26Y89/INT_L.BYP_ALT5->>BYP_L5 INT_L_X26Y89/INT_L.NR1END1->>BYP_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

tpr2_reg[datashft][1] - 
wires: CLBLL_R_X27Y88/CLBLL_IMUX3 CLBLL_R_X27Y88/CLBLL_L_A2 CLBLM_L_X26Y88/CLBLM_LOGIC_OUTS2 CLBLM_L_X26Y88/CLBLM_L_CQ CLBLM_L_X26Y89/CLBLM_BYP2 CLBLM_L_X26Y89/CLBLM_L_CX INT_L_X26Y88/ER1BEG3 INT_L_X26Y88/LOGIC_OUTS_L2 INT_L_X26Y88/NR1BEG2 INT_L_X26Y89/BYP_ALT2 INT_L_X26Y89/BYP_L2 INT_L_X26Y89/NR1END2 INT_R_X27Y88/ER1END3 INT_R_X27Y88/FAN_ALT3 INT_R_X27Y88/FAN_BOUNCE3 INT_R_X27Y88/IMUX3 INT_R_X27Y89/ER1END_N3_3 
pips: CLBLL_R_X27Y88/CLBLL_R.CLBLL_IMUX3->CLBLL_L_A2 CLBLM_L_X26Y88/CLBLM_L.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 CLBLM_L_X26Y89/CLBLM_L.CLBLM_BYP2->CLBLM_L_CX INT_L_X26Y88/INT_L.LOGIC_OUTS_L2->>ER1BEG3 INT_L_X26Y88/INT_L.LOGIC_OUTS_L2->>NR1BEG2 INT_L_X26Y89/INT_L.BYP_ALT2->>BYP_L2 INT_L_X26Y89/INT_L.NR1END2->>BYP_ALT2 INT_R_X27Y88/INT_R.ER1END3->>FAN_ALT3 INT_R_X27Y88/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X27Y88/INT_R.FAN_BOUNCE3->>IMUX3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

tpr2_reg[datashft][29] - 
wires: CLBLM_L_X26Y88/CLBLM_IMUX26 CLBLM_L_X26Y88/CLBLM_LOGIC_OUTS3 CLBLM_L_X26Y88/CLBLM_L_B4 CLBLM_L_X26Y88/CLBLM_L_DQ CLBLM_L_X26Y89/CLBLM_BYP7 CLBLM_L_X26Y89/CLBLM_L_DX INT_L_X26Y88/IMUX_L26 INT_L_X26Y88/LOGIC_OUTS_L3 INT_L_X26Y88/NR1BEG3 INT_L_X26Y88/SR1BEG_S0 INT_L_X26Y89/BYP_ALT7 INT_L_X26Y89/BYP_L7 INT_L_X26Y89/NR1END3 
pips: CLBLM_L_X26Y88/CLBLM_L.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_L_X26Y88/CLBLM_L.CLBLM_L_DQ->CLBLM_LOGIC_OUTS3 CLBLM_L_X26Y89/CLBLM_L.CLBLM_BYP7->CLBLM_L_DX INT_L_X26Y88/INT_L.LOGIC_OUTS_L3->>NR1BEG3 INT_L_X26Y88/INT_L.LOGIC_OUTS_L3->>SR1BEG_S0 INT_L_X26Y88/INT_L.SR1BEG_S0->>IMUX_L26 INT_L_X26Y89/INT_L.BYP_ALT7->>BYP_L7 INT_L_X26Y89/INT_L.NR1END3->>BYP_ALT7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

tpr2_reg[datashft][30] - 
wires: CLBLL_R_X25Y87/CLBLL_BYP0 CLBLL_R_X25Y87/CLBLL_L_AX CLBLL_R_X25Y87/CLBLL_WR1END1 CLBLM_L_X26Y87/CLBLM_LOGIC_OUTS0 CLBLM_L_X26Y87/CLBLM_L_AQ CLBLM_L_X26Y87/CLBLM_WR1END1 CLBLM_L_X26Y88/CLBLM_IMUX39 CLBLM_L_X26Y88/CLBLM_L_D3 INT_L_X26Y87/LOGIC_OUTS_L0 INT_L_X26Y87/NN2BEG0 INT_L_X26Y87/WR1BEG1 INT_L_X26Y88/IMUX_L39 INT_L_X26Y88/NN2A0 INT_L_X26Y88/NN2END_S2_0 INT_L_X26Y89/NN2END0 INT_R_X25Y86/FAN_BOUNCE_S3_2 INT_R_X25Y87/BYP0 INT_R_X25Y87/BYP_ALT0 INT_R_X25Y87/FAN_ALT2 INT_R_X25Y87/FAN_BOUNCE2 INT_R_X25Y87/WR1END1 
pips: CLBLL_R_X25Y87/CLBLL_R.CLBLL_BYP0->CLBLL_L_AX CLBLM_L_X26Y87/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_L_X26Y88/CLBLM_L.CLBLM_IMUX39->CLBLM_L_D3 INT_L_X26Y87/INT_L.LOGIC_OUTS_L0->>NN2BEG0 INT_L_X26Y87/INT_L.LOGIC_OUTS_L0->>WR1BEG1 INT_L_X26Y88/INT_L.NN2END_S2_0->>IMUX_L39 INT_R_X25Y87/INT_R.BYP_ALT0->>BYP0 INT_R_X25Y87/INT_R.FAN_ALT2->>FAN_BOUNCE2 INT_R_X25Y87/INT_R.FAN_BOUNCE2->>BYP_ALT0 INT_R_X25Y87/INT_R.WR1END1->>FAN_ALT2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

newcom.jtagcom0/tnr2_reg[data_n_0_][32] - 
wires: CLBLL_R_X25Y83/CLBLL_LL_BQ CLBLL_R_X25Y83/CLBLL_LOGIC_OUTS5 CLBLM_L_X24Y84/CLBLM_IMUX42 CLBLM_L_X24Y84/CLBLM_L_D6 INT_L_X24Y84/IMUX_L42 INT_L_X24Y84/NW2END1 INT_R_X25Y83/LOGIC_OUTS5 INT_R_X25Y83/NW2BEG1 INT_R_X25Y84/NW2A1 
pips: CLBLL_R_X25Y83/CLBLL_R.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 CLBLM_L_X24Y84/CLBLM_L.CLBLM_IMUX42->CLBLM_L_D6 INT_L_X24Y84/INT_L.NW2END1->>IMUX_L42 INT_R_X25Y83/INT_R.LOGIC_OUTS5->>NW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

newcom.jtagcom0/p_0_in23_in - 
wires: CLBLL_R_X25Y83/CLBLL_BYP4 CLBLL_R_X25Y83/CLBLL_LL_BX CLBLL_R_X25Y83/CLBLL_SW2A1 CLBLL_R_X25Y85/CLBLL_NE2A1 CLBLM_L_X24Y83/CLBLM_IMUX19 CLBLM_L_X24Y83/CLBLM_LOGIC_OUTS1 CLBLM_L_X24Y83/CLBLM_L_B2 CLBLM_L_X24Y83/CLBLM_L_BQ CLBLM_L_X24Y84/CLBLM_IMUX20 CLBLM_L_X24Y84/CLBLM_L_C2 CLBLM_L_X24Y85/CLBLM_IMUX33 CLBLM_L_X24Y85/CLBLM_L_C1 CLBLM_L_X26Y83/CLBLM_SW2A1 CLBLM_L_X26Y85/CLBLM_NE2A1 CLBLM_L_X26Y87/CLBLM_IMUX3 CLBLM_L_X26Y87/CLBLM_L_A2 INT_L_X24Y83/IMUX_L19 INT_L_X24Y83/LOGIC_OUTS_L1 INT_L_X24Y83/NE2BEG1 INT_L_X24Y84/IMUX_L20 INT_L_X24Y84/NE2A1 INT_L_X24Y84/WR1END2 INT_L_X24Y85/IMUX_L33 INT_L_X24Y85/NW2END1 INT_L_X26Y83/SW2A1 INT_L_X26Y84/SL1END1 INT_L_X26Y84/SW2BEG1 INT_L_X26Y85/NE2END1 INT_L_X26Y85/NN2BEG1 INT_L_X26Y85/SL1BEG1 INT_L_X26Y86/NN2A1 INT_L_X26Y87/IMUX_L3 INT_L_X26Y87/NN2END1 INT_R_X25Y83/BYP4 INT_R_X25Y83/BYP_ALT4 INT_R_X25Y83/SW2END1 INT_R_X25Y84/NE2BEG1 INT_R_X25Y84/NE2END1 INT_R_X25Y84/NW2BEG1 INT_R_X25Y84/WR1BEG2 INT_R_X25Y85/NE2A1 INT_R_X25Y85/NW2A1 
pips: CLBLL_R_X25Y83/CLBLL_R.CLBLL_BYP4->CLBLL_LL_BX CLBLM_L_X24Y83/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_L_X24Y83/CLBLM_L.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 CLBLM_L_X24Y84/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_L_X24Y85/CLBLM_L.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_L_X26Y87/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 INT_L_X24Y83/INT_L.LOGIC_OUTS_L1->>IMUX_L19 INT_L_X24Y83/INT_L.LOGIC_OUTS_L1->>NE2BEG1 INT_L_X24Y84/INT_L.WR1END2->>IMUX_L20 INT_L_X24Y85/INT_L.NW2END1->>IMUX_L33 INT_L_X26Y84/INT_L.SL1END1->>SW2BEG1 INT_L_X26Y85/INT_L.NE2END1->>NN2BEG1 INT_L_X26Y85/INT_L.NE2END1->>SL1BEG1 INT_L_X26Y87/INT_L.NN2END1->>IMUX_L3 INT_R_X25Y83/INT_R.BYP_ALT4->>BYP4 INT_R_X25Y83/INT_R.SW2END1->>BYP_ALT4 INT_R_X25Y84/INT_R.NE2END1->>NE2BEG1 INT_R_X25Y84/INT_R.NE2END1->>NW2BEG1 INT_R_X25Y84/INT_R.NE2END1->>WR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

tpr2_reg[datashft][2] - 
wires: CLBLL_R_X25Y86/CLBLL_ER1BEG0 CLBLL_R_X25Y86/CLBLL_LOGIC_OUTS2 CLBLL_R_X25Y86/CLBLL_L_CQ CLBLL_R_X25Y87/CLBLL_NE2A2 CLBLM_L_X26Y86/CLBLM_BYP0 CLBLM_L_X26Y86/CLBLM_ER1BEG0 CLBLM_L_X26Y86/CLBLM_L_AX CLBLM_L_X26Y87/CLBLM_NE2A2 CLBLM_L_X26Y88/CLBLM_IMUX34 CLBLM_L_X26Y88/CLBLM_L_C6 INT_L_X26Y86/BYP_ALT0 INT_L_X26Y86/BYP_L0 INT_L_X26Y86/ER1END0 INT_L_X26Y87/NE2END2 INT_L_X26Y87/NL1BEG1 INT_L_X26Y88/IMUX_L34 INT_L_X26Y88/NL1END1 INT_R_X25Y85/ER1BEG_S0 INT_R_X25Y85/SR1END3 INT_R_X25Y86/ER1BEG0 INT_R_X25Y86/LOGIC_OUTS2 INT_R_X25Y86/NE2BEG2 INT_R_X25Y86/SR1BEG3 INT_R_X25Y86/SR1END_N3_3 INT_R_X25Y87/NE2A2 
pips: CLBLL_R_X25Y86/CLBLL_R.CLBLL_L_CQ->CLBLL_LOGIC_OUTS2 CLBLM_L_X26Y86/CLBLM_L.CLBLM_BYP0->CLBLM_L_AX CLBLM_L_X26Y88/CLBLM_L.CLBLM_IMUX34->CLBLM_L_C6 INT_L_X26Y86/INT_L.BYP_ALT0->>BYP_L0 INT_L_X26Y86/INT_L.ER1END0->>BYP_ALT0 INT_L_X26Y87/INT_L.NE2END2->>NL1BEG1 INT_L_X26Y88/INT_L.NL1END1->>IMUX_L34 INT_R_X25Y85/INT_R.SR1END3->>ER1BEG_S0 INT_R_X25Y86/INT_R.LOGIC_OUTS2->>NE2BEG2 INT_R_X25Y86/INT_R.LOGIC_OUTS2->>SR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

tpr2_reg[datashft][3] - 
wires: CLBLL_R_X25Y86/CLBLL_IMUX21 CLBLL_R_X25Y86/CLBLL_L_C4 CLBLL_R_X25Y87/CLBLL_BYP5 CLBLL_R_X25Y87/CLBLL_L_BX CLBLL_R_X25Y87/CLBLL_WR1END2 CLBLM_L_X26Y87/CLBLM_LOGIC_OUTS1 CLBLM_L_X26Y87/CLBLM_L_BQ CLBLM_L_X26Y87/CLBLM_WR1END2 INT_L_X26Y87/LOGIC_OUTS_L1 INT_L_X26Y87/WR1BEG2 INT_R_X25Y86/IMUX21 INT_R_X25Y86/SR1END2 INT_R_X25Y87/BYP5 INT_R_X25Y87/BYP_ALT5 INT_R_X25Y87/SR1BEG2 INT_R_X25Y87/WR1END2 
pips: CLBLL_R_X25Y86/CLBLL_R.CLBLL_IMUX21->CLBLL_L_C4 CLBLL_R_X25Y87/CLBLL_R.CLBLL_BYP5->CLBLL_L_BX CLBLM_L_X26Y87/CLBLM_L.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_L_X26Y87/INT_L.LOGIC_OUTS_L1->>WR1BEG2 INT_R_X25Y86/INT_R.SR1END2->>IMUX21 INT_R_X25Y87/INT_R.BYP_ALT5->>BYP5 INT_R_X25Y87/INT_R.WR1END2->>BYP_ALT5 INT_R_X25Y87/INT_R.WR1END2->>SR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

tpr2_reg[datashft][4] - 
wires: CLBLL_R_X27Y88/CLBLL_LOGIC_OUTS1 CLBLL_R_X27Y88/CLBLL_L_BQ CLBLL_R_X27Y89/CLBLL_BYP6 CLBLL_R_X27Y89/CLBLL_LL_DX CLBLM_L_X26Y87/CLBLM_IMUX25 CLBLM_L_X26Y87/CLBLM_L_B5 INT_L_X26Y87/IMUX_L25 INT_L_X26Y87/WL1END0 INT_R_X27Y87/SL1END1 INT_R_X27Y87/WL1BEG0 INT_R_X27Y88/LOGIC_OUTS1 INT_R_X27Y88/NL1BEG0 INT_R_X27Y88/NL1END_S3_0 INT_R_X27Y88/SL1BEG1 INT_R_X27Y89/BYP6 INT_R_X27Y89/BYP_ALT6 INT_R_X27Y89/NL1BEG_N3 INT_R_X27Y89/NL1END0 
pips: CLBLL_R_X27Y88/CLBLL_R.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 CLBLL_R_X27Y89/CLBLL_R.CLBLL_BYP6->CLBLL_LL_DX CLBLM_L_X26Y87/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 INT_L_X26Y87/INT_L.WL1END0->>IMUX_L25 INT_R_X27Y87/INT_R.SL1END1->>WL1BEG0 INT_R_X27Y88/INT_R.LOGIC_OUTS1->>NL1BEG0 INT_R_X27Y88/INT_R.LOGIC_OUTS1->>SL1BEG1 INT_R_X27Y89/INT_R.BYP_ALT6->>BYP6 INT_R_X27Y89/INT_R.NL1BEG_N3->>BYP_ALT6 INT_R_X27Y89/INT_R.NL1END0->>NL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

tpr2_reg[datashft][5] - 
wires: CLBLL_R_X27Y88/CLBLL_IMUX19 CLBLL_R_X27Y88/CLBLL_L_B2 CLBLM_L_X26Y86/CLBLM_BYP5 CLBLM_L_X26Y86/CLBLM_L_BX CLBLM_L_X26Y87/CLBLM_LOGIC_OUTS2 CLBLM_L_X26Y87/CLBLM_L_CQ INT_L_X26Y86/BYP_ALT5 INT_L_X26Y86/BYP_L5 INT_L_X26Y86/FAN_ALT5 INT_L_X26Y86/FAN_BOUNCE5 INT_L_X26Y86/SL1END2 INT_L_X26Y87/LOGIC_OUTS_L2 INT_L_X26Y87/NR1BEG2 INT_L_X26Y87/SL1BEG2 INT_L_X26Y88/EL1BEG1 INT_L_X26Y88/NR1END2 INT_R_X27Y88/EL1END1 INT_R_X27Y88/IMUX19 
pips: CLBLL_R_X27Y88/CLBLL_R.CLBLL_IMUX19->CLBLL_L_B2 CLBLM_L_X26Y86/CLBLM_L.CLBLM_BYP5->CLBLM_L_BX CLBLM_L_X26Y87/CLBLM_L.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 INT_L_X26Y86/INT_L.BYP_ALT5->>BYP_L5 INT_L_X26Y86/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X26Y86/INT_L.FAN_BOUNCE5->>BYP_ALT5 INT_L_X26Y86/INT_L.SL1END2->>FAN_ALT5 INT_L_X26Y87/INT_L.LOGIC_OUTS_L2->>NR1BEG2 INT_L_X26Y87/INT_L.LOGIC_OUTS_L2->>SL1BEG2 INT_L_X26Y88/INT_L.NR1END2->>EL1BEG1 INT_R_X27Y88/INT_R.EL1END1->>IMUX19 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

tpr2_reg[datashft][6] - 
wires: CLBLL_R_X25Y86/CLBLL_EL1BEG2 CLBLL_R_X25Y86/CLBLL_LOGIC_OUTS3 CLBLL_R_X25Y86/CLBLL_L_DQ CLBLL_R_X25Y87/CLBLL_ER1BEG0 CLBLM_L_X26Y86/CLBLM_BYP2 CLBLM_L_X26Y86/CLBLM_EL1BEG2 CLBLM_L_X26Y86/CLBLM_L_CX CLBLM_L_X26Y87/CLBLM_ER1BEG0 CLBLM_L_X26Y87/CLBLM_IMUX33 CLBLM_L_X26Y87/CLBLM_L_C1 INT_L_X26Y86/BYP_ALT2 INT_L_X26Y86/BYP_L2 INT_L_X26Y86/EL1END2 INT_L_X26Y87/ER1END0 INT_L_X26Y87/IMUX_L33 INT_R_X25Y86/EL1BEG2 INT_R_X25Y86/ER1BEG_S0 INT_R_X25Y86/LOGIC_OUTS3 INT_R_X25Y87/ER1BEG0 
pips: CLBLL_R_X25Y86/CLBLL_R.CLBLL_L_DQ->CLBLL_LOGIC_OUTS3 CLBLM_L_X26Y86/CLBLM_L.CLBLM_BYP2->CLBLM_L_CX CLBLM_L_X26Y87/CLBLM_L.CLBLM_IMUX33->CLBLM_L_C1 INT_L_X26Y86/INT_L.BYP_ALT2->>BYP_L2 INT_L_X26Y86/INT_L.EL1END2->>BYP_ALT2 INT_L_X26Y87/INT_L.ER1END0->>IMUX_L33 INT_R_X25Y86/INT_R.LOGIC_OUTS3->>EL1BEG2 INT_R_X25Y86/INT_R.LOGIC_OUTS3->>ER1BEG_S0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

tpr2_reg[datashft][7] - 
wires: CLBLL_R_X25Y86/CLBLL_IMUX39 CLBLL_R_X25Y86/CLBLL_L_D3 CLBLL_R_X25Y86/CLBLL_SW2A3 CLBLM_L_X26Y86/CLBLM_BYP7 CLBLM_L_X26Y86/CLBLM_L_DX CLBLM_L_X26Y86/CLBLM_SW2A3 CLBLM_L_X26Y87/CLBLM_LOGIC_OUTS3 CLBLM_L_X26Y87/CLBLM_L_DQ INT_L_X26Y86/BYP_ALT7 INT_L_X26Y86/BYP_L7 INT_L_X26Y86/SL1END3 INT_L_X26Y86/SW2A3 INT_L_X26Y87/LOGIC_OUTS_L3 INT_L_X26Y87/SL1BEG3 INT_L_X26Y87/SW2BEG3 INT_R_X25Y86/IMUX39 INT_R_X25Y86/SW2END3 INT_R_X25Y87/SW2END_N0_3 
pips: CLBLL_R_X25Y86/CLBLL_R.CLBLL_IMUX39->CLBLL_L_D3 CLBLM_L_X26Y86/CLBLM_L.CLBLM_BYP7->CLBLM_L_DX CLBLM_L_X26Y87/CLBLM_L.CLBLM_L_DQ->CLBLM_LOGIC_OUTS3 INT_L_X26Y86/INT_L.BYP_ALT7->>BYP_L7 INT_L_X26Y86/INT_L.SL1END3->>BYP_ALT7 INT_L_X26Y87/INT_L.LOGIC_OUTS_L3->>SL1BEG3 INT_L_X26Y87/INT_L.LOGIC_OUTS_L3->>SW2BEG3 INT_R_X25Y86/INT_R.SW2END3->>IMUX39 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

tpr2_reg[datashft][8] - 
wires: CLBLL_R_X27Y86/CLBLL_BYP7 CLBLL_R_X27Y86/CLBLL_L_DX CLBLL_R_X27Y87/CLBLL_LOGIC_OUTS2 CLBLL_R_X27Y87/CLBLL_L_CQ CLBLM_L_X26Y87/CLBLM_IMUX37 CLBLM_L_X26Y87/CLBLM_L_D4 INT_L_X26Y87/IMUX_L37 INT_L_X26Y87/WR1END3 INT_R_X27Y86/BYP7 INT_R_X27Y86/BYP_ALT7 INT_R_X27Y86/SR1END3 INT_R_X27Y87/LOGIC_OUTS2 INT_R_X27Y87/SR1BEG3 INT_R_X27Y87/SR1END_N3_3 INT_R_X27Y87/WR1BEG3 
pips: CLBLL_R_X27Y86/CLBLL_R.CLBLL_BYP7->CLBLL_L_DX CLBLL_R_X27Y87/CLBLL_R.CLBLL_L_CQ->CLBLL_LOGIC_OUTS2 CLBLM_L_X26Y87/CLBLM_L.CLBLM_IMUX37->CLBLM_L_D4 INT_L_X26Y87/INT_L.WR1END3->>IMUX_L37 INT_R_X27Y86/INT_R.BYP_ALT7->>BYP7 INT_R_X27Y86/INT_R.SR1END3->>BYP_ALT7 INT_R_X27Y87/INT_R.LOGIC_OUTS2->>SR1BEG3 INT_R_X27Y87/INT_R.LOGIC_OUTS2->>WR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

tpr1[datashft0]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

newcom.jtagcom0/tpr1_reg[done_sync]__0 - 
wires: CLBLL_R_X23Y84/CLBLL_IMUX10 CLBLL_R_X23Y84/CLBLL_L_A4 CLBLM_L_X22Y84/CLBLM_IMUX13 CLBLM_L_X22Y84/CLBLM_LOGIC_OUTS16 CLBLM_L_X22Y84/CLBLM_L_AMUX CLBLM_L_X22Y84/CLBLM_L_B6 INT_L_X22Y84/EL1BEG1 INT_L_X22Y84/IMUX_L13 INT_L_X22Y84/LOGIC_OUTS_L16 INT_R_X23Y84/EL1END1 INT_R_X23Y84/IMUX10 
pips: CLBLL_R_X23Y84/CLBLL_R.CLBLL_IMUX10->CLBLL_L_A4 CLBLM_L_X22Y84/CLBLM_L.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_L_X22Y84/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X22Y84/INT_L.LOGIC_OUTS_L16->>EL1BEG1 INT_L_X22Y84/INT_L.LOGIC_OUTS_L16->>IMUX_L13 INT_R_X23Y84/INT_R.EL1END1->>IMUX10 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

newcom.jtagcom0/tpr1_reg[holdn]__0 - 
wires: CLBLM_L_X24Y83/CLBLM_IMUX18 CLBLM_L_X24Y83/CLBLM_IMUX37 CLBLM_L_X24Y83/CLBLM_L_D4 CLBLM_L_X24Y83/CLBLM_M_B2 CLBLM_L_X24Y84/CLBLM_IMUX19 CLBLM_L_X24Y84/CLBLM_LOGIC_OUTS1 CLBLM_L_X24Y84/CLBLM_L_B2 CLBLM_L_X24Y84/CLBLM_L_BQ CLBLM_L_X24Y86/CLBLM_IMUX3 CLBLM_L_X24Y86/CLBLM_L_A2 INT_L_X24Y83/FAN_ALT1 INT_L_X24Y83/FAN_BOUNCE1 INT_L_X24Y83/IMUX_L18 INT_L_X24Y83/IMUX_L37 INT_L_X24Y83/SR1END2 INT_L_X24Y84/IMUX_L19 INT_L_X24Y84/LOGIC_OUTS_L1 INT_L_X24Y84/NN2BEG1 INT_L_X24Y84/SR1BEG2 INT_L_X24Y85/NN2A1 INT_L_X24Y86/IMUX_L3 INT_L_X24Y86/NN2END1 
pips: CLBLM_L_X24Y83/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X24Y83/CLBLM_L.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_L_X24Y84/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_L_X24Y84/CLBLM_L.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 CLBLM_L_X24Y86/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 INT_L_X24Y83/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X24Y83/INT_L.FAN_BOUNCE1->>IMUX_L18 INT_L_X24Y83/INT_L.SR1END2->>FAN_ALT1 INT_L_X24Y83/INT_L.SR1END2->>IMUX_L37 INT_L_X24Y84/INT_L.LOGIC_OUTS_L1->>IMUX_L19 INT_L_X24Y84/INT_L.LOGIC_OUTS_L1->>NN2BEG1 INT_L_X24Y84/INT_L.LOGIC_OUTS_L1->>SR1BEG2 INT_L_X24Y86/INT_L.NN2END1->>IMUX_L3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

tpr1[holdn]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

newcom.jtagcom0/tpr1_reg[inshift_n_0_] - 
wires: CLBLL_R_X23Y84/CLBLL_IMUX30 CLBLL_R_X23Y84/CLBLL_L_C5 CLBLL_R_X23Y85/CLBLL_NE2A3 CLBLM_L_X22Y84/CLBLM_IMUX0 CLBLM_L_X22Y84/CLBLM_IMUX16 CLBLM_L_X22Y84/CLBLM_LOGIC_OUTS0 CLBLM_L_X22Y84/CLBLM_L_A3 CLBLM_L_X22Y84/CLBLM_L_AQ CLBLM_L_X22Y84/CLBLM_L_B3 CLBLM_L_X24Y85/CLBLM_IMUX30 CLBLM_L_X24Y85/CLBLM_L_C5 CLBLM_L_X24Y85/CLBLM_NE2A3 INT_L_X22Y83/EL1BEG3 INT_L_X22Y84/EL1BEG_N3 INT_L_X22Y84/IMUX_L0 INT_L_X22Y84/IMUX_L16 INT_L_X22Y84/LOGIC_OUTS_L0 INT_L_X24Y85/IMUX_L30 INT_L_X24Y85/NE2END3 INT_R_X23Y83/EL1END3 INT_R_X23Y83/NR1BEG3 INT_R_X23Y84/IMUX30 INT_R_X23Y84/NE2BEG3 INT_R_X23Y84/NR1END3 INT_R_X23Y85/NE2A3 VBRK_X60Y89/VBRK_NE2A3 
pips: CLBLL_R_X23Y84/CLBLL_R.CLBLL_IMUX30->CLBLL_L_C5 CLBLM_L_X22Y84/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X22Y84/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_L_X22Y84/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_L_X24Y85/CLBLM_L.CLBLM_IMUX30->CLBLM_L_C5 INT_L_X22Y84/INT_L.LOGIC_OUTS_L0->>EL1BEG_N3 INT_L_X22Y84/INT_L.LOGIC_OUTS_L0->>IMUX_L0 INT_L_X22Y84/INT_L.LOGIC_OUTS_L0->>IMUX_L16 INT_L_X24Y85/INT_L.NE2END3->>IMUX_L30 INT_R_X23Y83/INT_R.EL1END3->>NR1BEG3 INT_R_X23Y84/INT_R.NR1END3->>IMUX30 INT_R_X23Y84/INT_R.NR1END3->>NE2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

newcom.jtagcom0/tpv1[inshift]22_out - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

newcom.jtagcom0/tpr1_reg[prun]__0 - 
wires: CLBLL_R_X21Y83/CLBLL_SW2A2 CLBLL_R_X23Y84/CLBLL_IMUX25 CLBLL_R_X23Y84/CLBLL_IMUX9 CLBLL_R_X23Y84/CLBLL_L_A5 CLBLL_R_X23Y84/CLBLL_L_B5 CLBLL_R_X23Y84/CLBLL_WL1END1 CLBLL_R_X25Y84/CLBLL_IMUX12 CLBLL_R_X25Y84/CLBLL_IMUX28 CLBLL_R_X25Y84/CLBLL_IMUX4 CLBLL_R_X25Y84/CLBLL_LL_A6 CLBLL_R_X25Y84/CLBLL_LL_B6 CLBLL_R_X25Y84/CLBLL_LL_C4 CLBLL_R_X25Y85/CLBLL_IMUX10 CLBLL_R_X25Y85/CLBLL_IMUX19 CLBLL_R_X25Y85/CLBLL_IMUX21 CLBLL_R_X25Y85/CLBLL_IMUX42 CLBLL_R_X25Y85/CLBLL_L_A4 CLBLL_R_X25Y85/CLBLL_L_B2 CLBLL_R_X25Y85/CLBLL_L_C4 CLBLL_R_X25Y85/CLBLL_L_D6 CLBLL_R_X25Y86/CLBLL_IMUX2 CLBLL_R_X25Y86/CLBLL_LL_A2 CLBLL_R_X25Y88/CLBLL_IMUX12 CLBLL_R_X25Y88/CLBLL_LL_B6 CLBLM_L_X20Y81/CLBLM_IMUX7 CLBLM_L_X20Y81/CLBLM_M_A1 CLBLM_L_X22Y83/CLBLM_SW2A2 CLBLM_L_X22Y84/CLBLM_IMUX26 CLBLM_L_X22Y84/CLBLM_L_B4 CLBLM_L_X24Y83/CLBLM_IMUX20 CLBLM_L_X24Y83/CLBLM_L_C2 CLBLM_L_X24Y84/CLBLM_IMUX45 CLBLM_L_X24Y84/CLBLM_LOGIC_OUTS16 CLBLM_L_X24Y84/CLBLM_L_AMUX CLBLM_L_X24Y84/CLBLM_M_D2 CLBLM_L_X24Y84/CLBLM_WL1END1 CLBLM_L_X24Y85/CLBLM_IMUX21 CLBLM_L_X24Y85/CLBLM_L_C4 INT_L_X20Y81/IMUX_L7 INT_L_X20Y81/SW2END3 INT_L_X20Y82/SW2END_N0_3 INT_L_X22Y83/SW2A2 INT_L_X22Y84/FAN_ALT1 INT_L_X22Y84/FAN_BOUNCE1 INT_L_X22Y84/IMUX_L26 INT_L_X22Y84/SW2BEG2 INT_L_X22Y84/WR1END3 INT_L_X24Y83/IMUX_L20 INT_L_X24Y83/SE2A2 INT_L_X24Y83/WL1END1 INT_L_X24Y84/IMUX_L45 INT_L_X24Y84/LOGIC_OUTS_L16 INT_L_X24Y84/NR1BEG2 INT_L_X24Y84/SE2BEG2 INT_L_X24Y84/WL1BEG1 INT_L_X24Y85/EL1BEG1 INT_L_X24Y85/IMUX_L21 INT_L_X24Y85/NR1BEG2 INT_L_X24Y85/NR1END2 INT_L_X24Y86/EL1BEG1 INT_L_X24Y86/NR1BEG2 INT_L_X24Y86/NR1END2 INT_L_X24Y87/NE2BEG2 INT_L_X24Y87/NR1END2 INT_L_X24Y88/NE2A2 INT_R_X21Y81/SW2A3 INT_R_X21Y82/SR1END3 INT_R_X21Y82/SW2BEG3 INT_R_X21Y83/SR1BEG3 INT_R_X21Y83/SR1END_N3_3 INT_R_X21Y83/SW2END2 INT_R_X23Y83/FAN_BOUNCE_S3_6 INT_R_X23Y84/FAN_ALT6 INT_R_X23Y84/FAN_BOUNCE6 INT_R_X23Y84/IMUX25 INT_R_X23Y84/IMUX9 INT_R_X23Y84/WL1END1 INT_R_X23Y84/WR1BEG3 INT_R_X25Y83/NR1BEG2 INT_R_X25Y83/SE2END2 INT_R_X25Y83/WL1BEG1 INT_R_X25Y84/IMUX12 INT_R_X25Y84/IMUX28 INT_R_X25Y84/IMUX4 INT_R_X25Y84/NR1BEG2 INT_R_X25Y84/NR1END2 INT_R_X25Y85/EL1END1 INT_R_X25Y85/IMUX10 INT_R_X25Y85/IMUX19 INT_R_X25Y85/IMUX21 INT_R_X25Y85/IMUX42 INT_R_X25Y85/NR1END2 INT_R_X25Y86/EL1END1 INT_R_X25Y86/IMUX2 INT_R_X25Y88/IMUX12 INT_R_X25Y88/NE2END2 VBRK_X60Y88/VBRK_WL1END1 
pips: CLBLL_R_X23Y84/CLBLL_R.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_R_X23Y84/CLBLL_R.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_R_X25Y84/CLBLL_R.CLBLL_IMUX12->CLBLL_LL_B6 CLBLL_R_X25Y84/CLBLL_R.CLBLL_IMUX28->CLBLL_LL_C4 CLBLL_R_X25Y84/CLBLL_R.CLBLL_IMUX4->CLBLL_LL_A6 CLBLL_R_X25Y85/CLBLL_R.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_R_X25Y85/CLBLL_R.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_R_X25Y85/CLBLL_R.CLBLL_IMUX21->CLBLL_L_C4 CLBLL_R_X25Y85/CLBLL_R.CLBLL_IMUX42->CLBLL_L_D6 CLBLL_R_X25Y86/CLBLL_R.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_R_X25Y88/CLBLL_R.CLBLL_IMUX12->CLBLL_LL_B6 CLBLM_L_X20Y81/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_L_X22Y84/CLBLM_L.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_L_X24Y83/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_L_X24Y84/CLBLM_L.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_L_X24Y84/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 CLBLM_L_X24Y85/CLBLM_L.CLBLM_IMUX21->CLBLM_L_C4 INT_L_X20Y81/INT_L.SW2END3->>IMUX_L7 INT_L_X22Y84/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X22Y84/INT_L.FAN_BOUNCE1->>IMUX_L26 INT_L_X22Y84/INT_L.WR1END3->>FAN_ALT1 INT_L_X22Y84/INT_L.WR1END3->>SW2BEG2 INT_L_X24Y83/INT_L.WL1END1->>IMUX_L20 INT_L_X24Y84/INT_L.LOGIC_OUTS_L16->>IMUX_L45 INT_L_X24Y84/INT_L.LOGIC_OUTS_L16->>NR1BEG2 INT_L_X24Y84/INT_L.LOGIC_OUTS_L16->>SE2BEG2 INT_L_X24Y84/INT_L.LOGIC_OUTS_L16->>WL1BEG1 INT_L_X24Y85/INT_L.NR1END2->>EL1BEG1 INT_L_X24Y85/INT_L.NR1END2->>IMUX_L21 INT_L_X24Y85/INT_L.NR1END2->>NR1BEG2 INT_L_X24Y86/INT_L.NR1END2->>EL1BEG1 INT_L_X24Y86/INT_L.NR1END2->>NR1BEG2 INT_L_X24Y87/INT_L.NR1END2->>NE2BEG2 INT_R_X21Y82/INT_R.SR1END3->>SW2BEG3 INT_R_X21Y83/INT_R.SW2END2->>SR1BEG3 INT_R_X23Y84/INT_R.FAN_ALT6->>FAN_BOUNCE6 INT_R_X23Y84/INT_R.FAN_BOUNCE6->>IMUX25 INT_R_X23Y84/INT_R.FAN_BOUNCE6->>IMUX9 INT_R_X23Y84/INT_R.WL1END1->>FAN_ALT6 INT_R_X23Y84/INT_R.WL1END1->>WR1BEG3 INT_R_X25Y83/INT_R.SE2END2->>NR1BEG2 INT_R_X25Y83/INT_R.SE2END2->>WL1BEG1 INT_R_X25Y84/INT_R.NR1END2->>IMUX12 INT_R_X25Y84/INT_R.NR1END2->>IMUX28 INT_R_X25Y84/INT_R.NR1END2->>IMUX4 INT_R_X25Y84/INT_R.NR1END2->>NR1BEG2 INT_R_X25Y85/INT_R.EL1END1->>IMUX10 INT_R_X25Y85/INT_R.EL1END1->>IMUX19 INT_R_X25Y85/INT_R.EL1END1->>IMUX42 INT_R_X25Y85/INT_R.NR1END2->>IMUX21 INT_R_X25Y86/INT_R.EL1END1->>IMUX2 INT_R_X25Y88/INT_R.NE2END2->>IMUX12 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 17, 

newcom.jtagcom0/tpr2[datashft][32]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tap0/ac7v.u0/tdi2 - 
wires: CFG_CENTER_MID_X46Y84/CFG_CENTER_BSCAN2_TDI CFG_CENTER_MID_X46Y84/CFG_CENTER_LOGIC_OUTS_B13_3 CLBLL_R_X19Y77/CLBLL_NE4C1 CLBLL_R_X21Y77/CLBLL_EE2A1 CLBLL_R_X23Y81/CLBLL_NE4C1 CLBLM_L_X20Y77/CLBLM_NE4C1 CLBLM_L_X22Y77/CLBLM_EE2A1 CLBLM_L_X24Y81/CLBLM_NE4C1 CLBLM_L_X24Y83/CLBLM_IMUX25 CLBLM_L_X24Y83/CLBLM_L_B5 CLBLM_L_X24Y85/CLBLM_IMUX18 CLBLM_L_X24Y85/CLBLM_M_B2 HCLK_R_X50Y78/HCLK_NE6B1 INT_INTERFACE_L_X18Y73/INT_INTERFACE_LOGIC_OUTS_L13 INT_INTERFACE_L_X18Y73/INT_INTERFACE_LOGIC_OUTS_L_B13 INT_L_X18Y73/LOGIC_OUTS_L13 INT_L_X18Y73/NE6BEG1 INT_L_X20Y77/EE2BEG1 INT_L_X20Y77/NE6END1 INT_L_X22Y77/EE2END1 INT_L_X22Y77/NE6BEG1 INT_L_X24Y81/NE6END1 INT_L_X24Y81/NN2BEG1 INT_L_X24Y82/NN2A1 INT_L_X24Y83/IMUX_L25 INT_L_X24Y83/NN2BEG1 INT_L_X24Y83/NN2END1 INT_L_X24Y84/NN2A1 INT_L_X24Y85/IMUX_L18 INT_L_X24Y85/NN2END1 INT_R_X19Y73/NE6A1 INT_R_X19Y74/NE6B1 INT_R_X19Y75/NE6C1 INT_R_X19Y76/NE6D1 INT_R_X19Y77/NE6E1 INT_R_X21Y77/EE2A1 INT_R_X23Y77/NE6A1 INT_R_X23Y78/NE6B1 INT_R_X23Y79/NE6C1 INT_R_X23Y80/NE6D1 INT_R_X23Y81/NE6E1 VBRK_X60Y85/VBRK_NE4C1 VFRAME_X47Y76/VFRAME_LOGIC_OUTS_B13 
pips: CFG_CENTER_MID_X46Y84/CFG_CENTER_MID.CFG_CENTER_BSCAN2_TDI->CFG_CENTER_LOGIC_OUTS_B13_3 CLBLM_L_X24Y83/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X24Y85/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 INT_INTERFACE_L_X18Y73/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B13->>INT_INTERFACE_LOGIC_OUTS_L13 INT_L_X18Y73/INT_L.LOGIC_OUTS_L13->>NE6BEG1 INT_L_X20Y77/INT_L.NE6END1->>EE2BEG1 INT_L_X22Y77/INT_L.EE2END1->>NE6BEG1 INT_L_X24Y81/INT_L.NE6END1->>NN2BEG1 INT_L_X24Y83/INT_L.NN2END1->>IMUX_L25 INT_L_X24Y83/INT_L.NN2END1->>NN2BEG1 INT_L_X24Y85/INT_L.NN2END1->>IMUX_L18 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

ltapo[asel] - 
wires: CFG_CENTER_MID_X46Y84/CFG_CENTER_BSCAN1_SEL CFG_CENTER_MID_X46Y84/CFG_CENTER_LOGIC_OUTS_B14_2 CLBLL_R_X19Y80/CLBLL_IMUX3 CLBLL_R_X19Y80/CLBLL_L_A2 CLBLL_R_X19Y80/CLBLL_NE4BEG1 CLBLL_R_X19Y81/CLBLL_NE2A1 CLBLL_R_X21Y84/CLBLL_EE2BEG1 CLBLL_R_X21Y84/CLBLL_EL1BEG3 CLBLL_R_X23Y83/CLBLL_SE2A1 CLBLL_R_X23Y84/CLBLL_EE2BEG1 CLBLL_R_X23Y84/CLBLL_IMUX34 CLBLL_R_X23Y84/CLBLL_L_C6 CLBLL_R_X23Y84/CLBLL_SE2A0 CLBLL_R_X23Y85/CLBLL_EE2BEG0 CLBLL_R_X25Y84/CLBLL_IMUX11 CLBLL_R_X25Y84/CLBLL_IMUX27 CLBLL_R_X25Y84/CLBLL_IMUX35 CLBLL_R_X25Y84/CLBLL_LL_A4 CLBLL_R_X25Y84/CLBLL_LL_B4 CLBLL_R_X25Y84/CLBLL_LL_C6 CLBLL_R_X25Y85/CLBLL_IMUX0 CLBLL_R_X25Y85/CLBLL_IMUX23 CLBLL_R_X25Y85/CLBLL_IMUX25 CLBLL_R_X25Y85/CLBLL_IMUX41 CLBLL_R_X25Y85/CLBLL_L_A3 CLBLL_R_X25Y85/CLBLL_L_B5 CLBLL_R_X25Y85/CLBLL_L_C3 CLBLL_R_X25Y85/CLBLL_L_D1 CLBLL_R_X25Y86/CLBLL_IMUX8 CLBLL_R_X25Y86/CLBLL_LL_A5 CLBLL_R_X25Y88/CLBLL_IMUX24 CLBLL_R_X25Y88/CLBLL_LL_B5 CLBLM_L_X20Y80/CLBLM_NE4BEG1 CLBLM_L_X20Y81/CLBLM_IMUX11 CLBLM_L_X20Y81/CLBLM_M_A4 CLBLM_L_X20Y81/CLBLM_NE2A1 CLBLM_L_X22Y84/CLBLM_EE2BEG1 CLBLM_L_X22Y84/CLBLM_EL1BEG3 CLBLM_L_X22Y84/CLBLM_IMUX23 CLBLM_L_X22Y84/CLBLM_IMUX46 CLBLM_L_X22Y84/CLBLM_IMUX5 CLBLM_L_X22Y84/CLBLM_L_A6 CLBLM_L_X22Y84/CLBLM_L_C3 CLBLM_L_X22Y84/CLBLM_L_D5 CLBLM_L_X24Y83/CLBLM_IMUX26 CLBLM_L_X24Y83/CLBLM_IMUX3 CLBLM_L_X24Y83/CLBLM_IMUX34 CLBLM_L_X24Y83/CLBLM_IMUX42 CLBLM_L_X24Y83/CLBLM_L_A2 CLBLM_L_X24Y83/CLBLM_L_B4 CLBLM_L_X24Y83/CLBLM_L_C6 CLBLM_L_X24Y83/CLBLM_L_D6 CLBLM_L_X24Y83/CLBLM_SE2A1 CLBLM_L_X24Y84/CLBLM_EE2BEG1 CLBLM_L_X24Y84/CLBLM_IMUX33 CLBLM_L_X24Y84/CLBLM_IMUX40 CLBLM_L_X24Y84/CLBLM_IMUX41 CLBLM_L_X24Y84/CLBLM_L_C1 CLBLM_L_X24Y84/CLBLM_L_D1 CLBLM_L_X24Y84/CLBLM_M_D1 CLBLM_L_X24Y84/CLBLM_SE2A0 CLBLM_L_X24Y85/CLBLM_EE2BEG0 CLBLM_L_X24Y85/CLBLM_IMUX24 CLBLM_L_X24Y85/CLBLM_M_B5 CLBLM_L_X24Y86/CLBLM_IMUX0 CLBLM_L_X24Y86/CLBLM_L_A3 HCLK_L_X49Y78/HCLK_NN6B2 INT_INTERFACE_L_X18Y72/INT_INTERFACE_LOGIC_OUTS_L14 INT_INTERFACE_L_X18Y72/INT_INTERFACE_LOGIC_OUTS_L_B14 INT_L_X18Y72/LOGIC_OUTS_L14 INT_L_X18Y72/NN6BEG2 INT_L_X18Y73/NN6A2 INT_L_X18Y74/NN6B2 INT_L_X18Y75/NN6C2 INT_L_X18Y76/NN6D2 INT_L_X18Y77/NN6E2 INT_L_X18Y78/NL1BEG1 INT_L_X18Y78/NN6END2 INT_L_X18Y79/NE2BEG1 INT_L_X18Y79/NL1END1 INT_L_X18Y80/NE2A1 INT_L_X20Y80/NE6A1 INT_L_X20Y81/IMUX_L11 INT_L_X20Y81/NE2END1 INT_L_X20Y81/NE6B1 INT_L_X20Y82/NE6C1 INT_L_X20Y83/NE6D1 INT_L_X20Y84/NE6E1 INT_L_X22Y84/EE2A1 INT_L_X22Y84/EL1END3 INT_L_X22Y84/ER1BEG_S0 INT_L_X22Y84/FAN_ALT3 INT_L_X22Y84/FAN_BOUNCE3 INT_L_X22Y84/IMUX_L23 INT_L_X22Y84/IMUX_L46 INT_L_X22Y84/IMUX_L5 INT_L_X22Y85/ER1BEG0 INT_L_X24Y83/IMUX_L26 INT_L_X24Y83/IMUX_L3 INT_L_X24Y83/IMUX_L34 INT_L_X24Y83/IMUX_L42 INT_L_X24Y83/SE2END1 INT_L_X24Y84/EE2A1 INT_L_X24Y84/IMUX_L33 INT_L_X24Y84/IMUX_L40 INT_L_X24Y84/IMUX_L41 INT_L_X24Y84/NR1BEG0 INT_L_X24Y84/SE2END0 INT_L_X24Y85/EE2A0 INT_L_X24Y85/IMUX_L24 INT_L_X24Y85/NR1BEG0 INT_L_X24Y85/NR1END0 INT_L_X24Y86/IMUX_L0 INT_L_X24Y86/NR1END0 INT_R_X19Y80/IMUX3 INT_R_X19Y80/NE2BEG1 INT_R_X19Y80/NE2END1 INT_R_X19Y80/NE6BEG1 INT_R_X19Y81/NE2A1 INT_R_X21Y84/EE2BEG1 INT_R_X21Y84/EL1BEG3 INT_R_X21Y84/NE6END1 INT_R_X21Y84/NL1BEG0 INT_R_X21Y84/NL1END_S3_0 INT_R_X21Y85/EL1BEG_N3 INT_R_X21Y85/NL1END0 INT_R_X23Y83/SE2A1 INT_R_X23Y84/EE2BEG1 INT_R_X23Y84/EE2END1 INT_R_X23Y84/IMUX34 INT_R_X23Y84/SE2A0 INT_R_X23Y84/SE2BEG1 INT_R_X23Y85/EE2BEG0 INT_R_X23Y85/ER1END0 INT_R_X23Y85/SE2BEG0 INT_R_X25Y84/EE2END1 INT_R_X25Y84/IMUX11 INT_R_X25Y84/IMUX27 INT_R_X25Y84/IMUX35 INT_R_X25Y84/NR1BEG1 INT_R_X25Y85/EE2END0 INT_R_X25Y85/IMUX0 INT_R_X25Y85/IMUX23 INT_R_X25Y85/IMUX25 INT_R_X25Y85/IMUX41 INT_R_X25Y85/NL1BEG0 INT_R_X25Y85/NL1END_S3_0 INT_R_X25Y85/NR1END1 INT_R_X25Y86/IMUX8 INT_R_X25Y86/NL1END0 INT_R_X25Y86/NN2BEG0 INT_R_X25Y87/NN2A0 INT_R_X25Y87/NN2END_S2_0 INT_R_X25Y88/IMUX24 INT_R_X25Y88/NN2END0 VBRK_X60Y87/VBRK_SE2A1 VBRK_X60Y88/VBRK_EE2BEG1 VBRK_X60Y88/VBRK_SE2A0 VBRK_X60Y89/VBRK_EE2BEG0 VFRAME_X47Y75/VFRAME_LOGIC_OUTS_B14 
pips: CFG_CENTER_MID_X46Y84/CFG_CENTER_MID.CFG_CENTER_BSCAN1_SEL->CFG_CENTER_LOGIC_OUTS_B14_2 CLBLL_R_X19Y80/CLBLL_R.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_R_X23Y84/CLBLL_R.CLBLL_IMUX34->CLBLL_L_C6 CLBLL_R_X25Y84/CLBLL_R.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_R_X25Y84/CLBLL_R.CLBLL_IMUX27->CLBLL_LL_B4 CLBLL_R_X25Y84/CLBLL_R.CLBLL_IMUX35->CLBLL_LL_C6 CLBLL_R_X25Y85/CLBLL_R.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_R_X25Y85/CLBLL_R.CLBLL_IMUX23->CLBLL_L_C3 CLBLL_R_X25Y85/CLBLL_R.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_R_X25Y85/CLBLL_R.CLBLL_IMUX41->CLBLL_L_D1 CLBLL_R_X25Y86/CLBLL_R.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_R_X25Y88/CLBLL_R.CLBLL_IMUX24->CLBLL_LL_B5 CLBLM_L_X20Y81/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X22Y84/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_L_X22Y84/CLBLM_L.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_L_X22Y84/CLBLM_L.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_L_X24Y83/CLBLM_L.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_L_X24Y83/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X24Y83/CLBLM_L.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_L_X24Y83/CLBLM_L.CLBLM_IMUX42->CLBLM_L_D6 CLBLM_L_X24Y84/CLBLM_L.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_L_X24Y84/CLBLM_L.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_L_X24Y84/CLBLM_L.CLBLM_IMUX41->CLBLM_L_D1 CLBLM_L_X24Y85/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X24Y86/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 INT_INTERFACE_L_X18Y72/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B14->>INT_INTERFACE_LOGIC_OUTS_L14 INT_L_X18Y72/INT_L.LOGIC_OUTS_L14->>NN6BEG2 INT_L_X18Y78/INT_L.NN6END2->>NL1BEG1 INT_L_X18Y79/INT_L.NL1END1->>NE2BEG1 INT_L_X20Y81/INT_L.NE2END1->>IMUX_L11 INT_L_X22Y84/INT_L.EL1END3->>ER1BEG_S0 INT_L_X22Y84/INT_L.EL1END3->>FAN_ALT3 INT_L_X22Y84/INT_L.EL1END3->>IMUX_L23 INT_L_X22Y84/INT_L.EL1END3->>IMUX_L46 INT_L_X22Y84/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X22Y84/INT_L.FAN_BOUNCE3->>IMUX_L5 INT_L_X24Y83/INT_L.SE2END1->>IMUX_L26 INT_L_X24Y83/INT_L.SE2END1->>IMUX_L3 INT_L_X24Y83/INT_L.SE2END1->>IMUX_L34 INT_L_X24Y83/INT_L.SE2END1->>IMUX_L42 INT_L_X24Y84/INT_L.SE2END0->>IMUX_L33 INT_L_X24Y84/INT_L.SE2END0->>IMUX_L40 INT_L_X24Y84/INT_L.SE2END0->>IMUX_L41 INT_L_X24Y84/INT_L.SE2END0->>NR1BEG0 INT_L_X24Y85/INT_L.NR1END0->>IMUX_L24 INT_L_X24Y85/INT_L.NR1END0->>NR1BEG0 INT_L_X24Y86/INT_L.NR1END0->>IMUX_L0 INT_R_X19Y80/INT_R.NE2END1->>IMUX3 INT_R_X19Y80/INT_R.NE2END1->>NE2BEG1 INT_R_X19Y80/INT_R.NE2END1->>NE6BEG1 INT_R_X21Y84/INT_R.NE6END1->>EE2BEG1 INT_R_X21Y84/INT_R.NE6END1->>NL1BEG0 INT_R_X21Y85/INT_R.NL1END0->>EL1BEG_N3 INT_R_X23Y84/INT_R.EE2END1->>EE2BEG1 INT_R_X23Y84/INT_R.EE2END1->>IMUX34 INT_R_X23Y84/INT_R.EE2END1->>SE2BEG1 INT_R_X23Y85/INT_R.ER1END0->>EE2BEG0 INT_R_X23Y85/INT_R.ER1END0->>SE2BEG0 INT_R_X25Y84/INT_R.EE2END1->>IMUX11 INT_R_X25Y84/INT_R.EE2END1->>IMUX27 INT_R_X25Y84/INT_R.EE2END1->>IMUX35 INT_R_X25Y84/INT_R.EE2END1->>NR1BEG1 INT_R_X25Y85/INT_R.EE2END0->>IMUX0 INT_R_X25Y85/INT_R.EE2END0->>IMUX25 INT_R_X25Y85/INT_R.EE2END0->>IMUX41 INT_R_X25Y85/INT_R.NL1END_S3_0->>IMUX23 INT_R_X25Y85/INT_R.NR1END1->>NL1BEG0 INT_R_X25Y86/INT_R.NL1END0->>IMUX8 INT_R_X25Y86/INT_R.NL1END0->>NN2BEG0 INT_R_X25Y88/INT_R.NN2END0->>IMUX24 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 26, 

tap0/ac7v.u0/TDI - 
wires: CFG_CENTER_MID_X46Y84/CFG_CENTER_BSCAN1_TDI CFG_CENTER_MID_X46Y84/CFG_CENTER_LOGIC_OUTS_B12_3 CLBLL_R_X19Y77/CLBLL_NE4C0 CLBLL_R_X21Y78/CLBLL_NE4BEG0 CLBLL_R_X23Y83/CLBLL_NE2A0 CLBLM_L_X20Y77/CLBLM_NE4C0 CLBLM_L_X22Y78/CLBLM_NE4BEG0 CLBLM_L_X24Y83/CLBLM_IMUX16 CLBLM_L_X24Y83/CLBLM_L_B3 CLBLM_L_X24Y83/CLBLM_NE2A0 CLBLM_L_X24Y85/CLBLM_IMUX17 CLBLM_L_X24Y85/CLBLM_M_B3 HCLK_R_X50Y78/HCLK_NE6B0 INT_INTERFACE_L_X18Y73/INT_INTERFACE_LOGIC_OUTS_L12 INT_INTERFACE_L_X18Y73/INT_INTERFACE_LOGIC_OUTS_L_B12 INT_L_X18Y73/LOGIC_OUTS_L12 INT_L_X18Y73/NE6BEG0 INT_L_X20Y77/NE2BEG0 INT_L_X20Y77/NE6END0 INT_L_X20Y78/NE2A0 INT_L_X22Y78/NE6A0 INT_L_X22Y79/NE6B0 INT_L_X22Y80/NE6C0 INT_L_X22Y81/NE6D0 INT_L_X22Y82/NE6E0 INT_L_X24Y82/NE2END_S3_0 INT_L_X24Y83/IMUX_L16 INT_L_X24Y83/NE2END0 INT_L_X24Y83/NN2BEG0 INT_L_X24Y84/NN2A0 INT_L_X24Y84/NN2END_S2_0 INT_L_X24Y85/IMUX_L17 INT_L_X24Y85/NN2END0 INT_R_X19Y73/NE6A0 INT_R_X19Y74/NE6B0 INT_R_X19Y75/NE6C0 INT_R_X19Y76/NE6D0 INT_R_X19Y77/NE6E0 INT_R_X21Y77/NE2END_S3_0 INT_R_X21Y78/NE2END0 INT_R_X21Y78/NE6BEG0 INT_R_X23Y82/NE2BEG0 INT_R_X23Y82/NE6END0 INT_R_X23Y83/NE2A0 VBRK_X60Y87/VBRK_NE2A0 VFRAME_X47Y76/VFRAME_LOGIC_OUTS_B12 
pips: CFG_CENTER_MID_X46Y84/CFG_CENTER_MID.CFG_CENTER_BSCAN1_TDI->CFG_CENTER_LOGIC_OUTS_B12_3 CLBLM_L_X24Y83/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_L_X24Y85/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 INT_INTERFACE_L_X18Y73/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B12->>INT_INTERFACE_LOGIC_OUTS_L12 INT_L_X18Y73/INT_L.LOGIC_OUTS_L12->>NE6BEG0 INT_L_X20Y77/INT_L.NE6END0->>NE2BEG0 INT_L_X24Y83/INT_L.NE2END0->>IMUX_L16 INT_L_X24Y83/INT_L.NE2END0->>NN2BEG0 INT_L_X24Y85/INT_L.NN2END0->>IMUX_L17 INT_R_X21Y78/INT_R.NE2END0->>NE6BEG0 INT_R_X23Y82/INT_R.NE6END0->>NE2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

tpr2[datashft][31]_i_3_n_0 - 
wires: CLBLL_R_X25Y85/CLBLL_NE2A3 CLBLL_R_X25Y86/CLBLL_IMUX14 CLBLL_R_X25Y86/CLBLL_IMUX23 CLBLL_R_X25Y86/CLBLL_IMUX37 CLBLL_R_X25Y86/CLBLL_IMUX6 CLBLL_R_X25Y86/CLBLL_L_A1 CLBLL_R_X25Y86/CLBLL_L_B1 CLBLL_R_X25Y86/CLBLL_L_C3 CLBLL_R_X25Y86/CLBLL_L_D4 CLBLL_R_X25Y87/CLBLL_NE2A3 CLBLL_R_X27Y85/CLBLL_IMUX13 CLBLL_R_X27Y85/CLBLL_IMUX20 CLBLL_R_X27Y85/CLBLL_IMUX36 CLBLL_R_X27Y85/CLBLL_IMUX5 CLBLL_R_X27Y85/CLBLL_L_A6 CLBLL_R_X27Y85/CLBLL_L_B6 CLBLL_R_X27Y85/CLBLL_L_C2 CLBLL_R_X27Y85/CLBLL_L_D2 CLBLL_R_X27Y87/CLBLL_IMUX11 CLBLL_R_X27Y87/CLBLL_IMUX12 CLBLL_R_X27Y87/CLBLL_IMUX19 CLBLL_R_X27Y87/CLBLL_IMUX20 CLBLL_R_X27Y87/CLBLL_IMUX28 CLBLL_R_X27Y87/CLBLL_IMUX3 CLBLL_R_X27Y87/CLBLL_LL_A4 CLBLL_R_X27Y87/CLBLL_LL_B6 CLBLL_R_X27Y87/CLBLL_LL_C4 CLBLL_R_X27Y87/CLBLL_L_A2 CLBLL_R_X27Y87/CLBLL_L_B2 CLBLL_R_X27Y87/CLBLL_L_C2 CLBLL_R_X27Y88/CLBLL_IMUX10 CLBLL_R_X27Y88/CLBLL_IMUX25 CLBLL_R_X27Y88/CLBLL_L_A4 CLBLL_R_X27Y88/CLBLL_L_B5 CLBLM_L_X24Y83/CLBLM_IMUX14 CLBLM_L_X24Y83/CLBLM_LOGIC_OUTS11 CLBLM_L_X24Y83/CLBLM_L_B1 CLBLM_L_X24Y83/CLBLM_L_D CLBLM_L_X24Y84/CLBLM_IMUX3 CLBLM_L_X24Y84/CLBLM_L_A2 CLBLM_L_X26Y85/CLBLM_IMUX14 CLBLM_L_X26Y85/CLBLM_IMUX30 CLBLM_L_X26Y85/CLBLM_IMUX6 CLBLM_L_X26Y85/CLBLM_L_A1 CLBLM_L_X26Y85/CLBLM_L_B1 CLBLM_L_X26Y85/CLBLM_L_C5 CLBLM_L_X26Y85/CLBLM_NE2A3 CLBLM_L_X26Y87/CLBLM_IMUX14 CLBLM_L_X26Y87/CLBLM_IMUX23 CLBLM_L_X26Y87/CLBLM_IMUX46 CLBLM_L_X26Y87/CLBLM_IMUX6 CLBLM_L_X26Y87/CLBLM_L_A1 CLBLM_L_X26Y87/CLBLM_L_B1 CLBLM_L_X26Y87/CLBLM_L_C3 CLBLM_L_X26Y87/CLBLM_L_D5 CLBLM_L_X26Y87/CLBLM_NE2A3 CLBLM_L_X26Y88/CLBLM_IMUX11 CLBLM_L_X26Y88/CLBLM_IMUX12 CLBLM_L_X26Y88/CLBLM_IMUX19 CLBLM_L_X26Y88/CLBLM_IMUX20 CLBLM_L_X26Y88/CLBLM_IMUX3 CLBLM_L_X26Y88/CLBLM_IMUX35 CLBLM_L_X26Y88/CLBLM_IMUX36 CLBLM_L_X26Y88/CLBLM_IMUX44 CLBLM_L_X26Y88/CLBLM_L_A2 CLBLM_L_X26Y88/CLBLM_L_B2 CLBLM_L_X26Y88/CLBLM_L_C2 CLBLM_L_X26Y88/CLBLM_L_D2 CLBLM_L_X26Y88/CLBLM_M_A4 CLBLM_L_X26Y88/CLBLM_M_B6 CLBLM_L_X26Y88/CLBLM_M_C6 CLBLM_L_X26Y88/CLBLM_M_D4 INT_L_X24Y83/IMUX_L14 INT_L_X24Y83/LOGIC_OUTS_L11 INT_L_X24Y83/NE2BEG3 INT_L_X24Y83/NL1BEG2 INT_L_X24Y84/IMUX_L3 INT_L_X24Y84/NE2A3 INT_L_X24Y84/NL1END2 INT_L_X26Y85/EL1BEG2 INT_L_X26Y85/IMUX_L14 INT_L_X26Y85/IMUX_L30 INT_L_X26Y85/IMUX_L6 INT_L_X26Y85/NE2BEG3 INT_L_X26Y85/NE2END3 INT_L_X26Y86/NE2A3 INT_L_X26Y87/IMUX_L14 INT_L_X26Y87/IMUX_L23 INT_L_X26Y87/IMUX_L46 INT_L_X26Y87/IMUX_L6 INT_L_X26Y87/NE2END3 INT_L_X26Y87/NL1BEG2 INT_L_X26Y88/IMUX_L11 INT_L_X26Y88/IMUX_L12 INT_L_X26Y88/IMUX_L19 INT_L_X26Y88/IMUX_L20 INT_L_X26Y88/IMUX_L3 INT_L_X26Y88/IMUX_L35 INT_L_X26Y88/IMUX_L36 INT_L_X26Y88/IMUX_L44 INT_L_X26Y88/NL1END2 INT_R_X25Y84/NE2BEG3 INT_R_X25Y84/NE2END3 INT_R_X25Y84/NN2BEG3 INT_R_X25Y85/NE2A3 INT_R_X25Y85/NN2A3 INT_R_X25Y86/IMUX14 INT_R_X25Y86/IMUX23 INT_R_X25Y86/IMUX37 INT_R_X25Y86/IMUX6 INT_R_X25Y86/NE2BEG3 INT_R_X25Y86/NN2END3 INT_R_X25Y87/NE2A3 INT_R_X27Y85/EL1END2 INT_R_X27Y85/IMUX13 INT_R_X27Y85/IMUX20 INT_R_X27Y85/IMUX36 INT_R_X27Y85/IMUX5 INT_R_X27Y86/NE2END3 INT_R_X27Y86/NL1BEG2 INT_R_X27Y87/IMUX11 INT_R_X27Y87/IMUX12 INT_R_X27Y87/IMUX19 INT_R_X27Y87/IMUX20 INT_R_X27Y87/IMUX28 INT_R_X27Y87/IMUX3 INT_R_X27Y87/NL1BEG1 INT_R_X27Y87/NL1END2 INT_R_X27Y88/IMUX10 INT_R_X27Y88/IMUX25 INT_R_X27Y88/NL1END1 
pips: CLBLL_R_X25Y86/CLBLL_R.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_R_X25Y86/CLBLL_R.CLBLL_IMUX23->CLBLL_L_C3 CLBLL_R_X25Y86/CLBLL_R.CLBLL_IMUX37->CLBLL_L_D4 CLBLL_R_X25Y86/CLBLL_R.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_R_X27Y85/CLBLL_R.CLBLL_IMUX13->CLBLL_L_B6 CLBLL_R_X27Y85/CLBLL_R.CLBLL_IMUX20->CLBLL_L_C2 CLBLL_R_X27Y85/CLBLL_R.CLBLL_IMUX36->CLBLL_L_D2 CLBLL_R_X27Y85/CLBLL_R.CLBLL_IMUX5->CLBLL_L_A6 CLBLL_R_X27Y87/CLBLL_R.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_R_X27Y87/CLBLL_R.CLBLL_IMUX12->CLBLL_LL_B6 CLBLL_R_X27Y87/CLBLL_R.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_R_X27Y87/CLBLL_R.CLBLL_IMUX20->CLBLL_L_C2 CLBLL_R_X27Y87/CLBLL_R.CLBLL_IMUX28->CLBLL_LL_C4 CLBLL_R_X27Y87/CLBLL_R.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_R_X27Y88/CLBLL_R.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_R_X27Y88/CLBLL_R.CLBLL_IMUX25->CLBLL_L_B5 CLBLM_L_X24Y83/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_L_X24Y83/CLBLM_L.CLBLM_L_D->CLBLM_LOGIC_OUTS11 CLBLM_L_X24Y84/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X26Y85/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_L_X26Y85/CLBLM_L.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_L_X26Y85/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_L_X26Y87/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_L_X26Y87/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_L_X26Y87/CLBLM_L.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_L_X26Y87/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_L_X26Y88/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X26Y88/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_L_X26Y88/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_L_X26Y88/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_L_X26Y88/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X26Y88/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_L_X26Y88/CLBLM_L.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_L_X26Y88/CLBLM_L.CLBLM_IMUX44->CLBLM_M_D4 INT_L_X24Y83/INT_L.LOGIC_OUTS_L11->>IMUX_L14 INT_L_X24Y83/INT_L.LOGIC_OUTS_L11->>NE2BEG3 INT_L_X24Y83/INT_L.LOGIC_OUTS_L11->>NL1BEG2 INT_L_X24Y84/INT_L.NL1END2->>IMUX_L3 INT_L_X26Y85/INT_L.NE2END3->>EL1BEG2 INT_L_X26Y85/INT_L.NE2END3->>IMUX_L14 INT_L_X26Y85/INT_L.NE2END3->>IMUX_L30 INT_L_X26Y85/INT_L.NE2END3->>IMUX_L6 INT_L_X26Y85/INT_L.NE2END3->>NE2BEG3 INT_L_X26Y87/INT_L.NE2END3->>IMUX_L14 INT_L_X26Y87/INT_L.NE2END3->>IMUX_L23 INT_L_X26Y87/INT_L.NE2END3->>IMUX_L46 INT_L_X26Y87/INT_L.NE2END3->>IMUX_L6 INT_L_X26Y87/INT_L.NE2END3->>NL1BEG2 INT_L_X26Y88/INT_L.NL1END2->>IMUX_L11 INT_L_X26Y88/INT_L.NL1END2->>IMUX_L12 INT_L_X26Y88/INT_L.NL1END2->>IMUX_L19 INT_L_X26Y88/INT_L.NL1END2->>IMUX_L20 INT_L_X26Y88/INT_L.NL1END2->>IMUX_L3 INT_L_X26Y88/INT_L.NL1END2->>IMUX_L35 INT_L_X26Y88/INT_L.NL1END2->>IMUX_L36 INT_L_X26Y88/INT_L.NL1END2->>IMUX_L44 INT_R_X25Y84/INT_R.NE2END3->>NE2BEG3 INT_R_X25Y84/INT_R.NE2END3->>NN2BEG3 INT_R_X25Y86/INT_R.NN2END3->>IMUX14 INT_R_X25Y86/INT_R.NN2END3->>IMUX23 INT_R_X25Y86/INT_R.NN2END3->>IMUX37 INT_R_X25Y86/INT_R.NN2END3->>IMUX6 INT_R_X25Y86/INT_R.NN2END3->>NE2BEG3 INT_R_X27Y85/INT_R.EL1END2->>IMUX13 INT_R_X27Y85/INT_R.EL1END2->>IMUX20 INT_R_X27Y85/INT_R.EL1END2->>IMUX36 INT_R_X27Y85/INT_R.EL1END2->>IMUX5 INT_R_X27Y86/INT_R.NE2END3->>NL1BEG2 INT_R_X27Y87/INT_R.NL1END2->>IMUX11 INT_R_X27Y87/INT_R.NL1END2->>IMUX12 INT_R_X27Y87/INT_R.NL1END2->>IMUX19 INT_R_X27Y87/INT_R.NL1END2->>IMUX20 INT_R_X27Y87/INT_R.NL1END2->>IMUX28 INT_R_X27Y87/INT_R.NL1END2->>IMUX3 INT_R_X27Y87/INT_R.NL1END2->>NL1BEG1 INT_R_X27Y88/INT_R.NL1END1->>IMUX10 INT_R_X27Y88/INT_R.NL1END1->>IMUX25 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 34, 

tpr2[addr][34]_i_1_n_0 - 
wires: CLBLL_R_X25Y84/CLBLL_SW4END1 CLBLL_R_X25Y88/CLBLL_EE2BEG1 CLBLL_R_X25Y88/CLBLL_LL_B CLBLL_R_X25Y88/CLBLL_LOGIC_OUTS13 CLBLL_R_X25Y90/CLBLL_FAN6 CLBLL_R_X25Y90/CLBLL_L_CE CLBLL_R_X27Y89/CLBLL_FAN6 CLBLL_R_X27Y89/CLBLL_L_CE CLBLL_R_X27Y90/CLBLL_FAN6 CLBLL_R_X27Y90/CLBLL_L_CE CLBLL_R_X27Y91/CLBLL_FAN7 CLBLL_R_X27Y91/CLBLL_LL_CE CLBLL_R_X27Y91/CLBLL_NE2A1 CLBLL_R_X27Y91/CLBLL_WR1END2 CLBLM_L_X24Y85/CLBLM_FAN7 CLBLM_L_X24Y85/CLBLM_M_CE CLBLM_L_X24Y88/CLBLM_FAN6 CLBLM_L_X24Y88/CLBLM_L_CE CLBLM_L_X26Y84/CLBLM_SW4END1 CLBLM_L_X26Y88/CLBLM_EE2BEG1 CLBLM_L_X26Y90/CLBLM_FAN6 CLBLM_L_X26Y90/CLBLM_L_CE CLBLM_L_X28Y91/CLBLM_NE2A1 CLBLM_L_X28Y91/CLBLM_WR1END2 INT_L_X24Y85/FAN_ALT7 INT_L_X24Y85/FAN_L7 INT_L_X24Y85/NW2END2 INT_L_X24Y88/FAN_ALT6 INT_L_X24Y88/FAN_L6 INT_L_X24Y88/SR1END1 INT_L_X24Y89/NE2BEG1 INT_L_X24Y89/NW2END1 INT_L_X24Y89/SR1BEG1 INT_L_X24Y90/NE2A1 INT_L_X26Y84/SW6E1 INT_L_X26Y85/SW6D1 INT_L_X26Y86/SW6C1 INT_L_X26Y87/SW6B1 INT_L_X26Y88/EE2A1 INT_L_X26Y88/SW6A1 INT_L_X26Y90/FAN_ALT6 INT_L_X26Y90/FAN_L6 INT_L_X26Y90/WR1END1 INT_L_X28Y91/NE2END1 INT_L_X28Y91/WR1BEG2 INT_R_X25Y84/NW2BEG2 INT_R_X25Y84/SW6END1 INT_R_X25Y85/NW2A2 INT_R_X25Y88/EE2BEG1 INT_R_X25Y88/LOGIC_OUTS13 INT_R_X25Y88/NW2BEG1 INT_R_X25Y89/NW2A1 INT_R_X25Y90/FAN6 INT_R_X25Y90/FAN_ALT6 INT_R_X25Y90/NE2END1 INT_R_X27Y88/EE2END1 INT_R_X27Y88/NR1BEG1 INT_R_X27Y88/SW6BEG1 INT_R_X27Y89/FAN6 INT_R_X27Y89/FAN_ALT6 INT_R_X27Y89/NL1BEG0 INT_R_X27Y89/NL1END_S3_0 INT_R_X27Y89/NR1BEG1 INT_R_X27Y89/NR1END1 INT_R_X27Y90/FAN6 INT_R_X27Y90/FAN_ALT6 INT_R_X27Y90/NE2BEG1 INT_R_X27Y90/NL1END0 INT_R_X27Y90/NR1END1 INT_R_X27Y90/WR1BEG1 INT_R_X27Y91/FAN7 INT_R_X27Y91/FAN_ALT7 INT_R_X27Y91/NE2A1 INT_R_X27Y91/WR1END2 
pips: CLBLL_R_X25Y88/CLBLL_R.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 CLBLL_R_X25Y90/CLBLL_R.CLBLL_FAN6->CLBLL_L_CE CLBLL_R_X27Y89/CLBLL_R.CLBLL_FAN6->CLBLL_L_CE CLBLL_R_X27Y90/CLBLL_R.CLBLL_FAN6->CLBLL_L_CE CLBLL_R_X27Y91/CLBLL_R.CLBLL_FAN7->CLBLL_LL_CE CLBLM_L_X24Y85/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X24Y88/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE CLBLM_L_X26Y90/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE INT_L_X24Y85/INT_L.FAN_ALT7->>FAN_L7 INT_L_X24Y85/INT_L.NW2END2->>FAN_ALT7 INT_L_X24Y88/INT_L.FAN_ALT6->>FAN_L6 INT_L_X24Y88/INT_L.SR1END1->>FAN_ALT6 INT_L_X24Y89/INT_L.NW2END1->>NE2BEG1 INT_L_X24Y89/INT_L.NW2END1->>SR1BEG1 INT_L_X26Y90/INT_L.FAN_ALT6->>FAN_L6 INT_L_X26Y90/INT_L.WR1END1->>FAN_ALT6 INT_L_X28Y91/INT_L.NE2END1->>WR1BEG2 INT_R_X25Y84/INT_R.SW6END1->>NW2BEG2 INT_R_X25Y88/INT_R.LOGIC_OUTS13->>EE2BEG1 INT_R_X25Y88/INT_R.LOGIC_OUTS13->>NW2BEG1 INT_R_X25Y90/INT_R.FAN_ALT6->>FAN6 INT_R_X25Y90/INT_R.NE2END1->>FAN_ALT6 INT_R_X27Y88/INT_R.EE2END1->>NR1BEG1 INT_R_X27Y88/INT_R.EE2END1->>SW6BEG1 INT_R_X27Y89/INT_R.FAN_ALT6->>FAN6 INT_R_X27Y89/INT_R.NR1END1->>FAN_ALT6 INT_R_X27Y89/INT_R.NR1END1->>NL1BEG0 INT_R_X27Y89/INT_R.NR1END1->>NR1BEG1 INT_R_X27Y90/INT_R.FAN_ALT6->>FAN6 INT_R_X27Y90/INT_R.NL1END0->>WR1BEG1 INT_R_X27Y90/INT_R.NR1END1->>FAN_ALT6 INT_R_X27Y90/INT_R.NR1END1->>NE2BEG1 INT_R_X27Y91/INT_R.FAN_ALT7->>FAN7 INT_R_X27Y91/INT_R.WR1END2->>FAN_ALT7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 28, 

tpr2_reg[addr][2] - 
wires: CLBLL_R_X25Y85/CLBLL_LOGIC_OUTS0 CLBLL_R_X25Y85/CLBLL_L_AQ CLBLM_L_X24Y85/CLBLM_BYP3 CLBLM_L_X24Y85/CLBLM_IMUX26 CLBLM_L_X24Y85/CLBLM_L_B4 CLBLM_L_X24Y85/CLBLM_M_CX INT_L_X24Y84/WL1END3 INT_L_X24Y85/BYP_ALT3 INT_L_X24Y85/BYP_L3 INT_L_X24Y85/IMUX_L26 INT_L_X24Y85/NL1BEG_N3 INT_L_X24Y85/WL1END_N1_3 INT_L_X24Y85/WR1END1 INT_R_X25Y84/WL1BEG3 INT_R_X25Y85/LOGIC_OUTS0 INT_R_X25Y85/WL1BEG_N3 INT_R_X25Y85/WR1BEG1 
pips: CLBLL_R_X25Y85/CLBLL_R.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLM_L_X24Y85/CLBLM_L.CLBLM_BYP3->CLBLM_M_CX CLBLM_L_X24Y85/CLBLM_L.CLBLM_IMUX26->CLBLM_L_B4 INT_L_X24Y85/INT_L.BYP_ALT3->>BYP_L3 INT_L_X24Y85/INT_L.NL1BEG_N3->>BYP_ALT3 INT_L_X24Y85/INT_L.WL1END_N1_3->>NL1BEG_N3 INT_L_X24Y85/INT_L.WR1END1->>IMUX_L26 INT_R_X25Y85/INT_R.LOGIC_OUTS0->>WL1BEG_N3 INT_R_X25Y85/INT_R.LOGIC_OUTS0->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

tpr2[addr][9]_i_1_n_0 - 
wires: CLBLL_R_X21Y85/CLBLL_NE4C0 CLBLL_R_X23Y85/CLBLL_EE4A0 CLBLL_R_X25Y84/CLBLL_FAN7 CLBLL_R_X25Y84/CLBLL_LL_CE CLBLL_R_X25Y85/CLBLL_EE4C0 CLBLL_R_X25Y85/CLBLL_FAN6 CLBLL_R_X25Y85/CLBLL_L_CE CLBLL_R_X25Y85/CLBLL_WR1END1 CLBLL_R_X25Y86/CLBLL_FAN7 CLBLL_R_X25Y86/CLBLL_LL_CE CLBLM_L_X20Y81/CLBLM_LOGIC_OUTS12 CLBLM_L_X20Y81/CLBLM_M_A CLBLM_L_X22Y85/CLBLM_NE4C0 CLBLM_L_X24Y85/CLBLM_EE4A0 CLBLM_L_X26Y85/CLBLM_EE4C0 CLBLM_L_X26Y85/CLBLM_WR1END1 INT_L_X20Y81/LOGIC_OUTS_L12 INT_L_X20Y81/NE6BEG0 INT_L_X22Y85/EE4BEG0 INT_L_X22Y85/NE6END0 INT_L_X24Y85/EE4B0 INT_L_X26Y85/EE4END0 INT_L_X26Y85/WR1BEG1 INT_R_X21Y81/NE6A0 INT_R_X21Y82/NE6B0 INT_R_X21Y83/NE6C0 INT_R_X21Y84/NE6D0 INT_R_X21Y85/NE6E0 INT_R_X23Y85/EE4A0 INT_R_X25Y84/FAN7 INT_R_X25Y84/FAN_ALT7 INT_R_X25Y84/SR1END1 INT_R_X25Y85/EE4C0 INT_R_X25Y85/FAN6 INT_R_X25Y85/FAN_ALT6 INT_R_X25Y85/NN2BEG1 INT_R_X25Y85/SR1BEG1 INT_R_X25Y85/WR1END1 INT_R_X25Y86/FAN7 INT_R_X25Y86/FAN_ALT7 INT_R_X25Y86/NN2A1 INT_R_X25Y86/SR1END1 INT_R_X25Y87/NN2END1 INT_R_X25Y87/SR1BEG1 VBRK_X60Y89/VBRK_EE4A0 
pips: CLBLL_R_X25Y84/CLBLL_R.CLBLL_FAN7->CLBLL_LL_CE CLBLL_R_X25Y85/CLBLL_R.CLBLL_FAN6->CLBLL_L_CE CLBLL_R_X25Y86/CLBLL_R.CLBLL_FAN7->CLBLL_LL_CE CLBLM_L_X20Y81/CLBLM_L.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_L_X20Y81/INT_L.LOGIC_OUTS_L12->>NE6BEG0 INT_L_X22Y85/INT_L.NE6END0->>EE4BEG0 INT_L_X26Y85/INT_L.EE4END0->>WR1BEG1 INT_R_X25Y84/INT_R.FAN_ALT7->>FAN7 INT_R_X25Y84/INT_R.SR1END1->>FAN_ALT7 INT_R_X25Y85/INT_R.FAN_ALT6->>FAN6 INT_R_X25Y85/INT_R.WR1END1->>FAN_ALT6 INT_R_X25Y85/INT_R.WR1END1->>NN2BEG1 INT_R_X25Y85/INT_R.WR1END1->>SR1BEG1 INT_R_X25Y86/INT_R.FAN_ALT7->>FAN7 INT_R_X25Y86/INT_R.SR1END1->>FAN_ALT7 INT_R_X25Y87/INT_R.NN2END1->>SR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 9, 

tpr2[addr][2]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tpr2_reg[addr][3] - 
wires: CLBLL_R_X25Y85/CLBLL_IMUX3 CLBLL_R_X25Y85/CLBLL_LOGIC_OUTS1 CLBLL_R_X25Y85/CLBLL_L_A2 CLBLL_R_X25Y85/CLBLL_L_BQ CLBLM_L_X24Y85/CLBLM_IMUX25 CLBLM_L_X24Y85/CLBLM_L_B5 INT_L_X24Y85/IMUX_L25 INT_L_X24Y85/WL1END0 INT_R_X25Y85/IMUX3 INT_R_X25Y85/LOGIC_OUTS1 INT_R_X25Y85/WL1BEG0 
pips: CLBLL_R_X25Y85/CLBLL_R.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_R_X25Y85/CLBLL_R.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 CLBLM_L_X24Y85/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 INT_L_X24Y85/INT_L.WL1END0->>IMUX_L25 INT_R_X25Y85/INT_R.LOGIC_OUTS1->>IMUX3 INT_R_X25Y85/INT_R.LOGIC_OUTS1->>WL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

tpr2[addr][3]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tpr2_reg[addr][4] - 
wires: CLBLL_R_X25Y85/CLBLL_IMUX18 CLBLL_R_X25Y85/CLBLL_IMUX26 CLBLL_R_X25Y85/CLBLL_LL_B2 CLBLL_R_X25Y85/CLBLL_LOGIC_OUTS2 CLBLL_R_X25Y85/CLBLL_L_B4 CLBLL_R_X25Y85/CLBLL_L_CQ INT_R_X25Y85/BYP_ALT2 INT_R_X25Y85/BYP_BOUNCE2 INT_R_X25Y85/FAN_ALT1 INT_R_X25Y85/FAN_BOUNCE1 INT_R_X25Y85/IMUX18 INT_R_X25Y85/IMUX26 INT_R_X25Y85/LOGIC_OUTS2 INT_R_X25Y86/BYP_BOUNCE_N3_2 
pips: CLBLL_R_X25Y85/CLBLL_R.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_R_X25Y85/CLBLL_R.CLBLL_IMUX26->CLBLL_L_B4 CLBLL_R_X25Y85/CLBLL_R.CLBLL_L_CQ->CLBLL_LOGIC_OUTS2 INT_R_X25Y85/INT_R.BYP_ALT2->>BYP_BOUNCE2 INT_R_X25Y85/INT_R.BYP_BOUNCE2->>FAN_ALT1 INT_R_X25Y85/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X25Y85/INT_R.FAN_BOUNCE1->>IMUX18 INT_R_X25Y85/INT_R.FAN_BOUNCE1->>IMUX26 INT_R_X25Y85/INT_R.LOGIC_OUTS2->>BYP_ALT2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

tpr2[addr][4]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tpr2_reg[addr][5] - 
wires: CLBLL_R_X25Y84/CLBLL_LL_AQ CLBLL_R_X25Y84/CLBLL_LOGIC_OUTS4 CLBLL_R_X25Y85/CLBLL_IMUX33 CLBLL_R_X25Y85/CLBLL_L_C1 CLBLM_L_X24Y85/CLBLM_IMUX0 CLBLM_L_X24Y85/CLBLM_L_A3 INT_L_X24Y84/NW2END_S0_0 INT_L_X24Y85/IMUX_L0 INT_L_X24Y85/NW2END0 INT_R_X25Y84/LOGIC_OUTS4 INT_R_X25Y84/NR1BEG0 INT_R_X25Y84/NW2BEG0 INT_R_X25Y85/IMUX33 INT_R_X25Y85/NR1END0 INT_R_X25Y85/NW2A0 
pips: CLBLL_R_X25Y84/CLBLL_R.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLL_R_X25Y85/CLBLL_R.CLBLL_IMUX33->CLBLL_L_C1 CLBLM_L_X24Y85/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 INT_L_X24Y85/INT_L.NW2END0->>IMUX_L0 INT_R_X25Y84/INT_R.LOGIC_OUTS4->>NR1BEG0 INT_R_X25Y84/INT_R.LOGIC_OUTS4->>NW2BEG0 INT_R_X25Y85/INT_R.NR1END0->>IMUX33 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

tpr2[addr][5]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tpr2_reg[addr][6] - 
wires: CLBLL_R_X25Y84/CLBLL_IMUX10 CLBLL_R_X25Y84/CLBLL_IMUX2 CLBLL_R_X25Y84/CLBLL_LL_A2 CLBLL_R_X25Y84/CLBLL_LL_BQ CLBLL_R_X25Y84/CLBLL_LOGIC_OUTS5 CLBLL_R_X25Y84/CLBLL_L_A4 INT_R_X25Y84/IMUX10 INT_R_X25Y84/IMUX2 INT_R_X25Y84/LOGIC_OUTS5 
pips: CLBLL_R_X25Y84/CLBLL_R.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_R_X25Y84/CLBLL_R.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_R_X25Y84/CLBLL_R.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 INT_R_X25Y84/INT_R.LOGIC_OUTS5->>IMUX10 INT_R_X25Y84/INT_R.LOGIC_OUTS5->>IMUX2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

tpr2[addr][6]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tpr2_reg[addr][7] - 
wires: CLBLL_R_X25Y83/CLBLL_IMUX5 CLBLL_R_X25Y83/CLBLL_L_A6 CLBLL_R_X25Y84/CLBLL_IMUX17 CLBLL_R_X25Y84/CLBLL_LL_B3 CLBLL_R_X25Y84/CLBLL_LL_CQ CLBLL_R_X25Y84/CLBLL_LOGIC_OUTS6 INT_R_X25Y83/IMUX5 INT_R_X25Y83/SL1END2 INT_R_X25Y84/FAN_ALT5 INT_R_X25Y84/FAN_BOUNCE5 INT_R_X25Y84/IMUX17 INT_R_X25Y84/LOGIC_OUTS6 INT_R_X25Y84/SL1BEG2 
pips: CLBLL_R_X25Y83/CLBLL_R.CLBLL_IMUX5->CLBLL_L_A6 CLBLL_R_X25Y84/CLBLL_R.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_R_X25Y84/CLBLL_R.CLBLL_LL_CQ->CLBLL_LOGIC_OUTS6 INT_R_X25Y83/INT_R.SL1END2->>IMUX5 INT_R_X25Y84/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X25Y84/INT_R.FAN_BOUNCE5->>IMUX17 INT_R_X25Y84/INT_R.LOGIC_OUTS6->>FAN_ALT5 INT_R_X25Y84/INT_R.LOGIC_OUTS6->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

tpr2[addr][7]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tpr2_reg[addr][8] - 
wires: CLBLL_R_X25Y84/CLBLL_IMUX29 CLBLL_R_X25Y84/CLBLL_LL_C2 CLBLL_R_X25Y85/CLBLL_IMUX8 CLBLL_R_X25Y85/CLBLL_LL_A5 CLBLL_R_X25Y86/CLBLL_LL_AQ CLBLL_R_X25Y86/CLBLL_LOGIC_OUTS4 INT_R_X25Y84/BYP_ALT1 INT_R_X25Y84/BYP_BOUNCE1 INT_R_X25Y84/IMUX29 INT_R_X25Y84/SL1END0 INT_R_X25Y85/IMUX8 INT_R_X25Y85/SL1BEG0 INT_R_X25Y85/SL1END0 INT_R_X25Y86/LOGIC_OUTS4 INT_R_X25Y86/SL1BEG0 
pips: CLBLL_R_X25Y84/CLBLL_R.CLBLL_IMUX29->CLBLL_LL_C2 CLBLL_R_X25Y85/CLBLL_R.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_R_X25Y86/CLBLL_R.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 INT_R_X25Y84/INT_R.BYP_ALT1->>BYP_BOUNCE1 INT_R_X25Y84/INT_R.BYP_BOUNCE1->>IMUX29 INT_R_X25Y84/INT_R.SL1END0->>BYP_ALT1 INT_R_X25Y85/INT_R.SL1END0->>IMUX8 INT_R_X25Y85/INT_R.SL1END0->>SL1BEG0 INT_R_X25Y86/INT_R.LOGIC_OUTS4->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

tpr2[addr][8]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tpr2_reg[addr][9] - 
wires: CLBLL_R_X25Y85/CLBLL_IMUX32 CLBLL_R_X25Y85/CLBLL_LL_C1 CLBLL_R_X25Y85/CLBLL_LOGIC_OUTS3 CLBLL_R_X25Y85/CLBLL_L_DQ CLBLL_R_X25Y86/CLBLL_IMUX4 CLBLL_R_X25Y86/CLBLL_LL_A6 INT_L_X24Y84/ER1BEG_S0 INT_L_X24Y84/SW2END3 INT_L_X24Y85/ER1BEG0 INT_L_X24Y85/SW2END_N0_3 INT_L_X24Y86/EL1BEG2 INT_L_X24Y86/NW2END3 INT_R_X25Y84/SW2A3 INT_R_X25Y85/ER1END0 INT_R_X25Y85/IMUX32 INT_R_X25Y85/LOGIC_OUTS3 INT_R_X25Y85/NW2BEG3 INT_R_X25Y85/SW2BEG3 INT_R_X25Y86/EL1END2 INT_R_X25Y86/IMUX4 INT_R_X25Y86/NW2A3 
pips: CLBLL_R_X25Y85/CLBLL_R.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_R_X25Y85/CLBLL_R.CLBLL_L_DQ->CLBLL_LOGIC_OUTS3 CLBLL_R_X25Y86/CLBLL_R.CLBLL_IMUX4->CLBLL_LL_A6 INT_L_X24Y84/INT_L.SW2END3->>ER1BEG_S0 INT_L_X24Y86/INT_L.NW2END3->>EL1BEG2 INT_R_X25Y85/INT_R.ER1END0->>IMUX32 INT_R_X25Y85/INT_R.LOGIC_OUTS3->>NW2BEG3 INT_R_X25Y85/INT_R.LOGIC_OUTS3->>SW2BEG3 INT_R_X25Y86/INT_R.EL1END2->>IMUX4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

tpr2[addr][9]_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tpr2[datashft][31]_i_1_n_0 - 
wires: CLBLL_R_X25Y85/CLBLL_SE2A1 CLBLL_R_X25Y86/CLBLL_FAN6 CLBLL_R_X25Y86/CLBLL_L_CE CLBLL_R_X25Y87/CLBLL_EE2BEG1 CLBLL_R_X25Y88/CLBLL_NE2A1 CLBLL_R_X27Y85/CLBLL_FAN6 CLBLL_R_X27Y85/CLBLL_L_CE CLBLL_R_X27Y87/CLBLL_FAN6 CLBLL_R_X27Y87/CLBLL_FAN7 CLBLL_R_X27Y87/CLBLL_LL_CE CLBLL_R_X27Y87/CLBLL_L_CE CLBLL_R_X27Y88/CLBLL_FAN6 CLBLL_R_X27Y88/CLBLL_L_CE CLBLM_L_X24Y86/CLBLM_LOGIC_OUTS8 CLBLM_L_X24Y86/CLBLM_L_A CLBLM_L_X26Y85/CLBLM_FAN6 CLBLM_L_X26Y85/CLBLM_L_CE CLBLM_L_X26Y85/CLBLM_SE2A1 CLBLM_L_X26Y87/CLBLM_EE2BEG1 CLBLM_L_X26Y87/CLBLM_FAN6 CLBLM_L_X26Y87/CLBLM_L_CE CLBLM_L_X26Y88/CLBLM_FAN6 CLBLM_L_X26Y88/CLBLM_FAN7 CLBLM_L_X26Y88/CLBLM_L_CE CLBLM_L_X26Y88/CLBLM_M_CE CLBLM_L_X26Y88/CLBLM_NE2A1 INT_L_X24Y86/ER1BEG1 INT_L_X24Y86/LOGIC_OUTS_L8 INT_L_X26Y85/FAN_ALT6 INT_L_X26Y85/FAN_L6 INT_L_X26Y85/SE2END1 INT_L_X26Y87/EE2A1 INT_L_X26Y87/FAN_ALT6 INT_L_X26Y87/FAN_L6 INT_L_X26Y87/SL1END1 INT_L_X26Y88/BYP_ALT4 INT_L_X26Y88/BYP_BOUNCE4 INT_L_X26Y88/FAN_ALT6 INT_L_X26Y88/FAN_ALT7 INT_L_X26Y88/FAN_L6 INT_L_X26Y88/FAN_L7 INT_L_X26Y88/NE2END1 INT_L_X26Y88/SL1BEG1 INT_R_X25Y85/SE2A1 INT_R_X25Y86/ER1END1 INT_R_X25Y86/FAN6 INT_R_X25Y86/FAN_ALT6 INT_R_X25Y86/NR1BEG1 INT_R_X25Y86/SE2BEG1 INT_R_X25Y87/EE2BEG1 INT_R_X25Y87/NE2BEG1 INT_R_X25Y87/NR1END1 INT_R_X25Y88/NE2A1 INT_R_X27Y85/FAN6 INT_R_X27Y85/FAN_ALT6 INT_R_X27Y85/SS2END1 INT_R_X27Y86/SS2A1 INT_R_X27Y87/BYP_ALT4 INT_R_X27Y87/BYP_BOUNCE4 INT_R_X27Y87/EE2END1 INT_R_X27Y87/FAN6 INT_R_X27Y87/FAN7 INT_R_X27Y87/FAN_ALT6 INT_R_X27Y87/FAN_ALT7 INT_R_X27Y87/NR1BEG1 INT_R_X27Y87/SS2BEG1 INT_R_X27Y88/FAN6 INT_R_X27Y88/FAN_ALT6 INT_R_X27Y88/NR1END1 
pips: CLBLL_R_X25Y86/CLBLL_R.CLBLL_FAN6->CLBLL_L_CE CLBLL_R_X27Y85/CLBLL_R.CLBLL_FAN6->CLBLL_L_CE CLBLL_R_X27Y87/CLBLL_R.CLBLL_FAN6->CLBLL_L_CE CLBLL_R_X27Y87/CLBLL_R.CLBLL_FAN7->CLBLL_LL_CE CLBLL_R_X27Y88/CLBLL_R.CLBLL_FAN6->CLBLL_L_CE CLBLM_L_X24Y86/CLBLM_L.CLBLM_L_A->CLBLM_LOGIC_OUTS8 CLBLM_L_X26Y85/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE CLBLM_L_X26Y87/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE CLBLM_L_X26Y88/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE CLBLM_L_X26Y88/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE INT_L_X24Y86/INT_L.LOGIC_OUTS_L8->>ER1BEG1 INT_L_X26Y85/INT_L.FAN_ALT6->>FAN_L6 INT_L_X26Y85/INT_L.SE2END1->>FAN_ALT6 INT_L_X26Y87/INT_L.FAN_ALT6->>FAN_L6 INT_L_X26Y87/INT_L.SL1END1->>FAN_ALT6 INT_L_X26Y88/INT_L.BYP_ALT4->>BYP_BOUNCE4 INT_L_X26Y88/INT_L.BYP_BOUNCE4->>FAN_ALT7 INT_L_X26Y88/INT_L.FAN_ALT6->>FAN_L6 INT_L_X26Y88/INT_L.FAN_ALT7->>FAN_L7 INT_L_X26Y88/INT_L.NE2END1->>BYP_ALT4 INT_L_X26Y88/INT_L.NE2END1->>FAN_ALT6 INT_L_X26Y88/INT_L.NE2END1->>SL1BEG1 INT_R_X25Y86/INT_R.ER1END1->>FAN_ALT6 INT_R_X25Y86/INT_R.ER1END1->>NR1BEG1 INT_R_X25Y86/INT_R.ER1END1->>SE2BEG1 INT_R_X25Y86/INT_R.FAN_ALT6->>FAN6 INT_R_X25Y87/INT_R.NR1END1->>EE2BEG1 INT_R_X25Y87/INT_R.NR1END1->>NE2BEG1 INT_R_X27Y85/INT_R.FAN_ALT6->>FAN6 INT_R_X27Y85/INT_R.SS2END1->>FAN_ALT6 INT_R_X27Y87/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X27Y87/INT_R.BYP_BOUNCE4->>FAN_ALT7 INT_R_X27Y87/INT_R.EE2END1->>BYP_ALT4 INT_R_X27Y87/INT_R.EE2END1->>FAN_ALT6 INT_R_X27Y87/INT_R.EE2END1->>NR1BEG1 INT_R_X27Y87/INT_R.EE2END1->>SS2BEG1 INT_R_X27Y87/INT_R.FAN_ALT6->>FAN6 INT_R_X27Y87/INT_R.FAN_ALT7->>FAN7 INT_R_X27Y88/INT_R.FAN_ALT6->>FAN6 INT_R_X27Y88/INT_R.NR1END1->>FAN_ALT6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 32, 

tpr2[datashft][10]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tpr2[datashft][11]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tpr2[datashft][12]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tpr2[datashft][13]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tpr2[datashft][14]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tpr2[datashft][15]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tpr2[datashft][16]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tpr2[datashft][17]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tpr2[datashft][18]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tpr2[datashft][19]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tpr2[datashft][1]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tpr2[datashft][20]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tpr2[datashft][21]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tpr2[datashft][22]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tpr2[datashft][23]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tpr2[datashft][24]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tpr2[datashft][25]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tpr2[datashft][26]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tpr2[datashft][27]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tpr2[datashft][28]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tpr2[datashft][29]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tpr2[datashft][2]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tpr2[datashft][30]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tpr2[datashft][31]_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tpr2[datashft][3]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tpr2[datashft][4]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tpr2[datashft][5]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tpr2[datashft][6]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tpr2[datashft][7]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tpr2[datashft][8]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tpr2[datashft][9]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tap0/ac7v.u0/CAPTURE - 
wires: CFG_CENTER_MID_X46Y84/CFG_CENTER_BSCAN1_CAPTURE CFG_CENTER_MID_X46Y84/CFG_CENTER_LOGIC_OUTS_B22_2 CLBLL_R_X19Y80/CLBLL_IMUX0 CLBLL_R_X19Y80/CLBLL_L_A3 CLBLL_R_X19Y80/CLBLL_NE2A0 CLBLM_L_X20Y80/CLBLM_NE2A0 CLBLM_L_X20Y81/CLBLM_IMUX1 CLBLM_L_X20Y81/CLBLM_M_A3 HCLK_L_X49Y78/HCLK_NN6B0 INT_INTERFACE_L_X18Y72/INT_INTERFACE_LOGIC_OUTS_L22 INT_INTERFACE_L_X18Y72/INT_INTERFACE_LOGIC_OUTS_L_B22 INT_L_X18Y72/LOGIC_OUTS_L22 INT_L_X18Y72/NN6BEG0 INT_L_X18Y73/NN6A0 INT_L_X18Y74/NN6B0 INT_L_X18Y75/NN6C0 INT_L_X18Y76/NN6D0 INT_L_X18Y77/NN6E0 INT_L_X18Y77/NN6END_S1_0 INT_L_X18Y78/NE2BEG0 INT_L_X18Y78/NN6END0 INT_L_X18Y79/NE2A0 INT_L_X20Y79/NE2END_S3_0 INT_L_X20Y80/NE2END0 INT_L_X20Y80/NR1BEG0 INT_L_X20Y81/IMUX_L1 INT_L_X20Y81/NR1END0 INT_R_X19Y78/NE2END_S3_0 INT_R_X19Y79/NE2BEG0 INT_R_X19Y79/NE2END0 INT_R_X19Y79/NR1BEG0 INT_R_X19Y80/IMUX0 INT_R_X19Y80/NE2A0 INT_R_X19Y80/NR1END0 VFRAME_X47Y75/VFRAME_LOGIC_OUTS_B22 
pips: CFG_CENTER_MID_X46Y84/CFG_CENTER_MID.CFG_CENTER_BSCAN1_CAPTURE->CFG_CENTER_LOGIC_OUTS_B22_2 CLBLL_R_X19Y80/CLBLL_R.CLBLL_IMUX0->CLBLL_L_A3 CLBLM_L_X20Y81/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 INT_INTERFACE_L_X18Y72/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B22->>INT_INTERFACE_LOGIC_OUTS_L22 INT_L_X18Y72/INT_L.LOGIC_OUTS_L22->>NN6BEG0 INT_L_X18Y78/INT_L.NN6END0->>NE2BEG0 INT_L_X20Y80/INT_L.NE2END0->>NR1BEG0 INT_L_X20Y81/INT_L.NR1END0->>IMUX_L1 INT_R_X19Y79/INT_R.NE2END0->>NE2BEG0 INT_R_X19Y79/INT_R.NE2END0->>NR1BEG0 INT_R_X19Y80/INT_R.NR1END0->>IMUX0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

tap0/ac7v.u0/RESET - 
wires: CFG_CENTER_MID_X46Y84/CFG_CENTER_BSCAN1_RESET CFG_CENTER_MID_X46Y84/CFG_CENTER_LOGIC_OUTS_B18_2 CLBLL_R_X19Y72/CLBLL_EE2A0 CLBLL_R_X21Y84/CLBLL_EE2A0 CLBLM_L_X20Y72/CLBLM_EE2A0 CLBLM_L_X22Y84/CLBLM_EE2A0 CLBLM_L_X22Y84/CLBLM_IMUX33 CLBLM_L_X22Y84/CLBLM_IMUX9 CLBLM_L_X22Y84/CLBLM_L_A5 CLBLM_L_X22Y84/CLBLM_L_C1 HCLK_L_X53Y78/HCLK_NN6B0 INT_INTERFACE_L_X18Y72/INT_INTERFACE_LOGIC_OUTS_L18 INT_INTERFACE_L_X18Y72/INT_INTERFACE_LOGIC_OUTS_L_B18 INT_L_X18Y72/EE2BEG0 INT_L_X18Y72/LOGIC_OUTS_L18 INT_L_X20Y72/EE2END0 INT_L_X20Y72/NN6BEG0 INT_L_X20Y73/NN6A0 INT_L_X20Y74/NN6B0 INT_L_X20Y75/NN6C0 INT_L_X20Y76/NN6D0 INT_L_X20Y77/NN6E0 INT_L_X20Y77/NN6END_S1_0 INT_L_X20Y78/NN6BEG0 INT_L_X20Y78/NN6END0 INT_L_X20Y79/NN6A0 INT_L_X20Y80/NN6B0 INT_L_X20Y81/NN6C0 INT_L_X20Y82/NN6D0 INT_L_X20Y83/NN6E0 INT_L_X20Y83/NN6END_S1_0 INT_L_X20Y84/EE2BEG0 INT_L_X20Y84/NN6END0 INT_L_X22Y84/EE2END0 INT_L_X22Y84/IMUX_L33 INT_L_X22Y84/IMUX_L9 INT_R_X19Y72/EE2A0 INT_R_X21Y84/EE2A0 VFRAME_X47Y75/VFRAME_LOGIC_OUTS_B18 
pips: CFG_CENTER_MID_X46Y84/CFG_CENTER_MID.CFG_CENTER_BSCAN1_RESET->CFG_CENTER_LOGIC_OUTS_B18_2 CLBLM_L_X22Y84/CLBLM_L.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_L_X22Y84/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 INT_INTERFACE_L_X18Y72/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B18->>INT_INTERFACE_LOGIC_OUTS_L18 INT_L_X18Y72/INT_L.LOGIC_OUTS_L18->>EE2BEG0 INT_L_X20Y72/INT_L.EE2END0->>NN6BEG0 INT_L_X20Y78/INT_L.NN6END0->>NN6BEG0 INT_L_X20Y84/INT_L.NN6END0->>EE2BEG0 INT_L_X22Y84/INT_L.EE2END0->>IMUX_L33 INT_L_X22Y84/INT_L.EE2END0->>IMUX_L9 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

tap0/ac7v.u0/SHIFT - 
wires: CFG_CENTER_MID_X46Y84/CFG_CENTER_BSCAN1_SHIFT CFG_CENTER_MID_X46Y84/CFG_CENTER_LOGIC_OUTS_B16_3 CLBLL_R_X19Y73/CLBLL_EE2A2 CLBLL_R_X21Y85/CLBLL_NE4C2 CLBLL_R_X23Y83/CLBLL_SE2A3 CLBLL_R_X23Y84/CLBLL_EE2BEG3 CLBLL_R_X23Y84/CLBLL_IMUX23 CLBLL_R_X23Y84/CLBLL_L_C3 CLBLL_R_X23Y85/CLBLL_EE2BEG3 CLBLL_R_X25Y84/CLBLL_IMUX1 CLBLL_R_X25Y84/CLBLL_IMUX18 CLBLL_R_X25Y84/CLBLL_IMUX31 CLBLL_R_X25Y84/CLBLL_LL_A3 CLBLL_R_X25Y84/CLBLL_LL_B2 CLBLL_R_X25Y84/CLBLL_LL_C5 CLBLL_R_X25Y85/CLBLL_IMUX13 CLBLL_R_X25Y85/CLBLL_IMUX30 CLBLL_R_X25Y85/CLBLL_IMUX39 CLBLL_R_X25Y85/CLBLL_IMUX6 CLBLL_R_X25Y85/CLBLL_L_A1 CLBLL_R_X25Y85/CLBLL_L_B6 CLBLL_R_X25Y85/CLBLL_L_C5 CLBLL_R_X25Y85/CLBLL_L_D3 CLBLL_R_X25Y86/CLBLL_IMUX11 CLBLL_R_X25Y86/CLBLL_LL_A4 CLBLL_R_X25Y88/CLBLL_IMUX17 CLBLL_R_X25Y88/CLBLL_LL_B3 CLBLM_L_X20Y73/CLBLM_EE2A2 CLBLM_L_X20Y81/CLBLM_IMUX4 CLBLM_L_X20Y81/CLBLM_M_A6 CLBLM_L_X22Y84/CLBLM_IMUX36 CLBLM_L_X22Y84/CLBLM_L_D2 CLBLM_L_X22Y85/CLBLM_NE4C2 CLBLM_L_X24Y83/CLBLM_IMUX23 CLBLM_L_X24Y83/CLBLM_IMUX46 CLBLM_L_X24Y83/CLBLM_L_C3 CLBLM_L_X24Y83/CLBLM_L_D5 CLBLM_L_X24Y83/CLBLM_SE2A3 CLBLM_L_X24Y84/CLBLM_EE2BEG3 CLBLM_L_X24Y84/CLBLM_IMUX47 CLBLM_L_X24Y84/CLBLM_M_D5 CLBLM_L_X24Y85/CLBLM_EE2BEG3 CLBLM_L_X24Y86/CLBLM_IMUX9 CLBLM_L_X24Y86/CLBLM_L_A5 HCLK_L_X53Y78/HCLK_NN6A2 INT_INTERFACE_L_X18Y73/INT_INTERFACE_LOGIC_OUTS_L16 INT_INTERFACE_L_X18Y73/INT_INTERFACE_LOGIC_OUTS_L_B16 INT_L_X18Y73/EE2BEG2 INT_L_X18Y73/LOGIC_OUTS_L16 INT_L_X20Y73/EE2END2 INT_L_X20Y73/NN6BEG2 INT_L_X20Y74/NN6A2 INT_L_X20Y75/NN6B2 INT_L_X20Y76/NN6C2 INT_L_X20Y77/NN6D2 INT_L_X20Y78/NN6E2 INT_L_X20Y79/NN2BEG2 INT_L_X20Y79/NN6END2 INT_L_X20Y80/NN2A2 INT_L_X20Y81/IMUX_L4 INT_L_X20Y81/NE6BEG2 INT_L_X20Y81/NN2END2 INT_L_X22Y84/ER1BEG3 INT_L_X22Y84/IMUX_L36 INT_L_X22Y84/SL1END2 INT_L_X22Y85/NE6END2 INT_L_X22Y85/SL1BEG2 INT_L_X24Y83/ER1BEG_S0 INT_L_X24Y83/IMUX_L23 INT_L_X24Y83/IMUX_L46 INT_L_X24Y83/SE2END3 INT_L_X24Y84/EE2A3 INT_L_X24Y84/ER1BEG0 INT_L_X24Y84/IMUX_L47 INT_L_X24Y84/WR1END_S1_0 INT_L_X24Y85/EE2A3 INT_L_X24Y85/NN2BEG0 INT_L_X24Y85/WR1END0 INT_L_X24Y86/IMUX_L9 INT_L_X24Y86/NN2A0 INT_L_X24Y86/NN2END_S2_0 INT_L_X24Y86/SR1BEG_S0 INT_L_X24Y87/NE2BEG0 INT_L_X24Y87/NN2END0 INT_L_X24Y88/NE2A0 INT_R_X19Y73/EE2A2 INT_R_X21Y81/NE6A2 INT_R_X21Y82/NE6B2 INT_R_X21Y83/NE6C2 INT_R_X21Y84/NE6D2 INT_R_X21Y85/NE6E2 INT_R_X23Y83/SE2A3 INT_R_X23Y84/EE2BEG3 INT_R_X23Y84/ER1END3 INT_R_X23Y84/IMUX23 INT_R_X23Y84/NR1BEG3 INT_R_X23Y84/SE2BEG3 INT_R_X23Y85/EE2BEG3 INT_R_X23Y85/ER1END_N3_3 INT_R_X23Y85/NR1END3 INT_R_X25Y84/EE2END3 INT_R_X25Y84/ER1END0 INT_R_X25Y84/IMUX1 INT_R_X25Y84/IMUX18 INT_R_X25Y84/IMUX31 INT_R_X25Y84/WR1BEG_S0 INT_R_X25Y85/BYP_ALT7 INT_R_X25Y85/BYP_BOUNCE7 INT_R_X25Y85/EE2END3 INT_R_X25Y85/FAN_ALT3 INT_R_X25Y85/FAN_BOUNCE3 INT_R_X25Y85/IMUX13 INT_R_X25Y85/IMUX30 INT_R_X25Y85/IMUX39 INT_R_X25Y85/IMUX6 INT_R_X25Y85/WR1BEG0 INT_R_X25Y86/BYP_BOUNCE_N3_7 INT_R_X25Y86/IMUX11 INT_R_X25Y87/NE2END_S3_0 INT_R_X25Y88/IMUX17 INT_R_X25Y88/NE2END0 VBRK_X60Y87/VBRK_SE2A3 VBRK_X60Y88/VBRK_EE2BEG3 VBRK_X60Y89/VBRK_EE2BEG3 VFRAME_X47Y76/VFRAME_LOGIC_OUTS_B16 
pips: CFG_CENTER_MID_X46Y84/CFG_CENTER_MID.CFG_CENTER_BSCAN1_SHIFT->CFG_CENTER_LOGIC_OUTS_B16_3 CLBLL_R_X23Y84/CLBLL_R.CLBLL_IMUX23->CLBLL_L_C3 CLBLL_R_X25Y84/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_R_X25Y84/CLBLL_R.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_R_X25Y84/CLBLL_R.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_R_X25Y85/CLBLL_R.CLBLL_IMUX13->CLBLL_L_B6 CLBLL_R_X25Y85/CLBLL_R.CLBLL_IMUX30->CLBLL_L_C5 CLBLL_R_X25Y85/CLBLL_R.CLBLL_IMUX39->CLBLL_L_D3 CLBLL_R_X25Y85/CLBLL_R.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_R_X25Y86/CLBLL_R.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_R_X25Y88/CLBLL_R.CLBLL_IMUX17->CLBLL_LL_B3 CLBLM_L_X20Y81/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_L_X22Y84/CLBLM_L.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_L_X24Y83/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_L_X24Y83/CLBLM_L.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_L_X24Y84/CLBLM_L.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_L_X24Y86/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 INT_INTERFACE_L_X18Y73/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B16->>INT_INTERFACE_LOGIC_OUTS_L16 INT_L_X18Y73/INT_L.LOGIC_OUTS_L16->>EE2BEG2 INT_L_X20Y73/INT_L.EE2END2->>NN6BEG2 INT_L_X20Y79/INT_L.NN6END2->>NN2BEG2 INT_L_X20Y81/INT_L.NN2END2->>IMUX_L4 INT_L_X20Y81/INT_L.NN2END2->>NE6BEG2 INT_L_X22Y84/INT_L.SL1END2->>ER1BEG3 INT_L_X22Y84/INT_L.SL1END2->>IMUX_L36 INT_L_X22Y85/INT_L.NE6END2->>SL1BEG2 INT_L_X24Y83/INT_L.SE2END3->>ER1BEG_S0 INT_L_X24Y83/INT_L.SE2END3->>IMUX_L23 INT_L_X24Y83/INT_L.SE2END3->>IMUX_L46 INT_L_X24Y84/INT_L.WR1END_S1_0->>IMUX_L47 INT_L_X24Y85/INT_L.WR1END0->>NN2BEG0 INT_L_X24Y86/INT_L.NN2END_S2_0->>SR1BEG_S0 INT_L_X24Y86/INT_L.SR1BEG_S0->>IMUX_L9 INT_L_X24Y87/INT_L.NN2END0->>NE2BEG0 INT_R_X23Y84/INT_R.ER1END3->>EE2BEG3 INT_R_X23Y84/INT_R.ER1END3->>IMUX23 INT_R_X23Y84/INT_R.ER1END3->>NR1BEG3 INT_R_X23Y84/INT_R.ER1END3->>SE2BEG3 INT_R_X23Y85/INT_R.NR1END3->>EE2BEG3 INT_R_X25Y84/INT_R.EE2END3->>IMUX31 INT_R_X25Y84/INT_R.EE2END3->>WR1BEG_S0 INT_R_X25Y84/INT_R.ER1END0->>IMUX1 INT_R_X25Y84/INT_R.ER1END0->>IMUX18 INT_R_X25Y85/INT_R.BYP_ALT7->>BYP_BOUNCE7 INT_R_X25Y85/INT_R.EE2END3->>BYP_ALT7 INT_R_X25Y85/INT_R.EE2END3->>FAN_ALT3 INT_R_X25Y85/INT_R.EE2END3->>IMUX30 INT_R_X25Y85/INT_R.EE2END3->>IMUX39 INT_R_X25Y85/INT_R.EE2END3->>IMUX6 INT_R_X25Y85/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X25Y85/INT_R.FAN_BOUNCE3->>IMUX13 INT_R_X25Y86/INT_R.BYP_BOUNCE_N3_7->>IMUX11 INT_R_X25Y88/INT_R.NE2END0->>IMUX17 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 17, 

tap0/ac7v.u0/UPDATE - 
wires: CFG_CENTER_MID_X46Y84/CFG_CENTER_BSCAN1_UPDATE CFG_CENTER_MID_X46Y84/CFG_CENTER_LOGIC_OUTS_B16_2 CLBLL_R_X19Y72/CLBLL_EE4A2 CLBLL_R_X21Y72/CLBLL_EE4C2 CLBLL_R_X23Y76/CLBLL_NE4C2 CLBLM_L_X20Y72/CLBLM_EE4A2 CLBLM_L_X22Y72/CLBLM_EE4C2 CLBLM_L_X24Y76/CLBLM_NE4C2 CLBLM_L_X24Y83/CLBLM_IMUX10 CLBLM_L_X24Y83/CLBLM_L_A4 HCLK_R_X58Y78/HCLK_NE6C2 INT_INTERFACE_L_X18Y72/INT_INTERFACE_LOGIC_OUTS_L16 INT_INTERFACE_L_X18Y72/INT_INTERFACE_LOGIC_OUTS_L_B16 INT_L_X18Y72/EE4BEG2 INT_L_X18Y72/LOGIC_OUTS_L16 INT_L_X20Y72/EE4B2 INT_L_X22Y72/EE4END2 INT_L_X22Y72/NE6BEG2 INT_L_X24Y76/NE6END2 INT_L_X24Y76/NN6BEG2 INT_L_X24Y77/NN6A2 INT_L_X24Y78/NN6B2 INT_L_X24Y79/NN6C2 INT_L_X24Y80/NN6D2 INT_L_X24Y81/NN6E2 INT_L_X24Y82/NL1BEG1 INT_L_X24Y82/NN6END2 INT_L_X24Y83/IMUX_L10 INT_L_X24Y83/NL1END1 INT_R_X19Y72/EE4A2 INT_R_X21Y72/EE4C2 INT_R_X23Y72/NE6A2 INT_R_X23Y73/NE6B2 INT_R_X23Y74/NE6C2 INT_R_X23Y75/NE6D2 INT_R_X23Y76/NE6E2 VBRK_X60Y80/VBRK_NE4C2 VFRAME_X47Y75/VFRAME_LOGIC_OUTS_B16 
pips: CFG_CENTER_MID_X46Y84/CFG_CENTER_MID.CFG_CENTER_BSCAN1_UPDATE->CFG_CENTER_LOGIC_OUTS_B16_2 CLBLM_L_X24Y83/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 INT_INTERFACE_L_X18Y72/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B16->>INT_INTERFACE_LOGIC_OUTS_L16 INT_L_X18Y72/INT_L.LOGIC_OUTS_L16->>EE4BEG2 INT_L_X22Y72/INT_L.EE4END2->>NE6BEG2 INT_L_X24Y76/INT_L.NE6END2->>NN6BEG2 INT_L_X24Y82/INT_L.NN6END2->>NL1BEG1 INT_L_X24Y83/INT_L.NL1END1->>IMUX_L10 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ltapi[tdo] - 
wires: CFG_CENTER_MID_X46Y84/CFG_CENTER_BSCAN1_TDO CFG_CENTER_MID_X46Y84/CFG_CENTER_BSCAN2_TDO CFG_CENTER_MID_X46Y84/CFG_CENTER_IMUX33_3 CFG_CENTER_MID_X46Y84/CFG_CENTER_IMUX34_3 CLBLL_R_X19Y74/CLBLL_WW4C0 CLBLL_R_X21Y74/CLBLL_WW4A0 CLBLL_R_X23Y77/CLBLL_SW4A3 CLBLM_L_X20Y74/CLBLM_WW4C0 CLBLM_L_X22Y74/CLBLM_WW4A0 CLBLM_L_X24Y77/CLBLM_SW4A3 CLBLM_L_X24Y83/CLBLM_LOGIC_OUTS21 CLBLM_L_X24Y83/CLBLM_M_BMUX HCLK_R_X58Y78/HCLK_SW6D3 INT_INTERFACE_L_X18Y73/INT_INTERFACE_IMUX33 INT_INTERFACE_L_X18Y73/INT_INTERFACE_IMUX34 INT_L_X18Y73/IMUX_L33 INT_L_X18Y73/IMUX_L34 INT_L_X18Y73/SR1BEG_S0 INT_L_X18Y73/WW4END_S0_0 INT_L_X18Y74/WW4END0 INT_L_X20Y74/WW4B0 INT_L_X22Y73/SW6END3 INT_L_X22Y74/SW6END_N0_3 INT_L_X22Y74/WW4BEG0 INT_L_X24Y77/SS6END3 INT_L_X24Y77/SW6BEG3 INT_L_X24Y78/SS6E3 INT_L_X24Y78/SS6END_N0_3 INT_L_X24Y79/SS6D3 INT_L_X24Y80/SS6C3 INT_L_X24Y81/SS6B3 INT_L_X24Y82/SS6A3 INT_L_X24Y83/LOGIC_OUTS_L21 INT_L_X24Y83/SS6BEG3 INT_R_X19Y74/WW4C0 INT_R_X21Y74/WW4A0 INT_R_X23Y73/SW6E3 INT_R_X23Y74/SW6D3 INT_R_X23Y75/SW6C3 INT_R_X23Y76/SW6B3 INT_R_X23Y77/SW6A3 VBRK_X60Y81/VBRK_SW4A3 VFRAME_X47Y76/VFRAME_IMUX33 VFRAME_X47Y76/VFRAME_IMUX34 
pips: CFG_CENTER_MID_X46Y84/CFG_CENTER_MID.CFG_CENTER_IMUX33_3->CFG_CENTER_BSCAN1_TDO CFG_CENTER_MID_X46Y84/CFG_CENTER_MID.CFG_CENTER_IMUX34_3->CFG_CENTER_BSCAN2_TDO CLBLM_L_X24Y83/CLBLM_L.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_L_X18Y73/INT_L.SR1BEG_S0->>IMUX_L33 INT_L_X18Y73/INT_L.SR1BEG_S0->>IMUX_L34 INT_L_X18Y73/INT_L.WW4END_S0_0->>SR1BEG_S0 INT_L_X22Y74/INT_L.SW6END_N0_3->>WW4BEG0 INT_L_X24Y77/INT_L.SS6END3->>SW6BEG3 INT_L_X24Y83/INT_L.LOGIC_OUTS_L21->>SS6BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

tap0/ac7v.u0/capt2 - 
wires: CFG_CENTER_MID_X46Y84/CFG_CENTER_BSCAN2_CAPTURE CFG_CENTER_MID_X46Y84/CFG_CENTER_LOGIC_OUTS_B23_2 CLBLL_R_X19Y80/CLBLL_IMUX9 CLBLL_R_X19Y80/CLBLL_L_A5 CLBLL_R_X19Y81/CLBLL_NE2A0 CLBLM_L_X20Y81/CLBLM_IMUX8 CLBLM_L_X20Y81/CLBLM_M_A5 CLBLM_L_X20Y81/CLBLM_NE2A0 HCLK_L_X49Y78/HCLK_NN6B1 INT_INTERFACE_L_X18Y72/INT_INTERFACE_LOGIC_OUTS_L23 INT_INTERFACE_L_X18Y72/INT_INTERFACE_LOGIC_OUTS_L_B23 INT_L_X18Y72/LOGIC_OUTS_L23 INT_L_X18Y72/NN6BEG1 INT_L_X18Y73/NN6A1 INT_L_X18Y74/NN6B1 INT_L_X18Y75/NN6C1 INT_L_X18Y76/NN6D1 INT_L_X18Y77/NN6E1 INT_L_X18Y78/NL1BEG0 INT_L_X18Y78/NL1END_S3_0 INT_L_X18Y78/NN6END1 INT_L_X18Y79/NE2BEG0 INT_L_X18Y79/NL1END0 INT_L_X18Y80/NE2A0 INT_L_X20Y80/NE2END_S3_0 INT_L_X20Y81/IMUX_L8 INT_L_X20Y81/NE2END0 INT_R_X19Y79/NE2END_S3_0 INT_R_X19Y80/IMUX9 INT_R_X19Y80/NE2BEG0 INT_R_X19Y80/NE2END0 INT_R_X19Y81/NE2A0 VFRAME_X47Y75/VFRAME_LOGIC_OUTS_B23 
pips: CFG_CENTER_MID_X46Y84/CFG_CENTER_MID.CFG_CENTER_BSCAN2_CAPTURE->CFG_CENTER_LOGIC_OUTS_B23_2 CLBLL_R_X19Y80/CLBLL_R.CLBLL_IMUX9->CLBLL_L_A5 CLBLM_L_X20Y81/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 INT_INTERFACE_L_X18Y72/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B23->>INT_INTERFACE_LOGIC_OUTS_L23 INT_L_X18Y72/INT_L.LOGIC_OUTS_L23->>NN6BEG1 INT_L_X18Y78/INT_L.NN6END1->>NL1BEG0 INT_L_X18Y79/INT_L.NL1END0->>NE2BEG0 INT_L_X20Y81/INT_L.NE2END0->>IMUX_L8 INT_R_X19Y80/INT_R.NE2END0->>IMUX9 INT_R_X19Y80/INT_R.NE2END0->>NE2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

tap0/ac7v.u0/rst2 - 
wires: CFG_CENTER_MID_X46Y84/CFG_CENTER_BSCAN2_RESET CFG_CENTER_MID_X46Y84/CFG_CENTER_LOGIC_OUTS_B19_2 CLBLL_R_X19Y72/CLBLL_EE2A1 CLBLL_R_X21Y84/CLBLL_EE2A1 CLBLM_L_X20Y72/CLBLM_EE2A1 CLBLM_L_X22Y84/CLBLM_EE2A1 CLBLM_L_X22Y84/CLBLM_IMUX10 CLBLM_L_X22Y84/CLBLM_IMUX34 CLBLM_L_X22Y84/CLBLM_L_A4 CLBLM_L_X22Y84/CLBLM_L_C6 HCLK_L_X53Y78/HCLK_NN6B1 INT_INTERFACE_L_X18Y72/INT_INTERFACE_LOGIC_OUTS_L19 INT_INTERFACE_L_X18Y72/INT_INTERFACE_LOGIC_OUTS_L_B19 INT_L_X18Y72/EE2BEG1 INT_L_X18Y72/LOGIC_OUTS_L19 INT_L_X20Y72/EE2END1 INT_L_X20Y72/NN6BEG1 INT_L_X20Y73/NN6A1 INT_L_X20Y74/NN6B1 INT_L_X20Y75/NN6C1 INT_L_X20Y76/NN6D1 INT_L_X20Y77/NN6E1 INT_L_X20Y78/NN6BEG1 INT_L_X20Y78/NN6END1 INT_L_X20Y79/NN6A1 INT_L_X20Y80/NN6B1 INT_L_X20Y81/NN6C1 INT_L_X20Y82/NN6D1 INT_L_X20Y83/NN6E1 INT_L_X20Y84/EE2BEG1 INT_L_X20Y84/NN6END1 INT_L_X22Y84/EE2END1 INT_L_X22Y84/IMUX_L10 INT_L_X22Y84/IMUX_L34 INT_R_X19Y72/EE2A1 INT_R_X21Y84/EE2A1 VFRAME_X47Y75/VFRAME_LOGIC_OUTS_B19 
pips: CFG_CENTER_MID_X46Y84/CFG_CENTER_MID.CFG_CENTER_BSCAN2_RESET->CFG_CENTER_LOGIC_OUTS_B19_2 CLBLM_L_X22Y84/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X22Y84/CLBLM_L.CLBLM_IMUX34->CLBLM_L_C6 INT_INTERFACE_L_X18Y72/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B19->>INT_INTERFACE_LOGIC_OUTS_L19 INT_L_X18Y72/INT_L.LOGIC_OUTS_L19->>EE2BEG1 INT_L_X20Y72/INT_L.EE2END1->>NN6BEG1 INT_L_X20Y78/INT_L.NN6END1->>NN6BEG1 INT_L_X20Y84/INT_L.NN6END1->>EE2BEG1 INT_L_X22Y84/INT_L.EE2END1->>IMUX_L10 INT_L_X22Y84/INT_L.EE2END1->>IMUX_L34 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

ltapo[dsel] - 
wires: CFG_CENTER_MID_X46Y84/CFG_CENTER_BSCAN2_SEL CFG_CENTER_MID_X46Y84/CFG_CENTER_LOGIC_OUTS_B15_2 CLBLL_R_X19Y72/CLBLL_EE4A3 CLBLL_R_X21Y72/CLBLL_EE4C3 CLBLL_R_X23Y76/CLBLL_NE4C3 CLBLM_L_X20Y72/CLBLM_EE4A3 CLBLM_L_X22Y72/CLBLM_EE4C3 CLBLM_L_X24Y76/CLBLM_NE4C3 CLBLM_L_X24Y83/CLBLM_IMUX15 CLBLM_L_X24Y83/CLBLM_IMUX30 CLBLM_L_X24Y83/CLBLM_IMUX39 CLBLM_L_X24Y83/CLBLM_L_C5 CLBLM_L_X24Y83/CLBLM_L_D3 CLBLM_L_X24Y83/CLBLM_M_B1 CLBLM_L_X24Y84/CLBLM_IMUX21 CLBLM_L_X24Y84/CLBLM_L_C4 CLBLM_L_X24Y85/CLBLM_IMUX23 CLBLM_L_X24Y85/CLBLM_L_C3 CLBLM_L_X24Y86/CLBLM_IMUX6 CLBLM_L_X24Y86/CLBLM_L_A1 HCLK_R_X58Y78/HCLK_NE6C3 INT_INTERFACE_L_X18Y72/INT_INTERFACE_LOGIC_OUTS_L15 INT_INTERFACE_L_X18Y72/INT_INTERFACE_LOGIC_OUTS_L_B15 INT_L_X18Y72/EE4BEG3 INT_L_X18Y72/LOGIC_OUTS_L15 INT_L_X20Y72/EE4B3 INT_L_X22Y72/EE4END3 INT_L_X22Y72/NE6BEG3 INT_L_X24Y76/NE6END3 INT_L_X24Y76/NN6BEG3 INT_L_X24Y77/NN6A3 INT_L_X24Y78/NN6B3 INT_L_X24Y79/NN6C3 INT_L_X24Y80/NN6D3 INT_L_X24Y81/NN6E3 INT_L_X24Y82/NE2BEG3 INT_L_X24Y82/NN6END3 INT_L_X24Y82/NR1BEG3 INT_L_X24Y83/IMUX_L15 INT_L_X24Y83/IMUX_L30 INT_L_X24Y83/IMUX_L39 INT_L_X24Y83/NE2A3 INT_L_X24Y83/NN2BEG3 INT_L_X24Y83/NR1END3 INT_L_X24Y84/IMUX_L21 INT_L_X24Y84/NN2A3 INT_L_X24Y84/NW2END3 INT_L_X24Y85/IMUX_L23 INT_L_X24Y85/NN2END3 INT_L_X24Y85/NR1BEG3 INT_L_X24Y86/IMUX_L6 INT_L_X24Y86/NR1END3 INT_R_X19Y72/EE4A3 INT_R_X21Y72/EE4C3 INT_R_X23Y72/NE6A3 INT_R_X23Y73/NE6B3 INT_R_X23Y74/NE6C3 INT_R_X23Y75/NE6D3 INT_R_X23Y76/NE6E3 INT_R_X25Y83/NE2END3 INT_R_X25Y83/NW2BEG3 INT_R_X25Y84/NW2A3 VBRK_X60Y80/VBRK_NE4C3 VFRAME_X47Y75/VFRAME_LOGIC_OUTS_B15 
pips: CFG_CENTER_MID_X46Y84/CFG_CENTER_MID.CFG_CENTER_BSCAN2_SEL->CFG_CENTER_LOGIC_OUTS_B15_2 CLBLM_L_X24Y83/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X24Y83/CLBLM_L.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_L_X24Y83/CLBLM_L.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_L_X24Y84/CLBLM_L.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_L_X24Y85/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_L_X24Y86/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 INT_INTERFACE_L_X18Y72/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B15->>INT_INTERFACE_LOGIC_OUTS_L15 INT_L_X18Y72/INT_L.LOGIC_OUTS_L15->>EE4BEG3 INT_L_X22Y72/INT_L.EE4END3->>NE6BEG3 INT_L_X24Y76/INT_L.NE6END3->>NN6BEG3 INT_L_X24Y82/INT_L.NN6END3->>NE2BEG3 INT_L_X24Y82/INT_L.NN6END3->>NR1BEG3 INT_L_X24Y83/INT_L.NR1END3->>IMUX_L15 INT_L_X24Y83/INT_L.NR1END3->>IMUX_L30 INT_L_X24Y83/INT_L.NR1END3->>IMUX_L39 INT_L_X24Y83/INT_L.NR1END3->>NN2BEG3 INT_L_X24Y84/INT_L.NW2END3->>IMUX_L21 INT_L_X24Y85/INT_L.NN2END3->>IMUX_L23 INT_L_X24Y85/INT_L.NN2END3->>NR1BEG3 INT_L_X24Y86/INT_L.NR1END3->>IMUX_L6 INT_R_X25Y83/INT_R.NE2END3->>NW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 9, 

tap0/ac7v.u0/shift2 - 
wires: CFG_CENTER_MID_X46Y84/CFG_CENTER_BSCAN2_SHIFT CFG_CENTER_MID_X46Y84/CFG_CENTER_LOGIC_OUTS_B17_3 CLBLL_R_X19Y73/CLBLL_EE2A3 CLBLL_R_X21Y77/CLBLL_NE4C3 CLBLL_R_X23Y83/CLBLL_EL1BEG1 CLBLL_R_X23Y84/CLBLL_IMUX20 CLBLL_R_X23Y84/CLBLL_L_C2 CLBLL_R_X23Y84/CLBLL_NE2A2 CLBLM_L_X20Y73/CLBLM_EE2A3 CLBLM_L_X22Y77/CLBLM_NE4C3 CLBLM_L_X22Y84/CLBLM_IMUX39 CLBLM_L_X22Y84/CLBLM_L_D3 CLBLM_L_X24Y83/CLBLM_EL1BEG1 CLBLM_L_X24Y83/CLBLM_IMUX33 CLBLM_L_X24Y83/CLBLM_IMUX41 CLBLM_L_X24Y83/CLBLM_L_C1 CLBLM_L_X24Y83/CLBLM_L_D1 CLBLM_L_X24Y84/CLBLM_IMUX44 CLBLM_L_X24Y84/CLBLM_M_D4 CLBLM_L_X24Y84/CLBLM_NE2A2 CLBLM_L_X24Y86/CLBLM_IMUX5 CLBLM_L_X24Y86/CLBLM_L_A6 HCLK_R_X54Y78/HCLK_NE6B3 INT_INTERFACE_L_X18Y73/INT_INTERFACE_LOGIC_OUTS_L17 INT_INTERFACE_L_X18Y73/INT_INTERFACE_LOGIC_OUTS_L_B17 INT_L_X18Y73/EE2BEG3 INT_L_X18Y73/LOGIC_OUTS_L17 INT_L_X20Y73/EE2END3 INT_L_X20Y73/NE6BEG3 INT_L_X22Y77/NE6END3 INT_L_X22Y77/NN6BEG3 INT_L_X22Y78/NN6A3 INT_L_X22Y79/NN6B3 INT_L_X22Y80/NN6C3 INT_L_X22Y81/NN6D3 INT_L_X22Y82/NN6E3 INT_L_X22Y83/EL1BEG2 INT_L_X22Y83/NN6END3 INT_L_X22Y83/NR1BEG3 INT_L_X22Y84/IMUX_L39 INT_L_X22Y84/NR1END3 INT_L_X24Y83/EL1END1 INT_L_X24Y83/IMUX_L33 INT_L_X24Y83/IMUX_L41 INT_L_X24Y84/IMUX_L44 INT_L_X24Y84/NE2END2 INT_L_X24Y84/NN2BEG2 INT_L_X24Y85/NN2A2 INT_L_X24Y86/IMUX_L5 INT_L_X24Y86/NN2END2 INT_R_X19Y73/EE2A3 INT_R_X21Y73/NE6A3 INT_R_X21Y74/NE6B3 INT_R_X21Y75/NE6C3 INT_R_X21Y76/NE6D3 INT_R_X21Y77/NE6E3 INT_R_X23Y83/EL1BEG1 INT_R_X23Y83/EL1END2 INT_R_X23Y83/NE2BEG2 INT_R_X23Y83/NR1BEG2 INT_R_X23Y84/IMUX20 INT_R_X23Y84/NE2A2 INT_R_X23Y84/NR1END2 VBRK_X60Y87/VBRK_EL1BEG1 VBRK_X60Y88/VBRK_NE2A2 VFRAME_X47Y76/VFRAME_LOGIC_OUTS_B17 
pips: CFG_CENTER_MID_X46Y84/CFG_CENTER_MID.CFG_CENTER_BSCAN2_SHIFT->CFG_CENTER_LOGIC_OUTS_B17_3 CLBLL_R_X23Y84/CLBLL_R.CLBLL_IMUX20->CLBLL_L_C2 CLBLM_L_X22Y84/CLBLM_L.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_L_X24Y83/CLBLM_L.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_L_X24Y83/CLBLM_L.CLBLM_IMUX41->CLBLM_L_D1 CLBLM_L_X24Y84/CLBLM_L.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_L_X24Y86/CLBLM_L.CLBLM_IMUX5->CLBLM_L_A6 INT_INTERFACE_L_X18Y73/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B17->>INT_INTERFACE_LOGIC_OUTS_L17 INT_L_X18Y73/INT_L.LOGIC_OUTS_L17->>EE2BEG3 INT_L_X20Y73/INT_L.EE2END3->>NE6BEG3 INT_L_X22Y77/INT_L.NE6END3->>NN6BEG3 INT_L_X22Y83/INT_L.NN6END3->>EL1BEG2 INT_L_X22Y83/INT_L.NN6END3->>NR1BEG3 INT_L_X22Y84/INT_L.NR1END3->>IMUX_L39 INT_L_X24Y83/INT_L.EL1END1->>IMUX_L33 INT_L_X24Y83/INT_L.EL1END1->>IMUX_L41 INT_L_X24Y84/INT_L.NE2END2->>IMUX_L44 INT_L_X24Y84/INT_L.NE2END2->>NN2BEG2 INT_L_X24Y86/INT_L.NN2END2->>IMUX_L5 INT_R_X23Y83/INT_R.EL1END2->>EL1BEG1 INT_R_X23Y83/INT_R.EL1END2->>NE2BEG2 INT_R_X23Y83/INT_R.EL1END2->>NR1BEG2 INT_R_X23Y84/INT_R.NR1END2->>IMUX20 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

tap0/ac7v.u0/update2 - 
wires: CFG_CENTER_MID_X46Y84/CFG_CENTER_BSCAN2_UPDATE CFG_CENTER_MID_X46Y84/CFG_CENTER_LOGIC_OUTS_B17_2 CLBLL_R_X19Y76/CLBLL_NE4C3 CLBLL_R_X21Y80/CLBLL_NE4C3 CLBLL_R_X23Y84/CLBLL_NE4C3 CLBLM_L_X20Y76/CLBLM_NE4C3 CLBLM_L_X22Y80/CLBLM_NE4C3 CLBLM_L_X24Y83/CLBLM_IMUX6 CLBLM_L_X24Y83/CLBLM_L_A1 CLBLM_L_X24Y84/CLBLM_NE4C3 HCLK_R_X50Y78/HCLK_NE6C3 INT_INTERFACE_L_X18Y72/INT_INTERFACE_LOGIC_OUTS_L17 INT_INTERFACE_L_X18Y72/INT_INTERFACE_LOGIC_OUTS_L_B17 INT_L_X18Y72/LOGIC_OUTS_L17 INT_L_X18Y72/NE6BEG3 INT_L_X20Y76/NE6BEG3 INT_L_X20Y76/NE6END3 INT_L_X22Y80/NE6BEG3 INT_L_X22Y80/NE6END3 INT_L_X24Y83/IMUX_L6 INT_L_X24Y83/SL1END3 INT_L_X24Y84/NE6END3 INT_L_X24Y84/SL1BEG3 INT_R_X19Y72/NE6A3 INT_R_X19Y73/NE6B3 INT_R_X19Y74/NE6C3 INT_R_X19Y75/NE6D3 INT_R_X19Y76/NE6E3 INT_R_X21Y76/NE6A3 INT_R_X21Y77/NE6B3 INT_R_X21Y78/NE6C3 INT_R_X21Y79/NE6D3 INT_R_X21Y80/NE6E3 INT_R_X23Y80/NE6A3 INT_R_X23Y81/NE6B3 INT_R_X23Y82/NE6C3 INT_R_X23Y83/NE6D3 INT_R_X23Y84/NE6E3 VBRK_X60Y88/VBRK_NE4C3 VFRAME_X47Y75/VFRAME_LOGIC_OUTS_B17 
pips: CFG_CENTER_MID_X46Y84/CFG_CENTER_MID.CFG_CENTER_BSCAN2_UPDATE->CFG_CENTER_LOGIC_OUTS_B17_2 CLBLM_L_X24Y83/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 INT_INTERFACE_L_X18Y72/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B17->>INT_INTERFACE_LOGIC_OUTS_L17 INT_L_X18Y72/INT_L.LOGIC_OUTS_L17->>NE6BEG3 INT_L_X20Y76/INT_L.NE6END3->>NE6BEG3 INT_L_X22Y80/INT_L.NE6END3->>NE6BEG3 INT_L_X24Y83/INT_L.SL1END3->>IMUX_L6 INT_L_X24Y84/INT_L.NE6END3->>SL1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tnr1[qual_rdata]_i_2_n_0 - 
wires: CLBLL_R_X23Y84/CLBLL_IMUX5 CLBLL_R_X23Y84/CLBLL_LOGIC_OUTS10 CLBLL_R_X23Y84/CLBLL_L_A6 CLBLL_R_X23Y84/CLBLL_L_C INT_R_X23Y84/IMUX5 INT_R_X23Y84/LOGIC_OUTS10 
pips: CLBLL_R_X23Y84/CLBLL_R.CLBLL_IMUX5->CLBLL_L_A6 CLBLL_R_X23Y84/CLBLL_R.CLBLL_L_C->CLBLL_LOGIC_OUTS10 INT_R_X23Y84/INT_R.LOGIC_OUTS10->>IMUX5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

newcom.jtagcom0/tnv1[qual_rdata] - 
wires: CLBLL_R_X23Y84/CLBLL_EE2BEG2 CLBLL_R_X23Y84/CLBLL_IMUX16 CLBLL_R_X23Y84/CLBLL_L_B3 CLBLM_L_X22Y84/CLBLM_LOGIC_OUTS9 CLBLM_L_X22Y84/CLBLM_L_B CLBLM_L_X24Y84/CLBLM_EE2BEG2 CLBLM_L_X24Y84/CLBLM_IMUX37 CLBLM_L_X24Y84/CLBLM_L_D4 INT_L_X22Y84/EL1BEG0 INT_L_X22Y84/ER1BEG2 INT_L_X22Y84/LOGIC_OUTS_L9 INT_L_X24Y84/EE2A2 INT_L_X24Y84/IMUX_L37 INT_L_X24Y84/WR1END3 INT_R_X23Y83/EL1END_S3_0 INT_R_X23Y84/EE2BEG2 INT_R_X23Y84/EL1END0 INT_R_X23Y84/ER1END2 INT_R_X23Y84/IMUX16 INT_R_X25Y84/EE2END2 INT_R_X25Y84/WR1BEG3 VBRK_X60Y88/VBRK_EE2BEG2 
pips: CLBLL_R_X23Y84/CLBLL_R.CLBLL_IMUX16->CLBLL_L_B3 CLBLM_L_X22Y84/CLBLM_L.CLBLM_L_B->CLBLM_LOGIC_OUTS9 CLBLM_L_X24Y84/CLBLM_L.CLBLM_IMUX37->CLBLM_L_D4 INT_L_X22Y84/INT_L.LOGIC_OUTS_L9->>EL1BEG0 INT_L_X22Y84/INT_L.LOGIC_OUTS_L9->>ER1BEG2 INT_L_X24Y84/INT_L.WR1END3->>IMUX_L37 INT_R_X23Y84/INT_R.EL1END0->>IMUX16 INT_R_X23Y84/INT_R.ER1END2->>EE2BEG2 INT_R_X25Y84/INT_R.EE2END2->>WR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

tnr1[run]_i_2_n_0 - 
wires: CLBLL_R_X23Y84/CLBLL_IMUX14 CLBLL_R_X23Y84/CLBLL_L_B1 CLBLL_R_X23Y85/CLBLL_NW2A2 CLBLM_L_X24Y84/CLBLM_LOGIC_OUTS10 CLBLM_L_X24Y84/CLBLM_L_C CLBLM_L_X24Y85/CLBLM_NW2A2 INT_L_X24Y84/LOGIC_OUTS_L10 INT_L_X24Y84/NW2BEG2 INT_L_X24Y85/NW2A2 INT_R_X23Y84/IMUX14 INT_R_X23Y84/SR1END2 INT_R_X23Y85/NW2END2 INT_R_X23Y85/SR1BEG2 VBRK_X60Y89/VBRK_NW2A2 
pips: CLBLL_R_X23Y84/CLBLL_R.CLBLL_IMUX14->CLBLL_L_B1 CLBLM_L_X24Y84/CLBLM_L.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_L_X24Y84/INT_L.LOGIC_OUTS_L10->>NW2BEG2 INT_R_X23Y84/INT_R.SR1END2->>IMUX14 INT_R_X23Y85/INT_R.NW2END2->>SR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tnr2[addrlo][9]_i_3_n_0 - 
wires: CLBLL_R_X23Y84/CLBLL_IMUX13 CLBLL_R_X23Y84/CLBLL_L_B6 CLBLL_R_X23Y84/CLBLL_WL1END2 CLBLM_L_X24Y84/CLBLM_IMUX23 CLBLM_L_X24Y84/CLBLM_IMUX39 CLBLM_L_X24Y84/CLBLM_LOGIC_OUTS15 CLBLM_L_X24Y84/CLBLM_L_C3 CLBLM_L_X24Y84/CLBLM_L_D3 CLBLM_L_X24Y84/CLBLM_M_D CLBLM_L_X24Y84/CLBLM_WL1END2 INT_L_X24Y84/IMUX_L23 INT_L_X24Y84/IMUX_L39 INT_L_X24Y84/LOGIC_OUTS_L15 INT_L_X24Y84/WL1BEG2 INT_R_X23Y84/IMUX13 INT_R_X23Y84/WL1END2 VBRK_X60Y88/VBRK_WL1END2 
pips: CLBLL_R_X23Y84/CLBLL_R.CLBLL_IMUX13->CLBLL_L_B6 CLBLM_L_X24Y84/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_L_X24Y84/CLBLM_L.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_L_X24Y84/CLBLM_L.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_L_X24Y84/INT_L.LOGIC_OUTS_L15->>IMUX_L23 INT_L_X24Y84/INT_L.LOGIC_OUTS_L15->>IMUX_L39 INT_L_X24Y84/INT_L.LOGIC_OUTS_L15->>WL1BEG2 INT_R_X23Y84/INT_R.WL1END2->>IMUX13 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

tnr2[addrlo][9]_i_6_n_0 - 
wires: CLBLL_R_X25Y83/CLBLL_IMUX10 CLBLL_R_X25Y83/CLBLL_L_A4 CLBLL_R_X25Y84/CLBLL_IMUX3 CLBLL_R_X25Y84/CLBLL_L_A2 CLBLL_R_X25Y85/CLBLL_IMUX11 CLBLL_R_X25Y85/CLBLL_IMUX27 CLBLL_R_X25Y85/CLBLL_IMUX35 CLBLL_R_X25Y85/CLBLL_LL_A4 CLBLL_R_X25Y85/CLBLL_LL_B4 CLBLL_R_X25Y85/CLBLL_LL_C6 CLBLM_L_X24Y85/CLBLM_IMUX16 CLBLM_L_X24Y85/CLBLM_IMUX9 CLBLM_L_X24Y85/CLBLM_LOGIC_OUTS18 CLBLM_L_X24Y85/CLBLM_L_A5 CLBLM_L_X24Y85/CLBLM_L_B3 CLBLM_L_X24Y85/CLBLM_L_CMUX INT_L_X24Y84/NL1BEG0 INT_L_X24Y84/NL1END_S3_0 INT_L_X24Y84/WL1END0 INT_L_X24Y85/ER1BEG1 INT_L_X24Y85/IMUX_L16 INT_L_X24Y85/IMUX_L9 INT_L_X24Y85/LOGIC_OUTS_L18 INT_L_X24Y85/NL1END0 INT_R_X25Y83/IMUX10 INT_R_X25Y83/SL1END1 INT_R_X25Y84/IMUX3 INT_R_X25Y84/SL1BEG1 INT_R_X25Y84/SL1END1 INT_R_X25Y84/WL1BEG0 INT_R_X25Y85/ER1END1 INT_R_X25Y85/IMUX11 INT_R_X25Y85/IMUX27 INT_R_X25Y85/IMUX35 INT_R_X25Y85/SL1BEG1 
pips: CLBLL_R_X25Y83/CLBLL_R.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_R_X25Y84/CLBLL_R.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_R_X25Y85/CLBLL_R.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_R_X25Y85/CLBLL_R.CLBLL_IMUX27->CLBLL_LL_B4 CLBLL_R_X25Y85/CLBLL_R.CLBLL_IMUX35->CLBLL_LL_C6 CLBLM_L_X24Y85/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_L_X24Y85/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_L_X24Y85/CLBLM_L.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 INT_L_X24Y84/INT_L.WL1END0->>NL1BEG0 INT_L_X24Y85/INT_L.LOGIC_OUTS_L18->>ER1BEG1 INT_L_X24Y85/INT_L.LOGIC_OUTS_L18->>IMUX_L9 INT_L_X24Y85/INT_L.NL1END0->>IMUX_L16 INT_R_X25Y83/INT_R.SL1END1->>IMUX10 INT_R_X25Y84/INT_R.SL1END1->>IMUX3 INT_R_X25Y84/INT_R.SL1END1->>SL1BEG1 INT_R_X25Y84/INT_R.SL1END1->>WL1BEG0 INT_R_X25Y85/INT_R.ER1END1->>IMUX11 INT_R_X25Y85/INT_R.ER1END1->>IMUX27 INT_R_X25Y85/INT_R.ER1END1->>IMUX35 INT_R_X25Y85/INT_R.ER1END1->>SL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 9, 

tnr2[addrlo][7]_i_2_n_0 - 
wires: CLBLL_R_X25Y83/CLBLL_IMUX3 CLBLL_R_X25Y83/CLBLL_L_A2 CLBLL_R_X25Y84/CLBLL_IMUX5 CLBLL_R_X25Y84/CLBLL_L_A6 CLBLL_R_X25Y85/CLBLL_LL_B CLBLL_R_X25Y85/CLBLL_LOGIC_OUTS13 INT_R_X25Y83/IMUX3 INT_R_X25Y83/SS2END1 INT_R_X25Y84/IMUX5 INT_R_X25Y84/SR1END2 INT_R_X25Y84/SS2A1 INT_R_X25Y85/LOGIC_OUTS13 INT_R_X25Y85/SR1BEG2 INT_R_X25Y85/SS2BEG1 
pips: CLBLL_R_X25Y83/CLBLL_R.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_R_X25Y84/CLBLL_R.CLBLL_IMUX5->CLBLL_L_A6 CLBLL_R_X25Y85/CLBLL_R.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 INT_R_X25Y83/INT_R.SS2END1->>IMUX3 INT_R_X25Y84/INT_R.SR1END2->>IMUX5 INT_R_X25Y85/INT_R.LOGIC_OUTS13->>SR1BEG2 INT_R_X25Y85/INT_R.LOGIC_OUTS13->>SS2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

tnr2[addrlo][9]_i_7_n_0 - 
wires: CLBLL_R_X25Y85/CLBLL_IMUX31 CLBLL_R_X25Y85/CLBLL_IMUX7 CLBLL_R_X25Y85/CLBLL_LL_A1 CLBLL_R_X25Y85/CLBLL_LL_C5 CLBLL_R_X25Y85/CLBLL_LL_D CLBLL_R_X25Y85/CLBLL_LOGIC_OUTS15 INT_R_X25Y85/IMUX31 INT_R_X25Y85/IMUX7 INT_R_X25Y85/LOGIC_OUTS15 
pips: CLBLL_R_X25Y85/CLBLL_R.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_R_X25Y85/CLBLL_R.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_R_X25Y85/CLBLL_R.CLBLL_LL_D->CLBLL_LOGIC_OUTS15 INT_R_X25Y85/INT_R.LOGIC_OUTS15->>IMUX31 INT_R_X25Y85/INT_R.LOGIC_OUTS15->>IMUX7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

tnr2[addrlo][9]_i_4_n_0 - 
wires: CLBLM_L_X24Y84/CLBLM_IMUX36 CLBLM_L_X24Y84/CLBLM_L_D2 CLBLM_L_X24Y85/CLBLM_LOGIC_OUTS10 CLBLM_L_X24Y85/CLBLM_L_C INT_L_X24Y83/NR1BEG2 INT_L_X24Y83/SS2END2 INT_L_X24Y84/IMUX_L36 INT_L_X24Y84/NR1END2 INT_L_X24Y84/SS2A2 INT_L_X24Y85/LOGIC_OUTS_L10 INT_L_X24Y85/SS2BEG2 
pips: CLBLM_L_X24Y84/CLBLM_L.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_L_X24Y85/CLBLM_L.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_L_X24Y83/INT_L.SS2END2->>NR1BEG2 INT_L_X24Y84/INT_L.NR1END2->>IMUX_L36 INT_L_X24Y85/INT_L.LOGIC_OUTS_L10->>SS2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tpr1[holdn]_i_2_n_0 - 
wires: CLBLM_L_X24Y84/CLBLM_IMUX25 CLBLM_L_X24Y84/CLBLM_LOGIC_OUTS18 CLBLM_L_X24Y84/CLBLM_L_B5 CLBLM_L_X24Y84/CLBLM_L_CMUX INT_L_X24Y84/IMUX_L25 INT_L_X24Y84/LOGIC_OUTS_L18 
pips: CLBLM_L_X24Y84/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X24Y84/CLBLM_L.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 INT_L_X24Y84/INT_L.LOGIC_OUTS_L18->>IMUX_L25 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 


####################################################
# Bels
SLICE_X36Y84/AFF - 
CLASS: bel, 
NAME: SLICE_X36Y84/AFF, 
TYPE: REG_INIT, 

SLICE_X38Y84/AFF - 
CLASS: bel, 
NAME: SLICE_X38Y84/AFF, 
TYPE: REG_INIT, 

SLICE_X38Y83/AFF - 
CLASS: bel, 
NAME: SLICE_X38Y83/AFF, 
TYPE: REG_INIT, 

SLICE_X36Y85/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*(~A3)) , 
NAME: SLICE_X36Y85/A6LUT, 
TYPE: LUT6, 

SLICE_X36Y83/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A3)*A4*(~A2)) , 
NAME: SLICE_X36Y83/A6LUT, 
TYPE: LUT6, 

SLICE_X38Y83/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A5)) , 
NAME: SLICE_X38Y83/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X44Y84/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A2)) , 
NAME: SLICE_X44Y84/A6LUT, 
TYPE: LUT6, 

SLICE_X40Y87/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A1)) , 
NAME: SLICE_X40Y87/A6LUT, 
TYPE: LUT6, 

SLICE_X40Y87/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A2) , 
NAME: SLICE_X40Y87/A5LUT, 
TYPE: LUT5, 

SLICE_X46Y90/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A4)) , 
NAME: SLICE_X46Y90/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X46Y90/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*A3) , 
NAME: SLICE_X46Y90/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X46Y91/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A4)) , 
NAME: SLICE_X46Y91/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X44Y90/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A2)) , 
NAME: SLICE_X44Y90/A6LUT, 
TYPE: LUT6, 

SLICE_X44Y92/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A3)) , 
NAME: SLICE_X44Y92/A6LUT, 
TYPE: LUT6, 

SLICE_X46Y91/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A2) , 
NAME: SLICE_X46Y91/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X45Y92/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A2)) , 
NAME: SLICE_X45Y92/A6LUT, 
TYPE: LUT6, 

SLICE_X36Y86/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A4)) , 
NAME: SLICE_X36Y86/A6LUT, 
TYPE: LUT6, 

SLICE_X46Y89/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A1)) , 
NAME: SLICE_X46Y89/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X45Y92/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A3)) , 
NAME: SLICE_X45Y92/B6LUT, 
TYPE: LUT6, 

SLICE_X45Y91/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A5)) , 
NAME: SLICE_X45Y91/A6LUT, 
TYPE: LUT6, 

SLICE_X45Y91/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A3)) , 
NAME: SLICE_X45Y91/B6LUT, 
TYPE: LUT6, 

SLICE_X36Y86/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A5)) , 
NAME: SLICE_X36Y86/B6LUT, 
TYPE: LUT6, 

SLICE_X46Y88/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A1)) , 
NAME: SLICE_X46Y88/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X44Y90/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A1) , 
NAME: SLICE_X44Y90/A5LUT, 
TYPE: LUT5, 

SLICE_X44Y92/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*A5) , 
NAME: SLICE_X44Y92/A5LUT, 
TYPE: LUT5, 

SLICE_X45Y92/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A4) , 
NAME: SLICE_X45Y92/A5LUT, 
TYPE: LUT5, 

SLICE_X46Y88/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A5) , 
NAME: SLICE_X46Y88/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X36Y86/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1*A3) , 
NAME: SLICE_X36Y86/A5LUT, 
TYPE: LUT5, 

SLICE_X46Y89/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A5) , 
NAME: SLICE_X46Y89/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X38Y83/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A1)) , 
NAME: SLICE_X38Y83/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X45Y92/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1*A2) , 
NAME: SLICE_X45Y92/B5LUT, 
TYPE: LUT5, 

SLICE_X45Y91/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A1) , 
NAME: SLICE_X45Y91/A5LUT, 
TYPE: LUT5, 

SLICE_X45Y91/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*A2) , 
NAME: SLICE_X45Y91/B5LUT, 
TYPE: LUT5, 

SLICE_X36Y86/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*A3) , 
NAME: SLICE_X36Y86/B5LUT, 
TYPE: LUT5, 

SLICE_X38Y90/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A1)) , 
NAME: SLICE_X38Y90/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X38Y90/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A4) , 
NAME: SLICE_X38Y90/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X37Y85/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A3)) , 
NAME: SLICE_X37Y85/A6LUT, 
TYPE: LUT6, 

SLICE_X37Y85/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A5) , 
NAME: SLICE_X37Y85/A5LUT, 
TYPE: LUT5, 

SLICE_X44Y84/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A5)) , 
NAME: SLICE_X44Y84/B6LUT, 
TYPE: LUT6, 

SLICE_X44Y84/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*A3) , 
NAME: SLICE_X44Y84/A5LUT, 
TYPE: LUT5, 

SLICE_X44Y84/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A2) , 
NAME: SLICE_X44Y84/B5LUT, 
TYPE: LUT5, 

SLICE_X38Y84/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A5*A2*A4)+(A6*A5*(~A2))+((~A6)*A1*A5*A2*A4)+((~A6)*(~A1)*A3*A5*A2*A4)+((~A6)*(~A1)*A3*A5*(~A2))+((~A6)*(~A1)*(~A3)*A5*A2*A4) , 
NAME: SLICE_X38Y84/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X38Y85/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=((~A1)*A3*A4*(~A2)) , 
NAME: SLICE_X38Y85/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X39Y82/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A6)+(A3*(~A6)*A2*A5)+((~A3)*(~A6)*A2*A5) , 
NAME: SLICE_X39Y82/A6LUT, 
TYPE: LUT6, 

SLICE_X46Y87/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2)+(A1*(~A2)*A3*A5)+((~A1)*(~A2)*A3*A5) , 
NAME: SLICE_X46Y87/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X46Y87/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A2)+(A3*(~A2)*A5*A1)+((~A3)*(~A2)*A5*A1) , 
NAME: SLICE_X46Y87/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X42Y85/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A6)+(A4*(~A6)*A1*A5)+((~A4)*(~A6)*A1*A5) , 
NAME: SLICE_X42Y85/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X44Y86/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A5)+(A3*(~A5)*A2*A4)+((~A3)*(~A5)*A2*A4) , 
NAME: SLICE_X44Y86/A6LUT, 
TYPE: LUT6, 

SLICE_X44Y85/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A2)+(A3*(~A2)*A5*A4)+((~A3)*(~A2)*A5*A4) , 
NAME: SLICE_X44Y85/A6LUT, 
TYPE: LUT6, 

SLICE_X46Y85/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A5)+(A1*(~A5)*A3*A2)+((~A1)*(~A5)*A3*A2) , 
NAME: SLICE_X46Y85/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X44Y85/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A2)+(A5*(~A2)*A3*A1)+((~A5)*(~A2)*A3*A1) , 
NAME: SLICE_X44Y85/B6LUT, 
TYPE: LUT6, 

SLICE_X46Y85/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A3)+(A5*(~A3)*A6*A1)+((~A5)*(~A3)*A6*A1) , 
NAME: SLICE_X46Y85/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X46Y86/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A6)+(A1*(~A6)*A3*A2)+((~A1)*(~A6)*A3*A2) , 
NAME: SLICE_X46Y86/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X46Y86/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A4)+(A6*(~A4)*A3*A2)+((~A6)*(~A4)*A3*A2) , 
NAME: SLICE_X46Y86/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X44Y88/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A6)+(A5*(~A6)*A3*A2)+((~A5)*(~A6)*A3*A2) , 
NAME: SLICE_X44Y88/A6LUT, 
TYPE: LUT6, 

SLICE_X42Y86/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A2)+(A3*(~A2)*A4*A6)+((~A3)*(~A2)*A4*A6) , 
NAME: SLICE_X42Y86/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X42Y86/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A6)+(A3*(~A6)*A2*A1)+((~A3)*(~A6)*A2*A1) , 
NAME: SLICE_X42Y86/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X44Y88/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A6)+(A3*(~A6)*A5*A1)+((~A3)*(~A6)*A5*A1) , 
NAME: SLICE_X44Y88/B6LUT, 
TYPE: LUT6, 

SLICE_X46Y87/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A6)+(A4*(~A6)*A1*A3)+((~A4)*(~A6)*A1*A3) , 
NAME: SLICE_X46Y87/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X41Y89/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A1)+(A2*(~A1)*A3*A4)+((~A2)*(~A1)*A3*A4) , 
NAME: SLICE_X41Y89/A6LUT, 
TYPE: LUT6, 

SLICE_X41Y89/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A1)+(A2*(~A1)*A3*A5)+((~A2)*(~A1)*A3*A5) , 
NAME: SLICE_X41Y89/B6LUT, 
TYPE: LUT6, 

SLICE_X44Y88/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A6)+(A3*(~A6)*A1*A2)+((~A3)*(~A6)*A1*A2) , 
NAME: SLICE_X44Y88/C6LUT, 
TYPE: LUT6, 

SLICE_X42Y89/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A6)+(A3*(~A6)*A5*A1)+((~A3)*(~A6)*A5*A1) , 
NAME: SLICE_X42Y89/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X42Y89/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A6)+(A1*(~A6)*A5*A3)+((~A1)*(~A6)*A5*A3) , 
NAME: SLICE_X42Y89/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X42Y89/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A6)+(A2*(~A6)*A1*A3)+((~A2)*(~A6)*A1*A3) , 
NAME: SLICE_X42Y89/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X42Y89/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A6)+(A4*(~A6)*A1*A2)+((~A4)*(~A6)*A1*A2) , 
NAME: SLICE_X42Y89/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X40Y88/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A6)+(A5*(~A6)*A3*A4)+((~A5)*(~A6)*A3*A4) , 
NAME: SLICE_X40Y88/A6LUT, 
TYPE: LUT6, 

SLICE_X38Y84/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4)+((~A4)*A3*A5*A2*(~A1)) , 
NAME: SLICE_X38Y84/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X42Y87/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A2)+(A6*(~A2)*A5*A4)+((~A6)*(~A2)*A5*A4) , 
NAME: SLICE_X42Y87/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X38Y83/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A1)*A6*A3*A2) , 
NAME: SLICE_X38Y83/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X42Y86/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A4)+(A6*(~A4)*A3*A2)+((~A6)*(~A4)*A3*A2) , 
NAME: SLICE_X42Y86/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X42Y87/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A2)+(A5*(~A2)*A1*A3)+((~A5)*(~A2)*A1*A3) , 
NAME: SLICE_X42Y87/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X44Y88/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A6)+(A4*(~A6)*A1*A5)+((~A4)*(~A6)*A1*A5) , 
NAME: SLICE_X44Y88/D6LUT, 
TYPE: LUT6, 

SLICE_X42Y87/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A2)+(A4*(~A2)*A1*A5)+((~A4)*(~A2)*A1*A5) , 
NAME: SLICE_X42Y87/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X44Y86/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A5)+(A2*(~A5)*A3*A1)+((~A2)*(~A5)*A3*A1) , 
NAME: SLICE_X44Y86/B6LUT, 
TYPE: LUT6, 

SLICE_X42Y86/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A2)+(A6*(~A2)*A4*A1)+((~A6)*(~A2)*A4*A1) , 
NAME: SLICE_X42Y86/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X46Y87/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A6)+(A4*(~A6)*A1*A3)+((~A4)*(~A6)*A1*A3) , 
NAME: SLICE_X46Y87/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X36Y84/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A2)*A4*(~A1)*(~A5)) , 
NAME: SLICE_X36Y84/C6LUT, 
TYPE: LUT6, 

SLICE_X38Y85/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*(~A5))+((~A2)*(~A1)*A3*A4*(~A5))) , 
NAME: SLICE_X38Y85/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X39Y83/AFF - 
CLASS: bel, 
NAME: SLICE_X39Y83/AFF, 
TYPE: REG_INIT, 

SLICE_X30Y80/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A4)) , 
NAME: SLICE_X30Y80/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X36Y84/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A2*A3*A4)+(A5*A2*A3*(~A4)*A1)+(A5*A2*(~A3))+(A5*(~A2)*A1)+((~A5)*A2)+((~A5)*(~A2)*A1) , 
NAME: SLICE_X36Y84/B6LUT, 
TYPE: LUT6, 

SLICE_X38Y82/AFF - 
CLASS: bel, 
NAME: SLICE_X38Y82/AFF, 
TYPE: REG_INIT, 

SLICE_X44Y84/AFF - 
CLASS: bel, 
NAME: SLICE_X44Y84/AFF, 
TYPE: REG_INIT, 

SLICE_X40Y87/AFF - 
CLASS: bel, 
NAME: SLICE_X40Y87/AFF, 
TYPE: REG_INIT, 

SLICE_X40Y87/A5FF - 
CLASS: bel, 
NAME: SLICE_X40Y87/A5FF, 
TYPE: FF_INIT, 

SLICE_X46Y90/AFF - 
CLASS: bel, 
NAME: SLICE_X46Y90/AFF, 
TYPE: REG_INIT, 

SLICE_X46Y90/A5FF - 
CLASS: bel, 
NAME: SLICE_X46Y90/A5FF, 
TYPE: FF_INIT, 

SLICE_X46Y91/AFF - 
CLASS: bel, 
NAME: SLICE_X46Y91/AFF, 
TYPE: REG_INIT, 

SLICE_X44Y90/AFF - 
CLASS: bel, 
NAME: SLICE_X44Y90/AFF, 
TYPE: REG_INIT, 

SLICE_X44Y92/AFF - 
CLASS: bel, 
NAME: SLICE_X44Y92/AFF, 
TYPE: REG_INIT, 

SLICE_X46Y91/A5FF - 
CLASS: bel, 
NAME: SLICE_X46Y91/A5FF, 
TYPE: FF_INIT, 

SLICE_X45Y92/AFF - 
CLASS: bel, 
NAME: SLICE_X45Y92/AFF, 
TYPE: REG_INIT, 

SLICE_X36Y86/AFF - 
CLASS: bel, 
NAME: SLICE_X36Y86/AFF, 
TYPE: REG_INIT, 

SLICE_X46Y89/AFF - 
CLASS: bel, 
NAME: SLICE_X46Y89/AFF, 
TYPE: REG_INIT, 

SLICE_X45Y92/BFF - 
CLASS: bel, 
NAME: SLICE_X45Y92/BFF, 
TYPE: REG_INIT, 

SLICE_X45Y91/AFF - 
CLASS: bel, 
NAME: SLICE_X45Y91/AFF, 
TYPE: REG_INIT, 

SLICE_X45Y91/BFF - 
CLASS: bel, 
NAME: SLICE_X45Y91/BFF, 
TYPE: REG_INIT, 

SLICE_X36Y86/BFF - 
CLASS: bel, 
NAME: SLICE_X36Y86/BFF, 
TYPE: REG_INIT, 

SLICE_X46Y88/AFF - 
CLASS: bel, 
NAME: SLICE_X46Y88/AFF, 
TYPE: REG_INIT, 

SLICE_X44Y90/A5FF - 
CLASS: bel, 
NAME: SLICE_X44Y90/A5FF, 
TYPE: FF_INIT, 

SLICE_X44Y92/A5FF - 
CLASS: bel, 
NAME: SLICE_X44Y92/A5FF, 
TYPE: FF_INIT, 

SLICE_X45Y92/A5FF - 
CLASS: bel, 
NAME: SLICE_X45Y92/A5FF, 
TYPE: FF_INIT, 

SLICE_X46Y88/A5FF - 
CLASS: bel, 
NAME: SLICE_X46Y88/A5FF, 
TYPE: FF_INIT, 

SLICE_X36Y86/A5FF - 
CLASS: bel, 
NAME: SLICE_X36Y86/A5FF, 
TYPE: FF_INIT, 

SLICE_X46Y89/A5FF - 
CLASS: bel, 
NAME: SLICE_X46Y89/A5FF, 
TYPE: FF_INIT, 

SLICE_X45Y92/B5FF - 
CLASS: bel, 
NAME: SLICE_X45Y92/B5FF, 
TYPE: FF_INIT, 

SLICE_X45Y91/A5FF - 
CLASS: bel, 
NAME: SLICE_X45Y91/A5FF, 
TYPE: FF_INIT, 

SLICE_X45Y91/B5FF - 
CLASS: bel, 
NAME: SLICE_X45Y91/B5FF, 
TYPE: FF_INIT, 

SLICE_X36Y86/B5FF - 
CLASS: bel, 
NAME: SLICE_X36Y86/B5FF, 
TYPE: FF_INIT, 

SLICE_X38Y90/AFF - 
CLASS: bel, 
NAME: SLICE_X38Y90/AFF, 
TYPE: REG_INIT, 

SLICE_X38Y90/A5FF - 
CLASS: bel, 
NAME: SLICE_X38Y90/A5FF, 
TYPE: FF_INIT, 

SLICE_X37Y85/AFF - 
CLASS: bel, 
NAME: SLICE_X37Y85/AFF, 
TYPE: REG_INIT, 

SLICE_X37Y85/A5FF - 
CLASS: bel, 
NAME: SLICE_X37Y85/A5FF, 
TYPE: FF_INIT, 

SLICE_X44Y84/BFF - 
CLASS: bel, 
NAME: SLICE_X44Y84/BFF, 
TYPE: REG_INIT, 

SLICE_X44Y84/A5FF - 
CLASS: bel, 
NAME: SLICE_X44Y84/A5FF, 
TYPE: FF_INIT, 

SLICE_X44Y84/B5FF - 
CLASS: bel, 
NAME: SLICE_X44Y84/B5FF, 
TYPE: FF_INIT, 

SLICE_X36Y84/BFF - 
CLASS: bel, 
NAME: SLICE_X36Y84/BFF, 
TYPE: REG_INIT, 

SLICE_X38Y84/BFF - 
CLASS: bel, 
NAME: SLICE_X38Y84/BFF, 
TYPE: REG_INIT, 

SLICE_X39Y82/AFF - 
CLASS: bel, 
NAME: SLICE_X39Y82/AFF, 
TYPE: REG_INIT, 

SLICE_X46Y87/AFF - 
CLASS: bel, 
NAME: SLICE_X46Y87/AFF, 
TYPE: REG_INIT, 

SLICE_X46Y87/BFF - 
CLASS: bel, 
NAME: SLICE_X46Y87/BFF, 
TYPE: REG_INIT, 

SLICE_X42Y85/AFF - 
CLASS: bel, 
NAME: SLICE_X42Y85/AFF, 
TYPE: REG_INIT, 

SLICE_X44Y86/AFF - 
CLASS: bel, 
NAME: SLICE_X44Y86/AFF, 
TYPE: REG_INIT, 

SLICE_X44Y85/AFF - 
CLASS: bel, 
NAME: SLICE_X44Y85/AFF, 
TYPE: REG_INIT, 

SLICE_X46Y85/AFF - 
CLASS: bel, 
NAME: SLICE_X46Y85/AFF, 
TYPE: REG_INIT, 

SLICE_X44Y85/BFF - 
CLASS: bel, 
NAME: SLICE_X44Y85/BFF, 
TYPE: REG_INIT, 

SLICE_X46Y85/BFF - 
CLASS: bel, 
NAME: SLICE_X46Y85/BFF, 
TYPE: REG_INIT, 

SLICE_X46Y86/AFF - 
CLASS: bel, 
NAME: SLICE_X46Y86/AFF, 
TYPE: REG_INIT, 

SLICE_X46Y86/BFF - 
CLASS: bel, 
NAME: SLICE_X46Y86/BFF, 
TYPE: REG_INIT, 

SLICE_X44Y88/AFF - 
CLASS: bel, 
NAME: SLICE_X44Y88/AFF, 
TYPE: REG_INIT, 

SLICE_X42Y86/AFF - 
CLASS: bel, 
NAME: SLICE_X42Y86/AFF, 
TYPE: REG_INIT, 

SLICE_X42Y86/BFF - 
CLASS: bel, 
NAME: SLICE_X42Y86/BFF, 
TYPE: REG_INIT, 

SLICE_X44Y88/BFF - 
CLASS: bel, 
NAME: SLICE_X44Y88/BFF, 
TYPE: REG_INIT, 

SLICE_X46Y87/CFF - 
CLASS: bel, 
NAME: SLICE_X46Y87/CFF, 
TYPE: REG_INIT, 

SLICE_X41Y89/AFF - 
CLASS: bel, 
NAME: SLICE_X41Y89/AFF, 
TYPE: REG_INIT, 

SLICE_X41Y89/BFF - 
CLASS: bel, 
NAME: SLICE_X41Y89/BFF, 
TYPE: REG_INIT, 

SLICE_X44Y88/CFF - 
CLASS: bel, 
NAME: SLICE_X44Y88/CFF, 
TYPE: REG_INIT, 

SLICE_X42Y89/AFF - 
CLASS: bel, 
NAME: SLICE_X42Y89/AFF, 
TYPE: REG_INIT, 

SLICE_X42Y89/BFF - 
CLASS: bel, 
NAME: SLICE_X42Y89/BFF, 
TYPE: REG_INIT, 

SLICE_X42Y89/CFF - 
CLASS: bel, 
NAME: SLICE_X42Y89/CFF, 
TYPE: REG_INIT, 

SLICE_X42Y89/DFF - 
CLASS: bel, 
NAME: SLICE_X42Y89/DFF, 
TYPE: REG_INIT, 

SLICE_X40Y88/AFF - 
CLASS: bel, 
NAME: SLICE_X40Y88/AFF, 
TYPE: REG_INIT, 

SLICE_X42Y87/AFF - 
CLASS: bel, 
NAME: SLICE_X42Y87/AFF, 
TYPE: REG_INIT, 

SLICE_X42Y86/CFF - 
CLASS: bel, 
NAME: SLICE_X42Y86/CFF, 
TYPE: REG_INIT, 

SLICE_X42Y87/BFF - 
CLASS: bel, 
NAME: SLICE_X42Y87/BFF, 
TYPE: REG_INIT, 

SLICE_X44Y88/DFF - 
CLASS: bel, 
NAME: SLICE_X44Y88/DFF, 
TYPE: REG_INIT, 

SLICE_X42Y87/CFF - 
CLASS: bel, 
NAME: SLICE_X42Y87/CFF, 
TYPE: REG_INIT, 

SLICE_X44Y86/BFF - 
CLASS: bel, 
NAME: SLICE_X44Y86/BFF, 
TYPE: REG_INIT, 

SLICE_X42Y86/DFF - 
CLASS: bel, 
NAME: SLICE_X42Y86/DFF, 
TYPE: REG_INIT, 

SLICE_X46Y87/DFF - 
CLASS: bel, 
NAME: SLICE_X46Y87/DFF, 
TYPE: REG_INIT, 

SLICE_X36Y84/CFF - 
CLASS: bel, 
NAME: SLICE_X36Y84/CFF, 
TYPE: REG_INIT, 

SLICE_X36Y84/A5FF - 
CLASS: bel, 
NAME: SLICE_X36Y84/A5FF, 
TYPE: FF_INIT, 

SLICE_X36Y84/B5FF - 
CLASS: bel, 
NAME: SLICE_X36Y84/B5FF, 
TYPE: FF_INIT, 

SLICE_X36Y84/C5FF - 
CLASS: bel, 
NAME: SLICE_X36Y84/C5FF, 
TYPE: FF_INIT, 

SLICE_X38Y84/A5FF - 
CLASS: bel, 
NAME: SLICE_X38Y84/A5FF, 
TYPE: FF_INIT, 

SLICE_X37Y84/A5FF - 
CLASS: bel, 
NAME: SLICE_X37Y84/A5FF, 
TYPE: FF_INIT, 

SLICE_X37Y84/AFF - 
CLASS: bel, 
NAME: SLICE_X37Y84/AFF, 
TYPE: REG_INIT, 

SLICE_X37Y84/BFF - 
CLASS: bel, 
NAME: SLICE_X37Y84/BFF, 
TYPE: REG_INIT, 

SLICE_X39Y85/BFF - 
CLASS: bel, 
NAME: SLICE_X39Y85/BFF, 
TYPE: REG_INIT, 

SLICE_X39Y85/B5FF - 
CLASS: bel, 
NAME: SLICE_X39Y85/B5FF, 
TYPE: FF_INIT, 

SLICE_X40Y85/A5FF - 
CLASS: bel, 
NAME: SLICE_X40Y85/A5FF, 
TYPE: FF_INIT, 

SLICE_X39Y85/AFF - 
CLASS: bel, 
NAME: SLICE_X39Y85/AFF, 
TYPE: REG_INIT, 

SLICE_X41Y84/AFF - 
CLASS: bel, 
NAME: SLICE_X41Y84/AFF, 
TYPE: REG_INIT, 

SLICE_X41Y83/AFF - 
CLASS: bel, 
NAME: SLICE_X41Y83/AFF, 
TYPE: REG_INIT, 

SLICE_X40Y85/AFF - 
CLASS: bel, 
NAME: SLICE_X40Y85/AFF, 
TYPE: REG_INIT, 

SLICE_X40Y85/CFF - 
CLASS: bel, 
NAME: SLICE_X40Y85/CFF, 
TYPE: REG_INIT, 

SLICE_X40Y83/AFF - 
CLASS: bel, 
NAME: SLICE_X40Y83/AFF, 
TYPE: REG_INIT, 

SLICE_X45Y86/AFF - 
CLASS: bel, 
NAME: SLICE_X45Y86/AFF, 
TYPE: REG_INIT, 

SLICE_X44Y89/AFF - 
CLASS: bel, 
NAME: SLICE_X44Y89/AFF, 
TYPE: REG_INIT, 

SLICE_X42Y83/AFF - 
CLASS: bel, 
NAME: SLICE_X42Y83/AFF, 
TYPE: REG_INIT, 

SLICE_X43Y86/AFF - 
CLASS: bel, 
NAME: SLICE_X43Y86/AFF, 
TYPE: REG_INIT, 

SLICE_X43Y86/BFF - 
CLASS: bel, 
NAME: SLICE_X43Y86/BFF, 
TYPE: REG_INIT, 

SLICE_X45Y86/BFF - 
CLASS: bel, 
NAME: SLICE_X45Y86/BFF, 
TYPE: REG_INIT, 

SLICE_X45Y86/CFF - 
CLASS: bel, 
NAME: SLICE_X45Y86/CFF, 
TYPE: REG_INIT, 

SLICE_X45Y86/DFF - 
CLASS: bel, 
NAME: SLICE_X45Y86/DFF, 
TYPE: REG_INIT, 

SLICE_X45Y86/A5FF - 
CLASS: bel, 
NAME: SLICE_X45Y86/A5FF, 
TYPE: FF_INIT, 

SLICE_X45Y86/B5FF - 
CLASS: bel, 
NAME: SLICE_X45Y86/B5FF, 
TYPE: FF_INIT, 

SLICE_X44Y89/BFF - 
CLASS: bel, 
NAME: SLICE_X44Y89/BFF, 
TYPE: REG_INIT, 

SLICE_X43Y86/CFF - 
CLASS: bel, 
NAME: SLICE_X43Y86/CFF, 
TYPE: REG_INIT, 

SLICE_X43Y86/DFF - 
CLASS: bel, 
NAME: SLICE_X43Y86/DFF, 
TYPE: REG_INIT, 

SLICE_X44Y89/CFF - 
CLASS: bel, 
NAME: SLICE_X44Y89/CFF, 
TYPE: REG_INIT, 

SLICE_X45Y86/C5FF - 
CLASS: bel, 
NAME: SLICE_X45Y86/C5FF, 
TYPE: FF_INIT, 

SLICE_X43Y89/AFF - 
CLASS: bel, 
NAME: SLICE_X43Y89/AFF, 
TYPE: REG_INIT, 

SLICE_X43Y89/BFF - 
CLASS: bel, 
NAME: SLICE_X43Y89/BFF, 
TYPE: REG_INIT, 

SLICE_X43Y89/CFF - 
CLASS: bel, 
NAME: SLICE_X43Y89/CFF, 
TYPE: REG_INIT, 

SLICE_X43Y89/DFF - 
CLASS: bel, 
NAME: SLICE_X43Y89/DFF, 
TYPE: REG_INIT, 

SLICE_X43Y89/A5FF - 
CLASS: bel, 
NAME: SLICE_X43Y89/A5FF, 
TYPE: FF_INIT, 

SLICE_X43Y89/B5FF - 
CLASS: bel, 
NAME: SLICE_X43Y89/B5FF, 
TYPE: FF_INIT, 

SLICE_X43Y89/C5FF - 
CLASS: bel, 
NAME: SLICE_X43Y89/C5FF, 
TYPE: FF_INIT, 

SLICE_X43Y89/D5FF - 
CLASS: bel, 
NAME: SLICE_X43Y89/D5FF, 
TYPE: FF_INIT, 

SLICE_X41Y87/AFF - 
CLASS: bel, 
NAME: SLICE_X41Y87/AFF, 
TYPE: REG_INIT, 

SLICE_X40Y83/BFF - 
CLASS: bel, 
NAME: SLICE_X40Y83/BFF, 
TYPE: REG_INIT, 

SLICE_X43Y86/A5FF - 
CLASS: bel, 
NAME: SLICE_X43Y86/A5FF, 
TYPE: FF_INIT, 

SLICE_X41Y87/BFF - 
CLASS: bel, 
NAME: SLICE_X41Y87/BFF, 
TYPE: REG_INIT, 

SLICE_X44Y89/DFF - 
CLASS: bel, 
NAME: SLICE_X44Y89/DFF, 
TYPE: REG_INIT, 

SLICE_X43Y86/B5FF - 
CLASS: bel, 
NAME: SLICE_X43Y86/B5FF, 
TYPE: FF_INIT, 

SLICE_X43Y86/C5FF - 
CLASS: bel, 
NAME: SLICE_X43Y86/C5FF, 
TYPE: FF_INIT, 

SLICE_X43Y86/D5FF - 
CLASS: bel, 
NAME: SLICE_X43Y86/D5FF, 
TYPE: FF_INIT, 

SLICE_X45Y86/D5FF - 
CLASS: bel, 
NAME: SLICE_X45Y86/D5FF, 
TYPE: FF_INIT, 

SLICE_X39Y84/AFF - 
CLASS: bel, 
NAME: SLICE_X39Y84/AFF, 
TYPE: REG_INIT, 

SLICE_X35Y84/A5FF - 
CLASS: bel, 
NAME: SLICE_X35Y84/A5FF, 
TYPE: FF_INIT, 

SLICE_X39Y84/BFF - 
CLASS: bel, 
NAME: SLICE_X39Y84/BFF, 
TYPE: REG_INIT, 

SLICE_X35Y84/AFF - 
CLASS: bel, 
NAME: SLICE_X35Y84/AFF, 
TYPE: REG_INIT, 

SLICE_X39Y84/A5FF - 
CLASS: bel, 
NAME: SLICE_X39Y84/A5FF, 
TYPE: FF_INIT, 

SLICE_X39Y83/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A5*A4*A3)+(A2*A5*A4*(~A3)*(~A1))+(A2*A5*(~A4))+(A2*(~A5)*A4*A3)+(A2*(~A5)*A4*(~A3)*(~A1))+(A2*(~A5)*(~A4)*(~A1))+((~A2)*A5*A4*A3*A1)+((~A2)*A5*A4*A3*(~A1)*A6)+((~A2)*A5*A4*(~A3)*(~A1)*A6)+((~A2)*A5*(~A4)*A1)+((~A2)*A5*(~A4)*(~A1)*A6)+((~A2)*(~A5)*A4*A3*A1)+((~A2)*(~A5)*A4*A3*(~A1)*A6)+((~A2)*(~A5)*A4*(~A3)*(~A1)*A6)+((~A2)*(~A5)*(~A4)*(~A1)*A6) , 
NAME: SLICE_X39Y83/B6LUT, 
TYPE: LUT6, 

SLICE_X38Y85/AFF - 
CLASS: bel, 
NAME: SLICE_X38Y85/AFF, 
TYPE: REG_INIT, 

SLICE_X38Y85/B5FF - 
CLASS: bel, 
NAME: SLICE_X38Y85/B5FF, 
TYPE: FF_INIT, 

SLICE_X39Y88/AFF - 
CLASS: bel, 
NAME: SLICE_X39Y88/AFF, 
TYPE: REG_INIT, 

SLICE_X41Y90/AFF - 
CLASS: bel, 
NAME: SLICE_X41Y90/AFF, 
TYPE: REG_INIT, 

SLICE_X45Y90/AFF - 
CLASS: bel, 
NAME: SLICE_X45Y90/AFF, 
TYPE: REG_INIT, 

SLICE_X45Y90/BFF - 
CLASS: bel, 
NAME: SLICE_X45Y90/BFF, 
TYPE: REG_INIT, 

SLICE_X44Y91/AFF - 
CLASS: bel, 
NAME: SLICE_X44Y91/AFF, 
TYPE: REG_INIT, 

SLICE_X44Y91/BFF - 
CLASS: bel, 
NAME: SLICE_X44Y91/BFF, 
TYPE: REG_INIT, 

SLICE_X45Y90/CFF - 
CLASS: bel, 
NAME: SLICE_X45Y90/CFF, 
TYPE: REG_INIT, 

SLICE_X45Y90/DFF - 
CLASS: bel, 
NAME: SLICE_X45Y90/DFF, 
TYPE: REG_INIT, 

SLICE_X45Y90/A5FF - 
CLASS: bel, 
NAME: SLICE_X45Y90/A5FF, 
TYPE: FF_INIT, 

SLICE_X38Y85/CFF - 
CLASS: bel, 
NAME: SLICE_X38Y85/CFF, 
TYPE: REG_INIT, 

SLICE_X45Y90/B5FF - 
CLASS: bel, 
NAME: SLICE_X45Y90/B5FF, 
TYPE: FF_INIT, 

SLICE_X45Y90/C5FF - 
CLASS: bel, 
NAME: SLICE_X45Y90/C5FF, 
TYPE: FF_INIT, 

SLICE_X44Y91/CFF - 
CLASS: bel, 
NAME: SLICE_X44Y91/CFF, 
TYPE: REG_INIT, 

SLICE_X41Y90/BFF - 
CLASS: bel, 
NAME: SLICE_X41Y90/BFF, 
TYPE: REG_INIT, 

SLICE_X41Y90/CFF - 
CLASS: bel, 
NAME: SLICE_X41Y90/CFF, 
TYPE: REG_INIT, 

SLICE_X43Y90/AFF - 
CLASS: bel, 
NAME: SLICE_X43Y90/AFF, 
TYPE: REG_INIT, 

SLICE_X44Y91/DFF - 
CLASS: bel, 
NAME: SLICE_X44Y91/DFF, 
TYPE: REG_INIT, 

SLICE_X44Y91/A5FF - 
CLASS: bel, 
NAME: SLICE_X44Y91/A5FF, 
TYPE: FF_INIT, 

SLICE_X45Y90/D5FF - 
CLASS: bel, 
NAME: SLICE_X45Y90/D5FF, 
TYPE: FF_INIT, 

SLICE_X45Y89/AFF - 
CLASS: bel, 
NAME: SLICE_X45Y89/AFF, 
TYPE: REG_INIT, 

SLICE_X41Y85/AFF - 
CLASS: bel, 
NAME: SLICE_X41Y85/AFF, 
TYPE: REG_INIT, 

SLICE_X44Y91/B5FF - 
CLASS: bel, 
NAME: SLICE_X44Y91/B5FF, 
TYPE: FF_INIT, 

SLICE_X44Y91/C5FF - 
CLASS: bel, 
NAME: SLICE_X44Y91/C5FF, 
TYPE: FF_INIT, 

SLICE_X44Y91/D5FF - 
CLASS: bel, 
NAME: SLICE_X44Y91/D5FF, 
TYPE: FF_INIT, 

SLICE_X41Y90/DFF - 
CLASS: bel, 
NAME: SLICE_X41Y90/DFF, 
TYPE: REG_INIT, 

SLICE_X38Y85/BFF - 
CLASS: bel, 
NAME: SLICE_X38Y85/BFF, 
TYPE: REG_INIT, 

SLICE_X41Y85/BFF - 
CLASS: bel, 
NAME: SLICE_X41Y85/BFF, 
TYPE: REG_INIT, 

SLICE_X41Y85/CFF - 
CLASS: bel, 
NAME: SLICE_X41Y85/CFF, 
TYPE: REG_INIT, 

SLICE_X40Y84/AFF - 
CLASS: bel, 
NAME: SLICE_X40Y84/AFF, 
TYPE: REG_INIT, 

SLICE_X40Y84/BFF - 
CLASS: bel, 
NAME: SLICE_X40Y84/BFF, 
TYPE: REG_INIT, 

SLICE_X40Y84/CFF - 
CLASS: bel, 
NAME: SLICE_X40Y84/CFF, 
TYPE: REG_INIT, 

SLICE_X40Y86/AFF - 
CLASS: bel, 
NAME: SLICE_X40Y86/AFF, 
TYPE: REG_INIT, 

SLICE_X41Y85/DFF - 
CLASS: bel, 
NAME: SLICE_X41Y85/DFF, 
TYPE: REG_INIT, 

SLICE_X44Y87/AFF - 
CLASS: bel, 
NAME: SLICE_X44Y87/AFF, 
TYPE: REG_INIT, 

SLICE_X44Y87/BFF - 
CLASS: bel, 
NAME: SLICE_X44Y87/BFF, 
TYPE: REG_INIT, 

SLICE_X43Y85/AFF - 
CLASS: bel, 
NAME: SLICE_X43Y85/AFF, 
TYPE: REG_INIT, 

SLICE_X43Y85/BFF - 
CLASS: bel, 
NAME: SLICE_X43Y85/BFF, 
TYPE: REG_INIT, 

SLICE_X43Y85/CFF - 
CLASS: bel, 
NAME: SLICE_X43Y85/CFF, 
TYPE: REG_INIT, 

SLICE_X45Y85/AFF - 
CLASS: bel, 
NAME: SLICE_X45Y85/AFF, 
TYPE: REG_INIT, 

SLICE_X45Y85/BFF - 
CLASS: bel, 
NAME: SLICE_X45Y85/BFF, 
TYPE: REG_INIT, 

SLICE_X45Y85/CFF - 
CLASS: bel, 
NAME: SLICE_X45Y85/CFF, 
TYPE: REG_INIT, 

SLICE_X45Y87/AFF - 
CLASS: bel, 
NAME: SLICE_X45Y87/AFF, 
TYPE: REG_INIT, 

SLICE_X45Y85/DFF - 
CLASS: bel, 
NAME: SLICE_X45Y85/DFF, 
TYPE: REG_INIT, 

SLICE_X45Y88/AFF - 
CLASS: bel, 
NAME: SLICE_X45Y88/AFF, 
TYPE: REG_INIT, 

SLICE_X41Y86/AFF - 
CLASS: bel, 
NAME: SLICE_X41Y86/AFF, 
TYPE: REG_INIT, 

SLICE_X41Y86/BFF - 
CLASS: bel, 
NAME: SLICE_X41Y86/BFF, 
TYPE: REG_INIT, 

SLICE_X44Y87/CFF - 
CLASS: bel, 
NAME: SLICE_X44Y87/CFF, 
TYPE: REG_INIT, 

SLICE_X45Y87/BFF - 
CLASS: bel, 
NAME: SLICE_X45Y87/BFF, 
TYPE: REG_INIT, 

SLICE_X42Y88/AFF - 
CLASS: bel, 
NAME: SLICE_X42Y88/AFF, 
TYPE: REG_INIT, 

SLICE_X42Y88/BFF - 
CLASS: bel, 
NAME: SLICE_X42Y88/BFF, 
TYPE: REG_INIT, 

SLICE_X43Y88/AFF - 
CLASS: bel, 
NAME: SLICE_X43Y88/AFF, 
TYPE: REG_INIT, 

SLICE_X42Y88/CFF - 
CLASS: bel, 
NAME: SLICE_X42Y88/CFF, 
TYPE: REG_INIT, 

SLICE_X42Y88/DFF - 
CLASS: bel, 
NAME: SLICE_X42Y88/DFF, 
TYPE: REG_INIT, 

SLICE_X43Y88/BFF - 
CLASS: bel, 
NAME: SLICE_X43Y88/BFF, 
TYPE: REG_INIT, 

SLICE_X43Y88/CFF - 
CLASS: bel, 
NAME: SLICE_X43Y88/CFF, 
TYPE: REG_INIT, 

SLICE_X43Y88/DFF - 
CLASS: bel, 
NAME: SLICE_X43Y88/DFF, 
TYPE: REG_INIT, 

SLICE_X43Y87/AFF - 
CLASS: bel, 
NAME: SLICE_X43Y87/AFF, 
TYPE: REG_INIT, 

SLICE_X39Y83/BFF - 
CLASS: bel, 
NAME: SLICE_X39Y83/BFF, 
TYPE: REG_INIT, 

SLICE_X41Y86/CFF - 
CLASS: bel, 
NAME: SLICE_X41Y86/CFF, 
TYPE: REG_INIT, 

SLICE_X43Y87/BFF - 
CLASS: bel, 
NAME: SLICE_X43Y87/BFF, 
TYPE: REG_INIT, 

SLICE_X45Y88/BFF - 
CLASS: bel, 
NAME: SLICE_X45Y88/BFF, 
TYPE: REG_INIT, 

SLICE_X43Y87/CFF - 
CLASS: bel, 
NAME: SLICE_X43Y87/CFF, 
TYPE: REG_INIT, 

SLICE_X41Y86/DFF - 
CLASS: bel, 
NAME: SLICE_X41Y86/DFF, 
TYPE: REG_INIT, 

SLICE_X43Y87/DFF - 
CLASS: bel, 
NAME: SLICE_X43Y87/DFF, 
TYPE: REG_INIT, 

SLICE_X45Y87/CFF - 
CLASS: bel, 
NAME: SLICE_X45Y87/CFF, 
TYPE: REG_INIT, 

SLICE_X36Y84/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A6*(~A5)*A3)+(A4*(~A6)*A2*A5*(~A3))+(A4*(~A6)*A2*(~A5)*A3)+(A4*(~A6)*(~A2)*(~A5)*A3)+((~A4)*(~A5)*A3) , 
NAME: SLICE_X36Y84/A6LUT, 
TYPE: LUT6, 

SLICE_X38Y84/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A4)+(A6*(~A4)*A3)+((~A6)*(~A4)*A3) , 
NAME: SLICE_X38Y84/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X38Y83/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A1*A5*(~A4))+(A3*(~A1)*A5*A4*A2)+(A3*(~A1)*A5*(~A4))+((~A3)*(~A1)*A5*A4*A2) , 
NAME: SLICE_X38Y83/A6LUT, 
TYPE: LUT_OR_MEM6, 

BSCAN_X0Y0/BSCAN - 
CLASS: bel, 
NAME: BSCAN_X0Y0/BSCAN, 
TYPE: BSCAN_BSCAN, 

BSCAN_X0Y1/BSCAN - 
CLASS: bel, 
NAME: BSCAN_X0Y1/BSCAN, 
TYPE: BSCAN_BSCAN, 

SLICE_X29Y80/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A2)+(A3*(~A2)*A5)+((~A3)*(~A2)*A5) , 
NAME: SLICE_X29Y80/A6LUT, 
TYPE: LUT6, 

SLICE_X35Y84/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A3)+(A1*(~A3)*A6)+((~A1)*(~A3)*A6) , 
NAME: SLICE_X35Y84/C6LUT, 
TYPE: LUT6, 

SLICE_X35Y84/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A5)+(A2*(~A5)*A3)+((~A2)*(~A5)*A3) , 
NAME: SLICE_X35Y84/D6LUT, 
TYPE: LUT6, 

SLICE_X38Y85/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A5)+(A3*(~A5)*A2)+((~A3)*(~A5)*A2) , 
NAME: SLICE_X38Y85/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X37Y84/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A6*A2*A5*A3)+(A4*A6*(~A2)*A5)+(A4*(~A6)*A5*A3)+((~A4)*A5*A3) , 
NAME: SLICE_X37Y84/A6LUT, 
TYPE: LUT6, 

SLICE_X37Y84/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4)+((~A4)*A3*(~A6)*(~A2)*(~A5))+((~A4)*(~A3)*A6*(~A5))+((~A4)*(~A3)*(~A6)*(~A2)*(~A5)) , 
NAME: SLICE_X37Y84/C6LUT, 
TYPE: LUT6, 

SLICE_X37Y84/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*(~A3)*A1*A6*(~A4)*A2)+(A5*(~A3)*(~A1)*(~A4)*A2)+((~A5)*A3*A1*(~A4))+((~A5)*(~A3)*A1*A6*(~A4)*A2)+((~A5)*(~A3)*A1*(~A6)*(~A4))+((~A5)*(~A3)*(~A1)*(~A4)*A2) , 
NAME: SLICE_X37Y84/B6LUT, 
TYPE: LUT6, 

SLICE_X39Y84/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A4)+(A2*(~A4)*(~A5)*A1)+((~A2)*A4*A5)+((~A2)*A4*(~A5)*A1)+((~A2)*(~A4)*(~A5)*A1)) , 
NAME: SLICE_X39Y84/C6LUT, 
TYPE: LUT6, 

SLICE_X39Y85/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A4*A3)+((~A2)*A4)+((~A2)*(~A4)*(~A3))) , 
NAME: SLICE_X39Y85/B6LUT, 
TYPE: LUT6, 

SLICE_X39Y85/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*A3)+(A5*(~A3)*A1*(~A2))+(A5*(~A3)*(~A1)*A2)+((~A5)*(~A3)*A1*(~A2))+((~A5)*(~A3)*(~A1)*A2) , 
NAME: SLICE_X39Y85/B5LUT, 
TYPE: LUT5, 

SLICE_X40Y85/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*A4)+(A2*(~A4)*A1*A3*(~A5))+(A2*(~A4)*A1*(~A3)*A5)+(A2*(~A4)*(~A1)*A5)+((~A2)*(~A4)*A1*A3*(~A5))+((~A2)*(~A4)*A1*(~A3)*A5)+((~A2)*(~A4)*(~A1)*A5) , 
NAME: SLICE_X40Y85/B5LUT, 
TYPE: LUT5, 

SLICE_X39Y85/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A5)+(A3*(~A5)*A6*A1*A2*(~A4))+(A3*(~A5)*A6*A1*(~A2))+(A3*(~A5)*A6*(~A1))+(A3*(~A5)*(~A6)*A1*A2*A4)+((~A3)*(~A5)*A6*A1*A2*(~A4))+((~A3)*(~A5)*A6*A1*(~A2))+((~A3)*(~A5)*A6*(~A1))+((~A3)*(~A5)*(~A6)*A1*A2*A4) , 
NAME: SLICE_X39Y85/A6LUT, 
TYPE: LUT6, 

SLICE_X41Y84/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A2)+(A4*(~A2)*A3*A6*(~A1))+(A4*(~A2)*A3*(~A6))+(A4*(~A2)*(~A3)*A6*A1)+((~A4)*(~A2)*A3*A6*(~A1))+((~A4)*(~A2)*A3*(~A6))+((~A4)*(~A2)*(~A3)*A6*A1) , 
NAME: SLICE_X41Y84/A6LUT, 
TYPE: LUT6, 

SLICE_X41Y83/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A4)+(A6*(~A4)*A3*A1*A2*(~A5))+(A6*(~A4)*A3*A1*(~A2))+(A6*(~A4)*A3*(~A1))+(A6*(~A4)*(~A3)*A1*A2*A5)+((~A6)*(~A4)*A3*A1*A2*(~A5))+((~A6)*(~A4)*A3*A1*(~A2))+((~A6)*(~A4)*A3*(~A1))+((~A6)*(~A4)*(~A3)*A1*A2*A5) , 
NAME: SLICE_X41Y83/A6LUT, 
TYPE: LUT6, 

SLICE_X40Y85/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A3*A1)) , 
NAME: SLICE_X40Y85/B6LUT, 
TYPE: LUT6, 

SLICE_X40Y85/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A4)+(A5*(~A4)*A3*(~A1))+(A5*(~A4)*(~A3)*A1)+((~A5)*(~A4)*A3*(~A1))+((~A5)*(~A4)*(~A3)*A1) , 
NAME: SLICE_X40Y85/A6LUT, 
TYPE: LUT6, 

SLICE_X39Y84/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A5*A6*A4)+((~A3)*A1)+((~A3)*(~A1)*A2)+((~A3)*(~A1)*(~A2)*A5*A6*A4) , 
NAME: SLICE_X39Y84/D6LUT, 
TYPE: LUT6, 

SLICE_X40Y85/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A6)+(A1*(~A6)*A2*A5*(~A3))+(A1*(~A6)*A2*(~A5))+(A1*(~A6)*(~A2)*A5*A3)+((~A1)*(~A6)*A2*A5*(~A3))+((~A1)*(~A6)*A2*(~A5))+((~A1)*(~A6)*(~A2)*A5*A3) , 
NAME: SLICE_X40Y85/C6LUT, 
TYPE: LUT6, 

SLICE_X38Y84/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A1*A5)+(A4*A1*(~A5)*A3*A2)+(A4*A1*(~A5)*(~A3))+(A4*(~A1))+((~A4)*A1*A5)+((~A4)*A1*(~A5)*A3*A2)+((~A4)*A1*(~A5)*(~A3))+((~A4)*(~A1)*A3*A2)+((~A4)*(~A1)*(~A3)) , 
NAME: SLICE_X38Y84/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X39Y85/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A3*A1*(~A2))) , 
NAME: SLICE_X39Y85/C6LUT, 
TYPE: LUT6, 

SLICE_X35Y84/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A5*A6)+(A4*(~A5)*A3*A2*A6)+(A4*(~A5)*(~A3)*A1*A2*A6)+(A4*(~A5)*(~A3)*(~A1)*A6) , 
NAME: SLICE_X35Y84/B6LUT, 
TYPE: LUT6, 

SLICE_X39Y85/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=((~A4)*A2)+((~A4)*(~A2)*A1*A3*(~A5))+((~A4)*(~A2)*A1*(~A3))+((~A4)*(~A2)*(~A1)) , 
NAME: SLICE_X39Y85/C5LUT, 
TYPE: LUT5, 

SLICE_X40Y85/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A5*A3*A1*A4*A6) , 
NAME: SLICE_X40Y85/D6LUT, 
TYPE: LUT6, 

SLICE_X39Y83/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*(~A2)*A4*A3*(~A6)*(~A1))+(A5*(~A2)*A4*(~A3)*A6)+(A5*(~A2)*A4*(~A3)*(~A6)*(~A1)) , 
NAME: SLICE_X39Y83/C6LUT, 
TYPE: LUT6, 

SLICE_X39Y84/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A1*A5)+(A6*A1*(~A5)*A2)+(A6*A1*(~A5)*(~A2)*A3)+(A6*(~A1)*A5*A2)+(A6*(~A1)*(~A5)*A2)+(A6*(~A1)*(~A5)*(~A2)*A3)+((~A6)*A1*A5*(~A2))+((~A6)*A1*(~A5)*(~A2)*A3)+((~A6)*(~A1)*(~A5)*(~A2)*A3) , 
NAME: SLICE_X39Y84/A6LUT, 
TYPE: LUT6, 

SLICE_X39Y84/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A5)*A6*A2)+((~A5)*(~A6)) , 
NAME: SLICE_X39Y84/B6LUT, 
TYPE: LUT6, 

SLICE_X39Y84/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=((~A3)*A1*(~A5))+((~A3)*(~A1)*(~A5)*A2*A4) , 
NAME: SLICE_X39Y84/C5LUT, 
TYPE: LUT5, 

SLICE_X35Y84/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A6*(~A5)*A3*(~A2))+(A4*A6*(~A5)*(~A3)*A1*(~A2))+((~A4)*A6*(~A5)*A3*(~A2))+((~A4)*A6*(~A5)*(~A3)*A1*(~A2))+((~A4)*(~A6)*A3*(~A2))+((~A4)*(~A6)*(~A3)*A1*(~A2)) , 
NAME: SLICE_X35Y84/A6LUT, 
TYPE: LUT6, 

SLICE_X41Y85/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A4*A5)+(A2*(~A4)*A1*A3)+(A2*(~A4)*A1*(~A3)*A5)+(A2*(~A4)*(~A1)*A5)+((~A2)*A4*A5)+((~A2)*(~A4)*A1*(~A3)*A5)+((~A2)*(~A4)*(~A1)*A5) , 
NAME: SLICE_X41Y85/A6LUT, 
TYPE: LUT6, 

SLICE_X40Y88/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A6)*A3*A5) , 
NAME: SLICE_X40Y88/B6LUT, 
TYPE: LUT6, 

SLICE_X41Y85/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A2*A1)+(A4*(~A2)*A6*A5)+(A4*(~A2)*A6*(~A5)*A1)+(A4*(~A2)*(~A6)*A1)+((~A4)*A2*A1)+((~A4)*(~A2)*A6*(~A5)*A1)+((~A4)*(~A2)*(~A6)*A1) , 
NAME: SLICE_X41Y85/B6LUT, 
TYPE: LUT6, 

SLICE_X41Y85/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A4*A2)+(A1*(~A4)*A5*A3)+(A1*(~A4)*A5*(~A3)*A2)+(A1*(~A4)*(~A5)*A2)+((~A1)*A4*A2)+((~A1)*(~A4)*A5*(~A3)*A2)+((~A1)*(~A4)*(~A5)*A2) , 
NAME: SLICE_X41Y85/C6LUT, 
TYPE: LUT6, 

SLICE_X40Y84/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A6*A1)+(A2*(~A6)*A3*A4)+(A2*(~A6)*A3*(~A4)*A1)+(A2*(~A6)*(~A3)*A1)+((~A2)*A6*A1)+((~A2)*(~A6)*A3*(~A4)*A1)+((~A2)*(~A6)*(~A3)*A1) , 
NAME: SLICE_X40Y84/A6LUT, 
TYPE: LUT6, 

SLICE_X40Y84/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A6*A5)+(A3*(~A6)*A2*A4)+(A3*(~A6)*A2*(~A4)*A5)+(A3*(~A6)*(~A2)*A5)+((~A3)*A6*A5)+((~A3)*(~A6)*A2*(~A4)*A5)+((~A3)*(~A6)*(~A2)*A5) , 
NAME: SLICE_X40Y84/B6LUT, 
TYPE: LUT6, 

SLICE_X40Y84/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A4*A1)+(A2*(~A4)*A5*A6)+(A2*(~A4)*A5*(~A6)*A1)+(A2*(~A4)*(~A5)*A1)+((~A2)*A4*A1)+((~A2)*(~A4)*A5*(~A6)*A1)+((~A2)*(~A4)*(~A5)*A1) , 
NAME: SLICE_X40Y84/C6LUT, 
TYPE: LUT6, 

SLICE_X40Y86/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A2*A3)+(A6*(~A2)*A4*A5)+(A6*(~A2)*A4*(~A5)*A3)+(A6*(~A2)*(~A4)*A3)+((~A6)*A2*A3)+((~A6)*(~A2)*A4*(~A5)*A3)+((~A6)*(~A2)*(~A4)*A3) , 
NAME: SLICE_X40Y86/A6LUT, 
TYPE: LUT6, 

SLICE_X30Y81/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A1*A5*A4*A3)+(A6*A1*A5*(~A4))+(A6*A1*(~A5)*A4*A3)+(A6*(~A1)*A5)+(A6*(~A1)*(~A5)*A4)+((~A6)*A5*A4*A3)+((~A6)*A5*(~A4))+((~A6)*(~A5)*A4*A3) , 
NAME: SLICE_X30Y81/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X41Y85/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A6*A4)+(A2*(~A6)*A3*A1)+(A2*(~A6)*A3*(~A1)*A4)+(A2*(~A6)*(~A3)*A4)+((~A2)*A6*A4)+((~A2)*(~A6)*A3*(~A1)*A4)+((~A2)*(~A6)*(~A3)*A4) , 
NAME: SLICE_X41Y85/D6LUT, 
TYPE: LUT6, 

SLICE_X44Y87/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A4)+(A5*(~A4)*A6*A2)+((~A5)*(~A4)*A6*A2) , 
NAME: SLICE_X44Y87/A6LUT, 
TYPE: LUT6, 

SLICE_X44Y87/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A6)+(A3*(~A6)*A4*A2)+((~A3)*(~A6)*A4*A2) , 
NAME: SLICE_X44Y87/B6LUT, 
TYPE: LUT6, 

SLICE_X43Y85/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A1)+(A2*(~A1)*A3*A5)+((~A2)*(~A1)*A3*A5) , 
NAME: SLICE_X43Y85/A6LUT, 
TYPE: LUT6, 

SLICE_X43Y85/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A1)+(A3*(~A1)*A5*A2)+((~A3)*(~A1)*A5*A2) , 
NAME: SLICE_X43Y85/B6LUT, 
TYPE: LUT6, 

SLICE_X43Y85/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A5)+(A3*(~A5)*A1*A4)+((~A3)*(~A5)*A1*A4) , 
NAME: SLICE_X43Y85/C6LUT, 
TYPE: LUT6, 

SLICE_X45Y85/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A6)+(A2*(~A6)*A1*A4)+((~A2)*(~A6)*A1*A4) , 
NAME: SLICE_X45Y85/A6LUT, 
TYPE: LUT6, 

SLICE_X45Y85/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A6)+(A1*(~A6)*A2*A4)+((~A1)*(~A6)*A2*A4) , 
NAME: SLICE_X45Y85/B6LUT, 
TYPE: LUT6, 

SLICE_X45Y85/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2)+(A1*(~A2)*A6*A4)+((~A1)*(~A2)*A6*A4) , 
NAME: SLICE_X45Y85/C6LUT, 
TYPE: LUT6, 

SLICE_X45Y87/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A2)+(A4*(~A2)*A6*A3)+((~A4)*(~A2)*A6*A3) , 
NAME: SLICE_X45Y87/A6LUT, 
TYPE: LUT6, 

SLICE_X45Y85/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A2)+(A4*(~A2)*A6*A5)+((~A4)*(~A2)*A6*A5) , 
NAME: SLICE_X45Y85/D6LUT, 
TYPE: LUT6, 

SLICE_X45Y88/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A4)+(A2*(~A4)*A6*A5)+((~A2)*(~A4)*A6*A5) , 
NAME: SLICE_X45Y88/A6LUT, 
TYPE: LUT6, 

SLICE_X41Y86/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A1)+(A2*(~A1)*A3*A4)+((~A2)*(~A1)*A3*A4) , 
NAME: SLICE_X41Y86/A6LUT, 
TYPE: LUT6, 

SLICE_X41Y86/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A1)+(A2*(~A1)*A3*A5)+((~A2)*(~A1)*A3*A5) , 
NAME: SLICE_X41Y86/B6LUT, 
TYPE: LUT6, 

SLICE_X44Y87/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A4)+(A5*(~A4)*A6*A2)+((~A5)*(~A4)*A6*A2) , 
NAME: SLICE_X44Y87/C6LUT, 
TYPE: LUT6, 

SLICE_X45Y87/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2)+(A1*(~A2)*A6*A4)+((~A1)*(~A2)*A6*A4) , 
NAME: SLICE_X45Y87/B6LUT, 
TYPE: LUT6, 

SLICE_X42Y88/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A4)+(A2*(~A4)*A3*A1)+((~A2)*(~A4)*A3*A1) , 
NAME: SLICE_X42Y88/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X42Y88/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A6)+(A5*(~A6)*A3*A2)+((~A5)*(~A6)*A3*A2) , 
NAME: SLICE_X42Y88/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X43Y88/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A2)+(A6*(~A2)*A3*A1)+((~A6)*(~A2)*A3*A1) , 
NAME: SLICE_X43Y88/A6LUT, 
TYPE: LUT6, 

SLICE_X42Y88/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A6)+(A3*(~A6)*A1*A4)+((~A3)*(~A6)*A1*A4) , 
NAME: SLICE_X42Y88/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X42Y88/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A4)+(A6*(~A4)*A1*A2)+((~A6)*(~A4)*A1*A2) , 
NAME: SLICE_X42Y88/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X43Y88/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A2)+(A4*(~A2)*A3*A6)+((~A4)*(~A2)*A3*A6) , 
NAME: SLICE_X43Y88/B6LUT, 
TYPE: LUT6, 

SLICE_X43Y88/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A2)+(A6*(~A2)*A1*A5)+((~A6)*(~A2)*A1*A5) , 
NAME: SLICE_X43Y88/C6LUT, 
TYPE: LUT6, 

SLICE_X43Y88/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A2)+(A3*(~A2)*A1*A6)+((~A3)*(~A2)*A1*A6) , 
NAME: SLICE_X43Y88/D6LUT, 
TYPE: LUT6, 

SLICE_X39Y86/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4)+((~A4)*A2*A1*A5*A3)+((~A4)*A2*A1*A5*(~A3)*A6)+((~A4)*A2*A1*(~A5)*(~A3)*A6) , 
NAME: SLICE_X39Y86/A6LUT, 
TYPE: LUT6, 

SLICE_X43Y87/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A1)+(A2*(~A1)*A3*A5)+((~A2)*(~A1)*A3*A5) , 
NAME: SLICE_X43Y87/A6LUT, 
TYPE: LUT6, 

SLICE_X39Y83/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A6*A5*A3*A4)+(A1*(~A6)*A3*A4)+((~A1)*A6*A5*A3*A4) , 
NAME: SLICE_X39Y83/D6LUT, 
TYPE: LUT6, 

SLICE_X41Y86/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A3)+(A4*(~A3)*A2*A6)+((~A4)*(~A3)*A2*A6) , 
NAME: SLICE_X41Y86/C6LUT, 
TYPE: LUT6, 

SLICE_X43Y87/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A1)+(A5*(~A1)*A3*A4)+((~A5)*(~A1)*A3*A4) , 
NAME: SLICE_X43Y87/B6LUT, 
TYPE: LUT6, 

SLICE_X45Y88/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A5)+(A2*(~A5)*A6*A1)+((~A2)*(~A5)*A6*A1) , 
NAME: SLICE_X45Y88/B6LUT, 
TYPE: LUT6, 

SLICE_X43Y87/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A3)+(A1*(~A3)*A5*A4)+((~A1)*(~A3)*A5*A4) , 
NAME: SLICE_X43Y87/C6LUT, 
TYPE: LUT6, 

SLICE_X41Y86/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4)+(A3*(~A4)*A6*A2)+((~A3)*(~A4)*A6*A2) , 
NAME: SLICE_X41Y86/D6LUT, 
TYPE: LUT6, 

SLICE_X43Y87/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A5)+(A4*(~A5)*A3*A2)+((~A4)*(~A5)*A3*A2) , 
NAME: SLICE_X43Y87/D6LUT, 
TYPE: LUT6, 

SLICE_X45Y87/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2)+(A1*(~A2)*A4*A3)+((~A1)*(~A2)*A4*A3) , 
NAME: SLICE_X45Y87/C6LUT, 
TYPE: LUT6, 

SLICE_X38Y83/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*A4*A1)+(A2*A4*(~A1)*A5)+(A2*(~A4)*(~A1)*A5)+((~A2)*(~A1)*A5) , 
NAME: SLICE_X38Y83/B5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X39Y83/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A2)+(A4*(~A2)*A1)+((~A4)*(~A2)*A1) , 
NAME: SLICE_X39Y83/A6LUT, 
TYPE: LUT6, 

