

================================================================
== Vitis HLS Report for 'run_test'
================================================================
* Date:           Mon Sep 19 22:55:12 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        detector_solid
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  20.00 ns|  14.098 ns|     5.40 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       35|       35|  0.700 us|  0.700 us|    8|    8|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------+-------------+---------+---------+----------+----------+-----+-----+---------+
        |                        |             |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |        Instance        |    Module   |   min   |   max   |    min   |    max   | min | max |   Type  |
        +------------------------+-------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_find_region_fu_196  |find_region  |        9|        9|  0.180 us|  0.180 us|    8|    8|      yes|
        +------------------------+-------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 8, depth = 36


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 36
* Pipeline : 1
  Pipeline-0 : II = 8, D = 36, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.26>
ST_1 : Operation 37 [1/1] (3.63ns)   --->   "%p_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read1"   --->   Operation 37 'read' 'p_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = -1> <FIFO>
ST_1 : Operation 38 [1/1] (3.63ns)   --->   "%write_ln587 = write void @_ssdm_op_Write.ap_fifo.i16P0A, i16 %contr_taskId_c, i16 %p_read"   --->   Operation 38 'write' 'write_ln587' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln29 = zext i16 %p_read" [detector_solid/abs_solid_detector.cpp:29]   --->   Operation 39 'zext' 'zext_ln29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%data_7_addr = getelementptr i32 %data_7, i64 0, i64 %zext_ln29" [detector_solid/abs_solid_detector.cpp:29]   --->   Operation 40 'getelementptr' 'data_7_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%data_6_addr = getelementptr i32 %data_6, i64 0, i64 %zext_ln29" [detector_solid/abs_solid_detector.cpp:29]   --->   Operation 41 'getelementptr' 'data_6_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%data_5_addr = getelementptr i32 %data_5, i64 0, i64 %zext_ln29" [detector_solid/abs_solid_detector.cpp:29]   --->   Operation 42 'getelementptr' 'data_5_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%data_4_addr = getelementptr i32 %data_4, i64 0, i64 %zext_ln29" [detector_solid/abs_solid_detector.cpp:29]   --->   Operation 43 'getelementptr' 'data_4_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%data_3_addr = getelementptr i32 %data_3, i64 0, i64 %zext_ln29" [detector_solid/abs_solid_detector.cpp:29]   --->   Operation 44 'getelementptr' 'data_3_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%data_2_addr = getelementptr i32 %data_2, i64 0, i64 %zext_ln29" [detector_solid/abs_solid_detector.cpp:29]   --->   Operation 45 'getelementptr' 'data_2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%data_1_addr = getelementptr i32 %data_1, i64 0, i64 %zext_ln29" [detector_solid/abs_solid_detector.cpp:29]   --->   Operation 46 'getelementptr' 'data_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%data_0_addr = getelementptr i32 %data_0, i64 0, i64 %zext_ln29" [detector_solid/abs_solid_detector.cpp:29]   --->   Operation 47 'getelementptr' 'data_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [2/2] (3.25ns)   --->   "%data_0_load = load i7 %data_0_addr" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 48 'load' 'data_0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 2 <SV = 1> <Delay = 8.68>
ST_2 : Operation 49 [1/2] (3.25ns)   --->   "%data_0_load = load i7 %data_0_addr" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 49 'load' 'data_0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 50 [2/2] (5.43ns)   --->   "%cmp_i_i_i = fcmp_uno  i32 %data_0_load, i32 0" [C:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:636]   --->   Operation 50 'fcmp' 'cmp_i_i_i' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 5.43>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%specreset_ln402 = specreset void @_ssdm_op_SpecReset, i32 %data_0, i64 1, void @empty_8" [detector_solid/abs_solid_detector.cpp:402]   --->   Operation 51 'specreset' 'specreset_ln402' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%specreset_ln402 = specreset void @_ssdm_op_SpecReset, i32 %data_1, i64 1, void @empty_8" [detector_solid/abs_solid_detector.cpp:402]   --->   Operation 52 'specreset' 'specreset_ln402' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%specreset_ln402 = specreset void @_ssdm_op_SpecReset, i32 %data_2, i64 1, void @empty_8" [detector_solid/abs_solid_detector.cpp:402]   --->   Operation 53 'specreset' 'specreset_ln402' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%specreset_ln402 = specreset void @_ssdm_op_SpecReset, i32 %data_3, i64 1, void @empty_8" [detector_solid/abs_solid_detector.cpp:402]   --->   Operation 54 'specreset' 'specreset_ln402' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%specreset_ln402 = specreset void @_ssdm_op_SpecReset, i32 %data_4, i64 1, void @empty_8" [detector_solid/abs_solid_detector.cpp:402]   --->   Operation 55 'specreset' 'specreset_ln402' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%specreset_ln402 = specreset void @_ssdm_op_SpecReset, i32 %data_5, i64 1, void @empty_8" [detector_solid/abs_solid_detector.cpp:402]   --->   Operation 56 'specreset' 'specreset_ln402' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%specreset_ln402 = specreset void @_ssdm_op_SpecReset, i32 %data_6, i64 1, void @empty_8" [detector_solid/abs_solid_detector.cpp:402]   --->   Operation 57 'specreset' 'specreset_ln402' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%specreset_ln402 = specreset void @_ssdm_op_SpecReset, i32 %data_7, i64 1, void @empty_8" [detector_solid/abs_solid_detector.cpp:402]   --->   Operation 58 'specreset' 'specreset_ln402' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %contr_taskId_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 59 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%specpipeline_ln367 = specpipeline void @_ssdm_op_SpecPipeline, i32 8, i32 0, i32 0, i32 0, void @empty_8" [detector_solid/abs_solid_detector.cpp:367->detector_solid/abs_solid_detector.cpp:381]   --->   Operation 60 'specpipeline' 'specpipeline_ln367' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/2] (5.43ns)   --->   "%cmp_i_i_i = fcmp_uno  i32 %data_0_load, i32 0" [C:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:636]   --->   Operation 61 'fcmp' 'cmp_i_i_i' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln35 = br i1 %cmp_i_i_i, void, void %.critedge.i" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 62 'br' 'br_ln35' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [2/2] (5.43ns)   --->   "%tmp_1 = fcmp_oeq  i32 %data_0_load, i32 inf" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 63 'fcmp' 'tmp_1' <Predicate = (!cmp_i_i_i)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [2/2] (5.43ns)   --->   "%tmp_3 = fcmp_oeq  i32 %data_0_load, i32 -inf" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 64 'fcmp' 'tmp_3' <Predicate = (!cmp_i_i_i)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.40>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%bitcast_ln35 = bitcast i32 %data_0_load" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 65 'bitcast' 'bitcast_ln35' <Predicate = (!cmp_i_i_i)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln35, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 66 'partselect' 'tmp' <Predicate = (!cmp_i_i_i)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%trunc_ln35 = trunc i32 %bitcast_ln35" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 67 'trunc' 'trunc_ln35' <Predicate = (!cmp_i_i_i)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (1.55ns)   --->   "%icmp_ln35 = icmp_ne  i8 %tmp, i8 255" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 68 'icmp' 'icmp_ln35' <Predicate = (!cmp_i_i_i)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 69 [1/1] (2.44ns)   --->   "%icmp_ln35_1 = icmp_eq  i23 %trunc_ln35, i23 0" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 69 'icmp' 'icmp_ln35_1' <Predicate = (!cmp_i_i_i)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node and_ln35)   --->   "%or_ln35_1 = or i1 %icmp_ln35_1, i1 %icmp_ln35" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 70 'or' 'or_ln35_1' <Predicate = (!cmp_i_i_i)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [1/2] (5.43ns)   --->   "%tmp_1 = fcmp_oeq  i32 %data_0_load, i32 inf" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 71 'fcmp' 'tmp_1' <Predicate = (!cmp_i_i_i)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [1/2] (5.43ns)   --->   "%tmp_3 = fcmp_oeq  i32 %data_0_load, i32 -inf" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 72 'fcmp' 'tmp_3' <Predicate = (!cmp_i_i_i)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node and_ln35)   --->   "%or_ln35_2 = or i1 %tmp_1, i1 %tmp_3" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 73 'or' 'or_ln35_2' <Predicate = (!cmp_i_i_i)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 74 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln35 = and i1 %or_ln35_1, i1 %or_ln35_2" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 74 'and' 'and_ln35' <Predicate = (!cmp_i_i_i)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln35 = br i1 %and_ln35, void, void %.critedge.i" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 75 'br' 'br_ln35' <Predicate = (!cmp_i_i_i)> <Delay = 0.00>
ST_4 : Operation 76 [2/2] (3.25ns)   --->   "%data_1_load = load i7 %data_1_addr" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 76 'load' 'data_1_load' <Predicate = (!cmp_i_i_i & !and_ln35)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 5 <SV = 4> <Delay = 8.68>
ST_5 : Operation 77 [1/2] (3.25ns)   --->   "%data_1_load = load i7 %data_1_addr" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 77 'load' 'data_1_load' <Predicate = (!cmp_i_i_i & !and_ln35)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_5 : Operation 78 [2/2] (5.43ns)   --->   "%cmp_i9_i_i = fcmp_uno  i32 %data_1_load, i32 0" [C:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:636]   --->   Operation 78 'fcmp' 'cmp_i9_i_i' <Predicate = (!cmp_i_i_i & !and_ln35)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.43>
ST_6 : Operation 79 [1/2] (5.43ns)   --->   "%cmp_i9_i_i = fcmp_uno  i32 %data_1_load, i32 0" [C:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:636]   --->   Operation 79 'fcmp' 'cmp_i9_i_i' <Predicate = (!cmp_i_i_i & !and_ln35)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln35 = br i1 %cmp_i9_i_i, void, void %.critedge.i" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 80 'br' 'br_ln35' <Predicate = (!cmp_i_i_i & !and_ln35)> <Delay = 0.00>
ST_6 : Operation 81 [2/2] (5.43ns)   --->   "%tmp_5 = fcmp_oeq  i32 %data_1_load, i32 inf" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 81 'fcmp' 'tmp_5' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 82 [2/2] (5.43ns)   --->   "%tmp_7 = fcmp_oeq  i32 %data_1_load, i32 -inf" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 82 'fcmp' 'tmp_7' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.40>
ST_7 : Operation 83 [1/1] (0.00ns)   --->   "%bitcast_ln35_1 = bitcast i32 %data_1_load" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 83 'bitcast' 'bitcast_ln35_1' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i)> <Delay = 0.00>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln35_1, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 84 'partselect' 'tmp_4' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i)> <Delay = 0.00>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "%trunc_ln35_1 = trunc i32 %bitcast_ln35_1" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 85 'trunc' 'trunc_ln35_1' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i)> <Delay = 0.00>
ST_7 : Operation 86 [1/1] (1.55ns)   --->   "%icmp_ln35_2 = icmp_ne  i8 %tmp_4, i8 255" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 86 'icmp' 'icmp_ln35_2' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 87 [1/1] (2.44ns)   --->   "%icmp_ln35_3 = icmp_eq  i23 %trunc_ln35_1, i23 0" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 87 'icmp' 'icmp_ln35_3' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node and_ln35_1)   --->   "%or_ln35 = or i1 %icmp_ln35_3, i1 %icmp_ln35_2" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 88 'or' 'or_ln35' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 89 [1/2] (5.43ns)   --->   "%tmp_5 = fcmp_oeq  i32 %data_1_load, i32 inf" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 89 'fcmp' 'tmp_5' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 90 [1/2] (5.43ns)   --->   "%tmp_7 = fcmp_oeq  i32 %data_1_load, i32 -inf" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 90 'fcmp' 'tmp_7' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node and_ln35_1)   --->   "%or_ln35_3 = or i1 %tmp_5, i1 %tmp_7" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 91 'or' 'or_ln35_3' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 92 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln35_1 = and i1 %or_ln35, i1 %or_ln35_3" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 92 'and' 'and_ln35_1' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln35 = br i1 %and_ln35_1, void, void %.critedge.i" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 93 'br' 'br_ln35' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i)> <Delay = 0.00>
ST_7 : Operation 94 [2/2] (3.25ns)   --->   "%data_2_load = load i7 %data_2_addr" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 94 'load' 'data_2_load' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 8 <SV = 7> <Delay = 8.68>
ST_8 : Operation 95 [1/2] (3.25ns)   --->   "%data_2_load = load i7 %data_2_addr" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 95 'load' 'data_2_load' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_8 : Operation 96 [2/2] (5.43ns)   --->   "%cmp_i10_i_i = fcmp_uno  i32 %data_2_load, i32 0" [C:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:636]   --->   Operation 96 'fcmp' 'cmp_i10_i_i' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 5.43>
ST_9 : Operation 97 [1/2] (5.43ns)   --->   "%cmp_i10_i_i = fcmp_uno  i32 %data_2_load, i32 0" [C:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:636]   --->   Operation 97 'fcmp' 'cmp_i10_i_i' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 98 [1/1] (0.00ns)   --->   "%br_ln35 = br i1 %cmp_i10_i_i, void, void %.critedge.i" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 98 'br' 'br_ln35' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1)> <Delay = 0.00>
ST_9 : Operation 99 [2/2] (5.43ns)   --->   "%tmp_9 = fcmp_oeq  i32 %data_2_load, i32 inf" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 99 'fcmp' 'tmp_9' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 100 [2/2] (5.43ns)   --->   "%tmp_s = fcmp_oeq  i32 %data_2_load, i32 -inf" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 100 'fcmp' 'tmp_s' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.40>
ST_10 : Operation 101 [1/1] (0.00ns)   --->   "%bitcast_ln35_2 = bitcast i32 %data_2_load" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 101 'bitcast' 'bitcast_ln35_2' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i)> <Delay = 0.00>
ST_10 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln35_2, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 102 'partselect' 'tmp_8' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i)> <Delay = 0.00>
ST_10 : Operation 103 [1/1] (0.00ns)   --->   "%trunc_ln35_2 = trunc i32 %bitcast_ln35_2" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 103 'trunc' 'trunc_ln35_2' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i)> <Delay = 0.00>
ST_10 : Operation 104 [1/1] (1.55ns)   --->   "%icmp_ln35_4 = icmp_ne  i8 %tmp_8, i8 255" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 104 'icmp' 'icmp_ln35_4' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 105 [1/1] (2.44ns)   --->   "%icmp_ln35_5 = icmp_eq  i23 %trunc_ln35_2, i23 0" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 105 'icmp' 'icmp_ln35_5' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node and_ln35_2)   --->   "%or_ln35_4 = or i1 %icmp_ln35_5, i1 %icmp_ln35_4" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 106 'or' 'or_ln35_4' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 107 [1/2] (5.43ns)   --->   "%tmp_9 = fcmp_oeq  i32 %data_2_load, i32 inf" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 107 'fcmp' 'tmp_9' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 108 [1/2] (5.43ns)   --->   "%tmp_s = fcmp_oeq  i32 %data_2_load, i32 -inf" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 108 'fcmp' 'tmp_s' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node and_ln35_2)   --->   "%or_ln35_5 = or i1 %tmp_9, i1 %tmp_s" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 109 'or' 'or_ln35_5' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 110 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln35_2 = and i1 %or_ln35_4, i1 %or_ln35_5" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 110 'and' 'and_ln35_2' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 111 [1/1] (0.00ns)   --->   "%br_ln35 = br i1 %and_ln35_2, void, void %.critedge.i" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 111 'br' 'br_ln35' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i)> <Delay = 0.00>
ST_10 : Operation 112 [2/2] (3.25ns)   --->   "%data_3_load = load i7 %data_3_addr" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 112 'load' 'data_3_load' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i & !and_ln35_2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 11 <SV = 10> <Delay = 8.68>
ST_11 : Operation 113 [1/2] (3.25ns)   --->   "%data_3_load = load i7 %data_3_addr" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 113 'load' 'data_3_load' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i & !and_ln35_2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_11 : Operation 114 [2/2] (5.43ns)   --->   "%cmp_i11_i_i = fcmp_uno  i32 %data_3_load, i32 0" [C:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:636]   --->   Operation 114 'fcmp' 'cmp_i11_i_i' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i & !and_ln35_2)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 5.43>
ST_12 : Operation 115 [1/2] (5.43ns)   --->   "%cmp_i11_i_i = fcmp_uno  i32 %data_3_load, i32 0" [C:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:636]   --->   Operation 115 'fcmp' 'cmp_i11_i_i' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i & !and_ln35_2)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 116 [1/1] (0.00ns)   --->   "%br_ln35 = br i1 %cmp_i11_i_i, void, void %.critedge.i" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 116 'br' 'br_ln35' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i & !and_ln35_2)> <Delay = 0.00>
ST_12 : Operation 117 [2/2] (5.43ns)   --->   "%tmp_6 = fcmp_oeq  i32 %data_3_load, i32 inf" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 117 'fcmp' 'tmp_6' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i & !and_ln35_2 & !cmp_i11_i_i)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 118 [2/2] (5.43ns)   --->   "%tmp_10 = fcmp_oeq  i32 %data_3_load, i32 -inf" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 118 'fcmp' 'tmp_10' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i & !and_ln35_2 & !cmp_i11_i_i)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.40>
ST_13 : Operation 119 [1/1] (0.00ns)   --->   "%bitcast_ln35_3 = bitcast i32 %data_3_load" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 119 'bitcast' 'bitcast_ln35_3' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i & !and_ln35_2 & !cmp_i11_i_i)> <Delay = 0.00>
ST_13 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln35_3, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 120 'partselect' 'tmp_2' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i & !and_ln35_2 & !cmp_i11_i_i)> <Delay = 0.00>
ST_13 : Operation 121 [1/1] (0.00ns)   --->   "%trunc_ln35_3 = trunc i32 %bitcast_ln35_3" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 121 'trunc' 'trunc_ln35_3' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i & !and_ln35_2 & !cmp_i11_i_i)> <Delay = 0.00>
ST_13 : Operation 122 [1/1] (1.55ns)   --->   "%icmp_ln35_6 = icmp_ne  i8 %tmp_2, i8 255" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 122 'icmp' 'icmp_ln35_6' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i & !and_ln35_2 & !cmp_i11_i_i)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 123 [1/1] (2.44ns)   --->   "%icmp_ln35_7 = icmp_eq  i23 %trunc_ln35_3, i23 0" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 123 'icmp' 'icmp_ln35_7' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i & !and_ln35_2 & !cmp_i11_i_i)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node and_ln35_3)   --->   "%or_ln35_6 = or i1 %icmp_ln35_7, i1 %icmp_ln35_6" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 124 'or' 'or_ln35_6' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i & !and_ln35_2 & !cmp_i11_i_i)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 125 [1/2] (5.43ns)   --->   "%tmp_6 = fcmp_oeq  i32 %data_3_load, i32 inf" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 125 'fcmp' 'tmp_6' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i & !and_ln35_2 & !cmp_i11_i_i)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 126 [1/2] (5.43ns)   --->   "%tmp_10 = fcmp_oeq  i32 %data_3_load, i32 -inf" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 126 'fcmp' 'tmp_10' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i & !and_ln35_2 & !cmp_i11_i_i)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node and_ln35_3)   --->   "%or_ln35_7 = or i1 %tmp_6, i1 %tmp_10" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 127 'or' 'or_ln35_7' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i & !and_ln35_2 & !cmp_i11_i_i)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 128 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln35_3 = and i1 %or_ln35_6, i1 %or_ln35_7" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 128 'and' 'and_ln35_3' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i & !and_ln35_2 & !cmp_i11_i_i)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 129 [1/1] (0.00ns)   --->   "%br_ln35 = br i1 %and_ln35_3, void, void %.critedge.i" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 129 'br' 'br_ln35' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i & !and_ln35_2 & !cmp_i11_i_i)> <Delay = 0.00>
ST_13 : Operation 130 [2/2] (3.25ns)   --->   "%data_4_load = load i7 %data_4_addr" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 130 'load' 'data_4_load' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i & !and_ln35_2 & !cmp_i11_i_i & !and_ln35_3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 14 <SV = 13> <Delay = 8.68>
ST_14 : Operation 131 [1/2] (3.25ns)   --->   "%data_4_load = load i7 %data_4_addr" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 131 'load' 'data_4_load' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i & !and_ln35_2 & !cmp_i11_i_i & !and_ln35_3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_14 : Operation 132 [2/2] (5.43ns)   --->   "%cmp_i12_i_i = fcmp_uno  i32 %data_4_load, i32 0" [C:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:636]   --->   Operation 132 'fcmp' 'cmp_i12_i_i' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i & !and_ln35_2 & !cmp_i11_i_i & !and_ln35_3)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 5.43>
ST_15 : Operation 133 [1/2] (5.43ns)   --->   "%cmp_i12_i_i = fcmp_uno  i32 %data_4_load, i32 0" [C:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:636]   --->   Operation 133 'fcmp' 'cmp_i12_i_i' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i & !and_ln35_2 & !cmp_i11_i_i & !and_ln35_3)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 134 [1/1] (0.00ns)   --->   "%br_ln35 = br i1 %cmp_i12_i_i, void, void %.critedge.i" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 134 'br' 'br_ln35' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i & !and_ln35_2 & !cmp_i11_i_i & !and_ln35_3)> <Delay = 0.00>
ST_15 : Operation 135 [2/2] (5.43ns)   --->   "%tmp_12 = fcmp_oeq  i32 %data_4_load, i32 inf" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 135 'fcmp' 'tmp_12' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i & !and_ln35_2 & !cmp_i11_i_i & !and_ln35_3 & !cmp_i12_i_i)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 136 [2/2] (5.43ns)   --->   "%tmp_13 = fcmp_oeq  i32 %data_4_load, i32 -inf" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 136 'fcmp' 'tmp_13' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i & !and_ln35_2 & !cmp_i11_i_i & !and_ln35_3 & !cmp_i12_i_i)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.40>
ST_16 : Operation 137 [1/1] (0.00ns)   --->   "%bitcast_ln35_4 = bitcast i32 %data_4_load" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 137 'bitcast' 'bitcast_ln35_4' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i & !and_ln35_2 & !cmp_i11_i_i & !and_ln35_3 & !cmp_i12_i_i)> <Delay = 0.00>
ST_16 : Operation 138 [1/1] (0.00ns)   --->   "%tmp_11 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln35_4, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 138 'partselect' 'tmp_11' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i & !and_ln35_2 & !cmp_i11_i_i & !and_ln35_3 & !cmp_i12_i_i)> <Delay = 0.00>
ST_16 : Operation 139 [1/1] (0.00ns)   --->   "%trunc_ln35_4 = trunc i32 %bitcast_ln35_4" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 139 'trunc' 'trunc_ln35_4' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i & !and_ln35_2 & !cmp_i11_i_i & !and_ln35_3 & !cmp_i12_i_i)> <Delay = 0.00>
ST_16 : Operation 140 [1/1] (1.55ns)   --->   "%icmp_ln35_8 = icmp_ne  i8 %tmp_11, i8 255" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 140 'icmp' 'icmp_ln35_8' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i & !and_ln35_2 & !cmp_i11_i_i & !and_ln35_3 & !cmp_i12_i_i)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 141 [1/1] (2.44ns)   --->   "%icmp_ln35_9 = icmp_eq  i23 %trunc_ln35_4, i23 0" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 141 'icmp' 'icmp_ln35_9' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i & !and_ln35_2 & !cmp_i11_i_i & !and_ln35_3 & !cmp_i12_i_i)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node and_ln35_4)   --->   "%or_ln35_8 = or i1 %icmp_ln35_9, i1 %icmp_ln35_8" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 142 'or' 'or_ln35_8' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i & !and_ln35_2 & !cmp_i11_i_i & !and_ln35_3 & !cmp_i12_i_i)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 143 [1/2] (5.43ns)   --->   "%tmp_12 = fcmp_oeq  i32 %data_4_load, i32 inf" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 143 'fcmp' 'tmp_12' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i & !and_ln35_2 & !cmp_i11_i_i & !and_ln35_3 & !cmp_i12_i_i)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 144 [1/2] (5.43ns)   --->   "%tmp_13 = fcmp_oeq  i32 %data_4_load, i32 -inf" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 144 'fcmp' 'tmp_13' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i & !and_ln35_2 & !cmp_i11_i_i & !and_ln35_3 & !cmp_i12_i_i)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node and_ln35_4)   --->   "%or_ln35_9 = or i1 %tmp_12, i1 %tmp_13" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 145 'or' 'or_ln35_9' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i & !and_ln35_2 & !cmp_i11_i_i & !and_ln35_3 & !cmp_i12_i_i)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 146 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln35_4 = and i1 %or_ln35_8, i1 %or_ln35_9" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 146 'and' 'and_ln35_4' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i & !and_ln35_2 & !cmp_i11_i_i & !and_ln35_3 & !cmp_i12_i_i)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 147 [1/1] (0.00ns)   --->   "%br_ln35 = br i1 %and_ln35_4, void, void %.critedge.i" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 147 'br' 'br_ln35' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i & !and_ln35_2 & !cmp_i11_i_i & !and_ln35_3 & !cmp_i12_i_i)> <Delay = 0.00>
ST_16 : Operation 148 [2/2] (3.25ns)   --->   "%data_5_load = load i7 %data_5_addr" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 148 'load' 'data_5_load' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i & !and_ln35_2 & !cmp_i11_i_i & !and_ln35_3 & !cmp_i12_i_i & !and_ln35_4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 17 <SV = 16> <Delay = 8.68>
ST_17 : Operation 149 [1/2] (3.25ns)   --->   "%data_5_load = load i7 %data_5_addr" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 149 'load' 'data_5_load' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i & !and_ln35_2 & !cmp_i11_i_i & !and_ln35_3 & !cmp_i12_i_i & !and_ln35_4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_17 : Operation 150 [2/2] (5.43ns)   --->   "%cmp_i13_i_i = fcmp_uno  i32 %data_5_load, i32 0" [C:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:636]   --->   Operation 150 'fcmp' 'cmp_i13_i_i' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i & !and_ln35_2 & !cmp_i11_i_i & !and_ln35_3 & !cmp_i12_i_i & !and_ln35_4)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 5.43>
ST_18 : Operation 151 [1/2] (5.43ns)   --->   "%cmp_i13_i_i = fcmp_uno  i32 %data_5_load, i32 0" [C:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:636]   --->   Operation 151 'fcmp' 'cmp_i13_i_i' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i & !and_ln35_2 & !cmp_i11_i_i & !and_ln35_3 & !cmp_i12_i_i & !and_ln35_4)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 152 [1/1] (0.00ns)   --->   "%br_ln35 = br i1 %cmp_i13_i_i, void, void %.critedge.i" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 152 'br' 'br_ln35' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i & !and_ln35_2 & !cmp_i11_i_i & !and_ln35_3 & !cmp_i12_i_i & !and_ln35_4)> <Delay = 0.00>
ST_18 : Operation 153 [2/2] (5.43ns)   --->   "%tmp_15 = fcmp_oeq  i32 %data_5_load, i32 inf" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 153 'fcmp' 'tmp_15' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i & !and_ln35_2 & !cmp_i11_i_i & !and_ln35_3 & !cmp_i12_i_i & !and_ln35_4 & !cmp_i13_i_i)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 154 [2/2] (5.43ns)   --->   "%tmp_16 = fcmp_oeq  i32 %data_5_load, i32 -inf" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 154 'fcmp' 'tmp_16' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i & !and_ln35_2 & !cmp_i11_i_i & !and_ln35_3 & !cmp_i12_i_i & !and_ln35_4 & !cmp_i13_i_i)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 6.40>
ST_19 : Operation 155 [1/1] (0.00ns)   --->   "%bitcast_ln35_5 = bitcast i32 %data_5_load" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 155 'bitcast' 'bitcast_ln35_5' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i & !and_ln35_2 & !cmp_i11_i_i & !and_ln35_3 & !cmp_i12_i_i & !and_ln35_4 & !cmp_i13_i_i)> <Delay = 0.00>
ST_19 : Operation 156 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln35_5, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 156 'partselect' 'tmp_14' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i & !and_ln35_2 & !cmp_i11_i_i & !and_ln35_3 & !cmp_i12_i_i & !and_ln35_4 & !cmp_i13_i_i)> <Delay = 0.00>
ST_19 : Operation 157 [1/1] (0.00ns)   --->   "%trunc_ln35_5 = trunc i32 %bitcast_ln35_5" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 157 'trunc' 'trunc_ln35_5' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i & !and_ln35_2 & !cmp_i11_i_i & !and_ln35_3 & !cmp_i12_i_i & !and_ln35_4 & !cmp_i13_i_i)> <Delay = 0.00>
ST_19 : Operation 158 [1/1] (1.55ns)   --->   "%icmp_ln35_10 = icmp_ne  i8 %tmp_14, i8 255" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 158 'icmp' 'icmp_ln35_10' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i & !and_ln35_2 & !cmp_i11_i_i & !and_ln35_3 & !cmp_i12_i_i & !and_ln35_4 & !cmp_i13_i_i)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 159 [1/1] (2.44ns)   --->   "%icmp_ln35_11 = icmp_eq  i23 %trunc_ln35_5, i23 0" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 159 'icmp' 'icmp_ln35_11' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i & !and_ln35_2 & !cmp_i11_i_i & !and_ln35_3 & !cmp_i12_i_i & !and_ln35_4 & !cmp_i13_i_i)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node and_ln35_5)   --->   "%or_ln35_10 = or i1 %icmp_ln35_11, i1 %icmp_ln35_10" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 160 'or' 'or_ln35_10' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i & !and_ln35_2 & !cmp_i11_i_i & !and_ln35_3 & !cmp_i12_i_i & !and_ln35_4 & !cmp_i13_i_i)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 161 [1/2] (5.43ns)   --->   "%tmp_15 = fcmp_oeq  i32 %data_5_load, i32 inf" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 161 'fcmp' 'tmp_15' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i & !and_ln35_2 & !cmp_i11_i_i & !and_ln35_3 & !cmp_i12_i_i & !and_ln35_4 & !cmp_i13_i_i)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 162 [1/2] (5.43ns)   --->   "%tmp_16 = fcmp_oeq  i32 %data_5_load, i32 -inf" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 162 'fcmp' 'tmp_16' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i & !and_ln35_2 & !cmp_i11_i_i & !and_ln35_3 & !cmp_i12_i_i & !and_ln35_4 & !cmp_i13_i_i)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node and_ln35_5)   --->   "%or_ln35_11 = or i1 %tmp_15, i1 %tmp_16" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 163 'or' 'or_ln35_11' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i & !and_ln35_2 & !cmp_i11_i_i & !and_ln35_3 & !cmp_i12_i_i & !and_ln35_4 & !cmp_i13_i_i)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 164 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln35_5 = and i1 %or_ln35_10, i1 %or_ln35_11" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 164 'and' 'and_ln35_5' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i & !and_ln35_2 & !cmp_i11_i_i & !and_ln35_3 & !cmp_i12_i_i & !and_ln35_4 & !cmp_i13_i_i)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 165 [1/1] (0.00ns)   --->   "%br_ln35 = br i1 %and_ln35_5, void, void %.critedge.i" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 165 'br' 'br_ln35' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i & !and_ln35_2 & !cmp_i11_i_i & !and_ln35_3 & !cmp_i12_i_i & !and_ln35_4 & !cmp_i13_i_i)> <Delay = 0.00>
ST_19 : Operation 166 [2/2] (3.25ns)   --->   "%data_6_load = load i7 %data_6_addr" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 166 'load' 'data_6_load' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i & !and_ln35_2 & !cmp_i11_i_i & !and_ln35_3 & !cmp_i12_i_i & !and_ln35_4 & !cmp_i13_i_i & !and_ln35_5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 20 <SV = 19> <Delay = 8.68>
ST_20 : Operation 167 [1/2] (3.25ns)   --->   "%data_6_load = load i7 %data_6_addr" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 167 'load' 'data_6_load' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i & !and_ln35_2 & !cmp_i11_i_i & !and_ln35_3 & !cmp_i12_i_i & !and_ln35_4 & !cmp_i13_i_i & !and_ln35_5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_20 : Operation 168 [2/2] (5.43ns)   --->   "%cmp_i14_i_i = fcmp_uno  i32 %data_6_load, i32 0" [C:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:636]   --->   Operation 168 'fcmp' 'cmp_i14_i_i' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i & !and_ln35_2 & !cmp_i11_i_i & !and_ln35_3 & !cmp_i12_i_i & !and_ln35_4 & !cmp_i13_i_i & !and_ln35_5)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 5.43>
ST_21 : Operation 169 [1/2] (5.43ns)   --->   "%cmp_i14_i_i = fcmp_uno  i32 %data_6_load, i32 0" [C:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:636]   --->   Operation 169 'fcmp' 'cmp_i14_i_i' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i & !and_ln35_2 & !cmp_i11_i_i & !and_ln35_3 & !cmp_i12_i_i & !and_ln35_4 & !cmp_i13_i_i & !and_ln35_5)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 170 [1/1] (0.00ns)   --->   "%br_ln35 = br i1 %cmp_i14_i_i, void, void %.critedge.i" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 170 'br' 'br_ln35' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i & !and_ln35_2 & !cmp_i11_i_i & !and_ln35_3 & !cmp_i12_i_i & !and_ln35_4 & !cmp_i13_i_i & !and_ln35_5)> <Delay = 0.00>
ST_21 : Operation 171 [2/2] (5.43ns)   --->   "%tmp_18 = fcmp_oeq  i32 %data_6_load, i32 inf" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 171 'fcmp' 'tmp_18' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i & !and_ln35_2 & !cmp_i11_i_i & !and_ln35_3 & !cmp_i12_i_i & !and_ln35_4 & !cmp_i13_i_i & !and_ln35_5 & !cmp_i14_i_i)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 172 [2/2] (5.43ns)   --->   "%tmp_19 = fcmp_oeq  i32 %data_6_load, i32 -inf" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 172 'fcmp' 'tmp_19' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i & !and_ln35_2 & !cmp_i11_i_i & !and_ln35_3 & !cmp_i12_i_i & !and_ln35_4 & !cmp_i13_i_i & !and_ln35_5 & !cmp_i14_i_i)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 6.40>
ST_22 : Operation 173 [1/1] (0.00ns)   --->   "%bitcast_ln35_6 = bitcast i32 %data_6_load" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 173 'bitcast' 'bitcast_ln35_6' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i & !and_ln35_2 & !cmp_i11_i_i & !and_ln35_3 & !cmp_i12_i_i & !and_ln35_4 & !cmp_i13_i_i & !and_ln35_5 & !cmp_i14_i_i)> <Delay = 0.00>
ST_22 : Operation 174 [1/1] (0.00ns)   --->   "%tmp_17 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln35_6, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 174 'partselect' 'tmp_17' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i & !and_ln35_2 & !cmp_i11_i_i & !and_ln35_3 & !cmp_i12_i_i & !and_ln35_4 & !cmp_i13_i_i & !and_ln35_5 & !cmp_i14_i_i)> <Delay = 0.00>
ST_22 : Operation 175 [1/1] (0.00ns)   --->   "%trunc_ln35_6 = trunc i32 %bitcast_ln35_6" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 175 'trunc' 'trunc_ln35_6' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i & !and_ln35_2 & !cmp_i11_i_i & !and_ln35_3 & !cmp_i12_i_i & !and_ln35_4 & !cmp_i13_i_i & !and_ln35_5 & !cmp_i14_i_i)> <Delay = 0.00>
ST_22 : Operation 176 [1/1] (1.55ns)   --->   "%icmp_ln35_12 = icmp_ne  i8 %tmp_17, i8 255" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 176 'icmp' 'icmp_ln35_12' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i & !and_ln35_2 & !cmp_i11_i_i & !and_ln35_3 & !cmp_i12_i_i & !and_ln35_4 & !cmp_i13_i_i & !and_ln35_5 & !cmp_i14_i_i)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 177 [1/1] (2.44ns)   --->   "%icmp_ln35_13 = icmp_eq  i23 %trunc_ln35_6, i23 0" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 177 'icmp' 'icmp_ln35_13' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i & !and_ln35_2 & !cmp_i11_i_i & !and_ln35_3 & !cmp_i12_i_i & !and_ln35_4 & !cmp_i13_i_i & !and_ln35_5 & !cmp_i14_i_i)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node and_ln35_6)   --->   "%or_ln35_12 = or i1 %icmp_ln35_13, i1 %icmp_ln35_12" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 178 'or' 'or_ln35_12' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i & !and_ln35_2 & !cmp_i11_i_i & !and_ln35_3 & !cmp_i12_i_i & !and_ln35_4 & !cmp_i13_i_i & !and_ln35_5 & !cmp_i14_i_i)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 179 [1/2] (5.43ns)   --->   "%tmp_18 = fcmp_oeq  i32 %data_6_load, i32 inf" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 179 'fcmp' 'tmp_18' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i & !and_ln35_2 & !cmp_i11_i_i & !and_ln35_3 & !cmp_i12_i_i & !and_ln35_4 & !cmp_i13_i_i & !and_ln35_5 & !cmp_i14_i_i)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 180 [1/2] (5.43ns)   --->   "%tmp_19 = fcmp_oeq  i32 %data_6_load, i32 -inf" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 180 'fcmp' 'tmp_19' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i & !and_ln35_2 & !cmp_i11_i_i & !and_ln35_3 & !cmp_i12_i_i & !and_ln35_4 & !cmp_i13_i_i & !and_ln35_5 & !cmp_i14_i_i)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node and_ln35_6)   --->   "%or_ln35_13 = or i1 %tmp_18, i1 %tmp_19" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 181 'or' 'or_ln35_13' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i & !and_ln35_2 & !cmp_i11_i_i & !and_ln35_3 & !cmp_i12_i_i & !and_ln35_4 & !cmp_i13_i_i & !and_ln35_5 & !cmp_i14_i_i)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 182 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln35_6 = and i1 %or_ln35_12, i1 %or_ln35_13" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 182 'and' 'and_ln35_6' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i & !and_ln35_2 & !cmp_i11_i_i & !and_ln35_3 & !cmp_i12_i_i & !and_ln35_4 & !cmp_i13_i_i & !and_ln35_5 & !cmp_i14_i_i)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 183 [1/1] (0.00ns)   --->   "%br_ln35 = br i1 %and_ln35_6, void, void %.critedge.i" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 183 'br' 'br_ln35' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i & !and_ln35_2 & !cmp_i11_i_i & !and_ln35_3 & !cmp_i12_i_i & !and_ln35_4 & !cmp_i13_i_i & !and_ln35_5 & !cmp_i14_i_i)> <Delay = 0.00>
ST_22 : Operation 184 [2/2] (3.25ns)   --->   "%data_7_load = load i7 %data_7_addr" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 184 'load' 'data_7_load' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i & !and_ln35_2 & !cmp_i11_i_i & !and_ln35_3 & !cmp_i12_i_i & !and_ln35_4 & !cmp_i13_i_i & !and_ln35_5 & !cmp_i14_i_i & !and_ln35_6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 23 <SV = 22> <Delay = 8.68>
ST_23 : Operation 185 [1/2] (3.25ns)   --->   "%data_7_load = load i7 %data_7_addr" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 185 'load' 'data_7_load' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i & !and_ln35_2 & !cmp_i11_i_i & !and_ln35_3 & !cmp_i12_i_i & !and_ln35_4 & !cmp_i13_i_i & !and_ln35_5 & !cmp_i14_i_i & !and_ln35_6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_23 : Operation 186 [2/2] (5.43ns)   --->   "%cmp_i15_i_i = fcmp_uno  i32 %data_7_load, i32 0" [C:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:636]   --->   Operation 186 'fcmp' 'cmp_i15_i_i' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i & !and_ln35_2 & !cmp_i11_i_i & !and_ln35_3 & !cmp_i12_i_i & !and_ln35_4 & !cmp_i13_i_i & !and_ln35_5 & !cmp_i14_i_i & !and_ln35_6)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 5.43>
ST_24 : Operation 187 [1/2] (5.43ns)   --->   "%cmp_i15_i_i = fcmp_uno  i32 %data_7_load, i32 0" [C:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:636]   --->   Operation 187 'fcmp' 'cmp_i15_i_i' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i & !and_ln35_2 & !cmp_i11_i_i & !and_ln35_3 & !cmp_i12_i_i & !and_ln35_4 & !cmp_i13_i_i & !and_ln35_5 & !cmp_i14_i_i & !and_ln35_6)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 188 [1/1] (0.00ns)   --->   "%br_ln35 = br i1 %cmp_i15_i_i, void, void %.critedge.i" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 188 'br' 'br_ln35' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i & !and_ln35_2 & !cmp_i11_i_i & !and_ln35_3 & !cmp_i12_i_i & !and_ln35_4 & !cmp_i13_i_i & !and_ln35_5 & !cmp_i14_i_i & !and_ln35_6)> <Delay = 0.00>
ST_24 : Operation 189 [2/2] (5.43ns)   --->   "%tmp_21 = fcmp_oeq  i32 %data_7_load, i32 inf" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 189 'fcmp' 'tmp_21' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i & !and_ln35_2 & !cmp_i11_i_i & !and_ln35_3 & !cmp_i12_i_i & !and_ln35_4 & !cmp_i13_i_i & !and_ln35_5 & !cmp_i14_i_i & !and_ln35_6 & !cmp_i15_i_i)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 190 [2/2] (5.43ns)   --->   "%tmp_22 = fcmp_oeq  i32 %data_7_load, i32 -inf" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 190 'fcmp' 'tmp_22' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i & !and_ln35_2 & !cmp_i11_i_i & !and_ln35_3 & !cmp_i12_i_i & !and_ln35_4 & !cmp_i13_i_i & !and_ln35_5 & !cmp_i14_i_i & !and_ln35_6 & !cmp_i15_i_i)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 6.40>
ST_25 : Operation 191 [1/1] (0.00ns)   --->   "%bitcast_ln35_7 = bitcast i32 %data_7_load" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 191 'bitcast' 'bitcast_ln35_7' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i & !and_ln35_2 & !cmp_i11_i_i & !and_ln35_3 & !cmp_i12_i_i & !and_ln35_4 & !cmp_i13_i_i & !and_ln35_5 & !cmp_i14_i_i & !and_ln35_6 & !cmp_i15_i_i)> <Delay = 0.00>
ST_25 : Operation 192 [1/1] (0.00ns)   --->   "%tmp_20 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln35_7, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 192 'partselect' 'tmp_20' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i & !and_ln35_2 & !cmp_i11_i_i & !and_ln35_3 & !cmp_i12_i_i & !and_ln35_4 & !cmp_i13_i_i & !and_ln35_5 & !cmp_i14_i_i & !and_ln35_6 & !cmp_i15_i_i)> <Delay = 0.00>
ST_25 : Operation 193 [1/1] (0.00ns)   --->   "%trunc_ln35_7 = trunc i32 %bitcast_ln35_7" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 193 'trunc' 'trunc_ln35_7' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i & !and_ln35_2 & !cmp_i11_i_i & !and_ln35_3 & !cmp_i12_i_i & !and_ln35_4 & !cmp_i13_i_i & !and_ln35_5 & !cmp_i14_i_i & !and_ln35_6 & !cmp_i15_i_i)> <Delay = 0.00>
ST_25 : Operation 194 [1/1] (1.55ns)   --->   "%icmp_ln35_14 = icmp_ne  i8 %tmp_20, i8 255" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 194 'icmp' 'icmp_ln35_14' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i & !and_ln35_2 & !cmp_i11_i_i & !and_ln35_3 & !cmp_i12_i_i & !and_ln35_4 & !cmp_i13_i_i & !and_ln35_5 & !cmp_i14_i_i & !and_ln35_6 & !cmp_i15_i_i)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 195 [1/1] (2.44ns)   --->   "%icmp_ln35_15 = icmp_eq  i23 %trunc_ln35_7, i23 0" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 195 'icmp' 'icmp_ln35_15' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i & !and_ln35_2 & !cmp_i11_i_i & !and_ln35_3 & !cmp_i12_i_i & !and_ln35_4 & !cmp_i13_i_i & !and_ln35_5 & !cmp_i14_i_i & !and_ln35_6 & !cmp_i15_i_i)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 196 [1/1] (0.00ns) (grouped into LUT with out node and_ln35_7)   --->   "%or_ln35_14 = or i1 %icmp_ln35_15, i1 %icmp_ln35_14" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 196 'or' 'or_ln35_14' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i & !and_ln35_2 & !cmp_i11_i_i & !and_ln35_3 & !cmp_i12_i_i & !and_ln35_4 & !cmp_i13_i_i & !and_ln35_5 & !cmp_i14_i_i & !and_ln35_6 & !cmp_i15_i_i)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 197 [1/2] (5.43ns)   --->   "%tmp_21 = fcmp_oeq  i32 %data_7_load, i32 inf" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 197 'fcmp' 'tmp_21' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i & !and_ln35_2 & !cmp_i11_i_i & !and_ln35_3 & !cmp_i12_i_i & !and_ln35_4 & !cmp_i13_i_i & !and_ln35_5 & !cmp_i14_i_i & !and_ln35_6 & !cmp_i15_i_i)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 198 [1/2] (5.43ns)   --->   "%tmp_22 = fcmp_oeq  i32 %data_7_load, i32 -inf" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 198 'fcmp' 'tmp_22' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i & !and_ln35_2 & !cmp_i11_i_i & !and_ln35_3 & !cmp_i12_i_i & !and_ln35_4 & !cmp_i13_i_i & !and_ln35_5 & !cmp_i14_i_i & !and_ln35_6 & !cmp_i15_i_i)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node and_ln35_7)   --->   "%or_ln35_15 = or i1 %tmp_21, i1 %tmp_22" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 199 'or' 'or_ln35_15' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i & !and_ln35_2 & !cmp_i11_i_i & !and_ln35_3 & !cmp_i12_i_i & !and_ln35_4 & !cmp_i13_i_i & !and_ln35_5 & !cmp_i14_i_i & !and_ln35_6 & !cmp_i15_i_i)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 200 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln35_7 = and i1 %or_ln35_14, i1 %or_ln35_15" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 200 'and' 'and_ln35_7' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i & !and_ln35_2 & !cmp_i11_i_i & !and_ln35_3 & !cmp_i12_i_i & !and_ln35_4 & !cmp_i13_i_i & !and_ln35_5 & !cmp_i14_i_i & !and_ln35_6 & !cmp_i15_i_i)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 201 [1/1] (0.00ns)   --->   "%br_ln35 = br i1 %and_ln35_7, void %_Z8is_validPf.exit.i, void %.critedge.i" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 201 'br' 'br_ln35' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i & !and_ln35_2 & !cmp_i11_i_i & !and_ln35_3 & !cmp_i12_i_i & !and_ln35_4 & !cmp_i13_i_i & !and_ln35_5 & !cmp_i14_i_i & !and_ln35_6 & !cmp_i15_i_i)> <Delay = 0.00>

State 26 <SV = 25> <Delay = 5.43>
ST_26 : Operation 202 [10/10] (5.43ns)   --->   "%tmp_i = call i5 @find_region, i32 %data_0_load, i32 %data_1_load, i32 %data_2_load, i32 %data_3_load, i32 %data_4_load, i32 %data_5_load, i32 %data_6_load, i32 %data_7_load" [detector_solid/abs_solid_detector.cpp:369->detector_solid/abs_solid_detector.cpp:381]   --->   Operation 202 'call' 'tmp_i' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i & !and_ln35_2 & !cmp_i11_i_i & !and_ln35_3 & !cmp_i12_i_i & !and_ln35_4 & !cmp_i13_i_i & !and_ln35_5 & !cmp_i14_i_i & !and_ln35_6 & !cmp_i15_i_i & !and_ln35_7)> <Delay = 5.43> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 26> <Delay = 14.0>
ST_27 : Operation 203 [9/10] (14.0ns)   --->   "%tmp_i = call i5 @find_region, i32 %data_0_load, i32 %data_1_load, i32 %data_2_load, i32 %data_3_load, i32 %data_4_load, i32 %data_5_load, i32 %data_6_load, i32 %data_7_load" [detector_solid/abs_solid_detector.cpp:369->detector_solid/abs_solid_detector.cpp:381]   --->   Operation 203 'call' 'tmp_i' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i & !and_ln35_2 & !cmp_i11_i_i & !and_ln35_3 & !cmp_i12_i_i & !and_ln35_4 & !cmp_i13_i_i & !and_ln35_5 & !cmp_i14_i_i & !and_ln35_6 & !cmp_i15_i_i & !and_ln35_7)> <Delay = 14.0> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 27> <Delay = 14.0>
ST_28 : Operation 204 [8/10] (14.0ns)   --->   "%tmp_i = call i5 @find_region, i32 %data_0_load, i32 %data_1_load, i32 %data_2_load, i32 %data_3_load, i32 %data_4_load, i32 %data_5_load, i32 %data_6_load, i32 %data_7_load" [detector_solid/abs_solid_detector.cpp:369->detector_solid/abs_solid_detector.cpp:381]   --->   Operation 204 'call' 'tmp_i' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i & !and_ln35_2 & !cmp_i11_i_i & !and_ln35_3 & !cmp_i12_i_i & !and_ln35_4 & !cmp_i13_i_i & !and_ln35_5 & !cmp_i14_i_i & !and_ln35_6 & !cmp_i15_i_i & !and_ln35_7)> <Delay = 14.0> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 28> <Delay = 14.0>
ST_29 : Operation 205 [7/10] (14.0ns)   --->   "%tmp_i = call i5 @find_region, i32 %data_0_load, i32 %data_1_load, i32 %data_2_load, i32 %data_3_load, i32 %data_4_load, i32 %data_5_load, i32 %data_6_load, i32 %data_7_load" [detector_solid/abs_solid_detector.cpp:369->detector_solid/abs_solid_detector.cpp:381]   --->   Operation 205 'call' 'tmp_i' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i & !and_ln35_2 & !cmp_i11_i_i & !and_ln35_3 & !cmp_i12_i_i & !and_ln35_4 & !cmp_i13_i_i & !and_ln35_5 & !cmp_i14_i_i & !and_ln35_6 & !cmp_i15_i_i & !and_ln35_7)> <Delay = 14.0> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 30 <SV = 29> <Delay = 14.0>
ST_30 : Operation 206 [6/10] (14.0ns)   --->   "%tmp_i = call i5 @find_region, i32 %data_0_load, i32 %data_1_load, i32 %data_2_load, i32 %data_3_load, i32 %data_4_load, i32 %data_5_load, i32 %data_6_load, i32 %data_7_load" [detector_solid/abs_solid_detector.cpp:369->detector_solid/abs_solid_detector.cpp:381]   --->   Operation 206 'call' 'tmp_i' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i & !and_ln35_2 & !cmp_i11_i_i & !and_ln35_3 & !cmp_i12_i_i & !and_ln35_4 & !cmp_i13_i_i & !and_ln35_5 & !cmp_i14_i_i & !and_ln35_6 & !cmp_i15_i_i & !and_ln35_7)> <Delay = 14.0> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 31 <SV = 30> <Delay = 14.0>
ST_31 : Operation 207 [5/10] (14.0ns)   --->   "%tmp_i = call i5 @find_region, i32 %data_0_load, i32 %data_1_load, i32 %data_2_load, i32 %data_3_load, i32 %data_4_load, i32 %data_5_load, i32 %data_6_load, i32 %data_7_load" [detector_solid/abs_solid_detector.cpp:369->detector_solid/abs_solid_detector.cpp:381]   --->   Operation 207 'call' 'tmp_i' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i & !and_ln35_2 & !cmp_i11_i_i & !and_ln35_3 & !cmp_i12_i_i & !and_ln35_4 & !cmp_i13_i_i & !and_ln35_5 & !cmp_i14_i_i & !and_ln35_6 & !cmp_i15_i_i & !and_ln35_7)> <Delay = 14.0> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 32 <SV = 31> <Delay = 14.0>
ST_32 : Operation 208 [4/10] (14.0ns)   --->   "%tmp_i = call i5 @find_region, i32 %data_0_load, i32 %data_1_load, i32 %data_2_load, i32 %data_3_load, i32 %data_4_load, i32 %data_5_load, i32 %data_6_load, i32 %data_7_load" [detector_solid/abs_solid_detector.cpp:369->detector_solid/abs_solid_detector.cpp:381]   --->   Operation 208 'call' 'tmp_i' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i & !and_ln35_2 & !cmp_i11_i_i & !and_ln35_3 & !cmp_i12_i_i & !and_ln35_4 & !cmp_i13_i_i & !and_ln35_5 & !cmp_i14_i_i & !and_ln35_6 & !cmp_i15_i_i & !and_ln35_7)> <Delay = 14.0> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 33 <SV = 32> <Delay = 14.0>
ST_33 : Operation 209 [3/10] (14.0ns)   --->   "%tmp_i = call i5 @find_region, i32 %data_0_load, i32 %data_1_load, i32 %data_2_load, i32 %data_3_load, i32 %data_4_load, i32 %data_5_load, i32 %data_6_load, i32 %data_7_load" [detector_solid/abs_solid_detector.cpp:369->detector_solid/abs_solid_detector.cpp:381]   --->   Operation 209 'call' 'tmp_i' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i & !and_ln35_2 & !cmp_i11_i_i & !and_ln35_3 & !cmp_i12_i_i & !and_ln35_4 & !cmp_i13_i_i & !and_ln35_5 & !cmp_i14_i_i & !and_ln35_6 & !cmp_i15_i_i & !and_ln35_7)> <Delay = 14.0> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 34 <SV = 33> <Delay = 14.0>
ST_34 : Operation 210 [2/10] (14.0ns)   --->   "%tmp_i = call i5 @find_region, i32 %data_0_load, i32 %data_1_load, i32 %data_2_load, i32 %data_3_load, i32 %data_4_load, i32 %data_5_load, i32 %data_6_load, i32 %data_7_load" [detector_solid/abs_solid_detector.cpp:369->detector_solid/abs_solid_detector.cpp:381]   --->   Operation 210 'call' 'tmp_i' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i & !and_ln35_2 & !cmp_i11_i_i & !and_ln35_3 & !cmp_i12_i_i & !and_ln35_4 & !cmp_i13_i_i & !and_ln35_5 & !cmp_i14_i_i & !and_ln35_6 & !cmp_i15_i_i & !and_ln35_7)> <Delay = 14.0> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 35 <SV = 34> <Delay = 14.0>
ST_35 : Operation 211 [1/10] (14.0ns)   --->   "%tmp_i = call i5 @find_region, i32 %data_0_load, i32 %data_1_load, i32 %data_2_load, i32 %data_3_load, i32 %data_4_load, i32 %data_5_load, i32 %data_6_load, i32 %data_7_load" [detector_solid/abs_solid_detector.cpp:369->detector_solid/abs_solid_detector.cpp:381]   --->   Operation 211 'call' 'tmp_i' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i & !and_ln35_2 & !cmp_i11_i_i & !and_ln35_3 & !cmp_i12_i_i & !and_ln35_4 & !cmp_i13_i_i & !and_ln35_5 & !cmp_i14_i_i & !and_ln35_6 & !cmp_i15_i_i & !and_ln35_7)> <Delay = 14.0> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_35 : Operation 212 [1/1] (0.00ns)   --->   "%tmp_23 = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %tmp_i, i32 4" [detector_solid/abs_solid_detector.cpp:369->detector_solid/abs_solid_detector.cpp:381]   --->   Operation 212 'bitselect' 'tmp_23' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i & !and_ln35_2 & !cmp_i11_i_i & !and_ln35_3 & !cmp_i12_i_i & !and_ln35_4 & !cmp_i13_i_i & !and_ln35_5 & !cmp_i14_i_i & !and_ln35_6 & !cmp_i15_i_i & !and_ln35_7)> <Delay = 0.00>
ST_35 : Operation 213 [1/1] (1.58ns)   --->   "%br_ln0 = br void %run_test.exit"   --->   Operation 213 'br' 'br_ln0' <Predicate = (and_ln35_7) | (cmp_i15_i_i) | (and_ln35_6) | (cmp_i14_i_i) | (and_ln35_5) | (cmp_i13_i_i) | (and_ln35_4) | (cmp_i12_i_i) | (and_ln35_3) | (cmp_i11_i_i) | (and_ln35_2) | (cmp_i10_i_i) | (and_ln35_1) | (cmp_i9_i_i) | (and_ln35) | (cmp_i_i_i)> <Delay = 1.58>

State 36 <SV = 35> <Delay = 1.58>
ST_36 : Operation 214 [1/1] (1.58ns)   --->   "%br_ln369 = br void %run_test.exit" [detector_solid/abs_solid_detector.cpp:369->detector_solid/abs_solid_detector.cpp:381]   --->   Operation 214 'br' 'br_ln369' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i & !and_ln35_2 & !cmp_i11_i_i & !and_ln35_3 & !cmp_i12_i_i & !and_ln35_4 & !cmp_i13_i_i & !and_ln35_5 & !cmp_i14_i_i & !and_ln35_6 & !cmp_i15_i_i & !and_ln35_7)> <Delay = 1.58>
ST_36 : Operation 215 [1/1] (0.00ns)   --->   "%error_write_assign = phi i1 %tmp_23, void %_Z8is_validPf.exit.i, i1 1, void %.critedge.i" [detector_solid/abs_solid_detector.cpp:369->detector_solid/abs_solid_detector.cpp:381]   --->   Operation 215 'phi' 'error_write_assign' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 216 [1/1] (0.00ns)   --->   "%ret_ln381 = ret i1 %error_write_assign" [detector_solid/abs_solid_detector.cpp:381]   --->   Operation 216 'ret' 'ret_ln381' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ contr_taskId_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ data_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ data_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ data_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ data_4]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ data_5]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ data_6]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ data_7]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_read             (read         ) [ 0000000000000000000000000000000000000]
write_ln587        (write        ) [ 0000000000000000000000000000000000000]
zext_ln29          (zext         ) [ 0000000000000000000000000000000000000]
data_7_addr        (getelementptr) [ 0111111111111111111111110000000000000]
data_6_addr        (getelementptr) [ 0111111111111111111110000000000000000]
data_5_addr        (getelementptr) [ 0111111111111111110000000000000000000]
data_4_addr        (getelementptr) [ 0111111111111110000000000000000000000]
data_3_addr        (getelementptr) [ 0111111111110000000000000000000000000]
data_2_addr        (getelementptr) [ 0011111110000000000000000000000000000]
data_1_addr        (getelementptr) [ 0011110000000000000000000000000000000]
data_0_addr        (getelementptr) [ 0010000000000000000000000000000000000]
data_0_load        (load         ) [ 0111111111111111111111111110000000000]
specreset_ln402    (specreset    ) [ 0000000000000000000000000000000000000]
specreset_ln402    (specreset    ) [ 0000000000000000000000000000000000000]
specreset_ln402    (specreset    ) [ 0000000000000000000000000000000000000]
specreset_ln402    (specreset    ) [ 0000000000000000000000000000000000000]
specreset_ln402    (specreset    ) [ 0000000000000000000000000000000000000]
specreset_ln402    (specreset    ) [ 0000000000000000000000000000000000000]
specreset_ln402    (specreset    ) [ 0000000000000000000000000000000000000]
specreset_ln402    (specreset    ) [ 0000000000000000000000000000000000000]
specinterface_ln0  (specinterface) [ 0000000000000000000000000000000000000]
specpipeline_ln367 (specpipeline ) [ 0000000000000000000000000000000000000]
cmp_i_i_i          (fcmp         ) [ 0111111111111111111111111111111111111]
br_ln35            (br           ) [ 0000000000000000000000000000000000000]
bitcast_ln35       (bitcast      ) [ 0000000000000000000000000000000000000]
tmp                (partselect   ) [ 0000000000000000000000000000000000000]
trunc_ln35         (trunc        ) [ 0000000000000000000000000000000000000]
icmp_ln35          (icmp         ) [ 0000000000000000000000000000000000000]
icmp_ln35_1        (icmp         ) [ 0000000000000000000000000000000000000]
or_ln35_1          (or           ) [ 0000000000000000000000000000000000000]
tmp_1              (fcmp         ) [ 0000000000000000000000000000000000000]
tmp_3              (fcmp         ) [ 0000000000000000000000000000000000000]
or_ln35_2          (or           ) [ 0000000000000000000000000000000000000]
and_ln35           (and          ) [ 0111111111111111111111111111111111111]
br_ln35            (br           ) [ 0000000000000000000000000000000000000]
data_1_load        (load         ) [ 0111111111111111111111111111000000000]
cmp_i9_i_i         (fcmp         ) [ 0111111111111111111111111111111111111]
br_ln35            (br           ) [ 0000000000000000000000000000000000000]
bitcast_ln35_1     (bitcast      ) [ 0000000000000000000000000000000000000]
tmp_4              (partselect   ) [ 0000000000000000000000000000000000000]
trunc_ln35_1       (trunc        ) [ 0000000000000000000000000000000000000]
icmp_ln35_2        (icmp         ) [ 0000000000000000000000000000000000000]
icmp_ln35_3        (icmp         ) [ 0000000000000000000000000000000000000]
or_ln35            (or           ) [ 0000000000000000000000000000000000000]
tmp_5              (fcmp         ) [ 0000000000000000000000000000000000000]
tmp_7              (fcmp         ) [ 0000000000000000000000000000000000000]
or_ln35_3          (or           ) [ 0000000000000000000000000000000000000]
and_ln35_1         (and          ) [ 0111111111111111111111111111111111111]
br_ln35            (br           ) [ 0000000000000000000000000000000000000]
data_2_load        (load         ) [ 0111111111111111111111111111100000000]
cmp_i10_i_i        (fcmp         ) [ 0111111111111111111111111111111111111]
br_ln35            (br           ) [ 0000000000000000000000000000000000000]
bitcast_ln35_2     (bitcast      ) [ 0000000000000000000000000000000000000]
tmp_8              (partselect   ) [ 0000000000000000000000000000000000000]
trunc_ln35_2       (trunc        ) [ 0000000000000000000000000000000000000]
icmp_ln35_4        (icmp         ) [ 0000000000000000000000000000000000000]
icmp_ln35_5        (icmp         ) [ 0000000000000000000000000000000000000]
or_ln35_4          (or           ) [ 0000000000000000000000000000000000000]
tmp_9              (fcmp         ) [ 0000000000000000000000000000000000000]
tmp_s              (fcmp         ) [ 0000000000000000000000000000000000000]
or_ln35_5          (or           ) [ 0000000000000000000000000000000000000]
and_ln35_2         (and          ) [ 0111111110111111111111111111111111111]
br_ln35            (br           ) [ 0000000000000000000000000000000000000]
data_3_load        (load         ) [ 0111111110001111111111111111110000000]
cmp_i11_i_i        (fcmp         ) [ 0111111110001111111111111111111111111]
br_ln35            (br           ) [ 0000000000000000000000000000000000000]
bitcast_ln35_3     (bitcast      ) [ 0000000000000000000000000000000000000]
tmp_2              (partselect   ) [ 0000000000000000000000000000000000000]
trunc_ln35_3       (trunc        ) [ 0000000000000000000000000000000000000]
icmp_ln35_6        (icmp         ) [ 0000000000000000000000000000000000000]
icmp_ln35_7        (icmp         ) [ 0000000000000000000000000000000000000]
or_ln35_6          (or           ) [ 0000000000000000000000000000000000000]
tmp_6              (fcmp         ) [ 0000000000000000000000000000000000000]
tmp_10             (fcmp         ) [ 0000000000000000000000000000000000000]
or_ln35_7          (or           ) [ 0000000000000000000000000000000000000]
and_ln35_3         (and          ) [ 0111111110000111111111111111111111111]
br_ln35            (br           ) [ 0000000000000000000000000000000000000]
data_4_load        (load         ) [ 0111111110000001111111111111111000000]
cmp_i12_i_i        (fcmp         ) [ 0111111110000001111111111111111111111]
br_ln35            (br           ) [ 0000000000000000000000000000000000000]
bitcast_ln35_4     (bitcast      ) [ 0000000000000000000000000000000000000]
tmp_11             (partselect   ) [ 0000000000000000000000000000000000000]
trunc_ln35_4       (trunc        ) [ 0000000000000000000000000000000000000]
icmp_ln35_8        (icmp         ) [ 0000000000000000000000000000000000000]
icmp_ln35_9        (icmp         ) [ 0000000000000000000000000000000000000]
or_ln35_8          (or           ) [ 0000000000000000000000000000000000000]
tmp_12             (fcmp         ) [ 0000000000000000000000000000000000000]
tmp_13             (fcmp         ) [ 0000000000000000000000000000000000000]
or_ln35_9          (or           ) [ 0000000000000000000000000000000000000]
and_ln35_4         (and          ) [ 0111111110000000111111111111111111111]
br_ln35            (br           ) [ 0000000000000000000000000000000000000]
data_5_load        (load         ) [ 0111111110000000001111111111111110000]
cmp_i13_i_i        (fcmp         ) [ 0111111110000000001111111111111111111]
br_ln35            (br           ) [ 0000000000000000000000000000000000000]
bitcast_ln35_5     (bitcast      ) [ 0000000000000000000000000000000000000]
tmp_14             (partselect   ) [ 0000000000000000000000000000000000000]
trunc_ln35_5       (trunc        ) [ 0000000000000000000000000000000000000]
icmp_ln35_10       (icmp         ) [ 0000000000000000000000000000000000000]
icmp_ln35_11       (icmp         ) [ 0000000000000000000000000000000000000]
or_ln35_10         (or           ) [ 0000000000000000000000000000000000000]
tmp_15             (fcmp         ) [ 0000000000000000000000000000000000000]
tmp_16             (fcmp         ) [ 0000000000000000000000000000000000000]
or_ln35_11         (or           ) [ 0000000000000000000000000000000000000]
and_ln35_5         (and          ) [ 0111111110000000000111111111111111111]
br_ln35            (br           ) [ 0000000000000000000000000000000000000]
data_6_load        (load         ) [ 0111111110000000000001111111111100000]
cmp_i14_i_i        (fcmp         ) [ 0111111110000000000001111111111111111]
br_ln35            (br           ) [ 0000000000000000000000000000000000000]
bitcast_ln35_6     (bitcast      ) [ 0000000000000000000000000000000000000]
tmp_17             (partselect   ) [ 0000000000000000000000000000000000000]
trunc_ln35_6       (trunc        ) [ 0000000000000000000000000000000000000]
icmp_ln35_12       (icmp         ) [ 0000000000000000000000000000000000000]
icmp_ln35_13       (icmp         ) [ 0000000000000000000000000000000000000]
or_ln35_12         (or           ) [ 0000000000000000000000000000000000000]
tmp_18             (fcmp         ) [ 0000000000000000000000000000000000000]
tmp_19             (fcmp         ) [ 0000000000000000000000000000000000000]
or_ln35_13         (or           ) [ 0000000000000000000000000000000000000]
and_ln35_6         (and          ) [ 0111111110000000000000111111111111111]
br_ln35            (br           ) [ 0000000000000000000000000000000000000]
data_7_load        (load         ) [ 0111111110000000000000001111111111000]
cmp_i15_i_i        (fcmp         ) [ 0111111110000000000000001111111111111]
br_ln35            (br           ) [ 0000000000000000000000000000000000000]
bitcast_ln35_7     (bitcast      ) [ 0000000000000000000000000000000000000]
tmp_20             (partselect   ) [ 0000000000000000000000000000000000000]
trunc_ln35_7       (trunc        ) [ 0000000000000000000000000000000000000]
icmp_ln35_14       (icmp         ) [ 0000000000000000000000000000000000000]
icmp_ln35_15       (icmp         ) [ 0000000000000000000000000000000000000]
or_ln35_14         (or           ) [ 0000000000000000000000000000000000000]
tmp_21             (fcmp         ) [ 0000000000000000000000000000000000000]
tmp_22             (fcmp         ) [ 0000000000000000000000000000000000000]
or_ln35_15         (or           ) [ 0000000000000000000000000000000000000]
and_ln35_7         (and          ) [ 0111111110000000000000000011111111111]
br_ln35            (br           ) [ 0000000000000000000000000000000000000]
tmp_i              (call         ) [ 0000000000000000000000000000000000000]
tmp_23             (bitselect    ) [ 0001100000000000000000000000000000011]
br_ln0             (br           ) [ 0001100000000000000000000000000000011]
br_ln369           (br           ) [ 0000000000000000000000000000000000000]
error_write_assign (phi          ) [ 0000100000000000000000000000000000001]
ret_ln381          (ret          ) [ 0000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="contr_taskId_c">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="contr_taskId_c"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="data_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="data_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="data_3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="data_4">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="data_5">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="data_6">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="data_7">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecReset"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="find_region"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i5.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1004" name="p_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="16" slack="0"/>
<pin id="76" dir="0" index="1" bw="16" slack="0"/>
<pin id="77" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="write_ln587_write_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="0" slack="0"/>
<pin id="82" dir="0" index="1" bw="16" slack="0"/>
<pin id="83" dir="0" index="2" bw="16" slack="0"/>
<pin id="84" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln587/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="data_7_addr_gep_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="0"/>
<pin id="90" dir="0" index="1" bw="1" slack="0"/>
<pin id="91" dir="0" index="2" bw="16" slack="0"/>
<pin id="92" dir="1" index="3" bw="7" slack="21"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_7_addr/1 "/>
</bind>
</comp>

<comp id="95" class="1004" name="data_6_addr_gep_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="32" slack="0"/>
<pin id="97" dir="0" index="1" bw="1" slack="0"/>
<pin id="98" dir="0" index="2" bw="16" slack="0"/>
<pin id="99" dir="1" index="3" bw="7" slack="18"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_6_addr/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="data_5_addr_gep_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="0" index="2" bw="16" slack="0"/>
<pin id="106" dir="1" index="3" bw="7" slack="15"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_5_addr/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="data_4_addr_gep_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="32" slack="0"/>
<pin id="111" dir="0" index="1" bw="1" slack="0"/>
<pin id="112" dir="0" index="2" bw="16" slack="0"/>
<pin id="113" dir="1" index="3" bw="7" slack="12"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_4_addr/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="data_3_addr_gep_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="0"/>
<pin id="118" dir="0" index="1" bw="1" slack="0"/>
<pin id="119" dir="0" index="2" bw="16" slack="0"/>
<pin id="120" dir="1" index="3" bw="7" slack="9"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_3_addr/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="data_2_addr_gep_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="32" slack="0"/>
<pin id="125" dir="0" index="1" bw="1" slack="0"/>
<pin id="126" dir="0" index="2" bw="16" slack="0"/>
<pin id="127" dir="1" index="3" bw="7" slack="6"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_2_addr/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="data_1_addr_gep_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="0" index="2" bw="16" slack="0"/>
<pin id="134" dir="1" index="3" bw="7" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_1_addr/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="data_0_addr_gep_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="32" slack="0"/>
<pin id="139" dir="0" index="1" bw="1" slack="0"/>
<pin id="140" dir="0" index="2" bw="16" slack="0"/>
<pin id="141" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_0_addr/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="grp_access_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="7" slack="0"/>
<pin id="146" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="147" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="148" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_0_load/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="grp_access_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="7" slack="3"/>
<pin id="152" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="153" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="154" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_1_load/4 "/>
</bind>
</comp>

<comp id="155" class="1004" name="grp_access_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="7" slack="6"/>
<pin id="157" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="158" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="159" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_2_load/7 "/>
</bind>
</comp>

<comp id="160" class="1004" name="grp_access_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="7" slack="9"/>
<pin id="162" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="163" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="164" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_3_load/10 "/>
</bind>
</comp>

<comp id="165" class="1004" name="grp_access_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="7" slack="12"/>
<pin id="167" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="168" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="169" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_4_load/13 "/>
</bind>
</comp>

<comp id="170" class="1004" name="grp_access_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="7" slack="15"/>
<pin id="172" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="173" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="174" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_5_load/16 "/>
</bind>
</comp>

<comp id="175" class="1004" name="grp_access_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="7" slack="18"/>
<pin id="177" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="178" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="179" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_6_load/19 "/>
</bind>
</comp>

<comp id="180" class="1004" name="grp_access_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="7" slack="21"/>
<pin id="182" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="183" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="184" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_7_load/22 "/>
</bind>
</comp>

<comp id="185" class="1005" name="error_write_assign_reg_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="1" slack="1"/>
<pin id="187" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="error_write_assign (phireg) "/>
</bind>
</comp>

<comp id="189" class="1004" name="error_write_assign_phi_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="1" slack="1"/>
<pin id="191" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="192" dir="0" index="2" bw="1" slack="1"/>
<pin id="193" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="194" dir="1" index="4" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="error_write_assign/36 "/>
</bind>
</comp>

<comp id="196" class="1004" name="grp_find_region_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="5" slack="0"/>
<pin id="198" dir="0" index="1" bw="32" slack="24"/>
<pin id="199" dir="0" index="2" bw="32" slack="21"/>
<pin id="200" dir="0" index="3" bw="32" slack="18"/>
<pin id="201" dir="0" index="4" bw="32" slack="15"/>
<pin id="202" dir="0" index="5" bw="32" slack="12"/>
<pin id="203" dir="0" index="6" bw="32" slack="9"/>
<pin id="204" dir="0" index="7" bw="32" slack="6"/>
<pin id="205" dir="0" index="8" bw="32" slack="3"/>
<pin id="206" dir="1" index="9" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp_i/26 "/>
</bind>
</comp>

<comp id="208" class="1004" name="grp_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="32" slack="0"/>
<pin id="210" dir="0" index="1" bw="32" slack="0"/>
<pin id="211" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="cmp_i_i_i/2 tmp_1/3 cmp_i9_i_i/5 tmp_5/6 cmp_i10_i_i/8 tmp_9/9 tmp_6/12 tmp_12/15 "/>
</bind>
</comp>

<comp id="215" class="1004" name="grp_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="32" slack="1"/>
<pin id="217" dir="0" index="1" bw="32" slack="0"/>
<pin id="218" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_3/3 tmp_7/6 tmp_s/9 tmp_10/12 tmp_13/15 tmp_15/18 tmp_18/21 tmp_21/24 "/>
</bind>
</comp>

<comp id="222" class="1004" name="grp_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="0"/>
<pin id="224" dir="0" index="1" bw="32" slack="0"/>
<pin id="225" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="cmp_i11_i_i/11 cmp_i12_i_i/14 cmp_i13_i_i/17 tmp_16/18 cmp_i14_i_i/20 tmp_19/21 cmp_i15_i_i/23 tmp_22/24 "/>
</bind>
</comp>

<comp id="234" class="1004" name="zext_ln29_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="16" slack="0"/>
<pin id="236" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="bitcast_ln35_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="32" slack="2"/>
<pin id="248" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln35/4 "/>
</bind>
</comp>

<comp id="249" class="1004" name="tmp_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="8" slack="0"/>
<pin id="251" dir="0" index="1" bw="32" slack="0"/>
<pin id="252" dir="0" index="2" bw="6" slack="0"/>
<pin id="253" dir="0" index="3" bw="6" slack="0"/>
<pin id="254" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="259" class="1004" name="trunc_ln35_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="32" slack="0"/>
<pin id="261" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln35/4 "/>
</bind>
</comp>

<comp id="263" class="1004" name="icmp_ln35_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="8" slack="0"/>
<pin id="265" dir="0" index="1" bw="1" slack="0"/>
<pin id="266" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln35/4 "/>
</bind>
</comp>

<comp id="269" class="1004" name="icmp_ln35_1_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="23" slack="0"/>
<pin id="271" dir="0" index="1" bw="1" slack="0"/>
<pin id="272" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln35_1/4 "/>
</bind>
</comp>

<comp id="275" class="1004" name="or_ln35_1_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="1" slack="0"/>
<pin id="277" dir="0" index="1" bw="1" slack="0"/>
<pin id="278" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln35_1/4 "/>
</bind>
</comp>

<comp id="281" class="1004" name="or_ln35_2_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="1" slack="0"/>
<pin id="283" dir="0" index="1" bw="1" slack="0"/>
<pin id="284" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln35_2/4 "/>
</bind>
</comp>

<comp id="287" class="1004" name="and_ln35_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="1" slack="0"/>
<pin id="289" dir="0" index="1" bw="1" slack="0"/>
<pin id="290" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln35/4 "/>
</bind>
</comp>

<comp id="293" class="1004" name="bitcast_ln35_1_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="32" slack="2"/>
<pin id="295" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln35_1/7 "/>
</bind>
</comp>

<comp id="296" class="1004" name="tmp_4_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="8" slack="0"/>
<pin id="298" dir="0" index="1" bw="32" slack="0"/>
<pin id="299" dir="0" index="2" bw="6" slack="0"/>
<pin id="300" dir="0" index="3" bw="6" slack="0"/>
<pin id="301" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/7 "/>
</bind>
</comp>

<comp id="306" class="1004" name="trunc_ln35_1_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="32" slack="0"/>
<pin id="308" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln35_1/7 "/>
</bind>
</comp>

<comp id="310" class="1004" name="icmp_ln35_2_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="8" slack="0"/>
<pin id="312" dir="0" index="1" bw="1" slack="0"/>
<pin id="313" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln35_2/7 "/>
</bind>
</comp>

<comp id="316" class="1004" name="icmp_ln35_3_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="23" slack="0"/>
<pin id="318" dir="0" index="1" bw="1" slack="0"/>
<pin id="319" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln35_3/7 "/>
</bind>
</comp>

<comp id="322" class="1004" name="or_ln35_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="1" slack="0"/>
<pin id="324" dir="0" index="1" bw="1" slack="0"/>
<pin id="325" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln35/7 "/>
</bind>
</comp>

<comp id="328" class="1004" name="or_ln35_3_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="1" slack="0"/>
<pin id="330" dir="0" index="1" bw="1" slack="0"/>
<pin id="331" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln35_3/7 "/>
</bind>
</comp>

<comp id="334" class="1004" name="and_ln35_1_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="1" slack="0"/>
<pin id="336" dir="0" index="1" bw="1" slack="0"/>
<pin id="337" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln35_1/7 "/>
</bind>
</comp>

<comp id="340" class="1004" name="bitcast_ln35_2_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="32" slack="2"/>
<pin id="342" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln35_2/10 "/>
</bind>
</comp>

<comp id="343" class="1004" name="tmp_8_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="8" slack="0"/>
<pin id="345" dir="0" index="1" bw="32" slack="0"/>
<pin id="346" dir="0" index="2" bw="6" slack="0"/>
<pin id="347" dir="0" index="3" bw="6" slack="0"/>
<pin id="348" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/10 "/>
</bind>
</comp>

<comp id="353" class="1004" name="trunc_ln35_2_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="32" slack="0"/>
<pin id="355" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln35_2/10 "/>
</bind>
</comp>

<comp id="357" class="1004" name="icmp_ln35_4_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="8" slack="0"/>
<pin id="359" dir="0" index="1" bw="1" slack="0"/>
<pin id="360" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln35_4/10 "/>
</bind>
</comp>

<comp id="363" class="1004" name="icmp_ln35_5_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="23" slack="0"/>
<pin id="365" dir="0" index="1" bw="1" slack="0"/>
<pin id="366" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln35_5/10 "/>
</bind>
</comp>

<comp id="369" class="1004" name="or_ln35_4_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="1" slack="0"/>
<pin id="371" dir="0" index="1" bw="1" slack="0"/>
<pin id="372" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln35_4/10 "/>
</bind>
</comp>

<comp id="375" class="1004" name="or_ln35_5_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="1" slack="0"/>
<pin id="377" dir="0" index="1" bw="1" slack="0"/>
<pin id="378" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln35_5/10 "/>
</bind>
</comp>

<comp id="381" class="1004" name="and_ln35_2_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="1" slack="0"/>
<pin id="383" dir="0" index="1" bw="1" slack="0"/>
<pin id="384" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln35_2/10 "/>
</bind>
</comp>

<comp id="387" class="1004" name="bitcast_ln35_3_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="32" slack="2"/>
<pin id="389" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln35_3/13 "/>
</bind>
</comp>

<comp id="390" class="1004" name="tmp_2_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="8" slack="0"/>
<pin id="392" dir="0" index="1" bw="32" slack="0"/>
<pin id="393" dir="0" index="2" bw="6" slack="0"/>
<pin id="394" dir="0" index="3" bw="6" slack="0"/>
<pin id="395" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/13 "/>
</bind>
</comp>

<comp id="400" class="1004" name="trunc_ln35_3_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="32" slack="0"/>
<pin id="402" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln35_3/13 "/>
</bind>
</comp>

<comp id="404" class="1004" name="icmp_ln35_6_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="8" slack="0"/>
<pin id="406" dir="0" index="1" bw="1" slack="0"/>
<pin id="407" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln35_6/13 "/>
</bind>
</comp>

<comp id="410" class="1004" name="icmp_ln35_7_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="23" slack="0"/>
<pin id="412" dir="0" index="1" bw="1" slack="0"/>
<pin id="413" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln35_7/13 "/>
</bind>
</comp>

<comp id="416" class="1004" name="or_ln35_6_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="1" slack="0"/>
<pin id="418" dir="0" index="1" bw="1" slack="0"/>
<pin id="419" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln35_6/13 "/>
</bind>
</comp>

<comp id="422" class="1004" name="or_ln35_7_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="1" slack="0"/>
<pin id="424" dir="0" index="1" bw="1" slack="0"/>
<pin id="425" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln35_7/13 "/>
</bind>
</comp>

<comp id="428" class="1004" name="and_ln35_3_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="1" slack="0"/>
<pin id="430" dir="0" index="1" bw="1" slack="0"/>
<pin id="431" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln35_3/13 "/>
</bind>
</comp>

<comp id="434" class="1004" name="bitcast_ln35_4_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="32" slack="2"/>
<pin id="436" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln35_4/16 "/>
</bind>
</comp>

<comp id="437" class="1004" name="tmp_11_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="8" slack="0"/>
<pin id="439" dir="0" index="1" bw="32" slack="0"/>
<pin id="440" dir="0" index="2" bw="6" slack="0"/>
<pin id="441" dir="0" index="3" bw="6" slack="0"/>
<pin id="442" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_11/16 "/>
</bind>
</comp>

<comp id="447" class="1004" name="trunc_ln35_4_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="32" slack="0"/>
<pin id="449" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln35_4/16 "/>
</bind>
</comp>

<comp id="451" class="1004" name="icmp_ln35_8_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="8" slack="0"/>
<pin id="453" dir="0" index="1" bw="1" slack="0"/>
<pin id="454" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln35_8/16 "/>
</bind>
</comp>

<comp id="457" class="1004" name="icmp_ln35_9_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="23" slack="0"/>
<pin id="459" dir="0" index="1" bw="1" slack="0"/>
<pin id="460" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln35_9/16 "/>
</bind>
</comp>

<comp id="463" class="1004" name="or_ln35_8_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="1" slack="0"/>
<pin id="465" dir="0" index="1" bw="1" slack="0"/>
<pin id="466" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln35_8/16 "/>
</bind>
</comp>

<comp id="469" class="1004" name="or_ln35_9_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="1" slack="0"/>
<pin id="471" dir="0" index="1" bw="1" slack="0"/>
<pin id="472" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln35_9/16 "/>
</bind>
</comp>

<comp id="475" class="1004" name="and_ln35_4_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="1" slack="0"/>
<pin id="477" dir="0" index="1" bw="1" slack="0"/>
<pin id="478" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln35_4/16 "/>
</bind>
</comp>

<comp id="481" class="1004" name="bitcast_ln35_5_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="32" slack="2"/>
<pin id="483" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln35_5/19 "/>
</bind>
</comp>

<comp id="484" class="1004" name="tmp_14_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="8" slack="0"/>
<pin id="486" dir="0" index="1" bw="32" slack="0"/>
<pin id="487" dir="0" index="2" bw="6" slack="0"/>
<pin id="488" dir="0" index="3" bw="6" slack="0"/>
<pin id="489" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_14/19 "/>
</bind>
</comp>

<comp id="494" class="1004" name="trunc_ln35_5_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="32" slack="0"/>
<pin id="496" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln35_5/19 "/>
</bind>
</comp>

<comp id="498" class="1004" name="icmp_ln35_10_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="8" slack="0"/>
<pin id="500" dir="0" index="1" bw="1" slack="0"/>
<pin id="501" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln35_10/19 "/>
</bind>
</comp>

<comp id="504" class="1004" name="icmp_ln35_11_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="23" slack="0"/>
<pin id="506" dir="0" index="1" bw="1" slack="0"/>
<pin id="507" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln35_11/19 "/>
</bind>
</comp>

<comp id="510" class="1004" name="or_ln35_10_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="1" slack="0"/>
<pin id="512" dir="0" index="1" bw="1" slack="0"/>
<pin id="513" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln35_10/19 "/>
</bind>
</comp>

<comp id="516" class="1004" name="or_ln35_11_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="1" slack="0"/>
<pin id="518" dir="0" index="1" bw="1" slack="0"/>
<pin id="519" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln35_11/19 "/>
</bind>
</comp>

<comp id="522" class="1004" name="and_ln35_5_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="1" slack="0"/>
<pin id="524" dir="0" index="1" bw="1" slack="0"/>
<pin id="525" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln35_5/19 "/>
</bind>
</comp>

<comp id="528" class="1004" name="bitcast_ln35_6_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="32" slack="2"/>
<pin id="530" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln35_6/22 "/>
</bind>
</comp>

<comp id="531" class="1004" name="tmp_17_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="8" slack="0"/>
<pin id="533" dir="0" index="1" bw="32" slack="0"/>
<pin id="534" dir="0" index="2" bw="6" slack="0"/>
<pin id="535" dir="0" index="3" bw="6" slack="0"/>
<pin id="536" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_17/22 "/>
</bind>
</comp>

<comp id="541" class="1004" name="trunc_ln35_6_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="32" slack="0"/>
<pin id="543" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln35_6/22 "/>
</bind>
</comp>

<comp id="545" class="1004" name="icmp_ln35_12_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="8" slack="0"/>
<pin id="547" dir="0" index="1" bw="1" slack="0"/>
<pin id="548" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln35_12/22 "/>
</bind>
</comp>

<comp id="551" class="1004" name="icmp_ln35_13_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="23" slack="0"/>
<pin id="553" dir="0" index="1" bw="1" slack="0"/>
<pin id="554" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln35_13/22 "/>
</bind>
</comp>

<comp id="557" class="1004" name="or_ln35_12_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="1" slack="0"/>
<pin id="559" dir="0" index="1" bw="1" slack="0"/>
<pin id="560" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln35_12/22 "/>
</bind>
</comp>

<comp id="563" class="1004" name="or_ln35_13_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="1" slack="0"/>
<pin id="565" dir="0" index="1" bw="1" slack="0"/>
<pin id="566" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln35_13/22 "/>
</bind>
</comp>

<comp id="569" class="1004" name="and_ln35_6_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="1" slack="0"/>
<pin id="571" dir="0" index="1" bw="1" slack="0"/>
<pin id="572" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln35_6/22 "/>
</bind>
</comp>

<comp id="575" class="1004" name="bitcast_ln35_7_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="32" slack="2"/>
<pin id="577" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln35_7/25 "/>
</bind>
</comp>

<comp id="578" class="1004" name="tmp_20_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="8" slack="0"/>
<pin id="580" dir="0" index="1" bw="32" slack="0"/>
<pin id="581" dir="0" index="2" bw="6" slack="0"/>
<pin id="582" dir="0" index="3" bw="6" slack="0"/>
<pin id="583" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_20/25 "/>
</bind>
</comp>

<comp id="588" class="1004" name="trunc_ln35_7_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="32" slack="0"/>
<pin id="590" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln35_7/25 "/>
</bind>
</comp>

<comp id="592" class="1004" name="icmp_ln35_14_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="8" slack="0"/>
<pin id="594" dir="0" index="1" bw="1" slack="0"/>
<pin id="595" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln35_14/25 "/>
</bind>
</comp>

<comp id="598" class="1004" name="icmp_ln35_15_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="23" slack="0"/>
<pin id="600" dir="0" index="1" bw="1" slack="0"/>
<pin id="601" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln35_15/25 "/>
</bind>
</comp>

<comp id="604" class="1004" name="or_ln35_14_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="1" slack="0"/>
<pin id="606" dir="0" index="1" bw="1" slack="0"/>
<pin id="607" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln35_14/25 "/>
</bind>
</comp>

<comp id="610" class="1004" name="or_ln35_15_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="1" slack="0"/>
<pin id="612" dir="0" index="1" bw="1" slack="0"/>
<pin id="613" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln35_15/25 "/>
</bind>
</comp>

<comp id="616" class="1004" name="and_ln35_7_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="1" slack="0"/>
<pin id="618" dir="0" index="1" bw="1" slack="0"/>
<pin id="619" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln35_7/25 "/>
</bind>
</comp>

<comp id="622" class="1004" name="tmp_23_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="1" slack="0"/>
<pin id="624" dir="0" index="1" bw="5" slack="0"/>
<pin id="625" dir="0" index="2" bw="4" slack="0"/>
<pin id="626" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_23/35 "/>
</bind>
</comp>

<comp id="630" class="1005" name="data_7_addr_reg_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="7" slack="21"/>
<pin id="632" dir="1" index="1" bw="7" slack="21"/>
</pin_list>
<bind>
<opset="data_7_addr "/>
</bind>
</comp>

<comp id="635" class="1005" name="data_6_addr_reg_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="7" slack="18"/>
<pin id="637" dir="1" index="1" bw="7" slack="18"/>
</pin_list>
<bind>
<opset="data_6_addr "/>
</bind>
</comp>

<comp id="640" class="1005" name="data_5_addr_reg_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="7" slack="15"/>
<pin id="642" dir="1" index="1" bw="7" slack="15"/>
</pin_list>
<bind>
<opset="data_5_addr "/>
</bind>
</comp>

<comp id="645" class="1005" name="data_4_addr_reg_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="7" slack="12"/>
<pin id="647" dir="1" index="1" bw="7" slack="12"/>
</pin_list>
<bind>
<opset="data_4_addr "/>
</bind>
</comp>

<comp id="650" class="1005" name="data_3_addr_reg_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="7" slack="9"/>
<pin id="652" dir="1" index="1" bw="7" slack="9"/>
</pin_list>
<bind>
<opset="data_3_addr "/>
</bind>
</comp>

<comp id="655" class="1005" name="data_2_addr_reg_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="7" slack="6"/>
<pin id="657" dir="1" index="1" bw="7" slack="6"/>
</pin_list>
<bind>
<opset="data_2_addr "/>
</bind>
</comp>

<comp id="660" class="1005" name="data_1_addr_reg_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="7" slack="3"/>
<pin id="662" dir="1" index="1" bw="7" slack="3"/>
</pin_list>
<bind>
<opset="data_1_addr "/>
</bind>
</comp>

<comp id="665" class="1005" name="data_0_addr_reg_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="7" slack="1"/>
<pin id="667" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="data_0_addr "/>
</bind>
</comp>

<comp id="670" class="1005" name="data_0_load_reg_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="32" slack="1"/>
<pin id="672" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data_0_load "/>
</bind>
</comp>

<comp id="678" class="1005" name="cmp_i_i_i_reg_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="1" slack="1"/>
<pin id="680" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="cmp_i_i_i "/>
</bind>
</comp>

<comp id="682" class="1005" name="and_ln35_reg_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="1" slack="1"/>
<pin id="684" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln35 "/>
</bind>
</comp>

<comp id="686" class="1005" name="data_1_load_reg_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="32" slack="1"/>
<pin id="688" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data_1_load "/>
</bind>
</comp>

<comp id="694" class="1005" name="cmp_i9_i_i_reg_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="1" slack="1"/>
<pin id="696" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="cmp_i9_i_i "/>
</bind>
</comp>

<comp id="698" class="1005" name="and_ln35_1_reg_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="1" slack="1"/>
<pin id="700" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln35_1 "/>
</bind>
</comp>

<comp id="702" class="1005" name="data_2_load_reg_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="32" slack="1"/>
<pin id="704" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data_2_load "/>
</bind>
</comp>

<comp id="710" class="1005" name="cmp_i10_i_i_reg_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="1" slack="1"/>
<pin id="712" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="cmp_i10_i_i "/>
</bind>
</comp>

<comp id="714" class="1005" name="and_ln35_2_reg_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="1" slack="1"/>
<pin id="716" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln35_2 "/>
</bind>
</comp>

<comp id="718" class="1005" name="data_3_load_reg_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="32" slack="1"/>
<pin id="720" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data_3_load "/>
</bind>
</comp>

<comp id="727" class="1005" name="cmp_i11_i_i_reg_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="1" slack="1"/>
<pin id="729" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="cmp_i11_i_i "/>
</bind>
</comp>

<comp id="731" class="1005" name="and_ln35_3_reg_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="1" slack="1"/>
<pin id="733" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln35_3 "/>
</bind>
</comp>

<comp id="735" class="1005" name="data_4_load_reg_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="32" slack="1"/>
<pin id="737" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data_4_load "/>
</bind>
</comp>

<comp id="744" class="1005" name="cmp_i12_i_i_reg_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="1" slack="1"/>
<pin id="746" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="cmp_i12_i_i "/>
</bind>
</comp>

<comp id="748" class="1005" name="and_ln35_4_reg_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="1" slack="1"/>
<pin id="750" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln35_4 "/>
</bind>
</comp>

<comp id="752" class="1005" name="data_5_load_reg_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="32" slack="1"/>
<pin id="754" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data_5_load "/>
</bind>
</comp>

<comp id="760" class="1005" name="cmp_i13_i_i_reg_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="1" slack="1"/>
<pin id="762" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="cmp_i13_i_i "/>
</bind>
</comp>

<comp id="764" class="1005" name="and_ln35_5_reg_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="1" slack="1"/>
<pin id="766" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln35_5 "/>
</bind>
</comp>

<comp id="768" class="1005" name="data_6_load_reg_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="32" slack="1"/>
<pin id="770" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data_6_load "/>
</bind>
</comp>

<comp id="776" class="1005" name="cmp_i14_i_i_reg_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="1" slack="1"/>
<pin id="778" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="cmp_i14_i_i "/>
</bind>
</comp>

<comp id="780" class="1005" name="and_ln35_6_reg_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="1" slack="1"/>
<pin id="782" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln35_6 "/>
</bind>
</comp>

<comp id="784" class="1005" name="data_7_load_reg_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="32" slack="1"/>
<pin id="786" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data_7_load "/>
</bind>
</comp>

<comp id="792" class="1005" name="cmp_i15_i_i_reg_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="1" slack="1"/>
<pin id="794" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="cmp_i15_i_i "/>
</bind>
</comp>

<comp id="796" class="1005" name="and_ln35_7_reg_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="1" slack="1"/>
<pin id="798" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln35_7 "/>
</bind>
</comp>

<comp id="800" class="1005" name="tmp_23_reg_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="1" slack="1"/>
<pin id="802" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_23 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="78"><net_src comp="20" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="0" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="85"><net_src comp="22" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="2" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="87"><net_src comp="74" pin="2"/><net_sink comp="80" pin=2"/></net>

<net id="93"><net_src comp="18" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="24" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="100"><net_src comp="16" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="101"><net_src comp="24" pin="0"/><net_sink comp="95" pin=1"/></net>

<net id="107"><net_src comp="14" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="24" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="114"><net_src comp="12" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="115"><net_src comp="24" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="121"><net_src comp="10" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="24" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="128"><net_src comp="8" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="129"><net_src comp="24" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="135"><net_src comp="6" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="24" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="142"><net_src comp="4" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="143"><net_src comp="24" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="149"><net_src comp="137" pin="3"/><net_sink comp="144" pin=0"/></net>

<net id="188"><net_src comp="72" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="195"><net_src comp="185" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="207"><net_src comp="66" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="212"><net_src comp="144" pin="3"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="26" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="214"><net_src comp="52" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="219"><net_src comp="54" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="220"><net_src comp="150" pin="3"/><net_sink comp="208" pin=0"/></net>

<net id="221"><net_src comp="155" pin="3"/><net_sink comp="208" pin=0"/></net>

<net id="226"><net_src comp="160" pin="3"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="26" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="228"><net_src comp="165" pin="3"/><net_sink comp="222" pin=0"/></net>

<net id="229"><net_src comp="170" pin="3"/><net_sink comp="222" pin=0"/></net>

<net id="230"><net_src comp="52" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="231"><net_src comp="54" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="232"><net_src comp="175" pin="3"/><net_sink comp="222" pin=0"/></net>

<net id="233"><net_src comp="180" pin="3"/><net_sink comp="222" pin=0"/></net>

<net id="237"><net_src comp="74" pin="2"/><net_sink comp="234" pin=0"/></net>

<net id="238"><net_src comp="234" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="239"><net_src comp="234" pin="1"/><net_sink comp="95" pin=2"/></net>

<net id="240"><net_src comp="234" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="241"><net_src comp="234" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="242"><net_src comp="234" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="243"><net_src comp="234" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="244"><net_src comp="234" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="245"><net_src comp="234" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="255"><net_src comp="56" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="256"><net_src comp="246" pin="1"/><net_sink comp="249" pin=1"/></net>

<net id="257"><net_src comp="58" pin="0"/><net_sink comp="249" pin=2"/></net>

<net id="258"><net_src comp="60" pin="0"/><net_sink comp="249" pin=3"/></net>

<net id="262"><net_src comp="246" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="267"><net_src comp="249" pin="4"/><net_sink comp="263" pin=0"/></net>

<net id="268"><net_src comp="62" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="273"><net_src comp="259" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="274"><net_src comp="64" pin="0"/><net_sink comp="269" pin=1"/></net>

<net id="279"><net_src comp="269" pin="2"/><net_sink comp="275" pin=0"/></net>

<net id="280"><net_src comp="263" pin="2"/><net_sink comp="275" pin=1"/></net>

<net id="285"><net_src comp="208" pin="2"/><net_sink comp="281" pin=0"/></net>

<net id="286"><net_src comp="215" pin="2"/><net_sink comp="281" pin=1"/></net>

<net id="291"><net_src comp="275" pin="2"/><net_sink comp="287" pin=0"/></net>

<net id="292"><net_src comp="281" pin="2"/><net_sink comp="287" pin=1"/></net>

<net id="302"><net_src comp="56" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="303"><net_src comp="293" pin="1"/><net_sink comp="296" pin=1"/></net>

<net id="304"><net_src comp="58" pin="0"/><net_sink comp="296" pin=2"/></net>

<net id="305"><net_src comp="60" pin="0"/><net_sink comp="296" pin=3"/></net>

<net id="309"><net_src comp="293" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="314"><net_src comp="296" pin="4"/><net_sink comp="310" pin=0"/></net>

<net id="315"><net_src comp="62" pin="0"/><net_sink comp="310" pin=1"/></net>

<net id="320"><net_src comp="306" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="321"><net_src comp="64" pin="0"/><net_sink comp="316" pin=1"/></net>

<net id="326"><net_src comp="316" pin="2"/><net_sink comp="322" pin=0"/></net>

<net id="327"><net_src comp="310" pin="2"/><net_sink comp="322" pin=1"/></net>

<net id="332"><net_src comp="208" pin="2"/><net_sink comp="328" pin=0"/></net>

<net id="333"><net_src comp="215" pin="2"/><net_sink comp="328" pin=1"/></net>

<net id="338"><net_src comp="322" pin="2"/><net_sink comp="334" pin=0"/></net>

<net id="339"><net_src comp="328" pin="2"/><net_sink comp="334" pin=1"/></net>

<net id="349"><net_src comp="56" pin="0"/><net_sink comp="343" pin=0"/></net>

<net id="350"><net_src comp="340" pin="1"/><net_sink comp="343" pin=1"/></net>

<net id="351"><net_src comp="58" pin="0"/><net_sink comp="343" pin=2"/></net>

<net id="352"><net_src comp="60" pin="0"/><net_sink comp="343" pin=3"/></net>

<net id="356"><net_src comp="340" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="361"><net_src comp="343" pin="4"/><net_sink comp="357" pin=0"/></net>

<net id="362"><net_src comp="62" pin="0"/><net_sink comp="357" pin=1"/></net>

<net id="367"><net_src comp="353" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="368"><net_src comp="64" pin="0"/><net_sink comp="363" pin=1"/></net>

<net id="373"><net_src comp="363" pin="2"/><net_sink comp="369" pin=0"/></net>

<net id="374"><net_src comp="357" pin="2"/><net_sink comp="369" pin=1"/></net>

<net id="379"><net_src comp="208" pin="2"/><net_sink comp="375" pin=0"/></net>

<net id="380"><net_src comp="215" pin="2"/><net_sink comp="375" pin=1"/></net>

<net id="385"><net_src comp="369" pin="2"/><net_sink comp="381" pin=0"/></net>

<net id="386"><net_src comp="375" pin="2"/><net_sink comp="381" pin=1"/></net>

<net id="396"><net_src comp="56" pin="0"/><net_sink comp="390" pin=0"/></net>

<net id="397"><net_src comp="387" pin="1"/><net_sink comp="390" pin=1"/></net>

<net id="398"><net_src comp="58" pin="0"/><net_sink comp="390" pin=2"/></net>

<net id="399"><net_src comp="60" pin="0"/><net_sink comp="390" pin=3"/></net>

<net id="403"><net_src comp="387" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="408"><net_src comp="390" pin="4"/><net_sink comp="404" pin=0"/></net>

<net id="409"><net_src comp="62" pin="0"/><net_sink comp="404" pin=1"/></net>

<net id="414"><net_src comp="400" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="415"><net_src comp="64" pin="0"/><net_sink comp="410" pin=1"/></net>

<net id="420"><net_src comp="410" pin="2"/><net_sink comp="416" pin=0"/></net>

<net id="421"><net_src comp="404" pin="2"/><net_sink comp="416" pin=1"/></net>

<net id="426"><net_src comp="208" pin="2"/><net_sink comp="422" pin=0"/></net>

<net id="427"><net_src comp="215" pin="2"/><net_sink comp="422" pin=1"/></net>

<net id="432"><net_src comp="416" pin="2"/><net_sink comp="428" pin=0"/></net>

<net id="433"><net_src comp="422" pin="2"/><net_sink comp="428" pin=1"/></net>

<net id="443"><net_src comp="56" pin="0"/><net_sink comp="437" pin=0"/></net>

<net id="444"><net_src comp="434" pin="1"/><net_sink comp="437" pin=1"/></net>

<net id="445"><net_src comp="58" pin="0"/><net_sink comp="437" pin=2"/></net>

<net id="446"><net_src comp="60" pin="0"/><net_sink comp="437" pin=3"/></net>

<net id="450"><net_src comp="434" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="455"><net_src comp="437" pin="4"/><net_sink comp="451" pin=0"/></net>

<net id="456"><net_src comp="62" pin="0"/><net_sink comp="451" pin=1"/></net>

<net id="461"><net_src comp="447" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="462"><net_src comp="64" pin="0"/><net_sink comp="457" pin=1"/></net>

<net id="467"><net_src comp="457" pin="2"/><net_sink comp="463" pin=0"/></net>

<net id="468"><net_src comp="451" pin="2"/><net_sink comp="463" pin=1"/></net>

<net id="473"><net_src comp="208" pin="2"/><net_sink comp="469" pin=0"/></net>

<net id="474"><net_src comp="215" pin="2"/><net_sink comp="469" pin=1"/></net>

<net id="479"><net_src comp="463" pin="2"/><net_sink comp="475" pin=0"/></net>

<net id="480"><net_src comp="469" pin="2"/><net_sink comp="475" pin=1"/></net>

<net id="490"><net_src comp="56" pin="0"/><net_sink comp="484" pin=0"/></net>

<net id="491"><net_src comp="481" pin="1"/><net_sink comp="484" pin=1"/></net>

<net id="492"><net_src comp="58" pin="0"/><net_sink comp="484" pin=2"/></net>

<net id="493"><net_src comp="60" pin="0"/><net_sink comp="484" pin=3"/></net>

<net id="497"><net_src comp="481" pin="1"/><net_sink comp="494" pin=0"/></net>

<net id="502"><net_src comp="484" pin="4"/><net_sink comp="498" pin=0"/></net>

<net id="503"><net_src comp="62" pin="0"/><net_sink comp="498" pin=1"/></net>

<net id="508"><net_src comp="494" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="509"><net_src comp="64" pin="0"/><net_sink comp="504" pin=1"/></net>

<net id="514"><net_src comp="504" pin="2"/><net_sink comp="510" pin=0"/></net>

<net id="515"><net_src comp="498" pin="2"/><net_sink comp="510" pin=1"/></net>

<net id="520"><net_src comp="215" pin="2"/><net_sink comp="516" pin=0"/></net>

<net id="521"><net_src comp="222" pin="2"/><net_sink comp="516" pin=1"/></net>

<net id="526"><net_src comp="510" pin="2"/><net_sink comp="522" pin=0"/></net>

<net id="527"><net_src comp="516" pin="2"/><net_sink comp="522" pin=1"/></net>

<net id="537"><net_src comp="56" pin="0"/><net_sink comp="531" pin=0"/></net>

<net id="538"><net_src comp="528" pin="1"/><net_sink comp="531" pin=1"/></net>

<net id="539"><net_src comp="58" pin="0"/><net_sink comp="531" pin=2"/></net>

<net id="540"><net_src comp="60" pin="0"/><net_sink comp="531" pin=3"/></net>

<net id="544"><net_src comp="528" pin="1"/><net_sink comp="541" pin=0"/></net>

<net id="549"><net_src comp="531" pin="4"/><net_sink comp="545" pin=0"/></net>

<net id="550"><net_src comp="62" pin="0"/><net_sink comp="545" pin=1"/></net>

<net id="555"><net_src comp="541" pin="1"/><net_sink comp="551" pin=0"/></net>

<net id="556"><net_src comp="64" pin="0"/><net_sink comp="551" pin=1"/></net>

<net id="561"><net_src comp="551" pin="2"/><net_sink comp="557" pin=0"/></net>

<net id="562"><net_src comp="545" pin="2"/><net_sink comp="557" pin=1"/></net>

<net id="567"><net_src comp="215" pin="2"/><net_sink comp="563" pin=0"/></net>

<net id="568"><net_src comp="222" pin="2"/><net_sink comp="563" pin=1"/></net>

<net id="573"><net_src comp="557" pin="2"/><net_sink comp="569" pin=0"/></net>

<net id="574"><net_src comp="563" pin="2"/><net_sink comp="569" pin=1"/></net>

<net id="584"><net_src comp="56" pin="0"/><net_sink comp="578" pin=0"/></net>

<net id="585"><net_src comp="575" pin="1"/><net_sink comp="578" pin=1"/></net>

<net id="586"><net_src comp="58" pin="0"/><net_sink comp="578" pin=2"/></net>

<net id="587"><net_src comp="60" pin="0"/><net_sink comp="578" pin=3"/></net>

<net id="591"><net_src comp="575" pin="1"/><net_sink comp="588" pin=0"/></net>

<net id="596"><net_src comp="578" pin="4"/><net_sink comp="592" pin=0"/></net>

<net id="597"><net_src comp="62" pin="0"/><net_sink comp="592" pin=1"/></net>

<net id="602"><net_src comp="588" pin="1"/><net_sink comp="598" pin=0"/></net>

<net id="603"><net_src comp="64" pin="0"/><net_sink comp="598" pin=1"/></net>

<net id="608"><net_src comp="598" pin="2"/><net_sink comp="604" pin=0"/></net>

<net id="609"><net_src comp="592" pin="2"/><net_sink comp="604" pin=1"/></net>

<net id="614"><net_src comp="215" pin="2"/><net_sink comp="610" pin=0"/></net>

<net id="615"><net_src comp="222" pin="2"/><net_sink comp="610" pin=1"/></net>

<net id="620"><net_src comp="604" pin="2"/><net_sink comp="616" pin=0"/></net>

<net id="621"><net_src comp="610" pin="2"/><net_sink comp="616" pin=1"/></net>

<net id="627"><net_src comp="68" pin="0"/><net_sink comp="622" pin=0"/></net>

<net id="628"><net_src comp="196" pin="9"/><net_sink comp="622" pin=1"/></net>

<net id="629"><net_src comp="70" pin="0"/><net_sink comp="622" pin=2"/></net>

<net id="633"><net_src comp="88" pin="3"/><net_sink comp="630" pin=0"/></net>

<net id="634"><net_src comp="630" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="638"><net_src comp="95" pin="3"/><net_sink comp="635" pin=0"/></net>

<net id="639"><net_src comp="635" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="643"><net_src comp="102" pin="3"/><net_sink comp="640" pin=0"/></net>

<net id="644"><net_src comp="640" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="648"><net_src comp="109" pin="3"/><net_sink comp="645" pin=0"/></net>

<net id="649"><net_src comp="645" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="653"><net_src comp="116" pin="3"/><net_sink comp="650" pin=0"/></net>

<net id="654"><net_src comp="650" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="658"><net_src comp="123" pin="3"/><net_sink comp="655" pin=0"/></net>

<net id="659"><net_src comp="655" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="663"><net_src comp="130" pin="3"/><net_sink comp="660" pin=0"/></net>

<net id="664"><net_src comp="660" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="668"><net_src comp="137" pin="3"/><net_sink comp="665" pin=0"/></net>

<net id="669"><net_src comp="665" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="673"><net_src comp="144" pin="3"/><net_sink comp="670" pin=0"/></net>

<net id="674"><net_src comp="670" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="675"><net_src comp="670" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="676"><net_src comp="670" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="677"><net_src comp="670" pin="1"/><net_sink comp="196" pin=1"/></net>

<net id="681"><net_src comp="208" pin="2"/><net_sink comp="678" pin=0"/></net>

<net id="685"><net_src comp="287" pin="2"/><net_sink comp="682" pin=0"/></net>

<net id="689"><net_src comp="150" pin="3"/><net_sink comp="686" pin=0"/></net>

<net id="690"><net_src comp="686" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="691"><net_src comp="686" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="692"><net_src comp="686" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="693"><net_src comp="686" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="697"><net_src comp="208" pin="2"/><net_sink comp="694" pin=0"/></net>

<net id="701"><net_src comp="334" pin="2"/><net_sink comp="698" pin=0"/></net>

<net id="705"><net_src comp="155" pin="3"/><net_sink comp="702" pin=0"/></net>

<net id="706"><net_src comp="702" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="707"><net_src comp="702" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="708"><net_src comp="702" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="709"><net_src comp="702" pin="1"/><net_sink comp="196" pin=3"/></net>

<net id="713"><net_src comp="208" pin="2"/><net_sink comp="710" pin=0"/></net>

<net id="717"><net_src comp="381" pin="2"/><net_sink comp="714" pin=0"/></net>

<net id="721"><net_src comp="160" pin="3"/><net_sink comp="718" pin=0"/></net>

<net id="722"><net_src comp="718" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="723"><net_src comp="718" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="724"><net_src comp="718" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="725"><net_src comp="718" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="726"><net_src comp="718" pin="1"/><net_sink comp="196" pin=4"/></net>

<net id="730"><net_src comp="222" pin="2"/><net_sink comp="727" pin=0"/></net>

<net id="734"><net_src comp="428" pin="2"/><net_sink comp="731" pin=0"/></net>

<net id="738"><net_src comp="165" pin="3"/><net_sink comp="735" pin=0"/></net>

<net id="739"><net_src comp="735" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="740"><net_src comp="735" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="741"><net_src comp="735" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="742"><net_src comp="735" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="743"><net_src comp="735" pin="1"/><net_sink comp="196" pin=5"/></net>

<net id="747"><net_src comp="222" pin="2"/><net_sink comp="744" pin=0"/></net>

<net id="751"><net_src comp="475" pin="2"/><net_sink comp="748" pin=0"/></net>

<net id="755"><net_src comp="170" pin="3"/><net_sink comp="752" pin=0"/></net>

<net id="756"><net_src comp="752" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="757"><net_src comp="752" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="758"><net_src comp="752" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="759"><net_src comp="752" pin="1"/><net_sink comp="196" pin=6"/></net>

<net id="763"><net_src comp="222" pin="2"/><net_sink comp="760" pin=0"/></net>

<net id="767"><net_src comp="522" pin="2"/><net_sink comp="764" pin=0"/></net>

<net id="771"><net_src comp="175" pin="3"/><net_sink comp="768" pin=0"/></net>

<net id="772"><net_src comp="768" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="773"><net_src comp="768" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="774"><net_src comp="768" pin="1"/><net_sink comp="528" pin=0"/></net>

<net id="775"><net_src comp="768" pin="1"/><net_sink comp="196" pin=7"/></net>

<net id="779"><net_src comp="222" pin="2"/><net_sink comp="776" pin=0"/></net>

<net id="783"><net_src comp="569" pin="2"/><net_sink comp="780" pin=0"/></net>

<net id="787"><net_src comp="180" pin="3"/><net_sink comp="784" pin=0"/></net>

<net id="788"><net_src comp="784" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="789"><net_src comp="784" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="790"><net_src comp="784" pin="1"/><net_sink comp="575" pin=0"/></net>

<net id="791"><net_src comp="784" pin="1"/><net_sink comp="196" pin=8"/></net>

<net id="795"><net_src comp="222" pin="2"/><net_sink comp="792" pin=0"/></net>

<net id="799"><net_src comp="616" pin="2"/><net_sink comp="796" pin=0"/></net>

<net id="803"><net_src comp="622" pin="3"/><net_sink comp="800" pin=0"/></net>

<net id="804"><net_src comp="800" pin="1"/><net_sink comp="189" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: contr_taskId_c | {1 }
 - Input state : 
	Port: run_test : p_read1 | {1 }
	Port: run_test : data_0 | {1 2 }
	Port: run_test : data_1 | {4 5 }
	Port: run_test : data_2 | {7 8 }
	Port: run_test : data_3 | {10 11 }
	Port: run_test : data_4 | {13 14 }
	Port: run_test : data_5 | {16 17 }
	Port: run_test : data_6 | {19 20 }
	Port: run_test : data_7 | {22 23 }
  - Chain level:
	State 1
		data_7_addr : 1
		data_6_addr : 1
		data_5_addr : 1
		data_4_addr : 1
		data_3_addr : 1
		data_2_addr : 1
		data_1_addr : 1
		data_0_addr : 1
		data_0_load : 2
	State 2
		cmp_i_i_i : 1
	State 3
		br_ln35 : 1
	State 4
		tmp : 1
		trunc_ln35 : 1
		icmp_ln35 : 2
		icmp_ln35_1 : 2
		or_ln35_1 : 3
		or_ln35_2 : 1
		and_ln35 : 3
		br_ln35 : 3
	State 5
		cmp_i9_i_i : 1
	State 6
		br_ln35 : 1
	State 7
		tmp_4 : 1
		trunc_ln35_1 : 1
		icmp_ln35_2 : 2
		icmp_ln35_3 : 2
		or_ln35 : 3
		or_ln35_3 : 1
		and_ln35_1 : 3
		br_ln35 : 3
	State 8
		cmp_i10_i_i : 1
	State 9
		br_ln35 : 1
	State 10
		tmp_8 : 1
		trunc_ln35_2 : 1
		icmp_ln35_4 : 2
		icmp_ln35_5 : 2
		or_ln35_4 : 3
		or_ln35_5 : 1
		and_ln35_2 : 3
		br_ln35 : 3
	State 11
		cmp_i11_i_i : 1
	State 12
		br_ln35 : 1
	State 13
		tmp_2 : 1
		trunc_ln35_3 : 1
		icmp_ln35_6 : 2
		icmp_ln35_7 : 2
		or_ln35_6 : 3
		or_ln35_7 : 1
		and_ln35_3 : 3
		br_ln35 : 3
	State 14
		cmp_i12_i_i : 1
	State 15
		br_ln35 : 1
	State 16
		tmp_11 : 1
		trunc_ln35_4 : 1
		icmp_ln35_8 : 2
		icmp_ln35_9 : 2
		or_ln35_8 : 3
		or_ln35_9 : 1
		and_ln35_4 : 3
		br_ln35 : 3
	State 17
		cmp_i13_i_i : 1
	State 18
		br_ln35 : 1
	State 19
		tmp_14 : 1
		trunc_ln35_5 : 1
		icmp_ln35_10 : 2
		icmp_ln35_11 : 2
		or_ln35_10 : 3
		or_ln35_11 : 1
		and_ln35_5 : 3
		br_ln35 : 3
	State 20
		cmp_i14_i_i : 1
	State 21
		br_ln35 : 1
	State 22
		tmp_17 : 1
		trunc_ln35_6 : 1
		icmp_ln35_12 : 2
		icmp_ln35_13 : 2
		or_ln35_12 : 3
		or_ln35_13 : 1
		and_ln35_6 : 3
		br_ln35 : 3
	State 23
		cmp_i15_i_i : 1
	State 24
		br_ln35 : 1
	State 25
		tmp_20 : 1
		trunc_ln35_7 : 1
		icmp_ln35_14 : 2
		icmp_ln35_15 : 2
		or_ln35_14 : 3
		or_ln35_15 : 1
		and_ln35_7 : 3
		br_ln35 : 3
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
		tmp_23 : 1
	State 36
		error_write_assign : 1
		ret_ln381 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |  Delay  |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|   call   |  grp_find_region_fu_196 |  4.128  |   280   |   536   |
|----------|-------------------------|---------|---------|---------|
|          |     icmp_ln35_fu_263    |    0    |    0    |    11   |
|          |    icmp_ln35_1_fu_269   |    0    |    0    |    15   |
|          |    icmp_ln35_2_fu_310   |    0    |    0    |    11   |
|          |    icmp_ln35_3_fu_316   |    0    |    0    |    15   |
|          |    icmp_ln35_4_fu_357   |    0    |    0    |    11   |
|          |    icmp_ln35_5_fu_363   |    0    |    0    |    15   |
|          |    icmp_ln35_6_fu_404   |    0    |    0    |    11   |
|   icmp   |    icmp_ln35_7_fu_410   |    0    |    0    |    15   |
|          |    icmp_ln35_8_fu_451   |    0    |    0    |    11   |
|          |    icmp_ln35_9_fu_457   |    0    |    0    |    15   |
|          |   icmp_ln35_10_fu_498   |    0    |    0    |    11   |
|          |   icmp_ln35_11_fu_504   |    0    |    0    |    15   |
|          |   icmp_ln35_12_fu_545   |    0    |    0    |    11   |
|          |   icmp_ln35_13_fu_551   |    0    |    0    |    15   |
|          |   icmp_ln35_14_fu_592   |    0    |    0    |    11   |
|          |   icmp_ln35_15_fu_598   |    0    |    0    |    15   |
|----------|-------------------------|---------|---------|---------|
|          |     or_ln35_1_fu_275    |    0    |    0    |    2    |
|          |     or_ln35_2_fu_281    |    0    |    0    |    2    |
|          |      or_ln35_fu_322     |    0    |    0    |    2    |
|          |     or_ln35_3_fu_328    |    0    |    0    |    2    |
|          |     or_ln35_4_fu_369    |    0    |    0    |    2    |
|          |     or_ln35_5_fu_375    |    0    |    0    |    2    |
|          |     or_ln35_6_fu_416    |    0    |    0    |    2    |
|    or    |     or_ln35_7_fu_422    |    0    |    0    |    2    |
|          |     or_ln35_8_fu_463    |    0    |    0    |    2    |
|          |     or_ln35_9_fu_469    |    0    |    0    |    2    |
|          |    or_ln35_10_fu_510    |    0    |    0    |    2    |
|          |    or_ln35_11_fu_516    |    0    |    0    |    2    |
|          |    or_ln35_12_fu_557    |    0    |    0    |    2    |
|          |    or_ln35_13_fu_563    |    0    |    0    |    2    |
|          |    or_ln35_14_fu_604    |    0    |    0    |    2    |
|          |    or_ln35_15_fu_610    |    0    |    0    |    2    |
|----------|-------------------------|---------|---------|---------|
|          |     and_ln35_fu_287     |    0    |    0    |    2    |
|          |    and_ln35_1_fu_334    |    0    |    0    |    2    |
|          |    and_ln35_2_fu_381    |    0    |    0    |    2    |
|    and   |    and_ln35_3_fu_428    |    0    |    0    |    2    |
|          |    and_ln35_4_fu_475    |    0    |    0    |    2    |
|          |    and_ln35_5_fu_522    |    0    |    0    |    2    |
|          |    and_ln35_6_fu_569    |    0    |    0    |    2    |
|          |    and_ln35_7_fu_616    |    0    |    0    |    2    |
|----------|-------------------------|---------|---------|---------|
|   read   |    p_read_read_fu_74    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   write  | write_ln587_write_fu_80 |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |        grp_fu_208       |    0    |    0    |    0    |
|   fcmp   |        grp_fu_215       |    0    |    0    |    0    |
|          |        grp_fu_222       |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   zext   |     zext_ln29_fu_234    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |        tmp_fu_249       |    0    |    0    |    0    |
|          |       tmp_4_fu_296      |    0    |    0    |    0    |
|          |       tmp_8_fu_343      |    0    |    0    |    0    |
|partselect|       tmp_2_fu_390      |    0    |    0    |    0    |
|          |      tmp_11_fu_437      |    0    |    0    |    0    |
|          |      tmp_14_fu_484      |    0    |    0    |    0    |
|          |      tmp_17_fu_531      |    0    |    0    |    0    |
|          |      tmp_20_fu_578      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |    trunc_ln35_fu_259    |    0    |    0    |    0    |
|          |   trunc_ln35_1_fu_306   |    0    |    0    |    0    |
|          |   trunc_ln35_2_fu_353   |    0    |    0    |    0    |
|   trunc  |   trunc_ln35_3_fu_400   |    0    |    0    |    0    |
|          |   trunc_ln35_4_fu_447   |    0    |    0    |    0    |
|          |   trunc_ln35_5_fu_494   |    0    |    0    |    0    |
|          |   trunc_ln35_6_fu_541   |    0    |    0    |    0    |
|          |   trunc_ln35_7_fu_588   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
| bitselect|      tmp_23_fu_622      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |  4.128  |   280   |   792   |
|----------|-------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|    and_ln35_1_reg_698    |    1   |
|    and_ln35_2_reg_714    |    1   |
|    and_ln35_3_reg_731    |    1   |
|    and_ln35_4_reg_748    |    1   |
|    and_ln35_5_reg_764    |    1   |
|    and_ln35_6_reg_780    |    1   |
|    and_ln35_7_reg_796    |    1   |
|     and_ln35_reg_682     |    1   |
|    cmp_i10_i_i_reg_710   |    1   |
|    cmp_i11_i_i_reg_727   |    1   |
|    cmp_i12_i_i_reg_744   |    1   |
|    cmp_i13_i_i_reg_760   |    1   |
|    cmp_i14_i_i_reg_776   |    1   |
|    cmp_i15_i_i_reg_792   |    1   |
|    cmp_i9_i_i_reg_694    |    1   |
|     cmp_i_i_i_reg_678    |    1   |
|    data_0_addr_reg_665   |    7   |
|    data_0_load_reg_670   |   32   |
|    data_1_addr_reg_660   |    7   |
|    data_1_load_reg_686   |   32   |
|    data_2_addr_reg_655   |    7   |
|    data_2_load_reg_702   |   32   |
|    data_3_addr_reg_650   |    7   |
|    data_3_load_reg_718   |   32   |
|    data_4_addr_reg_645   |    7   |
|    data_4_load_reg_735   |   32   |
|    data_5_addr_reg_640   |    7   |
|    data_5_load_reg_752   |   32   |
|    data_6_addr_reg_635   |    7   |
|    data_6_load_reg_768   |   32   |
|    data_7_addr_reg_630   |    7   |
|    data_7_load_reg_784   |   32   |
|error_write_assign_reg_185|    1   |
|      tmp_23_reg_800      |    1   |
+--------------------------+--------+
|           Total          |   330  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_144 |  p0  |   2  |   7  |   14   ||    9    |
|     grp_fu_208    |  p0  |   8  |  32  |   256  ||    42   |
|     grp_fu_208    |  p1  |   2  |  32  |   64   |
|     grp_fu_215    |  p0  |   8  |  32  |   256  ||    42   |
|     grp_fu_215    |  p1  |   2  |  32  |   64   |
|     grp_fu_222    |  p0  |  10  |  32  |   320  ||    53   |
|     grp_fu_222    |  p1  |   2  |  32  |   64   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |  1038  ||  13.502 ||   146   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    4   |   280  |   792  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   13   |    -   |   146  |
|  Register |    -   |   330  |    -   |
+-----------+--------+--------+--------+
|   Total   |   17   |   610  |   938  |
+-----------+--------+--------+--------+
