<stg><name>rc_receiver</name>


<trans_list>

<trans id="551" from="1" to="2">
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="552" from="2" to="3">
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="553" from="3" to="4">
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="554" from="4" to="5">
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="555" from="5" to="6">
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="556" from="6" to="7">
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="557" from="7" to="8">
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="558" from="8" to="9">
<condition id="349">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="559" from="9" to="10">
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="560" from="10" to="11">
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="561" from="11" to="12">
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="562" from="12" to="13">
<condition id="353">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="563" from="13" to="14">
<condition id="354">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="564" from="14" to="15">
<condition id="355">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="565" from="15" to="16">
<condition id="356">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="566" from="16" to="17">
<condition id="357">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="567" from="17" to="18">
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="568" from="18" to="19">
<condition id="359">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="569" from="19" to="20">
<condition id="360">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="570" from="20" to="21">
<condition id="361">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="571" from="21" to="22">
<condition id="362">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="572" from="22" to="23">
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="573" from="23" to="24">
<condition id="364">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="574" from="24" to="25">
<condition id="365">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="575" from="25" to="26">
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="576" from="26" to="27">
<condition id="367">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="577" from="27" to="28">
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="578" from="28" to="29">
<condition id="369">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="579" from="29" to="30">
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="580" from="30" to="31">
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="581" from="31" to="32">
<condition id="372">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="582" from="32" to="33">
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="583" from="33" to="34">
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="584" from="34" to="35">
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="585" from="35" to="36">
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="586" from="36" to="37">
<condition id="377">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="587" from="37" to="38">
<condition id="378">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="588" from="38" to="39">
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="589" from="39" to="40">
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="590" from="40" to="41">
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="591" from="41" to="42">
<condition id="382">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="592" from="42" to="43">
<condition id="383">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="593" from="43" to="44">
<condition id="384">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="594" from="44" to="45">
<condition id="385">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="595" from="45" to="46">
<condition id="386">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="596" from="46" to="47">
<condition id="387">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="597" from="47" to="48">
<condition id="388">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="598" from="48" to="49">
<condition id="389">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="599" from="49" to="50">
<condition id="390">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="600" from="50" to="51">
<condition id="391">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="601" from="51" to="52">
<condition id="392">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="602" from="52" to="53">
<condition id="393">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="603" from="53" to="54">
<condition id="394">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="604" from="54" to="55">
<condition id="395">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="605" from="55" to="56">
<condition id="396">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="606" from="56" to="57">
<condition id="397">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="607" from="57" to="58">
<condition id="398">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="608" from="58" to="59">
<condition id="399">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="609" from="59" to="60">
<condition id="400">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="610" from="60" to="61">
<condition id="401">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="611" from="61" to="62">
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="612" from="62" to="63">
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="613" from="63" to="64">
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="614" from="64" to="65">
<condition id="405">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="615" from="65" to="66">
<condition id="406">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="616" from="66" to="67">
<condition id="407">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="617" from="67" to="68">
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="618" from="68" to="69">
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="619" from="69" to="70">
<condition id="410">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="620" from="70" to="71">
<condition id="411">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="621" from="71" to="72">
<condition id="412">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="622" from="72" to="73">
<condition id="413">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="623" from="73" to="74">
<condition id="414">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="624" from="74" to="75">
<condition id="415">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="625" from="75" to="76">
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
codeRepl:5  %channels_V_read = call i5 @_ssdm_op_Read.ap_none.i5(i5 %channels_V)

]]></Node>
<StgValue><ssdm name="channels_V_read"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="5" op_0_bw="5">
<![CDATA[
codeRepl:14  %p_Val2_s = load i5* @last_on_V, align 1

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="5">
<![CDATA[
codeRepl:15  %tmp_4 = trunc i5 %channels_V_read to i1

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:16  %acc_load = load i32* @acc, align 4

]]></Node>
<StgValue><ssdm name="acc_load"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:17  %tmp_1 = add i32 1, %acc_load

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
codeRepl:18  %acc_loc = select i1 %tmp_4, i32 %tmp_1, i32 %acc_load

]]></Node>
<StgValue><ssdm name="acc_loc"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="5">
<![CDATA[
codeRepl:19  %tmp_5 = trunc i5 %p_Val2_s to i1

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
codeRepl:20  %tmp_7 = xor i1 %tmp_4, true

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
codeRepl:21  %tmp_9 = and i1 %tmp_5, %tmp_7

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:22  %tmp_3 = icmp ugt i32 %acc_loc, 10

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
codeRepl:23  %or_cond = and i1 %tmp_9, %tmp_3

]]></Node>
<StgValue><ssdm name="or_cond"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
codeRepl:24  %p_acc_loc = select i1 %or_cond, i32 0, i32 %acc_loc

]]></Node>
<StgValue><ssdm name="p_acc_loc"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="1" op_1_bw="5" op_2_bw="32">
<![CDATA[
codeRepl:26  %tmp_10 = call i1 @_ssdm_op_BitSelect.i1.i5.i32(i5 %channels_V_read, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:27  %tmp_10_1 = add i32 1, %p_acc_loc

]]></Node>
<StgValue><ssdm name="tmp_10_1"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
codeRepl:28  %acc_new_1 = select i1 %tmp_10, i32 %tmp_10_1, i32 %p_acc_loc

]]></Node>
<StgValue><ssdm name="acc_new_1"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="1" op_1_bw="5" op_2_bw="32">
<![CDATA[
codeRepl:29  %tmp_11 = call i1 @_ssdm_op_BitSelect.i1.i5.i32(i5 %p_Val2_s, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
codeRepl:30  %tmp_11_1 = xor i1 %tmp_10, true

]]></Node>
<StgValue><ssdm name="tmp_11_1"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
codeRepl:31  %tmp_12_1 = and i1 %tmp_11, %tmp_11_1

]]></Node>
<StgValue><ssdm name="tmp_12_1"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:32  %tmp_14_1 = icmp ugt i32 %acc_new_1, 10

]]></Node>
<StgValue><ssdm name="tmp_14_1"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
codeRepl:33  %or_cond_1 = and i1 %tmp_12_1, %tmp_14_1

]]></Node>
<StgValue><ssdm name="or_cond_1"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
codeRepl:34  %p_acc_new_1 = select i1 %or_cond_1, i32 0, i32 %acc_new_1

]]></Node>
<StgValue><ssdm name="p_acc_new_1"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="5" op_2_bw="32">
<![CDATA[
codeRepl:37  %tmp_12 = call i1 @_ssdm_op_BitSelect.i1.i5.i32(i5 %channels_V_read, i32 2)

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:38  %tmp_10_2 = add i32 1, %p_acc_new_1

]]></Node>
<StgValue><ssdm name="tmp_10_2"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
codeRepl:39  %acc_new_3 = select i1 %tmp_12, i32 %tmp_10_2, i32 %p_acc_new_1

]]></Node>
<StgValue><ssdm name="acc_new_3"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="1" op_1_bw="5" op_2_bw="32">
<![CDATA[
codeRepl:40  %tmp_13 = call i1 @_ssdm_op_BitSelect.i1.i5.i32(i5 %p_Val2_s, i32 2)

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
codeRepl:41  %tmp_11_2 = xor i1 %tmp_12, true

]]></Node>
<StgValue><ssdm name="tmp_11_2"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
codeRepl:42  %tmp_12_2 = and i1 %tmp_13, %tmp_11_2

]]></Node>
<StgValue><ssdm name="tmp_12_2"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:43  %tmp_14_2 = icmp ugt i32 %acc_new_3, 10

]]></Node>
<StgValue><ssdm name="tmp_14_2"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
codeRepl:44  %or_cond_2 = and i1 %tmp_12_2, %tmp_14_2

]]></Node>
<StgValue><ssdm name="or_cond_2"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
codeRepl:45  %p_acc_new_3 = select i1 %or_cond_2, i32 0, i32 %acc_new_3

]]></Node>
<StgValue><ssdm name="p_acc_new_3"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="1" op_1_bw="5" op_2_bw="32">
<![CDATA[
codeRepl:49  %tmp_14 = call i1 @_ssdm_op_BitSelect.i1.i5.i32(i5 %channels_V_read, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:50  %tmp_10_3 = add i32 1, %p_acc_new_3

]]></Node>
<StgValue><ssdm name="tmp_10_3"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
codeRepl:51  %acc_new_5 = select i1 %tmp_14, i32 %tmp_10_3, i32 %p_acc_new_3

]]></Node>
<StgValue><ssdm name="acc_new_5"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="5" op_2_bw="32">
<![CDATA[
codeRepl:52  %tmp_15 = call i1 @_ssdm_op_BitSelect.i1.i5.i32(i5 %p_Val2_s, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
codeRepl:53  %tmp_11_3 = xor i1 %tmp_14, true

]]></Node>
<StgValue><ssdm name="tmp_11_3"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
codeRepl:54  %tmp_12_3 = and i1 %tmp_15, %tmp_11_3

]]></Node>
<StgValue><ssdm name="tmp_12_3"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:55  %tmp_14_3 = icmp ugt i32 %acc_new_5, 10

]]></Node>
<StgValue><ssdm name="tmp_14_3"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
codeRepl:56  %or_cond_3 = and i1 %tmp_12_3, %tmp_14_3

]]></Node>
<StgValue><ssdm name="or_cond_3"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
codeRepl:57  %p_acc_new_5 = select i1 %or_cond_3, i32 0, i32 %acc_new_5

]]></Node>
<StgValue><ssdm name="p_acc_new_5"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="5" op_2_bw="32">
<![CDATA[
codeRepl:59  %tmp_16 = call i1 @_ssdm_op_BitSelect.i1.i5.i32(i5 %channels_V_read, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:60  %tmp_10_4 = add i32 1, %p_acc_new_5

]]></Node>
<StgValue><ssdm name="tmp_10_4"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
codeRepl:61  %acc_new_7 = select i1 %tmp_16, i32 %tmp_10_4, i32 %p_acc_new_5

]]></Node>
<StgValue><ssdm name="acc_new_7"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="1" op_1_bw="5" op_2_bw="32">
<![CDATA[
codeRepl:62  %tmp_17 = call i1 @_ssdm_op_BitSelect.i1.i5.i32(i5 %p_Val2_s, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
codeRepl:63  %tmp_11_4 = xor i1 %tmp_16, true

]]></Node>
<StgValue><ssdm name="tmp_11_4"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
codeRepl:64  %tmp_12_4 = and i1 %tmp_17, %tmp_11_4

]]></Node>
<StgValue><ssdm name="tmp_12_4"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:65  %tmp_14_4 = icmp ugt i32 %acc_new_7, 10

]]></Node>
<StgValue><ssdm name="tmp_14_4"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
codeRepl:66  %or_cond_4 = and i1 %tmp_12_4, %tmp_14_4

]]></Node>
<StgValue><ssdm name="or_cond_4"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
codeRepl:67  %tmp2 = or i1 %or_cond, %tmp_4

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
codeRepl:68  %tmp4 = or i1 %or_cond_1, %tmp_12

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
codeRepl:69  %tmp3 = or i1 %tmp4, %tmp_10

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
codeRepl:70  %tmp1 = or i1 %tmp3, %tmp2

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
codeRepl:71  %tmp6 = or i1 %or_cond_2, %tmp_14

]]></Node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
codeRepl:72  %tmp8 = or i1 %tmp_16, %or_cond_4

]]></Node>
<StgValue><ssdm name="tmp8"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
codeRepl:73  %tmp7 = or i1 %tmp8, %or_cond_3

]]></Node>
<StgValue><ssdm name="tmp7"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
codeRepl:74  %tmp5 = or i1 %tmp7, %tmp6

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
codeRepl:75  %p_acc_flag_7 = or i1 %tmp5, %tmp1

]]></Node>
<StgValue><ssdm name="p_acc_flag_7"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
codeRepl:76  %p_acc_new_7 = select i1 %or_cond_4, i32 0, i32 %acc_new_7

]]></Node>
<StgValue><ssdm name="p_acc_new_7"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
codeRepl:84  br i1 %p_acc_flag_7, label %mergeST, label %._crit_edge70.4.new

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="p_acc_flag_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
mergeST:0  store i32 %p_acc_new_7, i32* @acc, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
._crit_edge71:0  store i5 %channels_V_read, i5* @last_on_V, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="137" st_id="2" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:6  %max_high_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %max_high)

]]></Node>
<StgValue><ssdm name="max_high_read"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:7  %min_high_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %min_high)

]]></Node>
<StgValue><ssdm name="min_high_read"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp><literal name="or_cond_1" val="0"/>
<literal name="or_cond_2" val="0"/>
<literal name="or_cond_3" val="0"/>
<literal name="or_cond_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
codeRepl:25  %acc_loc_s = select i1 %or_cond, i32 %acc_loc, i32 0

]]></Node>
<StgValue><ssdm name="acc_loc_s"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="418">
<or_exp><and_exp><literal name="or_cond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="2" op_0_bw="1">
<![CDATA[
codeRepl:35  %p_cast = zext i1 %or_cond_1 to i2

]]></Node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="426">
<or_exp><and_exp><literal name="or_cond_2" val="0"/>
<literal name="or_cond_3" val="0"/>
<literal name="or_cond_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
codeRepl:36  %write_val_2_1_write_s = select i1 %or_cond_1, i32 %acc_new_1, i32 %acc_loc_s

]]></Node>
<StgValue><ssdm name="write_val_2_1_write_s"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
codeRepl:46  %p_write_to_1_1 = select i1 %or_cond_2, i2 -2, i2 %p_cast

]]></Node>
<StgValue><ssdm name="p_write_to_1_1"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="3" op_0_bw="2">
<![CDATA[
codeRepl:47  %p_write_to_1_1_cast = zext i2 %p_write_to_1_1 to i3

]]></Node>
<StgValue><ssdm name="p_write_to_1_1_cast"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp><literal name="or_cond_3" val="0"/>
<literal name="or_cond_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
codeRepl:48  %write_val_2_2_write_s = select i1 %or_cond_2, i32 %acc_new_3, i32 %write_val_2_1_write_s

]]></Node>
<StgValue><ssdm name="write_val_2_2_write_s"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp><literal name="or_cond_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
codeRepl:58  %write_val_2_3_write_s = select i1 %or_cond_3, i32 %acc_new_5, i32 %write_val_2_2_write_s

]]></Node>
<StgValue><ssdm name="write_val_2_3_write_s"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
codeRepl:77  %p_write_to_1_2 = select i1 %or_cond_4, i3 -4, i3 3

]]></Node>
<StgValue><ssdm name="p_write_to_1_2"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
codeRepl:78  %tmp = or i1 %or_cond_4, %or_cond_3

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
codeRepl:79  %p_write_to_1_3 = select i1 %tmp, i3 %p_write_to_1_2, i3 %p_write_to_1_1_cast

]]></Node>
<StgValue><ssdm name="p_write_to_1_3"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
codeRepl:80  %tmp9 = or i1 %or_cond_1, %or_cond

]]></Node>
<StgValue><ssdm name="tmp9"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
codeRepl:81  %tmp10 = or i1 %tmp, %or_cond_2

]]></Node>
<StgValue><ssdm name="tmp10"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
codeRepl:82  %p_should_write_1_3 = or i1 %tmp10, %tmp9

]]></Node>
<StgValue><ssdm name="p_should_write_1_3"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
codeRepl:83  %write_val_2_4_write_s = select i1 %or_cond_4, i32 %acc_new_7, i32 %write_val_2_3_write_s

]]></Node>
<StgValue><ssdm name="write_val_2_4_write_s"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge70.4.new:0  br i1 %p_should_write_1_3, label %0, label %._crit_edge71

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="154" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="p_should_write_1_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %p_Val2_1 = sub i32 %write_val_2_4_write_s, %min_high_read

]]></Node>
<StgValue><ssdm name="p_Val2_1"/></StgValue>
</operation>

<operation id="155" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="p_should_write_1_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %p_Val2_2 = sub i32 %max_high_read, %min_high_read

]]></Node>
<StgValue><ssdm name="p_Val2_2"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="156" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="p_should_write_1_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
:3  %tmp_6 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_2, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="157" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="p_should_write_1_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="63" op_0_bw="63" op_1_bw="32" op_2_bw="31">
<![CDATA[
:4  %tmp_8 = call i63 @_ssdm_op_BitConcatenate.i63.i32.i31(i32 %p_Val2_1, i31 0)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="158" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="p_should_write_1_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="63" op_0_bw="48">
<![CDATA[
:5  %tmp_9_cast = zext i48 %tmp_6 to i63

]]></Node>
<StgValue><ssdm name="tmp_9_cast"/></StgValue>
</operation>

<operation id="159" st_id="4" stage="67" lat="67">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="p_should_write_1_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="63" op_1_bw="63">
<![CDATA[
:6  %tmp_s = udiv i63 %tmp_8, %tmp_9_cast

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="160" st_id="5" stage="66" lat="67">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="p_should_write_1_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="63" op_1_bw="63">
<![CDATA[
:6  %tmp_s = udiv i63 %tmp_8, %tmp_9_cast

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="161" st_id="6" stage="65" lat="67">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="p_should_write_1_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="63" op_1_bw="63">
<![CDATA[
:6  %tmp_s = udiv i63 %tmp_8, %tmp_9_cast

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="162" st_id="7" stage="64" lat="67">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="p_should_write_1_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="63" op_1_bw="63">
<![CDATA[
:6  %tmp_s = udiv i63 %tmp_8, %tmp_9_cast

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="163" st_id="8" stage="63" lat="67">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="p_should_write_1_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="63" op_1_bw="63">
<![CDATA[
:6  %tmp_s = udiv i63 %tmp_8, %tmp_9_cast

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="164" st_id="9" stage="62" lat="67">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="p_should_write_1_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="63" op_1_bw="63">
<![CDATA[
:6  %tmp_s = udiv i63 %tmp_8, %tmp_9_cast

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="165" st_id="10" stage="61" lat="67">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="p_should_write_1_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="63" op_1_bw="63">
<![CDATA[
:6  %tmp_s = udiv i63 %tmp_8, %tmp_9_cast

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="166" st_id="11" stage="60" lat="67">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="p_should_write_1_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="63" op_1_bw="63">
<![CDATA[
:6  %tmp_s = udiv i63 %tmp_8, %tmp_9_cast

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="167" st_id="12" stage="59" lat="67">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="p_should_write_1_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="63" op_1_bw="63">
<![CDATA[
:6  %tmp_s = udiv i63 %tmp_8, %tmp_9_cast

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="168" st_id="13" stage="58" lat="67">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="p_should_write_1_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="63" op_1_bw="63">
<![CDATA[
:6  %tmp_s = udiv i63 %tmp_8, %tmp_9_cast

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="169" st_id="14" stage="57" lat="67">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="p_should_write_1_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="63" op_1_bw="63">
<![CDATA[
:6  %tmp_s = udiv i63 %tmp_8, %tmp_9_cast

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="170" st_id="15" stage="56" lat="67">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="p_should_write_1_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="63" op_1_bw="63">
<![CDATA[
:6  %tmp_s = udiv i63 %tmp_8, %tmp_9_cast

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="171" st_id="16" stage="55" lat="67">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="p_should_write_1_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="63" op_1_bw="63">
<![CDATA[
:6  %tmp_s = udiv i63 %tmp_8, %tmp_9_cast

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="172" st_id="17" stage="54" lat="67">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="p_should_write_1_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="63" op_1_bw="63">
<![CDATA[
:6  %tmp_s = udiv i63 %tmp_8, %tmp_9_cast

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="173" st_id="18" stage="53" lat="67">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="p_should_write_1_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="63" op_1_bw="63">
<![CDATA[
:6  %tmp_s = udiv i63 %tmp_8, %tmp_9_cast

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="174" st_id="19" stage="52" lat="67">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="p_should_write_1_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="63" op_1_bw="63">
<![CDATA[
:6  %tmp_s = udiv i63 %tmp_8, %tmp_9_cast

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="175" st_id="20" stage="51" lat="67">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="p_should_write_1_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="63" op_1_bw="63">
<![CDATA[
:6  %tmp_s = udiv i63 %tmp_8, %tmp_9_cast

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="176" st_id="21" stage="50" lat="67">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="p_should_write_1_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="63" op_1_bw="63">
<![CDATA[
:6  %tmp_s = udiv i63 %tmp_8, %tmp_9_cast

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="177" st_id="22" stage="49" lat="67">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="p_should_write_1_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="63" op_1_bw="63">
<![CDATA[
:6  %tmp_s = udiv i63 %tmp_8, %tmp_9_cast

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="178" st_id="23" stage="48" lat="67">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="p_should_write_1_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="63" op_1_bw="63">
<![CDATA[
:6  %tmp_s = udiv i63 %tmp_8, %tmp_9_cast

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="179" st_id="24" stage="47" lat="67">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="p_should_write_1_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="63" op_1_bw="63">
<![CDATA[
:6  %tmp_s = udiv i63 %tmp_8, %tmp_9_cast

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="180" st_id="25" stage="46" lat="67">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="p_should_write_1_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="63" op_1_bw="63">
<![CDATA[
:6  %tmp_s = udiv i63 %tmp_8, %tmp_9_cast

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="181" st_id="26" stage="45" lat="67">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="p_should_write_1_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="63" op_1_bw="63">
<![CDATA[
:6  %tmp_s = udiv i63 %tmp_8, %tmp_9_cast

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="182" st_id="27" stage="44" lat="67">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="p_should_write_1_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="63" op_1_bw="63">
<![CDATA[
:6  %tmp_s = udiv i63 %tmp_8, %tmp_9_cast

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="183" st_id="28" stage="43" lat="67">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="p_should_write_1_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="63" op_1_bw="63">
<![CDATA[
:6  %tmp_s = udiv i63 %tmp_8, %tmp_9_cast

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="184" st_id="29" stage="42" lat="67">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="p_should_write_1_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="63" op_1_bw="63">
<![CDATA[
:6  %tmp_s = udiv i63 %tmp_8, %tmp_9_cast

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="185" st_id="30" stage="41" lat="67">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="p_should_write_1_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="63" op_1_bw="63">
<![CDATA[
:6  %tmp_s = udiv i63 %tmp_8, %tmp_9_cast

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="186" st_id="31" stage="40" lat="67">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="p_should_write_1_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="63" op_1_bw="63">
<![CDATA[
:6  %tmp_s = udiv i63 %tmp_8, %tmp_9_cast

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="187" st_id="32" stage="39" lat="67">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="p_should_write_1_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="63" op_1_bw="63">
<![CDATA[
:6  %tmp_s = udiv i63 %tmp_8, %tmp_9_cast

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="188" st_id="33" stage="38" lat="67">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="p_should_write_1_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="63" op_1_bw="63">
<![CDATA[
:6  %tmp_s = udiv i63 %tmp_8, %tmp_9_cast

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="189" st_id="34" stage="37" lat="67">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="p_should_write_1_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="63" op_1_bw="63">
<![CDATA[
:6  %tmp_s = udiv i63 %tmp_8, %tmp_9_cast

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="190" st_id="35" stage="36" lat="67">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="p_should_write_1_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="63" op_1_bw="63">
<![CDATA[
:6  %tmp_s = udiv i63 %tmp_8, %tmp_9_cast

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="191" st_id="36" stage="35" lat="67">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="p_should_write_1_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="63" op_1_bw="63">
<![CDATA[
:6  %tmp_s = udiv i63 %tmp_8, %tmp_9_cast

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="192" st_id="37" stage="34" lat="67">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="p_should_write_1_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="63" op_1_bw="63">
<![CDATA[
:6  %tmp_s = udiv i63 %tmp_8, %tmp_9_cast

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="193" st_id="38" stage="33" lat="67">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="p_should_write_1_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="63" op_1_bw="63">
<![CDATA[
:6  %tmp_s = udiv i63 %tmp_8, %tmp_9_cast

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="194" st_id="39" stage="32" lat="67">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="p_should_write_1_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="63" op_1_bw="63">
<![CDATA[
:6  %tmp_s = udiv i63 %tmp_8, %tmp_9_cast

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="195" st_id="40" stage="31" lat="67">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="p_should_write_1_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="63" op_1_bw="63">
<![CDATA[
:6  %tmp_s = udiv i63 %tmp_8, %tmp_9_cast

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="196" st_id="41" stage="30" lat="67">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="p_should_write_1_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="63" op_1_bw="63">
<![CDATA[
:6  %tmp_s = udiv i63 %tmp_8, %tmp_9_cast

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="197" st_id="42" stage="29" lat="67">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="p_should_write_1_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="63" op_1_bw="63">
<![CDATA[
:6  %tmp_s = udiv i63 %tmp_8, %tmp_9_cast

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="198" st_id="43" stage="28" lat="67">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="p_should_write_1_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="63" op_1_bw="63">
<![CDATA[
:6  %tmp_s = udiv i63 %tmp_8, %tmp_9_cast

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="199" st_id="44" stage="27" lat="67">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="p_should_write_1_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="63" op_1_bw="63">
<![CDATA[
:6  %tmp_s = udiv i63 %tmp_8, %tmp_9_cast

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="200" st_id="45" stage="26" lat="67">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="p_should_write_1_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="63" op_1_bw="63">
<![CDATA[
:6  %tmp_s = udiv i63 %tmp_8, %tmp_9_cast

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="201" st_id="46" stage="25" lat="67">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="p_should_write_1_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="63" op_1_bw="63">
<![CDATA[
:6  %tmp_s = udiv i63 %tmp_8, %tmp_9_cast

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="202" st_id="47" stage="24" lat="67">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="p_should_write_1_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="63" op_1_bw="63">
<![CDATA[
:6  %tmp_s = udiv i63 %tmp_8, %tmp_9_cast

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="203" st_id="48" stage="23" lat="67">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="p_should_write_1_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="63" op_1_bw="63">
<![CDATA[
:6  %tmp_s = udiv i63 %tmp_8, %tmp_9_cast

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="204" st_id="49" stage="22" lat="67">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="p_should_write_1_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="63" op_1_bw="63">
<![CDATA[
:6  %tmp_s = udiv i63 %tmp_8, %tmp_9_cast

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="205" st_id="50" stage="21" lat="67">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="p_should_write_1_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="63" op_1_bw="63">
<![CDATA[
:6  %tmp_s = udiv i63 %tmp_8, %tmp_9_cast

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="206" st_id="51" stage="20" lat="67">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="p_should_write_1_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="63" op_1_bw="63">
<![CDATA[
:6  %tmp_s = udiv i63 %tmp_8, %tmp_9_cast

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="207" st_id="52" stage="19" lat="67">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="p_should_write_1_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="63" op_1_bw="63">
<![CDATA[
:6  %tmp_s = udiv i63 %tmp_8, %tmp_9_cast

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="208" st_id="53" stage="18" lat="67">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="p_should_write_1_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="63" op_1_bw="63">
<![CDATA[
:6  %tmp_s = udiv i63 %tmp_8, %tmp_9_cast

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="209" st_id="54" stage="17" lat="67">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="p_should_write_1_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="63" op_1_bw="63">
<![CDATA[
:6  %tmp_s = udiv i63 %tmp_8, %tmp_9_cast

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="210" st_id="55" stage="16" lat="67">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="p_should_write_1_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="63" op_1_bw="63">
<![CDATA[
:6  %tmp_s = udiv i63 %tmp_8, %tmp_9_cast

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="211" st_id="56" stage="15" lat="67">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="p_should_write_1_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="63" op_1_bw="63">
<![CDATA[
:6  %tmp_s = udiv i63 %tmp_8, %tmp_9_cast

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="212" st_id="57" stage="14" lat="67">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="p_should_write_1_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="63" op_1_bw="63">
<![CDATA[
:6  %tmp_s = udiv i63 %tmp_8, %tmp_9_cast

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="213" st_id="58" stage="13" lat="67">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="p_should_write_1_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="63" op_1_bw="63">
<![CDATA[
:6  %tmp_s = udiv i63 %tmp_8, %tmp_9_cast

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="214" st_id="59" stage="12" lat="67">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="p_should_write_1_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="63" op_1_bw="63">
<![CDATA[
:6  %tmp_s = udiv i63 %tmp_8, %tmp_9_cast

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="215" st_id="60" stage="11" lat="67">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="p_should_write_1_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="63" op_1_bw="63">
<![CDATA[
:6  %tmp_s = udiv i63 %tmp_8, %tmp_9_cast

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="216" st_id="61" stage="10" lat="67">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="p_should_write_1_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="63" op_1_bw="63">
<![CDATA[
:6  %tmp_s = udiv i63 %tmp_8, %tmp_9_cast

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="217" st_id="62" stage="9" lat="67">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="p_should_write_1_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="63" op_1_bw="63">
<![CDATA[
:6  %tmp_s = udiv i63 %tmp_8, %tmp_9_cast

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="218" st_id="63" stage="8" lat="67">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="p_should_write_1_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="63" op_1_bw="63">
<![CDATA[
:6  %tmp_s = udiv i63 %tmp_8, %tmp_9_cast

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="219" st_id="64" stage="7" lat="67">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="p_should_write_1_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="63" op_1_bw="63">
<![CDATA[
:6  %tmp_s = udiv i63 %tmp_8, %tmp_9_cast

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="220" st_id="65" stage="6" lat="67">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="p_should_write_1_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="63" op_1_bw="63">
<![CDATA[
:6  %tmp_s = udiv i63 %tmp_8, %tmp_9_cast

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="221" st_id="66" stage="5" lat="67">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="p_should_write_1_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="63" op_1_bw="63">
<![CDATA[
:6  %tmp_s = udiv i63 %tmp_8, %tmp_9_cast

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="222" st_id="67" stage="4" lat="67">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="p_should_write_1_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="63" op_1_bw="63">
<![CDATA[
:6  %tmp_s = udiv i63 %tmp_8, %tmp_9_cast

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="223" st_id="68" stage="3" lat="67">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="p_should_write_1_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="63" op_1_bw="63">
<![CDATA[
:6  %tmp_s = udiv i63 %tmp_8, %tmp_9_cast

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="224" st_id="69" stage="2" lat="67">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="p_should_write_1_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="63" op_1_bw="63">
<![CDATA[
:6  %tmp_s = udiv i63 %tmp_8, %tmp_9_cast

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="225" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="p_should_write_1_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="3">
<![CDATA[
:0  %tmp_2 = zext i3 %p_write_to_1_3 to i64

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="226" st_id="70" stage="1" lat="67">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="p_should_write_1_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="63" op_1_bw="63">
<![CDATA[
:6  %tmp_s = udiv i63 %tmp_8, %tmp_9_cast

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="227" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="p_should_write_1_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
:8  %mixer_out_V_addr = getelementptr i16* %mixer_out_V, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="mixer_out_V_addr"/></StgValue>
</operation>

<operation id="228" st_id="70" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="p_should_write_1_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:9  %mixer_out_V_addr_req = call i1 @_ssdm_op_WriteReq.m_axi.i16P(i16* %mixer_out_V_addr, i32 1)

]]></Node>
<StgValue><ssdm name="mixer_out_V_addr_req"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="229" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="p_should_write_1_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="16" op_0_bw="16">
<![CDATA[
:7  %tmp_18 = trunc i63 %tmp_s to i16

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="230" st_id="71" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="p_should_write_1_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="2">
<![CDATA[
:10  call void @_ssdm_op_Write.m_axi.i16P(i16* %mixer_out_V_addr, i16 %tmp_18, i2 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="231" st_id="72" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="p_should_write_1_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
:11  %mixer_out_V_addr_res = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %mixer_out_V_addr)

]]></Node>
<StgValue><ssdm name="mixer_out_V_addr_res"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="232" st_id="73" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="p_should_write_1_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
:11  %mixer_out_V_addr_res = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %mixer_out_V_addr)

]]></Node>
<StgValue><ssdm name="mixer_out_V_addr_res"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="233" st_id="74" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="p_should_write_1_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
:11  %mixer_out_V_addr_res = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %mixer_out_V_addr)

]]></Node>
<StgValue><ssdm name="mixer_out_V_addr_res"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="234" st_id="75" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="p_should_write_1_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
:11  %mixer_out_V_addr_res = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %mixer_out_V_addr)

]]></Node>
<StgValue><ssdm name="mixer_out_V_addr_res"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="235" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
codeRepl:0  call void (...)* @_ssdm_op_SpecBitsMap(i32 %min_high), !map !89

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="236" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
codeRepl:1  call void (...)* @_ssdm_op_SpecBitsMap(i32 %max_high), !map !95

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="237" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
codeRepl:2  call void (...)* @_ssdm_op_SpecBitsMap(i16* %mixer_out_V), !map !99

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="238" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="5">
<![CDATA[
codeRepl:3  call void (...)* @_ssdm_op_SpecBitsMap(i5 %channels_V), !map !105

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="239" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
codeRepl:4  call void (...)* @_ssdm_op_SpecTopModule([12 x i8]* @rc_receiver_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="240" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:8  call void (...)* @_ssdm_op_SpecInterface(i32 %min_high, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [3 x i8]* @p_str3, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="241" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:9  call void (...)* @_ssdm_op_SpecInterface(i32 %max_high, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [3 x i8]* @p_str3, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="242" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:10  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [3 x i8]* @p_str3, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="243" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:11  call void (...)* @_ssdm_op_SpecInterface(i16* %mixer_out_V, [6 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [4 x i8]* @p_str5, [1 x i8]* @p_str2, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str2, [1 x i8]* @p_str2)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="244" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:12  call void (...)* @_ssdm_op_SpecInterface(i5 %channels_V, [8 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="245" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
codeRepl:13  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="246" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="p_acc_flag_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0">
<![CDATA[
mergeST:1  br label %._crit_edge70.4.new

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="247" st_id="76" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="p_should_write_1_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
:11  %mixer_out_V_addr_res = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %mixer_out_V_addr)

]]></Node>
<StgValue><ssdm name="mixer_out_V_addr_res"/></StgValue>
</operation>

<operation id="248" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="p_should_write_1_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %._crit_edge71

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="249" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0">
<![CDATA[
._crit_edge71:1  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
