#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sun Oct  7 00:37:21 2018
# Process ID: 13224
# Current directory: F:/OneDrive/Vivado_Workspace/ECE_3300L/week_5/week_5.runs/synth_1
# Command line: vivado.exe -log digital_clock.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source digital_clock.tcl
# Log file: F:/OneDrive/Vivado_Workspace/ECE_3300L/week_5/week_5.runs/synth_1/digital_clock.vds
# Journal file: F:/OneDrive/Vivado_Workspace/ECE_3300L/week_5/week_5.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source digital_clock.tcl -notrace
Command: synth_design -top digital_clock -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6076 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 356.875 ; gain = 99.816
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'digital_clock' [F:/OneDrive/Vivado_Workspace/ECE_3300L/week_5/week_5.srcs/sources_1/new/digital_clock.v:23]
	Parameter sys_freq bound to: 100000000 - type: integer 
	Parameter freq_400 bound to: 400 - type: integer 
	Parameter freq_1 bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'clock_divider' [F:/OneDrive/Vivado_Workspace/ECE_3300L/week_5/week_5.srcs/sources_1/new/clock_divider.v:3]
	Parameter intended_freq bound to: 400 - type: integer 
	Parameter system_freq bound to: 100000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clock_divider' (1#1) [F:/OneDrive/Vivado_Workspace/ECE_3300L/week_5/week_5.srcs/sources_1/new/clock_divider.v:3]
INFO: [Synth 8-6157] synthesizing module 'clock_divider__parameterized0' [F:/OneDrive/Vivado_Workspace/ECE_3300L/week_5/week_5.srcs/sources_1/new/clock_divider.v:3]
	Parameter intended_freq bound to: 1 - type: integer 
	Parameter system_freq bound to: 100000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clock_divider__parameterized0' (1#1) [F:/OneDrive/Vivado_Workspace/ECE_3300L/week_5/week_5.srcs/sources_1/new/clock_divider.v:3]
INFO: [Synth 8-6157] synthesizing module 'exponential_clock' [F:/OneDrive/Vivado_Workspace/ECE_3300L/week_5/week_5.srcs/sources_1/new/exponential_clock.v:23]
	Parameter first_freq bound to: 1 - type: integer 
	Parameter system_freq bound to: 100000000 - type: integer 
	Parameter max_freq bound to: 5000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'exponential_clock' (2#1) [F:/OneDrive/Vivado_Workspace/ECE_3300L/week_5/week_5.srcs/sources_1/new/exponential_clock.v:23]
INFO: [Synth 8-6157] synthesizing module 'count_to_3' [F:/OneDrive/Vivado_Workspace/ECE_3300L/week_5/week_5.srcs/sources_1/new/count_to_3.v:23]
INFO: [Synth 8-6155] done synthesizing module 'count_to_3' (3#1) [F:/OneDrive/Vivado_Workspace/ECE_3300L/week_5/week_5.srcs/sources_1/new/count_to_3.v:23]
INFO: [Synth 8-6157] synthesizing module 'decoder_2x4_low' [F:/OneDrive/Vivado_Workspace/ECE_3300L/week_5/week_5.srcs/sources_1/new/decoder_2x4.v:3]
INFO: [Synth 8-6155] done synthesizing module 'decoder_2x4_low' (4#1) [F:/OneDrive/Vivado_Workspace/ECE_3300L/week_5/week_5.srcs/sources_1/new/decoder_2x4.v:3]
INFO: [Synth 8-6157] synthesizing module 'count_to_59' [F:/OneDrive/Vivado_Workspace/ECE_3300L/week_5/week_5.srcs/sources_1/new/count_to_59.v:23]
INFO: [Synth 8-6155] done synthesizing module 'count_to_59' (5#1) [F:/OneDrive/Vivado_Workspace/ECE_3300L/week_5/week_5.srcs/sources_1/new/count_to_59.v:23]
INFO: [Synth 8-6157] synthesizing module 'display_decoder_6_bit' [F:/OneDrive/Vivado_Workspace/ECE_3300L/week_5/week_5.srcs/sources_1/new/display_decoder_6_bit.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [F:/OneDrive/Vivado_Workspace/ECE_3300L/week_5/week_5.srcs/sources_1/new/display_decoder_6_bit.v:34]
INFO: [Synth 8-155] case statement is not full and has no default [F:/OneDrive/Vivado_Workspace/ECE_3300L/week_5/week_5.srcs/sources_1/new/display_decoder_6_bit.v:43]
INFO: [Synth 8-6155] done synthesizing module 'display_decoder_6_bit' (6#1) [F:/OneDrive/Vivado_Workspace/ECE_3300L/week_5/week_5.srcs/sources_1/new/display_decoder_6_bit.v:23]
INFO: [Synth 8-6157] synthesizing module 'mux_4x1_7bit' [F:/OneDrive/Vivado_Workspace/ECE_3300L/week_5/week_5.srcs/sources_1/new/mux_4x1.v:3]
WARNING: [Synth 8-567] referenced signal 'a' should be on the sensitivity list [F:/OneDrive/Vivado_Workspace/ECE_3300L/week_5/week_5.srcs/sources_1/new/mux_4x1.v:12]
WARNING: [Synth 8-567] referenced signal 'b' should be on the sensitivity list [F:/OneDrive/Vivado_Workspace/ECE_3300L/week_5/week_5.srcs/sources_1/new/mux_4x1.v:12]
WARNING: [Synth 8-567] referenced signal 'c' should be on the sensitivity list [F:/OneDrive/Vivado_Workspace/ECE_3300L/week_5/week_5.srcs/sources_1/new/mux_4x1.v:12]
WARNING: [Synth 8-567] referenced signal 'd' should be on the sensitivity list [F:/OneDrive/Vivado_Workspace/ECE_3300L/week_5/week_5.srcs/sources_1/new/mux_4x1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'mux_4x1_7bit' (7#1) [F:/OneDrive/Vivado_Workspace/ECE_3300L/week_5/week_5.srcs/sources_1/new/mux_4x1.v:3]
INFO: [Synth 8-6155] done synthesizing module 'digital_clock' (8#1) [F:/OneDrive/Vivado_Workspace/ECE_3300L/week_5/week_5.srcs/sources_1/new/digital_clock.v:23]
WARNING: [Synth 8-3917] design digital_clock has port AN_off[3] driven by constant 1
WARNING: [Synth 8-3917] design digital_clock has port AN_off[2] driven by constant 1
WARNING: [Synth 8-3917] design digital_clock has port AN_off[1] driven by constant 1
WARNING: [Synth 8-3917] design digital_clock has port AN_off[0] driven by constant 1
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 410.992 ; gain = 153.934
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 410.992 ; gain = 153.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 410.992 ; gain = 153.934
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [F:/OneDrive/Vivado_Workspace/ECE_3300L/week_5/week_5.srcs/constrs_1/imports/ECE 3300L/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [F:/OneDrive/Vivado_Workspace/ECE_3300L/week_5/week_5.srcs/constrs_1/imports/ECE 3300L/Nexys4DDR_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/OneDrive/Vivado_Workspace/ECE_3300L/week_5/week_5.srcs/constrs_1/imports/ECE 3300L/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/digital_clock_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/digital_clock_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 756.473 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 756.473 ; gain = 499.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 756.473 ; gain = 499.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 756.473 ; gain = 499.414
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "new_clock" won't be mapped to RAM because address size (27) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "new_clock" won't be mapped to RAM because address size (27) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "carry" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tens_display" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ones_display" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'tens_display_reg' [F:/OneDrive/Vivado_Workspace/ECE_3300L/week_5/week_5.srcs/sources_1/new/display_decoder_6_bit.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'ones_display_reg' [F:/OneDrive/Vivado_Workspace/ECE_3300L/week_5/week_5.srcs/sources_1/new/display_decoder_6_bit.v:44]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 756.473 ; gain = 499.414
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               27 Bit    Registers := 2     
	               13 Bit    Registers := 4     
	                6 Bit    Registers := 6     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 2     
	   7 Input      7 Bit        Muxes := 2     
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 22    
	   2 Input      1 Bit        Muxes := 14    
	   7 Input      1 Bit        Muxes := 2     
	  11 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module digital_clock 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
Module clock_divider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
+---Registers : 
	               27 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module clock_divider__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
+---Registers : 
	               27 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module exponential_clock 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 4     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module count_to_3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
Module count_to_59 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module display_decoder_6_bit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   7 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 1     
Module mux_4x1_7bit 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      7 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "CLK1/new_clock" won't be mapped to RAM because address size (27) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "CLK2/new_clock" won't be mapped to RAM because address size (27) is larger than maximum supported(25)
INFO: [Synth 8-4471] merging register 'CLK_fast/old_freq_reg[12:0]' into 'CLK_fast/old_freq_reg[12:0]' [F:/OneDrive/Vivado_Workspace/ECE_3300L/week_5/week_5.srcs/sources_1/new/exponential_clock.v:38]
INFO: [Synth 8-4471] merging register 'CLK_fast/old_freq_reg[12:0]' into 'CLK_fast/old_freq_reg[12:0]' [F:/OneDrive/Vivado_Workspace/ECE_3300L/week_5/week_5.srcs/sources_1/new/exponential_clock.v:38]
INFO: [Synth 8-4471] merging register 'CLK_fast/old_freq_reg[12:0]' into 'CLK_fast/old_freq_reg[12:0]' [F:/OneDrive/Vivado_Workspace/ECE_3300L/week_5/week_5.srcs/sources_1/new/exponential_clock.v:38]
WARNING: [Synth 8-6014] Unused sequential element CLK_fast/old_freq_reg was removed.  [F:/OneDrive/Vivado_Workspace/ECE_3300L/week_5/week_5.srcs/sources_1/new/exponential_clock.v:38]
WARNING: [Synth 8-6014] Unused sequential element CLK_fast/old_freq_reg was removed.  [F:/OneDrive/Vivado_Workspace/ECE_3300L/week_5/week_5.srcs/sources_1/new/exponential_clock.v:38]
WARNING: [Synth 8-6014] Unused sequential element minute_counter_faster/carry_reg was removed.  [F:/OneDrive/Vivado_Workspace/ECE_3300L/week_5/week_5.srcs/sources_1/new/count_to_59.v:43]
WARNING: [Synth 8-6014] Unused sequential element minute_counter/carry_reg was removed.  [F:/OneDrive/Vivado_Workspace/ECE_3300L/week_5/week_5.srcs/sources_1/new/count_to_59.v:43]
WARNING: [Synth 8-6014] Unused sequential element CLK_fast/old_freq_reg was removed.  [F:/OneDrive/Vivado_Workspace/ECE_3300L/week_5/week_5.srcs/sources_1/new/exponential_clock.v:38]
INFO: [Synth 8-5545] ROM "CLK1/new_clock" won't be mapped to RAM because address size (27) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "CLK2/new_clock" won't be mapped to RAM because address size (27) is larger than maximum supported(25)
DSP Report: Generating DSP CLK_fast/new_freq0, operation Mode is: A2*B2.
DSP Report: register CLK_fast/old_freq_reg is absorbed into DSP CLK_fast/new_freq0.
DSP Report: register CLK_fast/old_freq_reg is absorbed into DSP CLK_fast/new_freq0.
DSP Report: operator CLK_fast/new_freq0 is absorbed into DSP CLK_fast/new_freq0.
WARNING: [Synth 8-3917] design digital_clock has port AN_off[3] driven by constant 1
WARNING: [Synth 8-3917] design digital_clock has port AN_off[2] driven by constant 1
WARNING: [Synth 8-3917] design digital_clock has port AN_off[1] driven by constant 1
WARNING: [Synth 8-3917] design digital_clock has port AN_off[0] driven by constant 1
INFO: [Synth 8-3886] merging instance 'decoder_seconds/tens_display_reg[3]' (LD) to 'decoder_seconds/tens_display_reg[6]'
INFO: [Synth 8-3886] merging instance 'decoder_minutes/tens_display_reg[3]' (LD) to 'decoder_minutes/tens_display_reg[6]'
WARNING: [Synth 8-3332] Sequential element (decoder_seconds/ones_display_reg[6]) is unused and will be removed from module digital_clock.
WARNING: [Synth 8-3332] Sequential element (decoder_seconds/ones_display_reg[5]) is unused and will be removed from module digital_clock.
WARNING: [Synth 8-3332] Sequential element (decoder_seconds/ones_display_reg[4]) is unused and will be removed from module digital_clock.
WARNING: [Synth 8-3332] Sequential element (decoder_seconds/ones_display_reg[3]) is unused and will be removed from module digital_clock.
WARNING: [Synth 8-3332] Sequential element (decoder_seconds/ones_display_reg[2]) is unused and will be removed from module digital_clock.
WARNING: [Synth 8-3332] Sequential element (decoder_seconds/ones_display_reg[1]) is unused and will be removed from module digital_clock.
WARNING: [Synth 8-3332] Sequential element (decoder_seconds/ones_display_reg[0]) is unused and will be removed from module digital_clock.
WARNING: [Synth 8-3332] Sequential element (decoder_minutes/ones_display_reg[6]) is unused and will be removed from module digital_clock.
WARNING: [Synth 8-3332] Sequential element (decoder_minutes/ones_display_reg[5]) is unused and will be removed from module digital_clock.
WARNING: [Synth 8-3332] Sequential element (decoder_minutes/ones_display_reg[4]) is unused and will be removed from module digital_clock.
WARNING: [Synth 8-3332] Sequential element (decoder_minutes/ones_display_reg[3]) is unused and will be removed from module digital_clock.
WARNING: [Synth 8-3332] Sequential element (decoder_minutes/ones_display_reg[2]) is unused and will be removed from module digital_clock.
WARNING: [Synth 8-3332] Sequential element (decoder_minutes/ones_display_reg[1]) is unused and will be removed from module digital_clock.
WARNING: [Synth 8-3332] Sequential element (decoder_minutes/ones_display_reg[0]) is unused and will be removed from module digital_clock.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 756.473 ; gain = 499.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+--------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name   | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|digital_clock | A2*B2       | 13     | 13     | -      | -      | 26     | 1    | 1    | -    | -    | -     | 0    | 0    | 
+--------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 794.785 ; gain = 537.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 795.379 ; gain = 538.320
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 808.180 ; gain = 551.121
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 808.180 ; gain = 551.121
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 808.180 ; gain = 551.121
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 808.180 ; gain = 551.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 808.180 ; gain = 551.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 808.180 ; gain = 551.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 808.180 ; gain = 551.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |   132|
|3     |DSP48E1 |     1|
|4     |LUT1    |    28|
|5     |LUT2    |    98|
|6     |LUT3    |   417|
|7     |LUT4    |    19|
|8     |LUT5    |    39|
|9     |LUT6    |    55|
|10    |FDCE    |    26|
|11    |FDPE    |    24|
|12    |FDRE    |   124|
|13    |LD      |    12|
|14    |LDC     |    24|
|15    |IBUF    |    17|
|16    |OBUF    |    15|
+------+--------+------+

Report Instance Areas: 
+------+------------------------+------------------------------+------+
|      |Instance                |Module                        |Cells |
+------+------------------------+------------------------------+------+
|1     |top                     |                              |  1032|
|2     |  CLK1                  |clock_divider                 |    70|
|3     |  CLK2                  |clock_divider__parameterized0 |    70|
|4     |  CLK_fast              |exponential_clock             |   618|
|5     |  Mux1                  |mux_4x1_7bit                  |    21|
|6     |  counter3              |count_to_3                    |     8|
|7     |  decoder_minutes       |display_decoder_6_bit         |    13|
|8     |  decoder_seconds       |display_decoder_6_bit_0       |    13|
|9     |  minute_counter        |count_to_59                   |    45|
|10    |  minute_counter_faster |count_to_59_1                 |    39|
|11    |  second_counter        |count_to_59_2                 |    48|
|12    |  second_counter_faster |count_to_59_3                 |    42|
+------+------------------------+------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 808.180 ; gain = 551.121
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 25 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 808.180 ; gain = 205.641
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 808.180 ; gain = 551.121
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 186 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 36 instances were transformed.
  LD => LDCE: 12 instances
  LDC => LDCE: 24 instances

INFO: [Common 17-83] Releasing license: Synthesis
46 Infos, 33 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 808.180 ; gain = 563.430
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'F:/OneDrive/Vivado_Workspace/ECE_3300L/week_5/week_5.runs/synth_1/digital_clock.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file digital_clock_utilization_synth.rpt -pb digital_clock_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 808.180 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Oct  7 00:38:04 2018...
