
*** Running vivado
    with args -log top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top.tcl -notrace


****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source top.tcl -notrace
create_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1330.254 ; gain = 0.023 ; free physical = 3988 ; free virtual = 8143
Command: link_design -top top -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1607.418 ; gain = 0.000 ; free physical = 3733 ; free virtual = 7889
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/gina/Downloads/Basys-3-Master.xdc]
Finished Parsing XDC File [/home/gina/Downloads/Basys-3-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1732.867 ; gain = 0.000 ; free physical = 3625 ; free virtual = 7782
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1738.805 ; gain = 408.551 ; free physical = 3620 ; free virtual = 7777
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1788.664 ; gain = 49.859 ; free physical = 3603 ; free virtual = 7760

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1e2b0db2d

Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2286.523 ; gain = 497.859 ; free physical = 3177 ; free virtual = 7350

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1b140d880

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2570.414 ; gain = 0.000 ; free physical = 2892 ; free virtual = 7066
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 1 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1b140d880

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2570.414 ; gain = 0.000 ; free physical = 2892 ; free virtual = 7066
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 20de85956

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2570.414 ; gain = 0.000 ; free physical = 2892 ; free virtual = 7066
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 20de85956

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2602.430 ; gain = 32.016 ; free physical = 2892 ; free virtual = 7066
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1ed3b0872

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2602.430 ; gain = 32.016 ; free physical = 2892 ; free virtual = 7066
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1ed3b0872

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2602.430 ; gain = 32.016 ; free physical = 2892 ; free virtual = 7066
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               1  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2602.430 ; gain = 0.000 ; free physical = 2892 ; free virtual = 7066
Ending Logic Optimization Task | Checksum: 1ed3b0872

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2602.430 ; gain = 32.016 ; free physical = 2892 ; free virtual = 7066

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1ed3b0872

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2602.430 ; gain = 0.000 ; free physical = 2892 ; free virtual = 7066

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1ed3b0872

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2602.430 ; gain = 0.000 ; free physical = 2892 ; free virtual = 7066

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2602.430 ; gain = 0.000 ; free physical = 2892 ; free virtual = 7066
Ending Netlist Obfuscation Task | Checksum: 1ed3b0872

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2602.430 ; gain = 0.000 ; free physical = 2892 ; free virtual = 7066
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2602.430 ; gain = 863.625 ; free physical = 2892 ; free virtual = 7066
INFO: [runtcl-4] Executing : report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
Command: report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/gina/Xilinx/Vivado/2023.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/gina/Arqui/TP1/ALU_TP/ALU_TP.runs/impl_1/top_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2658.457 ; gain = 0.000 ; free physical = 2873 ; free virtual = 7048
INFO: [Common 17-1381] The checkpoint '/home/gina/Arqui/TP1/ALU_TP/ALU_TP.runs/impl_1/top_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2658.457 ; gain = 0.000 ; free physical = 2870 ; free virtual = 7045
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 150a09575

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2658.457 ; gain = 0.000 ; free physical = 2870 ; free virtual = 7045
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2658.457 ; gain = 0.000 ; free physical = 2870 ; free virtual = 7045

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: e5c571e7

Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.36 . Memory (MB): peak = 2658.457 ; gain = 0.000 ; free physical = 2857 ; free virtual = 7035

Phase 1.3 Build Placer Netlist Model
WARNING: [Place 30-2953] Timing driven mode will be turned off because no critical terminals were found.
Phase 1.3 Build Placer Netlist Model | Checksum: 17316dc76

Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.48 . Memory (MB): peak = 2658.457 ; gain = 0.000 ; free physical = 2855 ; free virtual = 7034

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 17316dc76

Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.49 . Memory (MB): peak = 2658.457 ; gain = 0.000 ; free physical = 2855 ; free virtual = 7034
Phase 1 Placer Initialization | Checksum: 17316dc76

Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.49 . Memory (MB): peak = 2658.457 ; gain = 0.000 ; free physical = 2854 ; free virtual = 7034

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 17316dc76

Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.5 . Memory (MB): peak = 2658.457 ; gain = 0.000 ; free physical = 2853 ; free virtual = 7034

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 17316dc76

Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.5 . Memory (MB): peak = 2658.457 ; gain = 0.000 ; free physical = 2853 ; free virtual = 7034

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 17316dc76

Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.5 . Memory (MB): peak = 2658.457 ; gain = 0.000 ; free physical = 2853 ; free virtual = 7034

Phase 2.4 Global Placement Core
WARNING: [Place 46-29] Timing had been disabled during Placer and, therefore, physical synthesis in Placer will be skipped.
Phase 2.4 Global Placement Core | Checksum: 108390f31

Time (s): cpu = 00:00:00.98 ; elapsed = 00:00:00.68 . Memory (MB): peak = 2658.457 ; gain = 0.000 ; free physical = 2849 ; free virtual = 7030
Phase 2 Global Placement | Checksum: 108390f31

Time (s): cpu = 00:00:00.98 ; elapsed = 00:00:00.69 . Memory (MB): peak = 2658.457 ; gain = 0.000 ; free physical = 2849 ; free virtual = 7030

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 108390f31

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.69 . Memory (MB): peak = 2658.457 ; gain = 0.000 ; free physical = 2849 ; free virtual = 7030

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1e61b9a0a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.71 . Memory (MB): peak = 2658.457 ; gain = 0.000 ; free physical = 2849 ; free virtual = 7030

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1c8201015

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.71 . Memory (MB): peak = 2658.457 ; gain = 0.000 ; free physical = 2849 ; free virtual = 7030

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1c8201015

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.72 . Memory (MB): peak = 2658.457 ; gain = 0.000 ; free physical = 2849 ; free virtual = 7030

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 15c2ec8cd

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.89 . Memory (MB): peak = 2658.457 ; gain = 0.000 ; free physical = 2848 ; free virtual = 7030

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 17311b14b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.91 . Memory (MB): peak = 2658.457 ; gain = 0.000 ; free physical = 2849 ; free virtual = 7030

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 17311b14b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.92 . Memory (MB): peak = 2658.457 ; gain = 0.000 ; free physical = 2849 ; free virtual = 7030
Phase 3 Detail Placement | Checksum: 17311b14b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.92 . Memory (MB): peak = 2658.457 ; gain = 0.000 ; free physical = 2849 ; free virtual = 7030

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 17311b14b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.98 . Memory (MB): peak = 2658.457 ; gain = 0.000 ; free physical = 2849 ; free virtual = 7030

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 17311b14b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.99 . Memory (MB): peak = 2658.457 ; gain = 0.000 ; free physical = 2849 ; free virtual = 7030

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 17311b14b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.99 . Memory (MB): peak = 2658.457 ; gain = 0.000 ; free physical = 2849 ; free virtual = 7030
Phase 4.3 Placer Reporting | Checksum: 17311b14b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.99 . Memory (MB): peak = 2658.457 ; gain = 0.000 ; free physical = 2849 ; free virtual = 7030

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2658.457 ; gain = 0.000 ; free physical = 2849 ; free virtual = 7030

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.99 . Memory (MB): peak = 2658.457 ; gain = 0.000 ; free physical = 2849 ; free virtual = 7030
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 17311b14b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.99 . Memory (MB): peak = 2658.457 ; gain = 0.000 ; free physical = 2849 ; free virtual = 7030
Ending Placer Task | Checksum: abf67953

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2658.457 ; gain = 0.000 ; free physical = 2849 ; free virtual = 7030
INFO: [Common 17-83] Releasing license: Implementation
43 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [runtcl-4] Executing : report_io -file top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2658.457 ; gain = 0.000 ; free physical = 2839 ; free virtual = 7020
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_placed.rpt -pb top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2658.457 ; gain = 0.000 ; free physical = 2840 ; free virtual = 7022
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2658.457 ; gain = 0.000 ; free physical = 2840 ; free virtual = 7022
INFO: [Common 17-1381] The checkpoint '/home/gina/Arqui/TP1/ALU_TP/ALU_TP.runs/impl_1/top_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'

Starting Initial Update Timing Task
INFO: [Timing 38-35] Done setting XDC timing constraints.

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2658.457 ; gain = 0.000 ; free physical = 2813 ; free virtual = 6995
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
53 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2658.457 ; gain = 0.000 ; free physical = 2810 ; free virtual = 6993
INFO: [Common 17-1381] The checkpoint '/home/gina/Arqui/TP1/ALU_TP/ALU_TP.runs/impl_1/top_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 25b2ee69 ConstDB: 0 ShapeSum: 86438aea RouteDB: 0
Post Restoration Checksum: NetGraph: 47832887 | NumContArr: 3827d954 | Constraints: 190a55ad | Timing: 0
Phase 1 Build RT Design | Checksum: 98b55788

Time (s): cpu = 00:00:33 ; elapsed = 00:00:28 . Memory (MB): peak = 2725.012 ; gain = 66.555 ; free physical = 2688 ; free virtual = 6873

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 98b55788

Time (s): cpu = 00:00:33 ; elapsed = 00:00:28 . Memory (MB): peak = 2725.012 ; gain = 66.555 ; free physical = 2688 ; free virtual = 6873

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 98b55788

Time (s): cpu = 00:00:33 ; elapsed = 00:00:28 . Memory (MB): peak = 2725.012 ; gain = 66.555 ; free physical = 2688 ; free virtual = 6873
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: bb861dba

Time (s): cpu = 00:00:34 ; elapsed = 00:00:29 . Memory (MB): peak = 2733.012 ; gain = 74.555 ; free physical = 2680 ; free virtual = 6866

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 214
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 214
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: bb861dba

Time (s): cpu = 00:00:34 ; elapsed = 00:00:29 . Memory (MB): peak = 2735.012 ; gain = 76.555 ; free physical = 2677 ; free virtual = 6863

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: bb861dba

Time (s): cpu = 00:00:34 ; elapsed = 00:00:29 . Memory (MB): peak = 2735.012 ; gain = 76.555 ; free physical = 2677 ; free virtual = 6863
Phase 3 Initial Routing | Checksum: 18f055be1

Time (s): cpu = 00:00:35 ; elapsed = 00:00:29 . Memory (MB): peak = 2735.012 ; gain = 76.555 ; free physical = 2677 ; free virtual = 6863

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 7deefb0a

Time (s): cpu = 00:00:35 ; elapsed = 00:00:29 . Memory (MB): peak = 2735.012 ; gain = 76.555 ; free physical = 2677 ; free virtual = 6863
Phase 4 Rip-up And Reroute | Checksum: 7deefb0a

Time (s): cpu = 00:00:35 ; elapsed = 00:00:29 . Memory (MB): peak = 2735.012 ; gain = 76.555 ; free physical = 2677 ; free virtual = 6863

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 7deefb0a

Time (s): cpu = 00:00:35 ; elapsed = 00:00:29 . Memory (MB): peak = 2735.012 ; gain = 76.555 ; free physical = 2677 ; free virtual = 6863

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 7deefb0a

Time (s): cpu = 00:00:35 ; elapsed = 00:00:29 . Memory (MB): peak = 2735.012 ; gain = 76.555 ; free physical = 2677 ; free virtual = 6863
Phase 5 Delay and Skew Optimization | Checksum: 7deefb0a

Time (s): cpu = 00:00:35 ; elapsed = 00:00:29 . Memory (MB): peak = 2735.012 ; gain = 76.555 ; free physical = 2677 ; free virtual = 6863

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 7deefb0a

Time (s): cpu = 00:00:35 ; elapsed = 00:00:29 . Memory (MB): peak = 2735.012 ; gain = 76.555 ; free physical = 2677 ; free virtual = 6863
Phase 6.1 Hold Fix Iter | Checksum: 7deefb0a

Time (s): cpu = 00:00:35 ; elapsed = 00:00:29 . Memory (MB): peak = 2735.012 ; gain = 76.555 ; free physical = 2677 ; free virtual = 6863
Phase 6 Post Hold Fix | Checksum: 7deefb0a

Time (s): cpu = 00:00:35 ; elapsed = 00:00:29 . Memory (MB): peak = 2735.012 ; gain = 76.555 ; free physical = 2677 ; free virtual = 6863

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0853065 %
  Global Horizontal Routing Utilization  = 0.117126 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 7deefb0a

Time (s): cpu = 00:00:35 ; elapsed = 00:00:29 . Memory (MB): peak = 2735.012 ; gain = 76.555 ; free physical = 2677 ; free virtual = 6863

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 7deefb0a

Time (s): cpu = 00:00:35 ; elapsed = 00:00:29 . Memory (MB): peak = 2735.012 ; gain = 76.555 ; free physical = 2677 ; free virtual = 6862

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 12b2a9ecb

Time (s): cpu = 00:00:35 ; elapsed = 00:00:29 . Memory (MB): peak = 2735.012 ; gain = 76.555 ; free physical = 2676 ; free virtual = 6862

Phase 10 Post Router Timing
Phase 10 Post Router Timing | Checksum: 12b2a9ecb

Time (s): cpu = 00:00:35 ; elapsed = 00:00:29 . Memory (MB): peak = 2735.012 ; gain = 76.555 ; free physical = 2676 ; free virtual = 6862
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: 132ed00cb

Time (s): cpu = 00:00:35 ; elapsed = 00:00:29 . Memory (MB): peak = 2735.012 ; gain = 76.555 ; free physical = 2676 ; free virtual = 6862

Time (s): cpu = 00:00:35 ; elapsed = 00:00:29 . Memory (MB): peak = 2735.012 ; gain = 76.555 ; free physical = 2676 ; free virtual = 6862

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
62 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:30 . Memory (MB): peak = 2735.012 ; gain = 76.555 ; free physical = 2676 ; free virtual = 6862
INFO: [runtcl-4] Executing : report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
Command: report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/gina/Arqui/TP1/ALU_TP/ALU_TP.runs/impl_1/top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
Command: report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/gina/Arqui/TP1/ALU_TP/ALU_TP.runs/impl_1/top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
Command: report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
72 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file top_route_status.rpt -pb top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_bus_skew_routed.rpt -pb top_bus_skew_routed.pb -rpx top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2812.652 ; gain = 0.000 ; free physical = 2659 ; free virtual = 6847
INFO: [Common 17-1381] The checkpoint '/home/gina/Arqui/TP1/ALU_TP/ALU_TP.runs/impl_1/top_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Wed Oct  4 18:23:16 2023...

*** Running vivado
    with args -log top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top.tcl -notrace


****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source top.tcl -notrace
Command: open_checkpoint top_routed.dcp
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1606.383 ; gain = 0.000 ; free physical = 3720 ; free virtual = 7908
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2260.359 ; gain = 7.938 ; free physical = 3119 ; free virtual = 7307
Restored from archive | CPU: 0.120000 secs | Memory: 1.315361 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2260.359 ; gain = 7.938 ; free physical = 3119 ; free virtual = 7307
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2260.359 ; gain = 0.000 ; free physical = 3119 ; free virtual = 7307
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2023.1 (64-bit) build 3865809
open_checkpoint: Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 2260.359 ; gain = 930.133 ; free physical = 3119 ; free virtual = 7307
Command: write_bitstream -force top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/gina/Xilinx/Vivado/2023.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 14824832 bits.
Writing bitstream ./top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 2742.602 ; gain = 482.242 ; free physical = 2661 ; free virtual = 6853
INFO: [Common 17-206] Exiting Vivado at Wed Oct  4 18:24:24 2023...
