From 11652e227e633b3f24dc575844f9d99cebe4af65 Mon Sep 17 00:00:00 2001
From: Raymond Wong <infiwang@pm.me>
Date: Tue, 14 Feb 2023 13:05:44 +0800
Subject: [PATCH 037/156] riscv(target): fix reg

This is a WIP, archive only.
---
 src/lj_target_riscv.h | 4 ++--
 1 file changed, 2 insertions(+), 2 deletions(-)

diff --git a/src/lj_target_riscv.h b/src/lj_target_riscv.h
index 9c1dc845..2a9d16b7 100644
--- a/src/lj_target_riscv.h
+++ b/src/lj_target_riscv.h
@@ -26,7 +26,7 @@
   _(F0) _(F1) _(F2) _(F3) _(F4) _(F5) _(F6) _(F7) \
   _(F8) _(F9) _(F10) _(F11) _(F12) _(F13) _(F14) _(F15) \
   _(F16) _(F17) _(F18) _(F19) _(F20) _(F21) _(F22) _(F23) \
-  _(F24) _(F25) _(F26) _(F27) _(F28) _(F29) _(F30) _(F31) _(FCSR)
+  _(F24) _(F25) _(F26) _(F27) _(F28) _(F29) _(F30) _(F31)
 #endif
 #define VRIDDEF(_)
 
@@ -96,7 +96,7 @@ enum {
 #define RSET_INIT	RSET_ALL
 
 #define RSET_SCRATCH_GPR \
-  (RID2RSET(RID_X1)|RSET_RANGE(RID_X5, RID_X7)|\
+  (RID2RSET(RID_RA)|RSET_RANGE(RID_X5, RID_X7)|\
    RSET_RANGE(RID_X10, RID_X17)|RSET_RANGE(RID_X28, RID_X31))
 
 #if LJ_SOFTFP
-- 
2.42.0

