---
title: "7 SEM Notes"
---


<a  target="_blank" href="https://drive.google.com/open?id=0B9cqMjKT9M-dWm9fdTAxTUZ4d1U">Syllabus</a>

<a target="_blank"  href="https://drive.google.com/open?id=0B9cqMjKT9M-dYUVPX3Z3aERjZHc">Scheme</a>

<hr>

<nav class="toc" markdown="1">
*   
{:toc}
</nav>

<hr>

 VLSI LAB 


 POWER ELECTRONICS LAB

<hr>

<br><br><br><br><br><br><br><br><br><br><br><br><br><br><br><br><br><br><br><br><br><br><br><br><br><br><br><br><br>


<hr>


###### COMPUTER COMMUNICATION NETWORKS 

 Part A

* <a  target="_blank" href="https://drive.google.com/open?id=0B9cqMjKT9M-dWW9XWlQ1Z1Bzazg">Unit 1</a>
* <a  target="_blank" href="https://drive.google.com/open?id=0B9cqMjKT9M-dRFRteDBQaVo2dlU">Unit 2</a>
* <a  target="_blank" href="https://drive.google.com/open?id=0B9cqMjKT9M-dSlpsaEN0YVNZek0">Unit 3</a>
* <a  target="_blank" href="https://drive.google.com/open?id=0B9cqMjKT9M-dMU9ZZ2ZvVGRNMUU">Unit 4</a> 

 Part B
  
* <a  target="_blank" href="https://drive.google.com/open?id=0B9cqMjKT9M-dZzlJeFg1X3hQUG8">Unit 5</a>
* <a  target="_blank" href="https://drive.google.com/open?id=0B9cqMjKT9M-deHREanZXbHVlTXM">Unit 6</a>
* <a  target="_blank" href="https://drive.google.com/open?id=0B9cqMjKT9M-dUXRqN1pJSXBwRG8">Unit 7</a>
* <a  target="_blank" href="https://drive.google.com/open?id=0B9cqMjKT9M-dX2JndUtVaHJSWHM">Unit 8</a>

<a href="#" style="float: right;">
  <img src="https://ecernsit.github.io/assets/top.png"   style="float: right;"  style="width:42px;height:42px;border:0;">
</a><br><br><br><br><br><br><br>


###### OPTICAL FIBER COMMUNICATION 

 Part A

* Unit 1
* Unit 2
* Unit 3  
* Unit 4 

 Part B
  
* Unit 5  
* Unit 6   
* Unit 7 
* Unit 8  

<a href="#" style="float: right;">
  <img src="https://ecernsit.github.io/assets/top.png"   style="float: right;"  style="width:42px;height:42px;border:0;">
</a><br><br><br><br><br><br><br>


###### POWER ELECTRONICS

 Part A

* Unit 1
* Unit 2
* Unit 3  
* Unit 4 

 Part B
  
* Unit 5  
* Unit 6   
* Unit 7 
* Unit 8  

<a href="#" style="float: right;">
  <img src="https://ecernsit.github.io/assets/top.png"   style="float: right;"  style="width:42px;height:42px;border:0;">
</a><br><br><br><br><br><br><br>


######  EMBEDED SYSTEM DESIGN 

 Part A

* Unit 1
* Unit 2
* Unit 3  
* Unit 4 

 Part B
  
* Unit 5  
* Unit 6   
* Unit 7 
* Unit 8  

<a href="#" style="float: right;">
  <img src="https://ecernsit.github.io/assets/top.png"   style="float: right;"  style="width:42px;height:42px;border:0;">
</a><br><br><br><br><br><br><br>


###### DSP ALGORITHMS AND ARCHITECTURE 

 Part A

* Unit 1
* Unit 2
* Unit 3  
* Unit 4 

 Part B
  
* Unit 5  
* Unit 6   
* Unit 7 
* Unit 8  

<a href="#" style="float: right;">
  <img src="https://ecernsit.github.io/assets/top.png"   style="float: right;"  style="width:42px;height:42px;border:0;">
</a><br><br><br><br><br><br><br>


###### IMAGE PROCESSING

 Part A

* Unit 1 
* Unit 2
* Unit 3  
* Unit 4 

 Part B
  
* Unit 5  
* Unit 6   
* Unit 7 
* Unit 8  

<a href="#" style="float: right;">
  <img src="https://ecernsit.github.io/assets/top.png"   style="float: right;"  style="width:42px;height:42px;border:0;">
</a><br><br><br><br><br><br><br>



<hr>
