
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.111745                       # Number of seconds simulated
sim_ticks                                111744937407                       # Number of ticks simulated
final_tick                               636572530944                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 153102                       # Simulator instruction rate (inst/s)
host_op_rate                                   192075                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                1933767                       # Simulator tick rate (ticks/s)
host_mem_usage                               67372492                       # Number of bytes of host memory used
host_seconds                                 57786.16                       # Real time elapsed on the host
sim_insts                                  8847192994                       # Number of instructions simulated
sim_ops                                   11099258540                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      3095552                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      3080704                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       846464                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      1820672                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data      1131904                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data       847104                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data      3685120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data      1132928                       # Number of bytes read from this memory
system.physmem.bytes_read::total             15679488                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           39040                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      5091840                       # Number of bytes written to this memory
system.physmem.bytes_written::total           5091840                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        24184                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        24068                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         6613                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data        14224                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data         8843                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data         6618                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data        28790                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data         8851                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                122496                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           39780                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                39780                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        42382                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     27701944                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        42382                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     27569070                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        40091                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      7574965                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        43528                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     16293105                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst        44673                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     10129354                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst        44673                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data      7580692                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst        46964                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     32977959                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst        44673                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     10138517                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               140314974                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        42382                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        42382                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        40091                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        43528                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst        44673                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst        44673                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst        46964                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst        44673                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             349367                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          45566628                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               45566628                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          45566628                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        42382                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     27701944                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        42382                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     27569070                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        40091                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      7574965                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        43528                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     16293105                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst        44673                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     10129354                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst        44673                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data      7580692                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst        46964                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     32977959                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst        44673                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     10138517                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              185881602                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  52                       # Number of system calls
system.switch_cpus0.numCycles               267973472                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        20727730                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     16951162                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2023210                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8575602                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8176986                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2133191                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        89822                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    201215372                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             117642655                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           20727730                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10310177                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             24646760                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5878183                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       5472365                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles           17                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         12371323                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      2037574                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    235145283                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.611335                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.960601                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       210498523     89.52%     89.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1330903      0.57%     90.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2105624      0.90%     90.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3361939      1.43%     92.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1393601      0.59%     93.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1558020      0.66%     93.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1661570      0.71%     94.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1090187      0.46%     94.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12144916      5.16%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    235145283                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.077350                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.439009                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       199360051                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      7342695                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         24570124                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        62105                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3810305                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3399002                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          468                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     143663154                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         3009                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3810305                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       199656123                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1902560                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      4562465                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         24340033                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       873792                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     143583181                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        25870                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        246207                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       326140                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents        45937                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    199343802                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    667943709                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    667943709                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170241819                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        29101960                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        36412                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        19949                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          2619353                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13679267                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7353982                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       221903                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1673107                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         143405007                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        36512                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        135753369                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       168791                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     18077155                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     40376911                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         3307                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    235145283                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.577317                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.269677                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    177901762     75.66%     75.66% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     22982394      9.77%     85.43% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12557189      5.34%     90.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8561629      3.64%     94.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8013201      3.41%     97.82% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2304173      0.98%     98.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1795118      0.76%     99.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       611203      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       418614      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    235145283                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          31649     12.63%     12.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         96280     38.43%     51.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       122627     48.94%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    113726488     83.77%     83.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2145878      1.58%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16461      0.01%     85.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     12546662      9.24%     94.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7317880      5.39%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     135753369                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.506593                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             250556                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.001846                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    507071367                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    161520178                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133579827                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     136003925                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       409911                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2442869                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          391                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         1545                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       210965                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads         8460                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3810305                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1223486                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       122576                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    143441666                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         9215                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13679267                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7353982                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        19926                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         90237                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           31                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         1545                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1183194                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1153192                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2336386                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    133826537                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     11798320                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1926831                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                  147                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19114395                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        18832849                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7316075                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.499402                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133580730                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133579827                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         78092780                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        204047574                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.498482                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.382718                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000003                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122574596                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     20867424                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33205                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2065933                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    231334978                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.529858                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.383140                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    181580889     78.49%     78.49% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     24092532     10.41%     88.91% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      9382308      4.06%     92.96% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      5052708      2.18%     95.15% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3785499      1.64%     96.78% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      2112417      0.91%     97.70% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1304167      0.56%     98.26% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1165423      0.50%     98.76% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2859035      1.24%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    231334978                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000003                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122574596                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18379415                       # Number of memory references committed
system.switch_cpus0.commit.loads             11236398                       # Number of loads committed
system.switch_cpus0.commit.membars              16566                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17595165                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110448789                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2490081                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2859035                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           371917287                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          290694584                       # The number of ROB writes
system.switch_cpus0.timesIdled                3248121                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               32828189                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000003                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122574596                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000003                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.679735                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.679735                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.373171                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.373171                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       603492411                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      185164144                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      133997214                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33174                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  52                       # Number of system calls
system.switch_cpus1.numCycles               267973472                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        20672273                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     16906105                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2022095                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      8531419                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         8155709                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2128454                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        89714                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    200781137                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             117325741                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           20672273                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     10284163                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             24579283                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5873121                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5462495                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12346772                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      2036379                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    234629776                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.611003                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.960137                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       210050493     89.52%     89.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1326637      0.57%     90.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2100780      0.90%     90.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3354971      1.43%     92.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1387989      0.59%     93.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1550555      0.66%     93.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1659215      0.71%     94.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1086673      0.46%     94.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        12112463      5.16%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    234629776                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.077143                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.437826                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       198923309                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      7334805                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         24503795                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        61468                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3806396                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3389596                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          469                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     143273769                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         3016                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3806396                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       199220944                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1898483                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      4559835                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         24271388                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       872725                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     143194620                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        21563                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        245567                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       328201                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents        41515                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    198811930                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    666127905                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    666127905                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    169774336                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        29037576                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        36290                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        19871                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2627645                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     13639465                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7333947                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       221241                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1666997                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         143018379                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        36392                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        135397716                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       167944                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     18023590                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     40205351                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         3280                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    234629776                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.577070                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.269481                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    177530092     75.66%     75.66% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     22930435      9.77%     85.44% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12528694      5.34%     90.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8536465      3.64%     94.41% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7987334      3.40%     97.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2295068      0.98%     98.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1794424      0.76%     99.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       608834      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       418430      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    234629776                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          31572     12.64%     12.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         95905     38.40%     51.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       122299     48.96%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    113432611     83.78%     83.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2140323      1.58%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16416      0.01%     85.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     12510692      9.24%     94.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7297674      5.39%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     135397716                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.505265                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             249776                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.001845                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    505842928                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    161079867                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    133224236                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     135647492                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       406965                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2433897                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          395                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation         1542                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       210507                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads         8459                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3806396                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1209681                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       121857                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    143054912                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         8618                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     13639465                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7333947                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        19854                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         89739                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           33                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents         1542                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1183872                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1152251                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2336123                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    133468518                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     11765102                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1929198                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                  141                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            19060888                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18784226                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7295786                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.498066                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             133225129                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            133224236                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         77888723                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        203494563                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.497155                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.382756                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     99725491                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    122238183                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     20817021                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        33112                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2064766                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    230823380                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.529575                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.382738                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    181200286     78.50%     78.50% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     24032157     10.41%     88.91% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9357207      4.05%     92.97% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      5038721      2.18%     95.15% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3773665      1.63%     96.78% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2109221      0.91%     97.70% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1300278      0.56%     98.26% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1161744      0.50%     98.77% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2850101      1.23%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    230823380                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     99725491                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     122238183                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18329008                       # Number of memory references committed
system.switch_cpus1.commit.loads             11205568                       # Number of loads committed
system.switch_cpus1.commit.membars              16520                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17546896                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        110145648                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2483255                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2850101                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           371027807                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          289917047                       # The number of ROB writes
system.switch_cpus1.timesIdled                3246249                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               33343696                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           99725491                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            122238183                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     99725491                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.687111                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.687111                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.372147                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.372147                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       601882526                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      184675256                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      133636146                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         33080                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  58                       # Number of system calls
system.switch_cpus2.numCycles               267973472                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        24040871                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     20016101                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2183369                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      9130904                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         8787348                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2585988                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect       101195                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    209104082                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             131879056                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           24040871                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     11373336                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             27486273                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        6079708                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles      10223717                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.MiscStallCycles          989                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.IcacheWaitRetryStallCycles           56                       # Number of stall cycles due to full MSHR
system.switch_cpus2.fetch.CacheLines         12984831                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      2087023                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    250691688                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.646533                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.018511                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       223205415     89.04%     89.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         1685663      0.67%     89.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2117291      0.84%     90.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3379343      1.35%     91.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1426495      0.57%     92.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1826099      0.73%     93.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         2125442      0.85%     94.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          974395      0.39%     94.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        13951545      5.57%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    250691688                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.089714                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.492135                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       207874276                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles     11573193                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         27355204                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        13008                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       3876006                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3659901                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          565                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     161207343                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         2304                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       3876006                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       208085309                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         670654                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles     10314103                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         27157153                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       588455                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     160212861                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents          148                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents         84705                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       410440                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    223745919                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    745020556                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    745020556                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    187258717                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        36487202                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        38822                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        20251                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          2068461                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     15002633                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7846228                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        88276                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1775812                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         156420043                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        38961                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        150080975                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       150443                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     18935648                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     38545240                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         1505                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    250691688                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.598668                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.320566                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    187105688     74.64%     74.64% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     28995383     11.57%     86.20% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11858703      4.73%     90.93% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      6645096      2.65%     93.58% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      9005082      3.59%     97.18% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      2774753      1.11%     98.28% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2725659      1.09%     99.37% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7      1465741      0.58%     99.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       115583      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    250691688                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu        1032977     78.96%     78.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        141439     10.81%     89.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       133771     10.23%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    126437931     84.25%     84.25% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2051184      1.37%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        18571      0.01%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     13750526      9.16%     94.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7822763      5.21%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     150080975                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.560059                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1308187                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008717                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    552312268                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    175395379                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    146176233                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     151389162                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       111919                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      2831718                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           43                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          728                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       112151                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       3876006                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         509530                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        64219                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    156459012                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       122355                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     15002633                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7846228                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        20250                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         56140                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           61                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          728                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1292932                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1228893                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2521825                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    147467956                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13526839                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2613019                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    8                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            21348926                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20855725                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7822087                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.550308                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             146176608                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            146176233                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         87575911                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        235273047                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.545488                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.372231                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    108943008                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    134243356                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     22216307                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        37456                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2202054                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    246815682                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.543901                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.364046                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    190001456     76.98%     76.98% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     28793236     11.67%     88.65% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     10451903      4.23%     92.88% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      5209809      2.11%     94.99% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4763891      1.93%     96.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1999170      0.81%     97.73% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1980693      0.80%     98.54% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       942877      0.38%     98.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2672647      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    246815682                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    108943008                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     134243356                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              19904992                       # Number of memory references committed
system.switch_cpus2.commit.loads             12170915                       # Number of loads committed
system.switch_cpus2.commit.membars              18686                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          19458317                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        120862727                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2772138                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2672647                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           400601944                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          316795348                       # The number of ROB writes
system.switch_cpus2.timesIdled                3170179                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               17281784                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          108943008                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            134243356                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    108943008                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.459758                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.459758                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.406544                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.406544                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       663532223                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      204247022                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      149091194                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         37424                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  53                       # Number of system calls
system.switch_cpus3.numCycles               267973472                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        21119765                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     17319492                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      2067983                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      8700030                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         8248680                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         2164145                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        92030                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    201472913                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             120064381                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           21119765                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     10412825                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             26408996                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        5882457                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles      10885127                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines         12415399                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      2054017                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    242548043                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.605358                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.951879                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       216139047     89.11%     89.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         2858819      1.18%     90.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         3307022      1.36%     91.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         1818788      0.75%     92.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         2109762      0.87%     93.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         1148802      0.47%     93.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          781404      0.32%     94.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         2047564      0.84%     94.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        12336835      5.09%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    242548043                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.078813                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.448046                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       199852941                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles     12536487                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         26199177                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles       197771                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       3761665                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      3428386                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred        19336                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     146591889                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts        95917                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       3761665                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       200162824                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        4289958                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      7370555                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         26098438                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       864601                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     146501745                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          237                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        227185                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       399962                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands    203571954                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    682162164                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    682162164                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    173689094                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        29882768                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        38281                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        21350                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          2321222                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     13994576                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      7617879                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       199754                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1691737                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         146269279                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        38363                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        138153971                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued       194389                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     18406682                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     42680430                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         4249                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    242548043                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.569594                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.260377                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0    184343649     76.00%     76.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     23405920      9.65%     85.65% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     12572538      5.18%     90.84% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8711517      3.59%     94.43% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      7614849      3.14%     97.57% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      3904571      1.61%     99.18% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       933486      0.38%     99.56% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       606847      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       454666      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    242548043                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          36056     11.99%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        130629     43.45%     55.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       133983     44.56%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    115637933     83.70%     83.70% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2161601      1.56%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        16914      0.01%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     12774267      9.25%     94.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7563256      5.47%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     138153971                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.515551                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             300668                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.002176                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    519351042                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    164715643                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    135861169                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     138454639                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       346399                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      2485805                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          845                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation         1321                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       171568                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads         8457                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked         1340                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       3761665                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles        3786399                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       150739                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    146307770                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        61771                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     13994576                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      7617879                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        21325                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents        105171                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents         1321                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1195299                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1165471                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2360770                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    136120841                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     11993320                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2033130                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                  128                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            19554580                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        19042953                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7561260                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.507964                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             135863118                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            135861169                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         80753954                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        211580605                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.506995                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.381670                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts    101994771                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    125135339                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     21173707                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        34114                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2079960                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    238786378                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.524047                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.342352                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0    187667820     78.59%     78.59% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     23708199      9.93%     88.52% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      9934446      4.16%     92.68% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      5964573      2.50%     95.18% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      4134904      1.73%     96.91% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      2665620      1.12%     98.03% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1387786      0.58%     98.61% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7      1114143      0.47%     99.07% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      2208887      0.93%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    238786378                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    101994771                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     125135339                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              18955065                       # Number of memory references committed
system.switch_cpus3.commit.loads             11508754                       # Number of loads committed
system.switch_cpus3.commit.membars              17020                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          17908998                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        112814603                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2545931                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      2208887                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           382885848                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          296379906                       # The number of ROB writes
system.switch_cpus3.timesIdled                3088875                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles               25425429                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts          101994771                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            125135339                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total    101994771                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.627326                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.627326                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.380615                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.380615                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       613996638                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      188559662                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      136777368                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         34082                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                  55                       # Number of system calls
system.switch_cpus4.numCycles               267973472                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups        21715952                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted     17769831                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect      2128764                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups      9135195                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits         8560613                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS         2246368                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect        97336                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles    209411781                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts             121380940                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches           21715952                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches     10806981                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles             25356803                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles        5787566                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles       5822256                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines         12812007                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes      2129640                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples    244222046                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.610431                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.951153                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0       218865243     89.62%     89.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1         1189576      0.49%     90.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2         1882992      0.77%     90.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3         2545078      1.04%     91.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4         2618759      1.07%     92.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5         2212975      0.91%     93.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6         1234526      0.51%     94.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7         1840214      0.75%     95.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8        11832683      4.85%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total    244222046                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.081038                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.452959                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles       207264592                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles      7987859                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles         25310065                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles        28698                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles       3630829                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved      3572894                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          378                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts     148965281                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         1972                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles       3630829                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles       207834062                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles        1539058                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles      5135749                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles         24776023                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles      1306322                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts     148907017                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents          172                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents        191566                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents       562013                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands    207807031                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups    692700182                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups    692700182                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps    180412627                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps        27394404                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts        37376                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts        19641                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts          3885981                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads     13952767                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores      7555587                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads        88428                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores      1803387                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded         148724286                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded        37512                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued        141358281                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued        19365                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined     16250070                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined     38743101                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved         1744                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples    244222046                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.578810                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.269923                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0    184366339     75.49%     75.49% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1     24641318     10.09%     85.58% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2     12482115      5.11%     90.69% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3      9384319      3.84%     94.53% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4      7374746      3.02%     97.55% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5      2978833      1.22%     98.77% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6      1884005      0.77%     99.55% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7       980371      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8       130000      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total    244222046                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu          26303     11.18%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead         86050     36.58%     47.76% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite       122882     52.24%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu    118892189     84.11%     84.11% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult      2105047      1.49%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc        17733      0.01%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead     12812220      9.06%     94.67% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite      7531092      5.33%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total     141358281                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.527508                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt             235235                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.001664                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads    527193208                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes    165012439                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses    139227130                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses     141593516                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads       286768                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads      2232657                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses          131                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation          574                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores        99627                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles       3630829                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles        1224659                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles       127865                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts    148761945                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts        54322                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts     13952767                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts      7555587                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts        19643                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents        107892                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents            2                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents          574                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect      1242874                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect      1190724                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts      2433598                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts    139397204                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts     12055893                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts      1961077                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                  147                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs            19586700                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches        19816068                       # Number of branches executed
system.switch_cpus4.iew.exec_stores           7530807                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.520190                       # Inst execution rate
system.switch_cpus4.iew.wb_sent             139227358                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count            139227130                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers         79922861                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers        215345656                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.519556                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.371138                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts    105168766                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps    129408870                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts     19353096                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls        35768                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts      2155598                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples    240591217                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.537879                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.386104                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0    187489683     77.93%     77.93% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1     26321418     10.94%     88.87% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2      9945550      4.13%     93.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3      4736914      1.97%     94.97% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4      4003587      1.66%     96.64% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5      2293102      0.95%     97.59% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6      1998587      0.83%     98.42% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7       904778      0.38%     98.80% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8      2897598      1.20%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total    240591217                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts    105168766                       # Number of instructions committed
system.switch_cpus4.commit.committedOps     129408870                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs              19176070                       # Number of memory references committed
system.switch_cpus4.commit.loads             11720110                       # Number of loads committed
system.switch_cpus4.commit.membars              17844                       # Number of memory barriers committed
system.switch_cpus4.commit.branches          18660920                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts        116595895                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls      2664821                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events      2897598                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads           386454870                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes          301154824                       # The number of ROB writes
system.switch_cpus4.timesIdled                3175678                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles               23751426                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts          105168766                       # Number of Instructions Simulated
system.switch_cpus4.committedOps            129408870                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total    105168766                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.548033                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.548033                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.392460                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.392460                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads       627412041                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes      193954888                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads      138088988                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes         35738                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                  58                       # Number of system calls
system.switch_cpus5.numCycles               267973472                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups        24028990                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted     20006498                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect      2183010                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups      9210160                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits         8790872                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS         2585743                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect       101855                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles    209130735                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts             131841582                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches           24028990                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches     11376615                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles             27477346                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles        6065721                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles      10233726                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines         12984518                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes      2086549                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples    250704756                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.646139                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     2.017859                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0       223227410     89.04%     89.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1         1685042      0.67%     89.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2         2122046      0.85%     90.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3         3384131      1.35%     91.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4         1420992      0.57%     92.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5         1821614      0.73%     93.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6         2129291      0.85%     94.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7          973005      0.39%     94.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8        13941225      5.56%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total    250704756                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.089669                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.491995                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles       207902482                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles     11580420                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles         27346493                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles        12961                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles       3862399                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved      3657299                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          550                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts     161117460                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         2669                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles       3862399                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles       208113037                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles         671082                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles     10322674                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles         27149117                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles       586439                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts     160122477                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents          151                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents         84724                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents       409255                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.RenamedOperands    223665796                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups    744618549                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups    744618549                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps    187297665                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps        36368124                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts        39015                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts        20440                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts          2062592                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads     14965941                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores      7842366                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads        88399                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores      1773180                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded         156339228                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded        39152                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued        150065251                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued       150164                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined     18847743                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined     38217066                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved         1688                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples    250704756                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.598574                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.320455                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0    187115268     74.64%     74.64% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1     29006388     11.57%     86.21% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2     11860727      4.73%     90.94% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3      6639399      2.65%     93.58% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4      9002106      3.59%     97.18% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5      2771023      1.11%     98.28% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6      2728688      1.09%     99.37% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7      1465711      0.58%     99.95% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8       115446      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total    250704756                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu        1034671     79.14%     79.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     79.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     79.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     79.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     79.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     79.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     79.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     79.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     79.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     79.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     79.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     79.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     79.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     79.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     79.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     79.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     79.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     79.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     79.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     79.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     79.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     79.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     79.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     79.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     79.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     79.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     79.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     79.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     79.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead        138883     10.62%     89.76% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite       133826     10.24%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu    126425329     84.25%     84.25% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult      2052081      1.37%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc        18575      0.01%     85.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead     13750468      9.16%     94.79% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite      7818798      5.21%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total     150065251                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.560000                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt            1307380                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.008712                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads    552292802                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes    175226845                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses    146163208                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses     151372631                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads       111889                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads      2792490                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses           43                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation          723                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores       106677                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles       3862399                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles         510094                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles        64655                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts    156378386                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts       122621                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts     14965941                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts      7842366                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts        20438                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents         56604                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents           67                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents          723                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect      1296273                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect      1223477                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts      2519750                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts    147452325                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts     13526420                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts      2612926                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs            21344717                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches        20854787                       # Number of branches executed
system.switch_cpus5.iew.exec_stores           7818297                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.550250                       # Inst execution rate
system.switch_cpus5.iew.wb_sent             146163527                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count            146163208                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers         87566345                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers        235206830                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.545439                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.372295                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts    108965653                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps    134271268                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts     22107733                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls        37464                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts      2201713                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples    246842357                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.543956                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.364026                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0    190013303     76.98%     76.98% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1     28799036     11.67%     88.64% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2     10455924      4.24%     92.88% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3      5214700      2.11%     94.99% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4      4763116      1.93%     96.92% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5      2003209      0.81%     97.73% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6      1977290      0.80%     98.54% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7       942197      0.38%     98.92% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8      2673582      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total    246842357                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts    108965653                       # Number of instructions committed
system.switch_cpus5.commit.committedOps     134271268                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs              19909137                       # Number of memory references committed
system.switch_cpus5.commit.loads             12173448                       # Number of loads committed
system.switch_cpus5.commit.membars              18690                       # Number of memory barriers committed
system.switch_cpus5.commit.branches          19462363                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts        120887862                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls      2772717                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events      2673582                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads           400547022                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes          316620420                       # The number of ROB writes
system.switch_cpus5.timesIdled                3167074                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles               17268716                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts          108965653                       # Number of Instructions Simulated
system.switch_cpus5.committedOps            134271268                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total    108965653                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.459247                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.459247                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.406629                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.406629                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads       663486843                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes      204241307                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads      149051406                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes         37432                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                  26                       # Number of system calls
system.switch_cpus6.numCycles               267973461                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups        19894409                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted     17951433                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect      1039198                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups      7490270                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits         7118476                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS         1098864                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect        45959                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles    210900884                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts             125095168                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches           19894409                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches      8217340                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles             24746441                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles        3268384                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles      14022819                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines         12100554                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes      1044141                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples    251873364                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.582673                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.900337                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0       227126923     90.18%     90.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1          886777      0.35%     90.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2         1807374      0.72%     91.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3          762373      0.30%     91.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4         4116176      1.63%     93.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5         3663233      1.45%     94.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6          707767      0.28%     94.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7         1478274      0.59%     95.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8        11324467      4.50%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total    251873364                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.074240                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.466819                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles       209491920                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles     15444767                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles         24655806                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles        78158                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles       2202710                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved      1746601                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          510                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts     146690661                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         2813                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles       2202710                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles       209717566                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles       13602476                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles      1105034                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles         24527553                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles       718022                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts     146612830                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents         1577                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents        328846                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents       251666                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.FullRegisterEvents         6832                       # Number of times there has been no free registers
system.switch_cpus6.rename.RenamedOperands    172095496                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups    690556460                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups    690556460                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps    152762575                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps        19332782                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts        17022                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts         8590                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts          1749504                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads     34606277                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores     17505943                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads       160442                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores       853612                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded         146330490                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded        17075                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued        140699973                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued        77151                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined     11236217                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined     26988470                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved           89                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples    251873364                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.558614                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.353896                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0    201695309     80.08%     80.08% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1     15120694      6.00%     86.08% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2     12357281      4.91%     90.99% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3      5349129      2.12%     93.11% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4      6732850      2.67%     95.78% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5      6476099      2.57%     98.36% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6      3670022      1.46%     99.81% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7       290537      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8       181443      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total    251873364                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu         355897     11.17%     11.17% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead       2749996     86.32%     97.50% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite        79758      2.50%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu     88247326     62.72%     62.72% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult      1229215      0.87%     63.59% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     63.59% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     63.59% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     63.59% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     63.59% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     63.59% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     63.59% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     63.59% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     63.59% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     63.59% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     63.59% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     63.59% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     63.59% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     63.59% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     63.59% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     63.59% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     63.59% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.59% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     63.59% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.59% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.59% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.59% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.59% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.59% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc         8427      0.01%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead     33748719     23.99%     87.59% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite     17466286     12.41%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total     140699973                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.525052                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt            3185651                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.022641                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads    536536112                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes    157587411                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses    139508055                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses     143885624                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads       253590                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads      1328911                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses          532                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation         3637                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores       106402                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads        12435                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles       2202710                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles       13140011                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles       211486                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts    146347655                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts         1350                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts     34606277                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts     17505943                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts         8595                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents        141071                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents           99                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents         3637                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect       604654                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect       614257                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts      1218911                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts    139722592                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts     33637007                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts       977381                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                   90                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs            51101652                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches        18311636                       # Number of branches executed
system.switch_cpus6.iew.exec_stores          17464645                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.521405                       # Inst execution rate
system.switch_cpus6.iew.wb_sent             139511933                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count            139508055                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers         75355473                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers        148554784                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.520604                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.507257                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts    113389487                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps    133250969                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts     13112607                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls        16986                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts      1062056                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples    249670654                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.533707                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.355928                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0    201292565     80.62%     80.62% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1     17698617      7.09%     87.71% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2      8285935      3.32%     91.03% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3      8180645      3.28%     94.31% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4      2238091      0.90%     95.20% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5      9457322      3.79%     98.99% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6       710617      0.28%     99.28% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7       519025      0.21%     99.48% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8      1287837      0.52%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total    249670654                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts    113389487                       # Number of instructions committed
system.switch_cpus6.commit.committedOps     133250969                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs              50676891                       # Number of memory references committed
system.switch_cpus6.commit.loads             33277358                       # Number of loads committed
system.switch_cpus6.commit.membars               8480                       # Number of memory barriers committed
system.switch_cpus6.commit.branches          17596430                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts        118492001                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls      1290589                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events      1287837                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads           394746055                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes          294930173                       # The number of ROB writes
system.switch_cpus6.timesIdled                4586755                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles               16100097                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts          113389487                       # Number of Instructions Simulated
system.switch_cpus6.committedOps            133250969                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total    113389487                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.363301                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.363301                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.423137                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.423137                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads       690780778                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes      161976416                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads      174698638                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes         16960                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                  56                       # Number of system calls
system.switch_cpus7.numCycles               267973472                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups        21745071                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted     17793414                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect      2131912                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups      9149043                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits         8573156                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS         2248943                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect        97251                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles    209699523                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts             121539490                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches           21745071                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches     10822099                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles             25388272                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles        5796550                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles       5674895                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines         12829685                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes      2133003                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples    244399680                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.610787                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.951676                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0       219011408     89.61%     89.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1         1189874      0.49%     90.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2         1885055      0.77%     90.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3         2546528      1.04%     91.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4         2623038      1.07%     92.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5         2215747      0.91%     93.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6         1237811      0.51%     94.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7         1842825      0.75%     95.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8        11847394      4.85%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total    244399680                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.081146                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.453550                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles       207545955                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles      7846851                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles         25341556                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles        28701                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles       3636614                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved      3577794                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          377                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts     149160241                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         1963                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles       3636614                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles       208117141                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles        1539219                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles      4991034                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles         24805873                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles      1309796                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts     149102958                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents          177                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents        191683                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents       563592                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands    208069119                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups    693610309                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups    693610309                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps    180636022                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps        27433087                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts        37420                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts        19662                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts          3893409                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads     13971360                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores      7564783                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads        88187                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores      1771125                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded         148920922                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded        37557                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued        141541842                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued        19459                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined     16276816                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined     38801520                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved         1740                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples    244399680                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.579141                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.270396                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0    184495672     75.49%     75.49% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1     24637713     10.08%     85.57% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2     12487576      5.11%     90.68% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3      9406599      3.85%     94.53% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4      7391007      3.02%     97.55% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5      2983559      1.22%     98.77% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6      1885599      0.77%     99.55% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7       981877      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8       130078      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total    244399680                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu          26378     11.21%     11.21% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead         86145     36.59%     47.80% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite       122884     52.20%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu    119049199     84.11%     84.11% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult      2107426      1.49%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc        17754      0.01%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead     12827206      9.06%     94.67% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite      7540257      5.33%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total     141541842                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.528193                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt             235407                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.001663                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads    527738230                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes    165235876                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses    139409192                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses     141777249                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads       286531                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads      2236568                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses          115                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation          584                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores        99510                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles       3636614                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles        1225573                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles       127918                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts    148958627                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts        54567                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts     13971360                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts      7564783                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts        19665                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents        107818                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents          584                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect      1243719                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect      1192976                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts      2436695                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts    139578209                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts     12070390                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts      1963633                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                  148                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs            19610355                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches        19841590                       # Number of branches executed
system.switch_cpus7.iew.exec_stores           7539965                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.520866                       # Inst execution rate
system.switch_cpus7.iew.wb_sent             139409440                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count            139409192                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers         80025116                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers        215629615                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.520235                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.371123                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts    105299162                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps    129569388                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts     19389250                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls        35817                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts      2158791                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples    240763066                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.538161                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.386797                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0    187618086     77.93%     77.93% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1     26333016     10.94%     88.86% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2      9959542      4.14%     93.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3      4742257      1.97%     94.97% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4      3994336      1.66%     96.63% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5      2295505      0.95%     97.58% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6      2010471      0.84%     98.42% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7       906002      0.38%     98.79% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8      2903851      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total    240763066                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts    105299162                       # Number of instructions committed
system.switch_cpus7.commit.committedOps     129569388                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs              19200061                       # Number of memory references committed
system.switch_cpus7.commit.loads             11734789                       # Number of loads committed
system.switch_cpus7.commit.membars              17868                       # Number of memory barriers committed
system.switch_cpus7.commit.branches          18684117                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts        116740465                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls      2668124                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events      2903851                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads           386817125                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes          301553961                       # The number of ROB writes
system.switch_cpus7.timesIdled                3180247                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles               23573792                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts          105299162                       # Number of Instructions Simulated
system.switch_cpus7.committedOps            129569388                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total    105299162                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.544878                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.544878                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.392946                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.392946                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads       628229961                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes      194202353                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads      138268917                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes         35786                       # number of misc regfile writes
system.l20.replacements                         24223                       # number of replacements
system.l20.tagsinuse                      4095.563658                       # Cycle average of tags in use
system.l20.total_refs                          384132                       # Total number of references to valid blocks.
system.l20.sampled_refs                         28319                       # Sample count of references to valid blocks.
system.l20.avg_refs                         13.564462                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           37.288257                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     9.823843                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  2652.496187                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          1395.955371                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.009104                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.002398                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.647582                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.340809                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999893                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data        48647                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  48648                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           14777                       # number of Writeback hits
system.l20.Writeback_hits::total                14777                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data          137                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                  137                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data        48784                       # number of demand (read+write) hits
system.l20.demand_hits::total                   48785                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data        48784                       # number of overall hits
system.l20.overall_hits::total                  48785                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           37                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        24183                       # number of ReadReq misses
system.l20.ReadReq_misses::total                24220                       # number of ReadReq misses
system.l20.ReadExReq_misses::switch_cpus0.data            1                       # number of ReadExReq misses
system.l20.ReadExReq_misses::total                  1                       # number of ReadExReq misses
system.l20.demand_misses::switch_cpus0.inst           37                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        24184                       # number of demand (read+write) misses
system.l20.demand_misses::total                 24221                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           37                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        24184                       # number of overall misses
system.l20.overall_misses::total                24221                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst     31417597                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data  12557738991                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total    12589156588                       # number of ReadReq miss cycles
system.l20.ReadExReq_miss_latency::switch_cpus0.data       310371                       # number of ReadExReq miss cycles
system.l20.ReadExReq_miss_latency::total       310371                       # number of ReadExReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst     31417597                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data  12558049362                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total     12589466959                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst     31417597                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data  12558049362                       # number of overall miss cycles
system.l20.overall_miss_latency::total    12589466959                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           38                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        72830                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              72868                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        14777                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            14777                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data          138                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total              138                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           38                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        72968                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               73006                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           38                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        72968                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              73006                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.973684                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.332047                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.332382                       # miss rate for ReadReq accesses
system.l20.ReadExReq_miss_rate::switch_cpus0.data     0.007246                       # miss rate for ReadExReq accesses
system.l20.ReadExReq_miss_rate::total        0.007246                       # miss rate for ReadExReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.973684                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.331433                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.331767                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.973684                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.331433                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.331767                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 849124.243243                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 519279.617541                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 519783.509001                       # average ReadReq miss latency
system.l20.ReadExReq_avg_miss_latency::switch_cpus0.data       310371                       # average ReadExReq miss latency
system.l20.ReadExReq_avg_miss_latency::total       310371                       # average ReadExReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 849124.243243                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 519270.979242                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 519774.863094                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 849124.243243                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 519270.979242                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 519774.863094                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4411                       # number of writebacks
system.l20.writebacks::total                     4411                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           37                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        24183                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           24220                       # number of ReadReq MSHR misses
system.l20.ReadExReq_mshr_misses::switch_cpus0.data            1                       # number of ReadExReq MSHR misses
system.l20.ReadExReq_mshr_misses::total             1                       # number of ReadExReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           37                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        24184                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            24221                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           37                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        24184                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           24221                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst     28758644                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data  10820648143                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total  10849406787                       # number of ReadReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::switch_cpus0.data       238571                       # number of ReadExReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::total       238571                       # number of ReadExReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst     28758644                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data  10820886714                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total  10849645358                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst     28758644                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data  10820886714                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total  10849645358                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.973684                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.332047                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.332382                       # mshr miss rate for ReadReq accesses
system.l20.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.007246                       # mshr miss rate for ReadExReq accesses
system.l20.ReadExReq_mshr_miss_rate::total     0.007246                       # mshr miss rate for ReadExReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.973684                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.331433                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.331767                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.973684                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.331433                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.331767                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 777260.648649                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 447448.544143                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 447952.385921                       # average ReadReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data       238571                       # average ReadExReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::total       238571                       # average ReadExReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 777260.648649                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 447439.907129                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 447943.741299                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 777260.648649                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 447439.907129                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 447943.741299                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         24107                       # number of replacements
system.l21.tagsinuse                      4095.564997                       # Cycle average of tags in use
system.l21.total_refs                          383975                       # Total number of references to valid blocks.
system.l21.sampled_refs                         28201                       # Sample count of references to valid blocks.
system.l21.avg_refs                         13.615652                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           37.288502                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    10.027776                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  2654.845472                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          1393.403247                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.009104                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.002448                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.648156                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.340186                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999894                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data        48534                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  48535                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           14754                       # number of Writeback hits
system.l21.Writeback_hits::total                14754                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data          137                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                  137                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data        48671                       # number of demand (read+write) hits
system.l21.demand_hits::total                   48672                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data        48671                       # number of overall hits
system.l21.overall_hits::total                  48672                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           37                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        24067                       # number of ReadReq misses
system.l21.ReadReq_misses::total                24104                       # number of ReadReq misses
system.l21.ReadExReq_misses::switch_cpus1.data            1                       # number of ReadExReq misses
system.l21.ReadExReq_misses::total                  1                       # number of ReadExReq misses
system.l21.demand_misses::switch_cpus1.inst           37                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        24068                       # number of demand (read+write) misses
system.l21.demand_misses::total                 24105                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           37                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        24068                       # number of overall misses
system.l21.overall_misses::total                24105                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst     29335138                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data  12783925019                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total    12813260157                       # number of ReadReq miss cycles
system.l21.ReadExReq_miss_latency::switch_cpus1.data       329654                       # number of ReadExReq miss cycles
system.l21.ReadExReq_miss_latency::total       329654                       # number of ReadExReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst     29335138                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data  12784254673                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total     12813589811                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst     29335138                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data  12784254673                       # number of overall miss cycles
system.l21.overall_miss_latency::total    12813589811                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           38                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        72601                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              72639                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        14754                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            14754                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data          138                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total              138                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           38                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        72739                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               72777                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           38                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        72739                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              72777                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.973684                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.331497                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.331833                       # miss rate for ReadReq accesses
system.l21.ReadExReq_miss_rate::switch_cpus1.data     0.007246                       # miss rate for ReadExReq accesses
system.l21.ReadExReq_miss_rate::total        0.007246                       # miss rate for ReadExReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.973684                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.330882                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.331217                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.973684                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.330882                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.331217                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 792841.567568                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 531180.663107                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 531582.316503                       # average ReadReq miss latency
system.l21.ReadExReq_avg_miss_latency::switch_cpus1.data       329654                       # average ReadExReq miss latency
system.l21.ReadExReq_avg_miss_latency::total       329654                       # average ReadExReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 792841.567568                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 531172.289887                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 531573.939473                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 792841.567568                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 531172.289887                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 531573.939473                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                4396                       # number of writebacks
system.l21.writebacks::total                     4396                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           37                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        24067                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           24104                       # number of ReadReq MSHR misses
system.l21.ReadExReq_mshr_misses::switch_cpus1.data            1                       # number of ReadExReq MSHR misses
system.l21.ReadExReq_mshr_misses::total             1                       # number of ReadExReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           37                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        24068                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            24105                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           37                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        24068                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           24105                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst     26666745                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data  11053623305                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total  11080290050                       # number of ReadReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::switch_cpus1.data       257854                       # number of ReadExReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::total       257854                       # number of ReadExReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst     26666745                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data  11053881159                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total  11080547904                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst     26666745                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data  11053881159                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total  11080547904                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.973684                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.331497                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.331833                       # mshr miss rate for ReadReq accesses
system.l21.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.007246                       # mshr miss rate for ReadExReq accesses
system.l21.ReadExReq_mshr_miss_rate::total     0.007246                       # mshr miss rate for ReadExReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.973684                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.330882                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.331217                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.973684                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.330882                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.331217                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 720722.837838                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 459285.465783                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 459686.776054                       # average ReadReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data       257854                       # average ReadExReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::total       257854                       # average ReadExReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 720722.837838                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 459277.096518                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 459678.402987                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 720722.837838                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 459277.096518                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 459678.402987                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          6648                       # number of replacements
system.l22.tagsinuse                      4095.198340                       # Cycle average of tags in use
system.l22.total_refs                          289861                       # Total number of references to valid blocks.
system.l22.sampled_refs                         10744                       # Sample count of references to valid blocks.
system.l22.avg_refs                         26.978872                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          121.084964                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    15.355595                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  2287.478478                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          1671.279303                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.029562                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.003749                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.558466                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.408027                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999804                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.inst            2                       # number of ReadReq hits
system.l22.ReadReq_hits::switch_cpus2.data        31611                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  31613                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           10044                       # number of Writeback hits
system.l22.Writeback_hits::total                10044                       # number of Writeback hits
system.l22.ReadExReq_hits::switch_cpus2.data          219                       # number of ReadExReq hits
system.l22.ReadExReq_hits::total                  219                       # number of ReadExReq hits
system.l22.demand_hits::switch_cpus2.inst            2                       # number of demand (read+write) hits
system.l22.demand_hits::switch_cpus2.data        31830                       # number of demand (read+write) hits
system.l22.demand_hits::total                   31832                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.inst            2                       # number of overall hits
system.l22.overall_hits::switch_cpus2.data        31830                       # number of overall hits
system.l22.overall_hits::total                  31832                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           35                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         6613                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 6648                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           35                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         6613                       # number of demand (read+write) misses
system.l22.demand_misses::total                  6648                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           35                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         6613                       # number of overall misses
system.l22.overall_misses::total                 6648                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst     53478044                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   2981583680                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     3035061724                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst     53478044                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   2981583680                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      3035061724                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst     53478044                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   2981583680                       # number of overall miss cycles
system.l22.overall_miss_latency::total     3035061724                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           37                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        38224                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              38261                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        10044                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            10044                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data          219                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total              219                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           37                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        38443                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               38480                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           37                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        38443                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              38480                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst     0.945946                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.173006                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.173754                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst     0.945946                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.172021                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.172765                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst     0.945946                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.172021                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.172765                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 1527944.114286                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 450867.031604                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 456537.563779                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 1527944.114286                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 450867.031604                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 456537.563779                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 1527944.114286                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 450867.031604                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 456537.563779                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                3878                       # number of writebacks
system.l22.writebacks::total                     3878                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           35                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         6613                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            6648                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           35                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         6613                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             6648                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           35                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         6613                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            6648                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst     50965044                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   2506590405                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   2557555449                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst     50965044                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   2506590405                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   2557555449                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst     50965044                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   2506590405                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   2557555449                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.945946                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.173006                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.173754                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst     0.945946                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.172021                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.172765                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst     0.945946                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.172021                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.172765                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 1456144.114286                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 379039.831393                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 384710.506769                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 1456144.114286                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 379039.831393                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 384710.506769                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 1456144.114286                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 379039.831393                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 384710.506769                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                         14266                       # number of replacements
system.l23.tagsinuse                      4095.463702                       # Cycle average of tags in use
system.l23.total_refs                          406500                       # Total number of references to valid blocks.
system.l23.sampled_refs                         18359                       # Sample count of references to valid blocks.
system.l23.avg_refs                         22.141729                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks           84.376264                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst     8.023861                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data  2796.906736                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          1206.156840                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.020600                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.001959                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.682839                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.294472                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999869                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l23.ReadReq_hits::switch_cpus3.data        42728                       # number of ReadReq hits
system.l23.ReadReq_hits::total                  42729                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks           24208                       # number of Writeback hits
system.l23.Writeback_hits::total                24208                       # number of Writeback hits
system.l23.ReadExReq_hits::switch_cpus3.data          159                       # number of ReadExReq hits
system.l23.ReadExReq_hits::total                  159                       # number of ReadExReq hits
system.l23.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l23.demand_hits::switch_cpus3.data        42887                       # number of demand (read+write) hits
system.l23.demand_hits::total                   42888                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l23.overall_hits::switch_cpus3.data        42887                       # number of overall hits
system.l23.overall_hits::total                  42888                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           38                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data        14217                       # number of ReadReq misses
system.l23.ReadReq_misses::total                14255                       # number of ReadReq misses
system.l23.ReadExReq_misses::switch_cpus3.data            8                       # number of ReadExReq misses
system.l23.ReadExReq_misses::total                  8                       # number of ReadExReq misses
system.l23.demand_misses::switch_cpus3.inst           38                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data        14225                       # number of demand (read+write) misses
system.l23.demand_misses::total                 14263                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           38                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data        14225                       # number of overall misses
system.l23.overall_misses::total                14263                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst     38035705                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data   7142234972                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total     7180270677                       # number of ReadReq miss cycles
system.l23.ReadExReq_miss_latency::switch_cpus3.data      3932721                       # number of ReadExReq miss cycles
system.l23.ReadExReq_miss_latency::total      3932721                       # number of ReadExReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst     38035705                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data   7146167693                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total      7184203398                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst     38035705                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data   7146167693                       # number of overall miss cycles
system.l23.overall_miss_latency::total     7184203398                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           39                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data        56945                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total              56984                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks        24208                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total            24208                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data          167                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total              167                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           39                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data        57112                       # number of demand (read+write) accesses
system.l23.demand_accesses::total               57151                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           39                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data        57112                       # number of overall (read+write) accesses
system.l23.overall_accesses::total              57151                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst     0.974359                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.249662                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.250158                       # miss rate for ReadReq accesses
system.l23.ReadExReq_miss_rate::switch_cpus3.data     0.047904                       # miss rate for ReadExReq accesses
system.l23.ReadExReq_miss_rate::total        0.047904                       # miss rate for ReadExReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst     0.974359                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.249072                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.249567                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst     0.974359                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.249072                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.249567                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 1000939.605263                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 502372.861504                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 503701.906489                       # average ReadReq miss latency
system.l23.ReadExReq_avg_miss_latency::switch_cpus3.data 491590.125000                       # average ReadExReq miss latency
system.l23.ReadExReq_avg_miss_latency::total 491590.125000                       # average ReadExReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 1000939.605263                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 502366.797399                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 503695.113090                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 1000939.605263                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 502366.797399                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 503695.113090                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                8619                       # number of writebacks
system.l23.writebacks::total                     8619                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           38                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data        14217                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total           14255                       # number of ReadReq MSHR misses
system.l23.ReadExReq_mshr_misses::switch_cpus3.data            8                       # number of ReadExReq MSHR misses
system.l23.ReadExReq_mshr_misses::total             8                       # number of ReadExReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           38                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data        14225                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total            14263                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           38                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data        14225                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total           14263                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst     35304330                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data   6120781484                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total   6156085814                       # number of ReadReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::switch_cpus3.data      3357323                       # number of ReadExReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::total      3357323                       # number of ReadExReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst     35304330                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data   6124138807                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total   6159443137                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst     35304330                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data   6124138807                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total   6159443137                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.974359                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.249662                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.250158                       # mshr miss rate for ReadReq accesses
system.l23.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.047904                       # mshr miss rate for ReadExReq accesses
system.l23.ReadExReq_mshr_miss_rate::total     0.047904                       # mshr miss rate for ReadExReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst     0.974359                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.249072                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.249567                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst     0.974359                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.249072                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.249567                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 929061.315789                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 430525.531687                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 431854.494142                       # average ReadReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 419665.375000                       # average ReadExReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::total 419665.375000                       # average ReadExReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 929061.315789                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 430519.424042                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 431847.657365                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 929061.315789                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 430519.424042                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 431847.657365                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l24.replacements                          8883                       # number of replacements
system.l24.tagsinuse                      4095.384255                       # Cycle average of tags in use
system.l24.total_refs                          304779                       # Total number of references to valid blocks.
system.l24.sampled_refs                         12979                       # Sample count of references to valid blocks.
system.l24.avg_refs                         23.482472                       # Average number of references to valid blocks.
system.l24.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l24.occ_blocks::writebacks           78.624555                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.inst    11.439034                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.data  2519.194089                       # Average occupied blocks per requestor
system.l24.occ_blocks::cpu4.data          1486.126578                       # Average occupied blocks per requestor
system.l24.occ_percent::writebacks           0.019195                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.inst     0.002793                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.data     0.615038                       # Average percentage of cache occupancy
system.l24.occ_percent::cpu4.data            0.362824                       # Average percentage of cache occupancy
system.l24.occ_percent::total                0.999850                       # Average percentage of cache occupancy
system.l24.ReadReq_hits::switch_cpus4.inst            2                       # number of ReadReq hits
system.l24.ReadReq_hits::switch_cpus4.data        33940                       # number of ReadReq hits
system.l24.ReadReq_hits::total                  33942                       # number of ReadReq hits
system.l24.Writeback_hits::writebacks           10522                       # number of Writeback hits
system.l24.Writeback_hits::total                10522                       # number of Writeback hits
system.l24.ReadExReq_hits::switch_cpus4.data          157                       # number of ReadExReq hits
system.l24.ReadExReq_hits::total                  157                       # number of ReadExReq hits
system.l24.demand_hits::switch_cpus4.inst            2                       # number of demand (read+write) hits
system.l24.demand_hits::switch_cpus4.data        34097                       # number of demand (read+write) hits
system.l24.demand_hits::total                   34099                       # number of demand (read+write) hits
system.l24.overall_hits::switch_cpus4.inst            2                       # number of overall hits
system.l24.overall_hits::switch_cpus4.data        34097                       # number of overall hits
system.l24.overall_hits::total                  34099                       # number of overall hits
system.l24.ReadReq_misses::switch_cpus4.inst           39                       # number of ReadReq misses
system.l24.ReadReq_misses::switch_cpus4.data         8844                       # number of ReadReq misses
system.l24.ReadReq_misses::total                 8883                       # number of ReadReq misses
system.l24.demand_misses::switch_cpus4.inst           39                       # number of demand (read+write) misses
system.l24.demand_misses::switch_cpus4.data         8844                       # number of demand (read+write) misses
system.l24.demand_misses::total                  8883                       # number of demand (read+write) misses
system.l24.overall_misses::switch_cpus4.inst           39                       # number of overall misses
system.l24.overall_misses::switch_cpus4.data         8844                       # number of overall misses
system.l24.overall_misses::total                 8883                       # number of overall misses
system.l24.ReadReq_miss_latency::switch_cpus4.inst     28777394                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::switch_cpus4.data   4133057754                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::total     4161835148                       # number of ReadReq miss cycles
system.l24.demand_miss_latency::switch_cpus4.inst     28777394                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::switch_cpus4.data   4133057754                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::total      4161835148                       # number of demand (read+write) miss cycles
system.l24.overall_miss_latency::switch_cpus4.inst     28777394                       # number of overall miss cycles
system.l24.overall_miss_latency::switch_cpus4.data   4133057754                       # number of overall miss cycles
system.l24.overall_miss_latency::total     4161835148                       # number of overall miss cycles
system.l24.ReadReq_accesses::switch_cpus4.inst           41                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::switch_cpus4.data        42784                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::total              42825                       # number of ReadReq accesses(hits+misses)
system.l24.Writeback_accesses::writebacks        10522                       # number of Writeback accesses(hits+misses)
system.l24.Writeback_accesses::total            10522                       # number of Writeback accesses(hits+misses)
system.l24.ReadExReq_accesses::switch_cpus4.data          157                       # number of ReadExReq accesses(hits+misses)
system.l24.ReadExReq_accesses::total              157                       # number of ReadExReq accesses(hits+misses)
system.l24.demand_accesses::switch_cpus4.inst           41                       # number of demand (read+write) accesses
system.l24.demand_accesses::switch_cpus4.data        42941                       # number of demand (read+write) accesses
system.l24.demand_accesses::total               42982                       # number of demand (read+write) accesses
system.l24.overall_accesses::switch_cpus4.inst           41                       # number of overall (read+write) accesses
system.l24.overall_accesses::switch_cpus4.data        42941                       # number of overall (read+write) accesses
system.l24.overall_accesses::total              42982                       # number of overall (read+write) accesses
system.l24.ReadReq_miss_rate::switch_cpus4.inst     0.951220                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::switch_cpus4.data     0.206713                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::total          0.207426                       # miss rate for ReadReq accesses
system.l24.demand_miss_rate::switch_cpus4.inst     0.951220                       # miss rate for demand accesses
system.l24.demand_miss_rate::switch_cpus4.data     0.205957                       # miss rate for demand accesses
system.l24.demand_miss_rate::total           0.206668                       # miss rate for demand accesses
system.l24.overall_miss_rate::switch_cpus4.inst     0.951220                       # miss rate for overall accesses
system.l24.overall_miss_rate::switch_cpus4.data     0.205957                       # miss rate for overall accesses
system.l24.overall_miss_rate::total          0.206668                       # miss rate for overall accesses
system.l24.ReadReq_avg_miss_latency::switch_cpus4.inst 737881.897436                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::switch_cpus4.data 467329.008820                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::total 468516.846561                       # average ReadReq miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.inst 737881.897436                       # average overall miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.data 467329.008820                       # average overall miss latency
system.l24.demand_avg_miss_latency::total 468516.846561                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.inst 737881.897436                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.data 467329.008820                       # average overall miss latency
system.l24.overall_avg_miss_latency::total 468516.846561                       # average overall miss latency
system.l24.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l24.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l24.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l24.blocked::no_targets                      0                       # number of cycles access was blocked
system.l24.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l24.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l24.fast_writes                              0                       # number of fast writes performed
system.l24.cache_copies                             0                       # number of cache copies performed
system.l24.writebacks::writebacks                4671                       # number of writebacks
system.l24.writebacks::total                     4671                       # number of writebacks
system.l24.ReadReq_mshr_hits::switch_cpus4.data            1                       # number of ReadReq MSHR hits
system.l24.ReadReq_mshr_hits::total                 1                       # number of ReadReq MSHR hits
system.l24.demand_mshr_hits::switch_cpus4.data            1                       # number of demand (read+write) MSHR hits
system.l24.demand_mshr_hits::total                  1                       # number of demand (read+write) MSHR hits
system.l24.overall_mshr_hits::switch_cpus4.data            1                       # number of overall MSHR hits
system.l24.overall_mshr_hits::total                 1                       # number of overall MSHR hits
system.l24.ReadReq_mshr_misses::switch_cpus4.inst           39                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::switch_cpus4.data         8843                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::total            8882                       # number of ReadReq MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.inst           39                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.data         8843                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::total             8882                       # number of demand (read+write) MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.inst           39                       # number of overall MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.data         8843                       # number of overall MSHR misses
system.l24.overall_mshr_misses::total            8882                       # number of overall MSHR misses
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.inst     25975783                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.data   3497312314                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::total   3523288097                       # number of ReadReq MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.inst     25975783                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.data   3497312314                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::total   3523288097                       # number of demand (read+write) MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.inst     25975783                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.data   3497312314                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::total   3523288097                       # number of overall MSHR miss cycles
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.951220                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.data     0.206689                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::total     0.207402                       # mshr miss rate for ReadReq accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.inst     0.951220                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.data     0.205934                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::total      0.206645                       # mshr miss rate for demand accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.inst     0.951220                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.data     0.205934                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::total     0.206645                       # mshr miss rate for overall accesses
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 666045.717949                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 395489.349090                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::total 396677.335848                       # average ReadReq mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.inst 666045.717949                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.data 395489.349090                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::total 396677.335848                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.inst 666045.717949                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.data 395489.349090                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::total 396677.335848                       # average overall mshr miss latency
system.l24.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l25.replacements                          6657                       # number of replacements
system.l25.tagsinuse                      4095.188371                       # Cycle average of tags in use
system.l25.total_refs                          289787                       # Total number of references to valid blocks.
system.l25.sampled_refs                         10753                       # Sample count of references to valid blocks.
system.l25.avg_refs                         26.949409                       # Average number of references to valid blocks.
system.l25.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l25.occ_blocks::writebacks          121.078823                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.inst    17.641363                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.data  2287.273584                       # Average occupied blocks per requestor
system.l25.occ_blocks::cpu5.data          1669.194601                       # Average occupied blocks per requestor
system.l25.occ_percent::writebacks           0.029560                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.inst     0.004307                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.data     0.558416                       # Average percentage of cache occupancy
system.l25.occ_percent::cpu5.data            0.407518                       # Average percentage of cache occupancy
system.l25.occ_percent::total                0.999802                       # Average percentage of cache occupancy
system.l25.ReadReq_hits::switch_cpus5.inst            2                       # number of ReadReq hits
system.l25.ReadReq_hits::switch_cpus5.data        31563                       # number of ReadReq hits
system.l25.ReadReq_hits::total                  31565                       # number of ReadReq hits
system.l25.Writeback_hits::writebacks           10018                       # number of Writeback hits
system.l25.Writeback_hits::total                10018                       # number of Writeback hits
system.l25.ReadExReq_hits::switch_cpus5.data          221                       # number of ReadExReq hits
system.l25.ReadExReq_hits::total                  221                       # number of ReadExReq hits
system.l25.demand_hits::switch_cpus5.inst            2                       # number of demand (read+write) hits
system.l25.demand_hits::switch_cpus5.data        31784                       # number of demand (read+write) hits
system.l25.demand_hits::total                   31786                       # number of demand (read+write) hits
system.l25.overall_hits::switch_cpus5.inst            2                       # number of overall hits
system.l25.overall_hits::switch_cpus5.data        31784                       # number of overall hits
system.l25.overall_hits::total                  31786                       # number of overall hits
system.l25.ReadReq_misses::switch_cpus5.inst           39                       # number of ReadReq misses
system.l25.ReadReq_misses::switch_cpus5.data         6618                       # number of ReadReq misses
system.l25.ReadReq_misses::total                 6657                       # number of ReadReq misses
system.l25.demand_misses::switch_cpus5.inst           39                       # number of demand (read+write) misses
system.l25.demand_misses::switch_cpus5.data         6618                       # number of demand (read+write) misses
system.l25.demand_misses::total                  6657                       # number of demand (read+write) misses
system.l25.overall_misses::switch_cpus5.inst           39                       # number of overall misses
system.l25.overall_misses::switch_cpus5.data         6618                       # number of overall misses
system.l25.overall_misses::total                 6657                       # number of overall misses
system.l25.ReadReq_miss_latency::switch_cpus5.inst     52297866                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::switch_cpus5.data   2986771157                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::total     3039069023                       # number of ReadReq miss cycles
system.l25.demand_miss_latency::switch_cpus5.inst     52297866                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::switch_cpus5.data   2986771157                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::total      3039069023                       # number of demand (read+write) miss cycles
system.l25.overall_miss_latency::switch_cpus5.inst     52297866                       # number of overall miss cycles
system.l25.overall_miss_latency::switch_cpus5.data   2986771157                       # number of overall miss cycles
system.l25.overall_miss_latency::total     3039069023                       # number of overall miss cycles
system.l25.ReadReq_accesses::switch_cpus5.inst           41                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::switch_cpus5.data        38181                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::total              38222                       # number of ReadReq accesses(hits+misses)
system.l25.Writeback_accesses::writebacks        10018                       # number of Writeback accesses(hits+misses)
system.l25.Writeback_accesses::total            10018                       # number of Writeback accesses(hits+misses)
system.l25.ReadExReq_accesses::switch_cpus5.data          221                       # number of ReadExReq accesses(hits+misses)
system.l25.ReadExReq_accesses::total              221                       # number of ReadExReq accesses(hits+misses)
system.l25.demand_accesses::switch_cpus5.inst           41                       # number of demand (read+write) accesses
system.l25.demand_accesses::switch_cpus5.data        38402                       # number of demand (read+write) accesses
system.l25.demand_accesses::total               38443                       # number of demand (read+write) accesses
system.l25.overall_accesses::switch_cpus5.inst           41                       # number of overall (read+write) accesses
system.l25.overall_accesses::switch_cpus5.data        38402                       # number of overall (read+write) accesses
system.l25.overall_accesses::total              38443                       # number of overall (read+write) accesses
system.l25.ReadReq_miss_rate::switch_cpus5.inst     0.951220                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::switch_cpus5.data     0.173332                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::total          0.174167                       # miss rate for ReadReq accesses
system.l25.demand_miss_rate::switch_cpus5.inst     0.951220                       # miss rate for demand accesses
system.l25.demand_miss_rate::switch_cpus5.data     0.172335                       # miss rate for demand accesses
system.l25.demand_miss_rate::total           0.173165                       # miss rate for demand accesses
system.l25.overall_miss_rate::switch_cpus5.inst     0.951220                       # miss rate for overall accesses
system.l25.overall_miss_rate::switch_cpus5.data     0.172335                       # miss rate for overall accesses
system.l25.overall_miss_rate::total          0.173165                       # miss rate for overall accesses
system.l25.ReadReq_avg_miss_latency::switch_cpus5.inst 1340970.923077                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::switch_cpus5.data 451310.238290                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::total 456522.310801                       # average ReadReq miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.inst 1340970.923077                       # average overall miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.data 451310.238290                       # average overall miss latency
system.l25.demand_avg_miss_latency::total 456522.310801                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.inst 1340970.923077                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.data 451310.238290                       # average overall miss latency
system.l25.overall_avg_miss_latency::total 456522.310801                       # average overall miss latency
system.l25.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l25.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l25.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l25.blocked::no_targets                      0                       # number of cycles access was blocked
system.l25.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l25.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l25.fast_writes                              0                       # number of fast writes performed
system.l25.cache_copies                             0                       # number of cache copies performed
system.l25.writebacks::writebacks                3878                       # number of writebacks
system.l25.writebacks::total                     3878                       # number of writebacks
system.l25.ReadReq_mshr_misses::switch_cpus5.inst           39                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::switch_cpus5.data         6618                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::total            6657                       # number of ReadReq MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.inst           39                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.data         6618                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::total             6657                       # number of demand (read+write) MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.inst           39                       # number of overall MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.data         6618                       # number of overall MSHR misses
system.l25.overall_mshr_misses::total            6657                       # number of overall MSHR misses
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.inst     49497066                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.data   2511411844                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::total   2560908910                       # number of ReadReq MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.inst     49497066                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.data   2511411844                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::total   2560908910                       # number of demand (read+write) MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.inst     49497066                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.data   2511411844                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::total   2560908910                       # number of overall MSHR miss cycles
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.951220                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.data     0.173332                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::total     0.174167                       # mshr miss rate for ReadReq accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.inst     0.951220                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.data     0.172335                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::total      0.173165                       # mshr miss rate for demand accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.inst     0.951220                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.data     0.172335                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::total     0.173165                       # mshr miss rate for overall accesses
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 1269155.538462                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 379481.995165                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::total 384694.143007                       # average ReadReq mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.inst 1269155.538462                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.data 379481.995165                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::total 384694.143007                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.inst 1269155.538462                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.data 379481.995165                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::total 384694.143007                       # average overall mshr miss latency
system.l25.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l26.replacements                         28831                       # number of replacements
system.l26.tagsinuse                      4095.910919                       # Cycle average of tags in use
system.l26.total_refs                          391093                       # Total number of references to valid blocks.
system.l26.sampled_refs                         32927                       # Sample count of references to valid blocks.
system.l26.avg_refs                         11.877578                       # Average number of references to valid blocks.
system.l26.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l26.occ_blocks::writebacks           10.246983                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.inst     4.675704                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.data  3340.395259                       # Average occupied blocks per requestor
system.l26.occ_blocks::cpu6.data           740.592973                       # Average occupied blocks per requestor
system.l26.occ_percent::writebacks           0.002502                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.inst     0.001142                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.data     0.815526                       # Average percentage of cache occupancy
system.l26.occ_percent::cpu6.data            0.180809                       # Average percentage of cache occupancy
system.l26.occ_percent::total                0.999978                       # Average percentage of cache occupancy
system.l26.ReadReq_hits::switch_cpus6.inst            1                       # number of ReadReq hits
system.l26.ReadReq_hits::switch_cpus6.data        53075                       # number of ReadReq hits
system.l26.ReadReq_hits::total                  53076                       # number of ReadReq hits
system.l26.Writeback_hits::writebacks           21654                       # number of Writeback hits
system.l26.Writeback_hits::total                21654                       # number of Writeback hits
system.l26.ReadExReq_hits::switch_cpus6.data           78                       # number of ReadExReq hits
system.l26.ReadExReq_hits::total                   78                       # number of ReadExReq hits
system.l26.demand_hits::switch_cpus6.inst            1                       # number of demand (read+write) hits
system.l26.demand_hits::switch_cpus6.data        53153                       # number of demand (read+write) hits
system.l26.demand_hits::total                   53154                       # number of demand (read+write) hits
system.l26.overall_hits::switch_cpus6.inst            1                       # number of overall hits
system.l26.overall_hits::switch_cpus6.data        53153                       # number of overall hits
system.l26.overall_hits::total                  53154                       # number of overall hits
system.l26.ReadReq_misses::switch_cpus6.inst           41                       # number of ReadReq misses
system.l26.ReadReq_misses::switch_cpus6.data        28790                       # number of ReadReq misses
system.l26.ReadReq_misses::total                28831                       # number of ReadReq misses
system.l26.demand_misses::switch_cpus6.inst           41                       # number of demand (read+write) misses
system.l26.demand_misses::switch_cpus6.data        28790                       # number of demand (read+write) misses
system.l26.demand_misses::total                 28831                       # number of demand (read+write) misses
system.l26.overall_misses::switch_cpus6.inst           41                       # number of overall misses
system.l26.overall_misses::switch_cpus6.data        28790                       # number of overall misses
system.l26.overall_misses::total                28831                       # number of overall misses
system.l26.ReadReq_miss_latency::switch_cpus6.inst     37504224                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::switch_cpus6.data  15211432080                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::total    15248936304                       # number of ReadReq miss cycles
system.l26.demand_miss_latency::switch_cpus6.inst     37504224                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::switch_cpus6.data  15211432080                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::total     15248936304                       # number of demand (read+write) miss cycles
system.l26.overall_miss_latency::switch_cpus6.inst     37504224                       # number of overall miss cycles
system.l26.overall_miss_latency::switch_cpus6.data  15211432080                       # number of overall miss cycles
system.l26.overall_miss_latency::total    15248936304                       # number of overall miss cycles
system.l26.ReadReq_accesses::switch_cpus6.inst           42                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::switch_cpus6.data        81865                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::total              81907                       # number of ReadReq accesses(hits+misses)
system.l26.Writeback_accesses::writebacks        21654                       # number of Writeback accesses(hits+misses)
system.l26.Writeback_accesses::total            21654                       # number of Writeback accesses(hits+misses)
system.l26.ReadExReq_accesses::switch_cpus6.data           78                       # number of ReadExReq accesses(hits+misses)
system.l26.ReadExReq_accesses::total               78                       # number of ReadExReq accesses(hits+misses)
system.l26.demand_accesses::switch_cpus6.inst           42                       # number of demand (read+write) accesses
system.l26.demand_accesses::switch_cpus6.data        81943                       # number of demand (read+write) accesses
system.l26.demand_accesses::total               81985                       # number of demand (read+write) accesses
system.l26.overall_accesses::switch_cpus6.inst           42                       # number of overall (read+write) accesses
system.l26.overall_accesses::switch_cpus6.data        81943                       # number of overall (read+write) accesses
system.l26.overall_accesses::total              81985                       # number of overall (read+write) accesses
system.l26.ReadReq_miss_rate::switch_cpus6.inst     0.976190                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::switch_cpus6.data     0.351677                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::total          0.351997                       # miss rate for ReadReq accesses
system.l26.demand_miss_rate::switch_cpus6.inst     0.976190                       # miss rate for demand accesses
system.l26.demand_miss_rate::switch_cpus6.data     0.351342                       # miss rate for demand accesses
system.l26.demand_miss_rate::total           0.351662                       # miss rate for demand accesses
system.l26.overall_miss_rate::switch_cpus6.inst     0.976190                       # miss rate for overall accesses
system.l26.overall_miss_rate::switch_cpus6.data     0.351342                       # miss rate for overall accesses
system.l26.overall_miss_rate::total          0.351662                       # miss rate for overall accesses
system.l26.ReadReq_avg_miss_latency::switch_cpus6.inst 914737.170732                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::switch_cpus6.data 528358.182702                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::total 528907.644688                       # average ReadReq miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.inst 914737.170732                       # average overall miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.data 528358.182702                       # average overall miss latency
system.l26.demand_avg_miss_latency::total 528907.644688                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.inst 914737.170732                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.data 528358.182702                       # average overall miss latency
system.l26.overall_avg_miss_latency::total 528907.644688                       # average overall miss latency
system.l26.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l26.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l26.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l26.blocked::no_targets                      0                       # number of cycles access was blocked
system.l26.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l26.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l26.fast_writes                              0                       # number of fast writes performed
system.l26.cache_copies                             0                       # number of cache copies performed
system.l26.writebacks::writebacks                5253                       # number of writebacks
system.l26.writebacks::total                     5253                       # number of writebacks
system.l26.ReadReq_mshr_misses::switch_cpus6.inst           41                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::switch_cpus6.data        28790                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::total           28831                       # number of ReadReq MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.inst           41                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.data        28790                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::total            28831                       # number of demand (read+write) MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.inst           41                       # number of overall MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.data        28790                       # number of overall MSHR misses
system.l26.overall_mshr_misses::total           28831                       # number of overall MSHR misses
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.inst     34557947                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.data  13143071087                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::total  13177629034                       # number of ReadReq MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.inst     34557947                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.data  13143071087                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::total  13177629034                       # number of demand (read+write) MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.inst     34557947                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.data  13143071087                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::total  13177629034                       # number of overall MSHR miss cycles
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.976190                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.data     0.351677                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::total     0.351997                       # mshr miss rate for ReadReq accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.inst     0.976190                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.data     0.351342                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::total      0.351662                       # mshr miss rate for demand accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.inst     0.976190                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.data     0.351342                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::total     0.351662                       # mshr miss rate for overall accesses
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 842876.756098                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 456515.147169                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::total 457064.584440                       # average ReadReq mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.inst 842876.756098                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.data 456515.147169                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::total 457064.584440                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.inst 842876.756098                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.data 456515.147169                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::total 457064.584440                       # average overall mshr miss latency
system.l26.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l27.replacements                          8891                       # number of replacements
system.l27.tagsinuse                      4095.371009                       # Cycle average of tags in use
system.l27.total_refs                          304836                       # Total number of references to valid blocks.
system.l27.sampled_refs                         12984                       # Sample count of references to valid blocks.
system.l27.avg_refs                         23.477819                       # Average number of references to valid blocks.
system.l27.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l27.occ_blocks::writebacks           78.610942                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.inst    11.624051                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.data  2519.754267                       # Average occupied blocks per requestor
system.l27.occ_blocks::cpu7.data          1485.381749                       # Average occupied blocks per requestor
system.l27.occ_percent::writebacks           0.019192                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.inst     0.002838                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.data     0.615174                       # Average percentage of cache occupancy
system.l27.occ_percent::cpu7.data            0.362642                       # Average percentage of cache occupancy
system.l27.occ_percent::total                0.999846                       # Average percentage of cache occupancy
system.l27.ReadReq_hits::switch_cpus7.inst            2                       # number of ReadReq hits
system.l27.ReadReq_hits::switch_cpus7.data        33991                       # number of ReadReq hits
system.l27.ReadReq_hits::total                  33993                       # number of ReadReq hits
system.l27.Writeback_hits::writebacks           10539                       # number of Writeback hits
system.l27.Writeback_hits::total                10539                       # number of Writeback hits
system.l27.ReadExReq_hits::switch_cpus7.data          163                       # number of ReadExReq hits
system.l27.ReadExReq_hits::total                  163                       # number of ReadExReq hits
system.l27.demand_hits::switch_cpus7.inst            2                       # number of demand (read+write) hits
system.l27.demand_hits::switch_cpus7.data        34154                       # number of demand (read+write) hits
system.l27.demand_hits::total                   34156                       # number of demand (read+write) hits
system.l27.overall_hits::switch_cpus7.inst            2                       # number of overall hits
system.l27.overall_hits::switch_cpus7.data        34154                       # number of overall hits
system.l27.overall_hits::total                  34156                       # number of overall hits
system.l27.ReadReq_misses::switch_cpus7.inst           39                       # number of ReadReq misses
system.l27.ReadReq_misses::switch_cpus7.data         8852                       # number of ReadReq misses
system.l27.ReadReq_misses::total                 8891                       # number of ReadReq misses
system.l27.demand_misses::switch_cpus7.inst           39                       # number of demand (read+write) misses
system.l27.demand_misses::switch_cpus7.data         8852                       # number of demand (read+write) misses
system.l27.demand_misses::total                  8891                       # number of demand (read+write) misses
system.l27.overall_misses::switch_cpus7.inst           39                       # number of overall misses
system.l27.overall_misses::switch_cpus7.data         8852                       # number of overall misses
system.l27.overall_misses::total                 8891                       # number of overall misses
system.l27.ReadReq_miss_latency::switch_cpus7.inst     30790767                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::switch_cpus7.data   3968745802                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::total     3999536569                       # number of ReadReq miss cycles
system.l27.demand_miss_latency::switch_cpus7.inst     30790767                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::switch_cpus7.data   3968745802                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::total      3999536569                       # number of demand (read+write) miss cycles
system.l27.overall_miss_latency::switch_cpus7.inst     30790767                       # number of overall miss cycles
system.l27.overall_miss_latency::switch_cpus7.data   3968745802                       # number of overall miss cycles
system.l27.overall_miss_latency::total     3999536569                       # number of overall miss cycles
system.l27.ReadReq_accesses::switch_cpus7.inst           41                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::switch_cpus7.data        42843                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::total              42884                       # number of ReadReq accesses(hits+misses)
system.l27.Writeback_accesses::writebacks        10539                       # number of Writeback accesses(hits+misses)
system.l27.Writeback_accesses::total            10539                       # number of Writeback accesses(hits+misses)
system.l27.ReadExReq_accesses::switch_cpus7.data          163                       # number of ReadExReq accesses(hits+misses)
system.l27.ReadExReq_accesses::total              163                       # number of ReadExReq accesses(hits+misses)
system.l27.demand_accesses::switch_cpus7.inst           41                       # number of demand (read+write) accesses
system.l27.demand_accesses::switch_cpus7.data        43006                       # number of demand (read+write) accesses
system.l27.demand_accesses::total               43047                       # number of demand (read+write) accesses
system.l27.overall_accesses::switch_cpus7.inst           41                       # number of overall (read+write) accesses
system.l27.overall_accesses::switch_cpus7.data        43006                       # number of overall (read+write) accesses
system.l27.overall_accesses::total              43047                       # number of overall (read+write) accesses
system.l27.ReadReq_miss_rate::switch_cpus7.inst     0.951220                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::switch_cpus7.data     0.206615                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::total          0.207327                       # miss rate for ReadReq accesses
system.l27.demand_miss_rate::switch_cpus7.inst     0.951220                       # miss rate for demand accesses
system.l27.demand_miss_rate::switch_cpus7.data     0.205832                       # miss rate for demand accesses
system.l27.demand_miss_rate::total           0.206542                       # miss rate for demand accesses
system.l27.overall_miss_rate::switch_cpus7.inst     0.951220                       # miss rate for overall accesses
system.l27.overall_miss_rate::switch_cpus7.data     0.205832                       # miss rate for overall accesses
system.l27.overall_miss_rate::total          0.206542                       # miss rate for overall accesses
system.l27.ReadReq_avg_miss_latency::switch_cpus7.inst 789506.846154                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::switch_cpus7.data 448344.532535                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::total 449841.026769                       # average ReadReq miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.inst 789506.846154                       # average overall miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.data 448344.532535                       # average overall miss latency
system.l27.demand_avg_miss_latency::total 449841.026769                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.inst 789506.846154                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.data 448344.532535                       # average overall miss latency
system.l27.overall_avg_miss_latency::total 449841.026769                       # average overall miss latency
system.l27.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l27.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l27.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l27.blocked::no_targets                      0                       # number of cycles access was blocked
system.l27.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l27.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l27.fast_writes                              0                       # number of fast writes performed
system.l27.cache_copies                             0                       # number of cache copies performed
system.l27.writebacks::writebacks                4674                       # number of writebacks
system.l27.writebacks::total                     4674                       # number of writebacks
system.l27.ReadReq_mshr_hits::switch_cpus7.data            1                       # number of ReadReq MSHR hits
system.l27.ReadReq_mshr_hits::total                 1                       # number of ReadReq MSHR hits
system.l27.demand_mshr_hits::switch_cpus7.data            1                       # number of demand (read+write) MSHR hits
system.l27.demand_mshr_hits::total                  1                       # number of demand (read+write) MSHR hits
system.l27.overall_mshr_hits::switch_cpus7.data            1                       # number of overall MSHR hits
system.l27.overall_mshr_hits::total                 1                       # number of overall MSHR hits
system.l27.ReadReq_mshr_misses::switch_cpus7.inst           39                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::switch_cpus7.data         8851                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::total            8890                       # number of ReadReq MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.inst           39                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.data         8851                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::total             8890                       # number of demand (read+write) MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.inst           39                       # number of overall MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.data         8851                       # number of overall MSHR misses
system.l27.overall_mshr_misses::total            8890                       # number of overall MSHR misses
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.inst     27989291                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.data   3332635413                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::total   3360624704                       # number of ReadReq MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.inst     27989291                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.data   3332635413                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::total   3360624704                       # number of demand (read+write) MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.inst     27989291                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.data   3332635413                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::total   3360624704                       # number of overall MSHR miss cycles
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.951220                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.data     0.206592                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::total     0.207303                       # mshr miss rate for ReadReq accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.inst     0.951220                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.data     0.205808                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::total      0.206518                       # mshr miss rate for demand accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.inst     0.951220                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.data     0.205808                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::total     0.206518                       # mshr miss rate for overall accesses
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 717674.128205                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 376526.427861                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::total 378023.026322                       # average ReadReq mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.inst 717674.128205                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.data 376526.427861                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::total 378023.026322                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.inst 717674.128205                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.data 376526.427861                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::total 378023.026322                       # average overall mshr miss latency
system.l27.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               527.043045                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012379318                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   528                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1917385.071970                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    37.043045                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          490                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.059364                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.785256                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.844620                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12371269                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12371269                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12371269                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12371269                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12371269                       # number of overall hits
system.cpu0.icache.overall_hits::total       12371269                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           54                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           54                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           54                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            54                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           54                       # number of overall misses
system.cpu0.icache.overall_misses::total           54                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     39535352                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     39535352                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     39535352                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     39535352                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     39535352                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     39535352                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12371323                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12371323                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12371323                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12371323                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12371323                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12371323                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000004                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000004                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 732136.148148                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 732136.148148                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 732136.148148                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 732136.148148                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 732136.148148                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 732136.148148                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           16                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           16                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           16                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           38                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           38                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           38                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst     31839228                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     31839228                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst     31839228                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     31839228                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst     31839228                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     31839228                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 837874.421053                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 837874.421053                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 837874.421053                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 837874.421053                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 837874.421053                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 837874.421053                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 72968                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               180700629                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 73224                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2467.778720                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.194799                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.805201                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.914823                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.085177                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      8578131                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        8578131                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7108664                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7108664                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        19745                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        19745                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16587                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16587                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     15686795                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        15686795                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     15686795                       # number of overall hits
system.cpu0.dcache.overall_hits::total       15686795                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       186906                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       186906                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          837                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          837                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       187743                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        187743                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       187743                       # number of overall misses
system.cpu0.dcache.overall_misses::total       187743                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  42803815166                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  42803815166                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     72475902                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     72475902                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  42876291068                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  42876291068                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  42876291068                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  42876291068                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      8765037                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      8765037                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7109501                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7109501                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        19745                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        19745                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16587                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16587                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     15874538                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     15874538                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     15874538                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     15874538                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.021324                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.021324                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000118                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000118                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.011827                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.011827                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.011827                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.011827                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 229012.525901                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 229012.525901                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 86590.086022                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 86590.086022                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 228377.575025                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 228377.575025                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 228377.575025                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 228377.575025                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        14777                       # number of writebacks
system.cpu0.dcache.writebacks::total            14777                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       114076                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       114076                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          699                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          699                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       114775                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       114775                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       114775                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       114775                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        72830                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        72830                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data          138                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          138                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        72968                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        72968                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        72968                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        72968                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data  15954303201                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  15954303201                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      9218067                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      9218067                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data  15963521268                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  15963521268                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data  15963521268                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  15963521268                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008309                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008309                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004597                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004597                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004597                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004597                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 219062.243595                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 219062.243595                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 66797.586957                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 66797.586957                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 218774.274586                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 218774.274586                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 218774.274586                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 218774.274586                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               527.025261                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1012354766                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   528                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1917338.571970                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    37.025261                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          490                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.059335                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.785256                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.844592                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12346717                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12346717                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12346717                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12346717                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12346717                       # number of overall hits
system.cpu1.icache.overall_hits::total       12346717                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           55                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           55                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           55                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            55                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           55                       # number of overall misses
system.cpu1.icache.overall_misses::total           55                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     37217874                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     37217874                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     37217874                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     37217874                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     37217874                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     37217874                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12346772                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12346772                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12346772                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12346772                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12346772                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12346772                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 676688.618182                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 676688.618182                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 676688.618182                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 676688.618182                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 676688.618182                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 676688.618182                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           17                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           17                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           17                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           17                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           17                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           17                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           38                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           38                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           38                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst     29731600                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     29731600                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst     29731600                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     29731600                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst     29731600                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     29731600                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 782410.526316                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 782410.526316                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 782410.526316                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 782410.526316                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 782410.526316                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 782410.526316                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 72739                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               180658910                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 72995                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2474.949106                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   234.169188                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    21.830812                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.914723                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.085277                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      8556022                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8556022                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7089175                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7089175                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        19671                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        19671                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16540                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16540                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     15645197                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        15645197                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     15645197                       # number of overall hits
system.cpu1.dcache.overall_hits::total       15645197                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       185974                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       185974                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          841                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          841                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       186815                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        186815                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       186815                       # number of overall misses
system.cpu1.dcache.overall_misses::total       186815                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  43169124008                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  43169124008                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     72989973                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     72989973                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  43242113981                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  43242113981                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  43242113981                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  43242113981                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      8741996                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      8741996                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7090016                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7090016                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        19671                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        19671                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16540                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16540                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     15832012                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     15832012                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     15832012                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     15832012                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.021274                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.021274                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000119                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000119                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.011800                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.011800                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.011800                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.011800                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 232124.512072                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 232124.512072                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 86789.504162                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 86789.504162                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 231470.245864                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 231470.245864                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 231470.245864                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 231470.245864                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        14754                       # number of writebacks
system.cpu1.dcache.writebacks::total            14754                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       113373                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       113373                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          703                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          703                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       114076                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       114076                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       114076                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       114076                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        72601                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        72601                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data          138                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total          138                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        72739                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        72739                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        72739                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        72739                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data  16171680846                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  16171680846                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      9233287                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      9233287                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data  16180914133                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  16180914133                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data  16180914133                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  16180914133                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.008305                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.008305                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004594                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004594                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004594                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004594                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 222747.356731                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 222747.356731                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 66907.876812                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 66907.876812                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 222451.698992                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 222451.698992                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 222451.698992                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 222451.698992                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               491.471759                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1010347300                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   492                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2053551.422764                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    36.471759                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          455                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.058448                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.729167                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.787615                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12984780                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12984780                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12984780                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12984780                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12984780                       # number of overall hits
system.cpu2.icache.overall_hits::total       12984780                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           50                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           50                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           50                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            50                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           50                       # number of overall misses
system.cpu2.icache.overall_misses::total           50                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     82891955                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     82891955                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     82891955                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     82891955                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     82891955                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     82891955                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12984830                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12984830                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12984830                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12984830                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12984830                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12984830                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 1657839.100000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 1657839.100000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 1657839.100000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 1657839.100000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 1657839.100000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 1657839.100000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs       854226                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs       284742                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           13                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           13                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           13                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           37                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           37                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           37                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst     53899024                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     53899024                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst     53899024                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     53899024                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst     53899024                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     53899024                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 1456730.378378                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 1456730.378378                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 1456730.378378                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 1456730.378378                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 1456730.378378                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 1456730.378378                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 38443                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               164453324                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 38699                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4249.549704                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   233.228799                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    22.771201                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.911050                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.088950                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10357273                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10357273                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7694053                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7694053                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        19950                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        19950                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        18712                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        18712                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     18051326                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        18051326                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     18051326                       # number of overall hits
system.cpu2.dcache.overall_hits::total       18051326                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        98879                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        98879                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data         2219                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         2219                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       101098                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        101098                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       101098                       # number of overall misses
system.cpu2.dcache.overall_misses::total       101098                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  13418039616                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  13418039616                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data    143487009                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    143487009                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  13561526625                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  13561526625                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  13561526625                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  13561526625                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10456152                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10456152                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7696272                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7696272                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        19950                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        19950                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        18712                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        18712                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     18152424                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     18152424                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     18152424                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     18152424                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009457                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009457                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000288                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000288                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005569                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005569                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005569                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005569                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 135701.611222                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 135701.611222                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 64662.915277                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 64662.915277                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 134142.382886                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 134142.382886                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 134142.382886                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 134142.382886                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            9                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets            9                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        10044                       # number of writebacks
system.cpu2.dcache.writebacks::total            10044                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        60655                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        60655                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data         2000                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total         2000                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        62655                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        62655                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        62655                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        62655                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        38224                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        38224                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data          219                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total          219                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        38443                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        38443                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        38443                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        38443                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   5093815612                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   5093815612                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data     16007040                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total     16007040                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   5109822652                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   5109822652                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   5109822652                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   5109822652                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003656                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003656                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000028                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002118                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002118                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002118                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002118                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 133262.233466                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 133262.233466                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 73091.506849                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 73091.506849                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 132919.456130                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 132919.456130                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 132919.456130                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 132919.456130                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               520.123573                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1007977795                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   521                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1934698.262956                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    38.123573                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          482                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.061095                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.772436                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.833531                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     12415349                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       12415349                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     12415349                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        12415349                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     12415349                       # number of overall hits
system.cpu3.icache.overall_hits::total       12415349                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           50                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           50                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           50                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            50                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           50                       # number of overall misses
system.cpu3.icache.overall_misses::total           50                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst     52126119                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     52126119                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst     52126119                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     52126119                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst     52126119                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     52126119                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     12415399                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     12415399                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     12415399                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     12415399                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     12415399                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     12415399                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 1042522.380000                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 1042522.380000                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 1042522.380000                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 1042522.380000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 1042522.380000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 1042522.380000                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           11                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           11                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           11                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           39                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           39                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           39                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst     38448294                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     38448294                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst     38448294                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     38448294                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst     38448294                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     38448294                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 985853.692308                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 985853.692308                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 985853.692308                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 985853.692308                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 985853.692308                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 985853.692308                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 57111                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               172290926                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 57367                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               3003.310719                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.895790                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.104210                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.913655                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.086345                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      8757023                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        8757023                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7404034                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7404034                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        17994                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        17994                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        17041                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        17041                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     16161057                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        16161057                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     16161057                       # number of overall hits
system.cpu3.dcache.overall_hits::total       16161057                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       194905                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       194905                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         5784                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         5784                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       200689                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        200689                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       200689                       # number of overall misses
system.cpu3.dcache.overall_misses::total       200689                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  45639719428                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  45639719428                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data   2235462493                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   2235462493                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  47875181921                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  47875181921                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  47875181921                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  47875181921                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      8951928                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      8951928                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7409818                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7409818                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        17994                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        17994                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        17041                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        17041                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     16361746                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     16361746                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     16361746                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     16361746                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.021772                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.021772                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000781                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000781                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.012266                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.012266                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.012266                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.012266                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 234163.923080                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 234163.923080                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 386490.749136                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 386490.749136                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 238554.090762                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 238554.090762                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 238554.090762                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 238554.090762                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets     15327651                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets             96                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 159663.031250                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        24208                       # number of writebacks
system.cpu3.dcache.writebacks::total            24208                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data       137960                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       137960                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         5617                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         5617                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data       143577                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       143577                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data       143577                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       143577                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        56945                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        56945                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data          167                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total          167                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        57112                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        57112                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        57112                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        57112                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data  10066378497                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  10066378497                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data     14325070                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total     14325070                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data  10080703567                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  10080703567                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data  10080703567                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  10080703567                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.006361                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.006361                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003491                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003491                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003491                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003491                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 176773.702643                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 176773.702643                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 85778.862275                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 85778.862275                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 176507.626541                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 176507.626541                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 176507.626541                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 176507.626541                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               514.966712                       # Cycle average of tags in use
system.cpu4.icache.total_refs              1007075057                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   516                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1951695.846899                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    39.966712                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          475                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.064049                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.761218                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.825267                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst     12811955                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total       12811955                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst     12811955                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total        12811955                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst     12811955                       # number of overall hits
system.cpu4.icache.overall_hits::total       12811955                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           52                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           52                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           52                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            52                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           52                       # number of overall misses
system.cpu4.icache.overall_misses::total           52                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst     32827483                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total     32827483                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst     32827483                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total     32827483                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst     32827483                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total     32827483                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst     12812007                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total     12812007                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst     12812007                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total     12812007                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst     12812007                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total     12812007                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 631297.750000                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 631297.750000                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 631297.750000                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 631297.750000                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 631297.750000                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 631297.750000                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst           11                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst           11                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst           11                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           41                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           41                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           41                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst     29300340                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total     29300340                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst     29300340                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total     29300340                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst     29300340                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total     29300340                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 714642.439024                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 714642.439024                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 714642.439024                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 714642.439024                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 714642.439024                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 714642.439024                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                 42941                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               166497038                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                 43197                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs               3854.365766                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   233.570987                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    22.429013                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.912387                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.087613                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data      8816064                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total        8816064                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data      7420716                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total       7420716                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data        19506                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total        19506                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data        17869                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total        17869                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data     16236780                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total        16236780                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data     16236780                       # number of overall hits
system.cpu4.dcache.overall_hits::total       16236780                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data       137336                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total       137336                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data          923                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total          923                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data       138259                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total        138259                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data       138259                       # number of overall misses
system.cpu4.dcache.overall_misses::total       138259                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data  25932306030                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total  25932306030                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data     77538599                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total     77538599                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data  26009844629                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total  26009844629                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data  26009844629                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total  26009844629                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data      8953400                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total      8953400                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data      7421639                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total      7421639                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data        19506                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total        19506                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data        17869                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total        17869                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data     16375039                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total     16375039                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data     16375039                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total     16375039                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.015339                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.015339                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000124                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000124                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.008443                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.008443                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.008443                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.008443                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 188823.804611                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 188823.804611                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 84007.149512                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 84007.149512                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 188124.061573                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 188124.061573                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 188124.061573                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 188124.061573                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks        10522                       # number of writebacks
system.cpu4.dcache.writebacks::total            10522                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data        94552                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total        94552                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data          766                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total          766                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data        95318                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total        95318                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data        95318                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total        95318                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data        42784                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total        42784                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data          157                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total          157                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data        42941                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total        42941                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data        42941                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total        42941                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data   6418412173                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total   6418412173                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data     10121612                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total     10121612                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data   6428533785                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total   6428533785                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data   6428533785                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total   6428533785                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.004779                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.004779                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.002622                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.002622                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.002622                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.002622                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 150018.983101                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 150018.983101                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 64468.866242                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 64468.866242                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 149706.196525                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 149706.196525                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 149706.196525                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 149706.196525                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               495.192383                       # Cycle average of tags in use
system.cpu5.icache.total_refs              1010346985                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              2036989.889113                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    40.192383                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          455                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.064411                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.729167                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.793578                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst     12984465                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total       12984465                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst     12984465                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total        12984465                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst     12984465                       # number of overall hits
system.cpu5.icache.overall_hits::total       12984465                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           53                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           53                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           53                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            53                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           53                       # number of overall misses
system.cpu5.icache.overall_misses::total           53                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst     77936096                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total     77936096                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst     77936096                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total     77936096                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst     77936096                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total     77936096                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst     12984518                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total     12984518                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst     12984518                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total     12984518                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst     12984518                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total     12984518                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 1470492.377358                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 1470492.377358                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 1470492.377358                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 1470492.377358                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 1470492.377358                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 1470492.377358                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst           12                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst           12                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst           12                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           41                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           41                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           41                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst     52754348                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total     52754348                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst     52754348                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total     52754348                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst     52754348                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total     52754348                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 1286691.414634                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 1286691.414634                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 1286691.414634                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 1286691.414634                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 1286691.414634                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 1286691.414634                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                 38402                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               164453774                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                 38658                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs               4254.068343                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   233.228551                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    22.771449                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.911049                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.088951                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data     10355969                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total       10355969                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data      7695621                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total       7695621                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data        20132                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total        20132                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data        18716                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total        18716                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data     18051590                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total        18051590                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data     18051590                       # number of overall hits
system.cpu5.dcache.overall_hits::total       18051590                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data        98936                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total        98936                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data         2255                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total         2255                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data       101191                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total        101191                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data       101191                       # number of overall misses
system.cpu5.dcache.overall_misses::total       101191                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data  13450562341                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total  13450562341                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data    145500727                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total    145500727                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data  13596063068                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total  13596063068                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data  13596063068                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total  13596063068                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data     10454905                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total     10454905                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data      7697876                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total      7697876                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data        20132                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total        20132                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data        18716                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total        18716                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data     18152781                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total     18152781                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data     18152781                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total     18152781                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.009463                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.009463                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000293                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000293                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.005574                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.005574                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.005574                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.005574                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 135952.154332                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 135952.154332                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 64523.603991                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 64523.603991                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 134360.398336                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 134360.398336                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 134360.398336                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 134360.398336                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets           18                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets            9                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks        10018                       # number of writebacks
system.cpu5.dcache.writebacks::total            10018                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data        60755                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total        60755                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data         2034                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total         2034                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data        62789                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total        62789                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data        62789                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total        62789                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data        38181                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total        38181                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data          221                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total          221                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data        38402                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total        38402                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data        38402                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total        38402                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data   5095708550                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total   5095708550                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data     16158752                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total     16158752                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data   5111867302                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total   5111867302                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data   5111867302                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total   5111867302                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.003652                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.003652                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000029                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.002115                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.002115                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.002115                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.002115                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 133461.893350                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 133461.893350                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 73116.524887                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 73116.524887                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 133114.611270                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 133114.611270                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 133114.611270                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 133114.611270                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     3                       # number of replacements
system.cpu6.icache.tagsinuse               580.640326                       # Cycle average of tags in use
system.cpu6.icache.total_refs              1037041825                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   585                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1772721.068376                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    40.502249                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst   540.138077                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.064907                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.865606                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.930513                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst     12100499                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total       12100499                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst     12100499                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total        12100499                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst     12100499                       # number of overall hits
system.cpu6.icache.overall_hits::total       12100499                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           55                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           55                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           55                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            55                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           55                       # number of overall misses
system.cpu6.icache.overall_misses::total           55                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst     48719986                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total     48719986                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst     48719986                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total     48719986                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst     48719986                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total     48719986                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst     12100554                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total     12100554                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst     12100554                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total     12100554                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst     12100554                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total     12100554                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000005                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000005                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 885817.927273                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 885817.927273                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 885817.927273                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 885817.927273                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 885817.927273                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 885817.927273                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst           13                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst           13                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst           13                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           42                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           42                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           42                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           42                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           42                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst     37958984                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total     37958984                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst     37958984                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total     37958984                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst     37958984                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total     37958984                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 903785.333333                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 903785.333333                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 903785.333333                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 903785.333333                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 903785.333333                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 903785.333333                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                 81943                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               448675224                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                 82199                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs               5458.402462                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   111.908005                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data   144.091995                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.437141                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.562859                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data     31738148                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total       31738148                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data     17382047                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total      17382047                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data         8500                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total         8500                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data         8480                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total         8480                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data     49120195                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total        49120195                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data     49120195                       # number of overall hits
system.cpu6.dcache.overall_hits::total       49120195                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data       295269                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total       295269                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data          279                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total          279                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data       295548                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total        295548                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data       295548                       # number of overall misses
system.cpu6.dcache.overall_misses::total       295548                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data  74257438827                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total  74257438827                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data     28766121                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total     28766121                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data  74286204948                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total  74286204948                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data  74286204948                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total  74286204948                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data     32033417                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total     32033417                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data     17382326                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total     17382326                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data         8500                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total         8500                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data         8480                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total         8480                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data     49415743                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total     49415743                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data     49415743                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total     49415743                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.009218                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.009218                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000016                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000016                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.005981                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.005981                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.005981                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.005981                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 251490.806102                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 251490.806102                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 103104.376344                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 103104.376344                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 251350.727963                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 251350.727963                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 251350.727963                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 251350.727963                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks        21654                       # number of writebacks
system.cpu6.dcache.writebacks::total            21654                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data       213404                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total       213404                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data          201                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total          201                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data       213605                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total       213605                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data       213605                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total       213605                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data        81865                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total        81865                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data           78                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total           78                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data        81943                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total        81943                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data        81943                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total        81943                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data  19084818030                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total  19084818030                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data      5343224                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total      5343224                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data  19090161254                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total  19090161254                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data  19090161254                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total  19090161254                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.002556                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.002556                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000004                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.001658                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.001658                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.001658                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.001658                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 233125.487449                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 233125.487449                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 68502.871795                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 68502.871795                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 232968.786278                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 232968.786278                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 232968.786278                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 232968.786278                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               514.803858                       # Cycle average of tags in use
system.cpu7.icache.total_refs              1007092735                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   516                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1951730.106589                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    39.803858                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          475                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.063788                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.761218                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.825006                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst     12829633                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total       12829633                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst     12829633                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total        12829633                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst     12829633                       # number of overall hits
system.cpu7.icache.overall_hits::total       12829633                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           52                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           52                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           52                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            52                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           52                       # number of overall misses
system.cpu7.icache.overall_misses::total           52                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst     35735003                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total     35735003                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst     35735003                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total     35735003                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst     35735003                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total     35735003                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst     12829685                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total     12829685                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst     12829685                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total     12829685                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst     12829685                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total     12829685                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 687211.596154                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 687211.596154                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 687211.596154                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 687211.596154                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 687211.596154                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 687211.596154                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst           11                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst           11                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst           11                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           41                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           41                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           41                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst     31290781                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total     31290781                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst     31290781                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total     31290781                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst     31290781                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total     31290781                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 763189.780488                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 763189.780488                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 763189.780488                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 763189.780488                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 763189.780488                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 763189.780488                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                 43006                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               166517413                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                 43262                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs               3849.045652                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   233.570339                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    22.429661                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.912384                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.087616                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data      8827174                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total        8827174                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data      7429936                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total       7429936                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data        19527                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total        19527                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data        17893                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total        17893                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data     16257110                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total        16257110                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data     16257110                       # number of overall hits
system.cpu7.dcache.overall_hits::total       16257110                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data       137476                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total       137476                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data          965                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total          965                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data       138441                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total        138441                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data       138441                       # number of overall misses
system.cpu7.dcache.overall_misses::total       138441                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data  25375402498                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total  25375402498                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data     81108343                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total     81108343                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data  25456510841                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total  25456510841                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data  25456510841                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total  25456510841                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data      8964650                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total      8964650                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data      7430901                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total      7430901                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data        19527                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total        19527                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data        17893                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total        17893                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data     16395551                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total     16395551                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data     16395551                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total     16395551                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.015335                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.015335                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000130                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000130                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.008444                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.008444                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.008444                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.008444                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 184580.599508                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 184580.599508                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 84050.096373                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 84050.096373                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 183879.853808                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 183879.853808                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 183879.853808                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 183879.853808                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks        10539                       # number of writebacks
system.cpu7.dcache.writebacks::total            10539                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data        94633                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total        94633                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data          802                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total          802                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data        95435                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total        95435                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data        95435                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total        95435                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data        42843                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total        42843                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data          163                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total          163                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data        43006                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total        43006                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data        43006                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total        43006                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data   6257481763                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total   6257481763                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data     10513737                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total     10513737                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data   6267995500                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total   6267995500                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data   6267995500                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total   6267995500                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.004779                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.004779                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.002623                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.002623                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.002623                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.002623                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 146056.106318                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 146056.106318                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 64501.453988                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 64501.453988                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 145747.000419                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 145747.000419                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 145747.000419                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 145747.000419                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
