<!DOCTYPE html ><html xml:lang="en" lang="en" data-highlight-require-whitespace="false" xmlns="http://www.w3.org/1999/xhtml"><head><meta http-equiv="Content-Type" content="text/html;charset=utf-8" /><meta http-equiv="Content-Style-Type" content="text/css" /><meta name="viewport" content="width=device-width, initial-scale=1.0" /><meta http-equiv="X-UA-Compatible" content="IE=edge" /><title>FREQUENCY</title><link rel="Prev" href="fbextdelay_pcm.htm" title="Previous" /><link rel="Next" href="gsr_net.htm" title="Next" /><link rel="StyleSheet" href="../../css/font-awesome/css/font-awesome.css" type="text/css" media="all" /><link rel="StyleSheet" href="css/preferences.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/webworks.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/skin.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/social.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/print.css" type="text/css" media="print" /><script type="text/javascript" src="../scripts/common.js"></script><script type="text/javascript" src="../scripts/page.js"></script><script type="text/javascript" src="../scripts/search-client.js"></script><script type="text/javascript" src="../scripts/unidata.js"></script><script type="text/javascript" src="../scripts/unibreak.js"></script><noscript><div id="noscript_padding"></div></noscript></head><body id="pJii6p647ER1ntJLMCvDqfg" class="ww_skin_page_body" onload="Page.OnLoad('../../index.htm#page/Reference%20Guides/Constraints%20Ref/frequency.htm');"><div id="ww_content_container"><header id="wwconnect_header"><div class="ww_skin_page_toolbar"><a class="ww_behavior_print ww_skin ww_skin_print" title="Print" href="#"><i class="fa"></i></a></div><!-- was this helpful button --><!--                         --><!-- Moved breadcrumbs to bottom of the header so that the print --><!-- button would float to the right of the breadcrumbs. --><!-- PH 4June2019 --><div class="ww_skin_breadcrumbs"><a class="WebWorks_Breadcrumb_Link" href="../Strategies/strategy_settings.htm">Reference Guides</a> &gt; <a class="WebWorks_Breadcrumb_Link" href="Constraints_Reference_Guide.htm#1181029">Constraints Reference Guide</a> &gt; <a class="WebWorks_Breadcrumb_Link" href="preference_descriptions.htm#1181029">Preferences</a> &gt; FREQUENCY</div></header><div id="page_content_container" style="background-color: White; margin-bottom: 0px; margin-left: 0px; margin-right: 0px; margin-top: 0px"><div id="page_content"><h3 id="ww1181029" class="Heading2"><span></span>FREQUENCY</h3><p id="ww1297285" class="BodyAfterHead"><span></span>Identifies the minimum operating frequency for all sequential output to sequential input pins clocked by the specified net or port. If no net or port name is given, the preference applies to all clock nets in the design that do not have a specific clock frequency preference.</p><p id="ww1281999" class="Body"><span></span>When two registers are driven by two related clock nets with different frequency requirements, TRACE will automatically use the closest clock-edge gap as the constraint for paths between these two registers. See <a href="../../User%20Guides/Static%20Timing%20Analysis/trace_report_sections.htm#ww1092781" title="TRACE Report Sections">Clock Domains Analysis</a> for definition of related clocks.</p><p id="ww1318697" class="Body"><span></span>A delay constraint that is based on different source and destination clocks, with different FREQUENCY preferences defined, is calculated between the closest two active clock edges and is reported as weighted slack in the TRACE report. This can produce a timing error because of the tight timing requirement from the small gap between two clock edges, as shown in the following diagram.</p><div class="ww_skin_page_overflow"><table class="Figure" cellspacing="0" summary=""><tr><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: none; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: none; border-right-width: 0px; border-top-style: none; padding-bottom: 0px; padding-left: 0px; padding-right: 0px; padding-top: 0px; vertical-align: top"><div class="ww_skin_page_overflow"><div id="ww1318759" class="FigureFrame"><img class="Default" src="../../Reference%20Guides/Constraints%20Ref/images/freq_weighted_slack.jpg" width="100%" style="display: inline; left: 0.0pt; max-height: 250px; max-width: 734px; top: 0.0pt" alt="" title="" /></div></div></td></tr></table></div><p id="ww1318958" class="Body"><span></span>This example shows the clocks aligned at the beginning and an attempt to find the delay constraint in ten cycles of the destination clock. In this case, there are many values: 4ns, 3ns, 2ns, 1ns, 5ns. Trace will pick the worst one, which is 1ns, and use it as delay constraint.</p><p id="ww1318959" class="Body"><span></span>The weighted slack is calculated as destination clock / delay constraint * original slack. If the original slack of this crossing clock domain path (5 ns -&gt; 4 ns) is 0.25 ns, then the weighted slack will be 4/1 * 0.25 = 1 ns. If this is not intentional, you can do one of the following: change the FREQUENCY preferences at the source and destination clocks to adjust the clock-edge gap, use the <a href="../../Reference%20Guides/Constraints%20Ref/multicycle.htm#ww1399547" title="MULTICYCLE">MULTICYCLE</a> preference to define the required time correctly, or use the <a href="../../Reference%20Guides/Constraints%20Ref/block.htm#ww1277335" title="BLOCK">BLOCK</a> preference.</p><h5 id="ww1293437" class="HeadingRunIn"><span></span>Device Support</h5><p id="ww1293438" class="Body"><span></span>All</p><h5 id="ww1181038" class="HeadingRunIn"><span></span>Syntax</h5><p id="ww1181039" class="Body"><span></span>FREQUENCY <span style="font-style: italic">&lt;frequency_value&gt;</span> [HOLD_MARGIN<span class="GUI"> </span><span class="GUI" style="font-style: italic">&lt;</span><span style="font-style: italic">time_spec</span><span class="GUI">&gt;</span>] [CLOCK_JITTER &lt;<span style="font-style: italic">time_spec&gt;</span>];</p><p id="ww1258413" class="Body"><span></span>FREQUENCY NET <span style="font-style: italic">&lt;net_name&gt;</span> <span style="font-style: italic">&lt;frequency_value&gt;</span> MHz | KHz [PAR_ADJ <span style="font-style: italic">&lt;par_adj_number&gt;</span>] [HOLD_MARGIN <span style="font-style: italic">&lt;time_spec&gt;</span>];</p><p id="ww1181040" class="Body"><span></span>FREQUENCY PORT <span style="font-style: italic">&lt;clk_port&gt;</span> <span style="font-style: italic">&lt;number&gt;</span> <span style="font-style: italic">&lt;freq_units&gt;</span> &nbsp;[PAR_ADJ <span style="font-style: italic">&lt;par_adj_number&gt;</span>] [HOLD_MARGIN <span style="font-style: italic">&lt;time_spec&gt;</span>] [CLOCK_JITTER &lt;<span style="font-style: italic">time_spec&gt;</span>];</p><p id="ww1181041" class="Body"><span></span>where:</p><p id="ww1181042" class="Body"><span></span><span style="font-style: italic">&lt;clk_port&gt;</span> ::= Name of top level clock signal port.</p><p id="ww1181043" class="Body"><span></span><span style="font-style: italic">&lt;freq_units&gt;</span> ::= MHz | KHz<span class="GUI"> &nbsp;</span>(defaults to MHz) </p><p id="ww1181044" class="Body"><span></span><span style="font-style: italic">&lt;time_spec&gt;</span> ::= <span style="font-style: italic">&lt;number&gt;</span> <span style="font-style: italic">&lt;time_units&gt;</span>; (defaults to MHz) </p><p id="ww1181045" class="Body"><span></span><span style="font-style: italic">&lt;time_units&gt;</span> ::= ms, us, ns, ps, fs<span class="GUI"> </span>(defaults to ns) </p><p id="ww1181046" class="Body"><span></span><span style="font-style: italic">&lt;par_adj_number&gt;</span> ::= Float value for the PAR preference adjustment. This is an absolute value used to adjust the frequency. Defaults to 0.0.</p><p id="ww1282614" class="Body"><span></span>The PAR_ADJ keyword allows you to tighten requirements for placement and routing while preserving the requirements reported by the TRACE static timing analysis tool. The variance in required timing values used in PAR and TRACE allows you to experiment more efficiently with over-constraining your design to determine your best constraint settings for achieving the desired results.</p><div class="ww_skin_page_overflow"><table class="Note" cellspacing="0" summary=""><caption class="NoteTitle" style="caption-side: top"><div id="ww1282628" class="NoteTitle">Note</div></caption><tr><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: none; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: none; border-right-width: 0px; border-top-color: #E5E5E5; border-top-style: none; border-top-width: 1.0pt; padding-bottom: 0px; padding-left: 0px; padding-right: 0px; padding-top: 4px; vertical-align: top"><div id="ww1282630" class="CellBody"><span></span>In Diamond, the timing score reported in the PAR report is also based on the actual constraint and not on the PAR_ADJ value.</div></td></tr></table></div><p id="ww1181048" class="Body"><span></span>Constraints will always be tightened when PAR_ADJ is used, and only positive values can be used for this keyword. In addition, you can only use absolute values, not percentages. See the examples below for acceptable usage.</p><p id="ww1181049" class="Body"><span></span>The HOLD_MARGIN keyword allows you to specify a hold margin value per clock domain, in order to avoid possible hold time violations based on design constraints. A hold margin is a time allowance added to the hold time for a path that might be close to failing, as evidenced by timing analysis. Essentially, it allows you to over-constrain the design. When this keyword is present, TRACE will read the user-supplied hold time preferences and apply them to the timing analysis. TRACE will report any path as in violation that fails to meet both the path constraint and the required hold time margin. The hold margin time defaults to 0.0. </p><p id="ww1181050" class="Body"><span></span>For example, TRACE reports a given path with a 1 ps hold margin. It is very likely that a given hold time path that passes at 1 ps will fail on the actual silicon, so a margin is necessary. Prior versions of TRACE would automatically add in a guard band for hold times; however, with the current built-in min/max timing, you should set this margin manually. Generally, adding hold time margins is done with a fixed value such as 200 ps per clock domain. Some clock domains might require less or more of a margin. Hold time margins cannot be achieved by adjusting the fMAX.</p><p id="ww1312081" class="Body"><span></span>The CLOCK_JITTER keyword allows you to specify a peak-to-peak jitter value for the incoming clock and the system jitter affecting the clock port. CLOCK_JITTER is only available for a clock port.</p><h5 id="ww1181051" class="HeadingRunIn"><span></span>Using Wildcards</h5><p id="ww1243518" class="BodyAfterHead"><span></span>For the logical FREQUENCY preference, wildcard expressions are allowed for NETs. See <a href="../../User%20Guides/Constraints/using_wildcards_in_prefs.htm#ww1106806" title="Using Wildcard Expressions in Preferences">Using Wildcard Expressions in Preferences</a> for details about wildcard usage and range expansion.</p><h5 id="ww1236565" class="HeadingRunIn"><span></span>Examples</h5><p id="ww1236594" class="Body"><span></span>The following preference assigns a frequency of 100 MHz to a net named clk1:</p><div class="ww_skin_page_overflow"><table class="Code" cellspacing="0" summary=""><tr><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 1.0pt; padding-bottom: 4px; padding-left: 4px; padding-right: 4px; padding-top: 4px; vertical-align: top; width: 342pt"><pre id="ww1236599" class="Code">FREQUENCY NET "clk1" 100 MHz;</pre></td></tr></table></div><p id="ww1236775" class="Body"><span></span>The following preference assigns a global frequency preference:</p><div class="ww_skin_page_overflow"><table class="Code" cellspacing="0" summary=""><tr><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 1.0pt; padding-bottom: 4px; padding-left: 4px; padding-right: 4px; padding-top: 4px; vertical-align: top; width: 342pt"><pre id="ww1236774" class="Code">FREQUENCY 20 MHz;</pre></td></tr></table></div><p id="ww1236776" class="Body"><span></span>The following preference assigns an adjusted PAR value so that PAR and TRACE timing requirements vary and create the desired results for place-and-route and timing reporting. The keyword PAR_ADJ uses the simple addition formula of 250 + 25 = 275 MHz to direct PAR, while running TRACE on the 250 MHz. </p><div class="ww_skin_page_overflow"><table class="Code" cellspacing="0" summary=""><tr><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 1.0pt; padding-bottom: 4px; padding-left: 4px; padding-right: 4px; padding-top: 4px; vertical-align: top; width: 342pt"><pre id="ww1236783" class="Code">FREQUENCY NET "CLK1_c" 250.0 MHz PAR_ADJ 25 ;</pre></td></tr></table></div><p id="ww1236945" class="Body"><span></span>The following logical preference specifies a hold margin value for each clock domain. It directs that any data path for this preference must meet hold time requirement by at least 1 ns. Those paths that meet the hold time by less than 1 ns will fail in the TRACE report.</p><div class="ww_skin_page_overflow"><table class="Code" cellspacing="0" summary=""><tr><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 1.0pt; padding-bottom: 4px; padding-left: 4px; padding-right: 4px; padding-top: 4px; vertical-align: top; width: 342pt"><pre id="ww1236953" class="Code">FREQUENCY NET "RX_CLKA_CMOS_c" 100 MHz HOLD_MARGIN 1 ns;</pre></td></tr></table></div><p id="ww1313512" class="Body"><span></span>The following logical preference specifies a frequency of 100 MHz to a port named CLK and a clock jitter of 1 ns. The jitter will affect both the rising edge and falling edge timing analysis.</p><div class="ww_skin_page_overflow"><table class="Code" cellspacing="0" summary=""><tr><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 1.0pt; padding-bottom: 4px; padding-left: 4px; padding-right: 4px; padding-top: 4px; vertical-align: top; width: 342pt"><pre id="ww1313517" class="Code">FREQUENCY PORT "CLK" 100 MHz CLOCK_JITTER 1 ns ;</pre></td></tr></table></div><h5 id="ww1313526" class="HeadingRunIn"><span></span>See Also</h5><div id="ww1313530" class="Portal"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><a href="../../Reference%20Guides/Constraints%20Ref/SYSTEM_JITTER.htm#ww1392106" title="SYSTEM_JITTER">SYSTEM_JITTER</a></div><div id="ww1318531" class="Portal"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><a href="../../User%20Guides/Static%20Timing%20Analysis/trace_timing_analysis_options.htm#ww1073107" title="Setting TRACE Options">Setting TRACE Options</a></div></div><div id="page_dates"><div class="ww_skin_page_publish_date"></div></div><!-- Related Topics --><!--                --><footer><!-- Disqus --><!--        --><!-- Google Translation --><!--                    --><br /></footer></div></div><noscript><div id="noscript_warning">This site works best with JavaScript enabled</div></noscript></body></html>