Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun May 17 14:29:25 2020
| Host         : DESKTOP-KFTK1LL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file manageScene_timing_summary_routed.rpt -pb manageScene_timing_summary_routed.pb -rpx manageScene_timing_summary_routed.rpx -warn_on_violation
| Design       : manageScene
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 58 register/latch pins with no clock driven by root clock pin: ats/fdivTarget/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/genblk1[0].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/genblk1[10].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/genblk1[11].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/genblk1[12].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/genblk1[13].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/genblk1[14].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/genblk1[15].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/genblk1[16].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/genblk1[17].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/genblk1[1].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/genblk1[2].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/genblk1[3].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/genblk1[4].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/genblk1[5].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/genblk1[6].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/genblk1[7].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/genblk1[8].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/genblk1[9].fdiv/clkDiv_reg/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: ats/newpic_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: fdivTarget2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[0].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[10].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[11].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[12].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[13].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[14].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[15].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[16].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[17].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[18].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[19].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[1].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[20].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[21].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[22].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[23].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[24].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[25].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[26].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[27].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[2].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[3].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[4].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[5].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[6].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[7].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[8].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[9].fdiv2/clkDiv_reg/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: ls/fdivTarget/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ls/genblk1[0].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ls/genblk1[10].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ls/genblk1[11].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ls/genblk1[12].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ls/genblk1[13].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ls/genblk1[14].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ls/genblk1[15].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ls/genblk1[16].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ls/genblk1[17].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ls/genblk1[18].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ls/genblk1[19].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ls/genblk1[1].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ls/genblk1[20].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ls/genblk1[21].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ls/genblk1[22].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ls/genblk1[23].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ls/genblk1[24].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ls/genblk1[25].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ls/genblk1[2].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ls/genblk1[3].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ls/genblk1[4].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ls/genblk1[5].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ls/genblk1[6].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ls/genblk1[7].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ls/genblk1[8].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ls/genblk1[9].fdiv/clkDiv_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: vga_sync_unit/pixel_reg_reg[0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: vga_sync_unit/pixel_reg_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 258 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.416        0.000                      0                  244        0.135        0.000                      0                  244        4.500        0.000                       0                   122  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.416        0.000                      0                  244        0.135        0.000                      0                  244        4.500        0.000                       0                   122  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.416ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.135ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.416ns  (required time - arrival time)
  Source:                 ats/receiver_unit/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ats/receiver_unit/rxshiftreg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.308ns  (logic 1.014ns (23.536%)  route 3.294ns (76.464%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.554     5.075    ats/receiver_unit/clk_IBUF_BUFG
    SLICE_X42Y30         FDRE                                         r  ats/receiver_unit/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y30         FDRE (Prop_fdre_C_Q)         0.518     5.593 r  ats/receiver_unit/counter_reg[5]/Q
                         net (fo=2, routed)           0.808     6.401    ats/receiver_unit/counter_reg[5]
    SLICE_X43Y29         LUT6 (Prop_lut6_I0_O)        0.124     6.525 f  ats/receiver_unit/samplecounter[1]_i_4/O
                         net (fo=1, routed)           0.403     6.928    ats/receiver_unit/samplecounter[1]_i_4_n_0
    SLICE_X43Y31         LUT6 (Prop_lut6_I1_O)        0.124     7.052 f  ats/receiver_unit/samplecounter[1]_i_3/O
                         net (fo=1, routed)           0.264     7.316    ats/receiver_unit/samplecounter[1]_i_3_n_0
    SLICE_X43Y31         LUT4 (Prop_lut4_I1_O)        0.124     7.440 r  ats/receiver_unit/samplecounter[1]_i_2/O
                         net (fo=20, routed)          1.175     8.615    ats/receiver_unit/counter[0]_i_1_n_0
    SLICE_X44Y34         LUT2 (Prop_lut2_I1_O)        0.124     8.739 r  ats/receiver_unit/rxshiftreg[9]_i_1/O
                         net (fo=9, routed)           0.644     9.384    ats/receiver_unit/rxshiftreg_0
    SLICE_X39Y34         FDRE                                         r  ats/receiver_unit/rxshiftreg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.439    14.780    ats/receiver_unit/clk_IBUF_BUFG
    SLICE_X39Y34         FDRE                                         r  ats/receiver_unit/rxshiftreg_reg[1]/C
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X39Y34         FDRE (Setup_fdre_C_CE)      -0.205    14.800    ats/receiver_unit/rxshiftreg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.800    
                         arrival time                          -9.384    
  -------------------------------------------------------------------
                         slack                                  5.416    

Slack (MET) :             5.416ns  (required time - arrival time)
  Source:                 ats/receiver_unit/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ats/receiver_unit/rxshiftreg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.308ns  (logic 1.014ns (23.536%)  route 3.294ns (76.464%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.554     5.075    ats/receiver_unit/clk_IBUF_BUFG
    SLICE_X42Y30         FDRE                                         r  ats/receiver_unit/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y30         FDRE (Prop_fdre_C_Q)         0.518     5.593 r  ats/receiver_unit/counter_reg[5]/Q
                         net (fo=2, routed)           0.808     6.401    ats/receiver_unit/counter_reg[5]
    SLICE_X43Y29         LUT6 (Prop_lut6_I0_O)        0.124     6.525 f  ats/receiver_unit/samplecounter[1]_i_4/O
                         net (fo=1, routed)           0.403     6.928    ats/receiver_unit/samplecounter[1]_i_4_n_0
    SLICE_X43Y31         LUT6 (Prop_lut6_I1_O)        0.124     7.052 f  ats/receiver_unit/samplecounter[1]_i_3/O
                         net (fo=1, routed)           0.264     7.316    ats/receiver_unit/samplecounter[1]_i_3_n_0
    SLICE_X43Y31         LUT4 (Prop_lut4_I1_O)        0.124     7.440 r  ats/receiver_unit/samplecounter[1]_i_2/O
                         net (fo=20, routed)          1.175     8.615    ats/receiver_unit/counter[0]_i_1_n_0
    SLICE_X44Y34         LUT2 (Prop_lut2_I1_O)        0.124     8.739 r  ats/receiver_unit/rxshiftreg[9]_i_1/O
                         net (fo=9, routed)           0.644     9.384    ats/receiver_unit/rxshiftreg_0
    SLICE_X39Y34         FDRE                                         r  ats/receiver_unit/rxshiftreg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.439    14.780    ats/receiver_unit/clk_IBUF_BUFG
    SLICE_X39Y34         FDRE                                         r  ats/receiver_unit/rxshiftreg_reg[2]/C
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X39Y34         FDRE (Setup_fdre_C_CE)      -0.205    14.800    ats/receiver_unit/rxshiftreg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.800    
                         arrival time                          -9.384    
  -------------------------------------------------------------------
                         slack                                  5.416    

Slack (MET) :             5.416ns  (required time - arrival time)
  Source:                 ats/receiver_unit/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ats/receiver_unit/rxshiftreg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.308ns  (logic 1.014ns (23.536%)  route 3.294ns (76.464%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.554     5.075    ats/receiver_unit/clk_IBUF_BUFG
    SLICE_X42Y30         FDRE                                         r  ats/receiver_unit/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y30         FDRE (Prop_fdre_C_Q)         0.518     5.593 r  ats/receiver_unit/counter_reg[5]/Q
                         net (fo=2, routed)           0.808     6.401    ats/receiver_unit/counter_reg[5]
    SLICE_X43Y29         LUT6 (Prop_lut6_I0_O)        0.124     6.525 f  ats/receiver_unit/samplecounter[1]_i_4/O
                         net (fo=1, routed)           0.403     6.928    ats/receiver_unit/samplecounter[1]_i_4_n_0
    SLICE_X43Y31         LUT6 (Prop_lut6_I1_O)        0.124     7.052 f  ats/receiver_unit/samplecounter[1]_i_3/O
                         net (fo=1, routed)           0.264     7.316    ats/receiver_unit/samplecounter[1]_i_3_n_0
    SLICE_X43Y31         LUT4 (Prop_lut4_I1_O)        0.124     7.440 r  ats/receiver_unit/samplecounter[1]_i_2/O
                         net (fo=20, routed)          1.175     8.615    ats/receiver_unit/counter[0]_i_1_n_0
    SLICE_X44Y34         LUT2 (Prop_lut2_I1_O)        0.124     8.739 r  ats/receiver_unit/rxshiftreg[9]_i_1/O
                         net (fo=9, routed)           0.644     9.384    ats/receiver_unit/rxshiftreg_0
    SLICE_X39Y34         FDRE                                         r  ats/receiver_unit/rxshiftreg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.439    14.780    ats/receiver_unit/clk_IBUF_BUFG
    SLICE_X39Y34         FDRE                                         r  ats/receiver_unit/rxshiftreg_reg[3]/C
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X39Y34         FDRE (Setup_fdre_C_CE)      -0.205    14.800    ats/receiver_unit/rxshiftreg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.800    
                         arrival time                          -9.384    
  -------------------------------------------------------------------
                         slack                                  5.416    

Slack (MET) :             5.416ns  (required time - arrival time)
  Source:                 ats/receiver_unit/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ats/receiver_unit/rxshiftreg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.308ns  (logic 1.014ns (23.536%)  route 3.294ns (76.464%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.554     5.075    ats/receiver_unit/clk_IBUF_BUFG
    SLICE_X42Y30         FDRE                                         r  ats/receiver_unit/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y30         FDRE (Prop_fdre_C_Q)         0.518     5.593 r  ats/receiver_unit/counter_reg[5]/Q
                         net (fo=2, routed)           0.808     6.401    ats/receiver_unit/counter_reg[5]
    SLICE_X43Y29         LUT6 (Prop_lut6_I0_O)        0.124     6.525 f  ats/receiver_unit/samplecounter[1]_i_4/O
                         net (fo=1, routed)           0.403     6.928    ats/receiver_unit/samplecounter[1]_i_4_n_0
    SLICE_X43Y31         LUT6 (Prop_lut6_I1_O)        0.124     7.052 f  ats/receiver_unit/samplecounter[1]_i_3/O
                         net (fo=1, routed)           0.264     7.316    ats/receiver_unit/samplecounter[1]_i_3_n_0
    SLICE_X43Y31         LUT4 (Prop_lut4_I1_O)        0.124     7.440 r  ats/receiver_unit/samplecounter[1]_i_2/O
                         net (fo=20, routed)          1.175     8.615    ats/receiver_unit/counter[0]_i_1_n_0
    SLICE_X44Y34         LUT2 (Prop_lut2_I1_O)        0.124     8.739 r  ats/receiver_unit/rxshiftreg[9]_i_1/O
                         net (fo=9, routed)           0.644     9.384    ats/receiver_unit/rxshiftreg_0
    SLICE_X39Y34         FDRE                                         r  ats/receiver_unit/rxshiftreg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.439    14.780    ats/receiver_unit/clk_IBUF_BUFG
    SLICE_X39Y34         FDRE                                         r  ats/receiver_unit/rxshiftreg_reg[4]/C
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X39Y34         FDRE (Setup_fdre_C_CE)      -0.205    14.800    ats/receiver_unit/rxshiftreg_reg[4]
  -------------------------------------------------------------------
                         required time                         14.800    
                         arrival time                          -9.384    
  -------------------------------------------------------------------
                         slack                                  5.416    

Slack (MET) :             5.452ns  (required time - arrival time)
  Source:                 ats/receiver_unit/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ats/receiver_unit/rxshiftreg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.308ns  (logic 1.014ns (23.536%)  route 3.294ns (76.464%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.554     5.075    ats/receiver_unit/clk_IBUF_BUFG
    SLICE_X42Y30         FDRE                                         r  ats/receiver_unit/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y30         FDRE (Prop_fdre_C_Q)         0.518     5.593 r  ats/receiver_unit/counter_reg[5]/Q
                         net (fo=2, routed)           0.808     6.401    ats/receiver_unit/counter_reg[5]
    SLICE_X43Y29         LUT6 (Prop_lut6_I0_O)        0.124     6.525 f  ats/receiver_unit/samplecounter[1]_i_4/O
                         net (fo=1, routed)           0.403     6.928    ats/receiver_unit/samplecounter[1]_i_4_n_0
    SLICE_X43Y31         LUT6 (Prop_lut6_I1_O)        0.124     7.052 f  ats/receiver_unit/samplecounter[1]_i_3/O
                         net (fo=1, routed)           0.264     7.316    ats/receiver_unit/samplecounter[1]_i_3_n_0
    SLICE_X43Y31         LUT4 (Prop_lut4_I1_O)        0.124     7.440 r  ats/receiver_unit/samplecounter[1]_i_2/O
                         net (fo=20, routed)          1.175     8.615    ats/receiver_unit/counter[0]_i_1_n_0
    SLICE_X44Y34         LUT2 (Prop_lut2_I1_O)        0.124     8.739 r  ats/receiver_unit/rxshiftreg[9]_i_1/O
                         net (fo=9, routed)           0.644     9.384    ats/receiver_unit/rxshiftreg_0
    SLICE_X38Y34         FDRE                                         r  ats/receiver_unit/rxshiftreg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.439    14.780    ats/receiver_unit/clk_IBUF_BUFG
    SLICE_X38Y34         FDRE                                         r  ats/receiver_unit/rxshiftreg_reg[5]/C
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X38Y34         FDRE (Setup_fdre_C_CE)      -0.169    14.836    ats/receiver_unit/rxshiftreg_reg[5]
  -------------------------------------------------------------------
                         required time                         14.836    
                         arrival time                          -9.384    
  -------------------------------------------------------------------
                         slack                                  5.452    

Slack (MET) :             5.452ns  (required time - arrival time)
  Source:                 ats/receiver_unit/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ats/receiver_unit/rxshiftreg_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.308ns  (logic 1.014ns (23.536%)  route 3.294ns (76.464%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.554     5.075    ats/receiver_unit/clk_IBUF_BUFG
    SLICE_X42Y30         FDRE                                         r  ats/receiver_unit/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y30         FDRE (Prop_fdre_C_Q)         0.518     5.593 r  ats/receiver_unit/counter_reg[5]/Q
                         net (fo=2, routed)           0.808     6.401    ats/receiver_unit/counter_reg[5]
    SLICE_X43Y29         LUT6 (Prop_lut6_I0_O)        0.124     6.525 f  ats/receiver_unit/samplecounter[1]_i_4/O
                         net (fo=1, routed)           0.403     6.928    ats/receiver_unit/samplecounter[1]_i_4_n_0
    SLICE_X43Y31         LUT6 (Prop_lut6_I1_O)        0.124     7.052 f  ats/receiver_unit/samplecounter[1]_i_3/O
                         net (fo=1, routed)           0.264     7.316    ats/receiver_unit/samplecounter[1]_i_3_n_0
    SLICE_X43Y31         LUT4 (Prop_lut4_I1_O)        0.124     7.440 r  ats/receiver_unit/samplecounter[1]_i_2/O
                         net (fo=20, routed)          1.175     8.615    ats/receiver_unit/counter[0]_i_1_n_0
    SLICE_X44Y34         LUT2 (Prop_lut2_I1_O)        0.124     8.739 r  ats/receiver_unit/rxshiftreg[9]_i_1/O
                         net (fo=9, routed)           0.644     9.384    ats/receiver_unit/rxshiftreg_0
    SLICE_X38Y34         FDRE                                         r  ats/receiver_unit/rxshiftreg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.439    14.780    ats/receiver_unit/clk_IBUF_BUFG
    SLICE_X38Y34         FDRE                                         r  ats/receiver_unit/rxshiftreg_reg[6]/C
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X38Y34         FDRE (Setup_fdre_C_CE)      -0.169    14.836    ats/receiver_unit/rxshiftreg_reg[6]
  -------------------------------------------------------------------
                         required time                         14.836    
                         arrival time                          -9.384    
  -------------------------------------------------------------------
                         slack                                  5.452    

Slack (MET) :             5.452ns  (required time - arrival time)
  Source:                 ats/receiver_unit/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ats/receiver_unit/rxshiftreg_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.308ns  (logic 1.014ns (23.536%)  route 3.294ns (76.464%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.554     5.075    ats/receiver_unit/clk_IBUF_BUFG
    SLICE_X42Y30         FDRE                                         r  ats/receiver_unit/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y30         FDRE (Prop_fdre_C_Q)         0.518     5.593 r  ats/receiver_unit/counter_reg[5]/Q
                         net (fo=2, routed)           0.808     6.401    ats/receiver_unit/counter_reg[5]
    SLICE_X43Y29         LUT6 (Prop_lut6_I0_O)        0.124     6.525 f  ats/receiver_unit/samplecounter[1]_i_4/O
                         net (fo=1, routed)           0.403     6.928    ats/receiver_unit/samplecounter[1]_i_4_n_0
    SLICE_X43Y31         LUT6 (Prop_lut6_I1_O)        0.124     7.052 f  ats/receiver_unit/samplecounter[1]_i_3/O
                         net (fo=1, routed)           0.264     7.316    ats/receiver_unit/samplecounter[1]_i_3_n_0
    SLICE_X43Y31         LUT4 (Prop_lut4_I1_O)        0.124     7.440 r  ats/receiver_unit/samplecounter[1]_i_2/O
                         net (fo=20, routed)          1.175     8.615    ats/receiver_unit/counter[0]_i_1_n_0
    SLICE_X44Y34         LUT2 (Prop_lut2_I1_O)        0.124     8.739 r  ats/receiver_unit/rxshiftreg[9]_i_1/O
                         net (fo=9, routed)           0.644     9.384    ats/receiver_unit/rxshiftreg_0
    SLICE_X38Y34         FDRE                                         r  ats/receiver_unit/rxshiftreg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.439    14.780    ats/receiver_unit/clk_IBUF_BUFG
    SLICE_X38Y34         FDRE                                         r  ats/receiver_unit/rxshiftreg_reg[7]/C
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X38Y34         FDRE (Setup_fdre_C_CE)      -0.169    14.836    ats/receiver_unit/rxshiftreg_reg[7]
  -------------------------------------------------------------------
                         required time                         14.836    
                         arrival time                          -9.384    
  -------------------------------------------------------------------
                         slack                                  5.452    

Slack (MET) :             5.452ns  (required time - arrival time)
  Source:                 ats/receiver_unit/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ats/receiver_unit/rxshiftreg_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.308ns  (logic 1.014ns (23.536%)  route 3.294ns (76.464%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.554     5.075    ats/receiver_unit/clk_IBUF_BUFG
    SLICE_X42Y30         FDRE                                         r  ats/receiver_unit/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y30         FDRE (Prop_fdre_C_Q)         0.518     5.593 r  ats/receiver_unit/counter_reg[5]/Q
                         net (fo=2, routed)           0.808     6.401    ats/receiver_unit/counter_reg[5]
    SLICE_X43Y29         LUT6 (Prop_lut6_I0_O)        0.124     6.525 f  ats/receiver_unit/samplecounter[1]_i_4/O
                         net (fo=1, routed)           0.403     6.928    ats/receiver_unit/samplecounter[1]_i_4_n_0
    SLICE_X43Y31         LUT6 (Prop_lut6_I1_O)        0.124     7.052 f  ats/receiver_unit/samplecounter[1]_i_3/O
                         net (fo=1, routed)           0.264     7.316    ats/receiver_unit/samplecounter[1]_i_3_n_0
    SLICE_X43Y31         LUT4 (Prop_lut4_I1_O)        0.124     7.440 r  ats/receiver_unit/samplecounter[1]_i_2/O
                         net (fo=20, routed)          1.175     8.615    ats/receiver_unit/counter[0]_i_1_n_0
    SLICE_X44Y34         LUT2 (Prop_lut2_I1_O)        0.124     8.739 r  ats/receiver_unit/rxshiftreg[9]_i_1/O
                         net (fo=9, routed)           0.644     9.384    ats/receiver_unit/rxshiftreg_0
    SLICE_X38Y34         FDRE                                         r  ats/receiver_unit/rxshiftreg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.439    14.780    ats/receiver_unit/clk_IBUF_BUFG
    SLICE_X38Y34         FDRE                                         r  ats/receiver_unit/rxshiftreg_reg[8]/C
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X38Y34         FDRE (Setup_fdre_C_CE)      -0.169    14.836    ats/receiver_unit/rxshiftreg_reg[8]
  -------------------------------------------------------------------
                         required time                         14.836    
                         arrival time                          -9.384    
  -------------------------------------------------------------------
                         slack                                  5.452    

Slack (MET) :             5.452ns  (required time - arrival time)
  Source:                 ats/receiver_unit/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ats/receiver_unit/rxshiftreg_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.308ns  (logic 1.014ns (23.536%)  route 3.294ns (76.464%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.554     5.075    ats/receiver_unit/clk_IBUF_BUFG
    SLICE_X42Y30         FDRE                                         r  ats/receiver_unit/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y30         FDRE (Prop_fdre_C_Q)         0.518     5.593 r  ats/receiver_unit/counter_reg[5]/Q
                         net (fo=2, routed)           0.808     6.401    ats/receiver_unit/counter_reg[5]
    SLICE_X43Y29         LUT6 (Prop_lut6_I0_O)        0.124     6.525 f  ats/receiver_unit/samplecounter[1]_i_4/O
                         net (fo=1, routed)           0.403     6.928    ats/receiver_unit/samplecounter[1]_i_4_n_0
    SLICE_X43Y31         LUT6 (Prop_lut6_I1_O)        0.124     7.052 f  ats/receiver_unit/samplecounter[1]_i_3/O
                         net (fo=1, routed)           0.264     7.316    ats/receiver_unit/samplecounter[1]_i_3_n_0
    SLICE_X43Y31         LUT4 (Prop_lut4_I1_O)        0.124     7.440 r  ats/receiver_unit/samplecounter[1]_i_2/O
                         net (fo=20, routed)          1.175     8.615    ats/receiver_unit/counter[0]_i_1_n_0
    SLICE_X44Y34         LUT2 (Prop_lut2_I1_O)        0.124     8.739 r  ats/receiver_unit/rxshiftreg[9]_i_1/O
                         net (fo=9, routed)           0.644     9.384    ats/receiver_unit/rxshiftreg_0
    SLICE_X38Y34         FDRE                                         r  ats/receiver_unit/rxshiftreg_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.439    14.780    ats/receiver_unit/clk_IBUF_BUFG
    SLICE_X38Y34         FDRE                                         r  ats/receiver_unit/rxshiftreg_reg[9]/C
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X38Y34         FDRE (Setup_fdre_C_CE)      -0.169    14.836    ats/receiver_unit/rxshiftreg_reg[9]
  -------------------------------------------------------------------
                         required time                         14.836    
                         arrival time                          -9.384    
  -------------------------------------------------------------------
                         slack                                  5.452    

Slack (MET) :             5.478ns  (required time - arrival time)
  Source:                 vga_sync_unit/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/v_count_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.178ns  (logic 1.091ns (26.114%)  route 3.087ns (73.886%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.562     5.083    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X28Y12         FDRE                                         r  vga_sync_unit/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y12         FDRE (Prop_fdre_C_Q)         0.456     5.539 r  vga_sync_unit/v_count_reg_reg[1]/Q
                         net (fo=31, routed)          1.302     6.841    vga_sync_unit/v_count_reg_reg[9]_0[1]
    SLICE_X29Y15         LUT2 (Prop_lut2_I0_O)        0.154     6.995 r  vga_sync_unit/vsync_reg_i_4/O
                         net (fo=2, routed)           0.451     7.446    vga_sync_unit/vsync_reg_i_4_n_0
    SLICE_X29Y16         LUT6 (Prop_lut6_I1_O)        0.327     7.773 f  vga_sync_unit/v_count_reg[9]_i_5/O
                         net (fo=2, routed)           0.810     8.583    vga_sync_unit/v_count_reg[9]_i_5_n_0
    SLICE_X31Y16         LUT5 (Prop_lut5_I4_O)        0.154     8.737 r  vga_sync_unit/v_count_reg[9]_i_2/O
                         net (fo=1, routed)           0.524     9.261    vga_sync_unit/v_count_reg[9]_i_2_n_0
    SLICE_X31Y16         FDRE                                         r  vga_sync_unit/v_count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.438    14.779    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X31Y16         FDRE                                         r  vga_sync_unit/v_count_reg_reg[9]/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X31Y16         FDRE (Setup_fdre_C_D)       -0.265    14.739    vga_sync_unit/v_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         14.739    
                         arrival time                          -9.261    
  -------------------------------------------------------------------
                         slack                                  5.478    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 ats/nolabel_line56/rightshiftreg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ats/nolabel_line56/rightshiftreg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.190ns (68.075%)  route 0.089ns (31.925%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.559     1.442    ats/nolabel_line56/clk_IBUF_BUFG
    SLICE_X39Y36         FDRE                                         r  ats/nolabel_line56/rightshiftreg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y36         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  ats/nolabel_line56/rightshiftreg_reg[8]/Q
                         net (fo=1, routed)           0.089     1.672    ats/nolabel_line56/rightshiftreg_reg_n_0_[8]
    SLICE_X38Y36         LUT3 (Prop_lut3_I0_O)        0.049     1.721 r  ats/nolabel_line56/rightshiftreg[7]_i_1/O
                         net (fo=1, routed)           0.000     1.721    ats/nolabel_line56/rightshiftreg[7]_i_1_n_0
    SLICE_X38Y36         FDRE                                         r  ats/nolabel_line56/rightshiftreg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.827     1.954    ats/nolabel_line56/clk_IBUF_BUFG
    SLICE_X38Y36         FDRE                                         r  ats/nolabel_line56/rightshiftreg_reg[7]/C
                         clock pessimism             -0.499     1.455    
    SLICE_X38Y36         FDRE (Hold_fdre_C_D)         0.131     1.586    ats/nolabel_line56/rightshiftreg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.721    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 ats/nolabel_line56/rightshiftreg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ats/nolabel_line56/rightshiftreg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.189ns (56.054%)  route 0.148ns (43.946%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.559     1.442    ats/nolabel_line56/clk_IBUF_BUFG
    SLICE_X39Y36         FDRE                                         r  ats/nolabel_line56/rightshiftreg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y36         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  ats/nolabel_line56/rightshiftreg_reg[6]/Q
                         net (fo=1, routed)           0.148     1.731    ats/nolabel_line56/rightshiftreg_reg_n_0_[6]
    SLICE_X38Y36         LUT3 (Prop_lut3_I0_O)        0.048     1.779 r  ats/nolabel_line56/rightshiftreg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.779    ats/nolabel_line56/rightshiftreg[5]_i_1_n_0
    SLICE_X38Y36         FDRE                                         r  ats/nolabel_line56/rightshiftreg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.827     1.954    ats/nolabel_line56/clk_IBUF_BUFG
    SLICE_X38Y36         FDRE                                         r  ats/nolabel_line56/rightshiftreg_reg[5]/C
                         clock pessimism             -0.499     1.455    
    SLICE_X38Y36         FDRE (Hold_fdre_C_D)         0.131     1.586    ats/nolabel_line56/rightshiftreg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 ats/TxData_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ats/nolabel_line56/rightshiftreg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.209ns (59.346%)  route 0.143ns (40.654%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.559     1.442    ats/clk_IBUF_BUFG
    SLICE_X38Y35         FDRE                                         r  ats/TxData_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y35         FDRE (Prop_fdre_C_Q)         0.164     1.606 r  ats/TxData_reg[0]/Q
                         net (fo=1, routed)           0.143     1.749    ats/nolabel_line56/Q[0]
    SLICE_X38Y36         LUT3 (Prop_lut3_I2_O)        0.045     1.794 r  ats/nolabel_line56/rightshiftreg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.794    ats/nolabel_line56/rightshiftreg[1]_i_1_n_0
    SLICE_X38Y36         FDRE                                         r  ats/nolabel_line56/rightshiftreg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.827     1.954    ats/nolabel_line56/clk_IBUF_BUFG
    SLICE_X38Y36         FDRE                                         r  ats/nolabel_line56/rightshiftreg_reg[1]/C
                         clock pessimism             -0.497     1.457    
    SLICE_X38Y36         FDRE (Hold_fdre_C_D)         0.120     1.577    ats/nolabel_line56/rightshiftreg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 ats/receiver_unit/rxshiftreg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ats/TxData_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.189ns (50.753%)  route 0.183ns (49.247%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.559     1.442    ats/receiver_unit/clk_IBUF_BUFG
    SLICE_X39Y34         FDRE                                         r  ats/receiver_unit/rxshiftreg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y34         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  ats/receiver_unit/rxshiftreg_reg[2]/Q
                         net (fo=9, routed)           0.183     1.767    ats/receiver_unit/RxData[1]
    SLICE_X38Y35         LUT3 (Prop_lut3_I2_O)        0.048     1.815 r  ats/receiver_unit/TxData[1]_i_1/O
                         net (fo=1, routed)           0.000     1.815    ats/receiver_unit_n_3
    SLICE_X38Y35         FDRE                                         r  ats/TxData_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.827     1.954    ats/clk_IBUF_BUFG
    SLICE_X38Y35         FDRE                                         r  ats/TxData_reg[1]/C
                         clock pessimism             -0.497     1.457    
    SLICE_X38Y35         FDRE (Hold_fdre_C_D)         0.131     1.588    ats/TxData_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 ats/receiver_unit/rxshiftreg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ats/TxData_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.189ns (50.214%)  route 0.187ns (49.786%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.559     1.442    ats/receiver_unit/clk_IBUF_BUFG
    SLICE_X39Y34         FDRE                                         r  ats/receiver_unit/rxshiftreg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y34         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  ats/receiver_unit/rxshiftreg_reg[2]/Q
                         net (fo=9, routed)           0.187     1.771    ats/receiver_unit/RxData[1]
    SLICE_X38Y35         LUT5 (Prop_lut5_I3_O)        0.048     1.819 r  ats/receiver_unit/TxData[6]_i_2/O
                         net (fo=1, routed)           0.000     1.819    ats/receiver_unit_n_1
    SLICE_X38Y35         FDRE                                         r  ats/TxData_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.827     1.954    ats/clk_IBUF_BUFG
    SLICE_X38Y35         FDRE                                         r  ats/TxData_reg[6]/C
                         clock pessimism             -0.497     1.457    
    SLICE_X38Y35         FDRE (Hold_fdre_C_D)         0.131     1.588    ats/TxData_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 ats/receiver_unit/rxshiftreg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ats/TxData_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.354%)  route 0.183ns (49.646%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.559     1.442    ats/receiver_unit/clk_IBUF_BUFG
    SLICE_X39Y34         FDRE                                         r  ats/receiver_unit/rxshiftreg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y34         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  ats/receiver_unit/rxshiftreg_reg[2]/Q
                         net (fo=9, routed)           0.183     1.767    ats/receiver_unit/RxData[1]
    SLICE_X38Y35         LUT4 (Prop_lut4_I2_O)        0.045     1.812 r  ats/receiver_unit/TxData[0]_i_1/O
                         net (fo=1, routed)           0.000     1.812    ats/receiver_unit_n_4
    SLICE_X38Y35         FDRE                                         r  ats/TxData_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.827     1.954    ats/clk_IBUF_BUFG
    SLICE_X38Y35         FDRE                                         r  ats/TxData_reg[0]/C
                         clock pessimism             -0.497     1.457    
    SLICE_X38Y35         FDRE (Hold_fdre_C_D)         0.120     1.577    ats/TxData_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 ats/receiver_unit/rxshiftreg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ats/TxData_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.814%)  route 0.187ns (50.186%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.559     1.442    ats/receiver_unit/clk_IBUF_BUFG
    SLICE_X39Y34         FDRE                                         r  ats/receiver_unit/rxshiftreg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y34         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  ats/receiver_unit/rxshiftreg_reg[2]/Q
                         net (fo=9, routed)           0.187     1.771    ats/receiver_unit/RxData[1]
    SLICE_X38Y35         LUT5 (Prop_lut5_I3_O)        0.045     1.816 r  ats/receiver_unit/TxData[2]_i_1/O
                         net (fo=1, routed)           0.000     1.816    ats/receiver_unit_n_2
    SLICE_X38Y35         FDRE                                         r  ats/TxData_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.827     1.954    ats/clk_IBUF_BUFG
    SLICE_X38Y35         FDRE                                         r  ats/TxData_reg[2]/C
                         clock pessimism             -0.497     1.457    
    SLICE_X38Y35         FDRE (Hold_fdre_C_D)         0.121     1.578    ats/TxData_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 ats/nolabel_line56/rightshiftreg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ats/nolabel_line56/rightshiftreg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.148ns (55.273%)  route 0.120ns (44.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.559     1.442    ats/nolabel_line56/clk_IBUF_BUFG
    SLICE_X38Y36         FDRE                                         r  ats/nolabel_line56/rightshiftreg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y36         FDRE (Prop_fdre_C_Q)         0.148     1.590 r  ats/nolabel_line56/rightshiftreg_reg[5]/Q
                         net (fo=1, routed)           0.120     1.710    ats/nolabel_line56/rightshiftreg_reg_n_0_[5]
    SLICE_X39Y36         FDRE                                         r  ats/nolabel_line56/rightshiftreg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.827     1.954    ats/nolabel_line56/clk_IBUF_BUFG
    SLICE_X39Y36         FDRE                                         r  ats/nolabel_line56/rightshiftreg_reg[4]/C
                         clock pessimism             -0.499     1.455    
    SLICE_X39Y36         FDRE (Hold_fdre_C_D)         0.012     1.467    ats/nolabel_line56/rightshiftreg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.467    
                         arrival time                           1.710    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 vga_sync_unit/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/h_count_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.186ns (46.569%)  route 0.213ns (53.431%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.559     1.442    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X28Y15         FDRE                                         r  vga_sync_unit/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y15         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  vga_sync_unit/h_count_reg_reg[5]/Q
                         net (fo=34, routed)          0.213     1.797    vga_sync_unit/Q[5]
    SLICE_X30Y15         LUT6 (Prop_lut6_I0_O)        0.045     1.842 r  vga_sync_unit/h_count_reg[9]_i_2/O
                         net (fo=1, routed)           0.000     1.842    vga_sync_unit/h_count_reg[9]_i_2_n_0
    SLICE_X30Y15         FDRE                                         r  vga_sync_unit/h_count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.826     1.953    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X30Y15         FDRE                                         r  vga_sync_unit/h_count_reg_reg[9]/C
                         clock pessimism             -0.478     1.475    
    SLICE_X30Y15         FDRE (Hold_fdre_C_D)         0.121     1.596    vga_sync_unit/h_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 ats/receiver_unit/samplecounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ats/receiver_unit/inc_bitcounter_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.229ns (64.178%)  route 0.128ns (35.822%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.560     1.443    ats/receiver_unit/clk_IBUF_BUFG
    SLICE_X45Y34         FDRE                                         r  ats/receiver_unit/samplecounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y34         FDRE (Prop_fdre_C_Q)         0.128     1.571 r  ats/receiver_unit/samplecounter_reg[1]/Q
                         net (fo=6, routed)           0.128     1.699    ats/receiver_unit/samplecounter[1]
    SLICE_X45Y34         LUT3 (Prop_lut3_I0_O)        0.101     1.800 r  ats/receiver_unit/inc_bitcounter_i_1/O
                         net (fo=1, routed)           0.000     1.800    ats/receiver_unit/inc_bitcounter_i_1_n_0
    SLICE_X45Y34         FDRE                                         r  ats/receiver_unit/inc_bitcounter_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.828     1.955    ats/receiver_unit/clk_IBUF_BUFG
    SLICE_X45Y34         FDRE                                         r  ats/receiver_unit/inc_bitcounter_reg/C
                         clock pessimism             -0.512     1.443    
    SLICE_X45Y34         FDRE (Hold_fdre_C_D)         0.107     1.550    ats/receiver_unit/inc_bitcounter_reg
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.250    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y35   ats/TxData_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y35   ats/TxData_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y35   ats/TxData_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y35   ats/TxData_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y34   ats/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y36   ats/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y36   ats/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y37   ats/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y37   ats/counter_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y44   ls/genblk1[0].fdiv/clkDiv_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y27   genblk1[0].fdiv2/clkDiv_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y44   ls/genblk1[0].fdiv/clkDiv_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y10   vga_sync_unit/h_count_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y10   vga_sync_unit/h_count_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y30   ats/receiver_unit/counter_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y30   ats/receiver_unit/counter_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y30   ats/receiver_unit/counter_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y30   ats/receiver_unit/counter_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y36   ats/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y35   ats/TxData_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y35   ats/TxData_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y35   ats/TxData_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y35   ats/TxData_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y34   ats/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y36   ats/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y36   ats/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y37   ats/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y37   ats/counter_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y37   ats/counter_reg[14]/C



