def scalacOpts =
  "-deprecation",
  "-feature",
  "-unchecked",
  "-language:reflectiveCalls",
  "-Xsource:2.11",
  Nil

global def ioFPGAScalaModule =
  def scalaVersion = rocketchipScalaModule.getScalaModuleScalaVersion
  makeScalaModule "io-fpga" here scalaVersion
  | setScalaModuleSourceDirs ("src", Nil)
  | setScalaModuleResourceDirs ("resources", Nil)
  | setScalaModuleDeps (
    nvdlaScalaModule,
    fpgaShellsScalaModule,
    sifiveBlocksScalaModule,
    rocketchipScalaModule,
    Nil
  )
  | setScalaModuleScalacOptions ("-Xsource:2.11", Nil)

global def ioFPGAVCU118DUTPlan =
  def name = "ioFPGAVCU118"
  def testharness = "sifive.fpgashells.shell.xilinx.VCU118Shell"
  def configs =
    "sifive.freedom.unleashed.IOFPGAConfig",
    "sifive.freedom.unleashed.With200MHz",
    Nil
  makeRocketChipDUTPlan name ioFPGAScalaModule testharness ""
  | setRocketChipDUTPlanConfigs configs

global def nvdlaLargeScalaBlock =
  def scalaModule = nvdlaScalaModule
  def config = "sifive.freedom.unleashed.WithNVDLALarge"
  makeScalaBlock scalaModule config

global def nvdlaSmallScalaBlock =
  def config = "sifive.freedom.unleashed.WithNVDLASmall"
  nvdlaLargeScalaBlock
  | setScalaBlockConfig config

global def ioFPGAVCU118WithNVDLALargeDUTPlan =
  def name = "ioFPGAVCU118WithNVDLALarge"
  ioFPGAVCU118DUTPlan
  | setRocketChipDUTPlanName name
  | addRocketChipDUTPlanScalaBlock nvdlaLargeScalaBlock

publish vivadoVsrcHooks =
  def makeHook file _ = source file, Nil
  makeBlackBoxHook "AsyncResetReg" "rocket-chip/src/main/resources/vsrc/AsyncResetReg.v".makeHook,
  makeBlackBoxHook "plusarg_reader" "rocket-chip/src/main/resources/vsrc/plusarg_reader.v".makeHook,
  makeBlackBoxHook "PowerOnResetFPGAOnly" "fpga-shells/xilinx/common/vsrc/PowerOnResetFPGAOnly.v".makeHook,
  makeBlackBoxHook "SRLatch" "sifive-blocks/vsrc/SRLatch.v".makeHook,
  Nil

publish vivadoVsrcHooks =
  def name = "nvdla_large"
  def nvdlaSources _ =
    source "block-nvdla-sifive/vsrc/defines/defs.v",
    source "block-nvdla-sifive/vsrc/large/vmod/vlibs/CKLNQD12.v",
    source "block-nvdla-sifive/vsrc/large/vmod/vlibs/HLS_cdp_icvt.v",
    source "block-nvdla-sifive/vsrc/large/vmod/vlibs/HLS_cdp_ocvt.v",
    source "block-nvdla-sifive/vsrc/large/vmod/vlibs/MUX2D4.v",
    source "block-nvdla-sifive/vsrc/large/vmod/vlibs/MUX2HDD2.v",
    source "block-nvdla-sifive/vsrc/large/vmod/vlibs/NV_BLKBOX_SINK.v",
    source "block-nvdla-sifive/vsrc/large/vmod/vlibs/NV_BLKBOX_SRC0.v",
    source "block-nvdla-sifive/vsrc/large/vmod/vlibs/NV_CLK_gate_power.v",
    source "block-nvdla-sifive/vsrc/large/vmod/nvdla/cacc/NV_NVDLA_CACC_CALC_int8.v",
    source "block-nvdla-sifive/vsrc/large/vmod/nvdla/cacc/NV_NVDLA_CACC_assembly_buffer.v",
    source "block-nvdla-sifive/vsrc/large/vmod/nvdla/cacc/NV_NVDLA_CACC_assembly_ctrl.v",
    source "block-nvdla-sifive/vsrc/large/vmod/nvdla/cacc/NV_NVDLA_CACC_calculator.v",
    source "block-nvdla-sifive/vsrc/large/vmod/nvdla/cacc/NV_NVDLA_CACC_delivery_buffer.v",
    source "block-nvdla-sifive/vsrc/large/vmod/nvdla/cacc/NV_NVDLA_CACC_delivery_ctrl.v",
    source "block-nvdla-sifive/vsrc/large/vmod/nvdla/cacc/NV_NVDLA_CACC_dual_reg.v",
    source "block-nvdla-sifive/vsrc/large/vmod/include/simulate_x_tick.vh",
    source "block-nvdla-sifive/vsrc/large/vmod/nvdla/cacc/NV_NVDLA_CACC_regfile.v",
    source "block-nvdla-sifive/vsrc/large/vmod/nvdla/cacc/NV_NVDLA_CACC_single_reg.v",
    source "block-nvdla-sifive/vsrc/large/vmod/nvdla/cacc/NV_NVDLA_CACC_slcg.v",
    source "block-nvdla-sifive/vsrc/large/vmod/nvdla/cdma/NV_NVDLA_CDMA_CVT_cell.v",
    source "block-nvdla-sifive/vsrc/large/vmod/nvdla/cdma/NV_NVDLA_CDMA_DC_fifo.v",
    source "block-nvdla-sifive/vsrc/large/vmod/nvdla/cdma/NV_NVDLA_CDMA_IMG_ctrl.v",
    source "block-nvdla-sifive/vsrc/large/vmod/nvdla/cdma/NV_NVDLA_CDMA_IMG_fifo.v",
    source "block-nvdla-sifive/vsrc/large/vmod/nvdla/cdma/NV_NVDLA_CDMA_IMG_pack.v",
    source "block-nvdla-sifive/vsrc/large/vmod/nvdla/cdma/NV_NVDLA_CDMA_IMG_sg.v",
    source "block-nvdla-sifive/vsrc/large/vmod/nvdla/cdma/NV_NVDLA_CDMA_IMG_sg2pack_fifo.v",
    source "block-nvdla-sifive/vsrc/large/vmod/fifos/NV_NVDLA_CDMA_WT_8ATMM_fifo.v",
    source "block-nvdla-sifive/vsrc/large/vmod/nvdla/cdma/NV_NVDLA_CDMA_WT_fifo.v",
    source "block-nvdla-sifive/vsrc/large/vmod/nvdla/cdma/NV_NVDLA_CDMA_cvt.v",
    source "block-nvdla-sifive/vsrc/large/vmod/nvdla/cdma/NV_NVDLA_CDMA_dc.v",
    source "block-nvdla-sifive/vsrc/large/vmod/nvdla/cdma/NV_NVDLA_CDMA_dma_mux.v",
    source "block-nvdla-sifive/vsrc/large/vmod/nvdla/cdma/NV_NVDLA_CDMA_dual_reg.v",
    source "block-nvdla-sifive/vsrc/large/vmod/nvdla/cdma/NV_NVDLA_CDMA_img.v",
    source "block-nvdla-sifive/vsrc/large/vmod/nvdla/cdma/NV_NVDLA_CDMA_regfile.v",
    source "block-nvdla-sifive/vsrc/large/vmod/nvdla/cdma/NV_NVDLA_CDMA_shared_buffer.v",
    source "block-nvdla-sifive/vsrc/large/vmod/nvdla/cdma/NV_NVDLA_CDMA_single_reg.v",
    source "block-nvdla-sifive/vsrc/large/vmod/nvdla/cdma/NV_NVDLA_CDMA_slcg.v",
    source "block-nvdla-sifive/vsrc/large/vmod/nvdla/cdma/NV_NVDLA_CDMA_status.v",
    source "block-nvdla-sifive/vsrc/large/vmod/nvdla/cdma/NV_NVDLA_CDMA_wt.v",
    source "block-nvdla-sifive/vsrc/large/vmod/nvdla/cdp/NV_NVDLA_CDP_DP_INTP_unit.v",
    source "block-nvdla-sifive/vsrc/large/vmod/nvdla/cdp/NV_NVDLA_CDP_DP_LUT_CTRL_unit.v",
    source "block-nvdla-sifive/vsrc/large/vmod/nvdla/cdp/NV_NVDLA_CDP_DP_LUT_ctrl.v",
    source "block-nvdla-sifive/vsrc/large/vmod/nvdla/cdp/NV_NVDLA_CDP_DP_MUL_unit.v",
    source "block-nvdla-sifive/vsrc/large/vmod/nvdla/cdp/NV_NVDLA_CDP_DP_bufferin.v",
    source "block-nvdla-sifive/vsrc/large/vmod/nvdla/cdp/NV_NVDLA_CDP_DP_cvtin.v",
    source "block-nvdla-sifive/vsrc/large/vmod/nvdla/cdp/NV_NVDLA_CDP_DP_cvtout.v",
    source "block-nvdla-sifive/vsrc/large/vmod/fifos/NV_NVDLA_CDP_DP_data_fifo.v",
    source "block-nvdla-sifive/vsrc/large/vmod/nvdla/cdp/NV_NVDLA_CDP_DP_intp.v",
    source "block-nvdla-sifive/vsrc/large/vmod/fifos/NV_NVDLA_CDP_DP_intpinfo_fifo.v",
    source "block-nvdla-sifive/vsrc/large/vmod/nvdla/cdp/NV_NVDLA_CDP_DP_lut.v",
    source "block-nvdla-sifive/vsrc/large/vmod/nvdla/cdp/NV_NVDLA_CDP_DP_mul.v",
    source "block-nvdla-sifive/vsrc/large/vmod/nvdla/cdp/NV_NVDLA_CDP_DP_nan.v",
    source "block-nvdla-sifive/vsrc/large/vmod/nvdla/cdp/NV_NVDLA_CDP_DP_sum.v",
    source "block-nvdla-sifive/vsrc/large/vmod/fifos/NV_NVDLA_CDP_DP_sumpd_fifo.v",
    source "block-nvdla-sifive/vsrc/large/vmod/nvdla/cdp/NV_NVDLA_CDP_DP_syncfifo.v",
    source "block-nvdla-sifive/vsrc/large/vmod/nvdla/cdp/NV_NVDLA_CDP_RDMA_REG_dual.v",
    source "block-nvdla-sifive/vsrc/large/vmod/nvdla/cdp/NV_NVDLA_CDP_RDMA_REG_single.v",
    source "block-nvdla-sifive/vsrc/large/vmod/nvdla/cdp/NV_NVDLA_CDP_RDMA_cq.v",
    source "block-nvdla-sifive/vsrc/large/vmod/nvdla/cdp/NV_NVDLA_CDP_RDMA_eg.v",
    source "block-nvdla-sifive/vsrc/large/vmod/nvdla/cdp/NV_NVDLA_CDP_RDMA_ig.v",
    source "block-nvdla-sifive/vsrc/large/vmod/fifos/NV_NVDLA_CDP_RDMA_lat_fifo.v",
    source "block-nvdla-sifive/vsrc/large/vmod/nvdla/cdp/NV_NVDLA_CDP_RDMA_reg.v",
    source "block-nvdla-sifive/vsrc/large/vmod/fifos/NV_NVDLA_CDP_RDMA_ro_fifo.v",
    source "block-nvdla-sifive/vsrc/large/vmod/nvdla/cdp/NV_NVDLA_CDP_REG_dual.v",
    source "block-nvdla-sifive/vsrc/large/vmod/nvdla/cdp/NV_NVDLA_CDP_REG_single.v",
    source "block-nvdla-sifive/vsrc/large/vmod/fifos/NV_NVDLA_CDP_WDMA_dat_fifo.v",
    source "block-nvdla-sifive/vsrc/large/vmod/nvdla/cdp/NV_NVDLA_CDP_dp.v",
    source "block-nvdla-sifive/vsrc/large/vmod/nvdla/cdp/NV_NVDLA_CDP_rdma.v",
    source "block-nvdla-sifive/vsrc/large/vmod/nvdla/cdp/NV_NVDLA_CDP_reg.v",
    source "block-nvdla-sifive/vsrc/large/vmod/nvdla/cdp/NV_NVDLA_CDP_slcg.v",
    source "block-nvdla-sifive/vsrc/large/vmod/nvdla/cdp/NV_NVDLA_CDP_wdma.v",
    source "block-nvdla-sifive/vsrc/large/vmod/nvdla/cfgrom/NV_NVDLA_CFGROM_rom.v",
    source "block-nvdla-sifive/vsrc/large/vmod/nvdla/cmac/NV_NVDLA_CMAC_CORE_active.v",
    source "block-nvdla-sifive/vsrc/large/vmod/nvdla/cmac/NV_NVDLA_CMAC_CORE_cfg.v",
    source "block-nvdla-sifive/vsrc/large/vmod/nvdla/cmac/NV_NVDLA_CMAC_CORE_mac.v",
    source "block-nvdla-sifive/vsrc/large/vmod/nvdla/cmac/NV_NVDLA_CMAC_CORE_rt_in.v",
    source "block-nvdla-sifive/vsrc/large/vmod/nvdla/cmac/NV_NVDLA_CMAC_CORE_rt_out.v",
    source "block-nvdla-sifive/vsrc/large/vmod/nvdla/cmac/NV_NVDLA_CMAC_CORE_slcg.v",
    source "block-nvdla-sifive/vsrc/large/vmod/nvdla/cmac/NV_NVDLA_CMAC_REG_dual.v",
    source "block-nvdla-sifive/vsrc/large/vmod/nvdla/cmac/NV_NVDLA_CMAC_REG_single.v",
    source "block-nvdla-sifive/vsrc/large/vmod/nvdla/cmac/NV_NVDLA_CMAC_core.v",
    source "block-nvdla-sifive/vsrc/large/vmod/nvdla/cmac/NV_NVDLA_CMAC_reg.v",
    source "block-nvdla-sifive/vsrc/large/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_csb2falcon_fifo.v",
    source "block-nvdla-sifive/vsrc/large/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_falcon2csb_fifo.v",
    source "block-nvdla-sifive/vsrc/large/vmod/nvdla/csc/NV_NVDLA_CSC_SG_dat_fifo.v",
    source "block-nvdla-sifive/vsrc/large/vmod/nvdla/csc/NV_NVDLA_CSC_SG_wt_fifo.v",
    source "block-nvdla-sifive/vsrc/large/vmod/nvdla/csc/NV_NVDLA_CSC_WL_dec.v",
    source "block-nvdla-sifive/vsrc/large/vmod/nvdla/csc/NV_NVDLA_CSC_dl.v",
    source "block-nvdla-sifive/vsrc/large/vmod/nvdla/csc/NV_NVDLA_CSC_dual_reg.v",
    source "block-nvdla-sifive/vsrc/large/vmod/nvdla/csc/NV_NVDLA_CSC_regfile.v",
    source "block-nvdla-sifive/vsrc/large/vmod/nvdla/csc/NV_NVDLA_CSC_sg.v",
    source "block-nvdla-sifive/vsrc/large/vmod/nvdla/csc/NV_NVDLA_CSC_single_reg.v",
    source "block-nvdla-sifive/vsrc/large/vmod/nvdla/csc/NV_NVDLA_CSC_slcg.v",
    source "block-nvdla-sifive/vsrc/large/vmod/nvdla/csc/NV_NVDLA_CSC_wl.v",
    source "block-nvdla-sifive/vsrc/large/vmod/nvdla/nocif/NV_NVDLA_DMAIF_rdreq.v",
    source "block-nvdla-sifive/vsrc/large/vmod/nvdla/nocif/NV_NVDLA_DMAIF_rdrsp.v",
    source "block-nvdla-sifive/vsrc/large/vmod/nvdla/nocif/NV_NVDLA_DMAIF_wr.v",
    source "block-nvdla-sifive/vsrc/large/vmod/nvdla/glb/NV_NVDLA_GLB_CSB_reg.v",
    source "block-nvdla-sifive/vsrc/large/vmod/nvdla/glb/NV_NVDLA_GLB_csb.v",
    source "block-nvdla-sifive/vsrc/large/vmod/nvdla/glb/NV_NVDLA_GLB_ic.v",
    source "block-nvdla-sifive/vsrc/large/vmod/vlibs/NV_NVDLA_HLS_saturate.v",
    source "block-nvdla-sifive/vsrc/large/vmod/vlibs/NV_NVDLA_HLS_shiftleftsu.v",
    source "block-nvdla-sifive/vsrc/large/vmod/vlibs/NV_NVDLA_HLS_shiftrightsatsu.v",
    source "block-nvdla-sifive/vsrc/large/vmod/vlibs/NV_NVDLA_HLS_shiftrightss.v",
    source "block-nvdla-sifive/vsrc/large/vmod/vlibs/NV_NVDLA_HLS_shiftrightsu.v",
    source "block-nvdla-sifive/vsrc/large/vmod/vlibs/NV_NVDLA_HLS_shiftrightusz.v",
    source "block-nvdla-sifive/vsrc/large/vmod/nvdla/nocif/NV_NVDLA_MCIF_CSB_reg.v",
    source "block-nvdla-sifive/vsrc/large/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_IG_arb.v",
    source "block-nvdla-sifive/vsrc/large/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_IG_bpt.v",
    source "block-nvdla-sifive/vsrc/large/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_IG_cvt.v",
    source "block-nvdla-sifive/vsrc/large/vmod/include/NV_NVDLA_MCIF_define.vh",
    source "block-nvdla-sifive/vsrc/large/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_eg.v",
    source "block-nvdla-sifive/vsrc/large/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_ig.v",
    source "block-nvdla-sifive/vsrc/large/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_IG_arb.v",
    source "block-nvdla-sifive/vsrc/large/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_IG_bpt.v",
    source "block-nvdla-sifive/vsrc/large/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_IG_cvt.v",
    source "block-nvdla-sifive/vsrc/large/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_cq.v",
    source "block-nvdla-sifive/vsrc/large/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_eg.v",
    source "block-nvdla-sifive/vsrc/large/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_ig.v",
    source "block-nvdla-sifive/vsrc/large/vmod/nvdla/nocif/NV_NVDLA_MCIF_csb.v",
    source "block-nvdla-sifive/vsrc/large/vmod/nvdla/nocif/NV_NVDLA_MCIF_read.v",
    source "block-nvdla-sifive/vsrc/large/vmod/nvdla/nocif/NV_NVDLA_MCIF_write.v",
    source "block-nvdla-sifive/vsrc/large/vmod/nvdla/pdp/NV_NVDLA_PDP_CORE_cal1d.v",
    source "block-nvdla-sifive/vsrc/large/vmod/nvdla/pdp/NV_NVDLA_PDP_CORE_cal2d.v",
    source "block-nvdla-sifive/vsrc/large/vmod/nvdla/pdp/NV_NVDLA_PDP_CORE_preproc.v",
    source "block-nvdla-sifive/vsrc/large/vmod/nvdla/pdp/NV_NVDLA_PDP_CORE_unit1d.v",
    source "block-nvdla-sifive/vsrc/large/vmod/nvdla/pdp/NV_NVDLA_PDP_RDMA_REG_dual.v",
    source "block-nvdla-sifive/vsrc/large/vmod/nvdla/pdp/NV_NVDLA_PDP_RDMA_REG_single.v",
    source "block-nvdla-sifive/vsrc/large/vmod/nvdla/pdp/NV_NVDLA_PDP_RDMA_cq.v",
    source "block-nvdla-sifive/vsrc/large/vmod/nvdla/pdp/NV_NVDLA_PDP_RDMA_eg.v",
    source "block-nvdla-sifive/vsrc/large/vmod/nvdla/pdp/NV_NVDLA_PDP_RDMA_ig.v",
    source "block-nvdla-sifive/vsrc/large/vmod/fifos/NV_NVDLA_PDP_RDMA_lat_fifo.v",
    source "block-nvdla-sifive/vsrc/large/vmod/nvdla/pdp/NV_NVDLA_PDP_RDMA_reg.v",
    source "block-nvdla-sifive/vsrc/large/vmod/fifos/NV_NVDLA_PDP_RDMA_ro_fifo.v",
    source "block-nvdla-sifive/vsrc/large/vmod/nvdla/pdp/NV_NVDLA_PDP_REG_dual.v",
    source "block-nvdla-sifive/vsrc/large/vmod/nvdla/pdp/NV_NVDLA_PDP_REG_single.v",
    source "block-nvdla-sifive/vsrc/large/vmod/fifos/NV_NVDLA_PDP_SDPIN_ro_fifo.v",
    source "block-nvdla-sifive/vsrc/large/vmod/fifos/NV_NVDLA_PDP_WDMA_DAT_fifo.v",
    source "block-nvdla-sifive/vsrc/large/vmod/nvdla/pdp/NV_NVDLA_PDP_WDMA_cmd.v",
    source "block-nvdla-sifive/vsrc/large/vmod/nvdla/pdp/NV_NVDLA_PDP_WDMA_dat.v",
    source "block-nvdla-sifive/vsrc/large/vmod/nvdla/pdp/NV_NVDLA_PDP_core.v",
    source "block-nvdla-sifive/vsrc/large/vmod/nvdla/pdp/NV_NVDLA_PDP_nan.v",
    source "block-nvdla-sifive/vsrc/large/vmod/nvdla/pdp/NV_NVDLA_PDP_rdma.v",
    source "block-nvdla-sifive/vsrc/large/vmod/nvdla/pdp/NV_NVDLA_PDP_reg.v",
    source "block-nvdla-sifive/vsrc/large/vmod/nvdla/pdp/NV_NVDLA_PDP_slcg.v",
    source "block-nvdla-sifive/vsrc/large/vmod/nvdla/pdp/NV_NVDLA_PDP_wdma.v",
    source "block-nvdla-sifive/vsrc/large/vmod/nvdla/sdp/NV_NVDLA_SDP_BRDMA_cq_lib.v",
    source "block-nvdla-sifive/vsrc/large/vmod/nvdla/sdp/NV_NVDLA_SDP_BRDMA_gate.v",
    source "block-nvdla-sifive/vsrc/large/vmod/fifos/NV_NVDLA_SDP_BRDMA_lat_fifo_lib.v",
    source "block-nvdla-sifive/vsrc/large/vmod/nvdla/sdp/NV_NVDLA_SDP_CORE_Y_lut.v",
    source "block-nvdla-sifive/vsrc/large/vmod/nvdla/sdp/NV_NVDLA_SDP_CORE_gate.v",
    source "block-nvdla-sifive/vsrc/large/vmod/nvdla/sdp/NV_NVDLA_SDP_CORE_pack.v",
    source "block-nvdla-sifive/vsrc/large/vmod/nvdla/sdp/NV_NVDLA_SDP_CORE_unpack.v",
    source "block-nvdla-sifive/vsrc/large/vmod/nvdla/sdp/NV_NVDLA_SDP_CORE_y.v",
    source "block-nvdla-sifive/vsrc/large/vmod/nvdla/sdp/NV_NVDLA_SDP_ERDMA_cq_lib.v",
    source "block-nvdla-sifive/vsrc/large/vmod/nvdla/sdp/NV_NVDLA_SDP_ERDMA_gate.v",
    source "block-nvdla-sifive/vsrc/large/vmod/fifos/NV_NVDLA_SDP_ERDMA_lat_fifo_lib.v",
    source "block-nvdla-sifive/vsrc/large/vmod/nvdla/sdp/NV_NVDLA_SDP_HLS_C_int.v",
    source "block-nvdla-sifive/vsrc/large/vmod/nvdla/sdp/NV_NVDLA_SDP_HLS_X_int_alu.v",
    source "block-nvdla-sifive/vsrc/large/vmod/nvdla/sdp/NV_NVDLA_SDP_HLS_X_int_mul.v",
    source "block-nvdla-sifive/vsrc/large/vmod/nvdla/sdp/NV_NVDLA_SDP_HLS_X_int_relu.v",
    source "block-nvdla-sifive/vsrc/large/vmod/nvdla/sdp/NV_NVDLA_SDP_HLS_X_int_trt.v",
    source "block-nvdla-sifive/vsrc/large/vmod/nvdla/sdp/NV_NVDLA_SDP_HLS_Y_cvt_top.v",
    source "block-nvdla-sifive/vsrc/large/vmod/nvdla/sdp/NV_NVDLA_SDP_HLS_Y_idx_top.v",
    source "block-nvdla-sifive/vsrc/large/vmod/nvdla/sdp/NV_NVDLA_SDP_HLS_Y_inp_top.v",
    source "block-nvdla-sifive/vsrc/large/vmod/nvdla/sdp/NV_NVDLA_SDP_HLS_Y_int_alu.v",
    source "block-nvdla-sifive/vsrc/large/vmod/nvdla/sdp/NV_NVDLA_SDP_HLS_Y_int_core.v",
    source "block-nvdla-sifive/vsrc/large/vmod/nvdla/sdp/NV_NVDLA_SDP_HLS_Y_int_cvt.v",
    source "block-nvdla-sifive/vsrc/large/vmod/nvdla/sdp/NV_NVDLA_SDP_HLS_Y_int_idx.v",
    source "block-nvdla-sifive/vsrc/large/vmod/nvdla/sdp/NV_NVDLA_SDP_HLS_Y_int_inp.v",
    source "block-nvdla-sifive/vsrc/large/vmod/nvdla/sdp/NV_NVDLA_SDP_HLS_Y_int_mul.v",
    source "block-nvdla-sifive/vsrc/large/vmod/nvdla/sdp/NV_NVDLA_SDP_HLS_c.v",
    source "block-nvdla-sifive/vsrc/large/vmod/nvdla/sdp/NV_NVDLA_SDP_HLS_lut_expn.v",
    source "block-nvdla-sifive/vsrc/large/vmod/nvdla/sdp/NV_NVDLA_SDP_HLS_lut_line.v",
    source "block-nvdla-sifive/vsrc/large/vmod/nvdla/sdp/NV_NVDLA_SDP_HLS_prelu.v",
    source "block-nvdla-sifive/vsrc/large/vmod/nvdla/sdp/NV_NVDLA_SDP_HLS_relu.v",
    source "block-nvdla-sifive/vsrc/large/vmod/nvdla/sdp/NV_NVDLA_SDP_HLS_sync2data.v",
    source "block-nvdla-sifive/vsrc/large/vmod/nvdla/sdp/NV_NVDLA_SDP_HLS_x1_int.v",
    source "block-nvdla-sifive/vsrc/large/vmod/nvdla/sdp/NV_NVDLA_SDP_HLS_x2_int.v",
    source "block-nvdla-sifive/vsrc/large/vmod/nvdla/sdp/NV_NVDLA_SDP_MRDMA_EG_cmd.v",
    source "block-nvdla-sifive/vsrc/large/vmod/nvdla/sdp/NV_NVDLA_SDP_MRDMA_EG_din.v",
    source "block-nvdla-sifive/vsrc/large/vmod/nvdla/sdp/NV_NVDLA_SDP_MRDMA_EG_dout.v",
    source "block-nvdla-sifive/vsrc/large/vmod/fifos/NV_NVDLA_SDP_MRDMA_EG_lat_fifo_lib.v",
    source "block-nvdla-sifive/vsrc/large/vmod/nvdla/sdp/NV_NVDLA_SDP_MRDMA_cq_lib.v",
    source "block-nvdla-sifive/vsrc/large/vmod/nvdla/sdp/NV_NVDLA_SDP_MRDMA_eg.v",
    source "block-nvdla-sifive/vsrc/large/vmod/nvdla/sdp/NV_NVDLA_SDP_MRDMA_gate.v",
    source "block-nvdla-sifive/vsrc/large/vmod/nvdla/sdp/NV_NVDLA_SDP_MRDMA_ig.v",
    source "block-nvdla-sifive/vsrc/large/vmod/nvdla/sdp/NV_NVDLA_SDP_NRDMA_cq_lib.v",
    source "block-nvdla-sifive/vsrc/large/vmod/nvdla/sdp/NV_NVDLA_SDP_NRDMA_gate.v",
    source "block-nvdla-sifive/vsrc/large/vmod/fifos/NV_NVDLA_SDP_NRDMA_lat_fifo_lib.v",
    source "block-nvdla-sifive/vsrc/large/vmod/nvdla/sdp/NV_NVDLA_SDP_RDMA_EG_ro.v",
    source "block-nvdla-sifive/vsrc/large/vmod/nvdla/sdp/NV_NVDLA_SDP_RDMA_REG_dual.v",
    source "block-nvdla-sifive/vsrc/large/vmod/nvdla/sdp/NV_NVDLA_SDP_RDMA_REG_single.v",
    source "block-nvdla-sifive/vsrc/large/vmod/nvdla/sdp/NV_NVDLA_SDP_RDMA_dmaif.v",
    source "block-nvdla-sifive/vsrc/large/vmod/nvdla/sdp/NV_NVDLA_SDP_RDMA_eg.v",
    source "block-nvdla-sifive/vsrc/large/vmod/nvdla/sdp/NV_NVDLA_SDP_RDMA_ig.v",
    source "block-nvdla-sifive/vsrc/large/vmod/nvdla/sdp/NV_NVDLA_SDP_RDMA_pack.v",
    source "block-nvdla-sifive/vsrc/large/vmod/nvdla/sdp/NV_NVDLA_SDP_RDMA_reg.v",
    source "block-nvdla-sifive/vsrc/large/vmod/nvdla/sdp/NV_NVDLA_SDP_RDMA_unpack.v",
    source "block-nvdla-sifive/vsrc/large/vmod/nvdla/sdp/NV_NVDLA_SDP_REG_dual.v",
    source "block-nvdla-sifive/vsrc/large/vmod/nvdla/sdp/NV_NVDLA_SDP_REG_single.v",
    source "block-nvdla-sifive/vsrc/large/vmod/nvdla/sdp/NV_NVDLA_SDP_WDMA_DAT_in.v",
    source "block-nvdla-sifive/vsrc/large/vmod/nvdla/sdp/NV_NVDLA_SDP_WDMA_DAT_out.v",
    source "block-nvdla-sifive/vsrc/large/vmod/nvdla/sdp/NV_NVDLA_SDP_WDMA_cmd.v",
    source "block-nvdla-sifive/vsrc/large/vmod/nvdla/sdp/NV_NVDLA_SDP_WDMA_dat.v",
    source "block-nvdla-sifive/vsrc/large/vmod/nvdla/sdp/NV_NVDLA_SDP_WDMA_gate.v",
    source "block-nvdla-sifive/vsrc/large/vmod/nvdla/sdp/NV_NVDLA_SDP_WDMA_intr.v",
    source "block-nvdla-sifive/vsrc/large/vmod/nvdla/sdp/NV_NVDLA_SDP_brdma.v",
    source "block-nvdla-sifive/vsrc/large/vmod/nvdla/sdp/NV_NVDLA_SDP_cmux.v",
    source "block-nvdla-sifive/vsrc/large/vmod/nvdla/sdp/NV_NVDLA_SDP_core.v",
    source "block-nvdla-sifive/vsrc/large/vmod/nvdla/sdp/NV_NVDLA_SDP_erdma.v",
    source "block-nvdla-sifive/vsrc/large/vmod/nvdla/sdp/NV_NVDLA_SDP_mrdma.v",
    source "block-nvdla-sifive/vsrc/large/vmod/nvdla/sdp/NV_NVDLA_SDP_nrdma.v",
    source "block-nvdla-sifive/vsrc/large/vmod/nvdla/sdp/NV_NVDLA_SDP_rdma.v",
    source "block-nvdla-sifive/vsrc/large/vmod/nvdla/sdp/NV_NVDLA_SDP_reg.v",
    source "block-nvdla-sifive/vsrc/large/vmod/nvdla/sdp/NV_NVDLA_SDP_wdma.v",
    source "block-nvdla-sifive/vsrc/large/vmod/nvdla/nocif/NV_NVDLA_XXIF_libs.v",
    source "block-nvdla-sifive/vsrc/large/vmod/nvdla/apb2csb/NV_NVDLA_apb2csb.v",
    source "block-nvdla-sifive/vsrc/large/vmod/nvdla/cacc/NV_NVDLA_cacc.v",
    source "block-nvdla-sifive/vsrc/large/vmod/nvdla/cbuf/NV_NVDLA_cbuf.v",
    source "block-nvdla-sifive/vsrc/large/vmod/nvdla/cdma/NV_NVDLA_cdma.v",
    source "block-nvdla-sifive/vsrc/large/vmod/nvdla/cdp/NV_NVDLA_cdp.v",
    source "block-nvdla-sifive/vsrc/large/vmod/nvdla/cfgrom/NV_NVDLA_cfgrom.v",
    source "block-nvdla-sifive/vsrc/large/vmod/nvdla/cmac/NV_NVDLA_cmac.v",
    source "block-nvdla-sifive/vsrc/large/vmod/nvdla/car/NV_NVDLA_core_reset.v",
    source "block-nvdla-sifive/vsrc/large/vmod/nvdla/csb_master/NV_NVDLA_csb_master.v",
    source "block-nvdla-sifive/vsrc/large/vmod/nvdla/csc/NV_NVDLA_csc.v",
    source "block-nvdla-sifive/vsrc/large/vmod/nvdla/glb/NV_NVDLA_glb.v",
    source "block-nvdla-sifive/vsrc/large/vmod/nvdla/nocif/NV_NVDLA_mcif.v",
    source "block-nvdla-sifive/vsrc/large/vmod/include/NV_HWACC_NVDLA_tick_defines.vh",
    source "block-nvdla-sifive/vsrc/large/vmod/nvdla/top/NV_NVDLA_partition_a.v",
    source "block-nvdla-sifive/vsrc/large/vmod/nvdla/top/NV_NVDLA_partition_c.v",
    source "block-nvdla-sifive/vsrc/large/vmod/nvdla/top/NV_NVDLA_partition_m.v",
    source "block-nvdla-sifive/vsrc/large/vmod/nvdla/top/NV_NVDLA_partition_o.v",
    source "block-nvdla-sifive/vsrc/large/vmod/nvdla/top/NV_NVDLA_partition_p.v",
    source "block-nvdla-sifive/vsrc/large/vmod/nvdla/pdp/NV_NVDLA_pdp.v",
    source "block-nvdla-sifive/vsrc/large/vmod/nvdla/car/NV_NVDLA_reset.v",
    source "block-nvdla-sifive/vsrc/large/vmod/nvdla/sdp/NV_NVDLA_sdp.v",
    source "block-nvdla-sifive/vsrc/large/vmod/nvdla/car/NV_NVDLA_sync3d.v",
    source "block-nvdla-sifive/vsrc/large/vmod/nvdla/car/NV_NVDLA_sync3d_c.v",
    source "block-nvdla-sifive/vsrc/large/vmod/nvdla/car/NV_NVDLA_sync3d_s.v",
    source "block-nvdla-sifive/vsrc/large/vmod/nvdla/top/NV_nvdla.v",
    source "block-nvdla-sifive/vsrc/large/vmod/vlibs/OR2D1.v",
    source "block-nvdla-sifive/vsrc/large/vmod/nvdla/cdp/int_sum_block_tp1.v",
    source "block-nvdla-sifive/vsrc/large/vmod/rams/fpga/model/nv_ram_rws_16x256.v",
    source "block-nvdla-sifive/vsrc/large/vmod/rams/fpga/model/nv_ram_rws_256x3.v",
    source "block-nvdla-sifive/vsrc/large/vmod/rams/fpga/model/nv_ram_rws_512x256.v",
    source "block-nvdla-sifive/vsrc/large/vmod/rams/fpga/model/nv_ram_rws_64x1024.v",
    source "block-nvdla-sifive/vsrc/large/vmod/rams/fpga/model/nv_ram_rws_64x1088.v",
    source "block-nvdla-sifive/vsrc/large/vmod/rams/fpga/model/nv_ram_rws_64x116.v",
    source "block-nvdla-sifive/vsrc/large/vmod/rams/fpga/model/nv_ram_rwsp_128x11.v",
    source "block-nvdla-sifive/vsrc/large/vmod/rams/fpga/model/nv_ram_rwsp_128x6.v",
    source "block-nvdla-sifive/vsrc/large/vmod/rams/fpga/model/nv_ram_rwsp_256x14.v",
    source "block-nvdla-sifive/vsrc/large/vmod/rams/fpga/model/nv_ram_rwsp_256x16.v",
    source "block-nvdla-sifive/vsrc/large/vmod/rams/fpga/model/nv_ram_rwsp_256x257.v",
    source "block-nvdla-sifive/vsrc/large/vmod/rams/fpga/model/nv_ram_rwsp_8x257.v",
    source "block-nvdla-sifive/vsrc/large/vmod/rams/fpga/model/nv_ram_rwst_256x8.v",
    source "block-nvdla-sifive/vsrc/large/vmod/rams/fpga/model/nv_ram_rwsthp_20x32.v",
    source "block-nvdla-sifive/vsrc/large/vmod/rams/fpga/model/nv_ram_rwsthp_60x168.v",
    source "block-nvdla-sifive/vsrc/large/vmod/rams/fpga/model/nv_ram_rwsthp_80x17.v",
    source "block-nvdla-sifive/vsrc/large/vmod/rams/fpga/model/nv_ram_rwsthp_80x72.v",
    source "block-nvdla-sifive/vsrc/large/vmod/vlibs/oneHotClk_async_read_clock.v",
    source "block-nvdla-sifive/vsrc/large/vmod/vlibs/oneHotClk_async_write_clock.v",
    source "block-nvdla-sifive/vsrc/large/vmod/vlibs/p_SSYNC2DO_C_PP.v",
    source "block-nvdla-sifive/vsrc/large/vmod/vlibs/p_SSYNC3DO.v",
    source "block-nvdla-sifive/vsrc/large/vmod/vlibs/p_SSYNC3DO_C_PPP.v",
    source "block-nvdla-sifive/vsrc/large/vmod/vlibs/p_SSYNC3DO_S_PPP.v",
    source "block-nvdla-sifive/vsrc/large/vmod/vlibs/p_STRICTSYNC3DOTM_C_PPP.v",
    source "block-nvdla-sifive/vsrc/large/vmod/vlibs/sync3d.v",
    source "block-nvdla-sifive/vsrc/large/vmod/vlibs/sync3d_c_ppp.v",
    source "block-nvdla-sifive/vsrc/large/vmod/vlibs/sync3d_s_ppp.v",
    source "block-nvdla-sifive/vsrc/large/vmod/vlibs/sync_reset.v",
    source "block-nvdla-sifive/vsrc/large/vmod/vlibs/NV_DW_lsd.sv",
    source "block-nvdla-sifive/vsrc/large/nvdla_large.v",
    source "block-nvdla-sifive/vsrc/defines/undefs.v",
    Nil

  makeBlackBoxHook name nvdlaSources, Nil

publish vivadoVsrcHooks =
  def name = "nvdla_small"
  def nvdlaSources _ =
    source "block-nvdla-sifive/vsrc/defines/defs.v",
    source "block-nvdla-sifive/vsrc/small/vmod/vlibs/CKLNQD12.v",
    source "block-nvdla-sifive/vsrc/small/vmod/rams/fpga/small_rams/nv_ram_rwsp_80x65.v",
    source "block-nvdla-sifive/vsrc/small/vmod/nvdla/sdp/NV_NVDLA_SDP_RDMA_unpack.v",
    source "block-nvdla-sifive/vsrc/small/vmod/vlibs/NV_CLK_gate_power.v",
    source "block-nvdla-sifive/vsrc/small/vmod/vlibs/NV_BLKBOX_SINK.v",
    source "block-nvdla-sifive/vsrc/small/vmod/vlibs/p_SSYNC3DO_C_PPP.v",
    source "block-nvdla-sifive/vsrc/small/vmod/rams/fpga/small_rams/nv_ram_rwsp_80x14.v",
    source "block-nvdla-sifive/vsrc/small/vmod/rams/fpga/small_rams/nv_ram_rwsp_160x65.v",
    source "block-nvdla-sifive/vsrc/small/vmod/rams/fpga/small_rams/nv_ram_rwsp_160x16.v",
    source "block-nvdla-sifive/vsrc/small/vmod/rams/fpga/small_rams/nv_ram_rwsp_128x11.v",
    source "block-nvdla-sifive/vsrc/small/vmod/include/simulate_x_tick.vh",
    source "block-nvdla-sifive/vsrc/small/vmod/nvdla/nocif/NV_NVDLA_XXIF_libs.v",
    source "block-nvdla-sifive/vsrc/small/vmod/nvdla/sdp/NV_NVDLA_SDP_RDMA_EG_ro.v",
    source "block-nvdla-sifive/vsrc/small/vmod/nvdla/sdp/NV_NVDLA_SDP_MRDMA_EG_dout.v",
    source "block-nvdla-sifive/vsrc/small/vmod/nvdla/sdp/NV_NVDLA_SDP_MRDMA_EG_din.v",
    source "block-nvdla-sifive/vsrc/small/vmod/nvdla/sdp/NV_NVDLA_SDP_MRDMA_EG_cmd.v",
    source "block-nvdla-sifive/vsrc/small/vmod/nvdla/sdp/NV_NVDLA_SDP_HLS_sync2data.v",
    source "block-nvdla-sifive/vsrc/small/vmod/nvdla/sdp/NV_NVDLA_SDP_HLS_relu.v",
    source "block-nvdla-sifive/vsrc/small/vmod/nvdla/sdp/NV_NVDLA_SDP_HLS_prelu.v",
    source "block-nvdla-sifive/vsrc/small/vmod/vlibs/NV_NVDLA_HLS_shiftrightsatsu.v",
    source "block-nvdla-sifive/vsrc/small/vmod/vlibs/NV_NVDLA_HLS_shiftleftsu.v",
    source "block-nvdla-sifive/vsrc/small/vmod/vlibs/NV_NVDLA_HLS_saturate.v",
    source "block-nvdla-sifive/vsrc/small/vmod/nvdla/nocif/NV_NVDLA_DMAIF_rdrsp.v",
    source "block-nvdla-sifive/vsrc/small/vmod/nvdla/nocif/NV_NVDLA_DMAIF_rdreq.v",
    source "block-nvdla-sifive/vsrc/small/vmod/vlibs/NV_NVDLA_HLS_shiftrightsu.v",
    source "block-nvdla-sifive/vsrc/small/vmod/vlibs/sync3d_c_ppp.v",
    source "block-nvdla-sifive/vsrc/small/vmod/rams/fpga/small_rams/nv_ram_rws_256x7.v",
    source "block-nvdla-sifive/vsrc/small/vmod/rams/fpga/small_rams/nv_ram_rws_256x3.v",
    source "block-nvdla-sifive/vsrc/small/vmod/rams/fpga/small_rams/nv_ram_rws_128x18.v",
    source "block-nvdla-sifive/vsrc/small/vmod/rams/fpga/small_rams/nv_ram_rwst_256x8.v",
    source "block-nvdla-sifive/vsrc/small/vmod/rams/fpga/small_rams/nv_ram_rwsthp_80x9.v",
    source "block-nvdla-sifive/vsrc/small/vmod/rams/fpga/small_rams/nv_ram_rwsthp_80x15.v",
    source "block-nvdla-sifive/vsrc/small/vmod/rams/fpga/small_rams/nv_ram_rwsthp_60x21.v",
    source "block-nvdla-sifive/vsrc/small/vmod/rams/fpga/small_rams/nv_ram_rwsthp_19x4.v",
    source "block-nvdla-sifive/vsrc/small/vmod/rams/fpga/small_rams/nv_ram_rwsp_61x65.v",
    source "block-nvdla-sifive/vsrc/small/vmod/rams/fpga/small_rams/nv_ram_rwsp_128x6.v",
    source "block-nvdla-sifive/vsrc/small/vmod/nvdla/sdp/NV_NVDLA_SDP_WDMA_DAT_out.v",
    source "block-nvdla-sifive/vsrc/small/vmod/nvdla/sdp/NV_NVDLA_SDP_WDMA_DAT_in.v",
    source "block-nvdla-sifive/vsrc/small/vmod/nvdla/sdp/NV_NVDLA_SDP_RDMA_REG_single.v",
    source "block-nvdla-sifive/vsrc/small/vmod/nvdla/sdp/NV_NVDLA_SDP_RDMA_REG_dual.v",
    source "block-nvdla-sifive/vsrc/small/vmod/nvdla/sdp/NV_NVDLA_SDP_RDMA_ig.v",
    source "block-nvdla-sifive/vsrc/small/vmod/nvdla/sdp/NV_NVDLA_SDP_RDMA_eg.v",
    source "block-nvdla-sifive/vsrc/small/vmod/nvdla/sdp/NV_NVDLA_SDP_RDMA_dmaif.v",
    source "block-nvdla-sifive/vsrc/small/vmod/nvdla/sdp/NV_NVDLA_SDP_NRDMA_lat_fifo.v",
    source "block-nvdla-sifive/vsrc/small/vmod/nvdla/sdp/NV_NVDLA_SDP_NRDMA_gate.v",
    source "block-nvdla-sifive/vsrc/small/vmod/nvdla/sdp/NV_NVDLA_SDP_NRDMA_cq.v",
    source "block-nvdla-sifive/vsrc/small/vmod/nvdla/sdp/NV_NVDLA_SDP_MRDMA_ig.v",
    source "block-nvdla-sifive/vsrc/small/vmod/nvdla/sdp/NV_NVDLA_SDP_MRDMA_gate.v",
    source "block-nvdla-sifive/vsrc/small/vmod/nvdla/sdp/NV_NVDLA_SDP_MRDMA_eg.v",
    source "block-nvdla-sifive/vsrc/small/vmod/nvdla/sdp/NV_NVDLA_SDP_MRDMA_cq.v",
    source "block-nvdla-sifive/vsrc/small/vmod/nvdla/sdp/NV_NVDLA_SDP_HLS_X_int_trt.v",
    source "block-nvdla-sifive/vsrc/small/vmod/nvdla/sdp/NV_NVDLA_SDP_HLS_X_int_relu.v",
    source "block-nvdla-sifive/vsrc/small/vmod/nvdla/sdp/NV_NVDLA_SDP_HLS_X_int_mul.v",
    source "block-nvdla-sifive/vsrc/small/vmod/nvdla/sdp/NV_NVDLA_SDP_HLS_X_int_alu.v",
    source "block-nvdla-sifive/vsrc/small/vmod/nvdla/sdp/NV_NVDLA_SDP_HLS_C_int.v",
    source "block-nvdla-sifive/vsrc/small/vmod/nvdla/sdp/NV_NVDLA_SDP_BRDMA_lat_fifo.v",
    source "block-nvdla-sifive/vsrc/small/vmod/nvdla/sdp/NV_NVDLA_SDP_BRDMA_gate.v",
    source "block-nvdla-sifive/vsrc/small/vmod/nvdla/sdp/NV_NVDLA_SDP_BRDMA_cq.v",
    source "block-nvdla-sifive/vsrc/small/vmod/nvdla/pdp/NV_NVDLA_PDP_RDMA_REG_single.v",
    source "block-nvdla-sifive/vsrc/small/vmod/nvdla/pdp/NV_NVDLA_PDP_RDMA_REG_dual.v",
    source "block-nvdla-sifive/vsrc/small/vmod/nvdla/pdp/NV_NVDLA_PDP_CORE_unit1d.v",
    source "block-nvdla-sifive/vsrc/small/vmod/nvdla/nocif/NV_NVDLA_NOCIF_DRAM_WRITE_IG_spt.v",
    source "block-nvdla-sifive/vsrc/small/vmod/nvdla/nocif/NV_NVDLA_NOCIF_DRAM_WRITE_IG_cvt.v",
    source "block-nvdla-sifive/vsrc/small/vmod/nvdla/nocif/NV_NVDLA_NOCIF_DRAM_WRITE_IG_bpt.v",
    source "block-nvdla-sifive/vsrc/small/vmod/nvdla/nocif/NV_NVDLA_NOCIF_DRAM_WRITE_IG_arb.v",
    source "block-nvdla-sifive/vsrc/small/vmod/nvdla/nocif/NV_NVDLA_NOCIF_DRAM_READ_IG_spt.v",
    source "block-nvdla-sifive/vsrc/small/vmod/nvdla/nocif/NV_NVDLA_NOCIF_DRAM_READ_IG_cvt.v",
    source "block-nvdla-sifive/vsrc/small/vmod/nvdla/nocif/NV_NVDLA_NOCIF_DRAM_READ_IG_bpt.v",
    source "block-nvdla-sifive/vsrc/small/vmod/nvdla/nocif/NV_NVDLA_NOCIF_DRAM_READ_IG_arb.v",
    source "block-nvdla-sifive/vsrc/small/vmod/nvdla/cdp/NV_NVDLA_CDP_RDMA_REG_single.v",
    source "block-nvdla-sifive/vsrc/small/vmod/nvdla/cdp/NV_NVDLA_CDP_RDMA_REG_dual.v",
    source "block-nvdla-sifive/vsrc/small/vmod/nvdla/cdp/NV_NVDLA_CDP_DP_MUL_unit.v",
    source "block-nvdla-sifive/vsrc/small/vmod/nvdla/cdp/NV_NVDLA_CDP_DP_LUT_CTRL_unit.v",
    source "block-nvdla-sifive/vsrc/small/vmod/nvdla/cdp/NV_NVDLA_CDP_DP_INTP_unit.v",
    source "block-nvdla-sifive/vsrc/small/vmod/nvdla/cdma/NV_NVDLA_CDMA_IMG_sg2pack_fifo.v",
    source "block-nvdla-sifive/vsrc/small/vmod/nvdla/cdma/NV_NVDLA_CDMA_IMG_fifo.v",
    source "block-nvdla-sifive/vsrc/small/vmod/vlibs/NV_BLKBOX_SRC0.v",
    source "block-nvdla-sifive/vsrc/small/vmod/vlibs/MUX2HDD2.v",
    source "block-nvdla-sifive/vsrc/small/vmod/nvdla/cdp/int_sum_block_tp1.v",
    source "block-nvdla-sifive/vsrc/small/vmod/vlibs/HLS_cdp_ocvt.v",
    source "block-nvdla-sifive/vsrc/small/vmod/vlibs/HLS_cdp_icvt.v",
    source "block-nvdla-sifive/vsrc/small/vmod/vlibs/p_STRICTSYNC3DOTM_C_PPP.v",
    source "block-nvdla-sifive/vsrc/small/vmod/vlibs/p_SSYNC3DO_S_PPP.v",
    source "block-nvdla-sifive/vsrc/small/vmod/vlibs/p_SSYNC3DO.v",
    source "block-nvdla-sifive/vsrc/small/vmod/vlibs/p_SSYNC2DO_C_PP.v",
    source "block-nvdla-sifive/vsrc/small/vmod/vlibs/OR2D1.v",
    source "block-nvdla-sifive/vsrc/small/vmod/vlibs/oneHotClk_async_write_clock.v",
    source "block-nvdla-sifive/vsrc/small/vmod/vlibs/oneHotClk_async_read_clock.v",
    source "block-nvdla-sifive/vsrc/small/vmod/rams/fpga/small_rams/nv_ram_rws_16x64.v",
    source "block-nvdla-sifive/vsrc/small/vmod/rams/fpga/small_rams/nv_ram_rws_16x272.v",
    source "block-nvdla-sifive/vsrc/small/vmod/rams/fpga/small_rams/nv_ram_rws_16x256.v",
    source "block-nvdla-sifive/vsrc/small/vmod/rams/fpga/small_rams/nv_ram_rwsp_8x65.v",
    source "block-nvdla-sifive/vsrc/small/vmod/nvdla/car/NV_NVDLA_sync3d_c.v",
    source "block-nvdla-sifive/vsrc/small/vmod/nvdla/sdp/NV_NVDLA_SDP_WDMA_intr.v",
    source "block-nvdla-sifive/vsrc/small/vmod/nvdla/sdp/NV_NVDLA_SDP_WDMA_gate.v",
    source "block-nvdla-sifive/vsrc/small/vmod/nvdla/sdp/NV_NVDLA_SDP_WDMA_dat.v",
    source "block-nvdla-sifive/vsrc/small/vmod/nvdla/sdp/NV_NVDLA_SDP_WDMA_cmd.v",
    source "block-nvdla-sifive/vsrc/small/vmod/nvdla/sdp/NV_NVDLA_SDP_REG_single.v",
    source "block-nvdla-sifive/vsrc/small/vmod/nvdla/sdp/NV_NVDLA_SDP_REG_dual.v",
    source "block-nvdla-sifive/vsrc/small/vmod/nvdla/sdp/NV_NVDLA_SDP_RDMA_reg.v",
    source "block-nvdla-sifive/vsrc/small/vmod/nvdla/sdp/NV_NVDLA_SDP_RDMA_pack.v",
    source "block-nvdla-sifive/vsrc/small/vmod/nvdla/sdp/NV_NVDLA_SDP_nrdma.v",
    source "block-nvdla-sifive/vsrc/small/vmod/nvdla/sdp/NV_NVDLA_SDP_mrdma.v",
    source "block-nvdla-sifive/vsrc/small/vmod/nvdla/sdp/NV_NVDLA_SDP_HLS_x2_int.v",
    source "block-nvdla-sifive/vsrc/small/vmod/nvdla/sdp/NV_NVDLA_SDP_HLS_x1_int.v",
    source "block-nvdla-sifive/vsrc/small/vmod/nvdla/sdp/NV_NVDLA_SDP_HLS_c.v",
    source "block-nvdla-sifive/vsrc/small/vmod/nvdla/sdp/NV_NVDLA_SDP_CORE_unpack.v",
    source "block-nvdla-sifive/vsrc/small/vmod/nvdla/sdp/NV_NVDLA_SDP_CORE_pack.v",
    source "block-nvdla-sifive/vsrc/small/vmod/nvdla/sdp/NV_NVDLA_SDP_CORE_gate.v",
    source "block-nvdla-sifive/vsrc/small/vmod/nvdla/sdp/NV_NVDLA_SDP_cmux.v",
    source "block-nvdla-sifive/vsrc/small/vmod/nvdla/sdp/NV_NVDLA_SDP_brdma.v",
    source "block-nvdla-sifive/vsrc/small/vmod/nvdla/pdp/NV_NVDLA_PDP_WDMA_dat.v",
    source "block-nvdla-sifive/vsrc/small/vmod/nvdla/pdp/NV_NVDLA_PDP_WDMA_cmd.v",
    source "block-nvdla-sifive/vsrc/small/vmod/nvdla/pdp/NV_NVDLA_PDP_slcg.v",
    source "block-nvdla-sifive/vsrc/small/vmod/nvdla/pdp/NV_NVDLA_PDP_REG_single.v",
    source "block-nvdla-sifive/vsrc/small/vmod/nvdla/pdp/NV_NVDLA_PDP_REG_dual.v",
    source "block-nvdla-sifive/vsrc/small/vmod/nvdla/pdp/NV_NVDLA_PDP_RDMA_reg.v",
    source "block-nvdla-sifive/vsrc/small/vmod/nvdla/pdp/NV_NVDLA_PDP_RDMA_ig.v",
    source "block-nvdla-sifive/vsrc/small/vmod/nvdla/pdp/NV_NVDLA_PDP_RDMA_eg.v",
    source "block-nvdla-sifive/vsrc/small/vmod/nvdla/pdp/NV_NVDLA_PDP_RDMA_cq.v",
    source "block-nvdla-sifive/vsrc/small/vmod/nvdla/pdp/NV_NVDLA_PDP_CORE_preproc.v",
    source "block-nvdla-sifive/vsrc/small/vmod/nvdla/pdp/NV_NVDLA_PDP_CORE_cal2d.v",
    source "block-nvdla-sifive/vsrc/small/vmod/nvdla/pdp/NV_NVDLA_PDP_CORE_cal1d.v",
    source "block-nvdla-sifive/vsrc/small/vmod/nvdla/nocif/NV_NVDLA_NOCIF_DRAM_WRITE_ig.v",
    source "block-nvdla-sifive/vsrc/small/vmod/nvdla/nocif/NV_NVDLA_NOCIF_DRAM_WRITE_eg.v",
    source "block-nvdla-sifive/vsrc/small/vmod/nvdla/nocif/NV_NVDLA_NOCIF_DRAM_WRITE_cq.v",
    source "block-nvdla-sifive/vsrc/small/vmod/nvdla/nocif/NV_NVDLA_NOCIF_DRAM_READ_ig.v",
    source "block-nvdla-sifive/vsrc/small/vmod/nvdla/nocif/NV_NVDLA_NOCIF_DRAM_READ_eg.v",
    source "block-nvdla-sifive/vsrc/small/vmod/nvdla/nocif/NV_NVDLA_NOCIF_DRAM_READ_cq.v",
    source "block-nvdla-sifive/vsrc/small/vmod/nvdla/nocif/NV_NVDLA_MCIF_CSB_reg.v",
    source "block-nvdla-sifive/vsrc/small/vmod/nvdla/glb/NV_NVDLA_GLB_CSB_reg.v",
    source "block-nvdla-sifive/vsrc/small/vmod/nvdla/nocif/NV_NVDLA_DMAIF_wr.v",
    source "block-nvdla-sifive/vsrc/small/vmod/nvdla/csc/NV_NVDLA_CSC_WL_dec.v",
    source "block-nvdla-sifive/vsrc/small/vmod/nvdla/csc/NV_NVDLA_CSC_single_reg.v",
    source "block-nvdla-sifive/vsrc/small/vmod/nvdla/csc/NV_NVDLA_CSC_SG_wt_fifo.v",
    source "block-nvdla-sifive/vsrc/small/vmod/nvdla/csc/NV_NVDLA_CSC_SG_dat_fifo.v",
    source "block-nvdla-sifive/vsrc/small/vmod/nvdla/csc/NV_NVDLA_CSC_dual_reg.v",
    source "block-nvdla-sifive/vsrc/small/vmod/nvdla/cmac/NV_NVDLA_CMAC_REG_single.v",
    source "block-nvdla-sifive/vsrc/small/vmod/nvdla/cmac/NV_NVDLA_CMAC_REG_dual.v",
    source "block-nvdla-sifive/vsrc/small/vmod/nvdla/cmac/NV_NVDLA_CMAC_CORE_slcg.v",
    source "block-nvdla-sifive/vsrc/small/vmod/nvdla/cmac/NV_NVDLA_CMAC_CORE_rt_out.v",
    source "block-nvdla-sifive/vsrc/small/vmod/nvdla/cmac/NV_NVDLA_CMAC_CORE_rt_in.v",
    source "block-nvdla-sifive/vsrc/small/vmod/nvdla/cmac/NV_NVDLA_CMAC_CORE_mac.v",
    source "block-nvdla-sifive/vsrc/small/vmod/nvdla/cmac/NV_NVDLA_CMAC_CORE_cfg.v",
    source "block-nvdla-sifive/vsrc/small/vmod/nvdla/cmac/NV_NVDLA_CMAC_CORE_active.v",
    source "block-nvdla-sifive/vsrc/small/vmod/nvdla/cdp/NV_NVDLA_CDP_slcg.v",
    source "block-nvdla-sifive/vsrc/small/vmod/nvdla/cdp/NV_NVDLA_CDP_REG_single.v",
    source "block-nvdla-sifive/vsrc/small/vmod/nvdla/cdp/NV_NVDLA_CDP_REG_dual.v",
    source "block-nvdla-sifive/vsrc/small/vmod/nvdla/cdp/NV_NVDLA_CDP_RDMA_reg.v",
    source "block-nvdla-sifive/vsrc/small/vmod/nvdla/cdp/NV_NVDLA_CDP_RDMA_ig.v",
    source "block-nvdla-sifive/vsrc/small/vmod/nvdla/cdp/NV_NVDLA_CDP_RDMA_eg.v",
    source "block-nvdla-sifive/vsrc/small/vmod/nvdla/cdp/NV_NVDLA_CDP_RDMA_cq.v",
    source "block-nvdla-sifive/vsrc/small/vmod/nvdla/cdp/NV_NVDLA_CDP_DP_syncfifo.v",
    source "block-nvdla-sifive/vsrc/small/vmod/nvdla/cdp/NV_NVDLA_CDP_DP_sum.v",
    source "block-nvdla-sifive/vsrc/small/vmod/nvdla/cdp/NV_NVDLA_CDP_DP_mul.v",
    source "block-nvdla-sifive/vsrc/small/vmod/nvdla/cdp/NV_NVDLA_CDP_DP_LUT_ctrl.v",
    source "block-nvdla-sifive/vsrc/small/vmod/nvdla/cdp/NV_NVDLA_CDP_DP_lut.v",
    source "block-nvdla-sifive/vsrc/small/vmod/nvdla/cdp/NV_NVDLA_CDP_DP_intp.v",
    source "block-nvdla-sifive/vsrc/small/vmod/nvdla/cdp/NV_NVDLA_CDP_DP_cvtout.v",
    source "block-nvdla-sifive/vsrc/small/vmod/nvdla/cdp/NV_NVDLA_CDP_DP_cvtin.v",
    source "block-nvdla-sifive/vsrc/small/vmod/nvdla/cdp/NV_NVDLA_CDP_DP_bufferin_tp1.v",
    source "block-nvdla-sifive/vsrc/small/vmod/nvdla/cdma/NV_NVDLA_CDMA_WT_fifo.v",
    source "block-nvdla-sifive/vsrc/small/vmod/nvdla/cdma/NV_NVDLA_CDMA_single_reg.v",
    source "block-nvdla-sifive/vsrc/small/vmod/nvdla/cdma/NV_NVDLA_CDMA_IMG_sg.v",
    source "block-nvdla-sifive/vsrc/small/vmod/nvdla/cdma/NV_NVDLA_CDMA_IMG_pack.v",
    source "block-nvdla-sifive/vsrc/small/vmod/nvdla/cdma/NV_NVDLA_CDMA_IMG_ctrl.v",
    source "block-nvdla-sifive/vsrc/small/vmod/nvdla/cdma/NV_NVDLA_CDMA_dual_reg.v",
    source "block-nvdla-sifive/vsrc/small/vmod/nvdla/cdma/NV_NVDLA_CDMA_DC_fifo.v",
    source "block-nvdla-sifive/vsrc/small/vmod/nvdla/cdma/NV_NVDLA_CDMA_CVT_cell.v",
    source "block-nvdla-sifive/vsrc/small/vmod/nvdla/cacc/NV_NVDLA_CACC_single_reg.v",
    source "block-nvdla-sifive/vsrc/small/vmod/nvdla/cacc/NV_NVDLA_CACC_dual_reg.v",
    source "block-nvdla-sifive/vsrc/small/vmod/nvdla/cacc/NV_NVDLA_CACC_CALC_int8.v",
    source "block-nvdla-sifive/vsrc/small/vmod/vlibs/MUX2D4.v",
    source "block-nvdla-sifive/vsrc/small/vmod/vlibs/sync_reset.v",
    source "block-nvdla-sifive/vsrc/small/vmod/vlibs/sync3d_s_ppp.v",
    source "block-nvdla-sifive/vsrc/small/vmod/vlibs/sync3d.v",
    source "block-nvdla-sifive/vsrc/small/vmod/rams/fpga/small_rams/nv_ram_rws_256x64.v",
    source "block-nvdla-sifive/vsrc/small/vmod/nvdla/sdp/NV_NVDLA_SDP_wdma.v",
    source "block-nvdla-sifive/vsrc/small/vmod/nvdla/sdp/NV_NVDLA_SDP_reg.v",
    source "block-nvdla-sifive/vsrc/small/vmod/nvdla/sdp/NV_NVDLA_SDP_rdma.v",
    source "block-nvdla-sifive/vsrc/small/vmod/nvdla/sdp/NV_NVDLA_SDP_core.v",
    source "block-nvdla-sifive/vsrc/small/vmod/nvdla/pdp/NV_NVDLA_PDP_wdma.v",
    source "block-nvdla-sifive/vsrc/small/vmod/nvdla/pdp/NV_NVDLA_PDP_reg.v",
    source "block-nvdla-sifive/vsrc/small/vmod/nvdla/pdp/NV_NVDLA_PDP_rdma.v",
    source "block-nvdla-sifive/vsrc/small/vmod/nvdla/pdp/NV_NVDLA_PDP_nan.v",
    source "block-nvdla-sifive/vsrc/small/vmod/nvdla/pdp/NV_NVDLA_PDP_core.v",
    source "block-nvdla-sifive/vsrc/small/vmod/nvdla/nocif/NV_NVDLA_NOCIF_DRAM_write.v",
    source "block-nvdla-sifive/vsrc/small/vmod/nvdla/nocif/NV_NVDLA_NOCIF_DRAM_read.v",
    source "block-nvdla-sifive/vsrc/small/vmod/nvdla/nocif/NV_NVDLA_MCIF_csb.v",
    source "block-nvdla-sifive/vsrc/small/vmod/nvdla/glb/NV_NVDLA_GLB_ic.v",
    source "block-nvdla-sifive/vsrc/small/vmod/nvdla/glb/NV_NVDLA_GLB_csb.v",
    source "block-nvdla-sifive/vsrc/small/vmod/nvdla/csc/NV_NVDLA_CSC_wl.v",
    source "block-nvdla-sifive/vsrc/small/vmod/nvdla/csc/NV_NVDLA_CSC_slcg.v",
    source "block-nvdla-sifive/vsrc/small/vmod/nvdla/csc/NV_NVDLA_CSC_sg.v",
    source "block-nvdla-sifive/vsrc/small/vmod/nvdla/csc/NV_NVDLA_CSC_regfile.v",
    source "block-nvdla-sifive/vsrc/small/vmod/nvdla/csc/NV_NVDLA_CSC_dl.v",
    source "block-nvdla-sifive/vsrc/small/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_falcon2csb_fifo.v",
    source "block-nvdla-sifive/vsrc/small/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_csb2falcon_fifo.v",
    source "block-nvdla-sifive/vsrc/small/vmod/nvdla/cmac/NV_NVDLA_CMAC_reg.v",
    source "block-nvdla-sifive/vsrc/small/vmod/nvdla/cmac/NV_NVDLA_CMAC_core.v",
    source "block-nvdla-sifive/vsrc/small/vmod/nvdla/cfgrom/NV_NVDLA_CFGROM_rom.v",
    source "block-nvdla-sifive/vsrc/small/vmod/nvdla/cdp/NV_NVDLA_CDP_wdma.v",
    source "block-nvdla-sifive/vsrc/small/vmod/nvdla/cdp/NV_NVDLA_CDP_reg.v",
    source "block-nvdla-sifive/vsrc/small/vmod/nvdla/cdp/NV_NVDLA_CDP_rdma.v",
    source "block-nvdla-sifive/vsrc/small/vmod/nvdla/cdp/NV_NVDLA_CDP_DP_nan.v",
    source "block-nvdla-sifive/vsrc/small/vmod/nvdla/cdp/NV_NVDLA_CDP_dp.v",
    source "block-nvdla-sifive/vsrc/small/vmod/nvdla/cdma/NV_NVDLA_CDMA_wt.v",
    source "block-nvdla-sifive/vsrc/small/vmod/nvdla/cdma/NV_NVDLA_CDMA_status.v",
    source "block-nvdla-sifive/vsrc/small/vmod/nvdla/cdma/NV_NVDLA_CDMA_slcg.v",
    source "block-nvdla-sifive/vsrc/small/vmod/nvdla/cdma/NV_NVDLA_CDMA_shared_buffer.v",
    source "block-nvdla-sifive/vsrc/small/vmod/nvdla/cdma/NV_NVDLA_CDMA_regfile.v",
    source "block-nvdla-sifive/vsrc/small/vmod/nvdla/cdma/NV_NVDLA_CDMA_img.v",
    source "block-nvdla-sifive/vsrc/small/vmod/nvdla/cdma/NV_NVDLA_CDMA_dma_mux.v",
    source "block-nvdla-sifive/vsrc/small/vmod/nvdla/cdma/NV_NVDLA_CDMA_dc.v",
    source "block-nvdla-sifive/vsrc/small/vmod/nvdla/cdma/NV_NVDLA_CDMA_cvt.v",
    source "block-nvdla-sifive/vsrc/small/vmod/nvdla/cacc/NV_NVDLA_CACC_slcg.v",
    source "block-nvdla-sifive/vsrc/small/vmod/nvdla/cacc/NV_NVDLA_CACC_regfile.v",
    source "block-nvdla-sifive/vsrc/small/vmod/nvdla/cacc/NV_NVDLA_CACC_delivery_ctrl.v",
    source "block-nvdla-sifive/vsrc/small/vmod/nvdla/cacc/NV_NVDLA_CACC_delivery_buffer.v",
    source "block-nvdla-sifive/vsrc/small/vmod/nvdla/cacc/NV_NVDLA_CACC_calculator.v",
    source "block-nvdla-sifive/vsrc/small/vmod/nvdla/cacc/NV_NVDLA_CACC_assembly_ctrl.v",
    source "block-nvdla-sifive/vsrc/small/vmod/nvdla/cacc/NV_NVDLA_CACC_assembly_buffer.v",
    source "block-nvdla-sifive/vsrc/small/vmod/nvdla/car/NV_NVDLA_sync3d_s.v",
    source "block-nvdla-sifive/vsrc/small/vmod/nvdla/car/NV_NVDLA_sync3d.v",
    source "block-nvdla-sifive/vsrc/small/vmod/nvdla/sdp/NV_NVDLA_sdp.v",
    source "block-nvdla-sifive/vsrc/small/vmod/nvdla/car/NV_NVDLA_reset.v",
    source "block-nvdla-sifive/vsrc/small/vmod/nvdla/pdp/NV_NVDLA_pdp.v",
    source "block-nvdla-sifive/vsrc/small/vmod/nvdla/nocif/NV_NVDLA_NOCIF_dram.v",
    source "block-nvdla-sifive/vsrc/small/vmod/nvdla/glb/NV_NVDLA_glb.v",
    source "block-nvdla-sifive/vsrc/small/vmod/nvdla/csc/NV_NVDLA_csc.v",
    source "block-nvdla-sifive/vsrc/small/vmod/nvdla/csb_master/NV_NVDLA_csb_master.v",
    source "block-nvdla-sifive/vsrc/small/vmod/nvdla/car/NV_NVDLA_core_reset.v",
    source "block-nvdla-sifive/vsrc/small/vmod/nvdla/cmac/NV_NVDLA_cmac.v",
    source "block-nvdla-sifive/vsrc/small/vmod/nvdla/cfgrom/NV_NVDLA_cfgrom.v",
    source "block-nvdla-sifive/vsrc/small/vmod/nvdla/cdp/NV_NVDLA_cdp.v",
    source "block-nvdla-sifive/vsrc/small/vmod/nvdla/cdma/NV_NVDLA_cdma.v",
    source "block-nvdla-sifive/vsrc/small/vmod/nvdla/cbuf/NV_NVDLA_cbuf.v",
    source "block-nvdla-sifive/vsrc/small/vmod/nvdla/cacc/NV_NVDLA_cacc.v",
    source "block-nvdla-sifive/vsrc/small/vmod/nvdla/top/NV_NVDLA_partition_p.v",
    source "block-nvdla-sifive/vsrc/small/vmod/nvdla/top/NV_NVDLA_partition_o.v",
    source "block-nvdla-sifive/vsrc/small/vmod/nvdla/top/NV_NVDLA_partition_m.v",
    source "block-nvdla-sifive/vsrc/small/vmod/nvdla/top/NV_NVDLA_partition_c.v",
    source "block-nvdla-sifive/vsrc/small/vmod/nvdla/top/NV_NVDLA_partition_a.v",
    source "block-nvdla-sifive/vsrc/small/vmod/nvdla/apb2csb/NV_NVDLA_apb2csb.v",
    source "block-nvdla-sifive/vsrc/small/vmod/nvdla/top/NV_nvdla.v",
    source "block-nvdla-sifive/vsrc/small/nvdla_small.v",
    source "block-nvdla-sifive/vsrc/defines/undefs",
    Nil
  makeBlackBoxHook name nvdlaSources, Nil
