
f303_rtc_wakesleep.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004400  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000021c  080045a0  080045a0  000145a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080047bc  080047bc  00020070  2**0
                  CONTENTS
  4 .ARM          00000000  080047bc  080047bc  00020070  2**0
                  CONTENTS
  5 .preinit_array 00000000  080047bc  080047bc  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080047bc  080047bc  000147bc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080047c0  080047c0  000147c0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  080047c4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001b0  20000070  08004834  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000220  08004834  00020220  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000a6d0  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001a77  00000000  00000000  0002a770  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000808  00000000  00000000  0002c1e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000760  00000000  00000000  0002c9f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002091f  00000000  00000000  0002d150  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000a225  00000000  00000000  0004da6f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c6199  00000000  00000000  00057c94  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0011de2d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002328  00000000  00000000  0011de80  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000070 	.word	0x20000070
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08004588 	.word	0x08004588

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000074 	.word	0x20000074
 80001dc:	08004588 	.word	0x08004588

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000290:	b580      	push	{r7, lr}
 8000292:	b082      	sub	sp, #8
 8000294:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000296:	f000 fd4d 	bl	8000d34 <HAL_Init>

  /* USER CODE BEGIN Init */

  HAL_PWR_DisableSleepOnExit();
 800029a:	f001 f8cb 	bl	8001434 <HAL_PWR_DisableSleepOnExit>
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800029e:	f000 f97f 	bl	80005a0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80002a2:	f000 fa3b 	bl	800071c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80002a6:	f000 fa09 	bl	80006bc <MX_USART2_UART_Init>
  MX_RTC_Init();
 80002aa:	f000 f9df 	bl	800066c <MX_RTC_Init>
  /* USER CODE BEGIN 2 */


	// reset LED
	HAL_GPIO_WritePin(LED_Output_GPIO_Port, LED_Output_Pin, RESET);
 80002ae:	2200      	movs	r2, #0
 80002b0:	2104      	movs	r1, #4
 80002b2:	48aa      	ldr	r0, [pc, #680]	; (800055c <main+0x2cc>)
 80002b4:	f001 f874 	bl	80013a0 <HAL_GPIO_WritePin>
	if (__HAL_PWR_GET_FLAG(PWR_FLAG_SB) != RESET) {
 80002b8:	4ba9      	ldr	r3, [pc, #676]	; (8000560 <main+0x2d0>)
 80002ba:	685b      	ldr	r3, [r3, #4]
 80002bc:	f003 0302 	and.w	r3, r3, #2
 80002c0:	2b02      	cmp	r3, #2
 80002c2:	d11e      	bne.n	8000302 <main+0x72>
		/* Clear Standby flag */
		__HAL_PWR_CLEAR_FLAG(PWR_FLAG_SB);
 80002c4:	4ba6      	ldr	r3, [pc, #664]	; (8000560 <main+0x2d0>)
 80002c6:	681b      	ldr	r3, [r3, #0]
 80002c8:	4aa5      	ldr	r2, [pc, #660]	; (8000560 <main+0x2d0>)
 80002ca:	f043 0308 	orr.w	r3, r3, #8
 80002ce:	6013      	str	r3, [r2, #0]
		__HAL_PWR_CLEAR_FLAG(PWR_FLAG_WU);
 80002d0:	4ba3      	ldr	r3, [pc, #652]	; (8000560 <main+0x2d0>)
 80002d2:	681b      	ldr	r3, [r3, #0]
 80002d4:	4aa2      	ldr	r2, [pc, #648]	; (8000560 <main+0x2d0>)
 80002d6:	f043 0304 	orr.w	r3, r3, #4
 80002da:	6013      	str	r3, [r2, #0]
//		__HAL_RTC_ALARM_CLEAR_FLAG(&hrtc, RTC_FLAG_ALRBF);
		// Check and Clear the Wakeup flag
//		if (__HAL_PWR_GET_FLAG(PWR_FLAG_WU) != RESET) {
//			__HAL_PWR_CLEAR_FLAG(PWR_FLAG_WU);
//		}
		HAL_RTCEx_AlarmBEventCallback(&hrtc);
 80002dc:	48a1      	ldr	r0, [pc, #644]	; (8000564 <main+0x2d4>)
 80002de:	f000 fb07 	bl	80008f0 <HAL_RTCEx_AlarmBEventCallback>
		sprintf((char *) msg, "inside flag clearing about beginning of main");
 80002e2:	49a1      	ldr	r1, [pc, #644]	; (8000568 <main+0x2d8>)
 80002e4:	48a1      	ldr	r0, [pc, #644]	; (800056c <main+0x2dc>)
 80002e6:	f003 fd21 	bl	8003d2c <siprintf>
		HAL_UART_Transmit(&huart2, (uint8_t*) msg, strlen(msg), 1000);
 80002ea:	48a0      	ldr	r0, [pc, #640]	; (800056c <main+0x2dc>)
 80002ec:	f7ff ff78 	bl	80001e0 <strlen>
 80002f0:	4603      	mov	r3, r0
 80002f2:	b29a      	uxth	r2, r3
 80002f4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80002f8:	499c      	ldr	r1, [pc, #624]	; (800056c <main+0x2dc>)
 80002fa:	489d      	ldr	r0, [pc, #628]	; (8000570 <main+0x2e0>)
 80002fc:	f003 f912 	bl	8003524 <HAL_UART_Transmit>
 8000300:	e0bc      	b.n	800047c <main+0x1ec>
//		sprintf((char*) msg, "else of main: GetTime/Date: %.2d:%.2d:%.2d\r\n",
//				stimestructureget.Hours, stimestructureget.Minutes,
//				stimestructureget.Seconds);
//		HAL_UART_Transmit(&huart2, (uint8_t*) msg, strlen(msg), 1000);

		sprintf((char*) msg, "Setting RTC time and date\r\n");
 8000302:	499c      	ldr	r1, [pc, #624]	; (8000574 <main+0x2e4>)
 8000304:	4899      	ldr	r0, [pc, #612]	; (800056c <main+0x2dc>)
 8000306:	f003 fd11 	bl	8003d2c <siprintf>
		HAL_UART_Transmit(&huart2, (uint8_t*) msg, strlen(msg), 1000);
 800030a:	4898      	ldr	r0, [pc, #608]	; (800056c <main+0x2dc>)
 800030c:	f7ff ff68 	bl	80001e0 <strlen>
 8000310:	4603      	mov	r3, r0
 8000312:	b29a      	uxth	r2, r3
 8000314:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000318:	4994      	ldr	r1, [pc, #592]	; (800056c <main+0x2dc>)
 800031a:	4895      	ldr	r0, [pc, #596]	; (8000570 <main+0x2e0>)
 800031c:	f003 f902 	bl	8003524 <HAL_UART_Transmit>

		HAL_RTC_GetTime(&hrtc, &stimestructureget, RTC_FORMAT_BIN);
 8000320:	2200      	movs	r2, #0
 8000322:	4995      	ldr	r1, [pc, #596]	; (8000578 <main+0x2e8>)
 8000324:	488f      	ldr	r0, [pc, #572]	; (8000564 <main+0x2d4>)
 8000326:	f002 fd4d 	bl	8002dc4 <HAL_RTC_GetTime>
		HAL_RTC_GetDate(&hrtc, &sdatestructureget, RTC_FORMAT_BIN);
 800032a:	2200      	movs	r2, #0
 800032c:	4993      	ldr	r1, [pc, #588]	; (800057c <main+0x2ec>)
 800032e:	488d      	ldr	r0, [pc, #564]	; (8000564 <main+0x2d4>)
 8000330:	f002 fe4d 	bl	8002fce <HAL_RTC_GetDate>
		sprintf((char*) msg, "time is now: GetTime/Date: %.2d:%.2d:%.2d\r\n",
				stimestructureget.Hours, stimestructureget.Minutes,
 8000334:	4b90      	ldr	r3, [pc, #576]	; (8000578 <main+0x2e8>)
 8000336:	781b      	ldrb	r3, [r3, #0]
		sprintf((char*) msg, "time is now: GetTime/Date: %.2d:%.2d:%.2d\r\n",
 8000338:	461a      	mov	r2, r3
				stimestructureget.Hours, stimestructureget.Minutes,
 800033a:	4b8f      	ldr	r3, [pc, #572]	; (8000578 <main+0x2e8>)
 800033c:	785b      	ldrb	r3, [r3, #1]
		sprintf((char*) msg, "time is now: GetTime/Date: %.2d:%.2d:%.2d\r\n",
 800033e:	4619      	mov	r1, r3
				stimestructureget.Seconds);
 8000340:	4b8d      	ldr	r3, [pc, #564]	; (8000578 <main+0x2e8>)
 8000342:	789b      	ldrb	r3, [r3, #2]
		sprintf((char*) msg, "time is now: GetTime/Date: %.2d:%.2d:%.2d\r\n",
 8000344:	9300      	str	r3, [sp, #0]
 8000346:	460b      	mov	r3, r1
 8000348:	498d      	ldr	r1, [pc, #564]	; (8000580 <main+0x2f0>)
 800034a:	4888      	ldr	r0, [pc, #544]	; (800056c <main+0x2dc>)
 800034c:	f003 fcee 	bl	8003d2c <siprintf>
		HAL_UART_Transmit(&huart2, (uint8_t*) msg, strlen(msg), 1000);
 8000350:	4886      	ldr	r0, [pc, #536]	; (800056c <main+0x2dc>)
 8000352:	f7ff ff45 	bl	80001e0 <strlen>
 8000356:	4603      	mov	r3, r0
 8000358:	b29a      	uxth	r2, r3
 800035a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800035e:	4983      	ldr	r1, [pc, #524]	; (800056c <main+0x2dc>)
 8000360:	4883      	ldr	r0, [pc, #524]	; (8000570 <main+0x2e0>)
 8000362:	f003 f8df 	bl	8003524 <HAL_UART_Transmit>

		stimestructureget.Hours = 0x11;
 8000366:	4b84      	ldr	r3, [pc, #528]	; (8000578 <main+0x2e8>)
 8000368:	2211      	movs	r2, #17
 800036a:	701a      	strb	r2, [r3, #0]
		stimestructureget.Minutes = 0x11;
 800036c:	4b82      	ldr	r3, [pc, #520]	; (8000578 <main+0x2e8>)
 800036e:	2211      	movs	r2, #17
 8000370:	705a      	strb	r2, [r3, #1]
		stimestructureget.Seconds = 0x00;
 8000372:	4b81      	ldr	r3, [pc, #516]	; (8000578 <main+0x2e8>)
 8000374:	2200      	movs	r2, #0
 8000376:	709a      	strb	r2, [r3, #2]
		stimestructureget.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8000378:	4b7f      	ldr	r3, [pc, #508]	; (8000578 <main+0x2e8>)
 800037a:	2200      	movs	r2, #0
 800037c:	60da      	str	r2, [r3, #12]
		stimestructureget.StoreOperation = RTC_STOREOPERATION_RESET;
 800037e:	4b7e      	ldr	r3, [pc, #504]	; (8000578 <main+0x2e8>)
 8000380:	2200      	movs	r2, #0
 8000382:	611a      	str	r2, [r3, #16]
		if (HAL_RTC_SetTime(&hrtc, &stimestructureget, RTC_FORMAT_BCD)
 8000384:	2201      	movs	r2, #1
 8000386:	497c      	ldr	r1, [pc, #496]	; (8000578 <main+0x2e8>)
 8000388:	4876      	ldr	r0, [pc, #472]	; (8000564 <main+0x2d4>)
 800038a:	f002 fc5e 	bl	8002c4a <HAL_RTC_SetTime>
 800038e:	4603      	mov	r3, r0
 8000390:	2b00      	cmp	r3, #0
 8000392:	d001      	beq.n	8000398 <main+0x108>
				!= HAL_OK) {
			Error_Handler();
 8000394:	f000 fb80 	bl	8000a98 <Error_Handler>
		}
		sdatestructureget.WeekDay = RTC_WEEKDAY_MONDAY;
 8000398:	4b78      	ldr	r3, [pc, #480]	; (800057c <main+0x2ec>)
 800039a:	2201      	movs	r2, #1
 800039c:	701a      	strb	r2, [r3, #0]
		sdatestructureget.Month = RTC_MONTH_APRIL;
 800039e:	4b77      	ldr	r3, [pc, #476]	; (800057c <main+0x2ec>)
 80003a0:	2204      	movs	r2, #4
 80003a2:	705a      	strb	r2, [r3, #1]
		sdatestructureget.Date = 0x12;
 80003a4:	4b75      	ldr	r3, [pc, #468]	; (800057c <main+0x2ec>)
 80003a6:	2212      	movs	r2, #18
 80003a8:	709a      	strb	r2, [r3, #2]
		sdatestructureget.Year = 0x21;
 80003aa:	4b74      	ldr	r3, [pc, #464]	; (800057c <main+0x2ec>)
 80003ac:	2221      	movs	r2, #33	; 0x21
 80003ae:	70da      	strb	r2, [r3, #3]

		if (HAL_RTC_SetDate(&hrtc, &sdatestructureget, RTC_FORMAT_BCD)
 80003b0:	2201      	movs	r2, #1
 80003b2:	4972      	ldr	r1, [pc, #456]	; (800057c <main+0x2ec>)
 80003b4:	486b      	ldr	r0, [pc, #428]	; (8000564 <main+0x2d4>)
 80003b6:	f002 fd63 	bl	8002e80 <HAL_RTC_SetDate>
 80003ba:	4603      	mov	r3, r0
 80003bc:	2b00      	cmp	r3, #0
 80003be:	d001      	beq.n	80003c4 <main+0x134>
				!= HAL_OK) {
			Error_Handler();
 80003c0:	f000 fb6a 	bl	8000a98 <Error_Handler>
		}

		/** Enable the Alarm A */
		sAlarmA.AlarmTime.Hours = 0x11;
 80003c4:	4b6f      	ldr	r3, [pc, #444]	; (8000584 <main+0x2f4>)
 80003c6:	2211      	movs	r2, #17
 80003c8:	701a      	strb	r2, [r3, #0]
		sAlarmA.AlarmTime.Minutes = 0x55;
 80003ca:	4b6e      	ldr	r3, [pc, #440]	; (8000584 <main+0x2f4>)
 80003cc:	2255      	movs	r2, #85	; 0x55
 80003ce:	705a      	strb	r2, [r3, #1]
		sAlarmA.AlarmTime.Seconds = 0x05;
 80003d0:	4b6c      	ldr	r3, [pc, #432]	; (8000584 <main+0x2f4>)
 80003d2:	2205      	movs	r2, #5
 80003d4:	709a      	strb	r2, [r3, #2]
		sAlarmA.AlarmTime.SubSeconds = 0x0;
 80003d6:	4b6b      	ldr	r3, [pc, #428]	; (8000584 <main+0x2f4>)
 80003d8:	2200      	movs	r2, #0
 80003da:	605a      	str	r2, [r3, #4]
		sAlarmA.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 80003dc:	4b69      	ldr	r3, [pc, #420]	; (8000584 <main+0x2f4>)
 80003de:	2200      	movs	r2, #0
 80003e0:	60da      	str	r2, [r3, #12]
		sAlarmA.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 80003e2:	4b68      	ldr	r3, [pc, #416]	; (8000584 <main+0x2f4>)
 80003e4:	2200      	movs	r2, #0
 80003e6:	611a      	str	r2, [r3, #16]
		sAlarmA.AlarmMask = RTC_ALARMMASK_DATEWEEKDAY | RTC_ALARMMASK_HOURS | RTC_ALARMMASK_MINUTES;
 80003e8:	4b66      	ldr	r3, [pc, #408]	; (8000584 <main+0x2f4>)
 80003ea:	4a67      	ldr	r2, [pc, #412]	; (8000588 <main+0x2f8>)
 80003ec:	615a      	str	r2, [r3, #20]
//		sAlarmA.AlarmMask = RTC_ALARMMASK_ALL;
		sAlarmA.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_NONE;
 80003ee:	4b65      	ldr	r3, [pc, #404]	; (8000584 <main+0x2f4>)
 80003f0:	f04f 6270 	mov.w	r2, #251658240	; 0xf000000
 80003f4:	619a      	str	r2, [r3, #24]
		sAlarmA.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 80003f6:	4b63      	ldr	r3, [pc, #396]	; (8000584 <main+0x2f4>)
 80003f8:	2200      	movs	r2, #0
 80003fa:	61da      	str	r2, [r3, #28]
		sAlarmA.AlarmDateWeekDay = 0x1;
 80003fc:	4b61      	ldr	r3, [pc, #388]	; (8000584 <main+0x2f4>)
 80003fe:	2201      	movs	r2, #1
 8000400:	f883 2020 	strb.w	r2, [r3, #32]
		sAlarmA.Alarm = RTC_ALARM_A;
 8000404:	4b5f      	ldr	r3, [pc, #380]	; (8000584 <main+0x2f4>)
 8000406:	f44f 7280 	mov.w	r2, #256	; 0x100
 800040a:	625a      	str	r2, [r3, #36]	; 0x24
		if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarmA, RTC_FORMAT_BCD) != HAL_OK) {
 800040c:	2201      	movs	r2, #1
 800040e:	495d      	ldr	r1, [pc, #372]	; (8000584 <main+0x2f4>)
 8000410:	4854      	ldr	r0, [pc, #336]	; (8000564 <main+0x2d4>)
 8000412:	f002 fe2b 	bl	800306c <HAL_RTC_SetAlarm_IT>
 8000416:	4603      	mov	r3, r0
 8000418:	2b00      	cmp	r3, #0
 800041a:	d001      	beq.n	8000420 <main+0x190>
			Error_Handler();
 800041c:	f000 fb3c 	bl	8000a98 <Error_Handler>
		}
		/** Enable the Alarm B */
		sAlarmB.AlarmTime.Hours = 0x11;
 8000420:	4b5a      	ldr	r3, [pc, #360]	; (800058c <main+0x2fc>)
 8000422:	2211      	movs	r2, #17
 8000424:	701a      	strb	r2, [r3, #0]
		sAlarmB.AlarmTime.Minutes = 0x42;
 8000426:	4b59      	ldr	r3, [pc, #356]	; (800058c <main+0x2fc>)
 8000428:	2242      	movs	r2, #66	; 0x42
 800042a:	705a      	strb	r2, [r3, #1]
		sAlarmB.AlarmTime.Seconds = 0x15;
 800042c:	4b57      	ldr	r3, [pc, #348]	; (800058c <main+0x2fc>)
 800042e:	2215      	movs	r2, #21
 8000430:	709a      	strb	r2, [r3, #2]
		sAlarmB.AlarmTime.SubSeconds = 0x0;
 8000432:	4b56      	ldr	r3, [pc, #344]	; (800058c <main+0x2fc>)
 8000434:	2200      	movs	r2, #0
 8000436:	605a      	str	r2, [r3, #4]
		sAlarmB.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8000438:	4b54      	ldr	r3, [pc, #336]	; (800058c <main+0x2fc>)
 800043a:	2200      	movs	r2, #0
 800043c:	60da      	str	r2, [r3, #12]
		sAlarmB.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 800043e:	4b53      	ldr	r3, [pc, #332]	; (800058c <main+0x2fc>)
 8000440:	2200      	movs	r2, #0
 8000442:	611a      	str	r2, [r3, #16]
		sAlarmB.AlarmMask = RTC_ALARMMASK_DATEWEEKDAY | RTC_ALARMMASK_HOURS | RTC_ALARMMASK_MINUTES;
 8000444:	4b51      	ldr	r3, [pc, #324]	; (800058c <main+0x2fc>)
 8000446:	4a50      	ldr	r2, [pc, #320]	; (8000588 <main+0x2f8>)
 8000448:	615a      	str	r2, [r3, #20]
//		sAlarmB.AlarmMask = RTC_ALARMMASK_ALL;
		sAlarmB.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_NONE;
 800044a:	4b50      	ldr	r3, [pc, #320]	; (800058c <main+0x2fc>)
 800044c:	f04f 6270 	mov.w	r2, #251658240	; 0xf000000
 8000450:	619a      	str	r2, [r3, #24]
		sAlarmB.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 8000452:	4b4e      	ldr	r3, [pc, #312]	; (800058c <main+0x2fc>)
 8000454:	2200      	movs	r2, #0
 8000456:	61da      	str	r2, [r3, #28]
		sAlarmB.AlarmDateWeekDay = 0x1;
 8000458:	4b4c      	ldr	r3, [pc, #304]	; (800058c <main+0x2fc>)
 800045a:	2201      	movs	r2, #1
 800045c:	f883 2020 	strb.w	r2, [r3, #32]
		sAlarmB.Alarm = RTC_ALARM_B;
 8000460:	4b4a      	ldr	r3, [pc, #296]	; (800058c <main+0x2fc>)
 8000462:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000466:	625a      	str	r2, [r3, #36]	; 0x24
		if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarmB, RTC_FORMAT_BCD) != HAL_OK) {
 8000468:	2201      	movs	r2, #1
 800046a:	4948      	ldr	r1, [pc, #288]	; (800058c <main+0x2fc>)
 800046c:	483d      	ldr	r0, [pc, #244]	; (8000564 <main+0x2d4>)
 800046e:	f002 fdfd 	bl	800306c <HAL_RTC_SetAlarm_IT>
 8000472:	4603      	mov	r3, r0
 8000474:	2b00      	cmp	r3, #0
 8000476:	d001      	beq.n	800047c <main+0x1ec>
			Error_Handler();
 8000478:	f000 fb0e 	bl	8000a98 <Error_Handler>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  pollAlarmInterruptFlag();
 800047c:	f000 faf2 	bl	8000a64 <pollAlarmInterruptFlag>
	  if (alarmAOccurred) {
 8000480:	4b43      	ldr	r3, [pc, #268]	; (8000590 <main+0x300>)
 8000482:	781b      	ldrb	r3, [r3, #0]
 8000484:	b2db      	uxtb	r3, r3
 8000486:	2b00      	cmp	r3, #0
 8000488:	d018      	beq.n	80004bc <main+0x22c>
		  sprintf((char *)msg, "entered alarmAOccurred in while loop, going to sleep\r\n");
 800048a:	4942      	ldr	r1, [pc, #264]	; (8000594 <main+0x304>)
 800048c:	4837      	ldr	r0, [pc, #220]	; (800056c <main+0x2dc>)
 800048e:	f003 fc4d 	bl	8003d2c <siprintf>
		  HAL_UART_Transmit(&huart2, (uint8_t *)msg, strlen(msg), 1000);
 8000492:	4836      	ldr	r0, [pc, #216]	; (800056c <main+0x2dc>)
 8000494:	f7ff fea4 	bl	80001e0 <strlen>
 8000498:	4603      	mov	r3, r0
 800049a:	b29a      	uxth	r2, r3
 800049c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80004a0:	4932      	ldr	r1, [pc, #200]	; (800056c <main+0x2dc>)
 80004a2:	4833      	ldr	r0, [pc, #204]	; (8000570 <main+0x2e0>)
 80004a4:	f003 f83e 	bl	8003524 <HAL_UART_Transmit>

//		  __HAL_PWR_CLEAR_FLAG(PWR_FLAG_SB); // not necessary to clear this flag
		  __HAL_PWR_CLEAR_FLAG(PWR_FLAG_WU);
 80004a8:	4b2d      	ldr	r3, [pc, #180]	; (8000560 <main+0x2d0>)
 80004aa:	681b      	ldr	r3, [r3, #0]
 80004ac:	4a2c      	ldr	r2, [pc, #176]	; (8000560 <main+0x2d0>)
 80004ae:	f043 0304 	orr.w	r3, r3, #4
 80004b2:	6013      	str	r3, [r2, #0]
		  HAL_SuspendTick(); // systick generates interrupts which may wake the processor
 80004b4:	f000 fcc8 	bl	8000e48 <HAL_SuspendTick>
		  HAL_PWR_EnterSTANDBYMode();
 80004b8:	f000 ffa4 	bl	8001404 <HAL_PWR_EnterSTANDBYMode>
	  //	  uint8_t tx_buffer[1000];
	  //	  sprintf((char *)tx_buffer, "TIME -- Hour:%hu\t\t Minute:%hu\t Second:%hu\n\r\n", (uint16_t)stimestructureget.Hours, (uint16_t)stimestructureget.Minutes, (uint16_t)stimestructureget.Seconds);
	  //	  HAL_UART_Transmit(&huart2, tx_buffer, strlen((char const *) tx_buffer), 1000);

	  // if this loop is entered, blink led really fast
	  HAL_RTC_GetTime(&hrtc, &stimestructureget, RTC_FORMAT_BIN);
 80004bc:	2200      	movs	r2, #0
 80004be:	492e      	ldr	r1, [pc, #184]	; (8000578 <main+0x2e8>)
 80004c0:	4828      	ldr	r0, [pc, #160]	; (8000564 <main+0x2d4>)
 80004c2:	f002 fc7f 	bl	8002dc4 <HAL_RTC_GetTime>
	  HAL_RTC_GetDate(&hrtc, &sdatestructureget, RTC_FORMAT_BIN);
 80004c6:	2200      	movs	r2, #0
 80004c8:	492c      	ldr	r1, [pc, #176]	; (800057c <main+0x2ec>)
 80004ca:	4826      	ldr	r0, [pc, #152]	; (8000564 <main+0x2d4>)
 80004cc:	f002 fd7f 	bl	8002fce <HAL_RTC_GetDate>
	  sprintf((char*) msg, "main, current: GetTime/Date: %.2d:%.2d:%.2d\r\n",
				stimestructureget.Hours, stimestructureget.Minutes,
 80004d0:	4b29      	ldr	r3, [pc, #164]	; (8000578 <main+0x2e8>)
 80004d2:	781b      	ldrb	r3, [r3, #0]
	  sprintf((char*) msg, "main, current: GetTime/Date: %.2d:%.2d:%.2d\r\n",
 80004d4:	461a      	mov	r2, r3
				stimestructureget.Hours, stimestructureget.Minutes,
 80004d6:	4b28      	ldr	r3, [pc, #160]	; (8000578 <main+0x2e8>)
 80004d8:	785b      	ldrb	r3, [r3, #1]
	  sprintf((char*) msg, "main, current: GetTime/Date: %.2d:%.2d:%.2d\r\n",
 80004da:	4619      	mov	r1, r3
				stimestructureget.Seconds);
 80004dc:	4b26      	ldr	r3, [pc, #152]	; (8000578 <main+0x2e8>)
 80004de:	789b      	ldrb	r3, [r3, #2]
	  sprintf((char*) msg, "main, current: GetTime/Date: %.2d:%.2d:%.2d\r\n",
 80004e0:	9300      	str	r3, [sp, #0]
 80004e2:	460b      	mov	r3, r1
 80004e4:	492c      	ldr	r1, [pc, #176]	; (8000598 <main+0x308>)
 80004e6:	4821      	ldr	r0, [pc, #132]	; (800056c <main+0x2dc>)
 80004e8:	f003 fc20 	bl	8003d2c <siprintf>
	  HAL_UART_Transmit(&huart2, (uint8_t*) msg, strlen(msg), 1000);
 80004ec:	481f      	ldr	r0, [pc, #124]	; (800056c <main+0x2dc>)
 80004ee:	f7ff fe77 	bl	80001e0 <strlen>
 80004f2:	4603      	mov	r3, r0
 80004f4:	b29a      	uxth	r2, r3
 80004f6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80004fa:	491c      	ldr	r1, [pc, #112]	; (800056c <main+0x2dc>)
 80004fc:	481c      	ldr	r0, [pc, #112]	; (8000570 <main+0x2e0>)
 80004fe:	f003 f811 	bl	8003524 <HAL_UART_Transmit>
	  sprintf((char*) msg, "alarmA flag: %d\talarmB flag: %d\r\n\n", __HAL_RTC_ALARM_GET_FLAG(&hrtc, RTC_FLAG_ALRAF), __HAL_RTC_ALARM_GET_FLAG(&hrtc, RTC_FLAG_ALRBF));
 8000502:	4b18      	ldr	r3, [pc, #96]	; (8000564 <main+0x2d4>)
 8000504:	681b      	ldr	r3, [r3, #0]
 8000506:	68db      	ldr	r3, [r3, #12]
 8000508:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800050c:	2b00      	cmp	r3, #0
 800050e:	bf14      	ite	ne
 8000510:	2301      	movne	r3, #1
 8000512:	2300      	moveq	r3, #0
 8000514:	b2db      	uxtb	r3, r3
 8000516:	461a      	mov	r2, r3
 8000518:	4b12      	ldr	r3, [pc, #72]	; (8000564 <main+0x2d4>)
 800051a:	681b      	ldr	r3, [r3, #0]
 800051c:	68db      	ldr	r3, [r3, #12]
 800051e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000522:	2b00      	cmp	r3, #0
 8000524:	bf14      	ite	ne
 8000526:	2301      	movne	r3, #1
 8000528:	2300      	moveq	r3, #0
 800052a:	b2db      	uxtb	r3, r3
 800052c:	491b      	ldr	r1, [pc, #108]	; (800059c <main+0x30c>)
 800052e:	480f      	ldr	r0, [pc, #60]	; (800056c <main+0x2dc>)
 8000530:	f003 fbfc 	bl	8003d2c <siprintf>
	  HAL_UART_Transmit(&huart2, (uint8_t*) msg, strlen(msg), 1000);
 8000534:	480d      	ldr	r0, [pc, #52]	; (800056c <main+0x2dc>)
 8000536:	f7ff fe53 	bl	80001e0 <strlen>
 800053a:	4603      	mov	r3, r0
 800053c:	b29a      	uxth	r2, r3
 800053e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000542:	490a      	ldr	r1, [pc, #40]	; (800056c <main+0x2dc>)
 8000544:	480a      	ldr	r0, [pc, #40]	; (8000570 <main+0x2e0>)
 8000546:	f002 ffed 	bl	8003524 <HAL_UART_Transmit>
	  HAL_GPIO_TogglePin(LED_Output_GPIO_Port, LED_Output_Pin);
 800054a:	2104      	movs	r1, #4
 800054c:	4803      	ldr	r0, [pc, #12]	; (800055c <main+0x2cc>)
 800054e:	f000 ff3f 	bl	80013d0 <HAL_GPIO_TogglePin>
//				__HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
//			__HAL_RTC_WRITEPROTECTION_ENABLE(&hrtc);
//			__HAL_RTC_ALARM_EXTI_CLEAR_FLAG();


	HAL_Delay(100);
 8000552:	2064      	movs	r0, #100	; 0x64
 8000554:	f000 fc54 	bl	8000e00 <HAL_Delay>
	  pollAlarmInterruptFlag();
 8000558:	e790      	b.n	800047c <main+0x1ec>
 800055a:	bf00      	nop
 800055c:	48000800 	.word	0x48000800
 8000560:	40007000 	.word	0x40007000
 8000564:	20000154 	.word	0x20000154
 8000568:	080045a0 	.word	0x080045a0
 800056c:	200000c4 	.word	0x200000c4
 8000570:	20000188 	.word	0x20000188
 8000574:	080045d0 	.word	0x080045d0
 8000578:	20000174 	.word	0x20000174
 800057c:	20000128 	.word	0x20000128
 8000580:	080045ec 	.word	0x080045ec
 8000584:	2000012c 	.word	0x2000012c
 8000588:	80808000 	.word	0x80808000
 800058c:	2000009c 	.word	0x2000009c
 8000590:	2000008c 	.word	0x2000008c
 8000594:	08004618 	.word	0x08004618
 8000598:	08004650 	.word	0x08004650
 800059c:	08004680 	.word	0x08004680

080005a0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80005a0:	b580      	push	{r7, lr}
 80005a2:	b0a6      	sub	sp, #152	; 0x98
 80005a4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80005a6:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80005aa:	2228      	movs	r2, #40	; 0x28
 80005ac:	2100      	movs	r1, #0
 80005ae:	4618      	mov	r0, r3
 80005b0:	f003 fbb4 	bl	8003d1c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80005b4:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80005b8:	2200      	movs	r2, #0
 80005ba:	601a      	str	r2, [r3, #0]
 80005bc:	605a      	str	r2, [r3, #4]
 80005be:	609a      	str	r2, [r3, #8]
 80005c0:	60da      	str	r2, [r3, #12]
 80005c2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80005c4:	1d3b      	adds	r3, r7, #4
 80005c6:	2258      	movs	r2, #88	; 0x58
 80005c8:	2100      	movs	r1, #0
 80005ca:	4618      	mov	r0, r3
 80005cc:	f003 fba6 	bl	8003d1c <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 80005d0:	230a      	movs	r3, #10
 80005d2:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80005d4:	2301      	movs	r3, #1
 80005d6:	67fb      	str	r3, [r7, #124]	; 0x7c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80005d8:	2310      	movs	r3, #16
 80005da:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80005de:	2301      	movs	r3, #1
 80005e0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80005e4:	2302      	movs	r3, #2
 80005e6:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80005ea:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80005ee:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80005f2:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 80005f6:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 80005fa:	2300      	movs	r3, #0
 80005fc:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000600:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8000604:	4618      	mov	r0, r3
 8000606:	f000 ff25 	bl	8001454 <HAL_RCC_OscConfig>
 800060a:	4603      	mov	r3, r0
 800060c:	2b00      	cmp	r3, #0
 800060e:	d001      	beq.n	8000614 <SystemClock_Config+0x74>
  {
    Error_Handler();
 8000610:	f000 fa42 	bl	8000a98 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000614:	230f      	movs	r3, #15
 8000616:	65fb      	str	r3, [r7, #92]	; 0x5c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000618:	2302      	movs	r3, #2
 800061a:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800061c:	2300      	movs	r3, #0
 800061e:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000620:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000624:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000626:	2300      	movs	r3, #0
 8000628:	66fb      	str	r3, [r7, #108]	; 0x6c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800062a:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 800062e:	2102      	movs	r1, #2
 8000630:	4618      	mov	r0, r3
 8000632:	f001 fe25 	bl	8002280 <HAL_RCC_ClockConfig>
 8000636:	4603      	mov	r3, r0
 8000638:	2b00      	cmp	r3, #0
 800063a:	d001      	beq.n	8000640 <SystemClock_Config+0xa0>
  {
    Error_Handler();
 800063c:	f000 fa2c 	bl	8000a98 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_RTC;
 8000640:	4b09      	ldr	r3, [pc, #36]	; (8000668 <SystemClock_Config+0xc8>)
 8000642:	607b      	str	r3, [r7, #4]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000644:	2300      	movs	r3, #0
 8000646:	613b      	str	r3, [r7, #16]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8000648:	f44f 7300 	mov.w	r3, #512	; 0x200
 800064c:	60bb      	str	r3, [r7, #8]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800064e:	1d3b      	adds	r3, r7, #4
 8000650:	4618      	mov	r0, r3
 8000652:	f002 f84b 	bl	80026ec <HAL_RCCEx_PeriphCLKConfig>
 8000656:	4603      	mov	r3, r0
 8000658:	2b00      	cmp	r3, #0
 800065a:	d001      	beq.n	8000660 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 800065c:	f000 fa1c 	bl	8000a98 <Error_Handler>
  }
}
 8000660:	bf00      	nop
 8000662:	3798      	adds	r7, #152	; 0x98
 8000664:	46bd      	mov	sp, r7
 8000666:	bd80      	pop	{r7, pc}
 8000668:	00010002 	.word	0x00010002

0800066c <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 800066c:	b580      	push	{r7, lr}
 800066e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8000670:	4b10      	ldr	r3, [pc, #64]	; (80006b4 <MX_RTC_Init+0x48>)
 8000672:	4a11      	ldr	r2, [pc, #68]	; (80006b8 <MX_RTC_Init+0x4c>)
 8000674:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8000676:	4b0f      	ldr	r3, [pc, #60]	; (80006b4 <MX_RTC_Init+0x48>)
 8000678:	2200      	movs	r2, #0
 800067a:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 800067c:	4b0d      	ldr	r3, [pc, #52]	; (80006b4 <MX_RTC_Init+0x48>)
 800067e:	227f      	movs	r2, #127	; 0x7f
 8000680:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8000682:	4b0c      	ldr	r3, [pc, #48]	; (80006b4 <MX_RTC_Init+0x48>)
 8000684:	22ff      	movs	r2, #255	; 0xff
 8000686:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8000688:	4b0a      	ldr	r3, [pc, #40]	; (80006b4 <MX_RTC_Init+0x48>)
 800068a:	2200      	movs	r2, #0
 800068c:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 800068e:	4b09      	ldr	r3, [pc, #36]	; (80006b4 <MX_RTC_Init+0x48>)
 8000690:	2200      	movs	r2, #0
 8000692:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8000694:	4b07      	ldr	r3, [pc, #28]	; (80006b4 <MX_RTC_Init+0x48>)
 8000696:	2200      	movs	r2, #0
 8000698:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 800069a:	4806      	ldr	r0, [pc, #24]	; (80006b4 <MX_RTC_Init+0x48>)
 800069c:	f002 fa44 	bl	8002b28 <HAL_RTC_Init>
 80006a0:	4603      	mov	r3, r0
 80006a2:	2b00      	cmp	r3, #0
 80006a4:	d001      	beq.n	80006aa <MX_RTC_Init+0x3e>
  {
    Error_Handler();
 80006a6:	f000 f9f7 	bl	8000a98 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */


  /* USER CODE BEGIN RTC_Init 2 */
  HAL_RTC_MspInit(&hrtc);
 80006aa:	4802      	ldr	r0, [pc, #8]	; (80006b4 <MX_RTC_Init+0x48>)
 80006ac:	f000 fa2e 	bl	8000b0c <HAL_RTC_MspInit>
  /* USER CODE END RTC_Init 2 */

}
 80006b0:	bf00      	nop
 80006b2:	bd80      	pop	{r7, pc}
 80006b4:	20000154 	.word	0x20000154
 80006b8:	40002800 	.word	0x40002800

080006bc <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80006bc:	b580      	push	{r7, lr}
 80006be:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80006c0:	4b14      	ldr	r3, [pc, #80]	; (8000714 <MX_USART2_UART_Init+0x58>)
 80006c2:	4a15      	ldr	r2, [pc, #84]	; (8000718 <MX_USART2_UART_Init+0x5c>)
 80006c4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 38400;
 80006c6:	4b13      	ldr	r3, [pc, #76]	; (8000714 <MX_USART2_UART_Init+0x58>)
 80006c8:	f44f 4216 	mov.w	r2, #38400	; 0x9600
 80006cc:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80006ce:	4b11      	ldr	r3, [pc, #68]	; (8000714 <MX_USART2_UART_Init+0x58>)
 80006d0:	2200      	movs	r2, #0
 80006d2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80006d4:	4b0f      	ldr	r3, [pc, #60]	; (8000714 <MX_USART2_UART_Init+0x58>)
 80006d6:	2200      	movs	r2, #0
 80006d8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80006da:	4b0e      	ldr	r3, [pc, #56]	; (8000714 <MX_USART2_UART_Init+0x58>)
 80006dc:	2200      	movs	r2, #0
 80006de:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80006e0:	4b0c      	ldr	r3, [pc, #48]	; (8000714 <MX_USART2_UART_Init+0x58>)
 80006e2:	220c      	movs	r2, #12
 80006e4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80006e6:	4b0b      	ldr	r3, [pc, #44]	; (8000714 <MX_USART2_UART_Init+0x58>)
 80006e8:	2200      	movs	r2, #0
 80006ea:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80006ec:	4b09      	ldr	r3, [pc, #36]	; (8000714 <MX_USART2_UART_Init+0x58>)
 80006ee:	2200      	movs	r2, #0
 80006f0:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80006f2:	4b08      	ldr	r3, [pc, #32]	; (8000714 <MX_USART2_UART_Init+0x58>)
 80006f4:	2200      	movs	r2, #0
 80006f6:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80006f8:	4b06      	ldr	r3, [pc, #24]	; (8000714 <MX_USART2_UART_Init+0x58>)
 80006fa:	2200      	movs	r2, #0
 80006fc:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80006fe:	4805      	ldr	r0, [pc, #20]	; (8000714 <MX_USART2_UART_Init+0x58>)
 8000700:	f002 fec2 	bl	8003488 <HAL_UART_Init>
 8000704:	4603      	mov	r3, r0
 8000706:	2b00      	cmp	r3, #0
 8000708:	d001      	beq.n	800070e <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 800070a:	f000 f9c5 	bl	8000a98 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800070e:	bf00      	nop
 8000710:	bd80      	pop	{r7, pc}
 8000712:	bf00      	nop
 8000714:	20000188 	.word	0x20000188
 8000718:	40004400 	.word	0x40004400

0800071c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800071c:	b580      	push	{r7, lr}
 800071e:	b08a      	sub	sp, #40	; 0x28
 8000720:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000722:	f107 0314 	add.w	r3, r7, #20
 8000726:	2200      	movs	r2, #0
 8000728:	601a      	str	r2, [r3, #0]
 800072a:	605a      	str	r2, [r3, #4]
 800072c:	609a      	str	r2, [r3, #8]
 800072e:	60da      	str	r2, [r3, #12]
 8000730:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000732:	4b34      	ldr	r3, [pc, #208]	; (8000804 <MX_GPIO_Init+0xe8>)
 8000734:	695b      	ldr	r3, [r3, #20]
 8000736:	4a33      	ldr	r2, [pc, #204]	; (8000804 <MX_GPIO_Init+0xe8>)
 8000738:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800073c:	6153      	str	r3, [r2, #20]
 800073e:	4b31      	ldr	r3, [pc, #196]	; (8000804 <MX_GPIO_Init+0xe8>)
 8000740:	695b      	ldr	r3, [r3, #20]
 8000742:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8000746:	613b      	str	r3, [r7, #16]
 8000748:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800074a:	4b2e      	ldr	r3, [pc, #184]	; (8000804 <MX_GPIO_Init+0xe8>)
 800074c:	695b      	ldr	r3, [r3, #20]
 800074e:	4a2d      	ldr	r2, [pc, #180]	; (8000804 <MX_GPIO_Init+0xe8>)
 8000750:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000754:	6153      	str	r3, [r2, #20]
 8000756:	4b2b      	ldr	r3, [pc, #172]	; (8000804 <MX_GPIO_Init+0xe8>)
 8000758:	695b      	ldr	r3, [r3, #20]
 800075a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800075e:	60fb      	str	r3, [r7, #12]
 8000760:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000762:	4b28      	ldr	r3, [pc, #160]	; (8000804 <MX_GPIO_Init+0xe8>)
 8000764:	695b      	ldr	r3, [r3, #20]
 8000766:	4a27      	ldr	r2, [pc, #156]	; (8000804 <MX_GPIO_Init+0xe8>)
 8000768:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800076c:	6153      	str	r3, [r2, #20]
 800076e:	4b25      	ldr	r3, [pc, #148]	; (8000804 <MX_GPIO_Init+0xe8>)
 8000770:	695b      	ldr	r3, [r3, #20]
 8000772:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000776:	60bb      	str	r3, [r7, #8]
 8000778:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800077a:	4b22      	ldr	r3, [pc, #136]	; (8000804 <MX_GPIO_Init+0xe8>)
 800077c:	695b      	ldr	r3, [r3, #20]
 800077e:	4a21      	ldr	r2, [pc, #132]	; (8000804 <MX_GPIO_Init+0xe8>)
 8000780:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000784:	6153      	str	r3, [r2, #20]
 8000786:	4b1f      	ldr	r3, [pc, #124]	; (8000804 <MX_GPIO_Init+0xe8>)
 8000788:	695b      	ldr	r3, [r3, #20]
 800078a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800078e:	607b      	str	r3, [r7, #4]
 8000790:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_Output_GPIO_Port, LED_Output_Pin, GPIO_PIN_RESET);
 8000792:	2200      	movs	r2, #0
 8000794:	2104      	movs	r1, #4
 8000796:	481c      	ldr	r0, [pc, #112]	; (8000808 <MX_GPIO_Init+0xec>)
 8000798:	f000 fe02 	bl	80013a0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800079c:	2200      	movs	r2, #0
 800079e:	2120      	movs	r1, #32
 80007a0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80007a4:	f000 fdfc 	bl	80013a0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80007a8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80007ac:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80007ae:	4b17      	ldr	r3, [pc, #92]	; (800080c <MX_GPIO_Init+0xf0>)
 80007b0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007b2:	2300      	movs	r3, #0
 80007b4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80007b6:	f107 0314 	add.w	r3, r7, #20
 80007ba:	4619      	mov	r1, r3
 80007bc:	4812      	ldr	r0, [pc, #72]	; (8000808 <MX_GPIO_Init+0xec>)
 80007be:	f000 fc65 	bl	800108c <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_Output_Pin */
  GPIO_InitStruct.Pin = LED_Output_Pin;
 80007c2:	2304      	movs	r3, #4
 80007c4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007c6:	2301      	movs	r3, #1
 80007c8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007ca:	2300      	movs	r3, #0
 80007cc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007ce:	2300      	movs	r3, #0
 80007d0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED_Output_GPIO_Port, &GPIO_InitStruct);
 80007d2:	f107 0314 	add.w	r3, r7, #20
 80007d6:	4619      	mov	r1, r3
 80007d8:	480b      	ldr	r0, [pc, #44]	; (8000808 <MX_GPIO_Init+0xec>)
 80007da:	f000 fc57 	bl	800108c <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80007de:	2320      	movs	r3, #32
 80007e0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007e2:	2301      	movs	r3, #1
 80007e4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007e6:	2300      	movs	r3, #0
 80007e8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007ea:	2300      	movs	r3, #0
 80007ec:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80007ee:	f107 0314 	add.w	r3, r7, #20
 80007f2:	4619      	mov	r1, r3
 80007f4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80007f8:	f000 fc48 	bl	800108c <HAL_GPIO_Init>

}
 80007fc:	bf00      	nop
 80007fe:	3728      	adds	r7, #40	; 0x28
 8000800:	46bd      	mov	sp, r7
 8000802:	bd80      	pop	{r7, pc}
 8000804:	40021000 	.word	0x40021000
 8000808:	48000800 	.word	0x48000800
 800080c:	10210000 	.word	0x10210000

08000810 <HAL_RTC_AlarmAEventCallback>:

/* USER CODE BEGIN 4 */
// Callbacks
void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc) {
 8000810:	b580      	push	{r7, lr}
 8000812:	b082      	sub	sp, #8
 8000814:	af00      	add	r7, sp, #0
 8000816:	6078      	str	r0, [r7, #4]
//	__HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
//	__HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
//	  hrtc->State = HAL_RTC_STATE_READY;
//	__HAL_UNLOCK(hrtc);

	__HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8000818:	687b      	ldr	r3, [r7, #4]
 800081a:	681b      	ldr	r3, [r3, #0]
 800081c:	22ca      	movs	r2, #202	; 0xca
 800081e:	625a      	str	r2, [r3, #36]	; 0x24
 8000820:	687b      	ldr	r3, [r7, #4]
 8000822:	681b      	ldr	r3, [r3, #0]
 8000824:	2253      	movs	r2, #83	; 0x53
 8000826:	625a      	str	r2, [r3, #36]	; 0x24
	while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != RESET)
 8000828:	e008      	b.n	800083c <HAL_RTC_AlarmAEventCallback+0x2c>
		__HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 800082a:	687b      	ldr	r3, [r7, #4]
 800082c:	681b      	ldr	r3, [r3, #0]
 800082e:	68db      	ldr	r3, [r3, #12]
 8000830:	b2da      	uxtb	r2, r3
 8000832:	687b      	ldr	r3, [r7, #4]
 8000834:	681b      	ldr	r3, [r3, #0]
 8000836:	f462 72c0 	orn	r2, r2, #384	; 0x180
 800083a:	60da      	str	r2, [r3, #12]
	while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != RESET)
 800083c:	687b      	ldr	r3, [r7, #4]
 800083e:	681b      	ldr	r3, [r3, #0]
 8000840:	68db      	ldr	r3, [r3, #12]
 8000842:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000846:	2b00      	cmp	r3, #0
 8000848:	d1ef      	bne.n	800082a <HAL_RTC_AlarmAEventCallback+0x1a>
		__HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 800084a:	4b23      	ldr	r3, [pc, #140]	; (80008d8 <HAL_RTC_AlarmAEventCallback+0xc8>)
 800084c:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000850:	615a      	str	r2, [r3, #20]
	__HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8000852:	687b      	ldr	r3, [r7, #4]
 8000854:	681b      	ldr	r3, [r3, #0]
 8000856:	22ff      	movs	r2, #255	; 0xff
 8000858:	625a      	str	r2, [r3, #36]	; 0x24
	__HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 800085a:	4b1f      	ldr	r3, [pc, #124]	; (80008d8 <HAL_RTC_AlarmAEventCallback+0xc8>)
 800085c:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000860:	615a      	str	r2, [r3, #20]

	sprintf((char *)msg, "Alarm A callback entered\r\n");
 8000862:	491e      	ldr	r1, [pc, #120]	; (80008dc <HAL_RTC_AlarmAEventCallback+0xcc>)
 8000864:	481e      	ldr	r0, [pc, #120]	; (80008e0 <HAL_RTC_AlarmAEventCallback+0xd0>)
 8000866:	f003 fa61 	bl	8003d2c <siprintf>
	HAL_UART_Transmit(&huart2, (uint8_t *)msg, strlen((char const *)msg), 1000);
 800086a:	481d      	ldr	r0, [pc, #116]	; (80008e0 <HAL_RTC_AlarmAEventCallback+0xd0>)
 800086c:	f7ff fcb8 	bl	80001e0 <strlen>
 8000870:	4603      	mov	r3, r0
 8000872:	b29a      	uxth	r2, r3
 8000874:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000878:	4919      	ldr	r1, [pc, #100]	; (80008e0 <HAL_RTC_AlarmAEventCallback+0xd0>)
 800087a:	481a      	ldr	r0, [pc, #104]	; (80008e4 <HAL_RTC_AlarmAEventCallback+0xd4>)
 800087c:	f002 fe52 	bl	8003524 <HAL_UART_Transmit>
	sprintf((char*) msg, "alarmA flag: %d\talarmB flag: %d\r\n\n", __HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF), __HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBF));
 8000880:	687b      	ldr	r3, [r7, #4]
 8000882:	681b      	ldr	r3, [r3, #0]
 8000884:	68db      	ldr	r3, [r3, #12]
 8000886:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800088a:	2b00      	cmp	r3, #0
 800088c:	bf14      	ite	ne
 800088e:	2301      	movne	r3, #1
 8000890:	2300      	moveq	r3, #0
 8000892:	b2db      	uxtb	r3, r3
 8000894:	461a      	mov	r2, r3
 8000896:	687b      	ldr	r3, [r7, #4]
 8000898:	681b      	ldr	r3, [r3, #0]
 800089a:	68db      	ldr	r3, [r3, #12]
 800089c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80008a0:	2b00      	cmp	r3, #0
 80008a2:	bf14      	ite	ne
 80008a4:	2301      	movne	r3, #1
 80008a6:	2300      	moveq	r3, #0
 80008a8:	b2db      	uxtb	r3, r3
 80008aa:	490f      	ldr	r1, [pc, #60]	; (80008e8 <HAL_RTC_AlarmAEventCallback+0xd8>)
 80008ac:	480c      	ldr	r0, [pc, #48]	; (80008e0 <HAL_RTC_AlarmAEventCallback+0xd0>)
 80008ae:	f003 fa3d 	bl	8003d2c <siprintf>
		  HAL_UART_Transmit(&huart2, (uint8_t*) msg, strlen(msg), 1000);
 80008b2:	480b      	ldr	r0, [pc, #44]	; (80008e0 <HAL_RTC_AlarmAEventCallback+0xd0>)
 80008b4:	f7ff fc94 	bl	80001e0 <strlen>
 80008b8:	4603      	mov	r3, r0
 80008ba:	b29a      	uxth	r2, r3
 80008bc:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80008c0:	4907      	ldr	r1, [pc, #28]	; (80008e0 <HAL_RTC_AlarmAEventCallback+0xd0>)
 80008c2:	4808      	ldr	r0, [pc, #32]	; (80008e4 <HAL_RTC_AlarmAEventCallback+0xd4>)
 80008c4:	f002 fe2e 	bl	8003524 <HAL_UART_Transmit>

	alarmAOccurred = 1;
 80008c8:	4b08      	ldr	r3, [pc, #32]	; (80008ec <HAL_RTC_AlarmAEventCallback+0xdc>)
 80008ca:	2201      	movs	r2, #1
 80008cc:	701a      	strb	r2, [r3, #0]
//				// Check and Clear the Wakeup flag
//				if (__HAL_PWR_GET_FLAG(PWR_FLAG_WU) != RESET) {
//					__HAL_PWR_CLEAR_FLAG(PWR_FLAG_WU);
//				}
//			}
}
 80008ce:	bf00      	nop
 80008d0:	3708      	adds	r7, #8
 80008d2:	46bd      	mov	sp, r7
 80008d4:	bd80      	pop	{r7, pc}
 80008d6:	bf00      	nop
 80008d8:	40010400 	.word	0x40010400
 80008dc:	080046a4 	.word	0x080046a4
 80008e0:	200000c4 	.word	0x200000c4
 80008e4:	20000188 	.word	0x20000188
 80008e8:	08004680 	.word	0x08004680
 80008ec:	2000008c 	.word	0x2000008c

080008f0 <HAL_RTCEx_AlarmBEventCallback>:

void HAL_RTCEx_AlarmBEventCallback(RTC_HandleTypeDef *hrtc) {
 80008f0:	b580      	push	{r7, lr}
 80008f2:	b082      	sub	sp, #8
 80008f4:	af00      	add	r7, sp, #0
 80008f6:	6078      	str	r0, [r7, #4]
//	__HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
//	__HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
//	__HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
//	  hrtc->State = HAL_RTC_STATE_READY;
//	__HAL_UNLOCK(hrtc);
	sprintf((char *)msg, "Alarm B callback entered\r\n");
 80008f8:	4952      	ldr	r1, [pc, #328]	; (8000a44 <HAL_RTCEx_AlarmBEventCallback+0x154>)
 80008fa:	4853      	ldr	r0, [pc, #332]	; (8000a48 <HAL_RTCEx_AlarmBEventCallback+0x158>)
 80008fc:	f003 fa16 	bl	8003d2c <siprintf>
		HAL_UART_Transmit(&huart2, (uint8_t *)msg, strlen((char const *)msg), 1000);
 8000900:	4851      	ldr	r0, [pc, #324]	; (8000a48 <HAL_RTCEx_AlarmBEventCallback+0x158>)
 8000902:	f7ff fc6d 	bl	80001e0 <strlen>
 8000906:	4603      	mov	r3, r0
 8000908:	b29a      	uxth	r2, r3
 800090a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800090e:	494e      	ldr	r1, [pc, #312]	; (8000a48 <HAL_RTCEx_AlarmBEventCallback+0x158>)
 8000910:	484e      	ldr	r0, [pc, #312]	; (8000a4c <HAL_RTCEx_AlarmBEventCallback+0x15c>)
 8000912:	f002 fe07 	bl	8003524 <HAL_UART_Transmit>

	HAL_UART_Transmit(&huart2, (uint8_t *)msg, strlen((char const *)msg), 1000);
 8000916:	484c      	ldr	r0, [pc, #304]	; (8000a48 <HAL_RTCEx_AlarmBEventCallback+0x158>)
 8000918:	f7ff fc62 	bl	80001e0 <strlen>
 800091c:	4603      	mov	r3, r0
 800091e:	b29a      	uxth	r2, r3
 8000920:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000924:	4948      	ldr	r1, [pc, #288]	; (8000a48 <HAL_RTCEx_AlarmBEventCallback+0x158>)
 8000926:	4849      	ldr	r0, [pc, #292]	; (8000a4c <HAL_RTCEx_AlarmBEventCallback+0x15c>)
 8000928:	f002 fdfc 	bl	8003524 <HAL_UART_Transmit>
		sprintf((char*) msg, "before clear attempt: alarmA flag: %d\talarmB flag: %d\r\n\n", __HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF), __HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBF));
 800092c:	687b      	ldr	r3, [r7, #4]
 800092e:	681b      	ldr	r3, [r3, #0]
 8000930:	68db      	ldr	r3, [r3, #12]
 8000932:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000936:	2b00      	cmp	r3, #0
 8000938:	bf14      	ite	ne
 800093a:	2301      	movne	r3, #1
 800093c:	2300      	moveq	r3, #0
 800093e:	b2db      	uxtb	r3, r3
 8000940:	461a      	mov	r2, r3
 8000942:	687b      	ldr	r3, [r7, #4]
 8000944:	681b      	ldr	r3, [r3, #0]
 8000946:	68db      	ldr	r3, [r3, #12]
 8000948:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800094c:	2b00      	cmp	r3, #0
 800094e:	bf14      	ite	ne
 8000950:	2301      	movne	r3, #1
 8000952:	2300      	moveq	r3, #0
 8000954:	b2db      	uxtb	r3, r3
 8000956:	493e      	ldr	r1, [pc, #248]	; (8000a50 <HAL_RTCEx_AlarmBEventCallback+0x160>)
 8000958:	483b      	ldr	r0, [pc, #236]	; (8000a48 <HAL_RTCEx_AlarmBEventCallback+0x158>)
 800095a:	f003 f9e7 	bl	8003d2c <siprintf>
			  HAL_UART_Transmit(&huart2, (uint8_t*) msg, strlen(msg), 1000);
 800095e:	483a      	ldr	r0, [pc, #232]	; (8000a48 <HAL_RTCEx_AlarmBEventCallback+0x158>)
 8000960:	f7ff fc3e 	bl	80001e0 <strlen>
 8000964:	4603      	mov	r3, r0
 8000966:	b29a      	uxth	r2, r3
 8000968:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800096c:	4936      	ldr	r1, [pc, #216]	; (8000a48 <HAL_RTCEx_AlarmBEventCallback+0x158>)
 800096e:	4837      	ldr	r0, [pc, #220]	; (8000a4c <HAL_RTCEx_AlarmBEventCallback+0x15c>)
 8000970:	f002 fdd8 	bl	8003524 <HAL_UART_Transmit>

	__HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8000974:	687b      	ldr	r3, [r7, #4]
 8000976:	681b      	ldr	r3, [r3, #0]
 8000978:	22ca      	movs	r2, #202	; 0xca
 800097a:	625a      	str	r2, [r3, #36]	; 0x24
 800097c:	687b      	ldr	r3, [r7, #4]
 800097e:	681b      	ldr	r3, [r3, #0]
 8000980:	2253      	movs	r2, #83	; 0x53
 8000982:	625a      	str	r2, [r3, #36]	; 0x24
	while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBF) != RESET)
 8000984:	e008      	b.n	8000998 <HAL_RTCEx_AlarmBEventCallback+0xa8>
		__HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 8000986:	687b      	ldr	r3, [r7, #4]
 8000988:	681b      	ldr	r3, [r3, #0]
 800098a:	68db      	ldr	r3, [r3, #12]
 800098c:	b2da      	uxtb	r2, r3
 800098e:	687b      	ldr	r3, [r7, #4]
 8000990:	681b      	ldr	r3, [r3, #0]
 8000992:	f462 7220 	orn	r2, r2, #640	; 0x280
 8000996:	60da      	str	r2, [r3, #12]
	while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBF) != RESET)
 8000998:	687b      	ldr	r3, [r7, #4]
 800099a:	681b      	ldr	r3, [r3, #0]
 800099c:	68db      	ldr	r3, [r3, #12]
 800099e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80009a2:	2b00      	cmp	r3, #0
 80009a4:	d1ef      	bne.n	8000986 <HAL_RTCEx_AlarmBEventCallback+0x96>
		__HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 80009a6:	4b2b      	ldr	r3, [pc, #172]	; (8000a54 <HAL_RTCEx_AlarmBEventCallback+0x164>)
 80009a8:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80009ac:	615a      	str	r2, [r3, #20]
	__HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80009ae:	687b      	ldr	r3, [r7, #4]
 80009b0:	681b      	ldr	r3, [r3, #0]
 80009b2:	22ff      	movs	r2, #255	; 0xff
 80009b4:	625a      	str	r2, [r3, #36]	; 0x24
	__HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 80009b6:	4b27      	ldr	r3, [pc, #156]	; (8000a54 <HAL_RTCEx_AlarmBEventCallback+0x164>)
 80009b8:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80009bc:	615a      	str	r2, [r3, #20]


	sprintf((char*) msg, "after clear attempt: alarmA flag: %d\talarmB flag: %d\r\n\n", __HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF), __HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBF));
 80009be:	687b      	ldr	r3, [r7, #4]
 80009c0:	681b      	ldr	r3, [r3, #0]
 80009c2:	68db      	ldr	r3, [r3, #12]
 80009c4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80009c8:	2b00      	cmp	r3, #0
 80009ca:	bf14      	ite	ne
 80009cc:	2301      	movne	r3, #1
 80009ce:	2300      	moveq	r3, #0
 80009d0:	b2db      	uxtb	r3, r3
 80009d2:	461a      	mov	r2, r3
 80009d4:	687b      	ldr	r3, [r7, #4]
 80009d6:	681b      	ldr	r3, [r3, #0]
 80009d8:	68db      	ldr	r3, [r3, #12]
 80009da:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80009de:	2b00      	cmp	r3, #0
 80009e0:	bf14      	ite	ne
 80009e2:	2301      	movne	r3, #1
 80009e4:	2300      	moveq	r3, #0
 80009e6:	b2db      	uxtb	r3, r3
 80009e8:	491b      	ldr	r1, [pc, #108]	; (8000a58 <HAL_RTCEx_AlarmBEventCallback+0x168>)
 80009ea:	4817      	ldr	r0, [pc, #92]	; (8000a48 <HAL_RTCEx_AlarmBEventCallback+0x158>)
 80009ec:	f003 f99e 	bl	8003d2c <siprintf>
		  HAL_UART_Transmit(&huart2, (uint8_t*) msg, strlen(msg), 1000);
 80009f0:	4815      	ldr	r0, [pc, #84]	; (8000a48 <HAL_RTCEx_AlarmBEventCallback+0x158>)
 80009f2:	f7ff fbf5 	bl	80001e0 <strlen>
 80009f6:	4603      	mov	r3, r0
 80009f8:	b29a      	uxth	r2, r3
 80009fa:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80009fe:	4912      	ldr	r1, [pc, #72]	; (8000a48 <HAL_RTCEx_AlarmBEventCallback+0x158>)
 8000a00:	4812      	ldr	r0, [pc, #72]	; (8000a4c <HAL_RTCEx_AlarmBEventCallback+0x15c>)
 8000a02:	f002 fd8f 	bl	8003524 <HAL_UART_Transmit>
	alarmAOccurred = 0;
 8000a06:	4b15      	ldr	r3, [pc, #84]	; (8000a5c <HAL_RTCEx_AlarmBEventCallback+0x16c>)
 8000a08:	2200      	movs	r2, #0
 8000a0a:	701a      	strb	r2, [r3, #0]

	/* Check and handle if the system was resumed from StandBy mode */

		if (__HAL_PWR_GET_FLAG(PWR_FLAG_SB) != RESET) {
 8000a0c:	4b14      	ldr	r3, [pc, #80]	; (8000a60 <HAL_RTCEx_AlarmBEventCallback+0x170>)
 8000a0e:	685b      	ldr	r3, [r3, #4]
 8000a10:	f003 0302 	and.w	r3, r3, #2
 8000a14:	2b02      	cmp	r3, #2
 8000a16:	d111      	bne.n	8000a3c <HAL_RTCEx_AlarmBEventCallback+0x14c>
			/* Clear Standby flag */
			__HAL_PWR_CLEAR_FLAG(PWR_FLAG_SB);
 8000a18:	4b11      	ldr	r3, [pc, #68]	; (8000a60 <HAL_RTCEx_AlarmBEventCallback+0x170>)
 8000a1a:	681b      	ldr	r3, [r3, #0]
 8000a1c:	4a10      	ldr	r2, [pc, #64]	; (8000a60 <HAL_RTCEx_AlarmBEventCallback+0x170>)
 8000a1e:	f043 0308 	orr.w	r3, r3, #8
 8000a22:	6013      	str	r3, [r2, #0]
			// Check and Clear the Wakeup flag
			if (__HAL_PWR_GET_FLAG(PWR_FLAG_WU) != RESET) {
 8000a24:	4b0e      	ldr	r3, [pc, #56]	; (8000a60 <HAL_RTCEx_AlarmBEventCallback+0x170>)
 8000a26:	685b      	ldr	r3, [r3, #4]
 8000a28:	f003 0301 	and.w	r3, r3, #1
 8000a2c:	2b01      	cmp	r3, #1
 8000a2e:	d105      	bne.n	8000a3c <HAL_RTCEx_AlarmBEventCallback+0x14c>
				__HAL_PWR_CLEAR_FLAG(PWR_FLAG_WU);
 8000a30:	4b0b      	ldr	r3, [pc, #44]	; (8000a60 <HAL_RTCEx_AlarmBEventCallback+0x170>)
 8000a32:	681b      	ldr	r3, [r3, #0]
 8000a34:	4a0a      	ldr	r2, [pc, #40]	; (8000a60 <HAL_RTCEx_AlarmBEventCallback+0x170>)
 8000a36:	f043 0304 	orr.w	r3, r3, #4
 8000a3a:	6013      	str	r3, [r2, #0]
			}
		}
}
 8000a3c:	bf00      	nop
 8000a3e:	3708      	adds	r7, #8
 8000a40:	46bd      	mov	sp, r7
 8000a42:	bd80      	pop	{r7, pc}
 8000a44:	080046c0 	.word	0x080046c0
 8000a48:	200000c4 	.word	0x200000c4
 8000a4c:	20000188 	.word	0x20000188
 8000a50:	080046dc 	.word	0x080046dc
 8000a54:	40010400 	.word	0x40010400
 8000a58:	08004718 	.word	0x08004718
 8000a5c:	2000008c 	.word	0x2000008c
 8000a60:	40007000 	.word	0x40007000

08000a64 <pollAlarmInterruptFlag>:


void pollAlarmInterruptFlag(void) {
 8000a64:	b580      	push	{r7, lr}
 8000a66:	af00      	add	r7, sp, #0
	if (__HAL_RTC_ALARM_GET_FLAG(&hrtc, RTC_FLAG_ALRAF) != RESET)
 8000a68:	4b0a      	ldr	r3, [pc, #40]	; (8000a94 <pollAlarmInterruptFlag+0x30>)
 8000a6a:	681b      	ldr	r3, [r3, #0]
 8000a6c:	68db      	ldr	r3, [r3, #12]
 8000a6e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000a72:	2b00      	cmp	r3, #0
 8000a74:	d002      	beq.n	8000a7c <pollAlarmInterruptFlag+0x18>
		HAL_RTC_AlarmAEventCallback(&hrtc);
 8000a76:	4807      	ldr	r0, [pc, #28]	; (8000a94 <pollAlarmInterruptFlag+0x30>)
 8000a78:	f7ff feca 	bl	8000810 <HAL_RTC_AlarmAEventCallback>
	if (__HAL_RTC_ALARM_GET_FLAG(&hrtc, RTC_FLAG_ALRBF) != RESET)
 8000a7c:	4b05      	ldr	r3, [pc, #20]	; (8000a94 <pollAlarmInterruptFlag+0x30>)
 8000a7e:	681b      	ldr	r3, [r3, #0]
 8000a80:	68db      	ldr	r3, [r3, #12]
 8000a82:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000a86:	2b00      	cmp	r3, #0
 8000a88:	d002      	beq.n	8000a90 <pollAlarmInterruptFlag+0x2c>
		HAL_RTCEx_AlarmBEventCallback(&hrtc);
 8000a8a:	4802      	ldr	r0, [pc, #8]	; (8000a94 <pollAlarmInterruptFlag+0x30>)
 8000a8c:	f7ff ff30 	bl	80008f0 <HAL_RTCEx_AlarmBEventCallback>
}
 8000a90:	bf00      	nop
 8000a92:	bd80      	pop	{r7, pc}
 8000a94:	20000154 	.word	0x20000154

08000a98 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a98:	b580      	push	{r7, lr}
 8000a9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
//  __disable_irq();
  while (1)
  {
	  HAL_GPIO_WritePin(LED_Output_GPIO_Port, LED_Output_Pin, RESET);
 8000a9c:	2200      	movs	r2, #0
 8000a9e:	2104      	movs	r1, #4
 8000aa0:	4807      	ldr	r0, [pc, #28]	; (8000ac0 <Error_Handler+0x28>)
 8000aa2:	f000 fc7d 	bl	80013a0 <HAL_GPIO_WritePin>
	  HAL_Delay(250);
 8000aa6:	20fa      	movs	r0, #250	; 0xfa
 8000aa8:	f000 f9aa 	bl	8000e00 <HAL_Delay>
	  HAL_GPIO_WritePin(LED_Output_GPIO_Port, LED_Output_Pin, SET);
 8000aac:	2201      	movs	r2, #1
 8000aae:	2104      	movs	r1, #4
 8000ab0:	4803      	ldr	r0, [pc, #12]	; (8000ac0 <Error_Handler+0x28>)
 8000ab2:	f000 fc75 	bl	80013a0 <HAL_GPIO_WritePin>
	  HAL_Delay(1000);
 8000ab6:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000aba:	f000 f9a1 	bl	8000e00 <HAL_Delay>
	  HAL_GPIO_WritePin(LED_Output_GPIO_Port, LED_Output_Pin, RESET);
 8000abe:	e7ed      	b.n	8000a9c <Error_Handler+0x4>
 8000ac0:	48000800 	.word	0x48000800

08000ac4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000ac4:	b580      	push	{r7, lr}
 8000ac6:	b082      	sub	sp, #8
 8000ac8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000aca:	4b0f      	ldr	r3, [pc, #60]	; (8000b08 <HAL_MspInit+0x44>)
 8000acc:	699b      	ldr	r3, [r3, #24]
 8000ace:	4a0e      	ldr	r2, [pc, #56]	; (8000b08 <HAL_MspInit+0x44>)
 8000ad0:	f043 0301 	orr.w	r3, r3, #1
 8000ad4:	6193      	str	r3, [r2, #24]
 8000ad6:	4b0c      	ldr	r3, [pc, #48]	; (8000b08 <HAL_MspInit+0x44>)
 8000ad8:	699b      	ldr	r3, [r3, #24]
 8000ada:	f003 0301 	and.w	r3, r3, #1
 8000ade:	607b      	str	r3, [r7, #4]
 8000ae0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000ae2:	4b09      	ldr	r3, [pc, #36]	; (8000b08 <HAL_MspInit+0x44>)
 8000ae4:	69db      	ldr	r3, [r3, #28]
 8000ae6:	4a08      	ldr	r2, [pc, #32]	; (8000b08 <HAL_MspInit+0x44>)
 8000ae8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000aec:	61d3      	str	r3, [r2, #28]
 8000aee:	4b06      	ldr	r3, [pc, #24]	; (8000b08 <HAL_MspInit+0x44>)
 8000af0:	69db      	ldr	r3, [r3, #28]
 8000af2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000af6:	603b      	str	r3, [r7, #0]
 8000af8:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000afa:	2007      	movs	r0, #7
 8000afc:	f000 fa84 	bl	8001008 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000b00:	bf00      	nop
 8000b02:	3708      	adds	r7, #8
 8000b04:	46bd      	mov	sp, r7
 8000b06:	bd80      	pop	{r7, pc}
 8000b08:	40021000 	.word	0x40021000

08000b0c <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8000b0c:	b580      	push	{r7, lr}
 8000b0e:	b084      	sub	sp, #16
 8000b10:	af00      	add	r7, sp, #0
 8000b12:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 8000b14:	687b      	ldr	r3, [r7, #4]
 8000b16:	681b      	ldr	r3, [r3, #0]
 8000b18:	4a10      	ldr	r2, [pc, #64]	; (8000b5c <HAL_RTC_MspInit+0x50>)
 8000b1a:	4293      	cmp	r3, r2
 8000b1c:	d119      	bne.n	8000b52 <HAL_RTC_MspInit+0x46>
 8000b1e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000b22:	60fb      	str	r3, [r7, #12]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000b24:	68fb      	ldr	r3, [r7, #12]
 8000b26:	fa93 f3a3 	rbit	r3, r3
 8000b2a:	60bb      	str	r3, [r7, #8]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8000b2c:	68bb      	ldr	r3, [r7, #8]
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8000b2e:	fab3 f383 	clz	r3, r3
 8000b32:	b2db      	uxtb	r3, r3
 8000b34:	461a      	mov	r2, r3
 8000b36:	4b0a      	ldr	r3, [pc, #40]	; (8000b60 <HAL_RTC_MspInit+0x54>)
 8000b38:	4413      	add	r3, r2
 8000b3a:	009b      	lsls	r3, r3, #2
 8000b3c:	461a      	mov	r2, r3
 8000b3e:	2301      	movs	r3, #1
 8000b40:	6013      	str	r3, [r2, #0]
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_Alarm_IRQn, 0, 0);
 8000b42:	2200      	movs	r2, #0
 8000b44:	2100      	movs	r1, #0
 8000b46:	2029      	movs	r0, #41	; 0x29
 8000b48:	f000 fa69 	bl	800101e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_Alarm_IRQn);
 8000b4c:	2029      	movs	r0, #41	; 0x29
 8000b4e:	f000 fa82 	bl	8001056 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8000b52:	bf00      	nop
 8000b54:	3710      	adds	r7, #16
 8000b56:	46bd      	mov	sp, r7
 8000b58:	bd80      	pop	{r7, pc}
 8000b5a:	bf00      	nop
 8000b5c:	40002800 	.word	0x40002800
 8000b60:	10908100 	.word	0x10908100

08000b64 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000b64:	b580      	push	{r7, lr}
 8000b66:	b08a      	sub	sp, #40	; 0x28
 8000b68:	af00      	add	r7, sp, #0
 8000b6a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b6c:	f107 0314 	add.w	r3, r7, #20
 8000b70:	2200      	movs	r2, #0
 8000b72:	601a      	str	r2, [r3, #0]
 8000b74:	605a      	str	r2, [r3, #4]
 8000b76:	609a      	str	r2, [r3, #8]
 8000b78:	60da      	str	r2, [r3, #12]
 8000b7a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000b7c:	687b      	ldr	r3, [r7, #4]
 8000b7e:	681b      	ldr	r3, [r3, #0]
 8000b80:	4a17      	ldr	r2, [pc, #92]	; (8000be0 <HAL_UART_MspInit+0x7c>)
 8000b82:	4293      	cmp	r3, r2
 8000b84:	d128      	bne.n	8000bd8 <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000b86:	4b17      	ldr	r3, [pc, #92]	; (8000be4 <HAL_UART_MspInit+0x80>)
 8000b88:	69db      	ldr	r3, [r3, #28]
 8000b8a:	4a16      	ldr	r2, [pc, #88]	; (8000be4 <HAL_UART_MspInit+0x80>)
 8000b8c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000b90:	61d3      	str	r3, [r2, #28]
 8000b92:	4b14      	ldr	r3, [pc, #80]	; (8000be4 <HAL_UART_MspInit+0x80>)
 8000b94:	69db      	ldr	r3, [r3, #28]
 8000b96:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000b9a:	613b      	str	r3, [r7, #16]
 8000b9c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b9e:	4b11      	ldr	r3, [pc, #68]	; (8000be4 <HAL_UART_MspInit+0x80>)
 8000ba0:	695b      	ldr	r3, [r3, #20]
 8000ba2:	4a10      	ldr	r2, [pc, #64]	; (8000be4 <HAL_UART_MspInit+0x80>)
 8000ba4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000ba8:	6153      	str	r3, [r2, #20]
 8000baa:	4b0e      	ldr	r3, [pc, #56]	; (8000be4 <HAL_UART_MspInit+0x80>)
 8000bac:	695b      	ldr	r3, [r3, #20]
 8000bae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000bb2:	60fb      	str	r3, [r7, #12]
 8000bb4:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000bb6:	230c      	movs	r3, #12
 8000bb8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bba:	2302      	movs	r3, #2
 8000bbc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bbe:	2300      	movs	r3, #0
 8000bc0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bc2:	2300      	movs	r3, #0
 8000bc4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000bc6:	2307      	movs	r3, #7
 8000bc8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000bca:	f107 0314 	add.w	r3, r7, #20
 8000bce:	4619      	mov	r1, r3
 8000bd0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000bd4:	f000 fa5a 	bl	800108c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000bd8:	bf00      	nop
 8000bda:	3728      	adds	r7, #40	; 0x28
 8000bdc:	46bd      	mov	sp, r7
 8000bde:	bd80      	pop	{r7, pc}
 8000be0:	40004400 	.word	0x40004400
 8000be4:	40021000 	.word	0x40021000

08000be8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000be8:	b480      	push	{r7}
 8000bea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000bec:	e7fe      	b.n	8000bec <NMI_Handler+0x4>

08000bee <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000bee:	b480      	push	{r7}
 8000bf0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000bf2:	e7fe      	b.n	8000bf2 <HardFault_Handler+0x4>

08000bf4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000bf4:	b480      	push	{r7}
 8000bf6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000bf8:	e7fe      	b.n	8000bf8 <MemManage_Handler+0x4>

08000bfa <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000bfa:	b480      	push	{r7}
 8000bfc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000bfe:	e7fe      	b.n	8000bfe <BusFault_Handler+0x4>

08000c00 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000c00:	b480      	push	{r7}
 8000c02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000c04:	e7fe      	b.n	8000c04 <UsageFault_Handler+0x4>

08000c06 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000c06:	b480      	push	{r7}
 8000c08:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000c0a:	bf00      	nop
 8000c0c:	46bd      	mov	sp, r7
 8000c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c12:	4770      	bx	lr

08000c14 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000c14:	b480      	push	{r7}
 8000c16:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000c18:	bf00      	nop
 8000c1a:	46bd      	mov	sp, r7
 8000c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c20:	4770      	bx	lr

08000c22 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000c22:	b480      	push	{r7}
 8000c24:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000c26:	bf00      	nop
 8000c28:	46bd      	mov	sp, r7
 8000c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c2e:	4770      	bx	lr

08000c30 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000c30:	b580      	push	{r7, lr}
 8000c32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000c34:	f000 f8c4 	bl	8000dc0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000c38:	bf00      	nop
 8000c3a:	bd80      	pop	{r7, pc}

08000c3c <RTC_Alarm_IRQHandler>:

/**
  * @brief This function handles RTC alarms A and B interrupt through EXTI line 17.
  */
void RTC_Alarm_IRQHandler(void)
{
 8000c3c:	b580      	push	{r7, lr}
 8000c3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_Alarm_IRQn 0 */

  /* USER CODE END RTC_Alarm_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 8000c40:	4802      	ldr	r0, [pc, #8]	; (8000c4c <RTC_Alarm_IRQHandler+0x10>)
 8000c42:	f002 fb4b 	bl	80032dc <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_Alarm_IRQn 1 */

  /* USER CODE END RTC_Alarm_IRQn 1 */
}
 8000c46:	bf00      	nop
 8000c48:	bd80      	pop	{r7, pc}
 8000c4a:	bf00      	nop
 8000c4c:	20000154 	.word	0x20000154

08000c50 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000c50:	b580      	push	{r7, lr}
 8000c52:	b086      	sub	sp, #24
 8000c54:	af00      	add	r7, sp, #0
 8000c56:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000c58:	4a14      	ldr	r2, [pc, #80]	; (8000cac <_sbrk+0x5c>)
 8000c5a:	4b15      	ldr	r3, [pc, #84]	; (8000cb0 <_sbrk+0x60>)
 8000c5c:	1ad3      	subs	r3, r2, r3
 8000c5e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000c60:	697b      	ldr	r3, [r7, #20]
 8000c62:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000c64:	4b13      	ldr	r3, [pc, #76]	; (8000cb4 <_sbrk+0x64>)
 8000c66:	681b      	ldr	r3, [r3, #0]
 8000c68:	2b00      	cmp	r3, #0
 8000c6a:	d102      	bne.n	8000c72 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000c6c:	4b11      	ldr	r3, [pc, #68]	; (8000cb4 <_sbrk+0x64>)
 8000c6e:	4a12      	ldr	r2, [pc, #72]	; (8000cb8 <_sbrk+0x68>)
 8000c70:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000c72:	4b10      	ldr	r3, [pc, #64]	; (8000cb4 <_sbrk+0x64>)
 8000c74:	681a      	ldr	r2, [r3, #0]
 8000c76:	687b      	ldr	r3, [r7, #4]
 8000c78:	4413      	add	r3, r2
 8000c7a:	693a      	ldr	r2, [r7, #16]
 8000c7c:	429a      	cmp	r2, r3
 8000c7e:	d207      	bcs.n	8000c90 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000c80:	f003 f822 	bl	8003cc8 <__errno>
 8000c84:	4603      	mov	r3, r0
 8000c86:	220c      	movs	r2, #12
 8000c88:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000c8a:	f04f 33ff 	mov.w	r3, #4294967295
 8000c8e:	e009      	b.n	8000ca4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000c90:	4b08      	ldr	r3, [pc, #32]	; (8000cb4 <_sbrk+0x64>)
 8000c92:	681b      	ldr	r3, [r3, #0]
 8000c94:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000c96:	4b07      	ldr	r3, [pc, #28]	; (8000cb4 <_sbrk+0x64>)
 8000c98:	681a      	ldr	r2, [r3, #0]
 8000c9a:	687b      	ldr	r3, [r7, #4]
 8000c9c:	4413      	add	r3, r2
 8000c9e:	4a05      	ldr	r2, [pc, #20]	; (8000cb4 <_sbrk+0x64>)
 8000ca0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000ca2:	68fb      	ldr	r3, [r7, #12]
}
 8000ca4:	4618      	mov	r0, r3
 8000ca6:	3718      	adds	r7, #24
 8000ca8:	46bd      	mov	sp, r7
 8000caa:	bd80      	pop	{r7, pc}
 8000cac:	20010000 	.word	0x20010000
 8000cb0:	00000400 	.word	0x00000400
 8000cb4:	20000090 	.word	0x20000090
 8000cb8:	20000220 	.word	0x20000220

08000cbc <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000cbc:	b480      	push	{r7}
 8000cbe:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000cc0:	4b06      	ldr	r3, [pc, #24]	; (8000cdc <SystemInit+0x20>)
 8000cc2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000cc6:	4a05      	ldr	r2, [pc, #20]	; (8000cdc <SystemInit+0x20>)
 8000cc8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000ccc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000cd0:	bf00      	nop
 8000cd2:	46bd      	mov	sp, r7
 8000cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cd8:	4770      	bx	lr
 8000cda:	bf00      	nop
 8000cdc:	e000ed00 	.word	0xe000ed00

08000ce0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000ce0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000d18 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000ce4:	480d      	ldr	r0, [pc, #52]	; (8000d1c <LoopForever+0x6>)
  ldr r1, =_edata
 8000ce6:	490e      	ldr	r1, [pc, #56]	; (8000d20 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000ce8:	4a0e      	ldr	r2, [pc, #56]	; (8000d24 <LoopForever+0xe>)
  movs r3, #0
 8000cea:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000cec:	e002      	b.n	8000cf4 <LoopCopyDataInit>

08000cee <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000cee:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000cf0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000cf2:	3304      	adds	r3, #4

08000cf4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000cf4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000cf6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000cf8:	d3f9      	bcc.n	8000cee <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000cfa:	4a0b      	ldr	r2, [pc, #44]	; (8000d28 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000cfc:	4c0b      	ldr	r4, [pc, #44]	; (8000d2c <LoopForever+0x16>)
  movs r3, #0
 8000cfe:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000d00:	e001      	b.n	8000d06 <LoopFillZerobss>

08000d02 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000d02:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000d04:	3204      	adds	r2, #4

08000d06 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000d06:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000d08:	d3fb      	bcc.n	8000d02 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000d0a:	f7ff ffd7 	bl	8000cbc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000d0e:	f002 ffe1 	bl	8003cd4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000d12:	f7ff fabd 	bl	8000290 <main>

08000d16 <LoopForever>:

LoopForever:
    b LoopForever
 8000d16:	e7fe      	b.n	8000d16 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000d18:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8000d1c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000d20:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8000d24:	080047c4 	.word	0x080047c4
  ldr r2, =_sbss
 8000d28:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8000d2c:	20000220 	.word	0x20000220

08000d30 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000d30:	e7fe      	b.n	8000d30 <ADC1_2_IRQHandler>
	...

08000d34 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000d34:	b580      	push	{r7, lr}
 8000d36:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000d38:	4b08      	ldr	r3, [pc, #32]	; (8000d5c <HAL_Init+0x28>)
 8000d3a:	681b      	ldr	r3, [r3, #0]
 8000d3c:	4a07      	ldr	r2, [pc, #28]	; (8000d5c <HAL_Init+0x28>)
 8000d3e:	f043 0310 	orr.w	r3, r3, #16
 8000d42:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000d44:	2003      	movs	r0, #3
 8000d46:	f000 f95f 	bl	8001008 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000d4a:	2000      	movs	r0, #0
 8000d4c:	f000 f808 	bl	8000d60 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000d50:	f7ff feb8 	bl	8000ac4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000d54:	2300      	movs	r3, #0
}
 8000d56:	4618      	mov	r0, r3
 8000d58:	bd80      	pop	{r7, pc}
 8000d5a:	bf00      	nop
 8000d5c:	40022000 	.word	0x40022000

08000d60 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000d60:	b580      	push	{r7, lr}
 8000d62:	b082      	sub	sp, #8
 8000d64:	af00      	add	r7, sp, #0
 8000d66:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000d68:	4b12      	ldr	r3, [pc, #72]	; (8000db4 <HAL_InitTick+0x54>)
 8000d6a:	681a      	ldr	r2, [r3, #0]
 8000d6c:	4b12      	ldr	r3, [pc, #72]	; (8000db8 <HAL_InitTick+0x58>)
 8000d6e:	781b      	ldrb	r3, [r3, #0]
 8000d70:	4619      	mov	r1, r3
 8000d72:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000d76:	fbb3 f3f1 	udiv	r3, r3, r1
 8000d7a:	fbb2 f3f3 	udiv	r3, r2, r3
 8000d7e:	4618      	mov	r0, r3
 8000d80:	f000 f977 	bl	8001072 <HAL_SYSTICK_Config>
 8000d84:	4603      	mov	r3, r0
 8000d86:	2b00      	cmp	r3, #0
 8000d88:	d001      	beq.n	8000d8e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000d8a:	2301      	movs	r3, #1
 8000d8c:	e00e      	b.n	8000dac <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000d8e:	687b      	ldr	r3, [r7, #4]
 8000d90:	2b0f      	cmp	r3, #15
 8000d92:	d80a      	bhi.n	8000daa <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000d94:	2200      	movs	r2, #0
 8000d96:	6879      	ldr	r1, [r7, #4]
 8000d98:	f04f 30ff 	mov.w	r0, #4294967295
 8000d9c:	f000 f93f 	bl	800101e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000da0:	4a06      	ldr	r2, [pc, #24]	; (8000dbc <HAL_InitTick+0x5c>)
 8000da2:	687b      	ldr	r3, [r7, #4]
 8000da4:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8000da6:	2300      	movs	r3, #0
 8000da8:	e000      	b.n	8000dac <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000daa:	2301      	movs	r3, #1
}
 8000dac:	4618      	mov	r0, r3
 8000dae:	3708      	adds	r7, #8
 8000db0:	46bd      	mov	sp, r7
 8000db2:	bd80      	pop	{r7, pc}
 8000db4:	20000000 	.word	0x20000000
 8000db8:	20000008 	.word	0x20000008
 8000dbc:	20000004 	.word	0x20000004

08000dc0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000dc0:	b480      	push	{r7}
 8000dc2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000dc4:	4b06      	ldr	r3, [pc, #24]	; (8000de0 <HAL_IncTick+0x20>)
 8000dc6:	781b      	ldrb	r3, [r3, #0]
 8000dc8:	461a      	mov	r2, r3
 8000dca:	4b06      	ldr	r3, [pc, #24]	; (8000de4 <HAL_IncTick+0x24>)
 8000dcc:	681b      	ldr	r3, [r3, #0]
 8000dce:	4413      	add	r3, r2
 8000dd0:	4a04      	ldr	r2, [pc, #16]	; (8000de4 <HAL_IncTick+0x24>)
 8000dd2:	6013      	str	r3, [r2, #0]
}
 8000dd4:	bf00      	nop
 8000dd6:	46bd      	mov	sp, r7
 8000dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ddc:	4770      	bx	lr
 8000dde:	bf00      	nop
 8000de0:	20000008 	.word	0x20000008
 8000de4:	2000020c 	.word	0x2000020c

08000de8 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000de8:	b480      	push	{r7}
 8000dea:	af00      	add	r7, sp, #0
  return uwTick;  
 8000dec:	4b03      	ldr	r3, [pc, #12]	; (8000dfc <HAL_GetTick+0x14>)
 8000dee:	681b      	ldr	r3, [r3, #0]
}
 8000df0:	4618      	mov	r0, r3
 8000df2:	46bd      	mov	sp, r7
 8000df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000df8:	4770      	bx	lr
 8000dfa:	bf00      	nop
 8000dfc:	2000020c 	.word	0x2000020c

08000e00 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000e00:	b580      	push	{r7, lr}
 8000e02:	b084      	sub	sp, #16
 8000e04:	af00      	add	r7, sp, #0
 8000e06:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000e08:	f7ff ffee 	bl	8000de8 <HAL_GetTick>
 8000e0c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000e0e:	687b      	ldr	r3, [r7, #4]
 8000e10:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000e12:	68fb      	ldr	r3, [r7, #12]
 8000e14:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000e18:	d005      	beq.n	8000e26 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000e1a:	4b0a      	ldr	r3, [pc, #40]	; (8000e44 <HAL_Delay+0x44>)
 8000e1c:	781b      	ldrb	r3, [r3, #0]
 8000e1e:	461a      	mov	r2, r3
 8000e20:	68fb      	ldr	r3, [r7, #12]
 8000e22:	4413      	add	r3, r2
 8000e24:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8000e26:	bf00      	nop
 8000e28:	f7ff ffde 	bl	8000de8 <HAL_GetTick>
 8000e2c:	4602      	mov	r2, r0
 8000e2e:	68bb      	ldr	r3, [r7, #8]
 8000e30:	1ad3      	subs	r3, r2, r3
 8000e32:	68fa      	ldr	r2, [r7, #12]
 8000e34:	429a      	cmp	r2, r3
 8000e36:	d8f7      	bhi.n	8000e28 <HAL_Delay+0x28>
  {
  }
}
 8000e38:	bf00      	nop
 8000e3a:	bf00      	nop
 8000e3c:	3710      	adds	r7, #16
 8000e3e:	46bd      	mov	sp, r7
 8000e40:	bd80      	pop	{r7, pc}
 8000e42:	bf00      	nop
 8000e44:	20000008 	.word	0x20000008

08000e48 <HAL_SuspendTick>:
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_SuspendTick(void)

{
 8000e48:	b480      	push	{r7}
 8000e4a:	af00      	add	r7, sp, #0
  /* Disable SysTick Interrupt */
  SysTick->CTRL &= ~SysTick_CTRL_TICKINT_Msk;
 8000e4c:	4b05      	ldr	r3, [pc, #20]	; (8000e64 <HAL_SuspendTick+0x1c>)
 8000e4e:	681b      	ldr	r3, [r3, #0]
 8000e50:	4a04      	ldr	r2, [pc, #16]	; (8000e64 <HAL_SuspendTick+0x1c>)
 8000e52:	f023 0302 	bic.w	r3, r3, #2
 8000e56:	6013      	str	r3, [r2, #0]
                                                   
}
 8000e58:	bf00      	nop
 8000e5a:	46bd      	mov	sp, r7
 8000e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e60:	4770      	bx	lr
 8000e62:	bf00      	nop
 8000e64:	e000e010 	.word	0xe000e010

08000e68 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e68:	b480      	push	{r7}
 8000e6a:	b085      	sub	sp, #20
 8000e6c:	af00      	add	r7, sp, #0
 8000e6e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000e70:	687b      	ldr	r3, [r7, #4]
 8000e72:	f003 0307 	and.w	r3, r3, #7
 8000e76:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000e78:	4b0c      	ldr	r3, [pc, #48]	; (8000eac <__NVIC_SetPriorityGrouping+0x44>)
 8000e7a:	68db      	ldr	r3, [r3, #12]
 8000e7c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000e7e:	68ba      	ldr	r2, [r7, #8]
 8000e80:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000e84:	4013      	ands	r3, r2
 8000e86:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000e88:	68fb      	ldr	r3, [r7, #12]
 8000e8a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000e8c:	68bb      	ldr	r3, [r7, #8]
 8000e8e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000e90:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000e94:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000e98:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000e9a:	4a04      	ldr	r2, [pc, #16]	; (8000eac <__NVIC_SetPriorityGrouping+0x44>)
 8000e9c:	68bb      	ldr	r3, [r7, #8]
 8000e9e:	60d3      	str	r3, [r2, #12]
}
 8000ea0:	bf00      	nop
 8000ea2:	3714      	adds	r7, #20
 8000ea4:	46bd      	mov	sp, r7
 8000ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eaa:	4770      	bx	lr
 8000eac:	e000ed00 	.word	0xe000ed00

08000eb0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000eb0:	b480      	push	{r7}
 8000eb2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000eb4:	4b04      	ldr	r3, [pc, #16]	; (8000ec8 <__NVIC_GetPriorityGrouping+0x18>)
 8000eb6:	68db      	ldr	r3, [r3, #12]
 8000eb8:	0a1b      	lsrs	r3, r3, #8
 8000eba:	f003 0307 	and.w	r3, r3, #7
}
 8000ebe:	4618      	mov	r0, r3
 8000ec0:	46bd      	mov	sp, r7
 8000ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ec6:	4770      	bx	lr
 8000ec8:	e000ed00 	.word	0xe000ed00

08000ecc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000ecc:	b480      	push	{r7}
 8000ece:	b083      	sub	sp, #12
 8000ed0:	af00      	add	r7, sp, #0
 8000ed2:	4603      	mov	r3, r0
 8000ed4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000ed6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000eda:	2b00      	cmp	r3, #0
 8000edc:	db0b      	blt.n	8000ef6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000ede:	79fb      	ldrb	r3, [r7, #7]
 8000ee0:	f003 021f 	and.w	r2, r3, #31
 8000ee4:	4907      	ldr	r1, [pc, #28]	; (8000f04 <__NVIC_EnableIRQ+0x38>)
 8000ee6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000eea:	095b      	lsrs	r3, r3, #5
 8000eec:	2001      	movs	r0, #1
 8000eee:	fa00 f202 	lsl.w	r2, r0, r2
 8000ef2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000ef6:	bf00      	nop
 8000ef8:	370c      	adds	r7, #12
 8000efa:	46bd      	mov	sp, r7
 8000efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f00:	4770      	bx	lr
 8000f02:	bf00      	nop
 8000f04:	e000e100 	.word	0xe000e100

08000f08 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000f08:	b480      	push	{r7}
 8000f0a:	b083      	sub	sp, #12
 8000f0c:	af00      	add	r7, sp, #0
 8000f0e:	4603      	mov	r3, r0
 8000f10:	6039      	str	r1, [r7, #0]
 8000f12:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f14:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f18:	2b00      	cmp	r3, #0
 8000f1a:	db0a      	blt.n	8000f32 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f1c:	683b      	ldr	r3, [r7, #0]
 8000f1e:	b2da      	uxtb	r2, r3
 8000f20:	490c      	ldr	r1, [pc, #48]	; (8000f54 <__NVIC_SetPriority+0x4c>)
 8000f22:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f26:	0112      	lsls	r2, r2, #4
 8000f28:	b2d2      	uxtb	r2, r2
 8000f2a:	440b      	add	r3, r1
 8000f2c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000f30:	e00a      	b.n	8000f48 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f32:	683b      	ldr	r3, [r7, #0]
 8000f34:	b2da      	uxtb	r2, r3
 8000f36:	4908      	ldr	r1, [pc, #32]	; (8000f58 <__NVIC_SetPriority+0x50>)
 8000f38:	79fb      	ldrb	r3, [r7, #7]
 8000f3a:	f003 030f 	and.w	r3, r3, #15
 8000f3e:	3b04      	subs	r3, #4
 8000f40:	0112      	lsls	r2, r2, #4
 8000f42:	b2d2      	uxtb	r2, r2
 8000f44:	440b      	add	r3, r1
 8000f46:	761a      	strb	r2, [r3, #24]
}
 8000f48:	bf00      	nop
 8000f4a:	370c      	adds	r7, #12
 8000f4c:	46bd      	mov	sp, r7
 8000f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f52:	4770      	bx	lr
 8000f54:	e000e100 	.word	0xe000e100
 8000f58:	e000ed00 	.word	0xe000ed00

08000f5c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000f5c:	b480      	push	{r7}
 8000f5e:	b089      	sub	sp, #36	; 0x24
 8000f60:	af00      	add	r7, sp, #0
 8000f62:	60f8      	str	r0, [r7, #12]
 8000f64:	60b9      	str	r1, [r7, #8]
 8000f66:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000f68:	68fb      	ldr	r3, [r7, #12]
 8000f6a:	f003 0307 	and.w	r3, r3, #7
 8000f6e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000f70:	69fb      	ldr	r3, [r7, #28]
 8000f72:	f1c3 0307 	rsb	r3, r3, #7
 8000f76:	2b04      	cmp	r3, #4
 8000f78:	bf28      	it	cs
 8000f7a:	2304      	movcs	r3, #4
 8000f7c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000f7e:	69fb      	ldr	r3, [r7, #28]
 8000f80:	3304      	adds	r3, #4
 8000f82:	2b06      	cmp	r3, #6
 8000f84:	d902      	bls.n	8000f8c <NVIC_EncodePriority+0x30>
 8000f86:	69fb      	ldr	r3, [r7, #28]
 8000f88:	3b03      	subs	r3, #3
 8000f8a:	e000      	b.n	8000f8e <NVIC_EncodePriority+0x32>
 8000f8c:	2300      	movs	r3, #0
 8000f8e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f90:	f04f 32ff 	mov.w	r2, #4294967295
 8000f94:	69bb      	ldr	r3, [r7, #24]
 8000f96:	fa02 f303 	lsl.w	r3, r2, r3
 8000f9a:	43da      	mvns	r2, r3
 8000f9c:	68bb      	ldr	r3, [r7, #8]
 8000f9e:	401a      	ands	r2, r3
 8000fa0:	697b      	ldr	r3, [r7, #20]
 8000fa2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000fa4:	f04f 31ff 	mov.w	r1, #4294967295
 8000fa8:	697b      	ldr	r3, [r7, #20]
 8000faa:	fa01 f303 	lsl.w	r3, r1, r3
 8000fae:	43d9      	mvns	r1, r3
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000fb4:	4313      	orrs	r3, r2
         );
}
 8000fb6:	4618      	mov	r0, r3
 8000fb8:	3724      	adds	r7, #36	; 0x24
 8000fba:	46bd      	mov	sp, r7
 8000fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fc0:	4770      	bx	lr
	...

08000fc4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000fc4:	b580      	push	{r7, lr}
 8000fc6:	b082      	sub	sp, #8
 8000fc8:	af00      	add	r7, sp, #0
 8000fca:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	3b01      	subs	r3, #1
 8000fd0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000fd4:	d301      	bcc.n	8000fda <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000fd6:	2301      	movs	r3, #1
 8000fd8:	e00f      	b.n	8000ffa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000fda:	4a0a      	ldr	r2, [pc, #40]	; (8001004 <SysTick_Config+0x40>)
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	3b01      	subs	r3, #1
 8000fe0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000fe2:	210f      	movs	r1, #15
 8000fe4:	f04f 30ff 	mov.w	r0, #4294967295
 8000fe8:	f7ff ff8e 	bl	8000f08 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000fec:	4b05      	ldr	r3, [pc, #20]	; (8001004 <SysTick_Config+0x40>)
 8000fee:	2200      	movs	r2, #0
 8000ff0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000ff2:	4b04      	ldr	r3, [pc, #16]	; (8001004 <SysTick_Config+0x40>)
 8000ff4:	2207      	movs	r2, #7
 8000ff6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000ff8:	2300      	movs	r3, #0
}
 8000ffa:	4618      	mov	r0, r3
 8000ffc:	3708      	adds	r7, #8
 8000ffe:	46bd      	mov	sp, r7
 8001000:	bd80      	pop	{r7, pc}
 8001002:	bf00      	nop
 8001004:	e000e010 	.word	0xe000e010

08001008 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001008:	b580      	push	{r7, lr}
 800100a:	b082      	sub	sp, #8
 800100c:	af00      	add	r7, sp, #0
 800100e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001010:	6878      	ldr	r0, [r7, #4]
 8001012:	f7ff ff29 	bl	8000e68 <__NVIC_SetPriorityGrouping>
}
 8001016:	bf00      	nop
 8001018:	3708      	adds	r7, #8
 800101a:	46bd      	mov	sp, r7
 800101c:	bd80      	pop	{r7, pc}

0800101e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800101e:	b580      	push	{r7, lr}
 8001020:	b086      	sub	sp, #24
 8001022:	af00      	add	r7, sp, #0
 8001024:	4603      	mov	r3, r0
 8001026:	60b9      	str	r1, [r7, #8]
 8001028:	607a      	str	r2, [r7, #4]
 800102a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800102c:	2300      	movs	r3, #0
 800102e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001030:	f7ff ff3e 	bl	8000eb0 <__NVIC_GetPriorityGrouping>
 8001034:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001036:	687a      	ldr	r2, [r7, #4]
 8001038:	68b9      	ldr	r1, [r7, #8]
 800103a:	6978      	ldr	r0, [r7, #20]
 800103c:	f7ff ff8e 	bl	8000f5c <NVIC_EncodePriority>
 8001040:	4602      	mov	r2, r0
 8001042:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001046:	4611      	mov	r1, r2
 8001048:	4618      	mov	r0, r3
 800104a:	f7ff ff5d 	bl	8000f08 <__NVIC_SetPriority>
}
 800104e:	bf00      	nop
 8001050:	3718      	adds	r7, #24
 8001052:	46bd      	mov	sp, r7
 8001054:	bd80      	pop	{r7, pc}

08001056 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001056:	b580      	push	{r7, lr}
 8001058:	b082      	sub	sp, #8
 800105a:	af00      	add	r7, sp, #0
 800105c:	4603      	mov	r3, r0
 800105e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001060:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001064:	4618      	mov	r0, r3
 8001066:	f7ff ff31 	bl	8000ecc <__NVIC_EnableIRQ>
}
 800106a:	bf00      	nop
 800106c:	3708      	adds	r7, #8
 800106e:	46bd      	mov	sp, r7
 8001070:	bd80      	pop	{r7, pc}

08001072 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001072:	b580      	push	{r7, lr}
 8001074:	b082      	sub	sp, #8
 8001076:	af00      	add	r7, sp, #0
 8001078:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800107a:	6878      	ldr	r0, [r7, #4]
 800107c:	f7ff ffa2 	bl	8000fc4 <SysTick_Config>
 8001080:	4603      	mov	r3, r0
}
 8001082:	4618      	mov	r0, r3
 8001084:	3708      	adds	r7, #8
 8001086:	46bd      	mov	sp, r7
 8001088:	bd80      	pop	{r7, pc}
	...

0800108c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800108c:	b480      	push	{r7}
 800108e:	b087      	sub	sp, #28
 8001090:	af00      	add	r7, sp, #0
 8001092:	6078      	str	r0, [r7, #4]
 8001094:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001096:	2300      	movs	r3, #0
 8001098:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800109a:	e160      	b.n	800135e <HAL_GPIO_Init+0x2d2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800109c:	683b      	ldr	r3, [r7, #0]
 800109e:	681a      	ldr	r2, [r3, #0]
 80010a0:	2101      	movs	r1, #1
 80010a2:	697b      	ldr	r3, [r7, #20]
 80010a4:	fa01 f303 	lsl.w	r3, r1, r3
 80010a8:	4013      	ands	r3, r2
 80010aa:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80010ac:	68fb      	ldr	r3, [r7, #12]
 80010ae:	2b00      	cmp	r3, #0
 80010b0:	f000 8152 	beq.w	8001358 <HAL_GPIO_Init+0x2cc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80010b4:	683b      	ldr	r3, [r7, #0]
 80010b6:	685b      	ldr	r3, [r3, #4]
 80010b8:	2b01      	cmp	r3, #1
 80010ba:	d00b      	beq.n	80010d4 <HAL_GPIO_Init+0x48>
 80010bc:	683b      	ldr	r3, [r7, #0]
 80010be:	685b      	ldr	r3, [r3, #4]
 80010c0:	2b02      	cmp	r3, #2
 80010c2:	d007      	beq.n	80010d4 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80010c4:	683b      	ldr	r3, [r7, #0]
 80010c6:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80010c8:	2b11      	cmp	r3, #17
 80010ca:	d003      	beq.n	80010d4 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80010cc:	683b      	ldr	r3, [r7, #0]
 80010ce:	685b      	ldr	r3, [r3, #4]
 80010d0:	2b12      	cmp	r3, #18
 80010d2:	d130      	bne.n	8001136 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	689b      	ldr	r3, [r3, #8]
 80010d8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 80010da:	697b      	ldr	r3, [r7, #20]
 80010dc:	005b      	lsls	r3, r3, #1
 80010de:	2203      	movs	r2, #3
 80010e0:	fa02 f303 	lsl.w	r3, r2, r3
 80010e4:	43db      	mvns	r3, r3
 80010e6:	693a      	ldr	r2, [r7, #16]
 80010e8:	4013      	ands	r3, r2
 80010ea:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80010ec:	683b      	ldr	r3, [r7, #0]
 80010ee:	68da      	ldr	r2, [r3, #12]
 80010f0:	697b      	ldr	r3, [r7, #20]
 80010f2:	005b      	lsls	r3, r3, #1
 80010f4:	fa02 f303 	lsl.w	r3, r2, r3
 80010f8:	693a      	ldr	r2, [r7, #16]
 80010fa:	4313      	orrs	r3, r2
 80010fc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	693a      	ldr	r2, [r7, #16]
 8001102:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	685b      	ldr	r3, [r3, #4]
 8001108:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800110a:	2201      	movs	r2, #1
 800110c:	697b      	ldr	r3, [r7, #20]
 800110e:	fa02 f303 	lsl.w	r3, r2, r3
 8001112:	43db      	mvns	r3, r3
 8001114:	693a      	ldr	r2, [r7, #16]
 8001116:	4013      	ands	r3, r2
 8001118:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 800111a:	683b      	ldr	r3, [r7, #0]
 800111c:	685b      	ldr	r3, [r3, #4]
 800111e:	091b      	lsrs	r3, r3, #4
 8001120:	f003 0201 	and.w	r2, r3, #1
 8001124:	697b      	ldr	r3, [r7, #20]
 8001126:	fa02 f303 	lsl.w	r3, r2, r3
 800112a:	693a      	ldr	r2, [r7, #16]
 800112c:	4313      	orrs	r3, r2
 800112e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	693a      	ldr	r2, [r7, #16]
 8001134:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	68db      	ldr	r3, [r3, #12]
 800113a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 800113c:	697b      	ldr	r3, [r7, #20]
 800113e:	005b      	lsls	r3, r3, #1
 8001140:	2203      	movs	r2, #3
 8001142:	fa02 f303 	lsl.w	r3, r2, r3
 8001146:	43db      	mvns	r3, r3
 8001148:	693a      	ldr	r2, [r7, #16]
 800114a:	4013      	ands	r3, r2
 800114c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 800114e:	683b      	ldr	r3, [r7, #0]
 8001150:	689a      	ldr	r2, [r3, #8]
 8001152:	697b      	ldr	r3, [r7, #20]
 8001154:	005b      	lsls	r3, r3, #1
 8001156:	fa02 f303 	lsl.w	r3, r2, r3
 800115a:	693a      	ldr	r2, [r7, #16]
 800115c:	4313      	orrs	r3, r2
 800115e:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	693a      	ldr	r2, [r7, #16]
 8001164:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001166:	683b      	ldr	r3, [r7, #0]
 8001168:	685b      	ldr	r3, [r3, #4]
 800116a:	2b02      	cmp	r3, #2
 800116c:	d003      	beq.n	8001176 <HAL_GPIO_Init+0xea>
 800116e:	683b      	ldr	r3, [r7, #0]
 8001170:	685b      	ldr	r3, [r3, #4]
 8001172:	2b12      	cmp	r3, #18
 8001174:	d123      	bne.n	80011be <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001176:	697b      	ldr	r3, [r7, #20]
 8001178:	08da      	lsrs	r2, r3, #3
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	3208      	adds	r2, #8
 800117e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001182:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001184:	697b      	ldr	r3, [r7, #20]
 8001186:	f003 0307 	and.w	r3, r3, #7
 800118a:	009b      	lsls	r3, r3, #2
 800118c:	220f      	movs	r2, #15
 800118e:	fa02 f303 	lsl.w	r3, r2, r3
 8001192:	43db      	mvns	r3, r3
 8001194:	693a      	ldr	r2, [r7, #16]
 8001196:	4013      	ands	r3, r2
 8001198:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800119a:	683b      	ldr	r3, [r7, #0]
 800119c:	691a      	ldr	r2, [r3, #16]
 800119e:	697b      	ldr	r3, [r7, #20]
 80011a0:	f003 0307 	and.w	r3, r3, #7
 80011a4:	009b      	lsls	r3, r3, #2
 80011a6:	fa02 f303 	lsl.w	r3, r2, r3
 80011aa:	693a      	ldr	r2, [r7, #16]
 80011ac:	4313      	orrs	r3, r2
 80011ae:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80011b0:	697b      	ldr	r3, [r7, #20]
 80011b2:	08da      	lsrs	r2, r3, #3
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	3208      	adds	r2, #8
 80011b8:	6939      	ldr	r1, [r7, #16]
 80011ba:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	681b      	ldr	r3, [r3, #0]
 80011c2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 80011c4:	697b      	ldr	r3, [r7, #20]
 80011c6:	005b      	lsls	r3, r3, #1
 80011c8:	2203      	movs	r2, #3
 80011ca:	fa02 f303 	lsl.w	r3, r2, r3
 80011ce:	43db      	mvns	r3, r3
 80011d0:	693a      	ldr	r2, [r7, #16]
 80011d2:	4013      	ands	r3, r2
 80011d4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80011d6:	683b      	ldr	r3, [r7, #0]
 80011d8:	685b      	ldr	r3, [r3, #4]
 80011da:	f003 0203 	and.w	r2, r3, #3
 80011de:	697b      	ldr	r3, [r7, #20]
 80011e0:	005b      	lsls	r3, r3, #1
 80011e2:	fa02 f303 	lsl.w	r3, r2, r3
 80011e6:	693a      	ldr	r2, [r7, #16]
 80011e8:	4313      	orrs	r3, r2
 80011ea:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	693a      	ldr	r2, [r7, #16]
 80011f0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80011f2:	683b      	ldr	r3, [r7, #0]
 80011f4:	685b      	ldr	r3, [r3, #4]
 80011f6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80011fa:	2b00      	cmp	r3, #0
 80011fc:	f000 80ac 	beq.w	8001358 <HAL_GPIO_Init+0x2cc>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001200:	4b5e      	ldr	r3, [pc, #376]	; (800137c <HAL_GPIO_Init+0x2f0>)
 8001202:	699b      	ldr	r3, [r3, #24]
 8001204:	4a5d      	ldr	r2, [pc, #372]	; (800137c <HAL_GPIO_Init+0x2f0>)
 8001206:	f043 0301 	orr.w	r3, r3, #1
 800120a:	6193      	str	r3, [r2, #24]
 800120c:	4b5b      	ldr	r3, [pc, #364]	; (800137c <HAL_GPIO_Init+0x2f0>)
 800120e:	699b      	ldr	r3, [r3, #24]
 8001210:	f003 0301 	and.w	r3, r3, #1
 8001214:	60bb      	str	r3, [r7, #8]
 8001216:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001218:	4a59      	ldr	r2, [pc, #356]	; (8001380 <HAL_GPIO_Init+0x2f4>)
 800121a:	697b      	ldr	r3, [r7, #20]
 800121c:	089b      	lsrs	r3, r3, #2
 800121e:	3302      	adds	r3, #2
 8001220:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001224:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001226:	697b      	ldr	r3, [r7, #20]
 8001228:	f003 0303 	and.w	r3, r3, #3
 800122c:	009b      	lsls	r3, r3, #2
 800122e:	220f      	movs	r2, #15
 8001230:	fa02 f303 	lsl.w	r3, r2, r3
 8001234:	43db      	mvns	r3, r3
 8001236:	693a      	ldr	r2, [r7, #16]
 8001238:	4013      	ands	r3, r2
 800123a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8001242:	d025      	beq.n	8001290 <HAL_GPIO_Init+0x204>
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	4a4f      	ldr	r2, [pc, #316]	; (8001384 <HAL_GPIO_Init+0x2f8>)
 8001248:	4293      	cmp	r3, r2
 800124a:	d01f      	beq.n	800128c <HAL_GPIO_Init+0x200>
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	4a4e      	ldr	r2, [pc, #312]	; (8001388 <HAL_GPIO_Init+0x2fc>)
 8001250:	4293      	cmp	r3, r2
 8001252:	d019      	beq.n	8001288 <HAL_GPIO_Init+0x1fc>
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	4a4d      	ldr	r2, [pc, #308]	; (800138c <HAL_GPIO_Init+0x300>)
 8001258:	4293      	cmp	r3, r2
 800125a:	d013      	beq.n	8001284 <HAL_GPIO_Init+0x1f8>
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	4a4c      	ldr	r2, [pc, #304]	; (8001390 <HAL_GPIO_Init+0x304>)
 8001260:	4293      	cmp	r3, r2
 8001262:	d00d      	beq.n	8001280 <HAL_GPIO_Init+0x1f4>
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	4a4b      	ldr	r2, [pc, #300]	; (8001394 <HAL_GPIO_Init+0x308>)
 8001268:	4293      	cmp	r3, r2
 800126a:	d007      	beq.n	800127c <HAL_GPIO_Init+0x1f0>
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	4a4a      	ldr	r2, [pc, #296]	; (8001398 <HAL_GPIO_Init+0x30c>)
 8001270:	4293      	cmp	r3, r2
 8001272:	d101      	bne.n	8001278 <HAL_GPIO_Init+0x1ec>
 8001274:	2306      	movs	r3, #6
 8001276:	e00c      	b.n	8001292 <HAL_GPIO_Init+0x206>
 8001278:	2307      	movs	r3, #7
 800127a:	e00a      	b.n	8001292 <HAL_GPIO_Init+0x206>
 800127c:	2305      	movs	r3, #5
 800127e:	e008      	b.n	8001292 <HAL_GPIO_Init+0x206>
 8001280:	2304      	movs	r3, #4
 8001282:	e006      	b.n	8001292 <HAL_GPIO_Init+0x206>
 8001284:	2303      	movs	r3, #3
 8001286:	e004      	b.n	8001292 <HAL_GPIO_Init+0x206>
 8001288:	2302      	movs	r3, #2
 800128a:	e002      	b.n	8001292 <HAL_GPIO_Init+0x206>
 800128c:	2301      	movs	r3, #1
 800128e:	e000      	b.n	8001292 <HAL_GPIO_Init+0x206>
 8001290:	2300      	movs	r3, #0
 8001292:	697a      	ldr	r2, [r7, #20]
 8001294:	f002 0203 	and.w	r2, r2, #3
 8001298:	0092      	lsls	r2, r2, #2
 800129a:	4093      	lsls	r3, r2
 800129c:	693a      	ldr	r2, [r7, #16]
 800129e:	4313      	orrs	r3, r2
 80012a0:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80012a2:	4937      	ldr	r1, [pc, #220]	; (8001380 <HAL_GPIO_Init+0x2f4>)
 80012a4:	697b      	ldr	r3, [r7, #20]
 80012a6:	089b      	lsrs	r3, r3, #2
 80012a8:	3302      	adds	r3, #2
 80012aa:	693a      	ldr	r2, [r7, #16]
 80012ac:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80012b0:	4b3a      	ldr	r3, [pc, #232]	; (800139c <HAL_GPIO_Init+0x310>)
 80012b2:	681b      	ldr	r3, [r3, #0]
 80012b4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80012b6:	68fb      	ldr	r3, [r7, #12]
 80012b8:	43db      	mvns	r3, r3
 80012ba:	693a      	ldr	r2, [r7, #16]
 80012bc:	4013      	ands	r3, r2
 80012be:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80012c0:	683b      	ldr	r3, [r7, #0]
 80012c2:	685b      	ldr	r3, [r3, #4]
 80012c4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80012c8:	2b00      	cmp	r3, #0
 80012ca:	d003      	beq.n	80012d4 <HAL_GPIO_Init+0x248>
        {
          temp |= iocurrent;
 80012cc:	693a      	ldr	r2, [r7, #16]
 80012ce:	68fb      	ldr	r3, [r7, #12]
 80012d0:	4313      	orrs	r3, r2
 80012d2:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80012d4:	4a31      	ldr	r2, [pc, #196]	; (800139c <HAL_GPIO_Init+0x310>)
 80012d6:	693b      	ldr	r3, [r7, #16]
 80012d8:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80012da:	4b30      	ldr	r3, [pc, #192]	; (800139c <HAL_GPIO_Init+0x310>)
 80012dc:	685b      	ldr	r3, [r3, #4]
 80012de:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80012e0:	68fb      	ldr	r3, [r7, #12]
 80012e2:	43db      	mvns	r3, r3
 80012e4:	693a      	ldr	r2, [r7, #16]
 80012e6:	4013      	ands	r3, r2
 80012e8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80012ea:	683b      	ldr	r3, [r7, #0]
 80012ec:	685b      	ldr	r3, [r3, #4]
 80012ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80012f2:	2b00      	cmp	r3, #0
 80012f4:	d003      	beq.n	80012fe <HAL_GPIO_Init+0x272>
        {
          temp |= iocurrent;
 80012f6:	693a      	ldr	r2, [r7, #16]
 80012f8:	68fb      	ldr	r3, [r7, #12]
 80012fa:	4313      	orrs	r3, r2
 80012fc:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80012fe:	4a27      	ldr	r2, [pc, #156]	; (800139c <HAL_GPIO_Init+0x310>)
 8001300:	693b      	ldr	r3, [r7, #16]
 8001302:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001304:	4b25      	ldr	r3, [pc, #148]	; (800139c <HAL_GPIO_Init+0x310>)
 8001306:	689b      	ldr	r3, [r3, #8]
 8001308:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800130a:	68fb      	ldr	r3, [r7, #12]
 800130c:	43db      	mvns	r3, r3
 800130e:	693a      	ldr	r2, [r7, #16]
 8001310:	4013      	ands	r3, r2
 8001312:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001314:	683b      	ldr	r3, [r7, #0]
 8001316:	685b      	ldr	r3, [r3, #4]
 8001318:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800131c:	2b00      	cmp	r3, #0
 800131e:	d003      	beq.n	8001328 <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 8001320:	693a      	ldr	r2, [r7, #16]
 8001322:	68fb      	ldr	r3, [r7, #12]
 8001324:	4313      	orrs	r3, r2
 8001326:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001328:	4a1c      	ldr	r2, [pc, #112]	; (800139c <HAL_GPIO_Init+0x310>)
 800132a:	693b      	ldr	r3, [r7, #16]
 800132c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800132e:	4b1b      	ldr	r3, [pc, #108]	; (800139c <HAL_GPIO_Init+0x310>)
 8001330:	68db      	ldr	r3, [r3, #12]
 8001332:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001334:	68fb      	ldr	r3, [r7, #12]
 8001336:	43db      	mvns	r3, r3
 8001338:	693a      	ldr	r2, [r7, #16]
 800133a:	4013      	ands	r3, r2
 800133c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800133e:	683b      	ldr	r3, [r7, #0]
 8001340:	685b      	ldr	r3, [r3, #4]
 8001342:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001346:	2b00      	cmp	r3, #0
 8001348:	d003      	beq.n	8001352 <HAL_GPIO_Init+0x2c6>
        {
          temp |= iocurrent;
 800134a:	693a      	ldr	r2, [r7, #16]
 800134c:	68fb      	ldr	r3, [r7, #12]
 800134e:	4313      	orrs	r3, r2
 8001350:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001352:	4a12      	ldr	r2, [pc, #72]	; (800139c <HAL_GPIO_Init+0x310>)
 8001354:	693b      	ldr	r3, [r7, #16]
 8001356:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8001358:	697b      	ldr	r3, [r7, #20]
 800135a:	3301      	adds	r3, #1
 800135c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800135e:	683b      	ldr	r3, [r7, #0]
 8001360:	681a      	ldr	r2, [r3, #0]
 8001362:	697b      	ldr	r3, [r7, #20]
 8001364:	fa22 f303 	lsr.w	r3, r2, r3
 8001368:	2b00      	cmp	r3, #0
 800136a:	f47f ae97 	bne.w	800109c <HAL_GPIO_Init+0x10>
  }
}
 800136e:	bf00      	nop
 8001370:	bf00      	nop
 8001372:	371c      	adds	r7, #28
 8001374:	46bd      	mov	sp, r7
 8001376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800137a:	4770      	bx	lr
 800137c:	40021000 	.word	0x40021000
 8001380:	40010000 	.word	0x40010000
 8001384:	48000400 	.word	0x48000400
 8001388:	48000800 	.word	0x48000800
 800138c:	48000c00 	.word	0x48000c00
 8001390:	48001000 	.word	0x48001000
 8001394:	48001400 	.word	0x48001400
 8001398:	48001800 	.word	0x48001800
 800139c:	40010400 	.word	0x40010400

080013a0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80013a0:	b480      	push	{r7}
 80013a2:	b083      	sub	sp, #12
 80013a4:	af00      	add	r7, sp, #0
 80013a6:	6078      	str	r0, [r7, #4]
 80013a8:	460b      	mov	r3, r1
 80013aa:	807b      	strh	r3, [r7, #2]
 80013ac:	4613      	mov	r3, r2
 80013ae:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80013b0:	787b      	ldrb	r3, [r7, #1]
 80013b2:	2b00      	cmp	r3, #0
 80013b4:	d003      	beq.n	80013be <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80013b6:	887a      	ldrh	r2, [r7, #2]
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80013bc:	e002      	b.n	80013c4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80013be:	887a      	ldrh	r2, [r7, #2]
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	629a      	str	r2, [r3, #40]	; 0x28
}
 80013c4:	bf00      	nop
 80013c6:	370c      	adds	r7, #12
 80013c8:	46bd      	mov	sp, r7
 80013ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ce:	4770      	bx	lr

080013d0 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..F) to select the GPIO peripheral for STM32F3 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80013d0:	b480      	push	{r7}
 80013d2:	b085      	sub	sp, #20
 80013d4:	af00      	add	r7, sp, #0
 80013d6:	6078      	str	r0, [r7, #4]
 80013d8:	460b      	mov	r3, r1
 80013da:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	695b      	ldr	r3, [r3, #20]
 80013e0:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80013e2:	887a      	ldrh	r2, [r7, #2]
 80013e4:	68fb      	ldr	r3, [r7, #12]
 80013e6:	4013      	ands	r3, r2
 80013e8:	041a      	lsls	r2, r3, #16
 80013ea:	68fb      	ldr	r3, [r7, #12]
 80013ec:	43d9      	mvns	r1, r3
 80013ee:	887b      	ldrh	r3, [r7, #2]
 80013f0:	400b      	ands	r3, r1
 80013f2:	431a      	orrs	r2, r3
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	619a      	str	r2, [r3, #24]
}
 80013f8:	bf00      	nop
 80013fa:	3714      	adds	r7, #20
 80013fc:	46bd      	mov	sp, r7
 80013fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001402:	4770      	bx	lr

08001404 <HAL_PWR_EnterSTANDBYMode>:
  *            Alarm out, or RTC clock calibration out, 
  *          - WKUP pins if enabled.
  * @retval None
  */
void HAL_PWR_EnterSTANDBYMode(void)
{
 8001404:	b480      	push	{r7}
 8001406:	af00      	add	r7, sp, #0
  /* Select STANDBY mode */
  PWR->CR |= PWR_CR_PDDS;
 8001408:	4b08      	ldr	r3, [pc, #32]	; (800142c <HAL_PWR_EnterSTANDBYMode+0x28>)
 800140a:	681b      	ldr	r3, [r3, #0]
 800140c:	4a07      	ldr	r2, [pc, #28]	; (800142c <HAL_PWR_EnterSTANDBYMode+0x28>)
 800140e:	f043 0302 	orr.w	r3, r3, #2
 8001412:	6013      	str	r3, [r2, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SCB->SCR |= SCB_SCR_SLEEPDEEP_Msk;
 8001414:	4b06      	ldr	r3, [pc, #24]	; (8001430 <HAL_PWR_EnterSTANDBYMode+0x2c>)
 8001416:	691b      	ldr	r3, [r3, #16]
 8001418:	4a05      	ldr	r2, [pc, #20]	; (8001430 <HAL_PWR_EnterSTANDBYMode+0x2c>)
 800141a:	f043 0304 	orr.w	r3, r3, #4
 800141e:	6113      	str	r3, [r2, #16]
  /* This option is used to ensure that store operations are completed */
#if defined ( __CC_ARM)
  __force_stores();
#endif
  /* Request Wait For Interrupt */
  __WFI();
 8001420:	bf30      	wfi
}
 8001422:	bf00      	nop
 8001424:	46bd      	mov	sp, r7
 8001426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800142a:	4770      	bx	lr
 800142c:	40007000 	.word	0x40007000
 8001430:	e000ed00 	.word	0xe000ed00

08001434 <HAL_PWR_DisableSleepOnExit>:
  * @note Clears SLEEPONEXIT bit of SCR register. When this bit is set, the processor 
  *       re-enters SLEEP mode when an interruption handling is over.          
  * @retval None
  */
void HAL_PWR_DisableSleepOnExit(void)
{
 8001434:	b480      	push	{r7}
 8001436:	af00      	add	r7, sp, #0
  /* Clear SLEEPONEXIT bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPONEXIT_Msk));
 8001438:	4b05      	ldr	r3, [pc, #20]	; (8001450 <HAL_PWR_DisableSleepOnExit+0x1c>)
 800143a:	691b      	ldr	r3, [r3, #16]
 800143c:	4a04      	ldr	r2, [pc, #16]	; (8001450 <HAL_PWR_DisableSleepOnExit+0x1c>)
 800143e:	f023 0302 	bic.w	r3, r3, #2
 8001442:	6113      	str	r3, [r2, #16]
}
 8001444:	bf00      	nop
 8001446:	46bd      	mov	sp, r7
 8001448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800144c:	4770      	bx	lr
 800144e:	bf00      	nop
 8001450:	e000ed00 	.word	0xe000ed00

08001454 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001454:	b580      	push	{r7, lr}
 8001456:	f5ad 7d02 	sub.w	sp, sp, #520	; 0x208
 800145a:	af00      	add	r7, sp, #0
 800145c:	1d3b      	adds	r3, r7, #4
 800145e:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001460:	1d3b      	adds	r3, r7, #4
 8001462:	681b      	ldr	r3, [r3, #0]
 8001464:	2b00      	cmp	r3, #0
 8001466:	d102      	bne.n	800146e <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 8001468:	2301      	movs	r3, #1
 800146a:	f000 bf01 	b.w	8002270 <HAL_RCC_OscConfig+0xe1c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800146e:	1d3b      	adds	r3, r7, #4
 8001470:	681b      	ldr	r3, [r3, #0]
 8001472:	681b      	ldr	r3, [r3, #0]
 8001474:	f003 0301 	and.w	r3, r3, #1
 8001478:	2b00      	cmp	r3, #0
 800147a:	f000 8160 	beq.w	800173e <HAL_RCC_OscConfig+0x2ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 800147e:	4bae      	ldr	r3, [pc, #696]	; (8001738 <HAL_RCC_OscConfig+0x2e4>)
 8001480:	685b      	ldr	r3, [r3, #4]
 8001482:	f003 030c 	and.w	r3, r3, #12
 8001486:	2b04      	cmp	r3, #4
 8001488:	d00c      	beq.n	80014a4 <HAL_RCC_OscConfig+0x50>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800148a:	4bab      	ldr	r3, [pc, #684]	; (8001738 <HAL_RCC_OscConfig+0x2e4>)
 800148c:	685b      	ldr	r3, [r3, #4]
 800148e:	f003 030c 	and.w	r3, r3, #12
 8001492:	2b08      	cmp	r3, #8
 8001494:	d159      	bne.n	800154a <HAL_RCC_OscConfig+0xf6>
 8001496:	4ba8      	ldr	r3, [pc, #672]	; (8001738 <HAL_RCC_OscConfig+0x2e4>)
 8001498:	685b      	ldr	r3, [r3, #4]
 800149a:	f403 33c0 	and.w	r3, r3, #98304	; 0x18000
 800149e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80014a2:	d152      	bne.n	800154a <HAL_RCC_OscConfig+0xf6>
 80014a4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80014a8:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80014ac:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 80014b0:	fa93 f3a3 	rbit	r3, r3
 80014b4:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
  return result;
 80014b8:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80014bc:	fab3 f383 	clz	r3, r3
 80014c0:	b2db      	uxtb	r3, r3
 80014c2:	095b      	lsrs	r3, r3, #5
 80014c4:	b2db      	uxtb	r3, r3
 80014c6:	f043 0301 	orr.w	r3, r3, #1
 80014ca:	b2db      	uxtb	r3, r3
 80014cc:	2b01      	cmp	r3, #1
 80014ce:	d102      	bne.n	80014d6 <HAL_RCC_OscConfig+0x82>
 80014d0:	4b99      	ldr	r3, [pc, #612]	; (8001738 <HAL_RCC_OscConfig+0x2e4>)
 80014d2:	681b      	ldr	r3, [r3, #0]
 80014d4:	e015      	b.n	8001502 <HAL_RCC_OscConfig+0xae>
 80014d6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80014da:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80014de:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
 80014e2:	fa93 f3a3 	rbit	r3, r3
 80014e6:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
 80014ea:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80014ee:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 80014f2:	f8d7 31e4 	ldr.w	r3, [r7, #484]	; 0x1e4
 80014f6:	fa93 f3a3 	rbit	r3, r3
 80014fa:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 80014fe:	4b8e      	ldr	r3, [pc, #568]	; (8001738 <HAL_RCC_OscConfig+0x2e4>)
 8001500:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001502:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001506:	f8c7 21dc 	str.w	r2, [r7, #476]	; 0x1dc
 800150a:	f8d7 21dc 	ldr.w	r2, [r7, #476]	; 0x1dc
 800150e:	fa92 f2a2 	rbit	r2, r2
 8001512:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
  return result;
 8001516:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 800151a:	fab2 f282 	clz	r2, r2
 800151e:	b2d2      	uxtb	r2, r2
 8001520:	f042 0220 	orr.w	r2, r2, #32
 8001524:	b2d2      	uxtb	r2, r2
 8001526:	f002 021f 	and.w	r2, r2, #31
 800152a:	2101      	movs	r1, #1
 800152c:	fa01 f202 	lsl.w	r2, r1, r2
 8001530:	4013      	ands	r3, r2
 8001532:	2b00      	cmp	r3, #0
 8001534:	f000 8102 	beq.w	800173c <HAL_RCC_OscConfig+0x2e8>
 8001538:	1d3b      	adds	r3, r7, #4
 800153a:	681b      	ldr	r3, [r3, #0]
 800153c:	685b      	ldr	r3, [r3, #4]
 800153e:	2b00      	cmp	r3, #0
 8001540:	f040 80fc 	bne.w	800173c <HAL_RCC_OscConfig+0x2e8>
      {
        return HAL_ERROR;
 8001544:	2301      	movs	r3, #1
 8001546:	f000 be93 	b.w	8002270 <HAL_RCC_OscConfig+0xe1c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800154a:	1d3b      	adds	r3, r7, #4
 800154c:	681b      	ldr	r3, [r3, #0]
 800154e:	685b      	ldr	r3, [r3, #4]
 8001550:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001554:	d106      	bne.n	8001564 <HAL_RCC_OscConfig+0x110>
 8001556:	4b78      	ldr	r3, [pc, #480]	; (8001738 <HAL_RCC_OscConfig+0x2e4>)
 8001558:	681b      	ldr	r3, [r3, #0]
 800155a:	4a77      	ldr	r2, [pc, #476]	; (8001738 <HAL_RCC_OscConfig+0x2e4>)
 800155c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001560:	6013      	str	r3, [r2, #0]
 8001562:	e030      	b.n	80015c6 <HAL_RCC_OscConfig+0x172>
 8001564:	1d3b      	adds	r3, r7, #4
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	685b      	ldr	r3, [r3, #4]
 800156a:	2b00      	cmp	r3, #0
 800156c:	d10c      	bne.n	8001588 <HAL_RCC_OscConfig+0x134>
 800156e:	4b72      	ldr	r3, [pc, #456]	; (8001738 <HAL_RCC_OscConfig+0x2e4>)
 8001570:	681b      	ldr	r3, [r3, #0]
 8001572:	4a71      	ldr	r2, [pc, #452]	; (8001738 <HAL_RCC_OscConfig+0x2e4>)
 8001574:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001578:	6013      	str	r3, [r2, #0]
 800157a:	4b6f      	ldr	r3, [pc, #444]	; (8001738 <HAL_RCC_OscConfig+0x2e4>)
 800157c:	681b      	ldr	r3, [r3, #0]
 800157e:	4a6e      	ldr	r2, [pc, #440]	; (8001738 <HAL_RCC_OscConfig+0x2e4>)
 8001580:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001584:	6013      	str	r3, [r2, #0]
 8001586:	e01e      	b.n	80015c6 <HAL_RCC_OscConfig+0x172>
 8001588:	1d3b      	adds	r3, r7, #4
 800158a:	681b      	ldr	r3, [r3, #0]
 800158c:	685b      	ldr	r3, [r3, #4]
 800158e:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001592:	d10c      	bne.n	80015ae <HAL_RCC_OscConfig+0x15a>
 8001594:	4b68      	ldr	r3, [pc, #416]	; (8001738 <HAL_RCC_OscConfig+0x2e4>)
 8001596:	681b      	ldr	r3, [r3, #0]
 8001598:	4a67      	ldr	r2, [pc, #412]	; (8001738 <HAL_RCC_OscConfig+0x2e4>)
 800159a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800159e:	6013      	str	r3, [r2, #0]
 80015a0:	4b65      	ldr	r3, [pc, #404]	; (8001738 <HAL_RCC_OscConfig+0x2e4>)
 80015a2:	681b      	ldr	r3, [r3, #0]
 80015a4:	4a64      	ldr	r2, [pc, #400]	; (8001738 <HAL_RCC_OscConfig+0x2e4>)
 80015a6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80015aa:	6013      	str	r3, [r2, #0]
 80015ac:	e00b      	b.n	80015c6 <HAL_RCC_OscConfig+0x172>
 80015ae:	4b62      	ldr	r3, [pc, #392]	; (8001738 <HAL_RCC_OscConfig+0x2e4>)
 80015b0:	681b      	ldr	r3, [r3, #0]
 80015b2:	4a61      	ldr	r2, [pc, #388]	; (8001738 <HAL_RCC_OscConfig+0x2e4>)
 80015b4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80015b8:	6013      	str	r3, [r2, #0]
 80015ba:	4b5f      	ldr	r3, [pc, #380]	; (8001738 <HAL_RCC_OscConfig+0x2e4>)
 80015bc:	681b      	ldr	r3, [r3, #0]
 80015be:	4a5e      	ldr	r2, [pc, #376]	; (8001738 <HAL_RCC_OscConfig+0x2e4>)
 80015c0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80015c4:	6013      	str	r3, [r2, #0]
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80015c6:	1d3b      	adds	r3, r7, #4
 80015c8:	681b      	ldr	r3, [r3, #0]
 80015ca:	685b      	ldr	r3, [r3, #4]
 80015cc:	2b00      	cmp	r3, #0
 80015ce:	d059      	beq.n	8001684 <HAL_RCC_OscConfig+0x230>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80015d0:	f7ff fc0a 	bl	8000de8 <HAL_GetTick>
 80015d4:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80015d8:	e00a      	b.n	80015f0 <HAL_RCC_OscConfig+0x19c>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80015da:	f7ff fc05 	bl	8000de8 <HAL_GetTick>
 80015de:	4602      	mov	r2, r0
 80015e0:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80015e4:	1ad3      	subs	r3, r2, r3
 80015e6:	2b64      	cmp	r3, #100	; 0x64
 80015e8:	d902      	bls.n	80015f0 <HAL_RCC_OscConfig+0x19c>
          {
            return HAL_TIMEOUT;
 80015ea:	2303      	movs	r3, #3
 80015ec:	f000 be40 	b.w	8002270 <HAL_RCC_OscConfig+0xe1c>
 80015f0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80015f4:	f8c7 31d4 	str.w	r3, [r7, #468]	; 0x1d4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80015f8:	f8d7 31d4 	ldr.w	r3, [r7, #468]	; 0x1d4
 80015fc:	fa93 f3a3 	rbit	r3, r3
 8001600:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
  return result;
 8001604:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001608:	fab3 f383 	clz	r3, r3
 800160c:	b2db      	uxtb	r3, r3
 800160e:	095b      	lsrs	r3, r3, #5
 8001610:	b2db      	uxtb	r3, r3
 8001612:	f043 0301 	orr.w	r3, r3, #1
 8001616:	b2db      	uxtb	r3, r3
 8001618:	2b01      	cmp	r3, #1
 800161a:	d102      	bne.n	8001622 <HAL_RCC_OscConfig+0x1ce>
 800161c:	4b46      	ldr	r3, [pc, #280]	; (8001738 <HAL_RCC_OscConfig+0x2e4>)
 800161e:	681b      	ldr	r3, [r3, #0]
 8001620:	e015      	b.n	800164e <HAL_RCC_OscConfig+0x1fa>
 8001622:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001626:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800162a:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
 800162e:	fa93 f3a3 	rbit	r3, r3
 8001632:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
 8001636:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800163a:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 800163e:	f8d7 31c4 	ldr.w	r3, [r7, #452]	; 0x1c4
 8001642:	fa93 f3a3 	rbit	r3, r3
 8001646:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 800164a:	4b3b      	ldr	r3, [pc, #236]	; (8001738 <HAL_RCC_OscConfig+0x2e4>)
 800164c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800164e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001652:	f8c7 21bc 	str.w	r2, [r7, #444]	; 0x1bc
 8001656:	f8d7 21bc 	ldr.w	r2, [r7, #444]	; 0x1bc
 800165a:	fa92 f2a2 	rbit	r2, r2
 800165e:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
  return result;
 8001662:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 8001666:	fab2 f282 	clz	r2, r2
 800166a:	b2d2      	uxtb	r2, r2
 800166c:	f042 0220 	orr.w	r2, r2, #32
 8001670:	b2d2      	uxtb	r2, r2
 8001672:	f002 021f 	and.w	r2, r2, #31
 8001676:	2101      	movs	r1, #1
 8001678:	fa01 f202 	lsl.w	r2, r1, r2
 800167c:	4013      	ands	r3, r2
 800167e:	2b00      	cmp	r3, #0
 8001680:	d0ab      	beq.n	80015da <HAL_RCC_OscConfig+0x186>
 8001682:	e05c      	b.n	800173e <HAL_RCC_OscConfig+0x2ea>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001684:	f7ff fbb0 	bl	8000de8 <HAL_GetTick>
 8001688:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800168c:	e00a      	b.n	80016a4 <HAL_RCC_OscConfig+0x250>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800168e:	f7ff fbab 	bl	8000de8 <HAL_GetTick>
 8001692:	4602      	mov	r2, r0
 8001694:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8001698:	1ad3      	subs	r3, r2, r3
 800169a:	2b64      	cmp	r3, #100	; 0x64
 800169c:	d902      	bls.n	80016a4 <HAL_RCC_OscConfig+0x250>
          {
            return HAL_TIMEOUT;
 800169e:	2303      	movs	r3, #3
 80016a0:	f000 bde6 	b.w	8002270 <HAL_RCC_OscConfig+0xe1c>
 80016a4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80016a8:	f8c7 31b4 	str.w	r3, [r7, #436]	; 0x1b4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80016ac:	f8d7 31b4 	ldr.w	r3, [r7, #436]	; 0x1b4
 80016b0:	fa93 f3a3 	rbit	r3, r3
 80016b4:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
  return result;
 80016b8:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80016bc:	fab3 f383 	clz	r3, r3
 80016c0:	b2db      	uxtb	r3, r3
 80016c2:	095b      	lsrs	r3, r3, #5
 80016c4:	b2db      	uxtb	r3, r3
 80016c6:	f043 0301 	orr.w	r3, r3, #1
 80016ca:	b2db      	uxtb	r3, r3
 80016cc:	2b01      	cmp	r3, #1
 80016ce:	d102      	bne.n	80016d6 <HAL_RCC_OscConfig+0x282>
 80016d0:	4b19      	ldr	r3, [pc, #100]	; (8001738 <HAL_RCC_OscConfig+0x2e4>)
 80016d2:	681b      	ldr	r3, [r3, #0]
 80016d4:	e015      	b.n	8001702 <HAL_RCC_OscConfig+0x2ae>
 80016d6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80016da:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80016de:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
 80016e2:	fa93 f3a3 	rbit	r3, r3
 80016e6:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
 80016ea:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80016ee:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 80016f2:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 80016f6:	fa93 f3a3 	rbit	r3, r3
 80016fa:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 80016fe:	4b0e      	ldr	r3, [pc, #56]	; (8001738 <HAL_RCC_OscConfig+0x2e4>)
 8001700:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001702:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001706:	f8c7 219c 	str.w	r2, [r7, #412]	; 0x19c
 800170a:	f8d7 219c 	ldr.w	r2, [r7, #412]	; 0x19c
 800170e:	fa92 f2a2 	rbit	r2, r2
 8001712:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
  return result;
 8001716:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 800171a:	fab2 f282 	clz	r2, r2
 800171e:	b2d2      	uxtb	r2, r2
 8001720:	f042 0220 	orr.w	r2, r2, #32
 8001724:	b2d2      	uxtb	r2, r2
 8001726:	f002 021f 	and.w	r2, r2, #31
 800172a:	2101      	movs	r1, #1
 800172c:	fa01 f202 	lsl.w	r2, r1, r2
 8001730:	4013      	ands	r3, r2
 8001732:	2b00      	cmp	r3, #0
 8001734:	d1ab      	bne.n	800168e <HAL_RCC_OscConfig+0x23a>
 8001736:	e002      	b.n	800173e <HAL_RCC_OscConfig+0x2ea>
 8001738:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800173c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800173e:	1d3b      	adds	r3, r7, #4
 8001740:	681b      	ldr	r3, [r3, #0]
 8001742:	681b      	ldr	r3, [r3, #0]
 8001744:	f003 0302 	and.w	r3, r3, #2
 8001748:	2b00      	cmp	r3, #0
 800174a:	f000 8170 	beq.w	8001a2e <HAL_RCC_OscConfig+0x5da>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 800174e:	4bd0      	ldr	r3, [pc, #832]	; (8001a90 <HAL_RCC_OscConfig+0x63c>)
 8001750:	685b      	ldr	r3, [r3, #4]
 8001752:	f003 030c 	and.w	r3, r3, #12
 8001756:	2b00      	cmp	r3, #0
 8001758:	d00c      	beq.n	8001774 <HAL_RCC_OscConfig+0x320>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 800175a:	4bcd      	ldr	r3, [pc, #820]	; (8001a90 <HAL_RCC_OscConfig+0x63c>)
 800175c:	685b      	ldr	r3, [r3, #4]
 800175e:	f003 030c 	and.w	r3, r3, #12
 8001762:	2b08      	cmp	r3, #8
 8001764:	d16d      	bne.n	8001842 <HAL_RCC_OscConfig+0x3ee>
 8001766:	4bca      	ldr	r3, [pc, #808]	; (8001a90 <HAL_RCC_OscConfig+0x63c>)
 8001768:	685b      	ldr	r3, [r3, #4]
 800176a:	f403 33c0 	and.w	r3, r3, #98304	; 0x18000
 800176e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001772:	d166      	bne.n	8001842 <HAL_RCC_OscConfig+0x3ee>
 8001774:	2302      	movs	r3, #2
 8001776:	f8c7 3194 	str.w	r3, [r7, #404]	; 0x194
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800177a:	f8d7 3194 	ldr.w	r3, [r7, #404]	; 0x194
 800177e:	fa93 f3a3 	rbit	r3, r3
 8001782:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
  return result;
 8001786:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800178a:	fab3 f383 	clz	r3, r3
 800178e:	b2db      	uxtb	r3, r3
 8001790:	095b      	lsrs	r3, r3, #5
 8001792:	b2db      	uxtb	r3, r3
 8001794:	f043 0301 	orr.w	r3, r3, #1
 8001798:	b2db      	uxtb	r3, r3
 800179a:	2b01      	cmp	r3, #1
 800179c:	d102      	bne.n	80017a4 <HAL_RCC_OscConfig+0x350>
 800179e:	4bbc      	ldr	r3, [pc, #752]	; (8001a90 <HAL_RCC_OscConfig+0x63c>)
 80017a0:	681b      	ldr	r3, [r3, #0]
 80017a2:	e013      	b.n	80017cc <HAL_RCC_OscConfig+0x378>
 80017a4:	2302      	movs	r3, #2
 80017a6:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80017aa:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
 80017ae:	fa93 f3a3 	rbit	r3, r3
 80017b2:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
 80017b6:	2302      	movs	r3, #2
 80017b8:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 80017bc:	f8d7 3184 	ldr.w	r3, [r7, #388]	; 0x184
 80017c0:	fa93 f3a3 	rbit	r3, r3
 80017c4:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 80017c8:	4bb1      	ldr	r3, [pc, #708]	; (8001a90 <HAL_RCC_OscConfig+0x63c>)
 80017ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017cc:	2202      	movs	r2, #2
 80017ce:	f8c7 217c 	str.w	r2, [r7, #380]	; 0x17c
 80017d2:	f8d7 217c 	ldr.w	r2, [r7, #380]	; 0x17c
 80017d6:	fa92 f2a2 	rbit	r2, r2
 80017da:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
  return result;
 80017de:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 80017e2:	fab2 f282 	clz	r2, r2
 80017e6:	b2d2      	uxtb	r2, r2
 80017e8:	f042 0220 	orr.w	r2, r2, #32
 80017ec:	b2d2      	uxtb	r2, r2
 80017ee:	f002 021f 	and.w	r2, r2, #31
 80017f2:	2101      	movs	r1, #1
 80017f4:	fa01 f202 	lsl.w	r2, r1, r2
 80017f8:	4013      	ands	r3, r2
 80017fa:	2b00      	cmp	r3, #0
 80017fc:	d007      	beq.n	800180e <HAL_RCC_OscConfig+0x3ba>
 80017fe:	1d3b      	adds	r3, r7, #4
 8001800:	681b      	ldr	r3, [r3, #0]
 8001802:	68db      	ldr	r3, [r3, #12]
 8001804:	2b01      	cmp	r3, #1
 8001806:	d002      	beq.n	800180e <HAL_RCC_OscConfig+0x3ba>
      {
        return HAL_ERROR;
 8001808:	2301      	movs	r3, #1
 800180a:	f000 bd31 	b.w	8002270 <HAL_RCC_OscConfig+0xe1c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800180e:	4ba0      	ldr	r3, [pc, #640]	; (8001a90 <HAL_RCC_OscConfig+0x63c>)
 8001810:	681b      	ldr	r3, [r3, #0]
 8001812:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001816:	1d3b      	adds	r3, r7, #4
 8001818:	681b      	ldr	r3, [r3, #0]
 800181a:	691b      	ldr	r3, [r3, #16]
 800181c:	21f8      	movs	r1, #248	; 0xf8
 800181e:	f8c7 1174 	str.w	r1, [r7, #372]	; 0x174
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001822:	f8d7 1174 	ldr.w	r1, [r7, #372]	; 0x174
 8001826:	fa91 f1a1 	rbit	r1, r1
 800182a:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
  return result;
 800182e:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 8001832:	fab1 f181 	clz	r1, r1
 8001836:	b2c9      	uxtb	r1, r1
 8001838:	408b      	lsls	r3, r1
 800183a:	4995      	ldr	r1, [pc, #596]	; (8001a90 <HAL_RCC_OscConfig+0x63c>)
 800183c:	4313      	orrs	r3, r2
 800183e:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001840:	e0f5      	b.n	8001a2e <HAL_RCC_OscConfig+0x5da>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001842:	1d3b      	adds	r3, r7, #4
 8001844:	681b      	ldr	r3, [r3, #0]
 8001846:	68db      	ldr	r3, [r3, #12]
 8001848:	2b00      	cmp	r3, #0
 800184a:	f000 8085 	beq.w	8001958 <HAL_RCC_OscConfig+0x504>
 800184e:	2301      	movs	r3, #1
 8001850:	f8c7 316c 	str.w	r3, [r7, #364]	; 0x16c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001854:	f8d7 316c 	ldr.w	r3, [r7, #364]	; 0x16c
 8001858:	fa93 f3a3 	rbit	r3, r3
 800185c:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
  return result;
 8001860:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001864:	fab3 f383 	clz	r3, r3
 8001868:	b2db      	uxtb	r3, r3
 800186a:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800186e:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001872:	009b      	lsls	r3, r3, #2
 8001874:	461a      	mov	r2, r3
 8001876:	2301      	movs	r3, #1
 8001878:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800187a:	f7ff fab5 	bl	8000de8 <HAL_GetTick>
 800187e:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001882:	e00a      	b.n	800189a <HAL_RCC_OscConfig+0x446>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001884:	f7ff fab0 	bl	8000de8 <HAL_GetTick>
 8001888:	4602      	mov	r2, r0
 800188a:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 800188e:	1ad3      	subs	r3, r2, r3
 8001890:	2b02      	cmp	r3, #2
 8001892:	d902      	bls.n	800189a <HAL_RCC_OscConfig+0x446>
          {
            return HAL_TIMEOUT;
 8001894:	2303      	movs	r3, #3
 8001896:	f000 bceb 	b.w	8002270 <HAL_RCC_OscConfig+0xe1c>
 800189a:	2302      	movs	r3, #2
 800189c:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80018a0:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
 80018a4:	fa93 f3a3 	rbit	r3, r3
 80018a8:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
  return result;
 80018ac:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80018b0:	fab3 f383 	clz	r3, r3
 80018b4:	b2db      	uxtb	r3, r3
 80018b6:	095b      	lsrs	r3, r3, #5
 80018b8:	b2db      	uxtb	r3, r3
 80018ba:	f043 0301 	orr.w	r3, r3, #1
 80018be:	b2db      	uxtb	r3, r3
 80018c0:	2b01      	cmp	r3, #1
 80018c2:	d102      	bne.n	80018ca <HAL_RCC_OscConfig+0x476>
 80018c4:	4b72      	ldr	r3, [pc, #456]	; (8001a90 <HAL_RCC_OscConfig+0x63c>)
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	e013      	b.n	80018f2 <HAL_RCC_OscConfig+0x49e>
 80018ca:	2302      	movs	r3, #2
 80018cc:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80018d0:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
 80018d4:	fa93 f3a3 	rbit	r3, r3
 80018d8:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
 80018dc:	2302      	movs	r3, #2
 80018de:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 80018e2:	f8d7 3154 	ldr.w	r3, [r7, #340]	; 0x154
 80018e6:	fa93 f3a3 	rbit	r3, r3
 80018ea:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 80018ee:	4b68      	ldr	r3, [pc, #416]	; (8001a90 <HAL_RCC_OscConfig+0x63c>)
 80018f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018f2:	2202      	movs	r2, #2
 80018f4:	f8c7 214c 	str.w	r2, [r7, #332]	; 0x14c
 80018f8:	f8d7 214c 	ldr.w	r2, [r7, #332]	; 0x14c
 80018fc:	fa92 f2a2 	rbit	r2, r2
 8001900:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
  return result;
 8001904:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 8001908:	fab2 f282 	clz	r2, r2
 800190c:	b2d2      	uxtb	r2, r2
 800190e:	f042 0220 	orr.w	r2, r2, #32
 8001912:	b2d2      	uxtb	r2, r2
 8001914:	f002 021f 	and.w	r2, r2, #31
 8001918:	2101      	movs	r1, #1
 800191a:	fa01 f202 	lsl.w	r2, r1, r2
 800191e:	4013      	ands	r3, r2
 8001920:	2b00      	cmp	r3, #0
 8001922:	d0af      	beq.n	8001884 <HAL_RCC_OscConfig+0x430>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001924:	4b5a      	ldr	r3, [pc, #360]	; (8001a90 <HAL_RCC_OscConfig+0x63c>)
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800192c:	1d3b      	adds	r3, r7, #4
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	691b      	ldr	r3, [r3, #16]
 8001932:	21f8      	movs	r1, #248	; 0xf8
 8001934:	f8c7 1144 	str.w	r1, [r7, #324]	; 0x144
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001938:	f8d7 1144 	ldr.w	r1, [r7, #324]	; 0x144
 800193c:	fa91 f1a1 	rbit	r1, r1
 8001940:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
  return result;
 8001944:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 8001948:	fab1 f181 	clz	r1, r1
 800194c:	b2c9      	uxtb	r1, r1
 800194e:	408b      	lsls	r3, r1
 8001950:	494f      	ldr	r1, [pc, #316]	; (8001a90 <HAL_RCC_OscConfig+0x63c>)
 8001952:	4313      	orrs	r3, r2
 8001954:	600b      	str	r3, [r1, #0]
 8001956:	e06a      	b.n	8001a2e <HAL_RCC_OscConfig+0x5da>
 8001958:	2301      	movs	r3, #1
 800195a:	f8c7 313c 	str.w	r3, [r7, #316]	; 0x13c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800195e:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 8001962:	fa93 f3a3 	rbit	r3, r3
 8001966:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
  return result;
 800196a:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800196e:	fab3 f383 	clz	r3, r3
 8001972:	b2db      	uxtb	r3, r3
 8001974:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001978:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800197c:	009b      	lsls	r3, r3, #2
 800197e:	461a      	mov	r2, r3
 8001980:	2300      	movs	r3, #0
 8001982:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001984:	f7ff fa30 	bl	8000de8 <HAL_GetTick>
 8001988:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800198c:	e00a      	b.n	80019a4 <HAL_RCC_OscConfig+0x550>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800198e:	f7ff fa2b 	bl	8000de8 <HAL_GetTick>
 8001992:	4602      	mov	r2, r0
 8001994:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8001998:	1ad3      	subs	r3, r2, r3
 800199a:	2b02      	cmp	r3, #2
 800199c:	d902      	bls.n	80019a4 <HAL_RCC_OscConfig+0x550>
          {
            return HAL_TIMEOUT;
 800199e:	2303      	movs	r3, #3
 80019a0:	f000 bc66 	b.w	8002270 <HAL_RCC_OscConfig+0xe1c>
 80019a4:	2302      	movs	r3, #2
 80019a6:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80019aa:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 80019ae:	fa93 f3a3 	rbit	r3, r3
 80019b2:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  return result;
 80019b6:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80019ba:	fab3 f383 	clz	r3, r3
 80019be:	b2db      	uxtb	r3, r3
 80019c0:	095b      	lsrs	r3, r3, #5
 80019c2:	b2db      	uxtb	r3, r3
 80019c4:	f043 0301 	orr.w	r3, r3, #1
 80019c8:	b2db      	uxtb	r3, r3
 80019ca:	2b01      	cmp	r3, #1
 80019cc:	d102      	bne.n	80019d4 <HAL_RCC_OscConfig+0x580>
 80019ce:	4b30      	ldr	r3, [pc, #192]	; (8001a90 <HAL_RCC_OscConfig+0x63c>)
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	e013      	b.n	80019fc <HAL_RCC_OscConfig+0x5a8>
 80019d4:	2302      	movs	r3, #2
 80019d6:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80019da:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80019de:	fa93 f3a3 	rbit	r3, r3
 80019e2:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 80019e6:	2302      	movs	r3, #2
 80019e8:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 80019ec:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 80019f0:	fa93 f3a3 	rbit	r3, r3
 80019f4:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 80019f8:	4b25      	ldr	r3, [pc, #148]	; (8001a90 <HAL_RCC_OscConfig+0x63c>)
 80019fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019fc:	2202      	movs	r2, #2
 80019fe:	f8c7 211c 	str.w	r2, [r7, #284]	; 0x11c
 8001a02:	f8d7 211c 	ldr.w	r2, [r7, #284]	; 0x11c
 8001a06:	fa92 f2a2 	rbit	r2, r2
 8001a0a:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
  return result;
 8001a0e:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8001a12:	fab2 f282 	clz	r2, r2
 8001a16:	b2d2      	uxtb	r2, r2
 8001a18:	f042 0220 	orr.w	r2, r2, #32
 8001a1c:	b2d2      	uxtb	r2, r2
 8001a1e:	f002 021f 	and.w	r2, r2, #31
 8001a22:	2101      	movs	r1, #1
 8001a24:	fa01 f202 	lsl.w	r2, r1, r2
 8001a28:	4013      	ands	r3, r2
 8001a2a:	2b00      	cmp	r3, #0
 8001a2c:	d1af      	bne.n	800198e <HAL_RCC_OscConfig+0x53a>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001a2e:	1d3b      	adds	r3, r7, #4
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	f003 0308 	and.w	r3, r3, #8
 8001a38:	2b00      	cmp	r3, #0
 8001a3a:	f000 80da 	beq.w	8001bf2 <HAL_RCC_OscConfig+0x79e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001a3e:	1d3b      	adds	r3, r7, #4
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	695b      	ldr	r3, [r3, #20]
 8001a44:	2b00      	cmp	r3, #0
 8001a46:	d069      	beq.n	8001b1c <HAL_RCC_OscConfig+0x6c8>
 8001a48:	2301      	movs	r3, #1
 8001a4a:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a4e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8001a52:	fa93 f3a3 	rbit	r3, r3
 8001a56:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
  return result;
 8001a5a:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001a5e:	fab3 f383 	clz	r3, r3
 8001a62:	b2db      	uxtb	r3, r3
 8001a64:	461a      	mov	r2, r3
 8001a66:	4b0b      	ldr	r3, [pc, #44]	; (8001a94 <HAL_RCC_OscConfig+0x640>)
 8001a68:	4413      	add	r3, r2
 8001a6a:	009b      	lsls	r3, r3, #2
 8001a6c:	461a      	mov	r2, r3
 8001a6e:	2301      	movs	r3, #1
 8001a70:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001a72:	f7ff f9b9 	bl	8000de8 <HAL_GetTick>
 8001a76:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001a7a:	e00d      	b.n	8001a98 <HAL_RCC_OscConfig+0x644>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001a7c:	f7ff f9b4 	bl	8000de8 <HAL_GetTick>
 8001a80:	4602      	mov	r2, r0
 8001a82:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8001a86:	1ad3      	subs	r3, r2, r3
 8001a88:	2b02      	cmp	r3, #2
 8001a8a:	d905      	bls.n	8001a98 <HAL_RCC_OscConfig+0x644>
        {
          return HAL_TIMEOUT;
 8001a8c:	2303      	movs	r3, #3
 8001a8e:	e3ef      	b.n	8002270 <HAL_RCC_OscConfig+0xe1c>
 8001a90:	40021000 	.word	0x40021000
 8001a94:	10908120 	.word	0x10908120
 8001a98:	2302      	movs	r3, #2
 8001a9a:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a9e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8001aa2:	fa93 f2a3 	rbit	r2, r3
 8001aa6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8001aaa:	601a      	str	r2, [r3, #0]
 8001aac:	f507 7382 	add.w	r3, r7, #260	; 0x104
 8001ab0:	2202      	movs	r2, #2
 8001ab2:	601a      	str	r2, [r3, #0]
 8001ab4:	f507 7382 	add.w	r3, r7, #260	; 0x104
 8001ab8:	681b      	ldr	r3, [r3, #0]
 8001aba:	fa93 f2a3 	rbit	r2, r3
 8001abe:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8001ac2:	601a      	str	r2, [r3, #0]
 8001ac4:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 8001ac8:	2202      	movs	r2, #2
 8001aca:	601a      	str	r2, [r3, #0]
 8001acc:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 8001ad0:	681b      	ldr	r3, [r3, #0]
 8001ad2:	fa93 f2a3 	rbit	r2, r3
 8001ad6:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 8001ada:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001adc:	4ba4      	ldr	r3, [pc, #656]	; (8001d70 <HAL_RCC_OscConfig+0x91c>)
 8001ade:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001ae0:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 8001ae4:	2102      	movs	r1, #2
 8001ae6:	6019      	str	r1, [r3, #0]
 8001ae8:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	fa93 f1a3 	rbit	r1, r3
 8001af2:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8001af6:	6019      	str	r1, [r3, #0]
  return result;
 8001af8:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	fab3 f383 	clz	r3, r3
 8001b02:	b2db      	uxtb	r3, r3
 8001b04:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8001b08:	b2db      	uxtb	r3, r3
 8001b0a:	f003 031f 	and.w	r3, r3, #31
 8001b0e:	2101      	movs	r1, #1
 8001b10:	fa01 f303 	lsl.w	r3, r1, r3
 8001b14:	4013      	ands	r3, r2
 8001b16:	2b00      	cmp	r3, #0
 8001b18:	d0b0      	beq.n	8001a7c <HAL_RCC_OscConfig+0x628>
 8001b1a:	e06a      	b.n	8001bf2 <HAL_RCC_OscConfig+0x79e>
 8001b1c:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8001b20:	2201      	movs	r2, #1
 8001b22:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b24:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8001b28:	681b      	ldr	r3, [r3, #0]
 8001b2a:	fa93 f2a3 	rbit	r2, r3
 8001b2e:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8001b32:	601a      	str	r2, [r3, #0]
  return result;
 8001b34:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8001b38:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001b3a:	fab3 f383 	clz	r3, r3
 8001b3e:	b2db      	uxtb	r3, r3
 8001b40:	461a      	mov	r2, r3
 8001b42:	4b8c      	ldr	r3, [pc, #560]	; (8001d74 <HAL_RCC_OscConfig+0x920>)
 8001b44:	4413      	add	r3, r2
 8001b46:	009b      	lsls	r3, r3, #2
 8001b48:	461a      	mov	r2, r3
 8001b4a:	2300      	movs	r3, #0
 8001b4c:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001b4e:	f7ff f94b 	bl	8000de8 <HAL_GetTick>
 8001b52:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001b56:	e009      	b.n	8001b6c <HAL_RCC_OscConfig+0x718>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001b58:	f7ff f946 	bl	8000de8 <HAL_GetTick>
 8001b5c:	4602      	mov	r2, r0
 8001b5e:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8001b62:	1ad3      	subs	r3, r2, r3
 8001b64:	2b02      	cmp	r3, #2
 8001b66:	d901      	bls.n	8001b6c <HAL_RCC_OscConfig+0x718>
        {
          return HAL_TIMEOUT;
 8001b68:	2303      	movs	r3, #3
 8001b6a:	e381      	b.n	8002270 <HAL_RCC_OscConfig+0xe1c>
 8001b6c:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8001b70:	2202      	movs	r2, #2
 8001b72:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b74:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	fa93 f2a3 	rbit	r2, r3
 8001b7e:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 8001b82:	601a      	str	r2, [r3, #0]
 8001b84:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8001b88:	2202      	movs	r2, #2
 8001b8a:	601a      	str	r2, [r3, #0]
 8001b8c:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	fa93 f2a3 	rbit	r2, r3
 8001b96:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 8001b9a:	601a      	str	r2, [r3, #0]
 8001b9c:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8001ba0:	2202      	movs	r2, #2
 8001ba2:	601a      	str	r2, [r3, #0]
 8001ba4:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8001ba8:	681b      	ldr	r3, [r3, #0]
 8001baa:	fa93 f2a3 	rbit	r2, r3
 8001bae:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 8001bb2:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001bb4:	4b6e      	ldr	r3, [pc, #440]	; (8001d70 <HAL_RCC_OscConfig+0x91c>)
 8001bb6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001bb8:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8001bbc:	2102      	movs	r1, #2
 8001bbe:	6019      	str	r1, [r3, #0]
 8001bc0:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8001bc4:	681b      	ldr	r3, [r3, #0]
 8001bc6:	fa93 f1a3 	rbit	r1, r3
 8001bca:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8001bce:	6019      	str	r1, [r3, #0]
  return result;
 8001bd0:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	fab3 f383 	clz	r3, r3
 8001bda:	b2db      	uxtb	r3, r3
 8001bdc:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8001be0:	b2db      	uxtb	r3, r3
 8001be2:	f003 031f 	and.w	r3, r3, #31
 8001be6:	2101      	movs	r1, #1
 8001be8:	fa01 f303 	lsl.w	r3, r1, r3
 8001bec:	4013      	ands	r3, r2
 8001bee:	2b00      	cmp	r3, #0
 8001bf0:	d1b2      	bne.n	8001b58 <HAL_RCC_OscConfig+0x704>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001bf2:	1d3b      	adds	r3, r7, #4
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	f003 0304 	and.w	r3, r3, #4
 8001bfc:	2b00      	cmp	r3, #0
 8001bfe:	f000 8157 	beq.w	8001eb0 <HAL_RCC_OscConfig+0xa5c>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001c02:	2300      	movs	r3, #0
 8001c04:	f887 3207 	strb.w	r3, [r7, #519]	; 0x207
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001c08:	4b59      	ldr	r3, [pc, #356]	; (8001d70 <HAL_RCC_OscConfig+0x91c>)
 8001c0a:	69db      	ldr	r3, [r3, #28]
 8001c0c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c10:	2b00      	cmp	r3, #0
 8001c12:	d112      	bne.n	8001c3a <HAL_RCC_OscConfig+0x7e6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001c14:	4b56      	ldr	r3, [pc, #344]	; (8001d70 <HAL_RCC_OscConfig+0x91c>)
 8001c16:	69db      	ldr	r3, [r3, #28]
 8001c18:	4a55      	ldr	r2, [pc, #340]	; (8001d70 <HAL_RCC_OscConfig+0x91c>)
 8001c1a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001c1e:	61d3      	str	r3, [r2, #28]
 8001c20:	4b53      	ldr	r3, [pc, #332]	; (8001d70 <HAL_RCC_OscConfig+0x91c>)
 8001c22:	69db      	ldr	r3, [r3, #28]
 8001c24:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 8001c28:	f107 030c 	add.w	r3, r7, #12
 8001c2c:	601a      	str	r2, [r3, #0]
 8001c2e:	f107 030c 	add.w	r3, r7, #12
 8001c32:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8001c34:	2301      	movs	r3, #1
 8001c36:	f887 3207 	strb.w	r3, [r7, #519]	; 0x207
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001c3a:	4b4f      	ldr	r3, [pc, #316]	; (8001d78 <HAL_RCC_OscConfig+0x924>)
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001c42:	2b00      	cmp	r3, #0
 8001c44:	d11a      	bne.n	8001c7c <HAL_RCC_OscConfig+0x828>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001c46:	4b4c      	ldr	r3, [pc, #304]	; (8001d78 <HAL_RCC_OscConfig+0x924>)
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	4a4b      	ldr	r2, [pc, #300]	; (8001d78 <HAL_RCC_OscConfig+0x924>)
 8001c4c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001c50:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001c52:	f7ff f8c9 	bl	8000de8 <HAL_GetTick>
 8001c56:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001c5a:	e009      	b.n	8001c70 <HAL_RCC_OscConfig+0x81c>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001c5c:	f7ff f8c4 	bl	8000de8 <HAL_GetTick>
 8001c60:	4602      	mov	r2, r0
 8001c62:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8001c66:	1ad3      	subs	r3, r2, r3
 8001c68:	2b64      	cmp	r3, #100	; 0x64
 8001c6a:	d901      	bls.n	8001c70 <HAL_RCC_OscConfig+0x81c>
        {
          return HAL_TIMEOUT;
 8001c6c:	2303      	movs	r3, #3
 8001c6e:	e2ff      	b.n	8002270 <HAL_RCC_OscConfig+0xe1c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001c70:	4b41      	ldr	r3, [pc, #260]	; (8001d78 <HAL_RCC_OscConfig+0x924>)
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001c78:	2b00      	cmp	r3, #0
 8001c7a:	d0ef      	beq.n	8001c5c <HAL_RCC_OscConfig+0x808>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001c7c:	1d3b      	adds	r3, r7, #4
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	689b      	ldr	r3, [r3, #8]
 8001c82:	2b01      	cmp	r3, #1
 8001c84:	d106      	bne.n	8001c94 <HAL_RCC_OscConfig+0x840>
 8001c86:	4b3a      	ldr	r3, [pc, #232]	; (8001d70 <HAL_RCC_OscConfig+0x91c>)
 8001c88:	6a1b      	ldr	r3, [r3, #32]
 8001c8a:	4a39      	ldr	r2, [pc, #228]	; (8001d70 <HAL_RCC_OscConfig+0x91c>)
 8001c8c:	f043 0301 	orr.w	r3, r3, #1
 8001c90:	6213      	str	r3, [r2, #32]
 8001c92:	e02f      	b.n	8001cf4 <HAL_RCC_OscConfig+0x8a0>
 8001c94:	1d3b      	adds	r3, r7, #4
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	689b      	ldr	r3, [r3, #8]
 8001c9a:	2b00      	cmp	r3, #0
 8001c9c:	d10c      	bne.n	8001cb8 <HAL_RCC_OscConfig+0x864>
 8001c9e:	4b34      	ldr	r3, [pc, #208]	; (8001d70 <HAL_RCC_OscConfig+0x91c>)
 8001ca0:	6a1b      	ldr	r3, [r3, #32]
 8001ca2:	4a33      	ldr	r2, [pc, #204]	; (8001d70 <HAL_RCC_OscConfig+0x91c>)
 8001ca4:	f023 0301 	bic.w	r3, r3, #1
 8001ca8:	6213      	str	r3, [r2, #32]
 8001caa:	4b31      	ldr	r3, [pc, #196]	; (8001d70 <HAL_RCC_OscConfig+0x91c>)
 8001cac:	6a1b      	ldr	r3, [r3, #32]
 8001cae:	4a30      	ldr	r2, [pc, #192]	; (8001d70 <HAL_RCC_OscConfig+0x91c>)
 8001cb0:	f023 0304 	bic.w	r3, r3, #4
 8001cb4:	6213      	str	r3, [r2, #32]
 8001cb6:	e01d      	b.n	8001cf4 <HAL_RCC_OscConfig+0x8a0>
 8001cb8:	1d3b      	adds	r3, r7, #4
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	689b      	ldr	r3, [r3, #8]
 8001cbe:	2b05      	cmp	r3, #5
 8001cc0:	d10c      	bne.n	8001cdc <HAL_RCC_OscConfig+0x888>
 8001cc2:	4b2b      	ldr	r3, [pc, #172]	; (8001d70 <HAL_RCC_OscConfig+0x91c>)
 8001cc4:	6a1b      	ldr	r3, [r3, #32]
 8001cc6:	4a2a      	ldr	r2, [pc, #168]	; (8001d70 <HAL_RCC_OscConfig+0x91c>)
 8001cc8:	f043 0304 	orr.w	r3, r3, #4
 8001ccc:	6213      	str	r3, [r2, #32]
 8001cce:	4b28      	ldr	r3, [pc, #160]	; (8001d70 <HAL_RCC_OscConfig+0x91c>)
 8001cd0:	6a1b      	ldr	r3, [r3, #32]
 8001cd2:	4a27      	ldr	r2, [pc, #156]	; (8001d70 <HAL_RCC_OscConfig+0x91c>)
 8001cd4:	f043 0301 	orr.w	r3, r3, #1
 8001cd8:	6213      	str	r3, [r2, #32]
 8001cda:	e00b      	b.n	8001cf4 <HAL_RCC_OscConfig+0x8a0>
 8001cdc:	4b24      	ldr	r3, [pc, #144]	; (8001d70 <HAL_RCC_OscConfig+0x91c>)
 8001cde:	6a1b      	ldr	r3, [r3, #32]
 8001ce0:	4a23      	ldr	r2, [pc, #140]	; (8001d70 <HAL_RCC_OscConfig+0x91c>)
 8001ce2:	f023 0301 	bic.w	r3, r3, #1
 8001ce6:	6213      	str	r3, [r2, #32]
 8001ce8:	4b21      	ldr	r3, [pc, #132]	; (8001d70 <HAL_RCC_OscConfig+0x91c>)
 8001cea:	6a1b      	ldr	r3, [r3, #32]
 8001cec:	4a20      	ldr	r2, [pc, #128]	; (8001d70 <HAL_RCC_OscConfig+0x91c>)
 8001cee:	f023 0304 	bic.w	r3, r3, #4
 8001cf2:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001cf4:	1d3b      	adds	r3, r7, #4
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	689b      	ldr	r3, [r3, #8]
 8001cfa:	2b00      	cmp	r3, #0
 8001cfc:	d06a      	beq.n	8001dd4 <HAL_RCC_OscConfig+0x980>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001cfe:	f7ff f873 	bl	8000de8 <HAL_GetTick>
 8001d02:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001d06:	e00b      	b.n	8001d20 <HAL_RCC_OscConfig+0x8cc>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001d08:	f7ff f86e 	bl	8000de8 <HAL_GetTick>
 8001d0c:	4602      	mov	r2, r0
 8001d0e:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8001d12:	1ad3      	subs	r3, r2, r3
 8001d14:	f241 3288 	movw	r2, #5000	; 0x1388
 8001d18:	4293      	cmp	r3, r2
 8001d1a:	d901      	bls.n	8001d20 <HAL_RCC_OscConfig+0x8cc>
        {
          return HAL_TIMEOUT;
 8001d1c:	2303      	movs	r3, #3
 8001d1e:	e2a7      	b.n	8002270 <HAL_RCC_OscConfig+0xe1c>
 8001d20:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8001d24:	2202      	movs	r2, #2
 8001d26:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d28:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	fa93 f2a3 	rbit	r2, r3
 8001d32:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 8001d36:	601a      	str	r2, [r3, #0]
 8001d38:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8001d3c:	2202      	movs	r2, #2
 8001d3e:	601a      	str	r2, [r3, #0]
 8001d40:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	fa93 f2a3 	rbit	r2, r3
 8001d4a:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8001d4e:	601a      	str	r2, [r3, #0]
  return result;
 8001d50:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8001d54:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001d56:	fab3 f383 	clz	r3, r3
 8001d5a:	b2db      	uxtb	r3, r3
 8001d5c:	095b      	lsrs	r3, r3, #5
 8001d5e:	b2db      	uxtb	r3, r3
 8001d60:	f043 0302 	orr.w	r3, r3, #2
 8001d64:	b2db      	uxtb	r3, r3
 8001d66:	2b02      	cmp	r3, #2
 8001d68:	d108      	bne.n	8001d7c <HAL_RCC_OscConfig+0x928>
 8001d6a:	4b01      	ldr	r3, [pc, #4]	; (8001d70 <HAL_RCC_OscConfig+0x91c>)
 8001d6c:	6a1b      	ldr	r3, [r3, #32]
 8001d6e:	e013      	b.n	8001d98 <HAL_RCC_OscConfig+0x944>
 8001d70:	40021000 	.word	0x40021000
 8001d74:	10908120 	.word	0x10908120
 8001d78:	40007000 	.word	0x40007000
 8001d7c:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8001d80:	2202      	movs	r2, #2
 8001d82:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d84:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	fa93 f2a3 	rbit	r2, r3
 8001d8e:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 8001d92:	601a      	str	r2, [r3, #0]
 8001d94:	4bc0      	ldr	r3, [pc, #768]	; (8002098 <HAL_RCC_OscConfig+0xc44>)
 8001d96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d98:	f107 02ac 	add.w	r2, r7, #172	; 0xac
 8001d9c:	2102      	movs	r1, #2
 8001d9e:	6011      	str	r1, [r2, #0]
 8001da0:	f107 02ac 	add.w	r2, r7, #172	; 0xac
 8001da4:	6812      	ldr	r2, [r2, #0]
 8001da6:	fa92 f1a2 	rbit	r1, r2
 8001daa:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8001dae:	6011      	str	r1, [r2, #0]
  return result;
 8001db0:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8001db4:	6812      	ldr	r2, [r2, #0]
 8001db6:	fab2 f282 	clz	r2, r2
 8001dba:	b2d2      	uxtb	r2, r2
 8001dbc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001dc0:	b2d2      	uxtb	r2, r2
 8001dc2:	f002 021f 	and.w	r2, r2, #31
 8001dc6:	2101      	movs	r1, #1
 8001dc8:	fa01 f202 	lsl.w	r2, r1, r2
 8001dcc:	4013      	ands	r3, r2
 8001dce:	2b00      	cmp	r3, #0
 8001dd0:	d09a      	beq.n	8001d08 <HAL_RCC_OscConfig+0x8b4>
 8001dd2:	e063      	b.n	8001e9c <HAL_RCC_OscConfig+0xa48>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001dd4:	f7ff f808 	bl	8000de8 <HAL_GetTick>
 8001dd8:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001ddc:	e00b      	b.n	8001df6 <HAL_RCC_OscConfig+0x9a2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001dde:	f7ff f803 	bl	8000de8 <HAL_GetTick>
 8001de2:	4602      	mov	r2, r0
 8001de4:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8001de8:	1ad3      	subs	r3, r2, r3
 8001dea:	f241 3288 	movw	r2, #5000	; 0x1388
 8001dee:	4293      	cmp	r3, r2
 8001df0:	d901      	bls.n	8001df6 <HAL_RCC_OscConfig+0x9a2>
        {
          return HAL_TIMEOUT;
 8001df2:	2303      	movs	r3, #3
 8001df4:	e23c      	b.n	8002270 <HAL_RCC_OscConfig+0xe1c>
 8001df6:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8001dfa:	2202      	movs	r2, #2
 8001dfc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001dfe:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	fa93 f2a3 	rbit	r2, r3
 8001e08:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8001e0c:	601a      	str	r2, [r3, #0]
 8001e0e:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001e12:	2202      	movs	r2, #2
 8001e14:	601a      	str	r2, [r3, #0]
 8001e16:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	fa93 f2a3 	rbit	r2, r3
 8001e20:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8001e24:	601a      	str	r2, [r3, #0]
  return result;
 8001e26:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8001e2a:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001e2c:	fab3 f383 	clz	r3, r3
 8001e30:	b2db      	uxtb	r3, r3
 8001e32:	095b      	lsrs	r3, r3, #5
 8001e34:	b2db      	uxtb	r3, r3
 8001e36:	f043 0302 	orr.w	r3, r3, #2
 8001e3a:	b2db      	uxtb	r3, r3
 8001e3c:	2b02      	cmp	r3, #2
 8001e3e:	d102      	bne.n	8001e46 <HAL_RCC_OscConfig+0x9f2>
 8001e40:	4b95      	ldr	r3, [pc, #596]	; (8002098 <HAL_RCC_OscConfig+0xc44>)
 8001e42:	6a1b      	ldr	r3, [r3, #32]
 8001e44:	e00d      	b.n	8001e62 <HAL_RCC_OscConfig+0xa0e>
 8001e46:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8001e4a:	2202      	movs	r2, #2
 8001e4c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e4e:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	fa93 f2a3 	rbit	r2, r3
 8001e58:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8001e5c:	601a      	str	r2, [r3, #0]
 8001e5e:	4b8e      	ldr	r3, [pc, #568]	; (8002098 <HAL_RCC_OscConfig+0xc44>)
 8001e60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e62:	f107 028c 	add.w	r2, r7, #140	; 0x8c
 8001e66:	2102      	movs	r1, #2
 8001e68:	6011      	str	r1, [r2, #0]
 8001e6a:	f107 028c 	add.w	r2, r7, #140	; 0x8c
 8001e6e:	6812      	ldr	r2, [r2, #0]
 8001e70:	fa92 f1a2 	rbit	r1, r2
 8001e74:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8001e78:	6011      	str	r1, [r2, #0]
  return result;
 8001e7a:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8001e7e:	6812      	ldr	r2, [r2, #0]
 8001e80:	fab2 f282 	clz	r2, r2
 8001e84:	b2d2      	uxtb	r2, r2
 8001e86:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001e8a:	b2d2      	uxtb	r2, r2
 8001e8c:	f002 021f 	and.w	r2, r2, #31
 8001e90:	2101      	movs	r1, #1
 8001e92:	fa01 f202 	lsl.w	r2, r1, r2
 8001e96:	4013      	ands	r3, r2
 8001e98:	2b00      	cmp	r3, #0
 8001e9a:	d1a0      	bne.n	8001dde <HAL_RCC_OscConfig+0x98a>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001e9c:	f897 3207 	ldrb.w	r3, [r7, #519]	; 0x207
 8001ea0:	2b01      	cmp	r3, #1
 8001ea2:	d105      	bne.n	8001eb0 <HAL_RCC_OscConfig+0xa5c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001ea4:	4b7c      	ldr	r3, [pc, #496]	; (8002098 <HAL_RCC_OscConfig+0xc44>)
 8001ea6:	69db      	ldr	r3, [r3, #28]
 8001ea8:	4a7b      	ldr	r2, [pc, #492]	; (8002098 <HAL_RCC_OscConfig+0xc44>)
 8001eaa:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001eae:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001eb0:	1d3b      	adds	r3, r7, #4
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	699b      	ldr	r3, [r3, #24]
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	f000 81d9 	beq.w	800226e <HAL_RCC_OscConfig+0xe1a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001ebc:	4b76      	ldr	r3, [pc, #472]	; (8002098 <HAL_RCC_OscConfig+0xc44>)
 8001ebe:	685b      	ldr	r3, [r3, #4]
 8001ec0:	f003 030c 	and.w	r3, r3, #12
 8001ec4:	2b08      	cmp	r3, #8
 8001ec6:	f000 81a6 	beq.w	8002216 <HAL_RCC_OscConfig+0xdc2>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001eca:	1d3b      	adds	r3, r7, #4
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	699b      	ldr	r3, [r3, #24]
 8001ed0:	2b02      	cmp	r3, #2
 8001ed2:	f040 811e 	bne.w	8002112 <HAL_RCC_OscConfig+0xcbe>
 8001ed6:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8001eda:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8001ede:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ee0:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	fa93 f2a3 	rbit	r2, r3
 8001eea:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8001eee:	601a      	str	r2, [r3, #0]
  return result;
 8001ef0:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8001ef4:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001ef6:	fab3 f383 	clz	r3, r3
 8001efa:	b2db      	uxtb	r3, r3
 8001efc:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001f00:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001f04:	009b      	lsls	r3, r3, #2
 8001f06:	461a      	mov	r2, r3
 8001f08:	2300      	movs	r3, #0
 8001f0a:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f0c:	f7fe ff6c 	bl	8000de8 <HAL_GetTick>
 8001f10:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001f14:	e009      	b.n	8001f2a <HAL_RCC_OscConfig+0xad6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001f16:	f7fe ff67 	bl	8000de8 <HAL_GetTick>
 8001f1a:	4602      	mov	r2, r0
 8001f1c:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8001f20:	1ad3      	subs	r3, r2, r3
 8001f22:	2b02      	cmp	r3, #2
 8001f24:	d901      	bls.n	8001f2a <HAL_RCC_OscConfig+0xad6>
          {
            return HAL_TIMEOUT;
 8001f26:	2303      	movs	r3, #3
 8001f28:	e1a2      	b.n	8002270 <HAL_RCC_OscConfig+0xe1c>
 8001f2a:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8001f2e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001f32:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f34:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	fa93 f2a3 	rbit	r2, r3
 8001f3e:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8001f42:	601a      	str	r2, [r3, #0]
  return result;
 8001f44:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8001f48:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001f4a:	fab3 f383 	clz	r3, r3
 8001f4e:	b2db      	uxtb	r3, r3
 8001f50:	095b      	lsrs	r3, r3, #5
 8001f52:	b2db      	uxtb	r3, r3
 8001f54:	f043 0301 	orr.w	r3, r3, #1
 8001f58:	b2db      	uxtb	r3, r3
 8001f5a:	2b01      	cmp	r3, #1
 8001f5c:	d102      	bne.n	8001f64 <HAL_RCC_OscConfig+0xb10>
 8001f5e:	4b4e      	ldr	r3, [pc, #312]	; (8002098 <HAL_RCC_OscConfig+0xc44>)
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	e01b      	b.n	8001f9c <HAL_RCC_OscConfig+0xb48>
 8001f64:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8001f68:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001f6c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f6e:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	fa93 f2a3 	rbit	r2, r3
 8001f78:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8001f7c:	601a      	str	r2, [r3, #0]
 8001f7e:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8001f82:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001f86:	601a      	str	r2, [r3, #0]
 8001f88:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	fa93 f2a3 	rbit	r2, r3
 8001f92:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8001f96:	601a      	str	r2, [r3, #0]
 8001f98:	4b3f      	ldr	r3, [pc, #252]	; (8002098 <HAL_RCC_OscConfig+0xc44>)
 8001f9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f9c:	f107 0264 	add.w	r2, r7, #100	; 0x64
 8001fa0:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8001fa4:	6011      	str	r1, [r2, #0]
 8001fa6:	f107 0264 	add.w	r2, r7, #100	; 0x64
 8001faa:	6812      	ldr	r2, [r2, #0]
 8001fac:	fa92 f1a2 	rbit	r1, r2
 8001fb0:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8001fb4:	6011      	str	r1, [r2, #0]
  return result;
 8001fb6:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8001fba:	6812      	ldr	r2, [r2, #0]
 8001fbc:	fab2 f282 	clz	r2, r2
 8001fc0:	b2d2      	uxtb	r2, r2
 8001fc2:	f042 0220 	orr.w	r2, r2, #32
 8001fc6:	b2d2      	uxtb	r2, r2
 8001fc8:	f002 021f 	and.w	r2, r2, #31
 8001fcc:	2101      	movs	r1, #1
 8001fce:	fa01 f202 	lsl.w	r2, r1, r2
 8001fd2:	4013      	ands	r3, r2
 8001fd4:	2b00      	cmp	r3, #0
 8001fd6:	d19e      	bne.n	8001f16 <HAL_RCC_OscConfig+0xac2>
          }
        }

#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001fd8:	4b2f      	ldr	r3, [pc, #188]	; (8002098 <HAL_RCC_OscConfig+0xc44>)
 8001fda:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001fdc:	f023 020f 	bic.w	r2, r3, #15
 8001fe0:	1d3b      	adds	r3, r7, #4
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001fe6:	492c      	ldr	r1, [pc, #176]	; (8002098 <HAL_RCC_OscConfig+0xc44>)
 8001fe8:	4313      	orrs	r3, r2
 8001fea:	62cb      	str	r3, [r1, #44]	; 0x2c
 8001fec:	4b2a      	ldr	r3, [pc, #168]	; (8002098 <HAL_RCC_OscConfig+0xc44>)
 8001fee:	685b      	ldr	r3, [r3, #4]
 8001ff0:	f423 1276 	bic.w	r2, r3, #4030464	; 0x3d8000
 8001ff4:	1d3b      	adds	r3, r7, #4
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	6a19      	ldr	r1, [r3, #32]
 8001ffa:	1d3b      	adds	r3, r7, #4
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	69db      	ldr	r3, [r3, #28]
 8002000:	430b      	orrs	r3, r1
 8002002:	4925      	ldr	r1, [pc, #148]	; (8002098 <HAL_RCC_OscConfig+0xc44>)
 8002004:	4313      	orrs	r3, r2
 8002006:	604b      	str	r3, [r1, #4]
 8002008:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 800200c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8002010:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002012:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	fa93 f2a3 	rbit	r2, r3
 800201c:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8002020:	601a      	str	r2, [r3, #0]
  return result;
 8002022:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8002026:	681b      	ldr	r3, [r3, #0]
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002028:	fab3 f383 	clz	r3, r3
 800202c:	b2db      	uxtb	r3, r3
 800202e:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002032:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002036:	009b      	lsls	r3, r3, #2
 8002038:	461a      	mov	r2, r3
 800203a:	2301      	movs	r3, #1
 800203c:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800203e:	f7fe fed3 	bl	8000de8 <HAL_GetTick>
 8002042:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002046:	e009      	b.n	800205c <HAL_RCC_OscConfig+0xc08>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002048:	f7fe fece 	bl	8000de8 <HAL_GetTick>
 800204c:	4602      	mov	r2, r0
 800204e:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8002052:	1ad3      	subs	r3, r2, r3
 8002054:	2b02      	cmp	r3, #2
 8002056:	d901      	bls.n	800205c <HAL_RCC_OscConfig+0xc08>
          {
            return HAL_TIMEOUT;
 8002058:	2303      	movs	r3, #3
 800205a:	e109      	b.n	8002270 <HAL_RCC_OscConfig+0xe1c>
 800205c:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8002060:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002064:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002066:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	fa93 f2a3 	rbit	r2, r3
 8002070:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8002074:	601a      	str	r2, [r3, #0]
  return result;
 8002076:	f107 0350 	add.w	r3, r7, #80	; 0x50
 800207a:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800207c:	fab3 f383 	clz	r3, r3
 8002080:	b2db      	uxtb	r3, r3
 8002082:	095b      	lsrs	r3, r3, #5
 8002084:	b2db      	uxtb	r3, r3
 8002086:	f043 0301 	orr.w	r3, r3, #1
 800208a:	b2db      	uxtb	r3, r3
 800208c:	2b01      	cmp	r3, #1
 800208e:	d105      	bne.n	800209c <HAL_RCC_OscConfig+0xc48>
 8002090:	4b01      	ldr	r3, [pc, #4]	; (8002098 <HAL_RCC_OscConfig+0xc44>)
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	e01e      	b.n	80020d4 <HAL_RCC_OscConfig+0xc80>
 8002096:	bf00      	nop
 8002098:	40021000 	.word	0x40021000
 800209c:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80020a0:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80020a4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020a6:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	fa93 f2a3 	rbit	r2, r3
 80020b0:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80020b4:	601a      	str	r2, [r3, #0]
 80020b6:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80020ba:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80020be:	601a      	str	r2, [r3, #0]
 80020c0:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	fa93 f2a3 	rbit	r2, r3
 80020ca:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80020ce:	601a      	str	r2, [r3, #0]
 80020d0:	4b6a      	ldr	r3, [pc, #424]	; (800227c <HAL_RCC_OscConfig+0xe28>)
 80020d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020d4:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 80020d8:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80020dc:	6011      	str	r1, [r2, #0]
 80020de:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 80020e2:	6812      	ldr	r2, [r2, #0]
 80020e4:	fa92 f1a2 	rbit	r1, r2
 80020e8:	f107 0238 	add.w	r2, r7, #56	; 0x38
 80020ec:	6011      	str	r1, [r2, #0]
  return result;
 80020ee:	f107 0238 	add.w	r2, r7, #56	; 0x38
 80020f2:	6812      	ldr	r2, [r2, #0]
 80020f4:	fab2 f282 	clz	r2, r2
 80020f8:	b2d2      	uxtb	r2, r2
 80020fa:	f042 0220 	orr.w	r2, r2, #32
 80020fe:	b2d2      	uxtb	r2, r2
 8002100:	f002 021f 	and.w	r2, r2, #31
 8002104:	2101      	movs	r1, #1
 8002106:	fa01 f202 	lsl.w	r2, r1, r2
 800210a:	4013      	ands	r3, r2
 800210c:	2b00      	cmp	r3, #0
 800210e:	d09b      	beq.n	8002048 <HAL_RCC_OscConfig+0xbf4>
 8002110:	e0ad      	b.n	800226e <HAL_RCC_OscConfig+0xe1a>
 8002112:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8002116:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800211a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800211c:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	fa93 f2a3 	rbit	r2, r3
 8002126:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800212a:	601a      	str	r2, [r3, #0]
  return result;
 800212c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002130:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002132:	fab3 f383 	clz	r3, r3
 8002136:	b2db      	uxtb	r3, r3
 8002138:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800213c:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002140:	009b      	lsls	r3, r3, #2
 8002142:	461a      	mov	r2, r3
 8002144:	2300      	movs	r3, #0
 8002146:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002148:	f7fe fe4e 	bl	8000de8 <HAL_GetTick>
 800214c:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002150:	e009      	b.n	8002166 <HAL_RCC_OscConfig+0xd12>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002152:	f7fe fe49 	bl	8000de8 <HAL_GetTick>
 8002156:	4602      	mov	r2, r0
 8002158:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 800215c:	1ad3      	subs	r3, r2, r3
 800215e:	2b02      	cmp	r3, #2
 8002160:	d901      	bls.n	8002166 <HAL_RCC_OscConfig+0xd12>
          {
            return HAL_TIMEOUT;
 8002162:	2303      	movs	r3, #3
 8002164:	e084      	b.n	8002270 <HAL_RCC_OscConfig+0xe1c>
 8002166:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800216a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800216e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002170:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	fa93 f2a3 	rbit	r2, r3
 800217a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800217e:	601a      	str	r2, [r3, #0]
  return result;
 8002180:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002184:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002186:	fab3 f383 	clz	r3, r3
 800218a:	b2db      	uxtb	r3, r3
 800218c:	095b      	lsrs	r3, r3, #5
 800218e:	b2db      	uxtb	r3, r3
 8002190:	f043 0301 	orr.w	r3, r3, #1
 8002194:	b2db      	uxtb	r3, r3
 8002196:	2b01      	cmp	r3, #1
 8002198:	d102      	bne.n	80021a0 <HAL_RCC_OscConfig+0xd4c>
 800219a:	4b38      	ldr	r3, [pc, #224]	; (800227c <HAL_RCC_OscConfig+0xe28>)
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	e01b      	b.n	80021d8 <HAL_RCC_OscConfig+0xd84>
 80021a0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80021a4:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80021a8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80021aa:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	fa93 f2a3 	rbit	r2, r3
 80021b4:	f107 0320 	add.w	r3, r7, #32
 80021b8:	601a      	str	r2, [r3, #0]
 80021ba:	f107 031c 	add.w	r3, r7, #28
 80021be:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80021c2:	601a      	str	r2, [r3, #0]
 80021c4:	f107 031c 	add.w	r3, r7, #28
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	fa93 f2a3 	rbit	r2, r3
 80021ce:	f107 0318 	add.w	r3, r7, #24
 80021d2:	601a      	str	r2, [r3, #0]
 80021d4:	4b29      	ldr	r3, [pc, #164]	; (800227c <HAL_RCC_OscConfig+0xe28>)
 80021d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021d8:	f107 0214 	add.w	r2, r7, #20
 80021dc:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80021e0:	6011      	str	r1, [r2, #0]
 80021e2:	f107 0214 	add.w	r2, r7, #20
 80021e6:	6812      	ldr	r2, [r2, #0]
 80021e8:	fa92 f1a2 	rbit	r1, r2
 80021ec:	f107 0210 	add.w	r2, r7, #16
 80021f0:	6011      	str	r1, [r2, #0]
  return result;
 80021f2:	f107 0210 	add.w	r2, r7, #16
 80021f6:	6812      	ldr	r2, [r2, #0]
 80021f8:	fab2 f282 	clz	r2, r2
 80021fc:	b2d2      	uxtb	r2, r2
 80021fe:	f042 0220 	orr.w	r2, r2, #32
 8002202:	b2d2      	uxtb	r2, r2
 8002204:	f002 021f 	and.w	r2, r2, #31
 8002208:	2101      	movs	r1, #1
 800220a:	fa01 f202 	lsl.w	r2, r1, r2
 800220e:	4013      	ands	r3, r2
 8002210:	2b00      	cmp	r3, #0
 8002212:	d19e      	bne.n	8002152 <HAL_RCC_OscConfig+0xcfe>
 8002214:	e02b      	b.n	800226e <HAL_RCC_OscConfig+0xe1a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002216:	1d3b      	adds	r3, r7, #4
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	699b      	ldr	r3, [r3, #24]
 800221c:	2b01      	cmp	r3, #1
 800221e:	d101      	bne.n	8002224 <HAL_RCC_OscConfig+0xdd0>
      {
        return HAL_ERROR;
 8002220:	2301      	movs	r3, #1
 8002222:	e025      	b.n	8002270 <HAL_RCC_OscConfig+0xe1c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002224:	4b15      	ldr	r3, [pc, #84]	; (800227c <HAL_RCC_OscConfig+0xe28>)
 8002226:	685b      	ldr	r3, [r3, #4]
 8002228:	f8c7 31fc 	str.w	r3, [r7, #508]	; 0x1fc
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        pll_config2 = RCC->CFGR2;
 800222c:	4b13      	ldr	r3, [pc, #76]	; (800227c <HAL_RCC_OscConfig+0xe28>)
 800222e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002230:	f8c7 31f8 	str.w	r3, [r7, #504]	; 0x1f8
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8002234:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8002238:	f403 32c0 	and.w	r2, r3, #98304	; 0x18000
 800223c:	1d3b      	adds	r3, r7, #4
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	69db      	ldr	r3, [r3, #28]
 8002242:	429a      	cmp	r2, r3
 8002244:	d111      	bne.n	800226a <HAL_RCC_OscConfig+0xe16>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 8002246:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 800224a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800224e:	1d3b      	adds	r3, r7, #4
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8002254:	429a      	cmp	r2, r3
 8002256:	d108      	bne.n	800226a <HAL_RCC_OscConfig+0xe16>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
 8002258:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800225c:	f003 020f 	and.w	r2, r3, #15
 8002260:	1d3b      	adds	r3, r7, #4
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	6a5b      	ldr	r3, [r3, #36]	; 0x24
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 8002266:	429a      	cmp	r2, r3
 8002268:	d001      	beq.n	800226e <HAL_RCC_OscConfig+0xe1a>
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
#endif
        {
          return HAL_ERROR;
 800226a:	2301      	movs	r3, #1
 800226c:	e000      	b.n	8002270 <HAL_RCC_OscConfig+0xe1c>
        }
      }
    }
  }

  return HAL_OK;
 800226e:	2300      	movs	r3, #0
}
 8002270:	4618      	mov	r0, r3
 8002272:	f507 7702 	add.w	r7, r7, #520	; 0x208
 8002276:	46bd      	mov	sp, r7
 8002278:	bd80      	pop	{r7, pc}
 800227a:	bf00      	nop
 800227c:	40021000 	.word	0x40021000

08002280 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002280:	b580      	push	{r7, lr}
 8002282:	b09e      	sub	sp, #120	; 0x78
 8002284:	af00      	add	r7, sp, #0
 8002286:	6078      	str	r0, [r7, #4]
 8002288:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 800228a:	2300      	movs	r3, #0
 800228c:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	2b00      	cmp	r3, #0
 8002292:	d101      	bne.n	8002298 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002294:	2301      	movs	r3, #1
 8002296:	e162      	b.n	800255e <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002298:	4b90      	ldr	r3, [pc, #576]	; (80024dc <HAL_RCC_ClockConfig+0x25c>)
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	f003 0307 	and.w	r3, r3, #7
 80022a0:	683a      	ldr	r2, [r7, #0]
 80022a2:	429a      	cmp	r2, r3
 80022a4:	d910      	bls.n	80022c8 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80022a6:	4b8d      	ldr	r3, [pc, #564]	; (80024dc <HAL_RCC_ClockConfig+0x25c>)
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	f023 0207 	bic.w	r2, r3, #7
 80022ae:	498b      	ldr	r1, [pc, #556]	; (80024dc <HAL_RCC_ClockConfig+0x25c>)
 80022b0:	683b      	ldr	r3, [r7, #0]
 80022b2:	4313      	orrs	r3, r2
 80022b4:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80022b6:	4b89      	ldr	r3, [pc, #548]	; (80024dc <HAL_RCC_ClockConfig+0x25c>)
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	f003 0307 	and.w	r3, r3, #7
 80022be:	683a      	ldr	r2, [r7, #0]
 80022c0:	429a      	cmp	r2, r3
 80022c2:	d001      	beq.n	80022c8 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80022c4:	2301      	movs	r3, #1
 80022c6:	e14a      	b.n	800255e <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	f003 0302 	and.w	r3, r3, #2
 80022d0:	2b00      	cmp	r3, #0
 80022d2:	d008      	beq.n	80022e6 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80022d4:	4b82      	ldr	r3, [pc, #520]	; (80024e0 <HAL_RCC_ClockConfig+0x260>)
 80022d6:	685b      	ldr	r3, [r3, #4]
 80022d8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	689b      	ldr	r3, [r3, #8]
 80022e0:	497f      	ldr	r1, [pc, #508]	; (80024e0 <HAL_RCC_ClockConfig+0x260>)
 80022e2:	4313      	orrs	r3, r2
 80022e4:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	f003 0301 	and.w	r3, r3, #1
 80022ee:	2b00      	cmp	r3, #0
 80022f0:	f000 80dc 	beq.w	80024ac <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	685b      	ldr	r3, [r3, #4]
 80022f8:	2b01      	cmp	r3, #1
 80022fa:	d13c      	bne.n	8002376 <HAL_RCC_ClockConfig+0xf6>
 80022fc:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002300:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002302:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002304:	fa93 f3a3 	rbit	r3, r3
 8002308:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 800230a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800230c:	fab3 f383 	clz	r3, r3
 8002310:	b2db      	uxtb	r3, r3
 8002312:	095b      	lsrs	r3, r3, #5
 8002314:	b2db      	uxtb	r3, r3
 8002316:	f043 0301 	orr.w	r3, r3, #1
 800231a:	b2db      	uxtb	r3, r3
 800231c:	2b01      	cmp	r3, #1
 800231e:	d102      	bne.n	8002326 <HAL_RCC_ClockConfig+0xa6>
 8002320:	4b6f      	ldr	r3, [pc, #444]	; (80024e0 <HAL_RCC_ClockConfig+0x260>)
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	e00f      	b.n	8002346 <HAL_RCC_ClockConfig+0xc6>
 8002326:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800232a:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800232c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800232e:	fa93 f3a3 	rbit	r3, r3
 8002332:	667b      	str	r3, [r7, #100]	; 0x64
 8002334:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002338:	663b      	str	r3, [r7, #96]	; 0x60
 800233a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800233c:	fa93 f3a3 	rbit	r3, r3
 8002340:	65fb      	str	r3, [r7, #92]	; 0x5c
 8002342:	4b67      	ldr	r3, [pc, #412]	; (80024e0 <HAL_RCC_ClockConfig+0x260>)
 8002344:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002346:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800234a:	65ba      	str	r2, [r7, #88]	; 0x58
 800234c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800234e:	fa92 f2a2 	rbit	r2, r2
 8002352:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 8002354:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8002356:	fab2 f282 	clz	r2, r2
 800235a:	b2d2      	uxtb	r2, r2
 800235c:	f042 0220 	orr.w	r2, r2, #32
 8002360:	b2d2      	uxtb	r2, r2
 8002362:	f002 021f 	and.w	r2, r2, #31
 8002366:	2101      	movs	r1, #1
 8002368:	fa01 f202 	lsl.w	r2, r1, r2
 800236c:	4013      	ands	r3, r2
 800236e:	2b00      	cmp	r3, #0
 8002370:	d17b      	bne.n	800246a <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8002372:	2301      	movs	r3, #1
 8002374:	e0f3      	b.n	800255e <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	685b      	ldr	r3, [r3, #4]
 800237a:	2b02      	cmp	r3, #2
 800237c:	d13c      	bne.n	80023f8 <HAL_RCC_ClockConfig+0x178>
 800237e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002382:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002384:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002386:	fa93 f3a3 	rbit	r3, r3
 800238a:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 800238c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800238e:	fab3 f383 	clz	r3, r3
 8002392:	b2db      	uxtb	r3, r3
 8002394:	095b      	lsrs	r3, r3, #5
 8002396:	b2db      	uxtb	r3, r3
 8002398:	f043 0301 	orr.w	r3, r3, #1
 800239c:	b2db      	uxtb	r3, r3
 800239e:	2b01      	cmp	r3, #1
 80023a0:	d102      	bne.n	80023a8 <HAL_RCC_ClockConfig+0x128>
 80023a2:	4b4f      	ldr	r3, [pc, #316]	; (80024e0 <HAL_RCC_ClockConfig+0x260>)
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	e00f      	b.n	80023c8 <HAL_RCC_ClockConfig+0x148>
 80023a8:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80023ac:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80023ae:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80023b0:	fa93 f3a3 	rbit	r3, r3
 80023b4:	647b      	str	r3, [r7, #68]	; 0x44
 80023b6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80023ba:	643b      	str	r3, [r7, #64]	; 0x40
 80023bc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80023be:	fa93 f3a3 	rbit	r3, r3
 80023c2:	63fb      	str	r3, [r7, #60]	; 0x3c
 80023c4:	4b46      	ldr	r3, [pc, #280]	; (80024e0 <HAL_RCC_ClockConfig+0x260>)
 80023c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023c8:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80023cc:	63ba      	str	r2, [r7, #56]	; 0x38
 80023ce:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80023d0:	fa92 f2a2 	rbit	r2, r2
 80023d4:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 80023d6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80023d8:	fab2 f282 	clz	r2, r2
 80023dc:	b2d2      	uxtb	r2, r2
 80023de:	f042 0220 	orr.w	r2, r2, #32
 80023e2:	b2d2      	uxtb	r2, r2
 80023e4:	f002 021f 	and.w	r2, r2, #31
 80023e8:	2101      	movs	r1, #1
 80023ea:	fa01 f202 	lsl.w	r2, r1, r2
 80023ee:	4013      	ands	r3, r2
 80023f0:	2b00      	cmp	r3, #0
 80023f2:	d13a      	bne.n	800246a <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80023f4:	2301      	movs	r3, #1
 80023f6:	e0b2      	b.n	800255e <HAL_RCC_ClockConfig+0x2de>
 80023f8:	2302      	movs	r3, #2
 80023fa:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80023fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80023fe:	fa93 f3a3 	rbit	r3, r3
 8002402:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8002404:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002406:	fab3 f383 	clz	r3, r3
 800240a:	b2db      	uxtb	r3, r3
 800240c:	095b      	lsrs	r3, r3, #5
 800240e:	b2db      	uxtb	r3, r3
 8002410:	f043 0301 	orr.w	r3, r3, #1
 8002414:	b2db      	uxtb	r3, r3
 8002416:	2b01      	cmp	r3, #1
 8002418:	d102      	bne.n	8002420 <HAL_RCC_ClockConfig+0x1a0>
 800241a:	4b31      	ldr	r3, [pc, #196]	; (80024e0 <HAL_RCC_ClockConfig+0x260>)
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	e00d      	b.n	800243c <HAL_RCC_ClockConfig+0x1bc>
 8002420:	2302      	movs	r3, #2
 8002422:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002424:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002426:	fa93 f3a3 	rbit	r3, r3
 800242a:	627b      	str	r3, [r7, #36]	; 0x24
 800242c:	2302      	movs	r3, #2
 800242e:	623b      	str	r3, [r7, #32]
 8002430:	6a3b      	ldr	r3, [r7, #32]
 8002432:	fa93 f3a3 	rbit	r3, r3
 8002436:	61fb      	str	r3, [r7, #28]
 8002438:	4b29      	ldr	r3, [pc, #164]	; (80024e0 <HAL_RCC_ClockConfig+0x260>)
 800243a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800243c:	2202      	movs	r2, #2
 800243e:	61ba      	str	r2, [r7, #24]
 8002440:	69ba      	ldr	r2, [r7, #24]
 8002442:	fa92 f2a2 	rbit	r2, r2
 8002446:	617a      	str	r2, [r7, #20]
  return result;
 8002448:	697a      	ldr	r2, [r7, #20]
 800244a:	fab2 f282 	clz	r2, r2
 800244e:	b2d2      	uxtb	r2, r2
 8002450:	f042 0220 	orr.w	r2, r2, #32
 8002454:	b2d2      	uxtb	r2, r2
 8002456:	f002 021f 	and.w	r2, r2, #31
 800245a:	2101      	movs	r1, #1
 800245c:	fa01 f202 	lsl.w	r2, r1, r2
 8002460:	4013      	ands	r3, r2
 8002462:	2b00      	cmp	r3, #0
 8002464:	d101      	bne.n	800246a <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8002466:	2301      	movs	r3, #1
 8002468:	e079      	b.n	800255e <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800246a:	4b1d      	ldr	r3, [pc, #116]	; (80024e0 <HAL_RCC_ClockConfig+0x260>)
 800246c:	685b      	ldr	r3, [r3, #4]
 800246e:	f023 0203 	bic.w	r2, r3, #3
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	685b      	ldr	r3, [r3, #4]
 8002476:	491a      	ldr	r1, [pc, #104]	; (80024e0 <HAL_RCC_ClockConfig+0x260>)
 8002478:	4313      	orrs	r3, r2
 800247a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800247c:	f7fe fcb4 	bl	8000de8 <HAL_GetTick>
 8002480:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002482:	e00a      	b.n	800249a <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002484:	f7fe fcb0 	bl	8000de8 <HAL_GetTick>
 8002488:	4602      	mov	r2, r0
 800248a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800248c:	1ad3      	subs	r3, r2, r3
 800248e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002492:	4293      	cmp	r3, r2
 8002494:	d901      	bls.n	800249a <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 8002496:	2303      	movs	r3, #3
 8002498:	e061      	b.n	800255e <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800249a:	4b11      	ldr	r3, [pc, #68]	; (80024e0 <HAL_RCC_ClockConfig+0x260>)
 800249c:	685b      	ldr	r3, [r3, #4]
 800249e:	f003 020c 	and.w	r2, r3, #12
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	685b      	ldr	r3, [r3, #4]
 80024a6:	009b      	lsls	r3, r3, #2
 80024a8:	429a      	cmp	r2, r3
 80024aa:	d1eb      	bne.n	8002484 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80024ac:	4b0b      	ldr	r3, [pc, #44]	; (80024dc <HAL_RCC_ClockConfig+0x25c>)
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	f003 0307 	and.w	r3, r3, #7
 80024b4:	683a      	ldr	r2, [r7, #0]
 80024b6:	429a      	cmp	r2, r3
 80024b8:	d214      	bcs.n	80024e4 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80024ba:	4b08      	ldr	r3, [pc, #32]	; (80024dc <HAL_RCC_ClockConfig+0x25c>)
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	f023 0207 	bic.w	r2, r3, #7
 80024c2:	4906      	ldr	r1, [pc, #24]	; (80024dc <HAL_RCC_ClockConfig+0x25c>)
 80024c4:	683b      	ldr	r3, [r7, #0]
 80024c6:	4313      	orrs	r3, r2
 80024c8:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80024ca:	4b04      	ldr	r3, [pc, #16]	; (80024dc <HAL_RCC_ClockConfig+0x25c>)
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	f003 0307 	and.w	r3, r3, #7
 80024d2:	683a      	ldr	r2, [r7, #0]
 80024d4:	429a      	cmp	r2, r3
 80024d6:	d005      	beq.n	80024e4 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 80024d8:	2301      	movs	r3, #1
 80024da:	e040      	b.n	800255e <HAL_RCC_ClockConfig+0x2de>
 80024dc:	40022000 	.word	0x40022000
 80024e0:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	f003 0304 	and.w	r3, r3, #4
 80024ec:	2b00      	cmp	r3, #0
 80024ee:	d008      	beq.n	8002502 <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80024f0:	4b1d      	ldr	r3, [pc, #116]	; (8002568 <HAL_RCC_ClockConfig+0x2e8>)
 80024f2:	685b      	ldr	r3, [r3, #4]
 80024f4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	68db      	ldr	r3, [r3, #12]
 80024fc:	491a      	ldr	r1, [pc, #104]	; (8002568 <HAL_RCC_ClockConfig+0x2e8>)
 80024fe:	4313      	orrs	r3, r2
 8002500:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	f003 0308 	and.w	r3, r3, #8
 800250a:	2b00      	cmp	r3, #0
 800250c:	d009      	beq.n	8002522 <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800250e:	4b16      	ldr	r3, [pc, #88]	; (8002568 <HAL_RCC_ClockConfig+0x2e8>)
 8002510:	685b      	ldr	r3, [r3, #4]
 8002512:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	691b      	ldr	r3, [r3, #16]
 800251a:	00db      	lsls	r3, r3, #3
 800251c:	4912      	ldr	r1, [pc, #72]	; (8002568 <HAL_RCC_ClockConfig+0x2e8>)
 800251e:	4313      	orrs	r3, r2
 8002520:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8002522:	f000 f829 	bl	8002578 <HAL_RCC_GetSysClockFreq>
 8002526:	4601      	mov	r1, r0
 8002528:	4b0f      	ldr	r3, [pc, #60]	; (8002568 <HAL_RCC_ClockConfig+0x2e8>)
 800252a:	685b      	ldr	r3, [r3, #4]
 800252c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002530:	22f0      	movs	r2, #240	; 0xf0
 8002532:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002534:	693a      	ldr	r2, [r7, #16]
 8002536:	fa92 f2a2 	rbit	r2, r2
 800253a:	60fa      	str	r2, [r7, #12]
  return result;
 800253c:	68fa      	ldr	r2, [r7, #12]
 800253e:	fab2 f282 	clz	r2, r2
 8002542:	b2d2      	uxtb	r2, r2
 8002544:	40d3      	lsrs	r3, r2
 8002546:	4a09      	ldr	r2, [pc, #36]	; (800256c <HAL_RCC_ClockConfig+0x2ec>)
 8002548:	5cd3      	ldrb	r3, [r2, r3]
 800254a:	fa21 f303 	lsr.w	r3, r1, r3
 800254e:	4a08      	ldr	r2, [pc, #32]	; (8002570 <HAL_RCC_ClockConfig+0x2f0>)
 8002550:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8002552:	4b08      	ldr	r3, [pc, #32]	; (8002574 <HAL_RCC_ClockConfig+0x2f4>)
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	4618      	mov	r0, r3
 8002558:	f7fe fc02 	bl	8000d60 <HAL_InitTick>
  
  return HAL_OK;
 800255c:	2300      	movs	r3, #0
}
 800255e:	4618      	mov	r0, r3
 8002560:	3778      	adds	r7, #120	; 0x78
 8002562:	46bd      	mov	sp, r7
 8002564:	bd80      	pop	{r7, pc}
 8002566:	bf00      	nop
 8002568:	40021000 	.word	0x40021000
 800256c:	08004750 	.word	0x08004750
 8002570:	20000000 	.word	0x20000000
 8002574:	20000004 	.word	0x20000004

08002578 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002578:	b480      	push	{r7}
 800257a:	b08b      	sub	sp, #44	; 0x2c
 800257c:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800257e:	2300      	movs	r3, #0
 8002580:	61fb      	str	r3, [r7, #28]
 8002582:	2300      	movs	r3, #0
 8002584:	61bb      	str	r3, [r7, #24]
 8002586:	2300      	movs	r3, #0
 8002588:	627b      	str	r3, [r7, #36]	; 0x24
 800258a:	2300      	movs	r3, #0
 800258c:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 800258e:	2300      	movs	r3, #0
 8002590:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 8002592:	4b2a      	ldr	r3, [pc, #168]	; (800263c <HAL_RCC_GetSysClockFreq+0xc4>)
 8002594:	685b      	ldr	r3, [r3, #4]
 8002596:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002598:	69fb      	ldr	r3, [r7, #28]
 800259a:	f003 030c 	and.w	r3, r3, #12
 800259e:	2b04      	cmp	r3, #4
 80025a0:	d002      	beq.n	80025a8 <HAL_RCC_GetSysClockFreq+0x30>
 80025a2:	2b08      	cmp	r3, #8
 80025a4:	d003      	beq.n	80025ae <HAL_RCC_GetSysClockFreq+0x36>
 80025a6:	e03f      	b.n	8002628 <HAL_RCC_GetSysClockFreq+0xb0>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80025a8:	4b25      	ldr	r3, [pc, #148]	; (8002640 <HAL_RCC_GetSysClockFreq+0xc8>)
 80025aa:	623b      	str	r3, [r7, #32]
      break;
 80025ac:	e03f      	b.n	800262e <HAL_RCC_GetSysClockFreq+0xb6>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 80025ae:	69fb      	ldr	r3, [r7, #28]
 80025b0:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 80025b4:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 80025b8:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025ba:	68ba      	ldr	r2, [r7, #8]
 80025bc:	fa92 f2a2 	rbit	r2, r2
 80025c0:	607a      	str	r2, [r7, #4]
  return result;
 80025c2:	687a      	ldr	r2, [r7, #4]
 80025c4:	fab2 f282 	clz	r2, r2
 80025c8:	b2d2      	uxtb	r2, r2
 80025ca:	40d3      	lsrs	r3, r2
 80025cc:	4a1d      	ldr	r2, [pc, #116]	; (8002644 <HAL_RCC_GetSysClockFreq+0xcc>)
 80025ce:	5cd3      	ldrb	r3, [r2, r3]
 80025d0:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 80025d2:	4b1a      	ldr	r3, [pc, #104]	; (800263c <HAL_RCC_GetSysClockFreq+0xc4>)
 80025d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80025d6:	f003 030f 	and.w	r3, r3, #15
 80025da:	220f      	movs	r2, #15
 80025dc:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025de:	693a      	ldr	r2, [r7, #16]
 80025e0:	fa92 f2a2 	rbit	r2, r2
 80025e4:	60fa      	str	r2, [r7, #12]
  return result;
 80025e6:	68fa      	ldr	r2, [r7, #12]
 80025e8:	fab2 f282 	clz	r2, r2
 80025ec:	b2d2      	uxtb	r2, r2
 80025ee:	40d3      	lsrs	r3, r2
 80025f0:	4a15      	ldr	r2, [pc, #84]	; (8002648 <HAL_RCC_GetSysClockFreq+0xd0>)
 80025f2:	5cd3      	ldrb	r3, [r2, r3]
 80025f4:	61bb      	str	r3, [r7, #24]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
      }
#else
      if ((tmpreg & RCC_CFGR_PLLSRC_HSE_PREDIV) == RCC_CFGR_PLLSRC_HSE_PREDIV)
 80025f6:	69fb      	ldr	r3, [r7, #28]
 80025f8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80025fc:	2b00      	cmp	r3, #0
 80025fe:	d008      	beq.n	8002612 <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002600:	4a0f      	ldr	r2, [pc, #60]	; (8002640 <HAL_RCC_GetSysClockFreq+0xc8>)
 8002602:	69bb      	ldr	r3, [r7, #24]
 8002604:	fbb2 f2f3 	udiv	r2, r2, r3
 8002608:	697b      	ldr	r3, [r7, #20]
 800260a:	fb02 f303 	mul.w	r3, r2, r3
 800260e:	627b      	str	r3, [r7, #36]	; 0x24
 8002610:	e007      	b.n	8002622 <HAL_RCC_GetSysClockFreq+0xaa>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002612:	4a0b      	ldr	r2, [pc, #44]	; (8002640 <HAL_RCC_GetSysClockFreq+0xc8>)
 8002614:	69bb      	ldr	r3, [r7, #24]
 8002616:	fbb2 f2f3 	udiv	r2, r2, r3
 800261a:	697b      	ldr	r3, [r7, #20]
 800261c:	fb02 f303 	mul.w	r3, r2, r3
 8002620:	627b      	str	r3, [r7, #36]	; 0x24
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8002622:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002624:	623b      	str	r3, [r7, #32]
      break;
 8002626:	e002      	b.n	800262e <HAL_RCC_GetSysClockFreq+0xb6>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002628:	4b05      	ldr	r3, [pc, #20]	; (8002640 <HAL_RCC_GetSysClockFreq+0xc8>)
 800262a:	623b      	str	r3, [r7, #32]
      break;
 800262c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800262e:	6a3b      	ldr	r3, [r7, #32]
}
 8002630:	4618      	mov	r0, r3
 8002632:	372c      	adds	r7, #44	; 0x2c
 8002634:	46bd      	mov	sp, r7
 8002636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800263a:	4770      	bx	lr
 800263c:	40021000 	.word	0x40021000
 8002640:	007a1200 	.word	0x007a1200
 8002644:	08004768 	.word	0x08004768
 8002648:	08004778 	.word	0x08004778

0800264c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800264c:	b480      	push	{r7}
 800264e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002650:	4b03      	ldr	r3, [pc, #12]	; (8002660 <HAL_RCC_GetHCLKFreq+0x14>)
 8002652:	681b      	ldr	r3, [r3, #0]
}
 8002654:	4618      	mov	r0, r3
 8002656:	46bd      	mov	sp, r7
 8002658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800265c:	4770      	bx	lr
 800265e:	bf00      	nop
 8002660:	20000000 	.word	0x20000000

08002664 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002664:	b580      	push	{r7, lr}
 8002666:	b082      	sub	sp, #8
 8002668:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 800266a:	f7ff ffef 	bl	800264c <HAL_RCC_GetHCLKFreq>
 800266e:	4601      	mov	r1, r0
 8002670:	4b0b      	ldr	r3, [pc, #44]	; (80026a0 <HAL_RCC_GetPCLK1Freq+0x3c>)
 8002672:	685b      	ldr	r3, [r3, #4]
 8002674:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8002678:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 800267c:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800267e:	687a      	ldr	r2, [r7, #4]
 8002680:	fa92 f2a2 	rbit	r2, r2
 8002684:	603a      	str	r2, [r7, #0]
  return result;
 8002686:	683a      	ldr	r2, [r7, #0]
 8002688:	fab2 f282 	clz	r2, r2
 800268c:	b2d2      	uxtb	r2, r2
 800268e:	40d3      	lsrs	r3, r2
 8002690:	4a04      	ldr	r2, [pc, #16]	; (80026a4 <HAL_RCC_GetPCLK1Freq+0x40>)
 8002692:	5cd3      	ldrb	r3, [r2, r3]
 8002694:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8002698:	4618      	mov	r0, r3
 800269a:	3708      	adds	r7, #8
 800269c:	46bd      	mov	sp, r7
 800269e:	bd80      	pop	{r7, pc}
 80026a0:	40021000 	.word	0x40021000
 80026a4:	08004760 	.word	0x08004760

080026a8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80026a8:	b580      	push	{r7, lr}
 80026aa:	b082      	sub	sp, #8
 80026ac:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 80026ae:	f7ff ffcd 	bl	800264c <HAL_RCC_GetHCLKFreq>
 80026b2:	4601      	mov	r1, r0
 80026b4:	4b0b      	ldr	r3, [pc, #44]	; (80026e4 <HAL_RCC_GetPCLK2Freq+0x3c>)
 80026b6:	685b      	ldr	r3, [r3, #4]
 80026b8:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 80026bc:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 80026c0:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026c2:	687a      	ldr	r2, [r7, #4]
 80026c4:	fa92 f2a2 	rbit	r2, r2
 80026c8:	603a      	str	r2, [r7, #0]
  return result;
 80026ca:	683a      	ldr	r2, [r7, #0]
 80026cc:	fab2 f282 	clz	r2, r2
 80026d0:	b2d2      	uxtb	r2, r2
 80026d2:	40d3      	lsrs	r3, r2
 80026d4:	4a04      	ldr	r2, [pc, #16]	; (80026e8 <HAL_RCC_GetPCLK2Freq+0x40>)
 80026d6:	5cd3      	ldrb	r3, [r2, r3]
 80026d8:	fa21 f303 	lsr.w	r3, r1, r3
} 
 80026dc:	4618      	mov	r0, r3
 80026de:	3708      	adds	r7, #8
 80026e0:	46bd      	mov	sp, r7
 80026e2:	bd80      	pop	{r7, pc}
 80026e4:	40021000 	.word	0x40021000
 80026e8:	08004760 	.word	0x08004760

080026ec <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80026ec:	b580      	push	{r7, lr}
 80026ee:	b092      	sub	sp, #72	; 0x48
 80026f0:	af00      	add	r7, sp, #0
 80026f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80026f4:	2300      	movs	r3, #0
 80026f6:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 80026f8:	2300      	movs	r3, #0
 80026fa:	63fb      	str	r3, [r7, #60]	; 0x3c
  FlagStatus       pwrclkchanged = RESET;
 80026fc:	2300      	movs	r3, #0
 80026fe:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800270a:	2b00      	cmp	r3, #0
 800270c:	f000 80d4 	beq.w	80028b8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002710:	4b4e      	ldr	r3, [pc, #312]	; (800284c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002712:	69db      	ldr	r3, [r3, #28]
 8002714:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002718:	2b00      	cmp	r3, #0
 800271a:	d10e      	bne.n	800273a <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800271c:	4b4b      	ldr	r3, [pc, #300]	; (800284c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800271e:	69db      	ldr	r3, [r3, #28]
 8002720:	4a4a      	ldr	r2, [pc, #296]	; (800284c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002722:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002726:	61d3      	str	r3, [r2, #28]
 8002728:	4b48      	ldr	r3, [pc, #288]	; (800284c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800272a:	69db      	ldr	r3, [r3, #28]
 800272c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002730:	60bb      	str	r3, [r7, #8]
 8002732:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002734:	2301      	movs	r3, #1
 8002736:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800273a:	4b45      	ldr	r3, [pc, #276]	; (8002850 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002742:	2b00      	cmp	r3, #0
 8002744:	d118      	bne.n	8002778 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002746:	4b42      	ldr	r3, [pc, #264]	; (8002850 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	4a41      	ldr	r2, [pc, #260]	; (8002850 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800274c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002750:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002752:	f7fe fb49 	bl	8000de8 <HAL_GetTick>
 8002756:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002758:	e008      	b.n	800276c <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800275a:	f7fe fb45 	bl	8000de8 <HAL_GetTick>
 800275e:	4602      	mov	r2, r0
 8002760:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002762:	1ad3      	subs	r3, r2, r3
 8002764:	2b64      	cmp	r3, #100	; 0x64
 8002766:	d901      	bls.n	800276c <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8002768:	2303      	movs	r3, #3
 800276a:	e1d6      	b.n	8002b1a <HAL_RCCEx_PeriphCLKConfig+0x42e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800276c:	4b38      	ldr	r3, [pc, #224]	; (8002850 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002774:	2b00      	cmp	r3, #0
 8002776:	d0f0      	beq.n	800275a <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002778:	4b34      	ldr	r3, [pc, #208]	; (800284c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800277a:	6a1b      	ldr	r3, [r3, #32]
 800277c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002780:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002782:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002784:	2b00      	cmp	r3, #0
 8002786:	f000 8084 	beq.w	8002892 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	685b      	ldr	r3, [r3, #4]
 800278e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002792:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002794:	429a      	cmp	r2, r3
 8002796:	d07c      	beq.n	8002892 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002798:	4b2c      	ldr	r3, [pc, #176]	; (800284c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800279a:	6a1b      	ldr	r3, [r3, #32]
 800279c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80027a0:	63fb      	str	r3, [r7, #60]	; 0x3c
 80027a2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80027a6:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80027aa:	fa93 f3a3 	rbit	r3, r3
 80027ae:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 80027b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80027b2:	fab3 f383 	clz	r3, r3
 80027b6:	b2db      	uxtb	r3, r3
 80027b8:	461a      	mov	r2, r3
 80027ba:	4b26      	ldr	r3, [pc, #152]	; (8002854 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80027bc:	4413      	add	r3, r2
 80027be:	009b      	lsls	r3, r3, #2
 80027c0:	461a      	mov	r2, r3
 80027c2:	2301      	movs	r3, #1
 80027c4:	6013      	str	r3, [r2, #0]
 80027c6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80027ca:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027cc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80027ce:	fa93 f3a3 	rbit	r3, r3
 80027d2:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 80027d4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 80027d6:	fab3 f383 	clz	r3, r3
 80027da:	b2db      	uxtb	r3, r3
 80027dc:	461a      	mov	r2, r3
 80027de:	4b1d      	ldr	r3, [pc, #116]	; (8002854 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80027e0:	4413      	add	r3, r2
 80027e2:	009b      	lsls	r3, r3, #2
 80027e4:	461a      	mov	r2, r3
 80027e6:	2300      	movs	r3, #0
 80027e8:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80027ea:	4a18      	ldr	r2, [pc, #96]	; (800284c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80027ec:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80027ee:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80027f0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80027f2:	f003 0301 	and.w	r3, r3, #1
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	d04b      	beq.n	8002892 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80027fa:	f7fe faf5 	bl	8000de8 <HAL_GetTick>
 80027fe:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002800:	e00a      	b.n	8002818 <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002802:	f7fe faf1 	bl	8000de8 <HAL_GetTick>
 8002806:	4602      	mov	r2, r0
 8002808:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800280a:	1ad3      	subs	r3, r2, r3
 800280c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002810:	4293      	cmp	r3, r2
 8002812:	d901      	bls.n	8002818 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8002814:	2303      	movs	r3, #3
 8002816:	e180      	b.n	8002b1a <HAL_RCCEx_PeriphCLKConfig+0x42e>
 8002818:	2302      	movs	r3, #2
 800281a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800281c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800281e:	fa93 f3a3 	rbit	r3, r3
 8002822:	627b      	str	r3, [r7, #36]	; 0x24
 8002824:	2302      	movs	r3, #2
 8002826:	623b      	str	r3, [r7, #32]
 8002828:	6a3b      	ldr	r3, [r7, #32]
 800282a:	fa93 f3a3 	rbit	r3, r3
 800282e:	61fb      	str	r3, [r7, #28]
  return result;
 8002830:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002832:	fab3 f383 	clz	r3, r3
 8002836:	b2db      	uxtb	r3, r3
 8002838:	095b      	lsrs	r3, r3, #5
 800283a:	b2db      	uxtb	r3, r3
 800283c:	f043 0302 	orr.w	r3, r3, #2
 8002840:	b2db      	uxtb	r3, r3
 8002842:	2b02      	cmp	r3, #2
 8002844:	d108      	bne.n	8002858 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 8002846:	4b01      	ldr	r3, [pc, #4]	; (800284c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002848:	6a1b      	ldr	r3, [r3, #32]
 800284a:	e00d      	b.n	8002868 <HAL_RCCEx_PeriphCLKConfig+0x17c>
 800284c:	40021000 	.word	0x40021000
 8002850:	40007000 	.word	0x40007000
 8002854:	10908100 	.word	0x10908100
 8002858:	2302      	movs	r3, #2
 800285a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800285c:	69bb      	ldr	r3, [r7, #24]
 800285e:	fa93 f3a3 	rbit	r3, r3
 8002862:	617b      	str	r3, [r7, #20]
 8002864:	4ba0      	ldr	r3, [pc, #640]	; (8002ae8 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002866:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002868:	2202      	movs	r2, #2
 800286a:	613a      	str	r2, [r7, #16]
 800286c:	693a      	ldr	r2, [r7, #16]
 800286e:	fa92 f2a2 	rbit	r2, r2
 8002872:	60fa      	str	r2, [r7, #12]
  return result;
 8002874:	68fa      	ldr	r2, [r7, #12]
 8002876:	fab2 f282 	clz	r2, r2
 800287a:	b2d2      	uxtb	r2, r2
 800287c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002880:	b2d2      	uxtb	r2, r2
 8002882:	f002 021f 	and.w	r2, r2, #31
 8002886:	2101      	movs	r1, #1
 8002888:	fa01 f202 	lsl.w	r2, r1, r2
 800288c:	4013      	ands	r3, r2
 800288e:	2b00      	cmp	r3, #0
 8002890:	d0b7      	beq.n	8002802 <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8002892:	4b95      	ldr	r3, [pc, #596]	; (8002ae8 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002894:	6a1b      	ldr	r3, [r3, #32]
 8002896:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	685b      	ldr	r3, [r3, #4]
 800289e:	4992      	ldr	r1, [pc, #584]	; (8002ae8 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80028a0:	4313      	orrs	r3, r2
 80028a2:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80028a4:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80028a8:	2b01      	cmp	r3, #1
 80028aa:	d105      	bne.n	80028b8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80028ac:	4b8e      	ldr	r3, [pc, #568]	; (8002ae8 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80028ae:	69db      	ldr	r3, [r3, #28]
 80028b0:	4a8d      	ldr	r2, [pc, #564]	; (8002ae8 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80028b2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80028b6:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	f003 0301 	and.w	r3, r3, #1
 80028c0:	2b00      	cmp	r3, #0
 80028c2:	d008      	beq.n	80028d6 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80028c4:	4b88      	ldr	r3, [pc, #544]	; (8002ae8 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80028c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028c8:	f023 0203 	bic.w	r2, r3, #3
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	689b      	ldr	r3, [r3, #8]
 80028d0:	4985      	ldr	r1, [pc, #532]	; (8002ae8 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80028d2:	4313      	orrs	r3, r2
 80028d4:	630b      	str	r3, [r1, #48]	; 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	f003 0302 	and.w	r3, r3, #2
 80028de:	2b00      	cmp	r3, #0
 80028e0:	d008      	beq.n	80028f4 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80028e2:	4b81      	ldr	r3, [pc, #516]	; (8002ae8 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80028e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028e6:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	68db      	ldr	r3, [r3, #12]
 80028ee:	497e      	ldr	r1, [pc, #504]	; (8002ae8 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80028f0:	4313      	orrs	r3, r2
 80028f2:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	f003 0304 	and.w	r3, r3, #4
 80028fc:	2b00      	cmp	r3, #0
 80028fe:	d008      	beq.n	8002912 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002900:	4b79      	ldr	r3, [pc, #484]	; (8002ae8 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002902:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002904:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	691b      	ldr	r3, [r3, #16]
 800290c:	4976      	ldr	r1, [pc, #472]	; (8002ae8 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800290e:	4313      	orrs	r3, r2
 8002910:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	f003 0320 	and.w	r3, r3, #32
 800291a:	2b00      	cmp	r3, #0
 800291c:	d008      	beq.n	8002930 <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800291e:	4b72      	ldr	r3, [pc, #456]	; (8002ae8 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002920:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002922:	f023 0210 	bic.w	r2, r3, #16
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	69db      	ldr	r3, [r3, #28]
 800292a:	496f      	ldr	r1, [pc, #444]	; (8002ae8 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800292c:	4313      	orrs	r3, r2
 800292e:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002938:	2b00      	cmp	r3, #0
 800293a:	d008      	beq.n	800294e <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 800293c:	4b6a      	ldr	r3, [pc, #424]	; (8002ae8 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800293e:	685b      	ldr	r3, [r3, #4]
 8002940:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002948:	4967      	ldr	r1, [pc, #412]	; (8002ae8 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800294a:	4313      	orrs	r3, r2
 800294c:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002956:	2b00      	cmp	r3, #0
 8002958:	d008      	beq.n	800296c <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800295a:	4b63      	ldr	r3, [pc, #396]	; (8002ae8 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800295c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800295e:	f023 0220 	bic.w	r2, r3, #32
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	6a1b      	ldr	r3, [r3, #32]
 8002966:	4960      	ldr	r1, [pc, #384]	; (8002ae8 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002968:	4313      	orrs	r3, r2
 800296a:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ I2C3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002974:	2b00      	cmp	r3, #0
 8002976:	d008      	beq.n	800298a <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002978:	4b5b      	ldr	r3, [pc, #364]	; (8002ae8 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800297a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800297c:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002984:	4958      	ldr	r1, [pc, #352]	; (8002ae8 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002986:	4313      	orrs	r3, r2
 8002988:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	f003 0308 	and.w	r3, r3, #8
 8002992:	2b00      	cmp	r3, #0
 8002994:	d008      	beq.n	80029a8 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002996:	4b54      	ldr	r3, [pc, #336]	; (8002ae8 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002998:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800299a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	695b      	ldr	r3, [r3, #20]
 80029a2:	4951      	ldr	r1, [pc, #324]	; (8002ae8 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80029a4:	4313      	orrs	r3, r2
 80029a6:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	f003 0310 	and.w	r3, r3, #16
 80029b0:	2b00      	cmp	r3, #0
 80029b2:	d008      	beq.n	80029c6 <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80029b4:	4b4c      	ldr	r3, [pc, #304]	; (8002ae8 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80029b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029b8:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	699b      	ldr	r3, [r3, #24]
 80029c0:	4949      	ldr	r1, [pc, #292]	; (8002ae8 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80029c2:	4313      	orrs	r3, r2
 80029c4:	630b      	str	r3, [r1, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80029ce:	2b00      	cmp	r3, #0
 80029d0:	d008      	beq.n	80029e4 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80029d2:	4b45      	ldr	r3, [pc, #276]	; (8002ae8 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80029d4:	685b      	ldr	r3, [r3, #4]
 80029d6:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029de:	4942      	ldr	r1, [pc, #264]	; (8002ae8 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80029e0:	4313      	orrs	r3, r2
 80029e2:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80029ec:	2b00      	cmp	r3, #0
 80029ee:	d008      	beq.n	8002a02 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80029f0:	4b3d      	ldr	r3, [pc, #244]	; (8002ae8 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80029f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029f4:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80029fc:	493a      	ldr	r1, [pc, #232]	; (8002ae8 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80029fe:	4313      	orrs	r3, r2
 8002a00:	62cb      	str	r3, [r1, #44]	; 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002a0a:	2b00      	cmp	r3, #0
 8002a0c:	d008      	beq.n	8002a20 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 8002a0e:	4b36      	ldr	r3, [pc, #216]	; (8002ae8 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002a10:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a12:	f423 5278 	bic.w	r2, r3, #15872	; 0x3e00
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a1a:	4933      	ldr	r1, [pc, #204]	; (8002ae8 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002a1c:	4313      	orrs	r3, r2
 8002a1e:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002a28:	2b00      	cmp	r3, #0
 8002a2a:	d008      	beq.n	8002a3e <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8002a2c:	4b2e      	ldr	r3, [pc, #184]	; (8002ae8 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002a2e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a30:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002a38:	492b      	ldr	r1, [pc, #172]	; (8002ae8 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002a3a:	4313      	orrs	r3, r2
 8002a3c:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d008      	beq.n	8002a5c <HAL_RCCEx_PeriphCLKConfig+0x370>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 8002a4a:	4b27      	ldr	r3, [pc, #156]	; (8002ae8 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002a4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a4e:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a56:	4924      	ldr	r1, [pc, #144]	; (8002ae8 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002a58:	4313      	orrs	r3, r2
 8002a5a:	630b      	str	r3, [r1, #48]	; 0x30
#endif /* STM32F373xC || STM32F378xx */
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)
  
  /*------------------------------ TIM2 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM2) == RCC_PERIPHCLK_TIM2)
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002a64:	2b00      	cmp	r3, #0
 8002a66:	d008      	beq.n	8002a7a <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM2CLKSOURCE(PeriphClkInit->Tim2ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM2_CONFIG(PeriphClkInit->Tim2ClockSelection);
 8002a68:	4b1f      	ldr	r3, [pc, #124]	; (8002ae8 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002a6a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a6c:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002a74:	491c      	ldr	r1, [pc, #112]	; (8002ae8 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002a76:	4313      	orrs	r3, r2
 8002a78:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM3 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM34) == RCC_PERIPHCLK_TIM34)
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d008      	beq.n	8002a98 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM3CLKSOURCE(PeriphClkInit->Tim34ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM34_CONFIG(PeriphClkInit->Tim34ClockSelection);
 8002a86:	4b18      	ldr	r3, [pc, #96]	; (8002ae8 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002a88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a8a:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002a92:	4915      	ldr	r1, [pc, #84]	; (8002ae8 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002a94:	4313      	orrs	r3, r2
 8002a96:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM15 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002aa0:	2b00      	cmp	r3, #0
 8002aa2:	d008      	beq.n	8002ab6 <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8002aa4:	4b10      	ldr	r3, [pc, #64]	; (8002ae8 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002aa6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002aa8:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ab0:	490d      	ldr	r1, [pc, #52]	; (8002ae8 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002ab2:	4313      	orrs	r3, r2
 8002ab4:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM16 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM16) == RCC_PERIPHCLK_TIM16)
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002abe:	2b00      	cmp	r3, #0
 8002ac0:	d008      	beq.n	8002ad4 <HAL_RCCEx_PeriphCLKConfig+0x3e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM16CLKSOURCE(PeriphClkInit->Tim16ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM16_CONFIG(PeriphClkInit->Tim16ClockSelection);
 8002ac2:	4b09      	ldr	r3, [pc, #36]	; (8002ae8 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002ac4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ac6:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002ace:	4906      	ldr	r1, [pc, #24]	; (8002ae8 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002ad0:	4313      	orrs	r3, r2
 8002ad2:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM17 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM17) == RCC_PERIPHCLK_TIM17)
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002adc:	2b00      	cmp	r3, #0
 8002ade:	d00c      	beq.n	8002afa <HAL_RCCEx_PeriphCLKConfig+0x40e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM17CLKSOURCE(PeriphClkInit->Tim17ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM17_CONFIG(PeriphClkInit->Tim17ClockSelection);
 8002ae0:	4b01      	ldr	r3, [pc, #4]	; (8002ae8 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002ae2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ae4:	e002      	b.n	8002aec <HAL_RCCEx_PeriphCLKConfig+0x400>
 8002ae6:	bf00      	nop
 8002ae8:	40021000 	.word	0x40021000
 8002aec:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002af4:	490b      	ldr	r1, [pc, #44]	; (8002b24 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8002af6:	4313      	orrs	r3, r2
 8002af8:	630b      	str	r3, [r1, #48]	; 0x30

#endif /* STM32F302xE || STM32F303xE || STM32F398xx */  

#if defined(STM32F303xE) || defined(STM32F398xx)
  /*------------------------------ TIM20 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM20) == RCC_PERIPHCLK_TIM20)
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002b02:	2b00      	cmp	r3, #0
 8002b04:	d008      	beq.n	8002b18 <HAL_RCCEx_PeriphCLKConfig+0x42c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM20CLKSOURCE(PeriphClkInit->Tim20ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
 8002b06:	4b07      	ldr	r3, [pc, #28]	; (8002b24 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8002b08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b0a:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002b12:	4904      	ldr	r1, [pc, #16]	; (8002b24 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8002b14:	4313      	orrs	r3, r2
 8002b16:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8002b18:	2300      	movs	r3, #0
}
 8002b1a:	4618      	mov	r0, r3
 8002b1c:	3748      	adds	r7, #72	; 0x48
 8002b1e:	46bd      	mov	sp, r7
 8002b20:	bd80      	pop	{r7, pc}
 8002b22:	bf00      	nop
 8002b24:	40021000 	.word	0x40021000

08002b28 <HAL_RTC_Init>:
  *         in the RTC_InitTypeDef structure and initialize the associated handle.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8002b28:	b580      	push	{r7, lr}
 8002b2a:	b082      	sub	sp, #8
 8002b2c:	af00      	add	r7, sp, #0
 8002b2e:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if (hrtc == NULL)
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	2b00      	cmp	r3, #0
 8002b34:	d101      	bne.n	8002b3a <HAL_RTC_Init+0x12>
  {
    return HAL_ERROR;
 8002b36:	2301      	movs	r3, #1
 8002b38:	e083      	b.n	8002c42 <HAL_RTC_Init+0x11a>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	7f5b      	ldrb	r3, [r3, #29]
 8002b3e:	b2db      	uxtb	r3, r3
 8002b40:	2b00      	cmp	r3, #0
 8002b42:	d105      	bne.n	8002b50 <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	2200      	movs	r2, #0
 8002b48:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8002b4a:	6878      	ldr	r0, [r7, #4]
 8002b4c:	f7fd ffde 	bl	8000b0c <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	2202      	movs	r2, #2
 8002b54:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	22ca      	movs	r2, #202	; 0xca
 8002b5c:	625a      	str	r2, [r3, #36]	; 0x24
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	2253      	movs	r2, #83	; 0x53
 8002b64:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8002b66:	6878      	ldr	r0, [r7, #4]
 8002b68:	f000 fc26 	bl	80033b8 <RTC_EnterInitMode>
 8002b6c:	4603      	mov	r3, r0
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	d008      	beq.n	8002b84 <HAL_RTC_Init+0x5c>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	22ff      	movs	r2, #255	; 0xff
 8002b78:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	2204      	movs	r2, #4
 8002b7e:	775a      	strb	r2, [r3, #29]

    return HAL_ERROR;
 8002b80:	2301      	movs	r3, #1
 8002b82:	e05e      	b.n	8002c42 <HAL_RTC_Init+0x11a>
  }
  else
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	689b      	ldr	r3, [r3, #8]
 8002b8a:	687a      	ldr	r2, [r7, #4]
 8002b8c:	6812      	ldr	r2, [r2, #0]
 8002b8e:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8002b92:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002b96:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	6899      	ldr	r1, [r3, #8]
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	685a      	ldr	r2, [r3, #4]
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	691b      	ldr	r3, [r3, #16]
 8002ba6:	431a      	orrs	r2, r3
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	695b      	ldr	r3, [r3, #20]
 8002bac:	431a      	orrs	r2, r3
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	430a      	orrs	r2, r1
 8002bb4:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	687a      	ldr	r2, [r7, #4]
 8002bbc:	68d2      	ldr	r2, [r2, #12]
 8002bbe:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	6919      	ldr	r1, [r3, #16]
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	689b      	ldr	r3, [r3, #8]
 8002bca:	041a      	lsls	r2, r3, #16
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	430a      	orrs	r2, r1
 8002bd2:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	68da      	ldr	r2, [r3, #12]
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002be2:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if ((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	689b      	ldr	r3, [r3, #8]
 8002bea:	f003 0320 	and.w	r3, r3, #32
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	d10e      	bne.n	8002c10 <HAL_RTC_Init+0xe8>
    {
      if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8002bf2:	6878      	ldr	r0, [r7, #4]
 8002bf4:	f000 fbb8 	bl	8003368 <HAL_RTC_WaitForSynchro>
 8002bf8:	4603      	mov	r3, r0
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	d008      	beq.n	8002c10 <HAL_RTC_Init+0xe8>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	22ff      	movs	r2, #255	; 0xff
 8002c04:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	2204      	movs	r2, #4
 8002c0a:	775a      	strb	r2, [r3, #29]

        return HAL_ERROR;
 8002c0c:	2301      	movs	r3, #1
 8002c0e:	e018      	b.n	8002c42 <HAL_RTC_Init+0x11a>
      }
    }

    hrtc->Instance->TAFCR &= (uint32_t)~RTC_TAFCR_ALARMOUTTYPE;
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002c1e:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	699a      	ldr	r2, [r3, #24]
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	430a      	orrs	r2, r1
 8002c30:	641a      	str	r2, [r3, #64]	; 0x40

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	22ff      	movs	r2, #255	; 0xff
 8002c38:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	2201      	movs	r2, #1
 8002c3e:	775a      	strb	r2, [r3, #29]

    return HAL_OK;
 8002c40:	2300      	movs	r3, #0
  }
}
 8002c42:	4618      	mov	r0, r3
 8002c44:	3708      	adds	r7, #8
 8002c46:	46bd      	mov	sp, r7
 8002c48:	bd80      	pop	{r7, pc}

08002c4a <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8002c4a:	b590      	push	{r4, r7, lr}
 8002c4c:	b087      	sub	sp, #28
 8002c4e:	af00      	add	r7, sp, #0
 8002c50:	60f8      	str	r0, [r7, #12]
 8002c52:	60b9      	str	r1, [r7, #8]
 8002c54:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8002c56:	2300      	movs	r3, #0
 8002c58:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8002c5a:	68fb      	ldr	r3, [r7, #12]
 8002c5c:	7f1b      	ldrb	r3, [r3, #28]
 8002c5e:	2b01      	cmp	r3, #1
 8002c60:	d101      	bne.n	8002c66 <HAL_RTC_SetTime+0x1c>
 8002c62:	2302      	movs	r3, #2
 8002c64:	e0aa      	b.n	8002dbc <HAL_RTC_SetTime+0x172>
 8002c66:	68fb      	ldr	r3, [r7, #12]
 8002c68:	2201      	movs	r2, #1
 8002c6a:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8002c6c:	68fb      	ldr	r3, [r7, #12]
 8002c6e:	2202      	movs	r2, #2
 8002c70:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	2b00      	cmp	r3, #0
 8002c76:	d126      	bne.n	8002cc6 <HAL_RTC_SetTime+0x7c>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8002c78:	68fb      	ldr	r3, [r7, #12]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	689b      	ldr	r3, [r3, #8]
 8002c7e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002c82:	2b00      	cmp	r3, #0
 8002c84:	d102      	bne.n	8002c8c <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8002c86:	68bb      	ldr	r3, [r7, #8]
 8002c88:	2200      	movs	r2, #0
 8002c8a:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8002c8c:	68bb      	ldr	r3, [r7, #8]
 8002c8e:	781b      	ldrb	r3, [r3, #0]
 8002c90:	4618      	mov	r0, r3
 8002c92:	f000 fbbd 	bl	8003410 <RTC_ByteToBcd2>
 8002c96:	4603      	mov	r3, r0
 8002c98:	041c      	lsls	r4, r3, #16
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 8002c9a:	68bb      	ldr	r3, [r7, #8]
 8002c9c:	785b      	ldrb	r3, [r3, #1]
 8002c9e:	4618      	mov	r0, r3
 8002ca0:	f000 fbb6 	bl	8003410 <RTC_ByteToBcd2>
 8002ca4:	4603      	mov	r3, r0
 8002ca6:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8002ca8:	431c      	orrs	r4, r3
                        ((uint32_t)RTC_ByteToBcd2(sTime->Seconds)) | \
 8002caa:	68bb      	ldr	r3, [r7, #8]
 8002cac:	789b      	ldrb	r3, [r3, #2]
 8002cae:	4618      	mov	r0, r3
 8002cb0:	f000 fbae 	bl	8003410 <RTC_ByteToBcd2>
 8002cb4:	4603      	mov	r3, r0
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 8002cb6:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat) << 16U));
 8002cba:	68bb      	ldr	r3, [r7, #8]
 8002cbc:	78db      	ldrb	r3, [r3, #3]
 8002cbe:	041b      	lsls	r3, r3, #16
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8002cc0:	4313      	orrs	r3, r2
 8002cc2:	617b      	str	r3, [r7, #20]
 8002cc4:	e018      	b.n	8002cf8 <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8002cc6:	68fb      	ldr	r3, [r7, #12]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	689b      	ldr	r3, [r3, #8]
 8002ccc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	d102      	bne.n	8002cda <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8002cd4:	68bb      	ldr	r3, [r7, #8]
 8002cd6:	2200      	movs	r2, #0
 8002cd8:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8002cda:	68bb      	ldr	r3, [r7, #8]
 8002cdc:	781b      	ldrb	r3, [r3, #0]
 8002cde:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes) << 8U) | \
 8002ce0:	68bb      	ldr	r3, [r7, #8]
 8002ce2:	785b      	ldrb	r3, [r3, #1]
 8002ce4:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8002ce6:	4313      	orrs	r3, r2
              ((uint32_t)sTime->Seconds) | \
 8002ce8:	68ba      	ldr	r2, [r7, #8]
 8002cea:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes) << 8U) | \
 8002cec:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << 16U));
 8002cee:	68bb      	ldr	r3, [r7, #8]
 8002cf0:	78db      	ldrb	r3, [r3, #3]
 8002cf2:	041b      	lsls	r3, r3, #16
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8002cf4:	4313      	orrs	r3, r2
 8002cf6:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	22ca      	movs	r2, #202	; 0xca
 8002cfe:	625a      	str	r2, [r3, #36]	; 0x24
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	2253      	movs	r2, #83	; 0x53
 8002d06:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8002d08:	68f8      	ldr	r0, [r7, #12]
 8002d0a:	f000 fb55 	bl	80033b8 <RTC_EnterInitMode>
 8002d0e:	4603      	mov	r3, r0
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	d00b      	beq.n	8002d2c <HAL_RTC_SetTime+0xe2>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	22ff      	movs	r2, #255	; 0xff
 8002d1a:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	2204      	movs	r2, #4
 8002d20:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8002d22:	68fb      	ldr	r3, [r7, #12]
 8002d24:	2200      	movs	r2, #0
 8002d26:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 8002d28:	2301      	movs	r3, #1
 8002d2a:	e047      	b.n	8002dbc <HAL_RTC_SetTime+0x172>
  }
  else
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8002d2c:	68fb      	ldr	r3, [r7, #12]
 8002d2e:	681a      	ldr	r2, [r3, #0]
 8002d30:	697b      	ldr	r3, [r7, #20]
 8002d32:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8002d36:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8002d3a:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BCK);
 8002d3c:	68fb      	ldr	r3, [r7, #12]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	689a      	ldr	r2, [r3, #8]
 8002d42:	68fb      	ldr	r3, [r7, #12]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002d4a:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8002d4c:	68fb      	ldr	r3, [r7, #12]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	6899      	ldr	r1, [r3, #8]
 8002d52:	68bb      	ldr	r3, [r7, #8]
 8002d54:	68da      	ldr	r2, [r3, #12]
 8002d56:	68bb      	ldr	r3, [r7, #8]
 8002d58:	691b      	ldr	r3, [r3, #16]
 8002d5a:	431a      	orrs	r2, r3
 8002d5c:	68fb      	ldr	r3, [r7, #12]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	430a      	orrs	r2, r1
 8002d62:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 8002d64:	68fb      	ldr	r3, [r7, #12]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	68da      	ldr	r2, [r3, #12]
 8002d6a:	68fb      	ldr	r3, [r7, #12]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002d72:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0U, wait for synchro else this check is not needed */
    if ((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	689b      	ldr	r3, [r3, #8]
 8002d7a:	f003 0320 	and.w	r3, r3, #32
 8002d7e:	2b00      	cmp	r3, #0
 8002d80:	d111      	bne.n	8002da6 <HAL_RTC_SetTime+0x15c>
    {
      if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8002d82:	68f8      	ldr	r0, [r7, #12]
 8002d84:	f000 faf0 	bl	8003368 <HAL_RTC_WaitForSynchro>
 8002d88:	4603      	mov	r3, r0
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d00b      	beq.n	8002da6 <HAL_RTC_SetTime+0x15c>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002d8e:	68fb      	ldr	r3, [r7, #12]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	22ff      	movs	r2, #255	; 0xff
 8002d94:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8002d96:	68fb      	ldr	r3, [r7, #12]
 8002d98:	2204      	movs	r2, #4
 8002d9a:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8002d9c:	68fb      	ldr	r3, [r7, #12]
 8002d9e:	2200      	movs	r2, #0
 8002da0:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 8002da2:	2301      	movs	r3, #1
 8002da4:	e00a      	b.n	8002dbc <HAL_RTC_SetTime+0x172>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002da6:	68fb      	ldr	r3, [r7, #12]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	22ff      	movs	r2, #255	; 0xff
 8002dac:	625a      	str	r2, [r3, #36]	; 0x24

    hrtc->State = HAL_RTC_STATE_READY;
 8002dae:	68fb      	ldr	r3, [r7, #12]
 8002db0:	2201      	movs	r2, #1
 8002db2:	775a      	strb	r2, [r3, #29]

    __HAL_UNLOCK(hrtc);
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	2200      	movs	r2, #0
 8002db8:	771a      	strb	r2, [r3, #28]

    return HAL_OK;
 8002dba:	2300      	movs	r3, #0
  }
}
 8002dbc:	4618      	mov	r0, r3
 8002dbe:	371c      	adds	r7, #28
 8002dc0:	46bd      	mov	sp, r7
 8002dc2:	bd90      	pop	{r4, r7, pc}

08002dc4 <HAL_RTC_GetTime>:
  * @note   Call HAL_RTC_GetDate() after HAL_RTC_GetTime() to unlock the values
  *         in the higher-order calendar shadow registers.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8002dc4:	b580      	push	{r7, lr}
 8002dc6:	b086      	sub	sp, #24
 8002dc8:	af00      	add	r7, sp, #0
 8002dca:	60f8      	str	r0, [r7, #12]
 8002dcc:	60b9      	str	r1, [r7, #8]
 8002dce:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8002dd0:	2300      	movs	r3, #0
 8002dd2:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds structure field from the corresponding register*/
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002dda:	68bb      	ldr	r3, [r7, #8]
 8002ddc:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8002dde:	68fb      	ldr	r3, [r7, #12]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	691b      	ldr	r3, [r3, #16]
 8002de4:	f3c3 020e 	ubfx	r2, r3, #0, #15
 8002de8:	68bb      	ldr	r3, [r7, #8]
 8002dea:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8002dec:	68fb      	ldr	r3, [r7, #12]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8002df6:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8002dfa:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> 16U);
 8002dfc:	697b      	ldr	r3, [r7, #20]
 8002dfe:	0c1b      	lsrs	r3, r3, #16
 8002e00:	b2db      	uxtb	r3, r3
 8002e02:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002e06:	b2da      	uxtb	r2, r3
 8002e08:	68bb      	ldr	r3, [r7, #8]
 8002e0a:	701a      	strb	r2, [r3, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> 8U);
 8002e0c:	697b      	ldr	r3, [r7, #20]
 8002e0e:	0a1b      	lsrs	r3, r3, #8
 8002e10:	b2db      	uxtb	r3, r3
 8002e12:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002e16:	b2da      	uxtb	r2, r3
 8002e18:	68bb      	ldr	r3, [r7, #8]
 8002e1a:	705a      	strb	r2, [r3, #1]
  sTime->Seconds = (uint8_t)(tmpreg & (RTC_TR_ST | RTC_TR_SU));
 8002e1c:	697b      	ldr	r3, [r7, #20]
 8002e1e:	b2db      	uxtb	r3, r3
 8002e20:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002e24:	b2da      	uxtb	r2, r3
 8002e26:	68bb      	ldr	r3, [r7, #8]
 8002e28:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> 16U);
 8002e2a:	697b      	ldr	r3, [r7, #20]
 8002e2c:	0c1b      	lsrs	r3, r3, #16
 8002e2e:	b2db      	uxtb	r3, r3
 8002e30:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002e34:	b2da      	uxtb	r2, r3
 8002e36:	68bb      	ldr	r3, [r7, #8]
 8002e38:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	d11a      	bne.n	8002e76 <HAL_RTC_GetTime+0xb2>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8002e40:	68bb      	ldr	r3, [r7, #8]
 8002e42:	781b      	ldrb	r3, [r3, #0]
 8002e44:	4618      	mov	r0, r3
 8002e46:	f000 fb01 	bl	800344c <RTC_Bcd2ToByte>
 8002e4a:	4603      	mov	r3, r0
 8002e4c:	461a      	mov	r2, r3
 8002e4e:	68bb      	ldr	r3, [r7, #8]
 8002e50:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8002e52:	68bb      	ldr	r3, [r7, #8]
 8002e54:	785b      	ldrb	r3, [r3, #1]
 8002e56:	4618      	mov	r0, r3
 8002e58:	f000 faf8 	bl	800344c <RTC_Bcd2ToByte>
 8002e5c:	4603      	mov	r3, r0
 8002e5e:	461a      	mov	r2, r3
 8002e60:	68bb      	ldr	r3, [r7, #8]
 8002e62:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8002e64:	68bb      	ldr	r3, [r7, #8]
 8002e66:	789b      	ldrb	r3, [r3, #2]
 8002e68:	4618      	mov	r0, r3
 8002e6a:	f000 faef 	bl	800344c <RTC_Bcd2ToByte>
 8002e6e:	4603      	mov	r3, r0
 8002e70:	461a      	mov	r2, r3
 8002e72:	68bb      	ldr	r3, [r7, #8]
 8002e74:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8002e76:	2300      	movs	r3, #0
}
 8002e78:	4618      	mov	r0, r3
 8002e7a:	3718      	adds	r7, #24
 8002e7c:	46bd      	mov	sp, r7
 8002e7e:	bd80      	pop	{r7, pc}

08002e80 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8002e80:	b590      	push	{r4, r7, lr}
 8002e82:	b087      	sub	sp, #28
 8002e84:	af00      	add	r7, sp, #0
 8002e86:	60f8      	str	r0, [r7, #12]
 8002e88:	60b9      	str	r1, [r7, #8]
 8002e8a:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8002e8c:	2300      	movs	r3, #0
 8002e8e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8002e90:	68fb      	ldr	r3, [r7, #12]
 8002e92:	7f1b      	ldrb	r3, [r3, #28]
 8002e94:	2b01      	cmp	r3, #1
 8002e96:	d101      	bne.n	8002e9c <HAL_RTC_SetDate+0x1c>
 8002e98:	2302      	movs	r3, #2
 8002e9a:	e094      	b.n	8002fc6 <HAL_RTC_SetDate+0x146>
 8002e9c:	68fb      	ldr	r3, [r7, #12]
 8002e9e:	2201      	movs	r2, #1
 8002ea0:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8002ea2:	68fb      	ldr	r3, [r7, #12]
 8002ea4:	2202      	movs	r2, #2
 8002ea6:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	d10e      	bne.n	8002ecc <HAL_RTC_SetDate+0x4c>
 8002eae:	68bb      	ldr	r3, [r7, #8]
 8002eb0:	785b      	ldrb	r3, [r3, #1]
 8002eb2:	f003 0310 	and.w	r3, r3, #16
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	d008      	beq.n	8002ecc <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8002eba:	68bb      	ldr	r3, [r7, #8]
 8002ebc:	785b      	ldrb	r3, [r3, #1]
 8002ebe:	f023 0310 	bic.w	r3, r3, #16
 8002ec2:	b2db      	uxtb	r3, r3
 8002ec4:	330a      	adds	r3, #10
 8002ec6:	b2da      	uxtb	r2, r3
 8002ec8:	68bb      	ldr	r3, [r7, #8]
 8002eca:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	d11c      	bne.n	8002f0c <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8002ed2:	68bb      	ldr	r3, [r7, #8]
 8002ed4:	78db      	ldrb	r3, [r3, #3]
 8002ed6:	4618      	mov	r0, r3
 8002ed8:	f000 fa9a 	bl	8003410 <RTC_ByteToBcd2>
 8002edc:	4603      	mov	r3, r0
 8002ede:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 8002ee0:	68bb      	ldr	r3, [r7, #8]
 8002ee2:	785b      	ldrb	r3, [r3, #1]
 8002ee4:	4618      	mov	r0, r3
 8002ee6:	f000 fa93 	bl	8003410 <RTC_ByteToBcd2>
 8002eea:	4603      	mov	r3, r0
 8002eec:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8002eee:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date)) | \
 8002ef0:	68bb      	ldr	r3, [r7, #8]
 8002ef2:	789b      	ldrb	r3, [r3, #2]
 8002ef4:	4618      	mov	r0, r3
 8002ef6:	f000 fa8b 	bl	8003410 <RTC_ByteToBcd2>
 8002efa:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 8002efc:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay << 13U));
 8002f00:	68bb      	ldr	r3, [r7, #8]
 8002f02:	781b      	ldrb	r3, [r3, #0]
 8002f04:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8002f06:	4313      	orrs	r3, r2
 8002f08:	617b      	str	r3, [r7, #20]
 8002f0a:	e00e      	b.n	8002f2a <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8002f0c:	68bb      	ldr	r3, [r7, #8]
 8002f0e:	78db      	ldrb	r3, [r3, #3]
 8002f10:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << 8U) | \
 8002f12:	68bb      	ldr	r3, [r7, #8]
 8002f14:	785b      	ldrb	r3, [r3, #1]
 8002f16:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8002f18:	4313      	orrs	r3, r2
                  ((uint32_t)sDate->Date) | \
 8002f1a:	68ba      	ldr	r2, [r7, #8]
 8002f1c:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << 8U) | \
 8002f1e:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << 13U));
 8002f20:	68bb      	ldr	r3, [r7, #8]
 8002f22:	781b      	ldrb	r3, [r3, #0]
 8002f24:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8002f26:	4313      	orrs	r3, r2
 8002f28:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8002f2a:	68fb      	ldr	r3, [r7, #12]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	22ca      	movs	r2, #202	; 0xca
 8002f30:	625a      	str	r2, [r3, #36]	; 0x24
 8002f32:	68fb      	ldr	r3, [r7, #12]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	2253      	movs	r2, #83	; 0x53
 8002f38:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8002f3a:	68f8      	ldr	r0, [r7, #12]
 8002f3c:	f000 fa3c 	bl	80033b8 <RTC_EnterInitMode>
 8002f40:	4603      	mov	r3, r0
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	d00b      	beq.n	8002f5e <HAL_RTC_SetDate+0xde>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002f46:	68fb      	ldr	r3, [r7, #12]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	22ff      	movs	r2, #255	; 0xff
 8002f4c:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state*/
    hrtc->State = HAL_RTC_STATE_ERROR;
 8002f4e:	68fb      	ldr	r3, [r7, #12]
 8002f50:	2204      	movs	r2, #4
 8002f52:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	2200      	movs	r2, #0
 8002f58:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 8002f5a:	2301      	movs	r3, #1
 8002f5c:	e033      	b.n	8002fc6 <HAL_RTC_SetDate+0x146>
  }
  else
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8002f5e:	68fb      	ldr	r3, [r7, #12]
 8002f60:	681a      	ldr	r2, [r3, #0]
 8002f62:	697b      	ldr	r3, [r7, #20]
 8002f64:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8002f68:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8002f6c:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 8002f6e:	68fb      	ldr	r3, [r7, #12]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	68da      	ldr	r2, [r3, #12]
 8002f74:	68fb      	ldr	r3, [r7, #12]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002f7c:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0U, wait for synchro else this check is not needed */
    if ((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8002f7e:	68fb      	ldr	r3, [r7, #12]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	689b      	ldr	r3, [r3, #8]
 8002f84:	f003 0320 	and.w	r3, r3, #32
 8002f88:	2b00      	cmp	r3, #0
 8002f8a:	d111      	bne.n	8002fb0 <HAL_RTC_SetDate+0x130>
    {
      if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8002f8c:	68f8      	ldr	r0, [r7, #12]
 8002f8e:	f000 f9eb 	bl	8003368 <HAL_RTC_WaitForSynchro>
 8002f92:	4603      	mov	r3, r0
 8002f94:	2b00      	cmp	r3, #0
 8002f96:	d00b      	beq.n	8002fb0 <HAL_RTC_SetDate+0x130>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	22ff      	movs	r2, #255	; 0xff
 8002f9e:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8002fa0:	68fb      	ldr	r3, [r7, #12]
 8002fa2:	2204      	movs	r2, #4
 8002fa4:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8002fa6:	68fb      	ldr	r3, [r7, #12]
 8002fa8:	2200      	movs	r2, #0
 8002faa:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 8002fac:	2301      	movs	r3, #1
 8002fae:	e00a      	b.n	8002fc6 <HAL_RTC_SetDate+0x146>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	22ff      	movs	r2, #255	; 0xff
 8002fb6:	625a      	str	r2, [r3, #36]	; 0x24

    hrtc->State = HAL_RTC_STATE_READY ;
 8002fb8:	68fb      	ldr	r3, [r7, #12]
 8002fba:	2201      	movs	r2, #1
 8002fbc:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8002fbe:	68fb      	ldr	r3, [r7, #12]
 8002fc0:	2200      	movs	r2, #0
 8002fc2:	771a      	strb	r2, [r3, #28]

    return HAL_OK;
 8002fc4:	2300      	movs	r3, #0
  }
}
 8002fc6:	4618      	mov	r0, r3
 8002fc8:	371c      	adds	r7, #28
 8002fca:	46bd      	mov	sp, r7
 8002fcc:	bd90      	pop	{r4, r7, pc}

08002fce <HAL_RTC_GetDate>:
  *            @arg RTC_FORMAT_BIN :  Binary data format
  *            @arg RTC_FORMAT_BCD :  BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8002fce:	b580      	push	{r7, lr}
 8002fd0:	b086      	sub	sp, #24
 8002fd2:	af00      	add	r7, sp, #0
 8002fd4:	60f8      	str	r0, [r7, #12]
 8002fd6:	60b9      	str	r1, [r7, #8]
 8002fd8:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8002fda:	2300      	movs	r3, #0
 8002fdc:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 8002fde:	68fb      	ldr	r3, [r7, #12]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	685b      	ldr	r3, [r3, #4]
 8002fe4:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8002fe8:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8002fec:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> 16U);
 8002fee:	697b      	ldr	r3, [r7, #20]
 8002ff0:	0c1b      	lsrs	r3, r3, #16
 8002ff2:	b2da      	uxtb	r2, r3
 8002ff4:	68bb      	ldr	r3, [r7, #8]
 8002ff6:	70da      	strb	r2, [r3, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> 8U);
 8002ff8:	697b      	ldr	r3, [r7, #20]
 8002ffa:	0a1b      	lsrs	r3, r3, #8
 8002ffc:	b2db      	uxtb	r3, r3
 8002ffe:	f003 031f 	and.w	r3, r3, #31
 8003002:	b2da      	uxtb	r2, r3
 8003004:	68bb      	ldr	r3, [r7, #8]
 8003006:	705a      	strb	r2, [r3, #1]
  sDate->Date = (uint8_t)(datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 8003008:	697b      	ldr	r3, [r7, #20]
 800300a:	b2db      	uxtb	r3, r3
 800300c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003010:	b2da      	uxtb	r2, r3
 8003012:	68bb      	ldr	r3, [r7, #8]
 8003014:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> 13U);
 8003016:	697b      	ldr	r3, [r7, #20]
 8003018:	0b5b      	lsrs	r3, r3, #13
 800301a:	b2db      	uxtb	r3, r3
 800301c:	f003 0307 	and.w	r3, r3, #7
 8003020:	b2da      	uxtb	r2, r3
 8003022:	68bb      	ldr	r3, [r7, #8]
 8003024:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	2b00      	cmp	r3, #0
 800302a:	d11a      	bne.n	8003062 <HAL_RTC_GetDate+0x94>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 800302c:	68bb      	ldr	r3, [r7, #8]
 800302e:	78db      	ldrb	r3, [r3, #3]
 8003030:	4618      	mov	r0, r3
 8003032:	f000 fa0b 	bl	800344c <RTC_Bcd2ToByte>
 8003036:	4603      	mov	r3, r0
 8003038:	461a      	mov	r2, r3
 800303a:	68bb      	ldr	r3, [r7, #8]
 800303c:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 800303e:	68bb      	ldr	r3, [r7, #8]
 8003040:	785b      	ldrb	r3, [r3, #1]
 8003042:	4618      	mov	r0, r3
 8003044:	f000 fa02 	bl	800344c <RTC_Bcd2ToByte>
 8003048:	4603      	mov	r3, r0
 800304a:	461a      	mov	r2, r3
 800304c:	68bb      	ldr	r3, [r7, #8]
 800304e:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8003050:	68bb      	ldr	r3, [r7, #8]
 8003052:	789b      	ldrb	r3, [r3, #2]
 8003054:	4618      	mov	r0, r3
 8003056:	f000 f9f9 	bl	800344c <RTC_Bcd2ToByte>
 800305a:	4603      	mov	r3, r0
 800305c:	461a      	mov	r2, r3
 800305e:	68bb      	ldr	r3, [r7, #8]
 8003060:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8003062:	2300      	movs	r3, #0
}
 8003064:	4618      	mov	r0, r3
 8003066:	3718      	adds	r7, #24
 8003068:	46bd      	mov	sp, r7
 800306a:	bd80      	pop	{r7, pc}

0800306c <HAL_RTC_SetAlarm_IT>:
  *         is disabled (Use the HAL_RTC_DeactivateAlarm()).
  * @note   The HAL_RTC_SetTime() must be called before enabling the Alarm feature.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 800306c:	b590      	push	{r4, r7, lr}
 800306e:	b089      	sub	sp, #36	; 0x24
 8003070:	af00      	add	r7, sp, #0
 8003072:	60f8      	str	r0, [r7, #12]
 8003074:	60b9      	str	r1, [r7, #8]
 8003076:	607a      	str	r2, [r7, #4]
  uint32_t tickstart = 0U;
 8003078:	2300      	movs	r3, #0
 800307a:	61bb      	str	r3, [r7, #24]
  uint32_t tmpreg = 0U, subsecondtmpreg = 0U;
 800307c:	2300      	movs	r3, #0
 800307e:	61fb      	str	r3, [r7, #28]
 8003080:	2300      	movs	r3, #0
 8003082:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel));
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	7f1b      	ldrb	r3, [r3, #28]
 8003088:	2b01      	cmp	r3, #1
 800308a:	d101      	bne.n	8003090 <HAL_RTC_SetAlarm_IT+0x24>
 800308c:	2302      	movs	r3, #2
 800308e:	e11f      	b.n	80032d0 <HAL_RTC_SetAlarm_IT+0x264>
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	2201      	movs	r2, #1
 8003094:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8003096:	68fb      	ldr	r3, [r7, #12]
 8003098:	2202      	movs	r2, #2
 800309a:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	2b00      	cmp	r3, #0
 80030a0:	d137      	bne.n	8003112 <HAL_RTC_SetAlarm_IT+0xa6>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 80030a2:	68fb      	ldr	r3, [r7, #12]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	689b      	ldr	r3, [r3, #8]
 80030a8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80030ac:	2b00      	cmp	r3, #0
 80030ae:	d102      	bne.n	80030b6 <HAL_RTC_SetAlarm_IT+0x4a>
      assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 80030b0:	68bb      	ldr	r3, [r7, #8]
 80030b2:	2200      	movs	r2, #0
 80030b4:	70da      	strb	r2, [r3, #3]
    }
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
    }
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 80030b6:	68bb      	ldr	r3, [r7, #8]
 80030b8:	781b      	ldrb	r3, [r3, #0]
 80030ba:	4618      	mov	r0, r3
 80030bc:	f000 f9a8 	bl	8003410 <RTC_ByteToBcd2>
 80030c0:	4603      	mov	r3, r0
 80030c2:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << 8U) | \
 80030c4:	68bb      	ldr	r3, [r7, #8]
 80030c6:	785b      	ldrb	r3, [r3, #1]
 80030c8:	4618      	mov	r0, r3
 80030ca:	f000 f9a1 	bl	8003410 <RTC_ByteToBcd2>
 80030ce:	4603      	mov	r3, r0
 80030d0:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 80030d2:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds)) | \
 80030d4:	68bb      	ldr	r3, [r7, #8]
 80030d6:	789b      	ldrb	r3, [r3, #2]
 80030d8:	4618      	mov	r0, r3
 80030da:	f000 f999 	bl	8003410 <RTC_ByteToBcd2>
 80030de:	4603      	mov	r3, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << 8U) | \
 80030e0:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 80030e4:	68bb      	ldr	r3, [r7, #8]
 80030e6:	78db      	ldrb	r3, [r3, #3]
 80030e8:	041b      	lsls	r3, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds)) | \
 80030ea:	ea42 0403 	orr.w	r4, r2, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << 24U) | \
 80030ee:	68bb      	ldr	r3, [r7, #8]
 80030f0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80030f4:	4618      	mov	r0, r3
 80030f6:	f000 f98b 	bl	8003410 <RTC_ByteToBcd2>
 80030fa:	4603      	mov	r3, r0
 80030fc:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 80030fe:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8003102:	68bb      	ldr	r3, [r7, #8]
 8003104:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << 24U) | \
 8003106:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 8003108:	68bb      	ldr	r3, [r7, #8]
 800310a:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 800310c:	4313      	orrs	r3, r2
 800310e:	61fb      	str	r3, [r7, #28]
 8003110:	e023      	b.n	800315a <HAL_RTC_SetAlarm_IT+0xee>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8003112:	68fb      	ldr	r3, [r7, #12]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	689b      	ldr	r3, [r3, #8]
 8003118:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800311c:	2b00      	cmp	r3, #0
 800311e:	d102      	bne.n	8003126 <HAL_RTC_SetAlarm_IT+0xba>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8003120:	68bb      	ldr	r3, [r7, #8]
 8003122:	2200      	movs	r2, #0
 8003124:	70da      	strb	r2, [r3, #3]
    }
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
    }
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 8003126:	68bb      	ldr	r3, [r7, #8]
 8003128:	781b      	ldrb	r3, [r3, #0]
 800312a:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << 8U) | \
 800312c:	68bb      	ldr	r3, [r7, #8]
 800312e:	785b      	ldrb	r3, [r3, #1]
 8003130:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 8003132:	4313      	orrs	r3, r2
              ((uint32_t) sAlarm->AlarmTime.Seconds) | \
 8003134:	68ba      	ldr	r2, [r7, #8]
 8003136:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << 8U) | \
 8003138:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 800313a:	68bb      	ldr	r3, [r7, #8]
 800313c:	78db      	ldrb	r3, [r3, #3]
 800313e:	041b      	lsls	r3, r3, #16
              ((uint32_t) sAlarm->AlarmTime.Seconds) | \
 8003140:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << 24U) | \
 8003142:	68bb      	ldr	r3, [r7, #8]
 8003144:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003148:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 800314a:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 800314c:	68bb      	ldr	r3, [r7, #8]
 800314e:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << 24U) | \
 8003150:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 8003152:	68bb      	ldr	r3, [r7, #8]
 8003154:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 8003156:	4313      	orrs	r3, r2
 8003158:	61fb      	str	r3, [r7, #28]
  }
  /* Configure the Alarm A or Alarm B Sub Second registers */
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | (uint32_t)(sAlarm->AlarmSubSecondMask));
 800315a:	68bb      	ldr	r3, [r7, #8]
 800315c:	685a      	ldr	r2, [r3, #4]
 800315e:	68bb      	ldr	r3, [r7, #8]
 8003160:	699b      	ldr	r3, [r3, #24]
 8003162:	4313      	orrs	r3, r2
 8003164:	617b      	str	r3, [r7, #20]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003166:	68fb      	ldr	r3, [r7, #12]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	22ca      	movs	r2, #202	; 0xca
 800316c:	625a      	str	r2, [r3, #36]	; 0x24
 800316e:	68fb      	ldr	r3, [r7, #12]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	2253      	movs	r2, #83	; 0x53
 8003174:	625a      	str	r2, [r3, #36]	; 0x24

  /* Configure the Alarm register */
  if (sAlarm->Alarm == RTC_ALARM_A)
 8003176:	68bb      	ldr	r3, [r7, #8]
 8003178:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800317a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800317e:	d148      	bne.n	8003212 <HAL_RTC_SetAlarm_IT+0x1a6>
  {
    /* Disable the Alarm A interrupt */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	689a      	ldr	r2, [r3, #8]
 8003186:	68fb      	ldr	r3, [r7, #12]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800318e:	609a      	str	r2, [r3, #8]

    /* Clear flag alarm A */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8003190:	68fb      	ldr	r3, [r7, #12]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	68db      	ldr	r3, [r3, #12]
 8003196:	b2da      	uxtb	r2, r3
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	f462 72c0 	orn	r2, r2, #384	; 0x180
 80031a0:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 80031a2:	f7fd fe21 	bl	8000de8 <HAL_GetTick>
 80031a6:	61b8      	str	r0, [r7, #24]
    /* Wait till RTC ALRAWF flag is set and if Time out is reached exit */
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == RESET)
 80031a8:	e013      	b.n	80031d2 <HAL_RTC_SetAlarm_IT+0x166>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80031aa:	f7fd fe1d 	bl	8000de8 <HAL_GetTick>
 80031ae:	4602      	mov	r2, r0
 80031b0:	69bb      	ldr	r3, [r7, #24]
 80031b2:	1ad3      	subs	r3, r2, r3
 80031b4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80031b8:	d90b      	bls.n	80031d2 <HAL_RTC_SetAlarm_IT+0x166>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80031ba:	68fb      	ldr	r3, [r7, #12]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	22ff      	movs	r2, #255	; 0xff
 80031c0:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80031c2:	68fb      	ldr	r3, [r7, #12]
 80031c4:	2203      	movs	r2, #3
 80031c6:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 80031c8:	68fb      	ldr	r3, [r7, #12]
 80031ca:	2200      	movs	r2, #0
 80031cc:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 80031ce:	2303      	movs	r3, #3
 80031d0:	e07e      	b.n	80032d0 <HAL_RTC_SetAlarm_IT+0x264>
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == RESET)
 80031d2:	68fb      	ldr	r3, [r7, #12]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	68db      	ldr	r3, [r3, #12]
 80031d8:	f003 0301 	and.w	r3, r3, #1
 80031dc:	2b00      	cmp	r3, #0
 80031de:	d0e4      	beq.n	80031aa <HAL_RTC_SetAlarm_IT+0x13e>
      }
    }

    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	69fa      	ldr	r2, [r7, #28]
 80031e6:	61da      	str	r2, [r3, #28]
    /* Configure the Alarm A Sub Second register */
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 80031e8:	68fb      	ldr	r3, [r7, #12]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	697a      	ldr	r2, [r7, #20]
 80031ee:	645a      	str	r2, [r3, #68]	; 0x44
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 80031f0:	68fb      	ldr	r3, [r7, #12]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	689a      	ldr	r2, [r3, #8]
 80031f6:	68fb      	ldr	r3, [r7, #12]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80031fe:	609a      	str	r2, [r3, #8]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRA);
 8003200:	68fb      	ldr	r3, [r7, #12]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	689a      	ldr	r2, [r3, #8]
 8003206:	68fb      	ldr	r3, [r7, #12]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800320e:	609a      	str	r2, [r3, #8]
 8003210:	e047      	b.n	80032a2 <HAL_RTC_SetAlarm_IT+0x236>
  }
  else
  {
    /* Disable the Alarm B interrupt */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 8003212:	68fb      	ldr	r3, [r7, #12]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	689a      	ldr	r2, [r3, #8]
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8003220:	609a      	str	r2, [r3, #8]

    /* Clear flag alarm B */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 8003222:	68fb      	ldr	r3, [r7, #12]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	68db      	ldr	r3, [r3, #12]
 8003228:	b2da      	uxtb	r2, r3
 800322a:	68fb      	ldr	r3, [r7, #12]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	f462 7220 	orn	r2, r2, #640	; 0x280
 8003232:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8003234:	f7fd fdd8 	bl	8000de8 <HAL_GetTick>
 8003238:	61b8      	str	r0, [r7, #24]
    /* Wait till RTC ALRBWF flag is set and if Time out is reached exit */
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == RESET)
 800323a:	e013      	b.n	8003264 <HAL_RTC_SetAlarm_IT+0x1f8>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800323c:	f7fd fdd4 	bl	8000de8 <HAL_GetTick>
 8003240:	4602      	mov	r2, r0
 8003242:	69bb      	ldr	r3, [r7, #24]
 8003244:	1ad3      	subs	r3, r2, r3
 8003246:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800324a:	d90b      	bls.n	8003264 <HAL_RTC_SetAlarm_IT+0x1f8>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800324c:	68fb      	ldr	r3, [r7, #12]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	22ff      	movs	r2, #255	; 0xff
 8003252:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	2203      	movs	r2, #3
 8003258:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800325a:	68fb      	ldr	r3, [r7, #12]
 800325c:	2200      	movs	r2, #0
 800325e:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 8003260:	2303      	movs	r3, #3
 8003262:	e035      	b.n	80032d0 <HAL_RTC_SetAlarm_IT+0x264>
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == RESET)
 8003264:	68fb      	ldr	r3, [r7, #12]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	68db      	ldr	r3, [r3, #12]
 800326a:	f003 0302 	and.w	r3, r3, #2
 800326e:	2b00      	cmp	r3, #0
 8003270:	d0e4      	beq.n	800323c <HAL_RTC_SetAlarm_IT+0x1d0>
      }
    }

    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 8003272:	68fb      	ldr	r3, [r7, #12]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	69fa      	ldr	r2, [r7, #28]
 8003278:	621a      	str	r2, [r3, #32]
    /* Configure the Alarm B Sub Second register */
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 800327a:	68fb      	ldr	r3, [r7, #12]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	697a      	ldr	r2, [r7, #20]
 8003280:	649a      	str	r2, [r3, #72]	; 0x48
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 8003282:	68fb      	ldr	r3, [r7, #12]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	689a      	ldr	r2, [r3, #8]
 8003288:	68fb      	ldr	r3, [r7, #12]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003290:	609a      	str	r2, [r3, #8]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRB);
 8003292:	68fb      	ldr	r3, [r7, #12]
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	689a      	ldr	r2, [r3, #8]
 8003298:	68fb      	ldr	r3, [r7, #12]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80032a0:	609a      	str	r2, [r3, #8]
  }

  /* RTC Alarm Interrupt Configuration: EXTI configuration */
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 80032a2:	4b0d      	ldr	r3, [pc, #52]	; (80032d8 <HAL_RTC_SetAlarm_IT+0x26c>)
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	4a0c      	ldr	r2, [pc, #48]	; (80032d8 <HAL_RTC_SetAlarm_IT+0x26c>)
 80032a8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80032ac:	6013      	str	r3, [r2, #0]

  __HAL_RTC_ALARM_EXTI_ENABLE_RISING_EDGE();
 80032ae:	4b0a      	ldr	r3, [pc, #40]	; (80032d8 <HAL_RTC_SetAlarm_IT+0x26c>)
 80032b0:	689b      	ldr	r3, [r3, #8]
 80032b2:	4a09      	ldr	r2, [pc, #36]	; (80032d8 <HAL_RTC_SetAlarm_IT+0x26c>)
 80032b4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80032b8:	6093      	str	r3, [r2, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	22ff      	movs	r2, #255	; 0xff
 80032c0:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 80032c2:	68fb      	ldr	r3, [r7, #12]
 80032c4:	2201      	movs	r2, #1
 80032c6:	775a      	strb	r2, [r3, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80032c8:	68fb      	ldr	r3, [r7, #12]
 80032ca:	2200      	movs	r2, #0
 80032cc:	771a      	strb	r2, [r3, #28]

  return HAL_OK;
 80032ce:	2300      	movs	r3, #0
}
 80032d0:	4618      	mov	r0, r3
 80032d2:	3724      	adds	r7, #36	; 0x24
 80032d4:	46bd      	mov	sp, r7
 80032d6:	bd90      	pop	{r4, r7, pc}
 80032d8:	40010400 	.word	0x40010400

080032dc <HAL_RTC_AlarmIRQHandler>:
  * @brief  Handle Alarm interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef *hrtc)
{
 80032dc:	b580      	push	{r7, lr}
 80032de:	b082      	sub	sp, #8
 80032e0:	af00      	add	r7, sp, #0
 80032e2:	6078      	str	r0, [r7, #4]
  /* Get the AlarmA interrupt source enable status */
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA) != RESET)
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	689b      	ldr	r3, [r3, #8]
 80032ea:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	d012      	beq.n	8003318 <HAL_RTC_AlarmIRQHandler+0x3c>
  {
    /* Get the pending status of the AlarmA Interrupt */
    if (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != RESET)
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	68db      	ldr	r3, [r3, #12]
 80032f8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80032fc:	2b00      	cmp	r3, #0
 80032fe:	d00b      	beq.n	8003318 <HAL_RTC_AlarmIRQHandler+0x3c>
    {
      /* AlarmA callback */
    #if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmAEventCallback(hrtc);
    #else
      HAL_RTC_AlarmAEventCallback(hrtc);
 8003300:	6878      	ldr	r0, [r7, #4]
 8003302:	f7fd fa85 	bl	8000810 <HAL_RTC_AlarmAEventCallback>
    #endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

      /* Clear the AlarmA interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	68db      	ldr	r3, [r3, #12]
 800330c:	b2da      	uxtb	r2, r3
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	f462 72c0 	orn	r2, r2, #384	; 0x180
 8003316:	60da      	str	r2, [r3, #12]
    }
  }

  /* Get the AlarmB interrupt source enable status */
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRB) != RESET)
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	689b      	ldr	r3, [r3, #8]
 800331e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003322:	2b00      	cmp	r3, #0
 8003324:	d012      	beq.n	800334c <HAL_RTC_AlarmIRQHandler+0x70>
  {
    /* Get the pending status of the AlarmB Interrupt */
    if (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBF) != RESET)
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	68db      	ldr	r3, [r3, #12]
 800332c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003330:	2b00      	cmp	r3, #0
 8003332:	d00b      	beq.n	800334c <HAL_RTC_AlarmIRQHandler+0x70>
    {
      /* AlarmB callback */
    #if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmBEventCallback(hrtc);
    #else
      HAL_RTCEx_AlarmBEventCallback(hrtc);
 8003334:	6878      	ldr	r0, [r7, #4]
 8003336:	f7fd fadb 	bl	80008f0 <HAL_RTCEx_AlarmBEventCallback>
    #endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

      /* Clear the AlarmB interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	68db      	ldr	r3, [r3, #12]
 8003340:	b2da      	uxtb	r2, r3
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	f462 7220 	orn	r2, r2, #640	; 0x280
 800334a:	60da      	str	r2, [r3, #12]
    }
  }

  /* Clear the EXTI's line Flag for RTC Alarm */
  __HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 800334c:	4b05      	ldr	r3, [pc, #20]	; (8003364 <HAL_RTC_AlarmIRQHandler+0x88>)
 800334e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8003352:	615a      	str	r2, [r3, #20]

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	2201      	movs	r2, #1
 8003358:	775a      	strb	r2, [r3, #29]
}
 800335a:	bf00      	nop
 800335c:	3708      	adds	r7, #8
 800335e:	46bd      	mov	sp, r7
 8003360:	bd80      	pop	{r7, pc}
 8003362:	bf00      	nop
 8003364:	40010400 	.word	0x40010400

08003368 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8003368:	b580      	push	{r7, lr}
 800336a:	b084      	sub	sp, #16
 800336c:	af00      	add	r7, sp, #0
 800336e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003370:	2300      	movs	r3, #0
 8003372:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	68da      	ldr	r2, [r3, #12]
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8003382:	60da      	str	r2, [r3, #12]

  tickstart = HAL_GetTick();
 8003384:	f7fd fd30 	bl	8000de8 <HAL_GetTick>
 8003388:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 800338a:	e009      	b.n	80033a0 <HAL_RTC_WaitForSynchro+0x38>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800338c:	f7fd fd2c 	bl	8000de8 <HAL_GetTick>
 8003390:	4602      	mov	r2, r0
 8003392:	68fb      	ldr	r3, [r7, #12]
 8003394:	1ad3      	subs	r3, r2, r3
 8003396:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800339a:	d901      	bls.n	80033a0 <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 800339c:	2303      	movs	r3, #3
 800339e:	e007      	b.n	80033b0 <HAL_RTC_WaitForSynchro+0x48>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	68db      	ldr	r3, [r3, #12]
 80033a6:	f003 0320 	and.w	r3, r3, #32
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	d0ee      	beq.n	800338c <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 80033ae:	2300      	movs	r3, #0
}
 80033b0:	4618      	mov	r0, r3
 80033b2:	3710      	adds	r7, #16
 80033b4:	46bd      	mov	sp, r7
 80033b6:	bd80      	pop	{r7, pc}

080033b8 <RTC_EnterInitMode>:
  * @retval An ErrorStatus enumeration value:
  *          - HAL_OK : RTC is in Init mode
  *          - HAL_TIMEOUT : RTC is not in Init mode and in Timeout
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 80033b8:	b580      	push	{r7, lr}
 80033ba:	b084      	sub	sp, #16
 80033bc:	af00      	add	r7, sp, #0
 80033be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80033c0:	2300      	movs	r3, #0
 80033c2:	60fb      	str	r3, [r7, #12]

  /* Check if the Initialization mode is set */
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	68db      	ldr	r3, [r3, #12]
 80033ca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	d119      	bne.n	8003406 <RTC_EnterInitMode+0x4e>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	f04f 32ff 	mov.w	r2, #4294967295
 80033da:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 80033dc:	f7fd fd04 	bl	8000de8 <HAL_GetTick>
 80033e0:	60f8      	str	r0, [r7, #12]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 80033e2:	e009      	b.n	80033f8 <RTC_EnterInitMode+0x40>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80033e4:	f7fd fd00 	bl	8000de8 <HAL_GetTick>
 80033e8:	4602      	mov	r2, r0
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	1ad3      	subs	r3, r2, r3
 80033ee:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80033f2:	d901      	bls.n	80033f8 <RTC_EnterInitMode+0x40>
      {
        return HAL_TIMEOUT;
 80033f4:	2303      	movs	r3, #3
 80033f6:	e007      	b.n	8003408 <RTC_EnterInitMode+0x50>
    while ((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	68db      	ldr	r3, [r3, #12]
 80033fe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003402:	2b00      	cmp	r3, #0
 8003404:	d0ee      	beq.n	80033e4 <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return HAL_OK;
 8003406:	2300      	movs	r3, #0
}
 8003408:	4618      	mov	r0, r3
 800340a:	3710      	adds	r7, #16
 800340c:	46bd      	mov	sp, r7
 800340e:	bd80      	pop	{r7, pc}

08003410 <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8003410:	b480      	push	{r7}
 8003412:	b085      	sub	sp, #20
 8003414:	af00      	add	r7, sp, #0
 8003416:	4603      	mov	r3, r0
 8003418:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 800341a:	2300      	movs	r3, #0
 800341c:	60fb      	str	r3, [r7, #12]

  while (Value >= 10U)
 800341e:	e005      	b.n	800342c <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 8003420:	68fb      	ldr	r3, [r7, #12]
 8003422:	3301      	adds	r3, #1
 8003424:	60fb      	str	r3, [r7, #12]
    Value -= 10U;
 8003426:	79fb      	ldrb	r3, [r7, #7]
 8003428:	3b0a      	subs	r3, #10
 800342a:	71fb      	strb	r3, [r7, #7]
  while (Value >= 10U)
 800342c:	79fb      	ldrb	r3, [r7, #7]
 800342e:	2b09      	cmp	r3, #9
 8003430:	d8f6      	bhi.n	8003420 <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | Value);
 8003432:	68fb      	ldr	r3, [r7, #12]
 8003434:	b2db      	uxtb	r3, r3
 8003436:	011b      	lsls	r3, r3, #4
 8003438:	b2da      	uxtb	r2, r3
 800343a:	79fb      	ldrb	r3, [r7, #7]
 800343c:	4313      	orrs	r3, r2
 800343e:	b2db      	uxtb	r3, r3
}
 8003440:	4618      	mov	r0, r3
 8003442:	3714      	adds	r7, #20
 8003444:	46bd      	mov	sp, r7
 8003446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800344a:	4770      	bx	lr

0800344c <RTC_Bcd2ToByte>:
  * @brief  Convert from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 800344c:	b480      	push	{r7}
 800344e:	b085      	sub	sp, #20
 8003450:	af00      	add	r7, sp, #0
 8003452:	4603      	mov	r3, r0
 8003454:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0U;
 8003456:	2300      	movs	r3, #0
 8003458:	60fb      	str	r3, [r7, #12]
  tmp = ((uint8_t)(Value & (uint8_t)0xF0U) >> (uint8_t)0x4U) * 10U;
 800345a:	79fb      	ldrb	r3, [r7, #7]
 800345c:	091b      	lsrs	r3, r3, #4
 800345e:	b2db      	uxtb	r3, r3
 8003460:	461a      	mov	r2, r3
 8003462:	4613      	mov	r3, r2
 8003464:	009b      	lsls	r3, r3, #2
 8003466:	4413      	add	r3, r2
 8003468:	005b      	lsls	r3, r3, #1
 800346a:	60fb      	str	r3, [r7, #12]
  return (tmp + (Value & (uint8_t)0x0FU));
 800346c:	79fb      	ldrb	r3, [r7, #7]
 800346e:	f003 030f 	and.w	r3, r3, #15
 8003472:	b2da      	uxtb	r2, r3
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	b2db      	uxtb	r3, r3
 8003478:	4413      	add	r3, r2
 800347a:	b2db      	uxtb	r3, r3
}
 800347c:	4618      	mov	r0, r3
 800347e:	3714      	adds	r7, #20
 8003480:	46bd      	mov	sp, r7
 8003482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003486:	4770      	bx	lr

08003488 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003488:	b580      	push	{r7, lr}
 800348a:	b082      	sub	sp, #8
 800348c:	af00      	add	r7, sp, #0
 800348e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	2b00      	cmp	r3, #0
 8003494:	d101      	bne.n	800349a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003496:	2301      	movs	r3, #1
 8003498:	e040      	b.n	800351c <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800349e:	2b00      	cmp	r3, #0
 80034a0:	d106      	bne.n	80034b0 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	2200      	movs	r2, #0
 80034a6:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80034aa:	6878      	ldr	r0, [r7, #4]
 80034ac:	f7fd fb5a 	bl	8000b64 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	2224      	movs	r2, #36	; 0x24
 80034b4:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	681a      	ldr	r2, [r3, #0]
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	f022 0201 	bic.w	r2, r2, #1
 80034c4:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80034c6:	6878      	ldr	r0, [r7, #4]
 80034c8:	f000 f8c0 	bl	800364c <UART_SetConfig>
 80034cc:	4603      	mov	r3, r0
 80034ce:	2b01      	cmp	r3, #1
 80034d0:	d101      	bne.n	80034d6 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 80034d2:	2301      	movs	r3, #1
 80034d4:	e022      	b.n	800351c <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034da:	2b00      	cmp	r3, #0
 80034dc:	d002      	beq.n	80034e4 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 80034de:	6878      	ldr	r0, [r7, #4]
 80034e0:	f000 fa8a 	bl	80039f8 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	685a      	ldr	r2, [r3, #4]
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80034f2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	689a      	ldr	r2, [r3, #8]
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003502:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	681a      	ldr	r2, [r3, #0]
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	f042 0201 	orr.w	r2, r2, #1
 8003512:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003514:	6878      	ldr	r0, [r7, #4]
 8003516:	f000 fb11 	bl	8003b3c <UART_CheckIdleState>
 800351a:	4603      	mov	r3, r0
}
 800351c:	4618      	mov	r0, r3
 800351e:	3708      	adds	r7, #8
 8003520:	46bd      	mov	sp, r7
 8003522:	bd80      	pop	{r7, pc}

08003524 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003524:	b580      	push	{r7, lr}
 8003526:	b08a      	sub	sp, #40	; 0x28
 8003528:	af02      	add	r7, sp, #8
 800352a:	60f8      	str	r0, [r7, #12]
 800352c:	60b9      	str	r1, [r7, #8]
 800352e:	603b      	str	r3, [r7, #0]
 8003530:	4613      	mov	r3, r2
 8003532:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003534:	68fb      	ldr	r3, [r7, #12]
 8003536:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003538:	2b20      	cmp	r3, #32
 800353a:	f040 8082 	bne.w	8003642 <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 800353e:	68bb      	ldr	r3, [r7, #8]
 8003540:	2b00      	cmp	r3, #0
 8003542:	d002      	beq.n	800354a <HAL_UART_Transmit+0x26>
 8003544:	88fb      	ldrh	r3, [r7, #6]
 8003546:	2b00      	cmp	r3, #0
 8003548:	d101      	bne.n	800354e <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800354a:	2301      	movs	r3, #1
 800354c:	e07a      	b.n	8003644 <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8003554:	2b01      	cmp	r3, #1
 8003556:	d101      	bne.n	800355c <HAL_UART_Transmit+0x38>
 8003558:	2302      	movs	r3, #2
 800355a:	e073      	b.n	8003644 <HAL_UART_Transmit+0x120>
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	2201      	movs	r2, #1
 8003560:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	2200      	movs	r2, #0
 8003568:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800356c:	68fb      	ldr	r3, [r7, #12]
 800356e:	2221      	movs	r2, #33	; 0x21
 8003570:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003572:	f7fd fc39 	bl	8000de8 <HAL_GetTick>
 8003576:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	88fa      	ldrh	r2, [r7, #6]
 800357c:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8003580:	68fb      	ldr	r3, [r7, #12]
 8003582:	88fa      	ldrh	r2, [r7, #6]
 8003584:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	689b      	ldr	r3, [r3, #8]
 800358c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003590:	d108      	bne.n	80035a4 <HAL_UART_Transmit+0x80>
 8003592:	68fb      	ldr	r3, [r7, #12]
 8003594:	691b      	ldr	r3, [r3, #16]
 8003596:	2b00      	cmp	r3, #0
 8003598:	d104      	bne.n	80035a4 <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 800359a:	2300      	movs	r3, #0
 800359c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800359e:	68bb      	ldr	r3, [r7, #8]
 80035a0:	61bb      	str	r3, [r7, #24]
 80035a2:	e003      	b.n	80035ac <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 80035a4:	68bb      	ldr	r3, [r7, #8]
 80035a6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80035a8:	2300      	movs	r3, #0
 80035aa:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	2200      	movs	r2, #0
 80035b0:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 80035b4:	e02d      	b.n	8003612 <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80035b6:	683b      	ldr	r3, [r7, #0]
 80035b8:	9300      	str	r3, [sp, #0]
 80035ba:	697b      	ldr	r3, [r7, #20]
 80035bc:	2200      	movs	r2, #0
 80035be:	2180      	movs	r1, #128	; 0x80
 80035c0:	68f8      	ldr	r0, [r7, #12]
 80035c2:	f000 fb04 	bl	8003bce <UART_WaitOnFlagUntilTimeout>
 80035c6:	4603      	mov	r3, r0
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	d001      	beq.n	80035d0 <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 80035cc:	2303      	movs	r3, #3
 80035ce:	e039      	b.n	8003644 <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 80035d0:	69fb      	ldr	r3, [r7, #28]
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	d10b      	bne.n	80035ee <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80035d6:	69bb      	ldr	r3, [r7, #24]
 80035d8:	881a      	ldrh	r2, [r3, #0]
 80035da:	68fb      	ldr	r3, [r7, #12]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80035e2:	b292      	uxth	r2, r2
 80035e4:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80035e6:	69bb      	ldr	r3, [r7, #24]
 80035e8:	3302      	adds	r3, #2
 80035ea:	61bb      	str	r3, [r7, #24]
 80035ec:	e008      	b.n	8003600 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80035ee:	69fb      	ldr	r3, [r7, #28]
 80035f0:	781a      	ldrb	r2, [r3, #0]
 80035f2:	68fb      	ldr	r3, [r7, #12]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	b292      	uxth	r2, r2
 80035f8:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80035fa:	69fb      	ldr	r3, [r7, #28]
 80035fc:	3301      	adds	r3, #1
 80035fe:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8003606:	b29b      	uxth	r3, r3
 8003608:	3b01      	subs	r3, #1
 800360a:	b29a      	uxth	r2, r3
 800360c:	68fb      	ldr	r3, [r7, #12]
 800360e:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8003618:	b29b      	uxth	r3, r3
 800361a:	2b00      	cmp	r3, #0
 800361c:	d1cb      	bne.n	80035b6 <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800361e:	683b      	ldr	r3, [r7, #0]
 8003620:	9300      	str	r3, [sp, #0]
 8003622:	697b      	ldr	r3, [r7, #20]
 8003624:	2200      	movs	r2, #0
 8003626:	2140      	movs	r1, #64	; 0x40
 8003628:	68f8      	ldr	r0, [r7, #12]
 800362a:	f000 fad0 	bl	8003bce <UART_WaitOnFlagUntilTimeout>
 800362e:	4603      	mov	r3, r0
 8003630:	2b00      	cmp	r3, #0
 8003632:	d001      	beq.n	8003638 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 8003634:	2303      	movs	r3, #3
 8003636:	e005      	b.n	8003644 <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	2220      	movs	r2, #32
 800363c:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 800363e:	2300      	movs	r3, #0
 8003640:	e000      	b.n	8003644 <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 8003642:	2302      	movs	r3, #2
  }
}
 8003644:	4618      	mov	r0, r3
 8003646:	3720      	adds	r7, #32
 8003648:	46bd      	mov	sp, r7
 800364a:	bd80      	pop	{r7, pc}

0800364c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800364c:	b580      	push	{r7, lr}
 800364e:	b088      	sub	sp, #32
 8003650:	af00      	add	r7, sp, #0
 8003652:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003654:	2300      	movs	r3, #0
 8003656:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	689a      	ldr	r2, [r3, #8]
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	691b      	ldr	r3, [r3, #16]
 8003660:	431a      	orrs	r2, r3
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	695b      	ldr	r3, [r3, #20]
 8003666:	431a      	orrs	r2, r3
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	69db      	ldr	r3, [r3, #28]
 800366c:	4313      	orrs	r3, r2
 800366e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	681a      	ldr	r2, [r3, #0]
 8003676:	4bab      	ldr	r3, [pc, #684]	; (8003924 <UART_SetConfig+0x2d8>)
 8003678:	4013      	ands	r3, r2
 800367a:	687a      	ldr	r2, [r7, #4]
 800367c:	6812      	ldr	r2, [r2, #0]
 800367e:	6979      	ldr	r1, [r7, #20]
 8003680:	430b      	orrs	r3, r1
 8003682:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	685b      	ldr	r3, [r3, #4]
 800368a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	68da      	ldr	r2, [r3, #12]
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	430a      	orrs	r2, r1
 8003698:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	699b      	ldr	r3, [r3, #24]
 800369e:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	6a1b      	ldr	r3, [r3, #32]
 80036a4:	697a      	ldr	r2, [r7, #20]
 80036a6:	4313      	orrs	r3, r2
 80036a8:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	689b      	ldr	r3, [r3, #8]
 80036b0:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	697a      	ldr	r2, [r7, #20]
 80036ba:	430a      	orrs	r2, r1
 80036bc:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	4a99      	ldr	r2, [pc, #612]	; (8003928 <UART_SetConfig+0x2dc>)
 80036c4:	4293      	cmp	r3, r2
 80036c6:	d120      	bne.n	800370a <UART_SetConfig+0xbe>
 80036c8:	4b98      	ldr	r3, [pc, #608]	; (800392c <UART_SetConfig+0x2e0>)
 80036ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036cc:	f003 0303 	and.w	r3, r3, #3
 80036d0:	2b03      	cmp	r3, #3
 80036d2:	d817      	bhi.n	8003704 <UART_SetConfig+0xb8>
 80036d4:	a201      	add	r2, pc, #4	; (adr r2, 80036dc <UART_SetConfig+0x90>)
 80036d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80036da:	bf00      	nop
 80036dc:	080036ed 	.word	0x080036ed
 80036e0:	080036f9 	.word	0x080036f9
 80036e4:	080036ff 	.word	0x080036ff
 80036e8:	080036f3 	.word	0x080036f3
 80036ec:	2301      	movs	r3, #1
 80036ee:	77fb      	strb	r3, [r7, #31]
 80036f0:	e0b5      	b.n	800385e <UART_SetConfig+0x212>
 80036f2:	2302      	movs	r3, #2
 80036f4:	77fb      	strb	r3, [r7, #31]
 80036f6:	e0b2      	b.n	800385e <UART_SetConfig+0x212>
 80036f8:	2304      	movs	r3, #4
 80036fa:	77fb      	strb	r3, [r7, #31]
 80036fc:	e0af      	b.n	800385e <UART_SetConfig+0x212>
 80036fe:	2308      	movs	r3, #8
 8003700:	77fb      	strb	r3, [r7, #31]
 8003702:	e0ac      	b.n	800385e <UART_SetConfig+0x212>
 8003704:	2310      	movs	r3, #16
 8003706:	77fb      	strb	r3, [r7, #31]
 8003708:	e0a9      	b.n	800385e <UART_SetConfig+0x212>
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	4a88      	ldr	r2, [pc, #544]	; (8003930 <UART_SetConfig+0x2e4>)
 8003710:	4293      	cmp	r3, r2
 8003712:	d124      	bne.n	800375e <UART_SetConfig+0x112>
 8003714:	4b85      	ldr	r3, [pc, #532]	; (800392c <UART_SetConfig+0x2e0>)
 8003716:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003718:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800371c:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8003720:	d011      	beq.n	8003746 <UART_SetConfig+0xfa>
 8003722:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8003726:	d817      	bhi.n	8003758 <UART_SetConfig+0x10c>
 8003728:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800372c:	d011      	beq.n	8003752 <UART_SetConfig+0x106>
 800372e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003732:	d811      	bhi.n	8003758 <UART_SetConfig+0x10c>
 8003734:	2b00      	cmp	r3, #0
 8003736:	d003      	beq.n	8003740 <UART_SetConfig+0xf4>
 8003738:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800373c:	d006      	beq.n	800374c <UART_SetConfig+0x100>
 800373e:	e00b      	b.n	8003758 <UART_SetConfig+0x10c>
 8003740:	2300      	movs	r3, #0
 8003742:	77fb      	strb	r3, [r7, #31]
 8003744:	e08b      	b.n	800385e <UART_SetConfig+0x212>
 8003746:	2302      	movs	r3, #2
 8003748:	77fb      	strb	r3, [r7, #31]
 800374a:	e088      	b.n	800385e <UART_SetConfig+0x212>
 800374c:	2304      	movs	r3, #4
 800374e:	77fb      	strb	r3, [r7, #31]
 8003750:	e085      	b.n	800385e <UART_SetConfig+0x212>
 8003752:	2308      	movs	r3, #8
 8003754:	77fb      	strb	r3, [r7, #31]
 8003756:	e082      	b.n	800385e <UART_SetConfig+0x212>
 8003758:	2310      	movs	r3, #16
 800375a:	77fb      	strb	r3, [r7, #31]
 800375c:	e07f      	b.n	800385e <UART_SetConfig+0x212>
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	4a74      	ldr	r2, [pc, #464]	; (8003934 <UART_SetConfig+0x2e8>)
 8003764:	4293      	cmp	r3, r2
 8003766:	d124      	bne.n	80037b2 <UART_SetConfig+0x166>
 8003768:	4b70      	ldr	r3, [pc, #448]	; (800392c <UART_SetConfig+0x2e0>)
 800376a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800376c:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 8003770:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8003774:	d011      	beq.n	800379a <UART_SetConfig+0x14e>
 8003776:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 800377a:	d817      	bhi.n	80037ac <UART_SetConfig+0x160>
 800377c:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8003780:	d011      	beq.n	80037a6 <UART_SetConfig+0x15a>
 8003782:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8003786:	d811      	bhi.n	80037ac <UART_SetConfig+0x160>
 8003788:	2b00      	cmp	r3, #0
 800378a:	d003      	beq.n	8003794 <UART_SetConfig+0x148>
 800378c:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8003790:	d006      	beq.n	80037a0 <UART_SetConfig+0x154>
 8003792:	e00b      	b.n	80037ac <UART_SetConfig+0x160>
 8003794:	2300      	movs	r3, #0
 8003796:	77fb      	strb	r3, [r7, #31]
 8003798:	e061      	b.n	800385e <UART_SetConfig+0x212>
 800379a:	2302      	movs	r3, #2
 800379c:	77fb      	strb	r3, [r7, #31]
 800379e:	e05e      	b.n	800385e <UART_SetConfig+0x212>
 80037a0:	2304      	movs	r3, #4
 80037a2:	77fb      	strb	r3, [r7, #31]
 80037a4:	e05b      	b.n	800385e <UART_SetConfig+0x212>
 80037a6:	2308      	movs	r3, #8
 80037a8:	77fb      	strb	r3, [r7, #31]
 80037aa:	e058      	b.n	800385e <UART_SetConfig+0x212>
 80037ac:	2310      	movs	r3, #16
 80037ae:	77fb      	strb	r3, [r7, #31]
 80037b0:	e055      	b.n	800385e <UART_SetConfig+0x212>
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	4a60      	ldr	r2, [pc, #384]	; (8003938 <UART_SetConfig+0x2ec>)
 80037b8:	4293      	cmp	r3, r2
 80037ba:	d124      	bne.n	8003806 <UART_SetConfig+0x1ba>
 80037bc:	4b5b      	ldr	r3, [pc, #364]	; (800392c <UART_SetConfig+0x2e0>)
 80037be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037c0:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 80037c4:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80037c8:	d011      	beq.n	80037ee <UART_SetConfig+0x1a2>
 80037ca:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80037ce:	d817      	bhi.n	8003800 <UART_SetConfig+0x1b4>
 80037d0:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80037d4:	d011      	beq.n	80037fa <UART_SetConfig+0x1ae>
 80037d6:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80037da:	d811      	bhi.n	8003800 <UART_SetConfig+0x1b4>
 80037dc:	2b00      	cmp	r3, #0
 80037de:	d003      	beq.n	80037e8 <UART_SetConfig+0x19c>
 80037e0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80037e4:	d006      	beq.n	80037f4 <UART_SetConfig+0x1a8>
 80037e6:	e00b      	b.n	8003800 <UART_SetConfig+0x1b4>
 80037e8:	2300      	movs	r3, #0
 80037ea:	77fb      	strb	r3, [r7, #31]
 80037ec:	e037      	b.n	800385e <UART_SetConfig+0x212>
 80037ee:	2302      	movs	r3, #2
 80037f0:	77fb      	strb	r3, [r7, #31]
 80037f2:	e034      	b.n	800385e <UART_SetConfig+0x212>
 80037f4:	2304      	movs	r3, #4
 80037f6:	77fb      	strb	r3, [r7, #31]
 80037f8:	e031      	b.n	800385e <UART_SetConfig+0x212>
 80037fa:	2308      	movs	r3, #8
 80037fc:	77fb      	strb	r3, [r7, #31]
 80037fe:	e02e      	b.n	800385e <UART_SetConfig+0x212>
 8003800:	2310      	movs	r3, #16
 8003802:	77fb      	strb	r3, [r7, #31]
 8003804:	e02b      	b.n	800385e <UART_SetConfig+0x212>
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	4a4c      	ldr	r2, [pc, #304]	; (800393c <UART_SetConfig+0x2f0>)
 800380c:	4293      	cmp	r3, r2
 800380e:	d124      	bne.n	800385a <UART_SetConfig+0x20e>
 8003810:	4b46      	ldr	r3, [pc, #280]	; (800392c <UART_SetConfig+0x2e0>)
 8003812:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003814:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 8003818:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800381c:	d011      	beq.n	8003842 <UART_SetConfig+0x1f6>
 800381e:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8003822:	d817      	bhi.n	8003854 <UART_SetConfig+0x208>
 8003824:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8003828:	d011      	beq.n	800384e <UART_SetConfig+0x202>
 800382a:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800382e:	d811      	bhi.n	8003854 <UART_SetConfig+0x208>
 8003830:	2b00      	cmp	r3, #0
 8003832:	d003      	beq.n	800383c <UART_SetConfig+0x1f0>
 8003834:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003838:	d006      	beq.n	8003848 <UART_SetConfig+0x1fc>
 800383a:	e00b      	b.n	8003854 <UART_SetConfig+0x208>
 800383c:	2300      	movs	r3, #0
 800383e:	77fb      	strb	r3, [r7, #31]
 8003840:	e00d      	b.n	800385e <UART_SetConfig+0x212>
 8003842:	2302      	movs	r3, #2
 8003844:	77fb      	strb	r3, [r7, #31]
 8003846:	e00a      	b.n	800385e <UART_SetConfig+0x212>
 8003848:	2304      	movs	r3, #4
 800384a:	77fb      	strb	r3, [r7, #31]
 800384c:	e007      	b.n	800385e <UART_SetConfig+0x212>
 800384e:	2308      	movs	r3, #8
 8003850:	77fb      	strb	r3, [r7, #31]
 8003852:	e004      	b.n	800385e <UART_SetConfig+0x212>
 8003854:	2310      	movs	r3, #16
 8003856:	77fb      	strb	r3, [r7, #31]
 8003858:	e001      	b.n	800385e <UART_SetConfig+0x212>
 800385a:	2310      	movs	r3, #16
 800385c:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	69db      	ldr	r3, [r3, #28]
 8003862:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003866:	d16d      	bne.n	8003944 <UART_SetConfig+0x2f8>
  {
    switch (clocksource)
 8003868:	7ffb      	ldrb	r3, [r7, #31]
 800386a:	2b08      	cmp	r3, #8
 800386c:	d827      	bhi.n	80038be <UART_SetConfig+0x272>
 800386e:	a201      	add	r2, pc, #4	; (adr r2, 8003874 <UART_SetConfig+0x228>)
 8003870:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003874:	08003899 	.word	0x08003899
 8003878:	080038a1 	.word	0x080038a1
 800387c:	080038a9 	.word	0x080038a9
 8003880:	080038bf 	.word	0x080038bf
 8003884:	080038af 	.word	0x080038af
 8003888:	080038bf 	.word	0x080038bf
 800388c:	080038bf 	.word	0x080038bf
 8003890:	080038bf 	.word	0x080038bf
 8003894:	080038b7 	.word	0x080038b7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003898:	f7fe fee4 	bl	8002664 <HAL_RCC_GetPCLK1Freq>
 800389c:	61b8      	str	r0, [r7, #24]
        break;
 800389e:	e013      	b.n	80038c8 <UART_SetConfig+0x27c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80038a0:	f7fe ff02 	bl	80026a8 <HAL_RCC_GetPCLK2Freq>
 80038a4:	61b8      	str	r0, [r7, #24]
        break;
 80038a6:	e00f      	b.n	80038c8 <UART_SetConfig+0x27c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80038a8:	4b25      	ldr	r3, [pc, #148]	; (8003940 <UART_SetConfig+0x2f4>)
 80038aa:	61bb      	str	r3, [r7, #24]
        break;
 80038ac:	e00c      	b.n	80038c8 <UART_SetConfig+0x27c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80038ae:	f7fe fe63 	bl	8002578 <HAL_RCC_GetSysClockFreq>
 80038b2:	61b8      	str	r0, [r7, #24]
        break;
 80038b4:	e008      	b.n	80038c8 <UART_SetConfig+0x27c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80038b6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80038ba:	61bb      	str	r3, [r7, #24]
        break;
 80038bc:	e004      	b.n	80038c8 <UART_SetConfig+0x27c>
      default:
        pclk = 0U;
 80038be:	2300      	movs	r3, #0
 80038c0:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80038c2:	2301      	movs	r3, #1
 80038c4:	77bb      	strb	r3, [r7, #30]
        break;
 80038c6:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80038c8:	69bb      	ldr	r3, [r7, #24]
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	f000 8086 	beq.w	80039dc <UART_SetConfig+0x390>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80038d0:	69bb      	ldr	r3, [r7, #24]
 80038d2:	005a      	lsls	r2, r3, #1
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	685b      	ldr	r3, [r3, #4]
 80038d8:	085b      	lsrs	r3, r3, #1
 80038da:	441a      	add	r2, r3
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	685b      	ldr	r3, [r3, #4]
 80038e0:	fbb2 f3f3 	udiv	r3, r2, r3
 80038e4:	b29b      	uxth	r3, r3
 80038e6:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80038e8:	693b      	ldr	r3, [r7, #16]
 80038ea:	2b0f      	cmp	r3, #15
 80038ec:	d916      	bls.n	800391c <UART_SetConfig+0x2d0>
 80038ee:	693b      	ldr	r3, [r7, #16]
 80038f0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80038f4:	d212      	bcs.n	800391c <UART_SetConfig+0x2d0>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80038f6:	693b      	ldr	r3, [r7, #16]
 80038f8:	b29b      	uxth	r3, r3
 80038fa:	f023 030f 	bic.w	r3, r3, #15
 80038fe:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003900:	693b      	ldr	r3, [r7, #16]
 8003902:	085b      	lsrs	r3, r3, #1
 8003904:	b29b      	uxth	r3, r3
 8003906:	f003 0307 	and.w	r3, r3, #7
 800390a:	b29a      	uxth	r2, r3
 800390c:	89fb      	ldrh	r3, [r7, #14]
 800390e:	4313      	orrs	r3, r2
 8003910:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	89fa      	ldrh	r2, [r7, #14]
 8003918:	60da      	str	r2, [r3, #12]
 800391a:	e05f      	b.n	80039dc <UART_SetConfig+0x390>
      }
      else
      {
        ret = HAL_ERROR;
 800391c:	2301      	movs	r3, #1
 800391e:	77bb      	strb	r3, [r7, #30]
 8003920:	e05c      	b.n	80039dc <UART_SetConfig+0x390>
 8003922:	bf00      	nop
 8003924:	efff69f3 	.word	0xefff69f3
 8003928:	40013800 	.word	0x40013800
 800392c:	40021000 	.word	0x40021000
 8003930:	40004400 	.word	0x40004400
 8003934:	40004800 	.word	0x40004800
 8003938:	40004c00 	.word	0x40004c00
 800393c:	40005000 	.word	0x40005000
 8003940:	007a1200 	.word	0x007a1200
      }
    }
  }
  else
  {
    switch (clocksource)
 8003944:	7ffb      	ldrb	r3, [r7, #31]
 8003946:	2b08      	cmp	r3, #8
 8003948:	d827      	bhi.n	800399a <UART_SetConfig+0x34e>
 800394a:	a201      	add	r2, pc, #4	; (adr r2, 8003950 <UART_SetConfig+0x304>)
 800394c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003950:	08003975 	.word	0x08003975
 8003954:	0800397d 	.word	0x0800397d
 8003958:	08003985 	.word	0x08003985
 800395c:	0800399b 	.word	0x0800399b
 8003960:	0800398b 	.word	0x0800398b
 8003964:	0800399b 	.word	0x0800399b
 8003968:	0800399b 	.word	0x0800399b
 800396c:	0800399b 	.word	0x0800399b
 8003970:	08003993 	.word	0x08003993
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003974:	f7fe fe76 	bl	8002664 <HAL_RCC_GetPCLK1Freq>
 8003978:	61b8      	str	r0, [r7, #24]
        break;
 800397a:	e013      	b.n	80039a4 <UART_SetConfig+0x358>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800397c:	f7fe fe94 	bl	80026a8 <HAL_RCC_GetPCLK2Freq>
 8003980:	61b8      	str	r0, [r7, #24]
        break;
 8003982:	e00f      	b.n	80039a4 <UART_SetConfig+0x358>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003984:	4b1b      	ldr	r3, [pc, #108]	; (80039f4 <UART_SetConfig+0x3a8>)
 8003986:	61bb      	str	r3, [r7, #24]
        break;
 8003988:	e00c      	b.n	80039a4 <UART_SetConfig+0x358>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800398a:	f7fe fdf5 	bl	8002578 <HAL_RCC_GetSysClockFreq>
 800398e:	61b8      	str	r0, [r7, #24]
        break;
 8003990:	e008      	b.n	80039a4 <UART_SetConfig+0x358>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003992:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003996:	61bb      	str	r3, [r7, #24]
        break;
 8003998:	e004      	b.n	80039a4 <UART_SetConfig+0x358>
      default:
        pclk = 0U;
 800399a:	2300      	movs	r3, #0
 800399c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800399e:	2301      	movs	r3, #1
 80039a0:	77bb      	strb	r3, [r7, #30]
        break;
 80039a2:	bf00      	nop
    }

    if (pclk != 0U)
 80039a4:	69bb      	ldr	r3, [r7, #24]
 80039a6:	2b00      	cmp	r3, #0
 80039a8:	d018      	beq.n	80039dc <UART_SetConfig+0x390>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	685b      	ldr	r3, [r3, #4]
 80039ae:	085a      	lsrs	r2, r3, #1
 80039b0:	69bb      	ldr	r3, [r7, #24]
 80039b2:	441a      	add	r2, r3
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	685b      	ldr	r3, [r3, #4]
 80039b8:	fbb2 f3f3 	udiv	r3, r2, r3
 80039bc:	b29b      	uxth	r3, r3
 80039be:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80039c0:	693b      	ldr	r3, [r7, #16]
 80039c2:	2b0f      	cmp	r3, #15
 80039c4:	d908      	bls.n	80039d8 <UART_SetConfig+0x38c>
 80039c6:	693b      	ldr	r3, [r7, #16]
 80039c8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80039cc:	d204      	bcs.n	80039d8 <UART_SetConfig+0x38c>
      {
        huart->Instance->BRR = usartdiv;
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	693a      	ldr	r2, [r7, #16]
 80039d4:	60da      	str	r2, [r3, #12]
 80039d6:	e001      	b.n	80039dc <UART_SetConfig+0x390>
      }
      else
      {
        ret = HAL_ERROR;
 80039d8:	2301      	movs	r3, #1
 80039da:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	2200      	movs	r2, #0
 80039e0:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	2200      	movs	r2, #0
 80039e6:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 80039e8:	7fbb      	ldrb	r3, [r7, #30]
}
 80039ea:	4618      	mov	r0, r3
 80039ec:	3720      	adds	r7, #32
 80039ee:	46bd      	mov	sp, r7
 80039f0:	bd80      	pop	{r7, pc}
 80039f2:	bf00      	nop
 80039f4:	007a1200 	.word	0x007a1200

080039f8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80039f8:	b480      	push	{r7}
 80039fa:	b083      	sub	sp, #12
 80039fc:	af00      	add	r7, sp, #0
 80039fe:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a04:	f003 0301 	and.w	r3, r3, #1
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	d00a      	beq.n	8003a22 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	685b      	ldr	r3, [r3, #4]
 8003a12:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	430a      	orrs	r2, r1
 8003a20:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a26:	f003 0302 	and.w	r3, r3, #2
 8003a2a:	2b00      	cmp	r3, #0
 8003a2c:	d00a      	beq.n	8003a44 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	685b      	ldr	r3, [r3, #4]
 8003a34:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	430a      	orrs	r2, r1
 8003a42:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a48:	f003 0304 	and.w	r3, r3, #4
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	d00a      	beq.n	8003a66 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	685b      	ldr	r3, [r3, #4]
 8003a56:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	430a      	orrs	r2, r1
 8003a64:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a6a:	f003 0308 	and.w	r3, r3, #8
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	d00a      	beq.n	8003a88 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	685b      	ldr	r3, [r3, #4]
 8003a78:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	430a      	orrs	r2, r1
 8003a86:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a8c:	f003 0310 	and.w	r3, r3, #16
 8003a90:	2b00      	cmp	r3, #0
 8003a92:	d00a      	beq.n	8003aaa <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	689b      	ldr	r3, [r3, #8]
 8003a9a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	430a      	orrs	r2, r1
 8003aa8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003aae:	f003 0320 	and.w	r3, r3, #32
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	d00a      	beq.n	8003acc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	689b      	ldr	r3, [r3, #8]
 8003abc:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	430a      	orrs	r2, r1
 8003aca:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ad0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003ad4:	2b00      	cmp	r3, #0
 8003ad6:	d01a      	beq.n	8003b0e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	685b      	ldr	r3, [r3, #4]
 8003ade:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	430a      	orrs	r2, r1
 8003aec:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003af2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003af6:	d10a      	bne.n	8003b0e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	685b      	ldr	r3, [r3, #4]
 8003afe:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	430a      	orrs	r2, r1
 8003b0c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b12:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	d00a      	beq.n	8003b30 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	685b      	ldr	r3, [r3, #4]
 8003b20:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	430a      	orrs	r2, r1
 8003b2e:	605a      	str	r2, [r3, #4]
  }
}
 8003b30:	bf00      	nop
 8003b32:	370c      	adds	r7, #12
 8003b34:	46bd      	mov	sp, r7
 8003b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b3a:	4770      	bx	lr

08003b3c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003b3c:	b580      	push	{r7, lr}
 8003b3e:	b086      	sub	sp, #24
 8003b40:	af02      	add	r7, sp, #8
 8003b42:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	2200      	movs	r2, #0
 8003b48:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003b4c:	f7fd f94c 	bl	8000de8 <HAL_GetTick>
 8003b50:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	f003 0308 	and.w	r3, r3, #8
 8003b5c:	2b08      	cmp	r3, #8
 8003b5e:	d10e      	bne.n	8003b7e <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003b60:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003b64:	9300      	str	r3, [sp, #0]
 8003b66:	68fb      	ldr	r3, [r7, #12]
 8003b68:	2200      	movs	r2, #0
 8003b6a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8003b6e:	6878      	ldr	r0, [r7, #4]
 8003b70:	f000 f82d 	bl	8003bce <UART_WaitOnFlagUntilTimeout>
 8003b74:	4603      	mov	r3, r0
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	d001      	beq.n	8003b7e <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003b7a:	2303      	movs	r3, #3
 8003b7c:	e023      	b.n	8003bc6 <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	f003 0304 	and.w	r3, r3, #4
 8003b88:	2b04      	cmp	r3, #4
 8003b8a:	d10e      	bne.n	8003baa <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003b8c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003b90:	9300      	str	r3, [sp, #0]
 8003b92:	68fb      	ldr	r3, [r7, #12]
 8003b94:	2200      	movs	r2, #0
 8003b96:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8003b9a:	6878      	ldr	r0, [r7, #4]
 8003b9c:	f000 f817 	bl	8003bce <UART_WaitOnFlagUntilTimeout>
 8003ba0:	4603      	mov	r3, r0
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	d001      	beq.n	8003baa <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003ba6:	2303      	movs	r3, #3
 8003ba8:	e00d      	b.n	8003bc6 <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	2220      	movs	r2, #32
 8003bae:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	2220      	movs	r2, #32
 8003bb4:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	2200      	movs	r2, #0
 8003bba:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	2200      	movs	r2, #0
 8003bc0:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8003bc4:	2300      	movs	r3, #0
}
 8003bc6:	4618      	mov	r0, r3
 8003bc8:	3710      	adds	r7, #16
 8003bca:	46bd      	mov	sp, r7
 8003bcc:	bd80      	pop	{r7, pc}

08003bce <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003bce:	b580      	push	{r7, lr}
 8003bd0:	b084      	sub	sp, #16
 8003bd2:	af00      	add	r7, sp, #0
 8003bd4:	60f8      	str	r0, [r7, #12]
 8003bd6:	60b9      	str	r1, [r7, #8]
 8003bd8:	603b      	str	r3, [r7, #0]
 8003bda:	4613      	mov	r3, r2
 8003bdc:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003bde:	e05e      	b.n	8003c9e <UART_WaitOnFlagUntilTimeout+0xd0>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003be0:	69bb      	ldr	r3, [r7, #24]
 8003be2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003be6:	d05a      	beq.n	8003c9e <UART_WaitOnFlagUntilTimeout+0xd0>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003be8:	f7fd f8fe 	bl	8000de8 <HAL_GetTick>
 8003bec:	4602      	mov	r2, r0
 8003bee:	683b      	ldr	r3, [r7, #0]
 8003bf0:	1ad3      	subs	r3, r2, r3
 8003bf2:	69ba      	ldr	r2, [r7, #24]
 8003bf4:	429a      	cmp	r2, r3
 8003bf6:	d302      	bcc.n	8003bfe <UART_WaitOnFlagUntilTimeout+0x30>
 8003bf8:	69bb      	ldr	r3, [r7, #24]
 8003bfa:	2b00      	cmp	r3, #0
 8003bfc:	d11b      	bne.n	8003c36 <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003bfe:	68fb      	ldr	r3, [r7, #12]
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	681a      	ldr	r2, [r3, #0]
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8003c0c:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	689a      	ldr	r2, [r3, #8]
 8003c14:	68fb      	ldr	r3, [r7, #12]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	f022 0201 	bic.w	r2, r2, #1
 8003c1c:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8003c1e:	68fb      	ldr	r3, [r7, #12]
 8003c20:	2220      	movs	r2, #32
 8003c22:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	2220      	movs	r2, #32
 8003c28:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8003c2a:	68fb      	ldr	r3, [r7, #12]
 8003c2c:	2200      	movs	r2, #0
 8003c2e:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 8003c32:	2303      	movs	r3, #3
 8003c34:	e043      	b.n	8003cbe <UART_WaitOnFlagUntilTimeout+0xf0>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	f003 0304 	and.w	r3, r3, #4
 8003c40:	2b00      	cmp	r3, #0
 8003c42:	d02c      	beq.n	8003c9e <UART_WaitOnFlagUntilTimeout+0xd0>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	69db      	ldr	r3, [r3, #28]
 8003c4a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003c4e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003c52:	d124      	bne.n	8003c9e <UART_WaitOnFlagUntilTimeout+0xd0>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003c54:	68fb      	ldr	r3, [r7, #12]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003c5c:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003c5e:	68fb      	ldr	r3, [r7, #12]
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	681a      	ldr	r2, [r3, #0]
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8003c6c:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	689a      	ldr	r2, [r3, #8]
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	f022 0201 	bic.w	r2, r2, #1
 8003c7c:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8003c7e:	68fb      	ldr	r3, [r7, #12]
 8003c80:	2220      	movs	r2, #32
 8003c82:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8003c84:	68fb      	ldr	r3, [r7, #12]
 8003c86:	2220      	movs	r2, #32
 8003c88:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003c8a:	68fb      	ldr	r3, [r7, #12]
 8003c8c:	2220      	movs	r2, #32
 8003c8e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003c92:	68fb      	ldr	r3, [r7, #12]
 8003c94:	2200      	movs	r2, #0
 8003c96:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8003c9a:	2303      	movs	r3, #3
 8003c9c:	e00f      	b.n	8003cbe <UART_WaitOnFlagUntilTimeout+0xf0>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	69da      	ldr	r2, [r3, #28]
 8003ca4:	68bb      	ldr	r3, [r7, #8]
 8003ca6:	4013      	ands	r3, r2
 8003ca8:	68ba      	ldr	r2, [r7, #8]
 8003caa:	429a      	cmp	r2, r3
 8003cac:	bf0c      	ite	eq
 8003cae:	2301      	moveq	r3, #1
 8003cb0:	2300      	movne	r3, #0
 8003cb2:	b2db      	uxtb	r3, r3
 8003cb4:	461a      	mov	r2, r3
 8003cb6:	79fb      	ldrb	r3, [r7, #7]
 8003cb8:	429a      	cmp	r2, r3
 8003cba:	d091      	beq.n	8003be0 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003cbc:	2300      	movs	r3, #0
}
 8003cbe:	4618      	mov	r0, r3
 8003cc0:	3710      	adds	r7, #16
 8003cc2:	46bd      	mov	sp, r7
 8003cc4:	bd80      	pop	{r7, pc}
	...

08003cc8 <__errno>:
 8003cc8:	4b01      	ldr	r3, [pc, #4]	; (8003cd0 <__errno+0x8>)
 8003cca:	6818      	ldr	r0, [r3, #0]
 8003ccc:	4770      	bx	lr
 8003cce:	bf00      	nop
 8003cd0:	2000000c 	.word	0x2000000c

08003cd4 <__libc_init_array>:
 8003cd4:	b570      	push	{r4, r5, r6, lr}
 8003cd6:	4d0d      	ldr	r5, [pc, #52]	; (8003d0c <__libc_init_array+0x38>)
 8003cd8:	4c0d      	ldr	r4, [pc, #52]	; (8003d10 <__libc_init_array+0x3c>)
 8003cda:	1b64      	subs	r4, r4, r5
 8003cdc:	10a4      	asrs	r4, r4, #2
 8003cde:	2600      	movs	r6, #0
 8003ce0:	42a6      	cmp	r6, r4
 8003ce2:	d109      	bne.n	8003cf8 <__libc_init_array+0x24>
 8003ce4:	4d0b      	ldr	r5, [pc, #44]	; (8003d14 <__libc_init_array+0x40>)
 8003ce6:	4c0c      	ldr	r4, [pc, #48]	; (8003d18 <__libc_init_array+0x44>)
 8003ce8:	f000 fc4e 	bl	8004588 <_init>
 8003cec:	1b64      	subs	r4, r4, r5
 8003cee:	10a4      	asrs	r4, r4, #2
 8003cf0:	2600      	movs	r6, #0
 8003cf2:	42a6      	cmp	r6, r4
 8003cf4:	d105      	bne.n	8003d02 <__libc_init_array+0x2e>
 8003cf6:	bd70      	pop	{r4, r5, r6, pc}
 8003cf8:	f855 3b04 	ldr.w	r3, [r5], #4
 8003cfc:	4798      	blx	r3
 8003cfe:	3601      	adds	r6, #1
 8003d00:	e7ee      	b.n	8003ce0 <__libc_init_array+0xc>
 8003d02:	f855 3b04 	ldr.w	r3, [r5], #4
 8003d06:	4798      	blx	r3
 8003d08:	3601      	adds	r6, #1
 8003d0a:	e7f2      	b.n	8003cf2 <__libc_init_array+0x1e>
 8003d0c:	080047bc 	.word	0x080047bc
 8003d10:	080047bc 	.word	0x080047bc
 8003d14:	080047bc 	.word	0x080047bc
 8003d18:	080047c0 	.word	0x080047c0

08003d1c <memset>:
 8003d1c:	4402      	add	r2, r0
 8003d1e:	4603      	mov	r3, r0
 8003d20:	4293      	cmp	r3, r2
 8003d22:	d100      	bne.n	8003d26 <memset+0xa>
 8003d24:	4770      	bx	lr
 8003d26:	f803 1b01 	strb.w	r1, [r3], #1
 8003d2a:	e7f9      	b.n	8003d20 <memset+0x4>

08003d2c <siprintf>:
 8003d2c:	b40e      	push	{r1, r2, r3}
 8003d2e:	b500      	push	{lr}
 8003d30:	b09c      	sub	sp, #112	; 0x70
 8003d32:	ab1d      	add	r3, sp, #116	; 0x74
 8003d34:	9002      	str	r0, [sp, #8]
 8003d36:	9006      	str	r0, [sp, #24]
 8003d38:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8003d3c:	4809      	ldr	r0, [pc, #36]	; (8003d64 <siprintf+0x38>)
 8003d3e:	9107      	str	r1, [sp, #28]
 8003d40:	9104      	str	r1, [sp, #16]
 8003d42:	4909      	ldr	r1, [pc, #36]	; (8003d68 <siprintf+0x3c>)
 8003d44:	f853 2b04 	ldr.w	r2, [r3], #4
 8003d48:	9105      	str	r1, [sp, #20]
 8003d4a:	6800      	ldr	r0, [r0, #0]
 8003d4c:	9301      	str	r3, [sp, #4]
 8003d4e:	a902      	add	r1, sp, #8
 8003d50:	f000 f868 	bl	8003e24 <_svfiprintf_r>
 8003d54:	9b02      	ldr	r3, [sp, #8]
 8003d56:	2200      	movs	r2, #0
 8003d58:	701a      	strb	r2, [r3, #0]
 8003d5a:	b01c      	add	sp, #112	; 0x70
 8003d5c:	f85d eb04 	ldr.w	lr, [sp], #4
 8003d60:	b003      	add	sp, #12
 8003d62:	4770      	bx	lr
 8003d64:	2000000c 	.word	0x2000000c
 8003d68:	ffff0208 	.word	0xffff0208

08003d6c <__ssputs_r>:
 8003d6c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003d70:	688e      	ldr	r6, [r1, #8]
 8003d72:	429e      	cmp	r6, r3
 8003d74:	4682      	mov	sl, r0
 8003d76:	460c      	mov	r4, r1
 8003d78:	4690      	mov	r8, r2
 8003d7a:	461f      	mov	r7, r3
 8003d7c:	d838      	bhi.n	8003df0 <__ssputs_r+0x84>
 8003d7e:	898a      	ldrh	r2, [r1, #12]
 8003d80:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8003d84:	d032      	beq.n	8003dec <__ssputs_r+0x80>
 8003d86:	6825      	ldr	r5, [r4, #0]
 8003d88:	6909      	ldr	r1, [r1, #16]
 8003d8a:	eba5 0901 	sub.w	r9, r5, r1
 8003d8e:	6965      	ldr	r5, [r4, #20]
 8003d90:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8003d94:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8003d98:	3301      	adds	r3, #1
 8003d9a:	444b      	add	r3, r9
 8003d9c:	106d      	asrs	r5, r5, #1
 8003d9e:	429d      	cmp	r5, r3
 8003da0:	bf38      	it	cc
 8003da2:	461d      	movcc	r5, r3
 8003da4:	0553      	lsls	r3, r2, #21
 8003da6:	d531      	bpl.n	8003e0c <__ssputs_r+0xa0>
 8003da8:	4629      	mov	r1, r5
 8003daa:	f000 fb47 	bl	800443c <_malloc_r>
 8003dae:	4606      	mov	r6, r0
 8003db0:	b950      	cbnz	r0, 8003dc8 <__ssputs_r+0x5c>
 8003db2:	230c      	movs	r3, #12
 8003db4:	f8ca 3000 	str.w	r3, [sl]
 8003db8:	89a3      	ldrh	r3, [r4, #12]
 8003dba:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003dbe:	81a3      	strh	r3, [r4, #12]
 8003dc0:	f04f 30ff 	mov.w	r0, #4294967295
 8003dc4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003dc8:	6921      	ldr	r1, [r4, #16]
 8003dca:	464a      	mov	r2, r9
 8003dcc:	f000 fabe 	bl	800434c <memcpy>
 8003dd0:	89a3      	ldrh	r3, [r4, #12]
 8003dd2:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8003dd6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003dda:	81a3      	strh	r3, [r4, #12]
 8003ddc:	6126      	str	r6, [r4, #16]
 8003dde:	6165      	str	r5, [r4, #20]
 8003de0:	444e      	add	r6, r9
 8003de2:	eba5 0509 	sub.w	r5, r5, r9
 8003de6:	6026      	str	r6, [r4, #0]
 8003de8:	60a5      	str	r5, [r4, #8]
 8003dea:	463e      	mov	r6, r7
 8003dec:	42be      	cmp	r6, r7
 8003dee:	d900      	bls.n	8003df2 <__ssputs_r+0x86>
 8003df0:	463e      	mov	r6, r7
 8003df2:	4632      	mov	r2, r6
 8003df4:	6820      	ldr	r0, [r4, #0]
 8003df6:	4641      	mov	r1, r8
 8003df8:	f000 fab6 	bl	8004368 <memmove>
 8003dfc:	68a3      	ldr	r3, [r4, #8]
 8003dfe:	6822      	ldr	r2, [r4, #0]
 8003e00:	1b9b      	subs	r3, r3, r6
 8003e02:	4432      	add	r2, r6
 8003e04:	60a3      	str	r3, [r4, #8]
 8003e06:	6022      	str	r2, [r4, #0]
 8003e08:	2000      	movs	r0, #0
 8003e0a:	e7db      	b.n	8003dc4 <__ssputs_r+0x58>
 8003e0c:	462a      	mov	r2, r5
 8003e0e:	f000 fb6f 	bl	80044f0 <_realloc_r>
 8003e12:	4606      	mov	r6, r0
 8003e14:	2800      	cmp	r0, #0
 8003e16:	d1e1      	bne.n	8003ddc <__ssputs_r+0x70>
 8003e18:	6921      	ldr	r1, [r4, #16]
 8003e1a:	4650      	mov	r0, sl
 8003e1c:	f000 fabe 	bl	800439c <_free_r>
 8003e20:	e7c7      	b.n	8003db2 <__ssputs_r+0x46>
	...

08003e24 <_svfiprintf_r>:
 8003e24:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003e28:	4698      	mov	r8, r3
 8003e2a:	898b      	ldrh	r3, [r1, #12]
 8003e2c:	061b      	lsls	r3, r3, #24
 8003e2e:	b09d      	sub	sp, #116	; 0x74
 8003e30:	4607      	mov	r7, r0
 8003e32:	460d      	mov	r5, r1
 8003e34:	4614      	mov	r4, r2
 8003e36:	d50e      	bpl.n	8003e56 <_svfiprintf_r+0x32>
 8003e38:	690b      	ldr	r3, [r1, #16]
 8003e3a:	b963      	cbnz	r3, 8003e56 <_svfiprintf_r+0x32>
 8003e3c:	2140      	movs	r1, #64	; 0x40
 8003e3e:	f000 fafd 	bl	800443c <_malloc_r>
 8003e42:	6028      	str	r0, [r5, #0]
 8003e44:	6128      	str	r0, [r5, #16]
 8003e46:	b920      	cbnz	r0, 8003e52 <_svfiprintf_r+0x2e>
 8003e48:	230c      	movs	r3, #12
 8003e4a:	603b      	str	r3, [r7, #0]
 8003e4c:	f04f 30ff 	mov.w	r0, #4294967295
 8003e50:	e0d1      	b.n	8003ff6 <_svfiprintf_r+0x1d2>
 8003e52:	2340      	movs	r3, #64	; 0x40
 8003e54:	616b      	str	r3, [r5, #20]
 8003e56:	2300      	movs	r3, #0
 8003e58:	9309      	str	r3, [sp, #36]	; 0x24
 8003e5a:	2320      	movs	r3, #32
 8003e5c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8003e60:	f8cd 800c 	str.w	r8, [sp, #12]
 8003e64:	2330      	movs	r3, #48	; 0x30
 8003e66:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8004010 <_svfiprintf_r+0x1ec>
 8003e6a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8003e6e:	f04f 0901 	mov.w	r9, #1
 8003e72:	4623      	mov	r3, r4
 8003e74:	469a      	mov	sl, r3
 8003e76:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003e7a:	b10a      	cbz	r2, 8003e80 <_svfiprintf_r+0x5c>
 8003e7c:	2a25      	cmp	r2, #37	; 0x25
 8003e7e:	d1f9      	bne.n	8003e74 <_svfiprintf_r+0x50>
 8003e80:	ebba 0b04 	subs.w	fp, sl, r4
 8003e84:	d00b      	beq.n	8003e9e <_svfiprintf_r+0x7a>
 8003e86:	465b      	mov	r3, fp
 8003e88:	4622      	mov	r2, r4
 8003e8a:	4629      	mov	r1, r5
 8003e8c:	4638      	mov	r0, r7
 8003e8e:	f7ff ff6d 	bl	8003d6c <__ssputs_r>
 8003e92:	3001      	adds	r0, #1
 8003e94:	f000 80aa 	beq.w	8003fec <_svfiprintf_r+0x1c8>
 8003e98:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003e9a:	445a      	add	r2, fp
 8003e9c:	9209      	str	r2, [sp, #36]	; 0x24
 8003e9e:	f89a 3000 	ldrb.w	r3, [sl]
 8003ea2:	2b00      	cmp	r3, #0
 8003ea4:	f000 80a2 	beq.w	8003fec <_svfiprintf_r+0x1c8>
 8003ea8:	2300      	movs	r3, #0
 8003eaa:	f04f 32ff 	mov.w	r2, #4294967295
 8003eae:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003eb2:	f10a 0a01 	add.w	sl, sl, #1
 8003eb6:	9304      	str	r3, [sp, #16]
 8003eb8:	9307      	str	r3, [sp, #28]
 8003eba:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8003ebe:	931a      	str	r3, [sp, #104]	; 0x68
 8003ec0:	4654      	mov	r4, sl
 8003ec2:	2205      	movs	r2, #5
 8003ec4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003ec8:	4851      	ldr	r0, [pc, #324]	; (8004010 <_svfiprintf_r+0x1ec>)
 8003eca:	f7fc f991 	bl	80001f0 <memchr>
 8003ece:	9a04      	ldr	r2, [sp, #16]
 8003ed0:	b9d8      	cbnz	r0, 8003f0a <_svfiprintf_r+0xe6>
 8003ed2:	06d0      	lsls	r0, r2, #27
 8003ed4:	bf44      	itt	mi
 8003ed6:	2320      	movmi	r3, #32
 8003ed8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003edc:	0711      	lsls	r1, r2, #28
 8003ede:	bf44      	itt	mi
 8003ee0:	232b      	movmi	r3, #43	; 0x2b
 8003ee2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003ee6:	f89a 3000 	ldrb.w	r3, [sl]
 8003eea:	2b2a      	cmp	r3, #42	; 0x2a
 8003eec:	d015      	beq.n	8003f1a <_svfiprintf_r+0xf6>
 8003eee:	9a07      	ldr	r2, [sp, #28]
 8003ef0:	4654      	mov	r4, sl
 8003ef2:	2000      	movs	r0, #0
 8003ef4:	f04f 0c0a 	mov.w	ip, #10
 8003ef8:	4621      	mov	r1, r4
 8003efa:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003efe:	3b30      	subs	r3, #48	; 0x30
 8003f00:	2b09      	cmp	r3, #9
 8003f02:	d94e      	bls.n	8003fa2 <_svfiprintf_r+0x17e>
 8003f04:	b1b0      	cbz	r0, 8003f34 <_svfiprintf_r+0x110>
 8003f06:	9207      	str	r2, [sp, #28]
 8003f08:	e014      	b.n	8003f34 <_svfiprintf_r+0x110>
 8003f0a:	eba0 0308 	sub.w	r3, r0, r8
 8003f0e:	fa09 f303 	lsl.w	r3, r9, r3
 8003f12:	4313      	orrs	r3, r2
 8003f14:	9304      	str	r3, [sp, #16]
 8003f16:	46a2      	mov	sl, r4
 8003f18:	e7d2      	b.n	8003ec0 <_svfiprintf_r+0x9c>
 8003f1a:	9b03      	ldr	r3, [sp, #12]
 8003f1c:	1d19      	adds	r1, r3, #4
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	9103      	str	r1, [sp, #12]
 8003f22:	2b00      	cmp	r3, #0
 8003f24:	bfbb      	ittet	lt
 8003f26:	425b      	neglt	r3, r3
 8003f28:	f042 0202 	orrlt.w	r2, r2, #2
 8003f2c:	9307      	strge	r3, [sp, #28]
 8003f2e:	9307      	strlt	r3, [sp, #28]
 8003f30:	bfb8      	it	lt
 8003f32:	9204      	strlt	r2, [sp, #16]
 8003f34:	7823      	ldrb	r3, [r4, #0]
 8003f36:	2b2e      	cmp	r3, #46	; 0x2e
 8003f38:	d10c      	bne.n	8003f54 <_svfiprintf_r+0x130>
 8003f3a:	7863      	ldrb	r3, [r4, #1]
 8003f3c:	2b2a      	cmp	r3, #42	; 0x2a
 8003f3e:	d135      	bne.n	8003fac <_svfiprintf_r+0x188>
 8003f40:	9b03      	ldr	r3, [sp, #12]
 8003f42:	1d1a      	adds	r2, r3, #4
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	9203      	str	r2, [sp, #12]
 8003f48:	2b00      	cmp	r3, #0
 8003f4a:	bfb8      	it	lt
 8003f4c:	f04f 33ff 	movlt.w	r3, #4294967295
 8003f50:	3402      	adds	r4, #2
 8003f52:	9305      	str	r3, [sp, #20]
 8003f54:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8004020 <_svfiprintf_r+0x1fc>
 8003f58:	7821      	ldrb	r1, [r4, #0]
 8003f5a:	2203      	movs	r2, #3
 8003f5c:	4650      	mov	r0, sl
 8003f5e:	f7fc f947 	bl	80001f0 <memchr>
 8003f62:	b140      	cbz	r0, 8003f76 <_svfiprintf_r+0x152>
 8003f64:	2340      	movs	r3, #64	; 0x40
 8003f66:	eba0 000a 	sub.w	r0, r0, sl
 8003f6a:	fa03 f000 	lsl.w	r0, r3, r0
 8003f6e:	9b04      	ldr	r3, [sp, #16]
 8003f70:	4303      	orrs	r3, r0
 8003f72:	3401      	adds	r4, #1
 8003f74:	9304      	str	r3, [sp, #16]
 8003f76:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003f7a:	4826      	ldr	r0, [pc, #152]	; (8004014 <_svfiprintf_r+0x1f0>)
 8003f7c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8003f80:	2206      	movs	r2, #6
 8003f82:	f7fc f935 	bl	80001f0 <memchr>
 8003f86:	2800      	cmp	r0, #0
 8003f88:	d038      	beq.n	8003ffc <_svfiprintf_r+0x1d8>
 8003f8a:	4b23      	ldr	r3, [pc, #140]	; (8004018 <_svfiprintf_r+0x1f4>)
 8003f8c:	bb1b      	cbnz	r3, 8003fd6 <_svfiprintf_r+0x1b2>
 8003f8e:	9b03      	ldr	r3, [sp, #12]
 8003f90:	3307      	adds	r3, #7
 8003f92:	f023 0307 	bic.w	r3, r3, #7
 8003f96:	3308      	adds	r3, #8
 8003f98:	9303      	str	r3, [sp, #12]
 8003f9a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003f9c:	4433      	add	r3, r6
 8003f9e:	9309      	str	r3, [sp, #36]	; 0x24
 8003fa0:	e767      	b.n	8003e72 <_svfiprintf_r+0x4e>
 8003fa2:	fb0c 3202 	mla	r2, ip, r2, r3
 8003fa6:	460c      	mov	r4, r1
 8003fa8:	2001      	movs	r0, #1
 8003faa:	e7a5      	b.n	8003ef8 <_svfiprintf_r+0xd4>
 8003fac:	2300      	movs	r3, #0
 8003fae:	3401      	adds	r4, #1
 8003fb0:	9305      	str	r3, [sp, #20]
 8003fb2:	4619      	mov	r1, r3
 8003fb4:	f04f 0c0a 	mov.w	ip, #10
 8003fb8:	4620      	mov	r0, r4
 8003fba:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003fbe:	3a30      	subs	r2, #48	; 0x30
 8003fc0:	2a09      	cmp	r2, #9
 8003fc2:	d903      	bls.n	8003fcc <_svfiprintf_r+0x1a8>
 8003fc4:	2b00      	cmp	r3, #0
 8003fc6:	d0c5      	beq.n	8003f54 <_svfiprintf_r+0x130>
 8003fc8:	9105      	str	r1, [sp, #20]
 8003fca:	e7c3      	b.n	8003f54 <_svfiprintf_r+0x130>
 8003fcc:	fb0c 2101 	mla	r1, ip, r1, r2
 8003fd0:	4604      	mov	r4, r0
 8003fd2:	2301      	movs	r3, #1
 8003fd4:	e7f0      	b.n	8003fb8 <_svfiprintf_r+0x194>
 8003fd6:	ab03      	add	r3, sp, #12
 8003fd8:	9300      	str	r3, [sp, #0]
 8003fda:	462a      	mov	r2, r5
 8003fdc:	4b0f      	ldr	r3, [pc, #60]	; (800401c <_svfiprintf_r+0x1f8>)
 8003fde:	a904      	add	r1, sp, #16
 8003fe0:	4638      	mov	r0, r7
 8003fe2:	f3af 8000 	nop.w
 8003fe6:	1c42      	adds	r2, r0, #1
 8003fe8:	4606      	mov	r6, r0
 8003fea:	d1d6      	bne.n	8003f9a <_svfiprintf_r+0x176>
 8003fec:	89ab      	ldrh	r3, [r5, #12]
 8003fee:	065b      	lsls	r3, r3, #25
 8003ff0:	f53f af2c 	bmi.w	8003e4c <_svfiprintf_r+0x28>
 8003ff4:	9809      	ldr	r0, [sp, #36]	; 0x24
 8003ff6:	b01d      	add	sp, #116	; 0x74
 8003ff8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003ffc:	ab03      	add	r3, sp, #12
 8003ffe:	9300      	str	r3, [sp, #0]
 8004000:	462a      	mov	r2, r5
 8004002:	4b06      	ldr	r3, [pc, #24]	; (800401c <_svfiprintf_r+0x1f8>)
 8004004:	a904      	add	r1, sp, #16
 8004006:	4638      	mov	r0, r7
 8004008:	f000 f87a 	bl	8004100 <_printf_i>
 800400c:	e7eb      	b.n	8003fe6 <_svfiprintf_r+0x1c2>
 800400e:	bf00      	nop
 8004010:	08004788 	.word	0x08004788
 8004014:	08004792 	.word	0x08004792
 8004018:	00000000 	.word	0x00000000
 800401c:	08003d6d 	.word	0x08003d6d
 8004020:	0800478e 	.word	0x0800478e

08004024 <_printf_common>:
 8004024:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004028:	4616      	mov	r6, r2
 800402a:	4699      	mov	r9, r3
 800402c:	688a      	ldr	r2, [r1, #8]
 800402e:	690b      	ldr	r3, [r1, #16]
 8004030:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004034:	4293      	cmp	r3, r2
 8004036:	bfb8      	it	lt
 8004038:	4613      	movlt	r3, r2
 800403a:	6033      	str	r3, [r6, #0]
 800403c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004040:	4607      	mov	r7, r0
 8004042:	460c      	mov	r4, r1
 8004044:	b10a      	cbz	r2, 800404a <_printf_common+0x26>
 8004046:	3301      	adds	r3, #1
 8004048:	6033      	str	r3, [r6, #0]
 800404a:	6823      	ldr	r3, [r4, #0]
 800404c:	0699      	lsls	r1, r3, #26
 800404e:	bf42      	ittt	mi
 8004050:	6833      	ldrmi	r3, [r6, #0]
 8004052:	3302      	addmi	r3, #2
 8004054:	6033      	strmi	r3, [r6, #0]
 8004056:	6825      	ldr	r5, [r4, #0]
 8004058:	f015 0506 	ands.w	r5, r5, #6
 800405c:	d106      	bne.n	800406c <_printf_common+0x48>
 800405e:	f104 0a19 	add.w	sl, r4, #25
 8004062:	68e3      	ldr	r3, [r4, #12]
 8004064:	6832      	ldr	r2, [r6, #0]
 8004066:	1a9b      	subs	r3, r3, r2
 8004068:	42ab      	cmp	r3, r5
 800406a:	dc26      	bgt.n	80040ba <_printf_common+0x96>
 800406c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8004070:	1e13      	subs	r3, r2, #0
 8004072:	6822      	ldr	r2, [r4, #0]
 8004074:	bf18      	it	ne
 8004076:	2301      	movne	r3, #1
 8004078:	0692      	lsls	r2, r2, #26
 800407a:	d42b      	bmi.n	80040d4 <_printf_common+0xb0>
 800407c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004080:	4649      	mov	r1, r9
 8004082:	4638      	mov	r0, r7
 8004084:	47c0      	blx	r8
 8004086:	3001      	adds	r0, #1
 8004088:	d01e      	beq.n	80040c8 <_printf_common+0xa4>
 800408a:	6823      	ldr	r3, [r4, #0]
 800408c:	68e5      	ldr	r5, [r4, #12]
 800408e:	6832      	ldr	r2, [r6, #0]
 8004090:	f003 0306 	and.w	r3, r3, #6
 8004094:	2b04      	cmp	r3, #4
 8004096:	bf08      	it	eq
 8004098:	1aad      	subeq	r5, r5, r2
 800409a:	68a3      	ldr	r3, [r4, #8]
 800409c:	6922      	ldr	r2, [r4, #16]
 800409e:	bf0c      	ite	eq
 80040a0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80040a4:	2500      	movne	r5, #0
 80040a6:	4293      	cmp	r3, r2
 80040a8:	bfc4      	itt	gt
 80040aa:	1a9b      	subgt	r3, r3, r2
 80040ac:	18ed      	addgt	r5, r5, r3
 80040ae:	2600      	movs	r6, #0
 80040b0:	341a      	adds	r4, #26
 80040b2:	42b5      	cmp	r5, r6
 80040b4:	d11a      	bne.n	80040ec <_printf_common+0xc8>
 80040b6:	2000      	movs	r0, #0
 80040b8:	e008      	b.n	80040cc <_printf_common+0xa8>
 80040ba:	2301      	movs	r3, #1
 80040bc:	4652      	mov	r2, sl
 80040be:	4649      	mov	r1, r9
 80040c0:	4638      	mov	r0, r7
 80040c2:	47c0      	blx	r8
 80040c4:	3001      	adds	r0, #1
 80040c6:	d103      	bne.n	80040d0 <_printf_common+0xac>
 80040c8:	f04f 30ff 	mov.w	r0, #4294967295
 80040cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80040d0:	3501      	adds	r5, #1
 80040d2:	e7c6      	b.n	8004062 <_printf_common+0x3e>
 80040d4:	18e1      	adds	r1, r4, r3
 80040d6:	1c5a      	adds	r2, r3, #1
 80040d8:	2030      	movs	r0, #48	; 0x30
 80040da:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80040de:	4422      	add	r2, r4
 80040e0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80040e4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80040e8:	3302      	adds	r3, #2
 80040ea:	e7c7      	b.n	800407c <_printf_common+0x58>
 80040ec:	2301      	movs	r3, #1
 80040ee:	4622      	mov	r2, r4
 80040f0:	4649      	mov	r1, r9
 80040f2:	4638      	mov	r0, r7
 80040f4:	47c0      	blx	r8
 80040f6:	3001      	adds	r0, #1
 80040f8:	d0e6      	beq.n	80040c8 <_printf_common+0xa4>
 80040fa:	3601      	adds	r6, #1
 80040fc:	e7d9      	b.n	80040b2 <_printf_common+0x8e>
	...

08004100 <_printf_i>:
 8004100:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004104:	460c      	mov	r4, r1
 8004106:	4691      	mov	r9, r2
 8004108:	7e27      	ldrb	r7, [r4, #24]
 800410a:	990c      	ldr	r1, [sp, #48]	; 0x30
 800410c:	2f78      	cmp	r7, #120	; 0x78
 800410e:	4680      	mov	r8, r0
 8004110:	469a      	mov	sl, r3
 8004112:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004116:	d807      	bhi.n	8004128 <_printf_i+0x28>
 8004118:	2f62      	cmp	r7, #98	; 0x62
 800411a:	d80a      	bhi.n	8004132 <_printf_i+0x32>
 800411c:	2f00      	cmp	r7, #0
 800411e:	f000 80d8 	beq.w	80042d2 <_printf_i+0x1d2>
 8004122:	2f58      	cmp	r7, #88	; 0x58
 8004124:	f000 80a3 	beq.w	800426e <_printf_i+0x16e>
 8004128:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800412c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8004130:	e03a      	b.n	80041a8 <_printf_i+0xa8>
 8004132:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8004136:	2b15      	cmp	r3, #21
 8004138:	d8f6      	bhi.n	8004128 <_printf_i+0x28>
 800413a:	a001      	add	r0, pc, #4	; (adr r0, 8004140 <_printf_i+0x40>)
 800413c:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8004140:	08004199 	.word	0x08004199
 8004144:	080041ad 	.word	0x080041ad
 8004148:	08004129 	.word	0x08004129
 800414c:	08004129 	.word	0x08004129
 8004150:	08004129 	.word	0x08004129
 8004154:	08004129 	.word	0x08004129
 8004158:	080041ad 	.word	0x080041ad
 800415c:	08004129 	.word	0x08004129
 8004160:	08004129 	.word	0x08004129
 8004164:	08004129 	.word	0x08004129
 8004168:	08004129 	.word	0x08004129
 800416c:	080042b9 	.word	0x080042b9
 8004170:	080041dd 	.word	0x080041dd
 8004174:	0800429b 	.word	0x0800429b
 8004178:	08004129 	.word	0x08004129
 800417c:	08004129 	.word	0x08004129
 8004180:	080042db 	.word	0x080042db
 8004184:	08004129 	.word	0x08004129
 8004188:	080041dd 	.word	0x080041dd
 800418c:	08004129 	.word	0x08004129
 8004190:	08004129 	.word	0x08004129
 8004194:	080042a3 	.word	0x080042a3
 8004198:	680b      	ldr	r3, [r1, #0]
 800419a:	1d1a      	adds	r2, r3, #4
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	600a      	str	r2, [r1, #0]
 80041a0:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80041a4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80041a8:	2301      	movs	r3, #1
 80041aa:	e0a3      	b.n	80042f4 <_printf_i+0x1f4>
 80041ac:	6825      	ldr	r5, [r4, #0]
 80041ae:	6808      	ldr	r0, [r1, #0]
 80041b0:	062e      	lsls	r6, r5, #24
 80041b2:	f100 0304 	add.w	r3, r0, #4
 80041b6:	d50a      	bpl.n	80041ce <_printf_i+0xce>
 80041b8:	6805      	ldr	r5, [r0, #0]
 80041ba:	600b      	str	r3, [r1, #0]
 80041bc:	2d00      	cmp	r5, #0
 80041be:	da03      	bge.n	80041c8 <_printf_i+0xc8>
 80041c0:	232d      	movs	r3, #45	; 0x2d
 80041c2:	426d      	negs	r5, r5
 80041c4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80041c8:	485e      	ldr	r0, [pc, #376]	; (8004344 <_printf_i+0x244>)
 80041ca:	230a      	movs	r3, #10
 80041cc:	e019      	b.n	8004202 <_printf_i+0x102>
 80041ce:	f015 0f40 	tst.w	r5, #64	; 0x40
 80041d2:	6805      	ldr	r5, [r0, #0]
 80041d4:	600b      	str	r3, [r1, #0]
 80041d6:	bf18      	it	ne
 80041d8:	b22d      	sxthne	r5, r5
 80041da:	e7ef      	b.n	80041bc <_printf_i+0xbc>
 80041dc:	680b      	ldr	r3, [r1, #0]
 80041de:	6825      	ldr	r5, [r4, #0]
 80041e0:	1d18      	adds	r0, r3, #4
 80041e2:	6008      	str	r0, [r1, #0]
 80041e4:	0628      	lsls	r0, r5, #24
 80041e6:	d501      	bpl.n	80041ec <_printf_i+0xec>
 80041e8:	681d      	ldr	r5, [r3, #0]
 80041ea:	e002      	b.n	80041f2 <_printf_i+0xf2>
 80041ec:	0669      	lsls	r1, r5, #25
 80041ee:	d5fb      	bpl.n	80041e8 <_printf_i+0xe8>
 80041f0:	881d      	ldrh	r5, [r3, #0]
 80041f2:	4854      	ldr	r0, [pc, #336]	; (8004344 <_printf_i+0x244>)
 80041f4:	2f6f      	cmp	r7, #111	; 0x6f
 80041f6:	bf0c      	ite	eq
 80041f8:	2308      	moveq	r3, #8
 80041fa:	230a      	movne	r3, #10
 80041fc:	2100      	movs	r1, #0
 80041fe:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004202:	6866      	ldr	r6, [r4, #4]
 8004204:	60a6      	str	r6, [r4, #8]
 8004206:	2e00      	cmp	r6, #0
 8004208:	bfa2      	ittt	ge
 800420a:	6821      	ldrge	r1, [r4, #0]
 800420c:	f021 0104 	bicge.w	r1, r1, #4
 8004210:	6021      	strge	r1, [r4, #0]
 8004212:	b90d      	cbnz	r5, 8004218 <_printf_i+0x118>
 8004214:	2e00      	cmp	r6, #0
 8004216:	d04d      	beq.n	80042b4 <_printf_i+0x1b4>
 8004218:	4616      	mov	r6, r2
 800421a:	fbb5 f1f3 	udiv	r1, r5, r3
 800421e:	fb03 5711 	mls	r7, r3, r1, r5
 8004222:	5dc7      	ldrb	r7, [r0, r7]
 8004224:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8004228:	462f      	mov	r7, r5
 800422a:	42bb      	cmp	r3, r7
 800422c:	460d      	mov	r5, r1
 800422e:	d9f4      	bls.n	800421a <_printf_i+0x11a>
 8004230:	2b08      	cmp	r3, #8
 8004232:	d10b      	bne.n	800424c <_printf_i+0x14c>
 8004234:	6823      	ldr	r3, [r4, #0]
 8004236:	07df      	lsls	r7, r3, #31
 8004238:	d508      	bpl.n	800424c <_printf_i+0x14c>
 800423a:	6923      	ldr	r3, [r4, #16]
 800423c:	6861      	ldr	r1, [r4, #4]
 800423e:	4299      	cmp	r1, r3
 8004240:	bfde      	ittt	le
 8004242:	2330      	movle	r3, #48	; 0x30
 8004244:	f806 3c01 	strble.w	r3, [r6, #-1]
 8004248:	f106 36ff 	addle.w	r6, r6, #4294967295
 800424c:	1b92      	subs	r2, r2, r6
 800424e:	6122      	str	r2, [r4, #16]
 8004250:	f8cd a000 	str.w	sl, [sp]
 8004254:	464b      	mov	r3, r9
 8004256:	aa03      	add	r2, sp, #12
 8004258:	4621      	mov	r1, r4
 800425a:	4640      	mov	r0, r8
 800425c:	f7ff fee2 	bl	8004024 <_printf_common>
 8004260:	3001      	adds	r0, #1
 8004262:	d14c      	bne.n	80042fe <_printf_i+0x1fe>
 8004264:	f04f 30ff 	mov.w	r0, #4294967295
 8004268:	b004      	add	sp, #16
 800426a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800426e:	4835      	ldr	r0, [pc, #212]	; (8004344 <_printf_i+0x244>)
 8004270:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8004274:	6823      	ldr	r3, [r4, #0]
 8004276:	680e      	ldr	r6, [r1, #0]
 8004278:	061f      	lsls	r7, r3, #24
 800427a:	f856 5b04 	ldr.w	r5, [r6], #4
 800427e:	600e      	str	r6, [r1, #0]
 8004280:	d514      	bpl.n	80042ac <_printf_i+0x1ac>
 8004282:	07d9      	lsls	r1, r3, #31
 8004284:	bf44      	itt	mi
 8004286:	f043 0320 	orrmi.w	r3, r3, #32
 800428a:	6023      	strmi	r3, [r4, #0]
 800428c:	b91d      	cbnz	r5, 8004296 <_printf_i+0x196>
 800428e:	6823      	ldr	r3, [r4, #0]
 8004290:	f023 0320 	bic.w	r3, r3, #32
 8004294:	6023      	str	r3, [r4, #0]
 8004296:	2310      	movs	r3, #16
 8004298:	e7b0      	b.n	80041fc <_printf_i+0xfc>
 800429a:	6823      	ldr	r3, [r4, #0]
 800429c:	f043 0320 	orr.w	r3, r3, #32
 80042a0:	6023      	str	r3, [r4, #0]
 80042a2:	2378      	movs	r3, #120	; 0x78
 80042a4:	4828      	ldr	r0, [pc, #160]	; (8004348 <_printf_i+0x248>)
 80042a6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80042aa:	e7e3      	b.n	8004274 <_printf_i+0x174>
 80042ac:	065e      	lsls	r6, r3, #25
 80042ae:	bf48      	it	mi
 80042b0:	b2ad      	uxthmi	r5, r5
 80042b2:	e7e6      	b.n	8004282 <_printf_i+0x182>
 80042b4:	4616      	mov	r6, r2
 80042b6:	e7bb      	b.n	8004230 <_printf_i+0x130>
 80042b8:	680b      	ldr	r3, [r1, #0]
 80042ba:	6826      	ldr	r6, [r4, #0]
 80042bc:	6960      	ldr	r0, [r4, #20]
 80042be:	1d1d      	adds	r5, r3, #4
 80042c0:	600d      	str	r5, [r1, #0]
 80042c2:	0635      	lsls	r5, r6, #24
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	d501      	bpl.n	80042cc <_printf_i+0x1cc>
 80042c8:	6018      	str	r0, [r3, #0]
 80042ca:	e002      	b.n	80042d2 <_printf_i+0x1d2>
 80042cc:	0671      	lsls	r1, r6, #25
 80042ce:	d5fb      	bpl.n	80042c8 <_printf_i+0x1c8>
 80042d0:	8018      	strh	r0, [r3, #0]
 80042d2:	2300      	movs	r3, #0
 80042d4:	6123      	str	r3, [r4, #16]
 80042d6:	4616      	mov	r6, r2
 80042d8:	e7ba      	b.n	8004250 <_printf_i+0x150>
 80042da:	680b      	ldr	r3, [r1, #0]
 80042dc:	1d1a      	adds	r2, r3, #4
 80042de:	600a      	str	r2, [r1, #0]
 80042e0:	681e      	ldr	r6, [r3, #0]
 80042e2:	6862      	ldr	r2, [r4, #4]
 80042e4:	2100      	movs	r1, #0
 80042e6:	4630      	mov	r0, r6
 80042e8:	f7fb ff82 	bl	80001f0 <memchr>
 80042ec:	b108      	cbz	r0, 80042f2 <_printf_i+0x1f2>
 80042ee:	1b80      	subs	r0, r0, r6
 80042f0:	6060      	str	r0, [r4, #4]
 80042f2:	6863      	ldr	r3, [r4, #4]
 80042f4:	6123      	str	r3, [r4, #16]
 80042f6:	2300      	movs	r3, #0
 80042f8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80042fc:	e7a8      	b.n	8004250 <_printf_i+0x150>
 80042fe:	6923      	ldr	r3, [r4, #16]
 8004300:	4632      	mov	r2, r6
 8004302:	4649      	mov	r1, r9
 8004304:	4640      	mov	r0, r8
 8004306:	47d0      	blx	sl
 8004308:	3001      	adds	r0, #1
 800430a:	d0ab      	beq.n	8004264 <_printf_i+0x164>
 800430c:	6823      	ldr	r3, [r4, #0]
 800430e:	079b      	lsls	r3, r3, #30
 8004310:	d413      	bmi.n	800433a <_printf_i+0x23a>
 8004312:	68e0      	ldr	r0, [r4, #12]
 8004314:	9b03      	ldr	r3, [sp, #12]
 8004316:	4298      	cmp	r0, r3
 8004318:	bfb8      	it	lt
 800431a:	4618      	movlt	r0, r3
 800431c:	e7a4      	b.n	8004268 <_printf_i+0x168>
 800431e:	2301      	movs	r3, #1
 8004320:	4632      	mov	r2, r6
 8004322:	4649      	mov	r1, r9
 8004324:	4640      	mov	r0, r8
 8004326:	47d0      	blx	sl
 8004328:	3001      	adds	r0, #1
 800432a:	d09b      	beq.n	8004264 <_printf_i+0x164>
 800432c:	3501      	adds	r5, #1
 800432e:	68e3      	ldr	r3, [r4, #12]
 8004330:	9903      	ldr	r1, [sp, #12]
 8004332:	1a5b      	subs	r3, r3, r1
 8004334:	42ab      	cmp	r3, r5
 8004336:	dcf2      	bgt.n	800431e <_printf_i+0x21e>
 8004338:	e7eb      	b.n	8004312 <_printf_i+0x212>
 800433a:	2500      	movs	r5, #0
 800433c:	f104 0619 	add.w	r6, r4, #25
 8004340:	e7f5      	b.n	800432e <_printf_i+0x22e>
 8004342:	bf00      	nop
 8004344:	08004799 	.word	0x08004799
 8004348:	080047aa 	.word	0x080047aa

0800434c <memcpy>:
 800434c:	440a      	add	r2, r1
 800434e:	4291      	cmp	r1, r2
 8004350:	f100 33ff 	add.w	r3, r0, #4294967295
 8004354:	d100      	bne.n	8004358 <memcpy+0xc>
 8004356:	4770      	bx	lr
 8004358:	b510      	push	{r4, lr}
 800435a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800435e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004362:	4291      	cmp	r1, r2
 8004364:	d1f9      	bne.n	800435a <memcpy+0xe>
 8004366:	bd10      	pop	{r4, pc}

08004368 <memmove>:
 8004368:	4288      	cmp	r0, r1
 800436a:	b510      	push	{r4, lr}
 800436c:	eb01 0402 	add.w	r4, r1, r2
 8004370:	d902      	bls.n	8004378 <memmove+0x10>
 8004372:	4284      	cmp	r4, r0
 8004374:	4623      	mov	r3, r4
 8004376:	d807      	bhi.n	8004388 <memmove+0x20>
 8004378:	1e43      	subs	r3, r0, #1
 800437a:	42a1      	cmp	r1, r4
 800437c:	d008      	beq.n	8004390 <memmove+0x28>
 800437e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004382:	f803 2f01 	strb.w	r2, [r3, #1]!
 8004386:	e7f8      	b.n	800437a <memmove+0x12>
 8004388:	4402      	add	r2, r0
 800438a:	4601      	mov	r1, r0
 800438c:	428a      	cmp	r2, r1
 800438e:	d100      	bne.n	8004392 <memmove+0x2a>
 8004390:	bd10      	pop	{r4, pc}
 8004392:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8004396:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800439a:	e7f7      	b.n	800438c <memmove+0x24>

0800439c <_free_r>:
 800439c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800439e:	2900      	cmp	r1, #0
 80043a0:	d048      	beq.n	8004434 <_free_r+0x98>
 80043a2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80043a6:	9001      	str	r0, [sp, #4]
 80043a8:	2b00      	cmp	r3, #0
 80043aa:	f1a1 0404 	sub.w	r4, r1, #4
 80043ae:	bfb8      	it	lt
 80043b0:	18e4      	addlt	r4, r4, r3
 80043b2:	f000 f8d3 	bl	800455c <__malloc_lock>
 80043b6:	4a20      	ldr	r2, [pc, #128]	; (8004438 <_free_r+0x9c>)
 80043b8:	9801      	ldr	r0, [sp, #4]
 80043ba:	6813      	ldr	r3, [r2, #0]
 80043bc:	4615      	mov	r5, r2
 80043be:	b933      	cbnz	r3, 80043ce <_free_r+0x32>
 80043c0:	6063      	str	r3, [r4, #4]
 80043c2:	6014      	str	r4, [r2, #0]
 80043c4:	b003      	add	sp, #12
 80043c6:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80043ca:	f000 b8cd 	b.w	8004568 <__malloc_unlock>
 80043ce:	42a3      	cmp	r3, r4
 80043d0:	d90b      	bls.n	80043ea <_free_r+0x4e>
 80043d2:	6821      	ldr	r1, [r4, #0]
 80043d4:	1862      	adds	r2, r4, r1
 80043d6:	4293      	cmp	r3, r2
 80043d8:	bf04      	itt	eq
 80043da:	681a      	ldreq	r2, [r3, #0]
 80043dc:	685b      	ldreq	r3, [r3, #4]
 80043de:	6063      	str	r3, [r4, #4]
 80043e0:	bf04      	itt	eq
 80043e2:	1852      	addeq	r2, r2, r1
 80043e4:	6022      	streq	r2, [r4, #0]
 80043e6:	602c      	str	r4, [r5, #0]
 80043e8:	e7ec      	b.n	80043c4 <_free_r+0x28>
 80043ea:	461a      	mov	r2, r3
 80043ec:	685b      	ldr	r3, [r3, #4]
 80043ee:	b10b      	cbz	r3, 80043f4 <_free_r+0x58>
 80043f0:	42a3      	cmp	r3, r4
 80043f2:	d9fa      	bls.n	80043ea <_free_r+0x4e>
 80043f4:	6811      	ldr	r1, [r2, #0]
 80043f6:	1855      	adds	r5, r2, r1
 80043f8:	42a5      	cmp	r5, r4
 80043fa:	d10b      	bne.n	8004414 <_free_r+0x78>
 80043fc:	6824      	ldr	r4, [r4, #0]
 80043fe:	4421      	add	r1, r4
 8004400:	1854      	adds	r4, r2, r1
 8004402:	42a3      	cmp	r3, r4
 8004404:	6011      	str	r1, [r2, #0]
 8004406:	d1dd      	bne.n	80043c4 <_free_r+0x28>
 8004408:	681c      	ldr	r4, [r3, #0]
 800440a:	685b      	ldr	r3, [r3, #4]
 800440c:	6053      	str	r3, [r2, #4]
 800440e:	4421      	add	r1, r4
 8004410:	6011      	str	r1, [r2, #0]
 8004412:	e7d7      	b.n	80043c4 <_free_r+0x28>
 8004414:	d902      	bls.n	800441c <_free_r+0x80>
 8004416:	230c      	movs	r3, #12
 8004418:	6003      	str	r3, [r0, #0]
 800441a:	e7d3      	b.n	80043c4 <_free_r+0x28>
 800441c:	6825      	ldr	r5, [r4, #0]
 800441e:	1961      	adds	r1, r4, r5
 8004420:	428b      	cmp	r3, r1
 8004422:	bf04      	itt	eq
 8004424:	6819      	ldreq	r1, [r3, #0]
 8004426:	685b      	ldreq	r3, [r3, #4]
 8004428:	6063      	str	r3, [r4, #4]
 800442a:	bf04      	itt	eq
 800442c:	1949      	addeq	r1, r1, r5
 800442e:	6021      	streq	r1, [r4, #0]
 8004430:	6054      	str	r4, [r2, #4]
 8004432:	e7c7      	b.n	80043c4 <_free_r+0x28>
 8004434:	b003      	add	sp, #12
 8004436:	bd30      	pop	{r4, r5, pc}
 8004438:	20000094 	.word	0x20000094

0800443c <_malloc_r>:
 800443c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800443e:	1ccd      	adds	r5, r1, #3
 8004440:	f025 0503 	bic.w	r5, r5, #3
 8004444:	3508      	adds	r5, #8
 8004446:	2d0c      	cmp	r5, #12
 8004448:	bf38      	it	cc
 800444a:	250c      	movcc	r5, #12
 800444c:	2d00      	cmp	r5, #0
 800444e:	4606      	mov	r6, r0
 8004450:	db01      	blt.n	8004456 <_malloc_r+0x1a>
 8004452:	42a9      	cmp	r1, r5
 8004454:	d903      	bls.n	800445e <_malloc_r+0x22>
 8004456:	230c      	movs	r3, #12
 8004458:	6033      	str	r3, [r6, #0]
 800445a:	2000      	movs	r0, #0
 800445c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800445e:	f000 f87d 	bl	800455c <__malloc_lock>
 8004462:	4921      	ldr	r1, [pc, #132]	; (80044e8 <_malloc_r+0xac>)
 8004464:	680a      	ldr	r2, [r1, #0]
 8004466:	4614      	mov	r4, r2
 8004468:	b99c      	cbnz	r4, 8004492 <_malloc_r+0x56>
 800446a:	4f20      	ldr	r7, [pc, #128]	; (80044ec <_malloc_r+0xb0>)
 800446c:	683b      	ldr	r3, [r7, #0]
 800446e:	b923      	cbnz	r3, 800447a <_malloc_r+0x3e>
 8004470:	4621      	mov	r1, r4
 8004472:	4630      	mov	r0, r6
 8004474:	f000 f862 	bl	800453c <_sbrk_r>
 8004478:	6038      	str	r0, [r7, #0]
 800447a:	4629      	mov	r1, r5
 800447c:	4630      	mov	r0, r6
 800447e:	f000 f85d 	bl	800453c <_sbrk_r>
 8004482:	1c43      	adds	r3, r0, #1
 8004484:	d123      	bne.n	80044ce <_malloc_r+0x92>
 8004486:	230c      	movs	r3, #12
 8004488:	6033      	str	r3, [r6, #0]
 800448a:	4630      	mov	r0, r6
 800448c:	f000 f86c 	bl	8004568 <__malloc_unlock>
 8004490:	e7e3      	b.n	800445a <_malloc_r+0x1e>
 8004492:	6823      	ldr	r3, [r4, #0]
 8004494:	1b5b      	subs	r3, r3, r5
 8004496:	d417      	bmi.n	80044c8 <_malloc_r+0x8c>
 8004498:	2b0b      	cmp	r3, #11
 800449a:	d903      	bls.n	80044a4 <_malloc_r+0x68>
 800449c:	6023      	str	r3, [r4, #0]
 800449e:	441c      	add	r4, r3
 80044a0:	6025      	str	r5, [r4, #0]
 80044a2:	e004      	b.n	80044ae <_malloc_r+0x72>
 80044a4:	6863      	ldr	r3, [r4, #4]
 80044a6:	42a2      	cmp	r2, r4
 80044a8:	bf0c      	ite	eq
 80044aa:	600b      	streq	r3, [r1, #0]
 80044ac:	6053      	strne	r3, [r2, #4]
 80044ae:	4630      	mov	r0, r6
 80044b0:	f000 f85a 	bl	8004568 <__malloc_unlock>
 80044b4:	f104 000b 	add.w	r0, r4, #11
 80044b8:	1d23      	adds	r3, r4, #4
 80044ba:	f020 0007 	bic.w	r0, r0, #7
 80044be:	1ac2      	subs	r2, r0, r3
 80044c0:	d0cc      	beq.n	800445c <_malloc_r+0x20>
 80044c2:	1a1b      	subs	r3, r3, r0
 80044c4:	50a3      	str	r3, [r4, r2]
 80044c6:	e7c9      	b.n	800445c <_malloc_r+0x20>
 80044c8:	4622      	mov	r2, r4
 80044ca:	6864      	ldr	r4, [r4, #4]
 80044cc:	e7cc      	b.n	8004468 <_malloc_r+0x2c>
 80044ce:	1cc4      	adds	r4, r0, #3
 80044d0:	f024 0403 	bic.w	r4, r4, #3
 80044d4:	42a0      	cmp	r0, r4
 80044d6:	d0e3      	beq.n	80044a0 <_malloc_r+0x64>
 80044d8:	1a21      	subs	r1, r4, r0
 80044da:	4630      	mov	r0, r6
 80044dc:	f000 f82e 	bl	800453c <_sbrk_r>
 80044e0:	3001      	adds	r0, #1
 80044e2:	d1dd      	bne.n	80044a0 <_malloc_r+0x64>
 80044e4:	e7cf      	b.n	8004486 <_malloc_r+0x4a>
 80044e6:	bf00      	nop
 80044e8:	20000094 	.word	0x20000094
 80044ec:	20000098 	.word	0x20000098

080044f0 <_realloc_r>:
 80044f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80044f2:	4607      	mov	r7, r0
 80044f4:	4614      	mov	r4, r2
 80044f6:	460e      	mov	r6, r1
 80044f8:	b921      	cbnz	r1, 8004504 <_realloc_r+0x14>
 80044fa:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80044fe:	4611      	mov	r1, r2
 8004500:	f7ff bf9c 	b.w	800443c <_malloc_r>
 8004504:	b922      	cbnz	r2, 8004510 <_realloc_r+0x20>
 8004506:	f7ff ff49 	bl	800439c <_free_r>
 800450a:	4625      	mov	r5, r4
 800450c:	4628      	mov	r0, r5
 800450e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004510:	f000 f830 	bl	8004574 <_malloc_usable_size_r>
 8004514:	42a0      	cmp	r0, r4
 8004516:	d20f      	bcs.n	8004538 <_realloc_r+0x48>
 8004518:	4621      	mov	r1, r4
 800451a:	4638      	mov	r0, r7
 800451c:	f7ff ff8e 	bl	800443c <_malloc_r>
 8004520:	4605      	mov	r5, r0
 8004522:	2800      	cmp	r0, #0
 8004524:	d0f2      	beq.n	800450c <_realloc_r+0x1c>
 8004526:	4631      	mov	r1, r6
 8004528:	4622      	mov	r2, r4
 800452a:	f7ff ff0f 	bl	800434c <memcpy>
 800452e:	4631      	mov	r1, r6
 8004530:	4638      	mov	r0, r7
 8004532:	f7ff ff33 	bl	800439c <_free_r>
 8004536:	e7e9      	b.n	800450c <_realloc_r+0x1c>
 8004538:	4635      	mov	r5, r6
 800453a:	e7e7      	b.n	800450c <_realloc_r+0x1c>

0800453c <_sbrk_r>:
 800453c:	b538      	push	{r3, r4, r5, lr}
 800453e:	4d06      	ldr	r5, [pc, #24]	; (8004558 <_sbrk_r+0x1c>)
 8004540:	2300      	movs	r3, #0
 8004542:	4604      	mov	r4, r0
 8004544:	4608      	mov	r0, r1
 8004546:	602b      	str	r3, [r5, #0]
 8004548:	f7fc fb82 	bl	8000c50 <_sbrk>
 800454c:	1c43      	adds	r3, r0, #1
 800454e:	d102      	bne.n	8004556 <_sbrk_r+0x1a>
 8004550:	682b      	ldr	r3, [r5, #0]
 8004552:	b103      	cbz	r3, 8004556 <_sbrk_r+0x1a>
 8004554:	6023      	str	r3, [r4, #0]
 8004556:	bd38      	pop	{r3, r4, r5, pc}
 8004558:	20000210 	.word	0x20000210

0800455c <__malloc_lock>:
 800455c:	4801      	ldr	r0, [pc, #4]	; (8004564 <__malloc_lock+0x8>)
 800455e:	f000 b811 	b.w	8004584 <__retarget_lock_acquire_recursive>
 8004562:	bf00      	nop
 8004564:	20000218 	.word	0x20000218

08004568 <__malloc_unlock>:
 8004568:	4801      	ldr	r0, [pc, #4]	; (8004570 <__malloc_unlock+0x8>)
 800456a:	f000 b80c 	b.w	8004586 <__retarget_lock_release_recursive>
 800456e:	bf00      	nop
 8004570:	20000218 	.word	0x20000218

08004574 <_malloc_usable_size_r>:
 8004574:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004578:	1f18      	subs	r0, r3, #4
 800457a:	2b00      	cmp	r3, #0
 800457c:	bfbc      	itt	lt
 800457e:	580b      	ldrlt	r3, [r1, r0]
 8004580:	18c0      	addlt	r0, r0, r3
 8004582:	4770      	bx	lr

08004584 <__retarget_lock_acquire_recursive>:
 8004584:	4770      	bx	lr

08004586 <__retarget_lock_release_recursive>:
 8004586:	4770      	bx	lr

08004588 <_init>:
 8004588:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800458a:	bf00      	nop
 800458c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800458e:	bc08      	pop	{r3}
 8004590:	469e      	mov	lr, r3
 8004592:	4770      	bx	lr

08004594 <_fini>:
 8004594:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004596:	bf00      	nop
 8004598:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800459a:	bc08      	pop	{r3}
 800459c:	469e      	mov	lr, r3
 800459e:	4770      	bx	lr
