Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Dec 27 13:59:40 2023
| Host         : Oleg running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file riscv_unit_control_sets_placed.rpt
| Design       : riscv_unit
| Device       : xc7a100t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    31 |
|    Minimum number of control sets                        |    31 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    76 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    31 |
| >= 0 to < 4        |     8 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |    18 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             235 |          101 |
| No           | No                    | Yes                    |               9 |            3 |
| No           | Yes                   | No                     |              21 |            8 |
| Yes          | No                    | No                     |               1 |            1 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             282 |           88 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------+----------------------------------+---------------------------------+------------------+----------------+
|                Clock Signal                |           Enable Signal          |         Set/Reset Signal        | Slice Load Count | Bel Load Count |
+--------------------------------------------+----------------------------------+---------------------------------+------------------+----------------+
|  divider/sysclk                            | led/led_mode                     |                                 |                1 |              1 |
|  rm/PC_reg[2]_16                           |                                  | rm/PC_reg[2]_0                  |                1 |              1 |
|  core/decoder/read_data_o_reg[15]_i_8_0[0] |                                  |                                 |                1 |              1 |
|  divider/sysclk                            |                                  | divider/cnt[3]_i_2_n_6          |                1 |              2 |
|  clk_i_IBUF_BUFG                           |                                  | divider/ex_arstn_buf[1]_i_1_n_6 |                1 |              2 |
|  rm/PC_reg[2]_14                           |                                  | rm/PC_reg[2]_0                  |                1 |              2 |
|  rm/PC_reg[2]_21                           |                                  | rm/PC_reg[2]_0                  |                2 |              3 |
|  rm/PC_reg[2]_9[0]                         |                                  |                                 |                1 |              3 |
|  clk_i_IBUF_BUFG                           |                                  | divider/cnt[3]_i_2_n_6          |                1 |              5 |
|  rm/PC_reg[2][0]                           |                                  |                                 |                2 |              5 |
|  rm/E[0]                                   |                                  |                                 |                2 |              6 |
|  divider/sysclk                            |                                  |                                 |                5 |              9 |
|  core/decoder/read_data_o_reg[15]_i_8_0[0] |                                  | core/decoder/AR[0]              |                4 |             15 |
|  core/decoder/mem_req_o_reg_0[0]           |                                  |                                 |                6 |             16 |
|  divider/sysclk                            | rm/PC_reg[2]_2                   | rm/PC_reg[2]_56                 |                7 |             31 |
|  divider/sysclk                            | rm/PC_reg[2]_3                   | rm/PC_reg[2]_57                 |                7 |             31 |
|  divider/sysclk                            | rm/PC_reg[2]_1                   | rm/PC_reg[2]_55                 |                9 |             31 |
|  divider/sysclk                            | rm/PC_reg[2]_6                   | rm/mie[31]_i_5_1                |               12 |             31 |
|  divider/sysclk                            | rm/PC_reg[2]_5                   | rm/mie[31]_i_5_0                |               12 |             31 |
|  divider/sysclk                            | led/led_mode                     | led/count[31]_i_1_n_6           |                8 |             31 |
|  divider/sysclk                            | core/decoder/count_reg[10][0]    | led/led_val[15]_i_1_n_6         |                9 |             32 |
|  divider/sysclk                            | core/decoder/out_reg[0][0]       | divider/SR[0]                   |               16 |             32 |
|  divider/sysclk                            | core/lsu/sel                     | divider/SR[0]                   |                8 |             32 |
|  n_2_69_BUFG                               |                                  |                                 |               12 |             32 |
|  n_3_1040_BUFG                             |                                  |                                 |               15 |             32 |
|  n_4_70_BUFG                               |                                  |                                 |               15 |             32 |
|  n_5_68_BUFG                               |                                  |                                 |               17 |             32 |
|  n_1_665_BUFG                              |                                  |                                 |               11 |             32 |
|  n_0_233_BUFG                              |                                  |                                 |               14 |             35 |
|  divider/sysclk                            | core/decoder/sys_rstn_buf_reg[1] |                                 |               16 |             64 |
|  divider/sysclk                            | rm/p_0_in                        |                                 |               12 |             96 |
+--------------------------------------------+----------------------------------+---------------------------------+------------------+----------------+


