(window.webpackJsonp=window.webpackJsonp||[]).push([[46],{611:function(e,t,_){"use strict";_.r(t);var v=_(13),a=Object(v.a)({},(function(){var e=this,t=e.$createElement,_=e._self._c||t;return _("ContentSlotsDistributor",{attrs:{"slot-key":e.$parent.slotKey}},[_("h3",{attrs:{id:"一、脚本仿真"}},[_("a",{staticClass:"header-anchor",attrs:{href:"#一、脚本仿真"}},[e._v("#")]),e._v(" 一、脚本仿真")]),e._v(" "),_("p",[_("code",[e._v("task1")]),e._v("：信号点数为2，3，4，5的幂的FFT仿真")]),e._v(" "),_("p",[_("code",[e._v("task2")]),e._v("：信号点数为2，3，4，5的混合次幂的仿真")]),e._v(" "),_("p",[_("code",[e._v("task3")]),e._v("：对最小butterfly进行优化后进行上述仿真")]),e._v(" "),_("h3",{attrs:{id:"二、c-module"}},[_("a",{staticClass:"header-anchor",attrs:{href:"#二、c-module"}},[e._v("#")]),e._v(" 二、C_module")]),e._v(" "),_("p",[_("code",[e._v("task1")]),e._v("：将脚本文件中算法使用二进制bit级描述")]),e._v(" "),_("p",[_("code",[e._v("task2")]),e._v("：考虑硬件实现index_generater的复杂度，关注Verilog实现")]),e._v(" "),_("p",[_("code",[e._v("task3")]),e._v("：对各个单元进行仿真")]),e._v(" "),_("h3",{attrs:{id:"三、verilog"}},[_("a",{staticClass:"header-anchor",attrs:{href:"#三、verilog"}},[e._v("#")]),e._v(" 三、Verilog")]),e._v(" "),_("p",[_("code",[e._v("module1")]),e._v("：different butterflies that based on different radix")]),e._v(" "),_("p",[_("code",[e._v("module2")]),e._v("：index_generater")]),e._v(" "),_("p",[_("code",[e._v("module3")]),e._v("：buffer")]),e._v(" "),_("p",[_("code",[e._v("module4")]),e._v("：top_module")])])}),[],!1,null,null,null);t.default=a.exports}}]);