INFO: [v++ 60-1548] Creating build summary session with primary output C:/Users/minec/OneDrive/Documents/Vitis_HLS/project1/prac/prac\prac.hlscompile_summary, at 02/24/25 14:43:38
INFO: [v++ 82-31] Launching vitis_hls: vitis_hls -nolog -run csynth -work_dir C:/Users/minec/OneDrive/Documents/Vitis_HLS/project1/prac/prac -config C:/Users/minec/OneDrive/Documents/Vitis_HLS/project1/prac/hls_config.cfg -cmdlineconfig C:/Users/minec/OneDrive/Documents/Vitis_HLS/project1/prac/prac/hls/config.cmdline
INFO: [HLS 200-10] For user 'Jaime' on host 'desktop-99hfaol' (Windows NT_amd64 version 10.0) on Mon Feb 24 14:43:41 -0500 2025
INFO: [HLS 200-10] In directory 'C:/Users/minec/OneDrive/Documents/Vitis_HLS/project1/prac'
INFO: [HLS 200-2005] Using work_dir C:/Users/minec/OneDrive/Documents/Vitis_HLS/project1/prac/prac 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'syn.file=bubble_sort.cpp' from C:/Users/minec/OneDrive/Documents/Vitis_HLS/project1/prac/hls_config.cfg(10)
INFO: [HLS 200-10] Adding design file 'C:/Users/minec/OneDrive/Documents/Vitis_HLS/project1/prac/bubble_sort.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=bubble_sort_header.hpp' from C:/Users/minec/OneDrive/Documents/Vitis_HLS/project1/prac/hls_config.cfg(11)
INFO: [HLS 200-10] Adding design file 'C:/Users/minec/OneDrive/Documents/Vitis_HLS/project1/prac/bubble_sort_header.hpp' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=bubble_sort_tb.cpp' from C:/Users/minec/OneDrive/Documents/Vitis_HLS/project1/prac/hls_config.cfg(9)
INFO: [HLS 200-10] Adding test bench file 'C:/Users/minec/OneDrive/Documents/Vitis_HLS/project1/prac/bubble_sort_tb.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.top=bubble_sort' from C:/Users/minec/OneDrive/Documents/Vitis_HLS/project1/prac/hls_config.cfg(12)
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from C:/Users/minec/OneDrive/Documents/Vitis_HLS/project1/prac/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'part=xc7z010clg225-1' from C:/Users/minec/OneDrive/Documents/Vitis_HLS/project1/prac/hls_config.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg225-1'
INFO: [HLS 200-1465] Applying ini 'clock=100MHz' from C:/Users/minec/OneDrive/Documents/Vitis_HLS/project1/prac/hls_config.cfg(7)
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1465] Applying ini 'clock_uncertainty=1' from C:/Users/minec/OneDrive/Documents/Vitis_HLS/project1/prac/hls_config.cfg(8)
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1ns.
INFO: [HLS 200-1465] Applying ini 'package.output.format=rtl' from C:/Users/minec/OneDrive/Documents/Vitis_HLS/project1/prac/hls_config.cfg(5)
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 2 seconds. CPU system time: 2 seconds. Elapsed time: 3.849 seconds; current allocated memory: 230.434 MB.
INFO: [HLS 200-10] Analyzing design file 'bubble_sort.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.678 seconds; current allocated memory: 233.234 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 415 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/minec/OneDrive/Documents/Vitis_HLS/project1/prac/prac/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 251 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/minec/OneDrive/Documents/Vitis_HLS/project1/prac/prac/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 167 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/minec/OneDrive/Documents/Vitis_HLS/project1/prac/prac/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 155 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/minec/OneDrive/Documents/Vitis_HLS/project1/prac/prac/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 155 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/minec/OneDrive/Documents/Vitis_HLS/project1/prac/prac/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 116 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/minec/OneDrive/Documents/Vitis_HLS/project1/prac/prac/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 116 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/minec/OneDrive/Documents/Vitis_HLS/project1/prac/prac/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 116 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/minec/OneDrive/Documents/Vitis_HLS/project1/prac/prac/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 116 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/minec/OneDrive/Documents/Vitis_HLS/project1/prac/prac/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 120 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/minec/OneDrive/Documents/Vitis_HLS/project1/prac/prac/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 120 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/minec/OneDrive/Documents/Vitis_HLS/project1/prac/prac/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 120 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/minec/OneDrive/Documents/Vitis_HLS/project1/prac/prac/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 116 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/minec/OneDrive/Documents/Vitis_HLS/project1/prac/prac/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 116 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/minec/OneDrive/Documents/Vitis_HLS/project1/prac/prac/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 119 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/minec/OneDrive/Documents/Vitis_HLS/project1/prac/prac/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 148 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/minec/OneDrive/Documents/Vitis_HLS/project1/prac/prac/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'is_sorted(ap_uint<32>*, int, int, int, int&)' into 'bubble_sort(ap_uint<32>*, int&)' (bubble_sort.cpp:3:0)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_39_6> at bubble_sort.cpp:39:34 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_21_4> at bubble_sort.cpp:21:34 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_61_1> at bubble_sort.cpp:61:26 
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 9.14 seconds; current allocated memory: 234.938 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.006 seconds; current allocated memory: 234.938 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.063 seconds; current allocated memory: 239.539 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.033 seconds; current allocated memory: 241.117 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 263.227 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_18_3' (bubble_sort.cpp:18:30) in function 'bubble_sort' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
Resolution: For help on HLS 200-960 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-960.html
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_36_5' (bubble_sort.cpp:36:30) in function 'bubble_sort' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
Resolution: For help on HLS 200-960 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-960.html
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.122 seconds; current allocated memory: 284.094 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'bubble_sort' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bubble_sort_Pipeline_VITIS_LOOP_21_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_4'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation 1 bit ('icmp_ln22', bubble_sort.cpp:22)) in the first pipeline iteration (II = 1 cycles).
Resolution: For help on HLS 200-878 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-878.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'VITIS_LOOP_21_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.204 seconds; current allocated memory: 288.059 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.079 seconds; current allocated memory: 289.219 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bubble_sort_Pipeline_VITIS_LOOP_39_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_39_6'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation 1 bit ('icmp_ln40', bubble_sort.cpp:40)) in the first pipeline iteration (II = 1 cycles).
Resolution: For help on HLS 200-878 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-878.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'VITIS_LOOP_39_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.315 seconds; current allocated memory: 289.285 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.076 seconds; current allocated memory: 289.285 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bubble_sort_Pipeline_VITIS_LOOP_61_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_61_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation 1 bit ('icmp_ln62', bubble_sort.cpp:62->bubble_sort.cpp:49)) in the first pipeline iteration (II = 1 cycles).
Resolution: For help on HLS 200-878 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-878.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'VITIS_LOOP_61_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 289.309 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.077 seconds; current allocated memory: 289.312 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bubble_sort' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.103 seconds; current allocated memory: 289.488 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 289.543 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bubble_sort_Pipeline_VITIS_LOOP_21_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'bubble_sort_Pipeline_VITIS_LOOP_21_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 291.078 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bubble_sort_Pipeline_VITIS_LOOP_39_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'bubble_sort_Pipeline_VITIS_LOOP_39_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.359 seconds; current allocated memory: 292.383 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bubble_sort_Pipeline_VITIS_LOOP_61_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'bubble_sort_Pipeline_VITIS_LOOP_61_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.167 seconds; current allocated memory: 292.793 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bubble_sort' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'bubble_sort/M' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bubble_sort/errorFlag' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'errorFlag' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on function 'bubble_sort' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'bubble_sort'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.218 seconds; current allocated memory: 293.895 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.682 seconds; current allocated memory: 298.641 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.976 seconds; current allocated memory: 300.750 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for bubble_sort.
INFO: [VLOG 209-307] Generating Verilog RTL for bubble_sort.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 124.22 MHz
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 3 seconds. Total elapsed time: 23.79 seconds; peak allocated memory: 301.066 MB.
INFO: [v++ 60-791] Total elapsed time: 0h 0m 28s
