module adder_8bit_tb;
reg [7:0]a,b;
wire [7:0]sum;
wire carry;

adder_8bit uut(a,b,sum,carry);

initial begin
a = 45; b = 55;
#10
a = 0; b = 1;
#10
a = 1; b = 0;
#10
a = 1; b = 1;
#10
$finish();
end

endmodule