entity half_adder is
    Port ( a_ha : in  STD_LOGIC;
           b_ha : in  STD_LOGIC;
           s_ha : out  STD_LOGIC;
           c_ha : out  STD_LOGIC);
end half_adder;

architecture Behavioral of half_adder is

begin
s_ha <= a_ha xor b_ha;
c_ha <= a_ha and b_ha;
end Behavioral;
