# Generated by Yosys 0.56+171 (git sha1 6fdcdd41d, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
autoidx 11
attribute \dynports 1
attribute \src "dut.sv:2.1-60.10"
attribute \cells_not_processed 1
module \function_mixed
  parameter \WIDTH 8
  parameter \DEPTH 4
  attribute \src "dut.sv:58.18-58.40"
  wire width 8 $0\func_mixed$func$dut.sv:58$1.$result$8
  attribute \src "dut.sv:58.18-58.40"
  wire width 8 $0\func_mixed$func$dut.sv:58$2.$result$11
  attribute \src "dut.sv:58.18-58.40"
  wire width 2 $0\func_mixed$func$dut.sv:58$2.mode$10
  attribute \src "dut.sv:58.18-58.40"
  wire width 8 $0\func_mixed$func$dut.sv:58$2.x$8
  attribute \src "dut.sv:58.18-58.40"
  wire width 8 $0\func_mixed$func$dut.sv:58$2.y$9
  attribute \src "dut.sv:58.18-58.40"
  wire width 8 $1\func_mixed$func$dut.sv:58$2.$result$12
  attribute \src "dut.sv:22.17-25.20"
  wire width 8 $6\func_mixed$func$dut.sv:58$2.$result$13
  attribute \src "dut.sv:26.17-32.20"
  wire width 8 $7\func_mixed$func$dut.sv:58$2.$result$14
  attribute \src "dut.sv:33.17-40.20"
  wire width 8 $7\func_mixed$func$dut.sv:58$2.$result$15
  attribute \src "dut.sv:41.17-50.20"
  wire width 8 $8\func_mixed$func$dut.sv:58$2.$result$16
  wire width 8 $auto$expression.cpp:1504:import_operation$1
  wire width 8 $auto$expression.cpp:1599:import_operation$5
  wire width 8 $auto$expression.cpp:1621:import_operation$3
  wire width 8 $auto$rtlil.cc:3006:And$10
  wire $auto$rtlil.cc:3018:Gt$8
  wire width 8 $func_func_mixed_result_0
  wire width 8 $func_mixed$func_mixed$func$dut.sv:58$2$local_result
  wire width 8 \func_mixed$func$dut.sv:58$1.$result
  attribute \nosync 1
  attribute \src "dut.sv:58.18-58.40"
  wire width 8 \func_mixed$func$dut.sv:58$2.$result
  attribute \nosync 1
  attribute \src "dut.sv:58.18-58.40"
  wire \func_mixed$func$dut.sv:58$2.i
  attribute \nosync 1
  attribute \src "dut.sv:58.18-58.40"
  wire width 2 \func_mixed$func$dut.sv:58$2.mode
  attribute \nosync 1
  attribute \src "dut.sv:58.18-58.40"
  wire width 8 \func_mixed$func$dut.sv:58$2.result
  attribute \nosync 1
  attribute \src "dut.sv:58.18-58.40"
  wire width 8 \func_mixed$func$dut.sv:58$2.x
  attribute \nosync 1
  attribute \src "dut.sv:58.18-58.40"
  wire width 8 \func_mixed$func$dut.sv:58$2.y
  attribute \src "dut.sv:8.24-8.28"
  wire width 2 input 3 \mode
  attribute \src "dut.sv:9.30-9.33"
  wire width 8 output 4 \out
  attribute \src "dut.sv:6.30-6.31"
  wire width 8 input 1 \x
  attribute \src "dut.sv:7.30-7.31"
  wire width 8 input 2 \y
  cell $add $add$dut.sv:24$2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 8
    connect \A \x
    connect \B \y
    connect \Y $auto$expression.cpp:1504:import_operation$1
  end
  cell $and $and$dut.sv:48$9
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 8
    connect \A \y
    connect \B 8'11110000
    connect \Y $auto$rtlil.cc:3006:And$10
  end
  cell $gt $gt$dut.sv:43$7
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A \x
    connect \B \y
    connect \Y $auto$rtlil.cc:3018:Gt$8
  end
  cell $shl $shl$dut.sv:38$6
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 8
    connect \A \x
    connect \B 64'0000000000000000000000000000000000000000000000000000000000000001
    connect \Y $auto$expression.cpp:1599:import_operation$5
  end
  cell $shr $shr$dut.sv:36$4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 8
    connect \A \y
    connect \B 64'0000000000000000000000000000000000000000000000000000000000000001
    connect \Y $auto$expression.cpp:1621:import_operation$3
  end
  attribute \src "dut.sv:58.18-58.40"
  process $proc$dut.sv:58$7
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign $0\func_mixed$func$dut.sv:58$2.x$8 \x
    assign $0\func_mixed$func$dut.sv:58$2.y$9 \y
    assign $0\func_mixed$func$dut.sv:58$2.mode$10 \mode
    assign $0\func_mixed$func$dut.sv:58$2.$result$11 $1\func_mixed$func$dut.sv:58$2.$result$12
    assign $0\func_mixed$func$dut.sv:58$1.$result$8 $1\func_mixed$func$dut.sv:58$2.$result$12
    assign $func_mixed$func_mixed$func$dut.sv:58$2$local_result 8'00000000
    assign $1\func_mixed$func$dut.sv:58$2.$result$12 $func_mixed$func_mixed$func$dut.sv:58$2$local_result
    attribute \src "dut.sv:21.13-51.20"
    switch \mode
      attribute \src "dut.sv:22.17-25.20"
      case 2'00
        assign { } { }
        assign $1\func_mixed$func$dut.sv:58$2.$result$12 $6\func_mixed$func$dut.sv:58$2.$result$13
        assign $func_mixed$func_mixed$func$dut.sv:58$2$local_result $auto$expression.cpp:1504:import_operation$1
      attribute \src "dut.sv:26.17-32.20"
      case 2'01
        assign { } { }
        assign $1\func_mixed$func$dut.sv:58$2.$result$12 $7\func_mixed$func$dut.sv:58$2.$result$14
      attribute \src "dut.sv:33.17-40.20"
      case 2'10
        assign { } { }
        assign $1\func_mixed$func$dut.sv:58$2.$result$12 $7\func_mixed$func$dut.sv:58$2.$result$15
        attribute \src "dut.sv:35.21-39.24"
        switch \x [7]
          attribute \src "dut.sv:35.37-37.24"
          case 1'1
            assign { } { }
            assign $func_mixed$func_mixed$func$dut.sv:58$2$local_result $auto$expression.cpp:1621:import_operation$3
          attribute \src "dut.sv:37.30-39.24"
          case 
            assign { } { }
            assign $func_mixed$func_mixed$func$dut.sv:58$2$local_result $auto$expression.cpp:1599:import_operation$5
        end
      attribute \src "dut.sv:41.17-50.20"
      case 2'11
        assign { } { }
        assign $1\func_mixed$func$dut.sv:58$2.$result$12 $8\func_mixed$func$dut.sv:58$2.$result$16
        attribute \src "dut.sv:43.21-49.24"
        switch $auto$rtlil.cc:3018:Gt$8
          attribute \src "dut.sv:43.32-47.24"
          case 1'1
            assign { } { }
          attribute \src "dut.sv:47.30-49.24"
          case 
            assign { } { }
            assign $func_mixed$func_mixed$func$dut.sv:58$2$local_result $auto$rtlil.cc:3006:And$10
        end
    end
    sync always
      update \func_mixed$func$dut.sv:58$1.$result $0\func_mixed$func$dut.sv:58$1.$result$8
      update \func_mixed$func$dut.sv:58$2.$result 8'x
      update \func_mixed$func$dut.sv:58$2.x 8'x
      update \func_mixed$func$dut.sv:58$2.y 8'x
      update \func_mixed$func$dut.sv:58$2.mode 2'x
      update \func_mixed$func$dut.sv:58$2.i 1'x
      update \func_mixed$func$dut.sv:58$2.result 8'x
  end
  connect $func_func_mixed_result_0 \func_mixed$func$dut.sv:58$1.$result
  connect \out $func_func_mixed_result_0
end
