$date
	Tue Nov 14 15:35:03 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_top_module $end
$var wire 1 ! out $end
$var reg 1 " areset $end
$var reg 1 # clk $end
$var reg 1 $ in $end
$scope module uut $end
$var wire 1 " areset $end
$var wire 1 # clk $end
$var wire 1 $ in $end
$var wire 1 ! out $end
$var reg 1 % curr_state $end
$var reg 1 & next_state $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0&
1%
0$
0#
1"
1!
$end
#5000
1#
#10000
0#
#15000
1#
#20000
0#
#25000
1#
#30000
0#
#35000
1#
#40000
1&
1$
0"
0#
#45000
1#
#50000
0#
#55000
1#
#60000
0#
#65000
1#
#70000
0#
#75000
1#
#80000
1"
0#
#85000
1#
#90000
0#
#95000
1#
#100000
0#
#105000
1#
#110000
0#
#115000
1#
#120000
0"
0#
#125000
1#
#130000
0#
#135000
1#
#140000
0#
#145000
1#
#150000
0#
#155000
1#
#160000
0&
0#
0$
#165000
1&
0!
0%
1#
#170000
0#
#175000
0&
1!
1%
1#
#180000
0#
#185000
1&
0!
0%
1#
#190000
0&
0#
1$
#195000
1#
#200000
0#
#205000
1#
#210000
0#
#215000
1#
#220000
0#
