<?xml version="1.0" encoding="UTF-8"?>
<TEI xml:space="preserve" xmlns="http://www.tei-c.org/ns/1.0" 
xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" 
xsi:schemaLocation="http://www.tei-c.org/ns/1.0 https://raw.githubusercontent.com/kermitt2/grobid/master/grobid-home/schemas/xsd/Grobid.xsd"
 xmlns:xlink="http://www.w3.org/1999/xlink">
	<teiHeader xml:lang="en">
		<fileDesc>
			<titleStmt>
				<title level="a" type="main">Experimental report: 02 02 721 -SI 1691 (BM02) Strain in reverse embedded SiGe structures</title>
			</titleStmt>
			<publicationStmt>
				<publisher/>
				<availability status="unknown"><licence/></availability>
			</publicationStmt>
			<sourceDesc>
				<biblStruct>
					<analytic>
						<title level="a" type="main">Experimental report: 02 02 721 -SI 1691 (BM02) Strain in reverse embedded SiGe structures</title>
					</analytic>
					<monogr>
						<imprint>
							<date/>
						</imprint>
					</monogr>
					<idno type="MD5">98E4EC14F76B43F8D0632BC3C77E8913</idno>
				</biblStruct>
			</sourceDesc>
		</fileDesc>
		<encodingDesc>
			<appInfo>
				<application version="0.8.2" ident="GROBID" when="2025-05-22T19:45+0000">
					<desc>GROBID - A machine learning software for extracting information from scholarly documents</desc>
					<label type="revision">unknown</label>
					<label type="parameters">startPage=-1, endPage=-1, consolidateCitations=1, consolidateHeader=1, consolidateFunders=0, includeRawAffiliations=false, includeRawCitations=true, includeRawCopyrights=false, generateTeiIds=false, generateTeiCoordinates=[], flavor=null</label>
					<ref target="https://github.com/kermitt2/grobid"/>
				</application>
			</appInfo>
		</encodingDesc>
		<profileDesc>
			<abstract/>
		</profileDesc>
	</teiHeader>
	<text xml:lang="en">
		<body>
<div xmlns="http://www.tei-c.org/ns/1.0"><p>Elastic strain is nowadays commonly used in silicon layers to enhance carrier mobility of silicon microelectronics devices. In the literature, two main ways have been explored to stress the silicon active layers. The first solution consists in using process-based induced stress, for example contact etch-stop layers or SiGe Source/Drain <ref type="bibr" target="#b0">[Eneman05]</ref>, whereas the second one uses a global stress imposed by the substrates <ref type="bibr" target="#b1">[Currie01]</ref>. With the continuous reduction of the channel dimensions, we have to check that the strain is maintained in the channel after the critical integration processes, especially after patterning. During our previous experiments, we studied strained-Silicon obtained by the growth on SiGe alloys and wafer bonding transfer to get simple sSiOI structures. The present experiments have been mainly focused on the measurement of the "reverse embedded SiGe structures" initially proposed by IBM <ref type="bibr" target="#b2">[Donaton06]</ref> and shown in Fig. <ref type="figure">1</ref>. The advantage of reverse embedded SiGe structures relies on the fact that the strain is increased for smaller channel dimension, i.e. when it is necessary to compensate mobility degradation, contrary to the global stress techniques which is less efficient for small patterns.</p><p>The samples are obtained by the following way in CEA-Leti. A Si 1-</p><p>x Ge x /Si bilayer was first grown in eptaxy on a SOI substrate, followed by gate stack deposition (HfO 2 gate oxide and TiN/Si poly gate), the next step being the gate patterning. The Si (1-x) Ge x /Si bilayer is then etched, allowing the SiGe compressive layer to relax. This relaxation creates a tensile strain in the Si channel layer. To measure the strain by GIXRD in such samples, we have patterned 4 mm long lines of small width (W=100 and 200 nm) by e-BEAM photolithography and etching (cf. Fig. <ref type="figure">1</ref>). The stress transfer depends on geometrical dimensions <ref type="bibr" target="#b3">[Fiorenza08]</ref>. In this work, we have investigated the influence of three key parameters (using the samples described in Table1): the Ge fraction of the SiGe layer that determines the maximum value of strain that could be transferred to the Si layer, and two geometrical dimensions to study the efficiency of the stress transfer: the SiGe layer thickness tSiGe, and the width WSiGe of the lines that corresponds to the width of the SiGe embedded region.</p></div>
<div xmlns="http://www.tei-c.org/ns/1.0"><head>W d = 4W</head><p>Si (substrate)</p><p>Si (1-x) Ge x HfO 2 SiO 2 (box) 5 nm 145 nm 2.5 nm sSi SOI 15 nm 15 nm TiN Si poly 80 nm tSiGe W d = 4W Si (substrate) Si (1-x) Ge x HfO 2 SiO 2 (box) 5 nm 145 nm 2.5 nm sSi SOI 15 nm 15 nm TiN Si poly 80 nm tSiGe 100 x x x x x 200 x 20 x x x x 30 x 45 x 20 x 30 x x x x 40 x Ge fraction (%) SiGe thickness (nm) SiGe width (nm) Fig.1: Schematics of studied samples. The top sSi corresponds to the channel material under investigaion. Table1: Parameters of the measured samples. These samples correspond to model structures used in transistors.</p><p>The X-ray energy is 11 keV. Grazing incidence (α i =0.2°) and emergence angles (α f =0.4°) close to the critical angles of total reflection allow measuring the diffraction of planes perpendicular to the surface for the sSi/SiGe/SOI stack as well as for the Si substrate. Larger grazing angles (α i =0.3°, α f =0.6°) are used to go through the amorphous oxide layer (BOX) (145 nm thick). The Si substrate gives an internal stress-free reference in the samples both in position and width allowing to check the setup alignment, the resolution function, and to decrease the error bar of the strain measurement. The gate stack HfO 2 /TiN/Si poly has an impact on the strain state but does not absorb too much the beam.</p><p>(220) planes (2-20) planes Longitudinal direction (220) planes (2-20) planes W Transverse direction (220) planes (2-20) planes Longitudinal direction (220) planes (2-20) planes W (220) planes (2-20) planes Longitudinal direction (220) planes (2-20) planes W Transverse direction (220) planes (2-20) planes Longitudinal direction (220) planes (2-20) planes W Fig.2 : Strain measurements directions and corresponding crystallographic planes.</p><p>The radial (ω-ψ) scans enable the measurements of the lattice planes d Si,sSi for Si and sSi (strained silicon layer) at a given {hkl} reflection and therefore the estimation of the strain</p><formula xml:id="formula_0">{ } { } { } ( ) hkl Si hkl Si hkl sSi hkl d d d / - = ε</formula><p>. The ψ=2θ B Bragg peak angles of the sSi layer and substrate are obtained by the optimization of intensity with radial and transverse scans at given grazing angles. Applying the Bragg law</p><formula xml:id="formula_1">{ } λ θ = ) sin( 2 B hkl d</formula><p>(with λ the X-Ray wavelength) to the sSi and Si substrate layers, we get</p><formula xml:id="formula_2">{ } { } ( ) { } ( ) 1 2 / sin 2 / sin - = hkl sSi hkl Si hkl ψ ψ ε (1)</formula><p>This equation shows that the strain can be directly deduced from the detector angular position { } hkl sSi ψ , whereas { } hkl Si ψ can be measured under identical experimental conditions or directly deduced from the Bragg law. By convention (see Fig. <ref type="figure">2</ref>), the measurement of the (220) planes allow getting the strain in the long line direction, whereas the (2-20) planes give the strain in the direction perpendicular to the line.</p><p>We study first the influence of the SiGe layer thickness for a fixed Ge fraction (20%) and SiGe width (W SiGe =100 nm). The radial (ω-ψ) scans corresponding to the (2-20) crystallographic planes have been plotted on Fig. <ref type="figure" target="#fig_1">3</ref> for three different SiGe layer thicknesses (20, 30, 40 nm). The broad Bragg peaks correspond to the Si/SiGe/Si stack, and the Si substrate reference is also been plotted on the same graph. These graphs allow getting the transverse strain perpendicular to the lines for the different SiGe thicknesses. The radial scans corresponding to the (220) crystallographic planes have been plotted in the inset of Fig. <ref type="figure" target="#fig_1">3</ref> for the three SiGe layer thicknesses and the Si substrate. They alloy getting the longitudinal strain along the lines. For the (220) planes (corresponding to the long line direction), the Bragg peaks corresponding to the different SiGe thicknesses are close to the Si substrate angular position. That means that the strain along the line is very small whatever the SiGe thickness. For the (2-20) planes (corresponding to the line width direction), the Bragg peaks of the different SiGe ticknesses are shifted from the Si substrate Bragg peak position. They have a smaller ψ angle, meaning that the strain induced in the lines in the transverse direction is tensile. The shift from the Si substrate is larger for increasing SiGe thickness, which means that the strain is greater when the SiGe thickness increases. Simulations will be necessary to separate the contributions of the Si/SiGe/Si layers. Qualitatively, we can nevertheless conclude that the stress transfer is more efficient with a thicker SiGe layer for the same Ge fraction and SiGe width. Then, we studied the influence of the Ge fraction for a fixed SiGe thickness (tSiGe=30nm) and a fixed SiGe width (WSiGe=100nm). We have plotted in Fig. <ref type="figure" target="#fig_2">4</ref> the Bragg peaks corresponding to the (2-20) planes for three different Ge fractions (20%, 30% and 45%) and in the inset of Fig. <ref type="figure" target="#fig_2">4</ref> the (220) peaks. As previously observed, the strain is very limited along the long line direction, and for the smaller direction, the peak position shifts from the Si substrate toward smaller Bragg angles indicate that the Si is more tensile with larger Ge content. We can also see on these graphs two different contributions probably corresponding to the SiGe/sSi bilayer and to the bottom SOI layer. The contribution that shifts from the Si substrate toward smaller Bragg angles corresponds to the SiGe/sSi stack. The etching of the SiGe/sSi stack relaxes the SiGe compressive layer that recovers its lattice parameter. It explains the increase of the shift from the Si substrate with the Ge fraction. The etchinginduced SiGe compressive layer relaxation transfers tensile strain to the Si free top layer in the small line direction. Another relaxation mechanism takes place during etching. Since the width of the line is very small (100 nm), the tensile strain introduced in the Si layer tends also to relax because of the free edges of the line (as observed in the more simple bonded sSi lines). The asymmetry of the curves should be explained by this non uniform strain in the width line direction. The contribution of the Bragg peak remaining at the Si substrate position corresponds to the SOI bottom layer. This layer is not influenced by the stress transfer mechanism because of the presence of the BOX and the absence of free edges. We have here qualitatively described Fig. <ref type="figure" target="#fig_2">4</ref> but detailed mechanical simulations and diffraction profiles simulations will be performed to give better understanding of these results and extract strain values in the sSi layer which are relevant for transport properties. Finally, we have studied the influence of SiGe width for a fixed Ge fraction (20%) and a fixed SiGe layer thickness (tSiGe=30nm). We have plotted in Fig. <ref type="figure" target="#fig_3">5</ref> the radial scans for two different SiGe area width (WSiGe=200, 100nm). The Si substrate reference and the Bragg peak of unpatterned sample have also been plotted for comparison. The Bragg peaks of the unpatterned reference don't change in position for the two perpendicular directions, they are very close to the Si substrate reference. For non-etched SiGe/Si bilayer, the compressive SiGe layer and the upper Si layer conserves the same lattice parameter as the silicon on which the SiGe/Si bilayer has been epitaxially grown.</p><p>For the two patterned samples, there is no shift in the long line direction from the Si substrate.</p><p>The shift in the transverse direction is greater for the 100nm width lines. The stress transfer mechanism is probably less efficient for a wider SiGe area. But we should also notice that the peak maximum is broader for the 100nm width line: on the one hand, the stress transfer is more efficient with a smaller SiGe area (the global strain value is larger), the other hand the Si tensile layer tends to relax more easily. For the 200nm width lines, the global strain value of the Si/SiGe stack is smaller, but there is probably less strain relaxation in the Si layer. Taking into account the two mechanisms of stress transfer and stress relaxation, there should be an optimum value of the SiGe area width. A planned sample with a 50 nm SiGe area width was not measurable due to process problems during etching. Mechanical and diffraction simulations will be performed to confirm the interpretations given in this report. The present measurements will give very nice calibration points to understand the relaxation in this complex structure.  <ref type="formula">220</ref>) Bragg peaks of the Si/SiGe/Si stack (tSiGe=30nm, %Ge=20%, WSiGe=200, 100nm), unpatterned Si/SiGe/Si stack (tSiGe=30nm, %Ge=20%) and unstrained Si substrate.</p><p>To summarize the conclusions of this work:</p><p>-Grazing Incidence X-ray Diffraction (GIXRD) is a very powerful technique to measure the strain in reverse embedded SiGe structures. -The tensile strain in the Si channel has been proved.</p><p>-Future work will be focused on the separation of the signals from the different layers in the Si/SiGe/Si stacking. The comparison of the measured strain with mechanical simulations is presently under way. The objective will be to obtain the strain profile in the Si top layer where electron transport will take place. -These experiments gave very important information to find the best structural parameters that will optimize the stress transfer (the SiGe layer thickness tSiGe, the width WSiGe of the lines, the SiGe concentration). The influence of the strain on transport properties for this model transistor structures is also studied in parallel in the PhD of S. Baudot.</p></div><figure xmlns="http://www.tei-c.org/ns/1.0" xml:id="fig_1"><head>Fig. 3 :</head><label>3</label><figDesc>Fig.3:(2-20) Bragg peaks of the Si/SiGe/Si stack (20%Ge, WSiGe=100 nm, tSiGe=20, 30, 40nm) and unstrained Si substrate. Inset: (220) Bragg peaks.</figDesc></figure>
<figure xmlns="http://www.tei-c.org/ns/1.0" xml:id="fig_2"><head>Fig. 4 :</head><label>4</label><figDesc>Fig. 4: (2-20) Bragg peaks of the Si/SiGe/Si stack (tSiGe=30nm, WSiGe=100nm, %Ge=20,30,45%) and unstrained Si substrate. Inset: (220) Bragg peaks.</figDesc></figure>
<figure xmlns="http://www.tei-c.org/ns/1.0" xml:id="fig_3"><head>Fig. 5 :</head><label>5</label><figDesc>Fig.5:(2-20) and (220) Bragg peaks of the Si/SiGe/Si stack (tSiGe=30nm, %Ge=20%, WSiGe=200, 100nm), unpatterned Si/SiGe/Si stack (tSiGe=30nm, %Ge=20%) and unstrained Si substrate.</figDesc></figure>
		</body>
		<back>
			<div type="references">

				<listBibl>

<biblStruct xml:id="b0">
	<analytic>
		<title level="a" type="main">Layout impact on the performance of a locally strained PMOSFET</title>
		<author>
			<persName><forename type="first">S</forename><surname>Eneman</surname></persName>
		</author>
		<author>
			<persName><forename type="first">P</forename><surname>Verheyen</surname></persName>
		</author>
		<author>
			<persName><forename type="first">R</forename><surname>Rooyackers</surname></persName>
		</author>
		<author>
			<persName><forename type="first">F</forename><surname>Nouri</surname></persName>
		</author>
		<author>
			<persName><forename type="first">L</forename><surname>Washington</surname></persName>
		</author>
		<author>
			<persName><forename type="first">R</forename><surname>Degraeve</surname></persName>
		</author>
		<author>
			<persName><forename type="first">B</forename><surname>Kaczer</surname></persName>
		</author>
		<author>
			<persName><forename type="first">V</forename><surname>Moroz</surname></persName>
		</author>
		<author>
			<persName><forename type="first">A</forename><surname>De Keersgieter</surname></persName>
		</author>
		<author>
			<persName><forename type="first">R</forename><surname>Schreutelkamp</surname></persName>
		</author>
		<author>
			<persName><forename type="first">M</forename><surname>Kawaguchi</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Y</forename><surname>Kim</surname></persName>
		</author>
		<author>
			<persName><forename type="first">A</forename><surname>Samoilov</surname></persName>
		</author>
		<author>
			<persName><forename type="first">L</forename><surname>Smith</surname></persName>
		</author>
		<author>
			<persName><forename type="first">P</forename><forename type="middle">P</forename><surname>Absil</surname></persName>
		</author>
		<author>
			<persName><forename type="first">K</forename><surname>De Meyer</surname></persName>
		</author>
		<author>
			<persName><forename type="first">M</forename><surname>Jurczak</surname></persName>
		</author>
		<author>
			<persName><forename type="first">S</forename><surname>Biesemans</surname></persName>
		</author>
		<idno type="DOI">10.1109/.2005.1469196</idno>
	</analytic>
	<monogr>
		<title level="m">Digest of Technical Papers. 2005 Symposium on VLSI Technology, 2005.</title>
		<imprint>
			<publisher>IEEE</publisher>
			<date type="published" when="2005">2005</date>
			<biblScope unit="page" from="22" to="23" />
		</imprint>
		<respStmt>
			<orgName>Symposium on VLSI Technology Digest of Technical Papers</orgName>
		</respStmt>
	</monogr>
	<note type="raw_reference">G. Eneman, P. Verheyen, R. Rooyackers, F. Nouri, L. Washington, R. Degraeve, B. Kaczer, V. Moroz, A. De Keersgieter, R. Schreutelkamp, M. Kawaguchi, Y. Kim, A. Samoilov, L. Smith, P.P. Absil, K. De Meyer, M. Jurczak, S. Biesemans, Symposium on VLSI Technology Digest of Technical Papers, pp. 22-23 (2005).</note>
</biblStruct>

<biblStruct xml:id="b1">
	<analytic>
		<title level="a" type="main">Carrier mobilities and process stability of strained Si &lt;i&gt;n&lt;/i&gt;- and &lt;i&gt;p&lt;/i&gt;-MOSFETs on SiGe virtual substrates</title>
		<author>
			<persName><forename type="first">M</forename><forename type="middle">T</forename><surname>Currie</surname></persName>
		</author>
		<author>
			<persName><forename type="first">C</forename><forename type="middle">W</forename><surname>Leitz</surname></persName>
		</author>
		<author>
			<persName><forename type="first">T</forename><forename type="middle">A</forename><surname>Langdo</surname></persName>
		</author>
		<author>
			<persName><forename type="first">G</forename><surname>Taraschi</surname></persName>
		</author>
		<author>
			<persName><forename type="first">E</forename><forename type="middle">A</forename><surname>Fitzgerald</surname></persName>
		</author>
		<author>
			<persName><forename type="first">D</forename><forename type="middle">A</forename><surname>Antoniadis</surname></persName>
		</author>
		<idno type="DOI">10.1116/1.1421554</idno>
	</analytic>
	<monogr>
		<title level="j">Journal of Vacuum Science &amp; Technology B: Microelectronics and Nanometer Structures Processing, Measurement, and Phenomena</title>
		<idno type="ISSN">1071-1023</idno>
		<idno type="ISSNe">1520-8567</idno>
		<imprint>
			<biblScope unit="volume">19</biblScope>
			<biblScope unit="issue">6</biblScope>
			<biblScope unit="page" from="2268" to="2279" />
			<date type="published" when="2001-11-01">2001</date>
			<publisher>American Vacuum Society</publisher>
		</imprint>
	</monogr>
	<note type="raw_reference">M.T. Currie, C. W. Leitz, T.A. Langdo, G. Taraschi, E.A. Fitzgerald, D.A. Antoniadis, Journal of Vacuum Science and Technology 19, pp.2268-79 (2001).</note>
</biblStruct>

<biblStruct xml:id="b2">
	<analytic>
		<title level="a" type="main">Design and Fabrication of MOSFETs with a Reverse Embedded SiGe (Rev. e-SiGe) Structure</title>
		<author>
			<persName><forename type="first">Ricardo</forename><forename type="middle">A</forename><surname>Donaton</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Dureseti</forename><surname>Chidambarrao</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Jeff</forename><surname>Johnson</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Paul</forename><surname>Chang</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Yaocheng</forename><surname>Liu</surname></persName>
		</author>
		<author>
			<persName><forename type="first">W</forename><forename type="middle">Kirklen</forename><surname>Henson</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Judson</forename><surname>Holt</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Xi</forename><surname>Li</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Jinghong</forename><surname>Li</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Anthony</forename><surname>Domenicucci</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Anita</forename><surname>Madan</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Ken</forename><surname>Rim</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Clement</forename><surname>Wann</surname></persName>
		</author>
		<idno type="DOI">10.1109/iedm.2006.346813</idno>
	</analytic>
	<monogr>
		<title level="m">2006 International Electron Devices Meeting</title>
		<imprint>
			<publisher>IEEE</publisher>
			<date type="published" when="2006">2006</date>
			<biblScope unit="page" from="1" to="4" />
		</imprint>
	</monogr>
	<note type="raw_reference">R. A. Donaton, D. Chidambarrao, J. Johnson, P. Chang, Y. Liu, W. Kirklen Henson, J. Holt, X. Li, J. Li, A. Domenicucci, A. Madan, K. Rim, C. Wann, International Electron Devices Meeting, pp.1-4 (2006).</note>
</biblStruct>

<biblStruct xml:id="b3">
	<analytic>
		<title level="a" type="main">Detailed Simulation Study of a Reverse Embedded-SiGe Strained-Silicon MOSFET</title>
		<author>
			<persName><forename type="first">James</forename><forename type="middle">G</forename><surname>Fiorenza</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Ji-Soo</forename><surname>Park</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Anthony</forename><surname>Lochtefeld</surname></persName>
		</author>
		<idno type="DOI">10.1109/ted.2007.913084</idno>
	</analytic>
	<monogr>
		<title level="j">IEEE Transactions on Electron Devices</title>
		<title level="j" type="abbrev">IEEE Trans. Electron Devices</title>
		<idno type="ISSN">0018-9383</idno>
		<imprint>
			<biblScope unit="volume">55</biblScope>
			<biblScope unit="issue">2</biblScope>
			<biblScope unit="page" from="640" to="648" />
			<date type="published" when="2008-02">2008</date>
			<publisher>Institute of Electrical and Electronics Engineers (IEEE)</publisher>
		</imprint>
	</monogr>
	<note type="raw_reference">J. G. Fiorenza, J-S Park, A. Lochtefeld, IEEE Transactions on Electron Devices 55, pp. 640-8 (2008).</note>
</biblStruct>

				</listBibl>
			</div>
		</back>
	</text>
</TEI>
