## Mask Design Engineer ## 

What youâ€™ll be doing:
- Develop digital IP layouts with excellent PPA in the most advanced process node
- Verify the layout in cell level and macro level
- Maintain the layouts per requests from circuit designers or other internal customers
- Create tools or scripts to improve work efficiency 

## What we need to see:
- BS/MS in EE
- Fundamental knowledge in digital logic, semiconductor device and manufacturing process
- Minimum 2 years working experience on digital or mixed-signal layout design
- Familiar with Cadence design environment and ICV/Calibre verification tools
- Excellent communication in English
- Openness and team cooperation consciousness
- A passionate drive to deliver excellent works rather than complete tasks
- Ways to stand out from the crowd:

## Experience on Standard Cell or SRAM layout design##
- Experience on layout design in 16/14nm node and beyond
- Knowledge in place and route
- Proficient user of Skill or Perl
- We are an equal opportunity employer and value diversity at our company. We do not discriminate on the basis of race, religion, color, national origin, gender, sexual orientation, age, marital status, veteran status, or disability status.
