Analysis & Synthesis report for tPad_Starter
Wed Jan 07 20:16:53 2015
Quartus II 64-Bit Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|vga:the_vga|VGA_SINK:vga|streaming_state
 12. State Machine - |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_1:the_tPad_Starter_SOPC_clock_1|tPad_Starter_SOPC_clock_1_master_FSM:master_FSM|master_state
 13. State Machine - |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_1:the_tPad_Starter_SOPC_clock_1|tPad_Starter_SOPC_clock_1_slave_FSM:slave_FSM|slave_state
 14. State Machine - |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_0:the_tPad_Starter_SOPC_clock_0|tPad_Starter_SOPC_clock_0_master_FSM:master_FSM|master_state
 15. State Machine - |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_0:the_tPad_Starter_SOPC_clock_0|tPad_Starter_SOPC_clock_0_slave_FSM:slave_FSM|slave_state
 16. State Machine - |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|sdram:the_sdram|m_next
 17. State Machine - |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|sdram:the_sdram|m_state
 18. State Machine - |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|sdram:the_sdram|i_next
 19. State Machine - |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|sdram:the_sdram|i_state
 20. State Machine - |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_desc_address_fifo:the_lcd_sgdma_desc_address_fifo|scfifo:lcd_sgdma_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|a_fefifo:fifo_state|sm_emptyfull
 21. State Machine - |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo|scfifo:descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|a_fefifo:fifo_state|sm_emptyfull
 22. State Machine - |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|irm:the_irm|TERASIC_IRM:irm|IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst|state
 23. State Machine - |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize
 24. Registers Protected by Synthesis
 25. Registers Removed During Synthesis
 26. Removed Registers Triggering Further Register Optimizations
 27. General Register Statistics
 28. Inverted Register Statistics
 29. Multiplexer Restructuring Statistics (Restructuring Performed)
 30. Source assignments for tPad_Starter_SOPC:tPad_Starter_inst|altpll:the_altpll
 31. Source assignments for tPad_Starter_SOPC:tPad_Starter_inst|altpll:the_altpll|altpll_stdsync_sv6:stdsync2|altpll_dffpipe_l2c:dffpipe3
 32. Source assignments for tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo
 33. Source assignments for tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_ivf1:auto_generated
 34. Source assignments for tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_ivf1:auto_generated|a_graycounter_q57:rdptr_g1p
 35. Source assignments for tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_ivf1:auto_generated|a_graycounter_mjc:wrptr_g1p
 36. Source assignments for tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_ivf1:auto_generated|a_graycounter_ljc:wrptr_gp
 37. Source assignments for tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_ivf1:auto_generated|altsyncram_ij31:fifo_ram
 38. Source assignments for tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_ivf1:auto_generated|alt_synch_pipe_fkd:rs_dgwp
 39. Source assignments for tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_ivf1:auto_generated|alt_synch_pipe_fkd:rs_dgwp|dffpipe_ed9:dffpipe15
 40. Source assignments for tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_ivf1:auto_generated|alt_synch_pipe_gkd:ws_dgrp
 41. Source assignments for tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_ivf1:auto_generated|alt_synch_pipe_gkd:ws_dgrp|dffpipe_fd9:dffpipe18
 42. Source assignments for tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo
 43. Source assignments for tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated
 44. Source assignments for tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|a_graycounter_t57:rdptr_g1p
 45. Source assignments for tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|a_graycounter_pjc:wrptr_g1p
 46. Source assignments for tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|a_graycounter_ojc:wrptr_gp
 47. Source assignments for tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|altsyncram_qj31:fifo_ram
 48. Source assignments for tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|alt_synch_pipe_ikd:rs_dgwp
 49. Source assignments for tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe15
 50. Source assignments for tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|dffpipe_gd9:ws_brp
 51. Source assignments for tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|dffpipe_gd9:ws_bwp
 52. Source assignments for tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|alt_synch_pipe_jkd:ws_dgrp
 53. Source assignments for tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19
 54. Source assignments for tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo
 55. Source assignments for tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_00g1:auto_generated
 56. Source assignments for tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_00g1:auto_generated|a_graycounter_q57:rdptr_g1p
 57. Source assignments for tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_00g1:auto_generated|a_graycounter_mjc:wrptr_g1p
 58. Source assignments for tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_00g1:auto_generated|a_graycounter_ljc:wrptr_gp
 59. Source assignments for tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_00g1:auto_generated|altsyncram_0k31:fifo_ram
 60. Source assignments for tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_00g1:auto_generated|alt_synch_pipe_hkd:rs_dgwp
 61. Source assignments for tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_00g1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_jd9:dffpipe6
 62. Source assignments for tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_00g1:auto_generated|alt_synch_pipe_kkd:ws_dgrp
 63. Source assignments for tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_00g1:auto_generated|alt_synch_pipe_kkd:ws_dgrp|dffpipe_kd9:dffpipe9
 64. Source assignments for tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo
 65. Source assignments for tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_45g1:auto_generated
 66. Source assignments for tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_45g1:auto_generated|a_graycounter_577:rdptr_g1p
 67. Source assignments for tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_45g1:auto_generated|a_graycounter_1lc:wrptr_g1p
 68. Source assignments for tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_45g1:auto_generated|a_graycounter_0lc:wrptr_gp
 69. Source assignments for tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_45g1:auto_generated|altsyncram_sj31:fifo_ram
 70. Source assignments for tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_45g1:auto_generated|alt_synch_pipe_qld:rs_dgwp
 71. Source assignments for tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_45g1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15
 72. Source assignments for tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_45g1:auto_generated|dffpipe_oe9:ws_brp
 73. Source assignments for tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_45g1:auto_generated|dffpipe_oe9:ws_bwp
 74. Source assignments for tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_45g1:auto_generated|alt_synch_pipe_rld:ws_dgrp
 75. Source assignments for tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_45g1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19
 76. Source assignments for tPad_Starter_SOPC:tPad_Starter_inst|cpu_data_master_arbitrator:the_cpu_data_master|irm_avalon_slave_irq_from_sa_clock_crossing_cpu_data_master_module:irm_avalon_slave_irq_from_sa_clock_crossing_cpu_data_master
 77. Source assignments for tPad_Starter_SOPC:tPad_Starter_inst|cpu_data_master_arbitrator:the_cpu_data_master|touch_panel_penirq_n_s1_irq_from_sa_clock_crossing_cpu_data_master_module:touch_panel_penirq_n_s1_irq_from_sa_clock_crossing_cpu_data_master
 78. Source assignments for tPad_Starter_SOPC:tPad_Starter_inst|cpu_data_master_arbitrator:the_cpu_data_master|touch_panel_spi_spi_control_port_irq_from_sa_clock_crossing_cpu_data_master_module:touch_panel_spi_spi_control_port_irq_from_sa_clock_crossing_cpu_data_master
 79. Source assignments for tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated
 80. Source assignments for tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_m5g1:auto_generated
 81. Source assignments for tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram|altsyncram_bpf1:auto_generated
 82. Source assignments for tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_b7f1:auto_generated
 83. Source assignments for tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_c7f1:auto_generated
 84. Source assignments for tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_bef1:auto_generated
 85. Source assignments for tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_dc_data_module:cpu_dc_data|altsyncram:the_altsyncram|altsyncram_kdf1:auto_generated
 86. Source assignments for tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated
 87. Source assignments for tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|dffpipe_93c:pre_result
 88. Source assignments for tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|dffpipe_93c:pre_result
 89. Source assignments for tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_f572:auto_generated
 90. Source assignments for tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated
 91. Source assignments for tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer
 92. Source assignments for tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 93. Source assignments for tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2
 94. Source assignments for tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 95. Source assignments for tPad_Starter_SOPC:tPad_Starter_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1
 96. Source assignments for tPad_Starter_SOPC:tPad_Starter_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1
 97. Source assignments for tPad_Starter_SOPC:tPad_Starter_inst|lcd_pixel_fifo:the_lcd_pixel_fifo|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo
 98. Source assignments for tPad_Starter_SOPC:tPad_Starter_inst|lcd_pixel_fifo:the_lcd_pixel_fifo|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_l4j1:auto_generated
 99. Source assignments for tPad_Starter_SOPC:tPad_Starter_inst|lcd_pixel_fifo:the_lcd_pixel_fifo|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_l4j1:auto_generated|a_graycounter_s57:rdptr_g1p
100. Source assignments for tPad_Starter_SOPC:tPad_Starter_inst|lcd_pixel_fifo:the_lcd_pixel_fifo|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_l4j1:auto_generated|a_graycounter_qjc:wrptr_g1p
101. Source assignments for tPad_Starter_SOPC:tPad_Starter_inst|lcd_pixel_fifo:the_lcd_pixel_fifo|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_l4j1:auto_generated|a_graycounter_njc:wrptr_gp
102. Source assignments for tPad_Starter_SOPC:tPad_Starter_inst|lcd_pixel_fifo:the_lcd_pixel_fifo|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_l4j1:auto_generated|altsyncram_ak31:fifo_ram
103. Source assignments for tPad_Starter_SOPC:tPad_Starter_inst|lcd_pixel_fifo:the_lcd_pixel_fifo|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_l4j1:auto_generated|alt_synch_pipe_lkd:rs_dgwp
104. Source assignments for tPad_Starter_SOPC:tPad_Starter_inst|lcd_pixel_fifo:the_lcd_pixel_fifo|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_l4j1:auto_generated|alt_synch_pipe_lkd:rs_dgwp|dffpipe_ld9:dffpipe15
105. Source assignments for tPad_Starter_SOPC:tPad_Starter_inst|lcd_pixel_fifo:the_lcd_pixel_fifo|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_l4j1:auto_generated|dffpipe_md9:ws_brp
106. Source assignments for tPad_Starter_SOPC:tPad_Starter_inst|lcd_pixel_fifo:the_lcd_pixel_fifo|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_l4j1:auto_generated|dffpipe_md9:ws_bwp
107. Source assignments for tPad_Starter_SOPC:tPad_Starter_inst|lcd_pixel_fifo:the_lcd_pixel_fifo|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_l4j1:auto_generated|alt_synch_pipe_mkd:ws_dgrp
108. Source assignments for tPad_Starter_SOPC:tPad_Starter_inst|lcd_pixel_fifo:the_lcd_pixel_fifo|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_l4j1:auto_generated|alt_synch_pipe_mkd:ws_dgrp|dffpipe_nd9:dffpipe19
109. Source assignments for tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo|lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo|scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_dv31:auto_generated|a_dpfifo_k541:dpfifo|altsyncram_5vd1:FIFOram
110. Source assignments for tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo|scfifo:lcd_sgdma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_3ud1:FIFOram
111. Source assignments for tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_status_token_fifo:the_lcd_sgdma_status_token_fifo|scfifo:lcd_sgdma_status_token_fifo_status_token_fifo|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|altsyncram_5rd1:FIFOram
112. Source assignments for tPad_Starter_SOPC:tPad_Starter_inst|onchip_mem:the_onchip_mem|altsyncram:the_altsyncram|altsyncram_grb1:auto_generated
113. Source assignments for tPad_Starter_SOPC:tPad_Starter_inst|sdram:the_sdram
114. Source assignments for tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_0:the_tPad_Starter_SOPC_clock_0
115. Source assignments for tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_0:the_tPad_Starter_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer
116. Source assignments for tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_0:the_tPad_Starter_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer1
117. Source assignments for tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_0:the_tPad_Starter_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2
118. Source assignments for tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_0:the_tPad_Starter_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3
119. Source assignments for tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_0:the_tPad_Starter_SOPC_clock_0|tPad_Starter_SOPC_clock_0_bit_pipe:endofpacket_bit_pipe
120. Source assignments for tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_1:the_tPad_Starter_SOPC_clock_1
121. Source assignments for tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_1:the_tPad_Starter_SOPC_clock_1|altera_std_synchronizer:the_altera_std_synchronizer
122. Source assignments for tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_1:the_tPad_Starter_SOPC_clock_1|altera_std_synchronizer:the_altera_std_synchronizer1
123. Source assignments for tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_1:the_tPad_Starter_SOPC_clock_1|altera_std_synchronizer:the_altera_std_synchronizer2
124. Source assignments for tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_1:the_tPad_Starter_SOPC_clock_1|altera_std_synchronizer:the_altera_std_synchronizer3
125. Source assignments for tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_1:the_tPad_Starter_SOPC_clock_1|tPad_Starter_SOPC_clock_1_bit_pipe:endofpacket_bit_pipe
126. Source assignments for tPad_Starter_SOPC:tPad_Starter_inst|tri_state_bridge_avalon_slave_arbitrator:the_tri_state_bridge_avalon_slave
127. Source assignments for tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_reset_clk_50_domain_synch_module:tPad_Starter_SOPC_reset_clk_50_domain_synch
128. Source assignments for tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_reset_altpll_sys_domain_synch_module:tPad_Starter_SOPC_reset_altpll_sys_domain_synch
129. Source assignments for tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_reset_altpll_io_domain_synch_module:tPad_Starter_SOPC_reset_altpll_io_domain_synch
130. Source assignments for tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_reset_altpll_pclk_domain_synch_module:tPad_Starter_SOPC_reset_altpll_pclk_domain_synch
131. Source assignments for tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_reset_altpll_sdcard_domain_synch_module:tPad_Starter_SOPC_reset_altpll_sdcard_domain_synch
132. Source assignments for tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_d4n:auto_generated|altsyncram_1961:altsyncram4
133. Source assignments for tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|altshift_taps:desc_assembler_rtl_1|shift_taps_e4n:auto_generated|altsyncram_s1b1:altsyncram2
134. Source assignments for tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|altshift_taps:desc_assembler_rtl_2|shift_taps_p5n:auto_generated|altsyncram_m1b1:altsyncram2
135. Parameter Settings for User Entity Instance: tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo
136. Parameter Settings for User Entity Instance: tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo
137. Parameter Settings for User Entity Instance: tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo
138. Parameter Settings for User Entity Instance: tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo
139. Parameter Settings for User Entity Instance: tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data
140. Parameter Settings for User Entity Instance: tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram
141. Parameter Settings for User Entity Instance: tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag
142. Parameter Settings for User Entity Instance: tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram
143. Parameter Settings for User Entity Instance: tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_bht_module:cpu_bht
144. Parameter Settings for User Entity Instance: tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram
145. Parameter Settings for User Entity Instance: tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a
146. Parameter Settings for User Entity Instance: tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram
147. Parameter Settings for User Entity Instance: tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b
148. Parameter Settings for User Entity Instance: tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram
149. Parameter Settings for User Entity Instance: tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag
150. Parameter Settings for User Entity Instance: tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag|altsyncram:the_altsyncram
151. Parameter Settings for User Entity Instance: tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_dc_data_module:cpu_dc_data
152. Parameter Settings for User Entity Instance: tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_dc_data_module:cpu_dc_data|altsyncram:the_altsyncram
153. Parameter Settings for User Entity Instance: tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim
154. Parameter Settings for User Entity Instance: tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim|altsyncram:the_altsyncram
155. Parameter Settings for User Entity Instance: tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1
156. Parameter Settings for User Entity Instance: tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2
157. Parameter Settings for User Entity Instance: tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component
158. Parameter Settings for User Entity Instance: tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram
159. Parameter Settings for User Entity Instance: tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component
160. Parameter Settings for User Entity Instance: tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram
161. Parameter Settings for User Entity Instance: tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer
162. Parameter Settings for User Entity Instance: tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1
163. Parameter Settings for User Entity Instance: tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2
164. Parameter Settings for User Entity Instance: tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
165. Parameter Settings for User Entity Instance: tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy
166. Parameter Settings for User Entity Instance: tPad_Starter_SOPC:tPad_Starter_inst|irm:the_irm|TERASIC_IRM:irm|IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst
167. Parameter Settings for User Entity Instance: tPad_Starter_SOPC:tPad_Starter_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo
168. Parameter Settings for User Entity Instance: tPad_Starter_SOPC:tPad_Starter_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo
169. Parameter Settings for User Entity Instance: tPad_Starter_SOPC:tPad_Starter_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic
170. Parameter Settings for User Entity Instance: tPad_Starter_SOPC:tPad_Starter_inst|lcd_pixel_converter:the_lcd_pixel_converter|altera_avalon_pixel_converter:lcd_pixel_converter
171. Parameter Settings for User Entity Instance: tPad_Starter_SOPC:tPad_Starter_inst|lcd_pixel_fifo:the_lcd_pixel_fifo|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo
172. Parameter Settings for User Entity Instance: tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo|scfifo:descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo_controlbitsfifo
173. Parameter Settings for User Entity Instance: tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo|lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo|scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo
174. Parameter Settings for User Entity Instance: tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo|scfifo:lcd_sgdma_command_fifo_command_fifo
175. Parameter Settings for User Entity Instance: tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_desc_address_fifo:the_lcd_sgdma_desc_address_fifo|scfifo:lcd_sgdma_desc_address_fifo_desc_address_fifo
176. Parameter Settings for User Entity Instance: tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_status_token_fifo:the_lcd_sgdma_status_token_fifo|scfifo:lcd_sgdma_status_token_fifo_status_token_fifo
177. Parameter Settings for User Entity Instance: tPad_Starter_SOPC:tPad_Starter_inst|lcd_ta_fifo_to_dfa:the_lcd_ta_fifo_to_dfa|lcd_ta_fifo_to_dfa_fifo:lcd_ta_fifo_to_dfa_fifo
178. Parameter Settings for User Entity Instance: tPad_Starter_SOPC:tPad_Starter_inst|onchip_mem:the_onchip_mem|altsyncram:the_altsyncram
179. Parameter Settings for User Entity Instance: tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_0:the_tPad_Starter_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer
180. Parameter Settings for User Entity Instance: tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_0:the_tPad_Starter_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer1
181. Parameter Settings for User Entity Instance: tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_0:the_tPad_Starter_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2
182. Parameter Settings for User Entity Instance: tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_0:the_tPad_Starter_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3
183. Parameter Settings for User Entity Instance: tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_1:the_tPad_Starter_SOPC_clock_1|altera_std_synchronizer:the_altera_std_synchronizer
184. Parameter Settings for User Entity Instance: tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_1:the_tPad_Starter_SOPC_clock_1|altera_std_synchronizer:the_altera_std_synchronizer1
185. Parameter Settings for User Entity Instance: tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_1:the_tPad_Starter_SOPC_clock_1|altera_std_synchronizer:the_altera_std_synchronizer2
186. Parameter Settings for User Entity Instance: tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_1:the_tPad_Starter_SOPC_clock_1|altera_std_synchronizer:the_altera_std_synchronizer3
187. Parameter Settings for User Entity Instance: tPad_Starter_SOPC:tPad_Starter_inst|vga:the_vga|VGA_SINK:vga
188. Parameter Settings for Inferred Entity Instance: pzdyqx:nabboc
189. Parameter Settings for Inferred Entity Instance: sld_hub:auto_hub
190. Parameter Settings for Inferred Entity Instance: tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|altshift_taps:desc_assembler_rtl_0
191. Parameter Settings for Inferred Entity Instance: tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|altshift_taps:desc_assembler_rtl_1
192. Parameter Settings for Inferred Entity Instance: tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|altshift_taps:desc_assembler_rtl_2
193. dcfifo Parameter Settings by Entity Instance
194. scfifo Parameter Settings by Entity Instance
195. altsyncram Parameter Settings by Entity Instance
196. altmult_add Parameter Settings by Entity Instance
197. altshift_taps Parameter Settings by Entity Instance
198. Port Connectivity Checks: "tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_reset_altpll_sdcard_domain_synch_module:tPad_Starter_SOPC_reset_altpll_sdcard_domain_synch"
199. Port Connectivity Checks: "tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_reset_altpll_pclk_domain_synch_module:tPad_Starter_SOPC_reset_altpll_pclk_domain_synch"
200. Port Connectivity Checks: "tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_reset_altpll_io_domain_synch_module:tPad_Starter_SOPC_reset_altpll_io_domain_synch"
201. Port Connectivity Checks: "tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_reset_altpll_sys_domain_synch_module:tPad_Starter_SOPC_reset_altpll_sys_domain_synch"
202. Port Connectivity Checks: "tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_reset_clk_50_domain_synch_module:tPad_Starter_SOPC_reset_clk_50_domain_synch"
203. Port Connectivity Checks: "tPad_Starter_SOPC:tPad_Starter_inst|vga:the_vga|VGA_SINK:vga|vga_time_generator:vga_time_generator_instance"
204. Port Connectivity Checks: "tPad_Starter_SOPC:tPad_Starter_inst|touch_panel_spi_spi_control_port_arbitrator:the_touch_panel_spi_spi_control_port"
205. Port Connectivity Checks: "tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_1:the_tPad_Starter_SOPC_clock_1"
206. Port Connectivity Checks: "tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_0:the_tPad_Starter_SOPC_clock_0"
207. Port Connectivity Checks: "tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_0_in_arbitrator:the_tPad_Starter_SOPC_clock_0_in"
208. Port Connectivity Checks: "tPad_Starter_SOPC:tPad_Starter_inst|sysid:the_sysid"
209. Port Connectivity Checks: "tPad_Starter_SOPC:tPad_Starter_inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module"
210. Port Connectivity Checks: "tPad_Starter_SOPC:tPad_Starter_inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_lcd_sgdma_m_read_to_sdram_s1_module:rdv_fifo_for_lcd_sgdma_m_read_to_sdram_s1"
211. Port Connectivity Checks: "tPad_Starter_SOPC:tPad_Starter_inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_lcd_sgdma_descriptor_read_to_sdram_s1_module:rdv_fifo_for_lcd_sgdma_descriptor_read_to_sdram_s1"
212. Port Connectivity Checks: "tPad_Starter_SOPC:tPad_Starter_inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_cpu_data_master_to_sdram_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_s1"
213. Port Connectivity Checks: "tPad_Starter_SOPC:tPad_Starter_inst|lcd_ta_fifo_to_dfa:the_lcd_ta_fifo_to_dfa|lcd_ta_fifo_to_dfa_fifo:lcd_ta_fifo_to_dfa_fifo"
214. Port Connectivity Checks: "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo|lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo"
215. Port Connectivity Checks: "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_write_which_resides_within_lcd_sgdma:the_descriptor_write_which_resides_within_lcd_sgdma"
216. Port Connectivity Checks: "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo"
217. Port Connectivity Checks: "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma"
218. Port Connectivity Checks: "tPad_Starter_SOPC:tPad_Starter_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic"
219. Port Connectivity Checks: "tPad_Starter_SOPC:tPad_Starter_inst|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave"
220. Port Connectivity Checks: "tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard"
221. Port Connectivity Checks: "tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard_s1_arbitrator:the_clock_crossing_sdcard_s1|rdv_fifo_for_cpu_data_master_to_clock_crossing_sdcard_s1_module:rdv_fifo_for_cpu_data_master_to_clock_crossing_sdcard_s1"
222. Port Connectivity Checks: "tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard_s1_arbitrator:the_clock_crossing_sdcard_s1"
223. Port Connectivity Checks: "tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1"
224. Port Connectivity Checks: "tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1"
225. Port Connectivity Checks: "tPad_Starter_SOPC:tPad_Starter_inst|altpll:the_altpll|altpll_altpll_hfu2:sd1"
226. Port Connectivity Checks: "tPad_Starter_SOPC:tPad_Starter_inst"
227. Elapsed Time Per Partition
228. Analysis & Synthesis Messages
229. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                       ;
+------------------------------------+-----------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Jan 07 20:16:52 2015         ;
; Quartus II 64-Bit Version          ; 10.1 Build 197 01/19/2011 SP 1 SJ Web Edition ;
; Revision Name                      ; tPad_Starter                                  ;
; Top-level Entity Name              ; tPad_Starter                                  ;
; Family                             ; Cyclone IV E                                  ;
; Total logic elements               ; 8,642                                         ;
;     Total combinational functions  ; 6,537                                         ;
;     Dedicated logic registers      ; 5,152                                         ;
; Total registers                    ; 5152                                          ;
; Total pins                         ; 491                                           ;
; Total virtual pins                 ; 0                                             ;
; Total memory bits                  ; 2,194,866                                     ;
; Embedded Multiplier 9-bit elements ; 4                                             ;
; Total PLLs                         ; 1                                             ;
+------------------------------------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; tPad_Starter       ; tPad_Starter       ;
; Family name                                                                ; Cyclone IV E       ; Stratix II         ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------------------------------------+
; File Name with User-Entered Path                                                                                        ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                                                   ;
+-------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------------------------------------+
; ip/TERASIC_IRM/irda_receive_terasic.v                                                                                   ; yes             ; User Verilog HDL File                  ; D:/Files/DSD/project/tPad_Starter/ip/TERASIC_IRM/irda_receive_terasic.v                                        ;
; ip/TERASIC_VGA/VGA_SINK.v                                                                                               ; yes             ; User Verilog HDL File                  ; D:/Files/DSD/project/tPad_Starter/ip/TERASIC_VGA/VGA_SINK.v                                                    ;
; altpll.v                                                                                                                ; yes             ; User Verilog HDL File                  ; D:/Files/DSD/project/tPad_Starter/altpll.v                                                                     ;
; vga.v                                                                                                                   ; yes             ; User Verilog HDL File                  ; D:/Files/DSD/project/tPad_Starter/vga.v                                                                        ;
; ip/TERASIC_IRM/TERASIC_IRM.v                                                                                            ; yes             ; User Verilog HDL File                  ; D:/Files/DSD/project/tPad_Starter/ip/TERASIC_IRM/TERASIC_IRM.v                                                 ;
; ../../../../mika/altera/10.1sp1/ip/altera/sopc_builder_ip/altera_avalon_pixel_converter/altera_avalon_pixel_converter.v ; yes             ; User Verilog HDL File                  ; D:/mika/altera/10.1sp1/ip/altera/sopc_builder_ip/altera_avalon_pixel_converter/altera_avalon_pixel_converter.v ;
; irm.v                                                                                                                   ; yes             ; User Verilog HDL File                  ; D:/Files/DSD/project/tPad_Starter/irm.v                                                                        ;
; lcd_pixel_converter.v                                                                                                   ; yes             ; User Verilog HDL File                  ; D:/Files/DSD/project/tPad_Starter/lcd_pixel_converter.v                                                        ;
; ip/TERASIC_VGA/vga_time_generator.v                                                                                     ; yes             ; Auto-Found Verilog HDL File            ; D:/Files/DSD/project/tPad_Starter/ip/TERASIC_VGA/vga_time_generator.v                                          ;
; tpad_starter.v                                                                                                          ; yes             ; Auto-Found Verilog HDL File            ; D:/Files/DSD/project/tPad_Starter/tpad_starter.v                                                               ;
; tpad_starter_sopc.v                                                                                                     ; yes             ; Auto-Found Verilog HDL File            ; D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v                                                          ;
; clock_crossing_io.v                                                                                                     ; yes             ; Auto-Found Verilog HDL File            ; D:/Files/DSD/project/tPad_Starter/clock_crossing_io.v                                                          ;
; dcfifo.tdf                                                                                                              ; yes             ; Megafunction                           ; d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/dcfifo.tdf                                              ;
; db/dcfifo_ivf1.tdf                                                                                                      ; yes             ; Auto-Generated Megafunction            ; D:/Files/DSD/project/tPad_Starter/db/dcfifo_ivf1.tdf                                                           ;
; db/a_graycounter_q57.tdf                                                                                                ; yes             ; Auto-Generated Megafunction            ; D:/Files/DSD/project/tPad_Starter/db/a_graycounter_q57.tdf                                                     ;
; db/a_graycounter_mjc.tdf                                                                                                ; yes             ; Auto-Generated Megafunction            ; D:/Files/DSD/project/tPad_Starter/db/a_graycounter_mjc.tdf                                                     ;
; db/a_graycounter_ljc.tdf                                                                                                ; yes             ; Auto-Generated Megafunction            ; D:/Files/DSD/project/tPad_Starter/db/a_graycounter_ljc.tdf                                                     ;
; db/altsyncram_ij31.tdf                                                                                                  ; yes             ; Auto-Generated Megafunction            ; D:/Files/DSD/project/tPad_Starter/db/altsyncram_ij31.tdf                                                       ;
; db/alt_synch_pipe_fkd.tdf                                                                                               ; yes             ; Auto-Generated Megafunction            ; D:/Files/DSD/project/tPad_Starter/db/alt_synch_pipe_fkd.tdf                                                    ;
; db/dffpipe_ed9.tdf                                                                                                      ; yes             ; Auto-Generated Megafunction            ; D:/Files/DSD/project/tPad_Starter/db/dffpipe_ed9.tdf                                                           ;
; db/alt_synch_pipe_gkd.tdf                                                                                               ; yes             ; Auto-Generated Megafunction            ; D:/Files/DSD/project/tPad_Starter/db/alt_synch_pipe_gkd.tdf                                                    ;
; db/dffpipe_fd9.tdf                                                                                                      ; yes             ; Auto-Generated Megafunction            ; D:/Files/DSD/project/tPad_Starter/db/dffpipe_fd9.tdf                                                           ;
; db/cmpr_966.tdf                                                                                                         ; yes             ; Auto-Generated Megafunction            ; D:/Files/DSD/project/tPad_Starter/db/cmpr_966.tdf                                                              ;
; db/mux_j28.tdf                                                                                                          ; yes             ; Auto-Generated Megafunction            ; D:/Files/DSD/project/tPad_Starter/db/mux_j28.tdf                                                               ;
; db/dcfifo_75g1.tdf                                                                                                      ; yes             ; Auto-Generated Megafunction            ; D:/Files/DSD/project/tPad_Starter/db/dcfifo_75g1.tdf                                                           ;
; db/a_gray2bin_ugb.tdf                                                                                                   ; yes             ; Auto-Generated Megafunction            ; D:/Files/DSD/project/tPad_Starter/db/a_gray2bin_ugb.tdf                                                        ;
; db/a_graycounter_t57.tdf                                                                                                ; yes             ; Auto-Generated Megafunction            ; D:/Files/DSD/project/tPad_Starter/db/a_graycounter_t57.tdf                                                     ;
; db/a_graycounter_pjc.tdf                                                                                                ; yes             ; Auto-Generated Megafunction            ; D:/Files/DSD/project/tPad_Starter/db/a_graycounter_pjc.tdf                                                     ;
; db/a_graycounter_ojc.tdf                                                                                                ; yes             ; Auto-Generated Megafunction            ; D:/Files/DSD/project/tPad_Starter/db/a_graycounter_ojc.tdf                                                     ;
; db/altsyncram_qj31.tdf                                                                                                  ; yes             ; Auto-Generated Megafunction            ; D:/Files/DSD/project/tPad_Starter/db/altsyncram_qj31.tdf                                                       ;
; db/alt_synch_pipe_ikd.tdf                                                                                               ; yes             ; Auto-Generated Megafunction            ; D:/Files/DSD/project/tPad_Starter/db/alt_synch_pipe_ikd.tdf                                                    ;
; db/dffpipe_hd9.tdf                                                                                                      ; yes             ; Auto-Generated Megafunction            ; D:/Files/DSD/project/tPad_Starter/db/dffpipe_hd9.tdf                                                           ;
; db/dffpipe_gd9.tdf                                                                                                      ; yes             ; Auto-Generated Megafunction            ; D:/Files/DSD/project/tPad_Starter/db/dffpipe_gd9.tdf                                                           ;
; db/alt_synch_pipe_jkd.tdf                                                                                               ; yes             ; Auto-Generated Megafunction            ; D:/Files/DSD/project/tPad_Starter/db/alt_synch_pipe_jkd.tdf                                                    ;
; db/dffpipe_id9.tdf                                                                                                      ; yes             ; Auto-Generated Megafunction            ; D:/Files/DSD/project/tPad_Starter/db/dffpipe_id9.tdf                                                           ;
; db/cmpr_b66.tdf                                                                                                         ; yes             ; Auto-Generated Megafunction            ; D:/Files/DSD/project/tPad_Starter/db/cmpr_b66.tdf                                                              ;
; db/cmpr_a66.tdf                                                                                                         ; yes             ; Auto-Generated Megafunction            ; D:/Files/DSD/project/tPad_Starter/db/cmpr_a66.tdf                                                              ;
; clock_crossing_sdcard.v                                                                                                 ; yes             ; Auto-Found Verilog HDL File            ; D:/Files/DSD/project/tPad_Starter/clock_crossing_sdcard.v                                                      ;
; db/dcfifo_00g1.tdf                                                                                                      ; yes             ; Auto-Generated Megafunction            ; D:/Files/DSD/project/tPad_Starter/db/dcfifo_00g1.tdf                                                           ;
; db/altsyncram_0k31.tdf                                                                                                  ; yes             ; Auto-Generated Megafunction            ; D:/Files/DSD/project/tPad_Starter/db/altsyncram_0k31.tdf                                                       ;
; db/alt_synch_pipe_hkd.tdf                                                                                               ; yes             ; Auto-Generated Megafunction            ; D:/Files/DSD/project/tPad_Starter/db/alt_synch_pipe_hkd.tdf                                                    ;
; db/dffpipe_jd9.tdf                                                                                                      ; yes             ; Auto-Generated Megafunction            ; D:/Files/DSD/project/tPad_Starter/db/dffpipe_jd9.tdf                                                           ;
; db/alt_synch_pipe_kkd.tdf                                                                                               ; yes             ; Auto-Generated Megafunction            ; D:/Files/DSD/project/tPad_Starter/db/alt_synch_pipe_kkd.tdf                                                    ;
; db/dffpipe_kd9.tdf                                                                                                      ; yes             ; Auto-Generated Megafunction            ; D:/Files/DSD/project/tPad_Starter/db/dffpipe_kd9.tdf                                                           ;
; db/dcfifo_45g1.tdf                                                                                                      ; yes             ; Auto-Generated Megafunction            ; D:/Files/DSD/project/tPad_Starter/db/dcfifo_45g1.tdf                                                           ;
; db/a_gray2bin_6ib.tdf                                                                                                   ; yes             ; Auto-Generated Megafunction            ; D:/Files/DSD/project/tPad_Starter/db/a_gray2bin_6ib.tdf                                                        ;
; db/a_graycounter_577.tdf                                                                                                ; yes             ; Auto-Generated Megafunction            ; D:/Files/DSD/project/tPad_Starter/db/a_graycounter_577.tdf                                                     ;
; db/a_graycounter_1lc.tdf                                                                                                ; yes             ; Auto-Generated Megafunction            ; D:/Files/DSD/project/tPad_Starter/db/a_graycounter_1lc.tdf                                                     ;
; db/a_graycounter_0lc.tdf                                                                                                ; yes             ; Auto-Generated Megafunction            ; D:/Files/DSD/project/tPad_Starter/db/a_graycounter_0lc.tdf                                                     ;
; db/altsyncram_sj31.tdf                                                                                                  ; yes             ; Auto-Generated Megafunction            ; D:/Files/DSD/project/tPad_Starter/db/altsyncram_sj31.tdf                                                       ;
; db/alt_synch_pipe_qld.tdf                                                                                               ; yes             ; Auto-Generated Megafunction            ; D:/Files/DSD/project/tPad_Starter/db/alt_synch_pipe_qld.tdf                                                    ;
; db/dffpipe_pe9.tdf                                                                                                      ; yes             ; Auto-Generated Megafunction            ; D:/Files/DSD/project/tPad_Starter/db/dffpipe_pe9.tdf                                                           ;
; db/dffpipe_oe9.tdf                                                                                                      ; yes             ; Auto-Generated Megafunction            ; D:/Files/DSD/project/tPad_Starter/db/dffpipe_oe9.tdf                                                           ;
; db/alt_synch_pipe_rld.tdf                                                                                               ; yes             ; Auto-Generated Megafunction            ; D:/Files/DSD/project/tPad_Starter/db/alt_synch_pipe_rld.tdf                                                    ;
; db/dffpipe_qe9.tdf                                                                                                      ; yes             ; Auto-Generated Megafunction            ; D:/Files/DSD/project/tPad_Starter/db/dffpipe_qe9.tdf                                                           ;
; cpu.v                                                                                                                   ; yes             ; Encrypted Auto-Found Verilog HDL File  ; D:/Files/DSD/project/tPad_Starter/cpu.v                                                                        ;
; cpu_test_bench.v                                                                                                        ; yes             ; Auto-Found Verilog HDL File            ; D:/Files/DSD/project/tPad_Starter/cpu_test_bench.v                                                             ;
; altsyncram.tdf                                                                                                          ; yes             ; Megafunction                           ; d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/altsyncram.tdf                                          ;
; db/altsyncram_cjd1.tdf                                                                                                  ; yes             ; Auto-Generated Megafunction            ; D:/Files/DSD/project/tPad_Starter/db/altsyncram_cjd1.tdf                                                       ;
; db/altsyncram_m5g1.tdf                                                                                                  ; yes             ; Auto-Generated Megafunction            ; D:/Files/DSD/project/tPad_Starter/db/altsyncram_m5g1.tdf                                                       ;
; cpu_ic_tag_ram.mif                                                                                                      ; yes             ; Auto-Found Memory Initialization File  ; D:/Files/DSD/project/tPad_Starter/cpu_ic_tag_ram.mif                                                           ;
; db/altsyncram_bpf1.tdf                                                                                                  ; yes             ; Auto-Generated Megafunction            ; D:/Files/DSD/project/tPad_Starter/db/altsyncram_bpf1.tdf                                                       ;
; cpu_bht_ram.mif                                                                                                         ; yes             ; Auto-Found Memory Initialization File  ; D:/Files/DSD/project/tPad_Starter/cpu_bht_ram.mif                                                              ;
; db/altsyncram_b7f1.tdf                                                                                                  ; yes             ; Auto-Generated Megafunction            ; D:/Files/DSD/project/tPad_Starter/db/altsyncram_b7f1.tdf                                                       ;
; cpu_rf_ram_a.mif                                                                                                        ; yes             ; Auto-Found Memory Initialization File  ; D:/Files/DSD/project/tPad_Starter/cpu_rf_ram_a.mif                                                             ;
; db/altsyncram_c7f1.tdf                                                                                                  ; yes             ; Auto-Generated Megafunction            ; D:/Files/DSD/project/tPad_Starter/db/altsyncram_c7f1.tdf                                                       ;
; cpu_rf_ram_b.mif                                                                                                        ; yes             ; Auto-Found Memory Initialization File  ; D:/Files/DSD/project/tPad_Starter/cpu_rf_ram_b.mif                                                             ;
; db/altsyncram_bef1.tdf                                                                                                  ; yes             ; Auto-Generated Megafunction            ; D:/Files/DSD/project/tPad_Starter/db/altsyncram_bef1.tdf                                                       ;
; cpu_dc_tag_ram.mif                                                                                                      ; yes             ; Auto-Found Memory Initialization File  ; D:/Files/DSD/project/tPad_Starter/cpu_dc_tag_ram.mif                                                           ;
; db/altsyncram_kdf1.tdf                                                                                                  ; yes             ; Auto-Generated Megafunction            ; D:/Files/DSD/project/tPad_Starter/db/altsyncram_kdf1.tdf                                                       ;
; db/altsyncram_r3d1.tdf                                                                                                  ; yes             ; Auto-Generated Megafunction            ; D:/Files/DSD/project/tPad_Starter/db/altsyncram_r3d1.tdf                                                       ;
; cpu_mult_cell.v                                                                                                         ; yes             ; Auto-Found Verilog HDL File            ; D:/Files/DSD/project/tPad_Starter/cpu_mult_cell.v                                                              ;
; altmult_add.tdf                                                                                                         ; yes             ; Megafunction                           ; d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/altmult_add.tdf                                         ;
; db/mult_add_mgr2.tdf                                                                                                    ; yes             ; Auto-Generated Megafunction            ; D:/Files/DSD/project/tPad_Starter/db/mult_add_mgr2.tdf                                                         ;
; db/ded_mult_ks81.tdf                                                                                                    ; yes             ; Auto-Generated Megafunction            ; D:/Files/DSD/project/tPad_Starter/db/ded_mult_ks81.tdf                                                         ;
; db/dffpipe_93c.tdf                                                                                                      ; yes             ; Auto-Generated Megafunction            ; D:/Files/DSD/project/tPad_Starter/db/dffpipe_93c.tdf                                                           ;
; db/mult_add_ogr2.tdf                                                                                                    ; yes             ; Auto-Generated Megafunction            ; D:/Files/DSD/project/tPad_Starter/db/mult_add_ogr2.tdf                                                         ;
; db/altsyncram_f572.tdf                                                                                                  ; yes             ; Auto-Generated Megafunction            ; D:/Files/DSD/project/tPad_Starter/db/altsyncram_f572.tdf                                                       ;
; cpu_ociram_default_contents.mif                                                                                         ; yes             ; Auto-Found Memory Initialization File  ; D:/Files/DSD/project/tPad_Starter/cpu_ociram_default_contents.mif                                              ;
; cpu_oci_test_bench.v                                                                                                    ; yes             ; Auto-Found Verilog HDL File            ; D:/Files/DSD/project/tPad_Starter/cpu_oci_test_bench.v                                                         ;
; db/altsyncram_0a02.tdf                                                                                                  ; yes             ; Auto-Generated Megafunction            ; D:/Files/DSD/project/tPad_Starter/db/altsyncram_0a02.tdf                                                       ;
; cpu_jtag_debug_module_wrapper.v                                                                                         ; yes             ; Auto-Found Verilog HDL File            ; D:/Files/DSD/project/tPad_Starter/cpu_jtag_debug_module_wrapper.v                                              ;
; cpu_jtag_debug_module_tck.v                                                                                             ; yes             ; Auto-Found Verilog HDL File            ; D:/Files/DSD/project/tPad_Starter/cpu_jtag_debug_module_tck.v                                                  ;
; altera_std_synchronizer.v                                                                                               ; yes             ; Megafunction                           ; d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/altera_std_synchronizer.v                               ;
; cpu_jtag_debug_module_sysclk.v                                                                                          ; yes             ; Auto-Found Verilog HDL File            ; D:/Files/DSD/project/tPad_Starter/cpu_jtag_debug_module_sysclk.v                                               ;
; sld_virtual_jtag_basic.v                                                                                                ; yes             ; Megafunction                           ; d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                ;
; jtag_uart.v                                                                                                             ; yes             ; Auto-Found Verilog HDL File            ; D:/Files/DSD/project/tPad_Starter/jtag_uart.v                                                                  ;
; scfifo.tdf                                                                                                              ; yes             ; Megafunction                           ; d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/scfifo.tdf                                              ;
; db/scfifo_jr21.tdf                                                                                                      ; yes             ; Auto-Generated Megafunction            ; D:/Files/DSD/project/tPad_Starter/db/scfifo_jr21.tdf                                                           ;
; db/a_dpfifo_q131.tdf                                                                                                    ; yes             ; Auto-Generated Megafunction            ; D:/Files/DSD/project/tPad_Starter/db/a_dpfifo_q131.tdf                                                         ;
; db/a_fefifo_7cf.tdf                                                                                                     ; yes             ; Auto-Generated Megafunction            ; D:/Files/DSD/project/tPad_Starter/db/a_fefifo_7cf.tdf                                                          ;
; db/cntr_do7.tdf                                                                                                         ; yes             ; Auto-Generated Megafunction            ; D:/Files/DSD/project/tPad_Starter/db/cntr_do7.tdf                                                              ;
; db/dpram_nl21.tdf                                                                                                       ; yes             ; Auto-Generated Megafunction            ; D:/Files/DSD/project/tPad_Starter/db/dpram_nl21.tdf                                                            ;
; db/altsyncram_r1m1.tdf                                                                                                  ; yes             ; Auto-Generated Megafunction            ; D:/Files/DSD/project/tPad_Starter/db/altsyncram_r1m1.tdf                                                       ;
; db/cntr_1ob.tdf                                                                                                         ; yes             ; Auto-Generated Megafunction            ; D:/Files/DSD/project/tPad_Starter/db/cntr_1ob.tdf                                                              ;
; alt_jtag_atlantic.v                                                                                                     ; yes             ; Encrypted Megafunction                 ; d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                     ;
; lcd.v                                                                                                                   ; yes             ; Auto-Found Verilog HDL File            ; D:/Files/DSD/project/tPad_Starter/lcd.v                                                                        ;
; lcd_64_to_32_bits_dfa.v                                                                                                 ; yes             ; Auto-Found Verilog HDL File            ; D:/Files/DSD/project/tPad_Starter/lcd_64_to_32_bits_dfa.v                                                      ;
; lcd_pixel_fifo.v                                                                                                        ; yes             ; Auto-Found Verilog HDL File            ; D:/Files/DSD/project/tPad_Starter/lcd_pixel_fifo.v                                                             ;
; db/dcfifo_l4j1.tdf                                                                                                      ; yes             ; Auto-Generated Megafunction            ; D:/Files/DSD/project/tPad_Starter/db/dcfifo_l4j1.tdf                                                           ;
; db/a_gray2bin_tgb.tdf                                                                                                   ; yes             ; Auto-Generated Megafunction            ; D:/Files/DSD/project/tPad_Starter/db/a_gray2bin_tgb.tdf                                                        ;
; db/a_graycounter_s57.tdf                                                                                                ; yes             ; Auto-Generated Megafunction            ; D:/Files/DSD/project/tPad_Starter/db/a_graycounter_s57.tdf                                                     ;
; db/a_graycounter_qjc.tdf                                                                                                ; yes             ; Auto-Generated Megafunction            ; D:/Files/DSD/project/tPad_Starter/db/a_graycounter_qjc.tdf                                                     ;
; db/a_graycounter_njc.tdf                                                                                                ; yes             ; Auto-Generated Megafunction            ; D:/Files/DSD/project/tPad_Starter/db/a_graycounter_njc.tdf                                                     ;
; db/altsyncram_ak31.tdf                                                                                                  ; yes             ; Auto-Generated Megafunction            ; D:/Files/DSD/project/tPad_Starter/db/altsyncram_ak31.tdf                                                       ;
; db/alt_synch_pipe_lkd.tdf                                                                                               ; yes             ; Auto-Generated Megafunction            ; D:/Files/DSD/project/tPad_Starter/db/alt_synch_pipe_lkd.tdf                                                    ;
; db/dffpipe_ld9.tdf                                                                                                      ; yes             ; Auto-Generated Megafunction            ; D:/Files/DSD/project/tPad_Starter/db/dffpipe_ld9.tdf                                                           ;
; db/dffpipe_md9.tdf                                                                                                      ; yes             ; Auto-Generated Megafunction            ; D:/Files/DSD/project/tPad_Starter/db/dffpipe_md9.tdf                                                           ;
; db/alt_synch_pipe_mkd.tdf                                                                                               ; yes             ; Auto-Generated Megafunction            ; D:/Files/DSD/project/tPad_Starter/db/alt_synch_pipe_mkd.tdf                                                    ;
; db/dffpipe_nd9.tdf                                                                                                      ; yes             ; Auto-Generated Megafunction            ; D:/Files/DSD/project/tPad_Starter/db/dffpipe_nd9.tdf                                                           ;
; db/cmpr_e66.tdf                                                                                                         ; yes             ; Auto-Generated Megafunction            ; D:/Files/DSD/project/tPad_Starter/db/cmpr_e66.tdf                                                              ;
; lcd_sgdma.v                                                                                                             ; yes             ; Auto-Found Verilog HDL File            ; D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v                                                                  ;
; a_fffifo.tdf                                                                                                            ; yes             ; Megafunction                           ; d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/a_fffifo.tdf                                            ;
; lpm_ff.tdf                                                                                                              ; yes             ; Megafunction                           ; d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/lpm_ff.tdf                                              ;
; lpm_mux.tdf                                                                                                             ; yes             ; Megafunction                           ; d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/lpm_mux.tdf                                             ;
; db/mux_drc.tdf                                                                                                          ; yes             ; Auto-Generated Megafunction            ; D:/Files/DSD/project/tPad_Starter/db/mux_drc.tdf                                                               ;
; lpm_counter.tdf                                                                                                         ; yes             ; Megafunction                           ; d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/lpm_counter.tdf                                         ;
; db/cntr_0bf.tdf                                                                                                         ; yes             ; Auto-Generated Megafunction            ; D:/Files/DSD/project/tPad_Starter/db/cntr_0bf.tdf                                                              ;
; a_fefifo.tdf                                                                                                            ; yes             ; Megafunction                           ; d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/a_fefifo.tdf                                            ;
; lpm_compare.tdf                                                                                                         ; yes             ; Megafunction                           ; d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/lpm_compare.tdf                                         ;
; db/cmpr_6fg.tdf                                                                                                         ; yes             ; Auto-Generated Megafunction            ; D:/Files/DSD/project/tPad_Starter/db/cmpr_6fg.tdf                                                              ;
; db/scfifo_dv31.tdf                                                                                                      ; yes             ; Auto-Generated Megafunction            ; D:/Files/DSD/project/tPad_Starter/db/scfifo_dv31.tdf                                                           ;
; db/a_dpfifo_k541.tdf                                                                                                    ; yes             ; Auto-Generated Megafunction            ; D:/Files/DSD/project/tPad_Starter/db/a_dpfifo_k541.tdf                                                         ;
; db/altsyncram_5vd1.tdf                                                                                                  ; yes             ; Auto-Generated Megafunction            ; D:/Files/DSD/project/tPad_Starter/db/altsyncram_5vd1.tdf                                                       ;
; db/cmpr_is8.tdf                                                                                                         ; yes             ; Auto-Generated Megafunction            ; D:/Files/DSD/project/tPad_Starter/db/cmpr_is8.tdf                                                              ;
; db/cntr_vnb.tdf                                                                                                         ; yes             ; Auto-Generated Megafunction            ; D:/Files/DSD/project/tPad_Starter/db/cntr_vnb.tdf                                                              ;
; db/cntr_co7.tdf                                                                                                         ; yes             ; Auto-Generated Megafunction            ; D:/Files/DSD/project/tPad_Starter/db/cntr_co7.tdf                                                              ;
; db/cntr_0ob.tdf                                                                                                         ; yes             ; Auto-Generated Megafunction            ; D:/Files/DSD/project/tPad_Starter/db/cntr_0ob.tdf                                                              ;
; db/scfifo_kc31.tdf                                                                                                      ; yes             ; Auto-Generated Megafunction            ; D:/Files/DSD/project/tPad_Starter/db/scfifo_kc31.tdf                                                           ;
; db/a_dpfifo_ri31.tdf                                                                                                    ; yes             ; Auto-Generated Megafunction            ; D:/Files/DSD/project/tPad_Starter/db/a_dpfifo_ri31.tdf                                                         ;
; db/altsyncram_3ud1.tdf                                                                                                  ; yes             ; Auto-Generated Megafunction            ; D:/Files/DSD/project/tPad_Starter/db/altsyncram_3ud1.tdf                                                       ;
; db/cmpr_es8.tdf                                                                                                         ; yes             ; Auto-Generated Megafunction            ; D:/Files/DSD/project/tPad_Starter/db/cmpr_es8.tdf                                                              ;
; db/cntr_8o7.tdf                                                                                                         ; yes             ; Auto-Generated Megafunction            ; D:/Files/DSD/project/tPad_Starter/db/cntr_8o7.tdf                                                              ;
; db/cntr_snb.tdf                                                                                                         ; yes             ; Auto-Generated Megafunction            ; D:/Files/DSD/project/tPad_Starter/db/cntr_snb.tdf                                                              ;
; db/mux_rsc.tdf                                                                                                          ; yes             ; Auto-Generated Megafunction            ; D:/Files/DSD/project/tPad_Starter/db/mux_rsc.tdf                                                               ;
; db/scfifo_5b31.tdf                                                                                                      ; yes             ; Auto-Generated Megafunction            ; D:/Files/DSD/project/tPad_Starter/db/scfifo_5b31.tdf                                                           ;
; db/a_dpfifo_ch31.tdf                                                                                                    ; yes             ; Auto-Generated Megafunction            ; D:/Files/DSD/project/tPad_Starter/db/a_dpfifo_ch31.tdf                                                         ;
; db/altsyncram_5rd1.tdf                                                                                                  ; yes             ; Auto-Generated Megafunction            ; D:/Files/DSD/project/tPad_Starter/db/altsyncram_5rd1.tdf                                                       ;
; lcd_ta_fifo_to_dfa.v                                                                                                    ; yes             ; Auto-Found Verilog HDL File            ; D:/Files/DSD/project/tPad_Starter/lcd_ta_fifo_to_dfa.v                                                         ;
; lcd_ta_fifo_to_dfa_fifo.v                                                                                               ; yes             ; Auto-Found Verilog HDL File            ; D:/Files/DSD/project/tPad_Starter/lcd_ta_fifo_to_dfa_fifo.v                                                    ;
; lcd_ta_sgdma_to_fifo.v                                                                                                  ; yes             ; Auto-Found Verilog HDL File            ; D:/Files/DSD/project/tPad_Starter/lcd_ta_sgdma_to_fifo.v                                                       ;
; onchip_mem.v                                                                                                            ; yes             ; Auto-Found Verilog HDL File            ; D:/Files/DSD/project/tPad_Starter/onchip_mem.v                                                                 ;
; db/altsyncram_grb1.tdf                                                                                                  ; yes             ; Auto-Generated Megafunction            ; D:/Files/DSD/project/tPad_Starter/db/altsyncram_grb1.tdf                                                       ;
; onchip_mem.hex                                                                                                          ; yes             ; Auto-Found Memory Initialization File  ; D:/Files/DSD/project/tPad_Starter/onchip_mem.hex                                                               ;
; db/decode_rsa.tdf                                                                                                       ; yes             ; Auto-Generated Megafunction            ; D:/Files/DSD/project/tPad_Starter/db/decode_rsa.tdf                                                            ;
; db/mux_oob.tdf                                                                                                          ; yes             ; Auto-Generated Megafunction            ; D:/Files/DSD/project/tPad_Starter/db/mux_oob.tdf                                                               ;
; sd_clk.v                                                                                                                ; yes             ; Auto-Found Verilog HDL File            ; D:/Files/DSD/project/tPad_Starter/sd_clk.v                                                                     ;
; sd_cmd.v                                                                                                                ; yes             ; Auto-Found Verilog HDL File            ; D:/Files/DSD/project/tPad_Starter/sd_cmd.v                                                                     ;
; sd_dat.v                                                                                                                ; yes             ; Auto-Found Verilog HDL File            ; D:/Files/DSD/project/tPad_Starter/sd_dat.v                                                                     ;
; sd_wp_n.v                                                                                                               ; yes             ; Auto-Found Verilog HDL File            ; D:/Files/DSD/project/tPad_Starter/sd_wp_n.v                                                                    ;
; sdram.v                                                                                                                 ; yes             ; Auto-Found Verilog HDL File            ; D:/Files/DSD/project/tPad_Starter/sdram.v                                                                      ;
; sysid.v                                                                                                                 ; yes             ; Auto-Found Verilog HDL File            ; D:/Files/DSD/project/tPad_Starter/sysid.v                                                                      ;
; tpad_starter_sopc_clock_0.v                                                                                             ; yes             ; Auto-Found Verilog HDL File            ; D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc_clock_0.v                                                  ;
; tpad_starter_sopc_clock_1.v                                                                                             ; yes             ; Auto-Found Verilog HDL File            ; D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc_clock_1.v                                                  ;
; timer.v                                                                                                                 ; yes             ; Auto-Found Verilog HDL File            ; D:/Files/DSD/project/tPad_Starter/timer.v                                                                      ;
; touch_panel_busy.v                                                                                                      ; yes             ; Auto-Found Verilog HDL File            ; D:/Files/DSD/project/tPad_Starter/touch_panel_busy.v                                                           ;
; touch_panel_penirq_n.v                                                                                                  ; yes             ; Auto-Found Verilog HDL File            ; D:/Files/DSD/project/tPad_Starter/touch_panel_penirq_n.v                                                       ;
; touch_panel_spi.v                                                                                                       ; yes             ; Auto-Found Verilog HDL File            ; D:/Files/DSD/project/tPad_Starter/touch_panel_spi.v                                                            ;
; pzdyqx.vhd                                                                                                              ; yes             ; Encrypted Megafunction                 ; d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/pzdyqx.vhd                                              ;
; sld_hub.vhd                                                                                                             ; yes             ; Encrypted Megafunction                 ; d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/sld_hub.vhd                                             ;
; sld_rom_sr.vhd                                                                                                          ; yes             ; Encrypted Megafunction                 ; d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                          ;
; altshift_taps.tdf                                                                                                       ; yes             ; Megafunction                           ; d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/altshift_taps.tdf                                       ;
; db/shift_taps_d4n.tdf                                                                                                   ; yes             ; Auto-Generated Megafunction            ; D:/Files/DSD/project/tPad_Starter/db/shift_taps_d4n.tdf                                                        ;
; db/altsyncram_1961.tdf                                                                                                  ; yes             ; Auto-Generated Megafunction            ; D:/Files/DSD/project/tPad_Starter/db/altsyncram_1961.tdf                                                       ;
; db/add_sub_24e.tdf                                                                                                      ; yes             ; Auto-Generated Megafunction            ; D:/Files/DSD/project/tPad_Starter/db/add_sub_24e.tdf                                                           ;
; db/cntr_6pf.tdf                                                                                                         ; yes             ; Auto-Generated Megafunction            ; D:/Files/DSD/project/tPad_Starter/db/cntr_6pf.tdf                                                              ;
; db/cmpr_ogc.tdf                                                                                                         ; yes             ; Auto-Generated Megafunction            ; D:/Files/DSD/project/tPad_Starter/db/cmpr_ogc.tdf                                                              ;
; db/cntr_p8h.tdf                                                                                                         ; yes             ; Auto-Generated Megafunction            ; D:/Files/DSD/project/tPad_Starter/db/cntr_p8h.tdf                                                              ;
; db/shift_taps_e4n.tdf                                                                                                   ; yes             ; Auto-Generated Megafunction            ; D:/Files/DSD/project/tPad_Starter/db/shift_taps_e4n.tdf                                                        ;
; db/altsyncram_s1b1.tdf                                                                                                  ; yes             ; Auto-Generated Megafunction            ; D:/Files/DSD/project/tPad_Starter/db/altsyncram_s1b1.tdf                                                       ;
; db/cntr_4pf.tdf                                                                                                         ; yes             ; Auto-Generated Megafunction            ; D:/Files/DSD/project/tPad_Starter/db/cntr_4pf.tdf                                                              ;
; db/cntr_r8h.tdf                                                                                                         ; yes             ; Auto-Generated Megafunction            ; D:/Files/DSD/project/tPad_Starter/db/cntr_r8h.tdf                                                              ;
; db/shift_taps_p5n.tdf                                                                                                   ; yes             ; Auto-Generated Megafunction            ; D:/Files/DSD/project/tPad_Starter/db/shift_taps_p5n.tdf                                                        ;
; db/altsyncram_m1b1.tdf                                                                                                  ; yes             ; Auto-Generated Megafunction            ; D:/Files/DSD/project/tPad_Starter/db/altsyncram_m1b1.tdf                                                       ;
+-------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                 ;
+---------------------------------------------+-----------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                         ;
+---------------------------------------------+-----------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 8,642                                                                                         ;
;                                             ;                                                                                               ;
; Total combinational functions               ; 6537                                                                                          ;
; Logic element usage by number of LUT inputs ;                                                                                               ;
;     -- 4 input functions                    ; 3395                                                                                          ;
;     -- 3 input functions                    ; 2148                                                                                          ;
;     -- <=2 input functions                  ; 994                                                                                           ;
;                                             ;                                                                                               ;
; Logic elements by mode                      ;                                                                                               ;
;     -- normal mode                          ; 5915                                                                                          ;
;     -- arithmetic mode                      ; 622                                                                                           ;
;                                             ;                                                                                               ;
; Total registers                             ; 5152                                                                                          ;
;     -- Dedicated logic registers            ; 5152                                                                                          ;
;     -- I/O registers                        ; 0                                                                                             ;
;                                             ;                                                                                               ;
; I/O pins                                    ; 491                                                                                           ;
; Total memory bits                           ; 2194866                                                                                       ;
; Embedded Multiplier 9-bit elements          ; 4                                                                                             ;
; Total PLLs                                  ; 1                                                                                             ;
;     -- PLLs                                 ; 1                                                                                             ;
;                                             ;                                                                                               ;
; Maximum fan-out node                        ; tPad_Starter_SOPC:tPad_Starter_inst|altpll:the_altpll|altpll_altpll_hfu2:sd1|wire_pll7_clk[0] ;
; Maximum fan-out                             ; 5682                                                                                          ;
; Total fan-out                               ; 54073                                                                                         ;
; Average fan-out                             ; 3.98                                                                                          ;
+---------------------------------------------+-----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                                                                ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Library Name ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |tPad_Starter                                                                                                                                                             ; 6537 (2)          ; 5152 (0)     ; 2194866     ; 4            ; 0       ; 2         ; 491  ; 0            ; |tPad_Starter                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;              ;
;    |pzdyqx:nabboc|                                                                                                                                                        ; 116 (0)           ; 72 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|pzdyqx:nabboc                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;              ;
;       |pzdyqx_impl:pzdyqx_impl_inst|                                                                                                                                      ; 116 (9)           ; 72 (9)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;              ;
;          |CJQJ5354:TWMW7206|                                                                                                                                              ; 22 (22)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|CJQJ5354:TWMW7206                                                                                                                                                                                                                                                                                                                                                                                                                                          ;              ;
;          |MDCK2395:\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1|                                                                                                  ; 53 (23)           ; 28 (8)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|MDCK2395:\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1                                                                                                                                                                                                                                                                                                                                                                                              ;              ;
;             |CJQJ5354:AJQA6937|                                                                                                                                           ; 30 (30)           ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|MDCK2395:\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1|CJQJ5354:AJQA6937                                                                                                                                                                                                                                                                                                                                                                            ;              ;
;          |PZMU7345:HHRH5434|                                                                                                                                              ; 13 (13)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434                                                                                                                                                                                                                                                                                                                                                                                                                                          ;              ;
;          |VELJ8121:JDCF0099|                                                                                                                                              ; 19 (19)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099                                                                                                                                                                                                                                                                                                                                                                                                                                          ;              ;
;    |sld_hub:auto_hub|                                                                                                                                                     ; 140 (100)         ; 88 (59)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;              ;
;       |sld_rom_sr:hub_info_reg|                                                                                                                                           ; 23 (23)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|sld_hub:auto_hub|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;              ;
;       |sld_shadow_jsm:shadow_jsm|                                                                                                                                         ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;              ;
;    |tPad_Starter_SOPC:tPad_Starter_inst|                                                                                                                                  ; 6279 (0)          ; 4992 (0)     ; 2194866     ; 4            ; 0       ; 2         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;              ;
;       |altpll:the_altpll|                                                                                                                                                 ; 6 (5)             ; 6 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|altpll:the_altpll                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;              ;
;          |altpll_altpll_hfu2:sd1|                                                                                                                                         ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|altpll:the_altpll|altpll_altpll_hfu2:sd1                                                                                                                                                                                                                                                                                                                                                                                                                          ;              ;
;          |altpll_stdsync_sv6:stdsync2|                                                                                                                                    ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|altpll:the_altpll|altpll_stdsync_sv6:stdsync2                                                                                                                                                                                                                                                                                                                                                                                                                     ;              ;
;             |altpll_dffpipe_l2c:dffpipe3|                                                                                                                                 ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|altpll:the_altpll|altpll_stdsync_sv6:stdsync2|altpll_dffpipe_l2c:dffpipe3                                                                                                                                                                                                                                                                                                                                                                                         ;              ;
;       |clock_crossing_io:the_clock_crossing_io|                                                                                                                           ; 167 (6)           ; 194 (5)      ; 9088        ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io:the_clock_crossing_io                                                                                                                                                                                                                                                                                                                                                                                                                           ;              ;
;          |clock_crossing_io_downstream_fifo:the_downstream_fifo|                                                                                                          ; 56 (0)            ; 67 (0)       ; 896         ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo                                                                                                                                                                                                                                                                                                                                                                     ;              ;
;             |dcfifo:downstream_fifo|                                                                                                                                      ; 56 (0)            ; 67 (0)       ; 896         ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo                                                                                                                                                                                                                                                                                                                                              ;              ;
;                |dcfifo_ivf1:auto_generated|                                                                                                                               ; 56 (6)            ; 67 (16)      ; 896         ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_ivf1:auto_generated                                                                                                                                                                                                                                                                                                                   ;              ;
;                   |a_graycounter_ljc:wrptr_gp|                                                                                                                            ; 10 (10)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_ivf1:auto_generated|a_graycounter_ljc:wrptr_gp                                                                                                                                                                                                                                                                                        ;              ;
;                   |a_graycounter_mjc:wrptr_g1p|                                                                                                                           ; 11 (11)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_ivf1:auto_generated|a_graycounter_mjc:wrptr_g1p                                                                                                                                                                                                                                                                                       ;              ;
;                   |a_graycounter_q57:rdptr_g1p|                                                                                                                           ; 13 (13)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_ivf1:auto_generated|a_graycounter_q57:rdptr_g1p                                                                                                                                                                                                                                                                                       ;              ;
;                   |alt_synch_pipe_fkd:rs_dgwp|                                                                                                                            ; 0 (0)             ; 12 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_ivf1:auto_generated|alt_synch_pipe_fkd:rs_dgwp                                                                                                                                                                                                                                                                                        ;              ;
;                      |dffpipe_ed9:dffpipe15|                                                                                                                              ; 0 (0)             ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_ivf1:auto_generated|alt_synch_pipe_fkd:rs_dgwp|dffpipe_ed9:dffpipe15                                                                                                                                                                                                                                                                  ;              ;
;                   |alt_synch_pipe_gkd:ws_dgrp|                                                                                                                            ; 0 (0)             ; 12 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_ivf1:auto_generated|alt_synch_pipe_gkd:ws_dgrp                                                                                                                                                                                                                                                                                        ;              ;
;                      |dffpipe_fd9:dffpipe18|                                                                                                                              ; 0 (0)             ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_ivf1:auto_generated|alt_synch_pipe_gkd:ws_dgrp|dffpipe_fd9:dffpipe18                                                                                                                                                                                                                                                                  ;              ;
;                   |altsyncram_ij31:fifo_ram|                                                                                                                              ; 0 (0)             ; 0 (0)        ; 896         ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_ivf1:auto_generated|altsyncram_ij31:fifo_ram                                                                                                                                                                                                                                                                                          ;              ;
;                   |mux_j28:rdemp_eq_comp_lsb_mux|                                                                                                                         ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_ivf1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux                                                                                                                                                                                                                                                                                     ;              ;
;                   |mux_j28:rdemp_eq_comp_msb_mux|                                                                                                                         ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_ivf1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux                                                                                                                                                                                                                                                                                     ;              ;
;                   |mux_j28:wrfull_eq_comp_lsb_mux|                                                                                                                        ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_ivf1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux                                                                                                                                                                                                                                                                                    ;              ;
;                   |mux_j28:wrfull_eq_comp_msb_mux|                                                                                                                        ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_ivf1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux                                                                                                                                                                                                                                                                                    ;              ;
;          |clock_crossing_io_upstream_fifo:the_upstream_fifo|                                                                                                              ; 105 (0)           ; 122 (0)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo                                                                                                                                                                                                                                                                                                                                                                         ;              ;
;             |dcfifo:upstream_fifo|                                                                                                                                        ; 105 (0)           ; 122 (0)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo                                                                                                                                                                                                                                                                                                                                                    ;              ;
;                |dcfifo_75g1:auto_generated|                                                                                                                               ; 105 (13)          ; 122 (31)     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated                                                                                                                                                                                                                                                                                                                         ;              ;
;                   |a_gray2bin_ugb:wrptr_g_gray2bin|                                                                                                                       ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|a_gray2bin_ugb:wrptr_g_gray2bin                                                                                                                                                                                                                                                                                         ;              ;
;                   |a_gray2bin_ugb:ws_dgrp_gray2bin|                                                                                                                       ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|a_gray2bin_ugb:ws_dgrp_gray2bin                                                                                                                                                                                                                                                                                         ;              ;
;                   |a_graycounter_ojc:wrptr_gp|                                                                                                                            ; 16 (16)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|a_graycounter_ojc:wrptr_gp                                                                                                                                                                                                                                                                                              ;              ;
;                   |a_graycounter_pjc:wrptr_g1p|                                                                                                                           ; 16 (16)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|a_graycounter_pjc:wrptr_g1p                                                                                                                                                                                                                                                                                             ;              ;
;                   |a_graycounter_t57:rdptr_g1p|                                                                                                                           ; 17 (17)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|a_graycounter_t57:rdptr_g1p                                                                                                                                                                                                                                                                                             ;              ;
;                   |alt_synch_pipe_ikd:rs_dgwp|                                                                                                                            ; 0 (0)             ; 18 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|alt_synch_pipe_ikd:rs_dgwp                                                                                                                                                                                                                                                                                              ;              ;
;                      |dffpipe_hd9:dffpipe15|                                                                                                                              ; 0 (0)             ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe15                                                                                                                                                                                                                                                                        ;              ;
;                   |alt_synch_pipe_jkd:ws_dgrp|                                                                                                                            ; 0 (0)             ; 18 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|alt_synch_pipe_jkd:ws_dgrp                                                                                                                                                                                                                                                                                              ;              ;
;                      |dffpipe_id9:dffpipe19|                                                                                                                              ; 0 (0)             ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19                                                                                                                                                                                                                                                                        ;              ;
;                   |altsyncram_qj31:fifo_ram|                                                                                                                              ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|altsyncram_qj31:fifo_ram                                                                                                                                                                                                                                                                                                ;              ;
;                   |cmpr_a66:rdempty_eq_comp1_msb|                                                                                                                         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|cmpr_a66:rdempty_eq_comp1_msb                                                                                                                                                                                                                                                                                           ;              ;
;                   |cmpr_a66:wrfull_eq_comp1_msb|                                                                                                                          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|cmpr_a66:wrfull_eq_comp1_msb                                                                                                                                                                                                                                                                                            ;              ;
;                   |dffpipe_gd9:ws_brp|                                                                                                                                    ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|dffpipe_gd9:ws_brp                                                                                                                                                                                                                                                                                                      ;              ;
;                   |dffpipe_gd9:ws_bwp|                                                                                                                                    ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|dffpipe_gd9:ws_bwp                                                                                                                                                                                                                                                                                                      ;              ;
;                   |mux_j28:rdemp_eq_comp_lsb_mux|                                                                                                                         ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux                                                                                                                                                                                                                                                                                           ;              ;
;                   |mux_j28:rdemp_eq_comp_msb_mux|                                                                                                                         ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux                                                                                                                                                                                                                                                                                           ;              ;
;                   |mux_j28:wrfull_eq_comp_lsb_mux|                                                                                                                        ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux                                                                                                                                                                                                                                                                                          ;              ;
;                   |mux_j28:wrfull_eq_comp_msb_mux|                                                                                                                        ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux                                                                                                                                                                                                                                                                                          ;              ;
;       |clock_crossing_io_m1_arbitrator:the_clock_crossing_io_m1|                                                                                                          ; 90 (90)           ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io_m1_arbitrator:the_clock_crossing_io_m1                                                                                                                                                                                                                                                                                                                                                                                                          ;              ;
;       |clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|                                                                                                          ; 289 (7)           ; 137 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1                                                                                                                                                                                                                                                                                                                                                                                                          ;              ;
;          |rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1|                                               ; 282 (282)         ; 137 (137)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1                                                                                                                                                                                                                                                                                         ;              ;
;       |clock_crossing_sdcard:the_clock_crossing_sdcard|                                                                                                                   ; 176 (6)           ; 206 (5)      ; 16704       ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard                                                                                                                                                                                                                                                                                                                                                                                                                   ;              ;
;          |clock_crossing_sdcard_downstream_fifo:the_downstream_fifo|                                                                                                      ; 55 (0)            ; 67 (0)       ; 320         ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_downstream_fifo:the_downstream_fifo                                                                                                                                                                                                                                                                                                                                                         ;              ;
;             |dcfifo:downstream_fifo|                                                                                                                                      ; 55 (0)            ; 67 (0)       ; 320         ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo                                                                                                                                                                                                                                                                                                                                  ;              ;
;                |dcfifo_00g1:auto_generated|                                                                                                                               ; 55 (6)            ; 67 (16)      ; 320         ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_00g1:auto_generated                                                                                                                                                                                                                                                                                                       ;              ;
;                   |a_graycounter_ljc:wrptr_gp|                                                                                                                            ; 10 (10)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_00g1:auto_generated|a_graycounter_ljc:wrptr_gp                                                                                                                                                                                                                                                                            ;              ;
;                   |a_graycounter_mjc:wrptr_g1p|                                                                                                                           ; 11 (11)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_00g1:auto_generated|a_graycounter_mjc:wrptr_g1p                                                                                                                                                                                                                                                                           ;              ;
;                   |a_graycounter_q57:rdptr_g1p|                                                                                                                           ; 12 (12)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_00g1:auto_generated|a_graycounter_q57:rdptr_g1p                                                                                                                                                                                                                                                                           ;              ;
;                   |alt_synch_pipe_hkd:rs_dgwp|                                                                                                                            ; 0 (0)             ; 12 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_00g1:auto_generated|alt_synch_pipe_hkd:rs_dgwp                                                                                                                                                                                                                                                                            ;              ;
;                      |dffpipe_jd9:dffpipe6|                                                                                                                               ; 0 (0)             ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_00g1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_jd9:dffpipe6                                                                                                                                                                                                                                                       ;              ;
;                   |alt_synch_pipe_kkd:ws_dgrp|                                                                                                                            ; 0 (0)             ; 12 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_00g1:auto_generated|alt_synch_pipe_kkd:ws_dgrp                                                                                                                                                                                                                                                                            ;              ;
;                      |dffpipe_kd9:dffpipe9|                                                                                                                               ; 0 (0)             ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_00g1:auto_generated|alt_synch_pipe_kkd:ws_dgrp|dffpipe_kd9:dffpipe9                                                                                                                                                                                                                                                       ;              ;
;                   |altsyncram_0k31:fifo_ram|                                                                                                                              ; 0 (0)             ; 0 (0)        ; 320         ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_00g1:auto_generated|altsyncram_0k31:fifo_ram                                                                                                                                                                                                                                                                              ;              ;
;                   |mux_j28:rdemp_eq_comp_lsb_mux|                                                                                                                         ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_00g1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux                                                                                                                                                                                                                                                                         ;              ;
;                   |mux_j28:rdemp_eq_comp_msb_mux|                                                                                                                         ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_00g1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux                                                                                                                                                                                                                                                                         ;              ;
;                   |mux_j28:wrfull_eq_comp_lsb_mux|                                                                                                                        ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_00g1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux                                                                                                                                                                                                                                                                        ;              ;
;                   |mux_j28:wrfull_eq_comp_msb_mux|                                                                                                                        ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_00g1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux                                                                                                                                                                                                                                                                        ;              ;
;          |clock_crossing_sdcard_upstream_fifo:the_upstream_fifo|                                                                                                          ; 115 (0)           ; 134 (0)      ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_upstream_fifo:the_upstream_fifo                                                                                                                                                                                                                                                                                                                                                             ;              ;
;             |dcfifo:upstream_fifo|                                                                                                                                        ; 115 (0)           ; 134 (0)      ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo                                                                                                                                                                                                                                                                                                                                        ;              ;
;                |dcfifo_45g1:auto_generated|                                                                                                                               ; 115 (13)          ; 134 (34)     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_45g1:auto_generated                                                                                                                                                                                                                                                                                                             ;              ;
;                   |a_gray2bin_6ib:wrptr_g_gray2bin|                                                                                                                       ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_45g1:auto_generated|a_gray2bin_6ib:wrptr_g_gray2bin                                                                                                                                                                                                                                                                             ;              ;
;                   |a_gray2bin_6ib:ws_dgrp_gray2bin|                                                                                                                       ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_45g1:auto_generated|a_gray2bin_6ib:ws_dgrp_gray2bin                                                                                                                                                                                                                                                                             ;              ;
;                   |a_graycounter_0lc:wrptr_gp|                                                                                                                            ; 18 (18)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_45g1:auto_generated|a_graycounter_0lc:wrptr_gp                                                                                                                                                                                                                                                                                  ;              ;
;                   |a_graycounter_1lc:wrptr_g1p|                                                                                                                           ; 19 (19)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_45g1:auto_generated|a_graycounter_1lc:wrptr_g1p                                                                                                                                                                                                                                                                                 ;              ;
;                   |a_graycounter_577:rdptr_g1p|                                                                                                                           ; 19 (19)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_45g1:auto_generated|a_graycounter_577:rdptr_g1p                                                                                                                                                                                                                                                                                 ;              ;
;                   |alt_synch_pipe_qld:rs_dgwp|                                                                                                                            ; 0 (0)             ; 20 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_45g1:auto_generated|alt_synch_pipe_qld:rs_dgwp                                                                                                                                                                                                                                                                                  ;              ;
;                      |dffpipe_pe9:dffpipe15|                                                                                                                              ; 0 (0)             ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_45g1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15                                                                                                                                                                                                                                                            ;              ;
;                   |alt_synch_pipe_rld:ws_dgrp|                                                                                                                            ; 0 (0)             ; 20 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_45g1:auto_generated|alt_synch_pipe_rld:ws_dgrp                                                                                                                                                                                                                                                                                  ;              ;
;                      |dffpipe_qe9:dffpipe19|                                                                                                                              ; 0 (0)             ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_45g1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19                                                                                                                                                                                                                                                            ;              ;
;                   |altsyncram_sj31:fifo_ram|                                                                                                                              ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_45g1:auto_generated|altsyncram_sj31:fifo_ram                                                                                                                                                                                                                                                                                    ;              ;
;                   |dffpipe_oe9:ws_brp|                                                                                                                                    ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_45g1:auto_generated|dffpipe_oe9:ws_brp                                                                                                                                                                                                                                                                                          ;              ;
;                   |dffpipe_oe9:ws_bwp|                                                                                                                                    ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_45g1:auto_generated|dffpipe_oe9:ws_bwp                                                                                                                                                                                                                                                                                          ;              ;
;                   |mux_j28:rdemp_eq_comp_lsb_mux|                                                                                                                         ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_45g1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux                                                                                                                                                                                                                                                                               ;              ;
;                   |mux_j28:rdemp_eq_comp_msb_mux|                                                                                                                         ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_45g1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux                                                                                                                                                                                                                                                                               ;              ;
;                   |mux_j28:wrfull_eq_comp_lsb_mux|                                                                                                                        ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_45g1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux                                                                                                                                                                                                                                                                              ;              ;
;                   |mux_j28:wrfull_eq_comp_msb_mux|                                                                                                                        ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_45g1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux                                                                                                                                                                                                                                                                              ;              ;
;       |clock_crossing_sdcard_m1_arbitrator:the_clock_crossing_sdcard_m1|                                                                                                  ; 12 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard_m1_arbitrator:the_clock_crossing_sdcard_m1                                                                                                                                                                                                                                                                                                                                                                                                  ;              ;
;       |clock_crossing_sdcard_s1_arbitrator:the_clock_crossing_sdcard_s1|                                                                                                  ; 286 (7)           ; 137 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard_s1_arbitrator:the_clock_crossing_sdcard_s1                                                                                                                                                                                                                                                                                                                                                                                                  ;              ;
;          |rdv_fifo_for_cpu_data_master_to_clock_crossing_sdcard_s1_module:rdv_fifo_for_cpu_data_master_to_clock_crossing_sdcard_s1|                                       ; 279 (279)         ; 137 (137)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard_s1_arbitrator:the_clock_crossing_sdcard_s1|rdv_fifo_for_cpu_data_master_to_clock_crossing_sdcard_s1_module:rdv_fifo_for_cpu_data_master_to_clock_crossing_sdcard_s1                                                                                                                                                                                                                                                                         ;              ;
;       |cpu:the_cpu|                                                                                                                                                       ; 2188 (1936)       ; 1648 (1460)  ; 64448       ; 4            ; 0       ; 2         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;              ;
;          |cpu_bht_module:cpu_bht|                                                                                                                                         ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_bht_module:cpu_bht                                                                                                                                                                                                                                                                                                                                                                                                                                ;              ;
;             |altsyncram:the_altsyncram|                                                                                                                                   ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                                                                      ;              ;
;                |altsyncram_bpf1:auto_generated|                                                                                                                           ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram|altsyncram_bpf1:auto_generated                                                                                                                                                                                                                                                                                                                                                                       ;              ;
;          |cpu_dc_data_module:cpu_dc_data|                                                                                                                                 ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_dc_data_module:cpu_dc_data                                                                                                                                                                                                                                                                                                                                                                                                                        ;              ;
;             |altsyncram:the_altsyncram|                                                                                                                                   ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_dc_data_module:cpu_dc_data|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                                                              ;              ;
;                |altsyncram_kdf1:auto_generated|                                                                                                                           ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_dc_data_module:cpu_dc_data|altsyncram:the_altsyncram|altsyncram_kdf1:auto_generated                                                                                                                                                                                                                                                                                                                                                               ;              ;
;          |cpu_dc_tag_module:cpu_dc_tag|                                                                                                                                   ; 0 (0)             ; 0 (0)        ; 1216        ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag                                                                                                                                                                                                                                                                                                                                                                                                                          ;              ;
;             |altsyncram:the_altsyncram|                                                                                                                                   ; 0 (0)             ; 0 (0)        ; 1216        ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                                                                ;              ;
;                |altsyncram_bef1:auto_generated|                                                                                                                           ; 0 (0)             ; 0 (0)        ; 1216        ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_bef1:auto_generated                                                                                                                                                                                                                                                                                                                                                                 ;              ;
;          |cpu_dc_victim_module:cpu_dc_victim|                                                                                                                             ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim                                                                                                                                                                                                                                                                                                                                                                                                                    ;              ;
;             |altsyncram:the_altsyncram|                                                                                                                                   ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                                                          ;              ;
;                |altsyncram_r3d1:auto_generated|                                                                                                                           ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated                                                                                                                                                                                                                                                                                                                                                           ;              ;
;          |cpu_ic_data_module:cpu_ic_data|                                                                                                                                 ; 1 (0)             ; 1 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data                                                                                                                                                                                                                                                                                                                                                                                                                        ;              ;
;             |altsyncram:the_altsyncram|                                                                                                                                   ; 1 (0)             ; 1 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                                                              ;              ;
;                |altsyncram_cjd1:auto_generated|                                                                                                                           ; 1 (1)             ; 1 (1)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated                                                                                                                                                                                                                                                                                                                                                               ;              ;
;          |cpu_ic_tag_module:cpu_ic_tag|                                                                                                                                   ; 0 (0)             ; 0 (0)        ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag                                                                                                                                                                                                                                                                                                                                                                                                                          ;              ;
;             |altsyncram:the_altsyncram|                                                                                                                                   ; 0 (0)             ; 0 (0)        ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                                                                ;              ;
;                |altsyncram_m5g1:auto_generated|                                                                                                                           ; 0 (0)             ; 0 (0)        ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_m5g1:auto_generated                                                                                                                                                                                                                                                                                                                                                                 ;              ;
;          |cpu_mult_cell:the_cpu_mult_cell|                                                                                                                                ; 0 (0)             ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell                                                                                                                                                                                                                                                                                                                                                                                                                       ;              ;
;             |altmult_add:the_altmult_add_part_1|                                                                                                                          ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1                                                                                                                                                                                                                                                                                                                                                                                    ;              ;
;                |mult_add_mgr2:auto_generated|                                                                                                                             ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated                                                                                                                                                                                                                                                                                                                                                       ;              ;
;                   |ded_mult_ks81:ded_mult1|                                                                                                                               ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1                                                                                                                                                                                                                                                                                                                               ;              ;
;             |altmult_add:the_altmult_add_part_2|                                                                                                                          ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2                                                                                                                                                                                                                                                                                                                                                                                    ;              ;
;                |mult_add_ogr2:auto_generated|                                                                                                                             ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated                                                                                                                                                                                                                                                                                                                                                       ;              ;
;                   |ded_mult_ks81:ded_mult1|                                                                                                                               ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1                                                                                                                                                                                                                                                                                                                               ;              ;
;          |cpu_nios2_oci:the_cpu_nios2_oci|                                                                                                                                ; 241 (39)          ; 187 (0)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci                                                                                                                                                                                                                                                                                                                                                                                                                       ;              ;
;             |cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|                                                                                             ; 91 (0)            ; 96 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper                                                                                                                                                                                                                                                                                                                                                       ;              ;
;                |cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|                                                                                            ; 6 (6)             ; 49 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk                                                                                                                                                                                                                                                                                         ;              ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer2|                                                                                                  ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2                                                                                                                                                                                                                                    ;              ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer3|                                                                                                  ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3                                                                                                                                                                                                                                    ;              ;
;                |cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|                                                                                                  ; 81 (81)           ; 47 (43)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck                                                                                                                                                                                                                                                                                               ;              ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer1|                                                                                                  ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1                                                                                                                                                                                                                                          ;              ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                                                                                                                                           ;              ;
;                |sld_virtual_jtag_basic:cpu_jtag_debug_module_phy|                                                                                                         ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy                                                                                                                                                                                                                                                                                                      ;              ;
;             |cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|                                                                                                               ; 16 (16)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg                                                                                                                                                                                                                                                                                                                                                                         ;              ;
;             |cpu_nios2_oci_break:the_cpu_nios2_oci_break|                                                                                                                 ; 32 (32)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break                                                                                                                                                                                                                                                                                                                                                                           ;              ;
;             |cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|                                                                                                                 ; 9 (9)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug                                                                                                                                                                                                                                                                                                                                                                           ;              ;
;             |cpu_nios2_ocimem:the_cpu_nios2_ocimem|                                                                                                                       ; 54 (54)           ; 44 (44)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem                                                                                                                                                                                                                                                                                                                                                                                 ;              ;
;                |cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|                                                                               ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component                                                                                                                                                                                                                                                                                                      ;              ;
;                   |altsyncram:the_altsyncram|                                                                                                                             ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                            ;              ;
;                      |altsyncram_f572:auto_generated|                                                                                                                     ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_f572:auto_generated                                                                                                                                                                                                                                             ;              ;
;          |cpu_register_bank_a_module:cpu_register_bank_a|                                                                                                                 ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a                                                                                                                                                                                                                                                                                                                                                                                                        ;              ;
;             |altsyncram:the_altsyncram|                                                                                                                                   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                                              ;              ;
;                |altsyncram_b7f1:auto_generated|                                                                                                                           ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_b7f1:auto_generated                                                                                                                                                                                                                                                                                                                                               ;              ;
;          |cpu_register_bank_b_module:cpu_register_bank_b|                                                                                                                 ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b                                                                                                                                                                                                                                                                                                                                                                                                        ;              ;
;             |altsyncram:the_altsyncram|                                                                                                                                   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                                              ;              ;
;                |altsyncram_c7f1:auto_generated|                                                                                                                           ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_c7f1:auto_generated                                                                                                                                                                                                                                                                                                                                               ;              ;
;          |cpu_test_bench:the_cpu_test_bench|                                                                                                                              ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench                                                                                                                                                                                                                                                                                                                                                                                                                     ;              ;
;       |cpu_data_master_arbitrator:the_cpu_data_master|                                                                                                                    ; 257 (257)         ; 37 (31)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|cpu_data_master_arbitrator:the_cpu_data_master                                                                                                                                                                                                                                                                                                                                                                                                                    ;              ;
;          |irm_avalon_slave_irq_from_sa_clock_crossing_cpu_data_master_module:irm_avalon_slave_irq_from_sa_clock_crossing_cpu_data_master|                                 ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|cpu_data_master_arbitrator:the_cpu_data_master|irm_avalon_slave_irq_from_sa_clock_crossing_cpu_data_master_module:irm_avalon_slave_irq_from_sa_clock_crossing_cpu_data_master                                                                                                                                                                                                                                                                                     ;              ;
;          |touch_panel_penirq_n_s1_irq_from_sa_clock_crossing_cpu_data_master_module:touch_panel_penirq_n_s1_irq_from_sa_clock_crossing_cpu_data_master|                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|cpu_data_master_arbitrator:the_cpu_data_master|touch_panel_penirq_n_s1_irq_from_sa_clock_crossing_cpu_data_master_module:touch_panel_penirq_n_s1_irq_from_sa_clock_crossing_cpu_data_master                                                                                                                                                                                                                                                                       ;              ;
;          |touch_panel_spi_spi_control_port_irq_from_sa_clock_crossing_cpu_data_master_module:touch_panel_spi_spi_control_port_irq_from_sa_clock_crossing_cpu_data_master| ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|cpu_data_master_arbitrator:the_cpu_data_master|touch_panel_spi_spi_control_port_irq_from_sa_clock_crossing_cpu_data_master_module:touch_panel_spi_spi_control_port_irq_from_sa_clock_crossing_cpu_data_master                                                                                                                                                                                                                                                     ;              ;
;       |cpu_instruction_master_arbitrator:the_cpu_instruction_master|                                                                                                      ; 87 (87)           ; 31 (31)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master                                                                                                                                                                                                                                                                                                                                                                                                      ;              ;
;       |cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|                                                                                                        ; 57 (57)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module                                                                                                                                                                                                                                                                                                                                                                                                        ;              ;
;       |irm:the_irm|                                                                                                                                                       ; 192 (0)           ; 165 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|irm:the_irm                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;              ;
;          |TERASIC_IRM:irm|                                                                                                                                                ; 192 (2)           ; 165 (2)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|irm:the_irm|TERASIC_IRM:irm                                                                                                                                                                                                                                                                                                                                                                                                                                       ;              ;
;             |IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst|                                                                                                              ; 190 (190)         ; 163 (163)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|irm:the_irm|TERASIC_IRM:irm|IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst                                                                                                                                                                                                                                                                                                                                                                                        ;              ;
;       |irm_avalon_slave_arbitrator:the_irm_avalon_slave|                                                                                                                  ; 3 (3)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|irm_avalon_slave_arbitrator:the_irm_avalon_slave                                                                                                                                                                                                                                                                                                                                                                                                                  ;              ;
;       |jtag_uart:the_jtag_uart|                                                                                                                                           ; 142 (40)          ; 108 (13)     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|jtag_uart:the_jtag_uart                                                                                                                                                                                                                                                                                                                                                                                                                                           ;              ;
;          |alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|                                                                                                                  ; 51 (51)           ; 55 (55)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic                                                                                                                                                                                                                                                                                                                                                                                             ;              ;
;          |jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|                                                                                                                      ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r                                                                                                                                                                                                                                                                                                                                                                                                 ;              ;
;             |scfifo:rfifo|                                                                                                                                                ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                                                                                                                                                    ;              ;
;                |scfifo_jr21:auto_generated|                                                                                                                               ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated                                                                                                                                                                                                                                                                                                                                                         ;              ;
;                   |a_dpfifo_q131:dpfifo|                                                                                                                                  ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo                                                                                                                                                                                                                                                                                                                                    ;              ;
;                      |a_fefifo_7cf:fifo_state|                                                                                                                            ; 14 (8)            ; 8 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                                                                                                                            ;              ;
;                         |cntr_do7:count_usedw|                                                                                                                            ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                                                                                                                                                                                       ;              ;
;                      |cntr_1ob:rd_ptr_count|                                                                                                                              ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                                                                                                                                                                                              ;              ;
;                      |cntr_1ob:wr_ptr|                                                                                                                                    ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                                                                                                                                                                                    ;              ;
;                      |dpram_nl21:FIFOram|                                                                                                                                 ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram                                                                                                                                                                                                                                                                                                                 ;              ;
;                         |altsyncram_r1m1:altsyncram1|                                                                                                                     ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1                                                                                                                                                                                                                                                                                     ;              ;
;          |jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|                                                                                                                      ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w                                                                                                                                                                                                                                                                                                                                                                                                 ;              ;
;             |scfifo:wfifo|                                                                                                                                                ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                                                                                                                                                    ;              ;
;                |scfifo_jr21:auto_generated|                                                                                                                               ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated                                                                                                                                                                                                                                                                                                                                                         ;              ;
;                   |a_dpfifo_q131:dpfifo|                                                                                                                                  ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo                                                                                                                                                                                                                                                                                                                                    ;              ;
;                      |a_fefifo_7cf:fifo_state|                                                                                                                            ; 13 (7)            ; 8 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                                                                                                                            ;              ;
;                         |cntr_do7:count_usedw|                                                                                                                            ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                                                                                                                                                                                       ;              ;
;                      |cntr_1ob:rd_ptr_count|                                                                                                                              ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                                                                                                                                                                                              ;              ;
;                      |cntr_1ob:wr_ptr|                                                                                                                                    ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                                                                                                                                                                                    ;              ;
;                      |dpram_nl21:FIFOram|                                                                                                                                 ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram                                                                                                                                                                                                                                                                                                                 ;              ;
;                         |altsyncram_r1m1:altsyncram1|                                                                                                                     ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1                                                                                                                                                                                                                                                                                     ;              ;
;       |jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave|                                                                                            ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave                                                                                                                                                                                                                                                                                                                                                                                            ;              ;
;       |lcd:the_lcd|                                                                                                                                                       ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd:the_lcd                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;              ;
;       |lcd_64_to_32_bits_dfa:the_lcd_64_to_32_bits_dfa|                                                                                                                   ; 32 (32)           ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_64_to_32_bits_dfa:the_lcd_64_to_32_bits_dfa                                                                                                                                                                                                                                                                                                                                                                                                                   ;              ;
;       |lcd_control_slave_arbitrator:the_lcd_control_slave|                                                                                                                ; 11 (11)           ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_control_slave_arbitrator:the_lcd_control_slave                                                                                                                                                                                                                                                                                                                                                                                                                ;              ;
;       |lcd_pixel_fifo:the_lcd_pixel_fifo|                                                                                                                                 ; 70 (3)            ; 86 (2)       ; 4992        ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_pixel_fifo:the_lcd_pixel_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                 ;              ;
;          |lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls|                                                                                                   ; 67 (0)            ; 84 (0)       ; 4992        ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_pixel_fifo:the_lcd_pixel_fifo|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls                                                                                                                                                                                                                                                                                                                                                                    ;              ;
;             |lcd_pixel_fifo_dual_clock_fifo:the_dcfifo|                                                                                                                   ; 67 (3)            ; 84 (0)       ; 4992        ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_pixel_fifo:the_lcd_pixel_fifo|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo                                                                                                                                                                                                                                                                                                                          ;              ;
;                |dcfifo:dual_clock_fifo|                                                                                                                                   ; 64 (0)            ; 84 (0)       ; 4992        ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_pixel_fifo:the_lcd_pixel_fifo|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo                                                                                                                                                                                                                                                                                                   ;              ;
;                   |dcfifo_l4j1:auto_generated|                                                                                                                            ; 64 (9)            ; 84 (16)      ; 4992        ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_pixel_fifo:the_lcd_pixel_fifo|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_l4j1:auto_generated                                                                                                                                                                                                                                                                        ;              ;
;                      |a_gray2bin_tgb:wrptr_g_gray2bin|                                                                                                                    ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_pixel_fifo:the_lcd_pixel_fifo|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_l4j1:auto_generated|a_gray2bin_tgb:wrptr_g_gray2bin                                                                                                                                                                                                                                        ;              ;
;                      |a_gray2bin_tgb:ws_dgrp_gray2bin|                                                                                                                    ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_pixel_fifo:the_lcd_pixel_fifo|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_l4j1:auto_generated|a_gray2bin_tgb:ws_dgrp_gray2bin                                                                                                                                                                                                                                        ;              ;
;                      |a_graycounter_njc:wrptr_gp|                                                                                                                         ; 17 (17)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_pixel_fifo:the_lcd_pixel_fifo|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_l4j1:auto_generated|a_graycounter_njc:wrptr_gp                                                                                                                                                                                                                                             ;              ;
;                      |a_graycounter_s57:rdptr_g1p|                                                                                                                        ; 17 (17)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_pixel_fifo:the_lcd_pixel_fifo|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_l4j1:auto_generated|a_graycounter_s57:rdptr_g1p                                                                                                                                                                                                                                            ;              ;
;                      |alt_synch_pipe_lkd:rs_dgwp|                                                                                                                         ; 0 (0)             ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_pixel_fifo:the_lcd_pixel_fifo|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_l4j1:auto_generated|alt_synch_pipe_lkd:rs_dgwp                                                                                                                                                                                                                                             ;              ;
;                         |dffpipe_ld9:dffpipe15|                                                                                                                           ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_pixel_fifo:the_lcd_pixel_fifo|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_l4j1:auto_generated|alt_synch_pipe_lkd:rs_dgwp|dffpipe_ld9:dffpipe15                                                                                                                                                                                                                       ;              ;
;                      |alt_synch_pipe_mkd:ws_dgrp|                                                                                                                         ; 0 (0)             ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_pixel_fifo:the_lcd_pixel_fifo|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_l4j1:auto_generated|alt_synch_pipe_mkd:ws_dgrp                                                                                                                                                                                                                                             ;              ;
;                         |dffpipe_nd9:dffpipe19|                                                                                                                           ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_pixel_fifo:the_lcd_pixel_fifo|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_l4j1:auto_generated|alt_synch_pipe_mkd:ws_dgrp|dffpipe_nd9:dffpipe19                                                                                                                                                                                                                       ;              ;
;                      |altsyncram_ak31:fifo_ram|                                                                                                                           ; 0 (0)             ; 0 (0)        ; 4992        ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_pixel_fifo:the_lcd_pixel_fifo|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_l4j1:auto_generated|altsyncram_ak31:fifo_ram                                                                                                                                                                                                                                               ;              ;
;                      |cmpr_e66:rdempty_eq_comp|                                                                                                                           ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_pixel_fifo:the_lcd_pixel_fifo|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_l4j1:auto_generated|cmpr_e66:rdempty_eq_comp                                                                                                                                                                                                                                               ;              ;
;                      |cmpr_e66:wrfull_eq_comp|                                                                                                                            ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_pixel_fifo:the_lcd_pixel_fifo|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_l4j1:auto_generated|cmpr_e66:wrfull_eq_comp                                                                                                                                                                                                                                                ;              ;
;                      |dffpipe_md9:ws_brp|                                                                                                                                 ; 0 (0)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_pixel_fifo:the_lcd_pixel_fifo|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_l4j1:auto_generated|dffpipe_md9:ws_brp                                                                                                                                                                                                                                                     ;              ;
;                      |dffpipe_md9:ws_bwp|                                                                                                                                 ; 0 (0)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_pixel_fifo:the_lcd_pixel_fifo|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_l4j1:auto_generated|dffpipe_md9:ws_bwp                                                                                                                                                                                                                                                     ;              ;
;       |lcd_sgdma:the_lcd_sgdma|                                                                                                                                           ; 654 (3)           ; 807 (3)      ; 1458        ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma                                                                                                                                                                                                                                                                                                                                                                                                                                           ;              ;
;          |lcd_sgdma_chain:the_lcd_sgdma_chain|                                                                                                                            ; 306 (0)           ; 460 (0)      ; 76          ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain                                                                                                                                                                                                                                                                                                                                                                                                       ;              ;
;             |control_status_slave_which_resides_within_lcd_sgdma:the_control_status_slave_which_resides_within_lcd_sgdma|                                                 ; 121 (121)         ; 152 (152)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|control_status_slave_which_resides_within_lcd_sgdma:the_control_status_slave_which_resides_within_lcd_sgdma                                                                                                                                                                                                                                                                                           ;              ;
;             |descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|                                                           ; 158 (122)         ; 248 (209)    ; 76          ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma                                                                                                                                                                                                                                                                                                     ;              ;
;                |altshift_taps:desc_assembler_rtl_0|                                                                                                                       ; 10 (0)            ; 6 (0)        ; 18          ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|altshift_taps:desc_assembler_rtl_0                                                                                                                                                                                                                                                                  ;              ;
;                   |shift_taps_d4n:auto_generated|                                                                                                                         ; 10 (2)            ; 6 (3)        ; 18          ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_d4n:auto_generated                                                                                                                                                                                                                                    ;              ;
;                      |altsyncram_1961:altsyncram4|                                                                                                                        ; 0 (0)             ; 0 (0)        ; 18          ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_d4n:auto_generated|altsyncram_1961:altsyncram4                                                                                                                                                                                                        ;              ;
;                      |cntr_6pf:cntr1|                                                                                                                                     ; 5 (5)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_d4n:auto_generated|cntr_6pf:cntr1                                                                                                                                                                                                                     ;              ;
;                      |cntr_p8h:cntr5|                                                                                                                                     ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_d4n:auto_generated|cntr_p8h:cntr5                                                                                                                                                                                                                     ;              ;
;                |altshift_taps:desc_assembler_rtl_1|                                                                                                                       ; 5 (0)             ; 4 (0)        ; 32          ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|altshift_taps:desc_assembler_rtl_1                                                                                                                                                                                                                                                                  ;              ;
;                   |shift_taps_e4n:auto_generated|                                                                                                                         ; 5 (0)             ; 4 (1)        ; 32          ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|altshift_taps:desc_assembler_rtl_1|shift_taps_e4n:auto_generated                                                                                                                                                                                                                                    ;              ;
;                      |altsyncram_s1b1:altsyncram2|                                                                                                                        ; 0 (0)             ; 0 (0)        ; 32          ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|altshift_taps:desc_assembler_rtl_1|shift_taps_e4n:auto_generated|altsyncram_s1b1:altsyncram2                                                                                                                                                                                                        ;              ;
;                      |cntr_4pf:cntr1|                                                                                                                                     ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|altshift_taps:desc_assembler_rtl_1|shift_taps_e4n:auto_generated|cntr_4pf:cntr1                                                                                                                                                                                                                     ;              ;
;                      |cntr_r8h:cntr3|                                                                                                                                     ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|altshift_taps:desc_assembler_rtl_1|shift_taps_e4n:auto_generated|cntr_r8h:cntr3                                                                                                                                                                                                                     ;              ;
;                |altshift_taps:desc_assembler_rtl_2|                                                                                                                       ; 5 (0)             ; 4 (0)        ; 26          ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|altshift_taps:desc_assembler_rtl_2                                                                                                                                                                                                                                                                  ;              ;
;                   |shift_taps_p5n:auto_generated|                                                                                                                         ; 5 (0)             ; 4 (1)        ; 26          ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|altshift_taps:desc_assembler_rtl_2|shift_taps_p5n:auto_generated                                                                                                                                                                                                                                    ;              ;
;                      |altsyncram_m1b1:altsyncram2|                                                                                                                        ; 0 (0)             ; 0 (0)        ; 26          ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|altshift_taps:desc_assembler_rtl_2|shift_taps_p5n:auto_generated|altsyncram_m1b1:altsyncram2                                                                                                                                                                                                        ;              ;
;                      |cntr_4pf:cntr1|                                                                                                                                     ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|altshift_taps:desc_assembler_rtl_2|shift_taps_p5n:auto_generated|cntr_4pf:cntr1                                                                                                                                                                                                                     ;              ;
;                      |cntr_r8h:cntr3|                                                                                                                                     ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|altshift_taps:desc_assembler_rtl_2|shift_taps_p5n:auto_generated|cntr_r8h:cntr3                                                                                                                                                                                                                     ;              ;
;                |descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo|                    ; 16 (0)            ; 25 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo                                                                                                                                                               ;              ;
;                   |scfifo:descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo_controlbitsfifo|                                                               ; 16 (0)            ; 25 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo|scfifo:descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo_controlbitsfifo                                                                       ;              ;
;                      |a_fffifo:subfifo|                                                                                                                                   ; 16 (3)            ; 25 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo|scfifo:descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo                                                      ;              ;
;                         |a_fefifo:fifo_state|                                                                                                                             ; 5 (5)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo|scfifo:descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|a_fefifo:fifo_state                                  ;              ;
;                         |lpm_counter:rd_ptr|                                                                                                                              ; 1 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo|scfifo:descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|lpm_counter:rd_ptr                                   ;              ;
;                            |cntr_0bf:auto_generated|                                                                                                                      ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo|scfifo:descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_0bf:auto_generated           ;              ;
;                         |lpm_ff:last_data_node[0]|                                                                                                                        ; 0 (0)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo|scfifo:descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]                             ;              ;
;                         |lpm_ff:last_data_node[1]|                                                                                                                        ; 0 (0)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo|scfifo:descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]                             ;              ;
;                         |lpm_ff:output_buffer|                                                                                                                            ; 0 (0)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo|scfifo:descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|lpm_ff:output_buffer                                 ;              ;
;                         |lpm_mux:last_row_data_out_mux|                                                                                                                   ; 7 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo|scfifo:descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux                        ;              ;
;                            |mux_drc:auto_generated|                                                                                                                       ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo|scfifo:descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux|mux_drc:auto_generated ;              ;
;             |descriptor_write_which_resides_within_lcd_sgdma:the_descriptor_write_which_resides_within_lcd_sgdma|                                                         ; 27 (27)           ; 60 (60)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_write_which_resides_within_lcd_sgdma:the_descriptor_write_which_resides_within_lcd_sgdma                                                                                                                                                                                                                                                                                                   ;              ;
;          |lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo|                                                                                                              ; 11 (0)            ; 8 (0)        ; 86          ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo                                                                                                                                                                                                                                                                                                                                                                                         ;              ;
;             |scfifo:lcd_sgdma_command_fifo_command_fifo|                                                                                                                  ; 11 (0)            ; 8 (0)        ; 86          ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo|scfifo:lcd_sgdma_command_fifo_command_fifo                                                                                                                                                                                                                                                                                                                                              ;              ;
;                |scfifo_kc31:auto_generated|                                                                                                                               ; 11 (0)            ; 8 (0)        ; 86          ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo|scfifo:lcd_sgdma_command_fifo_command_fifo|scfifo_kc31:auto_generated                                                                                                                                                                                                                                                                                                                   ;              ;
;                   |a_dpfifo_ri31:dpfifo|                                                                                                                                  ; 11 (9)            ; 8 (6)        ; 86          ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo|scfifo:lcd_sgdma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo                                                                                                                                                                                                                                                                                              ;              ;
;                      |altsyncram_3ud1:FIFOram|                                                                                                                            ; 0 (0)             ; 0 (0)        ; 86          ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo|scfifo:lcd_sgdma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_3ud1:FIFOram                                                                                                                                                                                                                                                                      ;              ;
;                      |cntr_8o7:usedw_counter|                                                                                                                             ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo|scfifo:lcd_sgdma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|cntr_8o7:usedw_counter                                                                                                                                                                                                                                                                       ;              ;
;                      |cntr_snb:wr_ptr|                                                                                                                                    ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo|scfifo:lcd_sgdma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|cntr_snb:wr_ptr                                                                                                                                                                                                                                                                              ;              ;
;          |lcd_sgdma_command_grabber:the_lcd_sgdma_command_grabber|                                                                                                        ; 3 (3)             ; 46 (46)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_command_grabber:the_lcd_sgdma_command_grabber                                                                                                                                                                                                                                                                                                                                                                                   ;              ;
;          |lcd_sgdma_desc_address_fifo:the_lcd_sgdma_desc_address_fifo|                                                                                                    ; 35 (0)            ; 79 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_desc_address_fifo:the_lcd_sgdma_desc_address_fifo                                                                                                                                                                                                                                                                                                                                                                               ;              ;
;             |scfifo:lcd_sgdma_desc_address_fifo_desc_address_fifo|                                                                                                        ; 35 (0)            ; 79 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_desc_address_fifo:the_lcd_sgdma_desc_address_fifo|scfifo:lcd_sgdma_desc_address_fifo_desc_address_fifo                                                                                                                                                                                                                                                                                                                          ;              ;
;                |a_fffifo:subfifo|                                                                                                                                         ; 35 (3)            ; 79 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_desc_address_fifo:the_lcd_sgdma_desc_address_fifo|scfifo:lcd_sgdma_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo                                                                                                                                                                                                                                                                                                         ;              ;
;                   |a_fefifo:fifo_state|                                                                                                                                   ; 6 (6)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_desc_address_fifo:the_lcd_sgdma_desc_address_fifo|scfifo:lcd_sgdma_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|a_fefifo:fifo_state                                                                                                                                                                                                                                                                                     ;              ;
;                   |lpm_counter:rd_ptr|                                                                                                                                    ; 1 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_desc_address_fifo:the_lcd_sgdma_desc_address_fifo|scfifo:lcd_sgdma_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_counter:rd_ptr                                                                                                                                                                                                                                                                                      ;              ;
;                      |cntr_0bf:auto_generated|                                                                                                                            ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_desc_address_fifo:the_lcd_sgdma_desc_address_fifo|scfifo:lcd_sgdma_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_0bf:auto_generated                                                                                                                                                                                                                                                              ;              ;
;                   |lpm_ff:last_data_node[0]|                                                                                                                              ; 0 (0)             ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_desc_address_fifo:the_lcd_sgdma_desc_address_fifo|scfifo:lcd_sgdma_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]                                                                                                                                                                                                                                                                                ;              ;
;                   |lpm_ff:last_data_node[1]|                                                                                                                              ; 0 (0)             ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_desc_address_fifo:the_lcd_sgdma_desc_address_fifo|scfifo:lcd_sgdma_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]                                                                                                                                                                                                                                                                                ;              ;
;                   |lpm_ff:output_buffer|                                                                                                                                  ; 0 (0)             ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_desc_address_fifo:the_lcd_sgdma_desc_address_fifo|scfifo:lcd_sgdma_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:output_buffer                                                                                                                                                                                                                                                                                    ;              ;
;                   |lpm_mux:last_row_data_out_mux|                                                                                                                         ; 25 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_desc_address_fifo:the_lcd_sgdma_desc_address_fifo|scfifo:lcd_sgdma_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux                                                                                                                                                                                                                                                                           ;              ;
;                      |mux_rsc:auto_generated|                                                                                                                             ; 25 (25)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_desc_address_fifo:the_lcd_sgdma_desc_address_fifo|scfifo:lcd_sgdma_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux|mux_rsc:auto_generated                                                                                                                                                                                                                                                    ;              ;
;          |lcd_sgdma_m_read:the_lcd_sgdma_m_read|                                                                                                                          ; 242 (242)         ; 133 (133)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_m_read:the_lcd_sgdma_m_read                                                                                                                                                                                                                                                                                                                                                                                                     ;              ;
;          |lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo|                                                                                                                  ; 43 (9)            ; 70 (46)      ; 1248        ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo                                                                                                                                                                                                                                                                                                                                                                                             ;              ;
;             |lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo|                                                                                         ; 34 (0)            ; 24 (0)       ; 1248        ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo|lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo                                                                                                                                                                                                                                                                                                                         ;              ;
;                |scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo|                                                                                                        ; 34 (0)            ; 24 (0)       ; 1248        ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo|lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo|scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo                                                                                                                                                                                                                                                                       ;              ;
;                   |scfifo_dv31:auto_generated|                                                                                                                            ; 34 (0)            ; 24 (0)       ; 1248        ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo|lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo|scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_dv31:auto_generated                                                                                                                                                                                                                                            ;              ;
;                      |a_dpfifo_k541:dpfifo|                                                                                                                               ; 34 (20)           ; 24 (10)      ; 1248        ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo|lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo|scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_dv31:auto_generated|a_dpfifo_k541:dpfifo                                                                                                                                                                                                                       ;              ;
;                         |altsyncram_5vd1:FIFOram|                                                                                                                         ; 0 (0)             ; 0 (0)        ; 1248        ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo|lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo|scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_dv31:auto_generated|a_dpfifo_k541:dpfifo|altsyncram_5vd1:FIFOram                                                                                                                                                                                               ;              ;
;                         |cntr_0ob:wr_ptr|                                                                                                                                 ; 5 (5)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo|lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo|scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_dv31:auto_generated|a_dpfifo_k541:dpfifo|cntr_0ob:wr_ptr                                                                                                                                                                                                       ;              ;
;                         |cntr_co7:usedw_counter|                                                                                                                          ; 5 (5)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo|lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo|scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_dv31:auto_generated|a_dpfifo_k541:dpfifo|cntr_co7:usedw_counter                                                                                                                                                                                                ;              ;
;                         |cntr_vnb:rd_ptr_msb|                                                                                                                             ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo|lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo|scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_dv31:auto_generated|a_dpfifo_k541:dpfifo|cntr_vnb:rd_ptr_msb                                                                                                                                                                                                   ;              ;
;          |lcd_sgdma_status_token_fifo:the_lcd_sgdma_status_token_fifo|                                                                                                    ; 11 (0)            ; 8 (0)        ; 48          ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_status_token_fifo:the_lcd_sgdma_status_token_fifo                                                                                                                                                                                                                                                                                                                                                                               ;              ;
;             |scfifo:lcd_sgdma_status_token_fifo_status_token_fifo|                                                                                                        ; 11 (0)            ; 8 (0)        ; 48          ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_status_token_fifo:the_lcd_sgdma_status_token_fifo|scfifo:lcd_sgdma_status_token_fifo_status_token_fifo                                                                                                                                                                                                                                                                                                                          ;              ;
;                |scfifo_5b31:auto_generated|                                                                                                                               ; 11 (0)            ; 8 (0)        ; 48          ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_status_token_fifo:the_lcd_sgdma_status_token_fifo|scfifo:lcd_sgdma_status_token_fifo_status_token_fifo|scfifo_5b31:auto_generated                                                                                                                                                                                                                                                                                               ;              ;
;                   |a_dpfifo_ch31:dpfifo|                                                                                                                                  ; 11 (9)            ; 8 (6)        ; 48          ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_status_token_fifo:the_lcd_sgdma_status_token_fifo|scfifo:lcd_sgdma_status_token_fifo_status_token_fifo|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo                                                                                                                                                                                                                                                                          ;              ;
;                      |altsyncram_5rd1:FIFOram|                                                                                                                            ; 0 (0)             ; 0 (0)        ; 48          ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_status_token_fifo:the_lcd_sgdma_status_token_fifo|scfifo:lcd_sgdma_status_token_fifo_status_token_fifo|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|altsyncram_5rd1:FIFOram                                                                                                                                                                                                                                                  ;              ;
;                      |cntr_8o7:usedw_counter|                                                                                                                             ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_status_token_fifo:the_lcd_sgdma_status_token_fifo|scfifo:lcd_sgdma_status_token_fifo_status_token_fifo|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|cntr_8o7:usedw_counter                                                                                                                                                                                                                                                   ;              ;
;                      |cntr_snb:wr_ptr|                                                                                                                                    ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_status_token_fifo:the_lcd_sgdma_status_token_fifo|scfifo:lcd_sgdma_status_token_fifo_status_token_fifo|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|cntr_snb:wr_ptr                                                                                                                                                                                                                                                          ;              ;
;       |lcd_sgdma_csr_arbitrator:the_lcd_sgdma_csr|                                                                                                                        ; 8 (8)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma_csr_arbitrator:the_lcd_sgdma_csr                                                                                                                                                                                                                                                                                                                                                                                                                        ;              ;
;       |lcd_sgdma_descriptor_read_arbitrator:the_lcd_sgdma_descriptor_read|                                                                                                ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma_descriptor_read_arbitrator:the_lcd_sgdma_descriptor_read                                                                                                                                                                                                                                                                                                                                                                                                ;              ;
;       |lcd_sgdma_descriptor_write_arbitrator:the_lcd_sgdma_descriptor_write|                                                                                              ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma_descriptor_write_arbitrator:the_lcd_sgdma_descriptor_write                                                                                                                                                                                                                                                                                                                                                                                              ;              ;
;       |lcd_sgdma_m_read_arbitrator:the_lcd_sgdma_m_read|                                                                                                                  ; 7 (7)             ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma_m_read_arbitrator:the_lcd_sgdma_m_read                                                                                                                                                                                                                                                                                                                                                                                                                  ;              ;
;       |lcd_ta_fifo_to_dfa:the_lcd_ta_fifo_to_dfa|                                                                                                                         ; 221 (0)           ; 360 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_ta_fifo_to_dfa:the_lcd_ta_fifo_to_dfa                                                                                                                                                                                                                                                                                                                                                                                                                         ;              ;
;          |lcd_ta_fifo_to_dfa_fifo:lcd_ta_fifo_to_dfa_fifo|                                                                                                                ; 221 (221)         ; 360 (360)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_ta_fifo_to_dfa:the_lcd_ta_fifo_to_dfa|lcd_ta_fifo_to_dfa_fifo:lcd_ta_fifo_to_dfa_fifo                                                                                                                                                                                                                                                                                                                                                                         ;              ;
;       |lcd_ta_sgdma_to_fifo:the_lcd_ta_sgdma_to_fifo|                                                                                                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_ta_sgdma_to_fifo:the_lcd_ta_sgdma_to_fifo                                                                                                                                                                                                                                                                                                                                                                                                                     ;              ;
;       |onchip_mem:the_onchip_mem|                                                                                                                                         ; 169 (0)           ; 3 (0)        ; 2097152     ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|onchip_mem:the_onchip_mem                                                                                                                                                                                                                                                                                                                                                                                                                                         ;              ;
;          |altsyncram:the_altsyncram|                                                                                                                                      ; 169 (0)           ; 3 (0)        ; 2097152     ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|onchip_mem:the_onchip_mem|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                                                                               ;              ;
;             |altsyncram_grb1:auto_generated|                                                                                                                              ; 169 (0)           ; 3 (3)        ; 2097152     ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|onchip_mem:the_onchip_mem|altsyncram:the_altsyncram|altsyncram_grb1:auto_generated                                                                                                                                                                                                                                                                                                                                                                                ;              ;
;                |decode_rsa:decode3|                                                                                                                                       ; 12 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|onchip_mem:the_onchip_mem|altsyncram:the_altsyncram|altsyncram_grb1:auto_generated|decode_rsa:decode3                                                                                                                                                                                                                                                                                                                                                             ;              ;
;                |mux_oob:mux2|                                                                                                                                             ; 157 (157)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|onchip_mem:the_onchip_mem|altsyncram:the_altsyncram|altsyncram_grb1:auto_generated|mux_oob:mux2                                                                                                                                                                                                                                                                                                                                                                   ;              ;
;       |onchip_mem_s1_arbitrator:the_onchip_mem_s1|                                                                                                                        ; 48 (48)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|onchip_mem_s1_arbitrator:the_onchip_mem_s1                                                                                                                                                                                                                                                                                                                                                                                                                        ;              ;
;       |sd_clk:the_sd_clk|                                                                                                                                                 ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|sd_clk:the_sd_clk                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;              ;
;       |sd_clk_s1_arbitrator:the_sd_clk_s1|                                                                                                                                ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|sd_clk_s1_arbitrator:the_sd_clk_s1                                                                                                                                                                                                                                                                                                                                                                                                                                ;              ;
;       |sd_cmd:the_sd_cmd|                                                                                                                                                 ; 4 (4)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|sd_cmd:the_sd_cmd                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;              ;
;       |sd_cmd_s1_arbitrator:the_sd_cmd_s1|                                                                                                                                ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|sd_cmd_s1_arbitrator:the_sd_cmd_s1                                                                                                                                                                                                                                                                                                                                                                                                                                ;              ;
;       |sd_dat:the_sd_dat|                                                                                                                                                 ; 6 (6)             ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|sd_dat:the_sd_dat                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;              ;
;       |sd_dat_s1_arbitrator:the_sd_dat_s1|                                                                                                                                ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|sd_dat_s1_arbitrator:the_sd_dat_s1                                                                                                                                                                                                                                                                                                                                                                                                                                ;              ;
;       |sd_wp_n:the_sd_wp_n|                                                                                                                                               ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|sd_wp_n:the_sd_wp_n                                                                                                                                                                                                                                                                                                                                                                                                                                               ;              ;
;       |sd_wp_n_s1_arbitrator:the_sd_wp_n_s1|                                                                                                                              ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|sd_wp_n_s1_arbitrator:the_sd_wp_n_s1                                                                                                                                                                                                                                                                                                                                                                                                                              ;              ;
;       |sdram:the_sdram|                                                                                                                                                   ; 327 (254)         ; 338 (210)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|sdram:the_sdram                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;              ;
;          |sdram_input_efifo_module:the_sdram_input_efifo_module|                                                                                                          ; 73 (73)           ; 128 (128)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module                                                                                                                                                                                                                                                                                                                                                                                             ;              ;
;       |sdram_s1_arbitrator:the_sdram_s1|                                                                                                                                  ; 235 (162)         ; 63 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|sdram_s1_arbitrator:the_sdram_s1                                                                                                                                                                                                                                                                                                                                                                                                                                  ;              ;
;          |rdv_fifo_for_cpu_data_master_to_sdram_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_s1|                                                                       ; 28 (28)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_cpu_data_master_to_sdram_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_s1                                                                                                                                                                                                                                                                                                                                         ;              ;
;          |rdv_fifo_for_lcd_sgdma_descriptor_read_to_sdram_s1_module:rdv_fifo_for_lcd_sgdma_descriptor_read_to_sdram_s1|                                                   ; 26 (26)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_lcd_sgdma_descriptor_read_to_sdram_s1_module:rdv_fifo_for_lcd_sgdma_descriptor_read_to_sdram_s1                                                                                                                                                                                                                                                                                                                     ;              ;
;          |rdv_fifo_for_lcd_sgdma_m_read_to_sdram_s1_module:rdv_fifo_for_lcd_sgdma_m_read_to_sdram_s1|                                                                     ; 19 (19)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_lcd_sgdma_m_read_to_sdram_s1_module:rdv_fifo_for_lcd_sgdma_m_read_to_sdram_s1                                                                                                                                                                                                                                                                                                                                       ;              ;
;       |sysid_control_slave_arbitrator:the_sysid_control_slave|                                                                                                            ; 4 (4)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|sysid_control_slave_arbitrator:the_sysid_control_slave                                                                                                                                                                                                                                                                                                                                                                                                            ;              ;
;       |tPad_Starter_SOPC_clock_0:the_tPad_Starter_SOPC_clock_0|                                                                                                           ; 17 (0)            ; 34 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_0:the_tPad_Starter_SOPC_clock_0                                                                                                                                                                                                                                                                                                                                                                                                           ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer1|                                                                                                           ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_0:the_tPad_Starter_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer1                                                                                                                                                                                                                                                                                                                                                      ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer2|                                                                                                           ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_0:the_tPad_Starter_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2                                                                                                                                                                                                                                                                                                                                                      ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer3|                                                                                                           ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_0:the_tPad_Starter_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3                                                                                                                                                                                                                                                                                                                                                      ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer|                                                                                                            ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_0:the_tPad_Starter_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                                                                                                                                                                                                                                                       ;              ;
;          |tPad_Starter_SOPC_clock_0_edge_to_pulse:read_done_edge_to_pulse|                                                                                                ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_0:the_tPad_Starter_SOPC_clock_0|tPad_Starter_SOPC_clock_0_edge_to_pulse:read_done_edge_to_pulse                                                                                                                                                                                                                                                                                                                                           ;              ;
;          |tPad_Starter_SOPC_clock_0_edge_to_pulse:read_request_edge_to_pulse|                                                                                             ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_0:the_tPad_Starter_SOPC_clock_0|tPad_Starter_SOPC_clock_0_edge_to_pulse:read_request_edge_to_pulse                                                                                                                                                                                                                                                                                                                                        ;              ;
;          |tPad_Starter_SOPC_clock_0_edge_to_pulse:write_done_edge_to_pulse|                                                                                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_0:the_tPad_Starter_SOPC_clock_0|tPad_Starter_SOPC_clock_0_edge_to_pulse:write_done_edge_to_pulse                                                                                                                                                                                                                                                                                                                                          ;              ;
;          |tPad_Starter_SOPC_clock_0_edge_to_pulse:write_request_edge_to_pulse|                                                                                            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_0:the_tPad_Starter_SOPC_clock_0|tPad_Starter_SOPC_clock_0_edge_to_pulse:write_request_edge_to_pulse                                                                                                                                                                                                                                                                                                                                       ;              ;
;          |tPad_Starter_SOPC_clock_0_master_FSM:master_FSM|                                                                                                                ; 5 (5)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_0:the_tPad_Starter_SOPC_clock_0|tPad_Starter_SOPC_clock_0_master_FSM:master_FSM                                                                                                                                                                                                                                                                                                                                                           ;              ;
;          |tPad_Starter_SOPC_clock_0_slave_FSM:slave_FSM|                                                                                                                  ; 11 (11)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_0:the_tPad_Starter_SOPC_clock_0|tPad_Starter_SOPC_clock_0_slave_FSM:slave_FSM                                                                                                                                                                                                                                                                                                                                                             ;              ;
;       |tPad_Starter_SOPC_clock_0_in_arbitrator:the_tPad_Starter_SOPC_clock_0_in|                                                                                          ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_0_in_arbitrator:the_tPad_Starter_SOPC_clock_0_in                                                                                                                                                                                                                                                                                                                                                                                          ;              ;
;       |tPad_Starter_SOPC_clock_1:the_tPad_Starter_SOPC_clock_1|                                                                                                           ; 21 (1)            ; 93 (70)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_1:the_tPad_Starter_SOPC_clock_1                                                                                                                                                                                                                                                                                                                                                                                                           ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer1|                                                                                                           ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_1:the_tPad_Starter_SOPC_clock_1|altera_std_synchronizer:the_altera_std_synchronizer1                                                                                                                                                                                                                                                                                                                                                      ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer2|                                                                                                           ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_1:the_tPad_Starter_SOPC_clock_1|altera_std_synchronizer:the_altera_std_synchronizer2                                                                                                                                                                                                                                                                                                                                                      ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer3|                                                                                                           ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_1:the_tPad_Starter_SOPC_clock_1|altera_std_synchronizer:the_altera_std_synchronizer3                                                                                                                                                                                                                                                                                                                                                      ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer|                                                                                                            ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_1:the_tPad_Starter_SOPC_clock_1|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                                                                                                                                                                                                                                                       ;              ;
;          |tPad_Starter_SOPC_clock_1_edge_to_pulse:read_done_edge_to_pulse|                                                                                                ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_1:the_tPad_Starter_SOPC_clock_1|tPad_Starter_SOPC_clock_1_edge_to_pulse:read_done_edge_to_pulse                                                                                                                                                                                                                                                                                                                                           ;              ;
;          |tPad_Starter_SOPC_clock_1_edge_to_pulse:read_request_edge_to_pulse|                                                                                             ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_1:the_tPad_Starter_SOPC_clock_1|tPad_Starter_SOPC_clock_1_edge_to_pulse:read_request_edge_to_pulse                                                                                                                                                                                                                                                                                                                                        ;              ;
;          |tPad_Starter_SOPC_clock_1_edge_to_pulse:write_done_edge_to_pulse|                                                                                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_1:the_tPad_Starter_SOPC_clock_1|tPad_Starter_SOPC_clock_1_edge_to_pulse:write_done_edge_to_pulse                                                                                                                                                                                                                                                                                                                                          ;              ;
;          |tPad_Starter_SOPC_clock_1_edge_to_pulse:write_request_edge_to_pulse|                                                                                            ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_1:the_tPad_Starter_SOPC_clock_1|tPad_Starter_SOPC_clock_1_edge_to_pulse:write_request_edge_to_pulse                                                                                                                                                                                                                                                                                                                                       ;              ;
;          |tPad_Starter_SOPC_clock_1_master_FSM:master_FSM|                                                                                                                ; 8 (8)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_1:the_tPad_Starter_SOPC_clock_1|tPad_Starter_SOPC_clock_1_master_FSM:master_FSM                                                                                                                                                                                                                                                                                                                                                           ;              ;
;          |tPad_Starter_SOPC_clock_1_slave_FSM:slave_FSM|                                                                                                                  ; 10 (10)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_1:the_tPad_Starter_SOPC_clock_1|tPad_Starter_SOPC_clock_1_slave_FSM:slave_FSM                                                                                                                                                                                                                                                                                                                                                             ;              ;
;       |tPad_Starter_SOPC_clock_1_in_arbitrator:the_tPad_Starter_SOPC_clock_1_in|                                                                                          ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_1_in_arbitrator:the_tPad_Starter_SOPC_clock_1_in                                                                                                                                                                                                                                                                                                                                                                                          ;              ;
;       |tPad_Starter_SOPC_reset_altpll_io_domain_synch_module:tPad_Starter_SOPC_reset_altpll_io_domain_synch|                                                              ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_reset_altpll_io_domain_synch_module:tPad_Starter_SOPC_reset_altpll_io_domain_synch                                                                                                                                                                                                                                                                                                                                                              ;              ;
;       |tPad_Starter_SOPC_reset_altpll_pclk_domain_synch_module:tPad_Starter_SOPC_reset_altpll_pclk_domain_synch|                                                          ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_reset_altpll_pclk_domain_synch_module:tPad_Starter_SOPC_reset_altpll_pclk_domain_synch                                                                                                                                                                                                                                                                                                                                                          ;              ;
;       |tPad_Starter_SOPC_reset_altpll_sdcard_domain_synch_module:tPad_Starter_SOPC_reset_altpll_sdcard_domain_synch|                                                      ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_reset_altpll_sdcard_domain_synch_module:tPad_Starter_SOPC_reset_altpll_sdcard_domain_synch                                                                                                                                                                                                                                                                                                                                                      ;              ;
;       |tPad_Starter_SOPC_reset_altpll_sys_domain_synch_module:tPad_Starter_SOPC_reset_altpll_sys_domain_synch|                                                            ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_reset_altpll_sys_domain_synch_module:tPad_Starter_SOPC_reset_altpll_sys_domain_synch                                                                                                                                                                                                                                                                                                                                                            ;              ;
;       |tPad_Starter_SOPC_reset_clk_50_domain_synch_module:tPad_Starter_SOPC_reset_clk_50_domain_synch|                                                                    ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_reset_clk_50_domain_synch_module:tPad_Starter_SOPC_reset_clk_50_domain_synch                                                                                                                                                                                                                                                                                                                                                                    ;              ;
;       |timer:the_timer|                                                                                                                                                   ; 134 (134)         ; 120 (120)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|timer:the_timer                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;              ;
;       |timer_s1_arbitrator:the_timer_s1|                                                                                                                                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|timer_s1_arbitrator:the_timer_s1                                                                                                                                                                                                                                                                                                                                                                                                                                  ;              ;
;       |touch_panel_busy:the_touch_panel_busy|                                                                                                                             ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|touch_panel_busy:the_touch_panel_busy                                                                                                                                                                                                                                                                                                                                                                                                                             ;              ;
;       |touch_panel_busy_s1_arbitrator:the_touch_panel_busy_s1|                                                                                                            ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|touch_panel_busy_s1_arbitrator:the_touch_panel_busy_s1                                                                                                                                                                                                                                                                                                                                                                                                            ;              ;
;       |touch_panel_penirq_n:the_touch_panel_penirq_n|                                                                                                                     ; 7 (7)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|touch_panel_penirq_n:the_touch_panel_penirq_n                                                                                                                                                                                                                                                                                                                                                                                                                     ;              ;
;       |touch_panel_penirq_n_s1_arbitrator:the_touch_panel_penirq_n_s1|                                                                                                    ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|touch_panel_penirq_n_s1_arbitrator:the_touch_panel_penirq_n_s1                                                                                                                                                                                                                                                                                                                                                                                                    ;              ;
;       |touch_panel_spi:the_touch_panel_spi|                                                                                                                               ; 118 (118)         ; 122 (122)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|touch_panel_spi:the_touch_panel_spi                                                                                                                                                                                                                                                                                                                                                                                                                               ;              ;
;       |touch_panel_spi_spi_control_port_arbitrator:the_touch_panel_spi_spi_control_port|                                                                                  ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|touch_panel_spi_spi_control_port_arbitrator:the_touch_panel_spi_spi_control_port                                                                                                                                                                                                                                                                                                                                                                                  ;              ;
;       |tri_state_bridge_avalon_slave_arbitrator:the_tri_state_bridge_avalon_slave|                                                                                        ; 87 (87)           ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|tri_state_bridge_avalon_slave_arbitrator:the_tri_state_bridge_avalon_slave                                                                                                                                                                                                                                                                                                                                                                                        ;              ;
;       |vga:the_vga|                                                                                                                                                       ; 110 (0)           ; 76 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|vga:the_vga                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;              ;
;          |VGA_SINK:vga|                                                                                                                                                   ; 110 (29)          ; 76 (43)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|vga:the_vga|VGA_SINK:vga                                                                                                                                                                                                                                                                                                                                                                                                                                          ;              ;
;             |vga_time_generator:vga_time_generator_instance|                                                                                                              ; 81 (81)           ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|vga:the_vga|VGA_SINK:vga|vga_time_generator:vga_time_generator_instance                                                                                                                                                                                                                                                                                                                                                                                           ;              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+---------------------------------+
; Name                                                                                                                                                                                                                                                                                                               ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+---------------------------------+
; tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_ivf1:auto_generated|altsyncram_ij31:fifo_ram|ALTSYNCRAM                                                                                            ; AUTO ; Simple Dual Port ; 32           ; 50           ; 32           ; 50           ; 1600    ; None                            ;
; tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|altsyncram_qj31:fifo_ram|ALTSYNCRAM                                                                                                  ; AUTO ; Simple Dual Port ; 256          ; 33           ; 256          ; 33           ; 8448    ; None                            ;
; tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_00g1:auto_generated|altsyncram_0k31:fifo_ram|ALTSYNCRAM                                                                                ; AUTO ; Simple Dual Port ; 32           ; 48           ; 32           ; 48           ; 1536    ; None                            ;
; tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_45g1:auto_generated|altsyncram_sj31:fifo_ram|ALTSYNCRAM                                                                                      ; AUTO ; Simple Dual Port ; 512          ; 33           ; 512          ; 33           ; 16896   ; None                            ;
; tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram|altsyncram_bpf1:auto_generated|ALTSYNCRAM                                                                                                                                                                         ; AUTO ; Simple Dual Port ; 256          ; 2            ; 256          ; 2            ; 512     ; cpu_bht_ram.mif                 ;
; tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_dc_data_module:cpu_dc_data|altsyncram:the_altsyncram|altsyncram_kdf1:auto_generated|ALTSYNCRAM                                                                                                                                                                 ; AUTO ; Simple Dual Port ; 512          ; 32           ; 512          ; 32           ; 16384   ; None                            ;
; tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_bef1:auto_generated|ALTSYNCRAM                                                                                                                                                                   ; AUTO ; Simple Dual Port ; 64           ; 19           ; 64           ; 19           ; 1216    ; cpu_dc_tag_ram.mif              ;
; tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ALTSYNCRAM                                                                                                                                                             ; AUTO ; Simple Dual Port ; 8            ; 32           ; 8            ; 32           ; 256     ; None                            ;
; tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ALTSYNCRAM                                                                                                                                                                 ; AUTO ; Simple Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768   ; None                            ;
; tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_m5g1:auto_generated|ALTSYNCRAM                                                                                                                                                                   ; AUTO ; Simple Dual Port ; 128          ; 24           ; 128          ; 24           ; 3072    ; cpu_ic_tag_ram.mif              ;
; tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_f572:auto_generated|ALTSYNCRAM                                               ; AUTO ; True Dual Port   ; 256          ; 32           ; 256          ; 32           ; 8192    ; cpu_ociram_default_contents.mif ;
; tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_b7f1:auto_generated|ALTSYNCRAM                                                                                                                                                 ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024    ; cpu_rf_ram_a.mif                ;
; tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_c7f1:auto_generated|ALTSYNCRAM                                                                                                                                                 ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024    ; cpu_rf_ram_b.mif                ;
; tPad_Starter_SOPC:tPad_Starter_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ALTSYNCRAM                                                                                       ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512     ; None                            ;
; tPad_Starter_SOPC:tPad_Starter_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ALTSYNCRAM                                                                                       ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512     ; None                            ;
; tPad_Starter_SOPC:tPad_Starter_inst|lcd_pixel_fifo:the_lcd_pixel_fifo|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_l4j1:auto_generated|altsyncram_ak31:fifo_ram|ALTSYNCRAM                                                 ; AUTO ; Simple Dual Port ; 128          ; 69           ; 128          ; 69           ; 8832    ; None                            ;
; tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_d4n:auto_generated|altsyncram_1961:altsyncram4|ALTSYNCRAM          ; AUTO ; Simple Dual Port ; 3            ; 16           ; 3            ; 16           ; 48      ; None                            ;
; tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|altshift_taps:desc_assembler_rtl_1|shift_taps_e4n:auto_generated|altsyncram_s1b1:altsyncram2|ALTSYNCRAM          ; AUTO ; Simple Dual Port ; 2            ; 16           ; 2            ; 16           ; 32      ; None                            ;
; tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|altshift_taps:desc_assembler_rtl_2|shift_taps_p5n:auto_generated|altsyncram_m1b1:altsyncram2|ALTSYNCRAM          ; AUTO ; Simple Dual Port ; 2            ; 13           ; 2            ; 13           ; 26      ; None                            ;
; tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo|scfifo:lcd_sgdma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_3ud1:FIFOram|ALTSYNCRAM                                                                        ; AUTO ; Simple Dual Port ; 2            ; 104          ; 2            ; 104          ; 208     ; None                            ;
; tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo|lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo|scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_dv31:auto_generated|a_dpfifo_k541:dpfifo|altsyncram_5vd1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 32           ; 69           ; 32           ; 69           ; 2208    ; None                            ;
; tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_status_token_fifo:the_lcd_sgdma_status_token_fifo|scfifo:lcd_sgdma_status_token_fifo_status_token_fifo|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|altsyncram_5rd1:FIFOram|ALTSYNCRAM                                                    ; AUTO ; Simple Dual Port ; 2            ; 24           ; 2            ; 24           ; 48      ; None                            ;
; tPad_Starter_SOPC:tPad_Starter_inst|onchip_mem:the_onchip_mem|altsyncram:the_altsyncram|altsyncram_grb1:auto_generated|ALTSYNCRAM                                                                                                                                                                                  ; AUTO ; Single Port      ; 65536        ; 32           ; --           ; --           ; 2097152 ; onchip_mem.hex                  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+---------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 2           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 4           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 2           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                     ;
+--------+-------------------------------+---------+--------------+---------------+---------------------------------------------------------------+-----------------------------------------+
; Vendor ; IP Core Name                  ; Version ; Release Date ; License Type  ; Entity Instance                                               ; IP Include File                         ;
+--------+-------------------------------+---------+--------------+---------------+---------------------------------------------------------------+-----------------------------------------+
; Altera ; Nios II Processor (6AF7_00A2) ; N/A     ; Apr 2004     ; OpenCore Plus ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu ; D:/Files/DSD/project/tPad_Starter/cpu.v ;
; Altera ; N/A                           ; N/A     ; N/A          ; N/A           ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|irm:the_irm ; D:/Files/DSD/project/tPad_Starter/irm.v ;
+--------+-------------------------------+---------+--------------+---------------+---------------------------------------------------------------+-----------------------------------------+
OpenCore Plus Hardware Evaluation feature is turned on for all cores in the design.


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------+
; State Machine - |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|vga:the_vga|VGA_SINK:vga|streaming_state ;
+--------------------+--------------------+--------------------+--------------------+------------------------+
; Name               ; streaming_state.11 ; streaming_state.10 ; streaming_state.01 ; streaming_state.00     ;
+--------------------+--------------------+--------------------+--------------------+------------------------+
; streaming_state.00 ; 0                  ; 0                  ; 0                  ; 0                      ;
; streaming_state.01 ; 0                  ; 0                  ; 1                  ; 1                      ;
; streaming_state.10 ; 0                  ; 1                  ; 0                  ; 1                      ;
; streaming_state.11 ; 1                  ; 0                  ; 0                  ; 1                      ;
+--------------------+--------------------+--------------------+--------------------+------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_1:the_tPad_Starter_SOPC_clock_1|tPad_Starter_SOPC_clock_1_master_FSM:master_FSM|master_state ;
+------------------+------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------+
; Name             ; master_state.100 ; master_state.010 ; master_state.001                                                                                                              ;
+------------------+------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------+
; master_state.001 ; 0                ; 0                ; 0                                                                                                                             ;
; master_state.010 ; 0                ; 1                ; 1                                                                                                                             ;
; master_state.100 ; 1                ; 0                ; 1                                                                                                                             ;
+------------------+------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_1:the_tPad_Starter_SOPC_clock_1|tPad_Starter_SOPC_clock_1_slave_FSM:slave_FSM|slave_state ;
+-----------------+-----------------+-----------------+-------------------------------------------------------------------------------------------------------------------------------+
; Name            ; slave_state.100 ; slave_state.010 ; slave_state.001                                                                                                               ;
+-----------------+-----------------+-----------------+-------------------------------------------------------------------------------------------------------------------------------+
; slave_state.001 ; 0               ; 0               ; 0                                                                                                                             ;
; slave_state.010 ; 0               ; 1               ; 1                                                                                                                             ;
; slave_state.100 ; 1               ; 0               ; 1                                                                                                                             ;
+-----------------+-----------------+-----------------+-------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_0:the_tPad_Starter_SOPC_clock_0|tPad_Starter_SOPC_clock_0_master_FSM:master_FSM|master_state ;
+------------------+------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------+
; Name             ; master_state.100 ; master_state.010 ; master_state.001                                                                                                              ;
+------------------+------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------+
; master_state.001 ; 0                ; 0                ; 0                                                                                                                             ;
; master_state.010 ; 0                ; 1                ; 1                                                                                                                             ;
; master_state.100 ; 1                ; 0                ; 1                                                                                                                             ;
+------------------+------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_0:the_tPad_Starter_SOPC_clock_0|tPad_Starter_SOPC_clock_0_slave_FSM:slave_FSM|slave_state ;
+-----------------+-----------------+-----------------+-------------------------------------------------------------------------------------------------------------------------------+
; Name            ; slave_state.100 ; slave_state.010 ; slave_state.001                                                                                                               ;
+-----------------+-----------------+-----------------+-------------------------------------------------------------------------------------------------------------------------------+
; slave_state.001 ; 0               ; 0               ; 0                                                                                                                             ;
; slave_state.010 ; 0               ; 1               ; 1                                                                                                                             ;
; slave_state.100 ; 1               ; 0               ; 1                                                                                                                             ;
+-----------------+-----------------+-----------------+-------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------+
; State Machine - |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|sdram:the_sdram|m_next     ;
+------------------+------------------+------------------+------------------+------------------+
; Name             ; m_next.010000000 ; m_next.000010000 ; m_next.000001000 ; m_next.000000001 ;
+------------------+------------------+------------------+------------------+------------------+
; m_next.000000001 ; 0                ; 0                ; 0                ; 0                ;
; m_next.000001000 ; 0                ; 0                ; 1                ; 1                ;
; m_next.000010000 ; 0                ; 1                ; 0                ; 1                ;
; m_next.010000000 ; 1                ; 0                ; 0                ; 1                ;
+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|sdram:the_sdram|m_state                                                                                                             ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name              ; m_state.100000000 ; m_state.010000000 ; m_state.001000000 ; m_state.000100000 ; m_state.000010000 ; m_state.000001000 ; m_state.000000100 ; m_state.000000010 ; m_state.000000001 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; m_state.000000001 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ;
; m_state.000000010 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 1                 ;
; m_state.000000100 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 1                 ;
; m_state.000001000 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 1                 ;
; m_state.000010000 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.000100000 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.001000000 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.010000000 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.100000000 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------+
; State Machine - |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|sdram:the_sdram|i_next ;
+------------+------------+------------+------------+--------------------------------------+
; Name       ; i_next.111 ; i_next.101 ; i_next.010 ; i_next.000                           ;
+------------+------------+------------+------------+--------------------------------------+
; i_next.000 ; 0          ; 0          ; 0          ; 0                                    ;
; i_next.010 ; 0          ; 0          ; 1          ; 1                                    ;
; i_next.101 ; 0          ; 1          ; 0          ; 1                                    ;
; i_next.111 ; 1          ; 0          ; 0          ; 1                                    ;
+------------+------------+------------+------------+--------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------+
; State Machine - |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|sdram:the_sdram|i_state       ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; Name        ; i_state.111 ; i_state.101 ; i_state.011 ; i_state.010 ; i_state.001 ; i_state.000 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; i_state.000 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ;
; i_state.001 ; 0           ; 0           ; 0           ; 0           ; 1           ; 1           ;
; i_state.010 ; 0           ; 0           ; 0           ; 1           ; 0           ; 1           ;
; i_state.011 ; 0           ; 0           ; 1           ; 0           ; 0           ; 1           ;
; i_state.101 ; 0           ; 1           ; 0           ; 0           ; 0           ; 1           ;
; i_state.111 ; 1           ; 0           ; 0           ; 0           ; 0           ; 1           ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_desc_address_fifo:the_lcd_sgdma_desc_address_fifo|scfifo:lcd_sgdma_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|a_fefifo:fifo_state|sm_emptyfull ;
+--------------+--------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name         ; state_middle ; state_full ; state_empty                                                                                                                                                                                                       ;
+--------------+--------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; state_empty  ; 0            ; 0          ; 0                                                                                                                                                                                                                 ;
; state_middle ; 1            ; 0          ; 1                                                                                                                                                                                                                 ;
; state_full   ; 0            ; 1          ; 1                                                                                                                                                                                                                 ;
+--------------+--------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo|scfifo:descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|a_fefifo:fifo_state|sm_emptyfull ;
+--------------+--------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name         ; state_middle ; state_full ; state_empty                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------------+--------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; state_empty  ; 0            ; 0          ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; state_middle ; 1            ; 0          ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; state_full   ; 0            ; 1          ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------------+--------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|irm:the_irm|TERASIC_IRM:irm|IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst|state ;
+----------------+------------+----------------+-----------------------------------------------------------------------------------------------------+
; Name           ; state.IDLE ; state.DATAREAD ; state.GUIDANCE                                                                                      ;
+----------------+------------+----------------+-----------------------------------------------------------------------------------------------------+
; state.IDLE     ; 0          ; 0              ; 0                                                                                                   ;
; state.GUIDANCE ; 1          ; 0              ; 1                                                                                                   ;
; state.DATAREAD ; 1          ; 1              ; 0                                                                                                   ;
+----------------+------------+----------------+-----------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                     ;
+------------+------------+------------+------------+------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                              ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                              ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                              ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                              ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                              ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                              ;
+------------+------------+------------+------------+------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                              ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; tPad_Starter_SOPC:tPad_Starter_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                      ; yes                                                              ; yes                                        ;
; tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_1:the_tPad_Starter_SOPC_clock_1|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]                                                                                                                   ; yes                                                              ; yes                                        ;
; tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_1:the_tPad_Starter_SOPC_clock_1|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                                    ; yes                                                              ; yes                                        ;
; tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_reset_altpll_sys_domain_synch_module:tPad_Starter_SOPC_reset_altpll_sys_domain_synch|data_out                                                                                                                        ; yes                                                              ; yes                                        ;
; tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_reset_altpll_io_domain_synch_module:tPad_Starter_SOPC_reset_altpll_io_domain_synch|data_out                                                                                                                          ; yes                                                              ; yes                                        ;
; tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_reset_altpll_sdcard_domain_synch_module:tPad_Starter_SOPC_reset_altpll_sdcard_domain_synch|data_out                                                                                                                  ; yes                                                              ; yes                                        ;
; tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]        ; yes                                                              ; yes                                        ;
; tPad_Starter_SOPC:tPad_Starter_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                                      ; yes                                                              ; yes                                        ;
; tPad_Starter_SOPC:tPad_Starter_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rvalid                                                                                                                                                           ; yes                                                              ; yes                                        ;
; tPad_Starter_SOPC:tPad_Starter_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                  ; yes                                                              ; yes                                        ;
; tPad_Starter_SOPC:tPad_Starter_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                      ; yes                                                              ; yes                                        ;
; tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_0:the_tPad_Starter_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]                                                                                                                   ; yes                                                              ; yes                                        ;
; tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_0:the_tPad_Starter_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                                    ; yes                                                              ; yes                                        ;
; tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_1:the_tPad_Starter_SOPC_clock_1|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1                                                                                                                    ; yes                                                              ; yes                                        ;
; tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_1:the_tPad_Starter_SOPC_clock_1|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                     ; yes                                                              ; yes                                        ;
; tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_reset_altpll_sys_domain_synch_module:tPad_Starter_SOPC_reset_altpll_sys_domain_synch|data_in_d1                                                                                                                      ; yes                                                              ; yes                                        ;
; tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_reset_altpll_io_domain_synch_module:tPad_Starter_SOPC_reset_altpll_io_domain_synch|data_in_d1                                                                                                                        ; yes                                                              ; yes                                        ;
; tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_reset_altpll_sdcard_domain_synch_module:tPad_Starter_SOPC_reset_altpll_sdcard_domain_synch|data_in_d1                                                                                                                ; yes                                                              ; yes                                        ;
; tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_0:the_tPad_Starter_SOPC_clock_0|master_address[3]                                                                                                                                                              ; yes                                                              ; yes                                        ;
; tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_0:the_tPad_Starter_SOPC_clock_0|master_address[2]                                                                                                                                                              ; yes                                                              ; yes                                        ;
; tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_0:the_tPad_Starter_SOPC_clock_0|master_writedata[0]                                                                                                                                                            ; yes                                                              ; yes                                        ;
; tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_reset_clk_50_domain_synch_module:tPad_Starter_SOPC_reset_clk_50_domain_synch|data_out                                                                                                                                ; yes                                                              ; yes                                        ;
; tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1         ; yes                                                              ; yes                                        ;
; tPad_Starter_SOPC:tPad_Starter_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[2]                                                                                                                                                      ; yes                                                              ; yes                                        ;
; tPad_Starter_SOPC:tPad_Starter_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                    ; yes                                                              ; yes                                        ;
; tPad_Starter_SOPC:tPad_Starter_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                     ; yes                                                              ; yes                                        ;
; tPad_Starter_SOPC:tPad_Starter_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rdata[7]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_0:the_tPad_Starter_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1                                                                                                                    ; yes                                                              ; yes                                        ;
; tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_0:the_tPad_Starter_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                     ; yes                                                              ; yes                                        ;
; tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_0:the_tPad_Starter_SOPC_clock_0|slave_address_d1[3]                                                                                                                                                            ; yes                                                              ; yes                                        ;
; tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_0:the_tPad_Starter_SOPC_clock_0|slave_address_d1[2]                                                                                                                                                            ; yes                                                              ; yes                                        ;
; tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_0:the_tPad_Starter_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                                                                                   ; yes                                                              ; yes                                        ;
; tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_0:the_tPad_Starter_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                                                                                   ; yes                                                              ; yes                                        ;
; tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_0:the_tPad_Starter_SOPC_clock_0|slave_writedata_d1[0]                                                                                                                                                          ; yes                                                              ; yes                                        ;
; tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_reset_clk_50_domain_synch_module:tPad_Starter_SOPC_reset_clk_50_domain_synch|data_in_d1                                                                                                                              ; yes                                                              ; yes                                        ;
; tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_reset_altpll_pclk_domain_synch_module:tPad_Starter_SOPC_reset_altpll_pclk_domain_synch|data_out                                                                                                                      ; yes                                                              ; yes                                        ;
; tPad_Starter_SOPC:tPad_Starter_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                      ; yes                                                              ; yes                                        ;
; tPad_Starter_SOPC:tPad_Starter_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rdata[0]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; tPad_Starter_SOPC:tPad_Starter_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                         ; yes                                                              ; yes                                        ;
; tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_0:the_tPad_Starter_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1                                                                                                                    ; yes                                                              ; yes                                        ;
; tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_0:the_tPad_Starter_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1                                                                                                                    ; yes                                                              ; yes                                        ;
; tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_reset_altpll_pclk_domain_synch_module:tPad_Starter_SOPC_reset_altpll_pclk_domain_synch|data_in_d1                                                                                                                    ; yes                                                              ; yes                                        ;
; tPad_Starter_SOPC:tPad_Starter_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                      ; yes                                                              ; yes                                        ;
; tPad_Starter_SOPC:tPad_Starter_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                      ; yes                                                              ; yes                                        ;
; tPad_Starter_SOPC:tPad_Starter_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rdata[1]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; tPad_Starter_SOPC:tPad_Starter_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|read_write                                                                                                                                                       ; yes                                                              ; yes                                        ;
; tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_1:the_tPad_Starter_SOPC_clock_1|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                                                                                   ; yes                                                              ; yes                                        ;
; tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_1:the_tPad_Starter_SOPC_clock_1|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                                                                                   ; yes                                                              ; yes                                        ;
; tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; yes                                                              ; yes                                        ;
; tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; tPad_Starter_SOPC:tPad_Starter_inst|cpu_data_master_arbitrator:the_cpu_data_master|touch_panel_spi_spi_control_port_irq_from_sa_clock_crossing_cpu_data_master_module:touch_panel_spi_spi_control_port_irq_from_sa_clock_crossing_cpu_data_master|data_out                 ; yes                                                              ; yes                                        ;
; tPad_Starter_SOPC:tPad_Starter_inst|cpu_data_master_arbitrator:the_cpu_data_master|touch_panel_penirq_n_s1_irq_from_sa_clock_crossing_cpu_data_master_module:touch_panel_penirq_n_s1_irq_from_sa_clock_crossing_cpu_data_master|data_out                                   ; yes                                                              ; yes                                        ;
; tPad_Starter_SOPC:tPad_Starter_inst|cpu_data_master_arbitrator:the_cpu_data_master|irm_avalon_slave_irq_from_sa_clock_crossing_cpu_data_master_module:irm_avalon_slave_irq_from_sa_clock_crossing_cpu_data_master|data_out                                                 ; yes                                                              ; yes                                        ;
; tPad_Starter_SOPC:tPad_Starter_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                      ; yes                                                              ; yes                                        ;
; tPad_Starter_SOPC:tPad_Starter_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rdata[2]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_1:the_tPad_Starter_SOPC_clock_1|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1                                                                                                                    ; yes                                                              ; yes                                        ;
; tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_1:the_tPad_Starter_SOPC_clock_1|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1                                                                                                                    ; yes                                                              ; yes                                        ;
; tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; yes                                                              ; yes                                        ;
; tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_1:the_tPad_Starter_SOPC_clock_1|master_nativeaddress[2]                                                                                                                                                        ; yes                                                              ; yes                                        ;
; tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_1:the_tPad_Starter_SOPC_clock_1|master_nativeaddress[1]                                                                                                                                                        ; yes                                                              ; yes                                        ;
; tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_1:the_tPad_Starter_SOPC_clock_1|master_nativeaddress[0]                                                                                                                                                        ; yes                                                              ; yes                                        ;
; tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_1:the_tPad_Starter_SOPC_clock_1|master_writedata[0]                                                                                                                                                            ; yes                                                              ; yes                                        ;
; tPad_Starter_SOPC:tPad_Starter_inst|cpu_data_master_arbitrator:the_cpu_data_master|touch_panel_spi_spi_control_port_irq_from_sa_clock_crossing_cpu_data_master_module:touch_panel_spi_spi_control_port_irq_from_sa_clock_crossing_cpu_data_master|data_in_d1               ; yes                                                              ; yes                                        ;
; tPad_Starter_SOPC:tPad_Starter_inst|cpu_data_master_arbitrator:the_cpu_data_master|touch_panel_penirq_n_s1_irq_from_sa_clock_crossing_cpu_data_master_module:touch_panel_penirq_n_s1_irq_from_sa_clock_crossing_cpu_data_master|data_in_d1                                 ; yes                                                              ; yes                                        ;
; tPad_Starter_SOPC:tPad_Starter_inst|cpu_data_master_arbitrator:the_cpu_data_master|irm_avalon_slave_irq_from_sa_clock_crossing_cpu_data_master_module:irm_avalon_slave_irq_from_sa_clock_crossing_cpu_data_master|data_in_d1                                               ; yes                                                              ; yes                                        ;
; tPad_Starter_SOPC:tPad_Starter_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                      ; yes                                                              ; yes                                        ;
; tPad_Starter_SOPC:tPad_Starter_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rdata[3]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; tPad_Starter_SOPC:tPad_Starter_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; tPad_Starter_SOPC:tPad_Starter_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; tPad_Starter_SOPC:tPad_Starter_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; tPad_Starter_SOPC:tPad_Starter_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; tPad_Starter_SOPC:tPad_Starter_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; tPad_Starter_SOPC:tPad_Starter_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; tPad_Starter_SOPC:tPad_Starter_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; tPad_Starter_SOPC:tPad_Starter_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_1:the_tPad_Starter_SOPC_clock_1|slave_nativeaddress_d1[2]                                                                                                                                                      ; yes                                                              ; yes                                        ;
; tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_1:the_tPad_Starter_SOPC_clock_1|slave_nativeaddress_d1[1]                                                                                                                                                      ; yes                                                              ; yes                                        ;
; tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_1:the_tPad_Starter_SOPC_clock_1|slave_nativeaddress_d1[0]                                                                                                                                                      ; yes                                                              ; yes                                        ;
; tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_1:the_tPad_Starter_SOPC_clock_1|slave_writedata_d1[0]                                                                                                                                                          ; yes                                                              ; yes                                        ;
; tPad_Starter_SOPC:tPad_Starter_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                      ; yes                                                              ; yes                                        ;
; tPad_Starter_SOPC:tPad_Starter_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rdata[4]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; tPad_Starter_SOPC:tPad_Starter_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                      ; yes                                                              ; yes                                        ;
; tPad_Starter_SOPC:tPad_Starter_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                          ; yes                                                              ; yes                                        ;
; tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_1:the_tPad_Starter_SOPC_clock_1|master_writedata[2]                                                                                                                                                            ; yes                                                              ; yes                                        ;
; tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_1:the_tPad_Starter_SOPC_clock_1|master_writedata[3]                                                                                                                                                            ; yes                                                              ; yes                                        ;
; tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_1:the_tPad_Starter_SOPC_clock_1|master_writedata[1]                                                                                                                                                            ; yes                                                              ; yes                                        ;
; tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_1:the_tPad_Starter_SOPC_clock_1|master_writedata[4]                                                                                                                                                            ; yes                                                              ; yes                                        ;
; tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_1:the_tPad_Starter_SOPC_clock_1|master_writedata[5]                                                                                                                                                            ; yes                                                              ; yes                                        ;
; tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_1:the_tPad_Starter_SOPC_clock_1|master_writedata[6]                                                                                                                                                            ; yes                                                              ; yes                                        ;
; tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_1:the_tPad_Starter_SOPC_clock_1|master_writedata[7]                                                                                                                                                            ; yes                                                              ; yes                                        ;
; tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_1:the_tPad_Starter_SOPC_clock_1|master_writedata[8]                                                                                                                                                            ; yes                                                              ; yes                                        ;
; tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_1:the_tPad_Starter_SOPC_clock_1|master_writedata[9]                                                                                                                                                            ; yes                                                              ; yes                                        ;
; tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_1:the_tPad_Starter_SOPC_clock_1|master_writedata[10]                                                                                                                                                           ; yes                                                              ; yes                                        ;
; tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_1:the_tPad_Starter_SOPC_clock_1|master_writedata[11]                                                                                                                                                           ; yes                                                              ; yes                                        ;
; tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_1:the_tPad_Starter_SOPC_clock_1|master_writedata[12]                                                                                                                                                           ; yes                                                              ; yes                                        ;
; tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_1:the_tPad_Starter_SOPC_clock_1|master_writedata[13]                                                                                                                                                           ; yes                                                              ; yes                                        ;
; tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_1:the_tPad_Starter_SOPC_clock_1|master_writedata[14]                                                                                                                                                           ; yes                                                              ; yes                                        ;
; tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_1:the_tPad_Starter_SOPC_clock_1|master_writedata[15]                                                                                                                                                           ; yes                                                              ; yes                                        ;
; tPad_Starter_SOPC:tPad_Starter_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rdata[5]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; tPad_Starter_SOPC:tPad_Starter_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rdata[6]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_0:the_tPad_Starter_SOPC_clock_0|master_writedata[1]                                                                                                                                                            ; yes                                                              ; yes                                        ;
; tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_1:the_tPad_Starter_SOPC_clock_1|slave_writedata_d1[2]                                                                                                                                                          ; yes                                                              ; yes                                        ;
; tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_1:the_tPad_Starter_SOPC_clock_1|slave_writedata_d1[3]                                                                                                                                                          ; yes                                                              ; yes                                        ;
; tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_1:the_tPad_Starter_SOPC_clock_1|slave_writedata_d1[1]                                                                                                                                                          ; yes                                                              ; yes                                        ;
; tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_1:the_tPad_Starter_SOPC_clock_1|slave_writedata_d1[4]                                                                                                                                                          ; yes                                                              ; yes                                        ;
; tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_1:the_tPad_Starter_SOPC_clock_1|slave_writedata_d1[5]                                                                                                                                                          ; yes                                                              ; yes                                        ;
; tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_1:the_tPad_Starter_SOPC_clock_1|slave_writedata_d1[6]                                                                                                                                                          ; yes                                                              ; yes                                        ;
; tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_1:the_tPad_Starter_SOPC_clock_1|slave_writedata_d1[7]                                                                                                                                                          ; yes                                                              ; yes                                        ;
; tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_1:the_tPad_Starter_SOPC_clock_1|slave_writedata_d1[8]                                                                                                                                                          ; yes                                                              ; yes                                        ;
; tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_1:the_tPad_Starter_SOPC_clock_1|slave_writedata_d1[9]                                                                                                                                                          ; yes                                                              ; yes                                        ;
; tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_1:the_tPad_Starter_SOPC_clock_1|slave_writedata_d1[10]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_1:the_tPad_Starter_SOPC_clock_1|slave_writedata_d1[11]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_1:the_tPad_Starter_SOPC_clock_1|slave_writedata_d1[12]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_1:the_tPad_Starter_SOPC_clock_1|slave_writedata_d1[13]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_1:the_tPad_Starter_SOPC_clock_1|slave_writedata_d1[14]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_1:the_tPad_Starter_SOPC_clock_1|slave_writedata_d1[15]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_0:the_tPad_Starter_SOPC_clock_0|slave_writedata_d1[1]                                                                                                                                                          ; yes                                                              ; yes                                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                ; Reason for Removal                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|desc_reg[0]                                                ; Lost fanout                                                                                                                                                                                                                    ;
; tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|desc_assembler[0,32]                                       ; Lost fanout                                                                                                                                                                                                                    ;
; tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|desc_reg[1]                                                ; Lost fanout                                                                                                                                                                                                                    ;
; tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|desc_assembler[1,33]                                       ; Lost fanout                                                                                                                                                                                                                    ;
; tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|desc_reg[2]                                                ; Lost fanout                                                                                                                                                                                                                    ;
; tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|desc_assembler[2,34]                                       ; Lost fanout                                                                                                                                                                                                                    ;
; tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|desc_reg[64]                                               ; Lost fanout                                                                                                                                                                                                                    ;
; tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|desc_assembler[64,96,128,160]                              ; Lost fanout                                                                                                                                                                                                                    ;
; tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|desc_reg[65]                                               ; Lost fanout                                                                                                                                                                                                                    ;
; tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|desc_assembler[65,97,129,161]                              ; Lost fanout                                                                                                                                                                                                                    ;
; tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|desc_reg[66]                                               ; Lost fanout                                                                                                                                                                                                                    ;
; tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|desc_assembler[66,98]                                      ; Lost fanout                                                                                                                                                                                                                    ;
; tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|desc_reg[67..95,208..223]                                  ; Lost fanout                                                                                                                                                                                                                    ;
; tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_1:the_tPad_Starter_SOPC_clock_1|tPad_Starter_SOPC_clock_1_bit_pipe:endofpacket_bit_pipe|data_out                                                                                                 ; Lost fanout                                                                                                                                                                                                                    ;
; tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_1:the_tPad_Starter_SOPC_clock_1|tPad_Starter_SOPC_clock_1_bit_pipe:endofpacket_bit_pipe|data_in_d1                                                                                               ; Lost fanout                                                                                                                                                                                                                    ;
; tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[0..35]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                    ;
; tPad_Starter_SOPC:tPad_Starter_inst|vga:the_vga|VGA_SINK:vga|vga_time_generator:vga_time_generator_instance|h_cur_disp[0..4,6..7,10..11]                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; tPad_Starter_SOPC:tPad_Starter_inst|vga:the_vga|VGA_SINK:vga|vga_time_generator:vga_time_generator_instance|v_cur_disp[0..2,5,7..8,10..11]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_0:the_tPad_Starter_SOPC_clock_0|slave_readdata_p1[2..31]                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_0:the_tPad_Starter_SOPC_clock_0|slave_readdata[2..31]                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; tPad_Starter_SOPC:tPad_Starter_inst|sdram:the_sdram|i_addr[4..5]                                                                                                                                                                                             ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                         ;
; tPad_Starter_SOPC:tPad_Starter_inst|onchip_mem_s1_arbitrator:the_onchip_mem_s1|d1_reasons_to_wait                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_m_read:the_lcd_sgdma_m_read|status_reg[0..7]                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|control_status_slave_which_resides_within_lcd_sgdma:the_control_status_slave_which_resides_within_lcd_sgdma|control_reg[31]                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|E_control_reg_rddata[6..31]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|M_control_reg_rddata[6..31]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|E_ctrl_br_always_pred_taken                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|M_ctrl_br_always_pred_taken                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_im_addr[0..6]                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_wrap                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|dbrk_goto0                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk|xbrk_break                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk|E_xbrk_goto0                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk|E_xbrk_goto1                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk|M_xbrk_goto0                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk|M_xbrk_goto1                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo|m_readfifo_data[0..1,8..9,16..17,24..33,40..41,48..49,56..63]                                                                                      ; Lost fanout                                                                                                                                                                                                                    ;
; tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma_m_read_arbitrator:the_lcd_sgdma_m_read|dbs_latent_32_reg_segment_0[0..1,8..9,16..17,24..31]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                    ;
; tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[0..16]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                    ;
; tPad_Starter_SOPC:tPad_Starter_inst|vga:the_vga|VGA_SINK:vga|vga_time_generator:vga_time_generator_instance|h_total_half[11]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; tPad_Starter_SOPC:tPad_Starter_inst|vga:the_vga|VGA_SINK:vga|vga_time_generator:vga_time_generator_instance|v_interlaced                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_desc_address_fifo:the_lcd_sgdma_desc_address_fifo|scfifo:lcd_sgdma_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[31]                                  ; Lost fanout                                                                                                                                                                                                                    ;
; tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_desc_address_fifo:the_lcd_sgdma_desc_address_fifo|scfifo:lcd_sgdma_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[31]                              ; Lost fanout                                                                                                                                                                                                                    ;
; tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_desc_address_fifo:the_lcd_sgdma_desc_address_fifo|scfifo:lcd_sgdma_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[31]                              ; Lost fanout                                                                                                                                                                                                                    ;
; tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|desc_address_fifo_data[31]                                 ; Lost fanout                                                                                                                                                                                                                    ;
; tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_desc_address_fifo:the_lcd_sgdma_desc_address_fifo|scfifo:lcd_sgdma_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[30]                                  ; Lost fanout                                                                                                                                                                                                                    ;
; tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_desc_address_fifo:the_lcd_sgdma_desc_address_fifo|scfifo:lcd_sgdma_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[30]                              ; Lost fanout                                                                                                                                                                                                                    ;
; tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_desc_address_fifo:the_lcd_sgdma_desc_address_fifo|scfifo:lcd_sgdma_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[30]                              ; Lost fanout                                                                                                                                                                                                                    ;
; tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|desc_address_fifo_data[30]                                 ; Lost fanout                                                                                                                                                                                                                    ;
; tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_desc_address_fifo:the_lcd_sgdma_desc_address_fifo|scfifo:lcd_sgdma_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[29]                                  ; Lost fanout                                                                                                                                                                                                                    ;
; tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_desc_address_fifo:the_lcd_sgdma_desc_address_fifo|scfifo:lcd_sgdma_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[29]                              ; Lost fanout                                                                                                                                                                                                                    ;
; tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_desc_address_fifo:the_lcd_sgdma_desc_address_fifo|scfifo:lcd_sgdma_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[29]                              ; Lost fanout                                                                                                                                                                                                                    ;
; tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|desc_address_fifo_data[29]                                 ; Lost fanout                                                                                                                                                                                                                    ;
; tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_desc_address_fifo:the_lcd_sgdma_desc_address_fifo|scfifo:lcd_sgdma_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[28]                                  ; Lost fanout                                                                                                                                                                                                                    ;
; tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_desc_address_fifo:the_lcd_sgdma_desc_address_fifo|scfifo:lcd_sgdma_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[28]                              ; Lost fanout                                                                                                                                                                                                                    ;
; tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_desc_address_fifo:the_lcd_sgdma_desc_address_fifo|scfifo:lcd_sgdma_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[28]                              ; Lost fanout                                                                                                                                                                                                                    ;
; tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|desc_address_fifo_data[28]                                 ; Lost fanout                                                                                                                                                                                                                    ;
; tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_desc_address_fifo:the_lcd_sgdma_desc_address_fifo|scfifo:lcd_sgdma_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[27]                                  ; Lost fanout                                                                                                                                                                                                                    ;
; tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_desc_address_fifo:the_lcd_sgdma_desc_address_fifo|scfifo:lcd_sgdma_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[27]                              ; Lost fanout                                                                                                                                                                                                                    ;
; tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_desc_address_fifo:the_lcd_sgdma_desc_address_fifo|scfifo:lcd_sgdma_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[27]                              ; Lost fanout                                                                                                                                                                                                                    ;
; tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|desc_address_fifo_data[27]                                 ; Lost fanout                                                                                                                                                                                                                    ;
; tPad_Starter_SOPC:tPad_Starter_inst|lcd_pixel_fifo:the_lcd_pixel_fifo|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_l4j1:auto_generated|dffpipe_md9:ws_bwp|dffe18a[7] ; Lost fanout                                                                                                                                                                                                                    ;
; tPad_Starter_SOPC:tPad_Starter_inst|lcd_pixel_fifo:the_lcd_pixel_fifo|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_l4j1:auto_generated|dffpipe_md9:ws_brp|dffe18a[7] ; Lost fanout                                                                                                                                                                                                                    ;
; tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_45g1:auto_generated|dffpipe_oe9:ws_bwp|dffe18a[9]                                      ; Lost fanout                                                                                                                                                                                                                    ;
; tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_45g1:auto_generated|dffpipe_oe9:ws_brp|dffe18a[9]                                      ; Lost fanout                                                                                                                                                                                                                    ;
; tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|dffpipe_gd9:ws_bwp|dffe18a[8]                                                  ; Lost fanout                                                                                                                                                                                                                    ;
; tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|dffpipe_gd9:ws_brp|dffe18a[8]                                                  ; Lost fanout                                                                                                                                                                                                                    ;
; tPad_Starter_SOPC:tPad_Starter_inst|vga:the_vga|VGA_SINK:vga|vga_time_generator:vga_time_generator_instance|h_total[0..2]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; tPad_Starter_SOPC:tPad_Starter_inst|vga:the_vga|VGA_SINK:vga|vga_time_generator:vga_time_generator_instance|h_total_half[0..1]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; tPad_Starter_SOPC:tPad_Starter_inst|vga:the_vga|VGA_SINK:vga|vga_time_generator:vga_time_generator_instance|h_pixel_start[8..11]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; tPad_Starter_SOPC:tPad_Starter_inst|vga:the_vga|VGA_SINK:vga|vga_time_generator:vga_time_generator_instance|h_pixel_start[6]                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                         ;
; tPad_Starter_SOPC:tPad_Starter_inst|vga:the_vga|VGA_SINK:vga|vga_time_generator:vga_time_generator_instance|h_pixel_start[5]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; tPad_Starter_SOPC:tPad_Starter_inst|vga:the_vga|VGA_SINK:vga|vga_time_generator:vga_time_generator_instance|h_pixel_start[3..4]                                                                                                                              ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                         ;
; tPad_Starter_SOPC:tPad_Starter_inst|vga:the_vga|VGA_SINK:vga|vga_time_generator:vga_time_generator_instance|h_pixel_start[0..2]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; tPad_Starter_SOPC:tPad_Starter_inst|vga:the_vga|VGA_SINK:vga|vga_time_generator:vga_time_generator_instance|h_pixel_end[10..11]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; tPad_Starter_SOPC:tPad_Starter_inst|vga:the_vga|VGA_SINK:vga|vga_time_generator:vga_time_generator_instance|h_pixel_end[3..4]                                                                                                                                ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                         ;
; tPad_Starter_SOPC:tPad_Starter_inst|vga:the_vga|VGA_SINK:vga|vga_time_generator:vga_time_generator_instance|h_pixel_end[0..2]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; tPad_Starter_SOPC:tPad_Starter_inst|vga:the_vga|VGA_SINK:vga|vga_time_generator:vga_time_generator_instance|v_pixel_start[5..11]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; tPad_Starter_SOPC:tPad_Starter_inst|vga:the_vga|VGA_SINK:vga|vga_time_generator:vga_time_generator_instance|v_pixel_start[0..1]                                                                                                                              ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                         ;
; tPad_Starter_SOPC:tPad_Starter_inst|vga:the_vga|VGA_SINK:vga|vga_time_generator:vga_time_generator_instance|v_pixel_end[10..11]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; tPad_Starter_SOPC:tPad_Starter_inst|vga:the_vga|VGA_SINK:vga|vga_time_generator:vga_time_generator_instance|v_pixel_end[0..1]                                                                                                                                ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                         ;
; tPad_Starter_SOPC:tPad_Starter_inst|vga:the_vga|VGA_SINK:vga|vga_time_generator:vga_time_generator_instance|h_pixel_start[7]                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                         ;
; tPad_Starter_SOPC:tPad_Starter_inst|vga:the_vga|VGA_SINK:vga|vga_time_generator:vga_time_generator_instance|h_pixel_end[5..9]                                                                                                                                ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                         ;
; tPad_Starter_SOPC:tPad_Starter_inst|vga:the_vga|VGA_SINK:vga|vga_time_generator:vga_time_generator_instance|v_pixel_start[3..4]                                                                                                                              ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                         ;
; tPad_Starter_SOPC:tPad_Starter_inst|vga:the_vga|VGA_SINK:vga|vga_time_generator:vga_time_generator_instance|v_pixel_start[2]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; tPad_Starter_SOPC:tPad_Starter_inst|vga:the_vga|VGA_SINK:vga|vga_time_generator:vga_time_generator_instance|v_pixel_end[2]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma_m_read_arbitrator:the_lcd_sgdma_m_read|lcd_sgdma_m_read_latency_counter                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma_descriptor_read_arbitrator:the_lcd_sgdma_descriptor_read|lcd_sgdma_descriptor_read_latency_counter                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard_m1_arbitrator:the_clock_crossing_sdcard_m1|clock_crossing_sdcard_m1_latency_counter                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io_m1_arbitrator:the_clock_crossing_io_m1|clock_crossing_io_m1_latency_counter                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; tPad_Starter_SOPC:tPad_Starter_inst|vga:the_vga|VGA_SINK:vga|vga_time_generator:vga_time_generator_instance|h_total[3,11]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; tPad_Starter_SOPC:tPad_Starter_inst|vga:the_vga|VGA_SINK:vga|vga_time_generator:vga_time_generator_instance|h_total_half[2,10]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; tPad_Starter_SOPC:tPad_Starter_inst|vga:the_vga|VGA_SINK:vga|vga_time_generator:vga_time_generator_instance|v_total[0,10..11]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; tPad_Starter_SOPC:tPad_Starter_inst|vga:the_vga|VGA_SINK:vga|vga_time_generator:vga_time_generator_instance|v_pixel_end[9]                                                                                                                                   ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                         ;
; tPad_Starter_SOPC:tPad_Starter_inst|vga:the_vga|VGA_SINK:vga|vga_time_generator:vga_time_generator_instance|v_pixel_end[7..8]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; tPad_Starter_SOPC:tPad_Starter_inst|vga:the_vga|VGA_SINK:vga|vga_time_generator:vga_time_generator_instance|v_pixel_end[4..6]                                                                                                                                ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                         ;
; tPad_Starter_SOPC:tPad_Starter_inst|vga:the_vga|VGA_SINK:vga|vga_time_generator:vga_time_generator_instance|v_pixel_end[3]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; tPad_Starter_SOPC:tPad_Starter_inst|vga:the_vga|VGA_SINK:vga|vga_time_generator:vga_time_generator_instance|h_total[5]                                                                                                                                       ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                         ;
; tPad_Starter_SOPC:tPad_Starter_inst|vga:the_vga|VGA_SINK:vga|vga_time_generator:vga_time_generator_instance|h_total[4]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; tPad_Starter_SOPC:tPad_Starter_inst|vga:the_vga|VGA_SINK:vga|vga_time_generator:vga_time_generator_instance|h_total_half[4]                                                                                                                                  ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                         ;
; tPad_Starter_SOPC:tPad_Starter_inst|vga:the_vga|VGA_SINK:vga|vga_time_generator:vga_time_generator_instance|h_total_half[3]                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; tPad_Starter_SOPC:tPad_Starter_inst|vga:the_vga|VGA_SINK:vga|vga_time_generator:vga_time_generator_instance|v_total[9]                                                                                                                                       ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                         ;
; tPad_Starter_SOPC:tPad_Starter_inst|vga:the_vga|VGA_SINK:vga|vga_time_generator:vga_time_generator_instance|v_total[7..8]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; tPad_Starter_SOPC:tPad_Starter_inst|vga:the_vga|VGA_SINK:vga|vga_time_generator:vga_time_generator_instance|v_total[4..6]                                                                                                                                    ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                         ;
; tPad_Starter_SOPC:tPad_Starter_inst|vga:the_vga|VGA_SINK:vga|vga_time_generator:vga_time_generator_instance|v_total[3]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; tPad_Starter_SOPC:tPad_Starter_inst|vga:the_vga|VGA_SINK:vga|vga_time_generator:vga_time_generator_instance|v_total[2]                                                                                                                                       ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                         ;
; tPad_Starter_SOPC:tPad_Starter_inst|vga:the_vga|VGA_SINK:vga|vga_time_generator:vga_time_generator_instance|v_total[1]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; tPad_Starter_SOPC:tPad_Starter_inst|vga:the_vga|VGA_SINK:vga|vga_time_generator:vga_time_generator_instance|h_total[10]                                                                                                                                      ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                         ;
; tPad_Starter_SOPC:tPad_Starter_inst|vga:the_vga|VGA_SINK:vga|vga_time_generator:vga_time_generator_instance|h_total[6..9]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; tPad_Starter_SOPC:tPad_Starter_inst|vga:the_vga|VGA_SINK:vga|vga_time_generator:vga_time_generator_instance|h_total_half[9]                                                                                                                                  ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                         ;
; tPad_Starter_SOPC:tPad_Starter_inst|vga:the_vga|VGA_SINK:vga|vga_time_generator:vga_time_generator_instance|h_total_half[5..8]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; tPad_Starter_SOPC:tPad_Starter_inst|vga:the_vga|VGA_SINK:vga|vga_time_generator:vga_time_generator_instance|v_cur_disp[3]                                                                                                                                    ; Merged with tPad_Starter_SOPC:tPad_Starter_inst|vga:the_vga|VGA_SINK:vga|vga_time_generator:vga_time_generator_instance|v_cur_disp[4]                                                                                          ;
; tPad_Starter_SOPC:tPad_Starter_inst|vga:the_vga|VGA_SINK:vga|vga_time_generator:vga_time_generator_instance|v_cur_disp[4]                                                                                                                                    ; Merged with tPad_Starter_SOPC:tPad_Starter_inst|vga:the_vga|VGA_SINK:vga|vga_time_generator:vga_time_generator_instance|v_cur_disp[6]                                                                                          ;
; tPad_Starter_SOPC:tPad_Starter_inst|vga:the_vga|VGA_SINK:vga|vga_time_generator:vga_time_generator_instance|v_cur_disp[6]                                                                                                                                    ; Merged with tPad_Starter_SOPC:tPad_Starter_inst|vga:the_vga|VGA_SINK:vga|vga_time_generator:vga_time_generator_instance|v_cur_disp[9]                                                                                          ;
; tPad_Starter_SOPC:tPad_Starter_inst|vga:the_vga|VGA_SINK:vga|vga_time_generator:vga_time_generator_instance|h_cur_disp[9]                                                                                                                                    ; Merged with tPad_Starter_SOPC:tPad_Starter_inst|vga:the_vga|VGA_SINK:vga|vga_time_generator:vga_time_generator_instance|h_cur_disp[5]                                                                                          ;
; tPad_Starter_SOPC:tPad_Starter_inst|vga:the_vga|VGA_SINK:vga|vga_time_generator:vga_time_generator_instance|h_cur_disp[5]                                                                                                                                    ; Merged with tPad_Starter_SOPC:tPad_Starter_inst|vga:the_vga|VGA_SINK:vga|vga_time_generator:vga_time_generator_instance|h_cur_disp[8]                                                                                          ;
; tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                                                ; Merged with tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[16]                                                                      ;
; tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                                                ; Merged with tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[17]                                                                      ;
; tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                                                ; Merged with tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[18]                                                                      ;
; tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                                                ; Merged with tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[19]                                                                      ;
; tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                                                ; Merged with tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[20]                                                                      ;
; tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                                                ; Merged with tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[21]                                                                      ;
; tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                                                ; Merged with tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[22]                                                                      ;
; tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                                                ; Merged with tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[6]                                                                       ;
; tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                                                 ; Merged with tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[24]                                                                      ;
; tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                                                ; Merged with tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[25]                                                                      ;
; tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                                                ; Merged with tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[26]                                                                      ;
; tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                                                ; Merged with tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[27]                                                                      ;
; tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                                                ; Merged with tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[28]                                                                      ;
; tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                                                ; Merged with tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[29]                                                                      ;
; tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                                                ; Merged with tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[30]                                                                      ;
; tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                                                ; Merged with tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[31]                                                                      ;
; tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[31]                                                                                                                ; Merged with tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[7]                                                                       ;
; tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                                                 ; Merged with tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[8]                                                                       ;
; tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                                                 ; Merged with tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[9]                                                                       ;
; tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                                                 ; Merged with tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[10]                                                                      ;
; tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                                                ; Merged with tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[11]                                                                      ;
; tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                                                ; Merged with tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[12]                                                                      ;
; tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                                                ; Merged with tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[13]                                                                      ;
; tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                                                ; Merged with tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[14]                                                                      ;
; tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                                                ; Merged with tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[23]                                                                      ;
; tPad_Starter_SOPC:tPad_Starter_inst|tri_state_bridge_avalon_slave_arbitrator:the_tri_state_bridge_avalon_slave|d1_tri_state_bridge_avalon_slave_end_xfer                                                                                                     ; Merged with tPad_Starter_SOPC:tPad_Starter_inst|tri_state_bridge_avalon_slave_arbitrator:the_tri_state_bridge_avalon_slave|d1_reasons_to_wait                                                                                  ;
; tPad_Starter_SOPC:tPad_Starter_inst|touch_panel_spi_spi_control_port_arbitrator:the_touch_panel_spi_spi_control_port|d1_touch_panel_spi_spi_control_port_end_xfer                                                                                            ; Merged with tPad_Starter_SOPC:tPad_Starter_inst|touch_panel_spi_spi_control_port_arbitrator:the_touch_panel_spi_spi_control_port|d1_reasons_to_wait                                                                            ;
; tPad_Starter_SOPC:tPad_Starter_inst|touch_panel_penirq_n_s1_arbitrator:the_touch_panel_penirq_n_s1|d1_touch_panel_penirq_n_s1_end_xfer                                                                                                                       ; Merged with tPad_Starter_SOPC:tPad_Starter_inst|touch_panel_penirq_n_s1_arbitrator:the_touch_panel_penirq_n_s1|d1_reasons_to_wait                                                                                              ;
; tPad_Starter_SOPC:tPad_Starter_inst|touch_panel_busy_s1_arbitrator:the_touch_panel_busy_s1|d1_touch_panel_busy_s1_end_xfer                                                                                                                                   ; Merged with tPad_Starter_SOPC:tPad_Starter_inst|touch_panel_busy_s1_arbitrator:the_touch_panel_busy_s1|d1_reasons_to_wait                                                                                                      ;
; tPad_Starter_SOPC:tPad_Starter_inst|timer_s1_arbitrator:the_timer_s1|d1_timer_s1_end_xfer                                                                                                                                                                    ; Merged with tPad_Starter_SOPC:tPad_Starter_inst|timer_s1_arbitrator:the_timer_s1|d1_reasons_to_wait                                                                                                                            ;
; tPad_Starter_SOPC:tPad_Starter_inst|sysid_control_slave_arbitrator:the_sysid_control_slave|d1_sysid_control_slave_end_xfer                                                                                                                                   ; Merged with tPad_Starter_SOPC:tPad_Starter_inst|sysid_control_slave_arbitrator:the_sysid_control_slave|d1_reasons_to_wait                                                                                                      ;
; tPad_Starter_SOPC:tPad_Starter_inst|sdram:the_sdram|i_addr[0..3,6..11]                                                                                                                                                                                       ; Merged with tPad_Starter_SOPC:tPad_Starter_inst|sdram:the_sdram|i_addr[12]                                                                                                                                                     ;
; tPad_Starter_SOPC:tPad_Starter_inst|sd_wp_n_s1_arbitrator:the_sd_wp_n_s1|d1_sd_wp_n_s1_end_xfer                                                                                                                                                              ; Merged with tPad_Starter_SOPC:tPad_Starter_inst|sd_wp_n_s1_arbitrator:the_sd_wp_n_s1|d1_reasons_to_wait                                                                                                                        ;
; tPad_Starter_SOPC:tPad_Starter_inst|sd_dat_s1_arbitrator:the_sd_dat_s1|d1_sd_dat_s1_end_xfer                                                                                                                                                                 ; Merged with tPad_Starter_SOPC:tPad_Starter_inst|sd_dat_s1_arbitrator:the_sd_dat_s1|d1_reasons_to_wait                                                                                                                          ;
; tPad_Starter_SOPC:tPad_Starter_inst|sd_cmd_s1_arbitrator:the_sd_cmd_s1|d1_sd_cmd_s1_end_xfer                                                                                                                                                                 ; Merged with tPad_Starter_SOPC:tPad_Starter_inst|sd_cmd_s1_arbitrator:the_sd_cmd_s1|d1_reasons_to_wait                                                                                                                          ;
; tPad_Starter_SOPC:tPad_Starter_inst|sd_clk_s1_arbitrator:the_sd_clk_s1|d1_sd_clk_s1_end_xfer                                                                                                                                                                 ; Merged with tPad_Starter_SOPC:tPad_Starter_inst|sd_clk_s1_arbitrator:the_sd_clk_s1|d1_reasons_to_wait                                                                                                                          ;
; tPad_Starter_SOPC:tPad_Starter_inst|onchip_mem_s1_arbitrator:the_onchip_mem_s1|onchip_mem_s1_arb_addend[0]                                                                                                                                                   ; Merged with tPad_Starter_SOPC:tPad_Starter_inst|onchip_mem_s1_arbitrator:the_onchip_mem_s1|onchip_mem_s1_arb_addend[1]                                                                                                         ;
; tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_m_read:the_lcd_sgdma_m_read|m_read_address[0..1]                                                                                                                                       ; Merged with tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_m_read:the_lcd_sgdma_m_read|m_read_address[2]                                                                                                ;
; tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|control_status_slave_which_resides_within_lcd_sgdma:the_control_status_slave_which_resides_within_lcd_sgdma|delayed_run                                      ; Merged with tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|delayed_run      ;
; tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma_m_read_arbitrator:the_lcd_sgdma_m_read|lcd_sgdma_m_read_dbs_rdv_counter[1]                                                                                                                                     ; Merged with tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma_m_read_arbitrator:the_lcd_sgdma_m_read|lcd_sgdma_m_read_dbs_rdv_counter[0]                                                                                           ;
; tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma_m_read_arbitrator:the_lcd_sgdma_m_read|lcd_sgdma_m_read_dbs_address[0]                                                                                                                                         ; Merged with tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma_m_read_arbitrator:the_lcd_sgdma_m_read|lcd_sgdma_m_read_dbs_address[1]                                                                                               ;
; tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma_csr_arbitrator:the_lcd_sgdma_csr|d1_lcd_sgdma_csr_end_xfer                                                                                                                                                     ; Merged with tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma_csr_arbitrator:the_lcd_sgdma_csr|d1_reasons_to_wait                                                                                                                  ;
; tPad_Starter_SOPC:tPad_Starter_inst|lcd_control_slave_arbitrator:the_lcd_control_slave|d1_lcd_control_slave_end_xfer                                                                                                                                         ; Merged with tPad_Starter_SOPC:tPad_Starter_inst|lcd_control_slave_arbitrator:the_lcd_control_slave|d1_reasons_to_wait                                                                                                          ;
; tPad_Starter_SOPC:tPad_Starter_inst|irm_avalon_slave_arbitrator:the_irm_avalon_slave|d1_irm_avalon_slave_end_xfer                                                                                                                                            ; Merged with tPad_Starter_SOPC:tPad_Starter_inst|irm_avalon_slave_arbitrator:the_irm_avalon_slave|d1_reasons_to_wait                                                                                                            ;
; tPad_Starter_SOPC:tPad_Starter_inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|d1_cpu_jtag_debug_module_end_xfer                                                                                                                             ; Merged with tPad_Starter_SOPC:tPad_Starter_inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|d1_reasons_to_wait                                                                                                  ;
; tPad_Starter_SOPC:tPad_Starter_inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_lcd_sgdma_descriptor_read_to_sdram_s1_module:rdv_fifo_for_lcd_sgdma_descriptor_read_to_sdram_s1|full_6                                                                     ; Merged with tPad_Starter_SOPC:tPad_Starter_inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_cpu_data_master_to_sdram_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_s1|full_6                                               ;
; tPad_Starter_SOPC:tPad_Starter_inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_lcd_sgdma_m_read_to_sdram_s1_module:rdv_fifo_for_lcd_sgdma_m_read_to_sdram_s1|full_6                                                                                       ; Merged with tPad_Starter_SOPC:tPad_Starter_inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_cpu_data_master_to_sdram_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_s1|full_6                                               ;
; tPad_Starter_SOPC:tPad_Starter_inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_lcd_sgdma_descriptor_read_to_sdram_s1_module:rdv_fifo_for_lcd_sgdma_descriptor_read_to_sdram_s1|full_5                                                                     ; Merged with tPad_Starter_SOPC:tPad_Starter_inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_cpu_data_master_to_sdram_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_s1|full_5                                               ;
; tPad_Starter_SOPC:tPad_Starter_inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_lcd_sgdma_m_read_to_sdram_s1_module:rdv_fifo_for_lcd_sgdma_m_read_to_sdram_s1|full_5                                                                                       ; Merged with tPad_Starter_SOPC:tPad_Starter_inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_cpu_data_master_to_sdram_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_s1|full_5                                               ;
; tPad_Starter_SOPC:tPad_Starter_inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_lcd_sgdma_descriptor_read_to_sdram_s1_module:rdv_fifo_for_lcd_sgdma_descriptor_read_to_sdram_s1|full_4                                                                     ; Merged with tPad_Starter_SOPC:tPad_Starter_inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_cpu_data_master_to_sdram_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_s1|full_4                                               ;
; tPad_Starter_SOPC:tPad_Starter_inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_lcd_sgdma_m_read_to_sdram_s1_module:rdv_fifo_for_lcd_sgdma_m_read_to_sdram_s1|full_4                                                                                       ; Merged with tPad_Starter_SOPC:tPad_Starter_inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_cpu_data_master_to_sdram_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_s1|full_4                                               ;
; tPad_Starter_SOPC:tPad_Starter_inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_lcd_sgdma_descriptor_read_to_sdram_s1_module:rdv_fifo_for_lcd_sgdma_descriptor_read_to_sdram_s1|full_3                                                                     ; Merged with tPad_Starter_SOPC:tPad_Starter_inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_cpu_data_master_to_sdram_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_s1|full_3                                               ;
; tPad_Starter_SOPC:tPad_Starter_inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_lcd_sgdma_m_read_to_sdram_s1_module:rdv_fifo_for_lcd_sgdma_m_read_to_sdram_s1|full_3                                                                                       ; Merged with tPad_Starter_SOPC:tPad_Starter_inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_cpu_data_master_to_sdram_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_s1|full_3                                               ;
; tPad_Starter_SOPC:tPad_Starter_inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_lcd_sgdma_descriptor_read_to_sdram_s1_module:rdv_fifo_for_lcd_sgdma_descriptor_read_to_sdram_s1|full_2                                                                     ; Merged with tPad_Starter_SOPC:tPad_Starter_inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_cpu_data_master_to_sdram_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_s1|full_2                                               ;
; tPad_Starter_SOPC:tPad_Starter_inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_lcd_sgdma_m_read_to_sdram_s1_module:rdv_fifo_for_lcd_sgdma_m_read_to_sdram_s1|full_2                                                                                       ; Merged with tPad_Starter_SOPC:tPad_Starter_inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_cpu_data_master_to_sdram_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_s1|full_2                                               ;
; tPad_Starter_SOPC:tPad_Starter_inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_lcd_sgdma_descriptor_read_to_sdram_s1_module:rdv_fifo_for_lcd_sgdma_descriptor_read_to_sdram_s1|full_1                                                                     ; Merged with tPad_Starter_SOPC:tPad_Starter_inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_cpu_data_master_to_sdram_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_s1|full_1                                               ;
; tPad_Starter_SOPC:tPad_Starter_inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_lcd_sgdma_m_read_to_sdram_s1_module:rdv_fifo_for_lcd_sgdma_m_read_to_sdram_s1|full_1                                                                                       ; Merged with tPad_Starter_SOPC:tPad_Starter_inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_cpu_data_master_to_sdram_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_s1|full_1                                               ;
; tPad_Starter_SOPC:tPad_Starter_inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_lcd_sgdma_descriptor_read_to_sdram_s1_module:rdv_fifo_for_lcd_sgdma_descriptor_read_to_sdram_s1|full_0                                                                     ; Merged with tPad_Starter_SOPC:tPad_Starter_inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_cpu_data_master_to_sdram_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_s1|full_0                                               ;
; tPad_Starter_SOPC:tPad_Starter_inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_lcd_sgdma_m_read_to_sdram_s1_module:rdv_fifo_for_lcd_sgdma_m_read_to_sdram_s1|full_0                                                                                       ; Merged with tPad_Starter_SOPC:tPad_Starter_inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_cpu_data_master_to_sdram_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_s1|full_0                                               ;
; tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|D_ctrl_jmp_direct                                                                                                                                                                                            ; Merged with tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|D_ctrl_a_not_src                                                                                                                                                   ;
; tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|D_ctrl_b_not_src                                                                                                                                                                                             ; Merged with tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|D_ctrl_b_is_dst                                                                                                                                                    ;
; tPad_Starter_SOPC:tPad_Starter_inst|vga:the_vga|VGA_SINK:vga|vga_time_generator:vga_time_generator_instance|f0_to_f1                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_m_read:the_lcd_sgdma_m_read|m_read_address[2]                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma_m_read_arbitrator:the_lcd_sgdma_m_read|lcd_sgdma_m_read_dbs_rdv_counter[0]                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma_m_read_arbitrator:the_lcd_sgdma_m_read|lcd_sgdma_m_read_dbs_address[1]                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|trigger_state                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; tPad_Starter_SOPC:tPad_Starter_inst|vga:the_vga|VGA_SINK:vga|vga_time_generator:vga_time_generator_instance|pixel_i_odd_frame                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|dbrk_break                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|trigbrktype                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; tPad_Starter_SOPC:tPad_Starter_inst|lcd_64_to_32_bits_dfa:the_lcd_64_to_32_bits_dfa|a_empty[0]                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                    ;
; tPad_Starter_SOPC:tPad_Starter_inst|lcd_ta_fifo_to_dfa:the_lcd_ta_fifo_to_dfa|lcd_ta_fifo_to_dfa_fifo:lcd_ta_fifo_to_dfa_fifo|out_data[0]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                    ;
; tPad_Starter_SOPC:tPad_Starter_inst|lcd_64_to_32_bits_dfa:the_lcd_64_to_32_bits_dfa|a_empty[1]                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                    ;
; tPad_Starter_SOPC:tPad_Starter_inst|lcd_ta_fifo_to_dfa:the_lcd_ta_fifo_to_dfa|lcd_ta_fifo_to_dfa_fifo:lcd_ta_fifo_to_dfa_fifo|out_data[1]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                    ;
; tPad_Starter_SOPC:tPad_Starter_inst|vga:the_vga|VGA_SINK:vga|vga_time_generator:vga_time_generator_instance|pixel_y[0..2]                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                    ;
; tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo|source_stream_empty_hold[0..1]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                    ;
; tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo|m_readfifo_data[64..65]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                    ;
; tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|control_status_slave_which_resides_within_lcd_sgdma:the_control_status_slave_which_resides_within_lcd_sgdma|error                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma_descriptor_read_arbitrator:the_lcd_sgdma_descriptor_read|lcd_sgdma_descriptor_read_read_but_no_slave_selected                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; tPad_Starter_SOPC:tPad_Starter_inst|vga:the_vga|VGA_SINK:vga|vga_time_generator:vga_time_generator_instance|v_counter[10..11]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma_m_read_arbitrator:the_lcd_sgdma_m_read|lcd_sgdma_m_read_read_but_no_slave_selected                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; tPad_Starter_SOPC:tPad_Starter_inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_arb_share_counter[2]                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; tPad_Starter_SOPC:tPad_Starter_inst|onchip_mem_s1_arbitrator:the_onchip_mem_s1|onchip_mem_s1_arb_share_counter[2]                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard_m1_arbitrator:the_clock_crossing_sdcard_m1|clock_crossing_sdcard_m1_read_but_no_slave_selected                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; tPad_Starter_SOPC:tPad_Starter_inst|vga:the_vga|VGA_SINK:vga|vga_time_generator:vga_time_generator_instance|h_cur_disp[8]                                                                                                                                    ; Merged with tPad_Starter_SOPC:tPad_Starter_inst|vga:the_vga|VGA_SINK:vga|vga_time_generator:vga_time_generator_instance|v_cur_disp[9]                                                                                          ;
; tPad_Starter_SOPC:tPad_Starter_inst|vga:the_vga|VGA_SINK:vga|streaming_state~8                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                    ;
; tPad_Starter_SOPC:tPad_Starter_inst|vga:the_vga|VGA_SINK:vga|streaming_state~9                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                    ;
; tPad_Starter_SOPC:tPad_Starter_inst|sdram:the_sdram|m_next~9                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                    ;
; tPad_Starter_SOPC:tPad_Starter_inst|sdram:the_sdram|m_next~10                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                    ;
; tPad_Starter_SOPC:tPad_Starter_inst|sdram:the_sdram|m_next~13                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                    ;
; tPad_Starter_SOPC:tPad_Starter_inst|sdram:the_sdram|m_next~14                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                    ;
; tPad_Starter_SOPC:tPad_Starter_inst|sdram:the_sdram|m_next~16                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                    ;
; tPad_Starter_SOPC:tPad_Starter_inst|sdram:the_sdram|i_next~4                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                    ;
; tPad_Starter_SOPC:tPad_Starter_inst|sdram:the_sdram|i_next~5                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                    ;
; tPad_Starter_SOPC:tPad_Starter_inst|sdram:the_sdram|i_next~6                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                    ;
; tPad_Starter_SOPC:tPad_Starter_inst|sdram:the_sdram|i_state~14                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                    ;
; tPad_Starter_SOPC:tPad_Starter_inst|sdram:the_sdram|i_state~15                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                    ;
; tPad_Starter_SOPC:tPad_Starter_inst|sdram:the_sdram|i_state~16                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                    ;
; tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize~3                                             ; Lost fanout                                                                                                                                                                                                                    ;
; tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize~4                                             ; Lost fanout                                                                                                                                                                                                                    ;
; tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize~5                                             ; Lost fanout                                                                                                                                                                                                                    ;
; tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize.101                                           ; Lost fanout                                                                                                                                                                                                                    ;
; tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_0:the_tPad_Starter_SOPC_clock_0|tPad_Starter_SOPC_clock_0_master_FSM:master_FSM|master_write                                                                                                     ; Merged with tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_0:the_tPad_Starter_SOPC_clock_0|tPad_Starter_SOPC_clock_0_master_FSM:master_FSM|master_state.100                                                       ;
; tPad_Starter_SOPC:tPad_Starter_inst|vga:the_vga|VGA_SINK:vga|vga_time_generator:vga_time_generator_instance|v_cur_disp[9]                                                                                                                                    ; Merged with tPad_Starter_SOPC:tPad_Starter_inst|vga:the_vga|VGA_SINK:vga|streaming_state.00                                                                                                                                    ;
; tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_0:the_tPad_Starter_SOPC_clock_0|tPad_Starter_SOPC_clock_0_master_FSM:master_FSM|master_state.010                                                                                                 ; Merged with tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_0:the_tPad_Starter_SOPC_clock_0|tPad_Starter_SOPC_clock_0_master_FSM:master_FSM|master_read                                                            ;
; tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize.011                                           ; Merged with tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize.001 ;
; tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize.001                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|desc_reg[155..159]                                         ; Lost fanout                                                                                                                                                                                                                    ;
; tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_m_read:the_lcd_sgdma_m_read|read_command_data_reg[27..31]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                    ;
; tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_command_grabber:the_lcd_sgdma_command_grabber|read_command_data[27..31]                                                                                                                ; Lost fanout                                                                                                                                                                                                                    ;
; tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|desc_reg[27..31]                                           ; Lost fanout                                                                                                                                                                                                                    ;
; tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|desc_assembler[27..31]                                     ; Lost fanout                                                                                                                                                                                                                    ;
; tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|descriptor_read_address[27..31]                            ; Lost fanout                                                                                                                                                                                                                    ;
; tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_m_read:the_lcd_sgdma_m_read|m_read_address[27..31]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                    ;
; tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_1:the_tPad_Starter_SOPC_clock_1|tPad_Starter_SOPC_clock_1_master_FSM:master_FSM|master_state.010                                                                                                 ; Merged with tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_1:the_tPad_Starter_SOPC_clock_1|tPad_Starter_SOPC_clock_1_master_FSM:master_FSM|master_read                                                            ;
; Total Number of Removed Registers = 600                                                                                                                                                                                                                      ;                                                                                                                                                                                                                                ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                   ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                                           ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|desc_reg[0]                   ; Lost Fanouts              ; tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|desc_assembler[0],             ;
;                                                                                                                                                                                                                                 ;                           ; tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|desc_assembler[32],            ;
;                                                                                                                                                                                                                                 ;                           ; tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|desc_assembler[64],            ;
;                                                                                                                                                                                                                                 ;                           ; tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|desc_assembler[96],            ;
;                                                                                                                                                                                                                                 ;                           ; tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|desc_assembler[128],           ;
;                                                                                                                                                                                                                                 ;                           ; tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|desc_assembler[160]            ;
; tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|desc_reg[1]                   ; Lost Fanouts              ; tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|desc_assembler[1],             ;
;                                                                                                                                                                                                                                 ;                           ; tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|desc_assembler[33],            ;
;                                                                                                                                                                                                                                 ;                           ; tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|desc_assembler[65],            ;
;                                                                                                                                                                                                                                 ;                           ; tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|desc_assembler[97],            ;
;                                                                                                                                                                                                                                 ;                           ; tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|desc_assembler[129],           ;
;                                                                                                                                                                                                                                 ;                           ; tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|desc_assembler[161]            ;
; tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_m_read:the_lcd_sgdma_m_read|m_read_address[2]                                                                                                             ; Stuck at GND              ; tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_m_read:the_lcd_sgdma_m_read|m_read_address[27],                                                                                                            ;
;                                                                                                                                                                                                                                 ; due to stuck port data_in ; tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_m_read:the_lcd_sgdma_m_read|m_read_address[28],                                                                                                            ;
;                                                                                                                                                                                                                                 ;                           ; tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_m_read:the_lcd_sgdma_m_read|m_read_address[29],                                                                                                            ;
;                                                                                                                                                                                                                                 ;                           ; tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_m_read:the_lcd_sgdma_m_read|m_read_address[30],                                                                                                            ;
;                                                                                                                                                                                                                                 ;                           ; tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_m_read:the_lcd_sgdma_m_read|m_read_address[31]                                                                                                             ;
; tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|desc_reg[2]                   ; Lost Fanouts              ; tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|desc_assembler[2],             ;
;                                                                                                                                                                                                                                 ;                           ; tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|desc_assembler[34],            ;
;                                                                                                                                                                                                                                 ;                           ; tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|desc_assembler[66],            ;
;                                                                                                                                                                                                                                 ;                           ; tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|desc_assembler[98]             ;
; tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_m_read:the_lcd_sgdma_m_read|read_command_data_reg[31]                                                                                                     ; Lost Fanouts              ; tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_command_grabber:the_lcd_sgdma_command_grabber|read_command_data[31],                                                                                       ;
;                                                                                                                                                                                                                                 ;                           ; tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|desc_reg[31],                  ;
;                                                                                                                                                                                                                                 ;                           ; tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|desc_assembler[31]             ;
; tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_desc_address_fifo:the_lcd_sgdma_desc_address_fifo|scfifo:lcd_sgdma_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[28] ; Lost Fanouts              ; tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_desc_address_fifo:the_lcd_sgdma_desc_address_fifo|scfifo:lcd_sgdma_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[28], ;
;                                                                                                                                                                                                                                 ;                           ; tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|desc_address_fifo_data[28],    ;
;                                                                                                                                                                                                                                 ;                           ; tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|desc_reg[156]                  ;
; tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_desc_address_fifo:the_lcd_sgdma_desc_address_fifo|scfifo:lcd_sgdma_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[31] ; Lost Fanouts              ; tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_desc_address_fifo:the_lcd_sgdma_desc_address_fifo|scfifo:lcd_sgdma_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[31], ;
;                                                                                                                                                                                                                                 ;                           ; tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|desc_address_fifo_data[31],    ;
;                                                                                                                                                                                                                                 ;                           ; tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|desc_reg[159]                  ;
; tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_desc_address_fifo:the_lcd_sgdma_desc_address_fifo|scfifo:lcd_sgdma_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[30] ; Lost Fanouts              ; tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_desc_address_fifo:the_lcd_sgdma_desc_address_fifo|scfifo:lcd_sgdma_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[30], ;
;                                                                                                                                                                                                                                 ;                           ; tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|desc_address_fifo_data[30],    ;
;                                                                                                                                                                                                                                 ;                           ; tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|desc_reg[158]                  ;
; tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_desc_address_fifo:the_lcd_sgdma_desc_address_fifo|scfifo:lcd_sgdma_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[29] ; Lost Fanouts              ; tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_desc_address_fifo:the_lcd_sgdma_desc_address_fifo|scfifo:lcd_sgdma_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[29], ;
;                                                                                                                                                                                                                                 ;                           ; tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|desc_address_fifo_data[29],    ;
;                                                                                                                                                                                                                                 ;                           ; tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|desc_reg[157]                  ;
; tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_desc_address_fifo:the_lcd_sgdma_desc_address_fifo|scfifo:lcd_sgdma_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[27] ; Lost Fanouts              ; tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_desc_address_fifo:the_lcd_sgdma_desc_address_fifo|scfifo:lcd_sgdma_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[27], ;
;                                                                                                                                                                                                                                 ;                           ; tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|desc_address_fifo_data[27],    ;
;                                                                                                                                                                                                                                 ;                           ; tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|desc_reg[155]                  ;
; tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_m_read:the_lcd_sgdma_m_read|read_command_data_reg[27]                                                                                                     ; Lost Fanouts              ; tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_command_grabber:the_lcd_sgdma_command_grabber|read_command_data[27],                                                                                       ;
;                                                                                                                                                                                                                                 ;                           ; tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|desc_reg[27],                  ;
;                                                                                                                                                                                                                                 ;                           ; tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|desc_assembler[27]             ;
; tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_m_read:the_lcd_sgdma_m_read|read_command_data_reg[28]                                                                                                     ; Lost Fanouts              ; tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_command_grabber:the_lcd_sgdma_command_grabber|read_command_data[28],                                                                                       ;
;                                                                                                                                                                                                                                 ;                           ; tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|desc_reg[28],                  ;
;                                                                                                                                                                                                                                 ;                           ; tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|desc_assembler[28]             ;
; tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_m_read:the_lcd_sgdma_m_read|read_command_data_reg[29]                                                                                                     ; Lost Fanouts              ; tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_command_grabber:the_lcd_sgdma_command_grabber|read_command_data[29],                                                                                       ;
;                                                                                                                                                                                                                                 ;                           ; tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|desc_reg[29],                  ;
;                                                                                                                                                                                                                                 ;                           ; tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|desc_assembler[29]             ;
; tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_m_read:the_lcd_sgdma_m_read|read_command_data_reg[30]                                                                                                     ; Lost Fanouts              ; tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_command_grabber:the_lcd_sgdma_command_grabber|read_command_data[30],                                                                                       ;
;                                                                                                                                                                                                                                 ;                           ; tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|desc_reg[30],                  ;
;                                                                                                                                                                                                                                 ;                           ; tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|desc_assembler[30]             ;
; tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_0:the_tPad_Starter_SOPC_clock_0|slave_readdata_p1[21]                                                                                                               ; Stuck at GND              ; tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_0:the_tPad_Starter_SOPC_clock_0|slave_readdata[21]                                                                                                                   ;
;                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                  ;
; tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_0:the_tPad_Starter_SOPC_clock_0|slave_readdata_p1[20]                                                                                                               ; Stuck at GND              ; tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_0:the_tPad_Starter_SOPC_clock_0|slave_readdata[20]                                                                                                                   ;
;                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                  ;
; tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_0:the_tPad_Starter_SOPC_clock_0|slave_readdata_p1[19]                                                                                                               ; Stuck at GND              ; tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_0:the_tPad_Starter_SOPC_clock_0|slave_readdata[19]                                                                                                                   ;
;                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                  ;
; tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_0:the_tPad_Starter_SOPC_clock_0|slave_readdata_p1[18]                                                                                                               ; Stuck at GND              ; tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_0:the_tPad_Starter_SOPC_clock_0|slave_readdata[18]                                                                                                                   ;
;                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                  ;
; tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_0:the_tPad_Starter_SOPC_clock_0|slave_readdata_p1[17]                                                                                                               ; Stuck at GND              ; tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_0:the_tPad_Starter_SOPC_clock_0|slave_readdata[17]                                                                                                                   ;
;                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                  ;
; tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_0:the_tPad_Starter_SOPC_clock_0|slave_readdata_p1[16]                                                                                                               ; Stuck at GND              ; tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_0:the_tPad_Starter_SOPC_clock_0|slave_readdata[16]                                                                                                                   ;
;                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                  ;
; tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_0:the_tPad_Starter_SOPC_clock_0|slave_readdata_p1[15]                                                                                                               ; Stuck at GND              ; tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_0:the_tPad_Starter_SOPC_clock_0|slave_readdata[15]                                                                                                                   ;
;                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                  ;
; tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_0:the_tPad_Starter_SOPC_clock_0|slave_readdata_p1[14]                                                                                                               ; Stuck at GND              ; tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_0:the_tPad_Starter_SOPC_clock_0|slave_readdata[14]                                                                                                                   ;
;                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                  ;
; tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_0:the_tPad_Starter_SOPC_clock_0|slave_readdata_p1[13]                                                                                                               ; Stuck at GND              ; tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_0:the_tPad_Starter_SOPC_clock_0|slave_readdata[13]                                                                                                                   ;
;                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                  ;
; tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_0:the_tPad_Starter_SOPC_clock_0|slave_readdata_p1[12]                                                                                                               ; Stuck at GND              ; tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_0:the_tPad_Starter_SOPC_clock_0|slave_readdata[12]                                                                                                                   ;
;                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                  ;
; tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_0:the_tPad_Starter_SOPC_clock_0|slave_readdata_p1[11]                                                                                                               ; Stuck at GND              ; tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_0:the_tPad_Starter_SOPC_clock_0|slave_readdata[11]                                                                                                                   ;
;                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                  ;
; tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_0:the_tPad_Starter_SOPC_clock_0|slave_readdata_p1[10]                                                                                                               ; Stuck at GND              ; tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_0:the_tPad_Starter_SOPC_clock_0|slave_readdata[10]                                                                                                                   ;
;                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                  ;
; tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_0:the_tPad_Starter_SOPC_clock_0|slave_readdata_p1[9]                                                                                                                ; Stuck at GND              ; tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_0:the_tPad_Starter_SOPC_clock_0|slave_readdata[9]                                                                                                                    ;
;                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                  ;
; tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_0:the_tPad_Starter_SOPC_clock_0|slave_readdata_p1[8]                                                                                                                ; Stuck at GND              ; tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_0:the_tPad_Starter_SOPC_clock_0|slave_readdata[8]                                                                                                                    ;
;                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                  ;
; tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_0:the_tPad_Starter_SOPC_clock_0|slave_readdata_p1[7]                                                                                                                ; Stuck at GND              ; tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_0:the_tPad_Starter_SOPC_clock_0|slave_readdata[7]                                                                                                                    ;
;                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                  ;
; tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_0:the_tPad_Starter_SOPC_clock_0|slave_readdata_p1[6]                                                                                                                ; Stuck at GND              ; tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_0:the_tPad_Starter_SOPC_clock_0|slave_readdata[6]                                                                                                                    ;
;                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                  ;
; tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_0:the_tPad_Starter_SOPC_clock_0|slave_readdata_p1[5]                                                                                                                ; Stuck at GND              ; tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_0:the_tPad_Starter_SOPC_clock_0|slave_readdata[5]                                                                                                                    ;
;                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                  ;
; tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_0:the_tPad_Starter_SOPC_clock_0|slave_readdata_p1[4]                                                                                                                ; Stuck at GND              ; tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_0:the_tPad_Starter_SOPC_clock_0|slave_readdata[4]                                                                                                                    ;
;                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                  ;
; tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_0:the_tPad_Starter_SOPC_clock_0|slave_readdata_p1[3]                                                                                                                ; Stuck at GND              ; tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_0:the_tPad_Starter_SOPC_clock_0|slave_readdata[3]                                                                                                                    ;
;                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                  ;
; tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_0:the_tPad_Starter_SOPC_clock_0|slave_readdata_p1[2]                                                                                                                ; Stuck at GND              ; tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_0:the_tPad_Starter_SOPC_clock_0|slave_readdata[2]                                                                                                                    ;
;                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                  ;
; tPad_Starter_SOPC:tPad_Starter_inst|onchip_mem_s1_arbitrator:the_onchip_mem_s1|d1_reasons_to_wait                                                                                                                               ; Stuck at GND              ; tPad_Starter_SOPC:tPad_Starter_inst|onchip_mem_s1_arbitrator:the_onchip_mem_s1|onchip_mem_s1_arb_share_counter[2]                                                                                                                ;
;                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                  ;
; tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_m_read:the_lcd_sgdma_m_read|status_reg[0]                                                                                                                 ; Stuck at GND              ; tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|control_status_slave_which_resides_within_lcd_sgdma:the_control_status_slave_which_resides_within_lcd_sgdma|error                ;
;                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                  ;
; tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|E_control_reg_rddata[31]                                                                                                                                                        ; Stuck at GND              ; tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|M_control_reg_rddata[31]                                                                                                                                                         ;
;                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                  ;
; tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|E_control_reg_rddata[30]                                                                                                                                                        ; Stuck at GND              ; tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|M_control_reg_rddata[30]                                                                                                                                                         ;
;                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                  ;
; tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|E_control_reg_rddata[29]                                                                                                                                                        ; Stuck at GND              ; tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|M_control_reg_rddata[29]                                                                                                                                                         ;
;                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                  ;
; tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|E_control_reg_rddata[28]                                                                                                                                                        ; Stuck at GND              ; tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|M_control_reg_rddata[28]                                                                                                                                                         ;
;                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                  ;
; tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|E_control_reg_rddata[27]                                                                                                                                                        ; Stuck at GND              ; tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|M_control_reg_rddata[27]                                                                                                                                                         ;
;                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                  ;
; tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|E_control_reg_rddata[26]                                                                                                                                                        ; Stuck at GND              ; tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|M_control_reg_rddata[26]                                                                                                                                                         ;
;                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                  ;
; tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|E_control_reg_rddata[25]                                                                                                                                                        ; Stuck at GND              ; tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|M_control_reg_rddata[25]                                                                                                                                                         ;
;                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                  ;
; tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|E_control_reg_rddata[24]                                                                                                                                                        ; Stuck at GND              ; tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|M_control_reg_rddata[24]                                                                                                                                                         ;
;                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                  ;
; tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|E_control_reg_rddata[23]                                                                                                                                                        ; Stuck at GND              ; tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|M_control_reg_rddata[23]                                                                                                                                                         ;
;                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                  ;
; tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|E_control_reg_rddata[22]                                                                                                                                                        ; Stuck at GND              ; tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|M_control_reg_rddata[22]                                                                                                                                                         ;
;                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                  ;
; tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_0:the_tPad_Starter_SOPC_clock_0|slave_readdata_p1[24]                                                                                                               ; Stuck at GND              ; tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_0:the_tPad_Starter_SOPC_clock_0|slave_readdata[24]                                                                                                                   ;
;                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                  ;
; tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|E_control_reg_rddata[20]                                                                                                                                                        ; Stuck at GND              ; tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|M_control_reg_rddata[20]                                                                                                                                                         ;
;                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                  ;
; tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|E_control_reg_rddata[19]                                                                                                                                                        ; Stuck at GND              ; tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|M_control_reg_rddata[19]                                                                                                                                                         ;
;                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                  ;
; tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|E_control_reg_rddata[18]                                                                                                                                                        ; Stuck at GND              ; tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|M_control_reg_rddata[18]                                                                                                                                                         ;
;                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                  ;
; tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|E_control_reg_rddata[17]                                                                                                                                                        ; Stuck at GND              ; tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|M_control_reg_rddata[17]                                                                                                                                                         ;
;                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                  ;
; tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|E_control_reg_rddata[16]                                                                                                                                                        ; Stuck at GND              ; tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|M_control_reg_rddata[16]                                                                                                                                                         ;
;                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                  ;
; tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|E_control_reg_rddata[15]                                                                                                                                                        ; Stuck at GND              ; tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|M_control_reg_rddata[15]                                                                                                                                                         ;
;                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                  ;
; tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|E_control_reg_rddata[14]                                                                                                                                                        ; Stuck at GND              ; tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|M_control_reg_rddata[14]                                                                                                                                                         ;
;                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                  ;
; tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|E_control_reg_rddata[13]                                                                                                                                                        ; Stuck at GND              ; tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|M_control_reg_rddata[13]                                                                                                                                                         ;
;                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                  ;
; tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|E_control_reg_rddata[12]                                                                                                                                                        ; Stuck at GND              ; tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|M_control_reg_rddata[12]                                                                                                                                                         ;
;                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                  ;
; tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|E_control_reg_rddata[11]                                                                                                                                                        ; Stuck at GND              ; tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|M_control_reg_rddata[11]                                                                                                                                                         ;
;                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                  ;
; tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|E_control_reg_rddata[10]                                                                                                                                                        ; Stuck at GND              ; tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|M_control_reg_rddata[10]                                                                                                                                                         ;
;                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                  ;
; tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|E_control_reg_rddata[9]                                                                                                                                                         ; Stuck at GND              ; tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|M_control_reg_rddata[9]                                                                                                                                                          ;
;                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                  ;
; tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|E_control_reg_rddata[8]                                                                                                                                                         ; Stuck at GND              ; tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|M_control_reg_rddata[8]                                                                                                                                                          ;
;                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                  ;
; tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|E_control_reg_rddata[7]                                                                                                                                                         ; Stuck at GND              ; tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|M_control_reg_rddata[7]                                                                                                                                                          ;
;                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                  ;
; tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|E_control_reg_rddata[6]                                                                                                                                                         ; Stuck at GND              ; tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|M_control_reg_rddata[6]                                                                                                                                                          ;
;                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                  ;
; tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|E_ctrl_br_always_pred_taken                                                                                                                                                     ; Stuck at GND              ; tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|M_ctrl_br_always_pred_taken                                                                                                                                                      ;
;                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                  ;
; tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo|m_readfifo_data[0]                                                                                                    ; Lost Fanouts              ; tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma_m_read_arbitrator:the_lcd_sgdma_m_read|dbs_latent_32_reg_segment_0[0]                                                                                                              ;
; tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo|m_readfifo_data[31]                                                                                                   ; Lost Fanouts              ; tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma_m_read_arbitrator:the_lcd_sgdma_m_read|dbs_latent_32_reg_segment_0[31]                                                                                                             ;
; tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo|m_readfifo_data[30]                                                                                                   ; Lost Fanouts              ; tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma_m_read_arbitrator:the_lcd_sgdma_m_read|dbs_latent_32_reg_segment_0[30]                                                                                                             ;
; tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo|m_readfifo_data[29]                                                                                                   ; Lost Fanouts              ; tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma_m_read_arbitrator:the_lcd_sgdma_m_read|dbs_latent_32_reg_segment_0[29]                                                                                                             ;
; tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo|m_readfifo_data[28]                                                                                                   ; Lost Fanouts              ; tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma_m_read_arbitrator:the_lcd_sgdma_m_read|dbs_latent_32_reg_segment_0[28]                                                                                                             ;
; tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo|m_readfifo_data[27]                                                                                                   ; Lost Fanouts              ; tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma_m_read_arbitrator:the_lcd_sgdma_m_read|dbs_latent_32_reg_segment_0[27]                                                                                                             ;
; tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_1:the_tPad_Starter_SOPC_clock_1|tPad_Starter_SOPC_clock_1_bit_pipe:endofpacket_bit_pipe|data_out                                                                    ; Lost Fanouts              ; tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_1:the_tPad_Starter_SOPC_clock_1|tPad_Starter_SOPC_clock_1_bit_pipe:endofpacket_bit_pipe|data_in_d1                                                                   ;
; tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo|m_readfifo_data[25]                                                                                                   ; Lost Fanouts              ; tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma_m_read_arbitrator:the_lcd_sgdma_m_read|dbs_latent_32_reg_segment_0[25]                                                                                                             ;
; tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo|m_readfifo_data[24]                                                                                                   ; Lost Fanouts              ; tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma_m_read_arbitrator:the_lcd_sgdma_m_read|dbs_latent_32_reg_segment_0[24]                                                                                                             ;
; tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo|m_readfifo_data[17]                                                                                                   ; Lost Fanouts              ; tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma_m_read_arbitrator:the_lcd_sgdma_m_read|dbs_latent_32_reg_segment_0[17]                                                                                                             ;
; tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo|m_readfifo_data[16]                                                                                                   ; Lost Fanouts              ; tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma_m_read_arbitrator:the_lcd_sgdma_m_read|dbs_latent_32_reg_segment_0[16]                                                                                                             ;
; tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo|m_readfifo_data[9]                                                                                                    ; Lost Fanouts              ; tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma_m_read_arbitrator:the_lcd_sgdma_m_read|dbs_latent_32_reg_segment_0[9]                                                                                                              ;
; tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo|m_readfifo_data[8]                                                                                                    ; Lost Fanouts              ; tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma_m_read_arbitrator:the_lcd_sgdma_m_read|dbs_latent_32_reg_segment_0[8]                                                                                                              ;
; tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo|m_readfifo_data[1]                                                                                                    ; Lost Fanouts              ; tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma_m_read_arbitrator:the_lcd_sgdma_m_read|dbs_latent_32_reg_segment_0[1]                                                                                                              ;
; tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_0:the_tPad_Starter_SOPC_clock_0|slave_readdata_p1[31]                                                                                                               ; Stuck at GND              ; tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_0:the_tPad_Starter_SOPC_clock_0|slave_readdata[31]                                                                                                                   ;
;                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                  ;
; tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_0:the_tPad_Starter_SOPC_clock_0|slave_readdata_p1[30]                                                                                                               ; Stuck at GND              ; tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_0:the_tPad_Starter_SOPC_clock_0|slave_readdata[30]                                                                                                                   ;
;                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                  ;
; tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_0:the_tPad_Starter_SOPC_clock_0|slave_readdata_p1[29]                                                                                                               ; Stuck at GND              ; tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_0:the_tPad_Starter_SOPC_clock_0|slave_readdata[29]                                                                                                                   ;
;                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                  ;
; tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|E_control_reg_rddata[21]                                                                                                                                                        ; Stuck at GND              ; tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|M_control_reg_rddata[21]                                                                                                                                                         ;
;                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                  ;
; tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_0:the_tPad_Starter_SOPC_clock_0|slave_readdata_p1[28]                                                                                                               ; Stuck at GND              ; tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_0:the_tPad_Starter_SOPC_clock_0|slave_readdata[28]                                                                                                                   ;
;                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                  ;
; tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_0:the_tPad_Starter_SOPC_clock_0|slave_readdata_p1[27]                                                                                                               ; Stuck at GND              ; tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_0:the_tPad_Starter_SOPC_clock_0|slave_readdata[27]                                                                                                                   ;
;                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                  ;
; tPad_Starter_SOPC:tPad_Starter_inst|lcd_64_to_32_bits_dfa:the_lcd_64_to_32_bits_dfa|a_empty[0]                                                                                                                                  ; Lost Fanouts              ; tPad_Starter_SOPC:tPad_Starter_inst|lcd_ta_fifo_to_dfa:the_lcd_ta_fifo_to_dfa|lcd_ta_fifo_to_dfa_fifo:lcd_ta_fifo_to_dfa_fifo|out_data[0]                                                                                        ;
; tPad_Starter_SOPC:tPad_Starter_inst|lcd_64_to_32_bits_dfa:the_lcd_64_to_32_bits_dfa|a_empty[1]                                                                                                                                  ; Lost Fanouts              ; tPad_Starter_SOPC:tPad_Starter_inst|lcd_ta_fifo_to_dfa:the_lcd_ta_fifo_to_dfa|lcd_ta_fifo_to_dfa_fifo:lcd_ta_fifo_to_dfa_fifo|out_data[1]                                                                                        ;
; tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo|source_stream_empty_hold[0]                                                                                           ; Lost Fanouts              ; tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo|m_readfifo_data[64]                                                                                                    ;
; tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo|source_stream_empty_hold[1]                                                                                           ; Lost Fanouts              ; tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo|m_readfifo_data[65]                                                                                                    ;
; tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_0:the_tPad_Starter_SOPC_clock_0|slave_readdata_p1[26]                                                                                                               ; Stuck at GND              ; tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_0:the_tPad_Starter_SOPC_clock_0|slave_readdata[26]                                                                                                                   ;
;                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                  ;
; tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_0:the_tPad_Starter_SOPC_clock_0|slave_readdata_p1[25]                                                                                                               ; Stuck at GND              ; tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_0:the_tPad_Starter_SOPC_clock_0|slave_readdata[25]                                                                                                                   ;
;                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                  ;
; tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_0:the_tPad_Starter_SOPC_clock_0|slave_readdata_p1[23]                                                                                                               ; Stuck at GND              ; tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_0:the_tPad_Starter_SOPC_clock_0|slave_readdata[23]                                                                                                                   ;
;                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                  ;
; tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_0:the_tPad_Starter_SOPC_clock_0|slave_readdata_p1[22]                                                                                                               ; Stuck at GND              ; tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_0:the_tPad_Starter_SOPC_clock_0|slave_readdata[22]                                                                                                                   ;
;                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                  ;
; tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo|m_readfifo_data[26]                                                                                                   ; Lost Fanouts              ; tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma_m_read_arbitrator:the_lcd_sgdma_m_read|dbs_latent_32_reg_segment_0[26]                                                                                                             ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 5152  ;
; Number of registers using Synchronous Clear  ; 179   ;
; Number of registers using Synchronous Load   ; 404   ;
; Number of registers using Asynchronous Clear ; 4260  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 3270  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                        ; Fan out ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; tPad_Starter_SOPC:tPad_Starter_inst|vga:the_vga|VGA_SINK:vga|vga_time_generator:vga_time_generator_instance|pixel_y[9]                                                                                                                                                   ; 1       ;
; tPad_Starter_SOPC:tPad_Starter_inst|vga:the_vga|VGA_SINK:vga|vga_time_generator:vga_time_generator_instance|pixel_y[6]                                                                                                                                                   ; 1       ;
; tPad_Starter_SOPC:tPad_Starter_inst|vga:the_vga|VGA_SINK:vga|vga_time_generator:vga_time_generator_instance|pixel_y[5]                                                                                                                                                   ; 1       ;
; tPad_Starter_SOPC:tPad_Starter_inst|vga:the_vga|VGA_SINK:vga|vga_time_generator:vga_time_generator_instance|pixel_y[3]                                                                                                                                                   ; 1       ;
; tPad_Starter_SOPC:tPad_Starter_inst|vga:the_vga|VGA_SINK:vga|vga_time_generator:vga_time_generator_instance|pixel_y[4]                                                                                                                                                   ; 1       ;
; tPad_Starter_SOPC:tPad_Starter_inst|vga:the_vga|VGA_SINK:vga|vga_time_generator:vga_time_generator_instance|pixel_y[7]                                                                                                                                                   ; 1       ;
; tPad_Starter_SOPC:tPad_Starter_inst|vga:the_vga|VGA_SINK:vga|vga_time_generator:vga_time_generator_instance|pixel_y[8]                                                                                                                                                   ; 1       ;
; tPad_Starter_SOPC:tPad_Starter_inst|vga:the_vga|VGA_SINK:vga|vga_time_generator:vga_time_generator_instance|pixel_y[10]                                                                                                                                                  ; 1       ;
; tPad_Starter_SOPC:tPad_Starter_inst|vga:the_vga|VGA_SINK:vga|vga_time_generator:vga_time_generator_instance|pixel_y[11]                                                                                                                                                  ; 1       ;
; tPad_Starter_SOPC:tPad_Starter_inst|timer:the_timer|internal_counter[0]                                                                                                                                                                                                  ; 3       ;
; tPad_Starter_SOPC:tPad_Starter_inst|timer:the_timer|internal_counter[1]                                                                                                                                                                                                  ; 3       ;
; tPad_Starter_SOPC:tPad_Starter_inst|timer:the_timer|internal_counter[2]                                                                                                                                                                                                  ; 3       ;
; tPad_Starter_SOPC:tPad_Starter_inst|timer:the_timer|internal_counter[3]                                                                                                                                                                                                  ; 3       ;
; tPad_Starter_SOPC:tPad_Starter_inst|timer:the_timer|internal_counter[4]                                                                                                                                                                                                  ; 3       ;
; tPad_Starter_SOPC:tPad_Starter_inst|timer:the_timer|internal_counter[5]                                                                                                                                                                                                  ; 3       ;
; tPad_Starter_SOPC:tPad_Starter_inst|timer:the_timer|internal_counter[9]                                                                                                                                                                                                  ; 3       ;
; tPad_Starter_SOPC:tPad_Starter_inst|timer:the_timer|internal_counter[14]                                                                                                                                                                                                 ; 3       ;
; tPad_Starter_SOPC:tPad_Starter_inst|timer:the_timer|internal_counter[16]                                                                                                                                                                                                 ; 3       ;
; tPad_Starter_SOPC:tPad_Starter_inst|timer:the_timer|internal_counter[17]                                                                                                                                                                                                 ; 3       ;
; tPad_Starter_SOPC:tPad_Starter_inst|timer:the_timer|internal_counter[18]                                                                                                                                                                                                 ; 3       ;
; tPad_Starter_SOPC:tPad_Starter_inst|timer:the_timer|internal_counter[19]                                                                                                                                                                                                 ; 3       ;
; tPad_Starter_SOPC:tPad_Starter_inst|sdram:the_sdram|m_cmd[1]                                                                                                                                                                                                             ; 2       ;
; tPad_Starter_SOPC:tPad_Starter_inst|sdram:the_sdram|m_cmd[3]                                                                                                                                                                                                             ; 1       ;
; tPad_Starter_SOPC:tPad_Starter_inst|sdram:the_sdram|m_cmd[2]                                                                                                                                                                                                             ; 2       ;
; tPad_Starter_SOPC:tPad_Starter_inst|sdram:the_sdram|m_cmd[0]                                                                                                                                                                                                             ; 2       ;
; tPad_Starter_SOPC:tPad_Starter_inst|tri_state_bridge_avalon_slave_arbitrator:the_tri_state_bridge_avalon_slave|select_n_to_the_cfi_flash                                                                                                                                 ; 1       ;
; tPad_Starter_SOPC:tPad_Starter_inst|tri_state_bridge_avalon_slave_arbitrator:the_tri_state_bridge_avalon_slave|read_n_to_the_cfi_flash                                                                                                                                   ; 1       ;
; tPad_Starter_SOPC:tPad_Starter_inst|tri_state_bridge_avalon_slave_arbitrator:the_tri_state_bridge_avalon_slave|write_n_to_the_cfi_flash                                                                                                                                  ; 1       ;
; tPad_Starter_SOPC:tPad_Starter_inst|touch_panel_spi:the_touch_panel_spi|spi_slave_select_reg[0]                                                                                                                                                                          ; 2       ;
; tPad_Starter_SOPC:tPad_Starter_inst|touch_panel_spi:the_touch_panel_spi|stateZero                                                                                                                                                                                        ; 1       ;
; tPad_Starter_SOPC:tPad_Starter_inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_cpu_data_master_to_sdram_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_s1|fifo_contains_ones_n                                                                                       ; 5       ;
; tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard_s1_arbitrator:the_clock_crossing_sdcard_s1|rdv_fifo_for_cpu_data_master_to_clock_crossing_sdcard_s1_module:rdv_fifo_for_cpu_data_master_to_clock_crossing_sdcard_s1|fifo_contains_ones_n                       ; 3       ;
; tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_ivf1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                ; 1       ;
; tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_ivf1:auto_generated|rdemp_eq_comp_msb_aeb                                                                ; 1       ;
; tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_ivf1:auto_generated|a_graycounter_q57:rdptr_g1p|counter5a0                                               ; 8       ;
; tPad_Starter_SOPC:tPad_Starter_inst|sdram:the_sdram|i_addr[12]                                                                                                                                                                                                           ; 11      ;
; tPad_Starter_SOPC:tPad_Starter_inst|sdram:the_sdram|i_cmd[1]                                                                                                                                                                                                             ; 2       ;
; tPad_Starter_SOPC:tPad_Starter_inst|sdram:the_sdram|i_cmd[3]                                                                                                                                                                                                             ; 2       ;
; tPad_Starter_SOPC:tPad_Starter_inst|sdram:the_sdram|i_cmd[2]                                                                                                                                                                                                             ; 2       ;
; tPad_Starter_SOPC:tPad_Starter_inst|sdram:the_sdram|i_cmd[0]                                                                                                                                                                                                             ; 2       ;
; tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1|fifo_contains_ones_n                                       ; 4       ;
; tPad_Starter_SOPC:tPad_Starter_inst|tri_state_bridge_avalon_slave_arbitrator:the_tri_state_bridge_avalon_slave|tri_state_bridge_avalon_slave_arb_addend[0]                                                                                                               ; 6       ;
; tPad_Starter_SOPC:tPad_Starter_inst|touch_panel_spi:the_touch_panel_spi|spi_slave_select_holding_reg[0]                                                                                                                                                                  ; 1       ;
; tPad_Starter_SOPC:tPad_Starter_inst|jtag_uart:the_jtag_uart|t_dav                                                                                                                                                                                                        ; 4       ;
; tPad_Starter_SOPC:tPad_Starter_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                       ; 11      ;
; tPad_Starter_SOPC:tPad_Starter_inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_arb_addend[0]                                                                                                                                       ; 6       ;
; tPad_Starter_SOPC:tPad_Starter_inst|sdram_s1_arbitrator:the_sdram_s1|sdram_s1_arb_addend[0]                                                                                                                                                                              ; 1       ;
; tPad_Starter_SOPC:tPad_Starter_inst|jtag_uart:the_jtag_uart|av_waitrequest                                                                                                                                                                                               ; 5       ;
; tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_ivf1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a0                                               ; 6       ;
; tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_ivf1:auto_generated|a_graycounter_q57:rdptr_g1p|parity6                                                  ; 4       ;
; tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_00g1:auto_generated|rdemp_eq_comp_lsb_aeb                                                    ; 2       ;
; tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_00g1:auto_generated|rdemp_eq_comp_msb_aeb                                                    ; 2       ;
; tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_00g1:auto_generated|a_graycounter_q57:rdptr_g1p|counter5a0                                   ; 8       ;
; tPad_Starter_SOPC:tPad_Starter_inst|sdram:the_sdram|refresh_counter[13]                                                                                                                                                                                                  ; 2       ;
; tPad_Starter_SOPC:tPad_Starter_inst|sdram:the_sdram|refresh_counter[10]                                                                                                                                                                                                  ; 2       ;
; tPad_Starter_SOPC:tPad_Starter_inst|sdram:the_sdram|refresh_counter[9]                                                                                                                                                                                                   ; 2       ;
; tPad_Starter_SOPC:tPad_Starter_inst|sdram:the_sdram|refresh_counter[8]                                                                                                                                                                                                   ; 2       ;
; tPad_Starter_SOPC:tPad_Starter_inst|sdram:the_sdram|refresh_counter[4]                                                                                                                                                                                                   ; 2       ;
; tPad_Starter_SOPC:tPad_Starter_inst|tri_state_bridge_avalon_slave_arbitrator:the_tri_state_bridge_avalon_slave|tri_state_bridge_avalon_slave_reg_firsttransfer                                                                                                           ; 1       ;
; tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|M_pipe_flush                                                                                                                                                                                                             ; 54      ;
; tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|hbreak_enabled                                                                                                                                                                                                           ; 11      ;
; tPad_Starter_SOPC:tPad_Starter_inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_reg_firsttransfer                                                                                                                                   ; 1       ;
; tPad_Starter_SOPC:tPad_Starter_inst|sdram_s1_arbitrator:the_sdram_s1|sdram_s1_reg_firsttransfer                                                                                                                                                                          ; 1       ;
; tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_m_read:the_lcd_sgdma_m_read|m_read_state[0]                                                                                                                                                        ; 10      ;
; tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_00g1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a0                                   ; 6       ;
; tPad_Starter_SOPC:tPad_Starter_inst|onchip_mem_s1_arbitrator:the_onchip_mem_s1|onchip_mem_s1_reg_firsttransfer                                                                                                                                                           ; 1       ;
; tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_45g1:auto_generated|rdemp_eq_comp_lsb_aeb                                                          ; 4       ;
; tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_45g1:auto_generated|rdemp_eq_comp_msb_aeb                                                          ; 4       ;
; tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_ivf1:auto_generated|a_graycounter_mjc:wrptr_g1p|parity9                                                  ; 4       ;
; tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_ivf1:auto_generated|a_graycounter_ljc:wrptr_gp|sub_parity12a0                                            ; 1       ;
; tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_00g1:auto_generated|a_graycounter_q57:rdptr_g1p|parity6                                      ; 4       ;
; tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                      ; 5       ;
; tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|rdemp_eq_comp_msb_aeb                                                                      ; 5       ;
; tPad_Starter_SOPC:tPad_Starter_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rst2                                                                                                                                                           ; 3       ;
; tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_00g1:auto_generated|a_graycounter_mjc:wrptr_g1p|parity9                                      ; 4       ;
; tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_45g1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                                         ; 8       ;
; tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|a_graycounter_ojc:wrptr_gp|sub_parity12a0                                                  ; 1       ;
; tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                                                     ; 6       ;
; tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_00g1:auto_generated|a_graycounter_ljc:wrptr_gp|sub_parity12a0                                ; 1       ;
; tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                                                     ; 8       ;
; tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|ic_tag_clr_valid_bits                                                                                                                                                                                                    ; 1       ;
; tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|M_pipe_flush_waddr[25]                                                                                                                                                                                                   ; 1       ;
; tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|M_pipe_flush_waddr[21]                                                                                                                                                                                                   ; 1       ;
; tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|M_pipe_flush_waddr[23]                                                                                                                                                                                                   ; 1       ;
; tPad_Starter_SOPC:tPad_Starter_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                           ; 1       ;
; tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|A_wr_dst_reg_from_M                                                                                                                                                                                                      ; 66      ;
; tPad_Starter_SOPC:tPad_Starter_inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_lcd_sgdma_m_read_to_sdram_s1_module:rdv_fifo_for_lcd_sgdma_m_read_to_sdram_s1|fifo_contains_ones_n                                                                                     ; 3       ;
; tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_45g1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                                            ; 4       ;
; tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                                                        ; 4       ;
; tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_45g1:auto_generated|a_graycounter_0lc:wrptr_gp|sub_parity12a0                                      ; 1       ;
; tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_45g1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                                         ; 6       ;
; tPad_Starter_SOPC:tPad_Starter_inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_lcd_sgdma_descriptor_read_to_sdram_s1_module:rdv_fifo_for_lcd_sgdma_descriptor_read_to_sdram_s1|fifo_contains_ones_n                                                                   ; 4       ;
; tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_d4n:auto_generated|dffe6 ; 6       ;
; tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|altshift_taps:desc_assembler_rtl_1|shift_taps_e4n:auto_generated|dffe4 ; 16      ;
; tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                                                        ; 4       ;
; tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|clr_break_line                                                                                                                                                                                                           ; 5       ;
; tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[0]                                                                                                                             ; 2       ;
; tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[1]                                                                                                                             ; 2       ;
; tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[2]                                                                                                                             ; 2       ;
; tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[3]                                                                                                                             ; 2       ;
; Total number of inverted registers = 122*                                                                                                                                                                                                                                ;         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
* Table truncated at 100 items. To change the number of inverted registers reported, set the "Number of Inverted Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_latency_counter[1]                                                                                                      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|d_byteenable[2]~reg0                                                                                                                                                                            ;
; 3:1                ; 23 bits   ; 46 LEs        ; 46 LEs               ; 0 LEs                  ; Yes        ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|d_address_tag_field[13]                                                                                                                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_latency_counter[0]                                                                                                                           ;
; 3:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; Yes        ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|vga:the_vga|VGA_SINK:vga|vga_data_1[3]                                                                                                                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|M_mem_byte_en[0]                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|A_slow_inst_result[2]                                                                                                                                                                           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|posted_desc_counter[3]                        ;
; 3:1                ; 26 bits   ; 52 LEs        ; 52 LEs               ; 0 LEs                  ; Yes        ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|D_iw[7]                                                                                                                                                                                         ;
; 3:1                ; 26 bits   ; 52 LEs        ; 52 LEs               ; 0 LEs                  ; Yes        ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|A_inst_result[9]                                                                                                                                                                                ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|A_inst_result[1]                                                                                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_m_read:the_lcd_sgdma_m_read|remaining_transactions[14]                                                                                                                    ;
; 3:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_m_read:the_lcd_sgdma_m_read|remaining_transactions[11]                                                                                                                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|ic_fill_ap_cnt[3]                                                                                                                                                                               ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|ic_fill_ap_offset[0]                                                                                                                                                                            ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|vga:the_vga|VGA_SINK:vga|vga_time_generator:vga_time_generator_instance|h_counter[6]                                                                                                                        ;
; 8:1                ; 5 bits    ; 25 LEs        ; 10 LEs               ; 15 LEs                 ; Yes        ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|touch_panel_spi:the_touch_panel_spi|data_to_cpu[13]                                                                                                                                                         ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; Yes        ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|touch_panel_spi:the_touch_panel_spi|data_to_cpu[9]                                                                                                                                                          ;
; 8:1                ; 3 bits    ; 15 LEs        ; 6 LEs                ; 9 LEs                  ; Yes        ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|touch_panel_spi:the_touch_panel_spi|data_to_cpu[1]                                                                                                                                                          ;
; 8:1                ; 4 bits    ; 20 LEs        ; 12 LEs               ; 8 LEs                  ; Yes        ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|touch_panel_spi:the_touch_panel_spi|data_to_cpu[6]                                                                                                                                                          ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entries[0]                                                                                                                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|touch_panel_spi:the_touch_panel_spi|shift_reg[4]                                                                                                                                                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                           ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|A_dc_rd_addr_cnt[2]                                                                                                                                                                             ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|A_dc_rd_data_cnt[0]                                                                                                                                                                             ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|d_writedata[29]~reg0                                                                                                                                                                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|A_dc_wr_data_cnt[1]                                                                                                                                                                             ;
; 4:1                ; 29 bits   ; 58 LEs        ; 29 LEs               ; 29 LEs                 ; Yes        ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_m_read:the_lcd_sgdma_m_read|m_read_address[16]                                                                                                                            ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|ic_tag_wraddress[2]                                                                                                                                                                             ;
; 4:1                ; 17 bits   ; 34 LEs        ; 34 LEs               ; 0 LEs                  ; Yes        ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[0]                                                                                                                ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[24]                                                                                                               ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|E_src2[18]                                                                                                                                                                                      ;
; 8:1                ; 5 bits    ; 25 LEs        ; 10 LEs               ; 15 LEs                 ; Yes        ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|E_control_reg_rddata[4]                                                                                                                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo|source_stream_endofpacket_hold                                                                                                        ;
; 4:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|vga:the_vga|VGA_SINK:vga|vga_time_generator:vga_time_generator_instance|v_counter[5]                                                                                                                        ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_control_slave_arbitrator:the_lcd_control_slave|lcd_control_slave_wait_counter[2]                                                                                                                        ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|tri_state_bridge_avalon_slave_arbitrator:the_tri_state_bridge_avalon_slave|cfi_flash_s1_wait_counter[2]                                                                                                     ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[2]                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|M_st_data[31]                                                                                                                                                                                   ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[37]                                  ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[33]                                  ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[1]                                   ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[27]                                  ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|d_address_offset_field[1]                                                                                                                                                                       ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_m_read:the_lcd_sgdma_m_read|transactions_left_to_post[15]                                                                                                                 ;
; 5:1                ; 14 bits   ; 42 LEs        ; 28 LEs               ; 14 LEs                 ; Yes        ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_m_read:the_lcd_sgdma_m_read|transactions_left_to_post[7]                                                                                                                  ;
; 5:1                ; 32 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; Yes        ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|E_src1[27]                                                                                                                                                                                      ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonAReg[3]                                                                                                                ;
; 5:1                ; 3 bits    ; 9 LEs         ; 3 LEs                ; 6 LEs                  ; Yes        ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_m_read:the_lcd_sgdma_m_read|received_data_counter[2]                                                                                                                      ;
; 5:1                ; 13 bits   ; 39 LEs        ; 26 LEs               ; 13 LEs                 ; Yes        ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_m_read:the_lcd_sgdma_m_read|received_data_counter[8]                                                                                                                      ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[23]                                                                                                               ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|sdram:the_sdram|m_dqm[3]                                                                                                                                                                                    ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|M_mem_byte_en[2]                                                                                                                                                                                ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|break_readreg[8]                                                                                                    ;
; 5:1                ; 27 bits   ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; Yes        ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|control_status_slave_which_resides_within_lcd_sgdma:the_control_status_slave_which_resides_within_lcd_sgdma|csr_readdata[29]                    ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|control_status_slave_which_resides_within_lcd_sgdma:the_control_status_slave_which_resides_within_lcd_sgdma|csr_readdata[2]                     ;
; 6:1                ; 16 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|F_pc[11]                                                                                                                                                                                        ;
; 6:1                ; 23 bits   ; 92 LEs        ; 92 LEs               ; 0 LEs                  ; Yes        ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|M_pipe_flush_waddr[12]                                                                                                                                                                          ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|sdram:the_sdram|m_addr[11]                                                                                                                                                                                  ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|sdram:the_sdram|m_addr[5]                                                                                                                                                                                   ;
; 7:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|sdram:the_sdram|m_addr[6]                                                                                                                                                                                   ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                           ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                           ;
; 12:1               ; 62 bits   ; 496 LEs       ; 0 LEs                ; 496 LEs                ; Yes        ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|sdram:the_sdram|active_addr[0]                                                                                                                                                                              ;
; 134:1              ; 4 bits    ; 356 LEs       ; 48 LEs               ; 308 LEs                ; Yes        ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_m_read:the_lcd_sgdma_m_read|m_read_state[6]                                                                                                                               ;
; 134:1              ; 2 bits    ; 178 LEs       ; 22 LEs               ; 156 LEs                ; Yes        ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_m_read:the_lcd_sgdma_m_read|m_read_state[3]                                                                                                                               ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|tri_state_bridge_avalon_slave_arbitrator:the_tri_state_bridge_avalon_slave|d1_outgoing_tri_state_bridge_data[7]                                                                                             ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|vga:the_vga|VGA_SINK:vga|vga_time_generator:vga_time_generator_instance|pixel_y[5]                                                                                                                          ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|sdram:the_sdram|m_data[6]                                                                                                                                                                                   ;
; 6:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; Yes        ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|M_pipe_flush_waddr[23]                                                                                                                                                                          ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|sdram:the_sdram|comb                                                                                                                                                                                        ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|tri_state_bridge_avalon_slave_arbitrator:the_tri_state_bridge_avalon_slave|tri_state_bridge_avalon_slave_arb_share_counter_next_value[0]                                                                    ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_arb_share_counter_next_value[2]                                                                                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|onchip_mem_s1_arbitrator:the_onchip_mem_s1|onchip_mem_s1_arb_share_counter_next_value[2]                                                                                                                    ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; No         ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|sdram_s1_arbitrator:the_sdram_s1|sdram_s1_arb_share_counter_next_value[3]                                                                                                                                   ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|E_logic_result[12]                                                                                                                                                                              ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|F_iw[0]                                                                                                                                                                                         ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|dc_data_rd_port_addr[0]                                                                                                                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_m_read:the_lcd_sgdma_m_read|Add6                                                                                                                                          ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|dc_data_wr_port_addr[6]                                                                                                                                                                         ;
; 3:1                ; 35 bits   ; 70 LEs        ; 70 LEs               ; 0 LEs                  ; No         ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|dc_data_wr_port_data[18]                                                                                                                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|tri_state_bridge_avalon_slave_arbitrator:the_tri_state_bridge_avalon_slave|tri_state_bridge_avalon_slave_arb_share_set_values[0]                                                                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1|updated_one_count                 ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard_s1_arbitrator:the_clock_crossing_sdcard_s1|rdv_fifo_for_cpu_data_master_to_clock_crossing_sdcard_s1_module:rdv_fifo_for_cpu_data_master_to_clock_crossing_sdcard_s1|updated_one_count ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_cpu_data_master_to_sdram_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_s1|updated_one_count                                                                 ;
; 4:1                ; 25 bits   ; 50 LEs        ; 50 LEs               ; 0 LEs                  ; No         ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|sdram_s1_arbitrator:the_sdram_s1|sdram_s1_address[17]                                                                                                                                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|E_alu_result[1]                                                                                                                                                                                 ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|E_alu_result[5]                                                                                                                                                                                 ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|D_dst_regnum[4]                                                                                                                                                                                 ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_lcd_sgdma_descriptor_read_to_sdram_s1_module:rdv_fifo_for_lcd_sgdma_descriptor_read_to_sdram_s1|updated_one_count                                             ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|dc_data_wr_port_byte_en[2]                                                                                                                                                                      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|readdata[4]                                                                                                                                                     ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|readdata[2]                                                                                                                                                     ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_lcd_sgdma_m_read_to_sdram_s1_module:rdv_fifo_for_lcd_sgdma_m_read_to_sdram_s1|updated_one_count                                                               ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_1:the_tPad_Starter_SOPC_clock_1|tPad_Starter_SOPC_clock_1_slave_FSM:slave_FSM|Selector3                                                                                             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_0:the_tPad_Starter_SOPC_clock_0|tPad_Starter_SOPC_clock_0_slave_FSM:slave_FSM|Selector3                                                                                             ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; No         ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|E_alu_result[28]                                                                                                                                                                                ;
; 5:1                ; 17 bits   ; 51 LEs        ; 51 LEs               ; 0 LEs                  ; No         ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|E_alu_result[27]                                                                                                                                                                                ;
; 5:1                ; 32 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; No         ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|D_src2_reg[9]                                                                                                                                                                                   ;
; 5:1                ; 16 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|A_wr_data_unfiltered[31]                                                                                                                                                                        ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|A_wr_data_unfiltered[14]                                                                                                                                                                        ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|irm:the_irm|TERASIC_IRM:irm|IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst|state                                                                                                                            ;
; 6:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|A_wr_data_unfiltered[4]                                                                                                                                                                         ;
; 6:1                ; 10 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|F_ic_data_rd_addr_nxt[2]                                                                                                                                                                        ;
; 8:1                ; 3 bits    ; 15 LEs        ; 9 LEs                ; 6 LEs                  ; No         ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|vga:the_vga|VGA_SINK:vga|streaming_state                                                                                                                                                                    ;
; 11:1               ; 2 bits    ; 14 LEs        ; 4 LEs                ; 10 LEs                 ; No         ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|sdram:the_sdram|Selector35                                                                                                                                                                                  ;
; 16:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|sdram:the_sdram|Selector27                                                                                                                                                                                  ;
; 20:1               ; 4 bits    ; 52 LEs        ; 48 LEs               ; 4 LEs                  ; Yes        ; |tPad_Starter|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[2]                                                                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Source assignments for tPad_Starter_SOPC:tPad_Starter_inst|altpll:the_altpll ;
+----------------+-------+------+----------------------------------------------+
; Assignment     ; Value ; From ; To                                           ;
+----------------+-------+------+----------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; pfdena_reg                                   ;
+----------------+-------+------+----------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tPad_Starter_SOPC:tPad_Starter_inst|altpll:the_altpll|altpll_stdsync_sv6:stdsync2|altpll_dffpipe_l2c:dffpipe3 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                  ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                   ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                             ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                              ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_ivf1:auto_generated ;
+---------------------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value                  ; From ; To                                                                                                                                 ;
+---------------------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF                    ; -    ; -                                                                                                                                  ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF                    ; -    ; -                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF                    ; -    ; -                                                                                                                                  ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 3                      ; -    ; -                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_lsb_aeb                                                                                                              ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_lsb_aeb                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_msb_aeb                                                                                                              ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_msb_aeb                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rs_dgwp_reg                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_lsb_mux_reg                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_msb_mux_reg                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; ws_dgrp_reg                                                                                                                        ;
+---------------------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_ivf1:auto_generated|a_graycounter_q57:rdptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                                                     ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                                                                                             ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                                                                                ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_ivf1:auto_generated|a_graycounter_mjc:wrptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                                                     ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                                                                                             ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                                                                                ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_ivf1:auto_generated|a_graycounter_ljc:wrptr_gp ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                                                    ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity12a0                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity11                                                                                                                                                                                              ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_ivf1:auto_generated|altsyncram_ij31:fifo_ram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_ivf1:auto_generated|alt_synch_pipe_fkd:rs_dgwp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                      ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                                                                       ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_ivf1:auto_generated|alt_synch_pipe_fkd:rs_dgwp|dffpipe_ed9:dffpipe15 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                         ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                          ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_ivf1:auto_generated|alt_synch_pipe_gkd:ws_dgrp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                      ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                                                                       ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_ivf1:auto_generated|alt_synch_pipe_gkd:ws_dgrp|dffpipe_fd9:dffpipe18 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                         ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                          ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                       ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                        ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated ;
+---------------------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value                  ; From ; To                                                                                                                           ;
+---------------------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF                    ; -    ; -                                                                                                                            ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF                    ; -    ; -                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF                    ; -    ; -                                                                                                                            ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 3                      ; -    ; -                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_lsb_aeb                                                                                                        ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_lsb_aeb                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_msb_aeb                                                                                                        ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_msb_aeb                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rs_dgwp_reg                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_lsb_mux_reg                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_msb_mux_reg                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; ws_dgrp_reg                                                                                                                  ;
+---------------------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|a_graycounter_t57:rdptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                                               ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                                                                          ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|a_graycounter_pjc:wrptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                                               ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                                                                          ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|a_graycounter_ojc:wrptr_gp ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                                              ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity12a0                                                                                                                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity11                                                                                                                                                                                        ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|altsyncram_qj31:fifo_ram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|alt_synch_pipe_ikd:rs_dgwp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                                                                 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe15 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                   ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                    ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|dffpipe_gd9:ws_brp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                     ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                      ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|dffpipe_gd9:ws_bwp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                     ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                      ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|alt_synch_pipe_jkd:ws_dgrp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                                                                 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                   ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                    ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                         ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                          ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_00g1:auto_generated ;
+---------------------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value                  ; From ; To                                                                                                                                             ;
+---------------------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF                    ; -    ; -                                                                                                                                              ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF                    ; -    ; -                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF                    ; -    ; -                                                                                                                                              ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 3                      ; -    ; -                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_lsb_aeb                                                                                                                          ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_lsb_aeb                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_msb_aeb                                                                                                                          ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_msb_aeb                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rs_dgwp_reg                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_lsb_mux_reg                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_msb_mux_reg                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; ws_dgrp_reg                                                                                                                                    ;
+---------------------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_00g1:auto_generated|a_graycounter_q57:rdptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                                                                 ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                                                                                                         ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                                                                                            ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_00g1:auto_generated|a_graycounter_mjc:wrptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                                                                 ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                                                                                                         ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                                                                                            ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_00g1:auto_generated|a_graycounter_ljc:wrptr_gp ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                                                                ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity12a0                                                                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity11                                                                                                                                                                                                          ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_00g1:auto_generated|altsyncram_0k31:fifo_ram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_00g1:auto_generated|alt_synch_pipe_hkd:rs_dgwp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                  ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                                                                                   ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_00g1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_jd9:dffpipe6 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                                    ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                                     ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_00g1:auto_generated|alt_synch_pipe_kkd:ws_dgrp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                  ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                                                                                   ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_00g1:auto_generated|alt_synch_pipe_kkd:ws_dgrp|dffpipe_kd9:dffpipe9 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                                    ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                                     ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                   ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                    ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_45g1:auto_generated ;
+---------------------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value                  ; From ; To                                                                                                                                       ;
+---------------------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF                    ; -    ; -                                                                                                                                        ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF                    ; -    ; -                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF                    ; -    ; -                                                                                                                                        ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 3                      ; -    ; -                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_lsb_aeb                                                                                                                    ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_lsb_aeb                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_msb_aeb                                                                                                                    ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_msb_aeb                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rs_dgwp_reg                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_lsb_mux_reg                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_msb_mux_reg                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; ws_dgrp_reg                                                                                                                              ;
+---------------------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_45g1:auto_generated|a_graycounter_577:rdptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                                                           ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                                                                                                   ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                                                                                      ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_45g1:auto_generated|a_graycounter_1lc:wrptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                                                           ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                                                                                                   ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                                                                                      ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_45g1:auto_generated|a_graycounter_0lc:wrptr_gp ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                                                          ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity12a0                                                                                                                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity11                                                                                                                                                                                                    ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_45g1:auto_generated|altsyncram_sj31:fifo_ram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                           ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_45g1:auto_generated|alt_synch_pipe_qld:rs_dgwp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                            ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                                                                             ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_45g1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                               ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                                ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_45g1:auto_generated|dffpipe_oe9:ws_brp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                  ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_45g1:auto_generated|dffpipe_oe9:ws_bwp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                  ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_45g1:auto_generated|alt_synch_pipe_rld:ws_dgrp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                            ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                                                                             ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_45g1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                               ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                                ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tPad_Starter_SOPC:tPad_Starter_inst|cpu_data_master_arbitrator:the_cpu_data_master|irm_avalon_slave_irq_from_sa_clock_crossing_cpu_data_master_module:irm_avalon_slave_irq_from_sa_clock_crossing_cpu_data_master ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                                                    ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; data_out                                                                                                                                                                                              ;
; PRESERVE_REGISTER ; ON    ; -    ; data_out~reg0                                                                                                                                                                                         ;
; PRESERVE_REGISTER ; ON    ; -    ; data_in_d1                                                                                                                                                                                            ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tPad_Starter_SOPC:tPad_Starter_inst|cpu_data_master_arbitrator:the_cpu_data_master|touch_panel_penirq_n_s1_irq_from_sa_clock_crossing_cpu_data_master_module:touch_panel_penirq_n_s1_irq_from_sa_clock_crossing_cpu_data_master ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                                                                  ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; data_out                                                                                                                                                                                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; data_out~reg0                                                                                                                                                                                                       ;
; PRESERVE_REGISTER ; ON    ; -    ; data_in_d1                                                                                                                                                                                                          ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tPad_Starter_SOPC:tPad_Starter_inst|cpu_data_master_arbitrator:the_cpu_data_master|touch_panel_spi_spi_control_port_irq_from_sa_clock_crossing_cpu_data_master_module:touch_panel_spi_spi_control_port_irq_from_sa_clock_crossing_cpu_data_master ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                                                                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; data_out                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER ; ON    ; -    ; data_out~reg0                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER ; ON    ; -    ; data_in_d1                                                                                                                                                                                                                            ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_m5g1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                             ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                              ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram|altsyncram_bpf1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                       ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                        ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_b7f1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_c7f1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_bef1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                             ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                              ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_dc_data_module:cpu_dc_data|altsyncram:the_altsyncram|altsyncram_kdf1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|dffpipe_93c:pre_result ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                   ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                    ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|dffpipe_93c:pre_result ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                   ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                    ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_f572:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                     ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                      ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                   ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                               ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                    ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                          ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                          ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tPad_Starter_SOPC:tPad_Starter_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tPad_Starter_SOPC:tPad_Starter_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tPad_Starter_SOPC:tPad_Starter_inst|lcd_pixel_fifo:the_lcd_pixel_fifo|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                        ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                         ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tPad_Starter_SOPC:tPad_Starter_inst|lcd_pixel_fifo:the_lcd_pixel_fifo|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_l4j1:auto_generated ;
+---------------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                                                                                                                             ;
+---------------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                                                                                                                              ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                                                                                                                              ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                                                                                                                                              ;
+---------------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tPad_Starter_SOPC:tPad_Starter_inst|lcd_pixel_fifo:the_lcd_pixel_fifo|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_l4j1:auto_generated|a_graycounter_s57:rdptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                                                                                                ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                                                                                                                           ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tPad_Starter_SOPC:tPad_Starter_inst|lcd_pixel_fifo:the_lcd_pixel_fifo|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_l4j1:auto_generated|a_graycounter_qjc:wrptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                                                                                                ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                                                                                                                           ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tPad_Starter_SOPC:tPad_Starter_inst|lcd_pixel_fifo:the_lcd_pixel_fifo|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_l4j1:auto_generated|a_graycounter_njc:wrptr_gp ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                                                                                               ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity12a0                                                                                                                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity11                                                                                                                                                                                                                                         ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tPad_Starter_SOPC:tPad_Starter_inst|lcd_pixel_fifo:the_lcd_pixel_fifo|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_l4j1:auto_generated|altsyncram_ak31:fifo_ram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tPad_Starter_SOPC:tPad_Starter_inst|lcd_pixel_fifo:the_lcd_pixel_fifo|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_l4j1:auto_generated|alt_synch_pipe_lkd:rs_dgwp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                                                                                                                  ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tPad_Starter_SOPC:tPad_Starter_inst|lcd_pixel_fifo:the_lcd_pixel_fifo|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_l4j1:auto_generated|alt_synch_pipe_lkd:rs_dgwp|dffpipe_ld9:dffpipe15 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                                                                    ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                                                                     ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tPad_Starter_SOPC:tPad_Starter_inst|lcd_pixel_fifo:the_lcd_pixel_fifo|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_l4j1:auto_generated|dffpipe_md9:ws_brp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                                      ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                                       ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tPad_Starter_SOPC:tPad_Starter_inst|lcd_pixel_fifo:the_lcd_pixel_fifo|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_l4j1:auto_generated|dffpipe_md9:ws_bwp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                                      ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                                       ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tPad_Starter_SOPC:tPad_Starter_inst|lcd_pixel_fifo:the_lcd_pixel_fifo|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_l4j1:auto_generated|alt_synch_pipe_mkd:ws_dgrp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                                                                                                                  ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tPad_Starter_SOPC:tPad_Starter_inst|lcd_pixel_fifo:the_lcd_pixel_fifo|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_l4j1:auto_generated|alt_synch_pipe_mkd:ws_dgrp|dffpipe_nd9:dffpipe19 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                                                                    ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                                                                     ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo|lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo|scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_dv31:auto_generated|a_dpfifo_k541:dpfifo|altsyncram_5vd1:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo|scfifo:lcd_sgdma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_3ud1:FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                        ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                         ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_status_token_fifo:the_lcd_sgdma_status_token_fifo|scfifo:lcd_sgdma_status_token_fifo_status_token_fifo|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|altsyncram_5rd1:FIFOram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tPad_Starter_SOPC:tPad_Starter_inst|onchip_mem:the_onchip_mem|altsyncram:the_altsyncram|altsyncram_grb1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                              ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                               ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Source assignments for tPad_Starter_SOPC:tPad_Starter_inst|sdram:the_sdram ;
+-----------------------------+-------+------+-------------------------------+
; Assignment                  ; Value ; From ; To                            ;
+-----------------------------+-------+------+-------------------------------+
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[31]                   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[30]                   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[29]                   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[28]                   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[27]                   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[26]                   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[25]                   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[24]                   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[23]                   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[22]                   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[21]                   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[20]                   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[19]                   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[18]                   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[17]                   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[16]                   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]                   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]                   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]                   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]                   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]                   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]                   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]                    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]                    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]                    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]                    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]                    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]                    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]                    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]                    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]                    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[3]                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[2]                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[1]                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[0]                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[1]                     ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[0]                     ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[12]                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[11]                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[10]                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[9]                     ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[8]                     ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[7]                     ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[6]                     ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[5]                     ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[4]                     ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[3]                     ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[2]                     ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[1]                     ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[0]                     ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[31]                    ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[31]                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[30]                    ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[30]                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[29]                    ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[29]                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[28]                    ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[28]                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[27]                    ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[27]                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[26]                    ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[26]                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[25]                    ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[25]                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[24]                    ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[24]                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[23]                    ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[23]                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[22]                    ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[22]                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[21]                    ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[21]                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[20]                    ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[20]                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[19]                    ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[19]                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[18]                    ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[18]                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[17]                    ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[17]                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[16]                    ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[16]                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[15]                    ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[15]                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[14]                    ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[14]                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[13]                    ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[13]                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[12]                    ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[12]                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[11]                    ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[11]                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[10]                    ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[10]                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[9]                     ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[9]                     ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[8]                     ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[8]                     ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[7]                     ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[7]                     ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[6]                     ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[6]                     ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[5]                     ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[5]                     ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[4]                     ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[4]                     ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[3]                     ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[3]                     ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[2]                     ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[2]                     ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[1]                     ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[1]                     ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[0]                     ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[0]                     ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[3]                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[2]                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[1]                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[0]                      ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; oe                            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[31]~reg0              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[30]~reg0              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[29]~reg0              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[28]~reg0              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[27]~reg0              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[26]~reg0              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[25]~reg0              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[24]~reg0              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[23]~reg0              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[22]~reg0              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[21]~reg0              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[20]~reg0              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[19]~reg0              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[18]~reg0              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[17]~reg0              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[16]~reg0              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]~reg0              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]~reg0              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]~reg0              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]~reg0              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]~reg0              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]~reg0              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]~reg0               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]~reg0               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]~reg0               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]~reg0               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]~reg0               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]~reg0               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]~reg0               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]~reg0               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]~reg0               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]~reg0               ;
+-----------------------------+-------+------+-------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_0:the_tPad_Starter_SOPC_clock_0 ;
+-------------------+-------+------+---------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                              ;
+-------------------+-------+------+---------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; master_address[3]                                                               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[2]                                                               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[1]                                                               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[0]                                                               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[3]                                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[2]                                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[1]                                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[0]                                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[1]                                                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[0]                                                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[31]                                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[30]                                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[29]                                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[28]                                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[27]                                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[26]                                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[25]                                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[24]                                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[23]                                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[22]                                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[21]                                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[20]                                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[19]                                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[18]                                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[17]                                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[16]                                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[15]                                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[14]                                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[13]                                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[12]                                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[11]                                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[10]                                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[9]                                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[8]                                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[7]                                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[6]                                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[5]                                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[4]                                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[3]                                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[2]                                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[1]                                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[0]                                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[31]                                                          ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[30]                                                          ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[29]                                                          ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[28]                                                          ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[27]                                                          ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[26]                                                          ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[25]                                                          ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[24]                                                          ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[23]                                                          ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[22]                                                          ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[21]                                                          ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[20]                                                          ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[19]                                                          ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[18]                                                          ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[17]                                                          ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[16]                                                          ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[15]                                                          ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[14]                                                          ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[13]                                                          ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[12]                                                          ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[11]                                                          ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[10]                                                          ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[9]                                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[8]                                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[7]                                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[6]                                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[5]                                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[4]                                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[3]                                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[2]                                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[1]                                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[0]                                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[31]~reg0                                                       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[30]~reg0                                                       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[29]~reg0                                                       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[28]~reg0                                                       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[27]~reg0                                                       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[26]~reg0                                                       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[25]~reg0                                                       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[24]~reg0                                                       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[23]~reg0                                                       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[22]~reg0                                                       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[21]~reg0                                                       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[20]~reg0                                                       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[19]~reg0                                                       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[18]~reg0                                                       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[17]~reg0                                                       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[16]~reg0                                                       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[15]~reg0                                                       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[14]~reg0                                                       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[13]~reg0                                                       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[12]~reg0                                                       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[11]~reg0                                                       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[10]~reg0                                                       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[9]~reg0                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[8]~reg0                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[7]~reg0                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[6]~reg0                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[5]~reg0                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[4]~reg0                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[3]~reg0                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[2]~reg0                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[1]~reg0                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[0]~reg0                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[3]                                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[2]                                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[1]                                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[0]                                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[3]~reg0                                                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[2]~reg0                                                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[1]~reg0                                                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[0]~reg0                                                          ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[1]                                                       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[0]~reg0                                                       ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[0]                                                       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[1]~reg0                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[0]~reg0                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_byteenable_d1[3]                                                          ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_byteenable_d1[2]                                                          ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_byteenable_d1[1]                                                          ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_byteenable_d1[0]                                                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[3]~reg0                                                       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[2]~reg0                                                       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[1]~reg0                                                       ;
+-------------------+-------+------+---------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_0:the_tPad_Starter_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                       ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                   ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_0:the_tPad_Starter_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                        ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                    ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_0:the_tPad_Starter_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                        ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                    ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_0:the_tPad_Starter_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                        ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                    ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_0:the_tPad_Starter_SOPC_clock_0|tPad_Starter_SOPC_clock_0_bit_pipe:endofpacket_bit_pipe ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                      ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; data_out                                                                                                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; data_out~reg0                                                                                                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; data_in_d1                                                                                                                              ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_1:the_tPad_Starter_SOPC_clock_1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                              ;
+-------------------+-------+------+---------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; master_address[3]                                                               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[2]                                                               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[1]                                                               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[0]                                                               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[1]                                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[0]                                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[2]                                                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[1]                                                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[0]                                                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[15]                                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[14]                                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[13]                                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[12]                                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[11]                                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[10]                                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[9]                                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[8]                                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[7]                                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[6]                                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[5]                                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[4]                                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[3]                                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[2]                                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[1]                                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[0]                                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[15]                                                          ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[14]                                                          ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[13]                                                          ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[12]                                                          ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[11]                                                          ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[10]                                                          ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[9]                                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[8]                                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[7]                                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[6]                                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[5]                                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[4]                                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[3]                                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[2]                                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[1]                                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[0]                                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[15]~reg0                                                       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[14]~reg0                                                       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[13]~reg0                                                       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[12]~reg0                                                       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[11]~reg0                                                       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[10]~reg0                                                       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[9]~reg0                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[8]~reg0                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[7]~reg0                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[6]~reg0                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[5]~reg0                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[4]~reg0                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[3]~reg0                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[2]~reg0                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[1]~reg0                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[0]~reg0                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[3]                                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[2]                                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[1]                                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[0]                                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[3]~reg0                                                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[2]~reg0                                                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[1]~reg0                                                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[0]~reg0                                                          ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[2]                                                       ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[1]                                                       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[0]~reg0                                                       ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[0]                                                       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[2]~reg0                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[1]~reg0                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[0]~reg0                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_byteenable_d1[1]                                                          ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_byteenable_d1[0]                                                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[1]~reg0                                                       ;
+-------------------+-------+------+---------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_1:the_tPad_Starter_SOPC_clock_1|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                       ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                   ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_1:the_tPad_Starter_SOPC_clock_1|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                        ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                    ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_1:the_tPad_Starter_SOPC_clock_1|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                        ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                    ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_1:the_tPad_Starter_SOPC_clock_1|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                        ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                    ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_1:the_tPad_Starter_SOPC_clock_1|tPad_Starter_SOPC_clock_1_bit_pipe:endofpacket_bit_pipe ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                      ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; data_out                                                                                                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; data_out~reg0                                                                                                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; data_in_d1                                                                                                                              ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tPad_Starter_SOPC:tPad_Starter_inst|tri_state_bridge_avalon_slave_arbitrator:the_tri_state_bridge_avalon_slave ;
+-----------------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                       ;
+-----------------------------+-------+------+------------------------------------------------------------------------------------------+
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_tri_state_bridge_data[7]                                                        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_tri_state_bridge_data[6]                                                        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_tri_state_bridge_data[5]                                                        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_tri_state_bridge_data[4]                                                        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_tri_state_bridge_data[3]                                                        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_tri_state_bridge_data[2]                                                        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_tri_state_bridge_data[1]                                                        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_tri_state_bridge_data[0]                                                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; read_n_to_the_cfi_flash                                                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; select_n_to_the_cfi_flash                                                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; tri_state_bridge_address[22]                                                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; tri_state_bridge_address[21]                                                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; tri_state_bridge_address[20]                                                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; tri_state_bridge_address[19]                                                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; tri_state_bridge_address[18]                                                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; tri_state_bridge_address[17]                                                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; tri_state_bridge_address[16]                                                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; tri_state_bridge_address[15]                                                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; tri_state_bridge_address[14]                                                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; tri_state_bridge_address[13]                                                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; tri_state_bridge_address[12]                                                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; tri_state_bridge_address[11]                                                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; tri_state_bridge_address[10]                                                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; tri_state_bridge_address[9]                                                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; tri_state_bridge_address[8]                                                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; tri_state_bridge_address[7]                                                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; tri_state_bridge_address[6]                                                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; tri_state_bridge_address[5]                                                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; tri_state_bridge_address[4]                                                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; tri_state_bridge_address[3]                                                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; tri_state_bridge_address[2]                                                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; tri_state_bridge_address[1]                                                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; tri_state_bridge_address[0]                                                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; write_n_to_the_cfi_flash                                                                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; select_n_to_the_cfi_flash~reg0                                                           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_tri_state_bridge_data[7]~reg0                                                   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_tri_state_bridge_data[6]~reg0                                                   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_tri_state_bridge_data[5]~reg0                                                   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_tri_state_bridge_data[4]~reg0                                                   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_tri_state_bridge_data[3]~reg0                                                   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_tri_state_bridge_data[2]~reg0                                                   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_tri_state_bridge_data[1]~reg0                                                   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_tri_state_bridge_data[0]~reg0                                                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_tri_state_bridge_data[7]                                                     ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_tri_state_bridge_data[6]                                                     ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_tri_state_bridge_data[5]                                                     ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_tri_state_bridge_data[4]                                                     ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_tri_state_bridge_data[3]                                                     ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_tri_state_bridge_data[2]                                                     ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_tri_state_bridge_data[1]                                                     ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_tri_state_bridge_data[0]                                                     ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; d1_in_a_write_cycle                                                                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; read_n_to_the_cfi_flash~reg0                                                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; write_n_to_the_cfi_flash~reg0                                                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; tri_state_bridge_address[22]~reg0                                                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; tri_state_bridge_address[21]~reg0                                                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; tri_state_bridge_address[20]~reg0                                                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; tri_state_bridge_address[19]~reg0                                                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; tri_state_bridge_address[18]~reg0                                                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; tri_state_bridge_address[17]~reg0                                                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; tri_state_bridge_address[16]~reg0                                                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; tri_state_bridge_address[15]~reg0                                                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; tri_state_bridge_address[14]~reg0                                                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; tri_state_bridge_address[13]~reg0                                                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; tri_state_bridge_address[12]~reg0                                                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; tri_state_bridge_address[11]~reg0                                                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; tri_state_bridge_address[10]~reg0                                                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; tri_state_bridge_address[9]~reg0                                                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; tri_state_bridge_address[8]~reg0                                                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; tri_state_bridge_address[7]~reg0                                                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; tri_state_bridge_address[6]~reg0                                                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; tri_state_bridge_address[5]~reg0                                                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; tri_state_bridge_address[4]~reg0                                                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; tri_state_bridge_address[3]~reg0                                                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; tri_state_bridge_address[2]~reg0                                                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; tri_state_bridge_address[1]~reg0                                                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; tri_state_bridge_address[0]~reg0                                                         ;
+-----------------------------+-------+------+------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_reset_clk_50_domain_synch_module:tPad_Starter_SOPC_reset_clk_50_domain_synch ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                     ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; data_out                                                                                                               ;
; PRESERVE_REGISTER ; ON    ; -    ; data_out~reg0                                                                                                          ;
; PRESERVE_REGISTER ; ON    ; -    ; data_in_d1                                                                                                             ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_reset_altpll_sys_domain_synch_module:tPad_Starter_SOPC_reset_altpll_sys_domain_synch ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                             ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; data_out                                                                                                                       ;
; PRESERVE_REGISTER ; ON    ; -    ; data_out~reg0                                                                                                                  ;
; PRESERVE_REGISTER ; ON    ; -    ; data_in_d1                                                                                                                     ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_reset_altpll_io_domain_synch_module:tPad_Starter_SOPC_reset_altpll_io_domain_synch ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                           ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; data_out                                                                                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; data_out~reg0                                                                                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; data_in_d1                                                                                                                   ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_reset_altpll_pclk_domain_synch_module:tPad_Starter_SOPC_reset_altpll_pclk_domain_synch ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                               ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; data_out                                                                                                                         ;
; PRESERVE_REGISTER ; ON    ; -    ; data_out~reg0                                                                                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; data_in_d1                                                                                                                       ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_reset_altpll_sdcard_domain_synch_module:tPad_Starter_SOPC_reset_altpll_sdcard_domain_synch ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                   ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; data_out                                                                                                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; data_out~reg0                                                                                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; data_in_d1                                                                                                                           ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_d4n:auto_generated|altsyncram_1961:altsyncram4 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|altshift_taps:desc_assembler_rtl_1|shift_taps_e4n:auto_generated|altsyncram_s1b1:altsyncram2 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|altshift_taps:desc_assembler_rtl_2|shift_taps_p5n:auto_generated|altsyncram_m1b1:altsyncram2 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo ;
+-------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                                                         ;
+-------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                                                                                                      ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                                                   ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                                                 ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                                               ;
; LPM_WIDTH               ; 50           ; Signed Integer                                                                                                                                               ;
; LPM_NUMWORDS            ; 32           ; Signed Integer                                                                                                                                               ;
; LPM_WIDTHU              ; 5            ; Signed Integer                                                                                                                                               ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                                                                      ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                                                                                                      ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                                                                                                      ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                                                      ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                                                      ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                                                                                                      ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                                                                                                      ;
; RDSYNC_DELAYPIPE        ; 5            ; Signed Integer                                                                                                                                               ;
; WRSYNC_DELAYPIPE        ; 5            ; Signed Integer                                                                                                                                               ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                                                                                                      ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                                                      ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                                                      ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                                                                                                      ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                                                                                                      ;
; CBXI_PARAMETER          ; dcfifo_ivf1  ; Untyped                                                                                                                                                      ;
+-------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo ;
+-------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                                                   ;
+-------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                                                                                                ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                                             ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                                           ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                                           ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                                         ;
; LPM_WIDTH               ; 33           ; Signed Integer                                                                                                                                         ;
; LPM_NUMWORDS            ; 256          ; Signed Integer                                                                                                                                         ;
; LPM_WIDTHU              ; 8            ; Signed Integer                                                                                                                                         ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                                                                ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                                                                                                ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                                                                                                ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                                                ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                                                ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                                                                                                ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                                                                                                ;
; RDSYNC_DELAYPIPE        ; 5            ; Signed Integer                                                                                                                                         ;
; WRSYNC_DELAYPIPE        ; 5            ; Signed Integer                                                                                                                                         ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                                                                                                ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                                                ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                                                ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                                                                                                ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                                                                                                ;
; CBXI_PARAMETER          ; dcfifo_75g1  ; Untyped                                                                                                                                                ;
+-------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo ;
+-------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                                                                     ;
+-------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                                                                                                                  ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                                                               ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                                                             ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                                                             ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                                                           ;
; LPM_WIDTH               ; 48           ; Signed Integer                                                                                                                                                           ;
; LPM_NUMWORDS            ; 32           ; Signed Integer                                                                                                                                                           ;
; LPM_WIDTHU              ; 5            ; Signed Integer                                                                                                                                                           ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                                                                                  ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                                                                                                                  ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                                                                                                                  ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                                                                  ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                                                                  ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                                                                                                                  ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                                                                                                                  ;
; RDSYNC_DELAYPIPE        ; 5            ; Signed Integer                                                                                                                                                           ;
; WRSYNC_DELAYPIPE        ; 5            ; Signed Integer                                                                                                                                                           ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                                                                                                                  ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                                                                  ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                                                                  ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                                                                                                                  ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                                                                                                                  ;
; CBXI_PARAMETER          ; dcfifo_00g1  ; Untyped                                                                                                                                                                  ;
+-------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo ;
+-------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                                                               ;
+-------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                                                                                                            ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                                                         ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                                                       ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                                                     ;
; LPM_WIDTH               ; 33           ; Signed Integer                                                                                                                                                     ;
; LPM_NUMWORDS            ; 512          ; Signed Integer                                                                                                                                                     ;
; LPM_WIDTHU              ; 9            ; Signed Integer                                                                                                                                                     ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                                                                            ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                                                                                                            ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                                                                                                            ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                                                            ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                                                            ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                                                                                                            ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                                                                                                            ;
; RDSYNC_DELAYPIPE        ; 5            ; Signed Integer                                                                                                                                                     ;
; WRSYNC_DELAYPIPE        ; 5            ; Signed Integer                                                                                                                                                     ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                                                                                                            ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                                                            ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                                                            ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                                                                                                            ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                                                                                                            ;
; CBXI_PARAMETER          ; dcfifo_45g1  ; Untyped                                                                                                                                                            ;
+-------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data ;
+----------------+--------+---------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                              ;
+----------------+--------+---------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                            ;
+----------------+--------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                      ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                   ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                            ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                            ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                   ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                            ;
; WIDTHAD_B                          ; 10                   ; Signed Integer                                                                            ;
; NUMWORDS_B                         ; 1024                 ; Signed Integer                                                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                   ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                   ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_cjd1      ; Untyped                                                                                   ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag ;
+----------------+--------------------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value              ; Type                                                                                ;
+----------------+--------------------+-------------------------------------------------------------------------------------+
; lpm_file       ; cpu_ic_tag_ram.mif ; String                                                                              ;
+----------------+--------------------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                    ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                 ;
; WIDTH_A                            ; 24                   ; Signed Integer                                                                          ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                                                          ;
; NUMWORDS_A                         ; 128                  ; Signed Integer                                                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_B                            ; 24                   ; Signed Integer                                                                          ;
; WIDTHAD_B                          ; 7                    ; Signed Integer                                                                          ;
; NUMWORDS_B                         ; 128                  ; Signed Integer                                                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; INIT_FILE                          ; cpu_ic_tag_ram.mif   ; Untyped                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                 ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_m5g1      ; Untyped                                                                                 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_bht_module:cpu_bht ;
+----------------+-----------------+----------------------------------------------------------------------------------+
; Parameter Name ; Value           ; Type                                                                             ;
+----------------+-----------------+----------------------------------------------------------------------------------+
; lpm_file       ; cpu_bht_ram.mif ; String                                                                           ;
+----------------+-----------------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                              ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                           ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                           ;
; WIDTH_A                            ; 2                    ; Signed Integer                                                                    ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                    ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                           ;
; WIDTH_B                            ; 2                    ; Signed Integer                                                                    ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                                                                    ;
; NUMWORDS_B                         ; 256                  ; Signed Integer                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                           ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                           ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                           ;
; INIT_FILE                          ; cpu_bht_ram.mif      ; Untyped                                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                           ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                           ;
; CBXI_PARAMETER                     ; altsyncram_bpf1      ; Untyped                                                                           ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a ;
+----------------+------------------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value            ; Type                                                                                                    ;
+----------------+------------------+---------------------------------------------------------------------------------------------------------+
; lpm_file       ; cpu_rf_ram_a.mif ; String                                                                                                  ;
+----------------+------------------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                      ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                   ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                            ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                            ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                   ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                            ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                            ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                   ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                   ;
; INIT_FILE                          ; cpu_rf_ram_a.mif     ; Untyped                                                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                   ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_b7f1      ; Untyped                                                                                                   ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b ;
+----------------+------------------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value            ; Type                                                                                                    ;
+----------------+------------------+---------------------------------------------------------------------------------------------------------+
; lpm_file       ; cpu_rf_ram_b.mif ; String                                                                                                  ;
+----------------+------------------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                      ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                   ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                            ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                            ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                   ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                            ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                            ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                   ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                   ;
; INIT_FILE                          ; cpu_rf_ram_b.mif     ; Untyped                                                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                   ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_c7f1      ; Untyped                                                                                                   ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag ;
+----------------+--------------------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value              ; Type                                                                                ;
+----------------+--------------------+-------------------------------------------------------------------------------------+
; lpm_file       ; cpu_dc_tag_ram.mif ; String                                                                              ;
+----------------+--------------------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                    ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                 ;
; WIDTH_A                            ; 19                   ; Signed Integer                                                                          ;
; WIDTHAD_A                          ; 6                    ; Signed Integer                                                                          ;
; NUMWORDS_A                         ; 64                   ; Signed Integer                                                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_B                            ; 19                   ; Signed Integer                                                                          ;
; WIDTHAD_B                          ; 6                    ; Signed Integer                                                                          ;
; NUMWORDS_B                         ; 64                   ; Signed Integer                                                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; INIT_FILE                          ; cpu_dc_tag_ram.mif   ; Untyped                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                 ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_bef1      ; Untyped                                                                                 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_dc_data_module:cpu_dc_data ;
+----------------+--------+---------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                              ;
+----------------+--------+---------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                            ;
+----------------+--------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_dc_data_module:cpu_dc_data|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                      ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                   ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                            ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                                            ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                   ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                            ;
; WIDTHAD_B                          ; 9                    ; Signed Integer                                                                            ;
; NUMWORDS_B                         ; 512                  ; Signed Integer                                                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                   ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                   ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                   ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_kdf1      ; Untyped                                                                                   ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim ;
+----------------+--------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                  ;
+----------------+--------+-------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                ;
+----------------+--------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                          ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                       ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                ;
; WIDTHAD_A                          ; 3                    ; Signed Integer                                                                                ;
; NUMWORDS_A                         ; 8                    ; Signed Integer                                                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                       ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                ;
; WIDTHAD_B                          ; 3                    ; Signed Integer                                                                                ;
; NUMWORDS_B                         ; 8                    ; Signed Integer                                                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                       ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_r3d1      ; Untyped                                                                                       ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1 ;
+---------------------------------------+-------------------+-----------------------------------------------------------------------------------------------------+
; Parameter Name                        ; Value             ; Type                                                                                                ;
+---------------------------------------+-------------------+-----------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                     ; ON                ; AUTO_CARRY                                                                                          ;
; IGNORE_CARRY_BUFFERS                  ; OFF               ; IGNORE_CARRY                                                                                        ;
; AUTO_CASCADE_CHAINS                   ; ON                ; AUTO_CASCADE                                                                                        ;
; IGNORE_CASCADE_BUFFERS                ; OFF               ; IGNORE_CASCADE                                                                                      ;
; ACCUM_DIRECTION                       ; ADD               ; Untyped                                                                                             ;
; ACCUM_SLOAD_ACLR                      ; ACLR3             ; Untyped                                                                                             ;
; ACCUM_SLOAD_PIPELINE_ACLR             ; ACLR3             ; Untyped                                                                                             ;
; ACCUM_SLOAD_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                                                                             ;
; ACCUM_SLOAD_REGISTER                  ; CLOCK0            ; Untyped                                                                                             ;
; ACCUMULATOR                           ; NO                ; Untyped                                                                                             ;
; ADDER1_ROUNDING                       ; NO                ; Untyped                                                                                             ;
; ADDER3_ROUNDING                       ; NO                ; Untyped                                                                                             ;
; ADDNSUB1_ROUND_ACLR                   ; ACLR3             ; Untyped                                                                                             ;
; ADDNSUB1_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                                                                             ;
; ADDNSUB1_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                                                                             ;
; ADDNSUB1_ROUND_REGISTER               ; CLOCK0            ; Untyped                                                                                             ;
; ADDNSUB3_ROUND_ACLR                   ; ACLR3             ; Untyped                                                                                             ;
; ADDNSUB3_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                                                                             ;
; ADDNSUB3_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                                                                             ;
; ADDNSUB3_ROUND_REGISTER               ; CLOCK0            ; Untyped                                                                                             ;
; ADDNSUB_MULTIPLIER_ACLR1              ; ACLR3             ; Untyped                                                                                             ;
; ADDNSUB_MULTIPLIER_ACLR3              ; ACLR3             ; Untyped                                                                                             ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR1     ; ACLR0             ; Untyped                                                                                             ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR3     ; ACLR3             ; Untyped                                                                                             ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1 ; CLOCK0            ; Untyped                                                                                             ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3 ; CLOCK0            ; Untyped                                                                                             ;
; ADDNSUB_MULTIPLIER_REGISTER1          ; UNREGISTERED      ; Untyped                                                                                             ;
; ADDNSUB_MULTIPLIER_REGISTER3          ; CLOCK0            ; Untyped                                                                                             ;
; CHAINOUT_ACLR                         ; ACLR3             ; Untyped                                                                                             ;
; CHAINOUT_ADDER                        ; NO                ; Untyped                                                                                             ;
; CHAINOUT_REGISTER                     ; CLOCK0            ; Untyped                                                                                             ;
; CHAINOUT_ROUND_ACLR                   ; ACLR3             ; Untyped                                                                                             ;
; CHAINOUT_ROUND_OUTPUT_ACLR            ; ACLR3             ; Untyped                                                                                             ;
; CHAINOUT_ROUND_OUTPUT_REGISTER        ; CLOCK0            ; Untyped                                                                                             ;
; CHAINOUT_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                                                                             ;
; CHAINOUT_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                                                                             ;
; CHAINOUT_ROUND_REGISTER               ; CLOCK0            ; Untyped                                                                                             ;
; CHAINOUT_ROUNDING                     ; NO                ; Untyped                                                                                             ;
; CHAINOUT_SATURATE_ACLR                ; ACLR3             ; Untyped                                                                                             ;
; CHAINOUT_SATURATE_OUTPUT_ACLR         ; ACLR3             ; Untyped                                                                                             ;
; CHAINOUT_SATURATE_OUTPUT_REGISTER     ; CLOCK0            ; Untyped                                                                                             ;
; CHAINOUT_SATURATE_PIPELINE_ACLR       ; ACLR3             ; Untyped                                                                                             ;
; CHAINOUT_SATURATE_PIPELINE_REGISTER   ; CLOCK0            ; Untyped                                                                                             ;
; CHAINOUT_SATURATE_REGISTER            ; CLOCK0            ; Untyped                                                                                             ;
; CHAINOUT_SATURATION                   ; NO                ; Untyped                                                                                             ;
; DEDICATED_MULTIPLIER_CIRCUITRY        ; YES               ; Untyped                                                                                             ;
; DSP_BLOCK_BALANCING                   ; AUTO              ; Untyped                                                                                             ;
; EXTRA_LATENCY                         ; 0                 ; Untyped                                                                                             ;
; INPUT_ACLR_A0                         ; ACLR3             ; Untyped                                                                                             ;
; INPUT_ACLR_A1                         ; ACLR3             ; Untyped                                                                                             ;
; INPUT_ACLR_A2                         ; ACLR3             ; Untyped                                                                                             ;
; INPUT_ACLR_A3                         ; ACLR3             ; Untyped                                                                                             ;
; INPUT_ACLR_B0                         ; ACLR3             ; Untyped                                                                                             ;
; INPUT_ACLR_B1                         ; ACLR3             ; Untyped                                                                                             ;
; INPUT_ACLR_B2                         ; ACLR3             ; Untyped                                                                                             ;
; INPUT_ACLR_B3                         ; ACLR3             ; Untyped                                                                                             ;
; INPUT_REGISTER_A0                     ; UNREGISTERED      ; Untyped                                                                                             ;
; INPUT_REGISTER_A1                     ; CLOCK0            ; Untyped                                                                                             ;
; INPUT_REGISTER_A2                     ; CLOCK0            ; Untyped                                                                                             ;
; INPUT_REGISTER_A3                     ; CLOCK0            ; Untyped                                                                                             ;
; INPUT_REGISTER_B0                     ; UNREGISTERED      ; Untyped                                                                                             ;
; INPUT_REGISTER_B1                     ; CLOCK0            ; Untyped                                                                                             ;
; INPUT_REGISTER_B2                     ; CLOCK0            ; Untyped                                                                                             ;
; INPUT_REGISTER_B3                     ; CLOCK0            ; Untyped                                                                                             ;
; INPUT_SOURCE_A0                       ; DATAA             ; Untyped                                                                                             ;
; INPUT_SOURCE_A1                       ; DATAA             ; Untyped                                                                                             ;
; INPUT_SOURCE_A2                       ; DATAA             ; Untyped                                                                                             ;
; INPUT_SOURCE_A3                       ; DATAA             ; Untyped                                                                                             ;
; INPUT_SOURCE_B0                       ; DATAB             ; Untyped                                                                                             ;
; INPUT_SOURCE_B1                       ; DATAB             ; Untyped                                                                                             ;
; INPUT_SOURCE_B2                       ; DATAB             ; Untyped                                                                                             ;
; INPUT_SOURCE_B3                       ; DATAB             ; Untyped                                                                                             ;
; MULT01_ROUND_ACLR                     ; ACLR3             ; Untyped                                                                                             ;
; MULT01_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                                                                             ;
; MULT01_SATURATION_ACLR                ; ACLR2             ; Untyped                                                                                             ;
; MULT01_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                                                                             ;
; MULT23_ROUND_ACLR                     ; ACLR3             ; Untyped                                                                                             ;
; MULT23_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                                                                             ;
; MULT23_SATURATION_ACLR                ; ACLR3             ; Untyped                                                                                             ;
; MULT23_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                                                                             ;
; MULTIPLIER01_ROUNDING                 ; NO                ; Untyped                                                                                             ;
; MULTIPLIER01_SATURATION               ; NO                ; Untyped                                                                                             ;
; MULTIPLIER1_DIRECTION                 ; ADD               ; Untyped                                                                                             ;
; MULTIPLIER23_ROUNDING                 ; NO                ; Untyped                                                                                             ;
; MULTIPLIER23_SATURATION               ; NO                ; Untyped                                                                                             ;
; MULTIPLIER3_DIRECTION                 ; ADD               ; Untyped                                                                                             ;
; MULTIPLIER_ACLR0                      ; ACLR0             ; Untyped                                                                                             ;
; MULTIPLIER_ACLR1                      ; ACLR3             ; Untyped                                                                                             ;
; MULTIPLIER_ACLR2                      ; ACLR3             ; Untyped                                                                                             ;
; MULTIPLIER_ACLR3                      ; ACLR3             ; Untyped                                                                                             ;
; MULTIPLIER_REGISTER0                  ; CLOCK0            ; Untyped                                                                                             ;
; MULTIPLIER_REGISTER1                  ; CLOCK0            ; Untyped                                                                                             ;
; MULTIPLIER_REGISTER2                  ; CLOCK0            ; Untyped                                                                                             ;
; MULTIPLIER_REGISTER3                  ; CLOCK0            ; Untyped                                                                                             ;
; NUMBER_OF_MULTIPLIERS                 ; 1                 ; Signed Integer                                                                                      ;
; OUTPUT_ACLR                           ; ACLR3             ; Untyped                                                                                             ;
; OUTPUT_REGISTER                       ; UNREGISTERED      ; Untyped                                                                                             ;
; OUTPUT_ROUND_ACLR                     ; ACLR3             ; Untyped                                                                                             ;
; OUTPUT_ROUND_PIPELINE_ACLR            ; ACLR3             ; Untyped                                                                                             ;
; OUTPUT_ROUND_PIPELINE_REGISTER        ; CLOCK0            ; Untyped                                                                                             ;
; OUTPUT_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                                                                             ;
; OUTPUT_ROUND_TYPE                     ; NEAREST_INTEGER   ; Untyped                                                                                             ;
; OUTPUT_ROUNDING                       ; NO                ; Untyped                                                                                             ;
; OUTPUT_SATURATE_ACLR                  ; ACLR3             ; Untyped                                                                                             ;
; OUTPUT_SATURATE_PIPELINE_ACLR         ; ACLR3             ; Untyped                                                                                             ;
; OUTPUT_SATURATE_PIPELINE_REGISTER     ; CLOCK0            ; Untyped                                                                                             ;
; OUTPUT_SATURATE_REGISTER              ; CLOCK0            ; Untyped                                                                                             ;
; OUTPUT_SATURATE_TYPE                  ; ASYMMETRIC        ; Untyped                                                                                             ;
; OUTPUT_SATURATION                     ; NO                ; Untyped                                                                                             ;
; port_addnsub1                         ; PORT_UNUSED       ; Untyped                                                                                             ;
; port_addnsub3                         ; PORT_CONNECTIVITY ; Untyped                                                                                             ;
; PORT_CHAINOUT_SAT_IS_OVERFLOW         ; PORT_UNUSED       ; Untyped                                                                                             ;
; PORT_MULT0_IS_SATURATED               ; UNUSED            ; Untyped                                                                                             ;
; PORT_MULT1_IS_SATURATED               ; UNUSED            ; Untyped                                                                                             ;
; PORT_MULT2_IS_SATURATED               ; UNUSED            ; Untyped                                                                                             ;
; PORT_MULT3_IS_SATURATED               ; UNUSED            ; Untyped                                                                                             ;
; PORT_OUTPUT_IS_OVERFLOW               ; PORT_UNUSED       ; Untyped                                                                                             ;
; port_signa                            ; PORT_UNUSED       ; Untyped                                                                                             ;
; port_signb                            ; PORT_UNUSED       ; Untyped                                                                                             ;
; REPRESENTATION_A                      ; UNSIGNED          ; Untyped                                                                                             ;
; REPRESENTATION_B                      ; UNSIGNED          ; Untyped                                                                                             ;
; ROTATE_ACLR                           ; ACLR3             ; Untyped                                                                                             ;
; ROTATE_OUTPUT_ACLR                    ; ACLR3             ; Untyped                                                                                             ;
; ROTATE_OUTPUT_REGISTER                ; CLOCK0            ; Untyped                                                                                             ;
; ROTATE_PIPELINE_ACLR                  ; ACLR3             ; Untyped                                                                                             ;
; ROTATE_PIPELINE_REGISTER              ; CLOCK0            ; Untyped                                                                                             ;
; ROTATE_REGISTER                       ; CLOCK0            ; Untyped                                                                                             ;
; WIDTH_MSB                             ; 17                ; Untyped                                                                                             ;
; WIDTH_SATURATE_SIGN                   ; 1                 ; Untyped                                                                                             ;
; SCANOUTA_ACLR                         ; ACLR3             ; Untyped                                                                                             ;
; SCANOUTA_REGISTER                     ; UNREGISTERED      ; Untyped                                                                                             ;
; SHIFT_MODE                            ; NO                ; Untyped                                                                                             ;
; SHIFT_RIGHT_ACLR                      ; ACLR3             ; Untyped                                                                                             ;
; SHIFT_RIGHT_OUTPUT_ACLR               ; ACLR3             ; Untyped                                                                                             ;
; SHIFT_RIGHT_OUTPUT_REGISTER           ; CLOCK0            ; Untyped                                                                                             ;
; SHIFT_RIGHT_PIPELINE_ACLR             ; ACLR3             ; Untyped                                                                                             ;
; SHIFT_RIGHT_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                                                                             ;
; SHIFT_RIGHT_REGISTER                  ; CLOCK0            ; Untyped                                                                                             ;
; SIGNED_ACLR_A                         ; ACLR3             ; Untyped                                                                                             ;
; SIGNED_ACLR_B                         ; ACLR3             ; Untyped                                                                                             ;
; SIGNED_PIPELINE_ACLR_A                ; ACLR0             ; Untyped                                                                                             ;
; SIGNED_PIPELINE_ACLR_B                ; ACLR0             ; Untyped                                                                                             ;
; SIGNED_PIPELINE_REGISTER_A            ; CLOCK0            ; Untyped                                                                                             ;
; SIGNED_PIPELINE_REGISTER_B            ; CLOCK0            ; Untyped                                                                                             ;
; SIGNED_REGISTER_A                     ; UNREGISTERED      ; Untyped                                                                                             ;
; SIGNED_REGISTER_B                     ; UNREGISTERED      ; Untyped                                                                                             ;
; WIDTH_A                               ; 16                ; Signed Integer                                                                                      ;
; WIDTH_B                               ; 16                ; Signed Integer                                                                                      ;
; WIDTH_CHAININ                         ; 1                 ; Untyped                                                                                             ;
; WIDTH_RESULT                          ; 32                ; Signed Integer                                                                                      ;
; ZERO_CHAINOUT_OUTPUT_ACLR             ; ACLR3             ; Untyped                                                                                             ;
; ZERO_CHAINOUT_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                                                                             ;
; ZERO_LOOPBACK_ACLR                    ; ACLR3             ; Untyped                                                                                             ;
; ZERO_LOOPBACK_OUTPUT_ACLR             ; ACLR3             ; Untyped                                                                                             ;
; ZERO_LOOPBACK_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                                                                             ;
; ZERO_LOOPBACK_PIPELINE_ACLR           ; ACLR3             ; Untyped                                                                                             ;
; ZERO_LOOPBACK_PIPELINE_REGISTER       ; CLOCK0            ; Untyped                                                                                             ;
; ZERO_LOOPBACK_REGISTER                ; CLOCK0            ; Untyped                                                                                             ;
; CBXI_PARAMETER                        ; mult_add_mgr2     ; Untyped                                                                                             ;
; DEVICE_FAMILY                         ; Cyclone IV E      ; Untyped                                                                                             ;
; WIDTH_C                               ; 22                ; Untyped                                                                                             ;
; LOADCONST_VALUE                       ; 64                ; Untyped                                                                                             ;
; PREADDER_MODE                         ; SIMPLE            ; Untyped                                                                                             ;
; PREADDER_DIRECTION_0                  ; ADD               ; Untyped                                                                                             ;
; PREADDER_DIRECTION_1                  ; ADD               ; Untyped                                                                                             ;
; PREADDER_DIRECTION_2                  ; ADD               ; Untyped                                                                                             ;
; PREADDER_DIRECTION_3                  ; ADD               ; Untyped                                                                                             ;
; INPUT_REGISTER_C0                     ; CLOCK0            ; Untyped                                                                                             ;
; INPUT_ACLR_C0                         ; ACLR0             ; Untyped                                                                                             ;
; COEFSEL0_REGISTER                     ; CLOCK0            ; Untyped                                                                                             ;
; COEFSEL1_REGISTER                     ; CLOCK0            ; Untyped                                                                                             ;
; COEFSEL2_REGISTER                     ; CLOCK0            ; Untyped                                                                                             ;
; COEFSEL3_REGISTER                     ; CLOCK0            ; Untyped                                                                                             ;
; COEFSEL0_ACLR                         ; ACLR0             ; Untyped                                                                                             ;
; COEFSEL1_ACLR                         ; ACLR0             ; Untyped                                                                                             ;
; COEFSEL2_ACLR                         ; ACLR0             ; Untyped                                                                                             ;
; COEFSEL3_ACLR                         ; ACLR0             ; Untyped                                                                                             ;
; SYSTOLIC_DELAY1                       ; CLOCK0            ; Untyped                                                                                             ;
; SYSTOLIC_DELAY3                       ; CLOCK0            ; Untyped                                                                                             ;
; SYSTOLIC_ACLR1                        ; ACLR0             ; Untyped                                                                                             ;
; SYSTOLIC_ACLR3                        ; ACLR0             ; Untyped                                                                                             ;
; COEF0_0                               ; 0                 ; Untyped                                                                                             ;
; COEF0_1                               ; 0                 ; Untyped                                                                                             ;
; COEF0_2                               ; 0                 ; Untyped                                                                                             ;
; COEF0_3                               ; 0                 ; Untyped                                                                                             ;
; COEF0_4                               ; 0                 ; Untyped                                                                                             ;
; COEF0_5                               ; 0                 ; Untyped                                                                                             ;
; COEF0_6                               ; 0                 ; Untyped                                                                                             ;
; COEF0_7                               ; 0                 ; Untyped                                                                                             ;
; COEF1_0                               ; 0                 ; Untyped                                                                                             ;
; COEF1_1                               ; 0                 ; Untyped                                                                                             ;
; COEF1_2                               ; 0                 ; Untyped                                                                                             ;
; COEF1_3                               ; 0                 ; Untyped                                                                                             ;
; COEF1_4                               ; 0                 ; Untyped                                                                                             ;
; COEF1_5                               ; 0                 ; Untyped                                                                                             ;
; COEF1_6                               ; 0                 ; Untyped                                                                                             ;
; COEF1_7                               ; 0                 ; Untyped                                                                                             ;
; COEF2_0                               ; 0                 ; Untyped                                                                                             ;
; COEF2_1                               ; 0                 ; Untyped                                                                                             ;
; COEF2_2                               ; 0                 ; Untyped                                                                                             ;
; COEF2_3                               ; 0                 ; Untyped                                                                                             ;
; COEF2_4                               ; 0                 ; Untyped                                                                                             ;
; COEF2_5                               ; 0                 ; Untyped                                                                                             ;
; COEF2_6                               ; 0                 ; Untyped                                                                                             ;
; COEF2_7                               ; 0                 ; Untyped                                                                                             ;
; COEF3_0                               ; 0                 ; Untyped                                                                                             ;
; COEF3_1                               ; 0                 ; Untyped                                                                                             ;
; COEF3_2                               ; 0                 ; Untyped                                                                                             ;
; COEF3_3                               ; 0                 ; Untyped                                                                                             ;
; COEF3_4                               ; 0                 ; Untyped                                                                                             ;
; COEF3_5                               ; 0                 ; Untyped                                                                                             ;
; COEF3_6                               ; 0                 ; Untyped                                                                                             ;
; COEF3_7                               ; 0                 ; Untyped                                                                                             ;
; WIDTH_COEF                            ; 18                ; Untyped                                                                                             ;
+---------------------------------------+-------------------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2 ;
+---------------------------------------+-------------------+-----------------------------------------------------------------------------------------------------+
; Parameter Name                        ; Value             ; Type                                                                                                ;
+---------------------------------------+-------------------+-----------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                     ; ON                ; AUTO_CARRY                                                                                          ;
; IGNORE_CARRY_BUFFERS                  ; OFF               ; IGNORE_CARRY                                                                                        ;
; AUTO_CASCADE_CHAINS                   ; ON                ; AUTO_CASCADE                                                                                        ;
; IGNORE_CASCADE_BUFFERS                ; OFF               ; IGNORE_CASCADE                                                                                      ;
; ACCUM_DIRECTION                       ; ADD               ; Untyped                                                                                             ;
; ACCUM_SLOAD_ACLR                      ; ACLR3             ; Untyped                                                                                             ;
; ACCUM_SLOAD_PIPELINE_ACLR             ; ACLR3             ; Untyped                                                                                             ;
; ACCUM_SLOAD_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                                                                             ;
; ACCUM_SLOAD_REGISTER                  ; CLOCK0            ; Untyped                                                                                             ;
; ACCUMULATOR                           ; NO                ; Untyped                                                                                             ;
; ADDER1_ROUNDING                       ; NO                ; Untyped                                                                                             ;
; ADDER3_ROUNDING                       ; NO                ; Untyped                                                                                             ;
; ADDNSUB1_ROUND_ACLR                   ; ACLR3             ; Untyped                                                                                             ;
; ADDNSUB1_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                                                                             ;
; ADDNSUB1_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                                                                             ;
; ADDNSUB1_ROUND_REGISTER               ; CLOCK0            ; Untyped                                                                                             ;
; ADDNSUB3_ROUND_ACLR                   ; ACLR3             ; Untyped                                                                                             ;
; ADDNSUB3_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                                                                             ;
; ADDNSUB3_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                                                                             ;
; ADDNSUB3_ROUND_REGISTER               ; CLOCK0            ; Untyped                                                                                             ;
; ADDNSUB_MULTIPLIER_ACLR1              ; ACLR3             ; Untyped                                                                                             ;
; ADDNSUB_MULTIPLIER_ACLR3              ; ACLR3             ; Untyped                                                                                             ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR1     ; ACLR0             ; Untyped                                                                                             ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR3     ; ACLR3             ; Untyped                                                                                             ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1 ; CLOCK0            ; Untyped                                                                                             ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3 ; CLOCK0            ; Untyped                                                                                             ;
; ADDNSUB_MULTIPLIER_REGISTER1          ; UNREGISTERED      ; Untyped                                                                                             ;
; ADDNSUB_MULTIPLIER_REGISTER3          ; CLOCK0            ; Untyped                                                                                             ;
; CHAINOUT_ACLR                         ; ACLR3             ; Untyped                                                                                             ;
; CHAINOUT_ADDER                        ; NO                ; Untyped                                                                                             ;
; CHAINOUT_REGISTER                     ; CLOCK0            ; Untyped                                                                                             ;
; CHAINOUT_ROUND_ACLR                   ; ACLR3             ; Untyped                                                                                             ;
; CHAINOUT_ROUND_OUTPUT_ACLR            ; ACLR3             ; Untyped                                                                                             ;
; CHAINOUT_ROUND_OUTPUT_REGISTER        ; CLOCK0            ; Untyped                                                                                             ;
; CHAINOUT_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                                                                             ;
; CHAINOUT_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                                                                             ;
; CHAINOUT_ROUND_REGISTER               ; CLOCK0            ; Untyped                                                                                             ;
; CHAINOUT_ROUNDING                     ; NO                ; Untyped                                                                                             ;
; CHAINOUT_SATURATE_ACLR                ; ACLR3             ; Untyped                                                                                             ;
; CHAINOUT_SATURATE_OUTPUT_ACLR         ; ACLR3             ; Untyped                                                                                             ;
; CHAINOUT_SATURATE_OUTPUT_REGISTER     ; CLOCK0            ; Untyped                                                                                             ;
; CHAINOUT_SATURATE_PIPELINE_ACLR       ; ACLR3             ; Untyped                                                                                             ;
; CHAINOUT_SATURATE_PIPELINE_REGISTER   ; CLOCK0            ; Untyped                                                                                             ;
; CHAINOUT_SATURATE_REGISTER            ; CLOCK0            ; Untyped                                                                                             ;
; CHAINOUT_SATURATION                   ; NO                ; Untyped                                                                                             ;
; DEDICATED_MULTIPLIER_CIRCUITRY        ; YES               ; Untyped                                                                                             ;
; DSP_BLOCK_BALANCING                   ; AUTO              ; Untyped                                                                                             ;
; EXTRA_LATENCY                         ; 0                 ; Untyped                                                                                             ;
; INPUT_ACLR_A0                         ; ACLR3             ; Untyped                                                                                             ;
; INPUT_ACLR_A1                         ; ACLR3             ; Untyped                                                                                             ;
; INPUT_ACLR_A2                         ; ACLR3             ; Untyped                                                                                             ;
; INPUT_ACLR_A3                         ; ACLR3             ; Untyped                                                                                             ;
; INPUT_ACLR_B0                         ; ACLR3             ; Untyped                                                                                             ;
; INPUT_ACLR_B1                         ; ACLR3             ; Untyped                                                                                             ;
; INPUT_ACLR_B2                         ; ACLR3             ; Untyped                                                                                             ;
; INPUT_ACLR_B3                         ; ACLR3             ; Untyped                                                                                             ;
; INPUT_REGISTER_A0                     ; UNREGISTERED      ; Untyped                                                                                             ;
; INPUT_REGISTER_A1                     ; CLOCK0            ; Untyped                                                                                             ;
; INPUT_REGISTER_A2                     ; CLOCK0            ; Untyped                                                                                             ;
; INPUT_REGISTER_A3                     ; CLOCK0            ; Untyped                                                                                             ;
; INPUT_REGISTER_B0                     ; UNREGISTERED      ; Untyped                                                                                             ;
; INPUT_REGISTER_B1                     ; CLOCK0            ; Untyped                                                                                             ;
; INPUT_REGISTER_B2                     ; CLOCK0            ; Untyped                                                                                             ;
; INPUT_REGISTER_B3                     ; CLOCK0            ; Untyped                                                                                             ;
; INPUT_SOURCE_A0                       ; DATAA             ; Untyped                                                                                             ;
; INPUT_SOURCE_A1                       ; DATAA             ; Untyped                                                                                             ;
; INPUT_SOURCE_A2                       ; DATAA             ; Untyped                                                                                             ;
; INPUT_SOURCE_A3                       ; DATAA             ; Untyped                                                                                             ;
; INPUT_SOURCE_B0                       ; DATAB             ; Untyped                                                                                             ;
; INPUT_SOURCE_B1                       ; DATAB             ; Untyped                                                                                             ;
; INPUT_SOURCE_B2                       ; DATAB             ; Untyped                                                                                             ;
; INPUT_SOURCE_B3                       ; DATAB             ; Untyped                                                                                             ;
; MULT01_ROUND_ACLR                     ; ACLR3             ; Untyped                                                                                             ;
; MULT01_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                                                                             ;
; MULT01_SATURATION_ACLR                ; ACLR2             ; Untyped                                                                                             ;
; MULT01_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                                                                             ;
; MULT23_ROUND_ACLR                     ; ACLR3             ; Untyped                                                                                             ;
; MULT23_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                                                                             ;
; MULT23_SATURATION_ACLR                ; ACLR3             ; Untyped                                                                                             ;
; MULT23_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                                                                             ;
; MULTIPLIER01_ROUNDING                 ; NO                ; Untyped                                                                                             ;
; MULTIPLIER01_SATURATION               ; NO                ; Untyped                                                                                             ;
; MULTIPLIER1_DIRECTION                 ; ADD               ; Untyped                                                                                             ;
; MULTIPLIER23_ROUNDING                 ; NO                ; Untyped                                                                                             ;
; MULTIPLIER23_SATURATION               ; NO                ; Untyped                                                                                             ;
; MULTIPLIER3_DIRECTION                 ; ADD               ; Untyped                                                                                             ;
; MULTIPLIER_ACLR0                      ; ACLR0             ; Untyped                                                                                             ;
; MULTIPLIER_ACLR1                      ; ACLR3             ; Untyped                                                                                             ;
; MULTIPLIER_ACLR2                      ; ACLR3             ; Untyped                                                                                             ;
; MULTIPLIER_ACLR3                      ; ACLR3             ; Untyped                                                                                             ;
; MULTIPLIER_REGISTER0                  ; CLOCK0            ; Untyped                                                                                             ;
; MULTIPLIER_REGISTER1                  ; CLOCK0            ; Untyped                                                                                             ;
; MULTIPLIER_REGISTER2                  ; CLOCK0            ; Untyped                                                                                             ;
; MULTIPLIER_REGISTER3                  ; CLOCK0            ; Untyped                                                                                             ;
; NUMBER_OF_MULTIPLIERS                 ; 1                 ; Signed Integer                                                                                      ;
; OUTPUT_ACLR                           ; ACLR3             ; Untyped                                                                                             ;
; OUTPUT_REGISTER                       ; UNREGISTERED      ; Untyped                                                                                             ;
; OUTPUT_ROUND_ACLR                     ; ACLR3             ; Untyped                                                                                             ;
; OUTPUT_ROUND_PIPELINE_ACLR            ; ACLR3             ; Untyped                                                                                             ;
; OUTPUT_ROUND_PIPELINE_REGISTER        ; CLOCK0            ; Untyped                                                                                             ;
; OUTPUT_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                                                                             ;
; OUTPUT_ROUND_TYPE                     ; NEAREST_INTEGER   ; Untyped                                                                                             ;
; OUTPUT_ROUNDING                       ; NO                ; Untyped                                                                                             ;
; OUTPUT_SATURATE_ACLR                  ; ACLR3             ; Untyped                                                                                             ;
; OUTPUT_SATURATE_PIPELINE_ACLR         ; ACLR3             ; Untyped                                                                                             ;
; OUTPUT_SATURATE_PIPELINE_REGISTER     ; CLOCK0            ; Untyped                                                                                             ;
; OUTPUT_SATURATE_REGISTER              ; CLOCK0            ; Untyped                                                                                             ;
; OUTPUT_SATURATE_TYPE                  ; ASYMMETRIC        ; Untyped                                                                                             ;
; OUTPUT_SATURATION                     ; NO                ; Untyped                                                                                             ;
; port_addnsub1                         ; PORT_UNUSED       ; Untyped                                                                                             ;
; port_addnsub3                         ; PORT_CONNECTIVITY ; Untyped                                                                                             ;
; PORT_CHAINOUT_SAT_IS_OVERFLOW         ; PORT_UNUSED       ; Untyped                                                                                             ;
; PORT_MULT0_IS_SATURATED               ; UNUSED            ; Untyped                                                                                             ;
; PORT_MULT1_IS_SATURATED               ; UNUSED            ; Untyped                                                                                             ;
; PORT_MULT2_IS_SATURATED               ; UNUSED            ; Untyped                                                                                             ;
; PORT_MULT3_IS_SATURATED               ; UNUSED            ; Untyped                                                                                             ;
; PORT_OUTPUT_IS_OVERFLOW               ; PORT_UNUSED       ; Untyped                                                                                             ;
; port_signa                            ; PORT_UNUSED       ; Untyped                                                                                             ;
; port_signb                            ; PORT_UNUSED       ; Untyped                                                                                             ;
; REPRESENTATION_A                      ; UNSIGNED          ; Untyped                                                                                             ;
; REPRESENTATION_B                      ; UNSIGNED          ; Untyped                                                                                             ;
; ROTATE_ACLR                           ; ACLR3             ; Untyped                                                                                             ;
; ROTATE_OUTPUT_ACLR                    ; ACLR3             ; Untyped                                                                                             ;
; ROTATE_OUTPUT_REGISTER                ; CLOCK0            ; Untyped                                                                                             ;
; ROTATE_PIPELINE_ACLR                  ; ACLR3             ; Untyped                                                                                             ;
; ROTATE_PIPELINE_REGISTER              ; CLOCK0            ; Untyped                                                                                             ;
; ROTATE_REGISTER                       ; CLOCK0            ; Untyped                                                                                             ;
; WIDTH_MSB                             ; 17                ; Untyped                                                                                             ;
; WIDTH_SATURATE_SIGN                   ; 1                 ; Untyped                                                                                             ;
; SCANOUTA_ACLR                         ; ACLR3             ; Untyped                                                                                             ;
; SCANOUTA_REGISTER                     ; UNREGISTERED      ; Untyped                                                                                             ;
; SHIFT_MODE                            ; NO                ; Untyped                                                                                             ;
; SHIFT_RIGHT_ACLR                      ; ACLR3             ; Untyped                                                                                             ;
; SHIFT_RIGHT_OUTPUT_ACLR               ; ACLR3             ; Untyped                                                                                             ;
; SHIFT_RIGHT_OUTPUT_REGISTER           ; CLOCK0            ; Untyped                                                                                             ;
; SHIFT_RIGHT_PIPELINE_ACLR             ; ACLR3             ; Untyped                                                                                             ;
; SHIFT_RIGHT_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                                                                             ;
; SHIFT_RIGHT_REGISTER                  ; CLOCK0            ; Untyped                                                                                             ;
; SIGNED_ACLR_A                         ; ACLR3             ; Untyped                                                                                             ;
; SIGNED_ACLR_B                         ; ACLR3             ; Untyped                                                                                             ;
; SIGNED_PIPELINE_ACLR_A                ; ACLR0             ; Untyped                                                                                             ;
; SIGNED_PIPELINE_ACLR_B                ; ACLR0             ; Untyped                                                                                             ;
; SIGNED_PIPELINE_REGISTER_A            ; CLOCK0            ; Untyped                                                                                             ;
; SIGNED_PIPELINE_REGISTER_B            ; CLOCK0            ; Untyped                                                                                             ;
; SIGNED_REGISTER_A                     ; UNREGISTERED      ; Untyped                                                                                             ;
; SIGNED_REGISTER_B                     ; UNREGISTERED      ; Untyped                                                                                             ;
; WIDTH_A                               ; 16                ; Signed Integer                                                                                      ;
; WIDTH_B                               ; 16                ; Signed Integer                                                                                      ;
; WIDTH_CHAININ                         ; 1                 ; Untyped                                                                                             ;
; WIDTH_RESULT                          ; 16                ; Signed Integer                                                                                      ;
; ZERO_CHAINOUT_OUTPUT_ACLR             ; ACLR3             ; Untyped                                                                                             ;
; ZERO_CHAINOUT_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                                                                             ;
; ZERO_LOOPBACK_ACLR                    ; ACLR3             ; Untyped                                                                                             ;
; ZERO_LOOPBACK_OUTPUT_ACLR             ; ACLR3             ; Untyped                                                                                             ;
; ZERO_LOOPBACK_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                                                                             ;
; ZERO_LOOPBACK_PIPELINE_ACLR           ; ACLR3             ; Untyped                                                                                             ;
; ZERO_LOOPBACK_PIPELINE_REGISTER       ; CLOCK0            ; Untyped                                                                                             ;
; ZERO_LOOPBACK_REGISTER                ; CLOCK0            ; Untyped                                                                                             ;
; CBXI_PARAMETER                        ; mult_add_ogr2     ; Untyped                                                                                             ;
; DEVICE_FAMILY                         ; Cyclone IV E      ; Untyped                                                                                             ;
; WIDTH_C                               ; 22                ; Untyped                                                                                             ;
; LOADCONST_VALUE                       ; 64                ; Untyped                                                                                             ;
; PREADDER_MODE                         ; SIMPLE            ; Untyped                                                                                             ;
; PREADDER_DIRECTION_0                  ; ADD               ; Untyped                                                                                             ;
; PREADDER_DIRECTION_1                  ; ADD               ; Untyped                                                                                             ;
; PREADDER_DIRECTION_2                  ; ADD               ; Untyped                                                                                             ;
; PREADDER_DIRECTION_3                  ; ADD               ; Untyped                                                                                             ;
; INPUT_REGISTER_C0                     ; CLOCK0            ; Untyped                                                                                             ;
; INPUT_ACLR_C0                         ; ACLR0             ; Untyped                                                                                             ;
; COEFSEL0_REGISTER                     ; CLOCK0            ; Untyped                                                                                             ;
; COEFSEL1_REGISTER                     ; CLOCK0            ; Untyped                                                                                             ;
; COEFSEL2_REGISTER                     ; CLOCK0            ; Untyped                                                                                             ;
; COEFSEL3_REGISTER                     ; CLOCK0            ; Untyped                                                                                             ;
; COEFSEL0_ACLR                         ; ACLR0             ; Untyped                                                                                             ;
; COEFSEL1_ACLR                         ; ACLR0             ; Untyped                                                                                             ;
; COEFSEL2_ACLR                         ; ACLR0             ; Untyped                                                                                             ;
; COEFSEL3_ACLR                         ; ACLR0             ; Untyped                                                                                             ;
; SYSTOLIC_DELAY1                       ; CLOCK0            ; Untyped                                                                                             ;
; SYSTOLIC_DELAY3                       ; CLOCK0            ; Untyped                                                                                             ;
; SYSTOLIC_ACLR1                        ; ACLR0             ; Untyped                                                                                             ;
; SYSTOLIC_ACLR3                        ; ACLR0             ; Untyped                                                                                             ;
; COEF0_0                               ; 0                 ; Untyped                                                                                             ;
; COEF0_1                               ; 0                 ; Untyped                                                                                             ;
; COEF0_2                               ; 0                 ; Untyped                                                                                             ;
; COEF0_3                               ; 0                 ; Untyped                                                                                             ;
; COEF0_4                               ; 0                 ; Untyped                                                                                             ;
; COEF0_5                               ; 0                 ; Untyped                                                                                             ;
; COEF0_6                               ; 0                 ; Untyped                                                                                             ;
; COEF0_7                               ; 0                 ; Untyped                                                                                             ;
; COEF1_0                               ; 0                 ; Untyped                                                                                             ;
; COEF1_1                               ; 0                 ; Untyped                                                                                             ;
; COEF1_2                               ; 0                 ; Untyped                                                                                             ;
; COEF1_3                               ; 0                 ; Untyped                                                                                             ;
; COEF1_4                               ; 0                 ; Untyped                                                                                             ;
; COEF1_5                               ; 0                 ; Untyped                                                                                             ;
; COEF1_6                               ; 0                 ; Untyped                                                                                             ;
; COEF1_7                               ; 0                 ; Untyped                                                                                             ;
; COEF2_0                               ; 0                 ; Untyped                                                                                             ;
; COEF2_1                               ; 0                 ; Untyped                                                                                             ;
; COEF2_2                               ; 0                 ; Untyped                                                                                             ;
; COEF2_3                               ; 0                 ; Untyped                                                                                             ;
; COEF2_4                               ; 0                 ; Untyped                                                                                             ;
; COEF2_5                               ; 0                 ; Untyped                                                                                             ;
; COEF2_6                               ; 0                 ; Untyped                                                                                             ;
; COEF2_7                               ; 0                 ; Untyped                                                                                             ;
; COEF3_0                               ; 0                 ; Untyped                                                                                             ;
; COEF3_1                               ; 0                 ; Untyped                                                                                             ;
; COEF3_2                               ; 0                 ; Untyped                                                                                             ;
; COEF3_3                               ; 0                 ; Untyped                                                                                             ;
; COEF3_4                               ; 0                 ; Untyped                                                                                             ;
; COEF3_5                               ; 0                 ; Untyped                                                                                             ;
; COEF3_6                               ; 0                 ; Untyped                                                                                             ;
; COEF3_7                               ; 0                 ; Untyped                                                                                             ;
; WIDTH_COEF                            ; 18                ; Untyped                                                                                             ;
+---------------------------------------+-------------------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component ;
+----------------+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                           ; Type                                                                                                                                                                                       ;
+----------------+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; cpu_ociram_default_contents.mif ; String                                                                                                                                                                                     ;
+----------------+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram ;
+------------------------------------+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                           ; Type                                                                                                                                                                                             ;
+------------------------------------+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                               ; Untyped                                                                                                                                                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                              ; AUTO_CARRY                                                                                                                                                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                             ; IGNORE_CARRY                                                                                                                                                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                              ; AUTO_CASCADE                                                                                                                                                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                             ; IGNORE_CASCADE                                                                                                                                                                                   ;
; WIDTH_BYTEENA                      ; 1                               ; Untyped                                                                                                                                                                                          ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT                 ; Untyped                                                                                                                                                                                          ;
; WIDTH_A                            ; 32                              ; Signed Integer                                                                                                                                                                                   ;
; WIDTHAD_A                          ; 8                               ; Signed Integer                                                                                                                                                                                   ;
; NUMWORDS_A                         ; 256                             ; Signed Integer                                                                                                                                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED                    ; Untyped                                                                                                                                                                                          ;
; ADDRESS_ACLR_A                     ; NONE                            ; Untyped                                                                                                                                                                                          ;
; OUTDATA_ACLR_A                     ; NONE                            ; Untyped                                                                                                                                                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                            ; Untyped                                                                                                                                                                                          ;
; INDATA_ACLR_A                      ; NONE                            ; Untyped                                                                                                                                                                                          ;
; BYTEENA_ACLR_A                     ; NONE                            ; Untyped                                                                                                                                                                                          ;
; WIDTH_B                            ; 32                              ; Signed Integer                                                                                                                                                                                   ;
; WIDTHAD_B                          ; 8                               ; Signed Integer                                                                                                                                                                                   ;
; NUMWORDS_B                         ; 256                             ; Signed Integer                                                                                                                                                                                   ;
; INDATA_REG_B                       ; CLOCK1                          ; Untyped                                                                                                                                                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                          ; Untyped                                                                                                                                                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1                          ; Untyped                                                                                                                                                                                          ;
; ADDRESS_REG_B                      ; CLOCK1                          ; Untyped                                                                                                                                                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED                    ; Untyped                                                                                                                                                                                          ;
; BYTEENA_REG_B                      ; CLOCK1                          ; Untyped                                                                                                                                                                                          ;
; INDATA_ACLR_B                      ; NONE                            ; Untyped                                                                                                                                                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                            ; Untyped                                                                                                                                                                                          ;
; ADDRESS_ACLR_B                     ; NONE                            ; Untyped                                                                                                                                                                                          ;
; OUTDATA_ACLR_B                     ; NONE                            ; Untyped                                                                                                                                                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                            ; Untyped                                                                                                                                                                                          ;
; BYTEENA_ACLR_B                     ; NONE                            ; Untyped                                                                                                                                                                                          ;
; WIDTH_BYTEENA_A                    ; 4                               ; Signed Integer                                                                                                                                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                               ; Untyped                                                                                                                                                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                            ; Untyped                                                                                                                                                                                          ;
; BYTE_SIZE                          ; 8                               ; Untyped                                                                                                                                                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                        ; Untyped                                                                                                                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ            ; Untyped                                                                                                                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ            ; Untyped                                                                                                                                                                                          ;
; INIT_FILE                          ; cpu_ociram_default_contents.mif ; Untyped                                                                                                                                                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A                          ; Untyped                                                                                                                                                                                          ;
; MAXIMUM_DEPTH                      ; 0                               ; Untyped                                                                                                                                                                                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                          ; Untyped                                                                                                                                                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                          ; Untyped                                                                                                                                                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                          ; Untyped                                                                                                                                                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                          ; Untyped                                                                                                                                                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                 ; Untyped                                                                                                                                                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                 ; Untyped                                                                                                                                                                                          ;
; ENABLE_ECC                         ; FALSE                           ; Untyped                                                                                                                                                                                          ;
; WIDTH_ECCSTATUS                    ; 3                               ; Untyped                                                                                                                                                                                          ;
; DEVICE_FAMILY                      ; Cyclone IV E                    ; Untyped                                                                                                                                                                                          ;
; CBXI_PARAMETER                     ; altsyncram_f572                 ; Untyped                                                                                                                                                                                          ;
+------------------------------------+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                                    ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                                                  ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                            ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                         ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                                                                                                                                                         ;
; WIDTH_A                            ; 36                   ; Signed Integer                                                                                                                                                                                                  ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                                                                                                                                                                                  ;
; NUMWORDS_A                         ; 128                  ; Signed Integer                                                                                                                                                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                         ;
; WIDTH_B                            ; 36                   ; Signed Integer                                                                                                                                                                                                  ;
; WIDTHAD_B                          ; 7                    ; Signed Integer                                                                                                                                                                                                  ;
; NUMWORDS_B                         ; 128                  ; Signed Integer                                                                                                                                                                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                                                                                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                         ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                                                                                         ;
; CBXI_PARAMETER                     ; altsyncram_0a02      ; Untyped                                                                                                                                                                                                         ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy ;
+-------------------------+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                                       ;
+-------------------------+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 70                     ; Signed Integer                                                                                                                                                                             ;
; sld_type_id             ; 34                     ; Signed Integer                                                                                                                                                                             ;
; sld_version             ; 3                      ; Signed Integer                                                                                                                                                                             ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                             ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                                     ;
; sld_ir_width            ; 2                      ; Signed Integer                                                                                                                                                                             ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                             ;
; sld_sim_action          ;                        ; String                                                                                                                                                                                     ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                             ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                                     ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                                     ;
+-------------------------+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tPad_Starter_SOPC:tPad_Starter_inst|irm:the_irm|TERASIC_IRM:irm|IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                                           ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------------------------------+
; IDLE              ; 00     ; Unsigned Binary                                                                                                                ;
; GUIDANCE          ; 01     ; Unsigned Binary                                                                                                                ;
; DATAREAD          ; 10     ; Unsigned Binary                                                                                                                ;
; IDLE_HIGH_DUR     ; 262143 ; Signed Integer                                                                                                                 ;
; GUIDE_LOW_DUR     ; 230000 ; Signed Integer                                                                                                                 ;
; GUIDE_HIGH_DUR    ; 210000 ; Signed Integer                                                                                                                 ;
; DATA_HIGH_DUR     ; 41500  ; Signed Integer                                                                                                                 ;
; BIT_AVAILABLE_DUR ; 20000  ; Signed Integer                                                                                                                 ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tPad_Starter_SOPC:tPad_Starter_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo ;
+-------------------------+--------------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                   ;
+-------------------------+--------------+------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                             ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                           ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                           ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                         ;
; lpm_width               ; 8            ; Signed Integer                                                                                                         ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                                         ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                                         ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                                ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                                ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                                ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                                                ;
+-------------------------+--------------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tPad_Starter_SOPC:tPad_Starter_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo ;
+-------------------------+--------------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                   ;
+-------------------------+--------------+------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                             ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                           ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                           ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                         ;
; lpm_width               ; 8            ; Signed Integer                                                                                                         ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                                         ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                                         ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                                ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                                ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                                ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                                                ;
+-------------------------+--------------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tPad_Starter_SOPC:tPad_Starter_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic ;
+-------------------------+----------------------------------+-------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                            ; Type                                                                                      ;
+-------------------------+----------------------------------+-------------------------------------------------------------------------------------------+
; INSTANCE_ID             ; 0                                ; Signed Integer                                                                            ;
; SLD_NODE_INFO           ; 00001100000000000110111000000000 ; Unsigned Binary                                                                           ;
; SLD_AUTO_INSTANCE_INDEX ; YES                              ; String                                                                                    ;
; LOG2_TXFIFO_DEPTH       ; 6                                ; Signed Integer                                                                            ;
; LOG2_RXFIFO_DEPTH       ; 6                                ; Signed Integer                                                                            ;
; RESERVED                ; 0                                ; Signed Integer                                                                            ;
; DATA_WIDTH              ; 8                                ; Signed Integer                                                                            ;
; NODE_IR_WIDTH           ; 1                                ; Signed Integer                                                                            ;
; SCAN_LENGTH             ; 11                               ; Signed Integer                                                                            ;
+-------------------------+----------------------------------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tPad_Starter_SOPC:tPad_Starter_inst|lcd_pixel_converter:the_lcd_pixel_converter|altera_avalon_pixel_converter:lcd_pixel_converter ;
+-------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value ; Type                                                                                                                                         ;
+-------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; SOURCE_SYMBOLS_PER_BEAT ; 1     ; Signed Integer                                                                                                                               ;
+-------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tPad_Starter_SOPC:tPad_Starter_inst|lcd_pixel_fifo:the_lcd_pixel_fifo|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                                                                                                    ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                                                                                                                                                 ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                                                                                              ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                                                                                            ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                                                                                            ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                          ;
; LPM_WIDTH               ; 69           ; Signed Integer                                                                                                                                                                                          ;
; LPM_NUMWORDS            ; 128          ; Signed Integer                                                                                                                                                                                          ;
; LPM_WIDTHU              ; 7            ; Signed Integer                                                                                                                                                                                          ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                                                                                                                 ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                                                                                                                                                 ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                                                                                                                                                 ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                                                                                                 ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                                                                                                 ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                                                                                                                                                 ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                                                                                                                                                 ;
; RDSYNC_DELAYPIPE        ; 3            ; Untyped                                                                                                                                                                                                 ;
; WRSYNC_DELAYPIPE        ; 3            ; Untyped                                                                                                                                                                                                 ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                                                                                                                                                 ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                                                                                                 ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                                                                                                 ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                                                                                                                                                 ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                                                                                                                                                 ;
; CBXI_PARAMETER          ; dcfifo_l4j1  ; Untyped                                                                                                                                                                                                 ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo|scfifo:descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo_controlbitsfifo ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; lpm_width               ; 7            ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; LPM_NUMWORDS            ; 2            ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; LPM_WIDTHU              ; 1            ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                             ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                             ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                             ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                             ;
; ADD_RAM_OUTPUT_REGISTER ; ON           ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                             ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                             ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                             ;
; USE_EAB                 ; OFF          ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                             ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                             ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                             ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                             ;
; CBXI_PARAMETER          ; NOTHING      ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo|lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo|scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                                                                                                                                ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                                                                                                                          ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                                                                                                                        ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                                                                                                                        ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                                                      ;
; lpm_width               ; 69           ; Signed Integer                                                                                                                                                                                                                      ;
; LPM_NUMWORDS            ; 32           ; Signed Integer                                                                                                                                                                                                                      ;
; LPM_WIDTHU              ; 5            ; Signed Integer                                                                                                                                                                                                                      ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                                                                                                                                             ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                                                                                                                                                                             ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                                                                                                                                                                             ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                                                                                                                             ;
; ADD_RAM_OUTPUT_REGISTER ; ON           ; Untyped                                                                                                                                                                                                                             ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                                                                                                                             ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                                                                                                                             ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                                                                                                                             ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                                                                                                                             ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                                                                                                                             ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                                                                                                                             ;
; CBXI_PARAMETER          ; scfifo_dv31  ; Untyped                                                                                                                                                                                                                             ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo|scfifo:lcd_sgdma_command_fifo_command_fifo ;
+-------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                                                         ;
+-------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                                                   ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                                                 ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                                               ;
; lpm_width               ; 104          ; Signed Integer                                                                                                                                               ;
; LPM_NUMWORDS            ; 2            ; Signed Integer                                                                                                                                               ;
; LPM_WIDTHU              ; 1            ; Signed Integer                                                                                                                                               ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                                                                      ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                                                                                                      ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                                                                                                      ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                                                      ;
; ADD_RAM_OUTPUT_REGISTER ; ON           ; Untyped                                                                                                                                                      ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                                                      ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                                                      ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                                                      ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                                                      ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                                                      ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                                                      ;
; CBXI_PARAMETER          ; scfifo_kc31  ; Untyped                                                                                                                                                      ;
+-------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_desc_address_fifo:the_lcd_sgdma_desc_address_fifo|scfifo:lcd_sgdma_desc_address_fifo_desc_address_fifo ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                                                                             ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                                                                       ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                                                                     ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                                                                     ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                                                                   ;
; lpm_width               ; 32           ; Signed Integer                                                                                                                                                                   ;
; LPM_NUMWORDS            ; 2            ; Signed Integer                                                                                                                                                                   ;
; LPM_WIDTHU              ; 1            ; Signed Integer                                                                                                                                                                   ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                                                                                          ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                                                                                                                          ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                                                                                                                          ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                                                                          ;
; ADD_RAM_OUTPUT_REGISTER ; ON           ; Untyped                                                                                                                                                                          ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                                                                          ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                                                                          ;
; USE_EAB                 ; OFF          ; Untyped                                                                                                                                                                          ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                                                                          ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                                                                          ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                                                                          ;
; CBXI_PARAMETER          ; NOTHING      ; Untyped                                                                                                                                                                          ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_status_token_fifo:the_lcd_sgdma_status_token_fifo|scfifo:lcd_sgdma_status_token_fifo_status_token_fifo ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                                                                             ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                                                                       ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                                                                     ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                                                                     ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                                                                   ;
; lpm_width               ; 24           ; Signed Integer                                                                                                                                                                   ;
; LPM_NUMWORDS            ; 2            ; Signed Integer                                                                                                                                                                   ;
; LPM_WIDTHU              ; 1            ; Signed Integer                                                                                                                                                                   ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                                                                                          ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                                                                                                                          ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                                                                                                                          ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                                                                          ;
; ADD_RAM_OUTPUT_REGISTER ; ON           ; Untyped                                                                                                                                                                          ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                                                                          ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                                                                          ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                                                                          ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                                                                          ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                                                                          ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                                                                          ;
; CBXI_PARAMETER          ; scfifo_5b31  ; Untyped                                                                                                                                                                          ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tPad_Starter_SOPC:tPad_Starter_inst|lcd_ta_fifo_to_dfa:the_lcd_ta_fifo_to_dfa|lcd_ta_fifo_to_dfa_fifo:lcd_ta_fifo_to_dfa_fifo ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; DEPTH          ; 8     ; Signed Integer                                                                                                                                    ;
; DATA_WIDTH     ; 69    ; Signed Integer                                                                                                                                    ;
; ADDR_WIDTH     ; 3     ; Signed Integer                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tPad_Starter_SOPC:tPad_Starter_inst|onchip_mem:the_onchip_mem|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                     ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                  ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                  ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                           ;
; WIDTHAD_A                          ; 16                   ; Signed Integer                                                           ;
; NUMWORDS_A                         ; 65536                ; Signed Integer                                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; WIDTH_B                            ; 1                    ; Untyped                                                                  ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                  ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                  ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                  ;
; INIT_FILE                          ; onchip_mem.hex       ; Untyped                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                  ;
; MAXIMUM_DEPTH                      ; 65536                ; Signed Integer                                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                  ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_grb1      ; Untyped                                                                  ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_0:the_tPad_Starter_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_0:the_tPad_Starter_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_0:the_tPad_Starter_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_0:the_tPad_Starter_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_1:the_tPad_Starter_SOPC_clock_1|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_1:the_tPad_Starter_SOPC_clock_1|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_1:the_tPad_Starter_SOPC_clock_1|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_1:the_tPad_Starter_SOPC_clock_1|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tPad_Starter_SOPC:tPad_Starter_inst|vga:the_vga|VGA_SINK:vga ;
+------------------+-------+--------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                           ;
+------------------+-------+--------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT ; 1     ; Signed Integer                                                                 ;
; BITS_PER_SYMBOL  ; 24    ; Signed Integer                                                                 ;
; READY_LATENCY    ; 0     ; Signed Integer                                                                 ;
; MAX_CHANNEL      ; 0     ; Signed Integer                                                                 ;
; H_DISP           ; 800   ; Signed Integer                                                                 ;
; H_FPORCH         ; 40    ; Signed Integer                                                                 ;
; H_SYNC           ; 128   ; Signed Integer                                                                 ;
; H_BPORCH         ; 88    ; Signed Integer                                                                 ;
; V_DISP           ; 600   ; Signed Integer                                                                 ;
; V_FPORCH         ; 1     ; Signed Integer                                                                 ;
; V_SYNC           ; 4     ; Signed Integer                                                                 ;
; V_BPORCH         ; 23    ; Signed Integer                                                                 ;
+------------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: pzdyqx:nabboc     ;
+----------------+----------------------------------+----------------+
; Parameter Name ; Value                            ; Type           ;
+----------------+----------------------------------+----------------+
; pzdyqx0        ; 10                               ; Untyped        ;
; pzdyqx9        ; 1                                ; Signed Integer ;
; SLD_NODE_INFO  ; 552448                           ; Signed Integer ;
; pzdyqx5        ; 1                                ; Untyped        ;
; pzdyqx6        ; 01101010111101110000000010100010 ; Untyped        ;
; pzdyqx1        ; 3600                             ; Untyped        ;
; pzdyqx3        ; 12                               ; Untyped        ;
; pzdyqx2        ; 0                                ; Untyped        ;
; pzdyqx4        ; 1                                ; Untyped        ;
+----------------+----------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_hub:auto_hub                                                                             ;
+--------------------------+--------------------------------------------------------------------------------------------------+-----------------+
; Parameter Name           ; Value                                                                                            ; Type            ;
+--------------------------+--------------------------------------------------------------------------------------------------+-----------------+
; sld_hub_ip_version       ; 1                                                                                                ; Untyped         ;
; sld_hub_ip_minor_version ; 4                                                                                                ; Untyped         ;
; sld_common_ip_version    ; 0                                                                                                ; Untyped         ;
; device_family            ; Cyclone IV E                                                                                     ; Untyped         ;
; n_nodes                  ; 3                                                                                                ; Untyped         ;
; n_sel_bits               ; 2                                                                                                ; Untyped         ;
; n_node_ir_bits           ; 5                                                                                                ; Untyped         ;
; node_info                ; 000000000000100001101110000000000000110000000000011011100000000000011001000100000100011000000000 ; Unsigned Binary ;
; compilation_mode         ; 1                                                                                                ; Untyped         ;
; BROADCAST_FEATURE        ; 1                                                                                                ; Signed Integer  ;
; FORCE_IR_CAPTURE_FEATURE ; 1                                                                                                ; Signed Integer  ;
+--------------------------+--------------------------------------------------------------------------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|altshift_taps:desc_assembler_rtl_0 ;
+----------------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                                                                                                                                                                ;
+----------------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                                                                                                                                                             ;
; NUMBER_OF_TAPS ; 2              ; Untyped                                                                                                                                                                                                                                             ;
; TAP_DISTANCE   ; 3              ; Untyped                                                                                                                                                                                                                                             ;
; WIDTH          ; 8              ; Untyped                                                                                                                                                                                                                                             ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                                                                                                                                                             ;
; CBXI_PARAMETER ; shift_taps_d4n ; Untyped                                                                                                                                                                                                                                             ;
+----------------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|altshift_taps:desc_assembler_rtl_1 ;
+----------------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                                                                                                                                                                ;
+----------------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                                                                                                                                                             ;
; NUMBER_OF_TAPS ; 2              ; Untyped                                                                                                                                                                                                                                             ;
; TAP_DISTANCE   ; 4              ; Untyped                                                                                                                                                                                                                                             ;
; WIDTH          ; 8              ; Untyped                                                                                                                                                                                                                                             ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                                                                                                                                                             ;
; CBXI_PARAMETER ; shift_taps_e4n ; Untyped                                                                                                                                                                                                                                             ;
+----------------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|altshift_taps:desc_assembler_rtl_2 ;
+----------------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                                                                                                                                                                ;
+----------------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                                                                                                                                                             ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                                                                                                                                                                             ;
; TAP_DISTANCE   ; 4              ; Untyped                                                                                                                                                                                                                                             ;
; WIDTH          ; 13             ; Untyped                                                                                                                                                                                                                                             ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                                                                                                                                                             ;
; CBXI_PARAMETER ; shift_taps_p5n ; Untyped                                                                                                                                                                                                                                             ;
+----------------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                                                                                                                                                                     ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                                                                               ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 5                                                                                                                                                                                                   ;
; Entity Instance            ; tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo                                            ;
;     -- FIFO Type           ; Dual Clock                                                                                                                                                                                          ;
;     -- LPM_WIDTH           ; 50                                                                                                                                                                                                  ;
;     -- LPM_NUMWORDS        ; 32                                                                                                                                                                                                  ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                                                                 ;
;     -- USE_EAB             ; ON                                                                                                                                                                                                  ;
; Entity Instance            ; tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo                                                  ;
;     -- FIFO Type           ; Dual Clock                                                                                                                                                                                          ;
;     -- LPM_WIDTH           ; 33                                                                                                                                                                                                  ;
;     -- LPM_NUMWORDS        ; 256                                                                                                                                                                                                 ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                                                                 ;
;     -- USE_EAB             ; ON                                                                                                                                                                                                  ;
; Entity Instance            ; tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo                                ;
;     -- FIFO Type           ; Dual Clock                                                                                                                                                                                          ;
;     -- LPM_WIDTH           ; 48                                                                                                                                                                                                  ;
;     -- LPM_NUMWORDS        ; 32                                                                                                                                                                                                  ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                                                                 ;
;     -- USE_EAB             ; ON                                                                                                                                                                                                  ;
; Entity Instance            ; tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo                                      ;
;     -- FIFO Type           ; Dual Clock                                                                                                                                                                                          ;
;     -- LPM_WIDTH           ; 33                                                                                                                                                                                                  ;
;     -- LPM_NUMWORDS        ; 512                                                                                                                                                                                                 ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                                                                 ;
;     -- USE_EAB             ; ON                                                                                                                                                                                                  ;
; Entity Instance            ; tPad_Starter_SOPC:tPad_Starter_inst|lcd_pixel_fifo:the_lcd_pixel_fifo|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo ;
;     -- FIFO Type           ; Dual Clock                                                                                                                                                                                          ;
;     -- LPM_WIDTH           ; 69                                                                                                                                                                                                  ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                                                                 ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                                                                 ;
;     -- USE_EAB             ; ON                                                                                                                                                                                                  ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 7                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; Entity Instance            ; tPad_Starter_SOPC:tPad_Starter_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                                                                              ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- lpm_width           ; 8                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;     -- USE_EAB             ; ON                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; Entity Instance            ; tPad_Starter_SOPC:tPad_Starter_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                                                                              ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- lpm_width           ; 8                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;     -- USE_EAB             ; ON                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; Entity Instance            ; tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo|scfifo:descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo_controlbitsfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- lpm_width           ; 7                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;     -- LPM_NUMWORDS        ; 2                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;     -- USE_EAB             ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                             ;
; Entity Instance            ; tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo|lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo|scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo                                                                                                                                                                                                 ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- lpm_width           ; 69                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;     -- LPM_NUMWORDS        ; 32                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;     -- USE_EAB             ; ON                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; Entity Instance            ; tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo|scfifo:lcd_sgdma_command_fifo_command_fifo                                                                                                                                                                                                                                                                        ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- lpm_width           ; 104                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;     -- LPM_NUMWORDS        ; 2                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;     -- USE_EAB             ; ON                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; Entity Instance            ; tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_desc_address_fifo:the_lcd_sgdma_desc_address_fifo|scfifo:lcd_sgdma_desc_address_fifo_desc_address_fifo                                                                                                                                                                                                                                                    ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- lpm_width           ; 32                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;     -- LPM_NUMWORDS        ; 2                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;     -- USE_EAB             ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                             ;
; Entity Instance            ; tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_status_token_fifo:the_lcd_sgdma_status_token_fifo|scfifo:lcd_sgdma_status_token_fifo_status_token_fifo                                                                                                                                                                                                                                                    ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- lpm_width           ; 24                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;     -- LPM_NUMWORDS        ; 2                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;     -- USE_EAB             ; ON                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                                                           ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                                          ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 11                                                                                                                                                                                                                             ;
; Entity Instance                           ; tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram                                                                                                                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                      ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                             ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                   ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                             ;
;     -- NUMWORDS_B                         ; 1024                                                                                                                                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                      ;
; Entity Instance                           ; tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram                                                                                                                         ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                      ;
;     -- WIDTH_A                            ; 24                                                                                                                                                                                                                             ;
;     -- NUMWORDS_A                         ; 128                                                                                                                                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                   ;
;     -- WIDTH_B                            ; 24                                                                                                                                                                                                                             ;
;     -- NUMWORDS_B                         ; 128                                                                                                                                                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                       ;
; Entity Instance                           ; tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram                                                                                                                               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                      ;
;     -- WIDTH_A                            ; 2                                                                                                                                                                                                                              ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                   ;
;     -- WIDTH_B                            ; 2                                                                                                                                                                                                                              ;
;     -- NUMWORDS_B                         ; 256                                                                                                                                                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                       ;
; Entity Instance                           ; tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                      ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                             ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                   ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                             ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                       ;
; Entity Instance                           ; tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                      ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                             ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                   ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                             ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                       ;
; Entity Instance                           ; tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag|altsyncram:the_altsyncram                                                                                                                         ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                      ;
;     -- WIDTH_A                            ; 19                                                                                                                                                                                                                             ;
;     -- NUMWORDS_A                         ; 64                                                                                                                                                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                   ;
;     -- WIDTH_B                            ; 19                                                                                                                                                                                                                             ;
;     -- NUMWORDS_B                         ; 64                                                                                                                                                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                       ;
; Entity Instance                           ; tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_dc_data_module:cpu_dc_data|altsyncram:the_altsyncram                                                                                                                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                      ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                             ;
;     -- NUMWORDS_A                         ; 512                                                                                                                                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                   ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                             ;
;     -- NUMWORDS_B                         ; 512                                                                                                                                                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                      ;
; Entity Instance                           ; tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim|altsyncram:the_altsyncram                                                                                                                   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                      ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                             ;
;     -- NUMWORDS_A                         ; 8                                                                                                                                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                   ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                             ;
;     -- NUMWORDS_B                         ; 8                                                                                                                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                       ;
; Entity Instance                           ; tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram     ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                                                                                                ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                             ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                   ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                             ;
;     -- NUMWORDS_B                         ; 256                                                                                                                                                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                       ;
; Entity Instance                           ; tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                                                                                                ;
;     -- WIDTH_A                            ; 36                                                                                                                                                                                                                             ;
;     -- NUMWORDS_A                         ; 128                                                                                                                                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                   ;
;     -- WIDTH_B                            ; 36                                                                                                                                                                                                                             ;
;     -- NUMWORDS_B                         ; 128                                                                                                                                                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                       ;
; Entity Instance                           ; tPad_Starter_SOPC:tPad_Starter_inst|onchip_mem:the_onchip_mem|altsyncram:the_altsyncram                                                                                                                                        ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                             ;
;     -- NUMWORDS_A                         ; 65536                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                      ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altmult_add Parameter Settings by Entity Instance                                                                                                          ;
+---------------------------------------+--------------------------------------------------------------------------------------------------------------------+
; Name                                  ; Value                                                                                                              ;
+---------------------------------------+--------------------------------------------------------------------------------------------------------------------+
; Number of entity instances            ; 2                                                                                                                  ;
; Entity Instance                       ; tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1 ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                ;
;     -- NUMBER_OF_MULTIPLIERS          ; 1                                                                                                                  ;
;     -- port_signa                     ; PORT_UNUSED                                                                                                        ;
;     -- port_signb                     ; PORT_UNUSED                                                                                                        ;
;     -- REPRESENTATION_A               ; UNSIGNED                                                                                                           ;
;     -- REPRESENTATION_B               ; UNSIGNED                                                                                                           ;
;     -- WIDTH_A                        ; 16                                                                                                                 ;
;     -- WIDTH_B                        ; 16                                                                                                                 ;
;     -- WIDTH_RESULT                   ; 32                                                                                                                 ;
; Entity Instance                       ; tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2 ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                ;
;     -- NUMBER_OF_MULTIPLIERS          ; 1                                                                                                                  ;
;     -- port_signa                     ; PORT_UNUSED                                                                                                        ;
;     -- port_signb                     ; PORT_UNUSED                                                                                                        ;
;     -- REPRESENTATION_A               ; UNSIGNED                                                                                                           ;
;     -- REPRESENTATION_B               ; UNSIGNED                                                                                                           ;
;     -- WIDTH_A                        ; 16                                                                                                                 ;
;     -- WIDTH_B                        ; 16                                                                                                                 ;
;     -- WIDTH_RESULT                   ; 16                                                                                                                 ;
+---------------------------------------+--------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance                                                                                                                                                                                                               ;
+----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                                                                                                                ;
+----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 3                                                                                                                                                                                                                                    ;
; Entity Instance            ; tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|altshift_taps:desc_assembler_rtl_0 ;
;     -- NUMBER_OF_TAPS      ; 2                                                                                                                                                                                                                                    ;
;     -- TAP_DISTANCE        ; 3                                                                                                                                                                                                                                    ;
;     -- WIDTH               ; 8                                                                                                                                                                                                                                    ;
; Entity Instance            ; tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|altshift_taps:desc_assembler_rtl_1 ;
;     -- NUMBER_OF_TAPS      ; 2                                                                                                                                                                                                                                    ;
;     -- TAP_DISTANCE        ; 4                                                                                                                                                                                                                                    ;
;     -- WIDTH               ; 8                                                                                                                                                                                                                                    ;
; Entity Instance            ; tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|altshift_taps:desc_assembler_rtl_2 ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                                                                                                                                                    ;
;     -- TAP_DISTANCE        ; 4                                                                                                                                                                                                                                    ;
;     -- WIDTH               ; 13                                                                                                                                                                                                                                   ;
+----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_reset_altpll_sdcard_domain_synch_module:tPad_Starter_SOPC_reset_altpll_sdcard_domain_synch" ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                         ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; data_in ; Input ; Info     ; Stuck at VCC                                                                                                                                    ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_reset_altpll_pclk_domain_synch_module:tPad_Starter_SOPC_reset_altpll_pclk_domain_synch" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                     ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; data_in ; Input ; Info     ; Stuck at VCC                                                                                                                                ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_reset_altpll_io_domain_synch_module:tPad_Starter_SOPC_reset_altpll_io_domain_synch" ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                 ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; data_in ; Input ; Info     ; Stuck at VCC                                                                                                                            ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_reset_altpll_sys_domain_synch_module:tPad_Starter_SOPC_reset_altpll_sys_domain_synch" ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                   ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; data_in ; Input ; Info     ; Stuck at VCC                                                                                                                              ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_reset_clk_50_domain_synch_module:tPad_Starter_SOPC_reset_clk_50_domain_synch" ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; data_in ; Input ; Info     ; Stuck at VCC                                                                                                                      ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tPad_Starter_SOPC:tPad_Starter_inst|vga:the_vga|VGA_SINK:vga|vga_time_generator:vga_time_generator_instance"                                                                                     ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; h_disp            ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (12 bits) it drives.  The 20 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; h_disp[9..8]      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; h_disp[11..10]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; h_disp[7..6]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; h_disp[4..0]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; h_disp[5]         ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; h_fporch          ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (12 bits) it drives.  The 20 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; h_fporch[11..6]   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; h_fporch[2..0]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; h_fporch[5]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; h_fporch[4]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; h_fporch[3]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; h_sync            ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (12 bits) it drives.  The 20 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; h_sync[11..8]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; h_sync[6..0]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; h_sync[7]         ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; h_bporch          ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (12 bits) it drives.  The 20 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; h_bporch[4..3]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; h_bporch[11..7]   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; h_bporch[2..0]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; h_bporch[6]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; h_bporch[5]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; v_disp            ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (12 bits) it drives.  The 20 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; v_disp[4..3]      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; v_disp[11..10]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; v_disp[8..7]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; v_disp[2..0]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; v_disp[9]         ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; v_disp[6]         ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; v_disp[5]         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; v_fporch          ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (12 bits) it drives.  The 20 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; v_fporch[11..1]   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; v_fporch[0]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; v_sync            ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (12 bits) it drives.  The 20 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; v_sync[11..3]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; v_sync[1..0]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; v_sync[2]         ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; v_bporch          ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (12 bits) it drives.  The 20 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; v_bporch[2..0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; v_bporch[11..5]   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; v_bporch[4]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; v_bporch[3]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; hs_polarity       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; vs_polarity       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; frame_interlaced  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; pixel_x           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                 ;
; pixel_i_odd_frame ; Output ; Info     ; Explicitly unconnected                                                                                                                                                              ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tPad_Starter_SOPC:tPad_Starter_inst|touch_panel_spi_spi_control_port_arbitrator:the_touch_panel_spi_spi_control_port"                 ;
+--------------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                                   ; Type   ; Severity ; Details                                                                             ;
+--------------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; touch_panel_spi_spi_control_port_dataavailable_from_sa ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; touch_panel_spi_spi_control_port_readyfordata_from_sa  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_1:the_tPad_Starter_SOPC_clock_1" ;
+--------------------+-------+----------+---------------------------------------------------------------------------------+
; Port               ; Type  ; Severity ; Details                                                                         ;
+--------------------+-------+----------+---------------------------------------------------------------------------------+
; master_endofpacket ; Input ; Info     ; Stuck at GND                                                                    ;
+--------------------+-------+----------+---------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_0:the_tPad_Starter_SOPC_clock_0"        ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; master_endofpacket   ; Input  ; Info     ; Stuck at GND                                                                        ;
; master_nativeaddress ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_0_in_arbitrator:the_tPad_Starter_SOPC_clock_0_in"                   ;
+--------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                             ; Type   ; Severity ; Details                                                                             ;
+--------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; tPad_Starter_SOPC_clock_0_in_endofpacket_from_sa ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Port Connectivity Checks: "tPad_Starter_SOPC:tPad_Starter_inst|sysid:the_sysid" ;
+-------+-------+----------+------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                              ;
+-------+-------+----------+------------------------------------------------------+
; clock ; Input ; Info     ; Stuck at GND                                         ;
+-------+-------+----------+------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tPad_Starter_SOPC:tPad_Starter_inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module" ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                            ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------+
; almost_empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                ;
; almost_full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tPad_Starter_SOPC:tPad_Starter_inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_lcd_sgdma_m_read_to_sdram_s1_module:rdv_fifo_for_lcd_sgdma_m_read_to_sdram_s1" ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                    ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clear_fifo ; Input  ; Info     ; Stuck at GND                                                                                                                                               ;
; empty      ; Output ; Info     ; Explicitly unconnected                                                                                                                                     ;
; full       ; Output ; Info     ; Explicitly unconnected                                                                                                                                     ;
; sync_reset ; Input  ; Info     ; Stuck at GND                                                                                                                                               ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tPad_Starter_SOPC:tPad_Starter_inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_lcd_sgdma_descriptor_read_to_sdram_s1_module:rdv_fifo_for_lcd_sgdma_descriptor_read_to_sdram_s1" ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                      ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clear_fifo ; Input  ; Info     ; Stuck at GND                                                                                                                                                                 ;
; empty      ; Output ; Info     ; Explicitly unconnected                                                                                                                                                       ;
; full       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                       ;
; sync_reset ; Input  ; Info     ; Stuck at GND                                                                                                                                                                 ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tPad_Starter_SOPC:tPad_Starter_inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_cpu_data_master_to_sdram_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_s1" ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                  ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; clear_fifo ; Input  ; Info     ; Stuck at GND                                                                                                                                             ;
; empty      ; Output ; Info     ; Explicitly unconnected                                                                                                                                   ;
; full       ; Output ; Info     ; Explicitly unconnected                                                                                                                                   ;
; sync_reset ; Input  ; Info     ; Stuck at GND                                                                                                                                             ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tPad_Starter_SOPC:tPad_Starter_inst|lcd_ta_fifo_to_dfa:the_lcd_ta_fifo_to_dfa|lcd_ta_fifo_to_dfa_fifo:lcd_ta_fifo_to_dfa_fifo" ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                    ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; in_ready ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo|lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                      ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; m_readfifo_usedw[3..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                          ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_write_which_resides_within_lcd_sgdma:the_descriptor_write_which_resides_within_lcd_sgdma" ;
+-------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                                                                                             ;
+-------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; t_eop ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                 ;
+-------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo" ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                 ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; controlbitsfifo_empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                     ;
; controlbitsfifo_full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                     ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma" ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                                                                                                                             ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; atlantic_channel    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                 ;
; control             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                 ;
; generate_eop        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                 ;
; next_desc           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                 ;
; read_fixed_address  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                 ;
; write_fixed_address ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                 ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tPad_Starter_SOPC:tPad_Starter_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic"                                             ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tck            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; rti            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; shift          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; update         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdo            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; irq            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ir_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_cdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tPad_Starter_SOPC:tPad_Starter_inst|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave"                      ;
+---------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                              ; Type   ; Severity ; Details                                                                             ;
+---------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; jtag_uart_avalon_jtag_slave_dataavailable_from_sa ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; jtag_uart_avalon_jtag_slave_readyfordata_from_sa  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard" ;
+--------------------+-------+----------+-------------------------------------------------------------------------+
; Port               ; Type  ; Severity ; Details                                                                 ;
+--------------------+-------+----------+-------------------------------------------------------------------------+
; master_endofpacket ; Input ; Info     ; Stuck at GND                                                            ;
+--------------------+-------+----------+-------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard_s1_arbitrator:the_clock_crossing_sdcard_s1|rdv_fifo_for_cpu_data_master_to_clock_crossing_sdcard_s1_module:rdv_fifo_for_cpu_data_master_to_clock_crossing_sdcard_s1" ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                  ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clear_fifo ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                             ;
; data_out   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                      ;
; empty      ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                   ;
; full       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                   ;
; sync_reset ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                             ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard_s1_arbitrator:the_clock_crossing_sdcard_s1"                       ;
+----------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                         ; Type   ; Severity ; Details                                                                             ;
+----------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; clock_crossing_sdcard_s1_endofpacket_from_sa ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1" ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                  ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clear_fifo ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                             ;
; data_out   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                      ;
; empty      ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                   ;
; full       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                   ;
; sync_reset ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                             ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1"                           ;
+------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                     ; Type   ; Severity ; Details                                                                             ;
+------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; clock_crossing_io_s1_endofpacket_from_sa ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tPad_Starter_SOPC:tPad_Starter_inst|altpll:the_altpll|altpll_altpll_hfu2:sd1" ;
+----------+-------+----------+----------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                    ;
+----------+-------+----------+----------------------------------------------------------------------------+
; inclk[1] ; Input ; Info     ; Stuck at GND                                                               ;
+----------+-------+----------+----------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tPad_Starter_SOPC:tPad_Starter_inst"                                                                                                                                                                         ;
+------------------------------------+---------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                               ; Type    ; Severity         ; Details                                                                                                                                                               ;
+------------------------------------+---------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altpll_io                          ; Output  ; Info             ; Explicitly unconnected                                                                                                                                                ;
; altpll_pclk                        ; Output  ; Info             ; Explicitly unconnected                                                                                                                                                ;
; altpll_sys                         ; Output  ; Info             ; Explicitly unconnected                                                                                                                                                ;
; reset_n                            ; Input   ; Info             ; Stuck at VCC                                                                                                                                                          ;
; phasedone_from_the_altpll          ; Output  ; Info             ; Explicitly unconnected                                                                                                                                                ;
; out_port_from_the_touch_panel_cs_n ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity                                                                                                                ;
; vga_b_from_the_vga[1..0]           ; Output  ; Info             ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                   ;
; vga_clk_from_the_vga               ; Output  ; Warning          ; Output or bidir port (1 bits) is smaller than the port expression (8 bits) it drives.  The 7 most-significant bit(s) in the port expression will be connected to GND. ;
; vga_g_from_the_vga[1..0]           ; Output  ; Info             ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                   ;
; vga_hs_from_the_vga                ; Output  ; Info             ; Explicitly unconnected                                                                                                                                                ;
; vga_r_from_the_vga[1..0]           ; Output  ; Info             ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                   ;
; vga_vs_from_the_vga                ; Output  ; Info             ; Explicitly unconnected                                                                                                                                                ;
; altpll_sdcard                      ; Output  ; Warning          ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                              ;
+------------------------------------+---------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:33     ;
; pzdyqx:nabboc  ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Web Edition
    Info: Processing started: Wed Jan 07 20:16:05 2015
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off tPad_Starter -c tPad_Starter
Info: Found 1 design units, including 1 entities, in source file ip/terasic_irm/irda_receive_terasic.v
    Info: Found entity 1: IRDA_RECEIVE_Terasic
Info: Found 2 design units, including 2 entities, in source file ip/terasic_vga/vga_sink.v
    Info: Found entity 1: vga_time_generator
    Info: Found entity 2: VGA_SINK
Warning: Entity "altpll" obtained from "altpll.v" instead of from Quartus II megafunction library
Info: Found 4 design units, including 4 entities, in source file altpll.v
    Info: Found entity 1: altpll_dffpipe_l2c
    Info: Found entity 2: altpll_stdsync_sv6
    Info: Found entity 3: altpll_altpll_hfu2
    Info: Found entity 4: altpll
Info: Found 1 design units, including 1 entities, in source file vga.v
    Info: Found entity 1: vga
Info: Found 1 design units, including 1 entities, in source file ip/terasic_irm/terasic_irm.v
    Info: Found entity 1: TERASIC_IRM
Info: Found 1 design units, including 1 entities, in source file /mika/altera/10.1sp1/ip/altera/sopc_builder_ip/altera_avalon_pixel_converter/altera_avalon_pixel_converter.v
    Info: Found entity 1: altera_avalon_pixel_converter
Info: Found 1 design units, including 1 entities, in source file irm.v
    Info: Found entity 1: irm
Info: Found 1 design units, including 1 entities, in source file lcd_pixel_converter.v
    Info: Found entity 1: lcd_pixel_converter
Warning (10275): Verilog HDL Module Instantiation warning at tpad_starter.v(616): ignored dangling comma in List of Port Connections
Warning: Using design file tpad_starter.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: tPad_Starter
Info: Elaborating entity "tPad_Starter" for the top level hierarchy
Warning (10858): Verilog HDL warning at tpad_starter.v(630): object adc_cs_n used but never assigned
Warning (10230): Verilog HDL assignment warning at tpad_starter.v(639): truncated value with size 8 to match size of target (1)
Warning (10030): Net "adc_cs_n" at tpad_starter.v(630) has no driver or initial value, using a default initial value '0'
Warning (10034): Output port "LEDG" at tpad_starter.v(284) has no driver
Warning (10034): Output port "LEDR" at tpad_starter.v(285) has no driver
Warning (10034): Output port "HEX0" at tpad_starter.v(297) has no driver
Warning (10034): Output port "HEX1" at tpad_starter.v(298) has no driver
Warning (10034): Output port "HEX2" at tpad_starter.v(299) has no driver
Warning (10034): Output port "HEX3" at tpad_starter.v(300) has no driver
Warning (10034): Output port "HEX4" at tpad_starter.v(301) has no driver
Warning (10034): Output port "HEX5" at tpad_starter.v(302) has no driver
Warning (10034): Output port "HEX6" at tpad_starter.v(303) has no driver
Warning (10034): Output port "HEX7" at tpad_starter.v(304) has no driver
Warning (10034): Output port "VGA_B" at tpad_starter.v(333) has no driver
Warning (10034): Output port "VGA_G" at tpad_starter.v(336) has no driver
Warning (10034): Output port "VGA_R" at tpad_starter.v(338) has no driver
Warning (10034): Output port "ENET0_TX_DATA" at tpad_starter.v(372) has no driver
Warning (10034): Output port "ENET1_TX_DATA" at tpad_starter.v(391) has no driver
Warning (10034): Output port "OTG_ADDR" at tpad_starter.v(403) has no driver
Warning (10034): Output port "OTG_DACK_N" at tpad_starter.v(405) has no driver
Warning (10034): Output port "SRAM_ADDR" at tpad_starter.v(431) has no driver
Warning (10034): Output port "LTM_B" at tpad_starter.v(455) has no driver
Warning (10034): Output port "LTM_G" at tpad_starter.v(457) has no driver
Warning (10034): Output port "LTM_R" at tpad_starter.v(461) has no driver
Warning (10034): Output port "SMA_CLKOUT" at tpad_starter.v(281) has no driver
Warning (10034): Output port "UART_CTS" at tpad_starter.v(315) has no driver
Warning (10034): Output port "UART_TXD" at tpad_starter.v(318) has no driver
Warning (10034): Output port "VGA_CLK" at tpad_starter.v(335) has no driver
Warning (10034): Output port "VGA_HS" at tpad_starter.v(337) has no driver
Warning (10034): Output port "VGA_VS" at tpad_starter.v(340) has no driver
Warning (10034): Output port "AUD_DACDAT" at tpad_starter.v(346) has no driver
Warning (10034): Output port "AUD_XCK" at tpad_starter.v(348) has no driver
Warning (10034): Output port "EEP_I2C_SCLK" at tpad_starter.v(351) has no driver
Warning (10034): Output port "I2C_SCLK" at tpad_starter.v(355) has no driver
Warning (10034): Output port "ENET0_GTX_CLK" at tpad_starter.v(359) has no driver
Warning (10034): Output port "ENET0_MDC" at tpad_starter.v(362) has no driver
Warning (10034): Output port "ENET0_RST_N" at tpad_starter.v(364) has no driver
Warning (10034): Output port "ENET0_TX_EN" at tpad_starter.v(373) has no driver
Warning (10034): Output port "ENET0_TX_ER" at tpad_starter.v(374) has no driver
Warning (10034): Output port "ENET1_GTX_CLK" at tpad_starter.v(378) has no driver
Warning (10034): Output port "ENET1_MDC" at tpad_starter.v(381) has no driver
Warning (10034): Output port "ENET1_RST_N" at tpad_starter.v(383) has no driver
Warning (10034): Output port "ENET1_TX_EN" at tpad_starter.v(392) has no driver
Warning (10034): Output port "ENET1_TX_ER" at tpad_starter.v(393) has no driver
Warning (10034): Output port "TD_RESET_N" at tpad_starter.v(399) has no driver
Warning (10034): Output port "OTG_CS_N" at tpad_starter.v(404) has no driver
Warning (10034): Output port "OTG_RD_N" at tpad_starter.v(411) has no driver
Warning (10034): Output port "OTG_RST_N" at tpad_starter.v(412) has no driver
Warning (10034): Output port "OTG_WE_N" at tpad_starter.v(413) has no driver
Warning (10034): Output port "SRAM_CE_N" at tpad_starter.v(432) has no driver
Warning (10034): Output port "SRAM_LB_N" at tpad_starter.v(434) has no driver
Warning (10034): Output port "SRAM_OE_N" at tpad_starter.v(435) has no driver
Warning (10034): Output port "SRAM_UB_N" at tpad_starter.v(436) has no driver
Warning (10034): Output port "SRAM_WE_N" at tpad_starter.v(437) has no driver
Warning (10034): Output port "LTM_ADC_DCLK" at tpad_starter.v(452) has no driver
Warning (10034): Output port "LTM_ADC_DIN" at tpad_starter.v(453) has no driver
Warning (10034): Output port "LTM_DEN" at tpad_starter.v(456) has no driver
Warning (10034): Output port "LTM_GREST" at tpad_starter.v(458) has no driver
Warning (10034): Output port "LTM_HD" at tpad_starter.v(459) has no driver
Warning (10034): Output port "LTM_NCLK" at tpad_starter.v(460) has no driver
Warning (10034): Output port "LTM_VD" at tpad_starter.v(464) has no driver
Warning (10034): Output port "SCLK" at tpad_starter.v(484) has no driver
Warning (10034): Output port "TRIGGER" at tpad_starter.v(487) has no driver
Warning (10034): Output port "XCLKIN" at tpad_starter.v(488) has no driver
Warning: Using design file tpad_starter_sopc.v, which is not specified as a design file for the current project, but contains definitions for 62 design units and 62 entities in project
    Info: Found entity 1: altpll_pll_slave_arbitrator
    Info: Found entity 2: rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1_module
    Info: Found entity 3: clock_crossing_io_s1_arbitrator
    Info: Found entity 4: clock_crossing_io_m1_arbitrator
    Info: Found entity 5: clock_crossing_io_bridge_arbitrator
    Info: Found entity 6: rdv_fifo_for_cpu_data_master_to_clock_crossing_sdcard_s1_module
    Info: Found entity 7: clock_crossing_sdcard_s1_arbitrator
    Info: Found entity 8: clock_crossing_sdcard_m1_arbitrator
    Info: Found entity 9: clock_crossing_sdcard_bridge_arbitrator
    Info: Found entity 10: cpu_jtag_debug_module_arbitrator
    Info: Found entity 11: irm_avalon_slave_irq_from_sa_clock_crossing_cpu_data_master_module
    Info: Found entity 12: touch_panel_penirq_n_s1_irq_from_sa_clock_crossing_cpu_data_master_module
    Info: Found entity 13: touch_panel_spi_spi_control_port_irq_from_sa_clock_crossing_cpu_data_master_module
    Info: Found entity 14: cpu_data_master_arbitrator
    Info: Found entity 15: cpu_instruction_master_arbitrator
    Info: Found entity 16: irm_avalon_slave_arbitrator
    Info: Found entity 17: jtag_uart_avalon_jtag_slave_arbitrator
    Info: Found entity 18: lcd_control_slave_arbitrator
    Info: Found entity 19: lcd_64_to_32_bits_dfa_in_arbitrator
    Info: Found entity 20: lcd_64_to_32_bits_dfa_out_arbitrator
    Info: Found entity 21: lcd_pixel_converter_in_arbitrator
    Info: Found entity 22: lcd_pixel_converter_out_arbitrator
    Info: Found entity 23: lcd_pixel_fifo_in_arbitrator
    Info: Found entity 24: lcd_pixel_fifo_out_arbitrator
    Info: Found entity 25: lcd_sgdma_csr_arbitrator
    Info: Found entity 26: lcd_sgdma_descriptor_read_arbitrator
    Info: Found entity 27: lcd_sgdma_descriptor_write_arbitrator
    Info: Found entity 28: lcd_sgdma_m_read_arbitrator
    Info: Found entity 29: lcd_sgdma_out_arbitrator
    Info: Found entity 30: lcd_ta_fifo_to_dfa_in_arbitrator
    Info: Found entity 31: lcd_ta_fifo_to_dfa_out_arbitrator
    Info: Found entity 32: lcd_ta_sgdma_to_fifo_in_arbitrator
    Info: Found entity 33: lcd_ta_sgdma_to_fifo_out_arbitrator
    Info: Found entity 34: onchip_mem_s1_arbitrator
    Info: Found entity 35: sd_clk_s1_arbitrator
    Info: Found entity 36: sd_cmd_s1_arbitrator
    Info: Found entity 37: sd_dat_s1_arbitrator
    Info: Found entity 38: sd_wp_n_s1_arbitrator
    Info: Found entity 39: rdv_fifo_for_cpu_data_master_to_sdram_s1_module
    Info: Found entity 40: rdv_fifo_for_lcd_sgdma_descriptor_read_to_sdram_s1_module
    Info: Found entity 41: rdv_fifo_for_lcd_sgdma_m_read_to_sdram_s1_module
    Info: Found entity 42: sdram_s1_arbitrator
    Info: Found entity 43: sysid_control_slave_arbitrator
    Info: Found entity 44: tPad_Starter_SOPC_clock_0_in_arbitrator
    Info: Found entity 45: tPad_Starter_SOPC_clock_0_out_arbitrator
    Info: Found entity 46: tPad_Starter_SOPC_clock_1_in_arbitrator
    Info: Found entity 47: tPad_Starter_SOPC_clock_1_out_arbitrator
    Info: Found entity 48: timer_s1_arbitrator
    Info: Found entity 49: touch_panel_busy_s1_arbitrator
    Info: Found entity 50: touch_panel_penirq_n_s1_arbitrator
    Info: Found entity 51: touch_panel_spi_spi_control_port_arbitrator
    Info: Found entity 52: tri_state_bridge_avalon_slave_arbitrator
    Info: Found entity 53: tri_state_bridge_bridge_arbitrator
    Info: Found entity 54: vga_avalon_streaming_sink_arbitrator
    Info: Found entity 55: tPad_Starter_SOPC_reset_clk_50_domain_synch_module
    Info: Found entity 56: tPad_Starter_SOPC_reset_altpll_sys_domain_synch_module
    Info: Found entity 57: tPad_Starter_SOPC_reset_altpll_io_domain_synch_module
    Info: Found entity 58: tPad_Starter_SOPC_reset_altpll_pclk_domain_synch_module
    Info: Found entity 59: tPad_Starter_SOPC_reset_altpll_sdcard_domain_synch_module
    Info: Found entity 60: tPad_Starter_SOPC
    Info: Found entity 61: cfi_flash_lane0_module
    Info: Found entity 62: cfi_flash
Info: Elaborating entity "tPad_Starter_SOPC" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst"
Info: Elaborating entity "altpll_pll_slave_arbitrator" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|altpll_pll_slave_arbitrator:the_altpll_pll_slave"
Info: Elaborating entity "altpll" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|altpll:the_altpll"
Info: Elaborating entity "altpll_stdsync_sv6" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|altpll:the_altpll|altpll_stdsync_sv6:stdsync2"
Info: Elaborating entity "altpll_dffpipe_l2c" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|altpll:the_altpll|altpll_stdsync_sv6:stdsync2|altpll_dffpipe_l2c:dffpipe3"
Info: Elaborating entity "altpll_altpll_hfu2" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|altpll:the_altpll|altpll_altpll_hfu2:sd1"
Info: Elaborating entity "clock_crossing_io_s1_arbitrator" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1"
Info: Elaborating entity "rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1_module" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1"
Info: Elaborating entity "clock_crossing_io_m1_arbitrator" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io_m1_arbitrator:the_clock_crossing_io_m1"
Warning: Using design file clock_crossing_io.v, which is not specified as a design file for the current project, but contains definitions for 3 design units and 3 entities in project
    Info: Found entity 1: clock_crossing_io_downstream_fifo
    Info: Found entity 2: clock_crossing_io_upstream_fifo
    Info: Found entity 3: clock_crossing_io
Info: Elaborating entity "clock_crossing_io" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io:the_clock_crossing_io"
Info: Elaborating entity "clock_crossing_io_downstream_fifo" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo"
Info: Elaborating entity "dcfifo" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo"
Info: Elaborated megafunction instantiation "tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo"
Info: Instantiated megafunction "tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo" with the following parameter:
    Info: Parameter "intended_device_family" = "CYCLONEIVE"
    Info: Parameter "lpm_numwords" = "32"
    Info: Parameter "lpm_showahead" = "OFF"
    Info: Parameter "lpm_type" = "dcfifo"
    Info: Parameter "lpm_width" = "50"
    Info: Parameter "lpm_widthu" = "5"
    Info: Parameter "overflow_checking" = "ON"
    Info: Parameter "rdsync_delaypipe" = "5"
    Info: Parameter "underflow_checking" = "ON"
    Info: Parameter "use_eab" = "ON"
    Info: Parameter "wrsync_delaypipe" = "5"
Info: Found 1 design units, including 1 entities, in source file db/dcfifo_ivf1.tdf
    Info: Found entity 1: dcfifo_ivf1
Info: Elaborating entity "dcfifo_ivf1" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_ivf1:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_q57.tdf
    Info: Found entity 1: a_graycounter_q57
Info: Elaborating entity "a_graycounter_q57" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_ivf1:auto_generated|a_graycounter_q57:rdptr_g1p"
Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_mjc.tdf
    Info: Found entity 1: a_graycounter_mjc
Info: Elaborating entity "a_graycounter_mjc" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_ivf1:auto_generated|a_graycounter_mjc:wrptr_g1p"
Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_ljc.tdf
    Info: Found entity 1: a_graycounter_ljc
Info: Elaborating entity "a_graycounter_ljc" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_ivf1:auto_generated|a_graycounter_ljc:wrptr_gp"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_ij31.tdf
    Info: Found entity 1: altsyncram_ij31
Info: Elaborating entity "altsyncram_ij31" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_ivf1:auto_generated|altsyncram_ij31:fifo_ram"
Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_fkd.tdf
    Info: Found entity 1: alt_synch_pipe_fkd
Info: Elaborating entity "alt_synch_pipe_fkd" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_ivf1:auto_generated|alt_synch_pipe_fkd:rs_dgwp"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_ed9.tdf
    Info: Found entity 1: dffpipe_ed9
Info: Elaborating entity "dffpipe_ed9" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_ivf1:auto_generated|alt_synch_pipe_fkd:rs_dgwp|dffpipe_ed9:dffpipe15"
Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_gkd.tdf
    Info: Found entity 1: alt_synch_pipe_gkd
Info: Elaborating entity "alt_synch_pipe_gkd" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_ivf1:auto_generated|alt_synch_pipe_gkd:ws_dgrp"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_fd9.tdf
    Info: Found entity 1: dffpipe_fd9
Info: Elaborating entity "dffpipe_fd9" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_ivf1:auto_generated|alt_synch_pipe_gkd:ws_dgrp|dffpipe_fd9:dffpipe18"
Info: Found 1 design units, including 1 entities, in source file db/cmpr_966.tdf
    Info: Found entity 1: cmpr_966
Info: Elaborating entity "cmpr_966" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_ivf1:auto_generated|cmpr_966:rdempty_eq_comp1_lsb"
Info: Found 1 design units, including 1 entities, in source file db/mux_j28.tdf
    Info: Found entity 1: mux_j28
Info: Elaborating entity "mux_j28" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_ivf1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux"
Info: Elaborating entity "clock_crossing_io_upstream_fifo" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo"
Info: Elaborating entity "dcfifo" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo"
Info: Elaborated megafunction instantiation "tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo"
Info: Instantiated megafunction "tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo" with the following parameter:
    Info: Parameter "intended_device_family" = "CYCLONEIVE"
    Info: Parameter "lpm_numwords" = "256"
    Info: Parameter "lpm_showahead" = "OFF"
    Info: Parameter "lpm_type" = "dcfifo"
    Info: Parameter "lpm_width" = "33"
    Info: Parameter "lpm_widthu" = "8"
    Info: Parameter "overflow_checking" = "ON"
    Info: Parameter "rdsync_delaypipe" = "5"
    Info: Parameter "underflow_checking" = "ON"
    Info: Parameter "use_eab" = "ON"
    Info: Parameter "wrsync_delaypipe" = "5"
Info: Found 1 design units, including 1 entities, in source file db/dcfifo_75g1.tdf
    Info: Found entity 1: dcfifo_75g1
Info: Elaborating entity "dcfifo_75g1" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/a_gray2bin_ugb.tdf
    Info: Found entity 1: a_gray2bin_ugb
Info: Elaborating entity "a_gray2bin_ugb" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|a_gray2bin_ugb:wrptr_g_gray2bin"
Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_t57.tdf
    Info: Found entity 1: a_graycounter_t57
Info: Elaborating entity "a_graycounter_t57" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|a_graycounter_t57:rdptr_g1p"
Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_pjc.tdf
    Info: Found entity 1: a_graycounter_pjc
Info: Elaborating entity "a_graycounter_pjc" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|a_graycounter_pjc:wrptr_g1p"
Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_ojc.tdf
    Info: Found entity 1: a_graycounter_ojc
Info: Elaborating entity "a_graycounter_ojc" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|a_graycounter_ojc:wrptr_gp"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_qj31.tdf
    Info: Found entity 1: altsyncram_qj31
Info: Elaborating entity "altsyncram_qj31" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|altsyncram_qj31:fifo_ram"
Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_ikd.tdf
    Info: Found entity 1: alt_synch_pipe_ikd
Info: Elaborating entity "alt_synch_pipe_ikd" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|alt_synch_pipe_ikd:rs_dgwp"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_hd9.tdf
    Info: Found entity 1: dffpipe_hd9
Info: Elaborating entity "dffpipe_hd9" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe15"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_gd9.tdf
    Info: Found entity 1: dffpipe_gd9
Info: Elaborating entity "dffpipe_gd9" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|dffpipe_gd9:ws_brp"
Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_jkd.tdf
    Info: Found entity 1: alt_synch_pipe_jkd
Info: Elaborating entity "alt_synch_pipe_jkd" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|alt_synch_pipe_jkd:ws_dgrp"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_id9.tdf
    Info: Found entity 1: dffpipe_id9
Info: Elaborating entity "dffpipe_id9" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19"
Info: Found 1 design units, including 1 entities, in source file db/cmpr_b66.tdf
    Info: Found entity 1: cmpr_b66
Info: Elaborating entity "cmpr_b66" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|cmpr_b66:rdempty_eq_comp1_lsb"
Info: Found 1 design units, including 1 entities, in source file db/cmpr_a66.tdf
    Info: Found entity 1: cmpr_a66
Info: Elaborating entity "cmpr_a66" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|cmpr_a66:rdempty_eq_comp1_msb"
Info: Elaborating entity "clock_crossing_sdcard_s1_arbitrator" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard_s1_arbitrator:the_clock_crossing_sdcard_s1"
Info: Elaborating entity "rdv_fifo_for_cpu_data_master_to_clock_crossing_sdcard_s1_module" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard_s1_arbitrator:the_clock_crossing_sdcard_s1|rdv_fifo_for_cpu_data_master_to_clock_crossing_sdcard_s1_module:rdv_fifo_for_cpu_data_master_to_clock_crossing_sdcard_s1"
Info: Elaborating entity "clock_crossing_sdcard_m1_arbitrator" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard_m1_arbitrator:the_clock_crossing_sdcard_m1"
Warning: Using design file clock_crossing_sdcard.v, which is not specified as a design file for the current project, but contains definitions for 3 design units and 3 entities in project
    Info: Found entity 1: clock_crossing_sdcard_downstream_fifo
    Info: Found entity 2: clock_crossing_sdcard_upstream_fifo
    Info: Found entity 3: clock_crossing_sdcard
Info: Elaborating entity "clock_crossing_sdcard" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard"
Info: Elaborating entity "clock_crossing_sdcard_downstream_fifo" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_downstream_fifo:the_downstream_fifo"
Info: Elaborating entity "dcfifo" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo"
Info: Elaborated megafunction instantiation "tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo"
Info: Instantiated megafunction "tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo" with the following parameter:
    Info: Parameter "intended_device_family" = "CYCLONEIVE"
    Info: Parameter "lpm_numwords" = "32"
    Info: Parameter "lpm_showahead" = "OFF"
    Info: Parameter "lpm_type" = "dcfifo"
    Info: Parameter "lpm_width" = "48"
    Info: Parameter "lpm_widthu" = "5"
    Info: Parameter "overflow_checking" = "ON"
    Info: Parameter "rdsync_delaypipe" = "5"
    Info: Parameter "underflow_checking" = "ON"
    Info: Parameter "use_eab" = "ON"
    Info: Parameter "wrsync_delaypipe" = "5"
Info: Found 1 design units, including 1 entities, in source file db/dcfifo_00g1.tdf
    Info: Found entity 1: dcfifo_00g1
Info: Elaborating entity "dcfifo_00g1" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_00g1:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_0k31.tdf
    Info: Found entity 1: altsyncram_0k31
Info: Elaborating entity "altsyncram_0k31" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_00g1:auto_generated|altsyncram_0k31:fifo_ram"
Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_hkd.tdf
    Info: Found entity 1: alt_synch_pipe_hkd
Info: Elaborating entity "alt_synch_pipe_hkd" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_00g1:auto_generated|alt_synch_pipe_hkd:rs_dgwp"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_jd9.tdf
    Info: Found entity 1: dffpipe_jd9
Info: Elaborating entity "dffpipe_jd9" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_00g1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_jd9:dffpipe6"
Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_kkd.tdf
    Info: Found entity 1: alt_synch_pipe_kkd
Info: Elaborating entity "alt_synch_pipe_kkd" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_00g1:auto_generated|alt_synch_pipe_kkd:ws_dgrp"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_kd9.tdf
    Info: Found entity 1: dffpipe_kd9
Info: Elaborating entity "dffpipe_kd9" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_00g1:auto_generated|alt_synch_pipe_kkd:ws_dgrp|dffpipe_kd9:dffpipe9"
Info: Elaborating entity "clock_crossing_sdcard_upstream_fifo" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_upstream_fifo:the_upstream_fifo"
Info: Elaborating entity "dcfifo" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo"
Info: Elaborated megafunction instantiation "tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo"
Info: Instantiated megafunction "tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo" with the following parameter:
    Info: Parameter "intended_device_family" = "CYCLONEIVE"
    Info: Parameter "lpm_numwords" = "512"
    Info: Parameter "lpm_showahead" = "OFF"
    Info: Parameter "lpm_type" = "dcfifo"
    Info: Parameter "lpm_width" = "33"
    Info: Parameter "lpm_widthu" = "9"
    Info: Parameter "overflow_checking" = "ON"
    Info: Parameter "rdsync_delaypipe" = "5"
    Info: Parameter "underflow_checking" = "ON"
    Info: Parameter "use_eab" = "ON"
    Info: Parameter "wrsync_delaypipe" = "5"
Info: Found 1 design units, including 1 entities, in source file db/dcfifo_45g1.tdf
    Info: Found entity 1: dcfifo_45g1
Info: Elaborating entity "dcfifo_45g1" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_45g1:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/a_gray2bin_6ib.tdf
    Info: Found entity 1: a_gray2bin_6ib
Info: Elaborating entity "a_gray2bin_6ib" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_45g1:auto_generated|a_gray2bin_6ib:wrptr_g_gray2bin"
Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_577.tdf
    Info: Found entity 1: a_graycounter_577
Info: Elaborating entity "a_graycounter_577" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_45g1:auto_generated|a_graycounter_577:rdptr_g1p"
Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_1lc.tdf
    Info: Found entity 1: a_graycounter_1lc
Info: Elaborating entity "a_graycounter_1lc" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_45g1:auto_generated|a_graycounter_1lc:wrptr_g1p"
Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_0lc.tdf
    Info: Found entity 1: a_graycounter_0lc
Info: Elaborating entity "a_graycounter_0lc" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_45g1:auto_generated|a_graycounter_0lc:wrptr_gp"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_sj31.tdf
    Info: Found entity 1: altsyncram_sj31
Info: Elaborating entity "altsyncram_sj31" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_45g1:auto_generated|altsyncram_sj31:fifo_ram"
Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_qld.tdf
    Info: Found entity 1: alt_synch_pipe_qld
Info: Elaborating entity "alt_synch_pipe_qld" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_45g1:auto_generated|alt_synch_pipe_qld:rs_dgwp"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf
    Info: Found entity 1: dffpipe_pe9
Info: Elaborating entity "dffpipe_pe9" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_45g1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_oe9.tdf
    Info: Found entity 1: dffpipe_oe9
Info: Elaborating entity "dffpipe_oe9" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_45g1:auto_generated|dffpipe_oe9:ws_brp"
Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_rld.tdf
    Info: Found entity 1: alt_synch_pipe_rld
Info: Elaborating entity "alt_synch_pipe_rld" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_45g1:auto_generated|alt_synch_pipe_rld:ws_dgrp"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf
    Info: Found entity 1: dffpipe_qe9
Info: Elaborating entity "dffpipe_qe9" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_45g1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19"
Info: Elaborating entity "cpu_jtag_debug_module_arbitrator" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module"
Info: Elaborating entity "cpu_data_master_arbitrator" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|cpu_data_master_arbitrator:the_cpu_data_master"
Info: Elaborating entity "irm_avalon_slave_irq_from_sa_clock_crossing_cpu_data_master_module" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|cpu_data_master_arbitrator:the_cpu_data_master|irm_avalon_slave_irq_from_sa_clock_crossing_cpu_data_master_module:irm_avalon_slave_irq_from_sa_clock_crossing_cpu_data_master"
Info: Elaborating entity "touch_panel_penirq_n_s1_irq_from_sa_clock_crossing_cpu_data_master_module" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|cpu_data_master_arbitrator:the_cpu_data_master|touch_panel_penirq_n_s1_irq_from_sa_clock_crossing_cpu_data_master_module:touch_panel_penirq_n_s1_irq_from_sa_clock_crossing_cpu_data_master"
Info: Elaborating entity "touch_panel_spi_spi_control_port_irq_from_sa_clock_crossing_cpu_data_master_module" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|cpu_data_master_arbitrator:the_cpu_data_master|touch_panel_spi_spi_control_port_irq_from_sa_clock_crossing_cpu_data_master_module:touch_panel_spi_spi_control_port_irq_from_sa_clock_crossing_cpu_data_master"
Info: Elaborating entity "cpu_instruction_master_arbitrator" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master"
Info: Found 28 design units, including 28 entities, in source file cpu.v
    Info: Found entity 1: cpu_ic_data_module
    Info: Found entity 2: cpu_ic_tag_module
    Info: Found entity 3: cpu_bht_module
    Info: Found entity 4: cpu_register_bank_a_module
    Info: Found entity 5: cpu_register_bank_b_module
    Info: Found entity 6: cpu_dc_tag_module
    Info: Found entity 7: cpu_dc_data_module
    Info: Found entity 8: cpu_dc_victim_module
    Info: Found entity 9: cpu_nios2_oci_debug
    Info: Found entity 10: cpu_ociram_lpm_dram_bdp_component_module
    Info: Found entity 11: cpu_nios2_ocimem
    Info: Found entity 12: cpu_nios2_avalon_reg
    Info: Found entity 13: cpu_nios2_oci_break
    Info: Found entity 14: cpu_nios2_oci_xbrk
    Info: Found entity 15: cpu_nios2_oci_dbrk
    Info: Found entity 16: cpu_nios2_oci_itrace
    Info: Found entity 17: cpu_nios2_oci_td_mode
    Info: Found entity 18: cpu_nios2_oci_dtrace
    Info: Found entity 19: cpu_nios2_oci_compute_tm_count
    Info: Found entity 20: cpu_nios2_oci_fifowp_inc
    Info: Found entity 21: cpu_nios2_oci_fifocount_inc
    Info: Found entity 22: cpu_nios2_oci_fifo
    Info: Found entity 23: cpu_nios2_oci_pib
    Info: Found entity 24: cpu_traceram_lpm_dram_bdp_component_module
    Info: Found entity 25: cpu_nios2_oci_im
    Info: Found entity 26: cpu_nios2_performance_monitors
    Info: Found entity 27: cpu_nios2_oci
    Info: Found entity 28: cpu
Info: Elaborating entity "cpu" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu"
Warning: Using design file cpu_test_bench.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: cpu_test_bench
Info: Elaborating entity "cpu_test_bench" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench"
Info: Elaborating entity "cpu_ic_data_module" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data"
Info: Elaborating entity "altsyncram" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_cjd1.tdf
    Info: Found entity 1: altsyncram_cjd1
Info: Elaborating entity "altsyncram_cjd1" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated"
Info: Elaborating entity "cpu_ic_tag_module" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag"
Info: Elaborating entity "altsyncram" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_m5g1.tdf
    Info: Found entity 1: altsyncram_m5g1
Info: Elaborating entity "altsyncram_m5g1" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_m5g1:auto_generated"
Info: Elaborating entity "cpu_bht_module" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_bht_module:cpu_bht"
Info: Elaborating entity "altsyncram" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_bpf1.tdf
    Info: Found entity 1: altsyncram_bpf1
Info: Elaborating entity "altsyncram_bpf1" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram|altsyncram_bpf1:auto_generated"
Info: Elaborating entity "cpu_register_bank_a_module" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a"
Info: Elaborating entity "altsyncram" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_b7f1.tdf
    Info: Found entity 1: altsyncram_b7f1
Info: Elaborating entity "altsyncram_b7f1" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_b7f1:auto_generated"
Info: Elaborating entity "cpu_register_bank_b_module" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b"
Info: Elaborating entity "altsyncram" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_c7f1.tdf
    Info: Found entity 1: altsyncram_c7f1
Info: Elaborating entity "altsyncram_c7f1" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_c7f1:auto_generated"
Info: Elaborating entity "cpu_dc_tag_module" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag"
Info: Elaborating entity "altsyncram" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag|altsyncram:the_altsyncram"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_bef1.tdf
    Info: Found entity 1: altsyncram_bef1
Info: Elaborating entity "altsyncram_bef1" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_bef1:auto_generated"
Info: Elaborating entity "cpu_dc_data_module" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_dc_data_module:cpu_dc_data"
Info: Elaborating entity "altsyncram" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_dc_data_module:cpu_dc_data|altsyncram:the_altsyncram"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_kdf1.tdf
    Info: Found entity 1: altsyncram_kdf1
Info: Elaborating entity "altsyncram_kdf1" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_dc_data_module:cpu_dc_data|altsyncram:the_altsyncram|altsyncram_kdf1:auto_generated"
Info: Elaborating entity "cpu_dc_victim_module" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim"
Info: Elaborating entity "altsyncram" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim|altsyncram:the_altsyncram"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_r3d1.tdf
    Info: Found entity 1: altsyncram_r3d1
Info: Elaborating entity "altsyncram_r3d1" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated"
Warning: Using design file cpu_mult_cell.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: cpu_mult_cell
Info: Elaborating entity "cpu_mult_cell" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell"
Info: Elaborating entity "altmult_add" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1"
Info: Found 1 design units, including 1 entities, in source file db/mult_add_mgr2.tdf
    Info: Found entity 1: mult_add_mgr2
Info: Elaborating entity "mult_add_mgr2" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/ded_mult_ks81.tdf
    Info: Found entity 1: ded_mult_ks81
Info: Elaborating entity "ded_mult_ks81" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_93c.tdf
    Info: Found entity 1: dffpipe_93c
Info: Elaborating entity "dffpipe_93c" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|dffpipe_93c:pre_result"
Info: Elaborating entity "altmult_add" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2"
Info: Found 1 design units, including 1 entities, in source file db/mult_add_ogr2.tdf
    Info: Found entity 1: mult_add_ogr2
Info: Elaborating entity "mult_add_ogr2" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated"
Info: Elaborating entity "cpu_nios2_oci" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci"
Info: Elaborating entity "cpu_nios2_oci_debug" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug"
Info: Elaborating entity "cpu_nios2_ocimem" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem"
Info: Elaborating entity "cpu_ociram_lpm_dram_bdp_component_module" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component"
Info: Elaborating entity "altsyncram" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_f572.tdf
    Info: Found entity 1: altsyncram_f572
Info: Elaborating entity "altsyncram_f572" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_f572:auto_generated"
Info: Elaborating entity "cpu_nios2_avalon_reg" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg"
Info: Elaborating entity "cpu_nios2_oci_break" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break"
Info: Elaborating entity "cpu_nios2_oci_xbrk" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk"
Info: Elaborating entity "cpu_nios2_oci_dbrk" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk"
Info: Elaborating entity "cpu_nios2_oci_itrace" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace"
Info: Elaborating entity "cpu_nios2_oci_dtrace" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dtrace:the_cpu_nios2_oci_dtrace"
Info: Elaborating entity "cpu_nios2_oci_td_mode" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dtrace:the_cpu_nios2_oci_dtrace|cpu_nios2_oci_td_mode:cpu_nios2_oci_trc_ctrl_td_mode"
Info: Elaborating entity "cpu_nios2_oci_fifo" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo"
Info: Elaborating entity "cpu_nios2_oci_compute_tm_count" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|cpu_nios2_oci_compute_tm_count:cpu_nios2_oci_compute_tm_count_tm_count"
Info: Elaborating entity "cpu_nios2_oci_fifowp_inc" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|cpu_nios2_oci_fifowp_inc:cpu_nios2_oci_fifowp_inc_fifowp"
Info: Elaborating entity "cpu_nios2_oci_fifocount_inc" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|cpu_nios2_oci_fifocount_inc:cpu_nios2_oci_fifocount_inc_fifocount"
Warning: Using design file cpu_oci_test_bench.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: cpu_oci_test_bench
Info: Elaborating entity "cpu_oci_test_bench" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|cpu_oci_test_bench:the_cpu_oci_test_bench"
Info: Elaborating entity "cpu_nios2_oci_pib" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_pib:the_cpu_nios2_oci_pib"
Info: Elaborating entity "cpu_nios2_oci_im" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im"
Info: Elaborating entity "cpu_traceram_lpm_dram_bdp_component_module" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component"
Info: Elaborating entity "altsyncram" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_0a02.tdf
    Info: Found entity 1: altsyncram_0a02
Info: Elaborating entity "altsyncram_0a02" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated"
Warning: Using design file cpu_jtag_debug_module_wrapper.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: cpu_jtag_debug_module_wrapper
Info: Elaborating entity "cpu_jtag_debug_module_wrapper" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper"
Warning: Using design file cpu_jtag_debug_module_tck.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: cpu_jtag_debug_module_tck
Info: Elaborating entity "cpu_jtag_debug_module_tck" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck"
Info: Elaborating entity "altera_std_synchronizer" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer"
Warning: Using design file cpu_jtag_debug_module_sysclk.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: cpu_jtag_debug_module_sysclk
Info: Elaborating entity "cpu_jtag_debug_module_sysclk" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk"
Info: Elaborating entity "sld_virtual_jtag_basic" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy"
Info: Elaborating entity "sld_virtual_jtag_impl" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst"
Info: Elaborating entity "irm_avalon_slave_arbitrator" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|irm_avalon_slave_arbitrator:the_irm_avalon_slave"
Info: Elaborating entity "irm" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|irm:the_irm"
Info: Elaborating entity "TERASIC_IRM" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|irm:the_irm|TERASIC_IRM:irm"
Info: Elaborating entity "IRDA_RECEIVE_Terasic" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|irm:the_irm|TERASIC_IRM:irm|IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst"
Info: Elaborating entity "jtag_uart_avalon_jtag_slave_arbitrator" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave"
Warning: Using design file jtag_uart.v, which is not specified as a design file for the current project, but contains definitions for 7 design units and 7 entities in project
    Info: Found entity 1: jtag_uart_log_module
    Info: Found entity 2: jtag_uart_sim_scfifo_w
    Info: Found entity 3: jtag_uart_scfifo_w
    Info: Found entity 4: jtag_uart_drom_module
    Info: Found entity 5: jtag_uart_sim_scfifo_r
    Info: Found entity 6: jtag_uart_scfifo_r
    Info: Found entity 7: jtag_uart
Info: Elaborating entity "jtag_uart" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|jtag_uart:the_jtag_uart"
Info: Elaborating entity "jtag_uart_scfifo_w" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w"
Info: Elaborating entity "scfifo" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo"
Info: Elaborated megafunction instantiation "tPad_Starter_SOPC:tPad_Starter_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo"
Info: Instantiated megafunction "tPad_Starter_SOPC:tPad_Starter_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo" with the following parameter:
    Info: Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info: Parameter "lpm_numwords" = "64"
    Info: Parameter "lpm_showahead" = "OFF"
    Info: Parameter "lpm_type" = "scfifo"
    Info: Parameter "lpm_width" = "8"
    Info: Parameter "lpm_widthu" = "6"
    Info: Parameter "overflow_checking" = "OFF"
    Info: Parameter "underflow_checking" = "OFF"
    Info: Parameter "use_eab" = "ON"
Info: Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf
    Info: Found entity 1: scfifo_jr21
Info: Elaborating entity "scfifo_jr21" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/a_dpfifo_q131.tdf
    Info: Found entity 1: a_dpfifo_q131
Info: Elaborating entity "a_dpfifo_q131" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo"
Info: Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info: Found entity 1: a_fefifo_7cf
Info: Elaborating entity "a_fefifo_7cf" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state"
Info: Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf
    Info: Found entity 1: cntr_do7
Info: Elaborating entity "cntr_do7" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw"
Info: Found 1 design units, including 1 entities, in source file db/dpram_nl21.tdf
    Info: Found entity 1: dpram_nl21
Info: Elaborating entity "dpram_nl21" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_r1m1.tdf
    Info: Found entity 1: altsyncram_r1m1
Info: Elaborating entity "altsyncram_r1m1" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1"
Info: Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf
    Info: Found entity 1: cntr_1ob
Info: Elaborating entity "cntr_1ob" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count"
Info: Elaborating entity "jtag_uart_scfifo_r" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r"
Info: Elaborating entity "alt_jtag_atlantic" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic"
Info: Elaborated megafunction instantiation "tPad_Starter_SOPC:tPad_Starter_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic"
Info: Instantiated megafunction "tPad_Starter_SOPC:tPad_Starter_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic" with the following parameter:
    Info: Parameter "INSTANCE_ID" = "0"
    Info: Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info: Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info: Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info: Elaborating entity "lcd_control_slave_arbitrator" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|lcd_control_slave_arbitrator:the_lcd_control_slave"
Warning: Using design file lcd.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: lcd
Info: Elaborating entity "lcd" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|lcd:the_lcd"
Info: Elaborating entity "lcd_64_to_32_bits_dfa_in_arbitrator" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|lcd_64_to_32_bits_dfa_in_arbitrator:the_lcd_64_to_32_bits_dfa_in"
Info: Elaborating entity "lcd_64_to_32_bits_dfa_out_arbitrator" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|lcd_64_to_32_bits_dfa_out_arbitrator:the_lcd_64_to_32_bits_dfa_out"
Warning: Using design file lcd_64_to_32_bits_dfa.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: lcd_64_to_32_bits_dfa
Info: Elaborating entity "lcd_64_to_32_bits_dfa" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|lcd_64_to_32_bits_dfa:the_lcd_64_to_32_bits_dfa"
Warning (10036): Verilog HDL or VHDL warning at lcd_64_to_32_bits_dfa.v(33): object "state_read_addr" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at lcd_64_to_32_bits_dfa.v(38): object "state_d1" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at lcd_64_to_32_bits_dfa.v(40): object "in_ready_d1" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at lcd_64_to_32_bits_dfa.v(65): object "b_startofpacket_wire" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at lcd_64_to_32_bits_dfa.v(72): object "mem_readdata0" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at lcd_64_to_32_bits_dfa.v(77): object "mem_readdata1" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at lcd_64_to_32_bits_dfa.v(82): object "mem_readdata2" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at lcd_64_to_32_bits_dfa.v(87): object "mem_readdata3" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at lcd_64_to_32_bits_dfa.v(92): object "mem_readdata4" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at lcd_64_to_32_bits_dfa.v(97): object "mem_readdata5" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at lcd_64_to_32_bits_dfa.v(102): object "mem_readdata6" assigned a value but never read
Warning (10858): Verilog HDL warning at lcd_64_to_32_bits_dfa.v(109): object state_waitrequest used but never assigned
Warning (10036): Verilog HDL or VHDL warning at lcd_64_to_32_bits_dfa.v(110): object "state_waitrequest_d1" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at lcd_64_to_32_bits_dfa.v(113): object "out_channel" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at lcd_64_to_32_bits_dfa.v(117): object "out_error" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at lcd_64_to_32_bits_dfa.v(291): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at lcd_64_to_32_bits_dfa.v(311): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at lcd_64_to_32_bits_dfa.v(330): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at lcd_64_to_32_bits_dfa.v(350): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at lcd_64_to_32_bits_dfa.v(369): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at lcd_64_to_32_bits_dfa.v(389): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at lcd_64_to_32_bits_dfa.v(408): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at lcd_64_to_32_bits_dfa.v(428): truncated value with size 32 to match size of target (2)
Info: Elaborating entity "lcd_pixel_converter_in_arbitrator" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|lcd_pixel_converter_in_arbitrator:the_lcd_pixel_converter_in"
Info: Elaborating entity "lcd_pixel_converter_out_arbitrator" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|lcd_pixel_converter_out_arbitrator:the_lcd_pixel_converter_out"
Info: Elaborating entity "lcd_pixel_converter" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|lcd_pixel_converter:the_lcd_pixel_converter"
Info: Elaborating entity "altera_avalon_pixel_converter" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|lcd_pixel_converter:the_lcd_pixel_converter|altera_avalon_pixel_converter:lcd_pixel_converter"
Warning (10230): Verilog HDL assignment warning at altera_avalon_pixel_converter.v(93): truncated value with size 2 to match size of target (1)
Info: Elaborating entity "lcd_pixel_fifo_in_arbitrator" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|lcd_pixel_fifo_in_arbitrator:the_lcd_pixel_fifo_in"
Info: Elaborating entity "lcd_pixel_fifo_out_arbitrator" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|lcd_pixel_fifo_out_arbitrator:the_lcd_pixel_fifo_out"
Warning: Using design file lcd_pixel_fifo.v, which is not specified as a design file for the current project, but contains definitions for 3 design units and 3 entities in project
    Info: Found entity 1: lcd_pixel_fifo_dual_clock_fifo
    Info: Found entity 2: lcd_pixel_fifo_dcfifo_with_controls
    Info: Found entity 3: lcd_pixel_fifo
Info: Elaborating entity "lcd_pixel_fifo" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|lcd_pixel_fifo:the_lcd_pixel_fifo"
Info: Elaborating entity "lcd_pixel_fifo_dcfifo_with_controls" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|lcd_pixel_fifo:the_lcd_pixel_fifo|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls"
Info: Elaborating entity "lcd_pixel_fifo_dual_clock_fifo" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|lcd_pixel_fifo:the_lcd_pixel_fifo|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo"
Info: Elaborating entity "dcfifo" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|lcd_pixel_fifo:the_lcd_pixel_fifo|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo"
Info: Elaborated megafunction instantiation "tPad_Starter_SOPC:tPad_Starter_inst|lcd_pixel_fifo:the_lcd_pixel_fifo|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo"
Info: Instantiated megafunction "tPad_Starter_SOPC:tPad_Starter_inst|lcd_pixel_fifo:the_lcd_pixel_fifo|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo" with the following parameter:
    Info: Parameter "add_ram_output_register" = "OFF"
    Info: Parameter "clocks_are_synchronized" = "FALSE"
    Info: Parameter "intended_device_family" = "CYCLONEIVE"
    Info: Parameter "lpm_numwords" = "128"
    Info: Parameter "lpm_showahead" = "OFF"
    Info: Parameter "lpm_type" = "dcfifo"
    Info: Parameter "lpm_width" = "69"
    Info: Parameter "lpm_widthu" = "7"
    Info: Parameter "overflow_checking" = "ON"
    Info: Parameter "underflow_checking" = "ON"
    Info: Parameter "use_eab" = "ON"
Warning: Assertion warning: Number of metastability protection registers is not specified. Based on the parameter value CLOCKS_ARE_SYNCHRONIZED=FALSE, the synchronization register chain length between read and write clock domains will be 2
Info: Found 1 design units, including 1 entities, in source file db/dcfifo_l4j1.tdf
    Info: Found entity 1: dcfifo_l4j1
Info: Elaborating entity "dcfifo_l4j1" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|lcd_pixel_fifo:the_lcd_pixel_fifo|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_l4j1:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/a_gray2bin_tgb.tdf
    Info: Found entity 1: a_gray2bin_tgb
Info: Elaborating entity "a_gray2bin_tgb" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|lcd_pixel_fifo:the_lcd_pixel_fifo|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_l4j1:auto_generated|a_gray2bin_tgb:wrptr_g_gray2bin"
Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_s57.tdf
    Info: Found entity 1: a_graycounter_s57
Info: Elaborating entity "a_graycounter_s57" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|lcd_pixel_fifo:the_lcd_pixel_fifo|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_l4j1:auto_generated|a_graycounter_s57:rdptr_g1p"
Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_qjc.tdf
    Info: Found entity 1: a_graycounter_qjc
Info: Elaborating entity "a_graycounter_qjc" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|lcd_pixel_fifo:the_lcd_pixel_fifo|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_l4j1:auto_generated|a_graycounter_qjc:wrptr_g1p"
Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_njc.tdf
    Info: Found entity 1: a_graycounter_njc
Info: Elaborating entity "a_graycounter_njc" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|lcd_pixel_fifo:the_lcd_pixel_fifo|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_l4j1:auto_generated|a_graycounter_njc:wrptr_gp"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_ak31.tdf
    Info: Found entity 1: altsyncram_ak31
Info: Elaborating entity "altsyncram_ak31" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|lcd_pixel_fifo:the_lcd_pixel_fifo|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_l4j1:auto_generated|altsyncram_ak31:fifo_ram"
Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_lkd.tdf
    Info: Found entity 1: alt_synch_pipe_lkd
Info: Elaborating entity "alt_synch_pipe_lkd" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|lcd_pixel_fifo:the_lcd_pixel_fifo|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_l4j1:auto_generated|alt_synch_pipe_lkd:rs_dgwp"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_ld9.tdf
    Info: Found entity 1: dffpipe_ld9
Info: Elaborating entity "dffpipe_ld9" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|lcd_pixel_fifo:the_lcd_pixel_fifo|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_l4j1:auto_generated|alt_synch_pipe_lkd:rs_dgwp|dffpipe_ld9:dffpipe15"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_md9.tdf
    Info: Found entity 1: dffpipe_md9
Info: Elaborating entity "dffpipe_md9" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|lcd_pixel_fifo:the_lcd_pixel_fifo|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_l4j1:auto_generated|dffpipe_md9:ws_brp"
Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_mkd.tdf
    Info: Found entity 1: alt_synch_pipe_mkd
Info: Elaborating entity "alt_synch_pipe_mkd" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|lcd_pixel_fifo:the_lcd_pixel_fifo|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_l4j1:auto_generated|alt_synch_pipe_mkd:ws_dgrp"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_nd9.tdf
    Info: Found entity 1: dffpipe_nd9
Info: Elaborating entity "dffpipe_nd9" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|lcd_pixel_fifo:the_lcd_pixel_fifo|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_l4j1:auto_generated|alt_synch_pipe_mkd:ws_dgrp|dffpipe_nd9:dffpipe19"
Info: Found 1 design units, including 1 entities, in source file db/cmpr_e66.tdf
    Info: Found entity 1: cmpr_e66
Info: Elaborating entity "cmpr_e66" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|lcd_pixel_fifo:the_lcd_pixel_fifo|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_l4j1:auto_generated|cmpr_e66:rdempty_eq_comp"
Info: Elaborating entity "lcd_sgdma_csr_arbitrator" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma_csr_arbitrator:the_lcd_sgdma_csr"
Info: Elaborating entity "lcd_sgdma_descriptor_read_arbitrator" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma_descriptor_read_arbitrator:the_lcd_sgdma_descriptor_read"
Info: Elaborating entity "lcd_sgdma_descriptor_write_arbitrator" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma_descriptor_write_arbitrator:the_lcd_sgdma_descriptor_write"
Info: Elaborating entity "lcd_sgdma_m_read_arbitrator" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma_m_read_arbitrator:the_lcd_sgdma_m_read"
Info: Elaborating entity "lcd_sgdma_out_arbitrator" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma_out_arbitrator:the_lcd_sgdma_out"
Warning: Using design file lcd_sgdma.v, which is not specified as a design file for the current project, but contains definitions for 13 design units and 13 entities in project
    Info: Found entity 1: control_status_slave_which_resides_within_lcd_sgdma
    Info: Found entity 2: descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo
    Info: Found entity 3: descriptor_read_which_resides_within_lcd_sgdma
    Info: Found entity 4: descriptor_write_which_resides_within_lcd_sgdma
    Info: Found entity 5: lcd_sgdma_chain
    Info: Found entity 6: lcd_sgdma_command_grabber
    Info: Found entity 7: lcd_sgdma_m_read
    Info: Found entity 8: lcd_sgdma_m_readfifo_m_readfifo
    Info: Found entity 9: lcd_sgdma_m_readfifo
    Info: Found entity 10: lcd_sgdma_command_fifo
    Info: Found entity 11: lcd_sgdma_desc_address_fifo
    Info: Found entity 12: lcd_sgdma_status_token_fifo
    Info: Found entity 13: lcd_sgdma
Info: Elaborating entity "lcd_sgdma" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma"
Info: Elaborating entity "lcd_sgdma_chain" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain"
Info: Elaborating entity "control_status_slave_which_resides_within_lcd_sgdma" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|control_status_slave_which_resides_within_lcd_sgdma:the_control_status_slave_which_resides_within_lcd_sgdma"
Info: Elaborating entity "descriptor_read_which_resides_within_lcd_sgdma" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma"
Info: Elaborating entity "descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo"
Info: Elaborating entity "scfifo" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo|scfifo:descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo_controlbitsfifo"
Info: Elaborated megafunction instantiation "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo|scfifo:descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo_controlbitsfifo"
Info: Instantiated megafunction "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo|scfifo:descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo_controlbitsfifo" with the following parameter:
    Info: Parameter "add_ram_output_register" = "ON"
    Info: Parameter "intended_device_family" = "CYCLONEIVE"
    Info: Parameter "lpm_numwords" = "2"
    Info: Parameter "lpm_showahead" = "OFF"
    Info: Parameter "lpm_type" = "scfifo"
    Info: Parameter "lpm_width" = "7"
    Info: Parameter "lpm_widthu" = "1"
    Info: Parameter "overflow_checking" = "ON"
    Info: Parameter "underflow_checking" = "ON"
    Info: Parameter "use_eab" = "OFF"
Info: Elaborating entity "a_fffifo" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo|scfifo:descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo"
Info: Elaborated megafunction instantiation "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo|scfifo:descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo", which is child of megafunction instantiation "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo|scfifo:descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo_controlbitsfifo"
Info: Elaborating entity "lpm_ff" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo|scfifo:descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]"
Info: Elaborated megafunction instantiation "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo|scfifo:descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]", which is child of megafunction instantiation "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo|scfifo:descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo_controlbitsfifo"
Info: Elaborating entity "lpm_mux" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo|scfifo:descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux"
Info: Elaborated megafunction instantiation "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo|scfifo:descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux", which is child of megafunction instantiation "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo|scfifo:descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo_controlbitsfifo"
Info: Found 1 design units, including 1 entities, in source file db/mux_drc.tdf
    Info: Found entity 1: mux_drc
Info: Elaborating entity "mux_drc" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo|scfifo:descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux|mux_drc:auto_generated"
Info: Elaborating entity "lpm_counter" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo|scfifo:descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|lpm_counter:rd_ptr"
Info: Elaborated megafunction instantiation "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo|scfifo:descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|lpm_counter:rd_ptr", which is child of megafunction instantiation "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo|scfifo:descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo_controlbitsfifo"
Info: Found 1 design units, including 1 entities, in source file db/cntr_0bf.tdf
    Info: Found entity 1: cntr_0bf
Info: Elaborating entity "cntr_0bf" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo|scfifo:descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_0bf:auto_generated"
Info: Elaborating entity "a_fefifo" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo|scfifo:descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|a_fefifo:fifo_state"
Info: Elaborated megafunction instantiation "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo|scfifo:descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|a_fefifo:fifo_state", which is child of megafunction instantiation "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo|scfifo:descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo_controlbitsfifo"
Info: Elaborating entity "lpm_compare" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo|scfifo:descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_empty_compare"
Info: Elaborated megafunction instantiation "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo|scfifo:descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_empty_compare", which is child of megafunction instantiation "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo|scfifo:descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo_controlbitsfifo"
Info: Found 1 design units, including 1 entities, in source file db/cmpr_6fg.tdf
    Info: Found entity 1: cmpr_6fg
Info: Elaborating entity "cmpr_6fg" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo|scfifo:descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_empty_compare|cmpr_6fg:auto_generated"
Info: Elaborating entity "lpm_compare" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo|scfifo:descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_full_compare"
Info: Elaborated megafunction instantiation "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo|scfifo:descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_full_compare", which is child of megafunction instantiation "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo|scfifo:descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo_controlbitsfifo"
Info: Elaborating entity "descriptor_write_which_resides_within_lcd_sgdma" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_write_which_resides_within_lcd_sgdma:the_descriptor_write_which_resides_within_lcd_sgdma"
Info: Elaborating entity "lcd_sgdma_command_grabber" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_command_grabber:the_lcd_sgdma_command_grabber"
Info: Elaborating entity "lcd_sgdma_m_read" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_m_read:the_lcd_sgdma_m_read"
Info (10264): Verilog HDL Case Statement information at lcd_sgdma.v(1328): all case item expressions in this case statement are onehot
Info: Elaborating entity "lcd_sgdma_m_readfifo" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo"
Info: Elaborating entity "lcd_sgdma_m_readfifo_m_readfifo" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo|lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo"
Info: Elaborating entity "scfifo" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo|lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo|scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo"
Info: Elaborated megafunction instantiation "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo|lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo|scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo"
Info: Instantiated megafunction "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo|lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo|scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo" with the following parameter:
    Info: Parameter "add_ram_output_register" = "ON"
    Info: Parameter "intended_device_family" = "CYCLONEIVE"
    Info: Parameter "lpm_numwords" = "32"
    Info: Parameter "lpm_showahead" = "OFF"
    Info: Parameter "lpm_type" = "scfifo"
    Info: Parameter "lpm_width" = "69"
    Info: Parameter "lpm_widthu" = "5"
    Info: Parameter "overflow_checking" = "ON"
    Info: Parameter "underflow_checking" = "ON"
    Info: Parameter "use_eab" = "ON"
Info: Found 1 design units, including 1 entities, in source file db/scfifo_dv31.tdf
    Info: Found entity 1: scfifo_dv31
Info: Elaborating entity "scfifo_dv31" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo|lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo|scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_dv31:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/a_dpfifo_k541.tdf
    Info: Found entity 1: a_dpfifo_k541
Info: Elaborating entity "a_dpfifo_k541" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo|lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo|scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_dv31:auto_generated|a_dpfifo_k541:dpfifo"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_5vd1.tdf
    Info: Found entity 1: altsyncram_5vd1
Info: Elaborating entity "altsyncram_5vd1" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo|lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo|scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_dv31:auto_generated|a_dpfifo_k541:dpfifo|altsyncram_5vd1:FIFOram"
Info: Found 1 design units, including 1 entities, in source file db/cmpr_is8.tdf
    Info: Found entity 1: cmpr_is8
Info: Elaborating entity "cmpr_is8" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo|lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo|scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_dv31:auto_generated|a_dpfifo_k541:dpfifo|cmpr_is8:almost_full_comparer"
Info: Elaborating entity "cmpr_is8" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo|lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo|scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_dv31:auto_generated|a_dpfifo_k541:dpfifo|cmpr_is8:two_comparison"
Info: Found 1 design units, including 1 entities, in source file db/cntr_vnb.tdf
    Info: Found entity 1: cntr_vnb
Info: Elaborating entity "cntr_vnb" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo|lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo|scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_dv31:auto_generated|a_dpfifo_k541:dpfifo|cntr_vnb:rd_ptr_msb"
Info: Found 1 design units, including 1 entities, in source file db/cntr_co7.tdf
    Info: Found entity 1: cntr_co7
Info: Elaborating entity "cntr_co7" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo|lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo|scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_dv31:auto_generated|a_dpfifo_k541:dpfifo|cntr_co7:usedw_counter"
Info: Found 1 design units, including 1 entities, in source file db/cntr_0ob.tdf
    Info: Found entity 1: cntr_0ob
Info: Elaborating entity "cntr_0ob" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo|lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo|scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_dv31:auto_generated|a_dpfifo_k541:dpfifo|cntr_0ob:wr_ptr"
Info: Elaborating entity "lcd_sgdma_command_fifo" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo"
Info: Elaborating entity "scfifo" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo|scfifo:lcd_sgdma_command_fifo_command_fifo"
Info: Elaborated megafunction instantiation "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo|scfifo:lcd_sgdma_command_fifo_command_fifo"
Info: Instantiated megafunction "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo|scfifo:lcd_sgdma_command_fifo_command_fifo" with the following parameter:
    Info: Parameter "add_ram_output_register" = "ON"
    Info: Parameter "intended_device_family" = "CYCLONEIVE"
    Info: Parameter "lpm_numwords" = "2"
    Info: Parameter "lpm_showahead" = "OFF"
    Info: Parameter "lpm_type" = "scfifo"
    Info: Parameter "lpm_width" = "104"
    Info: Parameter "lpm_widthu" = "1"
    Info: Parameter "overflow_checking" = "ON"
    Info: Parameter "underflow_checking" = "ON"
    Info: Parameter "use_eab" = "ON"
Info: Found 1 design units, including 1 entities, in source file db/scfifo_kc31.tdf
    Info: Found entity 1: scfifo_kc31
Info: Elaborating entity "scfifo_kc31" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo|scfifo:lcd_sgdma_command_fifo_command_fifo|scfifo_kc31:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/a_dpfifo_ri31.tdf
    Info: Found entity 1: a_dpfifo_ri31
Info: Elaborating entity "a_dpfifo_ri31" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo|scfifo:lcd_sgdma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_3ud1.tdf
    Info: Found entity 1: altsyncram_3ud1
Info: Elaborating entity "altsyncram_3ud1" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo|scfifo:lcd_sgdma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_3ud1:FIFOram"
Info: Found 1 design units, including 1 entities, in source file db/cmpr_es8.tdf
    Info: Found entity 1: cmpr_es8
Info: Elaborating entity "cmpr_es8" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo|scfifo:lcd_sgdma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|cmpr_es8:almost_full_comparer"
Info: Found 1 design units, including 1 entities, in source file db/cntr_8o7.tdf
    Info: Found entity 1: cntr_8o7
Info: Elaborating entity "cntr_8o7" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo|scfifo:lcd_sgdma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|cntr_8o7:usedw_counter"
Info: Found 1 design units, including 1 entities, in source file db/cntr_snb.tdf
    Info: Found entity 1: cntr_snb
Info: Elaborating entity "cntr_snb" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo|scfifo:lcd_sgdma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|cntr_snb:wr_ptr"
Info: Elaborating entity "lcd_sgdma_desc_address_fifo" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_desc_address_fifo:the_lcd_sgdma_desc_address_fifo"
Info: Elaborating entity "scfifo" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_desc_address_fifo:the_lcd_sgdma_desc_address_fifo|scfifo:lcd_sgdma_desc_address_fifo_desc_address_fifo"
Info: Elaborated megafunction instantiation "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_desc_address_fifo:the_lcd_sgdma_desc_address_fifo|scfifo:lcd_sgdma_desc_address_fifo_desc_address_fifo"
Info: Instantiated megafunction "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_desc_address_fifo:the_lcd_sgdma_desc_address_fifo|scfifo:lcd_sgdma_desc_address_fifo_desc_address_fifo" with the following parameter:
    Info: Parameter "add_ram_output_register" = "ON"
    Info: Parameter "intended_device_family" = "CYCLONEIVE"
    Info: Parameter "lpm_numwords" = "2"
    Info: Parameter "lpm_showahead" = "OFF"
    Info: Parameter "lpm_type" = "scfifo"
    Info: Parameter "lpm_width" = "32"
    Info: Parameter "lpm_widthu" = "1"
    Info: Parameter "overflow_checking" = "ON"
    Info: Parameter "underflow_checking" = "ON"
    Info: Parameter "use_eab" = "OFF"
Info: Elaborating entity "a_fffifo" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_desc_address_fifo:the_lcd_sgdma_desc_address_fifo|scfifo:lcd_sgdma_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo"
Info: Elaborated megafunction instantiation "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_desc_address_fifo:the_lcd_sgdma_desc_address_fifo|scfifo:lcd_sgdma_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo", which is child of megafunction instantiation "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_desc_address_fifo:the_lcd_sgdma_desc_address_fifo|scfifo:lcd_sgdma_desc_address_fifo_desc_address_fifo"
Info: Elaborating entity "lpm_ff" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_desc_address_fifo:the_lcd_sgdma_desc_address_fifo|scfifo:lcd_sgdma_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]"
Info: Elaborated megafunction instantiation "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_desc_address_fifo:the_lcd_sgdma_desc_address_fifo|scfifo:lcd_sgdma_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]", which is child of megafunction instantiation "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_desc_address_fifo:the_lcd_sgdma_desc_address_fifo|scfifo:lcd_sgdma_desc_address_fifo_desc_address_fifo"
Info: Elaborating entity "lpm_mux" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_desc_address_fifo:the_lcd_sgdma_desc_address_fifo|scfifo:lcd_sgdma_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux"
Info: Elaborated megafunction instantiation "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_desc_address_fifo:the_lcd_sgdma_desc_address_fifo|scfifo:lcd_sgdma_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux", which is child of megafunction instantiation "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_desc_address_fifo:the_lcd_sgdma_desc_address_fifo|scfifo:lcd_sgdma_desc_address_fifo_desc_address_fifo"
Info: Found 1 design units, including 1 entities, in source file db/mux_rsc.tdf
    Info: Found entity 1: mux_rsc
Info: Elaborating entity "mux_rsc" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_desc_address_fifo:the_lcd_sgdma_desc_address_fifo|scfifo:lcd_sgdma_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux|mux_rsc:auto_generated"
Info: Elaborating entity "lcd_sgdma_status_token_fifo" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_status_token_fifo:the_lcd_sgdma_status_token_fifo"
Info: Elaborating entity "scfifo" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_status_token_fifo:the_lcd_sgdma_status_token_fifo|scfifo:lcd_sgdma_status_token_fifo_status_token_fifo"
Info: Elaborated megafunction instantiation "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_status_token_fifo:the_lcd_sgdma_status_token_fifo|scfifo:lcd_sgdma_status_token_fifo_status_token_fifo"
Info: Instantiated megafunction "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_status_token_fifo:the_lcd_sgdma_status_token_fifo|scfifo:lcd_sgdma_status_token_fifo_status_token_fifo" with the following parameter:
    Info: Parameter "add_ram_output_register" = "ON"
    Info: Parameter "intended_device_family" = "CYCLONEIVE"
    Info: Parameter "lpm_numwords" = "2"
    Info: Parameter "lpm_showahead" = "OFF"
    Info: Parameter "lpm_type" = "scfifo"
    Info: Parameter "lpm_width" = "24"
    Info: Parameter "lpm_widthu" = "1"
    Info: Parameter "overflow_checking" = "ON"
    Info: Parameter "underflow_checking" = "ON"
    Info: Parameter "use_eab" = "ON"
Info: Found 1 design units, including 1 entities, in source file db/scfifo_5b31.tdf
    Info: Found entity 1: scfifo_5b31
Info: Elaborating entity "scfifo_5b31" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_status_token_fifo:the_lcd_sgdma_status_token_fifo|scfifo:lcd_sgdma_status_token_fifo_status_token_fifo|scfifo_5b31:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/a_dpfifo_ch31.tdf
    Info: Found entity 1: a_dpfifo_ch31
Info: Elaborating entity "a_dpfifo_ch31" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_status_token_fifo:the_lcd_sgdma_status_token_fifo|scfifo:lcd_sgdma_status_token_fifo_status_token_fifo|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_5rd1.tdf
    Info: Found entity 1: altsyncram_5rd1
Info: Elaborating entity "altsyncram_5rd1" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_status_token_fifo:the_lcd_sgdma_status_token_fifo|scfifo:lcd_sgdma_status_token_fifo_status_token_fifo|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|altsyncram_5rd1:FIFOram"
Info: Elaborating entity "lcd_ta_fifo_to_dfa_in_arbitrator" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|lcd_ta_fifo_to_dfa_in_arbitrator:the_lcd_ta_fifo_to_dfa_in"
Info: Elaborating entity "lcd_ta_fifo_to_dfa_out_arbitrator" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|lcd_ta_fifo_to_dfa_out_arbitrator:the_lcd_ta_fifo_to_dfa_out"
Warning: Using design file lcd_ta_fifo_to_dfa.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: lcd_ta_fifo_to_dfa
Info: Elaborating entity "lcd_ta_fifo_to_dfa" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|lcd_ta_fifo_to_dfa:the_lcd_ta_fifo_to_dfa"
Warning: Using design file lcd_ta_fifo_to_dfa_fifo.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: lcd_ta_fifo_to_dfa_fifo
Info: Elaborating entity "lcd_ta_fifo_to_dfa_fifo" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|lcd_ta_fifo_to_dfa:the_lcd_ta_fifo_to_dfa|lcd_ta_fifo_to_dfa_fifo:lcd_ta_fifo_to_dfa_fifo"
Warning (10230): Verilog HDL assignment warning at lcd_ta_fifo_to_dfa_fifo.v(49): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at lcd_ta_fifo_to_dfa_fifo.v(50): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at lcd_ta_fifo_to_dfa_fifo.v(54): truncated value with size 32 to match size of target (4)
Info: Elaborating entity "lcd_ta_sgdma_to_fifo_in_arbitrator" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|lcd_ta_sgdma_to_fifo_in_arbitrator:the_lcd_ta_sgdma_to_fifo_in"
Info: Elaborating entity "lcd_ta_sgdma_to_fifo_out_arbitrator" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|lcd_ta_sgdma_to_fifo_out_arbitrator:the_lcd_ta_sgdma_to_fifo_out"
Warning: Using design file lcd_ta_sgdma_to_fifo.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: lcd_ta_sgdma_to_fifo
Info: Elaborating entity "lcd_ta_sgdma_to_fifo" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|lcd_ta_sgdma_to_fifo:the_lcd_ta_sgdma_to_fifo"
Info: Elaborating entity "onchip_mem_s1_arbitrator" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|onchip_mem_s1_arbitrator:the_onchip_mem_s1"
Warning: Using design file onchip_mem.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: onchip_mem
Info: Elaborating entity "onchip_mem" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|onchip_mem:the_onchip_mem"
Info: Elaborating entity "altsyncram" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|onchip_mem:the_onchip_mem|altsyncram:the_altsyncram"
Info: Elaborated megafunction instantiation "tPad_Starter_SOPC:tPad_Starter_inst|onchip_mem:the_onchip_mem|altsyncram:the_altsyncram"
Info: Instantiated megafunction "tPad_Starter_SOPC:tPad_Starter_inst|onchip_mem:the_onchip_mem|altsyncram:the_altsyncram" with the following parameter:
    Info: Parameter "byte_size" = "8"
    Info: Parameter "init_file" = "onchip_mem.hex"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "maximum_depth" = "65536"
    Info: Parameter "numwords_a" = "65536"
    Info: Parameter "operation_mode" = "SINGLE_PORT"
    Info: Parameter "outdata_reg_a" = "UNREGISTERED"
    Info: Parameter "ram_block_type" = "AUTO"
    Info: Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info: Parameter "width_a" = "32"
    Info: Parameter "width_byteena_a" = "4"
    Info: Parameter "widthad_a" = "16"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_grb1.tdf
    Info: Found entity 1: altsyncram_grb1
Info: Elaborating entity "altsyncram_grb1" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|onchip_mem:the_onchip_mem|altsyncram:the_altsyncram|altsyncram_grb1:auto_generated"
Warning: Width of data items in "onchip_mem.hex" is greater than the memory width. Wrapping data items to subsequent addresses. Found 8192 warnings, reporting 10
    Warning: Data at line (2) of memory initialization file "onchip_mem.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses.
    Warning: Data at line (3) of memory initialization file "onchip_mem.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses.
    Warning: Data at line (4) of memory initialization file "onchip_mem.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses.
    Warning: Data at line (5) of memory initialization file "onchip_mem.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses.
    Warning: Data at line (6) of memory initialization file "onchip_mem.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses.
    Warning: Data at line (7) of memory initialization file "onchip_mem.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses.
    Warning: Data at line (8) of memory initialization file "onchip_mem.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses.
    Warning: Data at line (9) of memory initialization file "onchip_mem.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses.
    Warning: Data at line (10) of memory initialization file "onchip_mem.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses.
    Warning: Data at line (11) of memory initialization file "onchip_mem.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses.
Info: Found 1 design units, including 1 entities, in source file db/decode_rsa.tdf
    Info: Found entity 1: decode_rsa
Info: Elaborating entity "decode_rsa" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|onchip_mem:the_onchip_mem|altsyncram:the_altsyncram|altsyncram_grb1:auto_generated|decode_rsa:decode3"
Info: Found 1 design units, including 1 entities, in source file db/mux_oob.tdf
    Info: Found entity 1: mux_oob
Info: Elaborating entity "mux_oob" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|onchip_mem:the_onchip_mem|altsyncram:the_altsyncram|altsyncram_grb1:auto_generated|mux_oob:mux2"
Info: Elaborating entity "sd_clk_s1_arbitrator" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|sd_clk_s1_arbitrator:the_sd_clk_s1"
Warning: Using design file sd_clk.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: sd_clk
Info: Elaborating entity "sd_clk" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|sd_clk:the_sd_clk"
Info: Elaborating entity "sd_cmd_s1_arbitrator" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|sd_cmd_s1_arbitrator:the_sd_cmd_s1"
Warning: Using design file sd_cmd.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: sd_cmd
Info: Elaborating entity "sd_cmd" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|sd_cmd:the_sd_cmd"
Info: Elaborating entity "sd_dat_s1_arbitrator" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|sd_dat_s1_arbitrator:the_sd_dat_s1"
Warning: Using design file sd_dat.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: sd_dat
Info: Elaborating entity "sd_dat" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|sd_dat:the_sd_dat"
Info: Elaborating entity "sd_wp_n_s1_arbitrator" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|sd_wp_n_s1_arbitrator:the_sd_wp_n_s1"
Warning: Using design file sd_wp_n.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: sd_wp_n
Info: Elaborating entity "sd_wp_n" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|sd_wp_n:the_sd_wp_n"
Info: Elaborating entity "sdram_s1_arbitrator" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|sdram_s1_arbitrator:the_sdram_s1"
Info: Elaborating entity "rdv_fifo_for_cpu_data_master_to_sdram_s1_module" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_cpu_data_master_to_sdram_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_s1"
Info: Elaborating entity "rdv_fifo_for_lcd_sgdma_descriptor_read_to_sdram_s1_module" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_lcd_sgdma_descriptor_read_to_sdram_s1_module:rdv_fifo_for_lcd_sgdma_descriptor_read_to_sdram_s1"
Info: Elaborating entity "rdv_fifo_for_lcd_sgdma_m_read_to_sdram_s1_module" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_lcd_sgdma_m_read_to_sdram_s1_module:rdv_fifo_for_lcd_sgdma_m_read_to_sdram_s1"
Warning: Using design file sdram.v, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project
    Info: Found entity 1: sdram_input_efifo_module
    Info: Found entity 2: sdram
Info: Elaborating entity "sdram" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|sdram:the_sdram"
Info: Elaborating entity "sdram_input_efifo_module" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module"
Info: Elaborating entity "sysid_control_slave_arbitrator" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|sysid_control_slave_arbitrator:the_sysid_control_slave"
Warning: Using design file sysid.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: sysid
Info: Elaborating entity "sysid" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|sysid:the_sysid"
Info: Elaborating entity "tPad_Starter_SOPC_clock_0_in_arbitrator" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_0_in_arbitrator:the_tPad_Starter_SOPC_clock_0_in"
Info: Elaborating entity "tPad_Starter_SOPC_clock_0_out_arbitrator" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_0_out_arbitrator:the_tPad_Starter_SOPC_clock_0_out"
Warning: Using design file tpad_starter_sopc_clock_0.v, which is not specified as a design file for the current project, but contains definitions for 5 design units and 5 entities in project
    Info: Found entity 1: tPad_Starter_SOPC_clock_0_edge_to_pulse
    Info: Found entity 2: tPad_Starter_SOPC_clock_0_slave_FSM
    Info: Found entity 3: tPad_Starter_SOPC_clock_0_master_FSM
    Info: Found entity 4: tPad_Starter_SOPC_clock_0_bit_pipe
    Info: Found entity 5: tPad_Starter_SOPC_clock_0
Info: Elaborating entity "tPad_Starter_SOPC_clock_0" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_0:the_tPad_Starter_SOPC_clock_0"
Info: Elaborating entity "tPad_Starter_SOPC_clock_0_edge_to_pulse" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_0:the_tPad_Starter_SOPC_clock_0|tPad_Starter_SOPC_clock_0_edge_to_pulse:read_done_edge_to_pulse"
Info: Elaborating entity "tPad_Starter_SOPC_clock_0_slave_FSM" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_0:the_tPad_Starter_SOPC_clock_0|tPad_Starter_SOPC_clock_0_slave_FSM:slave_FSM"
Info: Elaborating entity "tPad_Starter_SOPC_clock_0_master_FSM" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_0:the_tPad_Starter_SOPC_clock_0|tPad_Starter_SOPC_clock_0_master_FSM:master_FSM"
Info: Elaborating entity "tPad_Starter_SOPC_clock_0_bit_pipe" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_0:the_tPad_Starter_SOPC_clock_0|tPad_Starter_SOPC_clock_0_bit_pipe:endofpacket_bit_pipe"
Info: Elaborating entity "tPad_Starter_SOPC_clock_1_in_arbitrator" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_1_in_arbitrator:the_tPad_Starter_SOPC_clock_1_in"
Info: Elaborating entity "tPad_Starter_SOPC_clock_1_out_arbitrator" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_1_out_arbitrator:the_tPad_Starter_SOPC_clock_1_out"
Warning: Using design file tpad_starter_sopc_clock_1.v, which is not specified as a design file for the current project, but contains definitions for 5 design units and 5 entities in project
    Info: Found entity 1: tPad_Starter_SOPC_clock_1_edge_to_pulse
    Info: Found entity 2: tPad_Starter_SOPC_clock_1_slave_FSM
    Info: Found entity 3: tPad_Starter_SOPC_clock_1_master_FSM
    Info: Found entity 4: tPad_Starter_SOPC_clock_1_bit_pipe
    Info: Found entity 5: tPad_Starter_SOPC_clock_1
Info: Elaborating entity "tPad_Starter_SOPC_clock_1" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_1:the_tPad_Starter_SOPC_clock_1"
Info: Elaborating entity "tPad_Starter_SOPC_clock_1_edge_to_pulse" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_1:the_tPad_Starter_SOPC_clock_1|tPad_Starter_SOPC_clock_1_edge_to_pulse:read_done_edge_to_pulse"
Info: Elaborating entity "tPad_Starter_SOPC_clock_1_slave_FSM" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_1:the_tPad_Starter_SOPC_clock_1|tPad_Starter_SOPC_clock_1_slave_FSM:slave_FSM"
Info: Elaborating entity "tPad_Starter_SOPC_clock_1_master_FSM" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_1:the_tPad_Starter_SOPC_clock_1|tPad_Starter_SOPC_clock_1_master_FSM:master_FSM"
Info: Elaborating entity "tPad_Starter_SOPC_clock_1_bit_pipe" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_1:the_tPad_Starter_SOPC_clock_1|tPad_Starter_SOPC_clock_1_bit_pipe:endofpacket_bit_pipe"
Info: Elaborating entity "timer_s1_arbitrator" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|timer_s1_arbitrator:the_timer_s1"
Warning: Using design file timer.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: timer
Info: Elaborating entity "timer" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|timer:the_timer"
Info: Elaborating entity "touch_panel_busy_s1_arbitrator" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|touch_panel_busy_s1_arbitrator:the_touch_panel_busy_s1"
Warning: Using design file touch_panel_busy.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: touch_panel_busy
Info: Elaborating entity "touch_panel_busy" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|touch_panel_busy:the_touch_panel_busy"
Info: Elaborating entity "touch_panel_penirq_n_s1_arbitrator" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|touch_panel_penirq_n_s1_arbitrator:the_touch_panel_penirq_n_s1"
Warning: Using design file touch_panel_penirq_n.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: touch_panel_penirq_n
Info: Elaborating entity "touch_panel_penirq_n" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|touch_panel_penirq_n:the_touch_panel_penirq_n"
Info: Elaborating entity "touch_panel_spi_spi_control_port_arbitrator" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|touch_panel_spi_spi_control_port_arbitrator:the_touch_panel_spi_spi_control_port"
Warning: Using design file touch_panel_spi.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: touch_panel_spi
Info: Elaborating entity "touch_panel_spi" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|touch_panel_spi:the_touch_panel_spi"
Info: Elaborating entity "tri_state_bridge_avalon_slave_arbitrator" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|tri_state_bridge_avalon_slave_arbitrator:the_tri_state_bridge_avalon_slave"
Info: Elaborating entity "vga_avalon_streaming_sink_arbitrator" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|vga_avalon_streaming_sink_arbitrator:the_vga_avalon_streaming_sink"
Info: Elaborating entity "vga" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|vga:the_vga"
Info: Elaborating entity "VGA_SINK" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|vga:the_vga|VGA_SINK:vga"
Info: Elaborating entity "vga_time_generator" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|vga:the_vga|VGA_SINK:vga|vga_time_generator:vga_time_generator_instance"
Warning (10230): Verilog HDL assignment warning at vga_time_generator.v(345): truncated value with size 32 to match size of target (12)
Info: Elaborating entity "tPad_Starter_SOPC_reset_clk_50_domain_synch_module" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_reset_clk_50_domain_synch_module:tPad_Starter_SOPC_reset_clk_50_domain_synch"
Info: Elaborating entity "tPad_Starter_SOPC_reset_altpll_sys_domain_synch_module" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_reset_altpll_sys_domain_synch_module:tPad_Starter_SOPC_reset_altpll_sys_domain_synch"
Info: Elaborating entity "tPad_Starter_SOPC_reset_altpll_io_domain_synch_module" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_reset_altpll_io_domain_synch_module:tPad_Starter_SOPC_reset_altpll_io_domain_synch"
Info: Elaborating entity "tPad_Starter_SOPC_reset_altpll_pclk_domain_synch_module" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_reset_altpll_pclk_domain_synch_module:tPad_Starter_SOPC_reset_altpll_pclk_domain_synch"
Info: Elaborating entity "tPad_Starter_SOPC_reset_altpll_sdcard_domain_synch_module" for hierarchy "tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_reset_altpll_sdcard_domain_synch_module:tPad_Starter_SOPC_reset_altpll_sdcard_domain_synch"
Warning: Synthesized away the following node(s):
    Warning: Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo|lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo|scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_dv31:auto_generated|a_dpfifo_k541:dpfifo|altsyncram_5vd1:FIFOram|q_b[0]"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo|lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo|scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_dv31:auto_generated|a_dpfifo_k541:dpfifo|altsyncram_5vd1:FIFOram|q_b[1]"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo|lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo|scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_dv31:auto_generated|a_dpfifo_k541:dpfifo|altsyncram_5vd1:FIFOram|q_b[8]"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo|lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo|scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_dv31:auto_generated|a_dpfifo_k541:dpfifo|altsyncram_5vd1:FIFOram|q_b[9]"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo|lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo|scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_dv31:auto_generated|a_dpfifo_k541:dpfifo|altsyncram_5vd1:FIFOram|q_b[16]"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo|lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo|scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_dv31:auto_generated|a_dpfifo_k541:dpfifo|altsyncram_5vd1:FIFOram|q_b[17]"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo|lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo|scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_dv31:auto_generated|a_dpfifo_k541:dpfifo|altsyncram_5vd1:FIFOram|q_b[24]"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo|lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo|scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_dv31:auto_generated|a_dpfifo_k541:dpfifo|altsyncram_5vd1:FIFOram|q_b[25]"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo|lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo|scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_dv31:auto_generated|a_dpfifo_k541:dpfifo|altsyncram_5vd1:FIFOram|q_b[26]"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo|lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo|scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_dv31:auto_generated|a_dpfifo_k541:dpfifo|altsyncram_5vd1:FIFOram|q_b[27]"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo|lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo|scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_dv31:auto_generated|a_dpfifo_k541:dpfifo|altsyncram_5vd1:FIFOram|q_b[28]"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo|lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo|scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_dv31:auto_generated|a_dpfifo_k541:dpfifo|altsyncram_5vd1:FIFOram|q_b[29]"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo|lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo|scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_dv31:auto_generated|a_dpfifo_k541:dpfifo|altsyncram_5vd1:FIFOram|q_b[30]"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo|lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo|scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_dv31:auto_generated|a_dpfifo_k541:dpfifo|altsyncram_5vd1:FIFOram|q_b[31]"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo|lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo|scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_dv31:auto_generated|a_dpfifo_k541:dpfifo|altsyncram_5vd1:FIFOram|q_b[32]"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo|lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo|scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_dv31:auto_generated|a_dpfifo_k541:dpfifo|altsyncram_5vd1:FIFOram|q_b[33]"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo|lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo|scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_dv31:auto_generated|a_dpfifo_k541:dpfifo|altsyncram_5vd1:FIFOram|q_b[40]"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo|lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo|scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_dv31:auto_generated|a_dpfifo_k541:dpfifo|altsyncram_5vd1:FIFOram|q_b[41]"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo|lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo|scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_dv31:auto_generated|a_dpfifo_k541:dpfifo|altsyncram_5vd1:FIFOram|q_b[48]"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo|lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo|scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_dv31:auto_generated|a_dpfifo_k541:dpfifo|altsyncram_5vd1:FIFOram|q_b[49]"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo|lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo|scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_dv31:auto_generated|a_dpfifo_k541:dpfifo|altsyncram_5vd1:FIFOram|q_b[56]"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo|lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo|scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_dv31:auto_generated|a_dpfifo_k541:dpfifo|altsyncram_5vd1:FIFOram|q_b[57]"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo|lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo|scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_dv31:auto_generated|a_dpfifo_k541:dpfifo|altsyncram_5vd1:FIFOram|q_b[58]"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo|lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo|scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_dv31:auto_generated|a_dpfifo_k541:dpfifo|altsyncram_5vd1:FIFOram|q_b[59]"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo|lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo|scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_dv31:auto_generated|a_dpfifo_k541:dpfifo|altsyncram_5vd1:FIFOram|q_b[60]"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo|lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo|scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_dv31:auto_generated|a_dpfifo_k541:dpfifo|altsyncram_5vd1:FIFOram|q_b[61]"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo|lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo|scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_dv31:auto_generated|a_dpfifo_k541:dpfifo|altsyncram_5vd1:FIFOram|q_b[62]"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo|lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo|scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_dv31:auto_generated|a_dpfifo_k541:dpfifo|altsyncram_5vd1:FIFOram|q_b[63]"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|lcd_pixel_fifo:the_lcd_pixel_fifo|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_l4j1:auto_generated|altsyncram_ak31:fifo_ram|q_b[0]"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|lcd_pixel_fifo:the_lcd_pixel_fifo|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_l4j1:auto_generated|altsyncram_ak31:fifo_ram|q_b[1]"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|lcd_pixel_fifo:the_lcd_pixel_fifo|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_l4j1:auto_generated|altsyncram_ak31:fifo_ram|q_b[2]"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|lcd_pixel_fifo:the_lcd_pixel_fifo|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_l4j1:auto_generated|altsyncram_ak31:fifo_ram|q_b[3]"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|lcd_pixel_fifo:the_lcd_pixel_fifo|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_l4j1:auto_generated|altsyncram_ak31:fifo_ram|q_b[4]"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|lcd_pixel_fifo:the_lcd_pixel_fifo|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_l4j1:auto_generated|altsyncram_ak31:fifo_ram|q_b[5]"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|lcd_pixel_fifo:the_lcd_pixel_fifo|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_l4j1:auto_generated|altsyncram_ak31:fifo_ram|q_b[6]"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|lcd_pixel_fifo:the_lcd_pixel_fifo|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_l4j1:auto_generated|altsyncram_ak31:fifo_ram|q_b[7]"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|lcd_pixel_fifo:the_lcd_pixel_fifo|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_l4j1:auto_generated|altsyncram_ak31:fifo_ram|q_b[8]"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|lcd_pixel_fifo:the_lcd_pixel_fifo|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_l4j1:auto_generated|altsyncram_ak31:fifo_ram|q_b[9]"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|lcd_pixel_fifo:the_lcd_pixel_fifo|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_l4j1:auto_generated|altsyncram_ak31:fifo_ram|q_b[16]"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|lcd_pixel_fifo:the_lcd_pixel_fifo|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_l4j1:auto_generated|altsyncram_ak31:fifo_ram|q_b[17]"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|lcd_pixel_fifo:the_lcd_pixel_fifo|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_l4j1:auto_generated|altsyncram_ak31:fifo_ram|q_b[24]"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|lcd_pixel_fifo:the_lcd_pixel_fifo|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_l4j1:auto_generated|altsyncram_ak31:fifo_ram|q_b[25]"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|lcd_pixel_fifo:the_lcd_pixel_fifo|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_l4j1:auto_generated|altsyncram_ak31:fifo_ram|q_b[32]"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|lcd_pixel_fifo:the_lcd_pixel_fifo|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_l4j1:auto_generated|altsyncram_ak31:fifo_ram|q_b[33]"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|lcd_pixel_fifo:the_lcd_pixel_fifo|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_l4j1:auto_generated|altsyncram_ak31:fifo_ram|q_b[34]"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|lcd_pixel_fifo:the_lcd_pixel_fifo|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_l4j1:auto_generated|altsyncram_ak31:fifo_ram|q_b[35]"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|lcd_pixel_fifo:the_lcd_pixel_fifo|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_l4j1:auto_generated|altsyncram_ak31:fifo_ram|q_b[36]"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|lcd_pixel_fifo:the_lcd_pixel_fifo|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_l4j1:auto_generated|altsyncram_ak31:fifo_ram|q_b[37]"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|lcd_pixel_fifo:the_lcd_pixel_fifo|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_l4j1:auto_generated|altsyncram_ak31:fifo_ram|q_b[38]"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|lcd_pixel_fifo:the_lcd_pixel_fifo|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_l4j1:auto_generated|altsyncram_ak31:fifo_ram|q_b[39]"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|lcd_pixel_fifo:the_lcd_pixel_fifo|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_l4j1:auto_generated|altsyncram_ak31:fifo_ram|q_b[40]"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|lcd_pixel_fifo:the_lcd_pixel_fifo|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_l4j1:auto_generated|altsyncram_ak31:fifo_ram|q_b[41]"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|lcd_pixel_fifo:the_lcd_pixel_fifo|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_l4j1:auto_generated|altsyncram_ak31:fifo_ram|q_b[48]"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|lcd_pixel_fifo:the_lcd_pixel_fifo|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_l4j1:auto_generated|altsyncram_ak31:fifo_ram|q_b[49]"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|lcd_pixel_fifo:the_lcd_pixel_fifo|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_l4j1:auto_generated|altsyncram_ak31:fifo_ram|q_b[56]"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|lcd_pixel_fifo:the_lcd_pixel_fifo|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_l4j1:auto_generated|altsyncram_ak31:fifo_ram|q_b[57]"
Warning: Synthesized away the following node(s):
    Warning: Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo|scfifo:lcd_sgdma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_3ud1:FIFOram|q_b[0]"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo|scfifo:lcd_sgdma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_3ud1:FIFOram|q_b[1]"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo|scfifo:lcd_sgdma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_3ud1:FIFOram|q_b[2]"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo|scfifo:lcd_sgdma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_3ud1:FIFOram|q_b[32]"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo|scfifo:lcd_sgdma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_3ud1:FIFOram|q_b[33]"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo|scfifo:lcd_sgdma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_3ud1:FIFOram|q_b[34]"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo|scfifo:lcd_sgdma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_3ud1:FIFOram|q_b[35]"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo|scfifo:lcd_sgdma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_3ud1:FIFOram|q_b[36]"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo|scfifo:lcd_sgdma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_3ud1:FIFOram|q_b[37]"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo|scfifo:lcd_sgdma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_3ud1:FIFOram|q_b[38]"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo|scfifo:lcd_sgdma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_3ud1:FIFOram|q_b[39]"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo|scfifo:lcd_sgdma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_3ud1:FIFOram|q_b[40]"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo|scfifo:lcd_sgdma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_3ud1:FIFOram|q_b[41]"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo|scfifo:lcd_sgdma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_3ud1:FIFOram|q_b[42]"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo|scfifo:lcd_sgdma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_3ud1:FIFOram|q_b[43]"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo|scfifo:lcd_sgdma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_3ud1:FIFOram|q_b[44]"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo|scfifo:lcd_sgdma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_3ud1:FIFOram|q_b[45]"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo|scfifo:lcd_sgdma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_3ud1:FIFOram|q_b[46]"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo|scfifo:lcd_sgdma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_3ud1:FIFOram|q_b[47]"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo|scfifo:lcd_sgdma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_3ud1:FIFOram|q_b[48]"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo|scfifo:lcd_sgdma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_3ud1:FIFOram|q_b[49]"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo|scfifo:lcd_sgdma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_3ud1:FIFOram|q_b[50]"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo|scfifo:lcd_sgdma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_3ud1:FIFOram|q_b[51]"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo|scfifo:lcd_sgdma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_3ud1:FIFOram|q_b[52]"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo|scfifo:lcd_sgdma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_3ud1:FIFOram|q_b[53]"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo|scfifo:lcd_sgdma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_3ud1:FIFOram|q_b[54]"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo|scfifo:lcd_sgdma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_3ud1:FIFOram|q_b[55]"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo|scfifo:lcd_sgdma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_3ud1:FIFOram|q_b[56]"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo|scfifo:lcd_sgdma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_3ud1:FIFOram|q_b[57]"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo|scfifo:lcd_sgdma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_3ud1:FIFOram|q_b[58]"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo|scfifo:lcd_sgdma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_3ud1:FIFOram|q_b[59]"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo|scfifo:lcd_sgdma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_3ud1:FIFOram|q_b[60]"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo|scfifo:lcd_sgdma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_3ud1:FIFOram|q_b[61]"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo|scfifo:lcd_sgdma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_3ud1:FIFOram|q_b[62]"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo|scfifo:lcd_sgdma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_3ud1:FIFOram|q_b[63]"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo|scfifo:lcd_sgdma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_3ud1:FIFOram|q_b[80]"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo|scfifo:lcd_sgdma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_3ud1:FIFOram|q_b[81]"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo|scfifo:lcd_sgdma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_3ud1:FIFOram|q_b[82]"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo|scfifo:lcd_sgdma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_3ud1:FIFOram|q_b[83]"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo|scfifo:lcd_sgdma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_3ud1:FIFOram|q_b[84]"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo|scfifo:lcd_sgdma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_3ud1:FIFOram|q_b[85]"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo|scfifo:lcd_sgdma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_3ud1:FIFOram|q_b[86]"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo|scfifo:lcd_sgdma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_3ud1:FIFOram|q_b[87]"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo|scfifo:lcd_sgdma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_3ud1:FIFOram|q_b[88]"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo|scfifo:lcd_sgdma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_3ud1:FIFOram|q_b[89]"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo|scfifo:lcd_sgdma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_3ud1:FIFOram|q_b[90]"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo|scfifo:lcd_sgdma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_3ud1:FIFOram|q_b[91]"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo|scfifo:lcd_sgdma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_3ud1:FIFOram|q_b[92]"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo|scfifo:lcd_sgdma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_3ud1:FIFOram|q_b[93]"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo|scfifo:lcd_sgdma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_3ud1:FIFOram|q_b[94]"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo|scfifo:lcd_sgdma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_3ud1:FIFOram|q_b[95]"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo|scfifo:lcd_sgdma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_3ud1:FIFOram|q_b[99]"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo|scfifo:lcd_sgdma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_3ud1:FIFOram|q_b[100]"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo|scfifo:lcd_sgdma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_3ud1:FIFOram|q_b[101]"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo|scfifo:lcd_sgdma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_3ud1:FIFOram|q_b[102]"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo|scfifo:lcd_sgdma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_3ud1:FIFOram|q_b[103]"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_45g1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0]"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_00g1:auto_generated|altsyncram_0k31:fifo_ram|q_b[0]"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_00g1:auto_generated|altsyncram_0k31:fifo_ram|q_b[1]"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_00g1:auto_generated|altsyncram_0k31:fifo_ram|q_b[2]"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_00g1:auto_generated|altsyncram_0k31:fifo_ram|q_b[3]"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_00g1:auto_generated|altsyncram_0k31:fifo_ram|q_b[6]"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_00g1:auto_generated|altsyncram_0k31:fifo_ram|q_b[7]"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_00g1:auto_generated|altsyncram_0k31:fifo_ram|q_b[8]"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_00g1:auto_generated|altsyncram_0k31:fifo_ram|q_b[11]"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_00g1:auto_generated|altsyncram_0k31:fifo_ram|q_b[12]"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_00g1:auto_generated|altsyncram_0k31:fifo_ram|q_b[13]"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_00g1:auto_generated|altsyncram_0k31:fifo_ram|q_b[20]"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_00g1:auto_generated|altsyncram_0k31:fifo_ram|q_b[21]"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_00g1:auto_generated|altsyncram_0k31:fifo_ram|q_b[22]"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_00g1:auto_generated|altsyncram_0k31:fifo_ram|q_b[23]"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_00g1:auto_generated|altsyncram_0k31:fifo_ram|q_b[24]"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_00g1:auto_generated|altsyncram_0k31:fifo_ram|q_b[25]"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_00g1:auto_generated|altsyncram_0k31:fifo_ram|q_b[26]"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_00g1:auto_generated|altsyncram_0k31:fifo_ram|q_b[27]"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_00g1:auto_generated|altsyncram_0k31:fifo_ram|q_b[28]"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_00g1:auto_generated|altsyncram_0k31:fifo_ram|q_b[29]"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_00g1:auto_generated|altsyncram_0k31:fifo_ram|q_b[30]"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_00g1:auto_generated|altsyncram_0k31:fifo_ram|q_b[31]"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_00g1:auto_generated|altsyncram_0k31:fifo_ram|q_b[32]"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_00g1:auto_generated|altsyncram_0k31:fifo_ram|q_b[33]"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_00g1:auto_generated|altsyncram_0k31:fifo_ram|q_b[34]"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_00g1:auto_generated|altsyncram_0k31:fifo_ram|q_b[35]"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_00g1:auto_generated|altsyncram_0k31:fifo_ram|q_b[36]"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_00g1:auto_generated|altsyncram_0k31:fifo_ram|q_b[37]"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_00g1:auto_generated|altsyncram_0k31:fifo_ram|q_b[38]"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_00g1:auto_generated|altsyncram_0k31:fifo_ram|q_b[39]"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_00g1:auto_generated|altsyncram_0k31:fifo_ram|q_b[40]"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_00g1:auto_generated|altsyncram_0k31:fifo_ram|q_b[41]"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_00g1:auto_generated|altsyncram_0k31:fifo_ram|q_b[42]"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_00g1:auto_generated|altsyncram_0k31:fifo_ram|q_b[43]"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_00g1:auto_generated|altsyncram_0k31:fifo_ram|q_b[44]"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_00g1:auto_generated|altsyncram_0k31:fifo_ram|q_b[45]"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_00g1:auto_generated|altsyncram_0k31:fifo_ram|q_b[46]"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_00g1:auto_generated|altsyncram_0k31:fifo_ram|q_b[47]"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|altsyncram_qj31:fifo_ram|q_b[0]"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_ivf1:auto_generated|altsyncram_ij31:fifo_ram|q_b[1]"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_ivf1:auto_generated|altsyncram_ij31:fifo_ram|q_b[2]"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_ivf1:auto_generated|altsyncram_ij31:fifo_ram|q_b[3]"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_ivf1:auto_generated|altsyncram_ij31:fifo_ram|q_b[7]"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_ivf1:auto_generated|altsyncram_ij31:fifo_ram|q_b[8]"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_ivf1:auto_generated|altsyncram_ij31:fifo_ram|q_b[9]"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_ivf1:auto_generated|altsyncram_ij31:fifo_ram|q_b[34]"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_ivf1:auto_generated|altsyncram_ij31:fifo_ram|q_b[35]"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_ivf1:auto_generated|altsyncram_ij31:fifo_ram|q_b[36]"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_ivf1:auto_generated|altsyncram_ij31:fifo_ram|q_b[37]"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_ivf1:auto_generated|altsyncram_ij31:fifo_ram|q_b[38]"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_ivf1:auto_generated|altsyncram_ij31:fifo_ram|q_b[39]"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_ivf1:auto_generated|altsyncram_ij31:fifo_ram|q_b[40]"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_ivf1:auto_generated|altsyncram_ij31:fifo_ram|q_b[41]"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_ivf1:auto_generated|altsyncram_ij31:fifo_ram|q_b[42]"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_ivf1:auto_generated|altsyncram_ij31:fifo_ram|q_b[43]"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_ivf1:auto_generated|altsyncram_ij31:fifo_ram|q_b[44]"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_ivf1:auto_generated|altsyncram_ij31:fifo_ram|q_b[45]"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_ivf1:auto_generated|altsyncram_ij31:fifo_ram|q_b[46]"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_ivf1:auto_generated|altsyncram_ij31:fifo_ram|q_b[47]"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_ivf1:auto_generated|altsyncram_ij31:fifo_ram|q_b[48]"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_ivf1:auto_generated|altsyncram_ij31:fifo_ram|q_b[49]"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[0]"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[1]"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[2]"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[3]"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[4]"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[5]"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[6]"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[7]"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[8]"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[9]"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[10]"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[11]"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[12]"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[13]"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[14]"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[15]"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[16]"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[17]"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[18]"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[19]"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[20]"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[21]"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[22]"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[23]"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[24]"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[25]"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[26]"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[27]"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[28]"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[29]"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[30]"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[31]"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[32]"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[33]"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[34]"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[35]"
Warning: Synthesized away the following node(s):
    Warning: Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|lcd_pixel_fifo:the_lcd_pixel_fifo|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_l4j1:auto_generated|altsyncram_ak31:fifo_ram|q_b[64]"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|lcd_pixel_fifo:the_lcd_pixel_fifo|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_l4j1:auto_generated|altsyncram_ak31:fifo_ram|q_b[65]"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo|lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo|scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_dv31:auto_generated|a_dpfifo_k541:dpfifo|altsyncram_5vd1:FIFOram|q_b[64]"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo|lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo|scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_dv31:auto_generated|a_dpfifo_k541:dpfifo|altsyncram_5vd1:FIFOram|q_b[65]"
Info: Found 1 instances of uninferred RAM logic
    Info: RAM logic "tPad_Starter_SOPC:tPad_Starter_inst|lcd_ta_fifo_to_dfa:the_lcd_ta_fifo_to_dfa|lcd_ta_fifo_to_dfa_fifo:lcd_ta_fifo_to_dfa_fifo|mem" is uninferred due to inappropriate RAM size
Warning: Synthesized away the following node(s):
    Warning: Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo|scfifo:lcd_sgdma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_3ud1:FIFOram|q_b[27]"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo|scfifo:lcd_sgdma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_3ud1:FIFOram|q_b[28]"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo|scfifo:lcd_sgdma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_3ud1:FIFOram|q_b[29]"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo|scfifo:lcd_sgdma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_3ud1:FIFOram|q_b[30]"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo|scfifo:lcd_sgdma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_3ud1:FIFOram|q_b[31]"
Info: Inferred 3 megafunctions from design logic
    Info: Inferred altshift_taps megafunction from the following design logic: "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|desc_assembler[217]~0"
        Info: Parameter NUMBER_OF_TAPS set to 2
        Info: Parameter TAP_DISTANCE set to 3
        Info: Parameter WIDTH set to 8
    Info: Inferred altshift_taps megafunction from the following design logic: "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|desc_assembler[247]~1"
        Info: Parameter NUMBER_OF_TAPS set to 2
        Info: Parameter TAP_DISTANCE set to 4
        Info: Parameter WIDTH set to 8
    Info: Inferred altshift_taps megafunction from the following design logic: "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|desc_assembler[111]~2"
        Info: Parameter NUMBER_OF_TAPS set to 1
        Info: Parameter TAP_DISTANCE set to 4
        Info: Parameter WIDTH set to 13
Info: Elaborated megafunction instantiation "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|altshift_taps:desc_assembler_rtl_0"
Info: Instantiated megafunction "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|altshift_taps:desc_assembler_rtl_0" with the following parameter:
    Info: Parameter "NUMBER_OF_TAPS" = "2"
    Info: Parameter "TAP_DISTANCE" = "3"
    Info: Parameter "WIDTH" = "8"
Info: Found 1 design units, including 1 entities, in source file db/shift_taps_d4n.tdf
    Info: Found entity 1: shift_taps_d4n
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_1961.tdf
    Info: Found entity 1: altsyncram_1961
Info: Found 1 design units, including 1 entities, in source file db/add_sub_24e.tdf
    Info: Found entity 1: add_sub_24e
Info: Found 1 design units, including 1 entities, in source file db/cntr_6pf.tdf
    Info: Found entity 1: cntr_6pf
Info: Found 1 design units, including 1 entities, in source file db/cmpr_ogc.tdf
    Info: Found entity 1: cmpr_ogc
Info: Found 1 design units, including 1 entities, in source file db/cntr_p8h.tdf
    Info: Found entity 1: cntr_p8h
Info: Elaborated megafunction instantiation "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|altshift_taps:desc_assembler_rtl_1"
Info: Instantiated megafunction "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|altshift_taps:desc_assembler_rtl_1" with the following parameter:
    Info: Parameter "NUMBER_OF_TAPS" = "2"
    Info: Parameter "TAP_DISTANCE" = "4"
    Info: Parameter "WIDTH" = "8"
Info: Found 1 design units, including 1 entities, in source file db/shift_taps_e4n.tdf
    Info: Found entity 1: shift_taps_e4n
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_s1b1.tdf
    Info: Found entity 1: altsyncram_s1b1
Info: Found 1 design units, including 1 entities, in source file db/cntr_4pf.tdf
    Info: Found entity 1: cntr_4pf
Info: Found 1 design units, including 1 entities, in source file db/cntr_r8h.tdf
    Info: Found entity 1: cntr_r8h
Info: Elaborated megafunction instantiation "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|altshift_taps:desc_assembler_rtl_2"
Info: Instantiated megafunction "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|altshift_taps:desc_assembler_rtl_2" with the following parameter:
    Info: Parameter "NUMBER_OF_TAPS" = "1"
    Info: Parameter "TAP_DISTANCE" = "4"
    Info: Parameter "WIDTH" = "13"
Info: Found 1 design units, including 1 entities, in source file db/shift_taps_p5n.tdf
    Info: Found entity 1: shift_taps_p5n
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_m1b1.tdf
    Info: Found entity 1: altsyncram_m1b1
Warning: Synthesized away the following node(s):
    Warning: Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_d4n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a11"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_d4n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a12"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_d4n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a13"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_d4n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a14"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_d4n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a15"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_d4n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a3"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_d4n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a4"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_d4n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a5"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_d4n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a6"
        Warning (14320): Synthesized away node "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_d4n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a7"
Warning: OpenCore Plus Hardware Evaluation feature is turned on for the following cores
    Warning: "Nios II Processor (6AF7_00A2)" will use the OpenCore Plus Hardware Evaluation feature
Warning: Messages from megafunction that supports OpenCore Plus feature
    Warning: Messages from megafunction that supports OpenCore Plus feature Nios II Processor
        Warning: The reset input will be asserted when the evaluation time expires
Warning: Megafunction that supports OpenCore Plus feature will stop functioning in 1 hour after device is programmed
Info: Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation
Warning: 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning: The following bidir pins have no drivers
    Warning: Bidir "EX_IO[0]" has no driver
    Warning: Bidir "EX_IO[1]" has no driver
    Warning: Bidir "EX_IO[2]" has no driver
    Warning: Bidir "EX_IO[3]" has no driver
    Warning: Bidir "EX_IO[4]" has no driver
    Warning: Bidir "EX_IO[5]" has no driver
    Warning: Bidir "EX_IO[6]" has no driver
    Warning: Bidir "PS2_CLK" has no driver
    Warning: Bidir "PS2_CLK2" has no driver
    Warning: Bidir "PS2_DAT" has no driver
    Warning: Bidir "PS2_DAT2" has no driver
    Warning: Bidir "AUD_ADCLRCK" has no driver
    Warning: Bidir "AUD_BCLK" has no driver
    Warning: Bidir "AUD_DACLRCK" has no driver
    Warning: Bidir "EEP_I2C_SDAT" has no driver
    Warning: Bidir "I2C_SDAT" has no driver
    Warning: Bidir "ENET0_MDIO" has no driver
    Warning: Bidir "ENET1_MDIO" has no driver
    Warning: Bidir "OTG_DATA[0]" has no driver
    Warning: Bidir "OTG_DATA[1]" has no driver
    Warning: Bidir "OTG_DATA[2]" has no driver
    Warning: Bidir "OTG_DATA[3]" has no driver
    Warning: Bidir "OTG_DATA[4]" has no driver
    Warning: Bidir "OTG_DATA[5]" has no driver
    Warning: Bidir "OTG_DATA[6]" has no driver
    Warning: Bidir "OTG_DATA[7]" has no driver
    Warning: Bidir "OTG_DATA[8]" has no driver
    Warning: Bidir "OTG_DATA[9]" has no driver
    Warning: Bidir "OTG_DATA[10]" has no driver
    Warning: Bidir "OTG_DATA[11]" has no driver
    Warning: Bidir "OTG_DATA[12]" has no driver
    Warning: Bidir "OTG_DATA[13]" has no driver
    Warning: Bidir "OTG_DATA[14]" has no driver
    Warning: Bidir "OTG_DATA[15]" has no driver
    Warning: Bidir "OTG_FSPEED" has no driver
    Warning: Bidir "OTG_LSPEED" has no driver
    Warning: Bidir "SRAM_DQ[0]" has no driver
    Warning: Bidir "SRAM_DQ[1]" has no driver
    Warning: Bidir "SRAM_DQ[2]" has no driver
    Warning: Bidir "SRAM_DQ[3]" has no driver
    Warning: Bidir "SRAM_DQ[4]" has no driver
    Warning: Bidir "SRAM_DQ[5]" has no driver
    Warning: Bidir "SRAM_DQ[6]" has no driver
    Warning: Bidir "SRAM_DQ[7]" has no driver
    Warning: Bidir "SRAM_DQ[8]" has no driver
    Warning: Bidir "SRAM_DQ[9]" has no driver
    Warning: Bidir "SRAM_DQ[10]" has no driver
    Warning: Bidir "SRAM_DQ[11]" has no driver
    Warning: Bidir "SRAM_DQ[12]" has no driver
    Warning: Bidir "SRAM_DQ[13]" has no driver
    Warning: Bidir "SRAM_DQ[14]" has no driver
    Warning: Bidir "SRAM_DQ[15]" has no driver
    Warning: Bidir "LTM_SDA" has no driver
    Warning: Bidir "SDATA" has no driver
Info: Registers with preset signals will power-up high
Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "SMA_CLKOUT" is stuck at GND
    Warning (13410): Pin "LEDG[0]" is stuck at GND
    Warning (13410): Pin "LEDG[1]" is stuck at GND
    Warning (13410): Pin "LEDG[2]" is stuck at GND
    Warning (13410): Pin "LEDG[3]" is stuck at GND
    Warning (13410): Pin "LEDG[4]" is stuck at GND
    Warning (13410): Pin "LEDG[5]" is stuck at GND
    Warning (13410): Pin "LEDG[6]" is stuck at GND
    Warning (13410): Pin "LEDG[7]" is stuck at GND
    Warning (13410): Pin "LEDG[8]" is stuck at GND
    Warning (13410): Pin "LEDR[0]" is stuck at GND
    Warning (13410): Pin "LEDR[1]" is stuck at GND
    Warning (13410): Pin "LEDR[2]" is stuck at GND
    Warning (13410): Pin "LEDR[3]" is stuck at GND
    Warning (13410): Pin "LEDR[4]" is stuck at GND
    Warning (13410): Pin "LEDR[5]" is stuck at GND
    Warning (13410): Pin "LEDR[6]" is stuck at GND
    Warning (13410): Pin "LEDR[7]" is stuck at GND
    Warning (13410): Pin "LEDR[8]" is stuck at GND
    Warning (13410): Pin "LEDR[9]" is stuck at GND
    Warning (13410): Pin "LEDR[10]" is stuck at GND
    Warning (13410): Pin "LEDR[11]" is stuck at GND
    Warning (13410): Pin "LEDR[12]" is stuck at GND
    Warning (13410): Pin "LEDR[13]" is stuck at GND
    Warning (13410): Pin "LEDR[14]" is stuck at GND
    Warning (13410): Pin "LEDR[15]" is stuck at GND
    Warning (13410): Pin "LEDR[16]" is stuck at GND
    Warning (13410): Pin "LEDR[17]" is stuck at GND
    Warning (13410): Pin "HEX0[0]" is stuck at GND
    Warning (13410): Pin "HEX0[1]" is stuck at GND
    Warning (13410): Pin "HEX0[2]" is stuck at GND
    Warning (13410): Pin "HEX0[3]" is stuck at GND
    Warning (13410): Pin "HEX0[4]" is stuck at GND
    Warning (13410): Pin "HEX0[5]" is stuck at GND
    Warning (13410): Pin "HEX0[6]" is stuck at GND
    Warning (13410): Pin "HEX1[0]" is stuck at GND
    Warning (13410): Pin "HEX1[1]" is stuck at GND
    Warning (13410): Pin "HEX1[2]" is stuck at GND
    Warning (13410): Pin "HEX1[3]" is stuck at GND
    Warning (13410): Pin "HEX1[4]" is stuck at GND
    Warning (13410): Pin "HEX1[5]" is stuck at GND
    Warning (13410): Pin "HEX1[6]" is stuck at GND
    Warning (13410): Pin "HEX2[0]" is stuck at GND
    Warning (13410): Pin "HEX2[1]" is stuck at GND
    Warning (13410): Pin "HEX2[2]" is stuck at GND
    Warning (13410): Pin "HEX2[3]" is stuck at GND
    Warning (13410): Pin "HEX2[4]" is stuck at GND
    Warning (13410): Pin "HEX2[5]" is stuck at GND
    Warning (13410): Pin "HEX2[6]" is stuck at GND
    Warning (13410): Pin "HEX3[0]" is stuck at GND
    Warning (13410): Pin "HEX3[1]" is stuck at GND
    Warning (13410): Pin "HEX3[2]" is stuck at GND
    Warning (13410): Pin "HEX3[3]" is stuck at GND
    Warning (13410): Pin "HEX3[4]" is stuck at GND
    Warning (13410): Pin "HEX3[5]" is stuck at GND
    Warning (13410): Pin "HEX3[6]" is stuck at GND
    Warning (13410): Pin "HEX4[0]" is stuck at GND
    Warning (13410): Pin "HEX4[1]" is stuck at GND
    Warning (13410): Pin "HEX4[2]" is stuck at GND
    Warning (13410): Pin "HEX4[3]" is stuck at GND
    Warning (13410): Pin "HEX4[4]" is stuck at GND
    Warning (13410): Pin "HEX4[5]" is stuck at GND
    Warning (13410): Pin "HEX4[6]" is stuck at GND
    Warning (13410): Pin "HEX5[0]" is stuck at GND
    Warning (13410): Pin "HEX5[1]" is stuck at GND
    Warning (13410): Pin "HEX5[2]" is stuck at GND
    Warning (13410): Pin "HEX5[3]" is stuck at GND
    Warning (13410): Pin "HEX5[4]" is stuck at GND
    Warning (13410): Pin "HEX5[5]" is stuck at GND
    Warning (13410): Pin "HEX5[6]" is stuck at GND
    Warning (13410): Pin "HEX6[0]" is stuck at GND
    Warning (13410): Pin "HEX6[1]" is stuck at GND
    Warning (13410): Pin "HEX6[2]" is stuck at GND
    Warning (13410): Pin "HEX6[3]" is stuck at GND
    Warning (13410): Pin "HEX6[4]" is stuck at GND
    Warning (13410): Pin "HEX6[5]" is stuck at GND
    Warning (13410): Pin "HEX6[6]" is stuck at GND
    Warning (13410): Pin "HEX7[0]" is stuck at GND
    Warning (13410): Pin "HEX7[1]" is stuck at GND
    Warning (13410): Pin "HEX7[2]" is stuck at GND
    Warning (13410): Pin "HEX7[3]" is stuck at GND
    Warning (13410): Pin "HEX7[4]" is stuck at GND
    Warning (13410): Pin "HEX7[5]" is stuck at GND
    Warning (13410): Pin "HEX7[6]" is stuck at GND
    Warning (13410): Pin "LCD_BLON" is stuck at GND
    Warning (13410): Pin "LCD_ON" is stuck at VCC
    Warning (13410): Pin "UART_CTS" is stuck at GND
    Warning (13410): Pin "UART_TXD" is stuck at GND
    Warning (13410): Pin "VGA_B[0]" is stuck at GND
    Warning (13410): Pin "VGA_B[1]" is stuck at GND
    Warning (13410): Pin "VGA_B[2]" is stuck at GND
    Warning (13410): Pin "VGA_B[3]" is stuck at GND
    Warning (13410): Pin "VGA_B[4]" is stuck at GND
    Warning (13410): Pin "VGA_B[5]" is stuck at GND
    Warning (13410): Pin "VGA_B[6]" is stuck at GND
    Warning (13410): Pin "VGA_B[7]" is stuck at GND
    Warning (13410): Pin "VGA_BLANK_N" is stuck at VCC
    Warning (13410): Pin "VGA_CLK" is stuck at GND
    Warning (13410): Pin "VGA_G[0]" is stuck at GND
    Warning (13410): Pin "VGA_G[1]" is stuck at GND
    Warning (13410): Pin "VGA_G[2]" is stuck at GND
    Warning (13410): Pin "VGA_G[3]" is stuck at GND
    Warning (13410): Pin "VGA_G[4]" is stuck at GND
    Warning (13410): Pin "VGA_G[5]" is stuck at GND
    Warning (13410): Pin "VGA_G[6]" is stuck at GND
    Warning (13410): Pin "VGA_G[7]" is stuck at GND
    Warning (13410): Pin "VGA_HS" is stuck at GND
    Warning (13410): Pin "VGA_R[0]" is stuck at GND
    Warning (13410): Pin "VGA_R[1]" is stuck at GND
    Warning (13410): Pin "VGA_R[2]" is stuck at GND
    Warning (13410): Pin "VGA_R[3]" is stuck at GND
    Warning (13410): Pin "VGA_R[4]" is stuck at GND
    Warning (13410): Pin "VGA_R[5]" is stuck at GND
    Warning (13410): Pin "VGA_R[6]" is stuck at GND
    Warning (13410): Pin "VGA_R[7]" is stuck at GND
    Warning (13410): Pin "VGA_SYNC_N" is stuck at GND
    Warning (13410): Pin "VGA_VS" is stuck at GND
    Warning (13410): Pin "AUD_DACDAT" is stuck at GND
    Warning (13410): Pin "AUD_XCK" is stuck at GND
    Warning (13410): Pin "EEP_I2C_SCLK" is stuck at GND
    Warning (13410): Pin "I2C_SCLK" is stuck at GND
    Warning (13410): Pin "ENET0_GTX_CLK" is stuck at GND
    Warning (13410): Pin "ENET0_MDC" is stuck at GND
    Warning (13410): Pin "ENET0_RST_N" is stuck at GND
    Warning (13410): Pin "ENET0_TX_DATA[0]" is stuck at GND
    Warning (13410): Pin "ENET0_TX_DATA[1]" is stuck at GND
    Warning (13410): Pin "ENET0_TX_DATA[2]" is stuck at GND
    Warning (13410): Pin "ENET0_TX_DATA[3]" is stuck at GND
    Warning (13410): Pin "ENET0_TX_EN" is stuck at GND
    Warning (13410): Pin "ENET0_TX_ER" is stuck at GND
    Warning (13410): Pin "ENET1_GTX_CLK" is stuck at GND
    Warning (13410): Pin "ENET1_MDC" is stuck at GND
    Warning (13410): Pin "ENET1_RST_N" is stuck at GND
    Warning (13410): Pin "ENET1_TX_DATA[0]" is stuck at GND
    Warning (13410): Pin "ENET1_TX_DATA[1]" is stuck at GND
    Warning (13410): Pin "ENET1_TX_DATA[2]" is stuck at GND
    Warning (13410): Pin "ENET1_TX_DATA[3]" is stuck at GND
    Warning (13410): Pin "ENET1_TX_EN" is stuck at GND
    Warning (13410): Pin "ENET1_TX_ER" is stuck at GND
    Warning (13410): Pin "TD_RESET_N" is stuck at GND
    Warning (13410): Pin "OTG_ADDR[0]" is stuck at GND
    Warning (13410): Pin "OTG_ADDR[1]" is stuck at GND
    Warning (13410): Pin "OTG_CS_N" is stuck at GND
    Warning (13410): Pin "OTG_DACK_N[0]" is stuck at GND
    Warning (13410): Pin "OTG_DACK_N[1]" is stuck at GND
    Warning (13410): Pin "OTG_RD_N" is stuck at GND
    Warning (13410): Pin "OTG_RST_N" is stuck at GND
    Warning (13410): Pin "OTG_WE_N" is stuck at GND
    Warning (13410): Pin "DRAM_CKE" is stuck at VCC
    Warning (13410): Pin "SRAM_ADDR[0]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[1]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[2]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[3]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[4]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[5]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[6]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[7]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[8]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[9]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[10]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[11]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[12]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[13]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[14]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[15]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[16]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[17]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[18]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[19]" is stuck at GND
    Warning (13410): Pin "SRAM_CE_N" is stuck at GND
    Warning (13410): Pin "SRAM_LB_N" is stuck at GND
    Warning (13410): Pin "SRAM_OE_N" is stuck at GND
    Warning (13410): Pin "SRAM_UB_N" is stuck at GND
    Warning (13410): Pin "SRAM_WE_N" is stuck at GND
    Warning (13410): Pin "FL_RST_N" is stuck at VCC
    Warning (13410): Pin "FL_WP_N" is stuck at VCC
    Warning (13410): Pin "LTM_ADC_DCLK" is stuck at GND
    Warning (13410): Pin "LTM_ADC_DIN" is stuck at GND
    Warning (13410): Pin "LTM_B[0]" is stuck at GND
    Warning (13410): Pin "LTM_B[1]" is stuck at GND
    Warning (13410): Pin "LTM_B[2]" is stuck at GND
    Warning (13410): Pin "LTM_B[3]" is stuck at GND
    Warning (13410): Pin "LTM_B[4]" is stuck at GND
    Warning (13410): Pin "LTM_B[5]" is stuck at GND
    Warning (13410): Pin "LTM_B[6]" is stuck at GND
    Warning (13410): Pin "LTM_B[7]" is stuck at GND
    Warning (13410): Pin "LTM_DEN" is stuck at GND
    Warning (13410): Pin "LTM_G[0]" is stuck at GND
    Warning (13410): Pin "LTM_G[1]" is stuck at GND
    Warning (13410): Pin "LTM_G[2]" is stuck at GND
    Warning (13410): Pin "LTM_G[3]" is stuck at GND
    Warning (13410): Pin "LTM_G[4]" is stuck at GND
    Warning (13410): Pin "LTM_G[5]" is stuck at GND
    Warning (13410): Pin "LTM_G[6]" is stuck at GND
    Warning (13410): Pin "LTM_G[7]" is stuck at GND
    Warning (13410): Pin "LTM_GREST" is stuck at GND
    Warning (13410): Pin "LTM_HD" is stuck at GND
    Warning (13410): Pin "LTM_NCLK" is stuck at GND
    Warning (13410): Pin "LTM_R[0]" is stuck at GND
    Warning (13410): Pin "LTM_R[1]" is stuck at GND
    Warning (13410): Pin "LTM_R[2]" is stuck at GND
    Warning (13410): Pin "LTM_R[3]" is stuck at GND
    Warning (13410): Pin "LTM_R[4]" is stuck at GND
    Warning (13410): Pin "LTM_R[5]" is stuck at GND
    Warning (13410): Pin "LTM_R[6]" is stuck at GND
    Warning (13410): Pin "LTM_R[7]" is stuck at GND
    Warning (13410): Pin "LTM_SCEN" is stuck at VCC
    Warning (13410): Pin "LTM_VD" is stuck at GND
    Warning (13410): Pin "HC_DIM" is stuck at VCC
    Warning (13410): Pin "SCLK" is stuck at GND
    Warning (13410): Pin "TRIGGER" is stuck at GND
    Warning (13410): Pin "XCLKIN" is stuck at GND
Info: Timing-Driven Synthesis is running on partition "Top"
Info: 253 registers lost all their fanouts during netlist optimizations. The first 253 are displayed below.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|desc_reg[0]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|desc_assembler[0]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|desc_assembler[32]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|desc_reg[1]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|desc_assembler[1]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|desc_assembler[33]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|desc_reg[2]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|desc_assembler[2]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|desc_assembler[34]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|desc_reg[64]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|desc_assembler[64]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|desc_assembler[96]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|desc_assembler[128]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|desc_assembler[160]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|desc_reg[65]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|desc_assembler[65]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|desc_assembler[97]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|desc_assembler[129]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|desc_assembler[161]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|desc_reg[66]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|desc_assembler[66]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|desc_assembler[98]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|desc_reg[67]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|desc_reg[68]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|desc_reg[69]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|desc_reg[70]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|desc_reg[71]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|desc_reg[72]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|desc_reg[73]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|desc_reg[74]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|desc_reg[75]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|desc_reg[76]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|desc_reg[77]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|desc_reg[78]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|desc_reg[79]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|desc_reg[80]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|desc_reg[81]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|desc_reg[82]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|desc_reg[83]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|desc_reg[84]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|desc_reg[85]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|desc_reg[86]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|desc_reg[87]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|desc_reg[88]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|desc_reg[89]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|desc_reg[90]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|desc_reg[91]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|desc_reg[92]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|desc_reg[93]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|desc_reg[94]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|desc_reg[95]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|desc_reg[208]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|desc_reg[209]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|desc_reg[210]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|desc_reg[211]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|desc_reg[212]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|desc_reg[213]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|desc_reg[214]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|desc_reg[215]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|desc_reg[216]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|desc_reg[217]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|desc_reg[218]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|desc_reg[219]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|desc_reg[220]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|desc_reg[221]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|desc_reg[222]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|desc_reg[223]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_1:the_tPad_Starter_SOPC_clock_1|tPad_Starter_SOPC_clock_1_bit_pipe:endofpacket_bit_pipe|data_out" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_1:the_tPad_Starter_SOPC_clock_1|tPad_Starter_SOPC_clock_1_bit_pipe:endofpacket_bit_pipe|data_in_d1" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[0]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[1]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[2]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[3]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[4]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[5]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[6]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[7]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[8]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[9]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[10]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[11]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[12]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[13]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[14]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[15]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[16]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[17]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[18]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[19]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[20]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[21]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[22]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[23]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[24]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[25]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[26]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[27]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[28]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[29]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[30]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[31]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[34]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[33]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[32]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[35]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo|m_readfifo_data[0]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo|m_readfifo_data[63]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo|m_readfifo_data[62]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo|m_readfifo_data[61]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo|m_readfifo_data[60]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo|m_readfifo_data[59]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo|m_readfifo_data[58]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo|m_readfifo_data[57]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo|m_readfifo_data[56]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo|m_readfifo_data[49]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo|m_readfifo_data[48]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo|m_readfifo_data[41]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo|m_readfifo_data[40]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo|m_readfifo_data[33]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo|m_readfifo_data[32]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo|m_readfifo_data[31]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo|m_readfifo_data[30]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo|m_readfifo_data[29]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo|m_readfifo_data[28]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo|m_readfifo_data[27]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo|m_readfifo_data[26]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo|m_readfifo_data[25]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo|m_readfifo_data[24]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo|m_readfifo_data[17]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo|m_readfifo_data[16]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo|m_readfifo_data[9]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo|m_readfifo_data[8]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo|m_readfifo_data[1]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma_m_read_arbitrator:the_lcd_sgdma_m_read|dbs_latent_32_reg_segment_0[31]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma_m_read_arbitrator:the_lcd_sgdma_m_read|dbs_latent_32_reg_segment_0[30]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma_m_read_arbitrator:the_lcd_sgdma_m_read|dbs_latent_32_reg_segment_0[29]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma_m_read_arbitrator:the_lcd_sgdma_m_read|dbs_latent_32_reg_segment_0[28]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma_m_read_arbitrator:the_lcd_sgdma_m_read|dbs_latent_32_reg_segment_0[27]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma_m_read_arbitrator:the_lcd_sgdma_m_read|dbs_latent_32_reg_segment_0[26]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma_m_read_arbitrator:the_lcd_sgdma_m_read|dbs_latent_32_reg_segment_0[25]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma_m_read_arbitrator:the_lcd_sgdma_m_read|dbs_latent_32_reg_segment_0[24]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma_m_read_arbitrator:the_lcd_sgdma_m_read|dbs_latent_32_reg_segment_0[17]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma_m_read_arbitrator:the_lcd_sgdma_m_read|dbs_latent_32_reg_segment_0[16]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma_m_read_arbitrator:the_lcd_sgdma_m_read|dbs_latent_32_reg_segment_0[9]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma_m_read_arbitrator:the_lcd_sgdma_m_read|dbs_latent_32_reg_segment_0[8]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma_m_read_arbitrator:the_lcd_sgdma_m_read|dbs_latent_32_reg_segment_0[1]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma_m_read_arbitrator:the_lcd_sgdma_m_read|dbs_latent_32_reg_segment_0[0]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[0]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[16]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[15]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[14]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[13]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[12]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[11]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[10]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[9]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[8]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[7]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[6]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[5]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[4]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[3]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[2]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[1]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_desc_address_fifo:the_lcd_sgdma_desc_address_fifo|scfifo:lcd_sgdma_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[31]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_desc_address_fifo:the_lcd_sgdma_desc_address_fifo|scfifo:lcd_sgdma_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[31]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_desc_address_fifo:the_lcd_sgdma_desc_address_fifo|scfifo:lcd_sgdma_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[31]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|desc_address_fifo_data[31]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_desc_address_fifo:the_lcd_sgdma_desc_address_fifo|scfifo:lcd_sgdma_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[30]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_desc_address_fifo:the_lcd_sgdma_desc_address_fifo|scfifo:lcd_sgdma_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[30]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_desc_address_fifo:the_lcd_sgdma_desc_address_fifo|scfifo:lcd_sgdma_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[30]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|desc_address_fifo_data[30]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_desc_address_fifo:the_lcd_sgdma_desc_address_fifo|scfifo:lcd_sgdma_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[29]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_desc_address_fifo:the_lcd_sgdma_desc_address_fifo|scfifo:lcd_sgdma_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[29]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_desc_address_fifo:the_lcd_sgdma_desc_address_fifo|scfifo:lcd_sgdma_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[29]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|desc_address_fifo_data[29]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_desc_address_fifo:the_lcd_sgdma_desc_address_fifo|scfifo:lcd_sgdma_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[28]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_desc_address_fifo:the_lcd_sgdma_desc_address_fifo|scfifo:lcd_sgdma_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[28]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_desc_address_fifo:the_lcd_sgdma_desc_address_fifo|scfifo:lcd_sgdma_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[28]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|desc_address_fifo_data[28]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_desc_address_fifo:the_lcd_sgdma_desc_address_fifo|scfifo:lcd_sgdma_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[27]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_desc_address_fifo:the_lcd_sgdma_desc_address_fifo|scfifo:lcd_sgdma_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[27]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_desc_address_fifo:the_lcd_sgdma_desc_address_fifo|scfifo:lcd_sgdma_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[27]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|desc_address_fifo_data[27]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|lcd_pixel_fifo:the_lcd_pixel_fifo|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_l4j1:auto_generated|dffpipe_md9:ws_bwp|dffe18a[7]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|lcd_pixel_fifo:the_lcd_pixel_fifo|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_l4j1:auto_generated|dffpipe_md9:ws_brp|dffe18a[7]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_45g1:auto_generated|dffpipe_oe9:ws_bwp|dffe18a[9]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_45g1:auto_generated|dffpipe_oe9:ws_brp|dffe18a[9]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|dffpipe_gd9:ws_bwp|dffe18a[8]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|dffpipe_gd9:ws_brp|dffe18a[8]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|lcd_64_to_32_bits_dfa:the_lcd_64_to_32_bits_dfa|a_empty[0]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|lcd_ta_fifo_to_dfa:the_lcd_ta_fifo_to_dfa|lcd_ta_fifo_to_dfa_fifo:lcd_ta_fifo_to_dfa_fifo|out_data[0]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|lcd_64_to_32_bits_dfa:the_lcd_64_to_32_bits_dfa|a_empty[1]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|lcd_ta_fifo_to_dfa:the_lcd_ta_fifo_to_dfa|lcd_ta_fifo_to_dfa_fifo:lcd_ta_fifo_to_dfa_fifo|out_data[1]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|vga:the_vga|VGA_SINK:vga|vga_time_generator:vga_time_generator_instance|pixel_y[2]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|vga:the_vga|VGA_SINK:vga|vga_time_generator:vga_time_generator_instance|pixel_y[1]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|vga:the_vga|VGA_SINK:vga|vga_time_generator:vga_time_generator_instance|pixel_y[0]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo|source_stream_empty_hold[0]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo|source_stream_empty_hold[1]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo|m_readfifo_data[64]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo|m_readfifo_data[65]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|vga:the_vga|VGA_SINK:vga|streaming_state~8" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|vga:the_vga|VGA_SINK:vga|streaming_state~9" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|sdram:the_sdram|m_next~9" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|sdram:the_sdram|m_next~10" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|sdram:the_sdram|m_next~13" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|sdram:the_sdram|m_next~14" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|sdram:the_sdram|m_next~16" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|sdram:the_sdram|i_next~4" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|sdram:the_sdram|i_next~5" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|sdram:the_sdram|i_next~6" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|sdram:the_sdram|i_state~14" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|sdram:the_sdram|i_state~15" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|sdram:the_sdram|i_state~16" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize~3" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize~4" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize~5" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize.101" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|desc_reg[159]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|desc_reg[158]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|desc_reg[157]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|desc_reg[156]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|desc_reg[155]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_m_read:the_lcd_sgdma_m_read|read_command_data_reg[27]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_m_read:the_lcd_sgdma_m_read|read_command_data_reg[28]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_m_read:the_lcd_sgdma_m_read|read_command_data_reg[29]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_m_read:the_lcd_sgdma_m_read|read_command_data_reg[30]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_m_read:the_lcd_sgdma_m_read|read_command_data_reg[31]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_command_grabber:the_lcd_sgdma_command_grabber|read_command_data[27]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_command_grabber:the_lcd_sgdma_command_grabber|read_command_data[28]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_command_grabber:the_lcd_sgdma_command_grabber|read_command_data[29]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_command_grabber:the_lcd_sgdma_command_grabber|read_command_data[30]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_command_grabber:the_lcd_sgdma_command_grabber|read_command_data[31]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|desc_reg[27]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|desc_reg[28]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|desc_reg[29]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|desc_reg[30]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|desc_reg[31]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|desc_assembler[27]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|desc_assembler[28]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|desc_assembler[29]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|desc_assembler[30]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|desc_assembler[31]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|descriptor_read_address[27]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|descriptor_read_address[28]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|descriptor_read_address[29]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|descriptor_read_address[30]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|descriptor_read_address[31]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_m_read:the_lcd_sgdma_m_read|m_read_address[27]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_m_read:the_lcd_sgdma_m_read|m_read_address[28]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_m_read:the_lcd_sgdma_m_read|m_read_address[29]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_m_read:the_lcd_sgdma_m_read|m_read_address[30]" lost all its fanouts during netlist optimizations.
    Info: Register "tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_m_read:the_lcd_sgdma_m_read|m_read_address[31]" lost all its fanouts during netlist optimizations.
Info: Timing-Driven Synthesis is running on partition "pzdyqx:nabboc"
Info: Generated suppressed messages file D:/Files/DSD/project/tPad_Starter/tPad_Starter.map.smsg
Info: Generating hard_block partition "hard_block:auto_generated_inst"
    Info: Adding node "tPad_Starter_SOPC:tPad_Starter_inst|altpll:the_altpll|altpll_altpll_hfu2:sd1|pll7"
Warning: Design contains 88 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK2_50"
    Warning (15610): No output dependent on input pin "CLOCK3_50"
    Warning (15610): No output dependent on input pin "SMA_CLKIN"
    Warning (15610): No output dependent on input pin "KEY[0]"
    Warning (15610): No output dependent on input pin "KEY[1]"
    Warning (15610): No output dependent on input pin "KEY[2]"
    Warning (15610): No output dependent on input pin "KEY[3]"
    Warning (15610): No output dependent on input pin "SW[0]"
    Warning (15610): No output dependent on input pin "SW[1]"
    Warning (15610): No output dependent on input pin "SW[2]"
    Warning (15610): No output dependent on input pin "SW[3]"
    Warning (15610): No output dependent on input pin "SW[4]"
    Warning (15610): No output dependent on input pin "SW[5]"
    Warning (15610): No output dependent on input pin "SW[6]"
    Warning (15610): No output dependent on input pin "SW[7]"
    Warning (15610): No output dependent on input pin "SW[8]"
    Warning (15610): No output dependent on input pin "SW[9]"
    Warning (15610): No output dependent on input pin "SW[10]"
    Warning (15610): No output dependent on input pin "SW[11]"
    Warning (15610): No output dependent on input pin "SW[12]"
    Warning (15610): No output dependent on input pin "SW[13]"
    Warning (15610): No output dependent on input pin "SW[14]"
    Warning (15610): No output dependent on input pin "SW[15]"
    Warning (15610): No output dependent on input pin "SW[16]"
    Warning (15610): No output dependent on input pin "SW[17]"
    Warning (15610): No output dependent on input pin "UART_RTS"
    Warning (15610): No output dependent on input pin "UART_RXD"
    Warning (15610): No output dependent on input pin "AUD_ADCDAT"
    Warning (15610): No output dependent on input pin "ENET0_INT_N"
    Warning (15610): No output dependent on input pin "ENET0_LINK100"
    Warning (15610): No output dependent on input pin "ENET0_RX_CLK"
    Warning (15610): No output dependent on input pin "ENET0_RX_COL"
    Warning (15610): No output dependent on input pin "ENET0_RX_CRS"
    Warning (15610): No output dependent on input pin "ENET0_RX_DATA[0]"
    Warning (15610): No output dependent on input pin "ENET0_RX_DATA[1]"
    Warning (15610): No output dependent on input pin "ENET0_RX_DATA[2]"
    Warning (15610): No output dependent on input pin "ENET0_RX_DATA[3]"
    Warning (15610): No output dependent on input pin "ENET0_RX_DV"
    Warning (15610): No output dependent on input pin "ENET0_RX_ER"
    Warning (15610): No output dependent on input pin "ENET0_TX_CLK"
    Warning (15610): No output dependent on input pin "ENETCLK_25"
    Warning (15610): No output dependent on input pin "ENET1_INT_N"
    Warning (15610): No output dependent on input pin "ENET1_LINK100"
    Warning (15610): No output dependent on input pin "ENET1_RX_CLK"
    Warning (15610): No output dependent on input pin "ENET1_RX_COL"
    Warning (15610): No output dependent on input pin "ENET1_RX_CRS"
    Warning (15610): No output dependent on input pin "ENET1_RX_DATA[0]"
    Warning (15610): No output dependent on input pin "ENET1_RX_DATA[1]"
    Warning (15610): No output dependent on input pin "ENET1_RX_DATA[2]"
    Warning (15610): No output dependent on input pin "ENET1_RX_DATA[3]"
    Warning (15610): No output dependent on input pin "ENET1_RX_DV"
    Warning (15610): No output dependent on input pin "ENET1_RX_ER"
    Warning (15610): No output dependent on input pin "ENET1_TX_CLK"
    Warning (15610): No output dependent on input pin "TD_CLK27"
    Warning (15610): No output dependent on input pin "TD_DATA[0]"
    Warning (15610): No output dependent on input pin "TD_DATA[1]"
    Warning (15610): No output dependent on input pin "TD_DATA[2]"
    Warning (15610): No output dependent on input pin "TD_DATA[3]"
    Warning (15610): No output dependent on input pin "TD_DATA[4]"
    Warning (15610): No output dependent on input pin "TD_DATA[5]"
    Warning (15610): No output dependent on input pin "TD_DATA[6]"
    Warning (15610): No output dependent on input pin "TD_DATA[7]"
    Warning (15610): No output dependent on input pin "TD_HS"
    Warning (15610): No output dependent on input pin "TD_VS"
    Warning (15610): No output dependent on input pin "OTG_DREQ[0]"
    Warning (15610): No output dependent on input pin "OTG_DREQ[1]"
    Warning (15610): No output dependent on input pin "OTG_INT[0]"
    Warning (15610): No output dependent on input pin "OTG_INT[1]"
    Warning (15610): No output dependent on input pin "FL_RY"
    Warning (15610): No output dependent on input pin "LTM_ADC_PENIRQ_n"
    Warning (15610): No output dependent on input pin "LTM_ADC_BUSY"
    Warning (15610): No output dependent on input pin "LTM_ADC_DOUT"
    Warning (15610): No output dependent on input pin "D[0]"
    Warning (15610): No output dependent on input pin "D[1]"
    Warning (15610): No output dependent on input pin "D[2]"
    Warning (15610): No output dependent on input pin "D[3]"
    Warning (15610): No output dependent on input pin "D[4]"
    Warning (15610): No output dependent on input pin "D[5]"
    Warning (15610): No output dependent on input pin "D[6]"
    Warning (15610): No output dependent on input pin "D[7]"
    Warning (15610): No output dependent on input pin "D[8]"
    Warning (15610): No output dependent on input pin "D[9]"
    Warning (15610): No output dependent on input pin "D[10]"
    Warning (15610): No output dependent on input pin "D[11]"
    Warning (15610): No output dependent on input pin "FVAL"
    Warning (15610): No output dependent on input pin "LVAL"
    Warning (15610): No output dependent on input pin "PIXCLK"
    Warning (15610): No output dependent on input pin "STROBE"
Info: Implemented 10414 device resources after synthesis - the final resource count might be different
    Info: Implemented 97 input pins
    Info: Implemented 291 output pins
    Info: Implemented 107 bidirectional pins
    Info: Implemented 9122 logic cells
    Info: Implemented 791 RAM segments
    Info: Implemented 1 PLLs
    Info: Implemented 4 DSP elements
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 740 warnings
    Info: Peak virtual memory: 577 megabytes
    Info: Processing ended: Wed Jan 07 20:16:53 2015
    Info: Elapsed time: 00:00:48
    Info: Total CPU time (on all processors): 00:00:47


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/Files/DSD/project/tPad_Starter/tPad_Starter.map.smsg.


