#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "F:\iverilog\lib\ivl\system.vpi";
:vpi_module "F:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "F:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "F:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "F:\iverilog\lib\ivl\va_math.vpi";
S_0000012f214c4440 .scope module, "DatapathTB" "DatapathTB" 2 19;
 .timescale -9 -12;
v0000012f2151e800_0 .var "clock", 0 0;
v0000012f2151eee0_0 .net "line", 31 0, v0000012f2151d650_0;  1 drivers
v0000012f2151f020_0 .var "reset", 0 0;
S_0000012f21458600 .scope module, "datapath" "Datapath" 2 25, 3 19 0, S_0000012f214c4440;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "instruction";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 1 "reset";
v0000012f2151fde0_0 .net "ALUCrt", 3 0, v0000012f21450f00_0;  1 drivers
v0000012f21520380_0 .net "ALUOp", 1 0, v0000012f21451180_0;  1 drivers
v0000012f2151fb60_0 .net "ALUSrc", 0 0, v0000012f2151dd30_0;  1 drivers
o0000012f214dd9e8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000012f2151eb20_0 .net "ALUoperator", 31 0, o0000012f214dd9e8;  0 drivers
v0000012f215202e0_0 .net "ALUout", 31 0, v0000012f21450fa0_0;  1 drivers
o0000012f214dda18 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000012f2151f660_0 .net "ALUrResp", 31 0, o0000012f214dda18;  0 drivers
v0000012f2151e940_0 .net "PC", 31 0, v0000012f2151d790_0;  1 drivers
v0000012f21520420_0 .net "PCNext", 31 0, v0000012f2151e550_0;  1 drivers
v0000012f2151ebc0_0 .net "PCpsadd", 31 0, v0000012f2151ced0_0;  1 drivers
v0000012f2151f5c0_0 .net "PCshift", 31 0, v0000012f2151dab0_0;  1 drivers
v0000012f2151f700_0 .net "auxiliarData", 31 0, v0000012f2151e050_0;  1 drivers
v0000012f2151ec60_0 .net "branch", 0 0, v0000012f2151e2d0_0;  1 drivers
v0000012f2151f7a0_0 .net "clock", 0 0, v0000012f2151e800_0;  1 drivers
v0000012f21520060_0 .net "data1", 31 0, v0000012f2151e8a0_0;  1 drivers
v0000012f215204c0_0 .net "data2", 31 0, v0000012f2151e9e0_0;  1 drivers
v0000012f2151e760_0 .net "immediate", 31 0, v0000012f2151d1f0_0;  1 drivers
v0000012f2151fca0_0 .net "immediateSH", 31 0, v0000012f2151ea80_0;  1 drivers
v0000012f2151ed00_0 .net "instruction", 31 0, v0000012f2151d650_0;  alias, 1 drivers
v0000012f2151fac0_0 .net "memRead", 0 0, v0000012f2151d0b0_0;  1 drivers
v0000012f2151f840_0 .net "memWrite", 0 0, v0000012f2151cb10_0;  1 drivers
v0000012f2151fc00_0 .net "memtoReg", 0 0, v0000012f2151db50_0;  1 drivers
v0000012f2151ff20_0 .net "readData", 31 0, v0000012f2151dfb0_0;  1 drivers
v0000012f2151eda0_0 .net "regWrite", 0 0, v0000012f2151dc90_0;  1 drivers
v0000012f2151ee40_0 .net "reset", 0 0, v0000012f2151f020_0;  1 drivers
v0000012f2151ffc0_0 .net "writeData", 31 0, v0000012f2151e230_0;  1 drivers
v0000012f21520100_0 .net "zero", 0 0, v0000012f21450b40_0;  1 drivers
L_0000012f2151f8e0 .part v0000012f2151d650_0, 0, 7;
L_0000012f2151f2a0 .part v0000012f2151d650_0, 25, 7;
L_0000012f2151f340 .part v0000012f2151d650_0, 12, 3;
L_0000012f2151fa20 .part v0000012f2151d650_0, 15, 5;
L_0000012f215795f0 .part v0000012f2151d650_0, 20, 5;
L_0000012f21578e70 .part v0000012f2151d650_0, 7, 5;
S_0000012f213cac00 .scope module, "alu" "ALU" 3 99, 4 17 0, S_0000012f21458600;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "ALUOut";
    .port_info 1 /OUTPUT 1 "zero";
    .port_info 2 /INPUT 4 "ALUControl";
    .port_info 3 /INPUT 32 "input1";
    .port_info 4 /INPUT 32 "input2";
v0000012f214508c0_0 .net "ALUControl", 3 0, v0000012f21450f00_0;  alias, 1 drivers
v0000012f21450fa0_0 .var "ALUOut", 31 0;
v0000012f21450dc0_0 .net "input1", 31 0, v0000012f2151e8a0_0;  alias, 1 drivers
v0000012f21451360_0 .net "input2", 31 0, v0000012f2151e050_0;  alias, 1 drivers
v0000012f21450b40_0 .var "zero", 0 0;
E_0000012f21441a10 .event anyedge, v0000012f214508c0_0, v0000012f21450dc0_0, v0000012f21451360_0, v0000012f21450fa0_0;
S_0000012f213cad90 .scope function.vec4.s32, "sOut" "sOut" 4 58, 4 58 0, S_0000012f213cac00;
 .timescale 0 0;
v0000012f21451220_0 .var "input1", 31 0;
v0000012f21450820_0 .var "input2", 31 0;
; Variable sOut is vec4 return value of scope S_0000012f213cad90
TD_DatapathTB.datapath.alu.sOut ;
    %load/vec4 v0000012f21450820_0;
    %parti/s 1, 31, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %load/vec4 v0000012f21451220_0;
    %load/vec4 v0000012f21450820_0;
    %add;
    %ret/vec4 0, 0, 32;  Assign to sOut (store_vec4_to_lval)
    %jmp T_0.2;
T_0.0 ;
    %load/vec4 v0000012f21450820_0;
    %inv;
    %store/vec4 v0000012f21450820_0, 0, 32;
    %load/vec4 v0000012f21450820_0;
    %addi 1, 0, 32;
    %store/vec4 v0000012f21450820_0, 0, 32;
    %load/vec4 v0000012f21451220_0;
    %load/vec4 v0000012f21450820_0;
    %add;
    %ret/vec4 0, 0, 32;  Assign to sOut (store_vec4_to_lval)
    %jmp T_0.2;
T_0.2 ;
    %pop/vec4 1;
    %end;
S_0000012f213caf20 .scope module, "aluCrt" "ALUControl" 3 73, 5 17 0, S_0000012f21458600;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "outALUControl";
    .port_info 1 /INPUT 7 "funct7";
    .port_info 2 /INPUT 3 "funct3";
    .port_info 3 /INPUT 2 "ALUOp";
v0000012f21450960_0 .net "ALUOp", 1 0, v0000012f21451180_0;  alias, 1 drivers
v0000012f214512c0_0 .net "funct3", 2 0, L_0000012f2151f340;  1 drivers
v0000012f21450e60_0 .net "funct7", 6 0, L_0000012f2151f2a0;  1 drivers
v0000012f21450f00_0 .var "outALUControl", 3 0;
E_0000012f21441410 .event anyedge, v0000012f21450960_0, v0000012f214512c0_0, v0000012f21450e60_0;
S_0000012f214074c0 .scope module, "control" "Controller" 3 57, 6 17 0, S_0000012f21458600;
 .timescale 0 0;
    .port_info 0 /OUTPUT 2 "ALUOp";
    .port_info 1 /OUTPUT 1 "branch";
    .port_info 2 /OUTPUT 1 "regWrite";
    .port_info 3 /OUTPUT 1 "memoryToRegister";
    .port_info 4 /OUTPUT 1 "ALUSrc";
    .port_info 5 /OUTPUT 1 "memoryRead";
    .port_info 6 /OUTPUT 1 "memoryWrite";
    .port_info 7 /INPUT 7 "opcode";
v0000012f21451180_0 .var "ALUOp", 1 0;
v0000012f2151dd30_0 .var "ALUSrc", 0 0;
v0000012f2151e2d0_0 .var "branch", 0 0;
v0000012f2151d0b0_0 .var "memoryRead", 0 0;
v0000012f2151db50_0 .var "memoryToRegister", 0 0;
v0000012f2151cb10_0 .var "memoryWrite", 0 0;
v0000012f2151d470_0 .net "opcode", 6 0, L_0000012f2151f8e0;  1 drivers
v0000012f2151dc90_0 .var "regWrite", 0 0;
E_0000012f21443690 .event anyedge, v0000012f2151d470_0;
S_0000012f21407650 .scope module, "dataMem" "DataMemory" 3 126, 7 17 0, S_0000012f21458600;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "readData";
    .port_info 1 /INPUT 32 "address";
    .port_info 2 /INPUT 32 "writeData";
    .port_info 3 /INPUT 1 "clock";
    .port_info 4 /INPUT 1 "memWrite";
    .port_info 5 /INPUT 1 "memRead";
    .port_info 6 /INPUT 1 "reset";
v0000012f2151d150_0 .net "address", 31 0, v0000012f21450fa0_0;  alias, 1 drivers
v0000012f2151cbb0_0 .net "clock", 0 0, v0000012f2151e800_0;  alias, 1 drivers
v0000012f2151e0f0 .array "dataArray", 0 31, 31 0;
v0000012f2151dbf0_0 .net "memRead", 0 0, v0000012f2151cb10_0;  alias, 1 drivers
v0000012f2151d330_0 .net "memWrite", 0 0, v0000012f2151d0b0_0;  alias, 1 drivers
v0000012f2151dfb0_0 .var "readData", 31 0;
v0000012f2151ddd0_0 .net "reset", 0 0, v0000012f2151f020_0;  alias, 1 drivers
v0000012f2151cc50_0 .net "writeData", 31 0, v0000012f2151e230_0;  alias, 1 drivers
E_0000012f21445410 .event posedge, v0000012f2151cbb0_0;
E_0000012f21445c50 .event anyedge, v0000012f2151ddd0_0;
S_0000012f214077e0 .scope module, "immGen" "ImmediateGenerator" 3 68, 8 17 0, S_0000012f21458600;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "outImmediate";
    .port_info 1 /INPUT 32 "immediate";
v0000012f2151ca70_0 .net *"_ivl_1", 6 0, L_0000012f2151f0c0;  1 drivers
L_0000012f21520728 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000012f2151de70_0 .net *"_ivl_5", 24 0, L_0000012f21520728;  1 drivers
v0000012f2151d8d0_0 .net *"_ivl_7", 3 0, L_0000012f2151f200;  1 drivers
v0000012f2151d3d0_0 .net "funct3", 2 0, L_0000012f2151f980;  1 drivers
v0000012f2151ccf0_0 .net "immediate", 31 0, v0000012f2151d650_0;  alias, 1 drivers
v0000012f2151cd90_0 .net "opcode", 31 0, L_0000012f2151f160;  1 drivers
v0000012f2151d1f0_0 .var "outImmediate", 31 0;
E_0000012f21443090 .event anyedge, v0000012f2151cd90_0, v0000012f2151ccf0_0;
L_0000012f2151f0c0 .part v0000012f2151d650_0, 0, 7;
L_0000012f2151f160 .concat [ 7 25 0 0], L_0000012f2151f0c0, L_0000012f21520728;
L_0000012f2151f200 .part v0000012f2151d650_0, 12, 4;
L_0000012f2151f980 .part L_0000012f2151f200, 0, 3;
S_0000012f21406f70 .scope module, "instructionMem" "InstructionMemory" 3 50, 9 17 0, S_0000012f21458600;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "PC";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "clock";
    .port_info 4 /NODIR 0 "";
v0000012f2151df10_0 .net "PC", 31 0, v0000012f2151e550_0;  alias, 1 drivers
v0000012f2151d290_0 .net "clock", 0 0, v0000012f2151e800_0;  alias, 1 drivers
v0000012f2151e410 .array "instructionArray", 0 31, 31 0;
v0000012f2151d650_0 .var "out", 31 0;
v0000012f2151e5f0_0 .net "reset", 0 0, v0000012f2151f020_0;  alias, 1 drivers
S_0000012f21407100 .scope module, "mux1" "MUX_32_2_1" 3 92, 10 17 0, S_0000012f21458600;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "input1";
    .port_info 2 /INPUT 32 "input2";
    .port_info 3 /INPUT 1 "selector";
v0000012f2151d5b0_0 .net "input1", 31 0, v0000012f2151e9e0_0;  alias, 1 drivers
v0000012f2151c7f0_0 .net "input2", 31 0, v0000012f2151d1f0_0;  alias, 1 drivers
v0000012f2151e050_0 .var "out", 31 0;
v0000012f2151d6f0_0 .net "selector", 0 0, v0000012f2151dd30_0;  alias, 1 drivers
E_0000012f21445350 .event anyedge, v0000012f2151dd30_0, v0000012f2151d1f0_0, v0000012f2151d5b0_0;
S_0000012f21407290 .scope module, "mux2" "MUX_32_2_1" 3 136, 10 17 0, S_0000012f21458600;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "input1";
    .port_info 2 /INPUT 32 "input2";
    .port_info 3 /INPUT 1 "selector";
v0000012f2151da10_0 .net "input1", 31 0, v0000012f2151dfb0_0;  alias, 1 drivers
v0000012f2151e190_0 .net "input2", 31 0, v0000012f21450fa0_0;  alias, 1 drivers
v0000012f2151e230_0 .var "out", 31 0;
v0000012f2151d510_0 .net "selector", 0 0, v0000012f2151db50_0;  alias, 1 drivers
E_0000012f21445210 .event anyedge, v0000012f2151db50_0, v0000012f21450fa0_0, v0000012f2151dfb0_0;
S_0000012f213c7fe0 .scope module, "mux32And" "MUX32_2_1_and" 3 118, 11 17 0, S_0000012f21458600;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "PCNext";
    .port_info 1 /INPUT 32 "addPC";
    .port_info 2 /INPUT 32 "addPCShift";
    .port_info 3 /INPUT 1 "zero";
    .port_info 4 /INPUT 1 "branch";
v0000012f2151d790_0 .var "PCNext", 31 0;
v0000012f2151d830_0 .net "addPC", 31 0, v0000012f2151e550_0;  alias, 1 drivers
v0000012f2151d970_0 .net "addPCShift", 31 0, v0000012f2151dab0_0;  alias, 1 drivers
v0000012f2151ce30_0 .net "branch", 0 0, v0000012f2151e2d0_0;  alias, 1 drivers
v0000012f2151e370_0 .var "selector", 0 0;
v0000012f2151c890_0 .net "zero", 0 0, v0000012f21450b40_0;  alias, 1 drivers
E_0000012f21445890/0 .event anyedge, v0000012f21450b40_0, v0000012f2151e2d0_0, v0000012f2151e370_0, v0000012f2151d970_0;
E_0000012f21445890/1 .event anyedge, v0000012f2151df10_0;
E_0000012f21445890 .event/or E_0000012f21445890/0, E_0000012f21445890/1;
S_0000012f213c8170 .scope module, "pcAdd" "PCAdder" 3 45, 12 17 0, S_0000012f21458600;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "outPCAdder";
    .port_info 1 /INPUT 32 "PC";
v0000012f2151d010_0 .net "PC", 31 0, v0000012f2151e550_0;  alias, 1 drivers
v0000012f2151ced0_0 .var "outPCAdder", 31 0;
E_0000012f21445990 .event anyedge, v0000012f2151df10_0;
S_0000012f213c8300 .scope module, "pcAdderShift" "PCAddeShift" 3 112, 13 17 0, S_0000012f21458600;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "PCAddShift";
    .port_info 1 /INPUT 32 "PC";
    .port_info 2 /INPUT 32 "immediate";
v0000012f2151c930_0 .net "PC", 31 0, v0000012f2151e550_0;  alias, 1 drivers
v0000012f2151dab0_0 .var "PCAddShift", 31 0;
v0000012f2151c750_0 .net "immediate", 31 0, v0000012f2151ea80_0;  alias, 1 drivers
E_0000012f21445390 .event anyedge, v0000012f2151df10_0, v0000012f2151c750_0;
S_0000012f21400120 .scope module, "programCounter" "ProgramCounter" 3 38, 14 17 0, S_0000012f21458600;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "outPCNext";
    .port_info 1 /INPUT 32 "PCNext";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "clock";
v0000012f2151cf70_0 .net "PCNext", 31 0, v0000012f2151d790_0;  alias, 1 drivers
v0000012f2151e4b0_0 .net "clock", 0 0, v0000012f2151e800_0;  alias, 1 drivers
v0000012f2151e550_0 .var "outPCNext", 31 0;
v0000012f2151c9d0_0 .net "reset", 0 0, v0000012f2151f020_0;  alias, 1 drivers
S_0000012f214002b0 .scope module, "registerMem" "RegisterMemory" 3 80, 15 17 0, S_0000012f21458600;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "outRS1";
    .port_info 1 /OUTPUT 32 "outRS2";
    .port_info 2 /INPUT 5 "rs1";
    .port_info 3 /INPUT 5 "rs2";
    .port_info 4 /INPUT 5 "rsWrite";
    .port_info 5 /INPUT 32 "dataWrite";
    .port_info 6 /INPUT 1 "rWrite";
    .port_info 7 /INPUT 1 "clk";
    .port_info 8 /INPUT 1 "reset";
v0000012f2151fe80_0 .net "clk", 0 0, v0000012f2151e800_0;  alias, 1 drivers
v0000012f2151ef80_0 .net "dataWrite", 31 0, v0000012f2151e230_0;  alias, 1 drivers
v0000012f2151e8a0_0 .var "outRS1", 31 0;
v0000012f2151e9e0_0 .var "outRS2", 31 0;
v0000012f215201a0_0 .net "rWrite", 0 0, v0000012f2151dc90_0;  alias, 1 drivers
v0000012f21520240 .array "registerArray", 0 31, 31 0;
v0000012f21520600_0 .net "reset", 0 0, v0000012f2151f020_0;  alias, 1 drivers
v0000012f21520560_0 .net "rs1", 4 0, L_0000012f2151fa20;  1 drivers
v0000012f2151f520_0 .net "rs2", 4 0, L_0000012f215795f0;  1 drivers
v0000012f2151fd40_0 .net "rsWrite", 4 0, L_0000012f21578e70;  1 drivers
S_0000012f21474dc0 .scope module, "sht" "Shifter" 3 107, 16 17 0, S_0000012f21458600;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "shiftImmediate";
    .port_info 1 /INPUT 32 "immediate";
v0000012f2151f480_0 .net "immediate", 31 0, v0000012f2151d1f0_0;  alias, 1 drivers
v0000012f2151ea80_0 .var "shiftImmediate", 31 0;
E_0000012f21445e90 .event anyedge, v0000012f2151d1f0_0;
    .scope S_0000012f21400120;
T_1 ;
    %wait E_0000012f21445410;
    %load/vec4 v0000012f2151c9d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0000012f2151e550_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000012f2151cf70_0;
    %assign/vec4 v0000012f2151e550_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000012f213c8170;
T_2 ;
    %wait E_0000012f21445990;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000012f2151ced0_0, 0;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000012f21406f70;
T_3 ;
    %pushi/vec4 1081523, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012f2151e410, 0, 4;
    %pushi/vec4 1081523, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012f2151e410, 0, 4;
    %pushi/vec4 1081523, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012f2151e410, 0, 4;
    %pushi/vec4 1081523, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012f2151e410, 0, 4;
    %pushi/vec4 1081523, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012f2151e410, 0, 4;
    %pushi/vec4 1081523, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012f2151e410, 0, 4;
    %pushi/vec4 1081523, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012f2151e410, 0, 4;
    %pushi/vec4 1081523, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012f2151e410, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012f2151e410, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012f2151e410, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012f2151e410, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012f2151e410, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012f2151e410, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012f2151e410, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012f2151e410, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012f2151e410, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012f2151e410, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012f2151e410, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012f2151e410, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012f2151e410, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012f2151e410, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012f2151e410, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012f2151e410, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012f2151e410, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012f2151e410, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012f2151e410, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012f2151e410, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012f2151e410, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012f2151e410, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012f2151e410, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012f2151e410, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012f2151e410, 0, 4;
    %end;
    .thread T_3;
    .scope S_0000012f21406f70;
T_4 ;
    %wait E_0000012f21445410;
    %load/vec4 v0000012f2151e5f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1081523, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012f2151e410, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012f2151e410, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012f2151e410, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012f2151e410, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012f2151e410, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012f2151e410, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012f2151e410, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012f2151e410, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012f2151e410, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012f2151e410, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012f2151e410, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012f2151e410, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012f2151e410, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012f2151e410, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012f2151e410, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012f2151e410, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012f2151e410, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012f2151e410, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012f2151e410, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012f2151e410, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012f2151e410, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012f2151e410, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012f2151e410, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012f2151e410, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012f2151e410, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012f2151e410, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012f2151e410, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012f2151e410, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012f2151e410, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012f2151e410, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012f2151e410, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012f2151e410, 0, 4;
T_4.0 ;
    %load/vec4 v0000012f2151df10_0;
    %ix/load 5, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 5;
    %ix/vec4 4;
    %load/vec4a v0000012f2151e410, 4;
    %assign/vec4 v0000012f2151d650_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_0000012f214074c0;
T_5 ;
    %wait E_0000012f21443690;
    %load/vec4 v0000012f2151d470_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %jmp T_5.4;
T_5.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000012f2151dd30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000012f2151db50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000012f2151dc90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000012f2151d0b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000012f2151cb10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000012f2151e2d0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000012f21451180_0, 0;
    %jmp T_5.4;
T_5.1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000012f2151dd30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000012f2151db50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000012f2151dc90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000012f2151d0b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000012f2151cb10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000012f2151e2d0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000012f21451180_0, 0;
    %jmp T_5.4;
T_5.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000012f2151dd30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000012f2151db50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000012f2151dc90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000012f2151d0b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000012f2151cb10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000012f2151e2d0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000012f21451180_0, 0;
    %jmp T_5.4;
T_5.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000012f2151dd30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000012f2151db50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000012f2151dc90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000012f2151d0b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000012f2151cb10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000012f2151e2d0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000012f21451180_0, 0;
    %jmp T_5.4;
T_5.4 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0000012f214077e0;
T_6 ;
    %wait E_0000012f21443090;
    %load/vec4 v0000012f2151cd90_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 32;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 32;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %assign/vec4 v0000012f2151d1f0_0, 0;
    %jmp T_6.4;
T_6.0 ;
    %load/vec4 v0000012f2151ccf0_0;
    %parti/s 1, 31, 6;
    %replicate 21;
    %load/vec4 v0000012f2151ccf0_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000012f2151ccf0_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000012f2151ccf0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000012f2151d1f0_0, 0;
    %jmp T_6.4;
T_6.1 ;
    %load/vec4 v0000012f2151ccf0_0;
    %parti/s 1, 31, 6;
    %replicate 21;
    %load/vec4 v0000012f2151ccf0_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000012f2151ccf0_0;
    %parti/s 4, 21, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000012f2151ccf0_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000012f2151d1f0_0, 0;
    %jmp T_6.4;
T_6.2 ;
    %load/vec4 v0000012f2151ccf0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0000012f2151ccf0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000012f2151ccf0_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000012f2151ccf0_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0000012f2151d1f0_0, 0;
    %jmp T_6.4;
T_6.4 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000012f213caf20;
T_7 ;
    %wait E_0000012f21441410;
    %load/vec4 v0000012f21450960_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000012f214512c0_0;
    %pushi/vec4 3, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000012f21450f00_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0000012f21450960_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000012f214512c0_0;
    %pushi/vec4 7, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000012f21450f00_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0000012f21450960_0;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000012f214512c0_0;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000012f21450f00_0, 0;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v0000012f21450960_0;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000012f21450e60_0;
    %pushi/vec4 0, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000012f214512c0_0;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.6, 8;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000012f21450f00_0, 0;
    %jmp T_7.7;
T_7.6 ;
    %load/vec4 v0000012f21450960_0;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000012f21450e60_0;
    %pushi/vec4 32, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000012f214512c0_0;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.8, 8;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000012f21450f00_0, 0;
    %jmp T_7.9;
T_7.8 ;
    %load/vec4 v0000012f21450960_0;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000012f21450e60_0;
    %pushi/vec4 0, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000012f214512c0_0;
    %pushi/vec4 7, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.10, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000012f21450f00_0, 0;
    %jmp T_7.11;
T_7.10 ;
    %load/vec4 v0000012f21450960_0;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000012f21450e60_0;
    %pushi/vec4 0, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000012f214512c0_0;
    %pushi/vec4 6, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.12, 8;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000012f21450f00_0, 0;
T_7.12 ;
T_7.11 ;
T_7.9 ;
T_7.7 ;
T_7.5 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000012f214002b0;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012f21520240, 0, 4;
    %pushi/vec4 7, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012f21520240, 0, 4;
    %pushi/vec4 7, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012f21520240, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012f21520240, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012f21520240, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012f21520240, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012f21520240, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012f21520240, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012f21520240, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012f21520240, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012f21520240, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012f21520240, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012f21520240, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012f21520240, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012f21520240, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012f21520240, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012f21520240, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012f21520240, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012f21520240, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012f21520240, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012f21520240, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012f21520240, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012f21520240, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012f21520240, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012f21520240, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012f21520240, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012f21520240, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012f21520240, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012f21520240, 0, 4;
    %pushi/vec4 252, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012f21520240, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012f21520240, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012f21520240, 0, 4;
    %end;
    .thread T_8;
    .scope S_0000012f214002b0;
T_9 ;
    %wait E_0000012f21445410;
    %load/vec4 v0000012f21520600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012f21520240, 0, 4;
    %pushi/vec4 7, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012f21520240, 0, 4;
    %pushi/vec4 7, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012f21520240, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012f21520240, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012f21520240, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012f21520240, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012f21520240, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012f21520240, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012f21520240, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012f21520240, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012f21520240, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012f21520240, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012f21520240, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012f21520240, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012f21520240, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012f21520240, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012f21520240, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012f21520240, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012f21520240, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012f21520240, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012f21520240, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012f21520240, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012f21520240, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012f21520240, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012f21520240, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012f21520240, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012f21520240, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012f21520240, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012f21520240, 0, 4;
    %pushi/vec4 252, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012f21520240, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012f21520240, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012f21520240, 0, 4;
T_9.0 ;
    %load/vec4 v0000012f21520560_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000012f21520240, 4;
    %assign/vec4 v0000012f2151e8a0_0, 0;
    %load/vec4 v0000012f2151f520_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000012f21520240, 4;
    %assign/vec4 v0000012f2151e9e0_0, 0;
    %load/vec4 v0000012f215201a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0000012f2151ef80_0;
    %load/vec4 v0000012f2151fd40_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012f21520240, 0, 4;
T_9.2 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0000012f21407100;
T_10 ;
    %wait E_0000012f21445350;
    %load/vec4 v0000012f2151d6f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0000012f2151c7f0_0;
    %assign/vec4 v0000012f2151e050_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000012f2151d5b0_0;
    %assign/vec4 v0000012f2151e050_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0000012f213cac00;
T_11 ;
    %wait E_0000012f21441a10;
    %load/vec4 v0000012f214508c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000012f21450fa0_0, 0;
    %jmp T_11.7;
T_11.0 ;
    %load/vec4 v0000012f21450dc0_0;
    %load/vec4 v0000012f21451360_0;
    %and;
    %assign/vec4 v0000012f21450fa0_0, 0;
    %jmp T_11.7;
T_11.1 ;
    %load/vec4 v0000012f21450dc0_0;
    %load/vec4 v0000012f21451360_0;
    %or;
    %assign/vec4 v0000012f21450fa0_0, 0;
    %jmp T_11.7;
T_11.2 ;
    %load/vec4 v0000012f21450dc0_0;
    %load/vec4 v0000012f21451360_0;
    %add;
    %assign/vec4 v0000012f21450fa0_0, 0;
    %jmp T_11.7;
T_11.3 ;
    %load/vec4 v0000012f21450dc0_0;
    %load/vec4 v0000012f21451360_0;
    %sub;
    %assign/vec4 v0000012f21450fa0_0, 0;
    %jmp T_11.7;
T_11.4 ;
    %load/vec4 v0000012f21450dc0_0;
    %load/vec4 v0000012f21451360_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %assign/vec4 v0000012f21450fa0_0, 0;
    %jmp T_11.7;
T_11.5 ;
    %load/vec4 v0000012f21450dc0_0;
    %load/vec4 v0000012f21451360_0;
    %or;
    %inv;
    %assign/vec4 v0000012f21450fa0_0, 0;
    %jmp T_11.7;
T_11.7 ;
    %pop/vec4 1;
    %load/vec4 v0000012f21450fa0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.8, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000012f21450b40_0, 0;
    %jmp T_11.9;
T_11.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000012f21450b40_0, 0;
T_11.9 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0000012f21474dc0;
T_12 ;
    %wait E_0000012f21445e90;
    %load/vec4 v0000012f2151f480_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0000012f2151ea80_0, 0;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0000012f213c8300;
T_13 ;
    %wait E_0000012f21445390;
    %load/vec4 v0000012f2151c930_0;
    %load/vec4 v0000012f2151c750_0;
    %add;
    %assign/vec4 v0000012f2151dab0_0, 0;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0000012f213c7fe0;
T_14 ;
    %wait E_0000012f21445890;
    %load/vec4 v0000012f2151c890_0;
    %load/vec4 v0000012f2151ce30_0;
    %and;
    %assign/vec4 v0000012f2151e370_0, 0;
    %load/vec4 v0000012f2151e370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0000012f2151d970_0;
    %assign/vec4 v0000012f2151d790_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0000012f2151d830_0;
    %assign/vec4 v0000012f2151d790_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0000012f21407650;
T_15 ;
    %wait E_0000012f21445c50;
    %load/vec4 v0000012f2151ddd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012f2151e0f0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012f2151e0f0, 0, 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012f2151e0f0, 0, 4;
    %pushi/vec4 3, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012f2151e0f0, 0, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012f2151e0f0, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012f2151e0f0, 0, 4;
    %pushi/vec4 6, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012f2151e0f0, 0, 4;
    %pushi/vec4 7, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012f2151e0f0, 0, 4;
    %pushi/vec4 8, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012f2151e0f0, 0, 4;
    %pushi/vec4 9, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012f2151e0f0, 0, 4;
    %pushi/vec4 10, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012f2151e0f0, 0, 4;
    %pushi/vec4 11, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012f2151e0f0, 0, 4;
    %pushi/vec4 12, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012f2151e0f0, 0, 4;
    %pushi/vec4 13, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012f2151e0f0, 0, 4;
    %pushi/vec4 14, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012f2151e0f0, 0, 4;
    %pushi/vec4 15, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012f2151e0f0, 0, 4;
    %pushi/vec4 16, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012f2151e0f0, 0, 4;
    %pushi/vec4 17, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012f2151e0f0, 0, 4;
    %pushi/vec4 18, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012f2151e0f0, 0, 4;
    %pushi/vec4 19, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012f2151e0f0, 0, 4;
    %pushi/vec4 20, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012f2151e0f0, 0, 4;
    %pushi/vec4 21, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012f2151e0f0, 0, 4;
    %pushi/vec4 22, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012f2151e0f0, 0, 4;
    %pushi/vec4 23, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012f2151e0f0, 0, 4;
    %pushi/vec4 24, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012f2151e0f0, 0, 4;
    %pushi/vec4 25, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012f2151e0f0, 0, 4;
    %pushi/vec4 26, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012f2151e0f0, 0, 4;
    %pushi/vec4 27, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012f2151e0f0, 0, 4;
    %pushi/vec4 28, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012f2151e0f0, 0, 4;
    %pushi/vec4 29, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012f2151e0f0, 0, 4;
    %pushi/vec4 30, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012f2151e0f0, 0, 4;
    %pushi/vec4 31, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012f2151e0f0, 0, 4;
T_15.0 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0000012f21407650;
T_16 ;
    %wait E_0000012f21445410;
    %load/vec4 v0000012f2151d330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0000012f2151cc50_0;
    %ix/getv 3, v0000012f2151d150_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012f2151e0f0, 0, 4;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0000012f2151dbf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %ix/getv 4, v0000012f2151d150_0;
    %load/vec4a v0000012f2151e0f0, 4;
    %assign/vec4 v0000012f2151dfb0_0, 0;
T_16.2 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0000012f21407290;
T_17 ;
    %wait E_0000012f21445210;
    %load/vec4 v0000012f2151d510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v0000012f2151e190_0;
    %assign/vec4 v0000012f2151e230_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0000012f2151da10_0;
    %assign/vec4 v0000012f2151e230_0, 0;
T_17.1 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0000012f214c4440;
T_18 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000012f2151e800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000012f2151f020_0, 0, 1;
    %delay 1000000, 0;
    %vpi_call 2 35 "$finish" {0 0 0};
    %end;
    .thread T_18;
    .scope S_0000012f214c4440;
T_19 ;
T_19.0 ;
    %delay 20000, 0;
    %load/vec4 v0000012f2151e800_0;
    %inv;
    %store/vec4 v0000012f2151e800_0, 0, 1;
    %jmp T_19.0;
    %end;
    .thread T_19;
    .scope S_0000012f214c4440;
T_20 ;
    %vpi_call 2 45 "$monitor", "Register         Decimal               Binary\0120                %03d                   %b\0121                %03d                   %b\0122                %03d                   %b\0123                %03d                   %b\0124                %03d                   %b\0125                %03d                   %b\0126                %03d                   %b\0127                %03d                   %b\0128                %03d                   %b\0129                %03d                   %b\01210               %03d                   %b\01211               %03d                   %b\01212               %03d                   %b\01213               %03d                   %b\01214               %03d                   %b\01215               %03d                   %b\01216               %03d                   %b\01217               %03d                   %b\01218               %03d                   %b\01219               %03d                   %b\01220               %03d                   %b\01221               %03d                   %b\01222               %03d                   %b\01223               %03d                   %b\01224               %03d                   %b\01225               %03d                   %b\01226               %03d                   %b\01227               %03d                   %b\01228               %03d                   %b\01229               %03d                   %b\01230               %03d                   %b\01231               %03d                   %b\012clock = %d\012LINE = %d\012", &A<v0000012f21520240, 1>, &A<v0000012f21520240, 1>, &A<v0000012f21520240, 2>, &A<v0000012f21520240, 2>, &A<v0000012f21520240, 3>, &A<v0000012f21520240, 3>, &A<v0000012f21520240, 4>, &A<v0000012f21520240, 4>, &A<v0000012f21520240, 5>, &A<v0000012f21520240, 5>, &A<v0000012f21520240, 6>, &A<v0000012f21520240, 6>, &A<v0000012f21520240, 7>, &A<v0000012f21520240, 7>, &A<v0000012f21520240, 8>, &A<v0000012f21520240, 8>, &A<v0000012f21520240, 9>, &A<v0000012f21520240, 9>, &A<v0000012f21520240, 10>, &A<v0000012f21520240, 10>, &A<v0000012f21520240, 11>, &A<v0000012f21520240, 11>, &A<v0000012f21520240, 12>, &A<v0000012f21520240, 12>, &A<v0000012f21520240, 13>, &A<v0000012f21520240, 13>, &A<v0000012f21520240, 14>, &A<v0000012f21520240, 14>, &A<v0000012f21520240, 15>, &A<v0000012f21520240, 15>, &A<v0000012f21520240, 16>, &A<v0000012f21520240, 16>, &A<v0000012f21520240, 17>, &A<v0000012f21520240, 17>, &A<v0000012f21520240, 18>, &A<v0000012f21520240, 18>, &A<v0000012f21520240, 19>, &A<v0000012f21520240, 19>, &A<v0000012f21520240, 20>, &A<v0000012f21520240, 20>, &A<v0000012f21520240, 21>, &A<v0000012f21520240, 21>, &A<v0000012f21520240, 22>, &A<v0000012f21520240, 22>, &A<v0000012f21520240, 23>, &A<v0000012f21520240, 23>, &A<v0000012f21520240, 24>, &A<v0000012f21520240, 24>, &A<v0000012f21520240, 25>, &A<v0000012f21520240, 25>, &A<v0000012f21520240, 26>, &A<v0000012f21520240, 26>, &A<v0000012f21520240, 27>, &A<v0000012f21520240, 27>, &A<v0000012f21520240, 28>, &A<v0000012f21520240, 28>, &A<v0000012f21520240, 29>, &A<v0000012f21520240, 29>, &A<v0000012f21520240, 30>, &A<v0000012f21520240, 30>, &A<v0000012f21520240, 31>, &A<v0000012f21520240, 31>, 32'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, 32'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, v0000012f2151e800_0, v0000012f2151eee0_0 {0 0 0};
    %vpi_call 2 113 "$dumpfile", "datapath.vcd" {0 0 0};
    %vpi_call 2 114 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000012f214c4440 {0 0 0};
    %end;
    .thread T_20;
# The file index is used to find the file name in the following table.
:file_names 17;
    "N/A";
    "<interactive>";
    "C:/Users/Mateus/Desktop/Study/UniversityProjects/TP2-OC1/src/DatapathTB.v";
    "C:/Users/Mateus/Desktop/Study/UniversityProjects/TP2-OC1/src/Datapath.v";
    "C:/Users/Mateus/Desktop/Study/UniversityProjects/TP2-OC1/src/ALU.v";
    "C:/Users/Mateus/Desktop/Study/UniversityProjects/TP2-OC1/src/ALUControl.v";
    "C:/Users/Mateus/Desktop/Study/UniversityProjects/TP2-OC1/src/Controller.v";
    "C:/Users/Mateus/Desktop/Study/UniversityProjects/TP2-OC1/src/DataMemory.v";
    "C:/Users/Mateus/Desktop/Study/UniversityProjects/TP2-OC1/src/ImmediateGenerator.v";
    "C:/Users/Mateus/Desktop/Study/UniversityProjects/TP2-OC1/src/InstructionMemory.v";
    "C:/Users/Mateus/Desktop/Study/UniversityProjects/TP2-OC1/src/MUX32_2_1.v";
    "C:/Users/Mateus/Desktop/Study/UniversityProjects/TP2-OC1/src/MUX32_2_1_and.v";
    "C:/Users/Mateus/Desktop/Study/UniversityProjects/TP2-OC1/src/PCAdder.v";
    "C:/Users/Mateus/Desktop/Study/UniversityProjects/TP2-OC1/src/PCAdderShift.v";
    "C:/Users/Mateus/Desktop/Study/UniversityProjects/TP2-OC1/src/ProgramCounter.v";
    "C:/Users/Mateus/Desktop/Study/UniversityProjects/TP2-OC1/src/RegisterMemory.v";
    "C:/Users/Mateus/Desktop/Study/UniversityProjects/TP2-OC1/src/Shifter.v";
