# SOME DESCRIPTIVE TITLE.
# Copyright (C) The kernel development community
# This file is distributed under the same license as the The Linux Kernel package.
# FIRST AUTHOR <EMAIL@ADDRESS>, YEAR.
#
#, fuzzy
msgid ""
msgstr ""
"Project-Id-Version: The Linux Kernel master\n"
"Report-Msgid-Bugs-To: \n"
"POT-Creation-Date: 2025-09-29 08:26+0000\n"
"PO-Revision-Date: YEAR-MO-DA HO:MI+ZONE\n"
"Last-Translator: FULL NAME <EMAIL@ADDRESS>\n"
"Language-Team: LANGUAGE <LL@li.org>\n"
"Language: zh_TW\n"
"MIME-Version: 1.0\n"
"Content-Type: text/plain; charset=UTF-8\n"
"Content-Transfer-Encoding: 8bit\n"

#: ../../../admin-guide/perf/dwc_pcie_pmu.rst:3
msgid "Synopsys DesignWare Cores (DWC) PCIe Performance Monitoring Unit (PMU)"
msgstr ""

#: ../../../admin-guide/perf/dwc_pcie_pmu.rst:6
msgid "DesignWare Cores (DWC) PCIe PMU"
msgstr ""

#: ../../../admin-guide/perf/dwc_pcie_pmu.rst:8
msgid ""
"The PMU is a PCIe configuration space register block provided by each PCIe "
"Root Port in a Vendor-Specific Extended Capability named RAS D.E.S (Debug, "
"Error injection, and Statistics)."
msgstr ""

#: ../../../admin-guide/perf/dwc_pcie_pmu.rst:12
msgid ""
"As the name indicates, the RAS DES capability supports system level "
"debugging, AER error injection, and collection of statistics. To facilitate "
"collection of statistics, Synopsys DesignWare Cores PCIe controller provides "
"the following two features:"
msgstr ""

#: ../../../admin-guide/perf/dwc_pcie_pmu.rst:17
msgid ""
"one 64-bit counter for Time Based Analysis (RX/TX data throughput and time "
"spent in each low-power LTSSM state) and"
msgstr ""

#: ../../../admin-guide/perf/dwc_pcie_pmu.rst:19
msgid ""
"one 32-bit counter for Event Counting (error and non-error events for a "
"specified lane)"
msgstr ""

#: ../../../admin-guide/perf/dwc_pcie_pmu.rst:22
msgid "Note: There is no interrupt for counter overflow."
msgstr ""

#: ../../../admin-guide/perf/dwc_pcie_pmu.rst:25
msgid "Time Based Analysis"
msgstr ""

#: ../../../admin-guide/perf/dwc_pcie_pmu.rst:27
msgid ""
"Using this feature you can obtain information regarding RX/TX data "
"throughput and time spent in each low-power LTSSM state by the controller. "
"The PMU measures data in two categories:"
msgstr ""

#: ../../../admin-guide/perf/dwc_pcie_pmu.rst:31
msgid "Group#0: Percentage of time the controller stays in LTSSM states."
msgstr ""

#: ../../../admin-guide/perf/dwc_pcie_pmu.rst:32
msgid "Group#1: Amount of data processed (Units of 16 bytes)."
msgstr ""

#: ../../../admin-guide/perf/dwc_pcie_pmu.rst:35
msgid "Lane Event counters"
msgstr ""

#: ../../../admin-guide/perf/dwc_pcie_pmu.rst:37
msgid ""
"Using this feature you can obtain Error and Non-Error information in "
"specific lane by the controller. The PMU event is selected by all of:"
msgstr ""

#: ../../../admin-guide/perf/dwc_pcie_pmu.rst:40
msgid "Group i"
msgstr ""

#: ../../../admin-guide/perf/dwc_pcie_pmu.rst:41
msgid "Event j within the Group i"
msgstr ""

#: ../../../admin-guide/perf/dwc_pcie_pmu.rst:42
msgid "Lane k"
msgstr ""

#: ../../../admin-guide/perf/dwc_pcie_pmu.rst:44
msgid "Some of the events only exist for specific configurations."
msgstr ""

#: ../../../admin-guide/perf/dwc_pcie_pmu.rst:47
msgid "DesignWare Cores (DWC) PCIe PMU Driver"
msgstr ""

#: ../../../admin-guide/perf/dwc_pcie_pmu.rst:49
msgid ""
"This driver adds PMU devices for each PCIe Root Port named based on the SBDF "
"of the Root Port. For example,"
msgstr ""

#: ../../../admin-guide/perf/dwc_pcie_pmu.rst:52
msgid "0001:30:03.0 PCI bridge: Device 1ded:8000 (rev 01)"
msgstr ""

#: ../../../admin-guide/perf/dwc_pcie_pmu.rst:54
msgid "the PMU device name for this Root Port is dwc_rootport_13018."
msgstr ""

#: ../../../admin-guide/perf/dwc_pcie_pmu.rst:56
msgid ""
"The DWC PCIe PMU driver registers a perf PMU driver, which provides "
"description of available events and configuration options in sysfs, see /sys/"
"bus/event_source/devices/dwc_rootport_{sbdf}."
msgstr ""

#: ../../../admin-guide/perf/dwc_pcie_pmu.rst:60
msgid ""
"The \"format\" directory describes format of the config fields of the "
"perf_event_attr structure. The \"events\" directory provides configuration "
"templates for all documented events.  For example, "
"\"rx_pcie_tlp_data_payload\" is an equivalent of \"eventid=0x21,type=0x0\"."
msgstr ""

#: ../../../admin-guide/perf/dwc_pcie_pmu.rst:65
msgid ""
"The \"perf list\" command shall list the available events from sysfs, e.g.::"
msgstr ""

#: ../../../admin-guide/perf/dwc_pcie_pmu.rst:74
msgid "Time Based Analysis Event Usage"
msgstr ""

#: ../../../admin-guide/perf/dwc_pcie_pmu.rst:76
msgid "Example usage of counting PCIe RX TLP data payload (Units of bytes)::"
msgstr ""

#: ../../../admin-guide/perf/dwc_pcie_pmu.rst:80
msgid ""
"The average RX/TX bandwidth can be calculated using the following formula:"
msgstr ""

#: ../../../admin-guide/perf/dwc_pcie_pmu.rst:82
msgid ""
"PCIe RX Bandwidth = rx_pcie_tlp_data_payload / Measure_Time_Window PCIe TX "
"Bandwidth = tx_pcie_tlp_data_payload / Measure_Time_Window"
msgstr ""

#: ../../../admin-guide/perf/dwc_pcie_pmu.rst:86
msgid "Lane Event Usage"
msgstr ""

#: ../../../admin-guide/perf/dwc_pcie_pmu.rst:88
msgid ""
"Each lane has the same event set and to avoid generating a list of hundreds "
"of events, the user need to specify the lane ID explicitly, e.g.::"
msgstr ""

#: ../../../admin-guide/perf/dwc_pcie_pmu.rst:93
msgid ""
"The driver does not support sampling, therefore \"perf record\" will not "
"work. Per-task (without \"-a\") perf sessions are not supported."
msgstr ""
