create_project vp "C:/Users/Michael/logisim_evolution_workspace/Noam_FPGA_CPU/main/sandbox//vp"
set_property part xc7a35tcpg236-1 [current_project]
set_property target_language VHDL [current_project]
add_files "C:/Users/Michael/logisim_evolution_workspace/Noam_FPGA_CPU/main/vhdl/arithmetic/Adder_entity.vhd"
add_files "C:/Users/Michael/logisim_evolution_workspace/Noam_FPGA_CPU/main/vhdl/arithmetic/Comparator_entity.vhd"
add_files "C:/Users/Michael/logisim_evolution_workspace/Noam_FPGA_CPU/main/vhdl/arithmetic/Shifter_8_bit_entity.vhd"
add_files "C:/Users/Michael/logisim_evolution_workspace/Noam_FPGA_CPU/main/vhdl/arithmetic/Subtractor_entity.vhd"
add_files "C:/Users/Michael/logisim_evolution_workspace/Noam_FPGA_CPU/main/vhdl/base/LogisimClockComponent_entity.vhd"
add_files "C:/Users/Michael/logisim_evolution_workspace/Noam_FPGA_CPU/main/vhdl/base/LogisimTickGenerator_entity.vhd"
add_files "C:/Users/Michael/logisim_evolution_workspace/Noam_FPGA_CPU/main/vhdl/circuit/Arithmetic_Logic_Unit_entity.vhd"
add_files "C:/Users/Michael/logisim_evolution_workspace/Noam_FPGA_CPU/main/vhdl/circuit/clock_unit_entity.vhd"
add_files "C:/Users/Michael/logisim_evolution_workspace/Noam_FPGA_CPU/main/vhdl/circuit/Hex_Driver_entity.vhd"
add_files "C:/Users/Michael/logisim_evolution_workspace/Noam_FPGA_CPU/main/vhdl/circuit/Increment_Decrement_Register_12_Bit_entity.vhd"
add_files "C:/Users/Michael/logisim_evolution_workspace/Noam_FPGA_CPU/main/vhdl/circuit/Instruction_Register_entity.vhd"
add_files "C:/Users/Michael/logisim_evolution_workspace/Noam_FPGA_CPU/main/vhdl/circuit/I_O_Driver_entity.vhd"
add_files "C:/Users/Michael/logisim_evolution_workspace/Noam_FPGA_CPU/main/vhdl/circuit/main_entity.vhd"
add_files "C:/Users/Michael/logisim_evolution_workspace/Noam_FPGA_CPU/main/vhdl/circuit/Register_8_Bit_entity.vhd"
add_files "C:/Users/Michael/logisim_evolution_workspace/Noam_FPGA_CPU/main/vhdl/circuit/Reg_Selector_entity.vhd"
add_files "C:/Users/Michael/logisim_evolution_workspace/Noam_FPGA_CPU/main/vhdl/gates/AND_GATE_3_INPUTS_entity.vhd"
add_files "C:/Users/Michael/logisim_evolution_workspace/Noam_FPGA_CPU/main/vhdl/gates/AND_GATE_BUS_entity.vhd"
add_files "C:/Users/Michael/logisim_evolution_workspace/Noam_FPGA_CPU/main/vhdl/gates/AND_GATE_entity.vhd"
add_files "C:/Users/Michael/logisim_evolution_workspace/Noam_FPGA_CPU/main/vhdl/gates/NOR_GATE_8_INPUTS_entity.vhd"
add_files "C:/Users/Michael/logisim_evolution_workspace/Noam_FPGA_CPU/main/vhdl/gates/NOT_GATE_entity.vhd"
add_files "C:/Users/Michael/logisim_evolution_workspace/Noam_FPGA_CPU/main/vhdl/gates/OR_GATE_3_INPUTS_entity.vhd"
add_files "C:/Users/Michael/logisim_evolution_workspace/Noam_FPGA_CPU/main/vhdl/gates/OR_GATE_BUS_3_INPUTS_entity.vhd"
add_files "C:/Users/Michael/logisim_evolution_workspace/Noam_FPGA_CPU/main/vhdl/gates/OR_GATE_BUS_9_INPUTS_entity.vhd"
add_files "C:/Users/Michael/logisim_evolution_workspace/Noam_FPGA_CPU/main/vhdl/gates/OR_GATE_BUS_entity.vhd"
add_files "C:/Users/Michael/logisim_evolution_workspace/Noam_FPGA_CPU/main/vhdl/gates/OR_GATE_entity.vhd"
add_files "C:/Users/Michael/logisim_evolution_workspace/Noam_FPGA_CPU/main/vhdl/gates/XOR_GATE_BUS_ONEHOT_entity.vhd"
add_files "C:/Users/Michael/logisim_evolution_workspace/Noam_FPGA_CPU/main/vhdl/memory/D_FLIPFLOP_entity.vhd"
add_files "C:/Users/Michael/logisim_evolution_workspace/Noam_FPGA_CPU/main/vhdl/memory/J_K_FLIPFLOP_entity.vhd"
add_files "C:/Users/Michael/logisim_evolution_workspace/Noam_FPGA_CPU/main/vhdl/memory/LogisimCounter_entity.vhd"
add_files "C:/Users/Michael/logisim_evolution_workspace/Noam_FPGA_CPU/main/vhdl/memory/RAMCONTENTS_CALL_STACK_entity.vhd"
add_files "C:/Users/Michael/logisim_evolution_workspace/Noam_FPGA_CPU/main/vhdl/memory/RAMCONTENTS_MAIN_RAM_entity.vhd"
add_files "C:/Users/Michael/logisim_evolution_workspace/Noam_FPGA_CPU/main/vhdl/memory/REGISTER_FLIP_FLOP_entity.vhd"
add_files "C:/Users/Michael/logisim_evolution_workspace/Noam_FPGA_CPU/main/vhdl/memory/ROMCONTENTS_ROM_1_entity.vhd"
add_files "C:/Users/Michael/logisim_evolution_workspace/Noam_FPGA_CPU/main/vhdl/memory/S_R_FLIPFLOP_entity.vhd"
add_files "C:/Users/Michael/logisim_evolution_workspace/Noam_FPGA_CPU/main/vhdl/plexers/Demultiplexer_2_entity.vhd"
add_files "C:/Users/Michael/logisim_evolution_workspace/Noam_FPGA_CPU/main/vhdl/plexers/Demultiplexer_4_entity.vhd"
add_files "C:/Users/Michael/logisim_evolution_workspace/Noam_FPGA_CPU/main/vhdl/plexers/Multiplexer_2_entity.vhd"
add_files "C:/Users/Michael/logisim_evolution_workspace/Noam_FPGA_CPU/main/vhdl/plexers/Multiplexer_bus_2_entity.vhd"
add_files "C:/Users/Michael/logisim_evolution_workspace/Noam_FPGA_CPU/main/vhdl/plexers/Multiplexer_bus_8_entity.vhd"
add_files "C:/Users/Michael/logisim_evolution_workspace/Noam_FPGA_CPU/main/vhdl/toplevel/LogisimToplevelShell_entity.vhd"
add_files "C:/Users/Michael/logisim_evolution_workspace/Noam_FPGA_CPU/main/vhdl/arithmetic/Adder_behavior.vhd"
add_files "C:/Users/Michael/logisim_evolution_workspace/Noam_FPGA_CPU/main/vhdl/arithmetic/Comparator_behavior.vhd"
add_files "C:/Users/Michael/logisim_evolution_workspace/Noam_FPGA_CPU/main/vhdl/arithmetic/Shifter_8_bit_behavior.vhd"
add_files "C:/Users/Michael/logisim_evolution_workspace/Noam_FPGA_CPU/main/vhdl/arithmetic/Subtractor_behavior.vhd"
add_files "C:/Users/Michael/logisim_evolution_workspace/Noam_FPGA_CPU/main/vhdl/base/LogisimClockComponent_behavior.vhd"
add_files "C:/Users/Michael/logisim_evolution_workspace/Noam_FPGA_CPU/main/vhdl/base/LogisimTickGenerator_behavior.vhd"
add_files "C:/Users/Michael/logisim_evolution_workspace/Noam_FPGA_CPU/main/vhdl/circuit/Arithmetic_Logic_Unit_behavior.vhd"
add_files "C:/Users/Michael/logisim_evolution_workspace/Noam_FPGA_CPU/main/vhdl/circuit/clock_unit_behavior.vhd"
add_files "C:/Users/Michael/logisim_evolution_workspace/Noam_FPGA_CPU/main/vhdl/circuit/Hex_Driver_behavior.vhd"
add_files "C:/Users/Michael/logisim_evolution_workspace/Noam_FPGA_CPU/main/vhdl/circuit/Increment_Decrement_Register_12_Bit_behavior.vhd"
add_files "C:/Users/Michael/logisim_evolution_workspace/Noam_FPGA_CPU/main/vhdl/circuit/Instruction_Register_behavior.vhd"
add_files "C:/Users/Michael/logisim_evolution_workspace/Noam_FPGA_CPU/main/vhdl/circuit/I_O_Driver_behavior.vhd"
add_files "C:/Users/Michael/logisim_evolution_workspace/Noam_FPGA_CPU/main/vhdl/circuit/main_behavior.vhd"
add_files "C:/Users/Michael/logisim_evolution_workspace/Noam_FPGA_CPU/main/vhdl/circuit/Register_8_Bit_behavior.vhd"
add_files "C:/Users/Michael/logisim_evolution_workspace/Noam_FPGA_CPU/main/vhdl/circuit/Reg_Selector_behavior.vhd"
add_files "C:/Users/Michael/logisim_evolution_workspace/Noam_FPGA_CPU/main/vhdl/gates/AND_GATE_3_INPUTS_behavior.vhd"
add_files "C:/Users/Michael/logisim_evolution_workspace/Noam_FPGA_CPU/main/vhdl/gates/AND_GATE_behavior.vhd"
add_files "C:/Users/Michael/logisim_evolution_workspace/Noam_FPGA_CPU/main/vhdl/gates/AND_GATE_BUS_behavior.vhd"
add_files "C:/Users/Michael/logisim_evolution_workspace/Noam_FPGA_CPU/main/vhdl/gates/NOR_GATE_8_INPUTS_behavior.vhd"
add_files "C:/Users/Michael/logisim_evolution_workspace/Noam_FPGA_CPU/main/vhdl/gates/NOT_GATE_behavior.vhd"
add_files "C:/Users/Michael/logisim_evolution_workspace/Noam_FPGA_CPU/main/vhdl/gates/OR_GATE_3_INPUTS_behavior.vhd"
add_files "C:/Users/Michael/logisim_evolution_workspace/Noam_FPGA_CPU/main/vhdl/gates/OR_GATE_behavior.vhd"
add_files "C:/Users/Michael/logisim_evolution_workspace/Noam_FPGA_CPU/main/vhdl/gates/OR_GATE_BUS_3_INPUTS_behavior.vhd"
add_files "C:/Users/Michael/logisim_evolution_workspace/Noam_FPGA_CPU/main/vhdl/gates/OR_GATE_BUS_9_INPUTS_behavior.vhd"
add_files "C:/Users/Michael/logisim_evolution_workspace/Noam_FPGA_CPU/main/vhdl/gates/OR_GATE_BUS_behavior.vhd"
add_files "C:/Users/Michael/logisim_evolution_workspace/Noam_FPGA_CPU/main/vhdl/gates/XOR_GATE_BUS_ONEHOT_behavior.vhd"
add_files "C:/Users/Michael/logisim_evolution_workspace/Noam_FPGA_CPU/main/vhdl/memory/D_FLIPFLOP_behavior.vhd"
add_files "C:/Users/Michael/logisim_evolution_workspace/Noam_FPGA_CPU/main/vhdl/memory/J_K_FLIPFLOP_behavior.vhd"
add_files "C:/Users/Michael/logisim_evolution_workspace/Noam_FPGA_CPU/main/vhdl/memory/LogisimCounter_behavior.vhd"
add_files "C:/Users/Michael/logisim_evolution_workspace/Noam_FPGA_CPU/main/vhdl/memory/RAMCONTENTS_CALL_STACK_behavior.vhd"
add_files "C:/Users/Michael/logisim_evolution_workspace/Noam_FPGA_CPU/main/vhdl/memory/RAMCONTENTS_MAIN_RAM_behavior.vhd"
add_files "C:/Users/Michael/logisim_evolution_workspace/Noam_FPGA_CPU/main/vhdl/memory/REGISTER_FLIP_FLOP_behavior.vhd"
add_files "C:/Users/Michael/logisim_evolution_workspace/Noam_FPGA_CPU/main/vhdl/memory/ROMCONTENTS_ROM_1_behavior.vhd"
add_files "C:/Users/Michael/logisim_evolution_workspace/Noam_FPGA_CPU/main/vhdl/memory/S_R_FLIPFLOP_behavior.vhd"
add_files "C:/Users/Michael/logisim_evolution_workspace/Noam_FPGA_CPU/main/vhdl/plexers/Demultiplexer_2_behavior.vhd"
add_files "C:/Users/Michael/logisim_evolution_workspace/Noam_FPGA_CPU/main/vhdl/plexers/Demultiplexer_4_behavior.vhd"
add_files "C:/Users/Michael/logisim_evolution_workspace/Noam_FPGA_CPU/main/vhdl/plexers/Multiplexer_2_behavior.vhd"
add_files "C:/Users/Michael/logisim_evolution_workspace/Noam_FPGA_CPU/main/vhdl/plexers/Multiplexer_bus_2_behavior.vhd"
add_files "C:/Users/Michael/logisim_evolution_workspace/Noam_FPGA_CPU/main/vhdl/plexers/Multiplexer_bus_8_behavior.vhd"
add_files "C:/Users/Michael/logisim_evolution_workspace/Noam_FPGA_CPU/main/vhdl/toplevel/LogisimToplevelShell_behavior.vhd"
add_files -fileset constrs_1 "C:/Users/Michael/logisim_evolution_workspace/Noam_FPGA_CPU/main/xdc/vivadoConstraints.xdc"
exit
