Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Dec 12 02:48:07 2023
| Host         : Adelia-laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file new_top_v2_timing_summary_routed.rpt -pb new_top_v2_timing_summary_routed.pb -rpx new_top_v2_timing_summary_routed.rpx -warn_on_violation
| Design       : new_top_v2
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                           Violations  
---------  --------  ----------------------------------------------------  ----------  
TIMING-16  Warning   Large setup violation                                 1           
TIMING-18  Warning   Missing input or output delay                         9           
XDCC-4     Warning   User Clock constraint overwritten with the same name  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.440       -4.440                      1                  319        0.198        0.000                      0                  319        4.500        0.000                       0                   165  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -4.440       -4.440                      1                  319        0.198        0.000                      0                  319        4.500        0.000                       0                   165  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            1  Failing Endpoint ,  Worst Slack       -4.440ns,  Total Violation       -4.440ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.198ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.440ns  (required time - arrival time)
  Source:                 parse1/count_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            parse1/one_byte_ready_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.268ns  (logic 7.792ns (54.611%)  route 6.476ns (45.389%))
  Logic Levels:           21  (CARRY4=13 LUT1=1 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 14.931 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.722     5.325    parse1/clk_IBUF_BUFG
    SLICE_X7Y89          FDRE                                         r  parse1/count_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y89          FDRE (Prop_fdre_C_Q)         0.456     5.781 r  parse1/count_reg[1]_replica/Q
                         net (fo=1, routed)           0.288     6.069    parse1/count_reg[1]_repN
    SLICE_X5Y89          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.725 r  parse1/i__carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.725    parse1/i__carry_i_9_n_0
    SLICE_X5Y90          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.038 f  parse1/i__carry__0_i_10/O[3]
                         net (fo=5, routed)           0.566     7.603    parse1/one_byte_ready4[8]
    SLICE_X6Y90          LUT1 (Prop_lut1_I0_O)        0.306     7.909 r  parse1/i__carry__0_i_19/O
                         net (fo=1, routed)           0.000     7.909    parse1/i__carry__0_i_19_n_0
    SLICE_X6Y90          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.285 r  parse1/i__carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.285    parse1/i__carry__0_i_9_n_0
    SLICE_X6Y91          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.524 r  parse1/i__carry__1_i_9/O[2]
                         net (fo=2, routed)           0.635     9.159    parse1/one_byte_ready5[11]
    SLICE_X6Y88          LUT3 (Prop_lut3_I0_O)        0.301     9.460 r  parse1/i__carry__1_i_13/O
                         net (fo=26, routed)          0.513     9.974    parse1/i__carry__1_i_13_n_0
    SLICE_X4Y88          LUT6 (Prop_lut6_I5_O)        0.124    10.098 r  parse1/i__carry__2_i_3/O
                         net (fo=4, routed)           0.914    11.012    parse1/i__carry__2_i_3_n_0
    SLICE_X8Y93          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    11.532 r  parse1/one_byte_ready3_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.532    parse1/one_byte_ready3_inferred__0/i__carry__2_n_0
    SLICE_X8Y94          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.771 r  parse1/one_byte_ready3_inferred__0/i__carry__3/O[2]
                         net (fo=2, routed)           0.586    12.357    parse1/one_byte_ready3_inferred__0/i__carry__3_n_5
    SLICE_X11Y96         LUT2 (Prop_lut2_I0_O)        0.301    12.658 r  parse1/i___244_carry__2_i_3/O
                         net (fo=1, routed)           0.000    12.658    parse1/i___244_carry__2_i_3_n_0
    SLICE_X11Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.208 r  parse1/one_byte_ready3_inferred__0/i___244_carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.208    parse1/one_byte_ready3_inferred__0/i___244_carry__2_n_0
    SLICE_X11Y97         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.447 r  parse1/one_byte_ready3_inferred__0/i___244_carry__3/O[2]
                         net (fo=5, routed)           0.509    13.955    parse1/one_byte_ready3_inferred__0/i___244_carry__3_n_5
    SLICE_X13Y96         LUT3 (Prop_lut3_I0_O)        0.302    14.257 r  parse1/i___323_carry__1_i_9/O
                         net (fo=1, routed)           0.819    15.076    parse1/i___323_carry__1_i_9_n_0
    SLICE_X9Y95          LUT5 (Prop_lut5_I2_O)        0.124    15.200 r  parse1/i___323_carry__1_i_5/O
                         net (fo=1, routed)           0.000    15.200    parse1/i___323_carry__1_i_5_n_0
    SLICE_X9Y95          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.601 r  parse1/one_byte_ready3_inferred__0/i___323_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.601    parse1/one_byte_ready3_inferred__0/i___323_carry__1_n_0
    SLICE_X9Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.715 r  parse1/one_byte_ready3_inferred__0/i___323_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.715    parse1/one_byte_ready3_inferred__0/i___323_carry__2_n_0
    SLICE_X9Y97          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.028 r  parse1/one_byte_ready3_inferred__0/i___323_carry__3/O[3]
                         net (fo=2, routed)           0.611    16.639    parse1/one_byte_ready3_inferred__0/i___323_carry__3_n_4
    SLICE_X8Y100         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.733    17.372 r  parse1/one_byte_ready3_inferred__0/i___368_carry/O[1]
                         net (fo=1, routed)           0.525    17.897    parse1/one_byte_ready3_inferred__0/i___368_carry_n_6
    SLICE_X6Y101         LUT4 (Prop_lut4_I3_O)        0.306    18.203 r  parse1/i___373_carry_i_3/O
                         net (fo=1, routed)           0.000    18.203    parse1/i___373_carry_i_3_n_0
    SLICE_X6Y101         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    18.781 r  parse1/one_byte_ready3_inferred__0/i___373_carry/O[2]
                         net (fo=1, routed)           0.511    19.292    parse1/one_byte_ready3_inferred__0/i___373_carry_n_5
    SLICE_X8Y101         LUT6 (Prop_lut6_I4_O)        0.301    19.593 r  parse1/one_byte_ready_i_1/O
                         net (fo=1, routed)           0.000    19.593    parse1/one_byte_ready_i_1_n_0
    SLICE_X8Y101         FDRE                                         r  parse1/one_byte_ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.509    14.931    parse1/clk_IBUF_BUFG
    SLICE_X8Y101         FDRE                                         r  parse1/one_byte_ready_reg/C
                         clock pessimism              0.180    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X8Y101         FDRE (Setup_fdre_C_D)        0.077    15.153    parse1/one_byte_ready_reg
  -------------------------------------------------------------------
                         required time                         15.153    
                         arrival time                         -19.593    
  -------------------------------------------------------------------
                         slack                                 -4.440    

Slack (MET) :             2.831ns  (required time - arrival time)
  Source:                 MultiPortRAM/write_W_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MultiPortRAM/write_H_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.909ns  (logic 2.372ns (34.334%)  route 4.537ns (65.666%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.717     5.320    MultiPortRAM/clk_IBUF_BUFG
    SLICE_X2Y83          FDRE                                         r  MultiPortRAM/write_W_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDRE (Prop_fdre_C_Q)         0.518     5.838 r  MultiPortRAM/write_W_reg[4]/Q
                         net (fo=2, routed)           0.881     6.719    MultiPortRAM/write_W_reg[4]
    SLICE_X3Y82          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     7.244 r  MultiPortRAM/address0_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.244    MultiPortRAM/address0_i_11_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.358 r  MultiPortRAM/address0_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.358    MultiPortRAM/address0_i_10_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.597 r  MultiPortRAM/address0_i_9/O[2]
                         net (fo=2, routed)           1.088     8.684    parse1/C[9]
    SLICE_X4Y86          LUT4 (Prop_lut4_I3_O)        0.302     8.986 r  parse1/write_H0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     8.986    MultiPortRAM/write_W_reg[0]_0[1]
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.536 r  MultiPortRAM/write_H0_carry__0/CO[3]
                         net (fo=3, routed)           1.006    10.542    parse1/address0[0]
    SLICE_X2Y86          LUT2 (Prop_lut2_I1_O)        0.124    10.666 r  parse1/address0_i_1/O
                         net (fo=16, routed)          1.562    12.228    MultiPortRAM/sel
    SLICE_X0Y88          FDRE                                         r  MultiPortRAM/write_H_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.602    15.025    MultiPortRAM/clk_IBUF_BUFG
    SLICE_X0Y88          FDRE                                         r  MultiPortRAM/write_H_reg[10]/C
                         clock pessimism              0.275    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X0Y88          FDRE (Setup_fdre_C_CE)      -0.205    15.059    MultiPortRAM/write_H_reg[10]
  -------------------------------------------------------------------
                         required time                         15.059    
                         arrival time                         -12.228    
  -------------------------------------------------------------------
                         slack                                  2.831    

Slack (MET) :             2.831ns  (required time - arrival time)
  Source:                 MultiPortRAM/write_W_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MultiPortRAM/write_H_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.909ns  (logic 2.372ns (34.334%)  route 4.537ns (65.666%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.717     5.320    MultiPortRAM/clk_IBUF_BUFG
    SLICE_X2Y83          FDRE                                         r  MultiPortRAM/write_W_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDRE (Prop_fdre_C_Q)         0.518     5.838 r  MultiPortRAM/write_W_reg[4]/Q
                         net (fo=2, routed)           0.881     6.719    MultiPortRAM/write_W_reg[4]
    SLICE_X3Y82          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     7.244 r  MultiPortRAM/address0_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.244    MultiPortRAM/address0_i_11_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.358 r  MultiPortRAM/address0_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.358    MultiPortRAM/address0_i_10_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.597 r  MultiPortRAM/address0_i_9/O[2]
                         net (fo=2, routed)           1.088     8.684    parse1/C[9]
    SLICE_X4Y86          LUT4 (Prop_lut4_I3_O)        0.302     8.986 r  parse1/write_H0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     8.986    MultiPortRAM/write_W_reg[0]_0[1]
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.536 r  MultiPortRAM/write_H0_carry__0/CO[3]
                         net (fo=3, routed)           1.006    10.542    parse1/address0[0]
    SLICE_X2Y86          LUT2 (Prop_lut2_I1_O)        0.124    10.666 r  parse1/address0_i_1/O
                         net (fo=16, routed)          1.562    12.228    MultiPortRAM/sel
    SLICE_X0Y88          FDRE                                         r  MultiPortRAM/write_H_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.602    15.025    MultiPortRAM/clk_IBUF_BUFG
    SLICE_X0Y88          FDRE                                         r  MultiPortRAM/write_H_reg[11]/C
                         clock pessimism              0.275    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X0Y88          FDRE (Setup_fdre_C_CE)      -0.205    15.059    MultiPortRAM/write_H_reg[11]
  -------------------------------------------------------------------
                         required time                         15.059    
                         arrival time                         -12.228    
  -------------------------------------------------------------------
                         slack                                  2.831    

Slack (MET) :             2.831ns  (required time - arrival time)
  Source:                 MultiPortRAM/write_W_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MultiPortRAM/write_H_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.909ns  (logic 2.372ns (34.334%)  route 4.537ns (65.666%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.717     5.320    MultiPortRAM/clk_IBUF_BUFG
    SLICE_X2Y83          FDRE                                         r  MultiPortRAM/write_W_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDRE (Prop_fdre_C_Q)         0.518     5.838 r  MultiPortRAM/write_W_reg[4]/Q
                         net (fo=2, routed)           0.881     6.719    MultiPortRAM/write_W_reg[4]
    SLICE_X3Y82          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     7.244 r  MultiPortRAM/address0_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.244    MultiPortRAM/address0_i_11_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.358 r  MultiPortRAM/address0_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.358    MultiPortRAM/address0_i_10_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.597 r  MultiPortRAM/address0_i_9/O[2]
                         net (fo=2, routed)           1.088     8.684    parse1/C[9]
    SLICE_X4Y86          LUT4 (Prop_lut4_I3_O)        0.302     8.986 r  parse1/write_H0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     8.986    MultiPortRAM/write_W_reg[0]_0[1]
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.536 r  MultiPortRAM/write_H0_carry__0/CO[3]
                         net (fo=3, routed)           1.006    10.542    parse1/address0[0]
    SLICE_X2Y86          LUT2 (Prop_lut2_I1_O)        0.124    10.666 r  parse1/address0_i_1/O
                         net (fo=16, routed)          1.562    12.228    MultiPortRAM/sel
    SLICE_X0Y88          FDRE                                         r  MultiPortRAM/write_H_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.602    15.025    MultiPortRAM/clk_IBUF_BUFG
    SLICE_X0Y88          FDRE                                         r  MultiPortRAM/write_H_reg[8]/C
                         clock pessimism              0.275    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X0Y88          FDRE (Setup_fdre_C_CE)      -0.205    15.059    MultiPortRAM/write_H_reg[8]
  -------------------------------------------------------------------
                         required time                         15.059    
                         arrival time                         -12.228    
  -------------------------------------------------------------------
                         slack                                  2.831    

Slack (MET) :             2.831ns  (required time - arrival time)
  Source:                 MultiPortRAM/write_W_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MultiPortRAM/write_H_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.909ns  (logic 2.372ns (34.334%)  route 4.537ns (65.666%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.717     5.320    MultiPortRAM/clk_IBUF_BUFG
    SLICE_X2Y83          FDRE                                         r  MultiPortRAM/write_W_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDRE (Prop_fdre_C_Q)         0.518     5.838 r  MultiPortRAM/write_W_reg[4]/Q
                         net (fo=2, routed)           0.881     6.719    MultiPortRAM/write_W_reg[4]
    SLICE_X3Y82          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     7.244 r  MultiPortRAM/address0_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.244    MultiPortRAM/address0_i_11_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.358 r  MultiPortRAM/address0_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.358    MultiPortRAM/address0_i_10_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.597 r  MultiPortRAM/address0_i_9/O[2]
                         net (fo=2, routed)           1.088     8.684    parse1/C[9]
    SLICE_X4Y86          LUT4 (Prop_lut4_I3_O)        0.302     8.986 r  parse1/write_H0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     8.986    MultiPortRAM/write_W_reg[0]_0[1]
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.536 r  MultiPortRAM/write_H0_carry__0/CO[3]
                         net (fo=3, routed)           1.006    10.542    parse1/address0[0]
    SLICE_X2Y86          LUT2 (Prop_lut2_I1_O)        0.124    10.666 r  parse1/address0_i_1/O
                         net (fo=16, routed)          1.562    12.228    MultiPortRAM/sel
    SLICE_X0Y88          FDRE                                         r  MultiPortRAM/write_H_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.602    15.025    MultiPortRAM/clk_IBUF_BUFG
    SLICE_X0Y88          FDRE                                         r  MultiPortRAM/write_H_reg[9]/C
                         clock pessimism              0.275    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X0Y88          FDRE (Setup_fdre_C_CE)      -0.205    15.059    MultiPortRAM/write_H_reg[9]
  -------------------------------------------------------------------
                         required time                         15.059    
                         arrival time                         -12.228    
  -------------------------------------------------------------------
                         slack                                  2.831    

Slack (MET) :             3.046ns  (required time - arrival time)
  Source:                 MultiPortRAM/write_W_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MultiPortRAM/write_W_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.370ns  (logic 2.372ns (37.236%)  route 3.998ns (62.764%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.717     5.320    MultiPortRAM/clk_IBUF_BUFG
    SLICE_X2Y83          FDRE                                         r  MultiPortRAM/write_W_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDRE (Prop_fdre_C_Q)         0.518     5.838 r  MultiPortRAM/write_W_reg[4]/Q
                         net (fo=2, routed)           0.881     6.719    MultiPortRAM/write_W_reg[4]
    SLICE_X3Y82          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     7.244 r  MultiPortRAM/address0_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.244    MultiPortRAM/address0_i_11_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.358 r  MultiPortRAM/address0_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.358    MultiPortRAM/address0_i_10_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.597 r  MultiPortRAM/address0_i_9/O[2]
                         net (fo=2, routed)           1.088     8.684    parse1/C[9]
    SLICE_X4Y86          LUT4 (Prop_lut4_I3_O)        0.302     8.986 r  parse1/write_H0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     8.986    MultiPortRAM/write_W_reg[0]_0[1]
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.536 r  MultiPortRAM/write_H0_carry__0/CO[3]
                         net (fo=3, routed)           1.156    10.692    MultiPortRAM/CO[0]
    SLICE_X3Y86          LUT3 (Prop_lut3_I1_O)        0.124    10.816 r  MultiPortRAM/address0_i_2/O
                         net (fo=16, routed)          0.874    11.690    MultiPortRAM/RSTC
    SLICE_X2Y82          FDRE                                         r  MultiPortRAM/write_W_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.597    15.020    MultiPortRAM/clk_IBUF_BUFG
    SLICE_X2Y82          FDRE                                         r  MultiPortRAM/write_W_reg[0]/C
                         clock pessimism              0.275    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X2Y82          FDRE (Setup_fdre_C_R)       -0.524    14.735    MultiPortRAM/write_W_reg[0]
  -------------------------------------------------------------------
                         required time                         14.735    
                         arrival time                         -11.690    
  -------------------------------------------------------------------
                         slack                                  3.046    

Slack (MET) :             3.046ns  (required time - arrival time)
  Source:                 MultiPortRAM/write_W_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MultiPortRAM/write_W_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.370ns  (logic 2.372ns (37.236%)  route 3.998ns (62.764%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.717     5.320    MultiPortRAM/clk_IBUF_BUFG
    SLICE_X2Y83          FDRE                                         r  MultiPortRAM/write_W_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDRE (Prop_fdre_C_Q)         0.518     5.838 r  MultiPortRAM/write_W_reg[4]/Q
                         net (fo=2, routed)           0.881     6.719    MultiPortRAM/write_W_reg[4]
    SLICE_X3Y82          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     7.244 r  MultiPortRAM/address0_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.244    MultiPortRAM/address0_i_11_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.358 r  MultiPortRAM/address0_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.358    MultiPortRAM/address0_i_10_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.597 r  MultiPortRAM/address0_i_9/O[2]
                         net (fo=2, routed)           1.088     8.684    parse1/C[9]
    SLICE_X4Y86          LUT4 (Prop_lut4_I3_O)        0.302     8.986 r  parse1/write_H0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     8.986    MultiPortRAM/write_W_reg[0]_0[1]
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.536 r  MultiPortRAM/write_H0_carry__0/CO[3]
                         net (fo=3, routed)           1.156    10.692    MultiPortRAM/CO[0]
    SLICE_X3Y86          LUT3 (Prop_lut3_I1_O)        0.124    10.816 r  MultiPortRAM/address0_i_2/O
                         net (fo=16, routed)          0.874    11.690    MultiPortRAM/RSTC
    SLICE_X2Y82          FDRE                                         r  MultiPortRAM/write_W_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.597    15.020    MultiPortRAM/clk_IBUF_BUFG
    SLICE_X2Y82          FDRE                                         r  MultiPortRAM/write_W_reg[1]/C
                         clock pessimism              0.275    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X2Y82          FDRE (Setup_fdre_C_R)       -0.524    14.735    MultiPortRAM/write_W_reg[1]
  -------------------------------------------------------------------
                         required time                         14.735    
                         arrival time                         -11.690    
  -------------------------------------------------------------------
                         slack                                  3.046    

Slack (MET) :             3.046ns  (required time - arrival time)
  Source:                 MultiPortRAM/write_W_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MultiPortRAM/write_W_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.370ns  (logic 2.372ns (37.236%)  route 3.998ns (62.764%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.717     5.320    MultiPortRAM/clk_IBUF_BUFG
    SLICE_X2Y83          FDRE                                         r  MultiPortRAM/write_W_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDRE (Prop_fdre_C_Q)         0.518     5.838 r  MultiPortRAM/write_W_reg[4]/Q
                         net (fo=2, routed)           0.881     6.719    MultiPortRAM/write_W_reg[4]
    SLICE_X3Y82          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     7.244 r  MultiPortRAM/address0_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.244    MultiPortRAM/address0_i_11_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.358 r  MultiPortRAM/address0_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.358    MultiPortRAM/address0_i_10_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.597 r  MultiPortRAM/address0_i_9/O[2]
                         net (fo=2, routed)           1.088     8.684    parse1/C[9]
    SLICE_X4Y86          LUT4 (Prop_lut4_I3_O)        0.302     8.986 r  parse1/write_H0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     8.986    MultiPortRAM/write_W_reg[0]_0[1]
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.536 r  MultiPortRAM/write_H0_carry__0/CO[3]
                         net (fo=3, routed)           1.156    10.692    MultiPortRAM/CO[0]
    SLICE_X3Y86          LUT3 (Prop_lut3_I1_O)        0.124    10.816 r  MultiPortRAM/address0_i_2/O
                         net (fo=16, routed)          0.874    11.690    MultiPortRAM/RSTC
    SLICE_X2Y82          FDRE                                         r  MultiPortRAM/write_W_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.597    15.020    MultiPortRAM/clk_IBUF_BUFG
    SLICE_X2Y82          FDRE                                         r  MultiPortRAM/write_W_reg[2]/C
                         clock pessimism              0.275    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X2Y82          FDRE (Setup_fdre_C_R)       -0.524    14.735    MultiPortRAM/write_W_reg[2]
  -------------------------------------------------------------------
                         required time                         14.735    
                         arrival time                         -11.690    
  -------------------------------------------------------------------
                         slack                                  3.046    

Slack (MET) :             3.046ns  (required time - arrival time)
  Source:                 MultiPortRAM/write_W_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MultiPortRAM/write_W_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.370ns  (logic 2.372ns (37.236%)  route 3.998ns (62.764%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.717     5.320    MultiPortRAM/clk_IBUF_BUFG
    SLICE_X2Y83          FDRE                                         r  MultiPortRAM/write_W_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDRE (Prop_fdre_C_Q)         0.518     5.838 r  MultiPortRAM/write_W_reg[4]/Q
                         net (fo=2, routed)           0.881     6.719    MultiPortRAM/write_W_reg[4]
    SLICE_X3Y82          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     7.244 r  MultiPortRAM/address0_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.244    MultiPortRAM/address0_i_11_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.358 r  MultiPortRAM/address0_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.358    MultiPortRAM/address0_i_10_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.597 r  MultiPortRAM/address0_i_9/O[2]
                         net (fo=2, routed)           1.088     8.684    parse1/C[9]
    SLICE_X4Y86          LUT4 (Prop_lut4_I3_O)        0.302     8.986 r  parse1/write_H0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     8.986    MultiPortRAM/write_W_reg[0]_0[1]
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.536 r  MultiPortRAM/write_H0_carry__0/CO[3]
                         net (fo=3, routed)           1.156    10.692    MultiPortRAM/CO[0]
    SLICE_X3Y86          LUT3 (Prop_lut3_I1_O)        0.124    10.816 r  MultiPortRAM/address0_i_2/O
                         net (fo=16, routed)          0.874    11.690    MultiPortRAM/RSTC
    SLICE_X2Y82          FDRE                                         r  MultiPortRAM/write_W_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.597    15.020    MultiPortRAM/clk_IBUF_BUFG
    SLICE_X2Y82          FDRE                                         r  MultiPortRAM/write_W_reg[3]/C
                         clock pessimism              0.275    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X2Y82          FDRE (Setup_fdre_C_R)       -0.524    14.735    MultiPortRAM/write_W_reg[3]
  -------------------------------------------------------------------
                         required time                         14.735    
                         arrival time                         -11.690    
  -------------------------------------------------------------------
                         slack                                  3.046    

Slack (MET) :             3.053ns  (required time - arrival time)
  Source:                 MultiPortRAM/write_W_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MultiPortRAM/write_W_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.365ns  (logic 2.372ns (37.269%)  route 3.993ns (62.731%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.717     5.320    MultiPortRAM/clk_IBUF_BUFG
    SLICE_X2Y83          FDRE                                         r  MultiPortRAM/write_W_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDRE (Prop_fdre_C_Q)         0.518     5.838 r  MultiPortRAM/write_W_reg[4]/Q
                         net (fo=2, routed)           0.881     6.719    MultiPortRAM/write_W_reg[4]
    SLICE_X3Y82          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     7.244 r  MultiPortRAM/address0_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.244    MultiPortRAM/address0_i_11_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.358 r  MultiPortRAM/address0_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.358    MultiPortRAM/address0_i_10_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.597 r  MultiPortRAM/address0_i_9/O[2]
                         net (fo=2, routed)           1.088     8.684    parse1/C[9]
    SLICE_X4Y86          LUT4 (Prop_lut4_I3_O)        0.302     8.986 r  parse1/write_H0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     8.986    MultiPortRAM/write_W_reg[0]_0[1]
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.536 r  MultiPortRAM/write_H0_carry__0/CO[3]
                         net (fo=3, routed)           1.156    10.692    MultiPortRAM/CO[0]
    SLICE_X3Y86          LUT3 (Prop_lut3_I1_O)        0.124    10.816 r  MultiPortRAM/address0_i_2/O
                         net (fo=16, routed)          0.868    11.684    MultiPortRAM/RSTC
    SLICE_X2Y84          FDRE                                         r  MultiPortRAM/write_W_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.599    15.022    MultiPortRAM/clk_IBUF_BUFG
    SLICE_X2Y84          FDRE                                         r  MultiPortRAM/write_W_reg[10]/C
                         clock pessimism              0.275    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X2Y84          FDRE (Setup_fdre_C_R)       -0.524    14.737    MultiPortRAM/write_W_reg[10]
  -------------------------------------------------------------------
                         required time                         14.737    
                         arrival time                         -11.684    
  -------------------------------------------------------------------
                         slack                                  3.053    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 recv/data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            parse1/width_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.911%)  route 0.142ns (50.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.599     1.518    recv/clk_IBUF_BUFG
    SLICE_X4Y86          FDRE                                         r  recv/data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  recv/data_reg[0]/Q
                         net (fo=5, routed)           0.142     1.801    parse1/Q[0]
    SLICE_X4Y85          FDRE                                         r  parse1/width_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.869     2.034    parse1/clk_IBUF_BUFG
    SLICE_X4Y85          FDRE                                         r  parse1/width_reg[0]/C
                         clock pessimism             -0.500     1.533    
    SLICE_X4Y85          FDRE (Hold_fdre_C_D)         0.070     1.603    parse1/width_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 recv/data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            parse1/width_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.141ns (48.541%)  route 0.149ns (51.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.600     1.519    recv/clk_IBUF_BUFG
    SLICE_X5Y87          FDRE                                         r  recv/data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y87          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  recv/data_reg[1]/Q
                         net (fo=5, routed)           0.149     1.810    parse1/Q[1]
    SLICE_X4Y87          FDRE                                         r  parse1/width_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.870     2.035    parse1/clk_IBUF_BUFG
    SLICE_X4Y87          FDRE                                         r  parse1/width_reg[9]/C
                         clock pessimism             -0.502     1.532    
    SLICE_X4Y87          FDRE (Hold_fdre_C_D)         0.078     1.610    parse1/width_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 recv/data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            parse1/width_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (48.006%)  route 0.153ns (51.994%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.600     1.519    recv/clk_IBUF_BUFG
    SLICE_X5Y87          FDRE                                         r  recv/data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y87          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  recv/data_reg[1]/Q
                         net (fo=5, routed)           0.153     1.813    parse1/Q[1]
    SLICE_X5Y85          FDRE                                         r  parse1/width_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.869     2.034    parse1/clk_IBUF_BUFG
    SLICE_X5Y85          FDRE                                         r  parse1/width_reg[1]/C
                         clock pessimism             -0.500     1.533    
    SLICE_X5Y85          FDRE (Hold_fdre_C_D)         0.070     1.603    parse1/width_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 trans/clk_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trans/clk_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.642%)  route 0.131ns (41.358%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.598     1.517    trans/clk_IBUF_BUFG
    SLICE_X1Y82          FDRE                                         r  trans/clk_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  trans/clk_counter_reg[0]/Q
                         net (fo=6, routed)           0.131     1.790    trans/clk_counter_reg_n_0_[0]
    SLICE_X0Y82          LUT6 (Prop_lut6_I3_O)        0.045     1.835 r  trans/clk_counter[4]_i_1__0/O
                         net (fo=1, routed)           0.000     1.835    trans/clk_counter[4]_i_1__0_n_0
    SLICE_X0Y82          FDRE                                         r  trans/clk_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.869     2.034    trans/clk_IBUF_BUFG
    SLICE_X0Y82          FDRE                                         r  trans/clk_counter_reg[4]/C
                         clock pessimism             -0.503     1.530    
    SLICE_X0Y82          FDRE (Hold_fdre_C_D)         0.092     1.622    trans/clk_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 recv/data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            parse1/width_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.110%)  route 0.179ns (55.890%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.600     1.519    recv/clk_IBUF_BUFG
    SLICE_X3Y85          FDRE                                         r  recv/data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  recv/data_reg[4]/Q
                         net (fo=4, routed)           0.179     1.839    parse1/Q[4]
    SLICE_X4Y85          FDRE                                         r  parse1/width_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.869     2.034    parse1/clk_IBUF_BUFG
    SLICE_X4Y85          FDRE                                         r  parse1/width_reg[4]/C
                         clock pessimism             -0.479     1.554    
    SLICE_X4Y85          FDRE (Hold_fdre_C_D)         0.070     1.624    parse1/width_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 recv/data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            parse1/height_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.164ns (52.466%)  route 0.149ns (47.534%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.600     1.519    recv/clk_IBUF_BUFG
    SLICE_X2Y86          FDRE                                         r  recv/data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDRE (Prop_fdre_C_Q)         0.164     1.683 r  recv/data_reg[3]/Q
                         net (fo=4, routed)           0.149     1.832    parse1/Q[3]
    SLICE_X3Y88          FDRE                                         r  parse1/height_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.875     2.040    parse1/clk_IBUF_BUFG
    SLICE_X3Y88          FDRE                                         r  parse1/height_reg[11]/C
                         clock pessimism             -0.502     1.537    
    SLICE_X3Y88          FDRE (Hold_fdre_C_D)         0.070     1.607    parse1/height_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 recv/data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            parse1/width_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.164ns (53.355%)  route 0.143ns (46.645%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.601     1.520    recv/clk_IBUF_BUFG
    SLICE_X2Y87          FDRE                                         r  recv/data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.164     1.684 r  recv/data_reg[5]/Q
                         net (fo=4, routed)           0.143     1.828    parse1/Q[5]
    SLICE_X4Y87          FDRE                                         r  parse1/width_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.870     2.035    parse1/clk_IBUF_BUFG
    SLICE_X4Y87          FDRE                                         r  parse1/width_reg[13]/C
                         clock pessimism             -0.479     1.555    
    SLICE_X4Y87          FDRE (Hold_fdre_C_D)         0.047     1.602    parse1/width_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 trans/bit_index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trans/bit_index_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.388%)  route 0.133ns (41.612%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.597     1.516    trans/clk_IBUF_BUFG
    SLICE_X4Y82          FDRE                                         r  trans/bit_index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y82          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  trans/bit_index_reg[2]/Q
                         net (fo=2, routed)           0.133     1.790    trans/bit_index_reg_n_0_[2]
    SLICE_X4Y82          LUT6 (Prop_lut6_I5_O)        0.045     1.835 r  trans/bit_index[2]_i_1/O
                         net (fo=1, routed)           0.000     1.835    trans/bit_index[2]_i_1_n_0
    SLICE_X4Y82          FDRE                                         r  trans/bit_index_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.866     2.031    trans/clk_IBUF_BUFG
    SLICE_X4Y82          FDRE                                         r  trans/bit_index_reg[2]/C
                         clock pessimism             -0.514     1.516    
    SLICE_X4Y82          FDRE (Hold_fdre_C_D)         0.092     1.608    trans/bit_index_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 recv/data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            parse1/width_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (42.977%)  route 0.187ns (57.023%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.600     1.519    recv/clk_IBUF_BUFG
    SLICE_X3Y84          FDRE                                         r  recv/data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  recv/data_reg[2]/Q
                         net (fo=4, routed)           0.187     1.847    parse1/Q[2]
    SLICE_X4Y85          FDRE                                         r  parse1/width_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.869     2.034    parse1/clk_IBUF_BUFG
    SLICE_X4Y85          FDRE                                         r  parse1/width_reg[2]/C
                         clock pessimism             -0.479     1.554    
    SLICE_X4Y85          FDRE (Hold_fdre_C_D)         0.066     1.620    parse1/width_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 recv/data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            parse1/height_reg[9]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (41.997%)  route 0.195ns (58.003%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.600     1.519    recv/clk_IBUF_BUFG
    SLICE_X5Y87          FDRE                                         r  recv/data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y87          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  recv/data_reg[1]/Q
                         net (fo=5, routed)           0.195     1.855    parse1/Q[1]
    SLICE_X1Y85          FDRE                                         r  parse1/height_reg[9]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.872     2.037    parse1/clk_IBUF_BUFG
    SLICE_X1Y85          FDRE                                         r  parse1/height_reg[9]_lopt_replica/C
                         clock pessimism             -0.479     1.557    
    SLICE_X1Y85          FDRE (Hold_fdre_C_D)         0.070     1.627    parse1/height_reg[9]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.228    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y88     MultiPortRAM/all_loaded_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y86     MultiPortRAM/write_H_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y88     MultiPortRAM/write_H_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y88     MultiPortRAM/write_H_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y89     MultiPortRAM/write_H_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y89     MultiPortRAM/write_H_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y89     MultiPortRAM/write_H_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y89     MultiPortRAM/write_H_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y86     MultiPortRAM/write_H_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y88     MultiPortRAM/all_loaded_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y88     MultiPortRAM/all_loaded_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y86     MultiPortRAM/write_H_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y86     MultiPortRAM/write_H_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y88     MultiPortRAM/write_H_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y88     MultiPortRAM/write_H_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y88     MultiPortRAM/write_H_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y88     MultiPortRAM/write_H_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y89     MultiPortRAM/write_H_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y89     MultiPortRAM/write_H_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y88     MultiPortRAM/all_loaded_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y88     MultiPortRAM/all_loaded_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y86     MultiPortRAM/write_H_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y86     MultiPortRAM/write_H_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y88     MultiPortRAM/write_H_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y88     MultiPortRAM/write_H_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y88     MultiPortRAM/write_H_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y88     MultiPortRAM/write_H_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y89     MultiPortRAM/write_H_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y89     MultiPortRAM/write_H_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            reset_light
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.926ns  (logic 5.028ns (63.442%)  route 2.898ns (36.558%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  reset_IBUF_inst/O
                         net (fo=119, routed)         2.898     4.374    reset_light_OBUF
    V17                  OBUF (Prop_obuf_I_O)         3.552     7.926 r  reset_light_OBUF_inst/O
                         net (fo=0)                   0.000     7.926    reset_light
    V17                                                               r  reset_light (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            reset_light
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.374ns  (logic 1.497ns (63.067%)  route 0.877ns (36.933%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  reset_IBUF_inst/O
                         net (fo=119, routed)         0.877     1.121    reset_light_OBUF
    V17                  OBUF (Prop_obuf_I_O)         1.252     2.374 r  reset_light_OBUF_inst/O
                         net (fo=0)                   0.000     2.374    reset_light
    V17                                                               r  reset_light (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 trans/tx_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.143ns  (logic 4.197ns (41.382%)  route 5.945ns (58.618%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.714     5.317    trans/clk_IBUF_BUFG
    SLICE_X2Y81          FDSE                                         r  trans/tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDSE (Prop_fdse_C_Q)         0.518     5.835 r  trans/tx_reg/Q
                         net (fo=1, routed)           0.519     6.354    trans/tx_temp
    SLICE_X2Y81          LUT2 (Prop_lut2_I0_O)        0.124     6.478 r  trans/tx_OBUF_inst_i_1/O
                         net (fo=1, routed)           5.426    11.904    tx_OBUF
    D4                   OBUF (Prop_obuf_I_O)         3.555    15.459 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000    15.459    tx
    D4                                                                r  tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 parse1/one_byte_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dv
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.110ns  (logic 4.438ns (48.720%)  route 4.671ns (51.280%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.631     5.233    parse1/clk_IBUF_BUFG
    SLICE_X8Y101         FDRE                                         r  parse1/one_byte_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y101         FDRE (Prop_fdre_C_Q)         0.518     5.751 f  parse1/one_byte_ready_reg/Q
                         net (fo=20, routed)          1.952     7.703    parse1/one_byte_ready
    SLICE_X2Y86          LUT1 (Prop_lut1_I0_O)        0.146     7.849 r  parse1/dv_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.719    10.569    dv_OBUF
    V12                  OBUF (Prop_obuf_I_O)         3.774    14.343 r  dv_OBUF_inst/O
                         net (fo=0)                   0.000    14.343    dv
    V12                                                               r  dv (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MultiPortRAM/all_loaded_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            loaded_light
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.686ns  (logic 4.009ns (59.952%)  route 2.678ns (40.048%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.721     5.324    MultiPortRAM/clk_IBUF_BUFG
    SLICE_X5Y88          FDRE                                         r  MultiPortRAM/all_loaded_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDRE (Prop_fdre_C_Q)         0.456     5.780 r  MultiPortRAM/all_loaded_reg/Q
                         net (fo=4, routed)           2.678     8.457    loaded_light_OBUF
    J13                  OBUF (Prop_obuf_I_O)         3.553    12.010 r  loaded_light_OBUF_inst/O
                         net (fo=0)                   0.000    12.010    loaded_light
    J13                                                               r  loaded_light (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 parse1/height_reg[9]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            height_light[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.593ns  (logic 4.010ns (60.825%)  route 2.583ns (39.175%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.720     5.323    parse1/clk_IBUF_BUFG
    SLICE_X1Y85          FDRE                                         r  parse1/height_reg[9]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  parse1/height_reg[9]_lopt_replica/Q
                         net (fo=1, routed)           2.583     8.361    lopt_1
    V14                  OBUF (Prop_obuf_I_O)         3.554    11.916 r  height_light_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.916    height_light[1]
    V14                                                               r  height_light[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 parse1/height_reg[8]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            height_light[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.353ns  (logic 4.008ns (63.080%)  route 2.346ns (36.920%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.720     5.323    parse1/clk_IBUF_BUFG
    SLICE_X0Y85          FDRE                                         r  parse1/height_reg[8]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  parse1/height_reg[8]_lopt_replica/Q
                         net (fo=1, routed)           2.346     8.124    lopt
    V15                  OBUF (Prop_obuf_I_O)         3.552    11.676 r  height_light_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.676    height_light[0]
    V15                                                               r  height_light[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 parse1/dimension_received_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dimension_light
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.225ns  (logic 3.976ns (63.875%)  route 2.249ns (36.125%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.726     5.329    parse1/clk_IBUF_BUFG
    SLICE_X3Y99          FDRE                                         r  parse1/dimension_received_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.456     5.785 r  parse1/dimension_received_reg/Q
                         net (fo=1, routed)           2.249     8.034    dimension_light_OBUF
    H17                  OBUF (Prop_obuf_I_O)         3.520    11.554 r  dimension_light_OBUF_inst/O
                         net (fo=0)                   0.000    11.554    dimension_light
    H17                                                               r  dimension_light (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 trans/tx_active_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_active
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.961ns  (logic 3.987ns (66.885%)  route 1.974ns (33.115%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.714     5.317    trans/clk_IBUF_BUFG
    SLICE_X1Y81          FDRE                                         r  trans/tx_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDRE (Prop_fdre_C_Q)         0.456     5.773 r  trans/tx_active_reg/Q
                         net (fo=3, routed)           1.974     7.747    tx_active_OBUF
    T16                  OBUF (Prop_obuf_I_O)         3.531    11.278 r  tx_active_OBUF_inst/O
                         net (fo=0)                   0.000    11.278    tx_active
    T16                                                               r  tx_active (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 trans/tx_active_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_active
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.875ns  (logic 1.373ns (73.223%)  route 0.502ns (26.777%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.597     1.516    trans/clk_IBUF_BUFG
    SLICE_X1Y81          FDRE                                         r  trans/tx_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  trans/tx_active_reg/Q
                         net (fo=3, routed)           0.502     2.159    tx_active_OBUF
    T16                  OBUF (Prop_obuf_I_O)         1.232     3.392 r  tx_active_OBUF_inst/O
                         net (fo=0)                   0.000     3.392    tx_active
    T16                                                               r  tx_active (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 parse1/dimension_received_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dimension_light
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.941ns  (logic 1.362ns (70.181%)  route 0.579ns (29.819%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.605     1.524    parse1/clk_IBUF_BUFG
    SLICE_X3Y99          FDRE                                         r  parse1/dimension_received_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  parse1/dimension_received_reg/Q
                         net (fo=1, routed)           0.579     2.244    dimension_light_OBUF
    H17                  OBUF (Prop_obuf_I_O)         1.221     3.466 r  dimension_light_OBUF_inst/O
                         net (fo=0)                   0.000     3.466    dimension_light
    H17                                                               r  dimension_light (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 parse1/height_reg[8]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            height_light[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.016ns  (logic 1.393ns (69.114%)  route 0.623ns (30.886%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.600     1.519    parse1/clk_IBUF_BUFG
    SLICE_X0Y85          FDRE                                         r  parse1/height_reg[8]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  parse1/height_reg[8]_lopt_replica/Q
                         net (fo=1, routed)           0.623     2.283    lopt
    V15                  OBUF (Prop_obuf_I_O)         1.252     3.535 r  height_light_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.535    height_light[0]
    V15                                                               r  height_light[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 parse1/height_reg[9]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            height_light[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.137ns  (logic 1.396ns (65.328%)  route 0.741ns (34.672%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.600     1.519    parse1/clk_IBUF_BUFG
    SLICE_X1Y85          FDRE                                         r  parse1/height_reg[9]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  parse1/height_reg[9]_lopt_replica/Q
                         net (fo=1, routed)           0.741     2.401    lopt_1
    V14                  OBUF (Prop_obuf_I_O)         1.255     3.656 r  height_light_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.656    height_light[1]
    V14                                                               r  height_light[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MultiPortRAM/all_loaded_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            loaded_light
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.165ns  (logic 1.394ns (64.400%)  route 0.771ns (35.600%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.601     1.520    MultiPortRAM/clk_IBUF_BUFG
    SLICE_X5Y88          FDRE                                         r  MultiPortRAM/all_loaded_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  MultiPortRAM/all_loaded_reg/Q
                         net (fo=4, routed)           0.771     2.432    loaded_light_OBUF
    J13                  OBUF (Prop_obuf_I_O)         1.253     3.685 r  loaded_light_OBUF_inst/O
                         net (fo=0)                   0.000     3.685    loaded_light
    J13                                                               r  loaded_light (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 parse1/one_byte_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dv
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.140ns  (logic 1.545ns (49.194%)  route 1.595ns (50.806%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.570     1.489    parse1/clk_IBUF_BUFG
    SLICE_X8Y101         FDRE                                         r  parse1/one_byte_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y101         FDRE (Prop_fdre_C_Q)         0.164     1.653 f  parse1/one_byte_ready_reg/Q
                         net (fo=20, routed)          0.795     2.449    parse1/one_byte_ready
    SLICE_X2Y86          LUT1 (Prop_lut1_I0_O)        0.044     2.493 r  parse1/dv_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.800     3.293    dv_OBUF
    V12                  OBUF (Prop_obuf_I_O)         1.337     4.630 r  dv_OBUF_inst/O
                         net (fo=0)                   0.000     4.630    dv
    V12                                                               r  dv (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 trans/tx_active_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.795ns  (logic 1.442ns (37.998%)  route 2.353ns (62.002%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.597     1.516    trans/clk_IBUF_BUFG
    SLICE_X1Y81          FDRE                                         r  trans/tx_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDRE (Prop_fdre_C_Q)         0.141     1.657 f  trans/tx_active_reg/Q
                         net (fo=3, routed)           0.161     1.819    trans/tx_active_OBUF
    SLICE_X2Y81          LUT2 (Prop_lut2_I1_O)        0.045     1.864 r  trans/tx_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.191     4.055    tx_OBUF
    D4                   OBUF (Prop_obuf_I_O)         1.256     5.311 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000     5.311    tx
    D4                                                                r  tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           238 Endpoints
Min Delay           238 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            recv/clk_counter_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.510ns  (logic 1.614ns (21.486%)  route 5.897ns (78.514%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.939ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 f  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 f  rx_IBUF_inst/O
                         net (fo=43, routed)          4.870     6.360    recv/rx_IBUF
    SLICE_X10Y84         LUT5 (Prop_lut5_I2_O)        0.124     6.484 r  recv/clk_counter[31]_i_1/O
                         net (fo=32, routed)          1.027     7.510    recv/clk_counter[31]_i_1_n_0
    SLICE_X10Y80         FDRE                                         r  recv/clk_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.516     4.939    recv/clk_IBUF_BUFG
    SLICE_X10Y80         FDRE                                         r  recv/clk_counter_reg[1]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            recv/clk_counter_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.510ns  (logic 1.614ns (21.486%)  route 5.897ns (78.514%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.939ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 f  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 f  rx_IBUF_inst/O
                         net (fo=43, routed)          4.870     6.360    recv/rx_IBUF
    SLICE_X10Y84         LUT5 (Prop_lut5_I2_O)        0.124     6.484 r  recv/clk_counter[31]_i_1/O
                         net (fo=32, routed)          1.027     7.510    recv/clk_counter[31]_i_1_n_0
    SLICE_X10Y80         FDRE                                         r  recv/clk_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.516     4.939    recv/clk_IBUF_BUFG
    SLICE_X10Y80         FDRE                                         r  recv/clk_counter_reg[3]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            recv/clk_counter_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.510ns  (logic 1.614ns (21.486%)  route 5.897ns (78.514%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.939ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 f  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 f  rx_IBUF_inst/O
                         net (fo=43, routed)          4.870     6.360    recv/rx_IBUF
    SLICE_X10Y84         LUT5 (Prop_lut5_I2_O)        0.124     6.484 r  recv/clk_counter[31]_i_1/O
                         net (fo=32, routed)          1.027     7.510    recv/clk_counter[31]_i_1_n_0
    SLICE_X10Y80         FDRE                                         r  recv/clk_counter_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.516     4.939    recv/clk_IBUF_BUFG
    SLICE_X10Y80         FDRE                                         r  recv/clk_counter_reg[5]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            recv/clk_counter_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.510ns  (logic 1.614ns (21.486%)  route 5.897ns (78.514%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.939ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 f  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 f  rx_IBUF_inst/O
                         net (fo=43, routed)          4.870     6.360    recv/rx_IBUF
    SLICE_X10Y84         LUT5 (Prop_lut5_I2_O)        0.124     6.484 r  recv/clk_counter[31]_i_1/O
                         net (fo=32, routed)          1.027     7.510    recv/clk_counter[31]_i_1_n_0
    SLICE_X10Y80         FDRE                                         r  recv/clk_counter_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.516     4.939    recv/clk_IBUF_BUFG
    SLICE_X10Y80         FDRE                                         r  recv/clk_counter_reg[7]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            recv/clk_counter_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.496ns  (logic 1.614ns (21.529%)  route 5.882ns (78.471%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.942ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 f  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 f  rx_IBUF_inst/O
                         net (fo=43, routed)          4.870     6.360    recv/rx_IBUF
    SLICE_X10Y84         LUT5 (Prop_lut5_I2_O)        0.124     6.484 r  recv/clk_counter[31]_i_1/O
                         net (fo=32, routed)          1.012     7.496    recv/clk_counter[31]_i_1_n_0
    SLICE_X10Y82         FDRE                                         r  recv/clk_counter_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.519     4.942    recv/clk_IBUF_BUFG
    SLICE_X10Y82         FDRE                                         r  recv/clk_counter_reg[13]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            recv/clk_counter_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.469ns  (logic 1.614ns (21.607%)  route 5.855ns (78.393%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 f  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 f  rx_IBUF_inst/O
                         net (fo=43, routed)          4.870     6.360    recv/rx_IBUF
    SLICE_X10Y84         LUT5 (Prop_lut5_I2_O)        0.124     6.484 r  recv/clk_counter[31]_i_1/O
                         net (fo=32, routed)          0.985     7.469    recv/clk_counter[31]_i_1_n_0
    SLICE_X8Y80          FDRE                                         r  recv/clk_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.513     4.936    recv/clk_IBUF_BUFG
    SLICE_X8Y80          FDRE                                         r  recv/clk_counter_reg[2]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            recv/clk_counter_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.469ns  (logic 1.614ns (21.607%)  route 5.855ns (78.393%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 f  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 f  rx_IBUF_inst/O
                         net (fo=43, routed)          4.870     6.360    recv/rx_IBUF
    SLICE_X10Y84         LUT5 (Prop_lut5_I2_O)        0.124     6.484 r  recv/clk_counter[31]_i_1/O
                         net (fo=32, routed)          0.985     7.469    recv/clk_counter[31]_i_1_n_0
    SLICE_X8Y80          FDRE                                         r  recv/clk_counter_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.513     4.936    recv/clk_IBUF_BUFG
    SLICE_X8Y80          FDRE                                         r  recv/clk_counter_reg[4]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            recv/clk_counter_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.460ns  (logic 1.614ns (21.630%)  route 5.847ns (78.370%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.939ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 f  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 f  rx_IBUF_inst/O
                         net (fo=43, routed)          4.870     6.360    recv/rx_IBUF
    SLICE_X10Y84         LUT5 (Prop_lut5_I2_O)        0.124     6.484 r  recv/clk_counter[31]_i_1/O
                         net (fo=32, routed)          0.977     7.460    recv/clk_counter[31]_i_1_n_0
    SLICE_X8Y82          FDRE                                         r  recv/clk_counter_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.516     4.939    recv/clk_IBUF_BUFG
    SLICE_X8Y82          FDRE                                         r  recv/clk_counter_reg[14]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            recv/clk_counter_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.460ns  (logic 1.614ns (21.630%)  route 5.847ns (78.370%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.939ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 f  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 f  rx_IBUF_inst/O
                         net (fo=43, routed)          4.870     6.360    recv/rx_IBUF
    SLICE_X10Y84         LUT5 (Prop_lut5_I2_O)        0.124     6.484 r  recv/clk_counter[31]_i_1/O
                         net (fo=32, routed)          0.977     7.460    recv/clk_counter[31]_i_1_n_0
    SLICE_X8Y82          FDRE                                         r  recv/clk_counter_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.516     4.939    recv/clk_IBUF_BUFG
    SLICE_X8Y82          FDRE                                         r  recv/clk_counter_reg[15]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            recv/clk_counter_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.460ns  (logic 1.614ns (21.630%)  route 5.847ns (78.370%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.939ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 f  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 f  rx_IBUF_inst/O
                         net (fo=43, routed)          4.870     6.360    recv/rx_IBUF
    SLICE_X10Y84         LUT5 (Prop_lut5_I2_O)        0.124     6.484 r  recv/clk_counter[31]_i_1/O
                         net (fo=32, routed)          0.977     7.460    recv/clk_counter[31]_i_1_n_0
    SLICE_X8Y82          FDRE                                         r  recv/clk_counter_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.516     4.939    recv/clk_IBUF_BUFG
    SLICE_X8Y82          FDRE                                         r  recv/clk_counter_reg[16]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            trans/clk_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.650ns  (logic 0.244ns (37.594%)  route 0.406ns (62.406%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  reset_IBUF_inst/O
                         net (fo=119, routed)         0.406     0.650    trans/reset_light_OBUF
    SLICE_X1Y82          FDRE                                         r  trans/clk_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.869     2.034    trans/clk_IBUF_BUFG
    SLICE_X1Y82          FDRE                                         r  trans/clk_counter_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            trans/clk_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.650ns  (logic 0.244ns (37.594%)  route 0.406ns (62.406%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  reset_IBUF_inst/O
                         net (fo=119, routed)         0.406     0.650    trans/reset_light_OBUF
    SLICE_X1Y82          FDRE                                         r  trans/clk_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.869     2.034    trans/clk_IBUF_BUFG
    SLICE_X1Y82          FDRE                                         r  trans/clk_counter_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            trans/clk_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.650ns  (logic 0.244ns (37.594%)  route 0.406ns (62.406%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  reset_IBUF_inst/O
                         net (fo=119, routed)         0.406     0.650    trans/reset_light_OBUF
    SLICE_X1Y82          FDRE                                         r  trans/clk_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.869     2.034    trans/clk_IBUF_BUFG
    SLICE_X1Y82          FDRE                                         r  trans/clk_counter_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            trans/clk_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.650ns  (logic 0.244ns (37.594%)  route 0.406ns (62.406%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  reset_IBUF_inst/O
                         net (fo=119, routed)         0.406     0.650    trans/reset_light_OBUF
    SLICE_X1Y82          FDRE                                         r  trans/clk_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.869     2.034    trans/clk_IBUF_BUFG
    SLICE_X1Y82          FDRE                                         r  trans/clk_counter_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            trans/clk_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.655ns  (logic 0.244ns (37.344%)  route 0.410ns (62.656%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  reset_IBUF_inst/O
                         net (fo=119, routed)         0.410     0.655    trans/reset_light_OBUF
    SLICE_X0Y82          FDRE                                         r  trans/clk_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.869     2.034    trans/clk_IBUF_BUFG
    SLICE_X0Y82          FDRE                                         r  trans/clk_counter_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            trans/clk_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.655ns  (logic 0.244ns (37.344%)  route 0.410ns (62.656%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  reset_IBUF_inst/O
                         net (fo=119, routed)         0.410     0.655    trans/reset_light_OBUF
    SLICE_X0Y82          FDRE                                         r  trans/clk_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.869     2.034    trans/clk_IBUF_BUFG
    SLICE_X0Y82          FDRE                                         r  trans/clk_counter_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            trans/clk_counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.655ns  (logic 0.244ns (37.344%)  route 0.410ns (62.656%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  reset_IBUF_inst/O
                         net (fo=119, routed)         0.410     0.655    trans/reset_light_OBUF
    SLICE_X0Y82          FDRE                                         r  trans/clk_counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.869     2.034    trans/clk_IBUF_BUFG
    SLICE_X0Y82          FDRE                                         r  trans/clk_counter_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            trans/FSM_sequential_current_state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.655ns  (logic 0.244ns (37.305%)  route 0.411ns (62.695%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  reset_IBUF_inst/O
                         net (fo=119, routed)         0.411     0.655    trans/reset_light_OBUF
    SLICE_X1Y81          FDRE                                         r  trans/FSM_sequential_current_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.868     2.033    trans/clk_IBUF_BUFG
    SLICE_X1Y81          FDRE                                         r  trans/FSM_sequential_current_state_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            trans/tx_active_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.655ns  (logic 0.244ns (37.305%)  route 0.411ns (62.695%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  reset_IBUF_inst/O
                         net (fo=119, routed)         0.411     0.655    trans/reset_light_OBUF
    SLICE_X1Y81          FDRE                                         r  trans/tx_active_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.868     2.033    trans/clk_IBUF_BUFG
    SLICE_X1Y81          FDRE                                         r  trans/tx_active_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            trans/tx_reg/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.664ns  (logic 0.244ns (36.798%)  route 0.420ns (63.202%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  reset_IBUF_inst/O
                         net (fo=119, routed)         0.420     0.664    trans/reset_light_OBUF
    SLICE_X2Y81          FDSE                                         r  trans/tx_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.868     2.033    trans/clk_IBUF_BUFG
    SLICE_X2Y81          FDSE                                         r  trans/tx_reg/C





