

================================================================
== Vivado HLS Report for 'orcaPLGate'
================================================================
* Date:           Sun Feb 16 13:41:14 2020

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        orcaPLGate
* Solution:       orcaPLGate
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     1.769|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    1|    1|    1|    1|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     33|
|Register         |        -|      -|       5|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       5|     33|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |agg_result_V_reg_44                   |   9|          2|    1|          2|
    |ap_NS_fsm                             |  15|          3|    1|          3|
    |ap_phi_mux_agg_result_V_phi_fu_48_p4  |   9|          2|    1|          2|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  33|          7|    3|          7|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+---+----+-----+-----------+
    |         Name        | FF| LUT| Bits| Const Bits|
    +---------------------+---+----+-----+-----------+
    |agg_result_V_reg_44  |  1|   0|    1|          0|
    |ap_CS_fsm            |  2|   0|    2|          0|
    |state_V              |  1|   0|    1|          0|
    |tmp_reg_81           |  1|   0|    1|          0|
    +---------------------+---+----+-----+-----------+
    |Total                |  5|   0|    5|          0|
    +---------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+--------------+--------------+--------------+
| RTL Ports | Dir | Bits|   Protocol   | Source Object|    C Type    |
+-----------+-----+-----+--------------+--------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_none |  orcaPLGate  | return value |
|ap_rst     |  in |    1| ap_ctrl_none |  orcaPLGate  | return value |
|ap_return  | out |    1| ap_ctrl_none |  orcaPLGate  | return value |
|pulse_V    |  in |    1|    ap_none   |    pulse_V   |    scalar    |
|PS_V       |  in |    2|    ap_none   |     PS_V     |    scalar    |
+-----------+-----+-----+--------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 false), !map !44"   --->   Operation 3 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %pulse_V), !map !50"   --->   Operation 4 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2 %PS_V), !map !54"   --->   Operation 5 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @orcaPLGate_str) nounwind"   --->   Operation 6 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1 %pulse_V, [13 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [orcaPLGate.cpp:5]   --->   Operation 7 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i2 %PS_V, [13 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [orcaPLGate.cpp:6]   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [orcaPLGate.cpp:7]   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)"   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%PS_V_read = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %PS_V)"   --->   Operation 11 'read' 'PS_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%pulse_V_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %pulse_V)"   --->   Operation 12 'read' 'pulse_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i2.i32(i2 %PS_V_read, i32 1)" [orcaPLGate.cpp:8]   --->   Operation 13 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.76ns)   --->   "br i1 %tmp, label %4, label %1" [orcaPLGate.cpp:8]   --->   Operation 14 'br' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "br i1 %pulse_V_read, label %2, label %._crit_edge" [orcaPLGate.cpp:11]   --->   Operation 15 'br' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_1 = trunc i2 %PS_V_read to i1" [orcaPLGate.cpp:11]   --->   Operation 16 'trunc' 'tmp_1' <Predicate = (!tmp & pulse_V_read)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "br i1 %tmp_1, label %3, label %._crit_edge" [orcaPLGate.cpp:11]   --->   Operation 17 'br' <Predicate = (!tmp & pulse_V_read)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "store i1 true, i1* @state_V, align 1" [orcaPLGate.cpp:12]   --->   Operation 18 'store' <Predicate = (!tmp & pulse_V_read & tmp_1)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "br label %._crit_edge" [orcaPLGate.cpp:13]   --->   Operation 19 'br' <Predicate = (!tmp & pulse_V_read & tmp_1)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.76>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%state_V_load = load i1* @state_V, align 1" [orcaPLGate.cpp:14]   --->   Operation 20 'load' 'state_V_load' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (1.76ns)   --->   "br label %4" [orcaPLGate.cpp:14]   --->   Operation 21 'br' <Predicate = (!tmp)> <Delay = 1.76>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%agg_result_V = phi i1 [ %state_V_load, %._crit_edge ], [ true, %0 ]" [orcaPLGate.cpp:14]   --->   Operation 22 'phi' 'agg_result_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "ret i1 %agg_result_V" [orcaPLGate.cpp:15]   --->   Operation 23 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ pulse_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ PS_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ state_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_3   (specbitsmap  ) [ 000]
StgValue_4   (specbitsmap  ) [ 000]
StgValue_5   (specbitsmap  ) [ 000]
StgValue_6   (spectopmodule) [ 000]
StgValue_7   (specinterface) [ 000]
StgValue_8   (specinterface) [ 000]
StgValue_9   (specinterface) [ 000]
StgValue_10  (specinterface) [ 000]
PS_V_read    (read         ) [ 000]
pulse_V_read (read         ) [ 010]
tmp          (bitselect    ) [ 011]
StgValue_14  (br           ) [ 011]
StgValue_15  (br           ) [ 000]
tmp_1        (trunc        ) [ 010]
StgValue_17  (br           ) [ 000]
StgValue_18  (store        ) [ 000]
StgValue_19  (br           ) [ 000]
state_V_load (load         ) [ 000]
StgValue_21  (br           ) [ 000]
agg_result_V (phi          ) [ 001]
StgValue_23  (ret          ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="pulse_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pulse_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="PS_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="PS_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="state_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="orcaPLGate_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i2.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1004" name="PS_V_read_read_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="2" slack="0"/>
<pin id="34" dir="0" index="1" bw="2" slack="0"/>
<pin id="35" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="PS_V_read/1 "/>
</bind>
</comp>

<comp id="38" class="1004" name="pulse_V_read_read_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="1" slack="0"/>
<pin id="40" dir="0" index="1" bw="1" slack="0"/>
<pin id="41" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="pulse_V_read/1 "/>
</bind>
</comp>

<comp id="44" class="1005" name="agg_result_V_reg_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="1"/>
<pin id="46" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="agg_result_V (phireg) "/>
</bind>
</comp>

<comp id="48" class="1004" name="agg_result_V_phi_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="51" dir="0" index="2" bw="1" slack="1"/>
<pin id="52" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="53" dir="1" index="4" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="agg_result_V/2 "/>
</bind>
</comp>

<comp id="55" class="1004" name="tmp_fu_55">
<pin_list>
<pin id="56" dir="0" index="0" bw="1" slack="0"/>
<pin id="57" dir="0" index="1" bw="2" slack="0"/>
<pin id="58" dir="0" index="2" bw="1" slack="0"/>
<pin id="59" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="63" class="1004" name="tmp_1_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="2" slack="0"/>
<pin id="65" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="67" class="1004" name="StgValue_18_store_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="1" slack="0"/>
<pin id="69" dir="0" index="1" bw="1" slack="0"/>
<pin id="70" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_18/1 "/>
</bind>
</comp>

<comp id="73" class="1004" name="state_V_load_load_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="1" slack="0"/>
<pin id="75" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="state_V_load/2 "/>
</bind>
</comp>

<comp id="81" class="1005" name="tmp_reg_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="1" slack="1"/>
<pin id="83" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="36"><net_src comp="22" pin="0"/><net_sink comp="32" pin=0"/></net>

<net id="37"><net_src comp="2" pin="0"/><net_sink comp="32" pin=1"/></net>

<net id="42"><net_src comp="24" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="43"><net_src comp="0" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="47"><net_src comp="30" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="54"><net_src comp="44" pin="1"/><net_sink comp="48" pin=2"/></net>

<net id="60"><net_src comp="26" pin="0"/><net_sink comp="55" pin=0"/></net>

<net id="61"><net_src comp="32" pin="2"/><net_sink comp="55" pin=1"/></net>

<net id="62"><net_src comp="28" pin="0"/><net_sink comp="55" pin=2"/></net>

<net id="66"><net_src comp="32" pin="2"/><net_sink comp="63" pin=0"/></net>

<net id="71"><net_src comp="30" pin="0"/><net_sink comp="67" pin=0"/></net>

<net id="72"><net_src comp="4" pin="0"/><net_sink comp="67" pin=1"/></net>

<net id="76"><net_src comp="4" pin="0"/><net_sink comp="73" pin=0"/></net>

<net id="77"><net_src comp="73" pin="1"/><net_sink comp="48" pin=0"/></net>

<net id="84"><net_src comp="55" pin="3"/><net_sink comp="81" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: state_V | {1 }
 - Input state : 
	Port: orcaPLGate : pulse_V | {1 }
	Port: orcaPLGate : PS_V | {1 }
	Port: orcaPLGate : state_V | {2 }
  - Chain level:
	State 1
		StgValue_14 : 1
		StgValue_17 : 1
	State 2
		agg_result_V : 1
		StgValue_23 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|
| Operation|     Functional Unit     |
|----------|-------------------------|
|   read   |   PS_V_read_read_fu_32  |
|          | pulse_V_read_read_fu_38 |
|----------|-------------------------|
| bitselect|        tmp_fu_55        |
|----------|-------------------------|
|   trunc  |       tmp_1_fu_63       |
|----------|-------------------------|
|   Total  |                         |
|----------|-------------------------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|agg_result_V_reg_44|    1   |
|     tmp_reg_81    |    1   |
+-------------------+--------+
|       Total       |    2   |
+-------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+
|           |   FF   |
+-----------+--------+
|  Function |    -   |
|   Memory  |    -   |
|Multiplexer|    -   |
|  Register |    2   |
+-----------+--------+
|   Total   |    2   |
+-----------+--------+
