rd_("CiIndicates the virtual page has been read, written, or \xe2\x80\xa6CeBit[2]: Bufferable (B) - Part of memory type encodingB`B \xe2\x80\x93 Bufferable (1 &lt;&lt; 61)CdBit[3]: Cacheable (C) - Part of memory type encodingB`C \xe2\x80\x93 Cacheable  (1 &lt;&lt; 62)CnIndicates the virtual page has been written since the last \xe2\x80\xa60CaDesignates a global mapping when using huge page.AlDesignates a global mapping.BcWhether the physical page is exist.AmWhether the page is readable.AfBit[16]: Shareable (S)BlWhether the page is accessible to user mode.AiWhether the PTE is valid.0AmWhether the page is writable.0AoWhether the page is executable.A`The Access flag.CkDesignates a global mapping OR Whether the page is huge \xe2\x80\xa6AcThe not global bit.AhBit[17]: Not Global (nG)BaWhether the page is not readable.CjNon-secure bit. For memory accesses from Secure state, \xe2\x80\xa6BeBit[18]: For Section: Not Secure (NS)BcWhether the page is not executable.AjContains the success valueBaSH \xe2\x80\x93 Shareable  (1 &lt;&lt; 60)BlSO \xe2\x80\x93 Strong ordered memory (1 &lt;&lt; 63)CnBits[11:10]: Access Permission bits [1:0] AP[2:0] encoding \xe2\x80\xa6B`Bit[11]: Access Permission bit 1BbBit[15]: Access Permission bit [2]AhContains the error valueAnBit[9]: Implementation definedBfPossible flags for a page table entry.BcThe Privileged execute-never field.CfThe Execute-never or Unprivileged execute-never field.BjGet a flags value with all known bits set.000000000CbARMv7-A Short-descriptor translation table format.BgARMv7-A specific page table structures.CjMaps a virtual page to a physical frame with the given \xe2\x80\xa60DgThe bitwise negation (<code>!</code>) of the bits in a flags value, \xe2\x80\xa600000GkCall <code>insert</code> when <code>value</code> is <code>true</code> or <code>remove</code> when <code>value</code> is \xe2\x80\xa6000000000CeThe intersection of a source flags value with the \xe2\x80\xa600000AkMemory Access Type High BitCaMemory Access Type (MAT) of the page table entry.AhPrivilege Level High BitAgPrivilege Level Low BitAgThe memory is readable.CnWhether the privilege Level is restricted. When RPLV is 0, \xe2\x80\xa6ChBits[14:12]: Type Extension (TEX) - Extended memory typeAmBit[13]: Type Extension bit 1AmBit[14]: Type Extension bit 2AnThe memory is user accessible.BcReturns the raw bits of this entry.AnGet the underlying bits value.000000000AoReturns the argument unchanged.00000000000000000000000BaCalls <code>U::from(self)</code>.00000000000000000000000BfYield a set of contained flags values.000000000B`Walk the page table recursively.0AmAccess permission: read-only.CnAvailable to the OS, can be used to store additional data, \xe2\x80\xa6BnSet by the CPU on a write to the mapped frame.CjShareability: Inner Shareable (otherwise Outer Shareable).B`Whether the descriptor is valid.AgThe memory is writable.D`The bitwise or (<code>|</code>) of the bits in two flags values.00000AgSet this entry to zero.BfGet a flags value with all bits unset.00CfCreates an empty descriptor with all bits set to zero.11011001110B`Returns the flags of this entry.CiFlushes the TLB according to the recorded flush requests.0CbReturns the physical address mapped by this entry.CoQuery the result of the mapping starts with <code>vaddr</code>.DaQueries the result of the mapping starting at <code>vaddr</code>.DgRemaps the mapping starting at <code>vaddr</code>, updates both the \xe2\x80\xa60AjRISC-V page table entries.BfRISC-V specific page table structures.;;;;;;;;;;CbUnmaps the mapping starting at <code>vaddr</code>.0CfAn ARMv7-A Short-descriptor page table entry (32-bit).BiA VMSAv8-64 translation table descriptor.BeAccess permission: accessable at EL0.CnAvailable to the OS, can be used to store additional data, \xe2\x80\xa6000000000000AlThe memory is device memory.AcDevice-nGnRE memoryChIndicates that the mapping is present in all address \xe2\x80\xa6C`The number of levels of the hardware page table.mNormal memoryB`Size of 1 gigabytes (230 bytes).B`Size of 1 megabytes (220 bytes).B`Size of 2 megabytes (221 bytes).B`Size of 4 kilobytes (212 bytes).AkAn x86_64 page table entry.DeThe bitwise and (<code>&amp;</code>) of the bits in two flags values.00000DfThe bitwise exclusive-or (<code>^</code>) of the bits in two flags \xe2\x80\xa600000BgGets a cursor to modify the page table.0D`The bitwise or (<code>|</code>) of the bits in each flags value.00000D`The bitwise or (<code>|</code>) of the bits in two flags values.000000000CcWhether all known bits in this flags value are set.000000000CeThe intersection of a source flags value with the \xe2\x80\xa60000000005555555555Bhx86 page table entries on 64-bit paging.Bcx86 specific page table structures.AiThe memory is executable.Bgpage table entry for loongarch64 systemCnThe memory attributes index field in the descriptor, which \xe2\x80\xa6CnSpecifies whether the mapped frame or page table is loaded \xe2\x80\xa6C`Sv39 and Sv48 page table entry for RV64 systems.BcSection descriptor type (1MB block)CgAArch64 VMSAv8-64 translation table format descriptors.BgAArch64 specific page table structures.CnFor non-last level translation, returns whether this entry \xe2\x80\xa6CkWhether this page size is considered huge (larger than 4K).D`Updates the flags of the mapping starting at <code>vaddr</code>.0CgCreates a new page table instance or returns the error.0CiSet by the CPU when the mapped frame or page table is \xe2\x80\xa6CdDisables caching for the pointed entry is cacheable.ChFor memory accesses from Secure state, specifies the \xe2\x80\xa6AgCannot allocate memory.AgPage-table entry flags.0CdThe page sizes supported by the hardware page table.AgThe memory is uncached.ChThe virtual address to be translated in this page table.CiControls whether writes to the mapped frames are allowed.BjBit[4]: Execute Never (XN) for Small PagesBiXN limit for subsequent levels of lookup.CmWhether all set bits in a source flags value are also set \xe2\x80\xa6000000000BoWhether all bits in this flags value are unset.000000000BeChecks if this is a valid descriptor.BiReturns the memory attribute index field.CkCreates a page table entry point to a terminate page or \xe2\x80\xa6AnMemory attributes index field.CkSpecifies that the entry maps a huge frame instead of a \xe2\x80\xa6CiThe descriptor gives the address of the next level of \xe2\x80\xa6AkThe mapping is not present.BjPXN limit for subsequent levels of lookup.CeShareability: Inner or Outer Shareable (otherwise \xe2\x80\xa6CiBit[0]: Descriptor type bit 0 Combined with bit[1] to \xe2\x80\xa6AmBit[1]: Descriptor type bit 1CiCopy entries from another page table within the given \xe2\x80\xa60A`Flushes the TLB.nFlush the TLB.AjConvert from a bits value.000000000D`The bitwise or (<code>|</code>) of the bits in each flags value.00000ClGet a flags value with the bits of a flag with the given \xe2\x80\xa6000000000BcReturns whether this entry is zero.CiCreates a page table entry point to a next level page \xe2\x80\xa6AgSet flags of the entry.BiSet mapped physical address of the entry.C`Access permission: Privileged RO, User no accessC`Access permission: Privileged RW, User no accessBiAccess permission: Privileged RO, User ROBiAccess permission: Privileged RW, User RWCnIndicates that 16 adjacent translation table entries point \xe2\x80\xa6AkA generic page table entry.CnThe MAIR_ELx register should be set to this value to match \xe2\x80\xa6BmForbid code execution from the mapped frames.BlThe address is not aligned to the page size.BiPage table descriptor type (points to L2)ClPWCH(Page Walk Controller for Higher Half Address Space) \xe2\x80\xa6CkPWCL(Page Walk Controller for Lower Half Address Space) \xe2\x80\xa6BkSmall page descriptor type (4KB page in L2)CnA virtual address that can be used in RISC-V Sv39 and Sv48 \xe2\x80\xa6DgThe bitwise negation (<code>!</code>) of the bits in a flags value, \xe2\x80\xa6000000000CeThe intersection of a source flags value with the \xe2\x80\xa6000000000CmWhether any set bits in a source flags value are also set \xe2\x80\xa6000000000ClChecks whether a given address or size is aligned to the \xe2\x80\xa6CbReturns whether this entry flag indicates present.BlChecks if this is a Section descriptor (L1).BgChecks if this is a Section descriptor.BlYield a set of contained named flags values.000000000CkMaps a contiguous virtual memory region to a contiguous \xe2\x80\xa60CiReturns the physical address of the root page table (L1).CdReturns the physical address of the root page table.999999CnBits[5:4]: Domain for Sections (only applies to L1 Section \xe2\x80\xa6AmThe maximum physical address.BoThe maximum number of bits of physical address.CgA generic page table struct for 32-bit ARM platform \xe2\x80\xa6C`A generic page table struct for 64-bit platform.CaThe error type for page table operation failures.BnThe maximum number of bits of virtual address.BnRequest to allocate a 4K-sized physical frame.Aoloongarch64 page table entries.BkLoongArch64 specific page table structures.BiCreates a Section descriptor (1MB block).BkARMv7-A Short-descriptor translation table.BdAArch64 VMSAv8-64 translation table.BdMetadata of LoongArch64 page tables.CdGeneric page table entry flags that indicate the \xe2\x80\xa6DcThe specialized <code>Result</code> type for page table operations.BdMetadata of RISC-V Sv39 page tables.BdMetadata of RISC-V Sv48 page tables.Abx86_64 page table.CgReturns the offset of the address within the page size.DkAllocate <code>num</code> contiguous physical frames, with the starting \xe2\x80\xa6D`The bitwise or (<code>|</code>) of the bits in two flags values.00000ClReturns the common flags for both Section (L1) and Small \xe2\x80\xa6DeThe bitwise and (<code>&amp;</code>) of the bits in two flags values.000000000CmReturns a virtual address that maps to the given physical \xe2\x80\xa6BjUnmaps a contiguous virtual memory region.0BaARMv7-A translation table cursor.AoThe mapping is already present.CkDevice memory attributes (Device, nGnRnE) TEX=000, C=0, \xe2\x80\xa6Afloongarch64 page tableCeNormal memory attributes (Inner/Outer Write-Back, \xe2\x80\xa6DmThe low-level <strong>OS-dependent</strong> helpers that must be provided \xe2\x80\xa6CiSv39: Page-Based 39-bit (3 levels) Virtual-Memory System.CiSv48: Page-Based 48-bit (4 levels) Virtual-Memory System.ClIf this bit is set, a \xe2\x80\x9cwrite-through\xe2\x80\x9d policy is used \xe2\x80\xa6;;;;;;DfThe bitwise exclusive-or (<code>^</code>) of the bits in two flags \xe2\x80\xa600000BkRequest to free a allocated physical frame.CnConstructs a descriptor from the memory index, leaving the \xe2\x80\xa6BoChecks if this is a Page Table descriptor (L1).BoChecks if this is a Small Page descriptor (L2).CnMemory attribute fields in the VMSAv8-64 translation table \xe2\x80\xa6C`ARMv7-A Short-descriptor page table entry flags.DnThe <strong>architecture-dependent</strong> metadata that must be provided \xe2\x80\xa6DfFree <code>num</code> contiguous physical frames starting from the \xe2\x80\xa6BkCreates a Small Page descriptor (4KB page).BjWhether a given physical address is valid.ChUpdates mapping flags of a contiguous virtual memory \xe2\x80\xa60BiWhether a given virtual address is valid.CmAccess permissions limit for subsequent levels of lookup: \xe2\x80\xa6CnControls whether accesses from userspace (i.e. ring 3) are \xe2\x80\xa6AlReturns the descriptor type.BbReturns the descriptor type field.ChThe page table entry represents a huge page, but the \xe2\x80\xa6BeShareable attribute for normal memoryBbConvert from a bits value exactly.000000000A`page_table_entryB`Metadata of ARMv7-A page tables.B`Metadata of AArch64 page tables.9DkA cursor created by <code>PageTable32::cursor</code> to modify the page \xe2\x80\xa6DkA cursor created by <code>PageTable64::cursor</code> to modify the page \xe2\x80\xa6Aometadata of x86_64 page tables.BkAArch64 VMSAv8-64 translation table cursor.AkNormal non-cacheable memoryAix86_64 page table cursor.CfConvert from a bits value, unsetting any unknown bits.000000000Anloongarch64 page table cursor.AgSv39 page table cursor.AgSv48 page table cursor.B`xuantie-c9xx device memory flagsB`xuantie-c9xx normal memory flagsAdpage_table_multiarchDfThe bitwise exclusive-or (<code>^</code>) of the bits in two flags \xe2\x80\xa6000000000CiCreates descriptor attributes from MappingFlags for a \xe2\x80\xa60")