

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-5e9d31b8132651796656877ecb58fde27177ba7a_modified_303.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   75 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int           4,4,4,4,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp           4,4,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp      64,64,64,64,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   21 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,2 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp      64,64,64,64,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   75 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1024:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:64,L:T:m:L:L,A:256:32,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      32 # L1 Hit Latency
-gpgpu_smem_latency                    30 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      16 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      30 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option                 32,64 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                   96 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   75 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-kernelBased                            0 # Does the approximator work as kernel based (default = 0)
-kernelId                               0 # Kernel ids where the approximation applied 
-hybridApproximation                    0 # Hybrid approximator (default = 0)
-errorPercentage                       50 # Error percentage (number of max flushed accesses)
-l1dApproximator                        1 # Memory access delete unit (default = 0)
-l1dSlicingAccessInterval                 5000 # Slice access window length (default = 1000)
-l2Approximator                         0 # Memory access delete unit (default = 0)
-l2SlicingAccessInterval                 5000 # Slice access window length (default = 1000)
-smOccupancy                            0 # sm occupancy (default = 0)
-smSlicingInterval                   5000 # Slice access window length (default = 1000)
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           12 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    2 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                   16 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=4:RRD=12:RCD=24:RAS=55:RP=24:RC=78:CL=24:WL=8:CDLR=10:WR=24:nbkgrp=4:CCDL=6:RTPL=4 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  194 # ROP queue latency (default 85)
-dram_latency                          96 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-icnt_flit_size                        40 # icnt_flit_size
-mem_profiler                           0 # memory access runtime profiling (0 = not enabled)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    1 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name    hw_perf_bench_name # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           1 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     0 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                  1000 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    5 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1365:1365:1365:3500.5 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                  128 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-mem_runtime_stat                     100 # memory access runtime profiling sampling freq
-L1D_metrics                            0 # memory access runtime profiling for L1 data cache
-noncoal_metrics                        0 # memory access runtime profiling for shared memory
-L2_metrics                             0 # memory access runtime profiling for L2 cache
-DRAM_metrics                           0 # memory access runtime profiling for DRAM
-Shmem_metrics                          0 # memory access runtime profiling for noncoalesced accesses
-store_enable                           0 # Enable stores for memory profiling
-accumulate_stats                       0 # Accumulate stats for the memory profiling
-dump_enable                            0 # Process dump enable flag - (def = 0)
-flush_l1d                              0 # Enable flushings for L1D caches - (default = 0)
-flush_l2                               0 # Enable flushings for L2 caches - (default = 0)
-flush_dram                             0 # Enable flushings for DRAM - (default = 0)
-flush_noncoalesceds                    0 # Enable flushings for non coalesced accesses - (default = 0)
-flush_shmems                           0 # Enable flushings for shared memory accesses - (default = 0)
-error_percentage                       2 # Error percentage for the flushes - (default = 1)
-flush_acc_type                         2 # Flush access types
-monitor_sampling_cycle                  200 # Monitoring sampling cycle - (default = 5000)
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     4 # column to column delay
RRD                                    12 # minimal delay between activation of rows in different banks
RCD                                    24 # row to column delay
RAS                                    55 # time needed to activate row
RP                                     24 # time needed to precharge (deactivate) row
RC                                     78 # row cycle time
CDLR                                   10 # switching from write to read (changes tWTR)
WR                                     24 # last data-in to row precharge
CL                                     24 # CAS latency
WL                                      8 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    6 # column to column delay between accesses to different bank groups
RTPL                                    4 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 24
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1365000000.000000:1365000000.000000:1365000000.000000:3500500000.000000
GPGPU-Sim uArch: clock periods: 0.00000000073260073260:0.00000000073260073260:0.00000000073260073260:0.00000000028567347522
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
--------------------------------------------------------------
L1D access stats (for 0'th SM) 
--	Kid = 0 || L1D Acc = 105518, -- Miss = 42981, rate = 0.4073, -- PendHits = 2863, rate = 0.0271-- ResFail = 5638, rate = 0.0534
Error Per = 50 || Flushes = 859 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 1'th SM) 
--	Kid = 0 || L1D Acc = 74445, -- Miss = 32039, rate = 0.4304, -- PendHits = 4643, rate = 0.0624-- ResFail = 8568, rate = 0.1151
Error Per = 50 || Flushes = 640 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 2'th SM) 
--	Kid = 0 || L1D Acc = 60218, -- Miss = 26295, rate = 0.4367, -- PendHits = 4601, rate = 0.0764-- ResFail = 8250, rate = 0.1370
Error Per = 50 || Flushes = 525 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 3'th SM) 
--	Kid = 0 || L1D Acc = 42088, -- Miss = 19056, rate = 0.4528, -- PendHits = 5086, rate = 0.1208-- ResFail = 8579, rate = 0.2038
Error Per = 50 || Flushes = 381 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 4'th SM) 
--	Kid = 0 || L1D Acc = 33882, -- Miss = 14453, rate = 0.4266, -- PendHits = 1251, rate = 0.0369-- ResFail = 4220, rate = 0.1245
Error Per = 50 || Flushes = 289 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 5'th SM) 
--	Kid = 0 || L1D Acc = 34710, -- Miss = 15889, rate = 0.4578, -- PendHits = 4608, rate = 0.1328-- ResFail = 7672, rate = 0.2210
Error Per = 50 || Flushes = 317 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 6'th SM) 
--	Kid = 0 || L1D Acc = 31855, -- Miss = 14919, rate = 0.4683, -- PendHits = 5547, rate = 0.1741-- ResFail = 8400, rate = 0.2637
Error Per = 50 || Flushes = 298 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 7'th SM) 
--	Kid = 0 || L1D Acc = 55912, -- Miss = 24763, rate = 0.4429, -- PendHits = 6362, rate = 0.1138-- ResFail = 9655, rate = 0.1727
Error Per = 50 || Flushes = 495 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 8'th SM) 
--	Kid = 0 || L1D Acc = 35979, -- Miss = 15927, rate = 0.4427, -- PendHits = 3232, rate = 0.0898-- ResFail = 5715, rate = 0.1588
Error Per = 50 || Flushes = 318 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 9'th SM) 
--	Kid = 0 || L1D Acc = 39236, -- Miss = 17784, rate = 0.4533, -- PendHits = 4314, rate = 0.1100-- ResFail = 6830, rate = 0.1741
Error Per = 50 || Flushes = 355 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 10'th SM) 
--	Kid = 0 || L1D Acc = 27588, -- Miss = 12249, rate = 0.4440, -- PendHits = 2197, rate = 0.0796-- ResFail = 4042, rate = 0.1465
Error Per = 50 || Flushes = 244 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 11'th SM) 
--	Kid = 0 || L1D Acc = 40269, -- Miss = 18540, rate = 0.4604, -- PendHits = 6575, rate = 0.1633-- ResFail = 9840, rate = 0.2444
Error Per = 50 || Flushes = 370 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 12'th SM) 
--	Kid = 0 || L1D Acc = 32364, -- Miss = 14452, rate = 0.4465, -- PendHits = 2916, rate = 0.0901-- ResFail = 5092, rate = 0.1573
Error Per = 50 || Flushes = 289 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 13'th SM) 
--	Kid = 0 || L1D Acc = 50497, -- Miss = 22732, rate = 0.4502, -- PendHits = 6215, rate = 0.1231-- ResFail = 9563, rate = 0.1894
Error Per = 50 || Flushes = 454 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 14'th SM) 
--	Kid = 0 || L1D Acc = 34506, -- Miss = 15916, rate = 0.4613, -- PendHits = 4521, rate = 0.1310-- ResFail = 7351, rate = 0.2130
Error Per = 50 || Flushes = 318 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 15'th SM) 
--	Kid = 0 || L1D Acc = 37389, -- Miss = 17442, rate = 0.4665, -- PendHits = 6030, rate = 0.1613-- ResFail = 9369, rate = 0.2506
Error Per = 50 || Flushes = 348 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 16'th SM) 
--	Kid = 0 || L1D Acc = 38883, -- Miss = 18170, rate = 0.4673, -- PendHits = 6073, rate = 0.1562-- ResFail = 9192, rate = 0.2364
Error Per = 50 || Flushes = 363 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 17'th SM) 
--	Kid = 0 || L1D Acc = 33846, -- Miss = 15128, rate = 0.4470, -- PendHits = 3557, rate = 0.1051-- ResFail = 5731, rate = 0.1693
Error Per = 50 || Flushes = 302 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 18'th SM) 
--	Kid = 0 || L1D Acc = 39837, -- Miss = 18522, rate = 0.4649, -- PendHits = 7129, rate = 0.1790-- ResFail = 10743, rate = 0.2697
Error Per = 50 || Flushes = 370 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 19'th SM) 
--	Kid = 0 || L1D Acc = 39301, -- Miss = 18339, rate = 0.4666, -- PendHits = 5541, rate = 0.1410-- ResFail = 9676, rate = 0.2462
Error Per = 50 || Flushes = 366 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 20'th SM) 
--	Kid = 0 || L1D Acc = 42111, -- Miss = 19368, rate = 0.4599, -- PendHits = 5989, rate = 0.1422-- ResFail = 9361, rate = 0.2223
Error Per = 50 || Flushes = 387 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 21'th SM) 
--	Kid = 0 || L1D Acc = 36600, -- Miss = 16442, rate = 0.4492, -- PendHits = 4475, rate = 0.1223-- ResFail = 7375, rate = 0.2015
Error Per = 50 || Flushes = 328 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 22'th SM) 
--	Kid = 0 || L1D Acc = 29695, -- Miss = 13489, rate = 0.4543, -- PendHits = 3250, rate = 0.1094-- ResFail = 5625, rate = 0.1894
Error Per = 50 || Flushes = 269 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 23'th SM) 
--	Kid = 0 || L1D Acc = 37538, -- Miss = 17252, rate = 0.4596, -- PendHits = 5331, rate = 0.1420-- ResFail = 8335, rate = 0.2220
Error Per = 50 || Flushes = 345 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 24'th SM) 
--	Kid = 0 || L1D Acc = 31650, -- Miss = 14376, rate = 0.4542, -- PendHits = 3759, rate = 0.1188-- ResFail = 6144, rate = 0.1941
Error Per = 50 || Flushes = 287 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 25'th SM) 
--	Kid = 0 || L1D Acc = 42010, -- Miss = 19742, rate = 0.4699, -- PendHits = 6938, rate = 0.1652-- ResFail = 10824, rate = 0.2577
Error Per = 50 || Flushes = 394 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 26'th SM) 
--	Kid = 0 || L1D Acc = 68056, -- Miss = 29922, rate = 0.4397, -- PendHits = 6663, rate = 0.0979-- ResFail = 10148, rate = 0.1491
Error Per = 50 || Flushes = 598 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 27'th SM) 
--	Kid = 0 || L1D Acc = 44958, -- Miss = 19166, rate = 0.4263, -- PendHits = 2477, rate = 0.0551-- ResFail = 4715, rate = 0.1049
Error Per = 50 || Flushes = 383 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 28'th SM) 
--	Kid = 0 || L1D Acc = 35417, -- Miss = 16429, rate = 0.4639, -- PendHits = 5674, rate = 0.1602-- ResFail = 9251, rate = 0.2612
Error Per = 50 || Flushes = 328 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 29'th SM) 
--	Kid = 0 || L1D Acc = 38696, -- Miss = 17298, rate = 0.4470, -- PendHits = 3733, rate = 0.0965-- ResFail = 7167, rate = 0.1852
Error Per = 50 || Flushes = 345 || slicingInterval = 5000
71222c4f3617a8b1cabdfefbc2d5f110  /home/pars/Documents/expSetups/a4/spmv_base_L1D_50__higgsTwitterRetweet
Extracting PTX file and ptxas options    1: spmv_base_L1D_50__higgsTwitterRetweet.1.sm_75.ptx -arch=sm_75
Parallel calisiyor
self exe links to: /home/pars/Documents/expSetups/a4/spmv_base_L1D_50__higgsTwitterRetweet
self exe links to: /home/pars/Documents/expSetups/a4/spmv_base_L1D_50__higgsTwitterRetweet
11.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/pars/Documents/expSetups/a4/spmv_base_L1D_50__higgsTwitterRetweet
Running md5sum using "md5sum /home/pars/Documents/expSetups/a4/spmv_base_L1D_50__higgsTwitterRetweet "
self exe links to: /home/pars/Documents/expSetups/a4/spmv_base_L1D_50__higgsTwitterRetweet
Extracting specific PTX file named spmv_base_L1D_50__higgsTwitterRetweet.1.sm_75.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z15spmv_csr_scalariPKmPKiPKfS4_Pf : hostFun 0x0x55a3cc72d37b, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing spmv_base_L1D_50__higgsTwitterRetweet.1.sm_75.ptx
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: instruction assembly for function '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file spmv_base_L1D_50__higgsTwitterRetweet.1.sm_75.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from spmv_base_L1D_50__higgsTwitterRetweet.1.sm_75.ptx
GPGPU-Sim PTX: Kernel '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf' : regs=58, lmem=0, smem=0, cmem=400
Sparse Matrix-Vector Multiplication by Xuhao Chen
Reading (.mtx) input file ../../gardenia/datasets/higgs-twitter_retweet.mtx
Removing redundent edges... 0 redundent edges are removed
|V| 456626 |E| 328132
This graph maintains both incomming and outgoing edge-list
Launching CUDA SpMV solver (1784 CTAs, 256 threads/CTA) ...
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe99f543dc..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe99f543d0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe99f543c8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe99f543c0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe99f543b8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe99f543b0..

GPGPU-Sim PTX: cudaLaunch for 0x0x55a3cc72d37b (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...
GPGPU-Sim PTX: Finding dominators for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...
GPGPU-Sim PTX: Finding postdominators for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...
GPGPU-Sim PTX: reconvergence points for _Z15spmv_csr_scalariPKmPKiPKfS4_Pf...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x070 (spmv_base_L1D_50__higgsTwitterRetweet.1.sm_75.ptx:44) @%p1 bra $L__BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a8 (spmv_base_L1D_50__higgsTwitterRetweet.1.sm_75.ptx:130) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x0c8 (spmv_base_L1D_50__higgsTwitterRetweet.1.sm_75.ptx:56) @%p2 bra $L__BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a0 (spmv_base_L1D_50__higgsTwitterRetweet.1.sm_75.ptx:127) st.global.f32 [%rd4], %f27;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0f0 (spmv_base_L1D_50__higgsTwitterRetweet.1.sm_75.ptx:62) @%p3 bra $L__BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x178 (spmv_base_L1D_50__higgsTwitterRetweet.1.sm_75.ptx:85) not.b32 %r18, %r2;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x170 (spmv_base_L1D_50__higgsTwitterRetweet.1.sm_75.ptx:82) @%p4 bra $L__BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x178 (spmv_base_L1D_50__higgsTwitterRetweet.1.sm_75.ptx:85) not.b32 %r18, %r2;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x190 (spmv_base_L1D_50__higgsTwitterRetweet.1.sm_75.ptx:88) @%p5 bra $L__BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a0 (spmv_base_L1D_50__higgsTwitterRetweet.1.sm_75.ptx:127) st.global.f32 [%rd4], %f27;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x298 (spmv_base_L1D_50__higgsTwitterRetweet.1.sm_75.ptx:124) @%p6 bra $L__BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a0 (spmv_base_L1D_50__higgsTwitterRetweet.1.sm_75.ptx:127) st.global.f32 [%rd4], %f27;
GPGPU-Sim PTX: ... end of reconvergence points for _Z15spmv_csr_scalariPKmPKiPKfS4_Pf
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'.
GPGPU-Sim PTX: pushing kernel '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf' to stream 0, gridDim= (1784,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads regs
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
Simulation cycle for kernel 0 is = 10000
Simulation cycle for kernel 0 is = 15000
Simulation cycle for kernel 0 is = 20000
Simulation cycle for kernel 0 is = 25000
Simulation cycle for kernel 0 is = 30000
Simulation cycle for kernel 0 is = 35000
Simulation cycle for kernel 0 is = 40000
Simulation cycle for kernel 0 is = 45000
Simulation cycle for kernel 0 is = 50000
Simulation cycle for kernel 0 is = 55000
Simulation cycle for kernel 0 is = 60000
Simulation cycle for kernel 0 is = 65000
Simulation cycle for kernel 0 is = 70000
Simulation cycle for kernel 0 is = 75000
Simulation cycle for kernel 0 is = 80000
Simulation cycle for kernel 0 is = 85000
Simulation cycle for kernel 0 is = 90000
Simulation cycle for kernel 0 is = 95000
Simulation cycle for kernel 0 is = 100000
Simulation cycle for kernel 0 is = 105000
Simulation cycle for kernel 0 is = 110000
Simulation cycle for kernel 0 is = 115000
Simulation cycle for kernel 0 is = 120000
Simulation cycle for kernel 0 is = 125000
Simulation cycle for kernel 0 is = 130000
Simulation cycle for kernel 0 is = 135000
Simulation cycle for kernel 0 is = 140000
Simulation cycle for kernel 0 is = 145000
Simulation cycle for kernel 0 is = 150000
Simulation cycle for kernel 0 is = 155000
Simulation cycle for kernel 0 is = 160000
Simulation cycle for kernel 0 is = 165000
Simulation cycle for kernel 0 is = 170000
Simulation cycle for kernel 0 is = 175000
Simulation cycle for kernel 0 is = 180000
Simulation cycle for kernel 0 is = 185000
Simulation cycle for kernel 0 is = 190000
Simulation cycle for kernel 0 is = 195000
Simulation cycle for kernel 0 is = 200000
Simulation cycle for kernel 0 is = 205000
Simulation cycle for kernel 0 is = 210000
Simulation cycle for kernel 0 is = 215000
Simulation cycle for kernel 0 is = 220000
Simulation cycle for kernel 0 is = 225000
Simulation cycle for kernel 0 is = 230000
Simulation cycle for kernel 0 is = 235000
Simulation cycle for kernel 0 is = 240000
Simulation cycle for kernel 0 is = 245000
Simulation cycle for kernel 0 is = 250000
Simulation cycle for kernel 0 is = 255000
Simulation cycle for kernel 0 is = 260000
Simulation cycle for kernel 0 is = 265000
Simulation cycle for kernel 0 is = 270000
Simulation cycle for kernel 0 is = 275000
Simulation cycle for kernel 0 is = 280000
Simulation cycle for kernel 0 is = 285000
Simulation cycle for kernel 0 is = 290000
Simulation cycle for kernel 0 is = 295000
Simulation cycle for kernel 0 is = 300000
Simulation cycle for kernel 0 is = 305000
Simulation cycle for kernel 0 is = 310000
Simulation cycle for kernel 0 is = 315000
Simulation cycle for kernel 0 is = 320000
Simulation cycle for kernel 0 is = 325000
Simulation cycle for kernel 0 is = 330000
Simulation cycle for kernel 0 is = 335000
Simulation cycle for kernel 0 is = 340000
Simulation cycle for kernel 0 is = 345000
Simulation cycle for kernel 0 is = 350000
Simulation cycle for kernel 0 is = 355000
Simulation cycle for kernel 0 is = 360000
Simulation cycle for kernel 0 is = 365000
Simulation cycle for kernel 0 is = 370000
Simulation cycle for kernel 0 is = 375000
Simulation cycle for kernel 0 is = 380000
Simulation cycle for kernel 0 is = 385000
Simulation cycle for kernel 0 is = 390000
Simulation cycle for kernel 0 is = 395000
Simulation cycle for kernel 0 is = 400000
Simulation cycle for kernel 0 is = 405000
Simulation cycle for kernel 0 is = 410000
Simulation cycle for kernel 0 is = 415000
Simulation cycle for kernel 0 is = 420000
Simulation cycle for kernel 0 is = 425000
Simulation cycle for kernel 0 is = 430000
Simulation cycle for kernel 0 is = 435000
Simulation cycle for kernel 0 is = 440000
Simulation cycle for kernel 0 is = 445000
Simulation cycle for kernel 0 is = 450000
Simulation cycle for kernel 0 is = 455000
Simulation cycle for kernel 0 is = 460000
Simulation cycle for kernel 0 is = 465000
Simulation cycle for kernel 0 is = 470000
Simulation cycle for kernel 0 is = 475000
Simulation cycle for kernel 0 is = 480000
Simulation cycle for kernel 0 is = 485000
Simulation cycle for kernel 0 is = 490000
Simulation cycle for kernel 0 is = 495000
Simulation cycle for kernel 0 is = 500000
Simulation cycle for kernel 0 is = 505000
Simulation cycle for kernel 0 is = 510000
Simulation cycle for kernel 0 is = 515000
Simulation cycle for kernel 0 is = 520000
Simulation cycle for kernel 0 is = 525000
Simulation cycle for kernel 0 is = 530000
Simulation cycle for kernel 0 is = 535000
Simulation cycle for kernel 0 is = 540000
Simulation cycle for kernel 0 is = 545000
Simulation cycle for kernel 0 is = 550000
Simulation cycle for kernel 0 is = 555000
Simulation cycle for kernel 0 is = 560000
Simulation cycle for kernel 0 is = 565000
Simulation cycle for kernel 0 is = 570000
Simulation cycle for kernel 0 is = 575000
Simulation cycle for kernel 0 is = 580000
Simulation cycle for kernel 0 is = 585000
Simulation cycle for kernel 0 is = 590000
Simulation cycle for kernel 0 is = 595000
Simulation cycle for kernel 0 is = 600000
Simulation cycle for kernel 0 is = 605000
Simulation cycle for kernel 0 is = 610000
Simulation cycle for kernel 0 is = 615000
Simulation cycle for kernel 0 is = 620000
Simulation cycle for kernel 0 is = 625000
Simulation cycle for kernel 0 is = 630000
Simulation cycle for kernel 0 is = 635000
Simulation cycle for kernel 0 is = 640000
Simulation cycle for kernel 0 is = 645000
Simulation cycle for kernel 0 is = 650000
Simulation cycle for kernel 0 is = 655000
Simulation cycle for kernel 0 is = 660000
Simulation cycle for kernel 0 is = 665000
Simulation cycle for kernel 0 is = 670000
Simulation cycle for kernel 0 is = 675000
Simulation cycle for kernel 0 is = 680000
Simulation cycle for kernel 0 is = 685000
Simulation cycle for kernel 0 is = 690000
Simulation cycle for kernel 0 is = 695000
Simulation cycle for kernel 0 is = 700000
Simulation cycle for kernel 0 is = 705000
Simulation cycle for kernel 0 is = 710000
Simulation cycle for kernel 0 is = 715000
Simulation cycle for kernel 0 is = 720000
Simulation cycle for kernel 0 is = 725000
Simulation cycle for kernel 0 is = 730000
Simulation cycle for kernel 0 is = 735000
Simulation cycle for kernel 0 is = 740000
Simulation cycle for kernel 0 is = 745000
Simulation cycle for kernel 0 is = 750000
Simulation cycle for kernel 0 is = 755000
Simulation cycle for kernel 0 is = 760000
Simulation cycle for kernel 0 is = 765000
Simulation cycle for kernel 0 is = 770000
Simulation cycle for kernel 0 is = 775000
Simulation cycle for kernel 0 is = 780000
Simulation cycle for kernel 0 is = 785000
Simulation cycle for kernel 0 is = 790000
Simulation cycle for kernel 0 is = 795000
Simulation cycle for kernel 0 is = 800000
Simulation cycle for kernel 0 is = 805000
Simulation cycle for kernel 0 is = 810000
Simulation cycle for kernel 0 is = 815000
Simulation cycle for kernel 0 is = 820000
Simulation cycle for kernel 0 is = 825000
Simulation cycle for kernel 0 is = 830000
Simulation cycle for kernel 0 is = 835000
Simulation cycle for kernel 0 is = 840000
Simulation cycle for kernel 0 is = 845000
Simulation cycle for kernel 0 is = 850000
Simulation cycle for kernel 0 is = 855000
Simulation cycle for kernel 0 is = 860000
Simulation cycle for kernel 0 is = 865000
Simulation cycle for kernel 0 is = 870000
Simulation cycle for kernel 0 is = 875000
Simulation cycle for kernel 0 is = 880000
Simulation cycle for kernel 0 is = 885000
Simulation cycle for kernel 0 is = 890000
Simulation cycle for kernel 0 is = 895000
Simulation cycle for kernel 0 is = 900000
Simulation cycle for kernel 0 is = 905000
Simulation cycle for kernel 0 is = 910000
Simulation cycle for kernel 0 is = 915000
Simulation cycle for kernel 0 is = 920000
Simulation cycle for kernel 0 is = 925000
Simulation cycle for kernel 0 is = 930000
Simulation cycle for kernel 0 is = 935000
Simulation cycle for kernel 0 is = 940000
Simulation cycle for kernel 0 is = 945000
Simulation cycle for kernel 0 is = 950000
Simulation cycle for kernel 0 is = 955000
Simulation cycle for kernel 0 is = 960000
Simulation cycle for kernel 0 is = 965000
Simulation cycle for kernel 0 is = 970000
Simulation cycle for kernel 0 is = 975000
Simulation cycle for kernel 0 is = 980000
Simulation cycle for kernel 0 is = 985000
Simulation cycle for kernel 0 is = 990000
Simulation cycle for kernel 0 is = 995000
Simulation cycle for kernel 0 is = 1000000
Simulation cycle for kernel 0 is = 1005000
Simulation cycle for kernel 0 is = 1010000
Simulation cycle for kernel 0 is = 1015000
Simulation cycle for kernel 0 is = 1020000
Simulation cycle for kernel 0 is = 1025000
Simulation cycle for kernel 0 is = 1030000
Simulation cycle for kernel 0 is = 1035000
Simulation cycle for kernel 0 is = 1040000
Simulation cycle for kernel 0 is = 1045000
Simulation cycle for kernel 0 is = 1050000
Simulation cycle for kernel 0 is = 1055000
Simulation cycle for kernel 0 is = 1060000
Simulation cycle for kernel 0 is = 1065000
Simulation cycle for kernel 0 is = 1070000
Simulation cycle for kernel 0 is = 1075000
Simulation cycle for kernel 0 is = 1080000
Simulation cycle for kernel 0 is = 1085000
Simulation cycle for kernel 0 is = 1090000
Simulation cycle for kernel 0 is = 1095000
Simulation cycle for kernel 0 is = 1100000
Simulation cycle for kernel 0 is = 1105000
Simulation cycle for kernel 0 is = 1110000
Simulation cycle for kernel 0 is = 1115000
Simulation cycle for kernel 0 is = 1120000
Simulation cycle for kernel 0 is = 1125000
Simulation cycle for kernel 0 is = 1130000
Simulation cycle for kernel 0 is = 1135000
Simulation cycle for kernel 0 is = 1140000
Simulation cycle for kernel 0 is = 1145000
Simulation cycle for kernel 0 is = 1150000
Simulation cycle for kernel 0 is = 1155000
Simulation cycle for kernel 0 is = 1160000
Simulation cycle for kernel 0 is = 1165000
Simulation cycle for kernel 0 is = 1170000
Simulation cycle for kernel 0 is = 1175000
Simulation cycle for kernel 0 is = 1180000
Simulation cycle for kernel 0 is = 1185000
Simulation cycle for kernel 0 is = 1190000
Simulation cycle for kernel 0 is = 1195000
Simulation cycle for kernel 0 is = 1200000
Simulation cycle for kernel 0 is = 1205000
Simulation cycle for kernel 0 is = 1210000
Simulation cycle for kernel 0 is = 1215000
Simulation cycle for kernel 0 is = 1220000
Simulation cycle for kernel 0 is = 1225000
Simulation cycle for kernel 0 is = 1230000
Simulation cycle for kernel 0 is = 1235000
Simulation cycle for kernel 0 is = 1240000
Simulation cycle for kernel 0 is = 1245000
Simulation cycle for kernel 0 is = 1250000
Simulation cycle for kernel 0 is = 1255000
Simulation cycle for kernel 0 is = 1260000
Simulation cycle for kernel 0 is = 1265000
Simulation cycle for kernel 0 is = 1270000
Simulation cycle for kernel 0 is = 1275000
Simulation cycle for kernel 0 is = 1280000
Simulation cycle for kernel 0 is = 1285000
Simulation cycle for kernel 0 is = 1290000
Simulation cycle for kernel 0 is = 1295000
Simulation cycle for kernel 0 is = 1300000
Simulation cycle for kernel 0 is = 1305000
Simulation cycle for kernel 0 is = 1310000
Simulation cycle for kernel 0 is = 1315000
Simulation cycle for kernel 0 is = 1320000
Simulation cycle for kernel 0 is = 1325000
Simulation cycle for kernel 0 is = 1330000
Simulation cycle for kernel 0 is = 1335000
Simulation cycle for kernel 0 is = 1340000
Simulation cycle for kernel 0 is = 1345000
Simulation cycle for kernel 0 is = 1350000
Simulation cycle for kernel 0 is = 1355000
Simulation cycle for kernel 0 is = 1360000
Simulation cycle for kernel 0 is = 1365000
Simulation cycle for kernel 0 is = 1370000
Simulation cycle for kernel 0 is = 1375000
Simulation cycle for kernel 0 is = 1380000
Simulation cycle for kernel 0 is = 1385000
Simulation cycle for kernel 0 is = 1390000
Simulation cycle for kernel 0 is = 1395000
Simulation cycle for kernel 0 is = 1400000
Simulation cycle for kernel 0 is = 1405000
Simulation cycle for kernel 0 is = 1410000
Simulation cycle for kernel 0 is = 1415000
Simulation cycle for kernel 0 is = 1420000
Simulation cycle for kernel 0 is = 1425000
Simulation cycle for kernel 0 is = 1430000
Simulation cycle for kernel 0 is = 1435000
Simulation cycle for kernel 0 is = 1440000
Simulation cycle for kernel 0 is = 1445000
Simulation cycle for kernel 0 is = 1450000
Simulation cycle for kernel 0 is = 1455000
Simulation cycle for kernel 0 is = 1460000
Simulation cycle for kernel 0 is = 1465000
Simulation cycle for kernel 0 is = 1470000
Simulation cycle for kernel 0 is = 1475000
Simulation cycle for kernel 0 is = 1480000
Simulation cycle for kernel 0 is = 1485000
Simulation cycle for kernel 0 is = 1490000
Simulation cycle for kernel 0 is = 1495000
Simulation cycle for kernel 0 is = 1500000
Simulation cycle for kernel 0 is = 1505000
Simulation cycle for kernel 0 is = 1510000
Simulation cycle for kernel 0 is = 1515000
Simulation cycle for kernel 0 is = 1520000
Simulation cycle for kernel 0 is = 1525000
Simulation cycle for kernel 0 is = 1530000
Simulation cycle for kernel 0 is = 1535000
Simulation cycle for kernel 0 is = 1540000
Simulation cycle for kernel 0 is = 1545000
Simulation cycle for kernel 0 is = 1550000
Simulation cycle for kernel 0 is = 1555000
Simulation cycle for kernel 0 is = 1560000
Simulation cycle for kernel 0 is = 1565000
Simulation cycle for kernel 0 is = 1570000
Simulation cycle for kernel 0 is = 1575000
Simulation cycle for kernel 0 is = 1580000
Simulation cycle for kernel 0 is = 1585000
Simulation cycle for kernel 0 is = 1590000
Simulation cycle for kernel 0 is = 1595000
Simulation cycle for kernel 0 is = 1600000
Simulation cycle for kernel 0 is = 1605000
Simulation cycle for kernel 0 is = 1610000
Simulation cycle for kernel 0 is = 1615000
Simulation cycle for kernel 0 is = 1620000
Simulation cycle for kernel 0 is = 1625000
Simulation cycle for kernel 0 is = 1630000
Simulation cycle for kernel 0 is = 1635000
Simulation cycle for kernel 0 is = 1640000
Simulation cycle for kernel 0 is = 1645000
Simulation cycle for kernel 0 is = 1650000
Simulation cycle for kernel 0 is = 1655000
Simulation cycle for kernel 0 is = 1660000
Simulation cycle for kernel 0 is = 1665000
Simulation cycle for kernel 0 is = 1670000
Simulation cycle for kernel 0 is = 1675000
Simulation cycle for kernel 0 is = 1680000
Simulation cycle for kernel 0 is = 1685000
Simulation cycle for kernel 0 is = 1690000
Simulation cycle for kernel 0 is = 1695000
Simulation cycle for kernel 0 is = 1700000
Simulation cycle for kernel 0 is = 1705000
Simulation cycle for kernel 0 is = 1710000
Simulation cycle for kernel 0 is = 1715000
Simulation cycle for kernel 0 is = 1720000
Simulation cycle for kernel 0 is = 1725000
Simulation cycle for kernel 0 is = 1730000
Simulation cycle for kernel 0 is = 1735000
Simulation cycle for kernel 0 is = 1740000
Simulation cycle for kernel 0 is = 1745000
Simulation cycle for kernel 0 is = 1750000
Simulation cycle for kernel 0 is = 1755000
Simulation cycle for kernel 0 is = 1760000
Simulation cycle for kernel 0 is = 1765000
Simulation cycle for kernel 0 is = 1770000
Simulation cycle for kernel 0 is = 1775000
Simulation cycle for kernel 0 is = 1780000
Simulation cycle for kernel 0 is = 1785000
Simulation cycle for kernel 0 is = 1790000
Simulation cycle for kernel 0 is = 1795000
Simulation cycle for kernel 0 is = 1800000
Simulation cycle for kernel 0 is = 1805000
Simulation cycle for kernel 0 is = 1810000
Simulation cycle for kernel 0 is = 1815000
Simulation cycle for kernel 0 is = 1820000
Simulation cycle for kernel 0 is = 1825000
Simulation cycle for kernel 0 is = 1830000
Simulation cycle for kernel 0 is = 1835000
Simulation cycle for kernel 0 is = 1840000
Simulation cycle for kernel 0 is = 1845000
Simulation cycle for kernel 0 is = 1850000
Simulation cycle for kernel 0 is = 1855000
Simulation cycle for kernel 0 is = 1860000
Simulation cycle for kernel 0 is = 1865000
Simulation cycle for kernel 0 is = 1870000
Simulation cycle for kernel 0 is = 1875000
Simulation cycle for kernel 0 is = 1880000
Simulation cycle for kernel 0 is = 1885000
Simulation cycle for kernel 0 is = 1890000
Simulation cycle for kernel 0 is = 1895000
Simulation cycle for kernel 0 is = 1900000
Simulation cycle for kernel 0 is = 1905000
Simulation cycle for kernel 0 is = 1910000
Simulation cycle for kernel 0 is = 1915000
Simulation cycle for kernel 0 is = 1920000
Simulation cycle for kernel 0 is = 1925000
Simulation cycle for kernel 0 is = 1930000
Simulation cycle for kernel 0 is = 1935000
Simulation cycle for kernel 0 is = 1940000
Simulation cycle for kernel 0 is = 1945000
Simulation cycle for kernel 0 is = 1950000
Simulation cycle for kernel 0 is = 1955000
Simulation cycle for kernel 0 is = 1960000
Simulation cycle for kernel 0 is = 1965000
Simulation cycle for kernel 0 is = 1970000
Simulation cycle for kernel 0 is = 1975000
Simulation cycle for kernel 0 is = 1980000
Simulation cycle for kernel 0 is = 1985000
Simulation cycle for kernel 0 is = 1990000
Simulation cycle for kernel 0 is = 1995000
Simulation cycle for kernel 0 is = 2000000
Simulation cycle for kernel 0 is = 2005000
Simulation cycle for kernel 0 is = 2010000
Simulation cycle for kernel 0 is = 2015000
Simulation cycle for kernel 0 is = 2020000
Simulation cycle for kernel 0 is = 2025000
Simulation cycle for kernel 0 is = 2030000
Simulation cycle for kernel 0 is = 2035000
Simulation cycle for kernel 0 is = 2040000
Simulation cycle for kernel 0 is = 2045000
Simulation cycle for kernel 0 is = 2050000
Simulation cycle for kernel 0 is = 2055000
Simulation cycle for kernel 0 is = 2060000
Simulation cycle for kernel 0 is = 2065000
Simulation cycle for kernel 0 is = 2070000
Simulation cycle for kernel 0 is = 2075000
Simulation cycle for kernel 0 is = 2080000
Simulation cycle for kernel 0 is = 2085000
Simulation cycle for kernel 0 is = 2090000
Simulation cycle for kernel 0 is = 2095000
Simulation cycle for kernel 0 is = 2100000
Simulation cycle for kernel 0 is = 2105000
Simulation cycle for kernel 0 is = 2110000
Simulation cycle for kernel 0 is = 2115000
Simulation cycle for kernel 0 is = 2120000
Simulation cycle for kernel 0 is = 2125000
Simulation cycle for kernel 0 is = 2130000
Simulation cycle for kernel 0 is = 2135000
Simulation cycle for kernel 0 is = 2140000
Simulation cycle for kernel 0 is = 2145000
Simulation cycle for kernel 0 is = 2150000
Simulation cycle for kernel 0 is = 2155000
Simulation cycle for kernel 0 is = 2160000
Simulation cycle for kernel 0 is = 2165000
Simulation cycle for kernel 0 is = 2170000
Simulation cycle for kernel 0 is = 2175000
Simulation cycle for kernel 0 is = 2180000
Simulation cycle for kernel 0 is = 2185000
Simulation cycle for kernel 0 is = 2190000
Simulation cycle for kernel 0 is = 2195000
Simulation cycle for kernel 0 is = 2200000
Simulation cycle for kernel 0 is = 2205000
Simulation cycle for kernel 0 is = 2210000
Simulation cycle for kernel 0 is = 2215000
Simulation cycle for kernel 0 is = 2220000
Simulation cycle for kernel 0 is = 2225000
Simulation cycle for kernel 0 is = 2230000
Simulation cycle for kernel 0 is = 2235000
Simulation cycle for kernel 0 is = 2240000
Simulation cycle for kernel 0 is = 2245000
Simulation cycle for kernel 0 is = 2250000
Simulation cycle for kernel 0 is = 2255000
Simulation cycle for kernel 0 is = 2260000
Simulation cycle for kernel 0 is = 2265000
Simulation cycle for kernel 0 is = 2270000
Simulation cycle for kernel 0 is = 2275000
Simulation cycle for kernel 0 is = 2280000
Simulation cycle for kernel 0 is = 2285000
Simulation cycle for kernel 0 is = 2290000
Simulation cycle for kernel 0 is = 2295000
Simulation cycle for kernel 0 is = 2300000
Simulation cycle for kernel 0 is = 2305000
Simulation cycle for kernel 0 is = 2310000
Simulation cycle for kernel 0 is = 2315000
Simulation cycle for kernel 0 is = 2320000
Simulation cycle for kernel 0 is = 2325000
Simulation cycle for kernel 0 is = 2330000
Simulation cycle for kernel 0 is = 2335000
Simulation cycle for kernel 0 is = 2340000
Simulation cycle for kernel 0 is = 2345000
Simulation cycle for kernel 0 is = 2350000
Simulation cycle for kernel 0 is = 2355000
Simulation cycle for kernel 0 is = 2360000
Simulation cycle for kernel 0 is = 2365000
Simulation cycle for kernel 0 is = 2370000
Simulation cycle for kernel 0 is = 2375000
Simulation cycle for kernel 0 is = 2380000
Simulation cycle for kernel 0 is = 2385000
Simulation cycle for kernel 0 is = 2390000
Simulation cycle for kernel 0 is = 2395000
Simulation cycle for kernel 0 is = 2400000
Simulation cycle for kernel 0 is = 2405000
Simulation cycle for kernel 0 is = 2410000
Simulation cycle for kernel 0 is = 2415000
Simulation cycle for kernel 0 is = 2420000
Simulation cycle for kernel 0 is = 2425000
Simulation cycle for kernel 0 is = 2430000
Simulation cycle for kernel 0 is = 2435000
Simulation cycle for kernel 0 is = 2440000
Simulation cycle for kernel 0 is = 2445000
Simulation cycle for kernel 0 is = 2450000
Simulation cycle for kernel 0 is = 2455000
Simulation cycle for kernel 0 is = 2460000
Simulation cycle for kernel 0 is = 2465000
Simulation cycle for kernel 0 is = 2470000
Simulation cycle for kernel 0 is = 2475000
Simulation cycle for kernel 0 is = 2480000
Simulation cycle for kernel 0 is = 2485000
Simulation cycle for kernel 0 is = 2490000
Simulation cycle for kernel 0 is = 2495000
Simulation cycle for kernel 0 is = 2500000
Simulation cycle for kernel 0 is = 2505000
Simulation cycle for kernel 0 is = 2510000
Simulation cycle for kernel 0 is = 2515000
Simulation cycle for kernel 0 is = 2520000
Simulation cycle for kernel 0 is = 2525000
Simulation cycle for kernel 0 is = 2530000
Simulation cycle for kernel 0 is = 2535000
Simulation cycle for kernel 0 is = 2540000
Simulation cycle for kernel 0 is = 2545000
Simulation cycle for kernel 0 is = 2550000
Simulation cycle for kernel 0 is = 2555000
Simulation cycle for kernel 0 is = 2560000
Simulation cycle for kernel 0 is = 2565000
Simulation cycle for kernel 0 is = 2570000
Simulation cycle for kernel 0 is = 2575000
Simulation cycle for kernel 0 is = 2580000
Simulation cycle for kernel 0 is = 2585000
Simulation cycle for kernel 0 is = 2590000
Simulation cycle for kernel 0 is = 2595000
Simulation cycle for kernel 0 is = 2600000
Simulation cycle for kernel 0 is = 2605000
Simulation cycle for kernel 0 is = 2610000
Simulation cycle for kernel 0 is = 2615000
Destroy streams for kernel 1: size 0
kernel_name = _Z15spmv_csr_scalariPKmPKiPKfS4_Pf 
kernel_launch_uid = 1 
gpu_sim_cycle = 2619965
gpu_sim_insn = 15395267
gpu_ipc =       5.8761
gpu_tot_sim_cycle = 2619965
gpu_tot_sim_insn = 15395267
gpu_tot_ipc =       5.8761
gpu_tot_issued_cta = 1784
gpu_occupancy = 19.8932% 
gpu_tot_occupancy = 19.8932% 
max_total_param_size = 0
gpu_stall_dramfull = 862
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.2025
partiton_level_parallism_total  =       0.2025
partiton_level_parallism_util =       2.5188
partiton_level_parallism_util_total  =       2.5188
L2_BW  =       8.8436 GB/Sec
L2_BW_total  =       8.8436 GB/Sec
gpu_total_sim_rate=3757

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 103026, Miss = 24219, Miss_rate = 0.235, Pending_hits = 2151, Reservation_fails = 4661
	L1D_cache_core[1]: Access = 75852, Miss = 24895, Miss_rate = 0.328, Pending_hits = 5040, Reservation_fails = 9089
	L1D_cache_core[2]: Access = 59771, Miss = 19022, Miss_rate = 0.318, Pending_hits = 5195, Reservation_fails = 8700
	L1D_cache_core[3]: Access = 41656, Miss = 15833, Miss_rate = 0.380, Pending_hits = 4274, Reservation_fails = 7424
	L1D_cache_core[4]: Access = 37254, Miss = 12409, Miss_rate = 0.333, Pending_hits = 2534, Reservation_fails = 5845
	L1D_cache_core[5]: Access = 34005, Miss = 14167, Miss_rate = 0.417, Pending_hits = 4659, Reservation_fails = 7865
	L1D_cache_core[6]: Access = 37268, Miss = 17022, Miss_rate = 0.457, Pending_hits = 7014, Reservation_fails = 10764
	L1D_cache_core[7]: Access = 47946, Miss = 15490, Miss_rate = 0.323, Pending_hits = 4440, Reservation_fails = 7049
	L1D_cache_core[8]: Access = 40755, Miss = 16505, Miss_rate = 0.405, Pending_hits = 4851, Reservation_fails = 7891
	L1D_cache_core[9]: Access = 39977, Miss = 15831, Miss_rate = 0.396, Pending_hits = 4539, Reservation_fails = 7205
	L1D_cache_core[10]: Access = 34525, Miss = 12975, Miss_rate = 0.376, Pending_hits = 3597, Reservation_fails = 5881
	L1D_cache_core[11]: Access = 39480, Miss = 17238, Miss_rate = 0.437, Pending_hits = 5700, Reservation_fails = 8822
	L1D_cache_core[12]: Access = 35624, Miss = 14917, Miss_rate = 0.419, Pending_hits = 4893, Reservation_fails = 7796
	L1D_cache_core[13]: Access = 44081, Miss = 15980, Miss_rate = 0.363, Pending_hits = 4973, Reservation_fails = 7877
	L1D_cache_core[14]: Access = 37353, Miss = 16437, Miss_rate = 0.440, Pending_hits = 5789, Reservation_fails = 8940
	L1D_cache_core[15]: Access = 33747, Miss = 13833, Miss_rate = 0.410, Pending_hits = 5258, Reservation_fails = 8167
	L1D_cache_core[16]: Access = 36880, Miss = 15785, Miss_rate = 0.428, Pending_hits = 5514, Reservation_fails = 8619
	L1D_cache_core[17]: Access = 31941, Miss = 11599, Miss_rate = 0.363, Pending_hits = 2870, Reservation_fails = 4911
	L1D_cache_core[18]: Access = 36769, Miss = 16485, Miss_rate = 0.448, Pending_hits = 6161, Reservation_fails = 9476
	L1D_cache_core[19]: Access = 43482, Miss = 19228, Miss_rate = 0.442, Pending_hits = 6631, Reservation_fails = 10799
	L1D_cache_core[20]: Access = 33080, Miss = 11858, Miss_rate = 0.358, Pending_hits = 2867, Reservation_fails = 4955
	L1D_cache_core[21]: Access = 36969, Miss = 16143, Miss_rate = 0.437, Pending_hits = 5446, Reservation_fails = 8607
	L1D_cache_core[22]: Access = 36369, Miss = 15887, Miss_rate = 0.437, Pending_hits = 6534, Reservation_fails = 10583
	L1D_cache_core[23]: Access = 40532, Miss = 18104, Miss_rate = 0.447, Pending_hits = 6495, Reservation_fails = 10022
	L1D_cache_core[24]: Access = 35815, Miss = 15642, Miss_rate = 0.437, Pending_hits = 5470, Reservation_fails = 8818
	L1D_cache_core[25]: Access = 37054, Miss = 14823, Miss_rate = 0.400, Pending_hits = 5007, Reservation_fails = 7888
	L1D_cache_core[26]: Access = 50823, Miss = 15101, Miss_rate = 0.297, Pending_hits = 1818, Reservation_fails = 3461
	L1D_cache_core[27]: Access = 46772, Miss = 14229, Miss_rate = 0.304, Pending_hits = 2379, Reservation_fails = 4422
	L1D_cache_core[28]: Access = 33727, Miss = 15198, Miss_rate = 0.451, Pending_hits = 5204, Reservation_fails = 8439
	L1D_cache_core[29]: Access = 36245, Miss = 12528, Miss_rate = 0.346, Pending_hits = 2459, Reservation_fails = 5568
	L1D_total_cache_accesses = 1278778
	L1D_total_cache_misses = 479383
	L1D_total_cache_miss_rate = 0.3749
	L1D_total_cache_pending_hits = 139762
	L1D_total_cache_reservation_fails = 230544
	L1D_cache_data_port_util = 0.049
	L1D_cache_fill_port_util = 0.035
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 608568
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 139762
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 273560
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 230410
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 199809
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 139762
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 51065
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1492
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 134
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 4522
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1221699
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 57079

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 191941
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 38469
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 134
ctas_completed 1784, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
6954, 1821, 102016, 313, 10434, 980, 12145, 5359, 5146, 427, 2391, 1119, 389, 824, 684, 448, 1308, 1185, 1118, 1576, 1113, 4035, 1074, 1151, 1812, 5852, 499, 607, 545, 424, 457, 503, 
gpgpu_n_tot_thrd_icount = 70617184
gpgpu_n_tot_w_icount = 2206787
gpgpu_n_stall_shd_mem = 170283
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 473369
gpgpu_n_mem_write_global = 57079
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 2353506
gpgpu_n_store_insn = 456626
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2740224
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 124821
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 45462
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:325195	W0_Idle:20731013	W0_Scoreboard:30630921	W1:1255847	W2:256864	W3:113115	W4:62166	W5:38116	W6:26469	W7:17877	W8:11655	W9:8131	W10:5945	W11:3961	W12:2185	W13:1598	W14:1247	W15:714	W16:430	W17:283	W18:232	W19:79	W20:81	W21:84	W22:92	W23:9	W24:9	W25:9	W26:0	W27:9	W28:0	W29:0	W30:0	W31:0	W32:399580
single_issue_nums: WS0:509311	WS1:517343	WS2:649877	WS3:530256	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3786952 {8:473369,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2283160 {40:57079,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 18934760 {40:473369,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 456632 {8:57079,}
maxmflatency = 1885 
max_icnt2mem_latency = 786 
maxmrqlatency = 630 
max_icnt2sh_latency = 141 
averagemflatency = 340 
avg_icnt2mem_latency = 52 
avg_mrq_latency = 12 
avg_icnt2sh_latency = 5 
mrq_lat_table:218202 	8236 	9815 	17730 	35016 	17922 	10120 	5278 	1303 	99 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	198986 	309288 	19395 	2779 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	462651 	54562 	2656 	7643 	2936 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	377089 	54336 	48106 	36356 	13026 	1530 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	2578 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        60        64 
dram[1]:        64        64        64        64        63        64        64        64        64        64        60        49        52        49        47        64 
dram[2]:        64        64        62        64        64        44        43        64        64        64        64        44        64        64        64        52 
dram[3]:        64        64        64        63        46        52        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        63        64        64        64        64        64        64        64        48        60        56        64 
dram[5]:        64        64        64        64        64        63        64        64        64        64        64        64        64        61        64        64 
dram[6]:        64        64        62        64        52        64        64        64        64        64        64        64        52        57        60        64 
dram[7]:        64        64        63        64        62        63        64        64        64        64        64        64        64        60        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        47        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        48        64        52        64        59        64 
dram[10]:        64        64        64        63        56        64        60        64        64        64        64        52        64        64        48        45 
dram[11]:        64        64        63        64        63        64        64        64        64        64        64        64        64        60        49        62 
maximum service time to same row:
dram[0]:    128250    128251   1456527    123186    119282    219462    629204    764301    388381     66393    112701     79418    694035    694035    345693    705401 
dram[1]:    128251    116581    783082    147606    219442    215198    258210    135037    137000    284773     79400     79021    694035    692595    209846    705400 
dram[2]:    106811    128269    123195    144760    219384    219365    146479    898818    197196    219883    124180     77600    694015    826713    831140   1693327 
dram[3]:    128269    128269    783008    143292    219345    219326    762494    808392    112084     62390     79345     79345    828078    557481    680281    885769 
dram[4]:    128269    128269    782971    147460    219325    219306   1166530    191739    281912    169668     79345    124139    829480    828021    531021   1021102 
dram[5]:    114093    101207    147470    147450    219287    219286    123230    629136     45850    214400     79363     79382    829423    692614    538740    436087 
dram[6]:    123147     90026    147487    147485    213283    219267    231494   1168095    239536    141167     79400     79400    829384    692595    768356    347330 
dram[7]:     83459     88764    147498    147508    219247    213264   1437410    898651    264507    131540     79400    110258    829345    829326    346625    616615 
dram[8]:     89403     99121    147505    147504    219227    219208    538737    538739     49452    179245     79400     92917    422850    557518   1423379   1288713 
dram[9]:     90717    108386    147519    147517    219208    219227    763841    358400    116212    156588     79400     84188    829267    557536   1155539    436069 
dram[10]:     84280    124131    147514    147512    219227    219246    538777   1437282    129412    304185     79380     97909    829228    829209    841568    841528 
dram[11]:    121579    123736    147531    124336    219245    219245   1167966    168860    376428    201561     91487     81438    557572    829189   1155391    346943 
average row accesses per activate:
dram[0]:  2.698315  2.744914  2.690184  2.667171  2.393768  2.576220  2.642415  2.676752  2.584235  2.451519  2.593949  2.616129  2.688333  2.673841  2.577812  2.592248 
dram[1]:  2.780411  2.782540  2.767772  2.609212  2.533835  2.420977  2.609642  2.651633  2.623639  2.635647  2.515244  2.574132  2.441791  2.705387  2.487482  2.526866 
dram[2]:  2.714953  2.822764  2.585652  2.655639  2.537065  2.369382  2.606759  2.517804  2.502269  2.681892  2.569401  2.545312  2.672213  2.747856  2.635793  2.538695 
dram[3]:  2.709677  2.827974  2.504249  2.623512  2.467836  2.415827  2.684127  2.732463  2.488166  2.482036  2.537267  2.497703  2.701843  2.657980  2.562883  2.617693 
dram[4]:  2.774245  2.819936  2.709677  2.586156  2.433717  2.505201  2.697263  2.660377  2.369231  2.507418  2.605816  2.553159  2.561129  2.637681  2.645570  2.603101 
dram[5]:  2.695853  2.691132  2.522175  2.569971  2.584098  2.576864  2.544495  2.631083  2.603744  2.512706  2.592000  2.647635  2.697830  2.649180  2.476540  2.661367 
dram[6]:  2.798400  2.759055  2.707242  2.733124  2.426323  2.431655  2.576399  2.597826  2.606532  2.650869  2.729097  2.689482  2.693201  2.582278  2.622257  2.609718 
dram[7]:  2.799358  2.621460  2.691358  2.660634  2.489614  2.549168  2.538003  2.685575  2.543077  2.564885  2.654723  2.725424  2.651540  2.763203  2.613459  2.610329 
dram[8]:  2.711628  2.713405  2.701238  2.631343  2.416193  2.437143  2.599071  2.618462  2.526475  2.464441  2.560630  2.698835  2.668853  2.697020  2.568147  2.578295 
dram[9]:  2.726708  2.633782  2.576523  2.597651  2.496307  2.468116  2.508172  2.597826  2.564341  2.499257  2.590476  2.697020  2.821366  2.739057  2.642072  2.670989 
dram[10]:  2.711420  2.714506  2.578717  2.720313  2.434343  2.406562  2.603125  2.623256  2.455733  2.556923  2.536050  2.548137  2.813589  2.650327  2.602201  2.556391 
dram[11]:  2.617430  2.895868  2.660180  2.720497  2.362117  2.479351  2.602484  2.620155  2.539755  2.615625  2.515244  2.556068  2.608000  2.660131  2.617555  2.571210 
average row locality = 323721/124224 = 2.605946
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1714      1706      1705      1716      1644      1646      1659      1633      1626      1652      1576      1571      1564      1566      1621      1618 
dram[1]:      1711      1705      1703      1708      1640      1637      1630      1657      1643      1630      1597      1582      1585      1558      1634      1638 
dram[2]:      1694      1688      1717      1718      1629      1641      1649      1649      1608      1605      1575      1579      1553      1554      1627      1622 
dram[3]:      1716      1711      1719      1715      1642      1633      1643      1627      1635      1616      1578      1580      1561      1581      1619      1605 
dram[4]:      1698      1706      1715      1708      1644      1640      1627      1644      1650      1644      1563      1604      1586      1588      1618      1628 
dram[5]:      1708      1712      1715      1715      1644      1646      1640      1628      1624      1635      1566      1574      1569      1566      1635      1625 
dram[6]:      1701      1704      1709      1694      1652      1644      1655      1626      1630      1633      1580      1559      1571      1581      1620      1611 
dram[7]:      1696      1713      1697      1717      1633      1640      1656      1611      1609      1637      1579      1554      1584      1571      1619      1616 
dram[8]:      1701      1712      1697      1715      1655      1659      1632      1654      1630      1653      1571      1569      1577      1576      1623      1612 
dram[9]:      1706      1714      1687      1721      1642      1657      1641      1625      1610      1640      1581      1577      1559      1576      1634      1592 
dram[10]:      1709      1711      1722      1694      1642      1640      1618      1645      1648      1622      1567      1587      1566      1573      1604      1645 
dram[11]:      1724      1702      1730      1704      1651      1637      1629      1642      1616      1629      1597      1610      1577      1575      1618      1624 
total dram reads = 314387
bank skew: 1730/1553 = 1.11
chip skew: 26265/26108 = 1.01
number of total write accesses:
dram[0]:       192       192       196       188       184       176       192       192       184       168       212       204       196       196       208       216 
dram[1]:       196       192       196       192       180       192       192       192       176       164       212       200       204       196       220       220 
dram[2]:       196       192       196       192       192       184       192       192       184       156       216       200       212       192       208       204 
dram[3]:       192       192       196       192       184       184       192       192       188       168       224       204       208       204       208       208 
dram[4]:       188       192       196       192       180       184       192       192       176       184       200       212       192       200       216       204 
dram[5]:       188       192       192       192       184       188       188       192       180       184       216       196       188       200       216       196 
dram[6]:       192       192       192       188       176       184       192       188       184       180       208       208       212       204       212       216 
dram[7]:       192       184       188       188       180       180       188       184       176       172       204       216       208       204       204       208 
dram[8]:       192       196       192       192       184       188       188       192       160       180       220       212       204       212       216       204 
dram[9]:       200       192       188       192       192       184       188       192       176       168       204       208       208       204       196       224 
dram[10]:       192       192       188       188       180       188       192       188       176       160       204       216       196       196       204       220 
dram[11]:       192       200       188       192       180       176       188       192       180       180       212       216       212       212       208       220 
total dram writes = 37336
bank skew: 224/156 = 1.44
chip skew: 3148/3076 = 1.02
average mf latency per bank:
dram[0]:        532       536       539       539       530       525       530       514       534       527       514       504       505       511       491       486
dram[1]:        523       514       517       527       531       522       505       519       519       542       491       492       493       496       470       480
dram[2]:        531       526       518       516       518       514       515       511       521       541       495       494       496       498       496       476
dram[3]:        536       547       504       533       513       524       516       521       524       547       482       489       510       502       489       495
dram[4]:        533       521       532       513       532       521       519       511       532       511       511       495       495       493       503       489
dram[5]:        522       517       497       514       520       524       505       511       534       533       497       492       499       504       483       488
dram[6]:        540       535       527       536       516       509       500       503       528       528       492       486       495       497       489       493
dram[7]:        522       541       523       515       521       524       495       509       527       542       481       490       494       487       497       494
dram[8]:        542       518       536       520       526       520       527       509       528       513       494       496       505       483       500       488
dram[9]:        522       531       512       510       515       522       512       516       526       526       499       497       498       493       496       491
dram[10]:        541       534       525       545       516       521       529       510       523       535       497       491       510       499       506       479
dram[11]:        525       532       530       518       505       515       509       511       517       539       481       489       489       496       497       499
maximum mf latency per bank:
dram[0]:       1181      1251      1185      1192      1101      1130      1226      1251      1197      1430       874       929      1067      1022       910      1082
dram[1]:       1009      1143      1229      1241      1259      1294      1284      1299      1569      1726       909      1141      1041       827      1020      1046
dram[2]:       1244      1221      1050      1070      1201      1161      1340      1252      1374      1635       996       921       984       889      1144      1045
dram[3]:       1208      1025      1030      1220      1184      1247      1349      1330      1545      1722       867      1036      1210      1061      1144      1245
dram[4]:       1102      1102      1116      1122      1070      1082      1190      1204      1179      1319       867       890       755       785       913       879
dram[5]:       1006      1234      1207      1232      1219      1241      1254      1275      1561      1772       986      1088       949       996      1258      1260
dram[6]:        952      1136      1215      1177      1096      1133      1237      1244      1370      1572       976       870       905      1029      1105      1105
dram[7]:        928       959      1103      1040      1179      1173      1215      1211      1501      1704       772      1033       904      1123       978      1213
dram[8]:       1282      1303      1313      1308      1093      1041      1265      1302      1313      1415       964       788      1111       936       966      1028
dram[9]:        950       935      1198      1209      1191      1212      1219      1234      1631      1817       945       972      1007       871       980       818
dram[10]:       1093      1345      1238      1205      1137      1141      1350      1223      1736      1885      1296      1016      1037       973      1161      1074
dram[11]:        894      1232      1113      1123      1198      1140      1168      1149      1577      1707      1065       941       863       982      1029      1236

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6718817 n_nop=6669727 n_act=10336 n_pre=10320 n_ref_event=4572360550251980812 n_req=26991 n_rd=26217 n_rd_L2_A=0 n_write=0 n_wr_bk=3096 bw_util=0.01745
n_activity=528959 dram_eff=0.2217
bk0: 1714a 6669203i bk1: 1706a 6668413i bk2: 1705a 6667361i bk3: 1716a 6666006i bk4: 1644a 6665894i bk5: 1646a 6666958i bk6: 1659a 6667557i bk7: 1633a 6668932i bk8: 1626a 6668347i bk9: 1652a 6664313i bk10: 1576a 6670133i bk11: 1571a 6670265i bk12: 1564a 6671296i bk13: 1566a 6671860i bk14: 1621a 6670560i bk15: 1618a 6670745i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.617465
Row_Buffer_Locality_read = 0.627112
Row_Buffer_Locality_write = 0.290698
Bank_Level_Parallism = 2.199660
Bank_Level_Parallism_Col = 1.964693
Bank_Level_Parallism_Ready = 1.326887
write_to_read_ratio_blp_rw_average = 0.118208
GrpLevelPara = 1.449179 

BW Util details:
bwutil = 0.017451 
total_CMD = 6718817 
util_bw = 117252 
Wasted_Col = 175149 
Wasted_Row = 98643 
Idle = 6327773 

BW Util Bottlenecks: 
RCDc_limit = 181751 
RCDWRc_limit = 5096 
WTRc_limit = 18782 
RTWc_limit = 18707 
CCDLc_limit = 17411 
rwq = 0 
CCDLc_limit_alone = 14994 
WTRc_limit_alone = 17656 
RTWc_limit_alone = 17416 

Commands details: 
total_CMD = 6718817 
n_nop = 6669727 
Read = 26217 
Write = 0 
L2_Alloc = 0 
L2_WB = 3096 
n_act = 10336 
n_pre = 10320 
n_ref = 4572360550251980812 
n_req = 26991 
total_req = 29313 

Dual Bus Interface Util: 
issued_total_row = 20656 
issued_total_col = 29313 
Row_Bus_Util =  0.003074 
CoL_Bus_Util = 0.004363 
Either_Row_CoL_Bus_Util = 0.007306 
Issued_on_Two_Bus_Simul_Util = 0.000131 
issued_two_Eff = 0.017906 
queue_avg = 0.138877 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.138877
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6718817 n_nop=6669536 n_act=10406 n_pre=10390 n_ref_event=0 n_req=27039 n_rd=26258 n_rd_L2_A=0 n_write=0 n_wr_bk=3124 bw_util=0.01749
n_activity=524047 dram_eff=0.2243
bk0: 1711a 6669300i bk1: 1705a 6669668i bk2: 1703a 6667432i bk3: 1708a 6665768i bk4: 1640a 6666793i bk5: 1637a 6665548i bk6: 1630a 6668748i bk7: 1657a 6667870i bk8: 1643a 6668884i bk9: 1630a 6667762i bk10: 1597a 6667489i bk11: 1582a 6668566i bk12: 1585a 6668694i bk13: 1558a 6674302i bk14: 1634a 6667444i bk15: 1638a 6669163i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.615518
Row_Buffer_Locality_read = 0.625181
Row_Buffer_Locality_write = 0.290653
Bank_Level_Parallism = 2.223588
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.325321
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.017492 
total_CMD = 6718817 
util_bw = 117528 
Wasted_Col = 173600 
Wasted_Row = 97547 
Idle = 6330142 

BW Util Bottlenecks: 
RCDc_limit = 181237 
RCDWRc_limit = 4994 
WTRc_limit = 18832 
RTWc_limit = 19262 
CCDLc_limit = 18495 
rwq = 0 
CCDLc_limit_alone = 15776 
WTRc_limit_alone = 17594 
RTWc_limit_alone = 17781 

Commands details: 
total_CMD = 6718817 
n_nop = 6669536 
Read = 26258 
Write = 0 
L2_Alloc = 0 
L2_WB = 3124 
n_act = 10406 
n_pre = 10390 
n_ref = 0 
n_req = 27039 
total_req = 29382 

Dual Bus Interface Util: 
issued_total_row = 20796 
issued_total_col = 29382 
Row_Bus_Util =  0.003095 
CoL_Bus_Util = 0.004373 
Either_Row_CoL_Bus_Util = 0.007335 
Issued_on_Two_Bus_Simul_Util = 0.000134 
issued_two_Eff = 0.018202 
queue_avg = 0.138748 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.138748
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6718817 n_nop=6669780 n_act=10341 n_pre=10325 n_ref_event=0 n_req=26885 n_rd=26108 n_rd_L2_A=0 n_write=0 n_wr_bk=3108 bw_util=0.01739
n_activity=522283 dram_eff=0.2238
bk0: 1694a 6669635i bk1: 1688a 6672641i bk2: 1717a 6666473i bk3: 1718a 6666544i bk4: 1629a 6668407i bk5: 1641a 6665018i bk6: 1649a 6667434i bk7: 1649a 6666020i bk8: 1608a 6667843i bk9: 1605a 6669879i bk10: 1575a 6669998i bk11: 1579a 6669801i bk12: 1553a 6673443i bk13: 1554a 6675194i bk14: 1627a 6669326i bk15: 1622a 6669595i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.615734
Row_Buffer_Locality_read = 0.625555
Row_Buffer_Locality_write = 0.285714
Bank_Level_Parallism = 2.192410
Bank_Level_Parallism_Col = 1.706743
Bank_Level_Parallism_Ready = 1.351002
write_to_read_ratio_blp_rw_average = 0.125287
GrpLevelPara = 1.457371 

BW Util details:
bwutil = 0.017394 
total_CMD = 6718817 
util_bw = 116864 
Wasted_Col = 174588 
Wasted_Row = 96443 
Idle = 6330922 

BW Util Bottlenecks: 
RCDc_limit = 181873 
RCDWRc_limit = 5049 
WTRc_limit = 19362 
RTWc_limit = 19961 
CCDLc_limit = 18585 
rwq = 0 
CCDLc_limit_alone = 15691 
WTRc_limit_alone = 18103 
RTWc_limit_alone = 18326 

Commands details: 
total_CMD = 6718817 
n_nop = 6669780 
Read = 26108 
Write = 0 
L2_Alloc = 0 
L2_WB = 3108 
n_act = 10341 
n_pre = 10325 
n_ref = 0 
n_req = 26885 
total_req = 29216 

Dual Bus Interface Util: 
issued_total_row = 20666 
issued_total_col = 29216 
Row_Bus_Util =  0.003076 
CoL_Bus_Util = 0.004348 
Either_Row_CoL_Bus_Util = 0.007298 
Issued_on_Two_Bus_Simul_Util = 0.000126 
issued_two_Eff = 0.017232 
queue_avg = 0.132048 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.132048
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6718817 n_nop=6669646 n_act=10420 n_pre=10404 n_ref_event=0 n_req=26965 n_rd=26181 n_rd_L2_A=0 n_write=0 n_wr_bk=3136 bw_util=0.01745
n_activity=530565 dram_eff=0.221
bk0: 1716a 6667781i bk1: 1711a 6670127i bk2: 1719a 6665092i bk3: 1715a 6666828i bk4: 1642a 6666265i bk5: 1633a 6664240i bk6: 1643a 6669515i bk7: 1627a 6670797i bk8: 1635a 6666728i bk9: 1616a 6666433i bk10: 1578a 6669393i bk11: 1580a 6669262i bk12: 1561a 6673704i bk13: 1581a 6672303i bk14: 1619a 6669945i bk15: 1605a 6670081i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.613944
Row_Buffer_Locality_read = 0.624346
Row_Buffer_Locality_write = 0.266582
Bank_Level_Parallism = 2.186057
Bank_Level_Parallism_Col = 1.679899
Bank_Level_Parallism_Ready = 1.328038
write_to_read_ratio_blp_rw_average = 0.124871
GrpLevelPara = 1.450616 

BW Util details:
bwutil = 0.017454 
total_CMD = 6718817 
util_bw = 117268 
Wasted_Col = 175938 
Wasted_Row = 99988 
Idle = 6325623 

BW Util Bottlenecks: 
RCDc_limit = 183021 
RCDWRc_limit = 5140 
WTRc_limit = 18192 
RTWc_limit = 19354 
CCDLc_limit = 17498 
rwq = 0 
CCDLc_limit_alone = 14942 
WTRc_limit_alone = 17017 
RTWc_limit_alone = 17973 

Commands details: 
total_CMD = 6718817 
n_nop = 6669646 
Read = 26181 
Write = 0 
L2_Alloc = 0 
L2_WB = 3136 
n_act = 10420 
n_pre = 10404 
n_ref = 0 
n_req = 26965 
total_req = 29317 

Dual Bus Interface Util: 
issued_total_row = 20824 
issued_total_col = 29317 
Row_Bus_Util =  0.003099 
CoL_Bus_Util = 0.004363 
Either_Row_CoL_Bus_Util = 0.007318 
Issued_on_Two_Bus_Simul_Util = 0.000144 
issued_two_Eff = 0.019727 
queue_avg = 0.134969 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.134969
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6718817 n_nop=6669449 n_act=10408 n_pre=10392 n_ref_event=0 n_req=27038 n_rd=26263 n_rd_L2_A=0 n_write=0 n_wr_bk=3100 bw_util=0.01748
n_activity=525572 dram_eff=0.2235
bk0: 1698a 6669535i bk1: 1706a 6670508i bk2: 1715a 6668054i bk3: 1708a 6665296i bk4: 1644a 6666718i bk5: 1640a 6666900i bk6: 1627a 6670873i bk7: 1644a 6669650i bk8: 1650a 6665931i bk9: 1644a 6667637i bk10: 1563a 6673440i bk11: 1604a 6668969i bk12: 1586a 6672565i bk13: 1588a 6672018i bk14: 1618a 6669822i bk15: 1628a 6670507i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.615430
Row_Buffer_Locality_read = 0.624910
Row_Buffer_Locality_write = 0.294194
Bank_Level_Parallism = 2.183517
Bank_Level_Parallism_Col = 1.699273
Bank_Level_Parallism_Ready = 1.343486
write_to_read_ratio_blp_rw_average = 0.126912
GrpLevelPara = 1.462867 

BW Util details:
bwutil = 0.017481 
total_CMD = 6718817 
util_bw = 117452 
Wasted_Col = 174610 
Wasted_Row = 96643 
Idle = 6330112 

BW Util Bottlenecks: 
RCDc_limit = 181726 
RCDWRc_limit = 5001 
WTRc_limit = 19181 
RTWc_limit = 19705 
CCDLc_limit = 18161 
rwq = 0 
CCDLc_limit_alone = 15504 
WTRc_limit_alone = 17877 
RTWc_limit_alone = 18352 

Commands details: 
total_CMD = 6718817 
n_nop = 6669449 
Read = 26263 
Write = 0 
L2_Alloc = 0 
L2_WB = 3100 
n_act = 10408 
n_pre = 10392 
n_ref = 0 
n_req = 27038 
total_req = 29363 

Dual Bus Interface Util: 
issued_total_row = 20800 
issued_total_col = 29363 
Row_Bus_Util =  0.003096 
CoL_Bus_Util = 0.004370 
Either_Row_CoL_Bus_Util = 0.007348 
Issued_on_Two_Bus_Simul_Util = 0.000118 
issued_two_Eff = 0.016104 
queue_avg = 0.130728 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.130728
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6718817 n_nop=6669681 n_act=10379 n_pre=10363 n_ref_event=0 n_req=26975 n_rd=26202 n_rd_L2_A=0 n_write=0 n_wr_bk=3092 bw_util=0.01744
n_activity=519512 dram_eff=0.2256
bk0: 1708a 6669099i bk1: 1712a 6668905i bk2: 1715a 6665598i bk3: 1715a 6666257i bk4: 1644a 6668760i bk5: 1646a 6668357i bk6: 1640a 6667330i bk7: 1628a 6669176i bk8: 1624a 6668614i bk9: 1635a 6667512i bk10: 1566a 6670024i bk11: 1574a 6671599i bk12: 1569a 6673701i bk13: 1566a 6673662i bk14: 1635a 6668266i bk15: 1625a 6670915i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.615607
Row_Buffer_Locality_read = 0.625792
Row_Buffer_Locality_write = 0.270375
Bank_Level_Parallism = 2.190609
Bank_Level_Parallism_Col = 1.704451
Bank_Level_Parallism_Ready = 1.353580
write_to_read_ratio_blp_rw_average = 0.117823
GrpLevelPara = 1.463715 

BW Util details:
bwutil = 0.017440 
total_CMD = 6718817 
util_bw = 117176 
Wasted_Col = 173821 
Wasted_Row = 96294 
Idle = 6331526 

BW Util Bottlenecks: 
RCDc_limit = 181311 
RCDWRc_limit = 5125 
WTRc_limit = 19457 
RTWc_limit = 18636 
CCDLc_limit = 17949 
rwq = 0 
CCDLc_limit_alone = 15419 
WTRc_limit_alone = 18245 
RTWc_limit_alone = 17318 

Commands details: 
total_CMD = 6718817 
n_nop = 6669681 
Read = 26202 
Write = 0 
L2_Alloc = 0 
L2_WB = 3092 
n_act = 10379 
n_pre = 10363 
n_ref = 0 
n_req = 26975 
total_req = 29294 

Dual Bus Interface Util: 
issued_total_row = 20742 
issued_total_col = 29294 
Row_Bus_Util =  0.003087 
CoL_Bus_Util = 0.004360 
Either_Row_CoL_Bus_Util = 0.007313 
Issued_on_Two_Bus_Simul_Util = 0.000134 
issued_two_Eff = 0.018317 
queue_avg = 0.127372 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.127372
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6718817 n_nop=6669912 n_act=10239 n_pre=10223 n_ref_event=0 n_req=26952 n_rd=26170 n_rd_L2_A=0 n_write=0 n_wr_bk=3128 bw_util=0.01744
n_activity=517923 dram_eff=0.2263
bk0: 1701a 6669584i bk1: 1704a 6669082i bk2: 1709a 6668853i bk3: 1694a 6668153i bk4: 1652a 6667170i bk5: 1644a 6666235i bk6: 1655a 6668739i bk7: 1626a 6668731i bk8: 1630a 6668248i bk9: 1633a 6668156i bk10: 1580a 6671590i bk11: 1559a 6673609i bk12: 1571a 6672898i bk13: 1581a 6670920i bk14: 1620a 6669862i bk15: 1611a 6669873i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.620473
Row_Buffer_Locality_read = 0.630225
Row_Buffer_Locality_write = 0.294118
Bank_Level_Parallism = 2.184742
Bank_Level_Parallism_Col = 1.716054
Bank_Level_Parallism_Ready = 1.365913
write_to_read_ratio_blp_rw_average = 0.121572
GrpLevelPara = 1.469490 

BW Util details:
bwutil = 0.017442 
total_CMD = 6718817 
util_bw = 117192 
Wasted_Col = 172646 
Wasted_Row = 96981 
Idle = 6331998 

BW Util Bottlenecks: 
RCDc_limit = 178612 
RCDWRc_limit = 4991 
WTRc_limit = 20215 
RTWc_limit = 19133 
CCDLc_limit = 18038 
rwq = 0 
CCDLc_limit_alone = 15468 
WTRc_limit_alone = 18935 
RTWc_limit_alone = 17843 

Commands details: 
total_CMD = 6718817 
n_nop = 6669912 
Read = 26170 
Write = 0 
L2_Alloc = 0 
L2_WB = 3128 
n_act = 10239 
n_pre = 10223 
n_ref = 0 
n_req = 26952 
total_req = 29298 

Dual Bus Interface Util: 
issued_total_row = 20462 
issued_total_col = 29298 
Row_Bus_Util =  0.003045 
CoL_Bus_Util = 0.004361 
Either_Row_CoL_Bus_Util = 0.007279 
Issued_on_Two_Bus_Simul_Util = 0.000127 
issued_two_Eff = 0.017483 
queue_avg = 0.130916 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.130916
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6718817 n_nop=6670012 n_act=10229 n_pre=10213 n_ref_event=0 n_req=26901 n_rd=26132 n_rd_L2_A=0 n_write=0 n_wr_bk=3076 bw_util=0.01739
n_activity=519806 dram_eff=0.2248
bk0: 1696a 6669023i bk1: 1713a 6667690i bk2: 1697a 6667464i bk3: 1717a 6666455i bk4: 1633a 6666590i bk5: 1640a 6667027i bk6: 1656a 6668789i bk7: 1611a 6671288i bk8: 1609a 6668760i bk9: 1637a 6667001i bk10: 1579a 6671970i bk11: 1554a 6672898i bk12: 1584a 6671276i bk13: 1571a 6673444i bk14: 1619a 6670688i bk15: 1616a 6671662i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.620126
Row_Buffer_Locality_read = 0.629420
Row_Buffer_Locality_write = 0.304291
Bank_Level_Parallism = 2.187304
Bank_Level_Parallism_Col = 1.702893
Bank_Level_Parallism_Ready = 1.348281
write_to_read_ratio_blp_rw_average = 0.124885
GrpLevelPara = 1.467072 

BW Util details:
bwutil = 0.017389 
total_CMD = 6718817 
util_bw = 116832 
Wasted_Col = 172947 
Wasted_Row = 96630 
Idle = 6332408 

BW Util Bottlenecks: 
RCDc_limit = 179739 
RCDWRc_limit = 4723 
WTRc_limit = 19593 
RTWc_limit = 19547 
CCDLc_limit = 17498 
rwq = 0 
CCDLc_limit_alone = 14810 
WTRc_limit_alone = 18261 
RTWc_limit_alone = 18191 

Commands details: 
total_CMD = 6718817 
n_nop = 6670012 
Read = 26132 
Write = 0 
L2_Alloc = 0 
L2_WB = 3076 
n_act = 10229 
n_pre = 10213 
n_ref = 0 
n_req = 26901 
total_req = 29208 

Dual Bus Interface Util: 
issued_total_row = 20442 
issued_total_col = 29208 
Row_Bus_Util =  0.003043 
CoL_Bus_Util = 0.004347 
Either_Row_CoL_Bus_Util = 0.007264 
Issued_on_Two_Bus_Simul_Util = 0.000126 
issued_two_Eff = 0.017314 
queue_avg = 0.127963 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.127963
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6718817 n_nop=6669454 n_act=10418 n_pre=10402 n_ref_event=0 n_req=27019 n_rd=26236 n_rd_L2_A=0 n_write=0 n_wr_bk=3132 bw_util=0.01748
n_activity=530436 dram_eff=0.2215
bk0: 1701a 6670293i bk1: 1712a 6668849i bk2: 1697a 6669708i bk3: 1715a 6667336i bk4: 1655a 6666399i bk5: 1659a 6667078i bk6: 1632a 6669190i bk7: 1654a 6667975i bk8: 1630a 6669125i bk9: 1653a 6667129i bk10: 1571a 6672109i bk11: 1569a 6673165i bk12: 1577a 6673895i bk13: 1576a 6673339i bk14: 1623a 6671407i bk15: 1612a 6672160i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.614790
Row_Buffer_Locality_read = 0.624867
Row_Buffer_Locality_write = 0.277139
Bank_Level_Parallism = 2.136811
Bank_Level_Parallism_Col = 1.669917
Bank_Level_Parallism_Ready = 1.316179
write_to_read_ratio_blp_rw_average = 0.121501
GrpLevelPara = 1.444222 

BW Util details:
bwutil = 0.017484 
total_CMD = 6718817 
util_bw = 117472 
Wasted_Col = 175664 
Wasted_Row = 99346 
Idle = 6326335 

BW Util Bottlenecks: 
RCDc_limit = 183055 
RCDWRc_limit = 5103 
WTRc_limit = 19342 
RTWc_limit = 18818 
CCDLc_limit = 17249 
rwq = 0 
CCDLc_limit_alone = 14831 
WTRc_limit_alone = 18076 
RTWc_limit_alone = 17666 

Commands details: 
total_CMD = 6718817 
n_nop = 6669454 
Read = 26236 
Write = 0 
L2_Alloc = 0 
L2_WB = 3132 
n_act = 10418 
n_pre = 10402 
n_ref = 0 
n_req = 27019 
total_req = 29368 

Dual Bus Interface Util: 
issued_total_row = 20820 
issued_total_col = 29368 
Row_Bus_Util =  0.003099 
CoL_Bus_Util = 0.004371 
Either_Row_CoL_Bus_Util = 0.007347 
Issued_on_Two_Bus_Simul_Util = 0.000123 
issued_two_Eff = 0.016713 
queue_avg = 0.124421 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.124421
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6718817 n_nop=6669702 n_act=10332 n_pre=10316 n_ref_event=0 n_req=26941 n_rd=26162 n_rd_L2_A=0 n_write=0 n_wr_bk=3116 bw_util=0.01743
n_activity=521857 dram_eff=0.2244
bk0: 1706a 6669747i bk1: 1714a 6668634i bk2: 1687a 6668131i bk3: 1721a 6667600i bk4: 1642a 6667752i bk5: 1657a 6665975i bk6: 1641a 6667278i bk7: 1625a 6669157i bk8: 1610a 6669864i bk9: 1640a 6668004i bk10: 1581a 6670855i bk11: 1577a 6672477i bk12: 1559a 6676063i bk13: 1576a 6673427i bk14: 1634a 6670147i bk15: 1592a 6671584i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.616866
Row_Buffer_Locality_read = 0.627093
Row_Buffer_Locality_write = 0.273427
Bank_Level_Parallism = 2.160087
Bank_Level_Parallism_Col = 1.710134
Bank_Level_Parallism_Ready = 1.348949
write_to_read_ratio_blp_rw_average = 0.124831
GrpLevelPara = 1.462247 

BW Util details:
bwutil = 0.017430 
total_CMD = 6718817 
util_bw = 117112 
Wasted_Col = 175169 
Wasted_Row = 96817 
Idle = 6329719 

BW Util Bottlenecks: 
RCDc_limit = 181617 
RCDWRc_limit = 5132 
WTRc_limit = 18598 
RTWc_limit = 20160 
CCDLc_limit = 18137 
rwq = 0 
CCDLc_limit_alone = 15464 
WTRc_limit_alone = 17393 
RTWc_limit_alone = 18692 

Commands details: 
total_CMD = 6718817 
n_nop = 6669702 
Read = 26162 
Write = 0 
L2_Alloc = 0 
L2_WB = 3116 
n_act = 10332 
n_pre = 10316 
n_ref = 0 
n_req = 26941 
total_req = 29278 

Dual Bus Interface Util: 
issued_total_row = 20648 
issued_total_col = 29278 
Row_Bus_Util =  0.003073 
CoL_Bus_Util = 0.004358 
Either_Row_CoL_Bus_Util = 0.007310 
Issued_on_Two_Bus_Simul_Util = 0.000121 
issued_two_Eff = 0.016512 
queue_avg = 0.126011 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.126011
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6718817 n_nop=6669523 n_act=10419 n_pre=10403 n_ref_event=0 n_req=26963 n_rd=26193 n_rd_L2_A=0 n_write=0 n_wr_bk=3080 bw_util=0.01743
n_activity=525243 dram_eff=0.2229
bk0: 1709a 6669561i bk1: 1711a 6669538i bk2: 1722a 6664856i bk3: 1694a 6667936i bk4: 1642a 6666780i bk5: 1640a 6665471i bk6: 1618a 6669603i bk7: 1645a 6669420i bk8: 1648a 6666116i bk9: 1622a 6669782i bk10: 1567a 6670085i bk11: 1587a 6671300i bk12: 1566a 6675635i bk13: 1573a 6674423i bk14: 1604a 6672284i bk15: 1645a 6669445i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.613952
Row_Buffer_Locality_read = 0.623678
Row_Buffer_Locality_write = 0.283117
Bank_Level_Parallism = 2.157334
Bank_Level_Parallism_Col = 1.696764
Bank_Level_Parallism_Ready = 1.353585
write_to_read_ratio_blp_rw_average = 0.117821
GrpLevelPara = 1.448585 

BW Util details:
bwutil = 0.017427 
total_CMD = 6718817 
util_bw = 117092 
Wasted_Col = 175968 
Wasted_Row = 98370 
Idle = 6327387 

BW Util Bottlenecks: 
RCDc_limit = 182827 
RCDWRc_limit = 4867 
WTRc_limit = 19287 
RTWc_limit = 18618 
CCDLc_limit = 18471 
rwq = 0 
CCDLc_limit_alone = 15751 
WTRc_limit_alone = 18030 
RTWc_limit_alone = 17155 

Commands details: 
total_CMD = 6718817 
n_nop = 6669523 
Read = 26193 
Write = 0 
L2_Alloc = 0 
L2_WB = 3080 
n_act = 10419 
n_pre = 10403 
n_ref = 0 
n_req = 26963 
total_req = 29273 

Dual Bus Interface Util: 
issued_total_row = 20822 
issued_total_col = 29273 
Row_Bus_Util =  0.003099 
CoL_Bus_Util = 0.004357 
Either_Row_CoL_Bus_Util = 0.007337 
Issued_on_Two_Bus_Simul_Util = 0.000119 
issued_two_Eff = 0.016249 
queue_avg = 0.133572 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.133572
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6718817 n_nop=6669369 n_act=10418 n_pre=10402 n_ref_event=0 n_req=27052 n_rd=26265 n_rd_L2_A=0 n_write=0 n_wr_bk=3148 bw_util=0.01751
n_activity=528566 dram_eff=0.2226
bk0: 1724a 6667147i bk1: 1702a 6671525i bk2: 1730a 6668553i bk3: 1704a 6667802i bk4: 1651a 6666242i bk5: 1637a 6667541i bk6: 1629a 6669421i bk7: 1642a 6669141i bk8: 1616a 6669001i bk9: 1629a 6668932i bk10: 1597a 6670996i bk11: 1610a 6669119i bk12: 1577a 6673120i bk13: 1575a 6672511i bk14: 1618a 6670961i bk15: 1624a 6669993i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.615260
Row_Buffer_Locality_read = 0.625357
Row_Buffer_Locality_write = 0.278272
Bank_Level_Parallism = 2.143130
Bank_Level_Parallism_Col = 1.700348
Bank_Level_Parallism_Ready = 1.354639
write_to_read_ratio_blp_rw_average = 0.116694
GrpLevelPara = 1.462372 

BW Util details:
bwutil = 0.017511 
total_CMD = 6718817 
util_bw = 117652 
Wasted_Col = 176236 
Wasted_Row = 99983 
Idle = 6324946 

BW Util Bottlenecks: 
RCDc_limit = 183182 
RCDWRc_limit = 5226 
WTRc_limit = 20251 
RTWc_limit = 18194 
CCDLc_limit = 16963 
rwq = 0 
CCDLc_limit_alone = 14401 
WTRc_limit_alone = 18960 
RTWc_limit_alone = 16923 

Commands details: 
total_CMD = 6718817 
n_nop = 6669369 
Read = 26265 
Write = 0 
L2_Alloc = 0 
L2_WB = 3148 
n_act = 10418 
n_pre = 10402 
n_ref = 0 
n_req = 27052 
total_req = 29413 

Dual Bus Interface Util: 
issued_total_row = 20820 
issued_total_col = 29413 
Row_Bus_Util =  0.003099 
CoL_Bus_Util = 0.004378 
Either_Row_CoL_Bus_Util = 0.007360 
Issued_on_Two_Bus_Simul_Util = 0.000117 
issued_two_Eff = 0.015875 
queue_avg = 0.128327 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.128327

========= L2 cache stats =========
L2_cache_bank[0]: Access = 22635, Miss = 13157, Miss_rate = 0.581, Pending_hits = 552, Reservation_fails = 0
L2_cache_bank[1]: Access = 22264, Miss = 13156, Miss_rate = 0.591, Pending_hits = 119, Reservation_fails = 0
L2_cache_bank[2]: Access = 21881, Miss = 13231, Miss_rate = 0.605, Pending_hits = 114, Reservation_fails = 0
L2_cache_bank[3]: Access = 22125, Miss = 13180, Miss_rate = 0.596, Pending_hits = 109, Reservation_fails = 0
L2_cache_bank[4]: Access = 22089, Miss = 13122, Miss_rate = 0.594, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[5]: Access = 21791, Miss = 13104, Miss_rate = 0.601, Pending_hits = 124, Reservation_fails = 0
L2_cache_bank[6]: Access = 21924, Miss = 13157, Miss_rate = 0.600, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[7]: Access = 22219, Miss = 13113, Miss_rate = 0.590, Pending_hits = 134, Reservation_fails = 100
L2_cache_bank[8]: Access = 22615, Miss = 13149, Miss_rate = 0.581, Pending_hits = 509, Reservation_fails = 0
L2_cache_bank[9]: Access = 22070, Miss = 13204, Miss_rate = 0.598, Pending_hits = 127, Reservation_fails = 0
L2_cache_bank[10]: Access = 21943, Miss = 13154, Miss_rate = 0.599, Pending_hits = 119, Reservation_fails = 90
L2_cache_bank[11]: Access = 22025, Miss = 13165, Miss_rate = 0.598, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[12]: Access = 22152, Miss = 13182, Miss_rate = 0.595, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[13]: Access = 21892, Miss = 13090, Miss_rate = 0.598, Pending_hits = 128, Reservation_fails = 0
L2_cache_bank[14]: Access = 21835, Miss = 13121, Miss_rate = 0.601, Pending_hits = 136, Reservation_fails = 94
L2_cache_bank[15]: Access = 21871, Miss = 13100, Miss_rate = 0.599, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[16]: Access = 22562, Miss = 13135, Miss_rate = 0.582, Pending_hits = 557, Reservation_fails = 0
L2_cache_bank[17]: Access = 22049, Miss = 13190, Miss_rate = 0.598, Pending_hits = 120, Reservation_fails = 0
L2_cache_bank[18]: Access = 22072, Miss = 13134, Miss_rate = 0.595, Pending_hits = 124, Reservation_fails = 0
L2_cache_bank[19]: Access = 22221, Miss = 13149, Miss_rate = 0.592, Pending_hits = 120, Reservation_fails = 0
L2_cache_bank[20]: Access = 22231, Miss = 13138, Miss_rate = 0.591, Pending_hits = 130, Reservation_fails = 28
L2_cache_bank[21]: Access = 22046, Miss = 13179, Miss_rate = 0.598, Pending_hits = 131, Reservation_fails = 0
L2_cache_bank[22]: Access = 21941, Miss = 13184, Miss_rate = 0.601, Pending_hits = 125, Reservation_fails = 0
L2_cache_bank[23]: Access = 21995, Miss = 13143, Miss_rate = 0.598, Pending_hits = 129, Reservation_fails = 0
L2_total_cache_accesses = 530448
L2_total_cache_misses = 315637
L2_total_cache_miss_rate = 0.5950
L2_total_cache_pending_hits = 4312
L2_total_cache_reservation_fails = 312
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 154670
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4312
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 85184
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 312
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 229203
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 4312
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 55829
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 301
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 949
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 473369
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 57079
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 312
L2_cache_data_port_util = 0.003
L2_cache_fill_port_util = 0.005

icnt_total_pkts_mem_to_simt=530448
icnt_total_pkts_simt_to_mem=530448
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 530448
Req_Network_cycles = 2619965
Req_Network_injected_packets_per_cycle =       0.2025 
Req_Network_conflicts_per_cycle =       0.0219
Req_Network_conflicts_per_cycle_util =       0.2723
Req_Bank_Level_Parallism =       2.5188
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0555
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0089

Reply_Network_injected_packets_num = 530448
Reply_Network_cycles = 2619965
Reply_Network_injected_packets_per_cycle =        0.2025
Reply_Network_conflicts_per_cycle =        0.2340
Reply_Network_conflicts_per_cycle_util =       2.9054
Reply_Bank_Level_Parallism =       2.5142
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0318
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0067
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 8 min, 17 sec (4097 sec)
gpgpu_simulation_rate = 3757 (inst/sec)
gpgpu_simulation_rate = 639 (cycle/sec)
gpgpu_silicon_slowdown = 2136150x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
	runtime [cuda_base] = 4095160.8900 ms (  0.00 GFLOP/s   0.0 GB/s) [L2 error 12.616540]
Verifying...
	runtime [serial] = 10.465000 ms.
Total element = 456626, || elements whose err <= %0.1 = 0 || elements whose 0.1 < err  <= %1 = 0 || elements whose %1 < err <= %5 = 7 || elements whose %5 < err <= %10 = 12 || elements whose %10 < err = 1957 || total err Element = 1976
	[max error  0.999949, and ]
POSSIBLE FAILURE
GPGPU-Sim: *** exit detected ***
