// Seed: 1808253248
module module_0 (
    input wand id_0,
    input wire id_1,
    input tri0 id_2
);
  always @(id_1) if (1) id_4 <= 1 == 1;
  wire id_5, id_6;
endmodule
module module_1 (
    output uwire id_0,
    output uwire id_1,
    input supply1 id_2,
    input wire id_3,
    input supply1 id_4,
    output supply0 id_5,
    input supply0 id_6,
    output tri id_7,
    input tri id_8,
    input tri0 id_9,
    output tri1 id_10,
    output logic id_11
);
  task id_13;
    id_11 <= 1'b0;
  endtask
  tri0 id_14, id_15, id_16, id_17, id_18, id_19, id_20, id_21 = 1;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2
  );
  assign modCall_1.id_1 = 0;
  assign id_11 = (1);
endmodule
