$date
	Wed Dec 31 17:03:07 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_main $end
$var wire 1 ! sel_DR2 $end
$var wire 1 " sel_DR1 $end
$var wire 1 # sel_B $end
$var wire 3 $ sel_A [2:0] $end
$var wire 4 % outr [3:0] $end
$var wire 2 & T [1:0] $end
$var wire 1 ' LD_outr $end
$var wire 1 ( LD_R3 $end
$var wire 1 ) LD_R2 $end
$var wire 1 * LD_R1 $end
$var wire 1 + LD_DR2 $end
$var wire 1 , LD_DR1 $end
$var wire 1 - LD_AC $end
$var reg 1 . E $end
$var reg 1 / clk $end
$var reg 1 0 rst $end
$scope module uut $end
$var wire 1 . E $end
$var wire 1 / clk $end
$var wire 1 0 rst $end
$var wire 1 ! sel_DR2 $end
$var wire 1 " sel_DR1 $end
$var wire 1 # sel_B $end
$var wire 3 1 sel_A [2:0] $end
$var wire 4 2 outr [3:0] $end
$var wire 2 3 T [1:0] $end
$var wire 1 ' LD_outr $end
$var wire 1 ( LD_R3 $end
$var wire 1 ) LD_R2 $end
$var wire 1 * LD_R1 $end
$var wire 1 + LD_DR2 $end
$var wire 1 , LD_DR1 $end
$var wire 1 - LD_AC $end
$scope module cu_inst $end
$var wire 1 . E $end
$var wire 2 4 T [1:0] $end
$var reg 1 - LD_AC $end
$var reg 1 , LD_DR1 $end
$var reg 1 + LD_DR2 $end
$var reg 1 * LD_R1 $end
$var reg 1 ) LD_R2 $end
$var reg 1 ( LD_R3 $end
$var reg 1 ' LD_outr $end
$var reg 3 5 sel_A [2:0] $end
$var reg 1 # sel_B $end
$var reg 1 " sel_DR1 $end
$var reg 1 ! sel_DR2 $end
$upscope $end
$scope module dp_inst $end
$var wire 4 6 B2 [3:0] $end
$var wire 1 . E $end
$var wire 1 - LD_AC $end
$var wire 1 , LD_DR1 $end
$var wire 1 + LD_DR2 $end
$var wire 1 * LD_R1 $end
$var wire 1 ) LD_R2 $end
$var wire 1 ( LD_R3 $end
$var wire 1 ' LD_outr $end
$var wire 1 / clk $end
$var wire 1 0 rst $end
$var wire 3 7 sel_A [2:0] $end
$var wire 1 # sel_B $end
$var wire 4 8 B1 [3:0] $end
$var wire 4 9 ALU_out [3:0] $end
$var reg 4 : AC [3:0] $end
$var reg 4 ; DR1 [3:0] $end
$var reg 4 < DR2 [3:0] $end
$var reg 4 = R1 [3:0] $end
$var reg 4 > R2 [3:0] $end
$var reg 4 ? R3 [3:0] $end
$var reg 4 @ outr [3:0] $end
$upscope $end
$scope module sequence_inst $end
$var wire 1 . E $end
$var wire 1 / clk $end
$var wire 1 0 rst $end
$var reg 1 A E_prev $end
$var reg 2 B T [1:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx B
xA
bx @
bx ?
bx >
bx =
bx <
bx ;
bx :
bx 9
bx 8
b0 7
bx 6
b0 5
bx 4
bx 3
bx 2
b0 1
10
0/
0.
0-
0,
0+
0*
0)
0(
0'
bx &
bx %
b0 $
0#
x"
x!
$end
#5000
1+
1,
1#
b0 8
0A
b0 &
b0 3
b0 4
b0 B
b0 %
b0 2
b0 @
b0 :
b0 9
b0 <
b0 ;
b0 ?
b0 6
b0 >
b0 =
1/
#10000
0/
#15000
1/
#20000
b11 8
0/
b101 6
b101 >
b11 =
00
#25000
b101 8
1-
1*
b1 $
b1 1
b1 5
b1 7
0+
0,
0#
b1 &
b1 3
b1 4
b1 B
b101 <
b1000 9
b11 ;
1/
#30000
0/
#35000
b1000 8
1(
0-
0*
b11 $
b11 1
b11 5
b11 7
b101 =
b1000 :
b10 &
b10 3
b10 4
b10 B
1/
#40000
0/
#45000
1)
0(
b10 $
b10 1
b10 5
b10 7
b11 &
b11 3
b11 4
b11 B
b1000 ?
1/
#50000
0/
#55000
b101 8
1+
1,
1#
0)
b0 $
b0 1
b0 5
b0 7
b1000 6
b1000 >
b0 &
b0 3
b0 4
b0 B
1/
#60000
0/
#65000
b1000 8
1-
1*
b1 $
b1 1
b1 5
b1 7
0+
0,
0#
b1 &
b1 3
b1 4
b1 B
b1000 <
b1101 9
b101 ;
1/
#70000
0/
#75000
b1101 8
1(
0-
0*
b11 $
b11 1
b11 5
b11 7
b1000 =
b1101 :
b10 &
b10 3
b10 4
b10 B
1/
#80000
0/
#85000
1)
0(
b10 $
b10 1
b10 5
b10 7
b11 &
b11 3
b11 4
b11 B
b1101 ?
1/
#90000
b1000 8
1'
0)
b0 $
b0 1
b0 5
b0 7
0/
1.
#95000
b1000 %
b1000 2
b1000 @
1A
1/
#100000
0/
#105000
1/
#110000
0/
#115000
1/
#120000
0/
#125000
1/
#130000
b1101 8
1)
b10 $
b10 1
b10 5
b10 7
0'
0/
0.
#135000
b1000 8
1+
1,
1#
0)
b0 $
b0 1
b0 5
b0 7
b1101 6
b1101 >
0A
b0 &
b0 3
b0 4
b0 B
1/
#140000
0/
#145000
b1101 8
1-
1*
b1 $
b1 1
b1 5
b1 7
0+
0,
0#
b1 &
b1 3
b1 4
b1 B
b1101 <
b101 9
b1000 ;
1/
#150000
0/
#155000
b101 8
1(
0-
0*
b11 $
b11 1
b11 5
b11 7
b1101 =
b101 :
b10 &
b10 3
b10 4
b10 B
1/
#160000
0/
#165000
1)
0(
b10 $
b10 1
b10 5
b10 7
b11 &
b11 3
b11 4
b11 B
b101 ?
1/
#170000
0/
#175000
b1101 8
1+
1,
1#
0)
b0 $
b0 1
b0 5
b0 7
b101 6
b101 >
b0 &
b0 3
b0 4
b0 B
1/
#180000
0/
#185000
b101 8
1-
1*
b1 $
b1 1
b1 5
b1 7
0+
0,
0#
b1 &
b1 3
b1 4
b1 B
b101 <
b10 9
b1101 ;
1/
#190000
0/
