// Seed: 3955663556
module module_0 (
    output id_0,
    input logic id_1,
    input logic id_2,
    output id_3,
    output logic id_4,
    input id_5,
    output logic id_6,
    output logic id_7,
    output id_8,
    input logic id_9,
    input logic id_10,
    input logic id_11,
    input logic id_12,
    output logic id_13,
    input id_14
);
  logic id_15;
  assign id_6 = 1;
  logic id_16;
  assign id_15 = id_16;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input id_4;
  output id_3;
  input id_2;
  inout id_1;
  assign id_3 = id_1;
  always @(posedge id_4 or posedge id_14 - id_2) id_8 = 1;
endmodule
