
## UoI-CSE-MYY505 lab04

## First-Name Last-Name

**TODO - Update your name in this readme. Leave 1 space after the ## to preserve the text formating**

There is no automatic testing for this lab, so Travis is not used.

## Problem statement:
Find 2 bugs in the VHDL model of a mips processor by running simulations and viewing waveforms.

 
## Files to work on
* VHDL files (.vhd)<br/>
* instr_memfile.dat, data_memfile.dat generated by Mars from lab04.asm
      

## Notes
* It is recommended that you add your name at the top of this file.
* Make sure your last push is before the deadline. Your last push will be considered as your final submission.
* If you need a deadline extension for any reason, use the [provided form.](https://goo.gl/forms/NjsskgyoTbbPSuIu2)
* Post questions on [Piazza!](https://piazza.com/uoi.gr/fall2018/myy505/home).
