Analysis & Elaboration report for Project_Wrapper
Tue May 22 15:46:28 2018
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Analysis & Elaboration Settings
  5. Port Connectivity Checks: "PWM_TOP:PWM_TOP_i|PWM:PWM_5"
  6. Port Connectivity Checks: "PWM_TOP:PWM_TOP_i|PWM:PWM_4"
  7. Port Connectivity Checks: "PWM_TOP:PWM_TOP_i|PWM:PWM_3"
  8. Port Connectivity Checks: "PWM_TOP:PWM_TOP_i|PWM:PWM_2"
  9. Port Connectivity Checks: "PWM_TOP:PWM_TOP_i|PWM:PWM_1"
 10. Port Connectivity Checks: "PWM_TOP:PWM_TOP_i|PWM:PWM_0"
 11. Port Connectivity Checks: "PWM_TOP:PWM_TOP_i"
 12. Analysis & Elaboration Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                              ;
+-------------------------------+---------------------------------------------+
; Analysis & Elaboration Status ; Successful - Tue May 22 15:46:28 2018       ;
; Quartus Prime Version         ; 18.0.0 Build 614 04/24/2018 SJ Lite Edition ;
; Revision Name                 ; Project_Wrapper                             ;
; Top-level Entity Name         ; Project_Wrapper                             ;
; Family                        ; Cyclone V                                   ;
; Logic utilization (in ALMs)   ; N/A until Partition Merge                   ;
; Total registers               ; N/A until Partition Merge                   ;
; Total pins                    ; N/A until Partition Merge                   ;
; Total virtual pins            ; N/A until Partition Merge                   ;
; Total block memory bits       ; N/A until Partition Merge                   ;
; Total PLLs                    ; N/A until Partition Merge                   ;
; Total DLLs                    ; N/A until Partition Merge                   ;
+-------------------------------+---------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                                           ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEBA6U23I7       ;                    ;
; Top-level entity name                                                           ; Project_Wrapper    ; Project_Wrapper    ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "PWM_TOP:PWM_TOP_i|PWM:PWM_5" ;
+----------------+-------+----------+---------------------+
; Port           ; Type  ; Severity ; Details             ;
+----------------+-------+----------+---------------------+
; length[31..16] ; Input ; Info     ; Stuck at GND        ;
+----------------+-------+----------+---------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "PWM_TOP:PWM_TOP_i|PWM:PWM_4" ;
+----------------+-------+----------+---------------------+
; Port           ; Type  ; Severity ; Details             ;
+----------------+-------+----------+---------------------+
; length[31..16] ; Input ; Info     ; Stuck at GND        ;
+----------------+-------+----------+---------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "PWM_TOP:PWM_TOP_i|PWM:PWM_3" ;
+----------------+-------+----------+---------------------+
; Port           ; Type  ; Severity ; Details             ;
+----------------+-------+----------+---------------------+
; length[31..16] ; Input ; Info     ; Stuck at GND        ;
+----------------+-------+----------+---------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "PWM_TOP:PWM_TOP_i|PWM:PWM_2" ;
+----------------+-------+----------+---------------------+
; Port           ; Type  ; Severity ; Details             ;
+----------------+-------+----------+---------------------+
; length[31..16] ; Input ; Info     ; Stuck at GND        ;
+----------------+-------+----------+---------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "PWM_TOP:PWM_TOP_i|PWM:PWM_1" ;
+----------------+-------+----------+---------------------+
; Port           ; Type  ; Severity ; Details             ;
+----------------+-------+----------+---------------------+
; length[31..16] ; Input ; Info     ; Stuck at GND        ;
+----------------+-------+----------+---------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "PWM_TOP:PWM_TOP_i|PWM:PWM_0" ;
+----------------+-------+----------+---------------------+
; Port           ; Type  ; Severity ; Details             ;
+----------------+-------+----------+---------------------+
; length[31..16] ; Input ; Info     ; Stuck at GND        ;
+----------------+-------+----------+---------------------+


+-----------------------------------------------+
; Port Connectivity Checks: "PWM_TOP:PWM_TOP_i" ;
+------------+-------+----------+---------------+
; Port       ; Type  ; Severity ; Details       ;
+------------+-------+----------+---------------+
; a0[16..15] ; Input ; Info     ; Stuck at VCC  ;
; a0[4..0]   ; Input ; Info     ; Stuck at VCC  ;
; a0[31..17] ; Input ; Info     ; Stuck at GND  ;
; a0[14..13] ; Input ; Info     ; Stuck at GND  ;
; a0[11..10] ; Input ; Info     ; Stuck at GND  ;
; a0[8..5]   ; Input ; Info     ; Stuck at GND  ;
; a0[12]     ; Input ; Info     ; Stuck at VCC  ;
; a0[9]      ; Input ; Info     ; Stuck at VCC  ;
; a1[16..15] ; Input ; Info     ; Stuck at VCC  ;
; a1[4..0]   ; Input ; Info     ; Stuck at VCC  ;
; a1[31..17] ; Input ; Info     ; Stuck at GND  ;
; a1[14..13] ; Input ; Info     ; Stuck at GND  ;
; a1[11..10] ; Input ; Info     ; Stuck at GND  ;
; a1[8..5]   ; Input ; Info     ; Stuck at GND  ;
; a1[12]     ; Input ; Info     ; Stuck at VCC  ;
; a1[9]      ; Input ; Info     ; Stuck at VCC  ;
; a2[16..15] ; Input ; Info     ; Stuck at VCC  ;
; a2[4..0]   ; Input ; Info     ; Stuck at VCC  ;
; a2[31..17] ; Input ; Info     ; Stuck at GND  ;
; a2[14..13] ; Input ; Info     ; Stuck at GND  ;
; a2[11..10] ; Input ; Info     ; Stuck at GND  ;
; a2[8..5]   ; Input ; Info     ; Stuck at GND  ;
; a2[12]     ; Input ; Info     ; Stuck at VCC  ;
; a2[9]      ; Input ; Info     ; Stuck at VCC  ;
; a3[16..15] ; Input ; Info     ; Stuck at VCC  ;
; a3[4..0]   ; Input ; Info     ; Stuck at VCC  ;
; a3[31..17] ; Input ; Info     ; Stuck at GND  ;
; a3[14..13] ; Input ; Info     ; Stuck at GND  ;
; a3[11..10] ; Input ; Info     ; Stuck at GND  ;
; a3[8..5]   ; Input ; Info     ; Stuck at GND  ;
; a3[12]     ; Input ; Info     ; Stuck at VCC  ;
; a3[9]      ; Input ; Info     ; Stuck at VCC  ;
; a4[16..15] ; Input ; Info     ; Stuck at VCC  ;
; a4[4..0]   ; Input ; Info     ; Stuck at VCC  ;
; a4[31..17] ; Input ; Info     ; Stuck at GND  ;
; a4[14..13] ; Input ; Info     ; Stuck at GND  ;
; a4[11..10] ; Input ; Info     ; Stuck at GND  ;
; a4[8..5]   ; Input ; Info     ; Stuck at GND  ;
; a4[12]     ; Input ; Info     ; Stuck at VCC  ;
; a4[9]      ; Input ; Info     ; Stuck at VCC  ;
; a5[16..15] ; Input ; Info     ; Stuck at VCC  ;
; a5[4..0]   ; Input ; Info     ; Stuck at VCC  ;
; a5[31..17] ; Input ; Info     ; Stuck at GND  ;
; a5[14..13] ; Input ; Info     ; Stuck at GND  ;
; a5[11..10] ; Input ; Info     ; Stuck at GND  ;
; a5[8..5]   ; Input ; Info     ; Stuck at GND  ;
; a5[12]     ; Input ; Info     ; Stuck at VCC  ;
; a5[9]      ; Input ; Info     ; Stuck at VCC  ;
+------------+-------+----------+---------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition
    Info: Processing started: Tue May 22 15:46:10 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Project_Wrapper -c Project_Wrapper --analysis_and_elaboration
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Warning (10335): Unrecognized synthesis attribute "register_balancing" at ../../../extras/pipelining.vhdl(314) File: C:/Users/Graehme/Documents/College/EECS/392/IK_Project/vhdl/extras/pipelining.vhdl Line: 314
Warning (10335): Unrecognized synthesis attribute "register_balancing" at ../../../extras/pipelining.vhdl(356) File: C:/Users/Graehme/Documents/College/EECS/392/IK_Project/vhdl/extras/pipelining.vhdl Line: 356
Warning (10335): Unrecognized synthesis attribute "register_balancing" at ../../../extras/pipelining.vhdl(400) File: C:/Users/Graehme/Documents/College/EECS/392/IK_Project/vhdl/extras/pipelining.vhdl Line: 400
Warning (10335): Unrecognized synthesis attribute "register_balancing" at ../../../extras/pipelining.vhdl(445) File: C:/Users/Graehme/Documents/College/EECS/392/IK_Project/vhdl/extras/pipelining.vhdl Line: 445
Warning (10335): Unrecognized synthesis attribute "register_balancing" at ../../../extras/pipelining.vhdl(490) File: C:/Users/Graehme/Documents/College/EECS/392/IK_Project/vhdl/extras/pipelining.vhdl Line: 490
Info (12021): Found 25 design units, including 12 entities, in source file /users/graehme/documents/college/eecs/392/ik_project/vhdl/extras/pipelining.vhdl
    Info (12022): Found design unit 1: pipelining File: C:/Users/Graehme/Documents/College/EECS/392/IK_Project/vhdl/extras/pipelining.vhdl Line: 72
    Info (12022): Found design unit 2: pipeline_ul-rtl File: C:/Users/Graehme/Documents/College/EECS/392/IK_Project/vhdl/extras/pipelining.vhdl Line: 311
    Info (12022): Found design unit 3: pipeline_sulv-rtl File: C:/Users/Graehme/Documents/College/EECS/392/IK_Project/vhdl/extras/pipelining.vhdl Line: 353
    Info (12022): Found design unit 4: pipeline_slv-rtl File: C:/Users/Graehme/Documents/College/EECS/392/IK_Project/vhdl/extras/pipelining.vhdl Line: 397
    Info (12022): Found design unit 5: pipeline_u-rtl File: C:/Users/Graehme/Documents/College/EECS/392/IK_Project/vhdl/extras/pipelining.vhdl Line: 442
    Info (12022): Found design unit 6: pipeline_s-rtl File: C:/Users/Graehme/Documents/College/EECS/392/IK_Project/vhdl/extras/pipelining.vhdl Line: 487
    Info (12022): Found design unit 7: fixed_delay_line-rtl File: C:/Users/Graehme/Documents/College/EECS/392/IK_Project/vhdl/extras/pipelining.vhdl Line: 537
    Info (12022): Found design unit 8: fixed_delay_line_sulv-rtl File: C:/Users/Graehme/Documents/College/EECS/392/IK_Project/vhdl/extras/pipelining.vhdl Line: 582
    Info (12022): Found design unit 9: fixed_delay_line_signed-rtl File: C:/Users/Graehme/Documents/College/EECS/392/IK_Project/vhdl/extras/pipelining.vhdl Line: 631
    Info (12022): Found design unit 10: fixed_delay_line_unsigned-rtl File: C:/Users/Graehme/Documents/College/EECS/392/IK_Project/vhdl/extras/pipelining.vhdl Line: 680
    Info (12022): Found design unit 11: dynamic_delay_line_sulv-rtl File: C:/Users/Graehme/Documents/College/EECS/392/IK_Project/vhdl/extras/pipelining.vhdl Line: 728
    Info (12022): Found design unit 12: dynamic_delay_line_signed-rtl File: C:/Users/Graehme/Documents/College/EECS/392/IK_Project/vhdl/extras/pipelining.vhdl Line: 770
    Info (12022): Found design unit 13: dynamic_delay_line_unsigned-rtl File: C:/Users/Graehme/Documents/College/EECS/392/IK_Project/vhdl/extras/pipelining.vhdl Line: 812
    Info (12023): Found entity 1: pipeline_ul File: C:/Users/Graehme/Documents/College/EECS/392/IK_Project/vhdl/extras/pipelining.vhdl Line: 297
    Info (12023): Found entity 2: pipeline_sulv File: C:/Users/Graehme/Documents/College/EECS/392/IK_Project/vhdl/extras/pipelining.vhdl Line: 339
    Info (12023): Found entity 3: pipeline_slv File: C:/Users/Graehme/Documents/College/EECS/392/IK_Project/vhdl/extras/pipelining.vhdl Line: 383
    Info (12023): Found entity 4: pipeline_u File: C:/Users/Graehme/Documents/College/EECS/392/IK_Project/vhdl/extras/pipelining.vhdl Line: 428
    Info (12023): Found entity 5: pipeline_s File: C:/Users/Graehme/Documents/College/EECS/392/IK_Project/vhdl/extras/pipelining.vhdl Line: 473
    Info (12023): Found entity 6: fixed_delay_line File: C:/Users/Graehme/Documents/College/EECS/392/IK_Project/vhdl/extras/pipelining.vhdl Line: 519
    Info (12023): Found entity 7: fixed_delay_line_sulv File: C:/Users/Graehme/Documents/College/EECS/392/IK_Project/vhdl/extras/pipelining.vhdl Line: 564
    Info (12023): Found entity 8: fixed_delay_line_signed File: C:/Users/Graehme/Documents/College/EECS/392/IK_Project/vhdl/extras/pipelining.vhdl Line: 613
    Info (12023): Found entity 9: fixed_delay_line_unsigned File: C:/Users/Graehme/Documents/College/EECS/392/IK_Project/vhdl/extras/pipelining.vhdl Line: 662
    Info (12023): Found entity 10: dynamic_delay_line_sulv File: C:/Users/Graehme/Documents/College/EECS/392/IK_Project/vhdl/extras/pipelining.vhdl Line: 712
    Info (12023): Found entity 11: dynamic_delay_line_signed File: C:/Users/Graehme/Documents/College/EECS/392/IK_Project/vhdl/extras/pipelining.vhdl Line: 754
    Info (12023): Found entity 12: dynamic_delay_line_unsigned File: C:/Users/Graehme/Documents/College/EECS/392/IK_Project/vhdl/extras/pipelining.vhdl Line: 796
Info (12021): Found 12 design units, including 5 entities, in source file /users/graehme/documents/college/eecs/392/ik_project/vhdl/extras/cordic.vhdl
    Info (12022): Found design unit 1: cordic File: C:/Users/Graehme/Documents/College/EECS/392/IK_Project/vhdl/extras/cordic.vhdl Line: 126
    Info (12022): Found design unit 2: cordic-body File: C:/Users/Graehme/Documents/College/EECS/392/IK_Project/vhdl/extras/cordic.vhdl Line: 316
    Info (12022): Found design unit 3: cordic_pipelined-rtl File: C:/Users/Graehme/Documents/College/EECS/392/IK_Project/vhdl/extras/cordic.vhdl Line: 483
    Info (12022): Found design unit 4: cordic_flex_pipelined-rtl File: C:/Users/Graehme/Documents/College/EECS/392/IK_Project/vhdl/extras/cordic.vhdl Line: 572
    Info (12022): Found design unit 5: cordic_sequential-rtl File: C:/Users/Graehme/Documents/College/EECS/392/IK_Project/vhdl/extras/cordic.vhdl Line: 655
    Info (12022): Found design unit 6: sincos_sequential-rtl File: C:/Users/Graehme/Documents/College/EECS/392/IK_Project/vhdl/extras/cordic.vhdl Line: 773
    Info (12022): Found design unit 7: sincos_pipelined-rtl File: C:/Users/Graehme/Documents/College/EECS/392/IK_Project/vhdl/extras/cordic.vhdl Line: 863
    Info (12023): Found entity 1: cordic_pipelined File: C:/Users/Graehme/Documents/College/EECS/392/IK_Project/vhdl/extras/cordic.vhdl Line: 461
    Info (12023): Found entity 2: cordic_flex_pipelined File: C:/Users/Graehme/Documents/College/EECS/392/IK_Project/vhdl/extras/cordic.vhdl Line: 549
    Info (12023): Found entity 3: cordic_sequential File: C:/Users/Graehme/Documents/College/EECS/392/IK_Project/vhdl/extras/cordic.vhdl Line: 630
    Info (12023): Found entity 4: sincos_sequential File: C:/Users/Graehme/Documents/College/EECS/392/IK_Project/vhdl/extras/cordic.vhdl Line: 750
    Info (12023): Found entity 5: sincos_pipelined File: C:/Users/Graehme/Documents/College/EECS/392/IK_Project/vhdl/extras/cordic.vhdl Line: 841
Info (12021): Found 2 design units, including 1 entities, in source file /users/graehme/documents/college/eecs/392/ik_project/vhdl/fk/fk_comb.vhd
    Info (12022): Found design unit 1: fk_comb-behavioral File: C:/Users/Graehme/Documents/College/EECS/392/IK_Project/vhdl/FK/fk_comb.vhd Line: 27
    Info (12023): Found entity 1: fk_comb File: C:/Users/Graehme/Documents/College/EECS/392/IK_Project/vhdl/FK/fk_comb.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file /users/graehme/documents/college/eecs/392/ik_project/vhdl/ik/pwm/pwm_top.vhd
    Info (12022): Found design unit 1: PWM_TOP-behavioral File: C:/Users/Graehme/Documents/College/EECS/392/IK_Project/vhdl/IK/PWM/PWM_TOP.vhd Line: 21
    Info (12023): Found entity 1: PWM_TOP File: C:/Users/Graehme/Documents/College/EECS/392/IK_Project/vhdl/IK/PWM/PWM_TOP.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /users/graehme/documents/college/eecs/392/ik_project/vhdl/ik/pwm/pwm.vhd
    Info (12022): Found design unit 1: PWM-behavioral File: C:/Users/Graehme/Documents/College/EECS/392/IK_Project/vhdl/IK/PWM/PWM.vhd Line: 15
    Info (12023): Found entity 1: PWM File: C:/Users/Graehme/Documents/College/EECS/392/IK_Project/vhdl/IK/PWM/PWM.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /users/graehme/documents/college/eecs/392/ik_project/vhdl/ik/cross_product/cross_product.vhd
    Info (12022): Found design unit 1: cross_product-behavioral File: C:/Users/Graehme/Documents/College/EECS/392/IK_Project/vhdl/IK/cross_product/cross_product.vhd Line: 13
    Info (12023): Found entity 1: cross_product File: C:/Users/Graehme/Documents/College/EECS/392/IK_Project/vhdl/IK/cross_product/cross_product.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /users/graehme/documents/college/eecs/392/ik_project/vhdl/ik/jacobian/jacobian_t.vhd
    Info (12022): Found design unit 1: jacobian_t-dataflow File: C:/Users/Graehme/Documents/College/EECS/392/IK_Project/vhdl/IK/jacobian/jacobian_t.vhd Line: 15
    Info (12023): Found entity 1: jacobian_t File: C:/Users/Graehme/Documents/College/EECS/392/IK_Project/vhdl/IK/jacobian/jacobian_t.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /users/graehme/documents/college/eecs/392/ik_project/vhdl/ik/matrix_multiply/mat_3x1.vhd
    Info (12022): Found design unit 1: mat_3x1-behavioral File: C:/Users/Graehme/Documents/College/EECS/392/IK_Project/vhdl/IK/matrix_multiply/mat_3x1.vhd Line: 14
    Info (12023): Found entity 1: mat_3x1 File: C:/Users/Graehme/Documents/College/EECS/392/IK_Project/vhdl/IK/matrix_multiply/mat_3x1.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /users/graehme/documents/college/eecs/392/ik_project/vhdl/ik/project_wrapper.vhd
    Info (12022): Found design unit 1: Project_Wrapper-behavioral File: C:/Users/Graehme/Documents/College/EECS/392/IK_Project/vhdl/IK/Project_Wrapper.vhd Line: 15
    Info (12023): Found entity 1: Project_Wrapper File: C:/Users/Graehme/Documents/College/EECS/392/IK_Project/vhdl/IK/Project_Wrapper.vhd Line: 6
Info (12021): Found 2 design units, including 0 entities, in source file /users/graehme/documents/college/eecs/392/ik_project/vhdl/ik/ik_pack.vhd
    Info (12022): Found design unit 1: ik_pack File: C:/Users/Graehme/Documents/College/EECS/392/IK_Project/vhdl/IK/ik_pack.vhd Line: 5
    Info (12022): Found design unit 2: ik_pack-body File: C:/Users/Graehme/Documents/College/EECS/392/IK_Project/vhdl/IK/ik_pack.vhd Line: 171
Info (12021): Found 2 design units, including 1 entities, in source file /users/graehme/documents/college/eecs/392/ik_project/vhdl/ik/ik_machine.vhd
    Info (12022): Found design unit 1: ik_machine-behavioral File: C:/Users/Graehme/Documents/College/EECS/392/IK_Project/vhdl/IK/ik_machine.vhd Line: 22
    Info (12023): Found entity 1: ik_machine File: C:/Users/Graehme/Documents/College/EECS/392/IK_Project/vhdl/IK/ik_machine.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file /users/graehme/documents/college/eecs/392/ik_project/vhdl/ik/counter.vhd
    Info (12022): Found design unit 1: counter-behavioral File: C:/Users/Graehme/Documents/College/EECS/392/IK_Project/vhdl/IK/counter.vhd Line: 14
    Info (12023): Found entity 1: counter File: C:/Users/Graehme/Documents/College/EECS/392/IK_Project/vhdl/IK/counter.vhd Line: 5
Info (12127): Elaborating entity "Project_Wrapper" for the top level hierarchy
Info (12128): Elaborating entity "PWM_TOP" for hierarchy "PWM_TOP:PWM_TOP_i" File: C:/Users/Graehme/Documents/College/EECS/392/IK_Project/vhdl/IK/Project_Wrapper.vhd Line: 17
Info (12128): Elaborating entity "PWM" for hierarchy "PWM_TOP:PWM_TOP_i|PWM:PWM_0" File: C:/Users/Graehme/Documents/College/EECS/392/IK_Project/vhdl/IK/PWM/PWM_TOP.vhd Line: 23
Warning (10492): VHDL Process Statement warning at PWM.vhd(49): signal "pulse_length" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Graehme/Documents/College/EECS/392/IK_Project/vhdl/IK/PWM/PWM.vhd Line: 49
Warning (10492): VHDL Process Statement warning at PWM.vhd(53): signal "length" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Graehme/Documents/College/EECS/392/IK_Project/vhdl/IK/PWM/PWM.vhd Line: 53
Warning (10492): VHDL Process Statement warning at PWM.vhd(59): signal "hold" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Graehme/Documents/College/EECS/392/IK_Project/vhdl/IK/PWM/PWM.vhd Line: 59
Warning (10492): VHDL Process Statement warning at PWM.vhd(73): signal "pulse_length" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Graehme/Documents/College/EECS/392/IK_Project/vhdl/IK/PWM/PWM.vhd Line: 73
Warning (10492): VHDL Process Statement warning at PWM.vhd(82): signal "hold" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Graehme/Documents/College/EECS/392/IK_Project/vhdl/IK/PWM/PWM.vhd Line: 82
Info: Quartus Prime Analysis & Elaboration was successful. 0 errors, 11 warnings
    Info: Peak virtual memory: 777 megabytes
    Info: Processing ended: Tue May 22 15:46:28 2018
    Info: Elapsed time: 00:00:18
    Info: Total CPU time (on all processors): 00:00:37


