{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1447700113473 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1447700113475 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 16 13:55:11 2015 " "Processing started: Mon Nov 16 13:55:11 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1447700113475 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1447700113475 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off g24_possibility_table -c g24_possibility_table " "Command: quartus_map --read_settings_files=on --write_settings_files=off g24_possibility_table -c g24_possibility_table" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1447700113475 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1447700114153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g24_possibility_table.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g24_possibility_table.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g24_possibility_table-behavior " "Found design unit 1: g24_possibility_table-behavior" {  } { { "g24_possibility_table.vhd" "" { Text "P:/323/lab3/possibilities/g24_possibility_table.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447700114703 ""} { "Info" "ISGN_ENTITY_NAME" "1 g24_possibility_table " "Found entity 1: g24_possibility_table" {  } { { "g24_possibility_table.vhd" "" { Text "P:/323/lab3/possibilities/g24_possibility_table.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447700114703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1447700114703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "color_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file color_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 color_counter-behavior " "Found design unit 1: color_counter-behavior" {  } { { "color_counter.vhd" "" { Text "P:/323/lab3/possibilities/color_counter.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447700114733 ""} { "Info" "ISGN_ENTITY_NAME" "1 color_counter " "Found entity 1: color_counter" {  } { { "color_counter.vhd" "" { Text "P:/323/lab3/possibilities/color_counter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447700114733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1447700114733 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "g24_possibility_table " "Elaborating entity \"g24_possibility_table\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1447700114785 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "TM_ADDR g24_possibility_table.vhd(10) " "VHDL Signal Declaration warning at g24_possibility_table.vhd(10): used implicit default value for signal \"TM_ADDR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "g24_possibility_table.vhd" "" { Text "P:/323/lab3/possibilities/g24_possibility_table.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1447700114815 "|g24_possibility_table"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "TM_OUT g24_possibility_table.vhd(11) " "VHDL Signal Declaration warning at g24_possibility_table.vhd(11): used implicit default value for signal \"TM_OUT\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "g24_possibility_table.vhd" "" { Text "P:/323/lab3/possibilities/g24_possibility_table.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1447700114816 "|g24_possibility_table"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "TC g24_possibility_table.vhd(18) " "Verilog HDL or VHDL warning at g24_possibility_table.vhd(18): object \"TC\" assigned a value but never read" {  } { { "g24_possibility_table.vhd" "" { Text "P:/323/lab3/possibilities/g24_possibility_table.vhd" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1447700114816 "|g24_possibility_table"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "color_counter color_counter:color_counter0 " "Elaborating entity \"color_counter\" for hierarchy \"color_counter:color_counter0\"" {  } { { "g24_possibility_table.vhd" "color_counter0" { Text "P:/323/lab3/possibilities/g24_possibility_table.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447700114819 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "TM_ADDR\[0\] GND " "Pin \"TM_ADDR\[0\]\" is stuck at GND" {  } { { "g24_possibility_table.vhd" "" { Text "P:/323/lab3/possibilities/g24_possibility_table.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1447700115521 "|g24_possibility_table|TM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TM_ADDR\[1\] GND " "Pin \"TM_ADDR\[1\]\" is stuck at GND" {  } { { "g24_possibility_table.vhd" "" { Text "P:/323/lab3/possibilities/g24_possibility_table.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1447700115521 "|g24_possibility_table|TM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TM_ADDR\[2\] GND " "Pin \"TM_ADDR\[2\]\" is stuck at GND" {  } { { "g24_possibility_table.vhd" "" { Text "P:/323/lab3/possibilities/g24_possibility_table.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1447700115521 "|g24_possibility_table|TM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TM_ADDR\[3\] GND " "Pin \"TM_ADDR\[3\]\" is stuck at GND" {  } { { "g24_possibility_table.vhd" "" { Text "P:/323/lab3/possibilities/g24_possibility_table.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1447700115521 "|g24_possibility_table|TM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TM_ADDR\[4\] GND " "Pin \"TM_ADDR\[4\]\" is stuck at GND" {  } { { "g24_possibility_table.vhd" "" { Text "P:/323/lab3/possibilities/g24_possibility_table.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1447700115521 "|g24_possibility_table|TM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TM_ADDR\[5\] GND " "Pin \"TM_ADDR\[5\]\" is stuck at GND" {  } { { "g24_possibility_table.vhd" "" { Text "P:/323/lab3/possibilities/g24_possibility_table.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1447700115521 "|g24_possibility_table|TM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TM_ADDR\[6\] GND " "Pin \"TM_ADDR\[6\]\" is stuck at GND" {  } { { "g24_possibility_table.vhd" "" { Text "P:/323/lab3/possibilities/g24_possibility_table.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1447700115521 "|g24_possibility_table|TM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TM_ADDR\[7\] GND " "Pin \"TM_ADDR\[7\]\" is stuck at GND" {  } { { "g24_possibility_table.vhd" "" { Text "P:/323/lab3/possibilities/g24_possibility_table.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1447700115521 "|g24_possibility_table|TM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TM_ADDR\[8\] GND " "Pin \"TM_ADDR\[8\]\" is stuck at GND" {  } { { "g24_possibility_table.vhd" "" { Text "P:/323/lab3/possibilities/g24_possibility_table.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1447700115521 "|g24_possibility_table|TM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TM_ADDR\[9\] GND " "Pin \"TM_ADDR\[9\]\" is stuck at GND" {  } { { "g24_possibility_table.vhd" "" { Text "P:/323/lab3/possibilities/g24_possibility_table.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1447700115521 "|g24_possibility_table|TM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TM_ADDR\[10\] GND " "Pin \"TM_ADDR\[10\]\" is stuck at GND" {  } { { "g24_possibility_table.vhd" "" { Text "P:/323/lab3/possibilities/g24_possibility_table.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1447700115521 "|g24_possibility_table|TM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TM_ADDR\[11\] GND " "Pin \"TM_ADDR\[11\]\" is stuck at GND" {  } { { "g24_possibility_table.vhd" "" { Text "P:/323/lab3/possibilities/g24_possibility_table.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1447700115521 "|g24_possibility_table|TM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TM_OUT GND " "Pin \"TM_OUT\" is stuck at GND" {  } { { "g24_possibility_table.vhd" "" { Text "P:/323/lab3/possibilities/g24_possibility_table.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1447700115521 "|g24_possibility_table|TM_OUT"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1447700115521 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1447700115931 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1447700115931 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TM_IN " "No output dependent on input pin \"TM_IN\"" {  } { { "g24_possibility_table.vhd" "" { Text "P:/323/lab3/possibilities/g24_possibility_table.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1447700116140 "|g24_possibility_table|TM_IN"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TM_EN " "No output dependent on input pin \"TM_EN\"" {  } { { "g24_possibility_table.vhd" "" { Text "P:/323/lab3/possibilities/g24_possibility_table.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1447700116140 "|g24_possibility_table|TM_EN"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1447700116140 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "40 " "Implemented 40 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1447700116141 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1447700116141 ""} { "Info" "ICUT_CUT_TM_LCELLS" "21 " "Implemented 21 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1447700116141 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1447700116141 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "499 " "Peak virtual memory: 499 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1447700116228 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 16 13:55:16 2015 " "Processing ended: Mon Nov 16 13:55:16 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1447700116228 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1447700116228 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1447700116228 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1447700116228 ""}
