# This file is automatically generated.
# It contains project source information necessary for synthesis and implementation.

# IP: d:/14.7/LabofCOAD/project5/OExp02-IP2SOC_pipline/OExp02-IP2SOC.srcs/sources_1/ip/ROM_h/ROM_h.xci
# IP: The module: 'ROM_h' is the root of the design. Do not add the DONT_TOUCH constraint.

# XDC: d:/14.7/LabofCOAD/project5/OExp02-IP2SOC_pipline/OExp02-IP2SOC.srcs/sources_1/ip/ROM_h/ROM_h_ooc.xdc
# XDC: The top module name and the constraint reference have the same name: 'ROM_h'. Do not add the DONT_TOUCH constraint.
set_property DONT_TOUCH TRUE [get_cells U0 -quiet] -quiet

# IP: d:/14.7/LabofCOAD/project5/OExp02-IP2SOC_pipline/OExp02-IP2SOC.srcs/sources_1/ip/ROM_h/ROM_h.xci
# IP: The module: 'ROM_h' is the root of the design. Do not add the DONT_TOUCH constraint.

# XDC: d:/14.7/LabofCOAD/project5/OExp02-IP2SOC_pipline/OExp02-IP2SOC.srcs/sources_1/ip/ROM_h/ROM_h_ooc.xdc
# XDC: The top module name and the constraint reference have the same name: 'ROM_h'. Do not add the DONT_TOUCH constraint.
#dup# set_property DONT_TOUCH TRUE [get_cells U0 -quiet] -quiet
