// Seed: 2023198811
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  input wire id_1;
  tri0 id_4;
  assign id_2 = 1;
  assign id_4 = 1'h0;
  wire id_5, id_6, id_7;
  wire id_8;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_5;
  wire id_6;
  wire id_7;
  wire id_8;
  or (id_4, id_3, id_8);
  module_0(
      id_3, id_6, id_6
  );
endmodule
