==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100tfgg676-2'
INFO: [HLS 200-10] Analyzing design file 'WebModel.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 101.840 ; gain = 45.348
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 101.840 ; gain = 45.348
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 105.199 ; gain = 48.707
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.2' (WebModel.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense' (WebModel.c:24) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense' (WebModel.c:33) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.1' (WebModel.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense.1' (WebModel.c:24) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.1' (WebModel.c:33) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot' (WebModel.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense.2' (WebModel.c:24) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.2' (WebModel.c:33) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 106.531 ; gain = 50.039
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (WebModel.c:97) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (WebModel.c:110) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (WebModel.c:122) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-4' (WebModel.c:125) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-7' (WebModel.c:138) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (WebModel.c:97) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (WebModel.c:110) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (WebModel.c:122) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-4' (WebModel.c:125) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-7' (WebModel.c:138) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (WebModel.c:97) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (WebModel.c:110) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (WebModel.c:122) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-4' (WebModel.c:125) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-7' (WebModel.c:138) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (WebModel.c:97) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (WebModel.c:110) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (WebModel.c:122) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (WebModel.c:125) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-7' (WebModel.c:138) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (WebModel.c:97) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (WebModel.c:110) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (WebModel.c:122) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (WebModel.c:125) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-7' (WebModel.c:138) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (WebModel.c:97) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (WebModel.c:110) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (WebModel.c:122) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (WebModel.c:125) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-7' (WebModel.c:138) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-102] Partitioning array 'axesA' automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot' (WebModel.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.2' (WebModel.c:33) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.1' (WebModel.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.1' (WebModel.c:33) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.2' (WebModel.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense' (WebModel.c:24) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense' (WebModel.c:33) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (WebModel.c:10:9) to (WebModel.c:25:5) in function 'k2c_dense.2'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (WebModel.c:10:9) to (WebModel.c:25:5) in function 'k2c_dense.1'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (WebModel.c:10:9) to (WebModel.c:50:20) in function 'k2c_dense'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 128.434 ; gain = 71.941
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 241.355 ; gain = 184.863
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'WebModel' ...
WARNING: [SYN 201-103] Legalizing function name 'k2c_dense.2' to 'k2c_dense_2'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_matmul.1' to 'k2c_matmul_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dot.1' to 'k2c_dot_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dense.1' to 'k2c_dense_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_matmul.2' to 'k2c_matmul_2'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dot.2' to 'k2c_dot_2'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_sub2idx' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.787 seconds; current allocated memory: 198.070 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.079 seconds; current allocated memory: 198.192 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.087 seconds; current allocated memory: 198.654 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.071 seconds; current allocated memory: 198.846 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.134 seconds; current allocated memory: 200.443 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.193 seconds; current allocated memory: 201.805 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_relu_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.231 seconds; current allocated memory: 202.096 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.067 seconds; current allocated memory: 202.169 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_affine_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (9.122ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'phi' operation ('k') with incoming values : ('k', WebModel.c:66) (0 ns)
	'mul' operation ('tmp_8', WebModel.c:67) (2.82 ns)
	'add' operation ('sum8', WebModel.c:67) (3.53 ns)
	'getelementptr' operation ('B_addr', WebModel.c:67) (0 ns)
	'load' operation ('B_load', WebModel.c:67) on array 'B' (2.77 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.119 seconds; current allocated memory: 202.441 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.079 seconds; current allocated memory: 202.648 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.119 seconds; current allocated memory: 202.885 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.156 seconds; current allocated memory: 203.185 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_matmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.176 seconds; current allocated memory: 203.542 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.088 seconds; current allocated memory: 203.742 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.159 seconds; current allocated memory: 205.311 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.236 seconds; current allocated memory: 206.751 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.264 seconds; current allocated memory: 207.161 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.164 seconds; current allocated memory: 207.476 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_matmul_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.184 seconds; current allocated memory: 207.817 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.088 seconds; current allocated memory: 208.015 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.153 seconds; current allocated memory: 209.594 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 211.033 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 211.843 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.165 seconds; current allocated memory: 212.272 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'WebModel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.203 seconds; current allocated memory: 212.563 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.229 seconds; current allocated memory: 212.952 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_sub2idx' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_mul_64s_64s_64_2_1' to 'WebModel_mul_64s_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_sub2idx'.
INFO: [HLS 200-111]  Elapsed time: 0.333 seconds; current allocated memory: 213.444 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_fadd_32ns_32ns_32_5_full_dsp_1' to 'WebModel_fadd_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_fmul_32ns_32ns_32_3_max_dsp_1' to 'WebModel_fmul_32ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_mul_mul_16s_16s_16_1_1' to 'WebModel_mul_mul_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_mac_muladd_16s_16s_16ns_16_1_1' to 'WebModel_mac_mulafYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mac_mulafYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_mul_eOg': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_matmul'.
INFO: [HLS 200-111]  Elapsed time: 0.239 seconds; current allocated memory: 214.107 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_dense_69_fwork' to 'k2c_dot_dense_69_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_udiv_64ns_64ns_64_68_seq_1' to 'WebModel_udiv_64nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_udiv_18ns_64ns_64_22_seq_1' to 'WebModel_udiv_18nibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_urem_64ns_64ns_64_68_seq_1' to 'WebModel_urem_64njbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_18nibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_64nhbi': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_urem_64njbC': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot'.
INFO: [HLS 200-111]  Elapsed time: 0.328 seconds; current allocated memory: 217.078 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_relu_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_fcmp_32ns_32ns_1_1_1' to 'WebModel_fcmp_32nkbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fcmp_32nkbM': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_relu_func'.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 217.457 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_affine_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mac_mulafYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_mul_eOg': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_affine_matmul'.
INFO: [HLS 200-111]  Elapsed time: 0.209 seconds; current allocated memory: 218.077 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dense_2_dense_69_kernel_arra' to 'k2c_dense_2_denselbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dense_2_dense_69_bias_array' to 'k2c_dense_2_densemb6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense_2'.
INFO: [HLS 200-111]  Elapsed time: 0.273 seconds; current allocated memory: 218.739 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_matmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_mul_mul_14s_14s_14_1_1' to 'WebModel_mul_mul_ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_mac_muladd_14s_14s_14ns_14_1_1' to 'WebModel_mac_mulaocq' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mac_mulaocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_mul_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_mul_ncg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_matmul_1'.
INFO: [HLS 200-111]  Elapsed time: 0.355 seconds; current allocated memory: 219.326 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_1_dense_70_fwork' to 'k2c_dot_1_dense_7pcA' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_64nhbi': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_urem_64njbC': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot_1'.
INFO: [HLS 200-111]  Elapsed time: 0.294 seconds; current allocated memory: 222.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dense_1_dense_70_kernel_arra' to 'k2c_dense_1_denseqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dense_1_dense_70_bias_array' to 'k2c_dense_1_densercU' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense_1'.
INFO: [HLS 200-111]  Elapsed time: 0.482 seconds; current allocated memory: 223.183 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_matmul_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_mac_muladd_9s_9s_9ns_9_1_1' to 'WebModel_mac_mulasc4' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mac_mulasc4': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_mul_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_matmul_2'.
INFO: [HLS 200-111]  Elapsed time: 0.332 seconds; current allocated memory: 223.882 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_2_dense_71_fwork' to 'k2c_dot_2_dense_7tde' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_64nhbi': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_urem_64njbC': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot_2'.
INFO: [HLS 200-111]  Elapsed time: 0.305 seconds; current allocated memory: 226.652 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dense_dense_71_kernel_arra' to 'k2c_dense_dense_7udo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dense_dense_71_bias_array' to 'k2c_dense_dense_7vdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_fdiv_32ns_32ns_32_12_1' to 'WebModel_fdiv_32nwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_fexp_32ns_32ns_32_8_full_dsp_1' to 'WebModel_fexp_32nxdS' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fdiv_32nwdI': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fexp_32nxdS': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense'.
INFO: [HLS 200-111]  Elapsed time: 0.563 seconds; current allocated memory: 228.291 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'WebModel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_ndim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_ndim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'WebModel' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'dense_69_output_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_69_output_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_69_output_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_69_output_nume' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_70_output_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_output_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_70_output_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_output_nume' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_70_kernel_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_kernel_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_70_kernel_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_kernel_nume' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_70_bias_numel' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_bias_numel' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_71_kernel_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_71_kernel_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_71_kernel_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_71_kernel_nume' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_71_bias_numel' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_71_bias_numel' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_69_output_arra' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_output_arra' to 'WebModel_dense_69yd2' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_69_kernel_arra' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_69_bias_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_69_fwork' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_69_kernel_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_shap' to 'WebModel_dense_69zec' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_output_arra' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_output_arra' to 'WebModel_dense_70Aem' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_kernel_arra' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_70_bias_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_70_fwork' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_69_output_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_output_shap' to 'WebModel_dense_69Bew' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_kernel_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_kernel_shap' to 'WebModel_dense_70CeG' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_kernel_arra' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_71_bias_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_71_fwork' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_70_output_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_output_shap' to 'WebModel_dense_70DeQ' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_kernel_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_kernel_shap' to 'WebModel_dense_71Ee0' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_ndim' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_address0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_we0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_d0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_address1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_we1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_d1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'WebModel'.
INFO: [HLS 200-111]  Elapsed time: 1.395 seconds; current allocated memory: 229.309 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_mul_64s_bkb_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_udiv_64nhbi_div'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_udiv_18nibs_div'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_urem_64njbC_div'
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_dense_69_g8j_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_permA_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_permB_ram (RAM)' using distributed RAMs.
WARNING: [RTMG 210-274] Memory 'k2c_dense_2_denselbW' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'k2c_dense_2_denselbW_rom' using block ROMs.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_1_dense_7pcA_ram (RAM)' using block RAMs with power-on initialization.
WARNING: [RTMG 210-274] Memory 'k2c_dense_1_denseqcK' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'k2c_dense_1_denseqcK_rom' using block ROMs.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_2_dense_7tde_ram (RAM)' using block RAMs with power-on initialization.
WARNING: [RTMG 210-274] Memory 'k2c_dense_dense_7udo' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'k2c_dense_dense_7udo_rom' using block ROMs.
INFO: [RTMG 210-278] Implementing memory 'WebModel_dense_69yd2_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'WebModel_dense_69zec_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:20 . Memory (MB): peak = 308.074 ; gain = 251.582
INFO: [SYSC 207-301] Generating SystemC RTL for WebModel.
INFO: [VHDL 208-304] Generating VHDL RTL for WebModel.
INFO: [VLOG 209-307] Generating Verilog RTL for WebModel.
INFO: [HLS 200-112] Total elapsed time: 19.817 seconds; peak allocated memory: 229.309 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100tfgg676-2'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-322] Starting VHDL simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100tfgg676-2'
INFO: [HLS 200-10] Analyzing design file 'WebModel.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 101.633 ; gain = 45.555
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 101.633 ; gain = 45.555
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 104.961 ; gain = 48.883
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.2' (WebModel.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense' (WebModel.c:24) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense' (WebModel.c:33) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.1' (WebModel.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense.1' (WebModel.c:24) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.1' (WebModel.c:33) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot' (WebModel.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense.2' (WebModel.c:24) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.2' (WebModel.c:33) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 106.285 ; gain = 50.207
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (WebModel.c:97) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (WebModel.c:110) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (WebModel.c:122) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-4' (WebModel.c:125) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-7' (WebModel.c:138) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (WebModel.c:97) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (WebModel.c:110) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (WebModel.c:122) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-4' (WebModel.c:125) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-7' (WebModel.c:138) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (WebModel.c:97) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (WebModel.c:110) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (WebModel.c:122) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-4' (WebModel.c:125) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-7' (WebModel.c:138) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (WebModel.c:97) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (WebModel.c:110) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (WebModel.c:122) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (WebModel.c:125) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-7' (WebModel.c:138) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (WebModel.c:97) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (WebModel.c:110) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (WebModel.c:122) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (WebModel.c:125) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-7' (WebModel.c:138) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (WebModel.c:97) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (WebModel.c:110) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (WebModel.c:122) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (WebModel.c:125) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-7' (WebModel.c:138) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-102] Partitioning array 'axesA' automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot' (WebModel.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.2' (WebModel.c:33) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.1' (WebModel.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.1' (WebModel.c:33) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.2' (WebModel.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense' (WebModel.c:24) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense' (WebModel.c:33) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (WebModel.c:10:9) to (WebModel.c:25:5) in function 'k2c_dense.2'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (WebModel.c:10:9) to (WebModel.c:25:5) in function 'k2c_dense.1'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (WebModel.c:10:9) to (WebModel.c:50:20) in function 'k2c_dense'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 128.402 ; gain = 72.324
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 240.906 ; gain = 184.828
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'WebModel' ...
WARNING: [SYN 201-103] Legalizing function name 'k2c_dense.2' to 'k2c_dense_2'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_matmul.1' to 'k2c_matmul_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dot.1' to 'k2c_dot_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dense.1' to 'k2c_dense_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_matmul.2' to 'k2c_matmul_2'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dot.2' to 'k2c_dot_2'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_sub2idx' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.756 seconds; current allocated memory: 198.054 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.092 seconds; current allocated memory: 198.176 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.113 seconds; current allocated memory: 198.654 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.075 seconds; current allocated memory: 198.846 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.147 seconds; current allocated memory: 200.459 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.206 seconds; current allocated memory: 201.821 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_relu_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.256 seconds; current allocated memory: 202.112 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.072 seconds; current allocated memory: 202.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_affine_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (9.122ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'phi' operation ('k') with incoming values : ('k', WebModel.c:66) (0 ns)
	'mul' operation ('tmp_8', WebModel.c:67) (2.82 ns)
	'add' operation ('sum8', WebModel.c:67) (3.53 ns)
	'getelementptr' operation ('B_addr', WebModel.c:67) (0 ns)
	'load' operation ('B_load', WebModel.c:67) on array 'B' (2.77 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.121 seconds; current allocated memory: 202.457 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.085 seconds; current allocated memory: 202.664 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.121 seconds; current allocated memory: 202.917 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.152 seconds; current allocated memory: 203.201 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_matmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.163 seconds; current allocated memory: 203.542 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.079 seconds; current allocated memory: 203.742 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.153 seconds; current allocated memory: 205.327 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.212 seconds; current allocated memory: 206.766 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.288 seconds; current allocated memory: 207.161 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.195 seconds; current allocated memory: 207.476 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_matmul_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.176 seconds; current allocated memory: 207.833 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.081 seconds; current allocated memory: 208.031 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.152 seconds; current allocated memory: 209.594 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.219 seconds; current allocated memory: 211.033 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.369 seconds; current allocated memory: 211.843 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 212.272 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'WebModel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.198 seconds; current allocated memory: 212.578 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.236 seconds; current allocated memory: 212.967 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_sub2idx' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_mul_64s_64s_64_2_1' to 'WebModel_mul_64s_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_sub2idx'.
INFO: [HLS 200-111]  Elapsed time: 0.336 seconds; current allocated memory: 213.444 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_fadd_32ns_32ns_32_5_full_dsp_1' to 'WebModel_fadd_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_fmul_32ns_32ns_32_3_max_dsp_1' to 'WebModel_fmul_32ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_mul_mul_16s_16s_16_1_1' to 'WebModel_mul_mul_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_mac_muladd_16s_16s_16ns_16_1_1' to 'WebModel_mac_mulafYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mac_mulafYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_mul_eOg': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_matmul'.
INFO: [HLS 200-111]  Elapsed time: 0.269 seconds; current allocated memory: 214.091 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_dense_69_fwork' to 'k2c_dot_dense_69_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_udiv_64ns_64ns_64_68_seq_1' to 'WebModel_udiv_64nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_udiv_18ns_64ns_64_22_seq_1' to 'WebModel_udiv_18nibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_urem_64ns_64ns_64_68_seq_1' to 'WebModel_urem_64njbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_18nibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_64nhbi': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_urem_64njbC': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot'.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 217.063 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_relu_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_fcmp_32ns_32ns_1_1_1' to 'WebModel_fcmp_32nkbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fcmp_32nkbM': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_relu_func'.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 217.457 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_affine_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mac_mulafYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_mul_eOg': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_affine_matmul'.
INFO: [HLS 200-111]  Elapsed time: 0.207 seconds; current allocated memory: 218.077 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dense_2_dense_69_kernel_arra' to 'k2c_dense_2_denselbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dense_2_dense_69_bias_array' to 'k2c_dense_2_densemb6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense_2'.
INFO: [HLS 200-111]  Elapsed time: 0.247 seconds; current allocated memory: 218.739 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_matmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_mul_mul_14s_14s_14_1_1' to 'WebModel_mul_mul_ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_mac_muladd_14s_14s_14ns_14_1_1' to 'WebModel_mac_mulaocq' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mac_mulaocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_mul_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_mul_ncg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_matmul_1'.
INFO: [HLS 200-111]  Elapsed time: 0.329 seconds; current allocated memory: 219.326 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_1_dense_70_fwork' to 'k2c_dot_1_dense_7pcA' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_64nhbi': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_urem_64njbC': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot_1'.
INFO: [HLS 200-111]  Elapsed time: 0.305 seconds; current allocated memory: 222.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dense_1_dense_70_kernel_arra' to 'k2c_dense_1_denseqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dense_1_dense_70_bias_array' to 'k2c_dense_1_densercU' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense_1'.
INFO: [HLS 200-111]  Elapsed time: 0.502 seconds; current allocated memory: 223.183 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_matmul_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_mac_muladd_9s_9s_9ns_9_1_1' to 'WebModel_mac_mulasc4' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mac_mulasc4': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_mul_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_matmul_2'.
INFO: [HLS 200-111]  Elapsed time: 0.339 seconds; current allocated memory: 223.882 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_2_dense_71_fwork' to 'k2c_dot_2_dense_7tde' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_64nhbi': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_urem_64njbC': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot_2'.
INFO: [HLS 200-111]  Elapsed time: 0.316 seconds; current allocated memory: 226.668 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dense_dense_71_kernel_arra' to 'k2c_dense_dense_7udo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dense_dense_71_bias_array' to 'k2c_dense_dense_7vdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_fdiv_32ns_32ns_32_12_1' to 'WebModel_fdiv_32nwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_fexp_32ns_32ns_32_8_full_dsp_1' to 'WebModel_fexp_32nxdS' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fdiv_32nwdI': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fexp_32nxdS': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense'.
INFO: [HLS 200-111]  Elapsed time: 0.579 seconds; current allocated memory: 228.291 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'WebModel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_ndim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_ndim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'WebModel' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'dense_69_output_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_69_output_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_69_output_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_69_output_nume' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_70_output_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_output_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_70_output_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_output_nume' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_70_kernel_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_kernel_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_70_kernel_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_kernel_nume' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_70_bias_numel' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_bias_numel' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_71_kernel_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_71_kernel_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_71_kernel_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_71_kernel_nume' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_71_bias_numel' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_71_bias_numel' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_69_output_arra' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_output_arra' to 'WebModel_dense_69yd2' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_69_kernel_arra' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_69_bias_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_69_fwork' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_69_kernel_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_shap' to 'WebModel_dense_69zec' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_output_arra' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_output_arra' to 'WebModel_dense_70Aem' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_kernel_arra' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_70_bias_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_70_fwork' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_69_output_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_output_shap' to 'WebModel_dense_69Bew' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_kernel_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_kernel_shap' to 'WebModel_dense_70CeG' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_kernel_arra' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_71_bias_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_71_fwork' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_70_output_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_output_shap' to 'WebModel_dense_70DeQ' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_kernel_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_kernel_shap' to 'WebModel_dense_71Ee0' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_ndim' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_address0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_we0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_d0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_address1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_we1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_d1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'WebModel'.
INFO: [HLS 200-111]  Elapsed time: 1.429 seconds; current allocated memory: 229.309 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_mul_64s_bkb_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_udiv_64nhbi_div'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_udiv_18nibs_div'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_urem_64njbC_div'
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_dense_69_g8j_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_permA_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_permB_ram (RAM)' using distributed RAMs.
WARNING: [RTMG 210-274] Memory 'k2c_dense_2_denselbW' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'k2c_dense_2_denselbW_rom' using block ROMs.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_1_dense_7pcA_ram (RAM)' using block RAMs with power-on initialization.
WARNING: [RTMG 210-274] Memory 'k2c_dense_1_denseqcK' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'k2c_dense_1_denseqcK_rom' using block ROMs.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_2_dense_7tde_ram (RAM)' using block RAMs with power-on initialization.
WARNING: [RTMG 210-274] Memory 'k2c_dense_dense_7udo' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'k2c_dense_dense_7udo_rom' using block ROMs.
INFO: [RTMG 210-278] Implementing memory 'WebModel_dense_69yd2_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'WebModel_dense_69zec_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:20 . Memory (MB): peak = 307.992 ; gain = 251.914
INFO: [SYSC 207-301] Generating SystemC RTL for WebModel.
INFO: [VHDL 208-304] Generating VHDL RTL for WebModel.
INFO: [VLOG 209-307] Generating Verilog RTL for WebModel.
INFO: [HLS 200-112] Total elapsed time: 20.281 seconds; peak allocated memory: 229.309 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100tfgg676-2'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-322] Starting VHDL simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100tfgg676-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100tfgg676-2'
INFO: [HLS 200-10] Analyzing design file 'WebModel.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 101.555 ; gain = 44.992
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 101.555 ; gain = 44.992
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 139.406 ; gain = 82.844
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.2' (WebModel.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense' (WebModel.c:24) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense' (WebModel.c:33) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.1' (WebModel.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense.1' (WebModel.c:24) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.1' (WebModel.c:33) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot' (WebModel.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense.2' (WebModel.c:24) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.2' (WebModel.c:33) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 139.707 ; gain = 83.145
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (WebModel.c:97) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (WebModel.c:110) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (WebModel.c:122) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-4' (WebModel.c:125) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-7' (WebModel.c:138) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (WebModel.c:97) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (WebModel.c:110) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (WebModel.c:122) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-4' (WebModel.c:125) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-7' (WebModel.c:138) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (WebModel.c:97) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (WebModel.c:110) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (WebModel.c:122) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-4' (WebModel.c:125) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-7' (WebModel.c:138) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (WebModel.c:97) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (WebModel.c:110) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (WebModel.c:122) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (WebModel.c:125) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-7' (WebModel.c:138) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (WebModel.c:97) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (WebModel.c:110) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (WebModel.c:122) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (WebModel.c:125) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-7' (WebModel.c:138) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (WebModel.c:97) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (WebModel.c:110) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (WebModel.c:122) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (WebModel.c:125) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-7' (WebModel.c:138) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-102] Partitioning array 'axesA' automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot' (WebModel.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.2' (WebModel.c:33) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.1' (WebModel.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.1' (WebModel.c:33) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.2' (WebModel.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense' (WebModel.c:24) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense' (WebModel.c:33) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (WebModel.c:10:9) to (WebModel.c:25:5) in function 'k2c_dense.2'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (WebModel.c:10:9) to (WebModel.c:25:5) in function 'k2c_dense.1'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (WebModel.c:10:9) to (WebModel.c:50:20) in function 'k2c_dense'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 143.723 ; gain = 87.160
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 256.371 ; gain = 199.809
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'WebModel' ...
WARNING: [SYN 201-103] Legalizing function name 'k2c_dense.2' to 'k2c_dense_2'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_matmul.1' to 'k2c_matmul_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dot.1' to 'k2c_dot_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dense.1' to 'k2c_dense_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_matmul.2' to 'k2c_matmul_2'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dot.2' to 'k2c_dot_2'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_sub2idx' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.991 seconds; current allocated memory: 211.293 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.234 seconds; current allocated memory: 211.415 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 211.877 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 212.069 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.404 seconds; current allocated memory: 213.651 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.448 seconds; current allocated memory: 215.028 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_relu_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.573 seconds; current allocated memory: 215.303 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.189 seconds; current allocated memory: 215.376 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_affine_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (9.122ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'phi' operation ('k') with incoming values : ('k', WebModel.c:66) (0 ns)
	'mul' operation ('tmp_8', WebModel.c:67) (2.82 ns)
	'add' operation ('sum8', WebModel.c:67) (3.53 ns)
	'getelementptr' operation ('B_addr', WebModel.c:67) (0 ns)
	'load' operation ('B_load', WebModel.c:67) on array 'B' (2.77 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 215.648 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.255 seconds; current allocated memory: 215.855 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.309 seconds; current allocated memory: 216.109 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.506 seconds; current allocated memory: 216.408 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_matmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.336 seconds; current allocated memory: 216.750 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.258 seconds; current allocated memory: 216.950 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.405 seconds; current allocated memory: 218.519 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.666 seconds; current allocated memory: 219.958 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.679 seconds; current allocated memory: 220.369 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.412 seconds; current allocated memory: 220.669 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_matmul_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.485 seconds; current allocated memory: 221.025 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.226 seconds; current allocated memory: 221.223 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.466 seconds; current allocated memory: 222.786 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.563 seconds; current allocated memory: 224.225 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.713 seconds; current allocated memory: 225.068 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.429 seconds; current allocated memory: 225.496 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'WebModel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.494 seconds; current allocated memory: 226.035 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.715 seconds; current allocated memory: 226.651 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_sub2idx' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_mul_64s_64s_64_2_1' to 'WebModel_mul_64s_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_sub2idx'.
INFO: [HLS 200-111]  Elapsed time: 0.749 seconds; current allocated memory: 227.127 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_fadd_32ns_32ns_32_5_full_dsp_1' to 'WebModel_fadd_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_fmul_32ns_32ns_32_3_max_dsp_1' to 'WebModel_fmul_32ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_mul_mul_16s_16s_16_1_1' to 'WebModel_mul_mul_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_mac_muladd_16s_16s_16ns_16_1_1' to 'WebModel_mac_mulafYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mac_mulafYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_mul_eOg': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_matmul'.
INFO: [HLS 200-111]  Elapsed time: 0.588 seconds; current allocated memory: 227.811 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_dense_69_fwork' to 'k2c_dot_dense_69_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_udiv_64ns_64ns_64_68_seq_1' to 'WebModel_udiv_64nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_udiv_18ns_64ns_64_22_seq_1' to 'WebModel_udiv_18nibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_urem_64ns_64ns_64_68_seq_1' to 'WebModel_urem_64njbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_18nibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_64nhbi': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_urem_64njbC': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot'.
INFO: [HLS 200-111]  Elapsed time: 0.91 seconds; current allocated memory: 230.747 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_relu_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_fcmp_32ns_32ns_1_1_1' to 'WebModel_fcmp_32nkbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fcmp_32nkbM': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_relu_func'.
INFO: [HLS 200-111]  Elapsed time: 0.988 seconds; current allocated memory: 231.156 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_affine_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mac_mulafYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_mul_eOg': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_affine_matmul'.
INFO: [HLS 200-111]  Elapsed time: 0.551 seconds; current allocated memory: 231.776 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense_2'.
INFO: [HLS 200-111]  Elapsed time: 0.533 seconds; current allocated memory: 232.452 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_matmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_mul_mul_14s_14s_14_1_1' to 'WebModel_mul_mul_lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_mac_muladd_14s_14s_14ns_14_1_1' to 'WebModel_mac_mulamb6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mac_mulamb6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_mul_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_mul_lbW': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_matmul_1'.
INFO: [HLS 200-111]  Elapsed time: 0.863 seconds; current allocated memory: 233.002 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_1_dense_70_fwork' to 'k2c_dot_1_dense_7ncg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_64nhbi': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_urem_64njbC': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot_1'.
INFO: [HLS 200-111]  Elapsed time: 0.648 seconds; current allocated memory: 235.892 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense_1'.
INFO: [HLS 200-111]  Elapsed time: 0.976 seconds; current allocated memory: 236.873 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_matmul_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_mac_muladd_9s_9s_9ns_9_1_1' to 'WebModel_mac_mulaocq' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mac_mulaocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_mul_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_matmul_2'.
INFO: [HLS 200-111]  Elapsed time: 0.768 seconds; current allocated memory: 237.549 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_2_dense_71_fwork' to 'k2c_dot_2_dense_7pcA' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_64nhbi': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_urem_64njbC': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot_2'.
INFO: [HLS 200-111]  Elapsed time: 0.737 seconds; current allocated memory: 240.371 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_fdiv_32ns_32ns_32_12_1' to 'WebModel_fdiv_32nqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_fexp_32ns_32ns_32_8_full_dsp_1' to 'WebModel_fexp_32nrcU' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fdiv_32nqcK': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fexp_32nrcU': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense'.
INFO: [HLS 200-111]  Elapsed time: 1.267 seconds; current allocated memory: 241.933 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'WebModel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_ndim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_ndim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'WebModel' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'dense_69_output_arra' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_output_arra' to 'WebModel_dense_69sc4' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_69_output_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_69_output_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_69_output_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_69_output_nume' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra' to 'WebModel_dense_69tde' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_69_kernel_arra_3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra_3' to 'WebModel_dense_69udo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_bias_array' to 'WebModel_dense_69vdy' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_69_bias_array_4' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_bias_array_4' to 'WebModel_dense_69wdI' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_output_arra' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_output_arra' to 'WebModel_dense_70xdS' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_70_output_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_output_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_70_output_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_output_nume' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_kernel_arra' to 'WebModel_dense_70yd2' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_kernel_arra_1' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_kernel_arra_1' to 'WebModel_dense_70zec' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_70_kernel_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_kernel_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_70_kernel_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_kernel_nume' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_bias_array' to 'WebModel_dense_70Aem' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_bias_array_2' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_bias_array_2' to 'WebModel_dense_70Bew' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_70_bias_numel' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_bias_numel' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_kernel_arra' to 'WebModel_dense_71CeG' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_kernel_arra_0' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_kernel_arra_0' to 'WebModel_dense_71DeQ' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_71_kernel_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_71_kernel_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_71_kernel_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_71_kernel_nume' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_71_bias_numel' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_71_bias_numel' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_69_fwork' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_69_kernel_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_shap' to 'WebModel_dense_69Ee0' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_fwork' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_69_output_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_output_shap' to 'WebModel_dense_69Ffa' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_kernel_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_kernel_shap' to 'WebModel_dense_70Gfk' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_fwork' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_70_output_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_output_shap' to 'WebModel_dense_70Hfu' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_kernel_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_kernel_shap' to 'WebModel_dense_71IfE' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_bias_array' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_bias_array' to 'WebModel_dense_71JfO' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_ndim' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_address0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_we0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_d0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_address1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_we1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_d1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'WebModel'.
INFO: [HLS 200-111]  Elapsed time: 3.494 seconds; current allocated memory: 243.535 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_mul_64s_bkb_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_udiv_64nhbi_div'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_udiv_18nibs_div'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_urem_64njbC_div'
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_dense_69_g8j_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_permA_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_permB_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_1_dense_7ncg_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_2_dense_7pcA_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'WebModel_dense_69sc4_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_69tde_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_69vdy_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_70yd2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_70Aem_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_71CeG_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'WebModel_dense_69Ee0_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:11 ; elapsed = 00:00:52 . Memory (MB): peak = 342.340 ; gain = 285.777
INFO: [SYSC 207-301] Generating SystemC RTL for WebModel.
INFO: [VHDL 208-304] Generating VHDL RTL for WebModel.
INFO: [VLOG 209-307] Generating Verilog RTL for WebModel.
INFO: [HLS 200-112] Total elapsed time: 52.733 seconds; peak allocated memory: 243.535 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100tfgg676-2'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-322] Starting VHDL simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100tfgg676-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100tfgg676-2'
INFO: [HLS 200-10] Analyzing design file 'WebModel.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 101.789 ; gain = 45.410
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 101.789 ; gain = 45.410
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 139.684 ; gain = 83.305
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.2' (WebModel.c:178) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense' (WebModel.c:26) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense' (WebModel.c:35) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.1' (WebModel.c:178) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense.1' (WebModel.c:26) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.1' (WebModel.c:35) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot' (WebModel.c:178) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense.2' (WebModel.c:26) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.2' (WebModel.c:35) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 139.781 ; gain = 83.402
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (WebModel.c:126) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (WebModel.c:126) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (WebModel.c:126) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (WebModel.c:126) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (WebModel.c:126) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (WebModel.c:126) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-102] Partitioning array 'axesA' automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot' (WebModel.c:178) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.2' (WebModel.c:35) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.1' (WebModel.c:178) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.1' (WebModel.c:35) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.2' (WebModel.c:178) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense' (WebModel.c:26) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense' (WebModel.c:35) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (WebModel.c:12:9) to (WebModel.c:27:5) in function 'k2c_dense.2'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (WebModel.c:12:9) to (WebModel.c:27:5) in function 'k2c_dense.1'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (WebModel.c:12:9) to (WebModel.c:52:20) in function 'k2c_dense'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 143.234 ; gain = 86.855
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 256.570 ; gain = 200.191
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'WebModel' ...
WARNING: [SYN 201-103] Legalizing function name 'k2c_dense.2' to 'k2c_dense_2'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_matmul.1' to 'k2c_matmul_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dot.1' to 'k2c_dot_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dense.1' to 'k2c_dense_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_matmul.2' to 'k2c_matmul_2'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dot.2' to 'k2c_dot_2'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_sub2idx' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.421 seconds; current allocated memory: 211.088 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.234 seconds; current allocated memory: 211.210 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.256 seconds; current allocated memory: 211.672 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.193 seconds; current allocated memory: 211.864 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.376 seconds; current allocated memory: 213.446 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 214.789 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_relu_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.616 seconds; current allocated memory: 215.079 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.203 seconds; current allocated memory: 215.152 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_affine_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (9.122ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'phi' operation ('k') with incoming values : ('k', WebModel.c:68) (0 ns)
	'mul' operation ('tmp_1', WebModel.c:69) (2.82 ns)
	'add' operation ('sum8', WebModel.c:69) (3.53 ns)
	'getelementptr' operation ('B_addr', WebModel.c:69) (0 ns)
	'load' operation ('B_load', WebModel.c:69) on array 'B' (2.77 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.327 seconds; current allocated memory: 215.424 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.231 seconds; current allocated memory: 215.632 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 215.885 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.421 seconds; current allocated memory: 216.169 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_matmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.495 seconds; current allocated memory: 216.511 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.207 seconds; current allocated memory: 216.710 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.396 seconds; current allocated memory: 218.283 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.491 seconds; current allocated memory: 219.691 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.648 seconds; current allocated memory: 220.117 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.415 seconds; current allocated memory: 220.417 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_matmul_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.509 seconds; current allocated memory: 220.758 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.231 seconds; current allocated memory: 220.956 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.469 seconds; current allocated memory: 222.522 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.531 seconds; current allocated memory: 223.945 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.698 seconds; current allocated memory: 224.751 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.447 seconds; current allocated memory: 225.216 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'WebModel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.606 seconds; current allocated memory: 225.718 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.599 seconds; current allocated memory: 226.370 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_sub2idx' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_mul_64s_64s_64_2_1' to 'WebModel_mul_64s_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_sub2idx'.
INFO: [HLS 200-111]  Elapsed time: 0.945 seconds; current allocated memory: 226.862 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_fadd_32ns_32ns_32_5_full_dsp_1' to 'WebModel_fadd_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_fmul_32ns_32ns_32_3_max_dsp_1' to 'WebModel_fmul_32ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_mul_mul_16s_16s_16_1_1' to 'WebModel_mul_mul_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_mac_muladd_16s_16s_16ns_16_1_1' to 'WebModel_mac_mulafYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mac_mulafYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_mul_eOg': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_matmul'.
INFO: [HLS 200-111]  Elapsed time: 0.548 seconds; current allocated memory: 227.562 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_dense_69_fwork' to 'k2c_dot_dense_69_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_udiv_64ns_64ns_64_68_seq_1' to 'WebModel_udiv_64nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_udiv_18ns_64ns_64_22_seq_1' to 'WebModel_udiv_18nibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_urem_64ns_64ns_64_68_seq_1' to 'WebModel_urem_64njbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_18nibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_64nhbi': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_urem_64njbC': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot'.
INFO: [HLS 200-111]  Elapsed time: 0.853 seconds; current allocated memory: 230.413 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_relu_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_fcmp_32ns_32ns_1_1_1' to 'WebModel_fcmp_32nkbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fcmp_32nkbM': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_relu_func'.
INFO: [HLS 200-111]  Elapsed time: 0.855 seconds; current allocated memory: 230.854 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_affine_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mac_mulafYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_mul_eOg': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_affine_matmul'.
INFO: [HLS 200-111]  Elapsed time: 0.565 seconds; current allocated memory: 231.474 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense_2'.
INFO: [HLS 200-111]  Elapsed time: 0.543 seconds; current allocated memory: 232.114 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_matmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_mul_mul_14s_14s_14_1_1' to 'WebModel_mul_mul_lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_mac_muladd_14s_14s_14ns_14_1_1' to 'WebModel_mac_mulamb6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mac_mulamb6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_mul_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_mul_lbW': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_matmul_1'.
INFO: [HLS 200-111]  Elapsed time: 0.871 seconds; current allocated memory: 232.701 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_1_dense_70_fwork' to 'k2c_dot_1_dense_7ncg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_64nhbi': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_urem_64njbC': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot_1'.
INFO: [HLS 200-111]  Elapsed time: 0.673 seconds; current allocated memory: 235.559 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense_1'.
INFO: [HLS 200-111]  Elapsed time: 1.023 seconds; current allocated memory: 236.383 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_matmul_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_mac_muladd_9s_9s_9ns_9_1_1' to 'WebModel_mac_mulaocq' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mac_mulaocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_mul_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_matmul_2'.
INFO: [HLS 200-111]  Elapsed time: 0.89 seconds; current allocated memory: 237.248 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_2_dense_71_fwork' to 'k2c_dot_2_dense_7pcA' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_64nhbi': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_urem_64njbC': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot_2'.
INFO: [HLS 200-111]  Elapsed time: 0.78 seconds; current allocated memory: 240.007 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_fdiv_32ns_32ns_32_12_1' to 'WebModel_fdiv_32nqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_fexp_32ns_32ns_32_8_full_dsp_1' to 'WebModel_fexp_32nrcU' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fdiv_32nqcK': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fexp_32nrcU': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense'.
INFO: [HLS 200-111]  Elapsed time: 2.116 seconds; current allocated memory: 241.602 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'WebModel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_ndim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_ndim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'WebModel' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'dense_69_output_arra' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_output_arra' to 'WebModel_dense_69sc4' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_69_output_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_69_output_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_69_output_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_69_output_nume' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra' to 'WebModel_dense_69tde' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_69_kernel_arra_3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra_3' to 'WebModel_dense_69udo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_bias_array' to 'WebModel_dense_69vdy' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_69_bias_array_4' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_bias_array_4' to 'WebModel_dense_69wdI' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_output_arra' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_output_arra' to 'WebModel_dense_70xdS' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_70_output_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_output_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_70_output_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_output_nume' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_kernel_arra' to 'WebModel_dense_70yd2' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_kernel_arra_1' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_kernel_arra_1' to 'WebModel_dense_70zec' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_70_kernel_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_kernel_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_70_kernel_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_kernel_nume' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_bias_array' to 'WebModel_dense_70Aem' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_bias_array_2' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_bias_array_2' to 'WebModel_dense_70Bew' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_70_bias_numel' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_bias_numel' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_kernel_arra' to 'WebModel_dense_71CeG' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_kernel_arra_0' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_kernel_arra_0' to 'WebModel_dense_71DeQ' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_71_kernel_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_71_kernel_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_71_kernel_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_71_kernel_nume' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_71_bias_numel' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_71_bias_numel' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_69_fwork' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_69_kernel_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_shap' to 'WebModel_dense_69Ee0' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_fwork' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_69_output_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_output_shap' to 'WebModel_dense_69Ffa' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_kernel_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_kernel_shap' to 'WebModel_dense_70Gfk' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_fwork' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_70_output_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_output_shap' to 'WebModel_dense_70Hfu' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_kernel_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_kernel_shap' to 'WebModel_dense_71IfE' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_bias_array' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_bias_array' to 'WebModel_dense_71JfO' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_ndim' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_address0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_we0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_d0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_address1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_we1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_d1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'WebModel'.
INFO: [HLS 200-111]  Elapsed time: 3.339 seconds; current allocated memory: 243.166 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_mul_64s_bkb_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_udiv_64nhbi_div'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_udiv_18nibs_div'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_urem_64njbC_div'
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_dense_69_g8j_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_permA_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_permB_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_1_dense_7ncg_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_2_dense_7pcA_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'WebModel_dense_69sc4_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_69tde_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_69vdy_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_70yd2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_70Aem_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_71CeG_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'WebModel_dense_69Ee0_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:11 ; elapsed = 00:00:53 . Memory (MB): peak = 339.836 ; gain = 283.457
INFO: [SYSC 207-301] Generating SystemC RTL for WebModel.
INFO: [VHDL 208-304] Generating VHDL RTL for WebModel.
INFO: [VLOG 209-307] Generating Verilog RTL for WebModel.
INFO: [HLS 200-112] Total elapsed time: 53.576 seconds; peak allocated memory: 243.166 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100tfgg676-2'
INFO: [HLS 200-10] Analyzing design file 'WebModel.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 101.773 ; gain = 45.234
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 101.773 ; gain = 45.234
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 139.477 ; gain = 82.938
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.2' (WebModel.c:178) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense' (WebModel.c:26) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense' (WebModel.c:35) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.1' (WebModel.c:178) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense.1' (WebModel.c:26) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.1' (WebModel.c:35) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot' (WebModel.c:178) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense.2' (WebModel.c:26) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.2' (WebModel.c:35) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 140.539 ; gain = 84.000
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (WebModel.c:126) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-6' (WebModel.c:160) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (WebModel.c:126) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-6' (WebModel.c:160) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (WebModel.c:126) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-6' (WebModel.c:160) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (WebModel.c:126) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (WebModel.c:160) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (WebModel.c:126) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (WebModel.c:160) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (WebModel.c:126) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (WebModel.c:160) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-102] Partitioning array 'axesA' automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot' (WebModel.c:178) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.2' (WebModel.c:35) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.1' (WebModel.c:178) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.1' (WebModel.c:35) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.2' (WebModel.c:178) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense' (WebModel.c:26) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense' (WebModel.c:35) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (WebModel.c:12:9) to (WebModel.c:27:5) in function 'k2c_dense.2'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (WebModel.c:12:9) to (WebModel.c:27:5) in function 'k2c_dense.1'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (WebModel.c:12:9) to (WebModel.c:52:20) in function 'k2c_dense'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 143.297 ; gain = 86.758
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 256.629 ; gain = 200.090
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'WebModel' ...
WARNING: [SYN 201-103] Legalizing function name 'k2c_dense.2' to 'k2c_dense_2'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_matmul.1' to 'k2c_matmul_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dot.1' to 'k2c_dot_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dense.1' to 'k2c_dense_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_matmul.2' to 'k2c_matmul_2'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dot.2' to 'k2c_dot_2'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_sub2idx' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 13.619 seconds; current allocated memory: 211.269 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.137 seconds; current allocated memory: 211.391 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.231 seconds; current allocated memory: 211.853 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.179 seconds; current allocated memory: 212.045 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.371 seconds; current allocated memory: 213.626 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.407 seconds; current allocated memory: 215.004 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_relu_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.467 seconds; current allocated memory: 215.279 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.172 seconds; current allocated memory: 215.351 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_affine_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (9.122ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'phi' operation ('k') with incoming values : ('k', WebModel.c:68) (0 ns)
	'mul' operation ('tmp_5', WebModel.c:69) (2.82 ns)
	'add' operation ('sum8', WebModel.c:69) (3.53 ns)
	'getelementptr' operation ('B_addr', WebModel.c:69) (0 ns)
	'load' operation ('B_load', WebModel.c:69) on array 'B' (2.77 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.255 seconds; current allocated memory: 215.624 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.206 seconds; current allocated memory: 215.831 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.272 seconds; current allocated memory: 216.085 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.393 seconds; current allocated memory: 216.384 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_matmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.351 seconds; current allocated memory: 216.726 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.199 seconds; current allocated memory: 216.925 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.364 seconds; current allocated memory: 218.495 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.489 seconds; current allocated memory: 219.934 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.546 seconds; current allocated memory: 220.345 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.417 seconds; current allocated memory: 220.645 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_matmul_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.469 seconds; current allocated memory: 221.001 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.201 seconds; current allocated memory: 221.199 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.294 seconds; current allocated memory: 222.762 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.525 seconds; current allocated memory: 224.201 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.659 seconds; current allocated memory: 225.044 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 225.472 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'WebModel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.565 seconds; current allocated memory: 226.011 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.631 seconds; current allocated memory: 226.626 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_sub2idx' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_mul_64s_64s_64_2_1' to 'WebModel_mul_64s_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_sub2idx'.
INFO: [HLS 200-111]  Elapsed time: 0.68 seconds; current allocated memory: 227.103 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_fadd_32ns_32ns_32_5_full_dsp_1' to 'WebModel_fadd_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_fmul_32ns_32ns_32_3_max_dsp_1' to 'WebModel_fmul_32ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_mul_mul_16s_16s_16_1_1' to 'WebModel_mul_mul_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_mac_muladd_16s_16s_16ns_16_1_1' to 'WebModel_mac_mulafYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mac_mulafYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_mul_eOg': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_matmul'.
INFO: [HLS 200-111]  Elapsed time: 0.534 seconds; current allocated memory: 227.787 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_dense_69_fwork' to 'k2c_dot_dense_69_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_udiv_64ns_64ns_64_68_seq_1' to 'WebModel_udiv_64nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_udiv_18ns_64ns_64_22_seq_1' to 'WebModel_udiv_18nibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_urem_64ns_64ns_64_68_seq_1' to 'WebModel_urem_64njbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_18nibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_64nhbi': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_urem_64njbC': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot'.
INFO: [HLS 200-111]  Elapsed time: 0.607 seconds; current allocated memory: 230.723 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_relu_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_fcmp_32ns_32ns_1_1_1' to 'WebModel_fcmp_32nkbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fcmp_32nkbM': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_relu_func'.
INFO: [HLS 200-111]  Elapsed time: 0.968 seconds; current allocated memory: 231.132 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_affine_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mac_mulafYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_mul_eOg': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_affine_matmul'.
INFO: [HLS 200-111]  Elapsed time: 0.513 seconds; current allocated memory: 231.751 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense_2'.
INFO: [HLS 200-111]  Elapsed time: 0.417 seconds; current allocated memory: 232.428 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_matmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_mul_mul_14s_14s_14_1_1' to 'WebModel_mul_mul_lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_mac_muladd_14s_14s_14ns_14_1_1' to 'WebModel_mac_mulamb6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mac_mulamb6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_mul_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_mul_lbW': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_matmul_1'.
INFO: [HLS 200-111]  Elapsed time: 0.826 seconds; current allocated memory: 232.978 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_1_dense_70_fwork' to 'k2c_dot_1_dense_7ncg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_64nhbi': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_urem_64njbC': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot_1'.
INFO: [HLS 200-111]  Elapsed time: 0.739 seconds; current allocated memory: 235.868 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense_1'.
INFO: [HLS 200-111]  Elapsed time: 0.956 seconds; current allocated memory: 236.849 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_matmul_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_mac_muladd_9s_9s_9ns_9_1_1' to 'WebModel_mac_mulaocq' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mac_mulaocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_mul_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_matmul_2'.
INFO: [HLS 200-111]  Elapsed time: 0.756 seconds; current allocated memory: 237.525 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_2_dense_71_fwork' to 'k2c_dot_2_dense_7pcA' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_64nhbi': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_urem_64njbC': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot_2'.
INFO: [HLS 200-111]  Elapsed time: 0.684 seconds; current allocated memory: 240.347 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_fdiv_32ns_32ns_32_12_1' to 'WebModel_fdiv_32nqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_fexp_32ns_32ns_32_8_full_dsp_1' to 'WebModel_fexp_32nrcU' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fdiv_32nqcK': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fexp_32nrcU': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense'.
INFO: [HLS 200-111]  Elapsed time: 1.42 seconds; current allocated memory: 241.909 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'WebModel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_ndim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_ndim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'WebModel' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'dense_69_output_arra' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_output_arra' to 'WebModel_dense_69sc4' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_69_output_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_69_output_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_69_output_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_69_output_nume' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra' to 'WebModel_dense_69tde' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_69_kernel_arra_3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra_3' to 'WebModel_dense_69udo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_bias_array' to 'WebModel_dense_69vdy' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_69_bias_array_4' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_bias_array_4' to 'WebModel_dense_69wdI' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_output_arra' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_output_arra' to 'WebModel_dense_70xdS' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_70_output_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_output_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_70_output_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_output_nume' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_kernel_arra' to 'WebModel_dense_70yd2' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_kernel_arra_1' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_kernel_arra_1' to 'WebModel_dense_70zec' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_70_kernel_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_kernel_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_70_kernel_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_kernel_nume' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_bias_array' to 'WebModel_dense_70Aem' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_bias_array_2' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_bias_array_2' to 'WebModel_dense_70Bew' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_70_bias_numel' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_bias_numel' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_kernel_arra' to 'WebModel_dense_71CeG' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_kernel_arra_0' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_kernel_arra_0' to 'WebModel_dense_71DeQ' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_71_kernel_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_71_kernel_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_71_kernel_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_71_kernel_nume' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_71_bias_numel' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_71_bias_numel' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_69_fwork' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_69_kernel_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_shap' to 'WebModel_dense_69Ee0' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_fwork' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_69_output_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_output_shap' to 'WebModel_dense_69Ffa' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_kernel_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_kernel_shap' to 'WebModel_dense_70Gfk' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_fwork' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_70_output_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_output_shap' to 'WebModel_dense_70Hfu' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_kernel_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_kernel_shap' to 'WebModel_dense_71IfE' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_bias_array' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_bias_array' to 'WebModel_dense_71JfO' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_ndim' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_address0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_we0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_d0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_address1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_we1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_d1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'WebModel'.
INFO: [HLS 200-111]  Elapsed time: 3.213 seconds; current allocated memory: 243.511 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_mul_64s_bkb_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_udiv_64nhbi_div'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_udiv_18nibs_div'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_urem_64njbC_div'
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_dense_69_g8j_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_permA_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_permB_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_1_dense_7ncg_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_2_dense_7pcA_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'WebModel_dense_69sc4_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_69tde_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_69vdy_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_70yd2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_70Aem_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_71CeG_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'WebModel_dense_69Ee0_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:13 ; elapsed = 00:00:46 . Memory (MB): peak = 341.836 ; gain = 285.297
INFO: [SYSC 207-301] Generating SystemC RTL for WebModel.
INFO: [VHDL 208-304] Generating VHDL RTL for WebModel.
INFO: [VLOG 209-307] Generating Verilog RTL for WebModel.
INFO: [HLS 200-112] Total elapsed time: 46.508 seconds; peak allocated memory: 243.511 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100tfgg676-2'
INFO: [HLS 200-10] Analyzing design file 'WebModel.c' ... 
WARNING: [HLS 200-40] In file included from WebModel.c:1:
WebModel.c:243:13: error: read-only variable is not assignable
        idx /= idx1;
        ~~~ ^
1 error generated.\n
ERROR: [HLS 200-70] Compilation errors found: Pragma processor failed: In file included from WebModel.c:1:
WebModel.c:243:13: error: read-only variable is not assignable
        idx /= idx1;
        ~~~ ^
1 error generated.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100tfgg676-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100tfgg676-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100tfgg676-2'
INFO: [HLS 200-10] Analyzing design file 'WebModel.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 101.766 ; gain = 45.168
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 101.766 ; gain = 45.168
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 139.555 ; gain = 82.957
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.2' (WebModel.c:179) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense' (WebModel.c:26) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense' (WebModel.c:35) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.1' (WebModel.c:179) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense.1' (WebModel.c:26) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.1' (WebModel.c:35) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot' (WebModel.c:179) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense.2' (WebModel.c:26) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.2' (WebModel.c:35) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 140.668 ; gain = 84.070
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (WebModel.c:127) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-6' (WebModel.c:161) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (WebModel.c:127) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-6' (WebModel.c:161) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (WebModel.c:127) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-6' (WebModel.c:161) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (WebModel.c:127) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (WebModel.c:161) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (WebModel.c:127) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (WebModel.c:161) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (WebModel.c:127) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (WebModel.c:161) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-102] Partitioning array 'axesA' automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot' (WebModel.c:179) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.2' (WebModel.c:35) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.1' (WebModel.c:179) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.1' (WebModel.c:35) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.2' (WebModel.c:179) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense' (WebModel.c:26) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense' (WebModel.c:35) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (WebModel.c:12:9) to (WebModel.c:27:5) in function 'k2c_dense.2'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (WebModel.c:12:9) to (WebModel.c:27:5) in function 'k2c_dense.1'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (WebModel.c:12:9) to (WebModel.c:52:20) in function 'k2c_dense'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 143.211 ; gain = 86.613
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (WebModel.c:270:26) in function 'k2c_matmul.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (WebModel.c:267:23) in function 'k2c_matmul.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (WebModel.c:270:26) in function 'k2c_matmul.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (WebModel.c:267:23) in function 'k2c_matmul.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (WebModel.c:270:26) in function 'k2c_matmul'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (WebModel.c:267:23) in function 'k2c_matmul'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (WebModel.c:228:20) in function 'k2c_dense.2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (WebModel.c:228:20) in function 'k2c_dense.1' : 

the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (WebModel.c:228:20) in function 'k2c_dense' : 

the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2.1' (WebModel.c:67:26) in function 'k2c_affine_matmul' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (WebModel.c:64:23) in function 'k2c_affine_matmul'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 257.023 ; gain = 200.426
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'WebModel' ...
WARNING: [SYN 201-103] Legalizing function name 'k2c_dense.2' to 'k2c_dense_2'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_matmul.1' to 'k2c_matmul_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dot.1' to 'k2c_dot_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dense.1' to 'k2c_dense_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_matmul.2' to 'k2c_matmul_2'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dot.2' to 'k2c_dot_2'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_sub2idx' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 13.552 seconds; current allocated memory: 211.990 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.163 seconds; current allocated memory: 212.112 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:273) of variable 'tmp_5', WebModel.c:273 on array 'C' and 'load' operation ('C_load', WebModel.c:273) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:273) of variable 'tmp_5', WebModel.c:273 on array 'C' and 'load' operation ('C_load', WebModel.c:273) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:273) of variable 'tmp_5', WebModel.c:273 on array 'C' and 'load' operation ('C_load', WebModel.c:273) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:273) of variable 'tmp_5', WebModel.c:273 on array 'C' and 'load' operation ('C_load', WebModel.c:273) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:273) of variable 'tmp_5', WebModel.c:273 on array 'C' and 'load' operation ('C_load', WebModel.c:273) on array 'C'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 14.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('tmp_5') to 'store' operation of variable 'tmp_5' on array 'C' (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 2'.
WARNING: [SCHED 204-21] Estimated clock period (9.286ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('C_load', WebModel.c:273) on array 'C' (2.77 ns)
	'fadd' operation ('tmp_5', WebModel.c:273) (6.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.528 seconds; current allocated memory: 212.775 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.201 seconds; current allocated memory: 213.140 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.476 seconds; current allocated memory: 214.716 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.483 seconds; current allocated memory: 216.130 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_relu_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.598 seconds; current allocated memory: 216.421 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.162 seconds; current allocated memory: 216.494 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_affine_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:70) of variable 'tmp_7', WebModel.c:70 on array 'C' and 'load' operation ('C_load_1', WebModel.c:70) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:70) of variable 'tmp_7', WebModel.c:70 on array 'C' and 'load' operation ('C_load_1', WebModel.c:70) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:70) of variable 'tmp_7', WebModel.c:70 on array 'C' and 'load' operation ('C_load_1', WebModel.c:70) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:70) of variable 'tmp_7', WebModel.c:70 on array 'C' and 'load' operation ('C_load_1', WebModel.c:70) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:70) of variable 'tmp_7', WebModel.c:70 on array 'C' and 'load' operation ('C_load_1', WebModel.c:70) on array 'C'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 10.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'load' operation ('C_load_1') on array 'C' to 'fadd' operation ('tmp_7') (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 2.1'.
WARNING: [SCHED 204-21] Estimated clock period (9.286ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('C_load_1', WebModel.c:70) on array 'C' (2.77 ns)
	'fadd' operation ('tmp_7', WebModel.c:70) (6.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.524 seconds; current allocated memory: 216.852 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 217.102 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.351 seconds; current allocated memory: 217.369 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.471 seconds; current allocated memory: 217.744 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_matmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:273) of variable 'tmp_5', WebModel.c:273 on array 'C' and 'load' operation ('C_load', WebModel.c:273) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:273) of variable 'tmp_5', WebModel.c:273 on array 'C' and 'load' operation ('C_load', WebModel.c:273) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:273) of variable 'tmp_5', WebModel.c:273 on array 'C' and 'load' operation ('C_load', WebModel.c:273) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:273) of variable 'tmp_5', WebModel.c:273 on array 'C' and 'load' operation ('C_load', WebModel.c:273) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:273) of variable 'tmp_5', WebModel.c:273 on array 'C' and 'load' operation ('C_load', WebModel.c:273) on array 'C'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 14.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('tmp_5') to 'store' operation of variable 'tmp_5' on array 'C' (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 2'.
WARNING: [SCHED 204-21] Estimated clock period (9.286ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('C_load', WebModel.c:273) on array 'C' (2.77 ns)
	'fadd' operation ('tmp_5', WebModel.c:273) (6.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.778 seconds; current allocated memory: 218.341 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.246 seconds; current allocated memory: 218.708 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.491 seconds; current allocated memory: 220.293 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.531 seconds; current allocated memory: 221.748 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:232->WebModel.c:35) of variable 'tmp_4_i', WebModel.c:232->WebModel.c:35 on array 'output_array' and 'load' operation ('output_array_load', WebModel.c:232->WebModel.c:35) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:232->WebModel.c:35) of variable 'tmp_4_i', WebModel.c:232->WebModel.c:35 on array 'output_array' and 'load' operation ('output_array_load', WebModel.c:232->WebModel.c:35) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:232->WebModel.c:35) of variable 'tmp_4_i', WebModel.c:232->WebModel.c:35 on array 'output_array' and 'load' operation ('output_array_load', WebModel.c:232->WebModel.c:35) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:232->WebModel.c:35) of variable 'tmp_4_i', WebModel.c:232->WebModel.c:35 on array 'output_array' and 'load' operation ('output_array_load', WebModel.c:232->WebModel.c:35) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:232->WebModel.c:35) of variable 'tmp_4_i', WebModel.c:232->WebModel.c:35 on array 'output_array' and 'load' operation ('output_array_load', WebModel.c:232->WebModel.c:35) on array 'output_array'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 7.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'load' operation ('output_array_load') on array 'output_array' to 'fadd' operation ('tmp_4_i') (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 1.1'.
WARNING: [SCHED 204-21] Estimated clock period (9.286ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('output_array_load', WebModel.c:232->WebModel.c:35) on array 'output_array' (2.77 ns)
	'fadd' operation ('tmp_4_i', WebModel.c:232->WebModel.c:35) (6.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.892 seconds; current allocated memory: 222.216 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.543 seconds; current allocated memory: 222.600 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_matmul_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:273) of variable 'tmp_5', WebModel.c:273 on array 'C' and 'load' operation ('C_load', WebModel.c:273) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:273) of variable 'tmp_5', WebModel.c:273 on array 'C' and 'load' operation ('C_load', WebModel.c:273) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:273) of variable 'tmp_5', WebModel.c:273 on array 'C' and 'load' operation ('C_load', WebModel.c:273) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:273) of variable 'tmp_5', WebModel.c:273 on array 'C' and 'load' operation ('C_load', WebModel.c:273) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:273) of variable 'tmp_5', WebModel.c:273 on array 'C' and 'load' operation ('C_load', WebModel.c:273) on array 'C'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 12.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('tmp_5') to 'store' operation of variable 'tmp_5' on array 'C' (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 2'.
WARNING: [SCHED 204-21] Estimated clock period (9.286ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('C_load', WebModel.c:273) on array 'C' (2.77 ns)
	'fadd' operation ('tmp_5', WebModel.c:273) (6.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.921 seconds; current allocated memory: 223.183 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.272 seconds; current allocated memory: 223.507 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.436 seconds; current allocated memory: 225.107 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.604 seconds; current allocated memory: 226.561 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:232->WebModel.c:35) of variable 'tmp_4_i4', WebModel.c:232->WebModel.c:35 on array 'output_array' and 'load' operation ('output_array_load_1', WebModel.c:232->WebModel.c:35) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:232->WebModel.c:35) of variable 'tmp_4_i4', WebModel.c:232->WebModel.c:35 on array 'output_array' and 'load' operation ('output_array_load_1', WebModel.c:232->WebModel.c:35) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:232->WebModel.c:35) of variable 'tmp_4_i4', WebModel.c:232->WebModel.c:35 on array 'output_array' and 'load' operation ('output_array_load_1', WebModel.c:232->WebModel.c:35) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:232->WebModel.c:35) of variable 'tmp_4_i4', WebModel.c:232->WebModel.c:35 on array 'output_array' and 'load' operation ('output_array_load_1', WebModel.c:232->WebModel.c:35) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:232->WebModel.c:35) of variable 'tmp_4_i4', WebModel.c:232->WebModel.c:35 on array 'output_array' and 'load' operation ('output_array_load_1', WebModel.c:232->WebModel.c:35) on array 'output_array'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 7.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'load' operation ('output_array_load_1') on array 'output_array' to 'fadd' operation ('tmp_4_i4') (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 2.1'.
WARNING: [SCHED 204-21] Estimated clock period (9.286ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('output_array_load_1', WebModel.c:232->WebModel.c:35) on array 'output_array' (2.77 ns)
	'fadd' operation ('tmp_4_i4', WebModel.c:232->WebModel.c:35) (6.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.915 seconds; current allocated memory: 227.489 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.448 seconds; current allocated memory: 228.040 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'WebModel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.607 seconds; current allocated memory: 228.611 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.705 seconds; current allocated memory: 229.278 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_sub2idx' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_mul_64s_64s_64_2_1' to 'WebModel_mul_64s_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_sub2idx'.
INFO: [HLS 200-111]  Elapsed time: 0.772 seconds; current allocated memory: 229.874 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_fadd_32ns_32ns_32_5_full_dsp_1' to 'WebModel_fadd_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_fmul_32ns_32ns_32_3_max_dsp_1' to 'WebModel_fmul_32ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_mul_64ns_64ns_128_2_1' to 'WebModel_mul_64nseOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_mul_128ns_64ns_192_2_1' to 'WebModel_mul_128nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_mul_mul_16s_16s_16_1_1' to 'WebModel_mul_mul_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_mac_muladd_16s_16s_16ns_16_1_1' to 'WebModel_mac_mulahbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mac_mulahbi': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_128nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_mul_g8j': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_matmul'.
INFO: [HLS 200-111]  Elapsed time: 0.814 seconds; current allocated memory: 230.953 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_dense_69_fwork' to 'k2c_dot_dense_69_ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_udiv_64ns_64ns_64_68_seq_1' to 'WebModel_udiv_64njbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_udiv_18ns_64ns_64_22_seq_1' to 'WebModel_udiv_18nkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_urem_64ns_64ns_64_68_seq_1' to 'WebModel_urem_64nlbW' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_18nkbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_64njbC': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_urem_64nlbW': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot'.
INFO: [HLS 200-111]  Elapsed time: 1.003 seconds; current allocated memory: 233.888 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_relu_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_fcmp_32ns_32ns_1_1_1' to 'WebModel_fcmp_32nmb6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fcmp_32nmb6': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_relu_func'.
INFO: [HLS 200-111]  Elapsed time: 0.978 seconds; current allocated memory: 234.404 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_affine_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mac_mulahbi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_mul_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_affine_matmul'.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 235.187 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense_2'.
INFO: [HLS 200-111]  Elapsed time: 0.567 seconds; current allocated memory: 235.924 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_matmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_mul_mul_14s_14s_14_1_1' to 'WebModel_mul_mul_ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_mac_muladd_14s_14s_14ns_14_1_1' to 'WebModel_mac_mulaocq' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mac_mulahbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mac_mulaocq': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_128nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_mul_ncg': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_matmul_1'.
INFO: [HLS 200-111]  Elapsed time: 1.065 seconds; current allocated memory: 237.035 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_1_dense_70_fwork' to 'k2c_dot_1_dense_7pcA' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_64njbC': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_urem_64nlbW': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot_1'.
INFO: [HLS 200-111]  Elapsed time: 0.846 seconds; current allocated memory: 240.044 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense_1'.
INFO: [HLS 200-111]  Elapsed time: 1.316 seconds; current allocated memory: 241.030 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_matmul_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_mac_muladd_9s_9s_9ns_9_1_1' to 'WebModel_mac_mulaqcK' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mac_mulahbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mac_mulaqcK': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_128nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_matmul_2'.
INFO: [HLS 200-111]  Elapsed time: 0.813 seconds; current allocated memory: 242.073 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_2_dense_71_fwork' to 'k2c_dot_2_dense_7rcU' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_64njbC': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_urem_64nlbW': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot_2'.
INFO: [HLS 200-111]  Elapsed time: 0.778 seconds; current allocated memory: 245.161 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_fdiv_32ns_32ns_32_12_1' to 'WebModel_fdiv_32nsc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_fexp_32ns_32ns_32_8_full_dsp_1' to 'WebModel_fexp_32ntde' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fdiv_32nsc4': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fexp_32ntde': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense'.
INFO: [HLS 200-111]  Elapsed time: 1.197 seconds; current allocated memory: 246.673 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'WebModel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_ndim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_ndim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'WebModel' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'dense_69_output_arra' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_output_arra' to 'WebModel_dense_69udo' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_69_output_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_69_output_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_69_output_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_69_output_nume' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra' to 'WebModel_dense_69vdy' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_69_kernel_arra_3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra_3' to 'WebModel_dense_69wdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_bias_array' to 'WebModel_dense_69xdS' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_69_bias_array_4' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_bias_array_4' to 'WebModel_dense_69yd2' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_output_arra' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_output_arra' to 'WebModel_dense_70zec' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_70_output_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_output_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_70_output_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_output_nume' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_kernel_arra' to 'WebModel_dense_70Aem' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_kernel_arra_1' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_kernel_arra_1' to 'WebModel_dense_70Bew' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_70_kernel_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_kernel_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_70_kernel_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_kernel_nume' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_bias_array' to 'WebModel_dense_70CeG' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_bias_array_2' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_bias_array_2' to 'WebModel_dense_70DeQ' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_70_bias_numel' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_bias_numel' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_kernel_arra' to 'WebModel_dense_71Ee0' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_kernel_arra_0' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_kernel_arra_0' to 'WebModel_dense_71Ffa' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_71_kernel_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_71_kernel_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_71_kernel_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_71_kernel_nume' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_71_bias_numel' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_71_bias_numel' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_69_fwork' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_69_kernel_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_shap' to 'WebModel_dense_69Gfk' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_fwork' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_69_output_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_output_shap' to 'WebModel_dense_69Hfu' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_kernel_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_kernel_shap' to 'WebModel_dense_70IfE' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_fwork' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_70_output_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_output_shap' to 'WebModel_dense_70JfO' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_kernel_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_kernel_shap' to 'WebModel_dense_71KfY' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_bias_array' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_bias_array' to 'WebModel_dense_71Lf8' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_ndim' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_address0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_we0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_d0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_address1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_we1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_d1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'WebModel'.
INFO: [HLS 200-111]  Elapsed time: 3.723 seconds; current allocated memory: 248.355 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_mul_64s_bkb_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_mul_64nseOg_MulnS_1'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_mul_128nfYi_MulnS_2'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_udiv_64njbC_div'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_udiv_18nkbM_div'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_urem_64nlbW_div'
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_dense_69_ibs_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_permA_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_permB_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_1_dense_7pcA_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_2_dense_7rcU_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'WebModel_dense_69udo_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_69vdy_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'WebModel_dense_69wdI_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_69xdS_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_70Aem_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_70CeG_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_71Ee0_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'WebModel_dense_69Gfk_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:15 ; elapsed = 00:00:53 . Memory (MB): peak = 348.008 ; gain = 291.410
INFO: [SYSC 207-301] Generating SystemC RTL for WebModel.
INFO: [VHDL 208-304] Generating VHDL RTL for WebModel.
INFO: [VLOG 209-307] Generating Verilog RTL for WebModel.
INFO: [HLS 200-112] Total elapsed time: 53.384 seconds; peak allocated memory: 248.355 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100tfgg676-2'
INFO: [HLS 200-10] Analyzing design file 'WebModel.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 101.863 ; gain = 45.680
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 101.863 ; gain = 45.680
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 139.645 ; gain = 83.461
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.2' (WebModel.c:179) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense' (WebModel.c:26) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense' (WebModel.c:35) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.1' (WebModel.c:179) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense.1' (WebModel.c:26) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.1' (WebModel.c:35) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot' (WebModel.c:179) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense.2' (WebModel.c:26) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.2' (WebModel.c:35) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 140.527 ; gain = 84.344
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (WebModel.c:127) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-6' (WebModel.c:161) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (WebModel.c:127) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-6' (WebModel.c:161) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (WebModel.c:127) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-6' (WebModel.c:161) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (WebModel.c:127) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (WebModel.c:161) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (WebModel.c:127) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (WebModel.c:161) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (WebModel.c:127) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (WebModel.c:161) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-102] Partitioning array 'axesA' automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot' (WebModel.c:179) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.2' (WebModel.c:35) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.1' (WebModel.c:179) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.1' (WebModel.c:35) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.2' (WebModel.c:179) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense' (WebModel.c:26) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense' (WebModel.c:35) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (WebModel.c:12:9) to (WebModel.c:27:5) in function 'k2c_dense.2'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (WebModel.c:12:9) to (WebModel.c:27:5) in function 'k2c_dense.1'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (WebModel.c:12:9) to (WebModel.c:52:20) in function 'k2c_dense'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 144.195 ; gain = 88.012
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (WebModel.c:272:26) in function 'k2c_matmul.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (WebModel.c:269:23) in function 'k2c_matmul.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (WebModel.c:272:26) in function 'k2c_matmul.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (WebModel.c:269:23) in function 'k2c_matmul.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (WebModel.c:272:26) in function 'k2c_matmul'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (WebModel.c:269:23) in function 'k2c_matmul'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (WebModel.c:228:20) in function 'k2c_dense.2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (WebModel.c:228:20) in function 'k2c_dense.1' : 

the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (WebModel.c:228:20) in function 'k2c_dense' : 

the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2.1' (WebModel.c:67:26) in function 'k2c_affine_matmul' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (WebModel.c:64:23) in function 'k2c_affine_matmul'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 257.121 ; gain = 200.938
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'WebModel' ...
WARNING: [SYN 201-103] Legalizing function name 'k2c_dense.2' to 'k2c_dense_2'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_matmul.1' to 'k2c_matmul_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dot.1' to 'k2c_dot_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dense.1' to 'k2c_dense_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_matmul.2' to 'k2c_matmul_2'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dot.2' to 'k2c_dot_2'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_sub2idx' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 13.48 seconds; current allocated memory: 211.990 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.185 seconds; current allocated memory: 212.112 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:275) of variable 'tmp_5', WebModel.c:275 on array 'C' and 'load' operation ('C_load', WebModel.c:275) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:275) of variable 'tmp_5', WebModel.c:275 on array 'C' and 'load' operation ('C_load', WebModel.c:275) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:275) of variable 'tmp_5', WebModel.c:275 on array 'C' and 'load' operation ('C_load', WebModel.c:275) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:275) of variable 'tmp_5', WebModel.c:275 on array 'C' and 'load' operation ('C_load', WebModel.c:275) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:275) of variable 'tmp_5', WebModel.c:275 on array 'C' and 'load' operation ('C_load', WebModel.c:275) on array 'C'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 14.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('tmp_5') to 'store' operation of variable 'tmp_5' on array 'C' (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 2'.
WARNING: [SCHED 204-21] Estimated clock period (9.286ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('C_load', WebModel.c:275) on array 'C' (2.77 ns)
	'fadd' operation ('tmp_5', WebModel.c:275) (6.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.518 seconds; current allocated memory: 212.775 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.209 seconds; current allocated memory: 213.140 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.443 seconds; current allocated memory: 214.716 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.605 seconds; current allocated memory: 216.130 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_relu_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.621 seconds; current allocated memory: 216.421 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.226 seconds; current allocated memory: 216.494 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_affine_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:70) of variable 'tmp_7', WebModel.c:70 on array 'C' and 'load' operation ('C_load_1', WebModel.c:70) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:70) of variable 'tmp_7', WebModel.c:70 on array 'C' and 'load' operation ('C_load_1', WebModel.c:70) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:70) of variable 'tmp_7', WebModel.c:70 on array 'C' and 'load' operation ('C_load_1', WebModel.c:70) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:70) of variable 'tmp_7', WebModel.c:70 on array 'C' and 'load' operation ('C_load_1', WebModel.c:70) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:70) of variable 'tmp_7', WebModel.c:70 on array 'C' and 'load' operation ('C_load_1', WebModel.c:70) on array 'C'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 10.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'load' operation ('C_load_1') on array 'C' to 'fadd' operation ('tmp_7') (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 2.1'.
WARNING: [SCHED 204-21] Estimated clock period (9.286ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('C_load_1', WebModel.c:70) on array 'C' (2.77 ns)
	'fadd' operation ('tmp_7', WebModel.c:70) (6.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.482 seconds; current allocated memory: 216.852 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.185 seconds; current allocated memory: 217.102 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.386 seconds; current allocated memory: 217.369 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.406 seconds; current allocated memory: 217.744 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_matmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:275) of variable 'tmp_5', WebModel.c:275 on array 'C' and 'load' operation ('C_load', WebModel.c:275) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:275) of variable 'tmp_5', WebModel.c:275 on array 'C' and 'load' operation ('C_load', WebModel.c:275) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:275) of variable 'tmp_5', WebModel.c:275 on array 'C' and 'load' operation ('C_load', WebModel.c:275) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:275) of variable 'tmp_5', WebModel.c:275 on array 'C' and 'load' operation ('C_load', WebModel.c:275) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:275) of variable 'tmp_5', WebModel.c:275 on array 'C' and 'load' operation ('C_load', WebModel.c:275) on array 'C'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 14.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('tmp_5') to 'store' operation of variable 'tmp_5' on array 'C' (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 2'.
WARNING: [SCHED 204-21] Estimated clock period (9.286ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('C_load', WebModel.c:275) on array 'C' (2.77 ns)
	'fadd' operation ('tmp_5', WebModel.c:275) (6.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.762 seconds; current allocated memory: 218.341 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.221 seconds; current allocated memory: 218.708 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.421 seconds; current allocated memory: 220.293 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.526 seconds; current allocated memory: 221.748 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:232->WebModel.c:35) of variable 'tmp_4_i', WebModel.c:232->WebModel.c:35 on array 'output_array' and 'load' operation ('output_array_load', WebModel.c:232->WebModel.c:35) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:232->WebModel.c:35) of variable 'tmp_4_i', WebModel.c:232->WebModel.c:35 on array 'output_array' and 'load' operation ('output_array_load', WebModel.c:232->WebModel.c:35) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:232->WebModel.c:35) of variable 'tmp_4_i', WebModel.c:232->WebModel.c:35 on array 'output_array' and 'load' operation ('output_array_load', WebModel.c:232->WebModel.c:35) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:232->WebModel.c:35) of variable 'tmp_4_i', WebModel.c:232->WebModel.c:35 on array 'output_array' and 'load' operation ('output_array_load', WebModel.c:232->WebModel.c:35) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:232->WebModel.c:35) of variable 'tmp_4_i', WebModel.c:232->WebModel.c:35 on array 'output_array' and 'load' operation ('output_array_load', WebModel.c:232->WebModel.c:35) on array 'output_array'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 7.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'load' operation ('output_array_load') on array 'output_array' to 'fadd' operation ('tmp_4_i') (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 1.1'.
WARNING: [SCHED 204-21] Estimated clock period (9.286ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('output_array_load', WebModel.c:232->WebModel.c:35) on array 'output_array' (2.77 ns)
	'fadd' operation ('tmp_4_i', WebModel.c:232->WebModel.c:35) (6.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.927 seconds; current allocated memory: 222.216 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.574 seconds; current allocated memory: 222.600 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_matmul_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:275) of variable 'tmp_5', WebModel.c:275 on array 'C' and 'load' operation ('C_load', WebModel.c:275) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:275) of variable 'tmp_5', WebModel.c:275 on array 'C' and 'load' operation ('C_load', WebModel.c:275) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:275) of variable 'tmp_5', WebModel.c:275 on array 'C' and 'load' operation ('C_load', WebModel.c:275) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:275) of variable 'tmp_5', WebModel.c:275 on array 'C' and 'load' operation ('C_load', WebModel.c:275) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:275) of variable 'tmp_5', WebModel.c:275 on array 'C' and 'load' operation ('C_load', WebModel.c:275) on array 'C'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 12.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('tmp_5') to 'store' operation of variable 'tmp_5' on array 'C' (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 2'.
WARNING: [SCHED 204-21] Estimated clock period (9.286ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('C_load', WebModel.c:275) on array 'C' (2.77 ns)
	'fadd' operation ('tmp_5', WebModel.c:275) (6.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.902 seconds; current allocated memory: 223.183 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.236 seconds; current allocated memory: 223.507 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.553 seconds; current allocated memory: 225.107 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.576 seconds; current allocated memory: 226.561 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:232->WebModel.c:35) of variable 'tmp_4_i4', WebModel.c:232->WebModel.c:35 on array 'output_array' and 'load' operation ('output_array_load_1', WebModel.c:232->WebModel.c:35) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:232->WebModel.c:35) of variable 'tmp_4_i4', WebModel.c:232->WebModel.c:35 on array 'output_array' and 'load' operation ('output_array_load_1', WebModel.c:232->WebModel.c:35) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:232->WebModel.c:35) of variable 'tmp_4_i4', WebModel.c:232->WebModel.c:35 on array 'output_array' and 'load' operation ('output_array_load_1', WebModel.c:232->WebModel.c:35) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:232->WebModel.c:35) of variable 'tmp_4_i4', WebModel.c:232->WebModel.c:35 on array 'output_array' and 'load' operation ('output_array_load_1', WebModel.c:232->WebModel.c:35) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:232->WebModel.c:35) of variable 'tmp_4_i4', WebModel.c:232->WebModel.c:35 on array 'output_array' and 'load' operation ('output_array_load_1', WebModel.c:232->WebModel.c:35) on array 'output_array'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 7.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'load' operation ('output_array_load_1') on array 'output_array' to 'fadd' operation ('tmp_4_i4') (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 2.1'.
WARNING: [SCHED 204-21] Estimated clock period (9.286ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('output_array_load_1', WebModel.c:232->WebModel.c:35) on array 'output_array' (2.77 ns)
	'fadd' operation ('tmp_4_i4', WebModel.c:232->WebModel.c:35) (6.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.017 seconds; current allocated memory: 227.489 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.548 seconds; current allocated memory: 228.040 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'WebModel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.684 seconds; current allocated memory: 228.611 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.74 seconds; current allocated memory: 229.278 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_sub2idx' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_mul_64s_64s_64_2_1' to 'WebModel_mul_64s_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_sub2idx'.
INFO: [HLS 200-111]  Elapsed time: 0.888 seconds; current allocated memory: 229.874 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_fadd_32ns_32ns_32_5_full_dsp_1' to 'WebModel_fadd_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_fmul_32ns_32ns_32_3_max_dsp_1' to 'WebModel_fmul_32ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_mul_64ns_64ns_128_2_1' to 'WebModel_mul_64nseOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_mul_128ns_64ns_192_2_1' to 'WebModel_mul_128nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_mul_mul_16s_16s_16_1_1' to 'WebModel_mul_mul_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_mac_muladd_16s_16s_16ns_16_1_1' to 'WebModel_mac_mulahbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mac_mulahbi': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_128nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_mul_g8j': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_matmul'.
INFO: [HLS 200-111]  Elapsed time: 0.806 seconds; current allocated memory: 230.953 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_dense_69_fwork' to 'k2c_dot_dense_69_ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_udiv_64ns_64ns_64_68_seq_1' to 'WebModel_udiv_64njbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_udiv_18ns_64ns_64_22_seq_1' to 'WebModel_udiv_18nkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_urem_64ns_64ns_64_68_seq_1' to 'WebModel_urem_64nlbW' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_18nkbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_64njbC': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_urem_64nlbW': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot'.
INFO: [HLS 200-111]  Elapsed time: 0.946 seconds; current allocated memory: 233.888 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_relu_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_fcmp_32ns_32ns_1_1_1' to 'WebModel_fcmp_32nmb6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fcmp_32nmb6': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_relu_func'.
INFO: [HLS 200-111]  Elapsed time: 1.097 seconds; current allocated memory: 234.404 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_affine_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mac_mulahbi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_mul_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_affine_matmul'.
INFO: [HLS 200-111]  Elapsed time: 0.513 seconds; current allocated memory: 235.187 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense_2'.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 235.924 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_matmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_mul_mul_14s_14s_14_1_1' to 'WebModel_mul_mul_ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_mac_muladd_14s_14s_14ns_14_1_1' to 'WebModel_mac_mulaocq' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mac_mulahbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mac_mulaocq': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_128nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_mul_ncg': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_matmul_1'.
INFO: [HLS 200-111]  Elapsed time: 0.932 seconds; current allocated memory: 237.035 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_1_dense_70_fwork' to 'k2c_dot_1_dense_7pcA' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_64njbC': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_urem_64nlbW': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot_1'.
INFO: [HLS 200-111]  Elapsed time: 0.784 seconds; current allocated memory: 240.044 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense_1'.
INFO: [HLS 200-111]  Elapsed time: 1.028 seconds; current allocated memory: 241.030 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_matmul_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_mac_muladd_9s_9s_9ns_9_1_1' to 'WebModel_mac_mulaqcK' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mac_mulahbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mac_mulaqcK': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_128nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_matmul_2'.
INFO: [HLS 200-111]  Elapsed time: 0.945 seconds; current allocated memory: 242.073 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_2_dense_71_fwork' to 'k2c_dot_2_dense_7rcU' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_64njbC': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_urem_64nlbW': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot_2'.
INFO: [HLS 200-111]  Elapsed time: 0.913 seconds; current allocated memory: 245.161 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_fdiv_32ns_32ns_32_12_1' to 'WebModel_fdiv_32nsc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_fexp_32ns_32ns_32_8_full_dsp_1' to 'WebModel_fexp_32ntde' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fdiv_32nsc4': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fexp_32ntde': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense'.
INFO: [HLS 200-111]  Elapsed time: 1.365 seconds; current allocated memory: 246.673 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'WebModel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_ndim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_ndim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'WebModel' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'dense_69_output_arra' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_output_arra' to 'WebModel_dense_69udo' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_69_output_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_69_output_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_69_output_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_69_output_nume' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra' to 'WebModel_dense_69vdy' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_69_kernel_arra_3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra_3' to 'WebModel_dense_69wdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_bias_array' to 'WebModel_dense_69xdS' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_69_bias_array_4' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_bias_array_4' to 'WebModel_dense_69yd2' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_output_arra' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_output_arra' to 'WebModel_dense_70zec' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_70_output_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_output_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_70_output_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_output_nume' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_kernel_arra' to 'WebModel_dense_70Aem' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_kernel_arra_1' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_kernel_arra_1' to 'WebModel_dense_70Bew' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_70_kernel_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_kernel_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_70_kernel_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_kernel_nume' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_bias_array' to 'WebModel_dense_70CeG' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_bias_array_2' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_bias_array_2' to 'WebModel_dense_70DeQ' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_70_bias_numel' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_bias_numel' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_kernel_arra' to 'WebModel_dense_71Ee0' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_kernel_arra_0' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_kernel_arra_0' to 'WebModel_dense_71Ffa' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_71_kernel_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_71_kernel_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_71_kernel_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_71_kernel_nume' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_71_bias_numel' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_71_bias_numel' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_69_fwork' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_69_kernel_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_shap' to 'WebModel_dense_69Gfk' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_fwork' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_69_output_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_output_shap' to 'WebModel_dense_69Hfu' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_kernel_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_kernel_shap' to 'WebModel_dense_70IfE' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_fwork' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_70_output_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_output_shap' to 'WebModel_dense_70JfO' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_kernel_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_kernel_shap' to 'WebModel_dense_71KfY' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_bias_array' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_bias_array' to 'WebModel_dense_71Lf8' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_ndim' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_address0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_we0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_d0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_address1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_we1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_d1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'WebModel'.
INFO: [HLS 200-111]  Elapsed time: 3.328 seconds; current allocated memory: 248.355 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_mul_64s_bkb_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_mul_64nseOg_MulnS_1'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_mul_128nfYi_MulnS_2'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_udiv_64njbC_div'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_udiv_18nkbM_div'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_urem_64nlbW_div'
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_dense_69_ibs_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_permA_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_permB_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_1_dense_7pcA_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_2_dense_7rcU_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'WebModel_dense_69udo_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_69vdy_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'WebModel_dense_69wdI_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_69xdS_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_70Aem_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_70CeG_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_71Ee0_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'WebModel_dense_69Gfk_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:14 ; elapsed = 00:00:53 . Memory (MB): peak = 348.480 ; gain = 292.297
INFO: [SYSC 207-301] Generating SystemC RTL for WebModel.
INFO: [VHDL 208-304] Generating VHDL RTL for WebModel.
INFO: [VLOG 209-307] Generating Verilog RTL for WebModel.
INFO: [HLS 200-112] Total elapsed time: 52.944 seconds; peak allocated memory: 248.355 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100tfgg676-2'
INFO: [HLS 200-10] Analyzing design file 'WebModel.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 102.074 ; gain = 46.340
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 102.074 ; gain = 46.340
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 139.688 ; gain = 83.953
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.2' (WebModel.c:179) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense' (WebModel.c:26) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense' (WebModel.c:35) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.1' (WebModel.c:179) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense.1' (WebModel.c:26) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.1' (WebModel.c:35) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot' (WebModel.c:179) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense.2' (WebModel.c:26) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.2' (WebModel.c:35) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 140.082 ; gain = 84.348
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (WebModel.c:127) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-6' (WebModel.c:161) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (WebModel.c:127) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-6' (WebModel.c:161) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (WebModel.c:127) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-6' (WebModel.c:161) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (WebModel.c:127) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (WebModel.c:161) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (WebModel.c:127) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (WebModel.c:161) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (WebModel.c:127) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (WebModel.c:161) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-102] Partitioning array 'axesA' automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot' (WebModel.c:179) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.2' (WebModel.c:35) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.1' (WebModel.c:179) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.1' (WebModel.c:35) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.2' (WebModel.c:179) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense' (WebModel.c:26) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense' (WebModel.c:35) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (WebModel.c:12:9) to (WebModel.c:27:5) in function 'k2c_dense.2'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (WebModel.c:12:9) to (WebModel.c:27:5) in function 'k2c_dense.1'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (WebModel.c:12:9) to (WebModel.c:52:20) in function 'k2c_dense'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 145.090 ; gain = 89.355
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (WebModel.c:228:20) in function 'k2c_dense.2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (WebModel.c:228:20) in function 'k2c_dense.1' : 

the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (WebModel.c:228:20) in function 'k2c_dense' : 

the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2.1' (WebModel.c:67:26) in function 'k2c_affine_matmul' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (WebModel.c:64:23) in function 'k2c_affine_matmul'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 256.688 ; gain = 200.953
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'WebModel' ...
WARNING: [SYN 201-103] Legalizing function name 'k2c_dense.2' to 'k2c_dense_2'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_matmul.1' to 'k2c_matmul_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dot.1' to 'k2c_dot_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dense.1' to 'k2c_dense_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_matmul.2' to 'k2c_matmul_2'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dot.2' to 'k2c_dot_2'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_sub2idx' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 13.508 seconds; current allocated memory: 211.533 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.195 seconds; current allocated memory: 211.654 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.201 seconds; current allocated memory: 212.064 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.154 seconds; current allocated memory: 212.309 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.278 seconds; current allocated memory: 213.869 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.435 seconds; current allocated memory: 215.231 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_relu_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.404 seconds; current allocated memory: 215.521 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.134 seconds; current allocated memory: 215.594 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_affine_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:70) of variable 'tmp_7', WebModel.c:70 on array 'C' and 'load' operation ('C_load_1', WebModel.c:70) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:70) of variable 'tmp_7', WebModel.c:70 on array 'C' and 'load' operation ('C_load_1', WebModel.c:70) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:70) of variable 'tmp_7', WebModel.c:70 on array 'C' and 'load' operation ('C_load_1', WebModel.c:70) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:70) of variable 'tmp_7', WebModel.c:70 on array 'C' and 'load' operation ('C_load_1', WebModel.c:70) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:70) of variable 'tmp_7', WebModel.c:70 on array 'C' and 'load' operation ('C_load_1', WebModel.c:70) on array 'C'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 10.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'load' operation ('C_load_1') on array 'C' to 'fadd' operation ('tmp_7') (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 2.1'.
WARNING: [SCHED 204-21] Estimated clock period (9.286ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('C_load_1', WebModel.c:70) on array 'C' (2.77 ns)
	'fadd' operation ('tmp_7', WebModel.c:70) (6.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.464 seconds; current allocated memory: 215.955 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.177 seconds; current allocated memory: 216.206 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 216.472 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.363 seconds; current allocated memory: 216.795 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_matmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.326 seconds; current allocated memory: 217.137 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.201 seconds; current allocated memory: 217.336 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.387 seconds; current allocated memory: 218.942 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.709 seconds; current allocated memory: 220.345 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:232->WebModel.c:35) of variable 'tmp_4_i', WebModel.c:232->WebModel.c:35 on array 'output_array' and 'load' operation ('output_array_load', WebModel.c:232->WebModel.c:35) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:232->WebModel.c:35) of variable 'tmp_4_i', WebModel.c:232->WebModel.c:35 on array 'output_array' and 'load' operation ('output_array_load', WebModel.c:232->WebModel.c:35) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:232->WebModel.c:35) of variable 'tmp_4_i', WebModel.c:232->WebModel.c:35 on array 'output_array' and 'load' operation ('output_array_load', WebModel.c:232->WebModel.c:35) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:232->WebModel.c:35) of variable 'tmp_4_i', WebModel.c:232->WebModel.c:35 on array 'output_array' and 'load' operation ('output_array_load', WebModel.c:232->WebModel.c:35) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:232->WebModel.c:35) of variable 'tmp_4_i', WebModel.c:232->WebModel.c:35 on array 'output_array' and 'load' operation ('output_array_load', WebModel.c:232->WebModel.c:35) on array 'output_array'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 7.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'load' operation ('output_array_load') on array 'output_array' to 'fadd' operation ('tmp_4_i') (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 1.1'.
WARNING: [SCHED 204-21] Estimated clock period (9.286ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('output_array_load', WebModel.c:232->WebModel.c:35) on array 'output_array' (2.77 ns)
	'fadd' operation ('tmp_4_i', WebModel.c:232->WebModel.c:35) (6.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.294 seconds; current allocated memory: 220.844 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.055 seconds; current allocated memory: 221.176 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_matmul_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.621 seconds; current allocated memory: 221.517 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.205 seconds; current allocated memory: 221.715 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.326 seconds; current allocated memory: 223.315 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 224.717 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:232->WebModel.c:35) of variable 'tmp_4_i4', WebModel.c:232->WebModel.c:35 on array 'output_array' and 'load' operation ('output_array_load_1', WebModel.c:232->WebModel.c:35) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:232->WebModel.c:35) of variable 'tmp_4_i4', WebModel.c:232->WebModel.c:35 on array 'output_array' and 'load' operation ('output_array_load_1', WebModel.c:232->WebModel.c:35) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:232->WebModel.c:35) of variable 'tmp_4_i4', WebModel.c:232->WebModel.c:35 on array 'output_array' and 'load' operation ('output_array_load_1', WebModel.c:232->WebModel.c:35) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:232->WebModel.c:35) of variable 'tmp_4_i4', WebModel.c:232->WebModel.c:35 on array 'output_array' and 'load' operation ('output_array_load_1', WebModel.c:232->WebModel.c:35) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:232->WebModel.c:35) of variable 'tmp_4_i4', WebModel.c:232->WebModel.c:35 on array 'output_array' and 'load' operation ('output_array_load_1', WebModel.c:232->WebModel.c:35) on array 'output_array'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 7.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'load' operation ('output_array_load_1') on array 'output_array' to 'fadd' operation ('tmp_4_i4') (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 2.1'.
WARNING: [SCHED 204-21] Estimated clock period (9.286ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('output_array_load_1', WebModel.c:232->WebModel.c:35) on array 'output_array' (2.77 ns)
	'fadd' operation ('tmp_4_i4', WebModel.c:232->WebModel.c:35) (6.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.829 seconds; current allocated memory: 225.661 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.471 seconds; current allocated memory: 226.196 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'WebModel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.536 seconds; current allocated memory: 226.714 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.599 seconds; current allocated memory: 227.366 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_sub2idx' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_mul_64s_64s_64_2_1' to 'WebModel_mul_64s_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_sub2idx'.
INFO: [HLS 200-111]  Elapsed time: 0.677 seconds; current allocated memory: 227.874 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_fadd_32ns_32ns_32_5_full_dsp_1' to 'WebModel_fadd_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_fmul_32ns_32ns_32_3_max_dsp_1' to 'WebModel_fmul_32ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_mul_mul_16s_16s_16_1_1' to 'WebModel_mul_mul_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_mac_muladd_16s_16s_16ns_16_1_1' to 'WebModel_mac_mulafYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mac_mulafYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_mul_eOg': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_matmul'.
INFO: [HLS 200-111]  Elapsed time: 0.508 seconds; current allocated memory: 228.542 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_dense_69_fwork' to 'k2c_dot_dense_69_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_udiv_64ns_64ns_64_68_seq_1' to 'WebModel_udiv_64nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_udiv_18ns_64ns_64_22_seq_1' to 'WebModel_udiv_18nibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_urem_64ns_64ns_64_68_seq_1' to 'WebModel_urem_64njbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_18nibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_64nhbi': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_urem_64njbC': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot'.
INFO: [HLS 200-111]  Elapsed time: 0.656 seconds; current allocated memory: 231.478 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_relu_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_fcmp_32ns_32ns_1_1_1' to 'WebModel_fcmp_32nkbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fcmp_32nkbM': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_relu_func'.
INFO: [HLS 200-111]  Elapsed time: 0.976 seconds; current allocated memory: 231.872 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_affine_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_mul_64ns_64ns_128_2_1' to 'WebModel_mul_64nslbW' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mac_mulafYi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64nslbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_mul_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_affine_matmul'.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 232.693 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense_2'.
INFO: [HLS 200-111]  Elapsed time: 0.481 seconds; current allocated memory: 233.429 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_matmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_mul_mul_14s_14s_14_1_1' to 'WebModel_mul_mul_mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_mac_muladd_14s_14s_14ns_14_1_1' to 'WebModel_mac_mulancg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mac_mulancg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_mul_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_mul_mb6': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_matmul_1'.
INFO: [HLS 200-111]  Elapsed time: 0.799 seconds; current allocated memory: 234.040 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_1_dense_70_fwork' to 'k2c_dot_1_dense_7ocq' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_64nhbi': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_urem_64njbC': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot_1'.
INFO: [HLS 200-111]  Elapsed time: 0.585 seconds; current allocated memory: 237.083 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense_1'.
INFO: [HLS 200-111]  Elapsed time: 1.139 seconds; current allocated memory: 237.971 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_matmul_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_mac_muladd_9s_9s_9ns_9_1_1' to 'WebModel_mac_mulapcA' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mac_mulapcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_mul_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_matmul_2'.
INFO: [HLS 200-111]  Elapsed time: 0.778 seconds; current allocated memory: 238.709 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_2_dense_71_fwork' to 'k2c_dot_2_dense_7qcK' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_64nhbi': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_urem_64njbC': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot_2'.
INFO: [HLS 200-111]  Elapsed time: 0.616 seconds; current allocated memory: 241.495 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_fdiv_32ns_32ns_32_12_1' to 'WebModel_fdiv_32nrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_fexp_32ns_32ns_32_8_full_dsp_1' to 'WebModel_fexp_32nsc4' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fdiv_32nrcU': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fexp_32nsc4': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense'.
INFO: [HLS 200-111]  Elapsed time: 1.076 seconds; current allocated memory: 243.166 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'WebModel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_ndim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_ndim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'WebModel' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'dense_69_output_arra' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_output_arra' to 'WebModel_dense_69tde' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_69_output_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_69_output_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_69_output_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_69_output_nume' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra' to 'WebModel_dense_69udo' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_69_kernel_arra_3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra_3' to 'WebModel_dense_69vdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_bias_array' to 'WebModel_dense_69wdI' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_69_bias_array_4' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_bias_array_4' to 'WebModel_dense_69xdS' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_output_arra' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_output_arra' to 'WebModel_dense_70yd2' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_70_output_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_output_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_70_output_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_output_nume' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_kernel_arra' to 'WebModel_dense_70zec' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_kernel_arra_1' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_kernel_arra_1' to 'WebModel_dense_70Aem' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_70_kernel_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_kernel_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_70_kernel_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_kernel_nume' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_bias_array' to 'WebModel_dense_70Bew' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_bias_array_2' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_bias_array_2' to 'WebModel_dense_70CeG' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_70_bias_numel' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_bias_numel' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_kernel_arra' to 'WebModel_dense_71DeQ' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_kernel_arra_0' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_kernel_arra_0' to 'WebModel_dense_71Ee0' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_71_kernel_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_71_kernel_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_71_kernel_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_71_kernel_nume' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_71_bias_numel' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_71_bias_numel' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_69_fwork' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_69_kernel_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_shap' to 'WebModel_dense_69Ffa' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_fwork' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_69_output_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_output_shap' to 'WebModel_dense_69Gfk' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_kernel_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_kernel_shap' to 'WebModel_dense_70Hfu' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_fwork' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_70_output_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_output_shap' to 'WebModel_dense_70IfE' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_kernel_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_kernel_shap' to 'WebModel_dense_71JfO' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_bias_array' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_bias_array' to 'WebModel_dense_71KfY' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_ndim' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_address0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_we0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_d0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_address1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_we1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_d1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'WebModel'.
INFO: [HLS 200-111]  Elapsed time: 3.238 seconds; current allocated memory: 244.811 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_mul_64s_bkb_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_udiv_64nhbi_div'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_udiv_18nibs_div'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_urem_64njbC_div'
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_dense_69_g8j_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_permA_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_permB_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_mul_64nslbW_MulnS_1'
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_1_dense_7ocq_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_2_dense_7qcK_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'WebModel_dense_69tde_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_69udo_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'WebModel_dense_69vdy_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_69wdI_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_70zec_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_70Bew_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_71DeQ_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'WebModel_dense_69Ffa_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:07 ; elapsed = 00:00:55 . Memory (MB): peak = 343.355 ; gain = 287.621
INFO: [SYSC 207-301] Generating SystemC RTL for WebModel.
INFO: [VHDL 208-304] Generating VHDL RTL for WebModel.
INFO: [VLOG 209-307] Generating Verilog RTL for WebModel.
INFO: [HLS 200-112] Total elapsed time: 55.299 seconds; peak allocated memory: 244.811 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu190-flgb2104-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbv484-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbv484-2'
INFO: [HLS 200-10] Analyzing design file 'WebModel.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 102.594 ; gain = 46.180
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 102.594 ; gain = 46.180
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 139.781 ; gain = 83.367
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.2' (WebModel.c:179) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense' (WebModel.c:26) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense' (WebModel.c:35) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.1' (WebModel.c:179) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense.1' (WebModel.c:26) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.1' (WebModel.c:35) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot' (WebModel.c:179) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense.2' (WebModel.c:26) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.2' (WebModel.c:35) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 140.887 ; gain = 84.473
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (WebModel.c:127) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-6' (WebModel.c:161) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (WebModel.c:127) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-6' (WebModel.c:161) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (WebModel.c:127) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-6' (WebModel.c:161) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (WebModel.c:127) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (WebModel.c:161) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (WebModel.c:127) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (WebModel.c:161) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (WebModel.c:127) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (WebModel.c:161) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-102] Partitioning array 'axesA' automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot' (WebModel.c:179) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.2' (WebModel.c:35) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.1' (WebModel.c:179) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.1' (WebModel.c:35) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.2' (WebModel.c:179) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense' (WebModel.c:26) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense' (WebModel.c:35) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (WebModel.c:12:9) to (WebModel.c:27:5) in function 'k2c_dense.2'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (WebModel.c:12:9) to (WebModel.c:27:5) in function 'k2c_dense.1'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (WebModel.c:12:9) to (WebModel.c:52:20) in function 'k2c_dense'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 143.691 ; gain = 87.277
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (WebModel.c:270:29) in function 'k2c_matmul.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (WebModel.c:269:20) in function 'k2c_matmul.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (WebModel.c:270:29) in function 'k2c_matmul.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (WebModel.c:269:20) in function 'k2c_matmul.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (WebModel.c:270:29) in function 'k2c_matmul'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (WebModel.c:269:20) in function 'k2c_matmul'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (WebModel.c:228:20) in function 'k2c_dense.2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (WebModel.c:228:20) in function 'k2c_dense.1' : 

the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (WebModel.c:228:20) in function 'k2c_dense' : 

the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2.1' (WebModel.c:67:26) in function 'k2c_affine_matmul' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (WebModel.c:64:23) in function 'k2c_affine_matmul'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 257.535 ; gain = 201.121
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'WebModel' ...
WARNING: [SYN 201-103] Legalizing function name 'k2c_dense.2' to 'k2c_dense_2'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_matmul.1' to 'k2c_matmul_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dot.1' to 'k2c_dot_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dense.1' to 'k2c_dense_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_matmul.2' to 'k2c_matmul_2'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dot.2' to 'k2c_dot_2'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_sub2idx' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.387 seconds; current allocated memory: 211.979 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 212.101 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:276) of variable 'tmp_5', WebModel.c:276 on array 'C' and 'load' operation ('C_load', WebModel.c:276) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:276) of variable 'tmp_5', WebModel.c:276 on array 'C' and 'load' operation ('C_load', WebModel.c:276) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:276) of variable 'tmp_5', WebModel.c:276 on array 'C' and 'load' operation ('C_load', WebModel.c:276) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:276) of variable 'tmp_5', WebModel.c:276 on array 'C' and 'load' operation ('C_load', WebModel.c:276) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:276) of variable 'tmp_5', WebModel.c:276 on array 'C' and 'load' operation ('C_load', WebModel.c:276) on array 'C'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 12.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'load' operation ('C_load') on array 'C' to 'fadd' operation ('tmp_5') (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 2'.
WARNING: [SCHED 204-21] Estimated clock period (10.186ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('inneridx_mid1', WebModel.c:272) (2.82 ns)
	'add' operation ('sum_mid1', WebModel.c:272) (3.53 ns)
	'select' operation ('sum_cast_mid2_v', WebModel.c:274) (1.06 ns)
	'getelementptr' operation ('B_addr', WebModel.c:276) (0 ns)
	'load' operation ('B_load_3', WebModel.c:276) on array 'A' (2.77 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.265 seconds; current allocated memory: 212.733 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 213.065 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.191 seconds; current allocated memory: 214.662 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 216.076 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_relu_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.247 seconds; current allocated memory: 216.382 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.087 seconds; current allocated memory: 216.455 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_affine_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:70) of variable 'tmp_7', WebModel.c:70 on array 'C' and 'load' operation ('C_load_1', WebModel.c:70) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:70) of variable 'tmp_7', WebModel.c:70 on array 'C' and 'load' operation ('C_load_1', WebModel.c:70) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:70) of variable 'tmp_7', WebModel.c:70 on array 'C' and 'load' operation ('C_load_1', WebModel.c:70) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:70) of variable 'tmp_7', WebModel.c:70 on array 'C' and 'load' operation ('C_load_1', WebModel.c:70) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:70) of variable 'tmp_7', WebModel.c:70 on array 'C' and 'load' operation ('C_load_1', WebModel.c:70) on array 'C'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 10.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'load' operation ('C_load_1') on array 'C' to 'fadd' operation ('tmp_7') (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 2.1'.
WARNING: [SCHED 204-21] Estimated clock period (9.286ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('C_load_1', WebModel.c:70) on array 'C' (2.77 ns)
	'fadd' operation ('tmp_7', WebModel.c:70) (6.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.222 seconds; current allocated memory: 216.814 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.094 seconds; current allocated memory: 217.064 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.152 seconds; current allocated memory: 217.331 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.231 seconds; current allocated memory: 217.691 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_matmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:276) of variable 'tmp_5', WebModel.c:276 on array 'C' and 'load' operation ('C_load', WebModel.c:276) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:276) of variable 'tmp_5', WebModel.c:276 on array 'C' and 'load' operation ('C_load', WebModel.c:276) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:276) of variable 'tmp_5', WebModel.c:276 on array 'C' and 'load' operation ('C_load', WebModel.c:276) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:276) of variable 'tmp_5', WebModel.c:276 on array 'C' and 'load' operation ('C_load', WebModel.c:276) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:276) of variable 'tmp_5', WebModel.c:276 on array 'C' and 'load' operation ('C_load', WebModel.c:276) on array 'C'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 12.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'load' operation ('C_load') on array 'C' to 'fadd' operation ('tmp_5') (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 2'.
WARNING: [SCHED 204-21] Estimated clock period (9.738ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('inneridx_mid1', WebModel.c:272) (2.82 ns)
	'add' operation ('sum_mid1', WebModel.c:272) (3.53 ns)
	'select' operation ('sum_cast_mid2_v', WebModel.c:274) (0.616 ns)
	'getelementptr' operation ('B_addr', WebModel.c:276) (0 ns)
	'load' operation ('B_load_2', WebModel.c:276) on array 'B' (2.77 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.364 seconds; current allocated memory: 218.282 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.109 seconds; current allocated memory: 218.611 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.183 seconds; current allocated memory: 220.233 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.245 seconds; current allocated memory: 221.656 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:232->WebModel.c:35) of variable 'tmp_4_i', WebModel.c:232->WebModel.c:35 on array 'output_array' and 'load' operation ('output_array_load', WebModel.c:232->WebModel.c:35) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:232->WebModel.c:35) of variable 'tmp_4_i', WebModel.c:232->WebModel.c:35 on array 'output_array' and 'load' operation ('output_array_load', WebModel.c:232->WebModel.c:35) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:232->WebModel.c:35) of variable 'tmp_4_i', WebModel.c:232->WebModel.c:35 on array 'output_array' and 'load' operation ('output_array_load', WebModel.c:232->WebModel.c:35) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:232->WebModel.c:35) of variable 'tmp_4_i', WebModel.c:232->WebModel.c:35 on array 'output_array' and 'load' operation ('output_array_load', WebModel.c:232->WebModel.c:35) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:232->WebModel.c:35) of variable 'tmp_4_i', WebModel.c:232->WebModel.c:35 on array 'output_array' and 'load' operation ('output_array_load', WebModel.c:232->WebModel.c:35) on array 'output_array'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 7.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'load' operation ('output_array_load') on array 'output_array' to 'fadd' operation ('tmp_4_i') (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 1.1'.
WARNING: [SCHED 204-21] Estimated clock period (9.286ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('output_array_load', WebModel.c:232->WebModel.c:35) on array 'output_array' (2.77 ns)
	'fadd' operation ('tmp_4_i', WebModel.c:232->WebModel.c:35) (6.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.506 seconds; current allocated memory: 222.155 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.254 seconds; current allocated memory: 222.524 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_matmul_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:276) of variable 'tmp_5', WebModel.c:276 on array 'C' and 'load' operation ('C_load', WebModel.c:276) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:276) of variable 'tmp_5', WebModel.c:276 on array 'C' and 'load' operation ('C_load', WebModel.c:276) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:276) of variable 'tmp_5', WebModel.c:276 on array 'C' and 'load' operation ('C_load', WebModel.c:276) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:276) of variable 'tmp_5', WebModel.c:276 on array 'C' and 'load' operation ('C_load', WebModel.c:276) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:276) of variable 'tmp_5', WebModel.c:276 on array 'C' and 'load' operation ('C_load', WebModel.c:276) on array 'C'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 12.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'load' operation ('C_load') on array 'C' to 'fadd' operation ('tmp_5') (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 2'.
WARNING: [SCHED 204-21] Estimated clock period (10.192ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('inneridx_mid1', WebModel.c:272) (2.82 ns)
	'add' operation ('sum_mid1', WebModel.c:272) (3.53 ns)
	'select' operation ('sum_cast_mid2_v', WebModel.c:274) (1.07 ns)
	'getelementptr' operation ('B_addr', WebModel.c:276) (0 ns)
	'load' operation ('B_load_1', WebModel.c:276) on array 'B' (2.77 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.397 seconds; current allocated memory: 223.116 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.112 seconds; current allocated memory: 223.445 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.202 seconds; current allocated memory: 225.044 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.239 seconds; current allocated memory: 226.483 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:232->WebModel.c:35) of variable 'tmp_4_i4', WebModel.c:232->WebModel.c:35 on array 'output_array' and 'load' operation ('output_array_load_1', WebModel.c:232->WebModel.c:35) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:232->WebModel.c:35) of variable 'tmp_4_i4', WebModel.c:232->WebModel.c:35 on array 'output_array' and 'load' operation ('output_array_load_1', WebModel.c:232->WebModel.c:35) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:232->WebModel.c:35) of variable 'tmp_4_i4', WebModel.c:232->WebModel.c:35 on array 'output_array' and 'load' operation ('output_array_load_1', WebModel.c:232->WebModel.c:35) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:232->WebModel.c:35) of variable 'tmp_4_i4', WebModel.c:232->WebModel.c:35 on array 'output_array' and 'load' operation ('output_array_load_1', WebModel.c:232->WebModel.c:35) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:232->WebModel.c:35) of variable 'tmp_4_i4', WebModel.c:232->WebModel.c:35 on array 'output_array' and 'load' operation ('output_array_load_1', WebModel.c:232->WebModel.c:35) on array 'output_array'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 7.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'load' operation ('output_array_load_1') on array 'output_array' to 'fadd' operation ('tmp_4_i4') (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 2.1'.
WARNING: [SCHED 204-21] Estimated clock period (9.286ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('output_array_load_1', WebModel.c:232->WebModel.c:35) on array 'output_array' (2.77 ns)
	'fadd' operation ('tmp_4_i4', WebModel.c:232->WebModel.c:35) (6.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.468 seconds; current allocated memory: 227.390 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.269 seconds; current allocated memory: 227.978 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'WebModel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 228.548 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.362 seconds; current allocated memory: 229.216 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_sub2idx' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_mul_64s_64s_64_2_1' to 'WebModel_mul_64s_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_sub2idx'.
INFO: [HLS 200-111]  Elapsed time: 0.443 seconds; current allocated memory: 229.775 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_fadd_32ns_32ns_32_5_full_dsp_1' to 'WebModel_fadd_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_fmul_32ns_32ns_32_3_max_dsp_1' to 'WebModel_fmul_32ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_mul_64ns_64ns_128_2_1' to 'WebModel_mul_64nseOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_mul_128ns_64ns_192_2_1' to 'WebModel_mul_128nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_mac_muladd_16s_16s_16ns_16_1_1' to 'WebModel_mac_mulag8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_mac_muladd_16s_16s_16s_16_1_1' to 'WebModel_mac_mulahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_mul_mul_16s_16s_16_1_1' to 'WebModel_mul_mul_ibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mac_mulag8j': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mac_mulahbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_128nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_mul_ibs': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_matmul'.
INFO: [HLS 200-111]  Elapsed time: 0.374 seconds; current allocated memory: 230.811 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_dense_69_fwork' to 'k2c_dot_dense_69_jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_udiv_64ns_64ns_64_68_seq_1' to 'WebModel_udiv_64nkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_udiv_18ns_64ns_64_22_seq_1' to 'WebModel_udiv_18nlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_urem_64ns_64ns_64_68_seq_1' to 'WebModel_urem_64nmb6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_18nlbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_64nkbM': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_urem_64nmb6': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot'.
INFO: [HLS 200-111]  Elapsed time: 0.414 seconds; current allocated memory: 233.745 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_relu_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_fcmp_32ns_32ns_1_1_1' to 'WebModel_fcmp_32nncg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fcmp_32nncg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_relu_func'.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 234.193 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_affine_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mac_mulag8j': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_mul_ibs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_affine_matmul'.
INFO: [HLS 200-111]  Elapsed time: 0.243 seconds; current allocated memory: 234.998 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense_2'.
INFO: [HLS 200-111]  Elapsed time: 0.247 seconds; current allocated memory: 235.735 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_matmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_mac_muladd_14s_14s_14ns_14_1_1' to 'WebModel_mac_mulaocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_mac_muladd_14s_14s_14s_14_1_1' to 'WebModel_mac_mulapcA' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mac_mulaocq': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mac_mulapcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_128nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_mul_ibs': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_matmul_1'.
INFO: [HLS 200-111]  Elapsed time: 0.467 seconds; current allocated memory: 236.846 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_1_dense_70_fwork' to 'k2c_dot_1_dense_7qcK' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_64nkbM': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_urem_64nmb6': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot_1'.
INFO: [HLS 200-111]  Elapsed time: 0.408 seconds; current allocated memory: 239.818 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense_1'.
INFO: [HLS 200-111]  Elapsed time: 0.555 seconds; current allocated memory: 240.841 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_matmul_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_mac_muladd_9s_9s_9ns_9_1_1' to 'WebModel_mac_mularcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_mac_muladd_9s_9s_9s_9_1_1' to 'WebModel_mac_mulasc4' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mac_mularcU': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mac_mulasc4': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_128nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_mul_ibs': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_matmul_2'.
INFO: [HLS 200-111]  Elapsed time: 0.478 seconds; current allocated memory: 241.921 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_2_dense_71_fwork' to 'k2c_dot_2_dense_7tde' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_64nkbM': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_urem_64nmb6': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot_2'.
INFO: [HLS 200-111]  Elapsed time: 0.472 seconds; current allocated memory: 245.005 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_fdiv_32ns_32ns_32_12_1' to 'WebModel_fdiv_32nudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_fexp_32ns_32ns_32_8_full_dsp_1' to 'WebModel_fexp_32nvdy' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fdiv_32nudo': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fexp_32nvdy': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense'.
INFO: [HLS 200-111]  Elapsed time: 0.736 seconds; current allocated memory: 246.518 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'WebModel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_ndim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_ndim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'WebModel' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'dense_69_output_arra' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_output_arra' to 'WebModel_dense_69wdI' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_69_output_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_69_output_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_69_output_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_69_output_nume' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra' to 'WebModel_dense_69xdS' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_69_kernel_arra_3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra_3' to 'WebModel_dense_69yd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_bias_array' to 'WebModel_dense_69zec' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_69_bias_array_4' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_bias_array_4' to 'WebModel_dense_69Aem' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_output_arra' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_output_arra' to 'WebModel_dense_70Bew' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_70_output_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_output_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_70_output_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_output_nume' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_kernel_arra' to 'WebModel_dense_70CeG' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_kernel_arra_1' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_kernel_arra_1' to 'WebModel_dense_70DeQ' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_70_kernel_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_kernel_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_70_kernel_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_kernel_nume' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_bias_array' to 'WebModel_dense_70Ee0' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_bias_array_2' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_bias_array_2' to 'WebModel_dense_70Ffa' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_70_bias_numel' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_bias_numel' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_kernel_arra' to 'WebModel_dense_71Gfk' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_kernel_arra_0' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_kernel_arra_0' to 'WebModel_dense_71Hfu' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_71_kernel_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_71_kernel_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_71_kernel_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_71_kernel_nume' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_71_bias_numel' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_71_bias_numel' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_69_fwork' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_69_kernel_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_shap' to 'WebModel_dense_69IfE' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_fwork' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_69_output_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_output_shap' to 'WebModel_dense_69JfO' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_kernel_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_kernel_shap' to 'WebModel_dense_70KfY' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_fwork' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_70_output_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_output_shap' to 'WebModel_dense_70Lf8' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_kernel_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_kernel_shap' to 'WebModel_dense_71Mgi' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_bias_array' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_bias_array' to 'WebModel_dense_71Ngs' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_ndim' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_address0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_we0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_d0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_address1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_we1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_d1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'WebModel'.
INFO: [HLS 200-111]  Elapsed time: 1.834 seconds; current allocated memory: 248.165 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_mul_64s_bkb_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_mul_64nseOg_MulnS_1'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_mul_128nfYi_MulnS_2'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_udiv_64nkbM_div'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_udiv_18nlbW_div'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_urem_64nmb6_div'
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_dense_69_jbC_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_permA_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_permB_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_1_dense_7qcK_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_2_dense_7tde_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'WebModel_dense_69wdI_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_69xdS_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'WebModel_dense_69yd2_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_69zec_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_70CeG_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_70Ee0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_71Gfk_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'WebModel_dense_69IfE_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:07 ; elapsed = 00:00:29 . Memory (MB): peak = 348.051 ; gain = 291.637
INFO: [SYSC 207-301] Generating SystemC RTL for WebModel.
INFO: [VHDL 208-304] Generating VHDL RTL for WebModel.
INFO: [VLOG 209-307] Generating Verilog RTL for WebModel.
INFO: [HLS 200-112] Total elapsed time: 28.718 seconds; peak allocated memory: 248.165 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbv484-2'
INFO: [HLS 200-10] Analyzing design file 'WebModel.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 102.680 ; gain = 46.117
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 102.680 ; gain = 46.117
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 139.957 ; gain = 83.395
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.2' (WebModel.c:179) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense' (WebModel.c:26) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense' (WebModel.c:35) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.1' (WebModel.c:179) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense.1' (WebModel.c:26) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.1' (WebModel.c:35) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot' (WebModel.c:179) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense.2' (WebModel.c:26) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.2' (WebModel.c:35) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 140.027 ; gain = 83.465
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (WebModel.c:127) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-6' (WebModel.c:161) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (WebModel.c:127) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-6' (WebModel.c:161) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (WebModel.c:127) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-6' (WebModel.c:161) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (WebModel.c:127) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (WebModel.c:161) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (WebModel.c:127) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (WebModel.c:161) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (WebModel.c:127) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (WebModel.c:161) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-102] Partitioning array 'axesA' automatically.
INFO: [XFORM 203-101] Partitioning array 'dense_69_kernel_array'  in dimension 1 with a cyclic factor 10.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot' (WebModel.c:179) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.2' (WebModel.c:35) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.1' (WebModel.c:179) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.1' (WebModel.c:35) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.2' (WebModel.c:179) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense' (WebModel.c:26) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense' (WebModel.c:35) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (WebModel.c:12:9) to (WebModel.c:27:5) in function 'k2c_dense.2'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (WebModel.c:12:9) to (WebModel.c:27:5) in function 'k2c_dense.1'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (WebModel.c:12:9) to (WebModel.c:52:20) in function 'k2c_dense'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 143.398 ; gain = 86.836
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (WebModel.c:270:29) in function 'k2c_matmul.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (WebModel.c:269:20) in function 'k2c_matmul.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (WebModel.c:270:29) in function 'k2c_matmul.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (WebModel.c:269:20) in function 'k2c_matmul.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (WebModel.c:270:29) in function 'k2c_matmul'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (WebModel.c:269:20) in function 'k2c_matmul'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (WebModel.c:228:20) in function 'k2c_dense.2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (WebModel.c:228:20) in function 'k2c_dense.1' : 

the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (WebModel.c:228:20) in function 'k2c_dense' : 

the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2.1' (WebModel.c:67:26) in function 'k2c_affine_matmul' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (WebModel.c:64:23) in function 'k2c_affine_matmul'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 257.719 ; gain = 201.156
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'WebModel' ...
WARNING: [SYN 201-103] Legalizing function name 'k2c_dense.2' to 'k2c_dense_2'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_matmul.1' to 'k2c_matmul_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dot.1' to 'k2c_dot_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dense.1' to 'k2c_dense_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_matmul.2' to 'k2c_matmul_2'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dot.2' to 'k2c_dot_2'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_sub2idx' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.598 seconds; current allocated memory: 212.641 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.148 seconds; current allocated memory: 212.762 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:276) of variable 'tmp_5', WebModel.c:276 on array 'C' and 'load' operation ('C_load', WebModel.c:276) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:276) of variable 'tmp_5', WebModel.c:276 on array 'C' and 'load' operation ('C_load', WebModel.c:276) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:276) of variable 'tmp_5', WebModel.c:276 on array 'C' and 'load' operation ('C_load', WebModel.c:276) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:276) of variable 'tmp_5', WebModel.c:276 on array 'C' and 'load' operation ('C_load', WebModel.c:276) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:276) of variable 'tmp_5', WebModel.c:276 on array 'C' and 'load' operation ('C_load', WebModel.c:276) on array 'C'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 12.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'load' operation ('C_load') on array 'C' to 'fadd' operation ('tmp_5') (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 2'.
WARNING: [SCHED 204-21] Estimated clock period (10.186ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('inneridx_mid1', WebModel.c:272) (2.82 ns)
	'add' operation ('sum_mid1', WebModel.c:272) (3.53 ns)
	'select' operation ('sum_cast_mid2_v', WebModel.c:274) (1.06 ns)
	'getelementptr' operation ('B_addr', WebModel.c:276) (0 ns)
	'load' operation ('B_load_3', WebModel.c:276) on array 'A' (2.77 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 213.395 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.163 seconds; current allocated memory: 213.763 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.374 seconds; current allocated memory: 215.376 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.422 seconds; current allocated memory: 216.753 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_relu_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.462 seconds; current allocated memory: 217.059 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.158 seconds; current allocated memory: 217.169 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_affine_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:70) of variable 'tmp_7', WebModel.c:70 on array 'C' and 'load' operation ('C_load_1', WebModel.c:70) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:70) of variable 'tmp_7', WebModel.c:70 on array 'C' and 'load' operation ('C_load_1', WebModel.c:70) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:70) of variable 'tmp_7', WebModel.c:70 on array 'C' and 'load' operation ('C_load_1', WebModel.c:70) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:70) of variable 'tmp_7', WebModel.c:70 on array 'C' and 'load' operation ('C_load_1', WebModel.c:70) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:70) of variable 'tmp_7', WebModel.c:70 on array 'C' and 'load' operation ('C_load_1', WebModel.c:70) on array 'C'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 10.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'load' operation ('C_load_1') on array 'C' to 'fadd' operation ('tmp_7') (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 2.1'.
WARNING: [SCHED 204-21] Estimated clock period (9.286ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('C_load_1', WebModel.c:70) on array 'C' (2.77 ns)
	'fadd' operation ('tmp_7', WebModel.c:70) (6.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.405 seconds; current allocated memory: 217.512 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.181 seconds; current allocated memory: 217.762 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.235 seconds; current allocated memory: 217.992 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.349 seconds; current allocated memory: 218.352 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_matmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:276) of variable 'tmp_5', WebModel.c:276 on array 'C' and 'load' operation ('C_load', WebModel.c:276) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:276) of variable 'tmp_5', WebModel.c:276 on array 'C' and 'load' operation ('C_load', WebModel.c:276) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:276) of variable 'tmp_5', WebModel.c:276 on array 'C' and 'load' operation ('C_load', WebModel.c:276) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:276) of variable 'tmp_5', WebModel.c:276 on array 'C' and 'load' operation ('C_load', WebModel.c:276) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:276) of variable 'tmp_5', WebModel.c:276 on array 'C' and 'load' operation ('C_load', WebModel.c:276) on array 'C'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 12.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'load' operation ('C_load') on array 'C' to 'fadd' operation ('tmp_5') (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 2'.
WARNING: [SCHED 204-21] Estimated clock period (9.738ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('inneridx_mid1', WebModel.c:272) (2.82 ns)
	'add' operation ('sum_mid1', WebModel.c:272) (3.53 ns)
	'select' operation ('sum_cast_mid2_v', WebModel.c:274) (0.616 ns)
	'getelementptr' operation ('B_addr', WebModel.c:276) (0 ns)
	'load' operation ('B_load_2', WebModel.c:276) on array 'B' (2.77 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.565 seconds; current allocated memory: 218.980 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.159 seconds; current allocated memory: 219.309 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.275 seconds; current allocated memory: 220.931 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.336 seconds; current allocated memory: 222.349 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:232->WebModel.c:35) of variable 'tmp_4_i', WebModel.c:232->WebModel.c:35 on array 'output_array' and 'load' operation ('output_array_load', WebModel.c:232->WebModel.c:35) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:232->WebModel.c:35) of variable 'tmp_4_i', WebModel.c:232->WebModel.c:35 on array 'output_array' and 'load' operation ('output_array_load', WebModel.c:232->WebModel.c:35) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:232->WebModel.c:35) of variable 'tmp_4_i', WebModel.c:232->WebModel.c:35 on array 'output_array' and 'load' operation ('output_array_load', WebModel.c:232->WebModel.c:35) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:232->WebModel.c:35) of variable 'tmp_4_i', WebModel.c:232->WebModel.c:35 on array 'output_array' and 'load' operation ('output_array_load', WebModel.c:232->WebModel.c:35) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:232->WebModel.c:35) of variable 'tmp_4_i', WebModel.c:232->WebModel.c:35 on array 'output_array' and 'load' operation ('output_array_load', WebModel.c:232->WebModel.c:35) on array 'output_array'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 7.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'load' operation ('output_array_load') on array 'output_array' to 'fadd' operation ('tmp_4_i') (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 1.1'.
WARNING: [SCHED 204-21] Estimated clock period (9.286ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('output_array_load', WebModel.c:232->WebModel.c:35) on array 'output_array' (2.77 ns)
	'fadd' operation ('tmp_4_i', WebModel.c:232->WebModel.c:35) (6.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 222.817 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.396 seconds; current allocated memory: 223.201 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_matmul_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:276) of variable 'tmp_5', WebModel.c:276 on array 'C' and 'load' operation ('C_load', WebModel.c:276) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:276) of variable 'tmp_5', WebModel.c:276 on array 'C' and 'load' operation ('C_load', WebModel.c:276) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:276) of variable 'tmp_5', WebModel.c:276 on array 'C' and 'load' operation ('C_load', WebModel.c:276) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:276) of variable 'tmp_5', WebModel.c:276 on array 'C' and 'load' operation ('C_load', WebModel.c:276) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:276) of variable 'tmp_5', WebModel.c:276 on array 'C' and 'load' operation ('C_load', WebModel.c:276) on array 'C'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 12.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'load' operation ('C_load') on array 'C' to 'fadd' operation ('tmp_5') (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 2'.
WARNING: [SCHED 204-21] Estimated clock period (10.192ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('inneridx_mid1', WebModel.c:272) (2.82 ns)
	'add' operation ('sum_mid1', WebModel.c:272) (3.53 ns)
	'select' operation ('sum_cast_mid2_v', WebModel.c:274) (1.07 ns)
	'getelementptr' operation ('B_addr', WebModel.c:276) (0 ns)
	'load' operation ('B_load_1', WebModel.c:276) on array 'B' (2.77 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.581 seconds; current allocated memory: 223.792 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.203 seconds; current allocated memory: 224.122 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.345 seconds; current allocated memory: 225.721 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 227.175 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:232->WebModel.c:35) of variable 'tmp_4_i4', WebModel.c:232->WebModel.c:35 on array 'output_array' and 'load' operation ('output_array_load_1', WebModel.c:232->WebModel.c:35) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:232->WebModel.c:35) of variable 'tmp_4_i4', WebModel.c:232->WebModel.c:35 on array 'output_array' and 'load' operation ('output_array_load_1', WebModel.c:232->WebModel.c:35) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:232->WebModel.c:35) of variable 'tmp_4_i4', WebModel.c:232->WebModel.c:35 on array 'output_array' and 'load' operation ('output_array_load_1', WebModel.c:232->WebModel.c:35) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:232->WebModel.c:35) of variable 'tmp_4_i4', WebModel.c:232->WebModel.c:35 on array 'output_array' and 'load' operation ('output_array_load_1', WebModel.c:232->WebModel.c:35) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:232->WebModel.c:35) of variable 'tmp_4_i4', WebModel.c:232->WebModel.c:35 on array 'output_array' and 'load' operation ('output_array_load_1', WebModel.c:232->WebModel.c:35) on array 'output_array'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 7.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'load' operation ('output_array_load_1') on array 'output_array' to 'fadd' operation ('tmp_4_i4') (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 2.1'.
WARNING: [SCHED 204-21] Estimated clock period (9.286ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('output_array_load_1', WebModel.c:232->WebModel.c:35) on array 'output_array' (2.77 ns)
	'fadd' operation ('tmp_4_i4', WebModel.c:232->WebModel.c:35) (6.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.688 seconds; current allocated memory: 228.104 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.419 seconds; current allocated memory: 228.639 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'WebModel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.421 seconds; current allocated memory: 229.350 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.603 seconds; current allocated memory: 230.209 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_sub2idx' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_mul_64s_64s_64_2_1' to 'WebModel_mul_64s_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_sub2idx'.
INFO: [HLS 200-111]  Elapsed time: 0.765 seconds; current allocated memory: 230.805 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_fadd_32ns_32ns_32_5_full_dsp_1' to 'WebModel_fadd_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_fmul_32ns_32ns_32_3_max_dsp_1' to 'WebModel_fmul_32ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_mul_64ns_64ns_128_2_1' to 'WebModel_mul_64nseOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_mul_128ns_64ns_192_2_1' to 'WebModel_mul_128nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_mac_muladd_16s_16s_16ns_16_1_1' to 'WebModel_mac_mulag8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_mac_muladd_16s_16s_16s_16_1_1' to 'WebModel_mac_mulahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_mul_mul_16s_16s_16_1_1' to 'WebModel_mul_mul_ibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mac_mulag8j': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mac_mulahbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_128nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_mul_ibs': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_matmul'.
INFO: [HLS 200-111]  Elapsed time: 0.641 seconds; current allocated memory: 231.856 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_dense_69_fwork' to 'k2c_dot_dense_69_jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_udiv_64ns_64ns_64_68_seq_1' to 'WebModel_udiv_64nkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_udiv_18ns_64ns_64_22_seq_1' to 'WebModel_udiv_18nlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_urem_64ns_64ns_64_68_seq_1' to 'WebModel_urem_64nmb6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_18nlbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_64nkbM': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_urem_64nmb6': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot'.
INFO: [HLS 200-111]  Elapsed time: 0.597 seconds; current allocated memory: 234.790 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_relu_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_fcmp_32ns_32ns_1_1_1' to 'WebModel_fcmp_32nncg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fcmp_32nncg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_relu_func'.
INFO: [HLS 200-111]  Elapsed time: 0.701 seconds; current allocated memory: 235.238 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_affine_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mac_mulag8j': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_mul_ibs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_affine_matmul'.
INFO: [HLS 200-111]  Elapsed time: 0.432 seconds; current allocated memory: 236.022 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense_2'.
INFO: [HLS 200-111]  Elapsed time: 0.394 seconds; current allocated memory: 236.796 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_matmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_mac_muladd_14s_14s_14ns_14_1_1' to 'WebModel_mac_mulaocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_mac_muladd_14s_14s_14s_14_1_1' to 'WebModel_mac_mulapcA' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mac_mulaocq': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mac_mulapcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_128nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_mul_ibs': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_matmul_1'.
INFO: [HLS 200-111]  Elapsed time: 0.758 seconds; current allocated memory: 237.871 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_1_dense_70_fwork' to 'k2c_dot_1_dense_7qcK' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_64nkbM': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_urem_64nmb6': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot_1'.
INFO: [HLS 200-111]  Elapsed time: 0.566 seconds; current allocated memory: 240.879 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense_1'.
INFO: [HLS 200-111]  Elapsed time: 0.85 seconds; current allocated memory: 241.866 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_matmul_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_mac_muladd_9s_9s_9ns_9_1_1' to 'WebModel_mac_mularcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_mac_muladd_9s_9s_9s_9_1_1' to 'WebModel_mac_mulasc4' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mac_mularcU': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mac_mulasc4': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_128nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_mul_ibs': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_matmul_2'.
INFO: [HLS 200-111]  Elapsed time: 0.709 seconds; current allocated memory: 242.997 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_2_dense_71_fwork' to 'k2c_dot_2_dense_7tde' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_64nkbM': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_urem_64nmb6': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot_2'.
INFO: [HLS 200-111]  Elapsed time: 0.638 seconds; current allocated memory: 246.045 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_fdiv_32ns_32ns_32_12_1' to 'WebModel_fdiv_32nudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_fexp_32ns_32ns_32_8_full_dsp_1' to 'WebModel_fexp_32nvdy' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fdiv_32nudo': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fexp_32nvdy': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense'.
INFO: [HLS 200-111]  Elapsed time: 1.054 seconds; current allocated memory: 247.558 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'WebModel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_ndim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_ndim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'WebModel' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'dense_69_output_arra' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_output_arra' to 'WebModel_dense_69wdI' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_69_output_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_69_output_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_69_output_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_69_output_nume' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_69_kernel_arra_3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra_3' to 'WebModel_dense_69xdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_bias_array' to 'WebModel_dense_69yd2' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_69_bias_array_4' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_bias_array_4' to 'WebModel_dense_69zec' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_output_arra' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_output_arra' to 'WebModel_dense_70Aem' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_70_output_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_output_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_70_output_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_output_nume' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_kernel_arra' to 'WebModel_dense_70Bew' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_kernel_arra_1' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_kernel_arra_1' to 'WebModel_dense_70CeG' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_70_kernel_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_kernel_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_70_kernel_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_kernel_nume' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_bias_array' to 'WebModel_dense_70DeQ' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_bias_array_2' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_bias_array_2' to 'WebModel_dense_70Ee0' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_70_bias_numel' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_bias_numel' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_kernel_arra' to 'WebModel_dense_71Ffa' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_kernel_arra_0' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_kernel_arra_0' to 'WebModel_dense_71Gfk' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_71_kernel_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_71_kernel_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_71_kernel_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_71_kernel_nume' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_71_bias_numel' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_71_bias_numel' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_69_fwork' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_69_kernel_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_shap' to 'WebModel_dense_69Hfu' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_fwork' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_69_output_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_output_shap' to 'WebModel_dense_69IfE' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_kernel_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_kernel_shap' to 'WebModel_dense_70JfO' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_fwork' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_70_output_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_output_shap' to 'WebModel_dense_70KfY' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_kernel_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_kernel_shap' to 'WebModel_dense_71Lf8' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_bias_array' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_bias_array' to 'WebModel_dense_71Mgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra_9' to 'WebModel_dense_69Ngs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra_8' to 'WebModel_dense_69OgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra_7' to 'WebModel_dense_69PgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra_6' to 'WebModel_dense_69QgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra_5' to 'WebModel_dense_69Rg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra_4' to 'WebModel_dense_69Shg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra_3_5' to 'WebModel_dense_69Thq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra_2' to 'WebModel_dense_69UhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra_1' to 'WebModel_dense_69VhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra' to 'WebModel_dense_69WhU' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_ndim' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_address0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_we0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_d0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_address1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_we1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_d1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'WebModel'.
INFO: [HLS 200-111]  Elapsed time: 3.139 seconds; current allocated memory: 249.533 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_mul_64s_bkb_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_mul_64nseOg_MulnS_1'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_mul_128nfYi_MulnS_2'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_udiv_64nkbM_div'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_udiv_18nlbW_div'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_urem_64nmb6_div'
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_dense_69_jbC_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_permA_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_permB_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_1_dense_7qcK_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_2_dense_7tde_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'WebModel_dense_69wdI_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'WebModel_dense_69xdS_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_69yd2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_70Bew_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_70DeQ_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_71Ffa_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'WebModel_dense_69Hfu_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_69Ngs_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_69OgC_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_69PgM_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_69QgW_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_69Rg6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_69Shg_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_69Thq_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_69UhA_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_69VhK_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_69WhU_rom' using auto ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:12 ; elapsed = 00:00:44 . Memory (MB): peak = 337.305 ; gain = 280.742
INFO: [SYSC 207-301] Generating SystemC RTL for WebModel.
INFO: [VHDL 208-304] Generating VHDL RTL for WebModel.
INFO: [VLOG 209-307] Generating Verilog RTL for WebModel.
INFO: [HLS 200-112] Total elapsed time: 44.243 seconds; peak allocated memory: 249.533 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbv484-2'
INFO: [HLS 200-10] Analyzing design file 'WebModel.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 102.500 ; gain = 46.266
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 102.500 ; gain = 46.266
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 139.633 ; gain = 83.398
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.2' (WebModel.c:179) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense' (WebModel.c:26) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense' (WebModel.c:35) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.1' (WebModel.c:179) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense.1' (WebModel.c:26) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.1' (WebModel.c:35) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot' (WebModel.c:179) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense.2' (WebModel.c:26) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.2' (WebModel.c:35) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 140.691 ; gain = 84.457
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (WebModel.c:127) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-6' (WebModel.c:161) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (WebModel.c:127) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-6' (WebModel.c:161) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (WebModel.c:127) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-6' (WebModel.c:161) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (WebModel.c:127) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (WebModel.c:161) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (WebModel.c:127) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (WebModel.c:161) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (WebModel.c:127) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (WebModel.c:161) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-102] Partitioning array 'axesA' automatically.
INFO: [XFORM 203-101] Partitioning array 'dense_69_kernel_array'  in dimension 1 with a cyclic factor 6.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot' (WebModel.c:179) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.2' (WebModel.c:35) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.1' (WebModel.c:179) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.1' (WebModel.c:35) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.2' (WebModel.c:179) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense' (WebModel.c:26) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense' (WebModel.c:35) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (WebModel.c:12:9) to (WebModel.c:27:5) in function 'k2c_dense.2'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (WebModel.c:12:9) to (WebModel.c:27:5) in function 'k2c_dense.1'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (WebModel.c:12:9) to (WebModel.c:52:20) in function 'k2c_dense'... converting 3 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.6[4256 x float]P.i64.i64' into 'WebModel'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 143.977 ; gain = 87.742
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (WebModel.c:270:29) in function 'k2c_matmul.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (WebModel.c:269:20) in function 'k2c_matmul.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (WebModel.c:270:29) in function 'k2c_matmul.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (WebModel.c:269:20) in function 'k2c_matmul.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (WebModel.c:270:29) in function 'k2c_matmul'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (WebModel.c:269:20) in function 'k2c_matmul'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (WebModel.c:228:20) in function 'k2c_dense.2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (WebModel.c:228:20) in function 'k2c_dense.1' : 

the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (WebModel.c:228:20) in function 'k2c_dense' : 

the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2.1' (WebModel.c:67:26) in function 'k2c_affine_matmul' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (WebModel.c:64:23) in function 'k2c_affine_matmul'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 257.441 ; gain = 201.207
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'WebModel' ...
WARNING: [SYN 201-103] Legalizing function name 'k2c_dense.2' to 'k2c_dense_2'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_matmul.1' to 'k2c_matmul_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dot.1' to 'k2c_dot_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dense.1' to 'k2c_dense_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_matmul.2' to 'k2c_matmul_2'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dot.2' to 'k2c_dot_2'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_sub2idx' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.723 seconds; current allocated memory: 212.290 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.162 seconds; current allocated memory: 212.412 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:276) of variable 'tmp_5', WebModel.c:276 on array 'C' and 'load' operation ('C_load', WebModel.c:276) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:276) of variable 'tmp_5', WebModel.c:276 on array 'C' and 'load' operation ('C_load', WebModel.c:276) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:276) of variable 'tmp_5', WebModel.c:276 on array 'C' and 'load' operation ('C_load', WebModel.c:276) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:276) of variable 'tmp_5', WebModel.c:276 on array 'C' and 'load' operation ('C_load', WebModel.c:276) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:276) of variable 'tmp_5', WebModel.c:276 on array 'C' and 'load' operation ('C_load', WebModel.c:276) on array 'C'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 12.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'load' operation ('C_load') on array 'C' to 'fadd' operation ('tmp_5') (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 2'.
WARNING: [SCHED 204-21] Estimated clock period (10.186ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('inneridx_mid1', WebModel.c:272) (2.82 ns)
	'add' operation ('sum_mid1', WebModel.c:272) (3.53 ns)
	'select' operation ('sum_cast_mid2_v', WebModel.c:274) (1.06 ns)
	'getelementptr' operation ('B_addr', WebModel.c:276) (0 ns)
	'load' operation ('B_load_3', WebModel.c:276) on array 'A' (2.77 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.414 seconds; current allocated memory: 213.044 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.184 seconds; current allocated memory: 213.413 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.326 seconds; current allocated memory: 215.025 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.347 seconds; current allocated memory: 216.403 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_relu_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.438 seconds; current allocated memory: 216.709 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.148 seconds; current allocated memory: 216.818 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_affine_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:70) of variable 'tmp_7', WebModel.c:70 on array 'C' and 'load' operation ('C_load_1', WebModel.c:70) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:70) of variable 'tmp_7', WebModel.c:70 on array 'C' and 'load' operation ('C_load_1', WebModel.c:70) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:70) of variable 'tmp_7', WebModel.c:70 on array 'C' and 'load' operation ('C_load_1', WebModel.c:70) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:70) of variable 'tmp_7', WebModel.c:70 on array 'C' and 'load' operation ('C_load_1', WebModel.c:70) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:70) of variable 'tmp_7', WebModel.c:70 on array 'C' and 'load' operation ('C_load_1', WebModel.c:70) on array 'C'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 10.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'load' operation ('C_load_1') on array 'C' to 'fadd' operation ('tmp_7') (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 2.1'.
WARNING: [SCHED 204-21] Estimated clock period (9.286ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('C_load_1', WebModel.c:70) on array 'C' (2.77 ns)
	'fadd' operation ('tmp_7', WebModel.c:70) (6.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.415 seconds; current allocated memory: 217.162 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.183 seconds; current allocated memory: 217.412 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.284 seconds; current allocated memory: 217.642 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.314 seconds; current allocated memory: 218.001 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_matmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:276) of variable 'tmp_5', WebModel.c:276 on array 'C' and 'load' operation ('C_load', WebModel.c:276) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:276) of variable 'tmp_5', WebModel.c:276 on array 'C' and 'load' operation ('C_load', WebModel.c:276) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:276) of variable 'tmp_5', WebModel.c:276 on array 'C' and 'load' operation ('C_load', WebModel.c:276) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:276) of variable 'tmp_5', WebModel.c:276 on array 'C' and 'load' operation ('C_load', WebModel.c:276) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:276) of variable 'tmp_5', WebModel.c:276 on array 'C' and 'load' operation ('C_load', WebModel.c:276) on array 'C'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 12.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'load' operation ('C_load') on array 'C' to 'fadd' operation ('tmp_5') (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 2'.
WARNING: [SCHED 204-21] Estimated clock period (9.738ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('inneridx_mid1', WebModel.c:272) (2.82 ns)
	'add' operation ('sum_mid1', WebModel.c:272) (3.53 ns)
	'select' operation ('sum_cast_mid2_v', WebModel.c:274) (0.616 ns)
	'getelementptr' operation ('B_addr', WebModel.c:276) (0 ns)
	'load' operation ('B_load_2', WebModel.c:276) on array 'B' (2.77 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.571 seconds; current allocated memory: 218.629 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 218.958 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.265 seconds; current allocated memory: 220.580 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.373 seconds; current allocated memory: 221.998 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:232->WebModel.c:35) of variable 'tmp_4_i', WebModel.c:232->WebModel.c:35 on array 'output_array' and 'load' operation ('output_array_load', WebModel.c:232->WebModel.c:35) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:232->WebModel.c:35) of variable 'tmp_4_i', WebModel.c:232->WebModel.c:35 on array 'output_array' and 'load' operation ('output_array_load', WebModel.c:232->WebModel.c:35) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:232->WebModel.c:35) of variable 'tmp_4_i', WebModel.c:232->WebModel.c:35 on array 'output_array' and 'load' operation ('output_array_load', WebModel.c:232->WebModel.c:35) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:232->WebModel.c:35) of variable 'tmp_4_i', WebModel.c:232->WebModel.c:35 on array 'output_array' and 'load' operation ('output_array_load', WebModel.c:232->WebModel.c:35) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:232->WebModel.c:35) of variable 'tmp_4_i', WebModel.c:232->WebModel.c:35 on array 'output_array' and 'load' operation ('output_array_load', WebModel.c:232->WebModel.c:35) on array 'output_array'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 7.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'load' operation ('output_array_load') on array 'output_array' to 'fadd' operation ('tmp_4_i') (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 1.1'.
WARNING: [SCHED 204-21] Estimated clock period (9.286ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('output_array_load', WebModel.c:232->WebModel.c:35) on array 'output_array' (2.77 ns)
	'fadd' operation ('tmp_4_i', WebModel.c:232->WebModel.c:35) (6.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.683 seconds; current allocated memory: 222.466 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.399 seconds; current allocated memory: 222.851 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_matmul_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:276) of variable 'tmp_5', WebModel.c:276 on array 'C' and 'load' operation ('C_load', WebModel.c:276) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:276) of variable 'tmp_5', WebModel.c:276 on array 'C' and 'load' operation ('C_load', WebModel.c:276) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:276) of variable 'tmp_5', WebModel.c:276 on array 'C' and 'load' operation ('C_load', WebModel.c:276) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:276) of variable 'tmp_5', WebModel.c:276 on array 'C' and 'load' operation ('C_load', WebModel.c:276) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:276) of variable 'tmp_5', WebModel.c:276 on array 'C' and 'load' operation ('C_load', WebModel.c:276) on array 'C'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 12.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'load' operation ('C_load') on array 'C' to 'fadd' operation ('tmp_5') (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 2'.
WARNING: [SCHED 204-21] Estimated clock period (10.192ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('inneridx_mid1', WebModel.c:272) (2.82 ns)
	'add' operation ('sum_mid1', WebModel.c:272) (3.53 ns)
	'select' operation ('sum_cast_mid2_v', WebModel.c:274) (1.07 ns)
	'getelementptr' operation ('B_addr', WebModel.c:276) (0 ns)
	'load' operation ('B_load_1', WebModel.c:276) on array 'B' (2.77 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.642 seconds; current allocated memory: 223.442 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 223.771 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.354 seconds; current allocated memory: 225.370 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 226.825 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:232->WebModel.c:35) of variable 'tmp_4_i4', WebModel.c:232->WebModel.c:35 on array 'output_array' and 'load' operation ('output_array_load_1', WebModel.c:232->WebModel.c:35) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:232->WebModel.c:35) of variable 'tmp_4_i4', WebModel.c:232->WebModel.c:35 on array 'output_array' and 'load' operation ('output_array_load_1', WebModel.c:232->WebModel.c:35) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:232->WebModel.c:35) of variable 'tmp_4_i4', WebModel.c:232->WebModel.c:35 on array 'output_array' and 'load' operation ('output_array_load_1', WebModel.c:232->WebModel.c:35) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:232->WebModel.c:35) of variable 'tmp_4_i4', WebModel.c:232->WebModel.c:35 on array 'output_array' and 'load' operation ('output_array_load_1', WebModel.c:232->WebModel.c:35) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:232->WebModel.c:35) of variable 'tmp_4_i4', WebModel.c:232->WebModel.c:35 on array 'output_array' and 'load' operation ('output_array_load_1', WebModel.c:232->WebModel.c:35) on array 'output_array'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 7.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'load' operation ('output_array_load_1') on array 'output_array' to 'fadd' operation ('tmp_4_i4') (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 2.1'.
WARNING: [SCHED 204-21] Estimated clock period (9.286ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('output_array_load_1', WebModel.c:232->WebModel.c:35) on array 'output_array' (2.77 ns)
	'fadd' operation ('tmp_4_i4', WebModel.c:232->WebModel.c:35) (6.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.776 seconds; current allocated memory: 227.753 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.363 seconds; current allocated memory: 228.288 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'WebModel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.405 seconds; current allocated memory: 228.907 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.506 seconds; current allocated memory: 229.677 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_sub2idx' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_mul_64s_64s_64_2_1' to 'WebModel_mul_64s_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_sub2idx'.
INFO: [HLS 200-111]  Elapsed time: 0.702 seconds; current allocated memory: 230.274 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_fadd_32ns_32ns_32_5_full_dsp_1' to 'WebModel_fadd_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_fmul_32ns_32ns_32_3_max_dsp_1' to 'WebModel_fmul_32ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_mul_64ns_64ns_128_2_1' to 'WebModel_mul_64nseOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_mul_128ns_64ns_192_2_1' to 'WebModel_mul_128nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_mac_muladd_16s_16s_16ns_16_1_1' to 'WebModel_mac_mulag8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_mac_muladd_16s_16s_16s_16_1_1' to 'WebModel_mac_mulahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_mul_mul_16s_16s_16_1_1' to 'WebModel_mul_mul_ibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mac_mulag8j': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mac_mulahbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_128nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_mul_ibs': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_matmul'.
INFO: [HLS 200-111]  Elapsed time: 0.699 seconds; current allocated memory: 231.325 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_dense_69_fwork' to 'k2c_dot_dense_69_jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_udiv_64ns_64ns_64_68_seq_1' to 'WebModel_udiv_64nkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_udiv_18ns_64ns_64_22_seq_1' to 'WebModel_udiv_18nlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_urem_64ns_64ns_64_68_seq_1' to 'WebModel_urem_64nmb6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_18nlbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_64nkbM': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_urem_64nmb6': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot'.
INFO: [HLS 200-111]  Elapsed time: 0.671 seconds; current allocated memory: 234.259 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_relu_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_fcmp_32ns_32ns_1_1_1' to 'WebModel_fcmp_32nncg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fcmp_32nncg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_relu_func'.
INFO: [HLS 200-111]  Elapsed time: 0.686 seconds; current allocated memory: 234.691 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_affine_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mac_mulag8j': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_mul_ibs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_affine_matmul'.
INFO: [HLS 200-111]  Elapsed time: 0.422 seconds; current allocated memory: 235.543 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense_2'.
INFO: [HLS 200-111]  Elapsed time: 0.426 seconds; current allocated memory: 236.280 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_matmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_mac_muladd_14s_14s_14ns_14_1_1' to 'WebModel_mac_mulaocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_mac_muladd_14s_14s_14s_14_1_1' to 'WebModel_mac_mulapcA' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mac_mulaocq': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mac_mulapcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_128nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_mul_ibs': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_matmul_1'.
INFO: [HLS 200-111]  Elapsed time: 0.702 seconds; current allocated memory: 237.392 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_1_dense_70_fwork' to 'k2c_dot_1_dense_7qcK' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_64nkbM': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_urem_64nmb6': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot_1'.
INFO: [HLS 200-111]  Elapsed time: 0.532 seconds; current allocated memory: 240.363 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense_1'.
INFO: [HLS 200-111]  Elapsed time: 0.778 seconds; current allocated memory: 241.387 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_matmul_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_mac_muladd_9s_9s_9ns_9_1_1' to 'WebModel_mac_mularcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_mac_muladd_9s_9s_9s_9_1_1' to 'WebModel_mac_mulasc4' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mac_mularcU': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mac_mulasc4': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_128nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_mul_ibs': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_matmul_2'.
INFO: [HLS 200-111]  Elapsed time: 0.751 seconds; current allocated memory: 242.466 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_2_dense_71_fwork' to 'k2c_dot_2_dense_7tde' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_64nkbM': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_urem_64nmb6': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot_2'.
INFO: [HLS 200-111]  Elapsed time: 0.653 seconds; current allocated memory: 245.513 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_fdiv_32ns_32ns_32_12_1' to 'WebModel_fdiv_32nudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_fexp_32ns_32ns_32_8_full_dsp_1' to 'WebModel_fexp_32nvdy' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fdiv_32nudo': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fexp_32nvdy': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense'.
INFO: [HLS 200-111]  Elapsed time: 0.968 seconds; current allocated memory: 247.063 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'WebModel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_ndim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_ndim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'WebModel' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'dense_69_output_arra' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_output_arra' to 'WebModel_dense_69wdI' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_69_output_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_69_output_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_69_output_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_69_output_nume' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_69_kernel_arra' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra' to 'WebModel_dense_69xdS' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_69_kernel_arra_5' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra_5' to 'WebModel_dense_69yd2' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_69_kernel_arra_4' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra_4' to 'WebModel_dense_69zec' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_69_kernel_arra_3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra_3' to 'WebModel_dense_69Aem' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_69_kernel_arra_2' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra_2' to 'WebModel_dense_69Bew' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_69_kernel_arra_1' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra_1' to 'WebModel_dense_69CeG' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_69_kernel_arra_6' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra_6' to 'WebModel_dense_69DeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_bias_array' to 'WebModel_dense_69Ee0' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_69_bias_array_7' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_bias_array_7' to 'WebModel_dense_69Ffa' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_output_arra' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_output_arra' to 'WebModel_dense_70Gfk' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_70_output_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_output_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_70_output_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_output_nume' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_kernel_arra' to 'WebModel_dense_70Hfu' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_kernel_arra_1' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_kernel_arra_1' to 'WebModel_dense_70IfE' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_70_kernel_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_kernel_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_70_kernel_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_kernel_nume' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_bias_array' to 'WebModel_dense_70JfO' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_bias_array_2' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_bias_array_2' to 'WebModel_dense_70KfY' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_70_bias_numel' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_bias_numel' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_kernel_arra' to 'WebModel_dense_71Lf8' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_kernel_arra_0' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_kernel_arra_0' to 'WebModel_dense_71Mgi' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_71_kernel_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_71_kernel_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_71_kernel_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_71_kernel_nume' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_71_bias_numel' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_71_bias_numel' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_69_fwork' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_69_kernel_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_shap' to 'WebModel_dense_69Ngs' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_fwork' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_69_output_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_output_shap' to 'WebModel_dense_69OgC' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_kernel_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_kernel_shap' to 'WebModel_dense_70PgM' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_fwork' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_70_output_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_output_shap' to 'WebModel_dense_70QgW' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_kernel_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_kernel_shap' to 'WebModel_dense_71Rg6' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_bias_array' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_bias_array' to 'WebModel_dense_71Shg' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_ndim' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_address0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_we0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_d0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_address1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_we1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_d1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'WebModel'.
INFO: [HLS 200-111]  Elapsed time: 3.257 seconds; current allocated memory: 248.920 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_mul_64s_bkb_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_mul_64nseOg_MulnS_1'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_mul_128nfYi_MulnS_2'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_udiv_64nkbM_div'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_udiv_18nlbW_div'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_urem_64nmb6_div'
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_dense_69_jbC_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_permA_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_permB_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_1_dense_7qcK_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_2_dense_7tde_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'WebModel_dense_69wdI_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_69xdS_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_69yd2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_69zec_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_69Aem_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_69Bew_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_69CeG_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'WebModel_dense_69DeQ_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_69Ee0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_70Hfu_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_70JfO_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_71Lf8_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'WebModel_dense_69Ngs_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:13 ; elapsed = 00:00:43 . Memory (MB): peak = 336.305 ; gain = 280.070
INFO: [SYSC 207-301] Generating SystemC RTL for WebModel.
INFO: [VHDL 208-304] Generating VHDL RTL for WebModel.
INFO: [VLOG 209-307] Generating Verilog RTL for WebModel.
INFO: [HLS 200-112] Total elapsed time: 43.069 seconds; peak allocated memory: 248.920 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbv484-2'
INFO: [HLS 200-10] Analyzing design file 'WebModel.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 102.375 ; gain = 46.453
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 102.375 ; gain = 46.453
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 139.691 ; gain = 83.770
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.2' (WebModel.c:179) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense' (WebModel.c:26) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense' (WebModel.c:35) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.1' (WebModel.c:179) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense.1' (WebModel.c:26) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.1' (WebModel.c:35) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot' (WebModel.c:179) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense.2' (WebModel.c:26) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.2' (WebModel.c:35) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 139.691 ; gain = 83.770
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (WebModel.c:127) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-6' (WebModel.c:161) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (WebModel.c:127) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-6' (WebModel.c:161) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (WebModel.c:127) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-6' (WebModel.c:161) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (WebModel.c:127) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (WebModel.c:161) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (WebModel.c:127) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (WebModel.c:161) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (WebModel.c:127) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (WebModel.c:161) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-102] Partitioning array 'axesA' automatically.
INFO: [XFORM 203-101] Partitioning array 'dense_69_kernel_array'  in dimension 1 with a block factor 3.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot' (WebModel.c:179) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.2' (WebModel.c:35) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.1' (WebModel.c:179) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.1' (WebModel.c:35) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.2' (WebModel.c:179) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense' (WebModel.c:26) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense' (WebModel.c:35) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (WebModel.c:12:9) to (WebModel.c:27:5) in function 'k2c_dense.2'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (WebModel.c:12:9) to (WebModel.c:27:5) in function 'k2c_dense.1'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (WebModel.c:12:9) to (WebModel.c:52:20) in function 'k2c_dense'... converting 3 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.3[8512 x float]P.i64.i64' into 'WebModel'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 144.207 ; gain = 88.285
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (WebModel.c:270:29) in function 'k2c_matmul.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (WebModel.c:269:20) in function 'k2c_matmul.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (WebModel.c:270:29) in function 'k2c_matmul.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (WebModel.c:269:20) in function 'k2c_matmul.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (WebModel.c:270:29) in function 'k2c_matmul'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (WebModel.c:269:20) in function 'k2c_matmul'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (WebModel.c:228:20) in function 'k2c_dense.2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (WebModel.c:228:20) in function 'k2c_dense.1' : 

the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (WebModel.c:228:20) in function 'k2c_dense' : 

the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2.1' (WebModel.c:67:26) in function 'k2c_affine_matmul' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (WebModel.c:64:23) in function 'k2c_affine_matmul'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 256.895 ; gain = 200.973
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'WebModel' ...
WARNING: [SYN 201-103] Legalizing function name 'k2c_dense.2' to 'k2c_dense_2'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_matmul.1' to 'k2c_matmul_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dot.1' to 'k2c_dot_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dense.1' to 'k2c_dense_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_matmul.2' to 'k2c_matmul_2'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dot.2' to 'k2c_dot_2'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_sub2idx' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.862 seconds; current allocated memory: 212.188 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.176 seconds; current allocated memory: 212.309 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:276) of variable 'tmp_5', WebModel.c:276 on array 'C' and 'load' operation ('C_load', WebModel.c:276) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:276) of variable 'tmp_5', WebModel.c:276 on array 'C' and 'load' operation ('C_load', WebModel.c:276) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:276) of variable 'tmp_5', WebModel.c:276 on array 'C' and 'load' operation ('C_load', WebModel.c:276) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:276) of variable 'tmp_5', WebModel.c:276 on array 'C' and 'load' operation ('C_load', WebModel.c:276) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:276) of variable 'tmp_5', WebModel.c:276 on array 'C' and 'load' operation ('C_load', WebModel.c:276) on array 'C'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 12.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'load' operation ('C_load') on array 'C' to 'fadd' operation ('tmp_5') (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 2'.
WARNING: [SCHED 204-21] Estimated clock period (10.186ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('inneridx_mid1', WebModel.c:272) (2.82 ns)
	'add' operation ('sum_mid1', WebModel.c:272) (3.53 ns)
	'select' operation ('sum_cast_mid2_v', WebModel.c:274) (1.06 ns)
	'getelementptr' operation ('B_addr', WebModel.c:276) (0 ns)
	'load' operation ('B_load_3', WebModel.c:276) on array 'A' (2.77 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 212.942 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 213.310 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 214.923 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 216.300 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_relu_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.399 seconds; current allocated memory: 216.606 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.163 seconds; current allocated memory: 216.716 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_affine_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:70) of variable 'tmp_7', WebModel.c:70 on array 'C' and 'load' operation ('C_load_1', WebModel.c:70) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:70) of variable 'tmp_7', WebModel.c:70 on array 'C' and 'load' operation ('C_load_1', WebModel.c:70) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:70) of variable 'tmp_7', WebModel.c:70 on array 'C' and 'load' operation ('C_load_1', WebModel.c:70) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:70) of variable 'tmp_7', WebModel.c:70 on array 'C' and 'load' operation ('C_load_1', WebModel.c:70) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:70) of variable 'tmp_7', WebModel.c:70 on array 'C' and 'load' operation ('C_load_1', WebModel.c:70) on array 'C'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 10.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'load' operation ('C_load_1') on array 'C' to 'fadd' operation ('tmp_7') (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 2.1'.
WARNING: [SCHED 204-21] Estimated clock period (9.286ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('C_load_1', WebModel.c:70) on array 'C' (2.77 ns)
	'fadd' operation ('tmp_7', WebModel.c:70) (6.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.414 seconds; current allocated memory: 217.059 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.172 seconds; current allocated memory: 217.310 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.226 seconds; current allocated memory: 217.539 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 217.899 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_matmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:276) of variable 'tmp_5', WebModel.c:276 on array 'C' and 'load' operation ('C_load', WebModel.c:276) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:276) of variable 'tmp_5', WebModel.c:276 on array 'C' and 'load' operation ('C_load', WebModel.c:276) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:276) of variable 'tmp_5', WebModel.c:276 on array 'C' and 'load' operation ('C_load', WebModel.c:276) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:276) of variable 'tmp_5', WebModel.c:276 on array 'C' and 'load' operation ('C_load', WebModel.c:276) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:276) of variable 'tmp_5', WebModel.c:276 on array 'C' and 'load' operation ('C_load', WebModel.c:276) on array 'C'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 12.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'load' operation ('C_load') on array 'C' to 'fadd' operation ('tmp_5') (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 2'.
WARNING: [SCHED 204-21] Estimated clock period (9.738ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('inneridx_mid1', WebModel.c:272) (2.82 ns)
	'add' operation ('sum_mid1', WebModel.c:272) (3.53 ns)
	'select' operation ('sum_cast_mid2_v', WebModel.c:274) (0.616 ns)
	'getelementptr' operation ('B_addr', WebModel.c:276) (0 ns)
	'load' operation ('B_load_2', WebModel.c:276) on array 'B' (2.77 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.596 seconds; current allocated memory: 218.527 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.193 seconds; current allocated memory: 218.856 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.322 seconds; current allocated memory: 220.478 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.334 seconds; current allocated memory: 221.896 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:232->WebModel.c:35) of variable 'tmp_4_i', WebModel.c:232->WebModel.c:35 on array 'output_array' and 'load' operation ('output_array_load', WebModel.c:232->WebModel.c:35) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:232->WebModel.c:35) of variable 'tmp_4_i', WebModel.c:232->WebModel.c:35 on array 'output_array' and 'load' operation ('output_array_load', WebModel.c:232->WebModel.c:35) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:232->WebModel.c:35) of variable 'tmp_4_i', WebModel.c:232->WebModel.c:35 on array 'output_array' and 'load' operation ('output_array_load', WebModel.c:232->WebModel.c:35) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:232->WebModel.c:35) of variable 'tmp_4_i', WebModel.c:232->WebModel.c:35 on array 'output_array' and 'load' operation ('output_array_load', WebModel.c:232->WebModel.c:35) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:232->WebModel.c:35) of variable 'tmp_4_i', WebModel.c:232->WebModel.c:35 on array 'output_array' and 'load' operation ('output_array_load', WebModel.c:232->WebModel.c:35) on array 'output_array'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 7.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'load' operation ('output_array_load') on array 'output_array' to 'fadd' operation ('tmp_4_i') (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 1.1'.
WARNING: [SCHED 204-21] Estimated clock period (9.286ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('output_array_load', WebModel.c:232->WebModel.c:35) on array 'output_array' (2.77 ns)
	'fadd' operation ('tmp_4_i', WebModel.c:232->WebModel.c:35) (6.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.634 seconds; current allocated memory: 222.364 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.387 seconds; current allocated memory: 222.748 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_matmul_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:276) of variable 'tmp_5', WebModel.c:276 on array 'C' and 'load' operation ('C_load', WebModel.c:276) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:276) of variable 'tmp_5', WebModel.c:276 on array 'C' and 'load' operation ('C_load', WebModel.c:276) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:276) of variable 'tmp_5', WebModel.c:276 on array 'C' and 'load' operation ('C_load', WebModel.c:276) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:276) of variable 'tmp_5', WebModel.c:276 on array 'C' and 'load' operation ('C_load', WebModel.c:276) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:276) of variable 'tmp_5', WebModel.c:276 on array 'C' and 'load' operation ('C_load', WebModel.c:276) on array 'C'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 12.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'load' operation ('C_load') on array 'C' to 'fadd' operation ('tmp_5') (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 2'.
WARNING: [SCHED 204-21] Estimated clock period (10.192ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('inneridx_mid1', WebModel.c:272) (2.82 ns)
	'add' operation ('sum_mid1', WebModel.c:272) (3.53 ns)
	'select' operation ('sum_cast_mid2_v', WebModel.c:274) (1.07 ns)
	'getelementptr' operation ('B_addr', WebModel.c:276) (0 ns)
	'load' operation ('B_load_1', WebModel.c:276) on array 'B' (2.77 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.588 seconds; current allocated memory: 223.340 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.211 seconds; current allocated memory: 223.669 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 225.268 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 226.723 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:232->WebModel.c:35) of variable 'tmp_4_i4', WebModel.c:232->WebModel.c:35 on array 'output_array' and 'load' operation ('output_array_load_1', WebModel.c:232->WebModel.c:35) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:232->WebModel.c:35) of variable 'tmp_4_i4', WebModel.c:232->WebModel.c:35 on array 'output_array' and 'load' operation ('output_array_load_1', WebModel.c:232->WebModel.c:35) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:232->WebModel.c:35) of variable 'tmp_4_i4', WebModel.c:232->WebModel.c:35 on array 'output_array' and 'load' operation ('output_array_load_1', WebModel.c:232->WebModel.c:35) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:232->WebModel.c:35) of variable 'tmp_4_i4', WebModel.c:232->WebModel.c:35 on array 'output_array' and 'load' operation ('output_array_load_1', WebModel.c:232->WebModel.c:35) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:232->WebModel.c:35) of variable 'tmp_4_i4', WebModel.c:232->WebModel.c:35 on array 'output_array' and 'load' operation ('output_array_load_1', WebModel.c:232->WebModel.c:35) on array 'output_array'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 7.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'load' operation ('output_array_load_1') on array 'output_array' to 'fadd' operation ('tmp_4_i4') (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 2.1'.
WARNING: [SCHED 204-21] Estimated clock period (9.286ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('output_array_load_1', WebModel.c:232->WebModel.c:35) on array 'output_array' (2.77 ns)
	'fadd' operation ('tmp_4_i4', WebModel.c:232->WebModel.c:35) (6.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.715 seconds; current allocated memory: 227.651 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.399 seconds; current allocated memory: 228.186 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'WebModel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.463 seconds; current allocated memory: 228.786 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.533 seconds; current allocated memory: 229.503 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_sub2idx' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_mul_64s_64s_64_2_1' to 'WebModel_mul_64s_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_sub2idx'.
INFO: [HLS 200-111]  Elapsed time: 0.776 seconds; current allocated memory: 230.099 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_fadd_32ns_32ns_32_5_full_dsp_1' to 'WebModel_fadd_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_fmul_32ns_32ns_32_3_max_dsp_1' to 'WebModel_fmul_32ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_mul_64ns_64ns_128_2_1' to 'WebModel_mul_64nseOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_mul_128ns_64ns_192_2_1' to 'WebModel_mul_128nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_mac_muladd_16s_16s_16ns_16_1_1' to 'WebModel_mac_mulag8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_mac_muladd_16s_16s_16s_16_1_1' to 'WebModel_mac_mulahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_mul_mul_16s_16s_16_1_1' to 'WebModel_mul_mul_ibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mac_mulag8j': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mac_mulahbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_128nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_mul_ibs': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_matmul'.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 231.150 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_dense_69_fwork' to 'k2c_dot_dense_69_jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_udiv_64ns_64ns_64_68_seq_1' to 'WebModel_udiv_64nkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_udiv_18ns_64ns_64_22_seq_1' to 'WebModel_udiv_18nlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_urem_64ns_64ns_64_68_seq_1' to 'WebModel_urem_64nmb6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_18nlbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_64nkbM': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_urem_64nmb6': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot'.
INFO: [HLS 200-111]  Elapsed time: 0.671 seconds; current allocated memory: 234.084 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_relu_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_fcmp_32ns_32ns_1_1_1' to 'WebModel_fcmp_32nncg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fcmp_32nncg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_relu_func'.
INFO: [HLS 200-111]  Elapsed time: 0.672 seconds; current allocated memory: 234.548 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_affine_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mac_mulag8j': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_mul_ibs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_affine_matmul'.
INFO: [HLS 200-111]  Elapsed time: 0.442 seconds; current allocated memory: 235.368 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense_2'.
INFO: [HLS 200-111]  Elapsed time: 0.433 seconds; current allocated memory: 236.106 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_matmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_mac_muladd_14s_14s_14ns_14_1_1' to 'WebModel_mac_mulaocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_mac_muladd_14s_14s_14s_14_1_1' to 'WebModel_mac_mulapcA' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mac_mulaocq': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mac_mulapcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_128nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_mul_ibs': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_matmul_1'.
INFO: [HLS 200-111]  Elapsed time: 0.788 seconds; current allocated memory: 237.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_1_dense_70_fwork' to 'k2c_dot_1_dense_7qcK' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_64nkbM': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_urem_64nmb6': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot_1'.
INFO: [HLS 200-111]  Elapsed time: 0.527 seconds; current allocated memory: 240.188 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense_1'.
INFO: [HLS 200-111]  Elapsed time: 0.818 seconds; current allocated memory: 241.212 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_matmul_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_mac_muladd_9s_9s_9ns_9_1_1' to 'WebModel_mac_mularcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_mac_muladd_9s_9s_9s_9_1_1' to 'WebModel_mac_mulasc4' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mac_mularcU': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mac_mulasc4': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_128nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_mul_ibs': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_matmul_2'.
INFO: [HLS 200-111]  Elapsed time: 0.706 seconds; current allocated memory: 242.307 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_2_dense_71_fwork' to 'k2c_dot_2_dense_7tde' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_64nkbM': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_urem_64nmb6': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot_2'.
INFO: [HLS 200-111]  Elapsed time: 0.622 seconds; current allocated memory: 245.354 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_fdiv_32ns_32ns_32_12_1' to 'WebModel_fdiv_32nudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_fexp_32ns_32ns_32_8_full_dsp_1' to 'WebModel_fexp_32nvdy' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fdiv_32nudo': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fexp_32nvdy': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense'.
INFO: [HLS 200-111]  Elapsed time: 0.973 seconds; current allocated memory: 246.867 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'WebModel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_ndim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_ndim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'WebModel' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'dense_69_output_arra' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_output_arra' to 'WebModel_dense_69wdI' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_69_output_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_69_output_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_69_output_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_69_output_nume' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_69_kernel_arra' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra' to 'WebModel_dense_69xdS' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_69_kernel_arra_2' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra_2' to 'WebModel_dense_69yd2' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_69_kernel_arra_1' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra_1' to 'WebModel_dense_69zec' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_69_kernel_arra_3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra_3' to 'WebModel_dense_69Aem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_bias_array' to 'WebModel_dense_69Bew' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_69_bias_array_4' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_bias_array_4' to 'WebModel_dense_69CeG' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_output_arra' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_output_arra' to 'WebModel_dense_70DeQ' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_70_output_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_output_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_70_output_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_output_nume' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_kernel_arra' to 'WebModel_dense_70Ee0' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_kernel_arra_1' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_kernel_arra_1' to 'WebModel_dense_70Ffa' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_70_kernel_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_kernel_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_70_kernel_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_kernel_nume' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_bias_array' to 'WebModel_dense_70Gfk' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_bias_array_2' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_bias_array_2' to 'WebModel_dense_70Hfu' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_70_bias_numel' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_bias_numel' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_kernel_arra' to 'WebModel_dense_71IfE' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_kernel_arra_0' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_kernel_arra_0' to 'WebModel_dense_71JfO' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_71_kernel_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_71_kernel_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_71_kernel_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_71_kernel_nume' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_71_bias_numel' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_71_bias_numel' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_69_fwork' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_69_kernel_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_shap' to 'WebModel_dense_69KfY' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_fwork' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_69_output_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_output_shap' to 'WebModel_dense_69Lf8' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_kernel_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_kernel_shap' to 'WebModel_dense_70Mgi' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_fwork' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_70_output_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_output_shap' to 'WebModel_dense_70Ngs' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_kernel_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_kernel_shap' to 'WebModel_dense_71OgC' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_bias_array' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_bias_array' to 'WebModel_dense_71PgM' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_ndim' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_address0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_we0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_d0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_address1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_we1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_d1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'WebModel'.
INFO: [HLS 200-111]  Elapsed time: 3.177 seconds; current allocated memory: 248.650 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_mul_64s_bkb_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_mul_64nseOg_MulnS_1'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_mul_128nfYi_MulnS_2'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_udiv_64nkbM_div'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_udiv_18nlbW_div'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_urem_64nmb6_div'
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_dense_69_jbC_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_permA_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_permB_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_1_dense_7qcK_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_2_dense_7tde_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'WebModel_dense_69wdI_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_69xdS_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_69yd2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_69zec_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'WebModel_dense_69Aem_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_69Bew_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_70Ee0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_70Gfk_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_71IfE_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'WebModel_dense_69KfY_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:11 ; elapsed = 00:00:42 . Memory (MB): peak = 336.488 ; gain = 280.566
INFO: [SYSC 207-301] Generating SystemC RTL for WebModel.
INFO: [VHDL 208-304] Generating VHDL RTL for WebModel.
INFO: [VLOG 209-307] Generating Verilog RTL for WebModel.
INFO: [HLS 200-112] Total elapsed time: 42.092 seconds; peak allocated memory: 248.650 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbv484-2'
INFO: [HLS 200-10] Analyzing design file 'WebModel.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 102.484 ; gain = 46.129
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 102.484 ; gain = 46.129
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 139.766 ; gain = 83.410
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.2' (WebModel.c:179) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense' (WebModel.c:26) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense' (WebModel.c:35) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.1' (WebModel.c:179) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense.1' (WebModel.c:26) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.1' (WebModel.c:35) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot' (WebModel.c:179) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense.2' (WebModel.c:26) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.2' (WebModel.c:35) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 139.941 ; gain = 83.586
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (WebModel.c:127) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-6' (WebModel.c:161) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (WebModel.c:127) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-6' (WebModel.c:161) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (WebModel.c:127) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-6' (WebModel.c:161) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (WebModel.c:127) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (WebModel.c:161) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (WebModel.c:127) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (WebModel.c:161) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (WebModel.c:127) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (WebModel.c:161) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-102] Partitioning array 'axesA' automatically.
INFO: [XFORM 203-101] Partitioning array 'dense_69_kernel_array'  in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'dense_70_kernel_array'  in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'dense_71_kernel_array'  in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot' (WebModel.c:179) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.2' (WebModel.c:35) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.1' (WebModel.c:179) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.1' (WebModel.c:35) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.2' (WebModel.c:179) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense' (WebModel.c:26) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense' (WebModel.c:35) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (WebModel.c:12:9) to (WebModel.c:27:5) in function 'k2c_dense.2'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (WebModel.c:12:9) to (WebModel.c:27:5) in function 'k2c_dense.1'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (WebModel.c:12:9) to (WebModel.c:52:20) in function 'k2c_dense'... converting 3 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8[3192 x float]P.i64.i64' into 'WebModel'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8[512 x float]P.i64.i64' into 'WebModel'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8[8 x float]P.i64.i64' into 'WebModel'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 143.535 ; gain = 87.180
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (WebModel.c:270:29) in function 'k2c_matmul.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (WebModel.c:269:20) in function 'k2c_matmul.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (WebModel.c:270:29) in function 'k2c_matmul.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (WebModel.c:269:20) in function 'k2c_matmul.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (WebModel.c:270:29) in function 'k2c_matmul'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (WebModel.c:269:20) in function 'k2c_matmul'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (WebModel.c:228:20) in function 'k2c_dense.2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (WebModel.c:228:20) in function 'k2c_dense.1' : 

the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (WebModel.c:228:20) in function 'k2c_dense' : 

the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2.1' (WebModel.c:67:26) in function 'k2c_affine_matmul' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (WebModel.c:64:23) in function 'k2c_affine_matmul'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 257.840 ; gain = 201.484
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'WebModel' ...
WARNING: [SYN 201-103] Legalizing function name 'k2c_dense.2' to 'k2c_dense_2'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_matmul.1' to 'k2c_matmul_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dot.1' to 'k2c_dot_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dense.1' to 'k2c_dense_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_matmul.2' to 'k2c_matmul_2'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dot.2' to 'k2c_dot_2'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_sub2idx' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.842 seconds; current allocated memory: 212.831 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.174 seconds; current allocated memory: 212.953 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:276) of variable 'tmp_5', WebModel.c:276 on array 'C' and 'load' operation ('C_load', WebModel.c:276) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:276) of variable 'tmp_5', WebModel.c:276 on array 'C' and 'load' operation ('C_load', WebModel.c:276) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:276) of variable 'tmp_5', WebModel.c:276 on array 'C' and 'load' operation ('C_load', WebModel.c:276) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:276) of variable 'tmp_5', WebModel.c:276 on array 'C' and 'load' operation ('C_load', WebModel.c:276) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:276) of variable 'tmp_5', WebModel.c:276 on array 'C' and 'load' operation ('C_load', WebModel.c:276) on array 'C'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 12.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'load' operation ('C_load') on array 'C' to 'fadd' operation ('tmp_5') (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 2'.
WARNING: [SCHED 204-21] Estimated clock period (10.186ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('inneridx_mid1', WebModel.c:272) (2.82 ns)
	'add' operation ('sum_mid1', WebModel.c:272) (3.53 ns)
	'select' operation ('sum_cast_mid2_v', WebModel.c:274) (1.06 ns)
	'getelementptr' operation ('B_addr', WebModel.c:276) (0 ns)
	'load' operation ('B_load_3', WebModel.c:276) on array 'A' (2.77 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.422 seconds; current allocated memory: 213.569 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.231 seconds; current allocated memory: 213.938 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.398 seconds; current allocated memory: 215.535 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.369 seconds; current allocated memory: 216.912 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_relu_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 217.203 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.161 seconds; current allocated memory: 217.312 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_affine_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:70) of variable 'tmp_7', WebModel.c:70 on array 'C' and 'load' operation ('C_load_1', WebModel.c:70) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:70) of variable 'tmp_7', WebModel.c:70 on array 'C' and 'load' operation ('C_load_1', WebModel.c:70) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:70) of variable 'tmp_7', WebModel.c:70 on array 'C' and 'load' operation ('C_load_1', WebModel.c:70) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:70) of variable 'tmp_7', WebModel.c:70 on array 'C' and 'load' operation ('C_load_1', WebModel.c:70) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:70) of variable 'tmp_7', WebModel.c:70 on array 'C' and 'load' operation ('C_load_1', WebModel.c:70) on array 'C'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 10.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'load' operation ('C_load_1') on array 'C' to 'fadd' operation ('tmp_7') (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 2.1'.
WARNING: [SCHED 204-21] Estimated clock period (9.286ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('C_load_1', WebModel.c:70) on array 'C' (2.77 ns)
	'fadd' operation ('tmp_7', WebModel.c:70) (6.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.418 seconds; current allocated memory: 217.671 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.172 seconds; current allocated memory: 217.922 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.278 seconds; current allocated memory: 218.151 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.334 seconds; current allocated memory: 218.527 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_matmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:276) of variable 'tmp_5', WebModel.c:276 on array 'C' and 'load' operation ('C_load', WebModel.c:276) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:276) of variable 'tmp_5', WebModel.c:276 on array 'C' and 'load' operation ('C_load', WebModel.c:276) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:276) of variable 'tmp_5', WebModel.c:276 on array 'C' and 'load' operation ('C_load', WebModel.c:276) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:276) of variable 'tmp_5', WebModel.c:276 on array 'C' and 'load' operation ('C_load', WebModel.c:276) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:276) of variable 'tmp_5', WebModel.c:276 on array 'C' and 'load' operation ('C_load', WebModel.c:276) on array 'C'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 12.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'load' operation ('C_load') on array 'C' to 'fadd' operation ('tmp_5') (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 2'.
WARNING: [SCHED 204-21] Estimated clock period (9.738ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('inneridx_mid1', WebModel.c:272) (2.82 ns)
	'add' operation ('sum_mid1', WebModel.c:272) (3.53 ns)
	'select' operation ('sum_cast_mid2_v', WebModel.c:274) (0.616 ns)
	'getelementptr' operation ('B_addr', WebModel.c:276) (0 ns)
	'load' operation ('B_load_2', WebModel.c:276) on array 'B' (2.77 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.639 seconds; current allocated memory: 219.139 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.181 seconds; current allocated memory: 219.468 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.311 seconds; current allocated memory: 221.090 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.392 seconds; current allocated memory: 222.508 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:232->WebModel.c:35) of variable 'tmp_4_i', WebModel.c:232->WebModel.c:35 on array 'output_array' and 'load' operation ('output_array_load', WebModel.c:232->WebModel.c:35) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:232->WebModel.c:35) of variable 'tmp_4_i', WebModel.c:232->WebModel.c:35 on array 'output_array' and 'load' operation ('output_array_load', WebModel.c:232->WebModel.c:35) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:232->WebModel.c:35) of variable 'tmp_4_i', WebModel.c:232->WebModel.c:35 on array 'output_array' and 'load' operation ('output_array_load', WebModel.c:232->WebModel.c:35) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:232->WebModel.c:35) of variable 'tmp_4_i', WebModel.c:232->WebModel.c:35 on array 'output_array' and 'load' operation ('output_array_load', WebModel.c:232->WebModel.c:35) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:232->WebModel.c:35) of variable 'tmp_4_i', WebModel.c:232->WebModel.c:35 on array 'output_array' and 'load' operation ('output_array_load', WebModel.c:232->WebModel.c:35) on array 'output_array'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 7.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'load' operation ('output_array_load') on array 'output_array' to 'fadd' operation ('tmp_4_i') (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 1.1'.
WARNING: [SCHED 204-21] Estimated clock period (9.286ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('output_array_load', WebModel.c:232->WebModel.c:35) on array 'output_array' (2.77 ns)
	'fadd' operation ('tmp_4_i', WebModel.c:232->WebModel.c:35) (6.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.638 seconds; current allocated memory: 222.976 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.357 seconds; current allocated memory: 223.360 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_matmul_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:276) of variable 'tmp_5', WebModel.c:276 on array 'C' and 'load' operation ('C_load', WebModel.c:276) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:276) of variable 'tmp_5', WebModel.c:276 on array 'C' and 'load' operation ('C_load', WebModel.c:276) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:276) of variable 'tmp_5', WebModel.c:276 on array 'C' and 'load' operation ('C_load', WebModel.c:276) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:276) of variable 'tmp_5', WebModel.c:276 on array 'C' and 'load' operation ('C_load', WebModel.c:276) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:276) of variable 'tmp_5', WebModel.c:276 on array 'C' and 'load' operation ('C_load', WebModel.c:276) on array 'C'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 12.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'load' operation ('C_load') on array 'C' to 'fadd' operation ('tmp_5') (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 2'.
WARNING: [SCHED 204-21] Estimated clock period (10.192ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('inneridx_mid1', WebModel.c:272) (2.82 ns)
	'add' operation ('sum_mid1', WebModel.c:272) (3.53 ns)
	'select' operation ('sum_cast_mid2_v', WebModel.c:274) (1.07 ns)
	'getelementptr' operation ('B_addr', WebModel.c:276) (0 ns)
	'load' operation ('B_load_1', WebModel.c:276) on array 'B' (2.77 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.765 seconds; current allocated memory: 223.952 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.261 seconds; current allocated memory: 224.281 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.312 seconds; current allocated memory: 225.880 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.414 seconds; current allocated memory: 227.335 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:232->WebModel.c:35) of variable 'tmp_4_i4', WebModel.c:232->WebModel.c:35 on array 'output_array' and 'load' operation ('output_array_load_1', WebModel.c:232->WebModel.c:35) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:232->WebModel.c:35) of variable 'tmp_4_i4', WebModel.c:232->WebModel.c:35 on array 'output_array' and 'load' operation ('output_array_load_1', WebModel.c:232->WebModel.c:35) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:232->WebModel.c:35) of variable 'tmp_4_i4', WebModel.c:232->WebModel.c:35 on array 'output_array' and 'load' operation ('output_array_load_1', WebModel.c:232->WebModel.c:35) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:232->WebModel.c:35) of variable 'tmp_4_i4', WebModel.c:232->WebModel.c:35 on array 'output_array' and 'load' operation ('output_array_load_1', WebModel.c:232->WebModel.c:35) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:232->WebModel.c:35) of variable 'tmp_4_i4', WebModel.c:232->WebModel.c:35 on array 'output_array' and 'load' operation ('output_array_load_1', WebModel.c:232->WebModel.c:35) on array 'output_array'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 7.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'load' operation ('output_array_load_1') on array 'output_array' to 'fadd' operation ('tmp_4_i4') (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 2.1'.
WARNING: [SCHED 204-21] Estimated clock period (9.286ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('output_array_load_1', WebModel.c:232->WebModel.c:35) on array 'output_array' (2.77 ns)
	'fadd' operation ('tmp_4_i4', WebModel.c:232->WebModel.c:35) (6.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.717 seconds; current allocated memory: 228.263 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.384 seconds; current allocated memory: 228.814 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'WebModel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.429 seconds; current allocated memory: 229.554 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.543 seconds; current allocated memory: 230.586 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_sub2idx' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_mul_64s_64s_64_2_1' to 'WebModel_mul_64s_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_sub2idx'.
INFO: [HLS 200-111]  Elapsed time: 0.687 seconds; current allocated memory: 231.198 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_fadd_32ns_32ns_32_5_full_dsp_1' to 'WebModel_fadd_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_fmul_32ns_32ns_32_3_max_dsp_1' to 'WebModel_fmul_32ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_mul_64ns_64ns_128_2_1' to 'WebModel_mul_64nseOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_mul_128ns_64ns_192_2_1' to 'WebModel_mul_128nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_mac_muladd_16s_16s_16ns_16_1_1' to 'WebModel_mac_mulag8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_mac_muladd_16s_16s_16s_16_1_1' to 'WebModel_mac_mulahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_mul_mul_16s_16s_16_1_1' to 'WebModel_mul_mul_ibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mac_mulag8j': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mac_mulahbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_128nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_mul_ibs': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_matmul'.
INFO: [HLS 200-111]  Elapsed time: 0.635 seconds; current allocated memory: 232.250 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_dense_69_fwork' to 'k2c_dot_dense_69_jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_udiv_64ns_64ns_64_68_seq_1' to 'WebModel_udiv_64nkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_udiv_18ns_64ns_64_22_seq_1' to 'WebModel_udiv_18nlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_urem_64ns_64ns_64_68_seq_1' to 'WebModel_urem_64nmb6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_18nlbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_64nkbM': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_urem_64nmb6': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot'.
INFO: [HLS 200-111]  Elapsed time: 0.635 seconds; current allocated memory: 235.183 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_relu_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_fcmp_32ns_32ns_1_1_1' to 'WebModel_fcmp_32nncg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fcmp_32nncg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_relu_func'.
INFO: [HLS 200-111]  Elapsed time: 0.78 seconds; current allocated memory: 235.647 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_affine_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mac_mulag8j': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_mul_ibs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_affine_matmul'.
INFO: [HLS 200-111]  Elapsed time: 0.442 seconds; current allocated memory: 236.483 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense_2'.
INFO: [HLS 200-111]  Elapsed time: 0.424 seconds; current allocated memory: 237.221 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_matmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_mac_muladd_14s_14s_14ns_14_1_1' to 'WebModel_mac_mulaocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_mac_muladd_14s_14s_14s_14_1_1' to 'WebModel_mac_mulapcA' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mac_mulaocq': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mac_mulapcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_128nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_mul_ibs': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_matmul_1'.
INFO: [HLS 200-111]  Elapsed time: 0.812 seconds; current allocated memory: 238.316 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_1_dense_70_fwork' to 'k2c_dot_1_dense_7qcK' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_64nkbM': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_urem_64nmb6': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot_1'.
INFO: [HLS 200-111]  Elapsed time: 0.638 seconds; current allocated memory: 241.287 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense_1'.
INFO: [HLS 200-111]  Elapsed time: 0.818 seconds; current allocated memory: 242.311 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_matmul_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_mac_muladd_9s_9s_9ns_9_1_1' to 'WebModel_mac_mularcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_mac_muladd_9s_9s_9s_9_1_1' to 'WebModel_mac_mulasc4' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mac_mularcU': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mac_mulasc4': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_128nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_mul_ibs': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_matmul_2'.
INFO: [HLS 200-111]  Elapsed time: 0.702 seconds; current allocated memory: 243.406 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_2_dense_71_fwork' to 'k2c_dot_2_dense_7tde' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_64nkbM': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_urem_64nmb6': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot_2'.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 246.454 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_fdiv_32ns_32ns_32_12_1' to 'WebModel_fdiv_32nudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_fexp_32ns_32ns_32_8_full_dsp_1' to 'WebModel_fexp_32nvdy' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fdiv_32nudo': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fexp_32nvdy': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense'.
INFO: [HLS 200-111]  Elapsed time: 0.903 seconds; current allocated memory: 248.003 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'WebModel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_ndim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_ndim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'WebModel' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'dense_69_output_arra' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_output_arra' to 'WebModel_dense_69wdI' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_69_output_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_69_output_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_69_output_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_69_output_nume' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_69_kernel_arra' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra' to 'WebModel_dense_69xdS' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_69_kernel_arra_7' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra_7' to 'WebModel_dense_69yd2' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_69_kernel_arra_6' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra_6' to 'WebModel_dense_69zec' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_69_kernel_arra_5' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra_5' to 'WebModel_dense_69Aem' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_69_kernel_arra_4' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra_4' to 'WebModel_dense_69Bew' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_69_kernel_arra_3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra_3' to 'WebModel_dense_69CeG' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_69_kernel_arra_2' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra_2' to 'WebModel_dense_69DeQ' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_69_kernel_arra_1' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra_1' to 'WebModel_dense_69Ee0' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_69_kernel_arra_10' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra_10' to 'WebModel_dense_69Ffa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_bias_array' to 'WebModel_dense_69Gfk' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_69_bias_array_11' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_bias_array_11' to 'WebModel_dense_69Hfu' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_output_arra' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_output_arra' to 'WebModel_dense_70IfE' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_70_output_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_output_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_70_output_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_output_nume' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_70_kernel_arra' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_kernel_arra' to 'WebModel_dense_70JfO' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_kernel_arra_7' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_kernel_arra_7' to 'WebModel_dense_70KfY' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_kernel_arra_6' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_kernel_arra_6' to 'WebModel_dense_70Lf8' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_kernel_arra_5' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_kernel_arra_5' to 'WebModel_dense_70Mgi' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_kernel_arra_4' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_kernel_arra_4' to 'WebModel_dense_70Ngs' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_kernel_arra_3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_kernel_arra_3' to 'WebModel_dense_70OgC' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_kernel_arra_2' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_kernel_arra_2' to 'WebModel_dense_70PgM' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_kernel_arra_1' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_kernel_arra_1' to 'WebModel_dense_70QgW' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_kernel_arra_8' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_kernel_arra_8' to 'WebModel_dense_70Rg6' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_70_kernel_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_kernel_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_70_kernel_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_kernel_nume' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_bias_array' to 'WebModel_dense_70Shg' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_bias_array_9' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_bias_array_9' to 'WebModel_dense_70Thq' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_70_bias_numel' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_bias_numel' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_71_kernel_arra' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_kernel_arra' to 'WebModel_dense_71UhA' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_kernel_arra_7' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_kernel_arra_7' to 'WebModel_dense_71VhK' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_kernel_arra_6' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_kernel_arra_6' to 'WebModel_dense_71WhU' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_kernel_arra_5' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_kernel_arra_5' to 'WebModel_dense_71Xh4' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_kernel_arra_4' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_kernel_arra_4' to 'WebModel_dense_71Yie' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_kernel_arra_3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_kernel_arra_3' to 'WebModel_dense_71Zio' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_kernel_arra_2' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_kernel_arra_2' to 'WebModel_dense_710iy' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_kernel_arra_1' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_kernel_arra_1' to 'WebModel_dense_711iI' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_kernel_arra_0' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_kernel_arra_0' to 'WebModel_dense_712iS' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_71_kernel_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_71_kernel_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_71_kernel_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_71_kernel_nume' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_71_bias_numel' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_71_bias_numel' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_69_fwork' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_69_kernel_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_shap' to 'WebModel_dense_693i2' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_fwork' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_69_output_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_output_shap' to 'WebModel_dense_694jc' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_kernel_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_kernel_shap' to 'WebModel_dense_705jm' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_fwork' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_70_output_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_output_shap' to 'WebModel_dense_706jw' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_kernel_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_kernel_shap' to 'WebModel_dense_717jG' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_bias_array' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_bias_array' to 'WebModel_dense_718jQ' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_ndim' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_address0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_we0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_d0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_address1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_we1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_d1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'WebModel'.
INFO: [HLS 200-111]  Elapsed time: 4.083 seconds; current allocated memory: 250.384 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_mul_64s_bkb_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_mul_64nseOg_MulnS_1'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_mul_128nfYi_MulnS_2'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_udiv_64nkbM_div'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_udiv_18nlbW_div'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_urem_64nmb6_div'
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_dense_69_jbC_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_permA_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_permB_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_1_dense_7qcK_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_2_dense_7tde_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'WebModel_dense_69wdI_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_69xdS_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_69yd2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_69zec_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_69Aem_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_69Bew_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_69CeG_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_69DeQ_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_69Ee0_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'WebModel_dense_69Ffa_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_69Gfk_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_70JfO_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_70KfY_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_70Lf8_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_70Mgi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_70Ngs_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_70OgC_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_70PgM_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_70QgW_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_70Shg_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_71UhA_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_71VhK_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_71WhU_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_71Xh4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_71Yie_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_71Zio_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_710iy_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_711iI_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'WebModel_dense_693i2_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:13 ; elapsed = 00:00:47 . Memory (MB): peak = 339.039 ; gain = 282.684
INFO: [SYSC 207-301] Generating SystemC RTL for WebModel.
INFO: [VHDL 208-304] Generating VHDL RTL for WebModel.
INFO: [VLOG 209-307] Generating Verilog RTL for WebModel.
INFO: [HLS 200-112] Total elapsed time: 47.46 seconds; peak allocated memory: 250.384 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbv484-2'
INFO: [HLS 200-10] Analyzing design file 'WebModel.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 102.629 ; gain = 46.191
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 102.629 ; gain = 46.191
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 139.816 ; gain = 83.379
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.2' (WebModel.c:179) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense' (WebModel.c:26) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense' (WebModel.c:35) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.1' (WebModel.c:179) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense.1' (WebModel.c:26) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.1' (WebModel.c:35) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot' (WebModel.c:179) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense.2' (WebModel.c:26) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.2' (WebModel.c:35) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 141.141 ; gain = 84.703
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (WebModel.c:127) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-6' (WebModel.c:161) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (WebModel.c:127) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-6' (WebModel.c:161) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (WebModel.c:127) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-6' (WebModel.c:161) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (WebModel.c:127) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (WebModel.c:161) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (WebModel.c:127) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (WebModel.c:161) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (WebModel.c:127) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (WebModel.c:161) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-102] Partitioning array 'axesA' automatically.
INFO: [XFORM 203-101] Partitioning array 'dense_69_kernel_array'  in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'dense_70_kernel_array'  in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'dense_69_fwork'  in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot' (WebModel.c:179) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.2' (WebModel.c:35) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.1' (WebModel.c:179) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.1' (WebModel.c:35) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.2' (WebModel.c:179) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense' (WebModel.c:26) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense' (WebModel.c:35) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (WebModel.c:12:9) to (WebModel.c:27:5) in function 'k2c_dense.2'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (WebModel.c:12:9) to (WebModel.c:27:5) in function 'k2c_dense.1'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (WebModel.c:12:9) to (WebModel.c:52:20) in function 'k2c_dense'... converting 3 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8[3192 x float]P.i64.i64' into 'WebModel'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8[512 x float]P.i64.i64' into 'WebModel'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 143.883 ; gain = 87.445
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (WebModel.c:270:29) in function 'k2c_matmul.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (WebModel.c:269:20) in function 'k2c_matmul.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (WebModel.c:270:29) in function 'k2c_matmul.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (WebModel.c:269:20) in function 'k2c_matmul.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (WebModel.c:270:29) in function 'k2c_matmul'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (WebModel.c:269:20) in function 'k2c_matmul'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (WebModel.c:228:20) in function 'k2c_dense.2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (WebModel.c:228:20) in function 'k2c_dense.1' : 

the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (WebModel.c:228:20) in function 'k2c_dense' : 

the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2.1' (WebModel.c:67:26) in function 'k2c_affine_matmul' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (WebModel.c:64:23) in function 'k2c_affine_matmul'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 258.906 ; gain = 202.469
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'WebModel' ...
WARNING: [SYN 201-103] Legalizing function name 'k2c_dense.2' to 'k2c_dense_2'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_matmul.1' to 'k2c_matmul_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dot.1' to 'k2c_dot_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dense.1' to 'k2c_dense_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_matmul.2' to 'k2c_matmul_2'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dot.2' to 'k2c_dot_2'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_sub2idx' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.687 seconds; current allocated memory: 213.388 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.149 seconds; current allocated memory: 213.509 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:276) of variable 'tmp_5', WebModel.c:276 on array 'C' and 'load' operation ('C_load', WebModel.c:276) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:276) of variable 'tmp_5', WebModel.c:276 on array 'C' and 'load' operation ('C_load', WebModel.c:276) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:276) of variable 'tmp_5', WebModel.c:276 on array 'C' and 'load' operation ('C_load', WebModel.c:276) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:276) of variable 'tmp_5', WebModel.c:276 on array 'C' and 'load' operation ('C_load', WebModel.c:276) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:276) of variable 'tmp_5', WebModel.c:276 on array 'C' and 'load' operation ('C_load', WebModel.c:276) on array 'C'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 14.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'load' operation ('C_load') on array 'C' to 'fadd' operation ('tmp_5') (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 2'.
WARNING: [SCHED 204-21] Estimated clock period (9.286ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('C_load', WebModel.c:276) on array 'C' (2.77 ns)
	'fadd' operation ('tmp_5', WebModel.c:276) (6.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.528 seconds; current allocated memory: 214.431 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.232 seconds; current allocated memory: 214.973 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.352 seconds; current allocated memory: 216.750 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.374 seconds; current allocated memory: 218.285 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_relu_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.499 seconds; current allocated memory: 218.576 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.172 seconds; current allocated memory: 218.648 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_affine_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:70) of variable 'tmp_7', WebModel.c:70 on array 'C' and 'load' operation ('C_load_1', WebModel.c:70) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:70) of variable 'tmp_7', WebModel.c:70 on array 'C' and 'load' operation ('C_load_1', WebModel.c:70) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:70) of variable 'tmp_7', WebModel.c:70 on array 'C' and 'load' operation ('C_load_1', WebModel.c:70) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:70) of variable 'tmp_7', WebModel.c:70 on array 'C' and 'load' operation ('C_load_1', WebModel.c:70) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:70) of variable 'tmp_7', WebModel.c:70 on array 'C' and 'load' operation ('C_load_1', WebModel.c:70) on array 'C'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 10.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'load' operation ('C_load_1') on array 'C' to 'fadd' operation ('tmp_7') (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 2.1'.
WARNING: [SCHED 204-21] Estimated clock period (9.286ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('C_load_1', WebModel.c:70) on array 'C' (2.77 ns)
	'fadd' operation ('tmp_7', WebModel.c:70) (6.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.429 seconds; current allocated memory: 219.007 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.157 seconds; current allocated memory: 219.257 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.273 seconds; current allocated memory: 219.525 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.315 seconds; current allocated memory: 219.914 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_matmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:276) of variable 'tmp_5', WebModel.c:276 on array 'C' and 'load' operation ('C_load', WebModel.c:276) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:276) of variable 'tmp_5', WebModel.c:276 on array 'C' and 'load' operation ('C_load', WebModel.c:276) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:276) of variable 'tmp_5', WebModel.c:276 on array 'C' and 'load' operation ('C_load', WebModel.c:276) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:276) of variable 'tmp_5', WebModel.c:276 on array 'C' and 'load' operation ('C_load', WebModel.c:276) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:276) of variable 'tmp_5', WebModel.c:276 on array 'C' and 'load' operation ('C_load', WebModel.c:276) on array 'C'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 12.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'load' operation ('C_load') on array 'C' to 'fadd' operation ('tmp_5') (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 2'.
WARNING: [SCHED 204-21] Estimated clock period (9.738ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('inneridx_mid1', WebModel.c:272) (2.82 ns)
	'add' operation ('sum_mid1', WebModel.c:272) (3.53 ns)
	'select' operation ('sum_cast_mid2_v', WebModel.c:274) (0.616 ns)
	'getelementptr' operation ('B_addr', WebModel.c:276) (0 ns)
	'load' operation ('B_load_2', WebModel.c:276) on array 'B' (2.77 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.667 seconds; current allocated memory: 220.506 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.227 seconds; current allocated memory: 220.872 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.299 seconds; current allocated memory: 222.494 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.351 seconds; current allocated memory: 223.912 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:232->WebModel.c:35) of variable 'tmp_4_i', WebModel.c:232->WebModel.c:35 on array 'output_array' and 'load' operation ('output_array_load', WebModel.c:232->WebModel.c:35) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:232->WebModel.c:35) of variable 'tmp_4_i', WebModel.c:232->WebModel.c:35 on array 'output_array' and 'load' operation ('output_array_load', WebModel.c:232->WebModel.c:35) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:232->WebModel.c:35) of variable 'tmp_4_i', WebModel.c:232->WebModel.c:35 on array 'output_array' and 'load' operation ('output_array_load', WebModel.c:232->WebModel.c:35) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:232->WebModel.c:35) of variable 'tmp_4_i', WebModel.c:232->WebModel.c:35 on array 'output_array' and 'load' operation ('output_array_load', WebModel.c:232->WebModel.c:35) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:232->WebModel.c:35) of variable 'tmp_4_i', WebModel.c:232->WebModel.c:35 on array 'output_array' and 'load' operation ('output_array_load', WebModel.c:232->WebModel.c:35) on array 'output_array'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 7.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'load' operation ('output_array_load') on array 'output_array' to 'fadd' operation ('tmp_4_i') (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 1.1'.
WARNING: [SCHED 204-21] Estimated clock period (9.286ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('output_array_load', WebModel.c:232->WebModel.c:35) on array 'output_array' (2.77 ns)
	'fadd' operation ('tmp_4_i', WebModel.c:232->WebModel.c:35) (6.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.638 seconds; current allocated memory: 224.396 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.367 seconds; current allocated memory: 224.764 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_matmul_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:276) of variable 'tmp_5', WebModel.c:276 on array 'C' and 'load' operation ('C_load', WebModel.c:276) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:276) of variable 'tmp_5', WebModel.c:276 on array 'C' and 'load' operation ('C_load', WebModel.c:276) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:276) of variable 'tmp_5', WebModel.c:276 on array 'C' and 'load' operation ('C_load', WebModel.c:276) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:276) of variable 'tmp_5', WebModel.c:276 on array 'C' and 'load' operation ('C_load', WebModel.c:276) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:276) of variable 'tmp_5', WebModel.c:276 on array 'C' and 'load' operation ('C_load', WebModel.c:276) on array 'C'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 12.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'load' operation ('C_load') on array 'C' to 'fadd' operation ('tmp_5') (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 2'.
WARNING: [SCHED 204-21] Estimated clock period (10.192ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('inneridx_mid1', WebModel.c:272) (2.82 ns)
	'add' operation ('sum_mid1', WebModel.c:272) (3.53 ns)
	'select' operation ('sum_cast_mid2_v', WebModel.c:274) (1.07 ns)
	'getelementptr' operation ('B_addr', WebModel.c:276) (0 ns)
	'load' operation ('B_load_1', WebModel.c:276) on array 'B' (2.77 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.611 seconds; current allocated memory: 225.356 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.251 seconds; current allocated memory: 225.685 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.349 seconds; current allocated memory: 227.284 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.407 seconds; current allocated memory: 228.723 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:232->WebModel.c:35) of variable 'tmp_4_i4', WebModel.c:232->WebModel.c:35 on array 'output_array' and 'load' operation ('output_array_load_1', WebModel.c:232->WebModel.c:35) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:232->WebModel.c:35) of variable 'tmp_4_i4', WebModel.c:232->WebModel.c:35 on array 'output_array' and 'load' operation ('output_array_load_1', WebModel.c:232->WebModel.c:35) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:232->WebModel.c:35) of variable 'tmp_4_i4', WebModel.c:232->WebModel.c:35 on array 'output_array' and 'load' operation ('output_array_load_1', WebModel.c:232->WebModel.c:35) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:232->WebModel.c:35) of variable 'tmp_4_i4', WebModel.c:232->WebModel.c:35 on array 'output_array' and 'load' operation ('output_array_load_1', WebModel.c:232->WebModel.c:35) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:232->WebModel.c:35) of variable 'tmp_4_i4', WebModel.c:232->WebModel.c:35 on array 'output_array' and 'load' operation ('output_array_load_1', WebModel.c:232->WebModel.c:35) on array 'output_array'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 7.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'load' operation ('output_array_load_1') on array 'output_array' to 'fadd' operation ('tmp_4_i4') (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 2.1'.
WARNING: [SCHED 204-21] Estimated clock period (9.286ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('output_array_load_1', WebModel.c:232->WebModel.c:35) on array 'output_array' (2.77 ns)
	'fadd' operation ('tmp_4_i4', WebModel.c:232->WebModel.c:35) (6.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.771 seconds; current allocated memory: 229.651 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.452 seconds; current allocated memory: 230.202 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'WebModel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.407 seconds; current allocated memory: 230.898 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.665 seconds; current allocated memory: 231.900 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_sub2idx' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_mul_64s_64s_64_2_1' to 'WebModel_mul_64s_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_sub2idx'.
INFO: [HLS 200-111]  Elapsed time: 0.671 seconds; current allocated memory: 232.512 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_fadd_32ns_32ns_32_5_full_dsp_1' to 'WebModel_fadd_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_fmul_32ns_32ns_32_3_max_dsp_1' to 'WebModel_fmul_32ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_mul_64ns_64ns_128_2_1' to 'WebModel_mul_64nseOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_mul_128ns_64ns_192_2_1' to 'WebModel_mul_128nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_mul_mul_16s_16s_16_1_1' to 'WebModel_mul_mul_g8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_128nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_mul_g8j': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_matmul'.
INFO: [HLS 200-111]  Elapsed time: 0.494 seconds; current allocated memory: 233.871 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_dense_69_fwork_0' to 'k2c_dot_dense_69_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_dense_69_fwork_1' to 'k2c_dot_dense_69_ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_dense_69_fwork_2' to 'k2c_dot_dense_69_jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_dense_69_fwork_3' to 'k2c_dot_dense_69_kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_dense_69_fwork_4' to 'k2c_dot_dense_69_lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_dense_69_fwork_5' to 'k2c_dot_dense_69_mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_dense_69_fwork_6' to 'k2c_dot_dense_69_ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_dense_69_fwork_7' to 'k2c_dot_dense_69_ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_udiv_64ns_64ns_64_68_seq_1' to 'WebModel_udiv_64npcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_udiv_18ns_64ns_64_22_seq_1' to 'WebModel_udiv_18nqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_urem_64ns_64ns_64_68_seq_1' to 'WebModel_urem_64nrcU' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_18nqcK': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_64npcA': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_urem_64nrcU': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot'.
INFO: [HLS 200-111]  Elapsed time: 0.931 seconds; current allocated memory: 237.144 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_relu_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_fcmp_32ns_32ns_1_1_1' to 'WebModel_fcmp_32nsc4' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fcmp_32nsc4': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_relu_func'.
INFO: [HLS 200-111]  Elapsed time: 0.78 seconds; current allocated memory: 237.670 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_affine_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_mac_muladd_16s_16s_16ns_16_1_1' to 'WebModel_mac_mulatde' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mac_mulatde': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_mul_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_affine_matmul'.
INFO: [HLS 200-111]  Elapsed time: 0.459 seconds; current allocated memory: 238.485 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense_2'.
INFO: [HLS 200-111]  Elapsed time: 0.468 seconds; current allocated memory: 239.400 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_matmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_mac_muladd_14s_14s_14ns_14_1_1' to 'WebModel_mac_mulaudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_mac_muladd_14s_14s_14s_14_1_1' to 'WebModel_mac_mulavdy' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mac_mulaudo': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mac_mulavdy': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_128nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_mul_g8j': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_matmul_1'.
INFO: [HLS 200-111]  Elapsed time: 0.724 seconds; current allocated memory: 240.410 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_1_dense_70_fwork' to 'k2c_dot_1_dense_7wdI' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_64npcA': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_urem_64nrcU': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot_1'.
INFO: [HLS 200-111]  Elapsed time: 0.568 seconds; current allocated memory: 243.417 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense_1'.
INFO: [HLS 200-111]  Elapsed time: 0.778 seconds; current allocated memory: 244.404 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_matmul_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_mac_muladd_9s_9s_9ns_9_1_1' to 'WebModel_mac_mulaxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_mac_muladd_9s_9s_9s_9_1_1' to 'WebModel_mac_mulayd2' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mac_mulaxdS': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mac_mulayd2': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_128nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_mul_g8j': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_matmul_2'.
INFO: [HLS 200-111]  Elapsed time: 0.718 seconds; current allocated memory: 245.467 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_2_dense_71_fwork' to 'k2c_dot_2_dense_7zec' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_64npcA': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_urem_64nrcU': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot_2'.
INFO: [HLS 200-111]  Elapsed time: 0.629 seconds; current allocated memory: 248.582 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_fdiv_32ns_32ns_32_12_1' to 'WebModel_fdiv_32nAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_fexp_32ns_32ns_32_8_full_dsp_1' to 'WebModel_fexp_32nBew' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fdiv_32nAem': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fexp_32nBew': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense'.
INFO: [HLS 200-111]  Elapsed time: 1 seconds; current allocated memory: 250.064 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'WebModel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_ndim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_ndim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'WebModel' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'dense_69_output_arra' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_output_arra' to 'WebModel_dense_69CeG' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_69_output_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_69_output_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_69_output_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_69_output_nume' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_69_kernel_arra' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra' to 'WebModel_dense_69DeQ' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_69_kernel_arra_7' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra_7' to 'WebModel_dense_69Ee0' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_69_kernel_arra_6' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra_6' to 'WebModel_dense_69Ffa' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_69_kernel_arra_5' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra_5' to 'WebModel_dense_69Gfk' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_69_kernel_arra_4' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra_4' to 'WebModel_dense_69Hfu' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_69_kernel_arra_3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra_3' to 'WebModel_dense_69IfE' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_69_kernel_arra_2' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra_2' to 'WebModel_dense_69JfO' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_69_kernel_arra_1' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra_1' to 'WebModel_dense_69KfY' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_69_kernel_arra_10' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra_10' to 'WebModel_dense_69Lf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_bias_array' to 'WebModel_dense_69Mgi' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_69_bias_array_11' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_bias_array_11' to 'WebModel_dense_69Ngs' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_output_arra' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_output_arra' to 'WebModel_dense_70OgC' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_70_output_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_output_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_70_output_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_output_nume' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_70_kernel_arra' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_kernel_arra' to 'WebModel_dense_70PgM' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_kernel_arra_7' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_kernel_arra_7' to 'WebModel_dense_70QgW' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_kernel_arra_6' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_kernel_arra_6' to 'WebModel_dense_70Rg6' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_kernel_arra_5' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_kernel_arra_5' to 'WebModel_dense_70Shg' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_kernel_arra_4' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_kernel_arra_4' to 'WebModel_dense_70Thq' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_kernel_arra_3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_kernel_arra_3' to 'WebModel_dense_70UhA' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_kernel_arra_2' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_kernel_arra_2' to 'WebModel_dense_70VhK' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_kernel_arra_1' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_kernel_arra_1' to 'WebModel_dense_70WhU' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_kernel_arra_8' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_kernel_arra_8' to 'WebModel_dense_70Xh4' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_70_kernel_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_kernel_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_70_kernel_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_kernel_nume' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_bias_array' to 'WebModel_dense_70Yie' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_bias_array_9' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_bias_array_9' to 'WebModel_dense_70Zio' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_70_bias_numel' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_bias_numel' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_kernel_arra' to 'WebModel_dense_710iy' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_kernel_arra_0' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_kernel_arra_0' to 'WebModel_dense_711iI' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_71_kernel_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_71_kernel_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_71_kernel_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_71_kernel_nume' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_71_bias_numel' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_71_bias_numel' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_69_fwork_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_69_fwork_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_69_fwork_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_69_fwork_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_69_fwork_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_69_fwork_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_69_fwork_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_69_fwork_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_69_kernel_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_shap' to 'WebModel_dense_692iS' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_fwork' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_69_output_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_output_shap' to 'WebModel_dense_693i2' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_kernel_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_kernel_shap' to 'WebModel_dense_704jc' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_fwork' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_70_output_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_output_shap' to 'WebModel_dense_705jm' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_kernel_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_kernel_shap' to 'WebModel_dense_716jw' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_bias_array' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_bias_array' to 'WebModel_dense_717jG' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_ndim' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_address0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_we0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_d0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_address1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_we1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_d1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'WebModel'.
INFO: [HLS 200-111]  Elapsed time: 4.126 seconds; current allocated memory: 252.339 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_mul_64s_bkb_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_mul_64nseOg_MulnS_1'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_mul_128nfYi_MulnS_2'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_udiv_64npcA_div'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_udiv_18nqcK_div'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_urem_64nrcU_div'
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_dense_69_hbi_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_dense_69_ocq_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_permA_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_permB_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_1_dense_7wdI_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_2_dense_7zec_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'WebModel_dense_69CeG_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_69DeQ_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_69Ee0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_69Ffa_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_69Gfk_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_69Hfu_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_69IfE_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_69JfO_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_69KfY_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'WebModel_dense_69Lf8_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_69Mgi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_70PgM_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_70QgW_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_70Rg6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_70Shg_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_70Thq_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_70UhA_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_70VhK_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_70WhU_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_70Yie_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_710iy_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'WebModel_dense_692iS_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:13 ; elapsed = 00:00:47 . Memory (MB): peak = 342.691 ; gain = 286.254
INFO: [SYSC 207-301] Generating SystemC RTL for WebModel.
INFO: [VHDL 208-304] Generating VHDL RTL for WebModel.
INFO: [VLOG 209-307] Generating Verilog RTL for WebModel.
INFO: [HLS 200-112] Total elapsed time: 47.435 seconds; peak allocated memory: 252.339 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbv484-2'
INFO: [HLS 200-10] Analyzing design file 'WebModel.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 102.227 ; gain = 45.395
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 102.227 ; gain = 45.395
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 139.371 ; gain = 82.539
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.2' (WebModel.c:179) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense' (WebModel.c:26) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense' (WebModel.c:35) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.1' (WebModel.c:179) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense.1' (WebModel.c:26) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.1' (WebModel.c:35) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot' (WebModel.c:179) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense.2' (WebModel.c:26) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.2' (WebModel.c:35) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 140.645 ; gain = 83.812
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (WebModel.c:127) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-6' (WebModel.c:161) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (WebModel.c:127) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-6' (WebModel.c:161) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (WebModel.c:127) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-6' (WebModel.c:161) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (WebModel.c:127) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (WebModel.c:161) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (WebModel.c:127) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (WebModel.c:161) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (WebModel.c:127) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (WebModel.c:161) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-102] Partitioning array 'axesA' automatically.
INFO: [XFORM 203-101] Partitioning array 'dense_69_kernel_array'  in dimension 1 with a cyclic factor 20.
INFO: [XFORM 203-101] Partitioning array 'dense_70_kernel_array'  in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'dense_69_fwork'  in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot' (WebModel.c:179) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.2' (WebModel.c:35) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.1' (WebModel.c:179) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.1' (WebModel.c:35) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.2' (WebModel.c:179) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense' (WebModel.c:26) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense' (WebModel.c:35) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (WebModel.c:12:9) to (WebModel.c:27:5) in function 'k2c_dense.2'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (WebModel.c:12:9) to (WebModel.c:27:5) in function 'k2c_dense.1'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (WebModel.c:12:9) to (WebModel.c:52:20) in function 'k2c_dense'... converting 3 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8[512 x float]P.i64.i64' into 'WebModel'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 144.594 ; gain = 87.762
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (WebModel.c:270:29) in function 'k2c_matmul.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (WebModel.c:269:20) in function 'k2c_matmul.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (WebModel.c:270:29) in function 'k2c_matmul.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (WebModel.c:269:20) in function 'k2c_matmul.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (WebModel.c:270:29) in function 'k2c_matmul'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (WebModel.c:269:20) in function 'k2c_matmul'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (WebModel.c:228:20) in function 'k2c_dense.2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (WebModel.c:228:20) in function 'k2c_dense.1' : 

the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (WebModel.c:228:20) in function 'k2c_dense' : 

the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2.1' (WebModel.c:67:26) in function 'k2c_affine_matmul' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (WebModel.c:64:23) in function 'k2c_affine_matmul'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 260.852 ; gain = 204.020
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'WebModel' ...
WARNING: [SYN 201-103] Legalizing function name 'k2c_dense.2' to 'k2c_dense_2'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_matmul.1' to 'k2c_matmul_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dot.1' to 'k2c_dot_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dense.1' to 'k2c_dense_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_matmul.2' to 'k2c_matmul_2'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dot.2' to 'k2c_dot_2'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_sub2idx' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.687 seconds; current allocated memory: 215.270 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.154 seconds; current allocated memory: 215.391 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:276) of variable 'tmp_5', WebModel.c:276 on array 'C' and 'load' operation ('C_load', WebModel.c:276) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:276) of variable 'tmp_5', WebModel.c:276 on array 'C' and 'load' operation ('C_load', WebModel.c:276) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:276) of variable 'tmp_5', WebModel.c:276 on array 'C' and 'load' operation ('C_load', WebModel.c:276) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:276) of variable 'tmp_5', WebModel.c:276 on array 'C' and 'load' operation ('C_load', WebModel.c:276) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:276) of variable 'tmp_5', WebModel.c:276 on array 'C' and 'load' operation ('C_load', WebModel.c:276) on array 'C'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 14.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'load' operation ('C_load') on array 'C' to 'fadd' operation ('tmp_5') (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 2'.
WARNING: [SCHED 204-21] Estimated clock period (9.286ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('C_load', WebModel.c:276) on array 'C' (2.77 ns)
	'fadd' operation ('tmp_5', WebModel.c:276) (6.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.498 seconds; current allocated memory: 216.313 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.247 seconds; current allocated memory: 216.855 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.388 seconds; current allocated memory: 218.636 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.377 seconds; current allocated memory: 220.171 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_relu_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 220.462 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.126 seconds; current allocated memory: 220.534 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_affine_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:70) of variable 'tmp_7', WebModel.c:70 on array 'C' and 'load' operation ('C_load_1', WebModel.c:70) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:70) of variable 'tmp_7', WebModel.c:70 on array 'C' and 'load' operation ('C_load_1', WebModel.c:70) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:70) of variable 'tmp_7', WebModel.c:70 on array 'C' and 'load' operation ('C_load_1', WebModel.c:70) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:70) of variable 'tmp_7', WebModel.c:70 on array 'C' and 'load' operation ('C_load_1', WebModel.c:70) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:70) of variable 'tmp_7', WebModel.c:70 on array 'C' and 'load' operation ('C_load_1', WebModel.c:70) on array 'C'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 10.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'load' operation ('C_load_1') on array 'C' to 'fadd' operation ('tmp_7') (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 2.1'.
WARNING: [SCHED 204-21] Estimated clock period (9.286ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('C_load_1', WebModel.c:70) on array 'C' (2.77 ns)
	'fadd' operation ('tmp_7', WebModel.c:70) (6.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.398 seconds; current allocated memory: 220.893 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 221.143 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.243 seconds; current allocated memory: 221.411 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.373 seconds; current allocated memory: 221.800 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_matmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:276) of variable 'tmp_5', WebModel.c:276 on array 'C' and 'load' operation ('C_load', WebModel.c:276) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:276) of variable 'tmp_5', WebModel.c:276 on array 'C' and 'load' operation ('C_load', WebModel.c:276) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:276) of variable 'tmp_5', WebModel.c:276 on array 'C' and 'load' operation ('C_load', WebModel.c:276) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:276) of variable 'tmp_5', WebModel.c:276 on array 'C' and 'load' operation ('C_load', WebModel.c:276) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:276) of variable 'tmp_5', WebModel.c:276 on array 'C' and 'load' operation ('C_load', WebModel.c:276) on array 'C'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 12.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'load' operation ('C_load') on array 'C' to 'fadd' operation ('tmp_5') (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 2'.
WARNING: [SCHED 204-21] Estimated clock period (9.738ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('inneridx_mid1', WebModel.c:272) (2.82 ns)
	'add' operation ('sum_mid1', WebModel.c:272) (3.53 ns)
	'select' operation ('sum_cast_mid2_v', WebModel.c:274) (0.616 ns)
	'getelementptr' operation ('B_addr', WebModel.c:276) (0 ns)
	'load' operation ('B_load_2', WebModel.c:276) on array 'B' (2.77 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.579 seconds; current allocated memory: 222.392 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.197 seconds; current allocated memory: 222.758 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.373 seconds; current allocated memory: 224.380 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.441 seconds; current allocated memory: 225.798 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:232->WebModel.c:35) of variable 'tmp_4_i', WebModel.c:232->WebModel.c:35 on array 'output_array' and 'load' operation ('output_array_load', WebModel.c:232->WebModel.c:35) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:232->WebModel.c:35) of variable 'tmp_4_i', WebModel.c:232->WebModel.c:35 on array 'output_array' and 'load' operation ('output_array_load', WebModel.c:232->WebModel.c:35) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:232->WebModel.c:35) of variable 'tmp_4_i', WebModel.c:232->WebModel.c:35 on array 'output_array' and 'load' operation ('output_array_load', WebModel.c:232->WebModel.c:35) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:232->WebModel.c:35) of variable 'tmp_4_i', WebModel.c:232->WebModel.c:35 on array 'output_array' and 'load' operation ('output_array_load', WebModel.c:232->WebModel.c:35) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:232->WebModel.c:35) of variable 'tmp_4_i', WebModel.c:232->WebModel.c:35 on array 'output_array' and 'load' operation ('output_array_load', WebModel.c:232->WebModel.c:35) on array 'output_array'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 7.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'load' operation ('output_array_load') on array 'output_array' to 'fadd' operation ('tmp_4_i') (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 1.1'.
WARNING: [SCHED 204-21] Estimated clock period (9.286ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('output_array_load', WebModel.c:232->WebModel.c:35) on array 'output_array' (2.77 ns)
	'fadd' operation ('tmp_4_i', WebModel.c:232->WebModel.c:35) (6.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.662 seconds; current allocated memory: 226.282 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.393 seconds; current allocated memory: 226.650 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_matmul_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:276) of variable 'tmp_5', WebModel.c:276 on array 'C' and 'load' operation ('C_load', WebModel.c:276) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:276) of variable 'tmp_5', WebModel.c:276 on array 'C' and 'load' operation ('C_load', WebModel.c:276) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:276) of variable 'tmp_5', WebModel.c:276 on array 'C' and 'load' operation ('C_load', WebModel.c:276) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:276) of variable 'tmp_5', WebModel.c:276 on array 'C' and 'load' operation ('C_load', WebModel.c:276) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:276) of variable 'tmp_5', WebModel.c:276 on array 'C' and 'load' operation ('C_load', WebModel.c:276) on array 'C'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 12.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'load' operation ('C_load') on array 'C' to 'fadd' operation ('tmp_5') (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 2'.
WARNING: [SCHED 204-21] Estimated clock period (10.192ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('inneridx_mid1', WebModel.c:272) (2.82 ns)
	'add' operation ('sum_mid1', WebModel.c:272) (3.53 ns)
	'select' operation ('sum_cast_mid2_v', WebModel.c:274) (1.07 ns)
	'getelementptr' operation ('B_addr', WebModel.c:276) (0 ns)
	'load' operation ('B_load_1', WebModel.c:276) on array 'B' (2.77 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.625 seconds; current allocated memory: 227.242 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.278 seconds; current allocated memory: 227.571 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.324 seconds; current allocated memory: 229.170 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.456 seconds; current allocated memory: 230.609 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:232->WebModel.c:35) of variable 'tmp_4_i4', WebModel.c:232->WebModel.c:35 on array 'output_array' and 'load' operation ('output_array_load_1', WebModel.c:232->WebModel.c:35) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:232->WebModel.c:35) of variable 'tmp_4_i4', WebModel.c:232->WebModel.c:35 on array 'output_array' and 'load' operation ('output_array_load_1', WebModel.c:232->WebModel.c:35) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:232->WebModel.c:35) of variable 'tmp_4_i4', WebModel.c:232->WebModel.c:35 on array 'output_array' and 'load' operation ('output_array_load_1', WebModel.c:232->WebModel.c:35) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:232->WebModel.c:35) of variable 'tmp_4_i4', WebModel.c:232->WebModel.c:35 on array 'output_array' and 'load' operation ('output_array_load_1', WebModel.c:232->WebModel.c:35) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:232->WebModel.c:35) of variable 'tmp_4_i4', WebModel.c:232->WebModel.c:35 on array 'output_array' and 'load' operation ('output_array_load_1', WebModel.c:232->WebModel.c:35) on array 'output_array'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 7.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'load' operation ('output_array_load_1') on array 'output_array' to 'fadd' operation ('tmp_4_i4') (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 2.1'.
WARNING: [SCHED 204-21] Estimated clock period (9.286ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('output_array_load_1', WebModel.c:232->WebModel.c:35) on array 'output_array' (2.77 ns)
	'fadd' operation ('tmp_4_i4', WebModel.c:232->WebModel.c:35) (6.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.753 seconds; current allocated memory: 231.537 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.396 seconds; current allocated memory: 232.088 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'WebModel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.447 seconds; current allocated memory: 232.987 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.7 seconds; current allocated memory: 234.150 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_sub2idx' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_mul_64s_64s_64_2_1' to 'WebModel_mul_64s_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_sub2idx'.
INFO: [HLS 200-111]  Elapsed time: 0.749 seconds; current allocated memory: 234.761 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_fadd_32ns_32ns_32_5_full_dsp_1' to 'WebModel_fadd_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_fmul_32ns_32ns_32_3_max_dsp_1' to 'WebModel_fmul_32ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_mul_64ns_64ns_128_2_1' to 'WebModel_mul_64nseOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_mul_128ns_64ns_192_2_1' to 'WebModel_mul_128nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_mul_mul_16s_16s_16_1_1' to 'WebModel_mul_mul_g8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_128nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_mul_g8j': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_matmul'.
INFO: [HLS 200-111]  Elapsed time: 0.553 seconds; current allocated memory: 236.069 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_dense_69_fwork_0' to 'k2c_dot_dense_69_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_dense_69_fwork_1' to 'k2c_dot_dense_69_ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_dense_69_fwork_2' to 'k2c_dot_dense_69_jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_dense_69_fwork_3' to 'k2c_dot_dense_69_kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_dense_69_fwork_4' to 'k2c_dot_dense_69_lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_dense_69_fwork_5' to 'k2c_dot_dense_69_mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_dense_69_fwork_6' to 'k2c_dot_dense_69_ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_dense_69_fwork_7' to 'k2c_dot_dense_69_ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_udiv_64ns_64ns_64_68_seq_1' to 'WebModel_udiv_64npcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_udiv_18ns_64ns_64_22_seq_1' to 'WebModel_udiv_18nqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_urem_64ns_64ns_64_68_seq_1' to 'WebModel_urem_64nrcU' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_18nqcK': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_64npcA': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_urem_64nrcU': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot'.
INFO: [HLS 200-111]  Elapsed time: 0.988 seconds; current allocated memory: 239.341 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_relu_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_fcmp_32ns_32ns_1_1_1' to 'WebModel_fcmp_32nsc4' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fcmp_32nsc4': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_relu_func'.
INFO: [HLS 200-111]  Elapsed time: 0.83 seconds; current allocated memory: 239.904 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_affine_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_mac_muladd_16s_16s_16ns_16_1_1' to 'WebModel_mac_mulatde' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mac_mulatde': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_mul_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_affine_matmul'.
INFO: [HLS 200-111]  Elapsed time: 0.453 seconds; current allocated memory: 240.735 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense_2'.
INFO: [HLS 200-111]  Elapsed time: 0.481 seconds; current allocated memory: 241.650 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_matmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_mac_muladd_14s_14s_14ns_14_1_1' to 'WebModel_mac_mulaudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_mac_muladd_14s_14s_14s_14_1_1' to 'WebModel_mac_mulavdy' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mac_mulaudo': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mac_mulavdy': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_128nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_mul_g8j': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_matmul_1'.
INFO: [HLS 200-111]  Elapsed time: 0.801 seconds; current allocated memory: 242.659 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_1_dense_70_fwork' to 'k2c_dot_1_dense_7wdI' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_64npcA': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_urem_64nrcU': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot_1'.
INFO: [HLS 200-111]  Elapsed time: 0.579 seconds; current allocated memory: 245.614 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense_1'.
INFO: [HLS 200-111]  Elapsed time: 0.795 seconds; current allocated memory: 246.638 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_matmul_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_mac_muladd_9s_9s_9ns_9_1_1' to 'WebModel_mac_mulaxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_mac_muladd_9s_9s_9s_9_1_1' to 'WebModel_mac_mulayd2' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mac_mulaxdS': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mac_mulayd2': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_128nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_mul_g8j': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_matmul_2'.
INFO: [HLS 200-111]  Elapsed time: 0.676 seconds; current allocated memory: 247.733 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_2_dense_71_fwork' to 'k2c_dot_2_dense_7zec' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_64npcA': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_urem_64nrcU': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot_2'.
INFO: [HLS 200-111]  Elapsed time: 0.555 seconds; current allocated memory: 250.847 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_fdiv_32ns_32ns_32_12_1' to 'WebModel_fdiv_32nAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_fexp_32ns_32ns_32_8_full_dsp_1' to 'WebModel_fexp_32nBew' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fdiv_32nAem': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fexp_32nBew': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense'.
INFO: [HLS 200-111]  Elapsed time: 0.953 seconds; current allocated memory: 252.313 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'WebModel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_ndim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_ndim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'WebModel' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'dense_69_output_arra' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_output_arra' to 'WebModel_dense_69CeG' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_69_output_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_69_output_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_69_output_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_69_output_nume' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_69_kernel_arra_10' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra_10' to 'WebModel_dense_69DeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_bias_array' to 'WebModel_dense_69Ee0' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_69_bias_array_11' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_bias_array_11' to 'WebModel_dense_69Ffa' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_output_arra' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_output_arra' to 'WebModel_dense_70Gfk' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_70_output_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_output_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_70_output_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_output_nume' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_70_kernel_arra' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_kernel_arra' to 'WebModel_dense_70Hfu' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_kernel_arra_7' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_kernel_arra_7' to 'WebModel_dense_70IfE' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_kernel_arra_6' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_kernel_arra_6' to 'WebModel_dense_70JfO' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_kernel_arra_5' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_kernel_arra_5' to 'WebModel_dense_70KfY' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_kernel_arra_4' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_kernel_arra_4' to 'WebModel_dense_70Lf8' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_kernel_arra_3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_kernel_arra_3' to 'WebModel_dense_70Mgi' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_kernel_arra_2' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_kernel_arra_2' to 'WebModel_dense_70Ngs' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_kernel_arra_1' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_kernel_arra_1' to 'WebModel_dense_70OgC' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_kernel_arra_8' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_kernel_arra_8' to 'WebModel_dense_70PgM' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_70_kernel_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_kernel_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_70_kernel_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_kernel_nume' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_bias_array' to 'WebModel_dense_70QgW' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_bias_array_9' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_bias_array_9' to 'WebModel_dense_70Rg6' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_70_bias_numel' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_bias_numel' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_kernel_arra' to 'WebModel_dense_71Shg' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_kernel_arra_0' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_kernel_arra_0' to 'WebModel_dense_71Thq' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_71_kernel_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_71_kernel_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_71_kernel_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_71_kernel_nume' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_71_bias_numel' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_71_bias_numel' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_69_fwork_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_69_fwork_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_69_fwork_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_69_fwork_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_69_fwork_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_69_fwork_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_69_fwork_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_69_fwork_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_69_kernel_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_shap' to 'WebModel_dense_69UhA' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_fwork' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_69_output_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_output_shap' to 'WebModel_dense_69VhK' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_kernel_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_kernel_shap' to 'WebModel_dense_70WhU' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_fwork' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_70_output_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_output_shap' to 'WebModel_dense_70Xh4' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_kernel_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_kernel_shap' to 'WebModel_dense_71Yie' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_bias_array' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_bias_array' to 'WebModel_dense_71Zio' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra_19' to 'WebModel_dense_690iy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra_18' to 'WebModel_dense_691iI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra_7' to 'WebModel_dense_692iS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra_6' to 'WebModel_dense_693i2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra_5' to 'WebModel_dense_694jc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra_4' to 'WebModel_dense_695jm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra_3' to 'WebModel_dense_696jw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra_2' to 'WebModel_dense_697jG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra_1' to 'WebModel_dense_698jQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra' to 'WebModel_dense_699j0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra_17' to 'WebModel_dense_69bak' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra_16' to 'WebModel_dense_69bbk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra_15' to 'WebModel_dense_69bck' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra_14' to 'WebModel_dense_69bdk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra_13' to 'WebModel_dense_69bek' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra_12' to 'WebModel_dense_69bfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra_11' to 'WebModel_dense_69bgk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra_10_12' to 'WebModel_dense_69bhl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra_9' to 'WebModel_dense_69bil' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra_8' to 'WebModel_dense_69bjl' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_ndim' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_address0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_we0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_d0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_address1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_we1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_d1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'WebModel'.
INFO: [HLS 200-111]  Elapsed time: 4.127 seconds; current allocated memory: 254.870 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_mul_64s_bkb_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_mul_64nseOg_MulnS_1'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_mul_128nfYi_MulnS_2'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_udiv_64npcA_div'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_udiv_18nqcK_div'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_urem_64nrcU_div'
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_dense_69_hbi_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_dense_69_ocq_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_permA_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_permB_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_1_dense_7wdI_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_2_dense_7zec_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'WebModel_dense_69CeG_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'WebModel_dense_69DeQ_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_69Ee0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_70Hfu_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_70IfE_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_70JfO_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_70KfY_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_70Lf8_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_70Mgi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_70Ngs_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_70OgC_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_70QgW_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_71Shg_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'WebModel_dense_69UhA_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_690iy_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_691iI_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_692iS_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_693i2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_694jc_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_695jm_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_696jw_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_697jG_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_698jQ_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_699j0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_69bak_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_69bbk_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_69bck_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_69bdk_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_69bek_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_69bfk_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_69bgk_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_69bhl_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_69bil_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_69bjl_rom' using auto ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:14 ; elapsed = 00:00:49 . Memory (MB): peak = 345.863 ; gain = 289.031
INFO: [SYSC 207-301] Generating SystemC RTL for WebModel.
INFO: [VHDL 208-304] Generating VHDL RTL for WebModel.
INFO: [VLOG 209-307] Generating Verilog RTL for WebModel.
INFO: [HLS 200-112] Total elapsed time: 49.377 seconds; peak allocated memory: 254.870 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbv484-2'
INFO: [HLS 200-10] Analyzing design file 'WebModel.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 102.371 ; gain = 46.309
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 102.371 ; gain = 46.309
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 139.477 ; gain = 83.414
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.2' (WebModel.c:187) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense' (WebModel.c:26) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense' (WebModel.c:35) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.1' (WebModel.c:187) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense.1' (WebModel.c:26) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.1' (WebModel.c:35) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot' (WebModel.c:187) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense.2' (WebModel.c:26) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.2' (WebModel.c:35) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 139.789 ; gain = 83.727
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (WebModel.c:130) in function 'k2c_dot': changing partial unrolling into complete unrolling since the unrolling factor (=20) is no less than the loop trip count (=1).
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (WebModel.c:167) in function 'k2c_dot': changing partial unrolling into complete unrolling since the unrolling factor (=20) is no less than the loop trip count (=1).
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (WebModel.c:130) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (WebModel.c:159) in function 'k2c_dot' partially with a factor of 20.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5' (WebModel.c:163) in function 'k2c_dot' partially with a factor of 20.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (WebModel.c:167) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-7' (WebModel.c:171) in function 'k2c_dot' partially with a factor of 20.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (WebModel.c:130) in function 'k2c_dot.1': changing partial unrolling into complete unrolling since the unrolling factor (=20) is no less than the loop trip count (=1).
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (WebModel.c:167) in function 'k2c_dot.1': changing partial unrolling into complete unrolling since the unrolling factor (=20) is no less than the loop trip count (=1).
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (WebModel.c:130) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (WebModel.c:159) in function 'k2c_dot.1' partially with a factor of 20.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5' (WebModel.c:163) in function 'k2c_dot.1' partially with a factor of 20.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (WebModel.c:167) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-7' (WebModel.c:171) in function 'k2c_dot.1' partially with a factor of 20.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (WebModel.c:130) in function 'k2c_dot.2': changing partial unrolling into complete unrolling since the unrolling factor (=20) is no less than the loop trip count (=1).
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (WebModel.c:167) in function 'k2c_dot.2': changing partial unrolling into complete unrolling since the unrolling factor (=20) is no less than the loop trip count (=1).
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (WebModel.c:130) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (WebModel.c:159) in function 'k2c_dot.2' partially with a factor of 20.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5' (WebModel.c:163) in function 'k2c_dot.2' partially with a factor of 20.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (WebModel.c:167) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-7' (WebModel.c:171) in function 'k2c_dot.2' partially with a factor of 20.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (WebModel.c:248) in function 'k2c_idx2sub' partially with a factor of 20.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (WebModel.c:53) in function 'k2c_sigmoid_func' partially with a factor of 20.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (WebModel.c:62) in function 'k2c_affine_matmul' partially with a factor of 10.
INFO: [XFORM 203-102] Partitioning array 'axesA' automatically.
INFO: [XFORM 203-101] Partitioning array 'dense_69_kernel_array'  in dimension 1 with a cyclic factor 20.
INFO: [XFORM 203-101] Partitioning array 'dense_70_kernel_array'  in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'dense_69_fwork'  in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.2' (WebModel.c:35) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.1' (WebModel.c:35) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense' (WebModel.c:35) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (WebModel.c:12:9) to (WebModel.c:27:5) in function 'k2c_dense.2'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (WebModel.c:12:9) to (WebModel.c:27:5) in function 'k2c_dense.1'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (WebModel.c:12:9) to (WebModel.c:27:5) in function 'k2c_dense'... converting 3 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8[512 x float]P.i64.i64' into 'WebModel'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 147.543 ; gain = 91.480
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (WebModel.c:279:29) in function 'k2c_matmul.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (WebModel.c:278:20) in function 'k2c_matmul.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (WebModel.c:279:29) in function 'k2c_matmul.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (WebModel.c:278:20) in function 'k2c_matmul.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (WebModel.c:279:29) in function 'k2c_matmul'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (WebModel.c:278:20) in function 'k2c_matmul'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (WebModel.c:236:20) in function 'k2c_dense.2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (WebModel.c:236:20) in function 'k2c_dense.1' : 

the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (WebModel.c:236:20) in function 'k2c_dense' : 

the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2.1' (WebModel.c:70:26) in function 'k2c_affine_matmul' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (WebModel.c:67:23) in function 'k2c_affine_matmul'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 293.207 ; gain = 237.145
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'WebModel' ...
WARNING: [SYN 201-103] Legalizing function name 'k2c_dense.2' to 'k2c_dense_2'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_matmul.1' to 'k2c_matmul_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dot.1' to 'k2c_dot_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dense.1' to 'k2c_dense_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_matmul.2' to 'k2c_matmul_2'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dot.2' to 'k2c_dot_2'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_idx2sub' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.827 seconds; current allocated memory: 254.638 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.536 seconds; current allocated memory: 268.789 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_sub2idx' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.302 seconds; current allocated memory: 269.883 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.177 seconds; current allocated memory: 269.980 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:285) of variable 'tmp_5', WebModel.c:285 on array 'C' and 'load' operation ('C_load', WebModel.c:285) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:285) of variable 'tmp_5', WebModel.c:285 on array 'C' and 'load' operation ('C_load', WebModel.c:285) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:285) of variable 'tmp_5', WebModel.c:285 on array 'C' and 'load' operation ('C_load', WebModel.c:285) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:285) of variable 'tmp_5', WebModel.c:285 on array 'C' and 'load' operation ('C_load', WebModel.c:285) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:285) of variable 'tmp_5', WebModel.c:285 on array 'C' and 'load' operation ('C_load', WebModel.c:285) on array 'C'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 14.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'load' operation ('C_load') on array 'C' to 'fadd' operation ('tmp_5') (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 2'.
WARNING: [SCHED 204-21] Estimated clock period (9.286ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('C_load', WebModel.c:285) on array 'C' (2.77 ns)
	'fadd' operation ('tmp_5', WebModel.c:285) (6.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.563 seconds; current allocated memory: 270.885 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.286 seconds; current allocated memory: 271.427 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.602 seconds; current allocated memory: 273.222 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.551 seconds; current allocated memory: 274.768 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_relu_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.597 seconds; current allocated memory: 275.095 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.176 seconds; current allocated memory: 275.168 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_affine_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:73) of variable 'tmp_s', WebModel.c:73 on array 'C' and 'load' operation ('C_load_1', WebModel.c:73) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:73) of variable 'tmp_s', WebModel.c:73 on array 'C' and 'load' operation ('C_load_1', WebModel.c:73) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:73) of variable 'tmp_s', WebModel.c:73 on array 'C' and 'load' operation ('C_load_1', WebModel.c:73) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:73) of variable 'tmp_s', WebModel.c:73 on array 'C' and 'load' operation ('C_load_1', WebModel.c:73) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:73) of variable 'tmp_s', WebModel.c:73 on array 'C' and 'load' operation ('C_load_1', WebModel.c:73) on array 'C'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 10.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'load' operation ('C_load_1') on array 'C' to 'fadd' operation ('tmp_s') (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 2.1'.
WARNING: [SCHED 204-21] Estimated clock period (9.286ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('C_load_1', WebModel.c:73) on array 'C' (2.77 ns)
	'fadd' operation ('tmp_s', WebModel.c:73) (6.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 275.683 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.255 seconds; current allocated memory: 276.107 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.299 seconds; current allocated memory: 276.359 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.506 seconds; current allocated memory: 276.936 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_matmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:285) of variable 'tmp_5', WebModel.c:285 on array 'C' and 'load' operation ('C_load', WebModel.c:285) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:285) of variable 'tmp_5', WebModel.c:285 on array 'C' and 'load' operation ('C_load', WebModel.c:285) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:285) of variable 'tmp_5', WebModel.c:285 on array 'C' and 'load' operation ('C_load', WebModel.c:285) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:285) of variable 'tmp_5', WebModel.c:285 on array 'C' and 'load' operation ('C_load', WebModel.c:285) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:285) of variable 'tmp_5', WebModel.c:285 on array 'C' and 'load' operation ('C_load', WebModel.c:285) on array 'C'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 12.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'load' operation ('C_load') on array 'C' to 'fadd' operation ('tmp_5') (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 2'.
WARNING: [SCHED 204-21] Estimated clock period (9.738ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('inneridx_mid1', WebModel.c:281) (2.82 ns)
	'add' operation ('sum_mid1', WebModel.c:281) (3.53 ns)
	'select' operation ('sum_cast_mid2_v', WebModel.c:283) (0.616 ns)
	'getelementptr' operation ('B_addr', WebModel.c:285) (0 ns)
	'load' operation ('B_load_2', WebModel.c:285) on array 'B' (2.77 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.762 seconds; current allocated memory: 277.708 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.215 seconds; current allocated memory: 278.037 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.595 seconds; current allocated memory: 280.137 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.669 seconds; current allocated memory: 282.173 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:240->WebModel.c:35) of variable 'tmp_16_i', WebModel.c:240->WebModel.c:35 on array 'output_array' and 'load' operation ('output_array_load', WebModel.c:240->WebModel.c:35) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:240->WebModel.c:35) of variable 'tmp_16_i', WebModel.c:240->WebModel.c:35 on array 'output_array' and 'load' operation ('output_array_load', WebModel.c:240->WebModel.c:35) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:240->WebModel.c:35) of variable 'tmp_16_i', WebModel.c:240->WebModel.c:35 on array 'output_array' and 'load' operation ('output_array_load', WebModel.c:240->WebModel.c:35) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:240->WebModel.c:35) of variable 'tmp_16_i', WebModel.c:240->WebModel.c:35 on array 'output_array' and 'load' operation ('output_array_load', WebModel.c:240->WebModel.c:35) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:240->WebModel.c:35) of variable 'tmp_16_i', WebModel.c:240->WebModel.c:35 on array 'output_array' and 'load' operation ('output_array_load', WebModel.c:240->WebModel.c:35) on array 'output_array'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 7.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'load' operation ('output_array_load') on array 'output_array' to 'fadd' operation ('tmp_16_i') (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 1.1'.
WARNING: [SCHED 204-21] Estimated clock period (9.286ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('output_array_load', WebModel.c:240->WebModel.c:35) on array 'output_array' (2.77 ns)
	'fadd' operation ('tmp_16_i', WebModel.c:240->WebModel.c:35) (6.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.988 seconds; current allocated memory: 282.740 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.548 seconds; current allocated memory: 283.417 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_matmul_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:285) of variable 'tmp_5', WebModel.c:285 on array 'C' and 'load' operation ('C_load', WebModel.c:285) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:285) of variable 'tmp_5', WebModel.c:285 on array 'C' and 'load' operation ('C_load', WebModel.c:285) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:285) of variable 'tmp_5', WebModel.c:285 on array 'C' and 'load' operation ('C_load', WebModel.c:285) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:285) of variable 'tmp_5', WebModel.c:285 on array 'C' and 'load' operation ('C_load', WebModel.c:285) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:285) of variable 'tmp_5', WebModel.c:285 on array 'C' and 'load' operation ('C_load', WebModel.c:285) on array 'C'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 12.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'load' operation ('C_load') on array 'C' to 'fadd' operation ('tmp_5') (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 2'.
WARNING: [SCHED 204-21] Estimated clock period (10.192ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('inneridx_mid1', WebModel.c:281) (2.82 ns)
	'add' operation ('sum_mid1', WebModel.c:281) (3.53 ns)
	'select' operation ('sum_cast_mid2_v', WebModel.c:283) (1.07 ns)
	'getelementptr' operation ('B_addr', WebModel.c:285) (0 ns)
	'load' operation ('B_load_1', WebModel.c:285) on array 'B' (2.77 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.828 seconds; current allocated memory: 284.165 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.209 seconds; current allocated memory: 284.494 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.615 seconds; current allocated memory: 286.607 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.673 seconds; current allocated memory: 288.643 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_sigmoid_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.921 seconds; current allocated memory: 291.750 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.697 seconds; current allocated memory: 294.344 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:240->WebModel.c:35) of variable 'tmp_16_i', WebModel.c:240->WebModel.c:35 on array 'output_array' and 'load' operation ('output_array_load', WebModel.c:240->WebModel.c:35) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:240->WebModel.c:35) of variable 'tmp_16_i', WebModel.c:240->WebModel.c:35 on array 'output_array' and 'load' operation ('output_array_load', WebModel.c:240->WebModel.c:35) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:240->WebModel.c:35) of variable 'tmp_16_i', WebModel.c:240->WebModel.c:35 on array 'output_array' and 'load' operation ('output_array_load', WebModel.c:240->WebModel.c:35) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:240->WebModel.c:35) of variable 'tmp_16_i', WebModel.c:240->WebModel.c:35 on array 'output_array' and 'load' operation ('output_array_load', WebModel.c:240->WebModel.c:35) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:240->WebModel.c:35) of variable 'tmp_16_i', WebModel.c:240->WebModel.c:35 on array 'output_array' and 'load' operation ('output_array_load', WebModel.c:240->WebModel.c:35) on array 'output_array'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 7.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'load' operation ('output_array_load') on array 'output_array' to 'fadd' operation ('tmp_16_i') (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 1.1'.
WARNING: [SCHED 204-21] Estimated clock period (9.286ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('output_array_load', WebModel.c:240->WebModel.c:35) on array 'output_array' (2.77 ns)
	'fadd' operation ('tmp_16_i', WebModel.c:240->WebModel.c:35) (6.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.97 seconds; current allocated memory: 294.697 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.604 seconds; current allocated memory: 295.337 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'WebModel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.597 seconds; current allocated memory: 296.408 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.957 seconds; current allocated memory: 297.916 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_idx2sub' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_urem_64ns_64ns_64_68_seq_1' to 'WebModel_urem_64nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_udiv_64ns_64ns_64_68_seq_1' to 'WebModel_udiv_64ncud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_64ncud': 20 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_urem_64nbkb': 20 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_idx2sub'.
INFO: [HLS 200-111]  Elapsed time: 2.282 seconds; current allocated memory: 311.541 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_sub2idx' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_mul_64s_64s_64_2_1' to 'WebModel_mul_64s_dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_sub2idx'.
INFO: [HLS 200-111]  Elapsed time: 2.342 seconds; current allocated memory: 312.390 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_fadd_32ns_32ns_32_5_full_dsp_1' to 'WebModel_fadd_32neOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_fmul_32ns_32ns_32_3_max_dsp_1' to 'WebModel_fmul_32nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_mul_64ns_64ns_128_2_1' to 'WebModel_mul_64nsg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_mul_128ns_64ns_192_2_1' to 'WebModel_mul_128nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_mul_mul_16s_16s_16_1_1' to 'WebModel_mul_mul_ibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_128nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64nsg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_dEe': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_mul_ibs': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_matmul'.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 313.642 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_dense_69_fwork_0' to 'k2c_dot_dense_69_jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_dense_69_fwork_1' to 'k2c_dot_dense_69_kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_dense_69_fwork_2' to 'k2c_dot_dense_69_lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_dense_69_fwork_3' to 'k2c_dot_dense_69_mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_dense_69_fwork_4' to 'k2c_dot_dense_69_ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_dense_69_fwork_5' to 'k2c_dot_dense_69_ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_dense_69_fwork_6' to 'k2c_dot_dense_69_pcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_dense_69_fwork_7' to 'k2c_dot_dense_69_qcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_udiv_18ns_64ns_64_22_seq_1' to 'WebModel_udiv_18nrcU' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_18nrcU': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_64ncud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot'.
INFO: [HLS 200-111]  Elapsed time: 0.946 seconds; current allocated memory: 316.780 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_relu_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_fcmp_32ns_32ns_1_1_1' to 'WebModel_fcmp_32nsc4' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fcmp_32nsc4': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_relu_func'.
INFO: [HLS 200-111]  Elapsed time: 1.078 seconds; current allocated memory: 317.772 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_affine_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_mac_muladd_16s_16s_16ns_16_1_1' to 'WebModel_mac_mulatde' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mac_mulatde': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64nsg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_mul_ibs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_affine_matmul'.
INFO: [HLS 200-111]  Elapsed time: 0.587 seconds; current allocated memory: 319.210 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense_2'.
INFO: [HLS 200-111]  Elapsed time: 0.518 seconds; current allocated memory: 320.085 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_matmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_mac_muladd_14s_14s_14ns_14_1_1' to 'WebModel_mac_mulaudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_mac_muladd_14s_14s_14s_14_1_1' to 'WebModel_mac_mulavdy' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mac_mulaudo': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mac_mulavdy': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_128nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64nsg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_mul_ibs': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_matmul_1'.
INFO: [HLS 200-111]  Elapsed time: 1.021 seconds; current allocated memory: 321.288 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_1_dense_70_fwork' to 'k2c_dot_1_dense_7wdI' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_64ncud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot_1'.
INFO: [HLS 200-111]  Elapsed time: 0.676 seconds; current allocated memory: 324.906 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense_1'.
INFO: [HLS 200-111]  Elapsed time: 1.492 seconds; current allocated memory: 326.572 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_matmul_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_mac_muladd_9s_9s_9ns_9_1_1' to 'WebModel_mac_mulaxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_mac_muladd_9s_9s_9s_9_1_1' to 'WebModel_mac_mulayd2' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mac_mulaxdS': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mac_mulayd2': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_128nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64nsg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_mul_ibs': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_matmul_2'.
INFO: [HLS 200-111]  Elapsed time: 0.935 seconds; current allocated memory: 327.861 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_2_dense_71_fwork' to 'k2c_dot_2_dense_7zec' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_64ncud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot_2'.
INFO: [HLS 200-111]  Elapsed time: 0.78 seconds; current allocated memory: 331.495 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_sigmoid_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_fdiv_32ns_32ns_32_12_1' to 'WebModel_fdiv_32nAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_fexp_32ns_32ns_32_8_full_dsp_1' to 'WebModel_fexp_32nBew' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fdiv_32nAem': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fexp_32nBew': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_sigmoid_func'.
INFO: [HLS 200-111]  Elapsed time: 2.009 seconds; current allocated memory: 337.919 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense'.
INFO: [HLS 200-111]  Elapsed time: 1.476 seconds; current allocated memory: 338.668 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'WebModel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_ndim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_ndim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'WebModel' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'dense_69_output_arra' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_output_arra' to 'WebModel_dense_69CeG' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_69_output_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_69_output_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_69_output_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_69_output_nume' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_69_kernel_arra_10' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra_10' to 'WebModel_dense_69DeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_bias_array' to 'WebModel_dense_69Ee0' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_69_bias_array_11' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_bias_array_11' to 'WebModel_dense_69Ffa' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_output_arra' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_output_arra' to 'WebModel_dense_70Gfk' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_70_output_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_output_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_70_output_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_output_nume' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_70_kernel_arra' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_kernel_arra' to 'WebModel_dense_70Hfu' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_kernel_arra_7' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_kernel_arra_7' to 'WebModel_dense_70IfE' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_kernel_arra_6' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_kernel_arra_6' to 'WebModel_dense_70JfO' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_kernel_arra_5' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_kernel_arra_5' to 'WebModel_dense_70KfY' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_kernel_arra_4' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_kernel_arra_4' to 'WebModel_dense_70Lf8' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_kernel_arra_3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_kernel_arra_3' to 'WebModel_dense_70Mgi' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_kernel_arra_2' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_kernel_arra_2' to 'WebModel_dense_70Ngs' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_kernel_arra_1' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_kernel_arra_1' to 'WebModel_dense_70OgC' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_kernel_arra_8' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_kernel_arra_8' to 'WebModel_dense_70PgM' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_70_kernel_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_kernel_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_70_kernel_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_kernel_nume' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_bias_array' to 'WebModel_dense_70QgW' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_bias_array_9' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_bias_array_9' to 'WebModel_dense_70Rg6' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_70_bias_numel' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_bias_numel' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_kernel_arra' to 'WebModel_dense_71Shg' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_kernel_arra_0' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_kernel_arra_0' to 'WebModel_dense_71Thq' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_71_kernel_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_71_kernel_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_71_kernel_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_71_kernel_nume' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_71_bias_numel' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_71_bias_numel' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_69_fwork_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_69_fwork_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_69_fwork_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_69_fwork_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_69_fwork_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_69_fwork_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_69_fwork_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_69_fwork_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_69_kernel_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_shap' to 'WebModel_dense_69UhA' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_fwork' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_69_output_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_output_shap' to 'WebModel_dense_69VhK' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_kernel_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_kernel_shap' to 'WebModel_dense_70WhU' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_fwork' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_70_output_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_output_shap' to 'WebModel_dense_70Xh4' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_kernel_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_kernel_shap' to 'WebModel_dense_71Yie' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_bias_array' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_bias_array' to 'WebModel_dense_71Zio' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra_19' to 'WebModel_dense_690iy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra_18' to 'WebModel_dense_691iI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra_7' to 'WebModel_dense_692iS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra_6' to 'WebModel_dense_693i2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra_5' to 'WebModel_dense_694jc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra_4' to 'WebModel_dense_695jm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra_3' to 'WebModel_dense_696jw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra_2' to 'WebModel_dense_697jG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra_1' to 'WebModel_dense_698jQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra' to 'WebModel_dense_699j0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra_17' to 'WebModel_dense_69bak' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra_16' to 'WebModel_dense_69bbk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra_15' to 'WebModel_dense_69bck' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra_14' to 'WebModel_dense_69bdk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra_13' to 'WebModel_dense_69bek' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra_12' to 'WebModel_dense_69bfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra_11' to 'WebModel_dense_69bgk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra_10_12' to 'WebModel_dense_69bhl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra_9' to 'WebModel_dense_69bil' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra_8' to 'WebModel_dense_69bjl' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_ndim' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_address0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_we0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_d0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_address1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_we1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_d1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'WebModel'.
INFO: [HLS 200-111]  Elapsed time: 4.287 seconds; current allocated memory: 341.516 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_urem_64nbkb_div'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_udiv_64ncud_div'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_mul_64s_dEe_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_mul_64nsg8j_MulnS_1'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_mul_128nhbi_MulnS_2'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_udiv_18nrcU_div'
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_dense_69_jbC_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_dense_69_qcK_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_permA_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_permB_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_freeA_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_freeB_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_1_dense_7wdI_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_2_dense_7zec_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'WebModel_dense_69CeG_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'WebModel_dense_69DeQ_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_69Ee0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_70Hfu_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_70IfE_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_70JfO_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_70KfY_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_70Lf8_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_70Mgi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_70Ngs_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_70OgC_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_70QgW_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_71Shg_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'WebModel_dense_69UhA_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_690iy_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_691iI_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_692iS_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_693i2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_694jc_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_695jm_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_696jw_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_697jG_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_698jQ_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_699j0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_69bak_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_69bbk_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_69bck_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_69bdk_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_69bek_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_69bfk_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_69bgk_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_69bhl_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_69bil_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_69bjl_rom' using auto ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:28 ; elapsed = 00:01:12 . Memory (MB): peak = 468.086 ; gain = 412.023
INFO: [SYSC 207-301] Generating SystemC RTL for WebModel.
INFO: [VHDL 208-304] Generating VHDL RTL for WebModel.
INFO: [VLOG 209-307] Generating Verilog RTL for WebModel.
INFO: [HLS 200-112] Total elapsed time: 72.354 seconds; peak allocated memory: 341.516 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbv484-2'
INFO: [HLS 200-10] Analyzing design file 'WebModel.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 102.605 ; gain = 46.098
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 102.605 ; gain = 46.098
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 139.805 ; gain = 83.297
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.2' (WebModel.c:179) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense' (WebModel.c:26) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense' (WebModel.c:35) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.1' (WebModel.c:179) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense.1' (WebModel.c:26) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.1' (WebModel.c:35) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot' (WebModel.c:179) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense.2' (WebModel.c:26) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.2' (WebModel.c:35) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 140.352 ; gain = 83.844
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (WebModel.c:127) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-6' (WebModel.c:161) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (WebModel.c:127) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-6' (WebModel.c:161) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (WebModel.c:127) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-6' (WebModel.c:161) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (WebModel.c:127) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (WebModel.c:161) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (WebModel.c:127) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (WebModel.c:161) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (WebModel.c:127) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (WebModel.c:161) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-102] Partitioning array 'axesA' automatically.
INFO: [XFORM 203-101] Partitioning array 'dense_69_bias_array'  in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'dense_70_bias_array'  in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot' (WebModel.c:179) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.2' (WebModel.c:35) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.1' (WebModel.c:179) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.1' (WebModel.c:35) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.2' (WebModel.c:179) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense' (WebModel.c:26) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense' (WebModel.c:35) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (WebModel.c:12:9) to (WebModel.c:27:5) in function 'k2c_dense.2'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (WebModel.c:12:9) to (WebModel.c:27:5) in function 'k2c_dense.1'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (WebModel.c:12:9) to (WebModel.c:52:20) in function 'k2c_dense'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 143.809 ; gain = 87.301
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (WebModel.c:270:29) in function 'k2c_matmul.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (WebModel.c:269:20) in function 'k2c_matmul.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (WebModel.c:270:29) in function 'k2c_matmul.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (WebModel.c:269:20) in function 'k2c_matmul.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (WebModel.c:270:29) in function 'k2c_matmul'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (WebModel.c:269:20) in function 'k2c_matmul'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (WebModel.c:228:20) in function 'k2c_dense.2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (WebModel.c:228:20) in function 'k2c_dense.1' : 

the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (WebModel.c:228:20) in function 'k2c_dense' : 

the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2.1' (WebModel.c:67:26) in function 'k2c_affine_matmul' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (WebModel.c:64:23) in function 'k2c_affine_matmul'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 257.340 ; gain = 200.832
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'WebModel' ...
WARNING: [SYN 201-103] Legalizing function name 'k2c_dense.2' to 'k2c_dense_2'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_matmul.1' to 'k2c_matmul_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dot.1' to 'k2c_dot_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dense.1' to 'k2c_dense_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_matmul.2' to 'k2c_matmul_2'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dot.2' to 'k2c_dot_2'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_sub2idx' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.805 seconds; current allocated memory: 212.274 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.142 seconds; current allocated memory: 212.396 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:276) of variable 'tmp_5', WebModel.c:276 on array 'C' and 'load' operation ('C_load', WebModel.c:276) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:276) of variable 'tmp_5', WebModel.c:276 on array 'C' and 'load' operation ('C_load', WebModel.c:276) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:276) of variable 'tmp_5', WebModel.c:276 on array 'C' and 'load' operation ('C_load', WebModel.c:276) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:276) of variable 'tmp_5', WebModel.c:276 on array 'C' and 'load' operation ('C_load', WebModel.c:276) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:276) of variable 'tmp_5', WebModel.c:276 on array 'C' and 'load' operation ('C_load', WebModel.c:276) on array 'C'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 12.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'load' operation ('C_load') on array 'C' to 'fadd' operation ('tmp_5') (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 2'.
WARNING: [SCHED 204-21] Estimated clock period (10.186ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('inneridx_mid1', WebModel.c:272) (2.82 ns)
	'add' operation ('sum_mid1', WebModel.c:272) (3.53 ns)
	'select' operation ('sum_cast_mid2_v', WebModel.c:274) (1.06 ns)
	'getelementptr' operation ('B_addr', WebModel.c:276) (0 ns)
	'load' operation ('B_load_3', WebModel.c:276) on array 'A' (2.77 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.491 seconds; current allocated memory: 213.028 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.183 seconds; current allocated memory: 213.381 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.275 seconds; current allocated memory: 214.993 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.337 seconds; current allocated memory: 216.371 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_relu_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.376 seconds; current allocated memory: 216.646 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.146 seconds; current allocated memory: 216.771 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_affine_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:70) of variable 'tmp_7', WebModel.c:70 on array 'C' and 'load' operation ('C_load_1', WebModel.c:70) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:70) of variable 'tmp_7', WebModel.c:70 on array 'C' and 'load' operation ('C_load_1', WebModel.c:70) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:70) of variable 'tmp_7', WebModel.c:70 on array 'C' and 'load' operation ('C_load_1', WebModel.c:70) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:70) of variable 'tmp_7', WebModel.c:70 on array 'C' and 'load' operation ('C_load_1', WebModel.c:70) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:70) of variable 'tmp_7', WebModel.c:70 on array 'C' and 'load' operation ('C_load_1', WebModel.c:70) on array 'C'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 10.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'load' operation ('C_load_1') on array 'C' to 'fadd' operation ('tmp_7') (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 2.1'.
WARNING: [SCHED 204-21] Estimated clock period (9.286ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('C_load_1', WebModel.c:70) on array 'C' (2.77 ns)
	'fadd' operation ('tmp_7', WebModel.c:70) (6.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.345 seconds; current allocated memory: 217.130 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.147 seconds; current allocated memory: 217.380 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.233 seconds; current allocated memory: 217.610 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.314 seconds; current allocated memory: 217.985 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_matmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:276) of variable 'tmp_5', WebModel.c:276 on array 'C' and 'load' operation ('C_load', WebModel.c:276) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:276) of variable 'tmp_5', WebModel.c:276 on array 'C' and 'load' operation ('C_load', WebModel.c:276) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:276) of variable 'tmp_5', WebModel.c:276 on array 'C' and 'load' operation ('C_load', WebModel.c:276) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:276) of variable 'tmp_5', WebModel.c:276 on array 'C' and 'load' operation ('C_load', WebModel.c:276) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:276) of variable 'tmp_5', WebModel.c:276 on array 'C' and 'load' operation ('C_load', WebModel.c:276) on array 'C'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 12.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'load' operation ('C_load') on array 'C' to 'fadd' operation ('tmp_5') (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 2'.
WARNING: [SCHED 204-21] Estimated clock period (9.738ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('inneridx_mid1', WebModel.c:272) (2.82 ns)
	'add' operation ('sum_mid1', WebModel.c:272) (3.53 ns)
	'select' operation ('sum_cast_mid2_v', WebModel.c:274) (0.616 ns)
	'getelementptr' operation ('B_addr', WebModel.c:276) (0 ns)
	'load' operation ('B_load_2', WebModel.c:276) on array 'B' (2.77 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.714 seconds; current allocated memory: 218.597 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.203 seconds; current allocated memory: 218.927 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.343 seconds; current allocated memory: 220.548 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.417 seconds; current allocated memory: 221.966 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:232->WebModel.c:35) of variable 'tmp_4_i', WebModel.c:232->WebModel.c:35 on array 'output_array' and 'load' operation ('output_array_load', WebModel.c:232->WebModel.c:35) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:232->WebModel.c:35) of variable 'tmp_4_i', WebModel.c:232->WebModel.c:35 on array 'output_array' and 'load' operation ('output_array_load', WebModel.c:232->WebModel.c:35) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:232->WebModel.c:35) of variable 'tmp_4_i', WebModel.c:232->WebModel.c:35 on array 'output_array' and 'load' operation ('output_array_load', WebModel.c:232->WebModel.c:35) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:232->WebModel.c:35) of variable 'tmp_4_i', WebModel.c:232->WebModel.c:35 on array 'output_array' and 'load' operation ('output_array_load', WebModel.c:232->WebModel.c:35) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:232->WebModel.c:35) of variable 'tmp_4_i', WebModel.c:232->WebModel.c:35 on array 'output_array' and 'load' operation ('output_array_load', WebModel.c:232->WebModel.c:35) on array 'output_array'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 7.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'load' operation ('output_array_load') on array 'output_array' to 'fadd' operation ('tmp_4_i') (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 1.1'.
WARNING: [SCHED 204-21] Estimated clock period (9.286ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('output_array_load', WebModel.c:232->WebModel.c:35) on array 'output_array' (2.77 ns)
	'fadd' operation ('tmp_4_i', WebModel.c:232->WebModel.c:35) (6.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.721 seconds; current allocated memory: 222.434 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.415 seconds; current allocated memory: 222.819 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_matmul_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:276) of variable 'tmp_5', WebModel.c:276 on array 'C' and 'load' operation ('C_load', WebModel.c:276) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:276) of variable 'tmp_5', WebModel.c:276 on array 'C' and 'load' operation ('C_load', WebModel.c:276) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:276) of variable 'tmp_5', WebModel.c:276 on array 'C' and 'load' operation ('C_load', WebModel.c:276) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:276) of variable 'tmp_5', WebModel.c:276 on array 'C' and 'load' operation ('C_load', WebModel.c:276) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:276) of variable 'tmp_5', WebModel.c:276 on array 'C' and 'load' operation ('C_load', WebModel.c:276) on array 'C'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 12.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'load' operation ('C_load') on array 'C' to 'fadd' operation ('tmp_5') (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 2'.
WARNING: [SCHED 204-21] Estimated clock period (10.192ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('inneridx_mid1', WebModel.c:272) (2.82 ns)
	'add' operation ('sum_mid1', WebModel.c:272) (3.53 ns)
	'select' operation ('sum_cast_mid2_v', WebModel.c:274) (1.07 ns)
	'getelementptr' operation ('B_addr', WebModel.c:276) (0 ns)
	'load' operation ('B_load_1', WebModel.c:276) on array 'B' (2.77 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.734 seconds; current allocated memory: 223.410 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.213 seconds; current allocated memory: 223.739 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.352 seconds; current allocated memory: 225.339 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.443 seconds; current allocated memory: 226.793 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:232->WebModel.c:35) of variable 'tmp_4_i4', WebModel.c:232->WebModel.c:35 on array 'output_array' and 'load' operation ('output_array_load_1', WebModel.c:232->WebModel.c:35) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:232->WebModel.c:35) of variable 'tmp_4_i4', WebModel.c:232->WebModel.c:35 on array 'output_array' and 'load' operation ('output_array_load_1', WebModel.c:232->WebModel.c:35) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:232->WebModel.c:35) of variable 'tmp_4_i4', WebModel.c:232->WebModel.c:35 on array 'output_array' and 'load' operation ('output_array_load_1', WebModel.c:232->WebModel.c:35) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:232->WebModel.c:35) of variable 'tmp_4_i4', WebModel.c:232->WebModel.c:35 on array 'output_array' and 'load' operation ('output_array_load_1', WebModel.c:232->WebModel.c:35) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:232->WebModel.c:35) of variable 'tmp_4_i4', WebModel.c:232->WebModel.c:35 on array 'output_array' and 'load' operation ('output_array_load_1', WebModel.c:232->WebModel.c:35) on array 'output_array'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 7.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'load' operation ('output_array_load_1') on array 'output_array' to 'fadd' operation ('tmp_4_i4') (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 2.1'.
WARNING: [SCHED 204-21] Estimated clock period (9.286ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('output_array_load_1', WebModel.c:232->WebModel.c:35) on array 'output_array' (2.77 ns)
	'fadd' operation ('tmp_4_i4', WebModel.c:232->WebModel.c:35) (6.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.839 seconds; current allocated memory: 227.721 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.474 seconds; current allocated memory: 228.257 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'WebModel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.493 seconds; current allocated memory: 228.920 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.595 seconds; current allocated memory: 229.741 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_sub2idx' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_mul_64s_64s_64_2_1' to 'WebModel_mul_64s_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_sub2idx'.
INFO: [HLS 200-111]  Elapsed time: 0.833 seconds; current allocated memory: 230.337 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_fadd_32ns_32ns_32_5_full_dsp_1' to 'WebModel_fadd_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_fmul_32ns_32ns_32_3_max_dsp_1' to 'WebModel_fmul_32ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_mul_64ns_64ns_128_2_1' to 'WebModel_mul_64nseOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_mul_128ns_64ns_192_2_1' to 'WebModel_mul_128nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_mac_muladd_16s_16s_16ns_16_1_1' to 'WebModel_mac_mulag8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_mac_muladd_16s_16s_16s_16_1_1' to 'WebModel_mac_mulahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_mul_mul_16s_16s_16_1_1' to 'WebModel_mul_mul_ibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mac_mulag8j': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mac_mulahbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_128nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_mul_ibs': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_matmul'.
INFO: [HLS 200-111]  Elapsed time: 0.759 seconds; current allocated memory: 231.320 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_dense_69_fwork' to 'k2c_dot_dense_69_jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_udiv_64ns_64ns_64_68_seq_1' to 'WebModel_udiv_64nkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_udiv_18ns_64ns_64_22_seq_1' to 'WebModel_udiv_18nlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_urem_64ns_64ns_64_68_seq_1' to 'WebModel_urem_64nmb6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_18nlbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_64nkbM': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_urem_64nmb6': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot'.
INFO: [HLS 200-111]  Elapsed time: 0.737 seconds; current allocated memory: 234.291 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_relu_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_fcmp_32ns_32ns_1_1_1' to 'WebModel_fcmp_32nncg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fcmp_32nncg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_relu_func'.
INFO: [HLS 200-111]  Elapsed time: 0.764 seconds; current allocated memory: 234.739 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_affine_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mac_mulag8j': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_mul_ibs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_affine_matmul'.
INFO: [HLS 200-111]  Elapsed time: 0.548 seconds; current allocated memory: 235.554 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense_2'.
INFO: [HLS 200-111]  Elapsed time: 0.535 seconds; current allocated memory: 236.328 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_matmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_mac_muladd_14s_14s_14ns_14_1_1' to 'WebModel_mac_mulaocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_mac_muladd_14s_14s_14s_14_1_1' to 'WebModel_mac_mulapcA' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mac_mulaocq': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mac_mulapcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_128nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_mul_ibs': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_matmul_1'.
INFO: [HLS 200-111]  Elapsed time: 0.922 seconds; current allocated memory: 237.403 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_1_dense_70_fwork' to 'k2c_dot_1_dense_7qcK' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_64nkbM': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_urem_64nmb6': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot_1'.
INFO: [HLS 200-111]  Elapsed time: 0.637 seconds; current allocated memory: 240.395 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense_1'.
INFO: [HLS 200-111]  Elapsed time: 0.878 seconds; current allocated memory: 241.398 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_matmul_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_mac_muladd_9s_9s_9ns_9_1_1' to 'WebModel_mac_mularcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_mac_muladd_9s_9s_9s_9_1_1' to 'WebModel_mac_mulasc4' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mac_mularcU': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mac_mulasc4': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_128nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_mul_ibs': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_matmul_2'.
INFO: [HLS 200-111]  Elapsed time: 0.927 seconds; current allocated memory: 242.477 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_2_dense_71_fwork' to 'k2c_dot_2_dense_7tde' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_64nkbM': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_urem_64nmb6': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot_2'.
INFO: [HLS 200-111]  Elapsed time: 0.787 seconds; current allocated memory: 245.561 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_fdiv_32ns_32ns_32_12_1' to 'WebModel_fdiv_32nudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_fexp_32ns_32ns_32_8_full_dsp_1' to 'WebModel_fexp_32nvdy' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fdiv_32nudo': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fexp_32nvdy': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense'.
INFO: [HLS 200-111]  Elapsed time: 1.244 seconds; current allocated memory: 247.074 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'WebModel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_ndim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_ndim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'WebModel' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'dense_69_output_arra' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_output_arra' to 'WebModel_dense_69wdI' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_69_output_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_69_output_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_69_output_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_69_output_nume' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra' to 'WebModel_dense_69xdS' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_69_kernel_arra_2' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra_2' to 'WebModel_dense_69yd2' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_69_bias_array_s' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_bias_array_s' to 'WebModel_dense_69zec' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_69_bias_array_1' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_bias_array_1' to 'WebModel_dense_69Aem' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_69_bias_array_2' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_bias_array_2' to 'WebModel_dense_69Bew' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_69_bias_array_3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_bias_array_3' to 'WebModel_dense_69CeG' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_69_bias_array_4' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_bias_array_4' to 'WebModel_dense_69DeQ' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_69_bias_array_5' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_bias_array_5' to 'WebModel_dense_69Ee0' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_69_bias_array_6' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_bias_array_6' to 'WebModel_dense_69Ffa' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_69_bias_array_7' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_bias_array_7' to 'WebModel_dense_69Gfk' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_69_bias_array' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_bias_array' to 'WebModel_dense_69Hfu' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_output_arra' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_output_arra' to 'WebModel_dense_70IfE' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_70_output_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_output_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_70_output_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_output_nume' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_kernel_arra' to 'WebModel_dense_70JfO' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_kernel_arra_1' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_kernel_arra_1' to 'WebModel_dense_70KfY' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_70_kernel_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_kernel_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_70_kernel_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_kernel_nume' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_70_bias_array_s' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_bias_array_s' to 'WebModel_dense_70Lf8' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_bias_array_1' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_bias_array_1' to 'WebModel_dense_70Mgi' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_bias_array_2' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_bias_array_2' to 'WebModel_dense_70Ngs' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_bias_array_3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_bias_array_3' to 'WebModel_dense_70OgC' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_bias_array_4' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_bias_array_4' to 'WebModel_dense_70PgM' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_bias_array_5' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_bias_array_5' to 'WebModel_dense_70QgW' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_bias_array_6' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_bias_array_6' to 'WebModel_dense_70Rg6' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_bias_array_7' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_bias_array_7' to 'WebModel_dense_70Shg' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_bias_array' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_bias_array' to 'WebModel_dense_70Thq' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_70_bias_numel' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_bias_numel' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_kernel_arra' to 'WebModel_dense_71UhA' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_kernel_arra_0' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_kernel_arra_0' to 'WebModel_dense_71VhK' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_71_kernel_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_71_kernel_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_71_kernel_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_71_kernel_nume' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_71_bias_numel' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_71_bias_numel' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_69_fwork' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_69_kernel_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_shap' to 'WebModel_dense_69WhU' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_fwork' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_69_output_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_output_shap' to 'WebModel_dense_69Xh4' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_kernel_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_kernel_shap' to 'WebModel_dense_70Yie' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_fwork' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_70_output_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_output_shap' to 'WebModel_dense_70Zio' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_kernel_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_kernel_shap' to 'WebModel_dense_710iy' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_bias_array' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_bias_array' to 'WebModel_dense_711iI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_mux_864_32_1_1' to 'WebModel_mux_864_2iS' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_ndim' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_address0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_we0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_d0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_address1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_we1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_d1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'WebModel_mux_864_2iS': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'WebModel'.
INFO: [HLS 200-111]  Elapsed time: 4.18 seconds; current allocated memory: 249.153 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_mul_64s_bkb_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_mul_64nseOg_MulnS_1'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_mul_128nfYi_MulnS_2'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_udiv_64nkbM_div'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_udiv_18nlbW_div'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_urem_64nmb6_div'
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_dense_69_jbC_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_permA_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_permB_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_1_dense_7qcK_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_2_dense_7tde_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'WebModel_dense_69wdI_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_69xdS_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'WebModel_dense_69yd2_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_69zec_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_69Aem_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_69Bew_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_69CeG_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_69DeQ_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_69Ee0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_69Ffa_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_69Gfk_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_70JfO_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_70Lf8_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_70Mgi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_70Ngs_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_70OgC_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_70PgM_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_70QgW_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_70Rg6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_70Shg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_71UhA_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'WebModel_dense_69WhU_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:11 ; elapsed = 00:00:50 . Memory (MB): peak = 349.957 ; gain = 293.449
INFO: [SYSC 207-301] Generating SystemC RTL for WebModel.
INFO: [VHDL 208-304] Generating VHDL RTL for WebModel.
INFO: [VLOG 209-307] Generating Verilog RTL for WebModel.
INFO: [HLS 200-112] Total elapsed time: 49.797 seconds; peak allocated memory: 249.153 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbv484-2'
INFO: [HLS 200-10] Analyzing design file 'WebModel.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 102.641 ; gain = 46.664
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 102.641 ; gain = 46.664
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 139.762 ; gain = 83.785
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.2' (WebModel.c:179) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense' (WebModel.c:26) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense' (WebModel.c:35) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.1' (WebModel.c:179) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense.1' (WebModel.c:26) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.1' (WebModel.c:35) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot' (WebModel.c:179) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense.2' (WebModel.c:26) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.2' (WebModel.c:35) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 140.891 ; gain = 84.914
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (WebModel.c:127) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-6' (WebModel.c:161) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (WebModel.c:127) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-6' (WebModel.c:161) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (WebModel.c:127) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-6' (WebModel.c:161) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (WebModel.c:127) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (WebModel.c:161) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (WebModel.c:127) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (WebModel.c:161) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (WebModel.c:127) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (WebModel.c:161) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-102] Partitioning array 'axesA' automatically.
INFO: [XFORM 203-101] Partitioning array 'dense_69_kernel_array'  in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'dense_70_bias_array'  in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot' (WebModel.c:179) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.2' (WebModel.c:35) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.1' (WebModel.c:179) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.1' (WebModel.c:35) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.2' (WebModel.c:179) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense' (WebModel.c:26) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense' (WebModel.c:35) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (WebModel.c:12:9) to (WebModel.c:27:5) in function 'k2c_dense.2'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (WebModel.c:12:9) to (WebModel.c:27:5) in function 'k2c_dense.1'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (WebModel.c:12:9) to (WebModel.c:52:20) in function 'k2c_dense'... converting 3 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8[3192 x float]P.i64.i64' into 'WebModel'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8[8 x float]P.i64.i64' into 'WebModel'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 143.875 ; gain = 87.898
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (WebModel.c:270:29) in function 'k2c_matmul.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (WebModel.c:269:20) in function 'k2c_matmul.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (WebModel.c:270:29) in function 'k2c_matmul.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (WebModel.c:269:20) in function 'k2c_matmul.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (WebModel.c:270:29) in function 'k2c_matmul'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (WebModel.c:269:20) in function 'k2c_matmul'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (WebModel.c:228:20) in function 'k2c_dense.2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (WebModel.c:228:20) in function 'k2c_dense.1' : 

the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (WebModel.c:228:20) in function 'k2c_dense' : 

the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2.1' (WebModel.c:67:26) in function 'k2c_affine_matmul' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (WebModel.c:64:23) in function 'k2c_affine_matmul'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 257.770 ; gain = 201.793
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'WebModel' ...
WARNING: [SYN 201-103] Legalizing function name 'k2c_dense.2' to 'k2c_dense_2'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_matmul.1' to 'k2c_matmul_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dot.1' to 'k2c_dot_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dense.1' to 'k2c_dense_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_matmul.2' to 'k2c_matmul_2'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dot.2' to 'k2c_dot_2'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_sub2idx' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.71 seconds; current allocated memory: 212.472 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.182 seconds; current allocated memory: 212.593 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:276) of variable 'tmp_5', WebModel.c:276 on array 'C' and 'load' operation ('C_load', WebModel.c:276) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:276) of variable 'tmp_5', WebModel.c:276 on array 'C' and 'load' operation ('C_load', WebModel.c:276) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:276) of variable 'tmp_5', WebModel.c:276 on array 'C' and 'load' operation ('C_load', WebModel.c:276) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:276) of variable 'tmp_5', WebModel.c:276 on array 'C' and 'load' operation ('C_load', WebModel.c:276) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:276) of variable 'tmp_5', WebModel.c:276 on array 'C' and 'load' operation ('C_load', WebModel.c:276) on array 'C'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 12.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'load' operation ('C_load') on array 'C' to 'fadd' operation ('tmp_5') (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 2'.
WARNING: [SCHED 204-21] Estimated clock period (10.186ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('inneridx_mid1', WebModel.c:272) (2.82 ns)
	'add' operation ('sum_mid1', WebModel.c:272) (3.53 ns)
	'select' operation ('sum_cast_mid2_v', WebModel.c:274) (1.06 ns)
	'getelementptr' operation ('B_addr', WebModel.c:276) (0 ns)
	'load' operation ('B_load_3', WebModel.c:276) on array 'A' (2.77 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.452 seconds; current allocated memory: 213.226 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.177 seconds; current allocated memory: 213.579 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.271 seconds; current allocated memory: 215.191 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.347 seconds; current allocated memory: 216.569 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_relu_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.434 seconds; current allocated memory: 216.843 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.148 seconds; current allocated memory: 216.968 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_affine_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:70) of variable 'tmp_7', WebModel.c:70 on array 'C' and 'load' operation ('C_load_1', WebModel.c:70) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:70) of variable 'tmp_7', WebModel.c:70 on array 'C' and 'load' operation ('C_load_1', WebModel.c:70) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:70) of variable 'tmp_7', WebModel.c:70 on array 'C' and 'load' operation ('C_load_1', WebModel.c:70) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:70) of variable 'tmp_7', WebModel.c:70 on array 'C' and 'load' operation ('C_load_1', WebModel.c:70) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:70) of variable 'tmp_7', WebModel.c:70 on array 'C' and 'load' operation ('C_load_1', WebModel.c:70) on array 'C'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 10.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'load' operation ('C_load_1') on array 'C' to 'fadd' operation ('tmp_7') (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 2.1'.
WARNING: [SCHED 204-21] Estimated clock period (9.286ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('C_load_1', WebModel.c:70) on array 'C' (2.77 ns)
	'fadd' operation ('tmp_7', WebModel.c:70) (6.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.374 seconds; current allocated memory: 217.328 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.156 seconds; current allocated memory: 217.578 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.222 seconds; current allocated memory: 217.808 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.328 seconds; current allocated memory: 218.183 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_matmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:276) of variable 'tmp_5', WebModel.c:276 on array 'C' and 'load' operation ('C_load', WebModel.c:276) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:276) of variable 'tmp_5', WebModel.c:276 on array 'C' and 'load' operation ('C_load', WebModel.c:276) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:276) of variable 'tmp_5', WebModel.c:276 on array 'C' and 'load' operation ('C_load', WebModel.c:276) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:276) of variable 'tmp_5', WebModel.c:276 on array 'C' and 'load' operation ('C_load', WebModel.c:276) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:276) of variable 'tmp_5', WebModel.c:276 on array 'C' and 'load' operation ('C_load', WebModel.c:276) on array 'C'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 12.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'load' operation ('C_load') on array 'C' to 'fadd' operation ('tmp_5') (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 2'.
WARNING: [SCHED 204-21] Estimated clock period (9.738ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('inneridx_mid1', WebModel.c:272) (2.82 ns)
	'add' operation ('sum_mid1', WebModel.c:272) (3.53 ns)
	'select' operation ('sum_cast_mid2_v', WebModel.c:274) (0.616 ns)
	'getelementptr' operation ('B_addr', WebModel.c:276) (0 ns)
	'load' operation ('B_load_2', WebModel.c:276) on array 'B' (2.77 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.661 seconds; current allocated memory: 218.795 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.244 seconds; current allocated memory: 219.124 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.299 seconds; current allocated memory: 220.746 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.351 seconds; current allocated memory: 222.164 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:232->WebModel.c:35) of variable 'tmp_4_i', WebModel.c:232->WebModel.c:35 on array 'output_array' and 'load' operation ('output_array_load', WebModel.c:232->WebModel.c:35) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:232->WebModel.c:35) of variable 'tmp_4_i', WebModel.c:232->WebModel.c:35 on array 'output_array' and 'load' operation ('output_array_load', WebModel.c:232->WebModel.c:35) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:232->WebModel.c:35) of variable 'tmp_4_i', WebModel.c:232->WebModel.c:35 on array 'output_array' and 'load' operation ('output_array_load', WebModel.c:232->WebModel.c:35) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:232->WebModel.c:35) of variable 'tmp_4_i', WebModel.c:232->WebModel.c:35 on array 'output_array' and 'load' operation ('output_array_load', WebModel.c:232->WebModel.c:35) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:232->WebModel.c:35) of variable 'tmp_4_i', WebModel.c:232->WebModel.c:35 on array 'output_array' and 'load' operation ('output_array_load', WebModel.c:232->WebModel.c:35) on array 'output_array'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 7.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'load' operation ('output_array_load') on array 'output_array' to 'fadd' operation ('tmp_4_i') (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 1.1'.
WARNING: [SCHED 204-21] Estimated clock period (9.286ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('output_array_load', WebModel.c:232->WebModel.c:35) on array 'output_array' (2.77 ns)
	'fadd' operation ('tmp_4_i', WebModel.c:232->WebModel.c:35) (6.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.702 seconds; current allocated memory: 222.632 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.416 seconds; current allocated memory: 223.017 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_matmul_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:276) of variable 'tmp_5', WebModel.c:276 on array 'C' and 'load' operation ('C_load', WebModel.c:276) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:276) of variable 'tmp_5', WebModel.c:276 on array 'C' and 'load' operation ('C_load', WebModel.c:276) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:276) of variable 'tmp_5', WebModel.c:276 on array 'C' and 'load' operation ('C_load', WebModel.c:276) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:276) of variable 'tmp_5', WebModel.c:276 on array 'C' and 'load' operation ('C_load', WebModel.c:276) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:276) of variable 'tmp_5', WebModel.c:276 on array 'C' and 'load' operation ('C_load', WebModel.c:276) on array 'C'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 12.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'load' operation ('C_load') on array 'C' to 'fadd' operation ('tmp_5') (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 2'.
WARNING: [SCHED 204-21] Estimated clock period (10.192ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('inneridx_mid1', WebModel.c:272) (2.82 ns)
	'add' operation ('sum_mid1', WebModel.c:272) (3.53 ns)
	'select' operation ('sum_cast_mid2_v', WebModel.c:274) (1.07 ns)
	'getelementptr' operation ('B_addr', WebModel.c:276) (0 ns)
	'load' operation ('B_load_1', WebModel.c:276) on array 'B' (2.77 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.612 seconds; current allocated memory: 223.608 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.242 seconds; current allocated memory: 223.937 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 225.536 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.396 seconds; current allocated memory: 226.991 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:232->WebModel.c:35) of variable 'tmp_4_i4', WebModel.c:232->WebModel.c:35 on array 'output_array' and 'load' operation ('output_array_load_1', WebModel.c:232->WebModel.c:35) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:232->WebModel.c:35) of variable 'tmp_4_i4', WebModel.c:232->WebModel.c:35 on array 'output_array' and 'load' operation ('output_array_load_1', WebModel.c:232->WebModel.c:35) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:232->WebModel.c:35) of variable 'tmp_4_i4', WebModel.c:232->WebModel.c:35 on array 'output_array' and 'load' operation ('output_array_load_1', WebModel.c:232->WebModel.c:35) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:232->WebModel.c:35) of variable 'tmp_4_i4', WebModel.c:232->WebModel.c:35 on array 'output_array' and 'load' operation ('output_array_load_1', WebModel.c:232->WebModel.c:35) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (WebModel.c:232->WebModel.c:35) of variable 'tmp_4_i4', WebModel.c:232->WebModel.c:35 on array 'output_array' and 'load' operation ('output_array_load_1', WebModel.c:232->WebModel.c:35) on array 'output_array'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 7.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'load' operation ('output_array_load_1') on array 'output_array' to 'fadd' operation ('tmp_4_i4') (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 2.1'.
WARNING: [SCHED 204-21] Estimated clock period (9.286ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('output_array_load_1', WebModel.c:232->WebModel.c:35) on array 'output_array' (2.77 ns)
	'fadd' operation ('tmp_4_i4', WebModel.c:232->WebModel.c:35) (6.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.747 seconds; current allocated memory: 227.919 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.411 seconds; current allocated memory: 228.455 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'WebModel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.411 seconds; current allocated memory: 229.150 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.537 seconds; current allocated memory: 230.033 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_sub2idx' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_mul_64s_64s_64_2_1' to 'WebModel_mul_64s_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_sub2idx'.
INFO: [HLS 200-111]  Elapsed time: 0.697 seconds; current allocated memory: 230.681 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_fadd_32ns_32ns_32_5_full_dsp_1' to 'WebModel_fadd_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_fmul_32ns_32ns_32_3_max_dsp_1' to 'WebModel_fmul_32ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_mul_64ns_64ns_128_2_1' to 'WebModel_mul_64nseOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_mul_128ns_64ns_192_2_1' to 'WebModel_mul_128nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_mac_muladd_16s_16s_16ns_16_1_1' to 'WebModel_mac_mulag8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_mac_muladd_16s_16s_16s_16_1_1' to 'WebModel_mac_mulahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_mul_mul_16s_16s_16_1_1' to 'WebModel_mul_mul_ibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mac_mulag8j': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mac_mulahbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_128nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_mul_ibs': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_matmul'.
INFO: [HLS 200-111]  Elapsed time: 0.625 seconds; current allocated memory: 231.696 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_dense_69_fwork' to 'k2c_dot_dense_69_jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_udiv_64ns_64ns_64_68_seq_1' to 'WebModel_udiv_64nkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_udiv_18ns_64ns_64_22_seq_1' to 'WebModel_udiv_18nlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_urem_64ns_64ns_64_68_seq_1' to 'WebModel_urem_64nmb6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_18nlbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_64nkbM': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_urem_64nmb6': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot'.
INFO: [HLS 200-111]  Elapsed time: 0.584 seconds; current allocated memory: 234.666 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_relu_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_fcmp_32ns_32ns_1_1_1' to 'WebModel_fcmp_32nncg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fcmp_32nncg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_relu_func'.
INFO: [HLS 200-111]  Elapsed time: 0.696 seconds; current allocated memory: 235.115 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_affine_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mac_mulag8j': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_mul_ibs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_affine_matmul'.
INFO: [HLS 200-111]  Elapsed time: 0.449 seconds; current allocated memory: 235.899 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense_2'.
INFO: [HLS 200-111]  Elapsed time: 0.437 seconds; current allocated memory: 236.673 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_matmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_mac_muladd_14s_14s_14ns_14_1_1' to 'WebModel_mac_mulaocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_mac_muladd_14s_14s_14s_14_1_1' to 'WebModel_mac_mulapcA' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mac_mulaocq': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mac_mulapcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_128nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_mul_ibs': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_matmul_1'.
INFO: [HLS 200-111]  Elapsed time: 0.684 seconds; current allocated memory: 237.747 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_1_dense_70_fwork' to 'k2c_dot_1_dense_7qcK' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_64nkbM': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_urem_64nmb6': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot_1'.
INFO: [HLS 200-111]  Elapsed time: 0.558 seconds; current allocated memory: 240.755 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense_1'.
INFO: [HLS 200-111]  Elapsed time: 0.77 seconds; current allocated memory: 241.742 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_matmul_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_mac_muladd_9s_9s_9ns_9_1_1' to 'WebModel_mac_mularcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_mac_muladd_9s_9s_9s_9_1_1' to 'WebModel_mac_mulasc4' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mac_mularcU': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mac_mulasc4': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_128nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_mul_ibs': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_matmul_2'.
INFO: [HLS 200-111]  Elapsed time: 0.704 seconds; current allocated memory: 242.822 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_2_dense_71_fwork' to 'k2c_dot_2_dense_7tde' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_64nkbM': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_urem_64nmb6': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot_2'.
INFO: [HLS 200-111]  Elapsed time: 0.588 seconds; current allocated memory: 245.906 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_fdiv_32ns_32ns_32_12_1' to 'WebModel_fdiv_32nudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_fexp_32ns_32ns_32_8_full_dsp_1' to 'WebModel_fexp_32nvdy' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fdiv_32nudo': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fexp_32nvdy': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense'.
INFO: [HLS 200-111]  Elapsed time: 0.926 seconds; current allocated memory: 247.419 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'WebModel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_ndim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_ndim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'WebModel' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'dense_69_output_arra' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_output_arra' to 'WebModel_dense_69wdI' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_69_output_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_69_output_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_69_output_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_69_output_nume' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_69_kernel_arra' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra' to 'WebModel_dense_69xdS' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_69_kernel_arra_7' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra_7' to 'WebModel_dense_69yd2' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_69_kernel_arra_6' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra_6' to 'WebModel_dense_69zec' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_69_kernel_arra_5' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra_5' to 'WebModel_dense_69Aem' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_69_kernel_arra_4' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra_4' to 'WebModel_dense_69Bew' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_69_kernel_arra_3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra_3' to 'WebModel_dense_69CeG' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_69_kernel_arra_2' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra_2' to 'WebModel_dense_69DeQ' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_69_kernel_arra_1' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra_1' to 'WebModel_dense_69Ee0' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_69_kernel_arra_8' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra_8' to 'WebModel_dense_69Ffa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_bias_array' to 'WebModel_dense_69Gfk' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_69_bias_array_9' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_bias_array_9' to 'WebModel_dense_69Hfu' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_output_arra' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_output_arra' to 'WebModel_dense_70IfE' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_70_output_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_output_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_70_output_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_output_nume' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_kernel_arra' to 'WebModel_dense_70JfO' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_kernel_arra_1' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_kernel_arra_1' to 'WebModel_dense_70KfY' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_70_kernel_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_kernel_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_70_kernel_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_kernel_nume' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_70_bias_array_7' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_bias_array_7' to 'WebModel_dense_70Lf8' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_bias_array_s' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_bias_array_s' to 'WebModel_dense_70Mgi' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_bias_array_1' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_bias_array_1' to 'WebModel_dense_70Ngs' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_bias_array_2' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_bias_array_2' to 'WebModel_dense_70OgC' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_bias_array_3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_bias_array_3' to 'WebModel_dense_70PgM' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_bias_array_4' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_bias_array_4' to 'WebModel_dense_70QgW' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_bias_array_5' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_bias_array_5' to 'WebModel_dense_70Rg6' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_bias_array_6' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_bias_array_6' to 'WebModel_dense_70Shg' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_bias_array' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_bias_array' to 'WebModel_dense_70Thq' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_70_bias_numel' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_bias_numel' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_kernel_arra' to 'WebModel_dense_71UhA' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_kernel_arra_0' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_kernel_arra_0' to 'WebModel_dense_71VhK' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_71_kernel_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_71_kernel_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_71_kernel_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_71_kernel_nume' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_71_bias_numel' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_71_bias_numel' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_69_fwork' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_69_kernel_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_shap' to 'WebModel_dense_69WhU' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_fwork' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_69_output_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_output_shap' to 'WebModel_dense_69Xh4' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_kernel_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_kernel_shap' to 'WebModel_dense_70Yie' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_fwork' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_70_output_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_output_shap' to 'WebModel_dense_70Zio' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_kernel_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_kernel_shap' to 'WebModel_dense_710iy' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_bias_array' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_bias_array' to 'WebModel_dense_711iI' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_ndim' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_address0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_we0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_d0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_address1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_we1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_d1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'WebModel'.
INFO: [HLS 200-111]  Elapsed time: 3.93 seconds; current allocated memory: 249.586 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_mul_64s_bkb_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_mul_64nseOg_MulnS_1'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_mul_128nfYi_MulnS_2'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_udiv_64nkbM_div'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_udiv_18nlbW_div'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_urem_64nmb6_div'
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_dense_69_jbC_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_permA_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_permB_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_1_dense_7qcK_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_2_dense_7tde_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'WebModel_dense_69wdI_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_69xdS_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_69yd2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_69zec_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_69Aem_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_69Bew_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_69CeG_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_69DeQ_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_69Ee0_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'WebModel_dense_69Ffa_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_69Gfk_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_70JfO_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_70Lf8_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_70Mgi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_70Ngs_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_70OgC_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_70PgM_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_70QgW_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_70Rg6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_70Shg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_71UhA_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'WebModel_dense_69WhU_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:11 ; elapsed = 00:00:46 . Memory (MB): peak = 338.461 ; gain = 282.484
INFO: [SYSC 207-301] Generating SystemC RTL for WebModel.
INFO: [VHDL 208-304] Generating VHDL RTL for WebModel.
INFO: [VLOG 209-307] Generating Verilog RTL for WebModel.
INFO: [HLS 200-112] Total elapsed time: 45.921 seconds; peak allocated memory: 249.586 MB.
