
C:\cortex\gateway\out\stm32f10x_rcc.o:     file format elf32-littlearm
C:\cortex\gateway\out\stm32f10x_rcc.o


Disassembly of section .text.RCC_DeInit:

00000000 <RCC_DeInit>:
RCC_DeInit():
C:\cortex\gateway\stlibrary\src/stm32f10x_rcc.c:127
* Return         : None
*******************************************************************************/
void RCC_DeInit(void)
{
  /* Set HSION bit */
  RCC->CR |= (u32)0x00000001;
   0:	4b0d      	ldr	r3, [pc, #52]	; (38 <RCC_DeInit+0x38>)
   2:	681a      	ldr	r2, [r3, #0]
   4:	f042 0201 	orr.w	r2, r2, #1
   8:	601a      	str	r2, [r3, #0]
C:\cortex\gateway\stlibrary\src/stm32f10x_rcc.c:130

  /* Reset SW[1:0], HPRE[3:0], PPRE1[2:0], PPRE2[2:0], ADCPRE[1:0] and MCO[2:0] bits */
  RCC->CFGR &= (u32)0xF8FF0000;
   a:	6859      	ldr	r1, [r3, #4]
   c:	4a0b      	ldr	r2, [pc, #44]	; (3c <RCC_DeInit+0x3c>)
   e:	ea01 0202 	and.w	r2, r1, r2
  12:	605a      	str	r2, [r3, #4]
C:\cortex\gateway\stlibrary\src/stm32f10x_rcc.c:133
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (u32)0xFEF6FFFF;
  14:	681a      	ldr	r2, [r3, #0]
  16:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
  1a:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
  1e:	601a      	str	r2, [r3, #0]
C:\cortex\gateway\stlibrary\src/stm32f10x_rcc.c:136

  /* Reset HSEBYP bit */
  RCC->CR &= (u32)0xFFFBFFFF;
  20:	681a      	ldr	r2, [r3, #0]
  22:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
  26:	601a      	str	r2, [r3, #0]
C:\cortex\gateway\stlibrary\src/stm32f10x_rcc.c:139

  /* Reset PLLSRC, PLLXTPRE, PLLMUL[3:0] and USBPRE bits */
  RCC->CFGR &= (u32)0xFF80FFFF;
  28:	685a      	ldr	r2, [r3, #4]
  2a:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
  2e:	605a      	str	r2, [r3, #4]
C:\cortex\gateway\stlibrary\src/stm32f10x_rcc.c:142

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
  30:	2200      	movs	r2, #0
  32:	609a      	str	r2, [r3, #8]
C:\cortex\gateway\stlibrary\src/stm32f10x_rcc.c:143
}
  34:	4770      	bx	lr
  36:	bf00      	nop
  38:	40021000 	.word	0x40021000
  3c:	f8ff0000 	.word	0xf8ff0000

Disassembly of section .text.RCC_HSEConfig:

00000000 <RCC_HSEConfig>:
RCC_HSEConfig():
C:\cortex\gateway\stlibrary\src/stm32f10x_rcc.c:166
  /* Check the parameters */
  assert_param(IS_RCC_HSE(RCC_HSE));

  /* Reset HSEON and HSEBYP bits before configuring the HSE ------------------*/
  /* Reset HSEON bit */
  RCC->CR &= CR_HSEON_Reset;
   0:	f5b04b0c 	.word	0xf5b04b0c
C:\cortex\gateway\stlibrary\src/stm32f10x_rcc.c:172

  /* Reset HSEBYP bit */
  RCC->CR &= CR_HSEBYP_Reset;

  /* Configure HSE (RCC_HSE_OFF is already covered by the code section above) */
  switch(RCC_HSE)
   4:	3f80      	subs	r7, #128	; 0x80
C:\cortex\gateway\stlibrary\src/stm32f10x_rcc.c:166
  /* Check the parameters */
  assert_param(IS_RCC_HSE(RCC_HSE));

  /* Reset HSEON and HSEBYP bits before configuring the HSE ------------------*/
  /* Reset HSEON bit */
  RCC->CR &= CR_HSEON_Reset;
   6:	681a      	ldr	r2, [r3, #0]
   8:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
   c:	601a      	str	r2, [r3, #0]
C:\cortex\gateway\stlibrary\src/stm32f10x_rcc.c:169

  /* Reset HSEBYP bit */
  RCC->CR &= CR_HSEBYP_Reset;
   e:	681a      	ldr	r2, [r3, #0]
  10:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
  14:	601a      	str	r2, [r3, #0]
C:\cortex\gateway\stlibrary\src/stm32f10x_rcc.c:172

  /* Configure HSE (RCC_HSE_OFF is already covered by the code section above) */
  switch(RCC_HSE)
  16:	d003      	beq.n	20 <RCC_HSEConfig+0x20>
  18:	f5b0 2f80 	cmp.w	r0, #262144	; 0x40000
  1c:	d109      	bne.n	32 <RCC_HSEConfig+0x32>
  1e:	e004      	b.n	2a <RCC_HSEConfig+0x2a>
C:\cortex\gateway\stlibrary\src/stm32f10x_rcc.c:176
  {
    case RCC_HSE_ON:
      /* Set HSEON bit */
      RCC->CR |= CR_HSEON_Set;
  20:	681a      	ldr	r2, [r3, #0]
  22:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
  26:	601a      	str	r2, [r3, #0]
C:\cortex\gateway\stlibrary\src/stm32f10x_rcc.c:177
      break;
  28:	4770      	bx	lr
C:\cortex\gateway\stlibrary\src/stm32f10x_rcc.c:181
      
    case RCC_HSE_Bypass:
      /* Set HSEBYP and HSEON bits */
      RCC->CR |= CR_HSEBYP_Set | CR_HSEON_Set;
  2a:	681a      	ldr	r2, [r3, #0]
  2c:	f442 22a0 	orr.w	r2, r2, #327680	; 0x50000
  30:	601a      	str	r2, [r3, #0]
  32:	4770      	bx	lr
  34:	40021000 	.word	0x40021000

Disassembly of section .text.RCC_AdjustHSICalibrationValue:

00000000 <RCC_AdjustHSICalibrationValue>:
RCC_AdjustHSICalibrationValue():
C:\cortex\gateway\stlibrary\src/stm32f10x_rcc.c:240
  u32 tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_CALIBRATION_VALUE(HSICalibrationValue));

  tmpreg = RCC->CR;
   0:	681a4b03 	.word	0x681a4b03
C:\cortex\gateway\stlibrary\src/stm32f10x_rcc.c:243

  /* Clear HSITRIM[4:0] bits */
  tmpreg &= CR_HSITRIM_Mask;
   4:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
C:\cortex\gateway\stlibrary\src/stm32f10x_rcc.c:246

  /* Set the HSITRIM[4:0] bits according to HSICalibrationValue value */
  tmpreg |= (u32)HSICalibrationValue << 3;
   8:	ea42 02c0 	orr.w	r2, r2, r0, lsl #3
C:\cortex\gateway\stlibrary\src/stm32f10x_rcc.c:249

  /* Store the new value */
  RCC->CR = tmpreg;
   c:	601a      	str	r2, [r3, #0]
C:\cortex\gateway\stlibrary\src/stm32f10x_rcc.c:250
}
   e:	4770      	bx	lr
  10:	40021000 	.word	0x40021000

Disassembly of section .text.RCC_HSICmd:

00000000 <RCC_HSICmd>:
RCC_HSICmd():
C:\cortex\gateway\stlibrary\src/stm32f10x_rcc.c:267
void RCC_HSICmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(vu32 *) CR_HSION_BB = (u32)NewState;
   0:	60184b01 	.word	0x60184b01
C:\cortex\gateway\stlibrary\src/stm32f10x_rcc.c:268
}
   4:	4770      	bx	lr
   6:	bf00      	nop
   8:	42420000 	.word	0x42420000

Disassembly of section .text.RCC_PLLConfig:

00000000 <RCC_PLLConfig>:
RCC_PLLConfig():
C:\cortex\gateway\stlibrary\src/stm32f10x_rcc.c:295

  /* Check the parameters */
  assert_param(IS_RCC_PLL_SOURCE(RCC_PLLSource));
  assert_param(IS_RCC_PLL_MUL(RCC_PLLMul));

  tmpreg = RCC->CFGR;
   0:	4b04      	ldr	r3, [pc, #16]	; (14 <RCC_PLLConfig+0x14>)
   2:	685a      	ldr	r2, [r3, #4]
C:\cortex\gateway\stlibrary\src/stm32f10x_rcc.c:298

  /* Clear PLLSRC, PLLXTPRE and PLLMUL[3:0] bits */
  tmpreg &= CFGR_PLL_Mask;
   4:	f422 127c 	bic.w	r2, r2, #4128768	; 0x3f0000
C:\cortex\gateway\stlibrary\src/stm32f10x_rcc.c:301

  /* Set the PLL configuration bits */
  tmpreg |= RCC_PLLSource | RCC_PLLMul;
   8:	ea40 0202 	orr.w	r2, r0, r2
   c:	430a      	orrs	r2, r1
C:\cortex\gateway\stlibrary\src/stm32f10x_rcc.c:304

  /* Store the new value */
  RCC->CFGR = tmpreg;
   e:	605a      	str	r2, [r3, #4]
C:\cortex\gateway\stlibrary\src/stm32f10x_rcc.c:305
}
  10:	4770      	bx	lr
  12:	bf00      	nop
  14:	40021000 	.word	0x40021000

Disassembly of section .text.RCC_PLLCmd:

00000000 <RCC_PLLCmd>:
RCC_PLLCmd():
C:\cortex\gateway\stlibrary\src/stm32f10x_rcc.c:321
void RCC_PLLCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(vu32 *) CR_PLLON_BB = (u32)NewState;
   0:	60184b01 	.word	0x60184b01
C:\cortex\gateway\stlibrary\src/stm32f10x_rcc.c:322
}
   4:	4770      	bx	lr
   6:	bf00      	nop
   8:	42420060 	.word	0x42420060

Disassembly of section .text.RCC_SYSCLKConfig:

00000000 <RCC_SYSCLKConfig>:
RCC_SYSCLKConfig():
C:\cortex\gateway\stlibrary\src/stm32f10x_rcc.c:342
  u32 tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_SYSCLK_SOURCE(RCC_SYSCLKSource));

  tmpreg = RCC->CFGR;
   0:	4b03      	ldr	r3, [pc, #12]	; (10 <RCC_SYSCLKConfig+0x10>)
   2:	685a      	ldr	r2, [r3, #4]
C:\cortex\gateway\stlibrary\src/stm32f10x_rcc.c:345

  /* Clear SW[1:0] bits */
  tmpreg &= CFGR_SW_Mask;
   4:	f022 0203 	bic.w	r2, r2, #3
C:\cortex\gateway\stlibrary\src/stm32f10x_rcc.c:348

  /* Set SW[1:0] bits according to RCC_SYSCLKSource value */
  tmpreg |= RCC_SYSCLKSource;
   8:	ea40 0202 	orr.w	r2, r0, r2
C:\cortex\gateway\stlibrary\src/stm32f10x_rcc.c:351

  /* Store the new value */
  RCC->CFGR = tmpreg;
   c:	605a      	str	r2, [r3, #4]
C:\cortex\gateway\stlibrary\src/stm32f10x_rcc.c:352
}
   e:	4770      	bx	lr
  10:	40021000 	.word	0x40021000

Disassembly of section .text.RCC_GetSYSCLKSource:

00000000 <RCC_GetSYSCLKSource>:
RCC_GetSYSCLKSource():
C:\cortex\gateway\stlibrary\src/stm32f10x_rcc.c:367
*                       - 0x04: HSE used as system clock
*                       - 0x08: PLL used as system clock
*******************************************************************************/
u8 RCC_GetSYSCLKSource(void)
{
  return ((u8)(RCC->CFGR & CFGR_SWS_Mask));
   0:	68584b02 	.word	0x68584b02
C:\cortex\gateway\stlibrary\src/stm32f10x_rcc.c:368
}
   4:	f000 000c 	and.w	r0, r0, #12
   8:	4770      	bx	lr
   a:	bf00      	nop
   c:	40021000 	.word	0x40021000

Disassembly of section .text.RCC_HCLKConfig:

00000000 <RCC_HCLKConfig>:
RCC_HCLKConfig():
C:\cortex\gateway\stlibrary\src/stm32f10x_rcc.c:395
  u32 tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_HCLK(RCC_SYSCLK));

  tmpreg = RCC->CFGR;
   0:	4b03      	ldr	r3, [pc, #12]	; (10 <RCC_HCLKConfig+0x10>)
   2:	685a      	ldr	r2, [r3, #4]
C:\cortex\gateway\stlibrary\src/stm32f10x_rcc.c:398

  /* Clear HPRE[3:0] bits */
  tmpreg &= CFGR_HPRE_Reset_Mask;
   4:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
C:\cortex\gateway\stlibrary\src/stm32f10x_rcc.c:401

  /* Set HPRE[3:0] bits according to RCC_SYSCLK value */
  tmpreg |= RCC_SYSCLK;
   8:	ea40 0202 	orr.w	r2, r0, r2
C:\cortex\gateway\stlibrary\src/stm32f10x_rcc.c:404

  /* Store the new value */
  RCC->CFGR = tmpreg;
   c:	605a      	str	r2, [r3, #4]
C:\cortex\gateway\stlibrary\src/stm32f10x_rcc.c:405
}
   e:	4770      	bx	lr
  10:	40021000 	.word	0x40021000

Disassembly of section .text.RCC_PCLK1Config:

00000000 <RCC_PCLK1Config>:
RCC_PCLK1Config():
C:\cortex\gateway\stlibrary\src/stm32f10x_rcc.c:428
  u32 tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_PCLK(RCC_HCLK));

  tmpreg = RCC->CFGR;
   0:	4b03      	ldr	r3, [pc, #12]	; (10 <RCC_PCLK1Config+0x10>)
   2:	685a      	ldr	r2, [r3, #4]
C:\cortex\gateway\stlibrary\src/stm32f10x_rcc.c:431

  /* Clear PPRE1[2:0] bits */
  tmpreg &= CFGR_PPRE1_Reset_Mask;
   4:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
C:\cortex\gateway\stlibrary\src/stm32f10x_rcc.c:434

  /* Set PPRE1[2:0] bits according to RCC_HCLK value */
  tmpreg |= RCC_HCLK;
   8:	ea40 0202 	orr.w	r2, r0, r2
C:\cortex\gateway\stlibrary\src/stm32f10x_rcc.c:437

  /* Store the new value */
  RCC->CFGR = tmpreg;
   c:	605a      	str	r2, [r3, #4]
C:\cortex\gateway\stlibrary\src/stm32f10x_rcc.c:438
}
   e:	4770      	bx	lr
  10:	40021000 	.word	0x40021000

Disassembly of section .text.RCC_PCLK2Config:

00000000 <RCC_PCLK2Config>:
RCC_PCLK2Config():
C:\cortex\gateway\stlibrary\src/stm32f10x_rcc.c:461
  u32 tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_PCLK(RCC_HCLK));

  tmpreg = RCC->CFGR;
   0:	4b03      	ldr	r3, [pc, #12]	; (10 <RCC_PCLK2Config+0x10>)
   2:	685a      	ldr	r2, [r3, #4]
C:\cortex\gateway\stlibrary\src/stm32f10x_rcc.c:464

  /* Clear PPRE2[2:0] bits */
  tmpreg &= CFGR_PPRE2_Reset_Mask;
   4:	f422 5260 	bic.w	r2, r2, #14336	; 0x3800
C:\cortex\gateway\stlibrary\src/stm32f10x_rcc.c:467

  /* Set PPRE2[2:0] bits according to RCC_HCLK value */
  tmpreg |= RCC_HCLK << 3;
   8:	ea42 02c0 	orr.w	r2, r2, r0, lsl #3
C:\cortex\gateway\stlibrary\src/stm32f10x_rcc.c:470

  /* Store the new value */
  RCC->CFGR = tmpreg;
   c:	605a      	str	r2, [r3, #4]
C:\cortex\gateway\stlibrary\src/stm32f10x_rcc.c:471
}
   e:	4770      	bx	lr
  10:	40021000 	.word	0x40021000

Disassembly of section .text.RCC_ITConfig:

00000000 <RCC_ITConfig>:
RCC_ITConfig():
C:\cortex\gateway\stlibrary\src/stm32f10x_rcc.c:490
*                    This parameter can be: ENABLE or DISABLE.
* Output         : None
* Return         : None
*******************************************************************************/
void RCC_ITConfig(u8 RCC_IT, FunctionalState NewState)
{
   0:	4b04      	ldr	r3, [pc, #16]	; (14 <RCC_ITConfig+0x14>)
C:\cortex\gateway\stlibrary\src/stm32f10x_rcc.c:495
  /* Check the parameters */
  assert_param(IS_RCC_IT(RCC_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
   2:	b111      	cbz	r1, a <RCC_ITConfig+0xa>
C:\cortex\gateway\stlibrary\src/stm32f10x_rcc.c:498
  {
    /* Perform Byte access to RCC_CIR[12:8] bits to enable the selected interrupts */
    *(vu8 *) CIR_BYTE2_ADDRESS |= RCC_IT;
   4:	781a      	ldrb	r2, [r3, #0]
   6:	4310      	orrs	r0, r2
   8:	e002      	b.n	10 <RCC_ITConfig+0x10>
C:\cortex\gateway\stlibrary\src/stm32f10x_rcc.c:503
  }
  else
  {
    /* Perform Byte access to RCC_CIR[12:8] bits to disable the selected interrupts */
    *(vu8 *) CIR_BYTE2_ADDRESS &= (u8)~RCC_IT;
   a:	781a      	ldrb	r2, [r3, #0]
   c:	ea22 0000 	bic.w	r0, r2, r0
  10:	7018      	strb	r0, [r3, #0]
  12:	4770      	bx	lr
  14:	40021009 	.word	0x40021009

Disassembly of section .text.RCC_USBCLKConfig:

00000000 <RCC_USBCLKConfig>:
RCC_USBCLKConfig():
C:\cortex\gateway\stlibrary\src/stm32f10x_rcc.c:525
void RCC_USBCLKConfig(u32 RCC_USBCLKSource)
{
  /* Check the parameters */
  assert_param(IS_RCC_USBCLK_SOURCE(RCC_USBCLKSource));

  *(vu32 *) CFGR_USBPRE_BB = RCC_USBCLKSource;
   0:	60184b01 	.word	0x60184b01
C:\cortex\gateway\stlibrary\src/stm32f10x_rcc.c:526
}
   4:	4770      	bx	lr
   6:	bf00      	nop
   8:	424200d8 	.word	0x424200d8

Disassembly of section .text.RCC_ADCCLKConfig:

00000000 <RCC_ADCCLKConfig>:
RCC_ADCCLKConfig():
C:\cortex\gateway\stlibrary\src/stm32f10x_rcc.c:548
  u32 tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_ADCCLK(RCC_PCLK2));

  tmpreg = RCC->CFGR;
   0:	4b03      	ldr	r3, [pc, #12]	; (10 <RCC_ADCCLKConfig+0x10>)
   2:	685a      	ldr	r2, [r3, #4]
C:\cortex\gateway\stlibrary\src/stm32f10x_rcc.c:551

  /* Clear ADCPRE[1:0] bits */
  tmpreg &= CFGR_ADCPRE_Reset_Mask;
   4:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
C:\cortex\gateway\stlibrary\src/stm32f10x_rcc.c:554

  /* Set ADCPRE[1:0] bits according to RCC_PCLK2 value */
  tmpreg |= RCC_PCLK2;
   8:	ea40 0202 	orr.w	r2, r0, r2
C:\cortex\gateway\stlibrary\src/stm32f10x_rcc.c:557

  /* Store the new value */
  RCC->CFGR = tmpreg;
   c:	605a      	str	r2, [r3, #4]
C:\cortex\gateway\stlibrary\src/stm32f10x_rcc.c:558
}
   e:	4770      	bx	lr
  10:	40021000 	.word	0x40021000

Disassembly of section .text.RCC_LSEConfig:

00000000 <RCC_LSEConfig>:
RCC_LSEConfig():
C:\cortex\gateway\stlibrary\src/stm32f10x_rcc.c:579
  /* Check the parameters */
  assert_param(IS_RCC_LSE(RCC_LSE));

  /* Reset LSEON and LSEBYP bits before configuring the LSE ------------------*/
  /* Reset LSEON bit */
  *(vu8 *) BDCR_ADDRESS = RCC_LSE_OFF;
   0:	4b06      	ldr	r3, [pc, #24]	; (1c <RCC_LSEConfig+0x1c>)
   2:	2200      	movs	r2, #0
C:\cortex\gateway\stlibrary\src/stm32f10x_rcc.c:585

  /* Reset LSEBYP bit */
  *(vu8 *) BDCR_ADDRESS = RCC_LSE_OFF;

  /* Configure LSE (RCC_LSE_OFF is already covered by the code section above) */
  switch(RCC_LSE)
   4:	2801      	cmp	r0, #1
C:\cortex\gateway\stlibrary\src/stm32f10x_rcc.c:579
  /* Check the parameters */
  assert_param(IS_RCC_LSE(RCC_LSE));

  /* Reset LSEON and LSEBYP bits before configuring the LSE ------------------*/
  /* Reset LSEON bit */
  *(vu8 *) BDCR_ADDRESS = RCC_LSE_OFF;
   6:	701a      	strb	r2, [r3, #0]
C:\cortex\gateway\stlibrary\src/stm32f10x_rcc.c:582

  /* Reset LSEBYP bit */
  *(vu8 *) BDCR_ADDRESS = RCC_LSE_OFF;
   8:	701a      	strb	r2, [r3, #0]
C:\cortex\gateway\stlibrary\src/stm32f10x_rcc.c:585

  /* Configure LSE (RCC_LSE_OFF is already covered by the code section above) */
  switch(RCC_LSE)
   a:	d002      	beq.n	12 <RCC_LSEConfig+0x12>
   c:	2804      	cmp	r0, #4
   e:	d104      	bne.n	1a <RCC_LSEConfig+0x1a>
  10:	e001      	b.n	16 <RCC_LSEConfig+0x16>
C:\cortex\gateway\stlibrary\src/stm32f10x_rcc.c:589
  {
    case RCC_LSE_ON:
      /* Set LSEON bit */
      *(vu8 *) BDCR_ADDRESS = RCC_LSE_ON;
  12:	7018      	strb	r0, [r3, #0]
C:\cortex\gateway\stlibrary\src/stm32f10x_rcc.c:590
      break;
  14:	4770      	bx	lr
C:\cortex\gateway\stlibrary\src/stm32f10x_rcc.c:594
      
    case RCC_LSE_Bypass:
      /* Set LSEBYP and LSEON bits */
      *(vu8 *) BDCR_ADDRESS = RCC_LSE_Bypass | RCC_LSE_ON;
  16:	2205      	movs	r2, #5
  18:	701a      	strb	r2, [r3, #0]
  1a:	4770      	bx	lr
  1c:	40021020 	.word	0x40021020

Disassembly of section .text.RCC_LSICmd:

00000000 <RCC_LSICmd>:
RCC_LSICmd():
C:\cortex\gateway\stlibrary\src/stm32f10x_rcc.c:616
void RCC_LSICmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(vu32 *) CSR_LSION_BB = (u32)NewState;
   0:	60184b01 	.word	0x60184b01
C:\cortex\gateway\stlibrary\src/stm32f10x_rcc.c:617
}
   4:	4770      	bx	lr
   6:	bf00      	nop
   8:	42420480 	.word	0x42420480

Disassembly of section .text.RCC_RTCCLKConfig:

00000000 <RCC_RTCCLKConfig>:
RCC_RTCCLKConfig():
C:\cortex\gateway\stlibrary\src/stm32f10x_rcc.c:639
{
  /* Check the parameters */
  assert_param(IS_RCC_RTCCLK_SOURCE(RCC_RTCCLKSource));

  /* Select the RTC clock source */
  RCC->BDCR |= RCC_RTCCLKSource;
   0:	4b02      	ldr	r3, [pc, #8]	; (c <RCC_RTCCLKConfig+0xc>)
   2:	6a1a      	ldr	r2, [r3, #32]
   4:	ea40 0202 	orr.w	r2, r0, r2
   8:	621a      	str	r2, [r3, #32]
C:\cortex\gateway\stlibrary\src/stm32f10x_rcc.c:640
}
   a:	4770      	bx	lr
   c:	40021000 	.word	0x40021000

Disassembly of section .text.RCC_RTCCLKCmd:

00000000 <RCC_RTCCLKCmd>:
RCC_RTCCLKCmd():
C:\cortex\gateway\stlibrary\src/stm32f10x_rcc.c:657
void RCC_RTCCLKCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(vu32 *) BDCR_RTCEN_BB = (u32)NewState;
   0:	60184b01 	.word	0x60184b01
C:\cortex\gateway\stlibrary\src/stm32f10x_rcc.c:658
}
   4:	4770      	bx	lr
   6:	bf00      	nop
   8:	4242043c 	.word	0x4242043c

Disassembly of section .text.RCC_GetClocksFreq:

00000000 <RCC_GetClocksFreq>:
RCC_GetClocksFreq():
C:\cortex\gateway\stlibrary\src/stm32f10x_rcc.c:669
*                    will hold the clocks frequencies.
* Output         : None
* Return         : None
*******************************************************************************/
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
   0:	b510      	push	{r4, lr}
C:\cortex\gateway\stlibrary\src/stm32f10x_rcc.c:673
  u32 tmp = 0, pllmull = 0, pllsource = 0, presc = 0;

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & CFGR_SWS_Mask;
   2:	4b22      	ldr	r3, [pc, #136]	; (8c <RCC_GetClocksFreq+0x8c>)
   4:	685a      	ldr	r2, [r3, #4]
   6:	f002 020c 	and.w	r2, r2, #12
C:\cortex\gateway\stlibrary\src/stm32f10x_rcc.c:675

  switch (tmp)
   a:	2a04      	cmp	r2, #4
   c:	d003      	beq.n	16 <RCC_GetClocksFreq+0x16>
   e:	2a08      	cmp	r2, #8
  10:	d004      	beq.n	1c <RCC_GetClocksFreq+0x1c>
  12:	4b1f      	ldr	r3, [pc, #124]	; (90 <RCC_GetClocksFreq+0x90>)
  14:	e000      	b.n	18 <RCC_GetClocksFreq+0x18>
C:\cortex\gateway\stlibrary\src/stm32f10x_rcc.c:682
    case 0x00:  /* HSI used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSI_Value;
      break;

    case 0x04:  /* HSE used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSE_Value;
  16:	4b1f      	ldr	r3, [pc, #124]	; (94 <RCC_GetClocksFreq+0x94>)
  18:	6003      	str	r3, [r0, #0]
C:\cortex\gateway\stlibrary\src/stm32f10x_rcc.c:683
      break;
  1a:	e012      	b.n	42 <RCC_GetClocksFreq+0x42>
C:\cortex\gateway\stlibrary\src/stm32f10x_rcc.c:687

    case 0x08:  /* PLL used as system clock */
      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & CFGR_PLLMull_Mask;
  1c:	685a      	ldr	r2, [r3, #4]
C:\cortex\gateway\stlibrary\src/stm32f10x_rcc.c:690
      pllmull = ( pllmull >> 18) + 2;

      pllsource = RCC->CFGR & CFGR_PLLSRC_Mask;
  1e:	6859      	ldr	r1, [r3, #4]
C:\cortex\gateway\stlibrary\src/stm32f10x_rcc.c:687
      RCC_Clocks->SYSCLK_Frequency = HSE_Value;
      break;

    case 0x08:  /* PLL used as system clock */
      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & CFGR_PLLMull_Mask;
  20:	f402 1270 	and.w	r2, r2, #3932160	; 0x3c0000
C:\cortex\gateway\stlibrary\src/stm32f10x_rcc.c:688
      pllmull = ( pllmull >> 18) + 2;
  24:	0c92      	lsrs	r2, r2, #18
  26:	3202      	adds	r2, #2
C:\cortex\gateway\stlibrary\src/stm32f10x_rcc.c:692

      pllsource = RCC->CFGR & CFGR_PLLSRC_Mask;

      if (pllsource == 0x00)
  28:	f411 3f80 	tst.w	r1, #65536	; 0x10000
  2c:	d101      	bne.n	32 <RCC_GetClocksFreq+0x32>
C:\cortex\gateway\stlibrary\src/stm32f10x_rcc.c:694
      {/* HSI oscillator clock divided by 2 selected as PLL clock entry */
        RCC_Clocks->SYSCLK_Frequency = (HSI_Value >> 1) * pllmull;
  2e:	4b1a      	ldr	r3, [pc, #104]	; (98 <RCC_GetClocksFreq+0x98>)
  30:	e005      	b.n	3e <RCC_GetClocksFreq+0x3e>
C:\cortex\gateway\stlibrary\src/stm32f10x_rcc.c:699
      }
      else
      {/* HSE selected as PLL clock entry */

        if ((RCC->CFGR & CFGR_PLLXTPRE_Mask) != (u32)RESET)
  32:	685b      	ldr	r3, [r3, #4]
  34:	f413 3f00 	tst.w	r3, #131072	; 0x20000
C:\cortex\gateway\stlibrary\src/stm32f10x_rcc.c:702
        {/* HSE oscillator clock divided by 2 */

          RCC_Clocks->SYSCLK_Frequency = (HSE_Value >> 1) * pllmull;
  38:	bf14      	ite	ne
  3a:	4b18      	ldrne	r3, [pc, #96]	; (9c <RCC_GetClocksFreq+0x9c>)
C:\cortex\gateway\stlibrary\src/stm32f10x_rcc.c:706
        }
        else
        {
          RCC_Clocks->SYSCLK_Frequency = HSE_Value * pllmull;
  3c:	4b15      	ldreq	r3, [pc, #84]	; (94 <RCC_GetClocksFreq+0x94>)
  3e:	435a      	muls	r2, r3
  40:	6002      	str	r2, [r0, #0]
C:\cortex\gateway\stlibrary\src/stm32f10x_rcc.c:718
      break;
  }

  /* Compute HCLK, PCLK1, PCLK2 and ADCCLK clocks frequencies ----------------*/
  /* Get HCLK prescaler */
  tmp = RCC->CFGR & CFGR_HPRE_Set_Mask;
  42:	4a12      	ldr	r2, [pc, #72]	; (8c <RCC_GetClocksFreq+0x8c>)
C:\cortex\gateway\stlibrary\src/stm32f10x_rcc.c:720
  tmp = tmp >> 4;
  presc = APBAHBPrescTable[tmp];
  44:	4b16      	ldr	r3, [pc, #88]	; (a0 <RCC_GetClocksFreq+0xa0>)
C:\cortex\gateway\stlibrary\src/stm32f10x_rcc.c:718
      break;
  }

  /* Compute HCLK, PCLK1, PCLK2 and ADCCLK clocks frequencies ----------------*/
  /* Get HCLK prescaler */
  tmp = RCC->CFGR & CFGR_HPRE_Set_Mask;
  46:	6851      	ldr	r1, [r2, #4]
C:\cortex\gateway\stlibrary\src/stm32f10x_rcc.c:723
  tmp = tmp >> 4;
  presc = APBAHBPrescTable[tmp];

  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
  48:	6804      	ldr	r4, [r0, #0]
C:\cortex\gateway\stlibrary\src/stm32f10x_rcc.c:718
      break;
  }

  /* Compute HCLK, PCLK1, PCLK2 and ADCCLK clocks frequencies ----------------*/
  /* Get HCLK prescaler */
  tmp = RCC->CFGR & CFGR_HPRE_Set_Mask;
  4a:	f001 01f0 	and.w	r1, r1, #240	; 0xf0
C:\cortex\gateway\stlibrary\src/stm32f10x_rcc.c:719
  tmp = tmp >> 4;
  4e:	0909      	lsrs	r1, r1, #4
C:\cortex\gateway\stlibrary\src/stm32f10x_rcc.c:720
  presc = APBAHBPrescTable[tmp];
  50:	5c59      	ldrb	r1, [r3, r1]
C:\cortex\gateway\stlibrary\src/stm32f10x_rcc.c:723

  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
  52:	fa34 f101 	lsrs.w	r1, r4, r1
  56:	6041      	str	r1, [r0, #4]
C:\cortex\gateway\stlibrary\src/stm32f10x_rcc.c:726

  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & CFGR_PPRE1_Set_Mask;
  58:	6854      	ldr	r4, [r2, #4]
  5a:	f404 64e0 	and.w	r4, r4, #1792	; 0x700
C:\cortex\gateway\stlibrary\src/stm32f10x_rcc.c:727
  tmp = tmp >> 8;
  5e:	0a24      	lsrs	r4, r4, #8
C:\cortex\gateway\stlibrary\src/stm32f10x_rcc.c:728
  presc = APBAHBPrescTable[tmp];
  60:	5d1c      	ldrb	r4, [r3, r4]
C:\cortex\gateway\stlibrary\src/stm32f10x_rcc.c:731

  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
  62:	fa31 f404 	lsrs.w	r4, r1, r4
  66:	6084      	str	r4, [r0, #8]
C:\cortex\gateway\stlibrary\src/stm32f10x_rcc.c:734

  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & CFGR_PPRE2_Set_Mask;
  68:	6854      	ldr	r4, [r2, #4]
  6a:	f404 5460 	and.w	r4, r4, #14336	; 0x3800
C:\cortex\gateway\stlibrary\src/stm32f10x_rcc.c:735
  tmp = tmp >> 11;
  6e:	0ae4      	lsrs	r4, r4, #11
C:\cortex\gateway\stlibrary\src/stm32f10x_rcc.c:736
  presc = APBAHBPrescTable[tmp];
  70:	5d1c      	ldrb	r4, [r3, r4]
C:\cortex\gateway\stlibrary\src/stm32f10x_rcc.c:739

  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
  72:	40e1      	lsrs	r1, r4
  74:	60c1      	str	r1, [r0, #12]
C:\cortex\gateway\stlibrary\src/stm32f10x_rcc.c:742

  /* Get ADCCLK prescaler */
  tmp = RCC->CFGR & CFGR_ADCPRE_Set_Mask;
  76:	6852      	ldr	r2, [r2, #4]
  78:	f402 4240 	and.w	r2, r2, #49152	; 0xc000
C:\cortex\gateway\stlibrary\src/stm32f10x_rcc.c:744
  tmp = tmp >> 14;
  presc = ADCPrescTable[tmp];
  7c:	eb03 3392 	add.w	r3, r3, r2, lsr #14
  80:	7c1b      	ldrb	r3, [r3, #16]
C:\cortex\gateway\stlibrary\src/stm32f10x_rcc.c:747

  /* ADCCLK clock frequency */
  RCC_Clocks->ADCCLK_Frequency = RCC_Clocks->PCLK2_Frequency / presc;
  82:	fbb1 f1f3 	udiv	r1, r1, r3
  86:	6101      	str	r1, [r0, #16]
C:\cortex\gateway\stlibrary\src/stm32f10x_rcc.c:748
}
  88:	bd10      	pop	{r4, pc}
  8a:	bf00      	nop
  8c:	40021000 	.word	0x40021000
  90:	007a1200 	.word	0x007a1200
  94:	00b71b00 	.word	0x00b71b00
  98:	003d0900 	.word	0x003d0900
  9c:	005b8d80 	.word	0x005b8d80
  a0:	00000000 	.word	0x00000000

Disassembly of section .text.RCC_AHBPeriphClockCmd:

00000000 <RCC_AHBPeriphClockCmd>:
RCC_AHBPeriphClockCmd():
C:\cortex\gateway\stlibrary\src/stm32f10x_rcc.c:769
*                    This parameter can be: ENABLE or DISABLE.
* Output         : None
* Return         : None
*******************************************************************************/
void RCC_AHBPeriphClockCmd(u32 RCC_AHBPeriph, FunctionalState NewState)
{
   0:	b1114b04 	.word	0xb1114b04
C:\cortex\gateway\stlibrary\src/stm32f10x_rcc.c:776
  assert_param(IS_RCC_AHB_PERIPH(RCC_AHBPeriph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->AHBENR |= RCC_AHBPeriph;
   4:	695a      	ldr	r2, [r3, #20]
   6:	4310      	orrs	r0, r2
   8:	e002      	b.n	10 <RCC_AHBPeriphClockCmd+0x10>
C:\cortex\gateway\stlibrary\src/stm32f10x_rcc.c:780
  }
  else
  {
    RCC->AHBENR &= ~RCC_AHBPeriph;
   a:	695a      	ldr	r2, [r3, #20]
   c:	ea22 0000 	bic.w	r0, r2, r0
  10:	6158      	str	r0, [r3, #20]
  12:	4770      	bx	lr
  14:	40021000 	.word	0x40021000

Disassembly of section .text.RCC_APB2PeriphClockCmd:

00000000 <RCC_APB2PeriphClockCmd>:
RCC_APB2PeriphClockCmd():
C:\cortex\gateway\stlibrary\src/stm32f10x_rcc.c:802
*                    This parameter can be: ENABLE or DISABLE.
* Output         : None
* Return         : None
*******************************************************************************/
void RCC_APB2PeriphClockCmd(u32 RCC_APB2Periph, FunctionalState NewState)
{
   0:	4b04      	ldr	r3, [pc, #16]	; (14 <RCC_APB2PeriphClockCmd+0x14>)
C:\cortex\gateway\stlibrary\src/stm32f10x_rcc.c:807
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
   2:	b111      	cbz	r1, a <RCC_APB2PeriphClockCmd+0xa>
C:\cortex\gateway\stlibrary\src/stm32f10x_rcc.c:809
  {
    RCC->APB2ENR |= RCC_APB2Periph;
   4:	699a      	ldr	r2, [r3, #24]
   6:	4310      	orrs	r0, r2
   8:	e002      	b.n	10 <RCC_APB2PeriphClockCmd+0x10>
C:\cortex\gateway\stlibrary\src/stm32f10x_rcc.c:813
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
   a:	699a      	ldr	r2, [r3, #24]
   c:	ea22 0000 	bic.w	r0, r2, r0
  10:	6198      	str	r0, [r3, #24]
  12:	4770      	bx	lr
  14:	40021000 	.word	0x40021000

Disassembly of section .text.RCC_APB1PeriphClockCmd:

00000000 <RCC_APB1PeriphClockCmd>:
RCC_APB1PeriphClockCmd():
C:\cortex\gateway\stlibrary\src/stm32f10x_rcc.c:836
*                    This parameter can be: ENABLE or DISABLE.
* Output         : None
* Return         : None
*******************************************************************************/
void RCC_APB1PeriphClockCmd(u32 RCC_APB1Periph, FunctionalState NewState)
{
   0:	4b04      	ldr	r3, [pc, #16]	; (14 <RCC_APB1PeriphClockCmd+0x14>)
C:\cortex\gateway\stlibrary\src/stm32f10x_rcc.c:841
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
   2:	b111      	cbz	r1, a <RCC_APB1PeriphClockCmd+0xa>
C:\cortex\gateway\stlibrary\src/stm32f10x_rcc.c:843
  {
    RCC->APB1ENR |= RCC_APB1Periph;
   4:	69da      	ldr	r2, [r3, #28]
   6:	4310      	orrs	r0, r2
   8:	e002      	b.n	10 <RCC_APB1PeriphClockCmd+0x10>
C:\cortex\gateway\stlibrary\src/stm32f10x_rcc.c:847
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
   a:	69da      	ldr	r2, [r3, #28]
   c:	ea22 0000 	bic.w	r0, r2, r0
  10:	61d8      	str	r0, [r3, #28]
  12:	4770      	bx	lr
  14:	40021000 	.word	0x40021000

Disassembly of section .text.RCC_APB2PeriphResetCmd:

00000000 <RCC_APB2PeriphResetCmd>:
RCC_APB2PeriphResetCmd():
C:\cortex\gateway\stlibrary\src/stm32f10x_rcc.c:868
*                    This parameter can be: ENABLE or DISABLE.
* Output         : None
* Return         : None
*******************************************************************************/
void RCC_APB2PeriphResetCmd(u32 RCC_APB2Periph, FunctionalState NewState)
{
   0:	4b04      	ldr	r3, [pc, #16]	; (14 <RCC_APB2PeriphResetCmd+0x14>)
C:\cortex\gateway\stlibrary\src/stm32f10x_rcc.c:873
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
   2:	b111      	cbz	r1, a <RCC_APB2PeriphResetCmd+0xa>
C:\cortex\gateway\stlibrary\src/stm32f10x_rcc.c:875
  {
    RCC->APB2RSTR |= RCC_APB2Periph;
   4:	68da      	ldr	r2, [r3, #12]
   6:	4310      	orrs	r0, r2
   8:	e002      	b.n	10 <RCC_APB2PeriphResetCmd+0x10>
C:\cortex\gateway\stlibrary\src/stm32f10x_rcc.c:879
  }
  else
  {
    RCC->APB2RSTR &= ~RCC_APB2Periph;
   a:	68da      	ldr	r2, [r3, #12]
   c:	ea22 0000 	bic.w	r0, r2, r0
  10:	60d8      	str	r0, [r3, #12]
  12:	4770      	bx	lr
  14:	40021000 	.word	0x40021000

Disassembly of section .text.RCC_APB1PeriphResetCmd:

00000000 <RCC_APB1PeriphResetCmd>:
RCC_APB1PeriphResetCmd():
C:\cortex\gateway\stlibrary\src/stm32f10x_rcc.c:901
*                    This parameter can be: ENABLE or DISABLE.
* Output         : None
* Return         : None
*******************************************************************************/
void RCC_APB1PeriphResetCmd(u32 RCC_APB1Periph, FunctionalState NewState)
{
   0:	4b04      	ldr	r3, [pc, #16]	; (14 <RCC_APB1PeriphResetCmd+0x14>)
C:\cortex\gateway\stlibrary\src/stm32f10x_rcc.c:906
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
   2:	b111      	cbz	r1, a <RCC_APB1PeriphResetCmd+0xa>
C:\cortex\gateway\stlibrary\src/stm32f10x_rcc.c:908
  {
    RCC->APB1RSTR |= RCC_APB1Periph;
   4:	691a      	ldr	r2, [r3, #16]
   6:	4310      	orrs	r0, r2
   8:	e002      	b.n	10 <RCC_APB1PeriphResetCmd+0x10>
C:\cortex\gateway\stlibrary\src/stm32f10x_rcc.c:912
  }
  else
  {
    RCC->APB1RSTR &= ~RCC_APB1Periph;
   a:	691a      	ldr	r2, [r3, #16]
   c:	ea22 0000 	bic.w	r0, r2, r0
  10:	6118      	str	r0, [r3, #16]
  12:	4770      	bx	lr
  14:	40021000 	.word	0x40021000

Disassembly of section .text.RCC_BackupResetCmd:

00000000 <RCC_BackupResetCmd>:
RCC_BackupResetCmd():
C:\cortex\gateway\stlibrary\src/stm32f10x_rcc.c:929
void RCC_BackupResetCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(vu32 *) BDCR_BDRST_BB = (u32)NewState;
   0:	60184b01 	.word	0x60184b01
C:\cortex\gateway\stlibrary\src/stm32f10x_rcc.c:930
}
   4:	4770      	bx	lr
   6:	bf00      	nop
   8:	42420440 	.word	0x42420440

Disassembly of section .text.RCC_ClockSecuritySystemCmd:

00000000 <RCC_ClockSecuritySystemCmd>:
RCC_ClockSecuritySystemCmd():
C:\cortex\gateway\stlibrary\src/stm32f10x_rcc.c:945
void RCC_ClockSecuritySystemCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(vu32 *) CR_CSSON_BB = (u32)NewState;
   0:	4b01      	ldr	r3, [pc, #4]	; (8 <RCC_ClockSecuritySystemCmd+0x8>)
   2:	6018      	str	r0, [r3, #0]
C:\cortex\gateway\stlibrary\src/stm32f10x_rcc.c:946
}
   4:	4770      	bx	lr
   6:	bf00      	nop
   8:	4242004c 	.word	0x4242004c

Disassembly of section .text.RCC_MCOConfig:

00000000 <RCC_MCOConfig>:
RCC_MCOConfig():
C:\cortex\gateway\stlibrary\src/stm32f10x_rcc.c:967
{
  /* Check the parameters */
  assert_param(IS_RCC_MCO(RCC_MCO));

  /* Perform Byte access to MCO[2:0] bits to select the MCO source */
  *(vu8 *) CFGR_BYTE4_ADDRESS = RCC_MCO;
   0:	4b01      	ldr	r3, [pc, #4]	; (8 <RCC_MCOConfig+0x8>)
   2:	7018      	strb	r0, [r3, #0]
C:\cortex\gateway\stlibrary\src/stm32f10x_rcc.c:968
}
   4:	4770      	bx	lr
   6:	bf00      	nop
   8:	40021007 	.word	0x40021007

Disassembly of section .text.RCC_GetFlagStatus:

00000000 <RCC_GetFlagStatus>:
RCC_GetFlagStatus():
C:\cortex\gateway\stlibrary\src/stm32f10x_rcc.c:999

  /* Check the parameters */
  assert_param(IS_RCC_FLAG(RCC_FLAG));

  /* Get the RCC register index */
  tmp = RCC_FLAG >> 5;
   0:	0943      	lsrs	r3, r0, #5
C:\cortex\gateway\stlibrary\src/stm32f10x_rcc.c:1001

  if (tmp == 1)               /* The flag to check is in CR register */
   2:	2b01      	cmp	r3, #1
   4:	4a07      	ldr	r2, [pc, #28]	; (24 <RCC_GetFlagStatus+0x24>)
   6:	d101      	bne.n	c <RCC_GetFlagStatus+0xc>
C:\cortex\gateway\stlibrary\src/stm32f10x_rcc.c:1003
  {
    statusreg = RCC->CR;
   8:	6813      	ldr	r3, [r2, #0]
   a:	e003      	b.n	14 <RCC_GetFlagStatus+0x14>
C:\cortex\gateway\stlibrary\src/stm32f10x_rcc.c:1005
  }
  else if (tmp == 2)          /* The flag to check is in BDCR register */
   c:	2b02      	cmp	r3, #2
C:\cortex\gateway\stlibrary\src/stm32f10x_rcc.c:1007
  {
    statusreg = RCC->BDCR;
   e:	bf0c      	ite	eq
  10:	6a13      	ldreq	r3, [r2, #32]
C:\cortex\gateway\stlibrary\src/stm32f10x_rcc.c:1011
  }
  else                       /* The flag to check is in CSR register */
  {
    statusreg = RCC->CSR;
  12:	6a53      	ldrne	r3, [r2, #36]	; 0x24
C:\cortex\gateway\stlibrary\src/stm32f10x_rcc.c:1015
  }

  /* Get the flag position */
  tmp = RCC_FLAG & FLAG_Mask;
  14:	f000 001f 	and.w	r0, r0, #31
C:\cortex\gateway\stlibrary\src/stm32f10x_rcc.c:1017

  if ((statusreg & ((u32)1 << tmp)) != (u32)RESET)
  18:	fa33 f000 	lsrs.w	r0, r3, r0
C:\cortex\gateway\stlibrary\src/stm32f10x_rcc.c:1028
    bitstatus = RESET;
  }

  /* Return the flag status */
  return bitstatus;
}
  1c:	f000 0001 	and.w	r0, r0, #1
  20:	4770      	bx	lr
  22:	bf00      	nop
  24:	40021000 	.word	0x40021000

Disassembly of section .text.RCC_WaitForHSEStartUp:

00000000 <RCC_WaitForHSEStartUp>:
RCC_WaitForHSEStartUp():
C:\cortex\gateway\stlibrary\src/stm32f10x_rcc.c:199
* Return         : An ErrorStatus enumuration value:
*                         - SUCCESS: HSE oscillator is stable and ready to use
*                         - ERROR: HSE oscillator not yet ready
*******************************************************************************/
ErrorStatus RCC_WaitForHSEStartUp(void)
{
   0:	b507      	push	{r0, r1, r2, lr}
C:\cortex\gateway\stlibrary\src/stm32f10x_rcc.c:200
  vu32 StartUpCounter = 0;
   2:	2300      	movs	r3, #0
   4:	9301      	str	r3, [sp, #4]
C:\cortex\gateway\stlibrary\src/stm32f10x_rcc.c:207
  FlagStatus HSEStatus = RESET;
  
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC_GetFlagStatus(RCC_FLAG_HSERDY);
   6:	2031      	movs	r0, #49	; 0x31
   8:	f7ff fffe 	bl	0 <RCC_WaitForHSEStartUp>
C:\cortex\gateway\stlibrary\src/stm32f10x_rcc.c:208
    StartUpCounter++;  
   c:	9b01      	ldr	r3, [sp, #4]
   e:	3301      	adds	r3, #1
  10:	9301      	str	r3, [sp, #4]
C:\cortex\gateway\stlibrary\src/stm32f10x_rcc.c:209
  } while((HSEStatus == RESET) && (StartUpCounter != HSEStartUp_TimeOut));
  12:	b918      	cbnz	r0, 1c <RCC_WaitForHSEStartUp+0x1c>
  14:	9b01      	ldr	r3, [sp, #4]
  16:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
  1a:	d1f4      	bne.n	6 <RCC_WaitForHSEStartUp+0x6>
C:\cortex\gateway\stlibrary\src/stm32f10x_rcc.c:212


  if (RCC_GetFlagStatus(RCC_FLAG_HSERDY) != RESET)
  1c:	2031      	movs	r0, #49	; 0x31
  1e:	f7ff fffe 	bl	0 <RCC_WaitForHSEStartUp>
C:\cortex\gateway\stlibrary\src/stm32f10x_rcc.c:222
  {
    status = ERROR;
  }  

  return (status);
}
  22:	3800      	subs	r0, #0
  24:	bf18      	it	ne
  26:	2001      	movne	r0, #1
  28:	bd0e      	pop	{r1, r2, r3, pc}

Disassembly of section .text.RCC_ClearFlag:

00000000 <RCC_ClearFlag>:
RCC_ClearFlag():
C:\cortex\gateway\stlibrary\src/stm32f10x_rcc.c:1043
* Return         : None
*******************************************************************************/
void RCC_ClearFlag(void)
{
  /* Set RMVF bit to clear the reset flags */
  RCC->CSR |= CSR_RMVF_Set;
   0:	4b02      	ldr	r3, [pc, #8]	; (c <RCC_ClearFlag+0xc>)
   2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
   4:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
   8:	625a      	str	r2, [r3, #36]	; 0x24
C:\cortex\gateway\stlibrary\src/stm32f10x_rcc.c:1044
}
   a:	4770      	bx	lr
   c:	40021000 	.word	0x40021000

Disassembly of section .text.RCC_GetITStatus:

00000000 <RCC_GetITStatus>:
RCC_GetITStatus():
C:\cortex\gateway\stlibrary\src/stm32f10x_rcc.c:1068

  /* Check the parameters */
  assert_param(IS_RCC_GET_IT(RCC_IT));

  /* Check the status of the specified RCC interrupt */
  if ((RCC->CIR & RCC_IT) != (u32)RESET)
   0:	4b03      	ldr	r3, [pc, #12]	; (10 <RCC_GetITStatus+0x10>)
   2:	689b      	ldr	r3, [r3, #8]
C:\cortex\gateway\stlibrary\src/stm32f10x_rcc.c:1070
  {
    bitstatus = SET;
   4:	4218      	tst	r0, r3
C:\cortex\gateway\stlibrary\src/stm32f10x_rcc.c:1079
    bitstatus = RESET;
  }

  /* Return the RCC_IT status */
  return  bitstatus;
}
   6:	bf0c      	ite	eq
   8:	2000      	moveq	r0, #0
   a:	2001      	movne	r0, #1
   c:	4770      	bx	lr
   e:	bf00      	nop
  10:	40021000 	.word	0x40021000

Disassembly of section .text.RCC_ClearITPendingBit:

00000000 <RCC_ClearITPendingBit>:
RCC_ClearITPendingBit():
C:\cortex\gateway\stlibrary\src/stm32f10x_rcc.c:1102
  /* Check the parameters */
  assert_param(IS_RCC_CLEAR_IT(RCC_IT));

  /* Perform Byte access to RCC_CIR[23:16] bits to clear the selected interrupt
     pending bits */
  *(vu8 *) CIR_BYTE3_ADDRESS = RCC_IT;
   0:	70184b01 	.word	0x70184b01
C:\cortex\gateway\stlibrary\src/stm32f10x_rcc.c:1103
}
   4:	4770      	bx	lr
   6:	bf00      	nop
   8:	4002100a 	.word	0x4002100a
