`begin_keywords "1800-2012"
module ixc_tcm_chk ( tc, en, rst );
output wire logic tc ;
input wire logic en ;
input wire logic rst ;
endmodule
`end_keywords
/**portGenericDumpBegin tc en rst portGenericDumpEnd**/
/**ParamPreferVectorBegin ParamPreferVectorEnd**/
