#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Mon May 15 12:46:32 2017
# Process ID: 12728
# Current directory: D:/大学/大二/大二下/计算机组成原理/实验/第8次/reg8file_v2/reg8file_v2.runs/reg8file_ip_reg8file_0_0_synth_1
# Command line: vivado.exe -log reg8file_ip_reg8file_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source reg8file_ip_reg8file_0_0.tcl
# Log file: D:/大学/大二/大二下/计算机组成原理/实验/第8次/reg8file_v2/reg8file_v2.runs/reg8file_ip_reg8file_0_0_synth_1/reg8file_ip_reg8file_0_0.vds
# Journal file: D:/大学/大二/大二下/计算机组成原理/实验/第8次/reg8file_v2/reg8file_v2.runs/reg8file_ip_reg8file_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source reg8file_ip_reg8file_0_0.tcl -notrace
Command: synth_design -top reg8file_ip_reg8file_0_0 -part xc7a35ticpg236-1L -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2632 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 291.184 ; gain = 81.609
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'reg8file_ip_reg8file_0_0' [d:/大学/大二/大二下/计算机组成原理/实验/第8次/reg8file_v2/reg8file_v2.srcs/sources_1/bd/reg8file_ip/ip/reg8file_ip_reg8file_0_0/synth/reg8file_ip_reg8file_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'reg8file' [d:/大学/大二/大二下/计算机组成原理/实验/第8次/reg8file_v2/reg8file_v2.srcs/sources_1/bd/reg8file_ip/ipshared/38c8/src/reg8file.v:1]
INFO: [Synth 8-638] synthesizing module 'reg8' [d:/大学/大二/大二下/计算机组成原理/实验/第8次/reg8file_v2/reg8file_v2.srcs/sources_1/bd/reg8file_ip/ipshared/38c8/src/reg8.v:23]
INFO: [Synth 8-638] synthesizing module 'dffe' [d:/大学/大二/大二下/计算机组成原理/实验/第8次/reg8file_v2/reg8file_v2.srcs/sources_1/bd/reg8file_ip/ipshared/38c8/src/dffe.v:22]
INFO: [Synth 8-256] done synthesizing module 'dffe' (1#1) [d:/大学/大二/大二下/计算机组成原理/实验/第8次/reg8file_v2/reg8file_v2.srcs/sources_1/bd/reg8file_ip/ipshared/38c8/src/dffe.v:22]
INFO: [Synth 8-256] done synthesizing module 'reg8' (2#1) [d:/大学/大二/大二下/计算机组成原理/实验/第8次/reg8file_v2/reg8file_v2.srcs/sources_1/bd/reg8file_ip/ipshared/38c8/src/reg8.v:23]
INFO: [Synth 8-226] default block is never used [d:/大学/大二/大二下/计算机组成原理/实验/第8次/reg8file_v2/reg8file_v2.srcs/sources_1/bd/reg8file_ip/ipshared/38c8/src/reg8file.v:25]
INFO: [Synth 8-226] default block is never used [d:/大学/大二/大二下/计算机组成原理/实验/第8次/reg8file_v2/reg8file_v2.srcs/sources_1/bd/reg8file_ip/ipshared/38c8/src/reg8file.v:40]
INFO: [Synth 8-256] done synthesizing module 'reg8file' (3#1) [d:/大学/大二/大二下/计算机组成原理/实验/第8次/reg8file_v2/reg8file_v2.srcs/sources_1/bd/reg8file_ip/ipshared/38c8/src/reg8file.v:1]
INFO: [Synth 8-256] done synthesizing module 'reg8file_ip_reg8file_0_0' (4#1) [d:/大学/大二/大二下/计算机组成原理/实验/第8次/reg8file_v2/reg8file_v2.srcs/sources_1/bd/reg8file_ip/ip/reg8file_ip_reg8file_0_0/synth/reg8file_ip_reg8file_0_0.v:56]
