  0我们采用FPGA+Hi3559AV100的方案，FPGA和Hi3559AV100之间通过LVDS接口进行数据的传输。

用FPGA模拟出的LVDS发送器发送出来的数据如下：

![image-20200807102358947](C:\Users\DELL\AppData\Roaming\Typora\typora-user-images\image-20200807102358947.png)

采用 2 Lane ，双沿采样方式，发送分辨率为 600x600 的 RAW8 格式的图像数据出去，同步方式采用 SOF 方式，先传输低比特，再传输高比特，像素和同步码的传输模式如下图所示：

![](D:\workspace\Hi3559AV100\image\LVDS同步码和图像传输模式-1.png)

按照海思文档说明，参数的配置如下所示：

```c
combo_dev_attr_t LVDS_RAW_ATTR =
{
    .devno                  = 0,                 
    .input_mode             = INPUT_MODE_LVDS,
    .data_rate              = MIPI_DATA_RATE_X2,   // 1 pixel per clock/2 pixel per clock
    .img_rect               = {0, 0, 600, 600},   // wei jie xi tong bu ma? hai shi jie xi tong bu ma? 
    {
        .lvds_attr          =
        {
            .input_data_type        = DATA_TYPE_RAW_8BIT,
            .wdr_mode               = HI_WDR_MODE_NONE,
            .sync_mode              = LVDS_SYNC_MODE_SOF,
            .vsync_attr             = {LVDS_VSYNC_NORMAL, 0, 0},
            .fid_attr               = {LVDS_FID_NONE, HI_TRUE},
            .data_endian            = LVDS_ENDIAN_LITTLE,
            .sync_code_endian       = LVDS_ENDIAN_LITTLE,
            .lane_id                = {0, -1, 2, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1},
            // .lane_id                = {0, 1, 2, 3, 4, 5, 6 ,7, 8, 9, 10, 11, 12, 13, 14, 15},
            .sync_code              = 
            {
                 /* each vc has 4 params, sync_code[i]:
                   sync_mode is SYNC_MODE_SOF: SOF, EOF, SOL, EOL
                   sync_mode is SYNC_MODE_SAV: invalid sav, invalid eav, valid sav, valid eav  */
                {   
                    {0xAB, 0xB6, 0x80, 0x9D},
                    {0xAB, 0xB6, 0x80, 0x9D},
                    {0xAB, 0xB6, 0x80, 0x9D},
                    {0xAB, 0xB6, 0x80, 0x9D}
                },

				{   
                    {0xAB, 0xB6, 0x80, 0x9D},
                    {0xAB, 0xB6, 0x80, 0x9D},
                    {0xAB, 0xB6, 0x80, 0x9D},
                    {0xAB, 0xB6, 0x80, 0x9D}
                },

				{   
                    {0xAB, 0xB6, 0x80, 0x9D},
                    {0xAB, 0xB6, 0x80, 0x9D},
                    {0xAB, 0xB6, 0x80, 0x9D},
                    {0xAB, 0xB6, 0x80, 0x9D}
                },

				{   
                    {0xAB, 0xB6, 0x80, 0x9D},
                    {0xAB, 0xB6, 0x80, 0x9D},
                    {0xAB, 0xB6, 0x80, 0x9D},
                    {0xAB, 0xB6, 0x80, 0x9D}
                }
        }
    }
};
```



配置图中的 同步码寄存器

![img](https://gitee.com/t2w1997/img-bed/raw/master/img/image-20200807110235975.png)



配置结束后直接查看寄存器值，与配置值一致。寄存器中的值如下：

```sh
====dump memory 0x11A41320====
0000:  00ab00ab 00ab00ab 00b600b6 00b600b6

====dump memory 0x11A41328====
0000:  00b600b6 00b600b6 00800080 00800080

====dump memory 0x11A41330====
0000:  00800080 00800080 009d009d 009d009d

====dump memory 0x11A41338====
0000:  009d009d 009d009d 00000000 00000000
```

但是仍然没有数据被解析出来

```sh
Every 1s: cat /proc/umap/hi_mipi                                                                                                                                                        1970-01-01 00:12:23


Module: [MIPI], Build Time: [Aug  6 2020, 03:57:18]

-----MIPI LANE DIVIDE MODE---------------------------------------------------------------------------------------------
  MODE         LANE DIVIDE
    11     2+2+2+2+2+2+2+2

-----MIPI DEV ATTR-----------------------------------------------------------------------------------------------------
   Devno  WorkMode  DataRate            DataType   WDRMode                  LinkId    ImgX    ImgY    ImgW    ImgH
       0      LVDS        X2                RAW8      None                       0       0       0     600     600

-----MIPI LANE INFO-----------------------------------------------------------------------------------------------------
   Devno   LaneCnt                  LaneID
       0         2         0, -1,  2, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1

-----MIPI LINK INFO------------------------------------------------------
 LinkIdx LaneCount  LaneId    PhyData0    PhyData1  AlignedData0  AlignedData1   ValidLane
       0         2    0, 2        0xce        0xce           0x0           0x0     Invalid
-----LVDS DETECT INFO----------------------------------------------------
 Devno VC   width  height
     0  0       0       2
     0  1       0       0
     0  2       0       0
     0  3       0       0
-----LVDS LANE DETECT INFO----------------------------------------------------
 Devno  Lane   width  height
     0     0       1       1
     0     2       1       0

-----LVDS/SUBLVDS/HISPI PHY AND LANE STATUS INFO--------------------------------------
 Devno StatErr Link0WErr Link1WErr Link2WErr Link3WErr Link0RErr Link1RErr Link2RErr Link3RErr
     0       0         0         0         0         0         0         0         0         0
 Devno  Lane0Err  Lane1Err  Lane2Err  Lane3Err  Lane4Err  Lane5Err  Lane6Err  Lane7Err  Lane8Err  Lane9Err Lane10Err Lane11Err Lane12Err Lane13Err Lane14Err Lane15Err
     0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

-----ALING ERROR INFO--------------------------------------
 Devno FIFO_FullErr  Lane0Err  Lane1Err  Lane2Err  Lane3Err  Lane4Err  Lane5Err  Lane6Err  Lane7Err  Lane8Err  Lane9Err Lane10Err Lane11Err Lane12Err Lane13Err Lane14Err Lane15Err
     0            0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

```



修改 FPGA侧发送的 行起始 SOL 同步码：
SOF：0xFF0000AB 
EOF：0xFF0000B6 
SOL：0xFF000080 --> 0xFF0000AB
EOL：0xFF00009D 
此时海思这边**偶尔**会有结果解析出来，图像分辨率错误，但是解析出的数据与FPGA侧一致。猜测只能识别出AB结尾的同步码。修改之后的结果如下：

```sh
Every 1s: cat /proc/umap/hi_mipi                                                                                                                                                        1970-01-01 00:07:41


Module: [MIPI], Build Time: [Aug  6 2020, 03:57:18]

-----MIPI LANE DIVIDE MODE---------------------------------------------------------------------------------------------
  MODE         LANE DIVIDE
    11     2+2+2+2+2+2+2+2

-----MIPI DEV ATTR-----------------------------------------------------------------------------------------------------
   Devno  WorkMode  DataRate            DataType   WDRMode                  LinkId    ImgX    ImgY    ImgW    ImgH
       0      LVDS        X1                RAW8      None                       0       0       0     600     600

-----MIPI LANE INFO-----------------------------------------------------------------------------------------------------
   Devno   LaneCnt                  LaneID
       0         2         0, -1,  2, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1

-----MIPI LINK INFO------------------------------------------------------
 LinkIdx LaneCount  LaneId    PhyData0    PhyData1  AlignedData0  AlignedData1   ValidLane
       0         2    0, 2        0xce        0xce          0xd9          0xd9     Invalid
-----LVDS DETECT INFO----------------------------------------------------
 Devno VC   width  height
     0  0       4       1
     0  1       0       0
     0  2       0       0
     0  3       0       0
-----LVDS LANE DETECT INFO----------------------------------------------------
 Devno  Lane   width  height
     0     0       1       1
     0     2       1       0

-----LVDS/SUBLVDS/HISPI PHY AND LANE STATUS INFO--------------------------------------
 Devno StatErr Link0WErr Link1WErr Link2WErr Link3WErr Link0RErr Link1RErr Link2RErr Link3RErr
     0       0         0         0         0         0         0         0         0         0
 Devno  Lane0Err  Lane1Err  Lane2Err  Lane3Err  Lane4Err  Lane5Err  Lane6Err  Lane7Err  Lane8Err  Lane9Err Lane10Err Lane11Err Lane12Err Lane13Err Lane14Err Lane15Err
     0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

-----ALING ERROR INFO--------------------------------------
 Devno FIFO_FullErr  Lane0Err  Lane1Err  Lane2Err  Lane3Err  Lane4Err  Lane5Err  Lane6Err  Lane7Err  Lane8Err  Lane9Err Lane10Err Lane11Err Lane12Err Lane13Err Lane14Err Lane15Err
     0            0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
```



查看VI模块的信息发现是有中断过来的，具体打印信息如下：

```sh
~ # cat /proc/umap/vi

[VI] Version: [Hi3559AV100_MPP_V2.0.3.0 B050 Release], Build Time[Aug  2 2019, 18:02:18]


-------------------------------MODULE PARAM ---------------------------------------------------------------------------
      DetectErrFrame        DropErrFrame            VbSource
                   0                   0              Common

-------------------------------VI MODE --------------------------------------------------------------------------------
  Pipe0Mode   Pipe1Mode   Pipe2Mode   Pipe3Mode   Pipe4Mode   Pipe5Mode   Pipe6Mode   Pipe7Mode
   parallel     offline     offline     offline     offline     offline     offline     offline
-------------------------------VPSS MODE ------------------------------------------------------------------------------
  Pipe0Mode   Pipe1Mode   Pipe2Mode   Pipe3Mode   Pipe4Mode   Pipe5Mode   Pipe6Mode   Pipe7Mode
   parallel     offline     offline     offline     offline     offline     offline     offline

-------------------------------VI STITCH GRP ATTR----------------------------------------------------------------------
  StitchGrp bStitch    Mode MaxPTSGap PipeNum              PipeId

-------------------------------VI DEV ATTR1----------------------------------------------------------------------------
  DevID   DevEn  BindPipe     Width    Height               IntfM     WkM     ComMsk0     ComMsk1   ScanM
      0       Y         Y       600       600                LVDS    1Mux    ff000000           0       P

-------------------------------VI DEV ATTR2----------------------------------------------------------------------------
  DevID   AD0   AD1   AD2   AD3     Seq  DataType   DataRev    BasW    BasH   HReph   VReph   WDRMode  CacheLine  DataRate
      0    -1    -1    -1    -1     N/A       RGB         N     600     600    NONE    NONE      None        600        X2

-------------------------------VI BIND ATTR----------------------------------------------------------------------------
   DevID PipeNum              PipeId
       0       1                   0

-------------------------------VI DEV TIMING ATTR----------------------------------------------------------------------
  DevID DevTimingEn  DevFrmRate  DevWidth   DevHeight

-------------------------------VI PIPE ATTR1---------------------------------------------------------------------------
  PipeID  BypassMode YuvSkip IspBypass     Width    Height    PixFmt  BitWidth    NrEn SharpenEn  CompressMode
       0  BypassNone       N         N       600       600      RAW8         8       Y         N          None

-------------------------------VI PIPE ATTR2---------------------------------------------------------------------------
  DiscProPic    SrcFRate    DstFRate FrameSource  RepeatMode   VCNum     IntType EarlyLine  VbPoolId
           N          -1          -1         DEV        NONE       0       START         0        -1

-------------------------------VI PIPE CROP ATTR-----------------------------------------------------------------------
  PipeID CropEn    CoorX   CoorY   Width  Height

-------------------------------VI PIPE NR ATTR-------------------------------------------------------------------------
  PipeID        BitWidth    CompressMode          PixFmt          RefSrc            Intf         Version         OptMode
       0               8            None           SP420             RFR            NR_X           VER_1          MANUAL

-------------------------------VI PIPE NRX_V1 PARAM--------------------------------------------------------------------
  PipeID         ISO  nRef  SBS0  SBS1  SBS2  SDS0  SDS1  SDS2  STH0  STH1  STH2  MATH   TFS   SFC   TFC   CSFS
       0         110     1    44    44    44    44    44    44    30    60   120   130    33     0     2    100

-------------------------------VI PIPE STATUS--------------------------------------------------------------------------
  PipeID  Enable    IntCnt FrameRate LostFrame  VbFail   Width  Height
       0       Y     18686         0         0       0     600     600

-------------------------------VI CHN STATUS---------------------------------------------------------------------------
  PipeID   ChnID  Enable FrameRate LostFrame  VbFail   Width  Height

-------------------------------VI PIPE Statistic-----------------------------------------------------------------------
  PipeID     RecvPic     LostCnt      BufCnt   CurSoftTm   MaxSoftTm   CurTaskTm   MaxTaskTm   LowBandWidth  BeBufNum
       0           0           0           0           0           0           0           0              0         0

-------------------------------VI HW STATISTIC-------------------------------------------------------------------------
  ProcIdx    HWCostTm MaxHWCostTm    CycleCnt MaxCycleCnt
        0           0           0           0           0
        1           0           0           0           0

-------------------------------VI PROC OFFLINE IRQ STATISTIC----------------------------------------------------------
 ProcIdx       SubmitCnt          IntCnt         ListCnt  TmOutCnt BusErrCnt  DcmpErrCnt StartErrCnt  NodeIdErrCnt
       0               0               0               0         0         0           0           0             0
       1               0               0               0         0         0           0           0             0

-------------------------------VI PROC ONLINE IRQ STATISTIC-----------------------------------------------------------
 ProcIdx          IntCnt     FrmStartCnt FrmErrCnt  FrmFlowCnt BusErrCnt    DcmpErrCnt  CfgLossCnt   FirstIntPts
       0               0               0         0           0         0             0           0             0
       1               0               0         0           0         0             0           0             0

-------------------------------VI PROC COST TIME STATISTIC-----------------------------------------------------------
 ProcIdx    IntCntPerSec MaxIntCntPerSec  CurIntCostTm  MaxIntCostTm  TotalIntCostTm   IntTmPerSec  MaxIntTmPerSec
       0               0               0             0             0               0             0               0
       1               0               0             0             0               0             0               0

-------------------------------VI DEV DETECT INFO----------------------------------------------------------------------
   DevID  ValidWidth ValidHeight  TotalWidth
       0           4           1         119

-------------------------------VI BAS DETECT INFO----------------------------------------------------------------------
   DevID  ValidWidth ValidHeight  TotalWidth
       0           4           1         983

-------------------------------VI ISP DETECT INFO----------------------------------------------------------------------
   ISPID  ValidWidth ValidHeight  TotalWidth
       0           4           1         983
```

问题：

1. 图像传输过来之后，PhyData是实时检测到了数据的，但是AlignedData是偶尔能检测到解析之后的数据，并且检测到的数据和我们发送的数据是一样的，为什么只能偶尔检测到数据，并且检测到的数据的分辨率不对，我们发送的是600x600的图像，但是检测到的分辨率是下面这个图里这样的，请问这是什么原因？
2. 另外查看Proc中的VI信息，发现是有中断过来的，这个中断是什么情况下产生的？是检测到帧头产生中断，还是检测到有效数据就产生中断？