[project]
name=test
netlist=test
contents=
date=09/25/04
time=00:00:44
version=3.1.5.00.33
Type=F21i
top_level=VHDL
HDL netlist format=Auto
generics=MAX
sim_mode=FUNC
lib_order=155 155 155 155 155 155 155 155 133 155
[libraries]
133=c:\fndtn\active\syslib\simprims
155=c:\fndtn\active\syslib\xc4000x
[APP_95]
oid=0
lid=0
format=19
source=C:\unicone\fpga\lib\pwm.v
server_hwnd=983812












[Top Doc]
test.v=21
i2c.v=21
pwm.v=21
util.v=21
n_serial.v=21
[hdl_sheets]
test.v=
i2c.v= 
pwm.v= 
util.v= 
n_serial.v= 
[OpenDoc]
hde/i2c=0,0,44,441,1004,1170,i2c.v
hde/pwm=0,0,53,534,1013,1263,pwm.v
hde/test=0,0,44,44,1094,793,test.v
[netlist]
external=FALSE
[Log]
netlist.log=Simulator Netlist Log
[sim_config]
Lower Bound=2048
Upper Bound=2048
B0 Period=50
Transport Delay=On
Enable Global Netlist Analysis=On
Forced State=Default
Output Waveform=Overwrite
Global Reset=On
Keep Comments=Off
Execute Preset=Off
Models Stabilization=On
Pulse Global Reset Net Enabled=On
Pulse Global Reset Net=1000
[timings]
test=
[designs]
led=
[OPEN32]
nMaxFile=10000
lpstrFile=
lpstrFilter=HDL (*.VHD;*.VER;*.VE;*.V)|*.vhd;*.ver;*.ve;*.v|Schematic (*.SCH)|*.sch|FSM (*.ASF)|*.asf|Xnf Sources (*.XNF)|*.xnf|Edif Sources (*.EDF;*.EDN;*.EDO)|*.edf;*.edn;*.edo|All Files (*.*)|*.*||
lpstrInitialDir=C:\UNICONE\FPGA\TEST
lpstrTitle=Add Document
nFilterIndex=0
Flags=530964
HelpID=10380
HelpFileName=C:\FNDTN\ACTIVE\EXE\PCM.HLP
cmdLine=-h 240 -hp 146 -m PCM_OPEN_32_MESSAGE -f C:\FNDTN\ACTIVE\PROJECTS\current.pdf
[implement_HDL]
family=2
xfam=XC4000XL
part=4010XLPC84-09
xilinx=4010XLPC84-09
functional=ver1
optimized=ver1-Optimized
design=test,c:\unicone\fpga\test\test.v
[xilinx]
family=2
xfam=XC4000XL
xact9=On
[device]
part=4010XLPC84-09
xilinx=4010XLPC84-09
[implement_XIE]
version=ver1
revision=rev1
