{
  "Top": "multihart_ip",
  "RtlTop": "multihart_ip",
  "RtlPrefix": "",
  "RtlSubPrefix": "multihart_ip_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg400",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "ip_num": {
      "index": "0",
      "direction": "in",
      "srcType": "unsigned int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "ip_num",
          "usage": "data",
          "direction": "in"
        }]
    },
    "running_hart_set": {
      "index": "1",
      "direction": "in",
      "srcType": "unsigned int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "running_hart_set",
          "usage": "data",
          "direction": "in"
        }]
    },
    "start_pc": {
      "index": "2",
      "direction": "in",
      "srcType": "unsigned int*",
      "srcSize": "32",
      "hwRefs": [{
          "type": "memory",
          "interface": "s_axi_control",
          "name": "start_pc",
          "usage": "data",
          "direction": "in"
        }]
    },
    "ip_code_ram": {
      "index": "3",
      "direction": "in",
      "srcType": "unsigned int*",
      "srcSize": "32",
      "hwRefs": [{
          "type": "memory",
          "interface": "s_axi_control",
          "name": "ip_code_ram",
          "usage": "data",
          "direction": "in"
        }]
    },
    "ip_data_ram": {
      "index": "4",
      "direction": "inout",
      "srcType": "int*",
      "srcSize": "32",
      "hwRefs": [{
          "type": "interface",
          "interface": "ip_data_ram_PORTA",
          "name": "",
          "usage": "data",
          "direction": "inout"
        }]
    },
    "data_ram": {
      "index": "5",
      "direction": "inout",
      "srcType": "int*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "data_ram_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "data_ram_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "nb_instruction": {
      "index": "6",
      "direction": "out",
      "srcType": "unsigned int*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "nb_instruction",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "nb_instruction_ctrl",
          "usage": "control",
          "direction": "out"
        }
      ]
    },
    "nb_cycle": {
      "index": "7",
      "direction": "out",
      "srcType": "unsigned int*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "nb_cycle",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "nb_cycle_ctrl",
          "usage": "control",
          "direction": "out"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -format=ip_catalog",
      "config_export -vivado_clock=10",
      "config_export -rtl=verilog",
      "config_export -flow=none"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "multihart_ip"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "undef",
    "Latency": "undef"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "multihart_ip",
    "Version": "1.0",
    "DisplayName": "Multihart_ip",
    "Revision": "2113770655",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_multihart_ip_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/..\/..\/..\/wb.cpp",
      "..\/..\/..\/..\/type.cpp",
      "..\/..\/..\/..\/print.cpp",
      "..\/..\/..\/..\/new_cycle.cpp",
      "..\/..\/..\/..\/multihart_ip.cpp",
      "..\/..\/..\/..\/mem_access.cpp",
      "..\/..\/..\/..\/mem.cpp",
      "..\/..\/..\/..\/issue.cpp",
      "..\/..\/..\/..\/immediate.cpp",
      "..\/..\/..\/..\/fetch.cpp",
      "..\/..\/..\/..\/execute.cpp",
      "..\/..\/..\/..\/emulate.cpp",
      "..\/..\/..\/..\/disassemble.cpp",
      "..\/..\/..\/..\/decode.cpp",
      "..\/..\/..\/..\/compute.cpp"
    ],
    "TestBench": ["..\/..\/..\/..\/testbench_seq_multihart_ip.cpp"],
    "Vhdl": [
      "impl\/vhdl\/multihart_ip_control_s_axi.vhd",
      "impl\/vhdl\/multihart_ip_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/multihart_ip_gmem_m_axi.vhd",
      "impl\/vhdl\/multihart_ip_multihart_ip_Pipeline_VITIS_LOOP_197_1.vhd",
      "impl\/vhdl\/multihart_ip_sparsemux_7_2_1_1_1.vhd",
      "impl\/vhdl\/multihart_ip_sparsemux_7_2_2_1_1.vhd",
      "impl\/vhdl\/multihart_ip_sparsemux_7_2_5_1_1.vhd",
      "impl\/vhdl\/multihart_ip_sparsemux_7_2_8_1_1.vhd",
      "impl\/vhdl\/multihart_ip_sparsemux_9_2_1_1_1.vhd",
      "impl\/vhdl\/multihart_ip_sparsemux_9_2_2_1_1.vhd",
      "impl\/vhdl\/multihart_ip_sparsemux_9_2_3_1_1.vhd",
      "impl\/vhdl\/multihart_ip_sparsemux_9_2_5_1_1.vhd",
      "impl\/vhdl\/multihart_ip_sparsemux_9_2_6_1_1.vhd",
      "impl\/vhdl\/multihart_ip_sparsemux_9_2_7_1_1.vhd",
      "impl\/vhdl\/multihart_ip_sparsemux_9_2_15_1_1.vhd",
      "impl\/vhdl\/multihart_ip_sparsemux_9_2_20_1_1.vhd",
      "impl\/vhdl\/multihart_ip_sparsemux_9_2_32_1_1.vhd",
      "impl\/vhdl\/multihart_ip_sparsemux_9_3_2_1_1.vhd",
      "impl\/vhdl\/multihart_ip_sparsemux_9_3_32_1_1.vhd",
      "impl\/vhdl\/multihart_ip_sparsemux_13_3_32_1_1.vhd",
      "impl\/vhdl\/multihart_ip_sparsemux_13_5_32_1_1.vhd",
      "impl\/vhdl\/multihart_ip_sparsemux_15_6_1_1_1.vhd",
      "impl\/vhdl\/multihart_ip_sparsemux_17_7_32_1_1.vhd",
      "impl\/vhdl\/multihart_ip_sparsemux_65_5_1_1_1.vhd",
      "impl\/vhdl\/multihart_ip_sparsemux_65_5_32_1_1.vhd",
      "impl\/vhdl\/multihart_ip.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/multihart_ip_control_s_axi.v",
      "impl\/verilog\/multihart_ip_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/multihart_ip_gmem_m_axi.v",
      "impl\/verilog\/multihart_ip_multihart_ip_Pipeline_VITIS_LOOP_197_1.v",
      "impl\/verilog\/multihart_ip_sparsemux_7_2_1_1_1.v",
      "impl\/verilog\/multihart_ip_sparsemux_7_2_2_1_1.v",
      "impl\/verilog\/multihart_ip_sparsemux_7_2_5_1_1.v",
      "impl\/verilog\/multihart_ip_sparsemux_7_2_8_1_1.v",
      "impl\/verilog\/multihart_ip_sparsemux_9_2_1_1_1.v",
      "impl\/verilog\/multihart_ip_sparsemux_9_2_2_1_1.v",
      "impl\/verilog\/multihart_ip_sparsemux_9_2_3_1_1.v",
      "impl\/verilog\/multihart_ip_sparsemux_9_2_5_1_1.v",
      "impl\/verilog\/multihart_ip_sparsemux_9_2_6_1_1.v",
      "impl\/verilog\/multihart_ip_sparsemux_9_2_7_1_1.v",
      "impl\/verilog\/multihart_ip_sparsemux_9_2_15_1_1.v",
      "impl\/verilog\/multihart_ip_sparsemux_9_2_20_1_1.v",
      "impl\/verilog\/multihart_ip_sparsemux_9_2_32_1_1.v",
      "impl\/verilog\/multihart_ip_sparsemux_9_3_2_1_1.v",
      "impl\/verilog\/multihart_ip_sparsemux_9_3_32_1_1.v",
      "impl\/verilog\/multihart_ip_sparsemux_13_3_32_1_1.v",
      "impl\/verilog\/multihart_ip_sparsemux_13_5_32_1_1.v",
      "impl\/verilog\/multihart_ip_sparsemux_15_6_1_1_1.v",
      "impl\/verilog\/multihart_ip_sparsemux_17_7_32_1_1.v",
      "impl\/verilog\/multihart_ip_sparsemux_65_5_1_1_1.v",
      "impl\/verilog\/multihart_ip_sparsemux_65_5_32_1_1.v",
      "impl\/verilog\/multihart_ip.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/multihart_ip_v1_0\/data\/multihart_ip.mdd",
      "impl\/misc\/drivers\/multihart_ip_v1_0\/data\/multihart_ip.tcl",
      "impl\/misc\/drivers\/multihart_ip_v1_0\/data\/multihart_ip.yaml",
      "impl\/misc\/drivers\/multihart_ip_v1_0\/src\/CMakeLists.txt",
      "impl\/misc\/drivers\/multihart_ip_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/multihart_ip_v1_0\/src\/xmultihart_ip.c",
      "impl\/misc\/drivers\/multihart_ip_v1_0\/src\/xmultihart_ip.h",
      "impl\/misc\/drivers\/multihart_ip_v1_0\/src\/xmultihart_ip_hw.h",
      "impl\/misc\/drivers\/multihart_ip_v1_0\/src\/xmultihart_ip_linux.c",
      "impl\/misc\/drivers\/multihart_ip_v1_0\/src\/xmultihart_ip_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/multihart_ip.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "18",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "offsetMasterName": "m_axi_gmem",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "memories": {
        "start_pc": {
          "offset": "32",
          "range": "16"
        },
        "ip_code_ram": {
          "offset": "131072",
          "range": "131072"
        }
      },
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "1",
              "name": "RESERVED_2",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "9",
              "width": "1",
              "name": "INTERRUPT",
              "access": "R",
              "description": "Control signal Register for 'interrupt'."
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED_3",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "ip_num",
          "access": "W",
          "description": "Data signal of ip_num",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "ip_num",
              "access": "W",
              "description": "Bit 31 to 0 of ip_num"
            }]
        },
        {
          "offset": "0x18",
          "name": "running_hart_set",
          "access": "W",
          "description": "Data signal of running_hart_set",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "running_hart_set",
              "access": "W",
              "description": "Bit 31 to 0 of running_hart_set"
            }]
        },
        {
          "offset": "0x30",
          "name": "data_ram_1",
          "access": "W",
          "description": "Data signal of data_ram",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "data_ram",
              "access": "W",
              "description": "Bit 31 to 0 of data_ram"
            }]
        },
        {
          "offset": "0x34",
          "name": "data_ram_2",
          "access": "W",
          "description": "Data signal of data_ram",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "data_ram",
              "access": "W",
              "description": "Bit 63 to 32 of data_ram"
            }]
        },
        {
          "offset": "0x3c",
          "name": "nb_instruction",
          "access": "R",
          "description": "Data signal of nb_instruction",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "nb_instruction",
              "access": "R",
              "description": "Bit 31 to 0 of nb_instruction"
            }]
        },
        {
          "offset": "0x40",
          "name": "nb_instruction_ctrl",
          "access": "R",
          "description": "Control signal of nb_instruction",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "nb_instruction_ap_vld",
              "access": "R",
              "description": "Control signal nb_instruction_ap_vld"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x4c",
          "name": "nb_cycle",
          "access": "R",
          "description": "Data signal of nb_cycle",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "nb_cycle",
              "access": "R",
              "description": "Bit 31 to 0 of nb_cycle"
            }]
        },
        {
          "offset": "0x50",
          "name": "nb_cycle_ctrl",
          "access": "R",
          "description": "Control signal of nb_cycle",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "nb_cycle_ap_vld",
              "access": "R",
              "description": "Control signal nb_cycle_ap_vld"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "ip_num"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "24",
          "argName": "running_hart_set"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "32",
          "argName": "start_pc"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "131072",
          "argName": "ip_code_ram"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "48",
          "argName": "data_ram"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "60",
          "argName": "nb_instruction"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "76",
          "argName": "nb_cycle"
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control:m_axi_gmem",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "m_axi_gmem": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem_",
      "paramPrefix": "C_M_AXI_GMEM_",
      "offsetSlaveName": "s_axi_control",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_WRITE",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem_ARADDR",
        "m_axi_gmem_ARBURST",
        "m_axi_gmem_ARCACHE",
        "m_axi_gmem_ARID",
        "m_axi_gmem_ARLEN",
        "m_axi_gmem_ARLOCK",
        "m_axi_gmem_ARPROT",
        "m_axi_gmem_ARQOS",
        "m_axi_gmem_ARREADY",
        "m_axi_gmem_ARREGION",
        "m_axi_gmem_ARSIZE",
        "m_axi_gmem_ARUSER",
        "m_axi_gmem_ARVALID",
        "m_axi_gmem_AWADDR",
        "m_axi_gmem_AWBURST",
        "m_axi_gmem_AWCACHE",
        "m_axi_gmem_AWID",
        "m_axi_gmem_AWLEN",
        "m_axi_gmem_AWLOCK",
        "m_axi_gmem_AWPROT",
        "m_axi_gmem_AWQOS",
        "m_axi_gmem_AWREADY",
        "m_axi_gmem_AWREGION",
        "m_axi_gmem_AWSIZE",
        "m_axi_gmem_AWUSER",
        "m_axi_gmem_AWVALID",
        "m_axi_gmem_BID",
        "m_axi_gmem_BREADY",
        "m_axi_gmem_BRESP",
        "m_axi_gmem_BUSER",
        "m_axi_gmem_BVALID",
        "m_axi_gmem_RDATA",
        "m_axi_gmem_RID",
        "m_axi_gmem_RLAST",
        "m_axi_gmem_RREADY",
        "m_axi_gmem_RRESP",
        "m_axi_gmem_RUSER",
        "m_axi_gmem_RVALID",
        "m_axi_gmem_WDATA",
        "m_axi_gmem_WID",
        "m_axi_gmem_WLAST",
        "m_axi_gmem_WREADY",
        "m_axi_gmem_WSTRB",
        "m_axi_gmem_WUSER",
        "m_axi_gmem_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "channel_id": "0",
          "argName": "data_ram"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "data_ram"
        }
      ]
    },
    "ip_data_ram_PORTA": {
      "type": "bram",
      "busTypeName": "bram",
      "mode": "master",
      "direction": "inout",
      "dataWidth": "32",
      "addrWidth": "32",
      "portPrefix": "ip_data_ram_",
      "busParams": {
        "MASTER_TYPE": "BRAM_CTRL",
        "MEM_SIZE": "131072",
        "MEM_WIDTH": "32",
        "MEM_ADDRESS_MODE": "BYTE_ADDRESS",
        "READ_LATENCY": "1"
      },
      "portMap": {
        "ip_data_ram_Addr_A": "ADDR",
        "ip_data_ram_EN_A": "EN",
        "ip_data_ram_WEN_A": "WE",
        "ip_data_ram_Din_A": "DIN",
        "ip_data_ram_Dout_A": "DOUT",
        "ip_data_ram_Clk_A": "CLK",
        "ip_data_ram_Rst_A": "RST"
      },
      "ports": [
        "ip_data_ram_Addr_A",
        "ip_data_ram_Clk_A",
        "ip_data_ram_Din_A",
        "ip_data_ram_Dout_A",
        "ip_data_ram_EN_A",
        "ip_data_ram_Rst_A",
        "ip_data_ram_WEN_A"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "bram",
          "register_option": "0",
          "bram_storage": "666",
          "argName": "ip_data_ram"
        }]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "18"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "18"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_gmem_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "ip_data_ram_Addr_A": {
      "dir": "out",
      "width": "32"
    },
    "ip_data_ram_EN_A": {
      "dir": "out",
      "width": "1"
    },
    "ip_data_ram_WEN_A": {
      "dir": "out",
      "width": "4"
    },
    "ip_data_ram_Din_A": {
      "dir": "out",
      "width": "32"
    },
    "ip_data_ram_Dout_A": {
      "dir": "in",
      "width": "32"
    },
    "ip_data_ram_Clk_A": {
      "dir": "out",
      "width": "1"
    },
    "ip_data_ram_Rst_A": {
      "dir": "out",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "multihart_ip",
      "BindInstances": "has_exited_fu_245_p2 has_exited_12_fu_259_p2 has_exited_13_fu_273_p2 has_exited_14_fu_287_p2 reg_file_fu_313_p2 control_s_axi_U gmem_m_axi_U",
      "Instances": [{
          "ModuleName": "multihart_ip_Pipeline_VITIS_LOOP_197_1",
          "InstanceName": "grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199",
          "BindInstances": "nbi_3_fu_25993_p2 nbc_3_fu_25999_p2 and_ln69_fu_7076_p2 and_ln69_1_fu_7082_p2 and_ln69_2_fu_7088_p2 xor_ln55_fu_9234_p2 c_fu_9240_p2 xor_ln57_fu_9246_p2 c_24_fu_9252_p2 xor_ln60_fu_9258_p2 c_25_fu_9264_p2 xor_ln61_fu_9270_p2 c_26_fu_9276_p2 xor_ln78_fu_9282_p2 h01_fu_9288_p2 c01_fu_9298_p2 h23_fu_9304_p3 selected_hart_fu_9312_p3 or_ln83_fu_9320_p2 is_selected_fu_9326_p2 icmp_ln118_fu_9332_p2 icmp_ln118_1_fu_9338_p2 icmp_ln118_2_fu_9344_p2 sel_tmp3_fu_9350_p2 or_ln118_fu_9356_p2 or_ln118_1_fu_9362_p2 or_ln118_2_fu_9368_p2 f_state_fetch_pc_9_fu_14881_p3 and_ln118_fu_9374_p2 f_state_fetch_pc_10_fu_14888_p3 and_ln118_1_fu_9380_p2 f_state_fetch_pc_12_fu_14895_p3 and_ln118_2_fu_9386_p2 f_state_fetch_pc_11_fu_14902_p3 not_sel_tmp6_fu_14909_p2 f_state_is_full_7_fu_14914_p2 f_state_is_full_6_fu_14920_p2 f_state_is_full_5_fu_14925_p2 f_state_is_full_4_fu_14930_p2 icmp_ln122_fu_9392_p2 icmp_ln122_1_fu_9398_p2 icmp_ln122_2_fu_9404_p2 sel_tmp37_fu_9410_p2 or_ln122_fu_9416_p2 or_ln122_1_fu_9422_p2 or_ln122_2_fu_9428_p2 f_state_fetch_pc_14_fu_14935_p3 and_ln122_fu_9434_p2 f_state_fetch_pc_15_fu_14942_p3 and_ln122_1_fu_9440_p2 f_state_fetch_pc_16_fu_14949_p3 and_ln122_2_fu_9446_p2 f_state_fetch_pc_17_fu_14956_p3 not_sel_tmp40_fu_14963_p2 f_state_is_full_11_fu_14968_p2 f_state_is_full_10_fu_14974_p2 f_state_is_full_9_fu_14979_p2 f_state_is_full_8_fu_14984_p2 sparsemux_9_2_1_1_1_U12 xor_ln127_fu_9476_p2 or_ln127_fu_9482_p2 sparsemux_9_2_1_1_1_U13 p_ph_fu_9544_p6 and_ln127_fu_9518_p2 sel_tmp71_demorgan_fu_9524_p2 sel_tmp71_fu_9530_p2 sparsemux_7_2_1_1_1_U14 empty_45_fu_9564_p2 fetching_hart_fu_9570_p3 and_ln131_fu_9578_p2 or_ln131_fu_9584_p2 and_ln131_1_fu_9590_p2 instruction2_i_i14066876_idx_fu_14989_p3 sparsemux_9_2_15_1_1_U49 icmp_ln134_fu_15023_p2 icmp_ln134_1_fu_15029_p2 icmp_ln134_2_fu_15035_p2 sel_tmp92_fu_15041_p2 and_ln131_2_fu_15046_p2 or_ln131_1_fu_9596_p2 and_ln131_3_fu_15051_p2 or_ln131_2_fu_15056_p2 or_ln131_3_fu_15062_p2 or_ln131_4_fu_15068_p2 f_to_d_instruction_1_fu_23098_p8 xor_ln83_fu_15074_p2 and_ln131_4_fu_15079_p2 and_ln131_5_fu_15084_p2 or_ln131_5_fu_15089_p2 and_ln131_6_fu_15094_p2 f_to_d_instruction_1_fu_23098_p6 and_ln131_7_fu_15100_p2 f_to_d_instruction_1_fu_23098_p4 and_ln131_8_fu_15106_p2 f_to_d_instruction_1_fu_23098_p2 f_state_is_full_15_fu_15112_p2 not_sel_tmp116_fu_15118_p2 f_state_is_full_14_fu_15124_p2 not_sel_tmp129_fu_15130_p2 f_state_is_full_13_fu_15136_p2 not_sel_tmp142_fu_15142_p2 f_state_is_full_12_fu_15148_p2 icmp_ln134_3_fu_15154_p2 icmp_ln134_4_fu_15160_p2 icmp_ln134_5_fu_15166_p2 and_ln131_9_fu_15172_p2 and_ln131_10_fu_15178_p2 and_ln131_11_fu_15184_p2 sparsemux_9_3_2_1_1_U50 sparsemux_7_2_2_1_1_U51 sparsemux_9_2_15_1_1_U52 sparsemux_9_2_32_1_1_U90 xor_ln136_fu_9602_p2 c_27_fu_9608_p2 xor_ln138_fu_9614_p2 c_28_fu_9620_p2 xor_ln141_fu_9626_p2 c_29_fu_9632_p2 xor_ln142_fu_9638_p2 c_30_fu_9644_p2 h01_1_fu_9650_p2 c01_1_fu_9660_p2 h23_1_fu_9666_p3 selected_hart_1_fu_9674_p3 or_ln164_fu_9682_p2 is_selected_6_fu_9688_p2 icmp_ln198_fu_9694_p2 icmp_ln198_1_fu_9700_p2 icmp_ln198_2_fu_9706_p2 sel_tmp261_fu_9712_p2 or_ln198_fu_9718_p2 or_ln198_1_fu_9724_p2 or_ln198_2_fu_9730_p2 instruction_assign_fu_15396_p8 and_ln198_fu_9736_p2 instruction_assign_fu_15396_p6 and_ln198_1_fu_9742_p2 instruction_assign_fu_15396_p4 and_ln198_2_fu_9748_p2 instruction_assign_fu_15396_p2 tmp_8_fu_15644_p8 tmp_8_fu_15644_p6 tmp_8_fu_15644_p4 tmp_8_fu_15644_p2 not_sel_tmp264_fu_9754_p2 d_state_is_full_7_fu_9760_p2 d_state_is_full_6_fu_9766_p2 d_state_is_full_5_fu_9772_p2 d_state_is_full_4_fu_9778_p2 or_ln202_fu_9784_p2 decoding_hart_fu_9790_p3 sparsemux_9_2_1_1_1_U15 sparsemux_9_2_32_1_1_U53 d_i_is_lui_fu_15429_p2 d_i_is_jal_fu_15435_p2 d_i_is_jalr_fu_15441_p2 d_i_is_load_1_fu_15447_p2 d_i_is_store_fu_15453_p2 icmp_ln41_fu_15459_p2 or_ln101_fu_15525_p2 or_ln101_1_fu_15531_p2 icmp_ln50_fu_15537_p2 icmp_ln51_fu_15574_p2 or_ln51_fu_15580_p2 or_ln51_1_fu_15586_p2 or_ln51_2_fu_15592_p2 or_ln51_3_fu_15598_p2 icmp_ln54_fu_15604_p2 xor_ln51_fu_15610_p2 d_i_is_rs2_reg_fu_15616_p2 d_i_is_ret_fu_15622_p2 icmp_ln63_fu_15628_p2 d_i_is_r_type_fu_23121_p2 sparsemux_9_2_15_1_1_U54 d_to_f_relative_pc_1_ph_v_fu_23249_p3 d_to_f_relative_pc_1_ph_fu_23256_p2 icmp_ln228_fu_15667_p2 xor_ln229_fu_15673_p2 xor_ln228_fu_15679_p2 or_ln228_1_fu_15685_p2 or_ln228_fu_15691_p2 and_ln228_fu_15697_p2 sparsemux_65_5_1_1_1_U16 is_locked_1_fu_10161_p2 sparsemux_65_5_1_1_1_U17 is_locked_2_fu_10303_p2 wait_12_fu_10309_p2 xor_ln80_fu_10315_p2 and_ln80_fu_10321_p2 xor_ln81_fu_10327_p2 c_8_fu_10333_p2 sparsemux_65_5_1_1_1_U18 is_locked_1_1_fu_10475_p2 sparsemux_65_5_1_1_1_U19 is_locked_2_1_fu_10617_p2 wait_12_1_fu_10623_p2 xor_ln91_fu_10629_p2 and_ln91_fu_10635_p2 xor_ln92_fu_10641_p2 c_9_fu_10647_p2 sparsemux_65_5_1_1_1_U20 is_locked_1_2_fu_10789_p2 sparsemux_65_5_1_1_1_U21 is_locked_2_2_fu_10931_p2 wait_12_2_fu_10937_p2 sparsemux_65_5_1_1_1_U22 is_locked_1_3_fu_11079_p2 sparsemux_65_5_1_1_1_U23 is_locked_2_3_fu_11221_p2 wait_12_3_fu_11227_p2 or_ln111_fu_11233_p2 xor_ln111_fu_11239_p2 c_31_fu_11245_p2 xor_ln113_fu_11251_p2 and_ln113_fu_11257_p2 xor_ln114_fu_11263_p2 c_11_fu_11269_p2 or_ln167_fu_11275_p2 h01_2_fu_11281_p2 c01_2_fu_11291_p2 h23_2_fu_11297_p3 selected_hart_2_fu_11305_p3 or_ln172_fu_11313_p2 is_selected_7_fu_11319_p2 icmp_ln210_fu_11325_p2 i_state_d_i_is_r_type_5_fu_16075_p3 icmp_ln210_1_fu_7193_p2 i_state_d_i_is_r_type_6_fu_16082_p3 icmp_ln210_2_fu_7199_p2 i_state_d_i_is_r_type_11_fu_16089_p3 or_ln210_fu_11330_p2 or_ln210_1_fu_11334_p2 i_state_d_i_is_r_type_12_fu_16096_p3 i_state_d_i_is_lui_5_fu_16103_p3 i_state_d_i_is_lui_6_fu_16110_p3 i_state_d_i_is_lui_11_fu_16117_p3 i_state_d_i_is_lui_12_fu_16124_p3 i_state_d_i_is_jal_5_fu_16131_p3 i_state_d_i_is_jal_6_fu_16138_p3 i_state_d_i_is_jal_11_fu_16145_p3 i_state_d_i_is_jal_12_fu_16152_p3 i_state_d_i_is_branch_5_fu_16159_p3 i_state_d_i_is_branch_6_fu_16166_p3 i_state_d_i_is_branch_11_fu_16173_p3 i_state_d_i_is_branch_12_fu_16180_p3 i_state_d_i_is_load_5_fu_16187_p3 i_state_d_i_is_load_6_fu_16194_p3 i_state_d_i_is_load_11_fu_16201_p3 i_state_d_i_is_load_12_fu_16208_p3 i_state_d_i_is_rs1_reg_5_fu_11340_p3 i_state_d_i_is_rs1_reg_6_fu_11348_p3 i_state_d_i_is_rs1_reg_11_fu_11355_p3 i_state_d_i_is_rs1_reg_12_fu_11362_p3 i_state_d_i_type_5_fu_16215_p3 i_state_d_i_type_6_fu_16222_p3 i_state_d_i_type_11_fu_16229_p3 i_state_d_i_type_12_fu_16236_p3 i_state_d_i_rs2_5_fu_11370_p3 i_state_d_i_rs2_6_fu_11378_p3 i_state_d_i_rs2_11_fu_11385_p3 i_state_d_i_rs2_12_fu_11392_p3 i_state_d_i_func3_5_fu_16243_p3 i_state_d_i_func3_6_fu_16250_p3 i_state_d_i_func3_11_fu_16257_p3 i_state_d_i_func3_12_fu_16264_p3 i_state_fetch_pc_5_fu_16271_p3 i_state_fetch_pc_6_fu_16278_p3 i_state_fetch_pc_11_fu_16285_p3 i_state_fetch_pc_12_fu_16292_p3 not_sel_tmp330_fu_16299_p2 i_state_d_i_rd_5_fu_11400_p3 i_state_d_i_rd_6_fu_11408_p3 i_state_d_i_rd_11_fu_11415_p3 i_state_d_i_rd_12_fu_11422_p3 i_state_d_i_rs1_5_fu_11430_p3 i_state_d_i_rs1_6_fu_11438_p3 i_state_d_i_rs1_11_fu_11445_p3 i_state_d_i_rs1_12_fu_11452_p3 i_state_d_i_func7_5_fu_16304_p3 i_state_d_i_func7_6_fu_16311_p3 i_state_d_i_func7_11_fu_16318_p3 i_state_d_i_func7_12_fu_16325_p3 i_state_d_i_imm_5_fu_16332_p3 i_state_d_i_imm_6_fu_16339_p3 i_state_d_i_imm_11_fu_16346_p3 i_state_d_i_imm_12_fu_16353_p3 i_state_d_i_is_rs2_reg_5_fu_11460_p3 i_state_d_i_is_rs2_reg_6_fu_11468_p3 i_state_d_i_is_rs2_reg_11_fu_11475_p3 i_state_d_i_is_rs2_reg_12_fu_11482_p3 i_state_d_i_is_store_5_fu_16360_p3 i_state_d_i_is_store_6_fu_16367_p3 i_state_d_i_is_store_11_fu_16374_p3 i_state_d_i_is_store_12_fu_16381_p3 i_state_d_i_is_jalr_5_fu_16388_p3 i_state_d_i_is_jalr_6_fu_16395_p3 i_state_d_i_is_jalr_11_fu_16402_p3 i_state_d_i_is_jalr_12_fu_16409_p3 i_state_d_i_is_ret_5_fu_16416_p3 i_state_d_i_is_ret_6_fu_16423_p3 i_state_d_i_is_ret_11_fu_16430_p3 i_state_d_i_is_ret_12_fu_16437_p3 i_state_d_i_has_no_dest_5_fu_11490_p3 i_state_d_i_has_no_dest_6_fu_11498_p3 i_state_d_i_has_no_dest_11_fu_11505_p3 i_state_d_i_has_no_dest_12_fu_11512_p3 i_state_relative_pc_5_fu_23292_p3 i_state_relative_pc_6_fu_23299_p3 i_state_relative_pc_8_fu_23306_p3 i_state_relative_pc_7_fu_23313_p3 sparsemux_65_5_1_1_1_U24 sparsemux_65_5_1_1_1_U25 sparsemux_65_5_1_1_1_U26 sparsemux_65_5_1_1_1_U27 sparsemux_9_2_1_1_1_U28 is_locked_1_4_fu_12087_p2 sparsemux_65_5_1_1_1_U29 sparsemux_65_5_1_1_1_U30 sparsemux_65_5_1_1_1_U31 sparsemux_65_5_1_1_1_U32 sparsemux_9_2_1_1_1_U33 is_locked_2_4_fu_12660_p2 i_state_wait_12_4_fu_12666_p2 sel_tmp577_fu_12672_p2 or_ln34_fu_12678_p2 or_ln34_1_fu_12684_p2 i_state_wait_12_8_fu_12690_p3 and_ln34_fu_12698_p2 i_state_wait_12_7_fu_12703_p3 and_ln34_1_fu_12711_p2 i_state_wait_12_6_fu_12716_p3 and_ln34_2_fu_12724_p2 i_state_wait_12_5_fu_12730_p3 i_to_e_relative_pc_fu_23352_p8 i_to_e_relative_pc_fu_23352_p6 i_to_e_relative_pc_fu_23352_p4 i_to_e_relative_pc_fu_23352_p2 i_to_e_d_i_is_r_type_fu_17387_p8 i_to_e_d_i_is_r_type_fu_17387_p6 i_to_e_d_i_is_r_type_fu_17387_p4 i_to_e_d_i_is_r_type_fu_17387_p2 tmp_25_fu_12966_p8 tmp_25_fu_12966_p6 tmp_25_fu_12966_p4 tmp_25_fu_12966_p2 i_to_e_d_i_is_lui_fu_17363_p8 i_to_e_d_i_is_lui_fu_17363_p6 i_to_e_d_i_is_lui_fu_17363_p4 i_to_e_d_i_is_lui_fu_17363_p2 i_to_e_d_i_is_ret_fu_17339_p8 i_to_e_d_i_is_ret_fu_17339_p6 i_to_e_d_i_is_ret_fu_17339_p4 i_to_e_d_i_is_ret_fu_17339_p2 i_to_e_d_i_is_jal_fu_17315_p8 i_to_e_d_i_is_jal_fu_17315_p6 i_to_e_d_i_is_jal_fu_17315_p4 i_to_e_d_i_is_jal_fu_17315_p2 i_to_e_d_i_is_jalr_fu_17291_p8 i_to_e_d_i_is_jalr_fu_17291_p6 i_to_e_d_i_is_jalr_fu_17291_p4 i_to_e_d_i_is_jalr_fu_17291_p2 i_to_e_d_i_is_branch_fu_17267_p8 i_to_e_d_i_is_branch_fu_17267_p6 i_to_e_d_i_is_branch_fu_17267_p4 i_to_e_d_i_is_branch_fu_17267_p2 i_to_e_d_i_is_store_fu_17243_p8 i_to_e_d_i_is_store_fu_17243_p6 i_to_e_d_i_is_store_fu_17243_p4 i_to_e_d_i_is_store_fu_17243_p2 i_to_e_d_i_is_load_fu_17219_p8 i_to_e_d_i_is_load_fu_17219_p6 i_to_e_d_i_is_load_fu_17219_p4 i_to_e_d_i_is_load_fu_17219_p2 i_state_d_i_is_rs2_reg_10_fu_12770_p3 i_state_d_i_is_rs2_reg_9_fu_12778_p3 i_state_d_i_is_rs2_reg_8_fu_12786_p3 i_state_d_i_is_rs2_reg_7_fu_12794_p3 i_state_d_i_is_rs1_reg_10_fu_12802_p3 i_state_d_i_is_rs1_reg_9_fu_12810_p3 i_state_d_i_is_rs1_reg_8_fu_12818_p3 i_state_d_i_is_rs1_reg_7_fu_12826_p3 i_to_e_d_i_imm_fu_17195_p8 i_to_e_d_i_imm_fu_17195_p6 i_to_e_d_i_imm_fu_17195_p4 i_to_e_d_i_imm_fu_17195_p2 i_to_e_d_i_type_fu_17171_p8 i_to_e_d_i_type_fu_17171_p6 i_to_e_d_i_type_fu_17171_p4 i_to_e_d_i_type_fu_17171_p2 i_to_e_d_i_func7_fu_17147_p8 i_to_e_d_i_func7_fu_17147_p6 i_to_e_d_i_func7_fu_17147_p4 i_to_e_d_i_func7_fu_17147_p2 i_state_d_i_rs2_10_fu_12834_p3 i_state_d_i_rs2_9_fu_12842_p3 i_state_d_i_rs2_8_fu_12850_p3 i_state_d_i_rs2_7_fu_12858_p3 i_state_d_i_rs1_10_fu_12866_p3 i_state_d_i_rs1_9_fu_12874_p3 i_state_d_i_rs1_8_fu_12882_p3 i_state_d_i_rs1_7_fu_12890_p3 i_to_e_d_i_func3_fu_17123_p8 i_to_e_d_i_func3_fu_17123_p6 i_to_e_d_i_func3_fu_17123_p4 i_to_e_d_i_func3_fu_17123_p2 i_state_d_i_rd_10_fu_12898_p3 i_state_d_i_rd_9_fu_12906_p3 i_state_d_i_rd_8_fu_12914_p3 i_state_d_i_rd_7_fu_12922_p3 i_to_e_fetch_pc_fu_17099_p8 i_to_e_fetch_pc_fu_17099_p6 i_to_e_fetch_pc_fu_17099_p4 i_to_e_fetch_pc_fu_17099_p2 i_state_is_full_3_119211945198120372105219322932413254526972861304532413457368539334193447347655077_fu_16860_p2 i_state_is_full_7_fu_16866_p2 i_state_is_full_6_fu_16872_p2 i_state_is_full_5_fu_16877_p2 i_state_is_full_4_fu_16882_p2 or_ln214_fu_12930_p2 sparsemux_9_2_1_1_1_U34 issuing_hart_fu_12959_p3 sparsemux_9_2_1_1_1_U55 xor_ln221_fu_16906_p2 sparsemux_9_2_1_1_1_U56 sparsemux_9_2_1_1_1_U35 xor_ln221_1_fu_12989_p2 or_ln215_fu_12995_p2 and_ln215_fu_16931_p2 cmp_i_i4606944_fu_16935_p3 empty_47_fu_16942_p3 conv_i33_i4586942_fu_16949_p3 or_ln215_1_fu_13001_p2 xor_ln215_fu_13007_p2 and_ln215_1_fu_13013_p2 and_ln216_fu_16955_p2 cmp_i_i4606943_fu_16960_p3 conv_i33_i4586941_fu_16967_p3 sparsemux_9_2_5_1_1_U57 i_hart_1_fu_17530_p2 i_destination_1_fu_17550_p2 sparsemux_9_2_5_1_1_U58 icmp_ln226_fu_17029_p2 icmp_ln226_1_fu_17035_p2 icmp_ln226_2_fu_17041_p2 or_ln226_fu_17047_p2 or_ln226_1_fu_17053_p2 sparsemux_9_2_5_1_1_U59 sparsemux_9_2_5_1_1_U60 sparsemux_65_5_32_1_1_U97 sparsemux_65_5_32_1_1_U98 sparsemux_65_5_32_1_1_U99 sparsemux_65_5_32_1_1_U100 sparsemux_9_2_32_1_1_U101 sparsemux_65_5_32_1_1_U102 sparsemux_65_5_32_1_1_U103 sparsemux_65_5_32_1_1_U104 sparsemux_65_5_32_1_1_U105 sparsemux_9_2_32_1_1_U106 sparsemux_9_2_15_1_1_U61 sparsemux_9_2_3_1_1_U62 sparsemux_9_2_7_1_1_U63 sparsemux_9_2_3_1_1_U64 sparsemux_9_2_20_1_1_U65 sparsemux_9_2_1_1_1_U66 sparsemux_9_2_1_1_1_U67 sparsemux_9_2_1_1_1_U68 sparsemux_9_2_1_1_1_U69 sparsemux_9_2_1_1_1_U70 sparsemux_9_2_1_1_1_U71 sparsemux_9_2_1_1_1_U72 sparsemux_9_2_1_1_1_U73 sparsemux_9_2_15_1_1_U91 xor_ln216_fu_17411_p2 and_ln216_1_fu_17417_p2 or_ln216_fu_17422_p2 not_sel_tmp725_fu_17428_p2 i_state_is_full_11_fu_17434_p2 i_state_is_full_15_fu_17440_p2 i_state_is_full_10_demorgan_fu_17446_p2 i_state_is_full_10_fu_17452_p2 i_state_is_full_14_fu_17458_p2 i_state_is_full_9_demorgan_fu_17464_p2 i_state_is_full_9_fu_17470_p2 i_state_is_full_13_fu_17476_p2 i_state_is_full_8_demorgan_fu_17482_p2 i_state_is_full_8_fu_17488_p2 i_state_is_full_12_fu_17494_p2 sel_tmp763_fu_17500_p2 and_ln215_2_fu_17505_p2 or_ln216_1_fu_17510_p2 and_ln216_2_fu_17516_p2 sparsemux_7_2_2_1_1_U74 sparsemux_7_2_5_1_1_U75 empty_48_fu_17570_p2 i_to_e_hart_1_fu_17576_p3 i_to_e_fetch_pc_1_fu_17583_p3 i_to_e_d_i_rd_1_fu_17590_p3 i_to_e_d_i_func3_1_fu_17598_p3 i_to_e_d_i_rs2_1_fu_17605_p3 i_to_e_d_i_func7_1_fu_17613_p3 i_to_e_d_i_type_1_fu_17621_p3 i_to_e_d_i_imm_1_fu_17628_p3 i_to_e_d_i_is_load_1_fu_17635_p3 i_to_e_d_i_is_store_1_fu_17642_p3 i_to_e_d_i_is_branch_1_fu_17649_p3 i_to_e_d_i_is_jalr_1_fu_17657_p3 i_to_e_d_i_is_jal_1_fu_17664_p3 i_to_e_d_i_is_ret_1_fu_17672_p3 i_to_e_d_i_is_lui_1_fu_17680_p3 i_to_e_d_i_has_no_dest_1_fu_17688_p3 i_to_e_d_i_is_r_type_1_fu_17696_p3 i_to_e_relative_pc_1_fu_23375_p3 i_to_e_rv1_1_fu_25446_p3 i_to_e_rv2_1_fu_25452_p3 xor_ln115_fu_7205_p2 c_32_fu_13019_p2 xor_ln117_fu_13024_p2 c_33_fu_13029_p2 xor_ln120_fu_13035_p2 c_34_fu_13040_p2 xor_ln121_fu_13046_p2 c_35_fu_13051_p2 h01_3_fu_13057_p2 c01_3_fu_13066_p2 h23_3_fu_13072_p3 selected_hart_3_fu_13080_p3 or_ln143_fu_13088_p2 is_selected_8_fu_13094_p2 icmp_ln187_fu_13100_p2 icmp_ln187_1_fu_13106_p2 icmp_ln187_2_fu_13112_p2 sel_tmp993_fu_13118_p2 or_ln187_fu_13124_p2 or_ln187_1_fu_13130_p2 or_ln187_2_fu_13136_p2 tmp_38_fu_23761_p8 and_ln187_fu_13142_p2 tmp_38_fu_23761_p2 and_ln187_1_fu_13148_p2 tmp_38_fu_23761_p4 and_ln187_2_fu_13154_p2 tmp_38_fu_23761_p6 rv2_fu_23438_p8 rv2_fu_23438_p6 rv2_fu_23438_p4 rv2_fu_23438_p2 rv1_assign_fu_18000_p8 rv1_assign_fu_18000_p6 rv1_assign_fu_18000_p4 rv1_assign_fu_18000_p2 e_state_d_i_is_r_type_5_fu_17732_p3 e_state_d_i_is_r_type_6_fu_17739_p3 e_state_d_i_is_r_type_8_fu_17746_p3 e_state_d_i_is_r_type_7_fu_17753_p3 e_to_m_has_no_dest_fu_18387_p8 e_to_m_has_no_dest_fu_18387_p6 e_to_m_has_no_dest_fu_18387_p4 e_to_m_has_no_dest_fu_18387_p2 e_state_d_i_is_lui_5_fu_17788_p3 e_state_d_i_is_lui_6_fu_17795_p3 e_state_d_i_is_lui_8_fu_17802_p3 e_state_d_i_is_lui_7_fu_17809_p3 e_to_m_is_ret_fu_18315_p8 e_to_m_is_ret_fu_18315_p6 e_to_m_is_ret_fu_18315_p4 e_to_m_is_ret_fu_18315_p2 tmp_39_fu_18414_p8 tmp_39_fu_18414_p6 tmp_39_fu_18414_p4 tmp_39_fu_18414_p2 e_state_d_i_is_jalr_5_fu_13160_p3 e_state_d_i_is_jalr_6_fu_13168_p3 e_state_d_i_is_jalr_8_fu_13176_p3 e_state_d_i_is_jalr_7_fu_13184_p3 tmp_37_fu_18286_p8 tmp_37_fu_18286_p6 tmp_37_fu_18286_p4 tmp_37_fu_18286_p2 e_to_m_is_store_fu_13636_p8 e_to_m_is_store_fu_13636_p6 e_to_m_is_store_fu_13636_p4 e_to_m_is_store_fu_13636_p2 e_state_d_i_is_load_5_fu_13224_p3 e_state_d_i_is_load_6_fu_13232_p3 e_state_d_i_is_load_8_fu_13240_p3 e_state_d_i_is_load_7_fu_13248_p3 e_state_d_i_imm_5_fu_13256_p3 e_state_d_i_imm_6_fu_13264_p3 e_state_d_i_imm_8_fu_13272_p3 e_state_d_i_imm_7_fu_13280_p3 e_state_d_i_type_5_fu_13288_p3 e_state_d_i_type_6_fu_13296_p3 e_state_d_i_type_8_fu_13304_p3 e_state_d_i_type_7_fu_13312_p3 e_state_d_i_func7_5_fu_17900_p3 e_state_d_i_func7_6_fu_17911_p3 e_state_d_i_func7_8_fu_17922_p3 e_state_d_i_func7_7_fu_17933_p3 e_state_d_i_rs2_5_fu_17944_p3 e_state_d_i_rs2_6_fu_17951_p3 e_state_d_i_rs2_8_fu_17958_p3 e_state_d_i_rs2_7_fu_17965_p3 func3_fu_13472_p8 func3_fu_13472_p6 func3_fu_13472_p4 func3_fu_13472_p2 e_to_m_rd_fu_18364_p8 e_to_m_rd_fu_18364_p6 e_to_m_rd_fu_18364_p4 e_to_m_rd_fu_18364_p2 pc_fu_13520_p8 pc_fu_13520_p6 pc_fu_13520_p4 pc_fu_13520_p2 not_sel_tmp996_fu_13384_p2 e_state_is_full_7_fu_13390_p2 e_state_is_full_6_fu_13396_p2 e_state_is_full_5_fu_13402_p2 e_state_is_full_4_fu_13408_p2 executing_hart_fu_13414_p3 sparsemux_9_2_1_1_1_U36 icmp_ln196_fu_13442_p2 icmp_ln196_1_fu_13448_p2 icmp_ln196_2_fu_13454_p2 or_ln196_fu_13460_p2 or_ln196_1_fu_13466_p2 sparsemux_9_2_32_1_1_U76 sparsemux_9_2_32_1_1_U92 sparsemux_9_2_3_1_1_U37 icmp_ln24_fu_23461_p2 result_24_fu_23560_p14 result_24_fu_23560_p10 result_24_fu_23560_p8 result_24_fu_23560_p6 icmp_ln18_fu_23487_p2 result_24_fu_23560_p4 result_24_fu_23560_p2 icmp_ln8_fu_23503_p2 icmp_ln8_1_fu_23508_p2 icmp_ln8_2_fu_23513_p2 icmp_ln8_3_fu_23518_p2 icmp_ln8_4_fu_23523_p2 icmp_ln8_5_fu_23528_p2 icmp_ln8_6_fu_23533_p2 or_ln8_fu_23538_p2 sparsemux_15_6_1_1_1_U93 sparsemux_9_2_5_1_1_U77 sparsemux_9_2_6_1_1_U78 sparsemux_9_2_20_1_1_U38 sparsemux_9_2_1_1_1_U79 shift_2_fu_23600_p3 rv2_2_fu_23606_p3 result_25_fu_23711_p16 and_ln45_fu_23617_p2 result_2_fu_23621_p2 result_3_fu_23626_p2 result_25_fu_23711_p14 result_25_fu_23711_p12 result_6_fu_23648_p2 result_7_fu_23657_p2 result_25_fu_23711_p6 result_9_fu_23671_p2 result_10_fu_23676_p2 result_25_fu_23711_p4 result_25_fu_23711_p2 sparsemux_17_7_32_1_1_U94 sparsemux_9_2_15_1_1_U39 sparsemux_9_2_3_1_1_U40 sparsemux_9_2_1_1_1_U41 sparsemux_9_2_1_1_1_U42 sparsemux_9_2_1_1_1_U80 npc4_fu_18142_p2 result_15_fu_18152_p2 result_16_fu_18162_p2 result_26_fu_18233_p4 result_26_fu_18233_p10 icmp_ln78_fu_18183_p2 icmp_ln78_1_fu_18188_p2 icmp_ln78_2_fu_18193_p2 icmp_ln78_3_fu_18198_p2 sel_tmp1365_fu_18203_p2 sel_tmp1367_fu_18208_p2 sel_tmp1368_fu_18213_p2 sparsemux_13_5_32_1_1_U81 j_b_target_pc_fu_13626_p2 add_ln121_fu_18265_p2 next_pc_fu_18280_p3 sparsemux_9_2_1_1_1_U82 and_ln64_fu_23751_p2 or_ln64_fu_23756_p2 sparsemux_9_2_15_1_1_U95 e_to_f_target_pc_fu_23784_p3 or_ln68_fu_18309_p2 sparsemux_9_2_1_1_1_U83 icmp_ln71_fu_18338_p2 xor_ln70_fu_18344_p2 or_ln70_fu_18350_p2 empty_49_fu_18356_p3 sparsemux_9_2_5_1_1_U84 sparsemux_9_2_1_1_1_U85 sparsemux_9_2_1_1_1_U43 sparsemux_9_2_1_1_1_U86 or_ln98_fu_18437_p2 or_ln98_1_fu_18442_p2 e_to_m_value_s_fu_23808_p8 xor_ln191_fu_13660_p2 and_ln191_fu_13666_p2 xor_ln192_fu_13672_p2 and_ln192_fu_13678_p2 or_ln192_fu_13684_p2 not_sel_tmp1377_fu_13690_p2 e_state_is_full_11_fu_13696_p2 e_state_is_full_15_fu_13702_p2 e_state_is_full_10_demorgan_fu_13708_p2 e_state_is_full_10_fu_13714_p2 e_state_is_full_14_fu_13720_p2 e_state_is_full_9_demorgan_fu_13726_p2 e_state_is_full_9_fu_13732_p2 e_state_is_full_13_fu_13738_p2 e_state_is_full_8_demorgan_fu_13744_p2 e_state_is_full_8_fu_13750_p2 e_state_is_full_12_fu_13756_p2 and_ln143_fu_13762_p2 and_ln192_1_fu_13768_p2 or_ln192_1_fu_13774_p2 and_ln192_2_fu_18448_p2 and_ln192_3_fu_18453_p2 and_ln192_4_fu_18458_p2 sparsemux_9_3_32_1_1_U96 e_to_m_address_1_fu_18464_p3 sparsemux_7_2_1_1_1_U87 e_to_m_func3_1_fu_13780_p3 e_to_m_is_store_1_fu_13787_p3 e_to_m_is_load_1_fu_13794_p3 e_to_m_has_no_dest_1_fu_18497_p3 e_to_m_rd_1_fu_18503_p3 e_to_m_hart_1_fu_13801_p3 e_to_f_target_pc_2_fu_23830_p3 e_to_f_hart_fu_13808_p3 e_to_f_is_valid_fu_18509_p2 h01_5_fu_7211_p2 c_36_fu_7217_p2 xor_ln93_fu_7223_p2 c_37_fu_7229_p2 xor_ln96_fu_7235_p2 c_38_fu_7241_p2 xor_ln97_fu_7247_p2 c_39_fu_7253_p2 h01_4_fu_7259_p2 c01_4_fu_7269_p2 h23_4_fu_7275_p3 selected_hart_4_fu_7283_p3 or_ln119_fu_7291_p2 is_selected_4_fu_7297_p2 sparsemux_9_2_1_1_1_U1 xor_ln154_fu_7331_p2 xor_ln40_fu_7371_p2 m_state_is_local_ip_4_fu_7377_p2 icmp_ln158_fu_7383_p2 icmp_ln158_1_fu_7389_p2 icmp_ln158_2_fu_7395_p2 sel_tmp1500_fu_7401_p2 or_ln158_fu_7407_p2 or_ln158_1_fu_7413_p2 or_ln158_2_fu_7419_p2 m_state_accessed_ip_8_fu_7425_p3 and_ln158_fu_7433_p2 m_state_accessed_ip_7_fu_7439_p3 and_ln158_1_fu_7447_p2 m_state_accessed_ip_6_fu_7453_p3 and_ln158_2_fu_7461_p2 m_state_accessed_ip_5_fu_7467_p3 m_state_accessed_h_8_fu_7475_p3 m_state_accessed_h_7_fu_7483_p3 m_state_accessed_h_6_fu_7491_p3 m_state_accessed_h_5_fu_7499_p3 m_state_is_local_ip_8_fu_7507_p3 m_state_is_local_ip_7_fu_7515_p3 m_state_is_local_ip_6_fu_7523_p3 m_state_is_local_ip_5_fu_7531_p3 m_to_w_result_1_fu_18948_p8 m_to_w_result_1_fu_18948_p6 m_to_w_result_1_fu_18948_p4 m_to_w_result_1_fu_18948_p2 rv2_assign_fu_26861_p8 rv2_assign_fu_26861_p6 rv2_assign_fu_26861_p4 rv2_assign_fu_26861_p2 m_state_address_5_fu_7539_p3 m_state_address_6_fu_7551_p3 m_state_address_8_fu_7563_p3 m_state_address_7_fu_7575_p3 m_to_w_is_ret_1_fu_18925_p8 m_to_w_is_ret_1_fu_18925_p6 m_to_w_is_ret_1_fu_18925_p4 m_to_w_is_ret_1_fu_18925_p2 msize_fu_7933_p8 msize_fu_7933_p6 msize_fu_7933_p4 msize_fu_7933_p2 m_state_is_store_5_fu_7619_p3 m_state_is_store_6_fu_7627_p3 m_state_is_store_8_fu_7635_p3 m_state_is_store_7_fu_7643_p3 m_to_w_is_load_1_fu_7855_p8 m_to_w_is_load_1_fu_7855_p6 m_to_w_is_load_1_fu_7855_p4 m_to_w_is_load_1_fu_7855_p2 m_to_w_has_no_dest_1_fu_14176_p8 m_to_w_has_no_dest_1_fu_14176_p6 m_to_w_has_no_dest_1_fu_14176_p4 m_to_w_has_no_dest_1_fu_14176_p2 m_to_w_rd_1_fu_14153_p8 m_to_w_rd_1_fu_14153_p6 m_to_w_rd_1_fu_14153_p4 m_to_w_rd_1_fu_14153_p2 not_sel_tmp1503_fu_13872_p2 m_state_is_full_7_fu_13877_p2 m_state_is_full_6_fu_13882_p2 m_state_is_full_5_fu_13886_p2 m_state_is_full_4_fu_13890_p2 empty_50_fu_7683_p2 m_to_w_is_valid_1_fu_7689_p2 accessing_hart_fu_7695_p3 icmp_ln166_fu_14084_p2 icmp_ln166_1_fu_14089_p2 icmp_ln166_2_fu_14094_p2 or_ln166_fu_14099_p2 or_ln166_1_fu_14105_p2 m_state_is_full_11_fu_14111_p2 not_sel_tmp1723_fu_14117_p2 m_state_is_full_10_fu_14123_p2 not_sel_tmp1722_fu_14129_p2 m_state_is_full_9_fu_14135_p2 not_sel_tmp1721_fu_14141_p2 m_state_is_full_8_fu_14147_p2 sparsemux_9_2_1_1_1_U2 sparsemux_9_2_2_1_1_U3 sparsemux_9_2_1_1_1_U4 sparsemux_9_2_1_1_1_U5 sparsemux_9_2_1_1_1_U6 sparsemux_9_2_15_1_1_U7 sparsemux_9_2_3_1_1_U8 sparsemux_9_2_32_1_1_U108 add_ln104_fu_7987_p2 shl_ln108_fu_8001_p2 shl_ln108_2_fu_26920_p2 shl_ln102_fu_8039_p2 shl_ln102_2_fu_26937_p2 add_ln91_fu_8059_p2 shl_ln95_fu_8073_p2 shl_ln95_2_fu_26971_p2 shl_ln89_fu_8103_p2 shl_ln89_2_fu_26988_p2 sparsemux_7_2_8_1_1_U109 h_fu_27162_p3 sparsemux_13_3_32_1_1_U110 sparsemux_9_2_5_1_1_U44 sparsemux_9_2_1_1_1_U45 sparsemux_9_2_1_1_1_U88 sparsemux_9_2_32_1_1_U111 sparsemux_9_2_32_1_1_U89 c01_5_fu_8218_p2 h23_5_fu_8224_p3 selected_hart_5_fu_8232_p3 or_ln88_fu_8240_p2 is_selected_5_fu_8246_p2 icmp_ln127_fu_8252_p2 icmp_ln127_1_fu_8258_p2 icmp_ln127_2_fu_8264_p2 sel_tmp1736_fu_8270_p2 or_ln127_1_fu_8276_p2 or_ln127_2_fu_8282_p2 or_ln127_3_fu_8288_p2 w_state_result_5_fu_14259_p3 and_ln127_1_fu_8294_p2 w_state_result_6_fu_14266_p3 and_ln127_2_fu_8300_p2 w_state_result_8_fu_14273_p3 and_ln127_3_fu_8306_p2 w_state_result_7_fu_14280_p3 w_state_value_5_fu_26084_p3 w_state_value_6_fu_26091_p3 w_state_value_8_fu_26098_p3 w_state_value_7_fu_26105_p3 w_state_is_ret_5_fu_14287_p3 w_state_is_ret_6_fu_14294_p3 w_state_is_ret_8_fu_14301_p3 w_state_is_ret_7_fu_14308_p3 w_state_is_load_5_fu_8312_p3 w_state_is_load_6_fu_8320_p3 w_state_is_load_8_fu_8328_p3 w_state_is_load_7_fu_8336_p3 w_state_has_no_dest_5_fu_8344_p3 w_state_has_no_dest_6_fu_8352_p3 w_state_has_no_dest_8_fu_8360_p3 w_state_has_no_dest_7_fu_8368_p3 w_state_rd_5_fu_8376_p3 w_state_rd_6_fu_8384_p3 w_state_rd_8_fu_8392_p3 w_state_rd_7_fu_8400_p3 not_sel_tmp1739_fu_8408_p2 w_state_is_full_6_fu_8414_p2 w_state_is_full_5_fu_8420_p2 w_state_is_full_4_fu_8426_p2 w_state_is_full_fu_8432_p2 is_writing_fu_8438_p2 writing_hart_fu_8444_p3 sparsemux_9_2_1_1_1_U9 xor_ln136_1_fu_18981_p2 is_unlock_fu_18986_p2 sparsemux_9_2_5_1_1_U10 w_destination_1_fu_14315_p3 w_hart_1_fu_14321_p3 icmp_ln141_fu_8560_p2 icmp_ln141_1_fu_8566_p2 icmp_ln141_2_fu_8572_p2 or_ln141_fu_8578_p2 or_ln141_1_fu_8584_p2 w_state_is_full_10_fu_8590_p2 not_sel_tmp1856_fu_8596_p2 w_state_is_full_9_fu_8602_p2 not_sel_tmp1855_fu_8608_p2 w_state_is_full_8_fu_8614_p2 not_sel_tmp1854_fu_8620_p2 w_state_is_full_7_fu_8626_p2 sparsemux_9_2_1_1_1_U11 sparsemux_9_2_32_1_1_U46 sparsemux_9_2_32_1_1_U107 sparsemux_9_2_1_1_1_U47 sparsemux_9_2_32_1_1_U48 icmp_ln52_fu_14432_p2 xor_ln91_2_fu_18991_p2 or_ln91_fu_18996_p2 and_ln91_2_fu_19001_p2 xor_ln93_1_fu_19007_p2 and_ln93_fu_19013_p2 and_ln95_fu_19019_p2 icmp_ln95_fu_19025_p2 icmp_ln95_1_fu_19030_p2 or_ln95_fu_19035_p2"
        }]
    },
    "Info": {
      "multihart_ip_Pipeline_VITIS_LOOP_197_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "multihart_ip": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "multihart_ip_Pipeline_VITIS_LOOP_197_1": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "20.068"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_197_1",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "2",
            "PipelineDepth": "14"
          }],
        "Area": {
          "FF": "10817",
          "AVAIL_FF": "106400",
          "UTIL_FF": "10",
          "LUT": "18849",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "35",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "multihart_ip": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "20.068"
        },
        "Area": {
          "BRAM_18K": "68",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "24",
          "FF": "12266",
          "AVAIL_FF": "106400",
          "UTIL_FF": "11",
          "LUT": "20290",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "38",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2024-10-09 17:55:08 CEST",
    "ToolName": "vitis_hls",
    "ToolVersion": "2024.1"
  }
}
