--------------------------------------------------------------------------------
Release 10.1.03 Trace  (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

/afs/csail.mit.edu/proj/redsocs/Xilinx10.1/ISE/bin/lin64/unwrapped/trce -ise
/afs/athena.mit.edu/user/a/d/adhikara/Documents/6.111things/6.111 project/bobateam/sound_module/sound_module.ise
-intstyle ise -v 3 -s 4 -xml lab5 lab5.ncd -o lab5.twr lab5.pcf -ucf labkit.ucf

Design file:              lab5.ncd
Physical constraint file: lab5.pcf
Device,package,speed:     xc2v6000,bf957,-4 (PRODUCTION 1.121 2008-07-25, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock ac97_bit_clock
-------------+------------+------------+--------------------+--------+
             |  Setup to  |  Hold to   |                    | Clock  |
Source       | clk (edge) | clk (edge) |Internal Clock(s)   | Phase  |
-------------+------------+------------+--------------------+--------+
ac97_sdata_in|   -0.950(F)|    1.499(F)|analyzer1_clock_OBUF|   0.000|
-------------+------------+------------+--------------------+--------+

Setup/Hold to clock clock_27mhz
--------------+------------+------------+------------------+--------+
              |  Setup to  |  Hold to   |                  | Clock  |
Source        | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
--------------+------------+------------+------------------+--------+
button_enter  |    0.963(R)|   -0.691(R)|clock_27mhz_IBUFG |   0.000|
flash_data<0> |    4.004(R)|    0.411(R)|clock_27mhz_IBUFG |   0.000|
flash_data<1> |    4.330(R)|    0.132(R)|clock_27mhz_IBUFG |   0.000|
flash_data<2> |    3.230(R)|    0.918(R)|clock_27mhz_IBUFG |   0.000|
flash_data<3> |    3.257(R)|    0.804(R)|clock_27mhz_IBUFG |   0.000|
flash_data<4> |    4.078(R)|    0.098(R)|clock_27mhz_IBUFG |   0.000|
flash_data<5> |    3.992(R)|    0.463(R)|clock_27mhz_IBUFG |   0.000|
flash_data<6> |    5.003(R)|   -0.443(R)|clock_27mhz_IBUFG |   0.000|
flash_data<7> |    5.087(R)|   -0.567(R)|clock_27mhz_IBUFG |   0.000|
flash_data<8> |   -0.152(R)|    0.424(R)|clock_27mhz_IBUFG |   0.000|
flash_data<9> |    0.785(R)|   -0.513(R)|clock_27mhz_IBUFG |   0.000|
flash_data<10>|   -0.804(R)|    1.076(R)|clock_27mhz_IBUFG |   0.000|
flash_data<11>|   -0.548(R)|    0.820(R)|clock_27mhz_IBUFG |   0.000|
flash_data<12>|   -0.293(R)|    0.565(R)|clock_27mhz_IBUFG |   0.000|
flash_data<13>|    0.106(R)|    0.166(R)|clock_27mhz_IBUFG |   0.000|
flash_data<14>|   -0.257(R)|    0.529(R)|clock_27mhz_IBUFG |   0.000|
flash_data<15>|    0.267(R)|    0.005(R)|clock_27mhz_IBUFG |   0.000|
flash_sts     |    2.062(R)|   -0.373(R)|clock_27mhz_IBUFG |   0.000|
switch<5>     |    2.946(R)|   -0.306(R)|clock_27mhz_IBUFG |   0.000|
switch<6>     |    4.221(R)|   -0.682(R)|clock_27mhz_IBUFG |   0.000|
switch<7>     |    2.360(R)|   -1.276(R)|clock_27mhz_IBUFG |   0.000|
user1<24>     |    1.618(R)|   -1.346(R)|clock_27mhz_IBUFG |   0.000|
user1<25>     |    1.304(R)|   -1.032(R)|clock_27mhz_IBUFG |   0.000|
user1<26>     |    1.249(R)|   -0.977(R)|clock_27mhz_IBUFG |   0.000|
user1<27>     |    0.991(R)|   -0.719(R)|clock_27mhz_IBUFG |   0.000|
user1<28>     |    1.490(R)|   -1.218(R)|clock_27mhz_IBUFG |   0.000|
user1<29>     |    1.124(R)|   -0.852(R)|clock_27mhz_IBUFG |   0.000|
user1<30>     |    0.238(R)|    0.034(R)|clock_27mhz_IBUFG |   0.000|
user1<31>     |    1.113(R)|   -0.841(R)|clock_27mhz_IBUFG |   0.000|
--------------+------------+------------+------------------+--------+

Clock ac97_bit_clock to Pad
------------------+------------+--------------------+--------+
                  | clk (edge) |                    | Clock  |
Destination       |   to PAD   |Internal Clock(s)   | Phase  |
------------------+------------+--------------------+--------+
ac97_sdata_out    |   13.623(R)|analyzer1_clock_OBUF|   0.000|
ac97_synch        |   13.578(R)|analyzer1_clock_OBUF|   0.000|
analyzer1_data<1> |   19.299(R)|analyzer1_clock_OBUF|   0.000|
analyzer1_data<3> |   19.055(R)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<8> |   15.334(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<9> |   16.185(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<10>|   14.723(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<11>|   14.463(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<12>|   14.441(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<13>|   15.680(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<14>|   15.018(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<15>|   15.685(F)|analyzer1_clock_OBUF|   0.000|
------------------+------------+--------------------+--------+

Clock clock_27mhz to Pad
-----------------+------------+------------------+--------+
                 | clk (edge) |                  | Clock  |
Destination      |   to PAD   |Internal Clock(s) | Phase  |
-----------------+------------+------------------+--------+
analyzer1_data<0>|   13.403(R)|clock_27mhz_IBUFG |   0.000|
analyzer3_clock  |   16.879(R)|clock_27mhz_IBUFG |   0.000|
analyzer3_data<0>|   11.135(R)|clock_27mhz_IBUFG |   0.000|
analyzer3_data<1>|   11.678(R)|clock_27mhz_IBUFG |   0.000|
analyzer3_data<2>|   11.858(R)|clock_27mhz_IBUFG |   0.000|
analyzer3_data<3>|   12.420(R)|clock_27mhz_IBUFG |   0.000|
analyzer3_data<4>|   12.371(R)|clock_27mhz_IBUFG |   0.000|
analyzer3_data<5>|   13.102(R)|clock_27mhz_IBUFG |   0.000|
analyzer3_data<6>|   12.634(R)|clock_27mhz_IBUFG |   0.000|
analyzer3_data<7>|   12.400(R)|clock_27mhz_IBUFG |   0.000|
audio_reset_b    |   12.349(R)|clock_27mhz_IBUFG |   0.000|
disp_ce_b        |   10.735(R)|clock_27mhz_IBUFG |   0.000|
disp_clock       |   11.786(R)|clock_27mhz_IBUFG |   0.000|
disp_data_out    |   11.333(R)|clock_27mhz_IBUFG |   0.000|
disp_reset_b     |   10.459(R)|clock_27mhz_IBUFG |   0.000|
disp_rs          |    9.872(R)|clock_27mhz_IBUFG |   0.000|
flash_address<1> |   10.965(R)|clock_27mhz_IBUFG |   0.000|
flash_address<2> |    9.685(R)|clock_27mhz_IBUFG |   0.000|
flash_address<3> |    9.745(R)|clock_27mhz_IBUFG |   0.000|
flash_address<4> |    9.438(R)|clock_27mhz_IBUFG |   0.000|
flash_address<5> |    9.768(R)|clock_27mhz_IBUFG |   0.000|
flash_address<6> |    9.788(R)|clock_27mhz_IBUFG |   0.000|
flash_address<7> |    9.469(R)|clock_27mhz_IBUFG |   0.000|
flash_address<8> |    9.792(R)|clock_27mhz_IBUFG |   0.000|
flash_address<9> |   10.824(R)|clock_27mhz_IBUFG |   0.000|
flash_address<10>|   10.065(R)|clock_27mhz_IBUFG |   0.000|
flash_address<11>|   10.500(R)|clock_27mhz_IBUFG |   0.000|
flash_address<12>|    9.791(R)|clock_27mhz_IBUFG |   0.000|
flash_address<13>|    9.485(R)|clock_27mhz_IBUFG |   0.000|
flash_address<14>|    9.799(R)|clock_27mhz_IBUFG |   0.000|
flash_address<15>|    9.520(R)|clock_27mhz_IBUFG |   0.000|
flash_address<16>|    9.833(R)|clock_27mhz_IBUFG |   0.000|
flash_address<17>|    9.796(R)|clock_27mhz_IBUFG |   0.000|
flash_address<18>|   10.210(R)|clock_27mhz_IBUFG |   0.000|
flash_address<19>|    9.986(R)|clock_27mhz_IBUFG |   0.000|
flash_address<20>|   10.733(R)|clock_27mhz_IBUFG |   0.000|
flash_address<21>|   10.610(R)|clock_27mhz_IBUFG |   0.000|
flash_address<22>|   11.024(R)|clock_27mhz_IBUFG |   0.000|
flash_address<23>|    9.656(R)|clock_27mhz_IBUFG |   0.000|
flash_ce_b       |   11.279(R)|clock_27mhz_IBUFG |   0.000|
flash_data<0>    |   10.549(R)|clock_27mhz_IBUFG |   0.000|
flash_data<1>    |   11.475(R)|clock_27mhz_IBUFG |   0.000|
flash_data<2>    |   10.573(R)|clock_27mhz_IBUFG |   0.000|
flash_data<3>    |   10.577(R)|clock_27mhz_IBUFG |   0.000|
flash_data<4>    |   10.877(R)|clock_27mhz_IBUFG |   0.000|
flash_data<5>    |   10.876(R)|clock_27mhz_IBUFG |   0.000|
flash_data<6>    |   11.496(R)|clock_27mhz_IBUFG |   0.000|
flash_data<7>    |   11.497(R)|clock_27mhz_IBUFG |   0.000|
flash_data<8>    |   10.852(R)|clock_27mhz_IBUFG |   0.000|
flash_data<9>    |   12.389(R)|clock_27mhz_IBUFG |   0.000|
flash_data<10>   |    9.951(R)|clock_27mhz_IBUFG |   0.000|
flash_data<11>   |    9.957(R)|clock_27mhz_IBUFG |   0.000|
flash_data<12>   |   10.561(R)|clock_27mhz_IBUFG |   0.000|
flash_data<13>   |   11.176(R)|clock_27mhz_IBUFG |   0.000|
flash_data<14>   |   11.178(R)|clock_27mhz_IBUFG |   0.000|
flash_data<15>   |   13.023(R)|clock_27mhz_IBUFG |   0.000|
flash_oe_b       |    9.731(R)|clock_27mhz_IBUFG |   0.000|
flash_we_b       |    9.556(R)|clock_27mhz_IBUFG |   0.000|
led<0>           |   13.897(R)|clock_27mhz_IBUFG |   0.000|
led<1>           |   13.252(R)|clock_27mhz_IBUFG |   0.000|
led<2>           |   17.328(R)|clock_27mhz_IBUFG |   0.000|
led<3>           |   13.763(R)|clock_27mhz_IBUFG |   0.000|
led<4>           |   11.876(R)|clock_27mhz_IBUFG |   0.000|
led<5>           |   11.339(R)|clock_27mhz_IBUFG |   0.000|
led<6>           |   11.967(R)|clock_27mhz_IBUFG |   0.000|
led<7>           |   11.881(R)|clock_27mhz_IBUFG |   0.000|
vga_out_blank_b  |   14.498(R)|clock_65mhz       |   0.000|
vga_out_blue<4>  |   24.097(R)|clock_27mhz_IBUFG |   0.000|
                 |   15.880(R)|clock_65mhz       |   0.000|
vga_out_blue<5>  |   23.572(R)|clock_27mhz_IBUFG |   0.000|
                 |   15.952(R)|clock_65mhz       |   0.000|
vga_out_blue<6>  |   23.188(R)|clock_27mhz_IBUFG |   0.000|
                 |   15.825(R)|clock_65mhz       |   0.000|
vga_out_blue<7>  |   22.873(R)|clock_27mhz_IBUFG |   0.000|
                 |   15.056(R)|clock_65mhz       |   0.000|
vga_out_green<4> |   26.395(R)|clock_27mhz_IBUFG |   0.000|
                 |   17.815(R)|clock_65mhz       |   0.000|
vga_out_green<5> |   25.957(R)|clock_27mhz_IBUFG |   0.000|
                 |   17.430(R)|clock_65mhz       |   0.000|
vga_out_green<6> |   26.007(R)|clock_27mhz_IBUFG |   0.000|
                 |   17.810(R)|clock_65mhz       |   0.000|
vga_out_green<7> |   24.932(R)|clock_27mhz_IBUFG |   0.000|
                 |   16.949(R)|clock_65mhz       |   0.000|
vga_out_hsync    |   13.967(R)|clock_65mhz       |   0.000|
vga_out_red<4>   |   24.846(R)|clock_27mhz_IBUFG |   0.000|
                 |   17.417(R)|clock_65mhz       |   0.000|
vga_out_red<5>   |   23.716(R)|clock_27mhz_IBUFG |   0.000|
                 |   16.400(R)|clock_65mhz       |   0.000|
vga_out_red<6>   |   24.735(R)|clock_27mhz_IBUFG |   0.000|
                 |   17.279(R)|clock_65mhz       |   0.000|
vga_out_red<7>   |   24.587(R)|clock_27mhz_IBUFG |   0.000|
                 |   16.812(R)|clock_65mhz       |   0.000|
vga_out_vsync    |   14.819(R)|clock_65mhz       |   0.000|
-----------------+------------+------------------+--------+

Clock to Setup on destination clock ac97_bit_clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ac97_bit_clock |    8.471|         |   11.697|    5.227|
clock_27mhz    |    2.979|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clock_27mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ac97_bit_clock |    3.710|         |         |         |
clock_27mhz    |   24.517|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+-------------------+---------+
Source Pad     |Destination Pad    |  Delay  |
---------------+-------------------+---------+
ac97_bit_clock |analyzer1_clock    |   17.015|
ac97_sdata_in  |analyzer1_data<2>  |   14.662|
clock_27mhz    |vga_out_pixel_clock|   11.452|
---------------+-------------------+---------+


Analysis completed Sat Dec  9 20:08:11 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 418 MB



