// Seed: 1488362344
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_6, id_7;
  assign id_2 = 1;
  wire id_8;
endmodule
module module_1 (
    inout uwire id_0,
    input supply1 id_1,
    input wire id_2,
    input supply0 id_3,
    output supply0 id_4,
    input wire id_5,
    input supply1 id_6,
    output tri1 id_7,
    output wand id_8,
    output tri1 id_9,
    input uwire id_10
    , id_15,
    input wire id_11,
    input uwire id_12,
    output wand id_13
);
  wire id_16;
  initial #1 id_7 = 1'd0;
  module_0(
      id_16, id_15, id_15, id_16, id_15
  );
endmodule
