{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 06 00:29:02 2018 " "Info: Processing started: Sat Jan 06 00:29:02 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_3_8_decoder.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file cpu_3_8_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_3_8_decoder-description " "Info: Found design unit 1: cpu_3_8_decoder-description" {  } { { "cpu_3_8_decoder.vhd" "" { Text "C:/Users/11346/Desktop/cpu/cpu/cpu_3_8_decoder.vhd" 8 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 cpu_3_8_decoder " "Info: Found entity 1: cpu_3_8_decoder" {  } { { "cpu_3_8_decoder.vhd" "" { Text "C:/Users/11346/Desktop/cpu/cpu/cpu_3_8_decoder.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_alu.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file cpu_alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_alu-description " "Info: Found design unit 1: cpu_alu-description" {  } { { "cpu_alu.vhd" "" { Text "C:/Users/11346/Desktop/cpu/cpu/cpu_alu.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 cpu_alu " "Info: Found entity 1: cpu_alu" {  } { { "cpu_alu.vhd" "" { Text "C:/Users/11346/Desktop/cpu/cpu/cpu_alu.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_DSC.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file cpu_DSC.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_DSC-DESCRIPTION " "Info: Found design unit 1: cpu_DSC-DESCRIPTION" {  } { { "cpu_DSC.vhd" "" { Text "C:/Users/11346/Desktop/cpu/cpu/cpu_DSC.vhd" 41 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 cpu_DSC " "Info: Found entity 1: cpu_DSC" {  } { { "cpu_DSC.vhd" "" { Text "C:/Users/11346/Desktop/cpu/cpu/cpu_DSC.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_IR.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file cpu_IR.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_IR-a " "Info: Found design unit 1: cpu_IR-a" {  } { { "cpu_IR.vhd" "" { Text "C:/Users/11346/Desktop/cpu/cpu/cpu_IR.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 cpu_IR " "Info: Found entity 1: cpu_IR" {  } { { "cpu_IR.vhd" "" { Text "C:/Users/11346/Desktop/cpu/cpu/cpu_IR.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_jcq.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file cpu_jcq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_jcq-description " "Info: Found design unit 1: cpu_jcq-description" {  } { { "cpu_jcq.vhd" "" { Text "C:/Users/11346/Desktop/cpu/cpu/cpu_jcq.vhd" 8 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 cpu_jcq " "Info: Found entity 1: cpu_jcq" {  } { { "cpu_jcq.vhd" "" { Text "C:/Users/11346/Desktop/cpu/cpu/cpu_jcq.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_JSQ.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file cpu_JSQ.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_JSQ-bhv " "Info: Found design unit 1: cpu_JSQ-bhv" {  } { { "cpu_JSQ.vhd" "" { Text "C:/Users/11346/Desktop/cpu/cpu/cpu_JSQ.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 cpu_JSQ " "Info: Found entity 1: cpu_JSQ" {  } { { "cpu_JSQ.vhd" "" { Text "C:/Users/11346/Desktop/cpu/cpu/cpu_JSQ.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_PC.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file cpu_PC.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_PC-a " "Info: Found design unit 1: cpu_PC-a" {  } { { "cpu_PC.vhd" "" { Text "C:/Users/11346/Desktop/cpu/cpu/cpu_PC.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 cpu_PC " "Info: Found entity 1: cpu_PC" {  } { { "cpu_PC.vhd" "" { Text "C:/Users/11346/Desktop/cpu/cpu/cpu_PC.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_regs.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file cpu_regs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_regs-ab " "Info: Found design unit 1: cpu_regs-ab" {  } { { "cpu_regs.vhd" "" { Text "C:/Users/11346/Desktop/cpu/cpu/cpu_regs.vhd" 8 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 cpu_regs " "Info: Found entity 1: cpu_regs" {  } { { "cpu_regs.vhd" "" { Text "C:/Users/11346/Desktop/cpu/cpu/cpu_regs.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_XUANZEQI.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file cpu_XUANZEQI.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_XUANZEQI-a " "Info: Found design unit 1: cpu_XUANZEQI-a" {  } { { "cpu_XUANZEQI.vhd" "" { Text "C:/Users/11346/Desktop/cpu/cpu/cpu_XUANZEQI.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 cpu_XUANZEQI " "Info: Found entity 1: cpu_XUANZEQI" {  } { { "cpu_XUANZEQI.vhd" "" { Text "C:/Users/11346/Desktop/cpu/cpu/cpu_XUANZEQI.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_yiwei.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file cpu_yiwei.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_yiwei-a " "Info: Found design unit 1: cpu_yiwei-a" {  } { { "cpu_yiwei.vhd" "" { Text "C:/Users/11346/Desktop/cpu/cpu/cpu_yiwei.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 cpu_yiwei " "Info: Found entity 1: cpu_yiwei" {  } { { "cpu_yiwei.vhd" "" { Text "C:/Users/11346/Desktop/cpu/cpu/cpu_yiwei.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_zl.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file cpu_zl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_zl-BEHAV " "Info: Found design unit 1: cpu_zl-BEHAV" {  } { { "cpu_zl.vhd" "" { Text "C:/Users/11346/Desktop/cpu/cpu/cpu_zl.vhd" 26 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 cpu_zl " "Info: Found entity 1: cpu_zl" {  } { { "cpu_zl.vhd" "" { Text "C:/Users/11346/Desktop/cpu/cpu/cpu_zl.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file cpu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Info: Found entity 1: cpu" {  } { { "cpu.bdf" "" { Schematic "C:/Users/11346/Desktop/cpu/cpu/cpu.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "cpu " "Info: Elaborating entity \"cpu\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_DSC cpu_DSC:inst2 " "Info: Elaborating entity \"cpu_DSC\" for hierarchy \"cpu_DSC:inst2\"" {  } { { "cpu.bdf" "inst2" { Schematic "C:/Users/11346/Desktop/cpu/cpu/cpu.bdf" { { 104 544 712 456 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "FETCH1 cpu_DSC.vhd(44) " "Warning (10036): Verilog HDL or VHDL warning at cpu_DSC.vhd(44): object \"FETCH1\" assigned a value but never read" {  } { { "cpu_DSC.vhd" "" { Text "C:/Users/11346/Desktop/cpu/cpu/cpu_DSC.vhd" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "FETCH2 cpu_DSC.vhd(44) " "Warning (10036): Verilog HDL or VHDL warning at cpu_DSC.vhd(44): object \"FETCH2\" assigned a value but never read" {  } { { "cpu_DSC.vhd" "" { Text "C:/Users/11346/Desktop/cpu/cpu/cpu_DSC.vhd" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MOVA1 cpu_DSC.vhd(44) " "Warning (10036): Verilog HDL or VHDL warning at cpu_DSC.vhd(44): object \"MOVA1\" assigned a value but never read" {  } { { "cpu_DSC.vhd" "" { Text "C:/Users/11346/Desktop/cpu/cpu/cpu_DSC.vhd" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MOVB1 cpu_DSC.vhd(44) " "Warning (10036): Verilog HDL or VHDL warning at cpu_DSC.vhd(44): object \"MOVB1\" assigned a value but never read" {  } { { "cpu_DSC.vhd" "" { Text "C:/Users/11346/Desktop/cpu/cpu/cpu_DSC.vhd" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MOVC1 cpu_DSC.vhd(44) " "Warning (10036): Verilog HDL or VHDL warning at cpu_DSC.vhd(44): object \"MOVC1\" assigned a value but never read" {  } { { "cpu_DSC.vhd" "" { Text "C:/Users/11346/Desktop/cpu/cpu/cpu_DSC.vhd" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ALU2 cpu_DSC.vhd(44) " "Warning (10036): Verilog HDL or VHDL warning at cpu_DSC.vhd(44): object \"ALU2\" assigned a value but never read" {  } { { "cpu_DSC.vhd" "" { Text "C:/Users/11346/Desktop/cpu/cpu/cpu_DSC.vhd" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALU_M cpu_DSC.vhd(43) " "Warning (10631): VHDL Process Statement warning at cpu_DSC.vhd(43): inferring latch(es) for signal or variable \"ALU_M\", which holds its previous value in one or more paths through the process" {  } { { "cpu_DSC.vhd" "" { Text "C:/Users/11346/Desktop/cpu/cpu/cpu_DSC.vhd" 43 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_M cpu_DSC.vhd(43) " "Info (10041): Inferred latch for \"ALU_M\" at cpu_DSC.vhd(43)" {  } { { "cpu_DSC.vhd" "" { Text "C:/Users/11346/Desktop/cpu/cpu/cpu_DSC.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_zl cpu_zl:inst " "Info: Elaborating entity \"cpu_zl\" for hierarchy \"cpu_zl:inst\"" {  } { { "cpu.bdf" "inst" { Schematic "C:/Users/11346/Desktop/cpu/cpu/cpu.bdf" { { 104 320 448 392 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "EN cpu_zl.vhd(96) " "Warning (10492): VHDL Process Statement warning at cpu_zl.vhd(96): signal \"EN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu_zl.vhd" "" { Text "C:/Users/11346/Desktop/cpu/cpu/cpu_zl.vhd" 96 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_IR cpu_IR:inst1 " "Info: Elaborating entity \"cpu_IR\" for hierarchy \"cpu_IR:inst1\"" {  } { { "cpu.bdf" "inst1" { Schematic "C:/Users/11346/Desktop/cpu/cpu/cpu.bdf" { { 480 200 352 576 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "outir cpu_IR.vhd(13) " "Warning (10631): VHDL Process Statement warning at cpu_IR.vhd(13): inferring latch(es) for signal or variable \"outir\", which holds its previous value in one or more paths through the process" {  } { { "cpu_IR.vhd" "" { Text "C:/Users/11346/Desktop/cpu/cpu/cpu_IR.vhd" 13 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outir\[0\] cpu_IR.vhd(13) " "Info (10041): Inferred latch for \"outir\[0\]\" at cpu_IR.vhd(13)" {  } { { "cpu_IR.vhd" "" { Text "C:/Users/11346/Desktop/cpu/cpu/cpu_IR.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outir\[1\] cpu_IR.vhd(13) " "Info (10041): Inferred latch for \"outir\[1\]\" at cpu_IR.vhd(13)" {  } { { "cpu_IR.vhd" "" { Text "C:/Users/11346/Desktop/cpu/cpu/cpu_IR.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outir\[2\] cpu_IR.vhd(13) " "Info (10041): Inferred latch for \"outir\[2\]\" at cpu_IR.vhd(13)" {  } { { "cpu_IR.vhd" "" { Text "C:/Users/11346/Desktop/cpu/cpu/cpu_IR.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outir\[3\] cpu_IR.vhd(13) " "Info (10041): Inferred latch for \"outir\[3\]\" at cpu_IR.vhd(13)" {  } { { "cpu_IR.vhd" "" { Text "C:/Users/11346/Desktop/cpu/cpu/cpu_IR.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outir\[4\] cpu_IR.vhd(13) " "Info (10041): Inferred latch for \"outir\[4\]\" at cpu_IR.vhd(13)" {  } { { "cpu_IR.vhd" "" { Text "C:/Users/11346/Desktop/cpu/cpu/cpu_IR.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outir\[5\] cpu_IR.vhd(13) " "Info (10041): Inferred latch for \"outir\[5\]\" at cpu_IR.vhd(13)" {  } { { "cpu_IR.vhd" "" { Text "C:/Users/11346/Desktop/cpu/cpu/cpu_IR.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outir\[6\] cpu_IR.vhd(13) " "Info (10041): Inferred latch for \"outir\[6\]\" at cpu_IR.vhd(13)" {  } { { "cpu_IR.vhd" "" { Text "C:/Users/11346/Desktop/cpu/cpu/cpu_IR.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outir\[7\] cpu_IR.vhd(13) " "Info (10041): Inferred latch for \"outir\[7\]\" at cpu_IR.vhd(13)" {  } { { "cpu_IR.vhd" "" { Text "C:/Users/11346/Desktop/cpu/cpu/cpu_IR.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_RAM_IO LPM_RAM_IO:inst9 " "Info: Elaborating entity \"LPM_RAM_IO\" for hierarchy \"LPM_RAM_IO:inst9\"" {  } { { "cpu.bdf" "inst9" { Schematic "C:/Users/11346/Desktop/cpu/cpu/cpu.bdf" { { 256 1448 1576 384 "inst9" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_RAM_IO:inst9 " "Info: Elaborated megafunction instantiation \"LPM_RAM_IO:inst9\"" {  } { { "cpu.bdf" "" { Schematic "C:/Users/11346/Desktop/cpu/cpu/cpu.bdf" { { 256 1448 1576 384 "inst9" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_RAM_IO:inst9 " "Info: Instantiated megafunction \"LPM_RAM_IO:inst9\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Info: Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE ram_zl.mif " "Info: Parameter \"LPM_FILE\" = \"ram_zl.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_INDATA REGISTERED " "Info: Parameter \"LPM_INDATA\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 256 " "Info: Parameter \"LPM_NUMWORDS\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA UNREGISTERED " "Info: Parameter \"LPM_OUTDATA\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 8 " "Info: Parameter \"LPM_WIDTHAD\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "cpu.bdf" "" { Schematic "C:/Users/11346/Desktop/cpu/cpu/cpu.bdf" { { 256 1448 1576 384 "inst9" "" } } } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altram LPM_RAM_IO:inst9\|altram:sram " "Info: Elaborating entity \"altram\" for hierarchy \"LPM_RAM_IO:inst9\|altram:sram\"" {  } { { "LPM_RAM_IO.tdf" "sram" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 89 5 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTDFX_ASSERTION" "altram does not support Stratix II device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Stratix II devices " "Warning: Assertion warning: altram does not support Stratix II device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Stratix II devices" {  } { { "altram.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/altram.tdf" 228 2 0 } } { "LPM_RAM_IO.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 89 5 0 } } { "cpu.bdf" "" { Schematic "C:/Users/11346/Desktop/cpu/cpu/cpu.bdf" { { 256 1448 1576 384 "inst9" "" } } } }  } 0 0 "Assertion warning: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_RAM_IO:inst9\|altram:sram LPM_RAM_IO:inst9 " "Info: Elaborated megafunction instantiation \"LPM_RAM_IO:inst9\|altram:sram\", which is child of megafunction instantiation \"LPM_RAM_IO:inst9\"" {  } { { "LPM_RAM_IO.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 89 5 0 } } { "cpu.bdf" "" { Schematic "C:/Users/11346/Desktop/cpu/cpu/cpu.bdf" { { 256 1448 1576 384 "inst9" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram LPM_RAM_IO:inst9\|altram:sram\|altsyncram:ram_block " "Info: Elaborating entity \"altsyncram\" for hierarchy \"LPM_RAM_IO:inst9\|altram:sram\|altsyncram:ram_block\"" {  } { { "altram.tdf" "ram_block" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_RAM_IO:inst9\|altram:sram\|altsyncram:ram_block LPM_RAM_IO:inst9 " "Info: Elaborated megafunction instantiation \"LPM_RAM_IO:inst9\|altram:sram\|altsyncram:ram_block\", which is child of megafunction instantiation \"LPM_RAM_IO:inst9\"" {  } { { "altram.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "cpu.bdf" "" { Schematic "C:/Users/11346/Desktop/cpu/cpu/cpu.bdf" { { 256 1448 1576 384 "inst9" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tn91.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_tn91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tn91 " "Info: Found entity 1: altsyncram_tn91" {  } { { "db/altsyncram_tn91.tdf" "" { Text "C:/Users/11346/Desktop/cpu/cpu/db/altsyncram_tn91.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_tn91 LPM_RAM_IO:inst9\|altram:sram\|altsyncram:ram_block\|altsyncram_tn91:auto_generated " "Info: Elaborating entity \"altsyncram_tn91\" for hierarchy \"LPM_RAM_IO:inst9\|altram:sram\|altsyncram:ram_block\|altsyncram_tn91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_XUANZEQI cpu_XUANZEQI:inst6 " "Info: Elaborating entity \"cpu_XUANZEQI\" for hierarchy \"cpu_XUANZEQI:inst6\"" {  } { { "cpu.bdf" "inst6" { Schematic "C:/Users/11346/Desktop/cpu/cpu/cpu.bdf" { { 200 1136 1296 328 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in0 cpu_XUANZEQI.vhd(14) " "Warning (10492): VHDL Process Statement warning at cpu_XUANZEQI.vhd(14): signal \"in0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu_XUANZEQI.vhd" "" { Text "C:/Users/11346/Desktop/cpu/cpu/cpu_XUANZEQI.vhd" 14 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in1 cpu_XUANZEQI.vhd(16) " "Warning (10492): VHDL Process Statement warning at cpu_XUANZEQI.vhd(16): signal \"in1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu_XUANZEQI.vhd" "" { Text "C:/Users/11346/Desktop/cpu/cpu/cpu_XUANZEQI.vhd" 16 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in2 cpu_XUANZEQI.vhd(18) " "Warning (10492): VHDL Process Statement warning at cpu_XUANZEQI.vhd(18): signal \"in2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu_XUANZEQI.vhd" "" { Text "C:/Users/11346/Desktop/cpu/cpu/cpu_XUANZEQI.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "x_out cpu_XUANZEQI.vhd(11) " "Warning (10631): VHDL Process Statement warning at cpu_XUANZEQI.vhd(11): inferring latch(es) for signal or variable \"x_out\", which holds its previous value in one or more paths through the process" {  } { { "cpu_XUANZEQI.vhd" "" { Text "C:/Users/11346/Desktop/cpu/cpu/cpu_XUANZEQI.vhd" 11 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_out\[0\] cpu_XUANZEQI.vhd(11) " "Info (10041): Inferred latch for \"x_out\[0\]\" at cpu_XUANZEQI.vhd(11)" {  } { { "cpu_XUANZEQI.vhd" "" { Text "C:/Users/11346/Desktop/cpu/cpu/cpu_XUANZEQI.vhd" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_out\[1\] cpu_XUANZEQI.vhd(11) " "Info (10041): Inferred latch for \"x_out\[1\]\" at cpu_XUANZEQI.vhd(11)" {  } { { "cpu_XUANZEQI.vhd" "" { Text "C:/Users/11346/Desktop/cpu/cpu/cpu_XUANZEQI.vhd" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_out\[2\] cpu_XUANZEQI.vhd(11) " "Info (10041): Inferred latch for \"x_out\[2\]\" at cpu_XUANZEQI.vhd(11)" {  } { { "cpu_XUANZEQI.vhd" "" { Text "C:/Users/11346/Desktop/cpu/cpu/cpu_XUANZEQI.vhd" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_out\[3\] cpu_XUANZEQI.vhd(11) " "Info (10041): Inferred latch for \"x_out\[3\]\" at cpu_XUANZEQI.vhd(11)" {  } { { "cpu_XUANZEQI.vhd" "" { Text "C:/Users/11346/Desktop/cpu/cpu/cpu_XUANZEQI.vhd" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_out\[4\] cpu_XUANZEQI.vhd(11) " "Info (10041): Inferred latch for \"x_out\[4\]\" at cpu_XUANZEQI.vhd(11)" {  } { { "cpu_XUANZEQI.vhd" "" { Text "C:/Users/11346/Desktop/cpu/cpu/cpu_XUANZEQI.vhd" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_out\[5\] cpu_XUANZEQI.vhd(11) " "Info (10041): Inferred latch for \"x_out\[5\]\" at cpu_XUANZEQI.vhd(11)" {  } { { "cpu_XUANZEQI.vhd" "" { Text "C:/Users/11346/Desktop/cpu/cpu/cpu_XUANZEQI.vhd" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_out\[6\] cpu_XUANZEQI.vhd(11) " "Info (10041): Inferred latch for \"x_out\[6\]\" at cpu_XUANZEQI.vhd(11)" {  } { { "cpu_XUANZEQI.vhd" "" { Text "C:/Users/11346/Desktop/cpu/cpu/cpu_XUANZEQI.vhd" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_out\[7\] cpu_XUANZEQI.vhd(11) " "Info (10041): Inferred latch for \"x_out\[7\]\" at cpu_XUANZEQI.vhd(11)" {  } { { "cpu_XUANZEQI.vhd" "" { Text "C:/Users/11346/Desktop/cpu/cpu/cpu_XUANZEQI.vhd" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_PC cpu_PC:inst5 " "Info: Elaborating entity \"cpu_PC\" for hierarchy \"cpu_PC:inst5\"" {  } { { "cpu.bdf" "inst5" { Schematic "C:/Users/11346/Desktop/cpu/cpu/cpu.bdf" { { 488 784 944 584 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_yiwei cpu_yiwei:inst7 " "Info: Elaborating entity \"cpu_yiwei\" for hierarchy \"cpu_yiwei:inst7\"" {  } { { "cpu.bdf" "inst7" { Schematic "C:/Users/11346/Desktop/cpu/cpu/cpu.bdf" { { 344 1136 1304 472 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_out cpu_yiwei.vhd(18) " "Warning (10492): VHDL Process Statement warning at cpu_yiwei.vhd(18): signal \"alu_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu_yiwei.vhd" "" { Text "C:/Users/11346/Desktop/cpu/cpu/cpu_yiwei.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_out cpu_yiwei.vhd(19) " "Warning (10492): VHDL Process Statement warning at cpu_yiwei.vhd(19): signal \"alu_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu_yiwei.vhd" "" { Text "C:/Users/11346/Desktop/cpu/cpu/cpu_yiwei.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_out cpu_yiwei.vhd(21) " "Warning (10492): VHDL Process Statement warning at cpu_yiwei.vhd(21): signal \"alu_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu_yiwei.vhd" "" { Text "C:/Users/11346/Desktop/cpu/cpu/cpu_yiwei.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_out cpu_yiwei.vhd(22) " "Warning (10492): VHDL Process Statement warning at cpu_yiwei.vhd(22): signal \"alu_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu_yiwei.vhd" "" { Text "C:/Users/11346/Desktop/cpu/cpu/cpu_yiwei.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_out cpu_yiwei.vhd(24) " "Warning (10492): VHDL Process Statement warning at cpu_yiwei.vhd(24): signal \"alu_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu_yiwei.vhd" "" { Text "C:/Users/11346/Desktop/cpu/cpu/cpu_yiwei.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "m cpu_yiwei.vhd(27) " "Warning (10492): VHDL Process Statement warning at cpu_yiwei.vhd(27): signal \"m\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu_yiwei.vhd" "" { Text "C:/Users/11346/Desktop/cpu/cpu/cpu_yiwei.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ywljsc cpu_yiwei.vhd(15) " "Warning (10631): VHDL Process Statement warning at cpu_yiwei.vhd(15): inferring latch(es) for signal or variable \"ywljsc\", which holds its previous value in one or more paths through the process" {  } { { "cpu_yiwei.vhd" "" { Text "C:/Users/11346/Desktop/cpu/cpu/cpu_yiwei.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "m cpu_yiwei.vhd(15) " "Warning (10631): VHDL Process Statement warning at cpu_yiwei.vhd(15): inferring latch(es) for signal or variable \"m\", which holds its previous value in one or more paths through the process" {  } { { "cpu_yiwei.vhd" "" { Text "C:/Users/11346/Desktop/cpu/cpu/cpu_yiwei.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m cpu_yiwei.vhd(15) " "Info (10041): Inferred latch for \"m\" at cpu_yiwei.vhd(15)" {  } { { "cpu_yiwei.vhd" "" { Text "C:/Users/11346/Desktop/cpu/cpu/cpu_yiwei.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ywljsc\[0\] cpu_yiwei.vhd(15) " "Info (10041): Inferred latch for \"ywljsc\[0\]\" at cpu_yiwei.vhd(15)" {  } { { "cpu_yiwei.vhd" "" { Text "C:/Users/11346/Desktop/cpu/cpu/cpu_yiwei.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ywljsc\[1\] cpu_yiwei.vhd(15) " "Info (10041): Inferred latch for \"ywljsc\[1\]\" at cpu_yiwei.vhd(15)" {  } { { "cpu_yiwei.vhd" "" { Text "C:/Users/11346/Desktop/cpu/cpu/cpu_yiwei.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ywljsc\[2\] cpu_yiwei.vhd(15) " "Info (10041): Inferred latch for \"ywljsc\[2\]\" at cpu_yiwei.vhd(15)" {  } { { "cpu_yiwei.vhd" "" { Text "C:/Users/11346/Desktop/cpu/cpu/cpu_yiwei.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ywljsc\[3\] cpu_yiwei.vhd(15) " "Info (10041): Inferred latch for \"ywljsc\[3\]\" at cpu_yiwei.vhd(15)" {  } { { "cpu_yiwei.vhd" "" { Text "C:/Users/11346/Desktop/cpu/cpu/cpu_yiwei.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ywljsc\[4\] cpu_yiwei.vhd(15) " "Info (10041): Inferred latch for \"ywljsc\[4\]\" at cpu_yiwei.vhd(15)" {  } { { "cpu_yiwei.vhd" "" { Text "C:/Users/11346/Desktop/cpu/cpu/cpu_yiwei.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ywljsc\[5\] cpu_yiwei.vhd(15) " "Info (10041): Inferred latch for \"ywljsc\[5\]\" at cpu_yiwei.vhd(15)" {  } { { "cpu_yiwei.vhd" "" { Text "C:/Users/11346/Desktop/cpu/cpu/cpu_yiwei.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ywljsc\[6\] cpu_yiwei.vhd(15) " "Info (10041): Inferred latch for \"ywljsc\[6\]\" at cpu_yiwei.vhd(15)" {  } { { "cpu_yiwei.vhd" "" { Text "C:/Users/11346/Desktop/cpu/cpu/cpu_yiwei.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ywljsc\[7\] cpu_yiwei.vhd(15) " "Info (10041): Inferred latch for \"ywljsc\[7\]\" at cpu_yiwei.vhd(15)" {  } { { "cpu_yiwei.vhd" "" { Text "C:/Users/11346/Desktop/cpu/cpu/cpu_yiwei.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_alu cpu_alu:inst8 " "Info: Elaborating entity \"cpu_alu\" for hierarchy \"cpu_alu:inst8\"" {  } { { "cpu.bdf" "inst8" { Schematic "C:/Users/11346/Desktop/cpu/cpu/cpu.bdf" { { 528 1136 1304 656 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s cpu_alu.vhd(23) " "Warning (10492): VHDL Process Statement warning at cpu_alu.vhd(23): signal \"s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu_alu.vhd" "" { Text "C:/Users/11346/Desktop/cpu/cpu/cpu_alu.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s cpu_alu.vhd(26) " "Warning (10492): VHDL Process Statement warning at cpu_alu.vhd(26): signal \"s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu_alu.vhd" "" { Text "C:/Users/11346/Desktop/cpu/cpu/cpu_alu.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "k1 cpu_alu.vhd(29) " "Warning (10492): VHDL Process Statement warning at cpu_alu.vhd(29): signal \"k1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu_alu.vhd" "" { Text "C:/Users/11346/Desktop/cpu/cpu/cpu_alu.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "k2 cpu_alu.vhd(29) " "Warning (10492): VHDL Process Statement warning at cpu_alu.vhd(29): signal \"k2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu_alu.vhd" "" { Text "C:/Users/11346/Desktop/cpu/cpu/cpu_alu.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "k3 cpu_alu.vhd(30) " "Warning (10492): VHDL Process Statement warning at cpu_alu.vhd(30): signal \"k3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu_alu.vhd" "" { Text "C:/Users/11346/Desktop/cpu/cpu/cpu_alu.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s cpu_alu.vhd(32) " "Warning (10492): VHDL Process Statement warning at cpu_alu.vhd(32): signal \"s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu_alu.vhd" "" { Text "C:/Users/11346/Desktop/cpu/cpu/cpu_alu.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s cpu_alu.vhd(41) " "Warning (10492): VHDL Process Statement warning at cpu_alu.vhd(41): signal \"s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu_alu.vhd" "" { Text "C:/Users/11346/Desktop/cpu/cpu/cpu_alu.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s cpu_alu.vhd(44) " "Warning (10492): VHDL Process Statement warning at cpu_alu.vhd(44): signal \"s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu_alu.vhd" "" { Text "C:/Users/11346/Desktop/cpu/cpu/cpu_alu.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "k1 cpu_alu.vhd(16) " "Warning (10631): VHDL Process Statement warning at cpu_alu.vhd(16): inferring latch(es) for signal or variable \"k1\", which holds its previous value in one or more paths through the process" {  } { { "cpu_alu.vhd" "" { Text "C:/Users/11346/Desktop/cpu/cpu/cpu_alu.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "k2 cpu_alu.vhd(16) " "Warning (10631): VHDL Process Statement warning at cpu_alu.vhd(16): inferring latch(es) for signal or variable \"k2\", which holds its previous value in one or more paths through the process" {  } { { "cpu_alu.vhd" "" { Text "C:/Users/11346/Desktop/cpu/cpu/cpu_alu.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "k3 cpu_alu.vhd(16) " "Warning (10631): VHDL Process Statement warning at cpu_alu.vhd(16): inferring latch(es) for signal or variable \"k3\", which holds its previous value in one or more paths through the process" {  } { { "cpu_alu.vhd" "" { Text "C:/Users/11346/Desktop/cpu/cpu/cpu_alu.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k3\[8\] cpu_alu.vhd(16) " "Info (10041): Inferred latch for \"k3\[8\]\" at cpu_alu.vhd(16)" {  } { { "cpu_alu.vhd" "" { Text "C:/Users/11346/Desktop/cpu/cpu/cpu_alu.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k2\[0\] cpu_alu.vhd(16) " "Info (10041): Inferred latch for \"k2\[0\]\" at cpu_alu.vhd(16)" {  } { { "cpu_alu.vhd" "" { Text "C:/Users/11346/Desktop/cpu/cpu/cpu_alu.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k2\[1\] cpu_alu.vhd(16) " "Info (10041): Inferred latch for \"k2\[1\]\" at cpu_alu.vhd(16)" {  } { { "cpu_alu.vhd" "" { Text "C:/Users/11346/Desktop/cpu/cpu/cpu_alu.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k2\[2\] cpu_alu.vhd(16) " "Info (10041): Inferred latch for \"k2\[2\]\" at cpu_alu.vhd(16)" {  } { { "cpu_alu.vhd" "" { Text "C:/Users/11346/Desktop/cpu/cpu/cpu_alu.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k2\[3\] cpu_alu.vhd(16) " "Info (10041): Inferred latch for \"k2\[3\]\" at cpu_alu.vhd(16)" {  } { { "cpu_alu.vhd" "" { Text "C:/Users/11346/Desktop/cpu/cpu/cpu_alu.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k2\[4\] cpu_alu.vhd(16) " "Info (10041): Inferred latch for \"k2\[4\]\" at cpu_alu.vhd(16)" {  } { { "cpu_alu.vhd" "" { Text "C:/Users/11346/Desktop/cpu/cpu/cpu_alu.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k2\[5\] cpu_alu.vhd(16) " "Info (10041): Inferred latch for \"k2\[5\]\" at cpu_alu.vhd(16)" {  } { { "cpu_alu.vhd" "" { Text "C:/Users/11346/Desktop/cpu/cpu/cpu_alu.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k2\[6\] cpu_alu.vhd(16) " "Info (10041): Inferred latch for \"k2\[6\]\" at cpu_alu.vhd(16)" {  } { { "cpu_alu.vhd" "" { Text "C:/Users/11346/Desktop/cpu/cpu/cpu_alu.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k2\[7\] cpu_alu.vhd(16) " "Info (10041): Inferred latch for \"k2\[7\]\" at cpu_alu.vhd(16)" {  } { { "cpu_alu.vhd" "" { Text "C:/Users/11346/Desktop/cpu/cpu/cpu_alu.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k2\[8\] cpu_alu.vhd(16) " "Info (10041): Inferred latch for \"k2\[8\]\" at cpu_alu.vhd(16)" {  } { { "cpu_alu.vhd" "" { Text "C:/Users/11346/Desktop/cpu/cpu/cpu_alu.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k1\[0\] cpu_alu.vhd(16) " "Info (10041): Inferred latch for \"k1\[0\]\" at cpu_alu.vhd(16)" {  } { { "cpu_alu.vhd" "" { Text "C:/Users/11346/Desktop/cpu/cpu/cpu_alu.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k1\[1\] cpu_alu.vhd(16) " "Info (10041): Inferred latch for \"k1\[1\]\" at cpu_alu.vhd(16)" {  } { { "cpu_alu.vhd" "" { Text "C:/Users/11346/Desktop/cpu/cpu/cpu_alu.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k1\[2\] cpu_alu.vhd(16) " "Info (10041): Inferred latch for \"k1\[2\]\" at cpu_alu.vhd(16)" {  } { { "cpu_alu.vhd" "" { Text "C:/Users/11346/Desktop/cpu/cpu/cpu_alu.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k1\[3\] cpu_alu.vhd(16) " "Info (10041): Inferred latch for \"k1\[3\]\" at cpu_alu.vhd(16)" {  } { { "cpu_alu.vhd" "" { Text "C:/Users/11346/Desktop/cpu/cpu/cpu_alu.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k1\[4\] cpu_alu.vhd(16) " "Info (10041): Inferred latch for \"k1\[4\]\" at cpu_alu.vhd(16)" {  } { { "cpu_alu.vhd" "" { Text "C:/Users/11346/Desktop/cpu/cpu/cpu_alu.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k1\[5\] cpu_alu.vhd(16) " "Info (10041): Inferred latch for \"k1\[5\]\" at cpu_alu.vhd(16)" {  } { { "cpu_alu.vhd" "" { Text "C:/Users/11346/Desktop/cpu/cpu/cpu_alu.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k1\[6\] cpu_alu.vhd(16) " "Info (10041): Inferred latch for \"k1\[6\]\" at cpu_alu.vhd(16)" {  } { { "cpu_alu.vhd" "" { Text "C:/Users/11346/Desktop/cpu/cpu/cpu_alu.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k1\[7\] cpu_alu.vhd(16) " "Info (10041): Inferred latch for \"k1\[7\]\" at cpu_alu.vhd(16)" {  } { { "cpu_alu.vhd" "" { Text "C:/Users/11346/Desktop/cpu/cpu/cpu_alu.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k1\[8\] cpu_alu.vhd(16) " "Info (10041): Inferred latch for \"k1\[8\]\" at cpu_alu.vhd(16)" {  } { { "cpu_alu.vhd" "" { Text "C:/Users/11346/Desktop/cpu/cpu/cpu_alu.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_regs cpu_regs:inst3 " "Info: Elaborating entity \"cpu_regs\" for hierarchy \"cpu_regs:inst3\"" {  } { { "cpu.bdf" "inst3" { Schematic "C:/Users/11346/Desktop/cpu/cpu/cpu.bdf" { { 72 848 984 232 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rb cpu_regs.vhd(16) " "Warning (10492): VHDL Process Statement warning at cpu_regs.vhd(16): signal \"rb\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu_regs.vhd" "" { Text "C:/Users/11346/Desktop/cpu/cpu/cpu_regs.vhd" 16 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rc cpu_regs.vhd(18) " "Warning (10492): VHDL Process Statement warning at cpu_regs.vhd(18): signal \"rc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu_regs.vhd" "" { Text "C:/Users/11346/Desktop/cpu/cpu/cpu_regs.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rb cpu_regs.vhd(20) " "Warning (10492): VHDL Process Statement warning at cpu_regs.vhd(20): signal \"rb\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu_regs.vhd" "" { Text "C:/Users/11346/Desktop/cpu/cpu/cpu_regs.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rc cpu_regs.vhd(25) " "Warning (10492): VHDL Process Statement warning at cpu_regs.vhd(25): signal \"rc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu_regs.vhd" "" { Text "C:/Users/11346/Desktop/cpu/cpu/cpu_regs.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ra cpu_regs.vhd(27) " "Warning (10492): VHDL Process Statement warning at cpu_regs.vhd(27): signal \"ra\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu_regs.vhd" "" { Text "C:/Users/11346/Desktop/cpu/cpu/cpu_regs.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_3_8_decoder cpu_3_8_decoder:inst10 " "Info: Elaborating entity \"cpu_3_8_decoder\" for hierarchy \"cpu_3_8_decoder:inst10\"" {  } { { "cpu.bdf" "inst10" { Schematic "C:/Users/11346/Desktop/cpu/cpu/cpu.bdf" { { 608 1560 1680 704 "inst10" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_JSQ cpu_JSQ:inst4 " "Info: Elaborating entity \"cpu_JSQ\" for hierarchy \"cpu_JSQ:inst4\"" {  } { { "cpu.bdf" "inst4" { Schematic "C:/Users/11346/Desktop/cpu/cpu/cpu.bdf" { { 280 864 960 376 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu_IR:inst1\|outir\[1\] " "Warning: LATCH primitive \"cpu_IR:inst1\|outir\[1\]\" is permanently enabled" {  } { { "cpu_IR.vhd" "" { Text "C:/Users/11346/Desktop/cpu/cpu/cpu_IR.vhd" 13 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu_IR:inst1\|outir\[2\] " "Warning: LATCH primitive \"cpu_IR:inst1\|outir\[2\]\" is permanently enabled" {  } { { "cpu_IR.vhd" "" { Text "C:/Users/11346/Desktop/cpu/cpu/cpu_IR.vhd" 13 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu_IR:inst1\|outir\[3\] " "Warning: LATCH primitive \"cpu_IR:inst1\|outir\[3\]\" is permanently enabled" {  } { { "cpu_IR.vhd" "" { Text "C:/Users/11346/Desktop/cpu/cpu/cpu_IR.vhd" 13 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu_IR:inst1\|outir\[4\] " "Warning: LATCH primitive \"cpu_IR:inst1\|outir\[4\]\" is permanently enabled" {  } { { "cpu_IR.vhd" "" { Text "C:/Users/11346/Desktop/cpu/cpu/cpu_IR.vhd" 13 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu_IR:inst1\|outir\[5\] " "Warning: LATCH primitive \"cpu_IR:inst1\|outir\[5\]\" is permanently enabled" {  } { { "cpu_IR.vhd" "" { Text "C:/Users/11346/Desktop/cpu/cpu/cpu_IR.vhd" 13 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu_IR:inst1\|outir\[6\] " "Warning: LATCH primitive \"cpu_IR:inst1\|outir\[6\]\" is permanently enabled" {  } { { "cpu_IR.vhd" "" { Text "C:/Users/11346/Desktop/cpu/cpu/cpu_IR.vhd" 13 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu_IR:inst1\|outir\[7\] " "Warning: LATCH primitive \"cpu_IR:inst1\|outir\[7\]\" is permanently enabled" {  } { { "cpu_IR.vhd" "" { Text "C:/Users/11346/Desktop/cpu/cpu/cpu_IR.vhd" 13 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu_IR:inst1\|outir\[0\] " "Warning: LATCH primitive \"cpu_IR:inst1\|outir\[0\]\" is permanently enabled" {  } { { "cpu_IR.vhd" "" { Text "C:/Users/11346/Desktop/cpu/cpu/cpu_IR.vhd" 13 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu_XUANZEQI:inst6\|x_out\[1\] " "Warning: LATCH primitive \"cpu_XUANZEQI:inst6\|x_out\[1\]\" is permanently enabled" {  } { { "cpu_XUANZEQI.vhd" "" { Text "C:/Users/11346/Desktop/cpu/cpu/cpu_XUANZEQI.vhd" 11 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu_XUANZEQI:inst6\|x_out\[2\] " "Warning: LATCH primitive \"cpu_XUANZEQI:inst6\|x_out\[2\]\" is permanently enabled" {  } { { "cpu_XUANZEQI.vhd" "" { Text "C:/Users/11346/Desktop/cpu/cpu/cpu_XUANZEQI.vhd" 11 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu_XUANZEQI:inst6\|x_out\[3\] " "Warning: LATCH primitive \"cpu_XUANZEQI:inst6\|x_out\[3\]\" is permanently enabled" {  } { { "cpu_XUANZEQI.vhd" "" { Text "C:/Users/11346/Desktop/cpu/cpu/cpu_XUANZEQI.vhd" 11 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu_XUANZEQI:inst6\|x_out\[4\] " "Warning: LATCH primitive \"cpu_XUANZEQI:inst6\|x_out\[4\]\" is permanently enabled" {  } { { "cpu_XUANZEQI.vhd" "" { Text "C:/Users/11346/Desktop/cpu/cpu/cpu_XUANZEQI.vhd" 11 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu_XUANZEQI:inst6\|x_out\[5\] " "Warning: LATCH primitive \"cpu_XUANZEQI:inst6\|x_out\[5\]\" is permanently enabled" {  } { { "cpu_XUANZEQI.vhd" "" { Text "C:/Users/11346/Desktop/cpu/cpu/cpu_XUANZEQI.vhd" 11 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu_XUANZEQI:inst6\|x_out\[6\] " "Warning: LATCH primitive \"cpu_XUANZEQI:inst6\|x_out\[6\]\" is permanently enabled" {  } { { "cpu_XUANZEQI.vhd" "" { Text "C:/Users/11346/Desktop/cpu/cpu/cpu_XUANZEQI.vhd" 11 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu_XUANZEQI:inst6\|x_out\[7\] " "Warning: LATCH primitive \"cpu_XUANZEQI:inst6\|x_out\[7\]\" is permanently enabled" {  } { { "cpu_XUANZEQI.vhd" "" { Text "C:/Users/11346/Desktop/cpu/cpu/cpu_XUANZEQI.vhd" 11 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu_XUANZEQI:inst6\|x_out\[0\] " "Warning: LATCH primitive \"cpu_XUANZEQI:inst6\|x_out\[0\]\" is permanently enabled" {  } { { "cpu_XUANZEQI.vhd" "" { Text "C:/Users/11346/Desktop/cpu/cpu/cpu_XUANZEQI.vhd" 11 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu_XUANZEQI:inst6\|x_out\[1\] " "Warning: LATCH primitive \"cpu_XUANZEQI:inst6\|x_out\[1\]\" is permanently enabled" {  } { { "cpu_XUANZEQI.vhd" "" { Text "C:/Users/11346/Desktop/cpu/cpu/cpu_XUANZEQI.vhd" 11 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu_XUANZEQI:inst6\|x_out\[2\] " "Warning: LATCH primitive \"cpu_XUANZEQI:inst6\|x_out\[2\]\" is permanently enabled" {  } { { "cpu_XUANZEQI.vhd" "" { Text "C:/Users/11346/Desktop/cpu/cpu/cpu_XUANZEQI.vhd" 11 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu_XUANZEQI:inst6\|x_out\[3\] " "Warning: LATCH primitive \"cpu_XUANZEQI:inst6\|x_out\[3\]\" is permanently enabled" {  } { { "cpu_XUANZEQI.vhd" "" { Text "C:/Users/11346/Desktop/cpu/cpu/cpu_XUANZEQI.vhd" 11 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu_XUANZEQI:inst6\|x_out\[4\] " "Warning: LATCH primitive \"cpu_XUANZEQI:inst6\|x_out\[4\]\" is permanently enabled" {  } { { "cpu_XUANZEQI.vhd" "" { Text "C:/Users/11346/Desktop/cpu/cpu/cpu_XUANZEQI.vhd" 11 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu_XUANZEQI:inst6\|x_out\[5\] " "Warning: LATCH primitive \"cpu_XUANZEQI:inst6\|x_out\[5\]\" is permanently enabled" {  } { { "cpu_XUANZEQI.vhd" "" { Text "C:/Users/11346/Desktop/cpu/cpu/cpu_XUANZEQI.vhd" 11 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu_XUANZEQI:inst6\|x_out\[6\] " "Warning: LATCH primitive \"cpu_XUANZEQI:inst6\|x_out\[6\]\" is permanently enabled" {  } { { "cpu_XUANZEQI.vhd" "" { Text "C:/Users/11346/Desktop/cpu/cpu/cpu_XUANZEQI.vhd" 11 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu_XUANZEQI:inst6\|x_out\[7\] " "Warning: LATCH primitive \"cpu_XUANZEQI:inst6\|x_out\[7\]\" is permanently enabled" {  } { { "cpu_XUANZEQI.vhd" "" { Text "C:/Users/11346/Desktop/cpu/cpu/cpu_XUANZEQI.vhd" 11 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu_XUANZEQI:inst6\|x_out\[0\] " "Warning: LATCH primitive \"cpu_XUANZEQI:inst6\|x_out\[0\]\" is permanently enabled" {  } { { "cpu_XUANZEQI.vhd" "" { Text "C:/Users/11346/Desktop/cpu/cpu/cpu_XUANZEQI.vhd" 11 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu_yiwei:inst7\|ywljsc\[7\] " "Warning: LATCH primitive \"cpu_yiwei:inst7\|ywljsc\[7\]\" is permanently enabled" {  } { { "cpu_yiwei.vhd" "" { Text "C:/Users/11346/Desktop/cpu/cpu/cpu_yiwei.vhd" 15 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu_yiwei:inst7\|ywljsc\[6\] " "Warning: LATCH primitive \"cpu_yiwei:inst7\|ywljsc\[6\]\" is permanently enabled" {  } { { "cpu_yiwei.vhd" "" { Text "C:/Users/11346/Desktop/cpu/cpu/cpu_yiwei.vhd" 15 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu_yiwei:inst7\|ywljsc\[5\] " "Warning: LATCH primitive \"cpu_yiwei:inst7\|ywljsc\[5\]\" is permanently enabled" {  } { { "cpu_yiwei.vhd" "" { Text "C:/Users/11346/Desktop/cpu/cpu/cpu_yiwei.vhd" 15 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu_yiwei:inst7\|ywljsc\[4\] " "Warning: LATCH primitive \"cpu_yiwei:inst7\|ywljsc\[4\]\" is permanently enabled" {  } { { "cpu_yiwei.vhd" "" { Text "C:/Users/11346/Desktop/cpu/cpu/cpu_yiwei.vhd" 15 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu_yiwei:inst7\|ywljsc\[3\] " "Warning: LATCH primitive \"cpu_yiwei:inst7\|ywljsc\[3\]\" is permanently enabled" {  } { { "cpu_yiwei.vhd" "" { Text "C:/Users/11346/Desktop/cpu/cpu/cpu_yiwei.vhd" 15 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu_yiwei:inst7\|ywljsc\[2\] " "Warning: LATCH primitive \"cpu_yiwei:inst7\|ywljsc\[2\]\" is permanently enabled" {  } { { "cpu_yiwei.vhd" "" { Text "C:/Users/11346/Desktop/cpu/cpu/cpu_yiwei.vhd" 15 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu_yiwei:inst7\|ywljsc\[1\] " "Warning: LATCH primitive \"cpu_yiwei:inst7\|ywljsc\[1\]\" is permanently enabled" {  } { { "cpu_yiwei.vhd" "" { Text "C:/Users/11346/Desktop/cpu/cpu/cpu_yiwei.vhd" 15 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu_yiwei:inst7\|ywljsc\[0\] " "Warning: LATCH primitive \"cpu_yiwei:inst7\|ywljsc\[0\]\" is permanently enabled" {  } { { "cpu_yiwei.vhd" "" { Text "C:/Users/11346/Desktop/cpu/cpu/cpu_yiwei.vhd" 15 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Warning: Always-enabled tri-state buffer(s) removed" { { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_ram_io:inst9\|datatri\[7\] IR_bus\[7\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"lpm_ram_io:inst9\|datatri\[7\]\" to the node \"IR_bus\[7\]\" into a wire" {  } { { "LPM_RAM_IO.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_ram_io:inst9\|datatri\[7\] alu_in\[3\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"lpm_ram_io:inst9\|datatri\[7\]\" to the node \"alu_in\[3\]\" into a wire" {  } { { "LPM_RAM_IO.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_ram_io:inst9\|datatri\[6\] IR_bus\[6\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"lpm_ram_io:inst9\|datatri\[6\]\" to the node \"IR_bus\[6\]\" into a wire" {  } { { "LPM_RAM_IO.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_ram_io:inst9\|datatri\[6\] alu_in\[2\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"lpm_ram_io:inst9\|datatri\[6\]\" to the node \"alu_in\[2\]\" into a wire" {  } { { "LPM_RAM_IO.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_ram_io:inst9\|datatri\[5\] IR_bus\[5\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"lpm_ram_io:inst9\|datatri\[5\]\" to the node \"IR_bus\[5\]\" into a wire" {  } { { "LPM_RAM_IO.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_ram_io:inst9\|datatri\[5\] alu_in\[1\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"lpm_ram_io:inst9\|datatri\[5\]\" to the node \"alu_in\[1\]\" into a wire" {  } { { "LPM_RAM_IO.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_ram_io:inst9\|datatri\[4\] IR_bus\[4\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"lpm_ram_io:inst9\|datatri\[4\]\" to the node \"IR_bus\[4\]\" into a wire" {  } { { "LPM_RAM_IO.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_ram_io:inst9\|datatri\[4\] alu_in\[0\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"lpm_ram_io:inst9\|datatri\[4\]\" to the node \"alu_in\[0\]\" into a wire" {  } { { "LPM_RAM_IO.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_ram_io:inst9\|datatri\[3\] IR_bus\[3\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"lpm_ram_io:inst9\|datatri\[3\]\" to the node \"IR_bus\[3\]\" into a wire" {  } { { "LPM_RAM_IO.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_ram_io:inst9\|datatri\[3\] R2\[0\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"lpm_ram_io:inst9\|datatri\[3\]\" to the node \"R2\[0\]\" into a wire" {  } { { "LPM_RAM_IO.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_ram_io:inst9\|datatri\[2\] IR_bus\[2\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"lpm_ram_io:inst9\|datatri\[2\]\" to the node \"IR_bus\[2\]\" into a wire" {  } { { "LPM_RAM_IO.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_ram_io:inst9\|datatri\[1\] IR_bus\[1\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"lpm_ram_io:inst9\|datatri\[1\]\" to the node \"IR_bus\[1\]\" into a wire" {  } { { "LPM_RAM_IO.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_ram_io:inst9\|datatri\[0\] IR_bus\[0\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"lpm_ram_io:inst9\|datatri\[0\]\" to the node \"IR_bus\[0\]\" into a wire" {  } { { "LPM_RAM_IO.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1}  } {  } 0 0 "Always-enabled tri-state buffer(s) removed" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_ram_io:inst9\|datatri\[7\] lpm_ram_io:inst9\|altram:sram\|altsyncram:ram_block\|altsyncram_tn91:auto_generated\|q_a\[7\] " "Warning: Converted the fan-out from the tri-state buffer \"lpm_ram_io:inst9\|datatri\[7\]\" to the node \"lpm_ram_io:inst9\|altram:sram\|altsyncram:ram_block\|altsyncram_tn91:auto_generated\|q_a\[7\]\" into an OR gate" {  } { { "LPM_RAM_IO.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_ram_io:inst9\|datatri\[6\] lpm_ram_io:inst9\|altram:sram\|altsyncram:ram_block\|altsyncram_tn91:auto_generated\|q_a\[6\] " "Warning: Converted the fan-out from the tri-state buffer \"lpm_ram_io:inst9\|datatri\[6\]\" to the node \"lpm_ram_io:inst9\|altram:sram\|altsyncram:ram_block\|altsyncram_tn91:auto_generated\|q_a\[6\]\" into an OR gate" {  } { { "LPM_RAM_IO.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_ram_io:inst9\|datatri\[5\] lpm_ram_io:inst9\|altram:sram\|altsyncram:ram_block\|altsyncram_tn91:auto_generated\|q_a\[5\] " "Warning: Converted the fan-out from the tri-state buffer \"lpm_ram_io:inst9\|datatri\[5\]\" to the node \"lpm_ram_io:inst9\|altram:sram\|altsyncram:ram_block\|altsyncram_tn91:auto_generated\|q_a\[5\]\" into an OR gate" {  } { { "LPM_RAM_IO.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_ram_io:inst9\|datatri\[4\] lpm_ram_io:inst9\|altram:sram\|altsyncram:ram_block\|altsyncram_tn91:auto_generated\|q_a\[4\] " "Warning: Converted the fan-out from the tri-state buffer \"lpm_ram_io:inst9\|datatri\[4\]\" to the node \"lpm_ram_io:inst9\|altram:sram\|altsyncram:ram_block\|altsyncram_tn91:auto_generated\|q_a\[4\]\" into an OR gate" {  } { { "LPM_RAM_IO.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_ram_io:inst9\|datatri\[3\] lpm_ram_io:inst9\|altram:sram\|altsyncram:ram_block\|altsyncram_tn91:auto_generated\|q_a\[3\] " "Warning: Converted the fan-out from the tri-state buffer \"lpm_ram_io:inst9\|datatri\[3\]\" to the node \"lpm_ram_io:inst9\|altram:sram\|altsyncram:ram_block\|altsyncram_tn91:auto_generated\|q_a\[3\]\" into an OR gate" {  } { { "LPM_RAM_IO.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_ram_io:inst9\|datatri\[2\] lpm_ram_io:inst9\|altram:sram\|altsyncram:ram_block\|altsyncram_tn91:auto_generated\|q_a\[2\] " "Warning: Converted the fan-out from the tri-state buffer \"lpm_ram_io:inst9\|datatri\[2\]\" to the node \"lpm_ram_io:inst9\|altram:sram\|altsyncram:ram_block\|altsyncram_tn91:auto_generated\|q_a\[2\]\" into an OR gate" {  } { { "LPM_RAM_IO.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_ram_io:inst9\|datatri\[1\] lpm_ram_io:inst9\|altram:sram\|altsyncram:ram_block\|altsyncram_tn91:auto_generated\|q_a\[1\] " "Warning: Converted the fan-out from the tri-state buffer \"lpm_ram_io:inst9\|datatri\[1\]\" to the node \"lpm_ram_io:inst9\|altram:sram\|altsyncram:ram_block\|altsyncram_tn91:auto_generated\|q_a\[1\]\" into an OR gate" {  } { { "LPM_RAM_IO.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_ram_io:inst9\|datatri\[0\] lpm_ram_io:inst9\|altram:sram\|altsyncram:ram_block\|altsyncram_tn91:auto_generated\|q_a\[0\] " "Warning: Converted the fan-out from the tri-state buffer \"lpm_ram_io:inst9\|datatri\[0\]\" to the node \"lpm_ram_io:inst9\|altram:sram\|altsyncram:ram_block\|altsyncram_tn91:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "LPM_RAM_IO.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "R1\[7\] GND " "Warning (13410): Pin \"R1\[7\]\" is stuck at GND" {  } { { "cpu.bdf" "" { Schematic "C:/Users/11346/Desktop/cpu/cpu/cpu.bdf" { { 96 1152 1328 112 "R1\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "R1\[6\] GND " "Warning (13410): Pin \"R1\[6\]\" is stuck at GND" {  } { { "cpu.bdf" "" { Schematic "C:/Users/11346/Desktop/cpu/cpu/cpu.bdf" { { 96 1152 1328 112 "R1\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "R1\[5\] GND " "Warning (13410): Pin \"R1\[5\]\" is stuck at GND" {  } { { "cpu.bdf" "" { Schematic "C:/Users/11346/Desktop/cpu/cpu/cpu.bdf" { { 96 1152 1328 112 "R1\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "R1\[4\] GND " "Warning (13410): Pin \"R1\[4\]\" is stuck at GND" {  } { { "cpu.bdf" "" { Schematic "C:/Users/11346/Desktop/cpu/cpu/cpu.bdf" { { 96 1152 1328 112 "R1\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "R1\[3\] GND " "Warning (13410): Pin \"R1\[3\]\" is stuck at GND" {  } { { "cpu.bdf" "" { Schematic "C:/Users/11346/Desktop/cpu/cpu/cpu.bdf" { { 96 1152 1328 112 "R1\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "R2\[7\] GND " "Warning (13410): Pin \"R2\[7\]\" is stuck at GND" {  } { { "cpu.bdf" "" { Schematic "C:/Users/11346/Desktop/cpu/cpu/cpu.bdf" { { 112 1152 1328 128 "R2\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "R2\[6\] GND " "Warning (13410): Pin \"R2\[6\]\" is stuck at GND" {  } { { "cpu.bdf" "" { Schematic "C:/Users/11346/Desktop/cpu/cpu/cpu.bdf" { { 112 1152 1328 128 "R2\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "R2\[5\] GND " "Warning (13410): Pin \"R2\[5\]\" is stuck at GND" {  } { { "cpu.bdf" "" { Schematic "C:/Users/11346/Desktop/cpu/cpu/cpu.bdf" { { 112 1152 1328 128 "R2\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "R2\[4\] GND " "Warning (13410): Pin \"R2\[4\]\" is stuck at GND" {  } { { "cpu.bdf" "" { Schematic "C:/Users/11346/Desktop/cpu/cpu/cpu.bdf" { { 112 1152 1328 128 "R2\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "R2\[3\] GND " "Warning (13410): Pin \"R2\[3\]\" is stuck at GND" {  } { { "cpu.bdf" "" { Schematic "C:/Users/11346/Desktop/cpu/cpu/cpu.bdf" { { 112 1152 1328 128 "R2\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "119 " "Info: Implemented 119 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Info: Implemented 1 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "68 " "Info: Implemented 68 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "42 " "Info: Implemented 42 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Info: Implemented 8 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 104 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 104 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "268 " "Info: Peak virtual memory: 268 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 06 00:29:20 2018 " "Info: Processing ended: Sat Jan 06 00:29:20 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Info: Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Info: Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
