{"version":"1.1.0","info":[["c:\\Users\\ZIXT\\mcpu-pipeline\\cpu\\control\\Controller.sv",[[[[[["Controller",[[1,0],[7,2]],[[1,7],[1,17]],[],["module"]],[175,9]],[[["clk",[[2,4],[2,13]],[[2,10],[2,13]],["Controller"],["port","input"]],["reset",[[3,4],[3,15]],[[3,10],[3,15]],["Controller"],["port","input"]],["i_stallDetect",[[4,4],[4,41]],[[4,28],[4,41]],["Controller"],["port","IStallDetect.Controller"]],["i_controller",[[5,4],[5,39]],[[5,27],[5,39]],["Controller"],["port","IController.Controller"]],["i_cp0",[[6,4],[6,25]],[[6,20],[6,25]],["Controller"],["port","ICP0.Controller"]],["aluop",[[8,4],[8,19]],[[8,14],[8,19]],["Controller"],["variable","wire"]],["branchType",[[9,4],[9,24]],[[9,14],[9,24]],["Controller"],["variable","wire"]],["MDFunc",[[9,4],[9,31]],[[9,25],[9,31]],["Controller"],["variable","branchType"]],["op",[[11,4],[11,17]],[[11,15],[11,17]],["Controller"],["variable","wire"]],["func",[[11,4],[11,22]],[[11,18],[11,22]],["Controller"],["variable","op"]],["rs",[[12,4],[12,17]],[[12,15],[12,17]],["Controller"],["variable","wire"]],["rt",[[12,4],[12,20]],[[12,18],[12,20]],["Controller"],["variable","rs"]]]]]]],null,0]],["c:\\Users\\ZIXT\\mcpu-pipeline\\cpu\\control\\FORWARD.sv",[[[[[["FORWARD",[[1,0],[12,2]],[[1,7],[1,14]],[],["module"]],[31,9]],[[["MEM_BACK",[[2,4],[2,24]],[[2,16],[2,24]],["FORWARD"],["port","input"]],["WB_BACK",[[3,4],[3,23]],[[3,16],[3,23]],["FORWARD"],["port","input"]],["USE_MEM_BACK",[[4,4],[4,22]],[[4,10],[4,22]],["FORWARD"],["port","input"]],["USE_WB_BACK",[[5,4],[5,21]],[[5,10],[5,21]],["FORWARD"],["port","input"]],["rs",[[6,4],[6,17]],[[6,15],[6,17]],["FORWARD"],["port","input"]],["rt",[[7,4],[7,17]],[[7,15],[7,17]],["FORWARD"],["port","input"]],["rd1",[[8,4],[8,19]],[[8,16],[8,19]],["FORWARD"],["port","input"]],["rd2",[[9,4],[9,19]],[[9,16],[9,19]],["FORWARD"],["port","input"]],["f_rd1",[[10,4],[10,23]],[[10,18],[10,23]],["FORWARD"],["port","output"]],["f_rd2",[[11,4],[11,23]],[[11,18],[11,23]],["FORWARD"],["port","output"]],["WB_Wd",[[13,4],[13,21]],[[13,16],[13,21]],["FORWARD"],["variable","wire"]],["MEM_Wd",[[13,4],[13,28]],[[13,22],[13,28]],["FORWARD"],["variable","WB_Wd"]],["WB_rd",[[14,4],[14,20]],[[14,15],[14,20]],["FORWARD"],["variable","wire"]],["MEM_rd",[[14,4],[14,27]],[[14,21],[14,27]],["FORWARD"],["variable","WB_rd"]]]]]],null,null,null,[["fmatch",[[0,0],[1,0]],[[0,8],[0,14]],["source.systemverilog"],["macro"]]]],null,0]],["c:\\Users\\ZIXT\\mcpu-pipeline\\cpu\\datapath\\CP0.sv",[[[[[["CP0",[[1,0],[5,2]],[[1,7],[1,10]],[],["module"]],[55,9]],[[["clk",[[2,4],[2,18]],[[2,15],[2,18]],["CP0"],["port","input"]],["rst",[[3,4],[3,18]],[[3,15],[3,18]],["CP0"],["port","input"]],["i_cp0",[[4,4],[4,20]],[[4,15],[4,20]],["CP0"],["port","ICP0.CP0"]],["HWInt",[[6,4],[6,19]],[[6,14],[6,19]],["CP0"],["variable","wire"]],["ID_PCP1",[[7,4],[7,23]],[[7,16],[7,23]],["CP0"],["variable","wire"]],["EX_DATA",[[8,4],[8,23]],[[8,16],[8,23]],["CP0"],["variable","wire"]],["CP0_CTRL",[[9,4],[9,22]],[[9,14],[9,22]],["CP0"],["variable","wire"]],["DIn",[[16,4],[16,18]],[[16,15],[16,18]],["CP0"],["variable","wire"]],["Sel",[[17,4],[17,18]],[[17,15],[17,18]],["CP0"],["variable","wire"]],["Wen",[[18,4],[18,12]],[[18,9],[18,12]],["CP0"],["variable","wire"]],["IM",[[21,4],[21,17]],[[21,15],[21,17]],["CP0"],["variable","reg"]],["EXL",[[22,4],[22,11]],[[22,8],[22,11]],["CP0"],["variable","reg"]],["IE",[[22,4],[22,14]],[[22,12],[22,14]],["CP0"],["variable","EXL"]],["hwint_pend",[[23,4],[23,25]],[[23,15],[23,25]],["CP0"],["variable","reg"]],["PrID",[[24,4],[24,18]],[[24,14],[24,18]],["CP0"],["variable","reg"]],["SR",[[25,4],[25,17]],[[25,15],[25,17]],["CP0"],["variable","wire"]],["Cause",[[26,4],[26,20]],[[26,15],[26,20]],["CP0"],["variable","wire"]],["Dout",[[27,4],[27,19]],[[27,15],[27,19]],["CP0"],["variable","wire"]]]]]]],null,0]],["c:\\Users\\ZIXT\\mcpu-pipeline\\cpu\\datapath\\EX\\ALU.sv",[[[[[["ALU",[[0,0],[7,17]],[[0,7],[0,10]],[],["module"]],[37,8]],[[["A",[[1,4],[1,17]],[[1,16],[1,17]],["ALU"],["port","input"]],["B",[[2,4],[2,17]],[[2,16],[2,17]],["ALU"],["port","input"]],["sa",[[3,4],[3,18]],[[3,16],[3,18]],["ALU"],["port","input"]],["F",[[4,4],[4,16]],[[4,15],[4,16]],["ALU"],["port","input"]],["C",[[5,4],[5,21]],[[5,20],[5,21]],["ALU"],["port","reg"]],["sum",[[6,4],[6,20]],[[6,17],[6,20]],["ALU"],["port","output"]],["zero",[[7,4],[7,15]],[[7,11],[7,15]],["ALU"],["port","output"]],["sll",[[8,4],[8,19]],[[8,16],[8,19]],["ALU"],["variable","wire"]],["srl",[[8,4],[8,23]],[[8,20],[8,23]],["ALU"],["variable","sll"]],["sra",[[8,4],[8,27]],[[8,24],[8,27]],["ALU"],["variable","srl"]],["sllv",[[8,4],[8,32]],[[8,28],[8,32]],["ALU"],["variable","sra"]],["srlv",[[8,4],[8,37]],[[8,33],[8,37]],["ALU"],["variable","sllv"]],["srav",[[8,4],[8,42]],[[8,38],[8,42]],["ALU"],["variable","srlv"]]]]]]],null,0]],["c:\\Users\\ZIXT\\mcpu-pipeline\\cpu\\datapath\\EX\\EX.sv",[[[[[["EX",[[1,0],[10,2]],[[1,7],[1,9]],[],["module"]],[85,9]],[[["clk",[[2,4],[2,18]],[[2,15],[2,18]],["EX"],["port","input"]],["rst",[[3,4],[3,18]],[[3,15],[3,18]],["EX"],["port","input"]],["i_controller",[[4,4],[4,31]],[[4,19],[4,31]],["EX"],["port","IController.EX"]],["i_id_ex",[[5,4],[5,21]],[[5,14],[5,21]],["EX"],["port","IID_EX.EX"]],["i_ex_mem",[[6,4],[6,23]],[[6,15],[6,23]],["EX"],["port","IEX_MEM.EX"]],["i_bypass",[[7,4],[7,23]],[[7,15],[7,23]],["EX"],["port","IBypass.EX"]],["i_cp0",[[8,4],[8,17]],[[8,12],[8,17]],["EX"],["port","ICP0.EX"]],["i_stallDetect",[[9,4],[9,33]],[[9,20],[9,33]],["EX"],["port","IStallDetect.EX"]],["aluop",[[11,4],[11,19]],[[11,14],[11,19]],["EX"],["variable","wire"]],["MDFunc",[[12,4],[12,20]],[[12,14],[12,20]],["EX"],["variable","wire"]],["PCP1",[[15,4],[15,20]],[[15,16],[15,20]],["EX"],["variable","wire"]],["instr",[[16,4],[16,20]],[[16,15],[16,20]],["EX"],["variable","wire"]],["rd1",[[16,4],[16,24]],[[16,21],[16,24]],["EX"],["variable","instr"]],["rd2",[[16,4],[16,28]],[[16,25],[16,28]],["EX"],["variable","rd1"]],["EXTB",[[16,4],[16,33]],[[16,29],[16,33]],["EX"],["variable","rd2"]],["f_rd1",[[19,4],[19,19]],[[19,14],[19,19]],["EX"],["variable","wire"]],["f_rd2",[[19,4],[19,25]],[[19,20],[19,25]],["EX"],["variable","f_rd1"]],["ALUB",[[19,4],[19,30]],[[19,26],[19,30]],["EX"],["variable","f_rd2"]],["ALUC",[[19,4],[19,35]],[[19,31],[19,35]],["EX"],["variable","ALUB"]],["EXout",[[19,4],[19,41]],[[19,36],[19,41]],["EX"],["variable","ALUC"]],["MDHI",[[19,4],[19,46]],[[19,42],[19,46]],["EX"],["variable","EXout"]],["MDLO",[[19,4],[19,51]],[[19,47],[19,51]],["EX"],["variable","MDHI"]],["zero",[[26,4],[26,13]],[[26,9],[26,13]],["EX"],["variable","wire"]],["preMemAddr",[[27,4],[27,24]],[[27,14],[27,24]],["EX"],["variable","wire"]],["u_EX_FORWARD",[[29,4],[40,5]],[[29,12],[29,24]],["EX"],["instance","FORWARD"]],["ALU",[[41,4],[49,5]],[[41,8],[41,11]],["EX"],["instance","ALU"]]]]]]],null,0]],["c:\\Users\\ZIXT\\mcpu-pipeline\\cpu\\datapath\\EX\\MDProc.sv",[[[[[["MDPROC",[[0,0],[8,2]],[[0,7],[0,13]],[],["module"]],[33,9]],[[["clk",[[1,4],[1,18]],[[1,15],[1,18]],["MDPROC"],["port","input"]],["isSign",[[2,4],[2,16]],[[2,10],[2,16]],["MDPROC"],["port","input"]],["A",[[3,4],[3,17]],[[3,16],[3,17]],["MDPROC"],["port","input"]],["B",[[4,4],[4,17]],[[4,16],[4,17]],["MDPROC"],["port","input"]],["F",[[5,4],[5,17]],[[5,16],[5,17]],["MDPROC"],["port","input"]],["O_HI",[[6,4],[6,21]],[[6,17],[6,21]],["MDPROC"],["port","output"]],["O_LO",[[7,4],[7,21]],[[7,17],[7,21]],["MDPROC"],["port","output"]],["hifo",[[9,4],[9,18]],[[9,14],[9,18]],["MDPROC"],["variable","reg"]]]]]]],null,0]],["c:\\Users\\ZIXT\\mcpu-pipeline\\cpu\\datapath\\ID\\BRANCH.sv",[[[[[["BRANCH",[[1,0],[6,2]],[[1,7],[1,13]],[],["module"]],[13,9]],[[["rd1",[[2,4],[2,19]],[[2,16],[2,19]],["BRANCH"],["port","input"]],["rd2",[[3,4],[3,19]],[[3,16],[3,19]],["BRANCH"],["port","input"]],["branchType",[[4,4],[4,26]],[[4,16],[4,26]],["BRANCH"],["port","input"]],["branchAvail",[[5,4],[5,22]],[[5,11],[5,22]],["BRANCH"],["port","output"]]]]]],null,null,null,[["match",[[0,0],[1,0]],[[0,8],[0,13]],["source.systemverilog"],["macro"]]]],null,0]],["c:\\Users\\ZIXT\\mcpu-pipeline\\cpu\\datapath\\ID\\EXT.sv",[[[[[["EXT",[[0,0],[5,2]],[[0,7],[0,10]],[],["module"]],[8,9]],[[["A",[[1,4],[1,17]],[[1,16],[1,17]],["EXT"],["port","input"]],["extop",[[2,4],[2,15]],[[2,10],[2,15]],["EXT"],["port","input"]],["exsign",[[3,4],[3,16]],[[3,10],[3,16]],["EXT"],["port","input"]],["B",[[4,4],[4,18]],[[4,17],[4,18]],["EXT"],["port","output"]]]]]]],null,0]],["c:\\Users\\ZIXT\\mcpu-pipeline\\cpu\\datapath\\ID\\GPR.sv",[[[[[["GPR",[[0,0],[9,23]],[[0,7],[0,10]],[],["module"]],[32,8]],[[["clk",[[1,4],[1,13]],[[1,10],[1,13]],["GPR"],["port","input"]],["reset",[[2,4],[2,15]],[[2,10],[2,15]],["GPR"],["port","input"]],["regWrite",[[3,4],[3,18]],[[3,10],[3,18]],["GPR"],["port","input"]],["rs",[[4,4],[4,19]],[[4,17],[4,19]],["GPR"],["port","input"]],["rt",[[5,4],[5,19]],[[5,17],[5,19]],["GPR"],["port","input"]],["rw",[[6,4],[6,19]],[[6,17],[6,19]],["GPR"],["port","input"]],["Wd",[[7,4],[7,19]],[[7,17],[7,19]],["GPR"],["port","input"]],["rd1",[[8,4],[8,21]],[[8,18],[8,21]],["GPR"],["port","output"]],["rd2",[[9,4],[9,21]],[[9,18],[9,21]],["GPR"],["port","output"]],["register",[[10,4],[10,28]],[[10,14],[10,22]],["GPR"],["variable","reg"]],["i",[[14,4],[14,13]],[[14,12],[14,13]],["GPR"],["variable","integer"]]]]]]],null,0]],["c:\\Users\\ZIXT\\mcpu-pipeline\\cpu\\datapath\\ID\\ID.sv",[[[[[["ID",[[1,0],[10,2]],[[1,7],[1,9]],[],["module"]],[105,9]],[[["clk",[[2,4],[2,18]],[[2,15],[2,18]],["ID"],["port","input"]],["rst",[[3,4],[3,18]],[[3,15],[3,18]],["ID"],["port","input"]],["i_controller",[[4,4],[4,31]],[[4,19],[4,31]],["ID"],["port","IController.ID"]],["i_if_id",[[5,4],[5,21]],[[5,14],[5,21]],["ID"],["port","IIF_ID.ID"]],["i_bypass",[[6,4],[6,23]],[[6,15],[6,23]],["ID"],["port","IBypass.ID"]],["i_cp0",[[7,4],[7,17]],[[7,12],[7,17]],["ID"],["port","ICP0.ID"]],["i_id_ex",[[8,4],[8,21]],[[8,14],[8,21]],["ID"],["port","IID_EX.ID"]],["i_stallDetect",[[9,4],[9,33]],[[9,20],[9,33]],["ID"],["port","IStallDetect.ID"]],["branchType",[[11,4],[11,24]],[[11,14],[11,24]],["ID"],["variable","wire"]],["PCP1",[[13,4],[13,20]],[[13,16],[13,20]],["ID"],["variable","wire"]],["instr",[[14,4],[14,21]],[[14,16],[14,21]],["ID"],["variable","wire"]],["WB_Wd",[[20,4],[20,21]],[[20,16],[20,21]],["ID"],["variable","wire"]],["WB_rw",[[21,4],[21,20]],[[21,15],[21,20]],["ID"],["variable","wire"]],["rd1",[[24,4],[24,18]],[[24,15],[24,18]],["ID"],["variable","wire"]],["rd2",[[24,4],[24,22]],[[24,19],[24,22]],["ID"],["variable","rd1"]],["EXTB",[[24,4],[24,27]],[[24,23],[24,27]],["ID"],["variable","rd2"]],["GPR",[[26,4],[36,5]],[[26,8],[26,11]],["ID"],["instance","GPR"]],["EXT",[[38,4],[43,5]],[[38,8],[38,11]],["ID"],["instance","EXT"]],["f_rd1",[[45,4],[45,22]],[[45,17],[45,22]],["ID"],["variable","wire"]],["f_rd2",[[46,4],[46,22]],[[46,17],[46,22]],["ID"],["variable","wire"]],["u_ID_FORWARD",[[48,4],[59,5]],[[48,12],[48,24]],["ID"],["instance","FORWARD"]],["branchAvail",[[61,4],[61,27]],[[61,16],[61,27]],["ID"],["variable","wire"]],["u_BRANCH",[[63,4],[68,5]],[[63,11],[63,19]],["ID"],["instance","BRANCH"]],["jpc",[[70,4],[82,5]],[[70,8],[70,11]],["ID"],["instance","jpc"]]]]]]],null,0]],["c:\\Users\\ZIXT\\mcpu-pipeline\\cpu\\datapath\\ID\\jpc.sv",[[[[[["jpc",[[2,0],[13,27]],[[2,7],[2,10]],[],["module"]],[20,10]],[[["PC",[[3,4],[3,23]],[[3,21],[3,23]],["jpc"],["port","wire"]],["branchAvail",[[4,4],[4,21]],[[4,10],[4,21]],["jpc"],["port","input"]],["jmp",[[5,4],[5,13]],[[5,10],[5,13]],["jpc"],["port","input"]],["NPCFromGPR",[[6,4],[6,20]],[[6,10],[6,20]],["jpc"],["port","input"]],["NPCFromEPC",[[7,4],[7,20]],[[7,10],[7,20]],["jpc"],["port","input"]],["goExceptionHandler",[[8,4],[8,28]],[[8,10],[8,28]],["jpc"],["port","input"]],["EPC",[[9,4],[9,24]],[[9,21],[9,24]],["jpc"],["port","wire"]],["offset",[[10,4],[10,27]],[[10,21],[10,27]],["jpc"],["port","wire"]],["instr_index",[[11,4],[11,32]],[[11,21],[11,32]],["jpc"],["port","wire"]],["reg_index",[[12,4],[12,30]],[[12,21],[12,30]],["jpc"],["port","wire"]],["JPC",[[13,4],[13,25]],[[13,22],[13,25]],["jpc"],["port","wire"]]]]]],null,null,null,[["ExceptionHandlerAddr",[[0,0],[1,0]],[[0,8],[0,28]],["source.systemverilog"],["macro"]],["npcmatch",[[1,0],[2,0]],[[1,8],[1,16]],["source.systemverilog"],["macro"]]]],null,0]],["c:\\Users\\ZIXT\\mcpu-pipeline\\cpu\\datapath\\IF\\IF.sv",[[[[[["IF",[[1,0],[6,2]],[[1,7],[1,9]],[],["module"]],[53,9]],[[["clk",[[2,4],[2,13]],[[2,10],[2,13]],["IF"],["port","input"]],["rst",[[3,4],[3,13]],[[3,10],[3,13]],["IF"],["port","input"]],["i_controller",[[4,4],[4,31]],[[4,19],[4,31]],["IF"],["port","IController.IF"]],["i_if_id",[[5,4],[5,21]],[[5,14],[5,21]],["IF"],["port","IIF_ID.IF"]],["reg_index",[[7,4],[7,24]],[[7,15],[7,24]],["IF"],["variable","wire"]],["EX_instr",[[8,4],[8,23]],[[8,15],[8,23]],["IF"],["variable","wire"]],["IF_PC",[[9,4],[9,20]],[[9,15],[9,20]],["IF"],["variable","wire"]],["NPC",[[9,4],[9,24]],[[9,21],[9,24]],["IF"],["variable","IF_PC"]],["IF_instr",[[10,4],[10,23]],[[10,15],[10,23]],["IF"],["variable","wire"]],["pc",[[12,4],[18,5]],[[12,7],[12,9]],["IF"],["instance","pc"]],["IM",[[19,4],[24,5]],[[19,7],[19,9]],["IF"],["instance","IM"]],["ID_instr",[[26,4],[26,23]],[[26,15],[26,23]],["IF"],["variable","reg"]],["firstFetch",[[27,4],[27,18]],[[27,8],[27,18]],["IF"],["variable","reg"]],["ID_PCP1",[[48,4],[48,23]],[[48,16],[48,23]],["IF"],["variable","wire"]]]]]]],null,0]],["c:\\Users\\ZIXT\\mcpu-pipeline\\cpu\\datapath\\IF\\IM.sv",[[[[[["IM",[[0,0],[4,27]],[[0,7],[0,9]],[],["module"]],[18,8]],[[["clk",[[1,4],[1,13]],[[1,10],[1,13]],["IM"],["port","input"]],["ce",[[2,4],[2,12]],[[2,10],[2,12]],["IM"],["port","input"]],["addr",[[3,4],[3,20]],[[3,16],[3,20]],["IM"],["port","input"]],["instruct",[[4,4],[4,25]],[[4,17],[4,25]],["IM"],["port","output"]],["index",[[5,4],[5,20]],[[5,15],[5,20]],["IM"],["variable","wire"]],["u_imrom",[[8,4],[15,5]],[[8,11],[8,18]],["IM"],["instance","im_rom"]]]]]]],null,0]],["c:\\Users\\ZIXT\\mcpu-pipeline\\cpu\\datapath\\IF\\pc.sv",[[[[[["pc",[[1,0],[6,25]],[[1,7],[1,9]],[],["module"]],[26,8]],[[["NPC",[[2,4],[2,24]],[[2,21],[2,24]],["pc"],["port","wire"]],["clk",[[3,4],[3,13]],[[3,10],[3,13]],["pc"],["port","input"]],["reset",[[4,4],[4,15]],[[4,10],[4,15]],["pc"],["port","input"]],["PCWrite",[[5,4],[5,17]],[[5,10],[5,17]],["pc"],["port","input"]],["PC",[[6,4],[6,23]],[[6,21],[6,23]],["pc"],["port","reg"]],["line",[[10,4],[10,20]],[[10,16],[10,20]],["pc"],["variable","wire"]]]]]],null,null,null,[["START_ADDR",[[0,0],[1,0]],[[0,8],[0,18]],["source.systemverilog"],["macro"]]]],null,0]],["c:\\Users\\ZIXT\\mcpu-pipeline\\cpu\\datapath\\MEM\\BEEXT.sv",[[[[[["BEEXT",[[0,0],[5,2]],[[0,7],[0,12]],[],["module"]],[9,9]],[[["isByte",[[1,4],[1,16]],[[1,10],[1,16]],["BEEXT"],["port","input"]],["isHalf",[[2,4],[2,16]],[[2,10],[2,16]],["BEEXT"],["port","input"]],["low_addr",[[3,4],[3,23]],[[3,15],[3,23]],["BEEXT"],["port","input"]],["be",[[4,4],[4,18]],[[4,16],[4,18]],["BEEXT"],["port","output"]]]]]]],null,0]],["c:\\Users\\ZIXT\\mcpu-pipeline\\cpu\\datapath\\MEM\\MEM.sv",[[[[[["MEM",[[1,0],[14,2]],[[1,7],[1,10]],[],["module"]],[67,9]],[[["clk",[[2,4],[2,18]],[[2,15],[2,18]],["MEM"],["port","input"]],["rst",[[3,4],[3,18]],[[3,15],[3,18]],["MEM"],["port","input"]],["i_controller",[[4,4],[4,39]],[[4,27],[4,39]],["MEM"],["port","IController.Controller"]],["PrRD",[[5,4],[5,20]],[[5,16],[5,20]],["MEM"],["port","input"]],["PrAddr",[[6,4],[6,23]],[[6,17],[6,23]],["MEM"],["port","output"]],["PrWD",[[7,4],[7,21]],[[7,17],[7,21]],["MEM"],["port","output"]],["PrBE",[[8,4],[8,20]],[[8,16],[8,20]],["MEM"],["port","output"]],["IOWrite",[[9,4],[9,18]],[[9,11],[9,18]],["MEM"],["port","output"]],["i_ex_mem",[[10,4],[10,24]],[[10,16],[10,24]],["MEM"],["port","IEX_MEM.MEM"]],["i_mem_wb",[[11,4],[11,24]],[[11,16],[11,24]],["MEM"],["port","IMEM_WB.MEM"]],["i_bypass",[[12,4],[12,24]],[[12,16],[12,24]],["MEM"],["port","IBypass.MEM"]],["i_stallDetect",[[13,4],[13,34]],[[13,21],[13,34]],["MEM"],["port","IStallDetect.MEM"]],["EXout",[[16,4],[16,19]],[[16,14],[16,19]],["MEM"],["variable","wire"]],["rd2",[[16,4],[16,23]],[[16,20],[16,23]],["MEM"],["variable","EXout"]],["MEMout",[[16,4],[16,30]],[[16,24],[16,30]],["MEM"],["variable","rd2"]],["rw",[[17,4],[17,15]],[[17,13],[17,15]],["MEM"],["variable","wire"]],["be",[[22,4],[22,16]],[[22,14],[22,16]],["MEM"],["variable","wire"]],["U_BEEXT",[[23,4],[28,5]],[[23,10],[23,17]],["MEM"],["instance","BEEXT"]],["u_dm_ram",[[40,4],[47,5]],[[40,11],[40,19]],["MEM"],["instance","dm_ram"]]]]]]],null,0]],["c:\\Users\\ZIXT\\mcpu-pipeline\\cpu\\datapath\\WB\\DREXT.sv",[[[[[["DREXT",[[0,0],[6,28]],[[0,7],[0,12]],[],["module"]],[16,8]],[[["isByte",[[1,4],[1,16]],[[1,10],[1,16]],["DREXT"],["port","input"]],["isHalf",[[2,4],[2,16]],[[2,10],[2,16]],["DREXT"],["port","input"]],["exsign",[[3,4],[3,16]],[[3,10],[3,16]],["DREXT"],["port","input"]],["low_addr",[[4,4],[4,23]],[[4,15],[4,23]],["DREXT"],["port","input"]],["in_data",[[5,4],[5,24]],[[5,17],[5,24]],["DREXT"],["port","input"]],["out_data",[[6,4],[6,26]],[[6,18],[6,26]],["DREXT"],["port","output"]],["_byte",[[7,4],[7,20]],[[7,15],[7,20]],["DREXT"],["variable","wire"]],["half",[[8,4],[8,20]],[[8,16],[8,20]],["DREXT"],["variable","wire"]],["shift_bit",[[9,4],[9,24]],[[9,15],[9,24]],["DREXT"],["variable","wire"]]]]]]],null,0]],["c:\\Users\\ZIXT\\mcpu-pipeline\\cpu\\datapath\\WB\\WB.sv",[[[[[["WB",[[2,0],[8,2]],[[2,7],[2,9]],[],["module"]],[25,9]],[[["clk",[[3,4],[3,18]],[[3,15],[3,18]],["WB"],["port","input"]],["rst",[[4,4],[4,18]],[[4,15],[4,18]],["WB"],["port","input"]],["i_mem_wb",[[5,4],[5,23]],[[5,15],[5,23]],["WB"],["port","IMEM_WB.WB"]],["PrRD",[[6,4],[6,20]],[[6,16],[6,20]],["WB"],["port","input"]],["i_bypass",[[7,4],[7,23]],[[7,15],[7,23]],["WB"],["port","IBypass.WB"]],["MEMout",[[11,4],[11,22]],[[11,16],[11,22]],["WB"],["variable","wire"]],["EXT_Dout",[[13,4],[13,23]],[[13,15],[13,23]],["WB"],["variable","wire"]],["U_DREXT",[[14,4],[21,5]],[[14,10],[14,17]],["WB"],["instance","DREXT"]],["WB_Wd",[[22,4],[22,20]],[[22,15],[22,20]],["WB"],["variable","wire"]]]]]]],null,0]],["c:\\Users\\ZIXT\\mcpu-pipeline\\cpu\\mips.sv",[[[[[["mips",[[1,0],[10,2]],[[1,7],[1,11]],[],["module"]],[99,9]],[[["clk",[[2,4],[2,13]],[[2,10],[2,13]],["mips"],["port","input"]],["rst",[[3,4],[3,13]],[[3,10],[3,13]],["mips"],["port","input"]],["HWInt",[[4,4],[4,20]],[[4,15],[4,20]],["mips"],["port","input"]],["PrAddr",[[5,4],[5,23]],[[5,17],[5,23]],["mips"],["port","output"]],["PrRD",[[6,4],[6,20]],[[6,16],[6,20]],["mips"],["port","input"]],["PrWD",[[7,4],[7,21]],[[7,17],[7,21]],["mips"],["port","output"]],["PrBE",[[8,4],[8,20]],[[8,16],[8,20]],["mips"],["port","output"]],["IOWrite",[[9,4],[9,18]],[[9,11],[9,18]],["mips"],["port","output"]],["i_controller",[[12,4],[12,33]],[[12,16],[12,28]],["mips"],["instance","IController"]],["i_if_id",[[13,4],[13,28]],[[13,16],[13,23]],["mips"],["instance","IIF_ID"]],["i_id_ex",[[14,4],[14,28]],[[14,16],[14,23]],["mips"],["instance","IID_EX"]],["i_ex_mem",[[15,4],[15,29]],[[15,16],[15,24]],["mips"],["instance","IEX_MEM"]],["i_mem_wb",[[16,4],[16,29]],[[16,16],[16,24]],["mips"],["instance","IMEM_WB"]],["i_bypass",[[17,4],[17,29]],[[17,16],[17,24]],["mips"],["instance","IBypass"]],["i_cp0",[[18,4],[18,26]],[[18,16],[18,21]],["mips"],["instance","ICP0"]],["i_stallDetect",[[19,4],[19,35]],[[19,17],[19,30]],["mips"],["instance","IStallDetect"]],["u_IF",[[22,4],[27,5]],[[22,7],[22,11]],["mips"],["instance","IF"]],["u_Controller",[[30,4],[36,5]],[[30,15],[30,27]],["mips"],["instance","Controller"]],["u_ID",[[43,4],[52,5]],[[43,7],[43,11]],["mips"],["instance","ID"]],["u_EX",[[56,4],[65,5]],[[56,7],[56,11]],["mips"],["instance","EX"]],["u_MEM",[[67,4],[80,5]],[[67,8],[67,13]],["mips"],["instance","MEM"]],["u_WB",[[83,4],[89,5]],[[83,7],[83,11]],["mips"],["instance","WB"]],["u_CP0",[[93,4],[97,5]],[[93,8],[93,13]],["mips"],["instance","CP0"]]]]]]],null,0]],["c:\\Users\\ZIXT\\mcpu-pipeline\\cpu\\pipelineInterfaces.sv",[[[[[["#AnonymousStructUnion0",[[2,8],[4,1]],[[2,8],[2,14]],[],["struct"]],[4,0]],[[["PCWrite",[[3,4],[3,17]],[[3,10],[3,17]],["#AnonymousStructUnion0"],["struct_union_member"]]]]],[[["#AnonymousStructUnion1",[[7,8],[9,1]],[[7,8],[7,14]],[],["struct"]],[9,0]],[[["isLOADS",[[8,4],[8,53]],[[8,46],[8,53]],["#AnonymousStructUnion1"],["struct_union_member"]]]]],[[["#AnonymousStructUnion2",[[10,8],[12,1]],[[10,8],[10,14]],[],["struct"]],[12,0]],[[["memWrite",[[11,4],[11,18]],[[11,10],[11,18]],["#AnonymousStructUnion2"],["struct_union_member"]]]]],[[["#AnonymousStructUnion3",[[13,8],[19,1]],[[13,8],[13,14]],[],["struct"]],[19,0]],[[["ALUSrc",[[14,4],[14,51]],[[14,45],[14,51]],["#AnonymousStructUnion3"],["struct_union_member"]],["aluop",[[15,4],[15,20]],[[15,15],[15,20]],["#AnonymousStructUnion3"],["struct_union_member"]],["MDSign",[[16,4],[16,16]],[[16,10],[16,16]],["#AnonymousStructUnion3"],["struct_union_member"]],["MDFunc",[[17,4],[17,21]],[[17,15],[17,21]],["#AnonymousStructUnion3"],["struct_union_member"]],["MDLOWB",[[18,4],[18,23]],[[18,17],[18,23]],["#AnonymousStructUnion3"],["struct_union_member"]]]]],[[["#AnonymousStructUnion4",[[20,8],[24,1]],[[20,8],[20,14]],[],["struct"]],[24,0]],[[["NPCFromGPR",[[21,4],[21,42]],[[21,32],[21,42]],["#AnonymousStructUnion4"],["struct_union_member"]],["branchType",[[22,4],[22,25]],[[22,15],[22,25]],["#AnonymousStructUnion4"],["struct_union_member"]],["exsign",[[23,4],[23,22]],[[23,16],[23,22]],["#AnonymousStructUnion4"],["struct_union_member"]]]]],[[["#AnonymousStructUnion5",[[25,8],[27,1]],[[25,8],[25,14]],[],["struct"]],[27,0]],[[["ExlClr",[[26,4],[26,23]],[[26,17],[26,23]],["#AnonymousStructUnion5"],["struct_union_member"]]]]],[[["#AnonymousStructUnion6",[[29,8],[32,1]],[[29,8],[29,14]],[],["struct"]],[32,0]],[[["ID_PCP1",[[30,4],[30,23]],[[30,16],[30,23]],["#AnonymousStructUnion6"],["struct_union_member"]],["ID_instr",[[31,4],[31,24]],[[31,16],[31,24]],["#AnonymousStructUnion6"],["struct_union_member"]]]]],[[["#AnonymousStructUnion7",[[33,8],[36,1]],[[33,8],[33,14]],[],["struct"]],[36,0]],[[["PCP1",[[34,4],[34,20]],[[34,16],[34,20]],["#AnonymousStructUnion7"],["struct_union_member"]],["EXTB",[[35,4],[35,38]],[[35,34],[35,38]],["#AnonymousStructUnion7"],["struct_union_member"]]]]],[[["#AnonymousStructUnion8",[[37,8],[40,1]],[[37,8],[37,14]],[],["struct"]],[40,0]],[[["rw",[[38,4],[38,18]],[[38,16],[38,18]],["#AnonymousStructUnion8"],["struct_union_member"]],["f_rd2",[[39,4],[39,28]],[[39,23],[39,28]],["#AnonymousStructUnion8"],["struct_union_member"]]]]],[[["#AnonymousStructUnion9",[[41,8],[44,1]],[[41,8],[41,14]],[],["struct"]],[44,0]],[[["rw",[[42,4],[42,18]],[[42,16],[42,18]],["#AnonymousStructUnion9"],["struct_union_member"]],["EXout",[[43,4],[43,22]],[[43,17],[43,22]],["#AnonymousStructUnion9"],["struct_union_member"]]]]],[[["#AnonymousStructUnion10",[[45,8],[49,1]],[[45,8],[45,14]],[],["struct"]],[49,0]],[[["regWrite",[[46,4],[46,18]],[[46,10],[46,18]],["#AnonymousStructUnion10"],["struct_union_member"]],["Wd",[[47,4],[47,18]],[[47,16],[47,18]],["#AnonymousStructUnion10"],["struct_union_member"]],["rw",[[48,4],[48,17]],[[48,15],[48,17]],["#AnonymousStructUnion10"],["struct_union_member"]]]]],[[["IController",[[50,0],[50,33]],[[50,10],[50,21]],[],["interface"]],[74,13]],[[["clk",[[50,22],[50,31]],[[50,28],[50,31]],["IController"],["port","input"]],["op",[[51,4],[51,20]],[[51,18],[51,20]],["IController"],["variable","logic"]],["func",[[52,4],[52,20]],[[52,16],[52,20]],["IController"],["variable","logic"]],["rs",[[53,4],[53,20]],[[53,18],[53,20]],["IController"],["variable","logic"]],["rt",[[54,4],[54,20]],[[54,18],[54,20]],["IController"],["variable","logic"]],["ID_instr",[[55,4],[55,25]],[[55,17],[55,25]],["IController"],["variable","logic"]],["IF_FLUSH",[[56,4],[56,18]],[[56,10],[56,18]],["IController"],["variable","logic"]],["ID_FLUSH",[[56,4],[56,27]],[[56,19],[56,27]],["IController"],["variable","IF_FLUSH"]],["EX_FLUSH",[[56,4],[56,36]],[[56,28],[56,36]],["IController"],["variable","ID_FLUSH"]],["MEM_FLUSH",[[56,4],[56,46]],[[56,37],[56,46]],["IController"],["variable","EX_FLUSH"]],["WB_FLUSH",[[56,4],[56,55]],[[56,47],[56,55]],["IController"],["variable","MEM_FLUSH"]],["IF_CTRL",[[57,4],[57,24]],[[57,17],[57,24]],["IController"],["variable","type_IF_CTRL"]],["ID_CTRL",[[58,4],[58,24]],[[58,17],[58,24]],["IController"],["variable","type_ID_CTRL"]],["EX_CTRL",[[59,4],[59,24]],[[59,17],[59,24]],["IController"],["variable","type_EX_CTRL"]],["MEM_CTRL",[[60,4],[60,26]],[[60,18],[60,26]],["IController"],["variable","type_MEM_CTRL"]],["WB_CTRL",[[61,4],[61,24]],[[61,17],[61,24]],["IController"],["variable","type_WB_CTRL"]]],[],[[[["Controller",[[66,12],[68,67]],[[66,12],[66,22]],["IController"],["modport"]],[68,66]],[[["op",[[66,23],[66,31]],[[66,29],[66,31]],["IController","Controller"],["port","input"]],["func",[[66,32],[66,36]],[[66,32],[66,36]],["IController","Controller"],["port","op"]],["rs",[[66,37],[66,39]],[[66,37],[66,39]],["IController","Controller"],["port","func"]],["rt",[[66,40],[66,42]],[[66,40],[66,42]],["IController","Controller"],["port","rs"]],["IF_CTRL",[[67,23],[67,37]],[[67,30],[67,37]],["IController","Controller"],["port","output"]],["ID_CTRL",[[67,38],[67,45]],[[67,38],[67,45]],["IController","Controller"],["port","IF_CTRL"]],["EX_CTRL",[[67,46],[67,53]],[[67,46],[67,53]],["IController","Controller"],["port","ID_CTRL"]],["MEM_CTRL",[[67,54],[67,62]],[[67,54],[67,62]],["IController","Controller"],["port","EX_CTRL"]],["WB_CTRL",[[67,63],[67,70]],[[67,63],[67,70]],["IController","Controller"],["port","MEM_CTRL"]],["IF_FLUSH",[[68,23],[68,38]],[[68,30],[68,38]],["IController","Controller"],["port","output"]],["ID_FLUSH",[[68,39],[68,47]],[[68,39],[68,47]],["IController","Controller"],["port","IF_FLUSH"]],["EX_FLUSH",[[68,48],[68,56]],[[68,48],[68,56]],["IController","Controller"],["port","ID_FLUSH"]],["MEM_FLUSH",[[68,57],[68,66]],[[68,57],[68,66]],["IController","Controller"],["port","EX_FLUSH"]]]]],[[["IF",[[69,12],[69,38]],[[69,12],[69,14]],["IController"],["modport"]],[69,37]],[[["IF_FLUSH",[[69,15],[69,29]],[[69,21],[69,29]],["IController","IF"],["port","input"]],["IF_CTRL",[[69,30],[69,37]],[[69,30],[69,37]],["IController","IF"],["port","IF_FLUSH"]]]]],[[["ID",[[70,12],[71,31]],[[70,12],[70,14]],["IController"],["modport"]],[71,30]],[[["ID_FLUSH",[[70,15],[70,29]],[[70,21],[70,29]],["IController","ID"],["port","input"]],["ID_CTRL",[[70,30],[70,37]],[[70,30],[70,37]],["IController","ID"],["port","ID_FLUSH"]],["EX_CTRL",[[70,38],[70,45]],[[70,38],[70,45]],["IController","ID"],["port","ID_CTRL"]],["MEM_CTRL",[[70,46],[70,54]],[[70,46],[70,54]],["IController","ID"],["port","EX_CTRL"]],["WB_CTRL",[[70,55],[70,62]],[[70,55],[70,62]],["IController","ID"],["port","MEM_CTRL"]],["ID_instr",[[71,15],[71,30]],[[71,22],[71,30]],["IController","ID"],["port","output"]]]]],[[["EX",[[72,12],[72,30]],[[72,12],[72,14]],["IController"],["modport"]],[72,29]],[[["EX_FLUSH",[[72,15],[72,29]],[[72,21],[72,29]],["IController","EX"],["port","input"]]]]],[[["MEM",[[73,12],[73,32]],[[73,12],[73,15]],["IController"],["modport"]],[73,31]],[[["MEM_FLUSH",[[73,16],[73,31]],[[73,22],[73,31]],["IController","MEM"],["port","input"]]]]]]]],[[["IStallDetect",[[75,0],[75,34]],[[75,10],[75,22]],[],["interface"]],[93,1]],[[["clk",[[75,23],[75,32]],[[75,29],[75,32]],["IStallDetect"],["port","input"]],["ID_rs",[[76,4],[76,21]],[[76,16],[76,21]],["IStallDetect"],["variable","logic"]],["ID_rt",[[76,4],[76,27]],[[76,22],[76,27]],["IStallDetect"],["variable","ID_rs"]],["ID_uncertainJump",[[77,4],[77,26]],[[77,10],[77,26]],["IStallDetect"],["variable","logic"]],["EX_rw",[[78,4],[78,21]],[[78,16],[78,21]],["IStallDetect"],["variable","logic"]],["EX_regWrite",[[79,4],[79,21]],[[79,10],[79,21]],["IStallDetect"],["variable","logic"]],["EX_memToReg",[[80,4],[80,21]],[[80,10],[80,21]],["IStallDetect"],["variable","logic"]],["MEM_rw",[[81,4],[81,22]],[[81,16],[81,22]],["IStallDetect"],["variable","logic"]],["MEM_memToReg",[[82,4],[82,22]],[[82,10],[82,22]],["IStallDetect"],["variable","logic"]],["stall",[[83,4],[83,15]],[[83,10],[83,15]],["IStallDetect"],["variable","logic"]],["LOAD",[[83,4],[83,20]],[[83,16],[83,20]],["IStallDetect"],["variable","stall"]],["Branch_EX",[[83,4],[83,30]],[[83,21],[83,30]],["IStallDetect"],["variable","LOAD"]],["Branch_LOAD",[[83,4],[83,42]],[[83,31],[83,42]],["IStallDetect"],["variable","Branch_EX"]]],[],[[[["Controller",[[88,12],[88,59]],[[88,12],[88,22]],["IStallDetect"],["modport"]],[88,58]],[[["stall",[[88,23],[88,34]],[[88,29],[88,34]],["IStallDetect","Controller"],["port","input"]],["ID_uncertainJump",[[88,35],[88,58]],[[88,42],[88,58]],["IStallDetect","Controller"],["port","output"]]]]],[[["ID",[[89,12],[89,34]],[[89,12],[89,14]],["IStallDetect"],["modport"]],[89,33]],[[["ID_rs",[[89,15],[89,27]],[[89,22],[89,27]],["IStallDetect","ID"],["port","output"]],["ID_rt",[[89,28],[89,33]],[[89,28],[89,33]],["IStallDetect","ID"],["port","ID_rs"]]]]],[[["EX",[[90,12],[90,52]],[[90,12],[90,14]],["IStallDetect"],["modport"]],[90,51]],[[["EX_rw",[[90,15],[90,27]],[[90,22],[90,27]],["IStallDetect","EX"],["port","output"]],["EX_regWrite",[[90,28],[90,39]],[[90,28],[90,39]],["IStallDetect","EX"],["port","EX_rw"]],["EX_memToReg",[[90,40],[90,51]],[[90,40],[90,51]],["IStallDetect","EX"],["port","EX_regWrite"]]]]],[[["MEM",[[91,12],[91,43]],[[91,12],[91,15]],["IStallDetect"],["modport"]],[91,42]],[[["MEM_rw",[[91,16],[91,29]],[[91,23],[91,29]],["IStallDetect","MEM"],["port","output"]],["MEM_memToReg",[[91,30],[91,42]],[[91,30],[91,42]],["IStallDetect","MEM"],["port","MEM_rw"]]]]]]]],[[["IIF_ID",[[94,0],[94,28]],[[94,10],[94,16]],[],["interface"]],[100,13]],[[["clk",[[94,17],[94,26]],[[94,23],[94,26]],["IIF_ID"],["port","input"]],["ID_DATA",[[95,4],[95,24]],[[95,17],[95,24]],["IIF_ID"],["variable","type_ID_DATA"]],["JPC",[[96,4],[96,19]],[[96,16],[96,19]],["IIF_ID"],["variable","logic"]],["jpcAvail",[[97,4],[97,18]],[[97,10],[97,18]],["IIF_ID"],["variable","logic"]]],[],[[[["IF",[[98,12],[98,49]],[[98,12],[98,14]],["IIF_ID"],["modport"]],[98,48]],[[["JPC",[[98,15],[98,24]],[[98,21],[98,24]],["IIF_ID","IF"],["port","input"]],["jpcAvail",[[98,25],[98,33]],[[98,25],[98,33]],["IIF_ID","IF"],["port","JPC"]],["ID_DATA",[[98,34],[98,48]],[[98,41],[98,48]],["IIF_ID","IF"],["port","output"]]]]],[[["ID",[[99,12],[99,49]],[[99,12],[99,14]],["IIF_ID"],["modport"]],[99,48]],[[["ID_DATA",[[99,15],[99,28]],[[99,21],[99,28]],["IIF_ID","ID"],["port","input"]],["JPC",[[99,29],[99,39]],[[99,36],[99,39]],["IIF_ID","ID"],["port","output"]],["jpcAvail",[[99,40],[99,48]],[[99,40],[99,48]],["IIF_ID","ID"],["port","JPC"]]]]]]]],[[["IID_EX",[[101,0],[101,28]],[[101,10],[101,16]],[],["interface"]],[108,13]],[[["clk",[[101,17],[101,26]],[[101,23],[101,26]],["IID_EX"],["port","input"]],["EX_CTRL",[[102,4],[102,24]],[[102,17],[102,24]],["IID_EX"],["variable","type_EX_CTRL"]],["MEM_CTRL",[[103,4],[103,26]],[[103,18],[103,26]],["IID_EX"],["variable","type_MEM_CTRL"]],["WB_CTRL",[[104,4],[104,24]],[[104,17],[104,24]],["IID_EX"],["variable","type_WB_CTRL"]],["EX_DATA",[[105,4],[105,24]],[[105,17],[105,24]],["IID_EX"],["variable","type_EX_DATA"]]],[],[[[["ID",[[106,12],[106,55]],[[106,12],[106,14]],["IID_EX"],["modport"]],[106,54]],[[["EX_CTRL",[[106,15],[106,29]],[[106,22],[106,29]],["IID_EX","ID"],["port","output"]],["MEM_CTRL",[[106,30],[106,38]],[[106,30],[106,38]],["IID_EX","ID"],["port","EX_CTRL"]],["WB_CTRL",[[106,39],[106,46]],[[106,39],[106,46]],["IID_EX","ID"],["port","MEM_CTRL"]],["EX_DATA",[[106,47],[106,54]],[[106,47],[106,54]],["IID_EX","ID"],["port","WB_CTRL"]]]]],[[["EX",[[107,12],[107,55]],[[107,12],[107,14]],["IID_EX"],["modport"]],[107,54]],[[["EX_CTRL",[[107,15],[107,29]],[[107,22],[107,29]],["IID_EX","EX"],["port","input"]],["MEM_CTRL",[[107,30],[107,38]],[[107,30],[107,38]],["IID_EX","EX"],["port","EX_CTRL"]],["WB_CTRL",[[107,39],[107,46]],[[107,39],[107,46]],["IID_EX","EX"],["port","MEM_CTRL"]],["EX_DATA",[[107,47],[107,54]],[[107,47],[107,54]],["IID_EX","EX"],["port","WB_CTRL"]]]]]]]],[[["IEX_MEM",[[109,0],[109,29]],[[109,10],[109,17]],[],["interface"]],[115,13]],[[["clk",[[109,18],[109,27]],[[109,24],[109,27]],["IEX_MEM"],["port","input"]],["MEM_CTRL",[[110,4],[110,26]],[[110,18],[110,26]],["IEX_MEM"],["variable","type_MEM_CTRL"]],["WB_CTRL",[[111,4],[111,24]],[[111,17],[111,24]],["IEX_MEM"],["variable","type_WB_CTRL"]],["MEM_DATA",[[112,4],[112,26]],[[112,18],[112,26]],["IEX_MEM"],["variable","type_MEM_DATA"]]],[],[[[["EX",[[113,12],[113,48]],[[113,12],[113,14]],["IEX_MEM"],["modport"]],[113,47]],[[["MEM_CTRL",[[113,15],[113,30]],[[113,22],[113,30]],["IEX_MEM","EX"],["port","output"]],["WB_CTRL",[[113,31],[113,38]],[[113,31],[113,38]],["IEX_MEM","EX"],["port","MEM_CTRL"]],["MEM_DATA",[[113,39],[113,47]],[[113,39],[113,47]],["IEX_MEM","EX"],["port","WB_CTRL"]]]]],[[["MEM",[[114,12],[114,49]],[[114,12],[114,15]],["IEX_MEM"],["modport"]],[114,48]],[[["MEM_CTRL",[[114,16],[114,31]],[[114,23],[114,31]],["IEX_MEM","MEM"],["port","input"]],["WB_CTRL",[[114,32],[114,39]],[[114,32],[114,39]],["IEX_MEM","MEM"],["port","MEM_CTRL"]],["MEM_DATA",[[114,40],[114,48]],[[114,40],[114,48]],["IEX_MEM","MEM"],["port","WB_CTRL"]]]]]]]],[[["IMEM_WB",[[116,0],[116,29]],[[116,10],[116,17]],[],["interface"]],[122,13]],[[["clk",[[116,18],[116,27]],[[116,24],[116,27]],["IMEM_WB"],["port","input"]],["WB_CTRL",[[117,4],[117,24]],[[117,17],[117,24]],["IMEM_WB"],["variable","type_WB_CTRL"]],["WB_DATA",[[118,4],[118,24]],[[118,17],[118,24]],["IMEM_WB"],["variable","type_WB_DATA"]],["Dout",[[119,4],[119,20]],[[119,16],[119,20]],["IMEM_WB"],["variable","wire"]]],[],[[[["MEM",[[120,12],[120,44]],[[120,12],[120,15]],["IMEM_WB"],["modport"]],[120,43]],[[["WB_CTRL",[[120,16],[120,30]],[[120,23],[120,30]],["IMEM_WB","MEM"],["port","output"]],["WB_DATA",[[120,31],[120,38]],[[120,31],[120,38]],["IMEM_WB","MEM"],["port","WB_CTRL"]],["Dout",[[120,39],[120,43]],[[120,39],[120,43]],["IMEM_WB","MEM"],["port","WB_DATA"]]]]],[[["WB",[[121,12],[121,43]],[[121,12],[121,14]],["IMEM_WB"],["modport"]],[121,42]],[[["WB_CTRL",[[121,15],[121,29]],[[121,22],[121,29]],["IMEM_WB","WB"],["port","input"]],["WB_DATA",[[121,30],[121,37]],[[121,30],[121,37]],["IMEM_WB","WB"],["port","WB_CTRL"]],["Dout",[[121,38],[121,42]],[[121,38],[121,42]],["IMEM_WB","WB"],["port","WB_DATA"]]]]]]]],[[["IBypass",[[123,0],[123,29]],[[123,10],[123,17]],[],["interface"]],[129,13]],[[["clk",[[123,18],[123,27]],[[123,24],[123,27]],["IBypass"],["port","input"]],["MEM_BACK",[[124,4],[124,29]],[[124,21],[124,29]],["IBypass"],["variable","type_Bypass_DATA"]],["WB_BACK",[[124,4],[124,37]],[[124,30],[124,37]],["IBypass"],["variable","MEM_BACK"]]],[],[[[["ID",[[125,12],[125,38]],[[125,12],[125,14]],["IBypass"],["modport"]],[125,37]],[[["MEM_BACK",[[125,15],[125,29]],[[125,21],[125,29]],["IBypass","ID"],["port","input"]],["WB_BACK",[[125,30],[125,37]],[[125,30],[125,37]],["IBypass","ID"],["port","MEM_BACK"]]]]],[[["EX",[[126,12],[126,38]],[[126,12],[126,14]],["IBypass"],["modport"]],[126,37]],[[["MEM_BACK",[[126,15],[126,29]],[[126,21],[126,29]],["IBypass","EX"],["port","input"]],["WB_BACK",[[126,30],[126,37]],[[126,30],[126,37]],["IBypass","EX"],["port","MEM_BACK"]]]]],[[["MEM",[[127,12],[127,32]],[[127,12],[127,15]],["IBypass"],["modport"]],[127,31]],[[["MEM_BACK",[[127,16],[127,31]],[[127,23],[127,31]],["IBypass","MEM"],["port","output"]]]]],[[["WB",[[128,12],[128,30]],[[128,12],[128,14]],["IBypass"],["modport"]],[128,29]],[[["WB_BACK",[[128,15],[128,29]],[[128,22],[128,29]],["IBypass","WB"],["port","output"]]]]]]]],[[["ICP0",[[130,0],[130,26]],[[130,10],[130,14]],[],["interface"]],[144,5]],[[["clk",[[130,15],[130,24]],[[130,21],[130,24]],["ICP0"],["port","input"]],["HWInt",[[131,4],[131,20]],[[131,15],[131,20]],["ICP0"],["variable","wire"]],["ID_PCP1",[[132,4],[132,23]],[[132,16],[132,23]],["ICP0"],["variable","wire"]],["EPC",[[133,4],[133,20]],[[133,17],[133,20]],["ICP0"],["variable","logic"]],["EX_TO_CP0",[[134,4],[134,25]],[[134,16],[134,25]],["ICP0"],["variable","wire"]],["CP0_TO_EX",[[135,4],[135,25]],[[135,16],[135,25]],["ICP0"],["variable","wire"]],["CP0_CTRL",[[136,4],[136,22]],[[136,14],[136,22]],["ICP0"],["variable","wire"]],["IntReq",[[137,4],[137,15]],[[137,9],[137,15]],["ICP0"],["variable","wire"]]],[],[[[["CP0",[[138,12],[139,44]],[[138,12],[138,15]],["ICP0"],["modport"]],[139,43]],[[["HWInt",[[138,16],[138,27]],[[138,22],[138,27]],["ICP0","CP0"],["port","input"]],["ID_PCP1",[[138,28],[138,35]],[[138,28],[138,35]],["ICP0","CP0"],["port","HWInt"]],["EX_TO_CP0",[[138,36],[138,45]],[[138,36],[138,45]],["ICP0","CP0"],["port","ID_PCP1"]],["CP0_CTRL",[[138,46],[138,54]],[[138,46],[138,54]],["ICP0","CP0"],["port","EX_TO_CP0"]],["IntReq",[[139,16],[139,29]],[[139,23],[139,29]],["ICP0","CP0"],["port","output"]],["EPC",[[139,30],[139,33]],[[139,30],[139,33]],["ICP0","CP0"],["port","IntReq"]],["CP0_TO_EX",[[139,34],[139,43]],[[139,34],[139,43]],["ICP0","CP0"],["port","EPC"]]]]],[[["Controller",[[140,12],[140,52]],[[140,12],[140,22]],["ICP0"],["modport"]],[140,51]],[[["IntReq",[[140,23],[140,35]],[[140,29],[140,35]],["ICP0","Controller"],["port","input"]],["CP0_CTRL",[[140,36],[140,51]],[[140,43],[140,51]],["ICP0","Controller"],["port","output"]]]]],[[["ID",[[141,12],[141,40]],[[141,12],[141,14]],["ICP0"],["modport"]],[141,39]],[[["EPC",[[141,15],[141,24]],[[141,21],[141,24]],["ICP0","ID"],["port","input"]],["ID_PCP1",[[141,25],[141,39]],[[141,32],[141,39]],["ICP0","ID"],["port","output"]]]]],[[["EX",[[142,12],[142,48]],[[142,12],[142,14]],["ICP0"],["modport"]],[142,47]],[[["CP0_TO_EX",[[142,15],[142,30]],[[142,21],[142,30]],["ICP0","EX"],["port","input"]],["EX_TO_CP0",[[142,31],[142,47]],[[142,38],[142,47]],["ICP0","EX"],["port","output"]]]]]]]]],null,null,null,[["PIPELINE_INTERFACES_H",[[1,0],[2,0]],[[1,8],[1,29]],["source.systemverilog"],["macro"]],["type_IF_CTRL",[[2,0],[4,15]],[[4,2],[4,14]],[],["typedef","#AnonymousStructUnion0"]],["type_WB_CTRL",[[7,0],[9,15]],[[9,2],[9,14]],[],["typedef","#AnonymousStructUnion1"]],["type_MEM_CTRL",[[10,0],[12,16]],[[12,2],[12,15]],[],["typedef","#AnonymousStructUnion2"]],["type_EX_CTRL",[[13,0],[19,15]],[[19,2],[19,14]],[],["typedef","#AnonymousStructUnion3"]],["type_ID_CTRL",[[20,0],[24,15]],[[24,2],[24,14]],[],["typedef","#AnonymousStructUnion4"]],["type_CP0_CTRL",[[25,0],[27,16]],[[27,2],[27,15]],[],["typedef","#AnonymousStructUnion5"]],["type_ID_DATA",[[29,0],[32,15]],[[32,2],[32,14]],[],["typedef","#AnonymousStructUnion6"]],["type_EX_DATA",[[33,0],[36,15]],[[36,2],[36,14]],[],["typedef","#AnonymousStructUnion7"]],["type_MEM_DATA",[[37,0],[40,16]],[[40,2],[40,15]],[],["typedef","#AnonymousStructUnion8"]],["type_WB_DATA",[[41,0],[44,15]],[[44,2],[44,14]],[],["typedef","#AnonymousStructUnion9"]],["type_Bypass_DATA",[[45,0],[49,19]],[[49,2],[49,18]],[],["typedef","#AnonymousStructUnion10"]]]],null,0]],["c:\\Users\\ZIXT\\mcpu-pipeline\\cpu\\sim\\sim_dm_ram.sv",[[[[[["dm_ram",[[0,0],[7,2]],[[0,7],[0,13]],[],["module"]],[26,9]],[[["addra",[[1,4],[1,20]],[[1,15],[1,20]],["dm_ram"],["port","input"]],["ena",[[2,4],[2,13]],[[2,10],[2,13]],["dm_ram"],["port","input"]],["wea",[[3,4],[3,18]],[[3,15],[3,18]],["dm_ram"],["port","input"]],["clka",[[4,4],[4,14]],[[4,10],[4,14]],["dm_ram"],["port","input"]],["dina",[[5,4],[5,21]],[[5,17],[5,21]],["dm_ram"],["port","input"]],["douta",[[6,4],[6,26]],[[6,21],[6,26]],["dm_ram"],["port","reg"]],["ram",[[8,4],[8,25]],[[8,14],[8,17]],["dm_ram"],["variable","reg"]]]]]]],null,0]],["c:\\Users\\ZIXT\\mcpu-pipeline\\cpu\\sim\\sim_im_rom.sv",[[[[[["im_rom",[[0,0],[6,27]],[[0,7],[0,13]],[],["module"]],[14,9]],[[["clka",[[1,4],[1,19]],[[1,15],[1,19]],["im_rom"],["port","input"]],["addra",[[2,4],[2,21]],[[2,16],[2,21]],["im_rom"],["port","input"]],["wea",[[3,4],[3,13]],[[3,10],[3,13]],["im_rom"],["port","input"]],["dina",[[4,4],[4,20]],[[4,16],[4,20]],["im_rom"],["port","input"]],["ena",[[5,4],[5,13]],[[5,10],[5,13]],["im_rom"],["port","input"]],["douta",[[6,4],[6,25]],[[6,20],[6,25]],["im_rom"],["port","reg"]],["rom",[[7,4],[7,25]],[[7,14],[7,17]],["im_rom"],["variable","reg"]]]]]]],null,0]],["c:\\Users\\ZIXT\\mcpu-pipeline\\devices\\BRIDGE.sv",[[[[[["BRIDGE",[[5,0],[16,2]],[[5,7],[5,13]],[],["module"]],[65,9]],[[["clk",[[6,4],[6,13]],[[6,10],[6,13]],["BRIDGE"],["port","input"]],["PrAddrWire",[[7,4],[7,31]],[[7,21],[7,31]],["BRIDGE"],["port","input"]],["PrWDWire",[[8,4],[8,29]],[[8,21],[8,29]],["BRIDGE"],["port","input"]],["PrBEWire",[[9,4],[9,29]],[[9,21],[9,29]],["BRIDGE"],["port","input"]],["WeCPUWire",[[10,4],[10,29]],[[10,20],[10,29]],["BRIDGE"],["port","input"]],["PrRD",[[11,4],[11,25]],[[11,21],[11,25]],["BRIDGE"],["port","output"]],["HWInt",[[12,4],[12,21]],[[12,16],[12,21]],["BRIDGE"],["port","output"]],["o_led",[[13,4],[13,21]],[[13,16],[13,21]],["BRIDGE"],["port","output"]],["seg7_seg",[[14,4],[14,24]],[[14,16],[14,24]],["BRIDGE"],["port","output"]],["seg7_select",[[15,4],[15,27]],[[15,16],[15,27]],["BRIDGE"],["port","output"]],["PrAddr",[[17,4],[17,20]],[[17,14],[17,20]],["BRIDGE"],["variable","reg"]],["PrWD",[[18,4],[18,18]],[[18,14],[18,18]],["BRIDGE"],["variable","reg"]],["PrBE",[[19,4],[19,17]],[[19,13],[19,17]],["BRIDGE"],["variable","reg"]],["WeCPU",[[20,4],[20,13]],[[20,8],[20,13]],["BRIDGE"],["variable","reg"]],["DEV_Addr",[[27,4],[27,36]],[[27,28],[27,36]],["BRIDGE"],["variable","wire"]],["DEV0_RD",[[28,4],[28,23]],[[28,16],[28,23]],["BRIDGE"],["variable","wire"]],["DEV1_RD",[[28,4],[28,31]],[[28,24],[28,31]],["BRIDGE"],["variable","DEV0_RD"]],["DEV2_RD",[[28,4],[28,39]],[[28,32],[28,39]],["BRIDGE"],["variable","DEV1_RD"]],["DEV_WD",[[28,4],[28,46]],[[28,40],[28,46]],["BRIDGE"],["variable","DEV2_RD"]],["WeDEV",[[29,4],[29,21]],[[29,16],[29,21]],["BRIDGE"],["variable","wire"]],["u_counter",[[40,4],[45,5]],[[40,12],[40,21]],["BRIDGE"],["instance","counter"]],["U_screenBoard",[[47,4],[52,5]],[[47,16],[47,29]],["BRIDGE"],["instance","screenBoard"]],["u_seg7",[[54,4],[63,5]],[[54,9],[54,15]],["BRIDGE"],["instance","seg7"]]]]]],null,null,null,[["DevMaxLoAddr",[[0,0],[1,0]],[[0,8],[0,20]],["source.systemverilog"],["macro"]],["DEV0_LO_ADDR",[[1,0],[2,0]],[[1,8],[1,20]],["source.systemverilog"],["macro"]],["DEV1_LO_ADDR",[[2,0],[3,0]],[[2,8],[2,20]],["source.systemverilog"],["macro"]],["DEV2_LO_ADDR",[[3,0],[5,0]],[[3,8],[3,20]],["source.systemverilog"],["macro"]]]],null,0]],["c:\\Users\\ZIXT\\mcpu-pipeline\\devices\\counter.sv",[[[[[["counter",[[0,0],[5,2]],[[0,7],[0,14]],[],["module"]],[18,10]],[[["D",[[1,4],[1,17]],[[1,16],[1,17]],["counter"],["port","input"]],["WE",[[2,4],[2,12]],[[2,10],[2,12]],["counter"],["port","input"]],["clk",[[3,4],[3,13]],[[3,10],[3,13]],["counter"],["port","input"]],["INT",[[4,4],[4,14]],[[4,11],[4,14]],["counter"],["port","output"]],["cnt",[[6,4],[6,17]],[[6,14],[6,17]],["counter"],["variable","reg"]]]]]]],null,0]],["c:\\Users\\ZIXT\\mcpu-pipeline\\devices\\screenBoard.sv",[[[[[["screenBoard",[[0,0],[6,2]],[[0,7],[0,18]],[],["module"]],[16,9]],[[["D",[[1,4],[1,17]],[[1,16],[1,17]],["screenBoard"],["port","input"]],["WE",[[2,4],[2,12]],[[2,10],[2,12]],["screenBoard"],["port","input"]],["clk",[[3,4],[3,13]],[[3,10],[3,13]],["screenBoard"],["port","input"]],["show",[[4,4],[4,24]],[[4,20],[4,24]],["screenBoard"],["port","reg"]]]]]]],null,0]],["c:\\Users\\ZIXT\\mcpu-pipeline\\devices\\seg7.sv",[[[[[["seg7",[[22,0],[31,2]],[[22,7],[22,11]],[],["module"]],[84,8]],[[["D",[[23,4],[23,17]],[[23,16],[23,17]],["seg7"],["port","input"]],["A",[[24,4],[24,11]],[[24,10],[24,11]],["seg7"],["port","input"]],["be",[[25,4],[25,17]],[[25,15],[25,17]],["seg7"],["port","input"]],["clk",[[26,4],[26,13]],[[26,10],[26,13]],["seg7"],["port","input"]],["we",[[27,4],[27,12]],[[27,10],[27,12]],["seg7"],["port","input"]],["Dout",[[28,4],[28,21]],[[28,17],[28,21]],["seg7"],["port","output"]],["seg",[[29,4],[29,22]],[[29,19],[29,22]],["seg7"],["port","reg"]],["select",[[30,4],[30,25]],[[30,19],[30,25]],["seg7"],["port","reg"]],["ram",[[32,4],[32,22]],[[32,14],[32,17]],["seg7"],["variable","reg"]],["cnt",[[33,4],[33,21]],[[33,16],[33,19]],["seg7"],["variable","reg"]],["pause",[[34,4],[34,20]],[[34,13],[34,18]],["seg7"],["variable","reg"]],["lightDig",[[35,4],[35,22]],[[35,14],[35,22]],["seg7"],["variable","wire"]],["newSeg",[[37,4],[37,21]],[[37,15],[37,21]],["seg7"],["variable","wire"]],["newSelect",[[37,4],[37,31]],[[37,22],[37,31]],["seg7"],["variable","newSeg"]]]]]]],null,0]],["c:\\Users\\ZIXT\\mcpu-pipeline\\iverilog\\tb.sv",[[[[[["tb",[[1,0],[1,12]],[[1,7],[1,9]],[],["module"]],[33,8]],[[["clk",[[2,1],[2,8]],[[2,5],[2,8]],["tb"],["variable","reg"]],["reset",[[3,4],[3,13]],[[3,8],[3,13]],["tb"],["variable","reg"]],["_time",[[4,4],[4,22]],[[4,15],[4,20]],["tb"],["variable","reg"]],["led",[[5,4],[5,17]],[[5,14],[5,17]],["tb"],["variable","wire"]],["top",[[7,4],[11,5]],[[7,8],[7,11]],["tb"],["instance","top"]]]]]]],null,0]],["c:\\Users\\ZIXT\\mcpu-pipeline\\top.sv",[[[[[["top",[[22,0],[29,6]],[[22,7],[22,10]],[],["module"]],[60,10]],[[["clk",[[23,4],[23,13]],[[23,10],[23,13]],["top"],["port","input"]],["rst",[[24,4],[24,13]],[[24,10],[24,13]],["top"],["port","input"]],["led",[[25,4],[25,19]],[[25,16],[25,19]],["top"],["port","output"]],["seg7_seg",[[26,4],[26,24]],[[26,16],[26,24]],["top"],["port","output"]],["seg7_seg1",[[27,4],[27,25]],[[27,16],[27,25]],["top"],["port","output"]],["seg7_select",[[28,4],[28,27]],[[28,16],[28,27]],["top"],["port","output"]],["PrAddr",[[30,4],[30,21]],[[30,15],[30,21]],["top"],["variable","wire"]],["PrRD",[[31,4],[31,19]],[[31,15],[31,19]],["top"],["variable","wire"]],["PrWD",[[31,4],[31,24]],[[31,20],[31,24]],["top"],["variable","PrRD"]],["PrBE",[[32,4],[32,18]],[[32,14],[32,18]],["top"],["variable","wire"]],["HWInt",[[33,4],[33,19]],[[33,14],[33,19]],["top"],["variable","wire"]],["IOWrite",[[34,4],[34,16]],[[34,9],[34,16]],["top"],["variable","wire"]],["mips",[[35,4],[44,5]],[[35,9],[35,13]],["top"],["instance","mips"]],["u_BRIDGE",[[47,4],[58,5]],[[47,11],[47,19]],["top"],["instance","BRIDGE"]]]]]]],null,0]]]}