INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Documents/Workspace/project_matmul/project_matmul.gen/sources_1/ip/blk_mem_gen_1/sim/blk_mem_gen_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Documents/Workspace/project_matmul/project_matmul.gen/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Documents/Workspace/project_matmul/project_matmul.srcs/sources_1/new/matmul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matmul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Documents/Workspace/project_matmul/project_matmul.srcs/sim_1/new/matmul_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matmul_tb
