XSG_core_config	xps:xsg	hw_sys	ROACH2:sx475t
XSG_core_config	xps:xsg	clk_src	adc0_clk
XSG_core_config	xps:xsg	roach_clk_src	sys_clk
XSG_core_config	xps:xsg	roach2_clk_src	adc0_clk
XSG_core_config	xps:xsg	mkdig_clk_src	sys_clk
XSG_core_config	xps:xsg	clk_rate	250
XSG_core_config	xps:xsg	sample_period	1
XSG_core_config	xps:xsg	synthesis_tool	XST
a2g_ctrl/lut_dump/dac_lut_buffer	xps:bram	arith_type	Unsigned
a2g_ctrl/lut_dump/dac_lut_buffer	xps:bram	addr_width	12
a2g_ctrl/lut_dump/dac_lut_buffer	xps:bram	data_width	8
a2g_ctrl/lut_dump/dac_lut_buffer	xps:bram	reg_prim_output	on
a2g_ctrl/lut_dump/dac_lut_buffer	xps:bram	reg_core_output	on
a2g_ctrl/lut_dump/dac_lut_buffer	xps:bram	optimization	Minimum_Area
a2g_ctrl/lut_dump/dac_lut_buffer	xps:bram	data_bin_pt	0
a2g_ctrl/lut_dump/dac_lut_buffer	xps:bram	init_vals	[0:2^10-1]
a2g_ctrl/lut_dump/dac_lut_buffer	xps:bram	sample_rate	1
acc_iq/avg0/ss/bram	xps:bram	arith_type	Unsigned
acc_iq/avg0/ss/bram	xps:bram	addr_width	10
acc_iq/avg0/ss/bram	xps:bram	data_width	32
acc_iq/avg0/ss/bram	xps:bram	reg_prim_output	on
acc_iq/avg0/ss/bram	xps:bram	reg_core_output	on
acc_iq/avg0/ss/bram	xps:bram	optimization	Minimum_Area
acc_iq/avg0/ss/bram	xps:bram	data_bin_pt	0
acc_iq/avg0/ss/bram	xps:bram	init_vals	[0:2^10-1]
acc_iq/avg0/ss/bram	xps:bram	sample_rate	1
acc_iq/avg1/ss/bram	xps:bram	arith_type	Unsigned
acc_iq/avg1/ss/bram	xps:bram	addr_width	10
acc_iq/avg1/ss/bram	xps:bram	data_width	32
acc_iq/avg1/ss/bram	xps:bram	reg_prim_output	on
acc_iq/avg1/ss/bram	xps:bram	reg_core_output	on
acc_iq/avg1/ss/bram	xps:bram	optimization	Minimum_Area
acc_iq/avg1/ss/bram	xps:bram	data_bin_pt	0
acc_iq/avg1/ss/bram	xps:bram	init_vals	[0:2^10-1]
acc_iq/avg1/ss/bram	xps:bram	sample_rate	1
acc_iq/avg2/ss/bram	xps:bram	arith_type	Unsigned
acc_iq/avg2/ss/bram	xps:bram	addr_width	10
acc_iq/avg2/ss/bram	xps:bram	data_width	32
acc_iq/avg2/ss/bram	xps:bram	reg_prim_output	on
acc_iq/avg2/ss/bram	xps:bram	reg_core_output	on
acc_iq/avg2/ss/bram	xps:bram	optimization	Minimum_Area
acc_iq/avg2/ss/bram	xps:bram	data_bin_pt	0
acc_iq/avg2/ss/bram	xps:bram	init_vals	[0:2^10-1]
acc_iq/avg2/ss/bram	xps:bram	sample_rate	1
acc_iq/avg3/ss/bram	xps:bram	arith_type	Unsigned
acc_iq/avg3/ss/bram	xps:bram	addr_width	10
acc_iq/avg3/ss/bram	xps:bram	data_width	32
acc_iq/avg3/ss/bram	xps:bram	reg_prim_output	on
acc_iq/avg3/ss/bram	xps:bram	reg_core_output	on
acc_iq/avg3/ss/bram	xps:bram	optimization	Minimum_Area
acc_iq/avg3/ss/bram	xps:bram	data_bin_pt	0
acc_iq/avg3/ss/bram	xps:bram	init_vals	[0:2^10-1]
acc_iq/avg3/ss/bram	xps:bram	sample_rate	1
adc_in/snp_cal0/ss/bram	xps:bram	arith_type	Unsigned
adc_in/snp_cal0/ss/bram	xps:bram	addr_width	9
adc_in/snp_cal0/ss/bram	xps:bram	data_width	64
adc_in/snp_cal0/ss/bram	xps:bram	reg_prim_output	on
adc_in/snp_cal0/ss/bram	xps:bram	reg_core_output	on
adc_in/snp_cal0/ss/bram	xps:bram	optimization	Minimum_Area
adc_in/snp_cal0/ss/bram	xps:bram	data_bin_pt	0
adc_in/snp_cal0/ss/bram	xps:bram	init_vals	[0:2^10-1]
adc_in/snp_cal0/ss/bram	xps:bram	sample_rate	1
adc_in/snp_cal1/ss/bram	xps:bram	arith_type	Unsigned
adc_in/snp_cal1/ss/bram	xps:bram	addr_width	9
adc_in/snp_cal1/ss/bram	xps:bram	data_width	64
adc_in/snp_cal1/ss/bram	xps:bram	reg_prim_output	on
adc_in/snp_cal1/ss/bram	xps:bram	reg_core_output	on
adc_in/snp_cal1/ss/bram	xps:bram	optimization	Minimum_Area
adc_in/snp_cal1/ss/bram	xps:bram	data_bin_pt	0
adc_in/snp_cal1/ss/bram	xps:bram	init_vals	[0:2^10-1]
adc_in/snp_cal1/ss/bram	xps:bram	sample_rate	1
adc_in/snp_cal2/ss/bram	xps:bram	arith_type	Unsigned
adc_in/snp_cal2/ss/bram	xps:bram	addr_width	9
adc_in/snp_cal2/ss/bram	xps:bram	data_width	64
adc_in/snp_cal2/ss/bram	xps:bram	reg_prim_output	on
adc_in/snp_cal2/ss/bram	xps:bram	reg_core_output	on
adc_in/snp_cal2/ss/bram	xps:bram	optimization	Minimum_Area
adc_in/snp_cal2/ss/bram	xps:bram	data_bin_pt	0
adc_in/snp_cal2/ss/bram	xps:bram	init_vals	[0:2^10-1]
adc_in/snp_cal2/ss/bram	xps:bram	sample_rate	1
adc_in/snp_cal3/ss/bram	xps:bram	arith_type	Unsigned
adc_in/snp_cal3/ss/bram	xps:bram	addr_width	9
adc_in/snp_cal3/ss/bram	xps:bram	data_width	64
adc_in/snp_cal3/ss/bram	xps:bram	reg_prim_output	on
adc_in/snp_cal3/ss/bram	xps:bram	reg_core_output	on
adc_in/snp_cal3/ss/bram	xps:bram	optimization	Minimum_Area
adc_in/snp_cal3/ss/bram	xps:bram	data_bin_pt	0
adc_in/snp_cal3/ss/bram	xps:bram	init_vals	[0:2^10-1]
adc_in/snp_cal3/ss/bram	xps:bram	sample_rate	1
capture0/pix	xps:bram	arith_type	Unsigned
capture0/pix	xps:bram	addr_width	10
capture0/pix	xps:bram	data_width	32
capture0/pix	xps:bram	reg_prim_output	on
capture0/pix	xps:bram	reg_core_output	on
capture0/pix	xps:bram	optimization	Minimum_Area
capture0/pix	xps:bram	data_bin_pt	0
capture0/pix	xps:bram	init_vals	[0:2^10-1]
capture0/pix	xps:bram	sample_rate	1
capture1/pix	xps:bram	arith_type	Unsigned
capture1/pix	xps:bram	addr_width	10
capture1/pix	xps:bram	data_width	32
capture1/pix	xps:bram	reg_prim_output	on
capture1/pix	xps:bram	reg_core_output	on
capture1/pix	xps:bram	optimization	Minimum_Area
capture1/pix	xps:bram	data_bin_pt	0
capture1/pix	xps:bram	init_vals	[0:2^10-1]
capture1/pix	xps:bram	sample_rate	1
capture2/pix	xps:bram	arith_type	Unsigned
capture2/pix	xps:bram	addr_width	10
capture2/pix	xps:bram	data_width	32
capture2/pix	xps:bram	reg_prim_output	on
capture2/pix	xps:bram	reg_core_output	on
capture2/pix	xps:bram	optimization	Minimum_Area
capture2/pix	xps:bram	data_bin_pt	0
capture2/pix	xps:bram	init_vals	[0:2^10-1]
capture2/pix	xps:bram	sample_rate	1
capture3/pix	xps:bram	arith_type	Unsigned
capture3/pix	xps:bram	addr_width	10
capture3/pix	xps:bram	data_width	32
capture3/pix	xps:bram	reg_prim_output	on
capture3/pix	xps:bram	reg_core_output	on
capture3/pix	xps:bram	optimization	Minimum_Area
capture3/pix	xps:bram	data_bin_pt	0
capture3/pix	xps:bram	init_vals	[0:2^10-1]
capture3/pix	xps:bram	sample_rate	1
prog_fir0/single_chan_coeffs	xps:bram	arith_type	Unsigned
prog_fir0/single_chan_coeffs	xps:bram	addr_width	10
prog_fir0/single_chan_coeffs	xps:bram	data_width	32
prog_fir0/single_chan_coeffs	xps:bram	reg_prim_output	on
prog_fir0/single_chan_coeffs	xps:bram	reg_core_output	on
prog_fir0/single_chan_coeffs	xps:bram	optimization	Minimum_Area
prog_fir0/single_chan_coeffs	xps:bram	data_bin_pt	0
prog_fir0/single_chan_coeffs	xps:bram	init_vals	[0:2^10-1]
prog_fir0/single_chan_coeffs	xps:bram	sample_rate	1
prog_fir1/single_chan_coeffs	xps:bram	arith_type	Unsigned
prog_fir1/single_chan_coeffs	xps:bram	addr_width	10
prog_fir1/single_chan_coeffs	xps:bram	data_width	32
prog_fir1/single_chan_coeffs	xps:bram	reg_prim_output	on
prog_fir1/single_chan_coeffs	xps:bram	reg_core_output	on
prog_fir1/single_chan_coeffs	xps:bram	optimization	Minimum_Area
prog_fir1/single_chan_coeffs	xps:bram	data_bin_pt	0
prog_fir1/single_chan_coeffs	xps:bram	init_vals	[0:2^10-1]
prog_fir1/single_chan_coeffs	xps:bram	sample_rate	1
prog_fir2/single_chan_coeffs	xps:bram	arith_type	Unsigned
prog_fir2/single_chan_coeffs	xps:bram	addr_width	10
prog_fir2/single_chan_coeffs	xps:bram	data_width	32
prog_fir2/single_chan_coeffs	xps:bram	reg_prim_output	on
prog_fir2/single_chan_coeffs	xps:bram	reg_core_output	on
prog_fir2/single_chan_coeffs	xps:bram	optimization	Minimum_Area
prog_fir2/single_chan_coeffs	xps:bram	data_bin_pt	0
prog_fir2/single_chan_coeffs	xps:bram	init_vals	[0:2^10-1]
prog_fir2/single_chan_coeffs	xps:bram	sample_rate	1
prog_fir3/single_chan_coeffs	xps:bram	arith_type	Unsigned
prog_fir3/single_chan_coeffs	xps:bram	addr_width	10
prog_fir3/single_chan_coeffs	xps:bram	data_width	32
prog_fir3/single_chan_coeffs	xps:bram	reg_prim_output	on
prog_fir3/single_chan_coeffs	xps:bram	reg_core_output	on
prog_fir3/single_chan_coeffs	xps:bram	optimization	Minimum_Area
prog_fir3/single_chan_coeffs	xps:bram	data_bin_pt	0
prog_fir3/single_chan_coeffs	xps:bram	init_vals	[0:2^10-1]
prog_fir3/single_chan_coeffs	xps:bram	sample_rate	1
snp_phs/ss/bram	xps:bram	arith_type	Unsigned
snp_phs/ss/bram	xps:bram	addr_width	9
snp_phs/ss/bram	xps:bram	data_width	64
snp_phs/ss/bram	xps:bram	reg_prim_output	on
snp_phs/ss/bram	xps:bram	reg_core_output	on
snp_phs/ss/bram	xps:bram	optimization	Minimum_Area
snp_phs/ss/bram	xps:bram	data_bin_pt	0
snp_phs/ss/bram	xps:bram	init_vals	[0:2^10-1]
snp_phs/ss/bram	xps:bram	sample_rate	1
dds_lut/qdr0	xps:qdr	which_qdr	qdr0
dds_lut/qdr0	xps:qdr	qdr_awidth	12
dds_lut/qdr0	xps:qdr	use_sniffer	on
dds_lut/qdr1	xps:qdr	which_qdr	qdr1
dds_lut/qdr1	xps:qdr	qdr_awidth	12
dds_lut/qdr1	xps:qdr	use_sniffer	on
dds_lut/qdr2	xps:qdr	which_qdr	qdr2
dds_lut/qdr2	xps:qdr	qdr_awidth	12
dds_lut/qdr2	xps:qdr	use_sniffer	on
dds_lut/qdr3	xps:qdr	which_qdr	qdr3
dds_lut/qdr3	xps:qdr	qdr_awidth	12
dds_lut/qdr3	xps:qdr	use_sniffer	on
a2g_ctrl/en_bram_dump	xps:sw_reg	mode	one\_value
a2g_ctrl/en_bram_dump	xps:sw_reg	io_dir	From\_Processor
a2g_ctrl/en_bram_dump	xps:sw_reg	io_delay	0
a2g_ctrl/en_bram_dump	xps:sw_reg	sample_period	1
a2g_ctrl/en_bram_dump	xps:sw_reg	names	reg
a2g_ctrl/en_bram_dump	xps:sw_reg	bitwidths	32
a2g_ctrl/en_bram_dump	xps:sw_reg	arith_types	0
a2g_ctrl/en_bram_dump	xps:sw_reg	bin_pts	0
a2g_ctrl/en_bram_dump	xps:sw_reg	sim_port	off
a2g_ctrl/en_bram_dump	xps:sw_reg	show_format	off
a2g_ctrl/in_val	xps:sw_reg	mode	one\_value
a2g_ctrl/in_val	xps:sw_reg	io_dir	From\_Processor
a2g_ctrl/in_val	xps:sw_reg	io_delay	0
a2g_ctrl/in_val	xps:sw_reg	sample_period	1
a2g_ctrl/in_val	xps:sw_reg	names	reg
a2g_ctrl/in_val	xps:sw_reg	bitwidths	32
a2g_ctrl/in_val	xps:sw_reg	arith_types	0
a2g_ctrl/in_val	xps:sw_reg	bin_pts	0
a2g_ctrl/in_val	xps:sw_reg	sim_port	off
a2g_ctrl/in_val	xps:sw_reg	show_format	off
a2g_ctrl/last_tx_data	xps:sw_reg	mode	one\_value
a2g_ctrl/last_tx_data	xps:sw_reg	io_dir	To\_Processor
a2g_ctrl/last_tx_data	xps:sw_reg	io_delay	0
a2g_ctrl/last_tx_data	xps:sw_reg	sample_period	1
a2g_ctrl/last_tx_data	xps:sw_reg	names	reg
a2g_ctrl/last_tx_data	xps:sw_reg	bitwidths	32
a2g_ctrl/last_tx_data	xps:sw_reg	arith_types	0
a2g_ctrl/last_tx_data	xps:sw_reg	bin_pts	0
a2g_ctrl/last_tx_data	xps:sw_reg	sim_port	off
a2g_ctrl/last_tx_data	xps:sw_reg	show_format	off
a2g_ctrl/lut_dump/buffer_size	xps:sw_reg	mode	one\_value
a2g_ctrl/lut_dump/buffer_size	xps:sw_reg	io_dir	From\_Processor
a2g_ctrl/lut_dump/buffer_size	xps:sw_reg	io_delay	0
a2g_ctrl/lut_dump/buffer_size	xps:sw_reg	sample_period	1
a2g_ctrl/lut_dump/buffer_size	xps:sw_reg	names	reg
a2g_ctrl/lut_dump/buffer_size	xps:sw_reg	bitwidths	32
a2g_ctrl/lut_dump/buffer_size	xps:sw_reg	arith_types	0
a2g_ctrl/lut_dump/buffer_size	xps:sw_reg	bin_pts	0
a2g_ctrl/lut_dump/buffer_size	xps:sw_reg	sim_port	off
a2g_ctrl/lut_dump/buffer_size	xps:sw_reg	show_format	off
a2g_ctrl/lut_dump/data_period	xps:sw_reg	mode	one\_value
a2g_ctrl/lut_dump/data_period	xps:sw_reg	io_dir	From\_Processor
a2g_ctrl/lut_dump/data_period	xps:sw_reg	io_delay	0
a2g_ctrl/lut_dump/data_period	xps:sw_reg	sample_period	1
a2g_ctrl/lut_dump/data_period	xps:sw_reg	names	reg
a2g_ctrl/lut_dump/data_period	xps:sw_reg	bitwidths	32
a2g_ctrl/lut_dump/data_period	xps:sw_reg	arith_types	0
a2g_ctrl/lut_dump/data_period	xps:sw_reg	bin_pts	0
a2g_ctrl/lut_dump/data_period	xps:sw_reg	sim_port	off
a2g_ctrl/lut_dump/data_period	xps:sw_reg	show_format	off
a2g_ctrl/lut_dump/sending_data	xps:sw_reg	mode	one\_value
a2g_ctrl/lut_dump/sending_data	xps:sw_reg	io_dir	To\_Processor
a2g_ctrl/lut_dump/sending_data	xps:sw_reg	io_delay	0
a2g_ctrl/lut_dump/sending_data	xps:sw_reg	sample_period	1
a2g_ctrl/lut_dump/sending_data	xps:sw_reg	names	reg
a2g_ctrl/lut_dump/sending_data	xps:sw_reg	bitwidths	1
a2g_ctrl/lut_dump/sending_data	xps:sw_reg	arith_types	2
a2g_ctrl/lut_dump/sending_data	xps:sw_reg	bin_pts	0
a2g_ctrl/lut_dump/sending_data	xps:sw_reg	sim_port	off
a2g_ctrl/lut_dump/sending_data	xps:sw_reg	show_format	off
a2g_ctrl/reg_rx_full	xps:sw_reg	mode	one\_value
a2g_ctrl/reg_rx_full	xps:sw_reg	io_dir	To\_Processor
a2g_ctrl/reg_rx_full	xps:sw_reg	io_delay	0
a2g_ctrl/reg_rx_full	xps:sw_reg	sample_period	1
a2g_ctrl/reg_rx_full	xps:sw_reg	names	reg
a2g_ctrl/reg_rx_full	xps:sw_reg	bitwidths	1
a2g_ctrl/reg_rx_full	xps:sw_reg	arith_types	2
a2g_ctrl/reg_rx_full	xps:sw_reg	bin_pts	0
a2g_ctrl/reg_rx_full	xps:sw_reg	sim_port	off
a2g_ctrl/reg_rx_full	xps:sw_reg	show_format	off
a2g_ctrl/reg_tx_full	xps:sw_reg	mode	one\_value
a2g_ctrl/reg_tx_full	xps:sw_reg	io_dir	To\_Processor
a2g_ctrl/reg_tx_full	xps:sw_reg	io_delay	0
a2g_ctrl/reg_tx_full	xps:sw_reg	sample_period	1
a2g_ctrl/reg_tx_full	xps:sw_reg	names	reg
a2g_ctrl/reg_tx_full	xps:sw_reg	bitwidths	1
a2g_ctrl/reg_tx_full	xps:sw_reg	arith_types	2
a2g_ctrl/reg_tx_full	xps:sw_reg	bin_pts	0
a2g_ctrl/reg_tx_full	xps:sw_reg	sim_port	off
a2g_ctrl/reg_tx_full	xps:sw_reg	show_format	off
a2g_ctrl/rst	xps:sw_reg	mode	one\_value
a2g_ctrl/rst	xps:sw_reg	io_dir	From\_Processor
a2g_ctrl/rst	xps:sw_reg	io_delay	0
a2g_ctrl/rst	xps:sw_reg	sample_period	1
a2g_ctrl/rst	xps:sw_reg	names	reg
a2g_ctrl/rst	xps:sw_reg	bitwidths	32
a2g_ctrl/rst	xps:sw_reg	arith_types	0
a2g_ctrl/rst	xps:sw_reg	bin_pts	0
a2g_ctrl/rst	xps:sw_reg	sim_port	on
a2g_ctrl/rst	xps:sw_reg	show_format	off
a2g_ctrl/tx_en	xps:sw_reg	mode	one\_value
a2g_ctrl/tx_en	xps:sw_reg	io_dir	From\_Processor
a2g_ctrl/tx_en	xps:sw_reg	io_delay	0
a2g_ctrl/tx_en	xps:sw_reg	sample_period	1
a2g_ctrl/tx_en	xps:sw_reg	names	reg
a2g_ctrl/tx_en	xps:sw_reg	bitwidths	32
a2g_ctrl/tx_en	xps:sw_reg	arith_types	0
a2g_ctrl/tx_en	xps:sw_reg	bin_pts	0
a2g_ctrl/tx_en	xps:sw_reg	sim_port	off
a2g_ctrl/tx_en	xps:sw_reg	show_format	off
a2g_ctrl/v7_ready	xps:sw_reg	mode	one\_value
a2g_ctrl/v7_ready	xps:sw_reg	io_dir	To\_Processor
a2g_ctrl/v7_ready	xps:sw_reg	io_delay	0
a2g_ctrl/v7_ready	xps:sw_reg	sample_period	1
a2g_ctrl/v7_ready	xps:sw_reg	names	reg
a2g_ctrl/v7_ready	xps:sw_reg	bitwidths	8
a2g_ctrl/v7_ready	xps:sw_reg	arith_types	0
a2g_ctrl/v7_ready	xps:sw_reg	bin_pts	0
a2g_ctrl/v7_ready	xps:sw_reg	sim_port	off
a2g_ctrl/v7_ready	xps:sw_reg	show_format	off
acc_iq/avg0/ss/ctrl	xps:sw_reg	mode	one\_value
acc_iq/avg0/ss/ctrl	xps:sw_reg	io_dir	From\_Processor
acc_iq/avg0/ss/ctrl	xps:sw_reg	io_delay	0
acc_iq/avg0/ss/ctrl	xps:sw_reg	sample_period	1
acc_iq/avg0/ss/ctrl	xps:sw_reg	names	reg
acc_iq/avg0/ss/ctrl	xps:sw_reg	bitwidths	32
acc_iq/avg0/ss/ctrl	xps:sw_reg	arith_types	0
acc_iq/avg0/ss/ctrl	xps:sw_reg	bin_pts	0
acc_iq/avg0/ss/ctrl	xps:sw_reg	sim_port	on
acc_iq/avg0/ss/ctrl	xps:sw_reg	show_format	off
acc_iq/avg0/ss/status	xps:sw_reg	mode	one\_value
acc_iq/avg0/ss/status	xps:sw_reg	io_dir	To\_Processor
acc_iq/avg0/ss/status	xps:sw_reg	io_delay	0
acc_iq/avg0/ss/status	xps:sw_reg	sample_period	1
acc_iq/avg0/ss/status	xps:sw_reg	names	reg
acc_iq/avg0/ss/status	xps:sw_reg	bitwidths	32
acc_iq/avg0/ss/status	xps:sw_reg	arith_types	0
acc_iq/avg0/ss/status	xps:sw_reg	bin_pts	0
acc_iq/avg0/ss/status	xps:sw_reg	sim_port	on
acc_iq/avg0/ss/status	xps:sw_reg	show_format	off
acc_iq/avg1/ss/ctrl	xps:sw_reg	mode	one\_value
acc_iq/avg1/ss/ctrl	xps:sw_reg	io_dir	From\_Processor
acc_iq/avg1/ss/ctrl	xps:sw_reg	io_delay	0
acc_iq/avg1/ss/ctrl	xps:sw_reg	sample_period	1
acc_iq/avg1/ss/ctrl	xps:sw_reg	names	reg
acc_iq/avg1/ss/ctrl	xps:sw_reg	bitwidths	32
acc_iq/avg1/ss/ctrl	xps:sw_reg	arith_types	0
acc_iq/avg1/ss/ctrl	xps:sw_reg	bin_pts	0
acc_iq/avg1/ss/ctrl	xps:sw_reg	sim_port	on
acc_iq/avg1/ss/ctrl	xps:sw_reg	show_format	off
acc_iq/avg1/ss/status	xps:sw_reg	mode	one\_value
acc_iq/avg1/ss/status	xps:sw_reg	io_dir	To\_Processor
acc_iq/avg1/ss/status	xps:sw_reg	io_delay	0
acc_iq/avg1/ss/status	xps:sw_reg	sample_period	1
acc_iq/avg1/ss/status	xps:sw_reg	names	reg
acc_iq/avg1/ss/status	xps:sw_reg	bitwidths	32
acc_iq/avg1/ss/status	xps:sw_reg	arith_types	0
acc_iq/avg1/ss/status	xps:sw_reg	bin_pts	0
acc_iq/avg1/ss/status	xps:sw_reg	sim_port	on
acc_iq/avg1/ss/status	xps:sw_reg	show_format	off
acc_iq/avg2/ss/ctrl	xps:sw_reg	mode	one\_value
acc_iq/avg2/ss/ctrl	xps:sw_reg	io_dir	From\_Processor
acc_iq/avg2/ss/ctrl	xps:sw_reg	io_delay	0
acc_iq/avg2/ss/ctrl	xps:sw_reg	sample_period	1
acc_iq/avg2/ss/ctrl	xps:sw_reg	names	reg
acc_iq/avg2/ss/ctrl	xps:sw_reg	bitwidths	32
acc_iq/avg2/ss/ctrl	xps:sw_reg	arith_types	0
acc_iq/avg2/ss/ctrl	xps:sw_reg	bin_pts	0
acc_iq/avg2/ss/ctrl	xps:sw_reg	sim_port	on
acc_iq/avg2/ss/ctrl	xps:sw_reg	show_format	off
acc_iq/avg2/ss/status	xps:sw_reg	mode	one\_value
acc_iq/avg2/ss/status	xps:sw_reg	io_dir	To\_Processor
acc_iq/avg2/ss/status	xps:sw_reg	io_delay	0
acc_iq/avg2/ss/status	xps:sw_reg	sample_period	1
acc_iq/avg2/ss/status	xps:sw_reg	names	reg
acc_iq/avg2/ss/status	xps:sw_reg	bitwidths	32
acc_iq/avg2/ss/status	xps:sw_reg	arith_types	0
acc_iq/avg2/ss/status	xps:sw_reg	bin_pts	0
acc_iq/avg2/ss/status	xps:sw_reg	sim_port	on
acc_iq/avg2/ss/status	xps:sw_reg	show_format	off
acc_iq/avg3/ss/ctrl	xps:sw_reg	mode	one\_value
acc_iq/avg3/ss/ctrl	xps:sw_reg	io_dir	From\_Processor
acc_iq/avg3/ss/ctrl	xps:sw_reg	io_delay	0
acc_iq/avg3/ss/ctrl	xps:sw_reg	sample_period	1
acc_iq/avg3/ss/ctrl	xps:sw_reg	names	reg
acc_iq/avg3/ss/ctrl	xps:sw_reg	bitwidths	32
acc_iq/avg3/ss/ctrl	xps:sw_reg	arith_types	0
acc_iq/avg3/ss/ctrl	xps:sw_reg	bin_pts	0
acc_iq/avg3/ss/ctrl	xps:sw_reg	sim_port	on
acc_iq/avg3/ss/ctrl	xps:sw_reg	show_format	off
acc_iq/avg3/ss/status	xps:sw_reg	mode	one\_value
acc_iq/avg3/ss/status	xps:sw_reg	io_dir	To\_Processor
acc_iq/avg3/ss/status	xps:sw_reg	io_delay	0
acc_iq/avg3/ss/status	xps:sw_reg	sample_period	1
acc_iq/avg3/ss/status	xps:sw_reg	names	reg
acc_iq/avg3/ss/status	xps:sw_reg	bitwidths	32
acc_iq/avg3/ss/status	xps:sw_reg	arith_types	0
acc_iq/avg3/ss/status	xps:sw_reg	bin_pts	0
acc_iq/avg3/ss/status	xps:sw_reg	sim_port	on
acc_iq/avg3/ss/status	xps:sw_reg	show_format	off
acc_iq/start_acc	xps:sw_reg	mode	one\_value
acc_iq/start_acc	xps:sw_reg	io_dir	From\_Processor
acc_iq/start_acc	xps:sw_reg	io_delay	0
acc_iq/start_acc	xps:sw_reg	sample_period	1
acc_iq/start_acc	xps:sw_reg	names	reg
acc_iq/start_acc	xps:sw_reg	bitwidths	32
acc_iq/start_acc	xps:sw_reg	arith_types	0
acc_iq/start_acc	xps:sw_reg	bin_pts	0
acc_iq/start_acc	xps:sw_reg	sim_port	off
acc_iq/start_acc	xps:sw_reg	show_format	off
adc_in/dly_val	xps:sw_reg	mode	one\_value
adc_in/dly_val	xps:sw_reg	io_dir	From\_Processor
adc_in/dly_val	xps:sw_reg	io_delay	0
adc_in/dly_val	xps:sw_reg	sample_period	1
adc_in/dly_val	xps:sw_reg	names	reg
adc_in/dly_val	xps:sw_reg	bitwidths	32
adc_in/dly_val	xps:sw_reg	arith_types	0
adc_in/dly_val	xps:sw_reg	bin_pts	0
adc_in/dly_val	xps:sw_reg	sim_port	off
adc_in/dly_val	xps:sw_reg	show_format	off
adc_in/i_scale	xps:sw_reg	mode	one\_value
adc_in/i_scale	xps:sw_reg	io_dir	From\_Processor
adc_in/i_scale	xps:sw_reg	io_delay	0
adc_in/i_scale	xps:sw_reg	sample_period	1
adc_in/i_scale	xps:sw_reg	names	reg
adc_in/i_scale	xps:sw_reg	bitwidths	32
adc_in/i_scale	xps:sw_reg	arith_types	0
adc_in/i_scale	xps:sw_reg	bin_pts	0
adc_in/i_scale	xps:sw_reg	sim_port	off
adc_in/i_scale	xps:sw_reg	show_format	off
adc_in/inc_phs	xps:sw_reg	mode	one\_value
adc_in/inc_phs	xps:sw_reg	io_dir	From\_Processor
adc_in/inc_phs	xps:sw_reg	io_delay	0
adc_in/inc_phs	xps:sw_reg	sample_period	1
adc_in/inc_phs	xps:sw_reg	names	reg
adc_in/inc_phs	xps:sw_reg	bitwidths	32
adc_in/inc_phs	xps:sw_reg	arith_types	0
adc_in/inc_phs	xps:sw_reg	bin_pts	0
adc_in/inc_phs	xps:sw_reg	sim_port	off
adc_in/inc_phs	xps:sw_reg	show_format	off
adc_in/load_dly	xps:sw_reg	mode	one\_value
adc_in/load_dly	xps:sw_reg	io_dir	From\_Processor
adc_in/load_dly	xps:sw_reg	io_delay	0
adc_in/load_dly	xps:sw_reg	sample_period	1
adc_in/load_dly	xps:sw_reg	names	reg
adc_in/load_dly	xps:sw_reg	bitwidths	32
adc_in/load_dly	xps:sw_reg	arith_types	0
adc_in/load_dly	xps:sw_reg	bin_pts	0
adc_in/load_dly	xps:sw_reg	sim_port	off
adc_in/load_dly	xps:sw_reg	show_format	off
adc_in/locked	xps:sw_reg	mode	one\_value
adc_in/locked	xps:sw_reg	io_dir	To\_Processor
adc_in/locked	xps:sw_reg	io_delay	0
adc_in/locked	xps:sw_reg	sample_period	1
adc_in/locked	xps:sw_reg	names	reg
adc_in/locked	xps:sw_reg	bitwidths	32
adc_in/locked	xps:sw_reg	arith_types	0
adc_in/locked	xps:sw_reg	bin_pts	0
adc_in/locked	xps:sw_reg	sim_port	off
adc_in/locked	xps:sw_reg	show_format	off
adc_in/n_miss_pps	xps:sw_reg	mode	one\_value
adc_in/n_miss_pps	xps:sw_reg	io_dir	To\_Processor
adc_in/n_miss_pps	xps:sw_reg	io_delay	0
adc_in/n_miss_pps	xps:sw_reg	sample_period	1
adc_in/n_miss_pps	xps:sw_reg	names	reg
adc_in/n_miss_pps	xps:sw_reg	bitwidths	15
adc_in/n_miss_pps	xps:sw_reg	arith_types	0
adc_in/n_miss_pps	xps:sw_reg	bin_pts	0
adc_in/n_miss_pps	xps:sw_reg	sim_port	off
adc_in/n_miss_pps	xps:sw_reg	show_format	off
adc_in/pos_phs	xps:sw_reg	mode	one\_value
adc_in/pos_phs	xps:sw_reg	io_dir	From\_Processor
adc_in/pos_phs	xps:sw_reg	io_delay	0
adc_in/pos_phs	xps:sw_reg	sample_period	1
adc_in/pos_phs	xps:sw_reg	names	reg
adc_in/pos_phs	xps:sw_reg	bitwidths	32
adc_in/pos_phs	xps:sw_reg	arith_types	0
adc_in/pos_phs	xps:sw_reg	bin_pts	0
adc_in/pos_phs	xps:sw_reg	sim_port	off
adc_in/pos_phs	xps:sw_reg	show_format	off
adc_in/raw_pps	xps:sw_reg	mode	one\_value
adc_in/raw_pps	xps:sw_reg	io_dir	To\_Processor
adc_in/raw_pps	xps:sw_reg	io_delay	0
adc_in/raw_pps	xps:sw_reg	sample_period	1
adc_in/raw_pps	xps:sw_reg	names	reg
adc_in/raw_pps	xps:sw_reg	bitwidths	1
adc_in/raw_pps	xps:sw_reg	arith_types	2
adc_in/raw_pps	xps:sw_reg	bin_pts	0
adc_in/raw_pps	xps:sw_reg	sim_port	off
adc_in/raw_pps	xps:sw_reg	show_format	on
adc_in/snp_cal0/ss/ctrl	xps:sw_reg	mode	one\_value
adc_in/snp_cal0/ss/ctrl	xps:sw_reg	io_dir	From\_Processor
adc_in/snp_cal0/ss/ctrl	xps:sw_reg	io_delay	0
adc_in/snp_cal0/ss/ctrl	xps:sw_reg	sample_period	1
adc_in/snp_cal0/ss/ctrl	xps:sw_reg	names	reg
adc_in/snp_cal0/ss/ctrl	xps:sw_reg	bitwidths	32
adc_in/snp_cal0/ss/ctrl	xps:sw_reg	arith_types	0
adc_in/snp_cal0/ss/ctrl	xps:sw_reg	bin_pts	0
adc_in/snp_cal0/ss/ctrl	xps:sw_reg	sim_port	on
adc_in/snp_cal0/ss/ctrl	xps:sw_reg	show_format	off
adc_in/snp_cal0/ss/status	xps:sw_reg	mode	one\_value
adc_in/snp_cal0/ss/status	xps:sw_reg	io_dir	To\_Processor
adc_in/snp_cal0/ss/status	xps:sw_reg	io_delay	0
adc_in/snp_cal0/ss/status	xps:sw_reg	sample_period	1
adc_in/snp_cal0/ss/status	xps:sw_reg	names	reg
adc_in/snp_cal0/ss/status	xps:sw_reg	bitwidths	32
adc_in/snp_cal0/ss/status	xps:sw_reg	arith_types	0
adc_in/snp_cal0/ss/status	xps:sw_reg	bin_pts	0
adc_in/snp_cal0/ss/status	xps:sw_reg	sim_port	on
adc_in/snp_cal0/ss/status	xps:sw_reg	show_format	off
adc_in/snp_cal1/ss/ctrl	xps:sw_reg	mode	one\_value
adc_in/snp_cal1/ss/ctrl	xps:sw_reg	io_dir	From\_Processor
adc_in/snp_cal1/ss/ctrl	xps:sw_reg	io_delay	0
adc_in/snp_cal1/ss/ctrl	xps:sw_reg	sample_period	1
adc_in/snp_cal1/ss/ctrl	xps:sw_reg	names	reg
adc_in/snp_cal1/ss/ctrl	xps:sw_reg	bitwidths	32
adc_in/snp_cal1/ss/ctrl	xps:sw_reg	arith_types	0
adc_in/snp_cal1/ss/ctrl	xps:sw_reg	bin_pts	0
adc_in/snp_cal1/ss/ctrl	xps:sw_reg	sim_port	on
adc_in/snp_cal1/ss/ctrl	xps:sw_reg	show_format	off
adc_in/snp_cal1/ss/status	xps:sw_reg	mode	one\_value
adc_in/snp_cal1/ss/status	xps:sw_reg	io_dir	To\_Processor
adc_in/snp_cal1/ss/status	xps:sw_reg	io_delay	0
adc_in/snp_cal1/ss/status	xps:sw_reg	sample_period	1
adc_in/snp_cal1/ss/status	xps:sw_reg	names	reg
adc_in/snp_cal1/ss/status	xps:sw_reg	bitwidths	32
adc_in/snp_cal1/ss/status	xps:sw_reg	arith_types	0
adc_in/snp_cal1/ss/status	xps:sw_reg	bin_pts	0
adc_in/snp_cal1/ss/status	xps:sw_reg	sim_port	on
adc_in/snp_cal1/ss/status	xps:sw_reg	show_format	off
adc_in/snp_cal2/ss/ctrl	xps:sw_reg	mode	one\_value
adc_in/snp_cal2/ss/ctrl	xps:sw_reg	io_dir	From\_Processor
adc_in/snp_cal2/ss/ctrl	xps:sw_reg	io_delay	0
adc_in/snp_cal2/ss/ctrl	xps:sw_reg	sample_period	1
adc_in/snp_cal2/ss/ctrl	xps:sw_reg	names	reg
adc_in/snp_cal2/ss/ctrl	xps:sw_reg	bitwidths	32
adc_in/snp_cal2/ss/ctrl	xps:sw_reg	arith_types	0
adc_in/snp_cal2/ss/ctrl	xps:sw_reg	bin_pts	0
adc_in/snp_cal2/ss/ctrl	xps:sw_reg	sim_port	on
adc_in/snp_cal2/ss/ctrl	xps:sw_reg	show_format	off
adc_in/snp_cal2/ss/status	xps:sw_reg	mode	one\_value
adc_in/snp_cal2/ss/status	xps:sw_reg	io_dir	To\_Processor
adc_in/snp_cal2/ss/status	xps:sw_reg	io_delay	0
adc_in/snp_cal2/ss/status	xps:sw_reg	sample_period	1
adc_in/snp_cal2/ss/status	xps:sw_reg	names	reg
adc_in/snp_cal2/ss/status	xps:sw_reg	bitwidths	32
adc_in/snp_cal2/ss/status	xps:sw_reg	arith_types	0
adc_in/snp_cal2/ss/status	xps:sw_reg	bin_pts	0
adc_in/snp_cal2/ss/status	xps:sw_reg	sim_port	on
adc_in/snp_cal2/ss/status	xps:sw_reg	show_format	off
adc_in/snp_cal3/ss/ctrl	xps:sw_reg	mode	one\_value
adc_in/snp_cal3/ss/ctrl	xps:sw_reg	io_dir	From\_Processor
adc_in/snp_cal3/ss/ctrl	xps:sw_reg	io_delay	0
adc_in/snp_cal3/ss/ctrl	xps:sw_reg	sample_period	1
adc_in/snp_cal3/ss/ctrl	xps:sw_reg	names	reg
adc_in/snp_cal3/ss/ctrl	xps:sw_reg	bitwidths	32
adc_in/snp_cal3/ss/ctrl	xps:sw_reg	arith_types	0
adc_in/snp_cal3/ss/ctrl	xps:sw_reg	bin_pts	0
adc_in/snp_cal3/ss/ctrl	xps:sw_reg	sim_port	on
adc_in/snp_cal3/ss/ctrl	xps:sw_reg	show_format	off
adc_in/snp_cal3/ss/status	xps:sw_reg	mode	one\_value
adc_in/snp_cal3/ss/status	xps:sw_reg	io_dir	To\_Processor
adc_in/snp_cal3/ss/status	xps:sw_reg	io_delay	0
adc_in/snp_cal3/ss/status	xps:sw_reg	sample_period	1
adc_in/snp_cal3/ss/status	xps:sw_reg	names	reg
adc_in/snp_cal3/ss/status	xps:sw_reg	bitwidths	32
adc_in/snp_cal3/ss/status	xps:sw_reg	arith_types	0
adc_in/snp_cal3/ss/status	xps:sw_reg	bin_pts	0
adc_in/snp_cal3/ss/status	xps:sw_reg	sim_port	on
adc_in/snp_cal3/ss/status	xps:sw_reg	show_format	off
adc_in/trig	xps:sw_reg	mode	one\_value
adc_in/trig	xps:sw_reg	io_dir	From\_Processor
adc_in/trig	xps:sw_reg	io_delay	0
adc_in/trig	xps:sw_reg	sample_period	1
adc_in/trig	xps:sw_reg	names	reg
adc_in/trig	xps:sw_reg	bitwidths	32
adc_in/trig	xps:sw_reg	arith_types	0
adc_in/trig	xps:sw_reg	bin_pts	0
adc_in/trig	xps:sw_reg	sim_port	off
adc_in/trig	xps:sw_reg	show_format	off
adc_in/ts0	xps:sw_reg	mode	one\_value
adc_in/ts0	xps:sw_reg	io_dir	To\_Processor
adc_in/ts0	xps:sw_reg	io_delay	0
adc_in/ts0	xps:sw_reg	sample_period	1
adc_in/ts0	xps:sw_reg	names	reg
adc_in/ts0	xps:sw_reg	bitwidths	32
adc_in/ts0	xps:sw_reg	arith_types	0
adc_in/ts0	xps:sw_reg	bin_pts	0
adc_in/ts0	xps:sw_reg	sim_port	off
adc_in/ts0	xps:sw_reg	show_format	off
adc_in/ts1	xps:sw_reg	mode	one\_value
adc_in/ts1	xps:sw_reg	io_dir	To\_Processor
adc_in/ts1	xps:sw_reg	io_delay	0
adc_in/ts1	xps:sw_reg	sample_period	1
adc_in/ts1	xps:sw_reg	names	reg
adc_in/ts1	xps:sw_reg	bitwidths	32
adc_in/ts1	xps:sw_reg	arith_types	0
adc_in/ts1	xps:sw_reg	bin_pts	0
adc_in/ts1	xps:sw_reg	sim_port	off
adc_in/ts1	xps:sw_reg	show_format	off
adc_in/ts2	xps:sw_reg	mode	one\_value
adc_in/ts2	xps:sw_reg	io_dir	To\_Processor
adc_in/ts2	xps:sw_reg	io_delay	0
adc_in/ts2	xps:sw_reg	sample_period	1
adc_in/ts2	xps:sw_reg	names	reg
adc_in/ts2	xps:sw_reg	bitwidths	32
adc_in/ts2	xps:sw_reg	arith_types	0
adc_in/ts2	xps:sw_reg	bin_pts	0
adc_in/ts2	xps:sw_reg	sim_port	off
adc_in/ts2	xps:sw_reg	show_format	off
adc_in/ts3	xps:sw_reg	mode	one\_value
adc_in/ts3	xps:sw_reg	io_dir	To\_Processor
adc_in/ts3	xps:sw_reg	io_delay	0
adc_in/ts3	xps:sw_reg	sample_period	1
adc_in/ts3	xps:sw_reg	names	reg
adc_in/ts3	xps:sw_reg	bitwidths	32
adc_in/ts3	xps:sw_reg	arith_types	0
adc_in/ts3	xps:sw_reg	bin_pts	0
adc_in/ts3	xps:sw_reg	sim_port	off
adc_in/ts3	xps:sw_reg	show_format	off
adc_in/valid	xps:sw_reg	mode	one\_value
adc_in/valid	xps:sw_reg	io_dir	To\_Processor
adc_in/valid	xps:sw_reg	io_delay	0
adc_in/valid	xps:sw_reg	sample_period	1
adc_in/valid	xps:sw_reg	names	reg
adc_in/valid	xps:sw_reg	bitwidths	32
adc_in/valid	xps:sw_reg	arith_types	0
adc_in/valid	xps:sw_reg	bin_pts	0
adc_in/valid	xps:sw_reg	sim_port	off
adc_in/valid	xps:sw_reg	show_format	off
board_num	xps:sw_reg	mode	one\_value
board_num	xps:sw_reg	io_dir	From\_Processor
board_num	xps:sw_reg	io_delay	0
board_num	xps:sw_reg	sample_period	1
board_num	xps:sw_reg	names	reg
board_num	xps:sw_reg	bitwidths	32
board_num	xps:sw_reg	arith_types	0
board_num	xps:sw_reg	bin_pts	0
board_num	xps:sw_reg	sim_port	off
board_num	xps:sw_reg	show_format	off
capture0/base_kf	xps:sw_reg	mode	one\_value
capture0/base_kf	xps:sw_reg	io_dir	From\_Processor
capture0/base_kf	xps:sw_reg	io_delay	0
capture0/base_kf	xps:sw_reg	sample_period	1
capture0/base_kf	xps:sw_reg	names	reg
capture0/base_kf	xps:sw_reg	bitwidths	32
capture0/base_kf	xps:sw_reg	arith_types	0
capture0/base_kf	xps:sw_reg	bin_pts	0
capture0/base_kf	xps:sw_reg	sim_port	on
capture0/base_kf	xps:sw_reg	show_format	off
capture0/base_kq	xps:sw_reg	mode	one\_value
capture0/base_kq	xps:sw_reg	io_dir	From\_Processor
capture0/base_kq	xps:sw_reg	io_delay	0
capture0/base_kq	xps:sw_reg	sample_period	1
capture0/base_kq	xps:sw_reg	names	reg
capture0/base_kq	xps:sw_reg	bitwidths	32
capture0/base_kq	xps:sw_reg	arith_types	0
capture0/base_kq	xps:sw_reg	bin_pts	0
capture0/base_kq	xps:sw_reg	sim_port	on
capture0/base_kq	xps:sw_reg	show_format	off
capture0/cps_lim	xps:sw_reg	mode	one\_value
capture0/cps_lim	xps:sw_reg	io_dir	From\_Processor
capture0/cps_lim	xps:sw_reg	io_delay	0
capture0/cps_lim	xps:sw_reg	sample_period	1
capture0/cps_lim	xps:sw_reg	names	reg
capture0/cps_lim	xps:sw_reg	bitwidths	32
capture0/cps_lim	xps:sw_reg	arith_types	0
capture0/cps_lim	xps:sw_reg	bin_pts	0
capture0/cps_lim	xps:sw_reg	sim_port	off
capture0/cps_lim	xps:sw_reg	show_format	off
capture0/load_thresh	xps:sw_reg	mode	one\_value
capture0/load_thresh	xps:sw_reg	io_dir	From\_Processor
capture0/load_thresh	xps:sw_reg	io_delay	0
capture0/load_thresh	xps:sw_reg	sample_period	1
capture0/load_thresh	xps:sw_reg	names	reg
capture0/load_thresh	xps:sw_reg	bitwidths	32
capture0/load_thresh	xps:sw_reg	arith_types	0
capture0/load_thresh	xps:sw_reg	bin_pts	0
capture0/load_thresh	xps:sw_reg	sim_port	on
capture0/load_thresh	xps:sw_reg	show_format	off
capture0/threshold	xps:sw_reg	mode	one\_value
capture0/threshold	xps:sw_reg	io_dir	From\_Processor
capture0/threshold	xps:sw_reg	io_delay	0
capture0/threshold	xps:sw_reg	sample_period	1
capture0/threshold	xps:sw_reg	names	reg
capture0/threshold	xps:sw_reg	bitwidths	32
capture0/threshold	xps:sw_reg	arith_types	0
capture0/threshold	xps:sw_reg	bin_pts	0
capture0/threshold	xps:sw_reg	sim_port	on
capture0/threshold	xps:sw_reg	show_format	off
capture1/base_kf	xps:sw_reg	mode	one\_value
capture1/base_kf	xps:sw_reg	io_dir	From\_Processor
capture1/base_kf	xps:sw_reg	io_delay	0
capture1/base_kf	xps:sw_reg	sample_period	1
capture1/base_kf	xps:sw_reg	names	reg
capture1/base_kf	xps:sw_reg	bitwidths	32
capture1/base_kf	xps:sw_reg	arith_types	0
capture1/base_kf	xps:sw_reg	bin_pts	0
capture1/base_kf	xps:sw_reg	sim_port	on
capture1/base_kf	xps:sw_reg	show_format	off
capture1/base_kq	xps:sw_reg	mode	one\_value
capture1/base_kq	xps:sw_reg	io_dir	From\_Processor
capture1/base_kq	xps:sw_reg	io_delay	0
capture1/base_kq	xps:sw_reg	sample_period	1
capture1/base_kq	xps:sw_reg	names	reg
capture1/base_kq	xps:sw_reg	bitwidths	32
capture1/base_kq	xps:sw_reg	arith_types	0
capture1/base_kq	xps:sw_reg	bin_pts	0
capture1/base_kq	xps:sw_reg	sim_port	on
capture1/base_kq	xps:sw_reg	show_format	off
capture1/cps_lim	xps:sw_reg	mode	one\_value
capture1/cps_lim	xps:sw_reg	io_dir	From\_Processor
capture1/cps_lim	xps:sw_reg	io_delay	0
capture1/cps_lim	xps:sw_reg	sample_period	1
capture1/cps_lim	xps:sw_reg	names	reg
capture1/cps_lim	xps:sw_reg	bitwidths	32
capture1/cps_lim	xps:sw_reg	arith_types	0
capture1/cps_lim	xps:sw_reg	bin_pts	0
capture1/cps_lim	xps:sw_reg	sim_port	off
capture1/cps_lim	xps:sw_reg	show_format	off
capture1/load_thresh	xps:sw_reg	mode	one\_value
capture1/load_thresh	xps:sw_reg	io_dir	From\_Processor
capture1/load_thresh	xps:sw_reg	io_delay	0
capture1/load_thresh	xps:sw_reg	sample_period	1
capture1/load_thresh	xps:sw_reg	names	reg
capture1/load_thresh	xps:sw_reg	bitwidths	32
capture1/load_thresh	xps:sw_reg	arith_types	0
capture1/load_thresh	xps:sw_reg	bin_pts	0
capture1/load_thresh	xps:sw_reg	sim_port	on
capture1/load_thresh	xps:sw_reg	show_format	off
capture1/threshold	xps:sw_reg	mode	one\_value
capture1/threshold	xps:sw_reg	io_dir	From\_Processor
capture1/threshold	xps:sw_reg	io_delay	0
capture1/threshold	xps:sw_reg	sample_period	1
capture1/threshold	xps:sw_reg	names	reg
capture1/threshold	xps:sw_reg	bitwidths	32
capture1/threshold	xps:sw_reg	arith_types	0
capture1/threshold	xps:sw_reg	bin_pts	0
capture1/threshold	xps:sw_reg	sim_port	on
capture1/threshold	xps:sw_reg	show_format	off
capture2/base_kf	xps:sw_reg	mode	one\_value
capture2/base_kf	xps:sw_reg	io_dir	From\_Processor
capture2/base_kf	xps:sw_reg	io_delay	0
capture2/base_kf	xps:sw_reg	sample_period	1
capture2/base_kf	xps:sw_reg	names	reg
capture2/base_kf	xps:sw_reg	bitwidths	32
capture2/base_kf	xps:sw_reg	arith_types	0
capture2/base_kf	xps:sw_reg	bin_pts	0
capture2/base_kf	xps:sw_reg	sim_port	on
capture2/base_kf	xps:sw_reg	show_format	off
capture2/base_kq	xps:sw_reg	mode	one\_value
capture2/base_kq	xps:sw_reg	io_dir	From\_Processor
capture2/base_kq	xps:sw_reg	io_delay	0
capture2/base_kq	xps:sw_reg	sample_period	1
capture2/base_kq	xps:sw_reg	names	reg
capture2/base_kq	xps:sw_reg	bitwidths	32
capture2/base_kq	xps:sw_reg	arith_types	0
capture2/base_kq	xps:sw_reg	bin_pts	0
capture2/base_kq	xps:sw_reg	sim_port	on
capture2/base_kq	xps:sw_reg	show_format	off
capture2/cps_lim	xps:sw_reg	mode	one\_value
capture2/cps_lim	xps:sw_reg	io_dir	From\_Processor
capture2/cps_lim	xps:sw_reg	io_delay	0
capture2/cps_lim	xps:sw_reg	sample_period	1
capture2/cps_lim	xps:sw_reg	names	reg
capture2/cps_lim	xps:sw_reg	bitwidths	32
capture2/cps_lim	xps:sw_reg	arith_types	0
capture2/cps_lim	xps:sw_reg	bin_pts	0
capture2/cps_lim	xps:sw_reg	sim_port	off
capture2/cps_lim	xps:sw_reg	show_format	off
capture2/load_thresh	xps:sw_reg	mode	one\_value
capture2/load_thresh	xps:sw_reg	io_dir	From\_Processor
capture2/load_thresh	xps:sw_reg	io_delay	0
capture2/load_thresh	xps:sw_reg	sample_period	1
capture2/load_thresh	xps:sw_reg	names	reg
capture2/load_thresh	xps:sw_reg	bitwidths	32
capture2/load_thresh	xps:sw_reg	arith_types	0
capture2/load_thresh	xps:sw_reg	bin_pts	0
capture2/load_thresh	xps:sw_reg	sim_port	on
capture2/load_thresh	xps:sw_reg	show_format	off
capture2/threshold	xps:sw_reg	mode	one\_value
capture2/threshold	xps:sw_reg	io_dir	From\_Processor
capture2/threshold	xps:sw_reg	io_delay	0
capture2/threshold	xps:sw_reg	sample_period	1
capture2/threshold	xps:sw_reg	names	reg
capture2/threshold	xps:sw_reg	bitwidths	32
capture2/threshold	xps:sw_reg	arith_types	0
capture2/threshold	xps:sw_reg	bin_pts	0
capture2/threshold	xps:sw_reg	sim_port	on
capture2/threshold	xps:sw_reg	show_format	off
capture3/base_kf	xps:sw_reg	mode	one\_value
capture3/base_kf	xps:sw_reg	io_dir	From\_Processor
capture3/base_kf	xps:sw_reg	io_delay	0
capture3/base_kf	xps:sw_reg	sample_period	1
capture3/base_kf	xps:sw_reg	names	reg
capture3/base_kf	xps:sw_reg	bitwidths	32
capture3/base_kf	xps:sw_reg	arith_types	0
capture3/base_kf	xps:sw_reg	bin_pts	0
capture3/base_kf	xps:sw_reg	sim_port	on
capture3/base_kf	xps:sw_reg	show_format	off
capture3/base_kq	xps:sw_reg	mode	one\_value
capture3/base_kq	xps:sw_reg	io_dir	From\_Processor
capture3/base_kq	xps:sw_reg	io_delay	0
capture3/base_kq	xps:sw_reg	sample_period	1
capture3/base_kq	xps:sw_reg	names	reg
capture3/base_kq	xps:sw_reg	bitwidths	32
capture3/base_kq	xps:sw_reg	arith_types	0
capture3/base_kq	xps:sw_reg	bin_pts	0
capture3/base_kq	xps:sw_reg	sim_port	on
capture3/base_kq	xps:sw_reg	show_format	off
capture3/cps_lim	xps:sw_reg	mode	one\_value
capture3/cps_lim	xps:sw_reg	io_dir	From\_Processor
capture3/cps_lim	xps:sw_reg	io_delay	0
capture3/cps_lim	xps:sw_reg	sample_period	1
capture3/cps_lim	xps:sw_reg	names	reg
capture3/cps_lim	xps:sw_reg	bitwidths	32
capture3/cps_lim	xps:sw_reg	arith_types	0
capture3/cps_lim	xps:sw_reg	bin_pts	0
capture3/cps_lim	xps:sw_reg	sim_port	off
capture3/cps_lim	xps:sw_reg	show_format	off
capture3/load_thresh	xps:sw_reg	mode	one\_value
capture3/load_thresh	xps:sw_reg	io_dir	From\_Processor
capture3/load_thresh	xps:sw_reg	io_delay	0
capture3/load_thresh	xps:sw_reg	sample_period	1
capture3/load_thresh	xps:sw_reg	names	reg
capture3/load_thresh	xps:sw_reg	bitwidths	32
capture3/load_thresh	xps:sw_reg	arith_types	0
capture3/load_thresh	xps:sw_reg	bin_pts	0
capture3/load_thresh	xps:sw_reg	sim_port	on
capture3/load_thresh	xps:sw_reg	show_format	off
capture3/threshold	xps:sw_reg	mode	one\_value
capture3/threshold	xps:sw_reg	io_dir	From\_Processor
capture3/threshold	xps:sw_reg	io_delay	0
capture3/threshold	xps:sw_reg	sample_period	1
capture3/threshold	xps:sw_reg	names	reg
capture3/threshold	xps:sw_reg	bitwidths	32
capture3/threshold	xps:sw_reg	arith_types	0
capture3/threshold	xps:sw_reg	bin_pts	0
capture3/threshold	xps:sw_reg	sim_port	on
capture3/threshold	xps:sw_reg	show_format	off
chan_sel/ch_bin0	xps:sw_reg	mode	one\_value
chan_sel/ch_bin0	xps:sw_reg	io_dir	From\_Processor
chan_sel/ch_bin0	xps:sw_reg	io_delay	0
chan_sel/ch_bin0	xps:sw_reg	sample_period	1
chan_sel/ch_bin0	xps:sw_reg	names	reg
chan_sel/ch_bin0	xps:sw_reg	bitwidths	32
chan_sel/ch_bin0	xps:sw_reg	arith_types	0
chan_sel/ch_bin0	xps:sw_reg	bin_pts	0
chan_sel/ch_bin0	xps:sw_reg	sim_port	off
chan_sel/ch_bin0	xps:sw_reg	show_format	off
chan_sel/ch_bin1	xps:sw_reg	mode	one\_value
chan_sel/ch_bin1	xps:sw_reg	io_dir	From\_Processor
chan_sel/ch_bin1	xps:sw_reg	io_delay	0
chan_sel/ch_bin1	xps:sw_reg	sample_period	1
chan_sel/ch_bin1	xps:sw_reg	names	reg
chan_sel/ch_bin1	xps:sw_reg	bitwidths	32
chan_sel/ch_bin1	xps:sw_reg	arith_types	0
chan_sel/ch_bin1	xps:sw_reg	bin_pts	0
chan_sel/ch_bin1	xps:sw_reg	sim_port	off
chan_sel/ch_bin1	xps:sw_reg	show_format	off
chan_sel/ch_bin2	xps:sw_reg	mode	one\_value
chan_sel/ch_bin2	xps:sw_reg	io_dir	From\_Processor
chan_sel/ch_bin2	xps:sw_reg	io_delay	0
chan_sel/ch_bin2	xps:sw_reg	sample_period	1
chan_sel/ch_bin2	xps:sw_reg	names	reg
chan_sel/ch_bin2	xps:sw_reg	bitwidths	32
chan_sel/ch_bin2	xps:sw_reg	arith_types	0
chan_sel/ch_bin2	xps:sw_reg	bin_pts	0
chan_sel/ch_bin2	xps:sw_reg	sim_port	off
chan_sel/ch_bin2	xps:sw_reg	show_format	off
chan_sel/ch_bin3	xps:sw_reg	mode	one\_value
chan_sel/ch_bin3	xps:sw_reg	io_dir	From\_Processor
chan_sel/ch_bin3	xps:sw_reg	io_delay	0
chan_sel/ch_bin3	xps:sw_reg	sample_period	1
chan_sel/ch_bin3	xps:sw_reg	names	reg
chan_sel/ch_bin3	xps:sw_reg	bitwidths	32
chan_sel/ch_bin3	xps:sw_reg	arith_types	0
chan_sel/ch_bin3	xps:sw_reg	bin_pts	0
chan_sel/ch_bin3	xps:sw_reg	sim_port	off
chan_sel/ch_bin3	xps:sw_reg	show_format	off
chan_sel/load	xps:sw_reg	mode	one\_value
chan_sel/load	xps:sw_reg	io_dir	From\_Processor
chan_sel/load	xps:sw_reg	io_delay	0
chan_sel/load	xps:sw_reg	sample_period	1
chan_sel/load	xps:sw_reg	names	reg
chan_sel/load	xps:sw_reg	bitwidths	32
chan_sel/load	xps:sw_reg	arith_types	0
chan_sel/load	xps:sw_reg	bin_pts	0
chan_sel/load	xps:sw_reg	sim_port	off
chan_sel/load	xps:sw_reg	show_format	off
check_lag/data_ch	xps:sw_reg	mode	one\_value
check_lag/data_ch	xps:sw_reg	io_dir	To\_Processor
check_lag/data_ch	xps:sw_reg	io_delay	0
check_lag/data_ch	xps:sw_reg	sample_period	1
check_lag/data_ch	xps:sw_reg	names	reg
check_lag/data_ch	xps:sw_reg	bitwidths	8
check_lag/data_ch	xps:sw_reg	arith_types	0
check_lag/data_ch	xps:sw_reg	bin_pts	0
check_lag/data_ch	xps:sw_reg	sim_port	off
check_lag/data_ch	xps:sw_reg	show_format	off
check_lag/dds_ch	xps:sw_reg	mode	one\_value
check_lag/dds_ch	xps:sw_reg	io_dir	To\_Processor
check_lag/dds_ch	xps:sw_reg	io_delay	0
check_lag/dds_ch	xps:sw_reg	sample_period	1
check_lag/dds_ch	xps:sw_reg	names	reg
check_lag/dds_ch	xps:sw_reg	bitwidths	8
check_lag/dds_ch	xps:sw_reg	arith_types	0
check_lag/dds_ch	xps:sw_reg	bin_pts	0
check_lag/dds_ch	xps:sw_reg	sim_port	off
check_lag/dds_ch	xps:sw_reg	show_format	off
check_lag/latch	xps:sw_reg	mode	one\_value
check_lag/latch	xps:sw_reg	io_dir	From\_Processor
check_lag/latch	xps:sw_reg	io_delay	0
check_lag/latch	xps:sw_reg	sample_period	1
check_lag/latch	xps:sw_reg	names	reg
check_lag/latch	xps:sw_reg	bitwidths	32
check_lag/latch	xps:sw_reg	arith_types	0
check_lag/latch	xps:sw_reg	bin_pts	0
check_lag/latch	xps:sw_reg	sim_port	off
check_lag/latch	xps:sw_reg	show_format	off
conv_phase0/centers	xps:sw_reg	mode	one\_value
conv_phase0/centers	xps:sw_reg	io_dir	From\_Processor
conv_phase0/centers	xps:sw_reg	io_delay	0
conv_phase0/centers	xps:sw_reg	sample_period	1
conv_phase0/centers	xps:sw_reg	names	reg
conv_phase0/centers	xps:sw_reg	bitwidths	32
conv_phase0/centers	xps:sw_reg	arith_types	0
conv_phase0/centers	xps:sw_reg	bin_pts	0
conv_phase0/centers	xps:sw_reg	sim_port	off
conv_phase0/centers	xps:sw_reg	show_format	off
conv_phase0/load_centers	xps:sw_reg	mode	one\_value
conv_phase0/load_centers	xps:sw_reg	io_dir	From\_Processor
conv_phase0/load_centers	xps:sw_reg	io_delay	0
conv_phase0/load_centers	xps:sw_reg	sample_period	1
conv_phase0/load_centers	xps:sw_reg	names	reg
conv_phase0/load_centers	xps:sw_reg	bitwidths	32
conv_phase0/load_centers	xps:sw_reg	arith_types	0
conv_phase0/load_centers	xps:sw_reg	bin_pts	0
conv_phase0/load_centers	xps:sw_reg	sim_port	off
conv_phase0/load_centers	xps:sw_reg	show_format	off
conv_phase1/centers	xps:sw_reg	mode	one\_value
conv_phase1/centers	xps:sw_reg	io_dir	From\_Processor
conv_phase1/centers	xps:sw_reg	io_delay	0
conv_phase1/centers	xps:sw_reg	sample_period	1
conv_phase1/centers	xps:sw_reg	names	reg
conv_phase1/centers	xps:sw_reg	bitwidths	32
conv_phase1/centers	xps:sw_reg	arith_types	0
conv_phase1/centers	xps:sw_reg	bin_pts	0
conv_phase1/centers	xps:sw_reg	sim_port	off
conv_phase1/centers	xps:sw_reg	show_format	off
conv_phase1/load_centers	xps:sw_reg	mode	one\_value
conv_phase1/load_centers	xps:sw_reg	io_dir	From\_Processor
conv_phase1/load_centers	xps:sw_reg	io_delay	0
conv_phase1/load_centers	xps:sw_reg	sample_period	1
conv_phase1/load_centers	xps:sw_reg	names	reg
conv_phase1/load_centers	xps:sw_reg	bitwidths	32
conv_phase1/load_centers	xps:sw_reg	arith_types	0
conv_phase1/load_centers	xps:sw_reg	bin_pts	0
conv_phase1/load_centers	xps:sw_reg	sim_port	off
conv_phase1/load_centers	xps:sw_reg	show_format	off
conv_phase2/centers	xps:sw_reg	mode	one\_value
conv_phase2/centers	xps:sw_reg	io_dir	From\_Processor
conv_phase2/centers	xps:sw_reg	io_delay	0
conv_phase2/centers	xps:sw_reg	sample_period	1
conv_phase2/centers	xps:sw_reg	names	reg
conv_phase2/centers	xps:sw_reg	bitwidths	32
conv_phase2/centers	xps:sw_reg	arith_types	0
conv_phase2/centers	xps:sw_reg	bin_pts	0
conv_phase2/centers	xps:sw_reg	sim_port	off
conv_phase2/centers	xps:sw_reg	show_format	off
conv_phase2/load_centers	xps:sw_reg	mode	one\_value
conv_phase2/load_centers	xps:sw_reg	io_dir	From\_Processor
conv_phase2/load_centers	xps:sw_reg	io_delay	0
conv_phase2/load_centers	xps:sw_reg	sample_period	1
conv_phase2/load_centers	xps:sw_reg	names	reg
conv_phase2/load_centers	xps:sw_reg	bitwidths	32
conv_phase2/load_centers	xps:sw_reg	arith_types	0
conv_phase2/load_centers	xps:sw_reg	bin_pts	0
conv_phase2/load_centers	xps:sw_reg	sim_port	off
conv_phase2/load_centers	xps:sw_reg	show_format	off
conv_phase3/centers	xps:sw_reg	mode	one\_value
conv_phase3/centers	xps:sw_reg	io_dir	From\_Processor
conv_phase3/centers	xps:sw_reg	io_delay	0
conv_phase3/centers	xps:sw_reg	sample_period	1
conv_phase3/centers	xps:sw_reg	names	reg
conv_phase3/centers	xps:sw_reg	bitwidths	32
conv_phase3/centers	xps:sw_reg	arith_types	0
conv_phase3/centers	xps:sw_reg	bin_pts	0
conv_phase3/centers	xps:sw_reg	sim_port	off
conv_phase3/centers	xps:sw_reg	show_format	off
conv_phase3/load_centers	xps:sw_reg	mode	one\_value
conv_phase3/load_centers	xps:sw_reg	io_dir	From\_Processor
conv_phase3/load_centers	xps:sw_reg	io_delay	0
conv_phase3/load_centers	xps:sw_reg	sample_period	1
conv_phase3/load_centers	xps:sw_reg	names	reg
conv_phase3/load_centers	xps:sw_reg	bitwidths	32
conv_phase3/load_centers	xps:sw_reg	arith_types	0
conv_phase3/load_centers	xps:sw_reg	bin_pts	0
conv_phase3/load_centers	xps:sw_reg	sim_port	off
conv_phase3/load_centers	xps:sw_reg	show_format	off
dds_lut/run	xps:sw_reg	mode	one\_value
dds_lut/run	xps:sw_reg	io_dir	From\_Processor
dds_lut/run	xps:sw_reg	io_delay	0
dds_lut/run	xps:sw_reg	sample_period	1
dds_lut/run	xps:sw_reg	names	reg
dds_lut/run	xps:sw_reg	bitwidths	32
dds_lut/run	xps:sw_reg	arith_types	0
dds_lut/run	xps:sw_reg	bin_pts	0
dds_lut/run	xps:sw_reg	sim_port	off
dds_lut/run	xps:sw_reg	show_format	off
dds_shift	xps:sw_reg	mode	one\_value
dds_shift	xps:sw_reg	io_dir	From\_Processor
dds_shift	xps:sw_reg	io_delay	0
dds_shift	xps:sw_reg	sample_period	1
dds_shift	xps:sw_reg	names	reg
dds_shift	xps:sw_reg	bitwidths	32
dds_shift	xps:sw_reg	arith_types	0
dds_shift	xps:sw_reg	bin_pts	0
dds_shift	xps:sw_reg	sim_port	off
dds_shift	xps:sw_reg	show_format	on
gbe64/dest_ip	xps:sw_reg	mode	one\_value
gbe64/dest_ip	xps:sw_reg	io_dir	From\_Processor
gbe64/dest_ip	xps:sw_reg	io_delay	0
gbe64/dest_ip	xps:sw_reg	sample_period	1
gbe64/dest_ip	xps:sw_reg	names	reg
gbe64/dest_ip	xps:sw_reg	bitwidths	32
gbe64/dest_ip	xps:sw_reg	arith_types	0
gbe64/dest_ip	xps:sw_reg	bin_pts	0
gbe64/dest_ip	xps:sw_reg	sim_port	off
gbe64/dest_ip	xps:sw_reg	show_format	off
gbe64/rst	xps:sw_reg	mode	one\_value
gbe64/rst	xps:sw_reg	io_dir	From\_Processor
gbe64/rst	xps:sw_reg	io_delay	0
gbe64/rst	xps:sw_reg	sample_period	1
gbe64/rst	xps:sw_reg	names	reg
gbe64/rst	xps:sw_reg	bitwidths	32
gbe64/rst	xps:sw_reg	arith_types	0
gbe64/rst	xps:sw_reg	bin_pts	0
gbe64/rst	xps:sw_reg	sim_port	off
gbe64/rst	xps:sw_reg	show_format	off
gbe64/tx_afull	xps:sw_reg	mode	one\_value
gbe64/tx_afull	xps:sw_reg	io_dir	To\_Processor
gbe64/tx_afull	xps:sw_reg	io_delay	0
gbe64/tx_afull	xps:sw_reg	sample_period	1
gbe64/tx_afull	xps:sw_reg	names	reg
gbe64/tx_afull	xps:sw_reg	bitwidths	32
gbe64/tx_afull	xps:sw_reg	arith_types	0
gbe64/tx_afull	xps:sw_reg	bin_pts	0
gbe64/tx_afull	xps:sw_reg	sim_port	off
gbe64/tx_afull	xps:sw_reg	show_format	off
gbe64/tx_overrun	xps:sw_reg	mode	one\_value
gbe64/tx_overrun	xps:sw_reg	io_dir	To\_Processor
gbe64/tx_overrun	xps:sw_reg	io_delay	0
gbe64/tx_overrun	xps:sw_reg	sample_period	1
gbe64/tx_overrun	xps:sw_reg	names	reg
gbe64/tx_overrun	xps:sw_reg	bitwidths	32
gbe64/tx_overrun	xps:sw_reg	arith_types	0
gbe64/tx_overrun	xps:sw_reg	bin_pts	0
gbe64/tx_overrun	xps:sw_reg	sim_port	off
gbe64/tx_overrun	xps:sw_reg	show_format	off
gbe64/words_per_frame	xps:sw_reg	mode	one\_value
gbe64/words_per_frame	xps:sw_reg	io_dir	From\_Processor
gbe64/words_per_frame	xps:sw_reg	io_delay	0
gbe64/words_per_frame	xps:sw_reg	sample_period	1
gbe64/words_per_frame	xps:sw_reg	names	reg
gbe64/words_per_frame	xps:sw_reg	bitwidths	32
gbe64/words_per_frame	xps:sw_reg	arith_types	0
gbe64/words_per_frame	xps:sw_reg	bin_pts	0
gbe64/words_per_frame	xps:sw_reg	sim_port	on
gbe64/words_per_frame	xps:sw_reg	show_format	off
n_eof_sent	xps:sw_reg	mode	one\_value
n_eof_sent	xps:sw_reg	io_dir	To\_Processor
n_eof_sent	xps:sw_reg	io_delay	0
n_eof_sent	xps:sw_reg	sample_period	1
n_eof_sent	xps:sw_reg	names	reg
n_eof_sent	xps:sw_reg	bitwidths	32
n_eof_sent	xps:sw_reg	arith_types	0
n_eof_sent	xps:sw_reg	bin_pts	0
n_eof_sent	xps:sw_reg	sim_port	off
n_eof_sent	xps:sw_reg	show_format	off
n_photons	xps:sw_reg	mode	one\_value
n_photons	xps:sw_reg	io_dir	To\_Processor
n_photons	xps:sw_reg	io_delay	0
n_photons	xps:sw_reg	sample_period	1
n_photons	xps:sw_reg	names	reg
n_photons	xps:sw_reg	bitwidths	32
n_photons	xps:sw_reg	arith_types	0
n_photons	xps:sw_reg	bin_pts	0
n_photons	xps:sw_reg	sim_port	off
n_photons	xps:sw_reg	show_format	off
pfb_fft/check/fft_oflow	xps:sw_reg	mode	one\_value
pfb_fft/check/fft_oflow	xps:sw_reg	io_dir	To\_Processor
pfb_fft/check/fft_oflow	xps:sw_reg	io_delay	0
pfb_fft/check/fft_oflow	xps:sw_reg	sample_period	1
pfb_fft/check/fft_oflow	xps:sw_reg	names	reg
pfb_fft/check/fft_oflow	xps:sw_reg	bitwidths	1
pfb_fft/check/fft_oflow	xps:sw_reg	arith_types	2
pfb_fft/check/fft_oflow	xps:sw_reg	bin_pts	0
pfb_fft/check/fft_oflow	xps:sw_reg	sim_port	off
pfb_fft/check/fft_oflow	xps:sw_reg	show_format	on
phase_dmp/ch_we	xps:sw_reg	mode	one\_value
phase_dmp/ch_we	xps:sw_reg	io_dir	From\_Processor
phase_dmp/ch_we	xps:sw_reg	io_delay	0
phase_dmp/ch_we	xps:sw_reg	sample_period	1
phase_dmp/ch_we	xps:sw_reg	names	reg
phase_dmp/ch_we	xps:sw_reg	bitwidths	32
phase_dmp/ch_we	xps:sw_reg	arith_types	0
phase_dmp/ch_we	xps:sw_reg	bin_pts	0
phase_dmp/ch_we	xps:sw_reg	sim_port	off
phase_dmp/ch_we	xps:sw_reg	show_format	off
phase_dmp/on	xps:sw_reg	mode	one\_value
phase_dmp/on	xps:sw_reg	io_dir	From\_Processor
phase_dmp/on	xps:sw_reg	io_delay	0
phase_dmp/on	xps:sw_reg	sample_period	1
phase_dmp/on	xps:sw_reg	names	reg
phase_dmp/on	xps:sw_reg	bitwidths	32
phase_dmp/on	xps:sw_reg	arith_types	0
phase_dmp/on	xps:sw_reg	bin_pts	0
phase_dmp/on	xps:sw_reg	sim_port	off
phase_dmp/on	xps:sw_reg	show_format	off
phase_port	xps:sw_reg	mode	one\_value
phase_port	xps:sw_reg	io_dir	From\_Processor
phase_port	xps:sw_reg	io_delay	0
phase_port	xps:sw_reg	sample_period	1
phase_port	xps:sw_reg	names	reg
phase_port	xps:sw_reg	bitwidths	32
phase_port	xps:sw_reg	arith_types	0
phase_port	xps:sw_reg	bin_pts	0
phase_port	xps:sw_reg	sim_port	off
phase_port	xps:sw_reg	show_format	off
photon_port	xps:sw_reg	mode	one\_value
photon_port	xps:sw_reg	io_dir	From\_Processor
photon_port	xps:sw_reg	io_delay	0
photon_port	xps:sw_reg	sample_period	1
photon_port	xps:sw_reg	names	reg
photon_port	xps:sw_reg	bitwidths	32
photon_port	xps:sw_reg	arith_types	0
photon_port	xps:sw_reg	bin_pts	0
photon_port	xps:sw_reg	sim_port	off
photon_port	xps:sw_reg	show_format	off
prog_fir0/load_chan	xps:sw_reg	mode	one\_value
prog_fir0/load_chan	xps:sw_reg	io_dir	From\_Processor
prog_fir0/load_chan	xps:sw_reg	io_delay	0
prog_fir0/load_chan	xps:sw_reg	sample_period	1
prog_fir0/load_chan	xps:sw_reg	names	reg
prog_fir0/load_chan	xps:sw_reg	bitwidths	32
prog_fir0/load_chan	xps:sw_reg	arith_types	0
prog_fir0/load_chan	xps:sw_reg	bin_pts	0
prog_fir0/load_chan	xps:sw_reg	sim_port	off
prog_fir0/load_chan	xps:sw_reg	show_format	off
prog_fir1/load_chan	xps:sw_reg	mode	one\_value
prog_fir1/load_chan	xps:sw_reg	io_dir	From\_Processor
prog_fir1/load_chan	xps:sw_reg	io_delay	0
prog_fir1/load_chan	xps:sw_reg	sample_period	1
prog_fir1/load_chan	xps:sw_reg	names	reg
prog_fir1/load_chan	xps:sw_reg	bitwidths	32
prog_fir1/load_chan	xps:sw_reg	arith_types	0
prog_fir1/load_chan	xps:sw_reg	bin_pts	0
prog_fir1/load_chan	xps:sw_reg	sim_port	off
prog_fir1/load_chan	xps:sw_reg	show_format	off
prog_fir2/load_chan	xps:sw_reg	mode	one\_value
prog_fir2/load_chan	xps:sw_reg	io_dir	From\_Processor
prog_fir2/load_chan	xps:sw_reg	io_delay	0
prog_fir2/load_chan	xps:sw_reg	sample_period	1
prog_fir2/load_chan	xps:sw_reg	names	reg
prog_fir2/load_chan	xps:sw_reg	bitwidths	32
prog_fir2/load_chan	xps:sw_reg	arith_types	0
prog_fir2/load_chan	xps:sw_reg	bin_pts	0
prog_fir2/load_chan	xps:sw_reg	sim_port	off
prog_fir2/load_chan	xps:sw_reg	show_format	off
prog_fir3/load_chan	xps:sw_reg	mode	one\_value
prog_fir3/load_chan	xps:sw_reg	io_dir	From\_Processor
prog_fir3/load_chan	xps:sw_reg	io_delay	0
prog_fir3/load_chan	xps:sw_reg	sample_period	1
prog_fir3/load_chan	xps:sw_reg	names	reg
prog_fir3/load_chan	xps:sw_reg	bitwidths	32
prog_fir3/load_chan	xps:sw_reg	arith_types	0
prog_fir3/load_chan	xps:sw_reg	bin_pts	0
prog_fir3/load_chan	xps:sw_reg	sim_port	off
prog_fir3/load_chan	xps:sw_reg	show_format	off
run	xps:sw_reg	mode	one\_value
run	xps:sw_reg	io_dir	From\_Processor
run	xps:sw_reg	io_delay	0
run	xps:sw_reg	sample_period	1
run	xps:sw_reg	names	reg
run	xps:sw_reg	bitwidths	32
run	xps:sw_reg	arith_types	0
run	xps:sw_reg	bin_pts	0
run	xps:sw_reg	sim_port	off
run	xps:sw_reg	show_format	off
sel_ch	xps:sw_reg	mode	one\_value
sel_ch	xps:sw_reg	io_dir	From\_Processor
sel_ch	xps:sw_reg	io_delay	0
sel_ch	xps:sw_reg	sample_period	1
sel_ch	xps:sw_reg	names	reg
sel_ch	xps:sw_reg	bitwidths	32
sel_ch	xps:sw_reg	arith_types	0
sel_ch	xps:sw_reg	bin_pts	0
sel_ch	xps:sw_reg	sim_port	off
sel_ch	xps:sw_reg	show_format	off
snp_phs/ss/ctrl	xps:sw_reg	mode	one\_value
snp_phs/ss/ctrl	xps:sw_reg	io_dir	From\_Processor
snp_phs/ss/ctrl	xps:sw_reg	io_delay	0
snp_phs/ss/ctrl	xps:sw_reg	sample_period	1
snp_phs/ss/ctrl	xps:sw_reg	names	reg
snp_phs/ss/ctrl	xps:sw_reg	bitwidths	32
snp_phs/ss/ctrl	xps:sw_reg	arith_types	0
snp_phs/ss/ctrl	xps:sw_reg	bin_pts	0
snp_phs/ss/ctrl	xps:sw_reg	sim_port	on
snp_phs/ss/ctrl	xps:sw_reg	show_format	off
snp_phs/ss/status	xps:sw_reg	mode	one\_value
snp_phs/ss/status	xps:sw_reg	io_dir	To\_Processor
snp_phs/ss/status	xps:sw_reg	io_delay	0
snp_phs/ss/status	xps:sw_reg	sample_period	1
snp_phs/ss/status	xps:sw_reg	names	reg
snp_phs/ss/status	xps:sw_reg	bitwidths	32
snp_phs/ss/status	xps:sw_reg	arith_types	0
snp_phs/ss/status	xps:sw_reg	bin_pts	0
snp_phs/ss/status	xps:sw_reg	sim_port	on
snp_phs/ss/status	xps:sw_reg	show_format	off
start_cap	xps:sw_reg	mode	one\_value
start_cap	xps:sw_reg	io_dir	From\_Processor
start_cap	xps:sw_reg	io_delay	0
start_cap	xps:sw_reg	sample_period	1
start_cap	xps:sw_reg	names	reg
start_cap	xps:sw_reg	bitwidths	32
start_cap	xps:sw_reg	arith_types	0
start_cap	xps:sw_reg	bin_pts	0
start_cap	xps:sw_reg	sim_port	on
start_cap	xps:sw_reg	show_format	off
timekeeper/base_ts	xps:sw_reg	mode	one\_value
timekeeper/base_ts	xps:sw_reg	io_dir	From\_Processor
timekeeper/base_ts	xps:sw_reg	io_delay	0
timekeeper/base_ts	xps:sw_reg	sample_period	1
timekeeper/base_ts	xps:sw_reg	names	reg
timekeeper/base_ts	xps:sw_reg	bitwidths	32
timekeeper/base_ts	xps:sw_reg	arith_types	0
timekeeper/base_ts	xps:sw_reg	bin_pts	0
timekeeper/base_ts	xps:sw_reg	sim_port	off
timekeeper/base_ts	xps:sw_reg	show_format	off
timekeeper/sec_now	xps:sw_reg	mode	one\_value
timekeeper/sec_now	xps:sw_reg	io_dir	To\_Processor
timekeeper/sec_now	xps:sw_reg	io_delay	0
timekeeper/sec_now	xps:sw_reg	sample_period	1
timekeeper/sec_now	xps:sw_reg	names	reg
timekeeper/sec_now	xps:sw_reg	bitwidths	32
timekeeper/sec_now	xps:sw_reg	arith_types	0
timekeeper/sec_now	xps:sw_reg	bin_pts	0
timekeeper/sec_now	xps:sw_reg	sim_port	off
timekeeper/sec_now	xps:sw_reg	show_format	off
trig_snp	xps:sw_reg	mode	one\_value
trig_snp	xps:sw_reg	io_dir	From\_Processor
trig_snp	xps:sw_reg	io_delay	0
trig_snp	xps:sw_reg	sample_period	1
trig_snp	xps:sw_reg	names	reg
trig_snp	xps:sw_reg	bitwidths	32
trig_snp	xps:sw_reg	arith_types	0
trig_snp	xps:sw_reg	bin_pts	0
trig_snp	xps:sw_reg	sim_port	off
trig_snp	xps:sw_reg	show_format	on
XSG_core_config	xps:xsg	hw_sys	ROACH2:sx475t
XSG_core_config	xps:xsg	clk_src	adc0_clk
XSG_core_config	xps:xsg	roach_clk_src	sys_clk
XSG_core_config	xps:xsg	roach2_clk_src	adc0_clk
XSG_core_config	xps:xsg	mkdig_clk_src	sys_clk
XSG_core_config	xps:xsg	clk_rate	250
XSG_core_config	xps:xsg	sample_period	1
XSG_core_config	xps:xsg	synthesis_tool	XST
acc_iq/avg0	casper:bitsnap	io_names	[iq]
acc_iq/avg0	casper:bitsnap	io_widths	[32]
acc_iq/avg0	casper:bitsnap	io_bps	[0]
acc_iq/avg0	casper:bitsnap	io_types	[1]
acc_iq/avg0	casper:bitsnap	snap_storage	bram
acc_iq/avg0	casper:bitsnap	snap_dram_dimm	2
acc_iq/avg0	casper:bitsnap	snap_dram_clock	250
acc_iq/avg0	casper:bitsnap	snap_nsamples	10
acc_iq/avg0	casper:bitsnap	snap_data_width	32
acc_iq/avg0	casper:bitsnap	snap_offset	off
acc_iq/avg0	casper:bitsnap	snap_circap	off
acc_iq/avg0	casper:bitsnap	snap_value	off
acc_iq/avg0	casper:bitsnap	snap_use_dsp48	on
acc_iq/avg0	casper:bitsnap	snap_delay	0
acc_iq/avg0	casper:bitsnap	extra_names	[c\_d]
acc_iq/avg0	casper:bitsnap	extra_widths	[30\_2]
acc_iq/avg0	casper:bitsnap	extra_bps	[0\_0]
acc_iq/avg0	casper:bitsnap	extra_types	[0\_0]
acc_iq/avg1	casper:bitsnap	io_names	[iq]
acc_iq/avg1	casper:bitsnap	io_widths	[32]
acc_iq/avg1	casper:bitsnap	io_bps	[0]
acc_iq/avg1	casper:bitsnap	io_types	[1]
acc_iq/avg1	casper:bitsnap	snap_storage	bram
acc_iq/avg1	casper:bitsnap	snap_dram_dimm	2
acc_iq/avg1	casper:bitsnap	snap_dram_clock	250
acc_iq/avg1	casper:bitsnap	snap_nsamples	10
acc_iq/avg1	casper:bitsnap	snap_data_width	32
acc_iq/avg1	casper:bitsnap	snap_offset	off
acc_iq/avg1	casper:bitsnap	snap_circap	off
acc_iq/avg1	casper:bitsnap	snap_value	off
acc_iq/avg1	casper:bitsnap	snap_use_dsp48	on
acc_iq/avg1	casper:bitsnap	snap_delay	0
acc_iq/avg1	casper:bitsnap	extra_names	[c\_d]
acc_iq/avg1	casper:bitsnap	extra_widths	[30\_2]
acc_iq/avg1	casper:bitsnap	extra_bps	[0\_0]
acc_iq/avg1	casper:bitsnap	extra_types	[0\_0]
acc_iq/avg2	casper:bitsnap	io_names	[iq]
acc_iq/avg2	casper:bitsnap	io_widths	[32]
acc_iq/avg2	casper:bitsnap	io_bps	[0]
acc_iq/avg2	casper:bitsnap	io_types	[1]
acc_iq/avg2	casper:bitsnap	snap_storage	bram
acc_iq/avg2	casper:bitsnap	snap_dram_dimm	2
acc_iq/avg2	casper:bitsnap	snap_dram_clock	250
acc_iq/avg2	casper:bitsnap	snap_nsamples	10
acc_iq/avg2	casper:bitsnap	snap_data_width	32
acc_iq/avg2	casper:bitsnap	snap_offset	off
acc_iq/avg2	casper:bitsnap	snap_circap	off
acc_iq/avg2	casper:bitsnap	snap_value	off
acc_iq/avg2	casper:bitsnap	snap_use_dsp48	on
acc_iq/avg2	casper:bitsnap	snap_delay	0
acc_iq/avg2	casper:bitsnap	extra_names	[c\_d]
acc_iq/avg2	casper:bitsnap	extra_widths	[30\_2]
acc_iq/avg2	casper:bitsnap	extra_bps	[0\_0]
acc_iq/avg2	casper:bitsnap	extra_types	[0\_0]
acc_iq/avg3	casper:bitsnap	io_names	[iq]
acc_iq/avg3	casper:bitsnap	io_widths	[32]
acc_iq/avg3	casper:bitsnap	io_bps	[0]
acc_iq/avg3	casper:bitsnap	io_types	[1]
acc_iq/avg3	casper:bitsnap	snap_storage	bram
acc_iq/avg3	casper:bitsnap	snap_dram_dimm	2
acc_iq/avg3	casper:bitsnap	snap_dram_clock	250
acc_iq/avg3	casper:bitsnap	snap_nsamples	10
acc_iq/avg3	casper:bitsnap	snap_data_width	32
acc_iq/avg3	casper:bitsnap	snap_offset	off
acc_iq/avg3	casper:bitsnap	snap_circap	off
acc_iq/avg3	casper:bitsnap	snap_value	off
acc_iq/avg3	casper:bitsnap	snap_use_dsp48	on
acc_iq/avg3	casper:bitsnap	snap_delay	0
acc_iq/avg3	casper:bitsnap	extra_names	[c\_d]
acc_iq/avg3	casper:bitsnap	extra_widths	[30\_2]
acc_iq/avg3	casper:bitsnap	extra_bps	[0\_0]
acc_iq/avg3	casper:bitsnap	extra_types	[0\_0]
adc_in/snp_cal0	casper:bitsnap	io_names	[data_i0\_data_q0\_data_i1\_data_q1]
adc_in/snp_cal0	casper:bitsnap	io_widths	[12\_12\_12\_12]
adc_in/snp_cal0	casper:bitsnap	io_bps	[0\_0\_0\_0]
adc_in/snp_cal0	casper:bitsnap	io_types	[1\_1\_1\_1]
adc_in/snp_cal0	casper:bitsnap	snap_storage	bram
adc_in/snp_cal0	casper:bitsnap	snap_dram_dimm	2
adc_in/snp_cal0	casper:bitsnap	snap_dram_clock	250
adc_in/snp_cal0	casper:bitsnap	snap_nsamples	9
adc_in/snp_cal0	casper:bitsnap	snap_data_width	64
adc_in/snp_cal0	casper:bitsnap	snap_offset	off
adc_in/snp_cal0	casper:bitsnap	snap_circap	off
adc_in/snp_cal0	casper:bitsnap	snap_value	off
adc_in/snp_cal0	casper:bitsnap	snap_use_dsp48	on
adc_in/snp_cal0	casper:bitsnap	snap_delay	0
adc_in/snp_cal0	casper:bitsnap	extra_names	[c\_d]
adc_in/snp_cal0	casper:bitsnap	extra_widths	[30\_2]
adc_in/snp_cal0	casper:bitsnap	extra_bps	[0\_0]
adc_in/snp_cal0	casper:bitsnap	extra_types	[0\_0]
adc_in/snp_cal1	casper:bitsnap	io_names	[data_i2\_data_q2\_data_i3\_data_q3]
adc_in/snp_cal1	casper:bitsnap	io_widths	[12\_12\_12\_12]
adc_in/snp_cal1	casper:bitsnap	io_bps	[0\_0\_0\_0]
adc_in/snp_cal1	casper:bitsnap	io_types	[1\_1\_1\_1]
adc_in/snp_cal1	casper:bitsnap	snap_storage	bram
adc_in/snp_cal1	casper:bitsnap	snap_dram_dimm	2
adc_in/snp_cal1	casper:bitsnap	snap_dram_clock	250
adc_in/snp_cal1	casper:bitsnap	snap_nsamples	9
adc_in/snp_cal1	casper:bitsnap	snap_data_width	64
adc_in/snp_cal1	casper:bitsnap	snap_offset	off
adc_in/snp_cal1	casper:bitsnap	snap_circap	off
adc_in/snp_cal1	casper:bitsnap	snap_value	off
adc_in/snp_cal1	casper:bitsnap	snap_use_dsp48	on
adc_in/snp_cal1	casper:bitsnap	snap_delay	0
adc_in/snp_cal1	casper:bitsnap	extra_names	[c\_d]
adc_in/snp_cal1	casper:bitsnap	extra_widths	[30\_2]
adc_in/snp_cal1	casper:bitsnap	extra_bps	[0\_0]
adc_in/snp_cal1	casper:bitsnap	extra_types	[0\_0]
adc_in/snp_cal2	casper:bitsnap	io_names	[data_i4\_data_q4\_data_i5\_data_q5]
adc_in/snp_cal2	casper:bitsnap	io_widths	[12\_12\_12\_12]
adc_in/snp_cal2	casper:bitsnap	io_bps	[0\_0\_0\_0]
adc_in/snp_cal2	casper:bitsnap	io_types	[1\_1\_1\_1]
adc_in/snp_cal2	casper:bitsnap	snap_storage	bram
adc_in/snp_cal2	casper:bitsnap	snap_dram_dimm	2
adc_in/snp_cal2	casper:bitsnap	snap_dram_clock	250
adc_in/snp_cal2	casper:bitsnap	snap_nsamples	9
adc_in/snp_cal2	casper:bitsnap	snap_data_width	64
adc_in/snp_cal2	casper:bitsnap	snap_offset	off
adc_in/snp_cal2	casper:bitsnap	snap_circap	off
adc_in/snp_cal2	casper:bitsnap	snap_value	off
adc_in/snp_cal2	casper:bitsnap	snap_use_dsp48	on
adc_in/snp_cal2	casper:bitsnap	snap_delay	0
adc_in/snp_cal2	casper:bitsnap	extra_names	[c\_d]
adc_in/snp_cal2	casper:bitsnap	extra_widths	[30\_2]
adc_in/snp_cal2	casper:bitsnap	extra_bps	[0\_0]
adc_in/snp_cal2	casper:bitsnap	extra_types	[0\_0]
adc_in/snp_cal3	casper:bitsnap	io_names	[data_i6\_data_q6\_data_i7\_data_q7]
adc_in/snp_cal3	casper:bitsnap	io_widths	[12\_12\_12\_12]
adc_in/snp_cal3	casper:bitsnap	io_bps	[0\_0\_0\_0]
adc_in/snp_cal3	casper:bitsnap	io_types	[1\_1\_1\_1]
adc_in/snp_cal3	casper:bitsnap	snap_storage	bram
adc_in/snp_cal3	casper:bitsnap	snap_dram_dimm	2
adc_in/snp_cal3	casper:bitsnap	snap_dram_clock	250
adc_in/snp_cal3	casper:bitsnap	snap_nsamples	9
adc_in/snp_cal3	casper:bitsnap	snap_data_width	64
adc_in/snp_cal3	casper:bitsnap	snap_offset	off
adc_in/snp_cal3	casper:bitsnap	snap_circap	off
adc_in/snp_cal3	casper:bitsnap	snap_value	off
adc_in/snp_cal3	casper:bitsnap	snap_use_dsp48	on
adc_in/snp_cal3	casper:bitsnap	snap_delay	0
adc_in/snp_cal3	casper:bitsnap	extra_names	[c\_d]
adc_in/snp_cal3	casper:bitsnap	extra_widths	[30\_2]
adc_in/snp_cal3	casper:bitsnap	extra_bps	[0\_0]
adc_in/snp_cal3	casper:bitsnap	extra_types	[0\_0]
snp_phs	casper:bitsnap	io_names	[phase\_\_trig]
snp_phs	casper:bitsnap	io_widths	[16\_\_1]
snp_phs	casper:bitsnap	io_bps	[13\_\_0]
snp_phs	casper:bitsnap	io_types	[1\_\_2]
snp_phs	casper:bitsnap	snap_storage	bram
snp_phs	casper:bitsnap	snap_dram_dimm	2
snp_phs	casper:bitsnap	snap_dram_clock	250
snp_phs	casper:bitsnap	snap_nsamples	9
snp_phs	casper:bitsnap	snap_data_width	64
snp_phs	casper:bitsnap	snap_offset	off
snp_phs	casper:bitsnap	snap_circap	off
snp_phs	casper:bitsnap	snap_value	off
snp_phs	casper:bitsnap	snap_use_dsp48	on
snp_phs	casper:bitsnap	snap_delay	0
snp_phs	casper:bitsnap	extra_names	[baseline]
snp_phs	casper:bitsnap	extra_widths	[16]
snp_phs	casper:bitsnap	extra_bps	[13]
snp_phs	casper:bitsnap	extra_types	[1]
prog_fir0/info	casper:info	info	nTaps=20
prog_fir1/info	casper:info	info	nTaps=20
prog_fir2/info	casper:info	info	nTaps=20
prog_fir3/info	casper:info	info	nTaps=20
acc_iq/avg0/ss	casper:snapshot	storage	bram
acc_iq/avg0/ss	casper:snapshot	dram_dimm	2
acc_iq/avg0/ss	casper:snapshot	dram_clock	250
acc_iq/avg0/ss	casper:snapshot	nsamples	10
acc_iq/avg0/ss	casper:snapshot	data_width	32
acc_iq/avg0/ss	casper:snapshot	offset	off
acc_iq/avg0/ss	casper:snapshot	circap	off
acc_iq/avg0/ss	casper:snapshot	value	off
acc_iq/avg0/ss	casper:snapshot	use_dsp48	on
acc_iq/avg1/ss	casper:snapshot	storage	bram
acc_iq/avg1/ss	casper:snapshot	dram_dimm	2
acc_iq/avg1/ss	casper:snapshot	dram_clock	250
acc_iq/avg1/ss	casper:snapshot	nsamples	10
acc_iq/avg1/ss	casper:snapshot	data_width	32
acc_iq/avg1/ss	casper:snapshot	offset	off
acc_iq/avg1/ss	casper:snapshot	circap	off
acc_iq/avg1/ss	casper:snapshot	value	off
acc_iq/avg1/ss	casper:snapshot	use_dsp48	on
acc_iq/avg2/ss	casper:snapshot	storage	bram
acc_iq/avg2/ss	casper:snapshot	dram_dimm	2
acc_iq/avg2/ss	casper:snapshot	dram_clock	250
acc_iq/avg2/ss	casper:snapshot	nsamples	10
acc_iq/avg2/ss	casper:snapshot	data_width	32
acc_iq/avg2/ss	casper:snapshot	offset	off
acc_iq/avg2/ss	casper:snapshot	circap	off
acc_iq/avg2/ss	casper:snapshot	value	off
acc_iq/avg2/ss	casper:snapshot	use_dsp48	on
acc_iq/avg3/ss	casper:snapshot	storage	bram
acc_iq/avg3/ss	casper:snapshot	dram_dimm	2
acc_iq/avg3/ss	casper:snapshot	dram_clock	250
acc_iq/avg3/ss	casper:snapshot	nsamples	10
acc_iq/avg3/ss	casper:snapshot	data_width	32
acc_iq/avg3/ss	casper:snapshot	offset	off
acc_iq/avg3/ss	casper:snapshot	circap	off
acc_iq/avg3/ss	casper:snapshot	value	off
acc_iq/avg3/ss	casper:snapshot	use_dsp48	on
adc_in/snp_cal0/ss	casper:snapshot	storage	bram
adc_in/snp_cal0/ss	casper:snapshot	dram_dimm	2
adc_in/snp_cal0/ss	casper:snapshot	dram_clock	250
adc_in/snp_cal0/ss	casper:snapshot	nsamples	9
adc_in/snp_cal0/ss	casper:snapshot	data_width	64
adc_in/snp_cal0/ss	casper:snapshot	offset	off
adc_in/snp_cal0/ss	casper:snapshot	circap	off
adc_in/snp_cal0/ss	casper:snapshot	value	off
adc_in/snp_cal0/ss	casper:snapshot	use_dsp48	on
adc_in/snp_cal1/ss	casper:snapshot	storage	bram
adc_in/snp_cal1/ss	casper:snapshot	dram_dimm	2
adc_in/snp_cal1/ss	casper:snapshot	dram_clock	250
adc_in/snp_cal1/ss	casper:snapshot	nsamples	9
adc_in/snp_cal1/ss	casper:snapshot	data_width	64
adc_in/snp_cal1/ss	casper:snapshot	offset	off
adc_in/snp_cal1/ss	casper:snapshot	circap	off
adc_in/snp_cal1/ss	casper:snapshot	value	off
adc_in/snp_cal1/ss	casper:snapshot	use_dsp48	on
adc_in/snp_cal2/ss	casper:snapshot	storage	bram
adc_in/snp_cal2/ss	casper:snapshot	dram_dimm	2
adc_in/snp_cal2/ss	casper:snapshot	dram_clock	250
adc_in/snp_cal2/ss	casper:snapshot	nsamples	9
adc_in/snp_cal2/ss	casper:snapshot	data_width	64
adc_in/snp_cal2/ss	casper:snapshot	offset	off
adc_in/snp_cal2/ss	casper:snapshot	circap	off
adc_in/snp_cal2/ss	casper:snapshot	value	off
adc_in/snp_cal2/ss	casper:snapshot	use_dsp48	on
adc_in/snp_cal3/ss	casper:snapshot	storage	bram
adc_in/snp_cal3/ss	casper:snapshot	dram_dimm	2
adc_in/snp_cal3/ss	casper:snapshot	dram_clock	250
adc_in/snp_cal3/ss	casper:snapshot	nsamples	9
adc_in/snp_cal3/ss	casper:snapshot	data_width	64
adc_in/snp_cal3/ss	casper:snapshot	offset	off
adc_in/snp_cal3/ss	casper:snapshot	circap	off
adc_in/snp_cal3/ss	casper:snapshot	value	off
adc_in/snp_cal3/ss	casper:snapshot	use_dsp48	on
snp_phs/ss	casper:snapshot	storage	bram
snp_phs/ss	casper:snapshot	dram_dimm	2
snp_phs/ss	casper:snapshot	dram_clock	250
snp_phs/ss	casper:snapshot	nsamples	9
snp_phs/ss	casper:snapshot	data_width	64
snp_phs/ss	casper:snapshot	offset	off
snp_phs/ss	casper:snapshot	circap	off
snp_phs/ss	casper:snapshot	value	off
snp_phs/ss	casper:snapshot	use_dsp48	on
77777	77777	tags	casper:bitsnap,casper:info,casper:snapshot,xps:bram,xps:qdr,xps:sw_reg,xps:xsg
77777	77777	system	darkquad29
77777	77777	builddate	08-Feb-2018\_10:46:19
