(pcb C:\Users\Aidan\Documents\Arduino\Teensy_3_5_VGM_Player_YM2612_SN76489\SchematicsAndInfo\Teensy_3_5_VGM_Player.dsn
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "4.0.6")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (rect pcb 145926 -100719 152076 -109389)
    )
    (via "Via[0-1]_600:400_um")
    (rule
      (width 250)
      (clearance 200.1)
      (clearance 200.1 (type default_smd))
      (clearance 50 (type smd_smd))
    )
  )
  (placement
    (component Capacitors_SMD:C_0805_HandSoldering
      (place C1 148501 -105004 front 0 (PN 220pF))
      (place C2 148501 -105004 front 0 (PN 1uF))
      (place C5 148501 -105004 front 0 (PN 4.7nF))
      (place C6 148501 -105004 front 0 (PN 4.7nF))
      (place C11 148501 -105004 front 0 (PN 47nF))
      (place C15 148501 -105004 front 0 (PN 47nF))
      (place C17 148501 -105004 front 0 (PN 10nF))
      (place C18 148501 -105004 front 0 (PN 1uF))
      (place C19 148501 -105004 front 0 (PN 10nF))
      (place C20 148501 -105004 front 0 (PN 1uF))
    )
    (component Capacitors_THT:CP_Radial_D4.0mm_P2.00mm
      (place C3 148501 -105004 front 0 (PN 10uF))
      (place C4 148501 -105004 front 0 (PN 10uF))
    )
    (component Resistors_SMD:R_0805_HandSoldering
      (place R1 148501 -105004 front 0 (PN 2.2k))
      (place R2 148501 -105004 front 0 (PN 51k))
      (place R3 148501 -105004 front 0 (PN 51k))
      (place R4 148501 -105004 front 0 (PN 2.2k))
      (place R5 148501 -105004 front 0 (PN 2.2k))
      (place R6 148501 -105004 front 0 (PN 10k))
      (place R7 148501 -105004 front 0 (PN 11k))
      (place R8 148501 -105004 front 0 (PN 10))
      (place R9 148501 -105004 front 0 (PN 2.2k))
      (place R10 148501 -105004 front 0 (PN 2.2k))
      (place R11 148501 -105004 front 0 (PN 10k))
      (place R12 148501 -105004 front 0 (PN 11k))
      (place R13 148501 -105004 front 0 (PN 10))
    )
  )
  (library
    (image Capacitors_SMD:C_0805_HandSoldering
      (outline (path signal 100  -1000 -620  -1000 620))
      (outline (path signal 100  1000 -620  -1000 -620))
      (outline (path signal 100  1000 620  1000 -620))
      (outline (path signal 100  -1000 620  1000 620))
      (outline (path signal 120  500 850  -500 850))
      (outline (path signal 120  -500 -850  500 -850))
      (outline (path signal 50  -2250 880  2250 880))
      (outline (path signal 50  -2250 880  -2250 -870))
      (outline (path signal 50  2250 -870  2250 880))
      (outline (path signal 50  2250 -870  -2250 -870))
      (pin Rect[T]Pad_1500x1250_um 1 -1250 0)
      (pin Rect[T]Pad_1500x1250_um 2 1250 0)
    )
    (image Capacitors_THT:CP_Radial_D4.0mm_P2.00mm
      (outline (path signal 100  3000 0  2902.11 -618.034  2618.03 -1175.57  2175.57 -1618.03
            1618.03 -1902.11  1000 -2000  381.966 -1902.11  -175.571 -1618.03
            -618.034 -1175.57  -902.113 -618.034  -1000 0  -902.113 618.034
            -618.034 1175.57  -175.571 1618.03  381.966 1902.11  1000 2000
            1618.03 1902.11  2175.57 1618.03  2618.03 1175.57  2902.11 618.034))
      (outline (path signal 100  -1700 0  -800 0))
      (outline (path signal 100  -1250 450  -1250 -450))
      (outline (path signal 120  1000 2050  1000 -2050))
      (outline (path signal 120  1040 2050  1040 -2050))
      (outline (path signal 120  1080 2049  1080 -2049))
      (outline (path signal 120  1120 2047  1120 -2047))
      (outline (path signal 120  1160 2044  1160 -2044))
      (outline (path signal 120  1200 2041  1200 -2041))
      (outline (path signal 120  1240 2037  1240 780))
      (outline (path signal 120  1240 -780  1240 -2037))
      (outline (path signal 120  1280 2032  1280 780))
      (outline (path signal 120  1280 -780  1280 -2032))
      (outline (path signal 120  1320 2026  1320 780))
      (outline (path signal 120  1320 -780  1320 -2026))
      (outline (path signal 120  1360 2019  1360 780))
      (outline (path signal 120  1360 -780  1360 -2019))
      (outline (path signal 120  1400 2012  1400 780))
      (outline (path signal 120  1400 -780  1400 -2012))
      (outline (path signal 120  1440 2004  1440 780))
      (outline (path signal 120  1440 -780  1440 -2004))
      (outline (path signal 120  1480 1995  1480 780))
      (outline (path signal 120  1480 -780  1480 -1995))
      (outline (path signal 120  1520 1985  1520 780))
      (outline (path signal 120  1520 -780  1520 -1985))
      (outline (path signal 120  1560 1974  1560 780))
      (outline (path signal 120  1560 -780  1560 -1974))
      (outline (path signal 120  1600 1963  1600 780))
      (outline (path signal 120  1600 -780  1600 -1963))
      (outline (path signal 120  1640 1950  1640 780))
      (outline (path signal 120  1640 -780  1640 -1950))
      (outline (path signal 120  1680 1937  1680 780))
      (outline (path signal 120  1680 -780  1680 -1937))
      (outline (path signal 120  1721 1923  1721 780))
      (outline (path signal 120  1721 -780  1721 -1923))
      (outline (path signal 120  1761 1907  1761 780))
      (outline (path signal 120  1761 -780  1761 -1907))
      (outline (path signal 120  1801 1891  1801 780))
      (outline (path signal 120  1801 -780  1801 -1891))
      (outline (path signal 120  1841 1874  1841 780))
      (outline (path signal 120  1841 -780  1841 -1874))
      (outline (path signal 120  1881 1856  1881 780))
      (outline (path signal 120  1881 -780  1881 -1856))
      (outline (path signal 120  1921 1837  1921 780))
      (outline (path signal 120  1921 -780  1921 -1837))
      (outline (path signal 120  1961 1817  1961 780))
      (outline (path signal 120  1961 -780  1961 -1817))
      (outline (path signal 120  2001 1796  2001 780))
      (outline (path signal 120  2001 -780  2001 -1796))
      (outline (path signal 120  2041 1773  2041 780))
      (outline (path signal 120  2041 -780  2041 -1773))
      (outline (path signal 120  2081 1750  2081 780))
      (outline (path signal 120  2081 -780  2081 -1750))
      (outline (path signal 120  2121 1725  2121 780))
      (outline (path signal 120  2121 -780  2121 -1725))
      (outline (path signal 120  2161 1699  2161 780))
      (outline (path signal 120  2161 -780  2161 -1699))
      (outline (path signal 120  2201 1672  2201 780))
      (outline (path signal 120  2201 -780  2201 -1672))
      (outline (path signal 120  2241 1643  2241 780))
      (outline (path signal 120  2241 -780  2241 -1643))
      (outline (path signal 120  2281 1613  2281 780))
      (outline (path signal 120  2281 -780  2281 -1613))
      (outline (path signal 120  2321 1581  2321 780))
      (outline (path signal 120  2321 -780  2321 -1581))
      (outline (path signal 120  2361 1547  2361 780))
      (outline (path signal 120  2361 -780  2361 -1547))
      (outline (path signal 120  2401 1512  2401 780))
      (outline (path signal 120  2401 -780  2401 -1512))
      (outline (path signal 120  2441 1475  2441 780))
      (outline (path signal 120  2441 -780  2441 -1475))
      (outline (path signal 120  2481 1436  2481 780))
      (outline (path signal 120  2481 -780  2481 -1436))
      (outline (path signal 120  2521 1395  2521 780))
      (outline (path signal 120  2521 -780  2521 -1395))
      (outline (path signal 120  2561 1351  2561 780))
      (outline (path signal 120  2561 -780  2561 -1351))
      (outline (path signal 120  2601 1305  2601 780))
      (outline (path signal 120  2601 -780  2601 -1305))
      (outline (path signal 120  2641 1256  2641 780))
      (outline (path signal 120  2641 -780  2641 -1256))
      (outline (path signal 120  2681 1204  2681 780))
      (outline (path signal 120  2681 -780  2681 -1204))
      (outline (path signal 120  2721 1148  2721 780))
      (outline (path signal 120  2721 -780  2721 -1148))
      (outline (path signal 120  2761 1088  2761 780))
      (outline (path signal 120  2761 -780  2761 -1088))
      (outline (path signal 120  2801 1023  2801 -1023))
      (outline (path signal 120  2841 952  2841 -952))
      (outline (path signal 120  2881 874  2881 -874))
      (outline (path signal 120  2921 786  2921 -786))
      (outline (path signal 120  2961 686  2961 -686))
      (outline (path signal 120  3001 567  3001 -567))
      (outline (path signal 120  3041 415  3041 -415))
      (outline (path signal 120  3081 165  3081 -165))
      (outline (path signal 120  -1700 0  -800 0))
      (outline (path signal 120  -1250 450  -1250 -450))
      (outline (path signal 50  -1350 2350  -1350 -2350))
      (outline (path signal 50  -1350 -2350  3350 -2350))
      (outline (path signal 50  3350 -2350  3350 2350))
      (outline (path signal 50  3350 2350  -1350 2350))
      (pin Rect[A]Pad_1200x1200_um 1 0 0)
      (pin Round[A]Pad_1200_um 2 2000 0)
    )
    (image Resistors_SMD:R_0805_HandSoldering
      (outline (path signal 100  -1000 -620  -1000 620))
      (outline (path signal 100  1000 -620  -1000 -620))
      (outline (path signal 100  1000 620  1000 -620))
      (outline (path signal 100  -1000 620  1000 620))
      (outline (path signal 120  600 -880  -600 -880))
      (outline (path signal 120  -600 880  600 880))
      (outline (path signal 50  -2350 900  2350 900))
      (outline (path signal 50  -2350 900  -2350 -900))
      (outline (path signal 50  2350 -900  2350 900))
      (outline (path signal 50  2350 -900  -2350 -900))
      (pin Rect[T]Pad_1500x1300_um 1 -1350 0)
      (pin Rect[T]Pad_1500x1300_um 2 1350 0)
    )
    (padstack Round[A]Pad_1200_um
      (shape (circle F.Cu 1200))
      (shape (circle B.Cu 1200))
      (attach off)
    )
    (padstack Rect[A]Pad_1200x1200_um
      (shape (rect F.Cu -600 -600 600 600))
      (shape (rect B.Cu -600 -600 600 600))
      (attach off)
    )
    (padstack Rect[T]Pad_1500x1250_um
      (shape (rect F.Cu -750 -625 750 625))
      (attach off)
    )
    (padstack Rect[T]Pad_1500x1300_um
      (shape (rect F.Cu -750 -650 750 650))
      (attach off)
    )
    (padstack "Via[0-1]_600:400_um"
      (shape (circle F.Cu 600))
      (shape (circle B.Cu 600))
      (attach off)
    )
  )
  (network
    (net SN_OUT
      (pins C1-1 C2-1 R1-1)
    )
    (net Earth
      (pins C1-2 C17-2 C18-2 C19-2 C20-2 R1-2 R4-2 R8-2 R9-2 R13-2)
    )
    (net "Net-(C2-Pad2)"
      (pins C2-2 R2-2 R3-2)
    )
    (net YM_MOR
      (pins C3-1 R4-1)
    )
    (net "Net-(C3-Pad2)"
      (pins C3-2 R5-2)
    )
    (net YM_MOL
      (pins C4-1 R9-1)
    )
    (net "Net-(C4-Pad2)"
      (pins C4-2 R10-2)
    )
    (net "Net-(C5-Pad1)"
      (pins C5-1 R6-1 R7-2)
    )
    (net "Net-(C5-Pad2)"
      (pins C5-2 R2-1 R5-1 R6-2)
    )
    (net "Net-(C6-Pad1)"
      (pins C6-1 R11-1 R12-2)
    )
    (net "Net-(C6-Pad2)"
      (pins C6-2 R3-1 R10-1 R11-2)
    )
    (net "Net-(C11-Pad1)"
      (pins C11-1)
    )
    (net "Net-(C11-Pad2)"
      (pins C11-2)
    )
    (net "Net-(C15-Pad1)"
      (pins C15-1)
    )
    (net "Net-(C15-Pad2)"
      (pins C15-2)
    )
    (net +5V
      (pins C17-1 C19-1)
    )
    (net "Net-(C18-Pad1)"
      (pins C18-1)
    )
    (net "Net-(C20-Pad1)"
      (pins C20-1)
    )
    (net "Net-(C7-Pad1)"
      (pins R7-1)
    )
    (net "Net-(R8-Pad1)"
      (pins R8-1)
    )
    (net "Net-(C8-Pad1)"
      (pins R12-1)
    )
    (net "Net-(R13-Pad1)"
      (pins R13-1)
    )
    (class kicad_default "" +5V Earth "Net-(C11-Pad1)" "Net-(C11-Pad2)" "Net-(C15-Pad1)"
      "Net-(C15-Pad2)" "Net-(C18-Pad1)" "Net-(C2-Pad2)" "Net-(C20-Pad1)" "Net-(C3-Pad2)"
      "Net-(C4-Pad2)" "Net-(C5-Pad1)" "Net-(C5-Pad2)" "Net-(C6-Pad1)" "Net-(C6-Pad2)"
      "Net-(C7-Pad1)" "Net-(C8-Pad1)" "Net-(R13-Pad1)" "Net-(R8-Pad1)" SN_OUT
      YM_MOL YM_MOR
      (circuit
        (use_via Via[0-1]_600:400_um)
      )
      (rule
        (width 250)
        (clearance 200.1)
      )
    )
  )
  (wiring
  )
)
