Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.2 (lin64) Build 1909853 Thu Jun 15 18:39:10 MDT 2017
| Date             : Fri Dec 22 12:23:10 2017
| Host             : mazur-W55xEU running 64-bit Ubuntu 16.04.3 LTS
| Command          : report_power -file Main_wrapper_power_routed.rpt -pb Main_wrapper_power_summary_routed.pb -rpx Main_wrapper_power_routed.rpx
| Design           : Main_wrapper
| Device           : xc7z010clg225-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 1.433 |
| Dynamic (W)              | 1.306 |
| Device Static (W)        | 0.127 |
| Effective TJA (C/W)      | 11.5  |
| Max Ambient (C)          | 68.5  |
| Junction Temperature (C) | 41.5  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.003 |        7 |       --- |             --- |
| Slice Logic              |     0.002 |     2078 |       --- |             --- |
|   LUT as Logic           |     0.002 |     1150 |     17600 |            6.53 |
|   LUT as Distributed RAM |    <0.001 |       68 |      6000 |            1.13 |
|   Register               |    <0.001 |      448 |     35200 |            1.27 |
|   CARRY4                 |    <0.001 |       26 |      4400 |            0.59 |
|   F7/F8 Muxes            |    <0.001 |        8 |     17600 |            0.05 |
|   Others                 |     0.000 |      165 |       --- |             --- |
| Signals                  |     0.002 |     1579 |       --- |             --- |
| Block RAM                |    <0.001 |        1 |        60 |            1.67 |
| MMCM                     |     0.117 |        1 |         2 |           50.00 |
| I/O                      |     0.001 |        8 |        54 |           14.81 |
| PS7                      |     1.180 |        1 |       --- |             --- |
| Static Power             |     0.127 |          |           |                 |
| Total                    |     1.433 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.015 |       0.008 |      0.006 |
| Vccaux    |       1.800 |     0.076 |       0.064 |      0.012 |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.694 |       0.667 |      0.027 |
| Vccpaux   |       1.800 |     0.037 |       0.026 |      0.010 |
| Vccpll    |       1.800 |     0.018 |       0.015 |      0.003 |
| Vcco_ddr  |       1.350 |     0.321 |       0.319 |      0.002 |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       3.300 |     0.002 |       0.001 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+------------+---------------------------------------------------------+-----------------+
| Clock      | Domain                                                  | Constraint (ns) |
+------------+---------------------------------------------------------+-----------------+
| CLKFBIN    | Main_i/unity_ctrl_0/U0/UNITY/CLKFBIN                    |             5.0 |
| clk_fpga_0 | Main_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |            20.0 |
| clk_fpga_1 | Main_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1] |             5.0 |
| clk_uart   | Main_i/unity_ctrl_0/U0/UNITY/clk_uart                   |            10.4 |
| unity_clk  | Main_i/unity_ctrl_0/U0/UNITY/unity_clk                  |            20.0 |
+------------+---------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------------------------------------------+-----------+
| Name                                                        | Power (W) |
+-------------------------------------------------------------+-----------+
| Main_wrapper                                                |     1.306 |
|   Main_i                                                    |     1.305 |
|     bldc_starter_0                                          |     0.000 |
|       U0                                                    |     0.000 |
|     processing_system7_0                                    |     1.181 |
|       inst                                                  |     1.181 |
|     unity_ctrl_0                                            |     0.124 |
|       U0                                                    |     0.124 |
|         UNITY                                               |     0.124 |
|           uart_wb_link_inst                                 |     0.006 |
|             uart_gab_link_inst                              |     0.006 |
|               gab_link_al_fsm_inst                          |     0.003 |
|                 SUB_GEN.subscription_manager_inst           |    <0.001 |
|                   SG_GEN[0].sg                              |    <0.001 |
|                     ram_reg_0_15_0_0                        |    <0.001 |
|                     ram_reg_0_15_1_1                        |    <0.001 |
|                     ram_reg_0_15_2_2                        |    <0.001 |
|                     ram_reg_0_15_3_3                        |    <0.001 |
|                     ram_reg_0_15_4_4                        |    <0.001 |
|                     ram_reg_0_15_5_5                        |    <0.001 |
|                   SG_GEN[1].sg                              |    <0.001 |
|                     ram_reg_0_15_0_0                        |    <0.001 |
|                     ram_reg_0_15_1_1                        |    <0.001 |
|                     ram_reg_0_15_2_2                        |    <0.001 |
|                     ram_reg_0_15_3_3                        |    <0.001 |
|                     ram_reg_0_15_4_4                        |    <0.001 |
|                     ram_reg_0_15_5_5                        |    <0.001 |
|                   synct_strobe_gen_inst                     |    <0.001 |
|               uart_gab_link_dl_inst                         |     0.002 |
|                 FULL_DL_RX_GEN.dual_rxfifo_mux_inst         |    <0.001 |
|                   fifo_1_inst                               |    <0.001 |
|                     fifo_ctrl_inst                          |    <0.001 |
|                       read_ctrl                             |    <0.001 |
|                       write_ctrl                            |    <0.001 |
|                     regfile                                 |    <0.001 |
|                       RAM_reg_0_63_0_2                      |    <0.001 |
|                       RAM_reg_0_63_3_5                      |    <0.001 |
|                       RAM_reg_0_63_6_8                      |    <0.001 |
|                   fifo_2_inst                               |    <0.001 |
|                     fifo_ctrl_inst                          |    <0.001 |
|                       read_ctrl                             |    <0.001 |
|                       write_ctrl                            |    <0.001 |
|                     regfile                                 |    <0.001 |
|                       RAM_reg_0_63_0_2                      |    <0.001 |
|                       RAM_reg_0_63_3_5                      |    <0.001 |
|                       RAM_reg_0_63_6_8                      |    <0.001 |
|                 FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst |    <0.001 |
|                   CHECKSUM_CRC_GEN.checksum_crc8            |    <0.001 |
|                 FULL_DL_TX_GEN.txfifo_a_inst                |    <0.001 |
|                   fifo_ctrl_inst                            |    <0.001 |
|                     read_ctrl                               |    <0.001 |
|                     write_ctrl                              |    <0.001 |
|                   regfile                                   |    <0.001 |
|                     RAM_reg_0_15_0_5                        |    <0.001 |
|                     RAM_reg_0_15_6_8                        |    <0.001 |
|                 FULL_DL_TX_GEN.txfifo_b_inst                |    <0.001 |
|                   fifo_ctrl_inst                            |    <0.001 |
|                     read_ctrl                               |    <0.001 |
|                     write_ctrl                              |    <0.001 |
|                   regfile                                   |    <0.001 |
|                     RAM_reg_0_3_0_5                         |    <0.001 |
|                     RAM_reg_0_3_6_7                         |    <0.001 |
|                 uart_gab_link_dl_ascii_dec_inst             |    <0.001 |
|                 uart_gab_link_dl_ascii_enc_inst             |    <0.001 |
|                 uart_gab_link_dl_tx_fsm_inst                |    <0.001 |
|                   CHECKSUM_CRC_GEN.checksum_crc8            |    <0.001 |
|               uart_inst                                     |     0.002 |
|                 baudrate_gen_inst                           |    <0.001 |
|                 rx_fifo_inst                                |    <0.001 |
|                   fifo_ctrl_inst                            |    <0.001 |
|                     read_ctrl                               |    <0.001 |
|                     synchdepth_2p.sync_r_ptr                |    <0.001 |
|                     synchdepth_2p.sync_w_ptr                |    <0.001 |
|                     write_ctrl                              |    <0.001 |
|                   regfile                                   |    <0.001 |
|                     RAM_reg_0_3_0_5                         |    <0.001 |
|                     RAM_reg_0_3_6_7                         |    <0.001 |
|                 tx_fifo_inst                                |    <0.001 |
|                   fifo_ctrl_inst                            |    <0.001 |
|                     read_ctrl                               |    <0.001 |
|                     synchdepth_2p.sync_r_ptr                |    <0.001 |
|                     synchdepth_2p.sync_w_ptr                |    <0.001 |
|                     write_ctrl                              |    <0.001 |
|                   regfile                                   |    <0.001 |
|                     RAM_reg_0_3_0_5                         |    <0.001 |
|                     RAM_reg_0_3_6_7                         |    <0.001 |
|                 uart_rx_inst                                |    <0.001 |
|                 uart_tx_inst                                |    <0.001 |
|             wb_mst_ctrl_inst                                |    <0.001 |
|           wb_mem_inst                                       |    <0.001 |
|             ram_rwrw_inst                                   |    <0.001 |
|             wb_slv_mem_ctrl_inst                            |    <0.001 |
+-------------------------------------------------------------+-----------+


