// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="yolo_conv_top,hls_ip_2019_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.983200,HLS_SYN_LAT=35139,HLS_SYN_TPT=none,HLS_SYN_MEM=36,HLS_SYN_DSP=70,HLS_SYN_FF=16390,HLS_SYN_LUT=27370,HLS_VERSION=2019_1}" *)

module yolo_conv_top (
        ap_clk,
        ap_rst_n,
        inStream_TDATA,
        inStream_TVALID,
        inStream_TREADY,
        inStream_TKEEP,
        inStream_TSTRB,
        inStream_TUSER,
        inStream_TLAST,
        inStream_TID,
        inStream_TDEST,
        outStream_TDATA,
        outStream_TVALID,
        outStream_TREADY,
        outStream_TKEEP,
        outStream_TSTRB,
        outStream_TUSER,
        outStream_TLAST,
        outStream_TID,
        outStream_TDEST,
        s_axi_AXILiteS_AWVALID,
        s_axi_AXILiteS_AWREADY,
        s_axi_AXILiteS_AWADDR,
        s_axi_AXILiteS_WVALID,
        s_axi_AXILiteS_WREADY,
        s_axi_AXILiteS_WDATA,
        s_axi_AXILiteS_WSTRB,
        s_axi_AXILiteS_ARVALID,
        s_axi_AXILiteS_ARREADY,
        s_axi_AXILiteS_ARADDR,
        s_axi_AXILiteS_RVALID,
        s_axi_AXILiteS_RREADY,
        s_axi_AXILiteS_RDATA,
        s_axi_AXILiteS_RRESP,
        s_axi_AXILiteS_BVALID,
        s_axi_AXILiteS_BREADY,
        s_axi_AXILiteS_BRESP,
        interrupt
);

parameter    ap_ST_fsm_state1 = 9'd1;
parameter    ap_ST_fsm_state2 = 9'd2;
parameter    ap_ST_fsm_pp0_stage0 = 9'd4;
parameter    ap_ST_fsm_pp0_stage1 = 9'd8;
parameter    ap_ST_fsm_pp0_stage2 = 9'd16;
parameter    ap_ST_fsm_pp0_stage3 = 9'd32;
parameter    ap_ST_fsm_pp0_stage4 = 9'd64;
parameter    ap_ST_fsm_pp0_stage5 = 9'd128;
parameter    ap_ST_fsm_state33 = 9'd256;
parameter    C_S_AXI_AXILITES_DATA_WIDTH = 32;
parameter    C_S_AXI_AXILITES_ADDR_WIDTH = 4;
parameter    C_S_AXI_DATA_WIDTH = 32;

parameter C_S_AXI_AXILITES_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);

input   ap_clk;
input   ap_rst_n;
input  [31:0] inStream_TDATA;
input   inStream_TVALID;
output   inStream_TREADY;
input  [3:0] inStream_TKEEP;
input  [3:0] inStream_TSTRB;
input  [1:0] inStream_TUSER;
input  [0:0] inStream_TLAST;
input  [4:0] inStream_TID;
input  [5:0] inStream_TDEST;
output  [31:0] outStream_TDATA;
output   outStream_TVALID;
input   outStream_TREADY;
output  [3:0] outStream_TKEEP;
output  [3:0] outStream_TSTRB;
output  [1:0] outStream_TUSER;
output  [0:0] outStream_TLAST;
output  [4:0] outStream_TID;
output  [5:0] outStream_TDEST;
input   s_axi_AXILiteS_AWVALID;
output   s_axi_AXILiteS_AWREADY;
input  [C_S_AXI_AXILITES_ADDR_WIDTH - 1:0] s_axi_AXILiteS_AWADDR;
input   s_axi_AXILiteS_WVALID;
output   s_axi_AXILiteS_WREADY;
input  [C_S_AXI_AXILITES_DATA_WIDTH - 1:0] s_axi_AXILiteS_WDATA;
input  [C_S_AXI_AXILITES_WSTRB_WIDTH - 1:0] s_axi_AXILiteS_WSTRB;
input   s_axi_AXILiteS_ARVALID;
output   s_axi_AXILiteS_ARREADY;
input  [C_S_AXI_AXILITES_ADDR_WIDTH - 1:0] s_axi_AXILiteS_ARADDR;
output   s_axi_AXILiteS_RVALID;
input   s_axi_AXILiteS_RREADY;
output  [C_S_AXI_AXILITES_DATA_WIDTH - 1:0] s_axi_AXILiteS_RDATA;
output  [1:0] s_axi_AXILiteS_RRESP;
output   s_axi_AXILiteS_BVALID;
input   s_axi_AXILiteS_BREADY;
output  [1:0] s_axi_AXILiteS_BRESP;
output   interrupt;

 reg    ap_rst_n_inv;
wire    ap_start;
reg    ap_done;
reg    ap_idle;
(* fsm_encoding = "none" *) reg   [8:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_ready;
reg   [31:0] inStream_V_data_0_data_out;
wire    inStream_V_data_0_vld_in;
wire    inStream_V_data_0_vld_out;
wire    inStream_V_data_0_ack_in;
reg    inStream_V_data_0_ack_out;
reg   [31:0] inStream_V_data_0_payload_A;
reg   [31:0] inStream_V_data_0_payload_B;
reg    inStream_V_data_0_sel_rd;
reg    inStream_V_data_0_sel_wr;
wire    inStream_V_data_0_sel;
wire    inStream_V_data_0_load_A;
wire    inStream_V_data_0_load_B;
reg   [1:0] inStream_V_data_0_state;
wire    inStream_V_data_0_state_cmp_full;
reg   [3:0] inStream_V_keep_V_0_data_out;
wire    inStream_V_keep_V_0_vld_in;
wire    inStream_V_keep_V_0_vld_out;
wire    inStream_V_keep_V_0_ack_in;
reg    inStream_V_keep_V_0_ack_out;
reg   [3:0] inStream_V_keep_V_0_payload_A;
reg   [3:0] inStream_V_keep_V_0_payload_B;
reg    inStream_V_keep_V_0_sel_rd;
reg    inStream_V_keep_V_0_sel_wr;
wire    inStream_V_keep_V_0_sel;
wire    inStream_V_keep_V_0_load_A;
wire    inStream_V_keep_V_0_load_B;
reg   [1:0] inStream_V_keep_V_0_state;
wire    inStream_V_keep_V_0_state_cmp_full;
reg   [3:0] inStream_V_strb_V_0_data_out;
wire    inStream_V_strb_V_0_vld_in;
wire    inStream_V_strb_V_0_vld_out;
wire    inStream_V_strb_V_0_ack_in;
reg    inStream_V_strb_V_0_ack_out;
reg   [3:0] inStream_V_strb_V_0_payload_A;
reg   [3:0] inStream_V_strb_V_0_payload_B;
reg    inStream_V_strb_V_0_sel_rd;
reg    inStream_V_strb_V_0_sel_wr;
wire    inStream_V_strb_V_0_sel;
wire    inStream_V_strb_V_0_load_A;
wire    inStream_V_strb_V_0_load_B;
reg   [1:0] inStream_V_strb_V_0_state;
wire    inStream_V_strb_V_0_state_cmp_full;
reg   [1:0] inStream_V_user_V_0_data_out;
wire    inStream_V_user_V_0_vld_in;
wire    inStream_V_user_V_0_vld_out;
wire    inStream_V_user_V_0_ack_in;
reg    inStream_V_user_V_0_ack_out;
reg   [1:0] inStream_V_user_V_0_payload_A;
reg   [1:0] inStream_V_user_V_0_payload_B;
reg    inStream_V_user_V_0_sel_rd;
reg    inStream_V_user_V_0_sel_wr;
wire    inStream_V_user_V_0_sel;
wire    inStream_V_user_V_0_load_A;
wire    inStream_V_user_V_0_load_B;
reg   [1:0] inStream_V_user_V_0_state;
wire    inStream_V_user_V_0_state_cmp_full;
reg   [4:0] inStream_V_id_V_0_data_out;
wire    inStream_V_id_V_0_vld_in;
wire    inStream_V_id_V_0_vld_out;
wire    inStream_V_id_V_0_ack_in;
reg    inStream_V_id_V_0_ack_out;
reg   [4:0] inStream_V_id_V_0_payload_A;
reg   [4:0] inStream_V_id_V_0_payload_B;
reg    inStream_V_id_V_0_sel_rd;
reg    inStream_V_id_V_0_sel_wr;
wire    inStream_V_id_V_0_sel;
wire    inStream_V_id_V_0_load_A;
wire    inStream_V_id_V_0_load_B;
reg   [1:0] inStream_V_id_V_0_state;
wire    inStream_V_id_V_0_state_cmp_full;
reg   [5:0] inStream_V_dest_V_0_data_out;
wire    inStream_V_dest_V_0_vld_in;
wire    inStream_V_dest_V_0_vld_out;
wire    inStream_V_dest_V_0_ack_in;
reg    inStream_V_dest_V_0_ack_out;
reg   [5:0] inStream_V_dest_V_0_payload_A;
reg   [5:0] inStream_V_dest_V_0_payload_B;
reg    inStream_V_dest_V_0_sel_rd;
reg    inStream_V_dest_V_0_sel_wr;
wire    inStream_V_dest_V_0_sel;
wire    inStream_V_dest_V_0_load_A;
wire    inStream_V_dest_V_0_load_B;
reg   [1:0] inStream_V_dest_V_0_state;
wire    inStream_V_dest_V_0_state_cmp_full;
reg   [31:0] outStream_V_data_1_data_out;
wire    outStream_V_data_1_vld_in;
wire    outStream_V_data_1_vld_out;
wire    outStream_V_data_1_ack_in;
wire    outStream_V_data_1_ack_out;
reg   [31:0] outStream_V_data_1_payload_A;
reg   [31:0] outStream_V_data_1_payload_B;
reg    outStream_V_data_1_sel_rd;
reg    outStream_V_data_1_sel_wr;
wire    outStream_V_data_1_sel;
wire    outStream_V_data_1_load_A;
wire    outStream_V_data_1_load_B;
reg   [1:0] outStream_V_data_1_state;
wire    outStream_V_data_1_state_cmp_full;
reg   [3:0] outStream_V_keep_V_1_data_out;
wire    outStream_V_keep_V_1_vld_in;
wire    outStream_V_keep_V_1_vld_out;
wire    outStream_V_keep_V_1_ack_in;
wire    outStream_V_keep_V_1_ack_out;
reg   [3:0] outStream_V_keep_V_1_payload_A;
reg   [3:0] outStream_V_keep_V_1_payload_B;
reg    outStream_V_keep_V_1_sel_rd;
reg    outStream_V_keep_V_1_sel_wr;
wire    outStream_V_keep_V_1_sel;
wire    outStream_V_keep_V_1_load_A;
wire    outStream_V_keep_V_1_load_B;
reg   [1:0] outStream_V_keep_V_1_state;
wire    outStream_V_keep_V_1_state_cmp_full;
reg   [3:0] outStream_V_strb_V_1_data_out;
wire    outStream_V_strb_V_1_vld_in;
wire    outStream_V_strb_V_1_vld_out;
wire    outStream_V_strb_V_1_ack_in;
wire    outStream_V_strb_V_1_ack_out;
reg   [3:0] outStream_V_strb_V_1_payload_A;
reg   [3:0] outStream_V_strb_V_1_payload_B;
reg    outStream_V_strb_V_1_sel_rd;
reg    outStream_V_strb_V_1_sel_wr;
wire    outStream_V_strb_V_1_sel;
wire    outStream_V_strb_V_1_load_A;
wire    outStream_V_strb_V_1_load_B;
reg   [1:0] outStream_V_strb_V_1_state;
wire    outStream_V_strb_V_1_state_cmp_full;
reg   [1:0] outStream_V_user_V_1_data_out;
wire    outStream_V_user_V_1_vld_in;
wire    outStream_V_user_V_1_vld_out;
wire    outStream_V_user_V_1_ack_in;
wire    outStream_V_user_V_1_ack_out;
reg   [1:0] outStream_V_user_V_1_payload_A;
reg   [1:0] outStream_V_user_V_1_payload_B;
reg    outStream_V_user_V_1_sel_rd;
reg    outStream_V_user_V_1_sel_wr;
wire    outStream_V_user_V_1_sel;
wire    outStream_V_user_V_1_load_A;
wire    outStream_V_user_V_1_load_B;
reg   [1:0] outStream_V_user_V_1_state;
wire    outStream_V_user_V_1_state_cmp_full;
reg   [0:0] outStream_V_last_V_1_data_out;
wire    outStream_V_last_V_1_vld_in;
wire    outStream_V_last_V_1_vld_out;
wire    outStream_V_last_V_1_ack_in;
wire    outStream_V_last_V_1_ack_out;
reg   [0:0] outStream_V_last_V_1_payload_A;
reg   [0:0] outStream_V_last_V_1_payload_B;
reg    outStream_V_last_V_1_sel_rd;
reg    outStream_V_last_V_1_sel_wr;
wire    outStream_V_last_V_1_sel;
wire    outStream_V_last_V_1_load_A;
wire    outStream_V_last_V_1_load_B;
reg   [1:0] outStream_V_last_V_1_state;
wire    outStream_V_last_V_1_state_cmp_full;
reg   [4:0] outStream_V_id_V_1_data_out;
wire    outStream_V_id_V_1_vld_in;
wire    outStream_V_id_V_1_vld_out;
wire    outStream_V_id_V_1_ack_in;
wire    outStream_V_id_V_1_ack_out;
reg   [4:0] outStream_V_id_V_1_payload_A;
reg   [4:0] outStream_V_id_V_1_payload_B;
reg    outStream_V_id_V_1_sel_rd;
reg    outStream_V_id_V_1_sel_wr;
wire    outStream_V_id_V_1_sel;
wire    outStream_V_id_V_1_load_A;
wire    outStream_V_id_V_1_load_B;
reg   [1:0] outStream_V_id_V_1_state;
wire    outStream_V_id_V_1_state_cmp_full;
reg   [5:0] outStream_V_dest_V_1_data_out;
wire    outStream_V_dest_V_1_vld_in;
wire    outStream_V_dest_V_1_vld_out;
wire    outStream_V_dest_V_1_ack_in;
wire    outStream_V_dest_V_1_ack_out;
reg   [5:0] outStream_V_dest_V_1_payload_A;
reg   [5:0] outStream_V_dest_V_1_payload_B;
reg    outStream_V_dest_V_1_sel_rd;
reg    outStream_V_dest_V_1_sel_wr;
wire    outStream_V_dest_V_1_sel;
wire    outStream_V_dest_V_1_load_A;
wire    outStream_V_dest_V_1_load_B;
reg   [1:0] outStream_V_dest_V_1_state;
wire    outStream_V_dest_V_1_state_cmp_full;
reg    inStream_TDATA_blk_n;
wire    ap_CS_fsm_pp0_stage1;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_pp0_stage1;
reg   [0:0] icmp_ln46_reg_11175;
reg   [0:0] select_ln57_3_reg_11202;
reg   [0:0] select_ln57_5_reg_11206;
reg   [0:0] empty_34_reg_11268;
wire    grp_out_stream_merge_fu_1236_outStream_TDATA_blk_n;
reg    outStream_TDATA_blk_n;
wire    ap_CS_fsm_pp0_stage2;
reg    ap_enable_reg_pp0_iter4;
wire    ap_block_pp0_stage2;
reg   [0:0] select_ln49_3_reg_11277;
reg   [0:0] select_ln49_3_reg_11277_pp0_iter4_reg;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_pp0_stage3;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_pp0_stage4;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_pp0_stage5;
reg   [12:0] indvar_flatten153_reg_1055;
reg   [2:0] row_idx_0_reg_1066;
reg   [10:0] indvar_flatten_reg_1077;
reg   [8:0] col_idx_assign_reg_1088;
reg   [1:0] input_ch_idx_0_reg_1099;
reg   [15:0] reg_1969;
wire    ap_block_state8_pp0_stage5_iter0;
wire    ap_block_state14_pp0_stage5_iter1;
wire    ap_block_state20_pp0_stage5_iter2;
wire    ap_block_state26_pp0_stage5_iter3;
reg    ap_block_state32_pp0_stage5_iter4;
reg    ap_block_pp0_stage5_11001;
reg   [0:0] select_ln49_1_reg_11235;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_state3_pp0_stage0_iter0;
wire    ap_block_state9_pp0_stage0_iter1;
wire    ap_block_state15_pp0_stage0_iter2;
wire    ap_block_state21_pp0_stage0_iter3;
wire    out_stream_group_0_s_full_n;
reg    out_stream_group_0_s_write;
reg   [0:0] select_ln57_3_reg_11202_pp0_iter3_reg;
reg   [0:0] icmp_ln81_reg_11317;
reg   [0:0] icmp_ln81_reg_11317_pp0_iter3_reg;
reg   [0:0] select_ln49_1_reg_11235_pp0_iter3_reg;
wire   [0:0] tmp1_nbwritereq_fu_618_p3;
reg    ap_predicate_op2351_write_state27;
wire    out_stream_group_1_s_full_n;
reg    out_stream_group_1_s_write;
wire   [0:0] tmp_1_nbwritereq_fu_631_p3;
reg    ap_predicate_op2355_write_state27;
wire    out_stream_group_2_s_full_n;
reg    out_stream_group_2_s_write;
wire   [0:0] tmp_2_nbwritereq_fu_644_p3;
reg    ap_predicate_op2359_write_state27;
wire    out_stream_group_3_s_full_n;
reg    out_stream_group_3_s_write;
wire   [0:0] tmp_3_nbwritereq_fu_657_p3;
reg    ap_predicate_op2363_write_state27;
wire    out_stream_group_4_s_full_n;
reg    out_stream_group_4_s_write;
wire   [0:0] tmp_4_nbwritereq_fu_670_p3;
reg    ap_predicate_op2367_write_state27;
wire    out_stream_group_5_s_full_n;
reg    out_stream_group_5_s_write;
wire   [0:0] tmp_5_nbwritereq_fu_683_p3;
reg    ap_predicate_op2371_write_state27;
wire    out_stream_group_6_s_full_n;
reg    out_stream_group_6_s_write;
wire   [0:0] tmp_6_nbwritereq_fu_696_p3;
reg    ap_predicate_op2375_write_state27;
wire    out_stream_group_7_s_full_n;
reg    out_stream_group_7_s_write;
wire   [0:0] tmp_7_nbwritereq_fu_709_p3;
reg    ap_predicate_op2379_write_state27;
wire    out_stream_group_8_s_full_n;
reg    out_stream_group_8_s_write;
wire   [0:0] tmp_8_nbwritereq_fu_722_p3;
reg    ap_predicate_op2383_write_state27;
wire    out_stream_group_9_s_full_n;
reg    out_stream_group_9_s_write;
wire   [0:0] tmp_9_nbwritereq_fu_735_p3;
reg    ap_predicate_op2387_write_state27;
wire    out_stream_group_10_full_n;
reg    out_stream_group_10_write;
wire   [0:0] tmp_s_nbwritereq_fu_748_p3;
reg    ap_predicate_op2391_write_state27;
wire    out_stream_group_11_full_n;
reg    out_stream_group_11_write;
wire   [0:0] tmp_10_nbwritereq_fu_761_p3;
reg    ap_predicate_op2395_write_state27;
wire    out_stream_group_12_full_n;
reg    out_stream_group_12_write;
wire   [0:0] tmp_11_nbwritereq_fu_774_p3;
reg    ap_predicate_op2399_write_state27;
wire    out_stream_group_13_full_n;
reg    out_stream_group_13_write;
wire   [0:0] tmp_12_nbwritereq_fu_787_p3;
reg    ap_predicate_op2403_write_state27;
wire    out_stream_group_14_full_n;
reg    out_stream_group_14_write;
wire   [0:0] tmp_13_nbwritereq_fu_800_p3;
reg    ap_predicate_op2407_write_state27;
wire    out_stream_group_15_full_n;
reg    out_stream_group_15_write;
wire   [0:0] tmp_14_nbwritereq_fu_813_p3;
reg    ap_predicate_op2411_write_state27;
reg    ap_block_state27_pp0_stage0_iter4;
reg    ap_block_pp0_stage0_11001;
reg   [15:0] reg_1974;
reg   [15:0] reg_1979;
reg   [15:0] reg_1984;
reg   [15:0] reg_1989;
reg   [15:0] reg_1994;
reg   [15:0] reg_1999;
reg   [15:0] reg_2004;
reg   [15:0] reg_2009;
reg   [15:0] reg_2014;
reg   [15:0] reg_2019;
reg   [15:0] reg_2024;
reg   [15:0] reg_2029;
reg   [15:0] reg_2034;
reg   [15:0] reg_2039;
reg   [15:0] reg_2044;
reg   [15:0] reg_2049;
reg   [15:0] reg_2054;
reg   [15:0] reg_2059;
reg   [15:0] reg_2064;
reg   [15:0] reg_2069;
reg   [15:0] reg_2074;
reg   [15:0] reg_2079;
reg   [15:0] reg_2084;
reg   [15:0] reg_2089;
reg   [15:0] reg_2094;
reg   [15:0] reg_2099;
reg   [15:0] reg_2104;
reg   [15:0] reg_2109;
reg   [15:0] reg_2114;
reg   [15:0] reg_2119;
reg   [15:0] reg_2124;
reg   [15:0] reg_2129;
reg   [15:0] reg_2134;
reg   [15:0] reg_2139;
reg   [15:0] reg_2144;
reg   [15:0] reg_2149;
reg   [15:0] reg_2154;
reg   [15:0] reg_2159;
reg   [15:0] reg_2164;
reg   [15:0] reg_2169;
reg   [15:0] reg_2174;
reg   [15:0] reg_2179;
reg   [15:0] reg_2184;
reg   [15:0] reg_2189;
reg   [15:0] reg_2194;
reg   [15:0] reg_2199;
reg   [15:0] reg_2204;
reg   [15:0] reg_2209;
reg   [15:0] reg_2214;
reg   [15:0] reg_2219;
reg   [15:0] reg_2224;
reg   [15:0] reg_2229;
reg   [15:0] reg_2234;
wire   [15:0] grp_window_macc_fu_1204_ap_return;
reg  signed [15:0] reg_2239;
reg    ap_enable_reg_pp0_iter2;
wire    ap_block_state7_pp0_stage4_iter0;
wire    ap_block_state13_pp0_stage4_iter1;
wire    ap_block_state19_pp0_stage4_iter2;
wire    ap_block_state25_pp0_stage4_iter3;
reg    ap_block_state31_pp0_stage4_iter4;
reg    ap_block_pp0_stage4_11001;
reg   [0:0] select_ln57_3_reg_11202_pp0_iter2_reg;
reg   [0:0] select_ln49_1_reg_11235_pp0_iter2_reg;
wire   [15:0] grp_window_macc_fu_1220_ap_return;
reg  signed [15:0] reg_2243;
wire   [0:0] xor_ln13_fu_2247_p2;
wire    ap_CS_fsm_state2;
wire   [8:0] conv_count_fu_2309_p3;
reg   [8:0] conv_count_reg_11155;
wire   [0:0] or_ln138_1_fu_2359_p2;
reg   [0:0] or_ln138_1_reg_11160;
wire   [8:0] add_ln174_fu_2365_p2;
reg   [8:0] add_ln174_reg_11165;
wire   [8:0] add_ln174_1_fu_2371_p2;
reg   [8:0] add_ln174_1_reg_11170;
wire   [0:0] icmp_ln46_fu_2377_p2;
wire   [12:0] add_ln46_fu_2383_p2;
reg   [12:0] add_ln46_reg_11179;
wire   [0:0] icmp_ln49_fu_2395_p2;
reg   [0:0] icmp_ln49_reg_11184;
wire   [0:0] select_ln57_2_fu_2425_p3;
reg   [0:0] select_ln57_2_reg_11192;
wire   [0:0] icmp_ln62_1_fu_2433_p2;
reg   [0:0] icmp_ln62_1_reg_11197;
wire   [0:0] select_ln57_3_fu_2439_p3;
reg   [0:0] select_ln57_3_reg_11202_pp0_iter1_reg;
wire   [0:0] select_ln57_5_fu_2473_p3;
wire   [0:0] and_ln57_2_fu_2507_p2;
reg   [0:0] and_ln57_2_reg_11210;
wire   [2:0] select_ln46_fu_2513_p3;
reg   [2:0] select_ln46_reg_11218;
wire   [1:0] select_ln49_fu_2533_p3;
reg   [1:0] select_ln49_reg_11223;
reg   [1:0] select_ln49_reg_11223_pp0_iter1_reg;
reg   [1:0] select_ln49_reg_11223_pp0_iter2_reg;
reg   [1:0] select_ln49_reg_11223_pp0_iter3_reg;
reg   [1:0] select_ln49_reg_11223_pp0_iter4_reg;
wire   [0:0] select_ln49_1_fu_2563_p3;
reg   [0:0] select_ln49_1_reg_11235_pp0_iter1_reg;
wire   [8:0] select_ln57_11_fu_2577_p3;
reg   [8:0] select_ln57_11_reg_11239;
wire   [0:0] icmp_ln138_4_fu_2585_p2;
reg   [0:0] icmp_ln138_4_reg_11246;
wire   [0:0] select_ln49_2_fu_2603_p3;
reg   [0:0] select_ln49_2_reg_11251;
reg   [0:0] select_ln49_2_reg_11251_pp0_iter1_reg;
reg   [0:0] select_ln49_2_reg_11251_pp0_iter2_reg;
reg   [0:0] select_ln49_2_reg_11251_pp0_iter3_reg;
reg   [0:0] select_ln49_2_reg_11251_pp0_iter4_reg;
wire   [0:0] or_ln138_2_fu_2623_p2;
reg   [0:0] or_ln138_2_reg_11256;
wire   [8:0] select_ln49_4_fu_2629_p3;
reg   [8:0] select_ln49_4_reg_11261;
wire   [0:0] empty_34_fu_2649_p2;
wire   [10:0] select_ln49_8_fu_2661_p3;
reg   [10:0] select_ln49_8_reg_11272;
wire   [0:0] select_ln49_3_fu_2701_p3;
reg    ap_predicate_op248_read_state4;
reg    ap_block_state4_pp0_stage1_iter0;
wire    ap_block_state10_pp0_stage1_iter1;
wire    ap_block_state16_pp0_stage1_iter2;
wire    ap_block_state22_pp0_stage1_iter3;
wire    ap_block_state28_pp0_stage1_iter4;
reg    ap_block_pp0_stage1_11001;
reg   [0:0] select_ln49_3_reg_11277_pp0_iter1_reg;
reg   [0:0] select_ln49_3_reg_11277_pp0_iter2_reg;
reg   [0:0] select_ln49_3_reg_11277_pp0_iter3_reg;
wire   [8:0] select_ln49_5_fu_2713_p3;
reg   [8:0] select_ln49_5_reg_11281;
wire   [8:0] select_ln49_6_fu_2724_p3;
reg   [8:0] select_ln49_6_reg_11287;
wire   [8:0] select_ln49_7_fu_2736_p3;
reg   [8:0] select_ln49_7_reg_11293;
wire   [15:0] curr_input_data_sub_s_fu_2767_p1;
wire   [10:0] mul_ln203_fu_2809_p2;
reg   [10:0] mul_ln203_reg_11309;
wire   [0:0] icmp_ln81_fu_2815_p2;
reg   [0:0] icmp_ln81_reg_11317_pp0_iter1_reg;
reg   [0:0] icmp_ln81_reg_11317_pp0_iter2_reg;
reg   [8:0] line_buff_group_1_va_7_reg_11330;
reg   [8:0] line_buff_group_1_va_9_reg_11335;
wire  signed [63:0] sext_ln203_fu_2828_p1;
reg  signed [63:0] sext_ln203_reg_11340;
wire    ap_block_state5_pp0_stage2_iter0;
wire    ap_block_state11_pp0_stage2_iter1;
wire    ap_block_state17_pp0_stage2_iter2;
wire    ap_block_state23_pp0_stage2_iter3;
reg    ap_block_state29_pp0_stage2_iter4;
reg    ap_block_pp0_stage2_11001;
reg   [9:0] line_buff_group_0_va_7_reg_11345;
reg   [9:0] line_buff_group_0_va_11_reg_11350;
reg   [9:0] line_buff_group_0_va_4_reg_11355;
wire    ap_block_state6_pp0_stage3_iter0;
wire    ap_block_state12_pp0_stage3_iter1;
wire    ap_block_state18_pp0_stage3_iter2;
wire    ap_block_state24_pp0_stage3_iter3;
reg    ap_block_state30_pp0_stage3_iter4;
reg    ap_block_pp0_stage3_11001;
reg   [9:0] line_buff_group_0_va_5_reg_11360;
reg   [9:0] line_buff_group_0_va_8_reg_11365;
reg   [9:0] line_buff_group_0_va_9_reg_11370;
reg   [9:0] line_buff_group_0_va_12_reg_11375;
reg   [9:0] line_buff_group_0_va_13_reg_11380;
reg   [9:0] line_buff_group_0_va_6_reg_11415;
reg   [9:0] line_buff_group_0_va_10_reg_11420;
reg   [9:0] line_buff_group_0_va_14_reg_11425;
wire   [15:0] line_buff_group_1_va_q0;
reg   [15:0] kernel_window_1_val_18_reg_11435;
wire   [15:0] line_buff_group_1_va_q1;
reg   [15:0] kernel_window_1_val_19_reg_11440;
wire   [15:0] line_buff_group_1_va_1_q0;
reg   [15:0] kernel_window_1_val_21_reg_11445;
wire   [15:0] line_buff_group_1_va_1_q1;
reg   [15:0] kernel_window_1_val_22_reg_11450;
wire   [15:0] line_buff_group_1_va_2_q0;
reg   [15:0] kernel_window_1_val_24_reg_11460;
wire   [15:0] line_buff_group_1_va_2_q1;
reg   [15:0] kernel_window_1_val_25_reg_11465;
wire   [15:0] line_buff_group_0_va_q0;
reg   [15:0] kernel_window_0_val_s_reg_11475;
wire   [15:0] line_buff_group_0_va_q1;
reg   [15:0] kernel_window_0_val_1_reg_11480;
wire   [15:0] line_buff_group_0_va_1_q0;
reg   [15:0] kernel_window_0_val_3_reg_11485;
wire   [15:0] line_buff_group_0_va_1_q1;
reg   [15:0] kernel_window_0_val_4_reg_11490;
wire   [15:0] line_buff_group_0_va_2_q0;
reg   [15:0] kernel_window_0_val_6_reg_11495;
wire   [15:0] line_buff_group_0_va_2_q1;
reg   [15:0] kernel_window_0_val_7_reg_11500;
reg   [15:0] window_group_1_6_va_reg_11505;
reg   [15:0] window_group_1_6_va_1_reg_11510;
reg   [15:0] window_group_1_6_va_2_reg_11515;
reg   [15:0] window_group_1_6_va_3_reg_11520;
reg   [15:0] window_group_1_6_va_4_reg_11525;
reg   [15:0] window_group_1_6_va_5_reg_11530;
reg   [15:0] window_group_1_6_va_6_reg_11535;
reg   [15:0] window_group_1_6_va_7_reg_11540;
reg   [15:0] window_group_1_6_va_8_reg_11545;
reg   [15:0] window_group_1_7_va_reg_11550;
reg   [15:0] window_group_1_7_va_1_reg_11555;
reg   [15:0] window_group_1_7_va_2_reg_11560;
reg   [15:0] window_group_1_7_va_3_reg_11565;
reg   [15:0] window_group_1_7_va_4_reg_11570;
reg   [15:0] window_group_1_7_va_5_reg_11575;
reg   [15:0] window_group_1_7_va_6_reg_11580;
reg   [15:0] window_group_1_7_va_7_reg_11585;
reg   [15:0] window_group_1_7_va_8_reg_11590;
reg   [15:0] window_group_1_8_va_reg_11595;
reg   [15:0] window_group_1_8_va_1_reg_11600;
reg   [15:0] window_group_1_8_va_2_reg_11605;
reg   [15:0] window_group_1_8_va_3_reg_11610;
reg   [15:0] window_group_1_8_va_4_reg_11615;
reg   [15:0] window_group_1_8_va_5_reg_11620;
reg   [15:0] window_group_1_8_va_6_reg_11625;
reg   [15:0] window_group_1_8_va_7_reg_11630;
reg   [15:0] window_group_1_8_va_8_reg_11635;
reg   [15:0] window_group_1_9_va_reg_11640;
reg   [15:0] window_group_1_9_va_1_reg_11645;
reg   [15:0] window_group_1_9_va_2_reg_11650;
reg   [15:0] window_group_1_9_va_3_reg_11655;
reg   [15:0] window_group_1_9_va_4_reg_11660;
reg   [15:0] window_group_1_9_va_5_reg_11665;
reg   [15:0] window_group_1_9_va_6_reg_11670;
reg   [15:0] window_group_1_9_va_7_reg_11675;
reg   [15:0] window_group_1_9_va_8_reg_11680;
reg   [15:0] window_group_1_10_v_reg_11685;
reg   [15:0] window_group_1_10_v_1_reg_11690;
reg   [15:0] window_group_1_10_v_2_reg_11695;
reg   [15:0] window_group_1_10_v_3_reg_11700;
reg   [15:0] window_group_1_10_v_4_reg_11705;
reg   [15:0] window_group_1_10_v_5_reg_11710;
reg   [15:0] window_group_1_10_v_6_reg_11715;
reg   [15:0] window_group_1_10_v_7_reg_11720;
reg   [15:0] window_group_1_10_v_8_reg_11725;
reg   [15:0] window_group_1_11_v_reg_11730;
reg   [15:0] window_group_1_11_v_1_reg_11735;
reg   [15:0] window_group_1_11_v_2_reg_11740;
reg   [15:0] window_group_1_11_v_3_reg_11745;
reg   [15:0] window_group_1_11_v_4_reg_11750;
reg   [15:0] window_group_1_11_v_5_reg_11755;
reg   [15:0] window_group_1_11_v_6_reg_11760;
reg   [15:0] window_group_1_11_v_7_reg_11765;
reg   [15:0] window_group_1_11_v_8_reg_11770;
reg   [15:0] window_group_1_12_v_reg_11775;
reg   [15:0] window_group_1_12_v_1_reg_11780;
reg   [15:0] window_group_1_12_v_2_reg_11785;
reg   [15:0] window_group_1_12_v_3_reg_11790;
reg   [15:0] window_group_1_12_v_4_reg_11795;
reg   [15:0] window_group_1_12_v_5_reg_11800;
reg   [15:0] window_group_1_12_v_6_reg_11805;
reg   [15:0] window_group_1_12_v_7_reg_11810;
reg   [15:0] window_group_1_12_v_8_reg_11815;
reg   [15:0] window_group_1_13_v_reg_11820;
reg   [15:0] window_group_1_13_v_1_reg_11825;
reg   [15:0] window_group_1_13_v_2_reg_11830;
reg   [15:0] window_group_1_13_v_3_reg_11835;
reg   [15:0] window_group_1_13_v_4_reg_11840;
reg   [15:0] window_group_1_13_v_5_reg_11845;
reg   [15:0] window_group_1_13_v_6_reg_11850;
reg   [15:0] window_group_1_13_v_7_reg_11855;
reg   [15:0] window_group_1_13_v_8_reg_11860;
reg   [15:0] window_group_1_14_v_reg_11865;
reg   [15:0] window_group_1_14_v_1_reg_11870;
reg   [15:0] window_group_1_14_v_2_reg_11875;
reg   [15:0] window_group_1_14_v_3_reg_11880;
reg   [15:0] window_group_1_14_v_4_reg_11885;
reg   [15:0] window_group_1_14_v_5_reg_11890;
reg   [15:0] window_group_1_14_v_6_reg_11895;
reg   [15:0] window_group_1_14_v_7_reg_11900;
reg   [15:0] window_group_1_14_v_8_reg_11905;
reg   [15:0] window_group_1_15_v_reg_11910;
reg   [15:0] window_group_1_15_v_1_reg_11915;
reg   [15:0] window_group_1_15_v_2_reg_11920;
reg   [15:0] window_group_1_15_v_3_reg_11925;
reg   [15:0] window_group_1_15_v_4_reg_11930;
reg   [15:0] window_group_1_15_v_5_reg_11935;
reg   [15:0] window_group_1_15_v_6_reg_11940;
reg   [15:0] window_group_1_15_v_7_reg_11945;
reg   [15:0] window_group_1_15_v_8_reg_11950;
wire   [4:0] add_ln1_fu_3011_p4;
reg   [4:0] add_ln1_reg_11955;
wire   [7:0] zext_ln106_1_fu_3021_p1;
reg   [7:0] zext_ln106_1_reg_11961;
wire   [6:0] zext_ln106_2_fu_3025_p1;
reg   [6:0] zext_ln106_2_reg_11968;
wire   [5:0] add_ln106_fu_3033_p2;
reg   [5:0] add_ln106_reg_11973;
wire   [6:0] add_ln106_1_fu_3039_p2;
reg   [6:0] add_ln106_1_reg_11978;
wire   [6:0] add_ln106_2_fu_3045_p2;
reg   [6:0] add_ln106_2_reg_11983;
wire   [7:0] add_ln106_3_fu_3051_p2;
reg   [7:0] add_ln106_3_reg_11988;
wire   [7:0] add_ln106_4_fu_3057_p2;
reg   [7:0] add_ln106_4_reg_11993;
wire   [1:0] input_ch_idx_fu_3063_p2;
reg   [1:0] input_ch_idx_reg_11998;
reg   [15:0] window_group_0_6_va_reg_12003;
reg   [15:0] window_group_0_6_va_1_reg_12008;
reg   [15:0] window_group_0_6_va_2_reg_12013;
reg   [15:0] window_group_0_6_va_3_reg_12018;
reg   [15:0] window_group_0_6_va_4_reg_12023;
reg   [15:0] window_group_0_6_va_5_reg_12028;
reg   [15:0] window_group_0_6_va_6_reg_12033;
reg   [15:0] window_group_0_6_va_7_reg_12038;
reg   [15:0] window_group_0_6_va_8_reg_12043;
reg   [15:0] window_group_0_7_va_reg_12048;
reg   [15:0] window_group_0_7_va_1_reg_12053;
reg   [15:0] window_group_0_7_va_2_reg_12058;
reg   [15:0] window_group_0_7_va_3_reg_12063;
reg   [15:0] window_group_0_7_va_4_reg_12068;
reg   [15:0] window_group_0_7_va_5_reg_12073;
reg   [15:0] window_group_0_7_va_6_reg_12078;
reg   [15:0] window_group_0_7_va_7_reg_12083;
reg   [15:0] window_group_0_7_va_8_reg_12088;
reg   [15:0] window_group_0_8_va_reg_12093;
reg   [15:0] window_group_0_8_va_1_reg_12098;
reg   [15:0] window_group_0_8_va_2_reg_12103;
reg   [15:0] window_group_0_8_va_3_reg_12108;
reg   [15:0] window_group_0_8_va_4_reg_12113;
reg   [15:0] window_group_0_8_va_5_reg_12118;
reg   [15:0] window_group_0_8_va_6_reg_12123;
reg   [15:0] window_group_0_8_va_7_reg_12128;
reg   [15:0] window_group_0_8_va_8_reg_12133;
reg   [15:0] window_group_0_9_va_reg_12138;
reg   [15:0] window_group_0_9_va_1_reg_12143;
reg   [15:0] window_group_0_9_va_2_reg_12148;
reg   [15:0] window_group_0_9_va_3_reg_12153;
reg   [15:0] window_group_0_9_va_4_reg_12158;
reg   [15:0] window_group_0_9_va_5_reg_12163;
reg   [15:0] window_group_0_9_va_6_reg_12168;
reg   [15:0] window_group_0_9_va_7_reg_12173;
reg   [15:0] window_group_0_9_va_8_reg_12178;
reg   [15:0] window_group_0_10_v_reg_12183;
reg   [15:0] window_group_0_10_v_1_reg_12188;
reg   [15:0] window_group_0_10_v_2_reg_12193;
reg   [15:0] window_group_0_10_v_3_reg_12198;
reg   [15:0] window_group_0_10_v_4_reg_12203;
reg   [15:0] window_group_0_10_v_5_reg_12208;
reg   [15:0] window_group_0_10_v_6_reg_12213;
reg   [15:0] window_group_0_10_v_7_reg_12218;
reg   [15:0] window_group_0_10_v_8_reg_12223;
reg   [15:0] window_group_0_11_v_reg_12228;
reg   [15:0] window_group_0_11_v_1_reg_12233;
reg   [15:0] window_group_0_11_v_2_reg_12238;
reg   [15:0] window_group_0_11_v_3_reg_12243;
reg   [15:0] window_group_0_11_v_4_reg_12248;
reg   [15:0] window_group_0_11_v_5_reg_12253;
reg   [15:0] window_group_0_11_v_6_reg_12258;
reg   [15:0] window_group_0_11_v_7_reg_12263;
reg   [15:0] window_group_0_11_v_8_reg_12268;
reg   [15:0] window_group_0_12_v_reg_12273;
reg   [15:0] window_group_0_12_v_1_reg_12278;
reg   [15:0] window_group_0_12_v_2_reg_12283;
reg   [15:0] window_group_0_12_v_3_reg_12288;
reg   [15:0] window_group_0_12_v_4_reg_12293;
reg   [15:0] window_group_0_12_v_5_reg_12298;
reg   [15:0] window_group_0_12_v_6_reg_12303;
reg   [15:0] window_group_0_12_v_7_reg_12308;
reg   [15:0] window_group_0_12_v_8_reg_12313;
reg   [15:0] window_group_0_13_v_reg_12318;
reg   [15:0] window_group_0_13_v_1_reg_12323;
reg   [15:0] window_group_0_13_v_2_reg_12328;
reg   [15:0] window_group_0_13_v_3_reg_12333;
reg   [15:0] window_group_0_13_v_4_reg_12338;
reg   [15:0] window_group_0_13_v_5_reg_12343;
reg   [15:0] window_group_0_13_v_6_reg_12348;
reg   [15:0] window_group_0_13_v_7_reg_12353;
reg   [15:0] window_group_0_13_v_8_reg_12358;
reg   [15:0] window_group_0_14_v_reg_12363;
reg   [15:0] window_group_0_14_v_1_reg_12368;
reg   [15:0] window_group_0_14_v_2_reg_12373;
reg   [15:0] window_group_0_14_v_3_reg_12378;
reg   [15:0] window_group_0_14_v_4_reg_12383;
reg   [15:0] window_group_0_14_v_5_reg_12388;
reg   [15:0] window_group_0_14_v_6_reg_12393;
reg   [15:0] window_group_0_14_v_7_reg_12398;
reg   [15:0] window_group_0_14_v_8_reg_12403;
reg   [15:0] window_group_0_15_v_reg_12408;
reg   [15:0] window_group_0_15_v_1_reg_12413;
reg   [15:0] window_group_0_15_v_2_reg_12418;
reg   [15:0] window_group_0_15_v_3_reg_12423;
reg   [15:0] window_group_0_15_v_4_reg_12428;
reg   [15:0] window_group_0_15_v_5_reg_12433;
reg   [15:0] window_group_0_15_v_6_reg_12438;
reg   [15:0] window_group_0_15_v_7_reg_12443;
reg   [15:0] window_group_0_15_v_8_reg_12448;
wire   [4:0] add_ln_fu_3071_p5;
reg   [4:0] add_ln_reg_12453;
wire   [7:0] zext_ln104_1_fu_3083_p1;
reg   [7:0] zext_ln104_1_reg_12461;
wire   [6:0] zext_ln104_2_fu_3087_p1;
reg   [6:0] zext_ln104_2_reg_12468;
wire   [8:0] zext_ln106_fu_3095_p1;
reg   [8:0] zext_ln106_reg_12473;
wire   [5:0] add_ln104_fu_3099_p2;
reg   [5:0] add_ln104_reg_12483;
wire   [6:0] add_ln104_1_fu_3109_p2;
reg   [6:0] add_ln104_1_reg_12488;
wire   [6:0] add_ln104_2_fu_3119_p2;
reg   [6:0] add_ln104_2_reg_12493;
wire   [7:0] add_ln104_3_fu_3133_p2;
reg   [7:0] add_ln104_3_reg_12498;
wire   [8:0] zext_ln104_fu_3143_p1;
reg   [8:0] zext_ln104_reg_12503;
wire   [7:0] add_ln104_4_fu_3185_p2;
reg   [7:0] add_ln104_4_reg_12510;
wire   [7:0] add_ln104_5_fu_3190_p2;
reg   [7:0] add_ln104_5_reg_12515;
wire   [6:0] add_ln104_6_fu_3195_p2;
reg   [6:0] add_ln104_6_reg_12520;
wire   [8:0] add_ln104_7_fu_3200_p2;
reg   [8:0] add_ln104_7_reg_12525;
wire   [8:0] add_ln104_8_fu_3206_p2;
reg   [8:0] add_ln104_8_reg_12530;
reg   [3:0] tmp_keep_V_load_reg_12535;
reg   [3:0] tmp_keep_V_load_reg_12535_pp0_iter2_reg;
reg   [3:0] tmp_keep_V_load_reg_12535_pp0_iter3_reg;
reg   [3:0] tmp_strb_V_load_reg_12540;
reg   [3:0] tmp_strb_V_load_reg_12540_pp0_iter2_reg;
reg   [3:0] tmp_strb_V_load_reg_12540_pp0_iter3_reg;
reg   [1:0] tmp_user_V_load_reg_12545;
reg   [1:0] tmp_user_V_load_reg_12545_pp0_iter2_reg;
reg   [1:0] tmp_user_V_load_reg_12545_pp0_iter3_reg;
reg   [4:0] tmp_id_V_load_reg_12550;
reg   [4:0] tmp_id_V_load_reg_12550_pp0_iter2_reg;
reg   [4:0] tmp_id_V_load_reg_12550_pp0_iter3_reg;
reg   [5:0] tmp_dest_V_load_reg_12555;
reg   [5:0] tmp_dest_V_load_reg_12555_pp0_iter2_reg;
reg   [5:0] tmp_dest_V_load_reg_12555_pp0_iter3_reg;
wire   [7:0] add_ln106_5_fu_3231_p2;
reg   [7:0] add_ln106_5_reg_12560;
wire   [7:0] add_ln106_6_fu_3240_p2;
reg   [7:0] add_ln106_6_reg_12565;
wire   [8:0] add_ln104_9_fu_3267_p2;
reg   [8:0] add_ln104_9_reg_12570;
wire   [8:0] add_ln104_10_fu_3272_p2;
reg   [8:0] add_ln104_10_reg_12575;
wire   [7:0] add_ln104_11_fu_3277_p2;
reg   [7:0] add_ln104_11_reg_12580;
wire   [6:0] add_ln106_7_fu_3290_p2;
reg   [6:0] add_ln106_7_reg_12585;
wire   [8:0] add_ln106_8_fu_3295_p2;
reg   [8:0] add_ln106_8_reg_12590;
wire   [8:0] add_ln106_9_fu_3300_p2;
reg   [8:0] add_ln106_9_reg_12595;
wire   [8:0] add_ln106_10_fu_3305_p2;
reg   [8:0] add_ln106_10_reg_12600;
wire   [8:0] add_ln106_11_fu_3324_p2;
reg   [8:0] add_ln106_11_reg_12605;
wire   [8:0] add_ln106_12_fu_3355_p2;
reg   [8:0] add_ln106_12_reg_12610;
wire   [7:0] add_ln106_13_fu_3360_p2;
reg   [7:0] add_ln106_13_reg_12615;
wire   [0:0] icmp_ln98_fu_3372_p2;
reg   [0:0] icmp_ln98_reg_12620;
wire  signed [15:0] select_ln98_fu_3377_p3;
reg  signed [15:0] select_ln98_reg_12650;
wire  signed [15:0] select_ln98_2_fu_3404_p3;
reg  signed [15:0] select_ln98_2_reg_12656;
wire  signed [15:0] select_ln98_4_fu_3431_p3;
reg  signed [15:0] select_ln98_4_reg_12662;
wire  signed [15:0] select_ln98_6_fu_3458_p3;
reg  signed [15:0] select_ln98_6_reg_12668;
wire  signed [15:0] select_ln98_8_fu_3485_p3;
reg  signed [15:0] select_ln98_8_reg_12674;
wire  signed [15:0] select_ln98_10_fu_3512_p3;
reg  signed [15:0] select_ln98_10_reg_12680;
wire  signed [15:0] select_ln340_16_fu_3628_p3;
reg  signed [15:0] select_ln340_16_reg_12686;
wire  signed [15:0] select_ln340_23_fu_3729_p3;
reg  signed [15:0] select_ln340_23_reg_12692;
wire  signed [15:0] select_ln340_29_fu_3830_p3;
reg  signed [15:0] select_ln340_29_reg_12698;
wire  signed [15:0] select_ln340_35_fu_3931_p3;
reg  signed [15:0] select_ln340_35_reg_12704;
wire  signed [15:0] select_ln340_41_fu_4032_p3;
reg  signed [15:0] select_ln340_41_reg_12710;
wire  signed [15:0] select_ln340_47_fu_4133_p3;
reg  signed [15:0] select_ln340_47_reg_12716;
wire  signed [15:0] select_ln340_20_fu_4282_p3;
reg  signed [15:0] select_ln340_20_reg_12722;
wire  signed [15:0] select_ln340_26_fu_4430_p3;
reg  signed [15:0] select_ln340_26_reg_12729;
wire  signed [15:0] select_ln340_32_fu_4578_p3;
reg  signed [15:0] select_ln340_32_reg_12736;
wire  signed [15:0] select_ln340_38_fu_4726_p3;
reg  signed [15:0] select_ln340_38_reg_12743;
wire  signed [15:0] select_ln340_44_fu_4874_p3;
reg  signed [15:0] select_ln340_44_reg_12750;
wire  signed [15:0] select_ln340_50_fu_5022_p3;
reg  signed [15:0] select_ln340_50_reg_12757;
wire  signed [15:0] select_ln340_53_fu_5122_p3;
reg  signed [15:0] select_ln340_53_reg_12764;
wire  signed [15:0] select_ln340_59_fu_5223_p3;
reg  signed [15:0] select_ln340_59_reg_12770;
wire   [15:0] grp_window_macc_fu_1172_ap_return;
reg  signed [15:0] tmp_31_reg_12776;
wire   [15:0] grp_window_macc_fu_1188_ap_return;
reg  signed [15:0] tmp_33_reg_12782;
wire  signed [21:0] mul_ln1118_fu_10602_p2;
reg  signed [21:0] mul_ln1118_reg_12788;
wire   [6:0] trunc_ln718_fu_5235_p1;
reg   [6:0] trunc_ln718_reg_12796;
reg   [0:0] tmp_57_reg_12801;
reg   [0:0] tmp_61_reg_12807;
wire  signed [21:0] mul_ln1118_1_fu_10611_p2;
reg  signed [21:0] mul_ln1118_1_reg_12813;
wire   [6:0] trunc_ln718_1_fu_5255_p1;
reg   [6:0] trunc_ln718_1_reg_12821;
reg   [0:0] tmp_69_reg_12826;
reg   [0:0] tmp_73_reg_12832;
wire  signed [21:0] mul_ln1118_2_fu_10620_p2;
reg  signed [21:0] mul_ln1118_2_reg_12838;
wire   [6:0] trunc_ln718_2_fu_5275_p1;
reg   [6:0] trunc_ln718_2_reg_12846;
reg   [0:0] tmp_81_reg_12851;
reg   [0:0] tmp_85_reg_12857;
wire   [15:0] add_ln703_18_fu_5350_p2;
reg   [15:0] add_ln703_18_reg_12863;
wire   [0:0] and_ln785_6_fu_5391_p2;
reg   [0:0] and_ln785_6_reg_12869;
wire   [0:0] and_ln786_29_fu_5415_p2;
reg   [0:0] and_ln786_29_reg_12875;
wire   [15:0] add_ln703_21_fu_5484_p2;
reg   [15:0] add_ln703_21_reg_12882;
wire   [0:0] and_ln785_7_fu_5525_p2;
reg   [0:0] and_ln785_7_reg_12888;
wire   [0:0] and_ln786_31_fu_5549_p2;
reg   [0:0] and_ln786_31_reg_12894;
wire  signed [15:0] select_ln340_64_fu_5650_p3;
reg  signed [15:0] select_ln340_64_reg_12901;
wire  signed [15:0] select_ln340_66_fu_5749_p3;
reg  signed [15:0] select_ln340_66_reg_12907;
wire  signed [15:0] select_ln340_68_fu_5850_p3;
reg  signed [15:0] select_ln340_68_reg_12913;
wire  signed [15:0] select_ln340_70_fu_5951_p3;
reg  signed [15:0] select_ln340_70_reg_12919;
wire  signed [15:0] select_ln340_72_fu_6052_p3;
reg  signed [15:0] select_ln340_72_reg_12925;
wire  signed [15:0] select_ln340_74_fu_6153_p3;
reg  signed [15:0] select_ln340_74_reg_12931;
wire   [15:0] activated_output_0_s_fu_6314_p3;
reg   [15:0] activated_output_0_s_reg_12937;
wire   [15:0] activated_output_1_s_fu_6473_p3;
reg   [15:0] activated_output_1_s_reg_12942;
wire   [15:0] activated_output_2_s_fu_6632_p3;
reg   [15:0] activated_output_2_s_reg_12947;
wire  signed [21:0] mul_ln1118_3_fu_10629_p2;
reg  signed [21:0] mul_ln1118_3_reg_12952;
wire   [6:0] trunc_ln718_3_fu_6642_p1;
reg   [6:0] trunc_ln718_3_reg_12960;
reg   [0:0] tmp_93_reg_12965;
reg   [0:0] tmp_97_reg_12971;
wire  signed [21:0] mul_ln1118_4_fu_10638_p2;
reg  signed [21:0] mul_ln1118_4_reg_12977;
wire   [6:0] trunc_ln718_4_fu_6662_p1;
reg   [6:0] trunc_ln718_4_reg_12985;
reg   [0:0] tmp_105_reg_12990;
reg   [0:0] tmp_109_reg_12996;
wire  signed [21:0] mul_ln1118_5_fu_10647_p2;
reg  signed [21:0] mul_ln1118_5_reg_13002;
wire   [6:0] trunc_ln718_5_fu_6682_p1;
reg   [6:0] trunc_ln718_5_reg_13010;
reg   [0:0] tmp_117_reg_13015;
reg   [0:0] tmp_121_reg_13021;
wire  signed [15:0] select_ln340_56_fu_6726_p3;
reg  signed [15:0] select_ln340_56_reg_13027;
wire  signed [15:0] select_ln340_62_fu_6761_p3;
reg  signed [15:0] select_ln340_62_reg_13034;
wire   [15:0] add_ln703_24_fu_6827_p2;
reg   [15:0] add_ln703_24_reg_13041;
wire   [0:0] and_ln785_8_fu_6868_p2;
reg   [0:0] and_ln785_8_reg_13047;
wire   [0:0] and_ln786_33_fu_6892_p2;
reg   [0:0] and_ln786_33_reg_13053;
wire   [15:0] add_ln703_27_fu_6961_p2;
reg   [15:0] add_ln703_27_reg_13060;
wire   [0:0] and_ln785_9_fu_7002_p2;
reg   [0:0] and_ln785_9_reg_13066;
wire   [0:0] and_ln786_35_fu_7026_p2;
reg   [0:0] and_ln786_35_reg_13072;
wire   [15:0] add_ln703_30_fu_7095_p2;
reg   [15:0] add_ln703_30_reg_13079;
wire   [0:0] and_ln785_10_fu_7136_p2;
reg   [0:0] and_ln785_10_reg_13085;
wire   [0:0] and_ln786_37_fu_7160_p2;
reg   [0:0] and_ln786_37_reg_13091;
wire   [15:0] add_ln703_33_fu_7229_p2;
reg   [15:0] add_ln703_33_reg_13098;
wire   [0:0] and_ln785_11_fu_7270_p2;
reg   [0:0] and_ln785_11_reg_13104;
wire   [0:0] and_ln786_39_fu_7294_p2;
reg   [0:0] and_ln786_39_reg_13110;
wire   [15:0] add_ln703_36_fu_7363_p2;
reg   [15:0] add_ln703_36_reg_13117;
wire   [0:0] and_ln785_12_fu_7404_p2;
reg   [0:0] and_ln785_12_reg_13123;
wire   [0:0] and_ln786_41_fu_7428_p2;
reg   [0:0] and_ln786_41_reg_13129;
wire   [15:0] add_ln703_39_fu_7497_p2;
reg   [15:0] add_ln703_39_reg_13136;
wire   [0:0] and_ln785_13_fu_7538_p2;
reg   [0:0] and_ln785_13_reg_13142;
wire   [0:0] and_ln786_43_fu_7562_p2;
reg   [0:0] and_ln786_43_reg_13148;
wire  signed [15:0] select_ln340_76_fu_7665_p3;
reg  signed [15:0] select_ln340_76_reg_13155;
wire  signed [15:0] select_ln340_78_fu_7766_p3;
reg  signed [15:0] select_ln340_78_reg_13161;
wire   [15:0] activated_output_3_s_fu_7927_p3;
reg   [15:0] activated_output_3_s_reg_13167;
wire   [15:0] activated_output_4_s_fu_8086_p3;
reg   [15:0] activated_output_4_s_reg_13172;
wire   [15:0] activated_output_5_s_fu_8245_p3;
reg   [15:0] activated_output_5_s_reg_13177;
wire  signed [21:0] mul_ln1118_6_fu_10656_p2;
reg  signed [21:0] mul_ln1118_6_reg_13182;
wire   [6:0] trunc_ln718_6_fu_8255_p1;
reg   [6:0] trunc_ln718_6_reg_13190;
reg   [0:0] tmp_129_reg_13195;
reg   [0:0] tmp_133_reg_13201;
wire  signed [21:0] mul_ln1118_7_fu_10665_p2;
reg  signed [21:0] mul_ln1118_7_reg_13207;
wire   [6:0] trunc_ln718_7_fu_8275_p1;
reg   [6:0] trunc_ln718_7_reg_13215;
reg   [0:0] tmp_141_reg_13220;
reg   [0:0] tmp_145_reg_13226;
wire  signed [15:0] select_ln340_65_fu_8319_p3;
reg  signed [15:0] select_ln340_65_reg_13232;
wire  signed [21:0] mul_ln1118_8_fu_10674_p2;
reg  signed [21:0] mul_ln1118_8_reg_13238;
wire   [6:0] trunc_ln718_8_fu_8331_p1;
reg   [6:0] trunc_ln718_8_reg_13246;
reg   [0:0] tmp_153_reg_13251;
reg   [0:0] tmp_157_reg_13257;
wire  signed [15:0] select_ln340_67_fu_8375_p3;
reg  signed [15:0] select_ln340_67_reg_13263;
wire  signed [15:0] select_ln340_69_fu_8410_p3;
reg  signed [15:0] select_ln340_69_reg_13270;
wire  signed [15:0] select_ln340_71_fu_8445_p3;
reg  signed [15:0] select_ln340_71_reg_13277;
wire  signed [15:0] select_ln340_73_fu_8480_p3;
reg  signed [15:0] select_ln340_73_reg_13284;
wire  signed [15:0] select_ln340_75_fu_8515_p3;
reg  signed [15:0] select_ln340_75_reg_13291;
wire   [15:0] add_ln703_42_fu_8581_p2;
reg   [15:0] add_ln703_42_reg_13298;
wire   [0:0] and_ln785_14_fu_8622_p2;
reg   [0:0] and_ln785_14_reg_13304;
wire   [0:0] and_ln786_45_fu_8646_p2;
reg   [0:0] and_ln786_45_reg_13310;
wire   [15:0] add_ln703_45_fu_8715_p2;
reg   [15:0] add_ln703_45_reg_13317;
wire   [0:0] and_ln785_15_fu_8756_p2;
reg   [0:0] and_ln785_15_reg_13323;
wire   [0:0] and_ln786_47_fu_8780_p2;
reg   [0:0] and_ln786_47_reg_13329;
wire   [15:0] activated_output_6_s_fu_8943_p3;
reg   [15:0] activated_output_6_s_reg_13336;
wire   [15:0] activated_output_7_s_fu_9102_p3;
reg   [15:0] activated_output_7_s_reg_13341;
wire   [15:0] activated_output_8_s_fu_9261_p3;
reg   [15:0] activated_output_8_s_reg_13346;
wire  signed [21:0] mul_ln1118_9_fu_10683_p2;
reg  signed [21:0] mul_ln1118_9_reg_13351;
wire   [6:0] trunc_ln718_9_fu_9271_p1;
reg   [6:0] trunc_ln718_9_reg_13359;
reg   [0:0] tmp_165_reg_13364;
reg   [0:0] tmp_169_reg_13370;
wire  signed [21:0] mul_ln1118_10_fu_10692_p2;
reg  signed [21:0] mul_ln1118_10_reg_13376;
wire   [6:0] trunc_ln718_10_fu_9291_p1;
reg   [6:0] trunc_ln718_10_reg_13384;
reg   [0:0] tmp_177_reg_13389;
reg   [0:0] tmp_181_reg_13395;
wire  signed [21:0] mul_ln1118_11_fu_10701_p2;
reg  signed [21:0] mul_ln1118_11_reg_13401;
wire   [6:0] trunc_ln718_11_fu_9311_p1;
reg   [6:0] trunc_ln718_11_reg_13409;
reg   [0:0] tmp_189_reg_13414;
reg   [0:0] tmp_193_reg_13420;
wire  signed [15:0] select_ln340_77_fu_9355_p3;
reg  signed [15:0] select_ln340_77_reg_13426;
wire  signed [15:0] select_ln340_79_fu_9390_p3;
reg  signed [15:0] select_ln340_79_reg_13433;
wire   [15:0] activated_output_9_s_fu_9550_p3;
reg   [15:0] activated_output_9_s_reg_13440;
wire   [15:0] activated_output_10_fu_9709_p3;
reg   [15:0] activated_output_10_reg_13445;
wire   [15:0] activated_output_11_fu_9868_p3;
reg   [15:0] activated_output_11_reg_13450;
wire  signed [21:0] mul_ln1118_12_fu_10710_p2;
reg  signed [21:0] mul_ln1118_12_reg_13455;
wire   [6:0] trunc_ln718_12_fu_9878_p1;
reg   [6:0] trunc_ln718_12_reg_13463;
reg   [0:0] tmp_201_reg_13468;
reg   [0:0] tmp_205_reg_13474;
wire  signed [21:0] mul_ln1118_13_fu_10719_p2;
reg  signed [21:0] mul_ln1118_13_reg_13480;
wire   [6:0] trunc_ln718_13_fu_9898_p1;
reg   [6:0] trunc_ln718_13_reg_13488;
reg   [0:0] tmp_213_reg_13493;
reg   [0:0] tmp_217_reg_13499;
wire  signed [21:0] mul_ln1118_14_fu_10728_p2;
reg  signed [21:0] mul_ln1118_14_reg_13505;
wire   [6:0] trunc_ln718_14_fu_9918_p1;
reg   [6:0] trunc_ln718_14_reg_13513;
reg   [0:0] tmp_225_reg_13518;
reg   [0:0] tmp_229_reg_13524;
wire   [15:0] activated_output_12_fu_10087_p3;
reg   [15:0] activated_output_12_reg_13530;
wire   [15:0] activated_output_13_fu_10246_p3;
reg   [15:0] activated_output_13_reg_13535;
wire   [15:0] activated_output_14_fu_10405_p3;
reg   [15:0] activated_output_14_reg_13540;
wire  signed [21:0] mul_ln1118_15_fu_10737_p2;
reg  signed [21:0] mul_ln1118_15_reg_13545;
wire   [6:0] trunc_ln718_15_fu_10415_p1;
reg   [6:0] trunc_ln718_15_reg_13553;
reg   [0:0] tmp_237_reg_13558;
reg   [0:0] tmp_241_reg_13564;
wire   [15:0] activated_output_15_fu_10584_p3;
reg   [15:0] activated_output_15_reg_13570;
wire   [0:0] ap_phi_mux_phi_ln13_phi_fu_1047_p4;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state3;
reg    ap_block_pp0_stage5_subdone;
reg    ap_enable_reg_pp0_iter3;
reg   [9:0] line_buff_group_0_va_address0;
reg    line_buff_group_0_va_ce0;
reg    line_buff_group_0_va_we0;
reg   [9:0] line_buff_group_0_va_address1;
reg    line_buff_group_0_va_ce1;
reg   [9:0] line_buff_group_0_va_1_address0;
reg    line_buff_group_0_va_1_ce0;
reg    line_buff_group_0_va_1_we0;
reg   [9:0] line_buff_group_0_va_1_address1;
reg    line_buff_group_0_va_1_ce1;
reg   [9:0] line_buff_group_0_va_2_address0;
reg    line_buff_group_0_va_2_ce0;
reg    line_buff_group_0_va_2_we0;
reg   [9:0] line_buff_group_0_va_2_address1;
reg    line_buff_group_0_va_2_ce1;
reg   [8:0] line_buff_group_1_va_address0;
reg    line_buff_group_1_va_ce0;
reg    line_buff_group_1_va_we0;
reg   [8:0] line_buff_group_1_va_address1;
reg    line_buff_group_1_va_ce1;
reg   [8:0] line_buff_group_1_va_1_address0;
reg    line_buff_group_1_va_1_ce0;
reg    line_buff_group_1_va_1_we0;
reg   [8:0] line_buff_group_1_va_1_address1;
reg    line_buff_group_1_va_1_ce1;
reg   [8:0] line_buff_group_1_va_2_address0;
reg    line_buff_group_1_va_2_ce0;
reg    line_buff_group_1_va_2_we0;
reg   [8:0] line_buff_group_1_va_2_address1;
reg    line_buff_group_1_va_2_ce1;
wire    grp_window_macc_fu_1140_ap_start;
wire    grp_window_macc_fu_1140_ap_done;
wire    grp_window_macc_fu_1140_ap_idle;
wire    grp_window_macc_fu_1140_ap_ready;
reg    grp_window_macc_fu_1140_ap_ce;
reg   [15:0] grp_window_macc_fu_1140_window_0_0_val_V_r;
reg   [15:0] grp_window_macc_fu_1140_window_0_1_val_V_r;
reg   [15:0] grp_window_macc_fu_1140_window_0_2_val_V_r;
reg   [15:0] grp_window_macc_fu_1140_window_1_0_val_V_r;
reg   [15:0] grp_window_macc_fu_1140_window_1_1_val_V_r;
reg   [15:0] grp_window_macc_fu_1140_window_1_2_val_V_r;
reg   [15:0] grp_window_macc_fu_1140_window_2_0_val_V_r;
reg   [15:0] grp_window_macc_fu_1140_window_2_1_val_V_r;
reg   [15:0] grp_window_macc_fu_1140_window_2_2_val_V_r;
reg   [8:0] grp_window_macc_fu_1140_weight_V_offset;
wire   [15:0] grp_window_macc_fu_1140_ap_return;
reg    ap_predicate_op709_call_state9;
reg    ap_predicate_op729_call_state10;
reg    ap_predicate_op778_call_state11;
reg    ap_predicate_op813_call_state12;
reg    ap_predicate_op852_call_state13;
reg    ap_predicate_op898_call_state14;
wire    ap_block_state3_pp0_stage0_iter0_ignore_call0;
wire    ap_block_state9_pp0_stage0_iter1_ignore_call0;
wire    ap_block_state15_pp0_stage0_iter2_ignore_call0;
wire    ap_block_state21_pp0_stage0_iter3_ignore_call0;
reg    ap_block_state27_pp0_stage0_iter4_ignore_call0;
reg    ap_block_pp0_stage0_11001_ignoreCallOp709;
reg    ap_block_state4_pp0_stage1_iter0_ignore_call0;
wire    ap_block_state10_pp0_stage1_iter1_ignore_call0;
wire    ap_block_state16_pp0_stage1_iter2_ignore_call0;
wire    ap_block_state22_pp0_stage1_iter3_ignore_call0;
wire    ap_block_state28_pp0_stage1_iter4_ignore_call0;
reg    ap_block_pp0_stage1_11001_ignoreCallOp730;
wire    ap_block_state5_pp0_stage2_iter0_ignore_call0;
wire    ap_block_state11_pp0_stage2_iter1_ignore_call0;
wire    ap_block_state17_pp0_stage2_iter2_ignore_call0;
wire    ap_block_state23_pp0_stage2_iter3_ignore_call0;
reg    ap_block_state29_pp0_stage2_iter4_ignore_call0;
reg    ap_block_pp0_stage2_11001_ignoreCallOp766;
wire    ap_block_state6_pp0_stage3_iter0_ignore_call0;
wire    ap_block_state12_pp0_stage3_iter1_ignore_call0;
wire    ap_block_state18_pp0_stage3_iter2_ignore_call0;
wire    ap_block_state24_pp0_stage3_iter3_ignore_call0;
reg    ap_block_state30_pp0_stage3_iter4_ignore_call0;
reg    ap_block_pp0_stage3_11001_ignoreCallOp800;
wire    ap_block_state7_pp0_stage4_iter0_ignore_call0;
wire    ap_block_state13_pp0_stage4_iter1_ignore_call0;
wire    ap_block_state19_pp0_stage4_iter2_ignore_call0;
wire    ap_block_state25_pp0_stage4_iter3_ignore_call0;
reg    ap_block_state31_pp0_stage4_iter4_ignore_call0;
reg    ap_block_pp0_stage4_11001_ignoreCallOp834;
wire    ap_block_state8_pp0_stage5_iter0_ignore_call0;
wire    ap_block_state14_pp0_stage5_iter1_ignore_call0;
wire    ap_block_state20_pp0_stage5_iter2_ignore_call0;
wire    ap_block_state26_pp0_stage5_iter3_ignore_call0;
reg    ap_block_state32_pp0_stage5_iter4_ignore_call0;
reg    ap_block_pp0_stage5_11001_ignoreCallOp870;
wire    grp_window_macc_fu_1156_ap_start;
wire    grp_window_macc_fu_1156_ap_done;
wire    grp_window_macc_fu_1156_ap_idle;
wire    grp_window_macc_fu_1156_ap_ready;
reg    grp_window_macc_fu_1156_ap_ce;
reg   [15:0] grp_window_macc_fu_1156_window_0_0_val_V_r;
reg   [15:0] grp_window_macc_fu_1156_window_0_1_val_V_r;
reg   [15:0] grp_window_macc_fu_1156_window_0_2_val_V_r;
reg   [15:0] grp_window_macc_fu_1156_window_1_0_val_V_r;
reg   [15:0] grp_window_macc_fu_1156_window_1_1_val_V_r;
reg   [15:0] grp_window_macc_fu_1156_window_1_2_val_V_r;
reg   [15:0] grp_window_macc_fu_1156_window_2_0_val_V_r;
reg   [15:0] grp_window_macc_fu_1156_window_2_1_val_V_r;
reg   [15:0] grp_window_macc_fu_1156_window_2_2_val_V_r;
reg   [8:0] grp_window_macc_fu_1156_weight_V_offset;
wire   [15:0] grp_window_macc_fu_1156_ap_return;
reg    ap_predicate_op713_call_state9;
reg    ap_predicate_op732_call_state10;
reg    ap_predicate_op781_call_state11;
reg    ap_predicate_op816_call_state12;
reg    ap_predicate_op854_call_state13;
reg    ap_predicate_op901_call_state14;
wire    ap_block_state3_pp0_stage0_iter0_ignore_call2;
wire    ap_block_state9_pp0_stage0_iter1_ignore_call2;
wire    ap_block_state15_pp0_stage0_iter2_ignore_call2;
wire    ap_block_state21_pp0_stage0_iter3_ignore_call2;
reg    ap_block_state27_pp0_stage0_iter4_ignore_call2;
reg    ap_block_pp0_stage0_11001_ignoreCallOp713;
reg    ap_block_state4_pp0_stage1_iter0_ignore_call2;
wire    ap_block_state10_pp0_stage1_iter1_ignore_call2;
wire    ap_block_state16_pp0_stage1_iter2_ignore_call2;
wire    ap_block_state22_pp0_stage1_iter3_ignore_call2;
wire    ap_block_state28_pp0_stage1_iter4_ignore_call2;
reg    ap_block_pp0_stage1_11001_ignoreCallOp733;
wire    ap_block_state5_pp0_stage2_iter0_ignore_call2;
wire    ap_block_state11_pp0_stage2_iter1_ignore_call2;
wire    ap_block_state17_pp0_stage2_iter2_ignore_call2;
wire    ap_block_state23_pp0_stage2_iter3_ignore_call2;
reg    ap_block_state29_pp0_stage2_iter4_ignore_call2;
reg    ap_block_pp0_stage2_11001_ignoreCallOp768;
wire    ap_block_state6_pp0_stage3_iter0_ignore_call2;
wire    ap_block_state12_pp0_stage3_iter1_ignore_call2;
wire    ap_block_state18_pp0_stage3_iter2_ignore_call2;
wire    ap_block_state24_pp0_stage3_iter3_ignore_call2;
reg    ap_block_state30_pp0_stage3_iter4_ignore_call2;
reg    ap_block_pp0_stage3_11001_ignoreCallOp802;
wire    ap_block_state7_pp0_stage4_iter0_ignore_call2;
wire    ap_block_state13_pp0_stage4_iter1_ignore_call2;
wire    ap_block_state19_pp0_stage4_iter2_ignore_call2;
wire    ap_block_state25_pp0_stage4_iter3_ignore_call2;
reg    ap_block_state31_pp0_stage4_iter4_ignore_call2;
reg    ap_block_pp0_stage4_11001_ignoreCallOp836;
wire    ap_block_state8_pp0_stage5_iter0_ignore_call2;
wire    ap_block_state14_pp0_stage5_iter1_ignore_call2;
wire    ap_block_state20_pp0_stage5_iter2_ignore_call2;
wire    ap_block_state26_pp0_stage5_iter3_ignore_call2;
reg    ap_block_state32_pp0_stage5_iter4_ignore_call2;
reg    ap_block_pp0_stage5_11001_ignoreCallOp872;
wire    grp_window_macc_fu_1172_ap_start;
wire    grp_window_macc_fu_1172_ap_done;
wire    grp_window_macc_fu_1172_ap_idle;
wire    grp_window_macc_fu_1172_ap_ready;
reg    grp_window_macc_fu_1172_ap_ce;
reg   [15:0] grp_window_macc_fu_1172_window_0_0_val_V_r;
reg   [15:0] grp_window_macc_fu_1172_window_0_1_val_V_r;
reg   [15:0] grp_window_macc_fu_1172_window_0_2_val_V_r;
reg   [15:0] grp_window_macc_fu_1172_window_1_0_val_V_r;
reg   [15:0] grp_window_macc_fu_1172_window_1_1_val_V_r;
reg   [15:0] grp_window_macc_fu_1172_window_1_2_val_V_r;
reg   [15:0] grp_window_macc_fu_1172_window_2_0_val_V_r;
reg   [15:0] grp_window_macc_fu_1172_window_2_1_val_V_r;
reg   [15:0] grp_window_macc_fu_1172_window_2_2_val_V_r;
reg   [8:0] grp_window_macc_fu_1172_weight_V_offset;
reg    ap_predicate_op717_call_state9;
reg    ap_predicate_op735_call_state10;
reg    ap_predicate_op785_call_state11;
reg    ap_predicate_op827_call_state12;
reg    ap_predicate_op856_call_state13;
reg    ap_block_pp0_stage0_11001_ignoreCallOp717;
reg    ap_block_pp0_stage1_11001_ignoreCallOp736;
reg    ap_block_pp0_stage2_11001_ignoreCallOp770;
reg    ap_block_pp0_stage3_11001_ignoreCallOp804;
reg    ap_block_pp0_stage4_11001_ignoreCallOp838;
reg    ap_block_pp0_stage5_11001_ignoreCallOp874;
wire    grp_window_macc_fu_1188_ap_start;
wire    grp_window_macc_fu_1188_ap_done;
wire    grp_window_macc_fu_1188_ap_idle;
wire    grp_window_macc_fu_1188_ap_ready;
reg    grp_window_macc_fu_1188_ap_ce;
reg   [15:0] grp_window_macc_fu_1188_window_0_0_val_V_r;
reg   [15:0] grp_window_macc_fu_1188_window_0_1_val_V_r;
reg   [15:0] grp_window_macc_fu_1188_window_0_2_val_V_r;
reg   [15:0] grp_window_macc_fu_1188_window_1_0_val_V_r;
reg   [15:0] grp_window_macc_fu_1188_window_1_1_val_V_r;
reg   [15:0] grp_window_macc_fu_1188_window_1_2_val_V_r;
reg   [15:0] grp_window_macc_fu_1188_window_2_0_val_V_r;
reg   [15:0] grp_window_macc_fu_1188_window_2_1_val_V_r;
reg   [15:0] grp_window_macc_fu_1188_window_2_2_val_V_r;
reg   [8:0] grp_window_macc_fu_1188_weight_V_offset;
reg    ap_predicate_op721_call_state9;
reg    ap_predicate_op738_call_state10;
reg    ap_predicate_op786_call_state11;
reg    ap_predicate_op828_call_state12;
reg    ap_predicate_op858_call_state13;
reg    ap_block_pp0_stage0_11001_ignoreCallOp721;
reg    ap_block_pp0_stage1_11001_ignoreCallOp739;
reg    ap_block_pp0_stage2_11001_ignoreCallOp772;
reg    ap_block_pp0_stage3_11001_ignoreCallOp806;
reg    ap_block_pp0_stage4_11001_ignoreCallOp840;
reg    ap_block_pp0_stage5_11001_ignoreCallOp876;
wire    grp_window_macc_fu_1204_ap_start;
wire    grp_window_macc_fu_1204_ap_done;
wire    grp_window_macc_fu_1204_ap_idle;
wire    grp_window_macc_fu_1204_ap_ready;
reg    grp_window_macc_fu_1204_ap_ce;
reg   [15:0] grp_window_macc_fu_1204_window_0_0_val_V_r;
reg   [15:0] grp_window_macc_fu_1204_window_0_1_val_V_r;
reg   [15:0] grp_window_macc_fu_1204_window_0_2_val_V_r;
reg   [15:0] grp_window_macc_fu_1204_window_1_0_val_V_r;
reg   [15:0] grp_window_macc_fu_1204_window_1_1_val_V_r;
reg   [15:0] grp_window_macc_fu_1204_window_1_2_val_V_r;
reg   [15:0] grp_window_macc_fu_1204_window_2_0_val_V_r;
reg   [15:0] grp_window_macc_fu_1204_window_2_1_val_V_r;
reg   [15:0] grp_window_macc_fu_1204_window_2_2_val_V_r;
reg   [8:0] grp_window_macc_fu_1204_weight_V_offset;
reg    ap_predicate_op723_call_state9;
reg    ap_predicate_op744_call_state10;
reg    ap_predicate_op787_call_state11;
reg    ap_predicate_op830_call_state12;
reg    ap_predicate_op862_call_state13;
reg    ap_block_pp0_stage0_11001_ignoreCallOp723;
reg    ap_block_pp0_stage1_11001_ignoreCallOp746;
reg    ap_block_pp0_stage2_11001_ignoreCallOp774;
reg    ap_block_pp0_stage3_11001_ignoreCallOp808;
reg    ap_block_pp0_stage4_11001_ignoreCallOp842;
reg    ap_block_pp0_stage5_11001_ignoreCallOp878;
wire    grp_window_macc_fu_1220_ap_start;
wire    grp_window_macc_fu_1220_ap_done;
wire    grp_window_macc_fu_1220_ap_idle;
wire    grp_window_macc_fu_1220_ap_ready;
reg    grp_window_macc_fu_1220_ap_ce;
reg   [15:0] grp_window_macc_fu_1220_window_0_0_val_V_r;
reg   [15:0] grp_window_macc_fu_1220_window_0_1_val_V_r;
reg   [15:0] grp_window_macc_fu_1220_window_0_2_val_V_r;
reg   [15:0] grp_window_macc_fu_1220_window_1_0_val_V_r;
reg   [15:0] grp_window_macc_fu_1220_window_1_1_val_V_r;
reg   [15:0] grp_window_macc_fu_1220_window_1_2_val_V_r;
reg   [15:0] grp_window_macc_fu_1220_window_2_0_val_V_r;
reg   [15:0] grp_window_macc_fu_1220_window_2_1_val_V_r;
reg   [15:0] grp_window_macc_fu_1220_window_2_2_val_V_r;
reg   [8:0] grp_window_macc_fu_1220_weight_V_offset;
reg    ap_predicate_op727_call_state9;
reg    ap_predicate_op748_call_state10;
reg    ap_predicate_op790_call_state11;
reg    ap_predicate_op832_call_state12;
reg    ap_predicate_op864_call_state13;
reg    ap_block_pp0_stage0_11001_ignoreCallOp727;
reg    ap_block_pp0_stage1_11001_ignoreCallOp749;
reg    ap_block_pp0_stage2_11001_ignoreCallOp776;
reg    ap_block_pp0_stage3_11001_ignoreCallOp810;
reg    ap_block_pp0_stage4_11001_ignoreCallOp844;
reg    ap_block_pp0_stage5_11001_ignoreCallOp880;
wire    grp_out_stream_merge_fu_1236_ap_start;
wire    grp_out_stream_merge_fu_1236_ap_done;
wire    grp_out_stream_merge_fu_1236_ap_idle;
wire    grp_out_stream_merge_fu_1236_ap_ready;
wire    grp_out_stream_merge_fu_1236_out_stream_group_13_V_V_read;
wire    grp_out_stream_merge_fu_1236_out_stream_group_5_V_V_read;
wire    grp_out_stream_merge_fu_1236_out_stream_group_14_V_V_read;
wire    grp_out_stream_merge_fu_1236_out_stream_group_6_V_V_read;
wire    grp_out_stream_merge_fu_1236_out_stream_group_15_V_V_read;
wire    grp_out_stream_merge_fu_1236_out_stream_group_7_V_V_read;
wire    grp_out_stream_merge_fu_1236_outStream_TREADY;
reg    grp_out_stream_merge_fu_1236_ap_ce;
wire    grp_out_stream_merge_fu_1236_out_stream_group_0_V_V_read;
wire    grp_out_stream_merge_fu_1236_out_stream_group_1_V_V_read;
wire    grp_out_stream_merge_fu_1236_out_stream_group_2_V_V_read;
wire    grp_out_stream_merge_fu_1236_out_stream_group_3_V_V_read;
wire    grp_out_stream_merge_fu_1236_out_stream_group_4_V_V_read;
wire    grp_out_stream_merge_fu_1236_out_stream_group_8_V_V_read;
wire    grp_out_stream_merge_fu_1236_out_stream_group_9_V_V_read;
wire    grp_out_stream_merge_fu_1236_out_stream_group_10_V_V_read;
wire    grp_out_stream_merge_fu_1236_out_stream_group_11_V_V_read;
wire    grp_out_stream_merge_fu_1236_out_stream_group_12_V_V_read;
wire   [31:0] grp_out_stream_merge_fu_1236_outStream_TDATA;
wire    grp_out_stream_merge_fu_1236_outStream_TVALID;
wire   [3:0] grp_out_stream_merge_fu_1236_outStream_TKEEP;
wire   [3:0] grp_out_stream_merge_fu_1236_outStream_TSTRB;
wire   [1:0] grp_out_stream_merge_fu_1236_outStream_TUSER;
wire   [0:0] grp_out_stream_merge_fu_1236_outStream_TLAST;
wire   [4:0] grp_out_stream_merge_fu_1236_outStream_TID;
wire   [5:0] grp_out_stream_merge_fu_1236_outStream_TDEST;
wire   [0:0] grp_out_stream_merge_fu_1236_last_V;
wire    grp_out_stream_merge_fu_1236_out_stream_group_0_V_V_blk_n;
wire    grp_out_stream_merge_fu_1236_out_stream_group_1_V_V_blk_n;
wire    grp_out_stream_merge_fu_1236_out_stream_group_2_V_V_blk_n;
wire    grp_out_stream_merge_fu_1236_out_stream_group_3_V_V_blk_n;
wire    grp_out_stream_merge_fu_1236_out_stream_group_4_V_V_blk_n;
wire    grp_out_stream_merge_fu_1236_out_stream_group_5_V_V_blk_n;
wire    grp_out_stream_merge_fu_1236_out_stream_group_6_V_V_blk_n;
wire    grp_out_stream_merge_fu_1236_out_stream_group_7_V_V_blk_n;
wire    grp_out_stream_merge_fu_1236_out_stream_group_8_V_V_blk_n;
wire    grp_out_stream_merge_fu_1236_out_stream_group_9_V_V_blk_n;
wire    grp_out_stream_merge_fu_1236_out_stream_group_10_V_V_blk_n;
wire    grp_out_stream_merge_fu_1236_out_stream_group_11_V_V_blk_n;
wire    grp_out_stream_merge_fu_1236_out_stream_group_12_V_V_blk_n;
wire    grp_out_stream_merge_fu_1236_out_stream_group_13_V_V_blk_n;
wire    grp_out_stream_merge_fu_1236_out_stream_group_14_V_V_blk_n;
wire    grp_out_stream_merge_fu_1236_out_stream_group_15_V_V_blk_n;
reg    ap_block_state4_pp0_stage1_iter0_ignore_call7;
wire    ap_block_state10_pp0_stage1_iter1_ignore_call7;
wire    ap_block_state16_pp0_stage1_iter2_ignore_call7;
wire    ap_block_state22_pp0_stage1_iter3_ignore_call7;
wire    ap_block_state28_pp0_stage1_iter4_ignore_call7;
reg    ap_block_pp0_stage1_11001_ignoreCallOp2415;
wire    ap_block_state5_pp0_stage2_iter0_ignore_call7;
wire    ap_block_state11_pp0_stage2_iter1_ignore_call7;
wire    ap_block_state17_pp0_stage2_iter2_ignore_call7;
wire    ap_block_state23_pp0_stage2_iter3_ignore_call7;
wire    ap_block_state29_pp0_stage2_iter4_ignore_call7;
wire    ap_block_pp0_stage2_11001_ignoreCallOp2416;
wire    ap_block_state6_pp0_stage3_iter0_ignore_call7;
wire    ap_block_state12_pp0_stage3_iter1_ignore_call7;
wire    ap_block_state18_pp0_stage3_iter2_ignore_call7;
wire    ap_block_state24_pp0_stage3_iter3_ignore_call7;
wire    ap_block_state30_pp0_stage3_iter4_ignore_call7;
wire    ap_block_pp0_stage3_11001_ignoreCallOp2417;
wire    ap_block_state7_pp0_stage4_iter0_ignore_call7;
wire    ap_block_state13_pp0_stage4_iter1_ignore_call7;
wire    ap_block_state19_pp0_stage4_iter2_ignore_call7;
wire    ap_block_state25_pp0_stage4_iter3_ignore_call7;
wire    ap_block_state31_pp0_stage4_iter4_ignore_call7;
wire    ap_block_pp0_stage4_11001_ignoreCallOp2418;
wire    ap_block_state8_pp0_stage5_iter0_ignore_call7;
wire    ap_block_state14_pp0_stage5_iter1_ignore_call7;
wire    ap_block_state20_pp0_stage5_iter2_ignore_call7;
wire    ap_block_state26_pp0_stage5_iter3_ignore_call7;
wire    ap_block_state32_pp0_stage5_iter4_ignore_call7;
wire    ap_block_pp0_stage5_11001_ignoreCallOp2419;
wire    grp_fork_window_fu_1277_ap_ready;
reg   [15:0] grp_fork_window_fu_1277_window_group_0_val_s;
reg   [15:0] grp_fork_window_fu_1277_window_group_0_val_9;
reg   [15:0] grp_fork_window_fu_1277_window_group_0_val_10;
reg   [15:0] grp_fork_window_fu_1277_window_group_0_val_11;
reg   [15:0] grp_fork_window_fu_1277_window_group_0_val_12;
reg   [15:0] grp_fork_window_fu_1277_window_group_0_val_13;
reg   [15:0] grp_fork_window_fu_1277_window_group_0_val_14;
reg   [15:0] grp_fork_window_fu_1277_window_group_0_val_15;
reg   [15:0] grp_fork_window_fu_1277_window_group_0_val_16;
wire   [15:0] grp_fork_window_fu_1277_ap_return_0;
wire   [15:0] grp_fork_window_fu_1277_ap_return_1;
wire   [15:0] grp_fork_window_fu_1277_ap_return_2;
wire   [15:0] grp_fork_window_fu_1277_ap_return_3;
wire   [15:0] grp_fork_window_fu_1277_ap_return_4;
wire   [15:0] grp_fork_window_fu_1277_ap_return_5;
wire   [15:0] grp_fork_window_fu_1277_ap_return_6;
wire   [15:0] grp_fork_window_fu_1277_ap_return_7;
wire   [15:0] grp_fork_window_fu_1277_ap_return_8;
wire   [15:0] grp_fork_window_fu_1277_ap_return_9;
wire   [15:0] grp_fork_window_fu_1277_ap_return_10;
wire   [15:0] grp_fork_window_fu_1277_ap_return_11;
wire   [15:0] grp_fork_window_fu_1277_ap_return_12;
wire   [15:0] grp_fork_window_fu_1277_ap_return_13;
wire   [15:0] grp_fork_window_fu_1277_ap_return_14;
wire   [15:0] grp_fork_window_fu_1277_ap_return_15;
wire   [15:0] grp_fork_window_fu_1277_ap_return_16;
wire   [15:0] grp_fork_window_fu_1277_ap_return_17;
wire   [15:0] grp_fork_window_fu_1277_ap_return_18;
wire   [15:0] grp_fork_window_fu_1277_ap_return_19;
wire   [15:0] grp_fork_window_fu_1277_ap_return_20;
wire   [15:0] grp_fork_window_fu_1277_ap_return_21;
wire   [15:0] grp_fork_window_fu_1277_ap_return_22;
wire   [15:0] grp_fork_window_fu_1277_ap_return_23;
wire   [15:0] grp_fork_window_fu_1277_ap_return_24;
wire   [15:0] grp_fork_window_fu_1277_ap_return_25;
wire   [15:0] grp_fork_window_fu_1277_ap_return_26;
wire   [15:0] grp_fork_window_fu_1277_ap_return_27;
wire   [15:0] grp_fork_window_fu_1277_ap_return_28;
wire   [15:0] grp_fork_window_fu_1277_ap_return_29;
wire   [15:0] grp_fork_window_fu_1277_ap_return_30;
wire   [15:0] grp_fork_window_fu_1277_ap_return_31;
wire   [15:0] grp_fork_window_fu_1277_ap_return_32;
wire   [15:0] grp_fork_window_fu_1277_ap_return_33;
wire   [15:0] grp_fork_window_fu_1277_ap_return_34;
wire   [15:0] grp_fork_window_fu_1277_ap_return_35;
wire   [15:0] grp_fork_window_fu_1277_ap_return_36;
wire   [15:0] grp_fork_window_fu_1277_ap_return_37;
wire   [15:0] grp_fork_window_fu_1277_ap_return_38;
wire   [15:0] grp_fork_window_fu_1277_ap_return_39;
wire   [15:0] grp_fork_window_fu_1277_ap_return_40;
wire   [15:0] grp_fork_window_fu_1277_ap_return_41;
wire   [15:0] grp_fork_window_fu_1277_ap_return_42;
wire   [15:0] grp_fork_window_fu_1277_ap_return_43;
wire   [15:0] grp_fork_window_fu_1277_ap_return_44;
wire   [15:0] grp_fork_window_fu_1277_ap_return_45;
wire   [15:0] grp_fork_window_fu_1277_ap_return_46;
wire   [15:0] grp_fork_window_fu_1277_ap_return_47;
wire   [15:0] grp_fork_window_fu_1277_ap_return_48;
wire   [15:0] grp_fork_window_fu_1277_ap_return_49;
wire   [15:0] grp_fork_window_fu_1277_ap_return_50;
wire   [15:0] grp_fork_window_fu_1277_ap_return_51;
wire   [15:0] grp_fork_window_fu_1277_ap_return_52;
wire   [15:0] grp_fork_window_fu_1277_ap_return_53;
wire   [15:0] grp_fork_window_fu_1277_ap_return_54;
wire   [15:0] grp_fork_window_fu_1277_ap_return_55;
wire   [15:0] grp_fork_window_fu_1277_ap_return_56;
wire   [15:0] grp_fork_window_fu_1277_ap_return_57;
wire   [15:0] grp_fork_window_fu_1277_ap_return_58;
wire   [15:0] grp_fork_window_fu_1277_ap_return_59;
wire   [15:0] grp_fork_window_fu_1277_ap_return_60;
wire   [15:0] grp_fork_window_fu_1277_ap_return_61;
wire   [15:0] grp_fork_window_fu_1277_ap_return_62;
wire   [15:0] grp_fork_window_fu_1277_ap_return_63;
wire   [15:0] grp_fork_window_fu_1277_ap_return_64;
wire   [15:0] grp_fork_window_fu_1277_ap_return_65;
wire   [15:0] grp_fork_window_fu_1277_ap_return_66;
wire   [15:0] grp_fork_window_fu_1277_ap_return_67;
wire   [15:0] grp_fork_window_fu_1277_ap_return_68;
wire   [15:0] grp_fork_window_fu_1277_ap_return_69;
wire   [15:0] grp_fork_window_fu_1277_ap_return_70;
wire   [15:0] grp_fork_window_fu_1277_ap_return_71;
wire   [15:0] grp_fork_window_fu_1277_ap_return_72;
wire   [15:0] grp_fork_window_fu_1277_ap_return_73;
wire   [15:0] grp_fork_window_fu_1277_ap_return_74;
wire   [15:0] grp_fork_window_fu_1277_ap_return_75;
wire   [15:0] grp_fork_window_fu_1277_ap_return_76;
wire   [15:0] grp_fork_window_fu_1277_ap_return_77;
wire   [15:0] grp_fork_window_fu_1277_ap_return_78;
wire   [15:0] grp_fork_window_fu_1277_ap_return_79;
wire   [15:0] grp_fork_window_fu_1277_ap_return_80;
wire   [15:0] grp_fork_window_fu_1277_ap_return_81;
wire   [15:0] grp_fork_window_fu_1277_ap_return_82;
wire   [15:0] grp_fork_window_fu_1277_ap_return_83;
wire   [15:0] grp_fork_window_fu_1277_ap_return_84;
wire   [15:0] grp_fork_window_fu_1277_ap_return_85;
wire   [15:0] grp_fork_window_fu_1277_ap_return_86;
wire   [15:0] grp_fork_window_fu_1277_ap_return_87;
wire   [15:0] grp_fork_window_fu_1277_ap_return_88;
wire   [15:0] grp_fork_window_fu_1277_ap_return_89;
wire   [15:0] grp_fork_window_fu_1277_ap_return_90;
wire   [15:0] grp_fork_window_fu_1277_ap_return_91;
wire   [15:0] grp_fork_window_fu_1277_ap_return_92;
wire   [15:0] grp_fork_window_fu_1277_ap_return_93;
wire   [15:0] grp_fork_window_fu_1277_ap_return_94;
wire   [15:0] grp_fork_window_fu_1277_ap_return_95;
wire   [15:0] grp_fork_window_fu_1277_ap_return_96;
wire   [15:0] grp_fork_window_fu_1277_ap_return_97;
wire   [15:0] grp_fork_window_fu_1277_ap_return_98;
wire   [15:0] grp_fork_window_fu_1277_ap_return_99;
wire   [15:0] grp_fork_window_fu_1277_ap_return_100;
wire   [15:0] grp_fork_window_fu_1277_ap_return_101;
wire   [15:0] grp_fork_window_fu_1277_ap_return_102;
wire   [15:0] grp_fork_window_fu_1277_ap_return_103;
wire   [15:0] grp_fork_window_fu_1277_ap_return_104;
wire   [15:0] grp_fork_window_fu_1277_ap_return_105;
wire   [15:0] grp_fork_window_fu_1277_ap_return_106;
wire   [15:0] grp_fork_window_fu_1277_ap_return_107;
wire   [15:0] grp_fork_window_fu_1277_ap_return_108;
wire   [15:0] grp_fork_window_fu_1277_ap_return_109;
wire   [15:0] grp_fork_window_fu_1277_ap_return_110;
wire   [15:0] grp_fork_window_fu_1277_ap_return_111;
wire   [15:0] grp_fork_window_fu_1277_ap_return_112;
wire   [15:0] grp_fork_window_fu_1277_ap_return_113;
wire   [15:0] grp_fork_window_fu_1277_ap_return_114;
wire   [15:0] grp_fork_window_fu_1277_ap_return_115;
wire   [15:0] grp_fork_window_fu_1277_ap_return_116;
wire   [15:0] grp_fork_window_fu_1277_ap_return_117;
wire   [15:0] grp_fork_window_fu_1277_ap_return_118;
wire   [15:0] grp_fork_window_fu_1277_ap_return_119;
wire   [15:0] grp_fork_window_fu_1277_ap_return_120;
wire   [15:0] grp_fork_window_fu_1277_ap_return_121;
wire   [15:0] grp_fork_window_fu_1277_ap_return_122;
wire   [15:0] grp_fork_window_fu_1277_ap_return_123;
wire   [15:0] grp_fork_window_fu_1277_ap_return_124;
wire   [15:0] grp_fork_window_fu_1277_ap_return_125;
wire   [15:0] grp_fork_window_fu_1277_ap_return_126;
wire   [15:0] grp_fork_window_fu_1277_ap_return_127;
wire   [15:0] grp_fork_window_fu_1277_ap_return_128;
wire   [15:0] grp_fork_window_fu_1277_ap_return_129;
wire   [15:0] grp_fork_window_fu_1277_ap_return_130;
wire   [15:0] grp_fork_window_fu_1277_ap_return_131;
wire   [15:0] grp_fork_window_fu_1277_ap_return_132;
wire   [15:0] grp_fork_window_fu_1277_ap_return_133;
wire   [15:0] grp_fork_window_fu_1277_ap_return_134;
wire   [15:0] grp_fork_window_fu_1277_ap_return_135;
wire   [15:0] grp_fork_window_fu_1277_ap_return_136;
wire   [15:0] grp_fork_window_fu_1277_ap_return_137;
wire   [15:0] grp_fork_window_fu_1277_ap_return_138;
wire   [15:0] grp_fork_window_fu_1277_ap_return_139;
wire   [15:0] grp_fork_window_fu_1277_ap_return_140;
wire   [15:0] grp_fork_window_fu_1277_ap_return_141;
wire   [15:0] grp_fork_window_fu_1277_ap_return_142;
wire   [15:0] grp_fork_window_fu_1277_ap_return_143;
reg   [0:0] phi_ln13_reg_1043;
reg   [12:0] ap_phi_mux_indvar_flatten153_phi_fu_1059_p4;
wire    ap_block_pp0_stage0;
reg   [2:0] ap_phi_mux_row_idx_0_phi_fu_1070_p4;
reg   [10:0] ap_phi_mux_indvar_flatten_phi_fu_1081_p4;
reg   [8:0] ap_phi_mux_col_idx_assign_phi_fu_1092_p4;
reg   [1:0] ap_phi_mux_input_ch_idx_0_phi_fu_1103_p4;
reg   [15:0] ap_phi_reg_pp0_iter0_p_017_reg_1110;
reg   [15:0] ap_phi_reg_pp0_iter0_p_0_reg_1125;
reg    grp_window_macc_fu_1140_ap_start_reg;
reg    ap_predicate_op709_call_state9_state8;
reg    ap_predicate_op729_call_state10_state9;
reg    ap_predicate_op778_call_state11_state10;
reg    ap_predicate_op813_call_state12_state11;
reg    ap_predicate_op852_call_state13_state12;
reg    ap_predicate_op898_call_state14_state13;
wire   [8:0] zext_ln104_9_fu_3227_p1;
wire   [8:0] zext_ln106_9_fu_3282_p1;
wire   [8:0] zext_ln106_11_fu_3336_p1;
reg    grp_window_macc_fu_1156_ap_start_reg;
reg    ap_predicate_op713_call_state9_state8;
reg    ap_predicate_op732_call_state10_state9;
reg    ap_predicate_op781_call_state11_state10;
reg    ap_predicate_op816_call_state12_state11;
reg    ap_predicate_op854_call_state13_state12;
reg    ap_predicate_op901_call_state14_state13;
wire   [8:0] zext_ln106_4_fu_3105_p1;
wire   [8:0] zext_ln104_4_fu_3147_p1;
wire   [8:0] zext_ln104_10_fu_3236_p1;
wire   [8:0] zext_ln106_10_fu_3286_p1;
wire  signed [8:0] sext_ln106_1_fu_3365_p1;
reg    grp_window_macc_fu_1172_ap_start_reg;
reg    ap_predicate_op717_call_state9_state8;
reg    ap_predicate_op735_call_state10_state9;
reg    ap_predicate_op785_call_state11_state10;
reg    ap_predicate_op827_call_state12_state11;
reg    ap_predicate_op856_call_state13_state12;
wire   [8:0] zext_ln106_5_fu_3115_p1;
wire   [8:0] zext_ln104_5_fu_3151_p1;
wire   [8:0] zext_ln104_11_fu_3248_p1;
wire   [8:0] or_ln104_2_fu_3315_p3;
reg    grp_window_macc_fu_1188_ap_start_reg;
reg    ap_predicate_op721_call_state9_state8;
reg    ap_predicate_op738_call_state10_state9;
reg    ap_predicate_op786_call_state11_state10;
reg    ap_predicate_op828_call_state12_state11;
reg    ap_predicate_op858_call_state13_state12;
wire   [8:0] zext_ln106_6_fu_3125_p1;
wire   [8:0] zext_ln104_6_fu_3155_p1;
reg    grp_window_macc_fu_1204_ap_start_reg;
reg    ap_predicate_op723_call_state9_state8;
reg    ap_predicate_op744_call_state10_state9;
reg    ap_predicate_op787_call_state11_state10;
reg    ap_predicate_op830_call_state12_state11;
reg    ap_predicate_op862_call_state13_state12;
wire   [8:0] zext_ln106_7_fu_3129_p1;
wire   [8:0] zext_ln104_7_fu_3176_p1;
wire   [8:0] or_ln106_2_fu_3346_p3;
reg    grp_window_macc_fu_1220_ap_start_reg;
reg    ap_predicate_op727_call_state9_state8;
reg    ap_predicate_op748_call_state10_state9;
reg    ap_predicate_op790_call_state11_state10;
reg    ap_predicate_op832_call_state12_state11;
reg    ap_predicate_op864_call_state13_state12;
wire   [8:0] zext_ln106_8_fu_3139_p1;
wire   [8:0] zext_ln104_8_fu_3181_p1;
wire   [8:0] or_ln104_1_fu_3258_p3;
wire  signed [8:0] sext_ln104_2_fu_3329_p1;
reg    grp_out_stream_merge_fu_1236_ap_start_reg;
wire   [15:0] out_stream_group_0_s_dout;
wire    out_stream_group_0_s_empty_n;
reg    out_stream_group_0_s_read;
wire   [15:0] out_stream_group_1_s_dout;
wire    out_stream_group_1_s_empty_n;
reg    out_stream_group_1_s_read;
wire   [15:0] out_stream_group_2_s_dout;
wire    out_stream_group_2_s_empty_n;
reg    out_stream_group_2_s_read;
wire   [15:0] out_stream_group_3_s_dout;
wire    out_stream_group_3_s_empty_n;
reg    out_stream_group_3_s_read;
wire   [15:0] out_stream_group_4_s_dout;
wire    out_stream_group_4_s_empty_n;
reg    out_stream_group_4_s_read;
wire   [15:0] out_stream_group_5_s_dout;
wire    out_stream_group_5_s_empty_n;
reg    out_stream_group_5_s_read;
wire   [15:0] out_stream_group_6_s_dout;
wire    out_stream_group_6_s_empty_n;
reg    out_stream_group_6_s_read;
wire   [15:0] out_stream_group_7_s_dout;
wire    out_stream_group_7_s_empty_n;
reg    out_stream_group_7_s_read;
wire   [15:0] out_stream_group_8_s_dout;
wire    out_stream_group_8_s_empty_n;
reg    out_stream_group_8_s_read;
wire   [15:0] out_stream_group_9_s_dout;
wire    out_stream_group_9_s_empty_n;
reg    out_stream_group_9_s_read;
wire   [15:0] out_stream_group_10_dout;
wire    out_stream_group_10_empty_n;
reg    out_stream_group_10_read;
wire   [15:0] out_stream_group_11_dout;
wire    out_stream_group_11_empty_n;
reg    out_stream_group_11_read;
wire   [15:0] out_stream_group_12_dout;
wire    out_stream_group_12_empty_n;
reg    out_stream_group_12_read;
wire   [15:0] out_stream_group_13_dout;
wire    out_stream_group_13_empty_n;
reg    out_stream_group_13_read;
wire   [15:0] out_stream_group_14_dout;
wire    out_stream_group_14_empty_n;
reg    out_stream_group_14_read;
wire   [15:0] out_stream_group_15_dout;
wire    out_stream_group_15_empty_n;
reg    out_stream_group_15_read;
wire   [15:0] kernel_window_1_val_28_fu_2933_p3;
wire   [15:0] kernel_window_1_val_27_fu_2925_p3;
wire   [15:0] kernel_window_1_val_29_fu_2941_p3;
wire   [15:0] kernel_window_1_val_30_fu_2950_p3;
wire   [15:0] kernel_window_1_val_31_fu_2958_p3;
wire   [15:0] kernel_window_1_val_32_fu_2966_p3;
wire   [15:0] kernel_window_1_val_33_fu_2975_p3;
wire   [15:0] kernel_window_1_val_34_fu_2983_p3;
wire   [15:0] kernel_window_1_val_35_fu_2991_p3;
wire   [63:0] zext_ln49_1_fu_2708_p1;
wire  signed [63:0] sext_ln174_fu_2856_p1;
wire  signed [63:0] sext_ln174_1_fu_2869_p1;
wire   [63:0] zext_ln49_3_fu_2838_p1;
wire   [63:0] zext_ln49_5_fu_2846_p1;
wire   [63:0] zext_ln174_fu_2890_p1;
wire   [63:0] zext_ln49_7_fu_2880_p1;
reg   [3:0] tmp_keep_V_fu_416;
reg   [3:0] tmp_strb_V_fu_420;
reg   [1:0] tmp_user_V_fu_424;
reg   [4:0] tmp_id_V_fu_428;
reg   [5:0] tmp_dest_V_fu_432;
reg   [15:0] sub0_val_output_V_0_2_fu_436;
reg   [15:0] sub0_val_output_V_1_2_fu_440;
reg   [15:0] sub0_val_output_V_2_2_fu_444;
reg   [15:0] sub0_val_output_V_3_2_fu_448;
reg   [15:0] sub0_val_output_V_4_2_fu_452;
reg   [15:0] sub0_val_output_V_5_2_fu_456;
reg   [15:0] sub0_val_output_V_6_2_fu_460;
reg   [15:0] sub0_val_output_V_7_2_fu_464;
reg   [15:0] sub0_val_output_V_8_2_fu_468;
reg   [15:0] sub0_val_output_V_9_2_fu_472;
reg   [15:0] sub0_val_output_V_10_2_fu_476;
reg   [15:0] sub0_val_output_V_11_2_fu_480;
reg   [15:0] sub0_val_output_V_12_2_fu_484;
reg   [15:0] sub0_val_output_V_13_2_fu_488;
reg   [15:0] sub0_val_output_V_14_2_fu_492;
reg   [15:0] sub0_val_output_V_15_2_fu_496;
reg   [15:0] sub1_val_output_0_V_1_fu_500;
wire   [15:0] sub1_val_output_0_V_fu_3385_p2;
reg   [15:0] sub1_val_output_1_V_1_fu_504;
wire   [15:0] sub1_val_output_1_V_fu_3412_p2;
reg   [15:0] sub1_val_output_2_V_1_fu_508;
wire   [15:0] sub1_val_output_2_V_fu_3439_p2;
reg   [15:0] sub1_val_output_3_V_1_fu_512;
wire   [15:0] sub1_val_output_3_V_fu_3466_p2;
reg   [15:0] sub1_val_output_4_V_1_fu_516;
wire   [15:0] sub1_val_output_4_V_fu_3493_p2;
reg   [15:0] sub1_val_output_5_V_1_fu_520;
wire   [15:0] sub1_val_output_5_V_fu_3520_p2;
reg   [15:0] sub1_val_output_6_V_1_fu_524;
wire   [15:0] sub1_val_output_6_V_fu_5302_p2;
wire  signed [15:0] select_ln98_12_fu_5295_p3;
reg   [15:0] sub1_val_output_7_V_1_fu_528;
wire   [15:0] sub1_val_output_7_V_fu_5436_p2;
wire  signed [15:0] select_ln98_14_fu_5429_p3;
reg   [15:0] sub1_val_output_8_V_1_fu_532;
wire   [15:0] sub1_val_output_8_V_fu_6779_p2;
wire  signed [15:0] select_ln98_16_fu_6772_p3;
reg   [15:0] sub1_val_output_9_V_1_fu_536;
wire   [15:0] sub1_val_output_9_V_fu_6913_p2;
wire  signed [15:0] select_ln98_18_fu_6906_p3;
reg   [15:0] sub1_val_output_10_s_fu_540;
wire   [15:0] sub1_val_output_10_1_fu_7047_p2;
wire  signed [15:0] select_ln98_20_fu_7040_p3;
reg   [15:0] sub1_val_output_11_s_fu_544;
wire   [15:0] sub1_val_output_11_1_fu_7181_p2;
wire  signed [15:0] select_ln98_22_fu_7174_p3;
reg   [15:0] sub1_val_output_12_s_fu_548;
wire   [15:0] sub1_val_output_12_1_fu_7315_p2;
wire  signed [15:0] select_ln98_24_fu_7308_p3;
reg   [15:0] sub1_val_output_13_s_fu_552;
wire   [15:0] sub1_val_output_13_1_fu_7449_p2;
wire  signed [15:0] select_ln98_26_fu_7442_p3;
reg   [15:0] sub1_val_output_14_s_fu_556;
wire   [15:0] sub1_val_output_14_1_fu_8533_p2;
wire  signed [15:0] select_ln98_28_fu_8526_p3;
reg   [15:0] sub1_val_output_15_s_fu_560;
wire   [15:0] sub1_val_output_15_1_fu_8667_p2;
wire  signed [15:0] select_ln98_30_fu_8660_p3;
reg   [15:0] kernel_window_1_val_s_fu_564;
reg   [15:0] kernel_window_1_val_1_fu_568;
reg   [15:0] kernel_window_1_val_2_fu_572;
reg   [15:0] kernel_window_1_val_3_fu_576;
reg   [15:0] kernel_window_1_val_4_fu_580;
reg   [15:0] kernel_window_1_val_5_fu_584;
reg   [15:0] kernel_window_1_val_6_fu_588;
reg   [15:0] kernel_window_1_val_7_fu_592;
reg   [15:0] kernel_window_1_val_8_fu_596;
reg    ap_block_pp0_stage0_01001;
wire   [1:0] tmp_47_fu_2253_p4;
wire   [7:0] tmp_48_fu_2281_p4;
wire   [0:0] icmp_ln57_fu_2263_p2;
wire   [0:0] icmp_ln57_1_fu_2291_p2;
wire   [0:0] and_ln57_fu_2297_p2;
wire   [8:0] add_ln58_fu_2303_p2;
wire   [0:0] icmp_ln62_fu_2269_p2;
wire   [0:0] icmp_ln144_fu_2323_p2;
wire   [0:0] icmp_ln138_fu_2275_p2;
wire   [0:0] icmp_ln138_2_fu_2335_p2;
wire   [0:0] icmp_ln138_1_fu_2317_p2;
wire   [0:0] and_ln138_fu_2341_p2;
wire   [0:0] and_ln144_fu_2329_p2;
wire   [0:0] or_ln138_fu_2353_p2;
wire   [0:0] and_ln138_1_fu_2347_p2;
wire   [2:0] row_idx_fu_2389_p2;
wire   [1:0] tmp_49_fu_2409_p4;
wire   [0:0] icmp_ln57_2_fu_2419_p2;
wire   [0:0] icmp_ln138_3_fu_2447_p2;
wire   [0:0] icmp_ln64_fu_2461_p2;
wire   [0:0] icmp_ln64_1_fu_2467_p2;
wire   [0:0] xor_ln57_fu_2481_p2;
wire   [0:0] icmp_ln51_fu_2501_p2;
wire   [8:0] select_ln57_1_fu_2401_p3;
wire   [0:0] or_ln49_fu_2527_p2;
wire   [8:0] col_idx_fu_2521_p2;
wire   [7:0] tmp_50_fu_2541_p4;
wire   [0:0] icmp_ln57_3_fu_2551_p2;
wire   [0:0] and_ln57_3_fu_2557_p2;
wire   [0:0] and_ln57_1_fu_2487_p2;
wire   [8:0] add_ln58_1_fu_2571_p2;
wire   [0:0] icmp_ln144_2_fu_2591_p2;
wire   [0:0] and_ln144_2_fu_2597_p2;
wire   [0:0] select_ln57_6_fu_2493_p3;
wire   [0:0] select_ln57_4_fu_2453_p3;
wire   [0:0] icmp_ln138_5_fu_2611_p2;
wire   [0:0] and_ln138_2_fu_2617_p2;
wire   [0:0] empty_33_fu_2643_p2;
wire   [0:0] empty_32_fu_2637_p2;
wire   [10:0] add_ln49_1_fu_2655_p2;
wire   [0:0] and_ln138_3_fu_2692_p2;
wire   [0:0] or_ln138_3_fu_2696_p2;
wire   [0:0] select_ln57_7_fu_2669_p3;
wire   [8:0] select_ln57_8_fu_2674_p3;
wire   [8:0] add_ln174_2_fu_2719_p2;
wire   [8:0] select_ln57_9_fu_2680_p3;
wire   [8:0] add_ln174_3_fu_2731_p2;
wire   [8:0] select_ln57_10_fu_2686_p3;
wire   [1:0] mul_ln203_fu_2809_p0;
wire   [10:0] zext_ln49_fu_2820_p1;
wire   [10:0] add_ln203_fu_2823_p2;
wire   [10:0] zext_ln49_2_fu_2835_p1;
wire   [10:0] add_ln174_4_fu_2851_p2;
wire   [10:0] zext_ln49_4_fu_2843_p1;
wire   [10:0] add_ln174_5_fu_2864_p2;
wire   [10:0] zext_ln49_6_fu_2877_p1;
wire   [10:0] add_ln174_6_fu_2885_p2;
wire   [1:0] shl_ln104_fu_3000_p2;
wire   [1:0] or_ln106_fu_3005_p2;
wire   [5:0] zext_ln106_3_fu_3029_p1;
wire   [0:0] trunc_ln104_fu_3068_p1;
wire   [5:0] zext_ln104_3_fu_3091_p1;
wire   [4:0] or_ln104_3_fu_3159_p2;
wire   [5:0] or_ln_fu_3164_p3;
wire  signed [6:0] sext_ln104_fu_3172_p1;
wire  signed [7:0] sext_ln104_1_fu_3245_p1;
wire   [4:0] or_ln104_fu_3253_p2;
wire   [4:0] or_ln104_4_fu_3310_p2;
wire  signed [7:0] sext_ln106_fu_3333_p1;
wire   [4:0] or_ln106_1_fu_3341_p2;
wire  signed [15:0] select_ln98_1_fu_3539_p3;
wire  signed [15:0] sext_ln703_1_fu_3550_p0;
wire  signed [16:0] sext_ln703_fu_3546_p1;
wire  signed [16:0] sext_ln703_1_fu_3550_p1;
wire   [16:0] add_ln1192_fu_3554_p2;
wire  signed [15:0] sub0_val_output_0_V_fu_3568_p0;
wire   [15:0] sub0_val_output_0_V_fu_3568_p2;
wire   [0:0] tmp_52_fu_3574_p3;
wire   [0:0] tmp_51_fu_3560_p3;
wire   [0:0] xor_ln786_fu_3582_p2;
wire   [0:0] xor_ln340_fu_3600_p2;
wire   [0:0] xor_ln340_16_fu_3594_p2;
wire   [0:0] and_ln786_fu_3588_p2;
wire   [0:0] or_ln340_fu_3606_p2;
wire   [15:0] select_ln340_fu_3612_p3;
wire   [15:0] sub0_val_output_0_V_1_fu_3620_p3;
wire  signed [15:0] select_ln98_3_fu_3640_p3;
wire  signed [15:0] sext_ln703_6_fu_3651_p0;
wire  signed [16:0] sext_ln703_6_fu_3651_p1;
wire  signed [16:0] sext_ln703_5_fu_3647_p1;
wire   [16:0] add_ln1192_4_fu_3655_p2;
wire  signed [15:0] sub0_val_output_1_V_fu_3669_p1;
wire   [15:0] sub0_val_output_1_V_fu_3669_p2;
wire   [0:0] tmp_64_fu_3675_p3;
wire   [0:0] tmp_63_fu_3661_p3;
wire   [0:0] xor_ln786_2_fu_3683_p2;
wire   [0:0] xor_ln340_17_fu_3701_p2;
wire   [0:0] xor_ln340_19_fu_3695_p2;
wire   [0:0] and_ln786_18_fu_3689_p2;
wire   [0:0] or_ln340_3_fu_3707_p2;
wire   [15:0] select_ln340_18_fu_3713_p3;
wire   [15:0] sub0_val_output_1_V_1_fu_3721_p3;
wire  signed [15:0] select_ln98_5_fu_3741_p3;
wire  signed [15:0] sext_ln703_11_fu_3752_p0;
wire  signed [16:0] sext_ln703_11_fu_3752_p1;
wire  signed [16:0] sext_ln703_10_fu_3748_p1;
wire   [16:0] add_ln1192_8_fu_3756_p2;
wire  signed [15:0] sub0_val_output_2_V_fu_3770_p1;
wire   [15:0] sub0_val_output_2_V_fu_3770_p2;
wire   [0:0] tmp_76_fu_3776_p3;
wire   [0:0] tmp_75_fu_3762_p3;
wire   [0:0] xor_ln786_16_fu_3784_p2;
wire   [0:0] xor_ln340_20_fu_3802_p2;
wire   [0:0] xor_ln340_21_fu_3796_p2;
wire   [0:0] and_ln786_20_fu_3790_p2;
wire   [0:0] or_ln340_6_fu_3808_p2;
wire   [15:0] select_ln340_22_fu_3814_p3;
wire   [15:0] sub0_val_output_2_V_1_fu_3822_p3;
wire  signed [15:0] select_ln98_7_fu_3842_p3;
wire  signed [15:0] sext_ln703_16_fu_3853_p0;
wire  signed [16:0] sext_ln703_16_fu_3853_p1;
wire  signed [16:0] sext_ln703_15_fu_3849_p1;
wire   [16:0] add_ln1192_12_fu_3857_p2;
wire  signed [15:0] sub0_val_output_3_V_fu_3871_p1;
wire   [15:0] sub0_val_output_3_V_fu_3871_p2;
wire   [0:0] tmp_88_fu_3877_p3;
wire   [0:0] tmp_87_fu_3863_p3;
wire   [0:0] xor_ln786_18_fu_3885_p2;
wire   [0:0] xor_ln340_22_fu_3903_p2;
wire   [0:0] xor_ln340_23_fu_3897_p2;
wire   [0:0] and_ln786_22_fu_3891_p2;
wire   [0:0] or_ln340_9_fu_3909_p2;
wire   [15:0] select_ln340_25_fu_3915_p3;
wire   [15:0] sub0_val_output_3_V_1_fu_3923_p3;
wire  signed [15:0] select_ln98_9_fu_3943_p3;
wire  signed [15:0] sext_ln703_21_fu_3954_p0;
wire  signed [16:0] sext_ln703_21_fu_3954_p1;
wire  signed [16:0] sext_ln703_20_fu_3950_p1;
wire   [16:0] add_ln1192_16_fu_3958_p2;
wire  signed [15:0] sub0_val_output_4_V_fu_3972_p1;
wire   [15:0] sub0_val_output_4_V_fu_3972_p2;
wire   [0:0] tmp_100_fu_3978_p3;
wire   [0:0] tmp_99_fu_3964_p3;
wire   [0:0] xor_ln786_4_fu_3986_p2;
wire   [0:0] xor_ln340_24_fu_4004_p2;
wire   [0:0] xor_ln340_25_fu_3998_p2;
wire   [0:0] and_ln786_24_fu_3992_p2;
wire   [0:0] or_ln340_12_fu_4010_p2;
wire   [15:0] select_ln340_28_fu_4016_p3;
wire   [15:0] sub0_val_output_4_V_1_fu_4024_p3;
wire  signed [15:0] select_ln98_11_fu_4044_p3;
wire  signed [15:0] sext_ln703_26_fu_4055_p0;
wire  signed [16:0] sext_ln703_26_fu_4055_p1;
wire  signed [16:0] sext_ln703_25_fu_4051_p1;
wire   [16:0] add_ln1192_20_fu_4059_p2;
wire  signed [15:0] sub0_val_output_5_V_fu_4073_p1;
wire   [15:0] sub0_val_output_5_V_fu_4073_p2;
wire   [0:0] tmp_112_fu_4079_p3;
wire   [0:0] tmp_111_fu_4065_p3;
wire   [0:0] xor_ln786_5_fu_4087_p2;
wire   [0:0] xor_ln340_26_fu_4105_p2;
wire   [0:0] xor_ln340_27_fu_4099_p2;
wire   [0:0] and_ln786_26_fu_4093_p2;
wire   [0:0] or_ln340_15_fu_4111_p2;
wire   [15:0] select_ln340_31_fu_4117_p3;
wire   [15:0] sub0_val_output_5_V_1_fu_4125_p3;
wire  signed [16:0] sext_ln703_3_fu_4145_p1;
wire  signed [16:0] sext_ln703_2_fu_4142_p1;
wire   [16:0] add_ln1192_1_fu_4148_p2;
wire  signed [17:0] sext_ln703_4_fu_4154_p1;
wire   [17:0] add_ln1192_2_fu_4158_p2;
wire   [15:0] add_ln703_2_fu_4172_p2;
wire   [15:0] add_ln703_fu_4177_p2;
wire   [1:0] p_Result_s_fu_4190_p4;
wire   [0:0] tmp_54_fu_4182_p3;
wire   [0:0] icmp_ln785_fu_4200_p2;
wire   [0:0] tmp_53_fu_4164_p3;
wire   [0:0] or_ln785_fu_4206_p2;
wire   [0:0] xor_ln785_fu_4212_p2;
wire   [0:0] icmp_ln786_fu_4230_p2;
wire   [0:0] xor_ln786_1_fu_4224_p2;
wire   [0:0] or_ln786_fu_4236_p2;
wire   [0:0] and_ln786_16_fu_4242_p2;
wire   [0:0] and_ln785_fu_4218_p2;
wire   [0:0] xor_ln340_1_fu_4254_p2;
wire   [0:0] or_ln340_1_fu_4248_p2;
wire   [0:0] or_ln340_2_fu_4260_p2;
wire   [15:0] select_ln340_1_fu_4266_p3;
wire   [15:0] select_ln388_fu_4274_p3;
wire  signed [16:0] sext_ln703_8_fu_4293_p1;
wire  signed [16:0] sext_ln703_7_fu_4290_p1;
wire   [16:0] add_ln1192_5_fu_4296_p2;
wire  signed [17:0] sext_ln703_9_fu_4302_p1;
wire   [17:0] add_ln1192_6_fu_4306_p2;
wire   [15:0] add_ln703_5_fu_4320_p2;
wire   [15:0] add_ln703_3_fu_4325_p2;
wire   [1:0] p_Result_21_1_fu_4338_p4;
wire   [0:0] tmp_66_fu_4330_p3;
wire   [0:0] icmp_ln785_1_fu_4348_p2;
wire   [0:0] tmp_65_fu_4312_p3;
wire   [0:0] or_ln785_1_fu_4354_p2;
wire   [0:0] xor_ln785_1_fu_4360_p2;
wire   [0:0] icmp_ln786_1_fu_4378_p2;
wire   [0:0] xor_ln786_3_fu_4372_p2;
wire   [0:0] or_ln786_1_fu_4384_p2;
wire   [0:0] and_ln786_19_fu_4390_p2;
wire   [0:0] and_ln785_1_fu_4366_p2;
wire   [0:0] xor_ln340_18_fu_4402_p2;
wire   [0:0] or_ln340_4_fu_4396_p2;
wire   [0:0] or_ln340_5_fu_4408_p2;
wire   [15:0] select_ln340_19_fu_4414_p3;
wire   [15:0] select_ln388_17_fu_4422_p3;
wire  signed [16:0] sext_ln703_13_fu_4441_p1;
wire  signed [16:0] sext_ln703_12_fu_4438_p1;
wire   [16:0] add_ln1192_9_fu_4444_p2;
wire  signed [17:0] sext_ln703_14_fu_4450_p1;
wire   [17:0] add_ln1192_10_fu_4454_p2;
wire   [15:0] add_ln703_8_fu_4468_p2;
wire   [15:0] add_ln703_6_fu_4473_p2;
wire   [1:0] p_Result_21_2_fu_4486_p4;
wire   [0:0] tmp_78_fu_4478_p3;
wire   [0:0] icmp_ln785_2_fu_4496_p2;
wire   [0:0] tmp_77_fu_4460_p3;
wire   [0:0] or_ln785_2_fu_4502_p2;
wire   [0:0] xor_ln785_2_fu_4508_p2;
wire   [0:0] icmp_ln786_2_fu_4526_p2;
wire   [0:0] xor_ln786_17_fu_4520_p2;
wire   [0:0] or_ln786_2_fu_4532_p2;
wire   [0:0] and_ln786_21_fu_4538_p2;
wire   [0:0] and_ln785_2_fu_4514_p2;
wire   [0:0] xor_ln340_2_fu_4550_p2;
wire   [0:0] or_ln340_7_fu_4544_p2;
wire   [0:0] or_ln340_8_fu_4556_p2;
wire   [15:0] select_ln340_2_fu_4562_p3;
wire   [15:0] select_ln388_2_fu_4570_p3;
wire  signed [16:0] sext_ln703_18_fu_4589_p1;
wire  signed [16:0] sext_ln703_17_fu_4586_p1;
wire   [16:0] add_ln1192_13_fu_4592_p2;
wire  signed [17:0] sext_ln703_19_fu_4598_p1;
wire   [17:0] add_ln1192_14_fu_4602_p2;
wire   [15:0] add_ln703_11_fu_4616_p2;
wire   [15:0] add_ln703_9_fu_4621_p2;
wire   [1:0] p_Result_21_3_fu_4634_p4;
wire   [0:0] tmp_90_fu_4626_p3;
wire   [0:0] icmp_ln785_3_fu_4644_p2;
wire   [0:0] tmp_89_fu_4608_p3;
wire   [0:0] or_ln785_3_fu_4650_p2;
wire   [0:0] xor_ln785_3_fu_4656_p2;
wire   [0:0] icmp_ln786_3_fu_4674_p2;
wire   [0:0] xor_ln786_19_fu_4668_p2;
wire   [0:0] or_ln786_3_fu_4680_p2;
wire   [0:0] and_ln786_23_fu_4686_p2;
wire   [0:0] and_ln785_3_fu_4662_p2;
wire   [0:0] xor_ln340_3_fu_4698_p2;
wire   [0:0] or_ln340_10_fu_4692_p2;
wire   [0:0] or_ln340_11_fu_4704_p2;
wire   [15:0] select_ln340_3_fu_4710_p3;
wire   [15:0] select_ln388_3_fu_4718_p3;
wire  signed [16:0] sext_ln703_23_fu_4737_p1;
wire  signed [16:0] sext_ln703_22_fu_4734_p1;
wire   [16:0] add_ln1192_17_fu_4740_p2;
wire  signed [17:0] sext_ln703_24_fu_4746_p1;
wire   [17:0] add_ln1192_18_fu_4750_p2;
wire   [15:0] add_ln703_14_fu_4764_p2;
wire   [15:0] add_ln703_12_fu_4769_p2;
wire   [1:0] p_Result_21_4_fu_4782_p4;
wire   [0:0] tmp_102_fu_4774_p3;
wire   [0:0] icmp_ln785_4_fu_4792_p2;
wire   [0:0] tmp_101_fu_4756_p3;
wire   [0:0] or_ln785_4_fu_4798_p2;
wire   [0:0] xor_ln785_4_fu_4804_p2;
wire   [0:0] icmp_ln786_4_fu_4822_p2;
wire   [0:0] xor_ln786_20_fu_4816_p2;
wire   [0:0] or_ln786_4_fu_4828_p2;
wire   [0:0] and_ln786_25_fu_4834_p2;
wire   [0:0] and_ln785_4_fu_4810_p2;
wire   [0:0] xor_ln340_4_fu_4846_p2;
wire   [0:0] or_ln340_13_fu_4840_p2;
wire   [0:0] or_ln340_14_fu_4852_p2;
wire   [15:0] select_ln340_4_fu_4858_p3;
wire   [15:0] select_ln388_4_fu_4866_p3;
wire  signed [16:0] sext_ln703_28_fu_4885_p1;
wire  signed [16:0] sext_ln703_27_fu_4882_p1;
wire   [16:0] add_ln1192_21_fu_4888_p2;
wire  signed [17:0] sext_ln703_29_fu_4894_p1;
wire   [17:0] add_ln1192_22_fu_4898_p2;
wire   [15:0] add_ln703_17_fu_4912_p2;
wire   [15:0] add_ln703_15_fu_4917_p2;
wire   [1:0] p_Result_21_5_fu_4930_p4;
wire   [0:0] tmp_114_fu_4922_p3;
wire   [0:0] icmp_ln785_5_fu_4940_p2;
wire   [0:0] tmp_113_fu_4904_p3;
wire   [0:0] or_ln785_5_fu_4946_p2;
wire   [0:0] xor_ln785_5_fu_4952_p2;
wire   [0:0] icmp_ln786_5_fu_4970_p2;
wire   [0:0] xor_ln786_21_fu_4964_p2;
wire   [0:0] or_ln786_5_fu_4976_p2;
wire   [0:0] and_ln786_27_fu_4982_p2;
wire   [0:0] and_ln785_5_fu_4958_p2;
wire   [0:0] xor_ln340_5_fu_4994_p2;
wire   [0:0] or_ln340_16_fu_4988_p2;
wire   [0:0] or_ln340_17_fu_5000_p2;
wire   [15:0] select_ln340_5_fu_5006_p3;
wire   [15:0] select_ln388_5_fu_5014_p3;
wire  signed [15:0] select_ln98_13_fu_5033_p3;
wire  signed [15:0] sext_ln703_31_fu_5044_p0;
wire  signed [16:0] sext_ln703_31_fu_5044_p1;
wire  signed [16:0] sext_ln703_30_fu_5040_p1;
wire   [16:0] add_ln1192_24_fu_5048_p2;
wire  signed [15:0] sub0_val_output_6_V_fu_5062_p1;
wire   [15:0] sub0_val_output_6_V_fu_5062_p2;
wire   [0:0] tmp_124_fu_5068_p3;
wire   [0:0] tmp_123_fu_5054_p3;
wire   [0:0] xor_ln786_6_fu_5076_p2;
wire   [0:0] xor_ln340_28_fu_5094_p2;
wire   [0:0] xor_ln340_29_fu_5088_p2;
wire   [0:0] and_ln786_28_fu_5082_p2;
wire   [0:0] or_ln340_18_fu_5100_p2;
wire   [15:0] select_ln340_34_fu_5106_p3;
wire   [15:0] sub0_val_output_6_V_1_fu_5114_p3;
wire  signed [15:0] select_ln98_15_fu_5134_p3;
wire  signed [15:0] sext_ln703_36_fu_5145_p0;
wire  signed [16:0] sext_ln703_36_fu_5145_p1;
wire  signed [16:0] sext_ln703_35_fu_5141_p1;
wire   [16:0] add_ln1192_28_fu_5149_p2;
wire  signed [15:0] sub0_val_output_7_V_fu_5163_p1;
wire   [15:0] sub0_val_output_7_V_fu_5163_p2;
wire   [0:0] tmp_136_fu_5169_p3;
wire   [0:0] tmp_135_fu_5155_p3;
wire   [0:0] xor_ln786_7_fu_5177_p2;
wire   [0:0] xor_ln340_30_fu_5195_p2;
wire   [0:0] xor_ln340_31_fu_5189_p2;
wire   [0:0] and_ln786_30_fu_5183_p2;
wire   [0:0] or_ln340_21_fu_5201_p2;
wire   [15:0] select_ln340_37_fu_5207_p3;
wire   [15:0] sub0_val_output_7_V_1_fu_5215_p3;
wire  signed [16:0] sext_ln703_33_fu_5316_p1;
wire  signed [16:0] sext_ln703_32_fu_5313_p1;
wire   [16:0] add_ln1192_25_fu_5320_p2;
wire  signed [17:0] sext_ln703_34_fu_5326_p1;
wire   [17:0] add_ln1192_26_fu_5330_p2;
wire   [15:0] add_ln703_20_fu_5344_p2;
wire   [1:0] p_Result_21_6_fu_5363_p4;
wire   [0:0] tmp_126_fu_5355_p3;
wire   [0:0] icmp_ln785_6_fu_5373_p2;
wire   [0:0] tmp_125_fu_5336_p3;
wire   [0:0] or_ln785_6_fu_5379_p2;
wire   [0:0] xor_ln785_6_fu_5385_p2;
wire   [0:0] icmp_ln786_6_fu_5403_p2;
wire   [0:0] xor_ln786_22_fu_5397_p2;
wire   [0:0] or_ln786_6_fu_5409_p2;
wire  signed [16:0] sext_ln703_38_fu_5450_p1;
wire  signed [16:0] sext_ln703_37_fu_5447_p1;
wire   [16:0] add_ln1192_29_fu_5454_p2;
wire  signed [17:0] sext_ln703_39_fu_5460_p1;
wire   [17:0] add_ln1192_30_fu_5464_p2;
wire   [15:0] add_ln703_23_fu_5478_p2;
wire   [1:0] p_Result_21_7_fu_5497_p4;
wire   [0:0] tmp_138_fu_5489_p3;
wire   [0:0] icmp_ln785_7_fu_5507_p2;
wire   [0:0] tmp_137_fu_5470_p3;
wire   [0:0] or_ln785_7_fu_5513_p2;
wire   [0:0] xor_ln785_7_fu_5519_p2;
wire   [0:0] icmp_ln786_7_fu_5537_p2;
wire   [0:0] xor_ln786_23_fu_5531_p2;
wire   [0:0] or_ln786_7_fu_5543_p2;
wire  signed [15:0] select_ln98_17_fu_5563_p3;
wire  signed [16:0] sext_ln703_41_fu_5574_p1;
wire  signed [16:0] sext_ln703_40_fu_5570_p1;
wire   [16:0] add_ln1192_32_fu_5577_p2;
wire   [15:0] sub0_val_output_8_V_fu_5591_p2;
wire   [0:0] tmp_148_fu_5596_p3;
wire   [0:0] tmp_147_fu_5583_p3;
wire   [0:0] xor_ln786_8_fu_5604_p2;
wire   [0:0] xor_ln340_32_fu_5622_p2;
wire   [0:0] xor_ln340_33_fu_5616_p2;
wire   [0:0] and_ln786_32_fu_5610_p2;
wire   [0:0] or_ln340_24_fu_5628_p2;
wire   [15:0] select_ln340_40_fu_5634_p3;
wire   [15:0] sub0_val_output_8_V_1_fu_5642_p3;
wire  signed [15:0] select_ln98_19_fu_5662_p3;
wire  signed [16:0] sext_ln703_46_fu_5673_p1;
wire  signed [16:0] sext_ln703_45_fu_5669_p1;
wire   [16:0] add_ln1192_36_fu_5676_p2;
wire   [15:0] sub0_val_output_9_V_fu_5690_p2;
wire   [0:0] tmp_160_fu_5695_p3;
wire   [0:0] tmp_159_fu_5682_p3;
wire   [0:0] xor_ln786_9_fu_5703_p2;
wire   [0:0] xor_ln340_34_fu_5721_p2;
wire   [0:0] xor_ln340_35_fu_5715_p2;
wire   [0:0] and_ln786_34_fu_5709_p2;
wire   [0:0] or_ln340_27_fu_5727_p2;
wire   [15:0] select_ln340_43_fu_5733_p3;
wire   [15:0] sub0_val_output_9_V_1_fu_5741_p3;
wire  signed [15:0] select_ln98_21_fu_5761_p3;
wire  signed [16:0] sext_ln703_51_fu_5772_p1;
wire  signed [16:0] sext_ln703_50_fu_5768_p1;
wire   [16:0] add_ln1192_40_fu_5776_p2;
wire   [15:0] sub0_val_output_10_s_fu_5790_p2;
wire   [0:0] tmp_172_fu_5796_p3;
wire   [0:0] tmp_171_fu_5782_p3;
wire   [0:0] xor_ln786_10_fu_5804_p2;
wire   [0:0] xor_ln340_36_fu_5822_p2;
wire   [0:0] xor_ln340_37_fu_5816_p2;
wire   [0:0] and_ln786_36_fu_5810_p2;
wire   [0:0] or_ln340_30_fu_5828_p2;
wire   [15:0] select_ln340_46_fu_5834_p3;
wire   [15:0] sub0_val_output_10_1_fu_5842_p3;
wire  signed [15:0] select_ln98_23_fu_5862_p3;
wire  signed [16:0] sext_ln703_56_fu_5873_p1;
wire  signed [16:0] sext_ln703_55_fu_5869_p1;
wire   [16:0] add_ln1192_44_fu_5877_p2;
wire   [15:0] sub0_val_output_11_s_fu_5891_p2;
wire   [0:0] tmp_184_fu_5897_p3;
wire   [0:0] tmp_183_fu_5883_p3;
wire   [0:0] xor_ln786_11_fu_5905_p2;
wire   [0:0] xor_ln340_38_fu_5923_p2;
wire   [0:0] xor_ln340_39_fu_5917_p2;
wire   [0:0] and_ln786_38_fu_5911_p2;
wire   [0:0] or_ln340_33_fu_5929_p2;
wire   [15:0] select_ln340_49_fu_5935_p3;
wire   [15:0] sub0_val_output_11_1_fu_5943_p3;
wire  signed [15:0] select_ln98_25_fu_5963_p3;
wire  signed [15:0] sext_ln703_61_fu_5974_p0;
wire  signed [16:0] sext_ln703_61_fu_5974_p1;
wire  signed [16:0] sext_ln703_60_fu_5970_p1;
wire   [16:0] add_ln1192_48_fu_5978_p2;
wire  signed [15:0] sub0_val_output_12_s_fu_5992_p1;
wire   [15:0] sub0_val_output_12_s_fu_5992_p2;
wire   [0:0] tmp_196_fu_5998_p3;
wire   [0:0] tmp_195_fu_5984_p3;
wire   [0:0] xor_ln786_12_fu_6006_p2;
wire   [0:0] xor_ln340_40_fu_6024_p2;
wire   [0:0] xor_ln340_41_fu_6018_p2;
wire   [0:0] and_ln786_40_fu_6012_p2;
wire   [0:0] or_ln340_36_fu_6030_p2;
wire   [15:0] select_ln340_52_fu_6036_p3;
wire   [15:0] sub0_val_output_12_1_fu_6044_p3;
wire  signed [15:0] select_ln98_27_fu_6064_p3;
wire  signed [15:0] sext_ln703_66_fu_6075_p0;
wire  signed [16:0] sext_ln703_66_fu_6075_p1;
wire  signed [16:0] sext_ln703_65_fu_6071_p1;
wire   [16:0] add_ln1192_52_fu_6079_p2;
wire  signed [15:0] sub0_val_output_13_s_fu_6093_p1;
wire   [15:0] sub0_val_output_13_s_fu_6093_p2;
wire   [0:0] tmp_208_fu_6099_p3;
wire   [0:0] tmp_207_fu_6085_p3;
wire   [0:0] xor_ln786_13_fu_6107_p2;
wire   [0:0] xor_ln340_42_fu_6125_p2;
wire   [0:0] xor_ln340_43_fu_6119_p2;
wire   [0:0] and_ln786_42_fu_6113_p2;
wire   [0:0] or_ln340_39_fu_6131_p2;
wire   [15:0] select_ln340_55_fu_6137_p3;
wire   [15:0] sub0_val_output_13_1_fu_6145_p3;
wire   [13:0] trunc_ln708_s_fu_6169_p4;
wire   [0:0] icmp_ln718_fu_6189_p2;
wire   [0:0] tmp_56_fu_6182_p3;
wire   [0:0] tmp_58_fu_6200_p3;
wire   [0:0] or_ln412_fu_6194_p2;
wire   [0:0] and_ln415_fu_6207_p2;
wire  signed [14:0] sext_ln718_fu_6178_p1;
wire   [14:0] zext_ln415_fu_6213_p1;
wire  signed [14:0] add_ln415_fu_6217_p2;
wire   [0:0] tmp_59_fu_6227_p3;
wire   [0:0] xor_ln416_16_fu_6235_p2;
wire   [0:0] tmp_62_fu_6254_p3;
wire   [0:0] xor_ln416_17_fu_6267_p2;
wire   [0:0] or_ln416_16_fu_6272_p2;
wire   [0:0] xor_ln779_fu_6261_p2;
wire   [0:0] or_ln416_fu_6278_p2;
wire   [0:0] and_ln416_fu_6241_p2;
wire   [0:0] tmp_60_fu_6246_p3;
wire   [0:0] and_ln416_16_fu_6284_p2;
wire   [0:0] and_ln781_fu_6289_p2;
wire   [0:0] and_ln786_17_fu_6294_p2;
wire   [0:0] or_ln786_16_fu_6300_p2;
wire  signed [15:0] sext_ln415_fu_6223_p1;
wire   [0:0] tmp_55_fu_6162_p3;
wire   [15:0] select_ln340_17_fu_6306_p3;
wire   [13:0] trunc_ln2_fu_6328_p4;
wire   [0:0] icmp_ln718_1_fu_6348_p2;
wire   [0:0] tmp_68_fu_6341_p3;
wire   [0:0] tmp_70_fu_6359_p3;
wire   [0:0] or_ln412_1_fu_6353_p2;
wire   [0:0] and_ln415_1_fu_6366_p2;
wire  signed [14:0] sext_ln718_1_fu_6337_p1;
wire   [14:0] zext_ln415_1_fu_6372_p1;
wire  signed [14:0] add_ln415_1_fu_6376_p2;
wire   [0:0] tmp_71_fu_6386_p3;
wire   [0:0] xor_ln416_fu_6394_p2;
wire   [0:0] tmp_74_fu_6413_p3;
wire   [0:0] xor_ln416_18_fu_6426_p2;
wire   [0:0] or_ln416_17_fu_6431_p2;
wire   [0:0] xor_ln779_1_fu_6420_p2;
wire   [0:0] or_ln416_1_fu_6437_p2;
wire   [0:0] and_ln416_1_fu_6400_p2;
wire   [0:0] tmp_72_fu_6405_p3;
wire   [0:0] and_ln416_17_fu_6443_p2;
wire   [0:0] and_ln781_1_fu_6448_p2;
wire   [0:0] and_ln786_1_fu_6453_p2;
wire   [0:0] or_ln786_17_fu_6459_p2;
wire  signed [15:0] sext_ln415_1_fu_6382_p1;
wire   [0:0] tmp_67_fu_6321_p3;
wire   [15:0] select_ln340_21_fu_6465_p3;
wire   [13:0] trunc_ln708_1_fu_6487_p4;
wire   [0:0] icmp_ln718_2_fu_6507_p2;
wire   [0:0] tmp_80_fu_6500_p3;
wire   [0:0] tmp_82_fu_6518_p3;
wire   [0:0] or_ln412_2_fu_6512_p2;
wire   [0:0] and_ln415_2_fu_6525_p2;
wire  signed [14:0] sext_ln718_2_fu_6496_p1;
wire   [14:0] zext_ln415_2_fu_6531_p1;
wire  signed [14:0] add_ln415_2_fu_6535_p2;
wire   [0:0] tmp_83_fu_6545_p3;
wire   [0:0] xor_ln416_19_fu_6553_p2;
wire   [0:0] tmp_86_fu_6572_p3;
wire   [0:0] xor_ln416_20_fu_6585_p2;
wire   [0:0] or_ln416_18_fu_6590_p2;
wire   [0:0] xor_ln779_2_fu_6579_p2;
wire   [0:0] or_ln416_2_fu_6596_p2;
wire   [0:0] and_ln416_2_fu_6559_p2;
wire   [0:0] tmp_84_fu_6564_p3;
wire   [0:0] and_ln416_18_fu_6602_p2;
wire   [0:0] and_ln781_2_fu_6607_p2;
wire   [0:0] and_ln786_2_fu_6612_p2;
wire   [0:0] or_ln786_18_fu_6618_p2;
wire  signed [15:0] sext_ln415_2_fu_6541_p1;
wire   [0:0] tmp_79_fu_6480_p3;
wire   [15:0] select_ln340_24_fu_6624_p3;
wire   [0:0] xor_ln340_6_fu_6703_p2;
wire   [0:0] or_ln340_19_fu_6699_p2;
wire   [0:0] or_ln340_20_fu_6708_p2;
wire   [15:0] select_ln340_6_fu_6713_p3;
wire   [15:0] select_ln388_6_fu_6720_p3;
wire   [0:0] xor_ln340_7_fu_6738_p2;
wire   [0:0] or_ln340_22_fu_6734_p2;
wire   [0:0] or_ln340_23_fu_6743_p2;
wire   [15:0] select_ln340_7_fu_6748_p3;
wire   [15:0] select_ln388_7_fu_6755_p3;
wire  signed [16:0] sext_ln703_43_fu_6793_p1;
wire  signed [16:0] sext_ln703_42_fu_6790_p1;
wire   [16:0] add_ln1192_33_fu_6797_p2;
wire  signed [17:0] sext_ln703_44_fu_6803_p1;
wire   [17:0] add_ln1192_34_fu_6807_p2;
wire   [15:0] add_ln703_26_fu_6821_p2;
wire   [1:0] p_Result_21_8_fu_6840_p4;
wire   [0:0] tmp_150_fu_6832_p3;
wire   [0:0] icmp_ln785_8_fu_6850_p2;
wire   [0:0] tmp_149_fu_6813_p3;
wire   [0:0] or_ln785_8_fu_6856_p2;
wire   [0:0] xor_ln785_8_fu_6862_p2;
wire   [0:0] icmp_ln786_8_fu_6880_p2;
wire   [0:0] xor_ln786_24_fu_6874_p2;
wire   [0:0] or_ln786_8_fu_6886_p2;
wire  signed [16:0] sext_ln703_48_fu_6927_p1;
wire  signed [16:0] sext_ln703_47_fu_6924_p1;
wire   [16:0] add_ln1192_37_fu_6931_p2;
wire  signed [17:0] sext_ln703_49_fu_6937_p1;
wire   [17:0] add_ln1192_38_fu_6941_p2;
wire   [15:0] add_ln703_29_fu_6955_p2;
wire   [1:0] p_Result_21_9_fu_6974_p4;
wire   [0:0] tmp_162_fu_6966_p3;
wire   [0:0] icmp_ln785_9_fu_6984_p2;
wire   [0:0] tmp_161_fu_6947_p3;
wire   [0:0] or_ln785_9_fu_6990_p2;
wire   [0:0] xor_ln785_9_fu_6996_p2;
wire   [0:0] icmp_ln786_9_fu_7014_p2;
wire   [0:0] xor_ln786_25_fu_7008_p2;
wire   [0:0] or_ln786_9_fu_7020_p2;
wire  signed [16:0] sext_ln703_53_fu_7061_p1;
wire  signed [16:0] sext_ln703_52_fu_7058_p1;
wire   [16:0] add_ln1192_41_fu_7065_p2;
wire  signed [17:0] sext_ln703_54_fu_7071_p1;
wire   [17:0] add_ln1192_42_fu_7075_p2;
wire   [15:0] add_ln703_32_fu_7089_p2;
wire   [1:0] p_Result_21_s_fu_7108_p4;
wire   [0:0] tmp_174_fu_7100_p3;
wire   [0:0] icmp_ln785_10_fu_7118_p2;
wire   [0:0] tmp_173_fu_7081_p3;
wire   [0:0] or_ln785_10_fu_7124_p2;
wire   [0:0] xor_ln785_10_fu_7130_p2;
wire   [0:0] icmp_ln786_10_fu_7148_p2;
wire   [0:0] xor_ln786_26_fu_7142_p2;
wire   [0:0] or_ln786_10_fu_7154_p2;
wire  signed [16:0] sext_ln703_58_fu_7195_p1;
wire  signed [16:0] sext_ln703_57_fu_7192_p1;
wire   [16:0] add_ln1192_45_fu_7199_p2;
wire  signed [17:0] sext_ln703_59_fu_7205_p1;
wire   [17:0] add_ln1192_46_fu_7209_p2;
wire   [15:0] add_ln703_35_fu_7223_p2;
wire   [1:0] p_Result_21_10_fu_7242_p4;
wire   [0:0] tmp_186_fu_7234_p3;
wire   [0:0] icmp_ln785_11_fu_7252_p2;
wire   [0:0] tmp_185_fu_7215_p3;
wire   [0:0] or_ln785_11_fu_7258_p2;
wire   [0:0] xor_ln785_11_fu_7264_p2;
wire   [0:0] icmp_ln786_11_fu_7282_p2;
wire   [0:0] xor_ln786_27_fu_7276_p2;
wire   [0:0] or_ln786_11_fu_7288_p2;
wire  signed [16:0] sext_ln703_63_fu_7329_p1;
wire  signed [16:0] sext_ln703_62_fu_7326_p1;
wire   [16:0] add_ln1192_49_fu_7333_p2;
wire  signed [17:0] sext_ln703_64_fu_7339_p1;
wire   [17:0] add_ln1192_50_fu_7343_p2;
wire   [15:0] add_ln703_38_fu_7357_p2;
wire   [1:0] p_Result_21_11_fu_7376_p4;
wire   [0:0] tmp_198_fu_7368_p3;
wire   [0:0] icmp_ln785_12_fu_7386_p2;
wire   [0:0] tmp_197_fu_7349_p3;
wire   [0:0] or_ln785_12_fu_7392_p2;
wire   [0:0] xor_ln785_12_fu_7398_p2;
wire   [0:0] icmp_ln786_12_fu_7416_p2;
wire   [0:0] xor_ln786_28_fu_7410_p2;
wire   [0:0] or_ln786_12_fu_7422_p2;
wire  signed [16:0] sext_ln703_68_fu_7463_p1;
wire  signed [16:0] sext_ln703_67_fu_7460_p1;
wire   [16:0] add_ln1192_53_fu_7467_p2;
wire  signed [17:0] sext_ln703_69_fu_7473_p1;
wire   [17:0] add_ln1192_54_fu_7477_p2;
wire   [15:0] add_ln703_41_fu_7491_p2;
wire   [1:0] p_Result_21_12_fu_7510_p4;
wire   [0:0] tmp_210_fu_7502_p3;
wire   [0:0] icmp_ln785_13_fu_7520_p2;
wire   [0:0] tmp_209_fu_7483_p3;
wire   [0:0] or_ln785_13_fu_7526_p2;
wire   [0:0] xor_ln785_13_fu_7532_p2;
wire   [0:0] icmp_ln786_13_fu_7550_p2;
wire   [0:0] xor_ln786_29_fu_7544_p2;
wire   [0:0] or_ln786_13_fu_7556_p2;
wire  signed [15:0] select_ln98_29_fu_7576_p3;
wire  signed [16:0] sext_ln703_71_fu_7587_p1;
wire  signed [16:0] sext_ln703_70_fu_7583_p1;
wire   [16:0] add_ln1192_56_fu_7591_p2;
wire   [15:0] sub0_val_output_14_s_fu_7605_p2;
wire   [0:0] tmp_220_fu_7611_p3;
wire   [0:0] tmp_219_fu_7597_p3;
wire   [0:0] xor_ln786_14_fu_7619_p2;
wire   [0:0] xor_ln340_44_fu_7637_p2;
wire   [0:0] xor_ln340_45_fu_7631_p2;
wire   [0:0] and_ln786_44_fu_7625_p2;
wire   [0:0] or_ln340_42_fu_7643_p2;
wire   [15:0] select_ln340_58_fu_7649_p3;
wire   [15:0] sub0_val_output_14_1_fu_7657_p3;
wire  signed [15:0] select_ln98_31_fu_7677_p3;
wire  signed [16:0] sext_ln703_76_fu_7688_p1;
wire  signed [16:0] sext_ln703_75_fu_7684_p1;
wire   [16:0] add_ln1192_60_fu_7692_p2;
wire   [15:0] sub0_val_output_15_s_fu_7706_p2;
wire   [0:0] tmp_232_fu_7712_p3;
wire   [0:0] tmp_231_fu_7698_p3;
wire   [0:0] xor_ln786_15_fu_7720_p2;
wire   [0:0] xor_ln340_46_fu_7738_p2;
wire   [0:0] xor_ln340_47_fu_7732_p2;
wire   [0:0] and_ln786_46_fu_7726_p2;
wire   [0:0] or_ln340_45_fu_7744_p2;
wire   [15:0] select_ln340_61_fu_7750_p3;
wire   [15:0] sub0_val_output_15_1_fu_7758_p3;
wire   [13:0] trunc_ln708_2_fu_7782_p4;
wire   [0:0] icmp_ln718_3_fu_7802_p2;
wire   [0:0] tmp_92_fu_7795_p3;
wire   [0:0] tmp_94_fu_7813_p3;
wire   [0:0] or_ln412_3_fu_7807_p2;
wire   [0:0] and_ln415_3_fu_7820_p2;
wire  signed [14:0] sext_ln718_3_fu_7791_p1;
wire   [14:0] zext_ln415_3_fu_7826_p1;
wire  signed [14:0] add_ln415_3_fu_7830_p2;
wire   [0:0] tmp_95_fu_7840_p3;
wire   [0:0] xor_ln416_21_fu_7848_p2;
wire   [0:0] tmp_98_fu_7867_p3;
wire   [0:0] xor_ln416_22_fu_7880_p2;
wire   [0:0] or_ln416_19_fu_7885_p2;
wire   [0:0] xor_ln779_3_fu_7874_p2;
wire   [0:0] or_ln416_3_fu_7891_p2;
wire   [0:0] and_ln416_3_fu_7854_p2;
wire   [0:0] tmp_96_fu_7859_p3;
wire   [0:0] and_ln416_19_fu_7897_p2;
wire   [0:0] and_ln781_3_fu_7902_p2;
wire   [0:0] and_ln786_3_fu_7907_p2;
wire   [0:0] or_ln786_19_fu_7913_p2;
wire  signed [15:0] sext_ln415_3_fu_7836_p1;
wire   [0:0] tmp_91_fu_7775_p3;
wire   [15:0] select_ln340_27_fu_7919_p3;
wire   [13:0] trunc_ln708_3_fu_7941_p4;
wire   [0:0] icmp_ln718_4_fu_7961_p2;
wire   [0:0] tmp_104_fu_7954_p3;
wire   [0:0] tmp_106_fu_7972_p3;
wire   [0:0] or_ln412_4_fu_7966_p2;
wire   [0:0] and_ln415_4_fu_7979_p2;
wire  signed [14:0] sext_ln718_4_fu_7950_p1;
wire   [14:0] zext_ln415_4_fu_7985_p1;
wire  signed [14:0] add_ln415_4_fu_7989_p2;
wire   [0:0] tmp_107_fu_7999_p3;
wire   [0:0] xor_ln416_23_fu_8007_p2;
wire   [0:0] tmp_110_fu_8026_p3;
wire   [0:0] xor_ln416_24_fu_8039_p2;
wire   [0:0] or_ln416_20_fu_8044_p2;
wire   [0:0] xor_ln779_4_fu_8033_p2;
wire   [0:0] or_ln416_4_fu_8050_p2;
wire   [0:0] and_ln416_4_fu_8013_p2;
wire   [0:0] tmp_108_fu_8018_p3;
wire   [0:0] and_ln416_20_fu_8056_p2;
wire   [0:0] and_ln781_4_fu_8061_p2;
wire   [0:0] and_ln786_4_fu_8066_p2;
wire   [0:0] or_ln786_20_fu_8072_p2;
wire  signed [15:0] sext_ln415_4_fu_7995_p1;
wire   [0:0] tmp_103_fu_7934_p3;
wire   [15:0] select_ln340_30_fu_8078_p3;
wire   [13:0] trunc_ln708_4_fu_8100_p4;
wire   [0:0] icmp_ln718_5_fu_8120_p2;
wire   [0:0] tmp_116_fu_8113_p3;
wire   [0:0] tmp_118_fu_8131_p3;
wire   [0:0] or_ln412_5_fu_8125_p2;
wire   [0:0] and_ln415_5_fu_8138_p2;
wire  signed [14:0] sext_ln718_5_fu_8109_p1;
wire   [14:0] zext_ln415_5_fu_8144_p1;
wire  signed [14:0] add_ln415_5_fu_8148_p2;
wire   [0:0] tmp_119_fu_8158_p3;
wire   [0:0] xor_ln416_25_fu_8166_p2;
wire   [0:0] tmp_122_fu_8185_p3;
wire   [0:0] xor_ln416_26_fu_8198_p2;
wire   [0:0] or_ln416_21_fu_8203_p2;
wire   [0:0] xor_ln779_5_fu_8192_p2;
wire   [0:0] or_ln416_5_fu_8209_p2;
wire   [0:0] and_ln416_5_fu_8172_p2;
wire   [0:0] tmp_120_fu_8177_p3;
wire   [0:0] and_ln416_21_fu_8215_p2;
wire   [0:0] and_ln781_5_fu_8220_p2;
wire   [0:0] and_ln786_5_fu_8225_p2;
wire   [0:0] or_ln786_21_fu_8231_p2;
wire  signed [15:0] sext_ln415_5_fu_8154_p1;
wire   [0:0] tmp_115_fu_8093_p3;
wire   [15:0] select_ln340_33_fu_8237_p3;
wire   [0:0] xor_ln340_8_fu_8296_p2;
wire   [0:0] or_ln340_25_fu_8292_p2;
wire   [0:0] or_ln340_26_fu_8301_p2;
wire   [15:0] select_ln340_8_fu_8306_p3;
wire   [15:0] select_ln388_8_fu_8313_p3;
wire   [0:0] xor_ln340_9_fu_8352_p2;
wire   [0:0] or_ln340_28_fu_8348_p2;
wire   [0:0] or_ln340_29_fu_8357_p2;
wire   [15:0] select_ln340_9_fu_8362_p3;
wire   [15:0] select_ln388_9_fu_8369_p3;
wire   [0:0] xor_ln340_10_fu_8387_p2;
wire   [0:0] or_ln340_31_fu_8383_p2;
wire   [0:0] or_ln340_32_fu_8392_p2;
wire   [15:0] select_ln340_10_fu_8397_p3;
wire   [15:0] select_ln388_10_fu_8404_p3;
wire   [0:0] xor_ln340_11_fu_8422_p2;
wire   [0:0] or_ln340_34_fu_8418_p2;
wire   [0:0] or_ln340_35_fu_8427_p2;
wire   [15:0] select_ln340_11_fu_8432_p3;
wire   [15:0] select_ln388_11_fu_8439_p3;
wire   [0:0] xor_ln340_12_fu_8457_p2;
wire   [0:0] or_ln340_37_fu_8453_p2;
wire   [0:0] or_ln340_38_fu_8462_p2;
wire   [15:0] select_ln340_12_fu_8467_p3;
wire   [15:0] select_ln388_12_fu_8474_p3;
wire   [0:0] xor_ln340_13_fu_8492_p2;
wire   [0:0] or_ln340_40_fu_8488_p2;
wire   [0:0] or_ln340_41_fu_8497_p2;
wire   [15:0] select_ln340_13_fu_8502_p3;
wire   [15:0] select_ln388_13_fu_8509_p3;
wire  signed [16:0] sext_ln703_73_fu_8547_p1;
wire  signed [16:0] sext_ln703_72_fu_8544_p1;
wire   [16:0] add_ln1192_57_fu_8551_p2;
wire  signed [17:0] sext_ln703_74_fu_8557_p1;
wire   [17:0] add_ln1192_58_fu_8561_p2;
wire   [15:0] add_ln703_44_fu_8575_p2;
wire   [1:0] p_Result_21_13_fu_8594_p4;
wire   [0:0] tmp_222_fu_8586_p3;
wire   [0:0] icmp_ln785_14_fu_8604_p2;
wire   [0:0] tmp_221_fu_8567_p3;
wire   [0:0] or_ln785_14_fu_8610_p2;
wire   [0:0] xor_ln785_14_fu_8616_p2;
wire   [0:0] icmp_ln786_14_fu_8634_p2;
wire   [0:0] xor_ln786_30_fu_8628_p2;
wire   [0:0] or_ln786_14_fu_8640_p2;
wire  signed [16:0] sext_ln703_78_fu_8681_p1;
wire  signed [16:0] sext_ln703_77_fu_8678_p1;
wire   [16:0] add_ln1192_61_fu_8685_p2;
wire  signed [17:0] sext_ln703_79_fu_8691_p1;
wire   [17:0] add_ln1192_62_fu_8695_p2;
wire   [15:0] add_ln703_47_fu_8709_p2;
wire   [1:0] p_Result_21_14_fu_8728_p4;
wire   [0:0] tmp_234_fu_8720_p3;
wire   [0:0] icmp_ln785_15_fu_8738_p2;
wire   [0:0] tmp_233_fu_8701_p3;
wire   [0:0] or_ln785_15_fu_8744_p2;
wire   [0:0] xor_ln785_15_fu_8750_p2;
wire   [0:0] icmp_ln786_15_fu_8768_p2;
wire   [0:0] xor_ln786_31_fu_8762_p2;
wire   [0:0] or_ln786_15_fu_8774_p2;
wire   [13:0] trunc_ln708_5_fu_8798_p4;
wire   [0:0] icmp_ln718_6_fu_8818_p2;
wire   [0:0] tmp_128_fu_8811_p3;
wire   [0:0] tmp_130_fu_8829_p3;
wire   [0:0] or_ln412_6_fu_8823_p2;
wire   [0:0] and_ln415_6_fu_8836_p2;
wire  signed [14:0] sext_ln718_6_fu_8807_p1;
wire   [14:0] zext_ln415_6_fu_8842_p1;
wire  signed [14:0] add_ln415_6_fu_8846_p2;
wire   [0:0] tmp_131_fu_8856_p3;
wire   [0:0] xor_ln416_27_fu_8864_p2;
wire   [0:0] tmp_134_fu_8883_p3;
wire   [0:0] xor_ln416_28_fu_8896_p2;
wire   [0:0] or_ln416_22_fu_8901_p2;
wire   [0:0] xor_ln779_6_fu_8890_p2;
wire   [0:0] or_ln416_6_fu_8907_p2;
wire   [0:0] and_ln416_6_fu_8870_p2;
wire   [0:0] tmp_132_fu_8875_p3;
wire   [0:0] and_ln416_22_fu_8913_p2;
wire   [0:0] and_ln781_6_fu_8918_p2;
wire   [0:0] and_ln786_6_fu_8923_p2;
wire   [0:0] or_ln786_22_fu_8929_p2;
wire  signed [15:0] sext_ln415_6_fu_8852_p1;
wire   [0:0] tmp_127_fu_8791_p3;
wire   [15:0] select_ln340_36_fu_8935_p3;
wire   [13:0] trunc_ln708_6_fu_8957_p4;
wire   [0:0] icmp_ln718_7_fu_8977_p2;
wire   [0:0] tmp_140_fu_8970_p3;
wire   [0:0] tmp_142_fu_8988_p3;
wire   [0:0] or_ln412_7_fu_8982_p2;
wire   [0:0] and_ln415_7_fu_8995_p2;
wire  signed [14:0] sext_ln718_7_fu_8966_p1;
wire   [14:0] zext_ln415_7_fu_9001_p1;
wire  signed [14:0] add_ln415_7_fu_9005_p2;
wire   [0:0] tmp_143_fu_9015_p3;
wire   [0:0] xor_ln416_29_fu_9023_p2;
wire   [0:0] tmp_146_fu_9042_p3;
wire   [0:0] xor_ln416_30_fu_9055_p2;
wire   [0:0] or_ln416_23_fu_9060_p2;
wire   [0:0] xor_ln779_7_fu_9049_p2;
wire   [0:0] or_ln416_7_fu_9066_p2;
wire   [0:0] and_ln416_7_fu_9029_p2;
wire   [0:0] tmp_144_fu_9034_p3;
wire   [0:0] and_ln416_23_fu_9072_p2;
wire   [0:0] and_ln781_7_fu_9077_p2;
wire   [0:0] and_ln786_7_fu_9082_p2;
wire   [0:0] or_ln786_23_fu_9088_p2;
wire  signed [15:0] sext_ln415_7_fu_9011_p1;
wire   [0:0] tmp_139_fu_8950_p3;
wire   [15:0] select_ln340_39_fu_9094_p3;
wire   [13:0] trunc_ln708_7_fu_9116_p4;
wire   [0:0] icmp_ln718_8_fu_9136_p2;
wire   [0:0] tmp_152_fu_9129_p3;
wire   [0:0] tmp_154_fu_9147_p3;
wire   [0:0] or_ln412_8_fu_9141_p2;
wire   [0:0] and_ln415_8_fu_9154_p2;
wire  signed [14:0] sext_ln718_8_fu_9125_p1;
wire   [14:0] zext_ln415_8_fu_9160_p1;
wire  signed [14:0] add_ln415_8_fu_9164_p2;
wire   [0:0] tmp_155_fu_9174_p3;
wire   [0:0] xor_ln416_31_fu_9182_p2;
wire   [0:0] tmp_158_fu_9201_p3;
wire   [0:0] xor_ln416_32_fu_9214_p2;
wire   [0:0] or_ln416_24_fu_9219_p2;
wire   [0:0] xor_ln779_8_fu_9208_p2;
wire   [0:0] or_ln416_8_fu_9225_p2;
wire   [0:0] and_ln416_8_fu_9188_p2;
wire   [0:0] tmp_156_fu_9193_p3;
wire   [0:0] and_ln416_24_fu_9231_p2;
wire   [0:0] and_ln781_8_fu_9236_p2;
wire   [0:0] and_ln786_8_fu_9241_p2;
wire   [0:0] or_ln786_24_fu_9247_p2;
wire  signed [15:0] sext_ln415_8_fu_9170_p1;
wire   [0:0] tmp_151_fu_9109_p3;
wire   [15:0] select_ln340_42_fu_9253_p3;
wire   [0:0] xor_ln340_14_fu_9332_p2;
wire   [0:0] or_ln340_43_fu_9328_p2;
wire   [0:0] or_ln340_44_fu_9337_p2;
wire   [15:0] select_ln340_14_fu_9342_p3;
wire   [15:0] select_ln388_14_fu_9349_p3;
wire   [0:0] xor_ln340_15_fu_9367_p2;
wire   [0:0] or_ln340_46_fu_9363_p2;
wire   [0:0] or_ln340_47_fu_9372_p2;
wire   [15:0] select_ln340_15_fu_9377_p3;
wire   [15:0] select_ln388_15_fu_9384_p3;
wire   [13:0] trunc_ln708_8_fu_9405_p4;
wire   [0:0] icmp_ln718_9_fu_9425_p2;
wire   [0:0] tmp_164_fu_9418_p3;
wire   [0:0] tmp_166_fu_9436_p3;
wire   [0:0] or_ln412_9_fu_9430_p2;
wire   [0:0] and_ln415_9_fu_9443_p2;
wire  signed [14:0] sext_ln718_9_fu_9414_p1;
wire   [14:0] zext_ln415_9_fu_9449_p1;
wire  signed [14:0] add_ln415_9_fu_9453_p2;
wire   [0:0] tmp_167_fu_9463_p3;
wire   [0:0] xor_ln416_33_fu_9471_p2;
wire   [0:0] tmp_170_fu_9490_p3;
wire   [0:0] xor_ln416_34_fu_9503_p2;
wire   [0:0] or_ln416_25_fu_9508_p2;
wire   [0:0] xor_ln779_9_fu_9497_p2;
wire   [0:0] or_ln416_9_fu_9514_p2;
wire   [0:0] and_ln416_9_fu_9477_p2;
wire   [0:0] tmp_168_fu_9482_p3;
wire   [0:0] and_ln416_25_fu_9520_p2;
wire   [0:0] and_ln781_9_fu_9525_p2;
wire   [0:0] and_ln786_9_fu_9530_p2;
wire   [0:0] or_ln786_25_fu_9536_p2;
wire  signed [15:0] sext_ln415_9_fu_9459_p1;
wire   [0:0] tmp_163_fu_9398_p3;
wire   [15:0] select_ln340_45_fu_9542_p3;
wire   [13:0] trunc_ln708_9_fu_9564_p4;
wire   [0:0] icmp_ln718_10_fu_9584_p2;
wire   [0:0] tmp_176_fu_9577_p3;
wire   [0:0] tmp_178_fu_9595_p3;
wire   [0:0] or_ln412_10_fu_9589_p2;
wire   [0:0] and_ln415_10_fu_9602_p2;
wire  signed [14:0] sext_ln718_10_fu_9573_p1;
wire   [14:0] zext_ln415_10_fu_9608_p1;
wire  signed [14:0] add_ln415_10_fu_9612_p2;
wire   [0:0] tmp_179_fu_9622_p3;
wire   [0:0] xor_ln416_35_fu_9630_p2;
wire   [0:0] tmp_182_fu_9649_p3;
wire   [0:0] xor_ln416_36_fu_9662_p2;
wire   [0:0] or_ln416_26_fu_9667_p2;
wire   [0:0] xor_ln779_10_fu_9656_p2;
wire   [0:0] or_ln416_10_fu_9673_p2;
wire   [0:0] and_ln416_10_fu_9636_p2;
wire   [0:0] tmp_180_fu_9641_p3;
wire   [0:0] and_ln416_26_fu_9679_p2;
wire   [0:0] and_ln781_10_fu_9684_p2;
wire   [0:0] and_ln786_10_fu_9689_p2;
wire   [0:0] or_ln786_26_fu_9695_p2;
wire  signed [15:0] sext_ln415_10_fu_9618_p1;
wire   [0:0] tmp_175_fu_9557_p3;
wire   [15:0] select_ln340_48_fu_9701_p3;
wire   [13:0] trunc_ln708_10_fu_9723_p4;
wire   [0:0] icmp_ln718_11_fu_9743_p2;
wire   [0:0] tmp_188_fu_9736_p3;
wire   [0:0] tmp_190_fu_9754_p3;
wire   [0:0] or_ln412_11_fu_9748_p2;
wire   [0:0] and_ln415_11_fu_9761_p2;
wire  signed [14:0] sext_ln718_11_fu_9732_p1;
wire   [14:0] zext_ln415_11_fu_9767_p1;
wire  signed [14:0] add_ln415_11_fu_9771_p2;
wire   [0:0] tmp_191_fu_9781_p3;
wire   [0:0] xor_ln416_37_fu_9789_p2;
wire   [0:0] tmp_194_fu_9808_p3;
wire   [0:0] xor_ln416_38_fu_9821_p2;
wire   [0:0] or_ln416_27_fu_9826_p2;
wire   [0:0] xor_ln779_11_fu_9815_p2;
wire   [0:0] or_ln416_11_fu_9832_p2;
wire   [0:0] and_ln416_11_fu_9795_p2;
wire   [0:0] tmp_192_fu_9800_p3;
wire   [0:0] and_ln416_27_fu_9838_p2;
wire   [0:0] and_ln781_11_fu_9843_p2;
wire   [0:0] and_ln786_11_fu_9848_p2;
wire   [0:0] or_ln786_27_fu_9854_p2;
wire  signed [15:0] sext_ln415_11_fu_9777_p1;
wire   [0:0] tmp_187_fu_9716_p3;
wire   [15:0] select_ln340_51_fu_9860_p3;
wire   [13:0] trunc_ln708_11_fu_9942_p4;
wire   [0:0] icmp_ln718_12_fu_9962_p2;
wire   [0:0] tmp_200_fu_9955_p3;
wire   [0:0] tmp_202_fu_9973_p3;
wire   [0:0] or_ln412_12_fu_9967_p2;
wire   [0:0] and_ln415_12_fu_9980_p2;
wire  signed [14:0] sext_ln718_12_fu_9951_p1;
wire   [14:0] zext_ln415_12_fu_9986_p1;
wire  signed [14:0] add_ln415_12_fu_9990_p2;
wire   [0:0] tmp_203_fu_10000_p3;
wire   [0:0] xor_ln416_39_fu_10008_p2;
wire   [0:0] tmp_206_fu_10027_p3;
wire   [0:0] xor_ln416_40_fu_10040_p2;
wire   [0:0] or_ln416_28_fu_10045_p2;
wire   [0:0] xor_ln779_12_fu_10034_p2;
wire   [0:0] or_ln416_12_fu_10051_p2;
wire   [0:0] and_ln416_12_fu_10014_p2;
wire   [0:0] tmp_204_fu_10019_p3;
wire   [0:0] and_ln416_28_fu_10057_p2;
wire   [0:0] and_ln781_12_fu_10062_p2;
wire   [0:0] and_ln786_12_fu_10067_p2;
wire   [0:0] or_ln786_28_fu_10073_p2;
wire  signed [15:0] sext_ln415_12_fu_9996_p1;
wire   [0:0] tmp_199_fu_9935_p3;
wire   [15:0] select_ln340_54_fu_10079_p3;
wire   [13:0] trunc_ln708_12_fu_10101_p4;
wire   [0:0] icmp_ln718_13_fu_10121_p2;
wire   [0:0] tmp_212_fu_10114_p3;
wire   [0:0] tmp_214_fu_10132_p3;
wire   [0:0] or_ln412_13_fu_10126_p2;
wire   [0:0] and_ln415_13_fu_10139_p2;
wire  signed [14:0] sext_ln718_13_fu_10110_p1;
wire   [14:0] zext_ln415_13_fu_10145_p1;
wire  signed [14:0] add_ln415_13_fu_10149_p2;
wire   [0:0] tmp_215_fu_10159_p3;
wire   [0:0] xor_ln416_41_fu_10167_p2;
wire   [0:0] tmp_218_fu_10186_p3;
wire   [0:0] xor_ln416_42_fu_10199_p2;
wire   [0:0] or_ln416_29_fu_10204_p2;
wire   [0:0] xor_ln779_13_fu_10193_p2;
wire   [0:0] or_ln416_13_fu_10210_p2;
wire   [0:0] and_ln416_13_fu_10173_p2;
wire   [0:0] tmp_216_fu_10178_p3;
wire   [0:0] and_ln416_29_fu_10216_p2;
wire   [0:0] and_ln781_13_fu_10221_p2;
wire   [0:0] and_ln786_13_fu_10226_p2;
wire   [0:0] or_ln786_29_fu_10232_p2;
wire  signed [15:0] sext_ln415_13_fu_10155_p1;
wire   [0:0] tmp_211_fu_10094_p3;
wire   [15:0] select_ln340_57_fu_10238_p3;
wire   [13:0] trunc_ln708_13_fu_10260_p4;
wire   [0:0] icmp_ln718_14_fu_10280_p2;
wire   [0:0] tmp_224_fu_10273_p3;
wire   [0:0] tmp_226_fu_10291_p3;
wire   [0:0] or_ln412_14_fu_10285_p2;
wire   [0:0] and_ln415_14_fu_10298_p2;
wire  signed [14:0] sext_ln718_14_fu_10269_p1;
wire   [14:0] zext_ln415_14_fu_10304_p1;
wire  signed [14:0] add_ln415_14_fu_10308_p2;
wire   [0:0] tmp_227_fu_10318_p3;
wire   [0:0] xor_ln416_43_fu_10326_p2;
wire   [0:0] tmp_230_fu_10345_p3;
wire   [0:0] xor_ln416_44_fu_10358_p2;
wire   [0:0] or_ln416_30_fu_10363_p2;
wire   [0:0] xor_ln779_14_fu_10352_p2;
wire   [0:0] or_ln416_14_fu_10369_p2;
wire   [0:0] and_ln416_14_fu_10332_p2;
wire   [0:0] tmp_228_fu_10337_p3;
wire   [0:0] and_ln416_30_fu_10375_p2;
wire   [0:0] and_ln781_14_fu_10380_p2;
wire   [0:0] and_ln786_14_fu_10385_p2;
wire   [0:0] or_ln786_30_fu_10391_p2;
wire  signed [15:0] sext_ln415_14_fu_10314_p1;
wire   [0:0] tmp_223_fu_10253_p3;
wire   [15:0] select_ln340_60_fu_10397_p3;
wire   [13:0] trunc_ln708_14_fu_10439_p4;
wire   [0:0] icmp_ln718_15_fu_10459_p2;
wire   [0:0] tmp_236_fu_10452_p3;
wire   [0:0] tmp_238_fu_10470_p3;
wire   [0:0] or_ln412_15_fu_10464_p2;
wire   [0:0] and_ln415_15_fu_10477_p2;
wire  signed [14:0] sext_ln718_15_fu_10448_p1;
wire   [14:0] zext_ln415_15_fu_10483_p1;
wire  signed [14:0] add_ln415_15_fu_10487_p2;
wire   [0:0] tmp_239_fu_10497_p3;
wire   [0:0] xor_ln416_45_fu_10505_p2;
wire   [0:0] tmp_242_fu_10524_p3;
wire   [0:0] xor_ln416_46_fu_10537_p2;
wire   [0:0] or_ln416_31_fu_10542_p2;
wire   [0:0] xor_ln779_15_fu_10531_p2;
wire   [0:0] or_ln416_15_fu_10548_p2;
wire   [0:0] and_ln416_15_fu_10511_p2;
wire   [0:0] tmp_240_fu_10516_p3;
wire   [0:0] and_ln416_31_fu_10554_p2;
wire   [0:0] and_ln781_15_fu_10559_p2;
wire   [0:0] and_ln786_15_fu_10564_p2;
wire   [0:0] or_ln786_31_fu_10570_p2;
wire  signed [15:0] sext_ln415_15_fu_10493_p1;
wire   [0:0] tmp_235_fu_10432_p3;
wire   [15:0] select_ln340_63_fu_10576_p3;
wire   [0:0] icmp_ln144_1_fu_10591_p2;
wire   [5:0] mul_ln1118_fu_10602_p0;
wire   [5:0] mul_ln1118_1_fu_10611_p0;
wire   [5:0] mul_ln1118_2_fu_10620_p0;
wire   [5:0] mul_ln1118_3_fu_10629_p0;
wire   [5:0] mul_ln1118_4_fu_10638_p0;
wire   [5:0] mul_ln1118_5_fu_10647_p0;
wire   [5:0] mul_ln1118_6_fu_10656_p0;
wire   [5:0] mul_ln1118_7_fu_10665_p0;
wire   [5:0] mul_ln1118_8_fu_10674_p0;
wire   [5:0] mul_ln1118_9_fu_10683_p0;
wire   [5:0] mul_ln1118_10_fu_10692_p0;
wire   [5:0] mul_ln1118_11_fu_10701_p0;
wire   [5:0] mul_ln1118_12_fu_10710_p0;
wire   [5:0] mul_ln1118_13_fu_10719_p0;
wire   [5:0] mul_ln1118_14_fu_10728_p0;
wire   [5:0] mul_ln1118_15_fu_10737_p0;
wire    ap_CS_fsm_state33;
reg    ap_block_state33;
reg   [8:0] ap_NS_fsm;
reg    ap_block_pp0_stage1_subdone;
reg    ap_block_pp0_stage2_subdone;
reg    ap_block_pp0_stage3_subdone;
reg    ap_block_pp0_stage4_subdone;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
wire   [10:0] mul_ln203_fu_2809_p00;
reg    ap_condition_31127;
reg    ap_condition_3838;
reg    ap_condition_31133;
reg    ap_condition_31137;
reg    ap_condition_31141;
reg    ap_condition_31145;
reg    ap_condition_31149;
reg    ap_condition_31153;
reg    ap_condition_31157;
reg    ap_condition_31160;
reg    ap_condition_31163;
reg    ap_condition_31166;
reg    ap_condition_31169;
reg    ap_condition_31172;
reg    ap_condition_31176;
reg    ap_condition_31179;
reg    ap_condition_31182;
reg    ap_condition_31185;
reg    ap_condition_31188;
reg    ap_condition_31192;
reg    ap_condition_31195;
reg    ap_condition_31198;
reg    ap_condition_31201;
reg    ap_condition_31204;
reg    ap_condition_31208;
reg    ap_condition_31211;
reg    ap_condition_31214;
reg    ap_condition_31217;
reg    ap_condition_31220;
reg    ap_condition_31224;
reg    ap_condition_31227;
reg    ap_condition_31230;
reg    ap_condition_31233;
reg    ap_condition_31236;
reg    ap_condition_29842;
reg    ap_condition_31244;
reg    ap_condition_31250;
reg    ap_condition_1338;

// power-on initialization
initial begin
#0 ap_CS_fsm = 9'd1;
#0 inStream_V_data_0_sel_rd = 1'b0;
#0 inStream_V_data_0_sel_wr = 1'b0;
#0 inStream_V_data_0_state = 2'd0;
#0 inStream_V_keep_V_0_sel_rd = 1'b0;
#0 inStream_V_keep_V_0_sel_wr = 1'b0;
#0 inStream_V_keep_V_0_state = 2'd0;
#0 inStream_V_strb_V_0_sel_rd = 1'b0;
#0 inStream_V_strb_V_0_sel_wr = 1'b0;
#0 inStream_V_strb_V_0_state = 2'd0;
#0 inStream_V_user_V_0_sel_rd = 1'b0;
#0 inStream_V_user_V_0_sel_wr = 1'b0;
#0 inStream_V_user_V_0_state = 2'd0;
#0 inStream_V_id_V_0_sel_rd = 1'b0;
#0 inStream_V_id_V_0_sel_wr = 1'b0;
#0 inStream_V_id_V_0_state = 2'd0;
#0 inStream_V_dest_V_0_sel_rd = 1'b0;
#0 inStream_V_dest_V_0_sel_wr = 1'b0;
#0 inStream_V_dest_V_0_state = 2'd0;
#0 outStream_V_data_1_sel_rd = 1'b0;
#0 outStream_V_data_1_sel_wr = 1'b0;
#0 outStream_V_data_1_state = 2'd0;
#0 outStream_V_keep_V_1_sel_rd = 1'b0;
#0 outStream_V_keep_V_1_sel_wr = 1'b0;
#0 outStream_V_keep_V_1_state = 2'd0;
#0 outStream_V_strb_V_1_sel_rd = 1'b0;
#0 outStream_V_strb_V_1_sel_wr = 1'b0;
#0 outStream_V_strb_V_1_state = 2'd0;
#0 outStream_V_user_V_1_sel_rd = 1'b0;
#0 outStream_V_user_V_1_sel_wr = 1'b0;
#0 outStream_V_user_V_1_state = 2'd0;
#0 outStream_V_last_V_1_sel_rd = 1'b0;
#0 outStream_V_last_V_1_sel_wr = 1'b0;
#0 outStream_V_last_V_1_state = 2'd0;
#0 outStream_V_id_V_1_sel_rd = 1'b0;
#0 outStream_V_id_V_1_sel_wr = 1'b0;
#0 outStream_V_id_V_1_state = 2'd0;
#0 outStream_V_dest_V_1_sel_rd = 1'b0;
#0 outStream_V_dest_V_1_sel_wr = 1'b0;
#0 outStream_V_dest_V_1_state = 2'd0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 grp_window_macc_fu_1140_ap_start_reg = 1'b0;
#0 grp_window_macc_fu_1156_ap_start_reg = 1'b0;
#0 grp_window_macc_fu_1172_ap_start_reg = 1'b0;
#0 grp_window_macc_fu_1188_ap_start_reg = 1'b0;
#0 grp_window_macc_fu_1204_ap_start_reg = 1'b0;
#0 grp_window_macc_fu_1220_ap_start_reg = 1'b0;
#0 grp_out_stream_merge_fu_1236_ap_start_reg = 1'b0;
end

yolo_conv_top_AXILiteS_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_AXILITES_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_AXILITES_DATA_WIDTH ))
yolo_conv_top_AXILiteS_s_axi_U(
    .AWVALID(s_axi_AXILiteS_AWVALID),
    .AWREADY(s_axi_AXILiteS_AWREADY),
    .AWADDR(s_axi_AXILiteS_AWADDR),
    .WVALID(s_axi_AXILiteS_WVALID),
    .WREADY(s_axi_AXILiteS_WREADY),
    .WDATA(s_axi_AXILiteS_WDATA),
    .WSTRB(s_axi_AXILiteS_WSTRB),
    .ARVALID(s_axi_AXILiteS_ARVALID),
    .ARREADY(s_axi_AXILiteS_ARREADY),
    .ARADDR(s_axi_AXILiteS_ARADDR),
    .RVALID(s_axi_AXILiteS_RVALID),
    .RREADY(s_axi_AXILiteS_RREADY),
    .RDATA(s_axi_AXILiteS_RDATA),
    .RRESP(s_axi_AXILiteS_RRESP),
    .BVALID(s_axi_AXILiteS_BVALID),
    .BREADY(s_axi_AXILiteS_BREADY),
    .BRESP(s_axi_AXILiteS_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle)
);

yolo_conv_top_line_buff_group_0_va #(
    .DataWidth( 16 ),
    .AddressRange( 836 ),
    .AddressWidth( 10 ))
line_buff_group_0_va_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(line_buff_group_0_va_address0),
    .ce0(line_buff_group_0_va_ce0),
    .we0(line_buff_group_0_va_we0),
    .d0(line_buff_group_0_va_1_q0),
    .q0(line_buff_group_0_va_q0),
    .address1(line_buff_group_0_va_address1),
    .ce1(line_buff_group_0_va_ce1),
    .q1(line_buff_group_0_va_q1)
);

yolo_conv_top_line_buff_group_0_va #(
    .DataWidth( 16 ),
    .AddressRange( 836 ),
    .AddressWidth( 10 ))
line_buff_group_0_va_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(line_buff_group_0_va_1_address0),
    .ce0(line_buff_group_0_va_1_ce0),
    .we0(line_buff_group_0_va_1_we0),
    .d0(line_buff_group_0_va_2_q0),
    .q0(line_buff_group_0_va_1_q0),
    .address1(line_buff_group_0_va_1_address1),
    .ce1(line_buff_group_0_va_1_ce1),
    .q1(line_buff_group_0_va_1_q1)
);

yolo_conv_top_line_buff_group_0_va #(
    .DataWidth( 16 ),
    .AddressRange( 836 ),
    .AddressWidth( 10 ))
line_buff_group_0_va_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(line_buff_group_0_va_2_address0),
    .ce0(line_buff_group_0_va_2_ce0),
    .we0(line_buff_group_0_va_2_we0),
    .d0(ap_phi_reg_pp0_iter0_p_0_reg_1125),
    .q0(line_buff_group_0_va_2_q0),
    .address1(line_buff_group_0_va_2_address1),
    .ce1(line_buff_group_0_va_2_ce1),
    .q1(line_buff_group_0_va_2_q1)
);

yolo_conv_top_line_buff_group_1_va #(
    .DataWidth( 16 ),
    .AddressRange( 418 ),
    .AddressWidth( 9 ))
line_buff_group_1_va_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(line_buff_group_1_va_address0),
    .ce0(line_buff_group_1_va_ce0),
    .we0(line_buff_group_1_va_we0),
    .d0(line_buff_group_1_va_1_q0),
    .q0(line_buff_group_1_va_q0),
    .address1(line_buff_group_1_va_address1),
    .ce1(line_buff_group_1_va_ce1),
    .q1(line_buff_group_1_va_q1)
);

yolo_conv_top_line_buff_group_1_va #(
    .DataWidth( 16 ),
    .AddressRange( 418 ),
    .AddressWidth( 9 ))
line_buff_group_1_va_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(line_buff_group_1_va_1_address0),
    .ce0(line_buff_group_1_va_1_ce0),
    .we0(line_buff_group_1_va_1_we0),
    .d0(line_buff_group_1_va_2_q0),
    .q0(line_buff_group_1_va_1_q0),
    .address1(line_buff_group_1_va_1_address1),
    .ce1(line_buff_group_1_va_1_ce1),
    .q1(line_buff_group_1_va_1_q1)
);

yolo_conv_top_line_buff_group_1_va #(
    .DataWidth( 16 ),
    .AddressRange( 418 ),
    .AddressWidth( 9 ))
line_buff_group_1_va_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(line_buff_group_1_va_2_address0),
    .ce0(line_buff_group_1_va_2_ce0),
    .we0(line_buff_group_1_va_2_we0),
    .d0(ap_phi_reg_pp0_iter0_p_017_reg_1110),
    .q0(line_buff_group_1_va_2_q0),
    .address1(line_buff_group_1_va_2_address1),
    .ce1(line_buff_group_1_va_2_ce1),
    .q1(line_buff_group_1_va_2_q1)
);

window_macc grp_window_macc_fu_1140(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_window_macc_fu_1140_ap_start),
    .ap_done(grp_window_macc_fu_1140_ap_done),
    .ap_idle(grp_window_macc_fu_1140_ap_idle),
    .ap_ready(grp_window_macc_fu_1140_ap_ready),
    .ap_ce(grp_window_macc_fu_1140_ap_ce),
    .window_0_0_val_V_r(grp_window_macc_fu_1140_window_0_0_val_V_r),
    .window_0_1_val_V_r(grp_window_macc_fu_1140_window_0_1_val_V_r),
    .window_0_2_val_V_r(grp_window_macc_fu_1140_window_0_2_val_V_r),
    .window_1_0_val_V_r(grp_window_macc_fu_1140_window_1_0_val_V_r),
    .window_1_1_val_V_r(grp_window_macc_fu_1140_window_1_1_val_V_r),
    .window_1_2_val_V_r(grp_window_macc_fu_1140_window_1_2_val_V_r),
    .window_2_0_val_V_r(grp_window_macc_fu_1140_window_2_0_val_V_r),
    .window_2_1_val_V_r(grp_window_macc_fu_1140_window_2_1_val_V_r),
    .window_2_2_val_V_r(grp_window_macc_fu_1140_window_2_2_val_V_r),
    .weight_V_offset(grp_window_macc_fu_1140_weight_V_offset),
    .ap_return(grp_window_macc_fu_1140_ap_return)
);

window_macc grp_window_macc_fu_1156(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_window_macc_fu_1156_ap_start),
    .ap_done(grp_window_macc_fu_1156_ap_done),
    .ap_idle(grp_window_macc_fu_1156_ap_idle),
    .ap_ready(grp_window_macc_fu_1156_ap_ready),
    .ap_ce(grp_window_macc_fu_1156_ap_ce),
    .window_0_0_val_V_r(grp_window_macc_fu_1156_window_0_0_val_V_r),
    .window_0_1_val_V_r(grp_window_macc_fu_1156_window_0_1_val_V_r),
    .window_0_2_val_V_r(grp_window_macc_fu_1156_window_0_2_val_V_r),
    .window_1_0_val_V_r(grp_window_macc_fu_1156_window_1_0_val_V_r),
    .window_1_1_val_V_r(grp_window_macc_fu_1156_window_1_1_val_V_r),
    .window_1_2_val_V_r(grp_window_macc_fu_1156_window_1_2_val_V_r),
    .window_2_0_val_V_r(grp_window_macc_fu_1156_window_2_0_val_V_r),
    .window_2_1_val_V_r(grp_window_macc_fu_1156_window_2_1_val_V_r),
    .window_2_2_val_V_r(grp_window_macc_fu_1156_window_2_2_val_V_r),
    .weight_V_offset(grp_window_macc_fu_1156_weight_V_offset),
    .ap_return(grp_window_macc_fu_1156_ap_return)
);

window_macc grp_window_macc_fu_1172(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_window_macc_fu_1172_ap_start),
    .ap_done(grp_window_macc_fu_1172_ap_done),
    .ap_idle(grp_window_macc_fu_1172_ap_idle),
    .ap_ready(grp_window_macc_fu_1172_ap_ready),
    .ap_ce(grp_window_macc_fu_1172_ap_ce),
    .window_0_0_val_V_r(grp_window_macc_fu_1172_window_0_0_val_V_r),
    .window_0_1_val_V_r(grp_window_macc_fu_1172_window_0_1_val_V_r),
    .window_0_2_val_V_r(grp_window_macc_fu_1172_window_0_2_val_V_r),
    .window_1_0_val_V_r(grp_window_macc_fu_1172_window_1_0_val_V_r),
    .window_1_1_val_V_r(grp_window_macc_fu_1172_window_1_1_val_V_r),
    .window_1_2_val_V_r(grp_window_macc_fu_1172_window_1_2_val_V_r),
    .window_2_0_val_V_r(grp_window_macc_fu_1172_window_2_0_val_V_r),
    .window_2_1_val_V_r(grp_window_macc_fu_1172_window_2_1_val_V_r),
    .window_2_2_val_V_r(grp_window_macc_fu_1172_window_2_2_val_V_r),
    .weight_V_offset(grp_window_macc_fu_1172_weight_V_offset),
    .ap_return(grp_window_macc_fu_1172_ap_return)
);

window_macc grp_window_macc_fu_1188(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_window_macc_fu_1188_ap_start),
    .ap_done(grp_window_macc_fu_1188_ap_done),
    .ap_idle(grp_window_macc_fu_1188_ap_idle),
    .ap_ready(grp_window_macc_fu_1188_ap_ready),
    .ap_ce(grp_window_macc_fu_1188_ap_ce),
    .window_0_0_val_V_r(grp_window_macc_fu_1188_window_0_0_val_V_r),
    .window_0_1_val_V_r(grp_window_macc_fu_1188_window_0_1_val_V_r),
    .window_0_2_val_V_r(grp_window_macc_fu_1188_window_0_2_val_V_r),
    .window_1_0_val_V_r(grp_window_macc_fu_1188_window_1_0_val_V_r),
    .window_1_1_val_V_r(grp_window_macc_fu_1188_window_1_1_val_V_r),
    .window_1_2_val_V_r(grp_window_macc_fu_1188_window_1_2_val_V_r),
    .window_2_0_val_V_r(grp_window_macc_fu_1188_window_2_0_val_V_r),
    .window_2_1_val_V_r(grp_window_macc_fu_1188_window_2_1_val_V_r),
    .window_2_2_val_V_r(grp_window_macc_fu_1188_window_2_2_val_V_r),
    .weight_V_offset(grp_window_macc_fu_1188_weight_V_offset),
    .ap_return(grp_window_macc_fu_1188_ap_return)
);

window_macc grp_window_macc_fu_1204(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_window_macc_fu_1204_ap_start),
    .ap_done(grp_window_macc_fu_1204_ap_done),
    .ap_idle(grp_window_macc_fu_1204_ap_idle),
    .ap_ready(grp_window_macc_fu_1204_ap_ready),
    .ap_ce(grp_window_macc_fu_1204_ap_ce),
    .window_0_0_val_V_r(grp_window_macc_fu_1204_window_0_0_val_V_r),
    .window_0_1_val_V_r(grp_window_macc_fu_1204_window_0_1_val_V_r),
    .window_0_2_val_V_r(grp_window_macc_fu_1204_window_0_2_val_V_r),
    .window_1_0_val_V_r(grp_window_macc_fu_1204_window_1_0_val_V_r),
    .window_1_1_val_V_r(grp_window_macc_fu_1204_window_1_1_val_V_r),
    .window_1_2_val_V_r(grp_window_macc_fu_1204_window_1_2_val_V_r),
    .window_2_0_val_V_r(grp_window_macc_fu_1204_window_2_0_val_V_r),
    .window_2_1_val_V_r(grp_window_macc_fu_1204_window_2_1_val_V_r),
    .window_2_2_val_V_r(grp_window_macc_fu_1204_window_2_2_val_V_r),
    .weight_V_offset(grp_window_macc_fu_1204_weight_V_offset),
    .ap_return(grp_window_macc_fu_1204_ap_return)
);

window_macc grp_window_macc_fu_1220(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_window_macc_fu_1220_ap_start),
    .ap_done(grp_window_macc_fu_1220_ap_done),
    .ap_idle(grp_window_macc_fu_1220_ap_idle),
    .ap_ready(grp_window_macc_fu_1220_ap_ready),
    .ap_ce(grp_window_macc_fu_1220_ap_ce),
    .window_0_0_val_V_r(grp_window_macc_fu_1220_window_0_0_val_V_r),
    .window_0_1_val_V_r(grp_window_macc_fu_1220_window_0_1_val_V_r),
    .window_0_2_val_V_r(grp_window_macc_fu_1220_window_0_2_val_V_r),
    .window_1_0_val_V_r(grp_window_macc_fu_1220_window_1_0_val_V_r),
    .window_1_1_val_V_r(grp_window_macc_fu_1220_window_1_1_val_V_r),
    .window_1_2_val_V_r(grp_window_macc_fu_1220_window_1_2_val_V_r),
    .window_2_0_val_V_r(grp_window_macc_fu_1220_window_2_0_val_V_r),
    .window_2_1_val_V_r(grp_window_macc_fu_1220_window_2_1_val_V_r),
    .window_2_2_val_V_r(grp_window_macc_fu_1220_window_2_2_val_V_r),
    .weight_V_offset(grp_window_macc_fu_1220_weight_V_offset),
    .ap_return(grp_window_macc_fu_1220_ap_return)
);

out_stream_merge grp_out_stream_merge_fu_1236(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_out_stream_merge_fu_1236_ap_start),
    .ap_done(grp_out_stream_merge_fu_1236_ap_done),
    .ap_idle(grp_out_stream_merge_fu_1236_ap_idle),
    .ap_ready(grp_out_stream_merge_fu_1236_ap_ready),
    .out_stream_group_13_V_V_dout(out_stream_group_13_dout),
    .out_stream_group_13_V_V_empty_n(out_stream_group_13_empty_n),
    .out_stream_group_13_V_V_read(grp_out_stream_merge_fu_1236_out_stream_group_13_V_V_read),
    .out_stream_group_5_V_V_dout(out_stream_group_5_s_dout),
    .out_stream_group_5_V_V_empty_n(out_stream_group_5_s_empty_n),
    .out_stream_group_5_V_V_read(grp_out_stream_merge_fu_1236_out_stream_group_5_V_V_read),
    .out_stream_group_14_V_V_dout(out_stream_group_14_dout),
    .out_stream_group_14_V_V_empty_n(out_stream_group_14_empty_n),
    .out_stream_group_14_V_V_read(grp_out_stream_merge_fu_1236_out_stream_group_14_V_V_read),
    .out_stream_group_6_V_V_dout(out_stream_group_6_s_dout),
    .out_stream_group_6_V_V_empty_n(out_stream_group_6_s_empty_n),
    .out_stream_group_6_V_V_read(grp_out_stream_merge_fu_1236_out_stream_group_6_V_V_read),
    .out_stream_group_15_V_V_dout(out_stream_group_15_dout),
    .out_stream_group_15_V_V_empty_n(out_stream_group_15_empty_n),
    .out_stream_group_15_V_V_read(grp_out_stream_merge_fu_1236_out_stream_group_15_V_V_read),
    .out_stream_group_7_V_V_dout(out_stream_group_7_s_dout),
    .out_stream_group_7_V_V_empty_n(out_stream_group_7_s_empty_n),
    .out_stream_group_7_V_V_read(grp_out_stream_merge_fu_1236_out_stream_group_7_V_V_read),
    .outStream_TREADY(grp_out_stream_merge_fu_1236_outStream_TREADY),
    .ap_ce(grp_out_stream_merge_fu_1236_ap_ce),
    .out_stream_group_0_V_V_dout(out_stream_group_0_s_dout),
    .out_stream_group_0_V_V_empty_n(out_stream_group_0_s_empty_n),
    .out_stream_group_0_V_V_read(grp_out_stream_merge_fu_1236_out_stream_group_0_V_V_read),
    .out_stream_group_1_V_V_dout(out_stream_group_1_s_dout),
    .out_stream_group_1_V_V_empty_n(out_stream_group_1_s_empty_n),
    .out_stream_group_1_V_V_read(grp_out_stream_merge_fu_1236_out_stream_group_1_V_V_read),
    .out_stream_group_2_V_V_dout(out_stream_group_2_s_dout),
    .out_stream_group_2_V_V_empty_n(out_stream_group_2_s_empty_n),
    .out_stream_group_2_V_V_read(grp_out_stream_merge_fu_1236_out_stream_group_2_V_V_read),
    .out_stream_group_3_V_V_dout(out_stream_group_3_s_dout),
    .out_stream_group_3_V_V_empty_n(out_stream_group_3_s_empty_n),
    .out_stream_group_3_V_V_read(grp_out_stream_merge_fu_1236_out_stream_group_3_V_V_read),
    .out_stream_group_4_V_V_dout(out_stream_group_4_s_dout),
    .out_stream_group_4_V_V_empty_n(out_stream_group_4_s_empty_n),
    .out_stream_group_4_V_V_read(grp_out_stream_merge_fu_1236_out_stream_group_4_V_V_read),
    .out_stream_group_8_V_V_dout(out_stream_group_8_s_dout),
    .out_stream_group_8_V_V_empty_n(out_stream_group_8_s_empty_n),
    .out_stream_group_8_V_V_read(grp_out_stream_merge_fu_1236_out_stream_group_8_V_V_read),
    .out_stream_group_9_V_V_dout(out_stream_group_9_s_dout),
    .out_stream_group_9_V_V_empty_n(out_stream_group_9_s_empty_n),
    .out_stream_group_9_V_V_read(grp_out_stream_merge_fu_1236_out_stream_group_9_V_V_read),
    .out_stream_group_10_V_V_dout(out_stream_group_10_dout),
    .out_stream_group_10_V_V_empty_n(out_stream_group_10_empty_n),
    .out_stream_group_10_V_V_read(grp_out_stream_merge_fu_1236_out_stream_group_10_V_V_read),
    .out_stream_group_11_V_V_dout(out_stream_group_11_dout),
    .out_stream_group_11_V_V_empty_n(out_stream_group_11_empty_n),
    .out_stream_group_11_V_V_read(grp_out_stream_merge_fu_1236_out_stream_group_11_V_V_read),
    .out_stream_group_12_V_V_dout(out_stream_group_12_dout),
    .out_stream_group_12_V_V_empty_n(out_stream_group_12_empty_n),
    .out_stream_group_12_V_V_read(grp_out_stream_merge_fu_1236_out_stream_group_12_V_V_read),
    .outStream_TDATA(grp_out_stream_merge_fu_1236_outStream_TDATA),
    .outStream_TVALID(grp_out_stream_merge_fu_1236_outStream_TVALID),
    .outStream_TKEEP(grp_out_stream_merge_fu_1236_outStream_TKEEP),
    .outStream_TSTRB(grp_out_stream_merge_fu_1236_outStream_TSTRB),
    .outStream_TUSER(grp_out_stream_merge_fu_1236_outStream_TUSER),
    .outStream_TLAST(grp_out_stream_merge_fu_1236_outStream_TLAST),
    .outStream_TID(grp_out_stream_merge_fu_1236_outStream_TID),
    .outStream_TDEST(grp_out_stream_merge_fu_1236_outStream_TDEST),
    .input_ch_idx(select_ln49_reg_11223_pp0_iter4_reg),
    .curr_input_keep_V(tmp_keep_V_load_reg_12535_pp0_iter3_reg),
    .curr_input_strb_V(tmp_strb_V_load_reg_12540_pp0_iter3_reg),
    .curr_input_user_V(tmp_user_V_load_reg_12545_pp0_iter3_reg),
    .curr_input_id_V(tmp_id_V_load_reg_12550_pp0_iter3_reg),
    .curr_input_dest_V(tmp_dest_V_load_reg_12555_pp0_iter3_reg),
    .last_V(grp_out_stream_merge_fu_1236_last_V),
    .out_stream_group_0_V_V_blk_n(grp_out_stream_merge_fu_1236_out_stream_group_0_V_V_blk_n),
    .out_stream_group_1_V_V_blk_n(grp_out_stream_merge_fu_1236_out_stream_group_1_V_V_blk_n),
    .out_stream_group_2_V_V_blk_n(grp_out_stream_merge_fu_1236_out_stream_group_2_V_V_blk_n),
    .out_stream_group_3_V_V_blk_n(grp_out_stream_merge_fu_1236_out_stream_group_3_V_V_blk_n),
    .out_stream_group_4_V_V_blk_n(grp_out_stream_merge_fu_1236_out_stream_group_4_V_V_blk_n),
    .out_stream_group_5_V_V_blk_n(grp_out_stream_merge_fu_1236_out_stream_group_5_V_V_blk_n),
    .out_stream_group_6_V_V_blk_n(grp_out_stream_merge_fu_1236_out_stream_group_6_V_V_blk_n),
    .out_stream_group_7_V_V_blk_n(grp_out_stream_merge_fu_1236_out_stream_group_7_V_V_blk_n),
    .out_stream_group_8_V_V_blk_n(grp_out_stream_merge_fu_1236_out_stream_group_8_V_V_blk_n),
    .out_stream_group_9_V_V_blk_n(grp_out_stream_merge_fu_1236_out_stream_group_9_V_V_blk_n),
    .out_stream_group_10_V_V_blk_n(grp_out_stream_merge_fu_1236_out_stream_group_10_V_V_blk_n),
    .out_stream_group_11_V_V_blk_n(grp_out_stream_merge_fu_1236_out_stream_group_11_V_V_blk_n),
    .out_stream_group_12_V_V_blk_n(grp_out_stream_merge_fu_1236_out_stream_group_12_V_V_blk_n),
    .out_stream_group_13_V_V_blk_n(grp_out_stream_merge_fu_1236_out_stream_group_13_V_V_blk_n),
    .out_stream_group_14_V_V_blk_n(grp_out_stream_merge_fu_1236_out_stream_group_14_V_V_blk_n),
    .out_stream_group_15_V_V_blk_n(grp_out_stream_merge_fu_1236_out_stream_group_15_V_V_blk_n),
    .outStream_TDATA_blk_n(grp_out_stream_merge_fu_1236_outStream_TDATA_blk_n)
);

fork_window grp_fork_window_fu_1277(
    .ap_ready(grp_fork_window_fu_1277_ap_ready),
    .window_group_0_val_s(grp_fork_window_fu_1277_window_group_0_val_s),
    .window_group_0_val_9(grp_fork_window_fu_1277_window_group_0_val_9),
    .window_group_0_val_10(grp_fork_window_fu_1277_window_group_0_val_10),
    .window_group_0_val_11(grp_fork_window_fu_1277_window_group_0_val_11),
    .window_group_0_val_12(grp_fork_window_fu_1277_window_group_0_val_12),
    .window_group_0_val_13(grp_fork_window_fu_1277_window_group_0_val_13),
    .window_group_0_val_14(grp_fork_window_fu_1277_window_group_0_val_14),
    .window_group_0_val_15(grp_fork_window_fu_1277_window_group_0_val_15),
    .window_group_0_val_16(grp_fork_window_fu_1277_window_group_0_val_16),
    .ap_return_0(grp_fork_window_fu_1277_ap_return_0),
    .ap_return_1(grp_fork_window_fu_1277_ap_return_1),
    .ap_return_2(grp_fork_window_fu_1277_ap_return_2),
    .ap_return_3(grp_fork_window_fu_1277_ap_return_3),
    .ap_return_4(grp_fork_window_fu_1277_ap_return_4),
    .ap_return_5(grp_fork_window_fu_1277_ap_return_5),
    .ap_return_6(grp_fork_window_fu_1277_ap_return_6),
    .ap_return_7(grp_fork_window_fu_1277_ap_return_7),
    .ap_return_8(grp_fork_window_fu_1277_ap_return_8),
    .ap_return_9(grp_fork_window_fu_1277_ap_return_9),
    .ap_return_10(grp_fork_window_fu_1277_ap_return_10),
    .ap_return_11(grp_fork_window_fu_1277_ap_return_11),
    .ap_return_12(grp_fork_window_fu_1277_ap_return_12),
    .ap_return_13(grp_fork_window_fu_1277_ap_return_13),
    .ap_return_14(grp_fork_window_fu_1277_ap_return_14),
    .ap_return_15(grp_fork_window_fu_1277_ap_return_15),
    .ap_return_16(grp_fork_window_fu_1277_ap_return_16),
    .ap_return_17(grp_fork_window_fu_1277_ap_return_17),
    .ap_return_18(grp_fork_window_fu_1277_ap_return_18),
    .ap_return_19(grp_fork_window_fu_1277_ap_return_19),
    .ap_return_20(grp_fork_window_fu_1277_ap_return_20),
    .ap_return_21(grp_fork_window_fu_1277_ap_return_21),
    .ap_return_22(grp_fork_window_fu_1277_ap_return_22),
    .ap_return_23(grp_fork_window_fu_1277_ap_return_23),
    .ap_return_24(grp_fork_window_fu_1277_ap_return_24),
    .ap_return_25(grp_fork_window_fu_1277_ap_return_25),
    .ap_return_26(grp_fork_window_fu_1277_ap_return_26),
    .ap_return_27(grp_fork_window_fu_1277_ap_return_27),
    .ap_return_28(grp_fork_window_fu_1277_ap_return_28),
    .ap_return_29(grp_fork_window_fu_1277_ap_return_29),
    .ap_return_30(grp_fork_window_fu_1277_ap_return_30),
    .ap_return_31(grp_fork_window_fu_1277_ap_return_31),
    .ap_return_32(grp_fork_window_fu_1277_ap_return_32),
    .ap_return_33(grp_fork_window_fu_1277_ap_return_33),
    .ap_return_34(grp_fork_window_fu_1277_ap_return_34),
    .ap_return_35(grp_fork_window_fu_1277_ap_return_35),
    .ap_return_36(grp_fork_window_fu_1277_ap_return_36),
    .ap_return_37(grp_fork_window_fu_1277_ap_return_37),
    .ap_return_38(grp_fork_window_fu_1277_ap_return_38),
    .ap_return_39(grp_fork_window_fu_1277_ap_return_39),
    .ap_return_40(grp_fork_window_fu_1277_ap_return_40),
    .ap_return_41(grp_fork_window_fu_1277_ap_return_41),
    .ap_return_42(grp_fork_window_fu_1277_ap_return_42),
    .ap_return_43(grp_fork_window_fu_1277_ap_return_43),
    .ap_return_44(grp_fork_window_fu_1277_ap_return_44),
    .ap_return_45(grp_fork_window_fu_1277_ap_return_45),
    .ap_return_46(grp_fork_window_fu_1277_ap_return_46),
    .ap_return_47(grp_fork_window_fu_1277_ap_return_47),
    .ap_return_48(grp_fork_window_fu_1277_ap_return_48),
    .ap_return_49(grp_fork_window_fu_1277_ap_return_49),
    .ap_return_50(grp_fork_window_fu_1277_ap_return_50),
    .ap_return_51(grp_fork_window_fu_1277_ap_return_51),
    .ap_return_52(grp_fork_window_fu_1277_ap_return_52),
    .ap_return_53(grp_fork_window_fu_1277_ap_return_53),
    .ap_return_54(grp_fork_window_fu_1277_ap_return_54),
    .ap_return_55(grp_fork_window_fu_1277_ap_return_55),
    .ap_return_56(grp_fork_window_fu_1277_ap_return_56),
    .ap_return_57(grp_fork_window_fu_1277_ap_return_57),
    .ap_return_58(grp_fork_window_fu_1277_ap_return_58),
    .ap_return_59(grp_fork_window_fu_1277_ap_return_59),
    .ap_return_60(grp_fork_window_fu_1277_ap_return_60),
    .ap_return_61(grp_fork_window_fu_1277_ap_return_61),
    .ap_return_62(grp_fork_window_fu_1277_ap_return_62),
    .ap_return_63(grp_fork_window_fu_1277_ap_return_63),
    .ap_return_64(grp_fork_window_fu_1277_ap_return_64),
    .ap_return_65(grp_fork_window_fu_1277_ap_return_65),
    .ap_return_66(grp_fork_window_fu_1277_ap_return_66),
    .ap_return_67(grp_fork_window_fu_1277_ap_return_67),
    .ap_return_68(grp_fork_window_fu_1277_ap_return_68),
    .ap_return_69(grp_fork_window_fu_1277_ap_return_69),
    .ap_return_70(grp_fork_window_fu_1277_ap_return_70),
    .ap_return_71(grp_fork_window_fu_1277_ap_return_71),
    .ap_return_72(grp_fork_window_fu_1277_ap_return_72),
    .ap_return_73(grp_fork_window_fu_1277_ap_return_73),
    .ap_return_74(grp_fork_window_fu_1277_ap_return_74),
    .ap_return_75(grp_fork_window_fu_1277_ap_return_75),
    .ap_return_76(grp_fork_window_fu_1277_ap_return_76),
    .ap_return_77(grp_fork_window_fu_1277_ap_return_77),
    .ap_return_78(grp_fork_window_fu_1277_ap_return_78),
    .ap_return_79(grp_fork_window_fu_1277_ap_return_79),
    .ap_return_80(grp_fork_window_fu_1277_ap_return_80),
    .ap_return_81(grp_fork_window_fu_1277_ap_return_81),
    .ap_return_82(grp_fork_window_fu_1277_ap_return_82),
    .ap_return_83(grp_fork_window_fu_1277_ap_return_83),
    .ap_return_84(grp_fork_window_fu_1277_ap_return_84),
    .ap_return_85(grp_fork_window_fu_1277_ap_return_85),
    .ap_return_86(grp_fork_window_fu_1277_ap_return_86),
    .ap_return_87(grp_fork_window_fu_1277_ap_return_87),
    .ap_return_88(grp_fork_window_fu_1277_ap_return_88),
    .ap_return_89(grp_fork_window_fu_1277_ap_return_89),
    .ap_return_90(grp_fork_window_fu_1277_ap_return_90),
    .ap_return_91(grp_fork_window_fu_1277_ap_return_91),
    .ap_return_92(grp_fork_window_fu_1277_ap_return_92),
    .ap_return_93(grp_fork_window_fu_1277_ap_return_93),
    .ap_return_94(grp_fork_window_fu_1277_ap_return_94),
    .ap_return_95(grp_fork_window_fu_1277_ap_return_95),
    .ap_return_96(grp_fork_window_fu_1277_ap_return_96),
    .ap_return_97(grp_fork_window_fu_1277_ap_return_97),
    .ap_return_98(grp_fork_window_fu_1277_ap_return_98),
    .ap_return_99(grp_fork_window_fu_1277_ap_return_99),
    .ap_return_100(grp_fork_window_fu_1277_ap_return_100),
    .ap_return_101(grp_fork_window_fu_1277_ap_return_101),
    .ap_return_102(grp_fork_window_fu_1277_ap_return_102),
    .ap_return_103(grp_fork_window_fu_1277_ap_return_103),
    .ap_return_104(grp_fork_window_fu_1277_ap_return_104),
    .ap_return_105(grp_fork_window_fu_1277_ap_return_105),
    .ap_return_106(grp_fork_window_fu_1277_ap_return_106),
    .ap_return_107(grp_fork_window_fu_1277_ap_return_107),
    .ap_return_108(grp_fork_window_fu_1277_ap_return_108),
    .ap_return_109(grp_fork_window_fu_1277_ap_return_109),
    .ap_return_110(grp_fork_window_fu_1277_ap_return_110),
    .ap_return_111(grp_fork_window_fu_1277_ap_return_111),
    .ap_return_112(grp_fork_window_fu_1277_ap_return_112),
    .ap_return_113(grp_fork_window_fu_1277_ap_return_113),
    .ap_return_114(grp_fork_window_fu_1277_ap_return_114),
    .ap_return_115(grp_fork_window_fu_1277_ap_return_115),
    .ap_return_116(grp_fork_window_fu_1277_ap_return_116),
    .ap_return_117(grp_fork_window_fu_1277_ap_return_117),
    .ap_return_118(grp_fork_window_fu_1277_ap_return_118),
    .ap_return_119(grp_fork_window_fu_1277_ap_return_119),
    .ap_return_120(grp_fork_window_fu_1277_ap_return_120),
    .ap_return_121(grp_fork_window_fu_1277_ap_return_121),
    .ap_return_122(grp_fork_window_fu_1277_ap_return_122),
    .ap_return_123(grp_fork_window_fu_1277_ap_return_123),
    .ap_return_124(grp_fork_window_fu_1277_ap_return_124),
    .ap_return_125(grp_fork_window_fu_1277_ap_return_125),
    .ap_return_126(grp_fork_window_fu_1277_ap_return_126),
    .ap_return_127(grp_fork_window_fu_1277_ap_return_127),
    .ap_return_128(grp_fork_window_fu_1277_ap_return_128),
    .ap_return_129(grp_fork_window_fu_1277_ap_return_129),
    .ap_return_130(grp_fork_window_fu_1277_ap_return_130),
    .ap_return_131(grp_fork_window_fu_1277_ap_return_131),
    .ap_return_132(grp_fork_window_fu_1277_ap_return_132),
    .ap_return_133(grp_fork_window_fu_1277_ap_return_133),
    .ap_return_134(grp_fork_window_fu_1277_ap_return_134),
    .ap_return_135(grp_fork_window_fu_1277_ap_return_135),
    .ap_return_136(grp_fork_window_fu_1277_ap_return_136),
    .ap_return_137(grp_fork_window_fu_1277_ap_return_137),
    .ap_return_138(grp_fork_window_fu_1277_ap_return_138),
    .ap_return_139(grp_fork_window_fu_1277_ap_return_139),
    .ap_return_140(grp_fork_window_fu_1277_ap_return_140),
    .ap_return_141(grp_fork_window_fu_1277_ap_return_141),
    .ap_return_142(grp_fork_window_fu_1277_ap_return_142),
    .ap_return_143(grp_fork_window_fu_1277_ap_return_143)
);

yolo_conv_top_mul_mul_6ns_16s_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 22 ))
yolo_conv_top_mul_mul_6ns_16s_22_1_1_U61(
    .din0(mul_ln1118_fu_10602_p0),
    .din1(select_ln340_20_reg_12722),
    .dout(mul_ln1118_fu_10602_p2)
);

yolo_conv_top_mul_mul_6ns_16s_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 22 ))
yolo_conv_top_mul_mul_6ns_16s_22_1_1_U62(
    .din0(mul_ln1118_1_fu_10611_p0),
    .din1(select_ln340_26_reg_12729),
    .dout(mul_ln1118_1_fu_10611_p2)
);

yolo_conv_top_mul_mul_6ns_16s_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 22 ))
yolo_conv_top_mul_mul_6ns_16s_22_1_1_U63(
    .din0(mul_ln1118_2_fu_10620_p0),
    .din1(select_ln340_32_reg_12736),
    .dout(mul_ln1118_2_fu_10620_p2)
);

yolo_conv_top_mul_mul_6ns_16s_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 22 ))
yolo_conv_top_mul_mul_6ns_16s_22_1_1_U64(
    .din0(mul_ln1118_3_fu_10629_p0),
    .din1(select_ln340_38_reg_12743),
    .dout(mul_ln1118_3_fu_10629_p2)
);

yolo_conv_top_mul_mul_6ns_16s_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 22 ))
yolo_conv_top_mul_mul_6ns_16s_22_1_1_U65(
    .din0(mul_ln1118_4_fu_10638_p0),
    .din1(select_ln340_44_reg_12750),
    .dout(mul_ln1118_4_fu_10638_p2)
);

yolo_conv_top_mul_mul_6ns_16s_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 22 ))
yolo_conv_top_mul_mul_6ns_16s_22_1_1_U66(
    .din0(mul_ln1118_5_fu_10647_p0),
    .din1(select_ln340_50_reg_12757),
    .dout(mul_ln1118_5_fu_10647_p2)
);

yolo_conv_top_mul_mul_6ns_16s_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 22 ))
yolo_conv_top_mul_mul_6ns_16s_22_1_1_U67(
    .din0(mul_ln1118_6_fu_10656_p0),
    .din1(select_ln340_56_reg_13027),
    .dout(mul_ln1118_6_fu_10656_p2)
);

yolo_conv_top_mul_mul_6ns_16s_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 22 ))
yolo_conv_top_mul_mul_6ns_16s_22_1_1_U68(
    .din0(mul_ln1118_7_fu_10665_p0),
    .din1(select_ln340_62_reg_13034),
    .dout(mul_ln1118_7_fu_10665_p2)
);

yolo_conv_top_mul_mul_6ns_16s_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 22 ))
yolo_conv_top_mul_mul_6ns_16s_22_1_1_U69(
    .din0(mul_ln1118_8_fu_10674_p0),
    .din1(select_ln340_65_fu_8319_p3),
    .dout(mul_ln1118_8_fu_10674_p2)
);

yolo_conv_top_mul_mul_6ns_16s_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 22 ))
yolo_conv_top_mul_mul_6ns_16s_22_1_1_U70(
    .din0(mul_ln1118_9_fu_10683_p0),
    .din1(select_ln340_67_reg_13263),
    .dout(mul_ln1118_9_fu_10683_p2)
);

yolo_conv_top_mul_mul_6ns_16s_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 22 ))
yolo_conv_top_mul_mul_6ns_16s_22_1_1_U71(
    .din0(mul_ln1118_10_fu_10692_p0),
    .din1(select_ln340_69_reg_13270),
    .dout(mul_ln1118_10_fu_10692_p2)
);

yolo_conv_top_mul_mul_6ns_16s_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 22 ))
yolo_conv_top_mul_mul_6ns_16s_22_1_1_U72(
    .din0(mul_ln1118_11_fu_10701_p0),
    .din1(select_ln340_71_reg_13277),
    .dout(mul_ln1118_11_fu_10701_p2)
);

yolo_conv_top_mul_mul_6ns_16s_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 22 ))
yolo_conv_top_mul_mul_6ns_16s_22_1_1_U73(
    .din0(mul_ln1118_12_fu_10710_p0),
    .din1(select_ln340_73_reg_13284),
    .dout(mul_ln1118_12_fu_10710_p2)
);

yolo_conv_top_mul_mul_6ns_16s_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 22 ))
yolo_conv_top_mul_mul_6ns_16s_22_1_1_U74(
    .din0(mul_ln1118_13_fu_10719_p0),
    .din1(select_ln340_75_reg_13291),
    .dout(mul_ln1118_13_fu_10719_p2)
);

yolo_conv_top_mul_mul_6ns_16s_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 22 ))
yolo_conv_top_mul_mul_6ns_16s_22_1_1_U75(
    .din0(mul_ln1118_14_fu_10728_p0),
    .din1(select_ln340_77_reg_13426),
    .dout(mul_ln1118_14_fu_10728_p2)
);

yolo_conv_top_mul_mul_6ns_16s_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 22 ))
yolo_conv_top_mul_mul_6ns_16s_22_1_1_U76(
    .din0(mul_ln1118_15_fu_10737_p0),
    .din1(select_ln340_79_reg_13433),
    .dout(mul_ln1118_15_fu_10737_p2)
);

fifo_w16_d2_A out_stream_group_0_s_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(activated_output_0_s_reg_12937),
    .if_full_n(out_stream_group_0_s_full_n),
    .if_write(out_stream_group_0_s_write),
    .if_dout(out_stream_group_0_s_dout),
    .if_empty_n(out_stream_group_0_s_empty_n),
    .if_read(out_stream_group_0_s_read)
);

fifo_w16_d2_A out_stream_group_1_s_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(activated_output_1_s_reg_12942),
    .if_full_n(out_stream_group_1_s_full_n),
    .if_write(out_stream_group_1_s_write),
    .if_dout(out_stream_group_1_s_dout),
    .if_empty_n(out_stream_group_1_s_empty_n),
    .if_read(out_stream_group_1_s_read)
);

fifo_w16_d2_A out_stream_group_2_s_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(activated_output_2_s_reg_12947),
    .if_full_n(out_stream_group_2_s_full_n),
    .if_write(out_stream_group_2_s_write),
    .if_dout(out_stream_group_2_s_dout),
    .if_empty_n(out_stream_group_2_s_empty_n),
    .if_read(out_stream_group_2_s_read)
);

fifo_w16_d2_A out_stream_group_3_s_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(activated_output_3_s_reg_13167),
    .if_full_n(out_stream_group_3_s_full_n),
    .if_write(out_stream_group_3_s_write),
    .if_dout(out_stream_group_3_s_dout),
    .if_empty_n(out_stream_group_3_s_empty_n),
    .if_read(out_stream_group_3_s_read)
);

fifo_w16_d2_A out_stream_group_4_s_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(activated_output_4_s_reg_13172),
    .if_full_n(out_stream_group_4_s_full_n),
    .if_write(out_stream_group_4_s_write),
    .if_dout(out_stream_group_4_s_dout),
    .if_empty_n(out_stream_group_4_s_empty_n),
    .if_read(out_stream_group_4_s_read)
);

fifo_w16_d2_A out_stream_group_5_s_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(activated_output_5_s_reg_13177),
    .if_full_n(out_stream_group_5_s_full_n),
    .if_write(out_stream_group_5_s_write),
    .if_dout(out_stream_group_5_s_dout),
    .if_empty_n(out_stream_group_5_s_empty_n),
    .if_read(out_stream_group_5_s_read)
);

fifo_w16_d2_A out_stream_group_6_s_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(activated_output_6_s_reg_13336),
    .if_full_n(out_stream_group_6_s_full_n),
    .if_write(out_stream_group_6_s_write),
    .if_dout(out_stream_group_6_s_dout),
    .if_empty_n(out_stream_group_6_s_empty_n),
    .if_read(out_stream_group_6_s_read)
);

fifo_w16_d2_A out_stream_group_7_s_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(activated_output_7_s_reg_13341),
    .if_full_n(out_stream_group_7_s_full_n),
    .if_write(out_stream_group_7_s_write),
    .if_dout(out_stream_group_7_s_dout),
    .if_empty_n(out_stream_group_7_s_empty_n),
    .if_read(out_stream_group_7_s_read)
);

fifo_w16_d2_A out_stream_group_8_s_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(activated_output_8_s_reg_13346),
    .if_full_n(out_stream_group_8_s_full_n),
    .if_write(out_stream_group_8_s_write),
    .if_dout(out_stream_group_8_s_dout),
    .if_empty_n(out_stream_group_8_s_empty_n),
    .if_read(out_stream_group_8_s_read)
);

fifo_w16_d2_A out_stream_group_9_s_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(activated_output_9_s_reg_13440),
    .if_full_n(out_stream_group_9_s_full_n),
    .if_write(out_stream_group_9_s_write),
    .if_dout(out_stream_group_9_s_dout),
    .if_empty_n(out_stream_group_9_s_empty_n),
    .if_read(out_stream_group_9_s_read)
);

fifo_w16_d2_A out_stream_group_10_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(activated_output_10_reg_13445),
    .if_full_n(out_stream_group_10_full_n),
    .if_write(out_stream_group_10_write),
    .if_dout(out_stream_group_10_dout),
    .if_empty_n(out_stream_group_10_empty_n),
    .if_read(out_stream_group_10_read)
);

fifo_w16_d2_A out_stream_group_11_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(activated_output_11_reg_13450),
    .if_full_n(out_stream_group_11_full_n),
    .if_write(out_stream_group_11_write),
    .if_dout(out_stream_group_11_dout),
    .if_empty_n(out_stream_group_11_empty_n),
    .if_read(out_stream_group_11_read)
);

fifo_w16_d2_A out_stream_group_12_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(activated_output_12_reg_13530),
    .if_full_n(out_stream_group_12_full_n),
    .if_write(out_stream_group_12_write),
    .if_dout(out_stream_group_12_dout),
    .if_empty_n(out_stream_group_12_empty_n),
    .if_read(out_stream_group_12_read)
);

fifo_w16_d2_A out_stream_group_13_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(activated_output_13_reg_13535),
    .if_full_n(out_stream_group_13_full_n),
    .if_write(out_stream_group_13_write),
    .if_dout(out_stream_group_13_dout),
    .if_empty_n(out_stream_group_13_empty_n),
    .if_read(out_stream_group_13_read)
);

fifo_w16_d2_A out_stream_group_14_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(activated_output_14_reg_13540),
    .if_full_n(out_stream_group_14_full_n),
    .if_write(out_stream_group_14_write),
    .if_dout(out_stream_group_14_dout),
    .if_empty_n(out_stream_group_14_empty_n),
    .if_read(out_stream_group_14_read)
);

fifo_w16_d2_A out_stream_group_15_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(activated_output_15_reg_13570),
    .if_full_n(out_stream_group_15_full_n),
    .if_write(out_stream_group_15_write),
    .if_dout(out_stream_group_15_dout),
    .if_empty_n(out_stream_group_15_empty_n),
    .if_read(out_stream_group_15_read)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_condition_pp0_exit_iter0_state3))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((ap_phi_mux_phi_ln13_phi_fu_1047_p4 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage5_subdone) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage5_subdone) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage5_subdone) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage5_subdone) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end else if (((ap_phi_mux_phi_ln13_phi_fu_1047_p4 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_enable_reg_pp0_iter4 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_out_stream_merge_fu_1236_ap_start_reg <= 1'b0;
    end else begin
        if (((select_ln49_3_reg_11277_pp0_iter3_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            grp_out_stream_merge_fu_1236_ap_start_reg <= 1'b1;
        end else if ((grp_out_stream_merge_fu_1236_ap_ready == 1'b1)) begin
            grp_out_stream_merge_fu_1236_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_window_macc_fu_1140_ap_start_reg <= 1'b0;
    end else begin
        if ((((ap_predicate_op729_call_state10_state9 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_predicate_op898_call_state14_state13 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) | ((ap_predicate_op852_call_state13_state12 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((ap_predicate_op813_call_state12_state11 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_predicate_op709_call_state9_state8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_predicate_op778_call_state11_state10 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
            grp_window_macc_fu_1140_ap_start_reg <= 1'b1;
        end else if ((grp_window_macc_fu_1140_ap_ready == 1'b1)) begin
            grp_window_macc_fu_1140_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_window_macc_fu_1156_ap_start_reg <= 1'b0;
    end else begin
        if ((((ap_predicate_op732_call_state10_state9 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_predicate_op901_call_state14_state13 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) | ((ap_predicate_op854_call_state13_state12 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((ap_predicate_op816_call_state12_state11 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_predicate_op713_call_state9_state8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_predicate_op781_call_state11_state10 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
            grp_window_macc_fu_1156_ap_start_reg <= 1'b1;
        end else if ((grp_window_macc_fu_1156_ap_ready == 1'b1)) begin
            grp_window_macc_fu_1156_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_window_macc_fu_1172_ap_start_reg <= 1'b0;
    end else begin
        if ((((ap_predicate_op735_call_state10_state9 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_predicate_op856_call_state13_state12 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((ap_predicate_op827_call_state12_state11 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_predicate_op717_call_state9_state8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_predicate_op785_call_state11_state10 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
            grp_window_macc_fu_1172_ap_start_reg <= 1'b1;
        end else if ((grp_window_macc_fu_1172_ap_ready == 1'b1)) begin
            grp_window_macc_fu_1172_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_window_macc_fu_1188_ap_start_reg <= 1'b0;
    end else begin
        if ((((ap_predicate_op738_call_state10_state9 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_predicate_op858_call_state13_state12 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((ap_predicate_op828_call_state12_state11 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_predicate_op721_call_state9_state8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_predicate_op786_call_state11_state10 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
            grp_window_macc_fu_1188_ap_start_reg <= 1'b1;
        end else if ((grp_window_macc_fu_1188_ap_ready == 1'b1)) begin
            grp_window_macc_fu_1188_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_window_macc_fu_1204_ap_start_reg <= 1'b0;
    end else begin
        if ((((ap_predicate_op744_call_state10_state9 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_predicate_op862_call_state13_state12 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((ap_predicate_op830_call_state12_state11 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_predicate_op723_call_state9_state8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_predicate_op787_call_state11_state10 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
            grp_window_macc_fu_1204_ap_start_reg <= 1'b1;
        end else if ((grp_window_macc_fu_1204_ap_ready == 1'b1)) begin
            grp_window_macc_fu_1204_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_window_macc_fu_1220_ap_start_reg <= 1'b0;
    end else begin
        if ((((ap_predicate_op748_call_state10_state9 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_predicate_op864_call_state13_state12 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((ap_predicate_op832_call_state12_state11 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_predicate_op727_call_state9_state8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_predicate_op790_call_state11_state10 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
            grp_window_macc_fu_1220_ap_start_reg <= 1'b1;
        end else if ((grp_window_macc_fu_1220_ap_ready == 1'b1)) begin
            grp_window_macc_fu_1220_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        inStream_V_data_0_sel_rd <= 1'b0;
    end else begin
        if (((inStream_V_data_0_ack_out == 1'b1) & (inStream_V_data_0_vld_out == 1'b1))) begin
            inStream_V_data_0_sel_rd <= ~inStream_V_data_0_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        inStream_V_data_0_sel_wr <= 1'b0;
    end else begin
        if (((inStream_V_data_0_ack_in == 1'b1) & (inStream_V_data_0_vld_in == 1'b1))) begin
            inStream_V_data_0_sel_wr <= ~inStream_V_data_0_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        inStream_V_data_0_state <= 2'd0;
    end else begin
        if ((((inStream_V_data_0_state == 2'd2) & (inStream_V_data_0_vld_in == 1'b0)) | ((inStream_V_data_0_state == 2'd3) & (inStream_V_data_0_vld_in == 1'b0) & (inStream_V_data_0_ack_out == 1'b1)))) begin
            inStream_V_data_0_state <= 2'd2;
        end else if ((((inStream_V_data_0_state == 2'd1) & (inStream_V_data_0_ack_out == 1'b0)) | ((inStream_V_data_0_state == 2'd3) & (inStream_V_data_0_ack_out == 1'b0) & (inStream_V_data_0_vld_in == 1'b1)))) begin
            inStream_V_data_0_state <= 2'd1;
        end else if (((~((inStream_V_data_0_vld_in == 1'b0) & (inStream_V_data_0_ack_out == 1'b1)) & ~((inStream_V_data_0_ack_out == 1'b0) & (inStream_V_data_0_vld_in == 1'b1)) & (inStream_V_data_0_state == 2'd3)) | ((inStream_V_data_0_state == 2'd1) & (inStream_V_data_0_ack_out == 1'b1)) | ((inStream_V_data_0_state == 2'd2) & (inStream_V_data_0_vld_in == 1'b1)))) begin
            inStream_V_data_0_state <= 2'd3;
        end else begin
            inStream_V_data_0_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        inStream_V_dest_V_0_sel_rd <= 1'b0;
    end else begin
        if (((inStream_V_dest_V_0_ack_out == 1'b1) & (inStream_V_dest_V_0_vld_out == 1'b1))) begin
            inStream_V_dest_V_0_sel_rd <= ~inStream_V_dest_V_0_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        inStream_V_dest_V_0_sel_wr <= 1'b0;
    end else begin
        if (((inStream_V_dest_V_0_ack_in == 1'b1) & (inStream_V_dest_V_0_vld_in == 1'b1))) begin
            inStream_V_dest_V_0_sel_wr <= ~inStream_V_dest_V_0_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        inStream_V_dest_V_0_state <= 2'd0;
    end else begin
        if ((((inStream_V_dest_V_0_state == 2'd2) & (inStream_V_dest_V_0_vld_in == 1'b0)) | ((inStream_V_dest_V_0_state == 2'd3) & (inStream_V_dest_V_0_vld_in == 1'b0) & (inStream_V_dest_V_0_ack_out == 1'b1)))) begin
            inStream_V_dest_V_0_state <= 2'd2;
        end else if ((((inStream_V_dest_V_0_state == 2'd1) & (inStream_V_dest_V_0_ack_out == 1'b0)) | ((inStream_V_dest_V_0_state == 2'd3) & (inStream_V_dest_V_0_ack_out == 1'b0) & (inStream_V_dest_V_0_vld_in == 1'b1)))) begin
            inStream_V_dest_V_0_state <= 2'd1;
        end else if (((~((inStream_V_dest_V_0_vld_in == 1'b0) & (inStream_V_dest_V_0_ack_out == 1'b1)) & ~((inStream_V_dest_V_0_ack_out == 1'b0) & (inStream_V_dest_V_0_vld_in == 1'b1)) & (inStream_V_dest_V_0_state == 2'd3)) | ((inStream_V_dest_V_0_state == 2'd1) & (inStream_V_dest_V_0_ack_out == 1'b1)) | ((inStream_V_dest_V_0_state == 2'd2) & (inStream_V_dest_V_0_vld_in == 1'b1)))) begin
            inStream_V_dest_V_0_state <= 2'd3;
        end else begin
            inStream_V_dest_V_0_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        inStream_V_id_V_0_sel_rd <= 1'b0;
    end else begin
        if (((inStream_V_id_V_0_ack_out == 1'b1) & (inStream_V_id_V_0_vld_out == 1'b1))) begin
            inStream_V_id_V_0_sel_rd <= ~inStream_V_id_V_0_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        inStream_V_id_V_0_sel_wr <= 1'b0;
    end else begin
        if (((inStream_V_id_V_0_ack_in == 1'b1) & (inStream_V_id_V_0_vld_in == 1'b1))) begin
            inStream_V_id_V_0_sel_wr <= ~inStream_V_id_V_0_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        inStream_V_id_V_0_state <= 2'd0;
    end else begin
        if ((((inStream_V_id_V_0_state == 2'd2) & (inStream_V_id_V_0_vld_in == 1'b0)) | ((inStream_V_id_V_0_state == 2'd3) & (inStream_V_id_V_0_vld_in == 1'b0) & (inStream_V_id_V_0_ack_out == 1'b1)))) begin
            inStream_V_id_V_0_state <= 2'd2;
        end else if ((((inStream_V_id_V_0_state == 2'd1) & (inStream_V_id_V_0_ack_out == 1'b0)) | ((inStream_V_id_V_0_state == 2'd3) & (inStream_V_id_V_0_ack_out == 1'b0) & (inStream_V_id_V_0_vld_in == 1'b1)))) begin
            inStream_V_id_V_0_state <= 2'd1;
        end else if (((~((inStream_V_id_V_0_vld_in == 1'b0) & (inStream_V_id_V_0_ack_out == 1'b1)) & ~((inStream_V_id_V_0_ack_out == 1'b0) & (inStream_V_id_V_0_vld_in == 1'b1)) & (inStream_V_id_V_0_state == 2'd3)) | ((inStream_V_id_V_0_state == 2'd1) & (inStream_V_id_V_0_ack_out == 1'b1)) | ((inStream_V_id_V_0_state == 2'd2) & (inStream_V_id_V_0_vld_in == 1'b1)))) begin
            inStream_V_id_V_0_state <= 2'd3;
        end else begin
            inStream_V_id_V_0_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        inStream_V_keep_V_0_sel_rd <= 1'b0;
    end else begin
        if (((inStream_V_keep_V_0_ack_out == 1'b1) & (inStream_V_keep_V_0_vld_out == 1'b1))) begin
            inStream_V_keep_V_0_sel_rd <= ~inStream_V_keep_V_0_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        inStream_V_keep_V_0_sel_wr <= 1'b0;
    end else begin
        if (((inStream_V_keep_V_0_ack_in == 1'b1) & (inStream_V_keep_V_0_vld_in == 1'b1))) begin
            inStream_V_keep_V_0_sel_wr <= ~inStream_V_keep_V_0_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        inStream_V_keep_V_0_state <= 2'd0;
    end else begin
        if ((((inStream_V_keep_V_0_state == 2'd2) & (inStream_V_keep_V_0_vld_in == 1'b0)) | ((inStream_V_keep_V_0_state == 2'd3) & (inStream_V_keep_V_0_vld_in == 1'b0) & (inStream_V_keep_V_0_ack_out == 1'b1)))) begin
            inStream_V_keep_V_0_state <= 2'd2;
        end else if ((((inStream_V_keep_V_0_state == 2'd1) & (inStream_V_keep_V_0_ack_out == 1'b0)) | ((inStream_V_keep_V_0_state == 2'd3) & (inStream_V_keep_V_0_ack_out == 1'b0) & (inStream_V_keep_V_0_vld_in == 1'b1)))) begin
            inStream_V_keep_V_0_state <= 2'd1;
        end else if (((~((inStream_V_keep_V_0_vld_in == 1'b0) & (inStream_V_keep_V_0_ack_out == 1'b1)) & ~((inStream_V_keep_V_0_ack_out == 1'b0) & (inStream_V_keep_V_0_vld_in == 1'b1)) & (inStream_V_keep_V_0_state == 2'd3)) | ((inStream_V_keep_V_0_state == 2'd1) & (inStream_V_keep_V_0_ack_out == 1'b1)) | ((inStream_V_keep_V_0_state == 2'd2) & (inStream_V_keep_V_0_vld_in == 1'b1)))) begin
            inStream_V_keep_V_0_state <= 2'd3;
        end else begin
            inStream_V_keep_V_0_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        inStream_V_strb_V_0_sel_rd <= 1'b0;
    end else begin
        if (((inStream_V_strb_V_0_ack_out == 1'b1) & (inStream_V_strb_V_0_vld_out == 1'b1))) begin
            inStream_V_strb_V_0_sel_rd <= ~inStream_V_strb_V_0_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        inStream_V_strb_V_0_sel_wr <= 1'b0;
    end else begin
        if (((inStream_V_strb_V_0_ack_in == 1'b1) & (inStream_V_strb_V_0_vld_in == 1'b1))) begin
            inStream_V_strb_V_0_sel_wr <= ~inStream_V_strb_V_0_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        inStream_V_strb_V_0_state <= 2'd0;
    end else begin
        if ((((inStream_V_strb_V_0_state == 2'd2) & (inStream_V_strb_V_0_vld_in == 1'b0)) | ((inStream_V_strb_V_0_state == 2'd3) & (inStream_V_strb_V_0_vld_in == 1'b0) & (inStream_V_strb_V_0_ack_out == 1'b1)))) begin
            inStream_V_strb_V_0_state <= 2'd2;
        end else if ((((inStream_V_strb_V_0_state == 2'd1) & (inStream_V_strb_V_0_ack_out == 1'b0)) | ((inStream_V_strb_V_0_state == 2'd3) & (inStream_V_strb_V_0_ack_out == 1'b0) & (inStream_V_strb_V_0_vld_in == 1'b1)))) begin
            inStream_V_strb_V_0_state <= 2'd1;
        end else if (((~((inStream_V_strb_V_0_vld_in == 1'b0) & (inStream_V_strb_V_0_ack_out == 1'b1)) & ~((inStream_V_strb_V_0_ack_out == 1'b0) & (inStream_V_strb_V_0_vld_in == 1'b1)) & (inStream_V_strb_V_0_state == 2'd3)) | ((inStream_V_strb_V_0_state == 2'd1) & (inStream_V_strb_V_0_ack_out == 1'b1)) | ((inStream_V_strb_V_0_state == 2'd2) & (inStream_V_strb_V_0_vld_in == 1'b1)))) begin
            inStream_V_strb_V_0_state <= 2'd3;
        end else begin
            inStream_V_strb_V_0_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        inStream_V_user_V_0_sel_rd <= 1'b0;
    end else begin
        if (((inStream_V_user_V_0_ack_out == 1'b1) & (inStream_V_user_V_0_vld_out == 1'b1))) begin
            inStream_V_user_V_0_sel_rd <= ~inStream_V_user_V_0_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        inStream_V_user_V_0_sel_wr <= 1'b0;
    end else begin
        if (((inStream_V_user_V_0_ack_in == 1'b1) & (inStream_V_user_V_0_vld_in == 1'b1))) begin
            inStream_V_user_V_0_sel_wr <= ~inStream_V_user_V_0_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        inStream_V_user_V_0_state <= 2'd0;
    end else begin
        if ((((inStream_V_user_V_0_state == 2'd2) & (inStream_V_user_V_0_vld_in == 1'b0)) | ((inStream_V_user_V_0_state == 2'd3) & (inStream_V_user_V_0_vld_in == 1'b0) & (inStream_V_user_V_0_ack_out == 1'b1)))) begin
            inStream_V_user_V_0_state <= 2'd2;
        end else if ((((inStream_V_user_V_0_state == 2'd1) & (inStream_V_user_V_0_ack_out == 1'b0)) | ((inStream_V_user_V_0_state == 2'd3) & (inStream_V_user_V_0_ack_out == 1'b0) & (inStream_V_user_V_0_vld_in == 1'b1)))) begin
            inStream_V_user_V_0_state <= 2'd1;
        end else if (((~((inStream_V_user_V_0_vld_in == 1'b0) & (inStream_V_user_V_0_ack_out == 1'b1)) & ~((inStream_V_user_V_0_ack_out == 1'b0) & (inStream_V_user_V_0_vld_in == 1'b1)) & (inStream_V_user_V_0_state == 2'd3)) | ((inStream_V_user_V_0_state == 2'd1) & (inStream_V_user_V_0_ack_out == 1'b1)) | ((inStream_V_user_V_0_state == 2'd2) & (inStream_V_user_V_0_vld_in == 1'b1)))) begin
            inStream_V_user_V_0_state <= 2'd3;
        end else begin
            inStream_V_user_V_0_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        outStream_V_data_1_sel_rd <= 1'b0;
    end else begin
        if (((outStream_V_data_1_ack_out == 1'b1) & (outStream_V_data_1_vld_out == 1'b1))) begin
            outStream_V_data_1_sel_rd <= ~outStream_V_data_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        outStream_V_data_1_sel_wr <= 1'b0;
    end else begin
        if (((outStream_V_data_1_ack_in == 1'b1) & (outStream_V_data_1_vld_in == 1'b1))) begin
            outStream_V_data_1_sel_wr <= ~outStream_V_data_1_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        outStream_V_data_1_state <= 2'd0;
    end else begin
        if ((((outStream_V_data_1_state == 2'd2) & (outStream_V_data_1_vld_in == 1'b0)) | ((outStream_V_data_1_state == 2'd3) & (outStream_V_data_1_vld_in == 1'b0) & (outStream_V_data_1_ack_out == 1'b1)))) begin
            outStream_V_data_1_state <= 2'd2;
        end else if ((((outStream_V_data_1_state == 2'd1) & (outStream_TREADY == 1'b0)) | ((outStream_V_data_1_state == 2'd3) & (outStream_TREADY == 1'b0) & (outStream_V_data_1_vld_in == 1'b1)))) begin
            outStream_V_data_1_state <= 2'd1;
        end else if (((~((outStream_V_data_1_vld_in == 1'b0) & (outStream_V_data_1_ack_out == 1'b1)) & ~((outStream_TREADY == 1'b0) & (outStream_V_data_1_vld_in == 1'b1)) & (outStream_V_data_1_state == 2'd3)) | ((outStream_V_data_1_state == 2'd1) & (outStream_V_data_1_ack_out == 1'b1)) | ((outStream_V_data_1_state == 2'd2) & (outStream_V_data_1_vld_in == 1'b1)))) begin
            outStream_V_data_1_state <= 2'd3;
        end else begin
            outStream_V_data_1_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        outStream_V_dest_V_1_sel_rd <= 1'b0;
    end else begin
        if (((outStream_V_dest_V_1_ack_out == 1'b1) & (outStream_V_dest_V_1_vld_out == 1'b1))) begin
            outStream_V_dest_V_1_sel_rd <= ~outStream_V_dest_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        outStream_V_dest_V_1_sel_wr <= 1'b0;
    end else begin
        if (((outStream_V_dest_V_1_ack_in == 1'b1) & (outStream_V_dest_V_1_vld_in == 1'b1))) begin
            outStream_V_dest_V_1_sel_wr <= ~outStream_V_dest_V_1_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        outStream_V_dest_V_1_state <= 2'd0;
    end else begin
        if ((((outStream_V_dest_V_1_state == 2'd2) & (outStream_V_dest_V_1_vld_in == 1'b0)) | ((outStream_V_dest_V_1_state == 2'd3) & (outStream_V_dest_V_1_vld_in == 1'b0) & (outStream_V_dest_V_1_ack_out == 1'b1)))) begin
            outStream_V_dest_V_1_state <= 2'd2;
        end else if ((((outStream_V_dest_V_1_state == 2'd1) & (outStream_TREADY == 1'b0)) | ((outStream_V_dest_V_1_state == 2'd3) & (outStream_TREADY == 1'b0) & (outStream_V_dest_V_1_vld_in == 1'b1)))) begin
            outStream_V_dest_V_1_state <= 2'd1;
        end else if (((~((outStream_V_dest_V_1_vld_in == 1'b0) & (outStream_V_dest_V_1_ack_out == 1'b1)) & ~((outStream_TREADY == 1'b0) & (outStream_V_dest_V_1_vld_in == 1'b1)) & (outStream_V_dest_V_1_state == 2'd3)) | ((outStream_V_dest_V_1_state == 2'd1) & (outStream_V_dest_V_1_ack_out == 1'b1)) | ((outStream_V_dest_V_1_state == 2'd2) & (outStream_V_dest_V_1_vld_in == 1'b1)))) begin
            outStream_V_dest_V_1_state <= 2'd3;
        end else begin
            outStream_V_dest_V_1_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        outStream_V_id_V_1_sel_rd <= 1'b0;
    end else begin
        if (((outStream_V_id_V_1_ack_out == 1'b1) & (outStream_V_id_V_1_vld_out == 1'b1))) begin
            outStream_V_id_V_1_sel_rd <= ~outStream_V_id_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        outStream_V_id_V_1_sel_wr <= 1'b0;
    end else begin
        if (((outStream_V_id_V_1_ack_in == 1'b1) & (outStream_V_id_V_1_vld_in == 1'b1))) begin
            outStream_V_id_V_1_sel_wr <= ~outStream_V_id_V_1_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        outStream_V_id_V_1_state <= 2'd0;
    end else begin
        if ((((outStream_V_id_V_1_state == 2'd2) & (outStream_V_id_V_1_vld_in == 1'b0)) | ((outStream_V_id_V_1_state == 2'd3) & (outStream_V_id_V_1_vld_in == 1'b0) & (outStream_V_id_V_1_ack_out == 1'b1)))) begin
            outStream_V_id_V_1_state <= 2'd2;
        end else if ((((outStream_V_id_V_1_state == 2'd1) & (outStream_TREADY == 1'b0)) | ((outStream_V_id_V_1_state == 2'd3) & (outStream_TREADY == 1'b0) & (outStream_V_id_V_1_vld_in == 1'b1)))) begin
            outStream_V_id_V_1_state <= 2'd1;
        end else if (((~((outStream_V_id_V_1_vld_in == 1'b0) & (outStream_V_id_V_1_ack_out == 1'b1)) & ~((outStream_TREADY == 1'b0) & (outStream_V_id_V_1_vld_in == 1'b1)) & (outStream_V_id_V_1_state == 2'd3)) | ((outStream_V_id_V_1_state == 2'd1) & (outStream_V_id_V_1_ack_out == 1'b1)) | ((outStream_V_id_V_1_state == 2'd2) & (outStream_V_id_V_1_vld_in == 1'b1)))) begin
            outStream_V_id_V_1_state <= 2'd3;
        end else begin
            outStream_V_id_V_1_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        outStream_V_keep_V_1_sel_rd <= 1'b0;
    end else begin
        if (((outStream_V_keep_V_1_ack_out == 1'b1) & (outStream_V_keep_V_1_vld_out == 1'b1))) begin
            outStream_V_keep_V_1_sel_rd <= ~outStream_V_keep_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        outStream_V_keep_V_1_sel_wr <= 1'b0;
    end else begin
        if (((outStream_V_keep_V_1_ack_in == 1'b1) & (outStream_V_keep_V_1_vld_in == 1'b1))) begin
            outStream_V_keep_V_1_sel_wr <= ~outStream_V_keep_V_1_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        outStream_V_keep_V_1_state <= 2'd0;
    end else begin
        if ((((outStream_V_keep_V_1_state == 2'd2) & (outStream_V_keep_V_1_vld_in == 1'b0)) | ((outStream_V_keep_V_1_state == 2'd3) & (outStream_V_keep_V_1_vld_in == 1'b0) & (outStream_V_keep_V_1_ack_out == 1'b1)))) begin
            outStream_V_keep_V_1_state <= 2'd2;
        end else if ((((outStream_V_keep_V_1_state == 2'd1) & (outStream_TREADY == 1'b0)) | ((outStream_V_keep_V_1_state == 2'd3) & (outStream_TREADY == 1'b0) & (outStream_V_keep_V_1_vld_in == 1'b1)))) begin
            outStream_V_keep_V_1_state <= 2'd1;
        end else if (((~((outStream_V_keep_V_1_vld_in == 1'b0) & (outStream_V_keep_V_1_ack_out == 1'b1)) & ~((outStream_TREADY == 1'b0) & (outStream_V_keep_V_1_vld_in == 1'b1)) & (outStream_V_keep_V_1_state == 2'd3)) | ((outStream_V_keep_V_1_state == 2'd1) & (outStream_V_keep_V_1_ack_out == 1'b1)) | ((outStream_V_keep_V_1_state == 2'd2) & (outStream_V_keep_V_1_vld_in == 1'b1)))) begin
            outStream_V_keep_V_1_state <= 2'd3;
        end else begin
            outStream_V_keep_V_1_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        outStream_V_last_V_1_sel_rd <= 1'b0;
    end else begin
        if (((outStream_V_last_V_1_ack_out == 1'b1) & (outStream_V_last_V_1_vld_out == 1'b1))) begin
            outStream_V_last_V_1_sel_rd <= ~outStream_V_last_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        outStream_V_last_V_1_sel_wr <= 1'b0;
    end else begin
        if (((outStream_V_last_V_1_ack_in == 1'b1) & (outStream_V_last_V_1_vld_in == 1'b1))) begin
            outStream_V_last_V_1_sel_wr <= ~outStream_V_last_V_1_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        outStream_V_last_V_1_state <= 2'd0;
    end else begin
        if ((((outStream_V_last_V_1_state == 2'd2) & (outStream_V_last_V_1_vld_in == 1'b0)) | ((outStream_V_last_V_1_state == 2'd3) & (outStream_V_last_V_1_vld_in == 1'b0) & (outStream_V_last_V_1_ack_out == 1'b1)))) begin
            outStream_V_last_V_1_state <= 2'd2;
        end else if ((((outStream_V_last_V_1_state == 2'd1) & (outStream_TREADY == 1'b0)) | ((outStream_V_last_V_1_state == 2'd3) & (outStream_TREADY == 1'b0) & (outStream_V_last_V_1_vld_in == 1'b1)))) begin
            outStream_V_last_V_1_state <= 2'd1;
        end else if (((~((outStream_V_last_V_1_vld_in == 1'b0) & (outStream_V_last_V_1_ack_out == 1'b1)) & ~((outStream_TREADY == 1'b0) & (outStream_V_last_V_1_vld_in == 1'b1)) & (outStream_V_last_V_1_state == 2'd3)) | ((outStream_V_last_V_1_state == 2'd1) & (outStream_V_last_V_1_ack_out == 1'b1)) | ((outStream_V_last_V_1_state == 2'd2) & (outStream_V_last_V_1_vld_in == 1'b1)))) begin
            outStream_V_last_V_1_state <= 2'd3;
        end else begin
            outStream_V_last_V_1_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        outStream_V_strb_V_1_sel_rd <= 1'b0;
    end else begin
        if (((outStream_V_strb_V_1_ack_out == 1'b1) & (outStream_V_strb_V_1_vld_out == 1'b1))) begin
            outStream_V_strb_V_1_sel_rd <= ~outStream_V_strb_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        outStream_V_strb_V_1_sel_wr <= 1'b0;
    end else begin
        if (((outStream_V_strb_V_1_ack_in == 1'b1) & (outStream_V_strb_V_1_vld_in == 1'b1))) begin
            outStream_V_strb_V_1_sel_wr <= ~outStream_V_strb_V_1_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        outStream_V_strb_V_1_state <= 2'd0;
    end else begin
        if ((((outStream_V_strb_V_1_state == 2'd2) & (outStream_V_strb_V_1_vld_in == 1'b0)) | ((outStream_V_strb_V_1_state == 2'd3) & (outStream_V_strb_V_1_vld_in == 1'b0) & (outStream_V_strb_V_1_ack_out == 1'b1)))) begin
            outStream_V_strb_V_1_state <= 2'd2;
        end else if ((((outStream_V_strb_V_1_state == 2'd1) & (outStream_TREADY == 1'b0)) | ((outStream_V_strb_V_1_state == 2'd3) & (outStream_TREADY == 1'b0) & (outStream_V_strb_V_1_vld_in == 1'b1)))) begin
            outStream_V_strb_V_1_state <= 2'd1;
        end else if (((~((outStream_V_strb_V_1_vld_in == 1'b0) & (outStream_V_strb_V_1_ack_out == 1'b1)) & ~((outStream_TREADY == 1'b0) & (outStream_V_strb_V_1_vld_in == 1'b1)) & (outStream_V_strb_V_1_state == 2'd3)) | ((outStream_V_strb_V_1_state == 2'd1) & (outStream_V_strb_V_1_ack_out == 1'b1)) | ((outStream_V_strb_V_1_state == 2'd2) & (outStream_V_strb_V_1_vld_in == 1'b1)))) begin
            outStream_V_strb_V_1_state <= 2'd3;
        end else begin
            outStream_V_strb_V_1_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        outStream_V_user_V_1_sel_rd <= 1'b0;
    end else begin
        if (((outStream_V_user_V_1_ack_out == 1'b1) & (outStream_V_user_V_1_vld_out == 1'b1))) begin
            outStream_V_user_V_1_sel_rd <= ~outStream_V_user_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        outStream_V_user_V_1_sel_wr <= 1'b0;
    end else begin
        if (((outStream_V_user_V_1_ack_in == 1'b1) & (outStream_V_user_V_1_vld_in == 1'b1))) begin
            outStream_V_user_V_1_sel_wr <= ~outStream_V_user_V_1_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        outStream_V_user_V_1_state <= 2'd0;
    end else begin
        if ((((outStream_V_user_V_1_state == 2'd2) & (outStream_V_user_V_1_vld_in == 1'b0)) | ((outStream_V_user_V_1_state == 2'd3) & (outStream_V_user_V_1_vld_in == 1'b0) & (outStream_V_user_V_1_ack_out == 1'b1)))) begin
            outStream_V_user_V_1_state <= 2'd2;
        end else if ((((outStream_V_user_V_1_state == 2'd1) & (outStream_TREADY == 1'b0)) | ((outStream_V_user_V_1_state == 2'd3) & (outStream_TREADY == 1'b0) & (outStream_V_user_V_1_vld_in == 1'b1)))) begin
            outStream_V_user_V_1_state <= 2'd1;
        end else if (((~((outStream_V_user_V_1_vld_in == 1'b0) & (outStream_V_user_V_1_ack_out == 1'b1)) & ~((outStream_TREADY == 1'b0) & (outStream_V_user_V_1_vld_in == 1'b1)) & (outStream_V_user_V_1_state == 2'd3)) | ((outStream_V_user_V_1_state == 2'd1) & (outStream_V_user_V_1_ack_out == 1'b1)) | ((outStream_V_user_V_1_state == 2'd2) & (outStream_V_user_V_1_vld_in == 1'b1)))) begin
            outStream_V_user_V_1_state <= 2'd3;
        end else begin
            outStream_V_user_V_1_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((select_ln57_5_fu_2473_p3 == 1'd1) & (select_ln57_3_fu_2439_p3 == 1'd0) & (icmp_ln46_fu_2377_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((empty_34_reg_11268 == 1'd1) & (select_ln57_5_reg_11206 == 1'd0) & (select_ln57_3_reg_11202 == 1'd0) & (icmp_ln46_reg_11175 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        ap_phi_reg_pp0_iter0_p_017_reg_1110 <= 16'd0;
    end else if (((empty_34_reg_11268 == 1'd0) & (select_ln57_5_reg_11206 == 1'd0) & (select_ln57_3_reg_11202 == 1'd0) & (icmp_ln46_reg_11175 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        ap_phi_reg_pp0_iter0_p_017_reg_1110 <= {{inStream_V_data_0_data_out[31:16]}};
    end
end

always @ (posedge ap_clk) begin
    if ((((select_ln57_5_fu_2473_p3 == 1'd1) & (select_ln57_3_fu_2439_p3 == 1'd0) & (icmp_ln46_fu_2377_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((empty_34_reg_11268 == 1'd1) & (select_ln57_5_reg_11206 == 1'd0) & (select_ln57_3_reg_11202 == 1'd0) & (icmp_ln46_reg_11175 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        ap_phi_reg_pp0_iter0_p_0_reg_1125 <= 16'd0;
    end else if (((empty_34_reg_11268 == 1'd0) & (select_ln57_5_reg_11206 == 1'd0) & (select_ln57_3_reg_11202 == 1'd0) & (icmp_ln46_reg_11175 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        ap_phi_reg_pp0_iter0_p_0_reg_1125 <= curr_input_data_sub_s_fu_2767_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln46_reg_11175 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        col_idx_assign_reg_1088 <= select_ln49_4_reg_11261;
    end else if (((ap_phi_mux_phi_ln13_phi_fu_1047_p4 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        col_idx_assign_reg_1088 <= 9'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln46_reg_11175 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        indvar_flatten153_reg_1055 <= add_ln46_reg_11179;
    end else if (((ap_phi_mux_phi_ln13_phi_fu_1047_p4 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        indvar_flatten153_reg_1055 <= 13'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln46_reg_11175 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        indvar_flatten_reg_1077 <= select_ln49_8_reg_11272;
    end else if (((ap_phi_mux_phi_ln13_phi_fu_1047_p4 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        indvar_flatten_reg_1077 <= 11'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln46_reg_11175 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        input_ch_idx_0_reg_1099 <= input_ch_idx_reg_11998;
    end else if (((ap_phi_mux_phi_ln13_phi_fu_1047_p4 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        input_ch_idx_0_reg_1099 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_phi_ln13_phi_fu_1047_p4 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        phi_ln13_reg_1043 <= xor_ln13_fu_2247_p2;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        phi_ln13_reg_1043 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln46_reg_11175 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        row_idx_0_reg_1066 <= select_ln46_reg_11218;
    end else if (((ap_phi_mux_phi_ln13_phi_fu_1047_p4 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        row_idx_0_reg_1066 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_29842)) begin
        if ((icmp_ln81_reg_11317_pp0_iter2_reg == 1'd1)) begin
            sub1_val_output_0_V_1_fu_500 <= select_ln98_fu_3377_p3;
        end else if ((icmp_ln81_reg_11317_pp0_iter2_reg == 1'd0)) begin
            sub1_val_output_0_V_1_fu_500 <= sub1_val_output_0_V_fu_3385_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_31244)) begin
        if ((icmp_ln81_reg_11317_pp0_iter2_reg == 1'd1)) begin
            sub1_val_output_10_s_fu_540 <= select_ln98_20_fu_7040_p3;
        end else if ((icmp_ln81_reg_11317_pp0_iter2_reg == 1'd0)) begin
            sub1_val_output_10_s_fu_540 <= sub1_val_output_10_1_fu_7047_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_31244)) begin
        if ((icmp_ln81_reg_11317_pp0_iter2_reg == 1'd1)) begin
            sub1_val_output_11_s_fu_544 <= select_ln98_22_fu_7174_p3;
        end else if ((icmp_ln81_reg_11317_pp0_iter2_reg == 1'd0)) begin
            sub1_val_output_11_s_fu_544 <= sub1_val_output_11_1_fu_7181_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_31244)) begin
        if ((icmp_ln81_reg_11317_pp0_iter2_reg == 1'd1)) begin
            sub1_val_output_12_s_fu_548 <= select_ln98_24_fu_7308_p3;
        end else if ((icmp_ln81_reg_11317_pp0_iter2_reg == 1'd0)) begin
            sub1_val_output_12_s_fu_548 <= sub1_val_output_12_1_fu_7315_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_31244)) begin
        if ((icmp_ln81_reg_11317_pp0_iter2_reg == 1'd1)) begin
            sub1_val_output_13_s_fu_552 <= select_ln98_26_fu_7442_p3;
        end else if ((icmp_ln81_reg_11317_pp0_iter2_reg == 1'd0)) begin
            sub1_val_output_13_s_fu_552 <= sub1_val_output_13_1_fu_7449_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_31250)) begin
        if ((icmp_ln81_reg_11317_pp0_iter2_reg == 1'd1)) begin
            sub1_val_output_14_s_fu_556 <= select_ln98_28_fu_8526_p3;
        end else if ((icmp_ln81_reg_11317_pp0_iter2_reg == 1'd0)) begin
            sub1_val_output_14_s_fu_556 <= sub1_val_output_14_1_fu_8533_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_31250)) begin
        if ((icmp_ln81_reg_11317_pp0_iter2_reg == 1'd1)) begin
            sub1_val_output_15_s_fu_560 <= select_ln98_30_fu_8660_p3;
        end else if ((icmp_ln81_reg_11317_pp0_iter2_reg == 1'd0)) begin
            sub1_val_output_15_s_fu_560 <= sub1_val_output_15_1_fu_8667_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_29842)) begin
        if ((icmp_ln81_reg_11317_pp0_iter2_reg == 1'd1)) begin
            sub1_val_output_1_V_1_fu_504 <= select_ln98_2_fu_3404_p3;
        end else if ((icmp_ln81_reg_11317_pp0_iter2_reg == 1'd0)) begin
            sub1_val_output_1_V_1_fu_504 <= sub1_val_output_1_V_fu_3412_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_29842)) begin
        if ((icmp_ln81_reg_11317_pp0_iter2_reg == 1'd1)) begin
            sub1_val_output_2_V_1_fu_508 <= select_ln98_4_fu_3431_p3;
        end else if ((icmp_ln81_reg_11317_pp0_iter2_reg == 1'd0)) begin
            sub1_val_output_2_V_1_fu_508 <= sub1_val_output_2_V_fu_3439_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_29842)) begin
        if ((icmp_ln81_reg_11317_pp0_iter2_reg == 1'd1)) begin
            sub1_val_output_3_V_1_fu_512 <= select_ln98_6_fu_3458_p3;
        end else if ((icmp_ln81_reg_11317_pp0_iter2_reg == 1'd0)) begin
            sub1_val_output_3_V_1_fu_512 <= sub1_val_output_3_V_fu_3466_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_29842)) begin
        if ((icmp_ln81_reg_11317_pp0_iter2_reg == 1'd1)) begin
            sub1_val_output_4_V_1_fu_516 <= select_ln98_8_fu_3485_p3;
        end else if ((icmp_ln81_reg_11317_pp0_iter2_reg == 1'd0)) begin
            sub1_val_output_4_V_1_fu_516 <= sub1_val_output_4_V_fu_3493_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_29842)) begin
        if ((icmp_ln81_reg_11317_pp0_iter2_reg == 1'd1)) begin
            sub1_val_output_5_V_1_fu_520 <= select_ln98_10_fu_3512_p3;
        end else if ((icmp_ln81_reg_11317_pp0_iter2_reg == 1'd0)) begin
            sub1_val_output_5_V_1_fu_520 <= sub1_val_output_5_V_fu_3520_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1338)) begin
        if ((icmp_ln81_reg_11317_pp0_iter2_reg == 1'd1)) begin
            sub1_val_output_6_V_1_fu_524 <= select_ln98_12_fu_5295_p3;
        end else if ((icmp_ln81_reg_11317_pp0_iter2_reg == 1'd0)) begin
            sub1_val_output_6_V_1_fu_524 <= sub1_val_output_6_V_fu_5302_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1338)) begin
        if ((icmp_ln81_reg_11317_pp0_iter2_reg == 1'd1)) begin
            sub1_val_output_7_V_1_fu_528 <= select_ln98_14_fu_5429_p3;
        end else if ((icmp_ln81_reg_11317_pp0_iter2_reg == 1'd0)) begin
            sub1_val_output_7_V_1_fu_528 <= sub1_val_output_7_V_fu_5436_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_31244)) begin
        if ((icmp_ln81_reg_11317_pp0_iter2_reg == 1'd1)) begin
            sub1_val_output_8_V_1_fu_532 <= select_ln98_16_fu_6772_p3;
        end else if ((icmp_ln81_reg_11317_pp0_iter2_reg == 1'd0)) begin
            sub1_val_output_8_V_1_fu_532 <= sub1_val_output_8_V_fu_6779_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_31244)) begin
        if ((icmp_ln81_reg_11317_pp0_iter2_reg == 1'd1)) begin
            sub1_val_output_9_V_1_fu_536 <= select_ln98_18_fu_6906_p3;
        end else if ((icmp_ln81_reg_11317_pp0_iter2_reg == 1'd0)) begin
            sub1_val_output_9_V_1_fu_536 <= sub1_val_output_9_V_fu_6913_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln81_reg_11317_pp0_iter2_reg == 1'd1) & (select_ln49_1_reg_11235_pp0_iter2_reg == 1'd1) & (select_ln57_3_reg_11202_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        activated_output_0_s_reg_12937 <= activated_output_0_s_fu_6314_p3;
        activated_output_1_s_reg_12942 <= activated_output_1_s_fu_6473_p3;
        activated_output_2_s_reg_12947 <= activated_output_2_s_fu_6632_p3;
        add_ln703_24_reg_13041 <= add_ln703_24_fu_6827_p2;
        add_ln703_27_reg_13060 <= add_ln703_27_fu_6961_p2;
        add_ln703_30_reg_13079 <= add_ln703_30_fu_7095_p2;
        add_ln703_33_reg_13098 <= add_ln703_33_fu_7229_p2;
        add_ln703_36_reg_13117 <= add_ln703_36_fu_7363_p2;
        add_ln703_39_reg_13136 <= add_ln703_39_fu_7497_p2;
        and_ln785_10_reg_13085 <= and_ln785_10_fu_7136_p2;
        and_ln785_11_reg_13104 <= and_ln785_11_fu_7270_p2;
        and_ln785_12_reg_13123 <= and_ln785_12_fu_7404_p2;
        and_ln785_13_reg_13142 <= and_ln785_13_fu_7538_p2;
        and_ln785_8_reg_13047 <= and_ln785_8_fu_6868_p2;
        and_ln785_9_reg_13066 <= and_ln785_9_fu_7002_p2;
        and_ln786_33_reg_13053 <= and_ln786_33_fu_6892_p2;
        and_ln786_35_reg_13072 <= and_ln786_35_fu_7026_p2;
        and_ln786_37_reg_13091 <= and_ln786_37_fu_7160_p2;
        and_ln786_39_reg_13110 <= and_ln786_39_fu_7294_p2;
        and_ln786_41_reg_13129 <= and_ln786_41_fu_7428_p2;
        and_ln786_43_reg_13148 <= and_ln786_43_fu_7562_p2;
        mul_ln1118_3_reg_12952 <= mul_ln1118_3_fu_10629_p2;
        mul_ln1118_4_reg_12977 <= mul_ln1118_4_fu_10638_p2;
        mul_ln1118_5_reg_13002 <= mul_ln1118_5_fu_10647_p2;
        select_ln340_56_reg_13027 <= select_ln340_56_fu_6726_p3;
        select_ln340_62_reg_13034 <= select_ln340_62_fu_6761_p3;
        tmp_105_reg_12990 <= mul_ln1118_4_fu_10638_p2[32'd21];
        tmp_109_reg_12996 <= mul_ln1118_4_fu_10638_p2[32'd21];
        tmp_117_reg_13015 <= mul_ln1118_5_fu_10647_p2[32'd21];
        tmp_121_reg_13021 <= mul_ln1118_5_fu_10647_p2[32'd21];
        tmp_93_reg_12965 <= mul_ln1118_3_fu_10629_p2[32'd21];
        tmp_97_reg_12971 <= mul_ln1118_3_fu_10629_p2[32'd21];
        trunc_ln718_3_reg_12960 <= trunc_ln718_3_fu_6642_p1;
        trunc_ln718_4_reg_12985 <= trunc_ln718_4_fu_6662_p1;
        trunc_ln718_5_reg_13010 <= trunc_ln718_5_fu_6682_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln49_1_reg_11235_pp0_iter3_reg == 1'd1) & (icmp_ln81_reg_11317_pp0_iter3_reg == 1'd1) & (select_ln57_3_reg_11202_pp0_iter3_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001))) begin
        activated_output_10_reg_13445 <= activated_output_10_fu_9709_p3;
        activated_output_11_reg_13450 <= activated_output_11_fu_9868_p3;
        activated_output_9_s_reg_13440 <= activated_output_9_s_fu_9550_p3;
        mul_ln1118_12_reg_13455 <= mul_ln1118_12_fu_10710_p2;
        mul_ln1118_13_reg_13480 <= mul_ln1118_13_fu_10719_p2;
        mul_ln1118_14_reg_13505 <= mul_ln1118_14_fu_10728_p2;
        tmp_201_reg_13468 <= mul_ln1118_12_fu_10710_p2[32'd21];
        tmp_205_reg_13474 <= mul_ln1118_12_fu_10710_p2[32'd21];
        tmp_213_reg_13493 <= mul_ln1118_13_fu_10719_p2[32'd21];
        tmp_217_reg_13499 <= mul_ln1118_13_fu_10719_p2[32'd21];
        tmp_225_reg_13518 <= mul_ln1118_14_fu_10728_p2[32'd21];
        tmp_229_reg_13524 <= mul_ln1118_14_fu_10728_p2[32'd21];
        trunc_ln718_12_reg_13463 <= trunc_ln718_12_fu_9878_p1;
        trunc_ln718_13_reg_13488 <= trunc_ln718_13_fu_9898_p1;
        trunc_ln718_14_reg_13513 <= trunc_ln718_14_fu_9918_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln49_1_reg_11235_pp0_iter3_reg == 1'd1) & (icmp_ln81_reg_11317_pp0_iter3_reg == 1'd1) & (select_ln57_3_reg_11202_pp0_iter3_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001))) begin
        activated_output_12_reg_13530 <= activated_output_12_fu_10087_p3;
        activated_output_13_reg_13535 <= activated_output_13_fu_10246_p3;
        activated_output_14_reg_13540 <= activated_output_14_fu_10405_p3;
        mul_ln1118_15_reg_13545 <= mul_ln1118_15_fu_10737_p2;
        tmp_237_reg_13558 <= mul_ln1118_15_fu_10737_p2[32'd21];
        tmp_241_reg_13564 <= mul_ln1118_15_fu_10737_p2[32'd21];
        trunc_ln718_15_reg_13553 <= trunc_ln718_15_fu_10415_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (select_ln49_1_reg_11235_pp0_iter3_reg == 1'd1) & (icmp_ln81_reg_11317_pp0_iter3_reg == 1'd1) & (select_ln57_3_reg_11202_pp0_iter3_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        activated_output_15_reg_13570 <= activated_output_15_fu_10584_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln81_reg_11317_pp0_iter2_reg == 1'd1) & (select_ln49_1_reg_11235_pp0_iter3_reg == 1'd1) & (select_ln57_3_reg_11202_pp0_iter3_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        activated_output_3_s_reg_13167 <= activated_output_3_s_fu_7927_p3;
        activated_output_4_s_reg_13172 <= activated_output_4_s_fu_8086_p3;
        activated_output_5_s_reg_13177 <= activated_output_5_s_fu_8245_p3;
        add_ln703_42_reg_13298 <= add_ln703_42_fu_8581_p2;
        add_ln703_45_reg_13317 <= add_ln703_45_fu_8715_p2;
        and_ln785_14_reg_13304 <= and_ln785_14_fu_8622_p2;
        and_ln785_15_reg_13323 <= and_ln785_15_fu_8756_p2;
        and_ln786_45_reg_13310 <= and_ln786_45_fu_8646_p2;
        and_ln786_47_reg_13329 <= and_ln786_47_fu_8780_p2;
        mul_ln1118_6_reg_13182 <= mul_ln1118_6_fu_10656_p2;
        mul_ln1118_7_reg_13207 <= mul_ln1118_7_fu_10665_p2;
        mul_ln1118_8_reg_13238 <= mul_ln1118_8_fu_10674_p2;
        select_ln340_65_reg_13232 <= select_ln340_65_fu_8319_p3;
        select_ln340_67_reg_13263 <= select_ln340_67_fu_8375_p3;
        select_ln340_69_reg_13270 <= select_ln340_69_fu_8410_p3;
        select_ln340_71_reg_13277 <= select_ln340_71_fu_8445_p3;
        select_ln340_73_reg_13284 <= select_ln340_73_fu_8480_p3;
        select_ln340_75_reg_13291 <= select_ln340_75_fu_8515_p3;
        tmp_129_reg_13195 <= mul_ln1118_6_fu_10656_p2[32'd21];
        tmp_133_reg_13201 <= mul_ln1118_6_fu_10656_p2[32'd21];
        tmp_141_reg_13220 <= mul_ln1118_7_fu_10665_p2[32'd21];
        tmp_145_reg_13226 <= mul_ln1118_7_fu_10665_p2[32'd21];
        tmp_153_reg_13251 <= mul_ln1118_8_fu_10674_p2[32'd21];
        tmp_157_reg_13257 <= mul_ln1118_8_fu_10674_p2[32'd21];
        trunc_ln718_6_reg_13190 <= trunc_ln718_6_fu_8255_p1;
        trunc_ln718_7_reg_13215 <= trunc_ln718_7_fu_8275_p1;
        trunc_ln718_8_reg_13246 <= trunc_ln718_8_fu_8331_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln49_1_reg_11235_pp0_iter3_reg == 1'd1) & (icmp_ln81_reg_11317_pp0_iter3_reg == 1'd1) & (select_ln57_3_reg_11202_pp0_iter3_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        activated_output_6_s_reg_13336 <= activated_output_6_s_fu_8943_p3;
        activated_output_7_s_reg_13341 <= activated_output_7_s_fu_9102_p3;
        activated_output_8_s_reg_13346 <= activated_output_8_s_fu_9261_p3;
        mul_ln1118_10_reg_13376 <= mul_ln1118_10_fu_10692_p2;
        mul_ln1118_11_reg_13401 <= mul_ln1118_11_fu_10701_p2;
        mul_ln1118_9_reg_13351 <= mul_ln1118_9_fu_10683_p2;
        select_ln340_77_reg_13426 <= select_ln340_77_fu_9355_p3;
        select_ln340_79_reg_13433 <= select_ln340_79_fu_9390_p3;
        tmp_165_reg_13364 <= mul_ln1118_9_fu_10683_p2[32'd21];
        tmp_169_reg_13370 <= mul_ln1118_9_fu_10683_p2[32'd21];
        tmp_177_reg_13389 <= mul_ln1118_10_fu_10692_p2[32'd21];
        tmp_181_reg_13395 <= mul_ln1118_10_fu_10692_p2[32'd21];
        tmp_189_reg_13414 <= mul_ln1118_11_fu_10701_p2[32'd21];
        tmp_193_reg_13420 <= mul_ln1118_11_fu_10701_p2[32'd21];
        trunc_ln718_10_reg_13384 <= trunc_ln718_10_fu_9291_p1;
        trunc_ln718_11_reg_13409 <= trunc_ln718_11_fu_9311_p1;
        trunc_ln718_9_reg_13359 <= trunc_ln718_9_fu_9271_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln49_1_reg_11235_pp0_iter1_reg == 1'd1) & (select_ln57_3_reg_11202_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        add_ln104_10_reg_12575[8 : 1] <= add_ln104_10_fu_3272_p2[8 : 1];
        add_ln104_11_reg_12580[7 : 1] <= add_ln104_11_fu_3277_p2[7 : 1];
        add_ln104_9_reg_12570[8 : 1] <= add_ln104_9_fu_3267_p2[8 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln49_1_reg_11235 == 1'd1) & (select_ln57_3_reg_11202 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln104_1_reg_12488[6 : 1] <= add_ln104_1_fu_3109_p2[6 : 1];
        add_ln104_2_reg_12493[6 : 1] <= add_ln104_2_fu_3119_p2[6 : 1];
        add_ln104_3_reg_12498[7 : 1] <= add_ln104_3_fu_3133_p2[7 : 1];
        add_ln104_reg_12483[5 : 1] <= add_ln104_fu_3099_p2[5 : 1];
        add_ln_reg_12453[1] <= add_ln_fu_3071_p5[1];
add_ln_reg_12453[4] <= add_ln_fu_3071_p5[4];
        zext_ln104_1_reg_12461[1] <= zext_ln104_1_fu_3083_p1[1];
zext_ln104_1_reg_12461[4] <= zext_ln104_1_fu_3083_p1[4];
        zext_ln104_2_reg_12468[1] <= zext_ln104_2_fu_3087_p1[1];
zext_ln104_2_reg_12468[4] <= zext_ln104_2_fu_3087_p1[4];
        zext_ln106_reg_12473[1] <= zext_ln106_fu_3095_p1[1];
zext_ln106_reg_12473[4] <= zext_ln106_fu_3095_p1[4];
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln49_1_reg_11235_pp0_iter1_reg == 1'd1) & (select_ln57_3_reg_11202_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        add_ln104_4_reg_12510[7 : 1] <= add_ln104_4_fu_3185_p2[7 : 1];
        add_ln104_5_reg_12515[7 : 1] <= add_ln104_5_fu_3190_p2[7 : 1];
        add_ln104_6_reg_12520[6 : 1] <= add_ln104_6_fu_3195_p2[6 : 1];
        add_ln104_7_reg_12525[8 : 1] <= add_ln104_7_fu_3200_p2[8 : 1];
        add_ln104_8_reg_12530[8 : 1] <= add_ln104_8_fu_3206_p2[8 : 1];
        zext_ln104_reg_12503[1] <= zext_ln104_fu_3143_p1[1];
zext_ln104_reg_12503[4] <= zext_ln104_fu_3143_p1[4];
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln49_1_reg_11235_pp0_iter1_reg == 1'd1) & (icmp_ln81_reg_11317_pp0_iter1_reg == 1'd0) & (select_ln57_3_reg_11202_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001))) begin
        add_ln106_10_reg_12600[8 : 1] <= add_ln106_10_fu_3305_p2[8 : 1];
        add_ln106_11_reg_12605[8 : 1] <= add_ln106_11_fu_3324_p2[8 : 1];
        add_ln106_7_reg_12585[6 : 1] <= add_ln106_7_fu_3290_p2[6 : 1];
        add_ln106_8_reg_12590[8 : 1] <= add_ln106_8_fu_3295_p2[8 : 1];
        add_ln106_9_reg_12595[8 : 1] <= add_ln106_9_fu_3300_p2[8 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln49_1_reg_11235_pp0_iter1_reg == 1'd1) & (icmp_ln81_reg_11317_pp0_iter1_reg == 1'd0) & (select_ln57_3_reg_11202_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001))) begin
        add_ln106_12_reg_12610[8 : 1] <= add_ln106_12_fu_3355_p2[8 : 1];
        add_ln106_13_reg_12615[7 : 1] <= add_ln106_13_fu_3360_p2[7 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (select_ln49_1_reg_11235 == 1'd1) & (select_ln57_3_reg_11202 == 1'd0) & (icmp_ln46_reg_11175 == 1'd0) & (icmp_ln81_reg_11317 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        add_ln106_1_reg_11978[6 : 1] <= add_ln106_1_fu_3039_p2[6 : 1];
        add_ln106_2_reg_11983[6 : 1] <= add_ln106_2_fu_3045_p2[6 : 1];
        add_ln106_3_reg_11988[7 : 1] <= add_ln106_3_fu_3051_p2[7 : 1];
        add_ln106_4_reg_11993[7 : 1] <= add_ln106_4_fu_3057_p2[7 : 1];
        add_ln106_reg_11973[5 : 1] <= add_ln106_fu_3033_p2[5 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln49_1_reg_11235_pp0_iter1_reg == 1'd1) & (icmp_ln81_reg_11317_pp0_iter1_reg == 1'd0) & (select_ln57_3_reg_11202_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        add_ln106_5_reg_12560[7 : 1] <= add_ln106_5_fu_3231_p2[7 : 1];
        add_ln106_6_reg_12565[7 : 1] <= add_ln106_6_fu_3240_p2[7 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln174_1_reg_11170 <= add_ln174_1_fu_2371_p2;
        add_ln174_reg_11165 <= add_ln174_fu_2365_p2;
        conv_count_reg_11155 <= conv_count_fu_2309_p3;
        icmp_ln46_reg_11175 <= icmp_ln46_fu_2377_p2;
        or_ln138_1_reg_11160 <= or_ln138_1_fu_2359_p2;
        select_ln49_1_reg_11235_pp0_iter1_reg <= select_ln49_1_reg_11235;
        select_ln49_1_reg_11235_pp0_iter2_reg <= select_ln49_1_reg_11235_pp0_iter1_reg;
        select_ln49_1_reg_11235_pp0_iter3_reg <= select_ln49_1_reg_11235_pp0_iter2_reg;
        select_ln49_2_reg_11251_pp0_iter1_reg <= select_ln49_2_reg_11251;
        select_ln49_2_reg_11251_pp0_iter2_reg <= select_ln49_2_reg_11251_pp0_iter1_reg;
        select_ln49_2_reg_11251_pp0_iter3_reg <= select_ln49_2_reg_11251_pp0_iter2_reg;
        select_ln49_2_reg_11251_pp0_iter4_reg <= select_ln49_2_reg_11251_pp0_iter3_reg;
        select_ln49_reg_11223_pp0_iter1_reg <= select_ln49_reg_11223;
        select_ln49_reg_11223_pp0_iter2_reg <= select_ln49_reg_11223_pp0_iter1_reg;
        select_ln49_reg_11223_pp0_iter3_reg <= select_ln49_reg_11223_pp0_iter2_reg;
        select_ln49_reg_11223_pp0_iter4_reg <= select_ln49_reg_11223_pp0_iter3_reg;
        select_ln57_3_reg_11202_pp0_iter1_reg <= select_ln57_3_reg_11202;
        select_ln57_3_reg_11202_pp0_iter2_reg <= select_ln57_3_reg_11202_pp0_iter1_reg;
        select_ln57_3_reg_11202_pp0_iter3_reg <= select_ln57_3_reg_11202_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (select_ln49_1_reg_11235 == 1'd1) & (select_ln57_3_reg_11202 == 1'd0) & (icmp_ln46_reg_11175 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        add_ln1_reg_11955[1] <= add_ln1_fu_3011_p4[1];
add_ln1_reg_11955[4] <= add_ln1_fu_3011_p4[4];
        zext_ln106_1_reg_11961[1] <= zext_ln106_1_fu_3021_p1[1];
zext_ln106_1_reg_11961[4] <= zext_ln106_1_fu_3021_p1[4];
        zext_ln106_2_reg_11968[1] <= zext_ln106_2_fu_3025_p1[1];
zext_ln106_2_reg_11968[4] <= zext_ln106_2_fu_3025_p1[4];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln46_reg_11179 <= add_ln46_fu_2383_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (icmp_ln81_reg_11317_pp0_iter2_reg == 1'd1) & (select_ln49_1_reg_11235_pp0_iter2_reg == 1'd1) & (select_ln57_3_reg_11202_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        add_ln703_18_reg_12863 <= add_ln703_18_fu_5350_p2;
        add_ln703_21_reg_12882 <= add_ln703_21_fu_5484_p2;
        and_ln785_6_reg_12869 <= and_ln785_6_fu_5391_p2;
        and_ln785_7_reg_12888 <= and_ln785_7_fu_5525_p2;
        and_ln786_29_reg_12875 <= and_ln786_29_fu_5415_p2;
        and_ln786_31_reg_12894 <= and_ln786_31_fu_5549_p2;
        mul_ln1118_1_reg_12813 <= mul_ln1118_1_fu_10611_p2;
        mul_ln1118_2_reg_12838 <= mul_ln1118_2_fu_10620_p2;
        mul_ln1118_reg_12788 <= mul_ln1118_fu_10602_p2;
        tmp_57_reg_12801 <= mul_ln1118_fu_10602_p2[32'd21];
        tmp_61_reg_12807 <= mul_ln1118_fu_10602_p2[32'd21];
        tmp_69_reg_12826 <= mul_ln1118_1_fu_10611_p2[32'd21];
        tmp_73_reg_12832 <= mul_ln1118_1_fu_10611_p2[32'd21];
        tmp_81_reg_12851 <= mul_ln1118_2_fu_10620_p2[32'd21];
        tmp_85_reg_12857 <= mul_ln1118_2_fu_10620_p2[32'd21];
        trunc_ln718_1_reg_12821 <= trunc_ln718_1_fu_5255_p1;
        trunc_ln718_2_reg_12846 <= trunc_ln718_2_fu_5275_p1;
        trunc_ln718_reg_12796 <= trunc_ln718_fu_5235_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln46_fu_2377_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        and_ln57_2_reg_11210 <= and_ln57_2_fu_2507_p2;
        icmp_ln138_4_reg_11246 <= icmp_ln138_4_fu_2585_p2;
        icmp_ln49_reg_11184 <= icmp_ln49_fu_2395_p2;
        icmp_ln62_1_reg_11197 <= icmp_ln62_1_fu_2433_p2;
        or_ln138_2_reg_11256 <= or_ln138_2_fu_2623_p2;
        select_ln49_1_reg_11235 <= select_ln49_1_fu_2563_p3;
        select_ln49_2_reg_11251 <= select_ln49_2_fu_2603_p3;
        select_ln49_reg_11223 <= select_ln49_fu_2533_p3;
        select_ln57_11_reg_11239 <= select_ln57_11_fu_2577_p3;
        select_ln57_2_reg_11192 <= select_ln57_2_fu_2425_p3;
        select_ln57_3_reg_11202 <= select_ln57_3_fu_2439_p3;
        select_ln57_5_reg_11206 <= select_ln57_5_fu_2473_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln57_5_fu_2473_p3 == 1'd0) & (select_ln57_3_fu_2439_p3 == 1'd0) & (icmp_ln46_fu_2377_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        empty_34_reg_11268 <= empty_34_fu_2649_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln57_3_reg_11202 == 1'd0) & (icmp_ln46_reg_11175 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        icmp_ln81_reg_11317 <= icmp_ln81_fu_2815_p2;
        mul_ln203_reg_11309[10 : 1] <= mul_ln203_fu_2809_p2[10 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        icmp_ln81_reg_11317_pp0_iter1_reg <= icmp_ln81_reg_11317;
        icmp_ln81_reg_11317_pp0_iter2_reg <= icmp_ln81_reg_11317_pp0_iter1_reg;
        icmp_ln81_reg_11317_pp0_iter3_reg <= icmp_ln81_reg_11317_pp0_iter2_reg;
        select_ln49_3_reg_11277_pp0_iter1_reg <= select_ln49_3_reg_11277;
        select_ln49_3_reg_11277_pp0_iter2_reg <= select_ln49_3_reg_11277_pp0_iter1_reg;
        select_ln49_3_reg_11277_pp0_iter3_reg <= select_ln49_3_reg_11277_pp0_iter2_reg;
        select_ln49_3_reg_11277_pp0_iter4_reg <= select_ln49_3_reg_11277_pp0_iter3_reg;
        tmp_dest_V_load_reg_12555_pp0_iter2_reg <= tmp_dest_V_load_reg_12555;
        tmp_dest_V_load_reg_12555_pp0_iter3_reg <= tmp_dest_V_load_reg_12555_pp0_iter2_reg;
        tmp_id_V_load_reg_12550_pp0_iter2_reg <= tmp_id_V_load_reg_12550;
        tmp_id_V_load_reg_12550_pp0_iter3_reg <= tmp_id_V_load_reg_12550_pp0_iter2_reg;
        tmp_keep_V_load_reg_12535_pp0_iter2_reg <= tmp_keep_V_load_reg_12535;
        tmp_keep_V_load_reg_12535_pp0_iter3_reg <= tmp_keep_V_load_reg_12535_pp0_iter2_reg;
        tmp_strb_V_load_reg_12540_pp0_iter2_reg <= tmp_strb_V_load_reg_12540;
        tmp_strb_V_load_reg_12540_pp0_iter3_reg <= tmp_strb_V_load_reg_12540_pp0_iter2_reg;
        tmp_user_V_load_reg_12545_pp0_iter2_reg <= tmp_user_V_load_reg_12545;
        tmp_user_V_load_reg_12545_pp0_iter3_reg <= tmp_user_V_load_reg_12545_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln49_1_reg_11235_pp0_iter2_reg == 1'd1) & (select_ln57_3_reg_11202_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        icmp_ln98_reg_12620 <= icmp_ln98_fu_3372_p2;
        select_ln98_10_reg_12680 <= select_ln98_10_fu_3512_p3;
        select_ln98_2_reg_12656 <= select_ln98_2_fu_3404_p3;
        select_ln98_4_reg_12662 <= select_ln98_4_fu_3431_p3;
        select_ln98_6_reg_12668 <= select_ln98_6_fu_3458_p3;
        select_ln98_8_reg_12674 <= select_ln98_8_fu_3485_p3;
        select_ln98_reg_12650 <= select_ln98_fu_3377_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((inStream_V_data_0_load_A == 1'b1)) begin
        inStream_V_data_0_payload_A <= inStream_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((inStream_V_data_0_load_B == 1'b1)) begin
        inStream_V_data_0_payload_B <= inStream_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((inStream_V_dest_V_0_load_A == 1'b1)) begin
        inStream_V_dest_V_0_payload_A <= inStream_TDEST;
    end
end

always @ (posedge ap_clk) begin
    if ((inStream_V_dest_V_0_load_B == 1'b1)) begin
        inStream_V_dest_V_0_payload_B <= inStream_TDEST;
    end
end

always @ (posedge ap_clk) begin
    if ((inStream_V_id_V_0_load_A == 1'b1)) begin
        inStream_V_id_V_0_payload_A <= inStream_TID;
    end
end

always @ (posedge ap_clk) begin
    if ((inStream_V_id_V_0_load_B == 1'b1)) begin
        inStream_V_id_V_0_payload_B <= inStream_TID;
    end
end

always @ (posedge ap_clk) begin
    if ((inStream_V_keep_V_0_load_A == 1'b1)) begin
        inStream_V_keep_V_0_payload_A <= inStream_TKEEP;
    end
end

always @ (posedge ap_clk) begin
    if ((inStream_V_keep_V_0_load_B == 1'b1)) begin
        inStream_V_keep_V_0_payload_B <= inStream_TKEEP;
    end
end

always @ (posedge ap_clk) begin
    if ((inStream_V_strb_V_0_load_A == 1'b1)) begin
        inStream_V_strb_V_0_payload_A <= inStream_TSTRB;
    end
end

always @ (posedge ap_clk) begin
    if ((inStream_V_strb_V_0_load_B == 1'b1)) begin
        inStream_V_strb_V_0_payload_B <= inStream_TSTRB;
    end
end

always @ (posedge ap_clk) begin
    if ((inStream_V_user_V_0_load_A == 1'b1)) begin
        inStream_V_user_V_0_payload_A <= inStream_TUSER;
    end
end

always @ (posedge ap_clk) begin
    if ((inStream_V_user_V_0_load_B == 1'b1)) begin
        inStream_V_user_V_0_payload_B <= inStream_TUSER;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (icmp_ln46_reg_11175 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        input_ch_idx_reg_11998 <= input_ch_idx_fu_3063_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (select_ln49_1_reg_11235 == 1'd1) & (select_ln57_3_reg_11202 == 1'd0) & (icmp_ln46_reg_11175 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        kernel_window_0_val_1_reg_11480 <= line_buff_group_0_va_q1;
        kernel_window_0_val_3_reg_11485 <= line_buff_group_0_va_1_q0;
        kernel_window_0_val_4_reg_11490 <= line_buff_group_0_va_1_q1;
        kernel_window_0_val_6_reg_11495 <= line_buff_group_0_va_2_q0;
        kernel_window_0_val_7_reg_11500 <= line_buff_group_0_va_2_q1;
        kernel_window_0_val_s_reg_11475 <= line_buff_group_0_va_q0;
        window_group_1_10_v_1_reg_11690 <= grp_fork_window_fu_1277_ap_return_91;
        window_group_1_10_v_2_reg_11695 <= grp_fork_window_fu_1277_ap_return_92;
        window_group_1_10_v_3_reg_11700 <= grp_fork_window_fu_1277_ap_return_93;
        window_group_1_10_v_4_reg_11705 <= grp_fork_window_fu_1277_ap_return_94;
        window_group_1_10_v_5_reg_11710 <= grp_fork_window_fu_1277_ap_return_95;
        window_group_1_10_v_6_reg_11715 <= grp_fork_window_fu_1277_ap_return_96;
        window_group_1_10_v_7_reg_11720 <= grp_fork_window_fu_1277_ap_return_97;
        window_group_1_10_v_8_reg_11725 <= grp_fork_window_fu_1277_ap_return_98;
        window_group_1_10_v_reg_11685 <= grp_fork_window_fu_1277_ap_return_90;
        window_group_1_11_v_1_reg_11735 <= grp_fork_window_fu_1277_ap_return_100;
        window_group_1_11_v_2_reg_11740 <= grp_fork_window_fu_1277_ap_return_101;
        window_group_1_11_v_3_reg_11745 <= grp_fork_window_fu_1277_ap_return_102;
        window_group_1_11_v_4_reg_11750 <= grp_fork_window_fu_1277_ap_return_103;
        window_group_1_11_v_5_reg_11755 <= grp_fork_window_fu_1277_ap_return_104;
        window_group_1_11_v_6_reg_11760 <= grp_fork_window_fu_1277_ap_return_105;
        window_group_1_11_v_7_reg_11765 <= grp_fork_window_fu_1277_ap_return_106;
        window_group_1_11_v_8_reg_11770 <= grp_fork_window_fu_1277_ap_return_107;
        window_group_1_11_v_reg_11730 <= grp_fork_window_fu_1277_ap_return_99;
        window_group_1_12_v_1_reg_11780 <= grp_fork_window_fu_1277_ap_return_109;
        window_group_1_12_v_2_reg_11785 <= grp_fork_window_fu_1277_ap_return_110;
        window_group_1_12_v_3_reg_11790 <= grp_fork_window_fu_1277_ap_return_111;
        window_group_1_12_v_4_reg_11795 <= grp_fork_window_fu_1277_ap_return_112;
        window_group_1_12_v_5_reg_11800 <= grp_fork_window_fu_1277_ap_return_113;
        window_group_1_12_v_6_reg_11805 <= grp_fork_window_fu_1277_ap_return_114;
        window_group_1_12_v_7_reg_11810 <= grp_fork_window_fu_1277_ap_return_115;
        window_group_1_12_v_8_reg_11815 <= grp_fork_window_fu_1277_ap_return_116;
        window_group_1_12_v_reg_11775 <= grp_fork_window_fu_1277_ap_return_108;
        window_group_1_13_v_1_reg_11825 <= grp_fork_window_fu_1277_ap_return_118;
        window_group_1_13_v_2_reg_11830 <= grp_fork_window_fu_1277_ap_return_119;
        window_group_1_13_v_3_reg_11835 <= grp_fork_window_fu_1277_ap_return_120;
        window_group_1_13_v_4_reg_11840 <= grp_fork_window_fu_1277_ap_return_121;
        window_group_1_13_v_5_reg_11845 <= grp_fork_window_fu_1277_ap_return_122;
        window_group_1_13_v_6_reg_11850 <= grp_fork_window_fu_1277_ap_return_123;
        window_group_1_13_v_7_reg_11855 <= grp_fork_window_fu_1277_ap_return_124;
        window_group_1_13_v_8_reg_11860 <= grp_fork_window_fu_1277_ap_return_125;
        window_group_1_13_v_reg_11820 <= grp_fork_window_fu_1277_ap_return_117;
        window_group_1_14_v_1_reg_11870 <= grp_fork_window_fu_1277_ap_return_127;
        window_group_1_14_v_2_reg_11875 <= grp_fork_window_fu_1277_ap_return_128;
        window_group_1_14_v_3_reg_11880 <= grp_fork_window_fu_1277_ap_return_129;
        window_group_1_14_v_4_reg_11885 <= grp_fork_window_fu_1277_ap_return_130;
        window_group_1_14_v_5_reg_11890 <= grp_fork_window_fu_1277_ap_return_131;
        window_group_1_14_v_6_reg_11895 <= grp_fork_window_fu_1277_ap_return_132;
        window_group_1_14_v_7_reg_11900 <= grp_fork_window_fu_1277_ap_return_133;
        window_group_1_14_v_8_reg_11905 <= grp_fork_window_fu_1277_ap_return_134;
        window_group_1_14_v_reg_11865 <= grp_fork_window_fu_1277_ap_return_126;
        window_group_1_15_v_1_reg_11915 <= grp_fork_window_fu_1277_ap_return_136;
        window_group_1_15_v_2_reg_11920 <= grp_fork_window_fu_1277_ap_return_137;
        window_group_1_15_v_3_reg_11925 <= grp_fork_window_fu_1277_ap_return_138;
        window_group_1_15_v_4_reg_11930 <= grp_fork_window_fu_1277_ap_return_139;
        window_group_1_15_v_5_reg_11935 <= grp_fork_window_fu_1277_ap_return_140;
        window_group_1_15_v_6_reg_11940 <= grp_fork_window_fu_1277_ap_return_141;
        window_group_1_15_v_7_reg_11945 <= grp_fork_window_fu_1277_ap_return_142;
        window_group_1_15_v_8_reg_11950 <= grp_fork_window_fu_1277_ap_return_143;
        window_group_1_15_v_reg_11910 <= grp_fork_window_fu_1277_ap_return_135;
        window_group_1_6_va_1_reg_11510 <= grp_fork_window_fu_1277_ap_return_55;
        window_group_1_6_va_2_reg_11515 <= grp_fork_window_fu_1277_ap_return_56;
        window_group_1_6_va_3_reg_11520 <= grp_fork_window_fu_1277_ap_return_57;
        window_group_1_6_va_4_reg_11525 <= grp_fork_window_fu_1277_ap_return_58;
        window_group_1_6_va_5_reg_11530 <= grp_fork_window_fu_1277_ap_return_59;
        window_group_1_6_va_6_reg_11535 <= grp_fork_window_fu_1277_ap_return_60;
        window_group_1_6_va_7_reg_11540 <= grp_fork_window_fu_1277_ap_return_61;
        window_group_1_6_va_8_reg_11545 <= grp_fork_window_fu_1277_ap_return_62;
        window_group_1_6_va_reg_11505 <= grp_fork_window_fu_1277_ap_return_54;
        window_group_1_7_va_1_reg_11555 <= grp_fork_window_fu_1277_ap_return_64;
        window_group_1_7_va_2_reg_11560 <= grp_fork_window_fu_1277_ap_return_65;
        window_group_1_7_va_3_reg_11565 <= grp_fork_window_fu_1277_ap_return_66;
        window_group_1_7_va_4_reg_11570 <= grp_fork_window_fu_1277_ap_return_67;
        window_group_1_7_va_5_reg_11575 <= grp_fork_window_fu_1277_ap_return_68;
        window_group_1_7_va_6_reg_11580 <= grp_fork_window_fu_1277_ap_return_69;
        window_group_1_7_va_7_reg_11585 <= grp_fork_window_fu_1277_ap_return_70;
        window_group_1_7_va_8_reg_11590 <= grp_fork_window_fu_1277_ap_return_71;
        window_group_1_7_va_reg_11550 <= grp_fork_window_fu_1277_ap_return_63;
        window_group_1_8_va_1_reg_11600 <= grp_fork_window_fu_1277_ap_return_73;
        window_group_1_8_va_2_reg_11605 <= grp_fork_window_fu_1277_ap_return_74;
        window_group_1_8_va_3_reg_11610 <= grp_fork_window_fu_1277_ap_return_75;
        window_group_1_8_va_4_reg_11615 <= grp_fork_window_fu_1277_ap_return_76;
        window_group_1_8_va_5_reg_11620 <= grp_fork_window_fu_1277_ap_return_77;
        window_group_1_8_va_6_reg_11625 <= grp_fork_window_fu_1277_ap_return_78;
        window_group_1_8_va_7_reg_11630 <= grp_fork_window_fu_1277_ap_return_79;
        window_group_1_8_va_8_reg_11635 <= grp_fork_window_fu_1277_ap_return_80;
        window_group_1_8_va_reg_11595 <= grp_fork_window_fu_1277_ap_return_72;
        window_group_1_9_va_1_reg_11645 <= grp_fork_window_fu_1277_ap_return_82;
        window_group_1_9_va_2_reg_11650 <= grp_fork_window_fu_1277_ap_return_83;
        window_group_1_9_va_3_reg_11655 <= grp_fork_window_fu_1277_ap_return_84;
        window_group_1_9_va_4_reg_11660 <= grp_fork_window_fu_1277_ap_return_85;
        window_group_1_9_va_5_reg_11665 <= grp_fork_window_fu_1277_ap_return_86;
        window_group_1_9_va_6_reg_11670 <= grp_fork_window_fu_1277_ap_return_87;
        window_group_1_9_va_7_reg_11675 <= grp_fork_window_fu_1277_ap_return_88;
        window_group_1_9_va_8_reg_11680 <= grp_fork_window_fu_1277_ap_return_89;
        window_group_1_9_va_reg_11640 <= grp_fork_window_fu_1277_ap_return_81;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln49_1_reg_11235 == 1'd1) & (select_ln57_3_reg_11202 == 1'd0) & (icmp_ln46_reg_11175 == 1'd0) & (icmp_ln81_reg_11317 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001))) begin
        kernel_window_1_val_18_reg_11435 <= line_buff_group_1_va_q0;
        kernel_window_1_val_19_reg_11440 <= line_buff_group_1_va_q1;
        kernel_window_1_val_21_reg_11445 <= line_buff_group_1_va_1_q0;
        kernel_window_1_val_22_reg_11450 <= line_buff_group_1_va_1_q1;
        kernel_window_1_val_24_reg_11460 <= line_buff_group_1_va_2_q0;
        kernel_window_1_val_25_reg_11465 <= line_buff_group_1_va_2_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage5_11001) & (select_ln49_1_reg_11235 == 1'd1) & (icmp_ln81_reg_11317 == 1'd1) & (select_ln57_3_reg_11202 == 1'd0) & (icmp_ln46_reg_11175 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (select_ln49_1_reg_11235 == 1'd1) & (select_ln57_3_reg_11202 == 1'd0) & (icmp_ln46_reg_11175 == 1'd0) & (icmp_ln81_reg_11317 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        kernel_window_1_val_1_fu_568 <= kernel_window_1_val_34_fu_2983_p3;
        kernel_window_1_val_2_fu_572 <= kernel_window_1_val_33_fu_2975_p3;
        kernel_window_1_val_3_fu_576 <= kernel_window_1_val_32_fu_2966_p3;
        kernel_window_1_val_4_fu_580 <= kernel_window_1_val_31_fu_2958_p3;
        kernel_window_1_val_5_fu_584 <= kernel_window_1_val_30_fu_2950_p3;
        kernel_window_1_val_6_fu_588 <= kernel_window_1_val_29_fu_2941_p3;
        kernel_window_1_val_7_fu_592 <= kernel_window_1_val_28_fu_2933_p3;
        kernel_window_1_val_8_fu_596 <= kernel_window_1_val_27_fu_2925_p3;
        kernel_window_1_val_s_fu_564 <= kernel_window_1_val_35_fu_2991_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln57_3_reg_11202 == 1'd0) & (icmp_ln46_reg_11175 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001))) begin
        line_buff_group_0_va_10_reg_11420 <= zext_ln174_fu_2890_p1;
        line_buff_group_0_va_14_reg_11425 <= zext_ln174_fu_2890_p1;
        line_buff_group_0_va_6_reg_11415 <= zext_ln174_fu_2890_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln57_3_reg_11202 == 1'd0) & (icmp_ln46_reg_11175 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        line_buff_group_0_va_11_reg_11350 <= sext_ln203_fu_2828_p1;
        line_buff_group_0_va_7_reg_11345 <= sext_ln203_fu_2828_p1;
        sext_ln203_reg_11340 <= sext_ln203_fu_2828_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln57_3_reg_11202 == 1'd0) & (icmp_ln46_reg_11175 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001))) begin
        line_buff_group_0_va_12_reg_11375 <= sext_ln174_fu_2856_p1;
        line_buff_group_0_va_13_reg_11380 <= sext_ln174_1_fu_2869_p1;
        line_buff_group_0_va_4_reg_11355 <= sext_ln174_fu_2856_p1;
        line_buff_group_0_va_5_reg_11360 <= sext_ln174_1_fu_2869_p1;
        line_buff_group_0_va_8_reg_11365 <= sext_ln174_fu_2856_p1;
        line_buff_group_0_va_9_reg_11370 <= sext_ln174_1_fu_2869_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln57_3_reg_11202 == 1'd0) & (icmp_ln46_reg_11175 == 1'd0) & (icmp_ln81_fu_2815_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        line_buff_group_1_va_7_reg_11330 <= zext_ln49_1_fu_2708_p1;
        line_buff_group_1_va_9_reg_11335 <= zext_ln49_1_fu_2708_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((outStream_V_data_1_load_A == 1'b1)) begin
        outStream_V_data_1_payload_A <= grp_out_stream_merge_fu_1236_outStream_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((outStream_V_data_1_load_B == 1'b1)) begin
        outStream_V_data_1_payload_B <= grp_out_stream_merge_fu_1236_outStream_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((outStream_V_dest_V_1_load_A == 1'b1)) begin
        outStream_V_dest_V_1_payload_A <= grp_out_stream_merge_fu_1236_outStream_TDEST;
    end
end

always @ (posedge ap_clk) begin
    if ((outStream_V_dest_V_1_load_B == 1'b1)) begin
        outStream_V_dest_V_1_payload_B <= grp_out_stream_merge_fu_1236_outStream_TDEST;
    end
end

always @ (posedge ap_clk) begin
    if ((outStream_V_id_V_1_load_A == 1'b1)) begin
        outStream_V_id_V_1_payload_A <= grp_out_stream_merge_fu_1236_outStream_TID;
    end
end

always @ (posedge ap_clk) begin
    if ((outStream_V_id_V_1_load_B == 1'b1)) begin
        outStream_V_id_V_1_payload_B <= grp_out_stream_merge_fu_1236_outStream_TID;
    end
end

always @ (posedge ap_clk) begin
    if ((outStream_V_keep_V_1_load_A == 1'b1)) begin
        outStream_V_keep_V_1_payload_A <= grp_out_stream_merge_fu_1236_outStream_TKEEP;
    end
end

always @ (posedge ap_clk) begin
    if ((outStream_V_keep_V_1_load_B == 1'b1)) begin
        outStream_V_keep_V_1_payload_B <= grp_out_stream_merge_fu_1236_outStream_TKEEP;
    end
end

always @ (posedge ap_clk) begin
    if ((outStream_V_last_V_1_load_A == 1'b1)) begin
        outStream_V_last_V_1_payload_A <= grp_out_stream_merge_fu_1236_outStream_TLAST;
    end
end

always @ (posedge ap_clk) begin
    if ((outStream_V_last_V_1_load_B == 1'b1)) begin
        outStream_V_last_V_1_payload_B <= grp_out_stream_merge_fu_1236_outStream_TLAST;
    end
end

always @ (posedge ap_clk) begin
    if ((outStream_V_strb_V_1_load_A == 1'b1)) begin
        outStream_V_strb_V_1_payload_A <= grp_out_stream_merge_fu_1236_outStream_TSTRB;
    end
end

always @ (posedge ap_clk) begin
    if ((outStream_V_strb_V_1_load_B == 1'b1)) begin
        outStream_V_strb_V_1_payload_B <= grp_out_stream_merge_fu_1236_outStream_TSTRB;
    end
end

always @ (posedge ap_clk) begin
    if ((outStream_V_user_V_1_load_A == 1'b1)) begin
        outStream_V_user_V_1_payload_A <= grp_out_stream_merge_fu_1236_outStream_TUSER;
    end
end

always @ (posedge ap_clk) begin
    if ((outStream_V_user_V_1_load_B == 1'b1)) begin
        outStream_V_user_V_1_payload_B <= grp_out_stream_merge_fu_1236_outStream_TUSER;
    end
end

always @ (posedge ap_clk) begin
    if ((((select_ln49_1_reg_11235 == 1'd1) & (select_ln57_3_reg_11202 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b0 == ap_block_pp0_stage5_11001) & (select_ln49_1_reg_11235 == 1'd1) & (select_ln57_3_reg_11202 == 1'd0) & (icmp_ln46_reg_11175 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        reg_1969 <= grp_fork_window_fu_1277_ap_return_0;
        reg_1974 <= grp_fork_window_fu_1277_ap_return_1;
        reg_1979 <= grp_fork_window_fu_1277_ap_return_2;
        reg_1984 <= grp_fork_window_fu_1277_ap_return_3;
        reg_1989 <= grp_fork_window_fu_1277_ap_return_4;
        reg_1994 <= grp_fork_window_fu_1277_ap_return_5;
        reg_1999 <= grp_fork_window_fu_1277_ap_return_6;
        reg_2004 <= grp_fork_window_fu_1277_ap_return_7;
        reg_2009 <= grp_fork_window_fu_1277_ap_return_8;
        reg_2014 <= grp_fork_window_fu_1277_ap_return_9;
        reg_2019 <= grp_fork_window_fu_1277_ap_return_10;
        reg_2024 <= grp_fork_window_fu_1277_ap_return_11;
        reg_2029 <= grp_fork_window_fu_1277_ap_return_12;
        reg_2034 <= grp_fork_window_fu_1277_ap_return_13;
        reg_2039 <= grp_fork_window_fu_1277_ap_return_14;
        reg_2044 <= grp_fork_window_fu_1277_ap_return_15;
        reg_2049 <= grp_fork_window_fu_1277_ap_return_16;
        reg_2054 <= grp_fork_window_fu_1277_ap_return_17;
        reg_2059 <= grp_fork_window_fu_1277_ap_return_18;
        reg_2064 <= grp_fork_window_fu_1277_ap_return_19;
        reg_2069 <= grp_fork_window_fu_1277_ap_return_20;
        reg_2074 <= grp_fork_window_fu_1277_ap_return_21;
        reg_2079 <= grp_fork_window_fu_1277_ap_return_22;
        reg_2084 <= grp_fork_window_fu_1277_ap_return_23;
        reg_2089 <= grp_fork_window_fu_1277_ap_return_24;
        reg_2094 <= grp_fork_window_fu_1277_ap_return_25;
        reg_2099 <= grp_fork_window_fu_1277_ap_return_26;
        reg_2104 <= grp_fork_window_fu_1277_ap_return_27;
        reg_2109 <= grp_fork_window_fu_1277_ap_return_28;
        reg_2114 <= grp_fork_window_fu_1277_ap_return_29;
        reg_2119 <= grp_fork_window_fu_1277_ap_return_30;
        reg_2124 <= grp_fork_window_fu_1277_ap_return_31;
        reg_2129 <= grp_fork_window_fu_1277_ap_return_32;
        reg_2134 <= grp_fork_window_fu_1277_ap_return_33;
        reg_2139 <= grp_fork_window_fu_1277_ap_return_34;
        reg_2144 <= grp_fork_window_fu_1277_ap_return_35;
        reg_2149 <= grp_fork_window_fu_1277_ap_return_36;
        reg_2154 <= grp_fork_window_fu_1277_ap_return_37;
        reg_2159 <= grp_fork_window_fu_1277_ap_return_38;
        reg_2164 <= grp_fork_window_fu_1277_ap_return_39;
        reg_2169 <= grp_fork_window_fu_1277_ap_return_40;
        reg_2174 <= grp_fork_window_fu_1277_ap_return_41;
        reg_2179 <= grp_fork_window_fu_1277_ap_return_42;
        reg_2184 <= grp_fork_window_fu_1277_ap_return_43;
        reg_2189 <= grp_fork_window_fu_1277_ap_return_44;
        reg_2194 <= grp_fork_window_fu_1277_ap_return_45;
        reg_2199 <= grp_fork_window_fu_1277_ap_return_46;
        reg_2204 <= grp_fork_window_fu_1277_ap_return_47;
        reg_2209 <= grp_fork_window_fu_1277_ap_return_48;
        reg_2214 <= grp_fork_window_fu_1277_ap_return_49;
        reg_2219 <= grp_fork_window_fu_1277_ap_return_50;
        reg_2224 <= grp_fork_window_fu_1277_ap_return_51;
        reg_2229 <= grp_fork_window_fu_1277_ap_return_52;
        reg_2234 <= grp_fork_window_fu_1277_ap_return_53;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage5_11001) & (select_ln49_1_reg_11235_pp0_iter2_reg == 1'd1) & (select_ln57_3_reg_11202_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((select_ln49_1_reg_11235_pp0_iter2_reg == 1'd1) & (select_ln57_3_reg_11202_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001)))) begin
        reg_2239 <= grp_window_macc_fu_1204_ap_return;
        reg_2243 <= grp_window_macc_fu_1220_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln49_1_reg_11235_pp0_iter2_reg == 1'd1) & (select_ln57_3_reg_11202_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001))) begin
        select_ln340_16_reg_12686 <= select_ln340_16_fu_3628_p3;
        select_ln340_23_reg_12692 <= select_ln340_23_fu_3729_p3;
        select_ln340_29_reg_12698 <= select_ln340_29_fu_3830_p3;
        select_ln340_35_reg_12704 <= select_ln340_35_fu_3931_p3;
        select_ln340_41_reg_12710 <= select_ln340_41_fu_4032_p3;
        select_ln340_47_reg_12716 <= select_ln340_47_fu_4133_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln81_reg_11317_pp0_iter2_reg == 1'd1) & (select_ln49_1_reg_11235_pp0_iter2_reg == 1'd1) & (select_ln57_3_reg_11202_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001))) begin
        select_ln340_20_reg_12722 <= select_ln340_20_fu_4282_p3;
        select_ln340_26_reg_12729 <= select_ln340_26_fu_4430_p3;
        select_ln340_32_reg_12736 <= select_ln340_32_fu_4578_p3;
        select_ln340_38_reg_12743 <= select_ln340_38_fu_4726_p3;
        select_ln340_44_reg_12750 <= select_ln340_44_fu_4874_p3;
        select_ln340_50_reg_12757 <= select_ln340_50_fu_5022_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln49_1_reg_11235_pp0_iter2_reg == 1'd1) & (select_ln57_3_reg_11202_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001))) begin
        select_ln340_53_reg_12764 <= select_ln340_53_fu_5122_p3;
        select_ln340_59_reg_12770 <= select_ln340_59_fu_5223_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (select_ln49_1_reg_11235_pp0_iter2_reg == 1'd1) & (select_ln57_3_reg_11202_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        select_ln340_64_reg_12901 <= select_ln340_64_fu_5650_p3;
        select_ln340_66_reg_12907 <= select_ln340_66_fu_5749_p3;
        select_ln340_68_reg_12913 <= select_ln340_68_fu_5850_p3;
        select_ln340_70_reg_12919 <= select_ln340_70_fu_5951_p3;
        select_ln340_72_reg_12925 <= select_ln340_72_fu_6052_p3;
        select_ln340_74_reg_12931 <= select_ln340_74_fu_6153_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln49_1_reg_11235_pp0_iter2_reg == 1'd1) & (select_ln57_3_reg_11202_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        select_ln340_76_reg_13155 <= select_ln340_76_fu_7665_p3;
        select_ln340_78_reg_13161 <= select_ln340_78_fu_7766_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln46_fu_2377_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        select_ln46_reg_11218 <= select_ln46_fu_2513_p3;
        select_ln49_4_reg_11261 <= select_ln49_4_fu_2629_p3;
        select_ln49_8_reg_11272 <= select_ln49_8_fu_2661_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln46_reg_11175 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        select_ln49_3_reg_11277 <= select_ln49_3_fu_2701_p3;
        select_ln49_5_reg_11281 <= select_ln49_5_fu_2713_p3;
        select_ln49_6_reg_11287 <= select_ln49_6_fu_2724_p3;
        select_ln49_7_reg_11293 <= select_ln49_7_fu_2736_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((((select_ln49_1_reg_11235_pp0_iter2_reg == 1'd1) & (icmp_ln81_reg_11317_pp0_iter2_reg == 1'd0) & (select_ln57_3_reg_11202_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001)) | ((icmp_ln81_reg_11317_pp0_iter2_reg == 1'd1) & (select_ln49_1_reg_11235_pp0_iter2_reg == 1'd1) & (select_ln57_3_reg_11202_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001)))) begin
        sub0_val_output_V_0_2_fu_436 <= select_ln340_16_fu_3628_p3;
        sub0_val_output_V_1_2_fu_440 <= select_ln340_23_fu_3729_p3;
        sub0_val_output_V_2_2_fu_444 <= select_ln340_29_fu_3830_p3;
        sub0_val_output_V_3_2_fu_448 <= select_ln340_35_fu_3931_p3;
        sub0_val_output_V_4_2_fu_452 <= select_ln340_41_fu_4032_p3;
        sub0_val_output_V_5_2_fu_456 <= select_ln340_47_fu_4133_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage5_11001) & (select_ln49_1_reg_11235_pp0_iter2_reg == 1'd1) & (icmp_ln81_reg_11317_pp0_iter2_reg == 1'd0) & (select_ln57_3_reg_11202_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (icmp_ln81_reg_11317_pp0_iter2_reg == 1'd1) & (select_ln49_1_reg_11235_pp0_iter2_reg == 1'd1) & (select_ln57_3_reg_11202_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        sub0_val_output_V_10_2_fu_476 <= select_ln340_68_fu_5850_p3;
        sub0_val_output_V_11_2_fu_480 <= select_ln340_70_fu_5951_p3;
        sub0_val_output_V_12_2_fu_484 <= select_ln340_72_fu_6052_p3;
        sub0_val_output_V_13_2_fu_488 <= select_ln340_74_fu_6153_p3;
        sub0_val_output_V_8_2_fu_468 <= select_ln340_64_fu_5650_p3;
        sub0_val_output_V_9_2_fu_472 <= select_ln340_66_fu_5749_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((((select_ln49_1_reg_11235_pp0_iter2_reg == 1'd1) & (icmp_ln81_reg_11317_pp0_iter2_reg == 1'd0) & (select_ln57_3_reg_11202_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln81_reg_11317_pp0_iter2_reg == 1'd1) & (select_ln49_1_reg_11235_pp0_iter2_reg == 1'd1) & (select_ln57_3_reg_11202_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        sub0_val_output_V_14_2_fu_492 <= select_ln340_76_fu_7665_p3;
        sub0_val_output_V_15_2_fu_496 <= select_ln340_78_fu_7766_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((((select_ln49_1_reg_11235_pp0_iter2_reg == 1'd1) & (icmp_ln81_reg_11317_pp0_iter2_reg == 1'd0) & (select_ln57_3_reg_11202_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001)) | ((icmp_ln81_reg_11317_pp0_iter2_reg == 1'd1) & (select_ln49_1_reg_11235_pp0_iter2_reg == 1'd1) & (select_ln57_3_reg_11202_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001)))) begin
        sub0_val_output_V_6_2_fu_460 <= select_ln340_53_fu_5122_p3;
        sub0_val_output_V_7_2_fu_464 <= select_ln340_59_fu_5223_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln49_1_reg_11235_pp0_iter2_reg == 1'd1) & (select_ln57_3_reg_11202_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001))) begin
        tmp_31_reg_12776 <= grp_window_macc_fu_1172_ap_return;
        tmp_33_reg_12782 <= grp_window_macc_fu_1188_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((empty_34_reg_11268 == 1'd0) & (select_ln57_5_reg_11206 == 1'd0) & (select_ln57_3_reg_11202 == 1'd0) & (icmp_ln46_reg_11175 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        tmp_dest_V_fu_432 <= inStream_V_dest_V_0_data_out;
        tmp_id_V_fu_428 <= inStream_V_id_V_0_data_out;
        tmp_keep_V_fu_416 <= inStream_V_keep_V_0_data_out;
        tmp_strb_V_fu_420 <= inStream_V_strb_V_0_data_out;
        tmp_user_V_fu_424 <= inStream_V_user_V_0_data_out;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln49_3_reg_11277 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        tmp_dest_V_load_reg_12555 <= tmp_dest_V_fu_432;
        tmp_id_V_load_reg_12550 <= tmp_id_V_fu_428;
        tmp_keep_V_load_reg_12535 <= tmp_keep_V_fu_416;
        tmp_strb_V_load_reg_12540 <= tmp_strb_V_fu_420;
        tmp_user_V_load_reg_12545 <= tmp_user_V_fu_424;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln49_1_reg_11235 == 1'd1) & (select_ln57_3_reg_11202 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        window_group_0_10_v_1_reg_12188 <= grp_fork_window_fu_1277_ap_return_91;
        window_group_0_10_v_2_reg_12193 <= grp_fork_window_fu_1277_ap_return_92;
        window_group_0_10_v_3_reg_12198 <= grp_fork_window_fu_1277_ap_return_93;
        window_group_0_10_v_4_reg_12203 <= grp_fork_window_fu_1277_ap_return_94;
        window_group_0_10_v_5_reg_12208 <= grp_fork_window_fu_1277_ap_return_95;
        window_group_0_10_v_6_reg_12213 <= grp_fork_window_fu_1277_ap_return_96;
        window_group_0_10_v_7_reg_12218 <= grp_fork_window_fu_1277_ap_return_97;
        window_group_0_10_v_8_reg_12223 <= grp_fork_window_fu_1277_ap_return_98;
        window_group_0_10_v_reg_12183 <= grp_fork_window_fu_1277_ap_return_90;
        window_group_0_11_v_1_reg_12233 <= grp_fork_window_fu_1277_ap_return_100;
        window_group_0_11_v_2_reg_12238 <= grp_fork_window_fu_1277_ap_return_101;
        window_group_0_11_v_3_reg_12243 <= grp_fork_window_fu_1277_ap_return_102;
        window_group_0_11_v_4_reg_12248 <= grp_fork_window_fu_1277_ap_return_103;
        window_group_0_11_v_5_reg_12253 <= grp_fork_window_fu_1277_ap_return_104;
        window_group_0_11_v_6_reg_12258 <= grp_fork_window_fu_1277_ap_return_105;
        window_group_0_11_v_7_reg_12263 <= grp_fork_window_fu_1277_ap_return_106;
        window_group_0_11_v_8_reg_12268 <= grp_fork_window_fu_1277_ap_return_107;
        window_group_0_11_v_reg_12228 <= grp_fork_window_fu_1277_ap_return_99;
        window_group_0_12_v_1_reg_12278 <= grp_fork_window_fu_1277_ap_return_109;
        window_group_0_12_v_2_reg_12283 <= grp_fork_window_fu_1277_ap_return_110;
        window_group_0_12_v_3_reg_12288 <= grp_fork_window_fu_1277_ap_return_111;
        window_group_0_12_v_4_reg_12293 <= grp_fork_window_fu_1277_ap_return_112;
        window_group_0_12_v_5_reg_12298 <= grp_fork_window_fu_1277_ap_return_113;
        window_group_0_12_v_6_reg_12303 <= grp_fork_window_fu_1277_ap_return_114;
        window_group_0_12_v_7_reg_12308 <= grp_fork_window_fu_1277_ap_return_115;
        window_group_0_12_v_8_reg_12313 <= grp_fork_window_fu_1277_ap_return_116;
        window_group_0_12_v_reg_12273 <= grp_fork_window_fu_1277_ap_return_108;
        window_group_0_13_v_1_reg_12323 <= grp_fork_window_fu_1277_ap_return_118;
        window_group_0_13_v_2_reg_12328 <= grp_fork_window_fu_1277_ap_return_119;
        window_group_0_13_v_3_reg_12333 <= grp_fork_window_fu_1277_ap_return_120;
        window_group_0_13_v_4_reg_12338 <= grp_fork_window_fu_1277_ap_return_121;
        window_group_0_13_v_5_reg_12343 <= grp_fork_window_fu_1277_ap_return_122;
        window_group_0_13_v_6_reg_12348 <= grp_fork_window_fu_1277_ap_return_123;
        window_group_0_13_v_7_reg_12353 <= grp_fork_window_fu_1277_ap_return_124;
        window_group_0_13_v_8_reg_12358 <= grp_fork_window_fu_1277_ap_return_125;
        window_group_0_13_v_reg_12318 <= grp_fork_window_fu_1277_ap_return_117;
        window_group_0_14_v_1_reg_12368 <= grp_fork_window_fu_1277_ap_return_127;
        window_group_0_14_v_2_reg_12373 <= grp_fork_window_fu_1277_ap_return_128;
        window_group_0_14_v_3_reg_12378 <= grp_fork_window_fu_1277_ap_return_129;
        window_group_0_14_v_4_reg_12383 <= grp_fork_window_fu_1277_ap_return_130;
        window_group_0_14_v_5_reg_12388 <= grp_fork_window_fu_1277_ap_return_131;
        window_group_0_14_v_6_reg_12393 <= grp_fork_window_fu_1277_ap_return_132;
        window_group_0_14_v_7_reg_12398 <= grp_fork_window_fu_1277_ap_return_133;
        window_group_0_14_v_8_reg_12403 <= grp_fork_window_fu_1277_ap_return_134;
        window_group_0_14_v_reg_12363 <= grp_fork_window_fu_1277_ap_return_126;
        window_group_0_15_v_1_reg_12413 <= grp_fork_window_fu_1277_ap_return_136;
        window_group_0_15_v_2_reg_12418 <= grp_fork_window_fu_1277_ap_return_137;
        window_group_0_15_v_3_reg_12423 <= grp_fork_window_fu_1277_ap_return_138;
        window_group_0_15_v_4_reg_12428 <= grp_fork_window_fu_1277_ap_return_139;
        window_group_0_15_v_5_reg_12433 <= grp_fork_window_fu_1277_ap_return_140;
        window_group_0_15_v_6_reg_12438 <= grp_fork_window_fu_1277_ap_return_141;
        window_group_0_15_v_7_reg_12443 <= grp_fork_window_fu_1277_ap_return_142;
        window_group_0_15_v_8_reg_12448 <= grp_fork_window_fu_1277_ap_return_143;
        window_group_0_15_v_reg_12408 <= grp_fork_window_fu_1277_ap_return_135;
        window_group_0_6_va_1_reg_12008 <= grp_fork_window_fu_1277_ap_return_55;
        window_group_0_6_va_2_reg_12013 <= grp_fork_window_fu_1277_ap_return_56;
        window_group_0_6_va_3_reg_12018 <= grp_fork_window_fu_1277_ap_return_57;
        window_group_0_6_va_4_reg_12023 <= grp_fork_window_fu_1277_ap_return_58;
        window_group_0_6_va_5_reg_12028 <= grp_fork_window_fu_1277_ap_return_59;
        window_group_0_6_va_6_reg_12033 <= grp_fork_window_fu_1277_ap_return_60;
        window_group_0_6_va_7_reg_12038 <= grp_fork_window_fu_1277_ap_return_61;
        window_group_0_6_va_8_reg_12043 <= grp_fork_window_fu_1277_ap_return_62;
        window_group_0_6_va_reg_12003 <= grp_fork_window_fu_1277_ap_return_54;
        window_group_0_7_va_1_reg_12053 <= grp_fork_window_fu_1277_ap_return_64;
        window_group_0_7_va_2_reg_12058 <= grp_fork_window_fu_1277_ap_return_65;
        window_group_0_7_va_3_reg_12063 <= grp_fork_window_fu_1277_ap_return_66;
        window_group_0_7_va_4_reg_12068 <= grp_fork_window_fu_1277_ap_return_67;
        window_group_0_7_va_5_reg_12073 <= grp_fork_window_fu_1277_ap_return_68;
        window_group_0_7_va_6_reg_12078 <= grp_fork_window_fu_1277_ap_return_69;
        window_group_0_7_va_7_reg_12083 <= grp_fork_window_fu_1277_ap_return_70;
        window_group_0_7_va_8_reg_12088 <= grp_fork_window_fu_1277_ap_return_71;
        window_group_0_7_va_reg_12048 <= grp_fork_window_fu_1277_ap_return_63;
        window_group_0_8_va_1_reg_12098 <= grp_fork_window_fu_1277_ap_return_73;
        window_group_0_8_va_2_reg_12103 <= grp_fork_window_fu_1277_ap_return_74;
        window_group_0_8_va_3_reg_12108 <= grp_fork_window_fu_1277_ap_return_75;
        window_group_0_8_va_4_reg_12113 <= grp_fork_window_fu_1277_ap_return_76;
        window_group_0_8_va_5_reg_12118 <= grp_fork_window_fu_1277_ap_return_77;
        window_group_0_8_va_6_reg_12123 <= grp_fork_window_fu_1277_ap_return_78;
        window_group_0_8_va_7_reg_12128 <= grp_fork_window_fu_1277_ap_return_79;
        window_group_0_8_va_8_reg_12133 <= grp_fork_window_fu_1277_ap_return_80;
        window_group_0_8_va_reg_12093 <= grp_fork_window_fu_1277_ap_return_72;
        window_group_0_9_va_1_reg_12143 <= grp_fork_window_fu_1277_ap_return_82;
        window_group_0_9_va_2_reg_12148 <= grp_fork_window_fu_1277_ap_return_83;
        window_group_0_9_va_3_reg_12153 <= grp_fork_window_fu_1277_ap_return_84;
        window_group_0_9_va_4_reg_12158 <= grp_fork_window_fu_1277_ap_return_85;
        window_group_0_9_va_5_reg_12163 <= grp_fork_window_fu_1277_ap_return_86;
        window_group_0_9_va_6_reg_12168 <= grp_fork_window_fu_1277_ap_return_87;
        window_group_0_9_va_7_reg_12173 <= grp_fork_window_fu_1277_ap_return_88;
        window_group_0_9_va_8_reg_12178 <= grp_fork_window_fu_1277_ap_return_89;
        window_group_0_9_va_reg_12138 <= grp_fork_window_fu_1277_ap_return_81;
    end
end

always @ (*) begin
    if ((icmp_ln46_fu_2377_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state3 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state3 = 1'b0;
    end
end

always @ (*) begin
    if ((~((outStream_V_dest_V_1_state == 2'd1) | (outStream_V_id_V_1_state == 2'd1) | (outStream_V_last_V_1_state == 2'd1) | (outStream_V_user_V_1_state == 2'd1) | (outStream_V_strb_V_1_state == 2'd1) | (outStream_V_keep_V_1_state == 2'd1) | (outStream_V_data_1_state == 2'd1) | ((outStream_V_dest_V_1_state == 2'd3) & (outStream_TREADY == 1'b0)) | ((outStream_V_id_V_1_state == 2'd3) & (outStream_TREADY == 1'b0)) | ((outStream_V_last_V_1_state == 2'd3) & (outStream_TREADY == 1'b0)) | ((outStream_V_user_V_1_state == 2'd3) & (outStream_TREADY == 1'b0)) | ((outStream_V_strb_V_1_state == 2'd3) & (outStream_TREADY == 1'b0)) | ((outStream_V_keep_V_1_state == 2'd3) & (outStream_TREADY == 1'b0)) | ((outStream_V_data_1_state == 2'd3) & (outStream_TREADY == 1'b0))) & (1'b1 == ap_CS_fsm_state33))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln46_reg_11175 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_col_idx_assign_phi_fu_1092_p4 = select_ln49_4_reg_11261;
    end else begin
        ap_phi_mux_col_idx_assign_phi_fu_1092_p4 = col_idx_assign_reg_1088;
    end
end

always @ (*) begin
    if (((icmp_ln46_reg_11175 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_indvar_flatten153_phi_fu_1059_p4 = add_ln46_reg_11179;
    end else begin
        ap_phi_mux_indvar_flatten153_phi_fu_1059_p4 = indvar_flatten153_reg_1055;
    end
end

always @ (*) begin
    if (((icmp_ln46_reg_11175 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_indvar_flatten_phi_fu_1081_p4 = select_ln49_8_reg_11272;
    end else begin
        ap_phi_mux_indvar_flatten_phi_fu_1081_p4 = indvar_flatten_reg_1077;
    end
end

always @ (*) begin
    if (((icmp_ln46_reg_11175 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_input_ch_idx_0_phi_fu_1103_p4 = input_ch_idx_reg_11998;
    end else begin
        ap_phi_mux_input_ch_idx_0_phi_fu_1103_p4 = input_ch_idx_0_reg_1099;
    end
end

always @ (*) begin
    if (((icmp_ln46_reg_11175 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_row_idx_0_phi_fu_1070_p4 = select_ln46_reg_11218;
    end else begin
        ap_phi_mux_row_idx_0_phi_fu_1070_p4 = row_idx_0_reg_1066;
    end
end

always @ (*) begin
    if ((~((outStream_V_dest_V_1_state == 2'd1) | (outStream_V_id_V_1_state == 2'd1) | (outStream_V_last_V_1_state == 2'd1) | (outStream_V_user_V_1_state == 2'd1) | (outStream_V_strb_V_1_state == 2'd1) | (outStream_V_keep_V_1_state == 2'd1) | (outStream_V_data_1_state == 2'd1) | ((outStream_V_dest_V_1_state == 2'd3) & (outStream_TREADY == 1'b0)) | ((outStream_V_id_V_1_state == 2'd3) & (outStream_TREADY == 1'b0)) | ((outStream_V_last_V_1_state == 2'd3) & (outStream_TREADY == 1'b0)) | ((outStream_V_user_V_1_state == 2'd3) & (outStream_TREADY == 1'b0)) | ((outStream_V_strb_V_1_state == 2'd3) & (outStream_TREADY == 1'b0)) | ((outStream_V_keep_V_1_state == 2'd3) & (outStream_TREADY == 1'b0)) | ((outStream_V_data_1_state == 2'd3) & (outStream_TREADY == 1'b0))) & (1'b1 == ap_CS_fsm_state33))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((select_ln49_1_reg_11235 == 1'd1) & (select_ln57_3_reg_11202 == 1'd0))) begin
        if ((1'b1 == ap_condition_3838)) begin
            grp_fork_window_fu_1277_window_group_0_val_10 = line_buff_group_0_va_q1;
        end else if ((1'b1 == ap_condition_31127)) begin
            grp_fork_window_fu_1277_window_group_0_val_10 = kernel_window_1_val_29_fu_2941_p3;
        end else begin
            grp_fork_window_fu_1277_window_group_0_val_10 = 'bx;
        end
    end else begin
        grp_fork_window_fu_1277_window_group_0_val_10 = 'bx;
    end
end

always @ (*) begin
    if (((select_ln49_1_reg_11235 == 1'd1) & (select_ln57_3_reg_11202 == 1'd0))) begin
        if ((1'b1 == ap_condition_3838)) begin
            grp_fork_window_fu_1277_window_group_0_val_11 = kernel_window_0_val_3_reg_11485;
        end else if ((1'b1 == ap_condition_31127)) begin
            grp_fork_window_fu_1277_window_group_0_val_11 = kernel_window_1_val_30_fu_2950_p3;
        end else begin
            grp_fork_window_fu_1277_window_group_0_val_11 = 'bx;
        end
    end else begin
        grp_fork_window_fu_1277_window_group_0_val_11 = 'bx;
    end
end

always @ (*) begin
    if (((select_ln49_1_reg_11235 == 1'd1) & (select_ln57_3_reg_11202 == 1'd0))) begin
        if ((1'b1 == ap_condition_3838)) begin
            grp_fork_window_fu_1277_window_group_0_val_12 = kernel_window_0_val_4_reg_11490;
        end else if ((1'b1 == ap_condition_31127)) begin
            grp_fork_window_fu_1277_window_group_0_val_12 = kernel_window_1_val_31_fu_2958_p3;
        end else begin
            grp_fork_window_fu_1277_window_group_0_val_12 = 'bx;
        end
    end else begin
        grp_fork_window_fu_1277_window_group_0_val_12 = 'bx;
    end
end

always @ (*) begin
    if (((select_ln49_1_reg_11235 == 1'd1) & (select_ln57_3_reg_11202 == 1'd0))) begin
        if ((1'b1 == ap_condition_3838)) begin
            grp_fork_window_fu_1277_window_group_0_val_13 = line_buff_group_0_va_1_q1;
        end else if ((1'b1 == ap_condition_31127)) begin
            grp_fork_window_fu_1277_window_group_0_val_13 = kernel_window_1_val_32_fu_2966_p3;
        end else begin
            grp_fork_window_fu_1277_window_group_0_val_13 = 'bx;
        end
    end else begin
        grp_fork_window_fu_1277_window_group_0_val_13 = 'bx;
    end
end

always @ (*) begin
    if (((select_ln49_1_reg_11235 == 1'd1) & (select_ln57_3_reg_11202 == 1'd0))) begin
        if ((1'b1 == ap_condition_3838)) begin
            grp_fork_window_fu_1277_window_group_0_val_14 = kernel_window_0_val_6_reg_11495;
        end else if ((1'b1 == ap_condition_31127)) begin
            grp_fork_window_fu_1277_window_group_0_val_14 = kernel_window_1_val_33_fu_2975_p3;
        end else begin
            grp_fork_window_fu_1277_window_group_0_val_14 = 'bx;
        end
    end else begin
        grp_fork_window_fu_1277_window_group_0_val_14 = 'bx;
    end
end

always @ (*) begin
    if (((select_ln49_1_reg_11235 == 1'd1) & (select_ln57_3_reg_11202 == 1'd0))) begin
        if ((1'b1 == ap_condition_3838)) begin
            grp_fork_window_fu_1277_window_group_0_val_15 = kernel_window_0_val_7_reg_11500;
        end else if ((1'b1 == ap_condition_31127)) begin
            grp_fork_window_fu_1277_window_group_0_val_15 = kernel_window_1_val_34_fu_2983_p3;
        end else begin
            grp_fork_window_fu_1277_window_group_0_val_15 = 'bx;
        end
    end else begin
        grp_fork_window_fu_1277_window_group_0_val_15 = 'bx;
    end
end

always @ (*) begin
    if (((select_ln49_1_reg_11235 == 1'd1) & (select_ln57_3_reg_11202 == 1'd0))) begin
        if ((1'b1 == ap_condition_3838)) begin
            grp_fork_window_fu_1277_window_group_0_val_16 = line_buff_group_0_va_2_q1;
        end else if ((1'b1 == ap_condition_31127)) begin
            grp_fork_window_fu_1277_window_group_0_val_16 = kernel_window_1_val_35_fu_2991_p3;
        end else begin
            grp_fork_window_fu_1277_window_group_0_val_16 = 'bx;
        end
    end else begin
        grp_fork_window_fu_1277_window_group_0_val_16 = 'bx;
    end
end

always @ (*) begin
    if (((select_ln49_1_reg_11235 == 1'd1) & (select_ln57_3_reg_11202 == 1'd0))) begin
        if ((1'b1 == ap_condition_3838)) begin
            grp_fork_window_fu_1277_window_group_0_val_9 = kernel_window_0_val_1_reg_11480;
        end else if ((1'b1 == ap_condition_31127)) begin
            grp_fork_window_fu_1277_window_group_0_val_9 = kernel_window_1_val_27_fu_2925_p3;
        end else begin
            grp_fork_window_fu_1277_window_group_0_val_9 = 'bx;
        end
    end else begin
        grp_fork_window_fu_1277_window_group_0_val_9 = 'bx;
    end
end

always @ (*) begin
    if (((select_ln49_1_reg_11235 == 1'd1) & (select_ln57_3_reg_11202 == 1'd0))) begin
        if ((1'b1 == ap_condition_3838)) begin
            grp_fork_window_fu_1277_window_group_0_val_s = kernel_window_0_val_s_reg_11475;
        end else if ((1'b1 == ap_condition_31127)) begin
            grp_fork_window_fu_1277_window_group_0_val_s = kernel_window_1_val_28_fu_2933_p3;
        end else begin
            grp_fork_window_fu_1277_window_group_0_val_s = 'bx;
        end
    end else begin
        grp_fork_window_fu_1277_window_group_0_val_s = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage5_11001_ignoreCallOp2419) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001_ignoreCallOp2418) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001_ignoreCallOp2417) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001_ignoreCallOp2416) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001_ignoreCallOp2415) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_out_stream_merge_fu_1236_ap_ce = 1'b1;
    end else begin
        grp_out_stream_merge_fu_1236_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp709) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage5_11001_ignoreCallOp870) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001_ignoreCallOp834) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001_ignoreCallOp800) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001_ignoreCallOp766) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001_ignoreCallOp730) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_window_macc_fu_1140_ap_ce = 1'b1;
    end else begin
        grp_window_macc_fu_1140_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if ((1'b1 == ap_condition_31153)) begin
            grp_window_macc_fu_1140_weight_V_offset = add_ln106_12_reg_12610;
        end else if ((1'b1 == ap_condition_31149)) begin
            grp_window_macc_fu_1140_weight_V_offset = zext_ln106_11_fu_3336_p1;
        end else if ((1'b1 == ap_condition_31145)) begin
            grp_window_macc_fu_1140_weight_V_offset = zext_ln106_9_fu_3282_p1;
        end else if ((1'b1 == ap_condition_31141)) begin
            grp_window_macc_fu_1140_weight_V_offset = zext_ln104_9_fu_3227_p1;
        end else if ((1'b1 == ap_condition_31137)) begin
            grp_window_macc_fu_1140_weight_V_offset = zext_ln104_fu_3143_p1;
        end else if ((1'b1 == ap_condition_31133)) begin
            grp_window_macc_fu_1140_weight_V_offset = zext_ln106_fu_3095_p1;
        end else begin
            grp_window_macc_fu_1140_weight_V_offset = 'bx;
        end
    end else begin
        grp_window_macc_fu_1140_weight_V_offset = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5) & (ap_predicate_op898_call_state14 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_window_macc_fu_1140_window_0_0_val_V_r = window_group_1_14_v_reg_11865;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_predicate_op852_call_state13 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_window_macc_fu_1140_window_0_0_val_V_r = window_group_1_8_va_reg_11595;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_predicate_op813_call_state12 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_window_macc_fu_1140_window_0_0_val_V_r = window_group_1_6_va_reg_11505;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op778_call_state11 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_window_macc_fu_1140_window_0_0_val_V_r = window_group_0_6_va_reg_12003;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op709_call_state9 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op729_call_state10 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_window_macc_fu_1140_window_0_0_val_V_r = reg_1969;
    end else begin
        grp_window_macc_fu_1140_window_0_0_val_V_r = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5) & (ap_predicate_op898_call_state14 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_window_macc_fu_1140_window_0_1_val_V_r = window_group_1_14_v_1_reg_11870;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_predicate_op852_call_state13 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_window_macc_fu_1140_window_0_1_val_V_r = window_group_1_8_va_1_reg_11600;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_predicate_op813_call_state12 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_window_macc_fu_1140_window_0_1_val_V_r = window_group_1_6_va_1_reg_11510;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op778_call_state11 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_window_macc_fu_1140_window_0_1_val_V_r = window_group_0_6_va_1_reg_12008;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op709_call_state9 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op729_call_state10 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_window_macc_fu_1140_window_0_1_val_V_r = reg_1974;
    end else begin
        grp_window_macc_fu_1140_window_0_1_val_V_r = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5) & (ap_predicate_op898_call_state14 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_window_macc_fu_1140_window_0_2_val_V_r = window_group_1_14_v_2_reg_11875;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_predicate_op852_call_state13 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_window_macc_fu_1140_window_0_2_val_V_r = window_group_1_8_va_2_reg_11605;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_predicate_op813_call_state12 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_window_macc_fu_1140_window_0_2_val_V_r = window_group_1_6_va_2_reg_11515;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op778_call_state11 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_window_macc_fu_1140_window_0_2_val_V_r = window_group_0_6_va_2_reg_12013;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op709_call_state9 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op729_call_state10 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_window_macc_fu_1140_window_0_2_val_V_r = reg_1979;
    end else begin
        grp_window_macc_fu_1140_window_0_2_val_V_r = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5) & (ap_predicate_op898_call_state14 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_window_macc_fu_1140_window_1_0_val_V_r = window_group_1_14_v_3_reg_11880;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_predicate_op852_call_state13 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_window_macc_fu_1140_window_1_0_val_V_r = window_group_1_8_va_3_reg_11610;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_predicate_op813_call_state12 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_window_macc_fu_1140_window_1_0_val_V_r = window_group_1_6_va_3_reg_11520;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op778_call_state11 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_window_macc_fu_1140_window_1_0_val_V_r = window_group_0_6_va_3_reg_12018;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op709_call_state9 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op729_call_state10 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_window_macc_fu_1140_window_1_0_val_V_r = reg_1984;
    end else begin
        grp_window_macc_fu_1140_window_1_0_val_V_r = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5) & (ap_predicate_op898_call_state14 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_window_macc_fu_1140_window_1_1_val_V_r = window_group_1_14_v_4_reg_11885;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_predicate_op852_call_state13 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_window_macc_fu_1140_window_1_1_val_V_r = window_group_1_8_va_4_reg_11615;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_predicate_op813_call_state12 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_window_macc_fu_1140_window_1_1_val_V_r = window_group_1_6_va_4_reg_11525;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op778_call_state11 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_window_macc_fu_1140_window_1_1_val_V_r = window_group_0_6_va_4_reg_12023;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op709_call_state9 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op729_call_state10 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_window_macc_fu_1140_window_1_1_val_V_r = reg_1989;
    end else begin
        grp_window_macc_fu_1140_window_1_1_val_V_r = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5) & (ap_predicate_op898_call_state14 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_window_macc_fu_1140_window_1_2_val_V_r = window_group_1_14_v_5_reg_11890;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_predicate_op852_call_state13 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_window_macc_fu_1140_window_1_2_val_V_r = window_group_1_8_va_5_reg_11620;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_predicate_op813_call_state12 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_window_macc_fu_1140_window_1_2_val_V_r = window_group_1_6_va_5_reg_11530;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op778_call_state11 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_window_macc_fu_1140_window_1_2_val_V_r = window_group_0_6_va_5_reg_12028;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op709_call_state9 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op729_call_state10 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_window_macc_fu_1140_window_1_2_val_V_r = reg_1994;
    end else begin
        grp_window_macc_fu_1140_window_1_2_val_V_r = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5) & (ap_predicate_op898_call_state14 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_window_macc_fu_1140_window_2_0_val_V_r = window_group_1_14_v_6_reg_11895;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_predicate_op852_call_state13 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_window_macc_fu_1140_window_2_0_val_V_r = window_group_1_8_va_6_reg_11625;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_predicate_op813_call_state12 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_window_macc_fu_1140_window_2_0_val_V_r = window_group_1_6_va_6_reg_11535;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op778_call_state11 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_window_macc_fu_1140_window_2_0_val_V_r = window_group_0_6_va_6_reg_12033;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op709_call_state9 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op729_call_state10 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_window_macc_fu_1140_window_2_0_val_V_r = reg_1999;
    end else begin
        grp_window_macc_fu_1140_window_2_0_val_V_r = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5) & (ap_predicate_op898_call_state14 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_window_macc_fu_1140_window_2_1_val_V_r = window_group_1_14_v_7_reg_11900;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_predicate_op852_call_state13 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_window_macc_fu_1140_window_2_1_val_V_r = window_group_1_8_va_7_reg_11630;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_predicate_op813_call_state12 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_window_macc_fu_1140_window_2_1_val_V_r = window_group_1_6_va_7_reg_11540;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op778_call_state11 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_window_macc_fu_1140_window_2_1_val_V_r = window_group_0_6_va_7_reg_12038;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op709_call_state9 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op729_call_state10 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_window_macc_fu_1140_window_2_1_val_V_r = reg_2004;
    end else begin
        grp_window_macc_fu_1140_window_2_1_val_V_r = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5) & (ap_predicate_op898_call_state14 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_window_macc_fu_1140_window_2_2_val_V_r = window_group_1_14_v_8_reg_11905;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_predicate_op852_call_state13 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_window_macc_fu_1140_window_2_2_val_V_r = window_group_1_8_va_8_reg_11635;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_predicate_op813_call_state12 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_window_macc_fu_1140_window_2_2_val_V_r = window_group_1_6_va_8_reg_11545;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op778_call_state11 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_window_macc_fu_1140_window_2_2_val_V_r = window_group_0_6_va_8_reg_12043;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op709_call_state9 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op729_call_state10 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_window_macc_fu_1140_window_2_2_val_V_r = reg_2009;
    end else begin
        grp_window_macc_fu_1140_window_2_2_val_V_r = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp713) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage5_11001_ignoreCallOp872) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001_ignoreCallOp836) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001_ignoreCallOp802) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001_ignoreCallOp768) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001_ignoreCallOp733) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_window_macc_fu_1156_ap_ce = 1'b1;
    end else begin
        grp_window_macc_fu_1156_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if ((1'b1 == ap_condition_31172)) begin
            grp_window_macc_fu_1156_weight_V_offset = sext_ln106_1_fu_3365_p1;
        end else if ((1'b1 == ap_condition_31169)) begin
            grp_window_macc_fu_1156_weight_V_offset = add_ln106_8_reg_12590;
        end else if ((1'b1 == ap_condition_31166)) begin
            grp_window_macc_fu_1156_weight_V_offset = zext_ln106_10_fu_3286_p1;
        end else if ((1'b1 == ap_condition_31163)) begin
            grp_window_macc_fu_1156_weight_V_offset = zext_ln104_10_fu_3236_p1;
        end else if ((1'b1 == ap_condition_31160)) begin
            grp_window_macc_fu_1156_weight_V_offset = zext_ln104_4_fu_3147_p1;
        end else if ((1'b1 == ap_condition_31157)) begin
            grp_window_macc_fu_1156_weight_V_offset = zext_ln106_4_fu_3105_p1;
        end else begin
            grp_window_macc_fu_1156_weight_V_offset = 'bx;
        end
    end else begin
        grp_window_macc_fu_1156_weight_V_offset = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5) & (ap_predicate_op901_call_state14 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_window_macc_fu_1156_window_0_0_val_V_r = window_group_1_15_v_reg_11910;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_predicate_op854_call_state13 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_window_macc_fu_1156_window_0_0_val_V_r = window_group_1_9_va_reg_11640;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_predicate_op816_call_state12 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_window_macc_fu_1156_window_0_0_val_V_r = window_group_1_7_va_reg_11550;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op781_call_state11 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_window_macc_fu_1156_window_0_0_val_V_r = window_group_0_7_va_reg_12048;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op713_call_state9 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op732_call_state10 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_window_macc_fu_1156_window_0_0_val_V_r = reg_2014;
    end else begin
        grp_window_macc_fu_1156_window_0_0_val_V_r = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5) & (ap_predicate_op901_call_state14 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_window_macc_fu_1156_window_0_1_val_V_r = window_group_1_15_v_1_reg_11915;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_predicate_op854_call_state13 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_window_macc_fu_1156_window_0_1_val_V_r = window_group_1_9_va_1_reg_11645;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_predicate_op816_call_state12 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_window_macc_fu_1156_window_0_1_val_V_r = window_group_1_7_va_1_reg_11555;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op781_call_state11 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_window_macc_fu_1156_window_0_1_val_V_r = window_group_0_7_va_1_reg_12053;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op713_call_state9 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op732_call_state10 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_window_macc_fu_1156_window_0_1_val_V_r = reg_2019;
    end else begin
        grp_window_macc_fu_1156_window_0_1_val_V_r = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5) & (ap_predicate_op901_call_state14 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_window_macc_fu_1156_window_0_2_val_V_r = window_group_1_15_v_2_reg_11920;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_predicate_op854_call_state13 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_window_macc_fu_1156_window_0_2_val_V_r = window_group_1_9_va_2_reg_11650;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_predicate_op816_call_state12 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_window_macc_fu_1156_window_0_2_val_V_r = window_group_1_7_va_2_reg_11560;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op781_call_state11 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_window_macc_fu_1156_window_0_2_val_V_r = window_group_0_7_va_2_reg_12058;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op713_call_state9 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op732_call_state10 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_window_macc_fu_1156_window_0_2_val_V_r = reg_2024;
    end else begin
        grp_window_macc_fu_1156_window_0_2_val_V_r = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5) & (ap_predicate_op901_call_state14 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_window_macc_fu_1156_window_1_0_val_V_r = window_group_1_15_v_3_reg_11925;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_predicate_op854_call_state13 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_window_macc_fu_1156_window_1_0_val_V_r = window_group_1_9_va_3_reg_11655;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_predicate_op816_call_state12 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_window_macc_fu_1156_window_1_0_val_V_r = window_group_1_7_va_3_reg_11565;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op781_call_state11 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_window_macc_fu_1156_window_1_0_val_V_r = window_group_0_7_va_3_reg_12063;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op713_call_state9 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op732_call_state10 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_window_macc_fu_1156_window_1_0_val_V_r = reg_2029;
    end else begin
        grp_window_macc_fu_1156_window_1_0_val_V_r = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5) & (ap_predicate_op901_call_state14 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_window_macc_fu_1156_window_1_1_val_V_r = window_group_1_15_v_4_reg_11930;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_predicate_op854_call_state13 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_window_macc_fu_1156_window_1_1_val_V_r = window_group_1_9_va_4_reg_11660;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_predicate_op816_call_state12 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_window_macc_fu_1156_window_1_1_val_V_r = window_group_1_7_va_4_reg_11570;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op781_call_state11 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_window_macc_fu_1156_window_1_1_val_V_r = window_group_0_7_va_4_reg_12068;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op713_call_state9 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op732_call_state10 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_window_macc_fu_1156_window_1_1_val_V_r = reg_2034;
    end else begin
        grp_window_macc_fu_1156_window_1_1_val_V_r = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5) & (ap_predicate_op901_call_state14 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_window_macc_fu_1156_window_1_2_val_V_r = window_group_1_15_v_5_reg_11935;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_predicate_op854_call_state13 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_window_macc_fu_1156_window_1_2_val_V_r = window_group_1_9_va_5_reg_11665;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_predicate_op816_call_state12 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_window_macc_fu_1156_window_1_2_val_V_r = window_group_1_7_va_5_reg_11575;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op781_call_state11 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_window_macc_fu_1156_window_1_2_val_V_r = window_group_0_7_va_5_reg_12073;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op713_call_state9 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op732_call_state10 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_window_macc_fu_1156_window_1_2_val_V_r = reg_2039;
    end else begin
        grp_window_macc_fu_1156_window_1_2_val_V_r = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5) & (ap_predicate_op901_call_state14 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_window_macc_fu_1156_window_2_0_val_V_r = window_group_1_15_v_6_reg_11940;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_predicate_op854_call_state13 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_window_macc_fu_1156_window_2_0_val_V_r = window_group_1_9_va_6_reg_11670;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_predicate_op816_call_state12 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_window_macc_fu_1156_window_2_0_val_V_r = window_group_1_7_va_6_reg_11580;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op781_call_state11 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_window_macc_fu_1156_window_2_0_val_V_r = window_group_0_7_va_6_reg_12078;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op713_call_state9 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op732_call_state10 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_window_macc_fu_1156_window_2_0_val_V_r = reg_2044;
    end else begin
        grp_window_macc_fu_1156_window_2_0_val_V_r = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5) & (ap_predicate_op901_call_state14 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_window_macc_fu_1156_window_2_1_val_V_r = window_group_1_15_v_7_reg_11945;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_predicate_op854_call_state13 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_window_macc_fu_1156_window_2_1_val_V_r = window_group_1_9_va_7_reg_11675;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_predicate_op816_call_state12 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_window_macc_fu_1156_window_2_1_val_V_r = window_group_1_7_va_7_reg_11585;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op781_call_state11 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_window_macc_fu_1156_window_2_1_val_V_r = window_group_0_7_va_7_reg_12083;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op713_call_state9 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op732_call_state10 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_window_macc_fu_1156_window_2_1_val_V_r = reg_2049;
    end else begin
        grp_window_macc_fu_1156_window_2_1_val_V_r = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5) & (ap_predicate_op901_call_state14 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_window_macc_fu_1156_window_2_2_val_V_r = window_group_1_15_v_8_reg_11950;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_predicate_op854_call_state13 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_window_macc_fu_1156_window_2_2_val_V_r = window_group_1_9_va_8_reg_11680;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_predicate_op816_call_state12 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_window_macc_fu_1156_window_2_2_val_V_r = window_group_1_7_va_8_reg_11590;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op781_call_state11 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_window_macc_fu_1156_window_2_2_val_V_r = window_group_0_7_va_8_reg_12088;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op713_call_state9 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op732_call_state10 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_window_macc_fu_1156_window_2_2_val_V_r = reg_2054;
    end else begin
        grp_window_macc_fu_1156_window_2_2_val_V_r = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp717) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage5_11001_ignoreCallOp874) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001_ignoreCallOp838) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001_ignoreCallOp804) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001_ignoreCallOp770) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001_ignoreCallOp736) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_window_macc_fu_1172_ap_ce = 1'b1;
    end else begin
        grp_window_macc_fu_1172_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if ((1'b1 == ap_condition_31188)) begin
            grp_window_macc_fu_1172_weight_V_offset = add_ln106_9_reg_12595;
        end else if ((1'b1 == ap_condition_31185)) begin
            grp_window_macc_fu_1172_weight_V_offset = or_ln104_2_fu_3315_p3;
        end else if ((1'b1 == ap_condition_31182)) begin
            grp_window_macc_fu_1172_weight_V_offset = zext_ln104_11_fu_3248_p1;
        end else if ((1'b1 == ap_condition_31179)) begin
            grp_window_macc_fu_1172_weight_V_offset = zext_ln104_5_fu_3151_p1;
        end else if ((1'b1 == ap_condition_31176)) begin
            grp_window_macc_fu_1172_weight_V_offset = zext_ln106_5_fu_3115_p1;
        end else begin
            grp_window_macc_fu_1172_weight_V_offset = 'bx;
        end
    end else begin
        grp_window_macc_fu_1172_weight_V_offset = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_predicate_op856_call_state13 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_window_macc_fu_1172_window_0_0_val_V_r = window_group_1_10_v_reg_11685;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_predicate_op827_call_state12 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_window_macc_fu_1172_window_0_0_val_V_r = window_group_0_12_v_reg_12273;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op785_call_state11 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_window_macc_fu_1172_window_0_0_val_V_r = window_group_0_8_va_reg_12093;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op717_call_state9 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op735_call_state10 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_window_macc_fu_1172_window_0_0_val_V_r = reg_2059;
    end else begin
        grp_window_macc_fu_1172_window_0_0_val_V_r = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_predicate_op856_call_state13 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_window_macc_fu_1172_window_0_1_val_V_r = window_group_1_10_v_1_reg_11690;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_predicate_op827_call_state12 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_window_macc_fu_1172_window_0_1_val_V_r = window_group_0_12_v_1_reg_12278;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op785_call_state11 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_window_macc_fu_1172_window_0_1_val_V_r = window_group_0_8_va_1_reg_12098;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op717_call_state9 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op735_call_state10 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_window_macc_fu_1172_window_0_1_val_V_r = reg_2064;
    end else begin
        grp_window_macc_fu_1172_window_0_1_val_V_r = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_predicate_op856_call_state13 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_window_macc_fu_1172_window_0_2_val_V_r = window_group_1_10_v_2_reg_11695;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_predicate_op827_call_state12 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_window_macc_fu_1172_window_0_2_val_V_r = window_group_0_12_v_2_reg_12283;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op785_call_state11 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_window_macc_fu_1172_window_0_2_val_V_r = window_group_0_8_va_2_reg_12103;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op717_call_state9 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op735_call_state10 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_window_macc_fu_1172_window_0_2_val_V_r = reg_2069;
    end else begin
        grp_window_macc_fu_1172_window_0_2_val_V_r = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_predicate_op856_call_state13 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_window_macc_fu_1172_window_1_0_val_V_r = window_group_1_10_v_3_reg_11700;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_predicate_op827_call_state12 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_window_macc_fu_1172_window_1_0_val_V_r = window_group_0_12_v_3_reg_12288;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op785_call_state11 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_window_macc_fu_1172_window_1_0_val_V_r = window_group_0_8_va_3_reg_12108;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op717_call_state9 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op735_call_state10 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_window_macc_fu_1172_window_1_0_val_V_r = reg_2074;
    end else begin
        grp_window_macc_fu_1172_window_1_0_val_V_r = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_predicate_op856_call_state13 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_window_macc_fu_1172_window_1_1_val_V_r = window_group_1_10_v_4_reg_11705;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_predicate_op827_call_state12 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_window_macc_fu_1172_window_1_1_val_V_r = window_group_0_12_v_4_reg_12293;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op785_call_state11 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_window_macc_fu_1172_window_1_1_val_V_r = window_group_0_8_va_4_reg_12113;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op717_call_state9 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op735_call_state10 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_window_macc_fu_1172_window_1_1_val_V_r = reg_2079;
    end else begin
        grp_window_macc_fu_1172_window_1_1_val_V_r = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_predicate_op856_call_state13 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_window_macc_fu_1172_window_1_2_val_V_r = window_group_1_10_v_5_reg_11710;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_predicate_op827_call_state12 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_window_macc_fu_1172_window_1_2_val_V_r = window_group_0_12_v_5_reg_12298;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op785_call_state11 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_window_macc_fu_1172_window_1_2_val_V_r = window_group_0_8_va_5_reg_12118;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op717_call_state9 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op735_call_state10 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_window_macc_fu_1172_window_1_2_val_V_r = reg_2084;
    end else begin
        grp_window_macc_fu_1172_window_1_2_val_V_r = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_predicate_op856_call_state13 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_window_macc_fu_1172_window_2_0_val_V_r = window_group_1_10_v_6_reg_11715;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_predicate_op827_call_state12 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_window_macc_fu_1172_window_2_0_val_V_r = window_group_0_12_v_6_reg_12303;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op785_call_state11 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_window_macc_fu_1172_window_2_0_val_V_r = window_group_0_8_va_6_reg_12123;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op717_call_state9 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op735_call_state10 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_window_macc_fu_1172_window_2_0_val_V_r = reg_2089;
    end else begin
        grp_window_macc_fu_1172_window_2_0_val_V_r = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_predicate_op856_call_state13 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_window_macc_fu_1172_window_2_1_val_V_r = window_group_1_10_v_7_reg_11720;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_predicate_op827_call_state12 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_window_macc_fu_1172_window_2_1_val_V_r = window_group_0_12_v_7_reg_12308;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op785_call_state11 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_window_macc_fu_1172_window_2_1_val_V_r = window_group_0_8_va_7_reg_12128;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op717_call_state9 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op735_call_state10 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_window_macc_fu_1172_window_2_1_val_V_r = reg_2094;
    end else begin
        grp_window_macc_fu_1172_window_2_1_val_V_r = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_predicate_op856_call_state13 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_window_macc_fu_1172_window_2_2_val_V_r = window_group_1_10_v_8_reg_11725;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_predicate_op827_call_state12 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_window_macc_fu_1172_window_2_2_val_V_r = window_group_0_12_v_8_reg_12313;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op785_call_state11 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_window_macc_fu_1172_window_2_2_val_V_r = window_group_0_8_va_8_reg_12133;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op717_call_state9 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op735_call_state10 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_window_macc_fu_1172_window_2_2_val_V_r = reg_2099;
    end else begin
        grp_window_macc_fu_1172_window_2_2_val_V_r = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp721) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage5_11001_ignoreCallOp876) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001_ignoreCallOp840) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001_ignoreCallOp806) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001_ignoreCallOp772) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001_ignoreCallOp739) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_window_macc_fu_1188_ap_ce = 1'b1;
    end else begin
        grp_window_macc_fu_1188_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if ((1'b1 == ap_condition_31204)) begin
            grp_window_macc_fu_1188_weight_V_offset = add_ln106_10_reg_12600;
        end else if ((1'b1 == ap_condition_31201)) begin
            grp_window_macc_fu_1188_weight_V_offset = add_ln104_9_reg_12570;
        end else if ((1'b1 == ap_condition_31198)) begin
            grp_window_macc_fu_1188_weight_V_offset = add_ln104_7_reg_12525;
        end else if ((1'b1 == ap_condition_31195)) begin
            grp_window_macc_fu_1188_weight_V_offset = zext_ln104_6_fu_3155_p1;
        end else if ((1'b1 == ap_condition_31192)) begin
            grp_window_macc_fu_1188_weight_V_offset = zext_ln106_6_fu_3125_p1;
        end else begin
            grp_window_macc_fu_1188_weight_V_offset = 'bx;
        end
    end else begin
        grp_window_macc_fu_1188_weight_V_offset = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_predicate_op858_call_state13 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_window_macc_fu_1188_window_0_0_val_V_r = window_group_1_11_v_reg_11730;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_predicate_op828_call_state12 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_window_macc_fu_1188_window_0_0_val_V_r = window_group_0_13_v_reg_12318;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op786_call_state11 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_window_macc_fu_1188_window_0_0_val_V_r = window_group_0_9_va_reg_12138;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op721_call_state9 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op738_call_state10 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_window_macc_fu_1188_window_0_0_val_V_r = reg_2104;
    end else begin
        grp_window_macc_fu_1188_window_0_0_val_V_r = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_predicate_op858_call_state13 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_window_macc_fu_1188_window_0_1_val_V_r = window_group_1_11_v_1_reg_11735;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_predicate_op828_call_state12 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_window_macc_fu_1188_window_0_1_val_V_r = window_group_0_13_v_1_reg_12323;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op786_call_state11 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_window_macc_fu_1188_window_0_1_val_V_r = window_group_0_9_va_1_reg_12143;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op721_call_state9 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op738_call_state10 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_window_macc_fu_1188_window_0_1_val_V_r = reg_2109;
    end else begin
        grp_window_macc_fu_1188_window_0_1_val_V_r = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_predicate_op858_call_state13 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_window_macc_fu_1188_window_0_2_val_V_r = window_group_1_11_v_2_reg_11740;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_predicate_op828_call_state12 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_window_macc_fu_1188_window_0_2_val_V_r = window_group_0_13_v_2_reg_12328;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op786_call_state11 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_window_macc_fu_1188_window_0_2_val_V_r = window_group_0_9_va_2_reg_12148;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op721_call_state9 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op738_call_state10 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_window_macc_fu_1188_window_0_2_val_V_r = reg_2114;
    end else begin
        grp_window_macc_fu_1188_window_0_2_val_V_r = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_predicate_op858_call_state13 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_window_macc_fu_1188_window_1_0_val_V_r = window_group_1_11_v_3_reg_11745;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_predicate_op828_call_state12 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_window_macc_fu_1188_window_1_0_val_V_r = window_group_0_13_v_3_reg_12333;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op786_call_state11 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_window_macc_fu_1188_window_1_0_val_V_r = window_group_0_9_va_3_reg_12153;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op721_call_state9 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op738_call_state10 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_window_macc_fu_1188_window_1_0_val_V_r = reg_2119;
    end else begin
        grp_window_macc_fu_1188_window_1_0_val_V_r = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_predicate_op858_call_state13 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_window_macc_fu_1188_window_1_1_val_V_r = window_group_1_11_v_4_reg_11750;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_predicate_op828_call_state12 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_window_macc_fu_1188_window_1_1_val_V_r = window_group_0_13_v_4_reg_12338;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op786_call_state11 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_window_macc_fu_1188_window_1_1_val_V_r = window_group_0_9_va_4_reg_12158;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op721_call_state9 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op738_call_state10 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_window_macc_fu_1188_window_1_1_val_V_r = reg_2124;
    end else begin
        grp_window_macc_fu_1188_window_1_1_val_V_r = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_predicate_op858_call_state13 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_window_macc_fu_1188_window_1_2_val_V_r = window_group_1_11_v_5_reg_11755;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_predicate_op828_call_state12 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_window_macc_fu_1188_window_1_2_val_V_r = window_group_0_13_v_5_reg_12343;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op786_call_state11 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_window_macc_fu_1188_window_1_2_val_V_r = window_group_0_9_va_5_reg_12163;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op721_call_state9 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op738_call_state10 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_window_macc_fu_1188_window_1_2_val_V_r = reg_2129;
    end else begin
        grp_window_macc_fu_1188_window_1_2_val_V_r = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_predicate_op858_call_state13 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_window_macc_fu_1188_window_2_0_val_V_r = window_group_1_11_v_6_reg_11760;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_predicate_op828_call_state12 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_window_macc_fu_1188_window_2_0_val_V_r = window_group_0_13_v_6_reg_12348;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op786_call_state11 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_window_macc_fu_1188_window_2_0_val_V_r = window_group_0_9_va_6_reg_12168;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op721_call_state9 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op738_call_state10 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_window_macc_fu_1188_window_2_0_val_V_r = reg_2134;
    end else begin
        grp_window_macc_fu_1188_window_2_0_val_V_r = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_predicate_op858_call_state13 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_window_macc_fu_1188_window_2_1_val_V_r = window_group_1_11_v_7_reg_11765;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_predicate_op828_call_state12 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_window_macc_fu_1188_window_2_1_val_V_r = window_group_0_13_v_7_reg_12353;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op786_call_state11 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_window_macc_fu_1188_window_2_1_val_V_r = window_group_0_9_va_7_reg_12173;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op721_call_state9 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op738_call_state10 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_window_macc_fu_1188_window_2_1_val_V_r = reg_2139;
    end else begin
        grp_window_macc_fu_1188_window_2_1_val_V_r = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_predicate_op858_call_state13 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_window_macc_fu_1188_window_2_2_val_V_r = window_group_1_11_v_8_reg_11770;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_predicate_op828_call_state12 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_window_macc_fu_1188_window_2_2_val_V_r = window_group_0_13_v_8_reg_12358;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op786_call_state11 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_window_macc_fu_1188_window_2_2_val_V_r = window_group_0_9_va_8_reg_12178;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op721_call_state9 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op738_call_state10 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_window_macc_fu_1188_window_2_2_val_V_r = reg_2144;
    end else begin
        grp_window_macc_fu_1188_window_2_2_val_V_r = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp723) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage5_11001_ignoreCallOp878) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001_ignoreCallOp842) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001_ignoreCallOp808) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001_ignoreCallOp774) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001_ignoreCallOp746) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_window_macc_fu_1204_ap_ce = 1'b1;
    end else begin
        grp_window_macc_fu_1204_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if ((1'b1 == ap_condition_31220)) begin
            grp_window_macc_fu_1204_weight_V_offset = or_ln106_2_fu_3346_p3;
        end else if ((1'b1 == ap_condition_31217)) begin
            grp_window_macc_fu_1204_weight_V_offset = add_ln104_10_reg_12575;
        end else if ((1'b1 == ap_condition_31214)) begin
            grp_window_macc_fu_1204_weight_V_offset = add_ln104_8_reg_12530;
        end else if ((1'b1 == ap_condition_31211)) begin
            grp_window_macc_fu_1204_weight_V_offset = zext_ln104_7_fu_3176_p1;
        end else if ((1'b1 == ap_condition_31208)) begin
            grp_window_macc_fu_1204_weight_V_offset = zext_ln106_7_fu_3129_p1;
        end else begin
            grp_window_macc_fu_1204_weight_V_offset = 'bx;
        end
    end else begin
        grp_window_macc_fu_1204_weight_V_offset = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_predicate_op862_call_state13 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_window_macc_fu_1204_window_0_0_val_V_r = window_group_1_12_v_reg_11775;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_predicate_op830_call_state12 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_window_macc_fu_1204_window_0_0_val_V_r = window_group_0_14_v_reg_12363;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op787_call_state11 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_window_macc_fu_1204_window_0_0_val_V_r = window_group_0_10_v_reg_12183;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op723_call_state9 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op744_call_state10 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_window_macc_fu_1204_window_0_0_val_V_r = reg_2149;
    end else begin
        grp_window_macc_fu_1204_window_0_0_val_V_r = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_predicate_op862_call_state13 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_window_macc_fu_1204_window_0_1_val_V_r = window_group_1_12_v_1_reg_11780;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_predicate_op830_call_state12 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_window_macc_fu_1204_window_0_1_val_V_r = window_group_0_14_v_1_reg_12368;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op787_call_state11 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_window_macc_fu_1204_window_0_1_val_V_r = window_group_0_10_v_1_reg_12188;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op723_call_state9 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op744_call_state10 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_window_macc_fu_1204_window_0_1_val_V_r = reg_2154;
    end else begin
        grp_window_macc_fu_1204_window_0_1_val_V_r = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_predicate_op862_call_state13 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_window_macc_fu_1204_window_0_2_val_V_r = window_group_1_12_v_2_reg_11785;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_predicate_op830_call_state12 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_window_macc_fu_1204_window_0_2_val_V_r = window_group_0_14_v_2_reg_12373;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op787_call_state11 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_window_macc_fu_1204_window_0_2_val_V_r = window_group_0_10_v_2_reg_12193;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op723_call_state9 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op744_call_state10 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_window_macc_fu_1204_window_0_2_val_V_r = reg_2159;
    end else begin
        grp_window_macc_fu_1204_window_0_2_val_V_r = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_predicate_op862_call_state13 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_window_macc_fu_1204_window_1_0_val_V_r = window_group_1_12_v_3_reg_11790;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_predicate_op830_call_state12 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_window_macc_fu_1204_window_1_0_val_V_r = window_group_0_14_v_3_reg_12378;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op787_call_state11 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_window_macc_fu_1204_window_1_0_val_V_r = window_group_0_10_v_3_reg_12198;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op723_call_state9 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op744_call_state10 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_window_macc_fu_1204_window_1_0_val_V_r = reg_2164;
    end else begin
        grp_window_macc_fu_1204_window_1_0_val_V_r = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_predicate_op862_call_state13 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_window_macc_fu_1204_window_1_1_val_V_r = window_group_1_12_v_4_reg_11795;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_predicate_op830_call_state12 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_window_macc_fu_1204_window_1_1_val_V_r = window_group_0_14_v_4_reg_12383;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op787_call_state11 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_window_macc_fu_1204_window_1_1_val_V_r = window_group_0_10_v_4_reg_12203;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op723_call_state9 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op744_call_state10 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_window_macc_fu_1204_window_1_1_val_V_r = reg_2169;
    end else begin
        grp_window_macc_fu_1204_window_1_1_val_V_r = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_predicate_op862_call_state13 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_window_macc_fu_1204_window_1_2_val_V_r = window_group_1_12_v_5_reg_11800;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_predicate_op830_call_state12 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_window_macc_fu_1204_window_1_2_val_V_r = window_group_0_14_v_5_reg_12388;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op787_call_state11 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_window_macc_fu_1204_window_1_2_val_V_r = window_group_0_10_v_5_reg_12208;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op723_call_state9 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op744_call_state10 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_window_macc_fu_1204_window_1_2_val_V_r = reg_2174;
    end else begin
        grp_window_macc_fu_1204_window_1_2_val_V_r = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_predicate_op862_call_state13 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_window_macc_fu_1204_window_2_0_val_V_r = window_group_1_12_v_6_reg_11805;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_predicate_op830_call_state12 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_window_macc_fu_1204_window_2_0_val_V_r = window_group_0_14_v_6_reg_12393;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op787_call_state11 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_window_macc_fu_1204_window_2_0_val_V_r = window_group_0_10_v_6_reg_12213;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op723_call_state9 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op744_call_state10 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_window_macc_fu_1204_window_2_0_val_V_r = reg_2179;
    end else begin
        grp_window_macc_fu_1204_window_2_0_val_V_r = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_predicate_op862_call_state13 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_window_macc_fu_1204_window_2_1_val_V_r = window_group_1_12_v_7_reg_11810;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_predicate_op830_call_state12 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_window_macc_fu_1204_window_2_1_val_V_r = window_group_0_14_v_7_reg_12398;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op787_call_state11 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_window_macc_fu_1204_window_2_1_val_V_r = window_group_0_10_v_7_reg_12218;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op723_call_state9 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op744_call_state10 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_window_macc_fu_1204_window_2_1_val_V_r = reg_2184;
    end else begin
        grp_window_macc_fu_1204_window_2_1_val_V_r = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_predicate_op862_call_state13 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_window_macc_fu_1204_window_2_2_val_V_r = window_group_1_12_v_8_reg_11815;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_predicate_op830_call_state12 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_window_macc_fu_1204_window_2_2_val_V_r = window_group_0_14_v_8_reg_12403;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op787_call_state11 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_window_macc_fu_1204_window_2_2_val_V_r = window_group_0_10_v_8_reg_12223;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op723_call_state9 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op744_call_state10 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_window_macc_fu_1204_window_2_2_val_V_r = reg_2189;
    end else begin
        grp_window_macc_fu_1204_window_2_2_val_V_r = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp727) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage5_11001_ignoreCallOp880) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001_ignoreCallOp844) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001_ignoreCallOp810) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001_ignoreCallOp776) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001_ignoreCallOp749) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_window_macc_fu_1220_ap_ce = 1'b1;
    end else begin
        grp_window_macc_fu_1220_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if ((1'b1 == ap_condition_31236)) begin
            grp_window_macc_fu_1220_weight_V_offset = add_ln106_11_reg_12605;
        end else if ((1'b1 == ap_condition_31233)) begin
            grp_window_macc_fu_1220_weight_V_offset = sext_ln104_2_fu_3329_p1;
        end else if ((1'b1 == ap_condition_31230)) begin
            grp_window_macc_fu_1220_weight_V_offset = or_ln104_1_fu_3258_p3;
        end else if ((1'b1 == ap_condition_31227)) begin
            grp_window_macc_fu_1220_weight_V_offset = zext_ln104_8_fu_3181_p1;
        end else if ((1'b1 == ap_condition_31224)) begin
            grp_window_macc_fu_1220_weight_V_offset = zext_ln106_8_fu_3139_p1;
        end else begin
            grp_window_macc_fu_1220_weight_V_offset = 'bx;
        end
    end else begin
        grp_window_macc_fu_1220_weight_V_offset = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_predicate_op864_call_state13 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_window_macc_fu_1220_window_0_0_val_V_r = window_group_1_13_v_reg_11820;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_predicate_op832_call_state12 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_window_macc_fu_1220_window_0_0_val_V_r = window_group_0_15_v_reg_12408;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op790_call_state11 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_window_macc_fu_1220_window_0_0_val_V_r = window_group_0_11_v_reg_12228;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op727_call_state9 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op748_call_state10 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_window_macc_fu_1220_window_0_0_val_V_r = reg_2194;
    end else begin
        grp_window_macc_fu_1220_window_0_0_val_V_r = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_predicate_op864_call_state13 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_window_macc_fu_1220_window_0_1_val_V_r = window_group_1_13_v_1_reg_11825;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_predicate_op832_call_state12 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_window_macc_fu_1220_window_0_1_val_V_r = window_group_0_15_v_1_reg_12413;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op790_call_state11 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_window_macc_fu_1220_window_0_1_val_V_r = window_group_0_11_v_1_reg_12233;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op727_call_state9 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op748_call_state10 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_window_macc_fu_1220_window_0_1_val_V_r = reg_2199;
    end else begin
        grp_window_macc_fu_1220_window_0_1_val_V_r = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_predicate_op864_call_state13 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_window_macc_fu_1220_window_0_2_val_V_r = window_group_1_13_v_2_reg_11830;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_predicate_op832_call_state12 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_window_macc_fu_1220_window_0_2_val_V_r = window_group_0_15_v_2_reg_12418;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op790_call_state11 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_window_macc_fu_1220_window_0_2_val_V_r = window_group_0_11_v_2_reg_12238;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op727_call_state9 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op748_call_state10 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_window_macc_fu_1220_window_0_2_val_V_r = reg_2204;
    end else begin
        grp_window_macc_fu_1220_window_0_2_val_V_r = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_predicate_op864_call_state13 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_window_macc_fu_1220_window_1_0_val_V_r = window_group_1_13_v_3_reg_11835;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_predicate_op832_call_state12 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_window_macc_fu_1220_window_1_0_val_V_r = window_group_0_15_v_3_reg_12423;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op790_call_state11 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_window_macc_fu_1220_window_1_0_val_V_r = window_group_0_11_v_3_reg_12243;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op727_call_state9 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op748_call_state10 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_window_macc_fu_1220_window_1_0_val_V_r = reg_2209;
    end else begin
        grp_window_macc_fu_1220_window_1_0_val_V_r = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_predicate_op864_call_state13 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_window_macc_fu_1220_window_1_1_val_V_r = window_group_1_13_v_4_reg_11840;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_predicate_op832_call_state12 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_window_macc_fu_1220_window_1_1_val_V_r = window_group_0_15_v_4_reg_12428;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op790_call_state11 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_window_macc_fu_1220_window_1_1_val_V_r = window_group_0_11_v_4_reg_12248;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op727_call_state9 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op748_call_state10 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_window_macc_fu_1220_window_1_1_val_V_r = reg_2214;
    end else begin
        grp_window_macc_fu_1220_window_1_1_val_V_r = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_predicate_op864_call_state13 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_window_macc_fu_1220_window_1_2_val_V_r = window_group_1_13_v_5_reg_11845;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_predicate_op832_call_state12 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_window_macc_fu_1220_window_1_2_val_V_r = window_group_0_15_v_5_reg_12433;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op790_call_state11 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_window_macc_fu_1220_window_1_2_val_V_r = window_group_0_11_v_5_reg_12253;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op727_call_state9 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op748_call_state10 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_window_macc_fu_1220_window_1_2_val_V_r = reg_2219;
    end else begin
        grp_window_macc_fu_1220_window_1_2_val_V_r = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_predicate_op864_call_state13 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_window_macc_fu_1220_window_2_0_val_V_r = window_group_1_13_v_6_reg_11850;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_predicate_op832_call_state12 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_window_macc_fu_1220_window_2_0_val_V_r = window_group_0_15_v_6_reg_12438;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op790_call_state11 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_window_macc_fu_1220_window_2_0_val_V_r = window_group_0_11_v_6_reg_12258;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op727_call_state9 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op748_call_state10 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_window_macc_fu_1220_window_2_0_val_V_r = reg_2224;
    end else begin
        grp_window_macc_fu_1220_window_2_0_val_V_r = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_predicate_op864_call_state13 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_window_macc_fu_1220_window_2_1_val_V_r = window_group_1_13_v_7_reg_11855;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_predicate_op832_call_state12 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_window_macc_fu_1220_window_2_1_val_V_r = window_group_0_15_v_7_reg_12443;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op790_call_state11 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_window_macc_fu_1220_window_2_1_val_V_r = window_group_0_11_v_7_reg_12263;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op727_call_state9 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op748_call_state10 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_window_macc_fu_1220_window_2_1_val_V_r = reg_2229;
    end else begin
        grp_window_macc_fu_1220_window_2_1_val_V_r = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_predicate_op864_call_state13 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_window_macc_fu_1220_window_2_2_val_V_r = window_group_1_13_v_8_reg_11860;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_predicate_op832_call_state12 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_window_macc_fu_1220_window_2_2_val_V_r = window_group_0_15_v_8_reg_12448;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op790_call_state11 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_window_macc_fu_1220_window_2_2_val_V_r = window_group_0_11_v_8_reg_12268;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op727_call_state9 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op748_call_state10 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_window_macc_fu_1220_window_2_2_val_V_r = reg_2234;
    end else begin
        grp_window_macc_fu_1220_window_2_2_val_V_r = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (empty_34_reg_11268 == 1'd0) & (select_ln57_5_reg_11206 == 1'd0) & (select_ln57_3_reg_11202 == 1'd0) & (icmp_ln46_reg_11175 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        inStream_TDATA_blk_n = inStream_V_data_0_state[1'd0];
    end else begin
        inStream_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op248_read_state4 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        inStream_V_data_0_ack_out = 1'b1;
    end else begin
        inStream_V_data_0_ack_out = 1'b0;
    end
end

always @ (*) begin
    if ((inStream_V_data_0_sel == 1'b1)) begin
        inStream_V_data_0_data_out = inStream_V_data_0_payload_B;
    end else begin
        inStream_V_data_0_data_out = inStream_V_data_0_payload_A;
    end
end

always @ (*) begin
    if (((ap_predicate_op248_read_state4 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        inStream_V_dest_V_0_ack_out = 1'b1;
    end else begin
        inStream_V_dest_V_0_ack_out = 1'b0;
    end
end

always @ (*) begin
    if ((inStream_V_dest_V_0_sel == 1'b1)) begin
        inStream_V_dest_V_0_data_out = inStream_V_dest_V_0_payload_B;
    end else begin
        inStream_V_dest_V_0_data_out = inStream_V_dest_V_0_payload_A;
    end
end

always @ (*) begin
    if (((ap_predicate_op248_read_state4 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        inStream_V_id_V_0_ack_out = 1'b1;
    end else begin
        inStream_V_id_V_0_ack_out = 1'b0;
    end
end

always @ (*) begin
    if ((inStream_V_id_V_0_sel == 1'b1)) begin
        inStream_V_id_V_0_data_out = inStream_V_id_V_0_payload_B;
    end else begin
        inStream_V_id_V_0_data_out = inStream_V_id_V_0_payload_A;
    end
end

always @ (*) begin
    if (((ap_predicate_op248_read_state4 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        inStream_V_keep_V_0_ack_out = 1'b1;
    end else begin
        inStream_V_keep_V_0_ack_out = 1'b0;
    end
end

always @ (*) begin
    if ((inStream_V_keep_V_0_sel == 1'b1)) begin
        inStream_V_keep_V_0_data_out = inStream_V_keep_V_0_payload_B;
    end else begin
        inStream_V_keep_V_0_data_out = inStream_V_keep_V_0_payload_A;
    end
end

always @ (*) begin
    if (((ap_predicate_op248_read_state4 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        inStream_V_strb_V_0_ack_out = 1'b1;
    end else begin
        inStream_V_strb_V_0_ack_out = 1'b0;
    end
end

always @ (*) begin
    if ((inStream_V_strb_V_0_sel == 1'b1)) begin
        inStream_V_strb_V_0_data_out = inStream_V_strb_V_0_payload_B;
    end else begin
        inStream_V_strb_V_0_data_out = inStream_V_strb_V_0_payload_A;
    end
end

always @ (*) begin
    if (((ap_predicate_op248_read_state4 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        inStream_V_user_V_0_ack_out = 1'b1;
    end else begin
        inStream_V_user_V_0_ack_out = 1'b0;
    end
end

always @ (*) begin
    if ((inStream_V_user_V_0_sel == 1'b1)) begin
        inStream_V_user_V_0_data_out = inStream_V_user_V_0_payload_B;
    end else begin
        inStream_V_user_V_0_data_out = inStream_V_user_V_0_payload_A;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            line_buff_group_0_va_1_address0 = line_buff_group_0_va_8_reg_11365;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            line_buff_group_0_va_1_address0 = line_buff_group_0_va_7_reg_11345;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            line_buff_group_0_va_1_address0 = sext_ln203_fu_2828_p1;
        end else begin
            line_buff_group_0_va_1_address0 = 'bx;
        end
    end else begin
        line_buff_group_0_va_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            line_buff_group_0_va_1_address1 = line_buff_group_0_va_10_reg_11420;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            line_buff_group_0_va_1_address1 = line_buff_group_0_va_9_reg_11370;
        end else begin
            line_buff_group_0_va_1_address1 = 'bx;
        end
    end else begin
        line_buff_group_0_va_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001)))) begin
        line_buff_group_0_va_1_ce0 = 1'b1;
    end else begin
        line_buff_group_0_va_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001)))) begin
        line_buff_group_0_va_1_ce1 = 1'b1;
    end else begin
        line_buff_group_0_va_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((select_ln57_3_reg_11202 == 1'd0) & (icmp_ln46_reg_11175 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001))) begin
        line_buff_group_0_va_1_we0 = 1'b1;
    end else begin
        line_buff_group_0_va_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            line_buff_group_0_va_2_address0 = line_buff_group_0_va_12_reg_11375;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            line_buff_group_0_va_2_address0 = line_buff_group_0_va_11_reg_11350;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            line_buff_group_0_va_2_address0 = sext_ln203_fu_2828_p1;
        end else begin
            line_buff_group_0_va_2_address0 = 'bx;
        end
    end else begin
        line_buff_group_0_va_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            line_buff_group_0_va_2_address1 = line_buff_group_0_va_14_reg_11425;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            line_buff_group_0_va_2_address1 = line_buff_group_0_va_13_reg_11380;
        end else begin
            line_buff_group_0_va_2_address1 = 'bx;
        end
    end else begin
        line_buff_group_0_va_2_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001)))) begin
        line_buff_group_0_va_2_ce0 = 1'b1;
    end else begin
        line_buff_group_0_va_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001)))) begin
        line_buff_group_0_va_2_ce1 = 1'b1;
    end else begin
        line_buff_group_0_va_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((select_ln57_3_reg_11202 == 1'd0) & (icmp_ln46_reg_11175 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001))) begin
        line_buff_group_0_va_2_we0 = 1'b1;
    end else begin
        line_buff_group_0_va_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            line_buff_group_0_va_address0 = line_buff_group_0_va_4_reg_11355;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            line_buff_group_0_va_address0 = sext_ln203_reg_11340;
        end else begin
            line_buff_group_0_va_address0 = 'bx;
        end
    end else begin
        line_buff_group_0_va_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            line_buff_group_0_va_address1 = line_buff_group_0_va_6_reg_11415;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            line_buff_group_0_va_address1 = line_buff_group_0_va_5_reg_11360;
        end else begin
            line_buff_group_0_va_address1 = 'bx;
        end
    end else begin
        line_buff_group_0_va_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001)))) begin
        line_buff_group_0_va_ce0 = 1'b1;
    end else begin
        line_buff_group_0_va_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001)))) begin
        line_buff_group_0_va_ce1 = 1'b1;
    end else begin
        line_buff_group_0_va_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((select_ln57_3_reg_11202 == 1'd0) & (icmp_ln46_reg_11175 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001))) begin
        line_buff_group_0_va_we0 = 1'b1;
    end else begin
        line_buff_group_0_va_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            line_buff_group_1_va_1_address0 = zext_ln49_3_fu_2838_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            line_buff_group_1_va_1_address0 = line_buff_group_1_va_7_reg_11330;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            line_buff_group_1_va_1_address0 = zext_ln49_1_fu_2708_p1;
        end else begin
            line_buff_group_1_va_1_address0 = 'bx;
        end
    end else begin
        line_buff_group_1_va_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            line_buff_group_1_va_1_address1 = zext_ln49_7_fu_2880_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            line_buff_group_1_va_1_address1 = zext_ln49_5_fu_2846_p1;
        end else begin
            line_buff_group_1_va_1_address1 = 'bx;
        end
    end else begin
        line_buff_group_1_va_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        line_buff_group_1_va_1_ce0 = 1'b1;
    end else begin
        line_buff_group_1_va_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001)))) begin
        line_buff_group_1_va_1_ce1 = 1'b1;
    end else begin
        line_buff_group_1_va_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((select_ln57_3_reg_11202 == 1'd0) & (icmp_ln46_reg_11175 == 1'd0) & (icmp_ln81_reg_11317 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        line_buff_group_1_va_1_we0 = 1'b1;
    end else begin
        line_buff_group_1_va_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            line_buff_group_1_va_2_address0 = zext_ln49_3_fu_2838_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            line_buff_group_1_va_2_address0 = line_buff_group_1_va_9_reg_11335;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            line_buff_group_1_va_2_address0 = zext_ln49_1_fu_2708_p1;
        end else begin
            line_buff_group_1_va_2_address0 = 'bx;
        end
    end else begin
        line_buff_group_1_va_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            line_buff_group_1_va_2_address1 = zext_ln49_7_fu_2880_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            line_buff_group_1_va_2_address1 = zext_ln49_5_fu_2846_p1;
        end else begin
            line_buff_group_1_va_2_address1 = 'bx;
        end
    end else begin
        line_buff_group_1_va_2_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        line_buff_group_1_va_2_ce0 = 1'b1;
    end else begin
        line_buff_group_1_va_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001)))) begin
        line_buff_group_1_va_2_ce1 = 1'b1;
    end else begin
        line_buff_group_1_va_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((select_ln57_3_reg_11202 == 1'd0) & (icmp_ln46_reg_11175 == 1'd0) & (icmp_ln81_reg_11317 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        line_buff_group_1_va_2_we0 = 1'b1;
    end else begin
        line_buff_group_1_va_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            line_buff_group_1_va_address0 = sext_ln174_fu_2856_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            line_buff_group_1_va_address0 = sext_ln203_fu_2828_p1;
        end else begin
            line_buff_group_1_va_address0 = 'bx;
        end
    end else begin
        line_buff_group_1_va_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            line_buff_group_1_va_address1 = zext_ln174_fu_2890_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            line_buff_group_1_va_address1 = sext_ln174_1_fu_2869_p1;
        end else begin
            line_buff_group_1_va_address1 = 'bx;
        end
    end else begin
        line_buff_group_1_va_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001)))) begin
        line_buff_group_1_va_ce0 = 1'b1;
    end else begin
        line_buff_group_1_va_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001)))) begin
        line_buff_group_1_va_ce1 = 1'b1;
    end else begin
        line_buff_group_1_va_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((select_ln57_3_reg_11202 == 1'd0) & (icmp_ln46_reg_11175 == 1'd0) & (icmp_ln81_reg_11317 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        line_buff_group_1_va_we0 = 1'b1;
    end else begin
        line_buff_group_1_va_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage5) & (select_ln49_3_reg_11277_pp0_iter4_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4) & (select_ln49_3_reg_11277_pp0_iter4_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3) & (select_ln49_3_reg_11277_pp0_iter4_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2) & (select_ln49_3_reg_11277_pp0_iter4_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        outStream_TDATA_blk_n = grp_out_stream_merge_fu_1236_outStream_TDATA_blk_n;
    end else begin
        outStream_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((outStream_V_data_1_sel == 1'b1)) begin
        outStream_V_data_1_data_out = outStream_V_data_1_payload_B;
    end else begin
        outStream_V_data_1_data_out = outStream_V_data_1_payload_A;
    end
end

always @ (*) begin
    if ((outStream_V_dest_V_1_sel == 1'b1)) begin
        outStream_V_dest_V_1_data_out = outStream_V_dest_V_1_payload_B;
    end else begin
        outStream_V_dest_V_1_data_out = outStream_V_dest_V_1_payload_A;
    end
end

always @ (*) begin
    if ((outStream_V_id_V_1_sel == 1'b1)) begin
        outStream_V_id_V_1_data_out = outStream_V_id_V_1_payload_B;
    end else begin
        outStream_V_id_V_1_data_out = outStream_V_id_V_1_payload_A;
    end
end

always @ (*) begin
    if ((outStream_V_keep_V_1_sel == 1'b1)) begin
        outStream_V_keep_V_1_data_out = outStream_V_keep_V_1_payload_B;
    end else begin
        outStream_V_keep_V_1_data_out = outStream_V_keep_V_1_payload_A;
    end
end

always @ (*) begin
    if ((outStream_V_last_V_1_sel == 1'b1)) begin
        outStream_V_last_V_1_data_out = outStream_V_last_V_1_payload_B;
    end else begin
        outStream_V_last_V_1_data_out = outStream_V_last_V_1_payload_A;
    end
end

always @ (*) begin
    if ((outStream_V_strb_V_1_sel == 1'b1)) begin
        outStream_V_strb_V_1_data_out = outStream_V_strb_V_1_payload_B;
    end else begin
        outStream_V_strb_V_1_data_out = outStream_V_strb_V_1_payload_A;
    end
end

always @ (*) begin
    if ((outStream_V_user_V_1_sel == 1'b1)) begin
        outStream_V_user_V_1_data_out = outStream_V_user_V_1_payload_B;
    end else begin
        outStream_V_user_V_1_data_out = outStream_V_user_V_1_payload_A;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2) & (select_ln49_3_reg_11277_pp0_iter4_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1) & (select_ln49_3_reg_11277_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        out_stream_group_0_s_read = grp_out_stream_merge_fu_1236_out_stream_group_0_V_V_read;
    end else begin
        out_stream_group_0_s_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op2351_write_state27 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        out_stream_group_0_s_write = 1'b1;
    end else begin
        out_stream_group_0_s_write = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3) & (select_ln49_3_reg_11277_pp0_iter4_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1) & (select_ln49_3_reg_11277_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        out_stream_group_10_read = grp_out_stream_merge_fu_1236_out_stream_group_10_V_V_read;
    end else begin
        out_stream_group_10_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op2391_write_state27 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        out_stream_group_10_write = 1'b1;
    end else begin
        out_stream_group_10_write = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3) & (select_ln49_3_reg_11277_pp0_iter4_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2) & (select_ln49_3_reg_11277_pp0_iter4_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        out_stream_group_11_read = grp_out_stream_merge_fu_1236_out_stream_group_11_V_V_read;
    end else begin
        out_stream_group_11_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op2395_write_state27 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        out_stream_group_11_write = 1'b1;
    end else begin
        out_stream_group_11_write = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3) & (select_ln49_3_reg_11277_pp0_iter4_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1) & (select_ln49_3_reg_11277_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        out_stream_group_12_read = grp_out_stream_merge_fu_1236_out_stream_group_12_V_V_read;
    end else begin
        out_stream_group_12_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op2399_write_state27 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        out_stream_group_12_write = 1'b1;
    end else begin
        out_stream_group_12_write = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage4) & (select_ln49_3_reg_11277_pp0_iter4_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2) & (select_ln49_3_reg_11277_pp0_iter4_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        out_stream_group_13_read = grp_out_stream_merge_fu_1236_out_stream_group_13_V_V_read;
    end else begin
        out_stream_group_13_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op2403_write_state27 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        out_stream_group_13_write = 1'b1;
    end else begin
        out_stream_group_13_write = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage4) & (select_ln49_3_reg_11277_pp0_iter4_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1) & (select_ln49_3_reg_11277_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        out_stream_group_14_read = grp_out_stream_merge_fu_1236_out_stream_group_14_V_V_read;
    end else begin
        out_stream_group_14_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op2407_write_state27 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        out_stream_group_14_write = 1'b1;
    end else begin
        out_stream_group_14_write = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage4) & (select_ln49_3_reg_11277_pp0_iter4_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2) & (select_ln49_3_reg_11277_pp0_iter4_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        out_stream_group_15_read = grp_out_stream_merge_fu_1236_out_stream_group_15_V_V_read;
    end else begin
        out_stream_group_15_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op2411_write_state27 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        out_stream_group_15_write = 1'b1;
    end else begin
        out_stream_group_15_write = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2) & (select_ln49_3_reg_11277_pp0_iter4_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1) & (select_ln49_3_reg_11277_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        out_stream_group_1_s_read = grp_out_stream_merge_fu_1236_out_stream_group_1_V_V_read;
    end else begin
        out_stream_group_1_s_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op2355_write_state27 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        out_stream_group_1_s_write = 1'b1;
    end else begin
        out_stream_group_1_s_write = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3) & (select_ln49_3_reg_11277_pp0_iter4_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1) & (select_ln49_3_reg_11277_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        out_stream_group_2_s_read = grp_out_stream_merge_fu_1236_out_stream_group_2_V_V_read;
    end else begin
        out_stream_group_2_s_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op2359_write_state27 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        out_stream_group_2_s_write = 1'b1;
    end else begin
        out_stream_group_2_s_write = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3) & (select_ln49_3_reg_11277_pp0_iter4_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2) & (select_ln49_3_reg_11277_pp0_iter4_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        out_stream_group_3_s_read = grp_out_stream_merge_fu_1236_out_stream_group_3_V_V_read;
    end else begin
        out_stream_group_3_s_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op2363_write_state27 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        out_stream_group_3_s_write = 1'b1;
    end else begin
        out_stream_group_3_s_write = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3) & (select_ln49_3_reg_11277_pp0_iter4_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1) & (select_ln49_3_reg_11277_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        out_stream_group_4_s_read = grp_out_stream_merge_fu_1236_out_stream_group_4_V_V_read;
    end else begin
        out_stream_group_4_s_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op2367_write_state27 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        out_stream_group_4_s_write = 1'b1;
    end else begin
        out_stream_group_4_s_write = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage4) & (select_ln49_3_reg_11277_pp0_iter4_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2) & (select_ln49_3_reg_11277_pp0_iter4_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        out_stream_group_5_s_read = grp_out_stream_merge_fu_1236_out_stream_group_5_V_V_read;
    end else begin
        out_stream_group_5_s_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op2371_write_state27 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        out_stream_group_5_s_write = 1'b1;
    end else begin
        out_stream_group_5_s_write = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage4) & (select_ln49_3_reg_11277_pp0_iter4_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1) & (select_ln49_3_reg_11277_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        out_stream_group_6_s_read = grp_out_stream_merge_fu_1236_out_stream_group_6_V_V_read;
    end else begin
        out_stream_group_6_s_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op2375_write_state27 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        out_stream_group_6_s_write = 1'b1;
    end else begin
        out_stream_group_6_s_write = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage4) & (select_ln49_3_reg_11277_pp0_iter4_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2) & (select_ln49_3_reg_11277_pp0_iter4_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        out_stream_group_7_s_read = grp_out_stream_merge_fu_1236_out_stream_group_7_V_V_read;
    end else begin
        out_stream_group_7_s_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op2379_write_state27 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        out_stream_group_7_s_write = 1'b1;
    end else begin
        out_stream_group_7_s_write = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2) & (select_ln49_3_reg_11277_pp0_iter4_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1) & (select_ln49_3_reg_11277_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        out_stream_group_8_s_read = grp_out_stream_merge_fu_1236_out_stream_group_8_V_V_read;
    end else begin
        out_stream_group_8_s_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op2383_write_state27 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        out_stream_group_8_s_write = 1'b1;
    end else begin
        out_stream_group_8_s_write = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2) & (select_ln49_3_reg_11277_pp0_iter4_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1) & (select_ln49_3_reg_11277_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        out_stream_group_9_s_read = grp_out_stream_merge_fu_1236_out_stream_group_9_V_V_read;
    end else begin
        out_stream_group_9_s_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op2387_write_state27 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        out_stream_group_9_s_write = 1'b1;
    end else begin
        out_stream_group_9_s_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((ap_phi_mux_phi_ln13_phi_fu_1047_p4 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_enable_reg_pp0_iter1 == 1'b0) & (icmp_ln46_fu_2377_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else if (((ap_enable_reg_pp0_iter1 == 1'b0) & (icmp_ln46_fu_2377_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state33;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((~((ap_enable_reg_pp0_iter3 == 1'b0) & (1'b0 == ap_block_pp0_stage5_subdone) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter4 == 1'b1)) & (1'b0 == ap_block_pp0_stage5_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((ap_enable_reg_pp0_iter3 == 1'b0) & (1'b0 == ap_block_pp0_stage5_subdone) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state33;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_state33 : begin
            if ((~((outStream_V_dest_V_1_state == 2'd1) | (outStream_V_id_V_1_state == 2'd1) | (outStream_V_last_V_1_state == 2'd1) | (outStream_V_user_V_1_state == 2'd1) | (outStream_V_strb_V_1_state == 2'd1) | (outStream_V_keep_V_1_state == 2'd1) | (outStream_V_data_1_state == 2'd1) | ((outStream_V_dest_V_1_state == 2'd3) & (outStream_TREADY == 1'b0)) | ((outStream_V_id_V_1_state == 2'd3) & (outStream_TREADY == 1'b0)) | ((outStream_V_last_V_1_state == 2'd3) & (outStream_TREADY == 1'b0)) | ((outStream_V_user_V_1_state == 2'd3) & (outStream_TREADY == 1'b0)) | ((outStream_V_strb_V_1_state == 2'd3) & (outStream_TREADY == 1'b0)) | ((outStream_V_keep_V_1_state == 2'd3) & (outStream_TREADY == 1'b0)) | ((outStream_V_data_1_state == 2'd3) & (outStream_TREADY == 1'b0))) & (1'b1 == ap_CS_fsm_state33))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state33;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign activated_output_0_s_fu_6314_p3 = ((tmp_55_fu_6162_p3[0:0] === 1'b1) ? select_ln340_17_fu_6306_p3 : select_ln340_20_reg_12722);

assign activated_output_10_fu_9709_p3 = ((tmp_175_fu_9557_p3[0:0] === 1'b1) ? select_ln340_48_fu_9701_p3 : select_ln340_69_reg_13270);

assign activated_output_11_fu_9868_p3 = ((tmp_187_fu_9716_p3[0:0] === 1'b1) ? select_ln340_51_fu_9860_p3 : select_ln340_71_reg_13277);

assign activated_output_12_fu_10087_p3 = ((tmp_199_fu_9935_p3[0:0] === 1'b1) ? select_ln340_54_fu_10079_p3 : select_ln340_73_reg_13284);

assign activated_output_13_fu_10246_p3 = ((tmp_211_fu_10094_p3[0:0] === 1'b1) ? select_ln340_57_fu_10238_p3 : select_ln340_75_reg_13291);

assign activated_output_14_fu_10405_p3 = ((tmp_223_fu_10253_p3[0:0] === 1'b1) ? select_ln340_60_fu_10397_p3 : select_ln340_77_reg_13426);

assign activated_output_15_fu_10584_p3 = ((tmp_235_fu_10432_p3[0:0] === 1'b1) ? select_ln340_63_fu_10576_p3 : select_ln340_79_reg_13433);

assign activated_output_1_s_fu_6473_p3 = ((tmp_67_fu_6321_p3[0:0] === 1'b1) ? select_ln340_21_fu_6465_p3 : select_ln340_26_reg_12729);

assign activated_output_2_s_fu_6632_p3 = ((tmp_79_fu_6480_p3[0:0] === 1'b1) ? select_ln340_24_fu_6624_p3 : select_ln340_32_reg_12736);

assign activated_output_3_s_fu_7927_p3 = ((tmp_91_fu_7775_p3[0:0] === 1'b1) ? select_ln340_27_fu_7919_p3 : select_ln340_38_reg_12743);

assign activated_output_4_s_fu_8086_p3 = ((tmp_103_fu_7934_p3[0:0] === 1'b1) ? select_ln340_30_fu_8078_p3 : select_ln340_44_reg_12750);

assign activated_output_5_s_fu_8245_p3 = ((tmp_115_fu_8093_p3[0:0] === 1'b1) ? select_ln340_33_fu_8237_p3 : select_ln340_50_reg_12757);

assign activated_output_6_s_fu_8943_p3 = ((tmp_127_fu_8791_p3[0:0] === 1'b1) ? select_ln340_36_fu_8935_p3 : select_ln340_56_reg_13027);

assign activated_output_7_s_fu_9102_p3 = ((tmp_139_fu_8950_p3[0:0] === 1'b1) ? select_ln340_39_fu_9094_p3 : select_ln340_62_reg_13034);

assign activated_output_8_s_fu_9261_p3 = ((tmp_151_fu_9109_p3[0:0] === 1'b1) ? select_ln340_42_fu_9253_p3 : select_ln340_65_reg_13232);

assign activated_output_9_s_fu_9550_p3 = ((tmp_163_fu_9398_p3[0:0] === 1'b1) ? select_ln340_45_fu_9542_p3 : select_ln340_67_reg_13263);

assign add_ln104_10_fu_3272_p2 = ($signed(zext_ln104_reg_12503) + $signed(9'd378));

assign add_ln104_11_fu_3277_p2 = ($signed(zext_ln104_1_reg_12461) + $signed(8'd149));

assign add_ln104_1_fu_3109_p2 = (zext_ln104_2_fu_3087_p1 + 7'd54);

assign add_ln104_2_fu_3119_p2 = ($signed(zext_ln104_2_fu_3087_p1) + $signed(7'd81));

assign add_ln104_3_fu_3133_p2 = ($signed(zext_ln104_1_fu_3083_p1) + $signed(8'd135));

assign add_ln104_4_fu_3185_p2 = ($signed(zext_ln104_1_reg_12461) + $signed(8'd162));

assign add_ln104_5_fu_3190_p2 = ($signed(zext_ln104_1_reg_12461) + $signed(8'd189));

assign add_ln104_6_fu_3195_p2 = ($signed(zext_ln104_2_reg_12468) + $signed(7'd88));

assign add_ln104_7_fu_3200_p2 = (zext_ln104_fu_3143_p1 + 9'd243);

assign add_ln104_8_fu_3206_p2 = ($signed(zext_ln104_fu_3143_p1) + $signed(9'd270));

assign add_ln104_9_fu_3267_p2 = ($signed(zext_ln104_reg_12503) + $signed(9'd351));

assign add_ln104_fu_3099_p2 = (zext_ln104_3_fu_3091_p1 + 6'd27);

assign add_ln106_10_fu_3305_p2 = ($signed(zext_ln106_reg_12473) + $signed(9'd297));

assign add_ln106_11_fu_3324_p2 = ($signed(zext_ln106_reg_12473) + $signed(9'd351));

assign add_ln106_12_fu_3355_p2 = ($signed(zext_ln106_reg_12473) + $signed(9'd378));

assign add_ln106_13_fu_3360_p2 = ($signed(zext_ln106_1_reg_11961) + $signed(8'd149));

assign add_ln106_1_fu_3039_p2 = (zext_ln106_2_fu_3025_p1 + 7'd54);

assign add_ln106_2_fu_3045_p2 = ($signed(zext_ln106_2_fu_3025_p1) + $signed(7'd81));

assign add_ln106_3_fu_3051_p2 = (zext_ln106_1_fu_3021_p1 + 8'd108);

assign add_ln106_4_fu_3057_p2 = ($signed(zext_ln106_1_fu_3021_p1) + $signed(8'd135));

assign add_ln106_5_fu_3231_p2 = ($signed(zext_ln106_1_reg_11961) + $signed(8'd162));

assign add_ln106_6_fu_3240_p2 = ($signed(zext_ln106_1_reg_11961) + $signed(8'd189));

assign add_ln106_7_fu_3290_p2 = ($signed(zext_ln106_2_reg_11968) + $signed(7'd88));

assign add_ln106_8_fu_3295_p2 = (zext_ln106_reg_12473 + 9'd243);

assign add_ln106_9_fu_3300_p2 = ($signed(zext_ln106_reg_12473) + $signed(9'd270));

assign add_ln106_fu_3033_p2 = (zext_ln106_3_fu_3029_p1 + 6'd27);

assign add_ln1192_10_fu_4454_p2 = ($signed(18'd102) + $signed(sext_ln703_14_fu_4450_p1));

assign add_ln1192_12_fu_3857_p2 = ($signed(sext_ln703_16_fu_3853_p1) + $signed(sext_ln703_15_fu_3849_p1));

assign add_ln1192_13_fu_4592_p2 = ($signed(sext_ln703_18_fu_4589_p1) + $signed(sext_ln703_17_fu_4586_p1));

assign add_ln1192_14_fu_4602_p2 = ($signed(18'd160) + $signed(sext_ln703_19_fu_4598_p1));

assign add_ln1192_16_fu_3958_p2 = ($signed(sext_ln703_21_fu_3954_p1) + $signed(sext_ln703_20_fu_3950_p1));

assign add_ln1192_17_fu_4740_p2 = ($signed(sext_ln703_23_fu_4737_p1) + $signed(sext_ln703_22_fu_4734_p1));

assign add_ln1192_18_fu_4750_p2 = ($signed(18'd261118) + $signed(sext_ln703_24_fu_4746_p1));

assign add_ln1192_1_fu_4148_p2 = ($signed(sext_ln703_3_fu_4145_p1) + $signed(sext_ln703_2_fu_4142_p1));

assign add_ln1192_20_fu_4059_p2 = ($signed(sext_ln703_26_fu_4055_p1) + $signed(sext_ln703_25_fu_4051_p1));

assign add_ln1192_21_fu_4888_p2 = ($signed(sext_ln703_28_fu_4885_p1) + $signed(sext_ln703_27_fu_4882_p1));

assign add_ln1192_22_fu_4898_p2 = ($signed(18'd266) + $signed(sext_ln703_29_fu_4894_p1));

assign add_ln1192_24_fu_5048_p2 = ($signed(sext_ln703_31_fu_5044_p1) + $signed(sext_ln703_30_fu_5040_p1));

assign add_ln1192_25_fu_5320_p2 = ($signed(sext_ln703_33_fu_5316_p1) + $signed(sext_ln703_32_fu_5313_p1));

assign add_ln1192_26_fu_5330_p2 = ($signed(18'd261061) + $signed(sext_ln703_34_fu_5326_p1));

assign add_ln1192_28_fu_5149_p2 = ($signed(sext_ln703_36_fu_5145_p1) + $signed(sext_ln703_35_fu_5141_p1));

assign add_ln1192_29_fu_5454_p2 = ($signed(sext_ln703_38_fu_5450_p1) + $signed(sext_ln703_37_fu_5447_p1));

assign add_ln1192_2_fu_4158_p2 = ($signed(18'd823) + $signed(sext_ln703_4_fu_4154_p1));

assign add_ln1192_30_fu_5464_p2 = ($signed(18'd895) + $signed(sext_ln703_39_fu_5460_p1));

assign add_ln1192_32_fu_5577_p2 = ($signed(sext_ln703_41_fu_5574_p1) + $signed(sext_ln703_40_fu_5570_p1));

assign add_ln1192_33_fu_6797_p2 = ($signed(sext_ln703_43_fu_6793_p1) + $signed(sext_ln703_42_fu_6790_p1));

assign add_ln1192_34_fu_6807_p2 = ($signed(18'd262135) + $signed(sext_ln703_44_fu_6803_p1));

assign add_ln1192_36_fu_5676_p2 = ($signed(sext_ln703_46_fu_5673_p1) + $signed(sext_ln703_45_fu_5669_p1));

assign add_ln1192_37_fu_6931_p2 = ($signed(sext_ln703_48_fu_6927_p1) + $signed(sext_ln703_47_fu_6924_p1));

assign add_ln1192_38_fu_6941_p2 = ($signed(18'd219) + $signed(sext_ln703_49_fu_6937_p1));

assign add_ln1192_40_fu_5776_p2 = ($signed(sext_ln703_51_fu_5772_p1) + $signed(sext_ln703_50_fu_5768_p1));

assign add_ln1192_41_fu_7065_p2 = ($signed(sext_ln703_53_fu_7061_p1) + $signed(sext_ln703_52_fu_7058_p1));

assign add_ln1192_42_fu_7075_p2 = ($signed(18'd204) + $signed(sext_ln703_54_fu_7071_p1));

assign add_ln1192_44_fu_5877_p2 = ($signed(sext_ln703_56_fu_5873_p1) + $signed(sext_ln703_55_fu_5869_p1));

assign add_ln1192_45_fu_7199_p2 = ($signed(sext_ln703_58_fu_7195_p1) + $signed(sext_ln703_57_fu_7192_p1));

assign add_ln1192_46_fu_7209_p2 = ($signed(18'd178) + $signed(sext_ln703_59_fu_7205_p1));

assign add_ln1192_48_fu_5978_p2 = ($signed(sext_ln703_61_fu_5974_p1) + $signed(sext_ln703_60_fu_5970_p1));

assign add_ln1192_49_fu_7333_p2 = ($signed(sext_ln703_63_fu_7329_p1) + $signed(sext_ln703_62_fu_7326_p1));

assign add_ln1192_4_fu_3655_p2 = ($signed(sext_ln703_6_fu_3651_p1) + $signed(sext_ln703_5_fu_3647_p1));

assign add_ln1192_50_fu_7343_p2 = ($signed(18'd352) + $signed(sext_ln703_64_fu_7339_p1));

assign add_ln1192_52_fu_6079_p2 = ($signed(sext_ln703_66_fu_6075_p1) + $signed(sext_ln703_65_fu_6071_p1));

assign add_ln1192_53_fu_7467_p2 = ($signed(sext_ln703_68_fu_7463_p1) + $signed(sext_ln703_67_fu_7460_p1));

assign add_ln1192_54_fu_7477_p2 = ($signed(18'd262127) + $signed(sext_ln703_69_fu_7473_p1));

assign add_ln1192_56_fu_7591_p2 = ($signed(sext_ln703_71_fu_7587_p1) + $signed(sext_ln703_70_fu_7583_p1));

assign add_ln1192_57_fu_8551_p2 = ($signed(sext_ln703_73_fu_8547_p1) + $signed(sext_ln703_72_fu_8544_p1));

assign add_ln1192_58_fu_8561_p2 = ($signed(18'd318) + $signed(sext_ln703_74_fu_8557_p1));

assign add_ln1192_5_fu_4296_p2 = ($signed(sext_ln703_8_fu_4293_p1) + $signed(sext_ln703_7_fu_4290_p1));

assign add_ln1192_60_fu_7692_p2 = ($signed(sext_ln703_76_fu_7688_p1) + $signed(sext_ln703_75_fu_7684_p1));

assign add_ln1192_61_fu_8685_p2 = ($signed(sext_ln703_78_fu_8681_p1) + $signed(sext_ln703_77_fu_8678_p1));

assign add_ln1192_62_fu_8695_p2 = ($signed(18'd443) + $signed(sext_ln703_79_fu_8691_p1));

assign add_ln1192_6_fu_4306_p2 = ($signed(18'd258181) + $signed(sext_ln703_9_fu_4302_p1));

assign add_ln1192_8_fu_3756_p2 = ($signed(sext_ln703_11_fu_3752_p1) + $signed(sext_ln703_10_fu_3748_p1));

assign add_ln1192_9_fu_4444_p2 = ($signed(sext_ln703_13_fu_4441_p1) + $signed(sext_ln703_12_fu_4438_p1));

assign add_ln1192_fu_3554_p2 = ($signed(sext_ln703_fu_3546_p1) + $signed(sext_ln703_1_fu_3550_p1));

assign add_ln174_1_fu_2371_p2 = (conv_count_fu_2309_p3 + 9'd2);

assign add_ln174_2_fu_2719_p2 = (select_ln57_11_reg_11239 + 9'd1);

assign add_ln174_3_fu_2731_p2 = (select_ln57_11_reg_11239 + 9'd2);

assign add_ln174_4_fu_2851_p2 = (mul_ln203_reg_11309 + zext_ln49_2_fu_2835_p1);

assign add_ln174_5_fu_2864_p2 = (mul_ln203_reg_11309 + zext_ln49_4_fu_2843_p1);

assign add_ln174_6_fu_2885_p2 = (mul_ln203_reg_11309 + zext_ln49_6_fu_2877_p1);

assign add_ln174_fu_2365_p2 = (conv_count_fu_2309_p3 + 9'd1);

assign add_ln1_fu_3011_p4 = {{{or_ln106_fu_3005_p2}, {1'd0}}, {or_ln106_fu_3005_p2}};

assign add_ln203_fu_2823_p2 = (mul_ln203_reg_11309 + zext_ln49_fu_2820_p1);

assign add_ln415_10_fu_9612_p2 = ($signed(sext_ln718_10_fu_9573_p1) + $signed(zext_ln415_10_fu_9608_p1));

assign add_ln415_11_fu_9771_p2 = ($signed(sext_ln718_11_fu_9732_p1) + $signed(zext_ln415_11_fu_9767_p1));

assign add_ln415_12_fu_9990_p2 = ($signed(sext_ln718_12_fu_9951_p1) + $signed(zext_ln415_12_fu_9986_p1));

assign add_ln415_13_fu_10149_p2 = ($signed(sext_ln718_13_fu_10110_p1) + $signed(zext_ln415_13_fu_10145_p1));

assign add_ln415_14_fu_10308_p2 = ($signed(sext_ln718_14_fu_10269_p1) + $signed(zext_ln415_14_fu_10304_p1));

assign add_ln415_15_fu_10487_p2 = ($signed(sext_ln718_15_fu_10448_p1) + $signed(zext_ln415_15_fu_10483_p1));

assign add_ln415_1_fu_6376_p2 = ($signed(sext_ln718_1_fu_6337_p1) + $signed(zext_ln415_1_fu_6372_p1));

assign add_ln415_2_fu_6535_p2 = ($signed(sext_ln718_2_fu_6496_p1) + $signed(zext_ln415_2_fu_6531_p1));

assign add_ln415_3_fu_7830_p2 = ($signed(sext_ln718_3_fu_7791_p1) + $signed(zext_ln415_3_fu_7826_p1));

assign add_ln415_4_fu_7989_p2 = ($signed(sext_ln718_4_fu_7950_p1) + $signed(zext_ln415_4_fu_7985_p1));

assign add_ln415_5_fu_8148_p2 = ($signed(sext_ln718_5_fu_8109_p1) + $signed(zext_ln415_5_fu_8144_p1));

assign add_ln415_6_fu_8846_p2 = ($signed(sext_ln718_6_fu_8807_p1) + $signed(zext_ln415_6_fu_8842_p1));

assign add_ln415_7_fu_9005_p2 = ($signed(sext_ln718_7_fu_8966_p1) + $signed(zext_ln415_7_fu_9001_p1));

assign add_ln415_8_fu_9164_p2 = ($signed(sext_ln718_8_fu_9125_p1) + $signed(zext_ln415_8_fu_9160_p1));

assign add_ln415_9_fu_9453_p2 = ($signed(sext_ln718_9_fu_9414_p1) + $signed(zext_ln415_9_fu_9449_p1));

assign add_ln415_fu_6217_p2 = ($signed(sext_ln718_fu_6178_p1) + $signed(zext_ln415_fu_6213_p1));

assign add_ln46_fu_2383_p2 = (ap_phi_mux_indvar_flatten153_phi_fu_1059_p4 + 13'd1);

assign add_ln49_1_fu_2655_p2 = (ap_phi_mux_indvar_flatten_phi_fu_1081_p4 + 11'd1);

assign add_ln58_1_fu_2571_p2 = ($signed(select_ln57_1_fu_2401_p3) + $signed(9'd511));

assign add_ln58_fu_2303_p2 = ($signed(ap_phi_mux_col_idx_assign_phi_fu_1092_p4) + $signed(9'd510));

assign add_ln703_11_fu_4616_p2 = ($signed(16'd160) + $signed(select_ln98_6_reg_12668));

assign add_ln703_12_fu_4769_p2 = ($signed(add_ln703_14_fu_4764_p2) + $signed(select_ln340_41_reg_12710));

assign add_ln703_14_fu_4764_p2 = ($signed(16'd64510) + $signed(select_ln98_8_reg_12674));

assign add_ln703_15_fu_4917_p2 = ($signed(add_ln703_17_fu_4912_p2) + $signed(select_ln340_47_reg_12716));

assign add_ln703_17_fu_4912_p2 = ($signed(16'd266) + $signed(select_ln98_10_reg_12680));

assign add_ln703_18_fu_5350_p2 = ($signed(add_ln703_20_fu_5344_p2) + $signed(select_ln340_53_reg_12764));

assign add_ln703_20_fu_5344_p2 = ($signed(16'd64453) + $signed(select_ln98_12_fu_5295_p3));

assign add_ln703_21_fu_5484_p2 = ($signed(add_ln703_23_fu_5478_p2) + $signed(select_ln340_59_reg_12770));

assign add_ln703_23_fu_5478_p2 = ($signed(16'd895) + $signed(select_ln98_14_fu_5429_p3));

assign add_ln703_24_fu_6827_p2 = ($signed(add_ln703_26_fu_6821_p2) + $signed(select_ln340_64_reg_12901));

assign add_ln703_26_fu_6821_p2 = ($signed(16'd65527) + $signed(select_ln98_16_fu_6772_p3));

assign add_ln703_27_fu_6961_p2 = ($signed(add_ln703_29_fu_6955_p2) + $signed(select_ln340_66_reg_12907));

assign add_ln703_29_fu_6955_p2 = ($signed(16'd219) + $signed(select_ln98_18_fu_6906_p3));

assign add_ln703_2_fu_4172_p2 = ($signed(16'd823) + $signed(select_ln98_reg_12650));

assign add_ln703_30_fu_7095_p2 = ($signed(add_ln703_32_fu_7089_p2) + $signed(select_ln340_68_reg_12913));

assign add_ln703_32_fu_7089_p2 = ($signed(16'd204) + $signed(select_ln98_20_fu_7040_p3));

assign add_ln703_33_fu_7229_p2 = ($signed(add_ln703_35_fu_7223_p2) + $signed(select_ln340_70_reg_12919));

assign add_ln703_35_fu_7223_p2 = ($signed(16'd178) + $signed(select_ln98_22_fu_7174_p3));

assign add_ln703_36_fu_7363_p2 = ($signed(add_ln703_38_fu_7357_p2) + $signed(select_ln340_72_reg_12925));

assign add_ln703_38_fu_7357_p2 = ($signed(16'd352) + $signed(select_ln98_24_fu_7308_p3));

assign add_ln703_39_fu_7497_p2 = ($signed(add_ln703_41_fu_7491_p2) + $signed(select_ln340_74_reg_12931));

assign add_ln703_3_fu_4325_p2 = ($signed(add_ln703_5_fu_4320_p2) + $signed(select_ln340_23_reg_12692));

assign add_ln703_41_fu_7491_p2 = ($signed(16'd65519) + $signed(select_ln98_26_fu_7442_p3));

assign add_ln703_42_fu_8581_p2 = ($signed(add_ln703_44_fu_8575_p2) + $signed(select_ln340_76_reg_13155));

assign add_ln703_44_fu_8575_p2 = ($signed(16'd318) + $signed(select_ln98_28_fu_8526_p3));

assign add_ln703_45_fu_8715_p2 = ($signed(add_ln703_47_fu_8709_p2) + $signed(select_ln340_78_reg_13161));

assign add_ln703_47_fu_8709_p2 = ($signed(16'd443) + $signed(select_ln98_30_fu_8660_p3));

assign add_ln703_5_fu_4320_p2 = ($signed(16'd61573) + $signed(select_ln98_2_reg_12656));

assign add_ln703_6_fu_4473_p2 = ($signed(add_ln703_8_fu_4468_p2) + $signed(select_ln340_29_reg_12698));

assign add_ln703_8_fu_4468_p2 = ($signed(16'd102) + $signed(select_ln98_4_reg_12662));

assign add_ln703_9_fu_4621_p2 = ($signed(add_ln703_11_fu_4616_p2) + $signed(select_ln340_35_reg_12704));

assign add_ln703_fu_4177_p2 = ($signed(add_ln703_2_fu_4172_p2) + $signed(select_ln340_16_reg_12686));

assign add_ln_fu_3071_p5 = {{{{trunc_ln104_fu_3068_p1}, {2'd0}}, {trunc_ln104_fu_3068_p1}}, {1'd0}};

assign and_ln138_1_fu_2347_p2 = (icmp_ln57_fu_2263_p2 & icmp_ln138_1_fu_2317_p2);

assign and_ln138_2_fu_2617_p2 = (select_ln57_4_fu_2453_p3 & icmp_ln138_5_fu_2611_p2);

assign and_ln138_3_fu_2692_p2 = (select_ln57_2_reg_11192 & icmp_ln138_4_reg_11246);

assign and_ln138_fu_2341_p2 = (icmp_ln138_fu_2275_p2 & icmp_ln138_2_fu_2335_p2);

assign and_ln144_2_fu_2597_p2 = (select_ln57_3_fu_2439_p3 & icmp_ln144_2_fu_2591_p2);

assign and_ln144_fu_2329_p2 = (icmp_ln62_fu_2269_p2 & icmp_ln144_fu_2323_p2);

assign and_ln415_10_fu_9602_p2 = (tmp_178_fu_9595_p3 & or_ln412_10_fu_9589_p2);

assign and_ln415_11_fu_9761_p2 = (tmp_190_fu_9754_p3 & or_ln412_11_fu_9748_p2);

assign and_ln415_12_fu_9980_p2 = (tmp_202_fu_9973_p3 & or_ln412_12_fu_9967_p2);

assign and_ln415_13_fu_10139_p2 = (tmp_214_fu_10132_p3 & or_ln412_13_fu_10126_p2);

assign and_ln415_14_fu_10298_p2 = (tmp_226_fu_10291_p3 & or_ln412_14_fu_10285_p2);

assign and_ln415_15_fu_10477_p2 = (tmp_238_fu_10470_p3 & or_ln412_15_fu_10464_p2);

assign and_ln415_1_fu_6366_p2 = (tmp_70_fu_6359_p3 & or_ln412_1_fu_6353_p2);

assign and_ln415_2_fu_6525_p2 = (tmp_82_fu_6518_p3 & or_ln412_2_fu_6512_p2);

assign and_ln415_3_fu_7820_p2 = (tmp_94_fu_7813_p3 & or_ln412_3_fu_7807_p2);

assign and_ln415_4_fu_7979_p2 = (tmp_106_fu_7972_p3 & or_ln412_4_fu_7966_p2);

assign and_ln415_5_fu_8138_p2 = (tmp_118_fu_8131_p3 & or_ln412_5_fu_8125_p2);

assign and_ln415_6_fu_8836_p2 = (tmp_130_fu_8829_p3 & or_ln412_6_fu_8823_p2);

assign and_ln415_7_fu_8995_p2 = (tmp_142_fu_8988_p3 & or_ln412_7_fu_8982_p2);

assign and_ln415_8_fu_9154_p2 = (tmp_154_fu_9147_p3 & or_ln412_8_fu_9141_p2);

assign and_ln415_9_fu_9443_p2 = (tmp_166_fu_9436_p3 & or_ln412_9_fu_9430_p2);

assign and_ln415_fu_6207_p2 = (tmp_58_fu_6200_p3 & or_ln412_fu_6194_p2);

assign and_ln416_10_fu_9636_p2 = (xor_ln416_35_fu_9630_p2 & tmp_177_reg_13389);

assign and_ln416_11_fu_9795_p2 = (xor_ln416_37_fu_9789_p2 & tmp_189_reg_13414);

assign and_ln416_12_fu_10014_p2 = (xor_ln416_39_fu_10008_p2 & tmp_201_reg_13468);

assign and_ln416_13_fu_10173_p2 = (xor_ln416_41_fu_10167_p2 & tmp_213_reg_13493);

assign and_ln416_14_fu_10332_p2 = (xor_ln416_43_fu_10326_p2 & tmp_225_reg_13518);

assign and_ln416_15_fu_10511_p2 = (xor_ln416_45_fu_10505_p2 & tmp_237_reg_13558);

assign and_ln416_16_fu_6284_p2 = (tmp_61_reg_12807 & or_ln416_fu_6278_p2);

assign and_ln416_17_fu_6443_p2 = (tmp_73_reg_12832 & or_ln416_1_fu_6437_p2);

assign and_ln416_18_fu_6602_p2 = (tmp_85_reg_12857 & or_ln416_2_fu_6596_p2);

assign and_ln416_19_fu_7897_p2 = (tmp_97_reg_12971 & or_ln416_3_fu_7891_p2);

assign and_ln416_1_fu_6400_p2 = (xor_ln416_fu_6394_p2 & tmp_69_reg_12826);

assign and_ln416_20_fu_8056_p2 = (tmp_109_reg_12996 & or_ln416_4_fu_8050_p2);

assign and_ln416_21_fu_8215_p2 = (tmp_121_reg_13021 & or_ln416_5_fu_8209_p2);

assign and_ln416_22_fu_8913_p2 = (tmp_133_reg_13201 & or_ln416_6_fu_8907_p2);

assign and_ln416_23_fu_9072_p2 = (tmp_145_reg_13226 & or_ln416_7_fu_9066_p2);

assign and_ln416_24_fu_9231_p2 = (tmp_157_reg_13257 & or_ln416_8_fu_9225_p2);

assign and_ln416_25_fu_9520_p2 = (tmp_169_reg_13370 & or_ln416_9_fu_9514_p2);

assign and_ln416_26_fu_9679_p2 = (tmp_181_reg_13395 & or_ln416_10_fu_9673_p2);

assign and_ln416_27_fu_9838_p2 = (tmp_193_reg_13420 & or_ln416_11_fu_9832_p2);

assign and_ln416_28_fu_10057_p2 = (tmp_205_reg_13474 & or_ln416_12_fu_10051_p2);

assign and_ln416_29_fu_10216_p2 = (tmp_217_reg_13499 & or_ln416_13_fu_10210_p2);

assign and_ln416_2_fu_6559_p2 = (xor_ln416_19_fu_6553_p2 & tmp_81_reg_12851);

assign and_ln416_30_fu_10375_p2 = (tmp_229_reg_13524 & or_ln416_14_fu_10369_p2);

assign and_ln416_31_fu_10554_p2 = (tmp_241_reg_13564 & or_ln416_15_fu_10548_p2);

assign and_ln416_3_fu_7854_p2 = (xor_ln416_21_fu_7848_p2 & tmp_93_reg_12965);

assign and_ln416_4_fu_8013_p2 = (xor_ln416_23_fu_8007_p2 & tmp_105_reg_12990);

assign and_ln416_5_fu_8172_p2 = (xor_ln416_25_fu_8166_p2 & tmp_117_reg_13015);

assign and_ln416_6_fu_8870_p2 = (xor_ln416_27_fu_8864_p2 & tmp_129_reg_13195);

assign and_ln416_7_fu_9029_p2 = (xor_ln416_29_fu_9023_p2 & tmp_141_reg_13220);

assign and_ln416_8_fu_9188_p2 = (xor_ln416_31_fu_9182_p2 & tmp_153_reg_13251);

assign and_ln416_9_fu_9477_p2 = (xor_ln416_33_fu_9471_p2 & tmp_165_reg_13364);

assign and_ln416_fu_6241_p2 = (xor_ln416_16_fu_6235_p2 & tmp_57_reg_12801);

assign and_ln57_1_fu_2487_p2 = (xor_ln57_fu_2481_p2 & and_ln57_fu_2297_p2);

assign and_ln57_2_fu_2507_p2 = (xor_ln57_fu_2481_p2 & icmp_ln51_fu_2501_p2);

assign and_ln57_3_fu_2557_p2 = (select_ln57_2_fu_2425_p3 & icmp_ln57_3_fu_2551_p2);

assign and_ln57_fu_2297_p2 = (icmp_ln57_fu_2263_p2 & icmp_ln57_1_fu_2291_p2);

assign and_ln781_10_fu_9684_p2 = (tmp_181_reg_13395 & and_ln416_10_fu_9636_p2);

assign and_ln781_11_fu_9843_p2 = (tmp_193_reg_13420 & and_ln416_11_fu_9795_p2);

assign and_ln781_12_fu_10062_p2 = (tmp_205_reg_13474 & and_ln416_12_fu_10014_p2);

assign and_ln781_13_fu_10221_p2 = (tmp_217_reg_13499 & and_ln416_13_fu_10173_p2);

assign and_ln781_14_fu_10380_p2 = (tmp_229_reg_13524 & and_ln416_14_fu_10332_p2);

assign and_ln781_15_fu_10559_p2 = (tmp_241_reg_13564 & and_ln416_15_fu_10511_p2);

assign and_ln781_1_fu_6448_p2 = (tmp_73_reg_12832 & and_ln416_1_fu_6400_p2);

assign and_ln781_2_fu_6607_p2 = (tmp_85_reg_12857 & and_ln416_2_fu_6559_p2);

assign and_ln781_3_fu_7902_p2 = (tmp_97_reg_12971 & and_ln416_3_fu_7854_p2);

assign and_ln781_4_fu_8061_p2 = (tmp_109_reg_12996 & and_ln416_4_fu_8013_p2);

assign and_ln781_5_fu_8220_p2 = (tmp_121_reg_13021 & and_ln416_5_fu_8172_p2);

assign and_ln781_6_fu_8918_p2 = (tmp_133_reg_13201 & and_ln416_6_fu_8870_p2);

assign and_ln781_7_fu_9077_p2 = (tmp_145_reg_13226 & and_ln416_7_fu_9029_p2);

assign and_ln781_8_fu_9236_p2 = (tmp_157_reg_13257 & and_ln416_8_fu_9188_p2);

assign and_ln781_9_fu_9525_p2 = (tmp_169_reg_13370 & and_ln416_9_fu_9477_p2);

assign and_ln781_fu_6289_p2 = (tmp_61_reg_12807 & and_ln416_fu_6241_p2);

assign and_ln785_10_fu_7136_p2 = (xor_ln785_10_fu_7130_p2 & or_ln785_10_fu_7124_p2);

assign and_ln785_11_fu_7270_p2 = (xor_ln785_11_fu_7264_p2 & or_ln785_11_fu_7258_p2);

assign and_ln785_12_fu_7404_p2 = (xor_ln785_12_fu_7398_p2 & or_ln785_12_fu_7392_p2);

assign and_ln785_13_fu_7538_p2 = (xor_ln785_13_fu_7532_p2 & or_ln785_13_fu_7526_p2);

assign and_ln785_14_fu_8622_p2 = (xor_ln785_14_fu_8616_p2 & or_ln785_14_fu_8610_p2);

assign and_ln785_15_fu_8756_p2 = (xor_ln785_15_fu_8750_p2 & or_ln785_15_fu_8744_p2);

assign and_ln785_1_fu_4366_p2 = (xor_ln785_1_fu_4360_p2 & or_ln785_1_fu_4354_p2);

assign and_ln785_2_fu_4514_p2 = (xor_ln785_2_fu_4508_p2 & or_ln785_2_fu_4502_p2);

assign and_ln785_3_fu_4662_p2 = (xor_ln785_3_fu_4656_p2 & or_ln785_3_fu_4650_p2);

assign and_ln785_4_fu_4810_p2 = (xor_ln785_4_fu_4804_p2 & or_ln785_4_fu_4798_p2);

assign and_ln785_5_fu_4958_p2 = (xor_ln785_5_fu_4952_p2 & or_ln785_5_fu_4946_p2);

assign and_ln785_6_fu_5391_p2 = (xor_ln785_6_fu_5385_p2 & or_ln785_6_fu_5379_p2);

assign and_ln785_7_fu_5525_p2 = (xor_ln785_7_fu_5519_p2 & or_ln785_7_fu_5513_p2);

assign and_ln785_8_fu_6868_p2 = (xor_ln785_8_fu_6862_p2 & or_ln785_8_fu_6856_p2);

assign and_ln785_9_fu_7002_p2 = (xor_ln785_9_fu_6996_p2 & or_ln785_9_fu_6990_p2);

assign and_ln785_fu_4218_p2 = (xor_ln785_fu_4212_p2 & or_ln785_fu_4206_p2);

assign and_ln786_10_fu_9689_p2 = (tmp_180_fu_9641_p3 & and_ln416_26_fu_9679_p2);

assign and_ln786_11_fu_9848_p2 = (tmp_192_fu_9800_p3 & and_ln416_27_fu_9838_p2);

assign and_ln786_12_fu_10067_p2 = (tmp_204_fu_10019_p3 & and_ln416_28_fu_10057_p2);

assign and_ln786_13_fu_10226_p2 = (tmp_216_fu_10178_p3 & and_ln416_29_fu_10216_p2);

assign and_ln786_14_fu_10385_p2 = (tmp_228_fu_10337_p3 & and_ln416_30_fu_10375_p2);

assign and_ln786_15_fu_10564_p2 = (tmp_240_fu_10516_p3 & and_ln416_31_fu_10554_p2);

assign and_ln786_16_fu_4242_p2 = (tmp_53_fu_4164_p3 & or_ln786_fu_4236_p2);

assign and_ln786_17_fu_6294_p2 = (tmp_60_fu_6246_p3 & and_ln416_16_fu_6284_p2);

assign and_ln786_18_fu_3689_p2 = (xor_ln786_2_fu_3683_p2 & tmp_63_fu_3661_p3);

assign and_ln786_19_fu_4390_p2 = (tmp_65_fu_4312_p3 & or_ln786_1_fu_4384_p2);

assign and_ln786_1_fu_6453_p2 = (tmp_72_fu_6405_p3 & and_ln416_17_fu_6443_p2);

assign and_ln786_20_fu_3790_p2 = (xor_ln786_16_fu_3784_p2 & tmp_75_fu_3762_p3);

assign and_ln786_21_fu_4538_p2 = (tmp_77_fu_4460_p3 & or_ln786_2_fu_4532_p2);

assign and_ln786_22_fu_3891_p2 = (xor_ln786_18_fu_3885_p2 & tmp_87_fu_3863_p3);

assign and_ln786_23_fu_4686_p2 = (tmp_89_fu_4608_p3 & or_ln786_3_fu_4680_p2);

assign and_ln786_24_fu_3992_p2 = (xor_ln786_4_fu_3986_p2 & tmp_99_fu_3964_p3);

assign and_ln786_25_fu_4834_p2 = (tmp_101_fu_4756_p3 & or_ln786_4_fu_4828_p2);

assign and_ln786_26_fu_4093_p2 = (xor_ln786_5_fu_4087_p2 & tmp_111_fu_4065_p3);

assign and_ln786_27_fu_4982_p2 = (tmp_113_fu_4904_p3 & or_ln786_5_fu_4976_p2);

assign and_ln786_28_fu_5082_p2 = (xor_ln786_6_fu_5076_p2 & tmp_123_fu_5054_p3);

assign and_ln786_29_fu_5415_p2 = (tmp_125_fu_5336_p3 & or_ln786_6_fu_5409_p2);

assign and_ln786_2_fu_6612_p2 = (tmp_84_fu_6564_p3 & and_ln416_18_fu_6602_p2);

assign and_ln786_30_fu_5183_p2 = (xor_ln786_7_fu_5177_p2 & tmp_135_fu_5155_p3);

assign and_ln786_31_fu_5549_p2 = (tmp_137_fu_5470_p3 & or_ln786_7_fu_5543_p2);

assign and_ln786_32_fu_5610_p2 = (xor_ln786_8_fu_5604_p2 & tmp_147_fu_5583_p3);

assign and_ln786_33_fu_6892_p2 = (tmp_149_fu_6813_p3 & or_ln786_8_fu_6886_p2);

assign and_ln786_34_fu_5709_p2 = (xor_ln786_9_fu_5703_p2 & tmp_159_fu_5682_p3);

assign and_ln786_35_fu_7026_p2 = (tmp_161_fu_6947_p3 & or_ln786_9_fu_7020_p2);

assign and_ln786_36_fu_5810_p2 = (xor_ln786_10_fu_5804_p2 & tmp_171_fu_5782_p3);

assign and_ln786_37_fu_7160_p2 = (tmp_173_fu_7081_p3 & or_ln786_10_fu_7154_p2);

assign and_ln786_38_fu_5911_p2 = (xor_ln786_11_fu_5905_p2 & tmp_183_fu_5883_p3);

assign and_ln786_39_fu_7294_p2 = (tmp_185_fu_7215_p3 & or_ln786_11_fu_7288_p2);

assign and_ln786_3_fu_7907_p2 = (tmp_96_fu_7859_p3 & and_ln416_19_fu_7897_p2);

assign and_ln786_40_fu_6012_p2 = (xor_ln786_12_fu_6006_p2 & tmp_195_fu_5984_p3);

assign and_ln786_41_fu_7428_p2 = (tmp_197_fu_7349_p3 & or_ln786_12_fu_7422_p2);

assign and_ln786_42_fu_6113_p2 = (xor_ln786_13_fu_6107_p2 & tmp_207_fu_6085_p3);

assign and_ln786_43_fu_7562_p2 = (tmp_209_fu_7483_p3 & or_ln786_13_fu_7556_p2);

assign and_ln786_44_fu_7625_p2 = (xor_ln786_14_fu_7619_p2 & tmp_219_fu_7597_p3);

assign and_ln786_45_fu_8646_p2 = (tmp_221_fu_8567_p3 & or_ln786_14_fu_8640_p2);

assign and_ln786_46_fu_7726_p2 = (xor_ln786_15_fu_7720_p2 & tmp_231_fu_7698_p3);

assign and_ln786_47_fu_8780_p2 = (tmp_233_fu_8701_p3 & or_ln786_15_fu_8774_p2);

assign and_ln786_4_fu_8066_p2 = (tmp_108_fu_8018_p3 & and_ln416_20_fu_8056_p2);

assign and_ln786_5_fu_8225_p2 = (tmp_120_fu_8177_p3 & and_ln416_21_fu_8215_p2);

assign and_ln786_6_fu_8923_p2 = (tmp_132_fu_8875_p3 & and_ln416_22_fu_8913_p2);

assign and_ln786_7_fu_9082_p2 = (tmp_144_fu_9034_p3 & and_ln416_23_fu_9072_p2);

assign and_ln786_8_fu_9241_p2 = (tmp_156_fu_9193_p3 & and_ln416_24_fu_9231_p2);

assign and_ln786_9_fu_9530_p2 = (tmp_168_fu_9482_p3 & and_ln416_25_fu_9520_p2);

assign and_ln786_fu_3588_p2 = (xor_ln786_fu_3582_p2 & tmp_51_fu_3560_p3);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state33 = ap_CS_fsm[32'd8];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_enable_reg_pp0_iter4 == 1'b1) & (((out_stream_group_15_full_n == 1'b0) & (ap_predicate_op2411_write_state27 == 1'b1)) | ((out_stream_group_14_full_n == 1'b0) & (ap_predicate_op2407_write_state27 == 1'b1)) | ((out_stream_group_13_full_n == 1'b0) & (ap_predicate_op2403_write_state27 == 1'b1)) | ((out_stream_group_12_full_n == 1'b0) & (ap_predicate_op2399_write_state27 == 1'b1)) | ((out_stream_group_11_full_n == 1'b0) & (ap_predicate_op2395_write_state27 == 1'b1)) | ((out_stream_group_10_full_n == 1'b0) & (ap_predicate_op2391_write_state27 == 1'b1)) | ((out_stream_group_9_s_full_n == 1'b0) & (ap_predicate_op2387_write_state27 == 1'b1)) | ((out_stream_group_8_s_full_n == 1'b0) & (ap_predicate_op2383_write_state27 == 1'b1)) | ((out_stream_group_7_s_full_n == 1'b0) & (ap_predicate_op2379_write_state27 == 1'b1)) | ((out_stream_group_6_s_full_n == 1'b0) & (ap_predicate_op2375_write_state27 == 1'b1)) | ((out_stream_group_5_s_full_n == 1'b0) & (ap_predicate_op2371_write_state27 == 1'b1)) | ((out_stream_group_4_s_full_n == 1'b0) & (ap_predicate_op2367_write_state27 == 1'b1)) | ((out_stream_group_3_s_full_n == 1'b0) & (ap_predicate_op2363_write_state27 == 1'b1)) | ((out_stream_group_2_s_full_n == 1'b0) & (ap_predicate_op2359_write_state27 == 1'b1)) | ((out_stream_group_1_s_full_n == 1'b0) & (ap_predicate_op2355_write_state27 == 1'b1)) | ((out_stream_group_0_s_full_n == 1'b0) & (ap_predicate_op2351_write_state27 == 1'b1))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_enable_reg_pp0_iter4 == 1'b1) & (((out_stream_group_15_full_n == 1'b0) & (ap_predicate_op2411_write_state27 == 1'b1)) | ((out_stream_group_14_full_n == 1'b0) & (ap_predicate_op2407_write_state27 == 1'b1)) | ((out_stream_group_13_full_n == 1'b0) & (ap_predicate_op2403_write_state27 == 1'b1)) | ((out_stream_group_12_full_n == 1'b0) & (ap_predicate_op2399_write_state27 == 1'b1)) | ((out_stream_group_11_full_n == 1'b0) & (ap_predicate_op2395_write_state27 == 1'b1)) | ((out_stream_group_10_full_n == 1'b0) & (ap_predicate_op2391_write_state27 == 1'b1)) | ((out_stream_group_9_s_full_n == 1'b0) & (ap_predicate_op2387_write_state27 == 1'b1)) | ((out_stream_group_8_s_full_n == 1'b0) & (ap_predicate_op2383_write_state27 == 1'b1)) | ((out_stream_group_7_s_full_n == 1'b0) & (ap_predicate_op2379_write_state27 == 1'b1)) | ((out_stream_group_6_s_full_n == 1'b0) & (ap_predicate_op2375_write_state27 == 1'b1)) | ((out_stream_group_5_s_full_n == 1'b0) & (ap_predicate_op2371_write_state27 == 1'b1)) | ((out_stream_group_4_s_full_n == 1'b0) & (ap_predicate_op2367_write_state27 == 1'b1)) | ((out_stream_group_3_s_full_n == 1'b0) & (ap_predicate_op2363_write_state27 == 1'b1)) | ((out_stream_group_2_s_full_n == 1'b0) & (ap_predicate_op2359_write_state27 == 1'b1)) | ((out_stream_group_1_s_full_n == 1'b0) & (ap_predicate_op2355_write_state27 == 1'b1)) | ((out_stream_group_0_s_full_n == 1'b0) & (ap_predicate_op2351_write_state27 == 1'b1))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp709 = ((ap_enable_reg_pp0_iter4 == 1'b1) & (((out_stream_group_15_full_n == 1'b0) & (ap_predicate_op2411_write_state27 == 1'b1)) | ((out_stream_group_14_full_n == 1'b0) & (ap_predicate_op2407_write_state27 == 1'b1)) | ((out_stream_group_13_full_n == 1'b0) & (ap_predicate_op2403_write_state27 == 1'b1)) | ((out_stream_group_12_full_n == 1'b0) & (ap_predicate_op2399_write_state27 == 1'b1)) | ((out_stream_group_11_full_n == 1'b0) & (ap_predicate_op2395_write_state27 == 1'b1)) | ((out_stream_group_10_full_n == 1'b0) & (ap_predicate_op2391_write_state27 == 1'b1)) | ((out_stream_group_9_s_full_n == 1'b0) & (ap_predicate_op2387_write_state27 == 1'b1)) | ((out_stream_group_8_s_full_n == 1'b0) & (ap_predicate_op2383_write_state27 == 1'b1)) | ((out_stream_group_7_s_full_n == 1'b0) & (ap_predicate_op2379_write_state27 == 1'b1)) | ((out_stream_group_6_s_full_n == 1'b0) & (ap_predicate_op2375_write_state27 == 1'b1)) | ((out_stream_group_5_s_full_n == 1'b0) & (ap_predicate_op2371_write_state27 == 1'b1)) | ((out_stream_group_4_s_full_n == 1'b0) & (ap_predicate_op2367_write_state27 == 1'b1)) | ((out_stream_group_3_s_full_n == 1'b0) & (ap_predicate_op2363_write_state27 == 1'b1)) | ((out_stream_group_2_s_full_n == 1'b0) & (ap_predicate_op2359_write_state27 == 1'b1)) | ((out_stream_group_1_s_full_n == 1'b0) & (ap_predicate_op2355_write_state27 == 1'b1)) | ((out_stream_group_0_s_full_n == 1'b0) & (ap_predicate_op2351_write_state27 == 1'b1))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp713 = ((ap_enable_reg_pp0_iter4 == 1'b1) & (((out_stream_group_15_full_n == 1'b0) & (ap_predicate_op2411_write_state27 == 1'b1)) | ((out_stream_group_14_full_n == 1'b0) & (ap_predicate_op2407_write_state27 == 1'b1)) | ((out_stream_group_13_full_n == 1'b0) & (ap_predicate_op2403_write_state27 == 1'b1)) | ((out_stream_group_12_full_n == 1'b0) & (ap_predicate_op2399_write_state27 == 1'b1)) | ((out_stream_group_11_full_n == 1'b0) & (ap_predicate_op2395_write_state27 == 1'b1)) | ((out_stream_group_10_full_n == 1'b0) & (ap_predicate_op2391_write_state27 == 1'b1)) | ((out_stream_group_9_s_full_n == 1'b0) & (ap_predicate_op2387_write_state27 == 1'b1)) | ((out_stream_group_8_s_full_n == 1'b0) & (ap_predicate_op2383_write_state27 == 1'b1)) | ((out_stream_group_7_s_full_n == 1'b0) & (ap_predicate_op2379_write_state27 == 1'b1)) | ((out_stream_group_6_s_full_n == 1'b0) & (ap_predicate_op2375_write_state27 == 1'b1)) | ((out_stream_group_5_s_full_n == 1'b0) & (ap_predicate_op2371_write_state27 == 1'b1)) | ((out_stream_group_4_s_full_n == 1'b0) & (ap_predicate_op2367_write_state27 == 1'b1)) | ((out_stream_group_3_s_full_n == 1'b0) & (ap_predicate_op2363_write_state27 == 1'b1)) | ((out_stream_group_2_s_full_n == 1'b0) & (ap_predicate_op2359_write_state27 == 1'b1)) | ((out_stream_group_1_s_full_n == 1'b0) & (ap_predicate_op2355_write_state27 == 1'b1)) | ((out_stream_group_0_s_full_n == 1'b0) & (ap_predicate_op2351_write_state27 == 1'b1))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp717 = ((ap_enable_reg_pp0_iter4 == 1'b1) & (((out_stream_group_15_full_n == 1'b0) & (ap_predicate_op2411_write_state27 == 1'b1)) | ((out_stream_group_14_full_n == 1'b0) & (ap_predicate_op2407_write_state27 == 1'b1)) | ((out_stream_group_13_full_n == 1'b0) & (ap_predicate_op2403_write_state27 == 1'b1)) | ((out_stream_group_12_full_n == 1'b0) & (ap_predicate_op2399_write_state27 == 1'b1)) | ((out_stream_group_11_full_n == 1'b0) & (ap_predicate_op2395_write_state27 == 1'b1)) | ((out_stream_group_10_full_n == 1'b0) & (ap_predicate_op2391_write_state27 == 1'b1)) | ((out_stream_group_9_s_full_n == 1'b0) & (ap_predicate_op2387_write_state27 == 1'b1)) | ((out_stream_group_8_s_full_n == 1'b0) & (ap_predicate_op2383_write_state27 == 1'b1)) | ((out_stream_group_7_s_full_n == 1'b0) & (ap_predicate_op2379_write_state27 == 1'b1)) | ((out_stream_group_6_s_full_n == 1'b0) & (ap_predicate_op2375_write_state27 == 1'b1)) | ((out_stream_group_5_s_full_n == 1'b0) & (ap_predicate_op2371_write_state27 == 1'b1)) | ((out_stream_group_4_s_full_n == 1'b0) & (ap_predicate_op2367_write_state27 == 1'b1)) | ((out_stream_group_3_s_full_n == 1'b0) & (ap_predicate_op2363_write_state27 == 1'b1)) | ((out_stream_group_2_s_full_n == 1'b0) & (ap_predicate_op2359_write_state27 == 1'b1)) | ((out_stream_group_1_s_full_n == 1'b0) & (ap_predicate_op2355_write_state27 == 1'b1)) | ((out_stream_group_0_s_full_n == 1'b0) & (ap_predicate_op2351_write_state27 == 1'b1))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp721 = ((ap_enable_reg_pp0_iter4 == 1'b1) & (((out_stream_group_15_full_n == 1'b0) & (ap_predicate_op2411_write_state27 == 1'b1)) | ((out_stream_group_14_full_n == 1'b0) & (ap_predicate_op2407_write_state27 == 1'b1)) | ((out_stream_group_13_full_n == 1'b0) & (ap_predicate_op2403_write_state27 == 1'b1)) | ((out_stream_group_12_full_n == 1'b0) & (ap_predicate_op2399_write_state27 == 1'b1)) | ((out_stream_group_11_full_n == 1'b0) & (ap_predicate_op2395_write_state27 == 1'b1)) | ((out_stream_group_10_full_n == 1'b0) & (ap_predicate_op2391_write_state27 == 1'b1)) | ((out_stream_group_9_s_full_n == 1'b0) & (ap_predicate_op2387_write_state27 == 1'b1)) | ((out_stream_group_8_s_full_n == 1'b0) & (ap_predicate_op2383_write_state27 == 1'b1)) | ((out_stream_group_7_s_full_n == 1'b0) & (ap_predicate_op2379_write_state27 == 1'b1)) | ((out_stream_group_6_s_full_n == 1'b0) & (ap_predicate_op2375_write_state27 == 1'b1)) | ((out_stream_group_5_s_full_n == 1'b0) & (ap_predicate_op2371_write_state27 == 1'b1)) | ((out_stream_group_4_s_full_n == 1'b0) & (ap_predicate_op2367_write_state27 == 1'b1)) | ((out_stream_group_3_s_full_n == 1'b0) & (ap_predicate_op2363_write_state27 == 1'b1)) | ((out_stream_group_2_s_full_n == 1'b0) & (ap_predicate_op2359_write_state27 == 1'b1)) | ((out_stream_group_1_s_full_n == 1'b0) & (ap_predicate_op2355_write_state27 == 1'b1)) | ((out_stream_group_0_s_full_n == 1'b0) & (ap_predicate_op2351_write_state27 == 1'b1))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp723 = ((ap_enable_reg_pp0_iter4 == 1'b1) & (((out_stream_group_15_full_n == 1'b0) & (ap_predicate_op2411_write_state27 == 1'b1)) | ((out_stream_group_14_full_n == 1'b0) & (ap_predicate_op2407_write_state27 == 1'b1)) | ((out_stream_group_13_full_n == 1'b0) & (ap_predicate_op2403_write_state27 == 1'b1)) | ((out_stream_group_12_full_n == 1'b0) & (ap_predicate_op2399_write_state27 == 1'b1)) | ((out_stream_group_11_full_n == 1'b0) & (ap_predicate_op2395_write_state27 == 1'b1)) | ((out_stream_group_10_full_n == 1'b0) & (ap_predicate_op2391_write_state27 == 1'b1)) | ((out_stream_group_9_s_full_n == 1'b0) & (ap_predicate_op2387_write_state27 == 1'b1)) | ((out_stream_group_8_s_full_n == 1'b0) & (ap_predicate_op2383_write_state27 == 1'b1)) | ((out_stream_group_7_s_full_n == 1'b0) & (ap_predicate_op2379_write_state27 == 1'b1)) | ((out_stream_group_6_s_full_n == 1'b0) & (ap_predicate_op2375_write_state27 == 1'b1)) | ((out_stream_group_5_s_full_n == 1'b0) & (ap_predicate_op2371_write_state27 == 1'b1)) | ((out_stream_group_4_s_full_n == 1'b0) & (ap_predicate_op2367_write_state27 == 1'b1)) | ((out_stream_group_3_s_full_n == 1'b0) & (ap_predicate_op2363_write_state27 == 1'b1)) | ((out_stream_group_2_s_full_n == 1'b0) & (ap_predicate_op2359_write_state27 == 1'b1)) | ((out_stream_group_1_s_full_n == 1'b0) & (ap_predicate_op2355_write_state27 == 1'b1)) | ((out_stream_group_0_s_full_n == 1'b0) & (ap_predicate_op2351_write_state27 == 1'b1))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp727 = ((ap_enable_reg_pp0_iter4 == 1'b1) & (((out_stream_group_15_full_n == 1'b0) & (ap_predicate_op2411_write_state27 == 1'b1)) | ((out_stream_group_14_full_n == 1'b0) & (ap_predicate_op2407_write_state27 == 1'b1)) | ((out_stream_group_13_full_n == 1'b0) & (ap_predicate_op2403_write_state27 == 1'b1)) | ((out_stream_group_12_full_n == 1'b0) & (ap_predicate_op2399_write_state27 == 1'b1)) | ((out_stream_group_11_full_n == 1'b0) & (ap_predicate_op2395_write_state27 == 1'b1)) | ((out_stream_group_10_full_n == 1'b0) & (ap_predicate_op2391_write_state27 == 1'b1)) | ((out_stream_group_9_s_full_n == 1'b0) & (ap_predicate_op2387_write_state27 == 1'b1)) | ((out_stream_group_8_s_full_n == 1'b0) & (ap_predicate_op2383_write_state27 == 1'b1)) | ((out_stream_group_7_s_full_n == 1'b0) & (ap_predicate_op2379_write_state27 == 1'b1)) | ((out_stream_group_6_s_full_n == 1'b0) & (ap_predicate_op2375_write_state27 == 1'b1)) | ((out_stream_group_5_s_full_n == 1'b0) & (ap_predicate_op2371_write_state27 == 1'b1)) | ((out_stream_group_4_s_full_n == 1'b0) & (ap_predicate_op2367_write_state27 == 1'b1)) | ((out_stream_group_3_s_full_n == 1'b0) & (ap_predicate_op2363_write_state27 == 1'b1)) | ((out_stream_group_2_s_full_n == 1'b0) & (ap_predicate_op2359_write_state27 == 1'b1)) | ((out_stream_group_1_s_full_n == 1'b0) & (ap_predicate_op2355_write_state27 == 1'b1)) | ((out_stream_group_0_s_full_n == 1'b0) & (ap_predicate_op2351_write_state27 == 1'b1))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_enable_reg_pp0_iter4 == 1'b1) & (((out_stream_group_15_full_n == 1'b0) & (ap_predicate_op2411_write_state27 == 1'b1)) | ((out_stream_group_14_full_n == 1'b0) & (ap_predicate_op2407_write_state27 == 1'b1)) | ((out_stream_group_13_full_n == 1'b0) & (ap_predicate_op2403_write_state27 == 1'b1)) | ((out_stream_group_12_full_n == 1'b0) & (ap_predicate_op2399_write_state27 == 1'b1)) | ((out_stream_group_11_full_n == 1'b0) & (ap_predicate_op2395_write_state27 == 1'b1)) | ((out_stream_group_10_full_n == 1'b0) & (ap_predicate_op2391_write_state27 == 1'b1)) | ((out_stream_group_9_s_full_n == 1'b0) & (ap_predicate_op2387_write_state27 == 1'b1)) | ((out_stream_group_8_s_full_n == 1'b0) & (ap_predicate_op2383_write_state27 == 1'b1)) | ((out_stream_group_7_s_full_n == 1'b0) & (ap_predicate_op2379_write_state27 == 1'b1)) | ((out_stream_group_6_s_full_n == 1'b0) & (ap_predicate_op2375_write_state27 == 1'b1)) | ((out_stream_group_5_s_full_n == 1'b0) & (ap_predicate_op2371_write_state27 == 1'b1)) | ((out_stream_group_4_s_full_n == 1'b0) & (ap_predicate_op2367_write_state27 == 1'b1)) | ((out_stream_group_3_s_full_n == 1'b0) & (ap_predicate_op2363_write_state27 == 1'b1)) | ((out_stream_group_2_s_full_n == 1'b0) & (ap_predicate_op2359_write_state27 == 1'b1)) | ((out_stream_group_1_s_full_n == 1'b0) & (ap_predicate_op2355_write_state27 == 1'b1)) | ((out_stream_group_0_s_full_n == 1'b0) & (ap_predicate_op2351_write_state27 == 1'b1))));
end

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_11001 = ((inStream_V_data_0_vld_out == 1'b0) & (ap_predicate_op248_read_state4 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage1_11001_ignoreCallOp2415 = ((inStream_V_data_0_vld_out == 1'b0) & (ap_predicate_op248_read_state4 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage1_11001_ignoreCallOp730 = ((inStream_V_data_0_vld_out == 1'b0) & (ap_predicate_op248_read_state4 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage1_11001_ignoreCallOp733 = ((inStream_V_data_0_vld_out == 1'b0) & (ap_predicate_op248_read_state4 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage1_11001_ignoreCallOp736 = ((inStream_V_data_0_vld_out == 1'b0) & (ap_predicate_op248_read_state4 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage1_11001_ignoreCallOp739 = ((inStream_V_data_0_vld_out == 1'b0) & (ap_predicate_op248_read_state4 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage1_11001_ignoreCallOp746 = ((inStream_V_data_0_vld_out == 1'b0) & (ap_predicate_op248_read_state4 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage1_11001_ignoreCallOp749 = ((inStream_V_data_0_vld_out == 1'b0) & (ap_predicate_op248_read_state4 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage1_subdone = ((inStream_V_data_0_vld_out == 1'b0) & (ap_predicate_op248_read_state4 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage2_11001 = ((select_ln49_3_reg_11277_pp0_iter4_reg == 1'd1) & (grp_out_stream_merge_fu_1236_outStream_TDATA_blk_n == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b1));
end

assign ap_block_pp0_stage2_11001_ignoreCallOp2416 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage2_11001_ignoreCallOp766 = ((select_ln49_3_reg_11277_pp0_iter4_reg == 1'd1) & (grp_out_stream_merge_fu_1236_outStream_TDATA_blk_n == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage2_11001_ignoreCallOp768 = ((select_ln49_3_reg_11277_pp0_iter4_reg == 1'd1) & (grp_out_stream_merge_fu_1236_outStream_TDATA_blk_n == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage2_11001_ignoreCallOp770 = ((select_ln49_3_reg_11277_pp0_iter4_reg == 1'd1) & (grp_out_stream_merge_fu_1236_outStream_TDATA_blk_n == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage2_11001_ignoreCallOp772 = ((select_ln49_3_reg_11277_pp0_iter4_reg == 1'd1) & (grp_out_stream_merge_fu_1236_outStream_TDATA_blk_n == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage2_11001_ignoreCallOp774 = ((select_ln49_3_reg_11277_pp0_iter4_reg == 1'd1) & (grp_out_stream_merge_fu_1236_outStream_TDATA_blk_n == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage2_11001_ignoreCallOp776 = ((select_ln49_3_reg_11277_pp0_iter4_reg == 1'd1) & (grp_out_stream_merge_fu_1236_outStream_TDATA_blk_n == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage2_subdone = ((select_ln49_3_reg_11277_pp0_iter4_reg == 1'd1) & (grp_out_stream_merge_fu_1236_outStream_TDATA_blk_n == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b1));
end

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage3_11001 = ((select_ln49_3_reg_11277_pp0_iter4_reg == 1'd1) & (grp_out_stream_merge_fu_1236_outStream_TDATA_blk_n == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b1));
end

assign ap_block_pp0_stage3_11001_ignoreCallOp2417 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage3_11001_ignoreCallOp800 = ((select_ln49_3_reg_11277_pp0_iter4_reg == 1'd1) & (grp_out_stream_merge_fu_1236_outStream_TDATA_blk_n == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage3_11001_ignoreCallOp802 = ((select_ln49_3_reg_11277_pp0_iter4_reg == 1'd1) & (grp_out_stream_merge_fu_1236_outStream_TDATA_blk_n == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage3_11001_ignoreCallOp804 = ((select_ln49_3_reg_11277_pp0_iter4_reg == 1'd1) & (grp_out_stream_merge_fu_1236_outStream_TDATA_blk_n == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage3_11001_ignoreCallOp806 = ((select_ln49_3_reg_11277_pp0_iter4_reg == 1'd1) & (grp_out_stream_merge_fu_1236_outStream_TDATA_blk_n == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage3_11001_ignoreCallOp808 = ((select_ln49_3_reg_11277_pp0_iter4_reg == 1'd1) & (grp_out_stream_merge_fu_1236_outStream_TDATA_blk_n == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage3_11001_ignoreCallOp810 = ((select_ln49_3_reg_11277_pp0_iter4_reg == 1'd1) & (grp_out_stream_merge_fu_1236_outStream_TDATA_blk_n == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage3_subdone = ((select_ln49_3_reg_11277_pp0_iter4_reg == 1'd1) & (grp_out_stream_merge_fu_1236_outStream_TDATA_blk_n == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b1));
end

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage4_11001 = ((select_ln49_3_reg_11277_pp0_iter4_reg == 1'd1) & (grp_out_stream_merge_fu_1236_outStream_TDATA_blk_n == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b1));
end

assign ap_block_pp0_stage4_11001_ignoreCallOp2418 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage4_11001_ignoreCallOp834 = ((select_ln49_3_reg_11277_pp0_iter4_reg == 1'd1) & (grp_out_stream_merge_fu_1236_outStream_TDATA_blk_n == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage4_11001_ignoreCallOp836 = ((select_ln49_3_reg_11277_pp0_iter4_reg == 1'd1) & (grp_out_stream_merge_fu_1236_outStream_TDATA_blk_n == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage4_11001_ignoreCallOp838 = ((select_ln49_3_reg_11277_pp0_iter4_reg == 1'd1) & (grp_out_stream_merge_fu_1236_outStream_TDATA_blk_n == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage4_11001_ignoreCallOp840 = ((select_ln49_3_reg_11277_pp0_iter4_reg == 1'd1) & (grp_out_stream_merge_fu_1236_outStream_TDATA_blk_n == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage4_11001_ignoreCallOp842 = ((select_ln49_3_reg_11277_pp0_iter4_reg == 1'd1) & (grp_out_stream_merge_fu_1236_outStream_TDATA_blk_n == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage4_11001_ignoreCallOp844 = ((select_ln49_3_reg_11277_pp0_iter4_reg == 1'd1) & (grp_out_stream_merge_fu_1236_outStream_TDATA_blk_n == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage4_subdone = ((select_ln49_3_reg_11277_pp0_iter4_reg == 1'd1) & (grp_out_stream_merge_fu_1236_outStream_TDATA_blk_n == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b1));
end

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage5_11001 = ((select_ln49_3_reg_11277_pp0_iter4_reg == 1'd1) & (grp_out_stream_merge_fu_1236_outStream_TDATA_blk_n == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b1));
end

assign ap_block_pp0_stage5_11001_ignoreCallOp2419 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage5_11001_ignoreCallOp870 = ((select_ln49_3_reg_11277_pp0_iter4_reg == 1'd1) & (grp_out_stream_merge_fu_1236_outStream_TDATA_blk_n == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage5_11001_ignoreCallOp872 = ((select_ln49_3_reg_11277_pp0_iter4_reg == 1'd1) & (grp_out_stream_merge_fu_1236_outStream_TDATA_blk_n == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage5_11001_ignoreCallOp874 = ((select_ln49_3_reg_11277_pp0_iter4_reg == 1'd1) & (grp_out_stream_merge_fu_1236_outStream_TDATA_blk_n == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage5_11001_ignoreCallOp876 = ((select_ln49_3_reg_11277_pp0_iter4_reg == 1'd1) & (grp_out_stream_merge_fu_1236_outStream_TDATA_blk_n == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage5_11001_ignoreCallOp878 = ((select_ln49_3_reg_11277_pp0_iter4_reg == 1'd1) & (grp_out_stream_merge_fu_1236_outStream_TDATA_blk_n == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage5_11001_ignoreCallOp880 = ((select_ln49_3_reg_11277_pp0_iter4_reg == 1'd1) & (grp_out_stream_merge_fu_1236_outStream_TDATA_blk_n == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage5_subdone = ((select_ln49_3_reg_11277_pp0_iter4_reg == 1'd1) & (grp_out_stream_merge_fu_1236_outStream_TDATA_blk_n == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b1));
end

assign ap_block_state10_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage1_iter1_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage1_iter1_ignore_call2 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage1_iter1_ignore_call7 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage2_iter1_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage2_iter1_ignore_call2 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage2_iter1_ignore_call7 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage3_iter1_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage3_iter1_ignore_call2 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage3_iter1_ignore_call7 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage4_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage4_iter1_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage4_iter1_ignore_call2 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage4_iter1_ignore_call7 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage5_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage5_iter1_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage5_iter1_ignore_call2 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage5_iter1_ignore_call7 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter2_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter2_ignore_call2 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage1_iter2_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage1_iter2_ignore_call2 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage1_iter2_ignore_call7 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage2_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage2_iter2_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage2_iter2_ignore_call2 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage2_iter2_ignore_call7 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage3_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage3_iter2_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage3_iter2_ignore_call2 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage3_iter2_ignore_call7 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage4_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage4_iter2_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage4_iter2_ignore_call2 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage4_iter2_ignore_call7 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage5_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage5_iter2_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage5_iter2_ignore_call2 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage5_iter2_ignore_call7 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter3_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter3_ignore_call2 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage1_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage1_iter3_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage1_iter3_ignore_call2 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage1_iter3_ignore_call7 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage2_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage2_iter3_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage2_iter3_ignore_call2 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage2_iter3_ignore_call7 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage3_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage3_iter3_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage3_iter3_ignore_call2 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage3_iter3_ignore_call7 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage4_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage4_iter3_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage4_iter3_ignore_call2 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage4_iter3_ignore_call7 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage5_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage5_iter3_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage5_iter3_ignore_call2 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage5_iter3_ignore_call7 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state27_pp0_stage0_iter4 = (((out_stream_group_15_full_n == 1'b0) & (ap_predicate_op2411_write_state27 == 1'b1)) | ((out_stream_group_14_full_n == 1'b0) & (ap_predicate_op2407_write_state27 == 1'b1)) | ((out_stream_group_13_full_n == 1'b0) & (ap_predicate_op2403_write_state27 == 1'b1)) | ((out_stream_group_12_full_n == 1'b0) & (ap_predicate_op2399_write_state27 == 1'b1)) | ((out_stream_group_11_full_n == 1'b0) & (ap_predicate_op2395_write_state27 == 1'b1)) | ((out_stream_group_10_full_n == 1'b0) & (ap_predicate_op2391_write_state27 == 1'b1)) | ((out_stream_group_9_s_full_n == 1'b0) & (ap_predicate_op2387_write_state27 == 1'b1)) | ((out_stream_group_8_s_full_n == 1'b0) & (ap_predicate_op2383_write_state27 == 1'b1)) | ((out_stream_group_7_s_full_n == 1'b0) & (ap_predicate_op2379_write_state27 == 1'b1)) | ((out_stream_group_6_s_full_n == 1'b0) & (ap_predicate_op2375_write_state27 == 1'b1)) | ((out_stream_group_5_s_full_n == 1'b0) & (ap_predicate_op2371_write_state27 == 1'b1)) | ((out_stream_group_4_s_full_n == 1'b0) & (ap_predicate_op2367_write_state27 == 1'b1)) | ((out_stream_group_3_s_full_n == 1'b0) & (ap_predicate_op2363_write_state27 == 1'b1)) | ((out_stream_group_2_s_full_n == 1'b0) & (ap_predicate_op2359_write_state27 == 1'b1)) | ((out_stream_group_1_s_full_n == 1'b0) & (ap_predicate_op2355_write_state27 == 1'b1)) | ((out_stream_group_0_s_full_n == 1'b0) & (ap_predicate_op2351_write_state27 == 1'b1)));
end

always @ (*) begin
    ap_block_state27_pp0_stage0_iter4_ignore_call0 = (((out_stream_group_15_full_n == 1'b0) & (ap_predicate_op2411_write_state27 == 1'b1)) | ((out_stream_group_14_full_n == 1'b0) & (ap_predicate_op2407_write_state27 == 1'b1)) | ((out_stream_group_13_full_n == 1'b0) & (ap_predicate_op2403_write_state27 == 1'b1)) | ((out_stream_group_12_full_n == 1'b0) & (ap_predicate_op2399_write_state27 == 1'b1)) | ((out_stream_group_11_full_n == 1'b0) & (ap_predicate_op2395_write_state27 == 1'b1)) | ((out_stream_group_10_full_n == 1'b0) & (ap_predicate_op2391_write_state27 == 1'b1)) | ((out_stream_group_9_s_full_n == 1'b0) & (ap_predicate_op2387_write_state27 == 1'b1)) | ((out_stream_group_8_s_full_n == 1'b0) & (ap_predicate_op2383_write_state27 == 1'b1)) | ((out_stream_group_7_s_full_n == 1'b0) & (ap_predicate_op2379_write_state27 == 1'b1)) | ((out_stream_group_6_s_full_n == 1'b0) & (ap_predicate_op2375_write_state27 == 1'b1)) | ((out_stream_group_5_s_full_n == 1'b0) & (ap_predicate_op2371_write_state27 == 1'b1)) | ((out_stream_group_4_s_full_n == 1'b0) & (ap_predicate_op2367_write_state27 == 1'b1)) | ((out_stream_group_3_s_full_n == 1'b0) & (ap_predicate_op2363_write_state27 == 1'b1)) | ((out_stream_group_2_s_full_n == 1'b0) & (ap_predicate_op2359_write_state27 == 1'b1)) | ((out_stream_group_1_s_full_n == 1'b0) & (ap_predicate_op2355_write_state27 == 1'b1)) | ((out_stream_group_0_s_full_n == 1'b0) & (ap_predicate_op2351_write_state27 == 1'b1)));
end

always @ (*) begin
    ap_block_state27_pp0_stage0_iter4_ignore_call2 = (((out_stream_group_15_full_n == 1'b0) & (ap_predicate_op2411_write_state27 == 1'b1)) | ((out_stream_group_14_full_n == 1'b0) & (ap_predicate_op2407_write_state27 == 1'b1)) | ((out_stream_group_13_full_n == 1'b0) & (ap_predicate_op2403_write_state27 == 1'b1)) | ((out_stream_group_12_full_n == 1'b0) & (ap_predicate_op2399_write_state27 == 1'b1)) | ((out_stream_group_11_full_n == 1'b0) & (ap_predicate_op2395_write_state27 == 1'b1)) | ((out_stream_group_10_full_n == 1'b0) & (ap_predicate_op2391_write_state27 == 1'b1)) | ((out_stream_group_9_s_full_n == 1'b0) & (ap_predicate_op2387_write_state27 == 1'b1)) | ((out_stream_group_8_s_full_n == 1'b0) & (ap_predicate_op2383_write_state27 == 1'b1)) | ((out_stream_group_7_s_full_n == 1'b0) & (ap_predicate_op2379_write_state27 == 1'b1)) | ((out_stream_group_6_s_full_n == 1'b0) & (ap_predicate_op2375_write_state27 == 1'b1)) | ((out_stream_group_5_s_full_n == 1'b0) & (ap_predicate_op2371_write_state27 == 1'b1)) | ((out_stream_group_4_s_full_n == 1'b0) & (ap_predicate_op2367_write_state27 == 1'b1)) | ((out_stream_group_3_s_full_n == 1'b0) & (ap_predicate_op2363_write_state27 == 1'b1)) | ((out_stream_group_2_s_full_n == 1'b0) & (ap_predicate_op2359_write_state27 == 1'b1)) | ((out_stream_group_1_s_full_n == 1'b0) & (ap_predicate_op2355_write_state27 == 1'b1)) | ((out_stream_group_0_s_full_n == 1'b0) & (ap_predicate_op2351_write_state27 == 1'b1)));
end

assign ap_block_state28_pp0_stage1_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage1_iter4_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage1_iter4_ignore_call2 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage1_iter4_ignore_call7 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state29_pp0_stage2_iter4 = ((select_ln49_3_reg_11277_pp0_iter4_reg == 1'd1) & (grp_out_stream_merge_fu_1236_outStream_TDATA_blk_n == 1'b0));
end

always @ (*) begin
    ap_block_state29_pp0_stage2_iter4_ignore_call0 = ((select_ln49_3_reg_11277_pp0_iter4_reg == 1'd1) & (grp_out_stream_merge_fu_1236_outStream_TDATA_blk_n == 1'b0));
end

always @ (*) begin
    ap_block_state29_pp0_stage2_iter4_ignore_call2 = ((select_ln49_3_reg_11277_pp0_iter4_reg == 1'd1) & (grp_out_stream_merge_fu_1236_outStream_TDATA_blk_n == 1'b0));
end

assign ap_block_state29_pp0_stage2_iter4_ignore_call7 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state30_pp0_stage3_iter4 = ((select_ln49_3_reg_11277_pp0_iter4_reg == 1'd1) & (grp_out_stream_merge_fu_1236_outStream_TDATA_blk_n == 1'b0));
end

always @ (*) begin
    ap_block_state30_pp0_stage3_iter4_ignore_call0 = ((select_ln49_3_reg_11277_pp0_iter4_reg == 1'd1) & (grp_out_stream_merge_fu_1236_outStream_TDATA_blk_n == 1'b0));
end

always @ (*) begin
    ap_block_state30_pp0_stage3_iter4_ignore_call2 = ((select_ln49_3_reg_11277_pp0_iter4_reg == 1'd1) & (grp_out_stream_merge_fu_1236_outStream_TDATA_blk_n == 1'b0));
end

assign ap_block_state30_pp0_stage3_iter4_ignore_call7 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state31_pp0_stage4_iter4 = ((select_ln49_3_reg_11277_pp0_iter4_reg == 1'd1) & (grp_out_stream_merge_fu_1236_outStream_TDATA_blk_n == 1'b0));
end

always @ (*) begin
    ap_block_state31_pp0_stage4_iter4_ignore_call0 = ((select_ln49_3_reg_11277_pp0_iter4_reg == 1'd1) & (grp_out_stream_merge_fu_1236_outStream_TDATA_blk_n == 1'b0));
end

always @ (*) begin
    ap_block_state31_pp0_stage4_iter4_ignore_call2 = ((select_ln49_3_reg_11277_pp0_iter4_reg == 1'd1) & (grp_out_stream_merge_fu_1236_outStream_TDATA_blk_n == 1'b0));
end

assign ap_block_state31_pp0_stage4_iter4_ignore_call7 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state32_pp0_stage5_iter4 = ((select_ln49_3_reg_11277_pp0_iter4_reg == 1'd1) & (grp_out_stream_merge_fu_1236_outStream_TDATA_blk_n == 1'b0));
end

always @ (*) begin
    ap_block_state32_pp0_stage5_iter4_ignore_call0 = ((select_ln49_3_reg_11277_pp0_iter4_reg == 1'd1) & (grp_out_stream_merge_fu_1236_outStream_TDATA_blk_n == 1'b0));
end

always @ (*) begin
    ap_block_state32_pp0_stage5_iter4_ignore_call2 = ((select_ln49_3_reg_11277_pp0_iter4_reg == 1'd1) & (grp_out_stream_merge_fu_1236_outStream_TDATA_blk_n == 1'b0));
end

assign ap_block_state32_pp0_stage5_iter4_ignore_call7 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state33 = ((outStream_V_dest_V_1_state == 2'd1) | (outStream_V_id_V_1_state == 2'd1) | (outStream_V_last_V_1_state == 2'd1) | (outStream_V_user_V_1_state == 2'd1) | (outStream_V_strb_V_1_state == 2'd1) | (outStream_V_keep_V_1_state == 2'd1) | (outStream_V_data_1_state == 2'd1) | ((outStream_V_dest_V_1_state == 2'd3) & (outStream_TREADY == 1'b0)) | ((outStream_V_id_V_1_state == 2'd3) & (outStream_TREADY == 1'b0)) | ((outStream_V_last_V_1_state == 2'd3) & (outStream_TREADY == 1'b0)) | ((outStream_V_user_V_1_state == 2'd3) & (outStream_TREADY == 1'b0)) | ((outStream_V_strb_V_1_state == 2'd3) & (outStream_TREADY == 1'b0)) | ((outStream_V_keep_V_1_state == 2'd3) & (outStream_TREADY == 1'b0)) | ((outStream_V_data_1_state == 2'd3) & (outStream_TREADY == 1'b0)));
end

assign ap_block_state3_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter0_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter0_ignore_call2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state4_pp0_stage1_iter0 = ((inStream_V_data_0_vld_out == 1'b0) & (ap_predicate_op248_read_state4 == 1'b1));
end

always @ (*) begin
    ap_block_state4_pp0_stage1_iter0_ignore_call0 = ((inStream_V_data_0_vld_out == 1'b0) & (ap_predicate_op248_read_state4 == 1'b1));
end

always @ (*) begin
    ap_block_state4_pp0_stage1_iter0_ignore_call2 = ((inStream_V_data_0_vld_out == 1'b0) & (ap_predicate_op248_read_state4 == 1'b1));
end

always @ (*) begin
    ap_block_state4_pp0_stage1_iter0_ignore_call7 = ((inStream_V_data_0_vld_out == 1'b0) & (ap_predicate_op248_read_state4 == 1'b1));
end

assign ap_block_state5_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage2_iter0_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage2_iter0_ignore_call2 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage2_iter0_ignore_call7 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage3_iter0_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage3_iter0_ignore_call2 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage3_iter0_ignore_call7 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage4_iter0_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage4_iter0_ignore_call2 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage4_iter0_ignore_call7 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage5_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage5_iter0_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage5_iter0_ignore_call2 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage5_iter0_ignore_call7 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter1_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter1_ignore_call2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_1338 = ((1'b0 == ap_block_pp0_stage5_11001) & (select_ln49_1_reg_11235_pp0_iter2_reg == 1'd1) & (select_ln57_3_reg_11202_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter2 == 1'b1));
end

always @ (*) begin
    ap_condition_29842 = ((select_ln49_1_reg_11235_pp0_iter2_reg == 1'd1) & (select_ln57_3_reg_11202_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001));
end

always @ (*) begin
    ap_condition_31127 = ((1'b0 == ap_block_pp0_stage5) & (icmp_ln46_reg_11175 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_condition_31133 = ((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op709_call_state9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_31137 = ((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op729_call_state10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1));
end

always @ (*) begin
    ap_condition_31141 = ((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op778_call_state11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2));
end

always @ (*) begin
    ap_condition_31145 = ((1'b0 == ap_block_pp0_stage3) & (ap_predicate_op813_call_state12 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3));
end

always @ (*) begin
    ap_condition_31149 = ((1'b0 == ap_block_pp0_stage4) & (ap_predicate_op852_call_state13 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4));
end

always @ (*) begin
    ap_condition_31153 = ((1'b0 == ap_block_pp0_stage5) & (ap_predicate_op898_call_state14 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5));
end

always @ (*) begin
    ap_condition_31157 = ((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op713_call_state9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_31160 = ((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op732_call_state10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1));
end

always @ (*) begin
    ap_condition_31163 = ((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op781_call_state11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2));
end

always @ (*) begin
    ap_condition_31166 = ((1'b0 == ap_block_pp0_stage3) & (ap_predicate_op816_call_state12 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3));
end

always @ (*) begin
    ap_condition_31169 = ((1'b0 == ap_block_pp0_stage4) & (ap_predicate_op854_call_state13 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4));
end

always @ (*) begin
    ap_condition_31172 = ((1'b0 == ap_block_pp0_stage5) & (ap_predicate_op901_call_state14 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5));
end

always @ (*) begin
    ap_condition_31176 = ((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op717_call_state9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_31179 = ((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op735_call_state10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1));
end

always @ (*) begin
    ap_condition_31182 = ((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op785_call_state11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2));
end

always @ (*) begin
    ap_condition_31185 = ((1'b0 == ap_block_pp0_stage3) & (ap_predicate_op827_call_state12 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3));
end

always @ (*) begin
    ap_condition_31188 = ((1'b0 == ap_block_pp0_stage4) & (ap_predicate_op856_call_state13 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4));
end

always @ (*) begin
    ap_condition_31192 = ((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op721_call_state9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_31195 = ((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op738_call_state10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1));
end

always @ (*) begin
    ap_condition_31198 = ((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op786_call_state11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2));
end

always @ (*) begin
    ap_condition_31201 = ((1'b0 == ap_block_pp0_stage3) & (ap_predicate_op828_call_state12 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3));
end

always @ (*) begin
    ap_condition_31204 = ((1'b0 == ap_block_pp0_stage4) & (ap_predicate_op858_call_state13 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4));
end

always @ (*) begin
    ap_condition_31208 = ((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op723_call_state9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_31211 = ((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op744_call_state10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1));
end

always @ (*) begin
    ap_condition_31214 = ((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op787_call_state11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2));
end

always @ (*) begin
    ap_condition_31217 = ((1'b0 == ap_block_pp0_stage3) & (ap_predicate_op830_call_state12 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3));
end

always @ (*) begin
    ap_condition_31220 = ((1'b0 == ap_block_pp0_stage4) & (ap_predicate_op862_call_state13 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4));
end

always @ (*) begin
    ap_condition_31224 = ((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op727_call_state9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_31227 = ((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op748_call_state10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1));
end

always @ (*) begin
    ap_condition_31230 = ((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op790_call_state11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2));
end

always @ (*) begin
    ap_condition_31233 = ((1'b0 == ap_block_pp0_stage3) & (ap_predicate_op832_call_state12 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3));
end

always @ (*) begin
    ap_condition_31236 = ((1'b0 == ap_block_pp0_stage4) & (ap_predicate_op864_call_state13 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4));
end

always @ (*) begin
    ap_condition_31244 = ((select_ln49_1_reg_11235_pp0_iter2_reg == 1'd1) & (select_ln57_3_reg_11202_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001));
end

always @ (*) begin
    ap_condition_31250 = ((select_ln49_1_reg_11235_pp0_iter3_reg == 1'd1) & (select_ln57_3_reg_11202_pp0_iter3_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001));
end

always @ (*) begin
    ap_condition_3838 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_phi_mux_phi_ln13_phi_fu_1047_p4 = phi_ln13_reg_1043;

always @ (*) begin
    ap_predicate_op2351_write_state27 = ((tmp1_nbwritereq_fu_618_p3 == 1'd1) & (select_ln49_1_reg_11235_pp0_iter3_reg == 1'd1) & (icmp_ln81_reg_11317_pp0_iter3_reg == 1'd1) & (select_ln57_3_reg_11202_pp0_iter3_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op2355_write_state27 = ((tmp_1_nbwritereq_fu_631_p3 == 1'd1) & (select_ln49_1_reg_11235_pp0_iter3_reg == 1'd1) & (icmp_ln81_reg_11317_pp0_iter3_reg == 1'd1) & (select_ln57_3_reg_11202_pp0_iter3_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op2359_write_state27 = ((tmp_2_nbwritereq_fu_644_p3 == 1'd1) & (select_ln49_1_reg_11235_pp0_iter3_reg == 1'd1) & (icmp_ln81_reg_11317_pp0_iter3_reg == 1'd1) & (select_ln57_3_reg_11202_pp0_iter3_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op2363_write_state27 = ((tmp_3_nbwritereq_fu_657_p3 == 1'd1) & (select_ln49_1_reg_11235_pp0_iter3_reg == 1'd1) & (icmp_ln81_reg_11317_pp0_iter3_reg == 1'd1) & (select_ln57_3_reg_11202_pp0_iter3_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op2367_write_state27 = ((tmp_4_nbwritereq_fu_670_p3 == 1'd1) & (select_ln49_1_reg_11235_pp0_iter3_reg == 1'd1) & (icmp_ln81_reg_11317_pp0_iter3_reg == 1'd1) & (select_ln57_3_reg_11202_pp0_iter3_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op2371_write_state27 = ((tmp_5_nbwritereq_fu_683_p3 == 1'd1) & (select_ln49_1_reg_11235_pp0_iter3_reg == 1'd1) & (icmp_ln81_reg_11317_pp0_iter3_reg == 1'd1) & (select_ln57_3_reg_11202_pp0_iter3_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op2375_write_state27 = ((tmp_6_nbwritereq_fu_696_p3 == 1'd1) & (select_ln49_1_reg_11235_pp0_iter3_reg == 1'd1) & (icmp_ln81_reg_11317_pp0_iter3_reg == 1'd1) & (select_ln57_3_reg_11202_pp0_iter3_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op2379_write_state27 = ((tmp_7_nbwritereq_fu_709_p3 == 1'd1) & (select_ln49_1_reg_11235_pp0_iter3_reg == 1'd1) & (icmp_ln81_reg_11317_pp0_iter3_reg == 1'd1) & (select_ln57_3_reg_11202_pp0_iter3_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op2383_write_state27 = ((tmp_8_nbwritereq_fu_722_p3 == 1'd1) & (select_ln49_1_reg_11235_pp0_iter3_reg == 1'd1) & (icmp_ln81_reg_11317_pp0_iter3_reg == 1'd1) & (select_ln57_3_reg_11202_pp0_iter3_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op2387_write_state27 = ((tmp_9_nbwritereq_fu_735_p3 == 1'd1) & (select_ln49_1_reg_11235_pp0_iter3_reg == 1'd1) & (icmp_ln81_reg_11317_pp0_iter3_reg == 1'd1) & (select_ln57_3_reg_11202_pp0_iter3_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op2391_write_state27 = ((tmp_s_nbwritereq_fu_748_p3 == 1'd1) & (select_ln49_1_reg_11235_pp0_iter3_reg == 1'd1) & (icmp_ln81_reg_11317_pp0_iter3_reg == 1'd1) & (select_ln57_3_reg_11202_pp0_iter3_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op2395_write_state27 = ((tmp_10_nbwritereq_fu_761_p3 == 1'd1) & (select_ln49_1_reg_11235_pp0_iter3_reg == 1'd1) & (icmp_ln81_reg_11317_pp0_iter3_reg == 1'd1) & (select_ln57_3_reg_11202_pp0_iter3_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op2399_write_state27 = ((tmp_11_nbwritereq_fu_774_p3 == 1'd1) & (select_ln49_1_reg_11235_pp0_iter3_reg == 1'd1) & (icmp_ln81_reg_11317_pp0_iter3_reg == 1'd1) & (select_ln57_3_reg_11202_pp0_iter3_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op2403_write_state27 = ((tmp_12_nbwritereq_fu_787_p3 == 1'd1) & (select_ln49_1_reg_11235_pp0_iter3_reg == 1'd1) & (icmp_ln81_reg_11317_pp0_iter3_reg == 1'd1) & (select_ln57_3_reg_11202_pp0_iter3_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op2407_write_state27 = ((tmp_13_nbwritereq_fu_800_p3 == 1'd1) & (select_ln49_1_reg_11235_pp0_iter3_reg == 1'd1) & (icmp_ln81_reg_11317_pp0_iter3_reg == 1'd1) & (select_ln57_3_reg_11202_pp0_iter3_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op2411_write_state27 = ((tmp_14_nbwritereq_fu_813_p3 == 1'd1) & (select_ln49_1_reg_11235_pp0_iter3_reg == 1'd1) & (icmp_ln81_reg_11317_pp0_iter3_reg == 1'd1) & (select_ln57_3_reg_11202_pp0_iter3_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op248_read_state4 = ((empty_34_reg_11268 == 1'd0) & (select_ln57_5_reg_11206 == 1'd0) & (select_ln57_3_reg_11202 == 1'd0) & (icmp_ln46_reg_11175 == 1'd0));
end

always @ (*) begin
    ap_predicate_op709_call_state9 = ((select_ln49_1_reg_11235 == 1'd1) & (select_ln57_3_reg_11202 == 1'd0) & (icmp_ln81_reg_11317 == 1'd0));
end

always @ (*) begin
    ap_predicate_op709_call_state9_state8 = ((select_ln49_1_reg_11235 == 1'd1) & (select_ln57_3_reg_11202 == 1'd0) & (icmp_ln81_reg_11317 == 1'd0));
end

always @ (*) begin
    ap_predicate_op713_call_state9 = ((select_ln49_1_reg_11235 == 1'd1) & (select_ln57_3_reg_11202 == 1'd0) & (icmp_ln81_reg_11317 == 1'd0));
end

always @ (*) begin
    ap_predicate_op713_call_state9_state8 = ((select_ln49_1_reg_11235 == 1'd1) & (select_ln57_3_reg_11202 == 1'd0) & (icmp_ln81_reg_11317 == 1'd0));
end

always @ (*) begin
    ap_predicate_op717_call_state9 = ((select_ln49_1_reg_11235 == 1'd1) & (select_ln57_3_reg_11202 == 1'd0) & (icmp_ln81_reg_11317 == 1'd0));
end

always @ (*) begin
    ap_predicate_op717_call_state9_state8 = ((select_ln49_1_reg_11235 == 1'd1) & (select_ln57_3_reg_11202 == 1'd0) & (icmp_ln81_reg_11317 == 1'd0));
end

always @ (*) begin
    ap_predicate_op721_call_state9 = ((select_ln49_1_reg_11235 == 1'd1) & (select_ln57_3_reg_11202 == 1'd0) & (icmp_ln81_reg_11317 == 1'd0));
end

always @ (*) begin
    ap_predicate_op721_call_state9_state8 = ((select_ln49_1_reg_11235 == 1'd1) & (select_ln57_3_reg_11202 == 1'd0) & (icmp_ln81_reg_11317 == 1'd0));
end

always @ (*) begin
    ap_predicate_op723_call_state9 = ((select_ln49_1_reg_11235 == 1'd1) & (select_ln57_3_reg_11202 == 1'd0) & (icmp_ln81_reg_11317 == 1'd0));
end

always @ (*) begin
    ap_predicate_op723_call_state9_state8 = ((select_ln49_1_reg_11235 == 1'd1) & (select_ln57_3_reg_11202 == 1'd0) & (icmp_ln81_reg_11317 == 1'd0));
end

always @ (*) begin
    ap_predicate_op727_call_state9 = ((select_ln49_1_reg_11235 == 1'd1) & (select_ln57_3_reg_11202 == 1'd0) & (icmp_ln81_reg_11317 == 1'd0));
end

always @ (*) begin
    ap_predicate_op727_call_state9_state8 = ((select_ln49_1_reg_11235 == 1'd1) & (select_ln57_3_reg_11202 == 1'd0) & (icmp_ln81_reg_11317 == 1'd0));
end

always @ (*) begin
    ap_predicate_op729_call_state10 = ((select_ln49_1_reg_11235_pp0_iter1_reg == 1'd1) & (select_ln57_3_reg_11202_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op729_call_state10_state9 = ((select_ln49_1_reg_11235 == 1'd1) & (select_ln57_3_reg_11202 == 1'd0));
end

always @ (*) begin
    ap_predicate_op732_call_state10 = ((select_ln49_1_reg_11235_pp0_iter1_reg == 1'd1) & (select_ln57_3_reg_11202_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op732_call_state10_state9 = ((select_ln49_1_reg_11235 == 1'd1) & (select_ln57_3_reg_11202 == 1'd0));
end

always @ (*) begin
    ap_predicate_op735_call_state10 = ((select_ln49_1_reg_11235_pp0_iter1_reg == 1'd1) & (select_ln57_3_reg_11202_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op735_call_state10_state9 = ((select_ln49_1_reg_11235 == 1'd1) & (select_ln57_3_reg_11202 == 1'd0));
end

always @ (*) begin
    ap_predicate_op738_call_state10 = ((select_ln49_1_reg_11235_pp0_iter1_reg == 1'd1) & (select_ln57_3_reg_11202_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op738_call_state10_state9 = ((select_ln49_1_reg_11235 == 1'd1) & (select_ln57_3_reg_11202 == 1'd0));
end

always @ (*) begin
    ap_predicate_op744_call_state10 = ((select_ln49_1_reg_11235_pp0_iter1_reg == 1'd1) & (select_ln57_3_reg_11202_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op744_call_state10_state9 = ((select_ln49_1_reg_11235 == 1'd1) & (select_ln57_3_reg_11202 == 1'd0));
end

always @ (*) begin
    ap_predicate_op748_call_state10 = ((select_ln49_1_reg_11235_pp0_iter1_reg == 1'd1) & (select_ln57_3_reg_11202_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op748_call_state10_state9 = ((select_ln49_1_reg_11235 == 1'd1) & (select_ln57_3_reg_11202 == 1'd0));
end

always @ (*) begin
    ap_predicate_op778_call_state11 = ((select_ln49_1_reg_11235_pp0_iter1_reg == 1'd1) & (select_ln57_3_reg_11202_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op778_call_state11_state10 = ((select_ln49_1_reg_11235_pp0_iter1_reg == 1'd1) & (select_ln57_3_reg_11202_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op781_call_state11 = ((select_ln49_1_reg_11235_pp0_iter1_reg == 1'd1) & (select_ln57_3_reg_11202_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op781_call_state11_state10 = ((select_ln49_1_reg_11235_pp0_iter1_reg == 1'd1) & (select_ln57_3_reg_11202_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op785_call_state11 = ((select_ln49_1_reg_11235_pp0_iter1_reg == 1'd1) & (select_ln57_3_reg_11202_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op785_call_state11_state10 = ((select_ln49_1_reg_11235_pp0_iter1_reg == 1'd1) & (select_ln57_3_reg_11202_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op786_call_state11 = ((select_ln49_1_reg_11235_pp0_iter1_reg == 1'd1) & (select_ln57_3_reg_11202_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op786_call_state11_state10 = ((select_ln49_1_reg_11235_pp0_iter1_reg == 1'd1) & (select_ln57_3_reg_11202_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op787_call_state11 = ((select_ln49_1_reg_11235_pp0_iter1_reg == 1'd1) & (select_ln57_3_reg_11202_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op787_call_state11_state10 = ((select_ln49_1_reg_11235_pp0_iter1_reg == 1'd1) & (select_ln57_3_reg_11202_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op790_call_state11 = ((select_ln49_1_reg_11235_pp0_iter1_reg == 1'd1) & (select_ln57_3_reg_11202_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op790_call_state11_state10 = ((select_ln49_1_reg_11235_pp0_iter1_reg == 1'd1) & (select_ln57_3_reg_11202_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op813_call_state12 = ((select_ln49_1_reg_11235_pp0_iter1_reg == 1'd1) & (icmp_ln81_reg_11317_pp0_iter1_reg == 1'd0) & (select_ln57_3_reg_11202_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op813_call_state12_state11 = ((select_ln49_1_reg_11235_pp0_iter1_reg == 1'd1) & (icmp_ln81_reg_11317_pp0_iter1_reg == 1'd0) & (select_ln57_3_reg_11202_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op816_call_state12 = ((select_ln49_1_reg_11235_pp0_iter1_reg == 1'd1) & (icmp_ln81_reg_11317_pp0_iter1_reg == 1'd0) & (select_ln57_3_reg_11202_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op816_call_state12_state11 = ((select_ln49_1_reg_11235_pp0_iter1_reg == 1'd1) & (icmp_ln81_reg_11317_pp0_iter1_reg == 1'd0) & (select_ln57_3_reg_11202_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op827_call_state12 = ((select_ln49_1_reg_11235_pp0_iter1_reg == 1'd1) & (select_ln57_3_reg_11202_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op827_call_state12_state11 = ((select_ln49_1_reg_11235_pp0_iter1_reg == 1'd1) & (select_ln57_3_reg_11202_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op828_call_state12 = ((select_ln49_1_reg_11235_pp0_iter1_reg == 1'd1) & (select_ln57_3_reg_11202_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op828_call_state12_state11 = ((select_ln49_1_reg_11235_pp0_iter1_reg == 1'd1) & (select_ln57_3_reg_11202_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op830_call_state12 = ((select_ln49_1_reg_11235_pp0_iter1_reg == 1'd1) & (select_ln57_3_reg_11202_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op830_call_state12_state11 = ((select_ln49_1_reg_11235_pp0_iter1_reg == 1'd1) & (select_ln57_3_reg_11202_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op832_call_state12 = ((select_ln49_1_reg_11235_pp0_iter1_reg == 1'd1) & (select_ln57_3_reg_11202_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op832_call_state12_state11 = ((select_ln49_1_reg_11235_pp0_iter1_reg == 1'd1) & (select_ln57_3_reg_11202_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op852_call_state13 = ((select_ln49_1_reg_11235_pp0_iter1_reg == 1'd1) & (icmp_ln81_reg_11317_pp0_iter1_reg == 1'd0) & (select_ln57_3_reg_11202_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op852_call_state13_state12 = ((select_ln49_1_reg_11235_pp0_iter1_reg == 1'd1) & (icmp_ln81_reg_11317_pp0_iter1_reg == 1'd0) & (select_ln57_3_reg_11202_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op854_call_state13 = ((select_ln49_1_reg_11235_pp0_iter1_reg == 1'd1) & (icmp_ln81_reg_11317_pp0_iter1_reg == 1'd0) & (select_ln57_3_reg_11202_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op854_call_state13_state12 = ((select_ln49_1_reg_11235_pp0_iter1_reg == 1'd1) & (icmp_ln81_reg_11317_pp0_iter1_reg == 1'd0) & (select_ln57_3_reg_11202_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op856_call_state13 = ((select_ln49_1_reg_11235_pp0_iter1_reg == 1'd1) & (icmp_ln81_reg_11317_pp0_iter1_reg == 1'd0) & (select_ln57_3_reg_11202_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op856_call_state13_state12 = ((select_ln49_1_reg_11235_pp0_iter1_reg == 1'd1) & (icmp_ln81_reg_11317_pp0_iter1_reg == 1'd0) & (select_ln57_3_reg_11202_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op858_call_state13 = ((select_ln49_1_reg_11235_pp0_iter1_reg == 1'd1) & (icmp_ln81_reg_11317_pp0_iter1_reg == 1'd0) & (select_ln57_3_reg_11202_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op858_call_state13_state12 = ((select_ln49_1_reg_11235_pp0_iter1_reg == 1'd1) & (icmp_ln81_reg_11317_pp0_iter1_reg == 1'd0) & (select_ln57_3_reg_11202_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op862_call_state13 = ((select_ln49_1_reg_11235_pp0_iter1_reg == 1'd1) & (icmp_ln81_reg_11317_pp0_iter1_reg == 1'd0) & (select_ln57_3_reg_11202_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op862_call_state13_state12 = ((select_ln49_1_reg_11235_pp0_iter1_reg == 1'd1) & (icmp_ln81_reg_11317_pp0_iter1_reg == 1'd0) & (select_ln57_3_reg_11202_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op864_call_state13 = ((select_ln49_1_reg_11235_pp0_iter1_reg == 1'd1) & (icmp_ln81_reg_11317_pp0_iter1_reg == 1'd0) & (select_ln57_3_reg_11202_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op864_call_state13_state12 = ((select_ln49_1_reg_11235_pp0_iter1_reg == 1'd1) & (icmp_ln81_reg_11317_pp0_iter1_reg == 1'd0) & (select_ln57_3_reg_11202_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op898_call_state14 = ((select_ln49_1_reg_11235_pp0_iter1_reg == 1'd1) & (icmp_ln81_reg_11317_pp0_iter1_reg == 1'd0) & (select_ln57_3_reg_11202_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op898_call_state14_state13 = ((select_ln49_1_reg_11235_pp0_iter1_reg == 1'd1) & (icmp_ln81_reg_11317_pp0_iter1_reg == 1'd0) & (select_ln57_3_reg_11202_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op901_call_state14 = ((select_ln49_1_reg_11235_pp0_iter1_reg == 1'd1) & (icmp_ln81_reg_11317_pp0_iter1_reg == 1'd0) & (select_ln57_3_reg_11202_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op901_call_state14_state13 = ((select_ln49_1_reg_11235_pp0_iter1_reg == 1'd1) & (icmp_ln81_reg_11317_pp0_iter1_reg == 1'd0) & (select_ln57_3_reg_11202_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign col_idx_fu_2521_p2 = (select_ln57_1_fu_2401_p3 + 9'd1);

assign conv_count_fu_2309_p3 = ((and_ln57_fu_2297_p2[0:0] === 1'b1) ? add_ln58_fu_2303_p2 : 9'd0);

assign curr_input_data_sub_s_fu_2767_p1 = inStream_V_data_0_data_out[15:0];

assign empty_32_fu_2637_p2 = ((select_ln49_4_fu_2629_p3 == 9'd417) ? 1'b1 : 1'b0);

assign empty_33_fu_2643_p2 = ((select_ln49_4_fu_2629_p3 == 9'd0) ? 1'b1 : 1'b0);

assign empty_34_fu_2649_p2 = (empty_33_fu_2643_p2 | empty_32_fu_2637_p2);

assign grp_out_stream_merge_fu_1236_ap_start = grp_out_stream_merge_fu_1236_ap_start_reg;

assign grp_out_stream_merge_fu_1236_last_V = (select_ln49_2_reg_11251_pp0_iter4_reg & icmp_ln144_1_fu_10591_p2);

assign grp_out_stream_merge_fu_1236_outStream_TREADY = ((outStream_V_dest_V_1_ack_in & ap_CS_fsm_pp0_stage5) | (outStream_V_dest_V_1_ack_in & ap_CS_fsm_pp0_stage4) | (outStream_V_dest_V_1_ack_in & ap_CS_fsm_pp0_stage3) | (outStream_V_dest_V_1_ack_in & ap_CS_fsm_pp0_stage2) | (outStream_V_id_V_1_ack_in & ap_CS_fsm_pp0_stage5) | (outStream_V_id_V_1_ack_in & ap_CS_fsm_pp0_stage4) | (outStream_V_id_V_1_ack_in & ap_CS_fsm_pp0_stage3) | (outStream_V_id_V_1_ack_in & ap_CS_fsm_pp0_stage2) | (outStream_V_last_V_1_ack_in & ap_CS_fsm_pp0_stage5) | (outStream_V_last_V_1_ack_in & ap_CS_fsm_pp0_stage4) | (outStream_V_last_V_1_ack_in & ap_CS_fsm_pp0_stage3) | (outStream_V_last_V_1_ack_in & ap_CS_fsm_pp0_stage2) | (outStream_V_user_V_1_ack_in & ap_CS_fsm_pp0_stage5) | (outStream_V_user_V_1_ack_in & ap_CS_fsm_pp0_stage4) | (outStream_V_user_V_1_ack_in & ap_CS_fsm_pp0_stage3) | (outStream_V_user_V_1_ack_in & ap_CS_fsm_pp0_stage2) | (outStream_V_strb_V_1_ack_in & ap_CS_fsm_pp0_stage5) | (outStream_V_strb_V_1_ack_in & ap_CS_fsm_pp0_stage4) | (outStream_V_strb_V_1_ack_in & ap_CS_fsm_pp0_stage3) | (outStream_V_strb_V_1_ack_in & ap_CS_fsm_pp0_stage2) | (outStream_V_keep_V_1_ack_in & ap_CS_fsm_pp0_stage5) | (outStream_V_keep_V_1_ack_in & ap_CS_fsm_pp0_stage4) | (outStream_V_keep_V_1_ack_in & ap_CS_fsm_pp0_stage3) | (outStream_V_keep_V_1_ack_in & ap_CS_fsm_pp0_stage2) | (outStream_V_data_1_ack_in & ap_CS_fsm_pp0_stage5) | (outStream_V_data_1_ack_in & ap_CS_fsm_pp0_stage4) | (outStream_V_data_1_ack_in & ap_CS_fsm_pp0_stage3) | (outStream_V_data_1_ack_in & ap_CS_fsm_pp0_stage2));

assign grp_window_macc_fu_1140_ap_start = grp_window_macc_fu_1140_ap_start_reg;

assign grp_window_macc_fu_1156_ap_start = grp_window_macc_fu_1156_ap_start_reg;

assign grp_window_macc_fu_1172_ap_start = grp_window_macc_fu_1172_ap_start_reg;

assign grp_window_macc_fu_1188_ap_start = grp_window_macc_fu_1188_ap_start_reg;

assign grp_window_macc_fu_1204_ap_start = grp_window_macc_fu_1204_ap_start_reg;

assign grp_window_macc_fu_1220_ap_start = grp_window_macc_fu_1220_ap_start_reg;

assign icmp_ln138_1_fu_2317_p2 = ((ap_phi_mux_col_idx_assign_phi_fu_1092_p4 > 9'd2) ? 1'b1 : 1'b0);

assign icmp_ln138_2_fu_2335_p2 = ((ap_phi_mux_col_idx_assign_phi_fu_1092_p4 == 9'd2) ? 1'b1 : 1'b0);

assign icmp_ln138_3_fu_2447_p2 = ((row_idx_fu_2389_p2 > 3'd2) ? 1'b1 : 1'b0);

assign icmp_ln138_4_fu_2585_p2 = ((col_idx_fu_2521_p2 > 9'd2) ? 1'b1 : 1'b0);

assign icmp_ln138_5_fu_2611_p2 = ((col_idx_fu_2521_p2 == 9'd2) ? 1'b1 : 1'b0);

assign icmp_ln138_fu_2275_p2 = ((ap_phi_mux_row_idx_0_phi_fu_1070_p4 > 3'd2) ? 1'b1 : 1'b0);

assign icmp_ln144_1_fu_10591_p2 = ((select_ln49_reg_11223_pp0_iter4_reg == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln144_2_fu_2591_p2 = ((col_idx_fu_2521_p2 == 9'd0) ? 1'b1 : 1'b0);

assign icmp_ln144_fu_2323_p2 = ((ap_phi_mux_col_idx_assign_phi_fu_1092_p4 == 9'd0) ? 1'b1 : 1'b0);

assign icmp_ln46_fu_2377_p2 = ((ap_phi_mux_indvar_flatten153_phi_fu_1059_p4 == 13'd5852) ? 1'b1 : 1'b0);

assign icmp_ln49_fu_2395_p2 = ((ap_phi_mux_indvar_flatten_phi_fu_1081_p4 == 11'd836) ? 1'b1 : 1'b0);

assign icmp_ln51_fu_2501_p2 = ((ap_phi_mux_input_ch_idx_0_phi_fu_1103_p4 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln57_1_fu_2291_p2 = ((tmp_48_fu_2281_p4 != 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln57_2_fu_2419_p2 = ((tmp_49_fu_2409_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln57_3_fu_2551_p2 = ((tmp_50_fu_2541_p4 != 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln57_fu_2263_p2 = ((tmp_47_fu_2253_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln62_1_fu_2433_p2 = ((row_idx_fu_2389_p2 == 3'd6) ? 1'b1 : 1'b0);

assign icmp_ln62_fu_2269_p2 = ((ap_phi_mux_row_idx_0_phi_fu_1070_p4 == 3'd6) ? 1'b1 : 1'b0);

assign icmp_ln64_1_fu_2467_p2 = ((ap_phi_mux_row_idx_0_phi_fu_1070_p4 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln64_fu_2461_p2 = ((row_idx_fu_2389_p2 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln718_10_fu_9584_p2 = ((trunc_ln718_10_reg_13384 != 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln718_11_fu_9743_p2 = ((trunc_ln718_11_reg_13409 != 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln718_12_fu_9962_p2 = ((trunc_ln718_12_reg_13463 != 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln718_13_fu_10121_p2 = ((trunc_ln718_13_reg_13488 != 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln718_14_fu_10280_p2 = ((trunc_ln718_14_reg_13513 != 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln718_15_fu_10459_p2 = ((trunc_ln718_15_reg_13553 != 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln718_1_fu_6348_p2 = ((trunc_ln718_1_reg_12821 != 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln718_2_fu_6507_p2 = ((trunc_ln718_2_reg_12846 != 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln718_3_fu_7802_p2 = ((trunc_ln718_3_reg_12960 != 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln718_4_fu_7961_p2 = ((trunc_ln718_4_reg_12985 != 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln718_5_fu_8120_p2 = ((trunc_ln718_5_reg_13010 != 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln718_6_fu_8818_p2 = ((trunc_ln718_6_reg_13190 != 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln718_7_fu_8977_p2 = ((trunc_ln718_7_reg_13215 != 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln718_8_fu_9136_p2 = ((trunc_ln718_8_reg_13246 != 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln718_9_fu_9425_p2 = ((trunc_ln718_9_reg_13359 != 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln718_fu_6189_p2 = ((trunc_ln718_reg_12796 != 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln785_10_fu_7118_p2 = ((p_Result_21_s_fu_7108_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln785_11_fu_7252_p2 = ((p_Result_21_10_fu_7242_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln785_12_fu_7386_p2 = ((p_Result_21_11_fu_7376_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln785_13_fu_7520_p2 = ((p_Result_21_12_fu_7510_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln785_14_fu_8604_p2 = ((p_Result_21_13_fu_8594_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln785_15_fu_8738_p2 = ((p_Result_21_14_fu_8728_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln785_1_fu_4348_p2 = ((p_Result_21_1_fu_4338_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln785_2_fu_4496_p2 = ((p_Result_21_2_fu_4486_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln785_3_fu_4644_p2 = ((p_Result_21_3_fu_4634_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln785_4_fu_4792_p2 = ((p_Result_21_4_fu_4782_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln785_5_fu_4940_p2 = ((p_Result_21_5_fu_4930_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln785_6_fu_5373_p2 = ((p_Result_21_6_fu_5363_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln785_7_fu_5507_p2 = ((p_Result_21_7_fu_5497_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln785_8_fu_6850_p2 = ((p_Result_21_8_fu_6840_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln785_9_fu_6984_p2 = ((p_Result_21_9_fu_6974_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln785_fu_4200_p2 = ((p_Result_s_fu_4190_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln786_10_fu_7148_p2 = ((p_Result_21_s_fu_7108_p4 != 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln786_11_fu_7282_p2 = ((p_Result_21_10_fu_7242_p4 != 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln786_12_fu_7416_p2 = ((p_Result_21_11_fu_7376_p4 != 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln786_13_fu_7550_p2 = ((p_Result_21_12_fu_7510_p4 != 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln786_14_fu_8634_p2 = ((p_Result_21_13_fu_8594_p4 != 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln786_15_fu_8768_p2 = ((p_Result_21_14_fu_8728_p4 != 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln786_1_fu_4378_p2 = ((p_Result_21_1_fu_4338_p4 != 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln786_2_fu_4526_p2 = ((p_Result_21_2_fu_4486_p4 != 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln786_3_fu_4674_p2 = ((p_Result_21_3_fu_4634_p4 != 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln786_4_fu_4822_p2 = ((p_Result_21_4_fu_4782_p4 != 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln786_5_fu_4970_p2 = ((p_Result_21_5_fu_4930_p4 != 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln786_6_fu_5403_p2 = ((p_Result_21_6_fu_5363_p4 != 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln786_7_fu_5537_p2 = ((p_Result_21_7_fu_5497_p4 != 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln786_8_fu_6880_p2 = ((p_Result_21_8_fu_6840_p4 != 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln786_9_fu_7014_p2 = ((p_Result_21_9_fu_6974_p4 != 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln786_fu_4230_p2 = ((p_Result_s_fu_4190_p4 != 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln81_fu_2815_p2 = ((select_ln49_reg_11223 == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln98_fu_3372_p2 = ((select_ln49_reg_11223_pp0_iter2_reg == 2'd0) ? 1'b1 : 1'b0);

assign inStream_TREADY = inStream_V_dest_V_0_state[1'd1];

assign inStream_V_data_0_ack_in = inStream_V_data_0_state[1'd1];

assign inStream_V_data_0_load_A = (inStream_V_data_0_state_cmp_full & ~inStream_V_data_0_sel_wr);

assign inStream_V_data_0_load_B = (inStream_V_data_0_state_cmp_full & inStream_V_data_0_sel_wr);

assign inStream_V_data_0_sel = inStream_V_data_0_sel_rd;

assign inStream_V_data_0_state_cmp_full = ((inStream_V_data_0_state != 2'd1) ? 1'b1 : 1'b0);

assign inStream_V_data_0_vld_in = inStream_TVALID;

assign inStream_V_data_0_vld_out = inStream_V_data_0_state[1'd0];

assign inStream_V_dest_V_0_ack_in = inStream_V_dest_V_0_state[1'd1];

assign inStream_V_dest_V_0_load_A = (inStream_V_dest_V_0_state_cmp_full & ~inStream_V_dest_V_0_sel_wr);

assign inStream_V_dest_V_0_load_B = (inStream_V_dest_V_0_state_cmp_full & inStream_V_dest_V_0_sel_wr);

assign inStream_V_dest_V_0_sel = inStream_V_dest_V_0_sel_rd;

assign inStream_V_dest_V_0_state_cmp_full = ((inStream_V_dest_V_0_state != 2'd1) ? 1'b1 : 1'b0);

assign inStream_V_dest_V_0_vld_in = inStream_TVALID;

assign inStream_V_dest_V_0_vld_out = inStream_V_dest_V_0_state[1'd0];

assign inStream_V_id_V_0_ack_in = inStream_V_id_V_0_state[1'd1];

assign inStream_V_id_V_0_load_A = (inStream_V_id_V_0_state_cmp_full & ~inStream_V_id_V_0_sel_wr);

assign inStream_V_id_V_0_load_B = (inStream_V_id_V_0_state_cmp_full & inStream_V_id_V_0_sel_wr);

assign inStream_V_id_V_0_sel = inStream_V_id_V_0_sel_rd;

assign inStream_V_id_V_0_state_cmp_full = ((inStream_V_id_V_0_state != 2'd1) ? 1'b1 : 1'b0);

assign inStream_V_id_V_0_vld_in = inStream_TVALID;

assign inStream_V_id_V_0_vld_out = inStream_V_id_V_0_state[1'd0];

assign inStream_V_keep_V_0_ack_in = inStream_V_keep_V_0_state[1'd1];

assign inStream_V_keep_V_0_load_A = (inStream_V_keep_V_0_state_cmp_full & ~inStream_V_keep_V_0_sel_wr);

assign inStream_V_keep_V_0_load_B = (inStream_V_keep_V_0_state_cmp_full & inStream_V_keep_V_0_sel_wr);

assign inStream_V_keep_V_0_sel = inStream_V_keep_V_0_sel_rd;

assign inStream_V_keep_V_0_state_cmp_full = ((inStream_V_keep_V_0_state != 2'd1) ? 1'b1 : 1'b0);

assign inStream_V_keep_V_0_vld_in = inStream_TVALID;

assign inStream_V_keep_V_0_vld_out = inStream_V_keep_V_0_state[1'd0];

assign inStream_V_strb_V_0_ack_in = inStream_V_strb_V_0_state[1'd1];

assign inStream_V_strb_V_0_load_A = (inStream_V_strb_V_0_state_cmp_full & ~inStream_V_strb_V_0_sel_wr);

assign inStream_V_strb_V_0_load_B = (inStream_V_strb_V_0_state_cmp_full & inStream_V_strb_V_0_sel_wr);

assign inStream_V_strb_V_0_sel = inStream_V_strb_V_0_sel_rd;

assign inStream_V_strb_V_0_state_cmp_full = ((inStream_V_strb_V_0_state != 2'd1) ? 1'b1 : 1'b0);

assign inStream_V_strb_V_0_vld_in = inStream_TVALID;

assign inStream_V_strb_V_0_vld_out = inStream_V_strb_V_0_state[1'd0];

assign inStream_V_user_V_0_ack_in = inStream_V_user_V_0_state[1'd1];

assign inStream_V_user_V_0_load_A = (inStream_V_user_V_0_state_cmp_full & ~inStream_V_user_V_0_sel_wr);

assign inStream_V_user_V_0_load_B = (inStream_V_user_V_0_state_cmp_full & inStream_V_user_V_0_sel_wr);

assign inStream_V_user_V_0_sel = inStream_V_user_V_0_sel_rd;

assign inStream_V_user_V_0_state_cmp_full = ((inStream_V_user_V_0_state != 2'd1) ? 1'b1 : 1'b0);

assign inStream_V_user_V_0_vld_in = inStream_TVALID;

assign inStream_V_user_V_0_vld_out = inStream_V_user_V_0_state[1'd0];

assign input_ch_idx_fu_3063_p2 = (select_ln49_reg_11223 + 2'd1);

assign kernel_window_1_val_27_fu_2925_p3 = ((icmp_ln81_reg_11317[0:0] === 1'b1) ? kernel_window_1_val_8_fu_596 : kernel_window_1_val_19_reg_11440);

assign kernel_window_1_val_28_fu_2933_p3 = ((icmp_ln81_reg_11317[0:0] === 1'b1) ? kernel_window_1_val_7_fu_592 : kernel_window_1_val_18_reg_11435);

assign kernel_window_1_val_29_fu_2941_p3 = ((icmp_ln81_reg_11317[0:0] === 1'b1) ? kernel_window_1_val_6_fu_588 : line_buff_group_1_va_q1);

assign kernel_window_1_val_30_fu_2950_p3 = ((icmp_ln81_reg_11317[0:0] === 1'b1) ? kernel_window_1_val_5_fu_584 : kernel_window_1_val_21_reg_11445);

assign kernel_window_1_val_31_fu_2958_p3 = ((icmp_ln81_reg_11317[0:0] === 1'b1) ? kernel_window_1_val_4_fu_580 : kernel_window_1_val_22_reg_11450);

assign kernel_window_1_val_32_fu_2966_p3 = ((icmp_ln81_reg_11317[0:0] === 1'b1) ? kernel_window_1_val_3_fu_576 : line_buff_group_1_va_1_q1);

assign kernel_window_1_val_33_fu_2975_p3 = ((icmp_ln81_reg_11317[0:0] === 1'b1) ? kernel_window_1_val_2_fu_572 : kernel_window_1_val_24_reg_11460);

assign kernel_window_1_val_34_fu_2983_p3 = ((icmp_ln81_reg_11317[0:0] === 1'b1) ? kernel_window_1_val_1_fu_568 : kernel_window_1_val_25_reg_11465);

assign kernel_window_1_val_35_fu_2991_p3 = ((icmp_ln81_reg_11317[0:0] === 1'b1) ? kernel_window_1_val_s_fu_564 : line_buff_group_1_va_2_q1);

assign mul_ln1118_10_fu_10692_p0 = 22'd26;

assign mul_ln1118_11_fu_10701_p0 = 22'd26;

assign mul_ln1118_12_fu_10710_p0 = 22'd26;

assign mul_ln1118_13_fu_10719_p0 = 22'd26;

assign mul_ln1118_14_fu_10728_p0 = 22'd26;

assign mul_ln1118_15_fu_10737_p0 = 22'd26;

assign mul_ln1118_1_fu_10611_p0 = 22'd26;

assign mul_ln1118_2_fu_10620_p0 = 22'd26;

assign mul_ln1118_3_fu_10629_p0 = 22'd26;

assign mul_ln1118_4_fu_10638_p0 = 22'd26;

assign mul_ln1118_5_fu_10647_p0 = 22'd26;

assign mul_ln1118_6_fu_10656_p0 = 22'd26;

assign mul_ln1118_7_fu_10665_p0 = 22'd26;

assign mul_ln1118_8_fu_10674_p0 = 22'd26;

assign mul_ln1118_9_fu_10683_p0 = 22'd26;

assign mul_ln1118_fu_10602_p0 = 22'd26;

assign mul_ln203_fu_2809_p0 = mul_ln203_fu_2809_p00;

assign mul_ln203_fu_2809_p00 = select_ln49_reg_11223;

assign mul_ln203_fu_2809_p2 = (mul_ln203_fu_2809_p0 * $signed('h1A2));

assign or_ln104_1_fu_3258_p3 = {{4'd9}, {or_ln104_fu_3253_p2}};

assign or_ln104_2_fu_3315_p3 = {{4'd10}, {or_ln104_4_fu_3310_p2}};

assign or_ln104_3_fu_3159_p2 = (5'd12 | add_ln_reg_12453);

assign or_ln104_4_fu_3310_p2 = (5'd4 | add_ln_reg_12453);

assign or_ln104_fu_3253_p2 = (5'd9 | add_ln_reg_12453);

assign or_ln106_1_fu_3341_p2 = (5'd4 | add_ln1_reg_11955);

assign or_ln106_2_fu_3346_p3 = {{4'd10}, {or_ln106_1_fu_3341_p2}};

assign or_ln106_fu_3005_p2 = (shl_ln104_fu_3000_p2 | 2'd1);

assign or_ln138_1_fu_2359_p2 = (or_ln138_fu_2353_p2 | and_ln138_1_fu_2347_p2);

assign or_ln138_2_fu_2623_p2 = (and_ln144_2_fu_2597_p2 | and_ln138_2_fu_2617_p2);

assign or_ln138_3_fu_2696_p2 = (or_ln138_2_reg_11256 | and_ln138_3_fu_2692_p2);

assign or_ln138_fu_2353_p2 = (and_ln144_fu_2329_p2 | and_ln138_fu_2341_p2);

assign or_ln340_10_fu_4692_p2 = (and_ln786_23_fu_4686_p2 | and_ln785_3_fu_4662_p2);

assign or_ln340_11_fu_4704_p2 = (xor_ln340_3_fu_4698_p2 | and_ln785_3_fu_4662_p2);

assign or_ln340_12_fu_4010_p2 = (xor_ln340_24_fu_4004_p2 | tmp_100_fu_3978_p3);

assign or_ln340_13_fu_4840_p2 = (and_ln786_25_fu_4834_p2 | and_ln785_4_fu_4810_p2);

assign or_ln340_14_fu_4852_p2 = (xor_ln340_4_fu_4846_p2 | and_ln785_4_fu_4810_p2);

assign or_ln340_15_fu_4111_p2 = (xor_ln340_26_fu_4105_p2 | tmp_112_fu_4079_p3);

assign or_ln340_16_fu_4988_p2 = (and_ln786_27_fu_4982_p2 | and_ln785_5_fu_4958_p2);

assign or_ln340_17_fu_5000_p2 = (xor_ln340_5_fu_4994_p2 | and_ln785_5_fu_4958_p2);

assign or_ln340_18_fu_5100_p2 = (xor_ln340_28_fu_5094_p2 | tmp_124_fu_5068_p3);

assign or_ln340_19_fu_6699_p2 = (and_ln786_29_reg_12875 | and_ln785_6_reg_12869);

assign or_ln340_1_fu_4248_p2 = (and_ln786_16_fu_4242_p2 | and_ln785_fu_4218_p2);

assign or_ln340_20_fu_6708_p2 = (xor_ln340_6_fu_6703_p2 | and_ln785_6_reg_12869);

assign or_ln340_21_fu_5201_p2 = (xor_ln340_30_fu_5195_p2 | tmp_136_fu_5169_p3);

assign or_ln340_22_fu_6734_p2 = (and_ln786_31_reg_12894 | and_ln785_7_reg_12888);

assign or_ln340_23_fu_6743_p2 = (xor_ln340_7_fu_6738_p2 | and_ln785_7_reg_12888);

assign or_ln340_24_fu_5628_p2 = (xor_ln340_32_fu_5622_p2 | tmp_148_fu_5596_p3);

assign or_ln340_25_fu_8292_p2 = (and_ln786_33_reg_13053 | and_ln785_8_reg_13047);

assign or_ln340_26_fu_8301_p2 = (xor_ln340_8_fu_8296_p2 | and_ln785_8_reg_13047);

assign or_ln340_27_fu_5727_p2 = (xor_ln340_34_fu_5721_p2 | tmp_160_fu_5695_p3);

assign or_ln340_28_fu_8348_p2 = (and_ln786_35_reg_13072 | and_ln785_9_reg_13066);

assign or_ln340_29_fu_8357_p2 = (xor_ln340_9_fu_8352_p2 | and_ln785_9_reg_13066);

assign or_ln340_2_fu_4260_p2 = (xor_ln340_1_fu_4254_p2 | and_ln785_fu_4218_p2);

assign or_ln340_30_fu_5828_p2 = (xor_ln340_36_fu_5822_p2 | tmp_172_fu_5796_p3);

assign or_ln340_31_fu_8383_p2 = (and_ln786_37_reg_13091 | and_ln785_10_reg_13085);

assign or_ln340_32_fu_8392_p2 = (xor_ln340_10_fu_8387_p2 | and_ln785_10_reg_13085);

assign or_ln340_33_fu_5929_p2 = (xor_ln340_38_fu_5923_p2 | tmp_184_fu_5897_p3);

assign or_ln340_34_fu_8418_p2 = (and_ln786_39_reg_13110 | and_ln785_11_reg_13104);

assign or_ln340_35_fu_8427_p2 = (xor_ln340_11_fu_8422_p2 | and_ln785_11_reg_13104);

assign or_ln340_36_fu_6030_p2 = (xor_ln340_40_fu_6024_p2 | tmp_196_fu_5998_p3);

assign or_ln340_37_fu_8453_p2 = (and_ln786_41_reg_13129 | and_ln785_12_reg_13123);

assign or_ln340_38_fu_8462_p2 = (xor_ln340_12_fu_8457_p2 | and_ln785_12_reg_13123);

assign or_ln340_39_fu_6131_p2 = (xor_ln340_42_fu_6125_p2 | tmp_208_fu_6099_p3);

assign or_ln340_3_fu_3707_p2 = (xor_ln340_17_fu_3701_p2 | tmp_64_fu_3675_p3);

assign or_ln340_40_fu_8488_p2 = (and_ln786_43_reg_13148 | and_ln785_13_reg_13142);

assign or_ln340_41_fu_8497_p2 = (xor_ln340_13_fu_8492_p2 | and_ln785_13_reg_13142);

assign or_ln340_42_fu_7643_p2 = (xor_ln340_44_fu_7637_p2 | tmp_220_fu_7611_p3);

assign or_ln340_43_fu_9328_p2 = (and_ln786_45_reg_13310 | and_ln785_14_reg_13304);

assign or_ln340_44_fu_9337_p2 = (xor_ln340_14_fu_9332_p2 | and_ln785_14_reg_13304);

assign or_ln340_45_fu_7744_p2 = (xor_ln340_46_fu_7738_p2 | tmp_232_fu_7712_p3);

assign or_ln340_46_fu_9363_p2 = (and_ln786_47_reg_13329 | and_ln785_15_reg_13323);

assign or_ln340_47_fu_9372_p2 = (xor_ln340_15_fu_9367_p2 | and_ln785_15_reg_13323);

assign or_ln340_4_fu_4396_p2 = (and_ln786_19_fu_4390_p2 | and_ln785_1_fu_4366_p2);

assign or_ln340_5_fu_4408_p2 = (xor_ln340_18_fu_4402_p2 | and_ln785_1_fu_4366_p2);

assign or_ln340_6_fu_3808_p2 = (xor_ln340_20_fu_3802_p2 | tmp_76_fu_3776_p3);

assign or_ln340_7_fu_4544_p2 = (and_ln786_21_fu_4538_p2 | and_ln785_2_fu_4514_p2);

assign or_ln340_8_fu_4556_p2 = (xor_ln340_2_fu_4550_p2 | and_ln785_2_fu_4514_p2);

assign or_ln340_9_fu_3909_p2 = (xor_ln340_22_fu_3903_p2 | tmp_88_fu_3877_p3);

assign or_ln340_fu_3606_p2 = (xor_ln340_fu_3600_p2 | tmp_52_fu_3574_p3);

assign or_ln412_10_fu_9589_p2 = (tmp_176_fu_9577_p3 | icmp_ln718_10_fu_9584_p2);

assign or_ln412_11_fu_9748_p2 = (tmp_188_fu_9736_p3 | icmp_ln718_11_fu_9743_p2);

assign or_ln412_12_fu_9967_p2 = (tmp_200_fu_9955_p3 | icmp_ln718_12_fu_9962_p2);

assign or_ln412_13_fu_10126_p2 = (tmp_212_fu_10114_p3 | icmp_ln718_13_fu_10121_p2);

assign or_ln412_14_fu_10285_p2 = (tmp_224_fu_10273_p3 | icmp_ln718_14_fu_10280_p2);

assign or_ln412_15_fu_10464_p2 = (tmp_236_fu_10452_p3 | icmp_ln718_15_fu_10459_p2);

assign or_ln412_1_fu_6353_p2 = (tmp_68_fu_6341_p3 | icmp_ln718_1_fu_6348_p2);

assign or_ln412_2_fu_6512_p2 = (tmp_80_fu_6500_p3 | icmp_ln718_2_fu_6507_p2);

assign or_ln412_3_fu_7807_p2 = (tmp_92_fu_7795_p3 | icmp_ln718_3_fu_7802_p2);

assign or_ln412_4_fu_7966_p2 = (tmp_104_fu_7954_p3 | icmp_ln718_4_fu_7961_p2);

assign or_ln412_5_fu_8125_p2 = (tmp_116_fu_8113_p3 | icmp_ln718_5_fu_8120_p2);

assign or_ln412_6_fu_8823_p2 = (tmp_128_fu_8811_p3 | icmp_ln718_6_fu_8818_p2);

assign or_ln412_7_fu_8982_p2 = (tmp_140_fu_8970_p3 | icmp_ln718_7_fu_8977_p2);

assign or_ln412_8_fu_9141_p2 = (tmp_152_fu_9129_p3 | icmp_ln718_8_fu_9136_p2);

assign or_ln412_9_fu_9430_p2 = (tmp_164_fu_9418_p3 | icmp_ln718_9_fu_9425_p2);

assign or_ln412_fu_6194_p2 = (tmp_56_fu_6182_p3 | icmp_ln718_fu_6189_p2);

assign or_ln416_10_fu_9673_p2 = (xor_ln779_10_fu_9656_p2 | or_ln416_26_fu_9667_p2);

assign or_ln416_11_fu_9832_p2 = (xor_ln779_11_fu_9815_p2 | or_ln416_27_fu_9826_p2);

assign or_ln416_12_fu_10051_p2 = (xor_ln779_12_fu_10034_p2 | or_ln416_28_fu_10045_p2);

assign or_ln416_13_fu_10210_p2 = (xor_ln779_13_fu_10193_p2 | or_ln416_29_fu_10204_p2);

assign or_ln416_14_fu_10369_p2 = (xor_ln779_14_fu_10352_p2 | or_ln416_30_fu_10363_p2);

assign or_ln416_15_fu_10548_p2 = (xor_ln779_15_fu_10531_p2 | or_ln416_31_fu_10542_p2);

assign or_ln416_16_fu_6272_p2 = (xor_ln416_17_fu_6267_p2 | tmp_59_fu_6227_p3);

assign or_ln416_17_fu_6431_p2 = (xor_ln416_18_fu_6426_p2 | tmp_71_fu_6386_p3);

assign or_ln416_18_fu_6590_p2 = (xor_ln416_20_fu_6585_p2 | tmp_83_fu_6545_p3);

assign or_ln416_19_fu_7885_p2 = (xor_ln416_22_fu_7880_p2 | tmp_95_fu_7840_p3);

assign or_ln416_1_fu_6437_p2 = (xor_ln779_1_fu_6420_p2 | or_ln416_17_fu_6431_p2);

assign or_ln416_20_fu_8044_p2 = (xor_ln416_24_fu_8039_p2 | tmp_107_fu_7999_p3);

assign or_ln416_21_fu_8203_p2 = (xor_ln416_26_fu_8198_p2 | tmp_119_fu_8158_p3);

assign or_ln416_22_fu_8901_p2 = (xor_ln416_28_fu_8896_p2 | tmp_131_fu_8856_p3);

assign or_ln416_23_fu_9060_p2 = (xor_ln416_30_fu_9055_p2 | tmp_143_fu_9015_p3);

assign or_ln416_24_fu_9219_p2 = (xor_ln416_32_fu_9214_p2 | tmp_155_fu_9174_p3);

assign or_ln416_25_fu_9508_p2 = (xor_ln416_34_fu_9503_p2 | tmp_167_fu_9463_p3);

assign or_ln416_26_fu_9667_p2 = (xor_ln416_36_fu_9662_p2 | tmp_179_fu_9622_p3);

assign or_ln416_27_fu_9826_p2 = (xor_ln416_38_fu_9821_p2 | tmp_191_fu_9781_p3);

assign or_ln416_28_fu_10045_p2 = (xor_ln416_40_fu_10040_p2 | tmp_203_fu_10000_p3);

assign or_ln416_29_fu_10204_p2 = (xor_ln416_42_fu_10199_p2 | tmp_215_fu_10159_p3);

assign or_ln416_2_fu_6596_p2 = (xor_ln779_2_fu_6579_p2 | or_ln416_18_fu_6590_p2);

assign or_ln416_30_fu_10363_p2 = (xor_ln416_44_fu_10358_p2 | tmp_227_fu_10318_p3);

assign or_ln416_31_fu_10542_p2 = (xor_ln416_46_fu_10537_p2 | tmp_239_fu_10497_p3);

assign or_ln416_3_fu_7891_p2 = (xor_ln779_3_fu_7874_p2 | or_ln416_19_fu_7885_p2);

assign or_ln416_4_fu_8050_p2 = (xor_ln779_4_fu_8033_p2 | or_ln416_20_fu_8044_p2);

assign or_ln416_5_fu_8209_p2 = (xor_ln779_5_fu_8192_p2 | or_ln416_21_fu_8203_p2);

assign or_ln416_6_fu_8907_p2 = (xor_ln779_6_fu_8890_p2 | or_ln416_22_fu_8901_p2);

assign or_ln416_7_fu_9066_p2 = (xor_ln779_7_fu_9049_p2 | or_ln416_23_fu_9060_p2);

assign or_ln416_8_fu_9225_p2 = (xor_ln779_8_fu_9208_p2 | or_ln416_24_fu_9219_p2);

assign or_ln416_9_fu_9514_p2 = (xor_ln779_9_fu_9497_p2 | or_ln416_25_fu_9508_p2);

assign or_ln416_fu_6278_p2 = (xor_ln779_fu_6261_p2 | or_ln416_16_fu_6272_p2);

assign or_ln49_fu_2527_p2 = (icmp_ln49_fu_2395_p2 | and_ln57_2_fu_2507_p2);

assign or_ln785_10_fu_7124_p2 = (tmp_174_fu_7100_p3 | icmp_ln785_10_fu_7118_p2);

assign or_ln785_11_fu_7258_p2 = (tmp_186_fu_7234_p3 | icmp_ln785_11_fu_7252_p2);

assign or_ln785_12_fu_7392_p2 = (tmp_198_fu_7368_p3 | icmp_ln785_12_fu_7386_p2);

assign or_ln785_13_fu_7526_p2 = (tmp_210_fu_7502_p3 | icmp_ln785_13_fu_7520_p2);

assign or_ln785_14_fu_8610_p2 = (tmp_222_fu_8586_p3 | icmp_ln785_14_fu_8604_p2);

assign or_ln785_15_fu_8744_p2 = (tmp_234_fu_8720_p3 | icmp_ln785_15_fu_8738_p2);

assign or_ln785_1_fu_4354_p2 = (tmp_66_fu_4330_p3 | icmp_ln785_1_fu_4348_p2);

assign or_ln785_2_fu_4502_p2 = (tmp_78_fu_4478_p3 | icmp_ln785_2_fu_4496_p2);

assign or_ln785_3_fu_4650_p2 = (tmp_90_fu_4626_p3 | icmp_ln785_3_fu_4644_p2);

assign or_ln785_4_fu_4798_p2 = (tmp_102_fu_4774_p3 | icmp_ln785_4_fu_4792_p2);

assign or_ln785_5_fu_4946_p2 = (tmp_114_fu_4922_p3 | icmp_ln785_5_fu_4940_p2);

assign or_ln785_6_fu_5379_p2 = (tmp_126_fu_5355_p3 | icmp_ln785_6_fu_5373_p2);

assign or_ln785_7_fu_5513_p2 = (tmp_138_fu_5489_p3 | icmp_ln785_7_fu_5507_p2);

assign or_ln785_8_fu_6856_p2 = (tmp_150_fu_6832_p3 | icmp_ln785_8_fu_6850_p2);

assign or_ln785_9_fu_6990_p2 = (tmp_162_fu_6966_p3 | icmp_ln785_9_fu_6984_p2);

assign or_ln785_fu_4206_p2 = (tmp_54_fu_4182_p3 | icmp_ln785_fu_4200_p2);

assign or_ln786_10_fu_7154_p2 = (xor_ln786_26_fu_7142_p2 | icmp_ln786_10_fu_7148_p2);

assign or_ln786_11_fu_7288_p2 = (xor_ln786_27_fu_7276_p2 | icmp_ln786_11_fu_7282_p2);

assign or_ln786_12_fu_7422_p2 = (xor_ln786_28_fu_7410_p2 | icmp_ln786_12_fu_7416_p2);

assign or_ln786_13_fu_7556_p2 = (xor_ln786_29_fu_7544_p2 | icmp_ln786_13_fu_7550_p2);

assign or_ln786_14_fu_8640_p2 = (xor_ln786_30_fu_8628_p2 | icmp_ln786_14_fu_8634_p2);

assign or_ln786_15_fu_8774_p2 = (xor_ln786_31_fu_8762_p2 | icmp_ln786_15_fu_8768_p2);

assign or_ln786_16_fu_6300_p2 = (and_ln786_17_fu_6294_p2 | and_ln781_fu_6289_p2);

assign or_ln786_17_fu_6459_p2 = (and_ln786_1_fu_6453_p2 | and_ln781_1_fu_6448_p2);

assign or_ln786_18_fu_6618_p2 = (and_ln786_2_fu_6612_p2 | and_ln781_2_fu_6607_p2);

assign or_ln786_19_fu_7913_p2 = (and_ln786_3_fu_7907_p2 | and_ln781_3_fu_7902_p2);

assign or_ln786_1_fu_4384_p2 = (xor_ln786_3_fu_4372_p2 | icmp_ln786_1_fu_4378_p2);

assign or_ln786_20_fu_8072_p2 = (and_ln786_4_fu_8066_p2 | and_ln781_4_fu_8061_p2);

assign or_ln786_21_fu_8231_p2 = (and_ln786_5_fu_8225_p2 | and_ln781_5_fu_8220_p2);

assign or_ln786_22_fu_8929_p2 = (and_ln786_6_fu_8923_p2 | and_ln781_6_fu_8918_p2);

assign or_ln786_23_fu_9088_p2 = (and_ln786_7_fu_9082_p2 | and_ln781_7_fu_9077_p2);

assign or_ln786_24_fu_9247_p2 = (and_ln786_8_fu_9241_p2 | and_ln781_8_fu_9236_p2);

assign or_ln786_25_fu_9536_p2 = (and_ln786_9_fu_9530_p2 | and_ln781_9_fu_9525_p2);

assign or_ln786_26_fu_9695_p2 = (and_ln786_10_fu_9689_p2 | and_ln781_10_fu_9684_p2);

assign or_ln786_27_fu_9854_p2 = (and_ln786_11_fu_9848_p2 | and_ln781_11_fu_9843_p2);

assign or_ln786_28_fu_10073_p2 = (and_ln786_12_fu_10067_p2 | and_ln781_12_fu_10062_p2);

assign or_ln786_29_fu_10232_p2 = (and_ln786_13_fu_10226_p2 | and_ln781_13_fu_10221_p2);

assign or_ln786_2_fu_4532_p2 = (xor_ln786_17_fu_4520_p2 | icmp_ln786_2_fu_4526_p2);

assign or_ln786_30_fu_10391_p2 = (and_ln786_14_fu_10385_p2 | and_ln781_14_fu_10380_p2);

assign or_ln786_31_fu_10570_p2 = (and_ln786_15_fu_10564_p2 | and_ln781_15_fu_10559_p2);

assign or_ln786_3_fu_4680_p2 = (xor_ln786_19_fu_4668_p2 | icmp_ln786_3_fu_4674_p2);

assign or_ln786_4_fu_4828_p2 = (xor_ln786_20_fu_4816_p2 | icmp_ln786_4_fu_4822_p2);

assign or_ln786_5_fu_4976_p2 = (xor_ln786_21_fu_4964_p2 | icmp_ln786_5_fu_4970_p2);

assign or_ln786_6_fu_5409_p2 = (xor_ln786_22_fu_5397_p2 | icmp_ln786_6_fu_5403_p2);

assign or_ln786_7_fu_5543_p2 = (xor_ln786_23_fu_5531_p2 | icmp_ln786_7_fu_5537_p2);

assign or_ln786_8_fu_6886_p2 = (xor_ln786_24_fu_6874_p2 | icmp_ln786_8_fu_6880_p2);

assign or_ln786_9_fu_7020_p2 = (xor_ln786_25_fu_7008_p2 | icmp_ln786_9_fu_7014_p2);

assign or_ln786_fu_4236_p2 = (xor_ln786_1_fu_4224_p2 | icmp_ln786_fu_4230_p2);

assign or_ln_fu_3164_p3 = {{1'd1}, {or_ln104_3_fu_3159_p2}};

assign outStream_TDATA = outStream_V_data_1_data_out;

assign outStream_TDEST = outStream_V_dest_V_1_data_out;

assign outStream_TID = outStream_V_id_V_1_data_out;

assign outStream_TKEEP = outStream_V_keep_V_1_data_out;

assign outStream_TLAST = outStream_V_last_V_1_data_out;

assign outStream_TSTRB = outStream_V_strb_V_1_data_out;

assign outStream_TUSER = outStream_V_user_V_1_data_out;

assign outStream_TVALID = outStream_V_dest_V_1_state[1'd0];

assign outStream_V_data_1_ack_in = outStream_V_data_1_state[1'd1];

assign outStream_V_data_1_ack_out = outStream_TREADY;

assign outStream_V_data_1_load_A = (outStream_V_data_1_state_cmp_full & ~outStream_V_data_1_sel_wr);

assign outStream_V_data_1_load_B = (outStream_V_data_1_state_cmp_full & outStream_V_data_1_sel_wr);

assign outStream_V_data_1_sel = outStream_V_data_1_sel_rd;

assign outStream_V_data_1_state_cmp_full = ((outStream_V_data_1_state != 2'd1) ? 1'b1 : 1'b0);

assign outStream_V_data_1_vld_in = grp_out_stream_merge_fu_1236_outStream_TVALID;

assign outStream_V_data_1_vld_out = outStream_V_data_1_state[1'd0];

assign outStream_V_dest_V_1_ack_in = outStream_V_dest_V_1_state[1'd1];

assign outStream_V_dest_V_1_ack_out = outStream_TREADY;

assign outStream_V_dest_V_1_load_A = (outStream_V_dest_V_1_state_cmp_full & ~outStream_V_dest_V_1_sel_wr);

assign outStream_V_dest_V_1_load_B = (outStream_V_dest_V_1_state_cmp_full & outStream_V_dest_V_1_sel_wr);

assign outStream_V_dest_V_1_sel = outStream_V_dest_V_1_sel_rd;

assign outStream_V_dest_V_1_state_cmp_full = ((outStream_V_dest_V_1_state != 2'd1) ? 1'b1 : 1'b0);

assign outStream_V_dest_V_1_vld_in = grp_out_stream_merge_fu_1236_outStream_TVALID;

assign outStream_V_dest_V_1_vld_out = outStream_V_dest_V_1_state[1'd0];

assign outStream_V_id_V_1_ack_in = outStream_V_id_V_1_state[1'd1];

assign outStream_V_id_V_1_ack_out = outStream_TREADY;

assign outStream_V_id_V_1_load_A = (outStream_V_id_V_1_state_cmp_full & ~outStream_V_id_V_1_sel_wr);

assign outStream_V_id_V_1_load_B = (outStream_V_id_V_1_state_cmp_full & outStream_V_id_V_1_sel_wr);

assign outStream_V_id_V_1_sel = outStream_V_id_V_1_sel_rd;

assign outStream_V_id_V_1_state_cmp_full = ((outStream_V_id_V_1_state != 2'd1) ? 1'b1 : 1'b0);

assign outStream_V_id_V_1_vld_in = grp_out_stream_merge_fu_1236_outStream_TVALID;

assign outStream_V_id_V_1_vld_out = outStream_V_id_V_1_state[1'd0];

assign outStream_V_keep_V_1_ack_in = outStream_V_keep_V_1_state[1'd1];

assign outStream_V_keep_V_1_ack_out = outStream_TREADY;

assign outStream_V_keep_V_1_load_A = (outStream_V_keep_V_1_state_cmp_full & ~outStream_V_keep_V_1_sel_wr);

assign outStream_V_keep_V_1_load_B = (outStream_V_keep_V_1_state_cmp_full & outStream_V_keep_V_1_sel_wr);

assign outStream_V_keep_V_1_sel = outStream_V_keep_V_1_sel_rd;

assign outStream_V_keep_V_1_state_cmp_full = ((outStream_V_keep_V_1_state != 2'd1) ? 1'b1 : 1'b0);

assign outStream_V_keep_V_1_vld_in = grp_out_stream_merge_fu_1236_outStream_TVALID;

assign outStream_V_keep_V_1_vld_out = outStream_V_keep_V_1_state[1'd0];

assign outStream_V_last_V_1_ack_in = outStream_V_last_V_1_state[1'd1];

assign outStream_V_last_V_1_ack_out = outStream_TREADY;

assign outStream_V_last_V_1_load_A = (outStream_V_last_V_1_state_cmp_full & ~outStream_V_last_V_1_sel_wr);

assign outStream_V_last_V_1_load_B = (outStream_V_last_V_1_state_cmp_full & outStream_V_last_V_1_sel_wr);

assign outStream_V_last_V_1_sel = outStream_V_last_V_1_sel_rd;

assign outStream_V_last_V_1_state_cmp_full = ((outStream_V_last_V_1_state != 2'd1) ? 1'b1 : 1'b0);

assign outStream_V_last_V_1_vld_in = grp_out_stream_merge_fu_1236_outStream_TVALID;

assign outStream_V_last_V_1_vld_out = outStream_V_last_V_1_state[1'd0];

assign outStream_V_strb_V_1_ack_in = outStream_V_strb_V_1_state[1'd1];

assign outStream_V_strb_V_1_ack_out = outStream_TREADY;

assign outStream_V_strb_V_1_load_A = (outStream_V_strb_V_1_state_cmp_full & ~outStream_V_strb_V_1_sel_wr);

assign outStream_V_strb_V_1_load_B = (outStream_V_strb_V_1_state_cmp_full & outStream_V_strb_V_1_sel_wr);

assign outStream_V_strb_V_1_sel = outStream_V_strb_V_1_sel_rd;

assign outStream_V_strb_V_1_state_cmp_full = ((outStream_V_strb_V_1_state != 2'd1) ? 1'b1 : 1'b0);

assign outStream_V_strb_V_1_vld_in = grp_out_stream_merge_fu_1236_outStream_TVALID;

assign outStream_V_strb_V_1_vld_out = outStream_V_strb_V_1_state[1'd0];

assign outStream_V_user_V_1_ack_in = outStream_V_user_V_1_state[1'd1];

assign outStream_V_user_V_1_ack_out = outStream_TREADY;

assign outStream_V_user_V_1_load_A = (outStream_V_user_V_1_state_cmp_full & ~outStream_V_user_V_1_sel_wr);

assign outStream_V_user_V_1_load_B = (outStream_V_user_V_1_state_cmp_full & outStream_V_user_V_1_sel_wr);

assign outStream_V_user_V_1_sel = outStream_V_user_V_1_sel_rd;

assign outStream_V_user_V_1_state_cmp_full = ((outStream_V_user_V_1_state != 2'd1) ? 1'b1 : 1'b0);

assign outStream_V_user_V_1_vld_in = grp_out_stream_merge_fu_1236_outStream_TVALID;

assign outStream_V_user_V_1_vld_out = outStream_V_user_V_1_state[1'd0];

assign p_Result_21_10_fu_7242_p4 = {{add_ln1192_46_fu_7209_p2[17:16]}};

assign p_Result_21_11_fu_7376_p4 = {{add_ln1192_50_fu_7343_p2[17:16]}};

assign p_Result_21_12_fu_7510_p4 = {{add_ln1192_54_fu_7477_p2[17:16]}};

assign p_Result_21_13_fu_8594_p4 = {{add_ln1192_58_fu_8561_p2[17:16]}};

assign p_Result_21_14_fu_8728_p4 = {{add_ln1192_62_fu_8695_p2[17:16]}};

assign p_Result_21_1_fu_4338_p4 = {{add_ln1192_6_fu_4306_p2[17:16]}};

assign p_Result_21_2_fu_4486_p4 = {{add_ln1192_10_fu_4454_p2[17:16]}};

assign p_Result_21_3_fu_4634_p4 = {{add_ln1192_14_fu_4602_p2[17:16]}};

assign p_Result_21_4_fu_4782_p4 = {{add_ln1192_18_fu_4750_p2[17:16]}};

assign p_Result_21_5_fu_4930_p4 = {{add_ln1192_22_fu_4898_p2[17:16]}};

assign p_Result_21_6_fu_5363_p4 = {{add_ln1192_26_fu_5330_p2[17:16]}};

assign p_Result_21_7_fu_5497_p4 = {{add_ln1192_30_fu_5464_p2[17:16]}};

assign p_Result_21_8_fu_6840_p4 = {{add_ln1192_34_fu_6807_p2[17:16]}};

assign p_Result_21_9_fu_6974_p4 = {{add_ln1192_38_fu_6941_p2[17:16]}};

assign p_Result_21_s_fu_7108_p4 = {{add_ln1192_42_fu_7075_p2[17:16]}};

assign p_Result_s_fu_4190_p4 = {{add_ln1192_2_fu_4158_p2[17:16]}};

assign row_idx_fu_2389_p2 = (ap_phi_mux_row_idx_0_phi_fu_1070_p4 + 3'd1);

assign select_ln340_10_fu_8397_p3 = ((or_ln340_31_fu_8383_p2[0:0] === 1'b1) ? 16'd32767 : add_ln703_30_reg_13079);

assign select_ln340_11_fu_8432_p3 = ((or_ln340_34_fu_8418_p2[0:0] === 1'b1) ? 16'd32767 : add_ln703_33_reg_13098);

assign select_ln340_12_fu_8467_p3 = ((or_ln340_37_fu_8453_p2[0:0] === 1'b1) ? 16'd32767 : add_ln703_36_reg_13117);

assign select_ln340_13_fu_8502_p3 = ((or_ln340_40_fu_8488_p2[0:0] === 1'b1) ? 16'd32767 : add_ln703_39_reg_13136);

assign select_ln340_14_fu_9342_p3 = ((or_ln340_43_fu_9328_p2[0:0] === 1'b1) ? 16'd32767 : add_ln703_42_reg_13298);

assign select_ln340_15_fu_9377_p3 = ((or_ln340_46_fu_9363_p2[0:0] === 1'b1) ? 16'd32767 : add_ln703_45_reg_13317);

assign select_ln340_16_fu_3628_p3 = ((or_ln340_fu_3606_p2[0:0] === 1'b1) ? select_ln340_fu_3612_p3 : sub0_val_output_0_V_1_fu_3620_p3);

assign select_ln340_17_fu_6306_p3 = ((or_ln786_16_fu_6300_p2[0:0] === 1'b1) ? sext_ln415_fu_6223_p1 : 16'd32768);

assign select_ln340_18_fu_3713_p3 = ((xor_ln340_19_fu_3695_p2[0:0] === 1'b1) ? 16'd32767 : sub0_val_output_1_V_fu_3669_p2);

assign select_ln340_19_fu_4414_p3 = ((or_ln340_4_fu_4396_p2[0:0] === 1'b1) ? 16'd32767 : add_ln703_3_fu_4325_p2);

assign select_ln340_1_fu_4266_p3 = ((or_ln340_1_fu_4248_p2[0:0] === 1'b1) ? 16'd32767 : add_ln703_fu_4177_p2);

assign select_ln340_20_fu_4282_p3 = ((or_ln340_2_fu_4260_p2[0:0] === 1'b1) ? select_ln340_1_fu_4266_p3 : select_ln388_fu_4274_p3);

assign select_ln340_21_fu_6465_p3 = ((or_ln786_17_fu_6459_p2[0:0] === 1'b1) ? sext_ln415_1_fu_6382_p1 : 16'd32768);

assign select_ln340_22_fu_3814_p3 = ((xor_ln340_21_fu_3796_p2[0:0] === 1'b1) ? 16'd32767 : sub0_val_output_2_V_fu_3770_p2);

assign select_ln340_23_fu_3729_p3 = ((or_ln340_3_fu_3707_p2[0:0] === 1'b1) ? select_ln340_18_fu_3713_p3 : sub0_val_output_1_V_1_fu_3721_p3);

assign select_ln340_24_fu_6624_p3 = ((or_ln786_18_fu_6618_p2[0:0] === 1'b1) ? sext_ln415_2_fu_6541_p1 : 16'd32768);

assign select_ln340_25_fu_3915_p3 = ((xor_ln340_23_fu_3897_p2[0:0] === 1'b1) ? 16'd32767 : sub0_val_output_3_V_fu_3871_p2);

assign select_ln340_26_fu_4430_p3 = ((or_ln340_5_fu_4408_p2[0:0] === 1'b1) ? select_ln340_19_fu_4414_p3 : select_ln388_17_fu_4422_p3);

assign select_ln340_27_fu_7919_p3 = ((or_ln786_19_fu_7913_p2[0:0] === 1'b1) ? sext_ln415_3_fu_7836_p1 : 16'd32768);

assign select_ln340_28_fu_4016_p3 = ((xor_ln340_25_fu_3998_p2[0:0] === 1'b1) ? 16'd32767 : sub0_val_output_4_V_fu_3972_p2);

assign select_ln340_29_fu_3830_p3 = ((or_ln340_6_fu_3808_p2[0:0] === 1'b1) ? select_ln340_22_fu_3814_p3 : sub0_val_output_2_V_1_fu_3822_p3);

assign select_ln340_2_fu_4562_p3 = ((or_ln340_7_fu_4544_p2[0:0] === 1'b1) ? 16'd32767 : add_ln703_6_fu_4473_p2);

assign select_ln340_30_fu_8078_p3 = ((or_ln786_20_fu_8072_p2[0:0] === 1'b1) ? sext_ln415_4_fu_7995_p1 : 16'd32768);

assign select_ln340_31_fu_4117_p3 = ((xor_ln340_27_fu_4099_p2[0:0] === 1'b1) ? 16'd32767 : sub0_val_output_5_V_fu_4073_p2);

assign select_ln340_32_fu_4578_p3 = ((or_ln340_8_fu_4556_p2[0:0] === 1'b1) ? select_ln340_2_fu_4562_p3 : select_ln388_2_fu_4570_p3);

assign select_ln340_33_fu_8237_p3 = ((or_ln786_21_fu_8231_p2[0:0] === 1'b1) ? sext_ln415_5_fu_8154_p1 : 16'd32768);

assign select_ln340_34_fu_5106_p3 = ((xor_ln340_29_fu_5088_p2[0:0] === 1'b1) ? 16'd32767 : sub0_val_output_6_V_fu_5062_p2);

assign select_ln340_35_fu_3931_p3 = ((or_ln340_9_fu_3909_p2[0:0] === 1'b1) ? select_ln340_25_fu_3915_p3 : sub0_val_output_3_V_1_fu_3923_p3);

assign select_ln340_36_fu_8935_p3 = ((or_ln786_22_fu_8929_p2[0:0] === 1'b1) ? sext_ln415_6_fu_8852_p1 : 16'd32768);

assign select_ln340_37_fu_5207_p3 = ((xor_ln340_31_fu_5189_p2[0:0] === 1'b1) ? 16'd32767 : sub0_val_output_7_V_fu_5163_p2);

assign select_ln340_38_fu_4726_p3 = ((or_ln340_11_fu_4704_p2[0:0] === 1'b1) ? select_ln340_3_fu_4710_p3 : select_ln388_3_fu_4718_p3);

assign select_ln340_39_fu_9094_p3 = ((or_ln786_23_fu_9088_p2[0:0] === 1'b1) ? sext_ln415_7_fu_9011_p1 : 16'd32768);

assign select_ln340_3_fu_4710_p3 = ((or_ln340_10_fu_4692_p2[0:0] === 1'b1) ? 16'd32767 : add_ln703_9_fu_4621_p2);

assign select_ln340_40_fu_5634_p3 = ((xor_ln340_33_fu_5616_p2[0:0] === 1'b1) ? 16'd32767 : sub0_val_output_8_V_fu_5591_p2);

assign select_ln340_41_fu_4032_p3 = ((or_ln340_12_fu_4010_p2[0:0] === 1'b1) ? select_ln340_28_fu_4016_p3 : sub0_val_output_4_V_1_fu_4024_p3);

assign select_ln340_42_fu_9253_p3 = ((or_ln786_24_fu_9247_p2[0:0] === 1'b1) ? sext_ln415_8_fu_9170_p1 : 16'd32768);

assign select_ln340_43_fu_5733_p3 = ((xor_ln340_35_fu_5715_p2[0:0] === 1'b1) ? 16'd32767 : sub0_val_output_9_V_fu_5690_p2);

assign select_ln340_44_fu_4874_p3 = ((or_ln340_14_fu_4852_p2[0:0] === 1'b1) ? select_ln340_4_fu_4858_p3 : select_ln388_4_fu_4866_p3);

assign select_ln340_45_fu_9542_p3 = ((or_ln786_25_fu_9536_p2[0:0] === 1'b1) ? sext_ln415_9_fu_9459_p1 : 16'd32768);

assign select_ln340_46_fu_5834_p3 = ((xor_ln340_37_fu_5816_p2[0:0] === 1'b1) ? 16'd32767 : sub0_val_output_10_s_fu_5790_p2);

assign select_ln340_47_fu_4133_p3 = ((or_ln340_15_fu_4111_p2[0:0] === 1'b1) ? select_ln340_31_fu_4117_p3 : sub0_val_output_5_V_1_fu_4125_p3);

assign select_ln340_48_fu_9701_p3 = ((or_ln786_26_fu_9695_p2[0:0] === 1'b1) ? sext_ln415_10_fu_9618_p1 : 16'd32768);

assign select_ln340_49_fu_5935_p3 = ((xor_ln340_39_fu_5917_p2[0:0] === 1'b1) ? 16'd32767 : sub0_val_output_11_s_fu_5891_p2);

assign select_ln340_4_fu_4858_p3 = ((or_ln340_13_fu_4840_p2[0:0] === 1'b1) ? 16'd32767 : add_ln703_12_fu_4769_p2);

assign select_ln340_50_fu_5022_p3 = ((or_ln340_17_fu_5000_p2[0:0] === 1'b1) ? select_ln340_5_fu_5006_p3 : select_ln388_5_fu_5014_p3);

assign select_ln340_51_fu_9860_p3 = ((or_ln786_27_fu_9854_p2[0:0] === 1'b1) ? sext_ln415_11_fu_9777_p1 : 16'd32768);

assign select_ln340_52_fu_6036_p3 = ((xor_ln340_41_fu_6018_p2[0:0] === 1'b1) ? 16'd32767 : sub0_val_output_12_s_fu_5992_p2);

assign select_ln340_53_fu_5122_p3 = ((or_ln340_18_fu_5100_p2[0:0] === 1'b1) ? select_ln340_34_fu_5106_p3 : sub0_val_output_6_V_1_fu_5114_p3);

assign select_ln340_54_fu_10079_p3 = ((or_ln786_28_fu_10073_p2[0:0] === 1'b1) ? sext_ln415_12_fu_9996_p1 : 16'd32768);

assign select_ln340_55_fu_6137_p3 = ((xor_ln340_43_fu_6119_p2[0:0] === 1'b1) ? 16'd32767 : sub0_val_output_13_s_fu_6093_p2);

assign select_ln340_56_fu_6726_p3 = ((or_ln340_20_fu_6708_p2[0:0] === 1'b1) ? select_ln340_6_fu_6713_p3 : select_ln388_6_fu_6720_p3);

assign select_ln340_57_fu_10238_p3 = ((or_ln786_29_fu_10232_p2[0:0] === 1'b1) ? sext_ln415_13_fu_10155_p1 : 16'd32768);

assign select_ln340_58_fu_7649_p3 = ((xor_ln340_45_fu_7631_p2[0:0] === 1'b1) ? 16'd32767 : sub0_val_output_14_s_fu_7605_p2);

assign select_ln340_59_fu_5223_p3 = ((or_ln340_21_fu_5201_p2[0:0] === 1'b1) ? select_ln340_37_fu_5207_p3 : sub0_val_output_7_V_1_fu_5215_p3);

assign select_ln340_5_fu_5006_p3 = ((or_ln340_16_fu_4988_p2[0:0] === 1'b1) ? 16'd32767 : add_ln703_15_fu_4917_p2);

assign select_ln340_60_fu_10397_p3 = ((or_ln786_30_fu_10391_p2[0:0] === 1'b1) ? sext_ln415_14_fu_10314_p1 : 16'd32768);

assign select_ln340_61_fu_7750_p3 = ((xor_ln340_47_fu_7732_p2[0:0] === 1'b1) ? 16'd32767 : sub0_val_output_15_s_fu_7706_p2);

assign select_ln340_62_fu_6761_p3 = ((or_ln340_23_fu_6743_p2[0:0] === 1'b1) ? select_ln340_7_fu_6748_p3 : select_ln388_7_fu_6755_p3);

assign select_ln340_63_fu_10576_p3 = ((or_ln786_31_fu_10570_p2[0:0] === 1'b1) ? sext_ln415_15_fu_10493_p1 : 16'd32768);

assign select_ln340_64_fu_5650_p3 = ((or_ln340_24_fu_5628_p2[0:0] === 1'b1) ? select_ln340_40_fu_5634_p3 : sub0_val_output_8_V_1_fu_5642_p3);

assign select_ln340_65_fu_8319_p3 = ((or_ln340_26_fu_8301_p2[0:0] === 1'b1) ? select_ln340_8_fu_8306_p3 : select_ln388_8_fu_8313_p3);

assign select_ln340_66_fu_5749_p3 = ((or_ln340_27_fu_5727_p2[0:0] === 1'b1) ? select_ln340_43_fu_5733_p3 : sub0_val_output_9_V_1_fu_5741_p3);

assign select_ln340_67_fu_8375_p3 = ((or_ln340_29_fu_8357_p2[0:0] === 1'b1) ? select_ln340_9_fu_8362_p3 : select_ln388_9_fu_8369_p3);

assign select_ln340_68_fu_5850_p3 = ((or_ln340_30_fu_5828_p2[0:0] === 1'b1) ? select_ln340_46_fu_5834_p3 : sub0_val_output_10_1_fu_5842_p3);

assign select_ln340_69_fu_8410_p3 = ((or_ln340_32_fu_8392_p2[0:0] === 1'b1) ? select_ln340_10_fu_8397_p3 : select_ln388_10_fu_8404_p3);

assign select_ln340_6_fu_6713_p3 = ((or_ln340_19_fu_6699_p2[0:0] === 1'b1) ? 16'd32767 : add_ln703_18_reg_12863);

assign select_ln340_70_fu_5951_p3 = ((or_ln340_33_fu_5929_p2[0:0] === 1'b1) ? select_ln340_49_fu_5935_p3 : sub0_val_output_11_1_fu_5943_p3);

assign select_ln340_71_fu_8445_p3 = ((or_ln340_35_fu_8427_p2[0:0] === 1'b1) ? select_ln340_11_fu_8432_p3 : select_ln388_11_fu_8439_p3);

assign select_ln340_72_fu_6052_p3 = ((or_ln340_36_fu_6030_p2[0:0] === 1'b1) ? select_ln340_52_fu_6036_p3 : sub0_val_output_12_1_fu_6044_p3);

assign select_ln340_73_fu_8480_p3 = ((or_ln340_38_fu_8462_p2[0:0] === 1'b1) ? select_ln340_12_fu_8467_p3 : select_ln388_12_fu_8474_p3);

assign select_ln340_74_fu_6153_p3 = ((or_ln340_39_fu_6131_p2[0:0] === 1'b1) ? select_ln340_55_fu_6137_p3 : sub0_val_output_13_1_fu_6145_p3);

assign select_ln340_75_fu_8515_p3 = ((or_ln340_41_fu_8497_p2[0:0] === 1'b1) ? select_ln340_13_fu_8502_p3 : select_ln388_13_fu_8509_p3);

assign select_ln340_76_fu_7665_p3 = ((or_ln340_42_fu_7643_p2[0:0] === 1'b1) ? select_ln340_58_fu_7649_p3 : sub0_val_output_14_1_fu_7657_p3);

assign select_ln340_77_fu_9355_p3 = ((or_ln340_44_fu_9337_p2[0:0] === 1'b1) ? select_ln340_14_fu_9342_p3 : select_ln388_14_fu_9349_p3);

assign select_ln340_78_fu_7766_p3 = ((or_ln340_45_fu_7744_p2[0:0] === 1'b1) ? select_ln340_61_fu_7750_p3 : sub0_val_output_15_1_fu_7758_p3);

assign select_ln340_79_fu_9390_p3 = ((or_ln340_47_fu_9372_p2[0:0] === 1'b1) ? select_ln340_15_fu_9377_p3 : select_ln388_15_fu_9384_p3);

assign select_ln340_7_fu_6748_p3 = ((or_ln340_22_fu_6734_p2[0:0] === 1'b1) ? 16'd32767 : add_ln703_21_reg_12882);

assign select_ln340_8_fu_8306_p3 = ((or_ln340_25_fu_8292_p2[0:0] === 1'b1) ? 16'd32767 : add_ln703_24_reg_13041);

assign select_ln340_9_fu_8362_p3 = ((or_ln340_28_fu_8348_p2[0:0] === 1'b1) ? 16'd32767 : add_ln703_27_reg_13060);

assign select_ln340_fu_3612_p3 = ((xor_ln340_16_fu_3594_p2[0:0] === 1'b1) ? 16'd32767 : sub0_val_output_0_V_fu_3568_p2);

assign select_ln388_10_fu_8404_p3 = ((and_ln786_37_reg_13091[0:0] === 1'b1) ? 16'd32768 : add_ln703_30_reg_13079);

assign select_ln388_11_fu_8439_p3 = ((and_ln786_39_reg_13110[0:0] === 1'b1) ? 16'd32768 : add_ln703_33_reg_13098);

assign select_ln388_12_fu_8474_p3 = ((and_ln786_41_reg_13129[0:0] === 1'b1) ? 16'd32768 : add_ln703_36_reg_13117);

assign select_ln388_13_fu_8509_p3 = ((and_ln786_43_reg_13148[0:0] === 1'b1) ? 16'd32768 : add_ln703_39_reg_13136);

assign select_ln388_14_fu_9349_p3 = ((and_ln786_45_reg_13310[0:0] === 1'b1) ? 16'd32768 : add_ln703_42_reg_13298);

assign select_ln388_15_fu_9384_p3 = ((and_ln786_47_reg_13329[0:0] === 1'b1) ? 16'd32768 : add_ln703_45_reg_13317);

assign select_ln388_17_fu_4422_p3 = ((and_ln786_19_fu_4390_p2[0:0] === 1'b1) ? 16'd32768 : add_ln703_3_fu_4325_p2);

assign select_ln388_2_fu_4570_p3 = ((and_ln786_21_fu_4538_p2[0:0] === 1'b1) ? 16'd32768 : add_ln703_6_fu_4473_p2);

assign select_ln388_3_fu_4718_p3 = ((and_ln786_23_fu_4686_p2[0:0] === 1'b1) ? 16'd32768 : add_ln703_9_fu_4621_p2);

assign select_ln388_4_fu_4866_p3 = ((and_ln786_25_fu_4834_p2[0:0] === 1'b1) ? 16'd32768 : add_ln703_12_fu_4769_p2);

assign select_ln388_5_fu_5014_p3 = ((and_ln786_27_fu_4982_p2[0:0] === 1'b1) ? 16'd32768 : add_ln703_15_fu_4917_p2);

assign select_ln388_6_fu_6720_p3 = ((and_ln786_29_reg_12875[0:0] === 1'b1) ? 16'd32768 : add_ln703_18_reg_12863);

assign select_ln388_7_fu_6755_p3 = ((and_ln786_31_reg_12894[0:0] === 1'b1) ? 16'd32768 : add_ln703_21_reg_12882);

assign select_ln388_8_fu_8313_p3 = ((and_ln786_33_reg_13053[0:0] === 1'b1) ? 16'd32768 : add_ln703_24_reg_13041);

assign select_ln388_9_fu_8369_p3 = ((and_ln786_35_reg_13072[0:0] === 1'b1) ? 16'd32768 : add_ln703_27_reg_13060);

assign select_ln388_fu_4274_p3 = ((and_ln786_16_fu_4242_p2[0:0] === 1'b1) ? 16'd32768 : add_ln703_fu_4177_p2);

assign select_ln46_fu_2513_p3 = ((icmp_ln49_fu_2395_p2[0:0] === 1'b1) ? row_idx_fu_2389_p2 : ap_phi_mux_row_idx_0_phi_fu_1070_p4);

assign select_ln49_1_fu_2563_p3 = ((and_ln57_2_fu_2507_p2[0:0] === 1'b1) ? and_ln57_3_fu_2557_p2 : and_ln57_1_fu_2487_p2);

assign select_ln49_2_fu_2603_p3 = ((and_ln57_2_fu_2507_p2[0:0] === 1'b1) ? and_ln144_2_fu_2597_p2 : select_ln57_6_fu_2493_p3);

assign select_ln49_3_fu_2701_p3 = ((and_ln57_2_reg_11210[0:0] === 1'b1) ? or_ln138_3_fu_2696_p2 : select_ln57_7_fu_2669_p3);

assign select_ln49_4_fu_2629_p3 = ((and_ln57_2_fu_2507_p2[0:0] === 1'b1) ? col_idx_fu_2521_p2 : select_ln57_1_fu_2401_p3);

assign select_ln49_5_fu_2713_p3 = ((and_ln57_2_reg_11210[0:0] === 1'b1) ? select_ln57_11_reg_11239 : select_ln57_8_fu_2674_p3);

assign select_ln49_6_fu_2724_p3 = ((and_ln57_2_reg_11210[0:0] === 1'b1) ? add_ln174_2_fu_2719_p2 : select_ln57_9_fu_2680_p3);

assign select_ln49_7_fu_2736_p3 = ((and_ln57_2_reg_11210[0:0] === 1'b1) ? add_ln174_3_fu_2731_p2 : select_ln57_10_fu_2686_p3);

assign select_ln49_8_fu_2661_p3 = ((icmp_ln49_fu_2395_p2[0:0] === 1'b1) ? 11'd1 : add_ln49_1_fu_2655_p2);

assign select_ln49_fu_2533_p3 = ((or_ln49_fu_2527_p2[0:0] === 1'b1) ? 2'd0 : ap_phi_mux_input_ch_idx_0_phi_fu_1103_p4);

assign select_ln57_10_fu_2686_p3 = ((icmp_ln49_reg_11184[0:0] === 1'b1) ? 9'd2 : add_ln174_1_reg_11170);

assign select_ln57_11_fu_2577_p3 = ((and_ln57_3_fu_2557_p2[0:0] === 1'b1) ? add_ln58_1_fu_2571_p2 : 9'd0);

assign select_ln57_1_fu_2401_p3 = ((icmp_ln49_fu_2395_p2[0:0] === 1'b1) ? 9'd0 : ap_phi_mux_col_idx_assign_phi_fu_1092_p4);

assign select_ln57_2_fu_2425_p3 = ((icmp_ln49_fu_2395_p2[0:0] === 1'b1) ? icmp_ln57_2_fu_2419_p2 : icmp_ln57_fu_2263_p2);

assign select_ln57_3_fu_2439_p3 = ((icmp_ln49_fu_2395_p2[0:0] === 1'b1) ? icmp_ln62_1_fu_2433_p2 : icmp_ln62_fu_2269_p2);

assign select_ln57_4_fu_2453_p3 = ((icmp_ln49_fu_2395_p2[0:0] === 1'b1) ? icmp_ln138_3_fu_2447_p2 : icmp_ln138_fu_2275_p2);

assign select_ln57_5_fu_2473_p3 = ((icmp_ln49_fu_2395_p2[0:0] === 1'b1) ? icmp_ln64_fu_2461_p2 : icmp_ln64_1_fu_2467_p2);

assign select_ln57_6_fu_2493_p3 = ((icmp_ln49_fu_2395_p2[0:0] === 1'b1) ? icmp_ln62_1_fu_2433_p2 : and_ln144_fu_2329_p2);

assign select_ln57_7_fu_2669_p3 = ((icmp_ln49_reg_11184[0:0] === 1'b1) ? icmp_ln62_1_reg_11197 : or_ln138_1_reg_11160);

assign select_ln57_8_fu_2674_p3 = ((icmp_ln49_reg_11184[0:0] === 1'b1) ? 9'd0 : conv_count_reg_11155);

assign select_ln57_9_fu_2680_p3 = ((icmp_ln49_reg_11184[0:0] === 1'b1) ? 9'd1 : add_ln174_reg_11165);

assign select_ln98_10_fu_3512_p3 = ((icmp_ln98_fu_3372_p2[0:0] === 1'b1) ? 16'd0 : sub1_val_output_5_V_1_fu_520);

assign select_ln98_11_fu_4044_p3 = ((icmp_ln98_reg_12620[0:0] === 1'b1) ? 16'd0 : sub0_val_output_V_5_2_fu_456);

assign select_ln98_12_fu_5295_p3 = ((icmp_ln98_reg_12620[0:0] === 1'b1) ? 16'd0 : sub1_val_output_6_V_1_fu_524);

assign select_ln98_13_fu_5033_p3 = ((icmp_ln98_reg_12620[0:0] === 1'b1) ? 16'd0 : sub0_val_output_V_6_2_fu_460);

assign select_ln98_14_fu_5429_p3 = ((icmp_ln98_reg_12620[0:0] === 1'b1) ? 16'd0 : sub1_val_output_7_V_1_fu_528);

assign select_ln98_15_fu_5134_p3 = ((icmp_ln98_reg_12620[0:0] === 1'b1) ? 16'd0 : sub0_val_output_V_7_2_fu_464);

assign select_ln98_16_fu_6772_p3 = ((icmp_ln98_reg_12620[0:0] === 1'b1) ? 16'd0 : sub1_val_output_8_V_1_fu_532);

assign select_ln98_17_fu_5563_p3 = ((icmp_ln98_reg_12620[0:0] === 1'b1) ? 16'd0 : sub0_val_output_V_8_2_fu_468);

assign select_ln98_18_fu_6906_p3 = ((icmp_ln98_reg_12620[0:0] === 1'b1) ? 16'd0 : sub1_val_output_9_V_1_fu_536);

assign select_ln98_19_fu_5662_p3 = ((icmp_ln98_reg_12620[0:0] === 1'b1) ? 16'd0 : sub0_val_output_V_9_2_fu_472);

assign select_ln98_1_fu_3539_p3 = ((icmp_ln98_reg_12620[0:0] === 1'b1) ? 16'd0 : sub0_val_output_V_0_2_fu_436);

assign select_ln98_20_fu_7040_p3 = ((icmp_ln98_reg_12620[0:0] === 1'b1) ? 16'd0 : sub1_val_output_10_s_fu_540);

assign select_ln98_21_fu_5761_p3 = ((icmp_ln98_reg_12620[0:0] === 1'b1) ? 16'd0 : sub0_val_output_V_10_2_fu_476);

assign select_ln98_22_fu_7174_p3 = ((icmp_ln98_reg_12620[0:0] === 1'b1) ? 16'd0 : sub1_val_output_11_s_fu_544);

assign select_ln98_23_fu_5862_p3 = ((icmp_ln98_reg_12620[0:0] === 1'b1) ? 16'd0 : sub0_val_output_V_11_2_fu_480);

assign select_ln98_24_fu_7308_p3 = ((icmp_ln98_reg_12620[0:0] === 1'b1) ? 16'd0 : sub1_val_output_12_s_fu_548);

assign select_ln98_25_fu_5963_p3 = ((icmp_ln98_reg_12620[0:0] === 1'b1) ? 16'd0 : sub0_val_output_V_12_2_fu_484);

assign select_ln98_26_fu_7442_p3 = ((icmp_ln98_reg_12620[0:0] === 1'b1) ? 16'd0 : sub1_val_output_13_s_fu_552);

assign select_ln98_27_fu_6064_p3 = ((icmp_ln98_reg_12620[0:0] === 1'b1) ? 16'd0 : sub0_val_output_V_13_2_fu_488);

assign select_ln98_28_fu_8526_p3 = ((icmp_ln98_reg_12620[0:0] === 1'b1) ? 16'd0 : sub1_val_output_14_s_fu_556);

assign select_ln98_29_fu_7576_p3 = ((icmp_ln98_reg_12620[0:0] === 1'b1) ? 16'd0 : sub0_val_output_V_14_2_fu_492);

assign select_ln98_2_fu_3404_p3 = ((icmp_ln98_fu_3372_p2[0:0] === 1'b1) ? 16'd0 : sub1_val_output_1_V_1_fu_504);

assign select_ln98_30_fu_8660_p3 = ((icmp_ln98_reg_12620[0:0] === 1'b1) ? 16'd0 : sub1_val_output_15_s_fu_560);

assign select_ln98_31_fu_7677_p3 = ((icmp_ln98_reg_12620[0:0] === 1'b1) ? 16'd0 : sub0_val_output_V_15_2_fu_496);

assign select_ln98_3_fu_3640_p3 = ((icmp_ln98_reg_12620[0:0] === 1'b1) ? 16'd0 : sub0_val_output_V_1_2_fu_440);

assign select_ln98_4_fu_3431_p3 = ((icmp_ln98_fu_3372_p2[0:0] === 1'b1) ? 16'd0 : sub1_val_output_2_V_1_fu_508);

assign select_ln98_5_fu_3741_p3 = ((icmp_ln98_reg_12620[0:0] === 1'b1) ? 16'd0 : sub0_val_output_V_2_2_fu_444);

assign select_ln98_6_fu_3458_p3 = ((icmp_ln98_fu_3372_p2[0:0] === 1'b1) ? 16'd0 : sub1_val_output_3_V_1_fu_512);

assign select_ln98_7_fu_3842_p3 = ((icmp_ln98_reg_12620[0:0] === 1'b1) ? 16'd0 : sub0_val_output_V_3_2_fu_448);

assign select_ln98_8_fu_3485_p3 = ((icmp_ln98_fu_3372_p2[0:0] === 1'b1) ? 16'd0 : sub1_val_output_4_V_1_fu_516);

assign select_ln98_9_fu_3943_p3 = ((icmp_ln98_reg_12620[0:0] === 1'b1) ? 16'd0 : sub0_val_output_V_4_2_fu_452);

assign select_ln98_fu_3377_p3 = ((icmp_ln98_fu_3372_p2[0:0] === 1'b1) ? 16'd0 : sub1_val_output_0_V_1_fu_500);

assign sext_ln104_1_fu_3245_p1 = $signed(add_ln104_6_reg_12520);

assign sext_ln104_2_fu_3329_p1 = $signed(add_ln104_11_reg_12580);

assign sext_ln104_fu_3172_p1 = $signed(or_ln_fu_3164_p3);

assign sext_ln106_1_fu_3365_p1 = $signed(add_ln106_13_reg_12615);

assign sext_ln106_fu_3333_p1 = $signed(add_ln106_7_reg_12585);

assign sext_ln174_1_fu_2869_p1 = $signed(add_ln174_5_fu_2864_p2);

assign sext_ln174_fu_2856_p1 = $signed(add_ln174_4_fu_2851_p2);

assign sext_ln203_fu_2828_p1 = $signed(add_ln203_fu_2823_p2);

assign sext_ln415_10_fu_9618_p1 = add_ln415_10_fu_9612_p2;

assign sext_ln415_11_fu_9777_p1 = add_ln415_11_fu_9771_p2;

assign sext_ln415_12_fu_9996_p1 = add_ln415_12_fu_9990_p2;

assign sext_ln415_13_fu_10155_p1 = add_ln415_13_fu_10149_p2;

assign sext_ln415_14_fu_10314_p1 = add_ln415_14_fu_10308_p2;

assign sext_ln415_15_fu_10493_p1 = add_ln415_15_fu_10487_p2;

assign sext_ln415_1_fu_6382_p1 = add_ln415_1_fu_6376_p2;

assign sext_ln415_2_fu_6541_p1 = add_ln415_2_fu_6535_p2;

assign sext_ln415_3_fu_7836_p1 = add_ln415_3_fu_7830_p2;

assign sext_ln415_4_fu_7995_p1 = add_ln415_4_fu_7989_p2;

assign sext_ln415_5_fu_8154_p1 = add_ln415_5_fu_8148_p2;

assign sext_ln415_6_fu_8852_p1 = add_ln415_6_fu_8846_p2;

assign sext_ln415_7_fu_9011_p1 = add_ln415_7_fu_9005_p2;

assign sext_ln415_8_fu_9170_p1 = add_ln415_8_fu_9164_p2;

assign sext_ln415_9_fu_9459_p1 = add_ln415_9_fu_9453_p2;

assign sext_ln415_fu_6223_p1 = add_ln415_fu_6217_p2;

assign sext_ln703_10_fu_3748_p1 = select_ln98_5_fu_3741_p3;

assign sext_ln703_11_fu_3752_p0 = grp_window_macc_fu_1172_ap_return;

assign sext_ln703_11_fu_3752_p1 = sext_ln703_11_fu_3752_p0;

assign sext_ln703_12_fu_4438_p1 = select_ln340_29_reg_12698;

assign sext_ln703_13_fu_4441_p1 = select_ln98_4_reg_12662;

assign sext_ln703_14_fu_4450_p1 = $signed(add_ln1192_9_fu_4444_p2);

assign sext_ln703_15_fu_3849_p1 = select_ln98_7_fu_3842_p3;

assign sext_ln703_16_fu_3853_p0 = grp_window_macc_fu_1188_ap_return;

assign sext_ln703_16_fu_3853_p1 = sext_ln703_16_fu_3853_p0;

assign sext_ln703_17_fu_4586_p1 = select_ln340_35_reg_12704;

assign sext_ln703_18_fu_4589_p1 = select_ln98_6_reg_12668;

assign sext_ln703_19_fu_4598_p1 = $signed(add_ln1192_13_fu_4592_p2);

assign sext_ln703_1_fu_3550_p0 = grp_window_macc_fu_1140_ap_return;

assign sext_ln703_1_fu_3550_p1 = sext_ln703_1_fu_3550_p0;

assign sext_ln703_20_fu_3950_p1 = select_ln98_9_fu_3943_p3;

assign sext_ln703_21_fu_3954_p0 = grp_window_macc_fu_1204_ap_return;

assign sext_ln703_21_fu_3954_p1 = sext_ln703_21_fu_3954_p0;

assign sext_ln703_22_fu_4734_p1 = select_ln340_41_reg_12710;

assign sext_ln703_23_fu_4737_p1 = select_ln98_8_reg_12674;

assign sext_ln703_24_fu_4746_p1 = $signed(add_ln1192_17_fu_4740_p2);

assign sext_ln703_25_fu_4051_p1 = select_ln98_11_fu_4044_p3;

assign sext_ln703_26_fu_4055_p0 = grp_window_macc_fu_1220_ap_return;

assign sext_ln703_26_fu_4055_p1 = sext_ln703_26_fu_4055_p0;

assign sext_ln703_27_fu_4882_p1 = select_ln340_47_reg_12716;

assign sext_ln703_28_fu_4885_p1 = select_ln98_10_reg_12680;

assign sext_ln703_29_fu_4894_p1 = $signed(add_ln1192_21_fu_4888_p2);

assign sext_ln703_2_fu_4142_p1 = select_ln340_16_reg_12686;

assign sext_ln703_30_fu_5040_p1 = select_ln98_13_fu_5033_p3;

assign sext_ln703_31_fu_5044_p0 = grp_window_macc_fu_1140_ap_return;

assign sext_ln703_31_fu_5044_p1 = sext_ln703_31_fu_5044_p0;

assign sext_ln703_32_fu_5313_p1 = select_ln340_53_reg_12764;

assign sext_ln703_33_fu_5316_p1 = select_ln98_12_fu_5295_p3;

assign sext_ln703_34_fu_5326_p1 = $signed(add_ln1192_25_fu_5320_p2);

assign sext_ln703_35_fu_5141_p1 = select_ln98_15_fu_5134_p3;

assign sext_ln703_36_fu_5145_p0 = grp_window_macc_fu_1156_ap_return;

assign sext_ln703_36_fu_5145_p1 = sext_ln703_36_fu_5145_p0;

assign sext_ln703_37_fu_5447_p1 = select_ln340_59_reg_12770;

assign sext_ln703_38_fu_5450_p1 = select_ln98_14_fu_5429_p3;

assign sext_ln703_39_fu_5460_p1 = $signed(add_ln1192_29_fu_5454_p2);

assign sext_ln703_3_fu_4145_p1 = select_ln98_reg_12650;

assign sext_ln703_40_fu_5570_p1 = select_ln98_17_fu_5563_p3;

assign sext_ln703_41_fu_5574_p1 = tmp_31_reg_12776;

assign sext_ln703_42_fu_6790_p1 = select_ln340_64_reg_12901;

assign sext_ln703_43_fu_6793_p1 = select_ln98_16_fu_6772_p3;

assign sext_ln703_44_fu_6803_p1 = $signed(add_ln1192_33_fu_6797_p2);

assign sext_ln703_45_fu_5669_p1 = select_ln98_19_fu_5662_p3;

assign sext_ln703_46_fu_5673_p1 = tmp_33_reg_12782;

assign sext_ln703_47_fu_6924_p1 = select_ln340_66_reg_12907;

assign sext_ln703_48_fu_6927_p1 = select_ln98_18_fu_6906_p3;

assign sext_ln703_49_fu_6937_p1 = $signed(add_ln1192_37_fu_6931_p2);

assign sext_ln703_4_fu_4154_p1 = $signed(add_ln1192_1_fu_4148_p2);

assign sext_ln703_50_fu_5768_p1 = select_ln98_21_fu_5761_p3;

assign sext_ln703_51_fu_5772_p1 = reg_2239;

assign sext_ln703_52_fu_7058_p1 = select_ln340_68_reg_12913;

assign sext_ln703_53_fu_7061_p1 = select_ln98_20_fu_7040_p3;

assign sext_ln703_54_fu_7071_p1 = $signed(add_ln1192_41_fu_7065_p2);

assign sext_ln703_55_fu_5869_p1 = select_ln98_23_fu_5862_p3;

assign sext_ln703_56_fu_5873_p1 = reg_2243;

assign sext_ln703_57_fu_7192_p1 = select_ln340_70_reg_12919;

assign sext_ln703_58_fu_7195_p1 = select_ln98_22_fu_7174_p3;

assign sext_ln703_59_fu_7205_p1 = $signed(add_ln1192_45_fu_7199_p2);

assign sext_ln703_5_fu_3647_p1 = select_ln98_3_fu_3640_p3;

assign sext_ln703_60_fu_5970_p1 = select_ln98_25_fu_5963_p3;

assign sext_ln703_61_fu_5974_p0 = grp_window_macc_fu_1172_ap_return;

assign sext_ln703_61_fu_5974_p1 = sext_ln703_61_fu_5974_p0;

assign sext_ln703_62_fu_7326_p1 = select_ln340_72_reg_12925;

assign sext_ln703_63_fu_7329_p1 = select_ln98_24_fu_7308_p3;

assign sext_ln703_64_fu_7339_p1 = $signed(add_ln1192_49_fu_7333_p2);

assign sext_ln703_65_fu_6071_p1 = select_ln98_27_fu_6064_p3;

assign sext_ln703_66_fu_6075_p0 = grp_window_macc_fu_1188_ap_return;

assign sext_ln703_66_fu_6075_p1 = sext_ln703_66_fu_6075_p0;

assign sext_ln703_67_fu_7460_p1 = select_ln340_74_reg_12931;

assign sext_ln703_68_fu_7463_p1 = select_ln98_26_fu_7442_p3;

assign sext_ln703_69_fu_7473_p1 = $signed(add_ln1192_53_fu_7467_p2);

assign sext_ln703_6_fu_3651_p0 = grp_window_macc_fu_1156_ap_return;

assign sext_ln703_6_fu_3651_p1 = sext_ln703_6_fu_3651_p0;

assign sext_ln703_70_fu_7583_p1 = select_ln98_29_fu_7576_p3;

assign sext_ln703_71_fu_7587_p1 = reg_2239;

assign sext_ln703_72_fu_8544_p1 = select_ln340_76_reg_13155;

assign sext_ln703_73_fu_8547_p1 = select_ln98_28_fu_8526_p3;

assign sext_ln703_74_fu_8557_p1 = $signed(add_ln1192_57_fu_8551_p2);

assign sext_ln703_75_fu_7684_p1 = select_ln98_31_fu_7677_p3;

assign sext_ln703_76_fu_7688_p1 = reg_2243;

assign sext_ln703_77_fu_8678_p1 = select_ln340_78_reg_13161;

assign sext_ln703_78_fu_8681_p1 = select_ln98_30_fu_8660_p3;

assign sext_ln703_79_fu_8691_p1 = $signed(add_ln1192_61_fu_8685_p2);

assign sext_ln703_7_fu_4290_p1 = select_ln340_23_reg_12692;

assign sext_ln703_8_fu_4293_p1 = select_ln98_2_reg_12656;

assign sext_ln703_9_fu_4302_p1 = $signed(add_ln1192_5_fu_4296_p2);

assign sext_ln703_fu_3546_p1 = select_ln98_1_fu_3539_p3;

assign sext_ln718_10_fu_9573_p1 = $signed(trunc_ln708_9_fu_9564_p4);

assign sext_ln718_11_fu_9732_p1 = $signed(trunc_ln708_10_fu_9723_p4);

assign sext_ln718_12_fu_9951_p1 = $signed(trunc_ln708_11_fu_9942_p4);

assign sext_ln718_13_fu_10110_p1 = $signed(trunc_ln708_12_fu_10101_p4);

assign sext_ln718_14_fu_10269_p1 = $signed(trunc_ln708_13_fu_10260_p4);

assign sext_ln718_15_fu_10448_p1 = $signed(trunc_ln708_14_fu_10439_p4);

assign sext_ln718_1_fu_6337_p1 = $signed(trunc_ln2_fu_6328_p4);

assign sext_ln718_2_fu_6496_p1 = $signed(trunc_ln708_1_fu_6487_p4);

assign sext_ln718_3_fu_7791_p1 = $signed(trunc_ln708_2_fu_7782_p4);

assign sext_ln718_4_fu_7950_p1 = $signed(trunc_ln708_3_fu_7941_p4);

assign sext_ln718_5_fu_8109_p1 = $signed(trunc_ln708_4_fu_8100_p4);

assign sext_ln718_6_fu_8807_p1 = $signed(trunc_ln708_5_fu_8798_p4);

assign sext_ln718_7_fu_8966_p1 = $signed(trunc_ln708_6_fu_8957_p4);

assign sext_ln718_8_fu_9125_p1 = $signed(trunc_ln708_7_fu_9116_p4);

assign sext_ln718_9_fu_9414_p1 = $signed(trunc_ln708_8_fu_9405_p4);

assign sext_ln718_fu_6178_p1 = $signed(trunc_ln708_s_fu_6169_p4);

assign shl_ln104_fu_3000_p2 = select_ln49_reg_11223 << 2'd1;

assign sub0_val_output_0_V_1_fu_3620_p3 = ((and_ln786_fu_3588_p2[0:0] === 1'b1) ? 16'd32768 : sub0_val_output_0_V_fu_3568_p2);

assign sub0_val_output_0_V_fu_3568_p0 = grp_window_macc_fu_1140_ap_return;

assign sub0_val_output_0_V_fu_3568_p2 = ($signed(sub0_val_output_0_V_fu_3568_p0) + $signed(select_ln98_1_fu_3539_p3));

assign sub0_val_output_10_1_fu_5842_p3 = ((and_ln786_36_fu_5810_p2[0:0] === 1'b1) ? 16'd32768 : sub0_val_output_10_s_fu_5790_p2);

assign sub0_val_output_10_s_fu_5790_p2 = ($signed(select_ln98_21_fu_5761_p3) + $signed(reg_2239));

assign sub0_val_output_11_1_fu_5943_p3 = ((and_ln786_38_fu_5911_p2[0:0] === 1'b1) ? 16'd32768 : sub0_val_output_11_s_fu_5891_p2);

assign sub0_val_output_11_s_fu_5891_p2 = ($signed(select_ln98_23_fu_5862_p3) + $signed(reg_2243));

assign sub0_val_output_12_1_fu_6044_p3 = ((and_ln786_40_fu_6012_p2[0:0] === 1'b1) ? 16'd32768 : sub0_val_output_12_s_fu_5992_p2);

assign sub0_val_output_12_s_fu_5992_p1 = grp_window_macc_fu_1172_ap_return;

assign sub0_val_output_12_s_fu_5992_p2 = ($signed(select_ln98_25_fu_5963_p3) + $signed(sub0_val_output_12_s_fu_5992_p1));

assign sub0_val_output_13_1_fu_6145_p3 = ((and_ln786_42_fu_6113_p2[0:0] === 1'b1) ? 16'd32768 : sub0_val_output_13_s_fu_6093_p2);

assign sub0_val_output_13_s_fu_6093_p1 = grp_window_macc_fu_1188_ap_return;

assign sub0_val_output_13_s_fu_6093_p2 = ($signed(select_ln98_27_fu_6064_p3) + $signed(sub0_val_output_13_s_fu_6093_p1));

assign sub0_val_output_14_1_fu_7657_p3 = ((and_ln786_44_fu_7625_p2[0:0] === 1'b1) ? 16'd32768 : sub0_val_output_14_s_fu_7605_p2);

assign sub0_val_output_14_s_fu_7605_p2 = ($signed(select_ln98_29_fu_7576_p3) + $signed(reg_2239));

assign sub0_val_output_15_1_fu_7758_p3 = ((and_ln786_46_fu_7726_p2[0:0] === 1'b1) ? 16'd32768 : sub0_val_output_15_s_fu_7706_p2);

assign sub0_val_output_15_s_fu_7706_p2 = ($signed(select_ln98_31_fu_7677_p3) + $signed(reg_2243));

assign sub0_val_output_1_V_1_fu_3721_p3 = ((and_ln786_18_fu_3689_p2[0:0] === 1'b1) ? 16'd32768 : sub0_val_output_1_V_fu_3669_p2);

assign sub0_val_output_1_V_fu_3669_p1 = grp_window_macc_fu_1156_ap_return;

assign sub0_val_output_1_V_fu_3669_p2 = ($signed(select_ln98_3_fu_3640_p3) + $signed(sub0_val_output_1_V_fu_3669_p1));

assign sub0_val_output_2_V_1_fu_3822_p3 = ((and_ln786_20_fu_3790_p2[0:0] === 1'b1) ? 16'd32768 : sub0_val_output_2_V_fu_3770_p2);

assign sub0_val_output_2_V_fu_3770_p1 = grp_window_macc_fu_1172_ap_return;

assign sub0_val_output_2_V_fu_3770_p2 = ($signed(select_ln98_5_fu_3741_p3) + $signed(sub0_val_output_2_V_fu_3770_p1));

assign sub0_val_output_3_V_1_fu_3923_p3 = ((and_ln786_22_fu_3891_p2[0:0] === 1'b1) ? 16'd32768 : sub0_val_output_3_V_fu_3871_p2);

assign sub0_val_output_3_V_fu_3871_p1 = grp_window_macc_fu_1188_ap_return;

assign sub0_val_output_3_V_fu_3871_p2 = ($signed(select_ln98_7_fu_3842_p3) + $signed(sub0_val_output_3_V_fu_3871_p1));

assign sub0_val_output_4_V_1_fu_4024_p3 = ((and_ln786_24_fu_3992_p2[0:0] === 1'b1) ? 16'd32768 : sub0_val_output_4_V_fu_3972_p2);

assign sub0_val_output_4_V_fu_3972_p1 = grp_window_macc_fu_1204_ap_return;

assign sub0_val_output_4_V_fu_3972_p2 = ($signed(select_ln98_9_fu_3943_p3) + $signed(sub0_val_output_4_V_fu_3972_p1));

assign sub0_val_output_5_V_1_fu_4125_p3 = ((and_ln786_26_fu_4093_p2[0:0] === 1'b1) ? 16'd32768 : sub0_val_output_5_V_fu_4073_p2);

assign sub0_val_output_5_V_fu_4073_p1 = grp_window_macc_fu_1220_ap_return;

assign sub0_val_output_5_V_fu_4073_p2 = ($signed(select_ln98_11_fu_4044_p3) + $signed(sub0_val_output_5_V_fu_4073_p1));

assign sub0_val_output_6_V_1_fu_5114_p3 = ((and_ln786_28_fu_5082_p2[0:0] === 1'b1) ? 16'd32768 : sub0_val_output_6_V_fu_5062_p2);

assign sub0_val_output_6_V_fu_5062_p1 = grp_window_macc_fu_1140_ap_return;

assign sub0_val_output_6_V_fu_5062_p2 = ($signed(select_ln98_13_fu_5033_p3) + $signed(sub0_val_output_6_V_fu_5062_p1));

assign sub0_val_output_7_V_1_fu_5215_p3 = ((and_ln786_30_fu_5183_p2[0:0] === 1'b1) ? 16'd32768 : sub0_val_output_7_V_fu_5163_p2);

assign sub0_val_output_7_V_fu_5163_p1 = grp_window_macc_fu_1156_ap_return;

assign sub0_val_output_7_V_fu_5163_p2 = ($signed(select_ln98_15_fu_5134_p3) + $signed(sub0_val_output_7_V_fu_5163_p1));

assign sub0_val_output_8_V_1_fu_5642_p3 = ((and_ln786_32_fu_5610_p2[0:0] === 1'b1) ? 16'd32768 : sub0_val_output_8_V_fu_5591_p2);

assign sub0_val_output_8_V_fu_5591_p2 = ($signed(select_ln98_17_fu_5563_p3) + $signed(tmp_31_reg_12776));

assign sub0_val_output_9_V_1_fu_5741_p3 = ((and_ln786_34_fu_5709_p2[0:0] === 1'b1) ? 16'd32768 : sub0_val_output_9_V_fu_5690_p2);

assign sub0_val_output_9_V_fu_5690_p2 = ($signed(select_ln98_19_fu_5662_p3) + $signed(tmp_33_reg_12782));

assign sub1_val_output_0_V_fu_3385_p2 = ($signed(select_ln98_fu_3377_p3) + $signed(grp_window_macc_fu_1140_ap_return));

assign sub1_val_output_10_1_fu_7047_p2 = ($signed(select_ln98_20_fu_7040_p3) + $signed(grp_window_macc_fu_1172_ap_return));

assign sub1_val_output_11_1_fu_7181_p2 = ($signed(select_ln98_22_fu_7174_p3) + $signed(grp_window_macc_fu_1188_ap_return));

assign sub1_val_output_12_1_fu_7315_p2 = ($signed(select_ln98_24_fu_7308_p3) + $signed(grp_window_macc_fu_1204_ap_return));

assign sub1_val_output_13_1_fu_7449_p2 = ($signed(select_ln98_26_fu_7442_p3) + $signed(grp_window_macc_fu_1220_ap_return));

assign sub1_val_output_14_1_fu_8533_p2 = ($signed(select_ln98_28_fu_8526_p3) + $signed(grp_window_macc_fu_1140_ap_return));

assign sub1_val_output_15_1_fu_8667_p2 = ($signed(select_ln98_30_fu_8660_p3) + $signed(grp_window_macc_fu_1156_ap_return));

assign sub1_val_output_1_V_fu_3412_p2 = ($signed(select_ln98_2_fu_3404_p3) + $signed(grp_window_macc_fu_1156_ap_return));

assign sub1_val_output_2_V_fu_3439_p2 = ($signed(select_ln98_4_fu_3431_p3) + $signed(grp_window_macc_fu_1172_ap_return));

assign sub1_val_output_3_V_fu_3466_p2 = ($signed(select_ln98_6_fu_3458_p3) + $signed(grp_window_macc_fu_1188_ap_return));

assign sub1_val_output_4_V_fu_3493_p2 = ($signed(select_ln98_8_fu_3485_p3) + $signed(grp_window_macc_fu_1204_ap_return));

assign sub1_val_output_5_V_fu_3520_p2 = ($signed(select_ln98_10_fu_3512_p3) + $signed(grp_window_macc_fu_1220_ap_return));

assign sub1_val_output_6_V_fu_5302_p2 = ($signed(select_ln98_12_fu_5295_p3) + $signed(grp_window_macc_fu_1140_ap_return));

assign sub1_val_output_7_V_fu_5436_p2 = ($signed(select_ln98_14_fu_5429_p3) + $signed(grp_window_macc_fu_1156_ap_return));

assign sub1_val_output_8_V_fu_6779_p2 = ($signed(select_ln98_16_fu_6772_p3) + $signed(grp_window_macc_fu_1140_ap_return));

assign sub1_val_output_9_V_fu_6913_p2 = ($signed(select_ln98_18_fu_6906_p3) + $signed(grp_window_macc_fu_1156_ap_return));

assign tmp1_nbwritereq_fu_618_p3 = out_stream_group_0_s_full_n;

assign tmp_100_fu_3978_p3 = sub0_val_output_4_V_fu_3972_p2[32'd15];

assign tmp_101_fu_4756_p3 = add_ln1192_18_fu_4750_p2[32'd17];

assign tmp_102_fu_4774_p3 = add_ln703_12_fu_4769_p2[32'd15];

assign tmp_103_fu_7934_p3 = select_ln340_44_reg_12750[32'd15];

assign tmp_104_fu_7954_p3 = mul_ln1118_4_reg_12977[32'd8];

assign tmp_106_fu_7972_p3 = mul_ln1118_4_reg_12977[32'd7];

assign tmp_107_fu_7999_p3 = add_ln415_4_fu_7989_p2[32'd14];

assign tmp_108_fu_8018_p3 = add_ln415_4_fu_7989_p2[32'd14];

assign tmp_10_nbwritereq_fu_761_p3 = out_stream_group_11_full_n;

assign tmp_110_fu_8026_p3 = mul_ln1118_4_reg_12977[32'd20];

assign tmp_111_fu_4065_p3 = add_ln1192_20_fu_4059_p2[32'd16];

assign tmp_112_fu_4079_p3 = sub0_val_output_5_V_fu_4073_p2[32'd15];

assign tmp_113_fu_4904_p3 = add_ln1192_22_fu_4898_p2[32'd17];

assign tmp_114_fu_4922_p3 = add_ln703_15_fu_4917_p2[32'd15];

assign tmp_115_fu_8093_p3 = select_ln340_50_reg_12757[32'd15];

assign tmp_116_fu_8113_p3 = mul_ln1118_5_reg_13002[32'd8];

assign tmp_118_fu_8131_p3 = mul_ln1118_5_reg_13002[32'd7];

assign tmp_119_fu_8158_p3 = add_ln415_5_fu_8148_p2[32'd14];

assign tmp_11_nbwritereq_fu_774_p3 = out_stream_group_12_full_n;

assign tmp_120_fu_8177_p3 = add_ln415_5_fu_8148_p2[32'd14];

assign tmp_122_fu_8185_p3 = mul_ln1118_5_reg_13002[32'd20];

assign tmp_123_fu_5054_p3 = add_ln1192_24_fu_5048_p2[32'd16];

assign tmp_124_fu_5068_p3 = sub0_val_output_6_V_fu_5062_p2[32'd15];

assign tmp_125_fu_5336_p3 = add_ln1192_26_fu_5330_p2[32'd17];

assign tmp_126_fu_5355_p3 = add_ln703_18_fu_5350_p2[32'd15];

assign tmp_127_fu_8791_p3 = select_ln340_56_reg_13027[32'd15];

assign tmp_128_fu_8811_p3 = mul_ln1118_6_reg_13182[32'd8];

assign tmp_12_nbwritereq_fu_787_p3 = out_stream_group_13_full_n;

assign tmp_130_fu_8829_p3 = mul_ln1118_6_reg_13182[32'd7];

assign tmp_131_fu_8856_p3 = add_ln415_6_fu_8846_p2[32'd14];

assign tmp_132_fu_8875_p3 = add_ln415_6_fu_8846_p2[32'd14];

assign tmp_134_fu_8883_p3 = mul_ln1118_6_reg_13182[32'd20];

assign tmp_135_fu_5155_p3 = add_ln1192_28_fu_5149_p2[32'd16];

assign tmp_136_fu_5169_p3 = sub0_val_output_7_V_fu_5163_p2[32'd15];

assign tmp_137_fu_5470_p3 = add_ln1192_30_fu_5464_p2[32'd17];

assign tmp_138_fu_5489_p3 = add_ln703_21_fu_5484_p2[32'd15];

assign tmp_139_fu_8950_p3 = select_ln340_62_reg_13034[32'd15];

assign tmp_13_nbwritereq_fu_800_p3 = out_stream_group_14_full_n;

assign tmp_140_fu_8970_p3 = mul_ln1118_7_reg_13207[32'd8];

assign tmp_142_fu_8988_p3 = mul_ln1118_7_reg_13207[32'd7];

assign tmp_143_fu_9015_p3 = add_ln415_7_fu_9005_p2[32'd14];

assign tmp_144_fu_9034_p3 = add_ln415_7_fu_9005_p2[32'd14];

assign tmp_146_fu_9042_p3 = mul_ln1118_7_reg_13207[32'd20];

assign tmp_147_fu_5583_p3 = add_ln1192_32_fu_5577_p2[32'd16];

assign tmp_148_fu_5596_p3 = sub0_val_output_8_V_fu_5591_p2[32'd15];

assign tmp_149_fu_6813_p3 = add_ln1192_34_fu_6807_p2[32'd17];

assign tmp_14_nbwritereq_fu_813_p3 = out_stream_group_15_full_n;

assign tmp_150_fu_6832_p3 = add_ln703_24_fu_6827_p2[32'd15];

assign tmp_151_fu_9109_p3 = select_ln340_65_reg_13232[32'd15];

assign tmp_152_fu_9129_p3 = mul_ln1118_8_reg_13238[32'd8];

assign tmp_154_fu_9147_p3 = mul_ln1118_8_reg_13238[32'd7];

assign tmp_155_fu_9174_p3 = add_ln415_8_fu_9164_p2[32'd14];

assign tmp_156_fu_9193_p3 = add_ln415_8_fu_9164_p2[32'd14];

assign tmp_158_fu_9201_p3 = mul_ln1118_8_reg_13238[32'd20];

assign tmp_159_fu_5682_p3 = add_ln1192_36_fu_5676_p2[32'd16];

assign tmp_160_fu_5695_p3 = sub0_val_output_9_V_fu_5690_p2[32'd15];

assign tmp_161_fu_6947_p3 = add_ln1192_38_fu_6941_p2[32'd17];

assign tmp_162_fu_6966_p3 = add_ln703_27_fu_6961_p2[32'd15];

assign tmp_163_fu_9398_p3 = select_ln340_67_reg_13263[32'd15];

assign tmp_164_fu_9418_p3 = mul_ln1118_9_reg_13351[32'd8];

assign tmp_166_fu_9436_p3 = mul_ln1118_9_reg_13351[32'd7];

assign tmp_167_fu_9463_p3 = add_ln415_9_fu_9453_p2[32'd14];

assign tmp_168_fu_9482_p3 = add_ln415_9_fu_9453_p2[32'd14];

assign tmp_170_fu_9490_p3 = mul_ln1118_9_reg_13351[32'd20];

assign tmp_171_fu_5782_p3 = add_ln1192_40_fu_5776_p2[32'd16];

assign tmp_172_fu_5796_p3 = sub0_val_output_10_s_fu_5790_p2[32'd15];

assign tmp_173_fu_7081_p3 = add_ln1192_42_fu_7075_p2[32'd17];

assign tmp_174_fu_7100_p3 = add_ln703_30_fu_7095_p2[32'd15];

assign tmp_175_fu_9557_p3 = select_ln340_69_reg_13270[32'd15];

assign tmp_176_fu_9577_p3 = mul_ln1118_10_reg_13376[32'd8];

assign tmp_178_fu_9595_p3 = mul_ln1118_10_reg_13376[32'd7];

assign tmp_179_fu_9622_p3 = add_ln415_10_fu_9612_p2[32'd14];

assign tmp_180_fu_9641_p3 = add_ln415_10_fu_9612_p2[32'd14];

assign tmp_182_fu_9649_p3 = mul_ln1118_10_reg_13376[32'd20];

assign tmp_183_fu_5883_p3 = add_ln1192_44_fu_5877_p2[32'd16];

assign tmp_184_fu_5897_p3 = sub0_val_output_11_s_fu_5891_p2[32'd15];

assign tmp_185_fu_7215_p3 = add_ln1192_46_fu_7209_p2[32'd17];

assign tmp_186_fu_7234_p3 = add_ln703_33_fu_7229_p2[32'd15];

assign tmp_187_fu_9716_p3 = select_ln340_71_reg_13277[32'd15];

assign tmp_188_fu_9736_p3 = mul_ln1118_11_reg_13401[32'd8];

assign tmp_190_fu_9754_p3 = mul_ln1118_11_reg_13401[32'd7];

assign tmp_191_fu_9781_p3 = add_ln415_11_fu_9771_p2[32'd14];

assign tmp_192_fu_9800_p3 = add_ln415_11_fu_9771_p2[32'd14];

assign tmp_194_fu_9808_p3 = mul_ln1118_11_reg_13401[32'd20];

assign tmp_195_fu_5984_p3 = add_ln1192_48_fu_5978_p2[32'd16];

assign tmp_196_fu_5998_p3 = sub0_val_output_12_s_fu_5992_p2[32'd15];

assign tmp_197_fu_7349_p3 = add_ln1192_50_fu_7343_p2[32'd17];

assign tmp_198_fu_7368_p3 = add_ln703_36_fu_7363_p2[32'd15];

assign tmp_199_fu_9935_p3 = select_ln340_73_reg_13284[32'd15];

assign tmp_1_nbwritereq_fu_631_p3 = out_stream_group_1_s_full_n;

assign tmp_200_fu_9955_p3 = mul_ln1118_12_reg_13455[32'd8];

assign tmp_202_fu_9973_p3 = mul_ln1118_12_reg_13455[32'd7];

assign tmp_203_fu_10000_p3 = add_ln415_12_fu_9990_p2[32'd14];

assign tmp_204_fu_10019_p3 = add_ln415_12_fu_9990_p2[32'd14];

assign tmp_206_fu_10027_p3 = mul_ln1118_12_reg_13455[32'd20];

assign tmp_207_fu_6085_p3 = add_ln1192_52_fu_6079_p2[32'd16];

assign tmp_208_fu_6099_p3 = sub0_val_output_13_s_fu_6093_p2[32'd15];

assign tmp_209_fu_7483_p3 = add_ln1192_54_fu_7477_p2[32'd17];

assign tmp_210_fu_7502_p3 = add_ln703_39_fu_7497_p2[32'd15];

assign tmp_211_fu_10094_p3 = select_ln340_75_reg_13291[32'd15];

assign tmp_212_fu_10114_p3 = mul_ln1118_13_reg_13480[32'd8];

assign tmp_214_fu_10132_p3 = mul_ln1118_13_reg_13480[32'd7];

assign tmp_215_fu_10159_p3 = add_ln415_13_fu_10149_p2[32'd14];

assign tmp_216_fu_10178_p3 = add_ln415_13_fu_10149_p2[32'd14];

assign tmp_218_fu_10186_p3 = mul_ln1118_13_reg_13480[32'd20];

assign tmp_219_fu_7597_p3 = add_ln1192_56_fu_7591_p2[32'd16];

assign tmp_220_fu_7611_p3 = sub0_val_output_14_s_fu_7605_p2[32'd15];

assign tmp_221_fu_8567_p3 = add_ln1192_58_fu_8561_p2[32'd17];

assign tmp_222_fu_8586_p3 = add_ln703_42_fu_8581_p2[32'd15];

assign tmp_223_fu_10253_p3 = select_ln340_77_reg_13426[32'd15];

assign tmp_224_fu_10273_p3 = mul_ln1118_14_reg_13505[32'd8];

assign tmp_226_fu_10291_p3 = mul_ln1118_14_reg_13505[32'd7];

assign tmp_227_fu_10318_p3 = add_ln415_14_fu_10308_p2[32'd14];

assign tmp_228_fu_10337_p3 = add_ln415_14_fu_10308_p2[32'd14];

assign tmp_230_fu_10345_p3 = mul_ln1118_14_reg_13505[32'd20];

assign tmp_231_fu_7698_p3 = add_ln1192_60_fu_7692_p2[32'd16];

assign tmp_232_fu_7712_p3 = sub0_val_output_15_s_fu_7706_p2[32'd15];

assign tmp_233_fu_8701_p3 = add_ln1192_62_fu_8695_p2[32'd17];

assign tmp_234_fu_8720_p3 = add_ln703_45_fu_8715_p2[32'd15];

assign tmp_235_fu_10432_p3 = select_ln340_79_reg_13433[32'd15];

assign tmp_236_fu_10452_p3 = mul_ln1118_15_reg_13545[32'd8];

assign tmp_238_fu_10470_p3 = mul_ln1118_15_reg_13545[32'd7];

assign tmp_239_fu_10497_p3 = add_ln415_15_fu_10487_p2[32'd14];

assign tmp_240_fu_10516_p3 = add_ln415_15_fu_10487_p2[32'd14];

assign tmp_242_fu_10524_p3 = mul_ln1118_15_reg_13545[32'd20];

assign tmp_2_nbwritereq_fu_644_p3 = out_stream_group_2_s_full_n;

assign tmp_3_nbwritereq_fu_657_p3 = out_stream_group_3_s_full_n;

assign tmp_47_fu_2253_p4 = {{ap_phi_mux_row_idx_0_phi_fu_1070_p4[2:1]}};

assign tmp_48_fu_2281_p4 = {{ap_phi_mux_col_idx_assign_phi_fu_1092_p4[8:1]}};

assign tmp_49_fu_2409_p4 = {{row_idx_fu_2389_p2[2:1]}};

assign tmp_4_nbwritereq_fu_670_p3 = out_stream_group_4_s_full_n;

assign tmp_50_fu_2541_p4 = {{col_idx_fu_2521_p2[8:1]}};

assign tmp_51_fu_3560_p3 = add_ln1192_fu_3554_p2[32'd16];

assign tmp_52_fu_3574_p3 = sub0_val_output_0_V_fu_3568_p2[32'd15];

assign tmp_53_fu_4164_p3 = add_ln1192_2_fu_4158_p2[32'd17];

assign tmp_54_fu_4182_p3 = add_ln703_fu_4177_p2[32'd15];

assign tmp_55_fu_6162_p3 = select_ln340_20_reg_12722[32'd15];

assign tmp_56_fu_6182_p3 = mul_ln1118_reg_12788[32'd8];

assign tmp_58_fu_6200_p3 = mul_ln1118_reg_12788[32'd7];

assign tmp_59_fu_6227_p3 = add_ln415_fu_6217_p2[32'd14];

assign tmp_5_nbwritereq_fu_683_p3 = out_stream_group_5_s_full_n;

assign tmp_60_fu_6246_p3 = add_ln415_fu_6217_p2[32'd14];

assign tmp_62_fu_6254_p3 = mul_ln1118_reg_12788[32'd20];

assign tmp_63_fu_3661_p3 = add_ln1192_4_fu_3655_p2[32'd16];

assign tmp_64_fu_3675_p3 = sub0_val_output_1_V_fu_3669_p2[32'd15];

assign tmp_65_fu_4312_p3 = add_ln1192_6_fu_4306_p2[32'd17];

assign tmp_66_fu_4330_p3 = add_ln703_3_fu_4325_p2[32'd15];

assign tmp_67_fu_6321_p3 = select_ln340_26_reg_12729[32'd15];

assign tmp_68_fu_6341_p3 = mul_ln1118_1_reg_12813[32'd8];

assign tmp_6_nbwritereq_fu_696_p3 = out_stream_group_6_s_full_n;

assign tmp_70_fu_6359_p3 = mul_ln1118_1_reg_12813[32'd7];

assign tmp_71_fu_6386_p3 = add_ln415_1_fu_6376_p2[32'd14];

assign tmp_72_fu_6405_p3 = add_ln415_1_fu_6376_p2[32'd14];

assign tmp_74_fu_6413_p3 = mul_ln1118_1_reg_12813[32'd20];

assign tmp_75_fu_3762_p3 = add_ln1192_8_fu_3756_p2[32'd16];

assign tmp_76_fu_3776_p3 = sub0_val_output_2_V_fu_3770_p2[32'd15];

assign tmp_77_fu_4460_p3 = add_ln1192_10_fu_4454_p2[32'd17];

assign tmp_78_fu_4478_p3 = add_ln703_6_fu_4473_p2[32'd15];

assign tmp_79_fu_6480_p3 = select_ln340_32_reg_12736[32'd15];

assign tmp_7_nbwritereq_fu_709_p3 = out_stream_group_7_s_full_n;

assign tmp_80_fu_6500_p3 = mul_ln1118_2_reg_12838[32'd8];

assign tmp_82_fu_6518_p3 = mul_ln1118_2_reg_12838[32'd7];

assign tmp_83_fu_6545_p3 = add_ln415_2_fu_6535_p2[32'd14];

assign tmp_84_fu_6564_p3 = add_ln415_2_fu_6535_p2[32'd14];

assign tmp_86_fu_6572_p3 = mul_ln1118_2_reg_12838[32'd20];

assign tmp_87_fu_3863_p3 = add_ln1192_12_fu_3857_p2[32'd16];

assign tmp_88_fu_3877_p3 = sub0_val_output_3_V_fu_3871_p2[32'd15];

assign tmp_89_fu_4608_p3 = add_ln1192_14_fu_4602_p2[32'd17];

assign tmp_8_nbwritereq_fu_722_p3 = out_stream_group_8_s_full_n;

assign tmp_90_fu_4626_p3 = add_ln703_9_fu_4621_p2[32'd15];

assign tmp_91_fu_7775_p3 = select_ln340_38_reg_12743[32'd15];

assign tmp_92_fu_7795_p3 = mul_ln1118_3_reg_12952[32'd8];

assign tmp_94_fu_7813_p3 = mul_ln1118_3_reg_12952[32'd7];

assign tmp_95_fu_7840_p3 = add_ln415_3_fu_7830_p2[32'd14];

assign tmp_96_fu_7859_p3 = add_ln415_3_fu_7830_p2[32'd14];

assign tmp_98_fu_7867_p3 = mul_ln1118_3_reg_12952[32'd20];

assign tmp_99_fu_3964_p3 = add_ln1192_16_fu_3958_p2[32'd16];

assign tmp_9_nbwritereq_fu_735_p3 = out_stream_group_9_s_full_n;

assign tmp_s_nbwritereq_fu_748_p3 = out_stream_group_10_full_n;

assign trunc_ln104_fu_3068_p1 = select_ln49_reg_11223[0:0];

assign trunc_ln2_fu_6328_p4 = {{mul_ln1118_1_reg_12813[21:8]}};

assign trunc_ln708_10_fu_9723_p4 = {{mul_ln1118_11_reg_13401[21:8]}};

assign trunc_ln708_11_fu_9942_p4 = {{mul_ln1118_12_reg_13455[21:8]}};

assign trunc_ln708_12_fu_10101_p4 = {{mul_ln1118_13_reg_13480[21:8]}};

assign trunc_ln708_13_fu_10260_p4 = {{mul_ln1118_14_reg_13505[21:8]}};

assign trunc_ln708_14_fu_10439_p4 = {{mul_ln1118_15_reg_13545[21:8]}};

assign trunc_ln708_1_fu_6487_p4 = {{mul_ln1118_2_reg_12838[21:8]}};

assign trunc_ln708_2_fu_7782_p4 = {{mul_ln1118_3_reg_12952[21:8]}};

assign trunc_ln708_3_fu_7941_p4 = {{mul_ln1118_4_reg_12977[21:8]}};

assign trunc_ln708_4_fu_8100_p4 = {{mul_ln1118_5_reg_13002[21:8]}};

assign trunc_ln708_5_fu_8798_p4 = {{mul_ln1118_6_reg_13182[21:8]}};

assign trunc_ln708_6_fu_8957_p4 = {{mul_ln1118_7_reg_13207[21:8]}};

assign trunc_ln708_7_fu_9116_p4 = {{mul_ln1118_8_reg_13238[21:8]}};

assign trunc_ln708_8_fu_9405_p4 = {{mul_ln1118_9_reg_13351[21:8]}};

assign trunc_ln708_9_fu_9564_p4 = {{mul_ln1118_10_reg_13376[21:8]}};

assign trunc_ln708_s_fu_6169_p4 = {{mul_ln1118_reg_12788[21:8]}};

assign trunc_ln718_10_fu_9291_p1 = mul_ln1118_10_fu_10692_p2[6:0];

assign trunc_ln718_11_fu_9311_p1 = mul_ln1118_11_fu_10701_p2[6:0];

assign trunc_ln718_12_fu_9878_p1 = mul_ln1118_12_fu_10710_p2[6:0];

assign trunc_ln718_13_fu_9898_p1 = mul_ln1118_13_fu_10719_p2[6:0];

assign trunc_ln718_14_fu_9918_p1 = mul_ln1118_14_fu_10728_p2[6:0];

assign trunc_ln718_15_fu_10415_p1 = mul_ln1118_15_fu_10737_p2[6:0];

assign trunc_ln718_1_fu_5255_p1 = mul_ln1118_1_fu_10611_p2[6:0];

assign trunc_ln718_2_fu_5275_p1 = mul_ln1118_2_fu_10620_p2[6:0];

assign trunc_ln718_3_fu_6642_p1 = mul_ln1118_3_fu_10629_p2[6:0];

assign trunc_ln718_4_fu_6662_p1 = mul_ln1118_4_fu_10638_p2[6:0];

assign trunc_ln718_5_fu_6682_p1 = mul_ln1118_5_fu_10647_p2[6:0];

assign trunc_ln718_6_fu_8255_p1 = mul_ln1118_6_fu_10656_p2[6:0];

assign trunc_ln718_7_fu_8275_p1 = mul_ln1118_7_fu_10665_p2[6:0];

assign trunc_ln718_8_fu_8331_p1 = mul_ln1118_8_fu_10674_p2[6:0];

assign trunc_ln718_9_fu_9271_p1 = mul_ln1118_9_fu_10683_p2[6:0];

assign trunc_ln718_fu_5235_p1 = mul_ln1118_fu_10602_p2[6:0];

assign xor_ln13_fu_2247_p2 = (phi_ln13_reg_1043 ^ 1'd1);

assign xor_ln340_10_fu_8387_p2 = (1'd1 ^ and_ln786_37_reg_13091);

assign xor_ln340_11_fu_8422_p2 = (1'd1 ^ and_ln786_39_reg_13110);

assign xor_ln340_12_fu_8457_p2 = (1'd1 ^ and_ln786_41_reg_13129);

assign xor_ln340_13_fu_8492_p2 = (1'd1 ^ and_ln786_43_reg_13148);

assign xor_ln340_14_fu_9332_p2 = (1'd1 ^ and_ln786_45_reg_13310);

assign xor_ln340_15_fu_9367_p2 = (1'd1 ^ and_ln786_47_reg_13329);

assign xor_ln340_16_fu_3594_p2 = (tmp_52_fu_3574_p3 ^ tmp_51_fu_3560_p3);

assign xor_ln340_17_fu_3701_p2 = (tmp_63_fu_3661_p3 ^ 1'd1);

assign xor_ln340_18_fu_4402_p2 = (1'd1 ^ and_ln786_19_fu_4390_p2);

assign xor_ln340_19_fu_3695_p2 = (tmp_64_fu_3675_p3 ^ tmp_63_fu_3661_p3);

assign xor_ln340_1_fu_4254_p2 = (1'd1 ^ and_ln786_16_fu_4242_p2);

assign xor_ln340_20_fu_3802_p2 = (tmp_75_fu_3762_p3 ^ 1'd1);

assign xor_ln340_21_fu_3796_p2 = (tmp_76_fu_3776_p3 ^ tmp_75_fu_3762_p3);

assign xor_ln340_22_fu_3903_p2 = (tmp_87_fu_3863_p3 ^ 1'd1);

assign xor_ln340_23_fu_3897_p2 = (tmp_88_fu_3877_p3 ^ tmp_87_fu_3863_p3);

assign xor_ln340_24_fu_4004_p2 = (tmp_99_fu_3964_p3 ^ 1'd1);

assign xor_ln340_25_fu_3998_p2 = (tmp_99_fu_3964_p3 ^ tmp_100_fu_3978_p3);

assign xor_ln340_26_fu_4105_p2 = (tmp_111_fu_4065_p3 ^ 1'd1);

assign xor_ln340_27_fu_4099_p2 = (tmp_112_fu_4079_p3 ^ tmp_111_fu_4065_p3);

assign xor_ln340_28_fu_5094_p2 = (tmp_123_fu_5054_p3 ^ 1'd1);

assign xor_ln340_29_fu_5088_p2 = (tmp_124_fu_5068_p3 ^ tmp_123_fu_5054_p3);

assign xor_ln340_2_fu_4550_p2 = (1'd1 ^ and_ln786_21_fu_4538_p2);

assign xor_ln340_30_fu_5195_p2 = (tmp_135_fu_5155_p3 ^ 1'd1);

assign xor_ln340_31_fu_5189_p2 = (tmp_136_fu_5169_p3 ^ tmp_135_fu_5155_p3);

assign xor_ln340_32_fu_5622_p2 = (tmp_147_fu_5583_p3 ^ 1'd1);

assign xor_ln340_33_fu_5616_p2 = (tmp_148_fu_5596_p3 ^ tmp_147_fu_5583_p3);

assign xor_ln340_34_fu_5721_p2 = (tmp_159_fu_5682_p3 ^ 1'd1);

assign xor_ln340_35_fu_5715_p2 = (tmp_160_fu_5695_p3 ^ tmp_159_fu_5682_p3);

assign xor_ln340_36_fu_5822_p2 = (tmp_171_fu_5782_p3 ^ 1'd1);

assign xor_ln340_37_fu_5816_p2 = (tmp_172_fu_5796_p3 ^ tmp_171_fu_5782_p3);

assign xor_ln340_38_fu_5923_p2 = (tmp_183_fu_5883_p3 ^ 1'd1);

assign xor_ln340_39_fu_5917_p2 = (tmp_184_fu_5897_p3 ^ tmp_183_fu_5883_p3);

assign xor_ln340_3_fu_4698_p2 = (1'd1 ^ and_ln786_23_fu_4686_p2);

assign xor_ln340_40_fu_6024_p2 = (tmp_195_fu_5984_p3 ^ 1'd1);

assign xor_ln340_41_fu_6018_p2 = (tmp_196_fu_5998_p3 ^ tmp_195_fu_5984_p3);

assign xor_ln340_42_fu_6125_p2 = (tmp_207_fu_6085_p3 ^ 1'd1);

assign xor_ln340_43_fu_6119_p2 = (tmp_208_fu_6099_p3 ^ tmp_207_fu_6085_p3);

assign xor_ln340_44_fu_7637_p2 = (tmp_219_fu_7597_p3 ^ 1'd1);

assign xor_ln340_45_fu_7631_p2 = (tmp_220_fu_7611_p3 ^ tmp_219_fu_7597_p3);

assign xor_ln340_46_fu_7738_p2 = (tmp_231_fu_7698_p3 ^ 1'd1);

assign xor_ln340_47_fu_7732_p2 = (tmp_232_fu_7712_p3 ^ tmp_231_fu_7698_p3);

assign xor_ln340_4_fu_4846_p2 = (1'd1 ^ and_ln786_25_fu_4834_p2);

assign xor_ln340_5_fu_4994_p2 = (1'd1 ^ and_ln786_27_fu_4982_p2);

assign xor_ln340_6_fu_6703_p2 = (1'd1 ^ and_ln786_29_reg_12875);

assign xor_ln340_7_fu_6738_p2 = (1'd1 ^ and_ln786_31_reg_12894);

assign xor_ln340_8_fu_8296_p2 = (1'd1 ^ and_ln786_33_reg_13053);

assign xor_ln340_9_fu_8352_p2 = (1'd1 ^ and_ln786_35_reg_13072);

assign xor_ln340_fu_3600_p2 = (tmp_51_fu_3560_p3 ^ 1'd1);

assign xor_ln416_16_fu_6235_p2 = (tmp_59_fu_6227_p3 ^ 1'd1);

assign xor_ln416_17_fu_6267_p2 = (tmp_57_reg_12801 ^ 1'd1);

assign xor_ln416_18_fu_6426_p2 = (tmp_69_reg_12826 ^ 1'd1);

assign xor_ln416_19_fu_6553_p2 = (tmp_83_fu_6545_p3 ^ 1'd1);

assign xor_ln416_20_fu_6585_p2 = (tmp_81_reg_12851 ^ 1'd1);

assign xor_ln416_21_fu_7848_p2 = (tmp_95_fu_7840_p3 ^ 1'd1);

assign xor_ln416_22_fu_7880_p2 = (tmp_93_reg_12965 ^ 1'd1);

assign xor_ln416_23_fu_8007_p2 = (tmp_107_fu_7999_p3 ^ 1'd1);

assign xor_ln416_24_fu_8039_p2 = (tmp_105_reg_12990 ^ 1'd1);

assign xor_ln416_25_fu_8166_p2 = (tmp_119_fu_8158_p3 ^ 1'd1);

assign xor_ln416_26_fu_8198_p2 = (tmp_117_reg_13015 ^ 1'd1);

assign xor_ln416_27_fu_8864_p2 = (tmp_131_fu_8856_p3 ^ 1'd1);

assign xor_ln416_28_fu_8896_p2 = (tmp_129_reg_13195 ^ 1'd1);

assign xor_ln416_29_fu_9023_p2 = (tmp_143_fu_9015_p3 ^ 1'd1);

assign xor_ln416_30_fu_9055_p2 = (tmp_141_reg_13220 ^ 1'd1);

assign xor_ln416_31_fu_9182_p2 = (tmp_155_fu_9174_p3 ^ 1'd1);

assign xor_ln416_32_fu_9214_p2 = (tmp_153_reg_13251 ^ 1'd1);

assign xor_ln416_33_fu_9471_p2 = (tmp_167_fu_9463_p3 ^ 1'd1);

assign xor_ln416_34_fu_9503_p2 = (tmp_165_reg_13364 ^ 1'd1);

assign xor_ln416_35_fu_9630_p2 = (tmp_179_fu_9622_p3 ^ 1'd1);

assign xor_ln416_36_fu_9662_p2 = (tmp_177_reg_13389 ^ 1'd1);

assign xor_ln416_37_fu_9789_p2 = (tmp_191_fu_9781_p3 ^ 1'd1);

assign xor_ln416_38_fu_9821_p2 = (tmp_189_reg_13414 ^ 1'd1);

assign xor_ln416_39_fu_10008_p2 = (tmp_203_fu_10000_p3 ^ 1'd1);

assign xor_ln416_40_fu_10040_p2 = (tmp_201_reg_13468 ^ 1'd1);

assign xor_ln416_41_fu_10167_p2 = (tmp_215_fu_10159_p3 ^ 1'd1);

assign xor_ln416_42_fu_10199_p2 = (tmp_213_reg_13493 ^ 1'd1);

assign xor_ln416_43_fu_10326_p2 = (tmp_227_fu_10318_p3 ^ 1'd1);

assign xor_ln416_44_fu_10358_p2 = (tmp_225_reg_13518 ^ 1'd1);

assign xor_ln416_45_fu_10505_p2 = (tmp_239_fu_10497_p3 ^ 1'd1);

assign xor_ln416_46_fu_10537_p2 = (tmp_237_reg_13558 ^ 1'd1);

assign xor_ln416_fu_6394_p2 = (tmp_71_fu_6386_p3 ^ 1'd1);

assign xor_ln57_fu_2481_p2 = (icmp_ln49_fu_2395_p2 ^ 1'd1);

assign xor_ln779_10_fu_9656_p2 = (tmp_182_fu_9649_p3 ^ 1'd1);

assign xor_ln779_11_fu_9815_p2 = (tmp_194_fu_9808_p3 ^ 1'd1);

assign xor_ln779_12_fu_10034_p2 = (tmp_206_fu_10027_p3 ^ 1'd1);

assign xor_ln779_13_fu_10193_p2 = (tmp_218_fu_10186_p3 ^ 1'd1);

assign xor_ln779_14_fu_10352_p2 = (tmp_230_fu_10345_p3 ^ 1'd1);

assign xor_ln779_15_fu_10531_p2 = (tmp_242_fu_10524_p3 ^ 1'd1);

assign xor_ln779_1_fu_6420_p2 = (tmp_74_fu_6413_p3 ^ 1'd1);

assign xor_ln779_2_fu_6579_p2 = (tmp_86_fu_6572_p3 ^ 1'd1);

assign xor_ln779_3_fu_7874_p2 = (tmp_98_fu_7867_p3 ^ 1'd1);

assign xor_ln779_4_fu_8033_p2 = (tmp_110_fu_8026_p3 ^ 1'd1);

assign xor_ln779_5_fu_8192_p2 = (tmp_122_fu_8185_p3 ^ 1'd1);

assign xor_ln779_6_fu_8890_p2 = (tmp_134_fu_8883_p3 ^ 1'd1);

assign xor_ln779_7_fu_9049_p2 = (tmp_146_fu_9042_p3 ^ 1'd1);

assign xor_ln779_8_fu_9208_p2 = (tmp_158_fu_9201_p3 ^ 1'd1);

assign xor_ln779_9_fu_9497_p2 = (tmp_170_fu_9490_p3 ^ 1'd1);

assign xor_ln779_fu_6261_p2 = (tmp_62_fu_6254_p3 ^ 1'd1);

assign xor_ln785_10_fu_7130_p2 = (tmp_173_fu_7081_p3 ^ 1'd1);

assign xor_ln785_11_fu_7264_p2 = (tmp_185_fu_7215_p3 ^ 1'd1);

assign xor_ln785_12_fu_7398_p2 = (tmp_197_fu_7349_p3 ^ 1'd1);

assign xor_ln785_13_fu_7532_p2 = (tmp_209_fu_7483_p3 ^ 1'd1);

assign xor_ln785_14_fu_8616_p2 = (tmp_221_fu_8567_p3 ^ 1'd1);

assign xor_ln785_15_fu_8750_p2 = (tmp_233_fu_8701_p3 ^ 1'd1);

assign xor_ln785_1_fu_4360_p2 = (tmp_65_fu_4312_p3 ^ 1'd1);

assign xor_ln785_2_fu_4508_p2 = (tmp_77_fu_4460_p3 ^ 1'd1);

assign xor_ln785_3_fu_4656_p2 = (tmp_89_fu_4608_p3 ^ 1'd1);

assign xor_ln785_4_fu_4804_p2 = (tmp_101_fu_4756_p3 ^ 1'd1);

assign xor_ln785_5_fu_4952_p2 = (tmp_113_fu_4904_p3 ^ 1'd1);

assign xor_ln785_6_fu_5385_p2 = (tmp_125_fu_5336_p3 ^ 1'd1);

assign xor_ln785_7_fu_5519_p2 = (tmp_137_fu_5470_p3 ^ 1'd1);

assign xor_ln785_8_fu_6862_p2 = (tmp_149_fu_6813_p3 ^ 1'd1);

assign xor_ln785_9_fu_6996_p2 = (tmp_161_fu_6947_p3 ^ 1'd1);

assign xor_ln785_fu_4212_p2 = (tmp_53_fu_4164_p3 ^ 1'd1);

assign xor_ln786_10_fu_5804_p2 = (tmp_172_fu_5796_p3 ^ 1'd1);

assign xor_ln786_11_fu_5905_p2 = (tmp_184_fu_5897_p3 ^ 1'd1);

assign xor_ln786_12_fu_6006_p2 = (tmp_196_fu_5998_p3 ^ 1'd1);

assign xor_ln786_13_fu_6107_p2 = (tmp_208_fu_6099_p3 ^ 1'd1);

assign xor_ln786_14_fu_7619_p2 = (tmp_220_fu_7611_p3 ^ 1'd1);

assign xor_ln786_15_fu_7720_p2 = (tmp_232_fu_7712_p3 ^ 1'd1);

assign xor_ln786_16_fu_3784_p2 = (tmp_76_fu_3776_p3 ^ 1'd1);

assign xor_ln786_17_fu_4520_p2 = (tmp_78_fu_4478_p3 ^ 1'd1);

assign xor_ln786_18_fu_3885_p2 = (tmp_88_fu_3877_p3 ^ 1'd1);

assign xor_ln786_19_fu_4668_p2 = (tmp_90_fu_4626_p3 ^ 1'd1);

assign xor_ln786_1_fu_4224_p2 = (tmp_54_fu_4182_p3 ^ 1'd1);

assign xor_ln786_20_fu_4816_p2 = (tmp_102_fu_4774_p3 ^ 1'd1);

assign xor_ln786_21_fu_4964_p2 = (tmp_114_fu_4922_p3 ^ 1'd1);

assign xor_ln786_22_fu_5397_p2 = (tmp_126_fu_5355_p3 ^ 1'd1);

assign xor_ln786_23_fu_5531_p2 = (tmp_138_fu_5489_p3 ^ 1'd1);

assign xor_ln786_24_fu_6874_p2 = (tmp_150_fu_6832_p3 ^ 1'd1);

assign xor_ln786_25_fu_7008_p2 = (tmp_162_fu_6966_p3 ^ 1'd1);

assign xor_ln786_26_fu_7142_p2 = (tmp_174_fu_7100_p3 ^ 1'd1);

assign xor_ln786_27_fu_7276_p2 = (tmp_186_fu_7234_p3 ^ 1'd1);

assign xor_ln786_28_fu_7410_p2 = (tmp_198_fu_7368_p3 ^ 1'd1);

assign xor_ln786_29_fu_7544_p2 = (tmp_210_fu_7502_p3 ^ 1'd1);

assign xor_ln786_2_fu_3683_p2 = (tmp_64_fu_3675_p3 ^ 1'd1);

assign xor_ln786_30_fu_8628_p2 = (tmp_222_fu_8586_p3 ^ 1'd1);

assign xor_ln786_31_fu_8762_p2 = (tmp_234_fu_8720_p3 ^ 1'd1);

assign xor_ln786_3_fu_4372_p2 = (tmp_66_fu_4330_p3 ^ 1'd1);

assign xor_ln786_4_fu_3986_p2 = (tmp_100_fu_3978_p3 ^ 1'd1);

assign xor_ln786_5_fu_4087_p2 = (tmp_112_fu_4079_p3 ^ 1'd1);

assign xor_ln786_6_fu_5076_p2 = (tmp_124_fu_5068_p3 ^ 1'd1);

assign xor_ln786_7_fu_5177_p2 = (tmp_136_fu_5169_p3 ^ 1'd1);

assign xor_ln786_8_fu_5604_p2 = (tmp_148_fu_5596_p3 ^ 1'd1);

assign xor_ln786_9_fu_5703_p2 = (tmp_160_fu_5695_p3 ^ 1'd1);

assign xor_ln786_fu_3582_p2 = (tmp_52_fu_3574_p3 ^ 1'd1);

assign zext_ln104_10_fu_3236_p1 = add_ln104_5_reg_12515;

assign zext_ln104_11_fu_3248_p1 = $unsigned(sext_ln104_1_fu_3245_p1);

assign zext_ln104_1_fu_3083_p1 = add_ln_fu_3071_p5;

assign zext_ln104_2_fu_3087_p1 = add_ln_fu_3071_p5;

assign zext_ln104_3_fu_3091_p1 = add_ln_fu_3071_p5;

assign zext_ln104_4_fu_3147_p1 = add_ln104_reg_12483;

assign zext_ln104_5_fu_3151_p1 = add_ln104_1_reg_12488;

assign zext_ln104_6_fu_3155_p1 = add_ln104_2_reg_12493;

assign zext_ln104_7_fu_3176_p1 = $unsigned(sext_ln104_fu_3172_p1);

assign zext_ln104_8_fu_3181_p1 = add_ln104_3_reg_12498;

assign zext_ln104_9_fu_3227_p1 = add_ln104_4_reg_12510;

assign zext_ln104_fu_3143_p1 = add_ln_reg_12453;

assign zext_ln106_10_fu_3286_p1 = add_ln106_6_reg_12565;

assign zext_ln106_11_fu_3336_p1 = $unsigned(sext_ln106_fu_3333_p1);

assign zext_ln106_1_fu_3021_p1 = add_ln1_fu_3011_p4;

assign zext_ln106_2_fu_3025_p1 = add_ln1_fu_3011_p4;

assign zext_ln106_3_fu_3029_p1 = add_ln1_fu_3011_p4;

assign zext_ln106_4_fu_3105_p1 = add_ln106_reg_11973;

assign zext_ln106_5_fu_3115_p1 = add_ln106_1_reg_11978;

assign zext_ln106_6_fu_3125_p1 = add_ln106_2_reg_11983;

assign zext_ln106_7_fu_3129_p1 = add_ln106_3_reg_11988;

assign zext_ln106_8_fu_3139_p1 = add_ln106_4_reg_11993;

assign zext_ln106_9_fu_3282_p1 = add_ln106_5_reg_12560;

assign zext_ln106_fu_3095_p1 = add_ln1_reg_11955;

assign zext_ln174_fu_2890_p1 = add_ln174_6_fu_2885_p2;

assign zext_ln415_10_fu_9608_p1 = and_ln415_10_fu_9602_p2;

assign zext_ln415_11_fu_9767_p1 = and_ln415_11_fu_9761_p2;

assign zext_ln415_12_fu_9986_p1 = and_ln415_12_fu_9980_p2;

assign zext_ln415_13_fu_10145_p1 = and_ln415_13_fu_10139_p2;

assign zext_ln415_14_fu_10304_p1 = and_ln415_14_fu_10298_p2;

assign zext_ln415_15_fu_10483_p1 = and_ln415_15_fu_10477_p2;

assign zext_ln415_1_fu_6372_p1 = and_ln415_1_fu_6366_p2;

assign zext_ln415_2_fu_6531_p1 = and_ln415_2_fu_6525_p2;

assign zext_ln415_3_fu_7826_p1 = and_ln415_3_fu_7820_p2;

assign zext_ln415_4_fu_7985_p1 = and_ln415_4_fu_7979_p2;

assign zext_ln415_5_fu_8144_p1 = and_ln415_5_fu_8138_p2;

assign zext_ln415_6_fu_8842_p1 = and_ln415_6_fu_8836_p2;

assign zext_ln415_7_fu_9001_p1 = and_ln415_7_fu_8995_p2;

assign zext_ln415_8_fu_9160_p1 = and_ln415_8_fu_9154_p2;

assign zext_ln415_9_fu_9449_p1 = and_ln415_9_fu_9443_p2;

assign zext_ln415_fu_6213_p1 = and_ln415_fu_6207_p2;

assign zext_ln49_1_fu_2708_p1 = select_ln49_4_reg_11261;

assign zext_ln49_2_fu_2835_p1 = select_ln49_5_reg_11281;

assign zext_ln49_3_fu_2838_p1 = select_ln49_5_reg_11281;

assign zext_ln49_4_fu_2843_p1 = select_ln49_6_reg_11287;

assign zext_ln49_5_fu_2846_p1 = select_ln49_6_reg_11287;

assign zext_ln49_6_fu_2877_p1 = select_ln49_7_reg_11293;

assign zext_ln49_7_fu_2880_p1 = select_ln49_7_reg_11293;

assign zext_ln49_fu_2820_p1 = select_ln49_4_reg_11261;

always @ (posedge ap_clk) begin
    mul_ln203_reg_11309[0] <= 1'b0;
    add_ln1_reg_11955[0] <= 1'b1;
    add_ln1_reg_11955[3:2] <= 2'b10;
    zext_ln106_1_reg_11961[0] <= 1'b1;
    zext_ln106_1_reg_11961[3:2] <= 2'b10;
    zext_ln106_1_reg_11961[7:5] <= 3'b000;
    zext_ln106_2_reg_11968[0] <= 1'b1;
    zext_ln106_2_reg_11968[3:2] <= 2'b10;
    zext_ln106_2_reg_11968[6:5] <= 2'b00;
    add_ln106_reg_11973[0] <= 1'b0;
    add_ln106_1_reg_11978[0] <= 1'b1;
    add_ln106_2_reg_11983[0] <= 1'b0;
    add_ln106_3_reg_11988[0] <= 1'b1;
    add_ln106_4_reg_11993[0] <= 1'b0;
    add_ln_reg_12453[0] <= 1'b0;
    add_ln_reg_12453[3:2] <= 2'b00;
    zext_ln104_1_reg_12461[0] <= 1'b0;
    zext_ln104_1_reg_12461[3:2] <= 2'b00;
    zext_ln104_1_reg_12461[7:5] <= 3'b000;
    zext_ln104_2_reg_12468[0] <= 1'b0;
    zext_ln104_2_reg_12468[3:2] <= 2'b00;
    zext_ln104_2_reg_12468[6:5] <= 2'b00;
    zext_ln106_reg_12473[0] <= 1'b1;
    zext_ln106_reg_12473[3:2] <= 2'b10;
    zext_ln106_reg_12473[8:5] <= 4'b0000;
    add_ln104_reg_12483[0] <= 1'b1;
    add_ln104_1_reg_12488[0] <= 1'b0;
    add_ln104_2_reg_12493[0] <= 1'b1;
    add_ln104_3_reg_12498[0] <= 1'b1;
    zext_ln104_reg_12503[0] <= 1'b0;
    zext_ln104_reg_12503[3:2] <= 2'b00;
    zext_ln104_reg_12503[8:5] <= 4'b0000;
    add_ln104_4_reg_12510[0] <= 1'b0;
    add_ln104_5_reg_12515[0] <= 1'b1;
    add_ln104_6_reg_12520[0] <= 1'b0;
    add_ln104_7_reg_12525[0] <= 1'b1;
    add_ln104_8_reg_12530[0] <= 1'b0;
    add_ln106_5_reg_12560[0] <= 1'b1;
    add_ln106_6_reg_12565[0] <= 1'b0;
    add_ln104_9_reg_12570[0] <= 1'b1;
    add_ln104_10_reg_12575[0] <= 1'b0;
    add_ln104_11_reg_12580[0] <= 1'b1;
    add_ln106_7_reg_12585[0] <= 1'b1;
    add_ln106_8_reg_12590[0] <= 1'b0;
    add_ln106_9_reg_12595[0] <= 1'b1;
    add_ln106_10_reg_12600[0] <= 1'b0;
    add_ln106_11_reg_12605[0] <= 1'b0;
    add_ln106_12_reg_12610[0] <= 1'b1;
    add_ln106_13_reg_12615[0] <= 1'b0;
end

endmodule //yolo_conv_top
