// Seed: 3319073257
module module_0 ();
  wire id_1;
endmodule
module module_1;
  assign id_1 = 1'b0;
  assign id_1 = id_1;
  tri0 id_2;
  tri0 id_3, id_4;
  module_0();
  always_ff @(id_3 or posedge 1) begin
    id_3 = 1'b0;
  end
  always @(negedge "") begin
    $display(id_4);
    id_2 = id_1;
  end
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  output wire id_13;
  input wire id_12;
  input wire id_11;
  output wire id_10;
  input wire id_9;
  input wire id_8;
  output wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_7[1 : 1] = id_3;
  module_0();
endmodule
