$date
	Sun Oct 23 09:37:17 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#702451
b100 !
1"
#702454
b100 &
b100 %
1$
#702455
0"
#702458
b10 &
b10 %
#702462
b1 &
1#
b1 %
#702466
b0 &
b0 %
0#
0$
#1697373
b10110 !
1"
#1697374
b10110 &
b10110 %
1$
#1697375
0"
#1697378
b1011 &
b1011 %
#1697382
b100010 &
b100010 %
#1697386
b10001 &
b10001 %
#1697390
b110100 &
b110100 %
#1697394
b11010 &
b11010 %
#1697398
b1101 &
b1101 %
#1697402
b101000 &
b101000 %
#1697406
b10100 &
b10100 %
#1697410
b1010 &
b1010 %
#1697414
b101 &
b101 %
#1697418
b10000 &
b10000 %
#1697422
b1000 &
b1000 %
#1697426
b100 &
b100 %
#1697430
b10 &
b10 %
#1697434
b1 &
b1 %
1#
#1697438
b0 &
0#
b0 %
0$
#2654525
b11000 !
1"
#2654526
b11000 &
b11000 %
1$
#2654527
0"
#2654530
b1100 &
b1100 %
#2654534
b110 &
b110 %
#2654538
b11 &
b11 %
#2654542
b1010 &
b1010 %
#2654546
b101 &
b101 %
#2654550
b10000 &
b10000 %
#2654554
b1000 &
b1000 %
#2654558
b100 &
b100 %
#2654562
b10 &
b10 %
#2654566
b1 &
1#
b1 %
#2654570
b0 &
b0 %
0#
0$
#4500012
