{
    "DESIGN_NAME": "counter",
    "VERILOG_FILES": "dir::counter.v",
    "CLOCK_PERIOD": 4.3,
    "CLOCK_PORT": "clk",
    "BASE_SDC_FILE": "dir::counter.sdc",
    "io_delay_constraint": 0.25,
    "FP_SIZING": "absolute",
    "DIE_AREA": "0 0 100 100",
    "PL_TARGET_DENSITY": 0.5,
    "DESIGN_IS_CORE": true,
    "FP_PDN_IRDROP": 1,
    "FP_PDN_VPITCH": 15,
    "FP_PDN_HPITCH": 20,
	  "FP_PDN_HORIZONTAL_HALO": 5,
	  "FP_PDN_VERTICAL_HALO": 5,
    "MAGIC_DRC_USE_GDS": false,
    "RUN_LINTER": 0,
    "GLB_RESIZER_TIMING_OPTIMIZATIONS": 0
}
