\hypertarget{_a_d_c__interface_8h}{}\doxysection{COTS/\+MCAL/\+ADC/\+ADC\+\_\+interface.h File Reference}
\label{_a_d_c__interface_8h}\index{COTS/MCAL/ADC/ADC\_interface.h@{COTS/MCAL/ADC/ADC\_interface.h}}


This file contains the interfacing information of ADC Module in STM32\+F103\+C8 ARM Microcontroller.  


\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group__adc__channels_gab7cb08b296fa07b6310ad727694dcf20}{CHANNEL0}}~0
\begin{DoxyCompactList}\small\item\em Channel 0. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__adc__channels_ga9ca650859f567dd5658607bd3537d09f}{CHANNEL1}}~1
\begin{DoxyCompactList}\small\item\em Channel 1. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__adc__channels_gad30eaf3e9b1fb5a11d3af9221caa8100}{CHANNEL2}}~2
\begin{DoxyCompactList}\small\item\em Channel 2. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__adc__channels_gae6e0c969395e4decbbdee21cb4222c2c}{CHANNEL3}}~3
\begin{DoxyCompactList}\small\item\em Channel 3. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__adc__channels_gad850f25aeb42d7078e6c30a12d0abda3}{CHANNEL4}}~4
\begin{DoxyCompactList}\small\item\em Channel 4. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__adc__channels_ga1d2343e5e77e8b1d1a73e75d39c0a72e}{CHANNEL5}}~5
\begin{DoxyCompactList}\small\item\em Channel 5. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__adc__channels_gad55234f01d292917f1a9999d767cae0b}{CHANNEL6}}~6
\begin{DoxyCompactList}\small\item\em Channel 6. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__adc__channels_ga2273e05045bdf59a3a756a615348a0df}{CHANNEL7}}~7
\begin{DoxyCompactList}\small\item\em Channel 7. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__adc__channels_gaec84a8bace07af1ae66fdaadc7bd418c}{CHANNEL8}}~8
\begin{DoxyCompactList}\small\item\em Channel 8. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__adc__channels_ga435de49e36105c9a460f19300f1bcbc2}{CHANNEL9}}~9
\begin{DoxyCompactList}\small\item\em Channel 9. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__adc__channels_ga21a9d2fd55fab90f5e42458a9255543c}{CHANNEL10}}~10
\begin{DoxyCompactList}\small\item\em Channel 10. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__adc__channels_gab4a6df8c42e49638c6ea0399a9edf9c7}{CHANNEL11}}~11
\begin{DoxyCompactList}\small\item\em Channel 11. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__adc__channels_gaa51bd7cff413924b1e4547d9b75d7246}{CHANNEL12}}~12
\begin{DoxyCompactList}\small\item\em Channel 12. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__adc__channels_gadfa7447996f9bfbf8d03428f5b08f0b2}{CHANNEL13}}~13
\begin{DoxyCompactList}\small\item\em Channel 13. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__adc__channels_ga4b2fccb29bd4f7d593774ae7fdfa4857}{CHANNEL14}}~14
\begin{DoxyCompactList}\small\item\em Channel 14. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__adc__channels_ga8b71f1bd44ae55b5fa8038b186486ca2}{CHANNEL15}}~15
\begin{DoxyCompactList}\small\item\em Channel 15. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__adc__channels_ga0bbdff56805c9ef5e59e6df1f0f46c33}{CHANNEL16}}~16
\begin{DoxyCompactList}\small\item\em Channel 16. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__adc__channels_ga3af73bb158fe94c64a35649b1be8c8f2}{CHANNEL17}}~17
\begin{DoxyCompactList}\small\item\em Channel 17. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__adc__channels_ga65bb7184d4537ad0befa5ae4bfb044a4}{CHANNEL18}}~18
\begin{DoxyCompactList}\small\item\em Channel 18. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
void \mbox{\hyperlink{_a_d_c__interface_8h_af1a488a0e8573d75ace08adefec357d8}{MADC\+\_\+v\+Init}} (void)
\begin{DoxyCompactList}\small\item\em This function is responsible for initializing the ADC module. \end{DoxyCompactList}\item 
\mbox{\hyperlink{group__typedefs_gac9b933f433c9cde06e3f0467a098556b}{u16\+\_\+t}} \mbox{\hyperlink{_a_d_c__interface_8h_af0744fea646ac7de3ca4c0b14c8042d0}{MADC\+\_\+u16\+Convert\+To\+Digital}} (\mbox{\hyperlink{group__typedefs_ga8127f1441872f9f912b20a65f40d4d24}{u8\+\_\+t}} A\+\_\+u8\+Channel\+Num)
\begin{DoxyCompactList}\small\item\em This function is responsible for converting the analog value to digital value. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{_a_d_c__interface_8h_ab1dd5b8e043f1bf64ab5c3178516de87}{MADC\+\_\+v\+Disable}} (void)
\begin{DoxyCompactList}\small\item\em This function is responsible for disabling the ADC module. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{_a_d_c__interface_8h_a77b65f39388fbc9685bf6c2421697b4f}{MADC\+\_\+v\+Enable}} (void)
\begin{DoxyCompactList}\small\item\em This function is responsible for enabling the ADC module. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{_a_d_c__interface_8h_ac1f00ee083387de1fc37c47be4f395fc}{MADC\+\_\+v\+Reg\+INT\+\_\+\+Disable}} (void)
\begin{DoxyCompactList}\small\item\em This function is responsible for disabling the ADC module interrupt. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{_a_d_c__interface_8h_adeff261257ef48e65197fbd5c64a4987}{MADC\+\_\+v\+Reg\+INTEnable}} (void)
\begin{DoxyCompactList}\small\item\em This function is responsible for enabling the ADC module interrupt. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{_a_d_c__interface_8h_add2ef083beb9b9808a934f520fcfc8d6}{MADC\+\_\+v\+Select\+Channel}} (\mbox{\hyperlink{group__typedefs_ga8127f1441872f9f912b20a65f40d4d24}{u8\+\_\+t}} A\+\_\+u8\+Channel\+Num)
\begin{DoxyCompactList}\small\item\em This function is responsible for selecting the channel of the ADC module. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{_a_d_c__interface_8h_a32a5a752414ca91e31ee94605c735811}{MADC\+\_\+v\+Set\+Call\+Back}} (void($\ast$MEXTI\+\_\+vp\+Pointer\+To\+\_\+\+ISR\+\_\+function)(void))
\begin{DoxyCompactList}\small\item\em This function is responsible for setting the callback function of the ADC module. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
This file contains the interfacing information of ADC Module in STM32\+F103\+C8 ARM Microcontroller. 

This file contains the prototyping of the APIs of ADC Module in STM32\+F103\+C8 ARM Microcontroller \begin{DoxyAuthor}{Author}
Ali El Bana 
\end{DoxyAuthor}
\begin{DoxyVersion}{Version}
1.\+0 
\end{DoxyVersion}
\begin{DoxyDate}{Date}
12/14/2022 
\end{DoxyDate}


Definition in file \mbox{\hyperlink{_a_d_c__interface_8h_source}{ADC\+\_\+interface.\+h}}.



\doxysubsection{Function Documentation}
\mbox{\Hypertarget{_a_d_c__interface_8h_af1a488a0e8573d75ace08adefec357d8}\label{_a_d_c__interface_8h_af1a488a0e8573d75ace08adefec357d8}} 
\index{ADC\_interface.h@{ADC\_interface.h}!MADC\_vInit@{MADC\_vInit}}
\index{MADC\_vInit@{MADC\_vInit}!ADC\_interface.h@{ADC\_interface.h}}
\doxysubsubsection{\texorpdfstring{MADC\_vInit()}{MADC\_vInit()}}
{\footnotesize\ttfamily void MADC\+\_\+v\+Init (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



This function is responsible for initializing the ADC module. 



Definition at line \mbox{\hyperlink{_a_d_c__program_8c_source_l00030}{30}} of file \mbox{\hyperlink{_a_d_c__program_8c_source}{ADC\+\_\+program.\+c}}.


\begin{DoxyCode}{0}
\DoxyCodeLine{00031 \{}
\DoxyCodeLine{00032 }
\DoxyCodeLine{00033     \textcolor{comment}{// EN CLK on APB2 bus to be able to operate ADC peripheral:}}
\DoxyCodeLine{00034     \mbox{\hyperlink{_m_r_c_c__interface_8h_adf4049d31c5859572e821de89f05d6df}{MRCC\_vEnablePeriphralCLK}}( \mbox{\hyperlink{group___bus_ga87b37ab3b0024e2cdf8d4e0cbe1febdd}{RCC\_APB2}}, \mbox{\hyperlink{group___peripheral_ga3cfcc0e3cd7a1bdafb109192c4a4b34b}{APB2ENR\_ADC1EN}} ) ;}
\DoxyCodeLine{00035 }
\DoxyCodeLine{00036     \textcolor{comment}{// EN/DIS power for ADC to be turned on/off:}}
\DoxyCodeLine{00037 \textcolor{preprocessor}{    \#if ADC\_ON == ENABLE}}
\DoxyCodeLine{00038 }
\DoxyCodeLine{00039     \mbox{\hyperlink{group__bitmath_ga6ec8b9eaa50956e59aedcd2c050298d3}{SET\_BIT}}( ADC-\/>CR2, ADON ) ;}
\DoxyCodeLine{00040 }
\DoxyCodeLine{00041 \textcolor{preprocessor}{    \#elif ADC\_ON == DISABLE}}
\DoxyCodeLine{00042 }
\DoxyCodeLine{00043     \mbox{\hyperlink{group__bitmath_gaf19b6fac717c58884e62ee37a2e89786}{CLR\_BIT}}( ADC-\/>CR2, ADON ) ;}
\DoxyCodeLine{00044 }
\DoxyCodeLine{00045 \textcolor{preprocessor}{    \#endif}}
\DoxyCodeLine{00046 }
\DoxyCodeLine{00047     \textcolor{comment}{// Select ADC prescalers(2/4/6/8):}}
\DoxyCodeLine{00048 \textcolor{preprocessor}{    \#if ADC\_PRESCALER == DIV\_BY\_2}}
\DoxyCodeLine{00049 }
\DoxyCodeLine{00050     \mbox{\hyperlink{group__bitmath_gaf19b6fac717c58884e62ee37a2e89786}{CLR\_BIT}}( ADC-\/>CCR, ADCPRE0 ) ;}
\DoxyCodeLine{00051     \mbox{\hyperlink{group__bitmath_gaf19b6fac717c58884e62ee37a2e89786}{CLR\_BIT}}( ADC-\/>CCR, ADCPRE0 ) ;}
\DoxyCodeLine{00052 }
\DoxyCodeLine{00053 \textcolor{preprocessor}{    \#elif ADC\_PRESCALER == DIV\_BY\_4}}
\DoxyCodeLine{00054 }
\DoxyCodeLine{00055     \mbox{\hyperlink{group__bitmath_ga6ec8b9eaa50956e59aedcd2c050298d3}{SET\_BIT}}( ADC-\/>CCR, ADCPRE0 ) ;}
\DoxyCodeLine{00056     \mbox{\hyperlink{group__bitmath_gaf19b6fac717c58884e62ee37a2e89786}{CLR\_BIT}}( ADC-\/>CCR, ADCPRE0 ) ;}
\DoxyCodeLine{00057 }
\DoxyCodeLine{00058 \textcolor{preprocessor}{    \#elif ADC\_PRESCALER == DIV\_BY\_6}}
\DoxyCodeLine{00059 }
\DoxyCodeLine{00060     \mbox{\hyperlink{group__bitmath_gaf19b6fac717c58884e62ee37a2e89786}{CLR\_BIT}}( ADC-\/>CCR, ADCPRE0 ) ;}
\DoxyCodeLine{00061     \mbox{\hyperlink{group__bitmath_ga6ec8b9eaa50956e59aedcd2c050298d3}{SET\_BIT}}( ADC-\/>CCR, ADCPRE0 ) ;}
\DoxyCodeLine{00062 }
\DoxyCodeLine{00063 \textcolor{preprocessor}{    \#elif ADC\_PRESCALER == DIV\_BY\_8}}
\DoxyCodeLine{00064 }
\DoxyCodeLine{00065     \mbox{\hyperlink{group__bitmath_ga6ec8b9eaa50956e59aedcd2c050298d3}{SET\_BIT}}( ADC-\/>CCR, ADCPRE0 ) ;}
\DoxyCodeLine{00066     \mbox{\hyperlink{group__bitmath_ga6ec8b9eaa50956e59aedcd2c050298d3}{SET\_BIT}}( ADC-\/>CCR, ADCPRE0 ) ;}
\DoxyCodeLine{00067 }
\DoxyCodeLine{00068 \textcolor{preprocessor}{    \#endif}}
\DoxyCodeLine{00069 }
\DoxyCodeLine{00070 }
\DoxyCodeLine{00071     \textcolor{comment}{// Select ADC Resolution(12/10/8/6):}}
\DoxyCodeLine{00072 \textcolor{preprocessor}{    \#if RESOLUTION == \_12\_BITS}}
\DoxyCodeLine{00073 }
\DoxyCodeLine{00074     \mbox{\hyperlink{group__bitmath_gaf19b6fac717c58884e62ee37a2e89786}{CLR\_BIT}}( ADC-\/>CR1, RES0 ) ;}
\DoxyCodeLine{00075     \mbox{\hyperlink{group__bitmath_gaf19b6fac717c58884e62ee37a2e89786}{CLR\_BIT}}( ADC-\/>CR1, RES1 ) ;}
\DoxyCodeLine{00076 }
\DoxyCodeLine{00077 \textcolor{preprocessor}{    \#elif RESOLUTION == \_10\_BITS}}
\DoxyCodeLine{00078 }
\DoxyCodeLine{00079     \mbox{\hyperlink{group__bitmath_ga6ec8b9eaa50956e59aedcd2c050298d3}{SET\_BIT}}( ADC-\/>CR1, RES0 ) ;}
\DoxyCodeLine{00080     \mbox{\hyperlink{group__bitmath_gaf19b6fac717c58884e62ee37a2e89786}{CLR\_BIT}}( ADC-\/>CR1, RES1 ) ;}
\DoxyCodeLine{00081 }
\DoxyCodeLine{00082 \textcolor{preprocessor}{    \#elif RESOLUTION == \_8\_BITS}}
\DoxyCodeLine{00083 }
\DoxyCodeLine{00084     \mbox{\hyperlink{group__bitmath_gaf19b6fac717c58884e62ee37a2e89786}{CLR\_BIT}}( ADC-\/>CR1, RES0 ) ;}
\DoxyCodeLine{00085     \mbox{\hyperlink{group__bitmath_ga6ec8b9eaa50956e59aedcd2c050298d3}{SET\_BIT}}( ADC-\/>CR1, RES1 ) ;}
\DoxyCodeLine{00086 }
\DoxyCodeLine{00087 \textcolor{preprocessor}{    \#elif RESOLUTION == \_6\_BITS}}
\DoxyCodeLine{00088 }
\DoxyCodeLine{00089     \mbox{\hyperlink{group__bitmath_ga6ec8b9eaa50956e59aedcd2c050298d3}{SET\_BIT}}( ADC-\/>CR1, RES0 ) ;}
\DoxyCodeLine{00090     \mbox{\hyperlink{group__bitmath_ga6ec8b9eaa50956e59aedcd2c050298d3}{SET\_BIT}}( ADC-\/>CR1, RES1 ) ;}
\DoxyCodeLine{00091 }
\DoxyCodeLine{00092 \textcolor{preprocessor}{    \#endif}}
\DoxyCodeLine{00093 }
\DoxyCodeLine{00094 }
\DoxyCodeLine{00095     \textcolor{comment}{// ADC Data Alignment(Right/Left):}}
\DoxyCodeLine{00096 \textcolor{preprocessor}{    \#if DATA\_ALIGN == RIGHT}}
\DoxyCodeLine{00097 }
\DoxyCodeLine{00098     \mbox{\hyperlink{group__bitmath_gaf19b6fac717c58884e62ee37a2e89786}{CLR\_BIT}}( ADC-\/>CR2, ALIGN ) ;}
\DoxyCodeLine{00099 }
\DoxyCodeLine{00100 \textcolor{preprocessor}{    \#elif DATA\_ALIGN == LEFT}}
\DoxyCodeLine{00101 }
\DoxyCodeLine{00102     \mbox{\hyperlink{group__bitmath_ga6ec8b9eaa50956e59aedcd2c050298d3}{SET\_BIT}}( ADC-\/>CR2, ALIGN ) ;}
\DoxyCodeLine{00103 }
\DoxyCodeLine{00104 \textcolor{preprocessor}{    \#endif}}
\DoxyCodeLine{00105 }
\DoxyCodeLine{00106 }
\DoxyCodeLine{00107     \textcolor{comment}{// EN/DIS Injected INT:}}
\DoxyCodeLine{00108 \textcolor{preprocessor}{    \#if JEOCIE\_MODE == ENABLE}}
\DoxyCodeLine{00109 }
\DoxyCodeLine{00110     \mbox{\hyperlink{group__bitmath_ga6ec8b9eaa50956e59aedcd2c050298d3}{SET\_BIT}}( ADC-\/>CR1, JEOCIE ) ;}
\DoxyCodeLine{00111 }
\DoxyCodeLine{00112 \textcolor{preprocessor}{    \#elif JEOCIE\_MODE == DISABLE}}
\DoxyCodeLine{00113 }
\DoxyCodeLine{00114     \mbox{\hyperlink{group__bitmath_gaf19b6fac717c58884e62ee37a2e89786}{CLR\_BIT}}( ADC-\/>CR1, JEOCIE ) ;}
\DoxyCodeLine{00115 }
\DoxyCodeLine{00116 \textcolor{preprocessor}{    \#endif}}
\DoxyCodeLine{00117 }
\DoxyCodeLine{00118     \textcolor{comment}{// EN/DIS Regular INT:}}
\DoxyCodeLine{00119 \textcolor{preprocessor}{    \#if EOCIE\_MODE == ENABLE}}
\DoxyCodeLine{00120 }
\DoxyCodeLine{00121     \mbox{\hyperlink{group__bitmath_ga6ec8b9eaa50956e59aedcd2c050298d3}{SET\_BIT}}( ADC-\/>CR1, EOCIE ) ;}
\DoxyCodeLine{00122 }
\DoxyCodeLine{00123 \textcolor{preprocessor}{    \#elif EOCIE\_MODE == DISABLE}}
\DoxyCodeLine{00124 }
\DoxyCodeLine{00125     \mbox{\hyperlink{group__bitmath_gaf19b6fac717c58884e62ee37a2e89786}{CLR\_BIT}}( ADC-\/>CR1, EOCIE ) ;}
\DoxyCodeLine{00126 }
\DoxyCodeLine{00127 \textcolor{preprocessor}{    \#endif}}
\DoxyCodeLine{00128 }
\DoxyCodeLine{00129     \textcolor{comment}{// EN/DIS Overrun interrupt:}}
\DoxyCodeLine{00130 \textcolor{preprocessor}{    \#if OVERRUN\_INT == ENABLE}}
\DoxyCodeLine{00131 }
\DoxyCodeLine{00132     \mbox{\hyperlink{group__bitmath_ga6ec8b9eaa50956e59aedcd2c050298d3}{SET\_BIT}}( ADC-\/>CR1, OVRIE ) ;}
\DoxyCodeLine{00133 }
\DoxyCodeLine{00134 \textcolor{preprocessor}{    \#elif OVERRUN\_INT == DISABLE}}
\DoxyCodeLine{00135 }
\DoxyCodeLine{00136     \mbox{\hyperlink{group__bitmath_gaf19b6fac717c58884e62ee37a2e89786}{CLR\_BIT}}( ADC-\/>CR1, OVRIE ) ;}
\DoxyCodeLine{00137 }
\DoxyCodeLine{00138 \textcolor{preprocessor}{    \#endif}}
\DoxyCodeLine{00139 }
\DoxyCodeLine{00140     \textcolor{comment}{// Select Regular channel sequence length(1/2/3/.../16):}}
\DoxyCodeLine{00141 \textcolor{preprocessor}{    \#if REG\_SQ\_LENGTH == \_1\_CONV}}
\DoxyCodeLine{00142 }
\DoxyCodeLine{00143     \mbox{\hyperlink{group__bitmath_gaf19b6fac717c58884e62ee37a2e89786}{CLR\_BIT}}( ADC-\/>SQR1, L0 ) ;}
\DoxyCodeLine{00144     \mbox{\hyperlink{group__bitmath_gaf19b6fac717c58884e62ee37a2e89786}{CLR\_BIT}}( ADC-\/>SQR1, L1 ) ;}
\DoxyCodeLine{00145     \mbox{\hyperlink{group__bitmath_gaf19b6fac717c58884e62ee37a2e89786}{CLR\_BIT}}( ADC-\/>SQR1, L2 ) ;}
\DoxyCodeLine{00146     \mbox{\hyperlink{group__bitmath_gaf19b6fac717c58884e62ee37a2e89786}{CLR\_BIT}}( ADC-\/>SQR1, L3 ) ;}
\DoxyCodeLine{00147 }
\DoxyCodeLine{00148 \textcolor{preprocessor}{    \#elif REG\_SQ\_LENGTH == \_2\_CONV}}
\DoxyCodeLine{00149 }
\DoxyCodeLine{00150     \mbox{\hyperlink{group__bitmath_ga6ec8b9eaa50956e59aedcd2c050298d3}{SET\_BIT}}( ADC-\/>SQR1, L0 ) ;}
\DoxyCodeLine{00151     \mbox{\hyperlink{group__bitmath_gaf19b6fac717c58884e62ee37a2e89786}{CLR\_BIT}}( ADC-\/>SQR1, L1 ) ;}
\DoxyCodeLine{00152     \mbox{\hyperlink{group__bitmath_gaf19b6fac717c58884e62ee37a2e89786}{CLR\_BIT}}( ADC-\/>SQR1, L2 ) ;}
\DoxyCodeLine{00153     \mbox{\hyperlink{group__bitmath_gaf19b6fac717c58884e62ee37a2e89786}{CLR\_BIT}}( ADC-\/>SQR1, L3 ) ;}
\DoxyCodeLine{00154 }
\DoxyCodeLine{00155 \textcolor{preprocessor}{    \#elif REG\_SQ\_LENGTH == \_3\_CONV}}
\DoxyCodeLine{00156 }
\DoxyCodeLine{00157     \mbox{\hyperlink{group__bitmath_gaf19b6fac717c58884e62ee37a2e89786}{CLR\_BIT}}( ADC-\/>SQR1, L0 ) ;}
\DoxyCodeLine{00158     \mbox{\hyperlink{group__bitmath_ga6ec8b9eaa50956e59aedcd2c050298d3}{SET\_BIT}}( ADC-\/>SQR1, L1 ) ;}
\DoxyCodeLine{00159     \mbox{\hyperlink{group__bitmath_gaf19b6fac717c58884e62ee37a2e89786}{CLR\_BIT}}( ADC-\/>SQR1, L2 ) ;}
\DoxyCodeLine{00160     \mbox{\hyperlink{group__bitmath_gaf19b6fac717c58884e62ee37a2e89786}{CLR\_BIT}}( ADC-\/>SQR1, L3 ) ;}
\DoxyCodeLine{00161 }
\DoxyCodeLine{00162 \textcolor{preprocessor}{    \#elif REG\_SQ\_LENGTH == \_4\_CONV}}
\DoxyCodeLine{00163 }
\DoxyCodeLine{00164     \mbox{\hyperlink{group__bitmath_ga6ec8b9eaa50956e59aedcd2c050298d3}{SET\_BIT}}( ADC-\/>SQR1, L0 ) ;}
\DoxyCodeLine{00165     \mbox{\hyperlink{group__bitmath_ga6ec8b9eaa50956e59aedcd2c050298d3}{SET\_BIT}}( ADC-\/>SQR1, L1 ) ;}
\DoxyCodeLine{00166     \mbox{\hyperlink{group__bitmath_gaf19b6fac717c58884e62ee37a2e89786}{CLR\_BIT}}( ADC-\/>SQR1, L2 ) ;}
\DoxyCodeLine{00167     \mbox{\hyperlink{group__bitmath_gaf19b6fac717c58884e62ee37a2e89786}{CLR\_BIT}}( ADC-\/>SQR1, L3 ) ;}
\DoxyCodeLine{00168 }
\DoxyCodeLine{00169 \textcolor{preprocessor}{    \#elif REG\_SQ\_LENGTH == \_5\_CONV}}
\DoxyCodeLine{00170 }
\DoxyCodeLine{00171     \mbox{\hyperlink{group__bitmath_gaf19b6fac717c58884e62ee37a2e89786}{CLR\_BIT}}( ADC-\/>SQR1, L0 ) ;}
\DoxyCodeLine{00172     \mbox{\hyperlink{group__bitmath_gaf19b6fac717c58884e62ee37a2e89786}{CLR\_BIT}}( ADC-\/>SQR1, L1 ) ;}
\DoxyCodeLine{00173     \mbox{\hyperlink{group__bitmath_ga6ec8b9eaa50956e59aedcd2c050298d3}{SET\_BIT}}( ADC-\/>SQR1, L2 ) ;}
\DoxyCodeLine{00174     \mbox{\hyperlink{group__bitmath_gaf19b6fac717c58884e62ee37a2e89786}{CLR\_BIT}}( ADC-\/>SQR1, L3 ) ;}
\DoxyCodeLine{00175 }
\DoxyCodeLine{00176 \textcolor{preprocessor}{    \#elif REG\_SQ\_LENGTH == \_6\_CONV}}
\DoxyCodeLine{00177 }
\DoxyCodeLine{00178     \mbox{\hyperlink{group__bitmath_ga6ec8b9eaa50956e59aedcd2c050298d3}{SET\_BIT}}( ADC-\/>SQR1, L0 ) ;}
\DoxyCodeLine{00179     \mbox{\hyperlink{group__bitmath_gaf19b6fac717c58884e62ee37a2e89786}{CLR\_BIT}}( ADC-\/>SQR1, L1 ) ;}
\DoxyCodeLine{00180     \mbox{\hyperlink{group__bitmath_ga6ec8b9eaa50956e59aedcd2c050298d3}{SET\_BIT}}( ADC-\/>SQR1, L2 ) ;}
\DoxyCodeLine{00181     \mbox{\hyperlink{group__bitmath_gaf19b6fac717c58884e62ee37a2e89786}{CLR\_BIT}}( ADC-\/>SQR1, L3 ) ;}
\DoxyCodeLine{00182 }
\DoxyCodeLine{00183 \textcolor{preprocessor}{    \#elif REG\_SQ\_LENGTH == \_7\_CONV}}
\DoxyCodeLine{00184 }
\DoxyCodeLine{00185     \mbox{\hyperlink{group__bitmath_gaf19b6fac717c58884e62ee37a2e89786}{CLR\_BIT}}( ADC-\/>SQR1, L0 ) ;}
\DoxyCodeLine{00186     \mbox{\hyperlink{group__bitmath_ga6ec8b9eaa50956e59aedcd2c050298d3}{SET\_BIT}}( ADC-\/>SQR1, L1 ) ;}
\DoxyCodeLine{00187     \mbox{\hyperlink{group__bitmath_ga6ec8b9eaa50956e59aedcd2c050298d3}{SET\_BIT}}( ADC-\/>SQR1, L2 ) ;}
\DoxyCodeLine{00188     \mbox{\hyperlink{group__bitmath_gaf19b6fac717c58884e62ee37a2e89786}{CLR\_BIT}}( ADC-\/>SQR1, L3 ) ;}
\DoxyCodeLine{00189 }
\DoxyCodeLine{00190 \textcolor{preprocessor}{    \#elif REG\_SQ\_LENGTH == \_8\_CONV}}
\DoxyCodeLine{00191 }
\DoxyCodeLine{00192     \mbox{\hyperlink{group__bitmath_ga6ec8b9eaa50956e59aedcd2c050298d3}{SET\_BIT}}( ADC-\/>SQR1, L0 ) ;}
\DoxyCodeLine{00193     \mbox{\hyperlink{group__bitmath_ga6ec8b9eaa50956e59aedcd2c050298d3}{SET\_BIT}}( ADC-\/>SQR1, L1 ) ;}
\DoxyCodeLine{00194     \mbox{\hyperlink{group__bitmath_ga6ec8b9eaa50956e59aedcd2c050298d3}{SET\_BIT}}( ADC-\/>SQR1, L2 ) ;}
\DoxyCodeLine{00195     \mbox{\hyperlink{group__bitmath_gaf19b6fac717c58884e62ee37a2e89786}{CLR\_BIT}}( ADC-\/>SQR1, L3 ) ;}
\DoxyCodeLine{00196 }
\DoxyCodeLine{00197 \textcolor{preprocessor}{    \#elif REG\_SQ\_LENGTH == \_9\_CONV}}
\DoxyCodeLine{00198 }
\DoxyCodeLine{00199     \mbox{\hyperlink{group__bitmath_gaf19b6fac717c58884e62ee37a2e89786}{CLR\_BIT}}( ADC-\/>SQR1, L0 ) ;}
\DoxyCodeLine{00200     \mbox{\hyperlink{group__bitmath_gaf19b6fac717c58884e62ee37a2e89786}{CLR\_BIT}}( ADC-\/>SQR1, L1 ) ;}
\DoxyCodeLine{00201     \mbox{\hyperlink{group__bitmath_gaf19b6fac717c58884e62ee37a2e89786}{CLR\_BIT}}( ADC-\/>SQR1, L2 ) ;}
\DoxyCodeLine{00202     \mbox{\hyperlink{group__bitmath_ga6ec8b9eaa50956e59aedcd2c050298d3}{SET\_BIT}}( ADC-\/>SQR1, L3 ) ;}
\DoxyCodeLine{00203 }
\DoxyCodeLine{00204 \textcolor{preprocessor}{    \#elif REG\_SQ\_LENGTH == \_10\_CONV}}
\DoxyCodeLine{00205 }
\DoxyCodeLine{00206     \mbox{\hyperlink{group__bitmath_ga6ec8b9eaa50956e59aedcd2c050298d3}{SET\_BIT}}( ADC-\/>SQR1, L0 ) ;}
\DoxyCodeLine{00207     \mbox{\hyperlink{group__bitmath_gaf19b6fac717c58884e62ee37a2e89786}{CLR\_BIT}}( ADC-\/>SQR1, L1 ) ;}
\DoxyCodeLine{00208     \mbox{\hyperlink{group__bitmath_gaf19b6fac717c58884e62ee37a2e89786}{CLR\_BIT}}( ADC-\/>SQR1, L2 ) ;}
\DoxyCodeLine{00209     \mbox{\hyperlink{group__bitmath_ga6ec8b9eaa50956e59aedcd2c050298d3}{SET\_BIT}}( ADC-\/>SQR1, L3 ) ;}
\DoxyCodeLine{00210 }
\DoxyCodeLine{00211 \textcolor{preprocessor}{    \#elif REG\_SQ\_LENGTH == \_11\_CONV}}
\DoxyCodeLine{00212 }
\DoxyCodeLine{00213     \mbox{\hyperlink{group__bitmath_gaf19b6fac717c58884e62ee37a2e89786}{CLR\_BIT}}( ADC-\/>SQR1, L0 ) ;}
\DoxyCodeLine{00214     \mbox{\hyperlink{group__bitmath_ga6ec8b9eaa50956e59aedcd2c050298d3}{SET\_BIT}}( ADC-\/>SQR1, L1 ) ;}
\DoxyCodeLine{00215     \mbox{\hyperlink{group__bitmath_gaf19b6fac717c58884e62ee37a2e89786}{CLR\_BIT}}( ADC-\/>SQR1, L2 ) ;}
\DoxyCodeLine{00216     \mbox{\hyperlink{group__bitmath_ga6ec8b9eaa50956e59aedcd2c050298d3}{SET\_BIT}}( ADC-\/>SQR1, L3 ) ;}
\DoxyCodeLine{00217 }
\DoxyCodeLine{00218 \textcolor{preprocessor}{    \#elif REG\_SQ\_LENGTH == \_12\_CONV}}
\DoxyCodeLine{00219 }
\DoxyCodeLine{00220     \mbox{\hyperlink{group__bitmath_ga6ec8b9eaa50956e59aedcd2c050298d3}{SET\_BIT}}( ADC-\/>SQR1, L0 ) ;}
\DoxyCodeLine{00221     \mbox{\hyperlink{group__bitmath_ga6ec8b9eaa50956e59aedcd2c050298d3}{SET\_BIT}}( ADC-\/>SQR1, L1 ) ;}
\DoxyCodeLine{00222     \mbox{\hyperlink{group__bitmath_gaf19b6fac717c58884e62ee37a2e89786}{CLR\_BIT}}( ADC-\/>SQR1, L2 ) ;}
\DoxyCodeLine{00223     \mbox{\hyperlink{group__bitmath_ga6ec8b9eaa50956e59aedcd2c050298d3}{SET\_BIT}}( ADC-\/>SQR1, L3 ) ;}
\DoxyCodeLine{00224 }
\DoxyCodeLine{00225 \textcolor{preprocessor}{    \#elif REG\_SQ\_LENGTH == \_13\_CONV}}
\DoxyCodeLine{00226 }
\DoxyCodeLine{00227     \mbox{\hyperlink{group__bitmath_gaf19b6fac717c58884e62ee37a2e89786}{CLR\_BIT}}( ADC-\/>SQR1, L0 ) ;}
\DoxyCodeLine{00228     \mbox{\hyperlink{group__bitmath_gaf19b6fac717c58884e62ee37a2e89786}{CLR\_BIT}}( ADC-\/>SQR1, L1 ) ;}
\DoxyCodeLine{00229     \mbox{\hyperlink{group__bitmath_ga6ec8b9eaa50956e59aedcd2c050298d3}{SET\_BIT}}( ADC-\/>SQR1, L2 ) ;}
\DoxyCodeLine{00230     \mbox{\hyperlink{group__bitmath_ga6ec8b9eaa50956e59aedcd2c050298d3}{SET\_BIT}}( ADC-\/>SQR1, L3 ) ;}
\DoxyCodeLine{00231 }
\DoxyCodeLine{00232 \textcolor{preprocessor}{    \#elif REG\_SQ\_LENGTH == \_14\_CONV}}
\DoxyCodeLine{00233 }
\DoxyCodeLine{00234     \mbox{\hyperlink{group__bitmath_ga6ec8b9eaa50956e59aedcd2c050298d3}{SET\_BIT}}( ADC-\/>SQR1, L0 ) ;}
\DoxyCodeLine{00235     \mbox{\hyperlink{group__bitmath_gaf19b6fac717c58884e62ee37a2e89786}{CLR\_BIT}}( ADC-\/>SQR1, L1 ) ;}
\DoxyCodeLine{00236     \mbox{\hyperlink{group__bitmath_ga6ec8b9eaa50956e59aedcd2c050298d3}{SET\_BIT}}( ADC-\/>SQR1, L2 ) ;}
\DoxyCodeLine{00237     \mbox{\hyperlink{group__bitmath_ga6ec8b9eaa50956e59aedcd2c050298d3}{SET\_BIT}}( ADC-\/>SQR1, L3 ) ;}
\DoxyCodeLine{00238 }
\DoxyCodeLine{00239 \textcolor{preprocessor}{    \#elif REG\_SQ\_LENGTH == \_15\_CONV}}
\DoxyCodeLine{00240 }
\DoxyCodeLine{00241     \mbox{\hyperlink{group__bitmath_gaf19b6fac717c58884e62ee37a2e89786}{CLR\_BIT}}( ADC-\/>SQR1, L0 ) ;}
\DoxyCodeLine{00242     \mbox{\hyperlink{group__bitmath_ga6ec8b9eaa50956e59aedcd2c050298d3}{SET\_BIT}}( ADC-\/>SQR1, L1 ) ;}
\DoxyCodeLine{00243     \mbox{\hyperlink{group__bitmath_ga6ec8b9eaa50956e59aedcd2c050298d3}{SET\_BIT}}( ADC-\/>SQR1, L2 ) ;}
\DoxyCodeLine{00244     \mbox{\hyperlink{group__bitmath_ga6ec8b9eaa50956e59aedcd2c050298d3}{SET\_BIT}}( ADC-\/>SQR1, L3 ) ;}
\DoxyCodeLine{00245 }
\DoxyCodeLine{00246 \textcolor{preprocessor}{    \#elif REG\_SQ\_LENGTH == \_16\_CONV}}
\DoxyCodeLine{00247 }
\DoxyCodeLine{00248     \mbox{\hyperlink{group__bitmath_ga6ec8b9eaa50956e59aedcd2c050298d3}{SET\_BIT}}( ADC-\/>SQR1, L0 ) ;}
\DoxyCodeLine{00249     \mbox{\hyperlink{group__bitmath_ga6ec8b9eaa50956e59aedcd2c050298d3}{SET\_BIT}}( ADC-\/>SQR1, L1 ) ;}
\DoxyCodeLine{00250     \mbox{\hyperlink{group__bitmath_ga6ec8b9eaa50956e59aedcd2c050298d3}{SET\_BIT}}( ADC-\/>SQR1, L2 ) ;}
\DoxyCodeLine{00251     \mbox{\hyperlink{group__bitmath_ga6ec8b9eaa50956e59aedcd2c050298d3}{SET\_BIT}}( ADC-\/>SQR1, L3 ) ;}
\DoxyCodeLine{00252 }
\DoxyCodeLine{00253 \textcolor{preprocessor}{    \#endif}}
\DoxyCodeLine{00254 }
\DoxyCodeLine{00255     \textcolor{comment}{// EN/DIS SCAN MODE:}}
\DoxyCodeLine{00256 \textcolor{preprocessor}{    \#if SCAN\_MODE == ENABLE}}
\DoxyCodeLine{00257 }
\DoxyCodeLine{00258     \mbox{\hyperlink{group__bitmath_ga6ec8b9eaa50956e59aedcd2c050298d3}{SET\_BIT}}( ADC-\/>CR1, SCAN ) ;}
\DoxyCodeLine{00259 }
\DoxyCodeLine{00260 \textcolor{preprocessor}{    \#elif SCAN\_MODE == DISABLE}}
\DoxyCodeLine{00261 }
\DoxyCodeLine{00262     \mbox{\hyperlink{group__bitmath_gaf19b6fac717c58884e62ee37a2e89786}{CLR\_BIT}}( ADC-\/>CR1, SCAN ) ;}
\DoxyCodeLine{00263 }
\DoxyCodeLine{00264 \textcolor{preprocessor}{    \#endif}}
\DoxyCodeLine{00265 }
\DoxyCodeLine{00266     \textcolor{comment}{// EN/DIS Discontinuous mode on Regular:}}
\DoxyCodeLine{00267 \textcolor{preprocessor}{    \#if DISC\_MODE == ENABLE}}
\DoxyCodeLine{00268 }
\DoxyCodeLine{00269     \mbox{\hyperlink{group__bitmath_ga6ec8b9eaa50956e59aedcd2c050298d3}{SET\_BIT}}( ADC-\/>CR1, DISCEN ) ;}
\DoxyCodeLine{00270 }
\DoxyCodeLine{00271 \textcolor{preprocessor}{    \#elif DISC\_MODE == DISABLE}}
\DoxyCodeLine{00272 }
\DoxyCodeLine{00273     \mbox{\hyperlink{group__bitmath_gaf19b6fac717c58884e62ee37a2e89786}{CLR\_BIT}}( ADC-\/>CR1, DISCEN ) ;}
\DoxyCodeLine{00274 }
\DoxyCodeLine{00275 \textcolor{preprocessor}{    \#endif}}
\DoxyCodeLine{00276 }
\DoxyCodeLine{00277     \textcolor{comment}{// Discontinuous mode channel count(1/2/3/4/.../8):}}
\DoxyCodeLine{00278 \textcolor{preprocessor}{    \#if DISC\_CHANNEL\_NUM == \_1\_CHANNEL}}
\DoxyCodeLine{00279 }
\DoxyCodeLine{00280     \mbox{\hyperlink{group__bitmath_gaf19b6fac717c58884e62ee37a2e89786}{CLR\_BIT}}( ADC-\/>CR1, DISCNUM0 ) ;}
\DoxyCodeLine{00281     \mbox{\hyperlink{group__bitmath_gaf19b6fac717c58884e62ee37a2e89786}{CLR\_BIT}}( ADC-\/>CR1, DISCNUM1 ) ;}
\DoxyCodeLine{00282     \mbox{\hyperlink{group__bitmath_gaf19b6fac717c58884e62ee37a2e89786}{CLR\_BIT}}( ADC-\/>CR1, DISCNUM2 ) ;}
\DoxyCodeLine{00283 }
\DoxyCodeLine{00284 \textcolor{preprocessor}{    \#elif DISC\_CHANNEL\_NUM == \_2\_CHANNELS}}
\DoxyCodeLine{00285 }
\DoxyCodeLine{00286     \mbox{\hyperlink{group__bitmath_ga6ec8b9eaa50956e59aedcd2c050298d3}{SET\_BIT}}( ADC-\/>CR1, DISCNUM0 ) ;}
\DoxyCodeLine{00287     \mbox{\hyperlink{group__bitmath_gaf19b6fac717c58884e62ee37a2e89786}{CLR\_BIT}}( ADC-\/>CR1, DISCNUM1 ) ;}
\DoxyCodeLine{00288     \mbox{\hyperlink{group__bitmath_gaf19b6fac717c58884e62ee37a2e89786}{CLR\_BIT}}( ADC-\/>CR1, DISCNUM2 ) ;}
\DoxyCodeLine{00289 }
\DoxyCodeLine{00290 \textcolor{preprocessor}{    \#elif DISC\_CHANNEL\_NUM == \_3\_CHANNELS}}
\DoxyCodeLine{00291 }
\DoxyCodeLine{00292     \mbox{\hyperlink{group__bitmath_gaf19b6fac717c58884e62ee37a2e89786}{CLR\_BIT}}( ADC-\/>CR1, DISCNUM0 ) ;}
\DoxyCodeLine{00293     \mbox{\hyperlink{group__bitmath_ga6ec8b9eaa50956e59aedcd2c050298d3}{SET\_BIT}}( ADC-\/>CR1, DISCNUM1 ) ;}
\DoxyCodeLine{00294     \mbox{\hyperlink{group__bitmath_gaf19b6fac717c58884e62ee37a2e89786}{CLR\_BIT}}( ADC-\/>CR1, DISCNUM2 ) ;}
\DoxyCodeLine{00295 }
\DoxyCodeLine{00296 \textcolor{preprocessor}{    \#elif DISC\_CHANNEL\_NUM == \_4\_CHANNELS}}
\DoxyCodeLine{00297 }
\DoxyCodeLine{00298     \mbox{\hyperlink{group__bitmath_ga6ec8b9eaa50956e59aedcd2c050298d3}{SET\_BIT}}( ADC-\/>CR1, DISCNUM0 ) ;}
\DoxyCodeLine{00299     \mbox{\hyperlink{group__bitmath_ga6ec8b9eaa50956e59aedcd2c050298d3}{SET\_BIT}}( ADC-\/>CR1, DISCNUM1 ) ;}
\DoxyCodeLine{00300     \mbox{\hyperlink{group__bitmath_gaf19b6fac717c58884e62ee37a2e89786}{CLR\_BIT}}( ADC-\/>CR1, DISCNUM2 ) ;}
\DoxyCodeLine{00301 }
\DoxyCodeLine{00302 \textcolor{preprocessor}{    \#elif DISC\_CHANNEL\_NUM == \_5\_CHANNELS}}
\DoxyCodeLine{00303 }
\DoxyCodeLine{00304     \mbox{\hyperlink{group__bitmath_gaf19b6fac717c58884e62ee37a2e89786}{CLR\_BIT}}( ADC-\/>CR1, DISCNUM0 ) ;}
\DoxyCodeLine{00305     \mbox{\hyperlink{group__bitmath_gaf19b6fac717c58884e62ee37a2e89786}{CLR\_BIT}}( ADC-\/>CR1, DISCNUM1 ) ;}
\DoxyCodeLine{00306     \mbox{\hyperlink{group__bitmath_ga6ec8b9eaa50956e59aedcd2c050298d3}{SET\_BIT}}( ADC-\/>CR1, DISCNUM2 ) ;}
\DoxyCodeLine{00307 }
\DoxyCodeLine{00308 \textcolor{preprocessor}{    \#elif DISC\_CHANNEL\_NUM == \_6\_CHANNELS}}
\DoxyCodeLine{00309 }
\DoxyCodeLine{00310     \mbox{\hyperlink{group__bitmath_ga6ec8b9eaa50956e59aedcd2c050298d3}{SET\_BIT}}( ADC-\/>CR1, DISCNUM0 ) ;}
\DoxyCodeLine{00311     \mbox{\hyperlink{group__bitmath_gaf19b6fac717c58884e62ee37a2e89786}{CLR\_BIT}}( ADC-\/>CR1, DISCNUM1 ) ;}
\DoxyCodeLine{00312     \mbox{\hyperlink{group__bitmath_ga6ec8b9eaa50956e59aedcd2c050298d3}{SET\_BIT}}( ADC-\/>CR1, DISCNUM2 ) ;}
\DoxyCodeLine{00313 }
\DoxyCodeLine{00314 \textcolor{preprocessor}{    \#elif DISC\_CHANNEL\_NUM == \_7\_CHANNELS}}
\DoxyCodeLine{00315 }
\DoxyCodeLine{00316     \mbox{\hyperlink{group__bitmath_gaf19b6fac717c58884e62ee37a2e89786}{CLR\_BIT}}( ADC-\/>CR1, DISCNUM0 ) ;}
\DoxyCodeLine{00317     \mbox{\hyperlink{group__bitmath_ga6ec8b9eaa50956e59aedcd2c050298d3}{SET\_BIT}}( ADC-\/>CR1, DISCNUM1 ) ;}
\DoxyCodeLine{00318     \mbox{\hyperlink{group__bitmath_ga6ec8b9eaa50956e59aedcd2c050298d3}{SET\_BIT}}( ADC-\/>CR1, DISCNUM2 ) ;}
\DoxyCodeLine{00319 }
\DoxyCodeLine{00320 \textcolor{preprocessor}{    \#elif DISC\_CHANNEL\_NUM == \_8\_CHANNELS}}
\DoxyCodeLine{00321 }
\DoxyCodeLine{00322     \mbox{\hyperlink{group__bitmath_ga6ec8b9eaa50956e59aedcd2c050298d3}{SET\_BIT}}( ADC-\/>CR1, DISCNUM0 ) ;}
\DoxyCodeLine{00323     \mbox{\hyperlink{group__bitmath_ga6ec8b9eaa50956e59aedcd2c050298d3}{SET\_BIT}}( ADC-\/>CR1, DISCNUM1 ) ;}
\DoxyCodeLine{00324     \mbox{\hyperlink{group__bitmath_ga6ec8b9eaa50956e59aedcd2c050298d3}{SET\_BIT}}( ADC-\/>CR1, DISCNUM2 ) ;}
\DoxyCodeLine{00325 }
\DoxyCodeLine{00326 }
\DoxyCodeLine{00327 \textcolor{preprocessor}{    \#endif}}
\DoxyCodeLine{00328 }
\DoxyCodeLine{00329     \textcolor{comment}{// EN/DIS Continuous mode:}}
\DoxyCodeLine{00330 \textcolor{preprocessor}{    \#if CONT\_CONV == ENABLE}}
\DoxyCodeLine{00331 }
\DoxyCodeLine{00332     \mbox{\hyperlink{group__bitmath_ga6ec8b9eaa50956e59aedcd2c050298d3}{SET\_BIT}}( ADC-\/>CR2, CONT ) ;}
\DoxyCodeLine{00333 }
\DoxyCodeLine{00334 \textcolor{preprocessor}{    \#elif CONT\_CONV == DISABLE}}
\DoxyCodeLine{00335 }
\DoxyCodeLine{00336     \mbox{\hyperlink{group__bitmath_gaf19b6fac717c58884e62ee37a2e89786}{CLR\_BIT}}( ADC-\/>CR2, CONT ) ;}
\DoxyCodeLine{00337 }
\DoxyCodeLine{00338 \textcolor{preprocessor}{    \#endif}}
\DoxyCodeLine{00339 }
\DoxyCodeLine{00340 \}}

\end{DoxyCode}


References \mbox{\hyperlink{_m_r_c_c__interface_8h_source_l00297}{APB2\+ENR\+\_\+\+ADC1\+EN}}, \mbox{\hyperlink{_l_s_t_d___b_i_t_m_a_t_h_8h_source_l00030}{CLR\+\_\+\+BIT}}, \mbox{\hyperlink{_a_d_c__program_8c_source_l00030}{MADC\+\_\+v\+Init()}}, \mbox{\hyperlink{_m_r_c_c__program_8c_source_l00400}{MRCC\+\_\+v\+Enable\+Periphral\+CLK()}}, \mbox{\hyperlink{_m_r_c_c__interface_8h_source_l00072}{RCC\+\_\+\+APB2}}, and \mbox{\hyperlink{_l_s_t_d___b_i_t_m_a_t_h_8h_source_l00023}{SET\+\_\+\+BIT}}.



Referenced by \mbox{\hyperlink{_a_d_c__program_8c_source_l00030}{MADC\+\_\+v\+Init()}}.

\mbox{\Hypertarget{_a_d_c__interface_8h_af0744fea646ac7de3ca4c0b14c8042d0}\label{_a_d_c__interface_8h_af0744fea646ac7de3ca4c0b14c8042d0}} 
\index{ADC\_interface.h@{ADC\_interface.h}!MADC\_u16ConvertToDigital@{MADC\_u16ConvertToDigital}}
\index{MADC\_u16ConvertToDigital@{MADC\_u16ConvertToDigital}!ADC\_interface.h@{ADC\_interface.h}}
\doxysubsubsection{\texorpdfstring{MADC\_u16ConvertToDigital()}{MADC\_u16ConvertToDigital()}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__typedefs_gac9b933f433c9cde06e3f0467a098556b}{u16\+\_\+t}} MADC\+\_\+u16\+Convert\+To\+Digital (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{group__typedefs_ga8127f1441872f9f912b20a65f40d4d24}{u8\+\_\+t}}}]{A\+\_\+u8\+Channel\+Num }\end{DoxyParamCaption})}



This function is responsible for converting the analog value to digital value. 

\begin{DoxyReturn}{Returns}
u16\+\_\+t The digital value of the analog value 
\end{DoxyReturn}


Definition at line \mbox{\hyperlink{_a_d_c__program_8c_source_l00356}{356}} of file \mbox{\hyperlink{_a_d_c__program_8c_source}{ADC\+\_\+program.\+c}}.


\begin{DoxyCode}{0}
\DoxyCodeLine{00357 \{}
\DoxyCodeLine{00358 }
\DoxyCodeLine{00359     \textcolor{comment}{// Select Regular channel(1/2/3/.../16)}}
\DoxyCodeLine{00360     ADC-\/>SQR3 = (ADC-\/>SQR3 \& SQ1\_BIT\_MANIPULATION) | ( A\_u8ChannelNum ) ;}
\DoxyCodeLine{00361 }
\DoxyCodeLine{00362     \textcolor{comment}{// Start conversion of regular channels:}}
\DoxyCodeLine{00363     \mbox{\hyperlink{group__bitmath_ga6ec8b9eaa50956e59aedcd2c050298d3}{SET\_BIT}}( ADC-\/>CR2, SWSTART ) ;}
\DoxyCodeLine{00364 }
\DoxyCodeLine{00365     \textcolor{comment}{// Poll on the end of coversion flag until it's raised:}}
\DoxyCodeLine{00366     \textcolor{keywordflow}{while}( \mbox{\hyperlink{group__bitmath_ga675c41d461abd3b2224e9c3d99d7151a}{GET\_BIT}}(ADC-\/>SR, EOC) != \mbox{\hyperlink{group__standardvalues_gaeadc670e6fd25b11cefab921983d1f63}{FLAG\_SET}} ) ;}
\DoxyCodeLine{00367 }
\DoxyCodeLine{00368     \textcolor{comment}{// Clear the flag:}}
\DoxyCodeLine{00369     \mbox{\hyperlink{group__bitmath_gaf19b6fac717c58884e62ee37a2e89786}{CLR\_BIT}}( ADC-\/>SR, EOC ) ;}
\DoxyCodeLine{00370 }
\DoxyCodeLine{00371     \textcolor{comment}{// Return ADC Data:}}
\DoxyCodeLine{00372     \textcolor{keywordflow}{return} ADC-\/>DR ;}
\DoxyCodeLine{00373 }
\DoxyCodeLine{00374 \}}

\end{DoxyCode}


References \mbox{\hyperlink{_l_s_t_d___b_i_t_m_a_t_h_8h_source_l00030}{CLR\+\_\+\+BIT}}, \mbox{\hyperlink{_l_s_t_d___v_a_l_u_e_s_8h_source_l00065}{FLAG\+\_\+\+SET}}, \mbox{\hyperlink{_l_s_t_d___b_i_t_m_a_t_h_8h_source_l00044}{GET\+\_\+\+BIT}}, \mbox{\hyperlink{_a_d_c__program_8c_source_l00356}{MADC\+\_\+u16\+Convert\+To\+Digital()}}, and \mbox{\hyperlink{_l_s_t_d___b_i_t_m_a_t_h_8h_source_l00023}{SET\+\_\+\+BIT}}.



Referenced by \mbox{\hyperlink{_a_d_c__program_8c_source_l00356}{MADC\+\_\+u16\+Convert\+To\+Digital()}}.

\mbox{\Hypertarget{_a_d_c__interface_8h_ab1dd5b8e043f1bf64ab5c3178516de87}\label{_a_d_c__interface_8h_ab1dd5b8e043f1bf64ab5c3178516de87}} 
\index{ADC\_interface.h@{ADC\_interface.h}!MADC\_vDisable@{MADC\_vDisable}}
\index{MADC\_vDisable@{MADC\_vDisable}!ADC\_interface.h@{ADC\_interface.h}}
\doxysubsubsection{\texorpdfstring{MADC\_vDisable()}{MADC\_vDisable()}}
{\footnotesize\ttfamily void MADC\+\_\+v\+Disable (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



This function is responsible for disabling the ADC module. 



Definition at line \mbox{\hyperlink{_a_d_c__program_8c_source_l00379}{379}} of file \mbox{\hyperlink{_a_d_c__program_8c_source}{ADC\+\_\+program.\+c}}.


\begin{DoxyCode}{0}
\DoxyCodeLine{00380 \{}
\DoxyCodeLine{00381 }
\DoxyCodeLine{00382     \textcolor{comment}{// DIS CLK on APB2 bus to be able to operate ADC peripheral:}}
\DoxyCodeLine{00383     \mbox{\hyperlink{_m_r_c_c__interface_8h_aae7b5bdf39efe155a97b93841422cce5}{MRCC\_vDisablePeriphralCLK}}( \mbox{\hyperlink{group___bus_ga87b37ab3b0024e2cdf8d4e0cbe1febdd}{RCC\_APB2}}, \mbox{\hyperlink{group___peripheral_ga3cfcc0e3cd7a1bdafb109192c4a4b34b}{APB2ENR\_ADC1EN}} ) ;}
\DoxyCodeLine{00384 }
\DoxyCodeLine{00385     \textcolor{comment}{// Power off ADC:}}
\DoxyCodeLine{00386     \mbox{\hyperlink{group__bitmath_gaf19b6fac717c58884e62ee37a2e89786}{CLR\_BIT}}( ADC-\/>CR2, ADON ) ;}
\DoxyCodeLine{00387 }
\DoxyCodeLine{00388 \}}

\end{DoxyCode}


References \mbox{\hyperlink{_m_r_c_c__interface_8h_source_l00297}{APB2\+ENR\+\_\+\+ADC1\+EN}}, \mbox{\hyperlink{_l_s_t_d___b_i_t_m_a_t_h_8h_source_l00030}{CLR\+\_\+\+BIT}}, \mbox{\hyperlink{_a_d_c__program_8c_source_l00379}{MADC\+\_\+v\+Disable()}}, \mbox{\hyperlink{_m_r_c_c__program_8c_source_l00453}{MRCC\+\_\+v\+Disable\+Periphral\+CLK()}}, and \mbox{\hyperlink{_m_r_c_c__interface_8h_source_l00072}{RCC\+\_\+\+APB2}}.



Referenced by \mbox{\hyperlink{_a_d_c__program_8c_source_l00379}{MADC\+\_\+v\+Disable()}}.

\mbox{\Hypertarget{_a_d_c__interface_8h_a77b65f39388fbc9685bf6c2421697b4f}\label{_a_d_c__interface_8h_a77b65f39388fbc9685bf6c2421697b4f}} 
\index{ADC\_interface.h@{ADC\_interface.h}!MADC\_vEnable@{MADC\_vEnable}}
\index{MADC\_vEnable@{MADC\_vEnable}!ADC\_interface.h@{ADC\_interface.h}}
\doxysubsubsection{\texorpdfstring{MADC\_vEnable()}{MADC\_vEnable()}}
{\footnotesize\ttfamily void MADC\+\_\+v\+Enable (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



This function is responsible for enabling the ADC module. 



Definition at line \mbox{\hyperlink{_a_d_c__program_8c_source_l00393}{393}} of file \mbox{\hyperlink{_a_d_c__program_8c_source}{ADC\+\_\+program.\+c}}.


\begin{DoxyCode}{0}
\DoxyCodeLine{00394 \{}
\DoxyCodeLine{00395 }
\DoxyCodeLine{00396     \textcolor{comment}{// EN CLK on APB2 bus to be able to operate ADC peripheral:}}
\DoxyCodeLine{00397     \mbox{\hyperlink{_m_r_c_c__interface_8h_adf4049d31c5859572e821de89f05d6df}{MRCC\_vEnablePeriphralCLK}}( \mbox{\hyperlink{group___bus_ga87b37ab3b0024e2cdf8d4e0cbe1febdd}{RCC\_APB2}}, \mbox{\hyperlink{group___peripheral_ga3cfcc0e3cd7a1bdafb109192c4a4b34b}{APB2ENR\_ADC1EN}} ) ;}
\DoxyCodeLine{00398 }
\DoxyCodeLine{00399     \textcolor{comment}{// Power on ADC:}}
\DoxyCodeLine{00400     \mbox{\hyperlink{group__bitmath_ga6ec8b9eaa50956e59aedcd2c050298d3}{SET\_BIT}}( ADC-\/>CR2, ADON ) ;}
\DoxyCodeLine{00401 }
\DoxyCodeLine{00402 \}}

\end{DoxyCode}


References \mbox{\hyperlink{_m_r_c_c__interface_8h_source_l00297}{APB2\+ENR\+\_\+\+ADC1\+EN}}, \mbox{\hyperlink{_a_d_c__program_8c_source_l00393}{MADC\+\_\+v\+Enable()}}, \mbox{\hyperlink{_m_r_c_c__program_8c_source_l00400}{MRCC\+\_\+v\+Enable\+Periphral\+CLK()}}, \mbox{\hyperlink{_m_r_c_c__interface_8h_source_l00072}{RCC\+\_\+\+APB2}}, and \mbox{\hyperlink{_l_s_t_d___b_i_t_m_a_t_h_8h_source_l00023}{SET\+\_\+\+BIT}}.



Referenced by \mbox{\hyperlink{_a_d_c__program_8c_source_l00393}{MADC\+\_\+v\+Enable()}}.

\mbox{\Hypertarget{_a_d_c__interface_8h_ac1f00ee083387de1fc37c47be4f395fc}\label{_a_d_c__interface_8h_ac1f00ee083387de1fc37c47be4f395fc}} 
\index{ADC\_interface.h@{ADC\_interface.h}!MADC\_vRegINT\_Disable@{MADC\_vRegINT\_Disable}}
\index{MADC\_vRegINT\_Disable@{MADC\_vRegINT\_Disable}!ADC\_interface.h@{ADC\_interface.h}}
\doxysubsubsection{\texorpdfstring{MADC\_vRegINT\_Disable()}{MADC\_vRegINT\_Disable()}}
{\footnotesize\ttfamily void MADC\+\_\+v\+Reg\+INT\+\_\+\+Disable (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



This function is responsible for disabling the ADC module interrupt. 



Definition at line \mbox{\hyperlink{_a_d_c__program_8c_source_l00407}{407}} of file \mbox{\hyperlink{_a_d_c__program_8c_source}{ADC\+\_\+program.\+c}}.


\begin{DoxyCode}{0}
\DoxyCodeLine{00408 \{}
\DoxyCodeLine{00409     \mbox{\hyperlink{group__bitmath_gaf19b6fac717c58884e62ee37a2e89786}{CLR\_BIT}}( ADC-\/>CR1, EOCIE ) ;}
\DoxyCodeLine{00410 \}}

\end{DoxyCode}


References \mbox{\hyperlink{_l_s_t_d___b_i_t_m_a_t_h_8h_source_l00030}{CLR\+\_\+\+BIT}}, and \mbox{\hyperlink{_a_d_c__program_8c_source_l00407}{MADC\+\_\+v\+Reg\+INT\+\_\+\+Disable()}}.



Referenced by \mbox{\hyperlink{_a_d_c__program_8c_source_l00407}{MADC\+\_\+v\+Reg\+INT\+\_\+\+Disable()}}.

\mbox{\Hypertarget{_a_d_c__interface_8h_adeff261257ef48e65197fbd5c64a4987}\label{_a_d_c__interface_8h_adeff261257ef48e65197fbd5c64a4987}} 
\index{ADC\_interface.h@{ADC\_interface.h}!MADC\_vRegINTEnable@{MADC\_vRegINTEnable}}
\index{MADC\_vRegINTEnable@{MADC\_vRegINTEnable}!ADC\_interface.h@{ADC\_interface.h}}
\doxysubsubsection{\texorpdfstring{MADC\_vRegINTEnable()}{MADC\_vRegINTEnable()}}
{\footnotesize\ttfamily void MADC\+\_\+v\+Reg\+INTEnable (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



This function is responsible for enabling the ADC module interrupt. 



Definition at line \mbox{\hyperlink{_a_d_c__program_8c_source_l00415}{415}} of file \mbox{\hyperlink{_a_d_c__program_8c_source}{ADC\+\_\+program.\+c}}.


\begin{DoxyCode}{0}
\DoxyCodeLine{00416 \{}
\DoxyCodeLine{00417     \mbox{\hyperlink{group__bitmath_ga6ec8b9eaa50956e59aedcd2c050298d3}{SET\_BIT}}( ADC-\/>CR1, EOCIE ) ;}
\DoxyCodeLine{00418 \}}

\end{DoxyCode}


References \mbox{\hyperlink{_a_d_c__program_8c_source_l00415}{MADC\+\_\+v\+Reg\+INTEnable()}}, and \mbox{\hyperlink{_l_s_t_d___b_i_t_m_a_t_h_8h_source_l00023}{SET\+\_\+\+BIT}}.



Referenced by \mbox{\hyperlink{_a_d_c__program_8c_source_l00415}{MADC\+\_\+v\+Reg\+INTEnable()}}.

\mbox{\Hypertarget{_a_d_c__interface_8h_add2ef083beb9b9808a934f520fcfc8d6}\label{_a_d_c__interface_8h_add2ef083beb9b9808a934f520fcfc8d6}} 
\index{ADC\_interface.h@{ADC\_interface.h}!MADC\_vSelectChannel@{MADC\_vSelectChannel}}
\index{MADC\_vSelectChannel@{MADC\_vSelectChannel}!ADC\_interface.h@{ADC\_interface.h}}
\doxysubsubsection{\texorpdfstring{MADC\_vSelectChannel()}{MADC\_vSelectChannel()}}
{\footnotesize\ttfamily void MADC\+\_\+v\+Select\+Channel (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{group__typedefs_ga8127f1441872f9f912b20a65f40d4d24}{u8\+\_\+t}}}]{A\+\_\+u8\+Channel\+Num }\end{DoxyParamCaption})}



This function is responsible for selecting the channel of the ADC module. 



Definition at line \mbox{\hyperlink{_a_d_c__program_8c_source_l00345}{345}} of file \mbox{\hyperlink{_a_d_c__program_8c_source}{ADC\+\_\+program.\+c}}.


\begin{DoxyCode}{0}
\DoxyCodeLine{00346 \{}
\DoxyCodeLine{00347 }
\DoxyCodeLine{00348     \textcolor{comment}{// Select Regular channel(1/2/3/.../16)}}
\DoxyCodeLine{00349     ADC-\/>SQR3 = (ADC-\/>SQR3 \& SQ1\_BIT\_MANIPULATION) | ( A\_u8ChannelNum ) ;}
\DoxyCodeLine{00350 }
\DoxyCodeLine{00351 \}}

\end{DoxyCode}


References \mbox{\hyperlink{_a_d_c__program_8c_source_l00345}{MADC\+\_\+v\+Select\+Channel()}}.



Referenced by \mbox{\hyperlink{_a_d_c__program_8c_source_l00345}{MADC\+\_\+v\+Select\+Channel()}}.

\mbox{\Hypertarget{_a_d_c__interface_8h_a32a5a752414ca91e31ee94605c735811}\label{_a_d_c__interface_8h_a32a5a752414ca91e31ee94605c735811}} 
\index{ADC\_interface.h@{ADC\_interface.h}!MADC\_vSetCallBack@{MADC\_vSetCallBack}}
\index{MADC\_vSetCallBack@{MADC\_vSetCallBack}!ADC\_interface.h@{ADC\_interface.h}}
\doxysubsubsection{\texorpdfstring{MADC\_vSetCallBack()}{MADC\_vSetCallBack()}}
{\footnotesize\ttfamily void MADC\+\_\+v\+Set\+Call\+Back (\begin{DoxyParamCaption}\item[{void($\ast$)(void)}]{MEXTI\+\_\+vp\+Pointer\+To\+\_\+\+ISR\+\_\+function }\end{DoxyParamCaption})}



This function is responsible for setting the callback function of the ADC module. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em MEXTI\+\_\+vp\+Pointer\+To\+\_\+\+ISR\+\_\+function} & A pointer to the callback function \\
\hline
\end{DoxyParams}


Definition at line \mbox{\hyperlink{_a_d_c__program_8c_source_l00423}{423}} of file \mbox{\hyperlink{_a_d_c__program_8c_source}{ADC\+\_\+program.\+c}}.


\begin{DoxyCode}{0}
\DoxyCodeLine{00424 \{}
\DoxyCodeLine{00425 }
\DoxyCodeLine{00426     \textcolor{keywordflow}{if}( MEXTI\_vpPointerTo\_ISR\_function != \mbox{\hyperlink{group__standardvalues_ga070d2ce7b6bb7e5c05602aa8c308d0c4}{NULL}} )}
\DoxyCodeLine{00427     \{}
\DoxyCodeLine{00428 }
\DoxyCodeLine{00429         MADC\_vpPointerToFunction = MEXTI\_vpPointerTo\_ISR\_function ;}
\DoxyCodeLine{00430 }
\DoxyCodeLine{00431     \}}
\DoxyCodeLine{00432 }
\DoxyCodeLine{00433 \}}

\end{DoxyCode}


References \mbox{\hyperlink{_a_d_c__program_8c_source_l00423}{MADC\+\_\+v\+Set\+Call\+Back()}}, and \mbox{\hyperlink{_l_s_t_d___v_a_l_u_e_s_8h_source_l00042}{NULL}}.



Referenced by \mbox{\hyperlink{_a_d_c__program_8c_source_l00423}{MADC\+\_\+v\+Set\+Call\+Back()}}.

