"metric","C1","C2","C4","C8","desc","min","max","range","sd","index"
"bpred_bimod.addr_hits",1449,1449,1445,1445," total number of address-predicted hits",1445,1449,4,2.3094010767585,0.577350269189626
"bpred_bimod.dir_hits",1643,1643,1660,1660," total number of direction-predicted hits (includes addr-hits)",1643,1660,17,9.81495457622364,0.577350269189626
"bpred_bimod.misses",250,250,233,233," total number of misses",233,250,17,9.81495457622364,0.577350269189626
"bpred_bimod.jr_hits",157,157,156,156," total number of address-predicted hits for JR's",156,157,1,0.577350269189626,0.577350269189626
"bpred_bimod.bpred_addr_rate",0.7655,0.7655,0.7633,0.7633," branch address-prediction rate (i.e., addr-hits/updates)",0.7633,0.7655,0.00219999999999998,0.00127017059221717,0.577350269189626
"bpred_bimod.bpred_dir_rate",0.8679,0.8679,0.8769,0.8769," branch direction-prediction rate (i.e., all-hits/updates)",0.8679,0.8769,0.00900000000000001,0.00519615242270664,0.577350269189626
"bpred_bimod.bpred_jr_rate",0.5065,0.5065,0.5032,0.5032," JR address-prediction rate (i.e., JR addr-hits/JRs seen)",0.5032,0.5065,0.00329999999999997,0.00190525588832575,0.577350269189626
"bpred_bimod.ras_hits.PP",123,123,122,122," total number of RAS hits",122,123,1,0.577350269189626,0.577350269189626
"bpred_bimod.ras_rate.PP",0.6308,0.6308,0.6256,0.6256," RAS prediction rate (i.e., RAS hits/used RAS)",0.6256,0.6308,0.00519999999999998,0.00300222139978604,0.577350269189626
"dl1.repl_rate",0.0446,0.0446,0.045,0.045," replacement rate (i.e., repls/ref)",0.0446,0.045,0.000399999999999998,0.000230940107675849,0.577350269189626
"dl1.wb_rate",0.0374,0.0374,0.0376,0.0376," writeback rate (i.e., wrbks/ref)",0.0374,0.0376,0.000199999999999999,0.000115470053837924,0.577350269189626
"max_cycle_power_cc1",31.259,31.2133,35.4439,35.0862," maximum cycle power usage of cc1",31.2133,35.4439,4.2306,2.33074051894814,0.55092434145231
"LSQ_fcount",29,62,162,162," cumulative LSQ full count",29,162,133,68.5972545611946,0.515768831287177
"lsq_full",0.0015,0.004,0.0115,0.0115," fraction of time (cycle's) LSQ was full",0.0015,0.0115,0.01,0.00515388203202208,0.515388203202208
"dl1.misses",555,556,559,559," total number of misses",555,559,4,2.06155281280883,0.515388203202208
"dl1.replacements",99,100,103,103," total number of replacements",99,103,4,2.06155281280883,0.515388203202208
"max_regfile_access",6,7,10,10," max number accesses of arch. regfile",6,10,4,2.06155281280883,0.515388203202208
"bpred_bimod.retstack_pops",203,212,241,244," total number of address popped off of ret-addr stack",203,244,41,20.5750658160146,0.501830873561332
"avg_clock_power_cc2",1.9929,2.0065,2.0496,2.0542," avg power usage of clock_cc2",1.9929,2.0542,0.0612999999999999,0.0307023343303621,0.500853741115206
"dl1.writebacks",83,84,86,86," total number of writebacks",83,86,3,1.5,0.5
"ul2.misses",524,525,527,527," total number of misses",524,527,3,1.5,0.5
"max_rename_access",1,2,4,4," max number accesses of rename unit",1,4,3,1.5,0.5
"max_window_access",10,12,16,16," max number accesses of instruction window",10,16,6,3,0.5
"max_icache_access",1,2,4,4," max number accesses of icache",1,4,3,1.5,0.5
"max_dcache_access",2,4,4,4," max number accesses of dcache",2,4,2,1,0.5
"max_dcache2_access",3,4,4,4," max number accesses of dcache2",3,4,1,0.5,0.5
"mem.ptab_miss_rate",0.0022,0.0021,0.0019,0.0019," first level page table miss rate",0.0019,0.0022,3e-04,0.00015,0.5
"dtlb.miss_rate",0.0077,0.0076,0.0074,0.0074," miss rate (i.e., misses/ref)",0.0074,0.0077,3e-04,0.00015,0.5
"dtlb.accesses",2222,2245,2292,2294," total number of accesses",2222,2294,72,35.6218565864648,0.494748008145345
"dtlb.hits",2205,2228,2275,2277," total number of hits",2205,2277,72,35.6218565864648,0.494748008145345
"lsq_power_cc2",526.3198,533.9848,549.0923,549.6085," total power usage of lsq_cc2",526.3198,549.6085,23.2887000000001,11.5192069653254,0.494626448248522
"total_lsq_access",2222,2252,2310,2312," total number accesses of load/store queue",2222,2312,90,44.4522215417857,0.493913572686508
"dcache_power_cc2",6760.3309,6827.2648,6958.0903,6964.1752," total power usage of dcache_cc2",6760.3309,6964.1752,203.8443,100.431660424091,0.492688097847678
"dl1.accesses",2222,2244,2287,2289," total number of accesses",2222,2289,67,33.0100994646588,0.492688051711325
"total_dcache_access",2222,2244,2287,2289," total number accesses of dcache",2222,2289,67,33.0100994646588,0.492688051711325
"dl1.hits",1667,1688,1728,1730," total number of hits",1667,1730,63,30.9556133843282,0.491358942608384
"sim_total_insn",9829,10461,11450,11477," total number of instructions executed",9829,11477,1648,803.848814558227,0.487772338930963
"total_rename_access",9829,10461,11450,11477," total number accesses of rename unit",9829,11477,1648,803.848814558227,0.487772338930963
"rename_power_cc2",1027.0457,1093.0842,1196.4262,1199.2475," total power usage of rename unit_cc2",1027.0457,1199.2475,172.2018,83.9952737511265,0.487772333106428
"dispatch_stage_power_cc2",1027.0457,1093.0842,1196.4262,1199.2475," total power usage of dispatch stage_cc2",1027.0457,1199.2475,172.2018,83.9952737511265,0.487772333106428
"dl1.miss_rate",0.2498,0.2478,0.2444,0.2442," miss rate (i.e., misses/ref)",0.2442,0.2498,0.00559999999999999,0.00272457947825592,0.486532049688558
"rename_power_cc3",1422.0231,1503.7353,1616.4397,1620.4313," total power usage of rename unit_cc3",1422.0231,1620.4313,198.4082,95.8195712774622,0.482941588490104
"dispatch_stage_power_cc3",1422.0231,1503.7353,1616.4397,1620.4313," total power usage of dispatch stage_cc3",1422.0231,1620.4313,198.4082,95.8195712774622,0.482941588490104
"sim_total_stores",903,942,992,993," total number of stores executed",903,993,90,43.4396132579469,0.482662369532744
"sim_total_branches",1922,2012,2135,2140," total number of branches executed",1922,2140,218,105.091626688333,0.482071682056575
"total_resultbus_access",8980,9312,9709,9721," total number accesses of resultbus",8980,9721,741,355.408215999574,0.479633219972435
"RUU_fcount",1112,1619,2906,3213," cumulative RUU full count",1112,3213,2101,1007.5192305857,0.479542708512946
"max_lsq_access",2,3,4,4," max number accesses of load/store queue",2,4,2,0.957427107756338,0.478713553878169
"alu_power_cc2",11112.0811,11531.4928,12004.4961,12018.4764," total power usage of alu_cc2",11112.0811,12018.4764,906.3953,433.488152803503,0.478255075686627
"total_alu_access",9538,9898,10304,10316," total number accesses of alu",9538,10316,778,372.082428143729,0.478255049027929
"issue_stage_power_cc2",32182.0534,32582.7943,33615.2315,33435.6769," total power usage of issue stage_cc2",32182.0534,33615.2315,1433.1781,683.84572886924,0.477153348121381
"ruu_full",0.0577,0.1041,0.2062,0.229," fraction of time (cycle's) RUU was full",0.0577,0.229,0.1713,0.0816971847740178,0.476924604635247
"sim_total_refs",2272,2381,2511,2519," total number of loads and stores executed",2272,2519,247,117.621922559813,0.476202115626774
"LSQ_count",15267,16824,19088,19357," cumulative LSQ occupancy",15267,19357,4090,1944.36227762901,0.475394199909293
"bpred_power_cc1",8119.0119,7440.5429,7239.2638,7239.2638," total power usage of bpred unit_cc1",7239.2638,8119.0119,879.748100000001,417.25892990862,0.474293641451024
"avg_regfile_power_cc3",0.4024,0.4529,0.4647,0.4634," avg power usage of arch. regfile_cc3",0.4024,0.4647,0.0623,0.0294444675052321,0.472623876488476
"sim_total_loads",1369,1439,1519,1526," total number of loads executed",1369,1526,157,74.1996181481639,0.472609032790853
"avg_total_power_cycle_cc2",5.4967,5.6733,5.853,5.8647," average total power per cycle_cc2",5.4967,5.8647,0.368,0.17383521651265,0.472378305740897
"alu_power_cc1",42854.5597,25994.2077,20579.1361,20453.3126," total power usage of alu_cc1",20453.3126,42854.5597,22401.2471,10576.3974185214,0.472134313384786
"clock_power_cc2",38421.7975,31197.1928,28878.887,28822.0692," total power usage of clock_cc2",28822.0692,38421.7975,9599.7283,4531.70147843759,0.472065597777136
"il1.repl_rate",0.0079,0.0077,0.0073,0.0072," replacement rate (i.e., repls/ref)",0.0072,0.0079,0.000700000000000001,0.000330403793359984,0.472005419085691
"sim_exec_BW",0.5098,0.6728,0.8126,0.818," total instructions (mis-spec + committed) per cycle",0.5098,0.818,0.3082,0.145459135154861,0.47196344956152
"ifq_rate",0.5098,0.6728,0.8126,0.818," avg IFQ dispatch rate (insn/cycle)",0.5098,0.818,0.3082,0.145459135154861,0.47196344956152
"ruu_rate",0.5098,0.6728,0.8126,0.818," avg RUU dispatch rate (insn/cycle)",0.5098,0.818,0.3082,0.145459135154861,0.47196344956152
"lsq_rate",0.5098,0.6728,0.8126,0.818," avg LSQ dispatch rate (insn/cycle)",0.5098,0.818,0.3082,0.145459135154861,0.47196344956152
"avg_rename_access",0.5098,0.6728,0.8126,0.818," avg number accesses of rename unit",0.5098,0.818,0.3082,0.145459135154861,0.47196344956152
"avg_issue_power_cc2",1.6693,2.0956,2.3858,2.383," average power of issue unit per cycle_cc2",1.6693,2.3858,0.7165,0.338045148611839,0.471800626115615
"avg_rename_power_cc2",0.0533,0.0703,0.0849,0.0855," avg power usage of rename unit_cc2",0.0533,0.0855,0.0322,0.015190347812564,0.471749932067204
"avg_dispatch_power_cc2",0.0533,0.0703,0.0849,0.0855," average power of dispatch unit per cycle_cc2",0.0533,0.0855,0.0322,0.015190347812564,0.471749932067204
"clock_power_cc1",93481.0201,59786.0362,50012.8628,49523.5144," total power usage of clock_cc1",49523.5144,93481.0201,43957.5057,20732.7612735313,0.471654634251262
"total_power_cycle_cc2",105970.6892,88207.7178,82469.1961,82287.1329," total power per cycle_cc2",82287.1329,105970.6892,23683.5563,11168.3006532257,0.471563497971195
"dcache2_power_cc1",3712.4222,3699.7949,3733.4677,3737.6768," total power usage of dcache2_cc1",3699.7949,3737.6768,37.8819000000003,17.8576989161539,0.471404520791032
"avg_issue_power_cc3",4.6085,5.1151,5.4307,5.4282," average power of issue unit per cycle_cc3",4.6085,5.4307,0.8222,0.387535558583553,0.47133976962242
"avg_alu_power_cc1",2.2229,1.6719,1.4605,1.4577," avg power usage of alu_cc1",1.4577,2.2229,0.7652,0.360666655884165,0.471336455677163
"fetch_stage_power_cc3",40207.3213,28384.0221,23610.1994,23655.8397," total power usage of fetch stage_cc3",23610.1994,40207.3213,16597.1219,7822.79562937172,0.471334468500332
"mem.ptab_misses",493,459,427,425," total first level page table misses",425,493,68,32.0416395751944,0.471200581988154
"avg_window_power_cc3",0.4825,0.5885,0.6602,0.659," avg power usage of instruction window_cc3",0.4825,0.6602,0.1777,0.0837048983035043,0.471046135641555
"total_power_cycle_cc1",256495.1572,168206.1899,141214.9409,139816.1027," total power per cycle_cc1",139816.1027,256495.1572,116679.0545,54950.6999486833,0.470955992780034
"avg_lsq_power_cc3",0.1179,0.1241,0.1284,0.1285," avg power usage of instruction lsq_cc3",0.1179,0.1285,0.0106,0.00499090840094933,0.470840415183899
"icache_power_cc3",28012.9726,17806.2388,13664.2968,13736.6235," total power usage of icache_cc3",13664.2968,28012.9726,14348.6758,6755.23709845141,0.47079167392237
"avg_window_power_cc2",0.3832,0.468,0.5305,0.5288," avg power usage of instruction window_cc2",0.3832,0.5305,0.1473,0.0693382229846329,0.470727922502599
"fetch_stage_power_cc1",33938.6525,22946.1982,18544.0259,18640.6266," total power usage of fetch stage_cc1",18544.0259,33938.6525,15394.6266,7244.44945909706,0.470582992840961
"dcache_power_cc3",17202.6385,15118.5581,14399.3222,14371.9401," total power usage of dcache_cc3",14371.9401,17202.6385,2830.6984,1331.98834205502,0.470551133972809
"avg_clock_power_cc1",4.8489,3.8453,3.5495,3.5296," avg power usage of clock_cc1",3.5296,4.8489,1.3193,0.620736521534432,0.470504450492255
"icache_power_cc1",25819.6407,15505.6553,11304.7621,11401.3628," total power usage of icache_cc1",11304.7621,25819.6407,14514.8786,6827.9376187371,0.470409557454865
"icache_power_cc2",25819.6407,15505.6553,11304.7621,11401.3628," total power usage of icache_cc2",11304.7621,25819.6407,14514.8786,6827.9376187371,0.470409557454865
"fetch_stage_power_cc2",30100.7798,19786.7944,15585.9012,15682.5019," total power usage of fetch stage_cc2",15585.9012,30100.7798,14514.8786,6827.9376187371,0.470409557454865
"window_power_cc3",9302.7022,9150.6825,9301.8575,9246.8717," total power usage of instruction window_cc3",9150.6825,9302.7022,152.019699999999,71.5060769327272,0.470373753748545
"issue_stage_power_cc1",96338.8077,65812.6684,56795.1494,56165.5998," total power usage of issue stage_cc1",56165.5998,96338.8077,40173.2079,18894.90813128,0.470336055271303
"total_regfile_access",16772,14266,12754,12725," total number accesses of arch. regfile",12725,16772,4047,1903.16041975797,0.470264497098584
"avg_rename_power_cc3",0.0738,0.0967,0.1147,0.1155," avg power usage of rename unit_cc3",0.0738,0.1155,0.0417,0.019609075279914,0.470241613427194
"avg_dispatch_power_cc3",0.0738,0.0967,0.1147,0.1155," average power of dispatch unit per cycle_cc3",0.0738,0.1155,0.0417,0.019609075279914,0.470241613427194
"avg_dcache_power_cc1",0.6685,0.7573,0.8115,0.8127," avg power usage of dcache_cc1",0.6685,0.8127,0.1442,0.0677841672762404,0.470070508157007
"lsq_power_cc3",2272.9592,1930.016,1809.0009,1803.5149," total power usage of lsq_cc3",1803.5149,2272.9592,469.4443,220.590603511883,0.469897288159389
"clock_power_cc3",78753.7745,65380.6664,60334.6508,60145.6135," total power usage of clock_cc3",60145.6135,78753.7745,18608.161,8742.95707667101,0.469845304792398
"avg_total_power_insn_cc1",26.0958,16.0794,12.3332,12.1823," average total power per insn_cc1",12.1823,26.0958,13.9135,6.53558900450704,0.469730046681787
"alu_power_cc3",43343.3172,38381.8116,36634.6986,36549.5084," total power usage of alu_cc3",36549.5084,43343.3172,6793.8088,3191.06742292358,0.469702271121257
"total_power_cycle_cc3",216988.4757,181840.066,168627.948,168087.427," total power per cycle_cc3",168087.427,216988.4757,48901.0487,22966.3725409619,0.469649898141385
"dcache2_power_cc3",9787.4096,8233.4116,7629.4064,7606.2564," total power usage of dcache2_cc3",7606.2564,9787.4096,2181.1532,1024.20695850084,0.469571306821017
"RUU_count",61115,71994,83667,84903," cumulative RUU occupancy",61115,84903,23788,11170.0611569499,0.469567057211613
"sim_CPI",2.0675,1.6673,1.511,1.5047," cycles per instruction",1.5047,2.0675,0.5628,0.264181798199649,0.469406180169952
"lsq_power",18569.147,14975.5224,13571.206,13514.3784," total power usage of load/store queue",13514.3784,18569.147,5054.7686,2372.66575327062,0.469391566860374
"window_power",42497.0741,34272.7583,31058.8606,30928.8058," total power usage of instruction window",30928.8058,42497.0741,11568.2683,5430.04758197247,0.469391566754419
"bpred_power",87201.3538,70325.5692,63730.8509,63463.9865," total power usage of bpred unit",63463.9865,87201.3538,23737.3673,11142.1200174267,0.469391566327018
"dcache2_power",81147.1511,65443.016,59306.1548,59057.8182," total power usage of dcache2",59057.8182,81147.1511,22089.3329,10368.546563135,0.469391566059244
"fetch_stage_power",134954.3135,108837.0593,98630.96,98217.956," total power usage of fetch stage",98217.956,134954.3135,36736.3575,17243.7363722859,0.469391565897241
"alu_power",365166.9206,294497.3951,266881.1614,265763.6321," total power usage of alu",265763.6321,365166.9206,99403.2885,46659.0652429758,0.469391565883415
"issue_stage_power",668985.53,539519.0114,488926.0915,486878.7786," total power usage of issue stage",486878.7786,668985.53,182106.7514,85479.3731844889,0.469391565811485
"sim_cycle",19279,15548,14090,14031," total simulation time in cycles",14031,19279,5248,2463.36693707346,0.469391565753326
"total_power",1384004.6647,1116162.8988,1011495.7065,1007260.2028," total power per cycle",1007260.2028,1384004.6647,376744.4619,176840.672853567,0.469391565735891
"clock_power",503133.1748,405763.5044,367713.3893,366173.6384," total power usage of clock",366173.6384,503133.1748,136959.5364,64287.6512321955,0.469391565728135
"falu_power",275324.2655,222041.6868,201219.9233,200377.3416," total power usage of falu",200377.3416,275324.2655,74946.9239,35179.4539468763,0.469391565607355
"dcache_power",117310.908,94608.1227,85736.3294,85377.3199," total power usage of dcache",85377.3199,117310.908,31933.5881,14989.3569119265,0.469391565551212
"regfile_power",68873.6897,55544.7963,50336.132,50125.3561," total power usage of arch. regfile",50125.3561,68873.6897,18748.3336,8800.30965306417,0.469391565182314
"icache_power",47752.9597,38511.4901,34900.1091,34753.9695," total power usage of icache",34753.9695,47752.9597,12998.9902,6101.61635485914,0.46939156511243
"resultbus_power",44294.3293,35722.1968,32372.3793,32236.8242," total power usage of resultbus",32236.8242,44294.3293,12057.5051,5659.69118169486,0.469391564403723
"rename_power",8057.9566,6498.5274,5889.1337,5864.4737," total power usage of rename unit",5864.4737,8057.9566,2193.4829,1029.60236360341,0.469391561522278
"dispatch_stage_power",8057.9566,6498.5274,5889.1337,5864.4737," total power usage of dispatch stage",5864.4737,8057.9566,2193.4829,1029.60236360341,0.469391561522278
"avg_window_access",1.9258,2.3224,2.6048,2.6169," avg number accesses of instruction window",1.9258,2.6169,0.6911,0.324368384967874,0.469350868134675
"avg_total_power_insn_cc2",10.7814,8.4321,7.2025,7.1697," average total power per insn_cc2",7.1697,10.7814,3.6117,1.69506043033869,0.469324813893373
"bpred_power_cc3",12194.3488,10577.7834,9945.9026,9919.2162," total power usage of bpred unit_cc3",9919.2162,12194.3488,2275.1326,1067.65781895948,0.469272788302309
"avg_total_power_cycle_cc1",13.3044,10.8185,10.0224,9.9648," average total power per cycle_cc1",9.9648,13.3044,3.3396,1.56711113278542,0.469251147677991
"regfile_power_cc1",28628.4941,17269.2706,14173.9043,13833.7264," total power usage of arch. regfile_cc1",13833.7264,28628.4941,14794.7677,6942.33542351538,0.469242610920844
"window_power_cc1",20284.7732,13469.8595,11502.8844,11315.3477," total power usage of instruction window_cc1",11315.3477,20284.7732,8969.4255,4208.73393065212,0.469231159861033
"avg_resultbus_access",0.4658,0.5989,0.6891,0.6928," avg number accesses of resultbus",0.4658,0.6928,0.227,0.106487260583915,0.46910687481901
"avg_total_power_insn_cc3",22.0764,17.3827,14.7273,14.6456," average total power per insn_cc3",14.6456,22.0764,7.4308,3.48576174840833,0.469096429510729
"avg_alu_access",0.4947,0.6366,0.7313,0.7352," avg number accesses of alu",0.4947,0.7352,0.2405,0.11279061722206,0.468983855393182
"avg_total_power_insn",140.8083,106.6975,88.3402,87.7634," average total power per insn",87.7634,140.8083,53.0449,24.8764160645513,0.468969044423711
"avg_total_power_insn_nofp_nod2",104.541,79.216,65.5869,65.1586," average total power per insn",65.1586,104.541,39.3824,18.4691121967417,0.468968681358721
"avg_alu_power_cc2",0.5764,0.7417,0.852,0.8566," avg power usage of alu_cc2",0.5764,0.8566,0.2802,0.131396584811022,0.468938561067172
"avg_lsq_power_cc2",0.0273,0.0343,0.039,0.0392," avg power usage of instruction lsq_cc2",0.0273,0.0392,0.0119,0.00558002389481144,0.468909570992558
"dcache_power_cc1",12887.8315,11774.2936,11433.5389,11403.1144," total power usage of dcache_cc1",11403.1144,12887.8315,1484.7171,696.068237942502,0.468822133147454
"avg_alu_power_cc3",2.2482,2.4686,2.6,2.6049," avg power usage of alu_cc3",2.2482,2.6049,0.3567,0.167192989785258,0.468721586165567
"lsq_occupancy",0.7919,1.0821,1.3547,1.3796," avg LSQ occupancy (insn's)",0.7919,1.3796,0.5877,0.275346477188287,0.468515360197868
"avg_total_power_cycle_cc3",11.2552,11.6954,11.9679,11.9797," average total power per cycle_cc3",11.2552,11.9797,0.724499999999999,0.339342447487293,0.468381570030771
"avg_bpred_access",0.0982,0.1218,0.1344,0.1349," avg number accesses of bpred unit",0.0982,0.1349,0.0367,0.0171874712120971,0.468323466269676
"rename_power_cc1",4108.1828,2392.0165,1688.9985,1652.6355," total power usage of rename unit_cc1",1652.6355,4108.1828,2455.5473,1149.9866966047,0.468321948677063
"dispatch_stage_power_cc1",4108.1828,2392.0165,1688.9985,1652.6355," total power usage of dispatch stage_cc1",1652.6355,4108.1828,2455.5473,1149.9866966047,0.468321948677063
"avg_dcache_access",0.1153,0.1443,0.1623,0.1631," avg number accesses of dcache",0.1153,0.1631,0.0478,0.0223847418271167,0.468300038224198
"avg_lsq_access",0.1153,0.1448,0.1639,0.1648," avg number accesses of lsq",0.1153,0.1648,0.0495,0.0231805953331661,0.468294855215476
"avg_issue_power_cc1",4.9971,4.2329,4.0309,4.003," average power of issue unit per cycle_cc1",4.003,4.9971,0.9941,0.465493941063325,0.468256655329771
"ruu_occupancy",3.17,4.6304,5.938,6.0511," avg RUU occupancy (insn's)",3.17,6.0511,2.8811,1.3489603166266,0.468210168555968
"avg_dcache_power_cc2",0.3507,0.4391,0.4938,0.4963," avg power usage of dcache_cc2",0.3507,0.4963,0.1456,0.0681675081447655,0.468183435060202
"avg_dcache_power_cc3",0.8923,0.9724,1.022,1.0243," avg power usage of dcache_cc3",0.8923,1.0243,0.132,0.0617934462544371,0.46813216859422
"avg_bpred_power_cc3",0.6325,0.6803,0.7059,0.707," avg power usage of bpred unit_cc3",0.6325,0.707,0.0745,0.0348713229841752,0.468071449452016
"sim_IPC",0.4837,0.5998,0.6618,0.6646," instructions per cycle",0.4837,0.6646,0.1809,0.0846436205511083,0.467902822283628
"avg_bpred_power_cc2",0.2221,0.2753,0.3038,0.3051," avg power usage of bpred unit_cc2",0.2221,0.3051,0.083,0.0388330937045539,0.467868598850048
"avg_dcache2_power_cc2",0.106,0.1324,0.147,0.1477," avg power usage of dcache2_cc2",0.106,0.1477,0.0417,0.0195033971399856,0.467707365467282
"resultbus_power_cc2",4351.986,4356.0605,4557.9122,4410.1784," total power usage of resultbus_cc2",4351.986,4557.9122,205.9262,96.3096950684743,0.467690342795013
"avg_dcache2_power_cc3",0.5077,0.5295,0.5415,0.5421," avg power usage of dcache2_cc3",0.5077,0.5421,0.0344,0.0160835319504144,0.467544533442278
"avg_dcache2_power_cc1",0.1926,0.238,0.265,0.2664," avg power usage of dcache2_cc1",0.1926,0.2664,0.0738,0.0345046856721422,0.467543166289189
"avg_clock_power_cc3",4.085,4.2051,4.2821,4.2866," avg power usage of clock_cc3",4.085,4.2866,0.2016,0.0942100843859085,0.467311926517403
"lsq_power_cc1",1051.8292,966.5206,936.206,939.133," total power usage of lsq_cc1",936.206,1051.8292,115.6232,54.0249464310701,0.467250053891175
"avg_icache_power_cc3",1.453,1.1452,0.9698,0.979," avg power usage of icache_cc3",0.9698,1.453,0.4832,0.225715772599081,0.467127012829224
"avg_icache_power_cc1",1.3393,0.9973,0.8023,0.8126," avg power usage of icache_cc1",0.8023,1.3393,0.537,0.250830465653596,0.467095839205952
"avg_icache_power_cc2",1.3393,0.9973,0.8023,0.8126," avg power usage of icache_cc2",0.8023,1.3393,0.537,0.250830465653596,0.467095839205952
"avg_bpred_power_cc1",0.4211,0.4786,0.5138,0.5159," avg power usage of bpred unit_cc1",0.4211,0.5159,0.0948000000000001,0.0442731295482938,0.467016134475672
"avg_dcache2_access",0.0504,0.0629,0.0698,0.0702," avg number accesses of dcache2",0.0504,0.0702,0.0198,0.00924531412842924,0.466935056991376
"avg_rename_power_cc1",0.2131,0.1538,0.1199,0.1178," avg power usage of rename unit_cc1",0.1178,0.2131,0.0953,0.0444732503871709,0.466665796297701
"avg_dispatch_power_cc1",0.2131,0.1538,0.1199,0.1178," average power of dispatch unit per cycle_cc1",0.1178,0.2131,0.0953,0.0444732503871709,0.466665796297701
"issue_stage_power_cc3",88847.8162,79529.1979,76518.9992,76163.3538," total power usage of issue stage_cc3",76163.3538,88847.8162,12684.4624,5917.83074267312,0.466541707173425
"resultbus_power_cc1",15547.3919,9907.9922,8609.9163,8317.0155," total power usage of resultbus_cc1",8317.0155,15547.3919,7230.3764,3372.82940500723,0.466480473272073
"sim_slip",82808,92746,102925,104328," total number of slip cycles",82808,104328,21520,10026.1786796699,0.465900496267187
"avg_sim_slip",8.8802,9.946,11.0375,11.188," the average slip between issue and retirement",8.8802,11.188,2.3078,1.07518991616985,0.465893888625467
"avg_fetch_power_cc3",2.0856,1.8256,1.6757,1.686," average power of fetch unit per cycle_cc3",1.6757,2.0856,0.4099,0.190910631361029,0.465749283632664
"avg_fetch_power_cc2",1.5613,1.2726,1.1062,1.1177," average power of fetch unit per cycle_cc2",1.1062,1.5613,0.4551,0.211947296908139,0.465715879824519
"il1.miss_rate",0.033,0.0316,0.0295,0.029," miss rate (i.e., misses/ref)",0.029,0.033,0.004,0.00186256990920252,0.465642477300629
"avg_window_power_cc1",1.0522,0.8663,0.8164,0.8065," avg power usage of instruction window_cc1",0.8065,1.0522,0.2457,0.114270512381804,0.465081450475392
"regfile_power_cc3",7757.5406,7042.4443,6547.6588,6502.1887," total power usage of arch. regfile_cc3",6502.1887,7757.5406,1255.3519,583.798011260042,0.46504729969345
"avg_fetch_power_cc1",1.7604,1.4758,1.3161,1.3285," average power of fetch unit per cycle_cc1",1.3161,1.7604,0.4443,0.206618085687902,0.465041831392983
"avg_regfile_power_cc1",1.485,1.1107,1.006,0.9859," avg power usage of arch. regfile_cc1",0.9859,1.485,0.4991,0.231945295274554,0.464727099327898
"avg_lsq_power_cc1",0.0546,0.0622,0.0664,0.0669," avg power usage of lsq_cc1",0.0546,0.0669,0.0123,0.00568821881904462,0.462456814556473
"regfile_power_cc2",4239.0128,3547.8521,3192.7502,3147.6374," total power usage of arch. regfile_cc2",3147.6374,4239.0128,1091.3754,504.295972562406,0.462073794738644
"dcache2_power_cc2",2043.5158,2058.2477,2070.875,2072.9795," total power usage of dcache2_cc2",2043.5158,2072.9795,29.4637,13.5848195814299,0.461069708876681
"ul2.accesses",971,978,984,985," total number of accesses",971,985,14,6.45497224367903,0.461069445977073
"total_dcache2_access",971,978,984,985," total number accesses of dcache2",971,985,14,6.45497224367903,0.461069445977073
"max_cycle_power_cc2",16.1067,22.0302,26.1036,25.587," maximum cycle power usage of cc2",16.1067,26.1036,9.9969,4.60445653063421,0.460588435478419
"max_cycle_power_cc3",19.8192,26.1709,29.8808,29.3631," maximum cycle power usage of cc3",19.8192,29.8808,10.0616,4.62680079176386,0.459847419074885
"avg_resultbus_power_cc1",0.8064,0.6373,0.6111,0.5928," avg power usage of resultbus_cc1",0.5928,0.8064,0.2136,0.0980490693479546,0.459031223539113
"mem.ptab_accesses",221914,223380,225238,225770," total page table accesses",221914,225770,3856,1768.10058160351,0.458532308507134
"bpred_bimod.lookups",1961,2081,2242,2291," total number of bpred lookups",1961,2291,330,151.295241167725,0.458470427780984
"total_icache_access",10424,11278,12601,13076," total number accesses of icache",10424,13076,2652,1214.85619862325,0.458090572633201
"avg_icache_access",0.5407,0.7254,0.8943,0.9319," avg number accesses of icache",0.5407,0.9319,0.3912,0.179064166804342,0.457730487741161
"il1.hits",9758,10353,11139,11390," total number of hits",9758,11390,1632,746.144311332153,0.457196269198623
"il1.accesses",10091,10691,11478,11730," total number of accesses",10091,11730,1639,749.026256771639,0.45700198704798
"itlb.accesses",10091,10691,11478,11730," total number of accesses",10091,11730,1639,749.026256771639,0.45700198704798
"itlb.hits",10080,10680,11467,11719," total number of hits",10080,11719,1639,749.026256771639,0.45700198704798
"ruu_latency",6.2178,6.8821,7.3072,7.3977," avg RUU occupant latency (cycle's)",6.2178,7.3977,1.1799,0.538129048958829,0.456080217780175
"avg_resultbus_power_cc3",0.3599,0.4319,0.4787,0.4693," avg power usage of resultbus_cc3",0.3599,0.4787,0.1188,0.0539623016558783,0.454228128416484
"ul2.hits",447,453,457,458," total number of hits",447,458,11,4.99165971062398,0.453787246420362
"lsq_latency",1.5533,1.6083,1.6671,1.6866," avg LSQ occupant latency (cycle's)",1.5533,1.6866,0.1333,0.0603551364839813,0.452776717809311
"avg_resultbus_power_cc2",0.2257,0.2802,0.3235,0.3143," avg power usage of resultbus_cc2",0.2257,0.3235,0.0978,0.044260017698445,0.452556418184509
"bpred_bimod.retstack_pushes",207,212,219,223," total number of address pushed onto ret-addr stack",207,223,16,7.13559154286922,0.445974471429326
"ifq_latency",1.1465,1.3718,1.8919,2.9556," avg IFQ occupant latency (cycle's)",1.1465,2.9556,1.8091,0.805688535767183,0.445353234076161
"IFQ_count",11269,14350,21662,33921," cumulative IFQ occupancy",11269,33921,22652,10072.2083808203,0.444649849056167
"il1.misses",333,338,339,340," total number of misses",333,340,7,3.1091263510296,0.444160907289944
"ul2.miss_rate",0.5396,0.5368,0.5356,0.535," miss rate (i.e., misses/ref)",0.535,0.5396,0.00459999999999994,0.0020420577856662,0.443925605579614
"il1.replacements",80,82,84,85," total number of replacements",80,85,5,2.21735578260835,0.443471156521669
"ifq_occupancy",0.5845,0.9229,1.5374,2.4176," avg IFQ occupancy (insn's)",0.5845,2.4176,1.8331,0.804636510067331,0.438948508028657
"avg_regfile_access",0.87,0.9175,0.9052,0.9069," avg number accesses of arch. regfile",0.87,0.9175,0.0475,0.0206628491097751,0.435007349679476
"avg_regfile_power_cc2",0.2199,0.2282,0.2266,0.2243," avg power usage of arch. regfile_cc2",0.2199,0.2282,0.00829999999999997,0.00360786178597055,0.434682142888019
"IFQ_fcount",11269,6702,4703,2560," cumulative IFQ full count",2560,11269,8709,3714.39923361325,0.426501232473676
"window_power_cc2",7387.8198,7275.7437,7474.7656,7420.2588," total power usage of instruction window_cc2",7275.7437,7474.7656,199.0219,83.9832498694977,0.421979942255087
"ifq_full",0.5845,0.4311,0.3338,0.1825," fraction of time (cycle's) IFQ was full",0.1825,0.5845,0.402,0.168855705164696,0.42003906757387
"resultbus_power_cc3",6938.7895,6714.7181,6744.7136,6585.2623," total power usage of resultbus_cc3",6585.2623,6938.7895,353.5272,146.041711976462,0.413098941118143
"total_window_access",37127,36108,36702,36718," total number accesses of instruction window",36108,37127,1019,419.469804237047,0.411648483058927
"itlb.miss_rate",0.0011,0.001,0.001,9e-04," miss rate (i.e., misses/ref)",9e-04,0.0011,2e-04,8.16496580927726e-05,0.408248290463863
"sim_num_insn",9325,9325,9325,9325," total number of instructions committed",9325,9325,0,0,NA
"sim_num_refs",2209,2209,2209,2209," total number of loads and stores committed",2209,2209,0,0,NA
"sim_num_loads",1317,1317,1317,1317," total number of loads committed",1317,1317,0,0,NA
"sim_num_stores",892,892,892,892," total number of stores committed",892,892,0,0,NA
"sim_num_branches",1893,1893,1893,1893," total number of branches committed",1893,1893,0,0,NA
"sim_elapsed_time",1,1,1,1," total simulation time in seconds",1,1,0,0,NA
"sim_inst_rate",9325,9325,9325,9325," simulation speed (in insts/sec)",9325,9325,0,0,NA
"sim_IPB",4.926,4.926,4.926,4.926," instruction per branch",4.926,4.926,0,0,NA
"bpred_bimod.updates",1893,1893,1893,1893," total number of updates",1893,1893,0,0,NA
"bpred_bimod.jr_seen",310,310,310,310," total number of JR's seen",310,310,0,0,NA
"bpred_bimod.jr_non_ras_hits.PP",34,34,34,34," total number of address-predicted hits for non-RAS JR's",34,34,0,0,NA
"bpred_bimod.jr_non_ras_seen.PP",115,115,115,115," total number of non-RAS JR's seen",115,115,0,0,NA
"bpred_bimod.bpred_jr_non_ras_rate.PP",0.2957,0.2957,0.2957,0.2957," non-RAS JR addr-pred rate (ie, non-RAS JR hits/JRs seen)",0.2957,0.2957,0,0,NA
"bpred_bimod.used_ras.PP",195,195,195,195," total number of RAS predictions used",195,195,0,0,NA
"il1.writebacks",0,0,0,0," total number of writebacks",0,0,0,0,NA
"il1.invalidations",0,0,0,0," total number of invalidations",0,0,0,0,NA
"il1.wb_rate",0,0,0,0," writeback rate (i.e., wrbks/ref)",0,0,0,0,NA
"il1.inv_rate",0,0,0,0," invalidation rate (i.e., invs/ref)",0,0,0,0,NA
"dl1.invalidations",0,0,0,0," total number of invalidations",0,0,0,0,NA
"dl1.inv_rate",0,0,0,0," invalidation rate (i.e., invs/ref)",0,0,0,0,NA
"ul2.replacements",0,0,0,0," total number of replacements",0,0,0,0,NA
"ul2.writebacks",0,0,0,0," total number of writebacks",0,0,0,0,NA
"ul2.invalidations",0,0,0,0," total number of invalidations",0,0,0,0,NA
"ul2.repl_rate",0,0,0,0," replacement rate (i.e., repls/ref)",0,0,0,0,NA
"ul2.wb_rate",0,0,0,0," writeback rate (i.e., wrbks/ref)",0,0,0,0,NA
"ul2.inv_rate",0,0,0,0," invalidation rate (i.e., invs/ref)",0,0,0,0,NA
"itlb.misses",11,11,11,11," total number of misses",11,11,0,0,NA
"itlb.replacements",0,0,0,0," total number of replacements",0,0,0,0,NA
"itlb.writebacks",0,0,0,0," total number of writebacks",0,0,0,0,NA
"itlb.invalidations",0,0,0,0," total number of invalidations",0,0,0,0,NA
"itlb.repl_rate",0,0,0,0," replacement rate (i.e., repls/ref)",0,0,0,0,NA
"itlb.wb_rate",0,0,0,0," writeback rate (i.e., wrbks/ref)",0,0,0,0,NA
"itlb.inv_rate",0,0,0,0," invalidation rate (i.e., invs/ref)",0,0,0,0,NA
"dtlb.misses",17,17,17,17," total number of misses",17,17,0,0,NA
"dtlb.replacements",0,0,0,0," total number of replacements",0,0,0,0,NA
"dtlb.writebacks",0,0,0,0," total number of writebacks",0,0,0,0,NA
"dtlb.invalidations",0,0,0,0," total number of invalidations",0,0,0,0,NA
"dtlb.repl_rate",0,0,0,0," replacement rate (i.e., repls/ref)",0,0,0,0,NA
"dtlb.wb_rate",0,0,0,0," writeback rate (i.e., wrbks/ref)",0,0,0,0,NA
"dtlb.inv_rate",0,0,0,0," invalidation rate (i.e., invs/ref)",0,0,0,0,NA
"avg_rename_power",0.418,0.418,0.418,0.418," avg power usage of rename unit",0.418,0.418,0,0,NA
"avg_bpred_power",4.5231,4.5231,4.5231,4.5231," avg power usage of bpred unit",4.5231,4.5231,0,0,NA
"avg_window_power",2.2043,2.2043,2.2043,2.2043," avg power usage of instruction window",2.2043,2.2043,0,0,NA
"avg_lsq_power",0.9632,0.9632,0.9632,0.9632," avg power usage of lsq",0.9632,0.9632,0,0,NA
"avg_regfile_power",3.5725,3.5725,3.5725,3.5725," avg power usage of arch. regfile",3.5725,3.5725,0,0,NA
"avg_icache_power",2.4769,2.4769,2.4769,2.4769," avg power usage of icache",2.4769,2.4769,0,0,NA
"avg_dcache_power",6.0849,6.0849,6.0849,6.0849," avg power usage of dcache",6.0849,6.0849,0,0,NA
"avg_dcache2_power",4.2091,4.2091,4.2091,4.2091," avg power usage of dcache2",4.2091,4.2091,0,0,NA
"avg_alu_power",18.9412,18.9412,18.9412,18.9412," avg power usage of alu",18.9412,18.9412,0,0,NA
"avg_falu_power",14.281,14.281,14.281,14.281," avg power usage of falu",14.281,14.281,0,0,NA
"avg_resultbus_power",2.2975,2.2975,2.2975,2.2975," avg power usage of resultbus",2.2975,2.2975,0,0,NA
"avg_clock_power",26.0975,26.0975,26.0975,26.0975," avg power usage of clock",26.0975,26.0975,0,0,NA
"avg_fetch_power",7.0001,7.0001,7.0001,7.0001," average power of fetch unit per cycle",7.0001,7.0001,0,0,NA
"avg_dispatch_power",0.418,0.418,0.418,0.418," average power of dispatch unit per cycle",0.418,0.418,0,0,NA
"avg_issue_power",34.7002,34.7002,34.7002,34.7002," average power of issue unit per cycle",34.7002,34.7002,0,0,NA
"avg_total_power_cycle",71.7882,71.7882,71.7882,71.7882," average total power per cycle",71.7882,71.7882,0,0,NA
"avg_total_power_cycle_nofp_nod2",53.2981,53.2981,53.2981,53.2981," average total power per cycle",53.2981,53.2981,0,0,NA
"bpred_power_cc2",4281.1391,4281.1391,4281.1391,4281.1391," total power usage of bpred unit_cc2",4281.1391,4281.1391,0,0,NA
"total_bpred_access",1893,1893,1893,1893," total number accesses of bpred unit",1893,1893,0,0,NA
"max_bpred_access",3,3,3,3," max number accesses of bpred unit",3,3,0,0,NA
"max_alu_access",4,4,4,4," max number accesses of alu",4,4,0,0,NA
"max_resultbus_access",6,6,6,6," max number accesses of resultbus",6,6,0,0,NA
"sim_invalid_addrs",0,0,0,0," total non-speculative bogus addresses seen (debug var)",0,0,0,0,NA
"ld_text_base",4831838208,4831838208,4831838208,4831838208," program text (code) segment base",4831838208,4831838208,0,0,NA
"ld_text_size",65536,65536,65536,65536," program text (code) size in bytes",65536,65536,0,0,NA
"ld_data_base",5368709120,5368709120,5368709120,5368709120," program initialized data segment base",5368709120,5368709120,0,0,NA
"ld_data_size",743728,743728,743728,743728," program init'ed `.data' and uninit'ed `.bss' size in bytes",743728,743728,0,0,NA
"ld_stack_base",4831424512,4831424512,4831424512,4831424512," program stack segment base (highest address in stack)",4831424512,4831424512,0,0,NA
"ld_stack_size",16384,16384,16384,16384," program initial stack size",16384,16384,0,0,NA
"ld_prog_entry",4831846480,4831846480,4831846480,4831846480," program entry point (initial PC)",4831846480,4831846480,0,0,NA
"ld_environ_base",4831408128,4831408128,4831408128,4831408128," program environment base address address",4831408128,4831408128,0,0,NA
"ld_target_big_endian",0,0,0,0," target executable endian-ness, non-zero if big endian",0,0,0,0,NA
"mem.page_count",18,18,18,18," total number of pages allocated",18,18,0,0,NA
