<Results/membwl/dimm4/tcp_tx_s1_nR_p2/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 71d2
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    70.11 --||-- Mem Ch  0: Reads (MB/s):  5991.71 --|
|--            Writes(MB/s):    24.45 --||--            Writes(MB/s):  3018.17 --|
|-- Mem Ch  1: Reads (MB/s):    69.99 --||-- Mem Ch  1: Reads (MB/s):  5998.95 --|
|--            Writes(MB/s):    28.66 --||--            Writes(MB/s):  3022.51 --|
|-- Mem Ch  2: Reads (MB/s):    67.66 --||-- Mem Ch  2: Reads (MB/s):  5992.14 --|
|--            Writes(MB/s):    24.31 --||--            Writes(MB/s):  3018.93 --|
|-- Mem Ch  3: Reads (MB/s):    71.05 --||-- Mem Ch  3: Reads (MB/s):  5998.29 --|
|--            Writes(MB/s):    28.41 --||--            Writes(MB/s):  3022.90 --|
|-- NODE 0 Mem Read (MB/s) :   278.80 --||-- NODE 1 Mem Read (MB/s) : 23981.09 --|
|-- NODE 0 Mem Write(MB/s) :   105.83 --||-- NODE 1 Mem Write(MB/s) : 12082.50 --|
|-- NODE 0 P. Write (T/s):     124335 --||-- NODE 1 P. Write (T/s):     195251 --|
|-- NODE 0 Memory (MB/s):      384.63 --||-- NODE 1 Memory (MB/s):    36063.59 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      24259.90                --|
            |--                System Write Throughput(MB/s):      12188.33                --|
            |--               System Memory Throughput(MB/s):      36448.22                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 72a7
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     193 M       168    1050 K   366 K    992 K     0      72  
 1       0           0      33 M   236 M    504       0    1390 K
-----------------------------------------------------------------------
 *     193 M       168      34 M   236 M    993 K     0    1390 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
Trying to use Linux perf events...

 This utility measures Latency information

Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.49        Core1: 24.68        
Core2: 29.45        Core3: 25.32        
Core4: 29.56        Core5: 24.92        
Core6: 27.09        Core7: 30.85        
Core8: 26.52        Core9: 25.34        
Core10: 28.88        Core11: 19.53        
Core12: 27.98        Core13: 28.30        
Core14: 26.71        Core15: 28.52        
Core16: 27.07        Core17: 28.19        
Core18: 25.85        Core19: 22.27        
Core20: 30.12        Core21: 26.04        
Core22: 27.36        Core23: 28.35        
Core24: 29.96        Core25: 20.08        
Core26: 29.70        Core27: 27.06        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.62
Socket1: 24.72
DDR read Latency(ns)
Socket0: 43687.72
Socket1: 433.68


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.89        Core1: 24.88        
Core2: 29.57        Core3: 25.87        
Core4: 30.92        Core5: 24.76        
Core6: 27.27        Core7: 28.71        
Core8: 28.43        Core9: 25.77        
Core10: 28.37        Core11: 21.00        
Core12: 27.18        Core13: 31.12        
Core14: 28.89        Core15: 27.61        
Core16: 27.89        Core17: 25.61        
Core18: 32.81        Core19: 21.33        
Core20: 28.52        Core21: 27.24        
Core22: 29.44        Core23: 28.37        
Core24: 30.21        Core25: 21.63        
Core26: 30.14        Core27: 24.82        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.88
Socket1: 24.81
DDR read Latency(ns)
Socket0: 43980.89
Socket1: 433.27
irq_total: 299884.510152104
cpu_total: 18.70
cpu_0: 0.93
cpu_1: 62.50
cpu_2: 0.07
cpu_3: 51.20
cpu_4: 0.07
cpu_5: 46.88
cpu_6: 0.07
cpu_7: 24.14
cpu_8: 0.07
cpu_9: 9.31
cpu_10: 0.07
cpu_11: 44.88
cpu_12: 0.07
cpu_13: 25.40
cpu_14: 0.07
cpu_15: 22.07
cpu_16: 0.07
cpu_17: 33.18
cpu_18: 0.00
cpu_19: 48.40
cpu_20: 0.07
cpu_21: 35.44
cpu_22: 0.07
cpu_23: 31.45
cpu_24: 0.07
cpu_25: 46.28
cpu_26: 0.13
cpu_27: 40.89
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 0
enp4s0f0_tx_packets: 652006
enp4s0f1_tx_packets: 698230
Total_tx_packets: 1350236
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 0
enp4s0f0_rx_packets_phy: 77307
enp4s0f1_rx_packets_phy: 96230
Total_rx_packets_phy: 173537
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 0
enp4s0f0_rx_bytes_phy: 5411486
enp4s0f1_rx_bytes_phy: 6736152
Total_rx_bytes_phy: 12147638
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 0
enp4s0f0_rx_bytes: 5101686
enp4s0f1_rx_bytes: 6351194
Total_rx_bytes: 11452880
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 0
enp4s0f0_tx_bytes_phy: 5879868141
enp4s0f1_tx_bytes_phy: 6296633583
Total_tx_bytes_phy: 12176501724
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 0
enp4s0f0_tx_bytes: 5877188208
enp4s0f1_tx_bytes: 6293848450
Total_tx_bytes: 12171036658
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 0
enp4s0f0_tx_packets_phy: 652014
enp4s0f1_tx_packets_phy: 698230
Total_tx_packets_phy: 1350244
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 0
enp4s0f0_rx_packets: 77298
enp4s0f1_rx_packets: 96230
Total_rx_packets: 173528


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.95        Core1: 22.60        
Core2: 30.53        Core3: 25.78        
Core4: 31.11        Core5: 25.17        
Core6: 29.35        Core7: 29.37        
Core8: 30.27        Core9: 25.45        
Core10: 28.46        Core11: 20.37        
Core12: 22.76        Core13: 27.50        
Core14: 32.19        Core15: 29.02        
Core16: 31.80        Core17: 28.37        
Core18: 30.96        Core19: 20.08        
Core20: 22.50        Core21: 26.04        
Core22: 22.92        Core23: 27.78        
Core24: 27.49        Core25: 20.13        
Core26: 16.06        Core27: 24.91        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.01
Socket1: 24.12
DDR read Latency(ns)
Socket0: 42558.39
Socket1: 444.04


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.07        Core1: 25.04        
Core2: 30.35        Core3: 25.58        
Core4: 30.96        Core5: 25.24        
Core6: 28.15        Core7: 30.70        
Core8: 28.11        Core9: 24.97        
Core10: 25.85        Core11: 21.87        
Core12: 26.55        Core13: 31.33        
Core14: 28.35        Core15: 27.34        
Core16: 30.64        Core17: 25.37        
Core18: 28.65        Core19: 20.30        
Core20: 30.18        Core21: 26.13        
Core22: 30.25        Core23: 27.13        
Core24: 26.83        Core25: 21.28        
Core26: 30.23        Core27: 24.82        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.18
Socket1: 24.69
DDR read Latency(ns)
Socket0: 43184.46
Socket1: 433.91


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.65        Core1: 24.65        
Core2: 28.22        Core3: 25.37        
Core4: 31.56        Core5: 24.86        
Core6: 28.60        Core7: 30.15        
Core8: 28.02        Core9: 25.22        
Core10: 27.63        Core11: 20.63        
Core12: 28.59        Core13: 30.73        
Core14: 30.98        Core15: 27.96        
Core16: 31.96        Core17: 28.09        
Core18: 32.84        Core19: 22.68        
Core20: 28.64        Core21: 26.74        
Core22: 29.42        Core23: 25.61        
Core24: 27.94        Core25: 19.29        
Core26: 28.69        Core27: 21.38        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 31.41
Socket1: 24.21
DDR read Latency(ns)
Socket0: 43498.57
Socket1: 441.45


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.58        Core1: 24.67        
Core2: 27.69        Core3: 26.20        
Core4: 28.52        Core5: 25.21        
Core6: 27.09        Core7: 30.68        
Core8: 27.41        Core9: 25.44        
Core10: 27.11        Core11: 20.31        
Core12: 26.71        Core13: 24.02        
Core14: 28.45        Core15: 30.55        
Core16: 27.05        Core17: 29.68        
Core18: 28.05        Core19: 20.18        
Core20: 26.73        Core21: 25.72        
Core22: 27.19        Core23: 28.07        
Core24: 27.58        Core25: 21.67        
Core26: 29.86        Core27: 21.57        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.38
Socket1: 24.16
DDR read Latency(ns)
Socket0: 44096.71
Socket1: 443.72
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0

PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 29770
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6003 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14409682258; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14409687090; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7204905277; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7204905277; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7204910164; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7204910164; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7204914494; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7204914494; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7204918627; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7204918627; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6004134126; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4191405; Consumed Joules: 255.82; Watts: 42.62; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 2356158; Consumed DRAM Joules: 36.05; DRAM Watts: 6.01
S1P0; QPIClocks: 14409781370; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14409784502; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7204973740; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7204973740; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7204973955; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7204973955; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7204974098; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7204974098; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7204974063; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7204974063; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6004157392; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 6154821; Consumed Joules: 375.66; Watts: 62.58; Thermal headroom below TjMax: 52
S1; Consumed DRAM energy units: 5510395; Consumed DRAM Joules: 84.31; DRAM Watts: 14.04
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 751c
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.43   0.01    0.60     310 K    856 K    0.64    0.07    0.01    0.02    10304        0       10     70
   1    1     0.20   0.26   0.80    1.18      94 M    114 M    0.17    0.27    0.05    0.06     4592    15574      108     58
   2    0     0.00   0.32   0.00    0.60    8896       39 K    0.77    0.10    0.00    0.02      280        0        0     68
   3    1     0.12   0.20   0.59    1.11      99 M    116 M    0.15    0.21    0.08    0.10     4200    17796       55     58
   4    0     0.00   0.30   0.00    0.60    4181       20 K    0.80    0.12    0.00    0.02      896        0        0     69
   5    1     0.20   0.36   0.56    1.05      62 M     76 M    0.18    0.29    0.03    0.04     6216     9933      224     59
   6    0     0.00   0.29   0.00    0.60    4609       22 K    0.80    0.13    0.00    0.02      280        0        1     69
   7    1     0.08   0.30   0.27    0.76      47 M     54 M    0.14    0.26    0.06    0.07     1064     8361       66     59
   8    0     0.00   0.62   0.00    0.60      25 K     54 K    0.54    0.16    0.01    0.01     1568        1        1     68
   9    1     0.05   0.73   0.07    0.60    2282 K   5059 K    0.55    0.26    0.00    0.01      224       84       72     59
  10    0     0.00   0.29   0.00    0.60    4564       28 K    0.84    0.14    0.00    0.02        0        0        0     68
  11    1     0.12   0.24   0.51    1.05      63 M     77 M    0.18    0.31    0.05    0.06     3976    11841       55     58
  12    0     0.00   0.33   0.00    0.60      18 K     37 K    0.51    0.22    0.01    0.02     1232        1        0     69
  13    1     0.02   0.17   0.13    0.62      36 M     40 M    0.10    0.22    0.17    0.19      448     5698       72     58
  14    0     0.00   0.30   0.00    0.60    5158       25 K    0.80    0.17    0.00    0.02      336        0        0     70
  15    1     0.05   0.29   0.17    0.69      36 M     40 M    0.12    0.25    0.07    0.08      224     5690      142     58
  16    0     0.00   0.28   0.00    0.60    4975       23 K    0.79    0.16    0.00    0.02     2968        1        0     70
  17    1     0.09   0.45   0.20    0.65      37 M     44 M    0.14    0.24    0.04    0.05      896     5121       80     58
  18    0     0.00   0.30   0.00    0.60    5350       24 K    0.78    0.15    0.00    0.01      280        0        0     70
  19    1     0.15   0.27   0.55    1.10      61 M     76 M    0.20    0.31    0.04    0.05     4760    11364       54     59
  20    0     0.00   0.32   0.00    0.60    5021       23 K    0.79    0.14    0.00    0.01      168        0        0     70
  21    1     0.17   0.58   0.29    0.75      37 M     45 M    0.18    0.28    0.02    0.03      280     5506       38     59
  22    0     0.00   0.28   0.00    0.60    3036       21 K    0.86    0.13    0.00    0.01      896        0        0     71
  23    1     0.12   0.43   0.27    0.75      38 M     45 M    0.15    0.29    0.03    0.04      392     6458      439     60
  24    0     0.00   0.29   0.00    0.60    4983       24 K    0.80    0.12    0.00    0.02      224        0        0     70
  25    1     0.10   0.23   0.45    0.93      67 M     81 M    0.17    0.29    0.07    0.08     4592    12714       90     59
  26    0     0.00   0.29   0.00    0.60    4785       24 K    0.80    0.12    0.00    0.02     1568        0        0     69
  27    1     0.09   0.24   0.39    0.88      60 M     73 M    0.18    0.29    0.07    0.08     4760    11450       28     59
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.39   0.00    0.60     409 K   1225 K    0.67    0.10    0.01    0.02    21000        3       11     61
 SKT    1     0.11   0.30   0.37    0.93     743 M    891 M    0.17    0.27    0.05    0.06    36624   127590     1523     52
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.06   0.30   0.19    0.93     744 M    893 M    0.17    0.27    0.05    0.06     N/A     N/A     N/A      N/A

 Instructions retired:   15 G ; Active cycles:   52 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 20.15 %

 C1 core residency: 26.98 %; C3 core residency: 0.90 %; C6 core residency: 51.96 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.30 => corresponds to 7.49 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.06 => corresponds to 1.41 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       11 G     11 G   |   12%    11%   
 SKT    1       42 G     42 G   |   44%    44%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  108 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     1.36     0.51     214.18      30.14         136.26
 SKT   1    119.84    60.39     313.12      70.09         118.67
---------------------------------------------------------------------------------------------------------------
       *    121.20    60.90     527.30     100.23         118.68
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_tx_s1_nR_p2/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 7600
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    71.13 --||-- Mem Ch  0: Reads (MB/s):  5910.76 --|
|--            Writes(MB/s):    23.72 --||--            Writes(MB/s):  2981.66 --|
|-- Mem Ch  1: Reads (MB/s):    70.06 --||-- Mem Ch  1: Reads (MB/s):  5915.07 --|
|--            Writes(MB/s):    27.96 --||--            Writes(MB/s):  2985.26 --|
|-- Mem Ch  2: Reads (MB/s):    68.01 --||-- Mem Ch  2: Reads (MB/s):  5912.30 --|
|--            Writes(MB/s):    23.71 --||--            Writes(MB/s):  2982.04 --|
|-- Mem Ch  3: Reads (MB/s):    70.86 --||-- Mem Ch  3: Reads (MB/s):  5919.02 --|
|--            Writes(MB/s):    27.69 --||--            Writes(MB/s):  2985.50 --|
|-- NODE 0 Mem Read (MB/s) :   280.05 --||-- NODE 1 Mem Read (MB/s) : 23657.14 --|
|-- NODE 0 Mem Write(MB/s) :   103.08 --||-- NODE 1 Mem Write(MB/s) : 11934.45 --|
|-- NODE 0 P. Write (T/s):     124347 --||-- NODE 1 P. Write (T/s):     192921 --|
|-- NODE 0 Memory (MB/s):      383.13 --||-- NODE 1 Memory (MB/s):    35591.60 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      23937.20                --|
            |--                System Write Throughput(MB/s):      12037.53                --|
            |--               System Memory Throughput(MB/s):      35974.73                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 76da
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     193 M        36    1040 K   472 K   1075 K     0     108  
 1     984           0      34 M   236 M    504       0    1304 K
-----------------------------------------------------------------------
 *     193 M        36      36 M   237 M   1076 K     0    1304 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.66        Core1: 26.55        
Core2: 30.19        Core3: 28.45        
Core4: 28.92        Core5: 25.69        
Core6: 28.64        Core7: 23.92        
Core8: 31.68        Core9: 29.70        
Core10: 24.88        Core11: 24.86        
Core12: 26.92        Core13: 22.21        
Core14: 28.06        Core15: 26.46        
Core16: 29.67        Core17: 28.86        
Core18: 30.27        Core19: 26.76        
Core20: 27.68        Core21: 28.67        
Core22: 28.74        Core23: 23.93        
Core24: 28.77        Core25: 23.37        
Core26: 26.92        Core27: 27.31        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.80
Socket1: 25.67
DDR read Latency(ns)
Socket0: 42477.31
Socket1: 427.31


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.52        Core1: 27.44        
Core2: 27.35        Core3: 28.54        
Core4: 27.70        Core5: 25.21        
Core6: 30.17        Core7: 22.37        
Core8: 28.34        Core9: 29.73        
Core10: 28.69        Core11: 24.33        
Core12: 26.11        Core13: 21.55        
Core14: 28.39        Core15: 21.54        
Core16: 28.48        Core17: 28.67        
Core18: 29.77        Core19: 27.25        
Core20: 29.79        Core21: 28.45        
Core22: 28.17        Core23: 23.31        
Core24: 28.93        Core25: 23.90        
Core26: 30.58        Core27: 27.28        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 31.21
Socket1: 24.93
DDR read Latency(ns)
Socket0: 42886.14
Socket1: 438.61
irq_total: 282393.163588389
cpu_total: 18.71
cpu_0: 1.00
cpu_1: 41.22
cpu_2: 0.13
cpu_3: 41.22
cpu_4: 0.07
cpu_5: 56.18
cpu_6: 0.13
cpu_7: 40.36
cpu_8: 0.07
cpu_9: 1.00
cpu_10: 0.13
cpu_11: 34.97
cpu_12: 0.07
cpu_13: 41.82
cpu_14: 0.07
cpu_15: 42.89
cpu_16: 0.07
cpu_17: 30.12
cpu_18: 0.07
cpu_19: 33.05
cpu_20: 0.07
cpu_21: 30.98
cpu_22: 0.07
cpu_23: 48.34
cpu_24: 0.07
cpu_25: 43.48
cpu_26: 0.20
cpu_27: 36.30
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 0
enp4s0f0_rx_packets_phy: 90320
enp4s0f1_rx_packets_phy: 87463
Total_rx_packets_phy: 177783
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 0
enp4s0f0_rx_bytes_phy: 6322362
enp4s0f1_rx_bytes_phy: 6122470
Total_rx_bytes_phy: 12444832
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 0
enp4s0f0_rx_packets: 90312
enp4s0f1_rx_packets: 87466
Total_rx_packets: 177778
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 0
enp4s0f0_tx_bytes: 5878048156
enp4s0f1_tx_bytes: 6299626835
Total_tx_bytes: 12177674991
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 0
enp4s0f0_tx_packets: 652102
enp4s0f1_tx_packets: 698872
Total_tx_packets: 1350974
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 0
enp4s0f0_rx_bytes: 5960644
enp4s0f1_rx_bytes: 5772803
Total_rx_bytes: 11733447
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 0
enp4s0f0_tx_bytes_phy: 5880617970
enp4s0f1_tx_bytes_phy: 6302367178
Total_tx_bytes_phy: 12182985148
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 0
enp4s0f0_tx_packets_phy: 652097
enp4s0f1_tx_packets_phy: 698866
Total_tx_packets_phy: 1350963


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.90        Core1: 25.95        
Core2: 21.32        Core3: 27.67        
Core4: 29.93        Core5: 26.96        
Core6: 22.67        Core7: 24.42        
Core8: 28.23        Core9: 29.89        
Core10: 30.56        Core11: 25.21        
Core12: 27.94        Core13: 22.82        
Core14: 30.43        Core15: 24.45        
Core16: 27.19        Core17: 30.91        
Core18: 22.04        Core19: 23.00        
Core20: 22.09        Core21: 27.98        
Core22: 28.30        Core23: 24.92        
Core24: 26.94        Core25: 21.97        
Core26: 30.30        Core27: 28.25        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.04
Socket1: 25.40
DDR read Latency(ns)
Socket0: 41562.59
Socket1: 432.86


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.71        Core1: 25.75        
Core2: 30.63        Core3: 27.79        
Core4: 27.86        Core5: 27.22        
Core6: 29.92        Core7: 23.93        
Core8: 30.37        Core9: 29.80        
Core10: 30.61        Core11: 23.50        
Core12: 27.08        Core13: 23.65        
Core14: 26.70        Core15: 22.98        
Core16: 29.69        Core17: 29.73        
Core18: 29.08        Core19: 22.13        
Core20: 31.07        Core21: 28.41        
Core22: 29.84        Core23: 26.74        
Core24: 30.04        Core25: 23.40        
Core26: 32.70        Core27: 24.20        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.34
Socket1: 25.05
DDR read Latency(ns)
Socket0: 42327.06
Socket1: 435.38


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.02        Core1: 26.28        
Core2: 30.11        Core3: 27.92        
Core4: 29.17        Core5: 25.57        
Core6: 27.98        Core7: 26.49        
Core8: 32.25        Core9: 30.45        
Core10: 28.93        Core11: 28.53        
Core12: 32.80        Core13: 25.70        
Core14: 28.04        Core15: 26.17        
Core16: 28.20        Core17: 28.99        
Core18: 29.40        Core19: 26.42        
Core20: 29.62        Core21: 24.60        
Core22: 29.03        Core23: 24.46        
Core24: 30.86        Core25: 25.75        
Core26: 31.42        Core27: 25.68        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.57
Socket1: 26.21
DDR read Latency(ns)
Socket0: 41287.36
Socket1: 417.99


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.20        Core1: 26.27        
Core2: 29.28        Core3: 27.95        
Core4: 29.90        Core5: 25.64        
Core6: 28.70        Core7: 26.78        
Core8: 31.26        Core9: 28.53        
Core10: 28.84        Core11: 24.89        
Core12: 28.40        Core13: 21.68        
Core14: 26.98        Core15: 25.08        
Core16: 28.43        Core17: 26.69        
Core18: 30.49        Core19: 26.29        
Core20: 31.96        Core21: 27.46        
Core22: 30.20        Core23: 22.76        
Core24: 28.81        Core25: 24.34        
Core26: 28.03        Core27: 27.17        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.44
Socket1: 25.44
DDR read Latency(ns)
Socket0: 43439.13
Socket1: 430.98
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 
0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 30841
Program exited with status 0
----------------------------------------------------------------------------------------------
Cleaning upTime elapsed: 6004 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14409264638; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14409268286; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7204703597; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7204703597; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7204707280; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7204707280; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7204710568; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7204710568; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7204713506; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7204713506; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6003964733; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4185531; Consumed Joules: 255.46; Watts: 42.55; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 2358580; Consumed DRAM Joules: 36.09; DRAM Watts: 6.01
S1P0; QPIClocks: 14409377046; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14409378594; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7204771886; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7204771886; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7204771957; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7204771957; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7204771975; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7204771975; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7204772035; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7204772035; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6003993215; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 6029347; Consumed Joules: 368.00; Watts: 61.29; Thermal headroom below TjMax: 52
S1; Consumed DRAM energy units: 5444181; Consumed DRAM Joules: 83.30; DRAM Watts: 13.87
----------------------------------------------------------------------------------------------

 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 794a
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.42   0.01    0.60     308 K    814 K    0.62    0.07    0.01    0.02    11368        1       11     70
   1    1     0.18   0.32   0.55    1.08      62 M     74 M    0.17    0.28    0.03    0.04     3024     9915       73     58
   2    0     0.00   0.26   0.00    0.60    4284       25 K    0.83    0.13    0.00    0.02      280        0        0     69
   3    1     0.13   0.22   0.58    1.11      94 M    110 M    0.15    0.21    0.07    0.09     5544    18177       51     59
   4    0     0.00   0.31   0.00    0.60    4793       25 K    0.81    0.12    0.00    0.02      616        0        0     69
   5    1     0.20   0.27   0.76    1.19      88 M    105 M    0.16    0.28    0.04    0.05     2464    15326      175     59
   6    0     0.00   0.28   0.00    0.60    4395       18 K    0.77    0.12    0.00    0.02      560        0        0     69
   7    1     0.10   0.40   0.25    0.70      45 M     53 M    0.14    0.25    0.05    0.05     1960     7626       39     59
   8    0     0.00   0.27   0.00    0.60    3838       19 K    0.80    0.12    0.00    0.02     1176        0        0     68
   9    1     0.00   0.28   0.01    0.60     459 K   1019 K    0.55    0.11    0.01    0.03       56        3       31     60
  10    0     0.00   0.27   0.00    0.60    3561       15 K    0.77    0.16    0.00    0.01       56        0        0     68
  11    1     0.15   0.37   0.41    0.92      47 M     57 M    0.17    0.29    0.03    0.04     2744     7850       58     59
  12    0     0.00   0.27   0.00    0.60    3452       18 K    0.81    0.16    0.00    0.02      336        0        0     69
  13    1     0.09   0.41   0.23    0.67      46 M     53 M    0.14    0.24    0.05    0.06      224     7738       32     59
  14    0     0.00   0.27   0.00    0.60    5071       25 K    0.80    0.18    0.00    0.02      280        0        0     69
  15    1     0.05   0.17   0.33    0.80      65 M     75 M    0.13    0.27    0.12    0.14     3920    11826      113     58
  16    0     0.00   0.27   0.00    0.60    4268       18 K    0.78    0.16    0.00    0.02      840        0        0     69
  17    1     0.04   0.17   0.26    0.71      60 M     68 M    0.12    0.26    0.14    0.16     1400    10036       21     59
  18    0     0.00   0.28   0.00    0.60    6611       28 K    0.77    0.11    0.00    0.02      448        0        1     70
  19    1     0.09   0.36   0.25    0.72      43 M     50 M    0.14    0.25    0.05    0.06     3640     6859       31     59
  20    0     0.00   0.59   0.00    0.60      15 K     37 K    0.57    0.18    0.00    0.01     1288        1        1     70
  21    1     0.07   0.35   0.19    0.63      43 M     50 M    0.12    0.23    0.06    0.07     2576     7305       75     60
  22    0     0.00   0.61   0.00    0.60      18 K     49 K    0.63    0.49    0.00    0.01     2912        2        0     71
  23    1     0.18   0.30   0.61    1.13      63 M     79 M    0.21    0.31    0.03    0.04     3696    12023      253     59
  24    0     0.00   0.27   0.00    0.60    4393       20 K    0.78    0.12    0.00    0.02      280        0        0     71
  25    1     0.16   0.33   0.48    1.00      62 M     77 M    0.19    0.28    0.04    0.05     1680    11865       42     58
  26    0     0.00   0.26   0.00    0.60    4289       18 K    0.77    0.12    0.00    0.02     2296        0        0     70
  27    1     0.16   0.38   0.42    0.94      55 M     68 M    0.19    0.27    0.03    0.04     2240     9535       86     60
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.39   0.00    0.60     391 K   1136 K    0.66    0.12    0.01    0.02    22736        4       13     61
 SKT    1     0.12   0.30   0.38    0.93     779 M    926 M    0.16    0.26    0.05    0.06    35168   136084     1080     52
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.06   0.30   0.19    0.93     780 M    927 M    0.16    0.26    0.05    0.06     N/A     N/A     N/A      N/A

 Instructions retired:   16 G ; Active cycles:   53 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 20.52 %

 C1 core residency: 23.37 %; C3 core residency: 0.41 %; C6 core residency: 55.70 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.30 => corresponds to 7.56 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.06 => corresponds to 1.44 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       11 G     11 G   |   12%    12%   
 SKT    1       42 G     42 G   |   44%    44%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  108 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     1.35     0.52     212.94      30.13         134.84
 SKT   1    123.05    60.90     312.94      70.56         119.71
---------------------------------------------------------------------------------------------------------------
       *    124.40    61.41     525.88     100.69         119.71
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_tx_s1_nR_p2/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 7a2f
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    64.97 --||-- Mem Ch  0: Reads (MB/s):  6073.08 --|
|--            Writes(MB/s):    23.18 --||--            Writes(MB/s):  3053.23 --|
|-- Mem Ch  1: Reads (MB/s):    65.11 --||-- Mem Ch  1: Reads (MB/s):  6076.93 --|
|--            Writes(MB/s):    27.29 --||--            Writes(MB/s):  3056.59 --|
|-- Mem Ch  2: Reads (MB/s):    62.39 --||-- Mem Ch  2: Reads (MB/s):  6073.71 --|
|--            Writes(MB/s):    23.00 --||--            Writes(MB/s):  3053.21 --|
|-- Mem Ch  3: Reads (MB/s):    64.01 --||-- Mem Ch  3: Reads (MB/s):  6078.15 --|
|--            Writes(MB/s):    27.17 --||--            Writes(MB/s):  3057.19 --|
|-- NODE 0 Mem Read (MB/s) :   256.48 --||-- NODE 1 Mem Read (MB/s) : 24301.87 --|
|-- NODE 0 Mem Write(MB/s) :   100.65 --||-- NODE 1 Mem Write(MB/s) : 12220.21 --|
|-- NODE 0 P. Write (T/s):     124353 --||-- NODE 1 P. Write (T/s):     198903 --|
|-- NODE 0 Memory (MB/s):      357.13 --||-- NODE 1 Memory (MB/s):    36522.08 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      24558.35                --|
            |--                System Write Throughput(MB/s):      12320.86                --|
            |--               System Memory Throughput(MB/s):      36879.21                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 7b06
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     190 M        48     912 K   454 K    826 K     0      72  
 1       0           0      32 M   235 M      0       0    1336 K
-----------------------------------------------------------------------
 *     190 M        48      33 M   236 M    826 K     0    1336 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers

 This utility measures Latency information

Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.14        Core1: 26.12        
Core2: 32.11        Core3: 30.50        
Core4: 28.15        Core5: 25.60        
Core6: 26.77        Core7: 24.62        
Core8: 25.78        Core9: 28.73        
Core10: 26.70        Core11: 22.69        
Core12: 27.15        Core13: 25.17        
Core14: 28.93        Core15: 23.05        
Core16: 24.75        Core17: 27.21        
Core18: 24.30        Core19: 23.47        
Core20: 27.63        Core21: 24.93        
Core22: 28.06        Core23: 22.80        
Core24: 28.31        Core25: 26.65        
Core26: 27.18        Core27: 30.99        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.54
Socket1: 25.30
DDR read Latency(ns)
Socket0: 48023.57
Socket1: 435.60


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.19        Core1: 26.14        
Core2: 29.24        Core3: 29.84        
Core4: 28.68        Core5: 26.73        
Core6: 26.87        Core7: 28.20        
Core8: 24.70        Core9: 31.51        
Core10: 25.91        Core11: 25.02        
Core12: 26.40        Core13: 28.30        
Core14: 28.38        Core15: 25.29        
Core16: 25.58        Core17: 28.64        
Core18: 24.06        Core19: 25.12        
Core20: 26.57        Core21: 27.97        
Core22: 26.27        Core23: 23.40        
Core24: 25.48        Core25: 28.74        
Core26: 27.48        Core27: 28.39        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.82
Socket1: 26.87
DDR read Latency(ns)
Socket0: 48677.61
Socket1: 416.51
irq_total: 269221.954710341
cpu_total: 18.62
cpu_0: 0.93
cpu_1: 50.03
cpu_2: 0.07
cpu_3: 34.26
cpu_4: 0.00
cpu_5: 52.23
cpu_6: 0.07
cpu_7: 41.52
cpu_8: 0.07
cpu_9: 3.99
cpu_10: 0.07
cpu_11: 39.12
cpu_12: 0.07
cpu_13: 31.67
cpu_14: 0.00
cpu_15: 46.44
cpu_16: 0.07
cpu_17: 33.93
cpu_18: 0.00
cpu_19: 45.04
cpu_20: 0.07
cpu_21: 34.26
cpu_22: 0.07
cpu_23: 45.84
cpu_24: 0.00
cpu_25: 37.92
cpu_26: 0.07
cpu_27: 23.69
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 0
enp4s0f0_rx_packets: 89307
enp4s0f1_rx_packets: 62054
Total_rx_packets: 151361
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 0
enp4s0f0_rx_bytes: 5894283
enp4s0f1_rx_bytes: 4095585
Total_rx_bytes: 9989868
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 0
enp4s0f0_tx_bytes: 5844534433
enp4s0f1_tx_bytes: 6251749084
Total_tx_bytes: 12096283517
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 0
enp4s0f0_rx_packets_phy: 89314
enp4s0f1_rx_packets_phy: 62053
Total_rx_packets_phy: 151367
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 0
enp4s0f0_rx_bytes_phy: 6251969
enp4s0f1_rx_bytes_phy: 4343733
Total_rx_bytes_phy: 10595702
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 0
enp4s0f0_tx_packets_phy: 648379
enp4s0f1_tx_packets_phy: 693554
Total_tx_packets_phy: 1341933
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 0
enp4s0f0_tx_bytes_phy: 5847076675
enp4s0f1_tx_bytes_phy: 6254467564
Total_tx_bytes_phy: 12101544239
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 0
enp4s0f0_tx_packets: 648385
enp4s0f1_tx_packets: 693560
Total_tx_packets: 1341945


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.96        Core1: 25.93        
Core2: 22.94        Core3: 28.84        
Core4: 23.06        Core5: 26.66        
Core6: 21.37        Core7: 29.22        
Core8: 28.08        Core9: 29.61        
Core10: 21.25        Core11: 25.99        
Core12: 24.93        Core13: 27.10        
Core14: 29.55        Core15: 23.67        
Core16: 26.56        Core17: 27.67        
Core18: 25.27        Core19: 25.05        
Core20: 27.31        Core21: 26.81        
Core22: 25.57        Core23: 27.43        
Core24: 27.33        Core25: 27.70        
Core26: 26.26        Core27: 30.73        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.54
Socket1: 26.87
DDR read Latency(ns)
Socket0: 45844.51
Socket1: 412.84


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.30        Core1: 25.65        
Core2: 29.05        Core3: 29.22        
Core4: 28.41        Core5: 24.57        
Core6: 29.41        Core7: 24.79        
Core8: 26.02        Core9: 22.16        
Core10: 26.89        Core11: 25.71        
Core12: 26.08        Core13: 29.50        
Core14: 25.36        Core15: 24.14        
Core16: 26.21        Core17: 25.02        
Core18: 24.53        Core19: 25.32        
Core20: 26.36        Core21: 29.23        
Core22: 25.85        Core23: 26.83        
Core24: 26.51        Core25: 24.38        
Core26: 29.75        Core27: 28.91        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.38
Socket1: 26.01
DDR read Latency(ns)
Socket0: 46851.71
Socket1: 422.80


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.43        Core1: 26.06        
Core2: 30.30        Core3: 30.56        
Core4: 30.71        Core5: 25.12        
Core6: 28.77        Core7: 24.52        
Core8: 27.94        Core9: 26.66        
Core10: 25.23        Core11: 22.91        
Core12: 27.34        Core13: 26.51        
Core14: 29.39        Core15: 23.36        
Core16: 28.08        Core17: 25.34        
Core18: 23.80        Core19: 24.77        
Core20: 27.74        Core21: 25.57        
Core22: 25.59        Core23: 23.36        
Core24: 27.85        Core25: 25.22        
Core26: 27.29        Core27: 30.90        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.93
Socket1: 25.32
DDR read Latency(ns)
Socket0: 48223.97
Socket1: 434.64


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.27        Core1: 25.68        
Core2: 28.36        Core3: 29.90        
Core4: 29.90        Core5: 25.61        
Core6: 27.44        Core7: 24.25        
Core8: 27.40        Core9: 29.35        
Core10: 25.16        Core11: 25.22        
Core12: 25.61        Core13: 25.89        
Core14: 26.47        Core15: 23.36        
Core16: 26.14        Core17: 26.54        
Core18: 25.88        Core19: 24.06        
Core20: 26.93        Core21: 25.54        
Core22: 26.48        Core23: 23.89        
Core24: 26.85        Core25: 26.37        
Core26: 28.01        Core27: 29.20        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.46
Socket1: 25.53
DDR read Latency(ns)
Socket0: 47783.98
Socket1: 429.77
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 
0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 31910
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6005 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14412041294; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14412042286; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7206251398; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7206251398; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7206107238; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7206107238; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7206106034; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7206106034; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7206104272; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7206104272; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6005112540; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4188162; Consumed Joules: 255.63; Watts: 42.57; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 2347478; Consumed DRAM Joules: 35.92; DRAM Watts: 5.98
S1P0; QPIClocks: 14412127494; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14412130122; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7206147402; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7206147402; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7206147532; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7206147532; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7206147590; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7206147590; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7206148091; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7206148091; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6004724222; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 6074302; Consumed Joules: 370.75; Watts: 61.74; Thermal headroom below TjMax: 52
S1; Consumed DRAM energy units: 5530059; Consumed DRAM Joules: 84.61; DRAM Watts: 14.09
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 7d77
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.43   0.01    0.60     314 K    837 K    0.62    0.07    0.01    0.02     7896        1       10     70
   1    1     0.19   0.30   0.63    1.11      74 M     90 M    0.17    0.26    0.04    0.05      280    12417       90     59
   2    0     0.00   0.27   0.00    0.60    7606       29 K    0.74    0.12    0.00    0.02      112        0        0     68
   3    1     0.07   0.23   0.30    0.76      68 M     77 M    0.12    0.22    0.10    0.11     4256    12698       57     59
   4    0     0.00   0.67   0.00    0.60      25 K     51 K    0.50    0.13    0.01    0.01     1064        0        1     69
   5    1     0.15   0.26   0.57    1.08      78 M     92 M    0.15    0.25    0.05    0.06     3528    13639      111     59
   6    0     0.00   0.29   0.00    0.60    4299       22 K    0.81    0.12    0.00    0.02     1792        0        0     69
   7    1     0.11   0.33   0.32    0.80      54 M     63 M    0.15    0.26    0.05    0.06     6272     9994      124     58
   8    0     0.00   0.30   0.00    0.60    5025       21 K    0.77    0.12    0.00    0.02      224        0        0     68
   9    1     0.01   0.53   0.02    0.60     697 K   1301 K    0.46    0.25    0.01    0.01       56       36       19     59
  10    0     0.00   0.30   0.00    0.60      46 K     71 K    0.35    0.24    0.02    0.04     3696        1        3     68
  11    1     0.13   0.29   0.46    0.99      56 M     70 M    0.19    0.29    0.04    0.05     4144    10516       52     58
  12    0     0.00   0.28   0.00    0.60    3411       17 K    0.80    0.16    0.00    0.02      280        0        0     69
  13    1     0.04   0.16   0.22    0.66      60 M     67 M    0.10    0.24    0.17    0.19     3136    10575      140     58
  14    0     0.00   0.30   0.00    0.60    4825       24 K    0.80    0.18    0.00    0.02      224        0        0     69
  15    1     0.20   0.38   0.52    1.04      54 M     68 M    0.21    0.29    0.03    0.03      616     9347      274     57
  16    0     0.00   0.27   0.00    0.60    4162       20 K    0.80    0.15    0.00    0.02      504        0        0     69
  17    1     0.04   0.16   0.22    0.66      60 M     67 M    0.10    0.24    0.17    0.19     3640     9523       32     59
  18    0     0.00   0.27   0.00    0.60    5291       24 K    0.79    0.12    0.00    0.02      504        0        1     70
  19    1     0.23   0.42   0.56    1.07      53 M     67 M    0.20    0.32    0.02    0.03      840     9063      166     59
  20    0     0.00   0.29   0.00    0.60    4203       19 K    0.78    0.11    0.00    0.02     1232        1        0     70
  21    1     0.08   0.26   0.30    0.76      58 M     67 M    0.13    0.25    0.08    0.09     2408    10780       28     60
  22    0     0.00   0.27   0.00    0.60    2998       19 K    0.85    0.12    0.00    0.02     2240        1        0     70
  23    1     0.15   0.31   0.47    1.00      59 M     72 M    0.18    0.27    0.04    0.05     4032    10783      277     59
  24    0     0.00   0.28   0.00    0.60    3507       22 K    0.84    0.11    0.00    0.02        0        0        0     70
  25    1     0.08   0.25   0.32    0.80      62 M     71 M    0.13    0.25    0.08    0.09     2352    11112       34     59
  26    0     0.00   0.27   0.00    0.60    4307       18 K    0.76    0.12    0.00    0.02     2856        0        0     70
  27    1     0.07   0.32   0.21    0.67      46 M     53 M    0.13    0.24    0.07    0.08      616     7480      161     60
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.38   0.00    0.60     435 K   1201 K    0.64    0.10    0.01    0.02    22624        4       13     61
 SKT    1     0.11   0.30   0.37    0.90     788 M    931 M    0.15    0.26    0.05    0.06    36176   137963     1565     53
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.05   0.30   0.18    0.90     789 M    933 M    0.15    0.26    0.05    0.06     N/A     N/A     N/A      N/A

 Instructions retired:   15 G ; Active cycles:   51 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 20.38 %

 C1 core residency: 23.75 %; C3 core residency: 0.63 %; C6 core residency: 55.24 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.30 => corresponds to 7.46 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.05 => corresponds to 1.37 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       11 G     11 G   |   12%    12%   
 SKT    1       42 G     42 G   |   43%    43%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  107 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     1.27     0.49     213.36      30.02         136.37
 SKT   1    123.40    61.26     309.76      70.46         120.64
---------------------------------------------------------------------------------------------------------------
       *    124.67    61.76     523.12     100.48         120.65
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_tx_s1_nR_p2/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 7e5a
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    70.64 --||-- Mem Ch  0: Reads (MB/s):  6071.95 --|
|--            Writes(MB/s):    23.43 --||--            Writes(MB/s):  3047.12 --|
|-- Mem Ch  1: Reads (MB/s):    68.67 --||-- Mem Ch  1: Reads (MB/s):  6075.61 --|
|--            Writes(MB/s):    27.43 --||--            Writes(MB/s):  3050.65 --|
|-- Mem Ch  2: Reads (MB/s):    67.88 --||-- Mem Ch  2: Reads (MB/s):  6072.87 --|
|--            Writes(MB/s):    23.28 --||--            Writes(MB/s):  3047.43 --|
|-- Mem Ch  3: Reads (MB/s):    69.86 --||-- Mem Ch  3: Reads (MB/s):  6076.62 --|
|--            Writes(MB/s):    27.29 --||--            Writes(MB/s):  3051.20 --|
|-- NODE 0 Mem Read (MB/s) :   277.05 --||-- NODE 1 Mem Read (MB/s) : 24297.04 --|
|-- NODE 0 Mem Write(MB/s) :   101.43 --||-- NODE 1 Mem Write(MB/s) : 12196.40 --|
|-- NODE 0 P. Write (T/s):     124355 --||-- NODE 1 P. Write (T/s):     198577 --|
|-- NODE 0 Memory (MB/s):      378.48 --||-- NODE 1 Memory (MB/s):    36493.45 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      24574.10                --|
            |--                System Write Throughput(MB/s):      12297.83                --|
            |--               System Memory Throughput(MB/s):      36871.92                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 7f2f
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     192 M       120     840 K   482 K   1064 K     0      72  
 1       0           0      34 M   238 M    504       0    1409 K
-----------------------------------------------------------------------
 *     192 M       120      35 M   238 M   1065 K     0    1409 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.95        Core1: 26.38        
Core2: 29.40        Core3: 28.60        
Core4: 28.66        Core5: 25.66        
Core6: 27.99        Core7: 24.56        
Core8: 29.49        Core9: 29.84        
Core10: 32.82        Core11: 24.80        
Core12: 28.86        Core13: 30.62        
Core14: 29.72        Core15: 24.13        
Core16: 28.43        Core17: 24.67        
Core18: 30.79        Core19: 31.31        
Core20: 27.91        Core21: 25.36        
Core22: 29.76        Core23: 23.25        
Core24: 29.14        Core25: 25.95        
Core26: 29.91        Core27: 26.47        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.44
Socket1: 25.70
DDR read Latency(ns)
Socket0: 43944.02
Socket1: 425.91


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.03        Core1: 26.71        
Core2: 30.68        Core3: 28.38        
Core4: 26.99        Core5: 25.28        
Core6: 31.71        Core7: 23.73        
Core8: 30.40        Core9: 26.97        
Core10: 28.26        Core11: 25.14        
Core12: 27.66        Core13: 30.26        
Core14: 26.71        Core15: 24.07        
Core16: 26.44        Core17: 26.41        
Core18: 27.71        Core19: 31.41        
Core20: 27.57        Core21: 25.40        
Core22: 27.66        Core23: 22.88        
Core24: 29.44        Core25: 26.92        
Core26: 29.31        Core27: 25.82        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.02
Socket1: 25.74
DDR read Latency(ns)
Socket0: 44106.81
Socket1: 425.75
irq_total: 290893.214289954
cpu_total: 18.77
cpu_0: 0.86
cpu_1: 42.35
cpu_2: 0.07
cpu_3: 38.96
cpu_4: 0.00
cpu_5: 57.11
cpu_6: 0.07
cpu_7: 52.66
cpu_8: 0.00
cpu_9: 4.32
cpu_10: 0.07
cpu_11: 35.51
cpu_12: 0.07
cpu_13: 18.88
cpu_14: 0.07
cpu_15: 43.48
cpu_16: 0.07
cpu_17: 33.24
cpu_18: 0.07
cpu_19: 27.19
cpu_20: 0.00
cpu_21: 40.43
cpu_22: 0.00
cpu_23: 44.02
cpu_24: 0.00
cpu_25: 42.02
cpu_26: 0.13
cpu_27: 43.95
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 0
enp4s0f0_tx_bytes: 5859595230
enp4s0f1_tx_bytes: 6266261151
Total_tx_bytes: 12125856381
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 0
enp4s0f0_rx_bytes_phy: 5632932
enp4s0f1_rx_bytes_phy: 6793147
Total_rx_bytes_phy: 12426079
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 0
enp4s0f0_tx_packets_phy: 650060
enp4s0f1_tx_packets_phy: 695161
Total_tx_packets_phy: 1345221
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 0
enp4s0f0_tx_packets: 650054
enp4s0f1_tx_packets: 695169
Total_tx_packets: 1345223
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 0
enp4s0f0_rx_packets: 80465
enp4s0f1_rx_packets: 97043
Total_rx_packets: 177508
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 0
enp4s0f0_rx_bytes: 5310736
enp4s0f1_rx_bytes: 6404844
Total_rx_bytes: 11715580
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 0
enp4s0f0_rx_packets_phy: 80470
enp4s0f1_rx_packets_phy: 97044
Total_rx_packets_phy: 177514
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 0
enp4s0f0_tx_bytes_phy: 5862245979
enp4s0f1_tx_bytes_phy: 6268969871
Total_tx_bytes_phy: 12131215850


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.31        Core1: 26.49        
Core2: 21.15        Core3: 28.28        
Core4: 25.97        Core5: 25.32        
Core6: 21.15        Core7: 23.47        
Core8: 27.86        Core9: 27.16        
Core10: 29.59        Core11: 26.37        
Core12: 28.35        Core13: 31.23        
Core14: 26.00        Core15: 24.37        
Core16: 26.95        Core17: 25.68        
Core18: 28.07        Core19: 27.54        
Core20: 22.39        Core21: 26.27        
Core22: 27.61        Core23: 23.69        
Core24: 27.21        Core25: 25.88        
Core26: 35.16        Core27: 25.92        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.08
Socket1: 25.74
DDR read Latency(ns)
Socket0: 42514.24
Socket1: 426.24


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.44        Core1: 26.71        
Core2: 27.96        Core3: 28.27        
Core4: 29.04        Core5: 25.58        
Core6: 28.66        Core7: 21.92        
Core8: 29.95        Core9: 25.83        
Core10: 26.88        Core11: 23.46        
Core12: 26.70        Core13: 30.93        
Core14: 26.88        Core15: 24.87        
Core16: 26.82        Core17: 29.75        
Core18: 28.85        Core19: 29.06        
Core20: 28.18        Core21: 28.46        
Core22: 28.81        Core23: 22.55        
Core24: 26.30        Core25: 24.30        
Core26: 30.46        Core27: 23.36        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.85
Socket1: 25.38
DDR read Latency(ns)
Socket0: 42921.68
Socket1: 433.33


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.15        Core1: 26.78        
Core2: 28.69        Core3: 28.82        
Core4: 27.72        Core5: 25.42        
Core6: 29.28        Core7: 23.95        
Core8: 32.17        Core9: 28.39        
Core10: 28.85        Core11: 23.93        
Core12: 28.07        Core13: 31.19        
Core14: 29.72        Core15: 23.67        
Core16: 29.26        Core17: 24.55        
Core18: 28.02        Core19: 30.61        
Core20: 30.35        Core21: 26.28        
Core22: 27.50        Core23: 20.11        
Core24: 27.82        Core25: 25.98        
Core26: 31.48        Core27: 26.15        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.43
Socket1: 25.25
DDR read Latency(ns)
Socket0: 43688.36
Socket1: 432.13


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.60        Core1: 26.57        
Core2: 29.51        Core3: 28.22        
Core4: 28.49        Core5: 26.30        
Core6: 28.67        Core7: 23.94        
Core8: 31.58        Core9: 29.63        
Core10: 29.29        Core11: 21.89        
Core12: 29.66        Core13: 31.12        
Core14: 28.84        Core15: 26.47        
Core16: 30.59        Core17: 24.71        
Core18: 29.07        Core19: 29.94        
Core20: 30.44        Core21: 26.28        
Core22: 30.42        Core23: 18.95        
Core24: 30.08        Core25: 26.28        
Core26: 29.55        Core27: 26.14        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.85
Socket1: 25.21
DDR read Latency(ns)
Socket0: 43439.18
Socket1: 434.23
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0

PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 510
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6004 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14410497806; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14410500094; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7205340363; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7205340363; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7205340027; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7205340027; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7205338999; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7205338999; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7205331331; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7205331331; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6004432467; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4194486; Consumed Joules: 256.01; Watts: 42.64; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 2358469; Consumed DRAM Joules: 36.08; DRAM Watts: 6.01
S1P0; QPIClocks: 14410480850; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14410483434; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7205323872; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7205323872; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7205323955; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7205323955; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7205324262; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7205324262; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7205324286; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7205324286; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6004902692; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 6196482; Consumed Joules: 378.20; Watts: 62.99; Thermal headroom below TjMax: 53
S1; Consumed DRAM energy units: 5511292; Consumed DRAM Joules: 84.32; DRAM Watts: 14.04
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2d7
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.45   0.01    0.60     316 K    915 K    0.65    0.08    0.01    0.02     7616        1       10     70
   1    1     0.16   0.30   0.51    1.03      67 M     80 M    0.16    0.25    0.04    0.05     2464    11110       74     59
   2    0     0.00   0.36   0.00    0.60    6838       32 K    0.79    0.17    0.00    0.01      280        0        0     68
   3    1     0.12   0.35   0.36    0.84      62 M     73 M    0.14    0.24    0.05    0.06     4312    11418      170     59
   4    0     0.00   0.31   0.00    0.60    5644       26 K    0.79    0.12    0.00    0.02     1288        0        0     70
   5    1     0.16   0.26   0.63    1.12      83 M     98 M    0.15    0.26    0.05    0.06     3136    14059       88     59
   6    0     0.00   0.30   0.00    0.60    3727       20 K    0.82    0.13    0.00    0.02      672        0        0     69
   7    1     0.23   0.33   0.69    1.18      68 M     87 M    0.22    0.30    0.03    0.04     3752    12243      282     58
   8    0     0.00   0.29   0.00    0.60    4799       21 K    0.78    0.13    0.00    0.02      112        0        0     68
   9    1     0.03   0.64   0.05    0.60    1491 K   2571 K    0.42    0.32    0.00    0.01      336      150       64     59
  10    0     0.00   0.30   0.00    0.60    4466       22 K    0.80    0.15    0.00    0.02      840        0        1     68
  11    1     0.13   0.35   0.36    0.88      49 M     59 M    0.18    0.28    0.04    0.05     2016     8044       93     59
  12    0     0.00   0.27   0.00    0.60    3219       17 K    0.82    0.17    0.00    0.02     2352        1        0     70
  13    1     0.02   0.15   0.11    0.60      33 M     36 M    0.09    0.21    0.20    0.22     2352     5094      229     58
  14    0     0.00   0.29   0.00    0.60    5614       28 K    0.80    0.17    0.00    0.02      336        0        0     69
  15    1     0.11   0.23   0.47    0.98      64 M     78 M    0.18    0.30    0.06    0.07     2968    12350      206     58
  16    0     0.00   0.33   0.00    0.60    5126       23 K    0.78    0.20    0.00    0.01      448        0        0     69
  17    1     0.08   0.35   0.24    0.68      50 M     57 M    0.13    0.24    0.06    0.07      504     7302       25     58
  18    0     0.00   0.57   0.00    0.60      68 K     99 K    0.31    0.21    0.01    0.02     4592        1        3     70
  19    1     0.10   0.35   0.30    0.79      47 M     55 M    0.14    0.27    0.04    0.05     4536     7816       34     59
  20    0     0.00   0.27   0.00    0.60    5143       28 K    0.82    0.12    0.00    0.02      504        0        0     70
  21    1     0.13   0.43   0.30    0.76      52 M     62 M    0.16    0.24    0.04    0.05      952     9143      116     60
  22    0     0.00   0.27   0.00    0.60    3254       22 K    0.86    0.13    0.00    0.02      448        0        0     70
  23    1     0.11   0.30   0.36    0.88      54 M     64 M    0.15    0.28    0.05    0.06     1960     9844      327     60
  24    0     0.00   0.27   0.00    0.60    3009       22 K    0.87    0.12    0.00    0.02      112        0        0     71
  25    1     0.13   0.27   0.47    1.00      67 M     81 M    0.17    0.26    0.05    0.06     2800    11783       45     59
  26    0     0.00   0.29   0.00    0.60    5238       30 K    0.83    0.12    0.00    0.02     2800        0        0     70
  27    1     0.13   0.27   0.47    0.96      68 M     83 M    0.18    0.27    0.05    0.07     3248    11751       42     59
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.40   0.00    0.60     441 K   1310 K    0.66    0.11    0.01    0.02    22400        3       14     61
 SKT    1     0.12   0.31   0.38    0.93     770 M    922 M    0.16    0.27    0.05    0.06    35336   132107     1795     52
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.06   0.31   0.19    0.93     771 M    923 M    0.17    0.27    0.05    0.06     N/A     N/A     N/A      N/A

 Instructions retired:   16 G ; Active cycles:   53 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 20.56 %

 C1 core residency: 26.85 %; C3 core residency: 0.24 %; C6 core residency: 52.34 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.31 => corresponds to 7.68 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.06 => corresponds to 1.47 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       11 G     11 G   |   12%    12%   
 SKT    1       42 G     42 G   |   43%    43%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  108 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     1.37     0.50     215.18      30.18         138.03
 SKT   1    122.10    61.45     317.17      70.52         119.21
---------------------------------------------------------------------------------------------------------------
       *    123.46    61.95     532.35     100.71         119.26
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_tx_s1_nR_p2/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 3bb
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    73.97 --||-- Mem Ch  0: Reads (MB/s):  6192.85 --|
|--            Writes(MB/s):    24.87 --||--            Writes(MB/s):  3069.61 --|
|-- Mem Ch  1: Reads (MB/s):    72.26 --||-- Mem Ch  1: Reads (MB/s):  6198.99 --|
|--            Writes(MB/s):    29.19 --||--            Writes(MB/s):  3072.87 --|
|-- Mem Ch  2: Reads (MB/s):    69.81 --||-- Mem Ch  2: Reads (MB/s):  6192.69 --|
|--            Writes(MB/s):    24.67 --||--            Writes(MB/s):  3069.62 --|
|-- Mem Ch  3: Reads (MB/s):    73.55 --||-- Mem Ch  3: Reads (MB/s):  6196.37 --|
|--            Writes(MB/s):    28.88 --||--            Writes(MB/s):  3073.48 --|
|-- NODE 0 Mem Read (MB/s) :   289.59 --||-- NODE 1 Mem Read (MB/s) : 24780.90 --|
|-- NODE 0 Mem Write(MB/s) :   107.60 --||-- NODE 1 Mem Write(MB/s) : 12285.58 --|
|-- NODE 0 P. Write (T/s):     124367 --||-- NODE 1 P. Write (T/s):     202865 --|
|-- NODE 0 Memory (MB/s):      397.19 --||-- NODE 1 Memory (MB/s):    37066.48 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      25070.49                --|
            |--                System Write Throughput(MB/s):      12393.18                --|
            |--               System Memory Throughput(MB/s):      37463.67                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 4b4
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     190 M        24     815 K   451 K    977 K     0      36  
 1       0           0      34 M   237 M    504      12    1410 K
-----------------------------------------------------------------------
 *     190 M        24      35 M   238 M    977 K    12    1410 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.02        Core1: 26.12        
Core2: 28.02        Core3: 28.91        
Core4: 27.74        Core5: 26.29        
Core6: 27.39        Core7: 25.65        
Core8: 30.23        Core9: 25.81        
Core10: 28.23        Core11: 22.83        
Core12: 31.45        Core13: 24.93        
Core14: 27.99        Core15: 25.43        
Core16: 30.07        Core17: 29.98        
Core18: 29.27        Core19: 25.50        
Core20: 28.38        Core21: 25.54        
Core22: 27.99        Core23: 26.24        
Core24: 27.78        Core25: 26.86        
Core26: 30.27        Core27: 29.29        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.24
Socket1: 26.22
DDR read Latency(ns)
Socket0: 42564.23
Socket1: 422.78


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.58        Core1: 25.94        
Core2: 28.03        Core3: 28.69        
Core4: 32.56        Core5: 26.53        
Core6: 30.03        Core7: 24.29        
Core8: 30.10        Core9: 25.96        
Core10: 29.74        Core11: 23.63        
Core12: 29.43        Core13: 25.98        
Core14: 30.19        Core15: 25.91        
Core16: 28.06        Core17: 30.59        
Core18: 29.26        Core19: 24.03        
Core20: 31.96        Core21: 25.30        
Core22: 26.75        Core23: 27.26        
Core24: 26.78        Core25: 27.14        
Core26: 30.82        Core27: 28.12        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.17
Socket1: 26.19
DDR read Latency(ns)
Socket0: 42413.08
Socket1: 423.61
irq_total: 295889.609787891
cpu_total: 19.22
cpu_0: 1.00
cpu_1: 51.33
cpu_2: 0.07
cpu_3: 38.30
cpu_4: 0.07
cpu_5: 46.48
cpu_6: 0.07
cpu_7: 45.08
cpu_8: 0.07
cpu_9: 9.77
cpu_10: 0.07
cpu_11: 46.81
cpu_12: 0.07
cpu_13: 36.70
cpu_14: 0.07
cpu_15: 38.90
cpu_16: 0.07
cpu_17: 29.52
cpu_18: 0.07
cpu_19: 42.22
cpu_20: 0.07
cpu_21: 40.09
cpu_22: 0.07
cpu_23: 37.43
cpu_24: 0.07
cpu_25: 38.03
cpu_26: 0.13
cpu_27: 35.84
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 0
enp4s0f0_rx_bytes: 6200273
enp4s0f1_rx_bytes: 5971215
Total_rx_bytes: 12171488
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 0
enp4s0f0_rx_bytes_phy: 6576040
enp4s0f1_rx_bytes_phy: 6333107
Total_rx_bytes_phy: 12909147
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 0
enp4s0f0_tx_packets_phy: 646968
enp4s0f1_tx_packets_phy: 691418
Total_tx_packets_phy: 1338386
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 0
enp4s0f0_tx_bytes: 5831827839
enp4s0f1_tx_bytes: 6232675848
Total_tx_bytes: 12064503687
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 0
enp4s0f0_rx_packets_phy: 93943
enp4s0f1_rx_packets_phy: 90472
Total_rx_packets_phy: 184415
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 0
enp4s0f0_tx_packets: 646974
enp4s0f1_tx_packets: 691444
Total_tx_packets: 1338418
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 0
enp4s0f0_tx_bytes_phy: 5834364888
enp4s0f1_tx_bytes_phy: 6235214364
Total_tx_bytes_phy: 12069579252
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 0
enp4s0f0_rx_packets: 93943
enp4s0f1_rx_packets: 90472
Total_rx_packets: 184415


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.36        Core1: 25.75        
Core2: 27.54        Core3: 28.72        
Core4: 28.71        Core5: 27.43        
Core6: 29.91        Core7: 25.54        
Core8: 28.31        Core9: 25.77        
Core10: 29.51        Core11: 22.84        
Core12: 28.00        Core13: 27.96        
Core14: 17.18        Core15: 25.45        
Core16: 29.35        Core17: 29.20        
Core18: 21.52        Core19: 22.59        
Core20: 34.54        Core21: 25.26        
Core22: 26.62        Core23: 28.14        
Core24: 27.10        Core25: 25.60        
Core26: 27.97        Core27: 28.88        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.98
Socket1: 26.07
DDR read Latency(ns)
Socket0: 40739.79
Socket1: 425.09


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.68        Core1: 25.54        
Core2: 25.84        Core3: 28.93        
Core4: 31.47        Core5: 27.04        
Core6: 27.47        Core7: 23.95        
Core8: 26.74        Core9: 25.70        
Core10: 27.62        Core11: 21.21        
Core12: 29.05        Core13: 29.05        
Core14: 24.37        Core15: 27.26        
Core16: 26.82        Core17: 30.90        
Core18: 25.61        Core19: 21.70        
Core20: 28.98        Core21: 25.41        
Core22: 28.23        Core23: 27.83        
Core24: 27.81        Core25: 26.34        
Core26: 29.25        Core27: 27.41        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.43
Socket1: 25.76
DDR read Latency(ns)
Socket0: 42350.22
Socket1: 428.39


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.70        Core1: 27.03        
Core2: 27.10        Core3: 29.65        
Core4: 27.86        Core5: 24.57        
Core6: 32.22        Core7: 24.98        
Core8: 30.42        Core9: 26.36        
Core10: 29.06        Core11: 26.50        
Core12: 30.30        Core13: 28.71        
Core14: 31.26        Core15: 26.19        
Core16: 30.57        Core17: 29.60        
Core18: 29.16        Core19: 25.26        
Core20: 28.46        Core21: 27.59        
Core22: 29.05        Core23: 25.90        
Core24: 31.46        Core25: 27.08        
Core26: 28.89        Core27: 27.98        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 31.59
Socket1: 26.78
DDR read Latency(ns)
Socket0: 41300.52
Socket1: 413.70


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.41        Core1: 26.65        
Core2: 29.22        Core3: 30.01        
Core4: 30.19        Core5: 24.61        
Core6: 30.02        Core7: 25.07        
Core8: 29.12        Core9: 26.34        
Core10: 26.62        Core11: 27.61        
Core12: 28.05        Core13: 26.38        
Core14: 28.48        Core15: 28.92        
Core16: 30.87        Core17: 29.65        
Core18: 30.91        Core19: 27.64        
Core20: 29.24        Core21: 28.12        
Core22: 28.55        Core23: 26.40        
Core24: 28.66        Core25: 28.89        
Core26: 30.11        Core27: 28.63        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.02
Socket1: 27.34
DDR read Latency(ns)
Socket0: 41340.18
Socket1: 405.29
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 
0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1626
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6005 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14412242330; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14412246158; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7206187208; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7206187208; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7206192166; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7206192166; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7206196829; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7206196829; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7206198231; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7206198231; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6005205633; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4201429; Consumed Joules: 256.43; Watts: 42.70; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 2355810; Consumed DRAM Joules: 36.04; DRAM Watts: 6.00
S1P0; QPIClocks: 14412327862; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14412329866; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7206261169; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7206261169; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7206248653; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7206248653; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7206248840; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7206248840; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7206248495; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7206248495; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6005224449; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 6201654; Consumed Joules: 378.52; Watts: 63.03; Thermal headroom below TjMax: 52
S1; Consumed DRAM energy units: 5532259; Consumed DRAM Joules: 84.64; DRAM Watts: 14.10
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 72c
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.43   0.01    0.60     328 K    888 K    0.63    0.07    0.01    0.02     9128        1       11     69
   1    1     0.17   0.25   0.67    1.17      79 M     94 M    0.16    0.25    0.05    0.06     5712    13594       96     58
   2    0     0.00   0.29   0.00    0.60    7153       32 K    0.78    0.12    0.00    0.02      392        0        0     68
   3    1     0.04   0.14   0.30    0.76      77 M     86 M    0.11    0.21    0.19    0.22     3472    14465       95     59
   4    0     0.00   0.62   0.00    0.60      31 K     57 K    0.45    0.23    0.01    0.01     3248        1        1     69
   5    1     0.18   0.32   0.56    1.07      64 M     77 M    0.17    0.28    0.04    0.04     3472    10759      194     59
   6    0     0.00   0.30   0.00    0.60    3991       24 K    0.84    0.12    0.00    0.02     1120        0        1     69
   7    1     0.19   0.36   0.53    1.06      59 M     73 M    0.20    0.29    0.03    0.04     3360    10420      257     58
   8    0     0.00   0.31   0.00    0.60    5254       23 K    0.78    0.13    0.00    0.02      168        0        0     68
   9    1     0.07   0.84   0.08    0.60    2999 K   6005 K    0.50    0.31    0.00    0.01      168      152       34     59
  10    0     0.00   0.28   0.00    0.60    4604       24 K    0.81    0.16    0.00    0.02      448        0        0     68
  11    1     0.15   0.30   0.51    1.03      66 M     80 M    0.18    0.27    0.04    0.05     4032    11528       70     58
  12    0     0.00   0.30   0.00    0.60    4783       23 K    0.80    0.16    0.00    0.02     1120        0        0     70
  13    1     0.11   0.40   0.29    0.75      50 M     59 M    0.15    0.25    0.04    0.05     1568     8254       35     58
  14    0     0.00   0.29   0.00    0.60    5194       25 K    0.79    0.18    0.00    0.02     1176        0        0     70
  15    1     0.09   0.27   0.34    0.83      58 M     68 M    0.15    0.25    0.06    0.07     2520    10135      212     58
  16    0     0.00   0.28   0.00    0.60    3885       21 K    0.82    0.16    0.00    0.02      840        0        0     70
  17    1     0.06   0.31   0.20    0.64      47 M     53 M    0.12    0.23    0.08    0.09     2072     7026       22     59
  18    0     0.00   0.30   0.00    0.60    6105       25 K    0.76    0.13    0.00    0.02     1848        0        1     70
  19    1     0.14   0.29   0.47    0.98      63 M     76 M    0.17    0.27    0.05    0.06      448    10989      151     59
  20    0     0.00   0.26   0.00    0.60    5026       25 K    0.80    0.12    0.00    0.02      952        0        0     70
  21    1     0.08   0.24   0.35    0.82      62 M     72 M    0.14    0.26    0.07    0.09     3248    11655       35     60
  22    0     0.00   0.27   0.00    0.60    3580       19 K    0.82    0.12    0.00    0.02      112        0        0     70
  23    1     0.16   0.42   0.37    0.87      46 M     56 M    0.17    0.30    0.03    0.04     4256     7851      366     59
  24    0     0.00   0.30   0.00    0.60    3549       21 K    0.83    0.12    0.00    0.02      112        0        0     70
  25    1     0.11   0.29   0.37    0.87      62 M     73 M    0.15    0.25    0.06    0.07     1736    10864       35     59
  26    0     0.00   0.29   0.00    0.60    4403       19 K    0.78    0.12    0.00    0.02     1904        0        0     70
  27    1     0.08   0.28   0.29    0.75      58 M     68 M    0.14    0.24    0.07    0.08     2240     9212       28     60
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.38   0.00    0.60     417 K   1234 K    0.66    0.10    0.01    0.02    22568        2       14     61
 SKT    1     0.12   0.31   0.38    0.91     800 M    948 M    0.16    0.26    0.05    0.06    38304   136904     1630     52
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.06   0.31   0.19    0.91     800 M    949 M    0.16    0.26    0.05    0.06     N/A     N/A     N/A      N/A

 Instructions retired:   16 G ; Active cycles:   53 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 21.04 %

 C1 core residency: 26.40 %; C3 core residency: 1.32 %; C6 core residency: 51.24 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.31 => corresponds to 7.67 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.06 => corresponds to 1.46 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       11 G     11 G   |   12%    12%   
 SKT    1       42 G     42 G   |   43%    43%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  108 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     1.42     0.53     213.61      30.10         135.42
 SKT   1    124.52    61.53     315.43      70.81         120.88
---------------------------------------------------------------------------------------------------------------
       *    125.94    62.06     529.03     100.91         120.90
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_tx_s1_nR_p2/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 814
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    70.98 --||-- Mem Ch  0: Reads (MB/s):  6046.38 --|
|--            Writes(MB/s):    24.59 --||--            Writes(MB/s):  3045.64 --|
|-- Mem Ch  1: Reads (MB/s):    70.24 --||-- Mem Ch  1: Reads (MB/s):  6051.38 --|
|--            Writes(MB/s):    28.93 --||--            Writes(MB/s):  3049.10 --|
|-- Mem Ch  2: Reads (MB/s):    66.61 --||-- Mem Ch  2: Reads (MB/s):  6048.84 --|
|--            Writes(MB/s):    24.24 --||--            Writes(MB/s):  3045.81 --|
|-- Mem Ch  3: Reads (MB/s):    70.80 --||-- Mem Ch  3: Reads (MB/s):  6052.48 --|
|--            Writes(MB/s):    28.70 --||--            Writes(MB/s):  3050.14 --|
|-- NODE 0 Mem Read (MB/s) :   278.62 --||-- NODE 1 Mem Read (MB/s) : 24199.09 --|
|-- NODE 0 Mem Write(MB/s) :   106.46 --||-- NODE 1 Mem Write(MB/s) : 12190.68 --|
|-- NODE 0 P. Write (T/s):     124351 --||-- NODE 1 P. Write (T/s):     198457 --|
|-- NODE 0 Memory (MB/s):      385.08 --||-- NODE 1 Memory (MB/s):    36389.77 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      24477.71                --|
            |--                System Write Throughput(MB/s):      12297.14                --|
            |--               System Memory Throughput(MB/s):      36774.85                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 8f5
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     189 M       132     786 K   599 K   1020 K     0      72  
 1     492           0      34 M   235 M    252      12    1361 K
-----------------------------------------------------------------------
 *     189 M       132      35 M   236 M   1020 K    12    1361 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
Trying to use Linux perf events...
 This utility measures Latency information


Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.29        Core1: 25.25        
Core2: 29.87        Core3: 30.43        
Core4: 26.42        Core5: 25.40        
Core6: 24.41        Core7: 23.89        
Core8: 26.96        Core9: 25.95        
Core10: 25.97        Core11: 21.98        
Core12: 26.08        Core13: 26.22        
Core14: 27.18        Core15: 23.48        
Core16: 26.23        Core17: 25.24        
Core18: 28.13        Core19: 23.45        
Core20: 28.28        Core21: 23.06        
Core22: 25.70        Core23: 24.95        
Core24: 27.23        Core25: 27.56        
Core26: 30.27        Core27: 31.54        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.68
Socket1: 25.10
DDR read Latency(ns)
Socket0: 41959.34
Socket1: 435.42


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.13        Core1: 24.49        
Core2: 30.42        Core3: 29.42        
Core4: 27.79        Core5: 25.11        
Core6: 26.90        Core7: 22.72        
Core8: 28.71        Core9: 25.97        
Core10: 27.80        Core11: 22.09        
Core12: 25.68        Core13: 23.54        
Core14: 27.38        Core15: 25.08        
Core16: 25.29        Core17: 27.36        
Core18: 26.48        Core19: 22.33        
Core20: 28.05        Core21: 22.78        
Core22: 27.58        Core23: 27.25        
Core24: 28.63        Core25: 28.41        
Core26: 31.30        Core27: 30.23        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.86
Socket1: 24.84
DDR read Latency(ns)
Socket0: 42459.25
Socket1: 435.46
irq_total: 285665.515102232
cpu_total: 18.76
cpu_0: 0.86
cpu_1: 54.82
cpu_2: 0.07
cpu_3: 35.73
cpu_4: 0.07
cpu_5: 48.44
cpu_6: 0.07
cpu_7: 42.25
cpu_8: 0.07
cpu_9: 5.99
cpu_10: 0.00
cpu_11: 45.24
cpu_12: 0.00
cpu_13: 33.80
cpu_14: 0.07
cpu_15: 37.79
cpu_16: 0.00
cpu_17: 37.72
cpu_18: 0.00
cpu_19: 44.18
cpu_20: 0.07
cpu_21: 40.32
cpu_22: 0.00
cpu_23: 40.52
cpu_24: 0.00
cpu_25: 39.45
cpu_26: 0.07
cpu_27: 17.90
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 0
enp4s0f0_tx_packets_phy: 650117
enp4s0f1_tx_packets_phy: 695513
Total_tx_packets_phy: 1345630
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 0
enp4s0f0_rx_packets_phy: 98797
enp4s0f1_rx_packets_phy: 75716
Total_rx_packets_phy: 174513
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 0
enp4s0f0_tx_bytes_phy: 5862758678
enp4s0f1_tx_bytes_phy: 6272137729
Total_tx_bytes_phy: 12134896407
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 0
enp4s0f0_tx_packets: 650118
enp4s0f1_tx_packets: 695511
Total_tx_packets: 1345629
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 0
enp4s0f0_rx_packets: 98795
enp4s0f1_rx_packets: 75715
Total_rx_packets: 174510
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 0
enp4s0f0_rx_bytes: 6520472
enp4s0f1_rx_bytes: 4997248
Total_rx_bytes: 11517720
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 0
enp4s0f0_tx_bytes: 5860172000
enp4s0f1_tx_bytes: 6269341687
Total_tx_bytes: 12129513687
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 0
enp4s0f0_rx_bytes_phy: 6915838
enp4s0f1_rx_bytes_phy: 5300167
Total_rx_bytes_phy: 12216005


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.15        Core1: 25.37        
Core2: 21.80        Core3: 30.38        
Core4: 25.34        Core5: 24.82        
Core6: 22.16        Core7: 24.66        
Core8: 27.46        Core9: 24.64        
Core10: 22.12        Core11: 22.26        
Core12: 26.74        Core13: 26.69        
Core14: 27.97        Core15: 26.13        
Core16: 25.41        Core17: 26.86        
Core18: 27.98        Core19: 23.68        
Core20: 28.59        Core21: 23.32        
Core22: 27.07        Core23: 25.92        
Core24: 30.23        Core25: 25.82        
Core26: 31.91        Core27: 30.93        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.36
Socket1: 25.40
DDR read Latency(ns)
Socket0: 41013.68
Socket1: 429.44


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.92        Core1: 25.52        
Core2: 29.55        Core3: 30.10        
Core4: 30.47        Core5: 25.55        
Core6: 26.77        Core7: 21.80        
Core8: 26.88        Core9: 25.53        
Core10: 29.84        Core11: 23.46        
Core12: 26.55        Core13: 29.27        
Core14: 27.02        Core15: 24.11        
Core16: 27.51        Core17: 24.77        
Core18: 27.73        Core19: 22.75        
Core20: 27.94        Core21: 25.74        
Core22: 25.96        Core23: 23.58        
Core24: 27.04        Core25: 23.93        
Core26: 30.88        Core27: 31.23        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.39
Socket1: 25.07
DDR read Latency(ns)
Socket0: 42617.19
Socket1: 436.46


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.06        Core1: 25.75        
Core2: 27.61        Core3: 29.85        
Core4: 31.60        Core5: 25.21        
Core6: 28.70        Core7: 21.75        
Core8: 28.56        Core9: 26.03        
Core10: 27.87        Core11: 25.60        
Core12: 29.00        Core13: 31.04        
Core14: 27.96        Core15: 24.09        
Core16: 26.71        Core17: 23.75        
Core18: 26.96        Core19: 25.97        
Core20: 27.83        Core21: 27.72        
Core22: 26.41        Core23: 22.75        
Core24: 29.42        Core25: 23.03        
Core26: 29.61        Core27: 31.37        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.09
Socket1: 25.37
DDR read Latency(ns)
Socket0: 43264.18
Socket1: 434.43


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.60        Core1: 25.78        
Core2: 28.77        Core3: 29.11        
Core4: 29.34        Core5: 25.68        
Core6: 27.29        Core7: 22.67        
Core8: 29.08        Core9: 25.25        
Core10: 28.73        Core11: 23.22        
Core12: 25.81        Core13: 29.72        
Core14: 28.32        Core15: 24.20        
Core16: 25.91        Core17: 25.32        
Core18: 27.80        Core19: 24.25        
Core20: 28.99        Core21: 26.66        
Core22: 26.49        Core23: 23.84        
Core24: 27.84        Core25: 24.57        
Core26: 29.17        Core27: 29.93        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.05
Socket1: 25.43
DDR read Latency(ns)
Socket0: 41875.98
Socket1: 430.53
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0

PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2709
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6004 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14408949910; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14408952590; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7204547388; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7204547388; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7204549777; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7204549777; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7204551532; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7204551532; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7204553352; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7204553352; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6003801548; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4177341; Consumed Joules: 254.96; Watts: 42.47; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 2355583; Consumed DRAM Joules: 36.04; DRAM Watts: 6.00
S1P0; QPIClocks: 14408981022; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14408983290; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7204573178; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7204573178; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7204573131; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7204573131; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7204573652; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7204573652; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7204573862; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7204573862; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6003858908; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 6104541; Consumed Joules: 372.59; Watts: 62.06; Thermal headroom below TjMax: 53
S1; Consumed DRAM energy units: 5474950; Consumed DRAM Joules: 83.77; DRAM Watts: 13.95
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: b66
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.44   0.01    0.60     323 K    920 K    0.65    0.07    0.01    0.02     9576        1       12     70
   1    1     0.17   0.26   0.66    1.15      81 M     97 M    0.16    0.26    0.05    0.06     6048    13814       81     59
   2    0     0.00   0.32   0.00    0.60    8503       39 K    0.79    0.11    0.00    0.02      168        0        0     68
   3    1     0.06   0.26   0.24    0.68      56 M     64 M    0.12    0.22    0.09    0.10     3640    10193       33     59
   4    0     0.00   0.29   0.00    0.60    3886       22 K    0.82    0.13    0.00    0.02      840        0        0     69
   5    1     0.18   0.31   0.57    1.08      71 M     84 M    0.16    0.27    0.04    0.05     4312    11872      110     59
   6    0     0.00   0.27   0.00    0.60    3626       22 K    0.84    0.13    0.00    0.02     1848        0        0     69
   7    1     0.11   0.31   0.36    0.84      59 M     71 M    0.16    0.27    0.05    0.06     3640    10890      173     59
   8    0     0.00   0.33   0.00    0.60    5841       29 K    0.80    0.18    0.00    0.01      896        0        0     68
   9    1     0.07   0.74   0.09    0.60    2556 K   4676 K    0.45    0.40    0.00    0.01      280      200       39     59
  10    0     0.00   0.31   0.00    0.60    4265       27 K    0.84    0.16    0.00    0.01      336        0        0     68
  11    1     0.15   0.32   0.46    0.99      57 M     71 M    0.20    0.28    0.04    0.05     2856     9908       67     58
  12    0     0.00   0.30   0.00    0.60    4313       26 K    0.84    0.17    0.00    0.01      504        0        0     69
  13    1     0.12   0.30   0.41    0.90      63 M     75 M    0.17    0.27    0.05    0.06     4592    10557       46     58
  14    0     0.00   0.30   0.00    0.60    4772       30 K    0.84    0.19    0.00    0.02      448        0        0     69
  15    1     0.09   0.27   0.33    0.84      53 M     63 M    0.15    0.27    0.06    0.07     2912     9402      181     57
  16    0     0.00   0.29   0.00    0.60    5034       30 K    0.84    0.18    0.00    0.02      448        0        0     69
  17    1     0.04   0.17   0.26    0.70      65 M     73 M    0.11    0.24    0.15    0.17     1064     9940       40     58
  18    0     0.00   0.28   0.00    0.60    5252       27 K    0.81    0.14    0.00    0.02      728        0        0     69
  19    1     0.23   0.35   0.65    1.14      59 M     76 M    0.21    0.34    0.03    0.03     3136    10453      158     58
  20    0     0.00   0.31   0.00    0.60    5411       37 K    0.85    0.15    0.00    0.02      448        0        0     70
  21    1     0.23   0.38   0.62    1.16      67 M     83 M    0.19    0.27    0.03    0.04     3640    11445       46     58
  22    0     0.00   0.29   0.00    0.60    3610       27 K    0.87    0.13    0.00    0.02     1344        0        0     70
  23    1     0.18   0.42   0.42    0.93      51 M     62 M    0.18    0.27    0.03    0.04      448     7914      422     60
  24    0     0.00   0.26   0.00    0.60    2740       23 K    0.88    0.13    0.00    0.02      280        0        0     70
  25    1     0.09   0.27   0.35    0.83      63 M     74 M    0.14    0.26    0.07    0.08     3808    11331       37     59
  26    0     0.00   0.33   0.00    0.60      11 K     33 K    0.67    0.28    0.01    0.02     3584        1        0     70
  27    1     0.02   0.15   0.10    0.61      29 M     32 M    0.09    0.22    0.20    0.22     1456     4304       70     60
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.37   0.00    0.60     392 K   1299 K    0.70    0.10    0.01    0.02    21448        2       12     61
 SKT    1     0.12   0.32   0.39    0.94     784 M    936 M    0.16    0.27    0.04    0.05    41832   132223     1503     52
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.06   0.32   0.20    0.94     784 M    937 M    0.16    0.27    0.04    0.05     N/A     N/A     N/A      N/A

 Instructions retired:   17 G ; Active cycles:   55 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 21.01 %

 C1 core residency: 24.91 %; C3 core residency: 0.30 %; C6 core residency: 53.78 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.32 => corresponds to 7.91 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.06 => corresponds to 1.56 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       11 G     11 G   |   12%    12%   
 SKT    1       42 G     42 G   |   43%    43%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  108 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     1.44     0.56     213.43      30.07         134.96
 SKT   1    123.03    61.40     317.20      70.60         120.87
---------------------------------------------------------------------------------------------------------------
       *    124.47    61.96     530.62     100.67         120.88
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_tx_s1_nR_p2/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: c49
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    71.00 --||-- Mem Ch  0: Reads (MB/s):  6060.22 --|
|--            Writes(MB/s):    22.84 --||--            Writes(MB/s):  3045.08 --|
|-- Mem Ch  1: Reads (MB/s):    69.27 --||-- Mem Ch  1: Reads (MB/s):  6063.79 --|
|--            Writes(MB/s):    26.91 --||--            Writes(MB/s):  3048.14 --|
|-- Mem Ch  2: Reads (MB/s):    66.86 --||-- Mem Ch  2: Reads (MB/s):  6061.73 --|
|--            Writes(MB/s):    22.76 --||--            Writes(MB/s):  3044.79 --|
|-- Mem Ch  3: Reads (MB/s):    70.29 --||-- Mem Ch  3: Reads (MB/s):  6063.53 --|
|--            Writes(MB/s):    26.57 --||--            Writes(MB/s):  3048.56 --|
|-- NODE 0 Mem Read (MB/s) :   277.41 --||-- NODE 1 Mem Read (MB/s) : 24249.26 --|
|-- NODE 0 Mem Write(MB/s) :    99.08 --||-- NODE 1 Mem Write(MB/s) : 12186.57 --|
|-- NODE 0 P. Write (T/s):     124364 --||-- NODE 1 P. Write (T/s):     198142 --|
|-- NODE 0 Memory (MB/s):      376.50 --||-- NODE 1 Memory (MB/s):    36435.83 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      24526.67                --|
            |--                System Write Throughput(MB/s):      12285.65                --|
            |--               System Memory Throughput(MB/s):      36812.32                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: d1e
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     193 M        12     695 K   593 K    993 K     0      72  
 1     984          12      34 M   238 M      0       0    1307 K
-----------------------------------------------------------------------
 *     193 M        24      35 M   239 M    993 K     0    1308 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.50        Core1: 26.24        
Core2: 26.49        Core3: 28.85        
Core4: 25.96        Core5: 24.61        
Core6: 27.14        Core7: 23.70        
Core8: 29.00        Core9: 26.92        
Core10: 25.51        Core11: 27.17        
Core12: 23.89        Core13: 29.28        
Core14: 24.61        Core15: 20.51        
Core16: 25.47        Core17: 31.10        
Core18: 27.59        Core19: 28.16        
Core20: 28.05        Core21: 23.38        
Core22: 28.84        Core23: 19.53        
Core24: 27.44        Core25: 23.02        
Core26: 30.65        Core27: 29.90        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.23
Socket1: 24.78
DDR read Latency(ns)
Socket0: 43257.15
Socket1: 438.82


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.44        Core1: 24.94        
Core2: 27.12        Core3: 27.65        
Core4: 28.96        Core5: 25.98        
Core6: 27.92        Core7: 25.01        
Core8: 29.42        Core9: 26.84        
Core10: 29.29        Core11: 21.80        
Core12: 26.18        Core13: 29.89        
Core14: 25.91        Core15: 26.63        
Core16: 26.53        Core17: 29.81        
Core18: 26.88        Core19: 27.56        
Core20: 28.63        Core21: 24.02        
Core22: 27.15        Core23: 20.32        
Core24: 26.72        Core25: 24.98        
Core26: 27.49        Core27: 30.36        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.81
Socket1: 25.49
DDR read Latency(ns)
Socket0: 42954.04
Socket1: 429.56
irq_total: 287203.793837705
cpu_total: 18.68
cpu_0: 0.93
cpu_1: 47.21
cpu_2: 0.13
cpu_3: 37.83
cpu_4: 0.07
cpu_5: 63.16
cpu_6: 0.07
cpu_7: 43.68
cpu_8: 0.00
cpu_9: 6.12
cpu_10: 0.07
cpu_11: 34.38
cpu_12: 0.07
cpu_13: 31.91
cpu_14: 0.07
cpu_15: 43.82
cpu_16: 0.07
cpu_17: 17.62
cpu_18: 0.07
cpu_19: 30.98
cpu_20: 0.07
cpu_21: 46.01
cpu_22: 0.07
cpu_23: 46.81
cpu_24: 0.07
cpu_25: 44.08
cpu_26: 0.13
cpu_27: 27.99
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 0
enp4s0f0_tx_bytes: 5869681601
enp4s0f1_tx_bytes: 6278423815
Total_tx_bytes: 12148105416
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 0
enp4s0f0_rx_packets: 85990
enp4s0f1_rx_packets: 79378
Total_rx_packets: 165368
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 0
enp4s0f0_tx_packets_phy: 651173
enp4s0f1_tx_packets_phy: 696540
Total_tx_packets_phy: 1347713
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 0
enp4s0f0_rx_bytes_phy: 6019637
enp4s0f1_rx_bytes_phy: 5556593
Total_rx_bytes_phy: 11576230
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 0
enp4s0f0_tx_packets: 651174
enp4s0f1_tx_packets: 696519
Total_tx_packets: 1347693
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 0
enp4s0f0_rx_packets_phy: 85995
enp4s0f1_rx_packets_phy: 79379
Total_rx_packets_phy: 165374
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 0
enp4s0f0_rx_bytes: 5675366
enp4s0f1_rx_bytes: 5238981
Total_rx_bytes: 10914347
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 0
enp4s0f0_tx_bytes_phy: 5872275696
enp4s0f1_tx_bytes_phy: 6281401802
Total_tx_bytes_phy: 12153677498


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.54        Core1: 25.71        
Core2: 28.58        Core3: 27.91        
Core4: 22.09        Core5: 25.07        
Core6: 27.99        Core7: 24.44        
Core8: 32.76        Core9: 26.35        
Core10: 25.69        Core11: 24.77        
Core12: 24.79        Core13: 29.09        
Core14: 29.23        Core15: 20.60        
Core16: 27.72        Core17: 30.67        
Core18: 21.96        Core19: 27.23        
Core20: 28.77        Core21: 23.57        
Core22: 21.94        Core23: 21.07        
Core24: 27.29        Core25: 24.88        
Core26: 22.47        Core27: 29.79        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.03
Socket1: 25.09
DDR read Latency(ns)
Socket0: 40576.05
Socket1: 433.03


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.99        Core1: 25.46        
Core2: 27.52        Core3: 28.47        
Core4: 30.01        Core5: 25.23        
Core6: 28.68        Core7: 23.99        
Core8: 30.34        Core9: 26.61        
Core10: 27.16        Core11: 23.90        
Core12: 27.53        Core13: 29.68        
Core14: 26.79        Core15: 20.73        
Core16: 27.38        Core17: 30.35        
Core18: 30.02        Core19: 26.89        
Core20: 30.53        Core21: 23.21        
Core22: 28.58        Core23: 21.46        
Core24: 28.14        Core25: 22.86        
Core26: 27.60        Core27: 30.15        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.67
Socket1: 24.78
DDR read Latency(ns)
Socket0: 42104.42
Socket1: 436.95


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.76        Core1: 25.03        
Core2: 33.03        Core3: 28.50        
Core4: 30.82        Core5: 25.30        
Core6: 35.91        Core7: 24.40        
Core8: 32.95        Core9: 26.24        
Core10: 27.63        Core11: 23.61        
Core12: 27.45        Core13: 28.77        
Core14: 27.17        Core15: 22.33        
Core16: 26.99        Core17: 30.32        
Core18: 30.95        Core19: 27.74        
Core20: 29.51        Core21: 24.24        
Core22: 30.50        Core23: 22.64        
Core24: 29.33        Core25: 23.51        
Core26: 28.42        Core27: 29.65        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.45
Socket1: 25.28
DDR read Latency(ns)
Socket0: 42406.37
Socket1: 432.54


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.83        Core1: 25.14        
Core2: 30.01        Core3: 28.55        
Core4: 29.71        Core5: 25.07        
Core6: 30.67        Core7: 24.28        
Core8: 30.98        Core9: 26.89        
Core10: 27.51        Core11: 23.98        
Core12: 26.36        Core13: 28.97        
Core14: 27.90        Core15: 22.34        
Core16: 26.37        Core17: 31.21        
Core18: 28.64        Core19: 29.15        
Core20: 31.43        Core21: 23.75        
Core22: 28.15        Core23: 21.41        
Core24: 28.48        Core25: 23.72        
Core26: 27.26        Core27: 29.28        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.99
Socket1: 25.14
DDR read Latency(ns)
Socket0: 43191.46
Socket1: 433.87
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 
4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 3780
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6004 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14409502682; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14409506202; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7204813529; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7204813529; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7204818800; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7204818800; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7204823518; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7204823518; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7204828348; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7204828348; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6004046812; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4167732; Consumed Joules: 254.38; Watts: 42.37; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 2365276; Consumed DRAM Joules: 36.19; DRAM Watts: 6.03
S1P0; QPIClocks: 14409566894; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14409568818; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7204864900; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7204864900; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7204864870; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7204864870; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7204864956; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7204864956; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7204864996; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7204864996; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6005241840; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 6129541; Consumed Joules: 374.12; Watts: 62.31; Thermal headroom below TjMax: 52
S1; Consumed DRAM energy units: 5509832; Consumed DRAM Joules: 84.30; DRAM Watts: 14.04
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: f97
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.45   0.01    0.60     318 K    891 K    0.64    0.07    0.01    0.02    10416        1       15     70
   1    1     0.20   0.35   0.58    1.07      66 M     80 M    0.18    0.28    0.03    0.04     4088    10534      122     59
   2    0     0.00   0.55   0.00    0.60      45 K     75 K    0.39    0.37    0.01    0.01     5488        2        2     69
   3    1     0.11   0.33   0.34    0.82      62 M     72 M    0.14    0.24    0.06    0.07     3472    11218      265     59
   4    0     0.00   0.29   0.00    0.60    2791       17 K    0.84    0.12    0.00    0.02     1008        0        0     70
   5    1     0.21   0.27   0.77    1.17      93 M    111 M    0.17    0.27    0.04    0.05     5320    15232      180     58
   6    0     0.00   0.29   0.00    0.60    3234       21 K    0.85    0.14    0.00    0.01      896        0        0     69
   7    1     0.12   0.30   0.40    0.89      64 M     76 M    0.16    0.25    0.05    0.06     1848    10365      110     58
   8    0     0.00   0.30   0.00    0.60    5103       23 K    0.79    0.14    0.00    0.02      336        0        0     68
   9    1     0.07   0.82   0.08    0.60    2604 K   4382 K    0.41    0.39    0.00    0.01       56      156       71     59
  10    0     0.00   0.30   0.00    0.60    3871       23 K    0.83    0.16    0.00    0.02      168        0        0     68
  11    1     0.14   0.42   0.33    0.82      41 M     51 M    0.19    0.29    0.03    0.04     1792     6152       59     59
  12    0     0.00   0.35   0.00    0.60    5300       27 K    0.81    0.19    0.00    0.01      224        0        1     69
  13    1     0.08   0.27   0.30    0.76      63 M     73 M    0.13    0.23    0.08    0.09     2968    10478       40     58
  14    0     0.00   0.30   0.00    0.60    5475       27 K    0.80    0.19    0.00    0.02      616        0        0     69
  15    1     0.11   0.25   0.45    1.00      57 M     71 M    0.19    0.29    0.05    0.06     3752    10252      155     57
  16    0     0.00   0.29   0.00    0.60    4337       26 K    0.84    0.16    0.00    0.02     1064        0        0     69
  17    1     0.02   0.16   0.11    0.61      32 M     36 M    0.09    0.22    0.20    0.22       56     4398       37     59
  18    0     0.00   0.30   0.00    0.60    5388       26 K    0.80    0.13    0.00    0.02      840        0        0     70
  19    1     0.12   0.43   0.28    0.74      39 M     46 M    0.15    0.29    0.03    0.04      448     6045      116     60
  20    0     0.00   0.30   0.00    0.60    7724       38 K    0.80    0.13    0.00    0.02      280        0        0     70
  21    1     0.12   0.27   0.46    0.97      67 M     80 M    0.16    0.26    0.05    0.07     3472    11434       54     59
  22    0     0.00   0.28   0.00    0.60    3582       22 K    0.84    0.14    0.00    0.01      392        0        0     70
  23    1     0.13   0.24   0.55    1.11      62 M     77 M    0.20    0.31    0.05    0.06     4592    11720      315     59
  24    0     0.00   0.27   0.00    0.60    3409       23 K    0.86    0.12    0.00    0.02      224        0        1     71
  25    1     0.12   0.34   0.37    0.86      56 M     68 M    0.17    0.27    0.05    0.06     3248     9713       40     60
  26    0     0.00   0.31   0.00    0.60    4416       27 K    0.84    0.12    0.00    0.02     2688        0        0     70
  27    1     0.04   0.17   0.23    0.68      58 M     66 M    0.11    0.25    0.15    0.17     2408     9033       39     60
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.39   0.00    0.60     419 K   1274 K    0.67    0.12    0.01    0.02    24640        3       19     61
 SKT    1     0.11   0.30   0.37    0.91     769 M    918 M    0.16    0.27    0.05    0.06    37520   126730     1603     52
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.06   0.30   0.19    0.91     769 M    919 M    0.16    0.27    0.05    0.06     N/A     N/A     N/A      N/A

 Instructions retired:   16 G ; Active cycles:   52 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 20.53 %

 C1 core residency: 24.90 %; C3 core residency: 0.92 %; C6 core residency: 53.64 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.30 => corresponds to 7.62 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.06 => corresponds to 1.43 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       11 G     11 G   |   12%    12%   
 SKT    1       42 G     42 G   |   43%    43%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  107 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     1.38     0.49     214.20      30.18         136.94
 SKT   1    121.67    61.07     311.87      70.12         119.72
---------------------------------------------------------------------------------------------------------------
       *    123.04    61.56     526.07     100.30         119.73
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_tx_s1_nR_p2/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1089
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    69.81 --||-- Mem Ch  0: Reads (MB/s):  6238.21 --|
|--            Writes(MB/s):    22.49 --||--            Writes(MB/s):  3068.02 --|
|-- Mem Ch  1: Reads (MB/s):    67.95 --||-- Mem Ch  1: Reads (MB/s):  6244.24 --|
|--            Writes(MB/s):    26.81 --||--            Writes(MB/s):  3071.34 --|
|-- Mem Ch  2: Reads (MB/s):    65.97 --||-- Mem Ch  2: Reads (MB/s):  6238.90 --|
|--            Writes(MB/s):    22.55 --||--            Writes(MB/s):  3067.78 --|
|-- Mem Ch  3: Reads (MB/s):    68.47 --||-- Mem Ch  3: Reads (MB/s):  6243.03 --|
|--            Writes(MB/s):    26.47 --||--            Writes(MB/s):  3071.65 --|
|-- NODE 0 Mem Read (MB/s) :   272.20 --||-- NODE 1 Mem Read (MB/s) : 24964.38 --|
|-- NODE 0 Mem Write(MB/s) :    98.32 --||-- NODE 1 Mem Write(MB/s) : 12278.79 --|
|-- NODE 0 P. Write (T/s):     124351 --||-- NODE 1 P. Write (T/s):     205683 --|
|-- NODE 0 Memory (MB/s):      370.52 --||-- NODE 1 Memory (MB/s):    37243.17 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      25236.59                --|
            |--                System Write Throughput(MB/s):      12377.10                --|
            |--               System Memory Throughput(MB/s):      37613.69                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1175
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     190 M        84    1131 K   435 K    894 K     0     108  
 1     492          24      30 M   233 M      0       0    1217 K
-----------------------------------------------------------------------
 *     190 M       108      31 M   234 M    894 K     0    1217 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.46        Core1: 25.39        
Core2: 26.74        Core3: 27.25        
Core4: 26.81        Core5: 26.86        
Core6: 24.50        Core7: 26.74        
Core8: 28.47        Core9: 28.94        
Core10: 26.89        Core11: 25.80        
Core12: 27.36        Core13: 27.30        
Core14: 25.26        Core15: 27.07        
Core16: 29.70        Core17: 27.85        
Core18: 27.18        Core19: 24.76        
Core20: 27.77        Core21: 25.91        
Core22: 28.03        Core23: 23.91        
Core24: 27.56        Core25: 28.08        
Core26: 26.65        Core27: 28.20        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.60
Socket1: 26.43
DDR read Latency(ns)
Socket0: 43803.05
Socket1: 417.14


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.32        Core1: 25.78        
Core2: 29.07        Core3: 27.59        
Core4: 27.82        Core5: 26.64        
Core6: 26.07        Core7: 27.60        
Core8: 27.20        Core9: 30.51        
Core10: 35.61        Core11: 24.91        
Core12: 27.75        Core13: 28.89        
Core14: 25.90        Core15: 27.77        
Core16: 27.96        Core17: 28.78        
Core18: 29.33        Core19: 25.47        
Core20: 29.61        Core21: 29.45        
Core22: 29.22        Core23: 24.39        
Core24: 26.72        Core25: 28.98        
Core26: 28.00        Core27: 27.57        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.04
Socket1: 27.07
DDR read Latency(ns)
Socket0: 44448.22
Socket1: 414.36
irq_total: 258812.775491577
cpu_total: 18.75
cpu_0: 0.86
cpu_1: 47.81
cpu_2: 0.13
cpu_3: 44.41
cpu_4: 0.07
cpu_5: 46.21
cpu_6: 0.07
cpu_7: 34.57
cpu_8: 0.07
cpu_9: 5.12
cpu_10: 0.07
cpu_11: 39.69
cpu_12: 0.07
cpu_13: 35.64
cpu_14: 0.07
cpu_15: 38.43
cpu_16: 0.07
cpu_17: 34.24
cpu_18: 0.07
cpu_19: 35.97
cpu_20: 0.07
cpu_21: 35.77
cpu_22: 0.07
cpu_23: 51.66
cpu_24: 0.07
cpu_25: 37.63
cpu_26: 0.13
cpu_27: 35.97
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 0
enp4s0f0_rx_bytes: 5551979
enp4s0f1_rx_bytes: 3594542
Total_rx_bytes: 9146521
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 0
enp4s0f0_tx_bytes: 5809130533
enp4s0f1_tx_bytes: 6205716395
Total_tx_bytes: 12014846928
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 0
enp4s0f0_tx_bytes_phy: 5811716305
enp4s0f1_tx_bytes_phy: 6208430573
Total_tx_bytes_phy: 12020146878
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 0
enp4s0f0_tx_packets_phy: 644457
enp4s0f1_tx_packets_phy: 688448
Total_tx_packets_phy: 1332905
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 0
enp4s0f0_rx_packets: 84120
enp4s0f1_rx_packets: 54462
Total_rx_packets: 138582
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 0
enp4s0f0_rx_bytes_phy: 5888932
enp4s0f1_rx_bytes_phy: 3812048
Total_rx_bytes_phy: 9700980
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 0
enp4s0f0_tx_packets: 644456
enp4s0f1_tx_packets: 688453
Total_tx_packets: 1332909
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 0
enp4s0f0_rx_packets_phy: 84128
enp4s0f1_rx_packets_phy: 54457
Total_rx_packets_phy: 138585


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.42        Core1: 26.06        
Core2: 23.50        Core3: 26.95        
Core4: 22.51        Core5: 25.72        
Core6: 26.75        Core7: 28.36        
Core8: 21.38        Core9: 26.84        
Core10: 26.93        Core11: 27.10        
Core12: 27.58        Core13: 29.68        
Core14: 26.76        Core15: 25.63        
Core16: 26.49        Core17: 24.74        
Core18: 30.31        Core19: 28.29        
Core20: 28.58        Core21: 28.49        
Core22: 27.40        Core23: 23.71        
Core24: 29.14        Core25: 25.53        
Core26: 29.36        Core27: 29.07        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.58
Socket1: 26.61
DDR read Latency(ns)
Socket0: 41836.52
Socket1: 415.19


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.56        Core1: 26.11        
Core2: 26.91        Core3: 27.30        
Core4: 27.08        Core5: 26.63        
Core6: 25.72        Core7: 31.27        
Core8: 28.63        Core9: 29.61        
Core10: 29.44        Core11: 26.83        
Core12: 28.29        Core13: 26.75        
Core14: 24.82        Core15: 27.14        
Core16: 25.64        Core17: 25.39        
Core18: 28.52        Core19: 27.07        
Core20: 28.62        Core21: 26.33        
Core22: 25.24        Core23: 24.11        
Core24: 27.39        Core25: 26.26        
Core26: 28.91        Core27: 30.26        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.20
Socket1: 26.76
DDR read Latency(ns)
Socket0: 44856.94
Socket1: 415.34


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.70        Core1: 26.44        
Core2: 28.83        Core3: 28.15        
Core4: 26.78        Core5: 26.91        
Core6: 27.26        Core7: 27.98        
Core8: 28.66        Core9: 31.03        
Core10: 29.71        Core11: 28.28        
Core12: 28.74        Core13: 28.89        
Core14: 27.01        Core15: 27.01        
Core16: 27.89        Core17: 28.79        
Core18: 26.75        Core19: 27.45        
Core20: 28.21        Core21: 29.90        
Core22: 27.02        Core23: 24.79        
Core24: 29.03        Core25: 29.16        
Core26: 30.86        Core27: 28.35        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.66
Socket1: 27.74
DDR read Latency(ns)
Socket0: 44806.96
Socket1: 410.21


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.45        Core1: 26.20        
Core2: 28.86        Core3: 27.36        
Core4: 26.49        Core5: 26.03        
Core6: 26.48        Core7: 25.72        
Core8: 28.41        Core9: 28.36        
Core10: 27.47        Core11: 27.49        
Core12: 27.70        Core13: 30.42        
Core14: 28.70        Core15: 27.25        
Core16: 25.92        Core17: 26.01        
Core18: 30.55        Core19: 28.24        
Core20: 29.94        Core21: 27.21        
Core22: 29.18        Core23: 24.32        
Core24: 27.42        Core25: 26.38        
Core26: 29.61        Core27: 27.70        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.80
Socket1: 26.79
DDR read Latency(ns)
Socket0: 43629.82
Socket1: 413.69
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0

Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 4914
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6003 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14408893958; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14408897334; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7204514501; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7204514501; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7204519124; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7204519124; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7204522513; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7204522513; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7204526021; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7204526021; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6003809763; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4185372; Consumed Joules: 255.45; Watts: 42.55; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 2354257; Consumed DRAM Joules: 36.02; DRAM Watts: 6.00
S1P0; QPIClocks: 14409003958; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14409005758; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7204583312; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7204583312; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7204583381; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7204583381; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7204583570; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7204583570; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7204583871; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7204583871; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6003867158; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 6100152; Consumed Joules: 372.32; Watts: 62.02; Thermal headroom below TjMax: 52
S1; Consumed DRAM energy units: 5529078; Consumed DRAM Joules: 84.59; DRAM Watts: 14.09
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1406
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.45   0.01    0.60     315 K    913 K    0.66    0.07    0.01    0.02    10360        0       13     70
   1    1     0.14   0.27   0.51    1.04      66 M     77 M    0.15    0.25    0.05    0.06     3696    10762       75     58
   2    0     0.00   0.36   0.00    0.60    6166       33 K    0.82    0.13    0.00    0.02      560        0        0     68
   3    1     0.14   0.33   0.42    0.91      71 M     84 M    0.15    0.22    0.05    0.06     4704    13452      144     59
   4    0     0.00   0.33   0.00    0.60    4824       27 K    0.83    0.13    0.00    0.02      560        0        0     69
   5    1     0.16   0.26   0.60    1.12      75 M     89 M    0.15    0.25    0.05    0.06     1344    12900      158     59
   6    0     0.00   0.34   0.00    0.60    6168       31 K    0.81    0.16    0.00    0.02     2576        1        0     69
   7    1     0.09   0.31   0.28    0.75      52 M     61 M    0.14    0.24    0.06    0.07     4032     9055      181     59
   8    0     0.00   0.32   0.00    0.60    4671       27 K    0.83    0.15    0.00    0.02      224        0        0     68
   9    1     0.02   0.52   0.04    0.60    3015 K   4400 K    0.31    0.15    0.01    0.02      392       92      137     59
  10    0     0.00   0.31   0.00    0.60    3602       24 K    0.86    0.17    0.00    0.01     1120        0        1     68
  11    1     0.09   0.26   0.36    0.84      62 M     73 M    0.15    0.25    0.07    0.08     3696    10411       36     58
  12    0     0.00   0.29   0.00    0.60    4282       28 K    0.85    0.16    0.00    0.02      112        0        0     69
  13    1     0.07   0.24   0.28    0.73      62 M     71 M    0.13    0.24    0.09    0.11     3080    10275      105     58
  14    0     0.00   0.33   0.00    0.60    4713       28 K    0.84    0.21    0.00    0.01      448        0        0     69
  15    1     0.09   0.25   0.36    0.85      63 M     74 M    0.15    0.25    0.07    0.08     2408    10678      203     58
  16    0     0.00   0.29   0.00    0.60    3744       25 K    0.85    0.17    0.00    0.02      392        0        0     69
  17    1     0.06   0.24   0.26    0.70      58 M     67 M    0.13    0.24    0.09    0.11     2520     8689      175     59
  18    0     0.00   0.30   0.00    0.60    5367       24 K    0.78    0.14    0.00    0.02      560        0        0     70
  19    1     0.09   0.31   0.28    0.76      49 M     57 M    0.13    0.25    0.06    0.07     1624     8162       33     60
  20    0     0.00   0.31   0.00    0.60    7016       34 K    0.79    0.12    0.00    0.02      392        0        0     70
  21    1     0.07   0.25   0.30    0.76      58 M     67 M    0.13    0.25    0.08    0.09     2464    10529       33     59
  22    0     0.00   0.30   0.00    0.60    2662       25 K    0.90    0.13    0.00    0.02      168        0        1     70
  23    1     0.25   0.39   0.66    1.17      64 M     82 M    0.21    0.29    0.03    0.03     3024    10402      415     59
  24    0     0.00   0.28   0.00    0.60    4571       24 K    0.82    0.14    0.00    0.01      504        0        0     70
  25    1     0.10   0.29   0.35    0.82      60 M     70 M    0.14    0.24    0.06    0.07     2576    10467       99     60
  26    0     0.00   0.33   0.00    0.60    6669       37 K    0.82    0.15    0.00    0.02     1456        0        0     69
  27    1     0.09   0.33   0.28    0.73      53 M     62 M    0.14    0.25    0.06    0.07     1904     7852       30     60
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.38   0.00    0.60     379 K   1288 K    0.71    0.10    0.01    0.02    19432        1       14     61
 SKT    1     0.10   0.29   0.35    0.88     804 M    944 M    0.15    0.25    0.05    0.06    37464   133726     1824     52
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.05   0.30   0.18    0.88     804 M    946 M    0.15    0.25    0.05    0.06     N/A     N/A     N/A      N/A

 Instructions retired:   14 G ; Active cycles:   49 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 20.31 %

 C1 core residency: 27.27 %; C3 core residency: 1.85 %; C6 core residency: 50.57 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.30 => corresponds to 7.38 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.05 => corresponds to 1.31 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       11 G     11 G   |   12%    12%   
 SKT    1       41 G     41 G   |   43%    43%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  107 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     1.33     0.48     213.46      30.01         134.65
 SKT   1    124.91    61.45     310.48      70.62         122.95
---------------------------------------------------------------------------------------------------------------
       *    126.24    61.93     523.94     100.63         122.96
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_tx_s1_nR_p2/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 14ec
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    68.57 --||-- Mem Ch  0: Reads (MB/s):  6105.18 --|
|--            Writes(MB/s):    23.09 --||--            Writes(MB/s):  3058.69 --|
|-- Mem Ch  1: Reads (MB/s):    67.54 --||-- Mem Ch  1: Reads (MB/s):  6112.51 --|
|--            Writes(MB/s):    27.39 --||--            Writes(MB/s):  3061.76 --|
|-- Mem Ch  2: Reads (MB/s):    66.38 --||-- Mem Ch  2: Reads (MB/s):  6107.49 --|
|--            Writes(MB/s):    23.08 --||--            Writes(MB/s):  3058.66 --|
|-- Mem Ch  3: Reads (MB/s):    68.99 --||-- Mem Ch  3: Reads (MB/s):  6111.49 --|
|--            Writes(MB/s):    27.02 --||--            Writes(MB/s):  3062.32 --|
|-- NODE 0 Mem Read (MB/s) :   271.49 --||-- NODE 1 Mem Read (MB/s) : 24436.67 --|
|-- NODE 0 Mem Write(MB/s) :   100.58 --||-- NODE 1 Mem Write(MB/s) : 12241.44 --|
|-- NODE 0 P. Write (T/s):     124347 --||-- NODE 1 P. Write (T/s):     199957 --|
|-- NODE 0 Memory (MB/s):      372.06 --||-- NODE 1 Memory (MB/s):    36678.11 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      24708.16                --|
            |--                System Write Throughput(MB/s):      12342.01                --|
            |--               System Memory Throughput(MB/s):      37050.18                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 15c3
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     189 M         0     530 K   406 K    916 K    36     108  
 1     492          24      32 M   231 M      0       0    1366 K
-----------------------------------------------------------------------
 *     189 M        24      33 M   232 M    916 K    36    1366 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.45        Core1: 26.28        
Core2: 26.22        Core3: 28.18        
Core4: 29.16        Core5: 25.43        
Core6: 26.12        Core7: 22.96        
Core8: 28.45        Core9: 26.53        
Core10: 27.93        Core11: 23.42        
Core12: 26.43        Core13: 25.12        
Core14: 27.11        Core15: 22.45        
Core16: 27.20        Core17: 29.76        
Core18: 30.31        Core19: 26.54        
Core20: 30.59        Core21: 25.45        
Core22: 28.51        Core23: 23.93        
Core24: 31.16        Core25: 27.99        
Core26: 27.92        Core27: 27.12        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.64
Socket1: 25.37
DDR read Latency(ns)
Socket0: 44268.74
Socket1: 430.86


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.10        Core1: 29.10        
Core2: 28.43        Core3: 28.15        
Core4: 29.05        Core5: 24.42        
Core6: 29.55        Core7: 24.88        
Core8: 30.40        Core9: 26.56        
Core10: 29.26        Core11: 27.56        
Core12: 29.34        Core13: 26.88        
Core14: 29.87        Core15: 20.54        
Core16: 29.69        Core17: 29.00        
Core18: 30.17        Core19: 30.51        
Core20: 31.32        Core21: 28.50        
Core22: 26.59        Core23: 20.36        
Core24: 29.05        Core25: 26.83        
Core26: 28.04        Core27: 27.21        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.39
Socket1: 25.66
DDR read Latency(ns)
Socket0: 44505.40
Socket1: 428.64
irq_total: 274864.245062386
cpu_total: 18.81
cpu_0: 0.86
cpu_1: 44.55
cpu_2: 0.07
cpu_3: 38.43
cpu_4: 0.07
cpu_5: 59.04
cpu_6: 0.07
cpu_7: 48.14
cpu_8: 0.07
cpu_9: 4.79
cpu_10: 0.07
cpu_11: 38.63
cpu_12: 0.00
cpu_13: 36.44
cpu_14: 0.07
cpu_15: 42.42
cpu_16: 0.00
cpu_17: 26.26
cpu_18: 0.07
cpu_19: 31.58
cpu_20: 0.00
cpu_21: 41.09
cpu_22: 0.07
cpu_23: 42.75
cpu_24: 0.00
cpu_25: 32.11
cpu_26: 0.13
cpu_27: 38.70
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 0
enp4s0f0_rx_bytes_phy: 5363603
enp4s0f1_rx_bytes_phy: 7462197
Total_rx_bytes_phy: 12825800
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 0
enp4s0f0_rx_bytes: 5056815
enp4s0f1_rx_bytes: 7036531
Total_rx_bytes: 12093346
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 0
enp4s0f0_rx_packets_phy: 76623
enp4s0f1_rx_packets_phy: 106602
Total_rx_packets_phy: 183225
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 0
enp4s0f0_rx_packets: 76618
enp4s0f1_rx_packets: 106614
Total_rx_packets: 183232
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 0
enp4s0f0_tx_bytes_phy: 5848840542
enp4s0f1_tx_bytes_phy: 6258135605
Total_tx_bytes_phy: 12106976147
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 0
enp4s0f0_tx_bytes: 5846271783
enp4s0f1_tx_bytes: 6255614312
Total_tx_bytes: 12101886095
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 0
enp4s0f0_tx_packets: 648576
enp4s0f1_tx_packets: 693988
Total_tx_packets: 1342564
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 0
enp4s0f0_tx_packets_phy: 648574
enp4s0f1_tx_packets_phy: 693960
Total_tx_packets_phy: 1342534


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.49        Core1: 25.75        
Core2: 22.06        Core3: 28.66        
Core4: 21.72        Core5: 25.59        
Core6: 27.67        Core7: 24.81        
Core8: 30.10        Core9: 26.68        
Core10: 28.17        Core11: 25.23        
Core12: 29.00        Core13: 26.89        
Core14: 28.73        Core15: 26.93        
Core16: 28.00        Core17: 29.38        
Core18: 31.27        Core19: 28.35        
Core20: 23.00        Core21: 28.28        
Core22: 24.33        Core23: 27.35        
Core24: 20.20        Core25: 26.75        
Core26: 29.18        Core27: 26.55        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.02
Socket1: 26.76
DDR read Latency(ns)
Socket0: 42644.14
Socket1: 411.60


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.18        Core1: 25.41        
Core2: 27.65        Core3: 28.81        
Core4: 28.32        Core5: 25.57        
Core6: 28.55        Core7: 24.16        
Core8: 30.92        Core9: 26.24        
Core10: 28.98        Core11: 25.70        
Core12: 28.63        Core13: 26.20        
Core14: 27.72        Core15: 26.87        
Core16: 27.02        Core17: 31.31        
Core18: 29.87        Core19: 27.83        
Core20: 29.45        Core21: 28.06        
Core22: 25.39        Core23: 27.24        
Core24: 27.52        Core25: 26.33        
Core26: 27.55        Core27: 26.47        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.06
Socket1: 26.58
DDR read Latency(ns)
Socket0: 44682.17
Socket1: 413.91


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.86        Core1: 26.65        
Core2: 26.63        Core3: 28.42        
Core4: 26.84        Core5: 25.54        
Core6: 28.11        Core7: 25.32        
Core8: 28.68        Core9: 26.40        
Core10: 28.26        Core11: 23.80        
Core12: 29.12        Core13: 29.47        
Core14: 26.32        Core15: 25.09        
Core16: 29.44        Core17: 28.06        
Core18: 27.03        Core19: 23.25        
Core20: 29.66        Core21: 29.61        
Core22: 25.77        Core23: 25.83        
Core24: 30.97        Core25: 27.69        
Core26: 27.00        Core27: 27.65        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.66
Socket1: 26.54
DDR read Latency(ns)
Socket0: 43395.52
Socket1: 419.44


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.07        Core1: 27.15        
Core2: 27.57        Core3: 28.31        
Core4: 29.17        Core5: 25.51        
Core6: 30.75        Core7: 24.86        
Core8: 27.87        Core9: 25.84        
Core10: 29.04        Core11: 19.71        
Core12: 27.80        Core13: 28.19        
Core14: 30.09        Core15: 24.14        
Core16: 29.43        Core17: 28.55        
Core18: 29.76        Core19: 30.30        
Core20: 31.62        Core21: 27.85        
Core22: 27.09        Core23: 26.65        
Core24: 30.72        Core25: 28.36        
Core26: 28.16        Core27: 27.44        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.67
Socket1: 26.20
DDR read Latency(ns)
Socket0: 44106.19
Socket1: 423.14
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 
0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5986
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6004 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14409835370; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14409839206; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7204986751; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7204986751; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7204992020; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7204992020; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7204997007; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7204997007; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7205002230; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7205002230; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6004202139; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4171621; Consumed Joules: 254.62; Watts: 42.41; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 2355321; Consumed DRAM Joules: 36.04; DRAM Watts: 6.00
S1P0; QPIClocks: 14409944182; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14409946478; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7205054460; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7205054460; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7205054446; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7205054446; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7205054491; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7205054491; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7205054564; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7205054564; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6004583606; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 6120661; Consumed Joules: 373.58; Watts: 62.22; Thermal headroom below TjMax: 52
S1; Consumed DRAM energy units: 5537642; Consumed DRAM Joules: 84.73; DRAM Watts: 14.11
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1839
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.45   0.01    0.60     333 K    922 K    0.64    0.07    0.01    0.02     9688        1       13     70
   1    1     0.17   0.30   0.55    1.06      68 M     81 M    0.15    0.26    0.04    0.05     4200    10862       71     58
   2    0     0.00   0.29   0.00    0.60    4837       28 K    0.83    0.12    0.00    0.02      168        0        0     68
   3    1     0.13   0.32   0.40    0.89      67 M     79 M    0.15    0.24    0.05    0.06     3472    12659      137     59
   4    0     0.00   0.31   0.00    0.60    3104       21 K    0.86    0.12    0.00    0.02      280        0        0     69
   5    1     0.20   0.30   0.68    1.13      87 M    104 M    0.16    0.25    0.04    0.05     3360    15017      168     60
   6    0     0.00   0.30   0.00    0.60    3290       21 K    0.84    0.12    0.00    0.02     1176        0        0     69
   7    1     0.21   0.31   0.66    1.17      66 M     84 M    0.21    0.31    0.03    0.04     3752    11835      264     58
   8    0     0.00   0.28   0.00    0.60    3861       18 K    0.80    0.13    0.00    0.02     1344        0        0     69
   9    1     0.04   0.66   0.05    0.60    1470 K   3403 K    0.57    0.31    0.00    0.01        0       50       33     59
  10    0     0.00   0.64   0.00    0.60      37 K     64 K    0.42    0.20    0.01    0.01     4144        0        2     68
  11    1     0.17   0.37   0.46    0.99      49 M     62 M    0.20    0.31    0.03    0.04     3920     8192       72     58
  12    0     0.00   0.28   0.00    0.60    3081       20 K    0.85    0.17    0.00    0.02      336        0        0     69
  13    1     0.04   0.17   0.24    0.70      60 M     68 M    0.11    0.24    0.15    0.17     1960     9800       55     58
  14    0     0.00   0.30   0.00    0.60    5953       29 K    0.79    0.19    0.00    0.02      280        0        0     69
  15    1     0.14   0.28   0.50    1.05      61 M     75 M    0.19    0.29    0.04    0.05     3752    10932      262     58
  16    0     0.00   0.31   0.00    0.60    5053       29 K    0.83    0.16    0.00    0.02      728        0        1     69
  17    1     0.07   0.39   0.19    0.63      39 M     45 M    0.13    0.25    0.05    0.06     2240     5608       22     59
  18    0     0.00   0.31   0.00    0.60    5498       28 K    0.81    0.15    0.00    0.02     1904        1        0     70
  19    1     0.11   0.36   0.29    0.77      40 M     48 M    0.15    0.29    0.04    0.05     4088     6917       35     60
  20    0     0.00   0.31   0.00    0.60    7243       38 K    0.81    0.14    0.00    0.02      280        0        0     70
  21    1     0.06   0.22   0.29    0.78      59 M     68 M    0.13    0.24    0.09    0.11     2072    10316       30     60
  22    0     0.00   0.33   0.00    0.60    4099       33 K    0.88    0.15    0.00    0.02      112        0        0     70
  23    1     0.11   0.28   0.40    0.93      54 M     65 M    0.16    0.30    0.05    0.06     1176     9793      304     61
  24    0     0.00   0.31   0.00    0.60    4875       26 K    0.82    0.14    0.00    0.02      336        0        1     70
  25    1     0.04   0.19   0.21    0.66      55 M     62 M    0.11    0.24    0.14    0.15     3920     9425       24     60
  26    0     0.00   0.31   0.00    0.60    5140       24 K    0.79    0.14    0.00    0.01     2464        0        0     70
  27    1     0.11   0.33   0.35    0.84      59 M     69 M    0.16    0.25    0.05    0.06     1400     8831       29     60
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.40   0.00    0.60     427 K   1307 K    0.67    0.10    0.01    0.02    23240        2       17     61
 SKT    1     0.11   0.30   0.38    0.92     773 M    918 M    0.16    0.27    0.05    0.06    39312   130237     1506     52
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.06   0.30   0.19    0.92     773 M    920 M    0.16    0.27    0.05    0.06     N/A     N/A     N/A      N/A

 Instructions retired:   16 G ; Active cycles:   52 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 20.52 %

 C1 core residency: 26.22 %; C3 core residency: 0.59 %; C6 core residency: 52.67 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.30 => corresponds to 7.58 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.06 => corresponds to 1.43 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       11 G     11 G   |   12%    12%   
 SKT    1       42 G     42 G   |   44%    44%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  108 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     1.32     0.49     213.85      30.12         136.25
 SKT   1    122.04    61.08     313.81      70.37         119.37
---------------------------------------------------------------------------------------------------------------
       *    123.36    61.57     527.67     100.49         119.38
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_tx_s1_nR_p2/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 191c
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    72.91 --||-- Mem Ch  0: Reads (MB/s):  6233.49 --|
|--            Writes(MB/s):    24.59 --||--            Writes(MB/s):  3060.74 --|
|-- Mem Ch  1: Reads (MB/s):    71.21 --||-- Mem Ch  1: Reads (MB/s):  6237.44 --|
|--            Writes(MB/s):    28.76 --||--            Writes(MB/s):  3064.44 --|
|-- Mem Ch  2: Reads (MB/s):    68.17 --||-- Mem Ch  2: Reads (MB/s):  6234.50 --|
|--            Writes(MB/s):    24.36 --||--            Writes(MB/s):  3060.43 --|
|-- Mem Ch  3: Reads (MB/s):    71.67 --||-- Mem Ch  3: Reads (MB/s):  6235.71 --|
|--            Writes(MB/s):    28.40 --||--            Writes(MB/s):  3064.45 --|
|-- NODE 0 Mem Read (MB/s) :   283.96 --||-- NODE 1 Mem Read (MB/s) : 24941.15 --|
|-- NODE 0 Mem Write(MB/s) :   106.11 --||-- NODE 1 Mem Write(MB/s) : 12250.07 --|
|-- NODE 0 P. Write (T/s):     124340 --||-- NODE 1 P. Write (T/s):     202588 --|
|-- NODE 0 Memory (MB/s):      390.07 --||-- NODE 1 Memory (MB/s):    37191.22 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      25225.11                --|
            |--                System Write Throughput(MB/s):      12356.18                --|
            |--               System Memory Throughput(MB/s):      37581.29                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 19f1
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     190 M        24     637 K   447 K   1004 K     0     180  
 1     492          12      33 M   236 M      0       0    1474 K
-----------------------------------------------------------------------
 *     190 M        36      34 M   236 M   1004 K     0    1474 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers

 This utility measures Latency information

Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.14        Core1: 26.71        
Core2: 30.64        Core3: 26.67        
Core4: 26.43        Core5: 26.55        
Core6: 27.73        Core7: 28.21        
Core8: 27.45        Core9: 23.80        
Core10: 27.67        Core11: 27.21        
Core12: 30.45        Core13: 26.98        
Core14: 26.87        Core15: 25.53        
Core16: 27.96        Core17: 25.74        
Core18: 26.99        Core19: 22.10        
Core20: 28.78        Core21: 27.82        
Core22: 28.48        Core23: 24.78        
Core24: 30.44        Core25: 20.93        
Core26: 30.19        Core27: 26.96        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.28
Socket1: 25.54
DDR read Latency(ns)
Socket0: 42051.03
Socket1: 426.73


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.91        Core1: 26.52        
Core2: 29.16        Core3: 27.22        
Core4: 30.36        Core5: 25.96        
Core6: 28.30        Core7: 28.06        
Core8: 31.64        Core9: 23.62        
Core10: 30.99        Core11: 27.04        
Core12: 28.73        Core13: 20.99        
Core14: 27.56        Core15: 25.58        
Core16: 29.79        Core17: 23.09        
Core18: 30.16        Core19: 25.63        
Core20: 29.88        Core21: 27.90        
Core22: 28.82        Core23: 24.39        
Core24: 32.11        Core25: 26.00        
Core26: 30.51        Core27: 26.83        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 31.86
Socket1: 25.54
DDR read Latency(ns)
Socket0: 40926.50
Socket1: 425.91
irq_total: 318136.458339129
cpu_total: 19.36
cpu_0: 0.93
cpu_1: 45.81
cpu_2: 0.00
cpu_3: 46.94
cpu_4: 0.07
cpu_5: 47.61
cpu_6: 0.00
cpu_7: 35.51
cpu_8: 0.07
cpu_9: 13.36
cpu_10: 0.07
cpu_11: 37.23
cpu_12: 0.07
cpu_13: 35.04
cpu_14: 0.07
cpu_15: 41.09
cpu_16: 0.00
cpu_17: 39.96
cpu_18: 0.07
cpu_19: 46.01
cpu_20: 0.07
cpu_21: 32.65
cpu_22: 0.07
cpu_23: 39.10
cpu_24: 0.07
cpu_25: 43.22
cpu_26: 0.07
cpu_27: 36.90
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 0
enp4s0f0_tx_packets: 648540
enp4s0f1_tx_packets: 693402
Total_tx_packets: 1341942
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 0
enp4s0f0_rx_bytes_phy: 6467714
enp4s0f1_rx_bytes_phy: 6628222
Total_rx_bytes_phy: 13095936
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 0
enp4s0f0_tx_packets_phy: 648537
enp4s0f1_tx_packets_phy: 693400
Total_tx_packets_phy: 1341937
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 0
enp4s0f0_rx_bytes: 6097733
enp4s0f1_rx_bytes: 6249440
Total_rx_bytes: 12347173
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 0
enp4s0f0_rx_packets: 92389
enp4s0f1_rx_packets: 94688
Total_rx_packets: 187077
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 0
enp4s0f0_tx_bytes: 5845941147
enp4s0f1_tx_bytes: 6250322623
Total_tx_bytes: 12096263770
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 0
enp4s0f0_tx_bytes_phy: 5848513418
enp4s0f1_tx_bytes_phy: 6253078285
Total_tx_bytes_phy: 12101591703
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 0
enp4s0f0_rx_packets_phy: 92396
enp4s0f1_rx_packets_phy: 94688
Total_rx_packets_phy: 187084


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.16        Core1: 26.21        
Core2: 22.38        Core3: 26.84        
Core4: 21.75        Core5: 26.11        
Core6: 27.48        Core7: 28.37        
Core8: 21.83        Core9: 23.79        
Core10: 30.26        Core11: 27.54        
Core12: 21.12        Core13: 27.20        
Core14: 17.12        Core15: 26.80        
Core16: 28.98        Core17: 22.41        
Core18: 28.72        Core19: 23.20        
Core20: 31.82        Core21: 28.24        
Core22: 28.66        Core23: 26.43        
Core24: 30.02        Core25: 21.88        
Core26: 30.06        Core27: 27.12        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.14
Socket1: 25.73
DDR read Latency(ns)
Socket0: 41156.67
Socket1: 422.29


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.29        Core1: 25.27        
Core2: 29.56        Core3: 26.97        
Core4: 27.99        Core5: 28.73        
Core6: 29.14        Core7: 26.54        
Core8: 29.69        Core9: 24.31        
Core10: 31.69        Core11: 21.04        
Core12: 28.49        Core13: 27.79        
Core14: 25.73        Core15: 29.01        
Core16: 26.40        Core17: 25.35        
Core18: 28.35        Core19: 19.50        
Core20: 29.45        Core21: 29.23        
Core22: 31.20        Core23: 30.59        
Core24: 29.38        Core25: 20.69        
Core26: 27.62        Core27: 26.18        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.42
Socket1: 25.02
DDR read Latency(ns)
Socket0: 42957.43
Socket1: 435.32


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.11        Core1: 25.75        
Core2: 30.73        Core3: 27.01        
Core4: 27.59        Core5: 26.66        
Core6: 31.96        Core7: 27.57        
Core8: 30.12        Core9: 24.11        
Core10: 30.83        Core11: 25.31        
Core12: 31.44        Core13: 28.24        
Core14: 31.13        Core15: 26.11        
Core16: 28.24        Core17: 27.38        
Core18: 32.75        Core19: 24.00        
Core20: 30.25        Core21: 29.45        
Core22: 31.17        Core23: 29.88        
Core24: 35.35        Core25: 19.82        
Core26: 29.56        Core27: 26.96        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 31.63
Socket1: 26.01
DDR read Latency(ns)
Socket0: 42599.49
Socket1: 420.08


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.74        Core1: 26.05        
Core2: 27.54        Core3: 27.20        
Core4: 28.10        Core5: 26.74        
Core6: 28.43        Core7: 28.94        
Core8: 30.57        Core9: 23.61        
Core10: 27.66        Core11: 26.65        
Core12: 30.48        Core13: 27.34        
Core14: 26.15        Core15: 27.97        
Core16: 28.70        Core17: 22.37        
Core18: 26.73        Core19: 25.89        
Core20: 26.95        Core21: 27.62        
Core22: 27.07        Core23: 28.33        
Core24: 27.16        Core25: 22.55        
Core26: 28.26        Core27: 27.14        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.19
Socket1: 26.31
DDR read Latency(ns)
Socket0: 42452.97
Socket1: 416.00
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0

PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 7057
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6004 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14410661866; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14410666178; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7205394478; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7205394478; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7205399527; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7205399527; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7205404293; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7205404293; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7205408725; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7205408725; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6004545460; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4184019; Consumed Joules: 255.37; Watts: 42.53; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 2358053; Consumed DRAM Joules: 36.08; DRAM Watts: 6.01
S1P0; QPIClocks: 14410767394; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14410769638; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7205466741; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7205466741; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7205466761; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7205466761; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7205467302; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7205467302; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7205468228; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7205468228; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6004576751; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 6193848; Consumed Joules: 378.04; Watts: 62.97; Thermal headroom below TjMax: 52
S1; Consumed DRAM energy units: 5544138; Consumed DRAM Joules: 84.83; DRAM Watts: 14.13
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1c62
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.43   0.01    0.60     321 K    904 K    0.64    0.07    0.01    0.02     8512        1       11     70
   1    1     0.16   0.29   0.53    1.06      65 M     78 M    0.16    0.26    0.04    0.05     4872    10401      195     58
   2    0     0.00   0.53   0.00    0.60      23 K     52 K    0.55    0.17    0.01    0.01     1456        0        2     68
   3    1     0.06   0.12   0.48    1.00      98 M    112 M    0.12    0.20    0.18    0.20     6664    18410      122     59
   4    0     0.00   0.30   0.00    0.60    3314       19 K    0.83    0.12    0.00    0.02     1344        0        0     70
   5    1     0.15   0.26   0.59    1.11      75 M     88 M    0.15    0.25    0.05    0.06     2352    13609       77     59
   6    0     0.00   0.28   0.00    0.60    2827       17 K    0.84    0.12    0.00    0.02      560        0        0     69
   7    1     0.13   0.44   0.31    0.77      42 M     50 M    0.16    0.28    0.03    0.04     1568     6957       47     58
   8    0     0.00   0.28   0.00    0.60    3863       19 K    0.81    0.13    0.00    0.02      840        1        0     68
   9    1     0.10   0.86   0.12    0.60    3540 K   6015 K    0.41    0.46    0.00    0.01       56      118       28     59
  10    0     0.00   0.27   0.00    0.60    2172       16 K    0.87    0.16    0.00    0.01     1792        1        0     67
  11    1     0.11   0.30   0.37    0.85      60 M     70 M    0.14    0.26    0.05    0.06     2688     9751       48     58
  12    0     0.00   0.30   0.00    0.60    4053       20 K    0.80    0.17    0.00    0.02      112        0        0     69
  13    1     0.09   0.30   0.29    0.76      56 M     66 M    0.14    0.26    0.07    0.08     3080     9725       40     58
  14    0     0.00   0.31   0.00    0.60    5005       23 K    0.79    0.19    0.00    0.02      784        0        0     70
  15    1     0.09   0.25   0.36    0.84      67 M     79 M    0.15    0.25    0.07    0.09     2800    11180      101     58
  16    0     0.00   0.26   0.00    0.60    2824       18 K    0.85    0.16    0.00    0.02      392        0        0     69
  17    1     0.12   0.28   0.42    0.95      60 M     73 M    0.18    0.28    0.05    0.06      952    10457       90     58
  18    0     0.00   0.27   0.00    0.61    5345       27 K    0.81    0.13    0.00    0.02      840        0        0     70
  19    1     0.17   0.37   0.47    0.99      56 M     69 M    0.19    0.28    0.03    0.04     2912     9205       48     59
  20    0     0.00   0.29   0.00    0.60    5858       33 K    0.82    0.12    0.00    0.02      224        0        0     70
  21    1     0.13   0.43   0.30    0.78      43 M     52 M    0.16    0.27    0.03    0.04      504     7632       34     59
  22    0     0.00   0.29   0.00    0.60    3552       25 K    0.86    0.12    0.00    0.02      224        0        0     70
  23    1     0.10   0.27   0.38    0.87      62 M     73 M    0.15    0.26    0.06    0.07     2128    10725      350     60
  24    0     0.00   0.60   0.00    0.60      47 K     82 K    0.42    0.24    0.01    0.02     3416        0        3     70
  25    1     0.11   0.26   0.41    0.93      59 M     70 M    0.16    0.29    0.06    0.07     4928    11260       39     59
  26    0     0.00   0.29   0.00    0.60    3707       18 K    0.80    0.13    0.00    0.02     1456        0        1     70
  27    1     0.16   0.47   0.35    0.82      43 M     53 M    0.19    0.30    0.03    0.03      560     6029      137     60
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.40   0.00    0.60     435 K   1281 K    0.66    0.10    0.01    0.02    21952        3       15     61
 SKT    1     0.12   0.31   0.38    0.90     795 M    945 M    0.16    0.26    0.05    0.06    36064   135459     1356     52
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.06   0.31   0.19    0.90     796 M    946 M    0.16    0.26    0.05    0.06     N/A     N/A     N/A      N/A

 Instructions retired:   16 G ; Active cycles:   54 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 21.42 %

 C1 core residency: 27.95 %; C3 core residency: 0.90 %; C6 core residency: 49.72 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.31 => corresponds to 7.86 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.06 => corresponds to 1.51 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       11 G     11 G   |   12%    12%   
 SKT    1       42 G     42 G   |   44%    43%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  108 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     1.38     0.52     213.65      30.04         138.12
 SKT   1    124.37    61.33     316.45      70.71         119.95
---------------------------------------------------------------------------------------------------------------
       *    125.75    61.85     530.10     100.75         119.96
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
