{
    "vtr/and_latch/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "vtr/and_latch/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "and_latch.v",
        "max_rss(MiB)": 11.4,
        "exec_time(ms)": 36.9,
        "elaboration_time(ms)": 25.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 25.5,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 1,
        "Total Node": 3
    },
    "vtr/arm_core/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "vtr/arm_core/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "arm_core.v",
        "max_rss(MiB)": 76.6,
        "exec_time(ms)": 8962.7,
        "elaboration_time(ms)": 8795.5,
        "optimization_time(ms)": 17.3,
        "techmap_time(ms)": 75.8,
        "synthesis_time(ms)": 8888.7,
        "Latch Drivers": 1,
        "Pi": 132,
        "Po": 179,
        "logic element": 24720,
        "latch": 3500,
        "Adder": 390,
        "Memory": 1192,
        "generic logic size": 4,
        "Longest Path": 5360,
        "Average Path": 5,
        "Estimated LUTs": 25420,
        "Total Node": 29803
    },
    "vtr/bgm/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "vtr/bgm/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bgm.v",
        "max_rss(MiB)": 418.1,
        "exec_time(ms)": 23025.6,
        "elaboration_time(ms)": 22378.9,
        "optimization_time(ms)": 87.2,
        "techmap_time(ms)": 326.6,
        "synthesis_time(ms)": 22792.7,
        "Latch Drivers": 1,
        "Pi": 256,
        "Po": 32,
        "logic element": 81481,
        "latch": 5140,
        "Adder": 2511,
        "Multiplier": 11,
        "generic logic size": 4,
        "Longest Path": 2149,
        "Average Path": 5,
        "Estimated LUTs": 93220,
        "Total Node": 89144
    },
    "vtr/blob_merge/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "vtr/blob_merge/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "blob_merge.v",
        "max_rss(MiB)": 44.5,
        "exec_time(ms)": 2433.4,
        "elaboration_time(ms)": 2337,
        "optimization_time(ms)": 9.9,
        "techmap_time(ms)": 43.6,
        "synthesis_time(ms)": 2390.6,
        "Latch Drivers": 1,
        "Pi": 35,
        "Po": 100,
        "logic element": 18245,
        "latch": 552,
        "Adder": 3689,
        "generic logic size": 4,
        "Longest Path": 497,
        "Average Path": 4,
        "Estimated LUTs": 19640,
        "Total Node": 22487
    },
    "vtr/boundtop/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "vtr/boundtop/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "boundtop.v",
        "max_rss(MiB)": 28.1,
        "exec_time(ms)": 7962.8,
        "elaboration_time(ms)": 7930.6,
        "optimization_time(ms)": 1,
        "techmap_time(ms)": 11,
        "synthesis_time(ms)": 7942.5,
        "Latch Drivers": 1,
        "Pi": 273,
        "Po": 193,
        "logic element": 4141,
        "latch": 857,
        "Adder": 136,
        "Memory": 32,
        "generic logic size": 4,
        "Longest Path": 428,
        "Average Path": 4,
        "Estimated LUTs": 4435,
        "Total Node": 5167
    },
    "vtr/ch_intrinsics/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "vtr/ch_intrinsics/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "ch_intrinsics.v",
        "max_rss(MiB)": 12.4,
        "exec_time(ms)": 142.9,
        "elaboration_time(ms)": 129.4,
        "optimization_time(ms)": 0.1,
        "techmap_time(ms)": 0.5,
        "synthesis_time(ms)": 130,
        "Latch Drivers": 1,
        "Pi": 98,
        "Po": 130,
        "logic element": 437,
        "latch": 199,
        "Memory": 8,
        "generic logic size": 4,
        "Longest Path": 54,
        "Average Path": 3,
        "Estimated LUTs": 462,
        "Total Node": 645
    },
    "vtr/diffeq1/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "vtr/diffeq1/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "diffeq1.v",
        "max_rss(MiB)": 12.4,
        "exec_time(ms)": 102.6,
        "elaboration_time(ms)": 89.1,
        "optimization_time(ms)": 0.2,
        "techmap_time(ms)": 0.6,
        "synthesis_time(ms)": 89.9,
        "Latch Drivers": 1,
        "Pi": 161,
        "Po": 96,
        "logic element": 551,
        "latch": 193,
        "Adder": 132,
        "Multiplier": 5,
        "generic logic size": 4,
        "Longest Path": 86,
        "Average Path": 4,
        "Estimated LUTs": 561,
        "Total Node": 882
    },
    "vtr/diffeq2/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "vtr/diffeq2/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "diffeq2.v",
        "max_rss(MiB)": 12.4,
        "exec_time(ms)": 68.4,
        "elaboration_time(ms)": 55.6,
        "optimization_time(ms)": 0.2,
        "techmap_time(ms)": 0.4,
        "synthesis_time(ms)": 56.2,
        "Latch Drivers": 1,
        "Pi": 65,
        "Po": 96,
        "logic element": 351,
        "latch": 96,
        "Adder": 132,
        "Multiplier": 5,
        "generic logic size": 4,
        "Longest Path": 119,
        "Average Path": 4,
        "Estimated LUTs": 361,
        "Total Node": 585
    },
    "vtr/LU32PEEng/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "vtr/LU32PEEng/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "LU32PEEng.v",
        "max_rss(MiB)": 854.6,
        "exec_time(ms)": 71903.5,
        "elaboration_time(ms)": 70135,
        "optimization_time(ms)": 331.2,
        "techmap_time(ms)": 896.9,
        "synthesis_time(ms)": 71363.2,
        "Latch Drivers": 1,
        "Pi": 113,
        "Po": 102,
        "logic element": 182765,
        "latch": 20642,
        "Adder": 13855,
        "Multiplier": 32,
        "Memory": 5251,
        "generic logic size": 4,
        "Longest Path": 4983,
        "Average Path": 4,
        "Estimated LUTs": 193531,
        "Total Node": 222546
    },
    "vtr/LU64PEEng/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "vtr/LU64PEEng/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "LU64PEEng.v",
        "max_rss(MiB)": 1681,
        "exec_time(ms)": 152051.5,
        "elaboration_time(ms)": 148504.9,
        "optimization_time(ms)": 710.6,
        "techmap_time(ms)": 1785.8,
        "synthesis_time(ms)": 151001.3,
        "Latch Drivers": 1,
        "Pi": 113,
        "Po": 102,
        "logic element": 355587,
        "latch": 39209,
        "Adder": 25948,
        "Multiplier": 64,
        "Memory": 10372,
        "generic logic size": 4,
        "Longest Path": 5028,
        "Average Path": 4,
        "Estimated LUTs": 376434,
        "Total Node": 431181
    },
    "vtr/LU8PEEng/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "vtr/LU8PEEng/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "LU8PEEng.v",
        "max_rss(MiB)": 235.4,
        "exec_time(ms)": 19095.2,
        "elaboration_time(ms)": 18620.6,
        "optimization_time(ms)": 82.1,
        "techmap_time(ms)": 239.4,
        "synthesis_time(ms)": 18942.1,
        "Latch Drivers": 1,
        "Pi": 113,
        "Po": 102,
        "logic element": 53045,
        "latch": 6468,
        "Adder": 4749,
        "Multiplier": 8,
        "Memory": 1409,
        "generic logic size": 4,
        "Longest Path": 4914,
        "Average Path": 4,
        "Estimated LUTs": 56402,
        "Total Node": 65680
    },
    "vtr/mcml/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "vtr/mcml/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "mcml.v",
        "max_rss(MiB)": 646.8,
        "exec_time(ms)": 104167.2,
        "elaboration_time(ms)": 103055.5,
        "optimization_time(ms)": 120.3,
        "techmap_time(ms)": 574.5,
        "synthesis_time(ms)": 103750.3,
        "Latch Drivers": 1,
        "Pi": 35,
        "Po": 356,
        "logic element": 184107,
        "latch": 51617,
        "Adder": 27358,
        "Multiplier": 27,
        "Memory": 348,
        "generic logic size": 4,
        "Longest Path": 19905,
        "Average Path": 4,
        "Estimated LUTs": 192917,
        "Total Node": 263458
    },
    "vtr/mkDelayWorker32B/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "vtr/mkDelayWorker32B/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "mkDelayWorker32B.v",
        "max_rss(MiB)": 64.3,
        "exec_time(ms)": 4559,
        "elaboration_time(ms)": 4438.9,
        "optimization_time(ms)": 18.8,
        "techmap_time(ms)": 49.4,
        "synthesis_time(ms)": 4507.1,
        "Latch Drivers": 1,
        "Pi": 505,
        "Po": 553,
        "logic element": 13647,
        "latch": 2309,
        "Adder": 768,
        "Memory": 1074,
        "generic logic size": 4,
        "Longest Path": 319,
        "Average Path": 4,
        "Estimated LUTs": 13971,
        "Total Node": 17799
    },
    "vtr/mkPktMerge/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "vtr/mkPktMerge/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "mkPktMerge.v",
        "max_rss(MiB)": 19.9,
        "exec_time(ms)": 485.1,
        "elaboration_time(ms)": 453.8,
        "optimization_time(ms)": 5.9,
        "techmap_time(ms)": 4.3,
        "synthesis_time(ms)": 464,
        "Latch Drivers": 1,
        "Pi": 310,
        "Po": 156,
        "logic element": 515,
        "latch": 36,
        "Adder": 42,
        "Memory": 459,
        "generic logic size": 4,
        "Longest Path": 105,
        "Average Path": 4,
        "Estimated LUTs": 515,
        "Total Node": 1053
    },
    "vtr/mkSMAdapter4B/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "vtr/mkSMAdapter4B/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "mkSMAdapter4B.v",
        "max_rss(MiB)": 25.9,
        "exec_time(ms)": 1961,
        "elaboration_time(ms)": 1921.8,
        "optimization_time(ms)": 2.6,
        "techmap_time(ms)": 13.5,
        "synthesis_time(ms)": 1937.9,
        "Latch Drivers": 1,
        "Pi": 192,
        "Po": 205,
        "logic element": 5749,
        "latch": 901,
        "Adder": 344,
        "Memory": 153,
        "generic logic size": 4,
        "Longest Path": 383,
        "Average Path": 4,
        "Estimated LUTs": 5880,
        "Total Node": 7148
    },
    "vtr/multiclock_output_and_latch/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "vtr/multiclock_output_and_latch/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "multiclock_output_and_latch.v",
        "max_rss(MiB)": 11.3,
        "exec_time(ms)": 42.9,
        "elaboration_time(ms)": 31.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 31.6,
        "Latch Drivers": 2,
        "Pi": 4,
        "Po": 1,
        "logic element": 3,
        "latch": 3,
        "Adder": 2,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 3,
        "Total Node": 10
    },
    "vtr/multiclock_reader_writer/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "vtr/multiclock_reader_writer/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "multiclock_reader_writer.v",
        "max_rss(MiB)": 11.3,
        "exec_time(ms)": 53.4,
        "elaboration_time(ms)": 41.4,
        "optimization_time(ms)": 0.1,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 41.6,
        "Latch Drivers": 2,
        "Pi": 1,
        "Po": 1,
        "logic element": 58,
        "latch": 11,
        "Adder": 8,
        "generic logic size": 4,
        "Longest Path": 19,
        "Average Path": 5,
        "Estimated LUTs": 58,
        "Total Node": 79
    },
    "vtr/multiclock_separate_and_latch/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "vtr/multiclock_separate_and_latch/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "multiclock_separate_and_latch.v",
        "max_rss(MiB)": 11.3,
        "exec_time(ms)": 38.7,
        "elaboration_time(ms)": 27.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 27.4,
        "Latch Drivers": 2,
        "Pi": 4,
        "Po": 2,
        "logic element": 2,
        "latch": 2,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 6
    },
    "vtr/or1200/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "vtr/or1200/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "or1200.v",
        "max_rss(MiB)": 31.7,
        "exec_time(ms)": 2279.6,
        "elaboration_time(ms)": 2235.4,
        "optimization_time(ms)": 1.9,
        "techmap_time(ms)": 19.3,
        "synthesis_time(ms)": 2256.7,
        "Latch Drivers": 1,
        "Pi": 384,
        "Po": 394,
        "logic element": 7114,
        "latch": 692,
        "Adder": 562,
        "Multiplier": 1,
        "Memory": 64,
        "generic logic size": 4,
        "Longest Path": 1743,
        "Average Path": 5,
        "Estimated LUTs": 7476,
        "Total Node": 8434
    },
    "vtr/raygentop/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "vtr/raygentop/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "raygentop.v",
        "max_rss(MiB)": 24,
        "exec_time(ms)": 1586,
        "elaboration_time(ms)": 1559.8,
        "optimization_time(ms)": 1.1,
        "techmap_time(ms)": 8.9,
        "synthesis_time(ms)": 1569.7,
        "Latch Drivers": 1,
        "Pi": 235,
        "Po": 305,
        "logic element": 2716,
        "latch": 1032,
        "Adder": 413,
        "Multiplier": 15,
        "Memory": 21,
        "generic logic size": 4,
        "Longest Path": 111,
        "Average Path": 4,
        "Estimated LUTs": 2775,
        "Total Node": 4198
    },
    "vtr/sha/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "vtr/sha/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "sha.v",
        "max_rss(MiB)": 19,
        "exec_time(ms)": 761.6,
        "elaboration_time(ms)": 735.7,
        "optimization_time(ms)": 0.5,
        "techmap_time(ms)": 8.4,
        "synthesis_time(ms)": 744.6,
        "Latch Drivers": 1,
        "Pi": 37,
        "Po": 36,
        "logic element": 4838,
        "latch": 910,
        "Adder": 309,
        "generic logic size": 4,
        "Longest Path": 2427,
        "Average Path": 4,
        "Estimated LUTs": 5061,
        "Total Node": 6058
    },
    "vtr/single_ff/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "vtr/single_ff/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "single_ff.v",
        "max_rss(MiB)": 11.3,
        "exec_time(ms)": 34.4,
        "elaboration_time(ms)": 22.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 22.7,
        "Latch Drivers": 1,
        "Pi": 1,
        "Po": 1,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 2
    },
    "vtr/single_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "vtr/single_wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "single_wire.v",
        "max_rss(MiB)": 7.1,
        "exec_time(ms)": 31.8,
        "elaboration_time(ms)": 20.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 20.5,
        "Pi": 1,
        "Po": 1,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "vtr/spree/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "vtr/spree/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "spree.v",
        "max_rss(MiB)": 20.9,
        "exec_time(ms)": 1176.8,
        "elaboration_time(ms)": 1153.1,
        "optimization_time(ms)": 1.4,
        "techmap_time(ms)": 5.7,
        "synthesis_time(ms)": 1160.3,
        "Latch Drivers": 1,
        "Pi": 44,
        "Po": 32,
        "logic element": 2656,
        "latch": 224,
        "Adder": 62,
        "Multiplier": 1,
        "Memory": 128,
        "generic logic size": 4,
        "Longest Path": 764,
        "Average Path": 3,
        "Estimated LUTs": 2920,
        "Total Node": 3072
    },
    "vtr/stereovision0/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "vtr/stereovision0/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "stereovision0.v",
        "max_rss(MiB)": 64,
        "exec_time(ms)": 3550.6,
        "elaboration_time(ms)": 3460.5,
        "optimization_time(ms)": 5.2,
        "techmap_time(ms)": 35,
        "synthesis_time(ms)": 3500.7,
        "Latch Drivers": 1,
        "Pi": 168,
        "Po": 197,
        "logic element": 8981,
        "latch": 12215,
        "Adder": 2815,
        "generic logic size": 4,
        "Longest Path": 168,
        "Average Path": 4,
        "Estimated LUTs": 9125,
        "Total Node": 24012
    },
    "vtr/stereovision1/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "vtr/stereovision1/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "stereovision1.v",
        "max_rss(MiB)": 91,
        "exec_time(ms)": 3513.2,
        "elaboration_time(ms)": 3390.7,
        "optimization_time(ms)": 11.6,
        "techmap_time(ms)": 60.5,
        "synthesis_time(ms)": 3462.9,
        "Latch Drivers": 1,
        "Pi": 132,
        "Po": 145,
        "logic element": 11231,
        "latch": 11449,
        "Adder": 2356,
        "Multiplier": 152,
        "generic logic size": 4,
        "Longest Path": 200,
        "Average Path": 4,
        "Estimated LUTs": 11258,
        "Total Node": 25189
    },
    "vtr/stereovision2/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "vtr/stereovision2/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "stereovision2.v",
        "max_rss(MiB)": 110.7,
        "exec_time(ms)": 3760.2,
        "elaboration_time(ms)": 3558.6,
        "optimization_time(ms)": 26.7,
        "techmap_time(ms)": 74.2,
        "synthesis_time(ms)": 3659.5,
        "Latch Drivers": 1,
        "Pi": 148,
        "Po": 182,
        "logic element": 10247,
        "latch": 16281,
        "Adder": 12873,
        "Multiplier": 468,
        "generic logic size": 4,
        "Longest Path": 138,
        "Average Path": 4,
        "Estimated LUTs": 10261,
        "Total Node": 39870
    },
    "vtr/stereovision3/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "vtr/stereovision3/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "stereovision3.v",
        "max_rss(MiB)": 13.5,
        "exec_time(ms)": 336.8,
        "elaboration_time(ms)": 321.5,
        "optimization_time(ms)": 0.2,
        "techmap_time(ms)": 2.3,
        "synthesis_time(ms)": 324,
        "Latch Drivers": 2,
        "Pi": 9,
        "Po": 30,
        "logic element": 1140,
        "latch": 99,
        "Adder": 28,
        "generic logic size": 4,
        "Longest Path": 76,
        "Average Path": 4,
        "Estimated LUTs": 1453,
        "Total Node": 1269
    },
    "DEFAULT": {
        "test_name": "n/a",
        "architecture": "n/a",
        "verilog": "n/a",
        "exit": 0,
        "leaks": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "elaboration_time(ms)": -1,
        "optimization_time(ms)": -1,
        "techmap_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 0,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 0,
        "Average Path": 0,
        "Estimated LUTs": 0,
        "Total Node": 0
    }
}
