--------------------------------------------------------------------------------
Release 13.4 Trace  (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

/usr/local/insa/Xilinx.ISE/13.4/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle
ise -v 3 -s 3 -n 3 -fastpaths -xml compteur.twx compteur.ncd -o compteur.twr
compteur.pcf -ucf compteur.ucf

Design file:              compteur.ncd
Physical constraint file: compteur.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.21 2012-01-07)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CK = PERIOD TIMEGRP "CK" 100 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 64 paths analyzed, 24 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   1.979ns.
--------------------------------------------------------------------------------

Paths for end point C_7 (SLICE_X10Y3.CIN), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.021ns (requirement - (data path - clock path skew + uncertainty))
  Source:               C_0 (FF)
  Destination:          C_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.934ns (Levels of Logic = 2)
  Clock Path Skew:      -0.010ns (0.152 - 0.162)
  Source Clock:         CK_BUFGP rising at 0.000ns
  Destination Clock:    CK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: C_0 to C_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y2.AQ       Tcko                  0.447   C<3>
                                                       C_0
    SLICE_X10Y2.A5       net (fanout=2)        0.784   C<0>
    SLICE_X10Y2.COUT     Topcya                0.386   C<3>
                                                       Mcount_C_mand
                                                       Mcount_C_cy<3>
    SLICE_X10Y3.CIN      net (fanout=1)        0.003   Mcount_C_cy<3>
    SLICE_X10Y3.CLK      Tcinck                0.314   C<7>
                                                       Mcount_C_xor<7>
                                                       C_7
    -------------------------------------------------  ---------------------------
    Total                                      1.934ns (1.147ns logic, 0.787ns route)
                                                       (59.3% logic, 40.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.028ns (requirement - (data path - clock path skew + uncertainty))
  Source:               C_0 (FF)
  Destination:          C_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.927ns (Levels of Logic = 2)
  Clock Path Skew:      -0.010ns (0.152 - 0.162)
  Source Clock:         CK_BUFGP rising at 0.000ns
  Destination Clock:    CK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: C_0 to C_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y2.AQ       Tcko                  0.447   C<3>
                                                       C_0
    SLICE_X10Y2.A5       net (fanout=2)        0.784   C<0>
    SLICE_X10Y2.COUT     Topcya                0.379   C<3>
                                                       Mcount_C_lut<0>
                                                       Mcount_C_cy<3>
    SLICE_X10Y3.CIN      net (fanout=1)        0.003   Mcount_C_cy<3>
    SLICE_X10Y3.CLK      Tcinck                0.314   C<7>
                                                       Mcount_C_xor<7>
                                                       C_7
    -------------------------------------------------  ---------------------------
    Total                                      1.927ns (1.140ns logic, 0.787ns route)
                                                       (59.2% logic, 40.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.550ns (requirement - (data path - clock path skew + uncertainty))
  Source:               C_3 (FF)
  Destination:          C_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.405ns (Levels of Logic = 2)
  Clock Path Skew:      -0.010ns (0.152 - 0.162)
  Source Clock:         CK_BUFGP rising at 0.000ns
  Destination Clock:    CK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: C_3 to C_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y2.DQ       Tcko                  0.447   C<3>
                                                       C_3
    SLICE_X10Y2.D5       net (fanout=2)        0.367   C<3>
    SLICE_X10Y2.COUT     Topcyd                0.274   C<3>
                                                       Mcount_C_mand_2
                                                       Mcount_C_cy<3>
    SLICE_X10Y3.CIN      net (fanout=1)        0.003   Mcount_C_cy<3>
    SLICE_X10Y3.CLK      Tcinck                0.314   C<7>
                                                       Mcount_C_xor<7>
                                                       C_7
    -------------------------------------------------  ---------------------------
    Total                                      1.405ns (1.035ns logic, 0.370ns route)
                                                       (73.7% logic, 26.3% route)

--------------------------------------------------------------------------------

Paths for end point C_5 (SLICE_X10Y3.CIN), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.031ns (requirement - (data path - clock path skew + uncertainty))
  Source:               C_0 (FF)
  Destination:          C_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.924ns (Levels of Logic = 2)
  Clock Path Skew:      -0.010ns (0.152 - 0.162)
  Source Clock:         CK_BUFGP rising at 0.000ns
  Destination Clock:    CK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: C_0 to C_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y2.AQ       Tcko                  0.447   C<3>
                                                       C_0
    SLICE_X10Y2.A5       net (fanout=2)        0.784   C<0>
    SLICE_X10Y2.COUT     Topcya                0.386   C<3>
                                                       Mcount_C_mand
                                                       Mcount_C_cy<3>
    SLICE_X10Y3.CIN      net (fanout=1)        0.003   Mcount_C_cy<3>
    SLICE_X10Y3.CLK      Tcinck                0.304   C<7>
                                                       Mcount_C_xor<7>
                                                       C_5
    -------------------------------------------------  ---------------------------
    Total                                      1.924ns (1.137ns logic, 0.787ns route)
                                                       (59.1% logic, 40.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.038ns (requirement - (data path - clock path skew + uncertainty))
  Source:               C_0 (FF)
  Destination:          C_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.917ns (Levels of Logic = 2)
  Clock Path Skew:      -0.010ns (0.152 - 0.162)
  Source Clock:         CK_BUFGP rising at 0.000ns
  Destination Clock:    CK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: C_0 to C_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y2.AQ       Tcko                  0.447   C<3>
                                                       C_0
    SLICE_X10Y2.A5       net (fanout=2)        0.784   C<0>
    SLICE_X10Y2.COUT     Topcya                0.379   C<3>
                                                       Mcount_C_lut<0>
                                                       Mcount_C_cy<3>
    SLICE_X10Y3.CIN      net (fanout=1)        0.003   Mcount_C_cy<3>
    SLICE_X10Y3.CLK      Tcinck                0.304   C<7>
                                                       Mcount_C_xor<7>
                                                       C_5
    -------------------------------------------------  ---------------------------
    Total                                      1.917ns (1.130ns logic, 0.787ns route)
                                                       (58.9% logic, 41.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.560ns (requirement - (data path - clock path skew + uncertainty))
  Source:               C_3 (FF)
  Destination:          C_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.395ns (Levels of Logic = 2)
  Clock Path Skew:      -0.010ns (0.152 - 0.162)
  Source Clock:         CK_BUFGP rising at 0.000ns
  Destination Clock:    CK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: C_3 to C_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y2.DQ       Tcko                  0.447   C<3>
                                                       C_3
    SLICE_X10Y2.D5       net (fanout=2)        0.367   C<3>
    SLICE_X10Y2.COUT     Topcyd                0.274   C<3>
                                                       Mcount_C_mand_2
                                                       Mcount_C_cy<3>
    SLICE_X10Y3.CIN      net (fanout=1)        0.003   Mcount_C_cy<3>
    SLICE_X10Y3.CLK      Tcinck                0.304   C<7>
                                                       Mcount_C_xor<7>
                                                       C_5
    -------------------------------------------------  ---------------------------
    Total                                      1.395ns (1.025ns logic, 0.370ns route)
                                                       (73.5% logic, 26.5% route)

--------------------------------------------------------------------------------

Paths for end point C_6 (SLICE_X10Y3.CIN), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.062ns (requirement - (data path - clock path skew + uncertainty))
  Source:               C_0 (FF)
  Destination:          C_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.893ns (Levels of Logic = 2)
  Clock Path Skew:      -0.010ns (0.152 - 0.162)
  Source Clock:         CK_BUFGP rising at 0.000ns
  Destination Clock:    CK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: C_0 to C_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y2.AQ       Tcko                  0.447   C<3>
                                                       C_0
    SLICE_X10Y2.A5       net (fanout=2)        0.784   C<0>
    SLICE_X10Y2.COUT     Topcya                0.386   C<3>
                                                       Mcount_C_mand
                                                       Mcount_C_cy<3>
    SLICE_X10Y3.CIN      net (fanout=1)        0.003   Mcount_C_cy<3>
    SLICE_X10Y3.CLK      Tcinck                0.273   C<7>
                                                       Mcount_C_xor<7>
                                                       C_6
    -------------------------------------------------  ---------------------------
    Total                                      1.893ns (1.106ns logic, 0.787ns route)
                                                       (58.4% logic, 41.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.069ns (requirement - (data path - clock path skew + uncertainty))
  Source:               C_0 (FF)
  Destination:          C_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.886ns (Levels of Logic = 2)
  Clock Path Skew:      -0.010ns (0.152 - 0.162)
  Source Clock:         CK_BUFGP rising at 0.000ns
  Destination Clock:    CK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: C_0 to C_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y2.AQ       Tcko                  0.447   C<3>
                                                       C_0
    SLICE_X10Y2.A5       net (fanout=2)        0.784   C<0>
    SLICE_X10Y2.COUT     Topcya                0.379   C<3>
                                                       Mcount_C_lut<0>
                                                       Mcount_C_cy<3>
    SLICE_X10Y3.CIN      net (fanout=1)        0.003   Mcount_C_cy<3>
    SLICE_X10Y3.CLK      Tcinck                0.273   C<7>
                                                       Mcount_C_xor<7>
                                                       C_6
    -------------------------------------------------  ---------------------------
    Total                                      1.886ns (1.099ns logic, 0.787ns route)
                                                       (58.3% logic, 41.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.591ns (requirement - (data path - clock path skew + uncertainty))
  Source:               C_3 (FF)
  Destination:          C_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.364ns (Levels of Logic = 2)
  Clock Path Skew:      -0.010ns (0.152 - 0.162)
  Source Clock:         CK_BUFGP rising at 0.000ns
  Destination Clock:    CK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: C_3 to C_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y2.DQ       Tcko                  0.447   C<3>
                                                       C_3
    SLICE_X10Y2.D5       net (fanout=2)        0.367   C<3>
    SLICE_X10Y2.COUT     Topcyd                0.274   C<3>
                                                       Mcount_C_mand_2
                                                       Mcount_C_cy<3>
    SLICE_X10Y3.CIN      net (fanout=1)        0.003   Mcount_C_cy<3>
    SLICE_X10Y3.CLK      Tcinck                0.273   C<7>
                                                       Mcount_C_xor<7>
                                                       C_6
    -------------------------------------------------  ---------------------------
    Total                                      1.364ns (0.994ns logic, 0.370ns route)
                                                       (72.9% logic, 27.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CK = PERIOD TIMEGRP "CK" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point C_7 (SLICE_X10Y3.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.525ns (requirement - (clock path skew + uncertainty - data path))
  Source:               C_7 (FF)
  Destination:          C_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.525ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CK_BUFGP rising at 10.000ns
  Destination Clock:    CK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: C_7 to C_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y3.DQ       Tcko                  0.234   C<7>
                                                       C_7
    SLICE_X10Y3.D6       net (fanout=2)        0.027   C<7>
    SLICE_X10Y3.CLK      Tah         (-Th)    -0.264   C<7>
                                                       Mcount_C_lut<7>
                                                       Mcount_C_xor<7>
                                                       C_7
    -------------------------------------------------  ---------------------------
    Total                                      0.525ns (0.498ns logic, 0.027ns route)
                                                       (94.9% logic, 5.1% route)

--------------------------------------------------------------------------------

Paths for end point C_1 (SLICE_X10Y2.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.534ns (requirement - (clock path skew + uncertainty - data path))
  Source:               C_1 (FF)
  Destination:          C_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.534ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CK_BUFGP rising at 10.000ns
  Destination Clock:    CK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: C_1 to C_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y2.BQ       Tcko                  0.234   C<3>
                                                       C_1
    SLICE_X10Y2.B5       net (fanout=2)        0.063   C<1>
    SLICE_X10Y2.CLK      Tah         (-Th)    -0.237   C<3>
                                                       Mcount_C_lut<1>
                                                       Mcount_C_cy<3>
                                                       C_1
    -------------------------------------------------  ---------------------------
    Total                                      0.534ns (0.471ns logic, 0.063ns route)
                                                       (88.2% logic, 11.8% route)

--------------------------------------------------------------------------------

Paths for end point C_5 (SLICE_X10Y3.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.537ns (requirement - (clock path skew + uncertainty - data path))
  Source:               C_5 (FF)
  Destination:          C_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.537ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CK_BUFGP rising at 10.000ns
  Destination Clock:    CK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: C_5 to C_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y3.BQ       Tcko                  0.234   C<7>
                                                       C_5
    SLICE_X10Y3.B5       net (fanout=2)        0.066   C<5>
    SLICE_X10Y3.CLK      Tah         (-Th)    -0.237   C<7>
                                                       Mcount_C_lut<5>
                                                       Mcount_C_xor<7>
                                                       C_5
    -------------------------------------------------  ---------------------------
    Total                                      0.537ns (0.471ns logic, 0.066ns route)
                                                       (87.7% logic, 12.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CK = PERIOD TIMEGRP "CK" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: CK_BUFGP/BUFG/I0
  Logical resource: CK_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: CK_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.595ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: C<3>/CLK
  Logical resource: C_0/CK
  Location pin: SLICE_X10Y2.CLK
  Clock network: CK_BUFGP
--------------------------------------------------------------------------------
Slack: 9.595ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: C<3>/CLK
  Logical resource: C_1/CK
  Location pin: SLICE_X10Y2.CLK
  Clock network: CK_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CK             |    1.979|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 64 paths, 0 nets, and 12 connections

Design statistics:
   Minimum period:   1.979ns{1}   (Maximum frequency: 505.306MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Mar 28 11:17:13 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 395 MB



