# Full Adder



## ystemVerilog:
```systemverilog

```


## Python:
```python

```


## Python Testbench:
```python

```


## Results
![img10](mages/img10ng)
