=====
SETUP
0.265
17.698
17.963
u_z80/u_cz80/ir_0_s0
6.375
6.607
u_z80/u_cz80/u_mcode/imode_Z_1_s0
7.877
8.432
u_z80/u_cz80/n2662_s4
9.951
10.468
u_z80/n279_s18
11.174
11.691
u_z80/n279_s14
12.133
12.650
u_z80/n279_s8
13.063
13.516
u_z80/n279_s4
13.913
14.366
u_z80/d_Z_3_s
15.352
15.907
w_sdram_d_3_s0
17.149
17.698
u_sdram/ff_wdata_3_s0
17.698
=====
SETUP
0.285
17.678
17.963
u_z80/u_cz80/ir_0_s0
6.375
6.607
u_z80/u_cz80/u_mcode/imode_Z_1_s0
7.877
8.432
u_z80/u_cz80/n2662_s4
9.951
10.468
u_z80/n279_s18
11.174
11.691
u_z80/n279_s14
12.133
12.650
u_z80/n279_s8
13.063
13.516
u_z80/n279_s4
13.913
14.366
u_z80/d_Z_7_s
15.330
15.783
w_sdram_d_7_s0
17.108
17.678
u_sdram/ff_wdata_7_s0
17.678
=====
SETUP
0.395
17.568
17.963
u_z80/u_cz80/ir_0_s0
6.375
6.607
u_z80/u_cz80/u_mcode/imode_Z_1_s0
7.877
8.432
u_z80/u_cz80/n2662_s4
9.951
10.468
u_z80/n279_s18
11.174
11.691
u_z80/n279_s14
12.133
12.650
u_z80/n279_s8
13.063
13.516
u_z80/n279_s4
13.913
14.366
u_z80/d_Z_7_s
15.330
15.783
u_ppi/u_ppi_0/ff_port_a_7_s0
17.568
=====
SETUP
0.563
17.399
17.963
u_z80/u_cz80/ir_0_s0
6.375
6.607
u_z80/u_cz80/u_mcode/imode_Z_1_s0
7.877
8.432
u_z80/u_cz80/n2662_s4
9.951
10.468
u_z80/n279_s18
11.174
11.691
u_z80/n279_s14
12.133
12.650
u_z80/n279_s8
13.063
13.516
u_z80/n279_s4
13.913
14.366
u_z80/d_Z_4_s
15.177
15.694
w_sdram_d_4_s0
16.850
17.399
u_sdram/ff_wdata_4_s0
17.399
=====
SETUP
0.607
17.356
17.963
u_z80/u_cz80/ir_0_s0
6.375
6.607
u_z80/u_cz80/u_mcode/imode_Z_1_s0
7.877
8.432
u_z80/u_cz80/n2662_s4
9.951
10.468
u_z80/n279_s18
11.174
11.691
u_z80/n279_s14
12.133
12.650
u_z80/n279_s8
13.063
13.516
u_z80/n279_s4
13.913
14.366
u_z80/d_Z_2_s
15.000
15.555
w_sdram_d_2_s0
16.894
17.356
u_sdram/ff_wdata_2_s0
17.356
=====
SETUP
0.627
17.336
17.963
u_z80/u_cz80/ir_0_s0
6.375
6.607
u_z80/u_cz80/u_mcode/imode_Z_1_s0
7.877
8.432
u_z80/u_cz80/n2662_s4
9.951
10.468
u_z80/n279_s18
11.174
11.691
u_z80/n279_s14
12.133
12.650
u_z80/n279_s8
13.063
13.516
u_z80/n279_s4
13.913
14.366
u_z80/d_Z_6_s
15.324
15.879
w_sdram_d_6_s0
16.874
17.336
u_sdram/ff_wdata_6_s0
17.336
=====
SETUP
0.659
17.303
17.963
u_z80/u_cz80/ir_0_s0
6.375
6.607
u_z80/u_cz80/u_mcode/imode_Z_1_s0
7.877
8.432
u_z80/u_cz80/n2662_s4
9.951
10.468
u_z80/n279_s18
11.174
11.691
u_z80/n279_s14
12.133
12.650
u_z80/n279_s8
13.063
13.516
u_z80/n279_s4
13.913
14.366
u_z80/d_Z_7_s
15.330
15.783
u_ppi/u_ppi_0/ff_port_c_7_s0
17.303
=====
SETUP
0.695
17.268
17.963
u_z80/u_cz80/ir_0_s0
6.375
6.607
u_z80/u_cz80/u_mcode/imode_Z_1_s0
7.877
8.432
u_z80/u_cz80/n2662_s4
9.951
10.468
u_z80/n279_s18
11.174
11.691
u_z80/n279_s14
12.133
12.650
u_z80/n279_s8
13.063
13.516
u_z80/n279_s4
13.913
14.366
u_z80/d_Z_5_s
15.242
15.797
w_sdram_d_5_s0
16.897
17.268
u_sdram/ff_wdata_5_s0
17.268
=====
SETUP
0.774
17.188
17.963
u_z80/u_cz80/ir_0_s0
6.375
6.607
u_z80/u_cz80/u_mcode/imode_Z_1_s0
7.877
8.432
u_z80/u_cz80/n2662_s4
9.951
10.468
u_z80/n279_s18
11.174
11.691
u_z80/n279_s14
12.133
12.650
u_z80/n279_s8
13.063
13.516
u_z80/n279_s4
13.913
14.366
u_z80/d_Z_0_s
15.100
15.553
w_sdram_d_0_s0
16.639
17.188
u_sdram/ff_wdata_0_s0
17.188
=====
SETUP
0.792
17.170
17.963
u_z80/u_cz80/ir_0_s0
6.375
6.607
u_z80/u_cz80/u_mcode/imode_Z_1_s0
7.877
8.432
u_z80/u_cz80/n2662_s4
9.951
10.468
u_z80/n279_s18
11.174
11.691
u_z80/n279_s14
12.133
12.650
u_z80/n279_s8
13.063
13.516
u_z80/n279_s4
13.913
14.366
u_z80/d_Z_1_s
14.901
15.272
w_sdram_d_1_s0
16.708
17.170
u_sdram/ff_wdata_1_s0
17.170
=====
SETUP
0.822
17.140
17.963
u_z80/u_cz80/ir_0_s0
6.375
6.607
u_z80/u_cz80/u_mcode/imode_Z_1_s0
7.877
8.432
u_z80/u_cz80/n2662_s4
9.951
10.468
u_z80/n279_s18
11.174
11.691
u_z80/n279_s14
12.133
12.650
u_z80/n279_s8
13.063
13.516
u_z80/n279_s4
13.913
14.366
u_z80/d_Z_5_s
15.242
15.797
u_ppi/u_ppi_0/ff_port_c_5_s0
17.140
=====
SETUP
0.822
17.140
17.963
u_z80/u_cz80/ir_0_s0
6.375
6.607
u_z80/u_cz80/u_mcode/imode_Z_1_s0
7.877
8.432
u_z80/u_cz80/n2662_s4
9.951
10.468
u_z80/n279_s18
11.174
11.691
u_z80/n279_s14
12.133
12.650
u_z80/n279_s8
13.063
13.516
u_z80/n279_s4
13.913
14.366
u_z80/d_Z_5_s
15.242
15.797
u_ppi/u_ppi_0/ff_port_a_5_s0
17.140
=====
SETUP
0.925
17.038
17.963
u_z80/u_cz80/ff_a_0_s0
6.375
6.607
u_exp_slot0/n28_s6
9.053
9.608
u_exp_slot0/n28_s3
10.657
11.174
w_sdram_address_17_s9
12.394
12.847
u_sdram/n1341_s5
13.103
13.620
u_sdram/n1341_s3
14.304
14.675
u_sdram/n1341_s1
14.684
15.137
u_sdram/n1341_s0
15.749
16.298
u_sdram/ff_address_2_s0
17.038
=====
SETUP
0.925
17.038
17.963
u_z80/u_cz80/ff_a_0_s0
6.375
6.607
u_exp_slot0/n28_s6
9.053
9.608
u_exp_slot0/n28_s3
10.657
11.174
w_sdram_address_17_s9
12.394
12.847
u_sdram/n1341_s5
13.103
13.620
u_sdram/n1341_s3
14.304
14.675
u_sdram/n1341_s1
14.684
15.137
u_sdram/n1341_s0
15.749
16.298
u_sdram/ff_address_6_s0
17.038
=====
SETUP
0.930
17.033
17.963
u_z80/u_cz80/ir_0_s0
6.375
6.607
u_z80/u_cz80/u_mcode/imode_Z_1_s0
7.877
8.432
u_z80/u_cz80/n2662_s4
9.951
10.468
u_z80/n279_s18
11.174
11.691
u_z80/n279_s14
12.133
12.650
u_z80/n279_s8
13.063
13.516
u_z80/n279_s4
13.913
14.366
u_z80/d_Z_4_s
15.177
15.694
u_ppi/u_ppi_0/ff_port_a_4_s0
17.033
=====
SETUP
0.993
16.970
17.963
u_z80/u_cz80/ir_0_s0
6.375
6.607
u_z80/u_cz80/u_mcode/imode_Z_1_s0
7.877
8.432
u_z80/u_cz80/n2662_s4
9.951
10.468
u_z80/n279_s18
11.174
11.691
u_z80/n279_s14
12.133
12.650
u_z80/n279_s8
13.063
13.516
u_z80/n279_s4
13.913
14.366
u_z80/d_Z_6_s
15.324
15.879
u_ppi/u_ppi_0/ff_port_c_6_s0
16.970
=====
SETUP
0.579
17.406
17.985
u_z80/u_cz80/ir_0_s0
6.375
6.607
u_z80/u_cz80/u_mcode/imode_Z_1_s0
7.877
8.432
u_z80/u_cz80/n2662_s4
9.951
10.468
u_z80/n279_s18
11.174
11.691
u_z80/n279_s14
12.133
12.650
u_z80/n279_s8
13.063
13.516
u_z80/n279_s4
13.913
14.366
u_z80/d_Z_5_s
15.242
15.797
u_z80/ff_dinst_5_s0
17.406
=====
SETUP
0.630
17.355
17.985
u_z80/u_cz80/ir_0_s0
6.375
6.607
u_z80/u_cz80/u_mcode/imode_Z_1_s0
7.877
8.432
u_z80/u_cz80/n2662_s4
9.951
10.468
u_z80/n279_s18
11.174
11.691
u_z80/n279_s14
12.133
12.650
u_z80/n279_s8
13.063
13.516
u_z80/n279_s4
13.913
14.366
u_z80/d_Z_3_s
15.352
15.907
u_z80/ff_dinst_3_s0
17.355
=====
SETUP
0.710
17.275
17.985
u_z80/u_cz80/ir_0_s0
6.375
6.607
u_z80/u_cz80/u_mcode/imode_Z_1_s0
7.877
8.432
u_z80/u_cz80/n2662_s4
9.951
10.468
u_z80/n279_s18
11.174
11.691
u_z80/n279_s14
12.133
12.650
u_z80/n279_s8
13.063
13.516
u_z80/n279_s4
13.913
14.366
u_z80/d_Z_7_s
15.330
15.783
u_z80/ff_dinst_7_s0
17.275
=====
SETUP
0.771
17.214
17.985
u_z80/u_cz80/ir_0_s0
6.375
6.607
u_z80/u_cz80/u_mcode/imode_Z_1_s0
7.877
8.432
u_z80/u_cz80/n2662_s4
9.951
10.468
u_z80/n279_s18
11.174
11.691
u_z80/n279_s14
12.133
12.650
u_z80/n279_s8
13.063
13.516
u_z80/n279_s4
13.913
14.366
u_z80/d_Z_4_s
15.177
15.694
u_z80/ff_dinst_4_s0
17.214
=====
SETUP
0.822
17.163
17.985
u_z80/u_cz80/ir_0_s0
6.375
6.607
u_z80/u_cz80/u_mcode/imode_Z_1_s0
7.877
8.432
u_z80/u_cz80/n2662_s4
9.951
10.468
u_z80/n279_s18
11.174
11.691
u_z80/n279_s14
12.133
12.650
u_z80/n279_s8
13.063
13.516
u_z80/n279_s4
13.913
14.366
u_z80/d_Z_5_s
15.242
15.797
u_z80/ff_di_reg_5_s0
17.163
=====
SETUP
0.827
17.157
17.985
u_z80/u_cz80/ir_0_s0
6.375
6.607
u_z80/u_cz80/u_mcode/imode_Z_1_s0
7.877
8.432
u_z80/u_cz80/n2662_s4
9.951
10.468
u_z80/n279_s18
11.174
11.691
u_z80/n279_s14
12.133
12.650
u_z80/n279_s8
13.063
13.516
u_z80/n279_s4
13.913
14.366
u_z80/d_Z_0_s
15.100
15.553
u_z80/ff_dinst_0_s0
17.157
=====
SETUP
0.905
17.079
17.985
u_z80/u_cz80/ir_0_s0
6.375
6.607
u_z80/u_cz80/u_mcode/imode_Z_1_s0
7.877
8.432
u_z80/u_cz80/n2662_s4
9.951
10.468
u_z80/n279_s18
11.174
11.691
u_z80/n279_s14
12.133
12.650
u_z80/n279_s8
13.063
13.516
u_z80/n279_s4
13.913
14.366
u_z80/d_Z_6_s
15.324
15.879
u_z80/ff_dinst_6_s0
17.079
=====
SETUP
0.933
17.051
17.985
u_z80/u_cz80/ir_0_s0
6.375
6.607
u_z80/u_cz80/u_mcode/imode_Z_1_s0
7.877
8.432
u_z80/u_cz80/n2662_s4
9.951
10.468
u_z80/n279_s18
11.174
11.691
u_z80/n279_s14
12.133
12.650
u_z80/n279_s8
13.063
13.516
u_z80/n279_s4
13.913
14.366
u_z80/d_Z_6_s
15.324
15.879
u_z80/ff_di_reg_6_s0
17.051
=====
SETUP
0.964
17.021
17.985
u_z80/u_cz80/ir_0_s0
6.375
6.607
u_z80/u_cz80/u_mcode/imode_Z_1_s0
7.877
8.432
u_z80/u_cz80/n2662_s4
9.951
10.468
u_z80/n279_s18
11.174
11.691
u_z80/n279_s14
12.133
12.650
u_z80/n279_s8
13.063
13.516
u_z80/n279_s4
13.913
14.366
u_z80/d_Z_2_s
15.000
15.555
u_z80/ff_di_reg_2_s0
17.021
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0
5.615
5.816
u_vram/ff_ram_ff_ram_0_7_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0
5.615
5.816
u_vram/ff_ram_ff_ram_0_6_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0
5.615
5.816
u_vram/ff_ram_ff_ram_0_5_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0
5.615
5.816
u_vram/ff_ram_ff_ram_0_4_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0
5.615
5.816
u_vram/ff_ram_ff_ram_0_3_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0
5.615
5.816
u_vram/ff_ram_ff_ram_0_2_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0
5.615
5.816
u_vram/ff_ram_ff_ram_0_1_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0
5.615
5.816
u_vram/ff_ram_ff_ram_0_0_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_odd/ff_we_s0
5.615
5.816
u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_odd/ff_imem_ff_imem_0_0_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_even/ff_we_s0
5.615
5.816
u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_we_s0
5.615
5.816
u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_we_s0
5.615
5.816
u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s
5.816
=====
HOLD
0.077
5.941
5.864
u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_even/ff_d_9_s0
5.615
5.817
u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_odd/ff_imem_ff_imem_0_0_s
5.941
=====
HOLD
0.198
6.062
5.864
u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_d_7_s0
5.615
5.817
u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.062
=====
HOLD
0.199
6.063
5.864
u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_even/ff_d_0_s0
5.615
5.817
u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s
6.063
=====
HOLD
0.203
6.067
5.864
u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_even/ff_d_13_s0
5.615
5.817
u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_odd/ff_imem_ff_imem_0_0_s
6.067
=====
HOLD
0.215
6.078
5.864
u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_even/ff_d_7_s0
5.615
5.817
u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_odd/ff_imem_ff_imem_0_0_s
6.078
=====
HOLD
0.225
6.089
5.864
u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_wdata_3_s0
5.615
5.817
u_vram/ff_ram_ff_ram_0_3_s
6.089
=====
HOLD
0.225
6.089
5.864
u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_d_5_s0
5.615
5.817
u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.089
=====
HOLD
0.320
5.946
5.626
u_v9918/u_v9918_core/u_vdp_register/ff_rd_req_s0
5.615
5.817
u_v9918/u_v9918_core/u_vdp_register/rdata_0_s0
5.946
=====
HOLD
0.320
5.946
5.626
u_v9918/u_v9918_core/u_vdp_register/ff_rd_req_s0
5.615
5.817
u_v9918/u_v9918_core/u_vdp_register/rdata_6_s0
5.946
=====
HOLD
0.322
5.947
5.626
u_z80/ff_reset_n_s0
5.615
5.817
u_z80/ff_req_inhibit_s0
5.947
=====
HOLD
0.324
5.964
5.641
u_esp32_conn/ff_recv_data_6_s0
5.631
5.833
u_esp32_conn/ff_key_matrix_ff_key_matrix_0_1_s
5.964
=====
HOLD
0.324
6.188
5.864
u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_d_6_s0
5.615
5.817
u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.188
=====
HOLD
0.324
6.188
5.864
u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_d_0_s0
5.615
5.817
u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.188
