<?xml version="1.0"?>
<cdfg>
	<name>pre_sched</name>
	<thread>gen_fifo_out</thread>
	<control_flow>
		<state_count>3</state_count>
		<bb>
			<id>0</id>
			<loop>70</loop>
			<loop_header/>
			<protocol_clk_edges>1</protocol_clk_edges>
			<succ>1</succ>
		</bb>
		<bb>
			<id>1</id>
			<loop>71</loop>
			<loop_header/>
			<protocol_clk_edges>0</protocol_clk_edges>
			<succ>2</succ>
		</bb>
		<bb>
			<id>2</id>
			<loop>71</loop>
			<protocol_clk_edges>1</protocol_clk_edges>
			<source_loc>5856</source_loc>
			<succ>1</succ>
		</bb>
	</control_flow>
	<dataflow>
		<df_arc>
			<src>5882,0,2,,0,9,0</src>
			<sink>6067,0,2,0,9,0</sink>
		</df_arc>
		<df_arc>
			<src>5890,0,2,,0,9,0</src>
			<sink>6067,0,2,1,9,0</sink>
		</df_arc>
		<df_arc>
			<src>5856,0,2,,0,1,0</src>
			<sink>6067,0,2,2,1,0</sink>
		</df_arc>
		<df_arc>
			<src>6067,0,2,,0,9,0</src>
			<sink>6174,0,2,0,9,0</sink>
		</df_arc>
	</dataflow>
</cdfg>
