Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri Jun  5 17:23:31 2020
| Host         : DESKTOP-2GDKRNR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2300 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2300 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 2300 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -37.354    -4019.809                    698                 2745        0.106        0.000                      0                 2745        4.020        0.000                       0                  1175  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0        -37.354    -4019.809                    698                 2745        0.106        0.000                      0                 2745        4.020        0.000                       0                  1175  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :          698  Failing Endpoints,  Worst Slack      -37.354ns,  Total Violation    -4019.809ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -37.354ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[60]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        44.748ns  (logic 15.899ns (35.530%)  route 28.849ns (64.470%))
  Logic Levels:           79  (BUFG=1 CARRY4=15 LUT1=63)
  Clock Path Skew:        2.734ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.187ns
    Computed max time borrow:         4.813ns
    Time borrowed from endpoint:      4.813ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.659ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1182, routed)        1.881     3.175    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X71Y45         LUT1 (Prop_lut1_I0_O)        0.124     3.299 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149     3.448    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X71Y45         LUT1 (Prop_lut1_I0_O)        0.124     3.572 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.282     3.854    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X69Y45         LUT1 (Prop_lut1_I0_O)        0.124     3.978 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300     4.278    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X68Y46         LUT1 (Prop_lut1_I0_O)        0.124     4.402 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.161     4.563    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X68Y46         LUT1 (Prop_lut1_I0_O)        0.124     4.687 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284     4.971    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X71Y46         LUT1 (Prop_lut1_I0_O)        0.124     5.095 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.149     5.244    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X71Y46         LUT1 (Prop_lut1_I0_O)        0.124     5.368 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300     5.668    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X70Y47         LUT1 (Prop_lut1_I0_O)        0.124     5.792 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.158     5.950    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X70Y47         LUT1 (Prop_lut1_I0_O)        0.124     6.074 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     6.236    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X70Y47         LUT1 (Prop_lut1_I0_O)        0.124     6.360 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.291     6.651    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X71Y47         LUT1 (Prop_lut1_I0_O)        0.124     6.775 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149     6.924    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X71Y47         LUT1 (Prop_lut1_I0_O)        0.124     7.048 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.292     7.340    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X68Y47         LUT1 (Prop_lut1_I0_O)        0.124     7.464 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159     7.622    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X68Y47         LUT1 (Prop_lut1_I0_O)        0.124     7.746 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.161     7.908    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X68Y47         LUT1 (Prop_lut1_I0_O)        0.124     8.032 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.340     8.372    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X69Y47         LUT1 (Prop_lut1_I0_O)        0.124     8.496 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.154     8.650    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X69Y47         LUT1 (Prop_lut1_I0_O)        0.124     8.774 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263     9.037    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X69Y47         LUT1 (Prop_lut1_I0_O)        0.124     9.161 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.154     9.315    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X69Y47         LUT1 (Prop_lut1_I0_O)        0.124     9.439 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.445     9.884    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X64Y47         LUT1 (Prop_lut1_I0_O)        0.124    10.008 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.294    10.302    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X66Y47         LUT1 (Prop_lut1_I0_O)        0.124    10.426 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    10.588    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X66Y47         LUT1 (Prop_lut1_I0_O)        0.124    10.712 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.318    11.030    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X62Y47         LUT1 (Prop_lut1_I0_O)        0.124    11.154 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.308    11.462    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X64Y47         LUT1 (Prop_lut1_I0_O)        0.124    11.586 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.158    11.744    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X64Y47         LUT1 (Prop_lut1_I0_O)        0.124    11.868 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.440    12.308    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X63Y48         LUT1 (Prop_lut1_I0_O)        0.124    12.432 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.149    12.581    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X63Y48         LUT1 (Prop_lut1_I0_O)        0.124    12.705 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    12.859    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X63Y48         LUT1 (Prop_lut1_I0_O)        0.124    12.983 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.306    13.289    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X64Y48         LUT1 (Prop_lut1_I0_O)        0.124    13.413 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.312    13.725    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X63Y49         LUT1 (Prop_lut1_I0_O)        0.124    13.849 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.154    14.004    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X63Y49         LUT1 (Prop_lut1_I0_O)        0.124    14.128 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.306    14.434    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X64Y49         LUT1 (Prop_lut1_I0_O)        0.124    14.558 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.159    14.717    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X64Y49         LUT1 (Prop_lut1_I0_O)        0.124    14.841 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299    15.140    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X63Y49         LUT1 (Prop_lut1_I0_O)        0.124    15.264 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.154    15.418    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X63Y49         LUT1 (Prop_lut1_I0_O)        0.124    15.542 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.285    15.827    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X61Y49         LUT1 (Prop_lut1_I0_O)        0.124    15.951 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.149    16.100    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X61Y49         LUT1 (Prop_lut1_I0_O)        0.124    16.224 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300    16.524    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X60Y48         LUT1 (Prop_lut1_I0_O)        0.124    16.648 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.295    16.943    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X61Y47         LUT1 (Prop_lut1_I0_O)        0.124    17.067 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294    17.361    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X62Y47         LUT1 (Prop_lut1_I0_O)        0.124    17.485 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.282    17.767    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X61Y47         LUT1 (Prop_lut1_I0_O)        0.124    17.891 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    18.042    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X61Y47         LUT1 (Prop_lut1_I0_O)        0.124    18.166 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.283    18.449    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X63Y47         LUT1 (Prop_lut1_I0_O)        0.124    18.573 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    18.722    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X63Y47         LUT1 (Prop_lut1_I0_O)        0.124    18.846 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.296    19.141    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X63Y45         LUT1 (Prop_lut1_I0_O)        0.124    19.265 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.306    19.572    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X64Y45         LUT1 (Prop_lut1_I0_O)        0.124    19.696 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.161    19.857    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X64Y45         LUT1 (Prop_lut1_I0_O)        0.124    19.981 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294    20.275    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X66Y45         LUT1 (Prop_lut1_I0_O)        0.124    20.399 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.308    20.708    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X64Y46         LUT1 (Prop_lut1_I0_O)        0.124    20.832 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    20.990    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X64Y46         LUT1 (Prop_lut1_I0_O)        0.124    21.114 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.161    21.275    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X64Y46         LUT1 (Prop_lut1_I0_O)        0.124    21.399 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    21.694    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X66Y46         LUT1 (Prop_lut1_I0_O)        0.124    21.818 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.314    22.133    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X62Y46         LUT1 (Prop_lut1_I0_O)        0.124    22.257 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165    22.422    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X62Y46         LUT1 (Prop_lut1_I0_O)        0.124    22.546 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.292    22.838    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X63Y46         LUT1 (Prop_lut1_I0_O)        0.124    22.962 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284    23.246    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X61Y46         LUT1 (Prop_lut1_I0_O)        0.124    23.370 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.149    23.519    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X61Y46         LUT1 (Prop_lut1_I0_O)        0.124    23.643 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.283    23.926    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X63Y46         LUT1 (Prop_lut1_I0_O)        0.124    24.050 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.309    24.359    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X60Y47         LUT1 (Prop_lut1_I0_O)        0.124    24.483 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    24.642    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X60Y47         LUT1 (Prop_lut1_I0_O)        0.124    24.766 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.300    25.065    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X60Y46         LUT1 (Prop_lut1_I0_O)        0.124    25.189 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    25.347    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X60Y46         LUT1 (Prop_lut1_I0_O)        0.124    25.471 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.162    25.633    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X60Y46         LUT1 (Prop_lut1_I0_O)        0.124    25.757 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.345    26.102    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X61Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    26.628 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.662    27.290    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X58Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    27.840 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.648    28.489    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X56Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.015 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.661    29.675    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X58Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    30.225 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.872    31.097    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X59Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    31.623 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.829    32.452    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X59Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.978 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.641    33.618    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X58Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    34.168 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.872    35.040    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X59Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    35.566 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.823    36.389    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X58Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    36.939 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.872    37.811    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X59Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.337 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.637    38.974    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X56Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.500 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.788    40.288    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X56Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    40.814 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.641    41.455    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X57Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.981 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.780    42.761    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X57Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    43.287 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[3]
                         net (fo=2, routed)           0.935    44.222    design_1_i/top_0/inst/tdc1/delay_bufs[56]
    SLICE_X56Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    44.748 r  design_1_i/top_0/inst/tdc1/genblk2[14].delay_k/CO[3]
                         net (fo=1, routed)           0.000    44.748    design_1_i/top_0/inst/tdc1/delay_bufs[60]
    SLICE_X56Y49         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1182, routed)        1.555     2.734    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X56Y49         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[60]/G
                         clock pessimism              0.000     2.734    
                         clock uncertainty           -0.154     2.580    
                         time borrowed                4.813     7.393    
  -------------------------------------------------------------------
                         required time                          7.393    
                         arrival time                         -44.748    
  -------------------------------------------------------------------
                         slack                                -37.354    

Slack (VIOLATED) :        -37.124ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[59]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        44.762ns  (logic 15.913ns (35.550%)  route 28.849ns (64.450%))
  Logic Levels:           79  (BUFG=1 CARRY4=15 LUT1=63)
  Clock Path Skew:        2.734ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.057ns
    Computed max time borrow:         5.057ns
    Time borrowed from endpoint:      5.057ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1182, routed)        1.881     3.175    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X71Y45         LUT1 (Prop_lut1_I0_O)        0.124     3.299 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149     3.448    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X71Y45         LUT1 (Prop_lut1_I0_O)        0.124     3.572 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.282     3.854    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X69Y45         LUT1 (Prop_lut1_I0_O)        0.124     3.978 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300     4.278    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X68Y46         LUT1 (Prop_lut1_I0_O)        0.124     4.402 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.161     4.563    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X68Y46         LUT1 (Prop_lut1_I0_O)        0.124     4.687 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284     4.971    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X71Y46         LUT1 (Prop_lut1_I0_O)        0.124     5.095 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.149     5.244    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X71Y46         LUT1 (Prop_lut1_I0_O)        0.124     5.368 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300     5.668    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X70Y47         LUT1 (Prop_lut1_I0_O)        0.124     5.792 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.158     5.950    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X70Y47         LUT1 (Prop_lut1_I0_O)        0.124     6.074 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     6.236    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X70Y47         LUT1 (Prop_lut1_I0_O)        0.124     6.360 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.291     6.651    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X71Y47         LUT1 (Prop_lut1_I0_O)        0.124     6.775 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149     6.924    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X71Y47         LUT1 (Prop_lut1_I0_O)        0.124     7.048 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.292     7.340    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X68Y47         LUT1 (Prop_lut1_I0_O)        0.124     7.464 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159     7.622    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X68Y47         LUT1 (Prop_lut1_I0_O)        0.124     7.746 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.161     7.908    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X68Y47         LUT1 (Prop_lut1_I0_O)        0.124     8.032 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.340     8.372    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X69Y47         LUT1 (Prop_lut1_I0_O)        0.124     8.496 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.154     8.650    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X69Y47         LUT1 (Prop_lut1_I0_O)        0.124     8.774 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263     9.037    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X69Y47         LUT1 (Prop_lut1_I0_O)        0.124     9.161 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.154     9.315    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X69Y47         LUT1 (Prop_lut1_I0_O)        0.124     9.439 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.445     9.884    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X64Y47         LUT1 (Prop_lut1_I0_O)        0.124    10.008 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.294    10.302    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X66Y47         LUT1 (Prop_lut1_I0_O)        0.124    10.426 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    10.588    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X66Y47         LUT1 (Prop_lut1_I0_O)        0.124    10.712 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.318    11.030    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X62Y47         LUT1 (Prop_lut1_I0_O)        0.124    11.154 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.308    11.462    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X64Y47         LUT1 (Prop_lut1_I0_O)        0.124    11.586 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.158    11.744    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X64Y47         LUT1 (Prop_lut1_I0_O)        0.124    11.868 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.440    12.308    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X63Y48         LUT1 (Prop_lut1_I0_O)        0.124    12.432 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.149    12.581    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X63Y48         LUT1 (Prop_lut1_I0_O)        0.124    12.705 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    12.859    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X63Y48         LUT1 (Prop_lut1_I0_O)        0.124    12.983 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.306    13.289    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X64Y48         LUT1 (Prop_lut1_I0_O)        0.124    13.413 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.312    13.725    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X63Y49         LUT1 (Prop_lut1_I0_O)        0.124    13.849 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.154    14.004    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X63Y49         LUT1 (Prop_lut1_I0_O)        0.124    14.128 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.306    14.434    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X64Y49         LUT1 (Prop_lut1_I0_O)        0.124    14.558 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.159    14.717    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X64Y49         LUT1 (Prop_lut1_I0_O)        0.124    14.841 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299    15.140    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X63Y49         LUT1 (Prop_lut1_I0_O)        0.124    15.264 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.154    15.418    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X63Y49         LUT1 (Prop_lut1_I0_O)        0.124    15.542 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.285    15.827    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X61Y49         LUT1 (Prop_lut1_I0_O)        0.124    15.951 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.149    16.100    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X61Y49         LUT1 (Prop_lut1_I0_O)        0.124    16.224 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300    16.524    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X60Y48         LUT1 (Prop_lut1_I0_O)        0.124    16.648 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.295    16.943    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X61Y47         LUT1 (Prop_lut1_I0_O)        0.124    17.067 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294    17.361    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X62Y47         LUT1 (Prop_lut1_I0_O)        0.124    17.485 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.282    17.767    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X61Y47         LUT1 (Prop_lut1_I0_O)        0.124    17.891 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    18.042    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X61Y47         LUT1 (Prop_lut1_I0_O)        0.124    18.166 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.283    18.449    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X63Y47         LUT1 (Prop_lut1_I0_O)        0.124    18.573 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    18.722    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X63Y47         LUT1 (Prop_lut1_I0_O)        0.124    18.846 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.296    19.141    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X63Y45         LUT1 (Prop_lut1_I0_O)        0.124    19.265 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.306    19.572    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X64Y45         LUT1 (Prop_lut1_I0_O)        0.124    19.696 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.161    19.857    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X64Y45         LUT1 (Prop_lut1_I0_O)        0.124    19.981 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294    20.275    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X66Y45         LUT1 (Prop_lut1_I0_O)        0.124    20.399 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.308    20.708    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X64Y46         LUT1 (Prop_lut1_I0_O)        0.124    20.832 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    20.990    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X64Y46         LUT1 (Prop_lut1_I0_O)        0.124    21.114 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.161    21.275    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X64Y46         LUT1 (Prop_lut1_I0_O)        0.124    21.399 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    21.694    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X66Y46         LUT1 (Prop_lut1_I0_O)        0.124    21.818 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.314    22.133    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X62Y46         LUT1 (Prop_lut1_I0_O)        0.124    22.257 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165    22.422    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X62Y46         LUT1 (Prop_lut1_I0_O)        0.124    22.546 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.292    22.838    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X63Y46         LUT1 (Prop_lut1_I0_O)        0.124    22.962 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284    23.246    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X61Y46         LUT1 (Prop_lut1_I0_O)        0.124    23.370 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.149    23.519    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X61Y46         LUT1 (Prop_lut1_I0_O)        0.124    23.643 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.283    23.926    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X63Y46         LUT1 (Prop_lut1_I0_O)        0.124    24.050 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.309    24.359    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X60Y47         LUT1 (Prop_lut1_I0_O)        0.124    24.483 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    24.642    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X60Y47         LUT1 (Prop_lut1_I0_O)        0.124    24.766 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.300    25.065    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X60Y46         LUT1 (Prop_lut1_I0_O)        0.124    25.189 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    25.347    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X60Y46         LUT1 (Prop_lut1_I0_O)        0.124    25.471 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.162    25.633    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X60Y46         LUT1 (Prop_lut1_I0_O)        0.124    25.757 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.345    26.102    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X61Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    26.628 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.662    27.290    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X58Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    27.840 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.648    28.489    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X56Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.015 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.661    29.675    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X58Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    30.225 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.872    31.097    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X59Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    31.623 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.829    32.452    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X59Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.978 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.641    33.618    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X58Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    34.168 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.872    35.040    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X59Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    35.566 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.823    36.389    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X58Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    36.939 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.872    37.811    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X59Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.337 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.637    38.974    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X56Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.500 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.788    40.288    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X56Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    40.814 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.641    41.455    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X57Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.981 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.780    42.761    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X57Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    43.287 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[3]
                         net (fo=2, routed)           0.935    44.222    design_1_i/top_0/inst/tdc1/delay_bufs[56]
    SLICE_X56Y49         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.540    44.762 r  design_1_i/top_0/inst/tdc1/genblk2[14].delay_k/CO[2]
                         net (fo=1, routed)           0.000    44.762    design_1_i/top_0/inst/tdc1/delay_bufs[59]
    SLICE_X56Y49         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1182, routed)        1.555     2.734    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X56Y49         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[59]/G
                         clock pessimism              0.000     2.734    
                         clock uncertainty           -0.154     2.580    
                         time borrowed                5.057     7.637    
  -------------------------------------------------------------------
                         required time                          7.637    
                         arrival time                         -44.762    
  -------------------------------------------------------------------
                         slack                                -37.124    

Slack (VIOLATED) :        -37.049ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[58]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        44.687ns  (logic 15.838ns (35.442%)  route 28.849ns (64.558%))
  Logic Levels:           79  (BUFG=1 CARRY4=15 LUT1=63)
  Clock Path Skew:        2.734ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.057ns
    Computed max time borrow:         5.057ns
    Time borrowed from endpoint:      5.057ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1182, routed)        1.881     3.175    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X71Y45         LUT1 (Prop_lut1_I0_O)        0.124     3.299 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149     3.448    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X71Y45         LUT1 (Prop_lut1_I0_O)        0.124     3.572 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.282     3.854    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X69Y45         LUT1 (Prop_lut1_I0_O)        0.124     3.978 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300     4.278    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X68Y46         LUT1 (Prop_lut1_I0_O)        0.124     4.402 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.161     4.563    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X68Y46         LUT1 (Prop_lut1_I0_O)        0.124     4.687 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284     4.971    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X71Y46         LUT1 (Prop_lut1_I0_O)        0.124     5.095 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.149     5.244    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X71Y46         LUT1 (Prop_lut1_I0_O)        0.124     5.368 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300     5.668    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X70Y47         LUT1 (Prop_lut1_I0_O)        0.124     5.792 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.158     5.950    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X70Y47         LUT1 (Prop_lut1_I0_O)        0.124     6.074 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     6.236    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X70Y47         LUT1 (Prop_lut1_I0_O)        0.124     6.360 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.291     6.651    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X71Y47         LUT1 (Prop_lut1_I0_O)        0.124     6.775 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149     6.924    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X71Y47         LUT1 (Prop_lut1_I0_O)        0.124     7.048 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.292     7.340    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X68Y47         LUT1 (Prop_lut1_I0_O)        0.124     7.464 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159     7.622    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X68Y47         LUT1 (Prop_lut1_I0_O)        0.124     7.746 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.161     7.908    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X68Y47         LUT1 (Prop_lut1_I0_O)        0.124     8.032 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.340     8.372    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X69Y47         LUT1 (Prop_lut1_I0_O)        0.124     8.496 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.154     8.650    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X69Y47         LUT1 (Prop_lut1_I0_O)        0.124     8.774 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263     9.037    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X69Y47         LUT1 (Prop_lut1_I0_O)        0.124     9.161 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.154     9.315    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X69Y47         LUT1 (Prop_lut1_I0_O)        0.124     9.439 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.445     9.884    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X64Y47         LUT1 (Prop_lut1_I0_O)        0.124    10.008 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.294    10.302    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X66Y47         LUT1 (Prop_lut1_I0_O)        0.124    10.426 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    10.588    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X66Y47         LUT1 (Prop_lut1_I0_O)        0.124    10.712 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.318    11.030    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X62Y47         LUT1 (Prop_lut1_I0_O)        0.124    11.154 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.308    11.462    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X64Y47         LUT1 (Prop_lut1_I0_O)        0.124    11.586 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.158    11.744    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X64Y47         LUT1 (Prop_lut1_I0_O)        0.124    11.868 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.440    12.308    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X63Y48         LUT1 (Prop_lut1_I0_O)        0.124    12.432 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.149    12.581    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X63Y48         LUT1 (Prop_lut1_I0_O)        0.124    12.705 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    12.859    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X63Y48         LUT1 (Prop_lut1_I0_O)        0.124    12.983 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.306    13.289    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X64Y48         LUT1 (Prop_lut1_I0_O)        0.124    13.413 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.312    13.725    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X63Y49         LUT1 (Prop_lut1_I0_O)        0.124    13.849 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.154    14.004    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X63Y49         LUT1 (Prop_lut1_I0_O)        0.124    14.128 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.306    14.434    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X64Y49         LUT1 (Prop_lut1_I0_O)        0.124    14.558 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.159    14.717    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X64Y49         LUT1 (Prop_lut1_I0_O)        0.124    14.841 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299    15.140    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X63Y49         LUT1 (Prop_lut1_I0_O)        0.124    15.264 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.154    15.418    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X63Y49         LUT1 (Prop_lut1_I0_O)        0.124    15.542 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.285    15.827    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X61Y49         LUT1 (Prop_lut1_I0_O)        0.124    15.951 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.149    16.100    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X61Y49         LUT1 (Prop_lut1_I0_O)        0.124    16.224 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300    16.524    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X60Y48         LUT1 (Prop_lut1_I0_O)        0.124    16.648 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.295    16.943    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X61Y47         LUT1 (Prop_lut1_I0_O)        0.124    17.067 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294    17.361    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X62Y47         LUT1 (Prop_lut1_I0_O)        0.124    17.485 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.282    17.767    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X61Y47         LUT1 (Prop_lut1_I0_O)        0.124    17.891 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    18.042    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X61Y47         LUT1 (Prop_lut1_I0_O)        0.124    18.166 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.283    18.449    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X63Y47         LUT1 (Prop_lut1_I0_O)        0.124    18.573 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    18.722    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X63Y47         LUT1 (Prop_lut1_I0_O)        0.124    18.846 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.296    19.141    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X63Y45         LUT1 (Prop_lut1_I0_O)        0.124    19.265 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.306    19.572    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X64Y45         LUT1 (Prop_lut1_I0_O)        0.124    19.696 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.161    19.857    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X64Y45         LUT1 (Prop_lut1_I0_O)        0.124    19.981 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294    20.275    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X66Y45         LUT1 (Prop_lut1_I0_O)        0.124    20.399 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.308    20.708    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X64Y46         LUT1 (Prop_lut1_I0_O)        0.124    20.832 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    20.990    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X64Y46         LUT1 (Prop_lut1_I0_O)        0.124    21.114 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.161    21.275    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X64Y46         LUT1 (Prop_lut1_I0_O)        0.124    21.399 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    21.694    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X66Y46         LUT1 (Prop_lut1_I0_O)        0.124    21.818 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.314    22.133    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X62Y46         LUT1 (Prop_lut1_I0_O)        0.124    22.257 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165    22.422    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X62Y46         LUT1 (Prop_lut1_I0_O)        0.124    22.546 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.292    22.838    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X63Y46         LUT1 (Prop_lut1_I0_O)        0.124    22.962 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284    23.246    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X61Y46         LUT1 (Prop_lut1_I0_O)        0.124    23.370 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.149    23.519    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X61Y46         LUT1 (Prop_lut1_I0_O)        0.124    23.643 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.283    23.926    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X63Y46         LUT1 (Prop_lut1_I0_O)        0.124    24.050 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.309    24.359    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X60Y47         LUT1 (Prop_lut1_I0_O)        0.124    24.483 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    24.642    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X60Y47         LUT1 (Prop_lut1_I0_O)        0.124    24.766 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.300    25.065    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X60Y46         LUT1 (Prop_lut1_I0_O)        0.124    25.189 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    25.347    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X60Y46         LUT1 (Prop_lut1_I0_O)        0.124    25.471 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.162    25.633    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X60Y46         LUT1 (Prop_lut1_I0_O)        0.124    25.757 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.345    26.102    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X61Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    26.628 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.662    27.290    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X58Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    27.840 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.648    28.489    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X56Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.015 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.661    29.675    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X58Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    30.225 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.872    31.097    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X59Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    31.623 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.829    32.452    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X59Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.978 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.641    33.618    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X58Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    34.168 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.872    35.040    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X59Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    35.566 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.823    36.389    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X58Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    36.939 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.872    37.811    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X59Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.337 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.637    38.974    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X56Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.500 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.788    40.288    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X56Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    40.814 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.641    41.455    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X57Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.981 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.780    42.761    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X57Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    43.287 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[3]
                         net (fo=2, routed)           0.935    44.222    design_1_i/top_0/inst/tdc1/delay_bufs[56]
    SLICE_X56Y49         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    44.687 r  design_1_i/top_0/inst/tdc1/genblk2[14].delay_k/CO[1]
                         net (fo=1, routed)           0.000    44.687    design_1_i/top_0/inst/tdc1/delay_bufs[58]
    SLICE_X56Y49         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1182, routed)        1.555     2.734    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X56Y49         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[58]/G
                         clock pessimism              0.000     2.734    
                         clock uncertainty           -0.154     2.580    
                         time borrowed                5.057     7.637    
  -------------------------------------------------------------------
                         required time                          7.637    
                         arrival time                         -44.687    
  -------------------------------------------------------------------
                         slack                                -37.049    

Slack (VIOLATED) :        -36.963ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[57]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        44.601ns  (logic 15.752ns (35.318%)  route 28.849ns (64.682%))
  Logic Levels:           79  (BUFG=1 CARRY4=15 LUT1=63)
  Clock Path Skew:        2.734ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.057ns
    Computed max time borrow:         5.057ns
    Time borrowed from endpoint:      5.057ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1182, routed)        1.881     3.175    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X71Y45         LUT1 (Prop_lut1_I0_O)        0.124     3.299 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149     3.448    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X71Y45         LUT1 (Prop_lut1_I0_O)        0.124     3.572 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.282     3.854    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X69Y45         LUT1 (Prop_lut1_I0_O)        0.124     3.978 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300     4.278    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X68Y46         LUT1 (Prop_lut1_I0_O)        0.124     4.402 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.161     4.563    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X68Y46         LUT1 (Prop_lut1_I0_O)        0.124     4.687 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284     4.971    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X71Y46         LUT1 (Prop_lut1_I0_O)        0.124     5.095 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.149     5.244    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X71Y46         LUT1 (Prop_lut1_I0_O)        0.124     5.368 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300     5.668    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X70Y47         LUT1 (Prop_lut1_I0_O)        0.124     5.792 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.158     5.950    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X70Y47         LUT1 (Prop_lut1_I0_O)        0.124     6.074 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     6.236    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X70Y47         LUT1 (Prop_lut1_I0_O)        0.124     6.360 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.291     6.651    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X71Y47         LUT1 (Prop_lut1_I0_O)        0.124     6.775 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149     6.924    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X71Y47         LUT1 (Prop_lut1_I0_O)        0.124     7.048 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.292     7.340    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X68Y47         LUT1 (Prop_lut1_I0_O)        0.124     7.464 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159     7.622    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X68Y47         LUT1 (Prop_lut1_I0_O)        0.124     7.746 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.161     7.908    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X68Y47         LUT1 (Prop_lut1_I0_O)        0.124     8.032 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.340     8.372    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X69Y47         LUT1 (Prop_lut1_I0_O)        0.124     8.496 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.154     8.650    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X69Y47         LUT1 (Prop_lut1_I0_O)        0.124     8.774 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263     9.037    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X69Y47         LUT1 (Prop_lut1_I0_O)        0.124     9.161 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.154     9.315    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X69Y47         LUT1 (Prop_lut1_I0_O)        0.124     9.439 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.445     9.884    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X64Y47         LUT1 (Prop_lut1_I0_O)        0.124    10.008 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.294    10.302    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X66Y47         LUT1 (Prop_lut1_I0_O)        0.124    10.426 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    10.588    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X66Y47         LUT1 (Prop_lut1_I0_O)        0.124    10.712 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.318    11.030    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X62Y47         LUT1 (Prop_lut1_I0_O)        0.124    11.154 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.308    11.462    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X64Y47         LUT1 (Prop_lut1_I0_O)        0.124    11.586 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.158    11.744    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X64Y47         LUT1 (Prop_lut1_I0_O)        0.124    11.868 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.440    12.308    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X63Y48         LUT1 (Prop_lut1_I0_O)        0.124    12.432 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.149    12.581    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X63Y48         LUT1 (Prop_lut1_I0_O)        0.124    12.705 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    12.859    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X63Y48         LUT1 (Prop_lut1_I0_O)        0.124    12.983 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.306    13.289    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X64Y48         LUT1 (Prop_lut1_I0_O)        0.124    13.413 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.312    13.725    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X63Y49         LUT1 (Prop_lut1_I0_O)        0.124    13.849 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.154    14.004    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X63Y49         LUT1 (Prop_lut1_I0_O)        0.124    14.128 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.306    14.434    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X64Y49         LUT1 (Prop_lut1_I0_O)        0.124    14.558 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.159    14.717    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X64Y49         LUT1 (Prop_lut1_I0_O)        0.124    14.841 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299    15.140    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X63Y49         LUT1 (Prop_lut1_I0_O)        0.124    15.264 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.154    15.418    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X63Y49         LUT1 (Prop_lut1_I0_O)        0.124    15.542 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.285    15.827    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X61Y49         LUT1 (Prop_lut1_I0_O)        0.124    15.951 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.149    16.100    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X61Y49         LUT1 (Prop_lut1_I0_O)        0.124    16.224 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300    16.524    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X60Y48         LUT1 (Prop_lut1_I0_O)        0.124    16.648 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.295    16.943    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X61Y47         LUT1 (Prop_lut1_I0_O)        0.124    17.067 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294    17.361    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X62Y47         LUT1 (Prop_lut1_I0_O)        0.124    17.485 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.282    17.767    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X61Y47         LUT1 (Prop_lut1_I0_O)        0.124    17.891 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    18.042    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X61Y47         LUT1 (Prop_lut1_I0_O)        0.124    18.166 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.283    18.449    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X63Y47         LUT1 (Prop_lut1_I0_O)        0.124    18.573 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    18.722    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X63Y47         LUT1 (Prop_lut1_I0_O)        0.124    18.846 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.296    19.141    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X63Y45         LUT1 (Prop_lut1_I0_O)        0.124    19.265 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.306    19.572    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X64Y45         LUT1 (Prop_lut1_I0_O)        0.124    19.696 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.161    19.857    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X64Y45         LUT1 (Prop_lut1_I0_O)        0.124    19.981 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294    20.275    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X66Y45         LUT1 (Prop_lut1_I0_O)        0.124    20.399 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.308    20.708    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X64Y46         LUT1 (Prop_lut1_I0_O)        0.124    20.832 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    20.990    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X64Y46         LUT1 (Prop_lut1_I0_O)        0.124    21.114 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.161    21.275    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X64Y46         LUT1 (Prop_lut1_I0_O)        0.124    21.399 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    21.694    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X66Y46         LUT1 (Prop_lut1_I0_O)        0.124    21.818 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.314    22.133    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X62Y46         LUT1 (Prop_lut1_I0_O)        0.124    22.257 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165    22.422    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X62Y46         LUT1 (Prop_lut1_I0_O)        0.124    22.546 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.292    22.838    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X63Y46         LUT1 (Prop_lut1_I0_O)        0.124    22.962 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284    23.246    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X61Y46         LUT1 (Prop_lut1_I0_O)        0.124    23.370 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.149    23.519    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X61Y46         LUT1 (Prop_lut1_I0_O)        0.124    23.643 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.283    23.926    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X63Y46         LUT1 (Prop_lut1_I0_O)        0.124    24.050 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.309    24.359    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X60Y47         LUT1 (Prop_lut1_I0_O)        0.124    24.483 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    24.642    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X60Y47         LUT1 (Prop_lut1_I0_O)        0.124    24.766 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.300    25.065    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X60Y46         LUT1 (Prop_lut1_I0_O)        0.124    25.189 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    25.347    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X60Y46         LUT1 (Prop_lut1_I0_O)        0.124    25.471 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.162    25.633    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X60Y46         LUT1 (Prop_lut1_I0_O)        0.124    25.757 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.345    26.102    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X61Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    26.628 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.662    27.290    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X58Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    27.840 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.648    28.489    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X56Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.015 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.661    29.675    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X58Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    30.225 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.872    31.097    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X59Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    31.623 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.829    32.452    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X59Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.978 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.641    33.618    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X58Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    34.168 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.872    35.040    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X59Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    35.566 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.823    36.389    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X58Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    36.939 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.872    37.811    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X59Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.337 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.637    38.974    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X56Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.500 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.788    40.288    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X56Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    40.814 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.641    41.455    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X57Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.981 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.780    42.761    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X57Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    43.287 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[3]
                         net (fo=2, routed)           0.935    44.222    design_1_i/top_0/inst/tdc1/delay_bufs[56]
    SLICE_X56Y49         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379    44.601 r  design_1_i/top_0/inst/tdc1/genblk2[14].delay_k/CO[0]
                         net (fo=1, routed)           0.000    44.601    design_1_i/top_0/inst/tdc1/delay_bufs[57]
    SLICE_X56Y49         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1182, routed)        1.555     2.734    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X56Y49         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[57]/G
                         clock pessimism              0.000     2.734    
                         clock uncertainty           -0.154     2.580    
                         time borrowed                5.057     7.637    
  -------------------------------------------------------------------
                         required time                          7.637    
                         arrival time                         -44.601    
  -------------------------------------------------------------------
                         slack                                -36.963    

Slack (VIOLATED) :        -35.664ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[55]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        43.301ns  (logic 15.387ns (35.535%)  route 27.914ns (64.465%))
  Logic Levels:           78  (BUFG=1 CARRY4=14 LUT1=63)
  Clock Path Skew:        2.734ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.057ns
    Computed max time borrow:         5.057ns
    Time borrowed from endpoint:      5.057ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1182, routed)        1.881     3.175    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X71Y45         LUT1 (Prop_lut1_I0_O)        0.124     3.299 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149     3.448    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X71Y45         LUT1 (Prop_lut1_I0_O)        0.124     3.572 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.282     3.854    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X69Y45         LUT1 (Prop_lut1_I0_O)        0.124     3.978 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300     4.278    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X68Y46         LUT1 (Prop_lut1_I0_O)        0.124     4.402 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.161     4.563    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X68Y46         LUT1 (Prop_lut1_I0_O)        0.124     4.687 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284     4.971    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X71Y46         LUT1 (Prop_lut1_I0_O)        0.124     5.095 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.149     5.244    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X71Y46         LUT1 (Prop_lut1_I0_O)        0.124     5.368 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300     5.668    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X70Y47         LUT1 (Prop_lut1_I0_O)        0.124     5.792 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.158     5.950    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X70Y47         LUT1 (Prop_lut1_I0_O)        0.124     6.074 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     6.236    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X70Y47         LUT1 (Prop_lut1_I0_O)        0.124     6.360 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.291     6.651    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X71Y47         LUT1 (Prop_lut1_I0_O)        0.124     6.775 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149     6.924    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X71Y47         LUT1 (Prop_lut1_I0_O)        0.124     7.048 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.292     7.340    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X68Y47         LUT1 (Prop_lut1_I0_O)        0.124     7.464 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159     7.622    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X68Y47         LUT1 (Prop_lut1_I0_O)        0.124     7.746 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.161     7.908    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X68Y47         LUT1 (Prop_lut1_I0_O)        0.124     8.032 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.340     8.372    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X69Y47         LUT1 (Prop_lut1_I0_O)        0.124     8.496 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.154     8.650    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X69Y47         LUT1 (Prop_lut1_I0_O)        0.124     8.774 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263     9.037    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X69Y47         LUT1 (Prop_lut1_I0_O)        0.124     9.161 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.154     9.315    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X69Y47         LUT1 (Prop_lut1_I0_O)        0.124     9.439 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.445     9.884    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X64Y47         LUT1 (Prop_lut1_I0_O)        0.124    10.008 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.294    10.302    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X66Y47         LUT1 (Prop_lut1_I0_O)        0.124    10.426 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    10.588    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X66Y47         LUT1 (Prop_lut1_I0_O)        0.124    10.712 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.318    11.030    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X62Y47         LUT1 (Prop_lut1_I0_O)        0.124    11.154 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.308    11.462    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X64Y47         LUT1 (Prop_lut1_I0_O)        0.124    11.586 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.158    11.744    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X64Y47         LUT1 (Prop_lut1_I0_O)        0.124    11.868 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.440    12.308    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X63Y48         LUT1 (Prop_lut1_I0_O)        0.124    12.432 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.149    12.581    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X63Y48         LUT1 (Prop_lut1_I0_O)        0.124    12.705 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    12.859    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X63Y48         LUT1 (Prop_lut1_I0_O)        0.124    12.983 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.306    13.289    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X64Y48         LUT1 (Prop_lut1_I0_O)        0.124    13.413 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.312    13.725    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X63Y49         LUT1 (Prop_lut1_I0_O)        0.124    13.849 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.154    14.004    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X63Y49         LUT1 (Prop_lut1_I0_O)        0.124    14.128 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.306    14.434    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X64Y49         LUT1 (Prop_lut1_I0_O)        0.124    14.558 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.159    14.717    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X64Y49         LUT1 (Prop_lut1_I0_O)        0.124    14.841 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299    15.140    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X63Y49         LUT1 (Prop_lut1_I0_O)        0.124    15.264 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.154    15.418    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X63Y49         LUT1 (Prop_lut1_I0_O)        0.124    15.542 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.285    15.827    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X61Y49         LUT1 (Prop_lut1_I0_O)        0.124    15.951 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.149    16.100    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X61Y49         LUT1 (Prop_lut1_I0_O)        0.124    16.224 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300    16.524    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X60Y48         LUT1 (Prop_lut1_I0_O)        0.124    16.648 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.295    16.943    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X61Y47         LUT1 (Prop_lut1_I0_O)        0.124    17.067 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294    17.361    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X62Y47         LUT1 (Prop_lut1_I0_O)        0.124    17.485 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.282    17.767    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X61Y47         LUT1 (Prop_lut1_I0_O)        0.124    17.891 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    18.042    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X61Y47         LUT1 (Prop_lut1_I0_O)        0.124    18.166 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.283    18.449    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X63Y47         LUT1 (Prop_lut1_I0_O)        0.124    18.573 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    18.722    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X63Y47         LUT1 (Prop_lut1_I0_O)        0.124    18.846 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.296    19.141    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X63Y45         LUT1 (Prop_lut1_I0_O)        0.124    19.265 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.306    19.572    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X64Y45         LUT1 (Prop_lut1_I0_O)        0.124    19.696 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.161    19.857    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X64Y45         LUT1 (Prop_lut1_I0_O)        0.124    19.981 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294    20.275    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X66Y45         LUT1 (Prop_lut1_I0_O)        0.124    20.399 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.308    20.708    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X64Y46         LUT1 (Prop_lut1_I0_O)        0.124    20.832 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    20.990    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X64Y46         LUT1 (Prop_lut1_I0_O)        0.124    21.114 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.161    21.275    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X64Y46         LUT1 (Prop_lut1_I0_O)        0.124    21.399 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    21.694    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X66Y46         LUT1 (Prop_lut1_I0_O)        0.124    21.818 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.314    22.133    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X62Y46         LUT1 (Prop_lut1_I0_O)        0.124    22.257 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165    22.422    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X62Y46         LUT1 (Prop_lut1_I0_O)        0.124    22.546 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.292    22.838    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X63Y46         LUT1 (Prop_lut1_I0_O)        0.124    22.962 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284    23.246    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X61Y46         LUT1 (Prop_lut1_I0_O)        0.124    23.370 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.149    23.519    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X61Y46         LUT1 (Prop_lut1_I0_O)        0.124    23.643 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.283    23.926    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X63Y46         LUT1 (Prop_lut1_I0_O)        0.124    24.050 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.309    24.359    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X60Y47         LUT1 (Prop_lut1_I0_O)        0.124    24.483 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    24.642    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X60Y47         LUT1 (Prop_lut1_I0_O)        0.124    24.766 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.300    25.065    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X60Y46         LUT1 (Prop_lut1_I0_O)        0.124    25.189 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    25.347    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X60Y46         LUT1 (Prop_lut1_I0_O)        0.124    25.471 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.162    25.633    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X60Y46         LUT1 (Prop_lut1_I0_O)        0.124    25.757 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.345    26.102    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X61Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    26.628 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.662    27.290    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X58Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    27.840 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.648    28.489    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X56Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.015 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.661    29.675    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X58Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    30.225 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.872    31.097    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X59Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    31.623 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.829    32.452    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X59Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.978 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.641    33.618    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X58Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    34.168 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.872    35.040    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X59Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    35.566 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.823    36.389    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X58Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    36.939 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.872    37.811    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X59Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.337 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.637    38.974    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X56Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.500 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.788    40.288    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X56Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    40.814 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.641    41.455    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X57Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.981 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.780    42.761    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X57Y49         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.540    43.301 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[2]
                         net (fo=1, routed)           0.000    43.301    design_1_i/top_0/inst/tdc1/delay_bufs[55]
    SLICE_X57Y49         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1182, routed)        1.555     2.734    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X57Y49         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[55]/G
                         clock pessimism              0.000     2.734    
                         clock uncertainty           -0.154     2.580    
                         time borrowed                5.057     7.637    
  -------------------------------------------------------------------
                         required time                          7.637    
                         arrival time                         -43.301    
  -------------------------------------------------------------------
                         slack                                -35.664    

Slack (VIOLATED) :        -35.589ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[54]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        43.226ns  (logic 15.312ns (35.423%)  route 27.914ns (64.577%))
  Logic Levels:           78  (BUFG=1 CARRY4=14 LUT1=63)
  Clock Path Skew:        2.734ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.057ns
    Computed max time borrow:         5.057ns
    Time borrowed from endpoint:      5.057ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1182, routed)        1.881     3.175    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X71Y45         LUT1 (Prop_lut1_I0_O)        0.124     3.299 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149     3.448    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X71Y45         LUT1 (Prop_lut1_I0_O)        0.124     3.572 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.282     3.854    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X69Y45         LUT1 (Prop_lut1_I0_O)        0.124     3.978 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300     4.278    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X68Y46         LUT1 (Prop_lut1_I0_O)        0.124     4.402 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.161     4.563    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X68Y46         LUT1 (Prop_lut1_I0_O)        0.124     4.687 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284     4.971    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X71Y46         LUT1 (Prop_lut1_I0_O)        0.124     5.095 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.149     5.244    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X71Y46         LUT1 (Prop_lut1_I0_O)        0.124     5.368 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300     5.668    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X70Y47         LUT1 (Prop_lut1_I0_O)        0.124     5.792 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.158     5.950    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X70Y47         LUT1 (Prop_lut1_I0_O)        0.124     6.074 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     6.236    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X70Y47         LUT1 (Prop_lut1_I0_O)        0.124     6.360 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.291     6.651    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X71Y47         LUT1 (Prop_lut1_I0_O)        0.124     6.775 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149     6.924    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X71Y47         LUT1 (Prop_lut1_I0_O)        0.124     7.048 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.292     7.340    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X68Y47         LUT1 (Prop_lut1_I0_O)        0.124     7.464 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159     7.622    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X68Y47         LUT1 (Prop_lut1_I0_O)        0.124     7.746 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.161     7.908    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X68Y47         LUT1 (Prop_lut1_I0_O)        0.124     8.032 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.340     8.372    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X69Y47         LUT1 (Prop_lut1_I0_O)        0.124     8.496 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.154     8.650    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X69Y47         LUT1 (Prop_lut1_I0_O)        0.124     8.774 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263     9.037    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X69Y47         LUT1 (Prop_lut1_I0_O)        0.124     9.161 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.154     9.315    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X69Y47         LUT1 (Prop_lut1_I0_O)        0.124     9.439 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.445     9.884    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X64Y47         LUT1 (Prop_lut1_I0_O)        0.124    10.008 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.294    10.302    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X66Y47         LUT1 (Prop_lut1_I0_O)        0.124    10.426 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    10.588    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X66Y47         LUT1 (Prop_lut1_I0_O)        0.124    10.712 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.318    11.030    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X62Y47         LUT1 (Prop_lut1_I0_O)        0.124    11.154 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.308    11.462    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X64Y47         LUT1 (Prop_lut1_I0_O)        0.124    11.586 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.158    11.744    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X64Y47         LUT1 (Prop_lut1_I0_O)        0.124    11.868 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.440    12.308    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X63Y48         LUT1 (Prop_lut1_I0_O)        0.124    12.432 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.149    12.581    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X63Y48         LUT1 (Prop_lut1_I0_O)        0.124    12.705 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    12.859    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X63Y48         LUT1 (Prop_lut1_I0_O)        0.124    12.983 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.306    13.289    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X64Y48         LUT1 (Prop_lut1_I0_O)        0.124    13.413 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.312    13.725    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X63Y49         LUT1 (Prop_lut1_I0_O)        0.124    13.849 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.154    14.004    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X63Y49         LUT1 (Prop_lut1_I0_O)        0.124    14.128 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.306    14.434    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X64Y49         LUT1 (Prop_lut1_I0_O)        0.124    14.558 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.159    14.717    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X64Y49         LUT1 (Prop_lut1_I0_O)        0.124    14.841 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299    15.140    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X63Y49         LUT1 (Prop_lut1_I0_O)        0.124    15.264 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.154    15.418    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X63Y49         LUT1 (Prop_lut1_I0_O)        0.124    15.542 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.285    15.827    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X61Y49         LUT1 (Prop_lut1_I0_O)        0.124    15.951 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.149    16.100    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X61Y49         LUT1 (Prop_lut1_I0_O)        0.124    16.224 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300    16.524    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X60Y48         LUT1 (Prop_lut1_I0_O)        0.124    16.648 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.295    16.943    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X61Y47         LUT1 (Prop_lut1_I0_O)        0.124    17.067 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294    17.361    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X62Y47         LUT1 (Prop_lut1_I0_O)        0.124    17.485 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.282    17.767    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X61Y47         LUT1 (Prop_lut1_I0_O)        0.124    17.891 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    18.042    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X61Y47         LUT1 (Prop_lut1_I0_O)        0.124    18.166 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.283    18.449    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X63Y47         LUT1 (Prop_lut1_I0_O)        0.124    18.573 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    18.722    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X63Y47         LUT1 (Prop_lut1_I0_O)        0.124    18.846 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.296    19.141    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X63Y45         LUT1 (Prop_lut1_I0_O)        0.124    19.265 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.306    19.572    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X64Y45         LUT1 (Prop_lut1_I0_O)        0.124    19.696 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.161    19.857    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X64Y45         LUT1 (Prop_lut1_I0_O)        0.124    19.981 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294    20.275    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X66Y45         LUT1 (Prop_lut1_I0_O)        0.124    20.399 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.308    20.708    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X64Y46         LUT1 (Prop_lut1_I0_O)        0.124    20.832 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    20.990    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X64Y46         LUT1 (Prop_lut1_I0_O)        0.124    21.114 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.161    21.275    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X64Y46         LUT1 (Prop_lut1_I0_O)        0.124    21.399 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    21.694    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X66Y46         LUT1 (Prop_lut1_I0_O)        0.124    21.818 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.314    22.133    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X62Y46         LUT1 (Prop_lut1_I0_O)        0.124    22.257 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165    22.422    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X62Y46         LUT1 (Prop_lut1_I0_O)        0.124    22.546 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.292    22.838    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X63Y46         LUT1 (Prop_lut1_I0_O)        0.124    22.962 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284    23.246    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X61Y46         LUT1 (Prop_lut1_I0_O)        0.124    23.370 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.149    23.519    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X61Y46         LUT1 (Prop_lut1_I0_O)        0.124    23.643 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.283    23.926    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X63Y46         LUT1 (Prop_lut1_I0_O)        0.124    24.050 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.309    24.359    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X60Y47         LUT1 (Prop_lut1_I0_O)        0.124    24.483 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    24.642    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X60Y47         LUT1 (Prop_lut1_I0_O)        0.124    24.766 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.300    25.065    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X60Y46         LUT1 (Prop_lut1_I0_O)        0.124    25.189 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    25.347    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X60Y46         LUT1 (Prop_lut1_I0_O)        0.124    25.471 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.162    25.633    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X60Y46         LUT1 (Prop_lut1_I0_O)        0.124    25.757 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.345    26.102    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X61Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    26.628 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.662    27.290    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X58Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    27.840 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.648    28.489    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X56Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.015 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.661    29.675    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X58Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    30.225 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.872    31.097    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X59Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    31.623 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.829    32.452    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X59Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.978 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.641    33.618    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X58Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    34.168 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.872    35.040    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X59Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    35.566 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.823    36.389    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X58Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    36.939 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.872    37.811    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X59Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.337 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.637    38.974    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X56Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.500 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.788    40.288    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X56Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    40.814 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.641    41.455    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X57Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.981 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.780    42.761    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X57Y49         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    43.226 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[1]
                         net (fo=1, routed)           0.000    43.226    design_1_i/top_0/inst/tdc1/delay_bufs[54]
    SLICE_X57Y49         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1182, routed)        1.555     2.734    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X57Y49         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[54]/G
                         clock pessimism              0.000     2.734    
                         clock uncertainty           -0.154     2.580    
                         time borrowed                5.057     7.637    
  -------------------------------------------------------------------
                         required time                          7.637    
                         arrival time                         -43.226    
  -------------------------------------------------------------------
                         slack                                -35.589    

Slack (VIOLATED) :        -35.558ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[56]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        43.287ns  (logic 15.373ns (35.514%)  route 27.914ns (64.486%))
  Logic Levels:           78  (BUFG=1 CARRY4=14 LUT1=63)
  Clock Path Skew:        2.734ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.149ns
    Computed max time borrow:         5.149ns
    Time borrowed from endpoint:      5.149ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.995ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1182, routed)        1.881     3.175    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X71Y45         LUT1 (Prop_lut1_I0_O)        0.124     3.299 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149     3.448    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X71Y45         LUT1 (Prop_lut1_I0_O)        0.124     3.572 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.282     3.854    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X69Y45         LUT1 (Prop_lut1_I0_O)        0.124     3.978 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300     4.278    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X68Y46         LUT1 (Prop_lut1_I0_O)        0.124     4.402 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.161     4.563    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X68Y46         LUT1 (Prop_lut1_I0_O)        0.124     4.687 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284     4.971    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X71Y46         LUT1 (Prop_lut1_I0_O)        0.124     5.095 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.149     5.244    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X71Y46         LUT1 (Prop_lut1_I0_O)        0.124     5.368 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300     5.668    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X70Y47         LUT1 (Prop_lut1_I0_O)        0.124     5.792 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.158     5.950    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X70Y47         LUT1 (Prop_lut1_I0_O)        0.124     6.074 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     6.236    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X70Y47         LUT1 (Prop_lut1_I0_O)        0.124     6.360 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.291     6.651    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X71Y47         LUT1 (Prop_lut1_I0_O)        0.124     6.775 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149     6.924    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X71Y47         LUT1 (Prop_lut1_I0_O)        0.124     7.048 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.292     7.340    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X68Y47         LUT1 (Prop_lut1_I0_O)        0.124     7.464 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159     7.622    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X68Y47         LUT1 (Prop_lut1_I0_O)        0.124     7.746 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.161     7.908    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X68Y47         LUT1 (Prop_lut1_I0_O)        0.124     8.032 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.340     8.372    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X69Y47         LUT1 (Prop_lut1_I0_O)        0.124     8.496 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.154     8.650    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X69Y47         LUT1 (Prop_lut1_I0_O)        0.124     8.774 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263     9.037    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X69Y47         LUT1 (Prop_lut1_I0_O)        0.124     9.161 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.154     9.315    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X69Y47         LUT1 (Prop_lut1_I0_O)        0.124     9.439 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.445     9.884    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X64Y47         LUT1 (Prop_lut1_I0_O)        0.124    10.008 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.294    10.302    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X66Y47         LUT1 (Prop_lut1_I0_O)        0.124    10.426 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    10.588    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X66Y47         LUT1 (Prop_lut1_I0_O)        0.124    10.712 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.318    11.030    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X62Y47         LUT1 (Prop_lut1_I0_O)        0.124    11.154 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.308    11.462    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X64Y47         LUT1 (Prop_lut1_I0_O)        0.124    11.586 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.158    11.744    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X64Y47         LUT1 (Prop_lut1_I0_O)        0.124    11.868 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.440    12.308    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X63Y48         LUT1 (Prop_lut1_I0_O)        0.124    12.432 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.149    12.581    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X63Y48         LUT1 (Prop_lut1_I0_O)        0.124    12.705 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    12.859    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X63Y48         LUT1 (Prop_lut1_I0_O)        0.124    12.983 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.306    13.289    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X64Y48         LUT1 (Prop_lut1_I0_O)        0.124    13.413 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.312    13.725    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X63Y49         LUT1 (Prop_lut1_I0_O)        0.124    13.849 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.154    14.004    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X63Y49         LUT1 (Prop_lut1_I0_O)        0.124    14.128 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.306    14.434    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X64Y49         LUT1 (Prop_lut1_I0_O)        0.124    14.558 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.159    14.717    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X64Y49         LUT1 (Prop_lut1_I0_O)        0.124    14.841 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299    15.140    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X63Y49         LUT1 (Prop_lut1_I0_O)        0.124    15.264 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.154    15.418    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X63Y49         LUT1 (Prop_lut1_I0_O)        0.124    15.542 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.285    15.827    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X61Y49         LUT1 (Prop_lut1_I0_O)        0.124    15.951 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.149    16.100    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X61Y49         LUT1 (Prop_lut1_I0_O)        0.124    16.224 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300    16.524    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X60Y48         LUT1 (Prop_lut1_I0_O)        0.124    16.648 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.295    16.943    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X61Y47         LUT1 (Prop_lut1_I0_O)        0.124    17.067 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294    17.361    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X62Y47         LUT1 (Prop_lut1_I0_O)        0.124    17.485 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.282    17.767    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X61Y47         LUT1 (Prop_lut1_I0_O)        0.124    17.891 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    18.042    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X61Y47         LUT1 (Prop_lut1_I0_O)        0.124    18.166 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.283    18.449    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X63Y47         LUT1 (Prop_lut1_I0_O)        0.124    18.573 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    18.722    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X63Y47         LUT1 (Prop_lut1_I0_O)        0.124    18.846 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.296    19.141    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X63Y45         LUT1 (Prop_lut1_I0_O)        0.124    19.265 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.306    19.572    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X64Y45         LUT1 (Prop_lut1_I0_O)        0.124    19.696 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.161    19.857    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X64Y45         LUT1 (Prop_lut1_I0_O)        0.124    19.981 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294    20.275    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X66Y45         LUT1 (Prop_lut1_I0_O)        0.124    20.399 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.308    20.708    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X64Y46         LUT1 (Prop_lut1_I0_O)        0.124    20.832 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    20.990    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X64Y46         LUT1 (Prop_lut1_I0_O)        0.124    21.114 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.161    21.275    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X64Y46         LUT1 (Prop_lut1_I0_O)        0.124    21.399 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    21.694    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X66Y46         LUT1 (Prop_lut1_I0_O)        0.124    21.818 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.314    22.133    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X62Y46         LUT1 (Prop_lut1_I0_O)        0.124    22.257 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165    22.422    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X62Y46         LUT1 (Prop_lut1_I0_O)        0.124    22.546 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.292    22.838    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X63Y46         LUT1 (Prop_lut1_I0_O)        0.124    22.962 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284    23.246    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X61Y46         LUT1 (Prop_lut1_I0_O)        0.124    23.370 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.149    23.519    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X61Y46         LUT1 (Prop_lut1_I0_O)        0.124    23.643 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.283    23.926    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X63Y46         LUT1 (Prop_lut1_I0_O)        0.124    24.050 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.309    24.359    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X60Y47         LUT1 (Prop_lut1_I0_O)        0.124    24.483 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    24.642    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X60Y47         LUT1 (Prop_lut1_I0_O)        0.124    24.766 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.300    25.065    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X60Y46         LUT1 (Prop_lut1_I0_O)        0.124    25.189 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    25.347    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X60Y46         LUT1 (Prop_lut1_I0_O)        0.124    25.471 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.162    25.633    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X60Y46         LUT1 (Prop_lut1_I0_O)        0.124    25.757 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.345    26.102    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X61Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    26.628 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.662    27.290    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X58Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    27.840 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.648    28.489    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X56Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.015 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.661    29.675    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X58Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    30.225 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.872    31.097    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X59Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    31.623 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.829    32.452    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X59Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.978 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.641    33.618    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X58Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    34.168 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.872    35.040    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X59Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    35.566 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.823    36.389    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X58Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    36.939 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.872    37.811    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X59Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.337 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.637    38.974    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X56Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.500 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.788    40.288    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X56Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    40.814 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.641    41.455    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X57Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.981 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.780    42.761    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X57Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    43.287 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[3]
                         net (fo=2, routed)           0.000    43.287    design_1_i/top_0/inst/tdc1/delay_bufs[56]
    SLICE_X57Y49         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1182, routed)        1.555     2.734    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X57Y49         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[56]/G
                         clock pessimism              0.000     2.734    
                         clock uncertainty           -0.154     2.580    
                         time borrowed                5.149     7.729    
  -------------------------------------------------------------------
                         required time                          7.729    
                         arrival time                         -43.287    
  -------------------------------------------------------------------
                         slack                                -35.558    

Slack (VIOLATED) :        -35.503ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[53]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        43.140ns  (logic 15.226ns (35.294%)  route 27.914ns (64.706%))
  Logic Levels:           78  (BUFG=1 CARRY4=14 LUT1=63)
  Clock Path Skew:        2.734ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.057ns
    Computed max time borrow:         5.057ns
    Time borrowed from endpoint:      5.057ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1182, routed)        1.881     3.175    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X71Y45         LUT1 (Prop_lut1_I0_O)        0.124     3.299 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149     3.448    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X71Y45         LUT1 (Prop_lut1_I0_O)        0.124     3.572 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.282     3.854    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X69Y45         LUT1 (Prop_lut1_I0_O)        0.124     3.978 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300     4.278    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X68Y46         LUT1 (Prop_lut1_I0_O)        0.124     4.402 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.161     4.563    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X68Y46         LUT1 (Prop_lut1_I0_O)        0.124     4.687 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284     4.971    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X71Y46         LUT1 (Prop_lut1_I0_O)        0.124     5.095 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.149     5.244    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X71Y46         LUT1 (Prop_lut1_I0_O)        0.124     5.368 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300     5.668    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X70Y47         LUT1 (Prop_lut1_I0_O)        0.124     5.792 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.158     5.950    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X70Y47         LUT1 (Prop_lut1_I0_O)        0.124     6.074 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     6.236    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X70Y47         LUT1 (Prop_lut1_I0_O)        0.124     6.360 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.291     6.651    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X71Y47         LUT1 (Prop_lut1_I0_O)        0.124     6.775 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149     6.924    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X71Y47         LUT1 (Prop_lut1_I0_O)        0.124     7.048 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.292     7.340    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X68Y47         LUT1 (Prop_lut1_I0_O)        0.124     7.464 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159     7.622    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X68Y47         LUT1 (Prop_lut1_I0_O)        0.124     7.746 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.161     7.908    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X68Y47         LUT1 (Prop_lut1_I0_O)        0.124     8.032 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.340     8.372    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X69Y47         LUT1 (Prop_lut1_I0_O)        0.124     8.496 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.154     8.650    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X69Y47         LUT1 (Prop_lut1_I0_O)        0.124     8.774 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263     9.037    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X69Y47         LUT1 (Prop_lut1_I0_O)        0.124     9.161 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.154     9.315    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X69Y47         LUT1 (Prop_lut1_I0_O)        0.124     9.439 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.445     9.884    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X64Y47         LUT1 (Prop_lut1_I0_O)        0.124    10.008 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.294    10.302    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X66Y47         LUT1 (Prop_lut1_I0_O)        0.124    10.426 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    10.588    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X66Y47         LUT1 (Prop_lut1_I0_O)        0.124    10.712 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.318    11.030    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X62Y47         LUT1 (Prop_lut1_I0_O)        0.124    11.154 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.308    11.462    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X64Y47         LUT1 (Prop_lut1_I0_O)        0.124    11.586 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.158    11.744    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X64Y47         LUT1 (Prop_lut1_I0_O)        0.124    11.868 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.440    12.308    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X63Y48         LUT1 (Prop_lut1_I0_O)        0.124    12.432 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.149    12.581    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X63Y48         LUT1 (Prop_lut1_I0_O)        0.124    12.705 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    12.859    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X63Y48         LUT1 (Prop_lut1_I0_O)        0.124    12.983 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.306    13.289    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X64Y48         LUT1 (Prop_lut1_I0_O)        0.124    13.413 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.312    13.725    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X63Y49         LUT1 (Prop_lut1_I0_O)        0.124    13.849 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.154    14.004    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X63Y49         LUT1 (Prop_lut1_I0_O)        0.124    14.128 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.306    14.434    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X64Y49         LUT1 (Prop_lut1_I0_O)        0.124    14.558 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.159    14.717    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X64Y49         LUT1 (Prop_lut1_I0_O)        0.124    14.841 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299    15.140    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X63Y49         LUT1 (Prop_lut1_I0_O)        0.124    15.264 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.154    15.418    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X63Y49         LUT1 (Prop_lut1_I0_O)        0.124    15.542 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.285    15.827    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X61Y49         LUT1 (Prop_lut1_I0_O)        0.124    15.951 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.149    16.100    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X61Y49         LUT1 (Prop_lut1_I0_O)        0.124    16.224 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300    16.524    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X60Y48         LUT1 (Prop_lut1_I0_O)        0.124    16.648 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.295    16.943    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X61Y47         LUT1 (Prop_lut1_I0_O)        0.124    17.067 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294    17.361    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X62Y47         LUT1 (Prop_lut1_I0_O)        0.124    17.485 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.282    17.767    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X61Y47         LUT1 (Prop_lut1_I0_O)        0.124    17.891 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    18.042    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X61Y47         LUT1 (Prop_lut1_I0_O)        0.124    18.166 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.283    18.449    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X63Y47         LUT1 (Prop_lut1_I0_O)        0.124    18.573 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    18.722    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X63Y47         LUT1 (Prop_lut1_I0_O)        0.124    18.846 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.296    19.141    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X63Y45         LUT1 (Prop_lut1_I0_O)        0.124    19.265 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.306    19.572    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X64Y45         LUT1 (Prop_lut1_I0_O)        0.124    19.696 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.161    19.857    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X64Y45         LUT1 (Prop_lut1_I0_O)        0.124    19.981 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294    20.275    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X66Y45         LUT1 (Prop_lut1_I0_O)        0.124    20.399 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.308    20.708    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X64Y46         LUT1 (Prop_lut1_I0_O)        0.124    20.832 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    20.990    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X64Y46         LUT1 (Prop_lut1_I0_O)        0.124    21.114 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.161    21.275    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X64Y46         LUT1 (Prop_lut1_I0_O)        0.124    21.399 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    21.694    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X66Y46         LUT1 (Prop_lut1_I0_O)        0.124    21.818 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.314    22.133    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X62Y46         LUT1 (Prop_lut1_I0_O)        0.124    22.257 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165    22.422    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X62Y46         LUT1 (Prop_lut1_I0_O)        0.124    22.546 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.292    22.838    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X63Y46         LUT1 (Prop_lut1_I0_O)        0.124    22.962 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284    23.246    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X61Y46         LUT1 (Prop_lut1_I0_O)        0.124    23.370 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.149    23.519    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X61Y46         LUT1 (Prop_lut1_I0_O)        0.124    23.643 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.283    23.926    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X63Y46         LUT1 (Prop_lut1_I0_O)        0.124    24.050 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.309    24.359    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X60Y47         LUT1 (Prop_lut1_I0_O)        0.124    24.483 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    24.642    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X60Y47         LUT1 (Prop_lut1_I0_O)        0.124    24.766 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.300    25.065    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X60Y46         LUT1 (Prop_lut1_I0_O)        0.124    25.189 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    25.347    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X60Y46         LUT1 (Prop_lut1_I0_O)        0.124    25.471 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.162    25.633    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X60Y46         LUT1 (Prop_lut1_I0_O)        0.124    25.757 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.345    26.102    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X61Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    26.628 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.662    27.290    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X58Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    27.840 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.648    28.489    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X56Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.015 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.661    29.675    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X58Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    30.225 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.872    31.097    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X59Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    31.623 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.829    32.452    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X59Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.978 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.641    33.618    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X58Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    34.168 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.872    35.040    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X59Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    35.566 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.823    36.389    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X58Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    36.939 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.872    37.811    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X59Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.337 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.637    38.974    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X56Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.500 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.788    40.288    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X56Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    40.814 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.641    41.455    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X57Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.981 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.780    42.761    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X57Y49         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379    43.140 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[0]
                         net (fo=1, routed)           0.000    43.140    design_1_i/top_0/inst/tdc1/delay_bufs[53]
    SLICE_X57Y49         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1182, routed)        1.555     2.734    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X57Y49         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[53]/G
                         clock pessimism              0.000     2.734    
                         clock uncertainty           -0.154     2.580    
                         time borrowed                5.057     7.637    
  -------------------------------------------------------------------
                         required time                          7.637    
                         arrival time                         -43.140    
  -------------------------------------------------------------------
                         slack                                -35.503    

Slack (VIOLATED) :        -34.357ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[51]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        41.995ns  (logic 14.861ns (35.388%)  route 27.134ns (64.612%))
  Logic Levels:           77  (BUFG=1 CARRY4=13 LUT1=63)
  Clock Path Skew:        2.734ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.057ns
    Computed max time borrow:         5.057ns
    Time borrowed from endpoint:      5.057ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1182, routed)        1.881     3.175    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X71Y45         LUT1 (Prop_lut1_I0_O)        0.124     3.299 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149     3.448    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X71Y45         LUT1 (Prop_lut1_I0_O)        0.124     3.572 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.282     3.854    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X69Y45         LUT1 (Prop_lut1_I0_O)        0.124     3.978 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300     4.278    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X68Y46         LUT1 (Prop_lut1_I0_O)        0.124     4.402 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.161     4.563    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X68Y46         LUT1 (Prop_lut1_I0_O)        0.124     4.687 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284     4.971    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X71Y46         LUT1 (Prop_lut1_I0_O)        0.124     5.095 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.149     5.244    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X71Y46         LUT1 (Prop_lut1_I0_O)        0.124     5.368 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300     5.668    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X70Y47         LUT1 (Prop_lut1_I0_O)        0.124     5.792 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.158     5.950    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X70Y47         LUT1 (Prop_lut1_I0_O)        0.124     6.074 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     6.236    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X70Y47         LUT1 (Prop_lut1_I0_O)        0.124     6.360 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.291     6.651    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X71Y47         LUT1 (Prop_lut1_I0_O)        0.124     6.775 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149     6.924    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X71Y47         LUT1 (Prop_lut1_I0_O)        0.124     7.048 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.292     7.340    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X68Y47         LUT1 (Prop_lut1_I0_O)        0.124     7.464 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159     7.622    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X68Y47         LUT1 (Prop_lut1_I0_O)        0.124     7.746 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.161     7.908    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X68Y47         LUT1 (Prop_lut1_I0_O)        0.124     8.032 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.340     8.372    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X69Y47         LUT1 (Prop_lut1_I0_O)        0.124     8.496 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.154     8.650    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X69Y47         LUT1 (Prop_lut1_I0_O)        0.124     8.774 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263     9.037    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X69Y47         LUT1 (Prop_lut1_I0_O)        0.124     9.161 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.154     9.315    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X69Y47         LUT1 (Prop_lut1_I0_O)        0.124     9.439 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.445     9.884    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X64Y47         LUT1 (Prop_lut1_I0_O)        0.124    10.008 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.294    10.302    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X66Y47         LUT1 (Prop_lut1_I0_O)        0.124    10.426 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    10.588    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X66Y47         LUT1 (Prop_lut1_I0_O)        0.124    10.712 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.318    11.030    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X62Y47         LUT1 (Prop_lut1_I0_O)        0.124    11.154 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.308    11.462    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X64Y47         LUT1 (Prop_lut1_I0_O)        0.124    11.586 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.158    11.744    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X64Y47         LUT1 (Prop_lut1_I0_O)        0.124    11.868 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.440    12.308    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X63Y48         LUT1 (Prop_lut1_I0_O)        0.124    12.432 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.149    12.581    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X63Y48         LUT1 (Prop_lut1_I0_O)        0.124    12.705 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    12.859    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X63Y48         LUT1 (Prop_lut1_I0_O)        0.124    12.983 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.306    13.289    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X64Y48         LUT1 (Prop_lut1_I0_O)        0.124    13.413 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.312    13.725    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X63Y49         LUT1 (Prop_lut1_I0_O)        0.124    13.849 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.154    14.004    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X63Y49         LUT1 (Prop_lut1_I0_O)        0.124    14.128 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.306    14.434    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X64Y49         LUT1 (Prop_lut1_I0_O)        0.124    14.558 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.159    14.717    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X64Y49         LUT1 (Prop_lut1_I0_O)        0.124    14.841 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299    15.140    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X63Y49         LUT1 (Prop_lut1_I0_O)        0.124    15.264 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.154    15.418    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X63Y49         LUT1 (Prop_lut1_I0_O)        0.124    15.542 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.285    15.827    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X61Y49         LUT1 (Prop_lut1_I0_O)        0.124    15.951 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.149    16.100    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X61Y49         LUT1 (Prop_lut1_I0_O)        0.124    16.224 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300    16.524    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X60Y48         LUT1 (Prop_lut1_I0_O)        0.124    16.648 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.295    16.943    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X61Y47         LUT1 (Prop_lut1_I0_O)        0.124    17.067 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294    17.361    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X62Y47         LUT1 (Prop_lut1_I0_O)        0.124    17.485 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.282    17.767    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X61Y47         LUT1 (Prop_lut1_I0_O)        0.124    17.891 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    18.042    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X61Y47         LUT1 (Prop_lut1_I0_O)        0.124    18.166 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.283    18.449    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X63Y47         LUT1 (Prop_lut1_I0_O)        0.124    18.573 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    18.722    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X63Y47         LUT1 (Prop_lut1_I0_O)        0.124    18.846 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.296    19.141    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X63Y45         LUT1 (Prop_lut1_I0_O)        0.124    19.265 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.306    19.572    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X64Y45         LUT1 (Prop_lut1_I0_O)        0.124    19.696 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.161    19.857    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X64Y45         LUT1 (Prop_lut1_I0_O)        0.124    19.981 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294    20.275    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X66Y45         LUT1 (Prop_lut1_I0_O)        0.124    20.399 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.308    20.708    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X64Y46         LUT1 (Prop_lut1_I0_O)        0.124    20.832 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    20.990    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X64Y46         LUT1 (Prop_lut1_I0_O)        0.124    21.114 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.161    21.275    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X64Y46         LUT1 (Prop_lut1_I0_O)        0.124    21.399 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    21.694    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X66Y46         LUT1 (Prop_lut1_I0_O)        0.124    21.818 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.314    22.133    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X62Y46         LUT1 (Prop_lut1_I0_O)        0.124    22.257 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165    22.422    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X62Y46         LUT1 (Prop_lut1_I0_O)        0.124    22.546 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.292    22.838    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X63Y46         LUT1 (Prop_lut1_I0_O)        0.124    22.962 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284    23.246    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X61Y46         LUT1 (Prop_lut1_I0_O)        0.124    23.370 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.149    23.519    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X61Y46         LUT1 (Prop_lut1_I0_O)        0.124    23.643 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.283    23.926    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X63Y46         LUT1 (Prop_lut1_I0_O)        0.124    24.050 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.309    24.359    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X60Y47         LUT1 (Prop_lut1_I0_O)        0.124    24.483 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    24.642    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X60Y47         LUT1 (Prop_lut1_I0_O)        0.124    24.766 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.300    25.065    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X60Y46         LUT1 (Prop_lut1_I0_O)        0.124    25.189 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    25.347    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X60Y46         LUT1 (Prop_lut1_I0_O)        0.124    25.471 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.162    25.633    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X60Y46         LUT1 (Prop_lut1_I0_O)        0.124    25.757 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.345    26.102    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X61Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    26.628 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.662    27.290    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X58Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    27.840 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.648    28.489    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X56Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.015 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.661    29.675    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X58Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    30.225 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.872    31.097    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X59Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    31.623 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.829    32.452    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X59Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.978 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.641    33.618    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X58Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    34.168 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.872    35.040    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X59Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    35.566 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.823    36.389    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X58Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    36.939 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.872    37.811    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X59Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.337 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.637    38.974    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X56Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.500 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.788    40.288    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X56Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    40.814 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.641    41.455    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X57Y47         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.540    41.995 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[2]
                         net (fo=1, routed)           0.000    41.995    design_1_i/top_0/inst/tdc1/delay_bufs[51]
    SLICE_X57Y47         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1182, routed)        1.555     2.734    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X57Y47         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[51]/G
                         clock pessimism              0.000     2.734    
                         clock uncertainty           -0.154     2.580    
                         time borrowed                5.057     7.637    
  -------------------------------------------------------------------
                         required time                          7.637    
                         arrival time                         -41.995    
  -------------------------------------------------------------------
                         slack                                -34.357    

Slack (VIOLATED) :        -34.282ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[50]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        41.920ns  (logic 14.786ns (35.272%)  route 27.134ns (64.728%))
  Logic Levels:           77  (BUFG=1 CARRY4=13 LUT1=63)
  Clock Path Skew:        2.734ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.057ns
    Computed max time borrow:         5.057ns
    Time borrowed from endpoint:      5.057ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1182, routed)        1.881     3.175    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X71Y45         LUT1 (Prop_lut1_I0_O)        0.124     3.299 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149     3.448    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X71Y45         LUT1 (Prop_lut1_I0_O)        0.124     3.572 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.282     3.854    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X69Y45         LUT1 (Prop_lut1_I0_O)        0.124     3.978 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300     4.278    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X68Y46         LUT1 (Prop_lut1_I0_O)        0.124     4.402 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.161     4.563    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X68Y46         LUT1 (Prop_lut1_I0_O)        0.124     4.687 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284     4.971    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X71Y46         LUT1 (Prop_lut1_I0_O)        0.124     5.095 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.149     5.244    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X71Y46         LUT1 (Prop_lut1_I0_O)        0.124     5.368 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300     5.668    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X70Y47         LUT1 (Prop_lut1_I0_O)        0.124     5.792 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.158     5.950    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X70Y47         LUT1 (Prop_lut1_I0_O)        0.124     6.074 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     6.236    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X70Y47         LUT1 (Prop_lut1_I0_O)        0.124     6.360 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.291     6.651    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X71Y47         LUT1 (Prop_lut1_I0_O)        0.124     6.775 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149     6.924    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X71Y47         LUT1 (Prop_lut1_I0_O)        0.124     7.048 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.292     7.340    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X68Y47         LUT1 (Prop_lut1_I0_O)        0.124     7.464 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159     7.622    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X68Y47         LUT1 (Prop_lut1_I0_O)        0.124     7.746 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.161     7.908    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X68Y47         LUT1 (Prop_lut1_I0_O)        0.124     8.032 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.340     8.372    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X69Y47         LUT1 (Prop_lut1_I0_O)        0.124     8.496 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.154     8.650    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X69Y47         LUT1 (Prop_lut1_I0_O)        0.124     8.774 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263     9.037    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X69Y47         LUT1 (Prop_lut1_I0_O)        0.124     9.161 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.154     9.315    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X69Y47         LUT1 (Prop_lut1_I0_O)        0.124     9.439 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.445     9.884    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X64Y47         LUT1 (Prop_lut1_I0_O)        0.124    10.008 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.294    10.302    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X66Y47         LUT1 (Prop_lut1_I0_O)        0.124    10.426 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    10.588    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X66Y47         LUT1 (Prop_lut1_I0_O)        0.124    10.712 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.318    11.030    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X62Y47         LUT1 (Prop_lut1_I0_O)        0.124    11.154 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.308    11.462    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X64Y47         LUT1 (Prop_lut1_I0_O)        0.124    11.586 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.158    11.744    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X64Y47         LUT1 (Prop_lut1_I0_O)        0.124    11.868 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.440    12.308    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X63Y48         LUT1 (Prop_lut1_I0_O)        0.124    12.432 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.149    12.581    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X63Y48         LUT1 (Prop_lut1_I0_O)        0.124    12.705 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    12.859    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X63Y48         LUT1 (Prop_lut1_I0_O)        0.124    12.983 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.306    13.289    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X64Y48         LUT1 (Prop_lut1_I0_O)        0.124    13.413 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.312    13.725    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X63Y49         LUT1 (Prop_lut1_I0_O)        0.124    13.849 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.154    14.004    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X63Y49         LUT1 (Prop_lut1_I0_O)        0.124    14.128 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.306    14.434    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X64Y49         LUT1 (Prop_lut1_I0_O)        0.124    14.558 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.159    14.717    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X64Y49         LUT1 (Prop_lut1_I0_O)        0.124    14.841 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299    15.140    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X63Y49         LUT1 (Prop_lut1_I0_O)        0.124    15.264 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.154    15.418    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X63Y49         LUT1 (Prop_lut1_I0_O)        0.124    15.542 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.285    15.827    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X61Y49         LUT1 (Prop_lut1_I0_O)        0.124    15.951 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.149    16.100    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X61Y49         LUT1 (Prop_lut1_I0_O)        0.124    16.224 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300    16.524    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X60Y48         LUT1 (Prop_lut1_I0_O)        0.124    16.648 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.295    16.943    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X61Y47         LUT1 (Prop_lut1_I0_O)        0.124    17.067 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294    17.361    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X62Y47         LUT1 (Prop_lut1_I0_O)        0.124    17.485 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.282    17.767    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X61Y47         LUT1 (Prop_lut1_I0_O)        0.124    17.891 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    18.042    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X61Y47         LUT1 (Prop_lut1_I0_O)        0.124    18.166 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.283    18.449    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X63Y47         LUT1 (Prop_lut1_I0_O)        0.124    18.573 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    18.722    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X63Y47         LUT1 (Prop_lut1_I0_O)        0.124    18.846 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.296    19.141    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X63Y45         LUT1 (Prop_lut1_I0_O)        0.124    19.265 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.306    19.572    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X64Y45         LUT1 (Prop_lut1_I0_O)        0.124    19.696 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.161    19.857    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X64Y45         LUT1 (Prop_lut1_I0_O)        0.124    19.981 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294    20.275    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X66Y45         LUT1 (Prop_lut1_I0_O)        0.124    20.399 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.308    20.708    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X64Y46         LUT1 (Prop_lut1_I0_O)        0.124    20.832 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    20.990    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X64Y46         LUT1 (Prop_lut1_I0_O)        0.124    21.114 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.161    21.275    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X64Y46         LUT1 (Prop_lut1_I0_O)        0.124    21.399 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    21.694    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X66Y46         LUT1 (Prop_lut1_I0_O)        0.124    21.818 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.314    22.133    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X62Y46         LUT1 (Prop_lut1_I0_O)        0.124    22.257 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165    22.422    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X62Y46         LUT1 (Prop_lut1_I0_O)        0.124    22.546 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.292    22.838    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X63Y46         LUT1 (Prop_lut1_I0_O)        0.124    22.962 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284    23.246    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X61Y46         LUT1 (Prop_lut1_I0_O)        0.124    23.370 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.149    23.519    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X61Y46         LUT1 (Prop_lut1_I0_O)        0.124    23.643 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.283    23.926    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X63Y46         LUT1 (Prop_lut1_I0_O)        0.124    24.050 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.309    24.359    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X60Y47         LUT1 (Prop_lut1_I0_O)        0.124    24.483 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    24.642    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X60Y47         LUT1 (Prop_lut1_I0_O)        0.124    24.766 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.300    25.065    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X60Y46         LUT1 (Prop_lut1_I0_O)        0.124    25.189 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    25.347    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X60Y46         LUT1 (Prop_lut1_I0_O)        0.124    25.471 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.162    25.633    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X60Y46         LUT1 (Prop_lut1_I0_O)        0.124    25.757 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.345    26.102    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X61Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    26.628 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.662    27.290    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X58Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    27.840 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.648    28.489    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X56Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.015 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.661    29.675    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X58Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    30.225 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.872    31.097    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X59Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    31.623 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.829    32.452    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X59Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.978 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.641    33.618    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X58Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    34.168 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.872    35.040    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X59Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    35.566 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.823    36.389    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X58Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    36.939 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.872    37.811    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X59Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.337 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.637    38.974    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X56Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.500 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.788    40.288    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X56Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    40.814 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.641    41.455    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X57Y47         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    41.920 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[1]
                         net (fo=1, routed)           0.000    41.920    design_1_i/top_0/inst/tdc1/delay_bufs[50]
    SLICE_X57Y47         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1182, routed)        1.555     2.734    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X57Y47         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[50]/G
                         clock pessimism              0.000     2.734    
                         clock uncertainty           -0.154     2.580    
                         time borrowed                5.057     7.637    
  -------------------------------------------------------------------
                         required time                          7.637    
                         arrival time                         -41.920    
  -------------------------------------------------------------------
                         slack                                -34.282    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.141ns (72.269%)  route 0.054ns (27.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1182, routed)        0.572     0.908    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X27Y91         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y91         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[56]/Q
                         net (fo=1, routed)           0.054     1.103    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[11]_1[26]
    SLICE_X26Y91         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1182, routed)        0.842     1.208    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X26Y91         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[6]/C
                         clock pessimism             -0.287     0.921    
    SLICE_X26Y91         FDRE (Hold_fdre_C_D)         0.076     0.997    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.997    
                         arrival time                           1.103    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.595%)  route 0.117ns (45.405%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1182, routed)        0.577     0.913    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X28Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y99         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/Q
                         net (fo=1, routed)           0.117     1.171    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[9]
    SLICE_X26Y99         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1182, routed)        0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y99         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
                         clock pessimism             -0.264     0.946    
    SLICE_X26Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     1.061    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4
  -------------------------------------------------------------------
                         required time                         -1.061    
                         arrival time                           1.171    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1182, routed)        0.556     0.892    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X47Y95         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y95         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     1.088    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/s_level_out_d1_cdc_to
    SLICE_X47Y95         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1182, routed)        0.824     1.190    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X47Y95         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.298     0.892    
    SLICE_X47Y95         FDRE (Hold_fdre_C_D)         0.075     0.967    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.967    
                         arrival time                           1.088    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.141ns (70.589%)  route 0.059ns (29.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1182, routed)        0.576     0.912    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X28Y93         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y93         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[8]/Q
                         net (fo=1, routed)           0.059     1.111    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[8]
    SLICE_X28Y93         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1182, routed)        0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X28Y93         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
                         clock pessimism             -0.298     0.912    
    SLICE_X28Y93         FDRE (Hold_fdre_C_D)         0.076     0.988    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.988    
                         arrival time                           1.111    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.141ns (69.572%)  route 0.062ns (30.428%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1182, routed)        0.576     0.912    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X28Y93         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y93         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[9]/Q
                         net (fo=1, routed)           0.062     1.114    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[9]
    SLICE_X28Y93         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1182, routed)        0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X28Y93         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/C
                         clock pessimism             -0.298     0.912    
    SLICE_X28Y93         FDRE (Hold_fdre_C_D)         0.078     0.990    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.990    
                         arrival time                           1.114    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1182, routed)        0.576     0.912    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X28Y93         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y93         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[4]/Q
                         net (fo=1, routed)           0.058     1.110    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[4]
    SLICE_X28Y93         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1182, routed)        0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X28Y93         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/C
                         clock pessimism             -0.298     0.912    
    SLICE_X28Y93         FDRE (Hold_fdre_C_D)         0.071     0.983    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.983    
                         arrival time                           1.110    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1182, routed)        0.574     0.910    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y98         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y98         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/Q
                         net (fo=1, routed)           0.112     1.163    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[5]
    SLICE_X26Y99         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1182, routed)        0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y99         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/CLK
                         clock pessimism             -0.284     0.926    
    SLICE_X26Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.035    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4
  -------------------------------------------------------------------
                         required time                         -1.035    
                         arrival time                           1.163    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.164ns (46.500%)  route 0.189ns (53.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1182, routed)        0.656     0.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X26Y101        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y101        FDRE (Prop_fdre_C_Q)         0.164     1.156 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/Q
                         net (fo=1, routed)           0.189     1.345    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[9]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1182, routed)        0.885     1.251    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[9])
                                                      0.000     1.216    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.345    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1182, routed)        0.574     0.910    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y98         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y98         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/Q
                         net (fo=1, routed)           0.112     1.163    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[7]
    SLICE_X26Y99         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1182, routed)        0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y99         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
                         clock pessimism             -0.284     0.926    
    SLICE_X26Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     1.034    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4
  -------------------------------------------------------------------
                         required time                         -1.034    
                         arrival time                           1.163    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.209ns (35.990%)  route 0.372ns (64.010%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1182, routed)        0.577     0.913    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X30Y98         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y98         FDRE (Prop_fdre_C_Q)         0.164     1.077 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/Q
                         net (fo=16, routed)          0.372     1.448    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/si_rs_awvalid
    SLICE_X32Y101        LUT6 (Prop_lut6_I3_O)        0.045     1.493 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.493    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state[0]_i_1_n_0
    SLICE_X32Y101        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1182, routed)        0.912     1.278    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/aclk
    SLICE_X32Y101        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]/C
                         clock pessimism             -0.035     1.243    
    SLICE_X32Y101        FDRE (Hold_fdre_C_D)         0.121     1.364    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.364    
                         arrival time                           1.493    
  -------------------------------------------------------------------
                         slack                                  0.129    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X91Y100   design_1_i/top_0/inst/varQ_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X88Y103   design_1_i/top_0/inst/varQ_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X88Y103   design_1_i/top_0/inst/varQ_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X88Y103   design_1_i/top_0/inst/varQ_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X96Y105   design_1_i/top_0/inst/varQ_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X96Y105   design_1_i/top_0/inst/varQ_reg[14]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X96Y105   design_1_i/top_0/inst/varQ_reg[15]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X96Y105   design_1_i/top_0/inst/varQ_reg[16]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X88Y106   design_1_i/top_0/inst/varQ_reg[17]/C
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y97    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y95    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y96    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y96    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y94    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y96    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y94    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y95    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y94    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y95    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y97    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y95    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y96    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y96    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y94    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y96    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y94    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y95    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y94    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y95    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK



