
cortex-m3_led.elf:     file format elf32-littlearm


Disassembly of section .TEXT:

08000000 <vectors>:
 8000000:	2000106c 	andcs	r1, r0, ip, rrx
 8000004:	08000015 	stmdaeq	r0, {r0, r2, r4}
 8000008:	08000099 	stmdaeq	r0, {r0, r3, r4, r7}
 800000c:	08000099 	stmdaeq	r0, {r0, r3, r4, r7}
 8000010:	08000099 	stmdaeq	r0, {r0, r3, r4, r7}

08000014 <Rest_Handler>:
 8000014:	b580      	push	{r7, lr}
 8000016:	b086      	sub	sp, #24
 8000018:	af00      	add	r7, sp, #0
 800001a:	4a1a      	ldr	r2, [pc, #104]	@ (8000084 <Rest_Handler+0x70>)
 800001c:	4b1a      	ldr	r3, [pc, #104]	@ (8000088 <Rest_Handler+0x74>)
 800001e:	1ad3      	subs	r3, r2, r3
 8000020:	607b      	str	r3, [r7, #4]
 8000022:	4a1a      	ldr	r2, [pc, #104]	@ (800008c <Rest_Handler+0x78>)
 8000024:	4b1a      	ldr	r3, [pc, #104]	@ (8000090 <Rest_Handler+0x7c>)
 8000026:	1ad3      	subs	r3, r2, r3
 8000028:	603b      	str	r3, [r7, #0]
 800002a:	4b1a      	ldr	r3, [pc, #104]	@ (8000094 <Rest_Handler+0x80>)
 800002c:	617b      	str	r3, [r7, #20]
 800002e:	4b16      	ldr	r3, [pc, #88]	@ (8000088 <Rest_Handler+0x74>)
 8000030:	613b      	str	r3, [r7, #16]
 8000032:	2300      	movs	r3, #0
 8000034:	60fb      	str	r3, [r7, #12]
 8000036:	e00a      	b.n	800004e <Rest_Handler+0x3a>
 8000038:	697a      	ldr	r2, [r7, #20]
 800003a:	1c53      	adds	r3, r2, #1
 800003c:	617b      	str	r3, [r7, #20]
 800003e:	693b      	ldr	r3, [r7, #16]
 8000040:	1c59      	adds	r1, r3, #1
 8000042:	6139      	str	r1, [r7, #16]
 8000044:	7812      	ldrb	r2, [r2, #0]
 8000046:	701a      	strb	r2, [r3, #0]
 8000048:	68fb      	ldr	r3, [r7, #12]
 800004a:	3301      	adds	r3, #1
 800004c:	60fb      	str	r3, [r7, #12]
 800004e:	68fb      	ldr	r3, [r7, #12]
 8000050:	687a      	ldr	r2, [r7, #4]
 8000052:	429a      	cmp	r2, r3
 8000054:	d8f0      	bhi.n	8000038 <Rest_Handler+0x24>
 8000056:	4b0e      	ldr	r3, [pc, #56]	@ (8000090 <Rest_Handler+0x7c>)
 8000058:	613b      	str	r3, [r7, #16]
 800005a:	2300      	movs	r3, #0
 800005c:	60bb      	str	r3, [r7, #8]
 800005e:	e007      	b.n	8000070 <Rest_Handler+0x5c>
 8000060:	693b      	ldr	r3, [r7, #16]
 8000062:	1c5a      	adds	r2, r3, #1
 8000064:	613a      	str	r2, [r7, #16]
 8000066:	2200      	movs	r2, #0
 8000068:	701a      	strb	r2, [r3, #0]
 800006a:	68bb      	ldr	r3, [r7, #8]
 800006c:	3301      	adds	r3, #1
 800006e:	60bb      	str	r3, [r7, #8]
 8000070:	68bb      	ldr	r3, [r7, #8]
 8000072:	683a      	ldr	r2, [r7, #0]
 8000074:	429a      	cmp	r2, r3
 8000076:	d8f3      	bhi.n	8000060 <Rest_Handler+0x4c>
 8000078:	f000 f814 	bl	80000a4 <main>
 800007c:	bf00      	nop
 800007e:	3718      	adds	r7, #24
 8000080:	46bd      	mov	sp, r7
 8000082:	bd80      	pop	{r7, pc}
 8000084:	20000008 	andcs	r0, r0, r8
 8000088:	20000000 	andcs	r0, r0, r0
 800008c:	2000006c 	andcs	r0, r0, ip, rrx
 8000090:	20000008 	andcs	r0, r0, r8
 8000094:	08000120 	stmdaeq	r0, {r5, r8}

08000098 <Default_Handler>:
 8000098:	b580      	push	{r7, lr}
 800009a:	af00      	add	r7, sp, #0
 800009c:	f7ff ffba 	bl	8000014 <Rest_Handler>
 80000a0:	bf00      	nop
 80000a2:	bd80      	pop	{r7, pc}

080000a4 <main>:
 80000a4:	b480      	push	{r7}
 80000a6:	b083      	sub	sp, #12
 80000a8:	af00      	add	r7, sp, #0
 80000aa:	4b1a      	ldr	r3, [pc, #104]	@ (8000114 <main+0x70>)
 80000ac:	681b      	ldr	r3, [r3, #0]
 80000ae:	4a19      	ldr	r2, [pc, #100]	@ (8000114 <main+0x70>)
 80000b0:	f043 0304 	orr.w	r3, r3, #4
 80000b4:	6013      	str	r3, [r2, #0]
 80000b6:	4b18      	ldr	r3, [pc, #96]	@ (8000118 <main+0x74>)
 80000b8:	681b      	ldr	r3, [r3, #0]
 80000ba:	4a17      	ldr	r2, [pc, #92]	@ (8000118 <main+0x74>)
 80000bc:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 80000c0:	6013      	str	r3, [r2, #0]
 80000c2:	4b15      	ldr	r3, [pc, #84]	@ (8000118 <main+0x74>)
 80000c4:	681b      	ldr	r3, [r3, #0]
 80000c6:	4a14      	ldr	r2, [pc, #80]	@ (8000118 <main+0x74>)
 80000c8:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80000cc:	6013      	str	r3, [r2, #0]
 80000ce:	4b13      	ldr	r3, [pc, #76]	@ (800011c <main+0x78>)
 80000d0:	681a      	ldr	r2, [r3, #0]
 80000d2:	8813      	ldrh	r3, [r2, #0]
 80000d4:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80000d8:	8013      	strh	r3, [r2, #0]
 80000da:	2300      	movs	r3, #0
 80000dc:	607b      	str	r3, [r7, #4]
 80000de:	e002      	b.n	80000e6 <main+0x42>
 80000e0:	687b      	ldr	r3, [r7, #4]
 80000e2:	3301      	adds	r3, #1
 80000e4:	607b      	str	r3, [r7, #4]
 80000e6:	687b      	ldr	r3, [r7, #4]
 80000e8:	f241 3287 	movw	r2, #4999	@ 0x1387
 80000ec:	4293      	cmp	r3, r2
 80000ee:	ddf7      	ble.n	80000e0 <main+0x3c>
 80000f0:	4b0a      	ldr	r3, [pc, #40]	@ (800011c <main+0x78>)
 80000f2:	681a      	ldr	r2, [r3, #0]
 80000f4:	8813      	ldrh	r3, [r2, #0]
 80000f6:	f36f 334d 	bfc	r3, #13, #1
 80000fa:	8013      	strh	r3, [r2, #0]
 80000fc:	2300      	movs	r3, #0
 80000fe:	607b      	str	r3, [r7, #4]
 8000100:	e002      	b.n	8000108 <main+0x64>
 8000102:	687b      	ldr	r3, [r7, #4]
 8000104:	3301      	adds	r3, #1
 8000106:	607b      	str	r3, [r7, #4]
 8000108:	687b      	ldr	r3, [r7, #4]
 800010a:	f241 3287 	movw	r2, #4999	@ 0x1387
 800010e:	4293      	cmp	r3, r2
 8000110:	ddf7      	ble.n	8000102 <main+0x5e>
 8000112:	e7dc      	b.n	80000ce <main+0x2a>
 8000114:	40021018 	andmi	r1, r2, r8, lsl r0
 8000118:	40010804 	andmi	r0, r1, r4, lsl #16
 800011c:	20000000 	andcs	r0, r0, r0

Disassembly of section .DATA:

20000000 <R_ODR>:
20000000:	4001080c 	andmi	r0, r1, ip, lsl #16

20000004 <_data>:
20000004:	04030201 	streq	r0, [r3], #-513	@ 0xfffffdff

Disassembly of section .BSS:

20000008 <bss_data>:
	...

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	000001c1 	andeq	r0, r0, r1, asr #3
   4:	00000002 	andeq	r0, r0, r2
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	0000010f 	andeq	r0, r0, pc, lsl #2
  10:	0000000c 	andeq	r0, r0, ip
  14:	0000a200 	andeq	sl, r0, r0, lsl #4
  18:	00001400 	andeq	r1, r0, r0, lsl #8
  1c:	0000a408 	andeq	sl, r0, r8, lsl #8
  20:	00000008 	andeq	r0, r0, r8
  24:	06010200 	streq	r0, [r1], -r0, lsl #4
  28:	0000003a 	andeq	r0, r0, sl, lsr r0
  2c:	00000a03 	andeq	r0, r0, r3, lsl #20
  30:	182b0200 	stmdane	fp!, {r9}
  34:	00000038 	andeq	r0, r0, r8, lsr r0
  38:	38080102 	stmdacc	r8, {r1, r8}
  3c:	02000000 	andeq	r0, r0, #0
  40:	01690502 	cmneq	r9, r2, lsl #10
  44:	02020000 	andeq	r0, r2, #0
  48:	00005007 	andeq	r5, r0, r7
  4c:	05040200 	streq	r0, [r4, #-512]	@ 0xfffffe00
  50:	000000eb 	andeq	r0, r0, fp, ror #1
  54:	00007303 	andeq	r7, r0, r3, lsl #6
  58:	194f0200 	stmdbne	pc, {r9}^	@ <UNPREDICTABLE>
  5c:	00000060 	andeq	r0, r0, r0, rrx
  60:	90070402 	andls	r0, r7, r2, lsl #8
  64:	02000000 	andeq	r0, r0, #0
  68:	00e60508 	rsceq	r0, r6, r8, lsl #10
  6c:	08020000 	stmdaeq	r2, {}	@ <UNPREDICTABLE>
  70:	00008b07 	andeq	r8, r0, r7, lsl #22
  74:	05040400 	streq	r0, [r4, #-1024]	@ 0xfffffc00
  78:	00746e69 	rsbseq	r6, r4, r9, ror #28
  7c:	95070402 	strls	r0, [r7, #-1026]	@ 0xfffffbfe
  80:	03000000 	movweq	r0, #0
  84:	0000000c 	andeq	r0, r0, ip
  88:	2c131803 	ldccs	8, cr1, [r3], {3}
  8c:	03000000 	movweq	r0, #0
  90:	00000075 	andeq	r0, r0, r5, ror r0
  94:	54143003 	ldrpl	r3, [r4], #-3
  98:	05000000 	streq	r0, [r0, #-0]
  9c:	0000002e 	andeq	r0, r0, lr, lsr #32
  a0:	8f110401 	svchi	0x00110401
  a4:	01000000 	mrseq	r0, (UNDEF: 0)
  a8:	01730501 	cmneq	r3, r1, lsl #10
  ac:	05010000 	streq	r0, [r1, #-0]
  b0:	00008f11 	andeq	r8, r0, r1, lsl pc
  b4:	05010100 	streq	r0, [r1, #-256]	@ 0xffffff00
  b8:	0000006b 	andeq	r0, r0, fp, rrx
  bc:	8f110601 	svchi	0x00110601
  c0:	01000000 	mrseq	r0, (UNDEF: 0)
  c4:	00140501 	andseq	r0, r4, r1, lsl #10
  c8:	07010000 	streq	r0, [r1, -r0]
  cc:	00008f11 	andeq	r8, r0, r1, lsl pc
  d0:	05010100 	streq	r0, [r1, #-256]	@ 0xffffff00
  d4:	000000df 	ldrdeq	r0, [r0], -pc	@ <UNPREDICTABLE>
  d8:	8f110801 	svchi	0x00110801
  dc:	01000000 	mrseq	r0, (UNDEF: 0)
  e0:	007e0501 	rsbseq	r0, lr, r1, lsl #10
  e4:	09010000 	stmdbeq	r1, {}	@ <UNPREDICTABLE>
  e8:	00008f11 	andeq	r8, r0, r1, lsl pc
  ec:	06010100 	streq	r0, [r1], -r0, lsl #2
  f0:	0000008f 	andeq	r0, r0, pc, lsl #1
  f4:	000000ff 	strdeq	r0, [r0], -pc	@ <UNPREDICTABLE>
  f8:	00007c07 	andeq	r7, r0, r7, lsl #24
  fc:	08000400 	stmdaeq	r0, {sl}
 100:	00000063 	andeq	r0, r0, r3, rrx
 104:	ef0a2301 	svc	0x000a2301
 108:	01000000 	mrseq	r0, (UNDEF: 0)
 10c:	00000305 	andeq	r0, r0, r5, lsl #6
 110:	01090800 	tsteq	r9, r0, lsl #16
 114:	00000086 	andeq	r0, r0, r6, lsl #1
 118:	010d0301 	tsteq	sp, r1, lsl #6
 11c:	ff010a01 			@ <UNDEFINED> instruction: 0xff010a01
 120:	01000000 	mrseq	r0, (UNDEF: 0)
 124:	9801061b 	stmdals	r1, {r0, r1, r3, r4, r9, sl}
 128:	a4080000 	strge	r0, [r8], #-0
 12c:	00080000 	andeq	r0, r8, r0
 130:	01000000 	mrseq	r0, (UNDEF: 0)
 134:	0021010b 	eoreq	r0, r1, fp, lsl #2
 138:	0b010000 	bleq	40140 <vectors-0x7fbfec0>
 13c:	00140106 	andseq	r0, r4, r6, lsl #2
 140:	00980800 	addseq	r0, r8, r0, lsl #16
 144:	002c0800 	eoreq	r0, ip, r0, lsl #16
 148:	be010000 	cdplt	0, 0, cr0, cr1, cr0, {0}
 14c:	0c000001 	stceq	0, cr0, [r0], {1}
 150:	000000f4 	strdeq	r0, [r0], -r4
 154:	8f0b0c01 	svchi	0x000b0c01
 158:	02000000 	andeq	r0, r0, #0
 15c:	460c6491 			@ <UNDEFINED> instruction: 0x460c6491
 160:	01000000 	mrseq	r0, (UNDEF: 0)
 164:	008f0b0d 	addeq	r0, pc, sp, lsl #22
 168:	91020000 	mrsls	r0, (UNDEF: 2)
 16c:	001b0c60 	andseq	r0, fp, r0, ror #24
 170:	0e010000 	cdpeq	0, 0, cr0, cr1, cr0, {0}
 174:	0001be0b 	andeq	fp, r1, fp, lsl #28
 178:	74910200 	ldrvc	r0, [r1], #512	@ 0x200
 17c:	00017b0c 	andeq	r7, r1, ip, lsl #22
 180:	0b0f0100 	bleq	3c0588 <vectors-0x7c3fa78>
 184:	000001be 			@ <UNDEFINED> instruction: 0x000001be
 188:	0d709102 	ldfeqp	f1, [r0, #-8]!
 18c:	08000032 	stmdaeq	r0, {r1, r4, r5}
 190:	08000056 	stmdaeq	r0, {r1, r2, r4, r6}
 194:	000001a6 	andeq	r0, r0, r6, lsr #3
 198:	0100690e 	tsteq	r0, lr, lsl #18
 19c:	00750a10 	rsbseq	r0, r5, r0, lsl sl
 1a0:	91020000 	mrsls	r0, (UNDEF: 2)
 1a4:	5a0f006c 	bpl	3c035c <vectors-0x7c3fca4>
 1a8:	78080000 	stmdavc	r8, {}	@ <UNPREDICTABLE>
 1ac:	0e080000 	cdpeq	0, 0, cr0, cr8, cr0, {0}
 1b0:	15010069 	strne	r0, [r1, #-105]	@ 0xffffff97
 1b4:	0000750a 	andeq	r7, r0, sl, lsl #10
 1b8:	68910200 	ldmvs	r1, {r9}
 1bc:	04100000 	ldreq	r0, [r0], #-0
 1c0:	00000083 	andeq	r0, r0, r3, lsl #1
 1c4:	00013100 	andeq	r3, r1, r0, lsl #2
 1c8:	f9000200 			@ <UNDEFINED> instruction: 0xf9000200
 1cc:	04000000 	streq	r0, [r0], #-0
 1d0:	00010f01 	andeq	r0, r1, r1, lsl #30
 1d4:	018c0c00 	orreq	r0, ip, r0, lsl #24
 1d8:	00a20000 	adceq	r0, r2, r0
 1dc:	00a40000 	adceq	r0, r4, r0
 1e0:	01200800 			@ <UNDEFINED> instruction: 0x01200800
 1e4:	01980800 	orrseq	r0, r8, r0, lsl #16
 1e8:	93020000 	movwls	r0, #8192	@ 0x2000
 1ec:	01000001 	tsteq	r0, r1
 1f0:	00381f01 	eorseq	r1, r8, r1, lsl #30
 1f4:	04030000 	streq	r0, [r3], #-0
 1f8:	00009507 	andeq	r9, r0, r7, lsl #10
 1fc:	00310400 	eorseq	r0, r1, r0, lsl #8
 200:	04050000 	streq	r0, [r5], #-0
 204:	6b050c01 	blvs	143210 <vectors-0x7ebcdf0>
 208:	06000000 	streq	r0, [r0], -r0
 20c:	0000019d 	muleq	r0, sp, r1
 210:	25130d01 	ldrcs	r0, [r3, #-3329]	@ 0xfffff2ff
 214:	04000000 	streq	r0, [r0], #-0
 218:	2302130d 	movwcs	r1, #8973	@ 0x230d
 21c:	01b70600 			@ <UNDEFINED> instruction: 0x01b70600
 220:	0e010000 	cdpeq	0, 0, cr0, cr1, cr0, {0}
 224:	00002513 	andeq	r2, r0, r3, lsl r5
 228:	12010400 	andne	r0, r1, #0, 8
 22c:	00002302 	andeq	r2, r0, r2, lsl #6
 230:	0a010407 	beq	41254 <vectors-0x7fbedac>
 234:	00008d09 	andeq	r8, r0, r9, lsl #26
 238:	01810800 	orreq	r0, r1, r0, lsl #16
 23c:	0b010000 	bleq	40244 <vectors-0x7fbfdbc>
 240:	0000250f 	andeq	r2, r0, pc, lsl #10
 244:	49500900 	ldmdbmi	r0, {r8, fp}^
 248:	0f01004e 	svceq	0x0001004e
 24c:	00003d06 	andeq	r3, r0, r6, lsl #26
 250:	a6020000 	strge	r0, [r2], -r0
 254:	01000001 	tsteq	r0, r1
 258:	006b0210 	rsbeq	r0, fp, r0, lsl r2
 25c:	8d040000 	stchi	0, cr0, [r4, #-0]
 260:	0a000000 	beq	268 <vectors-0x7fffd98>
 264:	000001be 			@ <UNDEFINED> instruction: 0x000001be
 268:	b1141101 	tstlt	r4, r1, lsl #2
 26c:	01000000 	mrseq	r0, (UNDEF: 0)
 270:	00000305 	andeq	r0, r0, r5, lsl #6
 274:	040b2000 	streq	r2, [fp], #-0
 278:	00000099 	muleq	r0, r9, r0
 27c:	0000c70c 	andeq	ip, r0, ip, lsl #14
 280:	0000c700 	andeq	ip, r0, r0, lsl #14
 284:	00310d00 	eorseq	r0, r1, r0, lsl #26
 288:	00030000 	andeq	r0, r3, r0
 28c:	38080103 	stmdacc	r8, {r0, r1, r8}
 290:	0a000000 	beq	298 <vectors-0x7fffd68>
 294:	0000006d 	andeq	r0, r0, sp, rrx
 298:	b70f1201 	strlt	r1, [pc, -r1, lsl #4]
 29c:	01000000 	mrseq	r0, (UNDEF: 0)
 2a0:	00040305 	andeq	r0, r4, r5, lsl #6
 2a4:	c70c2000 	strgt	r2, [ip, -r0]
 2a8:	f1000000 	cps	#0
 2ac:	0d000000 	stceq	0, cr0, [r0, #-0]
 2b0:	00000031 	andeq	r0, r0, r1, lsr r0
 2b4:	ae0a0063 	cdpge	0, 0, cr0, cr10, cr3, {3}
 2b8:	01000001 	tsteq	r0, r1
 2bc:	00e10f13 	rsceq	r0, r1, r3, lsl pc
 2c0:	05010000 	streq	r0, [r1, #-0]
 2c4:	00000803 	andeq	r0, r0, r3, lsl #16
 2c8:	86010e20 	strhi	r0, [r1], -r0, lsr #28
 2cc:	01000000 	mrseq	r0, (UNDEF: 0)
 2d0:	a4010615 	strge	r0, [r1], #-1557	@ 0xfffff9eb
 2d4:	20080000 	andcs	r0, r8, r0
 2d8:	7c080001 	stcvc	0, cr0, [r8], {1}
 2dc:	01000000 	mrseq	r0, (UNDEF: 0)
 2e0:	0000012d 	andeq	r0, r0, sp, lsr #2
 2e4:	0100690f 	tsteq	r0, pc, lsl #18
 2e8:	012d0916 			@ <UNDEFINED> instruction: 0x012d0916
 2ec:	91020000 	mrsls	r0, (UNDEF: 2)
 2f0:	04100074 	ldreq	r0, [r0], #-116	@ 0xffffff8c
 2f4:	746e6905 	strbtvc	r6, [lr], #-2309	@ 0xfffff6fb
	...

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	@ 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	@ 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10011201 	andne	r1, r1, r1, lsl #4
  10:	02000006 	andeq	r0, r0, #6
  14:	0b0b0024 	bleq	2c00ac <vectors-0x7d3ff54>
  18:	0e030b3e 	vmoveq.16	d3[0], r0
  1c:	16030000 	strne	r0, [r3], -r0
  20:	3a0e0300 	bcc	380c28 <vectors-0x7c7f3d8>
  24:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  28:	0013490b 	andseq	r4, r3, fp, lsl #18
  2c:	00240400 	eoreq	r0, r4, r0, lsl #8
  30:	0b3e0b0b 	bleq	f82c64 <vectors-0x707d39c>
  34:	00000803 	andeq	r0, r0, r3, lsl #16
  38:	03003405 	movweq	r3, #1029	@ 0x405
  3c:	3b0b3a0e 	blcc	2ce87c <vectors-0x7d31784>
  40:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  44:	3c0c3f13 	stccc	15, cr3, [ip], {19}
  48:	0600000c 	streq	r0, [r0], -ip
  4c:	13490101 	movtne	r0, #37121	@ 0x9101
  50:	00001301 	andeq	r1, r0, r1, lsl #6
  54:	49002107 	stmdbmi	r0, {r0, r1, r2, r8, sp}
  58:	000b2f13 	andeq	r2, fp, r3, lsl pc
  5c:	00340800 	eorseq	r0, r4, r0, lsl #16
  60:	0b3a0e03 	bleq	e83874 <vectors-0x717c78c>
  64:	0b390b3b 	bleq	e42d58 <vectors-0x71bd2a8>
  68:	0c3f1349 	ldceq	3, cr1, [pc], #-292	@ ffffff4c <stack_top+0xdfffeee0>
  6c:	00000a02 	andeq	r0, r0, r2, lsl #20
  70:	3f002e09 	svccc	0x00002e09
  74:	3a0e030c 	bcc	380cac <vectors-0x7c7f354>
  78:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  7c:	3c0c270b 	stccc	7, cr2, [ip], {11}
  80:	0a00000c 	beq	b8 <vectors-0x7ffff48>
  84:	0c3f002e 	ldceq	0, cr0, [pc], #-184	@ ffffffd4 <stack_top+0xdfffef68>
  88:	0b3a0e03 	bleq	e8389c <vectors-0x717c764>
  8c:	0b390b3b 	bleq	e42d80 <vectors-0x71bd280>
  90:	01110c27 	tsteq	r1, r7, lsr #24
  94:	06400112 			@ <UNDEFINED> instruction: 0x06400112
  98:	000c4296 	muleq	ip, r6, r2
  9c:	012e0b00 			@ <UNDEFINED> instruction: 0x012e0b00
  a0:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
  a4:	0b3b0b3a 	bleq	ec2d94 <vectors-0x713d26c>
  a8:	0c270b39 			@ <UNDEFINED> instruction: 0x0c270b39
  ac:	01120111 	tsteq	r2, r1, lsl r1
  b0:	42960640 	addsmi	r0, r6, #64, 12	@ 0x4000000
  b4:	0013010c 	andseq	r0, r3, ip, lsl #2
  b8:	00340c00 	eorseq	r0, r4, r0, lsl #24
  bc:	0b3a0e03 	bleq	e838d0 <vectors-0x717c730>
  c0:	0b390b3b 	bleq	e42db4 <vectors-0x71bd24c>
  c4:	0a021349 	beq	84df0 <vectors-0x7f7b210>
  c8:	0b0d0000 	bleq	3400d0 <vectors-0x7cbff30>
  cc:	12011101 	andne	r1, r1, #1073741824	@ 0x40000000
  d0:	00130101 	andseq	r0, r3, r1, lsl #2
  d4:	00340e00 	eorseq	r0, r4, r0, lsl #28
  d8:	0b3a0803 	bleq	e820ec <vectors-0x717df14>
  dc:	0b390b3b 	bleq	e42dd0 <vectors-0x71bd230>
  e0:	0a021349 	beq	84e0c <vectors-0x7f7b1f4>
  e4:	0b0f0000 	bleq	3c00ec <vectors-0x7c3ff14>
  e8:	12011101 	andne	r1, r1, #1073741824	@ 0x40000000
  ec:	10000001 	andne	r0, r0, r1
  f0:	0b0b000f 	bleq	2c0134 <vectors-0x7d3fecc>
  f4:	00001349 	andeq	r1, r0, r9, asr #6
  f8:	01110100 	tsteq	r1, r0, lsl #2
  fc:	0b130e25 	bleq	4c3998 <vectors-0x7b3c668>
 100:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
 104:	01120111 	tsteq	r2, r1, lsl r1
 108:	00000610 	andeq	r0, r0, r0, lsl r6
 10c:	03001602 	movweq	r1, #1538	@ 0x602
 110:	3b0b3a0e 	blcc	2ce950 <vectors-0x7d316b0>
 114:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
 118:	03000013 	movweq	r0, #19
 11c:	0b0b0024 	bleq	2c01b4 <vectors-0x7d3fe4c>
 120:	0e030b3e 	vmoveq.16	d3[0], r0
 124:	35040000 	strcc	r0, [r4, #-0]
 128:	00134900 	andseq	r4, r3, r0, lsl #18
 12c:	01130500 	tsteq	r3, r0, lsl #10
 130:	0b3a0b0b 	bleq	e82d64 <vectors-0x717d29c>
 134:	0b390b3b 	bleq	e42e28 <vectors-0x71bd1d8>
 138:	00001301 	andeq	r1, r0, r1, lsl #6
 13c:	03000d06 	movweq	r0, #3334	@ 0xd06
 140:	3b0b3a0e 	blcc	2ce980 <vectors-0x7d31680>
 144:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
 148:	0d0b0b13 	vstreq	d0, [fp, #-76]	@ 0xffffffb4
 14c:	380b0c0b 	stmdacc	fp, {r0, r1, r3, sl, fp}
 150:	0700000a 	streq	r0, [r0, -sl]
 154:	0b0b0117 	bleq	2c05b8 <vectors-0x7d3fa48>
 158:	0b3b0b3a 	bleq	ec2e48 <vectors-0x713d1b8>
 15c:	13010b39 	movwne	r0, #6969	@ 0x1b39
 160:	0d080000 	stceq	0, cr0, [r8, #-0]
 164:	3a0e0300 	bcc	380d6c <vectors-0x7c7f294>
 168:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 16c:	0013490b 	andseq	r4, r3, fp, lsl #18
 170:	000d0900 	andeq	r0, sp, r0, lsl #18
 174:	0b3a0803 	bleq	e82188 <vectors-0x717de78>
 178:	0b390b3b 	bleq	e42e6c <vectors-0x71bd194>
 17c:	00001349 	andeq	r1, r0, r9, asr #6
 180:	0300340a 	movweq	r3, #1034	@ 0x40a
 184:	3b0b3a0e 	blcc	2ce9c4 <vectors-0x7d3163c>
 188:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
 18c:	020c3f13 	andeq	r3, ip, #19, 30	@ 0x4c
 190:	0b00000a 	bleq	1c0 <vectors-0x7fffe40>
 194:	0b0b000f 	bleq	2c01d8 <vectors-0x7d3fe28>
 198:	00001349 	andeq	r1, r0, r9, asr #6
 19c:	4901010c 	stmdbmi	r1, {r2, r3, r8}
 1a0:	00130113 	andseq	r0, r3, r3, lsl r1
 1a4:	00210d00 	eoreq	r0, r1, r0, lsl #26
 1a8:	0b2f1349 	bleq	bc4ed4 <vectors-0x743b12c>
 1ac:	2e0e0000 	cdpcs	0, 0, cr0, cr14, cr0, {0}
 1b0:	030c3f01 	movweq	r3, #52993	@ 0xcf01
 1b4:	3b0b3a0e 	blcc	2ce9f4 <vectors-0x7d3160c>
 1b8:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
 1bc:	1201110c 	andne	r1, r1, #12, 2
 1c0:	97064001 	strls	r4, [r6, -r1]
 1c4:	13010c42 	movwne	r0, #7234	@ 0x1c42
 1c8:	340f0000 	strcc	r0, [pc], #-0	@ 1d0 <vectors-0x7fffe30>
 1cc:	3a080300 	bcc	200dd4 <vectors-0x7dff22c>
 1d0:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 1d4:	0213490b 	andseq	r4, r3, #180224	@ 0x2c000
 1d8:	1000000a 	andne	r0, r0, sl
 1dc:	0b0b0024 	bleq	2c0274 <vectors-0x7d3fd8c>
 1e0:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
 1e4:	Address 0x1e4 is out of bounds.


Disassembly of section .debug_loc:

00000000 <.debug_loc>:
   0:	00000084 	andeq	r0, r0, r4, lsl #1
   4:	00000086 	andeq	r0, r0, r6, lsl #1
   8:	007d0002 	rsbseq	r0, sp, r2
   c:	00000086 	andeq	r0, r0, r6, lsl #1
  10:	00000088 	andeq	r0, r0, r8, lsl #1
  14:	087d0002 	ldmdaeq	sp!, {r1}^
  18:	00000088 	andeq	r0, r0, r8, lsl #1
  1c:	00000090 	muleq	r0, r0, r0
  20:	08770002 	ldmdaeq	r7!, {r1}^
	...
  30:	00000002 	andeq	r0, r0, r2
  34:	007d0002 	rsbseq	r0, sp, r2
  38:	00000002 	andeq	r0, r0, r2
  3c:	00000004 	andeq	r0, r0, r4
  40:	087d0002 	ldmdaeq	sp!, {r1}^
  44:	00000004 	andeq	r0, r0, r4
  48:	00000006 	andeq	r0, r0, r6
  4c:	207d0002 	rsbscs	r0, sp, r2
  50:	00000006 	andeq	r0, r0, r6
  54:	0000006c 	andeq	r0, r0, ip, rrx
  58:	20770002 	rsbscs	r0, r7, r2
  5c:	0000006c 	andeq	r0, r0, ip, rrx
  60:	0000006e 	andeq	r0, r0, lr, rrx
  64:	08770002 	ldmdaeq	r7!, {r1}^
  68:	0000006e 	andeq	r0, r0, lr, rrx
  6c:	00000084 	andeq	r0, r0, r4, lsl #1
  70:	087d0002 	ldmdaeq	sp!, {r1}^
	...
  80:	00000002 	andeq	r0, r0, r2
  84:	007d0002 	rsbseq	r0, sp, r2
  88:	00000002 	andeq	r0, r0, r2
  8c:	00000004 	andeq	r0, r0, r4
  90:	047d0002 	ldrbteq	r0, [sp], #-2
  94:	00000004 	andeq	r0, r0, r4
  98:	00000006 	andeq	r0, r0, r6
  9c:	107d0002 	rsbsne	r0, sp, r2
  a0:	00000006 	andeq	r0, r0, r6
  a4:	0000007c 	andeq	r0, r0, ip, ror r0
  a8:	10770002 	rsbsne	r0, r7, r2
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
   c:	00000000 	andeq	r0, r0, r0
  10:	08000014 	stmdaeq	r0, {r2, r4}
  14:	00000090 	muleq	r0, r0, r0
	...
  20:	0000001c 	andeq	r0, r0, ip, lsl r0
  24:	01c50002 	biceq	r0, r5, r2
  28:	00040000 	andeq	r0, r4, r0
  2c:	00000000 	andeq	r0, r0, r0
  30:	080000a4 	stmdaeq	r0, {r2, r5, r7}
  34:	0000007c 	andeq	r0, r0, ip, ror r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	00000194 	muleq	r0, r4, r1
   4:	010b0003 	tsteq	fp, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	63010000 	movwvs	r0, #4096	@ 0x1000
  1c:	72705c3a 	rsbsvc	r5, r0, #14848	@ 0x3a00
  20:	6172676f 	cmnvs	r2, pc, ror #14
  24:	6966206d 	stmdbvs	r6!, {r0, r2, r3, r5, r6, sp}^
  28:	2073656c 	rsbscs	r6, r3, ip, ror #10
  2c:	36387828 	ldrtcc	r7, [r8], -r8, lsr #16
  30:	72615c29 	rsbvc	r5, r1, #10496	@ 0x2900
  34:	6e67206d 	cdpvs	0, 6, cr2, cr7, cr13, {3}
  38:	6f742075 	svcvs	0x00742075
  3c:	68636c6f 	stmdavs	r3!, {r0, r1, r2, r3, r5, r6, sl, fp, sp, lr}^
  40:	206e6961 	rsbcs	r6, lr, r1, ror #18
  44:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	@ 0xfffffe7c
  48:	656e6f6e 	strbvs	r6, [lr, #-3950]!	@ 0xfffff092
  4c:	6261652d 	rsbvs	r6, r1, #188743680	@ 0xb400000
  50:	32315c69 	eorscc	r5, r1, #26880	@ 0x6900
  54:	6d20322e 	sfmvs	f3, 4, [r0, #-184]!	@ 0xffffff48
  58:	62636170 	rsbvs	r6, r3, #112, 2
  5c:	722d6974 	eorvc	r6, sp, #116, 18	@ 0x1d0000
  60:	5c316c65 	ldcpl	12, cr6, [r1], #-404	@ 0xfffffe6c
  64:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	@ 0xfffffe7c
  68:	656e6f6e 	strbvs	r6, [lr, #-3950]!	@ 0xfffff092
  6c:	6261652d 	rsbvs	r6, r1, #188743680	@ 0xb400000
  70:	6e695c69 	cdpvs	12, 6, cr5, cr9, cr9, {3}
  74:	64756c63 	ldrbtvs	r6, [r5], #-3171	@ 0xfffff39d
  78:	616d5c65 	cmnvs	sp, r5, ror #24
  7c:	6e696863 	cdpvs	8, 6, cr6, cr9, cr3, {3}
  80:	3a630065 	bcc	18c021c <vectors-0x673fde4>
  84:	6f72705c 	svcvs	0x0072705c
  88:	6d617267 	sfmvs	f7, 2, [r1, #-412]!	@ 0xfffffe64
  8c:	6c696620 	stclvs	6, cr6, [r9], #-128	@ 0xffffff80
  90:	28207365 	stmdacs	r0!, {r0, r2, r5, r6, r8, r9, ip, sp, lr}
  94:	29363878 	ldmdbcs	r6!, {r3, r4, r5, r6, fp, ip, sp}
  98:	6d72615c 	ldfvse	f6, [r2, #-368]!	@ 0xfffffe90
  9c:	756e6720 	strbvc	r6, [lr, #-1824]!	@ 0xfffff8e0
  a0:	6f6f7420 	svcvs	0x006f7420
  a4:	6168636c 	cmnvs	r8, ip, ror #6
  a8:	61206e69 			@ <UNDEFINED> instruction: 0x61206e69
  ac:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
  b0:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	@ 0xfffffe44
  b4:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
  b8:	2e32315c 	mrccs	1, 1, r3, cr2, cr12, {2}
  bc:	706d2032 	rsbvc	r2, sp, r2, lsr r0
  c0:	74626361 	strbtvc	r6, [r2], #-865	@ 0xfffffc9f
  c4:	65722d69 	ldrbvs	r2, [r2, #-3433]!	@ 0xfffff297
  c8:	615c316c 	cmpvs	ip, ip, ror #2
  cc:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
  d0:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	@ 0xfffffe44
  d4:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
  d8:	636e695c 	cmnvs	lr, #92, 18	@ 0x170000
  dc:	6564756c 	strbvs	r7, [r4, #-1388]!	@ 0xfffffa94
  e0:	7379735c 	cmnvc	r9, #92, 6	@ 0x70000001
  e4:	74730000 	ldrbtvc	r0, [r3], #-0
  e8:	75747261 	ldrbvc	r7, [r4, #-609]!	@ 0xfffffd9f
  ec:	00632e70 	rsbeq	r2, r3, r0, ror lr
  f0:	5f000000 	svcpl	0x00000000
  f4:	61666564 	cmnvs	r6, r4, ror #10
  f8:	5f746c75 	svcpl	0x00746c75
  fc:	65707974 	ldrbvs	r7, [r0, #-2420]!	@ 0xfffff68c
 100:	00682e73 	rsbeq	r2, r8, r3, ror lr
 104:	5f000001 	svcpl	0x00000001
 108:	69647473 	stmdbvs	r4!, {r0, r1, r4, r5, r6, sl, ip, sp, lr}^
 10c:	682e746e 	stmdavs	lr!, {r1, r2, r3, r5, r6, sl, ip, sp, lr}
 110:	00000200 	andeq	r0, r0, r0, lsl #4
 114:	00190500 	andseq	r0, r9, r0, lsl #10
 118:	00140205 	andseq	r0, r4, r5, lsl #4
 11c:	0a030800 	beq	c2124 <vectors-0x7f3dedc>
 120:	3d2b0501 	cfstr32cc	mvfx0, [fp, #-4]!
 124:	053c0b05 	ldreq	r0, [ip, #-2821]!	@ 0xfffff4fb
 128:	0b052129 	bleq	1485d4 <vectors-0x7eb7a2c>
 12c:	052f213c 	streq	r2, [pc, #-316]!	@ fffffff8 <stack_top+0xdfffef8c>
 130:	02052f0a 	andeq	r2, r5, #10, 30	@ 0x28
 134:	001c052e 	andseq	r0, ip, lr, lsr #10
 138:	21030402 	tstcs	r3, r2, lsl #8
 13c:	02000505 	andeq	r0, r0, #20971520	@ 0x1400000
 140:	053c0304 	ldreq	r0, [ip, #-772]!	@ 0xfffffcfc
 144:	0402001a 	streq	r0, [r2], #-26	@ 0xffffffe6
 148:	18053c03 	stmdane	r5, {r0, r1, sl, fp, ip, sp}
 14c:	03040200 	movweq	r0, #16896	@ 0x4200
 150:	00200520 	eoreq	r0, r0, r0, lsr #10
 154:	1f030402 	svcne	0x00030402
 158:	02001105 	andeq	r1, r0, #1073741825	@ 0x40000001
 15c:	053c0104 	ldreq	r0, [ip, #-260]!	@ 0xfffffefc
 160:	0a054e08 	beq	153988 <vectors-0x7eac678>
 164:	2e02052f 	cfsh32cs	mvfx0, mvfx2, #31
 168:	02000505 	andeq	r0, r0, #20971520	@ 0x1400000
 16c:	05210304 	streq	r0, [r1, #-772]!	@ 0xfffffcfc
 170:	04020018 	streq	r0, [r2], #-24	@ 0xffffffe8
 174:	1f053c03 	svcne	0x00053c03
 178:	03040200 	movweq	r0, #16896	@ 0x4200
 17c:	0011052d 	andseq	r0, r1, sp, lsr #10
 180:	3c010402 	cfstrscc	mvf0, [r1], {2}
 184:	054e0205 	strbeq	r0, [lr, #-517]	@ 0xfffffdfb
 188:	1c052f01 	stcne	15, cr2, [r5], {1}
 18c:	2f0205d7 	svccs	0x000205d7
 190:	022f0105 	eoreq	r0, pc, #1073741825	@ 0x40000001
 194:	01010002 	tsteq	r1, r2
 198:	0000007d 	andeq	r0, r0, sp, ror r0
 19c:	001d0003 	andseq	r0, sp, r3
 1a0:	01020000 	mrseq	r0, (UNDEF: 2)
 1a4:	000d0efb 	strdeq	r0, [sp], -fp
 1a8:	01010101 	tsteq	r1, r1, lsl #2
 1ac:	01000000 	mrseq	r0, (UNDEF: 0)
 1b0:	00010000 	andeq	r0, r1, r0
 1b4:	6e69616d 	powvsez	f6, f1, #5.0
 1b8:	0000632e 	andeq	r6, r0, lr, lsr #6
 1bc:	05000000 	streq	r0, [r0, #-0]
 1c0:	02050010 	andeq	r0, r5, #16
 1c4:	080000a4 	stmdaeq	r0, {r2, r5, r7}
 1c8:	05011403 	streq	r1, [r1, #-1027]	@ 0xfffffbfd
 1cc:	11053e05 	tstne	r5, r5, lsl #28
 1d0:	3d05053c 	cfstr32cc	mvfx0, [r5, #-240]	@ 0xffffff10
 1d4:	053c1105 	ldreq	r1, [ip, #-261]!	@ 0xfffffefb
 1d8:	11053d05 	tstne	r5, r5, lsl #26
 1dc:	3f0e053c 	svccc	0x000e053c
 1e0:	052e1b05 	streq	r1, [lr, #-2821]!	@ 0xfffff4fb
 1e4:	09054b11 	stmdbeq	r5, {r0, r4, r8, r9, fp, lr}
 1e8:	0020052e 	eoreq	r0, r0, lr, lsr #10
 1ec:	20030402 	andcs	r0, r3, r2, lsl #8
 1f0:	02001805 	andeq	r1, r0, #327680	@ 0x50000
 1f4:	053c0104 	ldreq	r0, [ip, #-260]!	@ 0xfffffefc
 1f8:	1b05590e 	blne	156638 <vectors-0x7ea99c8>
 1fc:	4b11052e 	blmi	4416bc <vectors-0x7bbe944>
 200:	052e0905 	streq	r0, [lr, #-2309]!	@ 0xfffff6fb
 204:	04020020 	streq	r0, [r2], #-32	@ 0xffffffe0
 208:	18052003 	stmdane	r5, {r0, r1, sp}
 20c:	01040200 	mrseq	r0, R12_usr
 210:	551b053c 	ldrpl	r0, [fp, #-1340]	@ 0xfffffac4
 214:	01000702 	tsteq	r0, r2, lsl #14
 218:	Address 0x218 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	72617473 	rsbvc	r7, r1, #1929379840	@ 0x73000000
   4:	2e707574 	mrccs	5, 3, r7, cr0, cr4, {3}
   8:	5f5f0063 	svcpl	0x005f0063
   c:	746e6975 	strbtvc	r6, [lr], #-2421	@ 0xfffff68b
  10:	00745f38 	rsbseq	r5, r4, r8, lsr pc
  14:	625f535f 	subsvs	r5, pc, #2080374785	@ 0x7c000001
  18:	50007373 	andpl	r7, r0, r3, ror r3
  1c:	6372735f 	cmnvs	r2, #2080374785	@ 0x7c000001
  20:	73655200 	cmnvc	r5, #0, 4
  24:	61485f74 	hvcvs	34292	@ 0x85f4
  28:	656c646e 	strbvs	r6, [ip, #-1134]!	@ 0xfffffb92
  2c:	74730072 	ldrbtvc	r0, [r3], #-114	@ 0xffffff8e
  30:	5f6b6361 	svcpl	0x006b6361
  34:	00706f74 	rsbseq	r6, r0, r4, ror pc
  38:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  3c:	64656e67 	strbtvs	r6, [r5], #-3687	@ 0xfffff199
  40:	61686320 	cmnvs	r8, r0, lsr #6
  44:	625f0072 	subsvs	r0, pc, #114	@ 0x72
  48:	735f7373 	cmpvc	pc, #-872415231	@ 0xcc000001
  4c:	00657a69 	rsbeq	r7, r5, r9, ror #20
  50:	726f6873 	rsbvc	r6, pc, #7536640	@ 0x730000
  54:	6e752074 	mrcvs	0, 3, r2, cr5, cr4, {3}
  58:	6e676973 			@ <UNDEFINED> instruction: 0x6e676973
  5c:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  60:	7600746e 	strvc	r7, [r0], -lr, ror #8
  64:	6f746365 	svcvs	0x00746365
  68:	5f007372 	svcpl	0x00007372
  6c:	61645f45 	cmnvs	r4, r5, asr #30
  70:	5f006174 	svcpl	0x00006174
  74:	6e69755f 	mcrvs	5, 3, r7, cr9, cr15, {2}
  78:	5f323374 	svcpl	0x00323374
  7c:	455f0074 	ldrbmi	r0, [pc, #-116]	@ 10 <vectors-0x7fffff0>
  80:	7865745f 	stmdavc	r5!, {r0, r1, r2, r3, r4, r6, sl, ip, sp, lr}^
  84:	616d0074 	smcvs	53252	@ 0xd004
  88:	6c006e69 	stcvs	14, cr6, [r0], {105}	@ 0x69
  8c:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  90:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  94:	736e7520 	cmnvc	lr, #32, 10	@ 0x8000000
  98:	656e6769 	strbvs	r6, [lr, #-1897]!	@ 0xfffff897
  9c:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  a0:	3a430074 	bcc	10c0278 <vectors-0x6f3fd88>
  a4:	6573555c 	ldrbvs	r5, [r3, #-1372]!	@ 0xfffffaa4
  a8:	445c7372 	ldrbmi	r7, [ip], #-882	@ 0xfffffc8e
  ac:	46202e72 			@ <UNDEFINED> instruction: 0x46202e72
  b0:	6d656572 	cfstr64vs	mvdx6, [r5, #-456]!	@ 0xfffffe38
  b4:	675c6e61 	ldrbvs	r6, [ip, -r1, ror #28]
  b8:	685f7469 	ldmdavs	pc, {r0, r3, r5, r6, sl, ip, sp, lr}^	@ <UNPREDICTABLE>
  bc:	655c6275 	ldrbvs	r6, [ip, #-629]	@ 0xfffffd8b
  c0:	6465626d 	strbtvs	r6, [r5], #-621	@ 0xfffffd93
  c4:	5f646564 	svcpl	0x00646564
  c8:	74737973 	ldrbtvc	r7, [r3], #-2419	@ 0xfffff68d
  cc:	755c6d65 	ldrbvc	r6, [ip, #-3429]	@ 0xfffff29b
  d0:	5f74696e 	svcpl	0x0074696e
  d4:	656c5c33 	strbvs	r5, [ip, #-3123]!	@ 0xfffff3cd
  d8:	6e6f7373 	mcrvs	3, 3, r7, cr15, cr3, {3}
  dc:	5f00335f 	svcpl	0x0000335f
  e0:	73625f45 	cmnvc	r2, #276	@ 0x114
  e4:	6f6c0073 	svcvs	0x006c0073
  e8:	6c20676e 	stcvs	7, cr6, [r0], #-440	@ 0xfffffe48
  ec:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  f0:	00746e69 	rsbseq	r6, r4, r9, ror #28
  f4:	7461645f 	strbtvc	r6, [r1], #-1119	@ 0xfffffba1
  f8:	69735f61 	ldmdbvs	r3!, {r0, r5, r6, r8, r9, sl, fp, ip, lr}^
  fc:	4400657a 	strmi	r6, [r0], #-1402	@ 0xfffffa86
 100:	75616665 	strbvc	r6, [r1, #-1637]!	@ 0xfffff99b
 104:	485f746c 	ldmdami	pc, {r2, r3, r5, r6, sl, ip, sp, lr}^	@ <UNPREDICTABLE>
 108:	6c646e61 	stclvs	14, cr6, [r4], #-388	@ 0xfffffe7c
 10c:	47007265 	strmi	r7, [r0, -r5, ror #4]
 110:	4320554e 			@ <UNDEFINED> instruction: 0x4320554e
 114:	31203731 			@ <UNDEFINED> instruction: 0x31203731
 118:	2e322e32 	mrccs	14, 1, r2, cr2, cr2, {1}
 11c:	30322031 	eorscc	r2, r2, r1, lsr r0
 120:	32303332 	eorscc	r3, r0, #-939524096	@ 0xc8000000
 124:	2d203431 	cfstrscs	mvf3, [r0, #-196]!	@ 0xffffff3c
 128:	7570636d 	ldrbvc	r6, [r0, #-877]!	@ 0xfffffc93
 12c:	726f633d 	rsbvc	r6, pc, #-201326592	@ 0xf4000000
 130:	2d786574 	cfldr64cs	mvdx6, [r8, #-464]!	@ 0xfffffe30
 134:	2d20336d 	stccs	3, cr3, [r0, #-436]!	@ 0xfffffe4c
 138:	6f6c666d 	svcvs	0x006c666d
 13c:	612d7461 			@ <UNDEFINED> instruction: 0x612d7461
 140:	733d6962 	teqvc	sp, #1605632	@ 0x188000
 144:	2074666f 	rsbscs	r6, r4, pc, ror #12
 148:	68746d2d 	ldmdavs	r4!, {r0, r2, r3, r5, r8, sl, fp, sp, lr}^
 14c:	20626d75 	rsbcs	r6, r2, r5, ror sp
 150:	72616d2d 	rsbvc	r6, r1, #2880	@ 0xb40
 154:	613d6863 	teqvs	sp, r3, ror #16
 158:	37766d72 			@ <UNDEFINED> instruction: 0x37766d72
 15c:	2d206d2d 	stccs	13, cr6, [r0, #-180]!	@ 0xffffff4c
 160:	61776467 	cmnvs	r7, r7, ror #8
 164:	322d6672 	eorcc	r6, sp, #119537664	@ 0x7200000
 168:	6f687300 	svcvs	0x00687300
 16c:	69207472 	stmdbvs	r0!, {r1, r4, r5, r6, sl, ip, sp, lr}
 170:	5f00746e 	svcpl	0x0000746e
 174:	61645f53 	cmnvs	r4, r3, asr pc
 178:	50006174 	andpl	r6, r0, r4, ror r1
 17c:	7473645f 	ldrbtvc	r6, [r3], #-1119	@ 0xfffffba1
 180:	6c6c6100 	stfvse	f6, [ip], #-0
 184:	6569665f 	strbvs	r6, [r9, #-1631]!	@ 0xfffff9a1
 188:	0073646c 	rsbseq	r6, r3, ip, ror #8
 18c:	6e69616d 	powvsez	f6, f1, #5.0
 190:	7600632e 	strvc	r6, [r0], -lr, lsr #6
 194:	746e6975 	strbtvc	r6, [lr], #-2421	@ 0xfffff68b
 198:	745f3233 	ldrbvc	r3, [pc], #-563	@ 1a0 <vectors-0x7fffe60>
 19c:	73657200 	cmnvc	r5, #0, 4
 1a0:	65767265 	ldrbvs	r7, [r6, #-613]!	@ 0xfffffd9b
 1a4:	5f520064 	svcpl	0x00520064
 1a8:	5f52444f 	svcpl	0x0052444f
 1ac:	73620074 	cmnvc	r2, #116	@ 0x74
 1b0:	61645f73 	smcvs	17907	@ 0x45f3
 1b4:	70006174 	andvc	r6, r0, r4, ror r1
 1b8:	315f6e69 	cmpcc	pc, r9, ror #28
 1bc:	5f520033 	svcpl	0x00520033
 1c0:	0052444f 	subseq	r4, r2, pc, asr #8

Disassembly of section .comment:

00000000 <.comment>:
   0:	3a434347 	bcc	10d0d24 <vectors-0x6f2f2dc>
   4:	72412820 	subvc	r2, r1, #32, 16	@ 0x200000
   8:	4e47206d 	cdpmi	0, 4, cr2, cr7, cr13, {3}
   c:	6f542055 	svcvs	0x00542055
  10:	68636c6f 	stmdavs	r3!, {r0, r1, r2, r3, r5, r6, sl, fp, sp, lr}^
  14:	206e6961 	rsbcs	r6, lr, r1, ror #18
  18:	322e3231 	eorcc	r3, lr, #268435459	@ 0x10000003
  1c:	41504d2e 	cmpmi	r0, lr, lsr #26
  20:	49544243 	ldmdbmi	r4, {r0, r1, r6, r9, lr}^
  24:	6c65522d 	sfmvs	f5, 2, [r5], #-180	@ 0xffffff4c
  28:	42282031 	eormi	r2, r8, #49	@ 0x31
  2c:	646c6975 	strbtvs	r6, [ip], #-2421	@ 0xfffff68b
  30:	6d726120 	ldfvse	f6, [r2, #-128]!	@ 0xffffff80
  34:	2d32312d 	ldfcss	f3, [r2, #-180]!	@ 0xffffff4c
  38:	6361706d 	cmnvs	r1, #109	@ 0x6d
  3c:	2e697462 	cdpcs	4, 6, cr7, cr9, cr2, {3}
  40:	29293433 	stmdbcs	r9!, {r0, r1, r4, r5, sl, ip, sp}
  44:	2e323120 	rsfcssp	f3, f2, f0
  48:	20312e32 	eorscs	r2, r1, r2, lsr lr
  4c:	33323032 	teqcc	r2, #50	@ 0x32
  50:	34313230 	ldrtcc	r3, [r1], #-560	@ 0xfffffdd0
	...

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002c41 	andeq	r2, r0, r1, asr #24
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000022 	andeq	r0, r0, r2, lsr #32
  10:	4d2d3705 	stcmi	7, cr3, [sp, #-20]!	@ 0xffffffec
  14:	070a0600 	streq	r0, [sl, -r0, lsl #12]
  18:	1202094d 	andne	r0, r2, #1261568	@ 0x134000
  1c:	15011404 	strne	r1, [r1, #-1028]	@ 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <vectors-0x7fb9bd0>
  28:	22061e01 	andcs	r1, r6, #1, 28
  2c:	Address 0x2c is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			@ <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000020 	andeq	r0, r0, r0, lsr #32
  14:	00000000 	andeq	r0, r0, r0
  18:	08000014 	stmdaeq	r0, {r2, r4}
  1c:	00000084 	andeq	r0, r0, r4, lsl #1
  20:	87080e41 	strhi	r0, [r8, -r1, asr #28]
  24:	41018e02 	tstmi	r1, r2, lsl #28
  28:	0d41200e 	stcleq	0, cr2, [r1, #-56]	@ 0xffffffc8
  2c:	080e7307 	stmdaeq	lr, {r0, r1, r2, r8, r9, ip, sp, lr}
  30:	000d0d41 	andeq	r0, sp, r1, asr #26
  34:	00000018 	andeq	r0, r0, r8, lsl r0
  38:	00000000 	andeq	r0, r0, r0
  3c:	08000098 	stmdaeq	r0, {r3, r4, r7}
  40:	0000000c 	andeq	r0, r0, ip
  44:	87080e41 	strhi	r0, [r8, -r1, asr #28]
  48:	41018e02 	tstmi	r1, r2, lsl #28
  4c:	0000070d 	andeq	r0, r0, sp, lsl #14
  50:	0000000c 	andeq	r0, r0, ip
  54:	ffffffff 			@ <UNDEFINED> instruction: 0xffffffff
  58:	7c020001 	stcvc	0, cr0, [r2], {1}
  5c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  60:	00000018 	andeq	r0, r0, r8, lsl r0
  64:	00000050 	andeq	r0, r0, r0, asr r0
  68:	080000a4 	stmdaeq	r0, {r2, r5, r7}
  6c:	0000007c 	andeq	r0, r0, ip, ror r0
  70:	87040e41 	strhi	r0, [r4, -r1, asr #28]
  74:	100e4101 	andne	r4, lr, r1, lsl #2
  78:	00070d41 	andeq	r0, r7, r1, asr #26
