import logging
import dataclasses
import os
from pathlib import Path

import cocotb
from cocotb.log import SimLog
import toml

from testbench import Testbench
from riscv_utils import compile_instructions, parse_data_memory, compile_riscv_test

import pyuvm as uvm

from bus import CoppervBusReadSourceBfm, CoppervBusWriteSourceBfm
from wishbone import WishboneBfm

if os.environ.get("VS_DEBUG",False):
    import debugpy
    debugpy.listen(4440)
    print("Info: debugpy waiting for client...")
    debugpy.wait_for_client()

root_dir = Path(__file__).resolve().parent.parent
sim_dir = root_dir/'sim'
toml_path = sim_dir/"tests/unit_tests.toml"
unit_tests = toml.loads(toml_path.read_text())

T_ADDR = 0x80000000
O_ADDR = 0x80000004
TC_ADDR = 0x80000008
T_PASS = 0x01000001
T_FAIL = 0x02000001

@dataclasses.dataclass
class TestParameters:
    name: str
    instructions: list = dataclasses.field(default_factory=list)
    expected_regfile_read: list = dataclasses.field(default_factory=list)
    expected_regfile_write: list = dataclasses.field(default_factory=list)
    expected_data_read: list = dataclasses.field(default_factory=list)
    expected_data_write: list = dataclasses.field(default_factory=list)
    data_memory: list = dataclasses.field(default_factory=list)
    def __repr__(self):
        p = '\n'.join([f"{k} = {repr(v)}" for k,v in dataclasses.asdict(self).items()])
        return '\n' + p

@cocotb.test(timeout_time=10,timeout_unit="us")
async def run_unit_test(dut):
    """ Copperv unit tests """
    test_name = os.environ['TEST_NAME']
    params = TestParameters(test_name,**unit_tests[test_name])
    SimLog("cocotb").setLevel(logging.DEBUG)

    instruction_memory = compile_instructions(params.instructions)
    data_memory = parse_data_memory(params.data_memory)
    tb = Testbench(dut,
        test_name,
        expected_data_read=params.expected_data_read,
        expected_data_write=params.expected_data_write,
        expected_regfile_read=params.expected_regfile_read,
        expected_regfile_write=params.expected_regfile_write,
        instruction_memory=instruction_memory,
        data_memory=data_memory)
    tb.bus_bfm.start_clock()
    await tb.bus_bfm.reset()
    await tb.finish()

@cocotb.test(timeout_time=100,timeout_unit="us")
async def run_riscv_test(dut):
    """ RISCV compliance tests """
    test_name = os.environ['TEST_NAME']
    asm_path = Path(os.environ['ASM_PATH'])
    SimLog("cocotb").setLevel(logging.DEBUG)

    instruction_memory, data_memory = compile_riscv_test(asm_path)
    tb = Testbench(dut,
        test_name,
        instruction_memory=instruction_memory,
        data_memory=data_memory,
        enable_self_checking=False,
        pass_fail_address = T_ADDR,
        pass_fail_values = {T_FAIL:False,T_PASS:True})

    tb.bus_bfm.start_clock()
    await tb.bus_bfm.reset()
    await tb.end_test.wait()

from wb_adapter_uvm import WbAdapterTest

@cocotb.test(timeout_time=1,timeout_unit="us")
async def run_wishbone_adapter_test(dut):
    """ Wishbone adapter tests """
    wb_bfm = WishboneBfm(
        clock=dut.clock,
        reset=dut.reset,
        entity=dut,
        prefix="wb_")
    r_bus_bfm = CoppervBusReadSourceBfm(
        clock=dut.clock,
        reset=dut.reset,
        entity=dut,
        prefix="cpu_r_ch_"
    )
    w_bus_bfm = CoppervBusWriteSourceBfm(
        clock=dut.clock,
        reset=dut.reset,
        entity=dut,
        prefix="cpu_w_ch_"
    )
    wb_bfm.start_clock()
    await wb_bfm.reset()
    #SimLog("bfm").setLevel(logging.DEBUG)
    uvm.ConfigDB().set(None, "*", "WB_BFM", wb_bfm)
    uvm.ConfigDB().set(None, "*", "BUS_BFM", dict(read=r_bus_bfm,write=w_bus_bfm))
    await uvm.uvm_root().run_test(WbAdapterTest,keep_singletons=True)