ARM GAS  D:\noval\Temp\ccFQOQYL.s 			page 1


   1              		.cpu cortex-m23
   2              		.arch armv8-m.base
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 0
  12              		.eabi_attribute 18, 4
  13              		.file	"gd32e23x_rcu.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "Drivers/GD32E23x/Source/gd32e23x_rcu.c"
  18              		.section	.text.rcu_deinit,"ax",%progbits
  19              		.align	1
  20              		.global	rcu_deinit
  21              		.syntax unified
  22              		.code	16
  23              		.thumb_func
  25              	rcu_deinit:
  26              	.LFB60:
   1:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** /*!
   2:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     \file    gd32e23x_rcu.c
   3:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     \brief   RCU driver
   4:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     
   5:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     \version 2024-02-22, V2.1.0, firmware for GD32E23x
   6:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** */
   7:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** 
   8:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** /*
   9:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     Copyright (c) 2024, GigaDevice Semiconductor Inc.
  10:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** 
  11:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     Redistribution and use in source and binary forms, with or without modification, 
  12:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** are permitted provided that the following conditions are met:
  13:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** 
  14:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     1. Redistributions of source code must retain the above copyright notice, this 
  15:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****        list of conditions and the following disclaimer.
  16:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     2. Redistributions in binary form must reproduce the above copyright notice, 
  17:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****        this list of conditions and the following disclaimer in the documentation 
  18:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****        and/or other materials provided with the distribution.
  19:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     3. Neither the name of the copyright holder nor the names of its contributors 
  20:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****        may be used to endorse or promote products derived from this software without 
  21:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****        specific prior written permission.
  22:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** 
  23:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" 
  24:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED 
  25:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. 
  26:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, 
  27:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT 
  28:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR 
  29:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, 
  30:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) 
  31:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY 
  32:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** OF SUCH DAMAGE.
ARM GAS  D:\noval\Temp\ccFQOQYL.s 			page 2


  33:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** */
  34:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** 
  35:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** #include "gd32e23x_rcu.h"
  36:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** 
  37:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** /* define clock source */
  38:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** #define SEL_IRC8M       0x00U
  39:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** #define SEL_HXTAL       0x01U
  40:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** #define SEL_PLL         0x02U
  41:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** 
  42:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** /* define startup timeout count */
  43:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** #define OSC_STARTUP_TIMEOUT         ((uint32_t)0x000FFFFFU)
  44:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** #define LXTAL_STARTUP_TIMEOUT       ((uint32_t)0x03FFFFFFU)
  45:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** 
  46:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** /*!
  47:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     \brief      deinitialize the RCU
  48:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     \param[in]  none
  49:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     \param[out] none
  50:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     \retval     none
  51:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** */
  52:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** void rcu_deinit(void)
  53:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** {
  27              		.loc 1 53 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 0
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  54:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     /* enable IRC8M */
  55:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     RCU_CTL0 |= RCU_CTL0_IRC8MEN;
  32              		.loc 1 55 5 view .LVU1
  33 0000 41F20003 		movw	r3, #4096
  34 0004 C4F20203 		movt	r3, 16386
  35 0008 1A68     		ldr	r2, [r3]
  36              		.loc 1 55 14 is_stmt 0 view .LVU2
  37 000a 0121     		movs	r1, #1
  38 000c 0A43     		orrs	r2, r1
  39 000e 1A60     		str	r2, [r3]
  56:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     while(0U == (RCU_CTL0 & RCU_CTL0_IRC8MSTB)){
  40              		.loc 1 56 5 is_stmt 1 view .LVU3
  41              	.L2:
  57:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     }
  42              		.loc 1 57 5 view .LVU4
  56:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     while(0U == (RCU_CTL0 & RCU_CTL0_IRC8MSTB)){
  43              		.loc 1 56 14 discriminator 1 view .LVU5
  56:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     while(0U == (RCU_CTL0 & RCU_CTL0_IRC8MSTB)){
  44              		.loc 1 56 18 is_stmt 0 discriminator 1 view .LVU6
  45 0010 41F20003 		movw	r3, #4096
  46 0014 C4F20203 		movt	r3, 16386
  47 0018 1B68     		ldr	r3, [r3]
  56:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     while(0U == (RCU_CTL0 & RCU_CTL0_IRC8MSTB)){
  48              		.loc 1 56 14 discriminator 1 view .LVU7
  49 001a 9B07     		lsls	r3, r3, #30
  50 001c F8D5     		bpl	.L2
  58:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     RCU_CFG0 &= ~RCU_CFG0_SCS;
  51              		.loc 1 58 5 is_stmt 1 view .LVU8
  52 001e 41F20403 		movw	r3, #4100
  53 0022 C4F20203 		movt	r3, 16386
  54 0026 1A68     		ldr	r2, [r3]
ARM GAS  D:\noval\Temp\ccFQOQYL.s 			page 3


  55              		.loc 1 58 14 is_stmt 0 view .LVU9
  56 0028 0321     		movs	r1, #3
  57 002a 8A43     		bics	r2, r1
  58 002c 1A60     		str	r2, [r3]
  59:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     RCU_CTL0 &= ~(RCU_CTL0_HXTALEN | RCU_CTL0_CKMEN | RCU_CTL0_PLLEN | RCU_CTL0_HXTALBPS);
  59              		.loc 1 59 5 is_stmt 1 view .LVU10
  60 002e 41F20002 		movw	r2, #4096
  61 0032 C4F20202 		movt	r2, 16386
  62 0036 1168     		ldr	r1, [r2]
  63              		.loc 1 59 14 is_stmt 0 view .LVU11
  64 0038 4FF6FF70 		movw	r0, #65535
  65 003c CFF6F260 		movt	r0, 65266
  66 0040 0140     		ands	r1, r0
  67 0042 1160     		str	r1, [r2]
  60:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     /* reset RCU */
  61:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     RCU_CFG0 &= ~(RCU_CFG0_SCS | RCU_CFG0_AHBPSC | RCU_CFG0_APB1PSC | RCU_CFG0_APB2PSC |\
  68              		.loc 1 61 5 is_stmt 1 view .LVU12
  69 0044 1A68     		ldr	r2, [r3]
  70              		.loc 1 61 14 is_stmt 0 view .LVU13
  71 0046 0C21     		movs	r1, #12
  72 0048 C0F6FF01 		movt	r1, 2303
  73 004c 0A40     		ands	r2, r1
  74 004e 1A60     		str	r2, [r3]
  62:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****                   RCU_CFG0_ADCPSC | RCU_CFG0_CKOUTSEL | RCU_CFG0_CKOUTDIV | RCU_CFG0_PLLDV);
  63:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     RCU_CFG0 &= ~(RCU_CFG0_PLLSEL | RCU_CFG0_PLLMF | RCU_CFG0_PLLMF4 | RCU_CFG0_PLLDV);
  75              		.loc 1 63 5 is_stmt 1 view .LVU14
  76 0050 1A68     		ldr	r2, [r3]
  77              		.loc 1 63 14 is_stmt 0 view .LVU15
  78 0052 4FF6FF71 		movw	r1, #65535
  79 0056 C7F2C271 		movt	r1, 30658
  80 005a 0A40     		ands	r2, r1
  81 005c 1A60     		str	r2, [r3]
  64:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     RCU_CFG1 &= ~(RCU_CFG1_PREDV);
  82              		.loc 1 64 5 is_stmt 1 view .LVU16
  83 005e 41F22C03 		movw	r3, #4140
  84 0062 C4F20203 		movt	r3, 16386
  85 0066 1A68     		ldr	r2, [r3]
  86              		.loc 1 64 14 is_stmt 0 view .LVU17
  87 0068 0F21     		movs	r1, #15
  88 006a 8A43     		bics	r2, r1
  89 006c 1A60     		str	r2, [r3]
  65:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     RCU_CFG2 &= ~(RCU_CFG2_USART0SEL | RCU_CFG2_ADCSEL);
  90              		.loc 1 65 5 is_stmt 1 view .LVU18
  91 006e 41F23003 		movw	r3, #4144
  92 0072 C4F20203 		movt	r3, 16386
  93 0076 1A68     		ldr	r2, [r3]
  94              		.loc 1 65 14 is_stmt 0 view .LVU19
  95 0078 0C49     		ldr	r1, .L4
  96 007a 0A40     		ands	r2, r1
  97 007c 1A60     		str	r2, [r3]
  66:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     RCU_CFG2 &= ~RCU_CFG2_IRC28MDIV;
  98              		.loc 1 66 5 is_stmt 1 view .LVU20
  99 007e 1A68     		ldr	r2, [r3]
 100              		.loc 1 66 14 is_stmt 0 view .LVU21
 101 0080 0B49     		ldr	r1, .L4+4
 102 0082 0A40     		ands	r2, r1
 103 0084 1A60     		str	r2, [r3]
ARM GAS  D:\noval\Temp\ccFQOQYL.s 			page 4


  67:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     RCU_CFG2 &= ~RCU_CFG2_ADCPSC2;
 104              		.loc 1 67 5 is_stmt 1 view .LVU22
 105 0086 1A68     		ldr	r2, [r3]
 106              		.loc 1 67 14 is_stmt 0 view .LVU23
 107 0088 5200     		lsls	r2, r2, #1
 108 008a 5208     		lsrs	r2, r2, #1
 109 008c 1A60     		str	r2, [r3]
  68:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     RCU_CTL1 &= ~RCU_CTL1_IRC28MEN;
 110              		.loc 1 68 5 is_stmt 1 view .LVU24
 111 008e 41F23403 		movw	r3, #4148
 112 0092 C4F20203 		movt	r3, 16386
 113 0096 1A68     		ldr	r2, [r3]
 114              		.loc 1 68 14 is_stmt 0 view .LVU25
 115 0098 0121     		movs	r1, #1
 116 009a 8A43     		bics	r2, r1
 117 009c 1A60     		str	r2, [r3]
  69:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     RCU_INT = 0x00000000U;
 118              		.loc 1 69 5 is_stmt 1 view .LVU26
 119              		.loc 1 69 13 is_stmt 0 view .LVU27
 120 009e 41F20803 		movw	r3, #4104
 121 00a2 C4F20203 		movt	r3, 16386
 122 00a6 0022     		movs	r2, #0
 123 00a8 1A60     		str	r2, [r3]
  70:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** }
 124              		.loc 1 70 1 view .LVU28
 125              		@ sp needed
 126 00aa 7047     		bx	lr
 127              	.L5:
 128              		.align	2
 129              	.L4:
 130 00ac FCFEFFFF 		.word	-260
 131 00b0 FFFFFEFF 		.word	-65537
 132              		.cfi_endproc
 133              	.LFE60:
 135              		.section	.text.rcu_periph_clock_enable,"ax",%progbits
 136              		.align	1
 137              		.global	rcu_periph_clock_enable
 138              		.syntax unified
 139              		.code	16
 140              		.thumb_func
 142              	rcu_periph_clock_enable:
 143              	.LVL0:
 144              	.LFB61:
  71:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** 
  72:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** /*!
  73:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     \brief      enable the peripherals clock
  74:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     \param[in]  periph: RCU peripherals, refer to rcu_periph_enum
  75:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****                 only one parameter can be selected which is shown as below:
  76:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****       \arg        RCU_GPIOx (x=A,B,C,F): GPIO ports clock
  77:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****       \arg        RCU_DMA: DMA clock
  78:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****       \arg        RCU_CRC: CRC clock
  79:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****       \arg        RCU_CFGCMP: CFGCMP clock
  80:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****       \arg        RCU_ADC: ADC clock
  81:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****       \arg        RCU_TIMERx (x=0,2,5,13,14,15,16): TIMER clock
  82:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****       \arg        RCU_SPIx (x=0,1): SPI clock
  83:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****       \arg        RCU_USARTx (x=0,1): USART clock
  84:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****       \arg        RCU_WWDGT: WWDGT clock
ARM GAS  D:\noval\Temp\ccFQOQYL.s 			page 5


  85:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****       \arg        RCU_I2Cx (x=0,1): I2C clock
  86:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****       \arg        RCU_PMU: PMU clock
  87:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****       \arg        RCU_RTC: RTC clock
  88:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****       \arg        RCU_DBGMCU: DBGMCU clock
  89:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     \param[out] none
  90:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     \retval     none
  91:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** */
  92:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** void rcu_periph_clock_enable(rcu_periph_enum periph)
  93:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** {
 145              		.loc 1 93 1 is_stmt 1 view -0
 146              		.cfi_startproc
 147              		@ args = 0, pretend = 0, frame = 0
 148              		@ frame_needed = 0, uses_anonymous_args = 0
 149              		@ link register save eliminated.
  94:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     RCU_REG_VAL(periph) |= BIT(RCU_BIT_POS(periph));
 150              		.loc 1 94 5 view .LVU30
 151 0000 8309     		lsrs	r3, r0, #6
 152 0002 41F2000C 		movw	ip, #4096
 153 0006 C4F2020C 		movt	ip, 16386
 154 000a 6344     		add	r3, r3, ip
 155 000c 1A68     		ldr	r2, [r3]
 156              		.loc 1 94 28 is_stmt 0 view .LVU31
 157 000e 1F21     		movs	r1, #31
 158 0010 0840     		ands	r0, r1
 159              	.LVL1:
 160              		.loc 1 94 28 view .LVU32
 161 0012 1E39     		subs	r1, r1, #30
 162 0014 8140     		lsls	r1, r1, r0
 163              		.loc 1 94 25 view .LVU33
 164 0016 0A43     		orrs	r2, r1
 165 0018 1A60     		str	r2, [r3]
  95:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** }
 166              		.loc 1 95 1 view .LVU34
 167              		@ sp needed
 168 001a 7047     		bx	lr
 169              		.cfi_endproc
 170              	.LFE61:
 172              		.section	.text.rcu_periph_clock_disable,"ax",%progbits
 173              		.align	1
 174              		.global	rcu_periph_clock_disable
 175              		.syntax unified
 176              		.code	16
 177              		.thumb_func
 179              	rcu_periph_clock_disable:
 180              	.LVL2:
 181              	.LFB62:
  96:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** 
  97:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** /*!
  98:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     \brief      disable the peripherals clock
  99:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     \param[in]  periph: RCU peripherals, refer to rcu_periph_enum
 100:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****                 only one parameter can be selected which is shown as below:
 101:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****       \arg        RCU_GPIOx (x=A,B,C,F): GPIO ports clock
 102:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****       \arg        RCU_DMA: DMA clock
 103:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****       \arg        RCU_CRC: CRC clock
 104:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****       \arg        RCU_CFGCMP: CFGCMP clock
 105:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****       \arg        RCU_ADC: ADC clock
 106:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****       \arg        RCU_TIMERx (x=0,2,5,13,14,15,16): TIMER clock
ARM GAS  D:\noval\Temp\ccFQOQYL.s 			page 6


 107:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****       \arg        RCU_SPIx (x=0,1): SPI clock
 108:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****       \arg        RCU_USARTx (x=0,1): USART clock
 109:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****       \arg        RCU_WWDGT: WWDGT clock
 110:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****       \arg        RCU_I2Cx (x=0,1): I2C clock
 111:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****       \arg        RCU_PMU: PMU clock
 112:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****       \arg        RCU_RTC: RTC clock
 113:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****       \arg        RCU_DBGMCU: DBGMCU clock
 114:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     \param[out] none
 115:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     \retval     none
 116:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** */
 117:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** void rcu_periph_clock_disable(rcu_periph_enum periph)
 118:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** {
 182              		.loc 1 118 1 is_stmt 1 view -0
 183              		.cfi_startproc
 184              		@ args = 0, pretend = 0, frame = 0
 185              		@ frame_needed = 0, uses_anonymous_args = 0
 186              		@ link register save eliminated.
 119:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     RCU_REG_VAL(periph) &= ~BIT(RCU_BIT_POS(periph));
 187              		.loc 1 119 5 view .LVU36
 188 0000 8309     		lsrs	r3, r0, #6
 189 0002 41F2000C 		movw	ip, #4096
 190 0006 C4F2020C 		movt	ip, 16386
 191 000a 6344     		add	r3, r3, ip
 192 000c 1A68     		ldr	r2, [r3]
 193              		.loc 1 119 29 is_stmt 0 view .LVU37
 194 000e 1F21     		movs	r1, #31
 195 0010 0840     		ands	r0, r1
 196              	.LVL3:
 197              		.loc 1 119 29 view .LVU38
 198 0012 1E39     		subs	r1, r1, #30
 199 0014 8140     		lsls	r1, r1, r0
 200              		.loc 1 119 25 view .LVU39
 201 0016 8A43     		bics	r2, r1
 202 0018 1A60     		str	r2, [r3]
 120:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** }
 203              		.loc 1 120 1 view .LVU40
 204              		@ sp needed
 205 001a 7047     		bx	lr
 206              		.cfi_endproc
 207              	.LFE62:
 209              		.section	.text.rcu_periph_clock_sleep_enable,"ax",%progbits
 210              		.align	1
 211              		.global	rcu_periph_clock_sleep_enable
 212              		.syntax unified
 213              		.code	16
 214              		.thumb_func
 216              	rcu_periph_clock_sleep_enable:
 217              	.LVL4:
 218              	.LFB63:
 121:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** 
 122:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** /*!
 123:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     \brief      enable the peripherals clock when sleep mode
 124:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     \param[in]  periph: RCU peripherals, refer to rcu_periph_sleep_enum
 125:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****                 only one parameter can be selected which is shown as below:
 126:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****       \arg        RCU_FMC_SLP: FMC clock
 127:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****       \arg        RCU_SRAM_SLP: SRAM clock
 128:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     \param[out] none
ARM GAS  D:\noval\Temp\ccFQOQYL.s 			page 7


 129:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     \retval     none
 130:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** */
 131:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** void rcu_periph_clock_sleep_enable(rcu_periph_sleep_enum periph)
 132:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** {
 219              		.loc 1 132 1 is_stmt 1 view -0
 220              		.cfi_startproc
 221              		@ args = 0, pretend = 0, frame = 0
 222              		@ frame_needed = 0, uses_anonymous_args = 0
 223              		@ link register save eliminated.
 133:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     RCU_REG_VAL(periph) |= BIT(RCU_BIT_POS(periph));
 224              		.loc 1 133 5 view .LVU42
 225 0000 8309     		lsrs	r3, r0, #6
 226 0002 41F2000C 		movw	ip, #4096
 227 0006 C4F2020C 		movt	ip, 16386
 228 000a 6344     		add	r3, r3, ip
 229 000c 1A68     		ldr	r2, [r3]
 230              		.loc 1 133 28 is_stmt 0 view .LVU43
 231 000e 1F21     		movs	r1, #31
 232 0010 0840     		ands	r0, r1
 233              	.LVL5:
 234              		.loc 1 133 28 view .LVU44
 235 0012 1E39     		subs	r1, r1, #30
 236 0014 8140     		lsls	r1, r1, r0
 237              		.loc 1 133 25 view .LVU45
 238 0016 0A43     		orrs	r2, r1
 239 0018 1A60     		str	r2, [r3]
 134:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** }
 240              		.loc 1 134 1 view .LVU46
 241              		@ sp needed
 242 001a 7047     		bx	lr
 243              		.cfi_endproc
 244              	.LFE63:
 246              		.section	.text.rcu_periph_clock_sleep_disable,"ax",%progbits
 247              		.align	1
 248              		.global	rcu_periph_clock_sleep_disable
 249              		.syntax unified
 250              		.code	16
 251              		.thumb_func
 253              	rcu_periph_clock_sleep_disable:
 254              	.LVL6:
 255              	.LFB64:
 135:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** 
 136:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** /*!
 137:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     \brief      disable the peripherals clock when sleep mode
 138:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     \param[in]  periph: RCU peripherals, refer to rcu_periph_sleep_enum
 139:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****                 only one parameter can be selected which is shown as below:
 140:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****       \arg        RCU_FMC_SLP: FMC clock
 141:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****       \arg        RCU_SRAM_SLP: SRAM clock
 142:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     \param[out] none
 143:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     \retval     none
 144:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** */
 145:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** void rcu_periph_clock_sleep_disable(rcu_periph_sleep_enum periph)
 146:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** {
 256              		.loc 1 146 1 is_stmt 1 view -0
 257              		.cfi_startproc
 258              		@ args = 0, pretend = 0, frame = 0
 259              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  D:\noval\Temp\ccFQOQYL.s 			page 8


 260              		@ link register save eliminated.
 147:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     RCU_REG_VAL(periph) &= ~BIT(RCU_BIT_POS(periph));
 261              		.loc 1 147 5 view .LVU48
 262 0000 8309     		lsrs	r3, r0, #6
 263 0002 41F2000C 		movw	ip, #4096
 264 0006 C4F2020C 		movt	ip, 16386
 265 000a 6344     		add	r3, r3, ip
 266 000c 1A68     		ldr	r2, [r3]
 267              		.loc 1 147 29 is_stmt 0 view .LVU49
 268 000e 1F21     		movs	r1, #31
 269 0010 0840     		ands	r0, r1
 270              	.LVL7:
 271              		.loc 1 147 29 view .LVU50
 272 0012 1E39     		subs	r1, r1, #30
 273 0014 8140     		lsls	r1, r1, r0
 274              		.loc 1 147 25 view .LVU51
 275 0016 8A43     		bics	r2, r1
 276 0018 1A60     		str	r2, [r3]
 148:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** }
 277              		.loc 1 148 1 view .LVU52
 278              		@ sp needed
 279 001a 7047     		bx	lr
 280              		.cfi_endproc
 281              	.LFE64:
 283              		.section	.text.rcu_periph_reset_enable,"ax",%progbits
 284              		.align	1
 285              		.global	rcu_periph_reset_enable
 286              		.syntax unified
 287              		.code	16
 288              		.thumb_func
 290              	rcu_periph_reset_enable:
 291              	.LVL8:
 292              	.LFB65:
 149:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** /*!
 150:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     \brief      reset the peripherals
 151:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     \param[in]  periph_reset: RCU peripherals reset, refer to rcu_periph_reset_enum
 152:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****                 only one parameter can be selected which is shown as below:
 153:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****       \arg        RCU_GPIOxRST (x=A,B,C,F): reset GPIO ports
 154:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****       \arg        RCU_CFGCMPRST: reset CFGCMP
 155:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****       \arg        RCU_ADCRST: reset ADC
 156:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****       \arg        RCU_TIMERxRST (x=0,2,5,13,14,15,16): reset TIMER
 157:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****       \arg        RCU_SPIxRST (x=0,1): reset SPI
 158:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****       \arg        RCU_USARTxRST (x=0,1): reset USART
 159:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****       \arg        RCU_WWDGTRST: reset WWDGT
 160:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****       \arg        RCU_I2CxRST (x=0,1): reset I2C
 161:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****       \arg        RCU_PMURST: reset PMU
 162:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     \param[out] none
 163:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     \retval     none
 164:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** */
 165:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** void rcu_periph_reset_enable(rcu_periph_reset_enum periph_reset)
 166:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** {
 293              		.loc 1 166 1 is_stmt 1 view -0
 294              		.cfi_startproc
 295              		@ args = 0, pretend = 0, frame = 0
 296              		@ frame_needed = 0, uses_anonymous_args = 0
 297              		@ link register save eliminated.
 167:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     RCU_REG_VAL(periph_reset) |= BIT(RCU_BIT_POS(periph_reset));
ARM GAS  D:\noval\Temp\ccFQOQYL.s 			page 9


 298              		.loc 1 167 5 view .LVU54
 299 0000 8309     		lsrs	r3, r0, #6
 300 0002 41F2000C 		movw	ip, #4096
 301 0006 C4F2020C 		movt	ip, 16386
 302 000a 6344     		add	r3, r3, ip
 303 000c 1A68     		ldr	r2, [r3]
 304              		.loc 1 167 34 is_stmt 0 view .LVU55
 305 000e 1F21     		movs	r1, #31
 306 0010 0840     		ands	r0, r1
 307              	.LVL9:
 308              		.loc 1 167 34 view .LVU56
 309 0012 1E39     		subs	r1, r1, #30
 310 0014 8140     		lsls	r1, r1, r0
 311              		.loc 1 167 31 view .LVU57
 312 0016 0A43     		orrs	r2, r1
 313 0018 1A60     		str	r2, [r3]
 168:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** }
 314              		.loc 1 168 1 view .LVU58
 315              		@ sp needed
 316 001a 7047     		bx	lr
 317              		.cfi_endproc
 318              	.LFE65:
 320              		.section	.text.rcu_periph_reset_disable,"ax",%progbits
 321              		.align	1
 322              		.global	rcu_periph_reset_disable
 323              		.syntax unified
 324              		.code	16
 325              		.thumb_func
 327              	rcu_periph_reset_disable:
 328              	.LVL10:
 329              	.LFB66:
 169:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** 
 170:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** /*!
 171:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     \brief      disable reset the peripheral
 172:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     \param[in]  periph_reset: RCU peripherals reset, refer to rcu_periph_reset_enum
 173:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****                 only one parameter can be selected which is shown as below:
 174:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****       \arg        RCU_GPIOxRST (x=A,B,C,F): reset GPIO ports
 175:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****       \arg        RCU_CFGCMPRST: reset CFGCMP
 176:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****       \arg        RCU_ADCRST: reset ADC
 177:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****       \arg        RCU_TIMERxRST (x=0,2,5,13,14,15,16): reset TIMER
 178:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****       \arg        RCU_SPIxRST (x=0,1): reset SPI
 179:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****       \arg        RCU_USARTxRST (x=0,1): reset USART
 180:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****       \arg        RCU_WWDGTRST: reset WWDGT
 181:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****       \arg        RCU_I2CxRST (x=0,1): reset I2C
 182:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****       \arg        RCU_PMURST: reset PMU
 183:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     \param[out] none
 184:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     \retval     none
 185:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** */
 186:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** void rcu_periph_reset_disable(rcu_periph_reset_enum periph_reset)
 187:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** {
 330              		.loc 1 187 1 is_stmt 1 view -0
 331              		.cfi_startproc
 332              		@ args = 0, pretend = 0, frame = 0
 333              		@ frame_needed = 0, uses_anonymous_args = 0
 334              		@ link register save eliminated.
 188:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     RCU_REG_VAL(periph_reset) &= ~BIT(RCU_BIT_POS(periph_reset));
 335              		.loc 1 188 5 view .LVU60
ARM GAS  D:\noval\Temp\ccFQOQYL.s 			page 10


 336 0000 8309     		lsrs	r3, r0, #6
 337 0002 41F2000C 		movw	ip, #4096
 338 0006 C4F2020C 		movt	ip, 16386
 339 000a 6344     		add	r3, r3, ip
 340 000c 1A68     		ldr	r2, [r3]
 341              		.loc 1 188 35 is_stmt 0 view .LVU61
 342 000e 1F21     		movs	r1, #31
 343 0010 0840     		ands	r0, r1
 344              	.LVL11:
 345              		.loc 1 188 35 view .LVU62
 346 0012 1E39     		subs	r1, r1, #30
 347 0014 8140     		lsls	r1, r1, r0
 348              		.loc 1 188 31 view .LVU63
 349 0016 8A43     		bics	r2, r1
 350 0018 1A60     		str	r2, [r3]
 189:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** }
 351              		.loc 1 189 1 view .LVU64
 352              		@ sp needed
 353 001a 7047     		bx	lr
 354              		.cfi_endproc
 355              	.LFE66:
 357              		.section	.text.rcu_bkp_reset_enable,"ax",%progbits
 358              		.align	1
 359              		.global	rcu_bkp_reset_enable
 360              		.syntax unified
 361              		.code	16
 362              		.thumb_func
 364              	rcu_bkp_reset_enable:
 365              	.LFB67:
 190:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** 
 191:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** /*!
 192:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     \brief      reset the BKP
 193:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     \param[in]  none
 194:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     \param[out] none
 195:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     \retval     none
 196:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** */
 197:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** void rcu_bkp_reset_enable(void)
 198:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** {
 366              		.loc 1 198 1 is_stmt 1 view -0
 367              		.cfi_startproc
 368              		@ args = 0, pretend = 0, frame = 0
 369              		@ frame_needed = 0, uses_anonymous_args = 0
 370              		@ link register save eliminated.
 199:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     RCU_BDCTL |= RCU_BDCTL_BKPRST;
 371              		.loc 1 199 5 view .LVU66
 372 0000 41F22003 		movw	r3, #4128
 373 0004 C4F20203 		movt	r3, 16386
 374 0008 1968     		ldr	r1, [r3]
 375              		.loc 1 199 15 is_stmt 0 view .LVU67
 376 000a 8022     		movs	r2, #128
 377 000c 5202     		lsls	r2, r2, #9
 378 000e 0A43     		orrs	r2, r1
 379 0010 1A60     		str	r2, [r3]
 200:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** }
 380              		.loc 1 200 1 view .LVU68
 381              		@ sp needed
 382 0012 7047     		bx	lr
ARM GAS  D:\noval\Temp\ccFQOQYL.s 			page 11


 383              		.cfi_endproc
 384              	.LFE67:
 386              		.section	.text.rcu_bkp_reset_disable,"ax",%progbits
 387              		.align	1
 388              		.global	rcu_bkp_reset_disable
 389              		.syntax unified
 390              		.code	16
 391              		.thumb_func
 393              	rcu_bkp_reset_disable:
 394              	.LFB68:
 201:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** 
 202:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** /*!
 203:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     \brief      disable the BKP reset
 204:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     \param[in]  none
 205:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     \param[out] none
 206:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     \retval     none
 207:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** */
 208:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** void rcu_bkp_reset_disable(void)
 209:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** {
 395              		.loc 1 209 1 is_stmt 1 view -0
 396              		.cfi_startproc
 397              		@ args = 0, pretend = 0, frame = 0
 398              		@ frame_needed = 0, uses_anonymous_args = 0
 399              		@ link register save eliminated.
 210:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     RCU_BDCTL &= ~RCU_BDCTL_BKPRST;
 400              		.loc 1 210 5 view .LVU70
 401 0000 41F22003 		movw	r3, #4128
 402 0004 C4F20203 		movt	r3, 16386
 403 0008 1A68     		ldr	r2, [r3]
 404              		.loc 1 210 15 is_stmt 0 view .LVU71
 405 000a 0249     		ldr	r1, .L14
 406 000c 0A40     		ands	r2, r1
 407 000e 1A60     		str	r2, [r3]
 211:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** }
 408              		.loc 1 211 1 view .LVU72
 409              		@ sp needed
 410 0010 7047     		bx	lr
 411              	.L15:
 412 0012 C046     		.align	2
 413              	.L14:
 414 0014 FFFFFEFF 		.word	-65537
 415              		.cfi_endproc
 416              	.LFE68:
 418              		.section	.text.rcu_system_clock_source_config,"ax",%progbits
 419              		.align	1
 420              		.global	rcu_system_clock_source_config
 421              		.syntax unified
 422              		.code	16
 423              		.thumb_func
 425              	rcu_system_clock_source_config:
 426              	.LVL12:
 427              	.LFB69:
 212:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** 
 213:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** /*!
 214:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     \brief      configure the system clock source
 215:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     \param[in]  ck_sys: system clock source select
 216:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****                 only one parameter can be selected which is shown as below:
ARM GAS  D:\noval\Temp\ccFQOQYL.s 			page 12


 217:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****       \arg        RCU_CKSYSSRC_IRC8M: select CK_IRC8M as the CK_SYS source
 218:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****       \arg        RCU_CKSYSSRC_HXTAL: select CK_HXTAL as the CK_SYS source
 219:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****       \arg        RCU_CKSYSSRC_PLL: select CK_PLL as the CK_SYS source
 220:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     \param[out] none
 221:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     \retval     none
 222:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** */
 223:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** void rcu_system_clock_source_config(uint32_t ck_sys)
 224:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** {
 428              		.loc 1 224 1 is_stmt 1 view -0
 429              		.cfi_startproc
 430              		@ args = 0, pretend = 0, frame = 0
 431              		@ frame_needed = 0, uses_anonymous_args = 0
 432              		@ link register save eliminated.
 225:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     uint32_t cksys_source = 0U;
 433              		.loc 1 225 5 view .LVU74
 226:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     cksys_source = RCU_CFG0;
 434              		.loc 1 226 5 view .LVU75
 435              		.loc 1 226 18 is_stmt 0 view .LVU76
 436 0000 41F20402 		movw	r2, #4100
 437 0004 C4F20202 		movt	r2, 16386
 438 0008 1368     		ldr	r3, [r2]
 439              	.LVL13:
 227:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     /* reset the SCS bits and set according to ck_sys */
 228:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     cksys_source &= ~RCU_CFG0_SCS;
 440              		.loc 1 228 5 is_stmt 1 view .LVU77
 441              		.loc 1 228 18 is_stmt 0 view .LVU78
 442 000a 0321     		movs	r1, #3
 443 000c 8B43     		bics	r3, r1
 444              	.LVL14:
 229:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     RCU_CFG0 = (ck_sys | cksys_source);
 445              		.loc 1 229 5 is_stmt 1 view .LVU79
 446              		.loc 1 229 24 is_stmt 0 view .LVU80
 447 000e 0343     		orrs	r3, r0
 448              	.LVL15:
 449              		.loc 1 229 14 view .LVU81
 450 0010 1360     		str	r3, [r2]
 230:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** }
 451              		.loc 1 230 1 view .LVU82
 452              		@ sp needed
 453 0012 7047     		bx	lr
 454              		.cfi_endproc
 455              	.LFE69:
 457              		.section	.text.rcu_system_clock_source_get,"ax",%progbits
 458              		.align	1
 459              		.global	rcu_system_clock_source_get
 460              		.syntax unified
 461              		.code	16
 462              		.thumb_func
 464              	rcu_system_clock_source_get:
 465              	.LFB70:
 231:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** 
 232:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** /*!
 233:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     \brief      get the system clock source
 234:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     \param[in]  none
 235:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     \param[out] none
 236:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     \retval     which clock is selected as CK_SYS source
 237:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****       \arg        RCU_SCSS_IRC8M: select CK_IRC8M as the CK_SYS source
ARM GAS  D:\noval\Temp\ccFQOQYL.s 			page 13


 238:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****       \arg        RCU_SCSS_HXTAL: select CK_HXTAL as the CK_SYS source
 239:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****       \arg        RCU_SCSS_PLL: select CK_PLL as the CK_SYS source
 240:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** */
 241:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** uint32_t rcu_system_clock_source_get(void)
 242:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** {
 466              		.loc 1 242 1 is_stmt 1 view -0
 467              		.cfi_startproc
 468              		@ args = 0, pretend = 0, frame = 0
 469              		@ frame_needed = 0, uses_anonymous_args = 0
 470              		@ link register save eliminated.
 243:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     return (RCU_CFG0 & RCU_CFG0_SCSS);
 471              		.loc 1 243 5 view .LVU84
 472              		.loc 1 243 22 is_stmt 0 view .LVU85
 473 0000 41F20403 		movw	r3, #4100
 474 0004 C4F20203 		movt	r3, 16386
 475 0008 1B68     		ldr	r3, [r3]
 476 000a 0C20     		movs	r0, #12
 477 000c 1840     		ands	r0, r3
 244:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** }
 478              		.loc 1 244 1 view .LVU86
 479              		@ sp needed
 480 000e 7047     		bx	lr
 481              		.cfi_endproc
 482              	.LFE70:
 484              		.section	.text.rcu_ahb_clock_config,"ax",%progbits
 485              		.align	1
 486              		.global	rcu_ahb_clock_config
 487              		.syntax unified
 488              		.code	16
 489              		.thumb_func
 491              	rcu_ahb_clock_config:
 492              	.LVL16:
 493              	.LFB71:
 245:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** 
 246:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** /*!
 247:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     \brief      configure the AHB clock prescaler selection
 248:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     \param[in]  ck_ahb: AHB clock prescaler selection
 249:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****                 only one parameter can be selected which is shown as below:
 250:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****       \arg        RCU_AHB_CKSYS_DIVx(x=1, 2, 4, 8, 16, 64, 128, 256, 512): AHB clock is divided by 
 251:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     \param[out] none
 252:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     \retval     none
 253:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** */
 254:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** void rcu_ahb_clock_config(uint32_t ck_ahb)
 255:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** {
 494              		.loc 1 255 1 is_stmt 1 view -0
 495              		.cfi_startproc
 496              		@ args = 0, pretend = 0, frame = 0
 497              		@ frame_needed = 0, uses_anonymous_args = 0
 498              		@ link register save eliminated.
 256:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     uint32_t ahbpsc = 0U;
 499              		.loc 1 256 5 view .LVU88
 257:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     ahbpsc = RCU_CFG0;
 500              		.loc 1 257 5 view .LVU89
 501              		.loc 1 257 12 is_stmt 0 view .LVU90
 502 0000 41F20402 		movw	r2, #4100
 503 0004 C4F20202 		movt	r2, 16386
 504 0008 1368     		ldr	r3, [r2]
ARM GAS  D:\noval\Temp\ccFQOQYL.s 			page 14


 505              	.LVL17:
 258:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     /* reset the AHBPSC bits and set according to ck_ahb */
 259:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     ahbpsc &= ~RCU_CFG0_AHBPSC;
 506              		.loc 1 259 5 is_stmt 1 view .LVU91
 507              		.loc 1 259 12 is_stmt 0 view .LVU92
 508 000a F021     		movs	r1, #240
 509 000c 8B43     		bics	r3, r1
 510              	.LVL18:
 260:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     RCU_CFG0 = (ck_ahb | ahbpsc);
 511              		.loc 1 260 5 is_stmt 1 view .LVU93
 512              		.loc 1 260 24 is_stmt 0 view .LVU94
 513 000e 0343     		orrs	r3, r0
 514              	.LVL19:
 515              		.loc 1 260 14 view .LVU95
 516 0010 1360     		str	r3, [r2]
 261:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** }
 517              		.loc 1 261 1 view .LVU96
 518              		@ sp needed
 519 0012 7047     		bx	lr
 520              		.cfi_endproc
 521              	.LFE71:
 523              		.section	.text.rcu_apb1_clock_config,"ax",%progbits
 524              		.align	1
 525              		.global	rcu_apb1_clock_config
 526              		.syntax unified
 527              		.code	16
 528              		.thumb_func
 530              	rcu_apb1_clock_config:
 531              	.LVL20:
 532              	.LFB72:
 262:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** 
 263:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** /*!
 264:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     \brief      configure the APB1 clock prescaler selection
 265:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     \param[in]  ck_apb1: APB1 clock prescaler selection
 266:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****                 only one parameter can be selected which is shown as below:
 267:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****       \arg        RCU_APB1_CKAHB_DIV1: select CK_AHB as CK_APB1
 268:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****       \arg        RCU_APB1_CKAHB_DIV2: select CK_AHB/2 as CK_APB1
 269:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****       \arg        RCU_APB1_CKAHB_DIV4: select CK_AHB/4 as CK_APB1
 270:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****       \arg        RCU_APB1_CKAHB_DIV8: select CK_AHB/8 as CK_APB1
 271:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****       \arg        RCU_APB1_CKAHB_DIV16: select CK_AHB/16 as CK_APB1
 272:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     \param[out] none
 273:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     \retval     none
 274:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** */
 275:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** void rcu_apb1_clock_config(uint32_t ck_apb1)
 276:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** {
 533              		.loc 1 276 1 is_stmt 1 view -0
 534              		.cfi_startproc
 535              		@ args = 0, pretend = 0, frame = 0
 536              		@ frame_needed = 0, uses_anonymous_args = 0
 537              		@ link register save eliminated.
 277:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     uint32_t apb1psc = 0U;
 538              		.loc 1 277 5 view .LVU98
 278:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     apb1psc = RCU_CFG0;
 539              		.loc 1 278 5 view .LVU99
 540              		.loc 1 278 13 is_stmt 0 view .LVU100
 541 0000 41F20402 		movw	r2, #4100
 542 0004 C4F20202 		movt	r2, 16386
ARM GAS  D:\noval\Temp\ccFQOQYL.s 			page 15


 543 0008 1368     		ldr	r3, [r2]
 544              	.LVL21:
 279:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     /* reset the APB1PSC and set according to ck_apb1 */
 280:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     apb1psc &= ~RCU_CFG0_APB1PSC;
 545              		.loc 1 280 5 is_stmt 1 view .LVU101
 546              		.loc 1 280 13 is_stmt 0 view .LVU102
 547 000a 0249     		ldr	r1, .L20
 548 000c 0B40     		ands	r3, r1
 549              	.LVL22:
 281:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     RCU_CFG0 = (ck_apb1 | apb1psc);
 550              		.loc 1 281 5 is_stmt 1 view .LVU103
 551              		.loc 1 281 25 is_stmt 0 view .LVU104
 552 000e 0343     		orrs	r3, r0
 553              	.LVL23:
 554              		.loc 1 281 14 view .LVU105
 555 0010 1360     		str	r3, [r2]
 282:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** }
 556              		.loc 1 282 1 view .LVU106
 557              		@ sp needed
 558 0012 7047     		bx	lr
 559              	.L21:
 560              		.align	2
 561              	.L20:
 562 0014 FFF8FFFF 		.word	-1793
 563              		.cfi_endproc
 564              	.LFE72:
 566              		.section	.text.rcu_apb2_clock_config,"ax",%progbits
 567              		.align	1
 568              		.global	rcu_apb2_clock_config
 569              		.syntax unified
 570              		.code	16
 571              		.thumb_func
 573              	rcu_apb2_clock_config:
 574              	.LVL24:
 575              	.LFB73:
 283:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** 
 284:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** /*!
 285:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     \brief      configure the APB2 clock prescaler selection
 286:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     \param[in]  ck_apb2: APB2 clock prescaler selection
 287:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****                 only one parameter can be selected which is shown as below:
 288:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****       \arg        RCU_APB2_CKAHB_DIV1: select CK_AHB as CK_APB2
 289:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****       \arg        RCU_APB2_CKAHB_DIV2: select CK_AHB/2 as CK_APB2
 290:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****       \arg        RCU_APB2_CKAHB_DIV4: select CK_AHB/4 as CK_APB2
 291:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****       \arg        RCU_APB2_CKAHB_DIV8: select CK_AHB/8 as CK_APB2
 292:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****       \arg        RCU_APB2_CKAHB_DIV16: select CK_AHB/16 as CK_APB2
 293:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     \param[out] none
 294:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     \retval     none
 295:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** */
 296:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** void rcu_apb2_clock_config(uint32_t ck_apb2)
 297:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** {
 576              		.loc 1 297 1 is_stmt 1 view -0
 577              		.cfi_startproc
 578              		@ args = 0, pretend = 0, frame = 0
 579              		@ frame_needed = 0, uses_anonymous_args = 0
 580              		@ link register save eliminated.
 298:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     uint32_t apb2psc = 0U;
 581              		.loc 1 298 5 view .LVU108
ARM GAS  D:\noval\Temp\ccFQOQYL.s 			page 16


 299:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     apb2psc = RCU_CFG0;
 582              		.loc 1 299 5 view .LVU109
 583              		.loc 1 299 13 is_stmt 0 view .LVU110
 584 0000 41F20402 		movw	r2, #4100
 585 0004 C4F20202 		movt	r2, 16386
 586 0008 1368     		ldr	r3, [r2]
 587              	.LVL25:
 300:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     /* reset the APB2PSC and set according to ck_apb2 */
 301:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     apb2psc &= ~RCU_CFG0_APB2PSC;
 588              		.loc 1 301 5 is_stmt 1 view .LVU111
 589              		.loc 1 301 13 is_stmt 0 view .LVU112
 590 000a 0249     		ldr	r1, .L23
 591 000c 0B40     		ands	r3, r1
 592              	.LVL26:
 302:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     RCU_CFG0 = (ck_apb2 | apb2psc);
 593              		.loc 1 302 5 is_stmt 1 view .LVU113
 594              		.loc 1 302 25 is_stmt 0 view .LVU114
 595 000e 0343     		orrs	r3, r0
 596              	.LVL27:
 597              		.loc 1 302 14 view .LVU115
 598 0010 1360     		str	r3, [r2]
 303:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** }
 599              		.loc 1 303 1 view .LVU116
 600              		@ sp needed
 601 0012 7047     		bx	lr
 602              	.L24:
 603              		.align	2
 604              	.L23:
 605 0014 FFC7FFFF 		.word	-14337
 606              		.cfi_endproc
 607              	.LFE73:
 609              		.section	.text.rcu_adc_clock_config,"ax",%progbits
 610              		.align	1
 611              		.global	rcu_adc_clock_config
 612              		.syntax unified
 613              		.code	16
 614              		.thumb_func
 616              	rcu_adc_clock_config:
 617              	.LVL28:
 618              	.LFB74:
 304:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** 
 305:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** /*!
 306:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     \brief      configure the ADC clock prescaler selection
 307:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     \param[in]  ck_adc: ADC clock prescaler selection, refer to rcu_adc_clock_enum
 308:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****                 only one parameter can be selected which is shown as below:
 309:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****       \arg        RCU_ADCCK_IRC28M_DIV2: select CK_IRC28M/2 as CK_ADC
 310:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****       \arg        RCU_ADCCK_IRC28M: select CK_IRC28M as CK_ADC
 311:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****       \arg        RCU_ADCCK_APB2_DIV2: select CK_APB2/2 as CK_ADC
 312:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****       \arg        RCU_ADCCK_AHB_DIV3: select CK_AHB/3 as CK_ADC
 313:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****       \arg        RCU_ADCCK_APB2_DIV4: select CK_APB2/4 as CK_ADC
 314:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****       \arg        RCU_ADCCK_AHB_DIV5: select CK_AHB/5 as CK_ADC
 315:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****       \arg        RCU_ADCCK_APB2_DIV6: select CK_APB2/6 as CK_ADC
 316:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****       \arg        RCU_ADCCK_AHB_DIV7: select CK_AHB/7 as CK_ADC
 317:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****       \arg        RCU_ADCCK_APB2_DIV8: select CK_APB2/8 as CK_ADC
 318:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****       \arg        RCU_ADCCK_AHB_DIV9: select CK_AHB/9 as CK_ADC
 319:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     \param[out] none
 320:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     \retval     none
ARM GAS  D:\noval\Temp\ccFQOQYL.s 			page 17


 321:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** */
 322:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** void rcu_adc_clock_config(rcu_adc_clock_enum ck_adc)
 323:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** {
 619              		.loc 1 323 1 is_stmt 1 view -0
 620              		.cfi_startproc
 621              		@ args = 0, pretend = 0, frame = 0
 622              		@ frame_needed = 0, uses_anonymous_args = 0
 623              		@ link register save eliminated.
 324:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     /* reset the ADCPSC, ADCSEL, IRC28MDIV bits */
 325:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     RCU_CFG0 &= ~RCU_CFG0_ADCPSC;
 624              		.loc 1 325 5 view .LVU118
 625 0000 41F20403 		movw	r3, #4100
 626 0004 C4F20203 		movt	r3, 16386
 627 0008 1A68     		ldr	r2, [r3]
 628              		.loc 1 325 14 is_stmt 0 view .LVU119
 629 000a 6A49     		ldr	r1, .L38
 630 000c 0A40     		ands	r2, r1
 631 000e 1A60     		str	r2, [r3]
 326:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     RCU_CFG2 &= ~(RCU_CFG2_ADCSEL | RCU_CFG2_IRC28MDIV | RCU_CFG2_ADCPSC2);
 632              		.loc 1 326 5 is_stmt 1 view .LVU120
 633 0010 41F23003 		movw	r3, #4144
 634 0014 C4F20203 		movt	r3, 16386
 635 0018 1A68     		ldr	r2, [r3]
 636              		.loc 1 326 14 is_stmt 0 view .LVU121
 637 001a 4FF6FF61 		movw	r1, #65279
 638 001e C7F6FE71 		movt	r1, 32766
 639 0022 0A40     		ands	r2, r1
 640 0024 1A60     		str	r2, [r3]
 327:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** 
 328:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     /* set the ADC clock according to ck_adc */
 329:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     switch(ck_adc){
 641              		.loc 1 329 5 is_stmt 1 view .LVU122
 642 0026 0928     		cmp	r0, #9
 643 0028 0FD8     		bhi	.L25
 644 002a 8000     		lsls	r0, r0, #2
 645              	.LVL29:
 646              		.loc 1 329 5 is_stmt 0 view .LVU123
 647 002c 624B     		ldr	r3, .L38+4
 648 002e 1B58     		ldr	r3, [r3, r0]
 649 0030 9F46     		mov	pc, r3
 650              		.section	.rodata.rcu_adc_clock_config,"a",%progbits
 651              		.align	2
 652              	.L28:
 653 0000 32000000 		.word	.L37
 654 0004 4C000000 		.word	.L36
 655 0008 68000000 		.word	.L35
 656 000c 88000000 		.word	.L34
 657 0010 B2000000 		.word	.L33
 658 0014 D8000000 		.word	.L32
 659 0018 08010000 		.word	.L31
 660 001c 2E010000 		.word	.L30
 661 0020 5E010000 		.word	.L29
 662 0024 84010000 		.word	.L27
 663              		.section	.text.rcu_adc_clock_config
 664              	.L37:
 330:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     case RCU_ADCCK_IRC28M_DIV2:
 331:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         RCU_CFG2 &= ~RCU_CFG2_IRC28MDIV;
ARM GAS  D:\noval\Temp\ccFQOQYL.s 			page 18


 665              		.loc 1 331 9 is_stmt 1 view .LVU124
 666 0032 41F23003 		movw	r3, #4144
 667 0036 C4F20203 		movt	r3, 16386
 668 003a 1A68     		ldr	r2, [r3]
 669              		.loc 1 331 18 is_stmt 0 view .LVU125
 670 003c 5F49     		ldr	r1, .L38+8
 671 003e 0A40     		ands	r2, r1
 672 0040 1A60     		str	r2, [r3]
 332:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         RCU_CFG2 &= ~RCU_CFG2_ADCSEL;
 673              		.loc 1 332 9 is_stmt 1 view .LVU126
 674 0042 1A68     		ldr	r2, [r3]
 675              		.loc 1 332 18 is_stmt 0 view .LVU127
 676 0044 5E49     		ldr	r1, .L38+12
 677 0046 0A40     		ands	r2, r1
 678 0048 1A60     		str	r2, [r3]
 333:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         break;
 679              		.loc 1 333 9 is_stmt 1 view .LVU128
 680              	.L25:
 334:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     case RCU_ADCCK_IRC28M:
 335:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         RCU_CFG2 |= RCU_CFG2_IRC28MDIV;
 336:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         RCU_CFG2 &= ~RCU_CFG2_ADCSEL;
 337:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         break;
 338:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     case RCU_ADCCK_APB2_DIV2:
 339:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         RCU_CFG0 |= RCU_ADC_CKAPB2_DIV2;
 340:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         RCU_CFG2 |= RCU_CFG2_ADCSEL;
 341:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         break;
 342:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     case RCU_ADCCK_AHB_DIV3:
 343:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         RCU_CFG0 |= RCU_ADC_CKAPB2_DIV2;
 344:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         RCU_CFG2 |= RCU_CFG2_ADCPSC2;
 345:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         RCU_CFG2 |= RCU_CFG2_ADCSEL;
 346:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         break;
 347:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     case RCU_ADCCK_APB2_DIV4:
 348:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         RCU_CFG0 |= RCU_ADC_CKAPB2_DIV4;
 349:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         RCU_CFG2 |= RCU_CFG2_ADCSEL;
 350:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         break;
 351:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     case RCU_ADCCK_AHB_DIV5: 
 352:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         RCU_CFG0 |= RCU_ADC_CKAPB2_DIV4;
 353:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         RCU_CFG2 |= RCU_CFG2_ADCPSC2;
 354:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         RCU_CFG2 |= RCU_CFG2_ADCSEL;
 355:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         break;
 356:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     case RCU_ADCCK_APB2_DIV6: 
 357:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         RCU_CFG0 |= RCU_ADC_CKAPB2_DIV6;
 358:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         RCU_CFG2 |= RCU_CFG2_ADCSEL;
 359:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         break;
 360:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     case RCU_ADCCK_AHB_DIV7: 
 361:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         RCU_CFG0 |= RCU_ADC_CKAPB2_DIV6;
 362:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         RCU_CFG2 |= RCU_CFG2_ADCPSC2;
 363:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         RCU_CFG2 |= RCU_CFG2_ADCSEL;
 364:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         break;
 365:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     case RCU_ADCCK_APB2_DIV8: 
 366:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         RCU_CFG0 |= RCU_ADC_CKAPB2_DIV8;
 367:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         RCU_CFG2 |= RCU_CFG2_ADCSEL;
 368:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         break;
 369:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     case RCU_ADCCK_AHB_DIV9: 
 370:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         RCU_CFG0 |= RCU_ADC_CKAPB2_DIV8;
 371:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         RCU_CFG2 |= RCU_CFG2_ADCPSC2;
 372:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         RCU_CFG2 |= RCU_CFG2_ADCSEL;
ARM GAS  D:\noval\Temp\ccFQOQYL.s 			page 19


 373:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         break;
 374:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     default:
 375:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         break;
 376:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     }
 377:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** }
 681              		.loc 1 377 1 is_stmt 0 view .LVU129
 682              		@ sp needed
 683 004a 7047     		bx	lr
 684              	.L36:
 335:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         RCU_CFG2 &= ~RCU_CFG2_ADCSEL;
 685              		.loc 1 335 9 is_stmt 1 view .LVU130
 686 004c 41F23003 		movw	r3, #4144
 687 0050 C4F20203 		movt	r3, 16386
 688 0054 1968     		ldr	r1, [r3]
 335:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         RCU_CFG2 &= ~RCU_CFG2_ADCSEL;
 689              		.loc 1 335 18 is_stmt 0 view .LVU131
 690 0056 8022     		movs	r2, #128
 691 0058 5202     		lsls	r2, r2, #9
 692 005a 0A43     		orrs	r2, r1
 693 005c 1A60     		str	r2, [r3]
 336:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         break;
 694              		.loc 1 336 9 is_stmt 1 view .LVU132
 695 005e 1A68     		ldr	r2, [r3]
 336:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         break;
 696              		.loc 1 336 18 is_stmt 0 view .LVU133
 697 0060 5749     		ldr	r1, .L38+12
 698 0062 0A40     		ands	r2, r1
 699 0064 1A60     		str	r2, [r3]
 337:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     case RCU_ADCCK_APB2_DIV2:
 700              		.loc 1 337 9 is_stmt 1 view .LVU134
 701 0066 F0E7     		b	.L25
 702              	.L35:
 339:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         RCU_CFG2 |= RCU_CFG2_ADCSEL;
 703              		.loc 1 339 9 view .LVU135
 339:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         RCU_CFG2 |= RCU_CFG2_ADCSEL;
 704              		.loc 1 339 18 is_stmt 0 view .LVU136
 705 0068 41F20403 		movw	r3, #4100
 706 006c C4F20203 		movt	r3, 16386
 707 0070 1A68     		ldr	r2, [r3]
 708 0072 1A60     		str	r2, [r3]
 340:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         break;
 709              		.loc 1 340 9 is_stmt 1 view .LVU137
 710 0074 41F23003 		movw	r3, #4144
 711 0078 C4F20203 		movt	r3, 16386
 712 007c 1A68     		ldr	r2, [r3]
 340:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         break;
 713              		.loc 1 340 18 is_stmt 0 view .LVU138
 714 007e 40F20011 		movw	r1, #256
 715 0082 0A43     		orrs	r2, r1
 716 0084 1A60     		str	r2, [r3]
 341:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     case RCU_ADCCK_AHB_DIV3:
 717              		.loc 1 341 9 is_stmt 1 view .LVU139
 718 0086 E0E7     		b	.L25
 719              	.L34:
 343:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         RCU_CFG2 |= RCU_CFG2_ADCPSC2;
 720              		.loc 1 343 9 view .LVU140
 343:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         RCU_CFG2 |= RCU_CFG2_ADCPSC2;
ARM GAS  D:\noval\Temp\ccFQOQYL.s 			page 20


 721              		.loc 1 343 18 is_stmt 0 view .LVU141
 722 0088 41F20403 		movw	r3, #4100
 723 008c C4F20203 		movt	r3, 16386
 724 0090 1A68     		ldr	r2, [r3]
 725 0092 1A60     		str	r2, [r3]
 344:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         RCU_CFG2 |= RCU_CFG2_ADCSEL;
 726              		.loc 1 344 9 is_stmt 1 view .LVU142
 727 0094 41F23003 		movw	r3, #4144
 728 0098 C4F20203 		movt	r3, 16386
 729 009c 1968     		ldr	r1, [r3]
 344:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         RCU_CFG2 |= RCU_CFG2_ADCSEL;
 730              		.loc 1 344 18 is_stmt 0 view .LVU143
 731 009e 8022     		movs	r2, #128
 732 00a0 1206     		lsls	r2, r2, #24
 733 00a2 0A43     		orrs	r2, r1
 734 00a4 1A60     		str	r2, [r3]
 345:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         break;
 735              		.loc 1 345 9 is_stmt 1 view .LVU144
 736 00a6 1A68     		ldr	r2, [r3]
 345:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         break;
 737              		.loc 1 345 18 is_stmt 0 view .LVU145
 738 00a8 40F20011 		movw	r1, #256
 739 00ac 0A43     		orrs	r2, r1
 740 00ae 1A60     		str	r2, [r3]
 346:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     case RCU_ADCCK_APB2_DIV4:
 741              		.loc 1 346 9 is_stmt 1 view .LVU146
 742 00b0 CBE7     		b	.L25
 743              	.L33:
 348:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         RCU_CFG2 |= RCU_CFG2_ADCSEL;
 744              		.loc 1 348 9 view .LVU147
 745 00b2 41F20403 		movw	r3, #4100
 746 00b6 C4F20203 		movt	r3, 16386
 747 00ba 1A68     		ldr	r2, [r3]
 348:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         RCU_CFG2 |= RCU_CFG2_ADCSEL;
 748              		.loc 1 348 18 is_stmt 0 view .LVU148
 749 00bc 44F20001 		movw	r1, #16384
 750 00c0 0A43     		orrs	r2, r1
 751 00c2 1A60     		str	r2, [r3]
 349:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         break;
 752              		.loc 1 349 9 is_stmt 1 view .LVU149
 753 00c4 41F23003 		movw	r3, #4144
 754 00c8 C4F20203 		movt	r3, 16386
 755 00cc 1A68     		ldr	r2, [r3]
 349:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         break;
 756              		.loc 1 349 18 is_stmt 0 view .LVU150
 757 00ce 40F20011 		movw	r1, #256
 758 00d2 0A43     		orrs	r2, r1
 759 00d4 1A60     		str	r2, [r3]
 350:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     case RCU_ADCCK_AHB_DIV5: 
 760              		.loc 1 350 9 is_stmt 1 view .LVU151
 761 00d6 B8E7     		b	.L25
 762              	.L32:
 352:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         RCU_CFG2 |= RCU_CFG2_ADCPSC2;
 763              		.loc 1 352 9 view .LVU152
 764 00d8 41F20403 		movw	r3, #4100
 765 00dc C4F20203 		movt	r3, 16386
 766 00e0 1A68     		ldr	r2, [r3]
ARM GAS  D:\noval\Temp\ccFQOQYL.s 			page 21


 352:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         RCU_CFG2 |= RCU_CFG2_ADCPSC2;
 767              		.loc 1 352 18 is_stmt 0 view .LVU153
 768 00e2 44F20001 		movw	r1, #16384
 769 00e6 0A43     		orrs	r2, r1
 770 00e8 1A60     		str	r2, [r3]
 353:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         RCU_CFG2 |= RCU_CFG2_ADCSEL;
 771              		.loc 1 353 9 is_stmt 1 view .LVU154
 772 00ea 41F23003 		movw	r3, #4144
 773 00ee C4F20203 		movt	r3, 16386
 774 00f2 1968     		ldr	r1, [r3]
 353:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         RCU_CFG2 |= RCU_CFG2_ADCSEL;
 775              		.loc 1 353 18 is_stmt 0 view .LVU155
 776 00f4 8022     		movs	r2, #128
 777 00f6 1206     		lsls	r2, r2, #24
 778 00f8 0A43     		orrs	r2, r1
 779 00fa 1A60     		str	r2, [r3]
 354:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         break;
 780              		.loc 1 354 9 is_stmt 1 view .LVU156
 781 00fc 1A68     		ldr	r2, [r3]
 354:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         break;
 782              		.loc 1 354 18 is_stmt 0 view .LVU157
 783 00fe 40F20011 		movw	r1, #256
 784 0102 0A43     		orrs	r2, r1
 785 0104 1A60     		str	r2, [r3]
 355:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     case RCU_ADCCK_APB2_DIV6: 
 786              		.loc 1 355 9 is_stmt 1 view .LVU158
 787 0106 A0E7     		b	.L25
 788              	.L31:
 357:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         RCU_CFG2 |= RCU_CFG2_ADCSEL;
 789              		.loc 1 357 9 view .LVU159
 790 0108 41F20403 		movw	r3, #4100
 791 010c C4F20203 		movt	r3, 16386
 792 0110 1A68     		ldr	r2, [r3]
 357:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         RCU_CFG2 |= RCU_CFG2_ADCSEL;
 793              		.loc 1 357 18 is_stmt 0 view .LVU160
 794 0112 48F20001 		movw	r1, #32768
 795 0116 0A43     		orrs	r2, r1
 796 0118 1A60     		str	r2, [r3]
 358:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         break;
 797              		.loc 1 358 9 is_stmt 1 view .LVU161
 798 011a 41F23003 		movw	r3, #4144
 799 011e C4F20203 		movt	r3, 16386
 800 0122 1A68     		ldr	r2, [r3]
 358:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         break;
 801              		.loc 1 358 18 is_stmt 0 view .LVU162
 802 0124 40F20011 		movw	r1, #256
 803 0128 0A43     		orrs	r2, r1
 804 012a 1A60     		str	r2, [r3]
 359:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     case RCU_ADCCK_AHB_DIV7: 
 805              		.loc 1 359 9 is_stmt 1 view .LVU163
 806 012c 8DE7     		b	.L25
 807              	.L30:
 361:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         RCU_CFG2 |= RCU_CFG2_ADCPSC2;
 808              		.loc 1 361 9 view .LVU164
 809 012e 41F20403 		movw	r3, #4100
 810 0132 C4F20203 		movt	r3, 16386
 811 0136 1A68     		ldr	r2, [r3]
ARM GAS  D:\noval\Temp\ccFQOQYL.s 			page 22


 361:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         RCU_CFG2 |= RCU_CFG2_ADCPSC2;
 812              		.loc 1 361 18 is_stmt 0 view .LVU165
 813 0138 48F20001 		movw	r1, #32768
 814 013c 0A43     		orrs	r2, r1
 815 013e 1A60     		str	r2, [r3]
 362:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         RCU_CFG2 |= RCU_CFG2_ADCSEL;
 816              		.loc 1 362 9 is_stmt 1 view .LVU166
 817 0140 41F23003 		movw	r3, #4144
 818 0144 C4F20203 		movt	r3, 16386
 819 0148 1968     		ldr	r1, [r3]
 362:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         RCU_CFG2 |= RCU_CFG2_ADCSEL;
 820              		.loc 1 362 18 is_stmt 0 view .LVU167
 821 014a 8022     		movs	r2, #128
 822 014c 1206     		lsls	r2, r2, #24
 823 014e 0A43     		orrs	r2, r1
 824 0150 1A60     		str	r2, [r3]
 363:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         break;
 825              		.loc 1 363 9 is_stmt 1 view .LVU168
 826 0152 1A68     		ldr	r2, [r3]
 363:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         break;
 827              		.loc 1 363 18 is_stmt 0 view .LVU169
 828 0154 40F20011 		movw	r1, #256
 829 0158 0A43     		orrs	r2, r1
 830 015a 1A60     		str	r2, [r3]
 364:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     case RCU_ADCCK_APB2_DIV8: 
 831              		.loc 1 364 9 is_stmt 1 view .LVU170
 832 015c 75E7     		b	.L25
 833              	.L29:
 366:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         RCU_CFG2 |= RCU_CFG2_ADCSEL;
 834              		.loc 1 366 9 view .LVU171
 835 015e 41F20403 		movw	r3, #4100
 836 0162 C4F20203 		movt	r3, 16386
 837 0166 1A68     		ldr	r2, [r3]
 366:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         RCU_CFG2 |= RCU_CFG2_ADCSEL;
 838              		.loc 1 366 18 is_stmt 0 view .LVU172
 839 0168 4CF20001 		movw	r1, #49152
 840 016c 0A43     		orrs	r2, r1
 841 016e 1A60     		str	r2, [r3]
 367:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         break;
 842              		.loc 1 367 9 is_stmt 1 view .LVU173
 843 0170 41F23003 		movw	r3, #4144
 844 0174 C4F20203 		movt	r3, 16386
 845 0178 1A68     		ldr	r2, [r3]
 367:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         break;
 846              		.loc 1 367 18 is_stmt 0 view .LVU174
 847 017a 40F20011 		movw	r1, #256
 848 017e 0A43     		orrs	r2, r1
 849 0180 1A60     		str	r2, [r3]
 368:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     case RCU_ADCCK_AHB_DIV9: 
 850              		.loc 1 368 9 is_stmt 1 view .LVU175
 851 0182 62E7     		b	.L25
 852              	.L27:
 370:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         RCU_CFG2 |= RCU_CFG2_ADCPSC2;
 853              		.loc 1 370 9 view .LVU176
 854 0184 41F20403 		movw	r3, #4100
 855 0188 C4F20203 		movt	r3, 16386
 856 018c 1A68     		ldr	r2, [r3]
ARM GAS  D:\noval\Temp\ccFQOQYL.s 			page 23


 370:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         RCU_CFG2 |= RCU_CFG2_ADCPSC2;
 857              		.loc 1 370 18 is_stmt 0 view .LVU177
 858 018e 4CF20001 		movw	r1, #49152
 859 0192 0A43     		orrs	r2, r1
 860 0194 1A60     		str	r2, [r3]
 371:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         RCU_CFG2 |= RCU_CFG2_ADCSEL;
 861              		.loc 1 371 9 is_stmt 1 view .LVU178
 862 0196 41F23003 		movw	r3, #4144
 863 019a C4F20203 		movt	r3, 16386
 864 019e 1968     		ldr	r1, [r3]
 371:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         RCU_CFG2 |= RCU_CFG2_ADCSEL;
 865              		.loc 1 371 18 is_stmt 0 view .LVU179
 866 01a0 8022     		movs	r2, #128
 867 01a2 1206     		lsls	r2, r2, #24
 868 01a4 0A43     		orrs	r2, r1
 869 01a6 1A60     		str	r2, [r3]
 372:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         break;
 870              		.loc 1 372 9 is_stmt 1 view .LVU180
 871 01a8 1A68     		ldr	r2, [r3]
 372:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         break;
 872              		.loc 1 372 18 is_stmt 0 view .LVU181
 873 01aa 40F20011 		movw	r1, #256
 874 01ae 0A43     		orrs	r2, r1
 875 01b0 1A60     		str	r2, [r3]
 373:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     default:
 876              		.loc 1 373 9 is_stmt 1 view .LVU182
 877              		.loc 1 377 1 is_stmt 0 view .LVU183
 878 01b2 4AE7     		b	.L25
 879              	.L39:
 880              		.align	2
 881              	.L38:
 882 01b4 FF3FFFFF 		.word	-49153
 883 01b8 00000000 		.word	.L28
 884 01bc FFFFFEFF 		.word	-65537
 885 01c0 FFFEFFFF 		.word	-257
 886              		.cfi_endproc
 887              	.LFE74:
 889              		.section	.text.rcu_ckout_config,"ax",%progbits
 890              		.align	1
 891              		.global	rcu_ckout_config
 892              		.syntax unified
 893              		.code	16
 894              		.thumb_func
 896              	rcu_ckout_config:
 897              	.LVL30:
 898              	.LFB75:
 378:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** 
 379:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** /*!
 380:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     \brief      configure the CK_OUT clock source and divider
 381:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     \param[in]  ckout_src: CK_OUT clock source selection
 382:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****                 only one parameter can be selected which is shown as below:
 383:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****       \arg        RCU_CKOUTSRC_NONE: no clock selected
 384:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****       \arg        RCU_CKOUTSRC_IRC28M: IRC28M selected
 385:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****       \arg        RCU_CKOUTSRC_IRC40K: IRC40K selected
 386:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****       \arg        RCU_CKOUTSRC_LXTAL: LXTAL selected
 387:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****       \arg        RCU_CKOUTSRC_CKSYS: CKSYS selected
 388:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****       \arg        RCU_CKOUTSRC_IRC8M: IRC8M selected
ARM GAS  D:\noval\Temp\ccFQOQYL.s 			page 24


 389:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****       \arg        RCU_CKOUTSRC_HXTAL: HXTAL selected
 390:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****       \arg        RCU_CKOUTSRC_CKPLL_DIV1: CK_PLL selected
 391:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****       \arg        RCU_CKOUTSRC_CKPLL_DIV2: CK_PLL/2 selected
 392:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     \param[in]  ckout_div: CK_OUT divider 
 393:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****       \arg        RCU_CKOUT_DIVx(x=1,2,4,8,16,32,64,128): CK_OUT is divided by x
 394:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     \param[out] none
 395:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     \retval     none
 396:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** */
 397:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** void rcu_ckout_config(uint32_t ckout_src, uint32_t ckout_div)
 398:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** {
 899              		.loc 1 398 1 is_stmt 1 view -0
 900              		.cfi_startproc
 901              		@ args = 0, pretend = 0, frame = 0
 902              		@ frame_needed = 0, uses_anonymous_args = 0
 903              		.loc 1 398 1 is_stmt 0 view .LVU185
 904 0000 10B5     		push	{r4, lr}
 905              	.LCFI0:
 906              		.cfi_def_cfa_offset 8
 907              		.cfi_offset 4, -8
 908              		.cfi_offset 14, -4
 399:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     uint32_t ckout = 0U;
 909              		.loc 1 399 5 is_stmt 1 view .LVU186
 910              	.LVL31:
 400:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     ckout = RCU_CFG0;
 911              		.loc 1 400 5 view .LVU187
 912              		.loc 1 400 11 is_stmt 0 view .LVU188
 913 0002 41F20402 		movw	r2, #4100
 914 0006 C4F20202 		movt	r2, 16386
 915 000a 1368     		ldr	r3, [r2]
 916              	.LVL32:
 401:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     /* reset the CKOUTSEL, CKOUTDIV and PLLDV bits and set according to ckout_src and ckout_div */
 402:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     ckout &= ~(RCU_CFG0_CKOUTSEL | RCU_CFG0_CKOUTDIV | RCU_CFG0_PLLDV);
 917              		.loc 1 402 5 is_stmt 1 view .LVU189
 918              		.loc 1 402 11 is_stmt 0 view .LVU190
 919 000c 024C     		ldr	r4, .L41
 920 000e 2340     		ands	r3, r4
 921              	.LVL33:
 403:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     RCU_CFG0 = (ckout | ckout_src | ckout_div);
 922              		.loc 1 403 5 is_stmt 1 view .LVU191
 923              		.loc 1 403 23 is_stmt 0 view .LVU192
 924 0010 0343     		orrs	r3, r0
 925              	.LVL34:
 926              		.loc 1 403 35 view .LVU193
 927 0012 0B43     		orrs	r3, r1
 928              		.loc 1 403 14 view .LVU194
 929 0014 1360     		str	r3, [r2]
 404:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** }
 930              		.loc 1 404 1 view .LVU195
 931              		@ sp needed
 932 0016 10BD     		pop	{r4, pc}
 933              	.L42:
 934              		.align	2
 935              	.L41:
 936 0018 FFFFFF08 		.word	150994943
 937              		.cfi_endproc
 938              	.LFE75:
 940              		.section	.text.rcu_pll_config,"ax",%progbits
ARM GAS  D:\noval\Temp\ccFQOQYL.s 			page 25


 941              		.align	1
 942              		.global	rcu_pll_config
 943              		.syntax unified
 944              		.code	16
 945              		.thumb_func
 947              	rcu_pll_config:
 948              	.LVL35:
 949              	.LFB76:
 405:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** 
 406:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** /*!
 407:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     \brief      configure the PLL clock source selection and PLL multiply factor
 408:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     \param[in]  pll_src: PLL clock source selection
 409:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****                 only one parameter can be selected which is shown as below:
 410:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****       \arg        RCU_PLLSRC_IRC8M_DIV2: select CK_IRC8M/2 as PLL source clock
 411:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****       \arg        RCU_PLLSRC_HXTAL: select HXTAL as PLL source clock
 412:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     \param[in]  pll_mul: PLL multiply factor
 413:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****                 only one parameter can be selected which is shown as below:
 414:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****       \arg        RCU_PLL_MULx(x=2..32): PLL source clock * x
 415:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     \param[out] none
 416:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     \retval     none
 417:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** */
 418:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** void rcu_pll_config(uint32_t pll_src, uint32_t pll_mul)
 419:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** {
 950              		.loc 1 419 1 is_stmt 1 view -0
 951              		.cfi_startproc
 952              		@ args = 0, pretend = 0, frame = 0
 953              		@ frame_needed = 0, uses_anonymous_args = 0
 954              		.loc 1 419 1 is_stmt 0 view .LVU197
 955 0000 10B5     		push	{r4, lr}
 956              	.LCFI1:
 957              		.cfi_def_cfa_offset 8
 958              		.cfi_offset 4, -8
 959              		.cfi_offset 14, -4
 420:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     RCU_CFG0 &= ~(RCU_CFG0_PLLSEL | RCU_CFG0_PLLMF);
 960              		.loc 1 420 5 is_stmt 1 view .LVU198
 961 0002 41F20403 		movw	r3, #4100
 962 0006 C4F20203 		movt	r3, 16386
 963 000a 1A68     		ldr	r2, [r3]
 964              		.loc 1 420 14 is_stmt 0 view .LVU199
 965 000c 4FF6FF74 		movw	r4, #65535
 966 0010 CFF2C274 		movt	r4, 63426
 967 0014 2240     		ands	r2, r4
 968 0016 1A60     		str	r2, [r3]
 421:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     RCU_CFG0 |= (pll_src | pll_mul);
 969              		.loc 1 421 5 is_stmt 1 view .LVU200
 970 0018 1A68     		ldr	r2, [r3]
 971              		.loc 1 421 26 is_stmt 0 view .LVU201
 972 001a 0843     		orrs	r0, r1
 973              	.LVL36:
 974              		.loc 1 421 14 view .LVU202
 975 001c 0243     		orrs	r2, r0
 976 001e 1A60     		str	r2, [r3]
 422:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** }
 977              		.loc 1 422 1 view .LVU203
 978              		@ sp needed
 979 0020 10BD     		pop	{r4, pc}
 980              		.cfi_endproc
ARM GAS  D:\noval\Temp\ccFQOQYL.s 			page 26


 981              	.LFE76:
 983              		.section	.text.rcu_usart_clock_config,"ax",%progbits
 984              		.align	1
 985              		.global	rcu_usart_clock_config
 986              		.syntax unified
 987              		.code	16
 988              		.thumb_func
 990              	rcu_usart_clock_config:
 991              	.LVL37:
 992              	.LFB77:
 423:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** 
 424:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** /*!
 425:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     \brief      configure the USART clock source selection
 426:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     \param[in]  ck_usart: USART clock source selection
 427:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****                 only one parameter can be selected which is shown as below:
 428:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****       \arg        RCU_USART0SRC_CKAPB2: CK_USART0 select CK_APB2
 429:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****       \arg        RCU_USART0SRC_CKSYS: CK_USART0 select CK_SYS
 430:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****       \arg        RCU_USART0SRC_LXTAL: CK_USART0 select CK_LXTAL
 431:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****       \arg        RCU_USART0SRC_IRC8M: CK_USART0 select CK_IRC8M
 432:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     \param[out] none
 433:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     \retval     none
 434:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** */
 435:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** void rcu_usart_clock_config(uint32_t ck_usart)
 436:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** {
 993              		.loc 1 436 1 is_stmt 1 view -0
 994              		.cfi_startproc
 995              		@ args = 0, pretend = 0, frame = 0
 996              		@ frame_needed = 0, uses_anonymous_args = 0
 997              		@ link register save eliminated.
 437:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     /* reset the USART0SEL bits and set according to ck_usart */
 438:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     RCU_CFG2 &= ~RCU_CFG2_USART0SEL;
 998              		.loc 1 438 5 view .LVU205
 999 0000 41F23003 		movw	r3, #4144
 1000 0004 C4F20203 		movt	r3, 16386
 1001 0008 1A68     		ldr	r2, [r3]
 1002              		.loc 1 438 14 is_stmt 0 view .LVU206
 1003 000a 0321     		movs	r1, #3
 1004 000c 8A43     		bics	r2, r1
 1005 000e 1A60     		str	r2, [r3]
 439:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     RCU_CFG2 |= ck_usart;
 1006              		.loc 1 439 5 is_stmt 1 view .LVU207
 1007 0010 1A68     		ldr	r2, [r3]
 1008              		.loc 1 439 14 is_stmt 0 view .LVU208
 1009 0012 0243     		orrs	r2, r0
 1010 0014 1A60     		str	r2, [r3]
 440:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** }
 1011              		.loc 1 440 1 view .LVU209
 1012              		@ sp needed
 1013 0016 7047     		bx	lr
 1014              		.cfi_endproc
 1015              	.LFE77:
 1017              		.section	.text.rcu_rtc_clock_config,"ax",%progbits
 1018              		.align	1
 1019              		.global	rcu_rtc_clock_config
 1020              		.syntax unified
 1021              		.code	16
 1022              		.thumb_func
ARM GAS  D:\noval\Temp\ccFQOQYL.s 			page 27


 1024              	rcu_rtc_clock_config:
 1025              	.LVL38:
 1026              	.LFB78:
 441:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** 
 442:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** /*!
 443:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     \brief      configure the RTC clock source selection
 444:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     \param[in]  rtc_clock_source: RTC clock source selection
 445:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****                 only one parameter can be selected which is shown as below:
 446:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****       \arg        RCU_RTCSRC_NONE: no clock selected
 447:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****       \arg        RCU_RTCSRC_LXTAL: CK_LXTAL selected as RTC source clock
 448:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****       \arg        RCU_RTCSRC_IRC40K: CK_IRC40K selected as RTC source clock
 449:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****       \arg        RCU_RTCSRC_HXTAL_DIV32: CK_HXTAL/32 selected as RTC source clock
 450:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     \param[out] none
 451:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     \retval     none
 452:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** */
 453:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** void rcu_rtc_clock_config(uint32_t rtc_clock_source)
 454:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** {
 1027              		.loc 1 454 1 is_stmt 1 view -0
 1028              		.cfi_startproc
 1029              		@ args = 0, pretend = 0, frame = 0
 1030              		@ frame_needed = 0, uses_anonymous_args = 0
 1031              		@ link register save eliminated.
 455:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     /* reset the RTCSRC bits and set according to rtc_clock_source */
 456:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     RCU_BDCTL &= ~RCU_BDCTL_RTCSRC;
 1032              		.loc 1 456 5 view .LVU211
 1033 0000 41F22003 		movw	r3, #4128
 1034 0004 C4F20203 		movt	r3, 16386
 1035 0008 1A68     		ldr	r2, [r3]
 1036              		.loc 1 456 15 is_stmt 0 view .LVU212
 1037 000a 0349     		ldr	r1, .L46
 1038 000c 0A40     		ands	r2, r1
 1039 000e 1A60     		str	r2, [r3]
 457:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     RCU_BDCTL |= rtc_clock_source;
 1040              		.loc 1 457 5 is_stmt 1 view .LVU213
 1041 0010 1A68     		ldr	r2, [r3]
 1042              		.loc 1 457 15 is_stmt 0 view .LVU214
 1043 0012 0243     		orrs	r2, r0
 1044 0014 1A60     		str	r2, [r3]
 458:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** }
 1045              		.loc 1 458 1 view .LVU215
 1046              		@ sp needed
 1047 0016 7047     		bx	lr
 1048              	.L47:
 1049              		.align	2
 1050              	.L46:
 1051 0018 FFFCFFFF 		.word	-769
 1052              		.cfi_endproc
 1053              	.LFE78:
 1055              		.section	.text.rcu_hxtal_prediv_config,"ax",%progbits
 1056              		.align	1
 1057              		.global	rcu_hxtal_prediv_config
 1058              		.syntax unified
 1059              		.code	16
 1060              		.thumb_func
 1062              	rcu_hxtal_prediv_config:
 1063              	.LVL39:
 1064              	.LFB79:
ARM GAS  D:\noval\Temp\ccFQOQYL.s 			page 28


 459:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** 
 460:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** /*!
 461:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     \brief      configure the HXTAL divider used as input of PLL
 462:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     \param[in]  hxtal_prediv: HXTAL divider used as input of PLL
 463:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****                 only one parameter can be selected which is shown as below:
 464:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****       \arg        RCU_PLL_PREDVx(x=1..16): HXTAL divided x used as input of PLL
 465:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     \param[out] none
 466:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     \retval     none
 467:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** */
 468:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** void rcu_hxtal_prediv_config(uint32_t hxtal_prediv)
 469:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** {
 1065              		.loc 1 469 1 is_stmt 1 view -0
 1066              		.cfi_startproc
 1067              		@ args = 0, pretend = 0, frame = 0
 1068              		@ frame_needed = 0, uses_anonymous_args = 0
 1069              		@ link register save eliminated.
 470:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     uint32_t prediv = 0U;
 1070              		.loc 1 470 5 view .LVU217
 471:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     prediv = RCU_CFG1;
 1071              		.loc 1 471 5 view .LVU218
 1072              		.loc 1 471 12 is_stmt 0 view .LVU219
 1073 0000 41F22C02 		movw	r2, #4140
 1074 0004 C4F20202 		movt	r2, 16386
 1075 0008 1368     		ldr	r3, [r2]
 1076              	.LVL40:
 472:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     /* reset the PREDV bits and set according to hxtal_prediv */
 473:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     prediv &= ~RCU_CFG1_PREDV;
 1077              		.loc 1 473 5 is_stmt 1 view .LVU220
 1078              		.loc 1 473 12 is_stmt 0 view .LVU221
 1079 000a 0F21     		movs	r1, #15
 1080 000c 8B43     		bics	r3, r1
 1081              	.LVL41:
 474:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     RCU_CFG1 = (prediv | hxtal_prediv);
 1082              		.loc 1 474 5 is_stmt 1 view .LVU222
 1083              		.loc 1 474 24 is_stmt 0 view .LVU223
 1084 000e 0343     		orrs	r3, r0
 1085              	.LVL42:
 1086              		.loc 1 474 14 view .LVU224
 1087 0010 1360     		str	r3, [r2]
 475:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** }
 1088              		.loc 1 475 1 view .LVU225
 1089              		@ sp needed
 1090 0012 7047     		bx	lr
 1091              		.cfi_endproc
 1092              	.LFE79:
 1094              		.section	.text.rcu_lxtal_drive_capability_config,"ax",%progbits
 1095              		.align	1
 1096              		.global	rcu_lxtal_drive_capability_config
 1097              		.syntax unified
 1098              		.code	16
 1099              		.thumb_func
 1101              	rcu_lxtal_drive_capability_config:
 1102              	.LVL43:
 1103              	.LFB80:
 476:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** 
 477:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** /*!
 478:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     \brief      configure the LXTAL drive capability
ARM GAS  D:\noval\Temp\ccFQOQYL.s 			page 29


 479:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     \param[in]  lxtal_dricap: drive capability of LXTAL
 480:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****                 only one parameter can be selected which is shown as below:
 481:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****       \arg        RCU_LXTAL_LOWDRI: lower driving capability
 482:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****       \arg        RCU_LXTAL_MED_LOWDRI: medium low driving capability
 483:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****       \arg        RCU_LXTAL_MED_HIGHDRI: medium high driving capability
 484:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****       \arg        RCU_LXTAL_HIGHDRI: higher driving capability
 485:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     \param[out] none
 486:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     \retval     none
 487:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** */
 488:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** void rcu_lxtal_drive_capability_config(uint32_t lxtal_dricap)
 489:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** {
 1104              		.loc 1 489 1 is_stmt 1 view -0
 1105              		.cfi_startproc
 1106              		@ args = 0, pretend = 0, frame = 0
 1107              		@ frame_needed = 0, uses_anonymous_args = 0
 1108              		@ link register save eliminated.
 490:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     /* reset the LXTALDRI bits and set according to lxtal_dricap */
 491:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     RCU_BDCTL &= ~RCU_BDCTL_LXTALDRI;
 1109              		.loc 1 491 5 view .LVU227
 1110 0000 41F22003 		movw	r3, #4128
 1111 0004 C4F20203 		movt	r3, 16386
 1112 0008 1A68     		ldr	r2, [r3]
 1113              		.loc 1 491 15 is_stmt 0 view .LVU228
 1114 000a 1821     		movs	r1, #24
 1115 000c 8A43     		bics	r2, r1
 1116 000e 1A60     		str	r2, [r3]
 492:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     RCU_BDCTL |= lxtal_dricap;
 1117              		.loc 1 492 5 is_stmt 1 view .LVU229
 1118 0010 1A68     		ldr	r2, [r3]
 1119              		.loc 1 492 15 is_stmt 0 view .LVU230
 1120 0012 0243     		orrs	r2, r0
 1121 0014 1A60     		str	r2, [r3]
 493:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** }
 1122              		.loc 1 493 1 view .LVU231
 1123              		@ sp needed
 1124 0016 7047     		bx	lr
 1125              		.cfi_endproc
 1126              	.LFE80:
 1128              		.section	.text.rcu_osci_on,"ax",%progbits
 1129              		.align	1
 1130              		.global	rcu_osci_on
 1131              		.syntax unified
 1132              		.code	16
 1133              		.thumb_func
 1135              	rcu_osci_on:
 1136              	.LVL44:
 1137              	.LFB82:
 494:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** 
 495:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** /*!
 496:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     \brief      wait until oscillator stabilization flags is SET
 497:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     \param[in]  osci: oscillator types, refer to rcu_osci_type_enum
 498:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****                 only one parameter can be selected which is shown as below:
 499:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****       \arg        RCU_HXTAL: HXTAL
 500:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****       \arg        RCU_LXTAL: LXTAL
 501:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****       \arg        RCU_IRC8M: IRC8M
 502:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****       \arg        RCU_IRC28M: IRC28M
 503:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****       \arg        RCU_IRC40K: IRC40K
ARM GAS  D:\noval\Temp\ccFQOQYL.s 			page 30


 504:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****       \arg        RCU_PLL_CK: PLL
 505:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     \param[out] none
 506:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     \retval     ErrStatus: SUCCESS or ERROR
 507:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** */
 508:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** ErrStatus rcu_osci_stab_wait(rcu_osci_type_enum osci)
 509:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** {
 510:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     uint32_t stb_cnt = 0U;
 511:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     ErrStatus reval = ERROR;
 512:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     FlagStatus osci_stat = RESET;
 513:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     switch(osci){
 514:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     case RCU_HXTAL:
 515:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****          /* wait until HXTAL is stabilization and osci_stat is not more than timeout */
 516:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         while((RESET == osci_stat) && (HXTAL_STARTUP_TIMEOUT != stb_cnt)){
 517:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_HXTALSTB);
 518:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****             stb_cnt++;
 519:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         }
 520:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         /* check whether flag is set or not */
 521:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         if(RESET != rcu_flag_get(RCU_FLAG_HXTALSTB)){
 522:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****             reval = SUCCESS;
 523:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         }
 524:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         break;
 525:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         
 526:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     /* wait LXTAL stable */
 527:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     case RCU_LXTAL:
 528:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         while((RESET == osci_stat) && (LXTAL_STARTUP_TIMEOUT != stb_cnt)){
 529:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_LXTALSTB);
 530:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****             stb_cnt++;
 531:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         }
 532:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         /* check whether flag is set or not */
 533:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         if(RESET != rcu_flag_get(RCU_FLAG_LXTALSTB)){
 534:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****             reval = SUCCESS;
 535:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         }
 536:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         break;
 537:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** 
 538:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     /* wait IRC8M stable */
 539:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     case RCU_IRC8M:
 540:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         while((RESET == osci_stat) && (IRC8M_STARTUP_TIMEOUT != stb_cnt)){
 541:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_IRC8MSTB);
 542:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****             stb_cnt++;
 543:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         }
 544:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         /* check whether flag is set or not */
 545:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         if(RESET != rcu_flag_get(RCU_FLAG_IRC8MSTB)){
 546:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****             reval = SUCCESS;
 547:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         }
 548:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         break;
 549:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** 
 550:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     /* wait IRC28M stable */
 551:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     case RCU_IRC28M:
 552:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         while((RESET == osci_stat) && (OSC_STARTUP_TIMEOUT != stb_cnt)){
 553:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_IRC28MSTB);
 554:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****             stb_cnt++;
 555:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         }
 556:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         /* check whether flag is set or not */
 557:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         if(RESET != rcu_flag_get(RCU_FLAG_IRC28MSTB)){
 558:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****             reval = SUCCESS;
 559:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         }
 560:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         break;
ARM GAS  D:\noval\Temp\ccFQOQYL.s 			page 31


 561:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         
 562:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     /* wait IRC40K stable */
 563:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     case RCU_IRC40K:
 564:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         while((RESET == osci_stat) && (OSC_STARTUP_TIMEOUT != stb_cnt)){
 565:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_IRC40KSTB);
 566:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****             stb_cnt++;
 567:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         }
 568:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         /* check whether flag is set or not */
 569:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         if(RESET != rcu_flag_get(RCU_FLAG_IRC40KSTB)){
 570:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****             reval = SUCCESS;
 571:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         }
 572:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         break;
 573:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** 
 574:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     /* wait PLL stable */
 575:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     case RCU_PLL_CK:
 576:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         while((RESET == osci_stat) && (OSC_STARTUP_TIMEOUT != stb_cnt)){
 577:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_PLLSTB);
 578:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****             stb_cnt++;
 579:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         }
 580:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         /* check whether flag is set or not */
 581:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         if(RESET != rcu_flag_get(RCU_FLAG_PLLSTB)){
 582:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****             reval = SUCCESS;
 583:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         }
 584:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         break;
 585:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****    
 586:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     default:
 587:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         break;
 588:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     }
 589:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     /* return value */
 590:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     return reval;
 591:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** }
 592:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** 
 593:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** /*!
 594:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     \brief      turn on the oscillator
 595:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     \param[in]  osci: oscillator types, refer to rcu_osci_type_enum
 596:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****                 only one parameter can be selected which is shown as below:
 597:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****       \arg        RCU_HXTAL: HXTAL
 598:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****       \arg        RCU_LXTAL: LXTAL
 599:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****       \arg        RCU_IRC8M: IRC8M
 600:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****       \arg        RCU_IRC28M: IRC28M
 601:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****       \arg        RCU_IRC40K: IRC40K
 602:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****       \arg        RCU_PLL_CK: PLL
 603:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     \param[out] none
 604:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     \retval     none
 605:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** */
 606:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** void rcu_osci_on(rcu_osci_type_enum osci)
 607:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** {
 1138              		.loc 1 607 1 is_stmt 1 view -0
 1139              		.cfi_startproc
 1140              		@ args = 0, pretend = 0, frame = 0
 1141              		@ frame_needed = 0, uses_anonymous_args = 0
 1142              		@ link register save eliminated.
 608:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     RCU_REG_VAL(osci) |= BIT(RCU_BIT_POS(osci));
 1143              		.loc 1 608 5 view .LVU233
 1144 0000 8309     		lsrs	r3, r0, #6
 1145 0002 41F2000C 		movw	ip, #4096
 1146 0006 C4F2020C 		movt	ip, 16386
ARM GAS  D:\noval\Temp\ccFQOQYL.s 			page 32


 1147 000a 6344     		add	r3, r3, ip
 1148 000c 1A68     		ldr	r2, [r3]
 1149              		.loc 1 608 26 is_stmt 0 view .LVU234
 1150 000e 1F21     		movs	r1, #31
 1151 0010 0840     		ands	r0, r1
 1152              	.LVL45:
 1153              		.loc 1 608 26 view .LVU235
 1154 0012 1E39     		subs	r1, r1, #30
 1155 0014 8140     		lsls	r1, r1, r0
 1156              		.loc 1 608 23 view .LVU236
 1157 0016 0A43     		orrs	r2, r1
 1158 0018 1A60     		str	r2, [r3]
 609:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** }
 1159              		.loc 1 609 1 view .LVU237
 1160              		@ sp needed
 1161 001a 7047     		bx	lr
 1162              		.cfi_endproc
 1163              	.LFE82:
 1165              		.section	.text.rcu_osci_off,"ax",%progbits
 1166              		.align	1
 1167              		.global	rcu_osci_off
 1168              		.syntax unified
 1169              		.code	16
 1170              		.thumb_func
 1172              	rcu_osci_off:
 1173              	.LVL46:
 1174              	.LFB83:
 610:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** 
 611:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** /*!
 612:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     \brief      turn off the oscillator
 613:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     \param[in]  osci: oscillator types, refer to rcu_osci_type_enum
 614:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****                 only one parameter can be selected which is shown as below:
 615:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****       \arg        RCU_HXTAL: HXTAL
 616:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****       \arg        RCU_LXTAL: LXTAL
 617:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****       \arg        RCU_IRC8M: IRC8M
 618:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****       \arg        RCU_IRC28M: IRC28M
 619:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****       \arg        RCU_IRC40K: IRC40K
 620:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****       \arg        RCU_PLL_CK: PLL
 621:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     \param[out] none
 622:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     \retval     none
 623:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** */
 624:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** void rcu_osci_off(rcu_osci_type_enum osci)
 625:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** {
 1175              		.loc 1 625 1 is_stmt 1 view -0
 1176              		.cfi_startproc
 1177              		@ args = 0, pretend = 0, frame = 0
 1178              		@ frame_needed = 0, uses_anonymous_args = 0
 1179              		@ link register save eliminated.
 626:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     RCU_REG_VAL(osci) &= ~BIT(RCU_BIT_POS(osci));
 1180              		.loc 1 626 5 view .LVU239
 1181 0000 8309     		lsrs	r3, r0, #6
 1182 0002 41F2000C 		movw	ip, #4096
 1183 0006 C4F2020C 		movt	ip, 16386
 1184 000a 6344     		add	r3, r3, ip
 1185 000c 1A68     		ldr	r2, [r3]
 1186              		.loc 1 626 27 is_stmt 0 view .LVU240
 1187 000e 1F21     		movs	r1, #31
ARM GAS  D:\noval\Temp\ccFQOQYL.s 			page 33


 1188 0010 0840     		ands	r0, r1
 1189              	.LVL47:
 1190              		.loc 1 626 27 view .LVU241
 1191 0012 1E39     		subs	r1, r1, #30
 1192 0014 8140     		lsls	r1, r1, r0
 1193              		.loc 1 626 23 view .LVU242
 1194 0016 8A43     		bics	r2, r1
 1195 0018 1A60     		str	r2, [r3]
 627:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** }
 1196              		.loc 1 627 1 view .LVU243
 1197              		@ sp needed
 1198 001a 7047     		bx	lr
 1199              		.cfi_endproc
 1200              	.LFE83:
 1202              		.section	.text.rcu_osci_bypass_mode_enable,"ax",%progbits
 1203              		.align	1
 1204              		.global	rcu_osci_bypass_mode_enable
 1205              		.syntax unified
 1206              		.code	16
 1207              		.thumb_func
 1209              	rcu_osci_bypass_mode_enable:
 1210              	.LVL48:
 1211              	.LFB84:
 628:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** 
 629:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** /*!
 630:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     \brief      enable the oscillator bypass mode, HXTALEN or LXTALEN must be reset before it
 631:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     \param[in]  osci: oscillator types, refer to rcu_osci_type_enum
 632:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****                 only one parameter can be selected which is shown as below:
 633:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****       \arg        RCU_HXTAL: HXTAL
 634:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****       \arg        RCU_LXTAL: LXTAL
 635:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     \param[out] none
 636:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     \retval     none
 637:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** */
 638:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** void rcu_osci_bypass_mode_enable(rcu_osci_type_enum osci)
 639:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** {
 1212              		.loc 1 639 1 is_stmt 1 view -0
 1213              		.cfi_startproc
 1214              		@ args = 0, pretend = 0, frame = 0
 1215              		@ frame_needed = 0, uses_anonymous_args = 0
 1216              		@ link register save eliminated.
 640:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     uint32_t reg;
 1217              		.loc 1 640 5 view .LVU245
 641:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     switch(osci){
 1218              		.loc 1 641 5 view .LVU246
 1219 0000 1028     		cmp	r0, #16
 1220 0002 10D0     		beq	.L53
 1221 0004 40F60003 		movw	r3, #2048
 1222 0008 9842     		cmp	r0, r3
 1223 000a 19D1     		bne	.L52
 642:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     case RCU_HXTAL:
 643:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         /* HXTALEN must be reset before enable the oscillator bypass mode */
 644:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         reg = RCU_CTL0;
 645:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         RCU_CTL0 &= ~RCU_CTL0_HXTALEN;
 646:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         RCU_CTL0 = (reg | RCU_CTL0_HXTALBPS);
 647:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         break;
 648:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     case RCU_LXTAL:
 649:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         /* LXTALEN must be reset before enable the oscillator bypass mode */
ARM GAS  D:\noval\Temp\ccFQOQYL.s 			page 34


 650:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         reg = RCU_BDCTL;
 1224              		.loc 1 650 9 view .LVU247
 1225              		.loc 1 650 13 is_stmt 0 view .LVU248
 1226 000c 41F22003 		movw	r3, #4128
 1227 0010 C4F20203 		movt	r3, 16386
 1228 0014 1A68     		ldr	r2, [r3]
 1229              	.LVL49:
 651:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         RCU_BDCTL &= ~RCU_BDCTL_LXTALEN;
 1230              		.loc 1 651 9 is_stmt 1 view .LVU249
 1231 0016 1968     		ldr	r1, [r3]
 1232              		.loc 1 651 19 is_stmt 0 view .LVU250
 1233 0018 0120     		movs	r0, #1
 1234              	.LVL50:
 1235              		.loc 1 651 19 view .LVU251
 1236 001a 8143     		bics	r1, r0
 1237 001c 1960     		str	r1, [r3]
 652:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         RCU_BDCTL = (reg | RCU_BDCTL_LXTALBPS);
 1238              		.loc 1 652 9 is_stmt 1 view .LVU252
 1239              		.loc 1 652 26 is_stmt 0 view .LVU253
 1240 001e 0421     		movs	r1, #4
 1241 0020 0A43     		orrs	r2, r1
 1242              	.LVL51:
 1243              		.loc 1 652 19 view .LVU254
 1244 0022 1A60     		str	r2, [r3]
 653:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         break;
 1245              		.loc 1 653 9 is_stmt 1 view .LVU255
 654:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     case RCU_IRC8M:
 655:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     case RCU_IRC28M:
 656:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     case RCU_IRC40K:
 657:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     case RCU_PLL_CK:
 658:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         break;
 659:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     default:
 660:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         break;
 661:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     }
 662:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** }
 1246              		.loc 1 662 1 is_stmt 0 view .LVU256
 1247 0024 0CE0     		b	.L52
 1248              	.LVL52:
 1249              	.L53:
 644:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         RCU_CTL0 &= ~RCU_CTL0_HXTALEN;
 1250              		.loc 1 644 9 is_stmt 1 view .LVU257
 644:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         RCU_CTL0 &= ~RCU_CTL0_HXTALEN;
 1251              		.loc 1 644 13 is_stmt 0 view .LVU258
 1252 0026 41F20003 		movw	r3, #4096
 1253 002a C4F20203 		movt	r3, 16386
 1254 002e 1968     		ldr	r1, [r3]
 1255              	.LVL53:
 645:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         RCU_CTL0 = (reg | RCU_CTL0_HXTALBPS);
 1256              		.loc 1 645 9 is_stmt 1 view .LVU259
 1257 0030 1A68     		ldr	r2, [r3]
 645:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         RCU_CTL0 = (reg | RCU_CTL0_HXTALBPS);
 1258              		.loc 1 645 18 is_stmt 0 view .LVU260
 1259 0032 0448     		ldr	r0, .L56
 1260              	.LVL54:
 645:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         RCU_CTL0 = (reg | RCU_CTL0_HXTALBPS);
 1261              		.loc 1 645 18 view .LVU261
 1262 0034 0240     		ands	r2, r0
ARM GAS  D:\noval\Temp\ccFQOQYL.s 			page 35


 1263 0036 1A60     		str	r2, [r3]
 646:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         break;
 1264              		.loc 1 646 9 is_stmt 1 view .LVU262
 646:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         break;
 1265              		.loc 1 646 25 is_stmt 0 view .LVU263
 1266 0038 8022     		movs	r2, #128
 1267 003a D202     		lsls	r2, r2, #11
 1268 003c 0A43     		orrs	r2, r1
 646:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         break;
 1269              		.loc 1 646 18 view .LVU264
 1270 003e 1A60     		str	r2, [r3]
 647:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     case RCU_LXTAL:
 1271              		.loc 1 647 9 is_stmt 1 view .LVU265
 1272              	.LVL55:
 1273              	.L52:
 1274              		.loc 1 662 1 is_stmt 0 view .LVU266
 1275              		@ sp needed
 1276 0040 7047     		bx	lr
 1277              	.L57:
 1278 0042 C046     		.align	2
 1279              	.L56:
 1280 0044 FFFFFEFF 		.word	-65537
 1281              		.cfi_endproc
 1282              	.LFE84:
 1284              		.section	.text.rcu_osci_bypass_mode_disable,"ax",%progbits
 1285              		.align	1
 1286              		.global	rcu_osci_bypass_mode_disable
 1287              		.syntax unified
 1288              		.code	16
 1289              		.thumb_func
 1291              	rcu_osci_bypass_mode_disable:
 1292              	.LVL56:
 1293              	.LFB85:
 663:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** 
 664:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** /*!
 665:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     \brief      disable the oscillator bypass mode, HXTALEN or LXTALEN must be reset before it
 666:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     \param[in]  osci: oscillator types, refer to rcu_osci_type_enum
 667:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****                 only one parameter can be selected which is shown as below:
 668:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****       \arg        RCU_HXTAL: HXTAL
 669:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****       \arg        RCU_LXTAL: LXTAL
 670:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     \param[out] none
 671:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     \retval     none
 672:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** */
 673:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** void rcu_osci_bypass_mode_disable(rcu_osci_type_enum osci)
 674:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** {
 1294              		.loc 1 674 1 is_stmt 1 view -0
 1295              		.cfi_startproc
 1296              		@ args = 0, pretend = 0, frame = 0
 1297              		@ frame_needed = 0, uses_anonymous_args = 0
 1298              		@ link register save eliminated.
 675:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     uint32_t reg;
 1299              		.loc 1 675 5 view .LVU268
 676:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     switch(osci){
 1300              		.loc 1 676 5 view .LVU269
 1301 0000 1028     		cmp	r0, #16
 1302 0002 10D0     		beq	.L59
 1303 0004 40F60003 		movw	r3, #2048
ARM GAS  D:\noval\Temp\ccFQOQYL.s 			page 36


 1304 0008 9842     		cmp	r0, r3
 1305 000a 18D1     		bne	.L58
 677:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     case RCU_HXTAL:
 678:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         /* HXTALEN must be reset before disable the oscillator bypass mode */
 679:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         reg = RCU_CTL0;
 680:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         RCU_CTL0 &= ~RCU_CTL0_HXTALEN;
 681:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         RCU_CTL0 = (reg & (~RCU_CTL0_HXTALBPS));
 682:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         break;
 683:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     case RCU_LXTAL:
 684:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         /* LXTALEN must be reset before disable the oscillator bypass mode */
 685:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         reg = RCU_BDCTL;
 1306              		.loc 1 685 9 view .LVU270
 1307              		.loc 1 685 13 is_stmt 0 view .LVU271
 1308 000c 41F22003 		movw	r3, #4128
 1309 0010 C4F20203 		movt	r3, 16386
 1310 0014 1A68     		ldr	r2, [r3]
 1311              	.LVL57:
 686:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         RCU_BDCTL &= ~RCU_BDCTL_LXTALEN;
 1312              		.loc 1 686 9 is_stmt 1 view .LVU272
 1313 0016 1968     		ldr	r1, [r3]
 1314              		.loc 1 686 19 is_stmt 0 view .LVU273
 1315 0018 0120     		movs	r0, #1
 1316              	.LVL58:
 1317              		.loc 1 686 19 view .LVU274
 1318 001a 8143     		bics	r1, r0
 1319 001c 1960     		str	r1, [r3]
 687:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         RCU_BDCTL = (reg & (~RCU_BDCTL_LXTALBPS));
 1320              		.loc 1 687 9 is_stmt 1 view .LVU275
 1321              		.loc 1 687 26 is_stmt 0 view .LVU276
 1322 001e 0421     		movs	r1, #4
 1323 0020 8A43     		bics	r2, r1
 1324              	.LVL59:
 1325              		.loc 1 687 19 view .LVU277
 1326 0022 1A60     		str	r2, [r3]
 688:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         break;
 1327              		.loc 1 688 9 is_stmt 1 view .LVU278
 689:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     case RCU_IRC8M:
 690:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     case RCU_IRC28M:
 691:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     case RCU_IRC40K:
 692:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     case RCU_PLL_CK:
 693:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         break;
 694:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     default:
 695:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         break;
 696:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     }
 697:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** }
 1328              		.loc 1 697 1 is_stmt 0 view .LVU279
 1329 0024 0BE0     		b	.L58
 1330              	.LVL60:
 1331              	.L59:
 679:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         RCU_CTL0 &= ~RCU_CTL0_HXTALEN;
 1332              		.loc 1 679 9 is_stmt 1 view .LVU280
 679:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         RCU_CTL0 &= ~RCU_CTL0_HXTALEN;
 1333              		.loc 1 679 13 is_stmt 0 view .LVU281
 1334 0026 41F20003 		movw	r3, #4096
 1335 002a C4F20203 		movt	r3, 16386
 1336 002e 1A68     		ldr	r2, [r3]
 1337              	.LVL61:
ARM GAS  D:\noval\Temp\ccFQOQYL.s 			page 37


 680:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         RCU_CTL0 = (reg & (~RCU_CTL0_HXTALBPS));
 1338              		.loc 1 680 9 is_stmt 1 view .LVU282
 1339 0030 1968     		ldr	r1, [r3]
 680:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         RCU_CTL0 = (reg & (~RCU_CTL0_HXTALBPS));
 1340              		.loc 1 680 18 is_stmt 0 view .LVU283
 1341 0032 0348     		ldr	r0, .L62
 1342              	.LVL62:
 680:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         RCU_CTL0 = (reg & (~RCU_CTL0_HXTALBPS));
 1343              		.loc 1 680 18 view .LVU284
 1344 0034 0140     		ands	r1, r0
 1345 0036 1960     		str	r1, [r3]
 681:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         break;
 1346              		.loc 1 681 9 is_stmt 1 view .LVU285
 681:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         break;
 1347              		.loc 1 681 25 is_stmt 0 view .LVU286
 1348 0038 0249     		ldr	r1, .L62+4
 1349 003a 0A40     		ands	r2, r1
 1350              	.LVL63:
 681:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         break;
 1351              		.loc 1 681 18 view .LVU287
 1352 003c 1A60     		str	r2, [r3]
 682:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     case RCU_LXTAL:
 1353              		.loc 1 682 9 is_stmt 1 view .LVU288
 1354              	.LVL64:
 1355              	.L58:
 1356              		.loc 1 697 1 is_stmt 0 view .LVU289
 1357              		@ sp needed
 1358 003e 7047     		bx	lr
 1359              	.L63:
 1360              		.align	2
 1361              	.L62:
 1362 0040 FFFFFEFF 		.word	-65537
 1363 0044 FFFFFBFF 		.word	-262145
 1364              		.cfi_endproc
 1365              	.LFE85:
 1367              		.section	.text.rcu_hxtal_clock_monitor_enable,"ax",%progbits
 1368              		.align	1
 1369              		.global	rcu_hxtal_clock_monitor_enable
 1370              		.syntax unified
 1371              		.code	16
 1372              		.thumb_func
 1374              	rcu_hxtal_clock_monitor_enable:
 1375              	.LFB86:
 698:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** 
 699:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** /*!
 700:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     \brief      enable the HXTAL clock monitor
 701:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     \param[in]  none
 702:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     \param[out] none
 703:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     \retval     none
 704:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** */
 705:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** void rcu_hxtal_clock_monitor_enable(void)
 706:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** {
 1376              		.loc 1 706 1 is_stmt 1 view -0
 1377              		.cfi_startproc
 1378              		@ args = 0, pretend = 0, frame = 0
 1379              		@ frame_needed = 0, uses_anonymous_args = 0
 1380              		@ link register save eliminated.
ARM GAS  D:\noval\Temp\ccFQOQYL.s 			page 38


 707:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     RCU_CTL0 |= RCU_CTL0_CKMEN;
 1381              		.loc 1 707 5 view .LVU291
 1382 0000 41F20003 		movw	r3, #4096
 1383 0004 C4F20203 		movt	r3, 16386
 1384 0008 1968     		ldr	r1, [r3]
 1385              		.loc 1 707 14 is_stmt 0 view .LVU292
 1386 000a 8022     		movs	r2, #128
 1387 000c 1203     		lsls	r2, r2, #12
 1388 000e 0A43     		orrs	r2, r1
 1389 0010 1A60     		str	r2, [r3]
 708:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** }
 1390              		.loc 1 708 1 view .LVU293
 1391              		@ sp needed
 1392 0012 7047     		bx	lr
 1393              		.cfi_endproc
 1394              	.LFE86:
 1396              		.section	.text.rcu_hxtal_clock_monitor_disable,"ax",%progbits
 1397              		.align	1
 1398              		.global	rcu_hxtal_clock_monitor_disable
 1399              		.syntax unified
 1400              		.code	16
 1401              		.thumb_func
 1403              	rcu_hxtal_clock_monitor_disable:
 1404              	.LFB87:
 709:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** 
 710:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** /*!
 711:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     \brief      disable the HXTAL clock monitor
 712:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     \param[in]  none
 713:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     \param[out] none
 714:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     \retval     none
 715:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** */
 716:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** void rcu_hxtal_clock_monitor_disable(void)
 717:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** {
 1405              		.loc 1 717 1 is_stmt 1 view -0
 1406              		.cfi_startproc
 1407              		@ args = 0, pretend = 0, frame = 0
 1408              		@ frame_needed = 0, uses_anonymous_args = 0
 1409              		@ link register save eliminated.
 718:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     RCU_CTL0 &= ~RCU_CTL0_CKMEN;
 1410              		.loc 1 718 5 view .LVU295
 1411 0000 41F20003 		movw	r3, #4096
 1412 0004 C4F20203 		movt	r3, 16386
 1413 0008 1A68     		ldr	r2, [r3]
 1414              		.loc 1 718 14 is_stmt 0 view .LVU296
 1415 000a 0249     		ldr	r1, .L66
 1416 000c 0A40     		ands	r2, r1
 1417 000e 1A60     		str	r2, [r3]
 719:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** }
 1418              		.loc 1 719 1 view .LVU297
 1419              		@ sp needed
 1420 0010 7047     		bx	lr
 1421              	.L67:
 1422 0012 C046     		.align	2
 1423              	.L66:
 1424 0014 FFFFF7FF 		.word	-524289
 1425              		.cfi_endproc
 1426              	.LFE87:
ARM GAS  D:\noval\Temp\ccFQOQYL.s 			page 39


 1428              		.section	.text.rcu_irc8m_adjust_value_set,"ax",%progbits
 1429              		.align	1
 1430              		.global	rcu_irc8m_adjust_value_set
 1431              		.syntax unified
 1432              		.code	16
 1433              		.thumb_func
 1435              	rcu_irc8m_adjust_value_set:
 1436              	.LVL65:
 1437              	.LFB88:
 720:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** 
 721:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** /*!
 722:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     \brief      set the IRC8M adjust value
 723:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     \param[in]  irc8m_adjval: IRC8M adjust value, must be between 0 and 0x1F
 724:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     \param[out] none
 725:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     \retval     none
 726:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** */
 727:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** void rcu_irc8m_adjust_value_set(uint8_t irc8m_adjval)
 728:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** {
 1438              		.loc 1 728 1 is_stmt 1 view -0
 1439              		.cfi_startproc
 1440              		@ args = 0, pretend = 0, frame = 0
 1441              		@ frame_needed = 0, uses_anonymous_args = 0
 1442              		@ link register save eliminated.
 729:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     uint32_t adjust = 0U;
 1443              		.loc 1 729 5 view .LVU299
 730:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     adjust = RCU_CTL0;
 1444              		.loc 1 730 5 view .LVU300
 1445              		.loc 1 730 12 is_stmt 0 view .LVU301
 1446 0000 41F20003 		movw	r3, #4096
 1447 0004 C4F20203 		movt	r3, 16386
 1448 0008 1A68     		ldr	r2, [r3]
 1449              	.LVL66:
 731:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     /* reset the IRC8MADJ bits and set according to irc8m_adjval */
 732:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     adjust &= ~RCU_CTL0_IRC8MADJ;
 1450              		.loc 1 732 5 is_stmt 1 view .LVU302
 1451              		.loc 1 732 12 is_stmt 0 view .LVU303
 1452 000a F821     		movs	r1, #248
 1453 000c 8A43     		bics	r2, r1
 1454              	.LVL67:
 733:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     RCU_CTL0 = (adjust | (((uint32_t)irc8m_adjval)<<3));
 1455              		.loc 1 733 5 is_stmt 1 view .LVU304
 1456              		.loc 1 733 51 is_stmt 0 view .LVU305
 1457 000e C000     		lsls	r0, r0, #3
 1458              	.LVL68:
 1459              		.loc 1 733 24 view .LVU306
 1460 0010 1043     		orrs	r0, r2
 1461              		.loc 1 733 14 view .LVU307
 1462 0012 1860     		str	r0, [r3]
 734:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** }
 1463              		.loc 1 734 1 view .LVU308
 1464              		@ sp needed
 1465 0014 7047     		bx	lr
 1466              		.cfi_endproc
 1467              	.LFE88:
 1469              		.section	.text.rcu_irc28m_adjust_value_set,"ax",%progbits
 1470              		.align	1
 1471              		.global	rcu_irc28m_adjust_value_set
ARM GAS  D:\noval\Temp\ccFQOQYL.s 			page 40


 1472              		.syntax unified
 1473              		.code	16
 1474              		.thumb_func
 1476              	rcu_irc28m_adjust_value_set:
 1477              	.LVL69:
 1478              	.LFB89:
 735:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** 
 736:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** /*!
 737:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     \brief      set the IRC28M adjust value
 738:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     \param[in]  irc28m_adjval: IRC28M adjust value, must be between 0 and 0x1F
 739:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     \param[out] none
 740:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     \retval     none
 741:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** */
 742:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** void rcu_irc28m_adjust_value_set(uint8_t irc28m_adjval)
 743:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** {
 1479              		.loc 1 743 1 is_stmt 1 view -0
 1480              		.cfi_startproc
 1481              		@ args = 0, pretend = 0, frame = 0
 1482              		@ frame_needed = 0, uses_anonymous_args = 0
 1483              		@ link register save eliminated.
 744:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     uint32_t adjust = 0U;
 1484              		.loc 1 744 5 view .LVU310
 745:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     adjust = RCU_CTL1;
 1485              		.loc 1 745 5 view .LVU311
 1486              		.loc 1 745 12 is_stmt 0 view .LVU312
 1487 0000 41F23403 		movw	r3, #4148
 1488 0004 C4F20203 		movt	r3, 16386
 1489 0008 1A68     		ldr	r2, [r3]
 1490              	.LVL70:
 746:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     /* reset the IRC28MADJ bits and set according to irc28m_adjval */
 747:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     adjust &= ~RCU_CTL1_IRC28MADJ;
 1491              		.loc 1 747 5 is_stmt 1 view .LVU313
 1492              		.loc 1 747 12 is_stmt 0 view .LVU314
 1493 000a F821     		movs	r1, #248
 1494 000c 8A43     		bics	r2, r1
 1495              	.LVL71:
 748:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     RCU_CTL1 = (adjust | (((uint32_t)irc28m_adjval)<<3));
 1496              		.loc 1 748 5 is_stmt 1 view .LVU315
 1497              		.loc 1 748 52 is_stmt 0 view .LVU316
 1498 000e C000     		lsls	r0, r0, #3
 1499              	.LVL72:
 1500              		.loc 1 748 24 view .LVU317
 1501 0010 1043     		orrs	r0, r2
 1502              		.loc 1 748 14 view .LVU318
 1503 0012 1860     		str	r0, [r3]
 749:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** }
 1504              		.loc 1 749 1 view .LVU319
 1505              		@ sp needed
 1506 0014 7047     		bx	lr
 1507              		.cfi_endproc
 1508              	.LFE89:
 1510              		.section	.text.rcu_voltage_key_unlock,"ax",%progbits
 1511              		.align	1
 1512              		.global	rcu_voltage_key_unlock
 1513              		.syntax unified
 1514              		.code	16
 1515              		.thumb_func
ARM GAS  D:\noval\Temp\ccFQOQYL.s 			page 41


 1517              	rcu_voltage_key_unlock:
 1518              	.LFB90:
 750:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** 
 751:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** /*!
 752:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     \brief      unlock the voltage key
 753:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     \param[in]  none
 754:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     \param[out] none
 755:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     \retval     none
 756:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** */
 757:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** void rcu_voltage_key_unlock(void)
 758:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** {
 1519              		.loc 1 758 1 is_stmt 1 view -0
 1520              		.cfi_startproc
 1521              		@ args = 0, pretend = 0, frame = 0
 1522              		@ frame_needed = 0, uses_anonymous_args = 0
 1523              		@ link register save eliminated.
 759:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     /* reset the KEY bits and set 0x1A2B3C4D */
 760:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     RCU_VKEY &= ~RCU_VKEY_KEY;
 1524              		.loc 1 760 5 view .LVU321
 1525 0000 41F20013 		movw	r3, #4352
 1526 0004 C4F20203 		movt	r3, 16386
 1527 0008 1A68     		ldr	r2, [r3]
 1528              		.loc 1 760 14 is_stmt 0 view .LVU322
 1529 000a 0022     		movs	r2, #0
 1530 000c 1A60     		str	r2, [r3]
 761:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     RCU_VKEY |= RCU_VKEY_UNLOCK;
 1531              		.loc 1 761 5 is_stmt 1 view .LVU323
 1532 000e 1968     		ldr	r1, [r3]
 1533              		.loc 1 761 14 is_stmt 0 view .LVU324
 1534 0010 43F64D42 		movw	r2, #15437
 1535 0014 C1F62B22 		movt	r2, 6699
 1536 0018 0A43     		orrs	r2, r1
 1537 001a 1A60     		str	r2, [r3]
 762:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** }
 1538              		.loc 1 762 1 view .LVU325
 1539              		@ sp needed
 1540 001c 7047     		bx	lr
 1541              		.cfi_endproc
 1542              	.LFE90:
 1544              		.section	.text.rcu_deepsleep_voltage_set,"ax",%progbits
 1545              		.align	1
 1546              		.global	rcu_deepsleep_voltage_set
 1547              		.syntax unified
 1548              		.code	16
 1549              		.thumb_func
 1551              	rcu_deepsleep_voltage_set:
 1552              	.LVL73:
 1553              	.LFB91:
 763:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** 
 764:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** /*!
 765:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     \brief      set voltage in deep sleep mode
 766:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     \param[in]  dsvol: deep sleep mode voltage
 767:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****                 only one parameter can be selected which is shown as below:
 768:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****       \arg        RCU_DEEPSLEEP_V_1_0: the core voltage is 1.0V
 769:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****       \arg        RCU_DEEPSLEEP_V_0_9: the core voltage is 0.9V
 770:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****       \arg        RCU_DEEPSLEEP_V_0_8: the core voltage is 0.8V
 771:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****       \arg        RCU_DEEPSLEEP_V_1_2: the core voltage is 1.2V
ARM GAS  D:\noval\Temp\ccFQOQYL.s 			page 42


 772:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     \param[out] none
 773:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     \retval     none
 774:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** */
 775:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** void rcu_deepsleep_voltage_set(uint32_t dsvol)
 776:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** {
 1554              		.loc 1 776 1 is_stmt 1 view -0
 1555              		.cfi_startproc
 1556              		@ args = 0, pretend = 0, frame = 0
 1557              		@ frame_needed = 0, uses_anonymous_args = 0
 1558              		@ link register save eliminated.
 777:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     /* reset the DSLPVS bits and set according to dsvol */
 778:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     RCU_DSV &= ~RCU_DSV_DSLPVS;
 1559              		.loc 1 778 5 view .LVU327
 1560 0000 41F23413 		movw	r3, #4404
 1561 0004 C4F20203 		movt	r3, 16386
 1562 0008 1A68     		ldr	r2, [r3]
 1563              		.loc 1 778 13 is_stmt 0 view .LVU328
 1564 000a 0321     		movs	r1, #3
 1565 000c 8A43     		bics	r2, r1
 1566 000e 1A60     		str	r2, [r3]
 779:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     RCU_DSV |= dsvol;
 1567              		.loc 1 779 5 is_stmt 1 view .LVU329
 1568 0010 1A68     		ldr	r2, [r3]
 1569              		.loc 1 779 13 is_stmt 0 view .LVU330
 1570 0012 0243     		orrs	r2, r0
 1571 0014 1A60     		str	r2, [r3]
 780:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** }
 1572              		.loc 1 780 1 view .LVU331
 1573              		@ sp needed
 1574 0016 7047     		bx	lr
 1575              		.cfi_endproc
 1576              	.LFE91:
 1578              		.section	.text.rcu_clock_freq_get,"ax",%progbits
 1579              		.align	1
 1580              		.global	rcu_clock_freq_get
 1581              		.syntax unified
 1582              		.code	16
 1583              		.thumb_func
 1585              	rcu_clock_freq_get:
 1586              	.LVL74:
 1587              	.LFB92:
 781:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** 
 782:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** /*!
 783:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     \brief      get the system clock, bus and peripheral clock frequency
 784:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     \param[in]  clock: the clock frequency which to get
 785:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****                 only one parameter can be selected which is shown as below:
 786:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****       \arg        CK_SYS: system clock frequency
 787:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****       \arg        CK_AHB: AHB clock frequency
 788:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****       \arg        CK_APB1: APB1 clock frequency
 789:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****       \arg        CK_APB2: APB2 clock frequency
 790:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****       \arg        CK_ADC: ADC clock frequency
 791:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****       \arg        CK_USART: USART0 clock frequency
 792:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     \param[out] none
 793:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     \retval     clock frequency of system, AHB, APB1, APB2, ADC or USRAT0
 794:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** */
 795:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** uint32_t rcu_clock_freq_get(rcu_clock_freq_enum clock)
 796:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** {
ARM GAS  D:\noval\Temp\ccFQOQYL.s 			page 43


 1588              		.loc 1 796 1 is_stmt 1 view -0
 1589              		.cfi_startproc
 1590              		@ args = 0, pretend = 0, frame = 32
 1591              		@ frame_needed = 0, uses_anonymous_args = 0
 1592              		.loc 1 796 1 is_stmt 0 view .LVU333
 1593 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 1594              	.LCFI2:
 1595              		.cfi_def_cfa_offset 20
 1596              		.cfi_offset 4, -20
 1597              		.cfi_offset 5, -16
 1598              		.cfi_offset 6, -12
 1599              		.cfi_offset 7, -8
 1600              		.cfi_offset 14, -4
 1601 0002 89B0     		sub	sp, sp, #36
 1602              	.LCFI3:
 1603              		.cfi_def_cfa_offset 56
 1604 0004 0200     		movs	r2, r0
 797:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     uint32_t sws = 0U, adcps = 0U, adcps2 = 0U, ck_freq = 0U;
 1605              		.loc 1 797 5 is_stmt 1 view .LVU334
 1606              	.LVL75:
 798:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     uint32_t cksys_freq = 0U, ahb_freq = 0U, apb1_freq = 0U, apb2_freq = 0U;
 1607              		.loc 1 798 5 view .LVU335
 799:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     uint32_t adc_freq = 0U, usart_freq = 0U;
 1608              		.loc 1 799 5 view .LVU336
 800:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     uint32_t pllmf = 0U, pllmf4 = 0U, pllsel = 0U, prediv = 0U, idx = 0U, clk_exp = 0U;
 1609              		.loc 1 800 5 view .LVU337
 801:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     /* exponent of AHB, APB1 and APB2 clock divider */
 802:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     const uint8_t ahb_exp[16] = {0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 6, 7, 8, 9};
 1610              		.loc 1 802 5 view .LVU338
 1611              		.loc 1 802 19 is_stmt 0 view .LVU339
 1612 0006 04A9     		add	r1, sp, #16
 1613 0008 40F20003 		movw	r3, #:lower16:.LANCHOR0
 1614 000c C0F20003 		movt	r3, #:upper16:.LANCHOR0
 1615 0010 1C00     		movs	r4, r3
 1616 0012 E0CC     		ldmia	r4!, {r5, r6, r7}
 1617 0014 E0C1     		stmia	r1!, {r5, r6, r7}
 1618 0016 0800     		movs	r0, r1
 1619              	.LVL76:
 1620              		.loc 1 802 19 view .LVU340
 1621 0018 2168     		ldr	r1, [r4]
 1622 001a 0160     		str	r1, [r0]
 803:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     const uint8_t apb1_exp[8] = {0, 0, 0, 0, 1, 2, 3, 4};
 1623              		.loc 1 803 5 is_stmt 1 view .LVU341
 1624              		.loc 1 803 19 is_stmt 0 view .LVU342
 1625 001c 02A8     		add	r0, sp, #8
 1626 001e 1900     		movs	r1, r3
 1627 0020 1031     		adds	r1, r1, #16
 1628 0022 60C9     		ldmia	r1!, {r5, r6}
 1629 0024 60C0     		stmia	r0!, {r5, r6}
 804:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     const uint8_t apb2_exp[8] = {0, 0, 0, 0, 1, 2, 3, 4};
 1630              		.loc 1 804 5 is_stmt 1 view .LVU343
 1631              		.loc 1 804 19 is_stmt 0 view .LVU344
 1632 0026 6946     		mov	r1, sp
 1633 0028 1033     		adds	r3, r3, #16
 1634 002a 30CB     		ldmia	r3!, {r4, r5}
 1635 002c 30C1     		stmia	r1!, {r4, r5}
 805:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** 
ARM GAS  D:\noval\Temp\ccFQOQYL.s 			page 44


 806:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     sws = GET_BITS(RCU_CFG0, 2, 3);
 1636              		.loc 1 806 5 is_stmt 1 view .LVU345
 1637              		.loc 1 806 11 is_stmt 0 view .LVU346
 1638 002e 41F20403 		movw	r3, #4100
 1639 0032 C4F20203 		movt	r3, 16386
 1640 0036 1968     		ldr	r1, [r3]
 1641 0038 8908     		lsrs	r1, r1, #2
 1642              		.loc 1 806 9 view .LVU347
 1643 003a 0323     		movs	r3, #3
 1644 003c 0B40     		ands	r3, r1
 1645              	.LVL77:
 807:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     switch(sws){
 1646              		.loc 1 807 5 is_stmt 1 view .LVU348
 1647 003e 022B     		cmp	r3, #2
 1648 0040 24D0     		beq	.L101
 808:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     /* IRC8M is selected as CK_SYS */
 809:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     case SEL_IRC8M:
 810:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         cksys_freq = IRC8M_VALUE;
 1649              		.loc 1 810 20 is_stmt 0 view .LVU349
 1650 0042 41F20020 		movw	r0, #4608
 1651 0046 C0F27A00 		movt	r0, 122
 1652              	.LVL78:
 1653              	.L73:
 811:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         break;
 812:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     /* HXTAL is selected as CK_SYS */
 813:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     case SEL_HXTAL:
 814:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         cksys_freq = HXTAL_VALUE;
 815:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         break;
 816:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     /* PLL is selected as CK_SYS */
 817:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     case SEL_PLL:
 818:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         /* get the value of PLLMF[3:0] */
 819:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         pllmf = GET_BITS(RCU_CFG0, 18, 21);
 820:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         pllmf4 = GET_BITS(RCU_CFG0, 27, 27);
 821:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         /* high 16 bits */
 822:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         if(1U == pllmf4){
 823:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****             pllmf += 17U;
 824:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         }else if(15U == pllmf){
 825:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****             pllmf = 16U;
 826:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         }else{
 827:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****             pllmf += 2U;
 828:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         }
 829:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****             
 830:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         /* PLL clock source selection, HXTAL or IRC8M/2 */
 831:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         pllsel = GET_BITS(RCU_CFG0, 16, 16);
 832:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         if(0U != pllsel){
 833:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****             prediv = (GET_BITS(RCU_CFG1, 0, 3) + 1U);
 834:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****             cksys_freq = (HXTAL_VALUE / prediv) * pllmf;
 835:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         }else{
 836:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****             cksys_freq = (IRC8M_VALUE >> 1) * pllmf;
 837:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         }
 838:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         break;
 839:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     /* IRC8M is selected as CK_SYS */
 840:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     default:
 841:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         cksys_freq = IRC8M_VALUE;
 842:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         break;
 843:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     }
 844:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     /* calculate AHB clock frequency */
ARM GAS  D:\noval\Temp\ccFQOQYL.s 			page 45


 845:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     idx = GET_BITS(RCU_CFG0, 4, 7);
 1654              		.loc 1 845 5 is_stmt 1 view .LVU350
 1655              		.loc 1 845 11 is_stmt 0 view .LVU351
 1656 004a 41F20404 		movw	r4, #4100
 1657 004e C4F20204 		movt	r4, 16386
 1658 0052 2168     		ldr	r1, [r4]
 1659 0054 0909     		lsrs	r1, r1, #4
 1660              		.loc 1 845 9 view .LVU352
 1661 0056 0F23     		movs	r3, #15
 1662 0058 0B40     		ands	r3, r1
 1663              	.LVL79:
 846:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     clk_exp = ahb_exp[idx];
 1664              		.loc 1 846 5 is_stmt 1 view .LVU353
 1665              		.loc 1 846 22 is_stmt 0 view .LVU354
 1666 005a 04A9     		add	r1, sp, #16
 1667 005c CB5C     		ldrb	r3, [r1, r3]
 1668              	.LVL80:
 847:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     ahb_freq = cksys_freq >> clk_exp;
 1669              		.loc 1 847 5 is_stmt 1 view .LVU355
 1670              		.loc 1 847 14 is_stmt 0 view .LVU356
 1671 005e 0500     		movs	r5, r0
 1672 0060 DD40     		lsrs	r5, r5, r3
 1673              	.LVL81:
 848:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     
 849:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     /* calculate APB1 clock frequency */
 850:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     idx = GET_BITS(RCU_CFG0, 8, 10);
 1674              		.loc 1 850 5 is_stmt 1 view .LVU357
 1675              		.loc 1 850 11 is_stmt 0 view .LVU358
 1676 0062 2368     		ldr	r3, [r4]
 1677              	.LVL82:
 1678              		.loc 1 850 11 view .LVU359
 1679 0064 1B0A     		lsrs	r3, r3, #8
 1680              		.loc 1 850 9 view .LVU360
 1681 0066 0721     		movs	r1, #7
 1682              		.loc 1 850 9 view .LVU361
 1683 0068 0B40     		ands	r3, r1
 1684              	.LVL83:
 851:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     clk_exp = apb1_exp[idx];
 1685              		.loc 1 851 5 is_stmt 1 view .LVU362
 1686              		.loc 1 851 23 is_stmt 0 view .LVU363
 1687 006a 02AE     		add	r6, sp, #8
 1688 006c F35C     		ldrb	r3, [r6, r3]
 1689              	.LVL84:
 852:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     apb1_freq = ahb_freq >> clk_exp;
 1690              		.loc 1 852 5 is_stmt 1 view .LVU364
 1691              		.loc 1 852 15 is_stmt 0 view .LVU365
 1692 006e 2E00     		movs	r6, r5
 1693 0070 DE40     		lsrs	r6, r6, r3
 1694              	.LVL85:
 853:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     
 854:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     /* calculate APB2 clock frequency */
 855:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     idx = GET_BITS(RCU_CFG0, 11, 13);
 1695              		.loc 1 855 5 is_stmt 1 view .LVU366
 1696              		.loc 1 855 11 is_stmt 0 view .LVU367
 1697 0072 2368     		ldr	r3, [r4]
 1698              	.LVL86:
 1699              		.loc 1 855 11 view .LVU368
ARM GAS  D:\noval\Temp\ccFQOQYL.s 			page 46


 1700 0074 DB0A     		lsrs	r3, r3, #11
 1701              		.loc 1 855 9 view .LVU369
 1702 0076 1940     		ands	r1, r3
 1703              	.LVL87:
 856:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     clk_exp = apb2_exp[idx];
 1704              		.loc 1 856 5 is_stmt 1 view .LVU370
 1705              		.loc 1 856 23 is_stmt 0 view .LVU371
 1706 0078 6B46     		mov	r3, sp
 1707 007a 5B5C     		ldrb	r3, [r3, r1]
 1708              	.LVL88:
 857:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     apb2_freq = ahb_freq >> clk_exp;
 1709              		.loc 1 857 5 is_stmt 1 view .LVU372
 1710              		.loc 1 857 15 is_stmt 0 view .LVU373
 1711 007c 2900     		movs	r1, r5
 1712              	.LVL89:
 1713              		.loc 1 857 15 view .LVU374
 1714 007e D940     		lsrs	r1, r1, r3
 1715              	.LVL90:
 858:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     
 859:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     /* return the clocks frequency */
 860:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     switch(clock){
 1716              		.loc 1 860 5 is_stmt 1 view .LVU375
 1717 0080 052A     		cmp	r2, #5
 1718 0082 34D8     		bhi	.L77
 1719 0084 9200     		lsls	r2, r2, #2
 1720              	.LVL91:
 1721              		.loc 1 860 5 is_stmt 0 view .LVU376
 1722 0086 5D4B     		ldr	r3, .L104
 1723              	.LVL92:
 1724              		.loc 1 860 5 view .LVU377
 1725 0088 9B58     		ldr	r3, [r3, r2]
 1726 008a 9F46     		mov	pc, r3
 1727              		.section	.rodata.rcu_clock_freq_get,"a",%progbits
 1728              		.align	2
 1729              	.L79:
 1730 0000 F4000000 		.word	.L72
 1731 0004 F2000000 		.word	.L83
 1732 0008 F8000000 		.word	.L82
 1733 000c FC000000 		.word	.L81
 1734 0010 00010000 		.word	.L80
 1735 0014 96010000 		.word	.L78
 1736              		.section	.text.rcu_clock_freq_get
 1737              	.LVL93:
 1738              	.L101:
 819:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         pllmf4 = GET_BITS(RCU_CFG0, 27, 27);
 1739              		.loc 1 819 9 is_stmt 1 view .LVU378
 819:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         pllmf4 = GET_BITS(RCU_CFG0, 27, 27);
 1740              		.loc 1 819 17 is_stmt 0 view .LVU379
 1741 008c 41F20403 		movw	r3, #4100
 1742              	.LVL94:
 819:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         pllmf4 = GET_BITS(RCU_CFG0, 27, 27);
 1743              		.loc 1 819 17 view .LVU380
 1744 0090 C4F20203 		movt	r3, 16386
 1745 0094 1968     		ldr	r1, [r3]
 1746              	.LVL95:
 819:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         pllmf4 = GET_BITS(RCU_CFG0, 27, 27);
 1747              		.loc 1 819 17 view .LVU381
ARM GAS  D:\noval\Temp\ccFQOQYL.s 			page 47


 1748 0096 890C     		lsrs	r1, r1, #18
 819:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         pllmf4 = GET_BITS(RCU_CFG0, 27, 27);
 1749              		.loc 1 819 15 view .LVU382
 1750 0098 0F20     		movs	r0, #15
 1751 009a 0840     		ands	r0, r1
 1752              	.LVL96:
 820:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         /* high 16 bits */
 1753              		.loc 1 820 9 is_stmt 1 view .LVU383
 820:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         /* high 16 bits */
 1754              		.loc 1 820 18 is_stmt 0 view .LVU384
 1755 009c 1B68     		ldr	r3, [r3]
 1756              	.LVL97:
 822:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****             pllmf += 17U;
 1757              		.loc 1 822 9 is_stmt 1 view .LVU385
 822:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****             pllmf += 17U;
 1758              		.loc 1 822 11 is_stmt 0 view .LVU386
 1759 009e 1B01     		lsls	r3, r3, #4
 1760 00a0 17D5     		bpl	.L74
 1761              	.LVL98:
 823:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         }else if(15U == pllmf){
 1762              		.loc 1 823 13 is_stmt 1 view .LVU387
 823:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         }else if(15U == pllmf){
 1763              		.loc 1 823 19 is_stmt 0 view .LVU388
 1764 00a2 1130     		adds	r0, r0, #17
 1765              	.LVL99:
 1766              	.L75:
 831:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         if(0U != pllsel){
 1767              		.loc 1 831 9 is_stmt 1 view .LVU389
 831:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         if(0U != pllsel){
 1768              		.loc 1 831 18 is_stmt 0 view .LVU390
 1769 00a4 41F20403 		movw	r3, #4100
 1770 00a8 C4F20203 		movt	r3, 16386
 1771 00ac 1B68     		ldr	r3, [r3]
 1772              	.LVL100:
 832:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****             prediv = (GET_BITS(RCU_CFG1, 0, 3) + 1U);
 1773              		.loc 1 832 9 is_stmt 1 view .LVU391
 832:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****             prediv = (GET_BITS(RCU_CFG1, 0, 3) + 1U);
 1774              		.loc 1 832 11 is_stmt 0 view .LVU392
 1775 00ae DB03     		lsls	r3, r3, #15
 1776 00b0 15D5     		bpl	.L76
 1777              	.LVL101:
 833:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****             cksys_freq = (HXTAL_VALUE / prediv) * pllmf;
 1778              		.loc 1 833 13 is_stmt 1 view .LVU393
 833:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****             cksys_freq = (HXTAL_VALUE / prediv) * pllmf;
 1779              		.loc 1 833 23 is_stmt 0 view .LVU394
 1780 00b2 41F22C03 		movw	r3, #4140
 1781 00b6 C4F20203 		movt	r3, 16386
 1782 00ba 1968     		ldr	r1, [r3]
 1783 00bc 0F23     		movs	r3, #15
 1784 00be 0B40     		ands	r3, r1
 833:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****             cksys_freq = (HXTAL_VALUE / prediv) * pllmf;
 1785              		.loc 1 833 20 view .LVU395
 1786 00c0 0133     		adds	r3, r3, #1
 1787              	.LVL102:
 834:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         }else{
 1788              		.loc 1 834 13 is_stmt 1 view .LVU396
 834:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         }else{
ARM GAS  D:\noval\Temp\ccFQOQYL.s 			page 48


 1789              		.loc 1 834 39 is_stmt 0 view .LVU397
 1790 00c2 41F20021 		movw	r1, #4608
 1791 00c6 C0F27A01 		movt	r1, 122
 1792 00ca B1FBF3F1 		udiv	r1, r1, r3
 834:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         }else{
 1793              		.loc 1 834 24 view .LVU398
 1794 00ce 4843     		muls	r0, r1
 1795              	.LVL103:
 834:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         }else{
 1796              		.loc 1 834 24 view .LVU399
 1797 00d0 BBE7     		b	.L73
 1798              	.LVL104:
 1799              	.L74:
 824:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****             pllmf = 16U;
 1800              		.loc 1 824 15 is_stmt 1 view .LVU400
 824:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****             pllmf = 16U;
 1801              		.loc 1 824 17 is_stmt 0 view .LVU401
 1802 00d2 0F28     		cmp	r0, #15
 1803 00d4 01D0     		beq	.L96
 827:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         }
 1804              		.loc 1 827 13 is_stmt 1 view .LVU402
 827:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         }
 1805              		.loc 1 827 19 is_stmt 0 view .LVU403
 1806 00d6 0230     		adds	r0, r0, #2
 1807              	.LVL105:
 827:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         }
 1808              		.loc 1 827 19 view .LVU404
 1809 00d8 E4E7     		b	.L75
 1810              	.L96:
 825:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         }else{
 1811              		.loc 1 825 19 view .LVU405
 1812 00da 1020     		movs	r0, #16
 1813              	.LVL106:
 825:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         }else{
 1814              		.loc 1 825 19 view .LVU406
 1815 00dc E2E7     		b	.L75
 1816              	.LVL107:
 1817              	.L76:
 836:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         }
 1818              		.loc 1 836 13 is_stmt 1 view .LVU407
 836:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         }
 1819              		.loc 1 836 24 is_stmt 0 view .LVU408
 1820 00de 4101     		lsls	r1, r0, #5
 1821 00e0 091A     		subs	r1, r1, r0
 1822 00e2 8B01     		lsls	r3, r1, #6
 1823 00e4 5B1A     		subs	r3, r3, r1
 1824 00e6 DB00     		lsls	r3, r3, #3
 1825 00e8 1818     		adds	r0, r3, r0
 1826              	.LVL108:
 836:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         }
 1827              		.loc 1 836 24 view .LVU409
 1828 00ea 0002     		lsls	r0, r0, #8
 1829              	.LVL109:
 836:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         }
 1830              		.loc 1 836 24 view .LVU410
 1831 00ec ADE7     		b	.L73
 1832              	.LVL110:
ARM GAS  D:\noval\Temp\ccFQOQYL.s 			page 49


 1833              	.L77:
 1834              		.loc 1 860 5 view .LVU411
 1835 00ee 0020     		movs	r0, #0
 1836              	.LVL111:
 1837              		.loc 1 860 5 view .LVU412
 1838 00f0 00E0     		b	.L72
 1839              	.LVL112:
 1840              	.L83:
 861:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     case CK_SYS:
 862:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         ck_freq = cksys_freq;
 863:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         break;
 864:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     case CK_AHB:
 865:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         ck_freq = ahb_freq;
 1841              		.loc 1 865 9 is_stmt 1 view .LVU413
 866:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         break;
 1842              		.loc 1 866 9 view .LVU414
 865:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         break;
 1843              		.loc 1 865 17 is_stmt 0 view .LVU415
 1844 00f2 2800     		movs	r0, r5
 1845              	.LVL113:
 1846              	.L72:
 867:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     case CK_APB1:
 868:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         ck_freq = apb1_freq;
 869:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         break;
 870:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     case CK_APB2:
 871:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         ck_freq = apb2_freq;
 872:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         break;
 873:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     case CK_ADC:
 874:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         /* calculate ADC clock frequency */
 875:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         if(RCU_ADCSRC_AHB_APB2DIV != (RCU_CFG2 & RCU_CFG2_ADCSEL)){
 876:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****             if(RCU_ADC_IRC28M_DIV1 != (RCU_CFG2 & RCU_CFG2_IRC28MDIV)){
 877:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****                 adc_freq = IRC28M_VALUE >> 1;
 878:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****             }else{
 879:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****                 adc_freq = IRC28M_VALUE;
 880:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****             }
 881:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         }else{
 882:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****             /* ADC clock select CK_APB2 divided by 2/4/6/8 or CK_AHB divided by 3/5/7/9 */
 883:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****             adcps = GET_BITS(RCU_CFG0, 14, 15);
 884:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****             adcps2 = GET_BITS(RCU_CFG2, 31, 31);
 885:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****             switch(adcps){
 886:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****             case 0:
 887:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****                 if(0U == adcps2){
 888:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****                    adc_freq = apb2_freq / 2U;
 889:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****                 }else{
 890:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****                    adc_freq = ahb_freq / 3U;
 891:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****                 }
 892:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****                 break;
 893:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****             case 1:
 894:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****                 if(0U == adcps2){
 895:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****                    adc_freq = apb2_freq / 4U;
 896:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****                 }else{
 897:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****                    adc_freq = ahb_freq / 5U;
 898:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****                 }
 899:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****                 break;
 900:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****             case 2:
 901:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****                 if(0U == adcps2){
 902:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****                    adc_freq = apb2_freq / 6U;
ARM GAS  D:\noval\Temp\ccFQOQYL.s 			page 50


 903:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****                 }else{
 904:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****                    adc_freq = ahb_freq / 7U;
 905:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****                 }
 906:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****                 break;
 907:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****             case 3:
 908:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****                 if(0U == adcps2){
 909:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****                    adc_freq = apb2_freq / 8U;
 910:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****                 }else{
 911:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****                    adc_freq = ahb_freq / 9U;
 912:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****                 }
 913:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****                 break;
 914:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****             default:
 915:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****                 break;
 916:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****             }
 917:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         }
 918:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         ck_freq = adc_freq;
 919:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         break;
 920:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     case CK_USART:
 921:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         /* calculate USART0 clock frequency */
 922:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         if(RCU_USART0SRC_CKAPB2 == (RCU_CFG2 & RCU_CFG2_USART0SEL)){
 923:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****             usart_freq = apb2_freq;
 924:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         }else if(RCU_USART0SRC_CKSYS == (RCU_CFG2 & RCU_CFG2_USART0SEL)){
 925:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****             usart_freq = cksys_freq;
 926:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         }else if(RCU_USART0SRC_LXTAL == (RCU_CFG2 & RCU_CFG2_USART0SEL)){
 927:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****             usart_freq = LXTAL_VALUE;
 928:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         }else if(RCU_USART0SRC_IRC8M == (RCU_CFG2 & RCU_CFG2_USART0SEL)){
 929:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****             usart_freq = IRC8M_VALUE;
 930:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         }else{
 931:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         }
 932:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         ck_freq = usart_freq;
 933:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         break;
 934:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     default:
 935:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         break;
 936:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     }
 937:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     return ck_freq;
 938:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** }
 1847              		.loc 1 938 1 view .LVU416
 1848 00f4 09B0     		add	sp, sp, #36
 1849              		.loc 1 938 1 view .LVU417
 1850              		@ sp needed
 1851              	.LVL114:
 1852              	.LVL115:
 1853              		.loc 1 938 1 view .LVU418
 1854 00f6 F0BD     		pop	{r4, r5, r6, r7, pc}
 1855              	.LVL116:
 1856              	.L82:
 868:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         break;
 1857              		.loc 1 868 9 is_stmt 1 view .LVU419
 869:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     case CK_APB2:
 1858              		.loc 1 869 9 view .LVU420
 868:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         break;
 1859              		.loc 1 868 17 is_stmt 0 view .LVU421
 1860 00f8 3000     		movs	r0, r6
 1861              	.LVL117:
 869:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     case CK_APB2:
 1862              		.loc 1 869 9 view .LVU422
 1863 00fa FBE7     		b	.L72
ARM GAS  D:\noval\Temp\ccFQOQYL.s 			page 51


 1864              	.LVL118:
 1865              	.L81:
 871:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         break;
 1866              		.loc 1 871 9 is_stmt 1 view .LVU423
 872:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     case CK_ADC:
 1867              		.loc 1 872 9 view .LVU424
 871:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         break;
 1868              		.loc 1 871 17 is_stmt 0 view .LVU425
 1869 00fc 0800     		movs	r0, r1
 1870              	.LVL119:
 872:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     case CK_ADC:
 1871              		.loc 1 872 9 view .LVU426
 1872 00fe F9E7     		b	.L72
 1873              	.LVL120:
 1874              	.L80:
 875:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****             if(RCU_ADC_IRC28M_DIV1 != (RCU_CFG2 & RCU_CFG2_IRC28MDIV)){
 1875              		.loc 1 875 9 is_stmt 1 view .LVU427
 875:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****             if(RCU_ADC_IRC28M_DIV1 != (RCU_CFG2 & RCU_CFG2_IRC28MDIV)){
 1876              		.loc 1 875 39 is_stmt 0 view .LVU428
 1877 0100 41F23003 		movw	r3, #4144
 1878 0104 C4F20203 		movt	r3, 16386
 1879 0108 1B68     		ldr	r3, [r3]
 875:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****             if(RCU_ADC_IRC28M_DIV1 != (RCU_CFG2 & RCU_CFG2_IRC28MDIV)){
 1880              		.loc 1 875 11 view .LVU429
 1881 010a DB05     		lsls	r3, r3, #23
 1882 010c 0BD4     		bmi	.L85
 876:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****                 adc_freq = IRC28M_VALUE >> 1;
 1883              		.loc 1 876 13 is_stmt 1 view .LVU430
 876:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****                 adc_freq = IRC28M_VALUE >> 1;
 1884              		.loc 1 876 40 is_stmt 0 view .LVU431
 1885 010e 41F23003 		movw	r3, #4144
 1886 0112 C4F20203 		movt	r3, 16386
 1887 0116 1B68     		ldr	r3, [r3]
 876:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****                 adc_freq = IRC28M_VALUE >> 1;
 1888              		.loc 1 876 15 view .LVU432
 1889 0118 DB03     		lsls	r3, r3, #15
 1890 011a 60D4     		bmi	.L97
 877:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****             }else{
 1891              		.loc 1 877 26 view .LVU433
 1892 011c 49F68070 		movw	r0, #40832
 1893              	.LVL121:
 877:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****             }else{
 1894              		.loc 1 877 26 view .LVU434
 1895 0120 C0F2D500 		movt	r0, 213
 1896 0124 E6E7     		b	.L72
 1897              	.LVL122:
 1898              	.L85:
 883:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****             adcps2 = GET_BITS(RCU_CFG2, 31, 31);
 1899              		.loc 1 883 13 is_stmt 1 view .LVU435
 883:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****             adcps2 = GET_BITS(RCU_CFG2, 31, 31);
 1900              		.loc 1 883 21 is_stmt 0 view .LVU436
 1901 0126 41F20403 		movw	r3, #4100
 1902 012a C4F20203 		movt	r3, 16386
 1903 012e 1A68     		ldr	r2, [r3]
 1904 0130 920B     		lsrs	r2, r2, #14
 883:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****             adcps2 = GET_BITS(RCU_CFG2, 31, 31);
 1905              		.loc 1 883 19 view .LVU437
ARM GAS  D:\noval\Temp\ccFQOQYL.s 			page 52


 1906 0132 0323     		movs	r3, #3
 883:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****             adcps2 = GET_BITS(RCU_CFG2, 31, 31);
 1907              		.loc 1 883 19 view .LVU438
 1908 0134 1340     		ands	r3, r2
 1909              	.LVL123:
 884:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****             switch(adcps){
 1910              		.loc 1 884 13 is_stmt 1 view .LVU439
 884:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****             switch(adcps){
 1911              		.loc 1 884 22 is_stmt 0 view .LVU440
 1912 0136 41F23002 		movw	r2, #4144
 1913 013a C4F20202 		movt	r2, 16386
 1914 013e 1268     		ldr	r2, [r2]
 1915 0140 D20F     		lsrs	r2, r2, #31
 1916              	.LVL124:
 885:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****             case 0:
 1917              		.loc 1 885 13 is_stmt 1 view .LVU441
 1918 0142 022B     		cmp	r3, #2
 1919 0144 1AD0     		beq	.L86
 1920 0146 07D8     		bhi	.L87
 1921 0148 6BB1     		cbz	r3, .L88
 1922 014a 012B     		cmp	r3, #1
 1923 014c 02D1     		bne	.L102
 894:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****                    adc_freq = apb2_freq / 4U;
 1924              		.loc 1 894 17 view .LVU442
 894:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****                    adc_freq = apb2_freq / 4U;
 1925              		.loc 1 894 19 is_stmt 0 view .LVU443
 1926 014e 8AB9     		cbnz	r2, .L92
 895:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****                 }else{
 1927              		.loc 1 895 20 is_stmt 1 view .LVU444
 895:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****                 }else{
 1928              		.loc 1 895 29 is_stmt 0 view .LVU445
 1929 0150 8808     		lsrs	r0, r1, #2
 1930              	.LVL125:
 895:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****                 }else{
 1931              		.loc 1 895 29 view .LVU446
 1932 0152 CFE7     		b	.L72
 1933              	.LVL126:
 1934              	.L102:
 885:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****             case 0:
 1935              		.loc 1 885 13 view .LVU447
 1936 0154 0020     		movs	r0, #0
 1937              	.LVL127:
 885:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****             case 0:
 1938              		.loc 1 885 13 view .LVU448
 1939 0156 CDE7     		b	.L72
 1940              	.LVL128:
 1941              	.L87:
 885:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****             case 0:
 1942              		.loc 1 885 13 view .LVU449
 1943 0158 032B     		cmp	r3, #3
 1944 015a 02D1     		bne	.L103
 908:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****                    adc_freq = apb2_freq / 8U;
 1945              		.loc 1 908 17 is_stmt 1 view .LVU450
 908:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****                    adc_freq = apb2_freq / 8U;
 1946              		.loc 1 908 19 is_stmt 0 view .LVU451
 1947 015c BAB9     		cbnz	r2, .L94
 909:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****                 }else{
ARM GAS  D:\noval\Temp\ccFQOQYL.s 			page 53


 1948              		.loc 1 909 20 is_stmt 1 view .LVU452
 909:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****                 }else{
 1949              		.loc 1 909 29 is_stmt 0 view .LVU453
 1950 015e C808     		lsrs	r0, r1, #3
 1951              	.LVL129:
 909:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****                 }else{
 1952              		.loc 1 909 29 view .LVU454
 1953 0160 C8E7     		b	.L72
 1954              	.LVL130:
 1955              	.L103:
 885:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****             case 0:
 1956              		.loc 1 885 13 view .LVU455
 1957 0162 0020     		movs	r0, #0
 1958              	.LVL131:
 885:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****             case 0:
 1959              		.loc 1 885 13 view .LVU456
 1960 0164 C6E7     		b	.L72
 1961              	.LVL132:
 1962              	.L88:
 887:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****                    adc_freq = apb2_freq / 2U;
 1963              		.loc 1 887 17 is_stmt 1 view .LVU457
 887:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****                    adc_freq = apb2_freq / 2U;
 1964              		.loc 1 887 19 is_stmt 0 view .LVU458
 1965 0166 0AB9     		cbnz	r2, .L91
 888:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****                 }else{
 1966              		.loc 1 888 20 is_stmt 1 view .LVU459
 888:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****                 }else{
 1967              		.loc 1 888 29 is_stmt 0 view .LVU460
 1968 0168 4808     		lsrs	r0, r1, #1
 1969              	.LVL133:
 888:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****                 }else{
 1970              		.loc 1 888 29 view .LVU461
 1971 016a C3E7     		b	.L72
 1972              	.LVL134:
 1973              	.L91:
 890:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****                 }
 1974              		.loc 1 890 20 is_stmt 1 view .LVU462
 890:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****                 }
 1975              		.loc 1 890 29 is_stmt 0 view .LVU463
 1976 016c 0320     		movs	r0, #3
 1977              	.LVL135:
 890:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****                 }
 1978              		.loc 1 890 29 view .LVU464
 1979 016e B5FBF0F0 		udiv	r0, r5, r0
 1980              	.LVL136:
 890:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****                 }
 1981              		.loc 1 890 29 view .LVU465
 1982 0172 BFE7     		b	.L72
 1983              	.LVL137:
 1984              	.L92:
 897:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****                 }
 1985              		.loc 1 897 20 is_stmt 1 view .LVU466
 897:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****                 }
 1986              		.loc 1 897 29 is_stmt 0 view .LVU467
 1987 0174 0520     		movs	r0, #5
 1988              	.LVL138:
 897:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****                 }
ARM GAS  D:\noval\Temp\ccFQOQYL.s 			page 54


 1989              		.loc 1 897 29 view .LVU468
 1990 0176 B5FBF0F0 		udiv	r0, r5, r0
 1991              	.LVL139:
 897:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****                 }
 1992              		.loc 1 897 29 view .LVU469
 1993 017a BBE7     		b	.L72
 1994              	.LVL140:
 1995              	.L86:
 901:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****                    adc_freq = apb2_freq / 6U;
 1996              		.loc 1 901 17 is_stmt 1 view .LVU470
 901:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****                    adc_freq = apb2_freq / 6U;
 1997              		.loc 1 901 19 is_stmt 0 view .LVU471
 1998 017c 1AB9     		cbnz	r2, .L93
 902:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****                 }else{
 1999              		.loc 1 902 20 is_stmt 1 view .LVU472
 902:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****                 }else{
 2000              		.loc 1 902 29 is_stmt 0 view .LVU473
 2001 017e 0620     		movs	r0, #6
 2002              	.LVL141:
 902:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****                 }else{
 2003              		.loc 1 902 29 view .LVU474
 2004 0180 B1FBF0F0 		udiv	r0, r1, r0
 2005              	.LVL142:
 902:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****                 }else{
 2006              		.loc 1 902 29 view .LVU475
 2007 0184 B6E7     		b	.L72
 2008              	.LVL143:
 2009              	.L93:
 904:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****                 }
 2010              		.loc 1 904 20 is_stmt 1 view .LVU476
 904:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****                 }
 2011              		.loc 1 904 29 is_stmt 0 view .LVU477
 2012 0186 0720     		movs	r0, #7
 2013              	.LVL144:
 904:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****                 }
 2014              		.loc 1 904 29 view .LVU478
 2015 0188 B5FBF0F0 		udiv	r0, r5, r0
 2016              	.LVL145:
 904:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****                 }
 2017              		.loc 1 904 29 view .LVU479
 2018 018c B2E7     		b	.L72
 2019              	.LVL146:
 2020              	.L94:
 911:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****                 }
 2021              		.loc 1 911 20 is_stmt 1 view .LVU480
 911:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****                 }
 2022              		.loc 1 911 29 is_stmt 0 view .LVU481
 2023 018e 0920     		movs	r0, #9
 2024              	.LVL147:
 911:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****                 }
 2025              		.loc 1 911 29 view .LVU482
 2026 0190 B5FBF0F0 		udiv	r0, r5, r0
 2027              	.LVL148:
 911:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****                 }
 2028              		.loc 1 911 29 view .LVU483
 2029 0194 AEE7     		b	.L72
 2030              	.LVL149:
ARM GAS  D:\noval\Temp\ccFQOQYL.s 			page 55


 2031              	.L78:
 922:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****             usart_freq = apb2_freq;
 2032              		.loc 1 922 9 is_stmt 1 view .LVU484
 922:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****             usart_freq = apb2_freq;
 2033              		.loc 1 922 37 is_stmt 0 view .LVU485
 2034 0196 41F23003 		movw	r3, #4144
 2035 019a C4F20203 		movt	r3, 16386
 2036 019e 1B68     		ldr	r3, [r3]
 922:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****             usart_freq = apb2_freq;
 2037              		.loc 1 922 11 view .LVU486
 2038 01a0 9B07     		lsls	r3, r3, #30
 2039 01a2 21D0     		beq	.L98
 924:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****             usart_freq = cksys_freq;
 2040              		.loc 1 924 15 is_stmt 1 view .LVU487
 924:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****             usart_freq = cksys_freq;
 2041              		.loc 1 924 42 is_stmt 0 view .LVU488
 2042 01a4 41F23003 		movw	r3, #4144
 2043 01a8 C4F20203 		movt	r3, 16386
 2044 01ac 1A68     		ldr	r2, [r3]
 924:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****             usart_freq = cksys_freq;
 2045              		.loc 1 924 51 view .LVU489
 2046 01ae 0323     		movs	r3, #3
 924:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****             usart_freq = cksys_freq;
 2047              		.loc 1 924 51 view .LVU490
 2048 01b0 1340     		ands	r3, r2
 924:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****             usart_freq = cksys_freq;
 2049              		.loc 1 924 17 view .LVU491
 2050 01b2 012B     		cmp	r3, #1
 2051 01b4 9ED0     		beq	.L72
 926:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****             usart_freq = LXTAL_VALUE;
 2052              		.loc 1 926 15 is_stmt 1 view .LVU492
 926:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****             usart_freq = LXTAL_VALUE;
 2053              		.loc 1 926 42 is_stmt 0 view .LVU493
 2054 01b6 41F23003 		movw	r3, #4144
 2055 01ba C4F20203 		movt	r3, 16386
 2056 01be 1A68     		ldr	r2, [r3]
 926:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****             usart_freq = LXTAL_VALUE;
 2057              		.loc 1 926 51 view .LVU494
 2058 01c0 0323     		movs	r3, #3
 926:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****             usart_freq = LXTAL_VALUE;
 2059              		.loc 1 926 51 view .LVU495
 2060 01c2 1340     		ands	r3, r2
 926:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****             usart_freq = LXTAL_VALUE;
 2061              		.loc 1 926 17 view .LVU496
 2062 01c4 022B     		cmp	r3, #2
 2063 01c6 11D0     		beq	.L99
 928:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****             usart_freq = IRC8M_VALUE;
 2064              		.loc 1 928 15 is_stmt 1 view .LVU497
 928:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****             usart_freq = IRC8M_VALUE;
 2065              		.loc 1 928 42 is_stmt 0 view .LVU498
 2066 01c8 41F23003 		movw	r3, #4144
 2067 01cc C4F20203 		movt	r3, 16386
 2068 01d0 1A68     		ldr	r2, [r3]
 928:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****             usart_freq = IRC8M_VALUE;
 2069              		.loc 1 928 51 view .LVU499
 2070 01d2 0323     		movs	r3, #3
 928:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****             usart_freq = IRC8M_VALUE;
ARM GAS  D:\noval\Temp\ccFQOQYL.s 			page 56


 2071              		.loc 1 928 51 view .LVU500
 2072 01d4 1340     		ands	r3, r2
 928:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****             usart_freq = IRC8M_VALUE;
 2073              		.loc 1 928 17 view .LVU501
 2074 01d6 032B     		cmp	r3, #3
 2075 01d8 0BD0     		beq	.L100
 799:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     uint32_t pllmf = 0U, pllmf4 = 0U, pllsel = 0U, prediv = 0U, idx = 0U, clk_exp = 0U;
 2076              		.loc 1 799 29 view .LVU502
 2077 01da 0020     		movs	r0, #0
 2078              	.LVL150:
 799:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     uint32_t pllmf = 0U, pllmf4 = 0U, pllsel = 0U, prediv = 0U, idx = 0U, clk_exp = 0U;
 2079              		.loc 1 799 29 view .LVU503
 2080 01dc 8AE7     		b	.L72
 2081              	.LVL151:
 2082              	.L97:
 879:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****             }
 2083              		.loc 1 879 26 view .LVU504
 2084 01de 43F60070 		movw	r0, #16128
 2085              	.LVL152:
 879:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****             }
 2086              		.loc 1 879 26 view .LVU505
 2087 01e2 C0F2AB10 		movt	r0, 427
 2088 01e6 85E7     		b	.L72
 2089              	.LVL153:
 2090              	.L98:
 923:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         }else if(RCU_USART0SRC_CKSYS == (RCU_CFG2 & RCU_CFG2_USART0SEL)){
 2091              		.loc 1 923 24 view .LVU506
 2092 01e8 0800     		movs	r0, r1
 2093              	.LVL154:
 923:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         }else if(RCU_USART0SRC_CKSYS == (RCU_CFG2 & RCU_CFG2_USART0SEL)){
 2094              		.loc 1 923 24 view .LVU507
 2095 01ea 83E7     		b	.L72
 2096              	.LVL155:
 2097              	.L99:
 927:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         }else if(RCU_USART0SRC_IRC8M == (RCU_CFG2 & RCU_CFG2_USART0SEL)){
 2098              		.loc 1 927 24 view .LVU508
 2099 01ec 48F20000 		movw	r0, #32768
 2100              	.LVL156:
 927:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         }else if(RCU_USART0SRC_IRC8M == (RCU_CFG2 & RCU_CFG2_USART0SEL)){
 2101              		.loc 1 927 24 view .LVU509
 2102 01f0 80E7     		b	.L72
 2103              	.LVL157:
 2104              	.L100:
 929:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         }else{
 2105              		.loc 1 929 24 view .LVU510
 2106 01f2 41F20020 		movw	r0, #4608
 2107              	.LVL158:
 929:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         }else{
 2108              		.loc 1 929 24 view .LVU511
 2109 01f6 C0F27A00 		movt	r0, 122
 2110              	.LVL159:
 937:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** }
 2111              		.loc 1 937 5 is_stmt 1 view .LVU512
 937:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** }
 2112              		.loc 1 937 12 is_stmt 0 view .LVU513
 2113 01fa 7BE7     		b	.L72
 2114              	.L105:
ARM GAS  D:\noval\Temp\ccFQOQYL.s 			page 57


 2115              		.align	2
 2116              	.L104:
 2117 01fc 00000000 		.word	.L79
 2118              		.cfi_endproc
 2119              	.LFE92:
 2121              		.section	.text.rcu_flag_get,"ax",%progbits
 2122              		.align	1
 2123              		.global	rcu_flag_get
 2124              		.syntax unified
 2125              		.code	16
 2126              		.thumb_func
 2128              	rcu_flag_get:
 2129              	.LVL160:
 2130              	.LFB93:
 939:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** 
 940:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** /*!
 941:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     \brief      get the clock stabilization and periphral reset flags
 942:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     \param[in]  flag: the clock stabilization and periphral reset flags, refer to rcu_flag_enum
 943:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****                 only one parameter can be selected which is shown as below:
 944:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****       \arg        RCU_FLAG_IRC40KSTB: IRC40K stabilization flag
 945:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****       \arg        RCU_FLAG_LXTALSTB: LXTAL stabilization flag
 946:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****       \arg        RCU_FLAG_IRC8MSTB: IRC8M stabilization flag
 947:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****       \arg        RCU_FLAG_HXTALSTB: HXTAL stabilization flag
 948:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****       \arg        RCU_FLAG_PLLSTB: PLL stabilization flag
 949:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****       \arg        RCU_FLAG_IRC28MSTB: IRC28M stabilization flag
 950:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****       \arg        RCU_FLAG_V12RST: V12 domain power reset flag
 951:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****       \arg        RCU_FLAG_OBLRST: option byte loader reset flag
 952:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****       \arg        RCU_FLAG_EPRST: external pin reset flag
 953:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****       \arg        RCU_FLAG_PORRST: power reset flag
 954:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****       \arg        RCU_FLAG_SWRST: software reset flag
 955:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****       \arg        RCU_FLAG_FWDGTRST: free watchdog timer reset flag
 956:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****       \arg        RCU_FLAG_WWDGTRST: window watchdog timer reset flag
 957:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****       \arg        RCU_FLAG_LPRST: low-power reset flag
 958:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     \param[out] none
 959:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     \retval     FlagStatus: SET or RESET
 960:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** */
 961:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** FlagStatus rcu_flag_get(rcu_flag_enum flag)
 962:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** {
 2131              		.loc 1 962 1 is_stmt 1 view -0
 2132              		.cfi_startproc
 2133              		@ args = 0, pretend = 0, frame = 0
 2134              		@ frame_needed = 0, uses_anonymous_args = 0
 2135              		@ link register save eliminated.
 963:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     if(RESET != (RCU_REG_VAL(flag) & BIT(RCU_BIT_POS(flag)))){
 2136              		.loc 1 963 5 view .LVU515
 2137              		.loc 1 963 18 is_stmt 0 view .LVU516
 2138 0000 8309     		lsrs	r3, r0, #6
 2139 0002 41F2000C 		movw	ip, #4096
 2140 0006 C4F2020C 		movt	ip, 16386
 2141 000a 6344     		add	r3, r3, ip
 2142 000c 1B68     		ldr	r3, [r3]
 2143              		.loc 1 963 38 view .LVU517
 2144 000e 1F22     		movs	r2, #31
 2145 0010 0240     		ands	r2, r0
 2146              		.loc 1 963 14 view .LVU518
 2147 0012 D340     		lsrs	r3, r3, r2
 2148              		.loc 1 963 7 view .LVU519
ARM GAS  D:\noval\Temp\ccFQOQYL.s 			page 58


 2149 0014 DB07     		lsls	r3, r3, #31
 2150 0016 01D5     		bpl	.L108
 964:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         return SET;
 2151              		.loc 1 964 16 view .LVU520
 2152 0018 0120     		movs	r0, #1
 2153              	.LVL161:
 2154              	.L107:
 965:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     }else{
 966:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         return RESET;
 967:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     }
 968:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** }
 2155              		.loc 1 968 1 view .LVU521
 2156              		@ sp needed
 2157 001a 7047     		bx	lr
 2158              	.LVL162:
 2159              	.L108:
 966:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     }
 2160              		.loc 1 966 16 view .LVU522
 2161 001c 0020     		movs	r0, #0
 2162              	.LVL163:
 966:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     }
 2163              		.loc 1 966 16 view .LVU523
 2164 001e FCE7     		b	.L107
 2165              		.cfi_endproc
 2166              	.LFE93:
 2168              		.section	.text.rcu_osci_stab_wait,"ax",%progbits
 2169              		.align	1
 2170              		.global	rcu_osci_stab_wait
 2171              		.syntax unified
 2172              		.code	16
 2173              		.thumb_func
 2175              	rcu_osci_stab_wait:
 2176              	.LVL164:
 2177              	.LFB81:
 509:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     uint32_t stb_cnt = 0U;
 2178              		.loc 1 509 1 is_stmt 1 view -0
 2179              		.cfi_startproc
 2180              		@ args = 0, pretend = 0, frame = 0
 2181              		@ frame_needed = 0, uses_anonymous_args = 0
 509:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     uint32_t stb_cnt = 0U;
 2182              		.loc 1 509 1 is_stmt 0 view .LVU525
 2183 0000 10B5     		push	{r4, lr}
 2184              	.LCFI4:
 2185              		.cfi_def_cfa_offset 8
 2186              		.cfi_offset 4, -8
 2187              		.cfi_offset 14, -4
 510:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     ErrStatus reval = ERROR;
 2188              		.loc 1 510 5 is_stmt 1 view .LVU526
 2189              	.LVL165:
 511:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     FlagStatus osci_stat = RESET;
 2190              		.loc 1 511 5 view .LVU527
 512:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     switch(osci){
 2191              		.loc 1 512 5 view .LVU528
 513:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     case RCU_HXTAL:
 2192              		.loc 1 513 5 view .LVU529
 2193 0002 40F60003 		movw	r3, #2048
 2194 0006 9842     		cmp	r0, r3
ARM GAS  D:\noval\Temp\ccFQOQYL.s 			page 59


 2195 0008 3CD0     		beq	.L130
 2196 000a 0AD8     		bhi	.L111
 2197 000c 1028     		cmp	r0, #16
 2198 000e 25D0     		beq	.L131
 2199 0010 1828     		cmp	r0, #24
 2200 0012 00D1     		bne	.LCB1890
 2201 0014 87E0     		b	.L132	@long jump
 2202              	.LCB1890:
 2203 0016 10B9     		cbnz	r0, .L142
 2204 0018 0020     		movs	r0, #0
 2205              	.LVL166:
 513:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     case RCU_HXTAL:
 2206              		.loc 1 513 5 is_stmt 0 view .LVU530
 2207 001a 0024     		movs	r4, #0
 2208 001c 39E0     		b	.L114
 2209              	.LVL167:
 2210              	.L142:
 513:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     case RCU_HXTAL:
 2211              		.loc 1 513 5 view .LVU531
 2212 001e 0020     		movs	r0, #0
 2213              	.LVL168:
 513:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     case RCU_HXTAL:
 2214              		.loc 1 513 5 view .LVU532
 2215 0020 0BE0     		b	.L115
 2216              	.LVL169:
 2217              	.L111:
 513:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     case RCU_HXTAL:
 2218              		.loc 1 513 5 view .LVU533
 2219 0022 40F60013 		movw	r3, #2304
 2220 0026 9842     		cmp	r0, r3
 2221 0028 67D0     		beq	.L134
 2222 002a 40F60053 		movw	r3, #3328
 2223 002e 9842     		cmp	r0, r3
 2224 0030 02D1     		bne	.L143
 2225 0032 0020     		movs	r0, #0
 2226              	.LVL170:
 513:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     case RCU_HXTAL:
 2227              		.loc 1 513 5 view .LVU534
 2228 0034 0024     		movs	r4, #0
 2229 0036 3DE0     		b	.L117
 2230              	.LVL171:
 2231              	.L143:
 513:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     case RCU_HXTAL:
 2232              		.loc 1 513 5 view .LVU535
 2233 0038 0020     		movs	r0, #0
 2234              	.LVL172:
 2235              	.L115:
 590:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** }
 2236              		.loc 1 590 5 is_stmt 1 view .LVU536
 591:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** 
 2237              		.loc 1 591 1 is_stmt 0 view .LVU537
 2238              		@ sp needed
 2239 003a 10BD     		pop	{r4, pc}
 2240              	.LVL173:
 2241              	.L119:
 517:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****             stb_cnt++;
 2242              		.loc 1 517 13 is_stmt 1 view .LVU538
ARM GAS  D:\noval\Temp\ccFQOQYL.s 			page 60


 517:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****             stb_cnt++;
 2243              		.loc 1 517 25 is_stmt 0 view .LVU539
 2244 003c 1120     		movs	r0, #17
 2245              	.LVL174:
 517:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****             stb_cnt++;
 2246              		.loc 1 517 25 view .LVU540
 2247 003e FFF7FEFF 		bl	rcu_flag_get
 2248              	.LVL175:
 518:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         }
 2249              		.loc 1 518 13 is_stmt 1 view .LVU541
 518:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         }
 2250              		.loc 1 518 20 is_stmt 0 view .LVU542
 2251 0042 0134     		adds	r4, r4, #1
 2252              	.LVL176:
 2253              	.L112:
 516:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_HXTALSTB);
 2254              		.loc 1 516 36 is_stmt 1 view .LVU543
 2255 0044 18B9     		cbnz	r0, .L118
 516:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_HXTALSTB);
 2256              		.loc 1 516 36 is_stmt 0 discriminator 1 view .LVU544
 2257 0046 4FF6FF73 		movw	r3, #65535
 2258 004a 9C42     		cmp	r4, r3
 2259 004c F6D1     		bne	.L119
 2260              	.L118:
 521:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****             reval = SUCCESS;
 2261              		.loc 1 521 9 is_stmt 1 view .LVU545
 521:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****             reval = SUCCESS;
 2262              		.loc 1 521 21 is_stmt 0 view .LVU546
 2263 004e 1120     		movs	r0, #17
 2264              	.LVL177:
 521:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****             reval = SUCCESS;
 2265              		.loc 1 521 21 view .LVU547
 2266 0050 FFF7FEFF 		bl	rcu_flag_get
 2267              	.LVL178:
 521:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****             reval = SUCCESS;
 2268              		.loc 1 521 11 discriminator 1 view .LVU548
 2269 0054 0028     		cmp	r0, #0
 2270 0056 F0D0     		beq	.L115
 522:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         }
 2271              		.loc 1 522 19 view .LVU549
 2272 0058 0120     		movs	r0, #1
 2273 005a EEE7     		b	.L115
 2274              	.LVL179:
 2275              	.L131:
 513:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     case RCU_HXTAL:
 2276              		.loc 1 513 5 view .LVU550
 2277 005c 0020     		movs	r0, #0
 2278              	.LVL180:
 513:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     case RCU_HXTAL:
 2279              		.loc 1 513 5 view .LVU551
 2280 005e 0024     		movs	r4, #0
 2281 0060 F0E7     		b	.L112
 2282              	.LVL181:
 2283              	.L121:
 529:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****             stb_cnt++;
 2284              		.loc 1 529 13 is_stmt 1 view .LVU552
 529:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****             stb_cnt++;
ARM GAS  D:\noval\Temp\ccFQOQYL.s 			page 61


 2285              		.loc 1 529 25 is_stmt 0 view .LVU553
 2286 0062 40F60100 		movw	r0, #2049
 2287              	.LVL182:
 529:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****             stb_cnt++;
 2288              		.loc 1 529 25 view .LVU554
 2289 0066 FFF7FEFF 		bl	rcu_flag_get
 2290              	.LVL183:
 530:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         }
 2291              		.loc 1 530 13 is_stmt 1 view .LVU555
 530:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         }
 2292              		.loc 1 530 20 is_stmt 0 view .LVU556
 2293 006a 0134     		adds	r4, r4, #1
 2294              	.LVL184:
 2295              	.L110:
 528:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_LXTALSTB);
 2296              		.loc 1 528 36 is_stmt 1 view .LVU557
 2297 006c 10B9     		cbnz	r0, .L120
 528:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_LXTALSTB);
 2298              		.loc 1 528 36 is_stmt 0 discriminator 1 view .LVU558
 2299 006e 2F4B     		ldr	r3, .L144
 2300 0070 9C42     		cmp	r4, r3
 2301 0072 F6D1     		bne	.L121
 2302              	.L120:
 533:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****             reval = SUCCESS;
 2303              		.loc 1 533 9 is_stmt 1 view .LVU559
 533:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****             reval = SUCCESS;
 2304              		.loc 1 533 21 is_stmt 0 view .LVU560
 2305 0074 40F60100 		movw	r0, #2049
 2306              	.LVL185:
 533:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****             reval = SUCCESS;
 2307              		.loc 1 533 21 view .LVU561
 2308 0078 FFF7FEFF 		bl	rcu_flag_get
 2309              	.LVL186:
 533:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****             reval = SUCCESS;
 2310              		.loc 1 533 11 discriminator 1 view .LVU562
 2311 007c 0028     		cmp	r0, #0
 2312 007e DCD0     		beq	.L115
 534:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         }
 2313              		.loc 1 534 19 view .LVU563
 2314 0080 0120     		movs	r0, #1
 2315 0082 DAE7     		b	.L115
 2316              	.LVL187:
 2317              	.L130:
 513:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     case RCU_HXTAL:
 2318              		.loc 1 513 5 view .LVU564
 2319 0084 0020     		movs	r0, #0
 2320              	.LVL188:
 513:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     case RCU_HXTAL:
 2321              		.loc 1 513 5 view .LVU565
 2322 0086 0024     		movs	r4, #0
 2323 0088 F0E7     		b	.L110
 2324              	.LVL189:
 2325              	.L123:
 541:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****             stb_cnt++;
 2326              		.loc 1 541 13 is_stmt 1 view .LVU566
 541:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****             stb_cnt++;
 2327              		.loc 1 541 25 is_stmt 0 view .LVU567
ARM GAS  D:\noval\Temp\ccFQOQYL.s 			page 62


 2328 008a 0120     		movs	r0, #1
 2329              	.LVL190:
 541:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****             stb_cnt++;
 2330              		.loc 1 541 25 view .LVU568
 2331 008c FFF7FEFF 		bl	rcu_flag_get
 2332              	.LVL191:
 542:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         }
 2333              		.loc 1 542 13 is_stmt 1 view .LVU569
 542:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         }
 2334              		.loc 1 542 20 is_stmt 0 view .LVU570
 2335 0090 0134     		adds	r4, r4, #1
 2336              	.LVL192:
 2337              	.L114:
 540:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_IRC8MSTB);
 2338              		.loc 1 540 36 is_stmt 1 view .LVU571
 2339 0092 18B9     		cbnz	r0, .L122
 540:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_IRC8MSTB);
 2340              		.loc 1 540 36 is_stmt 0 discriminator 1 view .LVU572
 2341 0094 40F20053 		movw	r3, #1280
 2342 0098 9C42     		cmp	r4, r3
 2343 009a F6D1     		bne	.L123
 2344              	.L122:
 545:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****             reval = SUCCESS;
 2345              		.loc 1 545 9 is_stmt 1 view .LVU573
 545:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****             reval = SUCCESS;
 2346              		.loc 1 545 21 is_stmt 0 view .LVU574
 2347 009c 0120     		movs	r0, #1
 2348              	.LVL193:
 545:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****             reval = SUCCESS;
 2349              		.loc 1 545 21 view .LVU575
 2350 009e FFF7FEFF 		bl	rcu_flag_get
 2351              	.LVL194:
 545:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****             reval = SUCCESS;
 2352              		.loc 1 545 11 discriminator 1 view .LVU576
 2353 00a2 0028     		cmp	r0, #0
 2354 00a4 C9D0     		beq	.L115
 546:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         }
 2355              		.loc 1 546 19 view .LVU577
 2356 00a6 0120     		movs	r0, #1
 2357 00a8 C7E7     		b	.L115
 2358              	.LVL195:
 2359              	.L125:
 553:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****             stb_cnt++;
 2360              		.loc 1 553 13 is_stmt 1 view .LVU578
 553:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****             stb_cnt++;
 2361              		.loc 1 553 25 is_stmt 0 view .LVU579
 2362 00aa 40F60150 		movw	r0, #3329
 2363              	.LVL196:
 553:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****             stb_cnt++;
 2364              		.loc 1 553 25 view .LVU580
 2365 00ae FFF7FEFF 		bl	rcu_flag_get
 2366              	.LVL197:
 554:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         }
 2367              		.loc 1 554 13 is_stmt 1 view .LVU581
 554:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         }
 2368              		.loc 1 554 20 is_stmt 0 view .LVU582
 2369 00b2 0134     		adds	r4, r4, #1
ARM GAS  D:\noval\Temp\ccFQOQYL.s 			page 63


 2370              	.LVL198:
 2371              	.L117:
 552:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_IRC28MSTB);
 2372              		.loc 1 552 36 is_stmt 1 view .LVU583
 2373 00b4 28B9     		cbnz	r0, .L124
 552:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_IRC28MSTB);
 2374              		.loc 1 552 36 is_stmt 0 discriminator 1 view .LVU584
 2375 00b6 4FF6FF73 		movw	r3, #65535
 2376 00ba C0F20F03 		movt	r3, 15
 2377 00be 9C42     		cmp	r4, r3
 2378 00c0 F3D1     		bne	.L125
 2379              	.L124:
 557:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****             reval = SUCCESS;
 2380              		.loc 1 557 9 is_stmt 1 view .LVU585
 557:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****             reval = SUCCESS;
 2381              		.loc 1 557 21 is_stmt 0 view .LVU586
 2382 00c2 40F60150 		movw	r0, #3329
 2383              	.LVL199:
 557:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****             reval = SUCCESS;
 2384              		.loc 1 557 21 view .LVU587
 2385 00c6 FFF7FEFF 		bl	rcu_flag_get
 2386              	.LVL200:
 557:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****             reval = SUCCESS;
 2387              		.loc 1 557 11 discriminator 1 view .LVU588
 2388 00ca 0028     		cmp	r0, #0
 2389 00cc B5D0     		beq	.L115
 558:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         }
 2390              		.loc 1 558 19 view .LVU589
 2391 00ce 0120     		movs	r0, #1
 2392 00d0 B3E7     		b	.L115
 2393              	.LVL201:
 2394              	.L127:
 565:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****             stb_cnt++;
 2395              		.loc 1 565 13 is_stmt 1 view .LVU590
 565:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****             stb_cnt++;
 2396              		.loc 1 565 25 is_stmt 0 view .LVU591
 2397 00d2 40F60110 		movw	r0, #2305
 2398              	.LVL202:
 565:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****             stb_cnt++;
 2399              		.loc 1 565 25 view .LVU592
 2400 00d6 FFF7FEFF 		bl	rcu_flag_get
 2401              	.LVL203:
 566:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         }
 2402              		.loc 1 566 13 is_stmt 1 view .LVU593
 566:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         }
 2403              		.loc 1 566 20 is_stmt 0 view .LVU594
 2404 00da 0134     		adds	r4, r4, #1
 2405              	.LVL204:
 2406              	.L116:
 564:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_IRC40KSTB);
 2407              		.loc 1 564 36 is_stmt 1 view .LVU595
 2408 00dc 28B9     		cbnz	r0, .L126
 564:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_IRC40KSTB);
 2409              		.loc 1 564 36 is_stmt 0 discriminator 1 view .LVU596
 2410 00de 4FF6FF73 		movw	r3, #65535
 2411 00e2 C0F20F03 		movt	r3, 15
 2412 00e6 9C42     		cmp	r4, r3
ARM GAS  D:\noval\Temp\ccFQOQYL.s 			page 64


 2413 00e8 F3D1     		bne	.L127
 2414              	.L126:
 569:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****             reval = SUCCESS;
 2415              		.loc 1 569 9 is_stmt 1 view .LVU597
 569:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****             reval = SUCCESS;
 2416              		.loc 1 569 21 is_stmt 0 view .LVU598
 2417 00ea 40F60110 		movw	r0, #2305
 2418              	.LVL205:
 569:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****             reval = SUCCESS;
 2419              		.loc 1 569 21 view .LVU599
 2420 00ee FFF7FEFF 		bl	rcu_flag_get
 2421              	.LVL206:
 569:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****             reval = SUCCESS;
 2422              		.loc 1 569 11 discriminator 1 view .LVU600
 2423 00f2 0028     		cmp	r0, #0
 2424 00f4 A1D0     		beq	.L115
 570:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         }
 2425              		.loc 1 570 19 view .LVU601
 2426 00f6 0120     		movs	r0, #1
 2427 00f8 9FE7     		b	.L115
 2428              	.LVL207:
 2429              	.L134:
 513:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     case RCU_HXTAL:
 2430              		.loc 1 513 5 view .LVU602
 2431 00fa 0020     		movs	r0, #0
 2432              	.LVL208:
 513:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     case RCU_HXTAL:
 2433              		.loc 1 513 5 view .LVU603
 2434 00fc 0024     		movs	r4, #0
 2435 00fe EDE7     		b	.L116
 2436              	.LVL209:
 2437              	.L129:
 577:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****             stb_cnt++;
 2438              		.loc 1 577 13 is_stmt 1 view .LVU604
 577:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****             stb_cnt++;
 2439              		.loc 1 577 25 is_stmt 0 view .LVU605
 2440 0100 1920     		movs	r0, #25
 2441              	.LVL210:
 577:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****             stb_cnt++;
 2442              		.loc 1 577 25 view .LVU606
 2443 0102 FFF7FEFF 		bl	rcu_flag_get
 2444              	.LVL211:
 578:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         }
 2445              		.loc 1 578 13 is_stmt 1 view .LVU607
 578:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         }
 2446              		.loc 1 578 20 is_stmt 0 view .LVU608
 2447 0106 0134     		adds	r4, r4, #1
 2448              	.LVL212:
 2449              	.L113:
 576:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_PLLSTB);
 2450              		.loc 1 576 36 is_stmt 1 view .LVU609
 2451 0108 28B9     		cbnz	r0, .L128
 576:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_PLLSTB);
 2452              		.loc 1 576 36 is_stmt 0 discriminator 1 view .LVU610
 2453 010a 4FF6FF73 		movw	r3, #65535
 2454 010e C0F20F03 		movt	r3, 15
 2455 0112 9C42     		cmp	r4, r3
ARM GAS  D:\noval\Temp\ccFQOQYL.s 			page 65


 2456 0114 F4D1     		bne	.L129
 2457              	.L128:
 581:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****             reval = SUCCESS;
 2458              		.loc 1 581 9 is_stmt 1 view .LVU611
 581:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****             reval = SUCCESS;
 2459              		.loc 1 581 21 is_stmt 0 view .LVU612
 2460 0116 1920     		movs	r0, #25
 2461              	.LVL213:
 581:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****             reval = SUCCESS;
 2462              		.loc 1 581 21 view .LVU613
 2463 0118 FFF7FEFF 		bl	rcu_flag_get
 2464              	.LVL214:
 581:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****             reval = SUCCESS;
 2465              		.loc 1 581 11 discriminator 1 view .LVU614
 2466 011c 0028     		cmp	r0, #0
 2467 011e 00D18BE7 		bne	.LCB2188;b	.L115	@long jump
 2468              	.LCB2188:
 582:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         }
 2469              		.loc 1 582 19 view .LVU615
 2470 0122 0120     		movs	r0, #1
 2471 0124 89E7     		b	.L115
 2472              	.LVL215:
 2473              	.L132:
 513:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     case RCU_HXTAL:
 2474              		.loc 1 513 5 view .LVU616
 2475 0126 0020     		movs	r0, #0
 2476              	.LVL216:
 513:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     case RCU_HXTAL:
 2477              		.loc 1 513 5 view .LVU617
 2478 0128 0024     		movs	r4, #0
 2479 012a EDE7     		b	.L113
 2480              	.L145:
 2481              		.align	2
 2482              	.L144:
 2483 012c FFFFFF03 		.word	67108863
 2484              		.cfi_endproc
 2485              	.LFE81:
 2487              		.section	.text.rcu_all_reset_flag_clear,"ax",%progbits
 2488              		.align	1
 2489              		.global	rcu_all_reset_flag_clear
 2490              		.syntax unified
 2491              		.code	16
 2492              		.thumb_func
 2494              	rcu_all_reset_flag_clear:
 2495              	.LFB94:
 969:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** 
 970:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** /*!
 971:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     \brief      clear the reset flag
 972:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     \param[in]  none
 973:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     \param[out] none
 974:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     \retval     none
 975:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** */
 976:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** void rcu_all_reset_flag_clear(void)
 977:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** {
 2496              		.loc 1 977 1 is_stmt 1 view -0
 2497              		.cfi_startproc
 2498              		@ args = 0, pretend = 0, frame = 0
ARM GAS  D:\noval\Temp\ccFQOQYL.s 			page 66


 2499              		@ frame_needed = 0, uses_anonymous_args = 0
 2500              		@ link register save eliminated.
 978:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     RCU_RSTSCK |= RCU_RSTSCK_RSTFC;
 2501              		.loc 1 978 5 view .LVU619
 2502 0000 41F22403 		movw	r3, #4132
 2503 0004 C4F20203 		movt	r3, 16386
 2504 0008 1968     		ldr	r1, [r3]
 2505              		.loc 1 978 16 is_stmt 0 view .LVU620
 2506 000a 8022     		movs	r2, #128
 2507 000c 5204     		lsls	r2, r2, #17
 2508 000e 0A43     		orrs	r2, r1
 2509 0010 1A60     		str	r2, [r3]
 979:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** }
 2510              		.loc 1 979 1 view .LVU621
 2511              		@ sp needed
 2512 0012 7047     		bx	lr
 2513              		.cfi_endproc
 2514              	.LFE94:
 2516              		.section	.text.rcu_interrupt_flag_get,"ax",%progbits
 2517              		.align	1
 2518              		.global	rcu_interrupt_flag_get
 2519              		.syntax unified
 2520              		.code	16
 2521              		.thumb_func
 2523              	rcu_interrupt_flag_get:
 2524              	.LVL217:
 2525              	.LFB95:
 980:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** 
 981:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** /*!
 982:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     \brief      get the clock stabilization interrupt and ckm flags
 983:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     \param[in]  int_flag: interrupt and ckm flags, refer to rcu_int_flag_enum
 984:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****                 only one parameter can be selected which is shown as below:
 985:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****       \arg        RCU_INT_FLAG_IRC40KSTB: IRC40K stabilization interrupt flag
 986:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****       \arg        RCU_INT_FLAG_LXTALSTB: LXTAL stabilization interrupt flag
 987:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****       \arg        RCU_INT_FLAG_IRC8MSTB: IRC8M stabilization interrupt flag
 988:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****       \arg        RCU_INT_FLAG_HXTALSTB: HXTAL stabilization interrupt flag
 989:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****       \arg        RCU_INT_FLAG_PLLSTB: PLL stabilization interrupt flag
 990:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****       \arg        RCU_INT_FLAG_IRC28MSTB: IRC28M stabilization interrupt flag
 991:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****       \arg        RCU_INT_FLAG_CKM: HXTAL clock stuck interrupt flag
 992:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     \param[out] none
 993:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     \retval     FlagStatus: SET or RESET
 994:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** */
 995:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** FlagStatus rcu_interrupt_flag_get(rcu_int_flag_enum int_flag)
 996:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** {
 2526              		.loc 1 996 1 is_stmt 1 view -0
 2527              		.cfi_startproc
 2528              		@ args = 0, pretend = 0, frame = 0
 2529              		@ frame_needed = 0, uses_anonymous_args = 0
 2530              		@ link register save eliminated.
 997:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     if(RESET != (RCU_REG_VAL(int_flag) & BIT(RCU_BIT_POS(int_flag)))){
 2531              		.loc 1 997 5 view .LVU623
 2532              		.loc 1 997 18 is_stmt 0 view .LVU624
 2533 0000 8309     		lsrs	r3, r0, #6
 2534 0002 41F2000C 		movw	ip, #4096
 2535 0006 C4F2020C 		movt	ip, 16386
 2536 000a 6344     		add	r3, r3, ip
 2537 000c 1B68     		ldr	r3, [r3]
ARM GAS  D:\noval\Temp\ccFQOQYL.s 			page 67


 2538              		.loc 1 997 42 view .LVU625
 2539 000e 1F22     		movs	r2, #31
 2540 0010 0240     		ands	r2, r0
 2541              		.loc 1 997 14 view .LVU626
 2542 0012 D340     		lsrs	r3, r3, r2
 2543              		.loc 1 997 7 view .LVU627
 2544 0014 DB07     		lsls	r3, r3, #31
 2545 0016 01D5     		bpl	.L149
 998:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         return SET;
 2546              		.loc 1 998 16 view .LVU628
 2547 0018 0120     		movs	r0, #1
 2548              	.LVL218:
 2549              	.L148:
 999:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     }else{
1000:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****         return RESET;
1001:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     }
1002:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** }
 2550              		.loc 1 1002 1 view .LVU629
 2551              		@ sp needed
 2552 001a 7047     		bx	lr
 2553              	.LVL219:
 2554              	.L149:
1000:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     }
 2555              		.loc 1 1000 16 view .LVU630
 2556 001c 0020     		movs	r0, #0
 2557              	.LVL220:
1000:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     }
 2558              		.loc 1 1000 16 view .LVU631
 2559 001e FCE7     		b	.L148
 2560              		.cfi_endproc
 2561              	.LFE95:
 2563              		.section	.text.rcu_interrupt_flag_clear,"ax",%progbits
 2564              		.align	1
 2565              		.global	rcu_interrupt_flag_clear
 2566              		.syntax unified
 2567              		.code	16
 2568              		.thumb_func
 2570              	rcu_interrupt_flag_clear:
 2571              	.LVL221:
 2572              	.LFB96:
1003:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** 
1004:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** /*!
1005:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     \brief      clear the interrupt flags
1006:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     \param[in]  int_flag_clear: clock stabilization and stuck interrupt flags clear, refer to rcu_i
1007:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****                 only one parameter can be selected which is shown as below:
1008:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****       \arg        RCU_INT_FLAG_IRC40KSTB_CLR: IRC40K stabilization interrupt flag clear
1009:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****       \arg        RCU_INT_FLAG_LXTALSTB_CLR: LXTAL stabilization interrupt flag clear
1010:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****       \arg        RCU_INT_FLAG_IRC8MSTB_CLR: IRC8M stabilization interrupt flag clear
1011:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****       \arg        RCU_INT_FLAG_HXTALSTB_CLR: HXTAL stabilization interrupt flag clear
1012:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****       \arg        RCU_INT_FLAG_PLLSTB_CLR: PLL stabilization interrupt flag clear
1013:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****       \arg        RCU_INT_FLAG_IRC28MSTB_CLR: IRC28M stabilization interrupt flag clear
1014:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****       \arg        RCU_INT_FLAG_CKM_CLR: clock stuck interrupt flag clear
1015:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     \param[out] none
1016:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     \retval     none
1017:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** */
1018:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** void rcu_interrupt_flag_clear(rcu_int_flag_clear_enum int_flag_clear)
1019:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** {
ARM GAS  D:\noval\Temp\ccFQOQYL.s 			page 68


 2573              		.loc 1 1019 1 is_stmt 1 view -0
 2574              		.cfi_startproc
 2575              		@ args = 0, pretend = 0, frame = 0
 2576              		@ frame_needed = 0, uses_anonymous_args = 0
 2577              		@ link register save eliminated.
1020:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     RCU_REG_VAL(int_flag_clear) |= BIT(RCU_BIT_POS(int_flag_clear));
 2578              		.loc 1 1020 5 view .LVU633
 2579 0000 8309     		lsrs	r3, r0, #6
 2580 0002 41F2000C 		movw	ip, #4096
 2581 0006 C4F2020C 		movt	ip, 16386
 2582 000a 6344     		add	r3, r3, ip
 2583 000c 1A68     		ldr	r2, [r3]
 2584              		.loc 1 1020 36 is_stmt 0 view .LVU634
 2585 000e 1F21     		movs	r1, #31
 2586 0010 0840     		ands	r0, r1
 2587              	.LVL222:
 2588              		.loc 1 1020 36 view .LVU635
 2589 0012 1E39     		subs	r1, r1, #30
 2590 0014 8140     		lsls	r1, r1, r0
 2591              		.loc 1 1020 33 view .LVU636
 2592 0016 0A43     		orrs	r2, r1
 2593 0018 1A60     		str	r2, [r3]
1021:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** }
 2594              		.loc 1 1021 1 view .LVU637
 2595              		@ sp needed
 2596 001a 7047     		bx	lr
 2597              		.cfi_endproc
 2598              	.LFE96:
 2600              		.section	.text.rcu_interrupt_enable,"ax",%progbits
 2601              		.align	1
 2602              		.global	rcu_interrupt_enable
 2603              		.syntax unified
 2604              		.code	16
 2605              		.thumb_func
 2607              	rcu_interrupt_enable:
 2608              	.LVL223:
 2609              	.LFB97:
1022:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** 
1023:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** /*!
1024:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     \brief      enable the stabilization interrupt
1025:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     \param[in]  stab_int: clock stabilization interrupt, refer to rcu_int_enum
1026:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****                 only one parameter can be selected which is shown as below:
1027:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****       \arg        RCU_INT_IRC40KSTB: IRC40K stabilization interrupt enable
1028:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****       \arg        RCU_INT_LXTALSTB: LXTAL stabilization interrupt enable
1029:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****       \arg        RCU_INT_IRC8MSTB: IRC8M stabilization interrupt enable
1030:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****       \arg        RCU_INT_HXTALSTB: HXTAL stabilization interrupt enable
1031:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****       \arg        RCU_INT_PLLSTB: PLL stabilization interrupt enable
1032:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****       \arg        RCU_INT_IRC28MSTB: IRC28M stabilization interrupt enable
1033:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     \param[out] none
1034:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     \retval     none
1035:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** */
1036:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** void rcu_interrupt_enable(rcu_int_enum stab_int)
1037:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** {
 2610              		.loc 1 1037 1 is_stmt 1 view -0
 2611              		.cfi_startproc
 2612              		@ args = 0, pretend = 0, frame = 0
 2613              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  D:\noval\Temp\ccFQOQYL.s 			page 69


 2614              		@ link register save eliminated.
1038:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     RCU_REG_VAL(stab_int) |= BIT(RCU_BIT_POS(stab_int));
 2615              		.loc 1 1038 5 view .LVU639
 2616 0000 8309     		lsrs	r3, r0, #6
 2617 0002 41F2000C 		movw	ip, #4096
 2618 0006 C4F2020C 		movt	ip, 16386
 2619 000a 6344     		add	r3, r3, ip
 2620 000c 1A68     		ldr	r2, [r3]
 2621              		.loc 1 1038 30 is_stmt 0 view .LVU640
 2622 000e 1F21     		movs	r1, #31
 2623 0010 0840     		ands	r0, r1
 2624              	.LVL224:
 2625              		.loc 1 1038 30 view .LVU641
 2626 0012 1E39     		subs	r1, r1, #30
 2627 0014 8140     		lsls	r1, r1, r0
 2628              		.loc 1 1038 27 view .LVU642
 2629 0016 0A43     		orrs	r2, r1
 2630 0018 1A60     		str	r2, [r3]
1039:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** }
 2631              		.loc 1 1039 1 view .LVU643
 2632              		@ sp needed
 2633 001a 7047     		bx	lr
 2634              		.cfi_endproc
 2635              	.LFE97:
 2637              		.section	.text.rcu_interrupt_disable,"ax",%progbits
 2638              		.align	1
 2639              		.global	rcu_interrupt_disable
 2640              		.syntax unified
 2641              		.code	16
 2642              		.thumb_func
 2644              	rcu_interrupt_disable:
 2645              	.LVL225:
 2646              	.LFB98:
1040:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** 
1041:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** 
1042:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** /*!
1043:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     \brief      disable the stabilization interrupt
1044:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     \param[in]  stab_int: clock stabilization interrupt, refer to rcu_int_enum
1045:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****                 only one parameter can be selected which is shown as below:
1046:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****       \arg        RCU_INT_IRC40KSTB: IRC40K stabilization interrupt disable
1047:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****       \arg        RCU_INT_LXTALSTB: LXTAL stabilization interrupt disable
1048:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****       \arg        RCU_INT_IRC8MSTB: IRC8M stabilization interrupt disable
1049:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****       \arg        RCU_INT_HXTALSTB: HXTAL stabilization interrupt disable
1050:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****       \arg        RCU_INT_PLLSTB: PLL stabilization interrupt disable
1051:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****       \arg        RCU_INT_IRC28MSTB: IRC28M stabilization interrupt disable
1052:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     \param[out] none
1053:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     \retval     none
1054:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** */
1055:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** void rcu_interrupt_disable(rcu_int_enum stab_int)
1056:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** {
 2647              		.loc 1 1056 1 is_stmt 1 view -0
 2648              		.cfi_startproc
 2649              		@ args = 0, pretend = 0, frame = 0
 2650              		@ frame_needed = 0, uses_anonymous_args = 0
 2651              		@ link register save eliminated.
1057:Drivers/GD32E23x/Source/gd32e23x_rcu.c ****     RCU_REG_VAL(stab_int) &= ~BIT(RCU_BIT_POS(stab_int));
 2652              		.loc 1 1057 5 view .LVU645
ARM GAS  D:\noval\Temp\ccFQOQYL.s 			page 70


 2653 0000 8309     		lsrs	r3, r0, #6
 2654 0002 41F2000C 		movw	ip, #4096
 2655 0006 C4F2020C 		movt	ip, 16386
 2656 000a 6344     		add	r3, r3, ip
 2657 000c 1A68     		ldr	r2, [r3]
 2658              		.loc 1 1057 31 is_stmt 0 view .LVU646
 2659 000e 1F21     		movs	r1, #31
 2660 0010 0840     		ands	r0, r1
 2661              	.LVL226:
 2662              		.loc 1 1057 31 view .LVU647
 2663 0012 1E39     		subs	r1, r1, #30
 2664 0014 8140     		lsls	r1, r1, r0
 2665              		.loc 1 1057 27 view .LVU648
 2666 0016 8A43     		bics	r2, r1
 2667 0018 1A60     		str	r2, [r3]
1058:Drivers/GD32E23x/Source/gd32e23x_rcu.c **** }
 2668              		.loc 1 1058 1 view .LVU649
 2669              		@ sp needed
 2670 001a 7047     		bx	lr
 2671              		.cfi_endproc
 2672              	.LFE98:
 2674              		.section	.rodata
 2675              		.align	2
 2676              		.set	.LANCHOR0,. + 0
 2677              	.LC1:
 2678 0000 00000000 		.ascii	"\000\000\000\000\000\000\000\000\001\002\003\004\006"
 2678      00000000 
 2678      01020304 
 2678      06
 2679 000d 070809   		.ascii	"\007\010\011"
 2680              	.LC2:
 2681 0010 00000000 		.ascii	"\000\000\000\000\001\002\003\004"
 2681      01020304 
 2682              		.text
 2683              	.Letext0:
 2684              		.file 2 "D:/AppData/arm-gnu-toolchain-13.3.rel1-mingw-w64-i686-arm-none-eabi/arm-none-eabi/include
 2685              		.file 3 "D:/AppData/arm-gnu-toolchain-13.3.rel1-mingw-w64-i686-arm-none-eabi/arm-none-eabi/include
 2686              		.file 4 "Drivers/CMSIS/GD/GD32E23x/Include/gd32e23x.h"
 2687              		.file 5 "Drivers/GD32E23x/Include/gd32e23x_rcu.h"
ARM GAS  D:\noval\Temp\ccFQOQYL.s 			page 71


DEFINED SYMBOLS
                            *ABS*:00000000 gd32e23x_rcu.c
D:\noval\Temp\ccFQOQYL.s:19     .text.rcu_deinit:00000000 $t
D:\noval\Temp\ccFQOQYL.s:25     .text.rcu_deinit:00000000 rcu_deinit
D:\noval\Temp\ccFQOQYL.s:130    .text.rcu_deinit:000000ac $d
D:\noval\Temp\ccFQOQYL.s:136    .text.rcu_periph_clock_enable:00000000 $t
D:\noval\Temp\ccFQOQYL.s:142    .text.rcu_periph_clock_enable:00000000 rcu_periph_clock_enable
D:\noval\Temp\ccFQOQYL.s:173    .text.rcu_periph_clock_disable:00000000 $t
D:\noval\Temp\ccFQOQYL.s:179    .text.rcu_periph_clock_disable:00000000 rcu_periph_clock_disable
D:\noval\Temp\ccFQOQYL.s:210    .text.rcu_periph_clock_sleep_enable:00000000 $t
D:\noval\Temp\ccFQOQYL.s:216    .text.rcu_periph_clock_sleep_enable:00000000 rcu_periph_clock_sleep_enable
D:\noval\Temp\ccFQOQYL.s:247    .text.rcu_periph_clock_sleep_disable:00000000 $t
D:\noval\Temp\ccFQOQYL.s:253    .text.rcu_periph_clock_sleep_disable:00000000 rcu_periph_clock_sleep_disable
D:\noval\Temp\ccFQOQYL.s:284    .text.rcu_periph_reset_enable:00000000 $t
D:\noval\Temp\ccFQOQYL.s:290    .text.rcu_periph_reset_enable:00000000 rcu_periph_reset_enable
D:\noval\Temp\ccFQOQYL.s:321    .text.rcu_periph_reset_disable:00000000 $t
D:\noval\Temp\ccFQOQYL.s:327    .text.rcu_periph_reset_disable:00000000 rcu_periph_reset_disable
D:\noval\Temp\ccFQOQYL.s:358    .text.rcu_bkp_reset_enable:00000000 $t
D:\noval\Temp\ccFQOQYL.s:364    .text.rcu_bkp_reset_enable:00000000 rcu_bkp_reset_enable
D:\noval\Temp\ccFQOQYL.s:387    .text.rcu_bkp_reset_disable:00000000 $t
D:\noval\Temp\ccFQOQYL.s:393    .text.rcu_bkp_reset_disable:00000000 rcu_bkp_reset_disable
D:\noval\Temp\ccFQOQYL.s:414    .text.rcu_bkp_reset_disable:00000014 $d
D:\noval\Temp\ccFQOQYL.s:419    .text.rcu_system_clock_source_config:00000000 $t
D:\noval\Temp\ccFQOQYL.s:425    .text.rcu_system_clock_source_config:00000000 rcu_system_clock_source_config
D:\noval\Temp\ccFQOQYL.s:458    .text.rcu_system_clock_source_get:00000000 $t
D:\noval\Temp\ccFQOQYL.s:464    .text.rcu_system_clock_source_get:00000000 rcu_system_clock_source_get
D:\noval\Temp\ccFQOQYL.s:485    .text.rcu_ahb_clock_config:00000000 $t
D:\noval\Temp\ccFQOQYL.s:491    .text.rcu_ahb_clock_config:00000000 rcu_ahb_clock_config
D:\noval\Temp\ccFQOQYL.s:524    .text.rcu_apb1_clock_config:00000000 $t
D:\noval\Temp\ccFQOQYL.s:530    .text.rcu_apb1_clock_config:00000000 rcu_apb1_clock_config
D:\noval\Temp\ccFQOQYL.s:562    .text.rcu_apb1_clock_config:00000014 $d
D:\noval\Temp\ccFQOQYL.s:567    .text.rcu_apb2_clock_config:00000000 $t
D:\noval\Temp\ccFQOQYL.s:573    .text.rcu_apb2_clock_config:00000000 rcu_apb2_clock_config
D:\noval\Temp\ccFQOQYL.s:605    .text.rcu_apb2_clock_config:00000014 $d
D:\noval\Temp\ccFQOQYL.s:610    .text.rcu_adc_clock_config:00000000 $t
D:\noval\Temp\ccFQOQYL.s:616    .text.rcu_adc_clock_config:00000000 rcu_adc_clock_config
D:\noval\Temp\ccFQOQYL.s:651    .rodata.rcu_adc_clock_config:00000000 $d
D:\noval\Temp\ccFQOQYL.s:882    .text.rcu_adc_clock_config:000001b4 $d
D:\noval\Temp\ccFQOQYL.s:890    .text.rcu_ckout_config:00000000 $t
D:\noval\Temp\ccFQOQYL.s:896    .text.rcu_ckout_config:00000000 rcu_ckout_config
D:\noval\Temp\ccFQOQYL.s:936    .text.rcu_ckout_config:00000018 $d
D:\noval\Temp\ccFQOQYL.s:941    .text.rcu_pll_config:00000000 $t
D:\noval\Temp\ccFQOQYL.s:947    .text.rcu_pll_config:00000000 rcu_pll_config
D:\noval\Temp\ccFQOQYL.s:984    .text.rcu_usart_clock_config:00000000 $t
D:\noval\Temp\ccFQOQYL.s:990    .text.rcu_usart_clock_config:00000000 rcu_usart_clock_config
D:\noval\Temp\ccFQOQYL.s:1018   .text.rcu_rtc_clock_config:00000000 $t
D:\noval\Temp\ccFQOQYL.s:1024   .text.rcu_rtc_clock_config:00000000 rcu_rtc_clock_config
D:\noval\Temp\ccFQOQYL.s:1051   .text.rcu_rtc_clock_config:00000018 $d
D:\noval\Temp\ccFQOQYL.s:1056   .text.rcu_hxtal_prediv_config:00000000 $t
D:\noval\Temp\ccFQOQYL.s:1062   .text.rcu_hxtal_prediv_config:00000000 rcu_hxtal_prediv_config
D:\noval\Temp\ccFQOQYL.s:1095   .text.rcu_lxtal_drive_capability_config:00000000 $t
D:\noval\Temp\ccFQOQYL.s:1101   .text.rcu_lxtal_drive_capability_config:00000000 rcu_lxtal_drive_capability_config
D:\noval\Temp\ccFQOQYL.s:1129   .text.rcu_osci_on:00000000 $t
D:\noval\Temp\ccFQOQYL.s:1135   .text.rcu_osci_on:00000000 rcu_osci_on
D:\noval\Temp\ccFQOQYL.s:1166   .text.rcu_osci_off:00000000 $t
D:\noval\Temp\ccFQOQYL.s:1172   .text.rcu_osci_off:00000000 rcu_osci_off
D:\noval\Temp\ccFQOQYL.s:1203   .text.rcu_osci_bypass_mode_enable:00000000 $t
ARM GAS  D:\noval\Temp\ccFQOQYL.s 			page 72


D:\noval\Temp\ccFQOQYL.s:1209   .text.rcu_osci_bypass_mode_enable:00000000 rcu_osci_bypass_mode_enable
D:\noval\Temp\ccFQOQYL.s:1280   .text.rcu_osci_bypass_mode_enable:00000044 $d
D:\noval\Temp\ccFQOQYL.s:1285   .text.rcu_osci_bypass_mode_disable:00000000 $t
D:\noval\Temp\ccFQOQYL.s:1291   .text.rcu_osci_bypass_mode_disable:00000000 rcu_osci_bypass_mode_disable
D:\noval\Temp\ccFQOQYL.s:1362   .text.rcu_osci_bypass_mode_disable:00000040 $d
D:\noval\Temp\ccFQOQYL.s:1368   .text.rcu_hxtal_clock_monitor_enable:00000000 $t
D:\noval\Temp\ccFQOQYL.s:1374   .text.rcu_hxtal_clock_monitor_enable:00000000 rcu_hxtal_clock_monitor_enable
D:\noval\Temp\ccFQOQYL.s:1397   .text.rcu_hxtal_clock_monitor_disable:00000000 $t
D:\noval\Temp\ccFQOQYL.s:1403   .text.rcu_hxtal_clock_monitor_disable:00000000 rcu_hxtal_clock_monitor_disable
D:\noval\Temp\ccFQOQYL.s:1424   .text.rcu_hxtal_clock_monitor_disable:00000014 $d
D:\noval\Temp\ccFQOQYL.s:1429   .text.rcu_irc8m_adjust_value_set:00000000 $t
D:\noval\Temp\ccFQOQYL.s:1435   .text.rcu_irc8m_adjust_value_set:00000000 rcu_irc8m_adjust_value_set
D:\noval\Temp\ccFQOQYL.s:1470   .text.rcu_irc28m_adjust_value_set:00000000 $t
D:\noval\Temp\ccFQOQYL.s:1476   .text.rcu_irc28m_adjust_value_set:00000000 rcu_irc28m_adjust_value_set
D:\noval\Temp\ccFQOQYL.s:1511   .text.rcu_voltage_key_unlock:00000000 $t
D:\noval\Temp\ccFQOQYL.s:1517   .text.rcu_voltage_key_unlock:00000000 rcu_voltage_key_unlock
D:\noval\Temp\ccFQOQYL.s:1545   .text.rcu_deepsleep_voltage_set:00000000 $t
D:\noval\Temp\ccFQOQYL.s:1551   .text.rcu_deepsleep_voltage_set:00000000 rcu_deepsleep_voltage_set
D:\noval\Temp\ccFQOQYL.s:1579   .text.rcu_clock_freq_get:00000000 $t
D:\noval\Temp\ccFQOQYL.s:1585   .text.rcu_clock_freq_get:00000000 rcu_clock_freq_get
D:\noval\Temp\ccFQOQYL.s:2676   .rodata:00000000 .LANCHOR0
D:\noval\Temp\ccFQOQYL.s:1728   .rodata.rcu_clock_freq_get:00000000 $d
D:\noval\Temp\ccFQOQYL.s:2117   .text.rcu_clock_freq_get:000001fc $d
D:\noval\Temp\ccFQOQYL.s:2122   .text.rcu_flag_get:00000000 $t
D:\noval\Temp\ccFQOQYL.s:2128   .text.rcu_flag_get:00000000 rcu_flag_get
D:\noval\Temp\ccFQOQYL.s:2169   .text.rcu_osci_stab_wait:00000000 $t
D:\noval\Temp\ccFQOQYL.s:2175   .text.rcu_osci_stab_wait:00000000 rcu_osci_stab_wait
D:\noval\Temp\ccFQOQYL.s:2483   .text.rcu_osci_stab_wait:0000012c $d
D:\noval\Temp\ccFQOQYL.s:2488   .text.rcu_all_reset_flag_clear:00000000 $t
D:\noval\Temp\ccFQOQYL.s:2494   .text.rcu_all_reset_flag_clear:00000000 rcu_all_reset_flag_clear
D:\noval\Temp\ccFQOQYL.s:2517   .text.rcu_interrupt_flag_get:00000000 $t
D:\noval\Temp\ccFQOQYL.s:2523   .text.rcu_interrupt_flag_get:00000000 rcu_interrupt_flag_get
D:\noval\Temp\ccFQOQYL.s:2564   .text.rcu_interrupt_flag_clear:00000000 $t
D:\noval\Temp\ccFQOQYL.s:2570   .text.rcu_interrupt_flag_clear:00000000 rcu_interrupt_flag_clear
D:\noval\Temp\ccFQOQYL.s:2601   .text.rcu_interrupt_enable:00000000 $t
D:\noval\Temp\ccFQOQYL.s:2607   .text.rcu_interrupt_enable:00000000 rcu_interrupt_enable
D:\noval\Temp\ccFQOQYL.s:2638   .text.rcu_interrupt_disable:00000000 $t
D:\noval\Temp\ccFQOQYL.s:2644   .text.rcu_interrupt_disable:00000000 rcu_interrupt_disable
D:\noval\Temp\ccFQOQYL.s:2675   .rodata:00000000 $d

NO UNDEFINED SYMBOLS
