// Seed: 2399342786
module module_0 (
    output tri0  id_0,
    input  tri1  id_1,
    output wand  id_2,
    output uwire id_3
);
  wire id_5;
  wire id_6;
  parameter id_7 = 1 ^ -1'b0;
  logic id_8, id_9;
endmodule
module module_1 #(
    parameter id_2 = 32'd40
) (
    output supply1 id_0,
    input tri0 id_1
    , id_5,
    input wor _id_2,
    output tri1 id_3
);
  integer [-1 : id_2  ==  1] id_6;
  buf primCall (id_0, id_1);
  assign id_6[1] = "";
  module_0 modCall_1 (
      id_0,
      id_1,
      id_3,
      id_0
  );
  assign id_3 = 1;
endmodule
