$date
	Mon Oct 10 15:20:11 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb1_2 $end
$var wire 1 ! diff $end
$var wire 1 " borrowOut $end
$var reg 1 # a $end
$var reg 1 $ b $end
$var reg 1 % borrowin $end
$scope module fs $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 % borrowin $end
$var wire 1 ! diff $end
$var wire 1 " borrowOut $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0%
1$
1#
0"
0!
$end
#20
1!
1"
0#
#30
0"
0$
1#
#40
0!
1%
#50
