$date
  Sat Feb 10 13:58:04 2024
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module full_adder_tb $end
$var reg 1 ! x $end
$var reg 1 " y $end
$var reg 1 # cin $end
$var reg 1 $ s $end
$var reg 1 % c $end
$scope module fa1 $end
$var reg 1 & x $end
$var reg 1 ' y $end
$var reg 1 ( cin $end
$var reg 1 ) s $end
$var reg 1 * c $end
$var reg 1 + s1 $end
$var reg 1 , c1 $end
$var reg 1 - c2 $end
$scope module ha1 $end
$var reg 1 . x $end
$var reg 1 / y $end
$var reg 1 0 s $end
$var reg 1 1 c $end
$upscope $end
$scope module ha2 $end
$var reg 1 2 x $end
$var reg 1 3 y $end
$var reg 1 4 s $end
$var reg 1 5 c $end
$upscope $end
$scope module or1 $end
$var reg 1 6 x $end
$var reg 1 7 y $end
$var reg 1 8 z $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
U!
U"
U#
U$
U%
U&
U'
U(
U)
U*
U+
U,
U-
U.
U/
U0
U1
U2
U3
U4
U5
U6
U7
U8
#500000000000000
1!
1"
1#
1$
1%
1&
1'
1(
1)
1*
0+
1,
0-
1.
1/
00
11
02
13
14
05
16
07
18
#1000000000000000
0"
0$
1%
0'
0)
1*
1+
0,
1-
0/
10
01
12
04
15
06
17
18
#1500000000000000
