// Seed: 3424163035
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  wire module_0;
endmodule
module module_1 (
    id_1,
    id_2
);
  inout wire id_2;
  input logic [7:0] id_1;
  parameter id_3 = 1;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_2
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  input wire id_3;
  output tri0 id_2;
  output wire id_1;
  assign id_2 = 1 ? -1'h0 : id_3;
  wire id_6;
  wire id_7;
  module_0 modCall_1 (
      id_4,
      id_6,
      id_7
  );
endmodule
