{"hands_on_practices": [{"introduction": "Understanding a sequential circuit begins with tracing its behavior over time. This first practice problem guides you through a step-by-step analysis of a NOR-based SR latch, observing how its outputs, $Q$ and $\\bar{Q}$, respond to a sequence of input changes. By simulating its operation, you'll gain a concrete understanding of the fundamental set, reset, and hold modes that give the latch its memory capability [@problem_id:1971752].", "problem": "A fundamental memory element in digital circuits, the Set-Reset (SR) latch, can be constructed from two cross-coupled 2-input NOR gates. In this configuration, the first NOR gate receives input R and the output of the second NOR gate; the output of this first gate is Q. The second NOR gate receives input S and the output of the first gate (Q); the output of this second gate is $\\bar{Q}$. The behavior of a 2-input NOR gate is defined such that its output is 1 if and only if both of its inputs are 0; for any other combination of inputs, its output is 0.\n\nConsider such an SR latch. Initially, at time $t_0$, the inputs are S=0 and R=0, and the latch is in an unknown, but stable, state. A sequence of input changes then occurs. Assume that after each change, the outputs Q and $\\bar{Q}$ are allowed sufficient time to stabilize before the next input change.\n\nThe sequence of events is as follows:\n1. At time $t_1$, input R changes from 0 to 1, while S remains 0.\n2. At time $t_2$, input S changes from 0 to 1, while R remains 1.\n3. At time $t_3$, input R changes from 1 to 0, while S remains 1.\n4. At time $t_4$, input S changes from 1 to 0, while R remains 0.\n\nDetermine the final binary values of the outputs Q and $\\bar{Q}$ after the system has stabilized following the last input change at time $t_4$. Express your answer as a row matrix of the form $\\begin{pmatrix} Q  \\bar{Q} \\end{pmatrix}$.", "solution": "Let the NOR-based SR latch be described by the Boolean equations\n$$Q=\\overline{R+\\bar{Q}},\\qquad \\bar{Q}=\\overline{S+Q}.$$\nAt $t_{0}$, $S=0$ and $R=0$, so the latch holds its state. The stable possibilities are $Q=0$, $\\bar{Q}=1$ or $Q=1$, $\\bar{Q}=0$.\n\nAt $t_{1}$, $R$ changes to $1$ while $S=0$. Then $Q=\\overline{1+\\bar{Q}}=0$, and with $Q=0$ and $S=0$, $\\bar{Q}=\\overline{0+0}=1$. Thus the latch stabilizes to $Q=0$, $\\bar{Q}=1$ (reset).\n\nAt $t_{2}$, $S$ changes to $1$ while $R=1$. Then $\\bar{Q}=\\overline{1+Q}=0$ and $Q=\\overline{1+\\bar{Q}}=0$. The latch stabilizes to $Q=0$, $\\bar{Q}=0$ under the forbidden input condition $S=R=1$.\n\nAt $t_{3}$, $R$ changes to $0$ while $S=1$. Then $\\bar{Q}=\\overline{1+Q}=0$, which with $R=0$ gives $Q=\\overline{0+0}=1$. The latch stabilizes to $Q=1$, $\\bar{Q}=0$ (set).\n\nAt $t_{4}$, $S$ changes to $0$ while $R=0$. With $S=R=0$, the latch holds its previous state. Checking consistency: $\\bar{Q}=\\overline{0+Q}=\\overline{0+1}=0$ and $Q=\\overline{0+\\bar{Q}}=\\overline{0+0}=1$. Therefore the final state is $Q=1$, $\\bar{Q}=0$.\n\nHence, after stabilization following $t_{4}$, the outputs are $\\begin{pmatrix}1  0\\end{pmatrix}$.", "answer": "$$\\boxed{\\begin{pmatrix} 1  0 \\end{pmatrix}}$$", "id": "1971752"}, {"introduction": "While state tracing is useful, a more powerful tool for analysis and design is the characteristic equation, which mathematically describes the circuit's next state. This exercise involves deriving the minimal expression for the next state, $Q_{\\text{next}}$, by considering all input combinations and leveraging \"don't care\" conditions. This practice formalizes the latch's behavior and is a foundational step toward systematic digital design [@problem_id:1971748].", "problem": "A Set-Reset (SR) latch is a fundamental bistable multivibrator used as a basic memory element in sequential digital circuits. Consider an SR latch constructed from two cross-coupled NOR gates. This latch has two inputs, Set (S) and Reset (R), and one of its outputs represents the current state, Q. The behavior of the latch is such that its next state, denoted as $Q_{\\text{next}}$, is determined by the inputs S and R, and the current state Q. The operational rules are as follows:\n\n1.  **Hold State**: When S=0 and R=0, the latch maintains its current state, so $Q_{\\text{next}} = Q$.\n2.  **Set State**: When S=1 and R=0, the latch is set, forcing its state to 1, so $Q_{\\text{next}} = 1$.\n3.  **Reset State**: When S=0 and R=1, the latch is reset, forcing its state to 0, so $Q_{\\text{next}} = 0$.\n4.  **Forbidden State**: The input combination S=1 and R=1 is considered forbidden because it leads to an logically inconsistent state where both outputs of the NOR-gate implementation are driven to 0. For the purpose of logical function simplification, the value of $Q_{\\text{next}}$ under this condition is treated as a \"don't care\".\n\nYour task is to derive the minimal sum-of-products (SOP) expression for the next state, $Q_{\\text{next}}$, as a function of the variables S, R, and Q. A sum-of-products expression is a Boolean expression written as a logical sum (OR) of one or more product (AND) terms. The minimal expression is defined as the one containing the fewest number of literals.", "solution": "Let the Boolean function be $Q_{\\text{next}}(S,R,Q)$. From the operational rules:\n\n- For $S=1, R=0$, $Q_{\\text{next}}=1$ for both $Q=0$ and $Q=1$. The corresponding minterms are $S\\,\\overline{R}\\,\\overline{Q}$ and $S\\,\\overline{R}\\,Q$, which combine to $S\\,\\overline{R}(\\overline{Q}+Q)=S\\,\\overline{R}$ by complementarity $\\overline{Q}+Q=1$.\n- For $S=0, R=0$, $Q_{\\text{next}}=Q$. This contributes the minterm $\\overline{S}\\,\\overline{R}\\,Q$ (since only $Q=1$ yields $Q_{\\text{next}}=1$ here).\n- For $S=0, R=1$, $Q_{\\text{next}}=0$, which adds no minterms.\n- For $S=1, R=1$, the output is a don't-care, allowing simplification freedom.\n\nThus, the initial sum-of-products from the specified 1-cases is\n$$\nQ_{\\text{next}}=S\\,\\overline{R}+\\overline{S}\\,\\overline{R}\\,Q=\\overline{R}\\,(S+\\overline{S}\\,Q).\n$$\nUse the don't-care set at $S=1, R=1$ to absorb $S\\,\\overline{R}$ into $S$ via $S=S\\,\\overline{R}+S\\,R$, where the $S\\,R$ portion lies entirely in the don't-care condition and does not affect specified behavior. Hence,\n$$\nQ_{\\text{next}}=S+\\overline{S}\\,\\overline{R}\\,Q.\n$$\nApply the Boolean identity $X+\\overline{X}\\,Y=X+Y$ with $X=S$ and $Y=\\overline{R}\\,Q$ to obtain the minimal sum-of-products:\n$$\nQ_{\\text{next}}=S+\\overline{R}\\,Q.\n$$\nVerification against the specified cases:\n- $S=0, R=0$: $Q_{\\text{next}}=0+\\overline{0}\\,Q=Q$.\n- $S=1, R=0$: $Q_{\\text{next}}=1+\\overline{0}\\,Q=1$.\n- $S=0, R=1$: $Q_{\\text{next}}=0+\\overline{1}\\,Q=0$.\n- $S=1, R=1$: $Q_{\\text{next}}=1+\\overline{1}\\,Q=1$, which is acceptable due to the don't-care condition.\n\nThis expression has three literals, which is minimal under the given constraints.", "answer": "$$\\boxed{S+\\overline{R}Q}$$", "id": "1971748"}, {"introduction": "Ideal models are essential for learning, but real-world circuits can fail in unexpected ways. This final practice problem presents a troubleshooting scenario where a wiring error transforms the latch into a completely different circuit. Analyzing this faulty configuration requires you to consider the non-zero propagation delay of the gates, revealing how simple feedback loops can lead to oscillation and instability [@problem_id:1971755].", "problem": "An electronics student is tasked with constructing a fundamental memory element, a Set-Reset (SR) latch, using two 2-input NOR gates. In the standard design, the gates are cross-coupled: the output of the first gate is connected to one input of the second gate, and the output of the second gate is connected to one input of the first gate. Let the two external inputs be $S$ (Set) and $R$ (Reset), and the two outputs be $Q$ and $\\bar{Q}$. The standard logic equations are $Q = \\overline{S + \\bar{Q}}$ and $\\bar{Q} = \\overline{R + Q}$.\n\nHowever, the student makes a wiring error. Instead of cross-coupling the gates, they connect the output of each NOR gate back to one of its own inputs. The resulting mis-wired circuit is described by the following logic equations:\n- The gate producing output $Q$ has inputs $S$ and $Q$.\n- The gate producing output $\\bar{Q}$ has inputs $R$ and $\\bar{Q}$.\n\nAssuming the gates are not ideal and have an identical, non-zero propagation delay, analyze the behavior of this mis-wired circuit. Which of the following statements correctly describes the behavior of the outputs $Q$ and $\\bar{Q}$ when the inputs are held at $S=0$ and $R=0$?\n\nA. The circuit acts as a transparent buffer, with $Q=S$ and $\\bar{Q}=R$.\n\nB. Both outputs $Q$ and $\\bar{Q}$ are forced to a stable logic 0.\n\nC. Both outputs $Q$ and $\\bar{Q}$ are forced to a stable logic 1.\n\nD. The circuit behaves identically to a correctly wired SR latch and holds its previous state.\n\nE. Both outputs $Q$ and $\\bar{Q}$ become independent oscillators.\n\nF. The circuit enters a single stable state where $Q=1$ and $\\bar{Q}=0$.", "solution": "Let each NOR gate have identical non-zero propagation delay $\\tau$. A 2-input NOR gate implements $Y(t)=\\overline{A(t-\\tau)+B(t-\\tau)}$, i.e., the output at time $t$ equals the NOR of the inputs as they were at time $t-\\tau$.\n\nIn the mis-wired circuit, the equations with delay are\n$$\nQ(t)=\\overline{S(t-\\tau)+Q(t-\\tau)},\\qquad \\bar{Q}(t)=\\overline{R(t-\\tau)+\\bar{Q}(t-\\tau)}.\n$$\nFor the case $S=0$ and $R=0$ held constant, these reduce to the recursions\n$$\nQ(t)=\\overline{Q(t-\\tau)},\\qquad \\bar{Q}(t)=\\overline{\\bar{Q}(t-\\tau)}.\n$$\n\nFirst, there is no static fixed point. Assume, for contradiction, a time-invariant $Q(t)=q$ with $q\\in\\{0,1\\}$. Then\n$$\nq=\\overline{q},\n$$\nwhich has no solution in Boolean logic. The same argument applies to $\\bar{Q}$.\n\nNext, consider the time evolution. Let the initial value just before some reference time $t_{0}$ be $Q(t_{0}^{-})=q_{0}\\in\\{0,1\\}$. For $t\\in[t_{0},t_{0}+\\tau)$, the delayed input is $Q(t-\\tau)=q_{0}$, hence\n$$\nQ(t)=\\overline{q_{0}}.\n$$\nFor $t\\in[t_{0}+\\tau,t_{0}+2\\tau)$, the delayed input becomes $Q(t-\\tau)=\\overline{q_{0}}$, hence\n$$\nQ(t)=\\overline{\\overline{q_{0}}}=q_{0}.\n$$\nThis pattern repeats, yielding a periodic oscillation with\n$$\nQ(t+2\\tau)=Q(t),\n$$\ni.e., period $2\\tau$. The same reasoning, applied independently to the second gate with $R=0$, gives\n$$\n\\bar{Q}(t)=\\overline{\\bar{Q}(t-\\tau)}\n$$\nand an identical oscillation of period $2\\tau$. Because there is no cross-coupling between the two gates in this mis-wired configuration, $Q$ and $\\bar{Q}$ evolve independently: they are two separate one-gate feedback loops, each behaving as a free-running inverter-with-delay oscillator. Their frequencies are equal (since the delays are identical), but their phases are determined by independent initial conditions.\n\nTherefore, when $S=0$ and $R=0$ are held low, both $Q$ and $\\bar{Q}$ become independent oscillators, not stable logic levels, not buffers, and not a proper latch.\n\nThe correct choice is E.", "answer": "$$\\boxed{E}$$", "id": "1971755"}]}