// Seed: 3791733228
module module_0 (
    input tri0 id_0,
    input supply0 id_1,
    input wand id_2,
    input tri0 id_3,
    input tri0 id_4,
    input wire id_5,
    output uwire id_6,
    input supply1 id_7,
    output tri1 id_8,
    output uwire id_9,
    output wire id_10,
    input supply1 id_11,
    input tri0 id_12,
    input tri0 id_13,
    input tri0 id_14,
    input supply0 id_15,
    input wor id_16
);
  wire id_18;
  tri0 id_19;
  assign id_19 = -1;
  wire  module_0;
  logic id_20 = id_3 & 1;
endmodule
module module_1 #(
    parameter id_11 = 32'd98,
    parameter id_9  = 32'd60
) (
    output wand id_0,
    input tri1 id_1,
    input tri0 id_2,
    output tri id_3,
    input supply1 id_4,
    output supply0 id_5,
    input tri id_6,
    input uwire id_7,
    input wire id_8,
    output wand _id_9,
    input tri id_10,
    input uwire _id_11
);
  logic [id_9 : id_11] id_13;
  ;
  module_0 modCall_1 (
      id_2,
      id_6,
      id_1,
      id_8,
      id_6,
      id_1,
      id_5,
      id_7,
      id_0,
      id_5,
      id_0,
      id_7,
      id_8,
      id_2,
      id_7,
      id_8,
      id_10
  );
  assign modCall_1.id_6 = 0;
endmodule
