{"platformName":"UART_DDR_wrapper","sprVersion":"2.0","mode":"gui","dsaType":"Fixed","platformDesc":"UART_DDR_wrapper","platHandOff":"C:/Users/luisr/Desktop/FPGA/Hardware/Arty A7-100T/UART_DDR/UART_DDR_wrapper.xsa","platIntHandOff":"<platformDir>/hw/UART_DDR_wrapper.xsa","deviceType":"FPGA","platIsPrebuiltAutogen":"false","platIsNoBootBsp":"false","hasFsblMakeHasChanges":"false","hasPmufwMakeHasChanges":"false","platPreBuiltFlag":false,"platformSamplesDir":"","platActiveSys":"UART_DDR_wrapper","systems":[{"systemName":"UART_DDR_wrapper","systemDesc":"UART_DDR_wrapper","sysIsBootAutoGen":"true","systemDispName":"UART_DDR_wrapper","sysActiveDom":"standalone_microblaze_0","sysDefaultDom":"standalone_microblaze_0","domains":[{"domainName":"standalone_microblaze_0","domainDispName":"standalone_microblaze_0","domainDesc":"standalone_microblaze_0","processors":"microblaze_0","os":"standalone","sdxOs":"standalone","debugEnable":"False","domRuntimes":["cpp"],"swRepo":"","mssOsVer":"7.6","mssFile":"","md5Digest":"75c17a35932c9725c21304764d46d935","compatibleApp":"hello_world","domType":"mssDomain","arch":"32-bit","appSettings":{"appCompilerFlags":"","appLinkerFlags":""},"addedLibs":[],"libOptions":{"libsContainingOptions":[]},"prebuiltLibs":{"prebuiltIncPath":[],"prebuiltLibPath":[]},"isolation":{}}]}]}
