module partsel_00846(ctrl, s0, s1, s2, s3, x0, x1, x2, x3, y);
  input [3:0] ctrl;
  input [2:0] s0;
  input [2:0] s1;
  input [2:0] s2;
  input [2:0] s3;
  input signed [31:0] x0;
  input [31:0] x1;
  input [31:0] x2;
  input [31:0] x3;
  wire signed [2:28] x4;
  wire signed [24:4] x5;
  wire [6:30] x6;
  wire [31:0] x7;
  wire signed [5:26] x8;
  wire [28:5] x9;
  wire [1:28] x10;
  wire [2:27] x11;
  wire signed [1:31] x12;
  wire signed [1:27] x13;
  wire [1:24] x14;
  wire signed [3:30] x15;
  output [127:0] y;
  wire [31:0] y0;
  wire [31:0] y1;
  wire [31:0] y2;
  wire [31:0] y3;
  assign y = {y0,y1,y2,y3};
  localparam signed [7:31] p0 = 934034483;
  localparam [6:29] p1 = 159359301;
  localparam signed [27:0] p2 = 178136968;
  localparam signed [7:30] p3 = 783337703;
  assign x4 = x3[16 +: 2];
  assign x5 = {2{((x2[28 + s3 +: 7] ^ (((p0[12 + s1] | x2[17 -: 1]) | x0) ^ ((p0[10 + s1] - p1[18]) ^ x1[13 +: 2]))) & x3[21 -: 1])}};
  assign x6 = {2{p0[31 + s2 +: 8]}};
  assign x7 = (ctrl[3] && ctrl[3] && ctrl[0] ? {{x5[18 +: 1], (x5[15 + s3] + p2[24 + s1 +: 8])}, ({2{p2[20 -: 2]}} | x2[4 + s2 +: 5])} : {2{{2{((p1[21 -: 2] | x0[13 +: 3]) ^ x3)}}}});
  assign x8 = (!ctrl[1] || ctrl[0] && !ctrl[2] ? {2{(p3[15] | x0)}} : (!ctrl[1] || ctrl[3] && ctrl[1] ? x0[23] : ((!ctrl[1] || !ctrl[1] || !ctrl[2] ? (x3[24 + s2 +: 3] | x5) : (x1[0 + s1 +: 7] ^ p2[12 +: 1])) ^ (!ctrl[3] && ctrl[3] && ctrl[3] ? x3 : (ctrl[3] || !ctrl[2] && ctrl[1] ? x2[19 +: 2] : p2[9])))));
  assign x9 = p2[8 +: 3];
  assign x10 = {2{{2{{p0[24 + s2 +: 8], ((!ctrl[3] || !ctrl[2] && ctrl[3] ? p2[11 + s0] : x1[10 + s0]) - (!ctrl[3] && !ctrl[1] || !ctrl[3] ? p1[22 + s0 -: 6] : p1[9 +: 2]))}}}}};
  assign x11 = (ctrl[1] || !ctrl[0] || ctrl[1] ? x5[11 + s0] : ((ctrl[2] && ctrl[1] && ctrl[2] ? {(!ctrl[3] && ctrl[0] || ctrl[0] ? p1 : x3[6 + s1]), {x1[21 + s2 -: 7], x3[23 + s2 +: 8]}} : p2[23 + s1 -: 7]) + ((p2[16 -: 2] + (!ctrl[0] || ctrl[3] || ctrl[2] ? (x4[31 + s0 -: 6] | p2[12 +: 3]) : x9[17 +: 1])) | x4[30 + s3 +: 1])));
  assign x12 = p2[18 -: 2];
  assign x13 = p0[12 + s1 -: 3];
  assign x14 = x12[17 -: 2];
  assign x15 = p2;
  assign y0 = p0[11 + s2 -: 6];
  assign y1 = x0;
  assign y2 = x9[22 -: 2];
  assign y3 = (!ctrl[3] && !ctrl[2] || !ctrl[2] ? x12[19 -: 2] : (p3[18 -: 2] & p0[5 + s3 +: 2]));
endmodule
