# rv32i-cpu

# RV32I Processor (32-bit RISC-V CPU in Verilog)

This is a step-by-step implementation of a **single-cycle RV32I processor**, starting from scratch after completing a custom 8-bit CPU. The project follows the official RISC-V base integer instruction set (RV32I), using Verilog HDL.

---

## ğŸ“ Project Structure

rv32i-cpu/
â”œâ”€â”€ README.md
â”œâ”€â”€ docs/ # Diagrams and architecture notes
â”œâ”€â”€ src/ # Verilog source files
â”œâ”€â”€ testbench/ # Testbenches
â”œâ”€â”€ programs/ # RISC-V assembly + compiled hex
â”œâ”€â”€ Makefile # (Optional) build automation
â””â”€â”€ .gitignore


---

## âœ… Goals
- Build a **32-bit CPU** implementing RV32I base instructions
- Learn standard ISA design: register file, ALU, control, memory
- Simulate and test RISC-V assembly programs

---

## âŒ› Progress Tracker
| Component       | Status       |
|----------------|--------------|
| ISA Study       | âœ… Completed  |
| Register File   | ğŸš§ In Progress |
| ALU             | â¬œ Not Started |
| Control Unit    | â¬œ Not Started |
| Datapath        | â¬œ Not Started |
| Testing         | â¬œ Not Started |

---

## ğŸ›  Tools
- Verilog (Icarus Verilog / ModelSim)
- GTKWave (waveform viewer)
- RISC-V tools (assembler or compiler)
- Git + GitHub for version tracking

---

## ğŸ“š Reference
- [RISC-V Green Card](https://inst.eecs.berkeley.edu/~cs61c/fa17/img/riscvcard.pdf)
- [RISC-V User ISA Manual](https://riscv.org/specifications/)
