<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/home/tarik/0.git-repo/openCologne/8.StressTest/1.corescore_cc/gowin/gowin_corescore/src/corescore_0/rtl/base.v<br>
/home/tarik/0.git-repo/openCologne/8.StressTest/1.corescore_cc/gowin/gowin_corescore/src/corescore_0/rtl/corescore_gowin_yosys.v<br>
/home/tarik/0.git-repo/openCologne/8.StressTest/1.corescore_cc/gowin/gowin_corescore/src/corescore_0/rtl/emitter_uart.v<br>
/home/tarik/0.git-repo/openCologne/8.StressTest/1.corescore_cc/gowin/gowin_corescore/src/corescore_0/rtl/gw2a18_clk_gen.v<br>
/home/tarik/0.git-repo/openCologne/8.StressTest/1.corescore_cc/gowin/gowin_corescore/src/corescore_0/rtl/wb2axis.v<br>
/home/tarik/0.git-repo/openCologne/8.StressTest/1.corescore_cc/gowin/gowin_corescore/src/corescore-corescorecore_0/corescorecore.v<br>
/home/tarik/0.git-repo/openCologne/8.StressTest/1.corescore_cc/gowin/gowin_corescore/src/serv_1.0.2/rtl/serv_alu.v<br>
/home/tarik/0.git-repo/openCologne/8.StressTest/1.corescore_cc/gowin/gowin_corescore/src/serv_1.0.2/rtl/serv_bufreg.v<br>
/home/tarik/0.git-repo/openCologne/8.StressTest/1.corescore_cc/gowin/gowin_corescore/src/serv_1.0.2/rtl/serv_csr.v<br>
/home/tarik/0.git-repo/openCologne/8.StressTest/1.corescore_cc/gowin/gowin_corescore/src/serv_1.0.2/rtl/serv_ctrl.v<br>
/home/tarik/0.git-repo/openCologne/8.StressTest/1.corescore_cc/gowin/gowin_corescore/src/serv_1.0.2/rtl/serv_decode.v<br>
/home/tarik/0.git-repo/openCologne/8.StressTest/1.corescore_cc/gowin/gowin_corescore/src/serv_1.0.2/rtl/serv_mem_if.v<br>
/home/tarik/0.git-repo/openCologne/8.StressTest/1.corescore_cc/gowin/gowin_corescore/src/serv_1.0.2/rtl/serv_rf_if.v<br>
/home/tarik/0.git-repo/openCologne/8.StressTest/1.corescore_cc/gowin/gowin_corescore/src/serv_1.0.2/rtl/serv_rf_ram_if.v<br>
/home/tarik/0.git-repo/openCologne/8.StressTest/1.corescore_cc/gowin/gowin_corescore/src/serv_1.0.2/rtl/serv_rf_ram.v<br>
/home/tarik/0.git-repo/openCologne/8.StressTest/1.corescore_cc/gowin/gowin_corescore/src/serv_1.0.2/rtl/serv_rf_top.v<br>
/home/tarik/0.git-repo/openCologne/8.StressTest/1.corescore_cc/gowin/gowin_corescore/src/serv_1.0.2/rtl/serv_shift.v<br>
/home/tarik/0.git-repo/openCologne/8.StressTest/1.corescore_cc/gowin/gowin_corescore/src/serv_1.0.2/rtl/serv_state.v<br>
/home/tarik/0.git-repo/openCologne/8.StressTest/1.corescore_cc/gowin/gowin_corescore/src/serv_1.0.2/rtl/serv_top.v<br>
/home/tarik/0.git-repo/openCologne/8.StressTest/1.corescore_cc/gowin/gowin_corescore/src/serving_1.0.2/serving/serving_arbiter.v<br>
/home/tarik/0.git-repo/openCologne/8.StressTest/1.corescore_cc/gowin/gowin_corescore/src/serving_1.0.2/serving/serving_mux.v<br>
/home/tarik/0.git-repo/openCologne/8.StressTest/1.corescore_cc/gowin/gowin_corescore/src/serving_1.0.2/serving/serving_ram.v<br>
/home/tarik/0.git-repo/openCologne/8.StressTest/1.corescore_cc/gowin/gowin_corescore/src/serving_1.0.2/serving/serving.v<br>
/home/tarik/0.git-repo/openCologne/8.StressTest/1.corescore_cc/gowin/gowin_corescore/src/verilog-axis_0-r3/rtl/arbiter.v<br>
/home/tarik/0.git-repo/openCologne/8.StressTest/1.corescore_cc/gowin/gowin_corescore/src/verilog-axis_0-r3/rtl/axis_arb_mux.v<br>
/home/tarik/0.git-repo/openCologne/8.StressTest/1.corescore_cc/gowin/gowin_corescore/src/verilog-axis_0-r3/rtl/axis_async_fifo.v<br>
/home/tarik/0.git-repo/openCologne/8.StressTest/1.corescore_cc/gowin/gowin_corescore/src/verilog-axis_0-r3/rtl/priority_encoder.v<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.11.01</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2AR-LV18QN88C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2AR-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Wed Mar  5 14:31:57 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>corescore_gowin_yosys</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.43s, Elapsed time = 0h 0m 0.431s, Peak memory usage = 171.035MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 0MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 0.196s, Elapsed time = 0h 0m 0.196s, Peak memory usage = 171.504MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 0.075s, Elapsed time = 0h 0m 0.075s, Peak memory usage = 171.504MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 0.166s, Elapsed time = 0h 0m 0.166s, Peak memory usage = 171.660MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 0.232s, Elapsed time = 0h 0m 0.232s, Peak memory usage = 172.285MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0.007s, Elapsed time = 0h 0m 0.007s, Peak memory usage = 172.441MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.031s, Peak memory usage = 172.598MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0.024s, Elapsed time = 0h 0m 0.024s, Peak memory usage = 172.598MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 0.27s, Elapsed time = 0h 0m 0.27s, Peak memory usage = 172.598MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0.052s, Elapsed time = 0h 0m 0.052s, Peak memory usage = 172.598MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0.048s, Elapsed time = 0h 0m 0.048s, Peak memory usage = 172.598MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 0m 10s, Elapsed time = 0h 0m 10s, Peak memory usage = 202.484MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 0.263s, Elapsed time = 0h 0m 0.263s, Peak memory usage = 202.484MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.291s, Elapsed time = 0h 0m 0.293s, Peak memory usage = 207.645MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 0m 12s, Elapsed time = 0h 0m 12s, Peak memory usage = 207.645MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>3</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>3</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>1</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>3601</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFF</td>
<td>372</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFE</td>
<td>1993</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFS</td>
<td>34</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFSE</td>
<td>31</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFR</td>
<td>427</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFRE</td>
<td>742</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFC</td>
<td>2</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>4076</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>381</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>1702</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>1993</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>339</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>339</td>
</tr>
<tr>
<td class="label"><b>SSRAM </b></td>
<td>30</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspRAM16SDP1</td>
<td>30</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>137</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>137</td>
</tr>
<tr>
<td class="label"><b>BSRAM </b></td>
<td>15</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSDPB</td>
<td>15</td>
</tr>
<tr>
<td class="label"><b>CLOCK </b></td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbsprPLL</td>
<td>1</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>4732(4213 LUT, 339 ALU, 30 RAM16) / 20736</td>
<td>23%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>3601 / 15750</td>
<td>23%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>0 / 15750</td>
<td>0%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>3601 / 15750</td>
<td>23%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>15 / 46</td>
<td>33%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>1</td>
<td>i_clk</td>
<td>Base</td>
<td>37.037</td>
<td>27.000</td>
<td>0.000</td>
<td>18.519</td>
<td> </td>
<td> </td>
<td>i_clk_ibuf/I </td>
</tr>
<tr>
<td>2</td>
<td>clkgen/u_pll/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>61.728</td>
<td>16.200</td>
<td>0.000</td>
<td>30.864</td>
<td>i_clk_ibuf/I</td>
<td>i_clk</td>
<td>clkgen/u_pll/CLKOUT </td>
</tr>
<tr>
<td>3</td>
<td>clkgen/u_pll/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>61.728</td>
<td>16.200</td>
<td>0.000</td>
<td>30.864</td>
<td>i_clk_ibuf/I</td>
<td>i_clk</td>
<td>clkgen/u_pll/CLKOUTP </td>
</tr>
<tr>
<td>4</td>
<td>clkgen/u_pll/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>123.457</td>
<td>8.100</td>
<td>0.000</td>
<td>61.728</td>
<td>i_clk_ibuf/I</td>
<td>i_clk</td>
<td>clkgen/u_pll/CLKOUTD </td>
</tr>
<tr>
<td>5</td>
<td>clkgen/u_pll/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>185.185</td>
<td>5.400</td>
<td>0.000</td>
<td>92.593</td>
<td>i_clk_ibuf/I</td>
<td>i_clk</td>
<td>clkgen/u_pll/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clkgen/u_pll/CLKOUT.default_gen_clk</td>
<td>16.200(MHz)</td>
<td>93.104(MHz)</td>
<td>9</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>50.988</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.566</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>62.553</td>
</tr>
<tr>
<td class="label">From</td>
<td>corescorecore/core_0/serving/ram/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>corescorecore/core_0/serving/ram/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkgen/u_pll/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkgen/u_pll/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clkgen/u_pll/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.500</td>
<td>0.500</td>
<td>tCL</td>
<td>RR</td>
<td>3661</td>
<td>clkgen/u_pll/CLKOUT</td>
</tr>
<tr>
<td>0.860</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>corescorecore/core_0/serving/ram/mem_mem_0_0_s/CLKB</td>
</tr>
<tr>
<td>3.120</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>corescorecore/core_0/serving/ram/mem_mem_0_0_s/DO[0]</td>
</tr>
<tr>
<td>3.594</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>corescorecore/core_0/serving/cpu/alu/op_b_s2/I0</td>
</tr>
<tr>
<td>4.111</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>corescorecore/core_0/serving/cpu/alu/op_b_s2/F</td>
</tr>
<tr>
<td>4.585</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>corescorecore/core_0/serving/cpu/alu/op_b_s0/I1</td>
</tr>
<tr>
<td>5.140</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>corescorecore/core_0/serving/cpu/alu/op_b_s0/F</td>
</tr>
<tr>
<td>5.614</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>corescorecore/core_0/serving/cpu/alu/result_bool_s16/I0</td>
</tr>
<tr>
<td>6.131</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>corescorecore/core_0/serving/cpu/alu/result_bool_s16/F</td>
</tr>
<tr>
<td>6.605</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>corescorecore/core_0/serving/cpu/rf_if/wdata0_s10/I1</td>
</tr>
<tr>
<td>7.160</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>corescorecore/core_0/serving/cpu/rf_if/wdata0_s10/F</td>
</tr>
<tr>
<td>7.634</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>corescorecore/core_0/serving/cpu/rf_if/wdata0_s5/I1</td>
</tr>
<tr>
<td>8.189</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>corescorecore/core_0/serving/cpu/rf_if/wdata0_s5/F</td>
</tr>
<tr>
<td>8.663</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>corescorecore/core_0/serving/cpu/rf_if/wdata0_s1/I3</td>
</tr>
<tr>
<td>9.034</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>corescorecore/core_0/serving/cpu/rf_if/wdata0_s1/F</td>
</tr>
<tr>
<td>9.508</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>corescorecore/core_0/serving/cpu/rf_if/wdata0_s/I1</td>
</tr>
<tr>
<td>10.063</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>corescorecore/core_0/serving/cpu/rf_if/wdata0_s/F</td>
</tr>
<tr>
<td>10.537</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>corescorecore/core_0/serving/ram/wdata_7_s0/I1</td>
</tr>
<tr>
<td>11.092</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>corescorecore/core_0/serving/ram/wdata_7_s0/F</td>
</tr>
<tr>
<td>11.566</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>corescorecore/core_0/serving/ram/mem_mem_0_0_s/DI[7]</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>61.728</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clkgen/u_pll/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>62.228</td>
<td>0.500</td>
<td>tCL</td>
<td>RR</td>
<td>3661</td>
<td>clkgen/u_pll/CLKOUT</td>
</tr>
<tr>
<td>62.588</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>corescorecore/core_0/serving/ram/mem_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>62.553</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>corescorecore/core_0/serving/ram/mem_mem_0_0_s</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>61.728</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 4.180, 39.044%; route: 4.266, 39.846%; tC2Q: 2.260, 21.110%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>50.988</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.566</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>62.553</td>
</tr>
<tr>
<td class="label">From</td>
<td>corescorecore/core_1/serving/ram/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>corescorecore/core_1/serving/ram/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkgen/u_pll/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkgen/u_pll/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clkgen/u_pll/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.500</td>
<td>0.500</td>
<td>tCL</td>
<td>RR</td>
<td>3661</td>
<td>clkgen/u_pll/CLKOUT</td>
</tr>
<tr>
<td>0.860</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>corescorecore/core_1/serving/ram/mem_mem_0_0_s/CLKB</td>
</tr>
<tr>
<td>3.120</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>corescorecore/core_1/serving/ram/mem_mem_0_0_s/DO[0]</td>
</tr>
<tr>
<td>3.594</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>corescorecore/core_1/serving/cpu/alu/op_b_s2/I0</td>
</tr>
<tr>
<td>4.111</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>corescorecore/core_1/serving/cpu/alu/op_b_s2/F</td>
</tr>
<tr>
<td>4.585</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>corescorecore/core_1/serving/cpu/alu/op_b_s0/I1</td>
</tr>
<tr>
<td>5.140</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>corescorecore/core_1/serving/cpu/alu/op_b_s0/F</td>
</tr>
<tr>
<td>5.614</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>corescorecore/core_1/serving/cpu/alu/result_bool_s16/I0</td>
</tr>
<tr>
<td>6.131</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>corescorecore/core_1/serving/cpu/alu/result_bool_s16/F</td>
</tr>
<tr>
<td>6.605</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>corescorecore/core_1/serving/cpu/rf_if/wdata0_s10/I1</td>
</tr>
<tr>
<td>7.160</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>corescorecore/core_1/serving/cpu/rf_if/wdata0_s10/F</td>
</tr>
<tr>
<td>7.634</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>corescorecore/core_1/serving/cpu/rf_if/wdata0_s5/I1</td>
</tr>
<tr>
<td>8.189</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>corescorecore/core_1/serving/cpu/rf_if/wdata0_s5/F</td>
</tr>
<tr>
<td>8.663</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>corescorecore/core_1/serving/cpu/rf_if/wdata0_s1/I3</td>
</tr>
<tr>
<td>9.034</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>corescorecore/core_1/serving/cpu/rf_if/wdata0_s1/F</td>
</tr>
<tr>
<td>9.508</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>corescorecore/core_1/serving/cpu/rf_if/wdata0_s/I1</td>
</tr>
<tr>
<td>10.063</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>corescorecore/core_1/serving/cpu/rf_if/wdata0_s/F</td>
</tr>
<tr>
<td>10.537</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>corescorecore/core_1/serving/ram/wdata_7_s0/I1</td>
</tr>
<tr>
<td>11.092</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>corescorecore/core_1/serving/ram/wdata_7_s0/F</td>
</tr>
<tr>
<td>11.566</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>corescorecore/core_1/serving/ram/mem_mem_0_0_s/DI[7]</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>61.728</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clkgen/u_pll/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>62.228</td>
<td>0.500</td>
<td>tCL</td>
<td>RR</td>
<td>3661</td>
<td>clkgen/u_pll/CLKOUT</td>
</tr>
<tr>
<td>62.588</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>corescorecore/core_1/serving/ram/mem_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>62.553</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>corescorecore/core_1/serving/ram/mem_mem_0_0_s</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>61.728</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 4.180, 39.044%; route: 4.266, 39.846%; tC2Q: 2.260, 21.110%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>50.988</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.566</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>62.553</td>
</tr>
<tr>
<td class="label">From</td>
<td>corescorecore/core_2/serving/ram/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>corescorecore/core_2/serving/ram/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkgen/u_pll/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkgen/u_pll/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clkgen/u_pll/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.500</td>
<td>0.500</td>
<td>tCL</td>
<td>RR</td>
<td>3661</td>
<td>clkgen/u_pll/CLKOUT</td>
</tr>
<tr>
<td>0.860</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>corescorecore/core_2/serving/ram/mem_mem_0_0_s/CLKB</td>
</tr>
<tr>
<td>3.120</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>corescorecore/core_2/serving/ram/mem_mem_0_0_s/DO[0]</td>
</tr>
<tr>
<td>3.594</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>corescorecore/core_2/serving/cpu/alu/op_b_s2/I0</td>
</tr>
<tr>
<td>4.111</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>corescorecore/core_2/serving/cpu/alu/op_b_s2/F</td>
</tr>
<tr>
<td>4.585</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>corescorecore/core_2/serving/cpu/alu/op_b_s0/I1</td>
</tr>
<tr>
<td>5.140</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>corescorecore/core_2/serving/cpu/alu/op_b_s0/F</td>
</tr>
<tr>
<td>5.614</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>corescorecore/core_2/serving/cpu/alu/result_bool_s16/I0</td>
</tr>
<tr>
<td>6.131</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>corescorecore/core_2/serving/cpu/alu/result_bool_s16/F</td>
</tr>
<tr>
<td>6.605</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>corescorecore/core_2/serving/cpu/rf_if/wdata0_s10/I1</td>
</tr>
<tr>
<td>7.160</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>corescorecore/core_2/serving/cpu/rf_if/wdata0_s10/F</td>
</tr>
<tr>
<td>7.634</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>corescorecore/core_2/serving/cpu/rf_if/wdata0_s5/I1</td>
</tr>
<tr>
<td>8.189</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>corescorecore/core_2/serving/cpu/rf_if/wdata0_s5/F</td>
</tr>
<tr>
<td>8.663</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>corescorecore/core_2/serving/cpu/rf_if/wdata0_s1/I3</td>
</tr>
<tr>
<td>9.034</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>corescorecore/core_2/serving/cpu/rf_if/wdata0_s1/F</td>
</tr>
<tr>
<td>9.508</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>corescorecore/core_2/serving/cpu/rf_if/wdata0_s/I1</td>
</tr>
<tr>
<td>10.063</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>corescorecore/core_2/serving/cpu/rf_if/wdata0_s/F</td>
</tr>
<tr>
<td>10.537</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>corescorecore/core_2/serving/ram/wdata_7_s0/I1</td>
</tr>
<tr>
<td>11.092</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>corescorecore/core_2/serving/ram/wdata_7_s0/F</td>
</tr>
<tr>
<td>11.566</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>corescorecore/core_2/serving/ram/mem_mem_0_0_s/DI[7]</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>61.728</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clkgen/u_pll/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>62.228</td>
<td>0.500</td>
<td>tCL</td>
<td>RR</td>
<td>3661</td>
<td>clkgen/u_pll/CLKOUT</td>
</tr>
<tr>
<td>62.588</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>corescorecore/core_2/serving/ram/mem_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>62.553</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>corescorecore/core_2/serving/ram/mem_mem_0_0_s</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>61.728</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 4.180, 39.044%; route: 4.266, 39.846%; tC2Q: 2.260, 21.110%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>50.988</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.566</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>62.553</td>
</tr>
<tr>
<td class="label">From</td>
<td>corescorecore/core_3/serving/ram/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>corescorecore/core_3/serving/ram/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkgen/u_pll/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkgen/u_pll/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clkgen/u_pll/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.500</td>
<td>0.500</td>
<td>tCL</td>
<td>RR</td>
<td>3661</td>
<td>clkgen/u_pll/CLKOUT</td>
</tr>
<tr>
<td>0.860</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>corescorecore/core_3/serving/ram/mem_mem_0_0_s/CLKB</td>
</tr>
<tr>
<td>3.120</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>corescorecore/core_3/serving/ram/mem_mem_0_0_s/DO[0]</td>
</tr>
<tr>
<td>3.594</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>corescorecore/core_3/serving/cpu/alu/op_b_s2/I0</td>
</tr>
<tr>
<td>4.111</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>corescorecore/core_3/serving/cpu/alu/op_b_s2/F</td>
</tr>
<tr>
<td>4.585</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>corescorecore/core_3/serving/cpu/alu/op_b_s0/I1</td>
</tr>
<tr>
<td>5.140</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>corescorecore/core_3/serving/cpu/alu/op_b_s0/F</td>
</tr>
<tr>
<td>5.614</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>corescorecore/core_3/serving/cpu/alu/result_bool_s16/I0</td>
</tr>
<tr>
<td>6.131</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>corescorecore/core_3/serving/cpu/alu/result_bool_s16/F</td>
</tr>
<tr>
<td>6.605</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>corescorecore/core_3/serving/cpu/rf_if/wdata0_s10/I1</td>
</tr>
<tr>
<td>7.160</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>corescorecore/core_3/serving/cpu/rf_if/wdata0_s10/F</td>
</tr>
<tr>
<td>7.634</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>corescorecore/core_3/serving/cpu/rf_if/wdata0_s5/I1</td>
</tr>
<tr>
<td>8.189</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>corescorecore/core_3/serving/cpu/rf_if/wdata0_s5/F</td>
</tr>
<tr>
<td>8.663</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>corescorecore/core_3/serving/cpu/rf_if/wdata0_s1/I3</td>
</tr>
<tr>
<td>9.034</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>corescorecore/core_3/serving/cpu/rf_if/wdata0_s1/F</td>
</tr>
<tr>
<td>9.508</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>corescorecore/core_3/serving/cpu/rf_if/wdata0_s/I1</td>
</tr>
<tr>
<td>10.063</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>corescorecore/core_3/serving/cpu/rf_if/wdata0_s/F</td>
</tr>
<tr>
<td>10.537</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>corescorecore/core_3/serving/ram/wdata_7_s0/I1</td>
</tr>
<tr>
<td>11.092</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>corescorecore/core_3/serving/ram/wdata_7_s0/F</td>
</tr>
<tr>
<td>11.566</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>corescorecore/core_3/serving/ram/mem_mem_0_0_s/DI[7]</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>61.728</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clkgen/u_pll/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>62.228</td>
<td>0.500</td>
<td>tCL</td>
<td>RR</td>
<td>3661</td>
<td>clkgen/u_pll/CLKOUT</td>
</tr>
<tr>
<td>62.588</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>corescorecore/core_3/serving/ram/mem_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>62.553</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>corescorecore/core_3/serving/ram/mem_mem_0_0_s</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>61.728</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 4.180, 39.044%; route: 4.266, 39.846%; tC2Q: 2.260, 21.110%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>50.988</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.566</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>62.553</td>
</tr>
<tr>
<td class="label">From</td>
<td>corescorecore/core_4/serving/ram/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>corescorecore/core_4/serving/ram/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkgen/u_pll/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkgen/u_pll/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clkgen/u_pll/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.500</td>
<td>0.500</td>
<td>tCL</td>
<td>RR</td>
<td>3661</td>
<td>clkgen/u_pll/CLKOUT</td>
</tr>
<tr>
<td>0.860</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>corescorecore/core_4/serving/ram/mem_mem_0_0_s/CLKB</td>
</tr>
<tr>
<td>3.120</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>corescorecore/core_4/serving/ram/mem_mem_0_0_s/DO[0]</td>
</tr>
<tr>
<td>3.594</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>corescorecore/core_4/serving/cpu/alu/op_b_s2/I0</td>
</tr>
<tr>
<td>4.111</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>corescorecore/core_4/serving/cpu/alu/op_b_s2/F</td>
</tr>
<tr>
<td>4.585</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>corescorecore/core_4/serving/cpu/alu/op_b_s0/I1</td>
</tr>
<tr>
<td>5.140</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>corescorecore/core_4/serving/cpu/alu/op_b_s0/F</td>
</tr>
<tr>
<td>5.614</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>corescorecore/core_4/serving/cpu/alu/result_bool_s16/I0</td>
</tr>
<tr>
<td>6.131</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>corescorecore/core_4/serving/cpu/alu/result_bool_s16/F</td>
</tr>
<tr>
<td>6.605</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>corescorecore/core_4/serving/cpu/rf_if/wdata0_s10/I1</td>
</tr>
<tr>
<td>7.160</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>corescorecore/core_4/serving/cpu/rf_if/wdata0_s10/F</td>
</tr>
<tr>
<td>7.634</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>corescorecore/core_4/serving/cpu/rf_if/wdata0_s5/I1</td>
</tr>
<tr>
<td>8.189</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>corescorecore/core_4/serving/cpu/rf_if/wdata0_s5/F</td>
</tr>
<tr>
<td>8.663</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>corescorecore/core_4/serving/cpu/rf_if/wdata0_s1/I3</td>
</tr>
<tr>
<td>9.034</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>corescorecore/core_4/serving/cpu/rf_if/wdata0_s1/F</td>
</tr>
<tr>
<td>9.508</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>corescorecore/core_4/serving/cpu/rf_if/wdata0_s/I1</td>
</tr>
<tr>
<td>10.063</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>corescorecore/core_4/serving/cpu/rf_if/wdata0_s/F</td>
</tr>
<tr>
<td>10.537</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>corescorecore/core_4/serving/ram/wdata_7_s0/I1</td>
</tr>
<tr>
<td>11.092</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>corescorecore/core_4/serving/ram/wdata_7_s0/F</td>
</tr>
<tr>
<td>11.566</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>corescorecore/core_4/serving/ram/mem_mem_0_0_s/DI[7]</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>61.728</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clkgen/u_pll/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>62.228</td>
<td>0.500</td>
<td>tCL</td>
<td>RR</td>
<td>3661</td>
<td>clkgen/u_pll/CLKOUT</td>
</tr>
<tr>
<td>62.588</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>corescorecore/core_4/serving/ram/mem_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>62.553</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>corescorecore/core_4/serving/ram/mem_mem_0_0_s</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>61.728</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 4.180, 39.044%; route: 4.266, 39.846%; tC2Q: 2.260, 21.110%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
