#pragma once

#define MEM_OUTPUT_ENABLE  T2
#define MEM_WRITE_ENABLE   N7

#define FLASH_RESET  T5
#define FLASH_ENABLE R5
#define FLASH_STATUS D3

#define MEM_DATA0    L1
#define MEM_DATA1    L4
#define MEM_DATA2    L6
#define MEM_DATA3    M4
#define MEM_DATA4    N5
#define MEM_DATA5    P1
#define MEM_DATA6    P2
#define MEM_DATA7    R2
#define MEM_DATA8    L3
#define MEM_DATA9    L5
#define MEM_DATA10   M3
#define MEM_DATA11   M6
#define MEM_DATA12   L2
#define MEM_DATA13   N4
#define MEM_DATA14   R3
#define MEM_DATA15   T1

#define MEM_ADDR1    J1
#define MEM_ADDR2    J2
#define MEM_ADDR3    H4
#define MEM_ADDR4    H1
#define MEM_ADDR5    H2
#define MEM_ADDR6    J5
#define MEM_ADDR7    H3
#define MEM_ADDR8    H6
#define MEM_ADDR9    F1
#define MEM_ADDR10   G3
#define MEM_ADDR11   G6
#define MEM_ADDR12   G5
#define MEM_ADDR13   G4
#define MEM_ADDR14   F2
#define MEM_ADDR15   E1
#define MEM_ADDR16   M5
#define MEM_ADDR17   E2
#define MEM_ADDR18   C2
#define MEM_ADDR19   C1
#define MEM_ADDR20   D2
#define MEM_ADDR21   K3
#define MEM_ADDR22   D1
#define MEM_ADDR23   K6
