Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Mar  5 12:17:54 2025
| Host         : Nainika running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file cic_timing_summary_routed.rpt -pb cic_timing_summary_routed.pb -rpx cic_timing_summary_routed.rpx -warn_on_violation
| Design       : cic
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  51          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (21)
6. checking no_output_delay (30)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (21)
-------------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (30)
--------------------------------
 There are 30 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      9.317        0.000                      0                  480        0.155        0.000                      0                  480        5.750        0.000                       0                   499  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 6.250}      12.500          80.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         9.317        0.000                      0                  480        0.155        0.000                      0                  480        5.750        0.000                       0                   499  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        9.317ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.155ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.317ns  (required time - arrival time)
  Source:                 d_fs_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            d_fs_reg[1][29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (sys_clk_pin rise@12.500ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.187ns  (logic 2.076ns (65.136%)  route 1.111ns (34.864%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns = ( 17.393 - 12.500 ) 
    Source Clock Delay      (SCD):    5.344ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=498, routed)         1.675     5.344    clk_IBUF_BUFG
    SLICE_X32Y40         FDRE                                         r  d_fs_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y40         FDRE (Prop_fdre_C_Q)         0.478     5.822 r  d_fs_reg[0][6]/Q
                         net (fo=2, routed)           1.111     6.933    d_fs_reg[0][6]
    SLICE_X33Y34         LUT2 (Prop_lut2_I0_O)        0.296     7.229 r  d_fs[1][4]_i_3/O
                         net (fo=1, routed)           0.000     7.229    d_fs[1][4]_i_3_n_0
    SLICE_X33Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.627 r  d_fs_reg[1][4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.627    d_fs_reg[1][4]_i_1_n_0
    SLICE_X33Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.741 r  d_fs_reg[1][8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.741    d_fs_reg[1][8]_i_1_n_0
    SLICE_X33Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.855 r  d_fs_reg[1][12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.855    d_fs_reg[1][12]_i_1_n_0
    SLICE_X33Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.969 r  d_fs_reg[1][16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.969    d_fs_reg[1][16]_i_1_n_0
    SLICE_X33Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.083 r  d_fs_reg[1][20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.083    d_fs_reg[1][20]_i_1_n_0
    SLICE_X33Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.197 r  d_fs_reg[1][24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.197    d_fs_reg[1][24]_i_1_n_0
    SLICE_X33Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.531 r  d_fs_reg[1][28]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.531    d_fs_reg[1][28]_i_1_n_6
    SLICE_X33Y40         FDRE                                         r  d_fs_reg[1][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.921 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    15.801    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.892 r  clk_IBUF_BUFG_inst/O
                         net (fo=498, routed)         1.501    17.393    clk_IBUF_BUFG
    SLICE_X33Y40         FDRE                                         r  d_fs_reg[1][29]/C
                         clock pessimism              0.428    17.822    
                         clock uncertainty           -0.035    17.786    
    SLICE_X33Y40         FDRE (Setup_fdre_C_D)        0.062    17.848    d_fs_reg[1][29]
  -------------------------------------------------------------------
                         required time                         17.848    
                         arrival time                          -8.531    
  -------------------------------------------------------------------
                         slack                                  9.317    

Slack (MET) :             9.319ns  (required time - arrival time)
  Source:                 d_fsr_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            d_fsr_reg[1][29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (sys_clk_pin rise@12.500ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.151ns  (logic 2.323ns (73.720%)  route 0.828ns (26.280%))
  Logic Levels:           9  (CARRY4=8 LUT2=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns = ( 17.396 - 12.500 ) 
    Source Clock Delay      (SCD):    5.345ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=498, routed)         1.676     5.345    clk_IBUF_BUFG
    SLICE_X34Y41         FDRE                                         r  d_fsr_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         FDRE (Prop_fdre_C_Q)         0.478     5.823 r  d_fsr_reg[0][0]/Q
                         net (fo=3, routed)           0.828     6.651    d_fsr_reg[0][0]
    SLICE_X33Y41         LUT2 (Prop_lut2_I0_O)        0.295     6.946 r  d_fsr[1][3]_i_5/O
                         net (fo=1, routed)           0.000     6.946    d_fsr[1][3]_i_5_n_0
    SLICE_X33Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.478 r  d_fsr_reg[1][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.478    d_fsr_reg[1][3]_i_1_n_0
    SLICE_X33Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.592 r  d_fsr_reg[1][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.592    d_fsr_reg[1][7]_i_1_n_0
    SLICE_X33Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.706 r  d_fsr_reg[1][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.706    d_fsr_reg[1][11]_i_1_n_0
    SLICE_X33Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.820 r  d_fsr_reg[1][15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.820    d_fsr_reg[1][15]_i_1_n_0
    SLICE_X33Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.934 r  d_fsr_reg[1][19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.934    d_fsr_reg[1][19]_i_1_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.048 r  d_fsr_reg[1][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.048    d_fsr_reg[1][23]_i_1_n_0
    SLICE_X33Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.162 r  d_fsr_reg[1][27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.162    d_fsr_reg[1][27]_i_1_n_0
    SLICE_X33Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.496 r  d_fsr_reg[1][29]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.496    minusOp8_out[29]
    SLICE_X33Y48         FDRE                                         r  d_fsr_reg[1][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.921 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    15.801    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.892 r  clk_IBUF_BUFG_inst/O
                         net (fo=498, routed)         1.504    17.396    clk_IBUF_BUFG
    SLICE_X33Y48         FDRE                                         r  d_fsr_reg[1][29]/C
                         clock pessimism              0.391    17.788    
                         clock uncertainty           -0.035    17.752    
    SLICE_X33Y48         FDRE (Setup_fdre_C_D)        0.062    17.814    d_fsr_reg[1][29]
  -------------------------------------------------------------------
                         required time                         17.814    
                         arrival time                          -8.496    
  -------------------------------------------------------------------
                         slack                                  9.319    

Slack (MET) :             9.428ns  (required time - arrival time)
  Source:                 d_fs_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            d_fs_reg[1][25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (sys_clk_pin rise@12.500ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.073ns  (logic 1.962ns (63.843%)  route 1.111ns (36.157%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns = ( 17.393 - 12.500 ) 
    Source Clock Delay      (SCD):    5.344ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=498, routed)         1.675     5.344    clk_IBUF_BUFG
    SLICE_X32Y40         FDRE                                         r  d_fs_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y40         FDRE (Prop_fdre_C_Q)         0.478     5.822 r  d_fs_reg[0][6]/Q
                         net (fo=2, routed)           1.111     6.933    d_fs_reg[0][6]
    SLICE_X33Y34         LUT2 (Prop_lut2_I0_O)        0.296     7.229 r  d_fs[1][4]_i_3/O
                         net (fo=1, routed)           0.000     7.229    d_fs[1][4]_i_3_n_0
    SLICE_X33Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.627 r  d_fs_reg[1][4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.627    d_fs_reg[1][4]_i_1_n_0
    SLICE_X33Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.741 r  d_fs_reg[1][8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.741    d_fs_reg[1][8]_i_1_n_0
    SLICE_X33Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.855 r  d_fs_reg[1][12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.855    d_fs_reg[1][12]_i_1_n_0
    SLICE_X33Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.969 r  d_fs_reg[1][16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.969    d_fs_reg[1][16]_i_1_n_0
    SLICE_X33Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.083 r  d_fs_reg[1][20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.083    d_fs_reg[1][20]_i_1_n_0
    SLICE_X33Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.417 r  d_fs_reg[1][24]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.417    d_fs_reg[1][24]_i_1_n_6
    SLICE_X33Y39         FDRE                                         r  d_fs_reg[1][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.921 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    15.801    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.892 r  clk_IBUF_BUFG_inst/O
                         net (fo=498, routed)         1.501    17.393    clk_IBUF_BUFG
    SLICE_X33Y39         FDRE                                         r  d_fs_reg[1][25]/C
                         clock pessimism              0.425    17.819    
                         clock uncertainty           -0.035    17.783    
    SLICE_X33Y39         FDRE (Setup_fdre_C_D)        0.062    17.845    d_fs_reg[1][25]
  -------------------------------------------------------------------
                         required time                         17.845    
                         arrival time                          -8.417    
  -------------------------------------------------------------------
                         slack                                  9.428    

Slack (MET) :             9.428ns  (required time - arrival time)
  Source:                 d_fs_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            d_fs_reg[1][28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (sys_clk_pin rise@12.500ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.076ns  (logic 1.965ns (63.878%)  route 1.111ns (36.122%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns = ( 17.393 - 12.500 ) 
    Source Clock Delay      (SCD):    5.344ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=498, routed)         1.675     5.344    clk_IBUF_BUFG
    SLICE_X32Y40         FDRE                                         r  d_fs_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y40         FDRE (Prop_fdre_C_Q)         0.478     5.822 r  d_fs_reg[0][6]/Q
                         net (fo=2, routed)           1.111     6.933    d_fs_reg[0][6]
    SLICE_X33Y34         LUT2 (Prop_lut2_I0_O)        0.296     7.229 r  d_fs[1][4]_i_3/O
                         net (fo=1, routed)           0.000     7.229    d_fs[1][4]_i_3_n_0
    SLICE_X33Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.627 r  d_fs_reg[1][4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.627    d_fs_reg[1][4]_i_1_n_0
    SLICE_X33Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.741 r  d_fs_reg[1][8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.741    d_fs_reg[1][8]_i_1_n_0
    SLICE_X33Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.855 r  d_fs_reg[1][12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.855    d_fs_reg[1][12]_i_1_n_0
    SLICE_X33Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.969 r  d_fs_reg[1][16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.969    d_fs_reg[1][16]_i_1_n_0
    SLICE_X33Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.083 r  d_fs_reg[1][20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.083    d_fs_reg[1][20]_i_1_n_0
    SLICE_X33Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.197 r  d_fs_reg[1][24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.197    d_fs_reg[1][24]_i_1_n_0
    SLICE_X33Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.420 r  d_fs_reg[1][28]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.420    d_fs_reg[1][28]_i_1_n_7
    SLICE_X33Y40         FDRE                                         r  d_fs_reg[1][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.921 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    15.801    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.892 r  clk_IBUF_BUFG_inst/O
                         net (fo=498, routed)         1.501    17.393    clk_IBUF_BUFG
    SLICE_X33Y40         FDRE                                         r  d_fs_reg[1][28]/C
                         clock pessimism              0.428    17.822    
                         clock uncertainty           -0.035    17.786    
    SLICE_X33Y40         FDRE (Setup_fdre_C_D)        0.062    17.848    d_fs_reg[1][28]
  -------------------------------------------------------------------
                         required time                         17.848    
                         arrival time                          -8.420    
  -------------------------------------------------------------------
                         slack                                  9.428    

Slack (MET) :             9.430ns  (required time - arrival time)
  Source:                 d_fsr_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            d_fsr_reg[1][28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (sys_clk_pin rise@12.500ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.040ns  (logic 2.212ns (72.760%)  route 0.828ns (27.240%))
  Logic Levels:           9  (CARRY4=8 LUT2=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns = ( 17.396 - 12.500 ) 
    Source Clock Delay      (SCD):    5.345ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=498, routed)         1.676     5.345    clk_IBUF_BUFG
    SLICE_X34Y41         FDRE                                         r  d_fsr_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         FDRE (Prop_fdre_C_Q)         0.478     5.823 r  d_fsr_reg[0][0]/Q
                         net (fo=3, routed)           0.828     6.651    d_fsr_reg[0][0]
    SLICE_X33Y41         LUT2 (Prop_lut2_I0_O)        0.295     6.946 r  d_fsr[1][3]_i_5/O
                         net (fo=1, routed)           0.000     6.946    d_fsr[1][3]_i_5_n_0
    SLICE_X33Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.478 r  d_fsr_reg[1][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.478    d_fsr_reg[1][3]_i_1_n_0
    SLICE_X33Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.592 r  d_fsr_reg[1][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.592    d_fsr_reg[1][7]_i_1_n_0
    SLICE_X33Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.706 r  d_fsr_reg[1][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.706    d_fsr_reg[1][11]_i_1_n_0
    SLICE_X33Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.820 r  d_fsr_reg[1][15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.820    d_fsr_reg[1][15]_i_1_n_0
    SLICE_X33Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.934 r  d_fsr_reg[1][19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.934    d_fsr_reg[1][19]_i_1_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.048 r  d_fsr_reg[1][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.048    d_fsr_reg[1][23]_i_1_n_0
    SLICE_X33Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.162 r  d_fsr_reg[1][27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.162    d_fsr_reg[1][27]_i_1_n_0
    SLICE_X33Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.385 r  d_fsr_reg[1][29]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.385    minusOp8_out[28]
    SLICE_X33Y48         FDRE                                         r  d_fsr_reg[1][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.921 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    15.801    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.892 r  clk_IBUF_BUFG_inst/O
                         net (fo=498, routed)         1.504    17.396    clk_IBUF_BUFG
    SLICE_X33Y48         FDRE                                         r  d_fsr_reg[1][28]/C
                         clock pessimism              0.391    17.788    
                         clock uncertainty           -0.035    17.752    
    SLICE_X33Y48         FDRE (Setup_fdre_C_D)        0.062    17.814    d_fsr_reg[1][28]
  -------------------------------------------------------------------
                         required time                         17.814    
                         arrival time                          -8.385    
  -------------------------------------------------------------------
                         slack                                  9.430    

Slack (MET) :             9.433ns  (required time - arrival time)
  Source:                 d_fsr_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            d_fsr_reg[1][25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (sys_clk_pin rise@12.500ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.037ns  (logic 2.209ns (72.733%)  route 0.828ns (27.267%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns = ( 17.396 - 12.500 ) 
    Source Clock Delay      (SCD):    5.345ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=498, routed)         1.676     5.345    clk_IBUF_BUFG
    SLICE_X34Y41         FDRE                                         r  d_fsr_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         FDRE (Prop_fdre_C_Q)         0.478     5.823 r  d_fsr_reg[0][0]/Q
                         net (fo=3, routed)           0.828     6.651    d_fsr_reg[0][0]
    SLICE_X33Y41         LUT2 (Prop_lut2_I0_O)        0.295     6.946 r  d_fsr[1][3]_i_5/O
                         net (fo=1, routed)           0.000     6.946    d_fsr[1][3]_i_5_n_0
    SLICE_X33Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.478 r  d_fsr_reg[1][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.478    d_fsr_reg[1][3]_i_1_n_0
    SLICE_X33Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.592 r  d_fsr_reg[1][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.592    d_fsr_reg[1][7]_i_1_n_0
    SLICE_X33Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.706 r  d_fsr_reg[1][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.706    d_fsr_reg[1][11]_i_1_n_0
    SLICE_X33Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.820 r  d_fsr_reg[1][15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.820    d_fsr_reg[1][15]_i_1_n_0
    SLICE_X33Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.934 r  d_fsr_reg[1][19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.934    d_fsr_reg[1][19]_i_1_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.048 r  d_fsr_reg[1][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.048    d_fsr_reg[1][23]_i_1_n_0
    SLICE_X33Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.382 r  d_fsr_reg[1][27]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.382    minusOp8_out[25]
    SLICE_X33Y47         FDRE                                         r  d_fsr_reg[1][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.921 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    15.801    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.892 r  clk_IBUF_BUFG_inst/O
                         net (fo=498, routed)         1.504    17.396    clk_IBUF_BUFG
    SLICE_X33Y47         FDRE                                         r  d_fsr_reg[1][25]/C
                         clock pessimism              0.391    17.788    
                         clock uncertainty           -0.035    17.752    
    SLICE_X33Y47         FDRE (Setup_fdre_C_D)        0.062    17.814    d_fsr_reg[1][25]
  -------------------------------------------------------------------
                         required time                         17.814    
                         arrival time                          -8.382    
  -------------------------------------------------------------------
                         slack                                  9.433    

Slack (MET) :             9.433ns  (required time - arrival time)
  Source:                 d_fsr_reg[3][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            d_fsr_reg[4][29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (sys_clk_pin rise@12.500ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.034ns  (logic 2.210ns (72.832%)  route 0.824ns (27.168%))
  Logic Levels:           9  (CARRY4=8 LUT2=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.973ns = ( 17.472 - 12.500 ) 
    Source Clock Delay      (SCD):    5.423ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=498, routed)         1.754     5.423    clk_IBUF_BUFG
    SLICE_X38Y41         FDRE                                         r  d_fsr_reg[3][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.518     5.941 r  d_fsr_reg[3][1]/Q
                         net (fo=3, routed)           0.824     6.765    d_fsr_reg[3][1]
    SLICE_X41Y42         LUT2 (Prop_lut2_I0_O)        0.124     6.889 r  d_fsr[4][3]_i_4/O
                         net (fo=1, routed)           0.000     6.889    d_fsr[4][3]_i_4_n_0
    SLICE_X41Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.439 r  d_fsr_reg[4][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.439    d_fsr_reg[4][3]_i_1_n_0
    SLICE_X41Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.553 r  d_fsr_reg[4][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.553    d_fsr_reg[4][7]_i_1_n_0
    SLICE_X41Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.667 r  d_fsr_reg[4][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.667    d_fsr_reg[4][11]_i_1_n_0
    SLICE_X41Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.781 r  d_fsr_reg[4][15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.781    d_fsr_reg[4][15]_i_1_n_0
    SLICE_X41Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.895 r  d_fsr_reg[4][19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.895    d_fsr_reg[4][19]_i_1_n_0
    SLICE_X41Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.009 r  d_fsr_reg[4][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.009    d_fsr_reg[4][23]_i_1_n_0
    SLICE_X41Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.123 r  d_fsr_reg[4][27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.123    d_fsr_reg[4][27]_i_1_n_0
    SLICE_X41Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.457 r  d_fsr_reg[4][29]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.457    minusOp2_out[29]
    SLICE_X41Y49         FDRE                                         r  d_fsr_reg[4][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.921 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    15.801    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.892 r  clk_IBUF_BUFG_inst/O
                         net (fo=498, routed)         1.580    17.472    clk_IBUF_BUFG
    SLICE_X41Y49         FDRE                                         r  d_fsr_reg[4][29]/C
                         clock pessimism              0.391    17.864    
                         clock uncertainty           -0.035    17.828    
    SLICE_X41Y49         FDRE (Setup_fdre_C_D)        0.062    17.890    d_fsr_reg[4][29]
  -------------------------------------------------------------------
                         required time                         17.890    
                         arrival time                          -8.457    
  -------------------------------------------------------------------
                         slack                                  9.433    

Slack (MET) :             9.438ns  (required time - arrival time)
  Source:                 d_fs_reg[2][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            d_fs_reg[3][29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (sys_clk_pin rise@12.500ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.108ns  (logic 2.210ns (71.113%)  route 0.898ns (28.887%))
  Logic Levels:           9  (CARRY4=8 LUT2=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 17.472 - 12.500 ) 
    Source Clock Delay      (SCD):    5.344ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=498, routed)         1.675     5.344    clk_IBUF_BUFG
    SLICE_X32Y40         FDRE                                         r  d_fs_reg[2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y40         FDRE (Prop_fdre_C_Q)         0.518     5.862 r  d_fs_reg[2][1]/Q
                         net (fo=3, routed)           0.898     6.760    d_fs_reg[2][1]
    SLICE_X36Y40         LUT2 (Prop_lut2_I0_O)        0.124     6.884 r  d_fs[3][0]_i_4/O
                         net (fo=1, routed)           0.000     6.884    d_fs[3][0]_i_4_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.434 r  d_fs_reg[3][0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.434    d_fs_reg[3][0]_i_1_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.548 r  d_fs_reg[3][4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.548    d_fs_reg[3][4]_i_1_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.662 r  d_fs_reg[3][8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.662    d_fs_reg[3][8]_i_1_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.776 r  d_fs_reg[3][12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.776    d_fs_reg[3][12]_i_1_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.890 r  d_fs_reg[3][16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.890    d_fs_reg[3][16]_i_1_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.004 r  d_fs_reg[3][20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.004    d_fs_reg[3][20]_i_1_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.118 r  d_fs_reg[3][24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.118    d_fs_reg[3][24]_i_1_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.452 r  d_fs_reg[3][28]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.452    d_fs_reg[3][28]_i_1_n_6
    SLICE_X36Y47         FDRE                                         r  d_fs_reg[3][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.921 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    15.801    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.892 r  clk_IBUF_BUFG_inst/O
                         net (fo=498, routed)         1.579    17.471    clk_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  d_fs_reg[3][29]/C
                         clock pessimism              0.391    17.863    
                         clock uncertainty           -0.035    17.827    
    SLICE_X36Y47         FDRE (Setup_fdre_C_D)        0.062    17.889    d_fs_reg[3][29]
  -------------------------------------------------------------------
                         required time                         17.889    
                         arrival time                          -8.452    
  -------------------------------------------------------------------
                         slack                                  9.438    

Slack (MET) :             9.449ns  (required time - arrival time)
  Source:                 d_fs_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            d_fs_reg[1][27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (sys_clk_pin rise@12.500ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.052ns  (logic 1.941ns (63.594%)  route 1.111ns (36.406%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns = ( 17.393 - 12.500 ) 
    Source Clock Delay      (SCD):    5.344ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=498, routed)         1.675     5.344    clk_IBUF_BUFG
    SLICE_X32Y40         FDRE                                         r  d_fs_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y40         FDRE (Prop_fdre_C_Q)         0.478     5.822 r  d_fs_reg[0][6]/Q
                         net (fo=2, routed)           1.111     6.933    d_fs_reg[0][6]
    SLICE_X33Y34         LUT2 (Prop_lut2_I0_O)        0.296     7.229 r  d_fs[1][4]_i_3/O
                         net (fo=1, routed)           0.000     7.229    d_fs[1][4]_i_3_n_0
    SLICE_X33Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.627 r  d_fs_reg[1][4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.627    d_fs_reg[1][4]_i_1_n_0
    SLICE_X33Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.741 r  d_fs_reg[1][8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.741    d_fs_reg[1][8]_i_1_n_0
    SLICE_X33Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.855 r  d_fs_reg[1][12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.855    d_fs_reg[1][12]_i_1_n_0
    SLICE_X33Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.969 r  d_fs_reg[1][16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.969    d_fs_reg[1][16]_i_1_n_0
    SLICE_X33Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.083 r  d_fs_reg[1][20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.083    d_fs_reg[1][20]_i_1_n_0
    SLICE_X33Y39         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.396 r  d_fs_reg[1][24]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.396    d_fs_reg[1][24]_i_1_n_4
    SLICE_X33Y39         FDRE                                         r  d_fs_reg[1][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.921 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    15.801    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.892 r  clk_IBUF_BUFG_inst/O
                         net (fo=498, routed)         1.501    17.393    clk_IBUF_BUFG
    SLICE_X33Y39         FDRE                                         r  d_fs_reg[1][27]/C
                         clock pessimism              0.425    17.819    
                         clock uncertainty           -0.035    17.783    
    SLICE_X33Y39         FDRE (Setup_fdre_C_D)        0.062    17.845    d_fs_reg[1][27]
  -------------------------------------------------------------------
                         required time                         17.845    
                         arrival time                          -8.396    
  -------------------------------------------------------------------
                         slack                                  9.449    

Slack (MET) :             9.454ns  (required time - arrival time)
  Source:                 d_fsr_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            d_fsr_reg[1][27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (sys_clk_pin rise@12.500ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.016ns  (logic 2.188ns (72.543%)  route 0.828ns (27.456%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns = ( 17.396 - 12.500 ) 
    Source Clock Delay      (SCD):    5.345ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=498, routed)         1.676     5.345    clk_IBUF_BUFG
    SLICE_X34Y41         FDRE                                         r  d_fsr_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         FDRE (Prop_fdre_C_Q)         0.478     5.823 r  d_fsr_reg[0][0]/Q
                         net (fo=3, routed)           0.828     6.651    d_fsr_reg[0][0]
    SLICE_X33Y41         LUT2 (Prop_lut2_I0_O)        0.295     6.946 r  d_fsr[1][3]_i_5/O
                         net (fo=1, routed)           0.000     6.946    d_fsr[1][3]_i_5_n_0
    SLICE_X33Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.478 r  d_fsr_reg[1][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.478    d_fsr_reg[1][3]_i_1_n_0
    SLICE_X33Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.592 r  d_fsr_reg[1][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.592    d_fsr_reg[1][7]_i_1_n_0
    SLICE_X33Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.706 r  d_fsr_reg[1][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.706    d_fsr_reg[1][11]_i_1_n_0
    SLICE_X33Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.820 r  d_fsr_reg[1][15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.820    d_fsr_reg[1][15]_i_1_n_0
    SLICE_X33Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.934 r  d_fsr_reg[1][19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.934    d_fsr_reg[1][19]_i_1_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.048 r  d_fsr_reg[1][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.048    d_fsr_reg[1][23]_i_1_n_0
    SLICE_X33Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.361 r  d_fsr_reg[1][27]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.361    minusOp8_out[27]
    SLICE_X33Y47         FDRE                                         r  d_fsr_reg[1][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.921 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    15.801    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.892 r  clk_IBUF_BUFG_inst/O
                         net (fo=498, routed)         1.504    17.396    clk_IBUF_BUFG
    SLICE_X33Y47         FDRE                                         r  d_fsr_reg[1][27]/C
                         clock pessimism              0.391    17.788    
                         clock uncertainty           -0.035    17.752    
    SLICE_X33Y47         FDRE (Setup_fdre_C_D)        0.062    17.814    d_fsr_reg[1][27]
  -------------------------------------------------------------------
                         required time                         17.814    
                         arrival time                          -8.361    
  -------------------------------------------------------------------
                         slack                                  9.454    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 m1_reg[3][11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            d_fsr_reg[3][11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.250ns (82.753%)  route 0.052ns (17.247%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=498, routed)         0.592     1.504    clk_IBUF_BUFG
    SLICE_X39Y43         FDRE                                         r  m1_reg[3][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y43         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  m1_reg[3][11]/Q
                         net (fo=1, routed)           0.052     1.697    m1_reg[3][11]
    SLICE_X38Y43         LUT2 (Prop_lut2_I1_O)        0.045     1.742 r  d_fsr[3][11]_i_2/O
                         net (fo=1, routed)           0.000     1.742    d_fsr[3][11]_i_2_n_0
    SLICE_X38Y43         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.806 r  d_fsr_reg[3][11]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.806    minusOp4_out[11]
    SLICE_X38Y43         FDRE                                         r  d_fsr_reg[3][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=498, routed)         0.861     2.020    clk_IBUF_BUFG
    SLICE_X38Y43         FDRE                                         r  d_fsr_reg[3][11]/C
                         clock pessimism             -0.503     1.517    
    SLICE_X38Y43         FDRE (Hold_fdre_C_D)         0.134     1.651    d_fsr_reg[3][11]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 m1_reg[3][8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            d_fsr_reg[3][8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.256ns (82.024%)  route 0.056ns (17.976%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=498, routed)         0.592     1.504    clk_IBUF_BUFG
    SLICE_X39Y43         FDRE                                         r  m1_reg[3][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y43         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  m1_reg[3][8]/Q
                         net (fo=1, routed)           0.056     1.701    m1_reg[3][8]
    SLICE_X38Y43         LUT2 (Prop_lut2_I1_O)        0.045     1.746 r  d_fsr[3][11]_i_5/O
                         net (fo=1, routed)           0.000     1.746    d_fsr[3][11]_i_5_n_0
    SLICE_X38Y43         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.816 r  d_fsr_reg[3][11]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.816    minusOp4_out[8]
    SLICE_X38Y43         FDRE                                         r  d_fsr_reg[3][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=498, routed)         0.861     2.020    clk_IBUF_BUFG
    SLICE_X38Y43         FDRE                                         r  d_fsr_reg[3][8]/C
                         clock pessimism             -0.503     1.517    
    SLICE_X38Y43         FDRE (Hold_fdre_C_D)         0.134     1.651    d_fsr_reg[3][8]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 d_fs_reg[5][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            d_fsr_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.164ns (70.995%)  route 0.067ns (29.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=498, routed)         0.564     1.476    clk_IBUF_BUFG
    SLICE_X34Y40         FDRE                                         r  d_fs_reg[5][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y40         FDRE (Prop_fdre_C_Q)         0.164     1.640 r  d_fs_reg[5][2]/Q
                         net (fo=2, routed)           0.067     1.707    d_fs_reg[5][2]
    SLICE_X34Y40         FDRE                                         r  d_fsr_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=498, routed)         0.833     1.992    clk_IBUF_BUFG
    SLICE_X34Y40         FDRE                                         r  d_fsr_reg[0][2]/C
                         clock pessimism             -0.516     1.476    
    SLICE_X34Y40         FDRE (Hold_fdre_C_D)         0.064     1.540    d_fsr_reg[0][2]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.707    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 d_fs_reg[5][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            d_fsr_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.164ns (70.995%)  route 0.067ns (29.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=498, routed)         0.564     1.476    clk_IBUF_BUFG
    SLICE_X34Y40         FDRE                                         r  d_fs_reg[5][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y40         FDRE (Prop_fdre_C_Q)         0.164     1.640 r  d_fs_reg[5][3]/Q
                         net (fo=2, routed)           0.067     1.707    d_fs_reg[5][3]
    SLICE_X34Y40         FDRE                                         r  d_fsr_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=498, routed)         0.833     1.992    clk_IBUF_BUFG
    SLICE_X34Y40         FDRE                                         r  d_fsr_reg[0][3]/C
                         clock pessimism             -0.516     1.476    
    SLICE_X34Y40         FDRE (Hold_fdre_C_D)         0.064     1.540    d_fsr_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.707    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 d_fs_reg[5][7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            d_fsr_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.164ns (70.995%)  route 0.067ns (29.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=498, routed)         0.564     1.476    clk_IBUF_BUFG
    SLICE_X34Y41         FDRE                                         r  d_fs_reg[5][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         FDRE (Prop_fdre_C_Q)         0.164     1.640 r  d_fs_reg[5][7]/Q
                         net (fo=2, routed)           0.067     1.707    d_fs_reg[5][7]
    SLICE_X34Y41         FDRE                                         r  d_fsr_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=498, routed)         0.833     1.992    clk_IBUF_BUFG
    SLICE_X34Y41         FDRE                                         r  d_fsr_reg[0][7]/C
                         clock pessimism             -0.516     1.476    
    SLICE_X34Y41         FDRE (Hold_fdre_C_D)         0.064     1.540    d_fsr_reg[0][7]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.707    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 d_fsr_reg[2][11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            m1_reg[3][11]/D
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Mar  5 12:17:54 2025
| Host         : Nainika running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file cic_timing_summary_routed.rpt -pb cic_timing_summary_routed.pb -rpx cic_timing_summary_routed.rpx -warn_on_violation
| Design       : cic
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  51          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (21)
6. checking no_output_delay (30)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (21)
-------------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (30)
--------------------------------
 There are 30 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      9.317        0.000                      0                  480        0.155        0.000                      0                  480        5.750        0.000                       0                   499  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 6.250}      12.500          80.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         9.317        0.000                      0                  480        0.155        0.000                      0                  480        5.750        0.000                       0                   499  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        9.317ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.155ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.317ns  (required time - arrival time)
  Source:                 d_fs_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            d_fs_reg[1][29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (sys_clk_pin rise@12.500ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.187ns  (logic 2.076ns (65.136%)  route 1.111ns (34.864%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns = ( 17.393 - 12.500 ) 
    Source Clock Delay      (SCD):    5.344ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=498, routed)         1.675     5.344    clk_IBUF_BUFG
    SLICE_X32Y40         FDRE                                         r  d_fs_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y40         FDRE (Prop_fdre_C_Q)         0.478     5.822 r  d_fs_reg[0][6]/Q
                         net (fo=2, routed)           1.111     6.933    d_fs_reg[0][6]
    SLICE_X33Y34         LUT2 (Prop_lut2_I0_O)        0.296     7.229 r  d_fs[1][4]_i_3/O
                         net (fo=1, routed)           0.000     7.229    d_fs[1][4]_i_3_n_0
    SLICE_X33Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.627 r  d_fs_reg[1][4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.627    d_fs_reg[1][4]_i_1_n_0
    SLICE_X33Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.741 r  d_fs_reg[1][8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.741    d_fs_reg[1][8]_i_1_n_0
    SLICE_X33Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.855 r  d_fs_reg[1][12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.855    d_fs_reg[1][12]_i_1_n_0
    SLICE_X33Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.969 r  d_fs_reg[1][16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.969    d_fs_reg[1][16]_i_1_n_0
    SLICE_X33Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.083 r  d_fs_reg[1][20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.083    d_fs_reg[1][20]_i_1_n_0
    SLICE_X33Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.197 r  d_fs_reg[1][24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.197    d_fs_reg[1][24]_i_1_n_0
    SLICE_X33Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.531 r  d_fs_reg[1][28]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.531    d_fs_reg[1][28]_i_1_n_6
    SLICE_X33Y40         FDRE                                         r  d_fs_reg[1][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.921 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    15.801    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.892 r  clk_IBUF_BUFG_inst/O
                         net (fo=498, routed)         1.501    17.393    clk_IBUF_BUFG
    SLICE_X33Y40         FDRE                                         r  d_fs_reg[1][29]/C
                         clock pessimism              0.428    17.822    
                         clock uncertainty           -0.035    17.786    
    SLICE_X33Y40         FDRE (Setup_fdre_C_D)        0.062    17.848    d_fs_reg[1][29]
  -------------------------------------------------------------------
                         required time                         17.848    
                         arrival time                          -8.531    
  -------------------------------------------------------------------
                         slack                                  9.317    

Slack (MET) :             9.319ns  (required time - arrival time)
  Source:                 d_fsr_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            d_fsr_reg[1][29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (sys_clk_pin rise@12.500ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.151ns  (logic 2.323ns (73.720%)  route 0.828ns (26.280%))
  Logic Levels:           9  (CARRY4=8 LUT2=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns = ( 17.396 - 12.500 ) 
    Source Clock Delay      (SCD):    5.345ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=498, routed)         1.676     5.345    clk_IBUF_BUFG
    SLICE_X34Y41         FDRE                                         r  d_fsr_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         FDRE (Prop_fdre_C_Q)         0.478     5.823 r  d_fsr_reg[0][0]/Q
                         net (fo=3, routed)           0.828     6.651    d_fsr_reg[0][0]
    SLICE_X33Y41         LUT2 (Prop_lut2_I0_O)        0.295     6.946 r  d_fsr[1][3]_i_5/O
                         net (fo=1, routed)           0.000     6.946    d_fsr[1][3]_i_5_n_0
    SLICE_X33Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.478 r  d_fsr_reg[1][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.478    d_fsr_reg[1][3]_i_1_n_0
    SLICE_X33Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.592 r  d_fsr_reg[1][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.592    d_fsr_reg[1][7]_i_1_n_0
    SLICE_X33Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.706 r  d_fsr_reg[1][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.706    d_fsr_reg[1][11]_i_1_n_0
    SLICE_X33Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.820 r  d_fsr_reg[1][15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.820    d_fsr_reg[1][15]_i_1_n_0
    SLICE_X33Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.934 r  d_fsr_reg[1][19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.934    d_fsr_reg[1][19]_i_1_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.048 r  d_fsr_reg[1][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.048    d_fsr_reg[1][23]_i_1_n_0
    SLICE_X33Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.162 r  d_fsr_reg[1][27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.162    d_fsr_reg[1][27]_i_1_n_0
    SLICE_X33Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.496 r  d_fsr_reg[1][29]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.496    minusOp8_out[29]
    SLICE_X33Y48         FDRE                                         r  d_fsr_reg[1][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.921 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    15.801    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.892 r  clk_IBUF_BUFG_inst/O
                         net (fo=498, routed)         1.504    17.396    clk_IBUF_BUFG
    SLICE_X33Y48         FDRE                                         r  d_fsr_reg[1][29]/C
                         clock pessimism              0.391    17.788    
                         clock uncertainty           -0.035    17.752    
    SLICE_X33Y48         FDRE (Setup_fdre_C_D)        0.062    17.814    d_fsr_reg[1][29]
  -------------------------------------------------------------------
                         required time                         17.814    
                         arrival time                          -8.496    
  -------------------------------------------------------------------
                         slack                                  9.319    

Slack (MET) :             9.428ns  (required time - arrival time)
  Source:                 d_fs_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            d_fs_reg[1][25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (sys_clk_pin rise@12.500ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.073ns  (logic 1.962ns (63.843%)  route 1.111ns (36.157%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns = ( 17.393 - 12.500 ) 
    Source Clock Delay      (SCD):    5.344ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=498, routed)         1.675     5.344    clk_IBUF_BUFG
    SLICE_X32Y40         FDRE                                         r  d_fs_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y40         FDRE (Prop_fdre_C_Q)         0.478     5.822 r  d_fs_reg[0][6]/Q
                         net (fo=2, routed)           1.111     6.933    d_fs_reg[0][6]
    SLICE_X33Y34         LUT2 (Prop_lut2_I0_O)        0.296     7.229 r  d_fs[1][4]_i_3/O
                         net (fo=1, routed)           0.000     7.229    d_fs[1][4]_i_3_n_0
    SLICE_X33Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.627 r  d_fs_reg[1][4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.627    d_fs_reg[1][4]_i_1_n_0
    SLICE_X33Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.741 r  d_fs_reg[1][8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.741    d_fs_reg[1][8]_i_1_n_0
    SLICE_X33Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.855 r  d_fs_reg[1][12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.855    d_fs_reg[1][12]_i_1_n_0
    SLICE_X33Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.969 r  d_fs_reg[1][16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.969    d_fs_reg[1][16]_i_1_n_0
    SLICE_X33Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.083 r  d_fs_reg[1][20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.083    d_fs_reg[1][20]_i_1_n_0
    SLICE_X33Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.417 r  d_fs_reg[1][24]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.417    d_fs_reg[1][24]_i_1_n_6
    SLICE_X33Y39         FDRE                                         r  d_fs_reg[1][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     12.500    12.500 r  
