/*
 * Copyright (C) 2013 Spreadtrum Communications Inc.
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of the GNU General Public License
 * as published by the Free Software Foundation; either version 2
 * of the License, or (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 *************************************************
 * Automatically generated C header: do not edit *
 *************************************************
 */

#ifndef __SCI_GLB_REGS_H__
#error  "Don't include this file directly, Pls include sci_glb_regs.h"
#endif


#ifndef __H_REGS_APB_IF_HEADFILE_H__
#define __H_REGS_APB_IF_HEADFILE_H__ __FILE__

#define	REGS_APB_IF

/* registers definitions for APB_IF */
#define ANA_REG_GLB_ARM_MODULE_EN                  SCI_ADDR(REGS_ANA_APB_IF_BASE, 0x0000)
#define ANA_REG_GLB_ARM_CLK_EN                     SCI_ADDR(REGS_ANA_APB_IF_BASE, 0x0004)
#define ANA_REG_GLB_RTC_CLK_EN                     SCI_ADDR(REGS_ANA_APB_IF_BASE, 0x0008)
#define ANA_REG_GLB_ARM_RST                        SCI_ADDR(REGS_ANA_APB_IF_BASE, 0x000C)
#define ANA_REG_GLB_LDO_DCDC_PD                    SCI_ADDR(REGS_ANA_APB_IF_BASE, 0x0010)
#define ANA_REG_GLB_LDO_PD_CTRL                    SCI_ADDR(REGS_ANA_APB_IF_BASE, 0x0014)
#define ANA_REG_GLB_LDO_V_CTRL0                    SCI_ADDR(REGS_ANA_APB_IF_BASE, 0x0018)
#define ANA_REG_GLB_LDO_V_CTRL1                    SCI_ADDR(REGS_ANA_APB_IF_BASE, 0x001C)
#define ANA_REG_GLB_LDO_V_CTRL2                    SCI_ADDR(REGS_ANA_APB_IF_BASE, 0x0020)
#define ANA_REG_GLB_LDO_V_CTRL3                    SCI_ADDR(REGS_ANA_APB_IF_BASE, 0x0024)
#define ANA_REG_GLB_LDO_V_CTRL4                    SCI_ADDR(REGS_ANA_APB_IF_BASE, 0x0028)
#define ANA_REG_GLB_LDO_V_CTRL5                    SCI_ADDR(REGS_ANA_APB_IF_BASE, 0x002C)
#define ANA_REG_GLB_LDO_V_CTRL6                    SCI_ADDR(REGS_ANA_APB_IF_BASE, 0x0030)
#define ANA_REG_GLB_LDO_V_CTRL7                    SCI_ADDR(REGS_ANA_APB_IF_BASE, 0x0034)
#define ANA_REG_GLB_LDO_V_CTRL8                    SCI_ADDR(REGS_ANA_APB_IF_BASE, 0x0038)
#define ANA_REG_GLB_LDO_V_CTRL9                    SCI_ADDR(REGS_ANA_APB_IF_BASE, 0x003C)
#define ANA_REG_GLB_LDO_V_CTRL10                   SCI_ADDR(REGS_ANA_APB_IF_BASE, 0x0040)
#define ANA_REG_GLB_LDO_LP_CTRL                    SCI_ADDR(REGS_ANA_APB_IF_BASE, 0x0044)
#define ANA_REG_GLB_DCDC_CTRL0                     SCI_ADDR(REGS_ANA_APB_IF_BASE, 0x0048)
#define ANA_REG_GLB_DCDC_CTRL1                     SCI_ADDR(REGS_ANA_APB_IF_BASE, 0x004C)
#define ANA_REG_GLB_DCDC_CTRL2                     SCI_ADDR(REGS_ANA_APB_IF_BASE, 0x0050)
#define ANA_REG_GLB_DCDC_CTRL3                     SCI_ADDR(REGS_ANA_APB_IF_BASE, 0x0054)
#define ANA_REG_GLB_DCDC_CTRL4                     SCI_ADDR(REGS_ANA_APB_IF_BASE, 0x0058)
#define ANA_REG_GLB_DCDC_CTRL5                     SCI_ADDR(REGS_ANA_APB_IF_BASE, 0x005C)
#define ANA_REG_GLB_DCDC_CTRL6                     SCI_ADDR(REGS_ANA_APB_IF_BASE, 0x0060)
#define ANA_REG_GLB_DCDC_CTRL7                     SCI_ADDR(REGS_ANA_APB_IF_BASE, 0x0064)
#define ANA_REG_GLB_DCDC_CTRL8                     SCI_ADDR(REGS_ANA_APB_IF_BASE, 0x0068)
#define ANA_REG_GLB_DCDC_CTRL9                     SCI_ADDR(REGS_ANA_APB_IF_BASE, 0x006C)
#define ANA_REG_GLB_DCDC_CTRL10                    SCI_ADDR(REGS_ANA_APB_IF_BASE, 0x0070)
#define ANA_REG_GLB_SLP_WAIT_DCDCARM               SCI_ADDR(REGS_ANA_APB_IF_BASE, 0x0074)
#define ANA_REG_GLB_PWR_SLP_CTRL0                  SCI_ADDR(REGS_ANA_APB_IF_BASE, 0x0078)
#define ANA_REG_GLB_PWR_SLP_CTRL1                  SCI_ADDR(REGS_ANA_APB_IF_BASE, 0x007C)
#define ANA_REG_GLB_PWR_SLP_CTRL2                  SCI_ADDR(REGS_ANA_APB_IF_BASE, 0x0080)
#define ANA_REG_GLB_PWR_SLP_CTRL3                  SCI_ADDR(REGS_ANA_APB_IF_BASE, 0x0084)
#define ANA_REG_GLB_AUD_SLP_CTRL                   SCI_ADDR(REGS_ANA_APB_IF_BASE, 0x0088)
#define ANA_REG_GLB_DCDC_SLP_CTRL0                 SCI_ADDR(REGS_ANA_APB_IF_BASE, 0x008C)
#define ANA_REG_GLB_DCDC_SLP_CTRL1                 SCI_ADDR(REGS_ANA_APB_IF_BASE, 0x0090)
#define ANA_REG_GLB_DCDC_SLP_CTRL2                 SCI_ADDR(REGS_ANA_APB_IF_BASE, 0x0094)
#define ANA_REG_GLB_DCDC_SLP_CTRL3                 SCI_ADDR(REGS_ANA_APB_IF_BASE, 0x0098)
#define ANA_REG_GLB_PWR_XTL_EN0                    SCI_ADDR(REGS_ANA_APB_IF_BASE, 0x009C)
#define ANA_REG_GLB_PWR_XTL_EN1                    SCI_ADDR(REGS_ANA_APB_IF_BASE, 0x00A0)
#define ANA_REG_GLB_PWR_XTL_EN2                    SCI_ADDR(REGS_ANA_APB_IF_BASE, 0x00A4)
#define ANA_REG_GLB_PWR_XTL_EN3                    SCI_ADDR(REGS_ANA_APB_IF_BASE, 0x00A8)
#define ANA_REG_GLB_PWR_XTL_EN4                    SCI_ADDR(REGS_ANA_APB_IF_BASE, 0x00AC)
#define ANA_REG_GLB_RTC_CTRL                       SCI_ADDR(REGS_ANA_APB_IF_BASE, 0x00B0)
#define ANA_REG_GLB_32KLESS_CTRL0                  SCI_ADDR(REGS_ANA_APB_IF_BASE, 0x00B4)
#define ANA_REG_GLB_32KLESS_CTRL1                  SCI_ADDR(REGS_ANA_APB_IF_BASE, 0x00B8)
#define ANA_REG_GLB_32KLESS_CTRL2                  SCI_ADDR(REGS_ANA_APB_IF_BASE, 0x00BC)
#define ANA_REG_GLB_32KLESS_CTRL3                  SCI_ADDR(REGS_ANA_APB_IF_BASE, 0x00C0)
#define ANA_REG_GLB_AUXAD_CTL                      SCI_ADDR(REGS_ANA_APB_IF_BASE, 0x00C4)
#define ANA_REG_GLB_DDR2_CTRL                      SCI_ADDR(REGS_ANA_APB_IF_BASE, 0x00C8)
#define ANA_REG_GLB_XTL_WAIT_CTRL                  SCI_ADDR(REGS_ANA_APB_IF_BASE, 0x00CC)
#define ANA_REG_GLB_FLASH_CTRL                     SCI_ADDR(REGS_ANA_APB_IF_BASE, 0x00D0)
#define ANA_REG_GLB_WHTLED_CTRL0                   SCI_ADDR(REGS_ANA_APB_IF_BASE, 0x00D4)
#define ANA_REG_GLB_WHTLED_CTRL1                   SCI_ADDR(REGS_ANA_APB_IF_BASE, 0x00D8)
#define ANA_REG_GLB_WHTLED_CTRL2                   SCI_ADDR(REGS_ANA_APB_IF_BASE, 0x00DC)
#define ANA_REG_GLB_KPLED_CTRL                     SCI_ADDR(REGS_ANA_APB_IF_BASE, 0x00E0)
#define ANA_REG_GLB_VIBR_CTRL0                     SCI_ADDR(REGS_ANA_APB_IF_BASE, 0x00E4)
#define ANA_REG_GLB_VIBR_CTRL1                     SCI_ADDR(REGS_ANA_APB_IF_BASE, 0x00E8)
#define ANA_REG_GLB_VIBR_CTRL2                     SCI_ADDR(REGS_ANA_APB_IF_BASE, 0x00EC)
#define ANA_REG_GLB_VIBR_WR_PROT_VALUE             SCI_ADDR(REGS_ANA_APB_IF_BASE, 0x00F0)
#define ANA_REG_GLB_AUDIO_CTRL0                    SCI_ADDR(REGS_ANA_APB_IF_BASE, 0x00F4)
#define ANA_REG_GLB_AUDIO_CTRL1                    SCI_ADDR(REGS_ANA_APB_IF_BASE, 0x00F8)
#define ANA_REG_GLB_CHGR_CTRL0                     SCI_ADDR(REGS_ANA_APB_IF_BASE, 0x00FC)
#define ANA_REG_GLB_CHGR_CTRL1                     SCI_ADDR(REGS_ANA_APB_IF_BASE, 0x0100)
#define ANA_REG_GLB_CHGR_CTRL2                     SCI_ADDR(REGS_ANA_APB_IF_BASE, 0x0104)
#define ANA_REG_GLB_CHGR_DET_FGU_CTRL              SCI_ADDR(REGS_ANA_APB_IF_BASE, 0x0108)
#define ANA_REG_GLB_CHGR_STATUS                    SCI_ADDR(REGS_ANA_APB_IF_BASE, 0x010C)
#define ANA_REG_GLB_MIXED_CTRL                     SCI_ADDR(REGS_ANA_APB_IF_BASE, 0x0110)
#define ANA_REG_GLB_SWRST_CTRL                     SCI_ADDR(REGS_ANA_APB_IF_BASE, 0x0114)
#define ANA_REG_GLB_POR_RST_MONITOR                SCI_ADDR(REGS_ANA_APB_IF_BASE, 0x0118)
#define ANA_REG_GLB_WDG_RST_MONITOR                SCI_ADDR(REGS_ANA_APB_IF_BASE, 0x011C)
#define ANA_REG_GLB_POR_PIN_RST_MONITOR            SCI_ADDR(REGS_ANA_APB_IF_BASE, 0x0120)
#define ANA_REG_GLB_POR_SRC_FLAG                   SCI_ADDR(REGS_ANA_APB_IF_BASE, 0x0124)
#define ANA_REG_GLB_POR_7S_CTRL                    SCI_ADDR(REGS_ANA_APB_IF_BASE, 0x0128)
#define ANA_REG_GLB_INT_GPI_DEBUG                  SCI_ADDR(REGS_ANA_APB_IF_BASE, 0x012C)
#define ANA_REG_GLB_HWRST_RTC                      SCI_ADDR(REGS_ANA_APB_IF_BASE, 0x0130)
#define ANA_REG_GLB_CHIP_ID_LOW                    SCI_ADDR(REGS_ANA_APB_IF_BASE, 0x0134)
#define ANA_REG_GLB_CHIP_ID_HIGH                   SCI_ADDR(REGS_ANA_APB_IF_BASE, 0x0138)
#define ANA_REG_GLB_ARM_MF_REG                     SCI_ADDR(REGS_ANA_APB_IF_BASE, 0x013C)
#define ANA_REG_GLB_ARCH_EN                        SCI_ADDR(REGS_ANA_APB_IF_BASE, 0x0140)
#define ANA_REG_GLB_MCU_WR_PROT_VALUE              SCI_ADDR(REGS_ANA_APB_IF_BASE, 0x0144)
#define ANA_REG_GLB_PWR_WR_PROT_VALUE              SCI_ADDR(REGS_ANA_APB_IF_BASE, 0x0148)
#define ANA_REG_GLB_BA_CTRL0                       SCI_ADDR(REGS_ANA_APB_IF_BASE, 0x014C)
#define ANA_REG_GLB_BA_CTRL1                       SCI_ADDR(REGS_ANA_APB_IF_BASE, 0x0150)
#define ANA_REG_GLB_BA_CTRL2                       SCI_ADDR(REGS_ANA_APB_IF_BASE, 0x0154)
#define ANA_REG_GLB_BA_CTRL3                       SCI_ADDR(REGS_ANA_APB_IF_BASE, 0x0158)
#define ANA_REG_GLB_DCDC_CORE_ADI                  SCI_ADDR(REGS_ANA_APB_IF_BASE, 0x0160)
#define ANA_REG_GLB_DCDC_ARM_ADI                   SCI_ADDR(REGS_ANA_APB_IF_BASE, 0x0164)
#define ANA_REG_GLB_DCDC_MEM_ADI                   SCI_ADDR(REGS_ANA_APB_IF_BASE, 0x0168)
#define ANA_REG_GLB_DCDC_GEN_ADI                   SCI_ADDR(REGS_ANA_APB_IF_BASE, 0x016C)
#define ANA_REG_GLB_DCDC_WPA_ADI                   SCI_ADDR(REGS_ANA_APB_IF_BASE, 0x0174)
#define ANA_REG_GLB_DCDC_WPA_DCM_ADI               SCI_ADDR(REGS_ANA_APB_IF_BASE, 0x017C)



/* bits definitions for register REG_APB_IF_ARM_MODULE_EN */
#define BIT_ANA_THM_EN                                    ( BIT(12) )
#define BIT_ANA_TPC_EN                                    ( BIT(10) )
#define BIT_ANA_PINREG_EN                                 ( BIT(9) )
#define BIT_ANA_FGU_EN                                    ( BIT(8) )
#define BIT_ANA_ADC_EN                                    ( BIT(6) )
#define BIT_ANA_HDT_EN                                    ( BIT(5) )
#define BIT_ANA_AUD_EN                                    ( BIT(4) )
#define BIT_ANA_EIC_EN                                    ( BIT(3) )
#define BIT_ANA_WDG_EN                                    ( BIT(2) )
#define BIT_ANA_RTC_EN                                    ( BIT(1) )
#define BIT_ANA_CAL_EN                                    ( BIT(0) )

/* bits definitions for register REG_APB_IF_ARM_CLK_EN */
#define BIT_CLK_AUXAD_EN                              ( BIT(9) )
#define BIT_CLK_AUXADC_EN                             ( BIT(8) )
#define BITS_CLK_CAL_SRC_SEL(_X_)                     ( (_X_) << 6 & (BIT(6)|BIT(7)) )
#define BIT_CLK_CAL_EN                                ( BIT(5) )
#define BIT_CLK_AUD_HID_EN                            ( BIT(4) )
#define BIT_CLK_AUD_HBD_EN                            ( BIT(3) )
#define BIT_CLK_AUD_LOOP_EN                           ( BIT(2) )
#define BIT_CLK_AUD_6P5M_EN                           ( BIT(1) )
#define BIT_CLK_AUDIF_EN                              ( BIT(0) )

/* bits definitions for register REG_APB_IF_RTC_CLK_EN */
#define BIT_RTC_FLASH_EN                              ( BIT(12) )
#define BIT_RTC_THMA_AUTO_EN                          ( BIT(12) )
#define BIT_RTC_THMA_EN                               ( BIT(11) )
#define BIT_RTC_THM_EN                                ( BIT(10) )
#define BIT_RTC_TPC_EN                                ( BIT(8) )
#define BIT_RTC_FGU_EN                                ( BIT(7) )
#define BIT_RTC_FGUA_EN                               ( BIT(6) )
#define BIT_RTC_VIBR_EN                               ( BIT(5) )
#define BIT_RTC_AUD_EN                                ( BIT(4) )
#define BIT_RTC_EIC_EN                                ( BIT(3) )
#define BIT_RTC_WDG_EN                                ( BIT(2) )
#define BIT_RTC_RTC_EN                                ( BIT(1) )
#define BIT_RTC_ARCH_EN                               ( BIT(0) )

/* bits definitions for register REG_APB_IF_ARM_RST */
#define BIT_ANA_TPC_SOFT_RST                              ( BIT(13) )
#define BIT_ANA_AUD_32K_SOFT_RST                          ( BIT(12) )
#define BIT_ANA_AUDTX_SOFT_RST                            ( BIT(11) )
#define BIT_ANA_AUDRX_SOFT_RST                            ( BIT(10) )
#define BIT_ANA_AUD_SOFT_RST                              ( BIT(9) )
#define BIT_ANA_AUD_HDT_SOFT_RST                          ( BIT(8) )
#define BIT_ANA_ADC_SOFT_RST                              ( BIT(6) )
#define BIT_ANA_PWM0_SOFT_RST                             ( BIT(5) )
#define BIT_ANA_FGU_SOFT_RST                              ( BIT(4) )
#define BIT_ANA_EIC_SOFT_RST                              ( BIT(3) )
#define BIT_ANA_WDG_SOFT_RST                              ( BIT(2) )
#define BIT_ANA_RTC_SOFT_RST                              ( BIT(1) )
#define BIT_ANA_CAL_SOFT_RST                              ( BIT(0) )

/* bits definitions for register REG_APB_IF_LDO_DCDC_PD */
#define BIT_DCDC_TOP_CLKF_EN                          ( BIT(14) )
#define BIT_DCDC_TOP_OSC_EN                           ( BIT(13) )
#define BIT_DCDC_GEN_PD                               ( BIT(12) )
#define BIT_DCDC_MEM_PD                               ( BIT(11) )
#define BIT_DCDC_ARM_PD                               ( BIT(10) )
#define BIT_DCDC_CORE_PD                              ( BIT(9) )
#define BIT_LDO_RF0_PD                                ( BIT(8) )
#define BIT_LDO_EMMCCORE_PD                           ( BIT(7) )
#define BIT_LDO_EMMCIO_PD                             ( BIT(6) )
#define BIT_LDO_DCXO_PD                               ( BIT(5) )
#define BIT_LDO_CON_PD                                ( BIT(4) )
#define BIT_LDO_VDD25_PD                              ( BIT(3) )
#define BIT_LDO_VDD28_PD                              ( BIT(2) )
#define BIT_LDO_VDD18_PD                              ( BIT(1) )
#define BIT_BG_PD                                     ( BIT(0) )

/* bits definitions for register REG_APB_IF_LDO_PD_CTRL */
#define BIT_LDO_LPREF_PD_SW                           ( BIT(11) )
#define BIT_DCDC_WPA_PD                               ( BIT(10) )
#define BIT_LDO_CLSG_PD                               ( BIT(9) )
#define BIT_LDO_USB_PD                                ( BIT(8) )
#define BIT_LDO_CAMMOT_PD                             ( BIT(7) )
#define BIT_LDO_CAMIO_PD                              ( BIT(6) )
#define BIT_LDO_CAMD_PD                               ( BIT(5) )
#define BIT_LDO_CAMA_PD                               ( BIT(4) )
#define BIT_LDO_SIM2_PD                               ( BIT(3) )
#define BIT_LDO_SIM1_PD                               ( BIT(2) )
#define BIT_LDO_SIM0_PD                               ( BIT(1) )
#define BIT_LDO_SD_PD                                 ( BIT(0) )

/* bits definitions for register REG_APB_IF_LDO_V_CTRL0 */
#define BITS_LDO_RF0_V_18(_X_)                        ( (_X_) << 8 & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BITS_LDO_RF0_V_28(_X_)                        ( (_X_) & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for register REG_APB_IF_LDO_V_CTRL1 */
#define BITS_LDO_CAMIO_V(_X_)                         ( (_X_) << 8 & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)) )
#define BITS_LDO_CAMD_V(_X_)                          ( (_X_) & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)) )

/* bits definitions for register REG_APB_IF_LDO_V_CTRL2 */
#define BITS_LDO_CLSG_V(_X_)                          ( (_X_) << 8 & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BITS_LDO_EMMCIO_V(_X_)                        ( (_X_) & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)) )

/* bits definitions for register REG_APB_IF_LDO_V_CTRL3 */
#define BITS_LDO_VDD25_V(_X_)                         ( (_X_) << 8 & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BITS_LDO_VDD28_V(_X_)                         ( (_X_) & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for register REG_APB_IF_LDO_V_CTRL4 */
#define BITS_LDO_SIM0_V(_X_)                          ( (_X_) << 8 & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BITS_LDO_SD_V(_X_)                            ( (_X_) & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for register REG_APB_IF_LDO_V_CTRL5 */
#define BITS_LDO_SIM2_V(_X_)                          ( (_X_) << 8 & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BITS_LDO_SIM1_V(_X_)                          ( (_X_) & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for register REG_APB_IF_LDO_V_CTRL6 */
#define BITS_LDO_CON_V(_X_)                           ( (_X_) << 8 & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BITS_LDO_CAMA_V(_X_)                          ( (_X_) & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for register REG_APB_IF_LDO_V_CTRL7 */
#define BITS_LDO_EMMCCORE_V(_X_)                      ( (_X_) << 8 & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BITS_LDO_CAMMOT_V(_X_)                        ( (_X_) & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for register REG_APB_IF_LDO_V_CTRL8 */
#define BITS_LDO_DCXO_V(_X_)                          ( (_X_) << 8 & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BITS_LDO_DCXO_LP_V(_X_)                       ( (_X_) & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for register REG_APB_IF_LDO_V_CTRL9 */
#define BIT_BONDOPT4                                  ( BIT(15) )
#define BITS_LDO_VDD18_V(_X_)                         ( (_X_) << 8 & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)) )
#define BITS_LDO_USB_V(_X_)                           ( (_X_) & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for register REG_APB_IF_LDO_V_CTRL10 */
#define BITS_VBATBK_RES(_X_)                          ( (_X_) << 14 & (BIT(14)|BIT(15)) )
#define BITS_VBATBK_V(_X_)                            ( (_X_) << 12 & (BIT(12)|BIT(13)) )
#define BITS_LDOA_CAL_SEL(_X_)                        ( (_X_) << 8 & (BIT(8)|BIT(9)|BIT(10)) )
#define BITS_LDOD_CAL_SEL(_X_)                        ( (_X_) << 4 & (BIT(4)|BIT(5)|BIT(6)) )
#define BITS_LDODCDC_CAL_SEL(_X_)                     ( (_X_) & (BIT(0)|BIT(1)|BIT(2)) )

/* bits definitions for register REG_APB_IF_LDO_LP_CTRL */
#define BITS_LDOD_LP_CAL(_X_)                         ( (_X_) << 10 & (BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)) )
#define BITS_LDOA_LP_CAL(_X_)                         ( (_X_) << 5 & (BIT(5)|BIT(6)|BIT(7)|BIT(8)|BIT(9)) )
#define BITS_LDODCDC_LP_CAL(_X_)                      ( (_X_) & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)) )

/* bits definitions for register REG_APB_IF_DCDC_CTRL0 */
#define BITS_DCDC_CORE_DEADTIME(_X_)                  ( (_X_) << 14 & (BIT(14)|BIT(15)) )
#define BITS_DCDC_CORE_STBOP(_X_)                     ( (_X_) << 8 & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)) )
#define BITS_DCDC_CORE_PDRSLOW(_X_)                   ( (_X_) << 4 & (BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
#define BIT_DCDC_CORE_CL_CTRL                         ( BIT(3) )
#define BIT_DCDC_CORE_PFM                             ( BIT(2) )
#define BIT_DCDC_CORE_DCM                             ( BIT(1) )
#define BIT_DCDC_CORE_LP_EN                           ( BIT(0) )

/* bits definitions for register REG_APB_IF_DCDC_CTRL1 */
#define BITS_DCDC_MEM_DEADTIME(_X_)                   ( (_X_) << 14 & (BIT(14)|BIT(15)) )
#define BITS_DCDC_MEM_STBOP(_X_)                      ( (_X_) << 8 & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)) )
#define BITS_DCDC_MEM_PDRSLOW(_X_)                    ( (_X_) << 4 & (BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
#define BIT_DCDC_MEM_CL_CTRL                          ( BIT(3) )
#define BIT_DCDC_MEM_PFM                              ( BIT(2) )
#define BIT_DCDC_MEM_DCM                              ( BIT(1) )
#define BIT_DCDC_MEM_LP_EN                            ( BIT(0) )

/* bits definitions for register REG_APB_IF_DCDC_CTRL2 */
#define BITS_DCDC_GEN_DEADTIME(_X_)                   ( (_X_) << 14 & (BIT(14)|BIT(15)) )
#define BITS_DCDC_GEN_STBOP(_X_)                      ( (_X_) << 8 & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)) )
#define BITS_DCDC_GEN_PDRSLOW(_X_)                    ( (_X_) << 4 & (BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
#define BIT_DCDC_GEN_CL_CTRL                          ( BIT(3) )
#define BIT_DCDC_GEN_PFM                              ( BIT(2) )
#define BIT_DCDC_GEN_DCM                              ( BIT(1) )
#define BIT_DCDC_GEN_LP_EN                            ( BIT(0) )

/* bits definitions for register REG_APB_IF_DCDC_CTRL3 */
#define BITS_DCDC_ARM_DEADTIME(_X_)                   ( (_X_) << 14 & (BIT(14)|BIT(15)) )
#define BITS_DCDC_ARM_STBOP(_X_)                      ( (_X_) << 8 & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)) )
#define BITS_DCDC_ARM_PDRSLOW(_X_)                    ( (_X_) << 4 & (BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
#define BIT_DCDC_ARM_CL_CTRL                          ( BIT(3) )
#define BIT_DCDC_ARM_PFM                              ( BIT(2) )
#define BIT_DCDC_ARM_DCM                              ( BIT(1) )
#define BIT_DCDC_ARM_LP_EN                            ( BIT(0) )

/* bits definitions for register REG_APB_IF_DCDC_CTRL4 */
#define BITS_DCDC_WPA_DEADTIME(_X_)                   ( (_X_) << 14 & (BIT(14)|BIT(15)) )
#define BITS_DCDC_WPA_STBOP(_X_)                      ( (_X_) << 8 & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)) )
#define BITS_DCDC_WPA_PDRSLOW(_X_)                    ( (_X_) << 4 & (BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
#define BIT_DCDC_WPA_CL_CTRL                          ( BIT(3) )
#define BIT_DCDC_WPA_PFM                              ( BIT(2) )
#define BIT_DCDC_WPA_LP_EN                            ( BIT(0) )

/* bits definitions for register REG_APB_IF_DCDC_CTRL5 */
#define BIT_DCDC_WPA_ZXOP                             ( BIT(15) )
#define BIT_DCDC_WPA_APTEN                            ( BIT(14) )
#define BIT_DCDC_WPA_VOUTDOWN                         ( BIT(12) )
#define BIT_DCDC_ARM_VOUTDOWN                         ( BIT(11) )
#define BIT_DCDC_GEN_VOUTDOWN                         ( BIT(10) )
#define BIT_DCDC_MEM_VOUTDOWN                         ( BIT(9) )
#define BIT_DCDC_CORE_VOUTDOWN                        ( BIT(8) )
#define BIT_DCDC_TOP_SD_MODE                          ( BIT(4) )
#define BIT_DCDC_TOP_DELAYF                           ( BIT(3) )
#define BIT_DCDC_TOP_DELAY4                           ( BIT(2) )
#define BIT_DCDC_CLK_SP_SEL                           ( BIT(1) )
#define BIT_DCDC_CLK_SP_EN                            ( BIT(0) )

/* bits definitions for register REG_APB_IF_DCDC_CTRL6 */
#define BITS_DCDC_TOP_CHNG_FRQ(_X_)                   ( (_X_) & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )

/* bits definitions for register REG_APB_IF_DCDC_CTRL7 */
#define BITS_DCDC_TOP_CLKB_CAL_SW(_X_)                ( (_X_) << 10 & (BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)) )
#define BITS_DCDC_TOP_CLKF_CAL_SW(_X_)                ( (_X_) << 5 & (BIT(5)|BIT(6)|BIT(7)|BIT(8)|BIT(9)) )
#define BITS_DCDC_TOP_CLK4_CAL_SW(_X_)                ( (_X_) & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)) )

/* bits definitions for register REG_APB_IF_DCDC_CTRL8 */
#define BIT_DCDC_CORE_OSCSYCEN_SW                     ( BIT(15) )
#define BIT_DCDC_CORE_OSCSYCEN_HW_EN                  ( BIT(14) )
#define BIT_DCDC_CORE_OSCSYC_DIV_EN                   ( BIT(13) )
#define BITS_DCDC_CORE_OSCSYC_DIV(_X_)                ( (_X_) << 8 & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)) )
#define BIT_DCDC_ARM_OSCSYCEN_SW                      ( BIT(7) )
#define BIT_DCDC_ARM_OSCSYCEN_HW_EN                   ( BIT(6) )
#define BIT_DCDC_ARM_OSCSYC_DIV_EN                    ( BIT(5) )
#define BITS_DCDC_ARM_OSCSYC_DIV(_X_)                 ( (_X_) & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)) )

/* bits definitions for register REG_APB_IF_DCDC_CTRL9 */
#define BIT_DCDC_MEM_OSCSYCEN_SW                      ( BIT(15) )
#define BIT_DCDC_MEM_OSCSYCEN_HW_EN                   ( BIT(14) )
#define BIT_DCDC_MEM_OSCSYC_DIV_EN                    ( BIT(13) )
#define BITS_DCDC_MEM_OSCSYC_DIV(_X_)                 ( (_X_) << 8 & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)) )
#define BIT_DCDC_GEN_OSCSYCEN_SW                      ( BIT(7) )
#define BIT_DCDC_GEN_OSCSYCEN_HW_EN                   ( BIT(6) )
#define BIT_DCDC_GEN_OSCSYC_DIV_EN                    ( BIT(5) )
#define BITS_DCDC_GEN_OSCSYC_DIV(_X_)                 ( (_X_) & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)) )

/* bits definitions for register REG_APB_IF_DCDC_CTRL10 */
#define BIT_DCDC_WPA_OSCSYCEN_SW                      ( BIT(15) )
#define BIT_DCDC_WPA_OSCSYCEN_HW_EN                   ( BIT(14) )
#define BIT_DCDC_WPA_OSCSYC_DIV_EN                    ( BIT(13) )
#define BITS_DCDC_WPA_OSCSYC_DIV(_X_)                 ( (_X_) << 8 & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)) )
#define BIT_DCDC_TOP_OSCSYCEN_SW                      ( BIT(7) )
#define BIT_DCDC_TOP_OSCSYCEN_HW_EN                   ( BIT(6) )
#define BIT_DCDC_TOP_OSCSYC_DIV_EN                    ( BIT(5) )
#define BITS_DCDC_TOP_OSCSYC_DIV(_X_)                 ( (_X_) & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)) )

/* bits definitions for register REG_APB_IF_SLP_WAIT_DCDCARM */
#define BITS_SLP_IN_WAIT_DCDCARM(_X_)                 ( (_X_) << 8 & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BITS_SLP_OUT_WAIT_DCDCARM(_X_)                ( (_X_) & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for register REG_APB_IF_PWR_SLP_CTRL0 */
#define BIT_SLP_IO_EN                                 ( BIT(15) )
#define BIT_SLP_DCDCGEN_PD_EN                         ( BIT(10) )
#define BIT_SLP_DCDCWPA_PD_EN                         ( BIT(9) )
#define BIT_SLP_DCDCARM_PD_EN                         ( BIT(8) )
#define BIT_SLP_LDORF0_PD_EN                          ( BIT(7) )
#define BIT_SLP_LDOEMMCCORE_PD_EN                     ( BIT(6) )
#define BIT_SLP_LDOEMMCIO_PD_EN                       ( BIT(5) )
#define BIT_SLP_LDODCXO_PD_EN                         ( BIT(4) )
#define BIT_SLP_LDOCON_PD_EN                          ( BIT(3) )
#define BIT_SLP_LDOVDD25_PD_EN                        ( BIT(2) )
#define BIT_SLP_LDOVDD28_PD_EN                        ( BIT(1) )
#define BIT_SLP_LDOVDD18_PD_EN                        ( BIT(0) )

/* bits definitions for register REG_APB_IF_PWR_SLP_CTRL1 */
#define BIT_SLP_LDO_PD_EN                             ( BIT(11) )
#define BIT_SLP_LDOLPREF_PD_EN                        ( BIT(10) )
#define BIT_SLP_LDOCLSG_PD_EN                         ( BIT(9) )
#define BIT_SLP_LDOUSB_PD_EN                          ( BIT(8) )
#define BIT_SLP_LDOCAMMOT_PD_EN                       ( BIT(7) )
#define BIT_SLP_LDOCAMIO_PD_EN                        ( BIT(6) )
#define BIT_SLP_LDOCAMD_PD_EN                         ( BIT(5) )
#define BIT_SLP_LDOCAMA_PD_EN                         ( BIT(4) )
#define BIT_SLP_LDOSIM2_PD_EN                         ( BIT(3) )
#define BIT_SLP_LDOSIM1_PD_EN                         ( BIT(2) )
#define BIT_SLP_LDOSIM0_PD_EN                         ( BIT(1) )
#define BIT_SLP_LDOSD_PD_EN                           ( BIT(0) )

/* bits definitions for register REG_APB_IF_PWR_SLP_CTRL2 */
#define BIT_SLP_DCDCCORE_LP_EN                        ( BIT(12) )
#define BIT_SLP_DCDCMEM_LP_EN                         ( BIT(11) )
#define BIT_SLP_DCDCARM_LP_EN                         ( BIT(10) )
#define BIT_SLP_DCDCGEN_LP_EN                         ( BIT(9) )
#define BIT_SLP_DCDCWPA_LP_EN                         ( BIT(8) )
#define BIT_SLP_LDORF0_LP_EN                          ( BIT(7) )
#define BIT_SLP_LDOEMMCCORE_LP_EN                     ( BIT(6) )
#define BIT_SLP_LDOEMMCIO_LP_EN                       ( BIT(5) )
#define BIT_SLP_LDODCXO_LP_EN                         ( BIT(4) )
#define BIT_SLP_LDOCON_LP_EN                          ( BIT(3) )
#define BIT_SLP_LDOVDD25_LP_EN                        ( BIT(2) )
#define BIT_SLP_LDOVDD28_LP_EN                        ( BIT(1) )
#define BIT_SLP_LDOVDD18_LP_EN                        ( BIT(0) )

/* bits definitions for register REG_APB_IF_PWR_SLP_CTRL3 */
#define BIT_SLP_BG_LP_EN                              ( BIT(15) )
#define BIT_SLP_LDOCLSG_LP_EN                         ( BIT(9) )
#define BIT_SLP_LDOUSB_LP_EN                          ( BIT(8) )
#define BIT_SLP_LDOCAMMOT_LP_EN                       ( BIT(7) )
#define BIT_SLP_LDOCAMIO_LP_EN                        ( BIT(6) )
#define BIT_SLP_LDOCAMD_LP_EN                         ( BIT(5) )
#define BIT_SLP_LDOCAMA_LP_EN                         ( BIT(4) )
#define BIT_SLP_LDOSIM2_LP_EN                         ( BIT(3) )
#define BIT_SLP_LDOSIM1_LP_EN                         ( BIT(2) )
#define BIT_SLP_LDOSIM0_LP_EN                         ( BIT(1) )
#define BIT_SLP_LDOSD_LP_EN                           ( BIT(0) )

/* bits definitions for register REG_APB_IF_AUD_SLP_CTRL */
#define BIT_SLP_AUD_PA_SW_PD_EN                       ( BIT(10) )
#define BIT_SLP_AUD_PA_LDO_PD_EN                      ( BIT(9) )
#define BIT_SLP_AUD_PA_PD_EN                          ( BIT(8) )
#define BIT_SLP_AUD_OVP_PD_PD_EN                      ( BIT(7) )
#define BIT_SLP_AUD_OVP_LDO_PD_EN                     ( BIT(6) )
#define BIT_SLP_AUD_VB_PD_EN                          ( BIT(5) )
#define BIT_SLP_AUD_VBO_PD_EN                         ( BIT(4) )
#define BIT_SLP_AUD_HEADMICBIAS_PD_EN                 ( BIT(3) )
#define BIT_SLP_AUD_MICBIAS_HV_PD_EN                  ( BIT(2) )
#define BIT_SLP_AUD_HEADMIC_PD_EN                     ( BIT(1) )
#define BIT_SLP_AUD_PMUR1_PD_EN                       ( BIT(0) )

/* bits definitions for register REG_APB_IF_DCDC_SLP_CTRL0 */
#define BITS_SLP_DCDCCORE_VOL_DROP_CNT(_X_)           ( (_X_) << 8 & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BITS_DCDC_CORE_CTL_DS_SW(_X_)                 ( (_X_) << 4 & (BIT(4)|BIT(5)|BIT(6)) )
#define BIT_PWR_OFF_SEQ_EN                            ( BIT(3) )
#define BIT_DCDC_CORE_SLP_OUT_STEP_EN                 ( BIT(1) )
#define BIT_DCDC_CORE_SLP_IN_STEP_EN                  ( BIT(0) )

/* bits definitions for register REG_APB_IF_DCDC_SLP_CTRL1 */
#define BITS_DCDC_CORE_CAL_SLP_STEP2(_X_)             ( (_X_) << 11 & (BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BITS_DCDC_CORE_CTL_SLP_STEP2(_X_)             ( (_X_) << 8 & (BIT(8)|BIT(9)|BIT(10)) )
#define BITS_DCDC_CORE_CAL_SLP_STEP1(_X_)             ( (_X_) << 3 & (BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
#define BITS_DCDC_CORE_CTL_SLP_STEP1(_X_)             ( (_X_) & (BIT(0)|BIT(1)|BIT(2)) )

/* bits definitions for register REG_APB_IF_DCDC_SLP_CTRL2 */
#define BITS_DCDC_CORE_CAL_SLP_STEP4(_X_)             ( (_X_) << 11 & (BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BITS_DCDC_CORE_CTL_SLP_STEP4(_X_)             ( (_X_) << 8 & (BIT(8)|BIT(9)|BIT(10)) )
#define BITS_DCDC_CORE_CAL_SLP_STEP3(_X_)             ( (_X_) << 3 & (BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
#define BITS_DCDC_CORE_CTL_SLP_STEP3(_X_)             ( (_X_) & (BIT(0)|BIT(1)|BIT(2)) )

/* bits definitions for register REG_APB_IF_DCDC_SLP_CTRL3 */
#define BITS_DCDC_CORE_CAL_SLP_STEP5(_X_)             ( (_X_) << 3 & (BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
#define BITS_DCDC_CORE_CTL_SLP_STEP5(_X_)             ( (_X_) & (BIT(0)|BIT(1)|BIT(2)) )

/* bits definitions for register REG_APB_IF_PWR_XTL_EN0 */
#define BIT_LDO_XTL_EN                                ( BIT(15) )
#define BIT_LDO_DCXO_EXT_XTL1_EN                      ( BIT(11) )
#define BIT_LDO_DCXO_EXT_XTL0_EN                      ( BIT(10) )
#define BIT_LDO_DCXO_XTL2_EN                          ( BIT(9) )
#define BIT_LDO_DCXO_XTL0_EN                          ( BIT(8) )
#define BIT_LDO_VDD18_EXT_XTL1_EN                     ( BIT(7) )
#define BIT_LDO_VDD18_EXT_XTL0_EN                     ( BIT(6) )
#define BIT_LDO_VDD18_XTL2_EN                         ( BIT(5) )
#define BIT_LDO_VDD18_XTL0_EN                         ( BIT(4) )
#define BIT_LDO_VDD28_EXT_XTL1_EN                     ( BIT(3) )
#define BIT_LDO_VDD28_EXT_XTL0_EN                     ( BIT(2) )
#define BIT_LDO_VDD28_XTL2_EN                         ( BIT(1) )
#define BIT_LDO_VDD28_XTL0_EN                         ( BIT(0) )

/* bits definitions for register REG_APB_IF_PWR_XTL_EN1 */
#define BIT_LDO_RF0_EXT_XTL1_EN                       ( BIT(11) )
#define BIT_LDO_RF0_EXT_XTL0_EN                       ( BIT(10) )
#define BIT_LDO_RF0_XTL2_EN                           ( BIT(9) )
#define BIT_LDO_RF0_XTL0_EN                           ( BIT(8) )
#define BIT_LDO_VDD25_EXT_XTL1_EN                     ( BIT(7) )
#define BIT_LDO_VDD25_EXT_XTL0_EN                     ( BIT(6) )
#define BIT_LDO_VDD25_XTL2_EN                         ( BIT(5) )
#define BIT_LDO_VDD25_XTL0_EN                         ( BIT(4) )
#define BIT_LDO_CON_EXT_XTL1_EN                       ( BIT(3) )
#define BIT_LDO_CON_EXT_XTL0_EN                       ( BIT(2) )
#define BIT_LDO_CON_XTL2_EN                           ( BIT(1) )
#define BIT_LDO_CON_XTL0_EN                           ( BIT(0) )

/* bits definitions for register REG_APB_IF_PWR_XTL_EN2 */
#define BIT_LDO_SIM2_EXT_XTL1_EN                      ( BIT(11) )
#define BIT_LDO_SIM2_EXT_XTL0_EN                      ( BIT(10) )
#define BIT_LDO_SIM2_XTL2_EN                          ( BIT(9) )
#define BIT_LDO_SIM2_XTL0_EN                          ( BIT(8) )
#define BIT_LDO_SIM1_EXT_XTL1_EN                      ( BIT(7) )
#define BIT_LDO_SIM1_EXT_XTL0_EN                      ( BIT(6) )
#define BIT_LDO_SIM1_XTL2_EN                          ( BIT(5) )
#define BIT_LDO_SIM1_XTL0_EN                          ( BIT(4) )
#define BIT_LDO_SIM0_EXT_XTL1_EN                      ( BIT(3) )
#define BIT_LDO_SIM0_EXT_XTL0_EN                      ( BIT(2) )
#define BIT_LDO_SIM0_XTL2_EN                          ( BIT(1) )
#define BIT_LDO_SIM0_XTL0_EN                          ( BIT(0) )

/* bits definitions for register REG_APB_IF_PWR_XTL_EN3 */
#define BIT_XO_EXT_XTL1_EN                            ( BIT(7) )
#define BIT_XO_EXT_XTL0_EN                            ( BIT(6) )
#define BIT_XO_XTL2_EN                                ( BIT(5) )
#define BIT_XO_XTL0_EN                                ( BIT(4) )
#define BIT_BG_EXT_XTL1_EN                            ( BIT(3) )
#define BIT_BG_EXT_XTL0_EN                            ( BIT(2) )
#define BIT_BG_XTL2_EN                                ( BIT(1) )
#define BIT_BG_XTL0_EN                                ( BIT(0) )

/* bits definitions for register REG_APB_IF_PWR_XTL_EN4 */
#define BIT_DCDC_WPA_EXT_XTL1_EN                      ( BIT(15) )
#define BIT_DCDC_WPA_EXT_XTL0_EN                      ( BIT(14) )
#define BIT_DCDC_WPA_XTL2_EN                          ( BIT(13) )
#define BIT_DCDC_WPA_XTL0_EN                          ( BIT(12) )
#define BIT_DCDC_MEM_EXT_XTL1_EN                      ( BIT(11) )
#define BIT_DCDC_MEM_EXT_XTL0_EN                      ( BIT(10) )
#define BIT_DCDC_MEM_XTL2_EN                          ( BIT(9) )
#define BIT_DCDC_MEM_XTL0_EN                          ( BIT(8) )
#define BIT_DCDC_GEN_EXT_XTL1_EN                      ( BIT(7) )
#define BIT_DCDC_GEN_EXT_XTL0_EN                      ( BIT(6) )
#define BIT_DCDC_GEN_XTL2_EN                          ( BIT(5) )
#define BIT_DCDC_GEN_XTL0_EN                          ( BIT(4) )
#define BIT_DCDC_CORE_EXT_XTL1_EN                     ( BIT(3) )
#define BIT_DCDC_CORE_EXT_XTL0_EN                     ( BIT(2) )
#define BIT_DCDC_CORE_XTL2_EN                         ( BIT(1) )
#define BIT_DCDC_CORE_XTL0_EN                         ( BIT(0) )

/* bits definitions for register REG_APB_IF_RTC_CTRL */
#define BITS_XOSC32K_CTL(_X_)                         ( (_X_) & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for register REG_APB_IF_32KLESS_CTRL0 */
#define BIT_BONDOPT3                                  ( BIT(15) )
#define BIT_RC_MODE_WR_ACK_FLAG                       ( BIT(14) )
#define BIT_XO_LOW_CUR_FLAG                           ( BIT(13) )
#define BIT_RC_MODE_WR_ACK_FLAG_CLR                   ( BIT(10) )
#define BIT_XO_LOW_CUR_FLAG_CLR                       ( BIT(9) )
#define BIT_XO_LOW_CUR_CNT_CLR                        ( BIT(8) )
#define BIT_LDO_DCXO_LP_PD_RTCSET                     ( BIT(7) )
#define BIT_LDO_DCXO_LP_PD_RTCCLR                     ( BIT(6) )
#define BIT_SLP_XO_LOW_CUR_EN                         ( BIT(5) )
#define BIT_XO_LOW_CUR_EN                             ( BIT(4) )
#define BIT_XO_LOW_CUR_FRC                            ( BIT(3) )
#define BIT_EXT_32K_PD                                ( BIT(2) )
#define BIT_RC_32K_SEL                                ( BIT(1) )
#define BIT_RC_32K_EN                                 ( BIT(0) )

/* bits definitions for register REG_APB_IF_32KLESS_CTRL1 */
#define BITS_RC_MODE(_X_)                             ( (_X_) & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )

/* bits definitions for register REG_APB_IF_32KLESS_CTRL2 */
#define BITS_XO_LOW_CUR_CNT_LOW(_X_)                  ( (_X_) & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )

/* bits definitions for register REG_APB_IF_32KLESS_CTRL3 */
#define BITS_XO_LOW_CUR_CNT_HIGH(_X_)                 ( (_X_) & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )

/* bits definitions for register REG_APB_IF_AUXAD_CTL */
#define BIT_AUXAD_CURRENTSEN_EN                       ( BIT(6) )
#define BIT_AUXAD_CURRENTSEL                          ( BIT(5) )
#define BITS_AUXAD_CURRENT_IBS(_X_)                   ( (_X_) & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)) )

/* bits definitions for register REG_APB_IF_DDR2_CTRL */
#define BITS_DDR2_BUF_S_DS(_X_)                       ( (_X_) << 8 & (BIT(8)|BIT(9)) )
#define BITS_DDR2_BUF_CHNS_DS(_X_)                    ( (_X_) << 6 & (BIT(6)|BIT(7)) )
#define BIT_DDR2_BUF_PD_HW                            ( BIT(5) )
#define BIT_DDR2_BUF_PD                               ( BIT(4) )
#define BITS_DDR2_BUF_S(_X_)                          ( (_X_) << 2 & (BIT(2)|BIT(3)) )
#define BITS_DDR2_BUF_CHNS(_X_)                       ( (_X_) & (BIT(0)|BIT(1)) )

/* bits definitions for register REG_APB_IF_XTL_WAIT_CTRL */
#define BIT_SLP_XTLBUF_PD_EN                          ( BIT(9) )
#define BIT_XTL_EN                                    ( BIT(8) )
#define BITS_XTL_WAIT(_X_)                            ( (_X_) & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for register REG_APB_IF_FLASH_CTRL */
#define BIT_FLASH_PON                                 ( BIT(15) )
#define BIT_FLASH_V_HW_EN                             ( BIT(6) )
#define BITS_FLASH_V_HW_STEP(_X_)                     ( (_X_) << 4 & (BIT(4)|BIT(5)) )
#define BITS_FLASH_V_SW(_X_)                          ( (_X_) & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for register REG_APB_IF_WHTLED_CTRL0 */
#define BITS_WHTLED_DC(_X_)                           ( (_X_) << 9 & (BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)) )
#define BIT_WHTLED_BOOST_EN                           ( BIT(8) )
#define BIT_WHTLED_SERIES_EN                          ( BIT(7) )
#define BITS_WHTLED_V(_X_)                            ( (_X_) << 1 & (BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)) )
#define BIT_WHTLED_PD                                 ( BIT(0) )

/* bits definitions for register REG_APB_IF_WHTLED_CTRL1 */
#define BIT_RTC_PWM0_EN                               ( BIT(15) )
#define BIT_PWM0_EN                                   ( BIT(14) )
#define BITS_WHTLED_ISET(_X_)                         ( (_X_) << 6 & (BIT(6)|BIT(7)|BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)) )
#define BITS_WHTLED_CLMIT_OP(_X_)                     ( (_X_) << 4 & (BIT(4)|BIT(5)) )
#define BITS_WHTLED_FRE_AD(_X_)                       ( (_X_) & (BIT(0)|BIT(1)|BIT(2)) )

/* bits definitions for register REG_APB_IF_WHTLED_CTRL2 */
#define BIT_WHTLED_EXT_RES_CTRL                       ( BIT(15) )
#define BIT_WHTLED_PD_SEL                             ( BIT(14) )
#define BIT_WHTLED_DIS_OVST                           ( BIT(13) )
#define BIT_WHTLED_DIM_SEL                            ( BIT(12) )
#define BIT_WHTLED_DE_BIAS                            ( BIT(11) )
#define BIT_WHTLED_BUFF_SHT                           ( BIT(10) )
#define BITS_WHTLED_STB_OP(_X_)                       ( (_X_) << 8 & (BIT(8)|BIT(9)) )
#define BIT_WHTLED_CAP_OPTION                         ( BIT(7) )
#define BIT_WHTLED_OVP_DIS                            ( BIT(6) )
#define BITS_WHTLED_REF_DC(_X_)                       ( (_X_) & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)) )

/* bits definitions for register REG_APB_IF_KPLED_CTRL */
#define BITS_KPLED_V(_X_)                             ( (_X_) << 4 & (BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
#define BIT_KPLED_PD                                  ( BIT(0) )

/* bits definitions for register REG_APB_IF_VIBR_CTRL0 */
#define BITS_VIBR_STABLE_V_HW(_X_)                    ( (_X_) << 12 & (BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BITS_VIBR_INIT_V_HW(_X_)                      ( (_X_) << 8 & (BIT(8)|BIT(9)|BIT(10)|BIT(11)) )
#define BITS_VIBR_V_SW(_X_)                           ( (_X_) << 4 & (BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
#define BIT_VIBR_PON                                  ( BIT(1) )
#define BIT_VIBR_SW_EN                                ( BIT(0) )

/* bits definitions for register REG_APB_IF_VIBR_CTRL1 */
#define BITS_VIBR_V_CONVERT_CNT_HW(_X_)               ( (_X_) & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )

/* bits definitions for register REG_APB_IF_VIBR_CTRL2 */
#define BIT_VIBR_PWR_ON_STS                           ( BIT(15) )
#define BIT_VIBR_HW_FLOW_ERR1                         ( BIT(14) )
#define BIT_VIBR_HW_FLOW_ERR1_CLR                     ( BIT(0) )

/* bits definitions for register REG_APB_IF_VIBR_WR_PROT_VALUE */
#define BIT_VIBR_WR_PROT                              ( BIT(15) )
#define BITS_VIBR_WR_PROT_VALUE(_X_)                  ( (_X_) & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)) )

/* bits definitions for register REG_APB_IF_AUDIO_CTRL0 */
#define BIT_AUD_SLP_APP_RST_EN                        ( BIT(15) )
#define BITS_CLK_AUD_HBD_DIV(_X_)                     ( (_X_) << 8 & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)) )
#define BIT_CLK_AUD_LOOP_INV_EN                       ( BIT(4) )
#define BIT_CLK_AUDIF_TX_INV_EN                       ( BIT(3) )
#define BIT_CLK_AUDIF_RX_INV_EN                       ( BIT(2) )
#define BIT_CLK_AUD_6P5M_TX_INV_EN                    ( BIT(1) )
#define BIT_CLK_AUD_6P5M_RX_INV_EN                    ( BIT(0) )

/* bits definitions for register REG_APB_IF_AUDIO_CTRL1 */
#define BIT_HEAD_INSERT_EIC_EN                        ( BIT(6) )
#define BIT_AUDIO_CHP_CLK_DIV_EN                      ( BIT(5) )
#define BITS_AUDIO_CHP_CLK_DIV(_X_)                   ( (_X_) & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)) )

/* bits definitions for register REG_APB_IF_CHGR_CTRL0 */
#define BITS_CHGR_CV_V(_X_)                           ( (_X_) << 6 & (BIT(6)|BIT(7)|BIT(8)|BIT(9)|BIT(10)|BIT(11)) )
#define BITS_CHGR_END_V(_X_)                          ( (_X_) << 4 & (BIT(4)|BIT(5)) )
#define BIT_CHGR_PD                                   ( BIT(0) )

/* bits definitions for register REG_APB_IF_CHGR_CTRL1 */
#define BITS_CHGR_CC_I(_X_)                           ( (_X_) << 10 & (BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)) )
#define BITS_VBAT_OVP_V(_X_)                          ( (_X_) << 6 & (BIT(6)|BIT(7)|BIT(8)|BIT(9)) )
#define BITS_VCHG_OVP_V(_X_)                          ( (_X_) & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)) )

/* bits definitions for register REG_APB_IF_CHGR_CTRL2 */
#define BIT_CHGR_INT_EN                               ( BIT(15) )
#define BIT_CHGR_DRV                                  ( BIT(7) )
#define BIT_CHGR_OSC                                  ( BIT(6) )
#define BITS_CHGR_DPM(_X_)                            ( (_X_) << 4 & (BIT(4)|BIT(5)) )
#define BITS_CHGR_ITERM(_X_)                          ( (_X_) << 2 & (BIT(2)|BIT(3)) )
#define BIT_CHGR_CC_EN                                ( BIT(1) )
#define BIT_RECHG                                     ( BIT(0) )

/* bits definitions for register REG_APB_IF_CHGR_DET_FGU_CTRL */
#define BIT_SD_CHOP_CAP_EN                            ( BIT(8) )
#define BITS_SD_CLK_P(_X_)                            ( (_X_) << 6 & (BIT(6)|BIT(7)) )
#define BIT_DCOFFSET_EN                               ( BIT(5) )
#define BIT_CHOP_EN                                   ( BIT(4) )
#define BIT_DP_DM_AUX_EN                              ( BIT(1) )
#define BIT_DP_DM_SW_EN                               ( BIT(0) )

/* bits definitions for register REG_APB_IF_CHGR_STATUS */
#define BIT_CHG_DET_DONE                              ( BIT(11) )
#define BIT_DP_LOW                                    ( BIT(10) )
#define BIT_DCP_DET                                   ( BIT(9) )
#define BIT_CHG_DET                                   ( BIT(8) )
#define BIT_SDP_INT                                   ( BIT(7) )
#define BIT_DCP_INT                                   ( BIT(6) )
#define BIT_CDP_INT                                   ( BIT(5) )
#define BIT_CHGR_CV_STATUS                            ( BIT(4) )
#define BIT_CHGR_ON                                   ( BIT(3) )
#define BIT_CHGR_INT                                  ( BIT(2) )
#define BIT_VBAT_OVI                                  ( BIT(1) )
#define BIT_VCHG_OVI                                  ( BIT(0) )

/* bits definitions for register REG_APB_IF_MIXED_CTRL */
#define BIT_PTEST_PD_RTCSET                           ( BIT(15) )
#define BIT_BG_LP_EN                                  ( BIT(12) )
#define BIT_OVLO_EN                                   ( BIT(9) )
#define BITS_OVLO_CAL(_X_)                            ( (_X_) << 4 & (BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)) )
#define BITS_OVLO_V(_X_)                              ( (_X_) << 2 & (BIT(2)|BIT(3)) )
#define BITS_OVLO_T(_X_)                              ( (_X_) & (BIT(0)|BIT(1)) )

/* bits definitions for register REG_APB_IF_SWRST_CTRL */
#define BIT_EXT_RSTN_PD_EN                            ( BIT(10) )
#define BIT_PB_7S_RST_PD_EN                           ( BIT(9) )
#define BIT_SW_RST_EMMCCORE_PD_EN                     ( BIT(8) )
#define BIT_SW_RST_EMMCIO_PD_EN                       ( BIT(7) )
#define BIT_WDG_RST_PD_EN                             ( BIT(6) )
#define BITS_SW_RST_PD_THRESHOLD(_X_)                 ( (_X_) & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)) )

/* bits definitions for register REG_APB_IF_POR_RST_MONITOR */
#define BITS_POR_RST_MONITOR(_X_)                     ( (_X_) & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )

/* bits definitions for register REG_APB_IF_WDG_RST_MONITOR */
#define BITS_WDG_RST_MONITOR(_X_)                     ( (_X_) & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )

/* bits definitions for register REG_APB_IF_POR_PIN_RST_MONITOR */
#define BITS_POR_PIN_RST_MONITOR(_X_)                 ( (_X_) & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )

/* bits definitions for register REG_APB_IF_POR_SRC_FLAG */
#define BIT_POR_SW_FORCE_ON                           ( BIT(15) )
#define BITS_POR_SRC_FLAG(_X_)                        ( (_X_) & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)) )

/* bits definitions for register REG_APB_IF_POR_7S_CTRL */
#define BIT_PBINT_7S_FLAG_CLR                         ( BIT(15) )
#define BIT_EXT_RSTN_FLAG_CLR                         ( BIT(14) )
#define BIT_CHGR_INT_FLAG_CLR                         ( BIT(13) )
#define BIT_PBINT2_FLAG_CLR                           ( BIT(12) )
#define BIT_PBINT_FLAG_CLR                            ( BIT(11) )
#define BIT_PBINT_7S_RST_SWMODE                       ( BIT(8) )
#define BITS_PBINT_7S_RST_THRESHOLD(_X_)              ( (_X_) << 4 & (BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
#define BIT_PBINT_7S_RST_DISABLE                      ( BIT(1) )
#define BIT_PBINT_7S_RST_MODE                         ( BIT(0) )

/* bits definitions for register REG_APB_IF_INT_GPI_DEBUG */
#define BIT_ALL_GPI_DEB                               ( BIT(5) )
#define BIT_GPI_DEBUG_EN                              ( BIT(4) )
#define BIT_ALL_INT_DEB                               ( BIT(1) )
#define BIT_INT_DEBUG_EN                              ( BIT(0) )

/* bits definitions for register REG_APB_IF_HWRST_RTC */
#define BITS_HWRST_RTC_REG_STS(_X_)                   ( (_X_) << 8 & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BITS_HWRST_RTC_REG_SET(_X_)                   ( (_X_) & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for register REG_APB_IF_CHIP_ID_LOW */
#define BITS_CHIP_ID_LOW(_X_)                         ( (_X_) & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )

/* bits definitions for register REG_APB_IF_CHIP_ID_HIGH */
#define BITS_CHIP_ID_HIGH(_X_)                        ( (_X_) & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )

/* bits definitions for register REG_APB_IF_ARM_MF_REG */
#define BITS_ARM_MF_REG(_X_)                          ( (_X_) & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )

/* bits definitions for register REG_APB_IF_ARCH_EN */
#define BIT_ARCH_EN                                   ( BIT(0) )

/* bits definitions for register REG_APB_IF_MCU_WR_PROT_VALUE */
#define BIT_MCU_WR_PROT                               ( BIT(15) )
#define BITS_MCU_WR_PROT_VALUE(_X_)                   ( (_X_) & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)) )

/* bits definitions for register REG_APB_IF_PWR_WR_PROT_VALUE */
#define BIT_PWR_WR_PROT                               ( BIT(15) )
#define BITS_PWR_WR_PROT_VALUE(_X_)                   ( (_X_) & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)) )

/* bits definitions for register REG_APB_IF_DCDC_CORE_ADI */
#define BITS_DCDC_CORE_CTL_SW_ADI(_X_)                ( (_X_) << 5 & (BIT(5)|BIT(6)|BIT(7)) )
#define BITS_DCDC_CORE_CAL_SW_ADI(_X_)                ( (_X_) & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)) )

/* bits definitions for register REG_APB_IF_DCDC_ARM_ADI */
#define BITS_DCDC_ARM_CTL_ADI(_X_)                    ( (_X_) << 5 & (BIT(5)|BIT(6)|BIT(7)) )
#define BITS_DCDC_ARM_CAL_ADI(_X_)                    ( (_X_) & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)) )

/* bits definitions for register REG_APB_IF_DCDC_MEM_ADI */
#define BIT_BONDOPT2                                  ( BIT(7) )
#define BIT_BONDOPT1                                  ( BIT(6) )
#define BIT_DCDC_MEM_CTL_ADI                          ( BIT(5) )
#define BITS_DCDC_MEM_CAL_ADI(_X_)                    ( (_X_) & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)) )

/* bits definitions for register REG_APB_IF_DCDC_GEN_ADI */
#define BITS_DCDC_GEN_CTL_ADI(_X_)                    ( (_X_) << 5 & (BIT(5)|BIT(6)|BIT(7)) )
#define BITS_DCDC_GEN_CAL_ADI(_X_)                    ( (_X_) & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)) )

/* bits definitions for register REG_APB_IF_DCDC_WPA_ADI */
#define BITS_DCDC_WPA_CAL_ADI(_X_)                    ( (_X_) & (BIT(0)|BIT(1)|BIT(2)) )

/* bits definitions for register REG_APB_IF_DCDC_WPA_DCM_ADI */
#define BIT_DCDC_WPA_DCM_ADI                          ( BIT(0) )

#endif
