// Seed: 3717101869
module module_0;
  wire id_1, id_2;
endmodule
module module_1 (
    output wand id_0,
    input wor id_1,
    output tri0 id_2,
    input wire id_3,
    input supply0 id_4,
    output logic id_5,
    input tri0 id_6,
    input supply0 id_7,
    input supply1 id_8
    , id_12,
    input wor id_9,
    output tri id_10
);
  always_ff
  fork
    begin
      id_5 = 1;
      @(posedge id_3 or posedge 1)
      `define pp_13 0
      begin
        id_0 = id_9.id_8;
        #1 @(negedge 1 == id_12) id_5 <= 1 << id_1;
      end
    end
  join
  module_0();
endmodule
