{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 26 08:40:39 2022 " "Info: Processing started: Tue Apr 26 08:40:39 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off projeto -c projeto " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off projeto -c projeto" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "projeto EP2C5T144C6 " "Info: Automatically selected device EP2C5T144C6 for design projeto" {  } {  } 0 0 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144C6 " "Info: Device EP2C8T144C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Info: Pin ~ASDO~ is reserved at location 1" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mateus/Documents/UFPE/EngComp-p2/SD/projeto2/projetoSD2/" 0 { } { { 0 { 0 ""} 0 2236 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Info: Pin ~nCSO~ is reserved at location 2" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mateus/Documents/UFPE/EngComp-p2/SD/projeto2/projetoSD2/" 0 { } { { 0 { 0 ""} 0 2237 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 76 " "Info: Pin ~LVDS41p/nCEO~ is reserved at location 76" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mateus/Documents/UFPE/EngComp-p2/SD/projeto2/projetoSD2/" 0 { } { { 0 { 0 ""} 0 2238 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "33 33 " "Critical Warning: No exact pin location assignment(s) for 33 pins of 33 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dist1\[6\] " "Info: Pin dist1\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { dist1[6] } } } { "projeto.v" "" { Text "C:/Users/Mateus/Documents/UFPE/EngComp-p2/SD/projeto2/projetoSD2/projeto.v" 4 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dist1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mateus/Documents/UFPE/EngComp-p2/SD/projeto2/projetoSD2/" 0 { } { { 0 { 0 ""} 0 107 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dist1\[5\] " "Info: Pin dist1\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { dist1[5] } } } { "projeto.v" "" { Text "C:/Users/Mateus/Documents/UFPE/EngComp-p2/SD/projeto2/projetoSD2/projeto.v" 4 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dist1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mateus/Documents/UFPE/EngComp-p2/SD/projeto2/projetoSD2/" 0 { } { { 0 { 0 ""} 0 108 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dist1\[4\] " "Info: Pin dist1\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { dist1[4] } } } { "projeto.v" "" { Text "C:/Users/Mateus/Documents/UFPE/EngComp-p2/SD/projeto2/projetoSD2/projeto.v" 4 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dist1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mateus/Documents/UFPE/EngComp-p2/SD/projeto2/projetoSD2/" 0 { } { { 0 { 0 ""} 0 109 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dist1\[3\] " "Info: Pin dist1\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { dist1[3] } } } { "projeto.v" "" { Text "C:/Users/Mateus/Documents/UFPE/EngComp-p2/SD/projeto2/projetoSD2/projeto.v" 4 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dist1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mateus/Documents/UFPE/EngComp-p2/SD/projeto2/projetoSD2/" 0 { } { { 0 { 0 ""} 0 110 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dist1\[2\] " "Info: Pin dist1\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { dist1[2] } } } { "projeto.v" "" { Text "C:/Users/Mateus/Documents/UFPE/EngComp-p2/SD/projeto2/projetoSD2/projeto.v" 4 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dist1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mateus/Documents/UFPE/EngComp-p2/SD/projeto2/projetoSD2/" 0 { } { { 0 { 0 ""} 0 111 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dist1\[1\] " "Info: Pin dist1\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { dist1[1] } } } { "projeto.v" "" { Text "C:/Users/Mateus/Documents/UFPE/EngComp-p2/SD/projeto2/projetoSD2/projeto.v" 4 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dist1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mateus/Documents/UFPE/EngComp-p2/SD/projeto2/projetoSD2/" 0 { } { { 0 { 0 ""} 0 112 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dist1\[0\] " "Info: Pin dist1\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { dist1[0] } } } { "projeto.v" "" { Text "C:/Users/Mateus/Documents/UFPE/EngComp-p2/SD/projeto2/projetoSD2/projeto.v" 4 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dist1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mateus/Documents/UFPE/EngComp-p2/SD/projeto2/projetoSD2/" 0 { } { { 0 { 0 ""} 0 113 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dist2\[6\] " "Info: Pin dist2\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { dist2[6] } } } { "projeto.v" "" { Text "C:/Users/Mateus/Documents/UFPE/EngComp-p2/SD/projeto2/projetoSD2/projeto.v" 4 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dist2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mateus/Documents/UFPE/EngComp-p2/SD/projeto2/projetoSD2/" 0 { } { { 0 { 0 ""} 0 114 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dist2\[5\] " "Info: Pin dist2\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { dist2[5] } } } { "projeto.v" "" { Text "C:/Users/Mateus/Documents/UFPE/EngComp-p2/SD/projeto2/projetoSD2/projeto.v" 4 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dist2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mateus/Documents/UFPE/EngComp-p2/SD/projeto2/projetoSD2/" 0 { } { { 0 { 0 ""} 0 115 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dist2\[4\] " "Info: Pin dist2\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { dist2[4] } } } { "projeto.v" "" { Text "C:/Users/Mateus/Documents/UFPE/EngComp-p2/SD/projeto2/projetoSD2/projeto.v" 4 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dist2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mateus/Documents/UFPE/EngComp-p2/SD/projeto2/projetoSD2/" 0 { } { { 0 { 0 ""} 0 116 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dist2\[3\] " "Info: Pin dist2\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { dist2[3] } } } { "projeto.v" "" { Text "C:/Users/Mateus/Documents/UFPE/EngComp-p2/SD/projeto2/projetoSD2/projeto.v" 4 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dist2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mateus/Documents/UFPE/EngComp-p2/SD/projeto2/projetoSD2/" 0 { } { { 0 { 0 ""} 0 117 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dist2\[2\] " "Info: Pin dist2\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { dist2[2] } } } { "projeto.v" "" { Text "C:/Users/Mateus/Documents/UFPE/EngComp-p2/SD/projeto2/projetoSD2/projeto.v" 4 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dist2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mateus/Documents/UFPE/EngComp-p2/SD/projeto2/projetoSD2/" 0 { } { { 0 { 0 ""} 0 118 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dist2\[1\] " "Info: Pin dist2\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { dist2[1] } } } { "projeto.v" "" { Text "C:/Users/Mateus/Documents/UFPE/EngComp-p2/SD/projeto2/projetoSD2/projeto.v" 4 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dist2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mateus/Documents/UFPE/EngComp-p2/SD/projeto2/projetoSD2/" 0 { } { { 0 { 0 ""} 0 119 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dist2\[0\] " "Info: Pin dist2\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { dist2[0] } } } { "projeto.v" "" { Text "C:/Users/Mateus/Documents/UFPE/EngComp-p2/SD/projeto2/projetoSD2/projeto.v" 4 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dist2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mateus/Documents/UFPE/EngComp-p2/SD/projeto2/projetoSD2/" 0 { } { { 0 { 0 ""} 0 120 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dist3\[6\] " "Info: Pin dist3\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { dist3[6] } } } { "projeto.v" "" { Text "C:/Users/Mateus/Documents/UFPE/EngComp-p2/SD/projeto2/projetoSD2/projeto.v" 4 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dist3[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mateus/Documents/UFPE/EngComp-p2/SD/projeto2/projetoSD2/" 0 { } { { 0 { 0 ""} 0 121 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dist3\[5\] " "Info: Pin dist3\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { dist3[5] } } } { "projeto.v" "" { Text "C:/Users/Mateus/Documents/UFPE/EngComp-p2/SD/projeto2/projetoSD2/projeto.v" 4 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dist3[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mateus/Documents/UFPE/EngComp-p2/SD/projeto2/projetoSD2/" 0 { } { { 0 { 0 ""} 0 122 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dist3\[4\] " "Info: Pin dist3\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { dist3[4] } } } { "projeto.v" "" { Text "C:/Users/Mateus/Documents/UFPE/EngComp-p2/SD/projeto2/projetoSD2/projeto.v" 4 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dist3[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mateus/Documents/UFPE/EngComp-p2/SD/projeto2/projetoSD2/" 0 { } { { 0 { 0 ""} 0 123 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dist3\[3\] " "Info: Pin dist3\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { dist3[3] } } } { "projeto.v" "" { Text "C:/Users/Mateus/Documents/UFPE/EngComp-p2/SD/projeto2/projetoSD2/projeto.v" 4 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dist3[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mateus/Documents/UFPE/EngComp-p2/SD/projeto2/projetoSD2/" 0 { } { { 0 { 0 ""} 0 124 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dist3\[2\] " "Info: Pin dist3\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { dist3[2] } } } { "projeto.v" "" { Text "C:/Users/Mateus/Documents/UFPE/EngComp-p2/SD/projeto2/projetoSD2/projeto.v" 4 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dist3[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mateus/Documents/UFPE/EngComp-p2/SD/projeto2/projetoSD2/" 0 { } { { 0 { 0 ""} 0 125 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dist3\[1\] " "Info: Pin dist3\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { dist3[1] } } } { "projeto.v" "" { Text "C:/Users/Mateus/Documents/UFPE/EngComp-p2/SD/projeto2/projetoSD2/projeto.v" 4 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dist3[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mateus/Documents/UFPE/EngComp-p2/SD/projeto2/projetoSD2/" 0 { } { { 0 { 0 ""} 0 126 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dist3\[0\] " "Info: Pin dist3\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { dist3[0] } } } { "projeto.v" "" { Text "C:/Users/Mateus/Documents/UFPE/EngComp-p2/SD/projeto2/projetoSD2/projeto.v" 4 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dist3[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mateus/Documents/UFPE/EngComp-p2/SD/projeto2/projetoSD2/" 0 { } { { 0 { 0 ""} 0 127 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dist4\[6\] " "Info: Pin dist4\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { dist4[6] } } } { "projeto.v" "" { Text "C:/Users/Mateus/Documents/UFPE/EngComp-p2/SD/projeto2/projetoSD2/projeto.v" 4 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dist4[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mateus/Documents/UFPE/EngComp-p2/SD/projeto2/projetoSD2/" 0 { } { { 0 { 0 ""} 0 128 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dist4\[5\] " "Info: Pin dist4\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { dist4[5] } } } { "projeto.v" "" { Text "C:/Users/Mateus/Documents/UFPE/EngComp-p2/SD/projeto2/projetoSD2/projeto.v" 4 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dist4[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mateus/Documents/UFPE/EngComp-p2/SD/projeto2/projetoSD2/" 0 { } { { 0 { 0 ""} 0 129 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dist4\[4\] " "Info: Pin dist4\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { dist4[4] } } } { "projeto.v" "" { Text "C:/Users/Mateus/Documents/UFPE/EngComp-p2/SD/projeto2/projetoSD2/projeto.v" 4 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dist4[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mateus/Documents/UFPE/EngComp-p2/SD/projeto2/projetoSD2/" 0 { } { { 0 { 0 ""} 0 130 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dist4\[3\] " "Info: Pin dist4\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { dist4[3] } } } { "projeto.v" "" { Text "C:/Users/Mateus/Documents/UFPE/EngComp-p2/SD/projeto2/projetoSD2/projeto.v" 4 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dist4[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mateus/Documents/UFPE/EngComp-p2/SD/projeto2/projetoSD2/" 0 { } { { 0 { 0 ""} 0 131 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dist4\[2\] " "Info: Pin dist4\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { dist4[2] } } } { "projeto.v" "" { Text "C:/Users/Mateus/Documents/UFPE/EngComp-p2/SD/projeto2/projetoSD2/projeto.v" 4 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dist4[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mateus/Documents/UFPE/EngComp-p2/SD/projeto2/projetoSD2/" 0 { } { { 0 { 0 ""} 0 132 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dist4\[1\] " "Info: Pin dist4\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { dist4[1] } } } { "projeto.v" "" { Text "C:/Users/Mateus/Documents/UFPE/EngComp-p2/SD/projeto2/projetoSD2/projeto.v" 4 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dist4[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mateus/Documents/UFPE/EngComp-p2/SD/projeto2/projetoSD2/" 0 { } { { 0 { 0 ""} 0 133 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dist4\[0\] " "Info: Pin dist4\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { dist4[0] } } } { "projeto.v" "" { Text "C:/Users/Mateus/Documents/UFPE/EngComp-p2/SD/projeto2/projetoSD2/projeto.v" 4 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dist4[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mateus/Documents/UFPE/EngComp-p2/SD/projeto2/projetoSD2/" 0 { } { { 0 { 0 ""} 0 134 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Info: Pin clk not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { clk } } } { "projeto.v" "" { Text "C:/Users/Mateus/Documents/UFPE/EngComp-p2/SD/projeto2/projetoSD2/projeto.v" 3 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mateus/Documents/UFPE/EngComp-p2/SD/projeto2/projetoSD2/" 0 { } { { 0 { 0 ""} 0 135 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "btn3 " "Info: Pin btn3 not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { btn3 } } } { "projeto.v" "" { Text "C:/Users/Mateus/Documents/UFPE/EngComp-p2/SD/projeto2/projetoSD2/projeto.v" 3 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { btn3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mateus/Documents/UFPE/EngComp-p2/SD/projeto2/projetoSD2/" 0 { } { { 0 { 0 ""} 0 138 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "btn2 " "Info: Pin btn2 not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { btn2 } } } { "projeto.v" "" { Text "C:/Users/Mateus/Documents/UFPE/EngComp-p2/SD/projeto2/projetoSD2/projeto.v" 3 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { btn2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mateus/Documents/UFPE/EngComp-p2/SD/projeto2/projetoSD2/" 0 { } { { 0 { 0 ""} 0 137 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "btn4 " "Info: Pin btn4 not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { btn4 } } } { "projeto.v" "" { Text "C:/Users/Mateus/Documents/UFPE/EngComp-p2/SD/projeto2/projetoSD2/projeto.v" 3 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { btn4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mateus/Documents/UFPE/EngComp-p2/SD/projeto2/projetoSD2/" 0 { } { { 0 { 0 ""} 0 139 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "btn1 " "Info: Pin btn1 not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { btn1 } } } { "projeto.v" "" { Text "C:/Users/Mateus/Documents/UFPE/EngComp-p2/SD/projeto2/projetoSD2/projeto.v" 3 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { btn1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mateus/Documents/UFPE/EngComp-p2/SD/projeto2/projetoSD2/" 0 { } { { 0 { 0 ""} 0 136 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN 17 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node clk (placed in PIN 17 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { clk } } } { "projeto.v" "" { Text "C:/Users/Mateus/Documents/UFPE/EngComp-p2/SD/projeto2/projetoSD2/projeto.v" 3 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mateus/Documents/UFPE/EngComp-p2/SD/projeto2/projetoSD2/" 0 { } { { 0 { 0 ""} 0 135 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "32 unused 3.3V 4 28 0 " "Info: Number of I/O pins in group: 32 (unused VREF, 3.3V VCCIO, 4 input, 28 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 3 16 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  16 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 23 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  23 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 22 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  22 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 24 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "5.876 ns register register " "Info: Estimated most critical path is register to register delay of 5.876 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cronometro:comb_3\|i\[3\] 1 REG LAB_X10_Y1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X10_Y1; Fanout = 3; REG Node = 'cronometro:comb_3\|i\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cronometro:comb_3|i[3] } "NODE_NAME" } } { "cronometro.v" "" { Text "C:/Users/Mateus/Documents/UFPE/EngComp-p2/SD/projeto2/projetoSD2/cronometro.v" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.951 ns) + CELL(0.150 ns) 1.101 ns cronometro:comb_3\|Equal0~8 2 COMB LAB_X9_Y2 1 " "Info: 2: + IC(0.951 ns) + CELL(0.150 ns) = 1.101 ns; Loc. = LAB_X9_Y2; Fanout = 1; COMB Node = 'cronometro:comb_3\|Equal0~8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.101 ns" { cronometro:comb_3|i[3] cronometro:comb_3|Equal0~8 } "NODE_NAME" } } { "cronometro.v" "" { Text "C:/Users/Mateus/Documents/UFPE/EngComp-p2/SD/projeto2/projetoSD2/cronometro.v" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.127 ns) + CELL(0.438 ns) 1.666 ns cronometro:comb_3\|Equal0~9 3 COMB LAB_X9_Y2 2 " "Info: 3: + IC(0.127 ns) + CELL(0.438 ns) = 1.666 ns; Loc. = LAB_X9_Y2; Fanout = 2; COMB Node = 'cronometro:comb_3\|Equal0~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { cronometro:comb_3|Equal0~8 cronometro:comb_3|Equal0~9 } "NODE_NAME" } } { "cronometro.v" "" { Text "C:/Users/Mateus/Documents/UFPE/EngComp-p2/SD/projeto2/projetoSD2/cronometro.v" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.606 ns) + CELL(0.150 ns) 2.422 ns cronometro:comb_3\|Equal0~10 4 COMB LAB_X10_Y2 2 " "Info: 4: + IC(0.606 ns) + CELL(0.150 ns) = 2.422 ns; Loc. = LAB_X10_Y2; Fanout = 2; COMB Node = 'cronometro:comb_3\|Equal0~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.756 ns" { cronometro:comb_3|Equal0~9 cronometro:comb_3|Equal0~10 } "NODE_NAME" } } { "cronometro.v" "" { Text "C:/Users/Mateus/Documents/UFPE/EngComp-p2/SD/projeto2/projetoSD2/cronometro.v" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.397 ns) + CELL(0.414 ns) 3.233 ns cronometro:comb_3\|i\[30\]~33 5 COMB LAB_X10_Y2 2 " "Info: 5: + IC(0.397 ns) + CELL(0.414 ns) = 3.233 ns; Loc. = LAB_X10_Y2; Fanout = 2; COMB Node = 'cronometro:comb_3\|i\[30\]~33'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { cronometro:comb_3|Equal0~10 cronometro:comb_3|i[30]~33 } "NODE_NAME" } } { "cronometro.v" "" { Text "C:/Users/Mateus/Documents/UFPE/EngComp-p2/SD/projeto2/projetoSD2/cronometro.v" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.304 ns cronometro:comb_3\|i\[29\]~35 6 COMB LAB_X10_Y2 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 3.304 ns; Loc. = LAB_X10_Y2; Fanout = 2; COMB Node = 'cronometro:comb_3\|i\[29\]~35'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { cronometro:comb_3|i[30]~33 cronometro:comb_3|i[29]~35 } "NODE_NAME" } } { "cronometro.v" "" { Text "C:/Users/Mateus/Documents/UFPE/EngComp-p2/SD/projeto2/projetoSD2/cronometro.v" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.375 ns cronometro:comb_3\|i\[28\]~37 7 COMB LAB_X10_Y2 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 3.375 ns; Loc. = LAB_X10_Y2; Fanout = 2; COMB Node = 'cronometro:comb_3\|i\[28\]~37'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { cronometro:comb_3|i[29]~35 cronometro:comb_3|i[28]~37 } "NODE_NAME" } } { "cronometro.v" "" { Text "C:/Users/Mateus/Documents/UFPE/EngComp-p2/SD/projeto2/projetoSD2/cronometro.v" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.446 ns cronometro:comb_3\|i\[27\]~39 8 COMB LAB_X10_Y2 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 3.446 ns; Loc. = LAB_X10_Y2; Fanout = 2; COMB Node = 'cronometro:comb_3\|i\[27\]~39'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { cronometro:comb_3|i[28]~37 cronometro:comb_3|i[27]~39 } "NODE_NAME" } } { "cronometro.v" "" { Text "C:/Users/Mateus/Documents/UFPE/EngComp-p2/SD/projeto2/projetoSD2/cronometro.v" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.517 ns cronometro:comb_3\|i\[26\]~41 9 COMB LAB_X10_Y2 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 3.517 ns; Loc. = LAB_X10_Y2; Fanout = 2; COMB Node = 'cronometro:comb_3\|i\[26\]~41'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { cronometro:comb_3|i[27]~39 cronometro:comb_3|i[26]~41 } "NODE_NAME" } } { "cronometro.v" "" { Text "C:/Users/Mateus/Documents/UFPE/EngComp-p2/SD/projeto2/projetoSD2/cronometro.v" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.588 ns cronometro:comb_3\|i\[25\]~43 10 COMB LAB_X10_Y2 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 3.588 ns; Loc. = LAB_X10_Y2; Fanout = 2; COMB Node = 'cronometro:comb_3\|i\[25\]~43'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { cronometro:comb_3|i[26]~41 cronometro:comb_3|i[25]~43 } "NODE_NAME" } } { "cronometro.v" "" { Text "C:/Users/Mateus/Documents/UFPE/EngComp-p2/SD/projeto2/projetoSD2/cronometro.v" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.659 ns cronometro:comb_3\|i\[24\]~45 11 COMB LAB_X10_Y2 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 3.659 ns; Loc. = LAB_X10_Y2; Fanout = 2; COMB Node = 'cronometro:comb_3\|i\[24\]~45'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { cronometro:comb_3|i[25]~43 cronometro:comb_3|i[24]~45 } "NODE_NAME" } } { "cronometro.v" "" { Text "C:/Users/Mateus/Documents/UFPE/EngComp-p2/SD/projeto2/projetoSD2/cronometro.v" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.730 ns cronometro:comb_3\|i\[23\]~47 12 COMB LAB_X10_Y2 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 3.730 ns; Loc. = LAB_X10_Y2; Fanout = 2; COMB Node = 'cronometro:comb_3\|i\[23\]~47'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { cronometro:comb_3|i[24]~45 cronometro:comb_3|i[23]~47 } "NODE_NAME" } } { "cronometro.v" "" { Text "C:/Users/Mateus/Documents/UFPE/EngComp-p2/SD/projeto2/projetoSD2/cronometro.v" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.801 ns cronometro:comb_3\|i\[22\]~49 13 COMB LAB_X10_Y2 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 3.801 ns; Loc. = LAB_X10_Y2; Fanout = 2; COMB Node = 'cronometro:comb_3\|i\[22\]~49'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { cronometro:comb_3|i[23]~47 cronometro:comb_3|i[22]~49 } "NODE_NAME" } } { "cronometro.v" "" { Text "C:/Users/Mateus/Documents/UFPE/EngComp-p2/SD/projeto2/projetoSD2/cronometro.v" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.872 ns cronometro:comb_3\|i\[21\]~51 14 COMB LAB_X10_Y2 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 3.872 ns; Loc. = LAB_X10_Y2; Fanout = 2; COMB Node = 'cronometro:comb_3\|i\[21\]~51'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { cronometro:comb_3|i[22]~49 cronometro:comb_3|i[21]~51 } "NODE_NAME" } } { "cronometro.v" "" { Text "C:/Users/Mateus/Documents/UFPE/EngComp-p2/SD/projeto2/projetoSD2/cronometro.v" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.943 ns cronometro:comb_3\|i\[20\]~53 15 COMB LAB_X10_Y2 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 3.943 ns; Loc. = LAB_X10_Y2; Fanout = 2; COMB Node = 'cronometro:comb_3\|i\[20\]~53'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { cronometro:comb_3|i[21]~51 cronometro:comb_3|i[20]~53 } "NODE_NAME" } } { "cronometro.v" "" { Text "C:/Users/Mateus/Documents/UFPE/EngComp-p2/SD/projeto2/projetoSD2/cronometro.v" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.014 ns cronometro:comb_3\|i\[19\]~55 16 COMB LAB_X10_Y2 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 4.014 ns; Loc. = LAB_X10_Y2; Fanout = 2; COMB Node = 'cronometro:comb_3\|i\[19\]~55'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { cronometro:comb_3|i[20]~53 cronometro:comb_3|i[19]~55 } "NODE_NAME" } } { "cronometro.v" "" { Text "C:/Users/Mateus/Documents/UFPE/EngComp-p2/SD/projeto2/projetoSD2/cronometro.v" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.085 ns cronometro:comb_3\|i\[18\]~57 17 COMB LAB_X10_Y2 2 " "Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 4.085 ns; Loc. = LAB_X10_Y2; Fanout = 2; COMB Node = 'cronometro:comb_3\|i\[18\]~57'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { cronometro:comb_3|i[19]~55 cronometro:comb_3|i[18]~57 } "NODE_NAME" } } { "cronometro.v" "" { Text "C:/Users/Mateus/Documents/UFPE/EngComp-p2/SD/projeto2/projetoSD2/cronometro.v" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.156 ns cronometro:comb_3\|i\[17\]~59 18 COMB LAB_X10_Y2 2 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 4.156 ns; Loc. = LAB_X10_Y2; Fanout = 2; COMB Node = 'cronometro:comb_3\|i\[17\]~59'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { cronometro:comb_3|i[18]~57 cronometro:comb_3|i[17]~59 } "NODE_NAME" } } { "cronometro.v" "" { Text "C:/Users/Mateus/Documents/UFPE/EngComp-p2/SD/projeto2/projetoSD2/cronometro.v" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.227 ns cronometro:comb_3\|i\[16\]~61 19 COMB LAB_X10_Y2 2 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 4.227 ns; Loc. = LAB_X10_Y2; Fanout = 2; COMB Node = 'cronometro:comb_3\|i\[16\]~61'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { cronometro:comb_3|i[17]~59 cronometro:comb_3|i[16]~61 } "NODE_NAME" } } { "cronometro.v" "" { Text "C:/Users/Mateus/Documents/UFPE/EngComp-p2/SD/projeto2/projetoSD2/cronometro.v" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.090 ns) + CELL(0.071 ns) 4.388 ns cronometro:comb_3\|i\[15\]~63 20 COMB LAB_X10_Y1 2 " "Info: 20: + IC(0.090 ns) + CELL(0.071 ns) = 4.388 ns; Loc. = LAB_X10_Y1; Fanout = 2; COMB Node = 'cronometro:comb_3\|i\[15\]~63'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { cronometro:comb_3|i[16]~61 cronometro:comb_3|i[15]~63 } "NODE_NAME" } } { "cronometro.v" "" { Text "C:/Users/Mateus/Documents/UFPE/EngComp-p2/SD/projeto2/projetoSD2/cronometro.v" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.459 ns cronometro:comb_3\|i\[14\]~65 21 COMB LAB_X10_Y1 2 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 4.459 ns; Loc. = LAB_X10_Y1; Fanout = 2; COMB Node = 'cronometro:comb_3\|i\[14\]~65'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { cronometro:comb_3|i[15]~63 cronometro:comb_3|i[14]~65 } "NODE_NAME" } } { "cronometro.v" "" { Text "C:/Users/Mateus/Documents/UFPE/EngComp-p2/SD/projeto2/projetoSD2/cronometro.v" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.530 ns cronometro:comb_3\|i\[13\]~67 22 COMB LAB_X10_Y1 2 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 4.530 ns; Loc. = LAB_X10_Y1; Fanout = 2; COMB Node = 'cronometro:comb_3\|i\[13\]~67'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { cronometro:comb_3|i[14]~65 cronometro:comb_3|i[13]~67 } "NODE_NAME" } } { "cronometro.v" "" { Text "C:/Users/Mateus/Documents/UFPE/EngComp-p2/SD/projeto2/projetoSD2/cronometro.v" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.601 ns cronometro:comb_3\|i\[12\]~69 23 COMB LAB_X10_Y1 2 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 4.601 ns; Loc. = LAB_X10_Y1; Fanout = 2; COMB Node = 'cronometro:comb_3\|i\[12\]~69'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { cronometro:comb_3|i[13]~67 cronometro:comb_3|i[12]~69 } "NODE_NAME" } } { "cronometro.v" "" { Text "C:/Users/Mateus/Documents/UFPE/EngComp-p2/SD/projeto2/projetoSD2/cronometro.v" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.672 ns cronometro:comb_3\|i\[11\]~71 24 COMB LAB_X10_Y1 2 " "Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 4.672 ns; Loc. = LAB_X10_Y1; Fanout = 2; COMB Node = 'cronometro:comb_3\|i\[11\]~71'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { cronometro:comb_3|i[12]~69 cronometro:comb_3|i[11]~71 } "NODE_NAME" } } { "cronometro.v" "" { Text "C:/Users/Mateus/Documents/UFPE/EngComp-p2/SD/projeto2/projetoSD2/cronometro.v" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.743 ns cronometro:comb_3\|i\[10\]~73 25 COMB LAB_X10_Y1 2 " "Info: 25: + IC(0.000 ns) + CELL(0.071 ns) = 4.743 ns; Loc. = LAB_X10_Y1; Fanout = 2; COMB Node = 'cronometro:comb_3\|i\[10\]~73'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { cronometro:comb_3|i[11]~71 cronometro:comb_3|i[10]~73 } "NODE_NAME" } } { "cronometro.v" "" { Text "C:/Users/Mateus/Documents/UFPE/EngComp-p2/SD/projeto2/projetoSD2/cronometro.v" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.814 ns cronometro:comb_3\|i\[9\]~75 26 COMB LAB_X10_Y1 2 " "Info: 26: + IC(0.000 ns) + CELL(0.071 ns) = 4.814 ns; Loc. = LAB_X10_Y1; Fanout = 2; COMB Node = 'cronometro:comb_3\|i\[9\]~75'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { cronometro:comb_3|i[10]~73 cronometro:comb_3|i[9]~75 } "NODE_NAME" } } { "cronometro.v" "" { Text "C:/Users/Mateus/Documents/UFPE/EngComp-p2/SD/projeto2/projetoSD2/cronometro.v" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.885 ns cronometro:comb_3\|i\[8\]~77 27 COMB LAB_X10_Y1 2 " "Info: 27: + IC(0.000 ns) + CELL(0.071 ns) = 4.885 ns; Loc. = LAB_X10_Y1; Fanout = 2; COMB Node = 'cronometro:comb_3\|i\[8\]~77'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { cronometro:comb_3|i[9]~75 cronometro:comb_3|i[8]~77 } "NODE_NAME" } } { "cronometro.v" "" { Text "C:/Users/Mateus/Documents/UFPE/EngComp-p2/SD/projeto2/projetoSD2/cronometro.v" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.956 ns cronometro:comb_3\|i\[7\]~79 28 COMB LAB_X10_Y1 2 " "Info: 28: + IC(0.000 ns) + CELL(0.071 ns) = 4.956 ns; Loc. = LAB_X10_Y1; Fanout = 2; COMB Node = 'cronometro:comb_3\|i\[7\]~79'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { cronometro:comb_3|i[8]~77 cronometro:comb_3|i[7]~79 } "NODE_NAME" } } { "cronometro.v" "" { Text "C:/Users/Mateus/Documents/UFPE/EngComp-p2/SD/projeto2/projetoSD2/cronometro.v" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.027 ns cronometro:comb_3\|i\[6\]~81 29 COMB LAB_X10_Y1 2 " "Info: 29: + IC(0.000 ns) + CELL(0.071 ns) = 5.027 ns; Loc. = LAB_X10_Y1; Fanout = 2; COMB Node = 'cronometro:comb_3\|i\[6\]~81'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { cronometro:comb_3|i[7]~79 cronometro:comb_3|i[6]~81 } "NODE_NAME" } } { "cronometro.v" "" { Text "C:/Users/Mateus/Documents/UFPE/EngComp-p2/SD/projeto2/projetoSD2/cronometro.v" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.098 ns cronometro:comb_3\|i\[5\]~83 30 COMB LAB_X10_Y1 2 " "Info: 30: + IC(0.000 ns) + CELL(0.071 ns) = 5.098 ns; Loc. = LAB_X10_Y1; Fanout = 2; COMB Node = 'cronometro:comb_3\|i\[5\]~83'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { cronometro:comb_3|i[6]~81 cronometro:comb_3|i[5]~83 } "NODE_NAME" } } { "cronometro.v" "" { Text "C:/Users/Mateus/Documents/UFPE/EngComp-p2/SD/projeto2/projetoSD2/cronometro.v" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.169 ns cronometro:comb_3\|i\[4\]~85 31 COMB LAB_X10_Y1 2 " "Info: 31: + IC(0.000 ns) + CELL(0.071 ns) = 5.169 ns; Loc. = LAB_X10_Y1; Fanout = 2; COMB Node = 'cronometro:comb_3\|i\[4\]~85'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { cronometro:comb_3|i[5]~83 cronometro:comb_3|i[4]~85 } "NODE_NAME" } } { "cronometro.v" "" { Text "C:/Users/Mateus/Documents/UFPE/EngComp-p2/SD/projeto2/projetoSD2/cronometro.v" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.240 ns cronometro:comb_3\|i\[3\]~87 32 COMB LAB_X10_Y1 2 " "Info: 32: + IC(0.000 ns) + CELL(0.071 ns) = 5.240 ns; Loc. = LAB_X10_Y1; Fanout = 2; COMB Node = 'cronometro:comb_3\|i\[3\]~87'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { cronometro:comb_3|i[4]~85 cronometro:comb_3|i[3]~87 } "NODE_NAME" } } { "cronometro.v" "" { Text "C:/Users/Mateus/Documents/UFPE/EngComp-p2/SD/projeto2/projetoSD2/cronometro.v" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.311 ns cronometro:comb_3\|i\[2\]~89 33 COMB LAB_X10_Y1 2 " "Info: 33: + IC(0.000 ns) + CELL(0.071 ns) = 5.311 ns; Loc. = LAB_X10_Y1; Fanout = 2; COMB Node = 'cronometro:comb_3\|i\[2\]~89'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { cronometro:comb_3|i[3]~87 cronometro:comb_3|i[2]~89 } "NODE_NAME" } } { "cronometro.v" "" { Text "C:/Users/Mateus/Documents/UFPE/EngComp-p2/SD/projeto2/projetoSD2/cronometro.v" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.382 ns cronometro:comb_3\|i\[1\]~91 34 COMB LAB_X10_Y1 1 " "Info: 34: + IC(0.000 ns) + CELL(0.071 ns) = 5.382 ns; Loc. = LAB_X10_Y1; Fanout = 1; COMB Node = 'cronometro:comb_3\|i\[1\]~91'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { cronometro:comb_3|i[2]~89 cronometro:comb_3|i[1]~91 } "NODE_NAME" } } { "cronometro.v" "" { Text "C:/Users/Mateus/Documents/UFPE/EngComp-p2/SD/projeto2/projetoSD2/cronometro.v" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 5.792 ns cronometro:comb_3\|i\[0\]~92 35 COMB LAB_X10_Y1 1 " "Info: 35: + IC(0.000 ns) + CELL(0.410 ns) = 5.792 ns; Loc. = LAB_X10_Y1; Fanout = 1; COMB Node = 'cronometro:comb_3\|i\[0\]~92'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { cronometro:comb_3|i[1]~91 cronometro:comb_3|i[0]~92 } "NODE_NAME" } } { "cronometro.v" "" { Text "C:/Users/Mateus/Documents/UFPE/EngComp-p2/SD/projeto2/projetoSD2/cronometro.v" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 5.876 ns cronometro:comb_3\|i\[0\] 36 REG LAB_X10_Y1 2 " "Info: 36: + IC(0.000 ns) + CELL(0.084 ns) = 5.876 ns; Loc. = LAB_X10_Y1; Fanout = 2; REG Node = 'cronometro:comb_3\|i\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { cronometro:comb_3|i[0]~92 cronometro:comb_3|i[0] } "NODE_NAME" } } { "cronometro.v" "" { Text "C:/Users/Mateus/Documents/UFPE/EngComp-p2/SD/projeto2/projetoSD2/cronometro.v" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.705 ns ( 63.05 % ) " "Info: Total cell delay = 3.705 ns ( 63.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.171 ns ( 36.95 % ) " "Info: Total interconnect delay = 2.171 ns ( 36.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.876 ns" { cronometro:comb_3|i[3] cronometro:comb_3|Equal0~8 cronometro:comb_3|Equal0~9 cronometro:comb_3|Equal0~10 cronometro:comb_3|i[30]~33 cronometro:comb_3|i[29]~35 cronometro:comb_3|i[28]~37 cronometro:comb_3|i[27]~39 cronometro:comb_3|i[26]~41 cronometro:comb_3|i[25]~43 cronometro:comb_3|i[24]~45 cronometro:comb_3|i[23]~47 cronometro:comb_3|i[22]~49 cronometro:comb_3|i[21]~51 cronometro:comb_3|i[20]~53 cronometro:comb_3|i[19]~55 cronometro:comb_3|i[18]~57 cronometro:comb_3|i[17]~59 cronometro:comb_3|i[16]~61 cronometro:comb_3|i[15]~63 cronometro:comb_3|i[14]~65 cronometro:comb_3|i[13]~67 cronometro:comb_3|i[12]~69 cronometro:comb_3|i[11]~71 cronometro:comb_3|i[10]~73 cronometro:comb_3|i[9]~75 cronometro:comb_3|i[8]~77 cronometro:comb_3|i[7]~79 cronometro:comb_3|i[6]~81 cronometro:comb_3|i[5]~83 cronometro:comb_3|i[4]~85 cronometro:comb_3|i[3]~87 cronometro:comb_3|i[2]~89 cronometro:comb_3|i[1]~91 cronometro:comb_3|i[0]~92 cronometro:comb_3|i[0] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Info: Average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X0_Y0 X13_Y14 " "Info: Peak interconnect usage is 3% of the available device resources in the region that extends from location X0_Y0 to location X13_Y14" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Info: Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "28 " "Warning: Found 28 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dist1\[6\] 0 " "Info: Pin \"dist1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dist1\[5\] 0 " "Info: Pin \"dist1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dist1\[4\] 0 " "Info: Pin \"dist1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dist1\[3\] 0 " "Info: Pin \"dist1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dist1\[2\] 0 " "Info: Pin \"dist1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dist1\[1\] 0 " "Info: Pin \"dist1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dist1\[0\] 0 " "Info: Pin \"dist1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dist2\[6\] 0 " "Info: Pin \"dist2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dist2\[5\] 0 " "Info: Pin \"dist2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dist2\[4\] 0 " "Info: Pin \"dist2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dist2\[3\] 0 " "Info: Pin \"dist2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dist2\[2\] 0 " "Info: Pin \"dist2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dist2\[1\] 0 " "Info: Pin \"dist2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dist2\[0\] 0 " "Info: Pin \"dist2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dist3\[6\] 0 " "Info: Pin \"dist3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dist3\[5\] 0 " "Info: Pin \"dist3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dist3\[4\] 0 " "Info: Pin \"dist3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dist3\[3\] 0 " "Info: Pin \"dist3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dist3\[2\] 0 " "Info: Pin \"dist3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dist3\[1\] 0 " "Info: Pin \"dist3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dist3\[0\] 0 " "Info: Pin \"dist3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dist4\[6\] 0 " "Info: Pin \"dist4\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dist4\[5\] 0 " "Info: Pin \"dist4\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dist4\[4\] 0 " "Info: Pin \"dist4\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dist4\[3\] 0 " "Info: Pin \"dist4\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dist4\[2\] 0 " "Info: Pin \"dist4\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dist4\[1\] 0 " "Info: Pin \"dist4\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dist4\[0\] 0 " "Info: Pin \"dist4\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "235 " "Info: Peak virtual memory: 235 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 26 08:40:49 2022 " "Info: Processing ended: Tue Apr 26 08:40:49 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Info: Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Info: Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
