// Seed: 1584444085
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_2 = id_5 ? id_5 : 1 == id_2;
  wand id_6 = 1;
  assign id_6 = id_6;
endmodule
module module_1 (
    output tri id_0,
    input wand id_1,
    input supply1 id_2,
    output tri1 id_3,
    output tri1 id_4,
    output wire id_5,
    output wire id_6,
    input supply0 id_7,
    input wand id_8,
    output wor id_9,
    input wire id_10,
    output wire id_11,
    output tri0 id_12,
    input supply1 id_13,
    input supply0 id_14,
    output supply1 id_15,
    input tri0 id_16,
    input supply1 id_17
);
  tri id_19 = id_8;
  tri id_20 = id_2, id_21;
  supply0 id_22 = 1;
  assign id_20 = 1;
  module_0(
      id_22, id_22, id_22, id_22, id_22
  );
endmodule
