// SPDX-License-Identifier: Apache-2.0 OR MIT
// This file is @generated by test-helper-internal-codegen
// (generate function at tools/codegen/src/ffi.rs).
// It is not intended for manual editing.

#![cfg_attr(rustfmt, rustfmt::skip)]

pub type uint_t = ::std::os::raw::c_uint;
pub const AV_HW1_IDX: u32 = 0;
pub const AV_HW2_IDX: u32 = 1;
pub const AV_HW3_IDX: u32 = 2;
extern "C" {
    pub fn getisax(arg1: *mut u32, arg2: uint_t) -> uint_t;
}
pub const AV_SPARC_B_MUL32: u32 = 0;
pub const AV_SPARC_MUL32: u32 = 1;
pub const AV_SPARC_B_DIV32: u32 = 1;
pub const AV_SPARC_DIV32: u32 = 2;
pub const AV_SPARC_B_FSMULD: u32 = 2;
pub const AV_SPARC_FSMULD: u32 = 4;
pub const AV_SPARC_B_V8PLUS: u32 = 3;
pub const AV_SPARC_V8PLUS: u32 = 8;
pub const AV_SPARC_B_POPC: u32 = 4;
pub const AV_SPARC_POPC: u32 = 16;
pub const AV_SPARC_B_VIS: u32 = 5;
pub const AV_SPARC_VIS: u32 = 32;
pub const AV_SPARC_B_VIS2: u32 = 6;
pub const AV_SPARC_VIS2: u32 = 64;
pub const AV_SPARC_B_ASI_BLK_INIT: u32 = 7;
pub const AV_SPARC_ASI_BLK_INIT: u32 = 128;
pub const AV_SPARC_B_FMAF: u32 = 8;
pub const AV_SPARC_FMAF: u32 = 256;
pub const AV_SPARC_B_VIS3: u32 = 10;
pub const AV_SPARC_VIS3: u32 = 1024;
pub const AV_SPARC_B_HPC: u32 = 11;
pub const AV_SPARC_HPC: u32 = 2048;
pub const AV_SPARC_B_FJATHHPC: u32 = 12;
pub const AV_SPARC_FJATHHPC: u32 = 4096;
pub const AV_SPARC_B_FJDES: u32 = 13;
pub const AV_SPARC_FJDES: u32 = 8192;
pub const AV_SPARC_B_FJFMAU: u32 = 14;
pub const AV_SPARC_FJFMAU: u32 = 16384;
pub const AV_SPARC_B_IMA: u32 = 15;
pub const AV_SPARC_IMA: u32 = 32768;
pub const AV_SPARC_B_FJAES: u32 = 16;
pub const AV_SPARC_FJAES: u32 = 65536;
pub const AV_SPARC_B_AES: u32 = 17;
pub const AV_SPARC_AES: u32 = 131072;
pub const AV_SPARC_B_DES: u32 = 18;
pub const AV_SPARC_DES: u32 = 262144;
pub const AV_SPARC_B_KASUMI: u32 = 19;
pub const AV_SPARC_KASUMI: u32 = 524288;
pub const AV_SPARC_B_CAMELLIA: u32 = 20;
pub const AV_SPARC_CAMELLIA: u32 = 1048576;
pub const AV_SPARC_B_MD5: u32 = 21;
pub const AV_SPARC_MD5: u32 = 2097152;
pub const AV_SPARC_B_SHA1: u32 = 22;
pub const AV_SPARC_SHA1: u32 = 4194304;
pub const AV_SPARC_B_SHA256: u32 = 23;
pub const AV_SPARC_SHA256: u32 = 8388608;
pub const AV_SPARC_B_SHA512: u32 = 24;
pub const AV_SPARC_SHA512: u32 = 16777216;
pub const AV_SPARC_B_MPMUL: u32 = 25;
pub const AV_SPARC_MPMUL: u32 = 33554432;
pub const AV_SPARC_B_MONT: u32 = 26;
pub const AV_SPARC_MONT: u32 = 67108864;
pub const AV_SPARC_B_PAUSE: u32 = 27;
pub const AV_SPARC_PAUSE: u32 = 134217728;
pub const AV_SPARC_B_CBCOND: u32 = 28;
pub const AV_SPARC_CBCOND: u32 = 268435456;
pub const AV_SPARC_B_CRC32C: u32 = 29;
pub const AV_SPARC_CRC32C: u32 = 536870912;
pub const AV_SPARC_B_FJIEEEDEC: u32 = 30;
pub const AV_SPARC_FJIEEEDEC: u32 = 1073741824;
pub const AV_SPARC_B_FJORCLNUM: u32 = 31;
pub const AV_SPARC_FJORCLNUM: u32 = 2147483648;
pub const AV2_SPARC_B_FJATHPLUS: u32 = 0;
pub const AV2_SPARC_FJATHPLUS: u32 = 1;
pub const AV2_SPARC_B_VIS3B: u32 = 1;
pub const AV2_SPARC_VIS3B: u32 = 2;
pub const AV2_SPARC_B_ADI: u32 = 2;
pub const AV2_SPARC_ADI: u32 = 4;
pub const AV2_SPARC_B_SPARC5: u32 = 3;
pub const AV2_SPARC_SPARC5: u32 = 8;
pub const AV2_SPARC_B_MWAIT: u32 = 4;
pub const AV2_SPARC_MWAIT: u32 = 16;
pub const AV2_SPARC_B_XMPMUL: u32 = 5;
pub const AV2_SPARC_XMPMUL: u32 = 32;
pub const AV2_SPARC_B_XMONT: u32 = 6;
pub const AV2_SPARC_XMONT: u32 = 64;
pub const AV2_SPARC_B_PAUSE_NSEC: u32 = 7;
pub const AV2_SPARC_PAUSE_NSEC: u32 = 128;
pub const AV2_SPARC_B_VAMASK: u32 = 8;
pub const AV2_SPARC_VAMASK: u32 = 256;
pub const AV2_SPARC_B_SPARC6: u32 = 9;
pub const AV2_SPARC_SPARC6: u32 = 512;
pub const AV2_SPARC_B_ONADDSUB: u32 = 10;
pub const AV2_SPARC_ONADDSUB: u32 = 1024;
pub const AV2_SPARC_B_ONMUL: u32 = 11;
pub const AV2_SPARC_ONMUL: u32 = 2048;
pub const AV2_SPARC_B_ONDIV: u32 = 12;
pub const AV2_SPARC_ONDIV: u32 = 4096;
pub const AV2_SPARC_B_DICTUNP: u32 = 13;
pub const AV2_SPARC_DICTUNP: u32 = 8192;
pub const AV2_SPARC_B_FPCMPSHL: u32 = 14;
pub const AV2_SPARC_FPCMPSHL: u32 = 16384;
pub const AV2_SPARC_B_RLE: u32 = 15;
pub const AV2_SPARC_RLE: u32 = 32768;
pub const AV2_SPARC_B_SHA3: u32 = 16;
pub const AV2_SPARC_SHA3: u32 = 65536;
pub const AV2_SPARC_B_FJATHPLUS2: u32 = 17;
pub const AV2_SPARC_FJATHPLUS2: u32 = 131072;
pub const AV2_SPARC_B_VIS3C: u32 = 18;
pub const AV2_SPARC_VIS3C: u32 = 262144;
pub const AV2_SPARC_B_SPARC5B: u32 = 19;
pub const AV2_SPARC_SPARC5B: u32 = 524288;
pub const AV2_SPARC_B_MME: u32 = 20;
pub const AV2_SPARC_MME: u32 = 1048576;
pub const AV_SPARC_HWMUL_32x32: u32 = 1;
pub const AV_SPARC_HWDIV_32x32: u32 = 2;
pub const AV_SPARC_HWFSMULD: u32 = 4;
