===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 1.2594 seconds

  ----User Time----  ----Wall Time----  ----Name----
    0.2697 ( 16.8%)    0.2697 ( 21.4%)  FIR Parser
    1.0900 ( 67.8%)    0.7408 ( 58.8%)  'firrtl.circuit' Pipeline
    0.1360 (  8.5%)    0.0721 (  5.7%)    'firrtl.module' Pipeline
    0.1201 (  7.5%)    0.0638 (  5.1%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.0159 (  1.0%)    0.0083 (  0.7%)      LowerCHIRRTL
    0.0219 (  1.4%)    0.0219 (  1.7%)    InferWidths
    0.0541 (  3.4%)    0.0541 (  4.3%)    InferResets
    0.0022 (  0.1%)    0.0022 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.1310 (  8.1%)    0.1310 ( 10.4%)    LowerFIRRTLTypes
    0.5964 ( 37.1%)    0.3110 ( 24.7%)    'firrtl.module' Pipeline
    0.0873 (  5.4%)    0.0488 (  3.9%)      ExpandWhens
    0.5090 ( 31.6%)    0.2622 ( 20.8%)      Canonicalizer
    0.0214 (  1.3%)    0.0214 (  1.7%)    Inliner
    0.0266 (  1.7%)    0.0266 (  2.1%)    IMConstProp
    0.0004 (  0.0%)    0.0004 (  0.0%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    BlackBoxReader
    0.1023 (  6.4%)    0.1023 (  8.1%)    'firrtl.module' Pipeline
    0.1023 (  6.4%)    0.1023 (  8.1%)      Canonicalizer
    0.0788 (  4.9%)    0.0788 (  6.3%)  LowerFIRRTLToHW
    0.0000 (  0.0%)    0.0000 (  0.0%)  HWMemSimImpl
    0.0924 (  5.7%)    0.0924 (  7.3%)  'hw.module' Pipeline
    0.0009 (  0.1%)    0.0009 (  0.1%)    HWCleanup
    0.0274 (  1.7%)    0.0274 (  2.2%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0634 (  3.9%)    0.0634 (  5.0%)    Canonicalizer
    0.0008 (  0.0%)    0.0008 (  0.1%)    HWLegalizeModules
    0.0054 (  0.3%)    0.0054 (  0.4%)  HWLegalizeNames
    0.0141 (  0.9%)    0.0141 (  1.1%)  'hw.module' Pipeline
    0.0141 (  0.9%)    0.0141 (  1.1%)    PrettifyVerilog
    0.0570 (  3.5%)    0.0570 (  4.5%)  ExportVerilog emission
    0.0010 (  0.1%)    0.0010 (  0.1%)  Rest
    1.6086 (100.0%)    1.2594 (100.0%)  Total

{
  totalTime: 1.27,
  maxMemory: 66183168
}
