

Microchip MPLAB XC8 Assembler V2.40 build 20220703182018 
                                                                                               Wed Jan 25 19:48:03 2023

Microchip MPLAB XC8 C Compiler v2.40 (Free license) build 20220703182018 Og1 
     1                           	processor	18F4550
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
     9                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    10                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    11                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    12   000000                     
    13                           ; Version 2.40
    14                           ; Generated 17/11/2021 GMT
    15                           ; 
    16                           ; Copyright Â© 2021, Microchip Technology Inc. and its subsidiaries ("Microchip")
    17                           ; All rights reserved.
    18                           ; 
    19                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    20                           ; 
    21                           ; Redistribution and use in source and binary forms, with or without modification, are
    22                           ; permitted provided that the following conditions are met:
    23                           ; 
    24                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    25                           ;        conditions and the following disclaimer.
    26                           ; 
    27                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    28                           ;        of conditions and the following disclaimer in the documentation and/or other
    29                           ;        materials provided with the distribution. Publication is not required when
    30                           ;        this file is used in an embedded application.
    31                           ; 
    32                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    33                           ;        software without specific prior written permission.
    34                           ; 
    35                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    36                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    37                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    38                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    39                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    40                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    41                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    42                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    43                           ; 
    44                           ; 
    45                           ; Code-generator required, PIC18F4550 Definitions
    46                           ; 
    47                           ; SFR Addresses
    48   000000                     
    49                           ; #config settings
    50                           
    51                           	psect	cinit
    52   007FFA                     __pcinit:
    53                           	callstack 0
    54   007FFA                     start_initialization:
    55                           	callstack 0
    56   007FFA                     __initialization:
    57                           	callstack 0
    58   007FFA                     end_of_initialization:
    59                           	callstack 0
    60   007FFA                     __end_of__initialization:
    61                           	callstack 0
    62   007FFA  0100               	movlb	0
    63   007FFC  EFFB  F03F         	goto	_main	;jump to C main() function
    64                           
    65                           	psect	cstackCOMRAM
    66   000000                     __pcstackCOMRAM:
    67                           	callstack 0
    68   000000                     
    69                           ; 1 bytes @ 0x0
    70 ;;
    71 ;;Main: autosize = 0, tempsize = 0, incstack = 0, save=0
    72 ;;
    73 ;; *************** function _main *****************
    74 ;; Defined at:
    75 ;;		line 98 in file "MiPrimerProyecto.c"
    76 ;; Parameters:    Size  Location     Type
    77 ;;		None
    78 ;; Auto vars:     Size  Location     Type
    79 ;;		None
    80 ;; Return value:  Size  Location     Type
    81 ;;                  1    wreg      void 
    82 ;; Registers used:
    83 ;;		None
    84 ;; Tracked objects:
    85 ;;		On entry : 0/0
    86 ;;		On exit  : 0/0
    87 ;;		Unchanged: 0/0
    88 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
    89 ;;      Params:         0       0       0       0       0       0       0       0       0
    90 ;;      Locals:         0       0       0       0       0       0       0       0       0
    91 ;;      Temps:          0       0       0       0       0       0       0       0       0
    92 ;;      Totals:         0       0       0       0       0       0       0       0       0
    93 ;;Total ram usage:        0 bytes
    94 ;; This function calls:
    95 ;;		Nothing
    96 ;; This function is called by:
    97 ;;		Startup code after reset
    98 ;; This function uses a non-reentrant model
    99 ;;
   100                           
   101                           	psect	text0
   102   007FF6                     __ptext0:
   103                           	callstack 0
   104   007FF6                     _main:
   105                           	callstack 31
   106   007FF6  EF00  F000         	goto	start
   107   007FFA                     __end_of_main:
   108                           	callstack 0
   109   000000                     
   110                           	psect	rparam
   111   000000                     
   112                           	psect	idloc
   113                           
   114                           ;Config register IDLOC0 @ 0x200000
   115                           ;	unspecified, using default values
   116   200000                     	org	2097152
   117   200000  FF                 	db	255
   118                           
   119                           ;Config register IDLOC1 @ 0x200001
   120                           ;	unspecified, using default values
   121   200001                     	org	2097153
   122   200001  FF                 	db	255
   123                           
   124                           ;Config register IDLOC2 @ 0x200002
   125                           ;	unspecified, using default values
   126   200002                     	org	2097154
   127   200002  FF                 	db	255
   128                           
   129                           ;Config register IDLOC3 @ 0x200003
   130                           ;	unspecified, using default values
   131   200003                     	org	2097155
   132   200003  FF                 	db	255
   133                           
   134                           ;Config register IDLOC4 @ 0x200004
   135                           ;	unspecified, using default values
   136   200004                     	org	2097156
   137   200004  FF                 	db	255
   138                           
   139                           ;Config register IDLOC5 @ 0x200005
   140                           ;	unspecified, using default values
   141   200005                     	org	2097157
   142   200005  FF                 	db	255
   143                           
   144                           ;Config register IDLOC6 @ 0x200006
   145                           ;	unspecified, using default values
   146   200006                     	org	2097158
   147   200006  FF                 	db	255
   148                           
   149                           ;Config register IDLOC7 @ 0x200007
   150                           ;	unspecified, using default values
   151   200007                     	org	2097159
   152   200007  FF                 	db	255
   153                           
   154                           	psect	config
   155                           
   156                           ;Config register CONFIG1L @ 0x300000
   157                           ;	PLL Prescaler Selection bits
   158                           ;	PLLDIV = 2, Divide by 2 (8 MHz oscillator input)
   159                           ;	System Clock Postscaler Selection bits
   160                           ;	CPUDIV = OSC1_PLL2, [Primary Oscillator Src: /1][96 MHz PLL Src: /2]
   161                           ;	USB Clock Selection bit (used in Full-Speed USB mode only; UCFG:FSEN = 1)
   162                           ;	USBDIV = 2, USB clock source comes from the 96 MHz PLL divided by 2
   163   300000                     	org	3145728
   164   300000  21                 	db	33
   165                           
   166                           ;Config register CONFIG1H @ 0x300001
   167                           ;	Oscillator Selection bits
   168                           ;	FOSC = HSPLL_HS, HS oscillator, PLL enabled (HSPLL)
   169                           ;	Fail-Safe Clock Monitor Enable bit
   170                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   171                           ;	Internal/External Oscillator Switchover bit
   172                           ;	IESO = OFF, Oscillator Switchover mode disabled
   173   300001                     	org	3145729
   174   300001  0E                 	db	14
   175                           
   176                           ;Config register CONFIG2L @ 0x300002
   177                           ;	Power-up Timer Enable bit
   178                           ;	PWRT = OFF, PWRT disabled
   179                           ;	Brown-out Reset Enable bits
   180                           ;	BOR = OFF, Brown-out Reset disabled in hardware and software
   181                           ;	Brown-out Reset Voltage bits
   182                           ;	BORV = 3, Minimum setting 2.05V
   183                           ;	USB Voltage Regulator Enable bit
   184                           ;	VREGEN = OFF, USB voltage regulator disabled
   185   300002                     	org	3145730
   186   300002  19                 	db	25
   187                           
   188                           ;Config register CONFIG2H @ 0x300003
   189                           ;	Watchdog Timer Enable bit
   190                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   191                           ;	Watchdog Timer Postscale Select bits
   192                           ;	WDTPS = 32768, 1:32768
   193   300003                     	org	3145731
   194   300003  1E                 	db	30
   195                           
   196                           ; Padding undefined space
   197   300004                     	org	3145732
   198   300004  FF                 	db	255
   199                           
   200                           ;Config register CONFIG3H @ 0x300005
   201                           ;	CCP2 MUX bit
   202                           ;	CCP2MX = ON, CCP2 input/output is multiplexed with RC1
   203                           ;	PORTB A/D Enable bit
   204                           ;	PBADEN = OFF, PORTB<4:0> pins are configured as digital I/O on Reset
   205                           ;	Low-Power Timer 1 Oscillator Enable bit
   206                           ;	LPT1OSC = OFF, Timer1 configured for higher power operation
   207                           ;	MCLR Pin Enable bit
   208                           ;	MCLRE = ON, MCLR pin enabled; RE3 input pin disabled
   209   300005                     	org	3145733
   210   300005  81                 	db	129
   211                           
   212                           ;Config register CONFIG4L @ 0x300006
   213                           ;	Stack Full/Underflow Reset Enable bit
   214                           ;	STVREN = ON, Stack full/underflow will cause Reset
   215                           ;	Single-Supply ICSP Enable bit
   216                           ;	LVP = ON, Single-Supply ICSP enabled
   217                           ;	Dedicated In-Circuit Debug/Programming Port (ICPORT) Enable bit
   218                           ;	ICPRT = OFF, ICPORT disabled
   219                           ;	Extended Instruction Set Enable bit
   220                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mo
      +                          de)
   221                           ;	Background Debugger Enable bit
   222                           ;	DEBUG = 0x1, unprogrammed default
   223   300006                     	org	3145734
   224   300006  85                 	db	133
   225                           
   226                           ; Padding undefined space
   227   300007                     	org	3145735
   228   300007  FF                 	db	255
   229                           
   230                           ;Config register CONFIG5L @ 0x300008
   231                           ;	Code Protection bit
   232                           ;	CP0 = OFF, Block 0 (000800-001FFFh) is not code-protected
   233                           ;	Code Protection bit
   234                           ;	CP1 = OFF, Block 1 (002000-003FFFh) is not code-protected
   235                           ;	Code Protection bit
   236                           ;	CP2 = OFF, Block 2 (004000-005FFFh) is not code-protected
   237                           ;	Code Protection bit
   238                           ;	CP3 = OFF, Block 3 (006000-007FFFh) is not code-protected
   239   300008                     	org	3145736
   240   300008  0F                 	db	15
   241                           
   242                           ;Config register CONFIG5H @ 0x300009
   243                           ;	Boot Block Code Protection bit
   244                           ;	CPB = OFF, Boot block (000000-0007FFh) is not code-protected
   245                           ;	Data EEPROM Code Protection bit
   246                           ;	CPD = OFF, Data EEPROM is not code-protected
   247   300009                     	org	3145737
   248   300009  C0                 	db	192
   249                           
   250                           ;Config register CONFIG6L @ 0x30000A
   251                           ;	Write Protection bit
   252                           ;	WRT0 = OFF, Block 0 (000800-001FFFh) is not write-protected
   253                           ;	Write Protection bit
   254                           ;	WRT1 = OFF, Block 1 (002000-003FFFh) is not write-protected
   255                           ;	Write Protection bit
   256                           ;	WRT2 = OFF, Block 2 (004000-005FFFh) is not write-protected
   257                           ;	Write Protection bit
   258                           ;	WRT3 = OFF, Block 3 (006000-007FFFh) is not write-protected
   259   30000A                     	org	3145738
   260   30000A  0F                 	db	15
   261                           
   262                           ;Config register CONFIG6H @ 0x30000B
   263                           ;	Configuration Register Write Protection bit
   264                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) are not write-protected
   265                           ;	Boot Block Write Protection bit
   266                           ;	WRTB = OFF, Boot block (000000-0007FFh) is not write-protected
   267                           ;	Data EEPROM Write Protection bit
   268                           ;	WRTD = OFF, Data EEPROM is not write-protected
   269   30000B                     	org	3145739
   270   30000B  E0                 	db	224
   271                           
   272                           ;Config register CONFIG7L @ 0x30000C
   273                           ;	Table Read Protection bit
   274                           ;	EBTR0 = OFF, Block 0 (000800-001FFFh) is not protected from table reads executed in ot
      +                          her blocks
   275                           ;	Table Read Protection bit
   276                           ;	EBTR1 = OFF, Block 1 (002000-003FFFh) is not protected from table reads executed in ot
      +                          her blocks
   277                           ;	Table Read Protection bit
   278                           ;	EBTR2 = OFF, Block 2 (004000-005FFFh) is not protected from table reads executed in ot
      +                          her blocks
   279                           ;	Table Read Protection bit
   280                           ;	EBTR3 = OFF, Block 3 (006000-007FFFh) is not protected from table reads executed in ot
      +                          her blocks
   281   30000C                     	org	3145740
   282   30000C  0F                 	db	15
   283                           
   284                           ;Config register CONFIG7H @ 0x30000D
   285                           ;	Boot Block Table Read Protection bit
   286                           ;	EBTRB = OFF, Boot block (000000-0007FFh) is not protected from table reads executed in
      +                           other blocks
   287   30000D                     	org	3145741
   288   30000D  40                 	db	64
   289                           tosu	equ	0xFFF
   290                           tosh	equ	0xFFE
   291                           tosl	equ	0xFFD
   292                           stkptr	equ	0xFFC
   293                           pclatu	equ	0xFFB
   294                           pclath	equ	0xFFA
   295                           pcl	equ	0xFF9
   296                           tblptru	equ	0xFF8
   297                           tblptrh	equ	0xFF7
   298                           tblptrl	equ	0xFF6
   299                           tablat	equ	0xFF5
   300                           prodh	equ	0xFF4
   301                           prodl	equ	0xFF3
   302                           indf0	equ	0xFEF
   303                           postinc0	equ	0xFEE
   304                           postdec0	equ	0xFED
   305                           preinc0	equ	0xFEC
   306                           plusw0	equ	0xFEB
   307                           fsr0h	equ	0xFEA
   308                           fsr0l	equ	0xFE9
   309                           wreg	equ	0xFE8
   310                           indf1	equ	0xFE7
   311                           postinc1	equ	0xFE6
   312                           postdec1	equ	0xFE5
   313                           preinc1	equ	0xFE4
   314                           plusw1	equ	0xFE3
   315                           fsr1h	equ	0xFE2
   316                           fsr1l	equ	0xFE1
   317                           bsr	equ	0xFE0
   318                           indf2	equ	0xFDF
   319                           postinc2	equ	0xFDE
   320                           postdec2	equ	0xFDD
   321                           preinc2	equ	0xFDC
   322                           plusw2	equ	0xFDB
   323                           fsr2h	equ	0xFDA
   324                           fsr2l	equ	0xFD9
   325                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      0       0
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           5F      0       0       0        0.0%
EEDATA             100      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              5F      0       0       1        0.0%
STACK                0      0       0       2        0.0%
DATA                 0      0       0       3        0.0%
BITBANK0            A0      0       0       4        0.0%
BANK0               A0      0       0       5        0.0%
ABS                  0      0       0       6        0.0%
BITBANK1           100      0       0       7        0.0%
BANK1              100      0       0       8        0.0%
BITBANK2           100      0       0       9        0.0%
BANK2              100      0       0      10        0.0%
BITBANK3           100      0       0      11        0.0%
BANK3              100      0       0      12        0.0%
BITBANK4           100      0       0      13        0.0%
BANK4              100      0       0      14        0.0%
BITBANK5           100      0       0      15        0.0%
BANK5              100      0       0      16        0.0%
BITBANK6           100      0       0      17        0.0%
BANK6              100      0       0      18        0.0%
BITBANK7           100      0       0      19        0.0%
BANK7              100      0       0      20        0.0%
BITBIGSFR           A0      0       0      21        0.0%
BIGRAM             7FF      0       0      22        0.0%
BIGSFR               0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.40 build 20220703182018 
Symbol Table                                                                                   Wed Jan 25 19:48:03 2023

                      l5 7FF6                      l681 7FF6                     _main 7FF6  
                   start 0000             ___param_bank 000000                    ?_main 0000  
        __initialization 7FFA             __end_of_main 7FFA                   ??_main 0000  
          __activetblptr 000000                   isa$std 000001               __accesstop 0060  
__end_of__initialization 7FFA            ___rparam_used 000001           __pcstackCOMRAM 0000  
                __Hparam 0000                  __Lparam 0000                  __pcinit 7FFA  
                __ramtop 0800                  __ptext0 7FF6     end_of_initialization 7FFA  
    start_initialization 7FFA                 __Hrparam 0000                 __Lrparam 0000  
               isa$xinst 000000  
