Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date              : Thu Feb 14 14:45:39 2019
| Host              : PCPHESEBE02 running 64-bit Service Pack 1  (build 7601)
| Command           : report_timing_summary -setup -nworst 5 -max_paths 5 -file timing_setup.txt
| Design            : wrapper
| Device            : xcvu9p-flgc2104
| Speed File        : -1  PRODUCTION 1.20 05-21-2018
| Temperature Grade : E
-------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.308        0.000                      0                 2153        5.975        0.000                       0                  3009  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
clk          {0.000 6.250}        12.500          80.000          
clk_wrapper  {0.000 500.000}      1000.000        1.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.308        0.000                      0                 2153        5.975        0.000                       0                  2410  
clk_wrapper                                                                             498.562        0.000                       0                   599  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.308ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.975ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.308ns  (required time - arrival time)
  Source:                 muon_cand_10.pt[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            muon_sorter_1/sr_p.sr_1_7.roi[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk rise@12.500ns - clk rise@0.000ns)
  Data Path Delay:        11.989ns  (logic 2.872ns (23.955%)  route 9.117ns (76.045%))
  Logic Levels:           26  (LUT2=3 LUT4=1 LUT5=7 LUT6=15)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.050ns = ( 15.550 - 12.500 ) 
    Source Clock Delay      (SCD):    3.729ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.588ns (routing 1.491ns, distribution 1.097ns)
  Clock Net Delay (Destination): 2.220ns (routing 1.362ns, distribution 0.858ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X2Y7 (CLOCK_ROOT)    net (fo=2409, routed)        2.588     3.729    clk_c
    SLICE_X95Y496        FDRE                                         r  muon_cand_10.pt[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y496        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098     3.827 f  muon_cand_10.pt[1]/Q
                         net (fo=24, routed)          0.565     4.392    muon_sorter_1/pt_12[1]
    SLICE_X103Y488       LUT4 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.148     4.540 r  muon_sorter_1/compare_p.10.3.compare_pt.op_qge.op_qge.un11207_pt_compare_c2/O
                         net (fo=1, routed)           0.100     4.640    muon_sorter_1/un11207_pt_compare_c2
    SLICE_X103Y488       LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.100     4.740 r  muon_sorter_1/compare_p.10.3.compare_pt.op_qge.op_qge.un11207_pt_compare_c4/O
                         net (fo=4, routed)           0.473     5.213    muon_sorter_1/un11207_pt_compare
    SLICE_X97Y499        LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.113     5.326 r  muon_sorter_1/max_pt_0_1[3]/O
                         net (fo=9, routed)           0.288     5.614    muon_sorter_1/max_pt_0_1[3]
    SLICE_X100Y500       LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.179     5.793 r  muon_sorter_1/max_pt_0[3]/O
                         net (fo=28, routed)          0.315     6.108    muon_sorter_1/max_pt_0[3]
    SLICE_X97Y498        LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.062     6.170 r  muon_sorter_1/pt_compare_11_7_17_0_a2[3]/O
                         net (fo=4, routed)           0.277     6.447    muon_sorter_1/N_56
    SLICE_X102Y497       LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.114     6.561 r  muon_sorter_1/max_pt_1_0[3]/O
                         net (fo=9, routed)           0.239     6.800    muon_sorter_1/max_pt_1_0[3]
    SLICE_X100Y497       LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.039     6.839 r  muon_sorter_1/max_pt_1[3]/O
                         net (fo=35, routed)          0.372     7.211    muon_sorter_1/max_pt_1[3]
    SLICE_X97Y496        LUT5 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.120     7.331 f  muon_sorter_1/pt_compare_2_14_0_a2_lut6_2_o5_lut6_2_o5[3]/O
                         net (fo=3, routed)           0.436     7.767    muon_sorter_1/pt_compare_2_14_0_a2[3]
    SLICE_X103Y495       LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.100     7.867 r  muon_sorter_1/max_pt_2_3[14]/O
                         net (fo=15, routed)          0.261     8.128    muon_sorter_1/max_pt_2_3[14]
    SLICE_X105Y492       LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.177     8.305 f  muon_sorter_1/pt_compare_3_14_0_a2[10]/O
                         net (fo=3, routed)           0.283     8.588    muon_sorter_1/N_322
    SLICE_X101Y490       LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.149     8.737 r  muon_sorter_1/max_pt_3_1[14]/O
                         net (fo=32, routed)          0.318     9.055    muon_sorter_1/max_pt_3_1[14]
    SLICE_X98Y494        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.174     9.229 r  muon_sorter_1/pt_compare_12_14_23_0_a2[0]/O
                         net (fo=4, routed)           0.485     9.714    muon_sorter_1/N_1483
    SLICE_X95Y492        LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.062     9.776 r  muon_sorter_1/max_pt_4_0[0]/O
                         net (fo=10, routed)          0.380    10.156    muon_sorter_1/max_pt_4_0[0]
    SLICE_X96Y489        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.039    10.195 r  muon_sorter_1/max_pt_4_3[0]/O
                         net (fo=7, routed)           0.517    10.712    muon_sorter_1/max_pt_4_3[0]
    SLICE_X94Y491        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.147    10.859 f  muon_sorter_1/pt_compare_13_3_25_0_a2[0]/O
                         net (fo=4, routed)           0.217    11.076    muon_sorter_1/pt_compare_13_3_25_0_a2[0]
    SLICE_X89Y491        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.116    11.192 r  muon_sorter_1/max_pt_5_0[3]/O
                         net (fo=10, routed)          0.314    11.506    muon_sorter_1/max_pt_5_0[3]
    SLICE_X87Y494        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.100    11.606 r  muon_sorter_1/max_pt_5[3]/O
                         net (fo=30, routed)          0.316    11.922    muon_sorter_1/max_pt_5[3]
    SLICE_X89Y491        LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.115    12.037 f  muon_sorter_1/pt_compare_6_11_0_a2[3]/O
                         net (fo=3, routed)           0.336    12.373    muon_sorter_1/pt_compare_6_11_0_a2[3]
    SLICE_X85Y492        LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.038    12.411 r  muon_sorter_1/max_pt_6_0[11]/O
                         net (fo=12, routed)          0.510    12.921    muon_sorter_1/max_pt_6_0[11]
    SLICE_X92Y486        LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.147    13.068 r  muon_sorter_1/max_pt_6_3_lut6_2_o5_lut6_2_o5[11]/O
                         net (fo=5, routed)           0.413    13.481    muon_sorter_1/max_pt_6_3[11]
    SLICE_X86Y491        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.098    13.579 f  muon_sorter_1/pt_compare_7_11_0_a2[7]/O
                         net (fo=6, routed)           0.328    13.907    muon_sorter_1/pt_compare_7_11_0_a2[7]
    SLICE_X84Y489        LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.136    14.043 r  muon_sorter_1/max_pt_7_1_3_lut6_2_o5_lut6_2_o5[11]/O
                         net (fo=1, routed)           0.208    14.251    muon_sorter_1/max_pt_7_1_3[11]
    SLICE_X84Y490        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.100    14.351 r  muon_sorter_1/max_pt_7[11]/O
                         net (fo=19, routed)          0.481    14.832    muon_sorter_1/max_pt_7[11]
    SLICE_X93Y488        LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.100    14.932 r  muon_sorter_1/sr_p.sr_1_7.roi_RNO_5[6]/O
                         net (fo=1, routed)           0.108    15.040    muon_sorter_1/roi_4_8[6]
    SLICE_X93Y488        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.038    15.078 r  muon_sorter_1/sr_p.sr_1_7.roi_RNO_3[6]/O
                         net (fo=1, routed)           0.518    15.596    muon_sorter_1/roi_2_1_13[6]
    SLICE_X86Y495        LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.063    15.659 r  muon_sorter_1/sr_p.sr_1_7.roi_RNO_0_0[6]/O
                         net (fo=1, routed)           0.059    15.718    muon_sorter_1/roi_3_1_0[6]
    SLICE_X86Y495        FDRE                                         r  muon_sorter_1/sr_p.sr_1_7.roi[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       12.500    12.500 r  
    AV33                                              0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510    13.010 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000    13.010    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    13.010 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296    13.306    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    13.330 r  clk_ibuf/O
    X2Y7 (CLOCK_ROOT)    net (fo=2409, routed)        2.220    15.550    muon_sorter_1/clk_c
    SLICE_X86Y495        FDRE                                         r  muon_sorter_1/sr_p.sr_1_7.roi[6]/C
                         clock pessimism              0.485    16.035    
                         clock uncertainty           -0.035    15.999    
    SLICE_X86Y495        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.027    16.026    muon_sorter_1/sr_p.sr_1_7.roi[6]
  -------------------------------------------------------------------
                         required time                         16.026    
                         arrival time                         -15.718    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.308ns  (required time - arrival time)
  Source:                 muon_cand_10.pt[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            muon_sorter_1/sr_p.sr_1_7.roi[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk rise@12.500ns - clk rise@0.000ns)
  Data Path Delay:        11.989ns  (logic 2.872ns (23.955%)  route 9.117ns (76.045%))
  Logic Levels:           26  (LUT2=3 LUT4=1 LUT5=7 LUT6=15)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.050ns = ( 15.550 - 12.500 ) 
    Source Clock Delay      (SCD):    3.729ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.588ns (routing 1.491ns, distribution 1.097ns)
  Clock Net Delay (Destination): 2.220ns (routing 1.362ns, distribution 0.858ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X2Y7 (CLOCK_ROOT)    net (fo=2409, routed)        2.588     3.729    clk_c
    SLICE_X95Y496        FDRE                                         r  muon_cand_10.pt[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y496        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098     3.827 f  muon_cand_10.pt[1]/Q
                         net (fo=24, routed)          0.565     4.392    muon_sorter_1/pt_12[1]
    SLICE_X103Y488       LUT4 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.148     4.540 r  muon_sorter_1/compare_p.10.3.compare_pt.op_qge.op_qge.un11207_pt_compare_c2/O
                         net (fo=1, routed)           0.100     4.640    muon_sorter_1/un11207_pt_compare_c2
    SLICE_X103Y488       LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.100     4.740 r  muon_sorter_1/compare_p.10.3.compare_pt.op_qge.op_qge.un11207_pt_compare_c4/O
                         net (fo=4, routed)           0.473     5.213    muon_sorter_1/un11207_pt_compare
    SLICE_X97Y499        LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.113     5.326 r  muon_sorter_1/max_pt_0_1[3]/O
                         net (fo=9, routed)           0.288     5.614    muon_sorter_1/max_pt_0_1[3]
    SLICE_X100Y500       LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.179     5.793 r  muon_sorter_1/max_pt_0[3]/O
                         net (fo=28, routed)          0.315     6.108    muon_sorter_1/max_pt_0[3]
    SLICE_X97Y498        LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.062     6.170 f  muon_sorter_1/pt_compare_11_7_17_0_a2[3]/O
                         net (fo=4, routed)           0.277     6.447    muon_sorter_1/N_56
    SLICE_X102Y497       LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.114     6.561 f  muon_sorter_1/max_pt_1_0[3]/O
                         net (fo=9, routed)           0.239     6.800    muon_sorter_1/max_pt_1_0[3]
    SLICE_X100Y497       LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.039     6.839 f  muon_sorter_1/max_pt_1[3]/O
                         net (fo=35, routed)          0.372     7.211    muon_sorter_1/max_pt_1[3]
    SLICE_X97Y496        LUT5 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.120     7.331 f  muon_sorter_1/pt_compare_2_14_0_a2_lut6_2_o5_lut6_2_o5[3]/O
                         net (fo=3, routed)           0.436     7.767    muon_sorter_1/pt_compare_2_14_0_a2[3]
    SLICE_X103Y495       LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.100     7.867 r  muon_sorter_1/max_pt_2_3[14]/O
                         net (fo=15, routed)          0.261     8.128    muon_sorter_1/max_pt_2_3[14]
    SLICE_X105Y492       LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.177     8.305 f  muon_sorter_1/pt_compare_3_14_0_a2[10]/O
                         net (fo=3, routed)           0.283     8.588    muon_sorter_1/N_322
    SLICE_X101Y490       LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.149     8.737 r  muon_sorter_1/max_pt_3_1[14]/O
                         net (fo=32, routed)          0.318     9.055    muon_sorter_1/max_pt_3_1[14]
    SLICE_X98Y494        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.174     9.229 r  muon_sorter_1/pt_compare_12_14_23_0_a2[0]/O
                         net (fo=4, routed)           0.485     9.714    muon_sorter_1/N_1483
    SLICE_X95Y492        LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.062     9.776 r  muon_sorter_1/max_pt_4_0[0]/O
                         net (fo=10, routed)          0.380    10.156    muon_sorter_1/max_pt_4_0[0]
    SLICE_X96Y489        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.039    10.195 r  muon_sorter_1/max_pt_4_3[0]/O
                         net (fo=7, routed)           0.517    10.712    muon_sorter_1/max_pt_4_3[0]
    SLICE_X94Y491        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.147    10.859 f  muon_sorter_1/pt_compare_13_3_25_0_a2[0]/O
                         net (fo=4, routed)           0.217    11.076    muon_sorter_1/pt_compare_13_3_25_0_a2[0]
    SLICE_X89Y491        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.116    11.192 r  muon_sorter_1/max_pt_5_0[3]/O
                         net (fo=10, routed)          0.314    11.506    muon_sorter_1/max_pt_5_0[3]
    SLICE_X87Y494        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.100    11.606 r  muon_sorter_1/max_pt_5[3]/O
                         net (fo=30, routed)          0.316    11.922    muon_sorter_1/max_pt_5[3]
    SLICE_X89Y491        LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.115    12.037 f  muon_sorter_1/pt_compare_6_11_0_a2[3]/O
                         net (fo=3, routed)           0.336    12.373    muon_sorter_1/pt_compare_6_11_0_a2[3]
    SLICE_X85Y492        LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.038    12.411 r  muon_sorter_1/max_pt_6_0[11]/O
                         net (fo=12, routed)          0.510    12.921    muon_sorter_1/max_pt_6_0[11]
    SLICE_X92Y486        LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.147    13.068 r  muon_sorter_1/max_pt_6_3_lut6_2_o5_lut6_2_o5[11]/O
                         net (fo=5, routed)           0.413    13.481    muon_sorter_1/max_pt_6_3[11]
    SLICE_X86Y491        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.098    13.579 f  muon_sorter_1/pt_compare_7_11_0_a2[7]/O
                         net (fo=6, routed)           0.328    13.907    muon_sorter_1/pt_compare_7_11_0_a2[7]
    SLICE_X84Y489        LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.136    14.043 r  muon_sorter_1/max_pt_7_1_3_lut6_2_o5_lut6_2_o5[11]/O
                         net (fo=1, routed)           0.208    14.251    muon_sorter_1/max_pt_7_1_3[11]
    SLICE_X84Y490        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.100    14.351 r  muon_sorter_1/max_pt_7[11]/O
                         net (fo=19, routed)          0.481    14.832    muon_sorter_1/max_pt_7[11]
    SLICE_X93Y488        LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.100    14.932 r  muon_sorter_1/sr_p.sr_1_7.roi_RNO_5[6]/O
                         net (fo=1, routed)           0.108    15.040    muon_sorter_1/roi_4_8[6]
    SLICE_X93Y488        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.038    15.078 r  muon_sorter_1/sr_p.sr_1_7.roi_RNO_3[6]/O
                         net (fo=1, routed)           0.518    15.596    muon_sorter_1/roi_2_1_13[6]
    SLICE_X86Y495        LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.063    15.659 r  muon_sorter_1/sr_p.sr_1_7.roi_RNO_0_0[6]/O
                         net (fo=1, routed)           0.059    15.718    muon_sorter_1/roi_3_1_0[6]
    SLICE_X86Y495        FDRE                                         r  muon_sorter_1/sr_p.sr_1_7.roi[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       12.500    12.500 r  
    AV33                                              0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510    13.010 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000    13.010    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    13.010 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296    13.306    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    13.330 r  clk_ibuf/O
    X2Y7 (CLOCK_ROOT)    net (fo=2409, routed)        2.220    15.550    muon_sorter_1/clk_c
    SLICE_X86Y495        FDRE                                         r  muon_sorter_1/sr_p.sr_1_7.roi[6]/C
                         clock pessimism              0.485    16.035    
                         clock uncertainty           -0.035    15.999    
    SLICE_X86Y495        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.027    16.026    muon_sorter_1/sr_p.sr_1_7.roi[6]
  -------------------------------------------------------------------
                         required time                         16.026    
                         arrival time                         -15.718    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.308ns  (required time - arrival time)
  Source:                 muon_cand_10.pt[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            muon_sorter_1/sr_p.sr_1_7.roi[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk rise@12.500ns - clk rise@0.000ns)
  Data Path Delay:        11.989ns  (logic 2.872ns (23.955%)  route 9.117ns (76.045%))
  Logic Levels:           26  (LUT2=3 LUT4=1 LUT5=7 LUT6=15)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.050ns = ( 15.550 - 12.500 ) 
    Source Clock Delay      (SCD):    3.729ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.588ns (routing 1.491ns, distribution 1.097ns)
  Clock Net Delay (Destination): 2.220ns (routing 1.362ns, distribution 0.858ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X2Y7 (CLOCK_ROOT)    net (fo=2409, routed)        2.588     3.729    clk_c
    SLICE_X95Y496        FDRE                                         r  muon_cand_10.pt[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y496        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098     3.827 f  muon_cand_10.pt[1]/Q
                         net (fo=24, routed)          0.565     4.392    muon_sorter_1/pt_12[1]
    SLICE_X103Y488       LUT4 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.148     4.540 r  muon_sorter_1/compare_p.10.3.compare_pt.op_qge.op_qge.un11207_pt_compare_c2/O
                         net (fo=1, routed)           0.100     4.640    muon_sorter_1/un11207_pt_compare_c2
    SLICE_X103Y488       LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.100     4.740 r  muon_sorter_1/compare_p.10.3.compare_pt.op_qge.op_qge.un11207_pt_compare_c4/O
                         net (fo=4, routed)           0.473     5.213    muon_sorter_1/un11207_pt_compare
    SLICE_X97Y499        LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.113     5.326 r  muon_sorter_1/max_pt_0_1[3]/O
                         net (fo=9, routed)           0.288     5.614    muon_sorter_1/max_pt_0_1[3]
    SLICE_X100Y500       LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.179     5.793 r  muon_sorter_1/max_pt_0[3]/O
                         net (fo=28, routed)          0.315     6.108    muon_sorter_1/max_pt_0[3]
    SLICE_X97Y498        LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.062     6.170 r  muon_sorter_1/pt_compare_11_7_17_0_a2[3]/O
                         net (fo=4, routed)           0.277     6.447    muon_sorter_1/N_56
    SLICE_X102Y497       LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.114     6.561 r  muon_sorter_1/max_pt_1_0[3]/O
                         net (fo=9, routed)           0.239     6.800    muon_sorter_1/max_pt_1_0[3]
    SLICE_X100Y497       LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.039     6.839 r  muon_sorter_1/max_pt_1[3]/O
                         net (fo=35, routed)          0.372     7.211    muon_sorter_1/max_pt_1[3]
    SLICE_X97Y496        LUT5 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.120     7.331 f  muon_sorter_1/pt_compare_2_14_0_a2_lut6_2_o5_lut6_2_o5[3]/O
                         net (fo=3, routed)           0.436     7.767    muon_sorter_1/pt_compare_2_14_0_a2[3]
    SLICE_X103Y495       LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.100     7.867 r  muon_sorter_1/max_pt_2_3[14]/O
                         net (fo=15, routed)          0.261     8.128    muon_sorter_1/max_pt_2_3[14]
    SLICE_X105Y492       LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.177     8.305 f  muon_sorter_1/pt_compare_3_14_0_a2[10]/O
                         net (fo=3, routed)           0.283     8.588    muon_sorter_1/N_322
    SLICE_X101Y490       LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.149     8.737 r  muon_sorter_1/max_pt_3_1[14]/O
                         net (fo=32, routed)          0.318     9.055    muon_sorter_1/max_pt_3_1[14]
    SLICE_X98Y494        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.174     9.229 f  muon_sorter_1/pt_compare_12_14_23_0_a2[0]/O
                         net (fo=4, routed)           0.485     9.714    muon_sorter_1/N_1483
    SLICE_X95Y492        LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.062     9.776 f  muon_sorter_1/max_pt_4_0[0]/O
                         net (fo=10, routed)          0.380    10.156    muon_sorter_1/max_pt_4_0[0]
    SLICE_X96Y489        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.039    10.195 f  muon_sorter_1/max_pt_4_3[0]/O
                         net (fo=7, routed)           0.517    10.712    muon_sorter_1/max_pt_4_3[0]
    SLICE_X94Y491        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.147    10.859 f  muon_sorter_1/pt_compare_13_3_25_0_a2[0]/O
                         net (fo=4, routed)           0.217    11.076    muon_sorter_1/pt_compare_13_3_25_0_a2[0]
    SLICE_X89Y491        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.116    11.192 r  muon_sorter_1/max_pt_5_0[3]/O
                         net (fo=10, routed)          0.314    11.506    muon_sorter_1/max_pt_5_0[3]
    SLICE_X87Y494        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.100    11.606 r  muon_sorter_1/max_pt_5[3]/O
                         net (fo=30, routed)          0.316    11.922    muon_sorter_1/max_pt_5[3]
    SLICE_X89Y491        LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.115    12.037 f  muon_sorter_1/pt_compare_6_11_0_a2[3]/O
                         net (fo=3, routed)           0.336    12.373    muon_sorter_1/pt_compare_6_11_0_a2[3]
    SLICE_X85Y492        LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.038    12.411 r  muon_sorter_1/max_pt_6_0[11]/O
                         net (fo=12, routed)          0.510    12.921    muon_sorter_1/max_pt_6_0[11]
    SLICE_X92Y486        LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.147    13.068 r  muon_sorter_1/max_pt_6_3_lut6_2_o5_lut6_2_o5[11]/O
                         net (fo=5, routed)           0.413    13.481    muon_sorter_1/max_pt_6_3[11]
    SLICE_X86Y491        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.098    13.579 f  muon_sorter_1/pt_compare_7_11_0_a2[7]/O
                         net (fo=6, routed)           0.328    13.907    muon_sorter_1/pt_compare_7_11_0_a2[7]
    SLICE_X84Y489        LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.136    14.043 r  muon_sorter_1/max_pt_7_1_3_lut6_2_o5_lut6_2_o5[11]/O
                         net (fo=1, routed)           0.208    14.251    muon_sorter_1/max_pt_7_1_3[11]
    SLICE_X84Y490        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.100    14.351 r  muon_sorter_1/max_pt_7[11]/O
                         net (fo=19, routed)          0.481    14.832    muon_sorter_1/max_pt_7[11]
    SLICE_X93Y488        LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.100    14.932 r  muon_sorter_1/sr_p.sr_1_7.roi_RNO_5[6]/O
                         net (fo=1, routed)           0.108    15.040    muon_sorter_1/roi_4_8[6]
    SLICE_X93Y488        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.038    15.078 r  muon_sorter_1/sr_p.sr_1_7.roi_RNO_3[6]/O
                         net (fo=1, routed)           0.518    15.596    muon_sorter_1/roi_2_1_13[6]
    SLICE_X86Y495        LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.063    15.659 r  muon_sorter_1/sr_p.sr_1_7.roi_RNO_0_0[6]/O
                         net (fo=1, routed)           0.059    15.718    muon_sorter_1/roi_3_1_0[6]
    SLICE_X86Y495        FDRE                                         r  muon_sorter_1/sr_p.sr_1_7.roi[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       12.500    12.500 r  
    AV33                                              0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510    13.010 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000    13.010    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    13.010 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296    13.306    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    13.330 r  clk_ibuf/O
    X2Y7 (CLOCK_ROOT)    net (fo=2409, routed)        2.220    15.550    muon_sorter_1/clk_c
    SLICE_X86Y495        FDRE                                         r  muon_sorter_1/sr_p.sr_1_7.roi[6]/C
                         clock pessimism              0.485    16.035    
                         clock uncertainty           -0.035    15.999    
    SLICE_X86Y495        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.027    16.026    muon_sorter_1/sr_p.sr_1_7.roi[6]
  -------------------------------------------------------------------
                         required time                         16.026    
                         arrival time                         -15.718    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.308ns  (required time - arrival time)
  Source:                 muon_cand_10.pt[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            muon_sorter_1/sr_p.sr_1_7.roi[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk rise@12.500ns - clk rise@0.000ns)
  Data Path Delay:        11.989ns  (logic 2.872ns (23.955%)  route 9.117ns (76.045%))
  Logic Levels:           26  (LUT2=3 LUT4=1 LUT5=7 LUT6=15)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.050ns = ( 15.550 - 12.500 ) 
    Source Clock Delay      (SCD):    3.729ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.588ns (routing 1.491ns, distribution 1.097ns)
  Clock Net Delay (Destination): 2.220ns (routing 1.362ns, distribution 0.858ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X2Y7 (CLOCK_ROOT)    net (fo=2409, routed)        2.588     3.729    clk_c
    SLICE_X95Y496        FDRE                                         r  muon_cand_10.pt[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y496        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098     3.827 f  muon_cand_10.pt[1]/Q
                         net (fo=24, routed)          0.565     4.392    muon_sorter_1/pt_12[1]
    SLICE_X103Y488       LUT4 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.148     4.540 r  muon_sorter_1/compare_p.10.3.compare_pt.op_qge.op_qge.un11207_pt_compare_c2/O
                         net (fo=1, routed)           0.100     4.640    muon_sorter_1/un11207_pt_compare_c2
    SLICE_X103Y488       LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.100     4.740 r  muon_sorter_1/compare_p.10.3.compare_pt.op_qge.op_qge.un11207_pt_compare_c4/O
                         net (fo=4, routed)           0.473     5.213    muon_sorter_1/un11207_pt_compare
    SLICE_X97Y499        LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.113     5.326 r  muon_sorter_1/max_pt_0_1[3]/O
                         net (fo=9, routed)           0.288     5.614    muon_sorter_1/max_pt_0_1[3]
    SLICE_X100Y500       LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.179     5.793 r  muon_sorter_1/max_pt_0[3]/O
                         net (fo=28, routed)          0.315     6.108    muon_sorter_1/max_pt_0[3]
    SLICE_X97Y498        LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.062     6.170 f  muon_sorter_1/pt_compare_11_7_17_0_a2[3]/O
                         net (fo=4, routed)           0.277     6.447    muon_sorter_1/N_56
    SLICE_X102Y497       LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.114     6.561 f  muon_sorter_1/max_pt_1_0[3]/O
                         net (fo=9, routed)           0.239     6.800    muon_sorter_1/max_pt_1_0[3]
    SLICE_X100Y497       LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.039     6.839 f  muon_sorter_1/max_pt_1[3]/O
                         net (fo=35, routed)          0.372     7.211    muon_sorter_1/max_pt_1[3]
    SLICE_X97Y496        LUT5 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.120     7.331 f  muon_sorter_1/pt_compare_2_14_0_a2_lut6_2_o5_lut6_2_o5[3]/O
                         net (fo=3, routed)           0.436     7.767    muon_sorter_1/pt_compare_2_14_0_a2[3]
    SLICE_X103Y495       LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.100     7.867 r  muon_sorter_1/max_pt_2_3[14]/O
                         net (fo=15, routed)          0.261     8.128    muon_sorter_1/max_pt_2_3[14]
    SLICE_X105Y492       LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.177     8.305 f  muon_sorter_1/pt_compare_3_14_0_a2[10]/O
                         net (fo=3, routed)           0.283     8.588    muon_sorter_1/N_322
    SLICE_X101Y490       LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.149     8.737 r  muon_sorter_1/max_pt_3_1[14]/O
                         net (fo=32, routed)          0.318     9.055    muon_sorter_1/max_pt_3_1[14]
    SLICE_X98Y494        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.174     9.229 f  muon_sorter_1/pt_compare_12_14_23_0_a2[0]/O
                         net (fo=4, routed)           0.485     9.714    muon_sorter_1/N_1483
    SLICE_X95Y492        LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.062     9.776 f  muon_sorter_1/max_pt_4_0[0]/O
                         net (fo=10, routed)          0.380    10.156    muon_sorter_1/max_pt_4_0[0]
    SLICE_X96Y489        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.039    10.195 f  muon_sorter_1/max_pt_4_3[0]/O
                         net (fo=7, routed)           0.517    10.712    muon_sorter_1/max_pt_4_3[0]
    SLICE_X94Y491        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.147    10.859 f  muon_sorter_1/pt_compare_13_3_25_0_a2[0]/O
                         net (fo=4, routed)           0.217    11.076    muon_sorter_1/pt_compare_13_3_25_0_a2[0]
    SLICE_X89Y491        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.116    11.192 r  muon_sorter_1/max_pt_5_0[3]/O
                         net (fo=10, routed)          0.314    11.506    muon_sorter_1/max_pt_5_0[3]
    SLICE_X87Y494        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.100    11.606 r  muon_sorter_1/max_pt_5[3]/O
                         net (fo=30, routed)          0.316    11.922    muon_sorter_1/max_pt_5[3]
    SLICE_X89Y491        LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.115    12.037 f  muon_sorter_1/pt_compare_6_11_0_a2[3]/O
                         net (fo=3, routed)           0.336    12.373    muon_sorter_1/pt_compare_6_11_0_a2[3]
    SLICE_X85Y492        LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.038    12.411 r  muon_sorter_1/max_pt_6_0[11]/O
                         net (fo=12, routed)          0.510    12.921    muon_sorter_1/max_pt_6_0[11]
    SLICE_X92Y486        LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.147    13.068 r  muon_sorter_1/max_pt_6_3_lut6_2_o5_lut6_2_o5[11]/O
                         net (fo=5, routed)           0.413    13.481    muon_sorter_1/max_pt_6_3[11]
    SLICE_X86Y491        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.098    13.579 f  muon_sorter_1/pt_compare_7_11_0_a2[7]/O
                         net (fo=6, routed)           0.328    13.907    muon_sorter_1/pt_compare_7_11_0_a2[7]
    SLICE_X84Y489        LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.136    14.043 r  muon_sorter_1/max_pt_7_1_3_lut6_2_o5_lut6_2_o5[11]/O
                         net (fo=1, routed)           0.208    14.251    muon_sorter_1/max_pt_7_1_3[11]
    SLICE_X84Y490        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.100    14.351 r  muon_sorter_1/max_pt_7[11]/O
                         net (fo=19, routed)          0.481    14.832    muon_sorter_1/max_pt_7[11]
    SLICE_X93Y488        LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.100    14.932 r  muon_sorter_1/sr_p.sr_1_7.roi_RNO_5[6]/O
                         net (fo=1, routed)           0.108    15.040    muon_sorter_1/roi_4_8[6]
    SLICE_X93Y488        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.038    15.078 r  muon_sorter_1/sr_p.sr_1_7.roi_RNO_3[6]/O
                         net (fo=1, routed)           0.518    15.596    muon_sorter_1/roi_2_1_13[6]
    SLICE_X86Y495        LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.063    15.659 r  muon_sorter_1/sr_p.sr_1_7.roi_RNO_0_0[6]/O
                         net (fo=1, routed)           0.059    15.718    muon_sorter_1/roi_3_1_0[6]
    SLICE_X86Y495        FDRE                                         r  muon_sorter_1/sr_p.sr_1_7.roi[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       12.500    12.500 r  
    AV33                                              0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510    13.010 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000    13.010    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    13.010 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296    13.306    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    13.330 r  clk_ibuf/O
    X2Y7 (CLOCK_ROOT)    net (fo=2409, routed)        2.220    15.550    muon_sorter_1/clk_c
    SLICE_X86Y495        FDRE                                         r  muon_sorter_1/sr_p.sr_1_7.roi[6]/C
                         clock pessimism              0.485    16.035    
                         clock uncertainty           -0.035    15.999    
    SLICE_X86Y495        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.027    16.026    muon_sorter_1/sr_p.sr_1_7.roi[6]
  -------------------------------------------------------------------
                         required time                         16.026    
                         arrival time                         -15.718    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.308ns  (required time - arrival time)
  Source:                 muon_cand_10.pt[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            muon_sorter_1/sr_p.sr_1_7.roi[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk rise@12.500ns - clk rise@0.000ns)
  Data Path Delay:        11.989ns  (logic 2.872ns (23.955%)  route 9.117ns (76.045%))
  Logic Levels:           26  (LUT2=3 LUT4=1 LUT5=7 LUT6=15)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.050ns = ( 15.550 - 12.500 ) 
    Source Clock Delay      (SCD):    3.729ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.588ns (routing 1.491ns, distribution 1.097ns)
  Clock Net Delay (Destination): 2.220ns (routing 1.362ns, distribution 0.858ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X2Y7 (CLOCK_ROOT)    net (fo=2409, routed)        2.588     3.729    clk_c
    SLICE_X95Y496        FDRE                                         r  muon_cand_10.pt[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y496        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098     3.827 f  muon_cand_10.pt[1]/Q
                         net (fo=24, routed)          0.565     4.392    muon_sorter_1/pt_12[1]
    SLICE_X103Y488       LUT4 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.148     4.540 r  muon_sorter_1/compare_p.10.3.compare_pt.op_qge.op_qge.un11207_pt_compare_c2/O
                         net (fo=1, routed)           0.100     4.640    muon_sorter_1/un11207_pt_compare_c2
    SLICE_X103Y488       LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.100     4.740 r  muon_sorter_1/compare_p.10.3.compare_pt.op_qge.op_qge.un11207_pt_compare_c4/O
                         net (fo=4, routed)           0.473     5.213    muon_sorter_1/un11207_pt_compare
    SLICE_X97Y499        LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.113     5.326 r  muon_sorter_1/max_pt_0_1[3]/O
                         net (fo=9, routed)           0.288     5.614    muon_sorter_1/max_pt_0_1[3]
    SLICE_X100Y500       LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.179     5.793 r  muon_sorter_1/max_pt_0[3]/O
                         net (fo=28, routed)          0.315     6.108    muon_sorter_1/max_pt_0[3]
    SLICE_X97Y498        LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.062     6.170 r  muon_sorter_1/pt_compare_11_7_17_0_a2[3]/O
                         net (fo=4, routed)           0.277     6.447    muon_sorter_1/N_56
    SLICE_X102Y497       LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.114     6.561 r  muon_sorter_1/max_pt_1_0[3]/O
                         net (fo=9, routed)           0.239     6.800    muon_sorter_1/max_pt_1_0[3]
    SLICE_X100Y497       LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.039     6.839 r  muon_sorter_1/max_pt_1[3]/O
                         net (fo=35, routed)          0.372     7.211    muon_sorter_1/max_pt_1[3]
    SLICE_X97Y496        LUT5 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.120     7.331 r  muon_sorter_1/pt_compare_2_14_0_a2_lut6_2_o5_lut6_2_o5[3]/O
                         net (fo=3, routed)           0.436     7.767    muon_sorter_1/pt_compare_2_14_0_a2[3]
    SLICE_X103Y495       LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.100     7.867 f  muon_sorter_1/max_pt_2_3[14]/O
                         net (fo=15, routed)          0.261     8.128    muon_sorter_1/max_pt_2_3[14]
    SLICE_X105Y492       LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.177     8.305 f  muon_sorter_1/pt_compare_3_14_0_a2[10]/O
                         net (fo=3, routed)           0.283     8.588    muon_sorter_1/N_322
    SLICE_X101Y490       LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.149     8.737 r  muon_sorter_1/max_pt_3_1[14]/O
                         net (fo=32, routed)          0.318     9.055    muon_sorter_1/max_pt_3_1[14]
    SLICE_X98Y494        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.174     9.229 f  muon_sorter_1/pt_compare_12_14_23_0_a2[0]/O
                         net (fo=4, routed)           0.485     9.714    muon_sorter_1/N_1483
    SLICE_X95Y492        LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.062     9.776 f  muon_sorter_1/max_pt_4_0[0]/O
                         net (fo=10, routed)          0.380    10.156    muon_sorter_1/max_pt_4_0[0]
    SLICE_X96Y489        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.039    10.195 f  muon_sorter_1/max_pt_4_3[0]/O
                         net (fo=7, routed)           0.517    10.712    muon_sorter_1/max_pt_4_3[0]
    SLICE_X94Y491        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.147    10.859 f  muon_sorter_1/pt_compare_13_3_25_0_a2[0]/O
                         net (fo=4, routed)           0.217    11.076    muon_sorter_1/pt_compare_13_3_25_0_a2[0]
    SLICE_X89Y491        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.116    11.192 r  muon_sorter_1/max_pt_5_0[3]/O
                         net (fo=10, routed)          0.314    11.506    muon_sorter_1/max_pt_5_0[3]
    SLICE_X87Y494        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.100    11.606 r  muon_sorter_1/max_pt_5[3]/O
                         net (fo=30, routed)          0.316    11.922    muon_sorter_1/max_pt_5[3]
    SLICE_X89Y491        LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.115    12.037 f  muon_sorter_1/pt_compare_6_11_0_a2[3]/O
                         net (fo=3, routed)           0.336    12.373    muon_sorter_1/pt_compare_6_11_0_a2[3]
    SLICE_X85Y492        LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.038    12.411 r  muon_sorter_1/max_pt_6_0[11]/O
                         net (fo=12, routed)          0.510    12.921    muon_sorter_1/max_pt_6_0[11]
    SLICE_X92Y486        LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.147    13.068 r  muon_sorter_1/max_pt_6_3_lut6_2_o5_lut6_2_o5[11]/O
                         net (fo=5, routed)           0.413    13.481    muon_sorter_1/max_pt_6_3[11]
    SLICE_X86Y491        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.098    13.579 f  muon_sorter_1/pt_compare_7_11_0_a2[7]/O
                         net (fo=6, routed)           0.328    13.907    muon_sorter_1/pt_compare_7_11_0_a2[7]
    SLICE_X84Y489        LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.136    14.043 r  muon_sorter_1/max_pt_7_1_3_lut6_2_o5_lut6_2_o5[11]/O
                         net (fo=1, routed)           0.208    14.251    muon_sorter_1/max_pt_7_1_3[11]
    SLICE_X84Y490        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.100    14.351 r  muon_sorter_1/max_pt_7[11]/O
                         net (fo=19, routed)          0.481    14.832    muon_sorter_1/max_pt_7[11]
    SLICE_X93Y488        LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.100    14.932 r  muon_sorter_1/sr_p.sr_1_7.roi_RNO_5[6]/O
                         net (fo=1, routed)           0.108    15.040    muon_sorter_1/roi_4_8[6]
    SLICE_X93Y488        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.038    15.078 r  muon_sorter_1/sr_p.sr_1_7.roi_RNO_3[6]/O
                         net (fo=1, routed)           0.518    15.596    muon_sorter_1/roi_2_1_13[6]
    SLICE_X86Y495        LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.063    15.659 r  muon_sorter_1/sr_p.sr_1_7.roi_RNO_0_0[6]/O
                         net (fo=1, routed)           0.059    15.718    muon_sorter_1/roi_3_1_0[6]
    SLICE_X86Y495        FDRE                                         r  muon_sorter_1/sr_p.sr_1_7.roi[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       12.500    12.500 r  
    AV33                                              0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510    13.010 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000    13.010    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    13.010 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296    13.306    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    13.330 r  clk_ibuf/O
    X2Y7 (CLOCK_ROOT)    net (fo=2409, routed)        2.220    15.550    muon_sorter_1/clk_c
    SLICE_X86Y495        FDRE                                         r  muon_sorter_1/sr_p.sr_1_7.roi[6]/C
                         clock pessimism              0.485    16.035    
                         clock uncertainty           -0.035    15.999    
    SLICE_X86Y495        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.027    16.026    muon_sorter_1/sr_p.sr_1_7.roi[6]
  -------------------------------------------------------------------
                         required time                         16.026    
                         arrival time                         -15.718    
  -------------------------------------------------------------------
                         slack                                  0.308    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 6.250 }
Period(ns):         12.500
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I  n/a            1.499         12.500      11.001     BUFGCE_X1Y224  clk_ibuf/I
Min Period        n/a     FDRE/C    n/a            0.550         12.500      11.950     SLICE_X85Y497  muon_cand_5.roi[5]/C
Min Period        n/a     FDRE/C    n/a            0.550         12.500      11.950     SLICE_X85Y498  muon_cand_5.roi[6]/C
Min Period        n/a     FDRE/C    n/a            0.550         12.500      11.950     SLICE_X85Y502  muon_cand_5.roi[7]/C
Min Period        n/a     FDRE/C    n/a            0.550         12.500      11.950     SLICE_X90Y496  muon_cand_5.sector[0]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         6.250       5.975      SLICE_X88Y468  shift_reg_tap_i/sr_p.sr_3[219]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         6.250       5.975      SLICE_X96Y472  shift_reg_tap_i/sr_p.sr_3[227]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         6.250       5.975      SLICE_X88Y505  shift_reg_tap_i/sr_p.sr_1[69]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         6.250       5.975      SLICE_X88Y505  shift_reg_tap_i/sr_p.sr_1[70]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         6.250       5.975      SLICE_X88Y505  shift_reg_tap_i/sr_p.sr_1[71]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         6.250       5.975      SLICE_X82Y484  muon_sorter_1/sr_p.sr_1_15.sector_ret_3039/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         6.250       5.975      SLICE_X85Y486  muon_sorter_1/sr_p.sr_1_15.sector_ret_3040/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         6.250       5.975      SLICE_X85Y486  muon_sorter_1/sr_p.sr_1_15.sector_ret_3041/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         6.250       5.975      SLICE_X85Y486  muon_sorter_1/sr_p.sr_1_15.sector_ret_3042/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         6.250       5.975      SLICE_X87Y500  muon_sorter_1/sr_p.sr_1_4.pt[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_wrapper
  To Clock:  clk_wrapper

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack      498.562ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_wrapper
Waveform(ns):       { 0.000 500.000 }
Period(ns):         1000.000
Sources:            { clk_wrapper }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     FDRE/C    n/a            3.195         1000.000    996.805    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[4][0]/C
Min Period        n/a     BUFGCE/I  n/a            1.499         1000.000    998.501    BUFGCE_X1Y230          clk_wrapper_ibuf/I
Min Period        n/a     FDRE/C    n/a            0.550         1000.000    999.450    SLICE_X102Y476         lsfr_1/output_vector_1[255]/C
Min Period        n/a     FDRE/C    n/a            0.550         1000.000    999.450    SLICE_X104Y476         lsfr_1/shiftreg_vector[0]/C
Min Period        n/a     FDRE/C    n/a            0.550         1000.000    999.450    SLICE_X84Y502          lsfr_1/shiftreg_vector[100]/C
Low Pulse Width   Slow    FDRE/C    n/a            1.438         500.000     498.562    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[4][0]/C
Low Pulse Width   Fast    FDRE/C    n/a            1.438         500.000     498.562    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[4][0]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X104Y476         lsfr_1/shiftreg_vector[0]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X89Y505          lsfr_1/shiftreg_vector[101]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X89Y505          lsfr_1/shiftreg_vector[102]/C
High Pulse Width  Fast    FDRE/C    n/a            1.438         500.000     498.562    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[4][0]/C
High Pulse Width  Slow    FDRE/C    n/a            1.438         500.000     498.562    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[4][0]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X102Y476         lsfr_1/output_vector_1[255]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X84Y502          lsfr_1/shiftreg_vector[100]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X89Y505          lsfr_1/shiftreg_vector[101]/C



