////////////////////////////////////////////////////////////////////////////////
// Copyright (c) 1995-2003 Xilinx, Inc.
// All Right Reserved.
////////////////////////////////////////////////////////////////////////////////
//   ____  ____ 
//  /   /\/   / 
// /___/  \  /    Vendor: Xilinx 
// \   \   \/     Version : 7.1i
//  \   \         Application : ISE WebPACK
//  /   /         Filename : test02.tfw
// /___/   /\     Timestamp : Wed Dec 13 15:12:39 2006
// \   \  /  \ 
//  \___\/\___\ 
//
//Command: 
//Design Name: test02
//Device: Xilinx
//
`timescale 1ns/1ps

module test02;
    reg mclk = 1'b0;
    wire [3:0] Q;

    parameter PERIOD = 200;
    parameter real DUTY_CYCLE = 0.5;
    parameter OFFSET = 0;

    initial    // Clock process for mclk
    begin
        #OFFSET;
        forever
        begin
            mclk = 1'b0;
            #(PERIOD-(PERIOD*DUTY_CYCLE)) mclk = 1'b1;
            #(PERIOD*DUTY_CYCLE);
        end
    end

    sema02 UUT (
        .mclk(mclk),
        .Q(Q));

        integer TX_ERROR = 0;
        
        initial begin  // Open the results file...
            #4200 // Final time:  4200 ns
            if (TX_ERROR == 0) begin
                $display("No errors or warnings.");
                end else begin
                    $display("%d errors found in simulation.", TX_ERROR);
                    end
                    $stop;
                end

                initial begin
                end

                task CHECK_Q;
                    input [3:0] NEXT_Q;

                    #0 begin
                        if (NEXT_Q !== Q) begin
                            $display("Error at time=%dns Q=%b, expected=%b", $time, Q, NEXT_Q);
                            TX_ERROR = TX_ERROR + 1;
                        end
                    end
                endtask

            endmodule

