<?xml version="1.0" encoding="utf-8" standalone="yes"?>
<rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom">
  <channel>
    <title>community spotlight on YosysHQ Blog</title>
    <link>http://blog.yosyshq.com/tags/community-spotlight/</link>
    <description>Recent content in community spotlight on YosysHQ Blog</description>
    <generator>Hugo -- gohugo.io</generator>
    <language>en-us</language>
    <lastBuildDate>Mon, 13 Feb 2023 13:26:31 +0100</lastBuildDate><atom:link href="http://blog.yosyshq.com/tags/community-spotlight/index.xml" rel="self" type="application/rss+xml" />
    <item>
      <title>Community Spotlight - sv2v</title>
      <link>http://blog.yosyshq.com/p/community-spotlight-sv2v/</link>
      <pubDate>Mon, 13 Feb 2023 13:26:31 +0100</pubDate>
      
      <guid>http://blog.yosyshq.com/p/community-spotlight-sv2v/</guid>
      <description>sv2v Welcome to another community spotlight article where we shine a light on open source EDA projects. If you want to submit a project, please do so here.
sv2v converts SystemVerilog (IEEE 1800-2017) to Verilog (IEEE 1364-2005), with an emphasis on supporting synthesizable language constructs.
Zachary Snow&amp;rsquo;s Bio I received my B.S. in computer science from Carnegie Mellon University in 2019. After graduating, I began working full-time as a software engineer in systematic trading.</description>
    </item>
    
    <item>
      <title>Community Spotlight - Tbengy</title>
      <link>http://blog.yosyshq.com/p/community-spotlight-tbengy/</link>
      <pubDate>Wed, 14 Dec 2022 10:23:57 +0100</pubDate>
      
      <guid>http://blog.yosyshq.com/p/community-spotlight-tbengy/</guid>
      <description>Tbengy Welcome to the first in a series of short articles where we shine the light on open source EDA projects. If you want to submit a project, please do so here.
Tbengy by Prasad Pandit is a Python Tool for SV/UVM Testbench Generation and RTL Synthesis. The tool uses newly available capability of the Vivado tool by Xilinx to compile and run SV/UVM Testbench and syntheize RTL for Digilent FPGA Boards.</description>
    </item>
    
  </channel>
</rss>
