INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Electronic and Telecomunication/RTL_design/CPU design/address_logic/address_logic.srcs/sources_1/new/AddressLogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddressLogic
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Electronic and Telecomunication/RTL_design/CPU design/addressing_unit/addressing_unit.srcs/sources_1/new/AddressingUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddressingUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Electronic and Telecomunication/RTL_design/CPU design/arithmetic_logic_unit/arithmetic_logic_unit.srcs/sources_1/new/ArithmeticUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ArithmeticUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Electronic and Telecomunication/RTL_design/CPU design/instruction_register/instruction_register.srcs/sources_1/new/InstrunctionRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstrunctionRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Electronic and Telecomunication/RTL_design/CPU design/program_counter/program_counter.srcs/sources_1/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Electronic and Telecomunication/RTL_design/CPU design/register_file/register_file.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Electronic and Telecomunication/RTL_design/CPU design/status_register/status_register.srcs/sources_1/new/StatusRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StatusRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Electronic and Telecomunication/RTL_design/CPU design/window_pointer/window_pointer.srcs/sources_1/new/WindowPointer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WindowPointer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Electronic and Telecomunication/RTL_design/CPU design/SAYEH_datapath/SAYEH_datapath.srcs/sources_1/new/DataPath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Electronic and Telecomunication/RTL_design/CPU design/SAYEH_datapath/SAYEH_datapath.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
