{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1563927261154 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1563927261170 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 23 20:14:20 2019 " "Processing started: Tue Jul 23 20:14:20 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1563927261170 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563927261170 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab6_Part2_ext_ROM -c Lab6_Part2_ext_ROM " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab6_Part2_ext_ROM -c Lab6_Part2_ext_ROM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563927261170 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1563927263120 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1563927263120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab6_part2_ext_rom.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lab6_part2_ext_rom.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Lab6_Part2_ext_ROM " "Found entity 1: Lab6_Part2_ext_ROM" {  } { { "Lab6_Part2_ext_ROM.bdf" "" { Schematic "C:/Users/Johnny Li/Desktop/Quartus3/lab6/Lab6_Part2_ext_ROM/Lab6_Part2_ext_ROM.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563927299489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563927299489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "board_vhdl_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file board_vhdl_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BOARD_VHDL_ROM-behavior " "Found design unit 1: BOARD_VHDL_ROM-behavior" {  } { { "board_vhdl_ROM.vhd" "" { Text "C:/Users/Johnny Li/Desktop/Quartus3/lab6/Lab6_Part2_ext_ROM/board_vhdl_ROM.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563927300923 ""} { "Info" "ISGN_ENTITY_NAME" "1 BOARD_VHDL_ROM " "Found entity 1: BOARD_VHDL_ROM" {  } { { "board_vhdl_ROM.vhd" "" { Text "C:/Users/Johnny Li/Desktop/Quartus3/lab6/Lab6_Part2_ext_ROM/board_vhdl_ROM.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563927300923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563927300923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "board_rom_vhdl_init.vhd 1 0 " "Found 1 design units, including 0 entities, in source file board_rom_vhdl_init.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BOARD_ROM_VHDL_INIT " "Found design unit 1: BOARD_ROM_VHDL_INIT" {  } { { "board_ROM_vhdl_init.vhd" "" { Text "C:/Users/Johnny Li/Desktop/Quartus3/lab6/Lab6_Part2_ext_ROM/board_ROM_vhdl_init.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563927301003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563927301003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab6_part2_ext_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab6_part2_ext_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CONTROLLER2-logic " "Found design unit 1: CONTROLLER2-logic" {  } { { "Lab6_Part2_ext_ROM.vhd" "" { Text "C:/Users/Johnny Li/Desktop/Quartus3/lab6/Lab6_Part2_ext_ROM/Lab6_Part2_ext_ROM.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563927301013 ""} { "Info" "ISGN_ENTITY_NAME" "1 CONTROLLER2 " "Found entity 1: CONTROLLER2" {  } { { "Lab6_Part2_ext_ROM.vhd" "" { Text "C:/Users/Johnny Li/Desktop/Quartus3/lab6/Lab6_Part2_ext_ROM/Lab6_Part2_ext_ROM.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563927301013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563927301013 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab6_Part2_ext_ROM " "Elaborating entity \"Lab6_Part2_ext_ROM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1563927301359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONTROLLER2 CONTROLLER2:inst31 " "Elaborating entity \"CONTROLLER2\" for hierarchy \"CONTROLLER2:inst31\"" {  } { { "Lab6_Part2_ext_ROM.bdf" "inst31" { Schematic "C:/Users/Johnny Li/Desktop/Quartus3/lab6/Lab6_Part2_ext_ROM/Lab6_Part2_ext_ROM.bdf" { { 440 752 896 680 "inst31" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563927301359 ""}
{ "Warning" "WSGN_SEARCH_FILE" "instructionregister.bdf 1 1 " "Using design file instructionregister.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionRegister " "Found entity 1: InstructionRegister" {  } { { "instructionregister.bdf" "" { Schematic "C:/Users/Johnny Li/Desktop/Quartus3/lab6/Lab6_Part2_ext_ROM/instructionregister.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563927301423 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1563927301423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionRegister InstructionRegister:inst2 " "Elaborating entity \"InstructionRegister\" for hierarchy \"InstructionRegister:inst2\"" {  } { { "Lab6_Part2_ext_ROM.bdf" "inst2" { Schematic "C:/Users/Johnny Li/Desktop/Quartus3/lab6/Lab6_Part2_ext_ROM/Lab6_Part2_ext_ROM.bdf" { { 536 560 656 664 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563927301430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "21mux InstructionRegister:inst2\|21mux:inst " "Elaborating entity \"21mux\" for hierarchy \"InstructionRegister:inst2\|21mux:inst\"" {  } { { "instructionregister.bdf" "inst" { Schematic "C:/Users/Johnny Li/Desktop/Quartus3/lab6/Lab6_Part2_ext_ROM/instructionregister.bdf" { { 128 192 312 208 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563927301509 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "InstructionRegister:inst2\|21mux:inst " "Elaborated megafunction instantiation \"InstructionRegister:inst2\|21mux:inst\"" {  } { { "instructionregister.bdf" "" { Schematic "C:/Users/Johnny Li/Desktop/Quartus3/lab6/Lab6_Part2_ext_ROM/instructionregister.bdf" { { 128 192 312 208 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563927301513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BOARD_VHDL_ROM BOARD_VHDL_ROM:inst16 " "Elaborating entity \"BOARD_VHDL_ROM\" for hierarchy \"BOARD_VHDL_ROM:inst16\"" {  } { { "Lab6_Part2_ext_ROM.bdf" "inst16" { Schematic "C:/Users/Johnny Li/Desktop/Quartus3/lab6/Lab6_Part2_ext_ROM/Lab6_Part2_ext_ROM.bdf" { { 296 256 416 408 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563927301519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74161 74161:inst11 " "Elaborating entity \"74161\" for hierarchy \"74161:inst11\"" {  } { { "Lab6_Part2_ext_ROM.bdf" "inst11" { Schematic "C:/Users/Johnny Li/Desktop/Quartus3/lab6/Lab6_Part2_ext_ROM/Lab6_Part2_ext_ROM.bdf" { { 240 816 936 424 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563927301689 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74161:inst11 " "Elaborated megafunction instantiation \"74161:inst11\"" {  } { { "Lab6_Part2_ext_ROM.bdf" "" { Schematic "C:/Users/Johnny Li/Desktop/Quartus3/lab6/Lab6_Part2_ext_ROM/Lab6_Part2_ext_ROM.bdf" { { 240 816 936 424 "inst11" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563927301689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f74161 74161:inst11\|f74161:sub " "Elaborating entity \"f74161\" for hierarchy \"74161:inst11\|f74161:sub\"" {  } { { "74161.tdf" "sub" { Text "c:/intelfpga_lite/17.1/quartus/libraries/others/maxplus2/74161.tdf" 33 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563927301773 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "74161:inst11\|f74161:sub 74161:inst11 " "Elaborated megafunction instantiation \"74161:inst11\|f74161:sub\", which is child of megafunction instantiation \"74161:inst11\"" {  } { { "74161.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/others/maxplus2/74161.tdf" 33 3 0 } } { "Lab6_Part2_ext_ROM.bdf" "" { Schematic "C:/Users/Johnny Li/Desktop/Quartus3/lab6/Lab6_Part2_ext_ROM/Lab6_Part2_ext_ROM.bdf" { { 240 816 936 424 "inst11" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563927301779 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lab4_cpu.bdf 1 1 " "Using design file lab4_cpu.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Lab4_CPU " "Found entity 1: Lab4_CPU" {  } { { "lab4_cpu.bdf" "" { Schematic "C:/Users/Johnny Li/Desktop/Quartus3/lab6/Lab6_Part2_ext_ROM/lab4_cpu.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563927301863 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1563927301863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab4_CPU Lab4_CPU:inst " "Elaborating entity \"Lab4_CPU\" for hierarchy \"Lab4_CPU:inst\"" {  } { { "Lab6_Part2_ext_ROM.bdf" "inst" { Schematic "C:/Users/Johnny Li/Desktop/Quartus3/lab6/Lab6_Part2_ext_ROM/Lab6_Part2_ext_ROM.bdf" { { 240 1032 1160 528 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563927301869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX41 Lab4_CPU:inst\|MUX41:inst53 " "Elaborating entity \"MUX41\" for hierarchy \"Lab4_CPU:inst\|MUX41:inst53\"" {  } { { "lab4_cpu.bdf" "inst53" { Schematic "C:/Users/Johnny Li/Desktop/Quartus3/lab6/Lab6_Part2_ext_ROM/lab4_cpu.bdf" { { 152 296 400 296 "inst53" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563927301949 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Lab4_CPU:inst\|MUX41:inst53 " "Elaborated megafunction instantiation \"Lab4_CPU:inst\|MUX41:inst53\"" {  } { { "lab4_cpu.bdf" "" { Schematic "C:/Users/Johnny Li/Desktop/Quartus3/lab6/Lab6_Part2_ext_ROM/lab4_cpu.bdf" { { 152 296 400 296 "inst53" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563927301952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "81mux Lab4_CPU:inst\|81mux:inst38 " "Elaborating entity \"81mux\" for hierarchy \"Lab4_CPU:inst\|81mux:inst38\"" {  } { { "lab4_cpu.bdf" "inst38" { Schematic "C:/Users/Johnny Li/Desktop/Quartus3/lab6/Lab6_Part2_ext_ROM/lab4_cpu.bdf" { { 144 992 1112 368 "inst38" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563927302059 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Lab4_CPU:inst\|81mux:inst38 " "Elaborated megafunction instantiation \"Lab4_CPU:inst\|81mux:inst38\"" {  } { { "lab4_cpu.bdf" "" { Schematic "C:/Users/Johnny Li/Desktop/Quartus3/lab6/Lab6_Part2_ext_ROM/lab4_cpu.bdf" { { 144 992 1112 368 "inst38" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563927302059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f81mux Lab4_CPU:inst\|81mux:inst38\|f81mux:sub " "Elaborating entity \"f81mux\" for hierarchy \"Lab4_CPU:inst\|81mux:inst38\|f81mux:sub\"" {  } { { "81mux.tdf" "sub" { Text "c:/intelfpga_lite/17.1/quartus/libraries/others/maxplus2/81mux.tdf" 35 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563927302138 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Lab4_CPU:inst\|81mux:inst38\|f81mux:sub Lab4_CPU:inst\|81mux:inst38 " "Elaborated megafunction instantiation \"Lab4_CPU:inst\|81mux:inst38\|f81mux:sub\", which is child of megafunction instantiation \"Lab4_CPU:inst\|81mux:inst38\"" {  } { { "81mux.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/others/maxplus2/81mux.tdf" 35 3 0 } } { "lab4_cpu.bdf" "" { Schematic "C:/Users/Johnny Li/Desktop/Quartus3/lab6/Lab6_Part2_ext_ROM/lab4_cpu.bdf" { { 144 992 1112 368 "inst38" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563927302149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74283 Lab4_CPU:inst\|74283:inst36 " "Elaborating entity \"74283\" for hierarchy \"Lab4_CPU:inst\|74283:inst36\"" {  } { { "lab4_cpu.bdf" "inst36" { Schematic "C:/Users/Johnny Li/Desktop/Quartus3/lab6/Lab6_Part2_ext_ROM/lab4_cpu.bdf" { { 624 984 1088 800 "inst36" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563927302250 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Lab4_CPU:inst\|74283:inst36 " "Elaborated megafunction instantiation \"Lab4_CPU:inst\|74283:inst36\"" {  } { { "lab4_cpu.bdf" "" { Schematic "C:/Users/Johnny Li/Desktop/Quartus3/lab6/Lab6_Part2_ext_ROM/lab4_cpu.bdf" { { 624 984 1088 800 "inst36" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563927302254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f74283 Lab4_CPU:inst\|74283:inst36\|f74283:sub " "Elaborating entity \"f74283\" for hierarchy \"Lab4_CPU:inst\|74283:inst36\|f74283:sub\"" {  } { { "74283.tdf" "sub" { Text "c:/intelfpga_lite/17.1/quartus/libraries/others/maxplus2/74283.tdf" 24 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563927302338 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Lab4_CPU:inst\|74283:inst36\|f74283:sub Lab4_CPU:inst\|74283:inst36 " "Elaborated megafunction instantiation \"Lab4_CPU:inst\|74283:inst36\|f74283:sub\", which is child of megafunction instantiation \"Lab4_CPU:inst\|74283:inst36\"" {  } { { "74283.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/others/maxplus2/74283.tdf" 24 3 0 } } { "lab4_cpu.bdf" "" { Schematic "C:/Users/Johnny Li/Desktop/Quartus3/lab6/Lab6_Part2_ext_ROM/lab4_cpu.bdf" { { 624 984 1088 800 "inst36" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563927302352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "81mux Lab4_CPU:inst\|81mux:inst45 " "Elaborating entity \"81mux\" for hierarchy \"Lab4_CPU:inst\|81mux:inst45\"" {  } { { "lab4_cpu.bdf" "inst45" { Schematic "C:/Users/Johnny Li/Desktop/Quartus3/lab6/Lab6_Part2_ext_ROM/lab4_cpu.bdf" { { 392 1280 1400 616 "inst45" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563927302383 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Lab4_CPU:inst\|81mux:inst45 " "Elaborated megafunction instantiation \"Lab4_CPU:inst\|81mux:inst45\"" {  } { { "lab4_cpu.bdf" "" { Schematic "C:/Users/Johnny Li/Desktop/Quartus3/lab6/Lab6_Part2_ext_ROM/lab4_cpu.bdf" { { 392 1280 1400 616 "inst45" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563927302383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "81mux Lab4_CPU:inst\|81mux:inst42 " "Elaborating entity \"81mux\" for hierarchy \"Lab4_CPU:inst\|81mux:inst42\"" {  } { { "lab4_cpu.bdf" "inst42" { Schematic "C:/Users/Johnny Li/Desktop/Quartus3/lab6/Lab6_Part2_ext_ROM/lab4_cpu.bdf" { { 152 1280 1400 376 "inst42" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563927302429 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Lab4_CPU:inst\|81mux:inst42 " "Elaborated megafunction instantiation \"Lab4_CPU:inst\|81mux:inst42\"" {  } { { "lab4_cpu.bdf" "" { Schematic "C:/Users/Johnny Li/Desktop/Quartus3/lab6/Lab6_Part2_ext_ROM/lab4_cpu.bdf" { { 152 1280 1400 376 "inst42" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563927302431 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lab2_decoder.bdf 1 1 " "Using design file lab2_decoder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lab2_decoder " "Found entity 1: lab2_decoder" {  } { { "lab2_decoder.bdf" "" { Schematic "C:/Users/Johnny Li/Desktop/Quartus3/lab6/Lab6_Part2_ext_ROM/lab2_decoder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563927302549 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1563927302549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab2_decoder lab2_decoder:inst410 " "Elaborating entity \"lab2_decoder\" for hierarchy \"lab2_decoder:inst410\"" {  } { { "Lab6_Part2_ext_ROM.bdf" "inst410" { Schematic "C:/Users/Johnny Li/Desktop/Quartus3/lab6/Lab6_Part2_ext_ROM/Lab6_Part2_ext_ROM.bdf" { { 672 256 408 832 "inst410" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563927302552 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "VCC inst27 " "Primitive \"VCC\" of instance \"inst27\" not used" {  } { { "lab2_decoder.bdf" "" { Schematic "C:/Users/Johnny Li/Desktop/Quartus3/lab6/Lab6_Part2_ext_ROM/lab2_decoder.bdf" { { 208 640 672 224 "inst27" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1563927302552 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "29 " "Ignored 29 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY" "9 " "Ignored 9 CARRY buffer(s)" {  } {  } 0 13015 "Ignored %1!d! CARRY buffer(s)" 0 0 "Design Software" 0 -1 1563927303635 ""} { "Info" "IMLS_MLS_IGNORED_CASCADE" "8 " "Ignored 8 CASCADE buffer(s)" {  } {  } 0 13017 "Ignored %1!d! CASCADE buffer(s)" 0 0 "Design Software" 0 -1 1563927303635 ""} { "Info" "IMLS_MLS_IGNORED_SOFT" "12 " "Ignored 12 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1563927303635 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1563927303635 ""}
{ "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Always-enabled tri-state buffer(s) removed" { { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BOARD_VHDL_ROM:inst16\|D\[3\] IN\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"BOARD_VHDL_ROM:inst16\|D\[3\]\" to the node \"IN\[3\]\" into a wire" {  } { { "board_vhdl_ROM.vhd" "" { Text "C:/Users/Johnny Li/Desktop/Quartus3/lab6/Lab6_Part2_ext_ROM/board_vhdl_ROM.vhd" 8 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1563927310349 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BOARD_VHDL_ROM:inst16\|D\[2\] IN\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"BOARD_VHDL_ROM:inst16\|D\[2\]\" to the node \"IN\[2\]\" into a wire" {  } { { "board_vhdl_ROM.vhd" "" { Text "C:/Users/Johnny Li/Desktop/Quartus3/lab6/Lab6_Part2_ext_ROM/board_vhdl_ROM.vhd" 8 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1563927310349 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BOARD_VHDL_ROM:inst16\|D\[1\] IN\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"BOARD_VHDL_ROM:inst16\|D\[1\]\" to the node \"IN\[1\]\" into a wire" {  } { { "board_vhdl_ROM.vhd" "" { Text "C:/Users/Johnny Li/Desktop/Quartus3/lab6/Lab6_Part2_ext_ROM/board_vhdl_ROM.vhd" 8 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1563927310349 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BOARD_VHDL_ROM:inst16\|D\[0\] IN\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"BOARD_VHDL_ROM:inst16\|D\[0\]\" to the node \"IN\[0\]\" into a wire" {  } { { "board_vhdl_ROM.vhd" "" { Text "C:/Users/Johnny Li/Desktop/Quartus3/lab6/Lab6_Part2_ext_ROM/board_vhdl_ROM.vhd" 8 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1563927310349 ""}  } {  } 0 13044 "Always-enabled tri-state buffer(s) removed" 0 0 "Analysis & Synthesis" 0 -1 1563927310349 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BOARD_VHDL_ROM:inst16\|D\[3\] 74161:inst11\|f74161:sub\|109 " "Converted the fan-out from the tri-state buffer \"BOARD_VHDL_ROM:inst16\|D\[3\]\" to the node \"74161:inst11\|f74161:sub\|109\" into an OR gate" {  } { { "board_vhdl_ROM.vhd" "" { Text "C:/Users/Johnny Li/Desktop/Quartus3/lab6/Lab6_Part2_ext_ROM/board_vhdl_ROM.vhd" 8 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1563927310349 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BOARD_VHDL_ROM:inst16\|D\[2\] InstructionRegister:inst2\|inst1 " "Converted the fan-out from the tri-state buffer \"BOARD_VHDL_ROM:inst16\|D\[2\]\" to the node \"InstructionRegister:inst2\|inst1\" into an OR gate" {  } { { "board_vhdl_ROM.vhd" "" { Text "C:/Users/Johnny Li/Desktop/Quartus3/lab6/Lab6_Part2_ext_ROM/board_vhdl_ROM.vhd" 8 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1563927310349 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BOARD_VHDL_ROM:inst16\|D\[1\] InstructionRegister:inst3\|inst1 " "Converted the fan-out from the tri-state buffer \"BOARD_VHDL_ROM:inst16\|D\[1\]\" to the node \"InstructionRegister:inst3\|inst1\" into an OR gate" {  } { { "board_vhdl_ROM.vhd" "" { Text "C:/Users/Johnny Li/Desktop/Quartus3/lab6/Lab6_Part2_ext_ROM/board_vhdl_ROM.vhd" 8 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1563927310349 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BOARD_VHDL_ROM:inst16\|D\[0\] InstructionRegister:inst14\|inst1 " "Converted the fan-out from the tri-state buffer \"BOARD_VHDL_ROM:inst16\|D\[0\]\" to the node \"InstructionRegister:inst14\|inst1\" into an OR gate" {  } { { "board_vhdl_ROM.vhd" "" { Text "C:/Users/Johnny Li/Desktop/Quartus3/lab6/Lab6_Part2_ext_ROM/board_vhdl_ROM.vhd" 8 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1563927310349 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1563927310349 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Addr\[14\] GND " "Pin \"Addr\[14\]\" is stuck at GND" {  } { { "Lab6_Part2_ext_ROM.bdf" "" { Schematic "C:/Users/Johnny Li/Desktop/Quartus3/lab6/Lab6_Part2_ext_ROM/Lab6_Part2_ext_ROM.bdf" { { 216 280 456 232 "Addr\[14..0\]" "" } { 280 936 989 297 "Addr\[0\]" "" } { 296 936 990 313 "Addr\[1\]" "" } { 312 936 988 329 "Addr\[2\]" "" } { 328 936 989 345 "Addr\[3\]" "" } { 192 136 187 209 "Addr\[9\]" "" } { 320 136 196 337 "Addr\[14\]" "" } { 312 200 262 329 "Addr\[14..0\]" "" } { 360 136 196 377 "Addr\[12\]" "" } { 400 136 195 417 "Addr\[11\]" "" } { 440 136 199 457 "Addr\[10\]" "" } { 480 136 189 497 "Addr\[7\]" "" } { 72 136 186 89 "Addr\[4\]" "" } { 112 136 190 129 "Addr\[5\]" "" } { 152 136 192 169 "Addr\[6\]" "" } { 232 136 195 249 "Addr\[13\]" "" } { 272 136 191 289 "Addr\[8\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1563927310513 "|Lab6_Part2_ext_ROM|Addr[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Addr\[13\] VCC " "Pin \"Addr\[13\]\" is stuck at VCC" {  } { { "Lab6_Part2_ext_ROM.bdf" "" { Schematic "C:/Users/Johnny Li/Desktop/Quartus3/lab6/Lab6_Part2_ext_ROM/Lab6_Part2_ext_ROM.bdf" { { 216 280 456 232 "Addr\[14..0\]" "" } { 280 936 989 297 "Addr\[0\]" "" } { 296 936 990 313 "Addr\[1\]" "" } { 312 936 988 329 "Addr\[2\]" "" } { 328 936 989 345 "Addr\[3\]" "" } { 192 136 187 209 "Addr\[9\]" "" } { 320 136 196 337 "Addr\[14\]" "" } { 312 200 262 329 "Addr\[14..0\]" "" } { 360 136 196 377 "Addr\[12\]" "" } { 400 136 195 417 "Addr\[11\]" "" } { 440 136 199 457 "Addr\[10\]" "" } { 480 136 189 497 "Addr\[7\]" "" } { 72 136 186 89 "Addr\[4\]" "" } { 112 136 190 129 "Addr\[5\]" "" } { 152 136 192 169 "Addr\[6\]" "" } { 232 136 195 249 "Addr\[13\]" "" } { 272 136 191 289 "Addr\[8\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1563927310513 "|Lab6_Part2_ext_ROM|Addr[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Addr\[12\] GND " "Pin \"Addr\[12\]\" is stuck at GND" {  } { { "Lab6_Part2_ext_ROM.bdf" "" { Schematic "C:/Users/Johnny Li/Desktop/Quartus3/lab6/Lab6_Part2_ext_ROM/Lab6_Part2_ext_ROM.bdf" { { 216 280 456 232 "Addr\[14..0\]" "" } { 280 936 989 297 "Addr\[0\]" "" } { 296 936 990 313 "Addr\[1\]" "" } { 312 936 988 329 "Addr\[2\]" "" } { 328 936 989 345 "Addr\[3\]" "" } { 192 136 187 209 "Addr\[9\]" "" } { 320 136 196 337 "Addr\[14\]" "" } { 312 200 262 329 "Addr\[14..0\]" "" } { 360 136 196 377 "Addr\[12\]" "" } { 400 136 195 417 "Addr\[11\]" "" } { 440 136 199 457 "Addr\[10\]" "" } { 480 136 189 497 "Addr\[7\]" "" } { 72 136 186 89 "Addr\[4\]" "" } { 112 136 190 129 "Addr\[5\]" "" } { 152 136 192 169 "Addr\[6\]" "" } { 232 136 195 249 "Addr\[13\]" "" } { 272 136 191 289 "Addr\[8\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1563927310513 "|Lab6_Part2_ext_ROM|Addr[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Addr\[11\] GND " "Pin \"Addr\[11\]\" is stuck at GND" {  } { { "Lab6_Part2_ext_ROM.bdf" "" { Schematic "C:/Users/Johnny Li/Desktop/Quartus3/lab6/Lab6_Part2_ext_ROM/Lab6_Part2_ext_ROM.bdf" { { 216 280 456 232 "Addr\[14..0\]" "" } { 280 936 989 297 "Addr\[0\]" "" } { 296 936 990 313 "Addr\[1\]" "" } { 312 936 988 329 "Addr\[2\]" "" } { 328 936 989 345 "Addr\[3\]" "" } { 192 136 187 209 "Addr\[9\]" "" } { 320 136 196 337 "Addr\[14\]" "" } { 312 200 262 329 "Addr\[14..0\]" "" } { 360 136 196 377 "Addr\[12\]" "" } { 400 136 195 417 "Addr\[11\]" "" } { 440 136 199 457 "Addr\[10\]" "" } { 480 136 189 497 "Addr\[7\]" "" } { 72 136 186 89 "Addr\[4\]" "" } { 112 136 190 129 "Addr\[5\]" "" } { 152 136 192 169 "Addr\[6\]" "" } { 232 136 195 249 "Addr\[13\]" "" } { 272 136 191 289 "Addr\[8\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1563927310513 "|Lab6_Part2_ext_ROM|Addr[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Addr\[10\] GND " "Pin \"Addr\[10\]\" is stuck at GND" {  } { { "Lab6_Part2_ext_ROM.bdf" "" { Schematic "C:/Users/Johnny Li/Desktop/Quartus3/lab6/Lab6_Part2_ext_ROM/Lab6_Part2_ext_ROM.bdf" { { 216 280 456 232 "Addr\[14..0\]" "" } { 280 936 989 297 "Addr\[0\]" "" } { 296 936 990 313 "Addr\[1\]" "" } { 312 936 988 329 "Addr\[2\]" "" } { 328 936 989 345 "Addr\[3\]" "" } { 192 136 187 209 "Addr\[9\]" "" } { 320 136 196 337 "Addr\[14\]" "" } { 312 200 262 329 "Addr\[14..0\]" "" } { 360 136 196 377 "Addr\[12\]" "" } { 400 136 195 417 "Addr\[11\]" "" } { 440 136 199 457 "Addr\[10\]" "" } { 480 136 189 497 "Addr\[7\]" "" } { 72 136 186 89 "Addr\[4\]" "" } { 112 136 190 129 "Addr\[5\]" "" } { 152 136 192 169 "Addr\[6\]" "" } { 232 136 195 249 "Addr\[13\]" "" } { 272 136 191 289 "Addr\[8\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1563927310513 "|Lab6_Part2_ext_ROM|Addr[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Addr\[9\] VCC " "Pin \"Addr\[9\]\" is stuck at VCC" {  } { { "Lab6_Part2_ext_ROM.bdf" "" { Schematic "C:/Users/Johnny Li/Desktop/Quartus3/lab6/Lab6_Part2_ext_ROM/Lab6_Part2_ext_ROM.bdf" { { 216 280 456 232 "Addr\[14..0\]" "" } { 280 936 989 297 "Addr\[0\]" "" } { 296 936 990 313 "Addr\[1\]" "" } { 312 936 988 329 "Addr\[2\]" "" } { 328 936 989 345 "Addr\[3\]" "" } { 192 136 187 209 "Addr\[9\]" "" } { 320 136 196 337 "Addr\[14\]" "" } { 312 200 262 329 "Addr\[14..0\]" "" } { 360 136 196 377 "Addr\[12\]" "" } { 400 136 195 417 "Addr\[11\]" "" } { 440 136 199 457 "Addr\[10\]" "" } { 480 136 189 497 "Addr\[7\]" "" } { 72 136 186 89 "Addr\[4\]" "" } { 112 136 190 129 "Addr\[5\]" "" } { 152 136 192 169 "Addr\[6\]" "" } { 232 136 195 249 "Addr\[13\]" "" } { 272 136 191 289 "Addr\[8\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1563927310513 "|Lab6_Part2_ext_ROM|Addr[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Addr\[8\] VCC " "Pin \"Addr\[8\]\" is stuck at VCC" {  } { { "Lab6_Part2_ext_ROM.bdf" "" { Schematic "C:/Users/Johnny Li/Desktop/Quartus3/lab6/Lab6_Part2_ext_ROM/Lab6_Part2_ext_ROM.bdf" { { 216 280 456 232 "Addr\[14..0\]" "" } { 280 936 989 297 "Addr\[0\]" "" } { 296 936 990 313 "Addr\[1\]" "" } { 312 936 988 329 "Addr\[2\]" "" } { 328 936 989 345 "Addr\[3\]" "" } { 192 136 187 209 "Addr\[9\]" "" } { 320 136 196 337 "Addr\[14\]" "" } { 312 200 262 329 "Addr\[14..0\]" "" } { 360 136 196 377 "Addr\[12\]" "" } { 400 136 195 417 "Addr\[11\]" "" } { 440 136 199 457 "Addr\[10\]" "" } { 480 136 189 497 "Addr\[7\]" "" } { 72 136 186 89 "Addr\[4\]" "" } { 112 136 190 129 "Addr\[5\]" "" } { 152 136 192 169 "Addr\[6\]" "" } { 232 136 195 249 "Addr\[13\]" "" } { 272 136 191 289 "Addr\[8\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1563927310513 "|Lab6_Part2_ext_ROM|Addr[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Addr\[7\] GND " "Pin \"Addr\[7\]\" is stuck at GND" {  } { { "Lab6_Part2_ext_ROM.bdf" "" { Schematic "C:/Users/Johnny Li/Desktop/Quartus3/lab6/Lab6_Part2_ext_ROM/Lab6_Part2_ext_ROM.bdf" { { 216 280 456 232 "Addr\[14..0\]" "" } { 280 936 989 297 "Addr\[0\]" "" } { 296 936 990 313 "Addr\[1\]" "" } { 312 936 988 329 "Addr\[2\]" "" } { 328 936 989 345 "Addr\[3\]" "" } { 192 136 187 209 "Addr\[9\]" "" } { 320 136 196 337 "Addr\[14\]" "" } { 312 200 262 329 "Addr\[14..0\]" "" } { 360 136 196 377 "Addr\[12\]" "" } { 400 136 195 417 "Addr\[11\]" "" } { 440 136 199 457 "Addr\[10\]" "" } { 480 136 189 497 "Addr\[7\]" "" } { 72 136 186 89 "Addr\[4\]" "" } { 112 136 190 129 "Addr\[5\]" "" } { 152 136 192 169 "Addr\[6\]" "" } { 232 136 195 249 "Addr\[13\]" "" } { 272 136 191 289 "Addr\[8\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1563927310513 "|Lab6_Part2_ext_ROM|Addr[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Addr\[6\] VCC " "Pin \"Addr\[6\]\" is stuck at VCC" {  } { { "Lab6_Part2_ext_ROM.bdf" "" { Schematic "C:/Users/Johnny Li/Desktop/Quartus3/lab6/Lab6_Part2_ext_ROM/Lab6_Part2_ext_ROM.bdf" { { 216 280 456 232 "Addr\[14..0\]" "" } { 280 936 989 297 "Addr\[0\]" "" } { 296 936 990 313 "Addr\[1\]" "" } { 312 936 988 329 "Addr\[2\]" "" } { 328 936 989 345 "Addr\[3\]" "" } { 192 136 187 209 "Addr\[9\]" "" } { 320 136 196 337 "Addr\[14\]" "" } { 312 200 262 329 "Addr\[14..0\]" "" } { 360 136 196 377 "Addr\[12\]" "" } { 400 136 195 417 "Addr\[11\]" "" } { 440 136 199 457 "Addr\[10\]" "" } { 480 136 189 497 "Addr\[7\]" "" } { 72 136 186 89 "Addr\[4\]" "" } { 112 136 190 129 "Addr\[5\]" "" } { 152 136 192 169 "Addr\[6\]" "" } { 232 136 195 249 "Addr\[13\]" "" } { 272 136 191 289 "Addr\[8\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1563927310513 "|Lab6_Part2_ext_ROM|Addr[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Addr\[5\] VCC " "Pin \"Addr\[5\]\" is stuck at VCC" {  } { { "Lab6_Part2_ext_ROM.bdf" "" { Schematic "C:/Users/Johnny Li/Desktop/Quartus3/lab6/Lab6_Part2_ext_ROM/Lab6_Part2_ext_ROM.bdf" { { 216 280 456 232 "Addr\[14..0\]" "" } { 280 936 989 297 "Addr\[0\]" "" } { 296 936 990 313 "Addr\[1\]" "" } { 312 936 988 329 "Addr\[2\]" "" } { 328 936 989 345 "Addr\[3\]" "" } { 192 136 187 209 "Addr\[9\]" "" } { 320 136 196 337 "Addr\[14\]" "" } { 312 200 262 329 "Addr\[14..0\]" "" } { 360 136 196 377 "Addr\[12\]" "" } { 400 136 195 417 "Addr\[11\]" "" } { 440 136 199 457 "Addr\[10\]" "" } { 480 136 189 497 "Addr\[7\]" "" } { 72 136 186 89 "Addr\[4\]" "" } { 112 136 190 129 "Addr\[5\]" "" } { 152 136 192 169 "Addr\[6\]" "" } { 232 136 195 249 "Addr\[13\]" "" } { 272 136 191 289 "Addr\[8\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1563927310513 "|Lab6_Part2_ext_ROM|Addr[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Addr\[4\] VCC " "Pin \"Addr\[4\]\" is stuck at VCC" {  } { { "Lab6_Part2_ext_ROM.bdf" "" { Schematic "C:/Users/Johnny Li/Desktop/Quartus3/lab6/Lab6_Part2_ext_ROM/Lab6_Part2_ext_ROM.bdf" { { 216 280 456 232 "Addr\[14..0\]" "" } { 280 936 989 297 "Addr\[0\]" "" } { 296 936 990 313 "Addr\[1\]" "" } { 312 936 988 329 "Addr\[2\]" "" } { 328 936 989 345 "Addr\[3\]" "" } { 192 136 187 209 "Addr\[9\]" "" } { 320 136 196 337 "Addr\[14\]" "" } { 312 200 262 329 "Addr\[14..0\]" "" } { 360 136 196 377 "Addr\[12\]" "" } { 400 136 195 417 "Addr\[11\]" "" } { 440 136 199 457 "Addr\[10\]" "" } { 480 136 189 497 "Addr\[7\]" "" } { 72 136 186 89 "Addr\[4\]" "" } { 112 136 190 129 "Addr\[5\]" "" } { 152 136 192 169 "Addr\[6\]" "" } { 232 136 195 249 "Addr\[13\]" "" } { 272 136 191 289 "Addr\[8\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1563927310513 "|Lab6_Part2_ext_ROM|Addr[4]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1563927310513 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1563927310679 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1563927311949 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563927311949 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "135 " "Implemented 135 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1563927312099 ""} { "Info" "ICUT_CUT_TM_OPINS" "60 " "Implemented 60 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1563927312099 ""} { "Info" "ICUT_CUT_TM_LCELLS" "72 " "Implemented 72 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1563927312099 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1563927312099 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 27 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4823 " "Peak virtual memory: 4823 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1563927312139 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 23 20:15:12 2019 " "Processing ended: Tue Jul 23 20:15:12 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1563927312139 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:52 " "Elapsed time: 00:00:52" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1563927312139 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:39 " "Total CPU time (on all processors): 00:01:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1563927312139 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1563927312139 ""}
