Release 12.3 - xst M.70d (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
--> 
TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "arraysum.work"
Input Format                       : mixed

---- Target Parameters
Output File Name                   : "arraysum.ngc"
Output Format                      : NGC
Target Device                      : xc6vlx75t-ff484-1

---- Source Options
Top Module Name                    : arraysum

---- Target Options
Add IO Buffers                     : no

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "g:/hercules/cdfg2hdl/contrib/vhdl/std_logic_1164_tinyadditions.vhd" into library work
Parsing package <std_logic_1164_tinyadditions>.
Parsing package body <std_logic_1164_tinyadditions>.
Parsing VHDL file "g:/hercules/cdfg2hdl/contrib/vhdl/operpack_ieee.vhd" into library work
Parsing package <operpack>.
Parsing package body <operpack>.
Parsing VHDL file "\hercules\tests\nac\arraysum\arraysum_cdt_pkg.vhd" into library work
Parsing package <arraysum_cdt_pkg>.
Parsing VHDL file "\hercules\tests\nac\arraysum\arraysum.vhd" into library work
Parsing entity <arraysum>.
Parsing architecture <fsmd> of entity <arraysum>.
ERROR:HDLCompiler:69 - "\hercules\tests\nac\arraysum\arraysum.vhd" Line 147: <to_hstring> is not declared.
ERROR:HDLCompiler:854 - "\hercules\tests\nac\arraysum\arraysum.vhd" Line 26: Unit <fsmd> ignored due to previous errors.
VHDL file \hercules\tests\nac\arraysum\arraysum.vhd ignored due to errors
--> 

Total memory usage is 125048 kilobytes

Number of errors   :    2 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

