<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html
  PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en">
<head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />

<meta name="copyright" content="(C) Copyright 2020" />
<meta name="DC.rights.owner" content="(C) Copyright 2020" />
<meta name="DC.Type" content="GeneralRefTopic" />
<meta name="DC.Title" content="Verilog-XL Compatible Compiler Directives" />
<meta name="abstract" content="The Questa SIM simulator supports a number of compiler directives that are compatible with Verilog-XL." />
<meta name="description" content="The Questa SIM simulator supports a number of compiler directives that are compatible with Verilog-XL." />
<meta name="DC.subject" content="compiler directives, XL compatible compiler directives" />
<meta name="keywords" content="compiler directives, XL compatible compiler directives" />
<meta name="prodname" content="Questa SIM User's Manual" />
<meta name="version" content="2014.06" />
<meta name="release" content="v2014.06" />
<meta name="series" content="mgc_ih" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Publisher" content="Mentor Graphics Corporation 10 24 2014 10 24 2014 Fresh off the boat." />
<meta name="DC.Date.Created" content="0000-00-00" />
<meta name="DC.Date.Modified" content="2020-03-05" />
<meta name="VariantPrefix" content="Q" />
<meta name="Tier" content="1" />
<meta name="SubTitle" content="Including Support for Questa SV/AFV" />
<meta name="SourceHandle" content="questa_sim_user" />
<meta name="SoftwareVersionNum" content="2020.4" />
<meta name="SoftwareRelease" content="none" />
<meta name="RevHist" content="5.3" />
<meta name="PublicationDate" content="none" />
<meta name="Platform" content="none" />
<meta name="PartNumber" content="none" />
<meta name="LicenseType" content="EULA" />
<meta name="InfoHubHandle" content="questa_sim_ih" />
<meta name="EclipsePluginName" content="none" />
<meta name="DraftDate" content="none" />
<meta name="Draft" content="none" />
<meta name="DocumentTitle" content="Questa® SIM User's Manual" />
<meta name="CSHelp" content="none" />
<meta name="CSDSearchKeywords" content="product.version.2020.4,sort.order.020,doc.type.documentation.user,product.id.P10593,product.id.P11633,product.id.P11632," />
<meta name="Copyright" content="READONLY - Use: copyrfirst and copyrlast" />
<meta name="ConditionFiltering" content="XML" />
<meta name="ChecklinksRelease" content="mti2020" />
<meta name="BookcaseHandle" content="_bk_questa_sim" />
<meta name="Beta" content="none" />
<meta name="Alpha" content="none" />
<meta name="ActiveStatus" content="Active" />
<meta name="GenerateOnlyChangedTopics" content="none" />
<meta name="HighlightChanges" content="none" />
<meta name="HighlightColor" content="Pale Green" />
<meta name="IncludeInInventory" content="yes" />
<meta name="SourceEDDVersion" content="12.2.10" />
<meta name="DC.Format" content="XHTML" />
<meta name="DC.Identifier" content="id766e295c-7158-406a-864e-90f40a02ddcc" />
<link rel="stylesheet" type="text/css" href="../commonltr.css" />
<title>Verilog-XL Compatible Compiler Directives</title>
<link rel="stylesheet" href="../../MGC/styles/mgcdita-lang.css" type="text/css" /><noscript><link rel="StyleSheet" href="../../MGC/styles/body.css" type="text/css" /><link rel="StyleSheet" href="../../MGC/styles/catalog.css" type="text/css" /><link rel="StyleSheet" href="../../MGC/styles/document.css" type="text/css" /><link rel="stylesheet" href="../../MGC/styles/mgcdita-lang.css" type="text/css" /></noscript><meta name="mgc_html_doctitle" content="Verilog-XL Compatible Compiler Directives" />
<meta name="attributes" content="product.version.2020.4,sort.order.020,doc.type.documentation.user,product.id.P10593,product.id.P11633,product.id.P11632," />
<meta name="TEMPLATEBASE" content="mgc_mgchelp_v4.2.009" />
<script type="text/javascript" language="JavaScript1.2" src="../../MGC/js/page.js"></script><script type="text/javascript" language="JavaScript1.2">
            if(DetectChromeForBasic()){
            writeNoScriptStyles();
            }

        </script><script type="text/javascript" language="JavaScript1.2">
            // Set reference to top level help frame
            //
            if(!DetectChromeForBasic()){
            javascriptTopicRedirect();
            }
        </script></head>
<body class="default" id="id766e295c-7158-406a-864e-90f40a02ddcc">
<div id="bodycontent" class="BodyContent">
<script type="text/javascript" language="JavaScript1.2">
              var BC = new Array("TODO: Breadcrumb Title","title1","naV","naV","naV","naV","2");
          </script>
<noscript><iframe framespacing="0" marginheight="2px" frameborder="no" scrolling="no" src="../../MGC/html/noscript_header.htm" width="100%" height="100px;">xxx</iframe></noscript>
<script type="text/javascript" language="JavaScript1.2">
              if(DetectChromeForBasic()){
              if(!(top.inEclipse)){
              writeBasicHeader();
              }
              }
          </script>
<div id="BodyContent"><h1 class="title topictitle1">Verilog-XL Compatible Compiler Directives</h1>
<div class="body refbody GeneralRefBody"><div class="abstract GeneralRefAbstract"><span class="shortdesc">The <span class="ph fmvar:ProductName">Questa SIM</span> simulator supports a
number of compiler directives that are compatible with Verilog-XL. </span>
</div>
<div class="section Subsections"><div class="section Subsection" id="id766e295c-7158-406a-864e-90f40a02ddcc__id2cca82f1-b762-47d1-ada4-c51443aa62dc"><p class="lines ApplCommand">‘default_decay_time &lt;time&gt;</p>
<p class="p">This directive specifies the default decay
time to be used in trireg net declarations that do not explicitly
declare a decay time. The decay time can be expressed as a real
or integer number, or as “infinite” to specify that the charge never
decays.</p>
<p class="lines ApplCommand">`delay_mode_distributed</p>
<p class="p">This directive disables path delays in favor
of distributed delays. See <a class="xref fm:HeadingOnly" href="Contain_DelayModes_id804d008d.html#id804d008d-2c1b-428a-a5fd-1089b2600079__Contain_DelayModes_id804d008d.xml#id804d008d-2c1b-428a-a5fd-1089b2600079" title="Verilog models can contain both distributed delays and path delays. Distributed delays appear on primitives, UDPs, and continuous assignments; path delays are the port-to-port delays specified in specify blocks. These delays interact to determine the actual delay observed. Most Verilog cells use path delays exclusively, with no distributed delays specified.">Delay Modes</a> for details.</p>
<p class="lines ApplCommand">`delay_mode_path</p>
<p class="p">This directive sets distributed delays to
zero in favor of path delays. See <a class="xref fm:HeadingOnly" href="Contain_DelayModes_id804d008d.html#id804d008d-2c1b-428a-a5fd-1089b2600079__Contain_DelayModes_id804d008d.xml#id804d008d-2c1b-428a-a5fd-1089b2600079" title="Verilog models can contain both distributed delays and path delays. Distributed delays appear on primitives, UDPs, and continuous assignments; path delays are the port-to-port delays specified in specify blocks. These delays interact to determine the actual delay observed. Most Verilog cells use path delays exclusively, with no distributed delays specified.">Delay Modes</a> for details.</p>
<p class="lines ApplCommand">`delay_mode_unit</p>
<p class="p">This directive sets path delays to zero and
nonzero distributed delays to one time unit. See <a class="xref fm:HeadingOnly" href="Contain_DelayModes_id804d008d.html#id804d008d-2c1b-428a-a5fd-1089b2600079__Contain_DelayModes_id804d008d.xml#id804d008d-2c1b-428a-a5fd-1089b2600079" title="Verilog models can contain both distributed delays and path delays. Distributed delays appear on primitives, UDPs, and continuous assignments; path delays are the port-to-port delays specified in specify blocks. These delays interact to determine the actual delay observed. Most Verilog cells use path delays exclusively, with no distributed delays specified.">Delay Modes</a> for details.</p>
<p class="lines ApplCommand">`delay_mode_zero</p>
<p class="p">This directive sets path delays and distributed
delays to zero. See <a class="xref fm:HeadingOnly" href="Contain_DelayModes_id804d008d.html#id804d008d-2c1b-428a-a5fd-1089b2600079__Contain_DelayModes_id804d008d.xml#id804d008d-2c1b-428a-a5fd-1089b2600079" title="Verilog models can contain both distributed delays and path delays. Distributed delays appear on primitives, UDPs, and continuous assignments; path delays are the port-to-port delays specified in specify blocks. These delays interact to determine the actual delay observed. Most Verilog cells use path delays exclusively, with no distributed delays specified.">Delay Modes</a> for details.</p>
<p class="lines ApplCommand">`uselib</p>
<p class="p">This directive is an alternative to the -v,
-y, and +libext source library compiler arguments. See <a class="xref fm:HeadingOnly" href="Concept_VerilogXlUselibCompilerDirective_id26314088.html#id26314088-29b5-48a1-afb8-6226d4d9f6e7__Concept_VerilogXlUselibCompilerDirective_id26314088.xml#id26314088-29b5-48a1-afb8-6226d4d9f6e7" title="The `uselib compiler directive is a method of source library management that you can use as an alternative to the ‑v, -y, and +libext compiler arguments. It has the advantage that a design may reference different modules having the same name.">Verilog-XL uselib Compiler Directive</a> for details.</p>
<p class="p">The following Verilog-XL compiler directives
are silently ignored by <span class="ph fmvar:ProductName">Questa SIM</span> Verilog.
Many of these directives are irrelevant to <span class="ph fmvar:ProductName">Questa SIM</span> Verilog,
but may appear in code being ported from Verilog-XL.</p>
<p class="lines ApplCommand">`accelerate<br />
`autoexpand_vectornets<br />
`disable_portfaults<br />
`enable_portfaults<br />
`expand_vectornets<br />
`noaccelerate<br />
`noexpand_vectornets<br />
`noremove_gatenames<br />
`noremove_netnames<br />
`nosuppress_faults<br />
`remove_gatenames<br />
`remove_netnames<br />
`suppress_faults</p>
<p class="p">The following Verilog-XL compiler directives
produce warning messages in <span class="ph fmvar:ProductName">Questa SIM</span> Verilog. These are not implemented
in <span class="ph fmvar:ProductName">Questa SIM</span> Verilog,
and any code containing these directives may behave differently
in <span class="ph fmvar:ProductName">Questa SIM</span> Verilog than in Verilog-XL.</p>
<p class="lines ApplCommand">`default_trireg_strength<br />
`signed<br />
`unsigned</p>
</div>
</div>
</div>
<div class="related-links">
<div class="familylinks">
<div class="parentlink"><strong>Parent Topic:</strong> <a class="link" href="../topics/Contain_CompilerDirectives_id14f7741f.html" title="The Questa SIM simulator support of SystemVerilog includes all of the compiler directives defined in the IEEE Std 1800, some Verilog-XL compiler directives, and some that are proprietary.">Compiler Directives</a></div>
</div>
</div></div>
</div>
<!--BeginFooterContent--><div class="BlankFooter" id="BlankFooter"> </div><div class="Footer" id="Footer"> </div><script type="text/javascript"><!--
                PDFLinkTitle = "InfoHub.Help"
                DocHandle = "questa_sim_user"
                DocTitle = "Questa® SIM User's Manual"
                PageTitle = "Verilog-XL Compatible Compiler Directives"
                Copyright = "2020"
                ThisTopic = "PointingtoaCommoncustomerjsFile";
                CurrentFile = "topics/General_VerilogXlCompatibleCompilerDirectives_id766e295c.html"
                CurrentFileID = "3";
                topicFooter();
            --></script><noscript><p class="MGCFooter">Questa® SIM User's Manual Software Version 2020.4<br />Unpublished work. © Siemens 2020<br /><a href="../../mgc_html_help/nsmgchelp.htm" target="_blank">Browser Requirements</a></p></noscript></body>
</html>