
Circuit 1 cell sky130_fd_pr__pfet_01v8_hvt and Circuit 2 cell sky130_fd_pr__pfet_01v8_hvt are black boxes.
Warning: Equate pins:  cell sky130_fd_pr__pfet_01v8_hvt is a placeholder, treated as a black box.
Warning: Equate pins:  cell sky130_fd_pr__pfet_01v8_hvt is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: sky130_fd_pr__pfet_01v8_hvt     |Circuit 2: sky130_fd_pr__pfet_01v8_hvt     
-------------------------------------------|-------------------------------------------
1                                          |1                                          
2                                          |2                                          
3                                          |3                                          
4                                          |4                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_pr__pfet_01v8_hvt and sky130_fd_pr__pfet_01v8_hvt are equivalent.

Circuit 1 cell sky130_fd_pr__nfet_01v8 and Circuit 2 cell sky130_fd_pr__nfet_01v8 are black boxes.
Warning: Equate pins:  cell sky130_fd_pr__nfet_01v8 is a placeholder, treated as a black box.
Warning: Equate pins:  cell sky130_fd_pr__nfet_01v8 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: sky130_fd_pr__nfet_01v8         |Circuit 2: sky130_fd_pr__nfet_01v8         
-------------------------------------------|-------------------------------------------
1                                          |1                                          
2                                          |2                                          
3                                          |3                                          
4                                          |4                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_pr__nfet_01v8 and sky130_fd_pr__nfet_01v8 are equivalent.

Circuit 1 cell sky130_fd_pr__pfet_01v8 and Circuit 2 cell sky130_fd_pr__pfet_01v8 are black boxes.
Warning: Equate pins:  cell sky130_fd_pr__pfet_01v8 is a placeholder, treated as a black box.
Warning: Equate pins:  cell sky130_fd_pr__pfet_01v8 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: sky130_fd_pr__pfet_01v8         |Circuit 2: sky130_fd_pr__pfet_01v8         
-------------------------------------------|-------------------------------------------
1                                          |1                                          
2                                          |2                                          
3                                          |3                                          
4                                          |4                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_pr__pfet_01v8 and sky130_fd_pr__pfet_01v8 are equivalent.

Subcircuit summary:
Circuit 1: hgu_sw_cap_pmos                 |Circuit 2: hgu_sw_cap_pmos                 
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_01v8 (1)                |sky130_fd_pr__pfet_01v8 (1)                
Number of devices: 1                       |Number of devices: 1                       
Number of nets: 4                          |Number of nets: 4                          
---------------------------------------------------------------------------------------
Resolving symmetries by property value.
Resolving symmetries by pin name.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: hgu_sw_cap_pmos                 |Circuit 2: hgu_sw_cap_pmos                 
-------------------------------------------|-------------------------------------------
SW                                         |SW                                         
floating                                   |floating                                   
delay_signal                               |DELAY_SIGNAL                               
VDD                                        |VDD                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes hgu_sw_cap_pmos and hgu_sw_cap_pmos are equivalent.

Subcircuit summary:
Circuit 1: hgu_pfet_hvt_stack_in_delay     |Circuit 2: hgu_pfet_hvt_stack_in_delay     
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (6)            |sky130_fd_pr__pfet_01v8_hvt (6)            
Number of devices: 6                       |Number of devices: 6                       
Number of nets: 8                          |Number of nets: 8                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: hgu_pfet_hvt_stack_in_delay     |Circuit 2: hgu_pfet_hvt_stack_in_delay     
-------------------------------------------|-------------------------------------------
vdd                                        |VDD                                        
output_stack                               |output_stack                               
input_stack                                |input_stack                                
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes hgu_pfet_hvt_stack_in_delay and hgu_pfet_hvt_stack_in_delay are equivalent.

Subcircuit summary:
Circuit 1: hgu_nfet_hvt_stack_in_delay     |Circuit 2: hgu_nfet_hvt_stack_in_delay     
-------------------------------------------|-------------------------------------------
sky130_fd_pr__nfet_01v8 (16)               |sky130_fd_pr__nfet_01v8 (16)               
Number of devices: 16                      |Number of devices: 16                      
Number of nets: 18                         |Number of nets: 18                         
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: hgu_nfet_hvt_stack_in_delay     |Circuit 2: hgu_nfet_hvt_stack_in_delay     
-------------------------------------------|-------------------------------------------
output_stack                               |output_stack                               
vss                                        |VSS                                        
input_stack                                |input_stack                                
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes hgu_nfet_hvt_stack_in_delay and hgu_nfet_hvt_stack_in_delay are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__inv_1          |Circuit 2: sky130_fd_sc_hd__inv_1          
-------------------------------------------|-------------------------------------------
sky130_fd_pr__nfet_01v8 (1)                |sky130_fd_pr__nfet_01v8 (1)                
sky130_fd_pr__pfet_01v8_hvt (1)            |sky130_fd_pr__pfet_01v8_hvt (1)            
Number of devices: 2                       |Number of devices: 2                       
Number of nets: 6                          |Number of nets: 6                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__inv_1          |Circuit 2: sky130_fd_sc_hd__inv_1          
-------------------------------------------|-------------------------------------------
VGND                                       |VGND                                       
VNB                                        |VNB                                        
VPWR                                       |VPWR                                       
VPB                                        |VPB                                        
A                                          |A                                          
Y                                          |Y                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__inv_1 and sky130_fd_sc_hd__inv_1 are equivalent.
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_hvt_M479BZ in circuit hgu_delay_no_code (0)(2 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_L7T3GD in circuit hgu_delay_no_code (0)(2 instances)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_hvt_M433PY in circuit hgu_delay_no_code (0)(1 instance)
Flattening unmatched subcell hgu_sw_cap_nmos in circuit hgu_delay_no_code (0)(8 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_MVW3GX in circuit hgu_delay_no_code (0)(1 instance)
Flattening unmatched subcell hgu_sw_cap in circuit hgu_delay_no_code (1)(8 instances)

Class hgu_delay_no_code (0):  Merged 6 parallel devices.
Class hgu_delay_no_code (1):  Merged 4 parallel devices.
Subcircuit summary:
Circuit 1: hgu_delay_no_code               |Circuit 2: hgu_delay_no_code               
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (4->3)         |sky130_fd_pr__pfet_01v8_hvt (3)            
sky130_fd_pr__nfet_01v8 (12->7)            |sky130_fd_pr__nfet_01v8 (11->7)            
hgu_sw_cap_pmos (9)                        |hgu_sw_cap_pmos (9)                        
hgu_pfet_hvt_stack_in_delay (1)            |hgu_pfet_hvt_stack_in_delay (1)            
hgu_nfet_hvt_stack_in_delay (1)            |hgu_nfet_hvt_stack_in_delay (1)            
sky130_fd_sc_hd__inv_1 (2)                 |sky130_fd_sc_hd__inv_1 (2)                 
Number of devices: 23                      |Number of devices: 23                      
Number of nets: 20                         |Number of nets: 20                         
---------------------------------------------------------------------------------------
Resolving symmetries by property value.
Resolving symmetries by pin name.
Netlists match with 1 symmetry.

Subcircuit pins:
Circuit 1: hgu_delay_no_code               |Circuit 2: hgu_delay_no_code               
-------------------------------------------|-------------------------------------------
code_offset                                |code_offset                                
IN                                         |IN                                         
code[0]                                    |code[0]                                    
code[1]                                    |code[1]                                    
code[2]                                    |code[2]                                    
code[3]                                    |code[3]                                    
VSS                                        |VSS                                        
OUT                                        |OUT                                        
VDD                                        |VDD                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes hgu_delay_no_code and hgu_delay_no_code are equivalent.

Final result: Circuits match uniquely.
.
