|--------------------------------------------------------------|
|- ispLEVER Classic 1.7.00.05.28.13 Fitter Report File        -|
|- Copyright(C), 1992-2012, Lattice Semiconductor Corporation -|
|- All Rights Reserved.                                       -|
|--------------------------------------------------------------|




The Basic/Detailed Report Format can be selected in the dialog box
Tools->Fitter Report File Format...

Project_Summary
~~~~~~~~~~~~~~~
Project Name         :  lab10
Project Path         :  U:\ECE 270\lab10\lab10rz
Project Fitted on    :  Fri Apr 14 03:34:02 2017

Device               :  M4256_96
Package              :  144
GLB Input Mux Size   :  33
Available Blocks     :  16
Speed                :  -5.8
Part Number          :  LC4256ZE-5TN144C
Source Format        :  ABEL_Schematic


// Project 'lab10' Fit Successfully! //


Compilation_Times
~~~~~~~~~~~~~~~~~
Prefit Time                     0 secs
Load Design Time                0.00 secs
Partition Time                  0.01 secs
Place Time                      0.02 secs
Route Time                      0.00 secs
Total Fit Time                  00:00:01


Design_Summary
~~~~~~~~~~~~~~
Total Input Pins                41
Total Logic Functions           40
  Total Output Pins             34
  Total Bidir I/O Pins          0
  Total Buried Nodes            6
Total Flip-Flops                29
  Total D Flip-Flops            28
  Total T Flip-Flops            1
  Total Latches                 0
Total Product Terms             215

Total Reserved Pins             0
Total Locked Pins               70
Total Locked Nodes              2

Total Unique Output Enables     0
Total Unique Clocks             3
Total Unique Clock Enables      0
Total Unique Resets             1
Total Unique Presets            0

Fmax Logic Levels               -


Device_Resource_Summary
~~~~~~~~~~~~~~~~~~~~~~~
                                 Device
                                 Total    Used   Not Used   Utilization
-----------------------------------------------------------------------
Dedicated Pins
  Clock/Input Pins                  4        0      4    -->     0
  Input-Only Pins                  10        0     10    -->     0
  I/O / Enable Pins                 2        2      0    -->   100
I/O Pins                           94       73     21    -->    77
Logic Functions                   256       39    217    -->    15
  Input Registers                  96        0     96    -->     0

GLB Inputs                        576       77    499    -->    13
Logical Product Terms            1280      164   1116    -->    12
Occupied GLBs                      16       15      1    -->    93
Macrocells                        256       38    218    -->    14

Control Product Terms:
  GLB Clock/Clock Enables          16        9      7    -->    56
  GLB Reset/Presets                16        0     16    -->     0
  Macrocell Clocks                256        2    254    -->     0
  Macrocell Clock Enables         256        0    256    -->     0
  Macrocell Enables               256        0    256    -->     0
  Macrocell Resets                256        0    256    -->     0
  Macrocell Presets               256        0    256    -->     0

Global Routing Pool               356       26    330    -->     7
  GRP from IFB                     ..        3     ..    -->    ..
    (from input signals)           ..        3     ..    -->    ..
    (from output signals)          ..        0     ..    -->    ..
    (from bidir signals)           ..        0     ..    -->    ..
  GRP from MFB                     ..       23     ..    -->    ..
----------------------------------------------------------------------

<Note> 1 : The available PT is the product term that has not been used.
<Note> 2 : IFB is I/O feedback.
<Note> 3 : MFB is macrocell feedback.



GLB_Resource_Summary
~~~~~~~~~~~~~~~~~~~~
                                                                                     # of PT
               ---  Fanin  ---    I/O    Input  Macrocells       Macrocells   Logic  clusters
             Unique Shared Total  Pins    Regs Used Inaccessible  available    PTs   used
-------------------------------------------------------------------------------------------
Maximum
  GLB                      36      *(1)     8   --     --             16       80       16
-------------------------------------------------------------------------------------------
  GLB    A      0     0     0      5/6      0    0      0             16        0        0
  GLB    B      0     0     0      6/6      0    0      0             16        0        0
  GLB    C      0     9     9      2/6      0    3      0             13       15        5
  GLB    D      9     0     9      1/6      0    1      0             15        7        2
-------------------------------------------------------------------------------------------
  GLB    E      0     0     0      4/6      0    0      0             16        0        0
  GLB    F      0     0     0      6/6      0    1      0             15        0        1
  GLB    G      8     2    10      4/6      0    2      0             14       11        3
  GLB    H      6     2     8      6/6      0    6      0             10        6        6
-------------------------------------------------------------------------------------------
  GLB    I      2     0     2      6/6      0    1      0             15        1        1
  GLB    J      0     0     0      0/6      0    0      0             16        0        0
  GLB    K      0     5     5      6/6      0    2      0             14       13        4
  GLB    L      2     5     7      6/6      0    6      0             10       44       12
-------------------------------------------------------------------------------------------
  GLB    M      0     7     7      6/6      0    6      0             10       44       12
  GLB    N      0     0     0      6/6      0    0      0             16        0        0
  GLB    O      9     3    12      4/6      0    4      0             12       17        5
  GLB    P      6     2     8      5/6      0    6      0             10        6        6
-------------------------------------------------------------------------------------------
TOTALS:        42    35    77     73/96     0   38      0            218      164       57

<Note> 1 : For ispMACH 4000 devices, the number of IOs depends on the GLB.
<Note> 2 : Four rightmost columns above reflect last status of the placement process.



GLB_Control_Summary
~~~~~~~~~~~~~~~~~~~
           Shared Shared | Mcell  Mcell  Mcell  Mcell  Mcell 
           Clk/CE Rst/Pr | Clock  CE     Enable Reset  Preset
------------------------------------------------------------------------------
Maximum
  GLB        1      1        16     16     16     16     16  
==============================================================================
  GLB    A   0      0         0      0      0      0      0
  GLB    B   0      0         0      0      0      0      0
  GLB    C   1      0         0      0      0      0      0
  GLB    D   1      0         0      0      0      0      0
------------------------------------------------------------------------------
  GLB    E   0      0         0      0      0      0      0
  GLB    F   0      0         0      0      0      0      0
  GLB    G   1      0         0      0      0      0      0
  GLB    H   1      0         0      0      0      0      0
------------------------------------------------------------------------------
  GLB    I   1      0         0      0      0      0      0
  GLB    J   0      0         0      0      0      0      0
  GLB    K   0      0         0      0      0      0      0
  GLB    L   1      0         0      0      0      0      0
------------------------------------------------------------------------------
  GLB    M   1      0         0      0      0      0      0
  GLB    N   0      0         0      0      0      0      0
  GLB    O   1      0         2      0      0      0      0
  GLB    P   1      0         0      0      0      0      0
------------------------------------------------------------------------------

<Note> 1 : For ispMACH 4000 devices, the number of output enables depends on the GLB.



Optimizer_and_Fitter_Options
~~~~~~~~~~~~~~~~~~~~~~~~~~~~
Pin Assignment :                       Yes
Group Assignment :                     No
Pin Reservation :                      No

@Ignore_Project_Constraints :
  Pin Assignments :                    No
      Keep Block Assignment            --
      Keep Segment Assignment          --
  Group Assignments :                  No
  Macrocell Assignment :               No
      Keep Block Assignment            --
      Keep Segment Assignment          --

@Backannotate_Project_Constraints
  Pin Assignments :                    No
  Pin And Block Assignments :          No
  Pin, Macrocell and Block :           No

@Timing_Constraints :                  No

@Global_Project_Optimization :
  Balanced Partitioning :              Yes
  Spread Placement :                   Yes

  Note :
    Pack Design :
       Balanced Partitioning = No
       Spread Placement      = No
    Spread Design :
       Balanced Partitioning = Yes
       Spread Placement      = Yes


@Logic_Synthesis :
  Logic Reduction :                    Yes
  Node Collapsing :                    FMAX
  Fmax_Logic_Level :                   1
  D/T Synthesis :                      Yes
  XOR Synthesis :                      Yes
  Max. P-Term for Collapsing :         16
  Max. P-Term for Splitting :          80
  Max Symbols :                        24

@Utilization_options
  Max. % of Macrocells used :          100
@User_Signature                        
@IO_Types                              Default = LVCMOS18 (2)
@Output_Slew_Rate                      Default = FAST (2)
@Power                                 Default = HIGH (2)
@Pull                                  Default = PULLUP_DOWN (2)
@Input_Registers                       Default = None (2)
@Register_Powerup                      Default = None

Device Options:
<Note> 1 : Reserved unused I/Os can be independently driven to Low or High, and does not
           follow the drive level set for the Global Configure Unused I/O Option.
<Note> 2 : For user-specified constraints on individual signals, refer to the Output,
           Bidir and Buried Signal Lists.



OSCTIMER_Summary
~~~~~~~~~~~~~~~~
OSCTIMER:                         Pin/Node
  OSCTIMER Instance Name                    I1
  Dynamic Disable Signal                    osc_dis
  Timer Reset Signal                        _dup_osc_dis
  Oscillator Output Clock         mfb C-15  osc_out
  Timer Output Clock              mfb F-15  tmr_out

  Oscillator Output Clock Frequency         5.0000 MHz
  Timer Output Clock Frequency              4.7684 Hz
  Timer Divider                             1048576


Pinout_Listing
~~~~~~~~~~~~~~
      | Pin   | Bank |GLB |Assigned|                 | Signal|            | PG
Pin No| Type  |Number|Pad |Pin     |     I/O Type    | Type  | Signal name| Enable
-----------------------------------------------------------------------------------
1     | GND   |   -  |    |        |                 |       |            |
2     | TDI   |   -  |    |        |                 |       |            |
3     |VCCIO0 |   -  |    |        |                 |       |            |
4     |  I_O  |   0  |C12 |        |                 |       |            |
5     |  I_O  |   0  |C10 |        |                 |       |            |
6     |  I_O  |   0  |C8  |        |                 |       |            |
7     |  I_O  |   0  |C6  |        |                 |       |            |
8     |  I_O  |   0  |C4  |        |LVCMOS18         | Output|Q4          |
9     |  I_O  |   0  |C2  |        |LVCMOS18         | Output|Q3          |
10    |GNDIO0 |   -  |    |        |                 |       |            |
11    |  I_O  |   0  |D14 |        |                 |       |            |
12    |  I_O  |   0  |D12 |        |                 |       |            |
13    |  I_O  |   0  |D10 |        |                 |       |            |
14    |  I_O  |   0  |D8  |        |                 |       |            |
15    |  I_O  |   0  |D6  |        |                 |       |            |
16    |  I_O  |   0  |D4  |        |LVCMOS18         | Output|Q0          |
17    | IN0   |   0  |    |        |                 |       |            |
18    | NC    |   -  |    |        |                 |       |            |
19    |VCCIO0 |   -  |    |        |                 |       |            |
20    | IN1   |   0  |    |        |                 |       |            |
21    |  I_O  |   0  |E2  |        |                 |       |            |
22    |  I_O  |   0  |E4  |        |                 |       |            |
23    |  I_O  |   0  |E6  |    *   |LVCMOS18         | Input |DIP4        |
24    |  I_O  |   0  |E8  |    *   |LVCMOS18         | Input |DIP5        |
25    |  I_O  |   0  |E10 |    *   |LVCMOS18         | Input |DIP6        |
26    |  I_O  |   0  |E12 |    *   |LVCMOS18         | Input |DIP7        |
27    |GNDIO0 |   -  |    |        |                 |       |            |
28    |  I_O  |   0  |F2  |    *   |LVCMOS18         | Input |LED7        |
29    |  I_O  |   0  |F4  |    *   |LVCMOS18         | Input |LED6        |
30    |  I_O  |   0  |F6  |    *   |LVCMOS18         | Input |LED5        |
31    |  I_O  |   0  |F8  |    *   |LVCMOS18         | Input |LED4        |
32    |  I_O  |   0  |F10 |    *   |LVCMOS18         | Input |LED3        |
33    |  I_O  |   0  |F12 |    *   |LVCMOS18         | Input |LED2        |
34    |VCCIO0 |   -  |    |        |                 |       |            |
35    | TCK   |   -  |    |        |                 |       |            |
36    | VCC   |   -  |    |        |                 |       |            |
37    | GND   |   -  |    |        |                 |       |            |
38    | IN2   |   0  |    |        |                 |       |            |
39    |  I_O  |   0  |G12 |    *   |LVCMOS18         | Input |LED1        |
40    |  I_O  |   0  |G10 |    *   |LVCMOS18         | Input |LED0        |
41    |  I_O  |   0  |G8  |        |                 |       |            |
42    |  I_O  |   0  |G6  |        |                 |       |            |
43    |  I_O  |   0  |G4  |        |LVCMOS18         | Output|Q2          |
44    |  I_O  |   0  |G2  |    *   |LVCMOS18         | Output|DIS4a       |
45    | IN3   |   0  |    |        |                 |       |            |
46    |GNDIO0 |   -  |    |        |                 |       |            |
47    |VCCIO0 |   -  |    |        |                 |       |            |
48    |  I_O  |   0  |H12 |    *   |LVCMOS18         | Output|DIS4b       |
49    |  I_O  |   0  |H10 |    *   |LVCMOS18         | Output|DIS4c       |
50    |  I_O  |   0  |H8  |    *   |LVCMOS18         | Output|DIS4d       |
51    |  I_O  |   0  |H6  |    *   |LVCMOS18         | Output|DIS4e       |
52    |  I_O  |   0  |H4  |    *   |LVCMOS18         | Output|DIS4f       |
53    |  I_O  |   0  |H2  |    *   |LVCMOS18         | Output|DIS4g       |
54    |INCLK1 |   0  |    |        |                 |       |            |
55    |GNDIO1 |   -  |    |        |                 |       |            |
56    |INCLK2 |   1  |    |        |                 |       |            |
57    | VCC   |   -  |    |        |                 |       |            |
58    |  I_O  |   1  |I2  |    *   |LVCMOS18         | Input |S1_NC       |
59    |  I_O  |   1  |I4  |    *   |LVCMOS18         | Input |S1_NO       |
60    |  I_O  |   1  |I6  |    *   |LVCMOS18         | Input |S2_NC       |
61    |  I_O  |   1  |I8  |    *   |LVCMOS18         | Input |S2_NO       |
62    |  I_O  |   1  |I10 |    *   |LVCMOS18         | Input |LED29       |
63    |  I_O  |   1  |I12 |    *   |LVCMOS18         | Output|LED28       |
64    |VCCIO1 |   -  |    |        |                 |       |            |
65    |GNDIO1 |   -  |    |        |                 |       |            |
66    |  I_O  |   1  |J2  |        |                 |       |            |
67    |  I_O  |   1  |J4  |        |                 |       |            |
68    |  I_O  |   1  |J6  |        |                 |       |            |
69    |  I_O  |   1  |J8  |        |                 |       |            |
70    |  I_O  |   1  |J10 |        |                 |       |            |
71    |  I_O  |   1  |J12 |        |                 |       |            |
72    | IN4   |   0  |    |        |                 |       |            |
73    | GND   |   -  |    |        |                 |       |            |
74    | TMS   |   -  |    |        |                 |       |            |
75    |VCCIO1 |   -  |    |        |                 |       |            |
76    |  I_O  |   1  |K12 |    *   |LVCMOS18         | Input |DIP3        |
77    |  I_O  |   1  |K10 |    *   |LVCMOS18         | Input |DIP2        |
78    |  I_O  |   1  |K8  |    *   |LVCMOS18         | Input |DIP1        |
79    |  I_O  |   1  |K6  |    *   |LVCMOS18         | Input |DIP0        |
80    |  I_O  |   1  |K4  |    *   |LVCMOS18         | Output|DIS1g       |
81    |  I_O  |   1  |K2  |    *   |LVCMOS18         | Output|DIS1f       |
82    |GNDIO1 |   -  |    |        |                 |       |            |
83    |  I_O  |   1  |L14 |    *   |LVCMOS18         | Output|DIS1e       |
84    |  I_O  |   1  |L12 |    *   |LVCMOS18         | Output|DIS1d       |
85    |  I_O  |   1  |L10 |    *   |LVCMOS18         | Output|DIS1c       |
86    |  I_O  |   1  |L8  |    *   |LVCMOS18         | Output|DIS1b       |
87    |  I_O  |   1  |L6  |    *   |LVCMOS18         | Output|DIS1a       |
88    |  I_O  |   1  |L4  |    *   |LVCMOS18         | Output|DIS2g       |
89    | IN5   |   1  |    |        |                 |       |            |
90    | NC    |   -  |    |        |                 |       |            |
91    |VCCIO1 |   -  |    |        |                 |       |            |
92    | IN6   |   1  |    |        |                 |       |            |
93    |  I_O  |   1  |M2  |    *   |LVCMOS18         | Output|DIS2f       |
94    |  I_O  |   1  |M4  |    *   |LVCMOS18         | Output|DIS2e       |
95    |  I_O  |   1  |M6  |    *   |LVCMOS18         | Output|DIS2d       |
96    |  I_O  |   1  |M8  |    *   |LVCMOS18         | Output|DIS2c       |
97    |  I_O  |   1  |M10 |    *   |LVCMOS18         | Output|DIS2b       |
98    |  I_O  |   1  |M12 |    *   |LVCMOS18         | Output|DIS2a       |
99    |GNDIO1 |   -  |    |        |                 |       |            |
100   |  I_O  |   1  |N2  |    *   |LVCMOS18         | Input |LED20       |
101   |  I_O  |   1  |N4  |    *   |LVCMOS18         | Input |LED21       |
102   |  I_O  |   1  |N6  |    *   |LVCMOS18         | Input |LED22       |
103   |  I_O  |   1  |N8  |    *   |LVCMOS18         | Input |LED23       |
104   |  I_O  |   1  |N10 |    *   |LVCMOS18         | Input |LED24       |
105   |  I_O  |   1  |N12 |    *   |LVCMOS18         | Input |LED25       |
106   |VCCIO1 |   -  |    |        |                 |       |            |
107   | TDO   |   -  |    |        |                 |       |            |
108   | VCC   |   -  |    |        |                 |       |            |
109   | GND   |   -  |    |        |                 |       |            |
110   | IN7   |   1  |    |        |                 |       |            |
111   |  I_O  |   1  |O12 |    *   |LVCMOS18         | Input |LED26       |
112   |  I_O  |   1  |O10 |    *   |LVCMOS18         | Input |LED27       |
113   |  I_O  |   1  |O8  |        |                 |       |            |
114   |  I_O  |   1  |O6  |        |                 |       |            |
115   |  I_O  |   1  |O4  |        |LVCMOS18         | Output|Q1          |
116   |  I_O  |   1  |O2  |    *   |LVCMOS18         | Output|DIS3g       |
117   | IN8   |   1  |    |        |                 |       |            |
118   |GNDIO1 |   -  |    |        |                 |       |            |
119   |VCCIO1 |   -  |    |        |                 |       |            |
120   |  I_O  |   1  |P12 |    *   |LVCMOS18         | Output|DIS3f       |
121   |  I_O  |   1  |P10 |    *   |LVCMOS18         | Output|DIS3e       |
122   |  I_O  |   1  |P8  |    *   |LVCMOS18         | Output|DIS3d       |
123   |  I_O  |   1  |P6  |    *   |LVCMOS18         | Output|DIS3c       |
124   |  I_O  |   1  |P4  |    *   |LVCMOS18         | Output|DIS3b       |
125   | I_O/OE|   1  |P2  |    *   |LVCMOS18         | Output|DIS3a       |
126   |INCLK3 |   1  |    |        |                 |       |            |
127   |GNDIO0 |   -  |    |        |                 |       |            |
128   |INCLK0 |   0  |    |        |                 |       |            |
129   | VCC   |   -  |    |        |                 |       |            |
130   | I_O/OE|   0  |A2  |    *   |LVCMOS18         | Input |LED15       |
131   |  I_O  |   0  |A4  |    *   |LVCMOS18         | Input |LED14       |
132   |  I_O  |   0  |A6  |    *   |LVCMOS18         | Input |LED13       |
133   |  I_O  |   0  |A8  |    *   |LVCMOS18         | Input |LED12       |
134   |  I_O  |   0  |A10 |    *   |LVCMOS18         | Input |LED11       |
135   |  I_O  |   0  |A12 |    *   |LVCMOS18         | Input |LED10       |
136   |VCCIO0 |   -  |    |        |                 |       |            |
137   |GNDIO0 |   -  |    |        |                 |       |            |
138   |  I_O  |   0  |B2  |    *   |LVCMOS18         | Input |LED9        |
139   |  I_O  |   0  |B4  |    *   |LVCMOS18         | Input |LED8        |
140   |  I_O  |   0  |B6  |    *   |LVCMOS18         | Input |LED16       |
141   |  I_O  |   0  |B8  |    *   |LVCMOS18         | Input |LED17       |
142   |  I_O  |   0  |B10 |    *   |LVCMOS18         | Input |LED18       |
143   |  I_O  |   0  |B12 |    *   |LVCMOS18         | Input |LED19       |
144   | IN9   |   0  |    |        |                 |       |            |
-----------------------------------------------------------------------------------

<Note> GLB Pad : This notation refers to the GLB I/O pad number in the device.
<Note> Assigned Pin : user or dedicated input assignment (E.g. Clock pins).
<Note> Pin Type : 
          ClkIn : Dedicated input or clock pin 
           CLK  : Dedicated clock pin
           I_O  : Input/Output pin
           INP  : Dedicated input pin
           JTAG : JTAG Control and test pin
           NC   : No connected



Input_Signal_List
~~~~~~~~~~~~~~~~~
                Input
         Pin    Fanout
 Pin GLB Type                       Pullup Signal
-------------------------------------------------
  79   K  I/O   4  --CD--G-------O-    Down DIP0
  78   K  I/O   4  --CD--G-------O-    Down DIP1
  77   K  I/O      ----------------    Down DIP2
  76   K  I/O      ----------------    Down DIP3
  23   E  I/O      ----------------    Down DIP4
  24   E  I/O      ----------------    Down DIP5
  25   E  I/O      ----------------    Down DIP6
  26   E  I/O   8  --CD--GH---LM-OP    Down DIP7
  40   G  I/O      ----------------    Down LED0
  39   G  I/O      ----------------    Down LED1
 135   A  I/O      ----------------    Down LED10
 134   A  I/O      ----------------    Down LED11
 133   A  I/O      ----------------    Down LED12
 132   A  I/O      ----------------    Down LED13
 131   A  I/O      ----------------    Down LED14
 130   A  I/O      ----------------    Down LED15
 140   B  I/O      ----------------    Down LED16
 141   B  I/O      ----------------    Down LED17
 142   B  I/O      ----------------    Down LED18
 143   B  I/O      ----------------    Down LED19
  33   F  I/O      ----------------    Down LED2
 100   N  I/O      ----------------    Down LED20
 101   N  I/O      ----------------    Down LED21
 102   N  I/O      ----------------    Down LED22
 103   N  I/O      ----------------    Down LED23
 104   N  I/O      ----------------    Down LED24
 105   N  I/O      ----------------    Down LED25
 111   O  I/O      ----------------    Down LED26
 112   O  I/O      ----------------    Down LED27
  62   I  I/O      ----------------    Down LED29
  32   F  I/O      ----------------    Down LED3
  31   F  I/O      ----------------    Down LED4
  30   F  I/O      ----------------    Down LED5
  29   F  I/O      ----------------    Down LED6
  28   F  I/O      ----------------    Down LED7
 139   B  I/O      ----------------    Down LED8
 138   B  I/O      ----------------    Down LED9
  58   I  I/O      ----------------    Down S1_NC
  59   I  I/O      ----------------    Down S1_NO
  60   I  I/O      ----------------    Down S2_NC
  61   I  I/O      ----------------    Down S2_NO
-------------------------------------------------



Output_Signal_List
~~~~~~~~~~~~~~~~~~
          I         C      P R P       O Output
          N         L Mc   R E U C O F B Fanout
 Pin GLB  P LL PTs  S Type E S P E E P P                     Slew Pullup Signal
-------------------------------------------------------------------------------
  87   L  5  -   7  2 COM                   ----------------  Fast   Down DIS1a
  86   L  5  -   8  2 COM                   ----------------  Fast   Down DIS1b
  85   L  5  -   8  2 COM                   ----------------  Fast   Down DIS1c
  84   L  5  -   8  2 COM                   ----------------  Fast   Down DIS1d
  83   L  5  -   6  2 COM                   ----------------  Fast   Down DIS1e
  81   K  5  -   6  2 COM                   ----------------  Fast   Down DIS1f
  80   K  5  -   7  2 COM                   ----------------  Fast   Down DIS1g
  98   M  7  -   7  2 DFF    * R         1  ---------------P  Fast   Down DIS2a
  97   M  7  -   8  2 DFF    * R         1  ---------------P  Fast   Down DIS2b
  96   M  7  -   8  2 DFF    * R         1  ---------------P  Fast   Down DIS2c
  95   M  7  -   8  2 DFF    * R         1  ---------------P  Fast   Down DIS2d
  94   M  7  -   6  2 DFF    * R         1  ---------------P  Fast   Down DIS2e
  93   M  7  -   7  2 DFF    * R         1  ---------------P  Fast   Down DIS2f
  88   L  7  -   7  2 DFF    * R         1  --------------O-  Fast   Down DIS2g
 125   P  3  -   1  1 DFF    * R         1  ------G---------  Fast   Down DIS3a
 124   P  3  -   1  1 DFF    * R         1  -------H--------  Fast   Down DIS3b
 123   P  3  -   1  1 DFF    * R         1  -------H--------  Fast   Down DIS3c
 122   P  3  -   1  1 DFF    * R         1  -------H--------  Fast   Down DIS3d
 121   P  3  -   1  1 DFF    * R         1  -------H--------  Fast   Down DIS3e
 120   P  3  -   1  1 DFF    * R         1  -------H--------  Fast   Down DIS3f
 116   O  3  -   1  1 DFF    * R         1  -------H--------  Fast   Down DIS3g
  44   G  3  -   1  1 DFF    * R            ----------------  Fast   Down DIS4a
  48   H  3  -   1  1 DFF    * R            ----------------  Fast   Down DIS4b
  49   H  3  -   1  1 DFF    * R            ----------------  Fast   Down DIS4c
  50   H  3  -   1  1 DFF    * R            ----------------  Fast   Down DIS4d
  51   H  3  -   1  1 DFF    * R            ----------------  Fast   Down DIS4e
  52   H  3  -   1  1 DFF    * R            ----------------  Fast   Down DIS4f
  53   H  3  -   1  1 DFF    * R            ----------------  Fast   Down DIS4g
  63   I  2  -   1  1 DFF      R         1  --------I-------  Fast   Down LED28
  16   D  9  -   7  2 DFF    * R         7  --CD--G---KLM-O-  Fast   Down Q0
 115   O  9  -  10  2 DFF    * R         7  --CD--G---KLM-O-  Fast   Down Q1
  43   G  9  -  10  2 TFF    * R         7  --CD--G---KLM-O-  Fast   Down Q2
   9   C  9  -   9  2 DFF    * R         7  --CD--G---KLM-O-  Fast   Down Q3
   8   C  9  -   6  2 DFF    * R         7  --CD--G---KLM-O-  Fast   Down Q4
-------------------------------------------------------------------------------

<Note> CLS = Number of clusters used
       INP = Number of input signals
       PTs = Number of product terms
        LL = Number of logic levels
       PRE = Has preset equation
       RES = Has reset equation
       PUP = Power-Up initial state: R=Reset, S=Set
        CE = Has clock enable equation
        OE = Has output enable equation
        FP = Fast path used
       OBP = ORP bypass used



Bidir_Signal_List
~~~~~~~~~~~~~~~~~
          I         C      P R P       O Bidir
          N         L Mc   R E U C O F B Fanout
 Pin GLB  P LL PTs  S Type E S P E E P P                     Slew Pullup Signal
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------

<Note> CLS = Number of clusters used
       INP = Number of input signals
       PTs = Number of product terms
        LL = Number of logic levels
       PRE = Has preset equation
       RES = Has reset equation
       PUP = Power-Up initial state: R=Reset, S=Set
        CE = Has clock enable equation
        OE = Has output enable equation
        FP = Fast path used
       OBP = ORP bypass used



Buried_Signal_List
~~~~~~~~~~~~~~~~~~
        I         C      P R P       Node
        N         L Mc   R E U C I F Fanout
Mc GLB  P LL PTs  S Type E S P E R P                     Signal
---------------------------------------------------------------------
15   F  0  -   0  1 COM              1  --------------O-  _dup_osc_dis
 1   O  2  -   3  1 DFF      R       1  --------------O-  div
10   O  2  -   3  1 DFF      R       9  --CD--GHI--LM-OP  div2
15   C  0  -   0  1 COM                 ----------------  osc_dis
15   F  0  -   0  0 COM              1  --------------O-  tmr_out
---------------------------------------------------------------------

<Note> CLS = Number of clusters used
       INP = Number of input signals
       PTs = Number of product terms
        LL = Number of logic levels
       PRE = Has preset equation
       RES = Has reset equation
       PUP = Power-Up initial state: R=Reset, S=Set
        CE = Has clock enable equation
        OE = Has output enable equation
        IR = Input register
        FP = Fast path used
       OBP = ORP bypass used



PostFit_Equations
~~~~~~~~~~~~~~~~~

DIS1a = !( !Q0.Q & !Q1.Q & Q2.Q & !Q3.Q & !Q4.Q
    # !Q0.Q & Q1.Q & Q2.Q & Q3.Q & !Q4.Q
    # Q0.Q & Q1.Q & !Q3.Q & Q4.Q
    # Q0.Q & Q1.Q & Q2.Q & Q4.Q
    # Q0.Q & !Q1.Q & !Q2.Q & Q3.Q
    # Q0.Q & !Q1.Q & !Q2.Q & !Q4.Q
    # Q0.Q & !Q1.Q & Q3.Q & !Q4.Q ) ; (7 pterms, 5 signals)

DIS1b = !Q1.Q & Q2.Q & Q3.Q
    # !Q1.Q & !Q3.Q & Q4.Q
    # !Q0.Q & Q1.Q & !Q4.Q
    # !Q0.Q & !Q2.Q & !Q3.Q
    # Q0.Q & Q1.Q & !Q2.Q
    # !Q0.Q & !Q1.Q & Q4.Q
    # !Q0.Q & Q2.Q & Q3.Q
    # Q0.Q & Q3.Q & !Q4.Q ; (8 pterms, 5 signals)

DIS1c.X1 = !Q0.Q & !Q1.Q & !Q3.Q & !Q4.Q
    # Q0.Q & !Q1.Q & !Q2.Q & Q3.Q & !Q4.Q
    # Q0.Q & Q1.Q & !Q2.Q & !Q3.Q & !Q4.Q
    # !Q0.Q & Q1.Q & Q2.Q
    # !Q1.Q & Q2.Q & !Q3.Q & Q4.Q
    # !Q0.Q & Q3.Q & Q4.Q
    # Q1.Q & Q2.Q & Q3.Q & Q4.Q ; (7 pterms, 5 signals)
DIS1c.X2 = Q1.Q & Q4.Q ; (1 pterm, 2 signals)

DIS1d.X1 = !Q0.Q & !Q3.Q & !Q4.Q
    # !Q0.Q & !Q1.Q & Q2.Q
    # !Q0.Q & Q3.Q & Q4.Q
    # Q1.Q & !Q2.Q & Q4.Q
    # Q0.Q & !Q2.Q & Q4.Q
    # Q0.Q & Q1.Q & !Q2.Q & Q3.Q
    # Q0.Q & !Q3.Q & Q4.Q ; (7 pterms, 5 signals)
DIS1d.X2 = Q1.Q & !Q2.Q ; (1 pterm, 2 signals)

DIS1e = !Q0.Q & !Q1.Q & Q2.Q & Q3.Q
    # !Q1.Q & !Q2.Q & !Q3.Q & !Q4.Q
    # Q1.Q & Q2.Q & Q3.Q & Q4.Q
    # !Q1.Q & Q2.Q & Q3.Q & !Q4.Q
    # Q0.Q & !Q2.Q & !Q3.Q & !Q4.Q
    # Q0.Q & !Q1.Q & !Q3.Q & Q4.Q ; (6 pterms, 5 signals)

DIS1f.X1 = !Q1.Q & !Q3.Q & Q4.Q
    # !Q0.Q & !Q1.Q & !Q2.Q & !Q3.Q
    # !Q0.Q & Q2.Q & Q3.Q
    # Q1.Q & Q2.Q & Q3.Q & !Q4.Q
    # !Q0.Q & !Q1.Q & Q4.Q ; (5 pterms, 5 signals)
DIS1f.X2 = Q1.Q & !Q4.Q ; (1 pterm, 2 signals)

DIS1g = !Q0.Q & !Q1.Q & Q2.Q & Q3.Q
    # Q0.Q & Q1.Q & !Q2.Q & !Q3.Q & !Q4.Q
    # Q1.Q & !Q2.Q & Q3.Q & Q4.Q
    # !Q0.Q & !Q1.Q & !Q2.Q & !Q4.Q
    # Q0.Q & !Q1.Q & Q2.Q & !Q3.Q
    # Q0.Q & !Q1.Q & !Q3.Q & Q4.Q
    # !Q0.Q & Q1.Q & Q4.Q ; (7 pterms, 5 signals)

DIS2a.D = !( !Q0.Q & !Q1.Q & Q2.Q & !Q3.Q & !Q4.Q
    # !Q0.Q & Q1.Q & Q2.Q & Q3.Q & !Q4.Q
    # Q0.Q & Q1.Q & !Q3.Q & Q4.Q
    # Q0.Q & Q1.Q & Q2.Q & Q4.Q
    # Q0.Q & !Q1.Q & !Q2.Q & Q3.Q
    # Q0.Q & !Q1.Q & !Q2.Q & !Q4.Q
    # Q0.Q & !Q1.Q & Q3.Q & !Q4.Q ) ; (7 pterms, 5 signals)
DIS2a.C = div2.Q ; (1 pterm, 1 signal)
DIS2a.AR = DIP7 ; (1 pterm, 1 signal)

DIS2b.D = !Q1.Q & Q2.Q & Q3.Q
    # !Q1.Q & !Q3.Q & Q4.Q
    # !Q0.Q & Q1.Q & !Q4.Q
    # !Q0.Q & !Q2.Q & !Q3.Q
    # Q0.Q & Q1.Q & !Q2.Q
    # !Q0.Q & !Q1.Q & Q4.Q
    # !Q0.Q & Q2.Q & Q3.Q
    # Q0.Q & Q3.Q & !Q4.Q ; (8 pterms, 5 signals)
DIS2b.C = div2.Q ; (1 pterm, 1 signal)
DIS2b.AR = DIP7 ; (1 pterm, 1 signal)

DIS2c.D.X1 = !Q0.Q & !Q3.Q & !Q4.Q
    # !Q0.Q & Q1.Q & !Q4.Q
    # Q0.Q & Q2.Q & !Q3.Q & Q4.Q
    # !Q0.Q & !Q1.Q & Q2.Q & Q4.Q
    # !Q0.Q & !Q1.Q & Q3.Q & Q4.Q
    # !Q0.Q & Q1.Q & !Q2.Q & Q3.Q
    # Q0.Q & !Q2.Q & Q3.Q & !Q4.Q ; (7 pterms, 5 signals)
DIS2c.D.X2 = Q1.Q & !Q2.Q ; (1 pterm, 2 signals)
DIS2c.C = div2.Q ; (1 pterm, 1 signal)
DIS2c.AR = DIP7 ; (1 pterm, 1 signal)

DIS2d.D.X1 = !Q0.Q & Q2.Q & Q3.Q
    # Q0.Q & Q2.Q & !Q3.Q & Q4.Q
    # !Q1.Q & !Q2.Q & Q3.Q & Q4.Q
    # Q0.Q & !Q1.Q & !Q2.Q & Q4.Q
    # !Q0.Q & !Q1.Q & Q2.Q & !Q3.Q
    # !Q0.Q & !Q2.Q & !Q3.Q & !Q4.Q
    # Q0.Q & Q1.Q & !Q2.Q & !Q3.Q & !Q4.Q ; (7 pterms, 5 signals)
DIS2d.D.X2 = !Q0.Q & Q1.Q & !Q4.Q ; (1 pterm, 3 signals)
DIS2d.C = div2.Q ; (1 pterm, 1 signal)
DIS2d.AR = DIP7 ; (1 pterm, 1 signal)

DIS2e.D = !Q0.Q & !Q1.Q & Q2.Q & Q3.Q
    # !Q1.Q & !Q2.Q & !Q3.Q & !Q4.Q
    # Q1.Q & Q2.Q & Q3.Q & Q4.Q
    # !Q1.Q & Q2.Q & Q3.Q & !Q4.Q
    # Q0.Q & !Q2.Q & !Q3.Q & !Q4.Q
    # Q0.Q & !Q1.Q & !Q3.Q & Q4.Q ; (6 pterms, 5 signals)
DIS2e.C = div2.Q ; (1 pterm, 1 signal)
DIS2e.AR = DIP7 ; (1 pterm, 1 signal)

DIS2f.D = !Q0.Q & !Q1.Q & !Q2.Q & !Q3.Q
    # !Q0.Q & Q2.Q & Q3.Q & Q4.Q
    # !Q0.Q & !Q1.Q & Q2.Q & Q3.Q
    # !Q1.Q & !Q3.Q & Q4.Q
    # Q1.Q & !Q2.Q & !Q4.Q
    # Q1.Q & !Q3.Q & !Q4.Q
    # !Q0.Q & !Q1.Q & Q4.Q ; (7 pterms, 5 signals)
DIS2f.C = div2.Q ; (1 pterm, 1 signal)
DIS2f.AR = DIP7 ; (1 pterm, 1 signal)

DIS2g.D = !Q0.Q & !Q1.Q & Q2.Q & Q3.Q
    # Q0.Q & Q1.Q & !Q2.Q & !Q3.Q & !Q4.Q
    # Q1.Q & !Q2.Q & Q3.Q & Q4.Q
    # !Q0.Q & !Q1.Q & !Q2.Q & !Q4.Q
    # Q0.Q & !Q1.Q & Q2.Q & !Q3.Q
    # Q0.Q & !Q1.Q & !Q3.Q & Q4.Q
    # !Q0.Q & Q1.Q & Q4.Q ; (7 pterms, 5 signals)
DIS2g.C = div2.Q ; (1 pterm, 1 signal)
DIS2g.AR = DIP7 ; (1 pterm, 1 signal)

DIS3a.D = DIS2a.Q ; (1 pterm, 1 signal)
DIS3a.C = div2.Q ; (1 pterm, 1 signal)
DIS3a.AR = DIP7 ; (1 pterm, 1 signal)

DIS3b.D = DIS2b.Q ; (1 pterm, 1 signal)
DIS3b.C = div2.Q ; (1 pterm, 1 signal)
DIS3b.AR = DIP7 ; (1 pterm, 1 signal)

DIS3c.D = DIS2c.Q ; (1 pterm, 1 signal)
DIS3c.C = div2.Q ; (1 pterm, 1 signal)
DIS3c.AR = DIP7 ; (1 pterm, 1 signal)

DIS3d.D = DIS2d.Q ; (1 pterm, 1 signal)
DIS3d.C = div2.Q ; (1 pterm, 1 signal)
DIS3d.AR = DIP7 ; (1 pterm, 1 signal)

DIS3e.D = DIS2e.Q ; (1 pterm, 1 signal)
DIS3e.C = div2.Q ; (1 pterm, 1 signal)
DIS3e.AR = DIP7 ; (1 pterm, 1 signal)

DIS3f.D = DIS2f.Q ; (1 pterm, 1 signal)
DIS3f.C = div2.Q ; (1 pterm, 1 signal)
DIS3f.AR = DIP7 ; (1 pterm, 1 signal)

DIS3g.D = DIS2g.Q ; (1 pterm, 1 signal)
DIS3g.C = div2.Q ; (1 pterm, 1 signal)
DIS3g.AR = DIP7 ; (1 pterm, 1 signal)

DIS4a.D = DIS3a.Q ; (1 pterm, 1 signal)
DIS4a.C = div2.Q ; (1 pterm, 1 signal)
DIS4a.AR = DIP7 ; (1 pterm, 1 signal)

DIS4b.D = DIS3b.Q ; (1 pterm, 1 signal)
DIS4b.C = div2.Q ; (1 pterm, 1 signal)
DIS4b.AR = DIP7 ; (1 pterm, 1 signal)

DIS4c.D = DIS3c.Q ; (1 pterm, 1 signal)
DIS4c.C = div2.Q ; (1 pterm, 1 signal)
DIS4c.AR = DIP7 ; (1 pterm, 1 signal)

DIS4d.D = DIS3d.Q ; (1 pterm, 1 signal)
DIS4d.C = div2.Q ; (1 pterm, 1 signal)
DIS4d.AR = DIP7 ; (1 pterm, 1 signal)

DIS4e.D = DIS3e.Q ; (1 pterm, 1 signal)
DIS4e.C = div2.Q ; (1 pterm, 1 signal)
DIS4e.AR = DIP7 ; (1 pterm, 1 signal)

DIS4f.D = DIS3f.Q ; (1 pterm, 1 signal)
DIS4f.C = div2.Q ; (1 pterm, 1 signal)
DIS4f.AR = DIP7 ; (1 pterm, 1 signal)

DIS4g.D = DIS3g.Q ; (1 pterm, 1 signal)
DIS4g.C = div2.Q ; (1 pterm, 1 signal)
DIS4g.AR = DIP7 ; (1 pterm, 1 signal)

LED28.D = !LED28.Q ; (1 pterm, 1 signal)
LED28.C = div2.Q ; (1 pterm, 1 signal)

Q0.D = !DIP0 & !Q0.Q & !Q1.Q & !Q2.Q & !Q3.Q & !Q4.Q
    # DIP0 & !DIP1 & !Q0.Q & !Q1.Q & Q2.Q & Q3.Q & !Q4.Q
    # DIP0 & !DIP1 & !Q0.Q & Q1.Q & !Q2.Q & Q3.Q & !Q4.Q
    # DIP0 & DIP1 & !Q0.Q & Q3.Q & Q4.Q
    # !DIP0 & !DIP1 & !Q0.Q & !Q1.Q & !Q2.Q & !Q4.Q
    # !DIP0 & DIP1 & !Q0.Q & !Q3.Q & Q4.Q
    # !DIP0 & !DIP1 & !Q0.Q & !Q3.Q & !Q4.Q ; (7 pterms, 7 signals)
Q0.C = div2.Q ; (1 pterm, 1 signal)
Q0.AR = DIP7 ; (1 pterm, 1 signal)

Q1.D = DIP0 & !DIP1 & Q0.Q & !Q1.Q & Q2.Q & Q3.Q & !Q4.Q
    # DIP0 & !DIP1 & !Q0.Q & Q1.Q & !Q2.Q & Q3.Q & !Q4.Q
    # DIP0 & !DIP1 & !Q0.Q & !Q1.Q & !Q2.Q & !Q3.Q & !Q4.Q
    # !DIP0 & DIP1 & !Q0.Q & !Q1.Q & !Q2.Q & !Q3.Q & !Q4.Q
    # DIP0 & DIP1 & !Q0.Q & Q1.Q & Q3.Q & Q4.Q
    # DIP0 & DIP1 & Q0.Q & !Q1.Q & Q3.Q & Q4.Q
    # !DIP0 & DIP1 & !Q0.Q & Q1.Q & !Q3.Q & Q4.Q
    # !DIP0 & DIP1 & Q0.Q & !Q1.Q & !Q3.Q & Q4.Q
    # !DIP0 & !DIP1 & !Q0.Q & Q1.Q & !Q3.Q & !Q4.Q
    # !DIP0 & !DIP1 & Q0.Q & !Q1.Q & !Q3.Q & !Q4.Q ; (10 pterms, 7 signals)
Q1.C = div2.Q ; (1 pterm, 1 signal)
Q1.AR = DIP7 ; (1 pterm, 1 signal)

Q2.T = DIP0 & Q1.Q & Q2.Q & !Q4.Q
    # !DIP0 & DIP1 & !Q0.Q & !Q1.Q & !Q3.Q & !Q4.Q
    # DIP0 & DIP1 & Q0.Q & Q1.Q & Q3.Q & Q4.Q
    # !DIP0 & DIP1 & Q0.Q & Q1.Q & !Q3.Q & Q4.Q
    # DIP0 & !DIP1 & Q0.Q & Q1.Q & Q3.Q & !Q4.Q
    # !DIP0 & !DIP1 & Q0.Q & Q1.Q & !Q3.Q & !Q4.Q
    # !DIP0 & Q2.Q & Q3.Q
    # DIP0 & Q2.Q & !Q3.Q
    # !DIP1 & Q2.Q & Q4.Q
    # DIP1 & Q2.Q & !Q4.Q ; (10 pterms, 7 signals)
Q2.C = div2.Q ; (1 pterm, 1 signal)
Q2.AR = DIP7 ; (1 pterm, 1 signal)

Q3.D = !DIP0 & !DIP1 & Q0.Q & Q1.Q & Q2.Q & !Q3.Q & !Q4.Q
    # !DIP0 & !DIP1 & !Q0.Q & !Q1.Q & !Q2.Q & Q3.Q & !Q4.Q
    # DIP0 & !Q0.Q & !Q1.Q & !Q2.Q & !Q3.Q & !Q4.Q
    # DIP1 & !Q0.Q & !Q1.Q & !Q2.Q & !Q3.Q & !Q4.Q
    # DIP0 & !DIP1 & !Q1.Q & Q2.Q & Q3.Q & !Q4.Q
    # DIP0 & !DIP1 & Q1.Q & !Q2.Q & Q3.Q & !Q4.Q
    # DIP0 & DIP1 & !Q0.Q & Q3.Q & Q4.Q
    # DIP0 & DIP1 & !Q1.Q & Q3.Q & Q4.Q
    # DIP0 & DIP1 & !Q2.Q & Q3.Q & Q4.Q ; (9 pterms, 7 signals)
Q3.C = div2.Q ; (1 pterm, 1 signal)
Q3.AR = DIP7 ; (1 pterm, 1 signal)

Q4.D.X1 = !DIP0 & DIP1 & Q3.Q & Q4.Q
    # DIP0 & DIP1 & !Q3.Q & Q4.Q
    # DIP1 & Q0.Q & Q1.Q & Q2.Q & Q4.Q
    # DIP0 & DIP1 & !Q0.Q & !Q1.Q & !Q2.Q & !Q3.Q
    # !DIP0 & DIP1 & Q0.Q & Q1.Q & Q2.Q & Q3.Q ; (5 pterms, 7 signals)
Q4.D.X2 = DIP1 & Q4.Q ; (1 pterm, 2 signals)
Q4.C = div2.Q ; (1 pterm, 1 signal)
Q4.AR = DIP7 ; (1 pterm, 1 signal)

_dup_osc_dis = 0 ; (0 pterm, 0 signal)

div.D = !div.Q ; (1 pterm, 1 signal)
div.C = tmr_out ; (1 pterm, 1 signal)

div2.D = !div2.Q ; (1 pterm, 1 signal)
div2.C = div.Q ; (1 pterm, 1 signal)

osc_dis = 0 ; (0 pterm, 0 signal)




