--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 31658 paths analyzed, 1771 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.106ns.
--------------------------------------------------------------------------------
Slack:                  11.894ns (requirement - (data path - clock path skew + uncertainty))
  Source:               state_m/dm/M_tmr_q_28_1 (FF)
  Destination:          state_m/dm/M_tmr_q_28_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.071ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: state_m/dm/M_tmr_q_28_1 to state_m/dm/M_tmr_q_28_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y25.AQ       Tcko                  0.525   state_m/dm/M_tmr_q_28_2
                                                       state_m/dm/M_tmr_q_28_1
    SLICE_X7Y26.B1       net (fanout=3)        0.774   state_m/dm/M_tmr_q_28_1
    SLICE_X7Y26.B        Tilo                  0.259   state_m/dm/M_tmr_q_30_2
                                                       state_m/dm/M_tmr_q[30]_PWR_22_o_equal_133_o<30>11
    SLICE_X4Y23.A2       net (fanout=4)        1.281   state_m/dm/M_tmr_q[30]_PWR_22_o_equal_133_o<30>1
    SLICE_X4Y23.A        Tilo                  0.254   state_m/dm/N95
                                                       state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT10213
    SLICE_X3Y24.A1       net (fanout=1)        1.206   state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT10213
    SLICE_X3Y24.A        Tilo                  0.259   state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT10211
                                                       state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT10216
    SLICE_X4Y24.D1       net (fanout=2)        1.171   state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT1021
    SLICE_X4Y24.D        Tilo                  0.254   state_m/dm/M_tmr_q_29_2
                                                       state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT544_1
    SLICE_X4Y25.A1       net (fanout=15)       0.778   state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT544
    SLICE_X4Y25.A        Tilo                  0.254   state_m/dm/M_tmr_q_28_2
                                                       state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT1267
    SLICE_X4Y25.BX       net (fanout=2)        0.971   state_m/dm/data[4]_GND_21_o_wide_mux_371_OUT[28]
    SLICE_X4Y25.CLK      Tdick                 0.085   state_m/dm/M_tmr_q_28_2
                                                       state_m/dm/M_tmr_q_28_2
    -------------------------------------------------  ---------------------------
    Total                                      8.071ns (1.890ns logic, 6.181ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Slack:                  11.937ns (requirement - (data path - clock path skew + uncertainty))
  Source:               state_m/dm/M_tmr_q_27_2 (FF)
  Destination:          state_m/dm/M_tmr_q_28_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.016ns (Levels of Logic = 5)
  Clock Path Skew:      -0.012ns (0.322 - 0.334)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: state_m/dm/M_tmr_q_27_2 to state_m/dm/M_tmr_q_28_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y26.BQ       Tcko                  0.430   state_m/dm/M_tmr_q_27_2
                                                       state_m/dm/M_tmr_q_27_2
    SLICE_X7Y26.B4       net (fanout=2)        0.814   state_m/dm/M_tmr_q_27_2
    SLICE_X7Y26.B        Tilo                  0.259   state_m/dm/M_tmr_q_30_2
                                                       state_m/dm/M_tmr_q[30]_PWR_22_o_equal_133_o<30>11
    SLICE_X4Y23.A2       net (fanout=4)        1.281   state_m/dm/M_tmr_q[30]_PWR_22_o_equal_133_o<30>1
    SLICE_X4Y23.A        Tilo                  0.254   state_m/dm/N95
                                                       state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT10213
    SLICE_X3Y24.A1       net (fanout=1)        1.206   state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT10213
    SLICE_X3Y24.A        Tilo                  0.259   state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT10211
                                                       state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT10216
    SLICE_X4Y24.D1       net (fanout=2)        1.171   state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT1021
    SLICE_X4Y24.D        Tilo                  0.254   state_m/dm/M_tmr_q_29_2
                                                       state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT544_1
    SLICE_X4Y25.A1       net (fanout=15)       0.778   state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT544
    SLICE_X4Y25.A        Tilo                  0.254   state_m/dm/M_tmr_q_28_2
                                                       state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT1267
    SLICE_X4Y25.BX       net (fanout=2)        0.971   state_m/dm/data[4]_GND_21_o_wide_mux_371_OUT[28]
    SLICE_X4Y25.CLK      Tdick                 0.085   state_m/dm/M_tmr_q_28_2
                                                       state_m/dm/M_tmr_q_28_2
    -------------------------------------------------  ---------------------------
    Total                                      8.016ns (1.795ns logic, 6.221ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack:                  12.018ns (requirement - (data path - clock path skew + uncertainty))
  Source:               state_m/dm/M_tmr_q_28_1 (FF)
  Destination:          state_m/dm/M_tmr_q_30_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.932ns (Levels of Logic = 5)
  Clock Path Skew:      -0.015ns (0.324 - 0.339)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: state_m/dm/M_tmr_q_28_1 to state_m/dm/M_tmr_q_30_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y25.AQ       Tcko                  0.525   state_m/dm/M_tmr_q_28_2
                                                       state_m/dm/M_tmr_q_28_1
    SLICE_X7Y26.B1       net (fanout=3)        0.774   state_m/dm/M_tmr_q_28_1
    SLICE_X7Y26.B        Tilo                  0.259   state_m/dm/M_tmr_q_30_2
                                                       state_m/dm/M_tmr_q[30]_PWR_22_o_equal_133_o<30>11
    SLICE_X4Y23.A2       net (fanout=4)        1.281   state_m/dm/M_tmr_q[30]_PWR_22_o_equal_133_o<30>1
    SLICE_X4Y23.A        Tilo                  0.254   state_m/dm/N95
                                                       state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT10213
    SLICE_X3Y24.A1       net (fanout=1)        1.206   state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT10213
    SLICE_X3Y24.A        Tilo                  0.259   state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT10211
                                                       state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT10216
    SLICE_X3Y24.B6       net (fanout=2)        0.150   state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT1021
    SLICE_X3Y24.B        Tilo                  0.259   state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT10211
                                                       state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT544
    SLICE_X11Y26.C1      net (fanout=16)       1.667   state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT1027
    SLICE_X11Y26.C       Tilo                  0.259   state_m/dm/M_tmr_q[30]
                                                       state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT1447
    SLICE_X7Y26.BX       net (fanout=2)        0.925   state_m/dm/data[4]_GND_21_o_wide_mux_371_OUT[30]
    SLICE_X7Y26.CLK      Tdick                 0.114   state_m/dm/M_tmr_q_30_2
                                                       state_m/dm/M_tmr_q_30_2
    -------------------------------------------------  ---------------------------
    Total                                      7.932ns (1.929ns logic, 6.003ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Slack:                  12.019ns (requirement - (data path - clock path skew + uncertainty))
  Source:               state_m/dm/M_tmr_q_28_1 (FF)
  Destination:          state_m/dm/M_tmr_q_30_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.931ns (Levels of Logic = 5)
  Clock Path Skew:      -0.015ns (0.324 - 0.339)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: state_m/dm/M_tmr_q_28_1 to state_m/dm/M_tmr_q_30_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y25.AQ       Tcko                  0.525   state_m/dm/M_tmr_q_28_2
                                                       state_m/dm/M_tmr_q_28_1
    SLICE_X7Y26.B1       net (fanout=3)        0.774   state_m/dm/M_tmr_q_28_1
    SLICE_X7Y26.B        Tilo                  0.259   state_m/dm/M_tmr_q_30_2
                                                       state_m/dm/M_tmr_q[30]_PWR_22_o_equal_133_o<30>11
    SLICE_X4Y23.A2       net (fanout=4)        1.281   state_m/dm/M_tmr_q[30]_PWR_22_o_equal_133_o<30>1
    SLICE_X4Y23.A        Tilo                  0.254   state_m/dm/N95
                                                       state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT10213
    SLICE_X3Y24.A1       net (fanout=1)        1.206   state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT10213
    SLICE_X3Y24.A        Tilo                  0.259   state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT10211
                                                       state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT10216
    SLICE_X3Y24.B6       net (fanout=2)        0.150   state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT1021
    SLICE_X3Y24.B        Tilo                  0.259   state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT10211
                                                       state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT544
    SLICE_X11Y26.C1      net (fanout=16)       1.667   state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT1027
    SLICE_X11Y26.C       Tilo                  0.259   state_m/dm/M_tmr_q[30]
                                                       state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT1447
    SLICE_X7Y26.AX       net (fanout=2)        0.924   state_m/dm/data[4]_GND_21_o_wide_mux_371_OUT[30]
    SLICE_X7Y26.CLK      Tdick                 0.114   state_m/dm/M_tmr_q_30_2
                                                       state_m/dm/M_tmr_q_30_1
    -------------------------------------------------  ---------------------------
    Total                                      7.931ns (1.929ns logic, 6.002ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Slack:                  12.028ns (requirement - (data path - clock path skew + uncertainty))
  Source:               state_m/dm/M_tmr_q_28_1 (FF)
  Destination:          state_m/dm/M_tmr_q_28 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.914ns (Levels of Logic = 5)
  Clock Path Skew:      -0.023ns (0.316 - 0.339)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: state_m/dm/M_tmr_q_28_1 to state_m/dm/M_tmr_q_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y25.AQ       Tcko                  0.525   state_m/dm/M_tmr_q_28_2
                                                       state_m/dm/M_tmr_q_28_1
    SLICE_X7Y26.B1       net (fanout=3)        0.774   state_m/dm/M_tmr_q_28_1
    SLICE_X7Y26.B        Tilo                  0.259   state_m/dm/M_tmr_q_30_2
                                                       state_m/dm/M_tmr_q[30]_PWR_22_o_equal_133_o<30>11
    SLICE_X4Y23.A2       net (fanout=4)        1.281   state_m/dm/M_tmr_q[30]_PWR_22_o_equal_133_o<30>1
    SLICE_X4Y23.A        Tilo                  0.254   state_m/dm/N95
                                                       state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT10213
    SLICE_X3Y24.A1       net (fanout=1)        1.206   state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT10213
    SLICE_X3Y24.A        Tilo                  0.259   state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT10211
                                                       state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT10216
    SLICE_X4Y24.D1       net (fanout=2)        1.171   state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT1021
    SLICE_X4Y24.D        Tilo                  0.254   state_m/dm/M_tmr_q_29_2
                                                       state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT544_1
    SLICE_X4Y25.A1       net (fanout=15)       0.778   state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT544
    SLICE_X4Y25.A        Tilo                  0.254   state_m/dm/M_tmr_q_28_2
                                                       state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT1267
    SLICE_X11Y26.AX      net (fanout=2)        0.785   state_m/dm/data[4]_GND_21_o_wide_mux_371_OUT[28]
    SLICE_X11Y26.CLK     Tdick                 0.114   state_m/dm/M_tmr_q[30]
                                                       state_m/dm/M_tmr_q_28
    -------------------------------------------------  ---------------------------
    Total                                      7.914ns (1.919ns logic, 5.995ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Slack:                  12.040ns (requirement - (data path - clock path skew + uncertainty))
  Source:               state_m/dm/M_tmr_q_26_1 (FF)
  Destination:          state_m/dm/M_tmr_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.902ns (Levels of Logic = 5)
  Clock Path Skew:      -0.023ns (0.322 - 0.345)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: state_m/dm/M_tmr_q_26_1 to state_m/dm/M_tmr_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y27.AQ       Tcko                  0.430   state_m/dm/M_tmr_q_26_2
                                                       state_m/dm/M_tmr_q_26_1
    SLICE_X6Y23.A4       net (fanout=3)        1.546   state_m/dm/M_tmr_q_26_1
    SLICE_X6Y23.A        Tilo                  0.235   state_m/dm/SF0
                                                       state_m/dm/M_tmr_q[30]_GND_21_o_equal_366_o<30>1
    SLICE_X10Y25.A1      net (fanout=9)        1.275   state_m/dm/M_tmr_q[30]_GND_21_o_equal_366_o
    SLICE_X10Y25.A       Tilo                  0.235   state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT6
                                                       state_m/dm/SF012
    SLICE_X7Y25.B1       net (fanout=17)       1.225   state_m/dm/SF012
    SLICE_X7Y25.B        Tilo                  0.259   state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT126
                                                       state_m/dm/SF501
    SLICE_X7Y25.A1       net (fanout=2)        0.934   state_m/dm/SF50
    SLICE_X7Y25.A        Tilo                  0.259   state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT126
                                                       state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT361
    SLICE_X6Y25.A1       net (fanout=1)        1.155   state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT36
    SLICE_X6Y25.CLK      Tas                   0.349   state_m/dm/M_tmr_q[15]
                                                       state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT367
                                                       state_m/dm/M_tmr_q_14
    -------------------------------------------------  ---------------------------
    Total                                      7.902ns (1.767ns logic, 6.135ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack:                  12.054ns (requirement - (data path - clock path skew + uncertainty))
  Source:               state_m/dm/M_tmr_q_28_1 (FF)
  Destination:          state_m/dm/M_tmr_q_29 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.888ns (Levels of Logic = 5)
  Clock Path Skew:      -0.023ns (0.316 - 0.339)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: state_m/dm/M_tmr_q_28_1 to state_m/dm/M_tmr_q_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y25.AQ       Tcko                  0.525   state_m/dm/M_tmr_q_28_2
                                                       state_m/dm/M_tmr_q_28_1
    SLICE_X7Y26.B1       net (fanout=3)        0.774   state_m/dm/M_tmr_q_28_1
    SLICE_X7Y26.B        Tilo                  0.259   state_m/dm/M_tmr_q_30_2
                                                       state_m/dm/M_tmr_q[30]_PWR_22_o_equal_133_o<30>11
    SLICE_X4Y23.A2       net (fanout=4)        1.281   state_m/dm/M_tmr_q[30]_PWR_22_o_equal_133_o<30>1
    SLICE_X4Y23.A        Tilo                  0.254   state_m/dm/N95
                                                       state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT10213
    SLICE_X3Y24.A1       net (fanout=1)        1.206   state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT10213
    SLICE_X3Y24.A        Tilo                  0.259   state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT10211
                                                       state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT10216
    SLICE_X4Y24.D1       net (fanout=2)        1.171   state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT1021
    SLICE_X4Y24.D        Tilo                  0.254   state_m/dm/M_tmr_q_29_2
                                                       state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT544_1
    SLICE_X4Y24.A3       net (fanout=15)       0.386   state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT544
    SLICE_X4Y24.A        Tilo                  0.254   state_m/dm/M_tmr_q_29_2
                                                       state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT1327
    SLICE_X11Y26.BX      net (fanout=2)        1.151   state_m/dm/data[4]_GND_21_o_wide_mux_371_OUT[29]
    SLICE_X11Y26.CLK     Tdick                 0.114   state_m/dm/M_tmr_q[30]
                                                       state_m/dm/M_tmr_q_29
    -------------------------------------------------  ---------------------------
    Total                                      7.888ns (1.919ns logic, 5.969ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Slack:                  12.055ns (requirement - (data path - clock path skew + uncertainty))
  Source:               state_m/dm/M_tmr_q_28_1 (FF)
  Destination:          state_m/dm/M_tmr_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.891ns (Levels of Logic = 5)
  Clock Path Skew:      -0.019ns (0.320 - 0.339)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: state_m/dm/M_tmr_q_28_1 to state_m/dm/M_tmr_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y25.AQ       Tcko                  0.525   state_m/dm/M_tmr_q_28_2
                                                       state_m/dm/M_tmr_q_28_1
    SLICE_X7Y26.B1       net (fanout=3)        0.774   state_m/dm/M_tmr_q_28_1
    SLICE_X7Y26.B        Tilo                  0.259   state_m/dm/M_tmr_q_30_2
                                                       state_m/dm/M_tmr_q[30]_PWR_22_o_equal_133_o<30>11
    SLICE_X4Y23.A2       net (fanout=4)        1.281   state_m/dm/M_tmr_q[30]_PWR_22_o_equal_133_o<30>1
    SLICE_X4Y23.A        Tilo                  0.254   state_m/dm/N95
                                                       state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT10213
    SLICE_X3Y24.A1       net (fanout=1)        1.206   state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT10213
    SLICE_X3Y24.A        Tilo                  0.259   state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT10211
                                                       state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT10216
    SLICE_X4Y24.D1       net (fanout=2)        1.171   state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT1021
    SLICE_X4Y24.D        Tilo                  0.254   state_m/dm/M_tmr_q_29_2
                                                       state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT544_1
    SLICE_X8Y20.C2       net (fanout=15)       1.569   state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT544
    SLICE_X8Y20.CLK      Tas                   0.339   state_m/dm/M_tmr_q[3]
                                                       state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT1567
                                                       state_m/dm/M_tmr_q_3
    -------------------------------------------------  ---------------------------
    Total                                      7.891ns (1.890ns logic, 6.001ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack:                  12.078ns (requirement - (data path - clock path skew + uncertainty))
  Source:               state_m/dm/M_tmr_q_27_2 (FF)
  Destination:          state_m/dm/M_tmr_q_30_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.877ns (Levels of Logic = 5)
  Clock Path Skew:      -0.010ns (0.324 - 0.334)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: state_m/dm/M_tmr_q_27_2 to state_m/dm/M_tmr_q_30_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y26.BQ       Tcko                  0.430   state_m/dm/M_tmr_q_27_2
                                                       state_m/dm/M_tmr_q_27_2
    SLICE_X7Y26.B4       net (fanout=2)        0.814   state_m/dm/M_tmr_q_27_2
    SLICE_X7Y26.B        Tilo                  0.259   state_m/dm/M_tmr_q_30_2
                                                       state_m/dm/M_tmr_q[30]_PWR_22_o_equal_133_o<30>11
    SLICE_X4Y23.A2       net (fanout=4)        1.281   state_m/dm/M_tmr_q[30]_PWR_22_o_equal_133_o<30>1
    SLICE_X4Y23.A        Tilo                  0.254   state_m/dm/N95
                                                       state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT10213
    SLICE_X3Y24.A1       net (fanout=1)        1.206   state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT10213
    SLICE_X3Y24.A        Tilo                  0.259   state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT10211
                                                       state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT10216
    SLICE_X3Y24.B6       net (fanout=2)        0.150   state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT1021
    SLICE_X3Y24.B        Tilo                  0.259   state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT10211
                                                       state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT544
    SLICE_X11Y26.C1      net (fanout=16)       1.667   state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT1027
    SLICE_X11Y26.C       Tilo                  0.259   state_m/dm/M_tmr_q[30]
                                                       state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT1447
    SLICE_X7Y26.BX       net (fanout=2)        0.925   state_m/dm/data[4]_GND_21_o_wide_mux_371_OUT[30]
    SLICE_X7Y26.CLK      Tdick                 0.114   state_m/dm/M_tmr_q_30_2
                                                       state_m/dm/M_tmr_q_30_2
    -------------------------------------------------  ---------------------------
    Total                                      7.877ns (1.834ns logic, 6.043ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------
Slack:                  12.079ns (requirement - (data path - clock path skew + uncertainty))
  Source:               state_m/dm/M_tmr_q_27_2 (FF)
  Destination:          state_m/dm/M_tmr_q_30_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.876ns (Levels of Logic = 5)
  Clock Path Skew:      -0.010ns (0.324 - 0.334)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: state_m/dm/M_tmr_q_27_2 to state_m/dm/M_tmr_q_30_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y26.BQ       Tcko                  0.430   state_m/dm/M_tmr_q_27_2
                                                       state_m/dm/M_tmr_q_27_2
    SLICE_X7Y26.B4       net (fanout=2)        0.814   state_m/dm/M_tmr_q_27_2
    SLICE_X7Y26.B        Tilo                  0.259   state_m/dm/M_tmr_q_30_2
                                                       state_m/dm/M_tmr_q[30]_PWR_22_o_equal_133_o<30>11
    SLICE_X4Y23.A2       net (fanout=4)        1.281   state_m/dm/M_tmr_q[30]_PWR_22_o_equal_133_o<30>1
    SLICE_X4Y23.A        Tilo                  0.254   state_m/dm/N95
                                                       state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT10213
    SLICE_X3Y24.A1       net (fanout=1)        1.206   state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT10213
    SLICE_X3Y24.A        Tilo                  0.259   state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT10211
                                                       state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT10216
    SLICE_X3Y24.B6       net (fanout=2)        0.150   state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT1021
    SLICE_X3Y24.B        Tilo                  0.259   state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT10211
                                                       state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT544
    SLICE_X11Y26.C1      net (fanout=16)       1.667   state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT1027
    SLICE_X11Y26.C       Tilo                  0.259   state_m/dm/M_tmr_q[30]
                                                       state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT1447
    SLICE_X7Y26.AX       net (fanout=2)        0.924   state_m/dm/data[4]_GND_21_o_wide_mux_371_OUT[30]
    SLICE_X7Y26.CLK      Tdick                 0.114   state_m/dm/M_tmr_q_30_2
                                                       state_m/dm/M_tmr_q_30_1
    -------------------------------------------------  ---------------------------
    Total                                      7.876ns (1.834ns logic, 6.042ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------
Slack:                  12.085ns (requirement - (data path - clock path skew + uncertainty))
  Source:               state_m/dm/M_tmr_q_28_1 (FF)
  Destination:          state_m/dm/M_tmr_q_28_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.880ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: state_m/dm/M_tmr_q_28_1 to state_m/dm/M_tmr_q_28_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y25.AQ       Tcko                  0.525   state_m/dm/M_tmr_q_28_2
                                                       state_m/dm/M_tmr_q_28_1
    SLICE_X9Y26.D3       net (fanout=3)        0.933   state_m/dm/M_tmr_q_28_1
    SLICE_X9Y26.D        Tilo                  0.259   state_m/dm/M_tmr_q_27_2
                                                       state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT10212
    SLICE_X4Y23.A3       net (fanout=1)        0.931   state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT10212
    SLICE_X4Y23.A        Tilo                  0.254   state_m/dm/N95
                                                       state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT10213
    SLICE_X3Y24.A1       net (fanout=1)        1.206   state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT10213
    SLICE_X3Y24.A        Tilo                  0.259   state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT10211
                                                       state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT10216
    SLICE_X4Y24.D1       net (fanout=2)        1.171   state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT1021
    SLICE_X4Y24.D        Tilo                  0.254   state_m/dm/M_tmr_q_29_2
                                                       state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT544_1
    SLICE_X4Y25.A1       net (fanout=15)       0.778   state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT544
    SLICE_X4Y25.A        Tilo                  0.254   state_m/dm/M_tmr_q_28_2
                                                       state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT1267
    SLICE_X4Y25.BX       net (fanout=2)        0.971   state_m/dm/data[4]_GND_21_o_wide_mux_371_OUT[28]
    SLICE_X4Y25.CLK      Tdick                 0.085   state_m/dm/M_tmr_q_28_2
                                                       state_m/dm/M_tmr_q_28_2
    -------------------------------------------------  ---------------------------
    Total                                      7.880ns (1.890ns logic, 5.990ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack:                  12.085ns (requirement - (data path - clock path skew + uncertainty))
  Source:               state_m/dm/M_tmr_q_29_2 (FF)
  Destination:          state_m/dm/M_tmr_q_28_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.871ns (Levels of Logic = 5)
  Clock Path Skew:      -0.009ns (0.185 - 0.194)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: state_m/dm/M_tmr_q_29_2 to state_m/dm/M_tmr_q_28_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y24.BQ       Tcko                  0.525   state_m/dm/M_tmr_q_29_2
                                                       state_m/dm/M_tmr_q_29_2
    SLICE_X7Y26.B6       net (fanout=4)        0.574   state_m/dm/M_tmr_q_29_2
    SLICE_X7Y26.B        Tilo                  0.259   state_m/dm/M_tmr_q_30_2
                                                       state_m/dm/M_tmr_q[30]_PWR_22_o_equal_133_o<30>11
    SLICE_X4Y23.A2       net (fanout=4)        1.281   state_m/dm/M_tmr_q[30]_PWR_22_o_equal_133_o<30>1
    SLICE_X4Y23.A        Tilo                  0.254   state_m/dm/N95
                                                       state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT10213
    SLICE_X3Y24.A1       net (fanout=1)        1.206   state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT10213
    SLICE_X3Y24.A        Tilo                  0.259   state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT10211
                                                       state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT10216
    SLICE_X4Y24.D1       net (fanout=2)        1.171   state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT1021
    SLICE_X4Y24.D        Tilo                  0.254   state_m/dm/M_tmr_q_29_2
                                                       state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT544_1
    SLICE_X4Y25.A1       net (fanout=15)       0.778   state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT544
    SLICE_X4Y25.A        Tilo                  0.254   state_m/dm/M_tmr_q_28_2
                                                       state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT1267
    SLICE_X4Y25.BX       net (fanout=2)        0.971   state_m/dm/data[4]_GND_21_o_wide_mux_371_OUT[28]
    SLICE_X4Y25.CLK      Tdick                 0.085   state_m/dm/M_tmr_q_28_2
                                                       state_m/dm/M_tmr_q_28_2
    -------------------------------------------------  ---------------------------
    Total                                      7.871ns (1.890ns logic, 5.981ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack:                  12.088ns (requirement - (data path - clock path skew + uncertainty))
  Source:               state_m/dm/M_tmr_q_27_2 (FF)
  Destination:          state_m/dm/M_tmr_q_28 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.859ns (Levels of Logic = 5)
  Clock Path Skew:      -0.018ns (0.316 - 0.334)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: state_m/dm/M_tmr_q_27_2 to state_m/dm/M_tmr_q_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y26.BQ       Tcko                  0.430   state_m/dm/M_tmr_q_27_2
                                                       state_m/dm/M_tmr_q_27_2
    SLICE_X7Y26.B4       net (fanout=2)        0.814   state_m/dm/M_tmr_q_27_2
    SLICE_X7Y26.B        Tilo                  0.259   state_m/dm/M_tmr_q_30_2
                                                       state_m/dm/M_tmr_q[30]_PWR_22_o_equal_133_o<30>11
    SLICE_X4Y23.A2       net (fanout=4)        1.281   state_m/dm/M_tmr_q[30]_PWR_22_o_equal_133_o<30>1
    SLICE_X4Y23.A        Tilo                  0.254   state_m/dm/N95
                                                       state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT10213
    SLICE_X3Y24.A1       net (fanout=1)        1.206   state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT10213
    SLICE_X3Y24.A        Tilo                  0.259   state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT10211
                                                       state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT10216
    SLICE_X4Y24.D1       net (fanout=2)        1.171   state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT1021
    SLICE_X4Y24.D        Tilo                  0.254   state_m/dm/M_tmr_q_29_2
                                                       state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT544_1
    SLICE_X4Y25.A1       net (fanout=15)       0.778   state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT544
    SLICE_X4Y25.A        Tilo                  0.254   state_m/dm/M_tmr_q_28_2
                                                       state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT1267
    SLICE_X11Y26.AX      net (fanout=2)        0.785   state_m/dm/data[4]_GND_21_o_wide_mux_371_OUT[28]
    SLICE_X11Y26.CLK     Tdick                 0.114   state_m/dm/M_tmr_q[30]
                                                       state_m/dm/M_tmr_q_28
    -------------------------------------------------  ---------------------------
    Total                                      7.859ns (1.824ns logic, 6.035ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Slack:                  12.114ns (requirement - (data path - clock path skew + uncertainty))
  Source:               state_m/dm/M_tmr_q_27_2 (FF)
  Destination:          state_m/dm/M_tmr_q_29 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.833ns (Levels of Logic = 5)
  Clock Path Skew:      -0.018ns (0.316 - 0.334)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: state_m/dm/M_tmr_q_27_2 to state_m/dm/M_tmr_q_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y26.BQ       Tcko                  0.430   state_m/dm/M_tmr_q_27_2
                                                       state_m/dm/M_tmr_q_27_2
    SLICE_X7Y26.B4       net (fanout=2)        0.814   state_m/dm/M_tmr_q_27_2
    SLICE_X7Y26.B        Tilo                  0.259   state_m/dm/M_tmr_q_30_2
                                                       state_m/dm/M_tmr_q[30]_PWR_22_o_equal_133_o<30>11
    SLICE_X4Y23.A2       net (fanout=4)        1.281   state_m/dm/M_tmr_q[30]_PWR_22_o_equal_133_o<30>1
    SLICE_X4Y23.A        Tilo                  0.254   state_m/dm/N95
                                                       state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT10213
    SLICE_X3Y24.A1       net (fanout=1)        1.206   state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT10213
    SLICE_X3Y24.A        Tilo                  0.259   state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT10211
                                                       state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT10216
    SLICE_X4Y24.D1       net (fanout=2)        1.171   state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT1021
    SLICE_X4Y24.D        Tilo                  0.254   state_m/dm/M_tmr_q_29_2
                                                       state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT544_1
    SLICE_X4Y24.A3       net (fanout=15)       0.386   state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT544
    SLICE_X4Y24.A        Tilo                  0.254   state_m/dm/M_tmr_q_29_2
                                                       state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT1327
    SLICE_X11Y26.BX      net (fanout=2)        1.151   state_m/dm/data[4]_GND_21_o_wide_mux_371_OUT[29]
    SLICE_X11Y26.CLK     Tdick                 0.114   state_m/dm/M_tmr_q[30]
                                                       state_m/dm/M_tmr_q_29
    -------------------------------------------------  ---------------------------
    Total                                      7.833ns (1.824ns logic, 6.009ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------
Slack:                  12.115ns (requirement - (data path - clock path skew + uncertainty))
  Source:               state_m/dm/M_tmr_q_27_2 (FF)
  Destination:          state_m/dm/M_tmr_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.836ns (Levels of Logic = 5)
  Clock Path Skew:      -0.014ns (0.320 - 0.334)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: state_m/dm/M_tmr_q_27_2 to state_m/dm/M_tmr_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y26.BQ       Tcko                  0.430   state_m/dm/M_tmr_q_27_2
                                                       state_m/dm/M_tmr_q_27_2
    SLICE_X7Y26.B4       net (fanout=2)        0.814   state_m/dm/M_tmr_q_27_2
    SLICE_X7Y26.B        Tilo                  0.259   state_m/dm/M_tmr_q_30_2
                                                       state_m/dm/M_tmr_q[30]_PWR_22_o_equal_133_o<30>11
    SLICE_X4Y23.A2       net (fanout=4)        1.281   state_m/dm/M_tmr_q[30]_PWR_22_o_equal_133_o<30>1
    SLICE_X4Y23.A        Tilo                  0.254   state_m/dm/N95
                                                       state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT10213
    SLICE_X3Y24.A1       net (fanout=1)        1.206   state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT10213
    SLICE_X3Y24.A        Tilo                  0.259   state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT10211
                                                       state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT10216
    SLICE_X4Y24.D1       net (fanout=2)        1.171   state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT1021
    SLICE_X4Y24.D        Tilo                  0.254   state_m/dm/M_tmr_q_29_2
                                                       state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT544_1
    SLICE_X8Y20.C2       net (fanout=15)       1.569   state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT544
    SLICE_X8Y20.CLK      Tas                   0.339   state_m/dm/M_tmr_q[3]
                                                       state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT1567
                                                       state_m/dm/M_tmr_q_3
    -------------------------------------------------  ---------------------------
    Total                                      7.836ns (1.795ns logic, 6.041ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------
Slack:                  12.208ns (requirement - (data path - clock path skew + uncertainty))
  Source:               state_m/dm/M_tmr_q_28_1 (FF)
  Destination:          state_m/dm/M_tmr_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.738ns (Levels of Logic = 5)
  Clock Path Skew:      -0.019ns (0.320 - 0.339)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: state_m/dm/M_tmr_q_28_1 to state_m/dm/M_tmr_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y25.AQ       Tcko                  0.525   state_m/dm/M_tmr_q_28_2
                                                       state_m/dm/M_tmr_q_28_1
    SLICE_X7Y26.B1       net (fanout=3)        0.774   state_m/dm/M_tmr_q_28_1
    SLICE_X7Y26.B        Tilo                  0.259   state_m/dm/M_tmr_q_30_2
                                                       state_m/dm/M_tmr_q[30]_PWR_22_o_equal_133_o<30>11
    SLICE_X4Y23.A2       net (fanout=4)        1.281   state_m/dm/M_tmr_q[30]_PWR_22_o_equal_133_o<30>1
    SLICE_X4Y23.A        Tilo                  0.254   state_m/dm/N95
                                                       state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT10213
    SLICE_X3Y24.A1       net (fanout=1)        1.206   state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT10213
    SLICE_X3Y24.A        Tilo                  0.259   state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT10211
                                                       state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT10216
    SLICE_X4Y24.D1       net (fanout=2)        1.171   state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT1021
    SLICE_X4Y24.D        Tilo                  0.254   state_m/dm/M_tmr_q_29_2
                                                       state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT544_1
    SLICE_X8Y20.A3       net (fanout=15)       1.416   state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT544
    SLICE_X8Y20.CLK      Tas                   0.339   state_m/dm/M_tmr_q[3]
                                                       state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT1387
                                                       state_m/dm/M_tmr_q_2
    -------------------------------------------------  ---------------------------
    Total                                      7.738ns (1.890ns logic, 5.848ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------
Slack:                  12.209ns (requirement - (data path - clock path skew + uncertainty))
  Source:               state_m/dm/M_tmr_q_28_1 (FF)
  Destination:          state_m/dm/M_tmr_q_30_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.741ns (Levels of Logic = 5)
  Clock Path Skew:      -0.015ns (0.324 - 0.339)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: state_m/dm/M_tmr_q_28_1 to state_m/dm/M_tmr_q_30_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y25.AQ       Tcko                  0.525   state_m/dm/M_tmr_q_28_2
                                                       state_m/dm/M_tmr_q_28_1
    SLICE_X9Y26.D3       net (fanout=3)        0.933   state_m/dm/M_tmr_q_28_1
    SLICE_X9Y26.D        Tilo                  0.259   state_m/dm/M_tmr_q_27_2
                                                       state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT10212
    SLICE_X4Y23.A3       net (fanout=1)        0.931   state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT10212
    SLICE_X4Y23.A        Tilo                  0.254   state_m/dm/N95
                                                       state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT10213
    SLICE_X3Y24.A1       net (fanout=1)        1.206   state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT10213
    SLICE_X3Y24.A        Tilo                  0.259   state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT10211
                                                       state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT10216
    SLICE_X3Y24.B6       net (fanout=2)        0.150   state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT1021
    SLICE_X3Y24.B        Tilo                  0.259   state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT10211
                                                       state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT544
    SLICE_X11Y26.C1      net (fanout=16)       1.667   state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT1027
    SLICE_X11Y26.C       Tilo                  0.259   state_m/dm/M_tmr_q[30]
                                                       state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT1447
    SLICE_X7Y26.BX       net (fanout=2)        0.925   state_m/dm/data[4]_GND_21_o_wide_mux_371_OUT[30]
    SLICE_X7Y26.CLK      Tdick                 0.114   state_m/dm/M_tmr_q_30_2
                                                       state_m/dm/M_tmr_q_30_2
    -------------------------------------------------  ---------------------------
    Total                                      7.741ns (1.929ns logic, 5.812ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack:                  12.210ns (requirement - (data path - clock path skew + uncertainty))
  Source:               state_m/dm/M_tmr_q_28_1 (FF)
  Destination:          state_m/dm/M_tmr_q_30_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.740ns (Levels of Logic = 5)
  Clock Path Skew:      -0.015ns (0.324 - 0.339)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: state_m/dm/M_tmr_q_28_1 to state_m/dm/M_tmr_q_30_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y25.AQ       Tcko                  0.525   state_m/dm/M_tmr_q_28_2
                                                       state_m/dm/M_tmr_q_28_1
    SLICE_X9Y26.D3       net (fanout=3)        0.933   state_m/dm/M_tmr_q_28_1
    SLICE_X9Y26.D        Tilo                  0.259   state_m/dm/M_tmr_q_27_2
                                                       state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT10212
    SLICE_X4Y23.A3       net (fanout=1)        0.931   state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT10212
    SLICE_X4Y23.A        Tilo                  0.254   state_m/dm/N95
                                                       state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT10213
    SLICE_X3Y24.A1       net (fanout=1)        1.206   state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT10213
    SLICE_X3Y24.A        Tilo                  0.259   state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT10211
                                                       state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT10216
    SLICE_X3Y24.B6       net (fanout=2)        0.150   state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT1021
    SLICE_X3Y24.B        Tilo                  0.259   state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT10211
                                                       state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT544
    SLICE_X11Y26.C1      net (fanout=16)       1.667   state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT1027
    SLICE_X11Y26.C       Tilo                  0.259   state_m/dm/M_tmr_q[30]
                                                       state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT1447
    SLICE_X7Y26.AX       net (fanout=2)        0.924   state_m/dm/data[4]_GND_21_o_wide_mux_371_OUT[30]
    SLICE_X7Y26.CLK      Tdick                 0.114   state_m/dm/M_tmr_q_30_2
                                                       state_m/dm/M_tmr_q_30_1
    -------------------------------------------------  ---------------------------
    Total                                      7.740ns (1.929ns logic, 5.811ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack:                  12.215ns (requirement - (data path - clock path skew + uncertainty))
  Source:               state_m/dm/M_tmr_q_29_2 (FF)
  Destination:          state_m/dm/M_tmr_q_28_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.741ns (Levels of Logic = 5)
  Clock Path Skew:      -0.009ns (0.185 - 0.194)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: state_m/dm/M_tmr_q_29_2 to state_m/dm/M_tmr_q_28_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y24.BQ       Tcko                  0.525   state_m/dm/M_tmr_q_29_2
                                                       state_m/dm/M_tmr_q_29_2
    SLICE_X2Y27.B3       net (fanout=4)        1.256   state_m/dm/M_tmr_q_29_2
    SLICE_X2Y27.B        Tilo                  0.235   state_m/dm/M_tmr_q[30]_PWR_22_o_Select_246_o3
                                                       state_m/dm/M_tmr_q[30]_PWR_22_o_Select_246_o31
    SLICE_X2Y27.A1       net (fanout=4)        1.177   state_m/dm/M_tmr_q[30]_PWR_22_o_Select_246_o3
    SLICE_X2Y27.A        Tilo                  0.235   state_m/dm/M_tmr_q[30]_PWR_22_o_Select_246_o3
                                                       state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT10214
    SLICE_X3Y24.A6       net (fanout=1)        0.541   state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT10214
    SLICE_X3Y24.A        Tilo                  0.259   state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT10211
                                                       state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT10216
    SLICE_X4Y24.D1       net (fanout=2)        1.171   state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT1021
    SLICE_X4Y24.D        Tilo                  0.254   state_m/dm/M_tmr_q_29_2
                                                       state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT544_1
    SLICE_X4Y25.A1       net (fanout=15)       0.778   state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT544
    SLICE_X4Y25.A        Tilo                  0.254   state_m/dm/M_tmr_q_28_2
                                                       state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT1267
    SLICE_X4Y25.BX       net (fanout=2)        0.971   state_m/dm/data[4]_GND_21_o_wide_mux_371_OUT[28]
    SLICE_X4Y25.CLK      Tdick                 0.085   state_m/dm/M_tmr_q_28_2
                                                       state_m/dm/M_tmr_q_28_2
    -------------------------------------------------  ---------------------------
    Total                                      7.741ns (1.847ns logic, 5.894ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------
Slack:                  12.219ns (requirement - (data path - clock path skew + uncertainty))
  Source:               state_m/dm/M_tmr_q_28_1 (FF)
  Destination:          state_m/dm/M_tmr_q_28 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.723ns (Levels of Logic = 5)
  Clock Path Skew:      -0.023ns (0.316 - 0.339)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: state_m/dm/M_tmr_q_28_1 to state_m/dm/M_tmr_q_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y25.AQ       Tcko                  0.525   state_m/dm/M_tmr_q_28_2
                                                       state_m/dm/M_tmr_q_28_1
    SLICE_X9Y26.D3       net (fanout=3)        0.933   state_m/dm/M_tmr_q_28_1
    SLICE_X9Y26.D        Tilo                  0.259   state_m/dm/M_tmr_q_27_2
                                                       state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT10212
    SLICE_X4Y23.A3       net (fanout=1)        0.931   state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT10212
    SLICE_X4Y23.A        Tilo                  0.254   state_m/dm/N95
                                                       state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT10213
    SLICE_X3Y24.A1       net (fanout=1)        1.206   state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT10213
    SLICE_X3Y24.A        Tilo                  0.259   state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT10211
                                                       state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT10216
    SLICE_X4Y24.D1       net (fanout=2)        1.171   state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT1021
    SLICE_X4Y24.D        Tilo                  0.254   state_m/dm/M_tmr_q_29_2
                                                       state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT544_1
    SLICE_X4Y25.A1       net (fanout=15)       0.778   state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT544
    SLICE_X4Y25.A        Tilo                  0.254   state_m/dm/M_tmr_q_28_2
                                                       state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT1267
    SLICE_X11Y26.AX      net (fanout=2)        0.785   state_m/dm/data[4]_GND_21_o_wide_mux_371_OUT[28]
    SLICE_X11Y26.CLK     Tdick                 0.114   state_m/dm/M_tmr_q[30]
                                                       state_m/dm/M_tmr_q_28
    -------------------------------------------------  ---------------------------
    Total                                      7.723ns (1.919ns logic, 5.804ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Slack:                  12.220ns (requirement - (data path - clock path skew + uncertainty))
  Source:               state_m/dm/M_tmr_q_26_1 (FF)
  Destination:          state_m/dm/M_tmr_q_28_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.728ns (Levels of Logic = 5)
  Clock Path Skew:      -0.017ns (0.185 - 0.202)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: state_m/dm/M_tmr_q_26_1 to state_m/dm/M_tmr_q_28_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y27.AQ       Tcko                  0.430   state_m/dm/M_tmr_q_26_2
                                                       state_m/dm/M_tmr_q_26_1
    SLICE_X4Y23.B2       net (fanout=3)        1.550   state_m/dm/M_tmr_q_26_1
    SLICE_X4Y23.B        Tilo                  0.254   state_m/dm/N95
                                                       state_m/dm/M_tmr_q[30]_PWR_22_o_Select_344_o311
    SLICE_X4Y23.A5       net (fanout=10)       0.262   state_m/dm/M_tmr_q[30]_PWR_22_o_Select_344_o31
    SLICE_X4Y23.A        Tilo                  0.254   state_m/dm/N95
                                                       state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT10213
    SLICE_X3Y24.A1       net (fanout=1)        1.206   state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT10213
    SLICE_X3Y24.A        Tilo                  0.259   state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT10211
                                                       state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT10216
    SLICE_X4Y24.D1       net (fanout=2)        1.171   state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT1021
    SLICE_X4Y24.D        Tilo                  0.254   state_m/dm/M_tmr_q_29_2
                                                       state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT544_1
    SLICE_X4Y25.A1       net (fanout=15)       0.778   state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT544
    SLICE_X4Y25.A        Tilo                  0.254   state_m/dm/M_tmr_q_28_2
                                                       state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT1267
    SLICE_X4Y25.BX       net (fanout=2)        0.971   state_m/dm/data[4]_GND_21_o_wide_mux_371_OUT[28]
    SLICE_X4Y25.CLK      Tdick                 0.085   state_m/dm/M_tmr_q_28_2
                                                       state_m/dm/M_tmr_q_28_2
    -------------------------------------------------  ---------------------------
    Total                                      7.728ns (1.790ns logic, 5.938ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Slack:                  12.220ns (requirement - (data path - clock path skew + uncertainty))
  Source:               state_m/dm/M_tmr_q_29_2 (FF)
  Destination:          state_m/dm/M_tmr_q_30_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.732ns (Levels of Logic = 5)
  Clock Path Skew:      -0.013ns (0.324 - 0.337)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: state_m/dm/M_tmr_q_29_2 to state_m/dm/M_tmr_q_30_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y24.BQ       Tcko                  0.525   state_m/dm/M_tmr_q_29_2
                                                       state_m/dm/M_tmr_q_29_2
    SLICE_X7Y26.B6       net (fanout=4)        0.574   state_m/dm/M_tmr_q_29_2
    SLICE_X7Y26.B        Tilo                  0.259   state_m/dm/M_tmr_q_30_2
                                                       state_m/dm/M_tmr_q[30]_PWR_22_o_equal_133_o<30>11
    SLICE_X4Y23.A2       net (fanout=4)        1.281   state_m/dm/M_tmr_q[30]_PWR_22_o_equal_133_o<30>1
    SLICE_X4Y23.A        Tilo                  0.254   state_m/dm/N95
                                                       state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT10213
    SLICE_X3Y24.A1       net (fanout=1)        1.206   state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT10213
    SLICE_X3Y24.A        Tilo                  0.259   state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT10211
                                                       state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT10216
    SLICE_X3Y24.B6       net (fanout=2)        0.150   state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT1021
    SLICE_X3Y24.B        Tilo                  0.259   state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT10211
                                                       state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT544
    SLICE_X11Y26.C1      net (fanout=16)       1.667   state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT1027
    SLICE_X11Y26.C       Tilo                  0.259   state_m/dm/M_tmr_q[30]
                                                       state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT1447
    SLICE_X7Y26.BX       net (fanout=2)        0.925   state_m/dm/data[4]_GND_21_o_wide_mux_371_OUT[30]
    SLICE_X7Y26.CLK      Tdick                 0.114   state_m/dm/M_tmr_q_30_2
                                                       state_m/dm/M_tmr_q_30_2
    -------------------------------------------------  ---------------------------
    Total                                      7.732ns (1.929ns logic, 5.803ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack:                  12.221ns (requirement - (data path - clock path skew + uncertainty))
  Source:               state_m/dm/M_tmr_q_29_2 (FF)
  Destination:          state_m/dm/M_tmr_q_30_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.731ns (Levels of Logic = 5)
  Clock Path Skew:      -0.013ns (0.324 - 0.337)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: state_m/dm/M_tmr_q_29_2 to state_m/dm/M_tmr_q_30_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y24.BQ       Tcko                  0.525   state_m/dm/M_tmr_q_29_2
                                                       state_m/dm/M_tmr_q_29_2
    SLICE_X7Y26.B6       net (fanout=4)        0.574   state_m/dm/M_tmr_q_29_2
    SLICE_X7Y26.B        Tilo                  0.259   state_m/dm/M_tmr_q_30_2
                                                       state_m/dm/M_tmr_q[30]_PWR_22_o_equal_133_o<30>11
    SLICE_X4Y23.A2       net (fanout=4)        1.281   state_m/dm/M_tmr_q[30]_PWR_22_o_equal_133_o<30>1
    SLICE_X4Y23.A        Tilo                  0.254   state_m/dm/N95
                                                       state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT10213
    SLICE_X3Y24.A1       net (fanout=1)        1.206   state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT10213
    SLICE_X3Y24.A        Tilo                  0.259   state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT10211
                                                       state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT10216
    SLICE_X3Y24.B6       net (fanout=2)        0.150   state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT1021
    SLICE_X3Y24.B        Tilo                  0.259   state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT10211
                                                       state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT544
    SLICE_X11Y26.C1      net (fanout=16)       1.667   state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT1027
    SLICE_X11Y26.C       Tilo                  0.259   state_m/dm/M_tmr_q[30]
                                                       state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT1447
    SLICE_X7Y26.AX       net (fanout=2)        0.924   state_m/dm/data[4]_GND_21_o_wide_mux_371_OUT[30]
    SLICE_X7Y26.CLK      Tdick                 0.114   state_m/dm/M_tmr_q_30_2
                                                       state_m/dm/M_tmr_q_30_1
    -------------------------------------------------  ---------------------------
    Total                                      7.731ns (1.929ns logic, 5.802ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack:                  12.224ns (requirement - (data path - clock path skew + uncertainty))
  Source:               state_m/dm/M_tmr_q_28_1 (FF)
  Destination:          state_m/dm/M_tmr_q_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.680ns (Levels of Logic = 5)
  Clock Path Skew:      -0.061ns (0.590 - 0.651)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: state_m/dm/M_tmr_q_28_1 to state_m/dm/M_tmr_q_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y25.AQ       Tcko                  0.525   state_m/dm/M_tmr_q_28_2
                                                       state_m/dm/M_tmr_q_28_1
    SLICE_X7Y26.B1       net (fanout=3)        0.774   state_m/dm/M_tmr_q_28_1
    SLICE_X7Y26.B        Tilo                  0.259   state_m/dm/M_tmr_q_30_2
                                                       state_m/dm/M_tmr_q[30]_PWR_22_o_equal_133_o<30>11
    SLICE_X4Y23.A2       net (fanout=4)        1.281   state_m/dm/M_tmr_q[30]_PWR_22_o_equal_133_o<30>1
    SLICE_X4Y23.A        Tilo                  0.254   state_m/dm/N95
                                                       state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT10213
    SLICE_X3Y24.A1       net (fanout=1)        1.206   state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT10213
    SLICE_X3Y24.A        Tilo                  0.259   state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT10211
                                                       state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT10216
    SLICE_X4Y24.D1       net (fanout=2)        1.171   state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT1021
    SLICE_X4Y24.D        Tilo                  0.254   state_m/dm/M_tmr_q_29_2
                                                       state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT544_1
    SLICE_X12Y25.A6      net (fanout=15)       1.358   state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT544
    SLICE_X12Y25.CLK     Tas                   0.339   state_m/dm/M_tmr_q[21]
                                                       state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT787
                                                       state_m/dm/M_tmr_q_20
    -------------------------------------------------  ---------------------------
    Total                                      7.680ns (1.890ns logic, 5.790ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack:                  12.230ns (requirement - (data path - clock path skew + uncertainty))
  Source:               state_m/dm/M_tmr_q_29_2 (FF)
  Destination:          state_m/dm/M_tmr_q_28 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.714ns (Levels of Logic = 5)
  Clock Path Skew:      -0.021ns (0.316 - 0.337)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: state_m/dm/M_tmr_q_29_2 to state_m/dm/M_tmr_q_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y24.BQ       Tcko                  0.525   state_m/dm/M_tmr_q_29_2
                                                       state_m/dm/M_tmr_q_29_2
    SLICE_X7Y26.B6       net (fanout=4)        0.574   state_m/dm/M_tmr_q_29_2
    SLICE_X7Y26.B        Tilo                  0.259   state_m/dm/M_tmr_q_30_2
                                                       state_m/dm/M_tmr_q[30]_PWR_22_o_equal_133_o<30>11
    SLICE_X4Y23.A2       net (fanout=4)        1.281   state_m/dm/M_tmr_q[30]_PWR_22_o_equal_133_o<30>1
    SLICE_X4Y23.A        Tilo                  0.254   state_m/dm/N95
                                                       state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT10213
    SLICE_X3Y24.A1       net (fanout=1)        1.206   state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT10213
    SLICE_X3Y24.A        Tilo                  0.259   state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT10211
                                                       state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT10216
    SLICE_X4Y24.D1       net (fanout=2)        1.171   state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT1021
    SLICE_X4Y24.D        Tilo                  0.254   state_m/dm/M_tmr_q_29_2
                                                       state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT544_1
    SLICE_X4Y25.A1       net (fanout=15)       0.778   state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT544
    SLICE_X4Y25.A        Tilo                  0.254   state_m/dm/M_tmr_q_28_2
                                                       state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT1267
    SLICE_X11Y26.AX      net (fanout=2)        0.785   state_m/dm/data[4]_GND_21_o_wide_mux_371_OUT[28]
    SLICE_X11Y26.CLK     Tdick                 0.114   state_m/dm/M_tmr_q[30]
                                                       state_m/dm/M_tmr_q_28
    -------------------------------------------------  ---------------------------
    Total                                      7.714ns (1.919ns logic, 5.795ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack:                  12.245ns (requirement - (data path - clock path skew + uncertainty))
  Source:               state_m/dm/M_tmr_q_28_1 (FF)
  Destination:          state_m/dm/M_tmr_q_29 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.697ns (Levels of Logic = 5)
  Clock Path Skew:      -0.023ns (0.316 - 0.339)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: state_m/dm/M_tmr_q_28_1 to state_m/dm/M_tmr_q_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y25.AQ       Tcko                  0.525   state_m/dm/M_tmr_q_28_2
                                                       state_m/dm/M_tmr_q_28_1
    SLICE_X9Y26.D3       net (fanout=3)        0.933   state_m/dm/M_tmr_q_28_1
    SLICE_X9Y26.D        Tilo                  0.259   state_m/dm/M_tmr_q_27_2
                                                       state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT10212
    SLICE_X4Y23.A3       net (fanout=1)        0.931   state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT10212
    SLICE_X4Y23.A        Tilo                  0.254   state_m/dm/N95
                                                       state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT10213
    SLICE_X3Y24.A1       net (fanout=1)        1.206   state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT10213
    SLICE_X3Y24.A        Tilo                  0.259   state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT10211
                                                       state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT10216
    SLICE_X4Y24.D1       net (fanout=2)        1.171   state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT1021
    SLICE_X4Y24.D        Tilo                  0.254   state_m/dm/M_tmr_q_29_2
                                                       state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT544_1
    SLICE_X4Y24.A3       net (fanout=15)       0.386   state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT544
    SLICE_X4Y24.A        Tilo                  0.254   state_m/dm/M_tmr_q_29_2
                                                       state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT1327
    SLICE_X11Y26.BX      net (fanout=2)        1.151   state_m/dm/data[4]_GND_21_o_wide_mux_371_OUT[29]
    SLICE_X11Y26.CLK     Tdick                 0.114   state_m/dm/M_tmr_q[30]
                                                       state_m/dm/M_tmr_q_29
    -------------------------------------------------  ---------------------------
    Total                                      7.697ns (1.919ns logic, 5.778ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack:                  12.246ns (requirement - (data path - clock path skew + uncertainty))
  Source:               state_m/dm/M_tmr_q_28_1 (FF)
  Destination:          state_m/dm/M_tmr_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.700ns (Levels of Logic = 5)
  Clock Path Skew:      -0.019ns (0.320 - 0.339)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: state_m/dm/M_tmr_q_28_1 to state_m/dm/M_tmr_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y25.AQ       Tcko                  0.525   state_m/dm/M_tmr_q_28_2
                                                       state_m/dm/M_tmr_q_28_1
    SLICE_X9Y26.D3       net (fanout=3)        0.933   state_m/dm/M_tmr_q_28_1
    SLICE_X9Y26.D        Tilo                  0.259   state_m/dm/M_tmr_q_27_2
                                                       state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT10212
    SLICE_X4Y23.A3       net (fanout=1)        0.931   state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT10212
    SLICE_X4Y23.A        Tilo                  0.254   state_m/dm/N95
                                                       state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT10213
    SLICE_X3Y24.A1       net (fanout=1)        1.206   state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT10213
    SLICE_X3Y24.A        Tilo                  0.259   state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT10211
                                                       state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT10216
    SLICE_X4Y24.D1       net (fanout=2)        1.171   state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT1021
    SLICE_X4Y24.D        Tilo                  0.254   state_m/dm/M_tmr_q_29_2
                                                       state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT544_1
    SLICE_X8Y20.C2       net (fanout=15)       1.569   state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT544
    SLICE_X8Y20.CLK      Tas                   0.339   state_m/dm/M_tmr_q[3]
                                                       state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT1567
                                                       state_m/dm/M_tmr_q_3
    -------------------------------------------------  ---------------------------
    Total                                      7.700ns (1.890ns logic, 5.810ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack:                  12.256ns (requirement - (data path - clock path skew + uncertainty))
  Source:               state_m/dm/M_tmr_q_29_2 (FF)
  Destination:          state_m/dm/M_tmr_q_29 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.688ns (Levels of Logic = 5)
  Clock Path Skew:      -0.021ns (0.316 - 0.337)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: state_m/dm/M_tmr_q_29_2 to state_m/dm/M_tmr_q_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y24.BQ       Tcko                  0.525   state_m/dm/M_tmr_q_29_2
                                                       state_m/dm/M_tmr_q_29_2
    SLICE_X7Y26.B6       net (fanout=4)        0.574   state_m/dm/M_tmr_q_29_2
    SLICE_X7Y26.B        Tilo                  0.259   state_m/dm/M_tmr_q_30_2
                                                       state_m/dm/M_tmr_q[30]_PWR_22_o_equal_133_o<30>11
    SLICE_X4Y23.A2       net (fanout=4)        1.281   state_m/dm/M_tmr_q[30]_PWR_22_o_equal_133_o<30>1
    SLICE_X4Y23.A        Tilo                  0.254   state_m/dm/N95
                                                       state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT10213
    SLICE_X3Y24.A1       net (fanout=1)        1.206   state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT10213
    SLICE_X3Y24.A        Tilo                  0.259   state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT10211
                                                       state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT10216
    SLICE_X4Y24.D1       net (fanout=2)        1.171   state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT1021
    SLICE_X4Y24.D        Tilo                  0.254   state_m/dm/M_tmr_q_29_2
                                                       state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT544_1
    SLICE_X4Y24.A3       net (fanout=15)       0.386   state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT544
    SLICE_X4Y24.A        Tilo                  0.254   state_m/dm/M_tmr_q_29_2
                                                       state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT1327
    SLICE_X11Y26.BX      net (fanout=2)        1.151   state_m/dm/data[4]_GND_21_o_wide_mux_371_OUT[29]
    SLICE_X11Y26.CLK     Tdick                 0.114   state_m/dm/M_tmr_q[30]
                                                       state_m/dm/M_tmr_q_29
    -------------------------------------------------  ---------------------------
    Total                                      7.688ns (1.919ns logic, 5.769ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack:                  12.257ns (requirement - (data path - clock path skew + uncertainty))
  Source:               state_m/dm/M_tmr_q_29_2 (FF)
  Destination:          state_m/dm/M_tmr_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.691ns (Levels of Logic = 5)
  Clock Path Skew:      -0.017ns (0.320 - 0.337)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: state_m/dm/M_tmr_q_29_2 to state_m/dm/M_tmr_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y24.BQ       Tcko                  0.525   state_m/dm/M_tmr_q_29_2
                                                       state_m/dm/M_tmr_q_29_2
    SLICE_X7Y26.B6       net (fanout=4)        0.574   state_m/dm/M_tmr_q_29_2
    SLICE_X7Y26.B        Tilo                  0.259   state_m/dm/M_tmr_q_30_2
                                                       state_m/dm/M_tmr_q[30]_PWR_22_o_equal_133_o<30>11
    SLICE_X4Y23.A2       net (fanout=4)        1.281   state_m/dm/M_tmr_q[30]_PWR_22_o_equal_133_o<30>1
    SLICE_X4Y23.A        Tilo                  0.254   state_m/dm/N95
                                                       state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT10213
    SLICE_X3Y24.A1       net (fanout=1)        1.206   state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT10213
    SLICE_X3Y24.A        Tilo                  0.259   state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT10211
                                                       state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT10216
    SLICE_X4Y24.D1       net (fanout=2)        1.171   state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT1021
    SLICE_X4Y24.D        Tilo                  0.254   state_m/dm/M_tmr_q_29_2
                                                       state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT544_1
    SLICE_X8Y20.C2       net (fanout=15)       1.569   state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT544
    SLICE_X8Y20.CLK      Tas                   0.339   state_m/dm/M_tmr_q[3]
                                                       state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT1567
                                                       state_m/dm/M_tmr_q_3
    -------------------------------------------------  ---------------------------
    Total                                      7.691ns (1.890ns logic, 5.801ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack:                  12.268ns (requirement - (data path - clock path skew + uncertainty))
  Source:               state_m/dm/M_tmr_q_27_2 (FF)
  Destination:          state_m/dm/M_tmr_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.683ns (Levels of Logic = 5)
  Clock Path Skew:      -0.014ns (0.320 - 0.334)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: state_m/dm/M_tmr_q_27_2 to state_m/dm/M_tmr_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y26.BQ       Tcko                  0.430   state_m/dm/M_tmr_q_27_2
                                                       state_m/dm/M_tmr_q_27_2
    SLICE_X7Y26.B4       net (fanout=2)        0.814   state_m/dm/M_tmr_q_27_2
    SLICE_X7Y26.B        Tilo                  0.259   state_m/dm/M_tmr_q_30_2
                                                       state_m/dm/M_tmr_q[30]_PWR_22_o_equal_133_o<30>11
    SLICE_X4Y23.A2       net (fanout=4)        1.281   state_m/dm/M_tmr_q[30]_PWR_22_o_equal_133_o<30>1
    SLICE_X4Y23.A        Tilo                  0.254   state_m/dm/N95
                                                       state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT10213
    SLICE_X3Y24.A1       net (fanout=1)        1.206   state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT10213
    SLICE_X3Y24.A        Tilo                  0.259   state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT10211
                                                       state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT10216
    SLICE_X4Y24.D1       net (fanout=2)        1.171   state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT1021
    SLICE_X4Y24.D        Tilo                  0.254   state_m/dm/M_tmr_q_29_2
                                                       state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT544_1
    SLICE_X8Y20.A3       net (fanout=15)       1.416   state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT544
    SLICE_X8Y20.CLK      Tas                   0.339   state_m/dm/M_tmr_q[3]
                                                       state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT1387
                                                       state_m/dm/M_tmr_q_2
    -------------------------------------------------  ---------------------------
    Total                                      7.683ns (1.795ns logic, 5.888ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: state_m/spd_btn_down/M_sync_out/CLK
  Logical resource: state_m/lth_btn_up/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X0Y52.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: state_m/spd_btn_down/M_sync_out/CLK
  Logical resource: state_m/start_btn/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X0Y52.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: state_m/spd_btn_down/M_sync_out/CLK
  Logical resource: state_m/lth_btn_down/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X0Y52.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: state_m/spd_btn_down/M_sync_out/CLK
  Logical resource: state_m/spd_btn_up/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X0Y52.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: state_m/spd_btn_down/M_sync_out/CLK
  Logical resource: state_m/spd_btn_down/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X0Y52.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: state_m/M_question_read_data[4]/CLK
  Logical resource: state_m/question/Mram_ram3/CLK
  Location pin: SLICE_X12Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: state_m/M_question_read_data[4]/CLK
  Logical resource: state_m/question/Mram_ram1/CLK
  Location pin: SLICE_X12Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: state_m/M_question_read_data[4]/CLK
  Logical resource: state_m/question/Mram_ram4/CLK
  Location pin: SLICE_X12Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: state_m/M_question_read_data[4]/CLK
  Logical resource: state_m/question/Mram_ram2/CLK
  Location pin: SLICE_X12Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: state_m/M_question_read_data[4]/CLK
  Logical resource: state_m/question/Mram_ram5/CLK
  Location pin: SLICE_X12Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: state_m/M_answer_read_data[3]/CLK
  Logical resource: state_m/answer/Mram_ram2/CLK
  Location pin: SLICE_X16Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: state_m/M_answer_read_data[3]/CLK
  Logical resource: state_m/answer/Mram_ram1/CLK
  Location pin: SLICE_X16Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: state_m/M_answer_read_data[3]/CLK
  Logical resource: state_m/answer/Mram_ram3/CLK
  Location pin: SLICE_X16Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: state_m/M_answer_read_data[3]/CLK
  Logical resource: state_m/answer/Mram_ram5/CLK
  Location pin: SLICE_X16Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: state_m/M_answer_read_data[3]/CLK
  Logical resource: state_m/answer/Mram_ram4/CLK
  Location pin: SLICE_X16Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: state_m/spd_btn_down/M_ctr_q[3]/CLK
  Logical resource: state_m/spd_btn_down/M_ctr_q_0/CK
  Location pin: SLICE_X0Y44.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: state_m/spd_btn_down/M_ctr_q[3]/CLK
  Logical resource: state_m/spd_btn_down/M_ctr_q_1/CK
  Location pin: SLICE_X0Y44.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: state_m/spd_btn_down/M_ctr_q[3]/CLK
  Logical resource: state_m/spd_btn_down/M_ctr_q_2/CK
  Location pin: SLICE_X0Y44.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: state_m/spd_btn_down/M_ctr_q[3]/CLK
  Logical resource: state_m/spd_btn_down/M_ctr_q_3/CK
  Location pin: SLICE_X0Y44.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: state_m/spd_btn_down/M_ctr_q[7]/CLK
  Logical resource: state_m/spd_btn_down/M_ctr_q_4/CK
  Location pin: SLICE_X0Y45.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: state_m/spd_btn_down/M_ctr_q[7]/CLK
  Logical resource: state_m/spd_btn_down/M_ctr_q_5/CK
  Location pin: SLICE_X0Y45.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: state_m/spd_btn_down/M_ctr_q[7]/CLK
  Logical resource: state_m/spd_btn_down/M_ctr_q_6/CK
  Location pin: SLICE_X0Y45.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: state_m/spd_btn_down/M_ctr_q[7]/CLK
  Logical resource: state_m/spd_btn_down/M_ctr_q_7/CK
  Location pin: SLICE_X0Y45.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: state_m/spd_btn_down/M_ctr_q[11]/CLK
  Logical resource: state_m/spd_btn_down/M_ctr_q_8/CK
  Location pin: SLICE_X0Y46.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: state_m/spd_btn_down/M_ctr_q[11]/CLK
  Logical resource: state_m/spd_btn_down/M_ctr_q_9/CK
  Location pin: SLICE_X0Y46.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: state_m/spd_btn_down/M_ctr_q[11]/CLK
  Logical resource: state_m/spd_btn_down/M_ctr_q_10/CK
  Location pin: SLICE_X0Y46.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: state_m/spd_btn_down/M_ctr_q[11]/CLK
  Logical resource: state_m/spd_btn_down/M_ctr_q_11/CK
  Location pin: SLICE_X0Y46.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: state_m/spd_btn_down/M_ctr_q[15]/CLK
  Logical resource: state_m/spd_btn_down/M_ctr_q_12/CK
  Location pin: SLICE_X0Y47.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: state_m/spd_btn_down/M_ctr_q[15]/CLK
  Logical resource: state_m/spd_btn_down/M_ctr_q_13/CK
  Location pin: SLICE_X0Y47.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    8.106|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 31658 paths, 0 nets, and 3033 connections

Design statistics:
   Minimum period:   8.106ns{1}   (Maximum frequency: 123.365MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Dec 11 08:13:06 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 176 MB



