============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           Nov 04 2023  09:58:59 am
  Module:                 UART_TX
  Operating conditions:   _nominal_ (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: MET (19066 ps) Setup Check with Pin r_Clock_Count_reg[6]/CLK->D
          Group: i_Clock
     Startpoint: (R) r_SM_Main_reg[1]/CLK
          Clock: (R) i_Clock
       Endpoint: (F) r_Clock_Count_reg[6]/D
          Clock: (R) i_Clock

                     Capture       Launch     
        Clock Edge:+   20000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
             Setup:-     134                  
       Uncertainty:-     200                  
     Required Time:=   19666                  
      Launch Clock:-       0                  
         Data Path:-     599                  
             Slack:=   19066                  

#-------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  r_SM_Main_reg[1]/CLK   -       -       R     (arrival)     24    -   250     0       0    (-,-) 
  r_SM_Main_reg[1]/Q     -       CLK->Q  F     SDFFARX1       6 12.5    60   240     240    (-,-) 
  g2308/ZN               -       INP->ZN R     INVX0          3  5.5    58    36     276    (-,-) 
  g2305__4733/QN         -       IN2->QN F     NOR2X0         6 10.8    96    68     344    (-,-) 
  g2279__5107/Q          -       IN2->Q  F     OA21X1         8 17.5    75   110     454    (-,-) 
  g2274__2883/Q          -       IN1->Q  F     AND2X1         6  7.6    43    70     524    (-,-) 
  g2259__5122/Q          -       IN1->Q  F     AND3X1         3  5.1    44    75     599    (-,-) 
  r_Clock_Count_reg[6]/D <<<     -       F     SDFFSSRX1      3    -     -     0     599    (-,-) 
#-------------------------------------------------------------------------------------------------

