git clone --depth 1 --no-tags https://github.com/evasilly/jtagSys.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/240324231
git clone --depth 1 --no-tags https://github.com/toms74209200/quartus_modelsim_makefile.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/236999772
git clone --depth 1 --no-tags https://github.com/AlexsandroJ/Project_Hardware_Mult.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/214235112
git clone --depth 1 --no-tags https://github.com/UandersonSilva/BIP2_SystemVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/216450728
git clone --depth 1 --no-tags https://github.com/Dima365/fifo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/216103160
git clone --depth 1 --no-tags https://github.com/xver/dist_sim.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/217780331
git clone --depth 1 --no-tags https://github.com/AnnaDarda/Integrated-Circuits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/221333643
git clone --depth 1 --no-tags https://github.com/yufat48/NoCRouter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/225537183
git clone --depth 1 --no-tags https://github.com/ridwangs/Obstacle-Detector.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/228903255
git clone --depth 1 --no-tags https://github.com/MICHEALCHAZFLOYD/Mr_Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/227934925
git clone --depth 1 --no-tags https://github.com/karthik-0398/galois-multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/228200345
git clone --depth 1 --no-tags https://github.com/avivcaspi/SVProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/228202398
git clone --depth 1 --no-tags https://github.com/akshatmathur16/APB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/229521031
git clone --depth 1 --no-tags https://github.com/Rjfur/8-Bit-Calculator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/226219086
git clone --depth 1 --no-tags https://github.com/DanielGao98/ECE-111-Final-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/226198082
git clone --depth 1 --no-tags https://github.com/ShreyasR46/Chip_Security_Advanced_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/224532877
git clone --depth 1 --no-tags https://github.com/HanthaSolo/QuartusPrime-and-Altera-DE2-115.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/237289023
git clone --depth 1 --no-tags https://github.com/CMU-18-500-TeamTensor/HardwareWorker.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/239549060
git clone --depth 1 --no-tags https://github.com/GrantGsell/System_Verilog_Single_Cycle_MIPS_Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/238114003
git clone --depth 1 --no-tags https://github.com/Scott30603/Guessing-Game2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/236454976
git clone --depth 1 --no-tags https://github.com/Ata-Coskun/CS223-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/223796622
git clone --depth 1 --no-tags https://github.com/projf/projf-explore.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/258746878
git clone --depth 1 --no-tags https://github.com/openhwgroup/core-v-mcu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/274802727
git clone --depth 1 --no-tags https://github.com/aignacio/ravenoc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/247370601
git clone --depth 1 --no-tags https://github.com/Verdvana/AXI4_Interconnect.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/247453264
git clone --depth 1 --no-tags https://github.com/hdl-util/mipi-csi-2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/248041702
git clone --depth 1 --no-tags https://github.com/crossroadsfpga/enso.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/248301431
git clone --depth 1 --no-tags https://github.com/chipsalliance/uvm-verilator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/270950839
git clone --depth 1 --no-tags https://github.com/muneebullashariff/axi4_vip.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/252401201
git clone --depth 1 --no-tags https://github.com/ben-marshall/croyde-riscv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/251418791
git clone --depth 1 --no-tags https://github.com/justcatthefish/justctf-2019.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/240951074
git clone --depth 1 --no-tags https://github.com/ARC-Lab-UF/intel-training-modules.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/254403649
git clone --depth 1 --no-tags https://github.com/MiSTer-devel/AtariST_MiSTer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/256953279
git clone --depth 1 --no-tags https://github.com/mcrl/soff-hardware-opae.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/263818861
git clone --depth 1 --no-tags https://github.com/balmerdx/sdio_linux_fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/250985833
git clone --depth 1 --no-tags https://github.com/stcmtk/fpga-webinar-2020.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/261522839
git clone --depth 1 --no-tags https://github.com/hdl-util/mipi-ccs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/254504012
git clone --depth 1 --no-tags https://github.com/vlotnik/uvm_sin_cos_table.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/256615038
git clone --depth 1 --no-tags https://github.com/zhajio1988/ExtremeDV_UVM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/258239573
git clone --depth 1 --no-tags https://github.com/StanfordVLSI/dragonphy2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/259401546
git clone --depth 1 --no-tags https://github.com/recogni/svlib.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/262434802
git clone --depth 1 --no-tags https://github.com/pulp-platform/clint.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/272227942
git clone --depth 1 --no-tags https://github.com/Verdvana/AXI_SRAM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/250194324
git clone --depth 1 --no-tags https://github.com/muneebullashariff/apb_vip.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/252400440
git clone --depth 1 --no-tags https://github.com/SymbioticEDA/sva-demos.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/257602200
git clone --depth 1 --no-tags https://github.com/tinylabs/tinylabs-cores.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/272793459
git clone --depth 1 --no-tags https://github.com/Angela-WangBo/Shenjing-RTL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/242270553
git clone --depth 1 --no-tags https://github.com/Quaker762/DE10-GPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/244337793
git clone --depth 1 --no-tags https://github.com/muguang123/AXI_Verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/249187927
git clone --depth 1 --no-tags https://github.com/chad-q/andes-vector-riscv-dv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/260620489
git clone --depth 1 --no-tags https://github.com/radiolok/dekatronpc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/240961438
git clone --depth 1 --no-tags https://github.com/muneebullashariff/pulpino_soc_uvm_testbench.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/249457904
git clone --depth 1 --no-tags https://github.com/PacoReinaCampo/MPSoC-NTM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/260983393
git clone --depth 1 --no-tags https://github.com/nikulshr/resnet_fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/256896571
git clone --depth 1 --no-tags https://github.com/nikitabuzov/SpikingNeuralNet.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/273057070
git clone --depth 1 --no-tags https://github.com/fcayci/sv-digital-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/258472844
git clone --depth 1 --no-tags https://github.com/Matt8898/leg.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/274871209
git clone --depth 1 --no-tags https://github.com/chenyangbing/UVM-example.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/247762713
git clone --depth 1 --no-tags https://github.com/IObundle/iob-interconnect.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/259465700
git clone --depth 1 --no-tags https://github.com/dpretet/meduram.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/246870563
git clone --depth 1 --no-tags https://github.com/hdl-util/image-processing.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/275297941
git clone --depth 1 --no-tags https://github.com/j1s1e1/VerilogTurboCodeMaxProduct.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/267405926
git clone --depth 1 --no-tags https://github.com/USCPOSH/NUSADC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/241206464
git clone --depth 1 --no-tags https://github.com/jiegec/fpnew-wrapper.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/253476244
git clone --depth 1 --no-tags https://github.com/dalance/svlint-action.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/241858282
git clone --depth 1 --no-tags https://github.com/srishis/DMA8237A_VERIF.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/262655333
git clone --depth 1 --no-tags https://github.com/PacoReinaCampo/SoC-FinTech.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/260990290
git clone --depth 1 --no-tags https://github.com/chenyangbing/Memory.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/247306675
git clone --depth 1 --no-tags https://github.com/rubinsteina13/SV_I2S_RX_CORE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/269041127
git clone --depth 1 --no-tags https://github.com/gvsrmk/Design-and-Verification-of-DDR3-SDRAM-memory-controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/245023970
git clone --depth 1 --no-tags https://github.com/amiq-consulting/amiq_reg_agt.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/246065313
git clone --depth 1 --no-tags https://github.com/QianfengClarkShen/easy_fifo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/247142084
git clone --depth 1 --no-tags https://github.com/Emi-Pushpam/AHB-with-FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/244853389
git clone --depth 1 --no-tags https://github.com/hypernyan/hdl_generics.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/266335681
git clone --depth 1 --no-tags https://github.com/anthonyabeo/digital_circuits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/268627200
git clone --depth 1 --no-tags https://github.com/artemglukhov/FLOG_BFLOAT16.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/246794808
git clone --depth 1 --no-tags https://github.com/AndyEveritt/picoMIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/269088897
git clone --depth 1 --no-tags https://github.com/hiremathpriyag/i2c_uvm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/261663735
git clone --depth 1 --no-tags https://github.com/litex-hub/pythondata-cpu-blackparrot.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/242577527
git clone --depth 1 --no-tags https://github.com/PacoReinaCampo/SoC-NTM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/260983128
git clone --depth 1 --no-tags https://github.com/lookwhoistalkinguvm/iic_uvm_tb.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/268460807
git clone --depth 1 --no-tags https://github.com/yuxiang660/learning-systemVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/265608699
git clone --depth 1 --no-tags https://github.com/j1s1e1/VerilogFarrowFilter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/257049403
git clone --depth 1 --no-tags https://github.com/mist-devel/nes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/267934009
git clone --depth 1 --no-tags https://github.com/hakula139/MIPS-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/246843072
git clone --depth 1 --no-tags https://github.com/hcyang99/rv32-core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/261814047
git clone --depth 1 --no-tags https://github.com/oz-matt/Axi-Lite-SVA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/264469285
git clone --depth 1 --no-tags https://github.com/hdl-util/clock-domain-crossing.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/266433518
git clone --depth 1 --no-tags https://github.com/lowRISC/gsoc-sim-mem.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/268489401
git clone --depth 1 --no-tags https://github.com/PacoReinaCampo/PU-NTM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/261026514
git clone --depth 1 --no-tags https://github.com/fifthheaven/SMC_Verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/259506129
git clone --depth 1 --no-tags https://github.com/supranational/vdf-fpga-round3-results.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/245489096
git clone --depth 1 --no-tags https://github.com/karthik-0398/picoMIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/271495678
git clone --depth 1 --no-tags https://github.com/rubinsteina13/SV_CLARKE_TRANSFORMATION_CORES.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/243981472
git clone --depth 1 --no-tags https://github.com/HaogeL/apb_uart_UVM_structure.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/240701185
git clone --depth 1 --no-tags https://github.com/PacoReinaCampo/PU-DV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/244796832
git clone --depth 1 --no-tags https://github.com/mateuspinto/simplified-mips-pipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/273722117
git clone --depth 1 --no-tags https://github.com/neofangnv/core-v-isg.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/257194742
git clone --depth 1 --no-tags https://github.com/PacoReinaCampo/MPSoC-MPI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/242538742
