Classic Timing Analyzer report for CU
Tue Apr 23 18:33:12 2019
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'CLK'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                 ;
+------------------------------+-------+---------------+------------------------------------------------+-------------+------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From        ; To         ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+-------------+------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 4.203 ns                                       ; OUT_ROUND_7 ; PS.S2      ; --         ; CLK      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 9.851 ns                                       ; PS.S2       ; EN_ADDER_1 ; CLK        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 0.299 ns                                       ; START       ; PS.IDLE    ; --         ; CLK      ; 0            ;
; Clock Setup: 'CLK'           ; N/A   ; None          ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; PS.S6       ; PS.S2      ; CLK        ; CLK      ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;             ;            ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+-------------+------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLK             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK'                                                                                                                                                                     ;
+-------+------------------------------------------------+---------+---------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From    ; To      ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+---------+---------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; PS.S6   ; PS.S2   ; CLK        ; CLK      ; None                        ; None                      ; 1.073 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; PS.S5   ; PS.S6   ; CLK        ; CLK      ; None                        ; None                      ; 1.008 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; PS.S5   ; PS.S2   ; CLK        ; CLK      ; None                        ; None                      ; 0.952 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; PS.S1   ; PS.S2   ; CLK        ; CLK      ; None                        ; None                      ; 0.867 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; PS.IDLE ; PS.S1   ; CLK        ; CLK      ; None                        ; None                      ; 0.831 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; PS.S7   ; PS.IDLE ; CLK        ; CLK      ; None                        ; None                      ; 0.777 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; PS.S2   ; PS.S3   ; CLK        ; CLK      ; None                        ; None                      ; 0.712 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; PS.S4   ; PS.S5   ; CLK        ; CLK      ; None                        ; None                      ; 0.699 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; PS.S6   ; PS.S7   ; CLK        ; CLK      ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; PS.S5   ; PS.S7   ; CLK        ; CLK      ; None                        ; None                      ; 0.559 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; PS.S3   ; PS.S4   ; CLK        ; CLK      ; None                        ; None                      ; 0.547 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; PS.IDLE ; PS.IDLE ; CLK        ; CLK      ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; PS.S1   ; PS.S1   ; CLK        ; CLK      ; None                        ; None                      ; 0.407 ns                ;
+-------+------------------------------------------------+---------+---------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------+
; tsu                                                                  ;
+-------+--------------+------------+-------------+---------+----------+
; Slack ; Required tsu ; Actual tsu ; From        ; To      ; To Clock ;
+-------+--------------+------------+-------------+---------+----------+
; N/A   ; None         ; 4.203 ns   ; OUT_ROUND_7 ; PS.S2   ; CLK      ;
; N/A   ; None         ; 3.809 ns   ; OUT_ROUND_7 ; PS.S7   ; CLK      ;
; N/A   ; None         ; 3.634 ns   ; OUT_ROUND_7 ; PS.S6   ; CLK      ;
; N/A   ; None         ; 0.563 ns   ; TC_CNT_1    ; PS.S2   ; CLK      ;
; N/A   ; None         ; 0.237 ns   ; START       ; PS.S1   ; CLK      ;
; N/A   ; None         ; 0.211 ns   ; TC_CNT_1    ; PS.S7   ; CLK      ;
; N/A   ; None         ; -0.059 ns  ; TC_CNT_1    ; PS.S1   ; CLK      ;
; N/A   ; None         ; -0.069 ns  ; START       ; PS.IDLE ; CLK      ;
+-------+--------------+------------+-------------+---------+----------+


+-------------------------------------------------------------------------+
; tco                                                                     ;
+-------+--------------+------------+---------+--------------+------------+
; Slack ; Required tco ; Actual tco ; From    ; To           ; From Clock ;
+-------+--------------+------------+---------+--------------+------------+
; N/A   ; None         ; 9.851 ns   ; PS.S2   ; EN_ADDER_1   ; CLK        ;
; N/A   ; None         ; 9.733 ns   ; PS.S4   ; EN_ADDER_1   ; CLK        ;
; N/A   ; None         ; 9.462 ns   ; PS.S2   ; SUB_ADDER_1  ; CLK        ;
; N/A   ; None         ; 9.410 ns   ; PS.S3   ; EN_ADDER_1   ; CLK        ;
; N/A   ; None         ; 9.389 ns   ; PS.S1   ; EN_CNT_1     ; CLK        ;
; N/A   ; None         ; 9.377 ns   ; PS.S2   ; CS_MEM_A     ; CLK        ;
; N/A   ; None         ; 9.303 ns   ; PS.S3   ; SUB_ADDER_1  ; CLK        ;
; N/A   ; None         ; 9.268 ns   ; PS.S1   ; CS_MEM_A     ; CLK        ;
; N/A   ; None         ; 9.237 ns   ; PS.S5   ; EN_CNT_1     ; CLK        ;
; N/A   ; None         ; 9.046 ns   ; PS.S2   ; EN_FF_2      ; CLK        ;
; N/A   ; None         ; 8.934 ns   ; PS.S2   ; RD_MEM_A     ; CLK        ;
; N/A   ; None         ; 8.752 ns   ; PS.S2   ; SEL_MUX_1[0] ; CLK        ;
; N/A   ; None         ; 8.752 ns   ; PS.S2   ; EN_FF_1      ; CLK        ;
; N/A   ; None         ; 8.732 ns   ; PS.S2   ; EN_FF_3      ; CLK        ;
; N/A   ; None         ; 7.220 ns   ; PS.S1   ; WR_MEM_A     ; CLK        ;
; N/A   ; None         ; 6.720 ns   ; PS.S5   ; CS_MEM_B     ; CLK        ;
; N/A   ; None         ; 6.711 ns   ; PS.S2   ; SEL_MUX_2[0] ; CLK        ;
; N/A   ; None         ; 6.664 ns   ; PS.S3   ; EN_FF_4      ; CLK        ;
; N/A   ; None         ; 6.630 ns   ; PS.S5   ; WR_MEM_B     ; CLK        ;
; N/A   ; None         ; 6.625 ns   ; PS.S3   ; SEL_MUX_1[1] ; CLK        ;
; N/A   ; None         ; 6.430 ns   ; PS.S4   ; SEL_MUX_2[1] ; CLK        ;
; N/A   ; None         ; 6.422 ns   ; PS.IDLE ; RESET        ; CLK        ;
; N/A   ; None         ; 6.400 ns   ; PS.S4   ; EN_ROUND     ; CLK        ;
; N/A   ; None         ; 6.394 ns   ; PS.S6   ; EN_CNT_2     ; CLK        ;
; N/A   ; None         ; 6.385 ns   ; PS.S7   ; DONE         ; CLK        ;
+-------+--------------+------------+---------+--------------+------------+


+----------------------------------------------------------------------------+
; th                                                                         ;
+---------------+-------------+-----------+-------------+---------+----------+
; Minimum Slack ; Required th ; Actual th ; From        ; To      ; To Clock ;
+---------------+-------------+-----------+-------------+---------+----------+
; N/A           ; None        ; 0.299 ns  ; START       ; PS.IDLE ; CLK      ;
; N/A           ; None        ; 0.289 ns  ; TC_CNT_1    ; PS.S1   ; CLK      ;
; N/A           ; None        ; 0.019 ns  ; TC_CNT_1    ; PS.S7   ; CLK      ;
; N/A           ; None        ; 0.017 ns  ; TC_CNT_1    ; PS.S2   ; CLK      ;
; N/A           ; None        ; -0.007 ns ; START       ; PS.S1   ; CLK      ;
; N/A           ; None        ; -3.404 ns ; OUT_ROUND_7 ; PS.S6   ; CLK      ;
; N/A           ; None        ; -3.579 ns ; OUT_ROUND_7 ; PS.S7   ; CLK      ;
; N/A           ; None        ; -3.973 ns ; OUT_ROUND_7 ; PS.S2   ; CLK      ;
+---------------+-------------+-----------+-------------+---------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Tue Apr 23 18:33:11 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off CU -c CU --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLK" is an undefined clock
Info: Clock "CLK" Internal fmax is restricted to 420.17 MHz between source register "PS.S6" and destination register "PS.S2"
    Info: fmax restricted to clock pin edge rate 2.38 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.073 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y33_N25; Fanout = 3; REG Node = 'PS.S6'
            Info: 2: + IC(0.321 ns) + CELL(0.275 ns) = 0.596 ns; Loc. = LCCOMB_X19_Y33_N28; Fanout = 1; COMB Node = 'Selector2~0'
            Info: 3: + IC(0.244 ns) + CELL(0.149 ns) = 0.989 ns; Loc. = LCCOMB_X19_Y33_N14; Fanout = 1; COMB Node = 'Selector2~1'
            Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 1.073 ns; Loc. = LCFF_X19_Y33_N15; Fanout = 10; REG Node = 'PS.S2'
            Info: Total cell delay = 0.508 ns ( 47.34 % )
            Info: Total interconnect delay = 0.565 ns ( 52.66 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "CLK" to destination register is 2.682 ns
                Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'CLK'
                Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'CLK~clkctrl'
                Info: 3: + IC(1.028 ns) + CELL(0.537 ns) = 2.682 ns; Loc. = LCFF_X19_Y33_N15; Fanout = 10; REG Node = 'PS.S2'
                Info: Total cell delay = 1.536 ns ( 57.27 % )
                Info: Total interconnect delay = 1.146 ns ( 42.73 % )
            Info: - Longest clock path from clock "CLK" to source register is 2.682 ns
                Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'CLK'
                Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'CLK~clkctrl'
                Info: 3: + IC(1.028 ns) + CELL(0.537 ns) = 2.682 ns; Loc. = LCFF_X19_Y33_N25; Fanout = 3; REG Node = 'PS.S6'
                Info: Total cell delay = 1.536 ns ( 57.27 % )
                Info: Total interconnect delay = 1.146 ns ( 42.73 % )
        Info: + Micro clock to output delay of source is 0.250 ns
        Info: + Micro setup delay of destination is -0.036 ns
Info: tsu for register "PS.S2" (data pin = "OUT_ROUND_7", clock pin = "CLK") is 4.203 ns
    Info: + Longest pin to register delay is 6.921 ns
        Info: 1: + IC(0.000 ns) + CELL(0.872 ns) = 0.872 ns; Loc. = PIN_C3; Fanout = 3; PIN Node = 'OUT_ROUND_7'
        Info: 2: + IC(5.134 ns) + CELL(0.438 ns) = 6.444 ns; Loc. = LCCOMB_X19_Y33_N28; Fanout = 1; COMB Node = 'Selector2~0'
        Info: 3: + IC(0.244 ns) + CELL(0.149 ns) = 6.837 ns; Loc. = LCCOMB_X19_Y33_N14; Fanout = 1; COMB Node = 'Selector2~1'
        Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 6.921 ns; Loc. = LCFF_X19_Y33_N15; Fanout = 10; REG Node = 'PS.S2'
        Info: Total cell delay = 1.543 ns ( 22.29 % )
        Info: Total interconnect delay = 5.378 ns ( 77.71 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "CLK" to destination register is 2.682 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'CLK'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'CLK~clkctrl'
        Info: 3: + IC(1.028 ns) + CELL(0.537 ns) = 2.682 ns; Loc. = LCFF_X19_Y33_N15; Fanout = 10; REG Node = 'PS.S2'
        Info: Total cell delay = 1.536 ns ( 57.27 % )
        Info: Total interconnect delay = 1.146 ns ( 42.73 % )
Info: tco from clock "CLK" to destination pin "EN_ADDER_1" through register "PS.S2" is 9.851 ns
    Info: + Longest clock path from clock "CLK" to source register is 2.682 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'CLK'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'CLK~clkctrl'
        Info: 3: + IC(1.028 ns) + CELL(0.537 ns) = 2.682 ns; Loc. = LCFF_X19_Y33_N15; Fanout = 10; REG Node = 'PS.S2'
        Info: Total cell delay = 1.536 ns ( 57.27 % )
        Info: Total interconnect delay = 1.146 ns ( 42.73 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 6.919 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y33_N15; Fanout = 10; REG Node = 'PS.S2'
        Info: 2: + IC(0.344 ns) + CELL(0.420 ns) = 0.764 ns; Loc. = LCCOMB_X19_Y33_N18; Fanout = 1; COMB Node = 'WideOr4'
        Info: 3: + IC(3.347 ns) + CELL(2.808 ns) = 6.919 ns; Loc. = PIN_AE7; Fanout = 0; PIN Node = 'EN_ADDER_1'
        Info: Total cell delay = 3.228 ns ( 46.65 % )
        Info: Total interconnect delay = 3.691 ns ( 53.35 % )
Info: th for register "PS.IDLE" (data pin = "START", clock pin = "CLK") is 0.299 ns
    Info: + Longest clock path from clock "CLK" to destination register is 2.682 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'CLK'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'CLK~clkctrl'
        Info: 3: + IC(1.028 ns) + CELL(0.537 ns) = 2.682 ns; Loc. = LCFF_X19_Y33_N9; Fanout = 3; REG Node = 'PS.IDLE'
        Info: Total cell delay = 1.536 ns ( 57.27 % )
        Info: Total interconnect delay = 1.146 ns ( 42.73 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 2.649 ns
        Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 2; PIN Node = 'START'
        Info: 2: + IC(1.436 ns) + CELL(0.150 ns) = 2.565 ns; Loc. = LCCOMB_X19_Y33_N8; Fanout = 1; COMB Node = 'Selector0~0'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.649 ns; Loc. = LCFF_X19_Y33_N9; Fanout = 3; REG Node = 'PS.IDLE'
        Info: Total cell delay = 1.213 ns ( 45.79 % )
        Info: Total interconnect delay = 1.436 ns ( 54.21 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 189 megabytes
    Info: Processing ended: Tue Apr 23 18:33:12 2019
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


