Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Wed Oct 24 21:14:34 2018
| Host         : KPERSM7467 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_csy_core_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_csy_core_0_0 (fh-joanneum.local:user:csy_core:1.0) from (Rev. 3) to (Rev. 4)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Wed Oct 24 21:12:01 2018
| Host         : KPERSM7467 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_csy_core_0_0'

1. Summary
----------

SUCCESS in the conversion of system_csy_core_0_0 (fh-joanneum.local:user:csy_core:1.0 (Rev. 3)) to Vivado generation flows.






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Wed Oct 24 21:10:26 2018
| Host         : KPERSM7467 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_csy_core_0_0'

1. Summary
----------

SUCCESS in the conversion of system_csy_core_0_0 (fh-joanneum.local:user:csy_core:1.0 (Rev. 3)) to Vivado generation flows.






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Wed Oct 24 19:19:33 2018
| Host         : KPERSM7467 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_csy_core_0_0'

1. Summary
----------

SUCCESS in the conversion of system_csy_core_0_0 (fh-joanneum.local:user:csy_core:1.0 (Rev. 3)) to Vivado generation flows.






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Wed Oct 24 18:23:58 2018
| Host         : KPERSM7467 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_csy_core_0_0'

1. Summary
----------

SUCCESS in the conversion of system_csy_core_0_0 (fh-joanneum.local:user:csy_core:1.0 (Rev. 3)) to Vivado generation flows.






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Wed Oct 24 16:57:16 2018
| Host         : KPERSM7467 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_csy_core_0_0'

1. Summary
----------

SUCCESS in the conversion of system_csy_core_0_0 (fh-joanneum.local:user:csy_core:1.0 (Rev. 3)) to Vivado generation flows.






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Wed Oct 24 12:05:16 2018
| Host         : KPERSM7467 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_csy_core_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of system_csy_core_0_0 (fh-joanneum.local:user:csy_core:1.0) from (Rev. 2) to (Rev. 3)

2. Interface Information
------------------------

Detected external interface differences while upgrading 'system_csy_core_0_0'.


-Upgrade has added interface 'clk' (xilinx.com:signal:clock:1.0)

-Upgrade has added interface 'reset' (xilinx.com:signal:reset:1.0)







Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Wed Oct 24 11:41:18 2018
| Host         : KPERSM7467 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_csy_core_0_0'

1. Summary
----------

SUCCESS in the conversion of system_csy_core_0_0 (fh-joanneum.local:user:csy_core:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Tue Oct 23 23:18:07 2018
| Host         : KPERSM7467 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_top_csy_core_0_0'

1. Summary
----------

SUCCESS in the conversion of system_top_csy_core_0_0 (fh-joanneum.local:user:top_csy_core:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Tue Oct 23 20:05:27 2018
| Host         : KPERSM7467 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_top_csy_core_0_0'

1. Summary
----------

SUCCESS in the conversion of system_top_csy_core_0_0 (fh-joanneum.local:user:top_csy_core:1.0 (Rev. 2)) to Vivado generation flows.

