r Ac0::intFlag() 00011011010010111101101011100100
r Ac0::state() 11000001011111100010111111100000
r Ac1::intFlag() 11111110010000111100010001111110
r Ac1::state() 01001011011011110100011000001000
r Ac2::intFlag() 10101000001101000000110000011011
r Ac2::state() 00101100001100001000011101000000
r Adc0::intFlag() 11110010011011000100100001010001
r Adc0::result() 478fd364286f2f50d5e15794bb48f220753762dde4fc1565aff24d35b9409132d882a905d661c4987d2a47b538e8549a9c85fd02cc02d4e697c62614c59c2745
r Adc1::intFlag() 11001000001101011010000000101101
r Adc1::result() 1248e0b46213a6f6b7855d1639def6525c9de56418a5144d813452ad67415c6a2bbf7c2adae250ef5d4637d93eb679d649e61ccb174df7e4517a3deaba5923
r PortA::Pin0::input() 10100011010111100000001111111100
r PortA::Pin1::input() 01100011101110101101000111110111
r PortA::Pin2::input() 00100011010000010101001100000111
r PortA::Pin3::input() 11101010111011000101100111000110
r PortA::Pin4::input() 10010010000010101111001011111011
r PortA::Pin5::input() 00001001110101000011100001101110
r PortA::Pin6::input() 10011100000001100011010111001101
r PortA::Pin7::input() 11000110011000010001011110111111
r PortA::input() d98af5068c09f272aad8a231b695384121e70fe28c095cfdb7bb393f1efbed6
r PortB::Pin0::input() 01001110111001001010101011101100
r PortB::Pin1::input() 10101101101111111100100001011000
r PortB::Pin2::input() 00100111011111001001111001010100
r PortB::Pin3::input() 01101110010100110011001011100100
r PortB::input() 22298ec06b1f3d86d33df7fec6f72ada9752e9dc27d46d30493f5976e3fdc0a0
r PortC::input() e92291d82e30f5ff8c45ab63a3c6b31ec8e41eb6e7d1d0b42bb13f55f508ac2
r Sleep::isEnabled() 11101101111111011100010111111011
r TcA0::compare0() 4363ff24e3eaed1356948318c7f232a114c6669fd0a3b9034a7cb76239c7697f36918b5e30c815017b797dfc28d6e190d148f3e1eeca65867e7322867ec8937e
r TcA0::compare0IntFlag() 00011111111010101110111001111110
r TcA0::compare1() 68b47a13f6f562a7a4da10c28f64b556da9dd6902585d59b346f175c7d9d1c3a30d8beb125e7d42b6557afa3dac8da7eb04a3776244290c601dfec795c7870
r TcA0::compare1IntFlag() 11001010111111100101010110101011
r TcA0::compare2() 17347342483a2b801a2aeb65af64ac81e4c6de9513d8c4a3d398f8eb9fe7aa2f436b1fc3128cda230ba29d4eef959dc48099262978bbb1481d94211e4eb5d1
r TcA0::compare2IntFlag() 11010000110101000010011110110110
r TcA0::counter() 4f632cb1d180e1196607dc7c407e6dabb90cfed4c9b70cd96457c7f33597341f7124739bba9f2f3ea8a63ca75ddf00559c83523d3986b02b1d8937ef4d2bb
r TcA0::highCompare0() 43ffe3ed5683c7321466d0b94ab73969368b30157b7d28e1d1f3ee657e227e93
r TcA0::highCompare1() 687af662a4108fb5dad625d534177d1c30be27db67a3d8deba3642c6df7978
r TcA0::highCompare2() 1773482b1aebaface4de13c4d3fb97af4b131cd3029ee59489297bb8141eb5
r TcA0::highCounter() 4f2cd1e167dc4e6bbcf4c70967c3373f747bbf2ea6375f05935d362d87ed2
r TcA0::highTop() 7418e786886bddfe8e3d2d231be52bba366fa53dec42f60afa5b58a4757b4
r TcA0::highUnderflowIntFlag() 01010011101000010110111100100000
r TcA0::lowCompare0() 6324ea139418f2a1c69fa337c62c77f915ec8179fcd69048e1ca867386c87e
r TcA0::lowCompare0IntFlag() 00011111111010101110111001111110
r TcA0::lowCompare1() b413f5a7dac264569d90859b6f5c9d3ad8b15e4255faaca747724901ec5c70
r TcA0::lowCompare1IntFlag() 11001010111111100101010110101011
r TcA0::lowCompare2() 34423a802a656481c695d8a3988efea236fc28a2bad4f9dc9628b14d9214ed1
r TcA0::lowCompare2IntFlag() 11010000110101000010011110110110
r TcA0::lowCounter() 63b1801960c77da90ed9bcd457f59411239a9f38acadd5c82398b0b193f4bb
r TcA0::lowTop() 5f35ca85a02ddd29ffa76a99f2d5e3d4cae063253417cc9c6dd7b3fe86ada
r TcA0::lowUnderflowIntFlag() 10100100111111001111110110111110
r TcA0::overflowIntFlag() 10100100111111001111110110111110
r TcA0::top() 745f1835eca78856a0882d6bdddd29feff8ea73d062d0a23991bf2e5d52be3bad436ca6fe0a635302de53c4412f7c60c9afc6a5ddb57b8a3f47e8576ab4da
r TcA0::topBuffer() d21f8722498073b9c7d8a3deade83a7c7fc05b3872654638795f97bb5ac8eff9c329d2eea0a3c2f579bc6de7ea9c9ea3a4067fcfa27e72cf42026901fcb
r Usart0::parityError() 10111000111001000111001110001111
r Usart0::rx() c19b3f728e2f2f051907b94d572f4796a3d1d1ad934337e783f9851d722b
w Ac0::enable(false) 680:ff:fe:
w Ac0::enable(true) 680:00:01:
w Ac0::hysteresis(Ac0::Hysteresis::_10mv) 680:00:02:680:ff:fb:
w Ac0::hysteresis(Ac0::Hysteresis::_25mv) 680:00:04:680:ff:fd:
w Ac0::hysteresis(Ac0::Hysteresis::_50mv) 680:00:06:
w Ac0::hysteresis(Ac0::Hysteresis::off) 680:ff:f9:
w Ac0::inputNegative(Ac0::InputNegative::dac) 682:00:03:
w Ac0::inputNegative(Ac0::InputNegative::n0) 682:ff:fc:
w Ac0::inputNegative(Ac0::InputNegative::n1) 682:00:01:682:ff:fd:
w Ac0::inputNegative(Ac0::InputNegative::vref) 682:00:02:682:ff:fe:
w Ac0::inputPositive(Ac0::InputPositive::p0) 682:ff:e7:
w Ac0::inputPositive(Ac0::InputPositive::p1) 682:00:08:682:ff:ef:
w Ac0::inputPositive(Ac0::InputPositive::p2) 682:00:10:682:ff:f7:
w Ac0::inputPositive(Ac0::InputPositive::p3) 682:00:18:
w Ac0::intFlag()
w Ac0::intFlagClear() 687:00:01:
w Ac0::outputEnable(false) 680:ff:bf:
w Ac0::outputEnable(true) 680:00:40:
w Ac0::outputInvert(false) 682:ff:7f:
w Ac0::outputInvert(true) 682:00:80:
w Ac0::state()
w Ac1::enable(false) 688:ff:fe:
w Ac1::enable(true) 688:00:01:
w Ac1::hysteresis(Ac1::Hysteresis::_10mv) 688:00:02:688:ff:fb:
w Ac1::hysteresis(Ac1::Hysteresis::_25mv) 688:00:04:688:ff:fd:
w Ac1::hysteresis(Ac1::Hysteresis::_50mv) 688:00:06:
w Ac1::hysteresis(Ac1::Hysteresis::off) 688:ff:f9:
w Ac1::inputNegative(Ac1::InputNegative::dac) 68a:00:03:
w Ac1::inputNegative(Ac1::InputNegative::n0) 68a:ff:fc:
w Ac1::inputNegative(Ac1::InputNegative::n1) 68a:00:01:68a:ff:fd:
w Ac1::inputNegative(Ac1::InputNegative::vref) 68a:00:02:68a:ff:fe:
w Ac1::inputPositive(Ac1::InputPositive::p0) 68a:ff:e7:
w Ac1::inputPositive(Ac1::InputPositive::p1) 68a:00:08:68a:ff:ef:
w Ac1::inputPositive(Ac1::InputPositive::p2) 68a:00:10:68a:ff:f7:
w Ac1::inputPositive(Ac1::InputPositive::p3) 68a:00:18:
w Ac1::intFlag()
w Ac1::intFlagClear() 68f:00:01:
w Ac1::outputEnable(false) 688:ff:bf:
w Ac1::outputEnable(true) 688:00:40:
w Ac1::outputInvert(false) 68a:ff:7f:
w Ac1::outputInvert(true) 68a:00:80:
w Ac1::state()
w Ac2::enable(false) 690:ff:fe:
w Ac2::enable(true) 690:00:01:
w Ac2::hysteresis(Ac2::Hysteresis::_10mv) 690:00:02:690:ff:fb:
w Ac2::hysteresis(Ac2::Hysteresis::_25mv) 690:00:04:690:ff:fd:
w Ac2::hysteresis(Ac2::Hysteresis::_50mv) 690:00:06:
w Ac2::hysteresis(Ac2::Hysteresis::off) 690:ff:f9:
w Ac2::inputNegative(Ac2::InputNegative::dac) 692:00:03:
w Ac2::inputNegative(Ac2::InputNegative::n0) 692:ff:fc:
w Ac2::inputNegative(Ac2::InputNegative::n1) 692:00:01:692:ff:fd:
w Ac2::inputNegative(Ac2::InputNegative::vref) 692:00:02:692:ff:fe:
w Ac2::inputPositive(Ac2::InputPositive::p0) 692:ff:e7:
w Ac2::inputPositive(Ac2::InputPositive::p1) 692:00:08:692:ff:ef:
w Ac2::inputPositive(Ac2::InputPositive::p2) 692:00:10:692:ff:f7:
w Ac2::inputPositive(Ac2::InputPositive::p3) 692:00:18:
w Ac2::intFlag()
w Ac2::intFlagClear() 697:00:01:
w Ac2::outputEnable(false) 690:ff:bf:
w Ac2::outputEnable(true) 690:00:40:
w Ac2::outputInvert(false) 692:ff:7f:
w Ac2::outputInvert(true) 692:00:80:
w Ac2::state()
w Adc0::channel(Adc0::Channel::adc0) 606:ff:e0:
w Adc0::channel(Adc0::Channel::adc1) 606:00:01:606:ff:e1:
w Adc0::channel(Adc0::Channel::adc2) 606:00:02:606:ff:e2:
w Adc0::channel(Adc0::Channel::adc3) 606:00:03:606:ff:e3:
w Adc0::channel(Adc0::Channel::adc4) 606:00:04:606:ff:e4:
w Adc0::channel(Adc0::Channel::adc5) 606:00:05:606:ff:e5:
w Adc0::channel(Adc0::Channel::adc6) 606:00:06:606:ff:e6:
w Adc0::channel(Adc0::Channel::adc7) 606:00:07:606:ff:e7:
w Adc0::channel(Adc0::Channel::gnd) 606:00:1f:
w Adc0::channel(Adc0::Channel::internal) 606:00:1d:606:ff:fd:
w Adc0::channel(Adc0::Channel::temperature) 606:00:1e:606:ff:fe:
w Adc0::enable(false) 600:ff:fe:
w Adc0::enable(true) 600:00:01:
w Adc0::freeRunning(false) 600:ff:fd:
w Adc0::freeRunning(true) 600:00:02:
w Adc0::intEnable(false) 60a:ff:fe:
w Adc0::intEnable(true) 60a:00:01:
w Adc0::intFlag()
w Adc0::intFlagClear() 60b:00:01:60b:ff:01:
w Adc0::prescaler(Adc0::Prescaler::div128) 602:00:06:602:ff:fe:
w Adc0::prescaler(Adc0::Prescaler::div16) 602:00:03:602:ff:fb:
w Adc0::prescaler(Adc0::Prescaler::div2) 602:ff:f8:
w Adc0::prescaler(Adc0::Prescaler::div32) 602:00:04:602:ff:fc:
w Adc0::prescaler(Adc0::Prescaler::div4) 602:00:01:602:ff:f9:
w Adc0::prescaler(Adc0::Prescaler::div64) 602:00:05:602:ff:fd:
w Adc0::prescaler(Adc0::Prescaler::div8) 602:00:02:602:ff:fa:
w Adc0::reference(Adc0::Reference::internal) 602:ff:cf:
w Adc0::reference(Adc0::Reference::vdd) 602:00:10:602:ff:df:
w Adc0::result()
w Adc0::start() 608:00:01:
w Adc0::triggerEnable(false) 609:ff:fe:
w Adc0::triggerEnable(true) 609:00:01:
w Adc1::channel(Adc1::Channel::adc0) 646:ff:e0:
w Adc1::channel(Adc1::Channel::adc1) 646:00:01:646:ff:e1:
w Adc1::channel(Adc1::Channel::adc2) 646:00:02:646:ff:e2:
w Adc1::channel(Adc1::Channel::adc3) 646:00:03:646:ff:e3:
w Adc1::channel(Adc1::Channel::gnd) 646:00:1f:
w Adc1::channel(Adc1::Channel::internal) 646:00:1d:646:ff:fd:
w Adc1::channel(Adc1::Channel::temperature) 646:00:1e:646:ff:fe:
w Adc1::enable(false) 640:ff:fe:
w Adc1::enable(true) 640:00:01:
w Adc1::freeRunning(false) 640:ff:fd:
w Adc1::freeRunning(true) 640:00:02:
w Adc1::intEnable(false) 64a:ff:fe:
w Adc1::intEnable(true) 64a:00:01:
w Adc1::intFlag()
w Adc1::intFlagClear() 64b:00:01:64b:ff:01:
w Adc1::prescaler(Adc1::Prescaler::div128) 642:00:06:642:ff:fe:
w Adc1::prescaler(Adc1::Prescaler::div16) 642:00:03:642:ff:fb:
w Adc1::prescaler(Adc1::Prescaler::div2) 642:ff:f8:
w Adc1::prescaler(Adc1::Prescaler::div32) 642:00:04:642:ff:fc:
w Adc1::prescaler(Adc1::Prescaler::div4) 642:00:01:642:ff:f9:
w Adc1::prescaler(Adc1::Prescaler::div64) 642:00:05:642:ff:fd:
w Adc1::prescaler(Adc1::Prescaler::div8) 642:00:02:642:ff:fa:
w Adc1::reference(Adc1::Reference::internal) 642:ff:cf:
w Adc1::reference(Adc1::Reference::vdd) 642:00:10:642:ff:df:
w Adc1::result()
w Adc1::start() 648:00:01:
w Adc1::triggerEnable(false) 649:ff:fe:
w Adc1::triggerEnable(true) 649:00:01:
w Clock::lock() 34:00:d8:62:00:01:34:ff:d8:62:ff:01:
w Clock::prescaler(Clock::Prescaler::div10) 34:00:d8:61:00:12:34:ff:d8:61:ff:13:
w Clock::prescaler(Clock::Prescaler::div12) 34:00:d8:61:00:14:34:ff:d8:61:ff:15:
w Clock::prescaler(Clock::Prescaler::div16) 34:00:d8:61:00:06:34:ff:d8:61:ff:07:
w Clock::prescaler(Clock::Prescaler::div2) 34:00:d8:34:ff:d8:61:ff:01:
w Clock::prescaler(Clock::Prescaler::div24) 34:00:d8:61:00:16:34:ff:d8:61:ff:17:
w Clock::prescaler(Clock::Prescaler::div32) 34:00:d8:61:00:08:34:ff:d8:61:ff:09:
w Clock::prescaler(Clock::Prescaler::div4) 34:00:d8:61:00:02:34:ff:d8:61:ff:03:
w Clock::prescaler(Clock::Prescaler::div48) 34:00:d8:61:00:18:34:ff:d8:61:ff:19:
w Clock::prescaler(Clock::Prescaler::div6) 34:00:d8:61:00:10:34:ff:d8:61:ff:11:
w Clock::prescaler(Clock::Prescaler::div64) 34:00:d8:61:00:0a:34:ff:d8:61:ff:0b:
w Clock::prescaler(Clock::Prescaler::div8) 34:00:d8:61:00:04:34:ff:d8:61:ff:05:
w Clock::prescalerEnable(false) 34:00:d8:34:ff:d8:61:ff:1e:
w Clock::prescalerEnable(true) 34:00:d8:61:00:01:34:ff:d8:61:ff:1f:
w Clock::source(Clock::Source::external) 34:00:d8:60:00:03:34:ff:d8:60:ff:03:
w Clock::source(Clock::Source::internal16M20M) 34:00:d8:34:ff:d8:60:ff:00:
w Clock::source(Clock::Source::internal32K) 34:00:d8:60:00:01:34:ff:d8:60:ff:01:
w Dac0::data(0x12) 6a1:00:12:6a1:ff:12:
w Dac0::enable(false) 6a0:ff:fe:
w Dac0::enable(true) 6a0:00:01:
w Dac0::outputEnable(false) 6a0:ff:bf:
w Dac0::outputEnable(true) 6a0:00:40:
w Dac1::data(0x12) 6a1:00:12:6a1:ff:12:
w Dac1::enable(false) 6a8:ff:fe:
w Dac1::enable(true) 6a8:00:01:
w Dac1::outputEnable(false) 6a8:ff:bf:
w Dac1::outputEnable(true) 6a8:00:40:
w Dac2::data(0x12) 6a1:00:12:6a1:ff:12:
w Dac2::enable(false) 6b0:ff:fe:
w Dac2::enable(true) 6b0:00:01:
w Dac2::outputEnable(false) 6b0:ff:bf:
w Dac2::outputEnable(true) 6b0:00:40:
w PortA::Pin0::direction(Pin::Direction::input) 00:ff:fe:
w PortA::Pin0::direction(Pin::Direction::output) 00:00:01:
w PortA::Pin0::input()
w PortA::Pin0::output(Pin::Value::high) 01:00:01:
w PortA::Pin0::output(Pin::Value::low) 01:ff:fe:
w PortA::Pin0::outputToggle() 407:00:01:407:ff:01:
w PortA::Pin0::pullup(false) 410:ff:f7:
w PortA::Pin0::pullup(true) 410:00:08:
w PortA::Pin1::direction(Pin::Direction::input) 00:ff:fd:
w PortA::Pin1::direction(Pin::Direction::output) 00:00:02:
w PortA::Pin1::input()
w PortA::Pin1::output(Pin::Value::high) 01:00:02:
w PortA::Pin1::output(Pin::Value::low) 01:ff:fd:
w PortA::Pin1::outputToggle() 407:00:02:407:ff:02:
w PortA::Pin1::pullup(false) 411:ff:f7:
w PortA::Pin1::pullup(true) 411:00:08:
w PortA::Pin2::direction(Pin::Direction::input) 00:ff:fb:
w PortA::Pin2::direction(Pin::Direction::output) 00:00:04:
w PortA::Pin2::input()
w PortA::Pin2::output(Pin::Value::high) 01:00:04:
w PortA::Pin2::output(Pin::Value::low) 01:ff:fb:
w PortA::Pin2::outputToggle() 407:00:04:407:ff:04:
w PortA::Pin2::pullup(false) 412:ff:f7:
w PortA::Pin2::pullup(true) 412:00:08:
w PortA::Pin3::direction(Pin::Direction::input) 00:ff:f7:
w PortA::Pin3::direction(Pin::Direction::output) 00:00:08:
w PortA::Pin3::input()
w PortA::Pin3::output(Pin::Value::high) 01:00:08:
w PortA::Pin3::output(Pin::Value::low) 01:ff:f7:
w PortA::Pin3::outputToggle() 407:00:08:407:ff:08:
w PortA::Pin3::pullup(false) 413:ff:f7:
w PortA::Pin3::pullup(true) 413:00:08:
w PortA::Pin4::direction(Pin::Direction::input) 00:ff:ef:
w PortA::Pin4::direction(Pin::Direction::output) 00:00:10:
w PortA::Pin4::input()
w PortA::Pin4::output(Pin::Value::high) 01:00:10:
w PortA::Pin4::output(Pin::Value::low) 01:ff:ef:
w PortA::Pin4::outputToggle() 407:00:10:407:ff:10:
w PortA::Pin4::pullup(false) 414:ff:f7:
w PortA::Pin4::pullup(true) 414:00:08:
w PortA::Pin5::direction(Pin::Direction::input) 00:ff:df:
w PortA::Pin5::direction(Pin::Direction::output) 00:00:20:
w PortA::Pin5::input()
w PortA::Pin5::output(Pin::Value::high) 01:00:20:
w PortA::Pin5::output(Pin::Value::low) 01:ff:df:
w PortA::Pin5::outputToggle() 407:00:20:407:ff:20:
w PortA::Pin5::pullup(false) 415:ff:f7:
w PortA::Pin5::pullup(true) 415:00:08:
w PortA::Pin6::direction(Pin::Direction::input) 00:ff:bf:
w PortA::Pin6::direction(Pin::Direction::output) 00:00:40:
w PortA::Pin6::input()
w PortA::Pin6::output(Pin::Value::high) 01:00:40:
w PortA::Pin6::output(Pin::Value::low) 01:ff:bf:
w PortA::Pin6::outputToggle() 407:00:40:407:ff:40:
w PortA::Pin6::pullup(false) 416:ff:f7:
w PortA::Pin6::pullup(true) 416:00:08:
w PortA::Pin7::direction(Pin::Direction::input) 00:ff:7f:
w PortA::Pin7::direction(Pin::Direction::output) 00:00:80:
w PortA::Pin7::input()
w PortA::Pin7::output(Pin::Value::high) 01:00:80:
w PortA::Pin7::output(Pin::Value::low) 01:ff:7f:
w PortA::Pin7::outputToggle() 407:00:80:407:ff:80:
w PortA::Pin7::pullup(false) 417:ff:f7:
w PortA::Pin7::pullup(true) 417:00:08:
w PortA::direction(0x12) 00:00:12:00:ff:12:
w PortA::input()
w PortA::output(0x12) 01:00:12:01:ff:12:
w PortA::outputToggle(0x12) 407:00:12:407:ff:12:
w PortB::Pin0::direction(Pin::Direction::input) 04:ff:fe:
w PortB::Pin0::direction(Pin::Direction::output) 04:00:01:
w PortB::Pin0::input()
w PortB::Pin0::output(Pin::Value::high) 05:00:01:
w PortB::Pin0::output(Pin::Value::low) 05:ff:fe:
w PortB::Pin0::outputToggle() 427:00:01:427:ff:01:
w PortB::Pin0::pullup(false) 430:ff:f7:
w PortB::Pin0::pullup(true) 430:00:08:
w PortB::Pin1::direction(Pin::Direction::input) 04:ff:fd:
w PortB::Pin1::direction(Pin::Direction::output) 04:00:02:
w PortB::Pin1::input()
w PortB::Pin1::output(Pin::Value::high) 05:00:02:
w PortB::Pin1::output(Pin::Value::low) 05:ff:fd:
w PortB::Pin1::outputToggle() 427:00:02:427:ff:02:
w PortB::Pin1::pullup(false) 431:ff:f7:
w PortB::Pin1::pullup(true) 431:00:08:
w PortB::Pin2::direction(Pin::Direction::input) 04:ff:fb:
w PortB::Pin2::direction(Pin::Direction::output) 04:00:04:
w PortB::Pin2::input()
w PortB::Pin2::output(Pin::Value::high) 05:00:04:
w PortB::Pin2::output(Pin::Value::low) 05:ff:fb:
w PortB::Pin2::outputToggle() 427:00:04:427:ff:04:
w PortB::Pin2::pullup(false) 432:ff:f7:
w PortB::Pin2::pullup(true) 432:00:08:
w PortB::Pin3::direction(Pin::Direction::input) 04:ff:f7:
w PortB::Pin3::direction(Pin::Direction::output) 04:00:08:
w PortB::Pin3::input()
w PortB::Pin3::output(Pin::Value::high) 05:00:08:
w PortB::Pin3::output(Pin::Value::low) 05:ff:f7:
w PortB::Pin3::outputToggle() 427:00:08:427:ff:08:
w PortB::Pin3::pullup(false) 433:ff:f7:
w PortB::Pin3::pullup(true) 433:00:08:
w PortB::direction(0x12) 04:00:12:04:ff:12:
w PortB::input()
w PortB::output(0x12) 05:00:12:05:ff:12:
w PortB::outputToggle(0x12) 427:00:12:427:ff:12:
w PortC::direction(0x12) 08:00:12:08:ff:12:
w PortC::input()
w PortC::output(0x12) 09:00:12:09:ff:12:
w PortC::outputToggle(0x12) 447:00:12:447:ff:12:
w Sleep::enable(false) 50:ff:fe:
w Sleep::enable(true) 50:00:01:
w Sleep::isEnabled()
w Sleep::mode(Sleep::Mode::idle) 50:ff:f9:
w Sleep::mode(Sleep::Mode::powerDown) 50:00:04:50:ff:fd:
w Sleep::mode(Sleep::Mode::standby) 50:00:02:50:ff:fb:
w TcA0::clock(TcA0::Clock::div1) a00:ff:f1:
w TcA0::clock(TcA0::Clock::div1024) a00:00:0e:
w TcA0::clock(TcA0::Clock::div16) a00:00:08:a00:ff:f9:
w TcA0::clock(TcA0::Clock::div2) a00:00:02:a00:ff:f3:
w TcA0::clock(TcA0::Clock::div256) a00:00:0c:a00:ff:fd:
w TcA0::clock(TcA0::Clock::div4) a00:00:04:a00:ff:f5:
w TcA0::clock(TcA0::Clock::div64) a00:00:0a:a00:ff:fb:
w TcA0::clock(TcA0::Clock::div8) a00:00:06:a00:ff:f7:
w TcA0::compare0()
w TcA0::compare0(0x12) a28:00:12:a28:ff:12:a29:ff:00:
w TcA0::compare0IntEnable(false) a0a:ff:ef:
w TcA0::compare0IntEnable(true) a0a:00:10:
w TcA0::compare0IntFlag()
w TcA0::compare0IntFlagClear() a0b:00:10:a0b:ff:10:
w TcA0::compare0OutputEnable(false) a01:ff:ef:
w TcA0::compare0OutputEnable(true) a01:00:10:
w TcA0::compare1()
w TcA0::compare1(0x12) a2a:00:12:a2a:ff:12:a2b:ff:00:
w TcA0::compare1IntEnable(false) a0a:ff:df:
w TcA0::compare1IntEnable(true) a0a:00:20:
w TcA0::compare1IntFlag()
w TcA0::compare1IntFlagClear() a0b:00:20:a0b:ff:20:
w TcA0::compare1OutputEnable(false) a01:ff:df:
w TcA0::compare1OutputEnable(true) a01:00:20:
w TcA0::compare2()
w TcA0::compare2(0x12) a2c:00:12:a2c:ff:12:a2d:ff:00:
w TcA0::compare2IntEnable(false) a0a:ff:bf:
w TcA0::compare2IntEnable(true) a0a:00:40:
w TcA0::compare2IntFlag()
w TcA0::compare2IntFlagClear() a0b:00:40:a0b:ff:40:
w TcA0::compare2OutputEnable(false) a01:ff:bf:
w TcA0::compare2OutputEnable(true) a01:00:40:
w TcA0::counter()
w TcA0::counter(0x12) a20:00:12:a20:ff:12:a21:ff:00:
w TcA0::enable(false) a00:ff:fe:
w TcA0::enable(true) a00:00:01:
w TcA0::highCompare0()
w TcA0::highCompare0(0x12) a29:00:12:a29:ff:12:
w TcA0::highCompare0OutputEnable(false) a01:ff:ef:
w TcA0::highCompare0OutputEnable(true) a01:00:10:
w TcA0::highCompare1()
w TcA0::highCompare1(0x12) a2b:00:12:a2b:ff:12:
w TcA0::highCompare1OutputEnable(false) a01:ff:df:
w TcA0::highCompare1OutputEnable(true) a01:00:20:
w TcA0::highCompare2()
w TcA0::highCompare2(0x12) a2d:00:12:a2d:ff:12:
w TcA0::highCompare2OutputEnable(false) a01:ff:bf:
w TcA0::highCompare2OutputEnable(true) a01:00:40:
w TcA0::highCounter()
w TcA0::highCounter(0x12) a21:00:12:a21:ff:12:
w TcA0::highTop()
w TcA0::highTop(0x12) a27:00:12:a27:ff:12:
w TcA0::highUnderflowIntEnable(false) a0a:ff:fd:
w TcA0::highUnderflowIntEnable(true) a0a:00:02:
w TcA0::highUnderflowIntFlag()
w TcA0::highUnderflowIntFlagClear() a0b:00:02:a0b:ff:02:
w TcA0::lowCompare0()
w TcA0::lowCompare0(0x12) a28:00:12:a28:ff:12:
w TcA0::lowCompare0IntEnable(false) a0a:ff:ef:
w TcA0::lowCompare0IntEnable(true) a0a:00:10:
w TcA0::lowCompare0IntFlag()
w TcA0::lowCompare0IntFlagClear() a0b:00:10:a0b:ff:10:
w TcA0::lowCompare0OutputEnable(false) a01:ff:fe:
w TcA0::lowCompare0OutputEnable(true) a01:00:01:
w TcA0::lowCompare1()
w TcA0::lowCompare1(0x12) a2a:00:12:a2a:ff:12:
w TcA0::lowCompare1IntEnable(false) a0a:ff:df:
w TcA0::lowCompare1IntEnable(true) a0a:00:20:
w TcA0::lowCompare1IntFlag()
w TcA0::lowCompare1IntFlagClear() a0b:00:20:a0b:ff:20:
w TcA0::lowCompare1OutputEnable(false) a01:ff:fd:
w TcA0::lowCompare1OutputEnable(true) a01:00:02:
w TcA0::lowCompare2()
w TcA0::lowCompare2(0x12) a2c:00:12:a2c:ff:12:
w TcA0::lowCompare2IntEnable(false) a0a:ff:bf:
w TcA0::lowCompare2IntEnable(true) a0a:00:40:
w TcA0::lowCompare2IntFlag()
w TcA0::lowCompare2IntFlagClear() a0b:00:40:a0b:ff:40:
w TcA0::lowCompare2OutputEnable(false) a01:ff:fb:
w TcA0::lowCompare2OutputEnable(true) a01:00:04:
w TcA0::lowCounter()
w TcA0::lowCounter(0x12) a20:00:12:a20:ff:12:
w TcA0::lowTop()
w TcA0::lowTop(0x12) a26:00:12:a26:ff:12:
w TcA0::lowUnderflowIntEnable(false) a0a:ff:fe:
w TcA0::lowUnderflowIntEnable(true) a0a:00:01:
w TcA0::lowUnderflowIntFlag()
w TcA0::lowUnderflowIntFlagClear() a0b:00:01:a0b:ff:01:
w TcA0::overflowIntEnable(false) a0a:ff:fe:
w TcA0::overflowIntEnable(true) a0a:00:01:
w TcA0::overflowIntFlag()
w TcA0::overflowIntFlagClear() a0b:00:01:a0b:ff:01:
w TcA0::splitModeEnable(false) a03:ff:fe:
w TcA0::splitModeEnable(true) a03:00:01:
w TcA0::top()
w TcA0::top(0x12) a26:00:12:a26:ff:12:a27:ff:00:
w TcA0::topBuffer()
w TcA0::topBuffer(0x12) a36:00:12:a36:ff:12:a37:ff:00:
w TcA0::waveform(TcA0::Waveform::dualSlopePwmOverflowBoth) a01:00:06:a01:ff:fe:
w TcA0::waveform(TcA0::Waveform::dualSlopePwmOverflowBottom) a01:00:07:
w TcA0::waveform(TcA0::Waveform::dualSlopePwmOverflowTop) a01:00:05:a01:ff:fd:
w TcA0::waveform(TcA0::Waveform::frequency) a01:00:01:a01:ff:f9:
w TcA0::waveform(TcA0::Waveform::normal) a01:ff:f8:
w TcA0::waveform(TcA0::Waveform::singleSlopePwm) a01:00:03:a01:ff:fb:
w Usart0::baud(0x1234) 808:00:34:809:00:12:808:ff:34:809:ff:12:
w Usart0::baudMode(Usart0::BaudMode::doubleSpeed) 806:00:02:806:ff:fb:
w Usart0::baudMode(Usart0::BaudMode::genericAuto) 806:00:04:806:ff:fd:
w Usart0::baudMode(Usart0::BaudMode::linAuto) 806:00:06:
w Usart0::baudMode(Usart0::BaudMode::normal) 806:ff:f9:
w Usart0::characterSize(Usart0::CharacterSize::size5) 807:ff:f8:
w Usart0::characterSize(Usart0::CharacterSize::size6) 807:00:01:807:ff:f9:
w Usart0::characterSize(Usart0::CharacterSize::size7) 807:00:02:807:ff:fa:
w Usart0::characterSize(Usart0::CharacterSize::size8) 807:00:03:807:ff:fb:
w Usart0::characterSize(Usart0::CharacterSize::size9) 807:00:06:807:ff:fe:
w Usart0::dataRegisterEmptyIntEnable(false) 805:ff:df:
w Usart0::dataRegisterEmptyIntEnable(true) 805:00:20:
w Usart0::enableAlternatePins(false) 201:ff:fe:
w Usart0::enableAlternatePins(true) 201:00:01:
w Usart0::mode(Usart0::Mode::asynchronous) 807:ff:3f:
w Usart0::mode(Usart0::Mode::masterSpi) 807:00:c0:
w Usart0::mode(Usart0::Mode::synchronous) 807:00:40:807:ff:7f:
w Usart0::multiprocessorCummunicationMode(false) 806:ff:fe:
w Usart0::multiprocessorCummunicationMode(true) 806:00:01:
w Usart0::parity(Usart0::Parity::disabled) 807:ff:cf:
w Usart0::parity(Usart0::Parity::even) 807:00:20:807:ff:ef:
w Usart0::parity(Usart0::Parity::odd) 807:00:30:
w Usart0::parityError()
w Usart0::receiverEnable(false) 806:ff:7f:
w Usart0::receiverEnable(true) 806:00:80:
w Usart0::rx()
w Usart0::rxCompleteIntEnable(false) 805:ff:7f:
w Usart0::rxCompleteIntEnable(true) 805:00:80:
w Usart0::stopBits(Usart0::StopBits::bits1) 807:ff:f7:
w Usart0::stopBits(Usart0::StopBits::bits2) 807:00:08:
w Usart0::transmitterEnable(false) 806:ff:bf:
w Usart0::transmitterEnable(true) 806:00:40:
w Usart0::tx(0x12) 802:00:12:802:ff:12:
w Usart0::txCompleteIntEnable(false) 805:ff:bf:
w Usart0::txCompleteIntEnable(true) 805:00:40:
w Vref0::voltage(Vref0::Voltage::v0_55) a0:ff:f8:
w Vref0::voltage(Vref0::Voltage::v1_1) a0:00:01:a0:ff:f9:
w Vref0::voltage(Vref0::Voltage::v1_5) a0:00:04:a0:ff:fc:
w Vref0::voltage(Vref0::Voltage::v2_5) a0:00:02:a0:ff:fa:
w Vref0::voltage(Vref0::Voltage::v4_3) a0:00:03:a0:ff:fb:
w Vref1::voltage(Vref1::Voltage::v0_55) a0:ff:8f:
w Vref1::voltage(Vref1::Voltage::v1_1) a0:00:10:a0:ff:9f:
w Vref1::voltage(Vref1::Voltage::v1_5) a0:00:40:a0:ff:cf:
w Vref1::voltage(Vref1::Voltage::v2_5) a0:00:20:a0:ff:af:
w Vref1::voltage(Vref1::Voltage::v4_3) a0:00:30:a0:ff:bf:
w Vref2::voltage(Vref2::Voltage::v0_55) a2:ff:f8:
w Vref2::voltage(Vref2::Voltage::v1_1) a2:00:01:a2:ff:f9:
w Vref2::voltage(Vref2::Voltage::v1_5) a2:00:04:a2:ff:fc:
w Vref2::voltage(Vref2::Voltage::v2_5) a2:00:02:a2:ff:fa:
w Vref2::voltage(Vref2::Voltage::v4_3) a2:00:03:a2:ff:fb:
w Vref3::voltage(Vref3::Voltage::v0_55) a2:ff:8f:
w Vref3::voltage(Vref3::Voltage::v1_1) a2:00:10:a2:ff:9f:
w Vref3::voltage(Vref3::Voltage::v1_5) a2:00:40:a2:ff:cf:
w Vref3::voltage(Vref3::Voltage::v2_5) a2:00:20:a2:ff:af:
w Vref3::voltage(Vref3::Voltage::v4_3) a2:00:30:a2:ff:bf:
w Vref4::voltage(Vref4::Voltage::v0_55) a3:ff:f8:
w Vref4::voltage(Vref4::Voltage::v1_1) a3:00:01:a3:ff:f9:
w Vref4::voltage(Vref4::Voltage::v1_5) a3:00:04:a3:ff:fc:
w Vref4::voltage(Vref4::Voltage::v2_5) a3:00:02:a3:ff:fa:
w Vref4::voltage(Vref4::Voltage::v4_3) a3:00:03:a3:ff:fb:
