

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-491804a8eb58edd409e9acee98fd6b77ca87af6c_modified_10.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:1:128:256,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      80 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   60 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    0 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    0 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=4:RCD=14:RAS=33:RP=14:RC=47: CL=14:WL=2:CDLR=3:WR=12:nbkgrp=4:CCDL=2:RTPL=4 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    2 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1200.0:1200.0:1200.0:1000.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap sizef3092180f6c2c33e143a9dca977d86d1  /mnt/users/ssd1/homes/akkamath/gpgpu-sim_distribution/precompiled_bin/bs
Extracting PTX file and ptxas options    1: bs.1.sm_86.ptx -arch=sm_86  -maxrregcount=16 
 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     4 # minimal delay between activation of rows in different banks
RCD                                    14 # row to column delay
RAS                                    33 # time needed to activate row
RP                                     14 # time needed to precharge (deactivate) row
RC                                     47 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     14 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    4 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 64
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e2000 	high:20 low:13
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001c0ff 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000002000
GPGPU-Sim uArch: clock freqs: 1200000000.000000:1200000000.000000:1200000000.000000:1000000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000083333333333:0.00000000083333333333:0.00000000083333333333:0.00000000100000000000
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /mnt/users/ssd1/homes/akkamath/gpgpu-sim_distribution/precompiled_bin/bs
self exe links to: /mnt/users/ssd1/homes/akkamath/gpgpu-sim_distribution/precompiled_bin/bs
11.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /mnt/users/ssd1/homes/akkamath/gpgpu-sim_distribution/precompiled_bin/bs
Running md5sum using "md5sum /mnt/users/ssd1/homes/akkamath/gpgpu-sim_distribution/precompiled_bin/bs "
self exe links to: /mnt/users/ssd1/homes/akkamath/gpgpu-sim_distribution/precompiled_bin/bs
Extracting specific PTX file named bs.1.sm_86.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z15BlackScholesGPUP6float2S0_S0_S0_S0_S0_S0_i : hostFun 0x0x40331f, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing bs.1.sm_86.ptx
GPGPU-Sim PTX: instruction assembly for function '_Z15BlackScholesGPUP6float2S0_S0_S0_S0_S0_S0_i'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file bs.1.sm_86.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from bs.1.sm_86.ptx
GPGPU-Sim PTX: Kernel '_Z15BlackScholesGPUP6float2S0_S0_S0_S0_S0_S0_i' : regs=34, lmem=0, smem=0, cmem=412
[../precompiled_bin/bs] - Starting...
Initializing data...
...allocating CPU memory for options.
...allocating GPU memory for options.
...generating input data in CPU mem.
...copying input data to GPU mem.
Data init done.

Executing Black-Scholes GPU kernel (1 iterations)...
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe593766c0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe593766b8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe593766b0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe593766a8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe593766a0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe59376698..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe59376690..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe593766e8..

GPGPU-Sim PTX: cudaLaunch for 0x0x40331f (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z15BlackScholesGPUP6float2S0_S0_S0_S0_S0_S0_i'...
GPGPU-Sim PTX: Finding dominators for '_Z15BlackScholesGPUP6float2S0_S0_S0_S0_S0_S0_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z15BlackScholesGPUP6float2S0_S0_S0_S0_S0_S0_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z15BlackScholesGPUP6float2S0_S0_S0_S0_S0_S0_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z15BlackScholesGPUP6float2S0_S0_S0_S0_S0_S0_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z15BlackScholesGPUP6float2S0_S0_S0_S0_S0_S0_i'...
GPGPU-Sim PTX: reconvergence points for _Z15BlackScholesGPUP6float2S0_S0_S0_S0_S0_S0_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x070 (bs.1.sm_86.ptx:47) @%p1 bra $L__BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x920 (bs.1.sm_86.ptx:334) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x218 (bs.1.sm_86.ptx:101) @%p3 bra $L__BB0_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x230 (bs.1.sm_86.ptx:107) setp.eq.f32 %p4, %f6, 0f00000000;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x610 (bs.1.sm_86.ptx:231) @%p8 bra $L__BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x628 (bs.1.sm_86.ptx:237) ld.param.u64 %rd32, [_Z15BlackScholesGPUP6float2S0_S0_S0_S0_S0_S0_i_param_1];
GPGPU-Sim PTX: ... end of reconvergence points for _Z15BlackScholesGPUP6float2S0_S0_S0_S0_S0_S0_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z15BlackScholesGPUP6float2S0_S0_S0_S0_S0_S0_i'.
GPGPU-Sim PTX: pushing kernel '_Z15BlackScholesGPUP6float2S0_S0_S0_S0_S0_S0_i' to stream 0, gridDim= (39063,1,1) blockDim = (128,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z15BlackScholesGPUP6float2S0_S0_S0_S0_S0_S0_i'
GPGPU-Sim uArch: CTA/core = 14, limited by: regs
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z15BlackScholesGPUP6float2S0_S0_S0_S0_S0_S0_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z15BlackScholesGPUP6float2S0_S0_S0_S0_S0_S0_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z15BlackScholesGPUP6float2S0_S0_S0_S0_S0_S0_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z15BlackScholesGPUP6float2S0_S0_S0_S0_S0_S0_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z15BlackScholesGPUP6float2S0_S0_S0_S0_S0_S0_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z15BlackScholesGPUP6float2S0_S0_S0_S0_S0_S0_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z15BlackScholesGPUP6float2S0_S0_S0_S0_S0_S0_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z15BlackScholesGPUP6float2S0_S0_S0_S0_S0_S0_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z15BlackScholesGPUP6float2S0_S0_S0_S0_S0_S0_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z15BlackScholesGPUP6float2S0_S0_S0_S0_S0_S0_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z15BlackScholesGPUP6float2S0_S0_S0_S0_S0_S0_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z15BlackScholesGPUP6float2S0_S0_S0_S0_S0_S0_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z15BlackScholesGPUP6float2S0_S0_S0_S0_S0_S0_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z15BlackScholesGPUP6float2S0_S0_S0_S0_S0_S0_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z15BlackScholesGPUP6float2S0_S0_S0_S0_S0_S0_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z15BlackScholesGPUP6float2S0_S0_S0_S0_S0_S0_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z15BlackScholesGPUP6float2S0_S0_S0_S0_S0_S0_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z15BlackScholesGPUP6float2S0_S0_S0_S0_S0_S0_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z15BlackScholesGPUP6float2S0_S0_S0_S0_S0_S0_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z15BlackScholesGPUP6float2S0_S0_S0_S0_S0_S0_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z15BlackScholesGPUP6float2S0_S0_S0_S0_S0_S0_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z15BlackScholesGPUP6float2S0_S0_S0_S0_S0_S0_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z15BlackScholesGPUP6float2S0_S0_S0_S0_S0_S0_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z15BlackScholesGPUP6float2S0_S0_S0_S0_S0_S0_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z15BlackScholesGPUP6float2S0_S0_S0_S0_S0_S0_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z15BlackScholesGPUP6float2S0_S0_S0_S0_S0_S0_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z15BlackScholesGPUP6float2S0_S0_S0_S0_S0_S0_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z15BlackScholesGPUP6float2S0_S0_S0_S0_S0_S0_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z15BlackScholesGPUP6float2S0_S0_S0_S0_S0_S0_i'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z15BlackScholesGPUP6float2S0_S0_S0_S0_S0_S0_i'
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z15BlackScholesGPUP6float2S0_S0_S0_S0_S0_S0_i'
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z15BlackScholesGPUP6float2S0_S0_S0_S0_S0_S0_i'
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z15BlackScholesGPUP6float2S0_S0_S0_S0_S0_S0_i'
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z15BlackScholesGPUP6float2S0_S0_S0_S0_S0_S0_i'
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z15BlackScholesGPUP6float2S0_S0_S0_S0_S0_S0_i'
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z15BlackScholesGPUP6float2S0_S0_S0_S0_S0_S0_i'
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z15BlackScholesGPUP6float2S0_S0_S0_S0_S0_S0_i'
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z15BlackScholesGPUP6float2S0_S0_S0_S0_S0_S0_i'
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z15BlackScholesGPUP6float2S0_S0_S0_S0_S0_S0_i'
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z15BlackScholesGPUP6float2S0_S0_S0_S0_S0_S0_i'
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z15BlackScholesGPUP6float2S0_S0_S0_S0_S0_S0_i'
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z15BlackScholesGPUP6float2S0_S0_S0_S0_S0_S0_i'
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z15BlackScholesGPUP6float2S0_S0_S0_S0_S0_S0_i'
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z15BlackScholesGPUP6float2S0_S0_S0_S0_S0_S0_i'
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z15BlackScholesGPUP6float2S0_S0_S0_S0_S0_S0_i'
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_Z15BlackScholesGPUP6float2S0_S0_S0_S0_S0_S0_i'
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_Z15BlackScholesGPUP6float2S0_S0_S0_S0_S0_S0_i'
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_Z15BlackScholesGPUP6float2S0_S0_S0_S0_S0_S0_i'
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_Z15BlackScholesGPUP6float2S0_S0_S0_S0_S0_S0_i'
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_Z15BlackScholesGPUP6float2S0_S0_S0_S0_S0_S0_i'
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_Z15BlackScholesGPUP6float2S0_S0_S0_S0_S0_S0_i'
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_Z15BlackScholesGPUP6float2S0_S0_S0_S0_S0_S0_i'
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_Z15BlackScholesGPUP6float2S0_S0_S0_S0_S0_S0_i'
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_Z15BlackScholesGPUP6float2S0_S0_S0_S0_S0_S0_i'
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_Z15BlackScholesGPUP6float2S0_S0_S0_S0_S0_S0_i'
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_Z15BlackScholesGPUP6float2S0_S0_S0_S0_S0_S0_i'
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_Z15BlackScholesGPUP6float2S0_S0_S0_S0_S0_S0_i'
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_Z15BlackScholesGPUP6float2S0_S0_S0_S0_S0_S0_i'
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_Z15BlackScholesGPUP6float2S0_S0_S0_S0_S0_S0_i'
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_Z15BlackScholesGPUP6float2S0_S0_S0_S0_S0_S0_i'
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_Z15BlackScholesGPUP6float2S0_S0_S0_S0_S0_S0_i'
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_Z15BlackScholesGPUP6float2S0_S0_S0_S0_S0_S0_i'
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_Z15BlackScholesGPUP6float2S0_S0_S0_S0_S0_S0_i'
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_Z15BlackScholesGPUP6float2S0_S0_S0_S0_S0_S0_i'
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_Z15BlackScholesGPUP6float2S0_S0_S0_S0_S0_S0_i'
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_Z15BlackScholesGPUP6float2S0_S0_S0_S0_S0_S0_i'
GPGPU-Sim uArch: Shader 67 bind to kernel 1 '_Z15BlackScholesGPUP6float2S0_S0_S0_S0_S0_S0_i'
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_Z15BlackScholesGPUP6float2S0_S0_S0_S0_S0_S0_i'
GPGPU-Sim uArch: Shader 69 bind to kernel 1 '_Z15BlackScholesGPUP6float2S0_S0_S0_S0_S0_S0_i'
GPGPU-Sim uArch: Shader 70 bind to kernel 1 '_Z15BlackScholesGPUP6float2S0_S0_S0_S0_S0_S0_i'
GPGPU-Sim uArch: Shader 71 bind to kernel 1 '_Z15BlackScholesGPUP6float2S0_S0_S0_S0_S0_S0_i'
GPGPU-Sim uArch: Shader 72 bind to kernel 1 '_Z15BlackScholesGPUP6float2S0_S0_S0_S0_S0_S0_i'
GPGPU-Sim uArch: Shader 73 bind to kernel 1 '_Z15BlackScholesGPUP6float2S0_S0_S0_S0_S0_S0_i'
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_Z15BlackScholesGPUP6float2S0_S0_S0_S0_S0_S0_i'
GPGPU-Sim uArch: Shader 75 bind to kernel 1 '_Z15BlackScholesGPUP6float2S0_S0_S0_S0_S0_S0_i'
GPGPU-Sim uArch: Shader 76 bind to kernel 1 '_Z15BlackScholesGPUP6float2S0_S0_S0_S0_S0_S0_i'
GPGPU-Sim uArch: Shader 77 bind to kernel 1 '_Z15BlackScholesGPUP6float2S0_S0_S0_S0_S0_S0_i'
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_Z15BlackScholesGPUP6float2S0_S0_S0_S0_S0_S0_i'
GPGPU-Sim uArch: Shader 79 bind to kernel 1 '_Z15BlackScholesGPUP6float2S0_S0_S0_S0_S0_S0_i'
Destroy streams for kernel 1: size 0
kernel_name = _Z15BlackScholesGPUP6float2S0_S0_S0_S0_S0_S0_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 445725
gpu_sim_insn = 1440001024
gpu_ipc =    3230.6938
gpu_tot_sim_cycle = 445725
gpu_tot_sim_insn = 1440001024
gpu_tot_ipc =    3230.6938
gpu_tot_issued_cta = 39063
gpu_occupancy = 79.7882% 
gpu_tot_occupancy = 79.7882% 
max_total_param_size = 0
gpu_stall_dramfull = 4845006
gpu_stall_icnt2sh    = 0
partiton_level_parallism =      19.6309
partiton_level_parallism_total  =      19.6309
partiton_level_parallism_util =      19.9098
partiton_level_parallism_util_total  =      19.9098
L2_BW  =     753.8280 GB/Sec
L2_BW_total  =     753.8280 GB/Sec
gpu_total_sim_rate=227201

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 180096, Miss = 105056, Miss_rate = 0.583, Pending_hits = 0, Reservation_fails = 171114
	L1D_cache_core[1]: Access = 189312, Miss = 110432, Miss_rate = 0.583, Pending_hits = 0, Reservation_fails = 164235
	L1D_cache_core[2]: Access = 189312, Miss = 110432, Miss_rate = 0.583, Pending_hits = 0, Reservation_fails = 167315
	L1D_cache_core[3]: Access = 185856, Miss = 108416, Miss_rate = 0.583, Pending_hits = 0, Reservation_fails = 172362
	L1D_cache_core[4]: Access = 175488, Miss = 102368, Miss_rate = 0.583, Pending_hits = 0, Reservation_fails = 178986
	L1D_cache_core[5]: Access = 187008, Miss = 109088, Miss_rate = 0.583, Pending_hits = 0, Reservation_fails = 169657
	L1D_cache_core[6]: Access = 187392, Miss = 109312, Miss_rate = 0.583, Pending_hits = 0, Reservation_fails = 169258
	L1D_cache_core[7]: Access = 183936, Miss = 107296, Miss_rate = 0.583, Pending_hits = 0, Reservation_fails = 177342
	L1D_cache_core[8]: Access = 183168, Miss = 106848, Miss_rate = 0.583, Pending_hits = 0, Reservation_fails = 171443
	L1D_cache_core[9]: Access = 194304, Miss = 113344, Miss_rate = 0.583, Pending_hits = 0, Reservation_fails = 156610
	L1D_cache_core[10]: Access = 174720, Miss = 101920, Miss_rate = 0.583, Pending_hits = 0, Reservation_fails = 185194
	L1D_cache_core[11]: Access = 185472, Miss = 108192, Miss_rate = 0.583, Pending_hits = 0, Reservation_fails = 166429
	L1D_cache_core[12]: Access = 185088, Miss = 107968, Miss_rate = 0.583, Pending_hits = 0, Reservation_fails = 169463
	L1D_cache_core[13]: Access = 181248, Miss = 105728, Miss_rate = 0.583, Pending_hits = 0, Reservation_fails = 175855
	L1D_cache_core[14]: Access = 195456, Miss = 114016, Miss_rate = 0.583, Pending_hits = 0, Reservation_fails = 154154
	L1D_cache_core[15]: Access = 194304, Miss = 113344, Miss_rate = 0.583, Pending_hits = 0, Reservation_fails = 160386
	L1D_cache_core[16]: Access = 188160, Miss = 109760, Miss_rate = 0.583, Pending_hits = 0, Reservation_fails = 163016
	L1D_cache_core[17]: Access = 186240, Miss = 108640, Miss_rate = 0.583, Pending_hits = 0, Reservation_fails = 169349
	L1D_cache_core[18]: Access = 198144, Miss = 115584, Miss_rate = 0.583, Pending_hits = 0, Reservation_fails = 149454
	L1D_cache_core[19]: Access = 194304, Miss = 113344, Miss_rate = 0.583, Pending_hits = 0, Reservation_fails = 156806
	L1D_cache_core[20]: Access = 188160, Miss = 109760, Miss_rate = 0.583, Pending_hits = 0, Reservation_fails = 162090
	L1D_cache_core[21]: Access = 192000, Miss = 112000, Miss_rate = 0.583, Pending_hits = 0, Reservation_fails = 160716
	L1D_cache_core[22]: Access = 184704, Miss = 107744, Miss_rate = 0.583, Pending_hits = 0, Reservation_fails = 166054
	L1D_cache_core[23]: Access = 180480, Miss = 105280, Miss_rate = 0.583, Pending_hits = 0, Reservation_fails = 179035
	L1D_cache_core[24]: Access = 185472, Miss = 108192, Miss_rate = 0.583, Pending_hits = 0, Reservation_fails = 167856
	L1D_cache_core[25]: Access = 187392, Miss = 109312, Miss_rate = 0.583, Pending_hits = 0, Reservation_fails = 166111
	L1D_cache_core[26]: Access = 188160, Miss = 109760, Miss_rate = 0.583, Pending_hits = 0, Reservation_fails = 170103
	L1D_cache_core[27]: Access = 192000, Miss = 112000, Miss_rate = 0.583, Pending_hits = 0, Reservation_fails = 158900
	L1D_cache_core[28]: Access = 182016, Miss = 106176, Miss_rate = 0.583, Pending_hits = 0, Reservation_fails = 178666
	L1D_cache_core[29]: Access = 182784, Miss = 106624, Miss_rate = 0.583, Pending_hits = 0, Reservation_fails = 169598
	L1D_cache_core[30]: Access = 188928, Miss = 110208, Miss_rate = 0.583, Pending_hits = 0, Reservation_fails = 162333
	L1D_cache_core[31]: Access = 183552, Miss = 107072, Miss_rate = 0.583, Pending_hits = 0, Reservation_fails = 167654
	L1D_cache_core[32]: Access = 189696, Miss = 110656, Miss_rate = 0.583, Pending_hits = 0, Reservation_fails = 162664
	L1D_cache_core[33]: Access = 193920, Miss = 113120, Miss_rate = 0.583, Pending_hits = 0, Reservation_fails = 157916
	L1D_cache_core[34]: Access = 190080, Miss = 110880, Miss_rate = 0.583, Pending_hits = 0, Reservation_fails = 166867
	L1D_cache_core[35]: Access = 189312, Miss = 110432, Miss_rate = 0.583, Pending_hits = 0, Reservation_fails = 165871
	L1D_cache_core[36]: Access = 189696, Miss = 110656, Miss_rate = 0.583, Pending_hits = 0, Reservation_fails = 166268
	L1D_cache_core[37]: Access = 194688, Miss = 113568, Miss_rate = 0.583, Pending_hits = 0, Reservation_fails = 153015
	L1D_cache_core[38]: Access = 192768, Miss = 112448, Miss_rate = 0.583, Pending_hits = 0, Reservation_fails = 156866
	L1D_cache_core[39]: Access = 186240, Miss = 108640, Miss_rate = 0.583, Pending_hits = 0, Reservation_fails = 167316
	L1D_cache_core[40]: Access = 188544, Miss = 109984, Miss_rate = 0.583, Pending_hits = 0, Reservation_fails = 167107
	L1D_cache_core[41]: Access = 182016, Miss = 106176, Miss_rate = 0.583, Pending_hits = 0, Reservation_fails = 175736
	L1D_cache_core[42]: Access = 188160, Miss = 109760, Miss_rate = 0.583, Pending_hits = 0, Reservation_fails = 165836
	L1D_cache_core[43]: Access = 181632, Miss = 105952, Miss_rate = 0.583, Pending_hits = 0, Reservation_fails = 175276
	L1D_cache_core[44]: Access = 193920, Miss = 113120, Miss_rate = 0.583, Pending_hits = 0, Reservation_fails = 153542
	L1D_cache_core[45]: Access = 189696, Miss = 110656, Miss_rate = 0.583, Pending_hits = 0, Reservation_fails = 159147
	L1D_cache_core[46]: Access = 194688, Miss = 113568, Miss_rate = 0.583, Pending_hits = 0, Reservation_fails = 152347
	L1D_cache_core[47]: Access = 181248, Miss = 105728, Miss_rate = 0.583, Pending_hits = 0, Reservation_fails = 174986
	L1D_cache_core[48]: Access = 186240, Miss = 108640, Miss_rate = 0.583, Pending_hits = 0, Reservation_fails = 167372
	L1D_cache_core[49]: Access = 191232, Miss = 111552, Miss_rate = 0.583, Pending_hits = 0, Reservation_fails = 161790
	L1D_cache_core[50]: Access = 182784, Miss = 106624, Miss_rate = 0.583, Pending_hits = 0, Reservation_fails = 173730
	L1D_cache_core[51]: Access = 191616, Miss = 111776, Miss_rate = 0.583, Pending_hits = 0, Reservation_fails = 162252
	L1D_cache_core[52]: Access = 190464, Miss = 111104, Miss_rate = 0.583, Pending_hits = 0, Reservation_fails = 161192
	L1D_cache_core[53]: Access = 185280, Miss = 108080, Miss_rate = 0.583, Pending_hits = 0, Reservation_fails = 166768
	L1D_cache_core[54]: Access = 187776, Miss = 109536, Miss_rate = 0.583, Pending_hits = 0, Reservation_fails = 164734
	L1D_cache_core[55]: Access = 198528, Miss = 115808, Miss_rate = 0.583, Pending_hits = 0, Reservation_fails = 153804
	L1D_cache_core[56]: Access = 180480, Miss = 105280, Miss_rate = 0.583, Pending_hits = 0, Reservation_fails = 177046
	L1D_cache_core[57]: Access = 190848, Miss = 111328, Miss_rate = 0.583, Pending_hits = 0, Reservation_fails = 162022
	L1D_cache_core[58]: Access = 185088, Miss = 107968, Miss_rate = 0.583, Pending_hits = 0, Reservation_fails = 168587
	L1D_cache_core[59]: Access = 192768, Miss = 112448, Miss_rate = 0.583, Pending_hits = 0, Reservation_fails = 161505
	L1D_cache_core[60]: Access = 186240, Miss = 108640, Miss_rate = 0.583, Pending_hits = 0, Reservation_fails = 168854
	L1D_cache_core[61]: Access = 193536, Miss = 112896, Miss_rate = 0.583, Pending_hits = 0, Reservation_fails = 154065
	L1D_cache_core[62]: Access = 190080, Miss = 110880, Miss_rate = 0.583, Pending_hits = 0, Reservation_fails = 160251
	L1D_cache_core[63]: Access = 196992, Miss = 114912, Miss_rate = 0.583, Pending_hits = 0, Reservation_fails = 151441
	L1D_cache_core[64]: Access = 193152, Miss = 112672, Miss_rate = 0.583, Pending_hits = 0, Reservation_fails = 157200
	L1D_cache_core[65]: Access = 188160, Miss = 109760, Miss_rate = 0.583, Pending_hits = 0, Reservation_fails = 165536
	L1D_cache_core[66]: Access = 175872, Miss = 102592, Miss_rate = 0.583, Pending_hits = 0, Reservation_fails = 181501
	L1D_cache_core[67]: Access = 183936, Miss = 107296, Miss_rate = 0.583, Pending_hits = 0, Reservation_fails = 168843
	L1D_cache_core[68]: Access = 185856, Miss = 108416, Miss_rate = 0.583, Pending_hits = 0, Reservation_fails = 173399
	L1D_cache_core[69]: Access = 185088, Miss = 107968, Miss_rate = 0.583, Pending_hits = 0, Reservation_fails = 170156
	L1D_cache_core[70]: Access = 183936, Miss = 107296, Miss_rate = 0.583, Pending_hits = 0, Reservation_fails = 168584
	L1D_cache_core[71]: Access = 191616, Miss = 111776, Miss_rate = 0.583, Pending_hits = 0, Reservation_fails = 159633
	L1D_cache_core[72]: Access = 181632, Miss = 105952, Miss_rate = 0.583, Pending_hits = 0, Reservation_fails = 179978
	L1D_cache_core[73]: Access = 180480, Miss = 105280, Miss_rate = 0.583, Pending_hits = 0, Reservation_fails = 175701
	L1D_cache_core[74]: Access = 182016, Miss = 106176, Miss_rate = 0.583, Pending_hits = 0, Reservation_fails = 171515
	L1D_cache_core[75]: Access = 182400, Miss = 106400, Miss_rate = 0.583, Pending_hits = 0, Reservation_fails = 175019
	L1D_cache_core[76]: Access = 189312, Miss = 110432, Miss_rate = 0.583, Pending_hits = 0, Reservation_fails = 161448
	L1D_cache_core[77]: Access = 182400, Miss = 106400, Miss_rate = 0.583, Pending_hits = 0, Reservation_fails = 172000
	L1D_cache_core[78]: Access = 190848, Miss = 111328, Miss_rate = 0.583, Pending_hits = 0, Reservation_fails = 166075
	L1D_cache_core[79]: Access = 192384, Miss = 112224, Miss_rate = 0.583, Pending_hits = 0, Reservation_fails = 156104
	L1D_total_cache_accesses = 15000000
	L1D_total_cache_misses = 8750000
	L1D_total_cache_miss_rate = 0.5833
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 13296409
	L1D_cache_data_port_util = 0.178
	L1D_cache_fill_port_util = 0.178
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6250000
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6250000
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 10195192
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2500000
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3101217
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 12500000
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2500000

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 10195192
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 3101217
ctas_completed 39063, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 
distro:
9826, 9826, 9826, 9826, 9537, 9537, 9537, 9537, 9537, 9537, 9537, 9537, 9537, 9537, 9537, 9537, 9826, 9826, 9826, 9826, 9826, 9826, 9826, 9826, 9826, 9826, 9826, 9826, 9826, 9826, 9826, 9826, 9537, 9537, 9537, 9537, 9537, 9537, 9537, 9537, 9826, 9826, 9826, 9826, 9826, 9826, 9826, 9826, 9248, 9248, 9248, 9248, 9826, 9826, 9826, 9826, 
gpgpu_n_tot_thrd_icount = 1445001024
gpgpu_n_tot_w_icount = 45156282
gpgpu_n_stall_shd_mem = 26149506
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6250000
gpgpu_n_mem_write_global = 2500000
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 50000000
gpgpu_n_store_insn = 10000000
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 40000384
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 26149506
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:72993049	W0_Idle:368138	W0_Scoreboard:21902443	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:45156282
single_issue_nums: WS0:11289207	WS1:11289207	WS2:11288934	WS3:11288934	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 50000000 {8:6250000,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 100000000 {40:2500000,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 250000000 {40:6250000,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 20000000 {8:2500000,}
maxmflatency = 11472 
max_icnt2mem_latency = 10512 
maxmrqlatency = 1275 
max_icnt2sh_latency = 828 
averagemflatency = 2542 
avg_icnt2mem_latency = 1995 
avg_mrq_latency = 107 
avg_icnt2sh_latency = 32 
mrq_lat_table:387621 	302954 	274031 	368711 	571767 	1616963 	1290631 	1196382 	765856 	77776 	30 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	61220 	156762 	666028 	2403990 	4493160 	966359 	2481 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	122152 	86918 	85670 	144550 	337288 	1193351 	2838224 	3519476 	421701 	670 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	3676505 	1012134 	827738 	867016 	936052 	860167 	471444 	85381 	13563 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	5 	2 	4 	26 	839 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        56        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        56        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        56        64        64        64        56        56        64        64        64        64        64        56        64        64        64        56 
dram[3]:        59        64        64        64        56        64        64        64        64        56        64        64        64        64        56        56 
dram[4]:        64        64        56        64        56        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        59        64        64        56        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        56        64        64        56        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        56        56        64        56        64        64        64        64        64        64        64        64        64        56        64 
dram[10]:        64        64        64        64        64        56        64        64        64        64        64        64        64        64        64        56 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        56        64 
dram[12]:        64        64        64        64        64        56        64        64        64        64        64        64        64        64        64        64 
dram[13]:        64        64        64        57        64        56        64        64        64        64        64        64        64        64        64        64 
dram[14]:        64        64        64        64        64        56        64        64        56        64        64        64        64        64        56        56 
dram[15]:        64        64        64        64        59        56        64        64        64        64        64        64        64        64        64        56 
dram[16]:        64        64        64        64        56        56        64        64        64        64        64        64        64        64        64        64 
dram[17]:        64        56        64        56        56        56        64        64        64        64        64        64        64        64        64        64 
dram[18]:        64        56        64        64        64        64        64        64        64        64        64        64        64        64        64        56 
dram[19]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[20]:        64        56        56        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[21]:        64        64        64        63        64        57        64        64        64        64        64        64        64        64        64        64 
dram[22]:        64        56        56        64        64        56        64        64        64        64        64        64        64        64        64        64 
dram[23]:        64        64        64        64        56        64        64        64        64        56        64        64        64        64        64        64 
dram[24]:        64        64        64        64        56        64        64        64        64        64        64        64        64        64        64        64 
dram[25]:        64        64        64        56        56        64        64        64        64        64        64        64        64        64        64        64 
dram[26]:        64        64        56        64        64        56        64        64        64        64        64        64        64        64        64        64 
dram[27]:        64        64        64        64        64        64        64        64        56        64        64        64        64        64        64        64 
dram[28]:        64        64        64        64        56        64        64        64        64        64        64        64        64        64        64        64 
dram[29]:        64        64        64        64        56        64        64        64        64        64        64        64        64        64        64        64 
dram[30]:        64        64        64        56        56        64        64        64        56        56        64        64        64        64        64        64 
dram[31]:        64        56        64        56        64        64        64        64        56        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:      6327      6342      7014      6983      6222      6210      6130      6113      6030      6080      5762      5792      5685      5684      5721      5704 
dram[1]:      6348      6363      6978      7068      6222      6173      6058      6070      5978      5972      5795      5842      5684      5685      5762      5763 
dram[2]:      6168      6302      7024      7199      6155      6084      6035      6068      5944      5954      5685      5684      5686      5687      5801      5802 
dram[3]:      6279      6170      6928      7138      6087      6110      6032      6029      6034      6048      5742      5739      5685      5684      5828      5829 
dram[4]:      6300      6304      6870      6938      6197      6165      6095      6106      6110      6052      5795      5789      5685      5684      5721      5704 
dram[5]:      6360      6362      7073      7064      6256      6164      6150      6134      6070      6005      5844      5846      5684      5685      5705      5765 
dram[6]:      6186      6336      7116      7030      6206      6112      6081      6066      5978      5986      5685      5684      5686      5687      5801      5822 
dram[7]:      6216      6218      7100      6982      6101      6088      6016      6010      6084      5980      5742      5715      5685      5684      5825      5826 
dram[8]:      6281      6358      7247      6958      6144      6237      6054      6124      6107      6044      5798      5787      5685      5684      5721      5704 
dram[9]:      6215      6315      7006      7064      6164      6185      6071      6072      6090      5998      5804      5823      5684      5685      5742      5763 
dram[10]:      6165      6276      7056      7100      6114      6083      6134      5992      6053      5964      5685      5684      5686      5687      5801      5802 
dram[11]:      6203      6204      7086      7114      6068      6134      6021      5991      6042      6053      5742      5739      5685      5684      5828      5829 
dram[12]:      6341      6342      6956      6939      6142      6186      6107      6108      6087      6018      5793      5794      5685      5684      5721      5704 
dram[13]:      6279      6395      7174      6894      6188      6135      6136      6081      6068      6038      5819      5838      5684      5685      5762      5763 
dram[14]:      6190      6249      7071      7060      6125      6140      5978      6011      6030      6032      5685      5684      5686      5687      5801      5822 
dram[15]:      6159      6232      7145      7053      6125      6108      6035      6033      6010      5934      5723      5736      5685      5684      5808      5799 
dram[16]:      6300      6294      7155      6982      6202      6203      6107      6098      6075      6068      5801      5802      5685      5684      5721      5704 
dram[17]:      6321      6382      7164      7030      6242      6155      6107      6083      6047      6048      5836      5828      5684      5685      5762      5763 
dram[18]:      6170      6189      7103      6992      6209      6111      6029      6050      5987      6018      5685      5684      5686      5687      5783      5822 
dram[19]:      6184      6148      6999      7038      6084      6099      6029      6074      6017      6018      5740      5736      5685      5684      5825      5826 
dram[20]:      6311      6312      7062      7097      6171      6225      6107      6039      6110      6028      5795      5789      5685      5684      5721      5704 
dram[21]:      6300      6359      7114      7092      6231      6192      6107      6108      6054      5991      5819      5840      5684      5685      5762      5763 
dram[22]:      6198      6200      7000      7089      6182      6106      6020      6032      5981      5938      5685      5684      5686      5687      5802      5804 
dram[23]:      6246      6218      7112      7193      6068      6089      6051      6071      6014      5946      5740      5736      5685      5684      5822      5805 
dram[24]:      6291      6242      6970      7038      6144      6184      6146      6104      6095      6033      6038      5784      5685      5684      5721      5704 
dram[25]:      6276      6461      7086      7197      6203      6168      6116      6039      6022      6032      6011      5847      5684      5685      5762      5763 
dram[26]:      6179      6160      6980      7115      6136      6125      6002      6035      6008      5991      5685      5684      5686      5687      5819      5802 
dram[27]:      6322      6185      7070      7034      6038      6126      6030      6040      6060      5954      5742      5739      5685      5684      5828      5848 
dram[28]:      6356      6340      7172      7032      6170      6245      6092      6125      6059      6030      5798      5787      5685      5684      5721      5704 
dram[29]:      6262      6393      7055      6933      6143      6213      6068      6130      6050      5992      5819      5840      5684      5685      5762      5763 
dram[30]:      6238      6186      6993      7125      6069      6135      6053      6022      5954      5936      5685      5684      5686      5687      5802      5804 
dram[31]:      6317      6206      7028      7029      6113      6129      6035      6009      5996      6011      5742      5744      5685      5684      5786      5787 
average row accesses per activate:
dram[0]:  9.024324  9.026369  8.901935  9.300348  9.130969  9.016835  9.182192  9.182192  9.379986  9.274740  9.309242  9.246377  9.153793  9.028996  9.200000  9.102652 
dram[1]:  9.281446  9.280946  8.978466  9.310537  9.193682  9.027647  9.039784  9.145975  9.366877  9.161996  9.369231  9.105371  9.199176  9.303683  9.238095  9.064320 
dram[2]:  9.237898  9.111263  9.010803  9.377372  9.018867  8.993279  9.053342  9.035041  9.039784  9.132153  9.112168  9.071090  9.145392  9.088255  8.925333  9.018867 
dram[3]:  8.756721  8.705806  8.694463  9.052917  8.492386  8.762279  8.937333  8.706493  8.930047  8.615682  8.813938  8.926049  8.738421  8.793693  8.619446  8.854497 
dram[4]:  9.156379  9.173077  9.103683  9.122352  9.132333  9.055480  9.277509  9.234159  9.012777  9.069013  9.332870  9.246377  9.131561  9.337518  9.367390  9.246717 
dram[5]:  9.198347  9.225985  9.186511  9.077551  9.052062  9.055480  9.196159  9.415730  8.865079  9.132153  9.319889  9.485836  9.098438  9.041188  9.099932  9.233954 
dram[6]:  8.932442  9.175258  9.105048  9.253814  9.157319  9.027647  9.298197  9.164730  9.076507  9.316192  9.374388  9.420534  9.296322  9.353352  9.152427  9.400281 
dram[7]:  9.047425  9.400000  8.970430  9.077551  9.015489  8.901596  9.521307  9.522727  8.962566  9.266068  9.313412  9.299098  9.126108  9.048649  9.140711  9.073898 
dram[8]:  9.043361  9.129959  9.119617  9.059063  9.169863  8.860357  9.187115  9.234159  9.119728  8.982574  9.162790  9.372028  9.162790  8.978552  8.933956  9.171233 
dram[9]:  8.995956  9.038591  9.014865  9.196416  9.039838  9.020216  9.575714  9.139741  9.108089  9.128065  9.247757  9.336585  9.388927  9.151639  9.193682  9.141297 
dram[10]:  9.123718  9.185695  9.096114  9.120984  9.016835  9.087576  9.008064  9.121088  9.326374  9.228650  9.148907  9.324983  9.100543  8.988598  9.130969  8.852611 
dram[11]:  9.012829  9.015530  9.057705  9.139726  9.095109  8.918055  9.148123  9.356594  9.125936  8.928714  9.192863  9.393132  9.095723  9.043185  9.134471  9.054767 
dram[12]:  9.189263  9.125086  9.099590  9.166209  8.885790  8.918055  9.055406  9.090170  9.279778  9.119128  9.399719  9.237767  9.225895  9.242236  9.054767  9.310153 
dram[13]:  9.175258  9.076818  8.959033  9.192838  9.173407  9.187371  8.947930  9.090170  9.058824  9.268327  9.281163  9.404912  9.057471  9.019528  8.833773  9.316632 
dram[14]:  9.344996  9.228749  9.206349  9.063136  9.342638  9.090292  9.187115  8.762092  9.304167  9.203297  9.426161  9.340767  9.028996  9.284823  9.166325  9.162218 
dram[15]:  9.304529  8.925134  9.219074  9.106412  9.316632  8.924000  9.064233  8.974565  9.266943  9.141883  9.414326  9.427164  9.189430  9.296322  9.260028  9.122616 
dram[16]:  9.162663  9.104295  8.979812  9.214088  9.231724  9.141297  9.102511  9.269710  8.943295  9.171801  9.398317  9.208247  8.979893  9.356145  9.036437  9.061611 
dram[17]:  9.031123  9.320307  8.838410  9.317039  9.206327  9.269204  9.149488  9.287596  9.050641  9.047940  9.323591  9.297709  8.969211  9.014805  9.080678  9.331939 
dram[18]:  9.032476  9.029074  8.824074  9.513899  9.142076  9.432394  8.919495  9.282549  8.812623  8.941961  9.265560  9.166895  8.972539  9.126703  9.173972  9.239475 
dram[19]:  8.967092  9.118853  8.790514  9.153635  9.148325  9.080678  8.997315  9.061528  8.953908  8.940627  9.220922  9.337979  9.252763  9.120490  9.025606  9.082768 
dram[20]:  9.280946  9.176066  8.954363  9.295264  8.987240  9.036437  9.096336  9.232782  9.081301  8.925433  9.145392  9.114285  9.428572  9.064276  8.980550  8.893759 
dram[21]:  9.022312  8.989219  8.897333  8.999326  8.928619  9.079322  8.926764  8.943295  8.875497  8.654616  9.047940  8.967872  9.208247  8.844122  8.975871  8.823452 
dram[22]:  9.287404  9.124317  9.273801  9.052917  9.044595  9.088196  9.102511  9.468926  9.076507  9.117007  9.126703  9.074526  9.028302  9.150273  8.991269  8.900266 
dram[23]:  8.903269  8.965749  9.184446  9.059063  9.143442  9.080678  9.149488  9.157104  9.125936  8.853369  9.169063  9.201923  9.120490  9.206873  9.059540  9.038487 
dram[24]:  9.073370  8.878243  9.230450  9.215469  8.891694  9.160055  9.004702  9.041133  8.891247  9.028956  9.119128  9.161996  8.977212  9.007398  9.032389  9.085482 
dram[25]:  8.968435  9.152264  9.112021  8.981157  8.988583  9.133698  9.164730  9.213746  9.164730  9.218707  9.214581  9.110809  9.341702  9.224518  9.302293  9.219545 
dram[26]:  8.864542  8.919786  8.942359  9.202759  9.092391  9.104011  9.253278  9.286704  8.780616  9.028956  9.058824  9.098438  8.898339  8.941216  8.925333  9.181070 
dram[27]:  9.037237  9.083731  9.118250  9.083731  9.146958  9.216793  9.127297  8.950601  8.813938  9.077861  9.060176  8.827404  9.197803  9.262283  9.088934  8.979209 
dram[28]:  8.379159  8.721569  8.404283  8.625728  8.481623  8.764898  8.780616  8.938666  8.891247  8.860542  8.889184  8.930667  8.689163  8.870198  8.706112  8.813693 
dram[29]:  4.645094  4.901910  4.637470  4.606144  4.618358  4.515520  4.512959  4.609144  4.527524  4.535859  4.583447  4.615782  4.704354  4.495804  4.619869  4.772630 
dram[30]:  8.869103  9.251559  9.014865  9.123718  8.846002  9.103401  8.844327  8.924101  9.250518  9.004702  9.330084  8.853932  9.135061  8.962517  9.050710  9.209079 
dram[31]:  9.077498  9.064494  9.067301  9.006747  9.000672  9.103401  9.003358  9.056757  9.069013  8.992622  9.139154  9.004032  9.196428  8.864328  8.836964  8.998656 
average row locality = 6852722/776443 = 8.825788
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     12176     12176     12160     12160     12200     12200     12224     12224     12224     12224     12224     12224     12224     12224     12224     12224 
dram[1]:     12176     12176     12160     12160     12200     12200     12224     12224     12224     12224     12224     12224     12224     12224     12224     12224 
dram[2]:     12176     12176     12160     12160     12200     12200     12224     12224     12224     12224     12224     12224     12224     12224     12224     12224 
dram[3]:     12176     12176     12160     12160     12200     12200     12224     12224     12224     12224     12224     12224     12224     12224     12224     12224 
dram[4]:     12176     12176     12160     12160     12200     12200     12224     12224     12224     12224     12224     12224     12224     12224     12224     12224 
dram[5]:     12176     12176     12160     12160     12200     12200     12224     12224     12224     12224     12224     12224     12224     12224     12224     12224 
dram[6]:     12176     12176     12160     12160     12200     12200     12224     12224     12224     12224     12224     12224     12224     12224     12224     12224 
dram[7]:     12176     12176     12160     12160     12200     12200     12224     12224     12224     12224     12224     12224     12224     12224     12224     12224 
dram[8]:     12176     12176     12160     12160     12200     12200     12224     12224     12224     12224     12224     12224     12224     12224     12224     12224 
dram[9]:     12176     12176     12160     12160     12200     12200     12224     12224     12224     12224     12224     12224     12224     12224     12224     12224 
dram[10]:     12176     12176     12160     12160     12200     12200     12224     12224     12224     12224     12224     12224     12224     12224     12224     12224 
dram[11]:     12176     12176     12160     12160     12200     12200     12224     12224     12224     12224     12224     12224     12224     12224     12224     12224 
dram[12]:     12176     12176     12160     12160     12200     12200     12224     12224     12224     12224     12224     12224     12224     12224     12224     12224 
dram[13]:     12176     12176     12160     12160     12200     12200     12224     12224     12224     12224     12224     12224     12224     12224     12224     12224 
dram[14]:     12176     12176     12160     12160     12200     12200     12224     12224     12224     12224     12224     12224     12224     12224     12224     12224 
dram[15]:     12176     12176     12160     12160     12200     12200     12224     12224     12224     12224     12224     12224     12224     12224     12224     12224 
dram[16]:     12176     12176     12160     12160     12200     12208     12224     12224     12224     12224     12224     12224     12224     12224     12224     12224 
dram[17]:     12176     12176     12160     12160     12200     12208     12224     12224     12224     12224     12224     12224     12224     12224     12224     12224 
dram[18]:     12176     12176     12160     12160     12200     12208     12224     12224     12224     12224     12224     12224     12224     12224     12224     12224 
dram[19]:     12176     12176     12160     12160     12200     12208     12224     12224     12224     12224     12224     12224     12224     12224     12224     12224 
dram[20]:     12176     12168     12160     12160     12200     12208     12224     12224     12224     12224     12224     12224     12224     12224     12224     12224 
dram[21]:     12176     12168     12160     12160     12200     12208     12224     12224     12224     12224     12224     12224     12224     12224     12224     12224 
dram[22]:     12176     12176     12160     12160     12200     12208     12224     12224     12224     12224     12224     12224     12224     12224     12224     12224 
dram[23]:     12176     12176     12160     12160     12200     12208     12224     12224     12224     12224     12224     12224     12224     12224     12224     12224 
dram[24]:     12176     12168     12160     12160     12200     12208     12224     12224     12224     12224     12224     12224     12224     12224     12224     12224 
dram[25]:     12176     12168     12160     12160     12200     12208     12224     12224     12224     12224     12224     12224     12224     12224     12224     12224 
dram[26]:     12176     12168     12160     12160     12200     12208     12224     12224     12224     12224     12224     12224     12224     12224     12224     12224 
dram[27]:     12176     12168     12160     12160     12200     12208     12224     12224     12224     12224     12224     12224     12224     12224     12224     12224 
dram[28]:     12176     12168     12160     12160     12200     12200     12224     12224     12224     12224     12224     12224     12224     12224     12224     12224 
dram[29]:     12176     12168     12160     12160     12200     12200     12224     12224     12224     12224     12224     12224     12224     12224     12224     12224 
dram[30]:     12176     12168     12160     12160     12200     12200     12224     12224     12224     12224     12224     12224     12224     12224     12224     12224 
dram[31]:     12176     12168     12160     12160     12200     12200     12224     12224     12224     12224     12224     12224     12224     12224     12224     12224 
total dram reads = 6250000
bank skew: 12224/12160 = 1.01
chip skew: 195320/195304 = 1.00
number of total write accesses:
dram[0]:      4720      4696      4736      4744      4744      4760      4728      4728      4720      4712      4688      4696      4672      4664      4648      4664 
dram[1]:      4720      4680      4728      4728      4744      4752      4728      4736      4720      4720      4696      4680      4680      4656      4648      4656 
dram[2]:      4728      4688      4740      4736      4736      4728      4736      4736      4728      4728      4720      4696      4696      4652      4656      4640 
dram[3]:      4712      4680      4744      4736      4736      4720      4728      4736      4720      4728      4728      4696      4688      4640      4648      4656 
dram[4]:      4696      4720      4744      4744      4752      4736      4728      4736      4712      4720      4712      4696      4688      4664      4648      4624 
dram[5]:      4720      4696      4752      4736      4752      4736      4736      4736      4720      4728      4712      4680      4712      4664      4648      4624 
dram[6]:      4712      4696      4752      4736      4752      4752      4736      4736      4728      4728      4688      4688      4688      4680      4664      4648 
dram[7]:      4712      4688      4752      4736      4752      4752      4728      4736      4736      4736      4712      4704      4656      4672      4632      4640 
dram[8]:      4688      4688      4728      4736      4752      4752      4720      4736      4728      4712      4688      4712      4688      4688      4672      4664 
dram[9]:      4696      4696      4728      4736      4752      4744      4728      4736      4696      4704      4704      4696      4696      4696      4648      4672 
dram[10]:      4688      4720      4736      4736      4760      4744      4720      4736      4712      4704      4680      4704      4688      4712      4648      4680 
dram[11]:      4688      4704      4728      4736      4752      4744      4712      4736      4728      4712      4680      4720      4696      4712      4632      4672 
dram[12]:      4704      4696      4720      4744      4728      4744      4712      4736      4704      4688      4720      4720      4688      4672      4672      4656 
dram[13]:      4696      4704      4720      4752      4736      4744      4720      4736      4696      4712      4712      4712      4688      4680      4672      4656 
dram[14]:      4712      4712      4720      4760      4752      4760      4720      4728      4696      4704      4720      4720      4664      4696      4672      4648 
dram[15]:      4704      4704      4720      4760      4752      4744      4728      4736      4704      4712      4728      4688      4660      4688      4664      4672 
dram[16]:      4696      4720      4736      4728      4744      4736      4736      4720      4728      4704      4712      4696      4696      4696      4672      4640 
dram[17]:      4688      4720      4744      4728      4744      4744      4720      4712      4720      4704      4696      4696      4704      4688      4680      4632 
dram[18]:      4696      4712      4728      4752      4736      4744      4728      4720      4720      4720      4696      4712      4688      4696      4680      4656 
dram[19]:      4704      4696      4736      4744      4736      4744      4728      4712      4720      4712      4696      4704      4696      4696      4680      4656 
dram[20]:      4680      4696      4728      4752      4728      4736      4736      4728      4720      4728      4696      4696      4696      4692      4664      4680 
dram[21]:      4672      4688      4744      4744      4736      4736      4736      4728      4712      4728      4704      4696      4696      4664      4672      4680 
dram[22]:      4680      4728      4740      4736      4744      4752      4736      4736      4728      4712      4696      4680      4696      4688      4656      4648 
dram[23]:      4680      4696      4740      4736      4744      4744      4720      4728      4728      4720      4688      4696      4696      4688      4664      4648 
dram[24]:      4720      4704      4712      4736      4728      4736      4736      4736      4736      4736      4688      4720      4680      4680      4648      4672 
dram[25]:      4712      4704      4720      4744      4736      4728      4736      4728      4736      4720      4696      4712      4688      4680      4648      4688 
dram[26]:      4696      4704      4728      4736      4736      4736      4736      4744      4736      4736      4696      4712      4672      4644      4656      4648 
dram[27]:      4688      4704      4720      4736      4728      4736      4736      4736      4728      4736      4704      4704      4672      4640      4656      4656 
dram[28]:      4688      4704      4744      4736      4736      4736      4736      4736      4736      4728      4688      4688      4664      4680      4664      4656 
dram[29]:      4696      4700      4728      4736      4736      4736      4736      4736      4728      4736      4712      4684      4696      4676      4676      4672 
dram[30]:      4688      4728      4728      4752      4736      4728      4736      4720      4720      4736      4696      4688      4672      4664      4648      4664 
dram[31]:      4708      4736      4712      4752      4736      4728      4728      4720      4720      4736      4696      4696      4664      4680      4656      4664 
total dram writes = 2410888
bank skew: 4760/4624 = 1.03
chip skew: 75384/75272 = 1.00
average mf latency per bank:
dram[0]:       2498      2471      2526      2536      2563      2497      2531      2517      2523      2510      2512      2492      2476      2487      2492      2486
dram[1]:       2352      2360      2423      2404      2425      2372      2388      2387      2414      2411      2372      2353      2367      2389      2367      2405
dram[2]:       2536      2545      2575      2531      2574      2538      2553      2534      2546      2563      2515      2501      2503      2572      2527      2522
dram[3]:       2677      2655      2684      2661      2675      2686      2668      2664      2670      2677      2644      2617      2646      2681      2648      2626
dram[4]:       2517      2524      2471      2485      2472      2497      2508      2491      2493      2510      2497      2462      2495      2479      2514      2516
dram[5]:       2493      2530      2492      2485      2469      2496      2482      2512      2495      2478      2477      2481      2467      2465      2503      2505
dram[6]:       2432      2445      2453      2433      2413      2472      2456      2431      2453      2455      2418      2436      2397      2403      2429      2466
dram[7]:       2446      2465      2479      2457      2445      2479      2490      2459      2490      2462      2446      2460      2441      2438      2498      2491
dram[8]:       2385      2441      2434      2425      2428      2375      2427      2453      2411      2366      2422      2441      2399      2407      2393      2451
dram[9]:       2413      2486      2466      2485      2459      2424      2469      2454      2442      2399      2417      2486      2425      2423      2422      2461
dram[10]:       2445      2489      2461      2500      2488      2416      2474      2441      2406      2440      2459      2412      2479      2454      2401      2445
dram[11]:       2400      2448      2437      2435      2468      2393      2437      2434      2388      2395      2430      2375      2425      2426      2381      2426
dram[12]:       2400      2379      2407      2440      2426      2401      2392      2390      2401      2353      2357      2340      2389      2364      2382      2359
dram[13]:       2411      2377      2419      2461      2473      2415      2420      2410      2408      2416      2393      2365      2430      2386      2417      2390
dram[14]:       2433      2463      2477      2475      2486      2486      2486      2474      2460      2449      2443      2443      2451      2418      2447      2444
dram[15]:       2481      2490      2487      2512      2489      2508      2531      2500      2476      2481      2482      2482      2492      2450      2477      2454
dram[16]:       2448      2483      2461      2507      2508      2495      2479      2502      2466      2498      2477      2483      2474      2480      2438      2487
dram[17]:       2478      2487      2459      2507      2512      2503      2476      2504      2451      2496      2475      2496      2465      2477      2462      2493
dram[18]:       2486      2530      2536      2554      2550      2537      2538      2559      2523      2570      2572      2547      2519      2517      2527      2532
dram[19]:       2507      2521      2526      2532      2547      2577      2543      2554      2525      2548      2545      2541      2523      2521      2513      2518
dram[20]:       2458      2478      2485      2497      2483      2522      2499      2529      2461      2477      2513      2482      2454      2459      2492      2476
dram[21]:       2543      2591      2545      2588      2572      2614      2599      2620      2571      2589      2606      2609      2564      2579      2560      2564
dram[22]:       2457      2475      2452      2493      2494      2528      2474      2529      2510      2479      2524      2489      2434      2450      2494      2481
dram[23]:       2370      2388      2360      2404      2365      2408      2336      2446      2413      2371      2412      2398      2334      2350      2371      2370
dram[24]:       2497      2545      2526      2520      2528      2563      2546      2539      2564      2568      2480      2496      2570      2553      2565      2515
dram[25]:       2464      2509      2508      2492      2496      2521      2526      2514      2523      2531      2464      2498      2554      2537      2516      2480
dram[26]:       2630      2639      2601      2583      2594      2605      2622      2621      2612      2623      2578      2563      2647      2636      2615      2596
dram[27]:       2603      2623      2612      2577      2595      2593      2617      2587      2604      2629      2572      2564      2619      2615      2592      2573
dram[28]:       2821      2826      2828      2799      2880      2861      2819      2850      2835      2811      2848      2819      2819      2806      2795      2816
dram[29]:       4478      4520      4509      4487      4551      4546      4529      4546      4484      4504      4538      4512      4519      4536      4483      4503
dram[30]:       2582      2608      2615      2577      2645      2619      2623      2618      2570      2579      2583      2603      2625      2615      2558      2578
dram[31]:       2526      2557      2566      2540      2597      2595      2611      2589      2565      2570      2548      2584      2592      2581      2546      2550
maximum mf latency per bank:
dram[0]:       6867      6103      6991      6935      7063      6526      7348      9116      6764      6404      9233      6687      7178      7445      8758      6767
dram[1]:       6958      6557      6814      6646      6911      6649      7462      8936      6638      6606      9263      6523      6880      7496      8746      6988
dram[2]:       7263      6924      8919      6900      7027      6467      7359      6482      6704      6797      6940      7229      7589      6989      6832      7234
dram[3]:       7649      7686      8036      7850      7607      6960      8820      6996      6673      6811      8108      7641      7001      7523      7136      7278
dram[4]:       7409      7856      6006      8384      7371      7254      6661      7448      7183      7388      6467      7601      6972      6474      7237      6823
dram[5]:       7769      7529      6983      7737      6389      8906      6659      7153      7130      6857      6739      7513      7216      7259      7871      7011
dram[6]:       6474      7171      7857      8418      8236      6422      6806      7756      7860      7863      6712      7578      6211      7779      7666      6583
dram[7]:       7832      7903      7946      8410      6870      6195      6646      9178      7626      6456      6765      7558      7116      6969      7622      6901
dram[8]:       6788      7202      7938      6506      8199      6142      6748      6177      7081      7475      8715      7413      6781      7385      8529      8408
dram[9]:       6803      7839      8057      6798      8192      6856      6565      6190      6039      6558      8473      7036      6639      7478      8082      7917
dram[10]:       6905      6547      8381      7464      8485      6302      6444      6448      7193      7969      8516      6332      6729      8728      6356      7325
dram[11]:       7059      6755      7640      6806      8579      6430      7167      6824      6898      6731      8230      6880      6471      8742      6245      8300
dram[12]:       8014      8665      8419      6666      8442      6856      7197      7563      6666      6766      6577      6877      7787      7353      6817      7641
dram[13]:       8288      8528      8420      6390      7727      7372      7308      7445      6464      6866      7421      7174      8183      7192      6704      6579
dram[14]:       7927      8668      8536      7761      6856      7032      6336      7537      6429      6918      7498      6763      7721      6554      8684      7931
dram[15]:       7916      8501      7962      7784      7008      6492      6452      7660      6322      6839      6677      6459      7750      6684      8557      7958
dram[16]:       7726      7886      8357      7306      7776      7048      7108      6909      6546      7026      6249      6904      6562      7591      7793      7733
dram[17]:       7112      7887      8793      6672      7796      7863      7094      6419      6615      7637      6786      8708      7438      7756      7803      8294
dram[18]:       6837      6901      7444      6844      7963      8853      6848      6773      7497      6468      7500      7298      7247      7272      7803      8164
dram[19]:       6888      8867      7330      7007      8032      8919      7466      6869      7007      6410      6992      7553      7988      6797      7812      8109
dram[20]:       6926      7899      7283      6934      7713      8534      6888      7962      7933      7086      6769      7037      7546      6905      7651      6608
dram[21]:       7379      8941      7194      6998      7901      8782      7050      7975      8049      6644      6920      7392      6732      7087      7669      7345
dram[22]:       7829      7427      7767      7846      7706      8692      7102      6749      7953      7456      6863      8271      6841      7639      7265      6424
dram[23]:       6790      7769      7534      7136      7707      8595      6882      6718      6878      6810      6215      8214      8643      6782      7626      6635
dram[24]:       6869      7486      7690      7124      7847      6763      6602      6979      7720      6864      8266      7450      7651      6861      7284      6240
dram[25]:       7721      7007      7642      6403      7650      7822      6306      6287      6373      7079      7513      7553      7822      7154      6724      6699
dram[26]:       6387      7244      6744      7338      8086      8443      6421      8754      6677      6661      7331      7041      7554      7042      7571      6826
dram[27]:       6594      7175      7222      7011      7615      8421      6503      8954      6449      6665      7782      7426      7546      7014      7889      6316
dram[28]:       7033      7593      7936      8202      7928      8421      6669      7377      7680      7383      7228      7564      7574      7376      9229      7651
dram[29]:       9391      9980     11472     10679      9703     11164      9318     10543     10569      9919      9935     10381      9526     10448     10300     10855
dram[30]:       7908      8014      7630      8305      7529      7414      6665      7639      7335      7156      7822      7629      8437      8846      7175      7028
dram[31]:       7959      7023      7394      7016      7795      7671      6551      8551      7617      6863      7630      8039      8127      7789      7197      6617
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=371437 n_nop=86586 n_act=23398 n_pre=23382 n_ref_event=0 n_req=214142 n_rd=195312 n_rd_L2_A=0 n_write=0 n_wr_bk=75320 bw_util=0.7286
n_activity=360884 dram_eff=0.7499
bk0: 12176a 223853i bk1: 12176a 224917i bk2: 12160a 223912i bk3: 12160a 224603i bk4: 12200a 224271i bk5: 12200a 222020i bk6: 12224a 223455i bk7: 12224a 223803i bk8: 12224a 226580i bk9: 12224a 225993i bk10: 12224a 227090i bk11: 12224a 224566i bk12: 12224a 226073i bk13: 12224a 225365i bk14: 12224a 226716i bk15: 12224a 223699i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.890736
Row_Buffer_Locality_read = 0.918361
Row_Buffer_Locality_write = 0.604195
Bank_Level_Parallism = 7.123272
Bank_Level_Parallism_Col = 5.629789
Bank_Level_Parallism_Ready = 2.271686
write_to_read_ratio_blp_rw_average = 0.471730
GrpLevelPara = 3.269087 

BW Util details:
bwutil = 0.728608 
total_CMD = 371437 
util_bw = 270632 
Wasted_Col = 85867 
Wasted_Row = 2917 
Idle = 12021 

BW Util Bottlenecks: 
RCDc_limit = 61129 
RCDWRc_limit = 22389 
WTRc_limit = 54967 
RTWc_limit = 246444 
CCDLc_limit = 90197 
rwq = 0 
CCDLc_limit_alone = 62121 
WTRc_limit_alone = 49074 
RTWc_limit_alone = 224261 

Commands details: 
total_CMD = 371437 
n_nop = 86586 
Read = 195312 
Write = 0 
L2_Alloc = 0 
L2_WB = 75320 
n_act = 23398 
n_pre = 23382 
n_ref = 0 
n_req = 214142 
total_req = 270632 

Dual Bus Interface Util: 
issued_total_row = 46780 
issued_total_col = 270632 
Row_Bus_Util =  0.125943 
CoL_Bus_Util = 0.728608 
Either_Row_CoL_Bus_Util = 0.766889 
Issued_on_Two_Bus_Simul_Util = 0.087662 
issued_two_Eff = 0.114309 
queue_avg = 51.260010 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=51.26
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=371437 n_nop=87028 n_act=23300 n_pre=23284 n_ref_event=0 n_req=214130 n_rd=195312 n_rd_L2_A=0 n_write=0 n_wr_bk=75272 bw_util=0.7285
n_activity=361231 dram_eff=0.7491
bk0: 12176a 227126i bk1: 12176a 224942i bk2: 12160a 221748i bk3: 12160a 226224i bk4: 12200a 223571i bk5: 12200a 225195i bk6: 12224a 223535i bk7: 12224a 224082i bk8: 12224a 226201i bk9: 12224a 224897i bk10: 12224a 225678i bk11: 12224a 225293i bk12: 12224a 225774i bk13: 12224a 226472i bk14: 12224a 228047i bk15: 12224a 225542i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.891188
Row_Buffer_Locality_read = 0.918546
Row_Buffer_Locality_write = 0.607238
Bank_Level_Parallism = 7.094802
Bank_Level_Parallism_Col = 5.617237
Bank_Level_Parallism_Ready = 2.282075
write_to_read_ratio_blp_rw_average = 0.475688
GrpLevelPara = 3.270922 

BW Util details:
bwutil = 0.728479 
total_CMD = 371437 
util_bw = 270584 
Wasted_Col = 86224 
Wasted_Row = 3004 
Idle = 11625 

BW Util Bottlenecks: 
RCDc_limit = 60627 
RCDWRc_limit = 22289 
WTRc_limit = 52939 
RTWc_limit = 248107 
CCDLc_limit = 90065 
rwq = 0 
CCDLc_limit_alone = 62565 
WTRc_limit_alone = 47602 
RTWc_limit_alone = 225944 

Commands details: 
total_CMD = 371437 
n_nop = 87028 
Read = 195312 
Write = 0 
L2_Alloc = 0 
L2_WB = 75272 
n_act = 23300 
n_pre = 23284 
n_ref = 0 
n_req = 214130 
total_req = 270584 

Dual Bus Interface Util: 
issued_total_row = 46584 
issued_total_col = 270584 
Row_Bus_Util =  0.125416 
CoL_Bus_Util = 0.728479 
Either_Row_CoL_Bus_Util = 0.765699 
Issued_on_Two_Bus_Simul_Util = 0.088195 
issued_two_Eff = 0.115183 
queue_avg = 50.345421 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=50.3454
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=371437 n_nop=86598 n_act=23573 n_pre=23557 n_ref_event=0 n_req=214148 n_rd=195312 n_rd_L2_A=0 n_write=0 n_wr_bk=75344 bw_util=0.7287
n_activity=361218 dram_eff=0.7493
bk0: 12176a 229431i bk1: 12176a 223201i bk2: 12160a 223315i bk3: 12160a 224861i bk4: 12200a 223684i bk5: 12200a 224593i bk6: 12224a 222244i bk7: 12224a 223768i bk8: 12224a 224253i bk9: 12224a 222608i bk10: 12224a 224156i bk11: 12224a 223201i bk12: 12224a 226724i bk13: 12224a 223265i bk14: 12224a 221807i bk15: 12224a 224371i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.889922
Row_Buffer_Locality_read = 0.917721
Row_Buffer_Locality_write = 0.601667
Bank_Level_Parallism = 7.148439
Bank_Level_Parallism_Col = 5.646732
Bank_Level_Parallism_Ready = 2.270314
write_to_read_ratio_blp_rw_average = 0.478100
GrpLevelPara = 3.268311 

BW Util details:
bwutil = 0.728673 
total_CMD = 371437 
util_bw = 270656 
Wasted_Col = 86398 
Wasted_Row = 2697 
Idle = 11686 

BW Util Bottlenecks: 
RCDc_limit = 61332 
RCDWRc_limit = 22469 
WTRc_limit = 53502 
RTWc_limit = 248945 
CCDLc_limit = 90649 
rwq = 0 
CCDLc_limit_alone = 62087 
WTRc_limit_alone = 47954 
RTWc_limit_alone = 225931 

Commands details: 
total_CMD = 371437 
n_nop = 86598 
Read = 195312 
Write = 0 
L2_Alloc = 0 
L2_WB = 75344 
n_act = 23573 
n_pre = 23557 
n_ref = 0 
n_req = 214148 
total_req = 270656 

Dual Bus Interface Util: 
issued_total_row = 47130 
issued_total_col = 270656 
Row_Bus_Util =  0.126886 
CoL_Bus_Util = 0.728673 
Either_Row_CoL_Bus_Util = 0.766857 
Issued_on_Two_Bus_Simul_Util = 0.088701 
issued_two_Eff = 0.115669 
queue_avg = 50.688255 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=50.6883
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 2): 
Ready @ 445746 -   mf: uid=64564749, sid4294967295:w4294967295, part=3, addr=0xc24e3180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (445646), 
Ready @ 445753 -   mf: uid=64564750, sid4294967295:w4294967295, part=3, addr=0xc24e3100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (445653), 
DRAM[3]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=371437 n_nop=86137 n_act=24409 n_pre=24393 n_ref_event=0 n_req=214136 n_rd=195312 n_rd_L2_A=0 n_write=0 n_wr_bk=75296 bw_util=0.7285
n_activity=361290 dram_eff=0.749
bk0: 12176a 220681i bk1: 12176a 221241i bk2: 12160a 219653i bk3: 12160a 222407i bk4: 12200a 219849i bk5: 12200a 220715i bk6: 12224a 219391i bk7: 12224a 219450i bk8: 12224a 220570i bk9: 12224a 218645i bk10: 12224a 220723i bk11: 12224a 223345i bk12: 12224a 224167i bk13: 12224a 220884i bk14: 12224a 222856i bk15: 12224a 218626i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.886012
Row_Buffer_Locality_read = 0.914265
Row_Buffer_Locality_write = 0.592860
Bank_Level_Parallism = 7.288802
Bank_Level_Parallism_Col = 5.708843
Bank_Level_Parallism_Ready = 2.284227
write_to_read_ratio_blp_rw_average = 0.474392
GrpLevelPara = 3.292667 

BW Util details:
bwutil = 0.728543 
total_CMD = 371437 
util_bw = 270608 
Wasted_Col = 86568 
Wasted_Row = 2818 
Idle = 11443 

BW Util Bottlenecks: 
RCDc_limit = 63669 
RCDWRc_limit = 23238 
WTRc_limit = 57840 
RTWc_limit = 255286 
CCDLc_limit = 90859 
rwq = 0 
CCDLc_limit_alone = 62519 
WTRc_limit_alone = 52312 
RTWc_limit_alone = 232474 

Commands details: 
total_CMD = 371437 
n_nop = 86137 
Read = 195312 
Write = 0 
L2_Alloc = 0 
L2_WB = 75296 
n_act = 24409 
n_pre = 24393 
n_ref = 0 
n_req = 214136 
total_req = 270608 

Dual Bus Interface Util: 
issued_total_row = 48802 
issued_total_col = 270608 
Row_Bus_Util =  0.131387 
CoL_Bus_Util = 0.728543 
Either_Row_CoL_Bus_Util = 0.768098 
Issued_on_Two_Bus_Simul_Util = 0.091833 
issued_two_Eff = 0.119558 
queue_avg = 51.278889 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=51.2789
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=371437 n_nop=86784 n_act=23311 n_pre=23295 n_ref_event=0 n_req=214142 n_rd=195312 n_rd_L2_A=0 n_write=0 n_wr_bk=75320 bw_util=0.7286
n_activity=361599 dram_eff=0.7484
bk0: 12176a 224331i bk1: 12176a 226047i bk2: 12160a 226771i bk3: 12160a 226219i bk4: 12200a 224075i bk5: 12200a 220519i bk6: 12224a 227354i bk7: 12224a 224633i bk8: 12224a 224320i bk9: 12224a 227206i bk10: 12224a 226595i bk11: 12224a 225703i bk12: 12224a 224190i bk13: 12224a 227578i bk14: 12224a 227228i bk15: 12224a 227625i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.891142
Row_Buffer_Locality_read = 0.918868
Row_Buffer_Locality_write = 0.603558
Bank_Level_Parallism = 7.071920
Bank_Level_Parallism_Col = 5.594213
Bank_Level_Parallism_Ready = 2.254349
write_to_read_ratio_blp_rw_average = 0.474561
GrpLevelPara = 3.262558 

BW Util details:
bwutil = 0.728608 
total_CMD = 371437 
util_bw = 270632 
Wasted_Col = 86841 
Wasted_Row = 2647 
Idle = 11317 

BW Util Bottlenecks: 
RCDc_limit = 61263 
RCDWRc_limit = 22785 
WTRc_limit = 55106 
RTWc_limit = 250160 
CCDLc_limit = 92002 
rwq = 0 
CCDLc_limit_alone = 63434 
WTRc_limit_alone = 49293 
RTWc_limit_alone = 227405 

Commands details: 
total_CMD = 371437 
n_nop = 86784 
Read = 195312 
Write = 0 
L2_Alloc = 0 
L2_WB = 75320 
n_act = 23311 
n_pre = 23295 
n_ref = 0 
n_req = 214142 
total_req = 270632 

Dual Bus Interface Util: 
issued_total_row = 46606 
issued_total_col = 270632 
Row_Bus_Util =  0.125475 
CoL_Bus_Util = 0.728608 
Either_Row_CoL_Bus_Util = 0.766356 
Issued_on_Two_Bus_Simul_Util = 0.087727 
issued_two_Eff = 0.114473 
queue_avg = 50.907829 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=50.9078
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=371437 n_nop=86777 n_act=23365 n_pre=23349 n_ref_event=0 n_req=214150 n_rd=195312 n_rd_L2_A=0 n_write=0 n_wr_bk=75352 bw_util=0.7287
n_activity=361007 dram_eff=0.7497
bk0: 12176a 228364i bk1: 12176a 227660i bk2: 12160a 228774i bk3: 12160a 227165i bk4: 12200a 225374i bk5: 12200a 223716i bk6: 12224a 229960i bk7: 12224a 227338i bk8: 12224a 225189i bk9: 12224a 225572i bk10: 12224a 225281i bk11: 12224a 228347i bk12: 12224a 226474i bk13: 12224a 223930i bk14: 12224a 227833i bk15: 12224a 223777i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.890894
Row_Buffer_Locality_read = 0.918638
Row_Buffer_Locality_write = 0.603249
Bank_Level_Parallism = 7.044528
Bank_Level_Parallism_Col = 5.557437
Bank_Level_Parallism_Ready = 2.247030
write_to_read_ratio_blp_rw_average = 0.471272
GrpLevelPara = 3.253155 

BW Util details:
bwutil = 0.728694 
total_CMD = 371437 
util_bw = 270664 
Wasted_Col = 86095 
Wasted_Row = 2724 
Idle = 11954 

BW Util Bottlenecks: 
RCDc_limit = 59853 
RCDWRc_limit = 22773 
WTRc_limit = 55740 
RTWc_limit = 238893 
CCDLc_limit = 88594 
rwq = 0 
CCDLc_limit_alone = 61469 
WTRc_limit_alone = 49793 
RTWc_limit_alone = 217715 

Commands details: 
total_CMD = 371437 
n_nop = 86777 
Read = 195312 
Write = 0 
L2_Alloc = 0 
L2_WB = 75352 
n_act = 23365 
n_pre = 23349 
n_ref = 0 
n_req = 214150 
total_req = 270664 

Dual Bus Interface Util: 
issued_total_row = 46714 
issued_total_col = 270664 
Row_Bus_Util =  0.125766 
CoL_Bus_Util = 0.728694 
Either_Row_CoL_Bus_Util = 0.766375 
Issued_on_Two_Bus_Simul_Util = 0.088085 
issued_two_Eff = 0.114937 
queue_avg = 50.357933 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=50.3579
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=371437 n_nop=86960 n_act=23235 n_pre=23219 n_ref_event=0 n_req=214158 n_rd=195312 n_rd_L2_A=0 n_write=0 n_wr_bk=75384 bw_util=0.7288
n_activity=361085 dram_eff=0.7497
bk0: 12176a 224551i bk1: 12176a 224350i bk2: 12160a 224659i bk3: 12160a 223638i bk4: 12200a 226756i bk5: 12200a 220350i bk6: 12224a 228660i bk7: 12224a 227117i bk8: 12224a 226911i bk9: 12224a 229059i bk10: 12224a 228609i bk11: 12224a 224930i bk12: 12224a 229684i bk13: 12224a 228451i bk14: 12224a 222937i bk15: 12224a 227630i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.891505
Row_Buffer_Locality_read = 0.919032
Row_Buffer_Locality_write = 0.606229
Bank_Level_Parallism = 7.066615
Bank_Level_Parallism_Col = 5.589264
Bank_Level_Parallism_Ready = 2.283144
write_to_read_ratio_blp_rw_average = 0.468590
GrpLevelPara = 3.252197 

BW Util details:
bwutil = 0.728780 
total_CMD = 371437 
util_bw = 270696 
Wasted_Col = 85555 
Wasted_Row = 3024 
Idle = 12162 

BW Util Bottlenecks: 
RCDc_limit = 59199 
RCDWRc_limit = 22418 
WTRc_limit = 54439 
RTWc_limit = 241595 
CCDLc_limit = 89909 
rwq = 0 
CCDLc_limit_alone = 62598 
WTRc_limit_alone = 49046 
RTWc_limit_alone = 219677 

Commands details: 
total_CMD = 371437 
n_nop = 86960 
Read = 195312 
Write = 0 
L2_Alloc = 0 
L2_WB = 75384 
n_act = 23235 
n_pre = 23219 
n_ref = 0 
n_req = 214158 
total_req = 270696 

Dual Bus Interface Util: 
issued_total_row = 46454 
issued_total_col = 270696 
Row_Bus_Util =  0.125066 
CoL_Bus_Util = 0.728780 
Either_Row_CoL_Bus_Util = 0.765882 
Issued_on_Two_Bus_Simul_Util = 0.087964 
issued_two_Eff = 0.114853 
queue_avg = 50.173374 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=50.1734
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=371437 n_nop=86838 n_act=23368 n_pre=23352 n_ref_event=0 n_req=214148 n_rd=195312 n_rd_L2_A=0 n_write=0 n_wr_bk=75344 bw_util=0.7287
n_activity=360993 dram_eff=0.7498
bk0: 12176a 226373i bk1: 12176a 228484i bk2: 12160a 221542i bk3: 12160a 223618i bk4: 12200a 224048i bk5: 12200a 220453i bk6: 12224a 226871i bk7: 12224a 225317i bk8: 12224a 226632i bk9: 12224a 223612i bk10: 12224a 227271i bk11: 12224a 227394i bk12: 12224a 225233i bk13: 12224a 223222i bk14: 12224a 223970i bk15: 12224a 223510i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.890879
Row_Buffer_Locality_read = 0.918669
Row_Buffer_Locality_write = 0.602729
Bank_Level_Parallism = 7.119881
Bank_Level_Parallism_Col = 5.635778
Bank_Level_Parallism_Ready = 2.272675
write_to_read_ratio_blp_rw_average = 0.474490
GrpLevelPara = 3.271165 

BW Util details:
bwutil = 0.728673 
total_CMD = 371437 
util_bw = 270656 
Wasted_Col = 85864 
Wasted_Row = 2979 
Idle = 11938 

BW Util Bottlenecks: 
RCDc_limit = 60371 
RCDWRc_limit = 22834 
WTRc_limit = 55455 
RTWc_limit = 246470 
CCDLc_limit = 90075 
rwq = 0 
CCDLc_limit_alone = 62086 
WTRc_limit_alone = 49905 
RTWc_limit_alone = 224031 

Commands details: 
total_CMD = 371437 
n_nop = 86838 
Read = 195312 
Write = 0 
L2_Alloc = 0 
L2_WB = 75344 
n_act = 23368 
n_pre = 23352 
n_ref = 0 
n_req = 214148 
total_req = 270656 

Dual Bus Interface Util: 
issued_total_row = 46720 
issued_total_col = 270656 
Row_Bus_Util =  0.125782 
CoL_Bus_Util = 0.728673 
Either_Row_CoL_Bus_Util = 0.766211 
Issued_on_Two_Bus_Simul_Util = 0.088244 
issued_two_Eff = 0.115169 
queue_avg = 50.710323 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=50.7103
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=371437 n_nop=86839 n_act=23523 n_pre=23507 n_ref_event=0 n_req=214150 n_rd=195312 n_rd_L2_A=0 n_write=0 n_wr_bk=75352 bw_util=0.7287
n_activity=361258 dram_eff=0.7492
bk0: 12176a 225343i bk1: 12176a 228669i bk2: 12160a 224185i bk3: 12160a 225627i bk4: 12200a 225524i bk5: 12200a 226044i bk6: 12224a 224271i bk7: 12224a 226117i bk8: 12224a 225516i bk9: 12224a 224251i bk10: 12224a 227691i bk11: 12224a 226291i bk12: 12224a 226159i bk13: 12224a 223847i bk14: 12224a 226954i bk15: 12224a 227340i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.890156
Row_Buffer_Locality_read = 0.918018
Row_Buffer_Locality_write = 0.601285
Bank_Level_Parallism = 7.070297
Bank_Level_Parallism_Col = 5.581880
Bank_Level_Parallism_Ready = 2.237398
write_to_read_ratio_blp_rw_average = 0.473279
GrpLevelPara = 3.246966 

BW Util details:
bwutil = 0.728694 
total_CMD = 371437 
util_bw = 270664 
Wasted_Col = 86077 
Wasted_Row = 2977 
Idle = 11719 

BW Util Bottlenecks: 
RCDc_limit = 60151 
RCDWRc_limit = 22757 
WTRc_limit = 53709 
RTWc_limit = 244212 
CCDLc_limit = 90000 
rwq = 0 
CCDLc_limit_alone = 62166 
WTRc_limit_alone = 48187 
RTWc_limit_alone = 221900 

Commands details: 
total_CMD = 371437 
n_nop = 86839 
Read = 195312 
Write = 0 
L2_Alloc = 0 
L2_WB = 75352 
n_act = 23523 
n_pre = 23507 
n_ref = 0 
n_req = 214150 
total_req = 270664 

Dual Bus Interface Util: 
issued_total_row = 47030 
issued_total_col = 270664 
Row_Bus_Util =  0.126616 
CoL_Bus_Util = 0.728694 
Either_Row_CoL_Bus_Util = 0.766208 
Issued_on_Two_Bus_Simul_Util = 0.089103 
issued_two_Eff = 0.116290 
queue_avg = 50.164066 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=50.1641
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=371437 n_nop=86604 n_act=23359 n_pre=23343 n_ref_event=0 n_req=214144 n_rd=195312 n_rd_L2_A=0 n_write=0 n_wr_bk=75328 bw_util=0.7286
n_activity=361703 dram_eff=0.7482
bk0: 12176a 224127i bk1: 12176a 225425i bk2: 12160a 226209i bk3: 12160a 228189i bk4: 12200a 229488i bk5: 12200a 227592i bk6: 12224a 228006i bk7: 12224a 226136i bk8: 12224a 227386i bk9: 12224a 224461i bk10: 12224a 230595i bk11: 12224a 225211i bk12: 12224a 225896i bk13: 12224a 223993i bk14: 12224a 225114i bk15: 12224a 225252i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.890919
Row_Buffer_Locality_read = 0.918336
Row_Buffer_Locality_write = 0.606574
Bank_Level_Parallism = 7.037109
Bank_Level_Parallism_Col = 5.557578
Bank_Level_Parallism_Ready = 2.265098
write_to_read_ratio_blp_rw_average = 0.466538
GrpLevelPara = 3.252460 

BW Util details:
bwutil = 0.728630 
total_CMD = 371437 
util_bw = 270640 
Wasted_Col = 86307 
Wasted_Row = 3152 
Idle = 11338 

BW Util Bottlenecks: 
RCDc_limit = 60834 
RCDWRc_limit = 22381 
WTRc_limit = 55291 
RTWc_limit = 238736 
CCDLc_limit = 89676 
rwq = 0 
CCDLc_limit_alone = 62675 
WTRc_limit_alone = 49579 
RTWc_limit_alone = 217447 

Commands details: 
total_CMD = 371437 
n_nop = 86604 
Read = 195312 
Write = 0 
L2_Alloc = 0 
L2_WB = 75328 
n_act = 23359 
n_pre = 23343 
n_ref = 0 
n_req = 214144 
total_req = 270640 

Dual Bus Interface Util: 
issued_total_row = 46702 
issued_total_col = 270640 
Row_Bus_Util =  0.125733 
CoL_Bus_Util = 0.728630 
Either_Row_CoL_Bus_Util = 0.766841 
Issued_on_Two_Bus_Simul_Util = 0.087522 
issued_two_Eff = 0.114134 
queue_avg = 50.251202 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=50.2512
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=371437 n_nop=86753 n_act=23495 n_pre=23479 n_ref_event=0 n_req=214154 n_rd=195312 n_rd_L2_A=0 n_write=0 n_wr_bk=75368 bw_util=0.7287
n_activity=361129 dram_eff=0.7495
bk0: 12176a 224343i bk1: 12176a 222177i bk2: 12160a 226370i bk3: 12160a 223469i bk4: 12200a 225138i bk5: 12200a 221489i bk6: 12224a 221706i bk7: 12224a 221209i bk8: 12224a 227519i bk9: 12224a 223737i bk10: 12224a 225785i bk11: 12224a 229791i bk12: 12224a 224395i bk13: 12224a 218961i bk14: 12224a 225514i bk15: 12224a 225033i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.890289
Row_Buffer_Locality_read = 0.917814
Row_Buffer_Locality_write = 0.604978
Bank_Level_Parallism = 7.145724
Bank_Level_Parallism_Col = 5.661099
Bank_Level_Parallism_Ready = 2.277124
write_to_read_ratio_blp_rw_average = 0.474927
GrpLevelPara = 3.273083 

BW Util details:
bwutil = 0.728737 
total_CMD = 371437 
util_bw = 270680 
Wasted_Col = 86094 
Wasted_Row = 2953 
Idle = 11710 

BW Util Bottlenecks: 
RCDc_limit = 60315 
RCDWRc_limit = 22777 
WTRc_limit = 55953 
RTWc_limit = 248455 
CCDLc_limit = 90704 
rwq = 0 
CCDLc_limit_alone = 62142 
WTRc_limit_alone = 50305 
RTWc_limit_alone = 225541 

Commands details: 
total_CMD = 371437 
n_nop = 86753 
Read = 195312 
Write = 0 
L2_Alloc = 0 
L2_WB = 75368 
n_act = 23495 
n_pre = 23479 
n_ref = 0 
n_req = 214154 
total_req = 270680 

Dual Bus Interface Util: 
issued_total_row = 46974 
issued_total_col = 270680 
Row_Bus_Util =  0.126466 
CoL_Bus_Util = 0.728737 
Either_Row_CoL_Bus_Util = 0.766440 
Issued_on_Two_Bus_Simul_Util = 0.088763 
issued_two_Eff = 0.115813 
queue_avg = 50.822411 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=50.8224
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=371437 n_nop=86803 n_act=23519 n_pre=23503 n_ref_event=0 n_req=214150 n_rd=195312 n_rd_L2_A=0 n_write=0 n_wr_bk=75352 bw_util=0.7287
n_activity=360915 dram_eff=0.7499
bk0: 12176a 225307i bk1: 12176a 220429i bk2: 12160a 223340i bk3: 12160a 226425i bk4: 12200a 226877i bk5: 12200a 224167i bk6: 12224a 225357i bk7: 12224a 227984i bk8: 12224a 223904i bk9: 12224a 222903i bk10: 12224a 222626i bk11: 12224a 226639i bk12: 12224a 222133i bk13: 12224a 221096i bk14: 12224a 223793i bk15: 12224a 225173i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.890175
Row_Buffer_Locality_read = 0.917911
Row_Buffer_Locality_write = 0.602612
Bank_Level_Parallism = 7.148511
Bank_Level_Parallism_Col = 5.661148
Bank_Level_Parallism_Ready = 2.283222
write_to_read_ratio_blp_rw_average = 0.473957
GrpLevelPara = 3.280238 

BW Util details:
bwutil = 0.728694 
total_CMD = 371437 
util_bw = 270664 
Wasted_Col = 85784 
Wasted_Row = 2926 
Idle = 12063 

BW Util Bottlenecks: 
RCDc_limit = 60008 
RCDWRc_limit = 22411 
WTRc_limit = 54490 
RTWc_limit = 251453 
CCDLc_limit = 90163 
rwq = 0 
CCDLc_limit_alone = 61620 
WTRc_limit_alone = 49036 
RTWc_limit_alone = 228364 

Commands details: 
total_CMD = 371437 
n_nop = 86803 
Read = 195312 
Write = 0 
L2_Alloc = 0 
L2_WB = 75352 
n_act = 23519 
n_pre = 23503 
n_ref = 0 
n_req = 214150 
total_req = 270664 

Dual Bus Interface Util: 
issued_total_row = 47022 
issued_total_col = 270664 
Row_Bus_Util =  0.126595 
CoL_Bus_Util = 0.728694 
Either_Row_CoL_Bus_Util = 0.766305 
Issued_on_Two_Bus_Simul_Util = 0.088984 
issued_two_Eff = 0.116121 
queue_avg = 50.975292 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=50.9753
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=371437 n_nop=86919 n_act=23408 n_pre=23392 n_ref_event=0 n_req=214138 n_rd=195312 n_rd_L2_A=0 n_write=0 n_wr_bk=75304 bw_util=0.7286
n_activity=360550 dram_eff=0.7506
bk0: 12176a 224883i bk1: 12176a 225024i bk2: 12160a 223269i bk3: 12160a 225112i bk4: 12200a 222749i bk5: 12200a 221157i bk6: 12224a 226686i bk7: 12224a 224422i bk8: 12224a 227523i bk9: 12224a 225293i bk10: 12224a 224944i bk11: 12224a 223339i bk12: 12224a 225975i bk13: 12224a 227554i bk14: 12224a 224618i bk15: 12224a 232924i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.890687
Row_Buffer_Locality_read = 0.918689
Row_Buffer_Locality_write = 0.600181
Bank_Level_Parallism = 7.106554
Bank_Level_Parallism_Col = 5.616631
Bank_Level_Parallism_Ready = 2.279917
write_to_read_ratio_blp_rw_average = 0.470571
GrpLevelPara = 3.256302 

BW Util details:
bwutil = 0.728565 
total_CMD = 371437 
util_bw = 270616 
Wasted_Col = 85289 
Wasted_Row = 3152 
Idle = 12380 

BW Util Bottlenecks: 
RCDc_limit = 59794 
RCDWRc_limit = 22627 
WTRc_limit = 54454 
RTWc_limit = 241232 
CCDLc_limit = 88603 
rwq = 0 
CCDLc_limit_alone = 61384 
WTRc_limit_alone = 48930 
RTWc_limit_alone = 219537 

Commands details: 
total_CMD = 371437 
n_nop = 86919 
Read = 195312 
Write = 0 
L2_Alloc = 0 
L2_WB = 75304 
n_act = 23408 
n_pre = 23392 
n_ref = 0 
n_req = 214138 
total_req = 270616 

Dual Bus Interface Util: 
issued_total_row = 46800 
issued_total_col = 270616 
Row_Bus_Util =  0.125997 
CoL_Bus_Util = 0.728565 
Either_Row_CoL_Bus_Util = 0.765993 
Issued_on_Two_Bus_Simul_Util = 0.088570 
issued_two_Eff = 0.115627 
queue_avg = 50.387032 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=50.387
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=371437 n_nop=86913 n_act=23467 n_pre=23451 n_ref_event=0 n_req=214146 n_rd=195312 n_rd_L2_A=0 n_write=0 n_wr_bk=75336 bw_util=0.7287
n_activity=361233 dram_eff=0.7492
bk0: 12176a 225524i bk1: 12176a 222223i bk2: 12160a 222961i bk3: 12160a 227419i bk4: 12200a 223142i bk5: 12200a 223099i bk6: 12224a 222909i bk7: 12224a 221400i bk8: 12224a 228111i bk9: 12224a 225169i bk10: 12224a 224609i bk11: 12224a 227904i bk12: 12224a 225995i bk13: 12224a 222523i bk14: 12224a 222539i bk15: 12224a 228130i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.890416
Row_Buffer_Locality_read = 0.918612
Row_Buffer_Locality_write = 0.598014
Bank_Level_Parallism = 7.129098
Bank_Level_Parallism_Col = 5.645179
Bank_Level_Parallism_Ready = 2.299666
write_to_read_ratio_blp_rw_average = 0.473400
GrpLevelPara = 3.275244 

BW Util details:
bwutil = 0.728651 
total_CMD = 371437 
util_bw = 270648 
Wasted_Col = 85895 
Wasted_Row = 3037 
Idle = 11857 

BW Util Bottlenecks: 
RCDc_limit = 59818 
RCDWRc_limit = 23017 
WTRc_limit = 55347 
RTWc_limit = 248250 
CCDLc_limit = 89800 
rwq = 0 
CCDLc_limit_alone = 61730 
WTRc_limit_alone = 49797 
RTWc_limit_alone = 225730 

Commands details: 
total_CMD = 371437 
n_nop = 86913 
Read = 195312 
Write = 0 
L2_Alloc = 0 
L2_WB = 75336 
n_act = 23467 
n_pre = 23451 
n_ref = 0 
n_req = 214146 
total_req = 270648 

Dual Bus Interface Util: 
issued_total_row = 46918 
issued_total_col = 270648 
Row_Bus_Util =  0.126315 
CoL_Bus_Util = 0.728651 
Either_Row_CoL_Bus_Util = 0.766009 
Issued_on_Two_Bus_Simul_Util = 0.088957 
issued_two_Eff = 0.116131 
queue_avg = 50.830791 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=50.8308
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=371437 n_nop=86724 n_act=23294 n_pre=23278 n_ref_event=0 n_req=214158 n_rd=195312 n_rd_L2_A=0 n_write=0 n_wr_bk=75384 bw_util=0.7288
n_activity=361503 dram_eff=0.7488
bk0: 12176a 224029i bk1: 12176a 222680i bk2: 12160a 223625i bk3: 12160a 221633i bk4: 12200a 222194i bk5: 12200a 226840i bk6: 12224a 223350i bk7: 12224a 221381i bk8: 12224a 224479i bk9: 12224a 226160i bk10: 12224a 228130i bk11: 12224a 225333i bk12: 12224a 227596i bk13: 12224a 224642i bk14: 12224a 224430i bk15: 12224a 224526i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.891230
Row_Buffer_Locality_read = 0.918710
Row_Buffer_Locality_write = 0.606442
Bank_Level_Parallism = 7.129582
Bank_Level_Parallism_Col = 5.652200
Bank_Level_Parallism_Ready = 2.270750
write_to_read_ratio_blp_rw_average = 0.472494
GrpLevelPara = 3.268229 

BW Util details:
bwutil = 0.728780 
total_CMD = 371437 
util_bw = 270696 
Wasted_Col = 85841 
Wasted_Row = 3389 
Idle = 11511 

BW Util Bottlenecks: 
RCDc_limit = 60817 
RCDWRc_limit = 22459 
WTRc_limit = 54682 
RTWc_limit = 248872 
CCDLc_limit = 90159 
rwq = 0 
CCDLc_limit_alone = 61878 
WTRc_limit_alone = 49142 
RTWc_limit_alone = 226131 

Commands details: 
total_CMD = 371437 
n_nop = 86724 
Read = 195312 
Write = 0 
L2_Alloc = 0 
L2_WB = 75384 
n_act = 23294 
n_pre = 23278 
n_ref = 0 
n_req = 214158 
total_req = 270696 

Dual Bus Interface Util: 
issued_total_row = 46572 
issued_total_col = 270696 
Row_Bus_Util =  0.125383 
CoL_Bus_Util = 0.728780 
Either_Row_CoL_Bus_Util = 0.766518 
Issued_on_Two_Bus_Simul_Util = 0.087646 
issued_two_Eff = 0.114343 
queue_avg = 51.073177 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=51.0732
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=371437 n_nop=86701 n_act=23323 n_pre=23307 n_ref_event=0 n_req=214153 n_rd=195312 n_rd_L2_A=0 n_write=0 n_wr_bk=75364 bw_util=0.7287
n_activity=361245 dram_eff=0.7493
bk0: 12176a 224976i bk1: 12176a 224528i bk2: 12160a 225709i bk3: 12160a 226407i bk4: 12200a 226821i bk5: 12200a 220950i bk6: 12224a 225565i bk7: 12224a 225832i bk8: 12224a 228560i bk9: 12224a 224966i bk10: 12224a 229362i bk11: 12224a 225735i bk12: 12224a 225938i bk13: 12224a 227162i bk14: 12224a 226615i bk15: 12224a 225775i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.891092
Row_Buffer_Locality_read = 0.918602
Row_Buffer_Locality_write = 0.605913
Bank_Level_Parallism = 7.067462
Bank_Level_Parallism_Col = 5.588871
Bank_Level_Parallism_Ready = 2.257799
write_to_read_ratio_blp_rw_average = 0.473479
GrpLevelPara = 3.256454 

BW Util details:
bwutil = 0.728727 
total_CMD = 371437 
util_bw = 270676 
Wasted_Col = 86077 
Wasted_Row = 2958 
Idle = 11726 

BW Util Bottlenecks: 
RCDc_limit = 60416 
RCDWRc_limit = 22457 
WTRc_limit = 53549 
RTWc_limit = 246020 
CCDLc_limit = 90603 
rwq = 0 
CCDLc_limit_alone = 62769 
WTRc_limit_alone = 47707 
RTWc_limit_alone = 224028 

Commands details: 
total_CMD = 371437 
n_nop = 86701 
Read = 195312 
Write = 0 
L2_Alloc = 0 
L2_WB = 75364 
n_act = 23323 
n_pre = 23307 
n_ref = 0 
n_req = 214153 
total_req = 270676 

Dual Bus Interface Util: 
issued_total_row = 46630 
issued_total_col = 270676 
Row_Bus_Util =  0.125539 
CoL_Bus_Util = 0.728727 
Either_Row_CoL_Bus_Util = 0.766580 
Issued_on_Two_Bus_Simul_Util = 0.087686 
issued_two_Eff = 0.114387 
queue_avg = 51.127918 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=51.1279
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=371437 n_nop=86725 n_act=23416 n_pre=23400 n_ref_event=0 n_req=214160 n_rd=195320 n_rd_L2_A=0 n_write=0 n_wr_bk=75360 bw_util=0.7287
n_activity=361503 dram_eff=0.7488
bk0: 12176a 223916i bk1: 12176a 227191i bk2: 12160a 225672i bk3: 12160a 228765i bk4: 12200a 226226i bk5: 12208a 223700i bk6: 12224a 221623i bk7: 12224a 225618i bk8: 12224a 223995i bk9: 12224a 227362i bk10: 12224a 227692i bk11: 12224a 227119i bk12: 12224a 221208i bk13: 12224a 227882i bk14: 12224a 225574i bk15: 12224a 224150i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.890661
Row_Buffer_Locality_read = 0.918155
Row_Buffer_Locality_write = 0.605626
Bank_Level_Parallism = 7.080356
Bank_Level_Parallism_Col = 5.594462
Bank_Level_Parallism_Ready = 2.250307
write_to_read_ratio_blp_rw_average = 0.471304
GrpLevelPara = 3.274329 

BW Util details:
bwutil = 0.728737 
total_CMD = 371437 
util_bw = 270680 
Wasted_Col = 86433 
Wasted_Row = 2962 
Idle = 11362 

BW Util Bottlenecks: 
RCDc_limit = 61534 
RCDWRc_limit = 22376 
WTRc_limit = 55780 
RTWc_limit = 244912 
CCDLc_limit = 91814 
rwq = 0 
CCDLc_limit_alone = 63116 
WTRc_limit_alone = 49826 
RTWc_limit_alone = 222168 

Commands details: 
total_CMD = 371437 
n_nop = 86725 
Read = 195320 
Write = 0 
L2_Alloc = 0 
L2_WB = 75360 
n_act = 23416 
n_pre = 23400 
n_ref = 0 
n_req = 214160 
total_req = 270680 

Dual Bus Interface Util: 
issued_total_row = 46816 
issued_total_col = 270680 
Row_Bus_Util =  0.126040 
CoL_Bus_Util = 0.728737 
Either_Row_CoL_Bus_Util = 0.766515 
Issued_on_Two_Bus_Simul_Util = 0.088263 
issued_two_Eff = 0.115148 
queue_avg = 51.205513 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=51.2055
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=371437 n_nop=86616 n_act=23389 n_pre=23373 n_ref_event=0 n_req=214150 n_rd=195320 n_rd_L2_A=0 n_write=0 n_wr_bk=75320 bw_util=0.7286
n_activity=362167 dram_eff=0.7473
bk0: 12176a 224968i bk1: 12176a 226602i bk2: 12160a 222730i bk3: 12160a 227839i bk4: 12200a 228416i bk5: 12208a 226927i bk6: 12224a 223007i bk7: 12224a 227275i bk8: 12224a 222572i bk9: 12224a 222594i bk10: 12224a 227631i bk11: 12224a 227904i bk12: 12224a 223832i bk13: 12224a 226934i bk14: 12224a 226526i bk15: 12224a 226227i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.890782
Row_Buffer_Locality_read = 0.918493
Row_Buffer_Locality_write = 0.603346
Bank_Level_Parallism = 7.055557
Bank_Level_Parallism_Col = 5.569325
Bank_Level_Parallism_Ready = 2.248068
write_to_read_ratio_blp_rw_average = 0.475314
GrpLevelPara = 3.251486 

BW Util details:
bwutil = 0.728630 
total_CMD = 371437 
util_bw = 270640 
Wasted_Col = 87014 
Wasted_Row = 3077 
Idle = 10706 

BW Util Bottlenecks: 
RCDc_limit = 61219 
RCDWRc_limit = 23087 
WTRc_limit = 54521 
RTWc_limit = 248292 
CCDLc_limit = 91251 
rwq = 0 
CCDLc_limit_alone = 63353 
WTRc_limit_alone = 49094 
RTWc_limit_alone = 225821 

Commands details: 
total_CMD = 371437 
n_nop = 86616 
Read = 195320 
Write = 0 
L2_Alloc = 0 
L2_WB = 75320 
n_act = 23389 
n_pre = 23373 
n_ref = 0 
n_req = 214150 
total_req = 270640 

Dual Bus Interface Util: 
issued_total_row = 46762 
issued_total_col = 270640 
Row_Bus_Util =  0.125895 
CoL_Bus_Util = 0.728630 
Either_Row_CoL_Bus_Util = 0.766808 
Issued_on_Two_Bus_Simul_Util = 0.087716 
issued_two_Eff = 0.114391 
queue_avg = 51.192360 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=51.1924
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=371437 n_nop=86670 n_act=23501 n_pre=23485 n_ref_event=0 n_req=214166 n_rd=195320 n_rd_L2_A=0 n_write=0 n_wr_bk=75384 bw_util=0.7288
n_activity=360941 dram_eff=0.75
bk0: 12176a 225547i bk1: 12176a 224417i bk2: 12160a 228257i bk3: 12160a 230542i bk4: 12200a 225434i bk5: 12208a 226484i bk6: 12224a 224721i bk7: 12224a 226398i bk8: 12224a 220063i bk9: 12224a 221286i bk10: 12224a 227589i bk11: 12224a 224425i bk12: 12224a 224872i bk13: 12224a 225800i bk14: 12224a 225302i bk15: 12224a 228285i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.890267
Row_Buffer_Locality_read = 0.917832
Row_Buffer_Locality_write = 0.604585
Bank_Level_Parallism = 7.086237
Bank_Level_Parallism_Col = 5.607895
Bank_Level_Parallism_Ready = 2.274082
write_to_read_ratio_blp_rw_average = 0.468072
GrpLevelPara = 3.257299 

BW Util details:
bwutil = 0.728802 
total_CMD = 371437 
util_bw = 270704 
Wasted_Col = 85431 
Wasted_Row = 3398 
Idle = 11904 

BW Util Bottlenecks: 
RCDc_limit = 60290 
RCDWRc_limit = 22591 
WTRc_limit = 55731 
RTWc_limit = 241183 
CCDLc_limit = 89351 
rwq = 0 
CCDLc_limit_alone = 61907 
WTRc_limit_alone = 50029 
RTWc_limit_alone = 219441 

Commands details: 
total_CMD = 371437 
n_nop = 86670 
Read = 195320 
Write = 0 
L2_Alloc = 0 
L2_WB = 75384 
n_act = 23501 
n_pre = 23485 
n_ref = 0 
n_req = 214166 
total_req = 270704 

Dual Bus Interface Util: 
issued_total_row = 46986 
issued_total_col = 270704 
Row_Bus_Util =  0.126498 
CoL_Bus_Util = 0.728802 
Either_Row_CoL_Bus_Util = 0.766663 
Issued_on_Two_Bus_Simul_Util = 0.088637 
issued_two_Eff = 0.115614 
queue_avg = 50.782028 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=50.782
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=371437 n_nop=86615 n_act=23595 n_pre=23579 n_ref_event=0 n_req=214160 n_rd=195320 n_rd_L2_A=0 n_write=0 n_wr_bk=75360 bw_util=0.7287
n_activity=361579 dram_eff=0.7486
bk0: 12176a 222568i bk1: 12176a 227584i bk2: 12160a 221015i bk3: 12160a 224131i bk4: 12200a 225453i bk5: 12208a 222477i bk6: 12224a 222470i bk7: 12224a 223329i bk8: 12224a 223398i bk9: 12224a 218972i bk10: 12224a 230992i bk11: 12224a 224396i bk12: 12224a 222981i bk13: 12224a 220997i bk14: 12224a 223037i bk15: 12224a 223423i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.889825
Row_Buffer_Locality_read = 0.917535
Row_Buffer_Locality_write = 0.602548
Bank_Level_Parallism = 7.162013
Bank_Level_Parallism_Col = 5.657845
Bank_Level_Parallism_Ready = 2.272543
write_to_read_ratio_blp_rw_average = 0.473686
GrpLevelPara = 3.278238 

BW Util details:
bwutil = 0.728737 
total_CMD = 371437 
util_bw = 270680 
Wasted_Col = 86553 
Wasted_Row = 2991 
Idle = 11213 

BW Util Bottlenecks: 
RCDc_limit = 61679 
RCDWRc_limit = 22528 
WTRc_limit = 55309 
RTWc_limit = 251489 
CCDLc_limit = 91985 
rwq = 0 
CCDLc_limit_alone = 63322 
WTRc_limit_alone = 49745 
RTWc_limit_alone = 228390 

Commands details: 
total_CMD = 371437 
n_nop = 86615 
Read = 195320 
Write = 0 
L2_Alloc = 0 
L2_WB = 75360 
n_act = 23595 
n_pre = 23579 
n_ref = 0 
n_req = 214160 
total_req = 270680 

Dual Bus Interface Util: 
issued_total_row = 47174 
issued_total_col = 270680 
Row_Bus_Util =  0.127004 
CoL_Bus_Util = 0.728737 
Either_Row_CoL_Bus_Util = 0.766811 
Issued_on_Two_Bus_Simul_Util = 0.088930 
issued_two_Eff = 0.115974 
queue_avg = 51.462078 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=51.4621
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=371437 n_nop=86686 n_act=23524 n_pre=23508 n_ref_event=0 n_req=214151 n_rd=195312 n_rd_L2_A=0 n_write=0 n_wr_bk=75356 bw_util=0.7287
n_activity=360880 dram_eff=0.75
bk0: 12176a 225395i bk1: 12168a 223910i bk2: 12160a 226278i bk3: 12160a 225416i bk4: 12200a 222729i bk5: 12208a 224021i bk6: 12224a 224705i bk7: 12224a 226968i bk8: 12224a 227725i bk9: 12224a 223180i bk10: 12224a 226923i bk11: 12224a 226899i bk12: 12224a 223852i bk13: 12224a 226401i bk14: 12224a 222651i bk15: 12224a 222180i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.890152
Row_Buffer_Locality_read = 0.917680
Row_Buffer_Locality_write = 0.604756
Bank_Level_Parallism = 7.117049
Bank_Level_Parallism_Col = 5.626375
Bank_Level_Parallism_Ready = 2.276279
write_to_read_ratio_blp_rw_average = 0.467364
GrpLevelPara = 3.254640 

BW Util details:
bwutil = 0.728705 
total_CMD = 371437 
util_bw = 270668 
Wasted_Col = 85845 
Wasted_Row = 2893 
Idle = 12031 

BW Util Bottlenecks: 
RCDc_limit = 61021 
RCDWRc_limit = 22755 
WTRc_limit = 57599 
RTWc_limit = 241212 
CCDLc_limit = 91048 
rwq = 0 
CCDLc_limit_alone = 63285 
WTRc_limit_alone = 51564 
RTWc_limit_alone = 219484 

Commands details: 
total_CMD = 371437 
n_nop = 86686 
Read = 195312 
Write = 0 
L2_Alloc = 0 
L2_WB = 75356 
n_act = 23524 
n_pre = 23508 
n_ref = 0 
n_req = 214151 
total_req = 270668 

Dual Bus Interface Util: 
issued_total_row = 47032 
issued_total_col = 270668 
Row_Bus_Util =  0.126622 
CoL_Bus_Util = 0.728705 
Either_Row_CoL_Bus_Util = 0.766620 
Issued_on_Two_Bus_Simul_Util = 0.088707 
issued_two_Eff = 0.115712 
queue_avg = 51.252392 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=51.2524
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=371437 n_nop=86549 n_act=23934 n_pre=23918 n_ref_event=0 n_req=214146 n_rd=195312 n_rd_L2_A=0 n_write=0 n_wr_bk=75336 bw_util=0.7287
n_activity=361221 dram_eff=0.7493
bk0: 12176a 224334i bk1: 12168a 223195i bk2: 12160a 223774i bk3: 12160a 225080i bk4: 12200a 219714i bk5: 12208a 221320i bk6: 12224a 224793i bk7: 12224a 221303i bk8: 12224a 221964i bk9: 12224a 219974i bk10: 12224a 222170i bk11: 12224a 220520i bk12: 12224a 225534i bk13: 12224a 222595i bk14: 12224a 226543i bk15: 12224a 222407i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.888235
Row_Buffer_Locality_read = 0.916242
Row_Buffer_Locality_write = 0.597802
Bank_Level_Parallism = 7.206098
Bank_Level_Parallism_Col = 5.671785
Bank_Level_Parallism_Ready = 2.275879
write_to_read_ratio_blp_rw_average = 0.469625
GrpLevelPara = 3.271791 

BW Util details:
bwutil = 0.728651 
total_CMD = 371437 
util_bw = 270648 
Wasted_Col = 86062 
Wasted_Row = 2974 
Idle = 11753 

BW Util Bottlenecks: 
RCDc_limit = 61803 
RCDWRc_limit = 22265 
WTRc_limit = 56947 
RTWc_limit = 246773 
CCDLc_limit = 89934 
rwq = 0 
CCDLc_limit_alone = 62463 
WTRc_limit_alone = 51203 
RTWc_limit_alone = 225046 

Commands details: 
total_CMD = 371437 
n_nop = 86549 
Read = 195312 
Write = 0 
L2_Alloc = 0 
L2_WB = 75336 
n_act = 23934 
n_pre = 23918 
n_ref = 0 
n_req = 214146 
total_req = 270648 

Dual Bus Interface Util: 
issued_total_row = 47852 
issued_total_col = 270648 
Row_Bus_Util =  0.128829 
CoL_Bus_Util = 0.728651 
Either_Row_CoL_Bus_Util = 0.766989 
Issued_on_Two_Bus_Simul_Util = 0.090492 
issued_two_Eff = 0.117983 
queue_avg = 51.020821 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=51.0208
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 2): 
Ready @ 445729 -   mf: uid=64564747, sid4294967295:w4294967295, part=22, addr=0xc249b500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (445629), 
Ready @ 445736 -   mf: uid=64564748, sid4294967295:w4294967295, part=22, addr=0xc249b580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (445636), 
DRAM[22]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=371437 n_nop=86802 n_act=23489 n_pre=23473 n_ref_event=0 n_req=214159 n_rd=195320 n_rd_L2_A=0 n_write=0 n_wr_bk=75356 bw_util=0.7287
n_activity=361535 dram_eff=0.7487
bk0: 12176a 229011i bk1: 12176a 227042i bk2: 12160a 226081i bk3: 12160a 224541i bk4: 12200a 225920i bk5: 12208a 222550i bk6: 12224a 227623i bk7: 12224a 224469i bk8: 12224a 227897i bk9: 12224a 226375i bk10: 12224a 225350i bk11: 12224a 225208i bk12: 12224a 226541i bk13: 12224a 229718i bk14: 12224a 227714i bk15: 12224a 223460i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.890320
Row_Buffer_Locality_read = 0.918298
Row_Buffer_Locality_write = 0.600244
Bank_Level_Parallism = 7.048110
Bank_Level_Parallism_Col = 5.563824
Bank_Level_Parallism_Ready = 2.248301
write_to_read_ratio_blp_rw_average = 0.472402
GrpLevelPara = 3.248051 

BW Util details:
bwutil = 0.728727 
total_CMD = 371437 
util_bw = 270676 
Wasted_Col = 86125 
Wasted_Row = 3246 
Idle = 11390 

BW Util Bottlenecks: 
RCDc_limit = 59950 
RCDWRc_limit = 22269 
WTRc_limit = 53717 
RTWc_limit = 244896 
CCDLc_limit = 88991 
rwq = 0 
CCDLc_limit_alone = 61993 
WTRc_limit_alone = 48320 
RTWc_limit_alone = 223295 

Commands details: 
total_CMD = 371437 
n_nop = 86802 
Read = 195320 
Write = 0 
L2_Alloc = 0 
L2_WB = 75356 
n_act = 23489 
n_pre = 23473 
n_ref = 0 
n_req = 214159 
total_req = 270676 

Dual Bus Interface Util: 
issued_total_row = 46962 
issued_total_col = 270676 
Row_Bus_Util =  0.126433 
CoL_Bus_Util = 0.728727 
Either_Row_CoL_Bus_Util = 0.766308 
Issued_on_Two_Bus_Simul_Util = 0.088852 
issued_two_Eff = 0.115948 
queue_avg = 50.365883 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=50.3659
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=371437 n_nop=86520 n_act=23565 n_pre=23549 n_ref_event=0 n_req=214149 n_rd=195320 n_rd_L2_A=0 n_write=0 n_wr_bk=75316 bw_util=0.7286
n_activity=361146 dram_eff=0.7494
bk0: 12176a 226065i bk1: 12176a 222098i bk2: 12160a 226551i bk3: 12160a 225419i bk4: 12200a 227283i bk5: 12208a 225513i bk6: 12224a 226304i bk7: 12224a 228771i bk8: 12224a 223851i bk9: 12224a 222832i bk10: 12224a 231283i bk11: 12224a 225729i bk12: 12224a 227681i bk13: 12224a 225108i bk14: 12224a 226811i bk15: 12224a 220906i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.889960
Row_Buffer_Locality_read = 0.917576
Row_Buffer_Locality_write = 0.603484
Bank_Level_Parallism = 7.074179
Bank_Level_Parallism_Col = 5.578332
Bank_Level_Parallism_Ready = 2.254552
write_to_read_ratio_blp_rw_average = 0.470910
GrpLevelPara = 3.252318 

BW Util details:
bwutil = 0.728619 
total_CMD = 371437 
util_bw = 270636 
Wasted_Col = 86215 
Wasted_Row = 2899 
Idle = 11687 

BW Util Bottlenecks: 
RCDc_limit = 61485 
RCDWRc_limit = 22306 
WTRc_limit = 53849 
RTWc_limit = 244439 
CCDLc_limit = 90070 
rwq = 0 
CCDLc_limit_alone = 62377 
WTRc_limit_alone = 48375 
RTWc_limit_alone = 222220 

Commands details: 
total_CMD = 371437 
n_nop = 86520 
Read = 195320 
Write = 0 
L2_Alloc = 0 
L2_WB = 75316 
n_act = 23565 
n_pre = 23549 
n_ref = 0 
n_req = 214149 
total_req = 270636 

Dual Bus Interface Util: 
issued_total_row = 47114 
issued_total_col = 270636 
Row_Bus_Util =  0.126843 
CoL_Bus_Util = 0.728619 
Either_Row_CoL_Bus_Util = 0.767067 
Issued_on_Two_Bus_Simul_Util = 0.088395 
issued_two_Eff = 0.115237 
queue_avg = 50.717548 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=50.7175
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=371437 n_nop=86524 n_act=23667 n_pre=23651 n_ref_event=0 n_req=214154 n_rd=195312 n_rd_L2_A=0 n_write=0 n_wr_bk=75368 bw_util=0.7287
n_activity=361559 dram_eff=0.7486
bk0: 12176a 223212i bk1: 12168a 221267i bk2: 12160a 225755i bk3: 12160a 223336i bk4: 12200a 222577i bk5: 12208a 221754i bk6: 12224a 225223i bk7: 12224a 224997i bk8: 12224a 221668i bk9: 12224a 222429i bk10: 12224a 224060i bk11: 12224a 225769i bk12: 12224a 224228i bk13: 12224a 225691i bk14: 12224a 226274i bk15: 12224a 224177i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.889486
Row_Buffer_Locality_read = 0.917266
Row_Buffer_Locality_write = 0.601529
Bank_Level_Parallism = 7.150635
Bank_Level_Parallism_Col = 5.640651
Bank_Level_Parallism_Ready = 2.273940
write_to_read_ratio_blp_rw_average = 0.471239
GrpLevelPara = 3.272221 

BW Util details:
bwutil = 0.728737 
total_CMD = 371437 
util_bw = 270680 
Wasted_Col = 86585 
Wasted_Row = 2805 
Idle = 11367 

BW Util Bottlenecks: 
RCDc_limit = 61021 
RCDWRc_limit = 22839 
WTRc_limit = 57751 
RTWc_limit = 245785 
CCDLc_limit = 90356 
rwq = 0 
CCDLc_limit_alone = 62820 
WTRc_limit_alone = 52166 
RTWc_limit_alone = 223834 

Commands details: 
total_CMD = 371437 
n_nop = 86524 
Read = 195312 
Write = 0 
L2_Alloc = 0 
L2_WB = 75368 
n_act = 23667 
n_pre = 23651 
n_ref = 0 
n_req = 214154 
total_req = 270680 

Dual Bus Interface Util: 
issued_total_row = 47318 
issued_total_col = 270680 
Row_Bus_Util =  0.127392 
CoL_Bus_Util = 0.728737 
Either_Row_CoL_Bus_Util = 0.767056 
Issued_on_Two_Bus_Simul_Util = 0.089073 
issued_two_Eff = 0.116123 
queue_avg = 50.930962 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=50.931
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=371437 n_nop=86759 n_act=23390 n_pre=23374 n_ref_event=0 n_req=214156 n_rd=195312 n_rd_L2_A=0 n_write=0 n_wr_bk=75376 bw_util=0.7288
n_activity=361478 dram_eff=0.7488
bk0: 12176a 223538i bk1: 12168a 227118i bk2: 12160a 225260i bk3: 12160a 224472i bk4: 12200a 222511i bk5: 12208a 226847i bk6: 12224a 225636i bk7: 12224a 226183i bk8: 12224a 229360i bk9: 12224a 222740i bk10: 12224a 224104i bk11: 12224a 222091i bk12: 12224a 226470i bk13: 12224a 226936i bk14: 12224a 229912i bk15: 12224a 227260i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.890781
Row_Buffer_Locality_read = 0.918617
Row_Buffer_Locality_write = 0.602261
Bank_Level_Parallism = 7.073625
Bank_Level_Parallism_Col = 5.586660
Bank_Level_Parallism_Ready = 2.250698
write_to_read_ratio_blp_rw_average = 0.475996
GrpLevelPara = 3.269241 

BW Util details:
bwutil = 0.728759 
total_CMD = 371437 
util_bw = 270688 
Wasted_Col = 86252 
Wasted_Row = 3089 
Idle = 11408 

BW Util Bottlenecks: 
RCDc_limit = 60832 
RCDWRc_limit = 22525 
WTRc_limit = 54194 
RTWc_limit = 246669 
CCDLc_limit = 89266 
rwq = 0 
CCDLc_limit_alone = 61594 
WTRc_limit_alone = 48808 
RTWc_limit_alone = 224383 

Commands details: 
total_CMD = 371437 
n_nop = 86759 
Read = 195312 
Write = 0 
L2_Alloc = 0 
L2_WB = 75376 
n_act = 23390 
n_pre = 23374 
n_ref = 0 
n_req = 214156 
total_req = 270688 

Dual Bus Interface Util: 
issued_total_row = 46764 
issued_total_col = 270688 
Row_Bus_Util =  0.125900 
CoL_Bus_Util = 0.728759 
Either_Row_CoL_Bus_Util = 0.766423 
Issued_on_Two_Bus_Simul_Util = 0.088236 
issued_two_Eff = 0.115127 
queue_avg = 51.146877 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=51.1469
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=371437 n_nop=86768 n_act=23704 n_pre=23688 n_ref_event=0 n_req=214141 n_rd=195312 n_rd_L2_A=0 n_write=0 n_wr_bk=75316 bw_util=0.7286
n_activity=360673 dram_eff=0.7503
bk0: 12176a 219610i bk1: 12168a 220815i bk2: 12160a 222805i bk3: 12160a 224800i bk4: 12200a 224060i bk5: 12208a 224097i bk6: 12224a 226280i bk7: 12224a 222971i bk8: 12224a 218043i bk9: 12224a 223811i bk10: 12224a 221209i bk11: 12224a 219346i bk12: 12224a 223022i bk13: 12224a 221132i bk14: 12224a 221273i bk15: 12224a 223743i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.889307
Row_Buffer_Locality_read = 0.917199
Row_Buffer_Locality_write = 0.599979
Bank_Level_Parallism = 7.238892
Bank_Level_Parallism_Col = 5.721947
Bank_Level_Parallism_Ready = 2.294615
write_to_read_ratio_blp_rw_average = 0.473618
GrpLevelPara = 3.290546 

BW Util details:
bwutil = 0.728597 
total_CMD = 371437 
util_bw = 270628 
Wasted_Col = 85959 
Wasted_Row = 2600 
Idle = 12250 

BW Util Bottlenecks: 
RCDc_limit = 60567 
RCDWRc_limit = 23121 
WTRc_limit = 58187 
RTWc_limit = 252279 
CCDLc_limit = 91555 
rwq = 0 
CCDLc_limit_alone = 63539 
WTRc_limit_alone = 52510 
RTWc_limit_alone = 229940 

Commands details: 
total_CMD = 371437 
n_nop = 86768 
Read = 195312 
Write = 0 
L2_Alloc = 0 
L2_WB = 75316 
n_act = 23704 
n_pre = 23688 
n_ref = 0 
n_req = 214141 
total_req = 270628 

Dual Bus Interface Util: 
issued_total_row = 47392 
issued_total_col = 270628 
Row_Bus_Util =  0.127591 
CoL_Bus_Util = 0.728597 
Either_Row_CoL_Bus_Util = 0.766399 
Issued_on_Two_Bus_Simul_Util = 0.089789 
issued_two_Eff = 0.117157 
queue_avg = 51.340412 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=51.3404
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=371437 n_nop=86659 n_act=23621 n_pre=23605 n_ref_event=0 n_req=214132 n_rd=195312 n_rd_L2_A=0 n_write=0 n_wr_bk=75280 bw_util=0.7285
n_activity=360875 dram_eff=0.7498
bk0: 12176a 220180i bk1: 12168a 225107i bk2: 12160a 223924i bk3: 12160a 222954i bk4: 12200a 221593i bk5: 12208a 225649i bk6: 12224a 224925i bk7: 12224a 223864i bk8: 12224a 224015i bk9: 12224a 223520i bk10: 12224a 224440i bk11: 12224a 219546i bk12: 12224a 224335i bk13: 12224a 224463i bk14: 12224a 223168i bk15: 12224a 222361i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.889690
Row_Buffer_Locality_read = 0.917450
Row_Buffer_Locality_write = 0.601594
Bank_Level_Parallism = 7.185822
Bank_Level_Parallism_Col = 5.674860
Bank_Level_Parallism_Ready = 2.280718
write_to_read_ratio_blp_rw_average = 0.470466
GrpLevelPara = 3.271929 

BW Util details:
bwutil = 0.728500 
total_CMD = 371437 
util_bw = 270592 
Wasted_Col = 85977 
Wasted_Row = 2900 
Idle = 11968 

BW Util Bottlenecks: 
RCDc_limit = 61461 
RCDWRc_limit = 22809 
WTRc_limit = 57068 
RTWc_limit = 249068 
CCDLc_limit = 90423 
rwq = 0 
CCDLc_limit_alone = 62302 
WTRc_limit_alone = 50956 
RTWc_limit_alone = 227059 

Commands details: 
total_CMD = 371437 
n_nop = 86659 
Read = 195312 
Write = 0 
L2_Alloc = 0 
L2_WB = 75280 
n_act = 23621 
n_pre = 23605 
n_ref = 0 
n_req = 214132 
total_req = 270592 

Dual Bus Interface Util: 
issued_total_row = 47226 
issued_total_col = 270592 
Row_Bus_Util =  0.127144 
CoL_Bus_Util = 0.728500 
Either_Row_CoL_Bus_Util = 0.766693 
Issued_on_Two_Bus_Simul_Util = 0.088952 
issued_two_Eff = 0.116020 
queue_avg = 51.048893 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=51.0489
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=371437 n_nop=86344 n_act=24526 n_pre=24510 n_ref_event=0 n_req=214134 n_rd=195304 n_rd_L2_A=0 n_write=0 n_wr_bk=75320 bw_util=0.7286
n_activity=359558 dram_eff=0.7527
bk0: 12176a 216730i bk1: 12168a 219052i bk2: 12160a 217562i bk3: 12160a 221485i bk4: 12200a 222217i bk5: 12200a 216875i bk6: 12224a 217347i bk7: 12224a 222529i bk8: 12224a 216394i bk9: 12224a 218842i bk10: 12224a 220780i bk11: 12224a 217028i bk12: 12224a 218956i bk13: 12224a 219928i bk14: 12224a 220985i bk15: 12224a 219980i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.885464
Row_Buffer_Locality_read = 0.913187
Row_Buffer_Locality_write = 0.597929
Bank_Level_Parallism = 7.407943
Bank_Level_Parallism_Col = 5.818869
Bank_Level_Parallism_Ready = 2.306370
write_to_read_ratio_blp_rw_average = 0.472878
GrpLevelPara = 3.309840 

BW Util details:
bwutil = 0.728587 
total_CMD = 371437 
util_bw = 270624 
Wasted_Col = 84183 
Wasted_Row = 2976 
Idle = 13654 

BW Util Bottlenecks: 
RCDc_limit = 63085 
RCDWRc_limit = 22283 
WTRc_limit = 57507 
RTWc_limit = 254201 
CCDLc_limit = 88330 
rwq = 0 
CCDLc_limit_alone = 60295 
WTRc_limit_alone = 51914 
RTWc_limit_alone = 231759 

Commands details: 
total_CMD = 371437 
n_nop = 86344 
Read = 195304 
Write = 0 
L2_Alloc = 0 
L2_WB = 75320 
n_act = 24526 
n_pre = 24510 
n_ref = 0 
n_req = 214134 
total_req = 270624 

Dual Bus Interface Util: 
issued_total_row = 49036 
issued_total_col = 270624 
Row_Bus_Util =  0.132017 
CoL_Bus_Util = 0.728587 
Either_Row_CoL_Bus_Util = 0.767541 
Issued_on_Two_Bus_Simul_Util = 0.093063 
issued_two_Eff = 0.121248 
queue_avg = 51.767723 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=51.7677
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=371437 n_nop=71934 n_act=46387 n_pre=46371 n_ref_event=0 n_req=214150 n_rd=195304 n_rd_L2_A=0 n_write=0 n_wr_bk=75384 bw_util=0.7288
n_activity=364618 dram_eff=0.7424
bk0: 12176a 128442i bk1: 12168a 139033i bk2: 12160a 129900i bk3: 12160a 129755i bk4: 12200a 132494i bk5: 12200a 130218i bk6: 12224a 126376i bk7: 12224a 132813i bk8: 12224a 127330i bk9: 12224a 130344i bk10: 12224a 132184i bk11: 12224a 129896i bk12: 12224a 132063i bk13: 12224a 127751i bk14: 12224a 127346i bk15: 12224a 135182i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.783390
Row_Buffer_Locality_read = 0.815017
Row_Buffer_Locality_write = 0.455640
Bank_Level_Parallism = 11.155935
Bank_Level_Parallism_Col = 7.450214
Bank_Level_Parallism_Ready = 2.596606
write_to_read_ratio_blp_rw_average = 0.449639
GrpLevelPara = 3.646824 

BW Util details:
bwutil = 0.728759 
total_CMD = 371437 
util_bw = 270688 
Wasted_Col = 93713 
Wasted_Row = 70 
Idle = 6966 

BW Util Bottlenecks: 
RCDc_limit = 142227 
RCDWRc_limit = 34131 
WTRc_limit = 97354 
RTWc_limit = 415490 
CCDLc_limit = 104622 
rwq = 0 
CCDLc_limit_alone = 62140 
WTRc_limit_alone = 87435 
RTWc_limit_alone = 382927 

Commands details: 
total_CMD = 371437 
n_nop = 71934 
Read = 195304 
Write = 0 
L2_Alloc = 0 
L2_WB = 75384 
n_act = 46387 
n_pre = 46371 
n_ref = 0 
n_req = 214150 
total_req = 270688 

Dual Bus Interface Util: 
issued_total_row = 92758 
issued_total_col = 270688 
Row_Bus_Util =  0.249727 
CoL_Bus_Util = 0.728759 
Either_Row_CoL_Bus_Util = 0.806336 
Issued_on_Two_Bus_Simul_Util = 0.172150 
issued_two_Eff = 0.213497 
queue_avg = 61.913940 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=61.9139
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=371437 n_nop=86606 n_act=23672 n_pre=23656 n_ref_event=0 n_req=214130 n_rd=195304 n_rd_L2_A=0 n_write=0 n_wr_bk=75304 bw_util=0.7285
n_activity=360867 dram_eff=0.7499
bk0: 12176a 222028i bk1: 12168a 225494i bk2: 12160a 218225i bk3: 12160a 227044i bk4: 12200a 221446i bk5: 12200a 222777i bk6: 12224a 222733i bk7: 12224a 222114i bk8: 12224a 224253i bk9: 12224a 223106i bk10: 12224a 225144i bk11: 12224a 218502i bk12: 12224a 224886i bk13: 12224a 221084i bk14: 12224a 222270i bk15: 12224a 225115i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.889450
Row_Buffer_Locality_read = 0.917334
Row_Buffer_Locality_write = 0.600181
Bank_Level_Parallism = 7.214663
Bank_Level_Parallism_Col = 5.712935
Bank_Level_Parallism_Ready = 2.296987
write_to_read_ratio_blp_rw_average = 0.475020
GrpLevelPara = 3.276260 

BW Util details:
bwutil = 0.728543 
total_CMD = 371437 
util_bw = 270608 
Wasted_Col = 85151 
Wasted_Row = 3357 
Idle = 12321 

BW Util Bottlenecks: 
RCDc_limit = 60757 
RCDWRc_limit = 22413 
WTRc_limit = 54895 
RTWc_limit = 250513 
CCDLc_limit = 90390 
rwq = 0 
CCDLc_limit_alone = 61480 
WTRc_limit_alone = 48890 
RTWc_limit_alone = 227608 

Commands details: 
total_CMD = 371437 
n_nop = 86606 
Read = 195304 
Write = 0 
L2_Alloc = 0 
L2_WB = 75304 
n_act = 23672 
n_pre = 23656 
n_ref = 0 
n_req = 214130 
total_req = 270608 

Dual Bus Interface Util: 
issued_total_row = 47328 
issued_total_col = 270608 
Row_Bus_Util =  0.127419 
CoL_Bus_Util = 0.728543 
Either_Row_CoL_Bus_Util = 0.766835 
Issued_on_Two_Bus_Simul_Util = 0.089127 
issued_two_Eff = 0.116227 
queue_avg = 51.030025 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=51.03
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=371437 n_nop=86548 n_act=23716 n_pre=23700 n_ref_event=0 n_req=214137 n_rd=195304 n_rd_L2_A=0 n_write=0 n_wr_bk=75332 bw_util=0.7286
n_activity=360404 dram_eff=0.7509
bk0: 12176a 224895i bk1: 12168a 222705i bk2: 12160a 225100i bk3: 12160a 223342i bk4: 12200a 224194i bk5: 12200a 223715i bk6: 12224a 223612i bk7: 12224a 223616i bk8: 12224a 225780i bk9: 12224a 223177i bk10: 12224a 226259i bk11: 12224a 221778i bk12: 12224a 225082i bk13: 12224a 225181i bk14: 12224a 222485i bk15: 12224a 223600i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.889248
Row_Buffer_Locality_read = 0.916766
Row_Buffer_Locality_write = 0.603887
Bank_Level_Parallism = 7.167556
Bank_Level_Parallism_Col = 5.659765
Bank_Level_Parallism_Ready = 2.277476
write_to_read_ratio_blp_rw_average = 0.471633
GrpLevelPara = 3.275579 

BW Util details:
bwutil = 0.728619 
total_CMD = 371437 
util_bw = 270636 
Wasted_Col = 85079 
Wasted_Row = 3209 
Idle = 12513 

BW Util Bottlenecks: 
RCDc_limit = 61129 
RCDWRc_limit = 22299 
WTRc_limit = 54747 
RTWc_limit = 245574 
CCDLc_limit = 89366 
rwq = 0 
CCDLc_limit_alone = 61670 
WTRc_limit_alone = 49294 
RTWc_limit_alone = 223331 

Commands details: 
total_CMD = 371437 
n_nop = 86548 
Read = 195304 
Write = 0 
L2_Alloc = 0 
L2_WB = 75332 
n_act = 23716 
n_pre = 23700 
n_ref = 0 
n_req = 214137 
total_req = 270636 

Dual Bus Interface Util: 
issued_total_row = 47416 
issued_total_col = 270636 
Row_Bus_Util =  0.127656 
CoL_Bus_Util = 0.728619 
Either_Row_CoL_Bus_Util = 0.766991 
Issued_on_Two_Bus_Simul_Util = 0.089283 
issued_two_Eff = 0.116407 
queue_avg = 50.935883 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=50.9359

========= L2 cache stats =========
L2_cache_bank[0]: Access = 136720, Miss = 136720, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 136720, Miss = 136720, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 136720, Miss = 136720, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 136720, Miss = 136720, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 136720, Miss = 136720, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 136720, Miss = 136720, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 136720, Miss = 136720, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 136720, Miss = 136720, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 136720, Miss = 136720, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 136720, Miss = 136720, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 136720, Miss = 136720, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 136720, Miss = 136720, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 136720, Miss = 136720, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 136720, Miss = 136720, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 136720, Miss = 136720, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 136720, Miss = 136720, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 136720, Miss = 136720, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 136720, Miss = 136720, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 136720, Miss = 136720, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 136720, Miss = 136720, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 136720, Miss = 136720, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 136720, Miss = 136720, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 136720, Miss = 136720, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 136720, Miss = 136720, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 136720, Miss = 136720, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 136720, Miss = 136720, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 136720, Miss = 136720, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 136720, Miss = 136720, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 136720, Miss = 136720, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 136720, Miss = 136720, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 136720, Miss = 136720, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 136720, Miss = 136720, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 136720, Miss = 136720, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 136720, Miss = 136720, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 136720, Miss = 136720, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 136720, Miss = 136720, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 136720, Miss = 136720, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 136720, Miss = 136720, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 136720, Miss = 136720, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 136720, Miss = 136720, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 136720, Miss = 136720, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 136712, Miss = 136712, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 136720, Miss = 136720, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 136712, Miss = 136712, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 136720, Miss = 136720, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 136720, Miss = 136720, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 136720, Miss = 136720, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 136720, Miss = 136720, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 136720, Miss = 136720, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 136712, Miss = 136712, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 136720, Miss = 136720, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 136712, Miss = 136712, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 136720, Miss = 136720, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 136712, Miss = 136712, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 136720, Miss = 136720, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 136712, Miss = 136712, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 136720, Miss = 136720, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 136712, Miss = 136712, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 136720, Miss = 136720, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 136712, Miss = 136712, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 136720, Miss = 136720, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 26
L2_cache_bank[61]: Access = 136712, Miss = 136712, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17
L2_cache_bank[62]: Access = 136720, Miss = 136720, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 136712, Miss = 136712, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 8750000
L2_total_cache_misses = 8750000
L2_total_cache_miss_rate = 1.0000
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 43
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1562500
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 43
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 4687500
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 625000
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1875000
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 6250000
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2500000
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 43
L2_cache_data_port_util = 0.024
L2_cache_fill_port_util = 0.219

icnt_total_pkts_mem_to_simt=8750000
icnt_total_pkts_simt_to_mem=8750000
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 8750000
Req_Network_cycles = 445725
Req_Network_injected_packets_per_cycle =      19.6309 
Req_Network_conflicts_per_cycle =      56.3526
Req_Network_conflicts_per_cycle_util =      57.1349
Req_Bank_Level_Parallism =      19.9035
Req_Network_in_buffer_full_per_cycle =      31.9378
Req_Network_in_buffer_avg_util =     407.8676
Req_Network_out_buffer_full_per_cycle =       1.7568
Req_Network_out_buffer_avg_util =      78.4974

Reply_Network_injected_packets_num = 8750000
Reply_Network_cycles = 445725
Reply_Network_injected_packets_per_cycle =       19.6309
Reply_Network_conflicts_per_cycle =       20.1843
Reply_Network_conflicts_per_cycle_util =      20.4711
Reply_Bank_Level_Parallism =      19.9098
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       9.2193
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.2454
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 45 min, 38 sec (6338 sec)
gpgpu_simulation_rate = 227201 (inst/sec)
gpgpu_simulation_rate = 70 (cycle/sec)
gpgpu_silicon_slowdown = 17142857x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
Options count             : 20000000     
BlackScholesGPU() time    : 6316789.500000 msec
Effective memory bandwidth: 0.000044 GB/s
Gigaoptions per second    : 0.000003     

BlackScholes, Throughput = 0.0000 GOptions/s, Time = 6316.78950 s, Size = 20000000 options, NumDevsUsed = 1, Workgroup = 128

Reading back GPU results...
Checking the results...
...running CPU calculations.

Comparing the results...
L1 norm: 5.702496E-07
Max absolute error: 3.099442E-05

Shutting down...
...releasing GPU memory.
...releasing CPU memory.
Shutdown done.

[BlackScholes] - Test Summary

NOTE: The CUDA Samples are not meant for performance measurements. Results may vary when GPU Boost is enabled.

Test passed
GPGPU-Sim: *** exit detected ***
