{
    "apc_gpio_lv_2r": {
        "sim_din": "${IO_name_pattern}.din_dig ",
        "sim_dout": "${IO_name_pattern}.dout_dig ",
        "sim_drv_sel": "${IO_name_pattern}.drv_sel_dig ",
        "sim_in_en": "${IO_name_pattern}.in_en_dig ",
        "sim_out_hs_en": "${IO_name_pattern}.out_hs_en_dig ",
        "sim_out_ls_en": "${IO_name_pattern}.out_ls_en_dig ",
        "sim_PAD": "${IO_name_pattern}.PAD ",
        "sim_pu_en": "${IO_name_pattern}.pu_en_dig ",
        "sim_pd_en": "${IO_name_pattern}.pd_en_dig ",
        "sim_por_n_vdd1": "${IO_name_pattern}.por_n_vdd1_dig ",
        "sim_por_n_vdd2": "${IO_name_pattern}.por_n_vdd2_dig ",
        "sim_por_n_vdd_ana": "${IO_name_pattern}.por_n_vdd_ana ",
        "sim_sel_r": "${IO_name_pattern}.sel_r_dig ",
        "sim_sel_vdd": "${IO_name_pattern}.sel_vdd_dig ",
        "sim_VDD0": "${IO_name_pattern}.VDD1_1V2 ",
        "sim_VDD1": "${IO_name_pattern}.VDD2_1V2 ",
        "sim_VDD_1V2_AON": "${IO_name_pattern}.VDD_1V2_AON ",
        "sim_VDD_DIG": "${IO_name_pattern}.VDD_DIG ",
        "sim_VSS": "${IO_name_pattern}.VSS ",
        "sim_pad_internal": "${IO_name_pattern}.pad_internal_1v2 ",
        "sim_pad_protected": "${IO_name_pattern}.pad_protected_1v2 "
    },
    "apc_gpio_hv_4r": {
        "sim_din": "${IO_name_pattern}.din_dig ",
        "sim_dout": "${IO_name_pattern}.dout_dig ",
        "sim_drv_sel": "${IO_name_pattern}.drv_str_dig ",
        "sim_in_en": "${IO_name_pattern}.in_en_dig ",
        "sim_out_hs_en": "${IO_name_pattern}.out_hs_en_dig ",
        "sim_out_ls_en": "${IO_name_pattern}.out_ls_en_dig ",
        "sim_PAD": "${IO_name_pattern}.PAD ",
        "sim_pu_en": "${IO_name_pattern}.pu_en_dig ",
        "sim_pd_en": "${IO_name_pattern}.pd_en_dig ",
        "sim_sel_r": "${IO_name_pattern}.sel_r_dig ",
        "sim_sel_vdd": "${IO_name_pattern}.sel_vdd_out_dig ",
        "sim_sel_vdd_in_dig": "${IO_name_pattern}.sel_vdd_in_dig ",
        "sim_VDD0": "${IO_name_pattern}.VDD_OUT1 ",
        "sim_VDD1": "${IO_name_pattern}.VDD_OUT2 ",
        "sim_VDD2": "${IO_name_pattern}.VDD_OUT3 ",
        "sim_VDD3": "${IO_name_pattern}.VDD_OUT4 ",
        "sim_VDD_MAIN": "${IO_name_pattern}.VDD_MAIN ",
        "sim_VDDIN_5V ": "${IO_name_pattern}.VDDIN_5V ",
        "sim_VDD_DIG": "${IO_name_pattern}.VDD_DIG ",
        "sim_VSS": "${IO_name_pattern}.VSS ",
        "sim_pad_internal": "${IO_name_pattern}.pad_internal_5v0 ",
        "sim_pad_protected": "${IO_name_pattern}.pad_protected_5v0 "
    },
    "apcsp_gpi1v2_2r": {
        "sim_dout": "${IO_name_pattern}.dout_dig ",
        "sim_in_en": "${IO_name_pattern}.in_en_dig ",
        "sim_PAD": "${IO_name_pattern}.PAD ",
        "sim_pd_en": "${IO_name_pattern}.pd_en_dig ",
        "sim_por_n_vdd1": "${IO_name_pattern}.por_n_vdd1_dig ",
        "sim_por_n_vdd2": "${IO_name_pattern}.por_n_vdd2_dig ",
        "sim_por_n_vdd_ana": "${IO_name_pattern}.por_n_vdd_ana ",
        "sim_sel_r": "${IO_name_pattern}.sel_r_dig ",
        "sim_sel_vdd": "${IO_name_pattern}.sel_vdd_dig ",
        "sim_VDD0": "${IO_name_pattern}.VDD1_1V2 ",
        "sim_VDD1": "${IO_name_pattern}.VDD2_1V2 ",
        "sim_VDD_1V2_AON": "${IO_name_pattern}.VDD_1V2_AON ",
        "sim_VDD_DIG": "${IO_name_pattern}.VDD_DIG ",
        "sim_VSS": "${IO_name_pattern}.VSS ",
        "sim_pad_internal": "${IO_name_pattern}.pad_internal_1v2 ",
        "sim_pad_protected": "${IO_name_pattern}.pad_protected_1v2 "
    }
}