Record=TopLevelDocument|FileName=FPGA_Tester_Board_Signals.SchDoc
Record=SheetSymbol|SourceDocument=FPGA_Tester_Board_Signals.SchDoc|Designator=3V3_to_5V_Converter_1|SchDesignator=3V3_to_5V_Converter_1|FileName=FPGA_Board_for_Generator__3V3_to_5V_Conv.SchDoc|SymbolType=Normal|RawFileName=FPGA_Board_for_Generator__3V3_to_5V_Conv.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID= 
Record=SheetSymbol|SourceDocument=FPGA_Tester_Board_Signals.SchDoc|Designator=MUX_8_TO_1_1|SchDesignator=MUX_8_TO_1_1|FileName=Multiplexer_8_to_1.SchDoc|SymbolType=Normal|RawFileName=Multiplexer_8_to_1.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID= 
Record=SheetSymbol|SourceDocument=FPGA_Tester_Board_Signals.SchDoc|Designator=MUX_8_TO_1_2|SchDesignator=MUX_8_TO_1_2|FileName=Multiplexer_8_to_1.SchDoc|SymbolType=Normal|RawFileName=Multiplexer_8_to_1.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID= 
Record=SheetSymbol|SourceDocument=FPGA_Tester_Board_Signals.SchDoc|Designator=Power_Input|SchDesignator=Power_Input|FileName=Power_Input_Circuit.SchDoc|SymbolType=Normal|RawFileName=Power_Input_Circuit.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID= 
Record=SheetSymbol|SourceDocument=Power_Input_Circuit.SchDoc|Designator=U_12V_to_3_3V_1A_LR_Sheet|SchDesignator=U_12V_to_3_3V_1A_LR_Sheet|FileName=12V_to_3_3V_1A_LR_Sheet.SchDoc|SymbolType=Device Sheet|RawFileName=12V_to_3_3V_1A_LR_Sheet|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID= 
Record=SheetSymbol|SourceDocument=Power_Input_Circuit.SchDoc|Designator=U_12V_to_5V_1A_LR_Sheet|SchDesignator=U_12V_to_5V_1A_LR_Sheet|FileName=12V_to_5V_1A_LR_Sheet.SchDoc|SymbolType=Device Sheet|RawFileName=12V_to_5V_1A_LR_Sheet|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID= 
Record=SheetSymbol|SourceDocument=FPGA_Board_for_Generator__3V3_to_5V_Conv.SchDoc|Designator=U_3V3_to_5V_8_bit_Logic_Converter|SchDesignator=U_3V3_to_5V_8_bit_Logic_Converter|FileName=3V3_to_5V_8_bit_Logic_Converter.SchDoc|SymbolType=Device Sheet|RawFileName=3V3_to_5V_8_bit_Logic_Converter|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID= 
