<!-- HTML header for doxygen 1.8.3.1-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.6"/>
<title>nrfx 3.5: SPU HAL</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
  $(document).ready(function() { init_search(); });
/* @license-end */
</script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="extra_stylesheet.css" rel="stylesheet" type="text/css"/>
<link href="nordic.css" rel="stylesheet" type="text/css" />
<link rel="Shortcut icon" href="./favicon.ico" type="image/x-icon" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0" width="100%" class="blank">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Nordic Semiconductor" src="nordic_small.png"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">nrfx
   &#160;<span id="projectnumber">3.5</span>
   </div>
  </td>
   <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <span id="MSearchSelect"                onmouseover="return searchBox.OnSearchSelectShow()"                onmouseout="return searchBox.OnSearchSelectHide()">&#160;</span>
          <input type="text" id="MSearchField" value="" placeholder="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.svg" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.6 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('group__nrf__spu__hal.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle"><div class="title">SPU HAL<div class="ingroups"><a class="el" href="group__nrfx__drivers.html">Drivers</a> &raquo; <a class="el" href="group__nrf__spu.html">SPU</a></div></div></div>
</div><!--header-->
<div class="contents">

<p>Hardware access layer for managing the System Protection Unit (SPU) peripheral.  
<a href="#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gaab4014f3cf67116e3d80ae20d65ff837"><td class="memItemLeft" align="right" valign="top"><a id="gaab4014f3cf67116e3d80ae20d65ff837" name="gaab4014f3cf67116e3d80ae20d65ff837"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>NRF_SPU_HAS_PERIPHERAL_ACCESS</b>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:gaab4014f3cf67116e3d80ae20d65ff837"><td class="mdescLeft">&#160;</td><td class="mdescRight">Presence of peripheral access feature. <br /></td></tr>
<tr class="separator:gaab4014f3cf67116e3d80ae20d65ff837"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98b997a0f3b31bd93a1f8428ef80c687"><td class="memItemLeft" align="right" valign="top"><a id="ga98b997a0f3b31bd93a1f8428ef80c687" name="ga98b997a0f3b31bd93a1f8428ef80c687"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>NRF_SPU_HAS_PERIPHERAL_ACCESS_ERROR_INFO</b>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:ga98b997a0f3b31bd93a1f8428ef80c687"><td class="mdescLeft">&#160;</td><td class="mdescRight">Symbol indicating whether register containing information about the transaction that caused peripheral access error is present. <br /></td></tr>
<tr class="separator:ga98b997a0f3b31bd93a1f8428ef80c687"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga048a53af00c9dcb6da3647dd884f1720"><td class="memItemLeft" align="right" valign="top"><a id="ga048a53af00c9dcb6da3647dd884f1720" name="ga048a53af00c9dcb6da3647dd884f1720"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>NRF_SPU_HAS_OWNERSHIP</b>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:ga048a53af00c9dcb6da3647dd884f1720"><td class="mdescLeft">&#160;</td><td class="mdescRight">Presence of ownership feature. <br /></td></tr>
<tr class="separator:ga048a53af00c9dcb6da3647dd884f1720"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40a1a0a8d05076c0f72ceff2cdf3a84d"><td class="memItemLeft" align="right" valign="top"><a id="ga40a1a0a8d05076c0f72ceff2cdf3a84d" name="ga40a1a0a8d05076c0f72ceff2cdf3a84d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>NRF_SPU_HAS_MEMORY</b>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:ga40a1a0a8d05076c0f72ceff2cdf3a84d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Presence of memory feature. <br /></td></tr>
<tr class="separator:ga40a1a0a8d05076c0f72ceff2cdf3a84d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01c10baa92c4c6dd06eec4d749a1a864"><td class="memItemLeft" align="right" valign="top"><a id="ga01c10baa92c4c6dd06eec4d749a1a864" name="ga01c10baa92c4c6dd06eec4d749a1a864"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>NRF_SPU_HAS_BLOCK</b>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:ga01c10baa92c4c6dd06eec4d749a1a864"><td class="mdescLeft">&#160;</td><td class="mdescRight">Symbol indicating whether block feature is present. <br /></td></tr>
<tr class="separator:ga01c10baa92c4c6dd06eec4d749a1a864"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a99e5afe5afd97f6f9cfd4945542548"><td class="memItemLeft" align="right" valign="top"><a id="ga6a99e5afe5afd97f6f9cfd4945542548" name="ga6a99e5afe5afd97f6f9cfd4945542548"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>NRF_SPU_HAS_BELLS</b>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:ga6a99e5afe5afd97f6f9cfd4945542548"><td class="mdescLeft">&#160;</td><td class="mdescRight">Symbol indicating whether SPU has registers related to BELLS. <br /></td></tr>
<tr class="separator:ga6a99e5afe5afd97f6f9cfd4945542548"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga460e99db7029fd6e5ec13edfe1c72d17"><td class="memItemLeft" align="right" valign="top"><a id="ga460e99db7029fd6e5ec13edfe1c72d17" name="ga460e99db7029fd6e5ec13edfe1c72d17"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>NRF_SPU_HAS_DOMAIN</b>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:ga460e99db7029fd6e5ec13edfe1c72d17"><td class="mdescLeft">&#160;</td><td class="mdescRight">Symbol indicating whether SPU uses DOMAIN register name. <br /></td></tr>
<tr class="separator:ga460e99db7029fd6e5ec13edfe1c72d17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e18262850998ecb3894154c387c93fa"><td class="memItemLeft" align="right" valign="top"><a id="ga9e18262850998ecb3894154c387c93fa" name="ga9e18262850998ecb3894154c387c93fa"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>NRF_SPU_HAS_IPCT</b>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:ga9e18262850998ecb3894154c387c93fa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Symbol indicating whether SPU has registers related to IPCT. <br /></td></tr>
<tr class="separator:ga9e18262850998ecb3894154c387c93fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabdb8c3f2d2d0bfb2494110ca9af47bf"><td class="memItemLeft" align="right" valign="top"><a id="gaabdb8c3f2d2d0bfb2494110ca9af47bf" name="gaabdb8c3f2d2d0bfb2494110ca9af47bf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>NRF_SPU_HAS_TDD</b>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:gaabdb8c3f2d2d0bfb2494110ca9af47bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Symbol indicating whether SPU has registers related to TDD. <br /></td></tr>
<tr class="separator:gaabdb8c3f2d2d0bfb2494110ca9af47bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f39a304139e9846770235c0be41bd83"><td class="memItemLeft" align="right" valign="top"><a id="ga4f39a304139e9846770235c0be41bd83" name="ga4f39a304139e9846770235c0be41bd83"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>NRF_SPU_HAS_MRAMC</b>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:ga4f39a304139e9846770235c0be41bd83"><td class="mdescLeft">&#160;</td><td class="mdescRight">Symbol indicating whether SPU has registers related to MRAMC. <br /></td></tr>
<tr class="separator:ga4f39a304139e9846770235c0be41bd83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0e0e10b6088f821e9ec7c071986b121"><td class="memItemLeft" align="right" valign="top"><a id="gac0e0e10b6088f821e9ec7c071986b121" name="gac0e0e10b6088f821e9ec7c071986b121"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>NRF_SPU_PERIPH_COUNT</b>&#160;&#160;&#160;SPU_PERIPH_MaxCount</td></tr>
<tr class="memdesc:gac0e0e10b6088f821e9ec7c071986b121"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of peripherals. <br /></td></tr>
<tr class="separator:gac0e0e10b6088f821e9ec7c071986b121"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae30f789339871eac2c0f9695cc747863"><td class="memItemLeft" align="right" valign="top"><a id="gae30f789339871eac2c0f9695cc747863" name="gae30f789339871eac2c0f9695cc747863"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>NRF_SPU_FEATURE_IPCT_CHANNEL_COUNT</b>&#160;&#160;&#160;SPU_FEATURE_IPCT_CH_MaxCount</td></tr>
<tr class="memdesc:gae30f789339871eac2c0f9695cc747863"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of IPCT channels. <br /></td></tr>
<tr class="separator:gae30f789339871eac2c0f9695cc747863"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f927d27e6364ba0251887aa60d39025"><td class="memItemLeft" align="right" valign="top"><a id="ga9f927d27e6364ba0251887aa60d39025" name="ga9f927d27e6364ba0251887aa60d39025"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>NRF_SPU_FEATURE_IPCT_INTERRUPT_COUNT</b>&#160;&#160;&#160;SPU_FEATURE_IPCT_INTERRUPT_MaxCount</td></tr>
<tr class="memdesc:ga9f927d27e6364ba0251887aa60d39025"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of IPCT interrupts. <br /></td></tr>
<tr class="separator:ga9f927d27e6364ba0251887aa60d39025"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48d3215148737a51b65198ac42b3cf10"><td class="memItemLeft" align="right" valign="top"><a id="ga48d3215148737a51b65198ac42b3cf10" name="ga48d3215148737a51b65198ac42b3cf10"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>NRF_SPU_FEATURE_DPPI_CHANNEL_COUNT</b>&#160;&#160;&#160;SPU_FEATURE_DPPIC_CH_MaxCount</td></tr>
<tr class="memdesc:ga48d3215148737a51b65198ac42b3cf10"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of DPPI channels. <br /></td></tr>
<tr class="separator:ga48d3215148737a51b65198ac42b3cf10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga345aa751d0891327b15d6a1eac4407a6"><td class="memItemLeft" align="right" valign="top"><a id="ga345aa751d0891327b15d6a1eac4407a6" name="ga345aa751d0891327b15d6a1eac4407a6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>NRF_SPU_FEATURE_DPPI_CHANNEL_GROUP_COUNT</b>&#160;&#160;&#160;SPU_FEATURE_DPPIC_CHG_MaxCount</td></tr>
<tr class="memdesc:ga345aa751d0891327b15d6a1eac4407a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of DPPI channel groups. <br /></td></tr>
<tr class="separator:ga345aa751d0891327b15d6a1eac4407a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a3e6a15506ffb8cc8e41fdd047488d6"><td class="memItemLeft" align="right" valign="top"><a id="ga8a3e6a15506ffb8cc8e41fdd047488d6" name="ga8a3e6a15506ffb8cc8e41fdd047488d6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>NRF_SPU_FEATURE_GPIOTE_COUNT</b>&#160;&#160;&#160;SPU_FEATURE_GPIOTE_MaxCount</td></tr>
<tr class="memdesc:ga8a3e6a15506ffb8cc8e41fdd047488d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of GPIOTEs. <br /></td></tr>
<tr class="separator:ga8a3e6a15506ffb8cc8e41fdd047488d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf9d14b0e40184cd1633f6b75ddcf062"><td class="memItemLeft" align="right" valign="top"><a id="gadf9d14b0e40184cd1633f6b75ddcf062" name="gadf9d14b0e40184cd1633f6b75ddcf062"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>NRF_SPU_FEATURE_GPIOTE_CHANNEL_COUNT</b>&#160;&#160;&#160;SPU_FEATURE_GPIOTE_CH_MaxCount</td></tr>
<tr class="memdesc:gadf9d14b0e40184cd1633f6b75ddcf062"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of GPIOTE channels. <br /></td></tr>
<tr class="separator:gadf9d14b0e40184cd1633f6b75ddcf062"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa020d2c6d6119793c733e7adddf38ec6"><td class="memItemLeft" align="right" valign="top"><a id="gaa020d2c6d6119793c733e7adddf38ec6" name="gaa020d2c6d6119793c733e7adddf38ec6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>NRF_SPU_FEATURE_GPIOTE_INTERRUPT_COUNT</b>&#160;&#160;&#160;SPU_FEATURE_GPIOTE_INTERRUPT_MaxCount</td></tr>
<tr class="memdesc:gaa020d2c6d6119793c733e7adddf38ec6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of GPIOTE interrupts. <br /></td></tr>
<tr class="separator:gaa020d2c6d6119793c733e7adddf38ec6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaebd932719b56117fd33d598f96e251d0"><td class="memItemLeft" align="right" valign="top"><a id="gaebd932719b56117fd33d598f96e251d0" name="gaebd932719b56117fd33d598f96e251d0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>NRF_SPU_FEATURE_GPIO_COUNT</b>&#160;&#160;&#160;SPU_FEATURE_GPIO_MaxCount</td></tr>
<tr class="memdesc:gaebd932719b56117fd33d598f96e251d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of GPIOs. <br /></td></tr>
<tr class="separator:gaebd932719b56117fd33d598f96e251d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83d9bfc4fa2a6d9cb1a03169a2654a1c"><td class="memItemLeft" align="right" valign="top"><a id="ga83d9bfc4fa2a6d9cb1a03169a2654a1c" name="ga83d9bfc4fa2a6d9cb1a03169a2654a1c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>NRF_SPU_FEATURE_GPIO_PIN_COUNT</b>&#160;&#160;&#160;SPU_FEATURE_GPIO_PIN_MaxCount</td></tr>
<tr class="memdesc:ga83d9bfc4fa2a6d9cb1a03169a2654a1c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of GPIO pins. <br /></td></tr>
<tr class="separator:ga83d9bfc4fa2a6d9cb1a03169a2654a1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga016f5f723234ce5147c269fc845d93a2"><td class="memItemLeft" align="right" valign="top"><a id="ga016f5f723234ce5147c269fc845d93a2" name="ga016f5f723234ce5147c269fc845d93a2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>NRF_SPU_FEATURE_GRTC_CC_COUNT</b>&#160;&#160;&#160;SPU_FEATURE_GRTC_CC_MaxCount</td></tr>
<tr class="memdesc:ga016f5f723234ce5147c269fc845d93a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of GRTC compare channels. <br /></td></tr>
<tr class="separator:ga016f5f723234ce5147c269fc845d93a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90575272ee25f0d449e46fdc270ee304"><td class="memItemLeft" align="right" valign="top"><a id="ga90575272ee25f0d449e46fdc270ee304" name="ga90575272ee25f0d449e46fdc270ee304"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>NRF_SPU_FEATURE_GRTC_INTERRUPT_COUNT</b>&#160;&#160;&#160;SPU_FEATURE_GRTC_INTERRUPT_MaxCount</td></tr>
<tr class="memdesc:ga90575272ee25f0d449e46fdc270ee304"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of GRTC interrupts.. <br /></td></tr>
<tr class="separator:ga90575272ee25f0d449e46fdc270ee304"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacdd8cf71d46d434dac525136753b1dce"><td class="memItemLeft" align="right" valign="top"><a id="gacdd8cf71d46d434dac525136753b1dce" name="gacdd8cf71d46d434dac525136753b1dce"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>NRF_SPU_FEATURE_BELL_DOMAIN_COUNT</b>&#160;&#160;&#160;SPU_FEATURE_BELLS_DOMAIN_MaxCount</td></tr>
<tr class="memdesc:gacdd8cf71d46d434dac525136753b1dce"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of BELL domains. <br /></td></tr>
<tr class="separator:gacdd8cf71d46d434dac525136753b1dce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae992299f429668f72c433937f1b21433"><td class="memItemLeft" align="right" valign="top"><a id="gae992299f429668f72c433937f1b21433" name="gae992299f429668f72c433937f1b21433"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>NRF_SPU_FEATURE_BELL_BELL_COUNT</b>&#160;&#160;&#160;SPU_FEATURE_BELLS_DOMAIN_BELL_MaxCount</td></tr>
<tr class="memdesc:gae992299f429668f72c433937f1b21433"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of BELL Domain/Processor features. <br /></td></tr>
<tr class="separator:gae992299f429668f72c433937f1b21433"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab930b097abfffa1c91b384c44a40defd"><td class="memItemLeft" align="right" valign="top"><a id="gab930b097abfffa1c91b384c44a40defd" name="gab930b097abfffa1c91b384c44a40defd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>NRF_SPU_FEATURE_TDD_COUNT</b>&#160;&#160;&#160;SPU_FEATURE_TDD_MaxCount</td></tr>
<tr class="memdesc:gab930b097abfffa1c91b384c44a40defd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of TDDs. <br /></td></tr>
<tr class="separator:gab930b097abfffa1c91b384c44a40defd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa47bc82953589b344f54d7b5b5b8dd9"><td class="memItemLeft" align="right" valign="top"><a id="gaaa47bc82953589b344f54d7b5b5b8dd9" name="gaaa47bc82953589b344f54d7b5b5b8dd9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>NRF_SPU_FEATURE_MRAMC_COUNT</b>&#160;&#160;&#160;SPU_FEATURE_MRAMC_MaxCount</td></tr>
<tr class="memdesc:gaaa47bc82953589b344f54d7b5b5b8dd9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of MRAMCs. <br /></td></tr>
<tr class="separator:gaaa47bc82953589b344f54d7b5b5b8dd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="enum-members" name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:gaca772df92f8018db60b64684673403a6"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__spu__hal.html#gaca772df92f8018db60b64684673403a6">nrf_spu_event_t</a> { <br />
&#160;&#160;<a class="el" href="group__nrf__spu__hal.html#ggaca772df92f8018db60b64684673403a6aaa31caa7b50e4970d7cda08812af19be">NRF_SPU_EVENT_RAMACCERR</a> = offsetof(NRF_SPU_Type, EVENTS_RAMACCERR)
, <br />
&#160;&#160;<a class="el" href="group__nrf__spu__hal.html#ggaca772df92f8018db60b64684673403a6ac6ad3b7f3e47c8a8582db960471b169f">NRF_SPU_EVENT_FLASHACCERR</a> = offsetof(NRF_SPU_Type, EVENTS_FLASHACCERR)
, <br />
&#160;&#160;<a class="el" href="group__nrf__spu__hal.html#ggaca772df92f8018db60b64684673403a6ac55127f75f98e0be611c2009ab883052">NRF_SPU_EVENT_PERIPHACCERR</a> = offsetof(NRF_SPU_Type, EVENTS_PERIPHACCERR)
<br />
 }</td></tr>
<tr class="memdesc:gaca772df92f8018db60b64684673403a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPU events.  <a href="group__nrf__spu__hal.html#gaca772df92f8018db60b64684673403a6">More...</a><br /></td></tr>
<tr class="separator:gaca772df92f8018db60b64684673403a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44a6e9c6511f38d0246e967076179519"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__spu__hal.html#ga44a6e9c6511f38d0246e967076179519">nrf_spu_int_mask_t</a> { <br />
&#160;&#160;<a class="el" href="group__nrf__spu__hal.html#gga44a6e9c6511f38d0246e967076179519a8dc6bb66508e4cf4f32b0801d70de165">NRF_SPU_INT_RAMACCERR_MASK</a> = SPU_INTENSET_RAMACCERR_Msk
, <br />
&#160;&#160;<a class="el" href="group__nrf__spu__hal.html#gga44a6e9c6511f38d0246e967076179519a236c5f3afb426371c0105377e91b715d">NRF_SPU_INT_FLASHACCERR_MASK</a> = SPU_INTENSET_FLASHACCERR_Msk
, <br />
&#160;&#160;<a class="el" href="group__nrf__spu__hal.html#gga44a6e9c6511f38d0246e967076179519a7ee08e69378f053e63a0727830b919a0">NRF_SPU_INT_PERIPHACCERR_MASK</a> = SPU_INTENSET_PERIPHACCERR_Msk
<br />
 }</td></tr>
<tr class="memdesc:ga44a6e9c6511f38d0246e967076179519"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPU interrupts.  <a href="group__nrf__spu__hal.html#ga44a6e9c6511f38d0246e967076179519">More...</a><br /></td></tr>
<tr class="separator:ga44a6e9c6511f38d0246e967076179519"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45f740567f5b83d2f7eca5a8d18cff94"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__spu__hal.html#ga45f740567f5b83d2f7eca5a8d18cff94">nrf_spu_nsc_size_t</a> { <br />
&#160;&#160;<a class="el" href="group__nrf__spu__hal.html#gga45f740567f5b83d2f7eca5a8d18cff94a875353222524f16265c720a1f818f5de">NRF_SPU_NSC_SIZE_DISABLED</a> = 0
, <br />
&#160;&#160;<a class="el" href="group__nrf__spu__hal.html#gga45f740567f5b83d2f7eca5a8d18cff94a80ae19ec3a1c0ae36a0ccdd23cdbfb60">NRF_SPU_NSC_SIZE_32B</a> = 1
, <br />
&#160;&#160;<a class="el" href="group__nrf__spu__hal.html#gga45f740567f5b83d2f7eca5a8d18cff94a28724cd813cd3df4cbe36a82527d5910">NRF_SPU_NSC_SIZE_64B</a> = 2
, <br />
&#160;&#160;<a class="el" href="group__nrf__spu__hal.html#gga45f740567f5b83d2f7eca5a8d18cff94a43fc9e24300cf96a121f175311243623">NRF_SPU_NSC_SIZE_128B</a> = 3
, <br />
&#160;&#160;<a class="el" href="group__nrf__spu__hal.html#gga45f740567f5b83d2f7eca5a8d18cff94ac7f5658740dab3ec33e973784548cfc5">NRF_SPU_NSC_SIZE_256B</a> = 4
, <br />
&#160;&#160;<a class="el" href="group__nrf__spu__hal.html#gga45f740567f5b83d2f7eca5a8d18cff94a19bf4751cf0a17fa4a1176dbeeaa4542">NRF_SPU_NSC_SIZE_512B</a> = 5
, <br />
&#160;&#160;<a class="el" href="group__nrf__spu__hal.html#gga45f740567f5b83d2f7eca5a8d18cff94a8e329246efb352f991937d3e8c1b1cd2">NRF_SPU_NSC_SIZE_1024B</a> = 6
, <br />
&#160;&#160;<a class="el" href="group__nrf__spu__hal.html#gga45f740567f5b83d2f7eca5a8d18cff94a2c5720f5bc224b6bec52f781098465be">NRF_SPU_NSC_SIZE_2048B</a> = 7
, <br />
&#160;&#160;<a class="el" href="group__nrf__spu__hal.html#gga45f740567f5b83d2f7eca5a8d18cff94a9483e4865c487560d215570215d9ded7">NRF_SPU_NSC_SIZE_4096B</a> = 8
<br />
 }</td></tr>
<tr class="memdesc:ga45f740567f5b83d2f7eca5a8d18cff94"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPU Non-Secure Callable (NSC) region size.  <a href="group__nrf__spu__hal.html#ga45f740567f5b83d2f7eca5a8d18cff94">More...</a><br /></td></tr>
<tr class="separator:ga45f740567f5b83d2f7eca5a8d18cff94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe75ab0f3d1142b83a6211f2143850fc"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__spu__hal.html#gafe75ab0f3d1142b83a6211f2143850fc">nrf_spu_mem_perm_t</a> { <br />
&#160;&#160;<a class="el" href="group__nrf__spu__hal.html#ggafe75ab0f3d1142b83a6211f2143850fca9a72b741820101251a417c3815bdeeeb">NRF_SPU_MEM_PERM_EXECUTE</a> = SPU_FLASHREGION_PERM_EXECUTE_Msk
, <br />
&#160;&#160;<a class="el" href="group__nrf__spu__hal.html#ggafe75ab0f3d1142b83a6211f2143850fca3be27a79290460a4e969e3b7c760a069">NRF_SPU_MEM_PERM_WRITE</a> = SPU_FLASHREGION_PERM_WRITE_Msk
, <br />
&#160;&#160;<a class="el" href="group__nrf__spu__hal.html#ggafe75ab0f3d1142b83a6211f2143850fca2df2bef69809b5249db4f8dc69746408">NRF_SPU_MEM_PERM_READ</a> = SPU_FLASHREGION_PERM_READ_Msk
<br />
 }</td></tr>
<tr class="memdesc:gafe75ab0f3d1142b83a6211f2143850fc"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPU memory region permissions.  <a href="group__nrf__spu__hal.html#gafe75ab0f3d1142b83a6211f2143850fc">More...</a><br /></td></tr>
<tr class="separator:gafe75ab0f3d1142b83a6211f2143850fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cf6c98f4cb95c5c49bb1a6e85ed3023"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__spu__hal.html#ga5cf6c98f4cb95c5c49bb1a6e85ed3023">nrf_spu_securemapping_t</a> { <br />
&#160;&#160;<a class="el" href="group__nrf__spu__hal.html#gga5cf6c98f4cb95c5c49bb1a6e85ed3023aacf88e38058393479e91304f58bca9ba">NRF_SPU_SECUREMAPPING_NONSECURE</a> = SPU_PERIPH_PERM_SECUREMAPPING_NonSecure
, <br />
&#160;&#160;<a class="el" href="group__nrf__spu__hal.html#gga5cf6c98f4cb95c5c49bb1a6e85ed3023a64328376a41d5dfc2986c75aed3fdc33">NRF_SPU_SECUREMAPPING_SECURE</a> = SPU_PERIPH_PERM_SECUREMAPPING_Secure
, <br />
&#160;&#160;<a class="el" href="group__nrf__spu__hal.html#gga5cf6c98f4cb95c5c49bb1a6e85ed3023acde7766ec08af43a7fef33c7a1a378ac">NRF_SPU_SECUREMAPPING_USERSELECTABLE</a> = SPU_PERIPH_PERM_SECUREMAPPING_UserSelectable
, <br />
&#160;&#160;<a class="el" href="group__nrf__spu__hal.html#gga5cf6c98f4cb95c5c49bb1a6e85ed3023aa53394b582de83ae0aa9b62bf350bcdf">NRF_SPU_SECUREMAPPING_SPLIT</a> = SPU_PERIPH_PERM_SECUREMAPPING_Split
<br />
 }</td></tr>
<tr class="memdesc:ga5cf6c98f4cb95c5c49bb1a6e85ed3023"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPU read capabilities for TrustZone Cortex-M secure attribute.  <a href="group__nrf__spu__hal.html#ga5cf6c98f4cb95c5c49bb1a6e85ed3023">More...</a><br /></td></tr>
<tr class="separator:ga5cf6c98f4cb95c5c49bb1a6e85ed3023"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e1f6046a4de5110aeb69bc50134a033"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__spu__hal.html#ga9e1f6046a4de5110aeb69bc50134a033">nrf_spu_dma_t</a> { <br />
&#160;&#160;<a class="el" href="group__nrf__spu__hal.html#gga9e1f6046a4de5110aeb69bc50134a033a64d243877930bbda516bb6b88a298958">NRF_SPU_DMA_NODMA</a> = SPU_PERIPH_PERM_DMA_NoDMA
, <br />
&#160;&#160;<a class="el" href="group__nrf__spu__hal.html#gga9e1f6046a4de5110aeb69bc50134a033a9603e10a06b00ec076748c69eef6cf8e">NRF_SPU_DMA_NOSEPARATEATTRIBUTE</a> = SPU_PERIPH_PERM_DMA_NoSeparateAttribute
, <br />
&#160;&#160;<a class="el" href="group__nrf__spu__hal.html#gga9e1f6046a4de5110aeb69bc50134a033a5ec1f8ef0e82c738e86839aa892b5817">NRF_SPU_DMA_SEPARATEATTRIBUTE</a> = SPU_PERIPH_PERM_DMA_SeparateAttribute
<br />
 }</td></tr>
<tr class="memdesc:ga9e1f6046a4de5110aeb69bc50134a033"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPU DMA capabilities.  <a href="group__nrf__spu__hal.html#ga9e1f6046a4de5110aeb69bc50134a033">More...</a><br /></td></tr>
<tr class="separator:ga9e1f6046a4de5110aeb69bc50134a033"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96d287b38368a0b90d2d50fa507d5910"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__spu__hal.html#ga96d287b38368a0b90d2d50fa507d5910">nrf_spu_feature_t</a> { <br />
&#160;&#160;<a class="el" href="group__nrf__spu__hal.html#gga96d287b38368a0b90d2d50fa507d5910a7baa958274d1e9c51a5241bfdbd0f3db">NRF_SPU_FEATURE_IPCT_CHANNEL</a>
, <br />
&#160;&#160;<a class="el" href="group__nrf__spu__hal.html#gga96d287b38368a0b90d2d50fa507d5910a9547ff64dcb63fcadccb8f7b4ca56873">NRF_SPU_FEATURE_IPCT_INTERRUPT</a>
, <br />
&#160;&#160;<a class="el" href="group__nrf__spu__hal.html#gga96d287b38368a0b90d2d50fa507d5910a4a5ff0ecfc8eebd0efca979edbc6d089">NRF_SPU_FEATURE_DPPI_CHANNEL</a>
, <br />
&#160;&#160;<a class="el" href="group__nrf__spu__hal.html#gga96d287b38368a0b90d2d50fa507d5910a0a31d1189078fe62d9d8cb0aab52b0bd">NRF_SPU_FEATURE_DPPI_CHANNEL_GROUP</a>
, <br />
&#160;&#160;<a class="el" href="group__nrf__spu__hal.html#gga96d287b38368a0b90d2d50fa507d5910aad0854b3dcc9365b7818296b429e9446">NRF_SPU_FEATURE_GPIOTE_CHANNEL</a>
, <br />
&#160;&#160;<a class="el" href="group__nrf__spu__hal.html#gga96d287b38368a0b90d2d50fa507d5910a26a0e7cb4a4f0dfd4b2cbf0c80b27b39">NRF_SPU_FEATURE_GPIOTE_INTERRUPT</a>
, <br />
&#160;&#160;<a class="el" href="group__nrf__spu__hal.html#gga96d287b38368a0b90d2d50fa507d5910a3ef48fa94d14fc8a637bf047d4856bab">NRF_SPU_FEATURE_GPIO_PIN</a>
, <br />
&#160;&#160;<a class="el" href="group__nrf__spu__hal.html#gga96d287b38368a0b90d2d50fa507d5910ae13fcbd2355939fa7576fc5996b02644">NRF_SPU_FEATURE_GRTC_CC</a>
, <br />
&#160;&#160;<a class="el" href="group__nrf__spu__hal.html#gga96d287b38368a0b90d2d50fa507d5910a18f692cf4cdaaea2a3a2ead78fa0c48a">NRF_SPU_FEATURE_GRTC_SYSCOUNTER</a>
, <br />
&#160;&#160;<a class="el" href="group__nrf__spu__hal.html#gga96d287b38368a0b90d2d50fa507d5910a7afd8ebd9f5bbfab544194c705f51c21">NRF_SPU_FEATURE_GRTC_INTERRUPT</a>
, <br />
&#160;&#160;<a class="el" href="group__nrf__spu__hal.html#gga96d287b38368a0b90d2d50fa507d5910aa6b4d41fd7253e12e2cf9ebc416f0203">NRF_SPU_FEATURE_BELLS_BELL</a>
, <br />
&#160;&#160;<a class="el" href="group__nrf__spu__hal.html#gga96d287b38368a0b90d2d50fa507d5910a619f8775f5fcaa382154b4e7fb5f40a2">NRF_SPU_FEATURE_TDD</a>
, <br />
&#160;&#160;<a class="el" href="group__nrf__spu__hal.html#gga96d287b38368a0b90d2d50fa507d5910ab64395a095c8b996c8eb6cfbde3678fa">NRF_SPU_FEATURE_MRAMC_WAITSTATES</a>
, <br />
&#160;&#160;<a class="el" href="group__nrf__spu__hal.html#gga96d287b38368a0b90d2d50fa507d5910a2cd49f3916e7ebf525bd4e812b3b88b0">NRF_SPU_FEATURE_MRAMC_AUTODPOWERDOWN</a>
, <br />
&#160;&#160;<a class="el" href="group__nrf__spu__hal.html#gga96d287b38368a0b90d2d50fa507d5910a88e95648761808813dcdb3ee3f180e81">NRF_SPU_FEATURE_MRAMC_READY</a>
<br />
 }</td></tr>
<tr class="memdesc:ga96d287b38368a0b90d2d50fa507d5910"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPU features.  <a href="group__nrf__spu__hal.html#ga96d287b38368a0b90d2d50fa507d5910">More...</a><br /></td></tr>
<tr class="separator:ga96d287b38368a0b90d2d50fa507d5910"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="func-members" name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga68219a0729e52f40c0d7cbb9759b7a8b"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__spu__hal.html#ga68219a0729e52f40c0d7cbb9759b7a8b">nrf_spu_event_clear</a> (NRF_SPU_Type *p_reg, <a class="el" href="group__nrf__spu__hal.html#gaca772df92f8018db60b64684673403a6">nrf_spu_event_t</a> event)</td></tr>
<tr class="memdesc:ga68219a0729e52f40c0d7cbb9759b7a8b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for clearing a specific SPU event.  <br /></td></tr>
<tr class="separator:ga68219a0729e52f40c0d7cbb9759b7a8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70ba554940e198a2c00862945deade16"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__spu__hal.html#ga70ba554940e198a2c00862945deade16">nrf_spu_event_check</a> (NRF_SPU_Type const *p_reg, <a class="el" href="group__nrf__spu__hal.html#gaca772df92f8018db60b64684673403a6">nrf_spu_event_t</a> event)</td></tr>
<tr class="memdesc:ga70ba554940e198a2c00862945deade16"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for retrieving the state of the SPU event.  <br /></td></tr>
<tr class="separator:ga70ba554940e198a2c00862945deade16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad978dc17a54c14ead43c2fa1671c66b4"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__spu__hal.html#gad978dc17a54c14ead43c2fa1671c66b4">nrf_spu_int_enable</a> (NRF_SPU_Type *p_reg, uint32_t mask)</td></tr>
<tr class="memdesc:gad978dc17a54c14ead43c2fa1671c66b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for enabling specified interrupts.  <br /></td></tr>
<tr class="separator:gad978dc17a54c14ead43c2fa1671c66b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga068fbe3a30786954e8ca216c0a8a5e53"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__spu__hal.html#ga068fbe3a30786954e8ca216c0a8a5e53">nrf_spu_int_disable</a> (NRF_SPU_Type *p_reg, uint32_t mask)</td></tr>
<tr class="memdesc:ga068fbe3a30786954e8ca216c0a8a5e53"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for disabling specified interrupts.  <br /></td></tr>
<tr class="separator:ga068fbe3a30786954e8ca216c0a8a5e53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1dc0a504e03ed6f38f9c4a5c364b1715"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__spu__hal.html#ga1dc0a504e03ed6f38f9c4a5c364b1715">nrf_spu_int_enable_check</a> (NRF_SPU_Type const *p_reg, uint32_t mask)</td></tr>
<tr class="memdesc:ga1dc0a504e03ed6f38f9c4a5c364b1715"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for checking if the specified interrupts are enabled.  <br /></td></tr>
<tr class="separator:ga1dc0a504e03ed6f38f9c4a5c364b1715"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga200ee02fe1c23101aad0ce846fca29ba"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__spu__hal.html#ga200ee02fe1c23101aad0ce846fca29ba">nrf_spu_publish_set</a> (NRF_SPU_Type *p_reg, <a class="el" href="group__nrf__spu__hal.html#gaca772df92f8018db60b64684673403a6">nrf_spu_event_t</a> event, uint32_t channel)</td></tr>
<tr class="memdesc:ga200ee02fe1c23101aad0ce846fca29ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for setting up publication configuration of a given SPU event.  <br /></td></tr>
<tr class="separator:ga200ee02fe1c23101aad0ce846fca29ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78d3fa9ec803eaef4593e1a52820bcbb"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__spu__hal.html#ga78d3fa9ec803eaef4593e1a52820bcbb">nrf_spu_publish_clear</a> (NRF_SPU_Type *p_reg, <a class="el" href="group__nrf__spu__hal.html#gaca772df92f8018db60b64684673403a6">nrf_spu_event_t</a> event)</td></tr>
<tr class="memdesc:ga78d3fa9ec803eaef4593e1a52820bcbb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for clearing publication configuration of a given SPU event.  <br /></td></tr>
<tr class="separator:ga78d3fa9ec803eaef4593e1a52820bcbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2df21cb782ba105b5e208bad095a011a"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__spu__hal.html#ga2df21cb782ba105b5e208bad095a011a">nrf_spu_tz_is_available</a> (NRF_SPU_Type const *p_reg)</td></tr>
<tr class="memdesc:ga2df21cb782ba105b5e208bad095a011a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for retrieving the capabilities of the current device.  <br /></td></tr>
<tr class="separator:ga2df21cb782ba105b5e208bad095a011a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f7ed30e65625d27a94d2367c8fe3faa"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__spu__hal.html#ga9f7ed30e65625d27a94d2367c8fe3faa">nrf_spu_dppi_config_set</a> (NRF_SPU_Type *p_reg, uint8_t dppi_id, uint32_t channels_mask, bool lock_conf)</td></tr>
<tr class="memdesc:ga9f7ed30e65625d27a94d2367c8fe3faa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for configuring the DPPI channels to be available in particular domains.  <br /></td></tr>
<tr class="separator:ga9f7ed30e65625d27a94d2367c8fe3faa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ca19b4ad46b497cd693047115e12347"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__spu__hal.html#ga6ca19b4ad46b497cd693047115e12347">nrf_spu_gpio_config_set</a> (NRF_SPU_Type *p_reg, uint8_t gpio_port, uint32_t gpio_mask, bool lock_conf)</td></tr>
<tr class="memdesc:ga6ca19b4ad46b497cd693047115e12347"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for configuring the GPIO pins to be available in particular domains.  <br /></td></tr>
<tr class="separator:ga6ca19b4ad46b497cd693047115e12347"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f549ce08f3891c83d62a5256a7594c8"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__spu__hal.html#ga8f549ce08f3891c83d62a5256a7594c8">nrf_spu_flashnsc_set</a> (NRF_SPU_Type *p_reg, uint8_t flash_nsc_id, <a class="el" href="group__nrf__spu__hal.html#ga45f740567f5b83d2f7eca5a8d18cff94">nrf_spu_nsc_size_t</a> flash_nsc_size, uint8_t region_number, bool lock_conf)</td></tr>
<tr class="memdesc:ga8f549ce08f3891c83d62a5256a7594c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for configuring non-secure callable flash region.  <br /></td></tr>
<tr class="separator:ga8f549ce08f3891c83d62a5256a7594c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga289b83bd30667a37519640cb5c6a74fd"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__spu__hal.html#ga289b83bd30667a37519640cb5c6a74fd">nrf_spu_ramnsc_set</a> (NRF_SPU_Type *p_reg, uint8_t ram_nsc_id, <a class="el" href="group__nrf__spu__hal.html#ga45f740567f5b83d2f7eca5a8d18cff94">nrf_spu_nsc_size_t</a> ram_nsc_size, uint8_t region_number, bool lock_conf)</td></tr>
<tr class="memdesc:ga289b83bd30667a37519640cb5c6a74fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for configuring non-secure callable RAM region.  <br /></td></tr>
<tr class="separator:ga289b83bd30667a37519640cb5c6a74fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d59cd2c2e218eeec8b98ae49225da4e"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__spu__hal.html#ga3d59cd2c2e218eeec8b98ae49225da4e">nrf_spu_flashregion_set</a> (NRF_SPU_Type *p_reg, uint8_t region_id, bool secure_attr, uint32_t permissions, bool lock_conf)</td></tr>
<tr class="memdesc:ga3d59cd2c2e218eeec8b98ae49225da4e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for configuring security for a particular flash region.  <br /></td></tr>
<tr class="separator:ga3d59cd2c2e218eeec8b98ae49225da4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3d8c40545df1ac1f7a40d2e3b23dee5"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__spu__hal.html#gad3d8c40545df1ac1f7a40d2e3b23dee5">nrf_spu_ramregion_set</a> (NRF_SPU_Type *p_reg, uint8_t region_id, bool secure_attr, uint32_t permissions, bool lock_conf)</td></tr>
<tr class="memdesc:gad3d8c40545df1ac1f7a40d2e3b23dee5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for configuring security for the RAM region.  <br /></td></tr>
<tr class="separator:gad3d8c40545df1ac1f7a40d2e3b23dee5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5518273cfb31711bc2bc98341149ca5d"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__spu__hal.html#ga5518273cfb31711bc2bc98341149ca5d">nrf_spu_peripheral_set</a> (NRF_SPU_Type *p_reg, uint32_t peripheral_id, bool secure_attr, bool secure_dma, bool lock_conf)</td></tr>
<tr class="memdesc:ga5518273cfb31711bc2bc98341149ca5d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for configuring access permissions of the peripheral.  <br /></td></tr>
<tr class="separator:ga5518273cfb31711bc2bc98341149ca5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26f1482b45a4443897ffe48f91e578e9"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__spu__hal.html#ga26f1482b45a4443897ffe48f91e578e9">nrf_spu_extdomain_set</a> (NRF_SPU_Type *p_reg, uint32_t domain_id, bool secure_attr, bool lock_conf)</td></tr>
<tr class="memdesc:ga26f1482b45a4443897ffe48f91e578e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for configuring bus access permissions of the specified external domain.  <br /></td></tr>
<tr class="separator:ga26f1482b45a4443897ffe48f91e578e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbafb55d6851f8899248996a3e7b503d"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__spu__hal.html#gacbafb55d6851f8899248996a3e7b503d">nrf_spu_periphaccerr_address_get</a> (NRF_SPU_Type const *p_reg)</td></tr>
<tr class="memdesc:gacbafb55d6851f8899248996a3e7b503d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for getting the address of the security violation.  <br /></td></tr>
<tr class="separator:gacbafb55d6851f8899248996a3e7b503d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99c0ed224649632d21662232df24e22e"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE nrf_owner_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__spu__hal.html#ga99c0ed224649632d21662232df24e22e">nrf_spu_periphaccerr_ownerid_get</a> (NRF_SPU_Type const *p_reg)</td></tr>
<tr class="memdesc:ga99c0ed224649632d21662232df24e22e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for getting the owner ID of the security violation.  <br /></td></tr>
<tr class="separator:ga99c0ed224649632d21662232df24e22e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc7939f13a352b9ed85baa764820d66a"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE <a class="el" href="group__nrf__spu__hal.html#ga5cf6c98f4cb95c5c49bb1a6e85ed3023">nrf_spu_securemapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__spu__hal.html#gadc7939f13a352b9ed85baa764820d66a">nrf_spu_periph_perm_securemapping_get</a> (NRF_SPU_Type const *p_reg, uint8_t index)</td></tr>
<tr class="memdesc:gadc7939f13a352b9ed85baa764820d66a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for getting the capabilities for TrustZone Cortex-M secure attribute of the specified slave.  <br /></td></tr>
<tr class="separator:gadc7939f13a352b9ed85baa764820d66a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6580f7851c2dd66b0773ffecef19466"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE <a class="el" href="group__nrf__spu__hal.html#ga9e1f6046a4de5110aeb69bc50134a033">nrf_spu_dma_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__spu__hal.html#gaf6580f7851c2dd66b0773ffecef19466">nrf_spu_periph_perm_dma_get</a> (NRF_SPU_Type const *p_reg, uint8_t index)</td></tr>
<tr class="memdesc:gaf6580f7851c2dd66b0773ffecef19466"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for getting the DMA capabilities of the specified slave.  <br /></td></tr>
<tr class="separator:gaf6580f7851c2dd66b0773ffecef19466"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae93e3fe9eee85ad284840b3bbd007858"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__spu__hal.html#gae93e3fe9eee85ad284840b3bbd007858">nrf_spu_periph_perm_secattr_get</a> (NRF_SPU_Type const *p_reg, uint8_t index)</td></tr>
<tr class="memdesc:gae93e3fe9eee85ad284840b3bbd007858"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for getting the security mapping of the specified slave.  <br /></td></tr>
<tr class="separator:gae93e3fe9eee85ad284840b3bbd007858"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72c2eda8b1aa5fc262ac3364b1e42b2e"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__spu__hal.html#ga72c2eda8b1aa5fc262ac3364b1e42b2e">nrf_spu_periph_perm_secattr_set</a> (NRF_SPU_Type *p_reg, uint8_t index, bool enable)</td></tr>
<tr class="memdesc:ga72c2eda8b1aa5fc262ac3364b1e42b2e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for setting the security mapping of the specified slave.  <br /></td></tr>
<tr class="separator:ga72c2eda8b1aa5fc262ac3364b1e42b2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4797b13e8352b1d16e839915d93291f"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__spu__hal.html#gad4797b13e8352b1d16e839915d93291f">nrf_spu_periph_perm_dmasec_get</a> (NRF_SPU_Type const *p_reg, uint8_t index)</td></tr>
<tr class="memdesc:gad4797b13e8352b1d16e839915d93291f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for getting the security attribution for the DMA transfer of the specified slave.  <br /></td></tr>
<tr class="separator:gad4797b13e8352b1d16e839915d93291f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32806730a0b60e4a65fcfd06b35b65d0"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__spu__hal.html#ga32806730a0b60e4a65fcfd06b35b65d0">nrf_spu_periph_perm_dmasec_set</a> (NRF_SPU_Type *p_reg, uint8_t index, bool enable)</td></tr>
<tr class="memdesc:ga32806730a0b60e4a65fcfd06b35b65d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for setting the security attribution for the DMA transfer of the specified slave.  <br /></td></tr>
<tr class="separator:ga32806730a0b60e4a65fcfd06b35b65d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga801ac355cde9424713bf9ff25de270dc"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__spu__hal.html#ga801ac355cde9424713bf9ff25de270dc">nrf_spu_periph_perm_block_get</a> (NRF_SPU_Type const *p_reg, uint8_t index)</td></tr>
<tr class="memdesc:ga801ac355cde9424713bf9ff25de270dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for getting the status of the peripheral access lock of the specified slave.  <br /></td></tr>
<tr class="separator:ga801ac355cde9424713bf9ff25de270dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4238c89034e45d4b4b16381b530f47d"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__spu__hal.html#gae4238c89034e45d4b4b16381b530f47d">nrf_spu_periph_perm_block_enable</a> (NRF_SPU_Type *p_reg, uint8_t index)</td></tr>
<tr class="memdesc:gae4238c89034e45d4b4b16381b530f47d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for enabling the peripheral access lock of the specified slave.  <br /></td></tr>
<tr class="separator:gae4238c89034e45d4b4b16381b530f47d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1881ee3346de4ed5a95eb0e3d0e0131d"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__spu__hal.html#ga1881ee3346de4ed5a95eb0e3d0e0131d">nrf_spu_periph_perm_lock_get</a> (NRF_SPU_Type const *p_reg, uint8_t index)</td></tr>
<tr class="memdesc:ga1881ee3346de4ed5a95eb0e3d0e0131d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for getting the status of the peripheral management lock of the specified slave.  <br /></td></tr>
<tr class="separator:ga1881ee3346de4ed5a95eb0e3d0e0131d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03b4ff6cfffed66789549900aa6c7bd4"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__spu__hal.html#ga03b4ff6cfffed66789549900aa6c7bd4">nrf_spu_periph_perm_lock_enable</a> (NRF_SPU_Type *p_reg, uint8_t index)</td></tr>
<tr class="memdesc:ga03b4ff6cfffed66789549900aa6c7bd4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for enabling the peripheral management lock of the specified slave.  <br /></td></tr>
<tr class="separator:ga03b4ff6cfffed66789549900aa6c7bd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb4c7161984ddd9d05d09a670287059c"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE nrf_owner_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__spu__hal.html#gacb4c7161984ddd9d05d09a670287059c">nrf_spu_periph_perm_ownerid_get</a> (NRF_SPU_Type const *p_reg, uint8_t index)</td></tr>
<tr class="memdesc:gacb4c7161984ddd9d05d09a670287059c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for getting the peripheral owner ID of the specified slave.  <br /></td></tr>
<tr class="separator:gacb4c7161984ddd9d05d09a670287059c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab10e1128d592f7573f0fcbedafcc4b94"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__spu__hal.html#gab10e1128d592f7573f0fcbedafcc4b94">nrf_spu_periph_perm_ownerid_set</a> (NRF_SPU_Type *p_reg, uint8_t index, nrf_owner_t owner_id)</td></tr>
<tr class="memdesc:gab10e1128d592f7573f0fcbedafcc4b94"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for setting the peripheral owner ID of the specified slave.  <br /></td></tr>
<tr class="separator:gab10e1128d592f7573f0fcbedafcc4b94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2558e753e968a4322a91c6957a95a6ce"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__spu__hal.html#ga2558e753e968a4322a91c6957a95a6ce">nrf_spu_periph_perm_ownerprog_get</a> (NRF_SPU_Type const *p_reg, uint8_t index)</td></tr>
<tr class="memdesc:ga2558e753e968a4322a91c6957a95a6ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for getting the indication if owner ID of the specified slave is programmable or not.  <br /></td></tr>
<tr class="separator:ga2558e753e968a4322a91c6957a95a6ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac88ce0843392afbed0314e969aded8c6"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__spu__hal.html#gac88ce0843392afbed0314e969aded8c6">nrf_spu_periph_perm_present_get</a> (NRF_SPU_Type const *p_reg, uint8_t index)</td></tr>
<tr class="memdesc:gac88ce0843392afbed0314e969aded8c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for getting the indication if peripheral with the specified slave index is present.  <br /></td></tr>
<tr class="separator:gac88ce0843392afbed0314e969aded8c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2f33b71131b6e984f4dd0661caf8f09"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__spu__hal.html#gad2f33b71131b6e984f4dd0661caf8f09">nrf_spu_feature_secattr_get</a> (NRF_SPU_Type const *p_reg, <a class="el" href="group__nrf__spu__hal.html#ga96d287b38368a0b90d2d50fa507d5910">nrf_spu_feature_t</a> feature, uint8_t index, uint8_t subindex)</td></tr>
<tr class="memdesc:gad2f33b71131b6e984f4dd0661caf8f09"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for getting the security mapping of the specified feature.  <br /></td></tr>
<tr class="separator:gad2f33b71131b6e984f4dd0661caf8f09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5041c2c330a50d77d47b5e3638b12f7a"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__spu__hal.html#ga5041c2c330a50d77d47b5e3638b12f7a">nrf_spu_feature_secattr_set</a> (NRF_SPU_Type *p_reg, <a class="el" href="group__nrf__spu__hal.html#ga96d287b38368a0b90d2d50fa507d5910">nrf_spu_feature_t</a> feature, uint8_t index, uint8_t subindex, bool enable)</td></tr>
<tr class="memdesc:ga5041c2c330a50d77d47b5e3638b12f7a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for setting the security mapping of the specified feature.  <br /></td></tr>
<tr class="separator:ga5041c2c330a50d77d47b5e3638b12f7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa80a705edd8347b7222401a87f26f59"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__spu__hal.html#gaaa80a705edd8347b7222401a87f26f59">nrf_spu_feature_lock_get</a> (NRF_SPU_Type const *p_reg, <a class="el" href="group__nrf__spu__hal.html#ga96d287b38368a0b90d2d50fa507d5910">nrf_spu_feature_t</a> feature, uint8_t index, uint8_t subindex)</td></tr>
<tr class="memdesc:gaaa80a705edd8347b7222401a87f26f59"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for getting the status of the management lock of the specified feature.  <br /></td></tr>
<tr class="separator:gaaa80a705edd8347b7222401a87f26f59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0be19d03dc1415fd873eb3fd8b70bb1f"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__spu__hal.html#ga0be19d03dc1415fd873eb3fd8b70bb1f">nrf_spu_feature_lock_enable</a> (NRF_SPU_Type *p_reg, <a class="el" href="group__nrf__spu__hal.html#ga96d287b38368a0b90d2d50fa507d5910">nrf_spu_feature_t</a> feature, uint8_t index, uint8_t subindex)</td></tr>
<tr class="memdesc:ga0be19d03dc1415fd873eb3fd8b70bb1f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for enabling the management lock of the specified feature.  <br /></td></tr>
<tr class="separator:ga0be19d03dc1415fd873eb3fd8b70bb1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0151c1446805884a8e238fcbf90cca38"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__spu__hal.html#ga0151c1446805884a8e238fcbf90cca38">nrf_spu_feature_block_get</a> (NRF_SPU_Type const *p_reg, <a class="el" href="group__nrf__spu__hal.html#ga96d287b38368a0b90d2d50fa507d5910">nrf_spu_feature_t</a> feature, uint8_t index, uint8_t subindex)</td></tr>
<tr class="memdesc:ga0151c1446805884a8e238fcbf90cca38"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for getting status of the access lock of the specified feature.  <br /></td></tr>
<tr class="separator:ga0151c1446805884a8e238fcbf90cca38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ed56a25adf9f45e12eb44901f41aa36"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__spu__hal.html#ga5ed56a25adf9f45e12eb44901f41aa36">nrf_spu_feature_block_enable</a> (NRF_SPU_Type *p_reg, <a class="el" href="group__nrf__spu__hal.html#ga96d287b38368a0b90d2d50fa507d5910">nrf_spu_feature_t</a> feature, uint8_t index, uint8_t subindex)</td></tr>
<tr class="memdesc:ga5ed56a25adf9f45e12eb44901f41aa36"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for enabling the feature block of the specified feature.  <br /></td></tr>
<tr class="separator:ga5ed56a25adf9f45e12eb44901f41aa36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ce58ebf39fc9cee317d7cfe0a0770d4"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE nrf_owner_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__spu__hal.html#ga2ce58ebf39fc9cee317d7cfe0a0770d4">nrf_spu_feature_ownerid_get</a> (NRF_SPU_Type const *p_reg, <a class="el" href="group__nrf__spu__hal.html#ga96d287b38368a0b90d2d50fa507d5910">nrf_spu_feature_t</a> feature, uint8_t index, uint8_t subindex)</td></tr>
<tr class="memdesc:ga2ce58ebf39fc9cee317d7cfe0a0770d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for getting the feature owner ID of the specified feature.  <br /></td></tr>
<tr class="separator:ga2ce58ebf39fc9cee317d7cfe0a0770d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75edeaa9063ab5cba1b60c7c44fce989"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__spu__hal.html#ga75edeaa9063ab5cba1b60c7c44fce989">nrf_spu_feature_ownerid_set</a> (NRF_SPU_Type *p_reg, <a class="el" href="group__nrf__spu__hal.html#ga96d287b38368a0b90d2d50fa507d5910">nrf_spu_feature_t</a> feature, uint8_t index, uint8_t subindex, nrf_owner_t owner_id)</td></tr>
<tr class="memdesc:ga75edeaa9063ab5cba1b60c7c44fce989"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for setting the feature owner ID of the specified feature.  <br /></td></tr>
<tr class="separator:ga75edeaa9063ab5cba1b60c7c44fce989"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>Hardware access layer for managing the System Protection Unit (SPU) peripheral. </p>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a id="ga9e1f6046a4de5110aeb69bc50134a033" name="ga9e1f6046a4de5110aeb69bc50134a033"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9e1f6046a4de5110aeb69bc50134a033">&#9670;&#160;</a></span>nrf_spu_dma_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__nrf__spu__hal.html#ga9e1f6046a4de5110aeb69bc50134a033">nrf_spu_dma_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPU DMA capabilities. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga9e1f6046a4de5110aeb69bc50134a033a64d243877930bbda516bb6b88a298958" name="gga9e1f6046a4de5110aeb69bc50134a033a64d243877930bbda516bb6b88a298958"></a>NRF_SPU_DMA_NODMA&#160;</td><td class="fielddoc"><p>Peripheral has no DMA capability. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga9e1f6046a4de5110aeb69bc50134a033a9603e10a06b00ec076748c69eef6cf8e" name="gga9e1f6046a4de5110aeb69bc50134a033a9603e10a06b00ec076748c69eef6cf8e"></a>NRF_SPU_DMA_NOSEPARATEATTRIBUTE&#160;</td><td class="fielddoc"><p>DMA transfers always have the same security attribute as assigned to the peripheral. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga9e1f6046a4de5110aeb69bc50134a033a5ec1f8ef0e82c738e86839aa892b5817" name="gga9e1f6046a4de5110aeb69bc50134a033a5ec1f8ef0e82c738e86839aa892b5817"></a>NRF_SPU_DMA_SEPARATEATTRIBUTE&#160;</td><td class="fielddoc"><p>DMA transfers can have a different security attribute than the one assigned to the peripheral. </p>
</td></tr>
</table>

</div>
</div>
<a id="gaca772df92f8018db60b64684673403a6" name="gaca772df92f8018db60b64684673403a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaca772df92f8018db60b64684673403a6">&#9670;&#160;</a></span>nrf_spu_event_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__nrf__spu__hal.html#gaca772df92f8018db60b64684673403a6">nrf_spu_event_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPU events. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ggaca772df92f8018db60b64684673403a6aaa31caa7b50e4970d7cda08812af19be" name="ggaca772df92f8018db60b64684673403a6aaa31caa7b50e4970d7cda08812af19be"></a>NRF_SPU_EVENT_RAMACCERR&#160;</td><td class="fielddoc"><p>A security violation has been detected for the RAM memory space. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaca772df92f8018db60b64684673403a6ac6ad3b7f3e47c8a8582db960471b169f" name="ggaca772df92f8018db60b64684673403a6ac6ad3b7f3e47c8a8582db960471b169f"></a>NRF_SPU_EVENT_FLASHACCERR&#160;</td><td class="fielddoc"><p>A security violation has been detected for the Flash memory space. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaca772df92f8018db60b64684673403a6ac55127f75f98e0be611c2009ab883052" name="ggaca772df92f8018db60b64684673403a6ac55127f75f98e0be611c2009ab883052"></a>NRF_SPU_EVENT_PERIPHACCERR&#160;</td><td class="fielddoc"><p>A security violation has been detected on one or several peripherals. </p>
</td></tr>
</table>

</div>
</div>
<a id="ga96d287b38368a0b90d2d50fa507d5910" name="ga96d287b38368a0b90d2d50fa507d5910"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga96d287b38368a0b90d2d50fa507d5910">&#9670;&#160;</a></span>nrf_spu_feature_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__nrf__spu__hal.html#ga96d287b38368a0b90d2d50fa507d5910">nrf_spu_feature_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPU features. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga96d287b38368a0b90d2d50fa507d5910a7baa958274d1e9c51a5241bfdbd0f3db" name="gga96d287b38368a0b90d2d50fa507d5910a7baa958274d1e9c51a5241bfdbd0f3db"></a>NRF_SPU_FEATURE_IPCT_CHANNEL&#160;</td><td class="fielddoc"><p>IPCT channel. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga96d287b38368a0b90d2d50fa507d5910a9547ff64dcb63fcadccb8f7b4ca56873" name="gga96d287b38368a0b90d2d50fa507d5910a9547ff64dcb63fcadccb8f7b4ca56873"></a>NRF_SPU_FEATURE_IPCT_INTERRUPT&#160;</td><td class="fielddoc"><p>IPCT interrupt. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga96d287b38368a0b90d2d50fa507d5910a4a5ff0ecfc8eebd0efca979edbc6d089" name="gga96d287b38368a0b90d2d50fa507d5910a4a5ff0ecfc8eebd0efca979edbc6d089"></a>NRF_SPU_FEATURE_DPPI_CHANNEL&#160;</td><td class="fielddoc"><p>DPPI channel. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga96d287b38368a0b90d2d50fa507d5910a0a31d1189078fe62d9d8cb0aab52b0bd" name="gga96d287b38368a0b90d2d50fa507d5910a0a31d1189078fe62d9d8cb0aab52b0bd"></a>NRF_SPU_FEATURE_DPPI_CHANNEL_GROUP&#160;</td><td class="fielddoc"><p>DPPI channel group. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga96d287b38368a0b90d2d50fa507d5910aad0854b3dcc9365b7818296b429e9446" name="gga96d287b38368a0b90d2d50fa507d5910aad0854b3dcc9365b7818296b429e9446"></a>NRF_SPU_FEATURE_GPIOTE_CHANNEL&#160;</td><td class="fielddoc"><p>GPIOTE channel. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga96d287b38368a0b90d2d50fa507d5910a26a0e7cb4a4f0dfd4b2cbf0c80b27b39" name="gga96d287b38368a0b90d2d50fa507d5910a26a0e7cb4a4f0dfd4b2cbf0c80b27b39"></a>NRF_SPU_FEATURE_GPIOTE_INTERRUPT&#160;</td><td class="fielddoc"><p>GPIOTE interrupt. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga96d287b38368a0b90d2d50fa507d5910a3ef48fa94d14fc8a637bf047d4856bab" name="gga96d287b38368a0b90d2d50fa507d5910a3ef48fa94d14fc8a637bf047d4856bab"></a>NRF_SPU_FEATURE_GPIO_PIN&#160;</td><td class="fielddoc"><p>GPIO pin. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga96d287b38368a0b90d2d50fa507d5910ae13fcbd2355939fa7576fc5996b02644" name="gga96d287b38368a0b90d2d50fa507d5910ae13fcbd2355939fa7576fc5996b02644"></a>NRF_SPU_FEATURE_GRTC_CC&#160;</td><td class="fielddoc"><p>GRTC compare channel. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga96d287b38368a0b90d2d50fa507d5910a18f692cf4cdaaea2a3a2ead78fa0c48a" name="gga96d287b38368a0b90d2d50fa507d5910a18f692cf4cdaaea2a3a2ead78fa0c48a"></a>NRF_SPU_FEATURE_GRTC_SYSCOUNTER&#160;</td><td class="fielddoc"><p>GRTC SYSCOUNTER. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga96d287b38368a0b90d2d50fa507d5910a7afd8ebd9f5bbfab544194c705f51c21" name="gga96d287b38368a0b90d2d50fa507d5910a7afd8ebd9f5bbfab544194c705f51c21"></a>NRF_SPU_FEATURE_GRTC_INTERRUPT&#160;</td><td class="fielddoc"><p>GRTC interrupt. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga96d287b38368a0b90d2d50fa507d5910aa6b4d41fd7253e12e2cf9ebc416f0203" name="gga96d287b38368a0b90d2d50fa507d5910aa6b4d41fd7253e12e2cf9ebc416f0203"></a>NRF_SPU_FEATURE_BELLS_BELL&#160;</td><td class="fielddoc"><p>BELLS bell pair. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga96d287b38368a0b90d2d50fa507d5910a619f8775f5fcaa382154b4e7fb5f40a2" name="gga96d287b38368a0b90d2d50fa507d5910a619f8775f5fcaa382154b4e7fb5f40a2"></a>NRF_SPU_FEATURE_TDD&#160;</td><td class="fielddoc"><p>TDD. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga96d287b38368a0b90d2d50fa507d5910ab64395a095c8b996c8eb6cfbde3678fa" name="gga96d287b38368a0b90d2d50fa507d5910ab64395a095c8b996c8eb6cfbde3678fa"></a>NRF_SPU_FEATURE_MRAMC_WAITSTATES&#160;</td><td class="fielddoc"><p>MRAMC waitstates. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga96d287b38368a0b90d2d50fa507d5910a2cd49f3916e7ebf525bd4e812b3b88b0" name="gga96d287b38368a0b90d2d50fa507d5910a2cd49f3916e7ebf525bd4e812b3b88b0"></a>NRF_SPU_FEATURE_MRAMC_AUTODPOWERDOWN&#160;</td><td class="fielddoc"><p>MRAMC automatic power-down. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga96d287b38368a0b90d2d50fa507d5910a88e95648761808813dcdb3ee3f180e81" name="gga96d287b38368a0b90d2d50fa507d5910a88e95648761808813dcdb3ee3f180e81"></a>NRF_SPU_FEATURE_MRAMC_READY&#160;</td><td class="fielddoc"><p>MRAMC ready. </p>
</td></tr>
</table>

</div>
</div>
<a id="ga44a6e9c6511f38d0246e967076179519" name="ga44a6e9c6511f38d0246e967076179519"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga44a6e9c6511f38d0246e967076179519">&#9670;&#160;</a></span>nrf_spu_int_mask_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__nrf__spu__hal.html#ga44a6e9c6511f38d0246e967076179519">nrf_spu_int_mask_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPU interrupts. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga44a6e9c6511f38d0246e967076179519a8dc6bb66508e4cf4f32b0801d70de165" name="gga44a6e9c6511f38d0246e967076179519a8dc6bb66508e4cf4f32b0801d70de165"></a>NRF_SPU_INT_RAMACCERR_MASK&#160;</td><td class="fielddoc"><p>Interrupt on RAMACCERR event. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga44a6e9c6511f38d0246e967076179519a236c5f3afb426371c0105377e91b715d" name="gga44a6e9c6511f38d0246e967076179519a236c5f3afb426371c0105377e91b715d"></a>NRF_SPU_INT_FLASHACCERR_MASK&#160;</td><td class="fielddoc"><p>Interrupt on FLASHACCERR event. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga44a6e9c6511f38d0246e967076179519a7ee08e69378f053e63a0727830b919a0" name="gga44a6e9c6511f38d0246e967076179519a7ee08e69378f053e63a0727830b919a0"></a>NRF_SPU_INT_PERIPHACCERR_MASK&#160;</td><td class="fielddoc"><p>Interrupt on PERIPHACCERR event. </p>
</td></tr>
</table>

</div>
</div>
<a id="gafe75ab0f3d1142b83a6211f2143850fc" name="gafe75ab0f3d1142b83a6211f2143850fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafe75ab0f3d1142b83a6211f2143850fc">&#9670;&#160;</a></span>nrf_spu_mem_perm_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__nrf__spu__hal.html#gafe75ab0f3d1142b83a6211f2143850fc">nrf_spu_mem_perm_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPU memory region permissions. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ggafe75ab0f3d1142b83a6211f2143850fca9a72b741820101251a417c3815bdeeeb" name="ggafe75ab0f3d1142b83a6211f2143850fca9a72b741820101251a417c3815bdeeeb"></a>NRF_SPU_MEM_PERM_EXECUTE&#160;</td><td class="fielddoc"><p>Allow code execution from particular memory region. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggafe75ab0f3d1142b83a6211f2143850fca3be27a79290460a4e969e3b7c760a069" name="ggafe75ab0f3d1142b83a6211f2143850fca3be27a79290460a4e969e3b7c760a069"></a>NRF_SPU_MEM_PERM_WRITE&#160;</td><td class="fielddoc"><p>Allow write operation on particular memory region. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggafe75ab0f3d1142b83a6211f2143850fca2df2bef69809b5249db4f8dc69746408" name="ggafe75ab0f3d1142b83a6211f2143850fca2df2bef69809b5249db4f8dc69746408"></a>NRF_SPU_MEM_PERM_READ&#160;</td><td class="fielddoc"><p>Allow read operation from particular memory region. </p>
</td></tr>
</table>

</div>
</div>
<a id="ga45f740567f5b83d2f7eca5a8d18cff94" name="ga45f740567f5b83d2f7eca5a8d18cff94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga45f740567f5b83d2f7eca5a8d18cff94">&#9670;&#160;</a></span>nrf_spu_nsc_size_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__nrf__spu__hal.html#ga45f740567f5b83d2f7eca5a8d18cff94">nrf_spu_nsc_size_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPU Non-Secure Callable (NSC) region size. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga45f740567f5b83d2f7eca5a8d18cff94a875353222524f16265c720a1f818f5de" name="gga45f740567f5b83d2f7eca5a8d18cff94a875353222524f16265c720a1f818f5de"></a>NRF_SPU_NSC_SIZE_DISABLED&#160;</td><td class="fielddoc"><p>Not defined as a non-secure callable region. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga45f740567f5b83d2f7eca5a8d18cff94a80ae19ec3a1c0ae36a0ccdd23cdbfb60" name="gga45f740567f5b83d2f7eca5a8d18cff94a80ae19ec3a1c0ae36a0ccdd23cdbfb60"></a>NRF_SPU_NSC_SIZE_32B&#160;</td><td class="fielddoc"><p>Non-Secure Callable region with a 32-byte size. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga45f740567f5b83d2f7eca5a8d18cff94a28724cd813cd3df4cbe36a82527d5910" name="gga45f740567f5b83d2f7eca5a8d18cff94a28724cd813cd3df4cbe36a82527d5910"></a>NRF_SPU_NSC_SIZE_64B&#160;</td><td class="fielddoc"><p>Non-Secure Callable region with a 64-byte size. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga45f740567f5b83d2f7eca5a8d18cff94a43fc9e24300cf96a121f175311243623" name="gga45f740567f5b83d2f7eca5a8d18cff94a43fc9e24300cf96a121f175311243623"></a>NRF_SPU_NSC_SIZE_128B&#160;</td><td class="fielddoc"><p>Non-Secure Callable region with a 128-byte size. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga45f740567f5b83d2f7eca5a8d18cff94ac7f5658740dab3ec33e973784548cfc5" name="gga45f740567f5b83d2f7eca5a8d18cff94ac7f5658740dab3ec33e973784548cfc5"></a>NRF_SPU_NSC_SIZE_256B&#160;</td><td class="fielddoc"><p>Non-Secure Callable region with a 256-byte size. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga45f740567f5b83d2f7eca5a8d18cff94a19bf4751cf0a17fa4a1176dbeeaa4542" name="gga45f740567f5b83d2f7eca5a8d18cff94a19bf4751cf0a17fa4a1176dbeeaa4542"></a>NRF_SPU_NSC_SIZE_512B&#160;</td><td class="fielddoc"><p>Non-Secure Callable region with a 512-byte size. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga45f740567f5b83d2f7eca5a8d18cff94a8e329246efb352f991937d3e8c1b1cd2" name="gga45f740567f5b83d2f7eca5a8d18cff94a8e329246efb352f991937d3e8c1b1cd2"></a>NRF_SPU_NSC_SIZE_1024B&#160;</td><td class="fielddoc"><p>Non-Secure Callable region with a 1024-byte size. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga45f740567f5b83d2f7eca5a8d18cff94a2c5720f5bc224b6bec52f781098465be" name="gga45f740567f5b83d2f7eca5a8d18cff94a2c5720f5bc224b6bec52f781098465be"></a>NRF_SPU_NSC_SIZE_2048B&#160;</td><td class="fielddoc"><p>Non-Secure Callable region with a 2048-byte size. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga45f740567f5b83d2f7eca5a8d18cff94a9483e4865c487560d215570215d9ded7" name="gga45f740567f5b83d2f7eca5a8d18cff94a9483e4865c487560d215570215d9ded7"></a>NRF_SPU_NSC_SIZE_4096B&#160;</td><td class="fielddoc"><p>Non-Secure Callable region with a 4096-byte size. </p>
</td></tr>
</table>

</div>
</div>
<a id="ga5cf6c98f4cb95c5c49bb1a6e85ed3023" name="ga5cf6c98f4cb95c5c49bb1a6e85ed3023"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5cf6c98f4cb95c5c49bb1a6e85ed3023">&#9670;&#160;</a></span>nrf_spu_securemapping_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__nrf__spu__hal.html#ga5cf6c98f4cb95c5c49bb1a6e85ed3023">nrf_spu_securemapping_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPU read capabilities for TrustZone Cortex-M secure attribute. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga5cf6c98f4cb95c5c49bb1a6e85ed3023aacf88e38058393479e91304f58bca9ba" name="gga5cf6c98f4cb95c5c49bb1a6e85ed3023aacf88e38058393479e91304f58bca9ba"></a>NRF_SPU_SECUREMAPPING_NONSECURE&#160;</td><td class="fielddoc"><p>Peripheral is always accessible as non-secure. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga5cf6c98f4cb95c5c49bb1a6e85ed3023a64328376a41d5dfc2986c75aed3fdc33" name="gga5cf6c98f4cb95c5c49bb1a6e85ed3023a64328376a41d5dfc2986c75aed3fdc33"></a>NRF_SPU_SECUREMAPPING_SECURE&#160;</td><td class="fielddoc"><p>Peripheral is always accessible as secure. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga5cf6c98f4cb95c5c49bb1a6e85ed3023acde7766ec08af43a7fef33c7a1a378ac" name="gga5cf6c98f4cb95c5c49bb1a6e85ed3023acde7766ec08af43a7fef33c7a1a378ac"></a>NRF_SPU_SECUREMAPPING_USERSELECTABLE&#160;</td><td class="fielddoc"><p>Non-secure or secure attribute for this peripheral is defined by the PERIPH[n].PERM register. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga5cf6c98f4cb95c5c49bb1a6e85ed3023aa53394b582de83ae0aa9b62bf350bcdf" name="gga5cf6c98f4cb95c5c49bb1a6e85ed3023aa53394b582de83ae0aa9b62bf350bcdf"></a>NRF_SPU_SECUREMAPPING_SPLIT&#160;</td><td class="fielddoc"><p>Peripheral implements the split security mechanism. </p>
</td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="ga9f7ed30e65625d27a94d2367c8fe3faa" name="ga9f7ed30e65625d27a94d2367c8fe3faa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9f7ed30e65625d27a94d2367c8fe3faa">&#9670;&#160;</a></span>nrf_spu_dppi_config_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE void nrf_spu_dppi_config_set </td>
          <td>(</td>
          <td class="paramtype">NRF_SPU_Type *&#160;</td>
          <td class="paramname"><em>p_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>dppi_id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>channels_mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>lock_conf</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for configuring the DPPI channels to be available in particular domains. </p>
<p>Channels are configured as bitmask. Set one in bitmask to make channels available only in secure domain. Set zero to make it available in secure and non-secure domains.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">dppi_id</td><td>DPPI peripheral id. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">channels_mask</td><td>Bitmask with channels configuration. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">lock_conf</td><td>Lock configuration until next SoC reset. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga70ba554940e198a2c00862945deade16" name="ga70ba554940e198a2c00862945deade16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga70ba554940e198a2c00862945deade16">&#9670;&#160;</a></span>nrf_spu_event_check()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE bool nrf_spu_event_check </td>
          <td>(</td>
          <td class="paramtype">NRF_SPU_Type const *&#160;</td>
          <td class="paramname"><em>p_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__nrf__spu__hal.html#gaca772df92f8018db60b64684673403a6">nrf_spu_event_t</a>&#160;</td>
          <td class="paramname"><em>event</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for retrieving the state of the SPU event. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">event</td><td>Event to be checked.</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">true</td><td>The event has been generated. </td></tr>
    <tr><td class="paramname">false</td><td>The event has not been generated. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga68219a0729e52f40c0d7cbb9759b7a8b" name="ga68219a0729e52f40c0d7cbb9759b7a8b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga68219a0729e52f40c0d7cbb9759b7a8b">&#9670;&#160;</a></span>nrf_spu_event_clear()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE void nrf_spu_event_clear </td>
          <td>(</td>
          <td class="paramtype">NRF_SPU_Type *&#160;</td>
          <td class="paramname"><em>p_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__nrf__spu__hal.html#gaca772df92f8018db60b64684673403a6">nrf_spu_event_t</a>&#160;</td>
          <td class="paramname"><em>event</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for clearing a specific SPU event. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">event</td><td>Event to clear. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga26f1482b45a4443897ffe48f91e578e9" name="ga26f1482b45a4443897ffe48f91e578e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga26f1482b45a4443897ffe48f91e578e9">&#9670;&#160;</a></span>nrf_spu_extdomain_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE void nrf_spu_extdomain_set </td>
          <td>(</td>
          <td class="paramtype">NRF_SPU_Type *&#160;</td>
          <td class="paramname"><em>p_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>domain_id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>secure_attr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>lock_conf</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for configuring bus access permissions of the specified external domain. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">domain_id</td><td>ID number of a particular external domain. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">secure_attr</td><td>Specifies if the bus accesses from this domain have the secure attribute set. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">lock_conf</td><td>Specifies if the configuration should be locked until next SoC reset. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga5ed56a25adf9f45e12eb44901f41aa36" name="ga5ed56a25adf9f45e12eb44901f41aa36"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5ed56a25adf9f45e12eb44901f41aa36">&#9670;&#160;</a></span>nrf_spu_feature_block_enable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE void nrf_spu_feature_block_enable </td>
          <td>(</td>
          <td class="paramtype">NRF_SPU_Type *&#160;</td>
          <td class="paramname"><em>p_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__nrf__spu__hal.html#ga96d287b38368a0b90d2d50fa507d5910">nrf_spu_feature_t</a>&#160;</td>
          <td class="paramname"><em>feature</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>index</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>subindex</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for enabling the feature block of the specified feature. </p>
<dl class="section note"><dt>Note</dt><dd>When feature access lock is enabled, reading or modifying the registers of the feature is blocked.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">feature</td><td>Feature to be accessed. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">index</td><td>Feature index. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">subindex</td><td>Feature subindex. Only used for applicable features, otherwise skipped. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga0151c1446805884a8e238fcbf90cca38" name="ga0151c1446805884a8e238fcbf90cca38"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0151c1446805884a8e238fcbf90cca38">&#9670;&#160;</a></span>nrf_spu_feature_block_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE bool nrf_spu_feature_block_get </td>
          <td>(</td>
          <td class="paramtype">NRF_SPU_Type const *&#160;</td>
          <td class="paramname"><em>p_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__nrf__spu__hal.html#ga96d287b38368a0b90d2d50fa507d5910">nrf_spu_feature_t</a>&#160;</td>
          <td class="paramname"><em>feature</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>index</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>subindex</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for getting status of the access lock of the specified feature. </p>
<dl class="section note"><dt>Note</dt><dd>When feature access lock is enabled, reading or modifying the registers of the feature is blocked.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">feature</td><td>Feature to be accessed. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">index</td><td>Feature index. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">subindex</td><td>Feature subindex. Only used for applicable features, otherwise skipped.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>True if the feature access is locked, false otherwise. </dd></dl>

</div>
</div>
<a id="ga0be19d03dc1415fd873eb3fd8b70bb1f" name="ga0be19d03dc1415fd873eb3fd8b70bb1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0be19d03dc1415fd873eb3fd8b70bb1f">&#9670;&#160;</a></span>nrf_spu_feature_lock_enable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE void nrf_spu_feature_lock_enable </td>
          <td>(</td>
          <td class="paramtype">NRF_SPU_Type *&#160;</td>
          <td class="paramname"><em>p_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__nrf__spu__hal.html#ga96d287b38368a0b90d2d50fa507d5910">nrf_spu_feature_t</a>&#160;</td>
          <td class="paramname"><em>feature</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>index</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>subindex</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for enabling the management lock of the specified feature. </p>
<dl class="section note"><dt>Note</dt><dd>When feature management lock is enabled, modifying the SPU configuration associated with specified feature is not possible.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">feature</td><td>Feature to be accessed. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">index</td><td>Feature index. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">subindex</td><td>Feature subindex. Only used for applicable features, otherwise skipped. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gaaa80a705edd8347b7222401a87f26f59" name="gaaa80a705edd8347b7222401a87f26f59"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaa80a705edd8347b7222401a87f26f59">&#9670;&#160;</a></span>nrf_spu_feature_lock_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE bool nrf_spu_feature_lock_get </td>
          <td>(</td>
          <td class="paramtype">NRF_SPU_Type const *&#160;</td>
          <td class="paramname"><em>p_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__nrf__spu__hal.html#ga96d287b38368a0b90d2d50fa507d5910">nrf_spu_feature_t</a>&#160;</td>
          <td class="paramname"><em>feature</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>index</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>subindex</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for getting the status of the management lock of the specified feature. </p>
<dl class="section note"><dt>Note</dt><dd>When feature management lock is enabled, modifying the SPU configuration associated with specified feature is not possible.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">feature</td><td>Feature to be accessed. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">index</td><td>Feature index. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">subindex</td><td>Feature subindex. Only used for applicable features, otherwise skipped.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>True if feature management is locked, false otherwise. </dd></dl>

</div>
</div>
<a id="ga2ce58ebf39fc9cee317d7cfe0a0770d4" name="ga2ce58ebf39fc9cee317d7cfe0a0770d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2ce58ebf39fc9cee317d7cfe0a0770d4">&#9670;&#160;</a></span>nrf_spu_feature_ownerid_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE nrf_owner_t nrf_spu_feature_ownerid_get </td>
          <td>(</td>
          <td class="paramtype">NRF_SPU_Type const *&#160;</td>
          <td class="paramname"><em>p_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__nrf__spu__hal.html#ga96d287b38368a0b90d2d50fa507d5910">nrf_spu_feature_t</a>&#160;</td>
          <td class="paramname"><em>feature</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>index</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>subindex</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for getting the feature owner ID of the specified feature. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">feature</td><td>Feature to be accessed. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">index</td><td>Feature index. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">subindex</td><td>Feature subindex. Only used for applicable features, otherwise skipped.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Owner ID. </dd></dl>

</div>
</div>
<a id="ga75edeaa9063ab5cba1b60c7c44fce989" name="ga75edeaa9063ab5cba1b60c7c44fce989"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga75edeaa9063ab5cba1b60c7c44fce989">&#9670;&#160;</a></span>nrf_spu_feature_ownerid_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE void nrf_spu_feature_ownerid_set </td>
          <td>(</td>
          <td class="paramtype">NRF_SPU_Type *&#160;</td>
          <td class="paramname"><em>p_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__nrf__spu__hal.html#ga96d287b38368a0b90d2d50fa507d5910">nrf_spu_feature_t</a>&#160;</td>
          <td class="paramname"><em>feature</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>index</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>subindex</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">nrf_owner_t&#160;</td>
          <td class="paramname"><em>owner_id</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for setting the feature owner ID of the specified feature. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">feature</td><td>Feature to be accessed. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">index</td><td>Feature index. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">subindex</td><td>Feature subindex. Only used for applicable features, otherwise skipped. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">owner_id</td><td>Owner ID to be set. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gad2f33b71131b6e984f4dd0661caf8f09" name="gad2f33b71131b6e984f4dd0661caf8f09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad2f33b71131b6e984f4dd0661caf8f09">&#9670;&#160;</a></span>nrf_spu_feature_secattr_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE bool nrf_spu_feature_secattr_get </td>
          <td>(</td>
          <td class="paramtype">NRF_SPU_Type const *&#160;</td>
          <td class="paramname"><em>p_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__nrf__spu__hal.html#ga96d287b38368a0b90d2d50fa507d5910">nrf_spu_feature_t</a>&#160;</td>
          <td class="paramname"><em>feature</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>index</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>subindex</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for getting the security mapping of the specified feature. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">feature</td><td>Feature to be accessed. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">index</td><td>Feature index. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">subindex</td><td>Feature subindex. Only used for applicable features, otherwise skipped.</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">true</td><td>Feature is available for secure usage. </td></tr>
    <tr><td class="paramname">false</td><td>Feature is available for non-secure usage. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga5041c2c330a50d77d47b5e3638b12f7a" name="ga5041c2c330a50d77d47b5e3638b12f7a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5041c2c330a50d77d47b5e3638b12f7a">&#9670;&#160;</a></span>nrf_spu_feature_secattr_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE void nrf_spu_feature_secattr_set </td>
          <td>(</td>
          <td class="paramtype">NRF_SPU_Type *&#160;</td>
          <td class="paramname"><em>p_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__nrf__spu__hal.html#ga96d287b38368a0b90d2d50fa507d5910">nrf_spu_feature_t</a>&#160;</td>
          <td class="paramname"><em>feature</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>index</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>subindex</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>enable</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for setting the security mapping of the specified feature. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">feature</td><td>Feature to be accessed. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">index</td><td>Feature index. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">subindex</td><td>Feature subindex. Only used for applicable features, otherwise skipped. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">enable</td><td>True if security mapping is to be set, false otherwise. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga8f549ce08f3891c83d62a5256a7594c8" name="ga8f549ce08f3891c83d62a5256a7594c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8f549ce08f3891c83d62a5256a7594c8">&#9670;&#160;</a></span>nrf_spu_flashnsc_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE void nrf_spu_flashnsc_set </td>
          <td>(</td>
          <td class="paramtype">NRF_SPU_Type *&#160;</td>
          <td class="paramname"><em>p_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>flash_nsc_id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__nrf__spu__hal.html#ga45f740567f5b83d2f7eca5a8d18cff94">nrf_spu_nsc_size_t</a>&#160;</td>
          <td class="paramname"><em>flash_nsc_size</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>region_number</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>lock_conf</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for configuring non-secure callable flash region. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">flash_nsc_id</td><td>Non-secure callable flash region ID. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">flash_nsc_size</td><td>Non-secure callable flash region size. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">region_number</td><td>Flash region number. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">lock_conf</td><td>Lock configuration until next SoC reset. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga3d59cd2c2e218eeec8b98ae49225da4e" name="ga3d59cd2c2e218eeec8b98ae49225da4e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3d59cd2c2e218eeec8b98ae49225da4e">&#9670;&#160;</a></span>nrf_spu_flashregion_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE void nrf_spu_flashregion_set </td>
          <td>(</td>
          <td class="paramtype">NRF_SPU_Type *&#160;</td>
          <td class="paramname"><em>p_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>region_id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>secure_attr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>permissions</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>lock_conf</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for configuring security for a particular flash region. </p>
<p>Permissions parameter must be set by using the logical OR on the <a class="el" href="group__nrf__spu__hal.html#gafe75ab0f3d1142b83a6211f2143850fc">nrf_spu_mem_perm_t</a> values.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">region_id</td><td>Flash region index. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">secure_attr</td><td>Set region attribute to secure. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">permissions</td><td>Flash region permissions. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">lock_conf</td><td>Lock configuration until next SoC reset. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga6ca19b4ad46b497cd693047115e12347" name="ga6ca19b4ad46b497cd693047115e12347"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6ca19b4ad46b497cd693047115e12347">&#9670;&#160;</a></span>nrf_spu_gpio_config_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE void nrf_spu_gpio_config_set </td>
          <td>(</td>
          <td class="paramtype">NRF_SPU_Type *&#160;</td>
          <td class="paramname"><em>p_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>gpio_port</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>gpio_mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>lock_conf</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for configuring the GPIO pins to be available in particular domains. </p>
<p>GPIO pins are configured as bitmask. Set one in bitmask to make particular pin available only in secure domain. Set zero to make it available in secure and non-secure domains.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">gpio_port</td><td>Port number. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">gpio_mask</td><td>Bitmask with gpio configuration. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">lock_conf</td><td>Lock configuration until next SoC reset. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga068fbe3a30786954e8ca216c0a8a5e53" name="ga068fbe3a30786954e8ca216c0a8a5e53"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga068fbe3a30786954e8ca216c0a8a5e53">&#9670;&#160;</a></span>nrf_spu_int_disable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE void nrf_spu_int_disable </td>
          <td>(</td>
          <td class="paramtype">NRF_SPU_Type *&#160;</td>
          <td class="paramname"><em>p_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>mask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for disabling specified interrupts. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">mask</td><td>Mask of interrupts to be disabled. Use <a class="el" href="group__nrf__spu__hal.html#ga44a6e9c6511f38d0246e967076179519">nrf_spu_int_mask_t</a> values for bit masking. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gad978dc17a54c14ead43c2fa1671c66b4" name="gad978dc17a54c14ead43c2fa1671c66b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad978dc17a54c14ead43c2fa1671c66b4">&#9670;&#160;</a></span>nrf_spu_int_enable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE void nrf_spu_int_enable </td>
          <td>(</td>
          <td class="paramtype">NRF_SPU_Type *&#160;</td>
          <td class="paramname"><em>p_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>mask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for enabling specified interrupts. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">mask</td><td>Mask of interrupts to be enabled. Use <a class="el" href="group__nrf__spu__hal.html#ga44a6e9c6511f38d0246e967076179519">nrf_spu_int_mask_t</a> values for bit masking. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga1dc0a504e03ed6f38f9c4a5c364b1715" name="ga1dc0a504e03ed6f38f9c4a5c364b1715"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1dc0a504e03ed6f38f9c4a5c364b1715">&#9670;&#160;</a></span>nrf_spu_int_enable_check()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE uint32_t nrf_spu_int_enable_check </td>
          <td>(</td>
          <td class="paramtype">NRF_SPU_Type const *&#160;</td>
          <td class="paramname"><em>p_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>mask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for checking if the specified interrupts are enabled. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">mask</td><td>Mask of interrupts to be checked. Use <a class="el" href="group__nrf__spu__hal.html#ga44a6e9c6511f38d0246e967076179519">nrf_spu_int_mask_t</a> values for bit masking.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Mask of enabled interrupts. </dd></dl>

</div>
</div>
<a id="gae4238c89034e45d4b4b16381b530f47d" name="gae4238c89034e45d4b4b16381b530f47d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae4238c89034e45d4b4b16381b530f47d">&#9670;&#160;</a></span>nrf_spu_periph_perm_block_enable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE void nrf_spu_periph_perm_block_enable </td>
          <td>(</td>
          <td class="paramtype">NRF_SPU_Type *&#160;</td>
          <td class="paramname"><em>p_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>index</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for enabling the peripheral access lock of the specified slave. </p>
<dl class="section note"><dt>Note</dt><dd>When peripheral access lock is enabled, reading or modifying the registers of the peripheral is blocked.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">index</td><td>Peripheral slave index. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga801ac355cde9424713bf9ff25de270dc" name="ga801ac355cde9424713bf9ff25de270dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga801ac355cde9424713bf9ff25de270dc">&#9670;&#160;</a></span>nrf_spu_periph_perm_block_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE bool nrf_spu_periph_perm_block_get </td>
          <td>(</td>
          <td class="paramtype">NRF_SPU_Type const *&#160;</td>
          <td class="paramname"><em>p_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>index</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for getting the status of the peripheral access lock of the specified slave. </p>
<dl class="section note"><dt>Note</dt><dd>When peripheral access lock is enabled, reading or modifying the registers of the peripheral is blocked.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">index</td><td>Peripheral slave index.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>True if the peripheral access is locked, false otherwise. </dd></dl>

</div>
</div>
<a id="gaf6580f7851c2dd66b0773ffecef19466" name="gaf6580f7851c2dd66b0773ffecef19466"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf6580f7851c2dd66b0773ffecef19466">&#9670;&#160;</a></span>nrf_spu_periph_perm_dma_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE <a class="el" href="group__nrf__spu__hal.html#ga9e1f6046a4de5110aeb69bc50134a033">nrf_spu_dma_t</a> nrf_spu_periph_perm_dma_get </td>
          <td>(</td>
          <td class="paramtype">NRF_SPU_Type const *&#160;</td>
          <td class="paramname"><em>p_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>index</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for getting the DMA capabilities of the specified slave. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">index</td><td>Peripheral slave index.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>DMA capabilities. </dd></dl>

</div>
</div>
<a id="gad4797b13e8352b1d16e839915d93291f" name="gad4797b13e8352b1d16e839915d93291f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad4797b13e8352b1d16e839915d93291f">&#9670;&#160;</a></span>nrf_spu_periph_perm_dmasec_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE bool nrf_spu_periph_perm_dmasec_get </td>
          <td>(</td>
          <td class="paramtype">NRF_SPU_Type const *&#160;</td>
          <td class="paramname"><em>p_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>index</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for getting the security attribution for the DMA transfer of the specified slave. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">index</td><td>Peripheral slave index.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>True if DMA transfers initiated by this peripheral have the secure attribute set, false otherwise. </dd></dl>

</div>
</div>
<a id="ga32806730a0b60e4a65fcfd06b35b65d0" name="ga32806730a0b60e4a65fcfd06b35b65d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga32806730a0b60e4a65fcfd06b35b65d0">&#9670;&#160;</a></span>nrf_spu_periph_perm_dmasec_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE void nrf_spu_periph_perm_dmasec_set </td>
          <td>(</td>
          <td class="paramtype">NRF_SPU_Type *&#160;</td>
          <td class="paramname"><em>p_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>index</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>enable</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for setting the security attribution for the DMA transfer of the specified slave. </p>
<dl class="section note"><dt>Note</dt><dd>This bit has effect only if peripheral security mapping is enabled.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">index</td><td>Peripheral slave index. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">enable</td><td>True if secure attribute for the DMA transfer is to be set, false otherwise. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga03b4ff6cfffed66789549900aa6c7bd4" name="ga03b4ff6cfffed66789549900aa6c7bd4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga03b4ff6cfffed66789549900aa6c7bd4">&#9670;&#160;</a></span>nrf_spu_periph_perm_lock_enable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE void nrf_spu_periph_perm_lock_enable </td>
          <td>(</td>
          <td class="paramtype">NRF_SPU_Type *&#160;</td>
          <td class="paramname"><em>p_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>index</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for enabling the peripheral management lock of the specified slave. </p>
<dl class="section note"><dt>Note</dt><dd>When peripheral management lock is enabled, modifying the SPU configuration associated with specified peripheral is not possible.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">index</td><td>Peripheral slave index. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga1881ee3346de4ed5a95eb0e3d0e0131d" name="ga1881ee3346de4ed5a95eb0e3d0e0131d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1881ee3346de4ed5a95eb0e3d0e0131d">&#9670;&#160;</a></span>nrf_spu_periph_perm_lock_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE bool nrf_spu_periph_perm_lock_get </td>
          <td>(</td>
          <td class="paramtype">NRF_SPU_Type const *&#160;</td>
          <td class="paramname"><em>p_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>index</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for getting the status of the peripheral management lock of the specified slave. </p>
<dl class="section note"><dt>Note</dt><dd>When peripheral management lock is enabled, modifying the SPU configuration associated with specified peripheral is not possible.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">index</td><td>Peripheral slave index.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>True if the peripheral management is locked, false otherwise. </dd></dl>

</div>
</div>
<a id="gacb4c7161984ddd9d05d09a670287059c" name="gacb4c7161984ddd9d05d09a670287059c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacb4c7161984ddd9d05d09a670287059c">&#9670;&#160;</a></span>nrf_spu_periph_perm_ownerid_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE nrf_owner_t nrf_spu_periph_perm_ownerid_get </td>
          <td>(</td>
          <td class="paramtype">NRF_SPU_Type const *&#160;</td>
          <td class="paramname"><em>p_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>index</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for getting the peripheral owner ID of the specified slave. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">index</td><td>Peripheral slave index.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Owner ID. </dd></dl>

</div>
</div>
<a id="gab10e1128d592f7573f0fcbedafcc4b94" name="gab10e1128d592f7573f0fcbedafcc4b94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab10e1128d592f7573f0fcbedafcc4b94">&#9670;&#160;</a></span>nrf_spu_periph_perm_ownerid_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE void nrf_spu_periph_perm_ownerid_set </td>
          <td>(</td>
          <td class="paramtype">NRF_SPU_Type *&#160;</td>
          <td class="paramname"><em>p_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>index</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">nrf_owner_t&#160;</td>
          <td class="paramname"><em>owner_id</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for setting the peripheral owner ID of the specified slave. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">index</td><td>Peripheral slave index. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">owner_id</td><td>Owner ID to be set. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga2558e753e968a4322a91c6957a95a6ce" name="ga2558e753e968a4322a91c6957a95a6ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2558e753e968a4322a91c6957a95a6ce">&#9670;&#160;</a></span>nrf_spu_periph_perm_ownerprog_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE bool nrf_spu_periph_perm_ownerprog_get </td>
          <td>(</td>
          <td class="paramtype">NRF_SPU_Type const *&#160;</td>
          <td class="paramname"><em>p_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>index</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for getting the indication if owner ID of the specified slave is programmable or not. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">index</td><td>Peripheral slave index.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>True if owner ID is programmable, false otherwise. </dd></dl>

</div>
</div>
<a id="gac88ce0843392afbed0314e969aded8c6" name="gac88ce0843392afbed0314e969aded8c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac88ce0843392afbed0314e969aded8c6">&#9670;&#160;</a></span>nrf_spu_periph_perm_present_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE bool nrf_spu_periph_perm_present_get </td>
          <td>(</td>
          <td class="paramtype">NRF_SPU_Type const *&#160;</td>
          <td class="paramname"><em>p_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>index</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for getting the indication if peripheral with the specified slave index is present. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">index</td><td>Peripheral slave index.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>True if peripheral is present, false otherwise. </dd></dl>

</div>
</div>
<a id="gae93e3fe9eee85ad284840b3bbd007858" name="gae93e3fe9eee85ad284840b3bbd007858"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae93e3fe9eee85ad284840b3bbd007858">&#9670;&#160;</a></span>nrf_spu_periph_perm_secattr_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE bool nrf_spu_periph_perm_secattr_get </td>
          <td>(</td>
          <td class="paramtype">NRF_SPU_Type const *&#160;</td>
          <td class="paramname"><em>p_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>index</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for getting the security mapping of the specified slave. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">index</td><td>Peripheral slave index.</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">true</td><td>Peripheral is mapped in secure peripheral address space. </td></tr>
    <tr><td class="paramname">false</td><td>If TrustZone capabilities are <a class="el" href="group__nrf__spu__hal.html#gga5cf6c98f4cb95c5c49bb1a6e85ed3023acde7766ec08af43a7fef33c7a1a378ac">NRF_SPU_SECUREMAPPING_USERSELECTABLE</a>, then peripheral is mapped in non-secure peripheral address space. If TrustZone capabilities are <a class="el" href="group__nrf__spu__hal.html#gga5cf6c98f4cb95c5c49bb1a6e85ed3023aa53394b582de83ae0aa9b62bf350bcdf">NRF_SPU_SECUREMAPPING_SPLIT</a>, then peripheral is mapped in non-secure and secure peripheral address space. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga72c2eda8b1aa5fc262ac3364b1e42b2e" name="ga72c2eda8b1aa5fc262ac3364b1e42b2e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga72c2eda8b1aa5fc262ac3364b1e42b2e">&#9670;&#160;</a></span>nrf_spu_periph_perm_secattr_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE void nrf_spu_periph_perm_secattr_set </td>
          <td>(</td>
          <td class="paramtype">NRF_SPU_Type *&#160;</td>
          <td class="paramname"><em>p_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>index</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>enable</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for setting the security mapping of the specified slave. </p>
<dl class="section note"><dt>Note</dt><dd>This bit has effect only if TrustZone capabilities are either <a class="el" href="group__nrf__spu__hal.html#gga5cf6c98f4cb95c5c49bb1a6e85ed3023acde7766ec08af43a7fef33c7a1a378ac">NRF_SPU_SECUREMAPPING_USERSELECTABLE</a> or <a class="el" href="group__nrf__spu__hal.html#gga5cf6c98f4cb95c5c49bb1a6e85ed3023aa53394b582de83ae0aa9b62bf350bcdf">NRF_SPU_SECUREMAPPING_SPLIT</a>.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">index</td><td>Peripheral slave index. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">enable</td><td>True if security mapping is to be set, false otherwise. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gadc7939f13a352b9ed85baa764820d66a" name="gadc7939f13a352b9ed85baa764820d66a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadc7939f13a352b9ed85baa764820d66a">&#9670;&#160;</a></span>nrf_spu_periph_perm_securemapping_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE <a class="el" href="group__nrf__spu__hal.html#ga5cf6c98f4cb95c5c49bb1a6e85ed3023">nrf_spu_securemapping_t</a> nrf_spu_periph_perm_securemapping_get </td>
          <td>(</td>
          <td class="paramtype">NRF_SPU_Type const *&#160;</td>
          <td class="paramname"><em>p_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>index</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for getting the capabilities for TrustZone Cortex-M secure attribute of the specified slave. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">index</td><td>Peripheral slave index.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>TrustZone capabilities. </dd></dl>

</div>
</div>
<a id="gacbafb55d6851f8899248996a3e7b503d" name="gacbafb55d6851f8899248996a3e7b503d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacbafb55d6851f8899248996a3e7b503d">&#9670;&#160;</a></span>nrf_spu_periphaccerr_address_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE uint32_t nrf_spu_periphaccerr_address_get </td>
          <td>(</td>
          <td class="paramtype">NRF_SPU_Type const *&#160;</td>
          <td class="paramname"><em>p_reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for getting the address of the security violation. </p>
<dl class="section note"><dt>Note</dt><dd>The event PERIPHACCERR must be cleared to clear this register.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Address of the transaction that caused first error. </dd></dl>

</div>
</div>
<a id="ga99c0ed224649632d21662232df24e22e" name="ga99c0ed224649632d21662232df24e22e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga99c0ed224649632d21662232df24e22e">&#9670;&#160;</a></span>nrf_spu_periphaccerr_ownerid_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE nrf_owner_t nrf_spu_periphaccerr_ownerid_get </td>
          <td>(</td>
          <td class="paramtype">NRF_SPU_Type const *&#160;</td>
          <td class="paramname"><em>p_reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for getting the owner ID of the security violation. </p>
<dl class="section note"><dt>Note</dt><dd>The event PERIPHACCERR must be cleared to clear this register.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Owner ID of the transaction that caused first error. </dd></dl>

</div>
</div>
<a id="ga5518273cfb31711bc2bc98341149ca5d" name="ga5518273cfb31711bc2bc98341149ca5d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5518273cfb31711bc2bc98341149ca5d">&#9670;&#160;</a></span>nrf_spu_peripheral_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE void nrf_spu_peripheral_set </td>
          <td>(</td>
          <td class="paramtype">NRF_SPU_Type *&#160;</td>
          <td class="paramname"><em>p_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>peripheral_id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>secure_attr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>secure_dma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>lock_conf</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for configuring access permissions of the peripheral. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">peripheral_id</td><td>ID number of a particular peripheral. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">secure_attr</td><td>Peripheral registers accessible only from secure domain. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">secure_dma</td><td>DMA transfers possible only from RAM memory in secure domain. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">lock_conf</td><td>Lock configuration until next SoC reset. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga78d3fa9ec803eaef4593e1a52820bcbb" name="ga78d3fa9ec803eaef4593e1a52820bcbb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga78d3fa9ec803eaef4593e1a52820bcbb">&#9670;&#160;</a></span>nrf_spu_publish_clear()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE void nrf_spu_publish_clear </td>
          <td>(</td>
          <td class="paramtype">NRF_SPU_Type *&#160;</td>
          <td class="paramname"><em>p_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__nrf__spu__hal.html#gaca772df92f8018db60b64684673403a6">nrf_spu_event_t</a>&#160;</td>
          <td class="paramname"><em>event</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for clearing publication configuration of a given SPU event. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">event</td><td>Event to clear. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga200ee02fe1c23101aad0ce846fca29ba" name="ga200ee02fe1c23101aad0ce846fca29ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga200ee02fe1c23101aad0ce846fca29ba">&#9670;&#160;</a></span>nrf_spu_publish_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE void nrf_spu_publish_set </td>
          <td>(</td>
          <td class="paramtype">NRF_SPU_Type *&#160;</td>
          <td class="paramname"><em>p_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__nrf__spu__hal.html#gaca772df92f8018db60b64684673403a6">nrf_spu_event_t</a>&#160;</td>
          <td class="paramname"><em>event</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>channel</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for setting up publication configuration of a given SPU event. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">event</td><td>Event to configure. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">channel</td><td>Channel to connect with published event. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga289b83bd30667a37519640cb5c6a74fd" name="ga289b83bd30667a37519640cb5c6a74fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga289b83bd30667a37519640cb5c6a74fd">&#9670;&#160;</a></span>nrf_spu_ramnsc_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE void nrf_spu_ramnsc_set </td>
          <td>(</td>
          <td class="paramtype">NRF_SPU_Type *&#160;</td>
          <td class="paramname"><em>p_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>ram_nsc_id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__nrf__spu__hal.html#ga45f740567f5b83d2f7eca5a8d18cff94">nrf_spu_nsc_size_t</a>&#160;</td>
          <td class="paramname"><em>ram_nsc_size</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>region_number</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>lock_conf</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for configuring non-secure callable RAM region. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">ram_nsc_id</td><td>Non-secure callable RAM region ID. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">ram_nsc_size</td><td>Non-secure callable RAM region size. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">region_number</td><td>RAM region number. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">lock_conf</td><td>Lock configuration until next SoC reset. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gad3d8c40545df1ac1f7a40d2e3b23dee5" name="gad3d8c40545df1ac1f7a40d2e3b23dee5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad3d8c40545df1ac1f7a40d2e3b23dee5">&#9670;&#160;</a></span>nrf_spu_ramregion_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE void nrf_spu_ramregion_set </td>
          <td>(</td>
          <td class="paramtype">NRF_SPU_Type *&#160;</td>
          <td class="paramname"><em>p_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>region_id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>secure_attr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>permissions</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>lock_conf</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for configuring security for the RAM region. </p>
<p>Permissions parameter must be set by using the logical OR on the <a class="el" href="group__nrf__spu__hal.html#gafe75ab0f3d1142b83a6211f2143850fc">nrf_spu_mem_perm_t</a> values.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">region_id</td><td>RAM region index. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">secure_attr</td><td>Set region attribute to secure. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">permissions</td><td>RAM region permissions. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">lock_conf</td><td>Lock configuration until next SoC reset. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga2df21cb782ba105b5e208bad095a011a" name="ga2df21cb782ba105b5e208bad095a011a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2df21cb782ba105b5e208bad095a011a">&#9670;&#160;</a></span>nrf_spu_tz_is_available()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE bool nrf_spu_tz_is_available </td>
          <td>(</td>
          <td class="paramtype">NRF_SPU_Type const *&#160;</td>
          <td class="paramname"><em>p_reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for retrieving the capabilities of the current device. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral.</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">true</td><td>ARM TrustZone support is available. </td></tr>
    <tr><td class="paramname">false</td><td>ARM TrustZone support is not available. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<div id="nav-path" class="topicfooter">
<a href="https://github.com/NordicSemiconductor/nrfx/issues" target="_blank">nrfx feedback</a> | <a href="https://devzone.nordicsemi.com/" target="_blank">Nordic DevZone</a> | <a href="http://response.nordicsemi.com/subscribe-to-our-newsletters" target="_blank">Subscribe</a> | Updated <span id="date"/>
<script>
var date = new Date("Fri May 10 2024" + " UTC");
document.getElementById("date").innerHTML = date.toJSON().slice(0, 10);
</script>
</div>
</body>
</html>
