// Seed: 3682803419
module module_0 (
    output wor   id_0,
    input  uwire id_1
);
  wire id_3;
  module_2(
      id_3, id_3, id_3
  );
endmodule
module module_1 (
    output uwire id_0,
    input supply0 id_1,
    input tri id_2
);
  assign id_0 = 1;
  module_0(
      id_0, id_1
  );
endmodule
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  assign module_2[""] = 1;
  id_4 :
  assert property (@(posedge id_2) 1)
  else $display("", 1);
endmodule
