=====================  unr.aag =====================
=====================  eq1.aag =====================
=====================  ex1.aag =====================
=====================  ex2.aag =====================
=====================  add2n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 24 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 10 (3, 7 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 58 --> 24 (16 --> 4, 42 --> 20 )
[LOG] Average clause size reduction: 5.8 --> 2.4 (5.33333 --> 1.33333, 6 --> 2.85714 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 31 6 2 1 23
Raw AIGER output size: aag 40 4 2 1 32
=====================  add2y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 24 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 10 (3, 7 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 58 --> 24 (16 --> 4, 42 --> 20 )
[LOG] Average clause size reduction: 5.8 --> 2.4 (5.33333 --> 1.33333, 6 --> 2.85714 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 25 6 2 1 17
Raw AIGER output size: aag 34 4 2 1 26
=====================  add4n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 95 new AND gates.
[LOG] Size before ABC: 276 AND gates.
[LOG] Size after ABC: 93 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 64 (3, 7, 17, 37 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 694 --> 276 (28 --> 4, 78 --> 20, 192 --> 68, 396 --> 184 )
[LOG] Average clause size reduction: 10.8438 --> 4.3125 (9.33333 --> 1.33333, 11.1429 --> 2.85714, 11.2941 --> 4, 10.7027 --> 4.97297 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 75 12 2 1 61
Raw AIGER output size: aag 168 8 2 1 156
=====================  add4y.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 106 new AND gates.
[LOG] Size before ABC: 276 AND gates.
[LOG] Size after ABC: 104 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 64 (3, 7, 17, 37 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 694 --> 276 (28 --> 4, 78 --> 20, 192 --> 68, 396 --> 184 )
[LOG] Average clause size reduction: 10.8438 --> 4.3125 (9.33333 --> 1.33333, 11.1429 --> 2.85714, 11.2941 --> 4, 10.7027 --> 4.97297 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 59 12 2 1 45
Raw AIGER output size: aag 163 8 2 1 151
=====================  add6n.aag =====================
[LOG] Relation determinization time: 0.13 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 663 new AND gates.
[LOG] Size before ABC: 1812 AND gates.
[LOG] Size after ABC: 661 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.12/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0.02/0 sec, 0.09/0 sec )
[LOG] Nr of iterations: 298 (3, 7, 17, 37, 77, 157 )
[LOG] Total clause computation time: 0.03/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.02/0.02 sec )
[LOG] Total clause minimization time: 0.09/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.07/0.07 sec )
[LOG] Total clause size reduction: 4610 --> 1812 (40 --> 4, 114 --> 20, 288 --> 68, 612 --> 184, 1216 --> 456, 2340 --> 1080 )
[LOG] Average clause size reduction: 15.4698 --> 6.08054 (13.3333 --> 1.33333, 16.2857 --> 2.85714, 16.9412 --> 4, 16.5405 --> 4.97297, 15.7922 --> 5.92208, 14.9045 --> 6.87898 )
[LOG] Overall execution time: 0.13 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.40 sec (Real time) / 0.33 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.29 sec (Real time) / 0.30 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 119 18 2 1 99
Raw AIGER output size: aag 780 12 2 1 762
=====================  add6y.aag =====================
[LOG] Relation determinization time: 0.12 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 649 new AND gates.
[LOG] Size before ABC: 1812 AND gates.
[LOG] Size after ABC: 648 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.11/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.09/0 sec )
[LOG] Nr of iterations: 298 (3, 7, 17, 37, 77, 157 )
[LOG] Total clause computation time: 0.03/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.02/0.02 sec )
[LOG] Total clause minimization time: 0.08/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.07/0.07 sec )
[LOG] Total clause size reduction: 4610 --> 1812 (40 --> 4, 114 --> 20, 288 --> 68, 612 --> 184, 1216 --> 456, 2340 --> 1080 )
[LOG] Average clause size reduction: 15.4698 --> 6.08054 (13.3333 --> 1.33333, 16.2857 --> 2.85714, 16.9412 --> 4, 16.5405 --> 4.97297, 15.7922 --> 5.92208, 14.9045 --> 6.87898 )
[LOG] Overall execution time: 0.12 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.39 sec (Real time) / 0.32 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.24 sec (Real time) / 0.24 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 93 18 2 1 73
Raw AIGER output size: aag 741 12 2 1 722
=====================  add8n.aag =====================
[LOG] Relation determinization time: 1.87 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 3188 new AND gates.
[LOG] Size before ABC: 9924 AND gates.
[LOG] Size after ABC: 3186 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.87/2 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0.03/0 sec, 0.09/0 sec, 0.29/0 sec, 1.45/2 sec )
[LOG] Nr of iterations: 1252 (3, 7, 17, 37, 77, 157, 317, 637 )
[LOG] Total clause computation time: 0.25/1 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.05/0.05 sec, 0.2/0.2 sec )
[LOG] Total clause minimization time: 1.61/1 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0.09/0.09 sec, 0.24/0.24 sec, 1.24/1.24 sec )
[LOG] Total clause size reduction: 24766 --> 9924 (52 --> 4, 150 --> 20, 384 --> 68, 828 --> 184, 1672 --> 456, 3276 --> 1080, 6320 --> 2488, 12084 --> 5624 )
[LOG] Average clause size reduction: 19.7812 --> 7.92652 (17.3333 --> 1.33333, 21.4286 --> 2.85714, 22.5882 --> 4, 22.3784 --> 4.97297, 21.7143 --> 5.92208, 20.8662 --> 6.87898, 19.9369 --> 7.84858, 18.9702 --> 8.82889 )
[LOG] Overall execution time: 1.87 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 2.62 sec (Real time) / 2.38 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.30 sec (Real time) / 1.29 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.37 sec (Real time) / 0.36 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 163 24 2 1 137
Raw AIGER output size: aag 3349 16 2 1 3325
=====================  add8y.aag =====================
[LOG] Relation determinization time: 1.55 sec CPU time.
[LOG] Relation determinization time: 3 sec real time.
[LOG] Final circuit size: 3392 new AND gates.
[LOG] Size before ABC: 9924 AND gates.
[LOG] Size after ABC: 3391 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 1.54/2 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0.02/0 sec, 0.08/0 sec, 0.29/1 sec, 1.14/1 sec )
[LOG] Nr of iterations: 1252 (3, 7, 17, 37, 77, 157, 317, 637 )
[LOG] Total clause computation time: 0.2/1 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.15/0.15 sec )
[LOG] Total clause minimization time: 1.32/1 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.06/0.06 sec, 0.25/0.25 sec, 0.98/0.98 sec )
[LOG] Total clause size reduction: 24766 --> 9924 (52 --> 4, 150 --> 20, 384 --> 68, 828 --> 184, 1672 --> 456, 3276 --> 1080, 6320 --> 2488, 12084 --> 5624 )
[LOG] Average clause size reduction: 19.7812 --> 7.92652 (17.3333 --> 1.33333, 21.4286 --> 2.85714, 22.5882 --> 4, 22.3784 --> 4.97297, 21.7143 --> 5.92208, 20.8662 --> 6.87898, 19.9369 --> 7.84858, 18.9702 --> 8.82889 )
[LOG] Overall execution time: 1.55 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
Synthesis time: 2.26 sec (Real time) / 2.08 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.28 sec (Real time) / 1.27 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.36 sec (Real time) / 0.35 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 127 24 2 1 101
Raw AIGER output size: aag 3518 16 2 1 3493
=====================  add10n.aag =====================
[LOG] Relation determinization time: 26.58 sec CPU time.
[LOG] Relation determinization time: 30 sec real time.
[LOG] Final circuit size: 13939 new AND gates.
[LOG] Size before ABC: 50100 AND gates.
[LOG] Size after ABC: 13937 AND gates.
[LOG] Time for optimizing with ABC: 3 seconds.
[LOG] Total time for all control signals: 26.54/27 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.02/0 sec, 0.02/0 sec, 0.1/0 sec, 0.32/1 sec, 1.17/1 sec, 4.59/5 sec, 20.32/20 sec )
[LOG] Nr of iterations: 5086 (3, 7, 17, 37, 77, 157, 317, 637, 1277, 2557 )
[LOG] Total clause computation time: 2.5/2 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0.09/0.09 sec, 0.4/0.4 sec, 1.96/1.96 sec )
[LOG] Total clause minimization time: 23.95/25 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.09/0.09 sec, 0.29/0.29 sec, 1.07/1.07 sec, 4.17/4.17 sec, 18.3/18.3 sec )
[LOG] Total clause size reduction: 121642 --> 50100 (64 --> 4, 186 --> 20, 480 --> 68, 1044 --> 184, 2128 --> 456, 4212 --> 1080, 8216 --> 2488, 15900 --> 5624, 30624 --> 12536, 58788 --> 27640 )
[LOG] Average clause size reduction: 23.917 --> 9.85057 (21.3333 --> 1.33333, 26.5714 --> 2.85714, 28.2353 --> 4, 28.2162 --> 4.97297, 27.6364 --> 5.92208, 26.828 --> 6.87898, 25.918 --> 7.84858, 24.9608 --> 8.82889, 23.9812 --> 9.81676, 22.991 --> 10.8095 )
[LOG] Overall execution time: 26.58 sec CPU time.
[LOG] Overall execution time: 30 sec real time.
Synthesis time: 29.26 sec (Real time) / 28.66 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 2.64 sec (Real time) / 2.63 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5.14 sec (Real time) / 5.12 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 207 30 2 1 175
Raw AIGER output size: aag 14144 20 2 1 14114
=====================  add10y.aag =====================
[LOG] Relation determinization time: 30.85 sec CPU time.
[LOG] Relation determinization time: 33 sec real time.
[LOG] Final circuit size: 14903 new AND gates.
[LOG] Size before ABC: 50100 AND gates.
[LOG] Size after ABC: 14901 AND gates.
[LOG] Time for optimizing with ABC: 3 seconds.
[LOG] Total time for all control signals: 30.81/30 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0.02/0 sec, 0.09/0 sec, 0.3/0 sec, 1.1/1 sec, 4.39/4 sec, 24.9/25 sec )
[LOG] Nr of iterations: 5086 (3, 7, 17, 37, 77, 157, 317, 637, 1277, 2557 )
[LOG] Total clause computation time: 2.78/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.07/0.07 sec, 0.45/0.45 sec, 2.21/2.21 sec )
[LOG] Total clause minimization time: 27.93/30 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.06/0.06 sec, 0.28/0.28 sec, 1.02/1.02 sec, 3.9/3.9 sec, 22.64/22.64 sec )
[LOG] Total clause size reduction: 121642 --> 50100 (64 --> 4, 186 --> 20, 480 --> 68, 1044 --> 184, 2128 --> 456, 4212 --> 1080, 8216 --> 2488, 15900 --> 5624, 30624 --> 12536, 58788 --> 27640 )
[LOG] Average clause size reduction: 23.917 --> 9.85057 (21.3333 --> 1.33333, 26.5714 --> 2.85714, 28.2353 --> 4, 28.2162 --> 4.97297, 27.6364 --> 5.92208, 26.828 --> 6.87898, 25.918 --> 7.84858, 24.9608 --> 8.82889, 23.9812 --> 9.81676, 22.991 --> 10.8095 )
[LOG] Overall execution time: 30.85 sec CPU time.
[LOG] Overall execution time: 33 sec real time.
Synthesis time: 33.68 sec (Real time) / 33.06 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 2.31 sec (Real time) / 2.29 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5.14 sec (Real time) / 5.12 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 161 30 2 1 129
Raw AIGER output size: aag 15062 20 2 1 15032
=====================  add12n.aag =====================
[LOG] Relation determinization time: 507.47 sec CPU time.
[LOG] Relation determinization time: 515 sec real time.
[LOG] Final circuit size: 62528 new AND gates.
[LOG] Size before ABC: 241572 AND gates.
[LOG] Size after ABC: 62526 AND gates.
[LOG] Time for optimizing with ABC: 8 seconds.
[LOG] Total time for all control signals: 507.22/506 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0.04/0 sec, 0.11/0 sec, 0.35/0 sec, 1.25/2 sec, 4.72/4 sec, 19.41/20 sec, 79.78/79 sec, 401.55/401 sec )
[LOG] Nr of iterations: 20440 (3, 7, 17, 37, 77, 157, 317, 637, 1277, 2557, 5117, 10237 )
[LOG] Total clause computation time: 44.34/44 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0.05/0.05 sec, 0.14/0.14 sec, 0.41/0.41 sec, 1.73/1.73 sec, 6.72/6.72 sec, 35.25/35.25 sec )
[LOG] Total clause minimization time: 462.26/462 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0.08/0.08 sec, 0.3/0.3 sec, 1.11/1.11 sec, 4.28/4.28 sec, 17.63/17.63 sec, 72.93/72.93 sec, 365.89/365.89 sec )
[LOG] Total clause size reduction: 571718 --> 241572 (76 --> 4, 222 --> 20, 576 --> 68, 1260 --> 184, 2584 --> 456, 5148 --> 1080, 10112 --> 2488, 19716 --> 5624, 38280 --> 12536, 74124 --> 27640, 143248 --> 60408, 276372 --> 131064 )
[LOG] Average clause size reduction: 27.9705 --> 11.8186 (25.3333 --> 1.33333, 31.7143 --> 2.85714, 33.8824 --> 4, 34.0541 --> 4.97297, 33.5584 --> 5.92208, 32.7898 --> 6.87898, 31.8991 --> 7.84858, 30.9513 --> 8.82889, 29.9765 --> 9.81676, 28.9887 --> 10.8095, 27.9945 --> 11.8054, 26.9974 --> 12.803 )
[LOG] Overall execution time: 507.47 sec CPU time.
[LOG] Overall execution time: 515 sec real time.
Synthesis time: 514.95 sec (Real time) / 513.40 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 8.70 sec (Real time) / 8.59 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 128.47 sec (Real time) / 128.26 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 251 36 2 1 213
Raw AIGER output size: aag 62777 24 2 1 62741
=====================  add12y.aag =====================
[LOG] Relation determinization time: 482.76 sec CPU time.
[LOG] Relation determinization time: 491 sec real time.
[LOG] Final circuit size: 62136 new AND gates.
[LOG] Size before ABC: 241572 AND gates.
[LOG] Size after ABC: 62134 AND gates.
[LOG] Time for optimizing with ABC: 7 seconds.
[LOG] Total time for all control signals: 482.51/483 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0.03/0 sec, 0.1/1 sec, 0.32/0 sec, 1.12/1 sec, 4.5/4 sec, 18.89/19 sec, 77.67/78 sec, 379.87/380 sec )
[LOG] Nr of iterations: 20440 (3, 7, 17, 37, 77, 157, 317, 637, 1277, 2557, 5117, 10237 )
[LOG] Total clause computation time: 39.93/34 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.08/0.08 sec, 0.11/0.11 sec, 0.46/0.46 sec, 1.49/1.49 sec, 6.31/6.31 sec, 31.45/31.45 sec )
[LOG] Total clause minimization time: 441.96/449 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.02/0.02 sec, 0.09/0.09 sec, 0.23/0.23 sec, 1.01/1.01 sec, 4.01/4.01 sec, 17.35/17.35 sec, 71.21/71.21 sec, 348.04/348.04 sec )
[LOG] Total clause size reduction: 571718 --> 241572 (76 --> 4, 222 --> 20, 576 --> 68, 1260 --> 184, 2584 --> 456, 5148 --> 1080, 10112 --> 2488, 19716 --> 5624, 38280 --> 12536, 74124 --> 27640, 143248 --> 60408, 276372 --> 131064 )
[LOG] Average clause size reduction: 27.9705 --> 11.8186 (25.3333 --> 1.33333, 31.7143 --> 2.85714, 33.8824 --> 4, 34.0541 --> 4.97297, 33.5584 --> 5.92208, 32.7898 --> 6.87898, 31.8991 --> 7.84858, 30.9513 --> 8.82889, 29.9765 --> 9.81676, 28.9887 --> 10.8095, 27.9945 --> 11.8054, 26.9974 --> 12.803 )
[LOG] Overall execution time: 482.76 sec CPU time.
[LOG] Overall execution time: 491 sec real time.
Synthesis time: 490.19 sec (Real time) / 488.61 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 9.30 sec (Real time) / 9.21 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 125.84 sec (Real time) / 125.63 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 195 36 2 1 157
Raw AIGER output size: aag 62329 24 2 1 62293
=====================  add14n.aag =====================
Command terminated by signal 9
Synthesis time: 10000.03 sec (Real time) / 9999.87 sec (User CPU time)
Timeout: 1
=====================  add14y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.01 sec (Real time) / 9999.90 sec (User CPU time)
Timeout: 1
=====================  add16n.aag =====================
Command terminated by signal 9
Synthesis time: 10000.02 sec (Real time) / 9999.79 sec (User CPU time)
Timeout: 1
=====================  add16y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.02 sec (Real time) / 9999.80 sec (User CPU time)
Timeout: 1
=====================  add18n.aag =====================
=====================  add18y.aag =====================
=====================  add20n.aag =====================
=====================  add20y.aag =====================
=====================  cnt2n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 35 2 3 1 30
Raw AIGER output size: aag 35 1 3 1 31
=====================  cnt2y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 16 2 3 1 11
Raw AIGER output size: aag 16 1 3 1 12
=====================  cnt3n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 51 2 4 1 45
Raw AIGER output size: aag 51 1 4 1 46
=====================  cnt3y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 23 2 4 1 17
Raw AIGER output size: aag 23 1 4 1 18
=====================  cnt4n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 67 2 5 1 60
Raw AIGER output size: aag 67 1 5 1 61
=====================  cnt4y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 30 2 5 1 23
Raw AIGER output size: aag 30 1 5 1 24
=====================  cnt5n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 83 2 6 1 75
Raw AIGER output size: aag 83 1 6 1 76
=====================  cnt5y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 37 2 6 1 29
Raw AIGER output size: aag 37 1 6 1 30
=====================  cnt6n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 99 2 7 1 90
Raw AIGER output size: aag 99 1 7 1 91
=====================  cnt6y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 44 2 7 1 35
Raw AIGER output size: aag 44 1 7 1 36
=====================  cnt7n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 115 2 8 1 105
Raw AIGER output size: aag 115 1 8 1 106
=====================  cnt7y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 51 2 8 1 41
Raw AIGER output size: aag 51 1 8 1 42
=====================  cnt8n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.16 sec (Real time) / 0.15 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 131 2 9 1 120
Raw AIGER output size: aag 131 1 9 1 121
=====================  cnt8y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.13 sec (Real time) / 0.12 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 58 2 9 1 47
Raw AIGER output size: aag 58 1 9 1 48
=====================  cnt9n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.58 sec (Real time) / 0.55 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 147 2 10 1 135
Raw AIGER output size: aag 147 1 10 1 136
=====================  cnt9y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.34 sec (Real time) / 0.32 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 65 2 10 1 53
Raw AIGER output size: aag 65 1 10 1 54
=====================  cnt10n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.71 sec (Real time) / 1.66 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 163 2 11 1 150
Raw AIGER output size: aag 163 1 11 1 151
=====================  cnt10y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.19 sec (Real time) / 1.15 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 72 2 11 1 59
Raw AIGER output size: aag 72 1 11 1 60
=====================  cnt11n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 6.63 sec (Real time) / 6.44 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 179 2 12 1 165
Raw AIGER output size: aag 179 1 12 1 166
=====================  cnt11y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4.29 sec (Real time) / 4.16 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 79 2 12 1 65
Raw AIGER output size: aag 79 1 12 1 66
=====================  cnt15n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1147.26 sec (Real time) / 1139.95 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 243 2 16 1 225
Raw AIGER output size: aag 243 1 16 1 226
=====================  cnt15y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.24 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1873.36 sec (Real time) / 1863.90 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 107 2 16 1 89
Raw AIGER output size: aag 107 1 16 1 90
=====================  cnt20n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.18 sec (Real time) / 1.15 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 323 2 21 1 300
Raw AIGER output size: aag 323 1 21 1 301
=====================  cnt20y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
Command terminated by signal 9
IC3 Model-checking time: 10000.27 sec (Real time) / 9966.84 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 142 2 21 1 119
Raw AIGER output size: aag 142 1 21 1 120
=====================  cnt25n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2.16 sec (Real time) / 2.10 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 403 2 26 1 375
Raw AIGER output size: aag 403 1 26 1 376
=====================  cnt25y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
Command terminated by signal 9
IC3 Model-checking time: 10000.26 sec (Real time) / 9966.89 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 177 2 26 1 149
Raw AIGER output size: aag 177 1 26 1 150
=====================  cnt30n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1010.77 sec (Real time) / 1004.17 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 483 2 31 1 450
Raw AIGER output size: aag 483 1 31 1 451
=====================  cnt30y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
Command terminated by signal 9
IC3 Model-checking time: 10000.21 sec (Real time) / 9971.16 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 212 2 31 1 179
Raw AIGER output size: aag 212 1 31 1 180
=====================  mv2n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 24 2 3 1 19
Raw AIGER output size: aag 24 1 3 1 20
=====================  mv2y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 18 2 3 1 13
Raw AIGER output size: aag 18 1 3 1 14
=====================  mvs2n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 31 2 3 1 26
Raw AIGER output size: aag 31 1 3 1 27
=====================  mvs2y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 15 2 3 1 10
Raw AIGER output size: aag 15 1 3 1 11
=====================  mv4n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 6 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 5 (3, 1, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 22 --> 4 (22 --> 4, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 4.4 --> 0.8 (7.33333 --> 1.33333, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 80 6 5 1 69
Raw AIGER output size: aag 80 3 5 1 72
=====================  mv4y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 6 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 5 (3, 1, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 22 --> 4 (22 --> 4, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 4.4 --> 0.8 (7.33333 --> 1.33333, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 52 6 5 1 41
Raw AIGER output size: aag 52 3 5 1 44
=====================  mvs4n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 6 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 5 (3, 1, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 22 --> 4 (22 --> 4, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 4.4 --> 0.8 (7.33333 --> 1.33333, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 69 6 5 1 58
Raw AIGER output size: aag 69 3 5 1 61
=====================  mvs4y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 6 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 5 (3, 1, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 22 --> 4 (22 --> 4, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 4.4 --> 0.8 (7.33333 --> 1.33333, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 37 6 5 1 26
Raw AIGER output size: aag 37 3 5 1 29
=====================  mv8n.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 198 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.01/0 sec (0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 39 (33, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 736 --> 192 (736 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 18.8718 --> 4.92308 (22.303 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 192 14 9 1 169
Raw AIGER output size: aag 192 7 9 1 176
=====================  mv8y.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 198 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.01/0 sec (0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 39 (33, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.01/0 sec (0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 736 --> 192 (736 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 18.8718 --> 4.92308 (22.303 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 120 14 9 1 97
Raw AIGER output size: aag 120 7 9 1 104
=====================  mvs8n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 198 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 39 (33, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 736 --> 192 (736 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 18.8718 --> 4.92308 (22.303 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 145 14 9 1 122
Raw AIGER output size: aag 145 7 9 1 129
=====================  mvs8y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 198 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 39 (33, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 736 --> 192 (736 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 18.8718 --> 4.92308 (22.303 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 81 14 9 1 58
Raw AIGER output size: aag 81 7 9 1 65
=====================  mv12n.aag =====================
[LOG] Relation determinization time: 0.45 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 5130 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.44/1 sec (0.42/1 sec, 0.02/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 523 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.09/0 sec (0.07/0.07 sec, 0.02/0.02 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.35/1 sec (0.35/0.35 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 17920 --> 5120 (17920 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 34.2639 --> 9.78967 (34.9318 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.45 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.64 sec (Real time) / 0.57 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 304 22 13 1 269
Raw AIGER output size: aag 304 11 13 1 280
=====================  mv12y.aag =====================
[LOG] Relation determinization time: 0.36 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 5130 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.36/0 sec (0.34/0 sec, 0.02/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 523 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.11/0 sec (0.09/0.09 sec, 0.02/0.02 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.23/0 sec (0.23/0.23 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 17920 --> 5120 (17920 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 34.2639 --> 9.78967 (34.9318 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.36 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.55 sec (Real time) / 0.48 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 188 22 13 1 153
Raw AIGER output size: aag 188 11 13 1 164
=====================  mvs12n.aag =====================
[LOG] Relation determinization time: 0.35 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 5130 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.35/0 sec (0.33/0 sec, 0.02/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 523 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.02/0 sec (0/0 sec, 0.02/0.02 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.32/0 sec (0.32/0.32 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 17920 --> 5120 (17920 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 34.2639 --> 9.78967 (34.9318 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.35 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.54 sec (Real time) / 0.48 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 221 22 13 1 186
Raw AIGER output size: aag 221 11 13 1 197
=====================  mvs12y.aag =====================
[LOG] Relation determinization time: 0.23 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 5130 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.22/0 sec (0.21/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 523 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.05/0 sec (0.04/0.04 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.16/0 sec (0.16/0.16 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 17920 --> 5120 (17920 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 34.2639 --> 9.78967 (34.9318 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.23 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.41 sec (Real time) / 0.35 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 125 22 13 1 90
Raw AIGER output size: aag 125 11 13 1 101
=====================  mv16n.aag =====================
[LOG] Relation determinization time: 88.78 sec CPU time.
[LOG] Relation determinization time: 89 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 114702 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 88.69/88 sec (15.08/15 sec, 73.61/73 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 8207 (8193, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 74.76/74 sec (1.15/1.15 sec, 73.61/73.61 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 13.68/13 sec (13.68/13.68 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 385024 --> 114688 (385024 --> 114688, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 46.9141 --> 13.9744 (46.9943 --> 13.9983, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 88.78 sec CPU time.
[LOG] Overall execution time: 89 sec real time.
Synthesis time: 88.99 sec (Real time) / 88.64 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 416 30 17 1 369
Raw AIGER output size: aag 416 15 17 1 384
=====================  mv16y.aag =====================
[LOG] Relation determinization time: 27.64 sec CPU time.
[LOG] Relation determinization time: 28 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 114702 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 27.55/27 sec (10.4/10 sec, 17.15/17 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 8207 (8193, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 17.94/18 sec (0.79/0.79 sec, 17.15/17.15 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 9.31/9 sec (9.31/9.31 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 385024 --> 114688 (385024 --> 114688, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 46.9141 --> 13.9744 (46.9943 --> 13.9983, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 27.64 sec CPU time.
[LOG] Overall execution time: 28 sec real time.
Synthesis time: 27.86 sec (Real time) / 27.62 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 256 30 17 1 209
Raw AIGER output size: aag 256 15 17 1 224
=====================  mvs16n.aag =====================
[LOG] Relation determinization time: 28.98 sec CPU time.
[LOG] Relation determinization time: 29 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 114702 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 28.89/29 sec (9.8/10 sec, 19.09/19 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 8207 (8193, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 19.87/20 sec (0.78/0.78 sec, 19.09/19.09 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 8.76/8 sec (8.76/8.76 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 385024 --> 114688 (385024 --> 114688, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 46.9141 --> 13.9744 (46.9943 --> 13.9983, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 28.98 sec CPU time.
[LOG] Overall execution time: 29 sec real time.
Synthesis time: 29.19 sec (Real time) / 28.89 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 297 30 17 1 250
Raw AIGER output size: aag 297 15 17 1 265
=====================  mvs16y.aag =====================
[LOG] Relation determinization time: 23.38 sec CPU time.
[LOG] Relation determinization time: 24 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 114702 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 23.29/23 sec (5.45/5 sec, 17.84/18 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 8207 (8193, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 18.4/18 sec (0.56/0.56 sec, 17.84/17.84 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 4.6/5 sec (4.6/4.6 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 385024 --> 114688 (385024 --> 114688, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 46.9141 --> 13.9744 (46.9943 --> 13.9983, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 23.38 sec CPU time.
[LOG] Overall execution time: 24 sec real time.
Synthesis time: 23.61 sec (Real time) / 23.34 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 169 30 17 1 122
Raw AIGER output size: aag 169 15 17 1 137
=====================  mvs18n.aag =====================
[LOG] Relation determinization time: 191.09 sec CPU time.
[LOG] Relation determinization time: 191 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 524304 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 190.53/190 sec (52.95/53 sec, 137.58/137 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 32785 (32769, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 142.82/144 sec (5.25/5.25 sec, 137.57/137.57 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 46.39/45 sec (46.39/46.39 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1736704 --> 524288 (1736704 --> 524288, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 52.9725 --> 15.9917 (52.9984 --> 15.9995, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 191.09 sec CPU time.
[LOG] Overall execution time: 191 sec real time.
Synthesis time: 191.39 sec (Real time) / 190.32 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 335 34 19 1 282
Raw AIGER output size: aag 335 17 19 1 299
=====================  mvs18y.aag =====================
[LOG] Relation determinization time: 723.93 sec CPU time.
[LOG] Relation determinization time: 725 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 524304 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 723.38/723 sec (32.22/32 sec, 691.16/691 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 32785 (32769, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 694.82/694 sec (3.67/3.67 sec, 691.15/691.15 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 27.29/28 sec (27.29/27.29 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1736704 --> 524288 (1736704 --> 524288, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 52.9725 --> 15.9917 (52.9984 --> 15.9995, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 723.93 sec CPU time.
[LOG] Overall execution time: 725 sec real time.
Synthesis time: 724.43 sec (Real time) / 722.54 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 191 34 19 1 138
Raw AIGER output size: aag 191 17 19 1 155
=====================  mv20n.aag =====================
Command terminated by signal 9
Synthesis time: 10000.43 sec (Real time) / 9995.43 sec (User CPU time)
Timeout: 1
=====================  mv20y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.35 sec (Real time) / 9996.77 sec (User CPU time)
Timeout: 1
=====================  mvs20n.aag =====================
=====================  mvs20y.aag =====================
Command terminated by signal 6
Synthesis time: 6640.61 sec (Real time) / 6633.96 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  mvs22n.aag =====================
=====================  mvs22y.aag =====================
Command terminated by signal 6
Synthesis time: 6889.15 sec (Real time) / 6880.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  mvs24n.aag =====================
=====================  mvs24y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.01 sec (Real time) / 9997.76 sec (User CPU time)
Timeout: 1
=====================  mvs28n.aag =====================
=====================  mvs28y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.02 sec (Real time) / 9997.43 sec (User CPU time)
Timeout: 1
=====================  mult2.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 8 new AND gates.
[LOG] Size before ABC: 22 AND gates.
[LOG] Size after ABC: 8 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 18 (3, 6, 4, 5 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 89 --> 22 (16 --> 2, 35 --> 12, 18 --> 4, 20 --> 4 )
[LOG] Average clause size reduction: 4.94444 --> 1.22222 (5.33333 --> 0.666667, 5.83333 --> 2, 4.5 --> 1, 4 --> 0.8 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 32 8 0 1 24
Raw AIGER output size: aag 40 4 0 1 32
=====================  mult4.aag =====================
[LOG] Relation determinization time: 0.08 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 423 new AND gates.
[LOG] Size before ABC: 885 AND gates.
[LOG] Size after ABC: 422 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.08/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0/0 sec )
[LOG] Nr of iterations: 190 (3, 6, 12, 37, 47, 46, 27, 12 )
[LOG] Total clause computation time: 0.02/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0/0 sec )
[LOG] Total clause size reduction: 2135 --> 885 (32 --> 2, 75 --> 12, 154 --> 39, 468 --> 192, 552 --> 254, 495 --> 236, 260 --> 120, 99 --> 30 )
[LOG] Average clause size reduction: 11.2368 --> 4.65789 (10.6667 --> 0.666667, 12.5 --> 2, 12.8333 --> 3.25, 12.6486 --> 5.18919, 11.7447 --> 5.40426, 10.7609 --> 5.13043, 9.62963 --> 4.44444, 8.25 --> 2.5 )
[LOG] Overall execution time: 0.08 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.34 sec (Real time) / 0.26 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.27 sec (Real time) / 0.27 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 144 16 0 1 128
Raw AIGER output size: aag 566 8 0 1 551
=====================  mult5.aag =====================
[LOG] Relation determinization time: 0.87 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 1860 new AND gates.
[LOG] Size before ABC: 4459 AND gates.
[LOG] Size after ABC: 1860 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.85/1 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0.09/1 sec, 0.19/0 sec, 0.24/0 sec, 0.18/0 sec, 0.1/0 sec, 0.04/0 sec )
[LOG] Nr of iterations: 678 (3, 6, 12, 39, 125, 158, 151, 100, 55, 29 )
[LOG] Total clause computation time: 0.16/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.05/0.05 sec, 0.04/0.04 sec, 0.02/0.02 sec, 0/0 sec, 0.02/0.02 sec )
[LOG] Total clause minimization time: 0.68/1 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.07/0.07 sec, 0.13/0.13 sec, 0.2/0.2 sec, 0.16/0.16 sec, 0.1/0.1 sec, 0.02/0.02 sec )
[LOG] Total clause size reduction: 9661 --> 4459 (40 --> 2, 95 --> 12, 198 --> 39, 646 --> 206, 1984 --> 896, 2355 --> 1161, 2100 --> 1078, 1287 --> 640, 648 --> 319, 308 --> 106 )
[LOG] Average clause size reduction: 14.2493 --> 6.5767 (13.3333 --> 0.666667, 15.8333 --> 2, 16.5 --> 3.25, 16.5641 --> 5.28205, 15.872 --> 7.168, 14.9051 --> 7.3481, 13.9073 --> 7.13907, 12.87 --> 6.4, 11.7818 --> 5.8, 10.6207 --> 3.65517 )
[LOG] Overall execution time: 0.87 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 1.33 sec (Real time) / 1.19 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.27 sec (Real time) / 1.27 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.34 sec (Real time) / 0.34 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 237 20 0 1 217
Raw AIGER output size: aag 2097 10 0 1 2077
=====================  mult6.aag =====================
[LOG] Relation determinization time: 13.09 sec CPU time.
[LOG] Relation determinization time: 14 sec real time.
[LOG] Final circuit size: 8096 new AND gates.
[LOG] Size before ABC: 23372 AND gates.
[LOG] Size after ABC: 8095 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 13.08/13 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.03/0 sec, 0.12/0 sec, 0.75/0 sec, 2/2 sec, 3.33/4 sec, 3.12/3 sec, 2.3/2 sec, 1.15/1 sec, 0.28/1 sec )
[LOG] Nr of iterations: 2732 (3, 6, 12, 38, 130, 443, 619, 600, 421, 278, 138, 44 )
[LOG] Total clause computation time: 1.6/2 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.1/0.1 sec, 0.25/0.25 sec, 0.49/0.49 sec, 0.32/0.32 sec, 0.21/0.21 sec, 0.16/0.16 sec, 0.06/0.06 sec )
[LOG] Total clause minimization time: 11.44/11 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.03/0.03 sec, 0.11/0.11 sec, 0.65/0.65 sec, 1.74/1.74 sec, 2.81/2.81 sec, 2.8/2.8 sec, 2.09/2.09 sec, 0.99/0.99 sec, 0.22/0.22 sec )
[LOG] Total clause size reduction: 46819 --> 23372 (48 --> 2, 115 --> 12, 242 --> 39, 777 --> 198, 2580 --> 939, 8398 --> 4016, 11124 --> 5769, 10183 --> 5487, 6720 --> 3576, 4155 --> 2164, 1918 --> 964, 559 --> 206 )
[LOG] Average clause size reduction: 17.1373 --> 8.5549 (16 --> 0.666667, 19.1667 --> 2, 20.1667 --> 3.25, 20.4474 --> 5.21053, 19.8462 --> 7.22308, 18.9571 --> 9.06546, 17.9709 --> 9.31987, 16.9717 --> 9.145, 15.962 --> 8.49406, 14.946 --> 7.78417, 13.8986 --> 6.98551, 12.7045 --> 4.68182 )
[LOG] Overall execution time: 13.09 sec CPU time.
[LOG] Overall execution time: 14 sec real time.
Synthesis time: 14.51 sec (Real time) / 14.08 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 3.61 sec (Real time) / 3.57 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3.85 sec (Real time) / 3.84 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 346 24 0 1 322
Raw AIGER output size: aag 8441 12 0 1 8418
=====================  mult7.aag =====================
[LOG] Relation determinization time: 291.12 sec CPU time.
[LOG] Relation determinization time: 297 sec real time.
[LOG] Final circuit size: 31213 new AND gates.
[LOG] Size before ABC: 107723 AND gates.
[LOG] Size after ABC: 31213 AND gates.
[LOG] Time for optimizing with ABC: 6 seconds.
[LOG] Total time for all control signals: 291.03/291 sec (0/0 sec, 0/0 sec, 0.01/0 sec, 0.03/0 sec, 0.16/0 sec, 0.91/1 sec, 7.09/7 sec, 26.79/27 sec, 53.28/53 sec, 76.44/76 sec, 66.32/67 sec, 38.68/38 sec, 16.64/17 sec, 4.68/5 sec )
[LOG] Nr of iterations: 10363 (3, 6, 12, 37, 125, 436, 1661, 2247, 2222, 1711, 1024, 542, 241, 96 )
[LOG] Total clause computation time: 29.73/36 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.11/0.11 sec, 0.76/0.76 sec, 2.87/2.87 sec, 5.78/5.78 sec, 7.95/7.95 sec, 6.34/6.34 sec, 3.64/3.64 sec, 1.59/1.59 sec, 0.66/0.66 sec )
[LOG] Total clause minimization time: 261.06/255 sec (0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.14/0.14 sec, 0.79/0.79 sec, 6.29/6.29 sec, 23.86/23.86 sec, 47.45/47.45 sec, 68.45/68.45 sec, 59.96/59.96 sec, 35.03/35.03 sec, 15.04/15.04 sec, 4.02/4.02 sec )
[LOG] Total clause size reduction: 207830 --> 107723 (56 --> 2, 135 --> 12, 286 --> 39, 900 --> 194, 2976 --> 902, 10005 --> 3944, 36520 --> 18091, 47166 --> 25007, 44420 --> 24419, 32490 --> 18005, 18414 --> 9858, 9197 --> 4775, 3840 --> 1933, 1425 --> 542 )
[LOG] Average clause size reduction: 20.055 --> 10.395 (18.6667 --> 0.666667, 22.5 --> 2, 23.8333 --> 3.25, 24.3243 --> 5.24324, 23.808 --> 7.216, 22.9472 --> 9.04587, 21.9868 --> 10.8916, 20.9907 --> 11.1291, 19.991 --> 10.9896, 18.9889 --> 10.5231, 17.9824 --> 9.62695, 16.9686 --> 8.80996, 15.9336 --> 8.02075, 14.8438 --> 5.64583 )
[LOG] Overall execution time: 291.12 sec CPU time.
[LOG] Overall execution time: 297 sec real time.
Synthesis time: 297.36 sec (Real time) / 296.07 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 23.75 sec (Real time) / 23.54 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 57.52 sec (Real time) / 57.34 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 483 28 0 1 455
Raw AIGER output size: aag 31696 14 0 1 31668
=====================  mult8.aag =====================
Command terminated by signal 9
Synthesis time: 10000.07 sec (Real time) / 9998.78 sec (User CPU time)
Timeout: 1
=====================  mult9.aag =====================
Command terminated by signal 9
Synthesis time: 10000.06 sec (Real time) / 9998.50 sec (User CPU time)
Timeout: 1
=====================  mult10.aag =====================
Command terminated by signal 9
Synthesis time: 10000.06 sec (Real time) / 9998.14 sec (User CPU time)
Timeout: 1
=====================  mult11.aag =====================
=====================  mult12.aag =====================
=====================  mult13.aag =====================
=====================  mult14.aag =====================
=====================  mult15.aag =====================
=====================  mult16.aag =====================
=====================  bs8n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 12 --> 0 (12 --> 0 )
[LOG] Average clause size reduction: 6 --> 0 (6 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 95 4 9 1 82
Raw AIGER output size: aag 95 3 9 1 83
=====================  bs8y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 12 --> 0 (12 --> 0 )
[LOG] Average clause size reduction: 6 --> 0 (6 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 93 4 9 1 80
Raw AIGER output size: aag 93 3 9 1 81
=====================  bs16n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 22 --> 0 (22 --> 0 )
[LOG] Average clause size reduction: 11 --> 0 (11 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 280 5 17 1 258
Raw AIGER output size: aag 280 4 17 1 259
=====================  bs16y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 22 --> 0 (22 --> 0 )
[LOG] Average clause size reduction: 11 --> 0 (11 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 278 5 17 1 256
Raw AIGER output size: aag 278 4 17 1 257
=====================  bs32n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 39 --> 0 (39 --> 0 )
[LOG] Average clause size reduction: 19.5 --> 0 (19.5 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 649 6 33 1 610
Raw AIGER output size: aag 649 5 33 1 611
=====================  bs32y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 39 --> 0 (39 --> 0 )
[LOG] Average clause size reduction: 19.5 --> 0 (19.5 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 647 6 33 1 608
Raw AIGER output size: aag 647 5 33 1 609
=====================  bs64n.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 72 --> 0 (72 --> 0 )
[LOG] Average clause size reduction: 36 --> 0 (36 --> 0 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1482 7 65 1 1410
Raw AIGER output size: aag 1482 6 65 1 1411
=====================  bs64y.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 72 --> 0 (72 --> 0 )
[LOG] Average clause size reduction: 36 --> 0 (36 --> 0 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1480 7 65 1 1408
Raw AIGER output size: aag 1480 6 65 1 1409
=====================  bs128n.aag =====================
[LOG] Relation determinization time: 0.02 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 137 --> 0 (137 --> 0 )
[LOG] Average clause size reduction: 68.5 --> 0 (68.5 --> 0 )
[LOG] Overall execution time: 0.02 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3339 8 129 1 3202
Raw AIGER output size: aag 3339 7 129 1 3203
=====================  bs128y.aag =====================
[LOG] Relation determinization time: 0.02 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 137 --> 0 (137 --> 0 )
[LOG] Average clause size reduction: 68.5 --> 0 (68.5 --> 0 )
[LOG] Overall execution time: 0.02 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3337 8 129 1 3200
Raw AIGER output size: aag 3337 7 129 1 3201
=====================  stay2n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 4 (1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 7 --> 0 (0 --> 0, 0 --> 0, 7 --> 0 )
[LOG] Average clause size reduction: 1.75 --> 0 (0 --> 0, 0 --> 0, 3.5 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 40 5 4 1 31
Raw AIGER output size: aag 40 2 4 1 34
=====================  stay2y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 4 (1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 7 --> 0 (0 --> 0, 0 --> 0, 7 --> 0 )
[LOG] Average clause size reduction: 1.75 --> 0 (0 --> 0, 0 --> 0, 3.5 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 26 5 4 1 17
Raw AIGER output size: aag 26 2 4 1 20
=====================  stay4n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 6 (1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 11 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 11 --> 0 )
[LOG] Average clause size reduction: 1.83333 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 5.5 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 99 9 6 1 84
Raw AIGER output size: aag 99 4 6 1 89
=====================  stay4y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 6 (1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 11 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 11 --> 0 )
[LOG] Average clause size reduction: 1.83333 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 5.5 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 72 9 6 1 57
Raw AIGER output size: aag 72 4 6 1 62
=====================  stay6n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 8 (1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 15 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 15 --> 0 )
[LOG] Average clause size reduction: 1.875 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 7.5 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 219 13 8 1 198
Raw AIGER output size: aag 219 6 8 1 205
=====================  stay6y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 8 (1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 15 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 15 --> 0 )
[LOG] Average clause size reduction: 1.875 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 7.5 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 149 13 8 1 128
Raw AIGER output size: aag 149 6 8 1 135
=====================  stay8n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 9 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 10 (1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 19 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 19 --> 0 )
[LOG] Average clause size reduction: 1.9 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 9.5 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 403 17 10 1 376
Raw AIGER output size: aag 403 8 10 1 385
=====================  stay8y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 9 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 10 (1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 19 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 19 --> 0 )
[LOG] Average clause size reduction: 1.9 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 9.5 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 264 17 10 1 237
Raw AIGER output size: aag 264 8 10 1 246
=====================  stay10n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 12 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 23 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 23 --> 0 )
[LOG] Average clause size reduction: 1.91667 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 11.5 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 651 21 12 1 618
Raw AIGER output size: aag 651 10 12 1 629
=====================  stay10y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 12 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 23 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 23 --> 0 )
[LOG] Average clause size reduction: 1.91667 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 11.5 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 415 21 12 1 382
Raw AIGER output size: aag 415 10 12 1 393
=====================  stay12n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 13 new AND gates.
[LOG] Size before ABC: 13 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 14 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 27 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 27 --> 0 )
[LOG] Average clause size reduction: 1.92857 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 13.5 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 963 25 14 1 924
Raw AIGER output size: aag 963 12 14 1 937
=====================  stay12y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 13 new AND gates.
[LOG] Size before ABC: 13 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 14 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 27 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 27 --> 0 )
[LOG] Average clause size reduction: 1.92857 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 13.5 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 602 25 14 1 563
Raw AIGER output size: aag 602 12 14 1 576
=====================  stay14n.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 16 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 31 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 31 --> 0 )
[LOG] Average clause size reduction: 1.9375 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 15.5 --> 0 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1339 29 16 1 1294
Raw AIGER output size: aag 1339 14 16 1 1309
=====================  stay14y.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 16 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 31 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 31 --> 0 )
[LOG] Average clause size reduction: 1.9375 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 15.5 --> 0 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 825 29 16 1 780
Raw AIGER output size: aag 825 14 16 1 795
=====================  stay16n.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 18 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 35 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 35 --> 0 )
[LOG] Average clause size reduction: 1.94444 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 17.5 --> 0 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1779 33 18 1 1728
Raw AIGER output size: aag 1779 16 18 1 1745
=====================  stay16y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 18 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 35 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 35 --> 0 )
[LOG] Average clause size reduction: 1.94444 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 17.5 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1084 33 18 1 1033
Raw AIGER output size: aag 1084 16 18 1 1050
=====================  stay18n.aag =====================
[LOG] Relation determinization time: 0.02 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 19 new AND gates.
[LOG] Size before ABC: 19 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 20 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 39 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 39 --> 0 )
[LOG] Average clause size reduction: 1.95 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 19.5 --> 0 )
[LOG] Overall execution time: 0.02 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2283 37 20 1 2226
Raw AIGER output size: aag 2283 18 20 1 2245
=====================  stay18y.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 19 new AND gates.
[LOG] Size before ABC: 19 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 20 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 39 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 39 --> 0 )
[LOG] Average clause size reduction: 1.95 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 19.5 --> 0 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1379 37 20 1 1322
Raw AIGER output size: aag 1379 18 20 1 1341
=====================  stay20n.aag =====================
[LOG] Relation determinization time: 0.02 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 21 new AND gates.
[LOG] Size before ABC: 21 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 22 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 43 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 43 --> 0 )
[LOG] Average clause size reduction: 1.95455 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 21.5 --> 0 )
[LOG] Overall execution time: 0.02 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2851 41 22 1 2788
Raw AIGER output size: aag 2851 20 22 1 2809
=====================  stay20y.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 21 new AND gates.
[LOG] Size before ABC: 21 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 22 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 43 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 43 --> 0 )
[LOG] Average clause size reduction: 1.95455 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 21.5 --> 0 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1710 41 22 1 1647
Raw AIGER output size: aag 1710 20 22 1 1668
=====================  stay22n.aag =====================
[LOG] Relation determinization time: 0.02 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 23 new AND gates.
[LOG] Size before ABC: 23 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 24 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 47 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 47 --> 0 )
[LOG] Average clause size reduction: 1.95833 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 23.5 --> 0 )
[LOG] Overall execution time: 0.02 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3483 45 24 1 3414
Raw AIGER output size: aag 3483 22 24 1 3437
=====================  stay22y.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 23 new AND gates.
[LOG] Size before ABC: 23 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 24 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 47 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 47 --> 0 )
[LOG] Average clause size reduction: 1.95833 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 23.5 --> 0 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2077 45 24 1 2008
Raw AIGER output size: aag 2077 22 24 1 2031
=====================  stay24n.aag =====================
[LOG] Relation determinization time: 0.04 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 25 new AND gates.
[LOG] Size before ABC: 25 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 26 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 51 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 51 --> 0 )
[LOG] Average clause size reduction: 1.96154 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 25.5 --> 0 )
[LOG] Overall execution time: 0.04 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 4179 49 26 1 4104
Raw AIGER output size: aag 4179 24 26 1 4129
=====================  stay24y.aag =====================
[LOG] Relation determinization time: 0.02 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 25 new AND gates.
[LOG] Size before ABC: 25 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 26 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 51 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 51 --> 0 )
[LOG] Average clause size reduction: 1.96154 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 25.5 --> 0 )
[LOG] Overall execution time: 0.02 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2480 49 26 1 2405
Raw AIGER output size: aag 2480 24 26 1 2430
=====================  genbuf1c3y.aag =====================
[LOG] Relation determinization time: 0.06 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 54 new AND gates.
[LOG] Size before ABC: 83 AND gates.
[LOG] Size after ABC: 52 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.04/0 sec (0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec )
[LOG] Nr of iterations: 47 (7, 12, 6, 2, 13, 7 )
[LOG] Total clause computation time: 0.02/0 sec (0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.02/0 sec (0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1210 --> 82 (192 --> 10, 341 --> 20, 150 --> 12, 29 --> 0, 336 --> 29, 162 --> 11 )
[LOG] Average clause size reduction: 25.7447 --> 1.74468 (27.4286 --> 1.42857, 28.4167 --> 1.66667, 25 --> 2, 14.5 --> 0, 25.8462 --> 2.23077, 23.1429 --> 1.57143 )
[LOG] Overall execution time: 0.06 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.25 sec (Real time) / 0.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.24 sec (Real time) / 0.24 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 166 11 21 1 134
Raw AIGER output size: aag 218 5 21 1 188
=====================  genbuf2c3y.aag =====================
[LOG] Relation determinization time: 0.19 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 106 new AND gates.
[LOG] Size before ABC: 186 AND gates.
[LOG] Size after ABC: 106 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.15/0 sec (0.02/0 sec, 0.03/0 sec, 0.02/0 sec, 0.01/0 sec, 0.02/0 sec, 0.04/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 77 (10, 16, 7, 5, 12, 20, 7 )
[LOG] Total clause computation time: 0.07/0 sec (0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.08/0 sec (0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.02/0.02 sec, 0.01/0.01 sec )
[LOG] Total clause size reduction: 2376 --> 186 (333 --> 19, 540 --> 40, 210 --> 9, 136 --> 7, 363 --> 48, 608 --> 52, 186 --> 11 )
[LOG] Average clause size reduction: 30.8571 --> 2.41558 (33.3 --> 1.9, 33.75 --> 2.5, 30 --> 1.28571, 27.2 --> 1.4, 30.25 --> 4, 30.4 --> 2.6, 26.5714 --> 1.57143 )
[LOG] Overall execution time: 0.19 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.39 sec (Real time) / 0.33 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.34 sec (Real time) / 0.34 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 206 13 24 1 169
Raw AIGER output size: aag 312 6 24 1 275
=====================  genbuf3c3y.aag =====================
[LOG] Relation determinization time: 0.64 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 185 new AND gates.
[LOG] Size before ABC: 343 AND gates.
[LOG] Size after ABC: 185 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.53/1 sec (0.05/0 sec, 0.07/0 sec, 0.05/0 sec, 0.03/0 sec, 0.03/0 sec, 0.04/0 sec, 0.15/1 sec, 0.1/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 113 (10, 15, 8, 7, 9, 14, 12, 32, 6 )
[LOG] Total clause computation time: 0.13/1 sec (0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.03/0.03 sec, 0.05/0.05 sec, 0.03/0.03 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.4/0 sec (0.04/0.04 sec, 0.06/0.06 sec, 0.05/0.05 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0.1/0.1 sec, 0.07/0.07 sec, 0.01/0.01 sec )
[LOG] Total clause size reduction: 4006 --> 343 (387 --> 24, 588 --> 44, 287 --> 11, 240 --> 12, 312 --> 14, 494 --> 80, 407 --> 57, 1116 --> 92, 175 --> 9 )
[LOG] Average clause size reduction: 35.4513 --> 3.0354 (38.7 --> 2.4, 39.2 --> 2.93333, 35.875 --> 1.375, 34.2857 --> 1.71429, 34.6667 --> 1.55556, 35.2857 --> 5.71429, 33.9167 --> 4.75, 34.875 --> 2.875, 29.1667 --> 1.5 )
[LOG] Overall execution time: 0.64 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.85 sec (Real time) / 0.80 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.73 sec (Real time) / 0.73 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 245 16 27 1 202
Raw AIGER output size: aag 430 7 27 1 387
=====================  genbuf4c3y.aag =====================
[LOG] Relation determinization time: 1.77 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 343 new AND gates.
[LOG] Size before ABC: 639 AND gates.
[LOG] Size after ABC: 343 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.49/2 sec (0.21/0 sec, 0.23/0 sec, 0.09/1 sec, 0.07/0 sec, 0.09/0 sec, 0.05/0 sec, 0.2/0 sec, 0.25/0 sec, 0.29/1 sec, 0.01/0 sec )
[LOG] Nr of iterations: 172 (14, 21, 7, 8, 9, 6, 30, 33, 36, 8 )
[LOG] Total clause computation time: 0.44/0 sec (0.08/0.08 sec, 0.05/0.05 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.06/0.06 sec, 0.11/0.11 sec, 0.12/0.12 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 1.05/2 sec (0.13/0.13 sec, 0.18/0.18 sec, 0.09/0.09 sec, 0.07/0.07 sec, 0.08/0.08 sec, 0.05/0.05 sec, 0.14/0.14 sec, 0.14/0.14 sec, 0.17/0.17 sec, 0/0 sec )
[LOG] Total clause size reduction: 6925 --> 639 (624 --> 39, 940 --> 75, 276 --> 8, 315 --> 11, 352 --> 15, 215 --> 8, 1218 --> 176, 1312 --> 172, 1400 --> 121, 273 --> 14 )
[LOG] Average clause size reduction: 40.2616 --> 3.71512 (44.5714 --> 2.78571, 44.7619 --> 3.57143, 39.4286 --> 1.14286, 39.375 --> 1.375, 39.1111 --> 1.66667, 35.8333 --> 1.33333, 40.6 --> 5.86667, 39.7576 --> 5.21212, 38.8889 --> 3.36111, 34.125 --> 1.75 )
[LOG] Overall execution time: 1.77 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 2.04 sec (Real time) / 1.92 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.09 sec (Real time) / 0.09 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.18 sec (Real time) / 1.17 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 290 18 30 1 242
Raw AIGER output size: aag 633 8 30 1 585
=====================  genbuf5c3y.aag =====================
[LOG] Relation determinization time: 5 sec CPU time.
[LOG] Relation determinization time: 5 sec real time.
[LOG] Final circuit size: 584 new AND gates.
[LOG] Size before ABC: 1104 AND gates.
[LOG] Size after ABC: 584 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 4.49/4 sec (0.02/0 sec, 0.03/0 sec, 0.42/0 sec, 0.14/0 sec, 0.1/0 sec, 0.13/1 sec, 0.11/0 sec, 0.53/0 sec, 0.38/1 sec, 1.48/1 sec, 0.61/1 sec, 0.54/0 sec )
[LOG] Nr of iterations: 263 (6, 15, 36, 11, 7, 7, 8, 14, 17, 87, 31, 24 )
[LOG] Total clause computation time: 1.11/1 sec (0.01/0.01 sec, 0/0 sec, 0.05/0.05 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.29/0.29 sec, 0.12/0.12 sec, 0.46/0.46 sec, 0.11/0.11 sec, 0.06/0.06 sec )
[LOG] Total clause minimization time: 3.38/3 sec (0.01/0.01 sec, 0.03/0.03 sec, 0.37/0.37 sec, 0.14/0.14 sec, 0.1/0.1 sec, 0.12/0.12 sec, 0.11/0.11 sec, 0.24/0.24 sec, 0.26/0.26 sec, 1.02/1.02 sec, 0.5/0.5 sec, 0.48/0.48 sec )
[LOG] Total clause size reduction: 11798 --> 1104 (270 --> 9, 742 --> 45, 1820 --> 101, 510 --> 18, 300 --> 11, 294 --> 10, 336 --> 13, 611 --> 52, 736 --> 78, 3870 --> 554, 1320 --> 107, 989 --> 106 )
[LOG] Average clause size reduction: 44.8593 --> 4.19772 (45 --> 1.5, 49.4667 --> 3, 50.5556 --> 2.80556, 46.3636 --> 1.63636, 42.8571 --> 1.57143, 42 --> 1.42857, 42 --> 1.625, 43.6429 --> 3.71429, 43.2941 --> 4.58824, 44.4828 --> 6.36782, 42.5806 --> 3.45161, 41.2083 --> 4.41667 )
[LOG] Overall execution time: 5 sec CPU time.
[LOG] Overall execution time: 5 sec real time.
Synthesis time: 5.30 sec (Real time) / 5.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.19 sec (Real time) / 0.19 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3.05 sec (Real time) / 3.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 338 21 33 1 284
Raw AIGER output size: aag 922 9 33 1 868
=====================  genbuf6c3y.aag =====================
[LOG] Relation determinization time: 11.11 sec CPU time.
[LOG] Relation determinization time: 11 sec real time.
[LOG] Final circuit size: 1126 new AND gates.
[LOG] Size before ABC: 2066 AND gates.
[LOG] Size after ABC: 1125 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 10.37/10 sec (0.02/0 sec, 0.04/0 sec, 0.75/0 sec, 0.29/1 sec, 0.26/0 sec, 0.2/0 sec, 0.14/0 sec, 0.23/0 sec, 0.8/1 sec, 1.01/1 sec, 3.1/3 sec, 1.97/2 sec, 1.56/2 sec )
[LOG] Nr of iterations: 403 (6, 13, 42, 13, 10, 9, 6, 9, 16, 31, 94, 135, 19 )
[LOG] Total clause computation time: 2.26/2 sec (0/0 sec, 0.01/0.01 sec, 0.1/0.1 sec, 0/0 sec, 0/0 sec, 0.02/0.02 sec, 0/0 sec, 0.02/0.02 sec, 0.42/0.42 sec, 0.33/0.33 sec, 0.56/0.56 sec, 0.48/0.48 sec, 0.32/0.32 sec )
[LOG] Total clause minimization time: 8.11/8 sec (0.02/0.02 sec, 0.03/0.03 sec, 0.65/0.65 sec, 0.29/0.29 sec, 0.26/0.26 sec, 0.18/0.18 sec, 0.14/0.14 sec, 0.21/0.21 sec, 0.38/0.38 sec, 0.68/0.68 sec, 2.54/2.54 sec, 1.49/1.49 sec, 1.24/1.24 sec )
[LOG] Total clause size reduction: 19318 --> 2066 (290 --> 9, 684 --> 40, 2296 --> 114, 660 --> 25, 486 --> 25, 424 --> 16, 260 --> 8, 408 --> 15, 750 --> 67, 1470 --> 173, 4464 --> 514, 6298 --> 973, 828 --> 87 )
[LOG] Average clause size reduction: 47.9355 --> 5.12655 (48.3333 --> 1.5, 52.6154 --> 3.07692, 54.6667 --> 2.71429, 50.7692 --> 1.92308, 48.6 --> 2.5, 47.1111 --> 1.77778, 43.3333 --> 1.33333, 45.3333 --> 1.66667, 46.875 --> 4.1875, 47.4194 --> 5.58065, 47.4894 --> 5.46809, 46.6519 --> 7.20741, 43.5789 --> 4.57895 )
[LOG] Overall execution time: 11.12 sec CPU time.
[LOG] Overall execution time: 11 sec real time.
Synthesis time: 11.48 sec (Real time) / 11.32 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.40 sec (Real time) / 0.40 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5.82 sec (Real time) / 5.79 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 381 23 35 1 323
Raw AIGER output size: aag 1506 10 35 1 1449
=====================  genbuf7c3y.aag =====================
[LOG] Relation determinization time: 17.26 sec CPU time.
[LOG] Relation determinization time: 17 sec real time.
[LOG] Final circuit size: 1702 new AND gates.
[LOG] Size before ABC: 3151 AND gates.
[LOG] Size after ABC: 1702 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 16.21/16 sec (0.03/0 sec, 0.08/0 sec, 1.04/1 sec, 0.49/0 sec, 0.36/1 sec, 0.22/0 sec, 0.35/0 sec, 0.24/0 sec, 1.23/2 sec, 0.23/0 sec, 1.74/2 sec, 2.99/3 sec, 3.07/3 sec, 4.14/4 sec )
[LOG] Nr of iterations: 565 (8, 18, 45, 8, 13, 11, 17, 13, 17, 9, 38, 197, 140, 31 )
[LOG] Total clause computation time: 3.59/4 sec (0/0 sec, 0/0 sec, 0.08/0.08 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0/0 sec, 0.01/0.01 sec, 0.5/0.5 sec, 0.01/0.01 sec, 0.58/0.58 sec, 0.76/0.76 sec, 0.79/0.79 sec, 0.81/0.81 sec )
[LOG] Total clause minimization time: 12.62/12 sec (0.03/0.03 sec, 0.08/0.08 sec, 0.96/0.96 sec, 0.48/0.48 sec, 0.34/0.34 sec, 0.2/0.2 sec, 0.35/0.35 sec, 0.23/0.23 sec, 0.73/0.73 sec, 0.22/0.22 sec, 1.16/1.16 sec, 2.23/2.23 sec, 2.28/2.28 sec, 3.33/3.33 sec )
[LOG] Total clause size reduction: 28974 --> 3151 (434 --> 19, 1037 --> 59, 2640 --> 128, 413 --> 12, 696 --> 26, 570 --> 19, 896 --> 35, 660 --> 22, 864 --> 94, 424 --> 15, 1924 --> 253, 9996 --> 1346, 6950 --> 986, 1470 --> 137 )
[LOG] Average clause size reduction: 51.2814 --> 5.57699 (54.25 --> 2.375, 57.6111 --> 3.27778, 58.6667 --> 2.84444, 51.625 --> 1.5, 53.5385 --> 2, 51.8182 --> 1.72727, 52.7059 --> 2.05882, 50.7692 --> 1.69231, 50.8235 --> 5.52941, 47.1111 --> 1.66667, 50.6316 --> 6.65789, 50.7411 --> 6.83249, 49.6429 --> 7.04286, 47.4194 --> 4.41935 )
[LOG] Overall execution time: 17.26 sec CPU time.
[LOG] Overall execution time: 17 sec real time.
Synthesis time: 17.71 sec (Real time) / 17.50 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.71 sec (Real time) / 0.71 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10.93 sec (Real time) / 10.90 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 423 25 37 1 361
Raw AIGER output size: aag 2125 11 37 1 2063
=====================  genbuf8c3y.aag =====================
[LOG] Relation determinization time: 67.41 sec CPU time.
[LOG] Relation determinization time: 68 sec real time.
[LOG] Final circuit size: 1575 new AND gates.
[LOG] Size before ABC: 2844 AND gates.
[LOG] Size after ABC: 1575 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 64.35/64 sec (0.05/0 sec, 0.19/0 sec, 2.56/3 sec, 1.23/1 sec, 1.5/2 sec, 1.24/1 sec, 1.47/1 sec, 1.13/1 sec, 10.24/11 sec, 1.65/1 sec, 11.35/12 sec, 1.55/1 sec, 11.56/12 sec, 11.97/12 sec, 6.66/6 sec )
[LOG] Nr of iterations: 547 (5, 17, 38, 6, 9, 10, 10, 7, 20, 9, 47, 8, 164, 130, 67 )
[LOG] Total clause computation time: 13.38/11 sec (0.01/0.01 sec, 0.05/0.05 sec, 0.26/0.26 sec, 0/0 sec, 0.02/0.02 sec, 0.13/0.13 sec, 0.05/0.05 sec, 0.01/0.01 sec, 3.49/3.49 sec, 0.01/0.01 sec, 2.22/2.22 sec, 0.03/0.03 sec, 3.23/3.23 sec, 2.35/2.35 sec, 1.52/1.52 sec )
[LOG] Total clause minimization time: 50.95/53 sec (0.04/0.04 sec, 0.14/0.14 sec, 2.3/2.3 sec, 1.23/1.23 sec, 1.48/1.48 sec, 1.11/1.11 sec, 1.42/1.42 sec, 1.12/1.12 sec, 6.75/6.75 sec, 1.64/1.64 sec, 9.13/9.13 sec, 1.52/1.52 sec, 8.33/8.33 sec, 9.61/9.61 sec, 5.13/5.13 sec )
[LOG] Total clause size reduction: 30048 --> 2844 (268 --> 7, 1056 --> 74, 2405 --> 109, 320 --> 7, 504 --> 17, 558 --> 18, 549 --> 15, 360 --> 11, 1121 --> 117, 464 --> 13, 2622 --> 361, 392 --> 13, 8965 --> 1107, 6966 --> 703, 3498 --> 272 )
[LOG] Average clause size reduction: 54.9324 --> 5.19927 (53.6 --> 1.4, 62.1176 --> 4.35294, 63.2895 --> 2.86842, 53.3333 --> 1.16667, 56 --> 1.88889, 55.8 --> 1.8, 54.9 --> 1.5, 51.4286 --> 1.57143, 56.05 --> 5.85, 51.5556 --> 1.44444, 55.7872 --> 7.68085, 49 --> 1.625, 54.6646 --> 6.75, 53.5846 --> 5.40769, 52.209 --> 4.0597 )
[LOG] Overall execution time: 67.42 sec CPU time.
[LOG] Overall execution time: 68 sec real time.
Synthesis time: 67.83 sec (Real time) / 67.23 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.69 sec (Real time) / 0.68 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 6.84 sec (Real time) / 6.81 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 473 27 40 1 406
Raw AIGER output size: aag 2048 12 40 1 1981
=====================  genbuf9c3y.aag =====================
[LOG] Relation determinization time: 26.73 sec CPU time.
[LOG] Relation determinization time: 27 sec real time.
[LOG] Final circuit size: 2097 new AND gates.
[LOG] Size before ABC: 4011 AND gates.
[LOG] Size after ABC: 2097 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 25.18/25 sec (0.06/0 sec, 0.05/0 sec, 0.92/1 sec, 0.52/1 sec, 0.34/0 sec, 0.44/0 sec, 0.36/1 sec, 0.53/0 sec, 1.35/2 sec, 0.32/0 sec, 1.17/1 sec, 0.23/0 sec, 0.27/1 sec, 6.29/6 sec, 4.71/5 sec, 4.56/4 sec, 3.06/3 sec )
[LOG] Nr of iterations: 665 (8, 14, 40, 8, 9, 8, 17, 9, 21, 10, 37, 12, 11, 239, 115, 68, 39 )
[LOG] Total clause computation time: 3.78/3 sec (0/0 sec, 0.01/0.01 sec, 0.1/0.1 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0/0 sec, 0.56/0.56 sec, 0.01/0.01 sec, 0.22/0.22 sec, 0.02/0.02 sec, 0.02/0.02 sec, 1.03/1.03 sec, 0.7/0.7 sec, 0.73/0.73 sec, 0.31/0.31 sec )
[LOG] Total clause minimization time: 21.39/22 sec (0.06/0.06 sec, 0.04/0.04 sec, 0.82/0.82 sec, 0.5/0.5 sec, 0.33/0.33 sec, 0.41/0.41 sec, 0.35/0.35 sec, 0.53/0.53 sec, 0.79/0.79 sec, 0.31/0.31 sec, 0.94/0.94 sec, 0.21/0.21 sec, 0.25/0.25 sec, 5.26/5.26 sec, 4.01/4.01 sec, 3.83/3.83 sec, 2.75/2.75 sec )
[LOG] Total clause size reduction: 39828 --> 4011 (511 --> 13, 936 --> 57, 2769 --> 117, 490 --> 13, 552 --> 16, 476 --> 13, 1072 --> 34, 528 --> 15, 1300 --> 139, 576 --> 16, 2268 --> 311, 682 --> 21, 610 --> 18, 14280 --> 1881, 6726 --> 882, 3886 --> 313, 2166 --> 152 )
[LOG] Average clause size reduction: 59.8917 --> 6.03158 (63.875 --> 1.625, 66.8571 --> 4.07143, 69.225 --> 2.925, 61.25 --> 1.625, 61.3333 --> 1.77778, 59.5 --> 1.625, 63.0588 --> 2, 58.6667 --> 1.66667, 61.9048 --> 6.61905, 57.6 --> 1.6, 61.2973 --> 8.40541, 56.8333 --> 1.75, 55.4545 --> 1.63636, 59.749 --> 7.87029, 58.487 --> 7.66957, 57.1471 --> 4.60294, 55.5385 --> 3.89744 )
[LOG] Overall execution time: 26.74 sec CPU time.
[LOG] Overall execution time: 27 sec real time.
Synthesis time: 27.26 sec (Real time) / 26.99 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.02 sec (Real time) / 1.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 12.08 sec (Real time) / 12.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 536 30 43 1 463
Raw AIGER output size: aag 2633 13 43 1 2560
=====================  genbuf10c3y.aag =====================
[LOG] Relation determinization time: 43.02 sec CPU time.
[LOG] Relation determinization time: 44 sec real time.
[LOG] Final circuit size: 2432 new AND gates.
[LOG] Size before ABC: 4526 AND gates.
[LOG] Size after ABC: 2432 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 41.05/41 sec (0.08/0 sec, 0.12/0 sec, 1.45/2 sec, 0.35/0 sec, 0.34/0 sec, 0.25/1 sec, 0.25/0 sec, 0.22/0 sec, 2.3/2 sec, 0.53/1 sec, 2.18/2 sec, 0.44/1 sec, 0.33/0 sec, 0.25/0 sec, 9.97/10 sec, 9.68/10 sec, 7.3/7 sec, 5.01/5 sec )
[LOG] Nr of iterations: 766 (10, 22, 40, 10, 10, 12, 9, 13, 22, 8, 26, 10, 14, 9, 222, 209, 82, 38 )
[LOG] Total clause computation time: 6.68/5 sec (0.03/0.03 sec, 0.01/0.01 sec, 0.11/0.11 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.05/0.05 sec, 0.01/0.01 sec, 0.8/0.8 sec, 0.03/0.03 sec, 0.45/0.45 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.03/0.03 sec, 1.41/1.41 sec, 2.23/2.23 sec, 0.63/0.63 sec, 0.81/0.81 sec )
[LOG] Total clause minimization time: 34.34/36 sec (0.05/0.05 sec, 0.11/0.11 sec, 1.34/1.34 sec, 0.34/0.34 sec, 0.32/0.32 sec, 0.24/0.24 sec, 0.2/0.2 sec, 0.21/0.21 sec, 1.5/1.5 sec, 0.5/0.5 sec, 1.73/1.73 sec, 0.42/0.42 sec, 0.31/0.31 sec, 0.22/0.22 sec, 8.55/8.55 sec, 7.44/7.44 sec, 6.66/6.66 sec, 4.2/4.2 sec )
[LOG] Total clause size reduction: 48268 --> 4526 (693 --> 16, 1596 --> 113, 2925 --> 115, 666 --> 20, 657 --> 23, 792 --> 21, 568 --> 17, 840 --> 23, 1449 --> 163, 476 --> 13, 1675 --> 217, 594 --> 23, 845 --> 27, 512 --> 15, 13923 --> 1527, 12896 --> 1639, 4941 --> 399, 2220 --> 155 )
[LOG] Average clause size reduction: 63.0131 --> 5.90862 (69.3 --> 1.6, 72.5455 --> 5.13636, 73.125 --> 2.875, 66.6 --> 2, 65.7 --> 2.3, 66 --> 1.75, 63.1111 --> 1.88889, 64.6154 --> 1.76923, 65.8636 --> 7.40909, 59.5 --> 1.625, 64.4231 --> 8.34615, 59.4 --> 2.3, 60.3571 --> 1.92857, 56.8889 --> 1.66667, 62.7162 --> 6.87838, 61.7033 --> 7.84211, 60.2561 --> 4.86585, 58.4211 --> 4.07895 )
[LOG] Overall execution time: 43.02 sec CPU time.
[LOG] Overall execution time: 44 sec real time.
Synthesis time: 43.59 sec (Real time) / 43.25 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.03 sec (Real time) / 1.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 16.95 sec (Real time) / 16.90 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 571 32 45 1 494
Raw AIGER output size: aag 3003 14 45 1 2926
=====================  genbuf11c3y.aag =====================
[LOG] Relation determinization time: 40.39 sec CPU time.
[LOG] Relation determinization time: 41 sec real time.
[LOG] Final circuit size: 1221 new AND gates.
[LOG] Size before ABC: 2474 AND gates.
[LOG] Size after ABC: 1221 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 37.87/38 sec (2.47/3 sec, 4.14/4 sec, 0.02/0 sec, 1.76/2 sec, 2.38/2 sec, 0.86/1 sec, 0.92/1 sec, 0.82/1 sec, 0.62/0 sec, 0.84/1 sec, 0.66/1 sec, 0.7/0 sec, 0.52/1 sec, 1.01/1 sec, 0.86/1 sec, 1.03/1 sec, 3.24/3 sec, 9.4/10 sec, 5.62/5 sec )
[LOG] Nr of iterations: 499 (17, 16, 6, 27, 33, 12, 12, 10, 9, 16, 15, 15, 8, 22, 14, 19, 148, 57, 43 )
[LOG] Total clause computation time: 8.24/8 sec (2.36/2.36 sec, 0.62/0.62 sec, 0.01/0.01 sec, 0.55/0.55 sec, 0.45/0.45 sec, 0.04/0.04 sec, 0.05/0.05 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.14/0.14 sec, 0.14/0.14 sec, 0.1/0.1 sec, 0.08/0.08 sec, 0.23/0.23 sec, 0.17/0.17 sec, 0.24/0.24 sec, 0.75/0.75 sec, 1.37/1.37 sec, 0.92/0.92 sec )
[LOG] Total clause minimization time: 29.61/30 sec (0.11/0.11 sec, 3.52/3.52 sec, 0.01/0.01 sec, 1.21/1.21 sec, 1.92/1.92 sec, 0.82/0.82 sec, 0.87/0.87 sec, 0.81/0.81 sec, 0.61/0.61 sec, 0.7/0.7 sec, 0.52/0.52 sec, 0.6/0.6 sec, 0.44/0.44 sec, 0.78/0.78 sec, 0.69/0.69 sec, 0.79/0.79 sec, 2.48/2.48 sec, 8.03/8.03 sec, 4.7/4.7 sec )
[LOG] Total clause size reduction: 33103 --> 2474 (1296 --> 52, 1200 --> 50, 395 --> 9, 2028 --> 224, 2464 --> 322, 836 --> 21, 825 --> 18, 666 --> 16, 584 --> 17, 1080 --> 41, 994 --> 60, 980 --> 43, 483 --> 14, 1428 --> 101, 871 --> 44, 1188 --> 80, 9555 --> 884, 3584 --> 285, 2646 --> 193 )
[LOG] Average clause size reduction: 66.3387 --> 4.95792 (76.2353 --> 3.05882, 75 --> 3.125, 65.8333 --> 1.5, 75.1111 --> 8.2963, 74.6667 --> 9.75758, 69.6667 --> 1.75, 68.75 --> 1.5, 66.6 --> 1.6, 64.8889 --> 1.88889, 67.5 --> 2.5625, 66.2667 --> 4, 65.3333 --> 2.86667, 60.375 --> 1.75, 64.9091 --> 4.59091, 62.2143 --> 3.14286, 62.5263 --> 4.21053, 64.5608 --> 5.97297, 62.8772 --> 5, 61.5349 --> 4.48837 )
[LOG] Overall execution time: 40.4 sec CPU time.
[LOG] Overall execution time: 41 sec real time.
Synthesis time: 40.79 sec (Real time) / 40.33 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.50 sec (Real time) / 0.50 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 8.60 sec (Real time) / 8.57 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 612 34 47 1 531
Raw AIGER output size: aag 1833 15 47 1 1752
=====================  genbuf12c3y.aag =====================
[LOG] Relation determinization time: 28.55 sec CPU time.
[LOG] Relation determinization time: 29 sec real time.
[LOG] Final circuit size: 1983 new AND gates.
[LOG] Size before ABC: 3928 AND gates.
[LOG] Size after ABC: 1983 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 26.52/26 sec (0.2/0 sec, 4.56/5 sec, 0.02/0 sec, 1.35/1 sec, 2.53/2 sec, 0.47/1 sec, 0.44/0 sec, 0.33/1 sec, 0.21/0 sec, 0.52/0 sec, 0.47/1 sec, 0.38/0 sec, 0.44/1 sec, 0.46/0 sec, 0.52/1 sec, 0.43/0 sec, 3.47/4 sec, 0.46/0 sec, 6.21/6 sec, 3.05/3 sec )
[LOG] Nr of iterations: 721 (21, 11, 7, 20, 49, 9, 11, 12, 15, 16, 19, 14, 20, 17, 18, 13, 300, 33, 67, 49 )
[LOG] Total clause computation time: 4.44/6 sec (0.03/0.03 sec, 0.4/0.4 sec, 0.01/0.01 sec, 0.65/0.65 sec, 0.57/0.57 sec, 0.05/0.05 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.04/0.04 sec, 0.15/0.15 sec, 0.16/0.16 sec, 0.08/0.08 sec, 0.1/0.1 sec, 0.09/0.09 sec, 0.07/0.07 sec, 0.18/0.18 sec, 0.67/0.67 sec, 0.05/0.05 sec, 0.65/0.65 sec, 0.47/0.47 sec )
[LOG] Total clause minimization time: 22.07/20 sec (0.17/0.17 sec, 4.16/4.16 sec, 0.01/0.01 sec, 0.7/0.7 sec, 1.96/1.96 sec, 0.42/0.42 sec, 0.43/0.43 sec, 0.32/0.32 sec, 0.17/0.17 sec, 0.37/0.37 sec, 0.31/0.31 sec, 0.3/0.3 sec, 0.34/0.34 sec, 0.37/0.37 sec, 0.45/0.45 sec, 0.25/0.25 sec, 2.79/2.79 sec, 0.41/0.41 sec, 5.56/5.56 sec, 2.58/2.58 sec )
[LOG] Total clause size reduction: 50285 --> 3928 (1700 --> 66, 840 --> 22, 498 --> 10, 1558 --> 189, 3888 --> 526, 640 --> 14, 790 --> 17, 858 --> 28, 1078 --> 25, 1140 --> 58, 1350 --> 50, 962 --> 39, 1387 --> 50, 1152 --> 56, 1207 --> 54, 840 --> 39, 20631 --> 1953, 2176 --> 104, 4422 --> 375, 3168 --> 253 )
[LOG] Average clause size reduction: 69.7434 --> 5.44799 (80.9524 --> 3.14286, 76.3636 --> 2, 71.1429 --> 1.42857, 77.9 --> 9.45, 79.3469 --> 10.7347, 71.1111 --> 1.55556, 71.8182 --> 1.54545, 71.5 --> 2.33333, 71.8667 --> 1.66667, 71.25 --> 3.625, 71.0526 --> 2.63158, 68.7143 --> 2.78571, 69.35 --> 2.5, 67.7647 --> 3.29412, 67.0556 --> 3, 64.6154 --> 3, 68.77 --> 6.51, 65.9394 --> 3.15152, 66 --> 5.59701, 64.6531 --> 5.16327 )
[LOG] Overall execution time: 28.56 sec CPU time.
[LOG] Overall execution time: 29 sec real time.
Synthesis time: 29.08 sec (Real time) / 28.83 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.94 sec (Real time) / 0.94 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 16.35 sec (Real time) / 16.31 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 646 36 49 1 561
Raw AIGER output size: aag 2629 16 49 1 2544
=====================  genbuf13c3y.aag =====================
[LOG] Relation determinization time: 52.47 sec CPU time.
[LOG] Relation determinization time: 54 sec real time.
[LOG] Final circuit size: 3671 new AND gates.
[LOG] Size before ABC: 7657 AND gates.
[LOG] Size after ABC: 3671 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 49.39/50 sec (0.17/0 sec, 0.04/1 sec, 0.01/0 sec, 2.62/2 sec, 3.72/4 sec, 0.77/1 sec, 1.03/1 sec, 0.51/0 sec, 0.46/1 sec, 0.63/0 sec, 0.55/1 sec, 0.42/0 sec, 0.51/1 sec, 0.78/1 sec, 0.74/0 sec, 0.63/1 sec, 10.04/10 sec, 0.92/1 sec, 1.02/1 sec, 15.21/15 sec, 8.61/9 sec )
[LOG] Nr of iterations: 1093 (18, 12, 6, 21, 37, 10, 11, 11, 18, 24, 11, 13, 13, 17, 17, 16, 578, 39, 42, 97, 82 )
[LOG] Total clause computation time: 9.57/10 sec (0.06/0.06 sec, 0.02/0.02 sec, 0/0 sec, 1.56/1.56 sec, 1.01/1.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0.26/0.26 sec, 0.19/0.19 sec, 0.14/0.14 sec, 0.06/0.06 sec, 0.14/0.14 sec, 0.16/0.16 sec, 0.12/0.12 sec, 1.89/1.89 sec, 0.17/0.17 sec, 0.19/0.19 sec, 2.31/2.31 sec, 1.22/1.22 sec )
[LOG] Total clause minimization time: 39.8/40 sec (0.11/0.11 sec, 0.02/0.02 sec, 0.01/0.01 sec, 1.06/1.06 sec, 2.7/2.7 sec, 0.75/0.75 sec, 1.02/1.02 sec, 0.5/0.5 sec, 0.43/0.43 sec, 0.37/0.37 sec, 0.36/0.36 sec, 0.28/0.28 sec, 0.45/0.45 sec, 0.64/0.64 sec, 0.58/0.58 sec, 0.51/0.51 sec, 8.14/8.14 sec, 0.75/0.75 sec, 0.83/0.83 sec, 12.9/12.9 sec, 7.39/7.39 sec )
[LOG] Total clause size reduction: 79572 --> 7657 (1513 --> 55, 968 --> 25, 435 --> 9, 1720 --> 217, 3060 --> 429, 756 --> 15, 830 --> 18, 820 --> 19, 1377 --> 32, 1840 --> 98, 790 --> 39, 936 --> 43, 924 --> 33, 1216 --> 47, 1200 --> 53, 1110 --> 50, 42121 --> 5289, 2736 --> 121, 2911 --> 136, 6720 --> 536, 5589 --> 393 )
[LOG] Average clause size reduction: 72.8015 --> 7.00549 (84.0556 --> 3.05556, 80.6667 --> 2.08333, 72.5 --> 1.5, 81.9048 --> 10.3333, 82.7027 --> 11.5946, 75.6 --> 1.5, 75.4545 --> 1.63636, 74.5455 --> 1.72727, 76.5 --> 1.77778, 76.6667 --> 4.08333, 71.8182 --> 3.54545, 72 --> 3.30769, 71.0769 --> 2.53846, 71.5294 --> 2.76471, 70.5882 --> 3.11765, 69.375 --> 3.125, 72.8737 --> 9.15052, 70.1538 --> 3.10256, 69.3095 --> 3.2381, 69.2784 --> 5.52577, 68.1585 --> 4.79268 )
[LOG] Overall execution time: 52.47 sec CPU time.
[LOG] Overall execution time: 54 sec real time.
Synthesis time: 53.27 sec (Real time) / 52.65 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.31 sec (Real time) / 1.29 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 40.23 sec (Real time) / 40.11 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 691 38 51 1 602
Raw AIGER output size: aag 4362 17 51 1 4273
=====================  genbuf14c3y.aag =====================
[LOG] Relation determinization time: 71.08 sec CPU time.
[LOG] Relation determinization time: 72 sec real time.
[LOG] Final circuit size: 2785 new AND gates.
[LOG] Size before ABC: 5409 AND gates.
[LOG] Size after ABC: 2785 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 67.33/67 sec (0.26/0 sec, 0.05/0 sec, 0.02/0 sec, 5/5 sec, 5.74/6 sec, 2.03/2 sec, 0.95/1 sec, 0.87/1 sec, 0.72/1 sec, 0.91/0 sec, 0.81/1 sec, 0.83/1 sec, 0.89/1 sec, 1.95/2 sec, 1.27/1 sec, 1.23/1 sec, 7.42/8 sec, 1.37/1 sec, 1.19/1 sec, 2.55/3 sec, 16.29/16 sec, 14.98/15 sec )
[LOG] Nr of iterations: 975 (25, 13, 7, 26, 47, 11, 11, 14, 13, 24, 12, 16, 11, 23, 16, 17, 319, 41, 41, 54, 163, 71 )
[LOG] Total clause computation time: 10.82/12 sec (0.08/0.08 sec, 0.02/0.02 sec, 0.02/0.02 sec, 2.37/2.37 sec, 0.95/0.95 sec, 0.03/0.03 sec, 0.08/0.08 sec, 0.02/0.02 sec, 0.05/0.05 sec, 0.28/0.28 sec, 0.23/0.23 sec, 0.2/0.2 sec, 0.23/0.23 sec, 0.45/0.45 sec, 0.41/0.41 sec, 0.23/0.23 sec, 1.34/1.34 sec, 0.16/0.16 sec, 0.14/0.14 sec, 0.32/0.32 sec, 1.62/1.62 sec, 1.59/1.59 sec )
[LOG] Total clause minimization time: 56.49/55 sec (0.18/0.18 sec, 0.03/0.03 sec, 0/0 sec, 2.63/2.63 sec, 4.79/4.79 sec, 2/2 sec, 0.87/0.87 sec, 0.85/0.85 sec, 0.67/0.67 sec, 0.63/0.63 sec, 0.58/0.58 sec, 0.63/0.63 sec, 0.66/0.66 sec, 1.5/1.5 sec, 0.86/0.86 sec, 1/1 sec, 6.07/6.07 sec, 1.21/1.21 sec, 1.05/1.05 sec, 2.23/2.23 sec, 14.67/14.67 sec, 13.38/13.38 sec )
[LOG] Total clause size reduction: 74506 --> 5409 (2232 --> 88, 1104 --> 29, 546 --> 11, 2250 --> 279, 4094 --> 527, 880 --> 15, 870 --> 16, 1118 --> 29, 1020 --> 22, 1932 --> 69, 913 --> 41, 1230 --> 66, 810 --> 20, 1760 --> 93, 1185 --> 46, 1248 --> 65, 24486 --> 2347, 3040 --> 126, 3000 --> 137, 3922 --> 173, 11826 --> 870, 5040 --> 340 )
[LOG] Average clause size reduction: 76.4164 --> 5.54769 (89.28 --> 3.52, 84.9231 --> 2.23077, 78 --> 1.57143, 86.5385 --> 10.7308, 87.1064 --> 11.2128, 80 --> 1.36364, 79.0909 --> 1.45455, 79.8571 --> 2.07143, 78.4615 --> 1.69231, 80.5 --> 2.875, 76.0833 --> 3.41667, 76.875 --> 4.125, 73.6364 --> 1.81818, 76.5217 --> 4.04348, 74.0625 --> 2.875, 73.4118 --> 3.82353, 76.7586 --> 7.35737, 74.1463 --> 3.07317, 73.1707 --> 3.34146, 72.6296 --> 3.2037, 72.5521 --> 5.33742, 70.9859 --> 4.78873 )
[LOG] Overall execution time: 71.09 sec CPU time.
[LOG] Overall execution time: 72 sec real time.
Synthesis time: 71.74 sec (Real time) / 70.95 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.08 sec (Real time) / 1.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 29.44 sec (Real time) / 29.39 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 732 40 53 1 639
Raw AIGER output size: aag 3517 18 53 1 3424
=====================  genbuf15c3y.aag =====================
[LOG] Relation determinization time: 120.35 sec CPU time.
[LOG] Relation determinization time: 122 sec real time.
[LOG] Final circuit size: 9588 new AND gates.
[LOG] Size before ABC: 20632 AND gates.
[LOG] Size after ABC: 9588 AND gates.
[LOG] Time for optimizing with ABC: 2 seconds.
[LOG] Total time for all control signals: 116.14/116 sec (0.18/0 sec, 0.09/0 sec, 0.02/0 sec, 3.83/4 sec, 7.74/8 sec, 1.58/1 sec, 0.77/1 sec, 0.6/1 sec, 0.72/0 sec, 1.1/1 sec, 0.91/1 sec, 0.76/1 sec, 0.5/1 sec, 1.27/1 sec, 0.87/1 sec, 0.89/1 sec, 11.47/11 sec, 2.5/3 sec, 1.78/1 sec, 2.81/3 sec, 3.07/3 sec, 31.92/32 sec, 40.76/41 sec )
[LOG] Nr of iterations: 1896 (22, 20, 6, 31, 61, 10, 9, 11, 11, 27, 16, 18, 12, 24, 18, 16, 458, 45, 46, 37, 60, 819, 119 )
[LOG] Total clause computation time: 16.68/17 sec (0.05/0.05 sec, 0.03/0.03 sec, 0.01/0.01 sec, 1.1/1.1 sec, 1.36/1.36 sec, 0.15/0.15 sec, 0/0 sec, 0.02/0.02 sec, 0.12/0.12 sec, 0.13/0.13 sec, 0.09/0.09 sec, 0.13/0.13 sec, 0.11/0.11 sec, 0.13/0.13 sec, 0.21/0.21 sec, 0.25/0.25 sec, 1.84/1.84 sec, 0.24/0.24 sec, 0.18/0.18 sec, 0.17/0.17 sec, 0.29/0.29 sec, 3.51/3.51 sec, 6.56/6.56 sec )
[LOG] Total clause minimization time: 99.41/99 sec (0.13/0.13 sec, 0.06/0.06 sec, 0.01/0.01 sec, 2.73/2.73 sec, 6.37/6.37 sec, 1.43/1.43 sec, 0.77/0.77 sec, 0.58/0.58 sec, 0.6/0.6 sec, 0.97/0.97 sec, 0.82/0.82 sec, 0.63/0.63 sec, 0.39/0.39 sec, 1.14/1.14 sec, 0.66/0.66 sec, 0.64/0.64 sec, 9.62/9.62 sec, 2.26/2.26 sec, 1.6/1.6 sec, 2.64/2.64 sec, 2.78/2.78 sec, 28.38/28.38 sec, 34.2/34.2 sec )
[LOG] Total clause size reduction: 149106 --> 20632 (2037 --> 70, 1824 --> 53, 475 --> 9, 2820 --> 360, 5580 --> 802, 828 --> 14, 728 --> 13, 900 --> 16, 890 --> 18, 2288 --> 120, 1305 --> 52, 1462 --> 75, 935 --> 25, 1932 --> 93, 1411 --> 62, 1230 --> 49, 37017 --> 4214, 3520 --> 140, 3555 --> 162, 2808 --> 138, 4543 --> 195, 62168 --> 13289, 8850 --> 663 )
[LOG] Average clause size reduction: 78.6424 --> 10.8819 (92.5909 --> 3.18182, 91.2 --> 2.65, 79.1667 --> 1.5, 90.9677 --> 11.6129, 91.4754 --> 13.1475, 82.8 --> 1.4, 80.8889 --> 1.44444, 81.8182 --> 1.45455, 80.9091 --> 1.63636, 84.7407 --> 4.44444, 81.5625 --> 3.25, 81.2222 --> 4.16667, 77.9167 --> 2.08333, 80.5 --> 3.875, 78.3889 --> 3.44444, 76.875 --> 3.0625, 80.8231 --> 9.20087, 78.2222 --> 3.11111, 77.2826 --> 3.52174, 75.8919 --> 3.72973, 75.7167 --> 3.25, 75.9072 --> 16.2259, 74.3697 --> 5.57143 )
[LOG] Overall execution time: 120.36 sec CPU time.
[LOG] Overall execution time: 122 sec real time.
Synthesis time: 122.22 sec (Real time) / 121.00 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 2.06 sec (Real time) / 2.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 182.30 sec (Real time) / 182.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 782 42 55 1 685
Raw AIGER output size: aag 10370 19 55 1 10273
=====================  genbuf16c3y.aag =====================
[LOG] Relation determinization time: 57.96 sec CPU time.
[LOG] Relation determinization time: 59 sec real time.
[LOG] Final circuit size: 3530 new AND gates.
[LOG] Size before ABC: 7047 AND gates.
[LOG] Size after ABC: 3530 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 52.94/53 sec (0.22/1 sec, 0.05/0 sec, 0.03/0 sec, 6.47/6 sec, 4.46/5 sec, 1.08/1 sec, 0.69/0 sec, 0.35/1 sec, 0.39/0 sec, 0.72/1 sec, 0.63/0 sec, 0.83/1 sec, 0.63/1 sec, 1.01/1 sec, 0.62/1 sec, 0.67/0 sec, 8.3/8 sec, 0.73/1 sec, 1.52/2 sec, 1.48/1 sec, 1.92/2 sec, 0.76/1 sec, 12.16/12 sec, 7.22/7 sec )
[LOG] Nr of iterations: 1082 (20, 14, 7, 24, 35, 10, 12, 11, 12, 14, 9, 18, 10, 15, 11, 12, 323, 12, 48, 33, 53, 9, 237, 133 )
[LOG] Total clause computation time: 15.27/17 sec (0.05/0.05 sec, 0/0 sec, 0.01/0.01 sec, 4.38/4.38 sec, 1.5/1.5 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0/0 sec, 0.19/0.19 sec, 0.06/0.06 sec, 0.14/0.14 sec, 0.12/0.12 sec, 0.28/0.28 sec, 0.23/0.23 sec, 0.26/0.26 sec, 1.35/1.35 sec, 0.15/0.15 sec, 0.27/0.27 sec, 0.17/0.17 sec, 0.32/0.32 sec, 0.28/0.28 sec, 3.14/3.14 sec, 2.29/2.29 sec )
[LOG] Total clause minimization time: 37.63/36 sec (0.17/0.17 sec, 0.05/0.05 sec, 0.02/0.02 sec, 2.09/2.09 sec, 2.96/2.96 sec, 1.06/1.06 sec, 0.66/0.66 sec, 0.32/0.32 sec, 0.39/0.39 sec, 0.53/0.53 sec, 0.57/0.57 sec, 0.69/0.69 sec, 0.51/0.51 sec, 0.73/0.73 sec, 0.39/0.39 sec, 0.41/0.41 sec, 6.95/6.95 sec, 0.58/0.58 sec, 1.25/1.25 sec, 1.31/1.31 sec, 1.6/1.6 sec, 0.48/0.48 sec, 8.98/8.98 sec, 4.93/4.93 sec )
[LOG] Total clause size reduction: 90209 --> 7047 (1938 --> 54, 1313 --> 23, 600 --> 11, 2277 --> 313, 3332 --> 469, 873 --> 12, 1056 --> 18, 950 --> 15, 1034 --> 19, 1209 --> 26, 736 --> 17, 1547 --> 73, 810 --> 16, 1246 --> 53, 880 --> 29, 957 --> 38, 27692 --> 3240, 935 --> 26, 3948 --> 170, 2656 --> 99, 4264 --> 176, 648 --> 19, 18880 --> 1384, 10428 --> 747 )
[LOG] Average clause size reduction: 83.3725 --> 6.51294 (96.9 --> 2.7, 93.7857 --> 1.64286, 85.7143 --> 1.57143, 94.875 --> 13.0417, 95.2 --> 13.4, 87.3 --> 1.2, 88 --> 1.5, 86.3636 --> 1.36364, 86.1667 --> 1.58333, 86.3571 --> 1.85714, 81.7778 --> 1.88889, 85.9444 --> 4.05556, 81 --> 1.6, 83.0667 --> 3.53333, 80 --> 2.63636, 79.75 --> 3.16667, 85.7337 --> 10.031, 77.9167 --> 2.16667, 82.25 --> 3.54167, 80.4848 --> 3, 80.4528 --> 3.32075, 72 --> 2.11111, 79.6624 --> 5.83966, 78.406 --> 5.61654 )
[LOG] Overall execution time: 57.97 sec CPU time.
[LOG] Overall execution time: 59 sec real time.
Synthesis time: 58.77 sec (Real time) / 58.19 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.33 sec (Real time) / 1.32 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 41.98 sec (Real time) / 41.89 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 835 44 58 1 733
Raw AIGER output size: aag 4365 20 58 1 4263
=====================  genbuf1b4y.aag =====================
[LOG] Relation determinization time: 0.05 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 73 new AND gates.
[LOG] Size before ABC: 108 AND gates.
[LOG] Size after ABC: 72 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.03/0 sec (0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec )
[LOG] Nr of iterations: 54 (8, 18, 6, 2, 14, 6 )
[LOG] Total clause computation time: 0.01/0 sec (0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.02/0 sec (0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec )
[LOG] Total clause size reduction: 1525 --> 107 (238 --> 13, 561 --> 41, 160 --> 9, 31 --> 0, 390 --> 35, 145 --> 9 )
[LOG] Average clause size reduction: 28.2407 --> 1.98148 (29.75 --> 1.625, 31.1667 --> 2.27778, 26.6667 --> 1.5, 15.5 --> 0, 27.8571 --> 2.5, 24.1667 --> 1.5 )
[LOG] Overall execution time: 0.05 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.24 sec (Real time) / 0.19 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.24 sec (Real time) / 0.23 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 175 11 23 1 141
Raw AIGER output size: aag 247 5 23 1 214
=====================  genbuf2b4y.aag =====================
[LOG] Relation determinization time: 0.1 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 126 new AND gates.
[LOG] Size before ABC: 194 AND gates.
[LOG] Size after ABC: 126 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.08/0 sec (0.02/0 sec, 0/0 sec, 0.02/0 sec, 0/0 sec, 0/0 sec, 0.04/0 sec, 0/0 sec )
[LOG] Nr of iterations: 82 (11, 11, 8, 5, 6, 35, 6 )
[LOG] Total clause computation time: 0.01/0 sec (0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.07/0 sec (0.01/0.01 sec, 0/0 sec, 0.02/0.02 sec, 0/0 sec, 0/0 sec, 0.04/0.04 sec, 0/0 sec )
[LOG] Total clause size reduction: 2669 --> 194 (390 --> 35, 380 --> 23, 259 --> 13, 144 --> 6, 175 --> 7, 1156 --> 101, 165 --> 9 )
[LOG] Average clause size reduction: 32.5488 --> 2.36585 (35.4545 --> 3.18182, 34.5455 --> 2.09091, 32.375 --> 1.625, 28.8 --> 1.2, 29.1667 --> 1.16667, 33.0286 --> 2.88571, 27.5 --> 1.5 )
[LOG] Overall execution time: 0.1 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.29 sec (Real time) / 0.25 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.41 sec (Real time) / 0.40 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 213 13 26 1 174
Raw AIGER output size: aag 339 6 26 1 300
=====================  genbuf3b4y.aag =====================
[LOG] Relation determinization time: 0.32 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 197 new AND gates.
[LOG] Size before ABC: 319 AND gates.
[LOG] Size after ABC: 196 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.27/0 sec (0.03/0 sec, 0.04/0 sec, 0.02/0 sec, 0.01/0 sec, 0.02/0 sec, 0.03/0 sec, 0.06/0 sec, 0.06/0 sec, 0/0 sec )
[LOG] Nr of iterations: 103 (12, 15, 9, 6, 7, 15, 6, 28, 5 )
[LOG] Total clause computation time: 0.08/0 sec (0/0 sec, 0.02/0.02 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.19/0 sec (0.03/0.03 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.04/0.04 sec, 0/0 sec )
[LOG] Total clause size reduction: 3934 --> 319 (506 --> 49, 630 --> 48, 352 --> 21, 215 --> 10, 252 --> 10, 574 --> 75, 200 --> 13, 1053 --> 86, 152 --> 7 )
[LOG] Average clause size reduction: 38.1942 --> 3.09709 (42.1667 --> 4.08333, 42 --> 3.2, 39.1111 --> 2.33333, 35.8333 --> 1.66667, 36 --> 1.42857, 38.2667 --> 5, 33.3333 --> 2.16667, 37.6071 --> 3.07143, 30.4 --> 1.4 )
[LOG] Overall execution time: 0.32 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.54 sec (Real time) / 0.48 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.72 sec (Real time) / 0.72 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 254 16 30 1 208
Raw AIGER output size: aag 450 7 30 1 405
=====================  genbuf4b4y.aag =====================
[LOG] Relation determinization time: 0.47 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 423 new AND gates.
[LOG] Size before ABC: 699 AND gates.
[LOG] Size after ABC: 423 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.4/1 sec (0.01/0 sec, 0.01/0 sec, 0.05/0 sec, 0.01/1 sec, 0.02/0 sec, 0.01/0 sec, 0.04/0 sec, 0.04/0 sec, 0.15/0 sec, 0.06/0 sec )
[LOG] Nr of iterations: 196 (9, 11, 27, 7, 6, 10, 8, 17, 68, 33 )
[LOG] Total clause computation time: 0.15/0 sec (0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.02/0.02 sec, 0/0 sec, 0.06/0.06 sec, 0.03/0.03 sec )
[LOG] Total clause minimization time: 0.25/1 sec (0/0 sec, 0/0 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.04/0.04 sec, 0.09/0.09 sec, 0.03/0.03 sec )
[LOG] Total clause size reduction: 8363 --> 699 (408 --> 17, 500 --> 29, 1274 --> 71, 288 --> 10, 235 --> 8, 414 --> 19, 315 --> 16, 704 --> 86, 2881 --> 355, 1344 --> 88 )
[LOG] Average clause size reduction: 42.6684 --> 3.56633 (45.3333 --> 1.88889, 45.4545 --> 2.63636, 47.1852 --> 2.62963, 41.1429 --> 1.42857, 39.1667 --> 1.33333, 41.4 --> 1.9, 39.375 --> 2, 41.4118 --> 5.05882, 42.3676 --> 5.22059, 40.7273 --> 2.66667 )
[LOG] Overall execution time: 0.47 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.73 sec (Real time) / 0.66 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.41 sec (Real time) / 1.41 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 296 18 33 1 245
Raw AIGER output size: aag 719 8 33 1 668
=====================  genbuf5b4y.aag =====================
[LOG] Relation determinization time: 2.38 sec CPU time.
[LOG] Relation determinization time: 3 sec real time.
[LOG] Final circuit size: 1945 new AND gates.
[LOG] Size before ABC: 3771 AND gates.
[LOG] Size after ABC: 1944 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 2.27/2 sec (0.01/0 sec, 0.01/0 sec, 0.09/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.06/0 sec, 0.07/0 sec, 1.29/1 sec, 0.43/1 sec, 0.23/0 sec )
[LOG] Nr of iterations: 525 (8, 14, 42, 11, 9, 10, 10, 8, 14, 335, 38, 26 )
[LOG] Total clause computation time: 0.37/0 sec (0/0 sec, 0/0 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.21/0.21 sec, 0.02/0.02 sec, 0.07/0.07 sec )
[LOG] Total clause minimization time: 1.88/2 sec (0.01/0.01 sec, 0.01/0.01 sec, 0.06/0.06 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.04/0.04 sec, 0.05/0.05 sec, 1.07/1.07 sec, 0.41/0.41 sec, 0.16/0.16 sec )
[LOG] Total clause size reduction: 25694 --> 3771 (406 --> 12, 741 --> 44, 2296 --> 127, 550 --> 20, 432 --> 16, 477 --> 19, 468 --> 18, 357 --> 18, 650 --> 51, 16366 --> 3260, 1776 --> 101, 1175 --> 85 )
[LOG] Average clause size reduction: 48.941 --> 7.18286 (50.75 --> 1.5, 52.9286 --> 3.14286, 54.6667 --> 3.02381, 50 --> 1.81818, 48 --> 1.77778, 47.7 --> 1.9, 46.8 --> 1.8, 44.625 --> 2.25, 46.4286 --> 3.64286, 48.8537 --> 9.73134, 46.7368 --> 2.65789, 45.1923 --> 3.26923 )
[LOG] Overall execution time: 2.38 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
Synthesis time: 2.85 sec (Real time) / 2.71 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.77 sec (Real time) / 0.78 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4.73 sec (Real time) / 4.70 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 340 21 37 1 282
Raw AIGER output size: aag 2284 9 37 1 2227
=====================  genbuf6b4y.aag =====================
[LOG] Relation determinization time: 8.08 sec CPU time.
[LOG] Relation determinization time: 9 sec real time.
[LOG] Final circuit size: 5501 new AND gates.
[LOG] Size before ABC: 11285 AND gates.
[LOG] Size after ABC: 5501 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 7.88/8 sec (0.01/0 sec, 0.01/0 sec, 0.14/1 sec, 0.04/0 sec, 0.04/0 sec, 0.04/0 sec, 0.03/0 sec, 0.03/0 sec, 0.15/0 sec, 0.1/0 sec, 1.87/2 sec, 4.7/5 sec, 0.72/0 sec )
[LOG] Nr of iterations: 1191 (9, 11, 44, 9, 7, 8, 9, 12, 12, 12, 307, 717, 34 )
[LOG] Total clause computation time: 0.99/1 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.02/0.02 sec, 0.07/0.07 sec, 0.02/0.02 sec, 0.25/0.25 sec, 0.43/0.43 sec, 0.19/0.19 sec )
[LOG] Total clause minimization time: 6.87/7 sec (0.01/0.01 sec, 0.01/0.01 sec, 0.14/0.14 sec, 0.04/0.04 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0.08/0.08 sec, 0.08/0.08 sec, 1.62/1.62 sec, 4.25/4.25 sec, 0.53/0.53 sec )
[LOG] Total clause size reduction: 62391 --> 11285 (504 --> 14, 620 --> 35, 2623 --> 138, 480 --> 16, 354 --> 13, 406 --> 12, 456 --> 15, 616 --> 27, 605 --> 54, 594 --> 43, 16218 --> 2928, 37232 --> 7840, 1683 --> 150 )
[LOG] Average clause size reduction: 52.3854 --> 9.47523 (56 --> 1.55556, 56.3636 --> 3.18182, 59.6136 --> 3.13636, 53.3333 --> 1.77778, 50.5714 --> 1.85714, 50.75 --> 1.5, 50.6667 --> 1.66667, 51.3333 --> 2.25, 50.4167 --> 4.5, 49.5 --> 3.58333, 52.8274 --> 9.53746, 51.9275 --> 10.9344, 49.5 --> 4.41176 )
[LOG] Overall execution time: 8.08 sec CPU time.
[LOG] Overall execution time: 9 sec real time.
Synthesis time: 9.11 sec (Real time) / 8.80 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.50 sec (Real time) / 1.47 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 22.62 sec (Real time) / 22.58 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 385 23 40 1 322
Raw AIGER output size: aag 5886 10 40 1 5823
=====================  genbuf7b4y.aag =====================
[LOG] Relation determinization time: 15.47 sec CPU time.
[LOG] Relation determinization time: 17 sec real time.
[LOG] Final circuit size: 9470 new AND gates.
[LOG] Size before ABC: 20585 AND gates.
[LOG] Size after ABC: 9470 AND gates.
[LOG] Time for optimizing with ABC: 2 seconds.
[LOG] Total time for all control signals: 15.27/15 sec (0.01/0 sec, 0.03/0 sec, 0.13/0 sec, 0.04/0 sec, 0.02/0 sec, 0.03/0 sec, 0.03/0 sec, 0.02/0 sec, 0.15/0 sec, 0.04/0 sec, 0.15/0 sec, 4.87/5 sec, 8.12/8 sec, 1.63/2 sec )
[LOG] Nr of iterations: 1831 (6, 19, 47, 7, 8, 8, 8, 8, 15, 8, 21, 973, 664, 39 )
[LOG] Total clause computation time: 2.48/4 sec (0/0 sec, 0/0 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.02/0.02 sec, 0/0 sec, 0.07/0.07 sec, 0/0 sec, 0.02/0.02 sec, 0.43/0.43 sec, 1.08/1.08 sec, 0.82/0.82 sec )
[LOG] Total clause minimization time: 12.74/11 sec (0.01/0.01 sec, 0.03/0.03 sec, 0.1/0.1 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.08/0.08 sec, 0.04/0.04 sec, 0.13/0.13 sec, 4.41/4.41 sec, 7.03/7.03 sec, 0.8/0.8 sec )
[LOG] Total clause size reduction: 103757 --> 20585 (340 --> 8, 1206 --> 74, 3036 --> 150, 390 --> 11, 448 --> 13, 441 --> 13, 434 --> 22, 427 --> 16, 840 --> 94, 413 --> 14, 1160 --> 140, 55404 --> 12300, 37128 --> 7533, 2090 --> 197 )
[LOG] Average clause size reduction: 56.6668 --> 11.2425 (56.6667 --> 1.33333, 63.4737 --> 3.89474, 64.5957 --> 3.19149, 55.7143 --> 1.57143, 56 --> 1.625, 55.125 --> 1.625, 54.25 --> 2.75, 53.375 --> 2, 56 --> 6.26667, 51.625 --> 1.75, 55.2381 --> 6.66667, 56.9414 --> 12.6413, 55.9157 --> 11.3449, 53.5897 --> 5.05128 )
[LOG] Overall execution time: 15.47 sec CPU time.
[LOG] Overall execution time: 17 sec real time.
Synthesis time: 17.28 sec (Real time) / 16.84 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.89 sec (Real time) / 1.88 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 46.26 sec (Real time) / 46.16 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 426 25 43 1 358
Raw AIGER output size: aag 9896 11 43 1 9828
=====================  genbuf8b4y.aag =====================
[LOG] Relation determinization time: 6.21 sec CPU time.
[LOG] Relation determinization time: 7 sec real time.
[LOG] Final circuit size: 3850 new AND gates.
[LOG] Size before ABC: 7535 AND gates.
[LOG] Size after ABC: 3850 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 5.94/6 sec (0.02/0 sec, 0.02/0 sec, 0.2/1 sec, 0.04/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.04/0 sec, 0.13/0 sec, 0.08/0 sec, 0.18/0 sec, 0.06/0 sec, 2.95/3 sec, 1.33/2 sec, 0.8/0 sec )
[LOG] Nr of iterations: 908 (7, 14, 77, 6, 7, 6, 8, 7, 13, 6, 18, 7, 497, 139, 96 )
[LOG] Total clause computation time: 1.13/1 sec (0/0 sec, 0/0 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.06/0.06 sec, 0.01/0.01 sec, 0.04/0.04 sec, 0.01/0.01 sec, 0.39/0.39 sec, 0.4/0.4 sec, 0.18/0.18 sec )
[LOG] Total clause minimization time: 4.8/5 sec (0.02/0.02 sec, 0.02/0.02 sec, 0.18/0.18 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.07/0.07 sec, 0.07/0.07 sec, 0.14/0.14 sec, 0.05/0.05 sec, 2.55/2.55 sec, 0.93/0.93 sec, 0.62/0.62 sec )
[LOG] Total clause size reduction: 55423 --> 7535 (438 --> 10, 936 --> 54, 5396 --> 275, 350 --> 7, 414 --> 10, 340 --> 8, 469 --> 12, 396 --> 10, 780 --> 92, 320 --> 7, 1071 --> 112, 372 --> 11, 30256 --> 5792, 8280 --> 685, 5605 --> 450 )
[LOG] Average clause size reduction: 61.0385 --> 8.29846 (62.5714 --> 1.42857, 66.8571 --> 3.85714, 70.0779 --> 3.57143, 58.3333 --> 1.16667, 59.1429 --> 1.42857, 56.6667 --> 1.33333, 58.625 --> 1.5, 56.5714 --> 1.42857, 60 --> 7.07692, 53.3333 --> 1.16667, 59.5 --> 6.22222, 53.1429 --> 1.57143, 60.8773 --> 11.6539, 59.5683 --> 4.92806, 58.3854 --> 4.6875 )
[LOG] Overall execution time: 6.21 sec CPU time.
[LOG] Overall execution time: 7 sec real time.
Synthesis time: 6.99 sec (Real time) / 6.78 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.29 sec (Real time) / 1.28 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 13.44 sec (Real time) / 13.40 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 468 27 46 1 395
Raw AIGER output size: aag 4318 12 46 1 4245
=====================  genbuf9b4y.aag =====================
[LOG] Relation determinization time: 21.97 sec CPU time.
[LOG] Relation determinization time: 24 sec real time.
[LOG] Final circuit size: 9576 new AND gates.
[LOG] Size before ABC: 21182 AND gates.
[LOG] Size after ABC: 9576 AND gates.
[LOG] Time for optimizing with ABC: 2 seconds.
[LOG] Total time for all control signals: 21.53/22 sec (0.02/1 sec, 0.03/0 sec, 0.26/0 sec, 0.04/0 sec, 0.04/0 sec, 0.05/0 sec, 0.05/0 sec, 0.03/0 sec, 0.33/0 sec, 0.07/0 sec, 0.14/1 sec, 0.06/0 sec, 0.06/0 sec, 10.91/11 sec, 3.94/4 sec, 3.64/3 sec, 1.86/2 sec )
[LOG] Nr of iterations: 1812 (6, 15, 88, 8, 7, 13, 9, 7, 19, 7, 9, 9, 10, 1331, 172, 66, 36 )
[LOG] Total clause computation time: 2.95/0 sec (0/0 sec, 0/0 sec, 0.03/0.03 sec, 0/0 sec, 0.02/0.02 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.15/0.15 sec, 0/0 sec, 0.07/0.07 sec, 0/0 sec, 0/0 sec, 1.09/1.09 sec, 0.94/0.94 sec, 0.36/0.36 sec, 0.29/0.29 sec )
[LOG] Total clause minimization time: 18.56/22 sec (0.02/0.02 sec, 0.03/0.03 sec, 0.23/0.23 sec, 0.04/0.04 sec, 0.02/0.02 sec, 0.05/0.05 sec, 0.05/0.05 sec, 0.03/0.03 sec, 0.18/0.18 sec, 0.07/0.07 sec, 0.07/0.07 sec, 0.06/0.06 sec, 0.06/0.06 sec, 9.8/9.8 sec, 3/3 sec, 3.28/3.28 sec, 1.57/1.57 sec )
[LOG] Total clause size reduction: 121524 --> 21182 (400 --> 8, 1106 --> 54, 6786 --> 336, 539 --> 13, 456 --> 10, 900 --> 29, 592 --> 14, 438 --> 11, 1296 --> 170, 426 --> 10, 560 --> 28, 552 --> 14, 612 --> 40, 89110 --> 19049, 11286 --> 971, 4225 --> 230, 2240 --> 195 )
[LOG] Average clause size reduction: 67.0662 --> 11.6898 (66.6667 --> 1.33333, 73.7333 --> 3.6, 77.1136 --> 3.81818, 67.375 --> 1.625, 65.1429 --> 1.42857, 69.2308 --> 2.23077, 65.7778 --> 1.55556, 62.5714 --> 1.57143, 68.2105 --> 8.94737, 60.8571 --> 1.42857, 62.2222 --> 3.11111, 61.3333 --> 1.55556, 61.2 --> 4, 66.9497 --> 14.3118, 65.6163 --> 5.64535, 64.0152 --> 3.48485, 62.2222 --> 5.41667 )
[LOG] Overall execution time: 21.97 sec CPU time.
[LOG] Overall execution time: 24 sec real time.
Synthesis time: 23.84 sec (Real time) / 23.32 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 2.08 sec (Real time) / 2.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 37.95 sec (Real time) / 37.87 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 523 30 50 1 443
Raw AIGER output size: aag 10099 13 50 1 10019
=====================  genbuf10b4y.aag =====================
[LOG] Relation determinization time: 15.5 sec CPU time.
[LOG] Relation determinization time: 17 sec real time.
[LOG] Final circuit size: 6907 new AND gates.
[LOG] Size before ABC: 18185 AND gates.
[LOG] Size after ABC: 6907 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 14.97/15 sec (0.41/0 sec, 0.12/0 sec, 0.01/0 sec, 0.15/0 sec, 0.08/0 sec, 0.07/0 sec, 0.05/1 sec, 0.07/0 sec, 0.06/0 sec, 6.55/6 sec, 0.06/0 sec, 0.16/0 sec, 0.08/1 sec, 0.24/0 sec, 0.12/0 sec, 2.44/2 sec, 3.37/4 sec, 0.93/1 sec )
[LOG] Nr of iterations: 1474 (16, 11, 6, 10, 11, 10, 11, 9, 8, 845, 8, 20, 9, 11, 15, 251, 183, 40 )
[LOG] Total clause computation time: 1.71/3 sec (0.06/0.06 sec, 0.04/0.04 sec, 0.01/0.01 sec, 0.09/0.09 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.37/0.37 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0.34/0.34 sec, 0.41/0.41 sec, 0.21/0.21 sec )
[LOG] Total clause minimization time: 13.23/12 sec (0.35/0.35 sec, 0.08/0.08 sec, 0/0 sec, 0.06/0.06 sec, 0.06/0.06 sec, 0.06/0.06 sec, 0.04/0.04 sec, 0.06/0.06 sec, 0.04/0.04 sec, 6.16/6.16 sec, 0.03/0.03 sec, 0.14/0.14 sec, 0.05/0.05 sec, 0.23/0.23 sec, 0.09/0.09 sec, 2.1/2.1 sec, 2.96/2.96 sec, 0.72/0.72 sec )
[LOG] Total clause size reduction: 107834 --> 18185 (1275 --> 53, 840 --> 22, 415 --> 9, 738 --> 72, 810 --> 55, 720 --> 37, 790 --> 17, 624 --> 14, 539 --> 12, 64144 --> 13694, 525 --> 14, 1406 --> 88, 584 --> 20, 720 --> 25, 994 --> 41, 17500 --> 2324, 12558 --> 1560, 2652 --> 128 )
[LOG] Average clause size reduction: 73.1574 --> 12.3372 (79.6875 --> 3.3125, 76.3636 --> 2, 69.1667 --> 1.5, 73.8 --> 7.2, 73.6364 --> 5, 72 --> 3.7, 71.8182 --> 1.54545, 69.3333 --> 1.55556, 67.375 --> 1.5, 75.9101 --> 16.2059, 65.625 --> 1.75, 70.3 --> 4.4, 64.8889 --> 2.22222, 65.4545 --> 2.27273, 66.2667 --> 2.73333, 69.7211 --> 9.25896, 68.623 --> 8.52459, 66.3 --> 3.2 )
[LOG] Overall execution time: 15.5 sec CPU time.
[LOG] Overall execution time: 17 sec real time.
Synthesis time: 16.83 sec (Real time) / 16.49 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.69 sec (Real time) / 1.68 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 27.64 sec (Real time) / 27.58 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 560 32 53 1 475
Raw AIGER output size: aag 7467 14 53 1 7382
=====================  genbuf11b4y.aag =====================
[LOG] Relation determinization time: 7.41 sec CPU time.
[LOG] Relation determinization time: 8 sec real time.
[LOG] Final circuit size: 1852 new AND gates.
[LOG] Size before ABC: 3471 AND gates.
[LOG] Size after ABC: 1852 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 6.65/7 sec (0.41/1 sec, 0.53/0 sec, 0.01/0 sec, 0.19/0 sec, 0.25/1 sec, 0.05/0 sec, 0.05/0 sec, 0.07/0 sec, 0.05/0 sec, 0.1/0 sec, 0.09/0 sec, 0.23/0 sec, 0.1/0 sec, 0.32/1 sec, 0.12/0 sec, 0.17/0 sec, 1.08/1 sec, 2.06/2 sec, 0.77/1 sec )
[LOG] Nr of iterations: 600 (30, 11, 6, 8, 14, 9, 9, 12, 10, 15, 15, 29, 11, 37, 18, 15, 167, 138, 46 )
[LOG] Total clause computation time: 1.31/3 sec (0.33/0.33 sec, 0.27/0.27 sec, 0/0 sec, 0.07/0.07 sec, 0.09/0.09 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0.14/0.14 sec, 0.17/0.17 sec, 0.1/0.1 sec )
[LOG] Total clause minimization time: 5.33/4 sec (0.08/0.08 sec, 0.26/0.26 sec, 0.01/0.01 sec, 0.12/0.12 sec, 0.16/0.16 sec, 0.05/0.05 sec, 0.04/0.04 sec, 0.07/0.07 sec, 0.04/0.04 sec, 0.08/0.08 sec, 0.09/0.09 sec, 0.22/0.22 sec, 0.09/0.09 sec, 0.28/0.28 sec, 0.09/0.09 sec, 0.16/0.16 sec, 0.93/0.93 sec, 1.89/1.89 sec, 0.67/0.67 sec )
[LOG] Total clause size reduction: 44555 --> 3471 (2610 --> 131, 890 --> 22, 440 --> 9, 609 --> 30, 1118 --> 82, 680 --> 12, 672 --> 12, 913 --> 23, 738 --> 16, 1134 --> 40, 1120 --> 31, 2212 --> 188, 780 --> 26, 2772 --> 356, 1292 --> 103, 1050 --> 35, 12284 --> 1432, 10001 --> 759, 3240 --> 164 )
[LOG] Average clause size reduction: 74.2583 --> 5.785 (87 --> 4.36667, 80.9091 --> 2, 73.3333 --> 1.5, 76.125 --> 3.75, 79.8571 --> 5.85714, 75.5556 --> 1.33333, 74.6667 --> 1.33333, 76.0833 --> 1.91667, 73.8 --> 1.6, 75.6 --> 2.66667, 74.6667 --> 2.06667, 76.2759 --> 6.48276, 70.9091 --> 2.36364, 74.9189 --> 9.62162, 71.7778 --> 5.72222, 70 --> 2.33333, 73.5569 --> 8.57485, 72.471 --> 5.5, 70.4348 --> 3.56522 )
[LOG] Overall execution time: 7.42 sec CPU time.
[LOG] Overall execution time: 8 sec real time.
Synthesis time: 7.88 sec (Real time) / 7.74 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.75 sec (Real time) / 0.75 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 7.62 sec (Real time) / 7.60 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 600 34 56 1 510
Raw AIGER output size: aag 2452 15 56 1 2362
=====================  genbuf12b4y.aag =====================
[LOG] Relation determinization time: 15.06 sec CPU time.
[LOG] Relation determinization time: 16 sec real time.
[LOG] Final circuit size: 4837 new AND gates.
[LOG] Size before ABC: 9475 AND gates.
[LOG] Size after ABC: 4837 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 14.38/15 sec (0.09/1 sec, 0.47/0 sec, 0.01/0 sec, 0.3/0 sec, 0.23/1 sec, 0.1/0 sec, 0.07/0 sec, 0.09/0 sec, 0.08/0 sec, 0.16/0 sec, 0.08/0 sec, 0.12/0 sec, 0.08/0 sec, 0.1/0 sec, 0.16/1 sec, 0.9/1 sec, 3.42/3 sec, 0.43/0 sec, 4.25/5 sec, 3.24/3 sec )
[LOG] Nr of iterations: 1179 (24, 11, 5, 11, 11, 9, 8, 8, 9, 8, 11, 13, 11, 12, 20, 103, 478, 55, 204, 168 )
[LOG] Total clause computation time: 2.15/6 sec (0.01/0.01 sec, 0.05/0.05 sec, 0.01/0.01 sec, 0.13/0.13 sec, 0.1/0.1 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.04/0.04 sec, 0.01/0.01 sec, 0/0 sec, 0.04/0.04 sec, 0.07/0.07 sec, 0.53/0.53 sec, 0.1/0.1 sec, 0.52/0.52 sec, 0.52/0.52 sec )
[LOG] Total clause minimization time: 12.23/9 sec (0.08/0.08 sec, 0.42/0.42 sec, 0/0 sec, 0.17/0.17 sec, 0.13/0.13 sec, 0.1/0.1 sec, 0.07/0.07 sec, 0.09/0.09 sec, 0.07/0.07 sec, 0.16/0.16 sec, 0.07/0.07 sec, 0.08/0.08 sec, 0.07/0.07 sec, 0.1/0.1 sec, 0.12/0.12 sec, 0.83/0.83 sec, 2.89/2.89 sec, 0.33/0.33 sec, 3.73/3.73 sec, 2.72/2.72 sec )
[LOG] Total clause size reduction: 92091 --> 9475 (2185 --> 74, 940 --> 22, 372 --> 7, 920 --> 85, 910 --> 52, 720 --> 13, 623 --> 11, 616 --> 10, 696 --> 14, 602 --> 12, 850 --> 23, 1008 --> 32, 830 --> 19, 902 --> 24, 1539 --> 65, 8160 --> 1502, 37683 --> 4359, 4212 --> 210, 15631 --> 1929, 12692 --> 1012 )
[LOG] Average clause size reduction: 78.1094 --> 8.03647 (91.0417 --> 3.08333, 85.4545 --> 2, 74.4 --> 1.4, 83.6364 --> 7.72727, 82.7273 --> 4.72727, 80 --> 1.44444, 77.875 --> 1.375, 77 --> 1.25, 77.3333 --> 1.55556, 75.25 --> 1.5, 77.2727 --> 2.09091, 77.5385 --> 2.46154, 75.4545 --> 1.72727, 75.1667 --> 2, 76.95 --> 3.25, 79.2233 --> 14.5825, 78.8347 --> 9.11925, 76.5818 --> 3.81818, 76.6225 --> 9.45588, 75.5476 --> 6.02381 )
[LOG] Overall execution time: 15.06 sec CPU time.
[LOG] Overall execution time: 16 sec real time.
Synthesis time: 16.02 sec (Real time) / 15.81 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.40 sec (Real time) / 1.39 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 19.20 sec (Real time) / 19.14 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 642 36 59 1 547
Raw AIGER output size: aag 5479 16 59 1 5384
=====================  genbuf13b4y.aag =====================
[LOG] Relation determinization time: 59 sec CPU time.
[LOG] Relation determinization time: 62 sec real time.
[LOG] Final circuit size: 15525 new AND gates.
[LOG] Size before ABC: 38547 AND gates.
[LOG] Size after ABC: 15525 AND gates.
[LOG] Time for optimizing with ABC: 3 seconds.
[LOG] Total time for all control signals: 58.06/58 sec (0.08/0 sec, 0.03/0 sec, 0.01/0 sec, 0.2/0 sec, 0.16/0 sec, 0.14/0 sec, 0.13/0 sec, 0.14/0 sec, 0.11/0 sec, 0.13/1 sec, 0.09/0 sec, 0.08/0 sec, 0.07/0 sec, 0.15/0 sec, 2.34/2 sec, 0.54/1 sec, 11.35/11 sec, 17.44/18 sec, 1.76/1 sec, 14.78/15 sec, 8.33/9 sec )
[LOG] Nr of iterations: 3197 (25, 14, 6, 8, 9, 11, 8, 9, 8, 9, 9, 14, 10, 22, 244, 52, 1145, 997, 95, 329, 173 )
[LOG] Total clause computation time: 6.25/3 sec (0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.09/0.09 sec, 0.07/0.07 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.04/0.04 sec, 0.16/0.16 sec, 0.05/0.05 sec, 1.07/1.07 sec, 1.24/1.24 sec, 0.39/0.39 sec, 1.64/1.64 sec, 1.46/1.46 sec )
[LOG] Total clause minimization time: 51.71/55 sec (0.08/0.08 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.11/0.11 sec, 0.09/0.09 sec, 0.13/0.13 sec, 0.13/0.13 sec, 0.14/0.14 sec, 0.11/0.11 sec, 0.12/0.12 sec, 0.08/0.08 sec, 0.08/0.08 sec, 0.07/0.07 sec, 0.11/0.11 sec, 2.17/2.17 sec, 0.49/0.49 sec, 10.24/10.24 sec, 16.17/16.17 sec, 1.37/1.37 sec, 13.12/13.12 sec, 6.87/6.87 sec )
[LOG] Total clause size reduction: 265877 --> 38547 (2400 --> 98, 1287 --> 42, 490 --> 9, 679 --> 35, 768 --> 36, 950 --> 15, 658 --> 11, 744 --> 28, 644 --> 11, 728 --> 14, 720 --> 16, 1157 --> 35, 792 --> 17, 1827 --> 60, 20898 --> 3971, 4335 --> 623, 96096 --> 12878, 82668 --> 15560, 7708 --> 669, 26568 --> 3438, 13760 --> 981 )
[LOG] Average clause size reduction: 83.1645 --> 12.0572 (96 --> 3.92, 91.9286 --> 3, 81.6667 --> 1.5, 84.875 --> 4.375, 85.3333 --> 4, 86.3636 --> 1.36364, 82.25 --> 1.375, 82.6667 --> 3.11111, 80.5 --> 1.375, 80.8889 --> 1.55556, 80 --> 1.77778, 82.6429 --> 2.5, 79.2 --> 1.7, 83.0455 --> 2.72727, 85.6475 --> 16.2746, 83.3654 --> 11.9808, 83.9266 --> 11.2472, 82.9168 --> 15.6068, 81.1368 --> 7.04211, 80.7538 --> 10.4498, 79.5376 --> 5.67052 )
[LOG] Overall execution time: 59 sec CPU time.
[LOG] Overall execution time: 62 sec real time.
Synthesis time: 62.34 sec (Real time) / 61.61 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 2.70 sec (Real time) / 2.66 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 76.48 sec (Real time) / 76.36 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 682 38 62 1 582
Raw AIGER output size: aag 16207 17 62 1 16107
=====================  genbuf14b4y.aag =====================
[LOG] Relation determinization time: 52.76 sec CPU time.
[LOG] Relation determinization time: 56 sec real time.
[LOG] Final circuit size: 11947 new AND gates.
[LOG] Size before ABC: 30830 AND gates.
[LOG] Size after ABC: 11947 AND gates.
[LOG] Time for optimizing with ABC: 3 seconds.
[LOG] Total time for all control signals: 51.46/51 sec (0.09/0 sec, 0.03/0 sec, 0.01/0 sec, 0.41/0 sec, 0.31/0 sec, 0.11/1 sec, 0.13/0 sec, 0.12/0 sec, 0.11/0 sec, 0.18/0 sec, 0.11/0 sec, 0.16/0 sec, 0.14/0 sec, 0.14/1 sec, 0.19/0 sec, 0.14/0 sec, 4.72/5 sec, 14.26/14 sec, 1.02/1 sec, 3.42/3 sec, 16.08/16 sec, 9.58/10 sec )
[LOG] Nr of iterations: 2683 (21, 18, 6, 11, 11, 11, 8, 8, 9, 11, 16, 12, 11, 15, 17, 13, 549, 941, 102, 155, 606, 132 )
[LOG] Total clause computation time: 6.44/6 sec (0.03/0.03 sec, 0/0 sec, 0.01/0.01 sec, 0.26/0.26 sec, 0.2/0.2 sec, 0.02/0.02 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.03/0.03 sec, 0.04/0.04 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.04/0.04 sec, 0.02/0.02 sec, 0.76/0.76 sec, 1/1 sec, 0.19/0.19 sec, 0.26/0.26 sec, 2.09/2.09 sec, 1.45/1.45 sec )
[LOG] Total clause minimization time: 44.92/45 sec (0.06/0.06 sec, 0.03/0.03 sec, 0/0 sec, 0.15/0.15 sec, 0.11/0.11 sec, 0.09/0.09 sec, 0.13/0.13 sec, 0.12/0.12 sec, 0.11/0.11 sec, 0.15/0.15 sec, 0.07/0.07 sec, 0.15/0.15 sec, 0.13/0.13 sec, 0.12/0.12 sec, 0.15/0.15 sec, 0.12/0.12 sec, 3.93/3.93 sec, 13.23/13.23 sec, 0.83/0.83 sec, 3.15/3.15 sec, 13.97/13.97 sec, 8.12/8.12 sec )
[LOG] Total clause size reduction: 233693 --> 30830 (2100 --> 79, 1768 --> 42, 515 --> 9, 1020 --> 71, 1010 --> 60, 1000 --> 17, 693 --> 10, 686 --> 11, 776 --> 13, 960 --> 19, 1425 --> 37, 1034 --> 32, 930 --> 20, 1288 --> 30, 1456 --> 48, 1080 --> 31, 48772 --> 4652, 82720 --> 15840, 8787 --> 403, 13244 --> 2473, 51425 --> 6225, 11004 --> 708 )
[LOG] Average clause size reduction: 87.1014 --> 11.4909 (100 --> 3.7619, 98.2222 --> 2.33333, 85.8333 --> 1.5, 92.7273 --> 6.45455, 91.8182 --> 5.45455, 90.9091 --> 1.54545, 86.625 --> 1.25, 85.75 --> 1.375, 86.2222 --> 1.44444, 87.2727 --> 1.72727, 89.0625 --> 2.3125, 86.1667 --> 2.66667, 84.5455 --> 1.81818, 85.8667 --> 2, 85.6471 --> 2.82353, 83.0769 --> 2.38462, 88.8379 --> 8.47359, 87.9065 --> 16.8332, 86.1471 --> 3.95098, 85.4452 --> 15.9548, 84.8597 --> 10.2723, 83.3636 --> 5.36364 )
[LOG] Overall execution time: 52.76 sec CPU time.
[LOG] Overall execution time: 56 sec real time.
Synthesis time: 55.23 sec (Real time) / 54.62 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 2.38 sec (Real time) / 2.36 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 96.16 sec (Real time) / 96.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 722 40 65 1 617
Raw AIGER output size: aag 12669 18 65 1 12564
=====================  genbuf15b4y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.18 sec (Real time) / 9997.88 sec (User CPU time)
Timeout: 1
=====================  genbuf16b4y.aag =====================
[LOG] Relation determinization time: 954.11 sec CPU time.
[LOG] Relation determinization time: 980 sec real time.
[LOG] Final circuit size: 157698 new AND gates.
[LOG] Size before ABC: 643289 AND gates.
[LOG] Size after ABC: 157698 AND gates.
[LOG] Time for optimizing with ABC: 26 seconds.
[LOG] Total time for all control signals: 951.49/952 sec (0.11/0 sec, 0.04/0 sec, 0.01/0 sec, 0.57/1 sec, 0.4/0 sec, 0.19/1 sec, 0.24/0 sec, 0.26/0 sec, 0.17/0 sec, 0.41/1 sec, 0.17/0 sec, 0.19/0 sec, 0.2/0 sec, 0.19/0 sec, 0.19/1 sec, 0.17/0 sec, 3.39/3 sec, 0.25/0 sec, 0.91/1 sec, 634.55/635 sec, 6.12/6 sec, 3.73/4 sec, 229.02/229 sec, 70.01/70 sec )
[LOG] Nr of iterations: 30534 (24, 15, 5, 8, 9, 9, 8, 8, 8, 11, 11, 10, 17, 20, 20, 13, 362, 19, 122, 28943, 20, 14, 710, 148 )
[LOG] Total clause computation time: 78.65/81 sec (0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.28/0.28 sec, 0.27/0.27 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.31/0.31 sec, 0.05/0.05 sec, 0.13/0.13 sec, 32.9/32.9 sec, 0.93/0.93 sec, 0.87/0.87 sec, 29.37/29.37 sec, 13.39/13.39 sec )
[LOG] Total clause minimization time: 871.24/869 sec (0.09/0.09 sec, 0.03/0.03 sec, 0/0 sec, 0.29/0.29 sec, 0.13/0.13 sec, 0.19/0.19 sec, 0.24/0.24 sec, 0.25/0.25 sec, 0.17/0.17 sec, 0.39/0.39 sec, 0.14/0.14 sec, 0.19/0.19 sec, 0.2/0.2 sec, 0.19/0.19 sec, 0.17/0.17 sec, 0.14/0.14 sec, 3.07/3.07 sec, 0.2/0.2 sec, 0.78/0.78 sec, 600.07/600.07 sec, 5.19/5.19 sec, 2.86/2.86 sec, 199.64/199.64 sec, 56.62/56.62 sec )
[LOG] Total clause size reduction: 2929424 --> 643289 (2645 --> 81, 1596 --> 36, 452 --> 7, 784 --> 41, 888 --> 42, 880 --> 9, 763 --> 9, 756 --> 9, 749 --> 10, 1060 --> 18, 1050 --> 16, 936 --> 16, 1648 --> 46, 1938 --> 93, 1919 --> 75, 1200 --> 30, 35739 --> 3065, 1764 --> 103, 11737 --> 493, 2778432 --> 632718, 1805 --> 108, 1222 --> 38, 65937 --> 5425, 13524 --> 801 )
[LOG] Average clause size reduction: 95.9397 --> 21.068 (110.208 --> 3.375, 106.4 --> 2.4, 90.4 --> 1.4, 98 --> 5.125, 98.6667 --> 4.66667, 97.7778 --> 1, 95.375 --> 1.125, 94.5 --> 1.125, 93.625 --> 1.25, 96.3636 --> 1.63636, 95.4545 --> 1.45455, 93.6 --> 1.6, 96.9412 --> 2.70588, 96.9 --> 4.65, 95.95 --> 3.75, 92.3077 --> 2.30769, 98.7265 --> 8.46685, 92.8421 --> 5.42105, 96.2049 --> 4.04098, 95.9967 --> 21.8608, 90.25 --> 5.4, 87.2857 --> 2.71429, 92.869 --> 7.64085, 91.3784 --> 5.41216 )
[LOG] Overall execution time: 954.11 sec CPU time.
[LOG] Overall execution time: 980 sec real time.
Synthesis time: 979.88 sec (Real time) / 975.73 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 20.58 sec (Real time) / 20.32 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3176.48 sec (Real time) / 3175.51 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 802 44 71 1 687
Raw AIGER output size: aag 158500 20 71 1 158385
=====================  genbuf1f4y.aag =====================
[LOG] Relation determinization time: 0.04 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 73 new AND gates.
[LOG] Size before ABC: 107 AND gates.
[LOG] Size after ABC: 71 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.04/0 sec (0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec )
[LOG] Nr of iterations: 52 (8, 15, 5, 2, 16, 6 )
[LOG] Total clause computation time: 0.02/0 sec (0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.02/0 sec (0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1454 --> 106 (238 --> 16, 462 --> 33, 128 --> 8, 31 --> 0, 450 --> 40, 145 --> 9 )
[LOG] Average clause size reduction: 27.9615 --> 2.03846 (29.75 --> 2, 30.8 --> 2.2, 25.6 --> 1.6, 15.5 --> 0, 28.125 --> 2.5, 24.1667 --> 1.5 )
[LOG] Overall execution time: 0.04 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.26 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.27 sec (Real time) / 0.26 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 172 11 23 1 138
Raw AIGER output size: aag 243 5 23 1 211
=====================  genbuf2f4y.aag =====================
[LOG] Relation determinization time: 0.12 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 134 new AND gates.
[LOG] Size before ABC: 209 AND gates.
[LOG] Size after ABC: 134 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.1/0 sec (0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.04/0 sec, 0/0 sec )
[LOG] Nr of iterations: 88 (12, 16, 6, 8, 9, 31, 6 )
[LOG] Total clause computation time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.09/0 sec (0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0/0 sec )
[LOG] Total clause size reduction: 2901 --> 209 (429 --> 27, 570 --> 33, 185 --> 8, 252 --> 13, 280 --> 29, 1020 --> 90, 165 --> 9 )
[LOG] Average clause size reduction: 32.9659 --> 2.375 (35.75 --> 2.25, 35.625 --> 2.0625, 30.8333 --> 1.33333, 31.5 --> 1.625, 31.1111 --> 3.22222, 32.9032 --> 2.90323, 27.5 --> 1.5 )
[LOG] Overall execution time: 0.12 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.31 sec (Real time) / 0.26 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.52 sec (Real time) / 0.52 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 207 13 26 1 168
Raw AIGER output size: aag 341 6 26 1 302
=====================  genbuf3f4y.aag =====================
[LOG] Relation determinization time: 0.35 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 219 new AND gates.
[LOG] Size before ABC: 344 AND gates.
[LOG] Size after ABC: 218 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.29/0 sec (0.04/0 sec, 0.02/0 sec, 0.02/0 sec, 0/0 sec, 0.01/0 sec, 0.02/0 sec, 0.08/0 sec, 0.1/0 sec, 0/0 sec )
[LOG] Nr of iterations: 122 (13, 12, 6, 5, 5, 9, 8, 58, 6 )
[LOG] Total clause computation time: 0.06/0 sec (0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.23/0 sec (0.03/0.03 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.07/0.07 sec, 0.08/0.08 sec, 0/0 sec )
[LOG] Total clause size reduction: 4628 --> 344 (552 --> 33, 495 --> 27, 220 --> 7, 172 --> 7, 168 --> 6, 328 --> 25, 280 --> 28, 2223 --> 203, 190 --> 8 )
[LOG] Average clause size reduction: 37.9344 --> 2.81967 (42.4615 --> 2.53846, 41.25 --> 2.25, 36.6667 --> 1.16667, 34.4 --> 1.4, 33.6 --> 1.2, 36.4444 --> 2.77778, 35 --> 3.5, 38.3276 --> 3.5, 31.6667 --> 1.33333 )
[LOG] Overall execution time: 0.35 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.63 sec (Real time) / 0.50 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.01 sec (Real time) / 1.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 246 16 30 1 200
Raw AIGER output size: aag 464 7 30 1 419
=====================  genbuf4f4y.aag =====================
[LOG] Relation determinization time: 2.26 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 912 new AND gates.
[LOG] Size before ABC: 1633 AND gates.
[LOG] Size after ABC: 912 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2.07/2 sec (0.02/0 sec, 0.01/0 sec, 0.41/0 sec, 0.12/1 sec, 0.07/0 sec, 0.07/0 sec, 0.22/0 sec, 0.36/0 sec, 0.42/1 sec, 0.37/0 sec )
[LOG] Nr of iterations: 405 (6, 9, 101, 23, 17, 17, 19, 90, 69, 54 )
[LOG] Total clause computation time: 0.41/1 sec (0.01/0.01 sec, 0/0 sec, 0.08/0.08 sec, 0.04/0.04 sec, 0.02/0.02 sec, 0/0 sec, 0.13/0.13 sec, 0.03/0.03 sec, 0.07/0.07 sec, 0.03/0.03 sec )
[LOG] Total clause minimization time: 1.66/1 sec (0.01/0.01 sec, 0.01/0.01 sec, 0.33/0.33 sec, 0.08/0.08 sec, 0.05/0.05 sec, 0.07/0.07 sec, 0.09/0.09 sec, 0.33/0.33 sec, 0.35/0.35 sec, 0.34/0.34 sec )
[LOG] Total clause size reduction: 17975 --> 1633 (255 --> 8, 400 --> 23, 4900 --> 495, 1056 --> 74, 752 --> 56, 736 --> 50, 810 --> 76, 3916 --> 376, 2924 --> 309, 2226 --> 166 )
[LOG] Average clause size reduction: 44.3827 --> 4.0321 (42.5 --> 1.33333, 44.4444 --> 2.55556, 48.5149 --> 4.90099, 45.913 --> 3.21739, 44.2353 --> 3.29412, 43.2941 --> 2.94118, 42.6316 --> 4, 43.5111 --> 4.17778, 42.3768 --> 4.47826, 41.2222 --> 3.07407 )
[LOG] Overall execution time: 2.26 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 2.58 sec (Real time) / 2.50 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.19 sec (Real time) / 0.20 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10.22 sec (Real time) / 10.16 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 286 18 33 1 235
Raw AIGER output size: aag 1198 8 33 1 1147
=====================  genbuf5f5y.aag =====================
[LOG] Relation determinization time: 15.14 sec CPU time.
[LOG] Relation determinization time: 16 sec real time.
[LOG] Final circuit size: 2278 new AND gates.
[LOG] Size before ABC: 4426 AND gates.
[LOG] Size after ABC: 2278 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 14.65/15 sec (0.03/1 sec, 0.04/0 sec, 1.65/1 sec, 0.27/0 sec, 0.27/1 sec, 0.2/0 sec, 0.18/0 sec, 0.83/1 sec, 1.21/1 sec, 4.91/5 sec, 3.41/3 sec, 1.65/2 sec )
[LOG] Nr of iterations: 734 (6, 16, 218, 25, 20, 18, 23, 19, 35, 233, 99, 22 )
[LOG] Total clause computation time: 2.98/4 sec (0/0 sec, 0/0 sec, 0.28/0.28 sec, 0.05/0.05 sec, 0.06/0.06 sec, 0.08/0.08 sec, 0.06/0.06 sec, 0.44/0.44 sec, 0.5/0.5 sec, 1/1 sec, 0.32/0.32 sec, 0.19/0.19 sec )
[LOG] Total clause minimization time: 11.67/11 sec (0.03/0.03 sec, 0.04/0.04 sec, 1.37/1.37 sec, 0.22/0.22 sec, 0.21/0.21 sec, 0.12/0.12 sec, 0.12/0.12 sec, 0.39/0.39 sec, 0.71/0.71 sec, 3.91/3.91 sec, 3.09/3.09 sec, 1.46/1.46 sec )
[LOG] Total clause size reduction: 37365 --> 4426 (290 --> 8, 855 --> 58, 12152 --> 1458, 1320 --> 85, 1026 --> 59, 901 --> 55, 1144 --> 64, 918 --> 92, 1700 --> 200, 11368 --> 1899, 4704 --> 372, 987 --> 76 )
[LOG] Average clause size reduction: 50.906 --> 6.02997 (48.3333 --> 1.33333, 53.4375 --> 3.625, 55.7431 --> 6.68807, 52.8 --> 3.4, 51.3 --> 2.95, 50.0556 --> 3.05556, 49.7391 --> 2.78261, 48.3158 --> 4.84211, 48.5714 --> 5.71429, 48.7897 --> 8.15021, 47.5152 --> 3.75758, 44.8636 --> 3.45455 )
[LOG] Overall execution time: 15.15 sec CPU time.
[LOG] Overall execution time: 16 sec real time.
Synthesis time: 15.68 sec (Real time) / 15.51 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.99 sec (Real time) / 0.99 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 51.24 sec (Real time) / 51.13 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 330 21 37 1 272
Raw AIGER output size: aag 2608 9 37 1 2550
=====================  genbuf6f6y.aag =====================
[LOG] Relation determinization time: 54.14 sec CPU time.
[LOG] Relation determinization time: 56 sec real time.
[LOG] Final circuit size: 3841 new AND gates.
[LOG] Size before ABC: 7559 AND gates.
[LOG] Size after ABC: 3841 AND gates.
[LOG] Time for optimizing with ABC: 2 seconds.
[LOG] Total time for all control signals: 52.74/53 sec (0.06/0 sec, 0.04/1 sec, 6.53/6 sec, 0.97/1 sec, 1.23/1 sec, 1.02/1 sec, 0.76/1 sec, 0.74/1 sec, 4.21/4 sec, 4.31/4 sec, 12.01/12 sec, 12.07/12 sec, 8.79/9 sec )
[LOG] Nr of iterations: 1099 (7, 11, 329, 18, 32, 20, 26, 24, 21, 19, 146, 420, 26 )
[LOG] Total clause computation time: 12.33/8 sec (0/0 sec, 0.01/0.01 sec, 1.42/1.42 sec, 0.21/0.21 sec, 0.28/0.28 sec, 0.24/0.24 sec, 0.07/0.07 sec, 0.18/0.18 sec, 2.15/2.15 sec, 1.65/1.65 sec, 1.56/1.56 sec, 2.12/2.12 sec, 2.44/2.44 sec )
[LOG] Total clause minimization time: 40.41/45 sec (0.06/0.06 sec, 0.03/0.03 sec, 5.11/5.11 sec, 0.76/0.76 sec, 0.95/0.95 sec, 0.78/0.78 sec, 0.69/0.69 sec, 0.56/0.56 sec, 2.06/2.06 sec, 2.66/2.66 sec, 10.45/10.45 sec, 9.95/9.95 sec, 6.35/6.35 sec )
[LOG] Total clause size reduction: 60490 --> 7559 (378 --> 10, 620 --> 32, 20008 --> 2448, 1020 --> 57, 1829 --> 98, 1102 --> 62, 1425 --> 80, 1288 --> 66, 1100 --> 123, 972 --> 111, 7685 --> 824, 21788 --> 3561, 1275 --> 87 )
[LOG] Average clause size reduction: 55.0409 --> 6.87807 (54 --> 1.42857, 56.3636 --> 2.90909, 60.8146 --> 7.44073, 56.6667 --> 3.16667, 57.1562 --> 3.0625, 55.1 --> 3.1, 54.8077 --> 3.07692, 53.6667 --> 2.75, 52.381 --> 5.85714, 51.1579 --> 5.84211, 52.637 --> 5.64384, 51.8762 --> 8.47857, 49.0385 --> 3.34615 )
[LOG] Overall execution time: 54.14 sec CPU time.
[LOG] Overall execution time: 56 sec real time.
Synthesis time: 56.16 sec (Real time) / 54.57 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.37 sec (Real time) / 1.36 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 119.48 sec (Real time) / 119.35 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 372 23 40 1 309
Raw AIGER output size: aag 4213 10 40 1 4150
=====================  genbuf7f7y.aag =====================
[LOG] Relation determinization time: 339.24 sec CPU time.
[LOG] Relation determinization time: 342 sec real time.
[LOG] Final circuit size: 13945 new AND gates.
[LOG] Size before ABC: 31048 AND gates.
[LOG] Size after ABC: 13945 AND gates.
[LOG] Time for optimizing with ABC: 3 seconds.
[LOG] Total time for all control signals: 335.74/335 sec (0.17/0 sec, 0.08/0 sec, 40.85/41 sec, 3.64/3 sec, 4.68/5 sec, 4.61/5 sec, 3.87/4 sec, 3.62/3 sec, 16.5/17 sec, 4/4 sec, 60.57/60 sec, 63.13/63 sec, 85.28/86 sec, 44.74/44 sec )
[LOG] Nr of iterations: 3628 (8, 12, 817, 24, 20, 37, 29, 25, 33, 26, 1255, 545, 763, 34 )
[LOG] Total clause computation time: 64.5/66 sec (0.01/0.01 sec, 0.02/0.02 sec, 4.26/4.26 sec, 0.5/0.5 sec, 1.26/1.26 sec, 0.46/0.46 sec, 0.7/0.7 sec, 0.43/0.43 sec, 6.87/6.87 sec, 0.49/0.49 sec, 9.35/9.35 sec, 10.79/10.79 sec, 12.15/12.15 sec, 17.21/17.21 sec )
[LOG] Total clause minimization time: 271.11/269 sec (0.16/0.16 sec, 0.06/0.06 sec, 36.54/36.54 sec, 3.14/3.14 sec, 3.42/3.42 sec, 4.15/4.15 sec, 3.17/3.17 sec, 3.18/3.18 sec, 9.63/9.63 sec, 3.51/3.51 sec, 51.18/51.18 sec, 52.34/52.34 sec, 73.1/73.1 sec, 27.53/27.53 sec )
[LOG] Total clause size reduction: 214870 --> 31048 (476 --> 14, 737 --> 45, 53856 --> 7418, 1495 --> 82, 1216 --> 64, 2268 --> 137, 1736 --> 96, 1464 --> 79, 1920 --> 243, 1475 --> 66, 72732 --> 10139, 31008 --> 5067, 42672 --> 7466, 1815 --> 132 )
[LOG] Average clause size reduction: 59.2255 --> 8.55788 (59.5 --> 1.75, 61.4167 --> 3.75, 65.9192 --> 9.07956, 62.2917 --> 3.41667, 60.8 --> 3.2, 61.2973 --> 3.7027, 59.8621 --> 3.31034, 58.56 --> 3.16, 58.1818 --> 7.36364, 56.7308 --> 2.53846, 57.9538 --> 8.07888, 56.8954 --> 9.29725, 55.9266 --> 9.78506, 53.3824 --> 3.88235 )
[LOG] Overall execution time: 339.26 sec CPU time.
[LOG] Overall execution time: 342 sec real time.
Synthesis time: 341.77 sec (Real time) / 339.75 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 2.23 sec (Real time) / 2.22 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2121.34 sec (Real time) / 2120.52 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 412 25 43 1 344
Raw AIGER output size: aag 14357 11 43 1 14289
=====================  genbuf8f8y.aag =====================
=====================  genbuf9f9y.aag =====================
=====================  genbuf10f10y.aag =====================
=====================  genbuf11f11y.aag =====================
=====================  genbuf12f12y.aag =====================
=====================  genbuf13f13y.aag =====================
=====================  genbuf14f14y.aag =====================
=====================  genbuf15f15y.aag =====================
=====================  genbuf16f16y.aag =====================
=====================  amba2c7y.aag =====================
[LOG] Relation determinization time: 1.84 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 1860 new AND gates.
[LOG] Size before ABC: 3454 AND gates.
[LOG] Size after ABC: 1858 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.81/2 sec (0.01/0 sec, 0.03/0 sec, 0.05/0 sec, 0/0 sec, 0.02/0 sec, 0/0 sec, 1.14/1 sec, 0.56/1 sec )
[LOG] Nr of iterations: 524 (7, 12, 15, 4, 10, 8, 360, 108 )
[LOG] Total clause computation time: 0.33/1 sec (0/0 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.15/0.15 sec, 0.14/0.14 sec )
[LOG] Total clause minimization time: 1.46/1 sec (0/0 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.98/0.98 sec, 0.42/0.42 sec )
[LOG] Total clause size reduction: 19166 --> 3454 (258 --> 14, 462 --> 68, 574 --> 43, 120 --> 5, 351 --> 27, 266 --> 22, 13283 --> 2634, 3852 --> 641 )
[LOG] Average clause size reduction: 36.5763 --> 6.5916 (36.8571 --> 2, 38.5 --> 5.66667, 38.2667 --> 2.86667, 30 --> 1.25, 35.1 --> 2.7, 33.25 --> 2.75, 36.8972 --> 7.31667, 35.6667 --> 5.93519 )
[LOG] Overall execution time: 1.84 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 2.30 sec (Real time) / 2.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.91 sec (Real time) / 0.92 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 8.19 sec (Real time) / 8.16 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 220 15 28 1 177
Raw AIGER output size: aag 2078 7 28 1 2037
=====================  amba3c5y.aag =====================
[LOG] Relation determinization time: 16.15 sec CPU time.
[LOG] Relation determinization time: 17 sec real time.
[LOG] Final circuit size: 5692 new AND gates.
[LOG] Size before ABC: 11342 AND gates.
[LOG] Size after ABC: 5692 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 16.01/16 sec (0/0 sec, 0.15/1 sec, 0.01/0 sec, 2.04/2 sec, 0/0 sec, 1.58/1 sec, 2.73/3 sec, 1.65/2 sec, 6.54/6 sec, 1.31/1 sec )
[LOG] Nr of iterations: 1558 (6, 17, 5, 519, 9, 181, 258, 142, 334, 87 )
[LOG] Total clause computation time: 2.56/2 sec (0/0 sec, 0.04/0.04 sec, 0.01/0.01 sec, 0.27/0.27 sec, 0/0 sec, 0.13/0.13 sec, 0.43/0.43 sec, 0.18/0.18 sec, 1.25/1.25 sec, 0.25/0.25 sec )
[LOG] Total clause minimization time: 13.43/14 sec (0/0 sec, 0.11/0.11 sec, 0/0 sec, 1.76/1.76 sec, 0/0 sec, 1.45/1.45 sec, 2.29/2.29 sec, 1.47/1.47 sec, 5.29/5.29 sec, 1.06/1.06 sec )
[LOG] Total clause size reduction: 73567 --> 11342 (265 --> 9, 832 --> 91, 204 --> 7, 25900 --> 4644, 392 --> 16, 8640 --> 971, 12079 --> 2181, 6486 --> 719, 14985 --> 2121, 3784 --> 583 )
[LOG] Average clause size reduction: 47.2189 --> 7.27985 (44.1667 --> 1.5, 48.9412 --> 5.35294, 40.8 --> 1.4, 49.9037 --> 8.94798, 43.5556 --> 1.77778, 47.7348 --> 5.36464, 46.8178 --> 8.45349, 45.6761 --> 5.06338, 44.8653 --> 6.3503, 43.4943 --> 6.70115 )
[LOG] Overall execution time: 16.15 sec CPU time.
[LOG] Overall execution time: 17 sec real time.
Synthesis time: 17.23 sec (Real time) / 17.00 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.60 sec (Real time) / 1.59 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 91.18 sec (Real time) / 91.06 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 290 19 34 1 237
Raw AIGER output size: aag 5982 9 34 1 5929
=====================  amba4c7y.aag =====================
[LOG] Relation determinization time: 647.4 sec CPU time.
[LOG] Relation determinization time: 656 sec real time.
[LOG] Final circuit size: 39388 new AND gates.
[LOG] Size before ABC: 85227 AND gates.
[LOG] Size after ABC: 39387 AND gates.
[LOG] Time for optimizing with ABC: 8 seconds.
[LOG] Total time for all control signals: 647.03/647 sec (0.01/0 sec, 0.29/0 sec, 0.01/0 sec, 0.42/0 sec, 0/0 sec, 1.32/2 sec, 0.03/0 sec, 16.97/17 sec, 83.48/83 sec, 398.38/399 sec, 146.12/146 sec )
[LOG] Nr of iterations: 9324 (5, 10, 6, 21, 7, 155, 15, 1703, 3029, 3734, 639 )
[LOG] Total clause computation time: 98.19/102 sec (0.01/0.01 sec, 0.27/0.27 sec, 0/0 sec, 0.1/0.1 sec, 0/0 sec, 0.22/0.22 sec, 0/0 sec, 2.7/2.7 sec, 7.26/7.26 sec, 47.15/47.15 sec, 40.48/40.48 sec )
[LOG] Total clause minimization time: 548.58/544 sec (0/0 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.32/0.32 sec, 0/0 sec, 1.09/1.09 sec, 0.03/0.03 sec, 14.25/14.25 sec, 76.15/76.15 sec, 351.08/351.08 sec, 105.63/105.63 sec )
[LOG] Total clause size reduction: 481708 --> 85227 (240 --> 7, 531 --> 39, 290 --> 11, 1140 --> 101, 336 --> 14, 8470 --> 940, 756 --> 63, 90206 --> 14524, 157456 --> 25699, 190383 --> 38214, 31900 --> 5615 )
[LOG] Average clause size reduction: 51.6632 --> 9.1406 (48 --> 1.4, 53.1 --> 3.9, 48.3333 --> 1.83333, 54.2857 --> 4.80952, 48 --> 2, 54.6452 --> 6.06452, 50.4 --> 4.2, 52.9689 --> 8.52848, 51.9828 --> 8.48432, 50.9863 --> 10.2341, 49.9218 --> 8.78717 )
[LOG] Overall execution time: 647.4 sec CPU time.
[LOG] Overall execution time: 656 sec real time.
Synthesis time: 655.82 sec (Real time) / 652.34 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 5.02 sec (Real time) / 4.98 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3979.70 sec (Real time) / 3978.10 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 339 22 38 1 279
Raw AIGER output size: aag 39726 11 38 1 39667
=====================  amba5c5y.aag =====================
[LOG] Relation determinization time: 118.61 sec CPU time.
[LOG] Relation determinization time: 122 sec real time.
[LOG] Final circuit size: 15802 new AND gates.
[LOG] Size before ABC: 32937 AND gates.
[LOG] Size after ABC: 15802 AND gates.
[LOG] Time for optimizing with ABC: 3 seconds.
[LOG] Total time for all control signals: 118.21/118 sec (6.78/6 sec, 11.99/12 sec, 16.83/17 sec, 1.07/1 sec, 8.56/9 sec, 7.41/7 sec, 9.71/10 sec, 14.94/15 sec, 36.89/37 sec, 0.06/0 sec, 2.02/2 sec, 1.92/2 sec, 0.03/0 sec )
[LOG] Nr of iterations: 3642 (690, 614, 880, 18, 285, 272, 316, 306, 232, 8, 8, 9, 4 )
[LOG] Total clause computation time: 21.55/19 sec (0.84/0.84 sec, 2.44/2.44 sec, 2.35/2.35 sec, 0.94/0.94 sec, 0.79/0.79 sec, 0.6/0.6 sec, 0.83/0.83 sec, 2.03/2.03 sec, 8.18/8.18 sec, 0.01/0.01 sec, 1.98/1.98 sec, 0.54/0.54 sec, 0.02/0.02 sec )
[LOG] Total clause minimization time: 96.58/99 sec (5.93/5.93 sec, 9.54/9.54 sec, 14.46/14.46 sec, 0.13/0.13 sec, 7.77/7.77 sec, 6.8/6.8 sec, 8.87/8.87 sec, 12.9/12.9 sec, 28.7/28.7 sec, 0.05/0.05 sec, 0.04/0.04 sec, 1.38/1.38 sec, 0.01/0.01 sec )
[LOG] Total clause size reduction: 239358 --> 32937 (47541 --> 8794, 41684 --> 4563, 58893 --> 9744, 1122 --> 78, 18460 --> 1701, 17344 --> 1523, 19845 --> 1697, 18910 --> 3108, 14091 --> 1679, 420 --> 13, 413 --> 17, 464 --> 15, 171 --> 5 )
[LOG] Average clause size reduction: 65.7216 --> 9.04366 (68.9 --> 12.7449, 67.8893 --> 7.4316, 66.9239 --> 11.0727, 62.3333 --> 4.33333, 64.7719 --> 5.96842, 63.7647 --> 5.59926, 62.8006 --> 5.37025, 61.7974 --> 10.1569, 60.7371 --> 7.23707, 52.5 --> 1.625, 51.625 --> 2.125, 51.5556 --> 1.66667, 42.75 --> 1.25 )
[LOG] Overall execution time: 118.61 sec CPU time.
[LOG] Overall execution time: 122 sec real time.
Synthesis time: 121.87 sec (Real time) / 120.76 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 3.10 sec (Real time) / 3.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 946.30 sec (Real time) / 945.89 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 414 26 43 1 345
Raw AIGER output size: aag 16216 13 43 1 16147
=====================  amba6c5y.aag =====================
[LOG] Relation determinization time: 156.24 sec CPU time.
[LOG] Relation determinization time: 160 sec real time.
[LOG] Final circuit size: 19830 new AND gates.
[LOG] Size before ABC: 42557 AND gates.
[LOG] Size after ABC: 19830 AND gates.
[LOG] Time for optimizing with ABC: 4 seconds.
[LOG] Total time for all control signals: 155.73/156 sec (7.87/8 sec, 15.12/15 sec, 31.75/32 sec, 3.45/3 sec, 13.82/14 sec, 11.66/12 sec, 11.91/12 sec, 11.55/11 sec, 9.48/10 sec, 35.43/35 sec, 0.06/0 sec, 0.05/0 sec, 3.53/4 sec, 0.05/0 sec )
[LOG] Nr of iterations: 4578 (820, 787, 1234, 25, 291, 294, 319, 272, 135, 368, 8, 7, 12, 6 )
[LOG] Total clause computation time: 22.75/30 sec (0.99/0.99 sec, 2.3/2.3 sec, 3.76/3.76 sec, 0.48/0.48 sec, 0.98/0.98 sec, 0.96/0.96 sec, 1.12/1.12 sec, 1.3/1.3 sec, 1.76/1.76 sec, 7.83/7.83 sec, 0.02/0.02 sec, 0.02/0.02 sec, 1.22/1.22 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 132.9/126 sec (6.86/6.86 sec, 12.81/12.81 sec, 27.96/27.96 sec, 2.97/2.97 sec, 12.84/12.84 sec, 10.7/10.7 sec, 10.79/10.79 sec, 10.24/10.24 sec, 7.71/7.71 sec, 27.6/27.6 sec, 0.04/0.04 sec, 0.03/0.03 sec, 2.31/2.31 sec, 0.04/0.04 sec )
[LOG] Total clause size reduction: 332402 --> 42557 (62244 --> 10887, 58950 --> 6216, 91242 --> 14670, 1752 --> 120, 20880 --> 1622, 20803 --> 1619, 22260 --> 1912, 18699 --> 1501, 9112 --> 1197, 24589 --> 2755, 462 --> 13, 390 --> 11, 704 --> 24, 315 --> 10 )
[LOG] Average clause size reduction: 72.6086 --> 9.29598 (75.9073 --> 13.2768, 74.9047 --> 7.89835, 73.94 --> 11.8882, 70.08 --> 4.8, 71.7526 --> 5.57388, 70.7585 --> 5.5068, 69.7806 --> 5.99373, 68.7463 --> 5.51838, 67.4963 --> 8.86667, 66.8179 --> 7.48641, 57.75 --> 1.625, 55.7143 --> 1.57143, 58.6667 --> 2, 52.5 --> 1.66667 )
[LOG] Overall execution time: 156.24 sec CPU time.
[LOG] Overall execution time: 160 sec real time.
Synthesis time: 160.78 sec (Real time) / 159.40 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 2.89 sec (Real time) / 2.88 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1187.45 sec (Real time) / 1186.86 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 471 29 47 1 395
Raw AIGER output size: aag 20301 15 47 1 20225
=====================  amba7c5y.aag =====================
[LOG] Relation determinization time: 267.01 sec CPU time.
[LOG] Relation determinization time: 273 sec real time.
[LOG] Final circuit size: 23314 new AND gates.
[LOG] Size before ABC: 48563 AND gates.
[LOG] Size after ABC: 23314 AND gates.
[LOG] Time for optimizing with ABC: 6 seconds.
[LOG] Total time for all control signals: 266.22/266 sec (11.84/12 sec, 21.53/21 sec, 37.73/38 sec, 6.39/6 sec, 18.75/19 sec, 17.02/17 sec, 15.17/15 sec, 15.43/16 sec, 16.13/16 sec, 25.67/25 sec, 80.15/81 sec, 0.17/0 sec, 0.07/0 sec, 0.08/0 sec, 0.09/0 sec )
[LOG] Nr of iterations: 5306 (803, 730, 1268, 30, 326, 345, 347, 308, 354, 363, 401, 9, 7, 8, 7 )
[LOG] Total clause computation time: 36.43/34 sec (1.58/1.58 sec, 3.63/3.63 sec, 4.28/4.28 sec, 0.61/0.61 sec, 1.51/1.51 sec, 1.84/1.84 sec, 1.51/1.51 sec, 1.46/1.46 sec, 1.72/1.72 sec, 3.06/3.06 sec, 15.1/15.1 sec, 0.06/0.06 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.02/0.02 sec )
[LOG] Total clause minimization time: 229.65/232 sec (10.24/10.24 sec, 17.89/17.89 sec, 33.42/33.42 sec, 5.77/5.77 sec, 17.22/17.22 sec, 15.17/15.17 sec, 13.66/13.66 sec, 13.97/13.97 sec, 14.4/14.4 sec, 22.59/22.59 sec, 65.04/65.04 sec, 0.11/0.11 sec, 0.05/0.05 sec, 0.05/0.05 sec, 0.07/0.07 sec )
[LOG] Total clause size reduction: 423432 --> 48563 (67368 --> 10531, 60507 --> 5498, 103894 --> 15423, 2349 --> 147, 26000 --> 1813, 27176 --> 1932, 26988 --> 1910, 23639 --> 1755, 26828 --> 1913, 27150 --> 3952, 29600 --> 3624, 584 --> 26, 432 --> 11, 497 --> 13, 420 --> 15 )
[LOG] Average clause size reduction: 79.8025 --> 9.15247 (83.8954 --> 13.1146, 82.8863 --> 7.53151, 81.9353 --> 12.1632, 78.3 --> 4.9, 79.7546 --> 5.56135, 78.771 --> 5.6, 77.7752 --> 5.50432, 76.75 --> 5.69805, 75.7853 --> 5.40395, 74.7934 --> 10.8871, 73.8155 --> 9.03741, 64.8889 --> 2.88889, 61.7143 --> 1.57143, 62.125 --> 1.625, 60 --> 2.14286 )
[LOG] Overall execution time: 267.01 sec CPU time.
[LOG] Overall execution time: 273 sec real time.
Synthesis time: 272.77 sec (Real time) / 271.04 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 3.21 sec (Real time) / 3.18 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2282.64 sec (Real time) / 2281.61 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 533 32 52 1 449
Raw AIGER output size: aag 23847 17 52 1 23763
=====================  amba8c7y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.09 sec (Real time) / 9977.33 sec (User CPU time)
Timeout: 1
=====================  amba9c5y.aag =====================
[LOG] Relation determinization time: 896.21 sec CPU time.
[LOG] Relation determinization time: 912 sec real time.
[LOG] Final circuit size: 38451 new AND gates.
[LOG] Size before ABC: 84168 AND gates.
[LOG] Size after ABC: 38451 AND gates.
[LOG] Time for optimizing with ABC: 15 seconds.
[LOG] Total time for all control signals: 894.57/894 sec (27.61/27 sec, 46.64/47 sec, 95.77/96 sec, 15.32/15 sec, 54.4/54 sec, 43.81/44 sec, 44.84/45 sec, 42.47/42 sec, 44.9/45 sec, 43.36/44 sec, 44.28/44 sec, 62.56/63 sec, 283.39/283 sec, 0.31/0 sec, 9.6/10 sec, 30.38/30 sec, 4.86/5 sec, 0.07/0 sec )
[LOG] Nr of iterations: 8552 (1274, 888, 2106, 36, 348, 354, 397, 369, 401, 410, 400, 337, 1169, 15, 15, 18, 11, 4 )
[LOG] Total clause computation time: 111.58/113 sec (3.32/3.32 sec, 8.21/8.21 sec, 10.32/10.32 sec, 6.41/6.41 sec, 2.65/2.65 sec, 2.82/2.82 sec, 2.86/2.86 sec, 2.59/2.59 sec, 3.27/3.27 sec, 3.12/3.12 sec, 3.72/3.72 sec, 7.11/7.11 sec, 42.88/42.88 sec, 0.11/0.11 sec, 9.3/9.3 sec, 1.5/1.5 sec, 1.37/1.37 sec, 0.02/0.02 sec )
[LOG] Total clause minimization time: 782.76/781 sec (24.25/24.25 sec, 38.42/38.42 sec, 85.36/85.36 sec, 8.9/8.9 sec, 51.75/51.75 sec, 40.99/40.99 sec, 41.98/41.98 sec, 39.88/39.88 sec, 41.6/41.6 sec, 40.23/40.23 sec, 40.56/40.56 sec, 55.45/55.45 sec, 240.47/240.47 sec, 0.2/0.2 sec, 0.3/0.3 sec, 28.88/28.88 sec, 3.49/3.49 sec, 0.05/0.05 sec )
[LOG] Total clause size reduction: 810666 --> 84168 (127300 --> 19027, 87813 --> 7414, 206290 --> 28477, 3395 --> 178, 33312 --> 1995, 33535 --> 1965, 37224 --> 2342, 34224 --> 2112, 36800 --> 2192, 37219 --> 2326, 35910 --> 2066, 29904 --> 3618, 102784 --> 10296, 1218 --> 32, 1204 --> 39, 1445 --> 65, 840 --> 19, 249 --> 5 )
[LOG] Average clause size reduction: 94.7926 --> 9.84191 (99.9215 --> 14.9349, 98.8885 --> 8.3491, 97.9535 --> 13.5218, 94.3056 --> 4.94444, 95.7241 --> 5.73276, 94.7316 --> 5.55085, 93.7632 --> 5.89924, 92.748 --> 5.72358, 91.7706 --> 5.46633, 90.778 --> 5.67317, 89.775 --> 5.165, 88.7359 --> 10.7359, 87.9247 --> 8.80753, 81.2 --> 2.13333, 80.2667 --> 2.6, 80.2778 --> 3.61111, 76.3636 --> 1.72727, 62.25 --> 1.25 )
[LOG] Overall execution time: 896.21 sec CPU time.
[LOG] Overall execution time: 912 sec real time.
Synthesis time: 911.50 sec (Real time) / 906.82 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 4.84 sec (Real time) / 4.80 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 6281.63 sec (Real time) / 6280.14 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 683 39 61 1 583
Raw AIGER output size: aag 39134 21 61 1 39034
=====================  amba10c5y.aag =====================
[LOG] Relation determinization time: 1071.84 sec CPU time.
[LOG] Relation determinization time: 1091 sec real time.
[LOG] Final circuit size: 43919 new AND gates.
[LOG] Size before ABC: 97162 AND gates.
[LOG] Size after ABC: 43919 AND gates.
[LOG] Time for optimizing with ABC: 19 seconds.
[LOG] Total time for all control signals: 1069.73/1070 sec (26.09/26 sec, 39.48/40 sec, 129.52/129 sec, 31.33/32 sec, 69.44/69 sec, 74.32/74 sec, 47.43/48 sec, 36.83/37 sec, 35.88/36 sec, 38.18/38 sec, 27.43/27 sec, 38.16/38 sec, 114.7/115 sec, 318.74/319 sec, 0.33/0 sec, 8.79/9 sec, 17.35/17 sec, 15.47/16 sec, 0.26/0 sec )
[LOG] Nr of iterations: 8498 (926, 585, 2759, 45, 238, 294, 289, 272, 266, 304, 247, 301, 556, 1360, 12, 12, 16, 10, 6 )
[LOG] Total clause computation time: 134.62/161 sec (3.86/3.86 sec, 9.07/9.07 sec, 15.36/15.36 sec, 4.09/4.09 sec, 4.2/4.2 sec, 4.27/4.27 sec, 3.58/3.58 sec, 2.78/2.78 sec, 2.8/2.8 sec, 3.14/3.14 sec, 2/2 sec, 3.49/3.49 sec, 13.64/13.64 sec, 46.01/46.01 sec, 0.15/0.15 sec, 8.5/8.5 sec, 4.42/4.42 sec, 3.19/3.19 sec, 0.07/0.07 sec )
[LOG] Total clause minimization time: 934.89/909 sec (22.21/22.21 sec, 30.39/30.39 sec, 114.08/114.08 sec, 27.24/27.24 sec, 65.24/65.24 sec, 70.05/70.05 sec, 43.85/43.85 sec, 34.04/34.04 sec, 33.08/33.08 sec, 35.03/35.03 sec, 25.43/25.43 sec, 34.65/34.65 sec, 101.04/101.04 sec, 272.69/272.69 sec, 0.18/0.18 sec, 0.29/0.29 sec, 12.93/12.93 sec, 12.28/12.28 sec, 0.19/0.19 sec )
[LOG] Total clause size reduction: 859247 --> 97162 (98975 --> 13518, 61904 --> 3842, 289590 --> 40631, 4576 --> 222, 24411 --> 1238, 29886 --> 1555, 29088 --> 1567, 27100 --> 1401, 26235 --> 1398, 29694 --> 1646, 23862 --> 1317, 28800 --> 1692, 52725 --> 5851, 127746 --> 21183, 1023 --> 21, 1012 --> 25, 1365 --> 29, 810 --> 17, 445 --> 9 )
[LOG] Average clause size reduction: 101.112 --> 11.4335 (106.884 --> 14.5983, 105.819 --> 6.56752, 104.962 --> 14.7267, 101.689 --> 4.93333, 102.567 --> 5.20168, 101.653 --> 5.28912, 100.651 --> 5.42215, 99.6324 --> 5.15074, 98.6278 --> 5.25564, 97.6776 --> 5.41447, 96.6073 --> 5.33198, 95.6811 --> 5.62126, 94.8291 --> 10.5234, 93.9309 --> 15.5757, 85.25 --> 1.75, 84.3333 --> 2.08333, 85.3125 --> 1.8125, 81 --> 1.7, 74.1667 --> 1.5 )
[LOG] Overall execution time: 1071.84 sec CPU time.
[LOG] Overall execution time: 1091 sec real time.
Synthesis time: 1090.58 sec (Real time) / 1085.61 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 5.36 sec (Real time) / 5.30 sec (User CPU time)
BLIMC-Model-checking: 1
Command terminated by signal 9
IC3 Model-checking time: 10000.06 sec (Real time) / 9998.14 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 737 42 65 1 630
Raw AIGER output size: aag 44656 23 65 1 44549
=====================  amba2b9y.aag =====================
[LOG] Relation determinization time: 2.19 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 1918 new AND gates.
[LOG] Size before ABC: 3532 AND gates.
[LOG] Size after ABC: 1916 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2.14/2 sec (0/0 sec, 0.04/0 sec, 0.08/0 sec, 0/0 sec, 0.13/0 sec, 0.01/0 sec, 1.3/1 sec, 0.58/1 sec )
[LOG] Nr of iterations: 523 (6, 10, 6, 5, 21, 11, 364, 100 )
[LOG] Total clause computation time: 0.41/0 sec (0/0 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0/0 sec, 0.08/0.08 sec, 0/0 sec, 0.19/0.19 sec, 0.11/0.11 sec )
[LOG] Total clause minimization time: 1.73/2 sec (0/0 sec, 0.03/0.03 sec, 0.06/0.06 sec, 0/0 sec, 0.05/0.05 sec, 0.01/0.01 sec, 1.11/1.11 sec, 0.47/0.47 sec )
[LOG] Total clause size reduction: 20658 --> 3532 (230 --> 9, 405 --> 49, 220 --> 12, 172 --> 8, 840 --> 67, 410 --> 33, 14520 --> 2797, 3861 --> 557 )
[LOG] Average clause size reduction: 39.499 --> 6.75335 (38.3333 --> 1.5, 40.5 --> 4.9, 36.6667 --> 2, 34.4 --> 1.6, 40 --> 3.19048, 37.2727 --> 3, 39.8901 --> 7.68407, 38.61 --> 5.57 )
[LOG] Overall execution time: 2.19 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 2.61 sec (Real time) / 2.49 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.90 sec (Real time) / 0.90 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 7.76 sec (Real time) / 7.73 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 235 15 31 1 189
Raw AIGER output size: aag 2151 7 31 1 2107
=====================  amba3b5y.aag =====================
[LOG] Relation determinization time: 11.03 sec CPU time.
[LOG] Relation determinization time: 12 sec real time.
[LOG] Final circuit size: 5078 new AND gates.
[LOG] Size before ABC: 9774 AND gates.
[LOG] Size after ABC: 5078 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 10.92/11 sec (0.01/0 sec, 0.11/0 sec, 0/0 sec, 0.96/1 sec, 0.01/0 sec, 0.84/1 sec, 1.77/2 sec, 1.88/2 sec, 4.54/4 sec, 0.8/1 sec )
[LOG] Nr of iterations: 1380 (5, 15, 7, 271, 6, 176, 257, 231, 351, 61 )
[LOG] Total clause computation time: 1.58/2 sec (0/0 sec, 0.03/0.03 sec, 0/0 sec, 0.18/0.18 sec, 0/0 sec, 0.09/0.09 sec, 0.3/0.3 sec, 0.23/0.23 sec, 0.55/0.55 sec, 0.2/0.2 sec )
[LOG] Total clause minimization time: 9.34/9 sec (0.01/0.01 sec, 0.08/0.08 sec, 0/0 sec, 0.78/0.78 sec, 0.01/0.01 sec, 0.75/0.75 sec, 1.47/1.47 sec, 1.65/1.65 sec, 3.99/3.99 sec, 0.6/0.6 sec )
[LOG] Total clause size reduction: 67133 --> 9774 (220 --> 7, 756 --> 70, 318 --> 11, 14040 --> 2495, 255 --> 9, 8750 --> 979, 12544 --> 2098, 11040 --> 1263, 16450 --> 2437, 2760 --> 405 )
[LOG] Average clause size reduction: 48.6471 --> 7.08261 (44 --> 1.4, 50.4 --> 4.66667, 45.4286 --> 1.57143, 51.8081 --> 9.20664, 42.5 --> 1.5, 49.7159 --> 5.5625, 48.8093 --> 8.16342, 47.7922 --> 5.46753, 46.8661 --> 6.94302, 45.2459 --> 6.63934 )
[LOG] Overall execution time: 11.03 sec CPU time.
[LOG] Overall execution time: 12 sec real time.
Synthesis time: 11.98 sec (Real time) / 11.75 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.49 sec (Real time) / 1.48 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 59.89 sec (Real time) / 59.83 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 286 19 36 1 231
Raw AIGER output size: aag 5364 9 36 1 5309
=====================  amba4b9y.aag =====================
[LOG] Relation determinization time: 1658.72 sec CPU time.
[LOG] Relation determinization time: 1674 sec real time.
[LOG] Final circuit size: 58318 new AND gates.
[LOG] Size before ABC: 128638 AND gates.
[LOG] Size after ABC: 58317 AND gates.
[LOG] Time for optimizing with ABC: 16 seconds.
[LOG] Total time for all control signals: 1657.96/1658 sec (0.01/0 sec, 0.58/1 sec, 0.02/0 sec, 2.39/2 sec, 0.01/0 sec, 2.3/3 sec, 0.05/0 sec, 35.27/35 sec, 186.89/187 sec, 988.55/988 sec, 441.89/442 sec )
[LOG] Nr of iterations: 12985 (6, 13, 8, 17, 5, 48, 19, 2719, 3601, 5668, 881 )
[LOG] Total clause computation time: 246.08/233 sec (0.01/0.01 sec, 0.54/0.54 sec, 0/0 sec, 0.25/0.25 sec, 0.01/0.01 sec, 0.36/0.36 sec, 0/0 sec, 4.86/4.86 sec, 15.77/15.77 sec, 105.54/105.54 sec, 118.74/118.74 sec )
[LOG] Total clause minimization time: 1411.46/1425 sec (0/0 sec, 0.04/0.04 sec, 0.02/0.02 sec, 2.14/2.14 sec, 0/0 sec, 1.94/1.94 sec, 0.05/0.05 sec, 30.36/30.36 sec, 171.03/171.03 sec, 882.76/882.76 sec, 323.12/323.12 sec )
[LOG] Total clause size reduction: 722274 --> 128638 (320 --> 9, 756 --> 56, 434 --> 21, 976 --> 75, 240 --> 7, 2773 --> 220, 1044 --> 86, 154926 --> 25892, 201600 --> 32370, 311685 --> 61229, 47520 --> 8673 )
[LOG] Average clause size reduction: 55.6237 --> 9.90666 (53.3333 --> 1.5, 58.1538 --> 4.30769, 54.25 --> 2.625, 57.4118 --> 4.41176, 48 --> 1.4, 57.7708 --> 4.58333, 54.9474 --> 4.52632, 56.979 --> 9.52262, 55.9844 --> 8.98917, 54.9903 --> 10.8026, 53.9387 --> 9.84449 )
[LOG] Overall execution time: 1658.72 sec CPU time.
[LOG] Overall execution time: 1674 sec real time.
Synthesis time: 1674.40 sec (Real time) / 1667.51 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 7.41 sec (Real time) / 7.33 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 6712.97 sec (Real time) / 6711.25 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 350 22 42 1 286
Raw AIGER output size: aag 58667 11 42 1 58604
=====================  amba5b5y.aag =====================
[LOG] Relation determinization time: 1363.42 sec CPU time.
[LOG] Relation determinization time: 1401 sec real time.
[LOG] Final circuit size: 61227 new AND gates.
[LOG] Size before ABC: 140951 AND gates.
[LOG] Size after ABC: 61227 AND gates.
[LOG] Time for optimizing with ABC: 37 seconds.
[LOG] Total time for all control signals: 1362.91/1363 sec (40.35/41 sec, 73.34/73 sec, 401.79/402 sec, 35.97/36 sec, 118.35/118 sec, 139.64/140 sec, 256.02/256 sec, 87.78/87 sec, 161.86/162 sec, 0.28/0 sec, 16.55/17 sec, 30.8/31 sec, 0.18/0 sec )
[LOG] Nr of iterations: 10642 (4031, 666, 3931, 33, 389, 462, 579, 257, 245, 9, 12, 24, 4 )
[LOG] Total clause computation time: 167.04/158 sec (2.76/2.76 sec, 7.86/7.86 sec, 54.07/54.07 sec, 2.5/2.5 sec, 7.54/7.54 sec, 8.39/8.39 sec, 10.74/10.74 sec, 11.94/11.94 sec, 42.4/42.4 sec, 0.11/0.11 sec, 16.14/16.14 sec, 2.57/2.57 sec, 0.02/0.02 sec )
[LOG] Total clause minimization time: 1195.49/1204 sec (37.43/37.43 sec, 65.47/65.47 sec, 347.54/347.54 sec, 33.47/33.47 sec, 110.79/110.79 sec, 131.25/131.25 sec, 245.28/245.28 sec, 75.84/75.84 sec, 119.45/119.45 sec, 0.17/0.17 sec, 0.41/0.41 sec, 28.23/28.23 sec, 0.16/0.16 sec )
[LOG] Total clause size reduction: 755756 --> 140951 (294190 --> 66430, 47880 --> 4863, 279030 --> 56759, 2240 --> 183, 26772 --> 2350, 31348 --> 2783, 38726 --> 3313, 16896 --> 2210, 15860 --> 1937, 512 --> 15, 693 --> 38, 1426 --> 65, 183 --> 5 )
[LOG] Average clause size reduction: 71.0164 --> 13.2448 (72.9819 --> 16.4798, 71.8919 --> 7.3018, 70.9819 --> 14.4388, 67.8788 --> 5.54545, 68.8226 --> 6.04113, 67.8528 --> 6.02381, 66.8843 --> 5.72193, 65.7432 --> 8.59922, 64.7347 --> 7.90612, 56.8889 --> 1.66667, 57.75 --> 3.16667, 59.4167 --> 2.70833, 45.75 --> 1.25 )
[LOG] Overall execution time: 1363.42 sec CPU time.
[LOG] Overall execution time: 1401 sec real time.
Synthesis time: 1400.72 sec (Real time) / 1394.61 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 6.61 sec (Real time) / 6.55 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 6687.60 sec (Real time) / 6686.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 417 26 47 1 344
Raw AIGER output size: aag 61644 13 47 1 61571
=====================  amba6b5y.aag =====================
[LOG] Relation determinization time: 7744.62 sec CPU time.
[LOG] Relation determinization time: 7769 sec real time.
[LOG] Final circuit size: 185501 new AND gates.
[LOG] Size before ABC: 447981 AND gates.
[LOG] Size after ABC: 185501 AND gates.
[LOG] Time for optimizing with ABC: 24 seconds.
[LOG] Total time for all control signals: 7743.66/7743 sec (132.77/132 sec, 525/525 sec, 3595.01/3595 sec, 102.83/103 sec, 442.67/443 sec, 497.88/498 sec, 562.41/562 sec, 1111.71/1112 sec, 228.38/228 sec, 485.16/485 sec, 0.82/1 sec, 0.44/0 sec, 58.24/59 sec, 0.34/0 sec )
[LOG] Nr of iterations: 27757 (11536, 989, 12623, 23, 498, 486, 447, 720, 177, 227, 9, 8, 9, 5 )
[LOG] Total clause computation time: 873.46/901 sec (9.17/9.17 sec, 46.56/46.56 sec, 378.31/378.31 sec, 99.98/99.98 sec, 28.74/28.74 sec, 24.65/24.65 sec, 20.87/20.87 sec, 37.87/37.87 sec, 36.12/36.12 sec, 155.28/155.28 sec, 0.26/0.26 sec, 0.16/0.16 sec, 35.39/35.39 sec, 0.1/0.1 sec )
[LOG] Total clause minimization time: 6868.98/6841 sec (123.13/123.13 sec, 478.42/478.42 sec, 3216.05/3216.05 sec, 2.85/2.85 sec, 413.91/413.91 sec, 473.22/473.22 sec, 541.54/541.54 sec, 1073.81/1073.81 sec, 192.25/192.25 sec, 329.87/329.87 sec, 0.56/0.56 sec, 0.28/0.28 sec, 22.85/22.85 sec, 0.24/0.24 sec )
[LOG] Total clause size reduction: 2205016 --> 447981 (934335 --> 206320, 79040 --> 8083, 997138 --> 217054, 1716 --> 113, 38269 --> 2950, 36860 --> 2858, 33450 --> 2574, 53206 --> 4368, 12848 --> 1689, 16272 --> 1913, 568 --> 21, 490 --> 13, 552 --> 18, 272 --> 7 )
[LOG] Average clause size reduction: 79.44 --> 16.1394 (80.993 --> 17.8849, 79.9191 --> 8.1729, 78.9937 --> 17.1951, 74.6087 --> 4.91304, 76.8454 --> 5.92369, 75.8436 --> 5.88066, 74.8322 --> 5.75839, 73.8972 --> 6.06667, 72.5876 --> 9.54237, 71.6828 --> 8.42731, 63.1111 --> 2.33333, 61.25 --> 1.625, 61.3333 --> 2, 54.4 --> 1.4 )
[LOG] Overall execution time: 7744.62 sec CPU time.
[LOG] Overall execution time: 7769 sec real time.
Synthesis time: 7768.49 sec (Real time) / 7753.76 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 22.00 sec (Real time) / 21.81 sec (User CPU time)
BLIMC-Model-checking: 1
Command terminated by signal 9
IC3 Model-checking time: 10000.05 sec (Real time) / 9999.32 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 472 29 52 1 391
Raw AIGER output size: aag 185973 15 52 1 185892
=====================  amba7b5y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.16 sec (Real time) / 9994.52 sec (User CPU time)
Timeout: 1
=====================  amba8b6y.aag =====================
Command terminated by signal 6
Synthesis time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  amba9b5y.aag =====================
Command terminated by signal 6
Synthesis time: 5916.53 sec (Real time) / 5912.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  amba10b5y.aag =====================
Command terminated by signal 6
Synthesis time: 9133.33 sec (Real time) / 9128.27 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  amba2f9y.aag =====================
[LOG] Relation determinization time: 1.96 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 2011 new AND gates.
[LOG] Size before ABC: 3817 AND gates.
[LOG] Size after ABC: 2010 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.92/2 sec (0/0 sec, 0.04/0 sec, 0.06/0 sec, 0/0 sec, 0.08/0 sec, 0.01/0 sec, 1.23/1 sec, 0.5/1 sec )
[LOG] Nr of iterations: 587 (6, 8, 11, 7, 21, 13, 420, 101 )
[LOG] Total clause computation time: 0.33/1 sec (0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.05/0.05 sec, 0/0 sec, 0.18/0.18 sec, 0.09/0.09 sec )
[LOG] Total clause minimization time: 1.58/1 sec (0/0 sec, 0.04/0.04 sec, 0.05/0.05 sec, 0/0 sec, 0.03/0.03 sec, 0.01/0.01 sec, 1.04/1.04 sec, 0.41/0.41 sec )
[LOG] Total clause size reduction: 23235 --> 3817 (230 --> 11, 315 --> 36, 440 --> 33, 258 --> 14, 840 --> 70, 492 --> 39, 16760 --> 3026, 3900 --> 588 )
[LOG] Average clause size reduction: 39.5826 --> 6.50256 (38.3333 --> 1.83333, 39.375 --> 4.5, 40 --> 3, 36.8571 --> 2, 40 --> 3.33333, 37.8462 --> 3, 39.9048 --> 7.20476, 38.6139 --> 5.82178 )
[LOG] Overall execution time: 1.96 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 2.41 sec (Real time) / 2.28 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.73 sec (Real time) / 0.73 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 7.96 sec (Real time) / 7.94 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 227 15 31 1 181
Raw AIGER output size: aag 2237 7 31 1 2192
=====================  amba3f9y.aag =====================
[LOG] Relation determinization time: 60.08 sec CPU time.
[LOG] Relation determinization time: 62 sec real time.
[LOG] Final circuit size: 12022 new AND gates.
[LOG] Size before ABC: 24185 AND gates.
[LOG] Size after ABC: 12021 AND gates.
[LOG] Time for optimizing with ABC: 2 seconds.
[LOG] Total time for all control signals: 59.83/60 sec (0.02/0 sec, 0.59/1 sec, 0.01/0 sec, 1.73/2 sec, 0.01/0 sec, 4.27/4 sec, 2.9/3 sec, 9.22/9 sec, 33.89/34 sec, 7.19/7 sec )
[LOG] Nr of iterations: 3104 (6, 12, 6, 148, 5, 483, 192, 595, 1426, 231 )
[LOG] Total clause computation time: 8.41/7 sec (0.01/0.01 sec, 0.18/0.18 sec, 0/0 sec, 0.28/0.28 sec, 0.01/0.01 sec, 0.63/0.63 sec, 0.62/0.62 sec, 0.99/0.99 sec, 4.19/4.19 sec, 1.5/1.5 sec )
[LOG] Total clause minimization time: 51.36/52 sec (0.01/0.01 sec, 0.41/0.41 sec, 0.01/0.01 sec, 1.45/1.45 sec, 0/0 sec, 3.63/3.63 sec, 2.28/2.28 sec, 8.22/8.22 sec, 29.66/29.66 sec, 5.69/5.69 sec )
[LOG] Total clause size reduction: 151602 --> 24185 (280 --> 15, 605 --> 51, 270 --> 11, 7791 --> 1065, 208 --> 7, 24582 --> 3642, 9550 --> 1688, 29106 --> 4261, 68400 --> 11650, 10810 --> 1795 )
[LOG] Average clause size reduction: 48.8409 --> 7.79156 (46.6667 --> 2.5, 50.4167 --> 4.25, 45 --> 1.83333, 52.6419 --> 7.19595, 41.6 --> 1.4, 50.8944 --> 7.54037, 49.7396 --> 8.79167, 48.9176 --> 7.16134, 47.9663 --> 8.16971, 46.7965 --> 7.77056 )
[LOG] Overall execution time: 60.08 sec CPU time.
[LOG] Overall execution time: 62 sec real time.
Synthesis time: 61.94 sec (Real time) / 61.51 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 2.52 sec (Real time) / 2.51 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 490.35 sec (Real time) / 490.13 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 285 19 37 1 229
Raw AIGER output size: aag 12306 9 37 1 12251
=====================  amba4f25y.aag =====================
[LOG] Relation determinization time: 6995.49 sec CPU time.
[LOG] Relation determinization time: 7010 sec real time.
[LOG] Final circuit size: 135279 new AND gates.
[LOG] Size before ABC: 298684 AND gates.
[LOG] Size after ABC: 135278 AND gates.
[LOG] Time for optimizing with ABC: 15 seconds.
[LOG] Total time for all control signals: 6994.22/6994 sec (0.02/0 sec, 4.77/5 sec, 0.03/0 sec, 6.11/6 sec, 0.02/0 sec, 11.88/12 sec, 0.1/0 sec, 105.26/105 sec, 602.08/602 sec, 4289.23/4289 sec, 1974.72/1975 sec )
[LOG] Nr of iterations: 28192 (5, 12, 6, 18, 7, 422, 19, 4117, 6041, 15754, 1791 )
[LOG] Total clause computation time: 965.89/981 sec (0/0 sec, 3/3 sec, 0.02/0.02 sec, 1.24/1.24 sec, 0/0 sec, 1.04/1.04 sec, 0.05/0.05 sec, 13.09/13.09 sec, 50.26/50.26 sec, 456.81/456.81 sec, 440.38/440.38 sec )
[LOG] Total clause minimization time: 6027.47/6013 sec (0.02/0.02 sec, 1.77/1.77 sec, 0.01/0.01 sec, 4.87/4.87 sec, 0.02/0.02 sec, 10.83/10.83 sec, 0.05/0.05 sec, 92.08/92.08 sec, 551.65/551.65 sec, 3831.89/3831.89 sec, 1534.28/1534.28 sec )
[LOG] Total clause size reduction: 1592647 --> 298684 (260 --> 7, 704 --> 49, 315 --> 11, 1054 --> 72, 366 --> 14, 25260 --> 3649, 1062 --> 83, 238728 --> 39928, 344280 --> 57811, 882168 --> 179126, 98450 --> 17934 )
[LOG] Average clause size reduction: 56.4929 --> 10.5946 (52 --> 1.4, 58.6667 --> 4.08333, 52.5 --> 1.83333, 58.5556 --> 4, 52.2857 --> 2, 59.8578 --> 8.64692, 55.8947 --> 4.36842, 57.9859 --> 9.69832, 56.9906 --> 9.56977, 55.9964 --> 11.3702, 54.9693 --> 10.0134 )
[LOG] Overall execution time: 6995.5 sec CPU time.
[LOG] Overall execution time: 7010 sec real time.
Synthesis time: 7009.97 sec (Real time) / 6995.35 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 15.86 sec (Real time) / 15.75 sec (User CPU time)
BLIMC-Model-checking: 1
Command terminated by signal 9
IC3 Model-checking time: 10000.05 sec (Real time) / 9999.40 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 347 22 43 1 282
Raw AIGER output size: aag 135625 11 43 1 135561
=====================  amba5f17y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.07 sec (Real time) / 9988.57 sec (User CPU time)
Timeout: 1
=====================  amba6f21y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.07 sec (Real time) / 9987.90 sec (User CPU time)
Timeout: 1
=====================  amba7f25y.aag =====================
=====================  amba8f57y.aag =====================
=====================  amba9f33y.aag =====================
=====================  amba10f37y.aag =====================
