





<!DOCTYPE html>
<html>

  <head>
    <meta name="viewport" content="width=device-width, initial-scale=1">
    <meta charset="utf-8">
    <meta name="generator" content="ng2web v1.1.0 (ngdb v1.1.0)">
    <link rel="stylesheet" type="text/css" href="x86-style.css">
    <title>iAPx86 » CPU » Registers</title>
    <meta name="description" content="iAPx86">
    <link rel="prev" href="x86-185108.html">
    <link rel="next" href="x86-187047.html">
    
  </head>

  <body>

    <header>
      <nav class="box">
        <ul>
          

<li><a href="x86-about.html">About</a></li>


          

<li><a href="x86-185108.html">Previous</a></li>


          

<li><a href="x86-175915.html">Up</a></li>


          

<li><a href="x86-187047.html">Next</a></li>


        </ul>
      </nav>
    </header>

    <section>

      <nav class="menu box">
        <ul>
            <li>CPU</li>
            <ul>
              <li><a href="index.html">Instruction set</a></li>
              <li><a href="x86-175915.html">Registers</a></li>
              <li><a href="x86-190707.html">Protection, privilege</a></li>
              <li><a href="x86-224627.html">Exceptions</a></li>
              <li><a href="x86-225699.html">Addressing modes</a></li>
              <li><a href="x86-229455.html">Opcodes</a></li>
              
            </ul>
            <li>FPU</li>
            <ul>
              <li><a href="x86-245307.html">Instruction set</a></li>
              <li><a href="x86-307843.html">Registers, data types</a></li>
              
            </ul>
            <li>MMX</li>
            <ul>
              <li><a href="x86-318646.html">Instruction set</a></li>
              
            </ul>
        </ul>
      </nav>

      <article class="box">
        
  
  
    <pre class="entry"><span class="line"></span><br /><span class="line"><span class="ngb">System address registers</span> (80286+)</span><br /><span class="line">(a.k.a. Segmented memory management registers)</span><br /><span class="line"></span><br /><span class="line">    Four registers locate the data structures that control segmented</span><br /><span class="line">    memory management. These registers are defined to reference the</span><br /><span class="line">    tables or segments supported by the 80286/80386/80486/Pentium</span><br /><span class="line">    <span class="ngb">protection</span> model.</span><br /><span class="line">    The addresses of these tables and segments are stored in special</span><br /><span class="line">    System Address and System Segment Registers.</span><br /><span class="line"></span><br /><span class="line">    <span class="ngb">GDTR - Global Descriptor Table Register</span></span><br /><span class="line">           Holds the 32-bit linear base address and the 16-bit limit</span><br /><span class="line">           of the Global Descriptor Table.</span><br /><span class="line"></span><br /><span class="line">    <span class="ngb">LDTR - Local Descriptor Table Register</span></span><br /><span class="line">           Holds the 16-bit selector for the Local Descriptor Table.</span><br /><span class="line">           Because the LDT is a task-specific segment, it is defined</span><br /><span class="line">           by selector values stored in the system segment registers.</span><br /><span class="line">           There is a programmer-invisible segment descriptor register</span><br /><span class="line">           associated with the LDT.</span><br /><span class="line"></span><br /><span class="line">    <span class="ngb">IDTR - Interrupt Descriptor Table Register</span></span><br /><span class="line">           This register points to a table of entry points for</span><br /><span class="line">           interrupt handlers (the IDT). The register holds the 32-bit</span><br /><span class="line">           linear base address and the 16-bit limit of the Interrupt</span><br /><span class="line">           Descriptor Table.</span><br /><span class="line"></span><br /><span class="line">    <span class="ngb">TR   - Task Register</span></span><br /><span class="line">           This register points to the information needed by the</span><br /><span class="line">           processor to define the current task. The register holds</span><br /><span class="line">           the 16-bit selector for the Task State Segment descriptor.</span><br /><span class="line">           Because the TSS segment is task-specific, it is defined by</span><br /><span class="line">           selector values stored in the system segment registers.</span><br /></pre>
  
  
  
    <nav class="seeAlso">
      <ul>
        <li>See Also:</li>
        
          <li><a href="x86-197219.html">Descriptors</a></li>
        
          <li><a href="x86-144694.html">SGDT</a></li>
        
          <li><a href="x86-152289.html">SLDT</a></li>
        
          <li><a href="x86-157873.html">STR</a></li>
        
      </ul>
    </nav>
  


      </article>

    </section>

  </body>

</html>

