# Generated by Yosys 0.62+39 (git sha1 131911291-dirty, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
autoidx 15
attribute \cells_not_processed 1
attribute \src "dut.sv:2.1-28.10"
attribute \dynports 1
module \function_case
  parameter \WIDTH 8
  attribute \src "dut.sv:5.30-5.31"
  wire width 8 input 1 \x
  attribute \src "dut.sv:6.24-6.27"
  wire width 2 input 2 \sel
  attribute \src "dut.sv:7.30-7.33"
  wire width 8 output 3 \out
  wire width 8 $func_case$func$dut.sv:26$0_result
  attribute \src "dut.sv:26.18-26.35"
  wire width 8 $0\func_case$func$dut.sv:26$2.x$4
  attribute \src "dut.sv:26.18-26.35"
  wire width 2 $0\func_case$func$dut.sv:26$2.sel$5
  attribute \src "dut.sv:26.18-26.35"
  wire width 8 $0\func_case$func$dut.sv:26$2.$result$6
  attribute \src "dut.sv:26.18-26.35"
  wire width 8 $1\func_case$func$dut.sv:26$2.$result$7
  attribute \src "dut.sv:26.18-26.35"
  wire width 8 $0\func_case$func$dut.sv:26$1.$result$8
  wire width 8 \func_case$func$dut.sv:26$1.$result
  wire width 8 $auto$expression.cpp:2177:import_operation$9
  wire width 8 $auto$expression.cpp:2177:import_operation$11
  wire width 8 $auto$expression.cpp:2177:import_operation$13
  attribute \nosync 1
  attribute \src "dut.sv:26.18-26.35"
  wire width 8 \func_case$func$dut.sv:26$2.$result
  cell $shl $shl$dut.sv:17$10
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 8
    connect \A $0\func_case$func$dut.sv:26$2.x$4
    connect \B 64'0000000000000000000000000000000000000000000000000000000000000001
    connect \Y $auto$expression.cpp:2177:import_operation$9
  end
  cell $shl $shl$dut.sv:18$12
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 8
    connect \A $0\func_case$func$dut.sv:26$2.x$4
    connect \B 64'0000000000000000000000000000000000000000000000000000000000000010
    connect \Y $auto$expression.cpp:2177:import_operation$11
  end
  cell $shl $shl$dut.sv:19$14
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 8
    connect \A $0\func_case$func$dut.sv:26$2.x$4
    connect \B 64'0000000000000000000000000000000000000000000000000000000000000011
    connect \Y $auto$expression.cpp:2177:import_operation$13
  end
  attribute \src "dut.sv:26.18-26.35"
  process $proc$dut.sv:26$3
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign $0\func_case$func$dut.sv:26$2.x$4 \x
    assign $0\func_case$func$dut.sv:26$2.sel$5 \sel
    assign $0\func_case$func$dut.sv:26$2.$result$6 $1\func_case$func$dut.sv:26$2.$result$7
    assign $0\func_case$func$dut.sv:26$1.$result$8 $1\func_case$func$dut.sv:26$2.$result$7
    attribute \src "dut.sv:15.13-21.20"
    switch $0\func_case$func$dut.sv:26$2.sel$5
    attribute \src "dut.sv:16.17-16.38"
      case 2'00
        assign { } { }
        assign $1\func_case$func$dut.sv:26$2.$result$7 $0\func_case$func$dut.sv:26$2.x$4
    attribute \src "dut.sv:17.17-17.43"
      case 2'01
        assign { } { }
        assign $1\func_case$func$dut.sv:26$2.$result$7 $auto$expression.cpp:2177:import_operation$9
    attribute \src "dut.sv:18.17-18.43"
      case 2'10
        assign { } { }
        assign $1\func_case$func$dut.sv:26$2.$result$7 $auto$expression.cpp:2177:import_operation$11
    attribute \src "dut.sv:19.17-19.43"
      case 2'11
        assign { } { }
        assign $1\func_case$func$dut.sv:26$2.$result$7 $auto$expression.cpp:2177:import_operation$13
    attribute \src "dut.sv:20.17-20.40"
      case 
        assign { } { }
        assign $1\func_case$func$dut.sv:26$2.$result$7 8'00000000
    end
    sync always
      update \func_case$func$dut.sv:26$1.$result $0\func_case$func$dut.sv:26$1.$result$8
      update \func_case$func$dut.sv:26$2.$result 8'x
  end
  connect $func_case$func$dut.sv:26$0_result \func_case$func$dut.sv:26$1.$result
  connect \out $func_case$func$dut.sv:26$0_result
end
