Fitter report for DE0_NANO
Sat Nov  2 00:49:29 2024
Quartus Prime Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Ignored Assignments
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Fitter Resource Usage Summary
 10. Input Pins
 11. Output Pins
 12. Bidir Pins
 13. Dual Purpose and Dedicated Pins
 14. I/O Bank Usage
 15. All Package Pins
 16. I/O Assignment Warnings
 17. Fitter Resource Utilization by Entity
 18. Delay Chain Summary
 19. Pad To Core Delay Chain Fanout
 20. Control Signals
 21. Global & Other Fast Signals
 22. I/O Rules Summary
 23. I/O Rules Details
 24. I/O Rules Matrix
 25. Fitter Device Options
 26. Operating Settings and Conditions
 27. Fitter Messages
 28. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------------+
; Fitter Summary                                                                      ;
+------------------------------------+------------------------------------------------+
; Fitter Status                      ; Failed - Sat Nov  2 00:49:29 2024              ;
; Quartus Prime Version              ; 23.1std.0 Build 991 11/28/2023 SC Lite Edition ;
; Revision Name                      ; DE0_NANO                                       ;
; Top-level Entity Name              ; DE0_NANO                                       ;
; Family                             ; Cyclone IV E                                   ;
; Device                             ; EP4CE22F17C6                                   ;
; Timing Models                      ; Final                                          ;
; Total logic elements               ; 151 / 22,320 ( < 1 % )                         ;
;     Total combinational functions  ; 135 / 22,320 ( < 1 % )                         ;
;     Dedicated logic registers      ; 84 / 22,320 ( < 1 % )                          ;
; Total registers                    ; 84                                             ;
; Total pins                         ; 83 / 154 ( 54 % )                              ;
; Total virtual pins                 ; 0                                              ;
; Total memory bits                  ; 0 / 608,256 ( 0 % )                            ;
; Embedded Multiplier 9-bit elements ; 0 / 132 ( 0 % )                                ;
; Total PLLs                         ; 0 / 4 ( 0 % )                                  ;
+------------------------------------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                             ; Setting                               ; Default Value                         ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                             ; EP4CE22F17C6                          ;                                       ;
; Minimum Core Junction Temperature                                  ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                  ; 85                                    ;                                       ;
; Fit Attempts to Skip                                               ; 0                                     ; 0.0                                   ;
; Device I/O Standard                                                ; 1.2 V                                 ;                                       ;
; Use smart compilation                                              ; Off                                   ; Off                                   ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                                    ; On                                    ;
; Enable compact report table                                        ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                    ; On                                    ; On                                    ;
; Router Timing Optimization Level                                   ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                  ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                        ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                           ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                               ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                                    ; On                                    ;
; Power Optimization During Fitting                                  ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                                   ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                     ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                       ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                      ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                        ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; Off                                   ; Off                                   ;
; PCI I/O                                                            ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                                   ; Off                                   ;
; Auto Packed Registers                                              ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                  ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input              ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                        ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                          ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                                   ; Off                                   ;
; Fitter Effort                                                      ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                    ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                  ; On                                    ; On                                    ;
; Auto Global Register Control Signals                               ; On                                    ; On                                    ;
; Reserve all unused pins                                            ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                        ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                ; On                                    ; On                                    ;
; Optimize Design for Metastability                                  ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                                   ; Off                                   ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 24          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-16        ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                           ;
+--------------+----------------+--------------+---------------+---------------+----------------+
; Name         ; Ignored Entity ; Ignored From ; Ignored To    ; Ignored Value ; Ignored Source ;
+--------------+----------------+--------------+---------------+---------------+----------------+
; Location     ;                ;              ; ADC_CS_N      ; PIN_A10       ; QSF Assignment ;
; Location     ;                ;              ; ADC_SADDR     ; PIN_B10       ; QSF Assignment ;
; Location     ;                ;              ; ADC_SCLK      ; PIN_B14       ; QSF Assignment ;
; Location     ;                ;              ; ADC_SDAT      ; PIN_A9        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_ADDR[0]  ; PIN_P2        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_ADDR[10] ; PIN_N2        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_ADDR[11] ; PIN_N1        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_ADDR[12] ; PIN_L4        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_ADDR[1]  ; PIN_N5        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_ADDR[2]  ; PIN_N6        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_ADDR[3]  ; PIN_M8        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_ADDR[4]  ; PIN_P8        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_ADDR[5]  ; PIN_T7        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_ADDR[6]  ; PIN_N8        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_ADDR[7]  ; PIN_T6        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_ADDR[8]  ; PIN_R1        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_ADDR[9]  ; PIN_P1        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_BA[0]    ; PIN_M7        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_BA[1]    ; PIN_M6        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_CAS_N    ; PIN_L1        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_CKE      ; PIN_L7        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_CLK      ; PIN_R4        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_CS_N     ; PIN_P6        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQM[0]   ; PIN_R6        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQM[1]   ; PIN_T5        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQ[0]    ; PIN_G2        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQ[10]   ; PIN_T3        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQ[11]   ; PIN_R3        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQ[12]   ; PIN_R5        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQ[13]   ; PIN_P3        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQ[14]   ; PIN_N3        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQ[15]   ; PIN_K1        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQ[1]    ; PIN_G1        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQ[2]    ; PIN_L8        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQ[3]    ; PIN_K5        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQ[4]    ; PIN_K2        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQ[5]    ; PIN_J2        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQ[6]    ; PIN_J1        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQ[7]    ; PIN_R7        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQ[8]    ; PIN_T4        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQ[9]    ; PIN_T2        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_RAS_N    ; PIN_L2        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_WE_N     ; PIN_C2        ; QSF Assignment ;
; Location     ;                ;              ; EPCS_ASDO     ; PIN_C1        ; QSF Assignment ;
; Location     ;                ;              ; EPCS_DATA0    ; PIN_H2        ; QSF Assignment ;
; Location     ;                ;              ; EPCS_DCLK     ; PIN_H1        ; QSF Assignment ;
; Location     ;                ;              ; EPCS_NCSO     ; PIN_D2        ; QSF Assignment ;
; Location     ;                ;              ; GPIO-0[0]     ; PIN_D3        ; QSF Assignment ;
; Location     ;                ;              ; GPIO-0[10]    ; PIN_B6        ; QSF Assignment ;
; Location     ;                ;              ; GPIO-0[11]    ; PIN_A6        ; QSF Assignment ;
; Location     ;                ;              ; GPIO-0[12]    ; PIN_B7        ; QSF Assignment ;
; Location     ;                ;              ; GPIO-0[13]    ; PIN_D6        ; QSF Assignment ;
; Location     ;                ;              ; GPIO-0[14]    ; PIN_A7        ; QSF Assignment ;
; Location     ;                ;              ; GPIO-0[15]    ; PIN_C6        ; QSF Assignment ;
; Location     ;                ;              ; GPIO-0[16]    ; PIN_C8        ; QSF Assignment ;
; Location     ;                ;              ; GPIO-0[17]    ; PIN_E6        ; QSF Assignment ;
; Location     ;                ;              ; GPIO-0[18]    ; PIN_E7        ; QSF Assignment ;
; Location     ;                ;              ; GPIO-0[19]    ; PIN_D8        ; QSF Assignment ;
; Location     ;                ;              ; GPIO-0[1]     ; PIN_C3        ; QSF Assignment ;
; Location     ;                ;              ; GPIO-0[20]    ; PIN_E8        ; QSF Assignment ;
; Location     ;                ;              ; GPIO-0[21]    ; PIN_F8        ; QSF Assignment ;
; Location     ;                ;              ; GPIO-0[22]    ; PIN_F9        ; QSF Assignment ;
; Location     ;                ;              ; GPIO-0[23]    ; PIN_E9        ; QSF Assignment ;
; Location     ;                ;              ; GPIO-0[24]    ; PIN_C9        ; QSF Assignment ;
; Location     ;                ;              ; GPIO-0[25]    ; PIN_D9        ; QSF Assignment ;
; Location     ;                ;              ; GPIO-0[26]    ; PIN_E11       ; QSF Assignment ;
; Location     ;                ;              ; GPIO-0[27]    ; PIN_E10       ; QSF Assignment ;
; Location     ;                ;              ; GPIO-0[28]    ; PIN_C11       ; QSF Assignment ;
; Location     ;                ;              ; GPIO-0[29]    ; PIN_B11       ; QSF Assignment ;
; Location     ;                ;              ; GPIO-0[2]     ; PIN_A2        ; QSF Assignment ;
; Location     ;                ;              ; GPIO-0[30]    ; PIN_A12       ; QSF Assignment ;
; Location     ;                ;              ; GPIO-0[31]    ; PIN_D11       ; QSF Assignment ;
; Location     ;                ;              ; GPIO-0[32]    ; PIN_D12       ; QSF Assignment ;
; Location     ;                ;              ; GPIO-0[33]    ; PIN_B12       ; QSF Assignment ;
; Location     ;                ;              ; GPIO-0[3]     ; PIN_A3        ; QSF Assignment ;
; Location     ;                ;              ; GPIO-0[4]     ; PIN_B3        ; QSF Assignment ;
; Location     ;                ;              ; GPIO-0[5]     ; PIN_B4        ; QSF Assignment ;
; Location     ;                ;              ; GPIO-0[6]     ; PIN_A4        ; QSF Assignment ;
; Location     ;                ;              ; GPIO-0[7]     ; PIN_B5        ; QSF Assignment ;
; Location     ;                ;              ; GPIO-0[8]     ; PIN_A5        ; QSF Assignment ;
; Location     ;                ;              ; GPIO-0[9]     ; PIN_D5        ; QSF Assignment ;
; Location     ;                ;              ; GPIO-0_IN[0]  ; PIN_A8        ; QSF Assignment ;
; Location     ;                ;              ; GPIO-0_IN[1]  ; PIN_B8        ; QSF Assignment ;
; Location     ;                ;              ; GPIO-1[0]     ; PIN_F13       ; QSF Assignment ;
; Location     ;                ;              ; GPIO-1[10]    ; PIN_P11       ; QSF Assignment ;
; Location     ;                ;              ; GPIO-1[11]    ; PIN_R10       ; QSF Assignment ;
; Location     ;                ;              ; GPIO-1[12]    ; PIN_N12       ; QSF Assignment ;
; Location     ;                ;              ; GPIO-1[13]    ; PIN_P9        ; QSF Assignment ;
; Location     ;                ;              ; GPIO-1[14]    ; PIN_N9        ; QSF Assignment ;
; Location     ;                ;              ; GPIO-1[15]    ; PIN_N11       ; QSF Assignment ;
; Location     ;                ;              ; GPIO-1[16]    ; PIN_L16       ; QSF Assignment ;
; Location     ;                ;              ; GPIO-1[17]    ; PIN_K16       ; QSF Assignment ;
; Location     ;                ;              ; GPIO-1[18]    ; PIN_R16       ; QSF Assignment ;
; Location     ;                ;              ; GPIO-1[19]    ; PIN_L15       ; QSF Assignment ;
; Location     ;                ;              ; GPIO-1[1]     ; PIN_T15       ; QSF Assignment ;
; Location     ;                ;              ; GPIO-1[20]    ; PIN_P15       ; QSF Assignment ;
; Location     ;                ;              ; GPIO-1[21]    ; PIN_P16       ; QSF Assignment ;
; Location     ;                ;              ; GPIO-1[22]    ; PIN_R14       ; QSF Assignment ;
; Location     ;                ;              ; GPIO-1[23]    ; PIN_N16       ; QSF Assignment ;
; Location     ;                ;              ; GPIO-1[24]    ; PIN_N15       ; QSF Assignment ;
; Location     ;                ;              ; GPIO-1[25]    ; PIN_P14       ; QSF Assignment ;
; Location     ;                ;              ; GPIO-1[26]    ; PIN_L14       ; QSF Assignment ;
; Location     ;                ;              ; GPIO-1[27]    ; PIN_N14       ; QSF Assignment ;
; Location     ;                ;              ; GPIO-1[28]    ; PIN_M10       ; QSF Assignment ;
; Location     ;                ;              ; GPIO-1[29]    ; PIN_L13       ; QSF Assignment ;
; Location     ;                ;              ; GPIO-1[2]     ; PIN_T14       ; QSF Assignment ;
; Location     ;                ;              ; GPIO-1[30]    ; PIN_J16       ; QSF Assignment ;
; Location     ;                ;              ; GPIO-1[31]    ; PIN_K15       ; QSF Assignment ;
; Location     ;                ;              ; GPIO-1[32]    ; PIN_J13       ; QSF Assignment ;
; Location     ;                ;              ; GPIO-1[33]    ; PIN_J14       ; QSF Assignment ;
; Location     ;                ;              ; GPIO-1[3]     ; PIN_T13       ; QSF Assignment ;
; Location     ;                ;              ; GPIO-1[4]     ; PIN_R13       ; QSF Assignment ;
; Location     ;                ;              ; GPIO-1[5]     ; PIN_T12       ; QSF Assignment ;
; Location     ;                ;              ; GPIO-1[6]     ; PIN_R12       ; QSF Assignment ;
; Location     ;                ;              ; GPIO-1[7]     ; PIN_T11       ; QSF Assignment ;
; Location     ;                ;              ; GPIO-1[8]     ; PIN_T10       ; QSF Assignment ;
; Location     ;                ;              ; GPIO-1[9]     ; PIN_R11       ; QSF Assignment ;
; Location     ;                ;              ; GPIO-1_IN[0]  ; PIN_T9        ; QSF Assignment ;
; Location     ;                ;              ; GPIO-1_IN[1]  ; PIN_R9        ; QSF Assignment ;
; Location     ;                ;              ; GPIO_2[0]     ; PIN_A14       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_2[10]    ; PIN_F14       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_2[11]    ; PIN_G16       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_2[12]    ; PIN_G15       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_2[1]     ; PIN_B16       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_2[2]     ; PIN_C14       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_2[3]     ; PIN_C16       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_2[4]     ; PIN_C15       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_2[5]     ; PIN_D16       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_2[6]     ; PIN_D15       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_2[7]     ; PIN_D14       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_2[8]     ; PIN_F15       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_2[9]     ; PIN_F16       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_2_IN[0]  ; PIN_E15       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_2_IN[1]  ; PIN_E16       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_2_IN[2]  ; PIN_M16       ; QSF Assignment ;
; Location     ;                ;              ; G_SENSOR_CS_N ; PIN_G5        ; QSF Assignment ;
; Location     ;                ;              ; G_SENSOR_INT  ; PIN_M2        ; QSF Assignment ;
; Location     ;                ;              ; I2C_SCLK      ; PIN_F2        ; QSF Assignment ;
; Location     ;                ;              ; I2C_SDAT      ; PIN_F1        ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; ADC_CS_N      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; ADC_SADDR     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; ADC_SCLK      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; ADC_SDAT      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; DRAM_ADDR[0]  ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; DRAM_ADDR[10] ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; DRAM_ADDR[11] ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; DRAM_ADDR[12] ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; DRAM_ADDR[1]  ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; DRAM_ADDR[2]  ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; DRAM_ADDR[3]  ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; DRAM_ADDR[4]  ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; DRAM_ADDR[5]  ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; DRAM_ADDR[6]  ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; DRAM_ADDR[7]  ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; DRAM_ADDR[8]  ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; DRAM_ADDR[9]  ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; DRAM_BA[0]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; DRAM_BA[1]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; DRAM_CAS_N    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; DRAM_CKE      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; DRAM_CLK      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; DRAM_CS_N     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; DRAM_DQM[0]   ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; DRAM_DQM[1]   ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; DRAM_DQ[0]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; DRAM_DQ[10]   ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; DRAM_DQ[11]   ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; DRAM_DQ[12]   ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; DRAM_DQ[13]   ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; DRAM_DQ[14]   ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; DRAM_DQ[15]   ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; DRAM_DQ[1]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; DRAM_DQ[2]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; DRAM_DQ[3]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; DRAM_DQ[4]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; DRAM_DQ[5]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; DRAM_DQ[6]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; DRAM_DQ[7]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; DRAM_DQ[8]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; DRAM_DQ[9]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; DRAM_RAS_N    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; DRAM_WE_N     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; EPCS_ASDO     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; EPCS_DATA0    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; EPCS_DCLK     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; EPCS_NCSO     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; GPIO-0[0]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; GPIO-0[10]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; GPIO-0[11]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; GPIO-0[12]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; GPIO-0[13]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; GPIO-0[14]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; GPIO-0[15]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; GPIO-0[16]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; GPIO-0[17]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; GPIO-0[18]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; GPIO-0[19]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; GPIO-0[1]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; GPIO-0[20]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; GPIO-0[21]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; GPIO-0[22]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; GPIO-0[23]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; GPIO-0[24]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; GPIO-0[25]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; GPIO-0[26]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; GPIO-0[27]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; GPIO-0[28]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; GPIO-0[29]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; GPIO-0[2]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; GPIO-0[30]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; GPIO-0[31]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; GPIO-0[32]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; GPIO-0[33]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; GPIO-0[3]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; GPIO-0[4]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; GPIO-0[5]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; GPIO-0[6]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; GPIO-0[7]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; GPIO-0[8]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; GPIO-0[9]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; GPIO-0_IN[0]  ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; GPIO-0_IN[1]  ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; GPIO-1[0]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; GPIO-1[10]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; GPIO-1[11]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; GPIO-1[12]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; GPIO-1[13]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; GPIO-1[14]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; GPIO-1[15]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; GPIO-1[16]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; GPIO-1[17]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; GPIO-1[18]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; GPIO-1[19]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; GPIO-1[1]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; GPIO-1[20]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; GPIO-1[21]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; GPIO-1[22]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; GPIO-1[23]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; GPIO-1[24]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; GPIO-1[25]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; GPIO-1[26]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; GPIO-1[27]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; GPIO-1[28]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; GPIO-1[29]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; GPIO-1[2]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; GPIO-1[30]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; GPIO-1[31]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; GPIO-1[32]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; GPIO-1[33]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; GPIO-1[3]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; GPIO-1[4]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; GPIO-1[5]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; GPIO-1[6]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; GPIO-1[7]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; GPIO-1[8]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; GPIO-1[9]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; GPIO-1_IN[0]  ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; GPIO-1_IN[1]  ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; GPIO_2[0]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; GPIO_2[10]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; GPIO_2[11]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; GPIO_2[12]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; GPIO_2[1]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; GPIO_2[2]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; GPIO_2[3]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; GPIO_2[4]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; GPIO_2[5]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; GPIO_2[6]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; GPIO_2[7]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; GPIO_2[8]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; GPIO_2[9]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; GPIO_2_IN[0]  ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; GPIO_2_IN[1]  ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; GPIO_2_IN[2]  ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; G_SENSOR_CS_N ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; G_SENSOR_INT  ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; I2C_SCLK      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; I2C_SDAT      ; 3.3-V LVTTL   ; QSF Assignment ;
+--------------+----------------+--------------+---------------+---------------+----------------+


+--------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                     ;
+---------------------+--------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]      ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+--------------------+----------------------------+--------------------------+
; Placement (by node) ;                    ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 463 ) ; 0.00 % ( 0 / 463 )         ; 0.00 % ( 0 / 463 )       ;
;     -- Achieved     ; 0.00 % ( 0 / 463 ) ; 0.00 % ( 0 / 463 )         ; 0.00 % ( 0 / 463 )       ;
;                     ;                    ;                            ;                          ;
; Routing (by net)    ;                    ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )   ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )   ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+--------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 270 )    ; N/A                     ; Source File       ; N/A                 ;       ;
; sld_hub:auto_hub               ; 0.00 % ( 0 / 193 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 0 )      ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+----------------------------------------------------------------------+
; Fitter Resource Usage Summary                                        ;
+---------------------------------------------+------------------------+
; Resource                                    ; Usage                  ;
+---------------------------------------------+------------------------+
; Total logic elements                        ; 151 / 22,320 ( < 1 % ) ;
;     -- Combinational with no register       ; 67                     ;
;     -- Register only                        ; 16                     ;
;     -- Combinational with a register        ; 68                     ;
;                                             ;                        ;
; Logic element usage by number of LUT inputs ;                        ;
;     -- 4 input functions                    ; 65                     ;
;     -- 3 input functions                    ; 29                     ;
;     -- <=2 input functions                  ; 41                     ;
;     -- Register only                        ; 16                     ;
;                                             ;                        ;
; Logic elements by mode                      ;                        ;
;     -- normal mode                          ; 127                    ;
;     -- arithmetic mode                      ; 8                      ;
;                                             ;                        ;
; Total registers*                            ; 84 / 23,018 ( < 1 % )  ;
;     -- Dedicated logic registers            ; 84 / 22,320 ( < 1 % )  ;
;     -- I/O registers                        ; 0 / 698 ( 0 % )        ;
;                                             ;                        ;
; Total LABs                                  ; Not available          ;
; Virtual pins                                ; 0                      ;
; I/O pins                                    ; 83 / 154 ( 54 % )      ;
;     -- Clock pins                           ; 0 / 7 ( 0 % )          ;
;     -- Dedicated input pins                 ; 0 / 9 ( 0 % )          ;
;                                             ;                        ;
; M9Ks                                        ; 0 / 66 ( 0 % )         ;
; Total block memory bits                     ; 0 / 608,256 ( 0 % )    ;
; Total block memory implementation bits      ; 0 / 608,256 ( 0 % )    ;
; Embedded Multiplier 9-bit elements          ; 0 / 132 ( 0 % )        ;
; PLLs                                        ; 0 / 4 ( 0 % )          ;
; Global signals                              ; 1                      ;
;     -- Global clocks                        ; 1 / 20 ( 5 % )         ;
; JTAGs                                       ; 1 / 1 ( 100 % )        ;
; CRC blocks                                  ; 0 / 1 ( 0 % )          ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )          ;
; Oscillator blocks                           ; 0 / 1 ( 0 % )          ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )          ;
; Maximum fan-out                             ; 84                     ;
; Highest non-global fan-out                  ; 31                     ;
; Total fan-out                               ; 844                    ;
; Average fan-out                             ; 1.82                   ;
+---------------------------------------------+------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                        ;
+----------+------------+----------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; Name     ; Pin #      ; I/O Bank ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ; Slew Rate ;
+----------+------------+----------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; CLOCK_50 ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; KEY[0]   ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; KEY[1]   ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; SW[0]    ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; SW[1]    ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; SW[2]    ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; SW[3]    ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
+----------+------------+----------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                               ;
+--------+------------+----------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name   ; Pin #      ; I/O Bank ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+--------+------------+----------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; LED[0] ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED[1] ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED[2] ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED[3] ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED[4] ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED[5] ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED[6] ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED[7] ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+--------+------------+----------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+------------+------------+----------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+----------------------+----------------------+---------------------+
; Name       ; Pin #      ; I/O Bank ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Output Termination                ; Termination Control Block ; Output Buffer Pre-emphasis ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+------------+------------+----------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+----------------------+----------------------+---------------------+
; GPIO_0[0]  ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; yes        ; no       ; Off          ; 1.2 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; Fitter               ; 0 pF                 ; -                   ;
; GPIO_0[10] ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; yes        ; no       ; Off          ; 1.2 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; Fitter               ; 0 pF                 ; -                   ;
; GPIO_0[11] ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; yes        ; no       ; Off          ; 1.2 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; Fitter               ; 0 pF                 ; -                   ;
; GPIO_0[12] ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; yes        ; no       ; Off          ; 1.2 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; Fitter               ; 0 pF                 ; -                   ;
; GPIO_0[13] ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; yes        ; no       ; Off          ; 1.2 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; Fitter               ; 0 pF                 ; -                   ;
; GPIO_0[14] ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; yes        ; no       ; Off          ; 1.2 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; Fitter               ; 0 pF                 ; -                   ;
; GPIO_0[15] ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; yes        ; no       ; Off          ; 1.2 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; Fitter               ; 0 pF                 ; -                   ;
; GPIO_0[16] ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; yes        ; no       ; Off          ; 1.2 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; Fitter               ; 0 pF                 ; -                   ;
; GPIO_0[17] ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; yes        ; no       ; Off          ; 1.2 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; Fitter               ; 0 pF                 ; -                   ;
; GPIO_0[18] ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; yes        ; no       ; Off          ; 1.2 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; Fitter               ; 0 pF                 ; -                   ;
; GPIO_0[19] ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; yes        ; no       ; Off          ; 1.2 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; Fitter               ; 0 pF                 ; -                   ;
; GPIO_0[1]  ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; yes        ; no       ; Off          ; 1.2 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; Fitter               ; 0 pF                 ; -                   ;
; GPIO_0[20] ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; yes        ; no       ; Off          ; 1.2 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; Fitter               ; 0 pF                 ; -                   ;
; GPIO_0[21] ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; yes        ; no       ; Off          ; 1.2 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; Fitter               ; 0 pF                 ; -                   ;
; GPIO_0[22] ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; yes        ; no       ; Off          ; 1.2 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; Fitter               ; 0 pF                 ; -                   ;
; GPIO_0[23] ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; yes        ; no       ; Off          ; 1.2 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; Fitter               ; 0 pF                 ; -                   ;
; GPIO_0[24] ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; yes        ; no       ; Off          ; 1.2 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; Fitter               ; 0 pF                 ; -                   ;
; GPIO_0[25] ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; yes        ; no       ; Off          ; 1.2 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; Fitter               ; 0 pF                 ; -                   ;
; GPIO_0[26] ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; yes        ; no       ; Off          ; 1.2 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; Fitter               ; 0 pF                 ; -                   ;
; GPIO_0[27] ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; yes        ; no       ; Off          ; 1.2 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; Fitter               ; 0 pF                 ; -                   ;
; GPIO_0[28] ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; yes        ; no       ; Off          ; 1.2 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; Fitter               ; 0 pF                 ; -                   ;
; GPIO_0[29] ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; yes        ; no       ; Off          ; 1.2 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; Fitter               ; 0 pF                 ; -                   ;
; GPIO_0[2]  ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; yes        ; no       ; Off          ; 1.2 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; Fitter               ; 0 pF                 ; -                   ;
; GPIO_0[30] ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; yes        ; no       ; Off          ; 1.2 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; Fitter               ; 0 pF                 ; -                   ;
; GPIO_0[31] ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; yes        ; no       ; Off          ; 1.2 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; Fitter               ; 0 pF                 ; -                   ;
; GPIO_0[32] ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; yes        ; no       ; Off          ; 1.2 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; Fitter               ; 0 pF                 ; -                   ;
; GPIO_0[33] ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; yes        ; no       ; Off          ; 1.2 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; Fitter               ; 0 pF                 ; -                   ;
; GPIO_0[3]  ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; yes        ; no       ; Off          ; 1.2 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; Fitter               ; 0 pF                 ; -                   ;
; GPIO_0[4]  ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; yes        ; no       ; Off          ; 1.2 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; Fitter               ; 0 pF                 ; -                   ;
; GPIO_0[5]  ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; yes        ; no       ; Off          ; 1.2 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; Fitter               ; 0 pF                 ; -                   ;
; GPIO_0[6]  ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; yes        ; no       ; Off          ; 1.2 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; Fitter               ; 0 pF                 ; -                   ;
; GPIO_0[7]  ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; yes        ; no       ; Off          ; 1.2 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; Fitter               ; 0 pF                 ; -                   ;
; GPIO_0[8]  ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; yes        ; no       ; Off          ; 1.2 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; Fitter               ; 0 pF                 ; -                   ;
; GPIO_0[9]  ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; yes        ; no       ; Off          ; 1.2 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; Fitter               ; 0 pF                 ; -                   ;
; GPIO_1[0]  ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; yes        ; no       ; Off          ; 1.2 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; Fitter               ; 0 pF                 ; -                   ;
; GPIO_1[10] ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; yes        ; no       ; Off          ; 1.2 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; Fitter               ; 0 pF                 ; -                   ;
; GPIO_1[11] ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; yes        ; no       ; Off          ; 1.2 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; Fitter               ; 0 pF                 ; -                   ;
; GPIO_1[12] ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; yes        ; no       ; Off          ; 1.2 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; Fitter               ; 0 pF                 ; -                   ;
; GPIO_1[13] ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; yes        ; no       ; Off          ; 1.2 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; Fitter               ; 0 pF                 ; -                   ;
; GPIO_1[14] ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; yes        ; no       ; Off          ; 1.2 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; Fitter               ; 0 pF                 ; -                   ;
; GPIO_1[15] ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; yes        ; no       ; Off          ; 1.2 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; Fitter               ; 0 pF                 ; -                   ;
; GPIO_1[16] ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; yes        ; no       ; Off          ; 1.2 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; Fitter               ; 0 pF                 ; -                   ;
; GPIO_1[17] ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; yes        ; no       ; Off          ; 1.2 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; Fitter               ; 0 pF                 ; -                   ;
; GPIO_1[18] ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; yes        ; no       ; Off          ; 1.2 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; Fitter               ; 0 pF                 ; -                   ;
; GPIO_1[19] ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; yes        ; no       ; Off          ; 1.2 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; Fitter               ; 0 pF                 ; -                   ;
; GPIO_1[1]  ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; yes        ; no       ; Off          ; 1.2 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; Fitter               ; 0 pF                 ; -                   ;
; GPIO_1[20] ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; yes        ; no       ; Off          ; 1.2 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; Fitter               ; 0 pF                 ; -                   ;
; GPIO_1[21] ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; yes        ; no       ; Off          ; 1.2 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; Fitter               ; 0 pF                 ; -                   ;
; GPIO_1[22] ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; yes        ; no       ; Off          ; 1.2 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; Fitter               ; 0 pF                 ; -                   ;
; GPIO_1[23] ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; yes        ; no       ; Off          ; 1.2 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; Fitter               ; 0 pF                 ; -                   ;
; GPIO_1[24] ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; yes        ; no       ; Off          ; 1.2 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; Fitter               ; 0 pF                 ; -                   ;
; GPIO_1[25] ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; yes        ; no       ; Off          ; 1.2 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; Fitter               ; 0 pF                 ; -                   ;
; GPIO_1[26] ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; yes        ; no       ; Off          ; 1.2 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; Fitter               ; 0 pF                 ; -                   ;
; GPIO_1[27] ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; yes        ; no       ; Off          ; 1.2 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; Fitter               ; 0 pF                 ; -                   ;
; GPIO_1[28] ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; yes        ; no       ; Off          ; 1.2 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; Fitter               ; 0 pF                 ; -                   ;
; GPIO_1[29] ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; yes        ; no       ; Off          ; 1.2 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; Fitter               ; 0 pF                 ; -                   ;
; GPIO_1[2]  ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; yes        ; no       ; Off          ; 1.2 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; Fitter               ; 0 pF                 ; -                   ;
; GPIO_1[30] ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; yes        ; no       ; Off          ; 1.2 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; Fitter               ; 0 pF                 ; -                   ;
; GPIO_1[31] ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; yes        ; no       ; Off          ; 1.2 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; Fitter               ; 0 pF                 ; -                   ;
; GPIO_1[32] ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; yes        ; no       ; Off          ; 1.2 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; Fitter               ; 0 pF                 ; -                   ;
; GPIO_1[33] ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; yes        ; no       ; Off          ; 1.2 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; Fitter               ; 0 pF                 ; -                   ;
; GPIO_1[3]  ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; yes        ; no       ; Off          ; 1.2 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; Fitter               ; 0 pF                 ; -                   ;
; GPIO_1[4]  ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; yes        ; no       ; Off          ; 1.2 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; Fitter               ; 0 pF                 ; -                   ;
; GPIO_1[5]  ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; yes        ; no       ; Off          ; 1.2 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; Fitter               ; 0 pF                 ; -                   ;
; GPIO_1[6]  ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; yes        ; no       ; Off          ; 1.2 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; Fitter               ; 0 pF                 ; -                   ;
; GPIO_1[7]  ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; yes        ; no       ; Off          ; 1.2 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; Fitter               ; 0 pF                 ; -                   ;
; GPIO_1[8]  ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; yes        ; no       ; Off          ; 1.2 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; Fitter               ; 0 pF                 ; -                   ;
; GPIO_1[9]  ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; yes        ; no       ; Off          ; 1.2 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; Fitter               ; 0 pF                 ; -                   ;
+------------+------------+----------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+----------------------+----------------------+---------------------+


+-----------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                   ;
+----------+-----------+-------------+------------------+---------------------------+
; Location ; Pin Name  ; Reserved As ; User Signal Name ; Pin Type                  ;
+----------+-----------+-------------+------------------+---------------------------+
; F4       ; nSTATUS   ; -           ; -                ; Dedicated Programming Pin ;
; H5       ; nCONFIG   ; -           ; -                ; Dedicated Programming Pin ;
; J3       ; nCE       ; -           ; -                ; Dedicated Programming Pin ;
; H14      ; CONF_DONE ; -           ; -                ; Dedicated Programming Pin ;
; H13      ; MSEL0     ; -           ; -                ; Dedicated Programming Pin ;
; H12      ; MSEL1     ; -           ; -                ; Dedicated Programming Pin ;
; G12      ; MSEL2     ; -           ; -                ; Dedicated Programming Pin ;
; G12      ; MSEL3     ; -           ; -                ; Dedicated Programming Pin ;
+----------+-----------+-------------+------------------+---------------------------+


+----------------------------------------------------------+
; I/O Bank Usage                                           ;
+----------+----------------+---------------+--------------+
; I/O Bank ; Usage          ; VCCIO Voltage ; VREF Voltage ;
+----------+----------------+---------------+--------------+
; 1        ; 0 / 14 ( 0 % ) ; 3.3V          ; --           ;
; 2        ; 0 / 16 ( 0 % ) ; 3.3V          ; --           ;
; 3        ; 0 / 25 ( 0 % ) ; 3.3V          ; --           ;
; 4        ; 0 / 20 ( 0 % ) ; 1.2V          ; --           ;
; 5        ; 0 / 18 ( 0 % ) ; 3.3V          ; --           ;
; 6        ; 0 / 13 ( 0 % ) ; 1.2V          ; --           ;
; 7        ; 0 / 24 ( 0 % ) ; 3.3V          ; --           ;
; 8        ; 0 / 24 ( 0 % ) ; 1.2V          ; --           ;
; Unknown  ; 87             ; --            ;              ;
+----------+----------------+---------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                              ;
+----------+------------+----------+---------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                  ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+---------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ; 8        ; VCCIO8                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; A2       ; 238        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A3       ; 239        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A4       ; 236        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A5       ; 232        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A6       ; 225        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A7       ; 220        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A8       ; 211        ; 8        ; GND+                            ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A9       ; 209        ; 7        ; GND+                            ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A10      ; 198        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A11      ; 188        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A12      ; 186        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A13      ; 179        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A14      ; 181        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A15      ; 191        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A16      ;            ; 7        ; VCCIO7                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; B1       ; 5          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; B2       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ; 242        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B4       ; 237        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B5       ; 233        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B6       ; 226        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B7       ; 221        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B8       ; 212        ; 8        ; GND+                            ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B9       ; 210        ; 7        ; GND+                            ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B10      ; 199        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B11      ; 189        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B12      ; 187        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B13      ; 180        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B14      ; 182        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B15      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B16      ; 164        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C1       ; 7          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C2       ; 6          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C3       ; 245        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C4       ;            ; 8        ; VCCIO8                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; C5       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C6       ; 224        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C7       ;            ; 8        ; VCCIO8                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; C8       ; 215        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C9       ; 200        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C10      ;            ; 7        ; VCCIO7                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C11      ; 190        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C12      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C13      ;            ; 7        ; VCCIO7                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C14      ; 175        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C15      ; 174        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C16      ; 173        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D1       ; 10         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D2       ; 9          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D3       ; 246        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D4       ;            ;          ; VCCD_PLL3                       ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D5       ; 241        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D6       ; 234        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D7       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D8       ; 216        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D9       ; 201        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D10      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D11      ; 177        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D12      ; 178        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D13      ;            ;          ; VCCD_PLL2                       ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D14      ; 176        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D15      ; 170        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D16      ; 169        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E1       ; 26         ; 1        ; GND+                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; E2       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E3       ;            ; 1        ; VCCIO1                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E4       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E5       ;            ;          ; GNDA3                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E6       ; 231        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E7       ; 227        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E8       ; 218        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E9       ; 205        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E10      ; 184        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E11      ; 183        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E12      ;            ;          ; GNDA2                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E13      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E14      ;            ; 6        ; VCCIO6                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; E15      ; 151        ; 6        ; GND+                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; E16      ; 150        ; 6        ; GND+                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F1       ; 14         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F2       ; 13         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F3       ; 8          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F4       ; 11         ; 1        ; ^nSTATUS                        ;        ;              ;         ; --         ;                 ; --       ; --           ;
; F5       ;            ; --       ; VCCA3                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F6       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F7       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F8       ; 219        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F9       ; 197        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F10      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F11      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F12      ;            ; --       ; VCCA2                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F13      ; 161        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F14      ; 167        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F15      ; 163        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F16      ; 162        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G1       ; 16         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G2       ; 15         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G3       ;            ; 1        ; VCCIO1                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; G4       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G5       ; 12         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G6       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G9       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G10      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G11      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G12      ; 155        ; 6        ; ^MSEL2                          ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G12      ; 156        ; 6        ; ^MSEL3                          ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G13      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G14      ;            ; 6        ; VCCIO6                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G15      ; 160        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G16      ; 159        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H1       ; 17         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; --       ; On           ;
; H2       ; 18         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H3       ; 21         ; 1        ; #TCK                            ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; H4       ; 20         ; 1        ; #TDI                            ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; H5       ; 19         ; 1        ; ^nCONFIG                        ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H7       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H8       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H9       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H10      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H11      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H12      ; 154        ; 6        ; ^MSEL1                          ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H13      ; 153        ; 6        ; ^MSEL0                          ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H14      ; 152        ; 6        ; ^CONF_DONE                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H15      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H16      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J1       ; 30         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J2       ; 29         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J3       ; 24         ; 1        ; ^nCE                            ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J4       ; 23         ; 1        ; #TDO                            ; output ;              ;         ; --         ;                 ; --       ; --           ;
; J5       ; 22         ; 1        ; #TMS                            ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; J6       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J7       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J8       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J11      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J12      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J13      ; 146        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J14      ; 144        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J15      ; 143        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J16      ; 142        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K1       ; 37         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K2       ; 36         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K3       ;            ; 2        ; VCCIO2                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; K4       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K5       ; 45         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K6       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K7       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K8       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K9       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K10      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K11      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K12      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K13      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K14      ;            ; 5        ; VCCIO5                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; K15      ; 141        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K16      ; 140        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L1       ; 39         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L2       ; 38         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L3       ; 40         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L4       ; 46         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L5       ;            ; --       ; VCCA1                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L6       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L7       ; 75         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L8       ; 79         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L9       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L10      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L11      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L12      ;            ; --       ; VCCA4                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L13      ; 136        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L14      ; 134        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L15      ; 138        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L16      ; 137        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M1       ; 28         ; 2        ; GND+                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M2       ; 27         ; 2        ; GND+                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M3       ;            ; 2        ; VCCIO2                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; M4       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M5       ;            ;          ; GNDA1                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M6       ; 64         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M7       ; 68         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M8       ; 81         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M9       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M10      ; 111        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M11      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M12      ;            ;          ; GNDA4                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M13      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ; 5        ; VCCIO5                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; M15      ; 149        ; 5        ; GND+                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M16      ; 148        ; 5        ; GND+                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; N1       ; 44         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N2       ; 43         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N3       ; 52         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N4       ;            ;          ; VCCD_PLL1                       ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N5       ; 62         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N6       ; 63         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N7       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N8       ; 82         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N9       ; 93         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N10      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N11      ; 112        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N12      ; 117        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N13      ;            ;          ; VCCD_PLL4                       ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N14      ; 126        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N15      ; 133        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N16      ; 132        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P1       ; 51         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P2       ; 50         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P3       ; 53         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P4       ;            ; 3        ; VCCIO3                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P5       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P6       ; 67         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; P7       ;            ; 3        ; VCCIO3                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P8       ; 85         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P9       ; 105        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P10      ;            ; 4        ; VCCIO4                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P11      ; 106        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; P12      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P13      ;            ; 4        ; VCCIO4                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P14      ; 119        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P15      ; 127        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P16      ; 128        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R1       ; 49         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R2       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R3       ; 54         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R4       ; 60         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R5       ; 71         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R6       ; 73         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R7       ; 76         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R8       ; 86         ; 3        ; GND+                            ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; R9       ; 88         ; 4        ; GND+                            ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; R10      ; 96         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R11      ; 98         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R12      ; 100        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R13      ; 107        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R14      ; 120        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R15      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R16      ; 129        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T1       ;            ; 3        ; VCCIO3                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; T2       ; 59         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T3       ; 55         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T4       ; 61         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T5       ; 72         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T6       ; 74         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T7       ; 77         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T8       ; 87         ; 3        ; GND+                            ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; T9       ; 89         ; 4        ; GND+                            ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; T10      ; 97         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T11      ; 99         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T12      ; 101        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T13      ; 108        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T14      ; 115        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T15      ; 116        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T16      ;            ; 4        ; VCCIO4                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
+----------+------------+----------+---------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+---------------------------------------------------+
; I/O Assignment Warnings                           ;
+------------+--------------------------------------+
; Pin Name   ; Reason                               ;
+------------+--------------------------------------+
; LED[0]     ; Missing drive strength               ;
; LED[1]     ; Missing drive strength               ;
; LED[2]     ; Missing drive strength               ;
; LED[3]     ; Missing drive strength               ;
; LED[4]     ; Missing drive strength               ;
; LED[5]     ; Missing drive strength               ;
; LED[6]     ; Missing drive strength               ;
; LED[7]     ; Missing drive strength               ;
; GPIO_0[0]  ; Missing drive strength and slew rate ;
; GPIO_0[1]  ; Missing drive strength and slew rate ;
; GPIO_0[2]  ; Missing drive strength and slew rate ;
; GPIO_0[3]  ; Missing drive strength and slew rate ;
; GPIO_0[4]  ; Missing drive strength and slew rate ;
; GPIO_0[5]  ; Missing drive strength and slew rate ;
; GPIO_0[6]  ; Missing drive strength and slew rate ;
; GPIO_0[7]  ; Missing drive strength and slew rate ;
; GPIO_0[8]  ; Missing drive strength and slew rate ;
; GPIO_0[9]  ; Missing drive strength and slew rate ;
; GPIO_0[10] ; Missing drive strength and slew rate ;
; GPIO_0[11] ; Missing drive strength and slew rate ;
; GPIO_0[12] ; Missing drive strength and slew rate ;
; GPIO_0[13] ; Missing drive strength and slew rate ;
; GPIO_0[14] ; Missing drive strength and slew rate ;
; GPIO_0[15] ; Missing drive strength and slew rate ;
; GPIO_0[16] ; Missing drive strength and slew rate ;
; GPIO_0[17] ; Missing drive strength and slew rate ;
; GPIO_0[18] ; Missing drive strength and slew rate ;
; GPIO_0[19] ; Missing drive strength and slew rate ;
; GPIO_0[20] ; Missing drive strength and slew rate ;
; GPIO_0[21] ; Missing drive strength and slew rate ;
; GPIO_0[22] ; Missing drive strength and slew rate ;
; GPIO_0[23] ; Missing drive strength and slew rate ;
; GPIO_0[24] ; Missing drive strength and slew rate ;
; GPIO_0[25] ; Missing drive strength and slew rate ;
; GPIO_0[26] ; Missing drive strength and slew rate ;
; GPIO_0[27] ; Missing drive strength and slew rate ;
; GPIO_0[28] ; Missing drive strength and slew rate ;
; GPIO_0[29] ; Missing drive strength and slew rate ;
; GPIO_0[30] ; Missing drive strength and slew rate ;
; GPIO_0[31] ; Missing drive strength and slew rate ;
; GPIO_0[32] ; Missing drive strength and slew rate ;
; GPIO_0[33] ; Missing drive strength and slew rate ;
; GPIO_1[0]  ; Missing drive strength and slew rate ;
; GPIO_1[1]  ; Missing drive strength and slew rate ;
; GPIO_1[2]  ; Missing drive strength and slew rate ;
; GPIO_1[3]  ; Missing drive strength and slew rate ;
; GPIO_1[4]  ; Missing drive strength and slew rate ;
; GPIO_1[5]  ; Missing drive strength and slew rate ;
; GPIO_1[6]  ; Missing drive strength and slew rate ;
; GPIO_1[7]  ; Missing drive strength and slew rate ;
; GPIO_1[8]  ; Missing drive strength and slew rate ;
; GPIO_1[9]  ; Missing drive strength and slew rate ;
; GPIO_1[10] ; Missing drive strength and slew rate ;
; GPIO_1[11] ; Missing drive strength and slew rate ;
; GPIO_1[12] ; Missing drive strength and slew rate ;
; GPIO_1[13] ; Missing drive strength and slew rate ;
; GPIO_1[14] ; Missing drive strength and slew rate ;
; GPIO_1[15] ; Missing drive strength and slew rate ;
; GPIO_1[16] ; Missing drive strength and slew rate ;
; GPIO_1[17] ; Missing drive strength and slew rate ;
; GPIO_1[18] ; Missing drive strength and slew rate ;
; GPIO_1[19] ; Missing drive strength and slew rate ;
; GPIO_1[20] ; Missing drive strength and slew rate ;
; GPIO_1[21] ; Missing drive strength and slew rate ;
; GPIO_1[22] ; Missing drive strength and slew rate ;
; GPIO_1[23] ; Missing drive strength and slew rate ;
; GPIO_1[24] ; Missing drive strength and slew rate ;
; GPIO_1[25] ; Missing drive strength and slew rate ;
; GPIO_1[26] ; Missing drive strength and slew rate ;
; GPIO_1[27] ; Missing drive strength and slew rate ;
; GPIO_1[28] ; Missing drive strength and slew rate ;
; GPIO_1[29] ; Missing drive strength and slew rate ;
; GPIO_1[30] ; Missing drive strength and slew rate ;
; GPIO_1[31] ; Missing drive strength and slew rate ;
; GPIO_1[32] ; Missing drive strength and slew rate ;
; GPIO_1[33] ; Missing drive strength and slew rate ;
; GPIO_0[0]  ; Missing location assignment          ;
; GPIO_0[1]  ; Missing location assignment          ;
; GPIO_0[2]  ; Missing location assignment          ;
; GPIO_0[3]  ; Missing location assignment          ;
; GPIO_0[4]  ; Missing location assignment          ;
; GPIO_0[5]  ; Missing location assignment          ;
; GPIO_0[6]  ; Missing location assignment          ;
; GPIO_0[7]  ; Missing location assignment          ;
; GPIO_0[8]  ; Missing location assignment          ;
; GPIO_0[9]  ; Missing location assignment          ;
; GPIO_0[10] ; Missing location assignment          ;
; GPIO_0[11] ; Missing location assignment          ;
; GPIO_0[12] ; Missing location assignment          ;
; GPIO_0[13] ; Missing location assignment          ;
; GPIO_0[14] ; Missing location assignment          ;
; GPIO_0[15] ; Missing location assignment          ;
; GPIO_0[16] ; Missing location assignment          ;
; GPIO_0[17] ; Missing location assignment          ;
; GPIO_0[18] ; Missing location assignment          ;
; GPIO_0[19] ; Missing location assignment          ;
; GPIO_0[20] ; Missing location assignment          ;
; GPIO_0[21] ; Missing location assignment          ;
; GPIO_0[22] ; Missing location assignment          ;
; GPIO_0[23] ; Missing location assignment          ;
; GPIO_0[24] ; Missing location assignment          ;
; GPIO_0[25] ; Missing location assignment          ;
; GPIO_0[26] ; Missing location assignment          ;
; GPIO_0[27] ; Missing location assignment          ;
; GPIO_0[28] ; Missing location assignment          ;
; GPIO_0[29] ; Missing location assignment          ;
; GPIO_0[30] ; Missing location assignment          ;
; GPIO_0[31] ; Missing location assignment          ;
; GPIO_0[32] ; Missing location assignment          ;
; GPIO_0[33] ; Missing location assignment          ;
; GPIO_1[0]  ; Missing location assignment          ;
; GPIO_1[1]  ; Missing location assignment          ;
; GPIO_1[2]  ; Missing location assignment          ;
; GPIO_1[3]  ; Missing location assignment          ;
; GPIO_1[4]  ; Missing location assignment          ;
; GPIO_1[5]  ; Missing location assignment          ;
; GPIO_1[6]  ; Missing location assignment          ;
; GPIO_1[7]  ; Missing location assignment          ;
; GPIO_1[8]  ; Missing location assignment          ;
; GPIO_1[9]  ; Missing location assignment          ;
; GPIO_1[10] ; Missing location assignment          ;
; GPIO_1[11] ; Missing location assignment          ;
; GPIO_1[12] ; Missing location assignment          ;
; GPIO_1[13] ; Missing location assignment          ;
; GPIO_1[14] ; Missing location assignment          ;
; GPIO_1[15] ; Missing location assignment          ;
; GPIO_1[16] ; Missing location assignment          ;
; GPIO_1[17] ; Missing location assignment          ;
; GPIO_1[18] ; Missing location assignment          ;
; GPIO_1[19] ; Missing location assignment          ;
; GPIO_1[20] ; Missing location assignment          ;
; GPIO_1[21] ; Missing location assignment          ;
; GPIO_1[22] ; Missing location assignment          ;
; GPIO_1[23] ; Missing location assignment          ;
; GPIO_1[24] ; Missing location assignment          ;
; GPIO_1[25] ; Missing location assignment          ;
; GPIO_1[26] ; Missing location assignment          ;
; GPIO_1[27] ; Missing location assignment          ;
; GPIO_1[28] ; Missing location assignment          ;
; GPIO_1[29] ; Missing location assignment          ;
; GPIO_1[30] ; Missing location assignment          ;
; GPIO_1[31] ; Missing location assignment          ;
; GPIO_1[32] ; Missing location assignment          ;
; GPIO_1[33] ; Missing location assignment          ;
+------------+--------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                  ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |DE0_NANO                                                                                                                               ; 0 (0)       ; 84 (0)                    ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 83   ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_NANO                                                                                                                                                                                                                                                                                                                                            ; DE0_NANO                          ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 0 (0)       ; 75 (0)                    ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_NANO|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 0 (0)       ; 75 (0)                    ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_NANO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 0 (0)       ; 75 (0)                    ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_NANO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 0 (0)       ; 75 (5)                    ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_NANO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 0 (0)       ; 70 (0)                    ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_NANO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 0 (0)       ; 70 (42)                   ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_NANO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 0 (0)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_NANO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 0 (0)       ; 19 (19)                   ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_NANO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |virtual_jtag_serial:vjtag_inst|                                                                                                     ; 0 (0)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_NANO|virtual_jtag_serial:vjtag_inst                                                                                                                                                                                                                                                                                                             ; virtual_jtag_serial               ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                        ;
+------------+----------+---------------+---------------+-----------------------+-----+------+
; Name       ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+------------+----------+---------------+---------------+-----------------------+-----+------+
; CLOCK_50   ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; KEY[0]     ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; KEY[1]     ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; LED[0]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LED[1]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LED[2]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LED[3]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LED[4]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LED[5]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LED[6]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LED[7]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SW[0]      ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; SW[1]      ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; SW[2]      ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; SW[3]      ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO_0[0]  ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO_0[1]  ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO_0[2]  ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO_0[3]  ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO_0[4]  ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO_0[5]  ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO_0[6]  ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO_0[7]  ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO_0[8]  ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO_0[9]  ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO_0[10] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO_0[11] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO_0[12] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO_0[13] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO_0[14] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO_0[15] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO_0[16] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO_0[17] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO_0[18] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO_0[19] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO_0[20] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO_0[21] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO_0[22] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO_0[23] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO_0[24] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO_0[25] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO_0[26] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO_0[27] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO_0[28] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO_0[29] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO_0[30] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO_0[31] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO_0[32] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO_0[33] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO_1[0]  ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO_1[1]  ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO_1[2]  ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO_1[3]  ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO_1[4]  ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO_1[5]  ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO_1[6]  ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO_1[7]  ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO_1[8]  ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO_1[9]  ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO_1[10] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO_1[11] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO_1[12] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO_1[13] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO_1[14] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO_1[15] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO_1[16] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO_1[17] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO_1[18] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO_1[19] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO_1[20] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO_1[21] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO_1[22] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO_1[23] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO_1[24] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO_1[25] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO_1[26] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO_1[27] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO_1[28] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO_1[29] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO_1[30] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO_1[31] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO_1[32] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO_1[33] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
+------------+----------+---------------+---------------+-----------------------+-----+------+


+---------------------------------------------------+
; Pad To Core Delay Chain Fanout                    ;
+---------------------+-------------------+---------+
; Source Pin / Fanout ; Pad To Core Index ; Setting ;
+---------------------+-------------------+---------+
; CLOCK_50            ;                   ;         ;
; KEY[0]              ;                   ;         ;
; KEY[1]              ;                   ;         ;
; SW[0]               ;                   ;         ;
; SW[1]               ;                   ;         ;
; SW[2]               ;                   ;         ;
; SW[3]               ;                   ;         ;
; GPIO_0[0]           ;                   ;         ;
; GPIO_0[1]           ;                   ;         ;
; GPIO_0[2]           ;                   ;         ;
; GPIO_0[3]           ;                   ;         ;
; GPIO_0[4]           ;                   ;         ;
; GPIO_0[5]           ;                   ;         ;
; GPIO_0[6]           ;                   ;         ;
; GPIO_0[7]           ;                   ;         ;
; GPIO_0[8]           ;                   ;         ;
; GPIO_0[9]           ;                   ;         ;
; GPIO_0[10]          ;                   ;         ;
; GPIO_0[11]          ;                   ;         ;
; GPIO_0[12]          ;                   ;         ;
; GPIO_0[13]          ;                   ;         ;
; GPIO_0[14]          ;                   ;         ;
; GPIO_0[15]          ;                   ;         ;
; GPIO_0[16]          ;                   ;         ;
; GPIO_0[17]          ;                   ;         ;
; GPIO_0[18]          ;                   ;         ;
; GPIO_0[19]          ;                   ;         ;
; GPIO_0[20]          ;                   ;         ;
; GPIO_0[21]          ;                   ;         ;
; GPIO_0[22]          ;                   ;         ;
; GPIO_0[23]          ;                   ;         ;
; GPIO_0[24]          ;                   ;         ;
; GPIO_0[25]          ;                   ;         ;
; GPIO_0[26]          ;                   ;         ;
; GPIO_0[27]          ;                   ;         ;
; GPIO_0[28]          ;                   ;         ;
; GPIO_0[29]          ;                   ;         ;
; GPIO_0[30]          ;                   ;         ;
; GPIO_0[31]          ;                   ;         ;
; GPIO_0[32]          ;                   ;         ;
; GPIO_0[33]          ;                   ;         ;
; GPIO_1[0]           ;                   ;         ;
; GPIO_1[1]           ;                   ;         ;
; GPIO_1[2]           ;                   ;         ;
; GPIO_1[3]           ;                   ;         ;
; GPIO_1[4]           ;                   ;         ;
; GPIO_1[5]           ;                   ;         ;
; GPIO_1[6]           ;                   ;         ;
; GPIO_1[7]           ;                   ;         ;
; GPIO_1[8]           ;                   ;         ;
; GPIO_1[9]           ;                   ;         ;
; GPIO_1[10]          ;                   ;         ;
; GPIO_1[11]          ;                   ;         ;
; GPIO_1[12]          ;                   ;         ;
; GPIO_1[13]          ;                   ;         ;
; GPIO_1[14]          ;                   ;         ;
; GPIO_1[15]          ;                   ;         ;
; GPIO_1[16]          ;                   ;         ;
; GPIO_1[17]          ;                   ;         ;
; GPIO_1[18]          ;                   ;         ;
; GPIO_1[19]          ;                   ;         ;
; GPIO_1[20]          ;                   ;         ;
; GPIO_1[21]          ;                   ;         ;
; GPIO_1[22]          ;                   ;         ;
; GPIO_1[23]          ;                   ;         ;
; GPIO_1[24]          ;                   ;         ;
; GPIO_1[25]          ;                   ;         ;
; GPIO_1[26]          ;                   ;         ;
; GPIO_1[27]          ;                   ;         ;
; GPIO_1[28]          ;                   ;         ;
; GPIO_1[29]          ;                   ;         ;
; GPIO_1[30]          ;                   ;         ;
; GPIO_1[31]          ;                   ;         ;
; GPIO_1[32]          ;                   ;         ;
; GPIO_1[33]          ;                   ;         ;
+---------------------+-------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+---------+--------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                        ; Location   ; Fan-Out ; Usage        ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+---------+--------------+--------+----------------------+------------------+---------------------------+
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                                ; Unassigned ; 84      ; Clock        ; yes    ; Global Clock         ; Not Available    ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                                ; Unassigned ; 23      ; Sync. clear  ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                    ; Unassigned ; 10      ; Async. clear ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0                         ; Unassigned ; 4       ; Sync. load   ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena                           ; Unassigned ; 4       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0                         ; Unassigned ; 4       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1            ; Unassigned ; 4       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~14                             ; Unassigned ; 3       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~11              ; Unassigned ; 5       ; Sync. load   ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~12              ; Unassigned ; 5       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]~14      ; Unassigned ; 4       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]~22 ; Unassigned ; 5       ; Sync. clear  ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]~23 ; Unassigned ; 5       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]         ; Unassigned ; 15      ; Async. clear ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]        ; Unassigned ; 12      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0                  ; Unassigned ; 3       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                        ; Unassigned ; 27      ; Async. clear ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~0                                                                                                      ; Unassigned ; 4       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; virtual_jtag_serial:vjtag_inst|data_reg[7]~1                                                                                                                                                                                                                                                                                                                ; Unassigned ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+---------+--------------+--------+----------------------+------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                      ;
+------------------------------+------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                         ; Location   ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------------------------------+------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; altera_internal_jtag~TCKUTAP ; Unassigned ; 84      ; 0                                    ; Global Clock         ; Not Available    ; --                        ;
+------------------------------+------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 7     ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 6     ;
; Number of I/O Rules Inapplicable ; 17    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Unchecked    ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Unchecked    ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Unchecked    ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Unchecked    ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Unchecked    ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Pass         ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Unchecked    ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules           ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass          ; 15           ; 0            ; 15           ; 0            ; 0            ; 19        ; 15           ; 0            ; 19        ; 19        ; 0            ; 0            ; 0            ; 0            ; 7            ; 0            ; 0            ; 7            ; 0            ; 0            ; 68           ; 68           ; 0            ; 0            ; 0            ; 0            ; 0            ; 19        ; 0            ; 0            ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 68        ; 0            ; 0            ; 68        ; 68        ; 0            ; 68           ; 0            ; 0            ; 0            ; 0            ; 68           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 68        ; 0            ; 0            ;
; Total Inapplicable  ; 72           ; 87           ; 72           ; 87           ; 87           ; 0         ; 72           ; 87           ; 0         ; 0         ; 87           ; 19           ; 87           ; 87           ; 80           ; 87           ; 19           ; 80           ; 87           ; 87           ; 19           ; 19           ; 87           ; 87           ; 87           ; 87           ; 87           ; 0         ; 87           ; 87           ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; CLOCK_50            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; KEY[0]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; KEY[1]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LED[0]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LED[1]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LED[2]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LED[3]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LED[4]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LED[5]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LED[6]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LED[7]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[0]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[1]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[2]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[3]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_0[0]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; GPIO_0[1]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; GPIO_0[2]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; GPIO_0[3]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; GPIO_0[4]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; GPIO_0[5]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; GPIO_0[6]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; GPIO_0[7]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; GPIO_0[8]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; GPIO_0[9]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; GPIO_0[10]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; GPIO_0[11]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; GPIO_0[12]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; GPIO_0[13]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; GPIO_0[14]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; GPIO_0[15]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; GPIO_0[16]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; GPIO_0[17]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; GPIO_0[18]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; GPIO_0[19]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; GPIO_0[20]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; GPIO_0[21]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; GPIO_0[22]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; GPIO_0[23]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; GPIO_0[24]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; GPIO_0[25]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; GPIO_0[26]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; GPIO_0[27]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; GPIO_0[28]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; GPIO_0[29]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; GPIO_0[30]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; GPIO_0[31]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; GPIO_0[32]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; GPIO_0[33]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; GPIO_1[0]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; GPIO_1[1]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; GPIO_1[2]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; GPIO_1[3]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; GPIO_1[4]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; GPIO_1[5]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; GPIO_1[6]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; GPIO_1[7]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; GPIO_1[8]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; GPIO_1[9]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; GPIO_1[10]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; GPIO_1[11]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; GPIO_1[12]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; GPIO_1[13]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; GPIO_1[14]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; GPIO_1[15]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; GPIO_1[16]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; GPIO_1[17]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; GPIO_1[18]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; GPIO_1[19]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; GPIO_1[20]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; GPIO_1[21]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; GPIO_1[22]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; GPIO_1[23]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; GPIO_1[24]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; GPIO_1[25]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; GPIO_1[26]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; GPIO_1[27]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; GPIO_1[28]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; GPIO_1[29]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; GPIO_1[30]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; GPIO_1[31]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; GPIO_1[32]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; GPIO_1[33]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+----------------------------------------------------------------------------------+
; Fitter Device Options                                                            ;
+------------------------------------------------------------------+---------------+
; Option                                                           ; Setting       ;
+------------------------------------------------------------------+---------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off           ;
; Enable device-wide reset (DEV_CLRn)                              ; Off           ;
; Enable device-wide output enable (DEV_OE)                        ; Off           ;
; Enable INIT_DONE output                                          ; Off           ;
; Configuration scheme                                             ; Active Serial ;
; Error detection CRC                                              ; Off           ;
; Enable open drain on CRC_ERROR pin                               ; Off           ;
; Enable input tri-state on active configuration pins in user mode ; Off           ;
; Configuration Voltage Level                                      ; Auto          ;
; Force Configuration Voltage Level                                ; Off           ;
; nCEO                                                             ; Unreserved    ;
; Data[0]                                                          ; Unreserved    ;
; Data[1]/ASDO                                                     ; Unreserved    ;
; Data[7..2]                                                       ; Unreserved    ;
; FLASH_nCE/nCSO                                                   ; Unreserved    ;
; Other Active Parallel pins                                       ; Unreserved    ;
; DCLK                                                             ; Unreserved    ;
+------------------------------------------------------------------+---------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 24 processors detected
Info (119006): Selected device EP4CE22F17C6 for design "DE0_NANO"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE10F17C6 is compatible
    Info (176445): Device EP4CE6F17C6 is compatible
    Info (176445): Device EP4CE15F17C6 is compatible
Info (169141): DATA[0] dual-purpose pin not reserved
Info (12825): Data[1]/ASDO dual-purpose pin not reserved
Info (12825): nCSO dual-purpose pin not reserved
Info (12825): DCLK dual-purpose pin not reserved
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Critical Warning (169085): No exact pin location assignment(s) for 68 pins of 83 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: '../../boards/de0_nano/base.SDC'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 2 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):  100.000 altera_reserved_tck
    Info (332111):   20.000     CLOCK_50
Info (176353): Automatically promoted node altera_internal_jtag~TCKUTAP 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info (176211): Number of I/O pins in group: 68 (unused VREF, 1.2V VCCIO, 0 input, 0 output, 68 bidirectional)
        Info (176212): I/O standards used: 1.2 V.
Info (176215): I/O bank details before I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 8 total pin(s) used --  9 pins available
        Info (176213): I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 2 total pin(s) used --  14 pins available
        Info (176213): I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  23 pins available
        Info (176213): I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  20 pins available
        Info (176213): I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  16 pins available
        Info (176213): I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available
        Info (176213): I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 5 total pin(s) used --  19 pins available
        Info (176213): I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available
Info (176215): I/O bank details after I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 8 total pin(s) used --  9 pins available
        Info (176213): I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 2 total pin(s) used --  14 pins available
        Info (176213): I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  23 pins available
        Info (176213): I/O bank number 4 does not use VREF pins and has 1.2V VCCIO pins. 18 total pin(s) used --  2 pins available
        Info (176213): I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  16 pins available
        Info (176213): I/O bank number 6 does not use VREF pins and has 1.2V VCCIO pins. 11 total pin(s) used --  2 pins available
        Info (176213): I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 5 total pin(s) used --  19 pins available
        Info (176213): I/O bank number 8 does not use VREF pins and has 1.2V VCCIO pins. 22 total pin(s) used --  2 pins available
Error (176208): Design has 87 pins, but Fitter can't place 17 pins
Error (176210): Can't place pin GPIO_1[17] with I/O standard 1.2 V, Termination setting Off, and PCI I/O setting off due to device constraints File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
    Error (169026): Pin GPIO_1[17] with I/O standard assignment 1.2 V is incompatible with I/O bank 1. I/O standard 1.2 V, has a VCCIO requirement of 1.2V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169073): Pin KEY[1] in I/O bank 1 uses VCCIO 3.3V File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 6
        Info (169073): Pin LED[4] in I/O bank 1 uses VCCIO 3.3V File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 9
        Info (169073): Pin LED[5] in I/O bank 1 uses VCCIO 3.3V File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 9
        Info (169073): Pin LED[6] in I/O bank 1 uses VCCIO 3.3V File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 9
        Info (169073): Pin altera_reserved_tms in I/O bank 1 uses VCCIO 3.3V
        Info (169073): Pin altera_reserved_tck in I/O bank 1 uses VCCIO 3.3V
        Info (169073): Pin altera_reserved_tdi in I/O bank 1 uses VCCIO 3.3V
        Info (169073): Pin altera_reserved_tdo in I/O bank 1 uses VCCIO 3.3V
    Error (169026): Pin GPIO_1[17] with I/O standard assignment 1.2 V is incompatible with I/O bank 2. I/O standard 1.2 V, has a VCCIO requirement of 1.2V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169073): Pin LED[7] in I/O bank 2 uses VCCIO 3.3V File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 9
        Info (169073): Pin SW[0] in I/O bank 2 uses VCCIO 3.3V File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 12
    Error (169027): Pin GPIO_1[17] is incompatible with I/O bank 3.  Pin uses I/O standard 1.2 V, which has a VCCIO requirement incompatible with that bank's VCCIO setting or other pins that use I/O standard 3.3-V LVTTL. File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
    Error (169288): Too many bidirectional pins (19) are assigned in I/O bank 4. The I/O bank has only 18 pin location(s) supporting bidirectional operation. File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[0] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[1] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[2] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[3] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[4] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[5] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[6] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[7] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[8] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[9] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[10] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[11] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[12] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[13] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[14] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[15] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[16] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_1[16] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
    Error (169027): Pin GPIO_1[17] is incompatible with I/O bank 5.  Pin uses I/O standard 1.2 V, which has a VCCIO requirement incompatible with that bank's VCCIO setting or other pins that use I/O standard 3.3-V LVTTL. File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
    Error (169288): Too many bidirectional pins (12) are assigned in I/O bank 6. The I/O bank has only 11 pin location(s) supporting bidirectional operation. File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[17] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[18] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[19] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[20] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[21] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[22] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[23] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[24] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[25] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[26] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_1[15] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
    Error (169026): Pin GPIO_1[17] with I/O standard assignment 1.2 V is incompatible with I/O bank 7. I/O standard 1.2 V, has a VCCIO requirement of 1.2V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169073): Pin LED[0] in I/O bank 7 uses VCCIO 3.3V File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 9
        Info (169073): Pin LED[1] in I/O bank 7 uses VCCIO 3.3V File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 9
        Info (169073): Pin LED[2] in I/O bank 7 uses VCCIO 3.3V File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 9
        Info (169073): Pin LED[3] in I/O bank 7 uses VCCIO 3.3V File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 9
        Info (169073): Pin SW[2] in I/O bank 7 uses VCCIO 3.3V File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 12
    Error (169288): Too many bidirectional pins (23) are assigned in I/O bank 8. The I/O bank has only 22 pin location(s) supporting bidirectional operation. File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[27] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[28] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[29] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[30] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[31] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[32] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[33] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_1[0] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[1] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[2] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[3] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[4] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[5] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[6] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[7] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[8] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[9] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[10] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[11] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[12] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[13] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[14] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
Error (176210): Can't place pin GPIO_1[18] with I/O standard 1.2 V, Termination setting Off, and PCI I/O setting off due to device constraints File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
    Error (169026): Pin GPIO_1[18] with I/O standard assignment 1.2 V is incompatible with I/O bank 1. I/O standard 1.2 V, has a VCCIO requirement of 1.2V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169073): Pin KEY[1] in I/O bank 1 uses VCCIO 3.3V File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 6
        Info (169073): Pin LED[4] in I/O bank 1 uses VCCIO 3.3V File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 9
        Info (169073): Pin LED[5] in I/O bank 1 uses VCCIO 3.3V File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 9
        Info (169073): Pin LED[6] in I/O bank 1 uses VCCIO 3.3V File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 9
        Info (169073): Pin altera_reserved_tms in I/O bank 1 uses VCCIO 3.3V
        Info (169073): Pin altera_reserved_tck in I/O bank 1 uses VCCIO 3.3V
        Info (169073): Pin altera_reserved_tdi in I/O bank 1 uses VCCIO 3.3V
        Info (169073): Pin altera_reserved_tdo in I/O bank 1 uses VCCIO 3.3V
    Error (169026): Pin GPIO_1[18] with I/O standard assignment 1.2 V is incompatible with I/O bank 2. I/O standard 1.2 V, has a VCCIO requirement of 1.2V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169073): Pin LED[7] in I/O bank 2 uses VCCIO 3.3V File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 9
        Info (169073): Pin SW[0] in I/O bank 2 uses VCCIO 3.3V File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 12
    Error (169027): Pin GPIO_1[18] is incompatible with I/O bank 3.  Pin uses I/O standard 1.2 V, which has a VCCIO requirement incompatible with that bank's VCCIO setting or other pins that use I/O standard 3.3-V LVTTL. File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
    Error (169288): Too many bidirectional pins (19) are assigned in I/O bank 4. The I/O bank has only 18 pin location(s) supporting bidirectional operation. File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[0] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[1] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[2] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[3] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[4] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[5] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[6] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[7] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[8] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[9] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[10] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[11] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[12] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[13] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[14] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[15] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[16] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_1[16] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
    Error (169027): Pin GPIO_1[18] is incompatible with I/O bank 5.  Pin uses I/O standard 1.2 V, which has a VCCIO requirement incompatible with that bank's VCCIO setting or other pins that use I/O standard 3.3-V LVTTL. File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
    Error (169288): Too many bidirectional pins (12) are assigned in I/O bank 6. The I/O bank has only 11 pin location(s) supporting bidirectional operation. File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[17] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[18] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[19] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[20] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[21] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[22] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[23] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[24] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[25] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[26] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_1[15] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
    Error (169026): Pin GPIO_1[18] with I/O standard assignment 1.2 V is incompatible with I/O bank 7. I/O standard 1.2 V, has a VCCIO requirement of 1.2V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169073): Pin LED[0] in I/O bank 7 uses VCCIO 3.3V File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 9
        Info (169073): Pin LED[1] in I/O bank 7 uses VCCIO 3.3V File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 9
        Info (169073): Pin LED[2] in I/O bank 7 uses VCCIO 3.3V File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 9
        Info (169073): Pin LED[3] in I/O bank 7 uses VCCIO 3.3V File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 9
        Info (169073): Pin SW[2] in I/O bank 7 uses VCCIO 3.3V File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 12
    Error (169288): Too many bidirectional pins (23) are assigned in I/O bank 8. The I/O bank has only 22 pin location(s) supporting bidirectional operation. File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[27] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[28] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[29] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[30] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[31] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[32] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[33] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_1[0] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[1] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[2] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[3] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[4] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[5] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[6] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[7] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[8] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[9] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[10] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[11] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[12] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[13] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[14] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
Error (176210): Can't place pin GPIO_1[19] with I/O standard 1.2 V, Termination setting Off, and PCI I/O setting off due to device constraints File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
    Error (169026): Pin GPIO_1[19] with I/O standard assignment 1.2 V is incompatible with I/O bank 1. I/O standard 1.2 V, has a VCCIO requirement of 1.2V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169073): Pin KEY[1] in I/O bank 1 uses VCCIO 3.3V File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 6
        Info (169073): Pin LED[4] in I/O bank 1 uses VCCIO 3.3V File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 9
        Info (169073): Pin LED[5] in I/O bank 1 uses VCCIO 3.3V File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 9
        Info (169073): Pin LED[6] in I/O bank 1 uses VCCIO 3.3V File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 9
        Info (169073): Pin altera_reserved_tms in I/O bank 1 uses VCCIO 3.3V
        Info (169073): Pin altera_reserved_tck in I/O bank 1 uses VCCIO 3.3V
        Info (169073): Pin altera_reserved_tdi in I/O bank 1 uses VCCIO 3.3V
        Info (169073): Pin altera_reserved_tdo in I/O bank 1 uses VCCIO 3.3V
    Error (169026): Pin GPIO_1[19] with I/O standard assignment 1.2 V is incompatible with I/O bank 2. I/O standard 1.2 V, has a VCCIO requirement of 1.2V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169073): Pin LED[7] in I/O bank 2 uses VCCIO 3.3V File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 9
        Info (169073): Pin SW[0] in I/O bank 2 uses VCCIO 3.3V File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 12
    Error (169027): Pin GPIO_1[19] is incompatible with I/O bank 3.  Pin uses I/O standard 1.2 V, which has a VCCIO requirement incompatible with that bank's VCCIO setting or other pins that use I/O standard 3.3-V LVTTL. File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
    Error (169288): Too many bidirectional pins (19) are assigned in I/O bank 4. The I/O bank has only 18 pin location(s) supporting bidirectional operation. File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[0] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[1] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[2] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[3] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[4] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[5] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[6] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[7] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[8] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[9] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[10] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[11] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[12] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[13] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[14] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[15] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[16] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_1[16] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
    Error (169027): Pin GPIO_1[19] is incompatible with I/O bank 5.  Pin uses I/O standard 1.2 V, which has a VCCIO requirement incompatible with that bank's VCCIO setting or other pins that use I/O standard 3.3-V LVTTL. File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
    Error (169288): Too many bidirectional pins (12) are assigned in I/O bank 6. The I/O bank has only 11 pin location(s) supporting bidirectional operation. File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[17] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[18] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[19] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[20] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[21] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[22] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[23] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[24] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[25] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[26] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_1[15] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
    Error (169026): Pin GPIO_1[19] with I/O standard assignment 1.2 V is incompatible with I/O bank 7. I/O standard 1.2 V, has a VCCIO requirement of 1.2V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169073): Pin LED[0] in I/O bank 7 uses VCCIO 3.3V File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 9
        Info (169073): Pin LED[1] in I/O bank 7 uses VCCIO 3.3V File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 9
        Info (169073): Pin LED[2] in I/O bank 7 uses VCCIO 3.3V File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 9
        Info (169073): Pin LED[3] in I/O bank 7 uses VCCIO 3.3V File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 9
        Info (169073): Pin SW[2] in I/O bank 7 uses VCCIO 3.3V File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 12
    Error (169288): Too many bidirectional pins (23) are assigned in I/O bank 8. The I/O bank has only 22 pin location(s) supporting bidirectional operation. File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[27] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[28] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[29] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[30] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[31] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[32] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[33] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_1[0] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[1] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[2] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[3] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[4] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[5] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[6] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[7] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[8] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[9] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[10] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[11] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[12] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[13] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[14] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
Error (176210): Can't place pin GPIO_1[20] with I/O standard 1.2 V, Termination setting Off, and PCI I/O setting off due to device constraints File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
    Error (169026): Pin GPIO_1[20] with I/O standard assignment 1.2 V is incompatible with I/O bank 1. I/O standard 1.2 V, has a VCCIO requirement of 1.2V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169073): Pin KEY[1] in I/O bank 1 uses VCCIO 3.3V File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 6
        Info (169073): Pin LED[4] in I/O bank 1 uses VCCIO 3.3V File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 9
        Info (169073): Pin LED[5] in I/O bank 1 uses VCCIO 3.3V File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 9
        Info (169073): Pin LED[6] in I/O bank 1 uses VCCIO 3.3V File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 9
        Info (169073): Pin altera_reserved_tms in I/O bank 1 uses VCCIO 3.3V
        Info (169073): Pin altera_reserved_tck in I/O bank 1 uses VCCIO 3.3V
        Info (169073): Pin altera_reserved_tdi in I/O bank 1 uses VCCIO 3.3V
        Info (169073): Pin altera_reserved_tdo in I/O bank 1 uses VCCIO 3.3V
    Error (169026): Pin GPIO_1[20] with I/O standard assignment 1.2 V is incompatible with I/O bank 2. I/O standard 1.2 V, has a VCCIO requirement of 1.2V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169073): Pin LED[7] in I/O bank 2 uses VCCIO 3.3V File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 9
        Info (169073): Pin SW[0] in I/O bank 2 uses VCCIO 3.3V File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 12
    Error (169027): Pin GPIO_1[20] is incompatible with I/O bank 3.  Pin uses I/O standard 1.2 V, which has a VCCIO requirement incompatible with that bank's VCCIO setting or other pins that use I/O standard 3.3-V LVTTL. File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
    Error (169288): Too many bidirectional pins (19) are assigned in I/O bank 4. The I/O bank has only 18 pin location(s) supporting bidirectional operation. File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[0] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[1] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[2] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[3] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[4] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[5] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[6] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[7] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[8] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[9] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[10] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[11] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[12] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[13] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[14] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[15] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[16] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_1[16] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
    Error (169027): Pin GPIO_1[20] is incompatible with I/O bank 5.  Pin uses I/O standard 1.2 V, which has a VCCIO requirement incompatible with that bank's VCCIO setting or other pins that use I/O standard 3.3-V LVTTL. File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
    Error (169288): Too many bidirectional pins (12) are assigned in I/O bank 6. The I/O bank has only 11 pin location(s) supporting bidirectional operation. File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[17] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[18] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[19] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[20] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[21] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[22] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[23] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[24] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[25] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[26] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_1[15] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
    Error (169026): Pin GPIO_1[20] with I/O standard assignment 1.2 V is incompatible with I/O bank 7. I/O standard 1.2 V, has a VCCIO requirement of 1.2V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169073): Pin LED[0] in I/O bank 7 uses VCCIO 3.3V File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 9
        Info (169073): Pin LED[1] in I/O bank 7 uses VCCIO 3.3V File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 9
        Info (169073): Pin LED[2] in I/O bank 7 uses VCCIO 3.3V File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 9
        Info (169073): Pin LED[3] in I/O bank 7 uses VCCIO 3.3V File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 9
        Info (169073): Pin SW[2] in I/O bank 7 uses VCCIO 3.3V File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 12
    Error (169288): Too many bidirectional pins (23) are assigned in I/O bank 8. The I/O bank has only 22 pin location(s) supporting bidirectional operation. File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[27] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[28] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[29] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[30] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[31] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[32] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[33] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_1[0] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[1] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[2] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[3] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[4] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[5] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[6] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[7] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[8] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[9] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[10] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[11] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[12] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[13] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[14] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
Error (176210): Can't place pin GPIO_1[21] with I/O standard 1.2 V, Termination setting Off, and PCI I/O setting off due to device constraints File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
    Error (169026): Pin GPIO_1[21] with I/O standard assignment 1.2 V is incompatible with I/O bank 1. I/O standard 1.2 V, has a VCCIO requirement of 1.2V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169073): Pin KEY[1] in I/O bank 1 uses VCCIO 3.3V File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 6
        Info (169073): Pin LED[4] in I/O bank 1 uses VCCIO 3.3V File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 9
        Info (169073): Pin LED[5] in I/O bank 1 uses VCCIO 3.3V File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 9
        Info (169073): Pin LED[6] in I/O bank 1 uses VCCIO 3.3V File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 9
        Info (169073): Pin altera_reserved_tms in I/O bank 1 uses VCCIO 3.3V
        Info (169073): Pin altera_reserved_tck in I/O bank 1 uses VCCIO 3.3V
        Info (169073): Pin altera_reserved_tdi in I/O bank 1 uses VCCIO 3.3V
        Info (169073): Pin altera_reserved_tdo in I/O bank 1 uses VCCIO 3.3V
    Error (169026): Pin GPIO_1[21] with I/O standard assignment 1.2 V is incompatible with I/O bank 2. I/O standard 1.2 V, has a VCCIO requirement of 1.2V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169073): Pin LED[7] in I/O bank 2 uses VCCIO 3.3V File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 9
        Info (169073): Pin SW[0] in I/O bank 2 uses VCCIO 3.3V File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 12
    Error (169027): Pin GPIO_1[21] is incompatible with I/O bank 3.  Pin uses I/O standard 1.2 V, which has a VCCIO requirement incompatible with that bank's VCCIO setting or other pins that use I/O standard 3.3-V LVTTL. File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
    Error (169288): Too many bidirectional pins (19) are assigned in I/O bank 4. The I/O bank has only 18 pin location(s) supporting bidirectional operation. File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[0] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[1] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[2] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[3] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[4] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[5] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[6] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[7] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[8] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[9] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[10] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[11] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[12] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[13] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[14] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[15] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[16] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_1[16] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
    Error (169027): Pin GPIO_1[21] is incompatible with I/O bank 5.  Pin uses I/O standard 1.2 V, which has a VCCIO requirement incompatible with that bank's VCCIO setting or other pins that use I/O standard 3.3-V LVTTL. File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
    Error (169288): Too many bidirectional pins (12) are assigned in I/O bank 6. The I/O bank has only 11 pin location(s) supporting bidirectional operation. File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[17] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[18] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[19] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[20] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[21] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[22] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[23] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[24] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[25] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[26] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_1[15] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
    Error (169026): Pin GPIO_1[21] with I/O standard assignment 1.2 V is incompatible with I/O bank 7. I/O standard 1.2 V, has a VCCIO requirement of 1.2V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169073): Pin LED[0] in I/O bank 7 uses VCCIO 3.3V File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 9
        Info (169073): Pin LED[1] in I/O bank 7 uses VCCIO 3.3V File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 9
        Info (169073): Pin LED[2] in I/O bank 7 uses VCCIO 3.3V File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 9
        Info (169073): Pin LED[3] in I/O bank 7 uses VCCIO 3.3V File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 9
        Info (169073): Pin SW[2] in I/O bank 7 uses VCCIO 3.3V File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 12
    Error (169288): Too many bidirectional pins (23) are assigned in I/O bank 8. The I/O bank has only 22 pin location(s) supporting bidirectional operation. File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[27] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[28] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[29] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[30] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[31] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[32] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[33] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_1[0] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[1] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[2] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[3] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[4] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[5] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[6] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[7] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[8] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[9] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[10] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[11] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[12] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[13] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[14] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
Error (176210): Can't place pin GPIO_1[22] with I/O standard 1.2 V, Termination setting Off, and PCI I/O setting off due to device constraints File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
    Error (169026): Pin GPIO_1[22] with I/O standard assignment 1.2 V is incompatible with I/O bank 1. I/O standard 1.2 V, has a VCCIO requirement of 1.2V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169073): Pin KEY[1] in I/O bank 1 uses VCCIO 3.3V File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 6
        Info (169073): Pin LED[4] in I/O bank 1 uses VCCIO 3.3V File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 9
        Info (169073): Pin LED[5] in I/O bank 1 uses VCCIO 3.3V File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 9
        Info (169073): Pin LED[6] in I/O bank 1 uses VCCIO 3.3V File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 9
        Info (169073): Pin altera_reserved_tms in I/O bank 1 uses VCCIO 3.3V
        Info (169073): Pin altera_reserved_tck in I/O bank 1 uses VCCIO 3.3V
        Info (169073): Pin altera_reserved_tdi in I/O bank 1 uses VCCIO 3.3V
        Info (169073): Pin altera_reserved_tdo in I/O bank 1 uses VCCIO 3.3V
    Error (169026): Pin GPIO_1[22] with I/O standard assignment 1.2 V is incompatible with I/O bank 2. I/O standard 1.2 V, has a VCCIO requirement of 1.2V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169073): Pin LED[7] in I/O bank 2 uses VCCIO 3.3V File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 9
        Info (169073): Pin SW[0] in I/O bank 2 uses VCCIO 3.3V File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 12
    Error (169027): Pin GPIO_1[22] is incompatible with I/O bank 3.  Pin uses I/O standard 1.2 V, which has a VCCIO requirement incompatible with that bank's VCCIO setting or other pins that use I/O standard 3.3-V LVTTL. File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
    Error (169288): Too many bidirectional pins (19) are assigned in I/O bank 4. The I/O bank has only 18 pin location(s) supporting bidirectional operation. File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[0] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[1] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[2] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[3] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[4] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[5] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[6] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[7] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[8] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[9] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[10] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[11] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[12] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[13] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[14] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[15] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[16] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_1[16] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
    Error (169027): Pin GPIO_1[22] is incompatible with I/O bank 5.  Pin uses I/O standard 1.2 V, which has a VCCIO requirement incompatible with that bank's VCCIO setting or other pins that use I/O standard 3.3-V LVTTL. File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
    Error (169288): Too many bidirectional pins (12) are assigned in I/O bank 6. The I/O bank has only 11 pin location(s) supporting bidirectional operation. File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[17] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[18] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[19] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[20] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[21] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[22] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[23] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[24] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[25] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[26] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_1[15] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
    Error (169026): Pin GPIO_1[22] with I/O standard assignment 1.2 V is incompatible with I/O bank 7. I/O standard 1.2 V, has a VCCIO requirement of 1.2V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169073): Pin LED[0] in I/O bank 7 uses VCCIO 3.3V File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 9
        Info (169073): Pin LED[1] in I/O bank 7 uses VCCIO 3.3V File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 9
        Info (169073): Pin LED[2] in I/O bank 7 uses VCCIO 3.3V File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 9
        Info (169073): Pin LED[3] in I/O bank 7 uses VCCIO 3.3V File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 9
        Info (169073): Pin SW[2] in I/O bank 7 uses VCCIO 3.3V File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 12
    Error (169288): Too many bidirectional pins (23) are assigned in I/O bank 8. The I/O bank has only 22 pin location(s) supporting bidirectional operation. File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[27] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[28] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[29] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[30] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[31] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[32] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[33] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_1[0] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[1] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[2] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[3] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[4] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[5] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[6] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[7] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[8] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[9] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[10] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[11] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[12] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[13] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[14] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
Error (176210): Can't place pin GPIO_1[23] with I/O standard 1.2 V, Termination setting Off, and PCI I/O setting off due to device constraints File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
    Error (169026): Pin GPIO_1[23] with I/O standard assignment 1.2 V is incompatible with I/O bank 1. I/O standard 1.2 V, has a VCCIO requirement of 1.2V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169073): Pin KEY[1] in I/O bank 1 uses VCCIO 3.3V File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 6
        Info (169073): Pin LED[4] in I/O bank 1 uses VCCIO 3.3V File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 9
        Info (169073): Pin LED[5] in I/O bank 1 uses VCCIO 3.3V File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 9
        Info (169073): Pin LED[6] in I/O bank 1 uses VCCIO 3.3V File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 9
        Info (169073): Pin altera_reserved_tms in I/O bank 1 uses VCCIO 3.3V
        Info (169073): Pin altera_reserved_tck in I/O bank 1 uses VCCIO 3.3V
        Info (169073): Pin altera_reserved_tdi in I/O bank 1 uses VCCIO 3.3V
        Info (169073): Pin altera_reserved_tdo in I/O bank 1 uses VCCIO 3.3V
    Error (169026): Pin GPIO_1[23] with I/O standard assignment 1.2 V is incompatible with I/O bank 2. I/O standard 1.2 V, has a VCCIO requirement of 1.2V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169073): Pin LED[7] in I/O bank 2 uses VCCIO 3.3V File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 9
        Info (169073): Pin SW[0] in I/O bank 2 uses VCCIO 3.3V File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 12
    Error (169027): Pin GPIO_1[23] is incompatible with I/O bank 3.  Pin uses I/O standard 1.2 V, which has a VCCIO requirement incompatible with that bank's VCCIO setting or other pins that use I/O standard 3.3-V LVTTL. File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
    Error (169288): Too many bidirectional pins (19) are assigned in I/O bank 4. The I/O bank has only 18 pin location(s) supporting bidirectional operation. File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[0] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[1] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[2] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[3] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[4] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[5] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[6] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[7] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[8] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[9] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[10] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[11] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[12] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[13] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[14] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[15] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[16] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_1[16] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
    Error (169027): Pin GPIO_1[23] is incompatible with I/O bank 5.  Pin uses I/O standard 1.2 V, which has a VCCIO requirement incompatible with that bank's VCCIO setting or other pins that use I/O standard 3.3-V LVTTL. File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
    Error (169288): Too many bidirectional pins (12) are assigned in I/O bank 6. The I/O bank has only 11 pin location(s) supporting bidirectional operation. File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[17] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[18] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[19] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[20] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[21] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[22] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[23] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[24] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[25] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[26] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_1[15] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
    Error (169026): Pin GPIO_1[23] with I/O standard assignment 1.2 V is incompatible with I/O bank 7. I/O standard 1.2 V, has a VCCIO requirement of 1.2V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169073): Pin LED[0] in I/O bank 7 uses VCCIO 3.3V File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 9
        Info (169073): Pin LED[1] in I/O bank 7 uses VCCIO 3.3V File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 9
        Info (169073): Pin LED[2] in I/O bank 7 uses VCCIO 3.3V File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 9
        Info (169073): Pin LED[3] in I/O bank 7 uses VCCIO 3.3V File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 9
        Info (169073): Pin SW[2] in I/O bank 7 uses VCCIO 3.3V File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 12
    Error (169288): Too many bidirectional pins (23) are assigned in I/O bank 8. The I/O bank has only 22 pin location(s) supporting bidirectional operation. File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[27] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[28] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[29] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[30] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[31] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[32] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[33] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_1[0] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[1] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[2] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[3] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[4] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[5] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[6] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[7] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[8] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[9] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[10] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[11] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[12] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[13] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[14] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
Error (176210): Can't place pin GPIO_1[24] with I/O standard 1.2 V, Termination setting Off, and PCI I/O setting off due to device constraints File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
    Error (169026): Pin GPIO_1[24] with I/O standard assignment 1.2 V is incompatible with I/O bank 1. I/O standard 1.2 V, has a VCCIO requirement of 1.2V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169073): Pin KEY[1] in I/O bank 1 uses VCCIO 3.3V File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 6
        Info (169073): Pin LED[4] in I/O bank 1 uses VCCIO 3.3V File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 9
        Info (169073): Pin LED[5] in I/O bank 1 uses VCCIO 3.3V File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 9
        Info (169073): Pin LED[6] in I/O bank 1 uses VCCIO 3.3V File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 9
        Info (169073): Pin altera_reserved_tms in I/O bank 1 uses VCCIO 3.3V
        Info (169073): Pin altera_reserved_tck in I/O bank 1 uses VCCIO 3.3V
        Info (169073): Pin altera_reserved_tdi in I/O bank 1 uses VCCIO 3.3V
        Info (169073): Pin altera_reserved_tdo in I/O bank 1 uses VCCIO 3.3V
    Error (169026): Pin GPIO_1[24] with I/O standard assignment 1.2 V is incompatible with I/O bank 2. I/O standard 1.2 V, has a VCCIO requirement of 1.2V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169073): Pin LED[7] in I/O bank 2 uses VCCIO 3.3V File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 9
        Info (169073): Pin SW[0] in I/O bank 2 uses VCCIO 3.3V File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 12
    Error (169027): Pin GPIO_1[24] is incompatible with I/O bank 3.  Pin uses I/O standard 1.2 V, which has a VCCIO requirement incompatible with that bank's VCCIO setting or other pins that use I/O standard 3.3-V LVTTL. File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
    Error (169288): Too many bidirectional pins (19) are assigned in I/O bank 4. The I/O bank has only 18 pin location(s) supporting bidirectional operation. File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[0] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[1] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[2] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[3] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[4] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[5] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[6] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[7] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[8] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[9] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[10] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[11] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[12] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[13] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[14] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[15] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[16] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_1[16] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
    Error (169027): Pin GPIO_1[24] is incompatible with I/O bank 5.  Pin uses I/O standard 1.2 V, which has a VCCIO requirement incompatible with that bank's VCCIO setting or other pins that use I/O standard 3.3-V LVTTL. File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
    Error (169288): Too many bidirectional pins (12) are assigned in I/O bank 6. The I/O bank has only 11 pin location(s) supporting bidirectional operation. File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[17] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[18] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[19] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[20] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[21] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[22] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[23] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[24] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[25] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[26] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_1[15] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
    Error (169026): Pin GPIO_1[24] with I/O standard assignment 1.2 V is incompatible with I/O bank 7. I/O standard 1.2 V, has a VCCIO requirement of 1.2V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169073): Pin LED[0] in I/O bank 7 uses VCCIO 3.3V File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 9
        Info (169073): Pin LED[1] in I/O bank 7 uses VCCIO 3.3V File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 9
        Info (169073): Pin LED[2] in I/O bank 7 uses VCCIO 3.3V File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 9
        Info (169073): Pin LED[3] in I/O bank 7 uses VCCIO 3.3V File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 9
        Info (169073): Pin SW[2] in I/O bank 7 uses VCCIO 3.3V File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 12
    Error (169288): Too many bidirectional pins (23) are assigned in I/O bank 8. The I/O bank has only 22 pin location(s) supporting bidirectional operation. File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[27] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[28] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[29] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[30] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[31] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[32] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[33] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_1[0] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[1] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[2] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[3] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[4] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[5] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[6] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[7] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[8] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[9] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[10] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[11] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[12] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[13] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[14] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
Error (176210): Can't place pin GPIO_1[25] with I/O standard 1.2 V, Termination setting Off, and PCI I/O setting off due to device constraints File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
    Error (169026): Pin GPIO_1[25] with I/O standard assignment 1.2 V is incompatible with I/O bank 1. I/O standard 1.2 V, has a VCCIO requirement of 1.2V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169073): Pin KEY[1] in I/O bank 1 uses VCCIO 3.3V File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 6
        Info (169073): Pin LED[4] in I/O bank 1 uses VCCIO 3.3V File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 9
        Info (169073): Pin LED[5] in I/O bank 1 uses VCCIO 3.3V File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 9
        Info (169073): Pin LED[6] in I/O bank 1 uses VCCIO 3.3V File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 9
        Info (169073): Pin altera_reserved_tms in I/O bank 1 uses VCCIO 3.3V
        Info (169073): Pin altera_reserved_tck in I/O bank 1 uses VCCIO 3.3V
        Info (169073): Pin altera_reserved_tdi in I/O bank 1 uses VCCIO 3.3V
        Info (169073): Pin altera_reserved_tdo in I/O bank 1 uses VCCIO 3.3V
    Error (169026): Pin GPIO_1[25] with I/O standard assignment 1.2 V is incompatible with I/O bank 2. I/O standard 1.2 V, has a VCCIO requirement of 1.2V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169073): Pin LED[7] in I/O bank 2 uses VCCIO 3.3V File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 9
        Info (169073): Pin SW[0] in I/O bank 2 uses VCCIO 3.3V File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 12
    Error (169027): Pin GPIO_1[25] is incompatible with I/O bank 3.  Pin uses I/O standard 1.2 V, which has a VCCIO requirement incompatible with that bank's VCCIO setting or other pins that use I/O standard 3.3-V LVTTL. File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
    Error (169288): Too many bidirectional pins (19) are assigned in I/O bank 4. The I/O bank has only 18 pin location(s) supporting bidirectional operation. File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[0] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[1] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[2] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[3] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[4] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[5] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[6] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[7] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[8] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[9] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[10] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[11] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[12] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[13] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[14] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[15] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[16] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_1[16] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
    Error (169027): Pin GPIO_1[25] is incompatible with I/O bank 5.  Pin uses I/O standard 1.2 V, which has a VCCIO requirement incompatible with that bank's VCCIO setting or other pins that use I/O standard 3.3-V LVTTL. File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
    Error (169288): Too many bidirectional pins (12) are assigned in I/O bank 6. The I/O bank has only 11 pin location(s) supporting bidirectional operation. File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[17] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[18] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[19] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[20] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[21] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[22] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[23] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[24] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[25] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[26] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_1[15] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
    Error (169026): Pin GPIO_1[25] with I/O standard assignment 1.2 V is incompatible with I/O bank 7. I/O standard 1.2 V, has a VCCIO requirement of 1.2V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169073): Pin LED[0] in I/O bank 7 uses VCCIO 3.3V File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 9
        Info (169073): Pin LED[1] in I/O bank 7 uses VCCIO 3.3V File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 9
        Info (169073): Pin LED[2] in I/O bank 7 uses VCCIO 3.3V File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 9
        Info (169073): Pin LED[3] in I/O bank 7 uses VCCIO 3.3V File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 9
        Info (169073): Pin SW[2] in I/O bank 7 uses VCCIO 3.3V File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 12
    Error (169288): Too many bidirectional pins (23) are assigned in I/O bank 8. The I/O bank has only 22 pin location(s) supporting bidirectional operation. File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[27] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[28] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[29] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[30] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[31] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[32] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[33] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_1[0] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[1] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[2] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[3] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[4] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[5] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[6] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[7] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[8] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[9] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[10] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[11] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[12] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[13] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[14] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
Error (176210): Can't place pin GPIO_1[26] with I/O standard 1.2 V, Termination setting Off, and PCI I/O setting off due to device constraints File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
    Error (169026): Pin GPIO_1[26] with I/O standard assignment 1.2 V is incompatible with I/O bank 1. I/O standard 1.2 V, has a VCCIO requirement of 1.2V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169073): Pin KEY[1] in I/O bank 1 uses VCCIO 3.3V File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 6
        Info (169073): Pin LED[4] in I/O bank 1 uses VCCIO 3.3V File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 9
        Info (169073): Pin LED[5] in I/O bank 1 uses VCCIO 3.3V File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 9
        Info (169073): Pin LED[6] in I/O bank 1 uses VCCIO 3.3V File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 9
        Info (169073): Pin altera_reserved_tms in I/O bank 1 uses VCCIO 3.3V
        Info (169073): Pin altera_reserved_tck in I/O bank 1 uses VCCIO 3.3V
        Info (169073): Pin altera_reserved_tdi in I/O bank 1 uses VCCIO 3.3V
        Info (169073): Pin altera_reserved_tdo in I/O bank 1 uses VCCIO 3.3V
    Error (169026): Pin GPIO_1[26] with I/O standard assignment 1.2 V is incompatible with I/O bank 2. I/O standard 1.2 V, has a VCCIO requirement of 1.2V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169073): Pin LED[7] in I/O bank 2 uses VCCIO 3.3V File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 9
        Info (169073): Pin SW[0] in I/O bank 2 uses VCCIO 3.3V File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 12
    Error (169027): Pin GPIO_1[26] is incompatible with I/O bank 3.  Pin uses I/O standard 1.2 V, which has a VCCIO requirement incompatible with that bank's VCCIO setting or other pins that use I/O standard 3.3-V LVTTL. File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
    Error (169288): Too many bidirectional pins (19) are assigned in I/O bank 4. The I/O bank has only 18 pin location(s) supporting bidirectional operation. File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[0] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[1] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[2] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[3] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[4] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[5] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[6] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[7] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[8] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[9] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[10] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[11] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[12] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[13] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[14] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[15] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[16] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_1[16] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
    Error (169027): Pin GPIO_1[26] is incompatible with I/O bank 5.  Pin uses I/O standard 1.2 V, which has a VCCIO requirement incompatible with that bank's VCCIO setting or other pins that use I/O standard 3.3-V LVTTL. File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
    Error (169288): Too many bidirectional pins (12) are assigned in I/O bank 6. The I/O bank has only 11 pin location(s) supporting bidirectional operation. File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[17] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[18] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[19] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[20] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[21] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[22] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[23] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[24] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[25] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[26] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_1[15] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
    Error (169026): Pin GPIO_1[26] with I/O standard assignment 1.2 V is incompatible with I/O bank 7. I/O standard 1.2 V, has a VCCIO requirement of 1.2V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169073): Pin LED[0] in I/O bank 7 uses VCCIO 3.3V File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 9
        Info (169073): Pin LED[1] in I/O bank 7 uses VCCIO 3.3V File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 9
        Info (169073): Pin LED[2] in I/O bank 7 uses VCCIO 3.3V File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 9
        Info (169073): Pin LED[3] in I/O bank 7 uses VCCIO 3.3V File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 9
        Info (169073): Pin SW[2] in I/O bank 7 uses VCCIO 3.3V File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 12
    Error (169288): Too many bidirectional pins (23) are assigned in I/O bank 8. The I/O bank has only 22 pin location(s) supporting bidirectional operation. File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[27] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[28] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[29] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[30] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[31] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[32] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[33] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_1[0] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[1] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[2] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[3] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[4] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[5] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[6] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[7] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[8] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[9] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[10] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[11] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[12] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[13] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[14] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
Error (176210): Can't place pin GPIO_1[27] with I/O standard 1.2 V, Termination setting Off, and PCI I/O setting off due to device constraints File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
    Error (169026): Pin GPIO_1[27] with I/O standard assignment 1.2 V is incompatible with I/O bank 1. I/O standard 1.2 V, has a VCCIO requirement of 1.2V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169073): Pin KEY[1] in I/O bank 1 uses VCCIO 3.3V File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 6
        Info (169073): Pin LED[4] in I/O bank 1 uses VCCIO 3.3V File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 9
        Info (169073): Pin LED[5] in I/O bank 1 uses VCCIO 3.3V File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 9
        Info (169073): Pin LED[6] in I/O bank 1 uses VCCIO 3.3V File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 9
        Info (169073): Pin altera_reserved_tms in I/O bank 1 uses VCCIO 3.3V
        Info (169073): Pin altera_reserved_tck in I/O bank 1 uses VCCIO 3.3V
        Info (169073): Pin altera_reserved_tdi in I/O bank 1 uses VCCIO 3.3V
        Info (169073): Pin altera_reserved_tdo in I/O bank 1 uses VCCIO 3.3V
    Error (169026): Pin GPIO_1[27] with I/O standard assignment 1.2 V is incompatible with I/O bank 2. I/O standard 1.2 V, has a VCCIO requirement of 1.2V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169073): Pin LED[7] in I/O bank 2 uses VCCIO 3.3V File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 9
        Info (169073): Pin SW[0] in I/O bank 2 uses VCCIO 3.3V File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 12
    Error (169027): Pin GPIO_1[27] is incompatible with I/O bank 3.  Pin uses I/O standard 1.2 V, which has a VCCIO requirement incompatible with that bank's VCCIO setting or other pins that use I/O standard 3.3-V LVTTL. File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
    Error (169288): Too many bidirectional pins (19) are assigned in I/O bank 4. The I/O bank has only 18 pin location(s) supporting bidirectional operation. File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[0] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[1] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[2] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[3] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[4] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[5] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[6] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[7] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[8] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[9] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[10] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[11] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[12] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[13] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[14] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[15] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[16] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_1[16] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
    Error (169027): Pin GPIO_1[27] is incompatible with I/O bank 5.  Pin uses I/O standard 1.2 V, which has a VCCIO requirement incompatible with that bank's VCCIO setting or other pins that use I/O standard 3.3-V LVTTL. File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
    Error (169288): Too many bidirectional pins (12) are assigned in I/O bank 6. The I/O bank has only 11 pin location(s) supporting bidirectional operation. File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[17] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[18] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[19] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[20] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[21] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[22] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[23] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[24] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[25] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[26] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_1[15] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
    Error (169026): Pin GPIO_1[27] with I/O standard assignment 1.2 V is incompatible with I/O bank 7. I/O standard 1.2 V, has a VCCIO requirement of 1.2V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169073): Pin LED[0] in I/O bank 7 uses VCCIO 3.3V File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 9
        Info (169073): Pin LED[1] in I/O bank 7 uses VCCIO 3.3V File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 9
        Info (169073): Pin LED[2] in I/O bank 7 uses VCCIO 3.3V File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 9
        Info (169073): Pin LED[3] in I/O bank 7 uses VCCIO 3.3V File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 9
        Info (169073): Pin SW[2] in I/O bank 7 uses VCCIO 3.3V File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 12
    Error (169288): Too many bidirectional pins (23) are assigned in I/O bank 8. The I/O bank has only 22 pin location(s) supporting bidirectional operation. File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[27] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[28] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[29] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[30] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[31] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[32] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[33] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_1[0] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[1] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[2] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[3] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[4] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[5] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[6] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[7] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[8] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[9] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[10] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[11] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[12] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[13] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[14] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
Error (176210): Can't place pin GPIO_1[28] with I/O standard 1.2 V, Termination setting Off, and PCI I/O setting off due to device constraints File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
    Error (169026): Pin GPIO_1[28] with I/O standard assignment 1.2 V is incompatible with I/O bank 1. I/O standard 1.2 V, has a VCCIO requirement of 1.2V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169073): Pin KEY[1] in I/O bank 1 uses VCCIO 3.3V File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 6
        Info (169073): Pin LED[4] in I/O bank 1 uses VCCIO 3.3V File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 9
        Info (169073): Pin LED[5] in I/O bank 1 uses VCCIO 3.3V File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 9
        Info (169073): Pin LED[6] in I/O bank 1 uses VCCIO 3.3V File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 9
        Info (169073): Pin altera_reserved_tms in I/O bank 1 uses VCCIO 3.3V
        Info (169073): Pin altera_reserved_tck in I/O bank 1 uses VCCIO 3.3V
        Info (169073): Pin altera_reserved_tdi in I/O bank 1 uses VCCIO 3.3V
        Info (169073): Pin altera_reserved_tdo in I/O bank 1 uses VCCIO 3.3V
    Error (169026): Pin GPIO_1[28] with I/O standard assignment 1.2 V is incompatible with I/O bank 2. I/O standard 1.2 V, has a VCCIO requirement of 1.2V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169073): Pin LED[7] in I/O bank 2 uses VCCIO 3.3V File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 9
        Info (169073): Pin SW[0] in I/O bank 2 uses VCCIO 3.3V File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 12
    Error (169027): Pin GPIO_1[28] is incompatible with I/O bank 3.  Pin uses I/O standard 1.2 V, which has a VCCIO requirement incompatible with that bank's VCCIO setting or other pins that use I/O standard 3.3-V LVTTL. File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
    Error (169288): Too many bidirectional pins (19) are assigned in I/O bank 4. The I/O bank has only 18 pin location(s) supporting bidirectional operation. File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[0] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[1] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[2] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[3] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[4] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[5] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[6] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[7] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[8] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[9] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[10] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[11] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[12] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[13] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[14] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[15] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[16] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_1[16] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
    Error (169027): Pin GPIO_1[28] is incompatible with I/O bank 5.  Pin uses I/O standard 1.2 V, which has a VCCIO requirement incompatible with that bank's VCCIO setting or other pins that use I/O standard 3.3-V LVTTL. File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
    Error (169288): Too many bidirectional pins (12) are assigned in I/O bank 6. The I/O bank has only 11 pin location(s) supporting bidirectional operation. File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[17] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[18] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[19] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[20] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[21] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[22] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[23] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[24] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[25] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[26] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_1[15] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
    Error (169026): Pin GPIO_1[28] with I/O standard assignment 1.2 V is incompatible with I/O bank 7. I/O standard 1.2 V, has a VCCIO requirement of 1.2V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169073): Pin LED[0] in I/O bank 7 uses VCCIO 3.3V File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 9
        Info (169073): Pin LED[1] in I/O bank 7 uses VCCIO 3.3V File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 9
        Info (169073): Pin LED[2] in I/O bank 7 uses VCCIO 3.3V File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 9
        Info (169073): Pin LED[3] in I/O bank 7 uses VCCIO 3.3V File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 9
        Info (169073): Pin SW[2] in I/O bank 7 uses VCCIO 3.3V File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 12
    Error (169288): Too many bidirectional pins (23) are assigned in I/O bank 8. The I/O bank has only 22 pin location(s) supporting bidirectional operation. File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[27] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[28] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[29] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[30] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[31] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[32] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[33] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_1[0] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[1] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[2] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[3] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[4] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[5] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[6] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[7] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[8] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[9] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[10] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[11] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[12] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[13] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[14] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
Error (176210): Can't place pin GPIO_1[29] with I/O standard 1.2 V, Termination setting Off, and PCI I/O setting off due to device constraints File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
    Error (169026): Pin GPIO_1[29] with I/O standard assignment 1.2 V is incompatible with I/O bank 1. I/O standard 1.2 V, has a VCCIO requirement of 1.2V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169073): Pin KEY[1] in I/O bank 1 uses VCCIO 3.3V File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 6
        Info (169073): Pin LED[4] in I/O bank 1 uses VCCIO 3.3V File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 9
        Info (169073): Pin LED[5] in I/O bank 1 uses VCCIO 3.3V File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 9
        Info (169073): Pin LED[6] in I/O bank 1 uses VCCIO 3.3V File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 9
        Info (169073): Pin altera_reserved_tms in I/O bank 1 uses VCCIO 3.3V
        Info (169073): Pin altera_reserved_tck in I/O bank 1 uses VCCIO 3.3V
        Info (169073): Pin altera_reserved_tdi in I/O bank 1 uses VCCIO 3.3V
        Info (169073): Pin altera_reserved_tdo in I/O bank 1 uses VCCIO 3.3V
    Error (169026): Pin GPIO_1[29] with I/O standard assignment 1.2 V is incompatible with I/O bank 2. I/O standard 1.2 V, has a VCCIO requirement of 1.2V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169073): Pin LED[7] in I/O bank 2 uses VCCIO 3.3V File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 9
        Info (169073): Pin SW[0] in I/O bank 2 uses VCCIO 3.3V File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 12
    Error (169027): Pin GPIO_1[29] is incompatible with I/O bank 3.  Pin uses I/O standard 1.2 V, which has a VCCIO requirement incompatible with that bank's VCCIO setting or other pins that use I/O standard 3.3-V LVTTL. File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
    Error (169288): Too many bidirectional pins (19) are assigned in I/O bank 4. The I/O bank has only 18 pin location(s) supporting bidirectional operation. File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[0] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[1] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[2] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[3] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[4] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[5] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[6] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[7] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[8] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[9] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[10] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[11] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[12] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[13] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[14] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[15] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[16] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_1[16] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
    Error (169027): Pin GPIO_1[29] is incompatible with I/O bank 5.  Pin uses I/O standard 1.2 V, which has a VCCIO requirement incompatible with that bank's VCCIO setting or other pins that use I/O standard 3.3-V LVTTL. File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
    Error (169288): Too many bidirectional pins (12) are assigned in I/O bank 6. The I/O bank has only 11 pin location(s) supporting bidirectional operation. File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[17] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[18] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[19] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[20] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[21] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[22] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[23] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[24] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[25] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[26] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_1[15] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
    Error (169026): Pin GPIO_1[29] with I/O standard assignment 1.2 V is incompatible with I/O bank 7. I/O standard 1.2 V, has a VCCIO requirement of 1.2V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169073): Pin LED[0] in I/O bank 7 uses VCCIO 3.3V File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 9
        Info (169073): Pin LED[1] in I/O bank 7 uses VCCIO 3.3V File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 9
        Info (169073): Pin LED[2] in I/O bank 7 uses VCCIO 3.3V File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 9
        Info (169073): Pin LED[3] in I/O bank 7 uses VCCIO 3.3V File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 9
        Info (169073): Pin SW[2] in I/O bank 7 uses VCCIO 3.3V File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 12
    Error (169288): Too many bidirectional pins (23) are assigned in I/O bank 8. The I/O bank has only 22 pin location(s) supporting bidirectional operation. File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[27] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[28] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[29] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[30] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[31] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[32] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[33] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_1[0] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[1] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[2] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[3] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[4] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[5] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[6] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[7] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[8] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[9] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[10] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[11] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[12] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[13] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[14] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
Error (176210): Can't place pin GPIO_1[30] with I/O standard 1.2 V, Termination setting Off, and PCI I/O setting off due to device constraints File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
    Error (169026): Pin GPIO_1[30] with I/O standard assignment 1.2 V is incompatible with I/O bank 1. I/O standard 1.2 V, has a VCCIO requirement of 1.2V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169073): Pin KEY[1] in I/O bank 1 uses VCCIO 3.3V File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 6
        Info (169073): Pin LED[4] in I/O bank 1 uses VCCIO 3.3V File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 9
        Info (169073): Pin LED[5] in I/O bank 1 uses VCCIO 3.3V File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 9
        Info (169073): Pin LED[6] in I/O bank 1 uses VCCIO 3.3V File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 9
        Info (169073): Pin altera_reserved_tms in I/O bank 1 uses VCCIO 3.3V
        Info (169073): Pin altera_reserved_tck in I/O bank 1 uses VCCIO 3.3V
        Info (169073): Pin altera_reserved_tdi in I/O bank 1 uses VCCIO 3.3V
        Info (169073): Pin altera_reserved_tdo in I/O bank 1 uses VCCIO 3.3V
    Error (169026): Pin GPIO_1[30] with I/O standard assignment 1.2 V is incompatible with I/O bank 2. I/O standard 1.2 V, has a VCCIO requirement of 1.2V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169073): Pin LED[7] in I/O bank 2 uses VCCIO 3.3V File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 9
        Info (169073): Pin SW[0] in I/O bank 2 uses VCCIO 3.3V File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 12
    Error (169027): Pin GPIO_1[30] is incompatible with I/O bank 3.  Pin uses I/O standard 1.2 V, which has a VCCIO requirement incompatible with that bank's VCCIO setting or other pins that use I/O standard 3.3-V LVTTL. File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
    Error (169288): Too many bidirectional pins (19) are assigned in I/O bank 4. The I/O bank has only 18 pin location(s) supporting bidirectional operation. File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[0] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[1] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[2] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[3] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[4] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[5] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[6] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[7] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[8] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[9] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[10] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[11] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[12] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[13] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[14] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[15] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[16] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_1[16] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
    Error (169027): Pin GPIO_1[30] is incompatible with I/O bank 5.  Pin uses I/O standard 1.2 V, which has a VCCIO requirement incompatible with that bank's VCCIO setting or other pins that use I/O standard 3.3-V LVTTL. File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
    Error (169288): Too many bidirectional pins (12) are assigned in I/O bank 6. The I/O bank has only 11 pin location(s) supporting bidirectional operation. File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[17] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[18] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[19] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[20] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[21] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[22] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[23] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[24] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[25] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[26] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_1[15] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
    Error (169026): Pin GPIO_1[30] with I/O standard assignment 1.2 V is incompatible with I/O bank 7. I/O standard 1.2 V, has a VCCIO requirement of 1.2V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169073): Pin LED[0] in I/O bank 7 uses VCCIO 3.3V File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 9
        Info (169073): Pin LED[1] in I/O bank 7 uses VCCIO 3.3V File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 9
        Info (169073): Pin LED[2] in I/O bank 7 uses VCCIO 3.3V File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 9
        Info (169073): Pin LED[3] in I/O bank 7 uses VCCIO 3.3V File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 9
        Info (169073): Pin SW[2] in I/O bank 7 uses VCCIO 3.3V File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 12
    Error (169288): Too many bidirectional pins (23) are assigned in I/O bank 8. The I/O bank has only 22 pin location(s) supporting bidirectional operation. File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[27] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[28] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[29] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[30] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[31] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[32] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[33] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_1[0] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[1] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[2] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[3] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[4] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[5] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[6] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[7] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[8] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[9] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[10] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[11] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[12] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[13] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[14] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
Error (176210): Can't place pin GPIO_1[31] with I/O standard 1.2 V, Termination setting Off, and PCI I/O setting off due to device constraints File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
    Error (169026): Pin GPIO_1[31] with I/O standard assignment 1.2 V is incompatible with I/O bank 1. I/O standard 1.2 V, has a VCCIO requirement of 1.2V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169073): Pin KEY[1] in I/O bank 1 uses VCCIO 3.3V File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 6
        Info (169073): Pin LED[4] in I/O bank 1 uses VCCIO 3.3V File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 9
        Info (169073): Pin LED[5] in I/O bank 1 uses VCCIO 3.3V File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 9
        Info (169073): Pin LED[6] in I/O bank 1 uses VCCIO 3.3V File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 9
        Info (169073): Pin altera_reserved_tms in I/O bank 1 uses VCCIO 3.3V
        Info (169073): Pin altera_reserved_tck in I/O bank 1 uses VCCIO 3.3V
        Info (169073): Pin altera_reserved_tdi in I/O bank 1 uses VCCIO 3.3V
        Info (169073): Pin altera_reserved_tdo in I/O bank 1 uses VCCIO 3.3V
    Error (169026): Pin GPIO_1[31] with I/O standard assignment 1.2 V is incompatible with I/O bank 2. I/O standard 1.2 V, has a VCCIO requirement of 1.2V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169073): Pin LED[7] in I/O bank 2 uses VCCIO 3.3V File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 9
        Info (169073): Pin SW[0] in I/O bank 2 uses VCCIO 3.3V File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 12
    Error (169027): Pin GPIO_1[31] is incompatible with I/O bank 3.  Pin uses I/O standard 1.2 V, which has a VCCIO requirement incompatible with that bank's VCCIO setting or other pins that use I/O standard 3.3-V LVTTL. File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
    Error (169288): Too many bidirectional pins (19) are assigned in I/O bank 4. The I/O bank has only 18 pin location(s) supporting bidirectional operation. File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[0] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[1] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[2] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[3] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[4] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[5] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[6] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[7] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[8] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[9] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[10] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[11] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[12] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[13] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[14] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[15] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[16] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_1[16] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
    Error (169027): Pin GPIO_1[31] is incompatible with I/O bank 5.  Pin uses I/O standard 1.2 V, which has a VCCIO requirement incompatible with that bank's VCCIO setting or other pins that use I/O standard 3.3-V LVTTL. File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
    Error (169288): Too many bidirectional pins (12) are assigned in I/O bank 6. The I/O bank has only 11 pin location(s) supporting bidirectional operation. File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[17] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[18] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[19] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[20] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[21] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[22] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[23] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[24] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[25] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[26] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_1[15] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
    Error (169026): Pin GPIO_1[31] with I/O standard assignment 1.2 V is incompatible with I/O bank 7. I/O standard 1.2 V, has a VCCIO requirement of 1.2V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169073): Pin LED[0] in I/O bank 7 uses VCCIO 3.3V File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 9
        Info (169073): Pin LED[1] in I/O bank 7 uses VCCIO 3.3V File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 9
        Info (169073): Pin LED[2] in I/O bank 7 uses VCCIO 3.3V File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 9
        Info (169073): Pin LED[3] in I/O bank 7 uses VCCIO 3.3V File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 9
        Info (169073): Pin SW[2] in I/O bank 7 uses VCCIO 3.3V File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 12
    Error (169288): Too many bidirectional pins (23) are assigned in I/O bank 8. The I/O bank has only 22 pin location(s) supporting bidirectional operation. File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[27] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[28] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[29] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[30] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[31] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[32] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[33] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_1[0] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[1] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[2] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[3] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[4] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[5] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[6] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[7] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[8] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[9] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[10] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[11] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[12] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[13] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[14] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
Error (176210): Can't place pin GPIO_1[32] with I/O standard 1.2 V, Termination setting Off, and PCI I/O setting off due to device constraints File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
    Error (169026): Pin GPIO_1[32] with I/O standard assignment 1.2 V is incompatible with I/O bank 1. I/O standard 1.2 V, has a VCCIO requirement of 1.2V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169073): Pin KEY[1] in I/O bank 1 uses VCCIO 3.3V File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 6
        Info (169073): Pin LED[4] in I/O bank 1 uses VCCIO 3.3V File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 9
        Info (169073): Pin LED[5] in I/O bank 1 uses VCCIO 3.3V File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 9
        Info (169073): Pin LED[6] in I/O bank 1 uses VCCIO 3.3V File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 9
        Info (169073): Pin altera_reserved_tms in I/O bank 1 uses VCCIO 3.3V
        Info (169073): Pin altera_reserved_tck in I/O bank 1 uses VCCIO 3.3V
        Info (169073): Pin altera_reserved_tdi in I/O bank 1 uses VCCIO 3.3V
        Info (169073): Pin altera_reserved_tdo in I/O bank 1 uses VCCIO 3.3V
    Error (169026): Pin GPIO_1[32] with I/O standard assignment 1.2 V is incompatible with I/O bank 2. I/O standard 1.2 V, has a VCCIO requirement of 1.2V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169073): Pin LED[7] in I/O bank 2 uses VCCIO 3.3V File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 9
        Info (169073): Pin SW[0] in I/O bank 2 uses VCCIO 3.3V File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 12
    Error (169027): Pin GPIO_1[32] is incompatible with I/O bank 3.  Pin uses I/O standard 1.2 V, which has a VCCIO requirement incompatible with that bank's VCCIO setting or other pins that use I/O standard 3.3-V LVTTL. File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
    Error (169288): Too many bidirectional pins (19) are assigned in I/O bank 4. The I/O bank has only 18 pin location(s) supporting bidirectional operation. File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[0] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[1] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[2] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[3] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[4] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[5] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[6] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[7] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[8] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[9] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[10] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[11] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[12] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[13] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[14] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[15] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[16] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_1[16] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
    Error (169027): Pin GPIO_1[32] is incompatible with I/O bank 5.  Pin uses I/O standard 1.2 V, which has a VCCIO requirement incompatible with that bank's VCCIO setting or other pins that use I/O standard 3.3-V LVTTL. File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
    Error (169288): Too many bidirectional pins (12) are assigned in I/O bank 6. The I/O bank has only 11 pin location(s) supporting bidirectional operation. File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[17] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[18] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[19] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[20] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[21] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[22] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[23] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[24] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[25] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[26] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_1[15] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
    Error (169026): Pin GPIO_1[32] with I/O standard assignment 1.2 V is incompatible with I/O bank 7. I/O standard 1.2 V, has a VCCIO requirement of 1.2V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169073): Pin LED[0] in I/O bank 7 uses VCCIO 3.3V File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 9
        Info (169073): Pin LED[1] in I/O bank 7 uses VCCIO 3.3V File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 9
        Info (169073): Pin LED[2] in I/O bank 7 uses VCCIO 3.3V File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 9
        Info (169073): Pin LED[3] in I/O bank 7 uses VCCIO 3.3V File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 9
        Info (169073): Pin SW[2] in I/O bank 7 uses VCCIO 3.3V File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 12
    Error (169288): Too many bidirectional pins (23) are assigned in I/O bank 8. The I/O bank has only 22 pin location(s) supporting bidirectional operation. File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[27] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[28] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[29] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[30] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[31] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[32] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[33] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_1[0] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[1] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[2] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[3] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[4] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[5] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[6] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[7] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[8] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[9] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[10] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[11] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[12] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[13] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[14] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
Error (176210): Can't place pin GPIO_1[33] with I/O standard 1.2 V, Termination setting Off, and PCI I/O setting off due to device constraints File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
    Error (169026): Pin GPIO_1[33] with I/O standard assignment 1.2 V is incompatible with I/O bank 1. I/O standard 1.2 V, has a VCCIO requirement of 1.2V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169073): Pin KEY[1] in I/O bank 1 uses VCCIO 3.3V File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 6
        Info (169073): Pin LED[4] in I/O bank 1 uses VCCIO 3.3V File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 9
        Info (169073): Pin LED[5] in I/O bank 1 uses VCCIO 3.3V File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 9
        Info (169073): Pin LED[6] in I/O bank 1 uses VCCIO 3.3V File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 9
        Info (169073): Pin altera_reserved_tms in I/O bank 1 uses VCCIO 3.3V
        Info (169073): Pin altera_reserved_tck in I/O bank 1 uses VCCIO 3.3V
        Info (169073): Pin altera_reserved_tdi in I/O bank 1 uses VCCIO 3.3V
        Info (169073): Pin altera_reserved_tdo in I/O bank 1 uses VCCIO 3.3V
    Error (169026): Pin GPIO_1[33] with I/O standard assignment 1.2 V is incompatible with I/O bank 2. I/O standard 1.2 V, has a VCCIO requirement of 1.2V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169073): Pin LED[7] in I/O bank 2 uses VCCIO 3.3V File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 9
        Info (169073): Pin SW[0] in I/O bank 2 uses VCCIO 3.3V File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 12
    Error (169027): Pin GPIO_1[33] is incompatible with I/O bank 3.  Pin uses I/O standard 1.2 V, which has a VCCIO requirement incompatible with that bank's VCCIO setting or other pins that use I/O standard 3.3-V LVTTL. File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
    Error (169288): Too many bidirectional pins (19) are assigned in I/O bank 4. The I/O bank has only 18 pin location(s) supporting bidirectional operation. File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[0] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[1] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[2] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[3] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[4] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[5] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[6] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[7] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[8] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[9] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[10] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[11] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[12] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[13] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[14] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[15] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[16] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_1[16] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
    Error (169027): Pin GPIO_1[33] is incompatible with I/O bank 5.  Pin uses I/O standard 1.2 V, which has a VCCIO requirement incompatible with that bank's VCCIO setting or other pins that use I/O standard 3.3-V LVTTL. File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
    Error (169288): Too many bidirectional pins (12) are assigned in I/O bank 6. The I/O bank has only 11 pin location(s) supporting bidirectional operation. File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[17] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[18] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[19] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[20] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[21] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[22] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[23] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[24] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[25] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[26] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_1[15] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
    Error (169026): Pin GPIO_1[33] with I/O standard assignment 1.2 V is incompatible with I/O bank 7. I/O standard 1.2 V, has a VCCIO requirement of 1.2V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169073): Pin LED[0] in I/O bank 7 uses VCCIO 3.3V File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 9
        Info (169073): Pin LED[1] in I/O bank 7 uses VCCIO 3.3V File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 9
        Info (169073): Pin LED[2] in I/O bank 7 uses VCCIO 3.3V File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 9
        Info (169073): Pin LED[3] in I/O bank 7 uses VCCIO 3.3V File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 9
        Info (169073): Pin SW[2] in I/O bank 7 uses VCCIO 3.3V File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 12
    Error (169288): Too many bidirectional pins (23) are assigned in I/O bank 8. The I/O bank has only 22 pin location(s) supporting bidirectional operation. File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[27] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[28] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[29] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[30] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[31] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[32] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_0[33] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
        Info (169112): Pin GPIO_1[0] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[1] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[2] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[3] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[4] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[5] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[6] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[7] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[8] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[9] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[10] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[11] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[12] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[13] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
        Info (169112): Pin GPIO_1[14] File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
Error (176204): Can't place pins due to device constraints
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:01
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Error (171000): Can't fit design in device
Warning (169177): 7 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems.
    Info (169178): Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at R8 File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 3
    Info (169178): Pin KEY[0] uses I/O standard 3.3-V LVTTL at J15 File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 6
    Info (169178): Pin KEY[1] uses I/O standard 3.3-V LVTTL at E1 File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 6
    Info (169178): Pin SW[0] uses I/O standard 3.3-V LVTTL at M1 File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 12
    Info (169178): Pin SW[1] uses I/O standard 3.3-V LVTTL at T8 File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 12
    Info (169178): Pin SW[2] uses I/O standard 3.3-V LVTTL at B9 File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 12
    Info (169178): Pin SW[3] uses I/O standard 3.3-V LVTTL at M15 File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 12
Warning (169064): Following 68 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results
    Info (169065): Pin GPIO_0[0] has a permanently disabled output enable File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
    Info (169065): Pin GPIO_0[1] has a permanently disabled output enable File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
    Info (169065): Pin GPIO_0[2] has a permanently disabled output enable File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
    Info (169065): Pin GPIO_0[3] has a permanently disabled output enable File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
    Info (169065): Pin GPIO_0[4] has a permanently disabled output enable File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
    Info (169065): Pin GPIO_0[5] has a permanently disabled output enable File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
    Info (169065): Pin GPIO_0[6] has a permanently disabled output enable File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
    Info (169065): Pin GPIO_0[7] has a permanently disabled output enable File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
    Info (169065): Pin GPIO_0[8] has a permanently disabled output enable File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
    Info (169065): Pin GPIO_0[9] has a permanently disabled output enable File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
    Info (169065): Pin GPIO_0[10] has a permanently disabled output enable File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
    Info (169065): Pin GPIO_0[11] has a permanently disabled output enable File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
    Info (169065): Pin GPIO_0[12] has a permanently disabled output enable File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
    Info (169065): Pin GPIO_0[13] has a permanently disabled output enable File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
    Info (169065): Pin GPIO_0[14] has a permanently disabled output enable File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
    Info (169065): Pin GPIO_0[15] has a permanently disabled output enable File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
    Info (169065): Pin GPIO_0[16] has a permanently disabled output enable File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
    Info (169065): Pin GPIO_0[17] has a permanently disabled output enable File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
    Info (169065): Pin GPIO_0[18] has a permanently disabled output enable File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
    Info (169065): Pin GPIO_0[19] has a permanently disabled output enable File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
    Info (169065): Pin GPIO_0[20] has a permanently disabled output enable File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
    Info (169065): Pin GPIO_0[21] has a permanently disabled output enable File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
    Info (169065): Pin GPIO_0[22] has a permanently disabled output enable File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
    Info (169065): Pin GPIO_0[23] has a permanently disabled output enable File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
    Info (169065): Pin GPIO_0[24] has a permanently disabled output enable File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
    Info (169065): Pin GPIO_0[25] has a permanently disabled output enable File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
    Info (169065): Pin GPIO_0[26] has a permanently disabled output enable File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
    Info (169065): Pin GPIO_0[27] has a permanently disabled output enable File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
    Info (169065): Pin GPIO_0[28] has a permanently disabled output enable File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
    Info (169065): Pin GPIO_0[29] has a permanently disabled output enable File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
    Info (169065): Pin GPIO_0[30] has a permanently disabled output enable File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
    Info (169065): Pin GPIO_0[31] has a permanently disabled output enable File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
    Info (169065): Pin GPIO_0[32] has a permanently disabled output enable File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
    Info (169065): Pin GPIO_0[33] has a permanently disabled output enable File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 13
    Info (169065): Pin GPIO_1[0] has a permanently disabled output enable File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
    Info (169065): Pin GPIO_1[1] has a permanently disabled output enable File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
    Info (169065): Pin GPIO_1[2] has a permanently disabled output enable File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
    Info (169065): Pin GPIO_1[3] has a permanently disabled output enable File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
    Info (169065): Pin GPIO_1[4] has a permanently disabled output enable File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
    Info (169065): Pin GPIO_1[5] has a permanently disabled output enable File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
    Info (169065): Pin GPIO_1[6] has a permanently disabled output enable File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
    Info (169065): Pin GPIO_1[7] has a permanently disabled output enable File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
    Info (169065): Pin GPIO_1[8] has a permanently disabled output enable File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
    Info (169065): Pin GPIO_1[9] has a permanently disabled output enable File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
    Info (169065): Pin GPIO_1[10] has a permanently disabled output enable File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
    Info (169065): Pin GPIO_1[11] has a permanently disabled output enable File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
    Info (169065): Pin GPIO_1[12] has a permanently disabled output enable File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
    Info (169065): Pin GPIO_1[13] has a permanently disabled output enable File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
    Info (169065): Pin GPIO_1[14] has a permanently disabled output enable File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
    Info (169065): Pin GPIO_1[15] has a permanently disabled output enable File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
    Info (169065): Pin GPIO_1[16] has a permanently disabled output enable File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
    Info (169065): Pin GPIO_1[17] has a permanently disabled output enable File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
    Info (169065): Pin GPIO_1[18] has a permanently disabled output enable File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
    Info (169065): Pin GPIO_1[19] has a permanently disabled output enable File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
    Info (169065): Pin GPIO_1[20] has a permanently disabled output enable File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
    Info (169065): Pin GPIO_1[21] has a permanently disabled output enable File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
    Info (169065): Pin GPIO_1[22] has a permanently disabled output enable File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
    Info (169065): Pin GPIO_1[23] has a permanently disabled output enable File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
    Info (169065): Pin GPIO_1[24] has a permanently disabled output enable File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
    Info (169065): Pin GPIO_1[25] has a permanently disabled output enable File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
    Info (169065): Pin GPIO_1[26] has a permanently disabled output enable File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
    Info (169065): Pin GPIO_1[27] has a permanently disabled output enable File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
    Info (169065): Pin GPIO_1[28] has a permanently disabled output enable File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
    Info (169065): Pin GPIO_1[29] has a permanently disabled output enable File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
    Info (169065): Pin GPIO_1[30] has a permanently disabled output enable File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
    Info (169065): Pin GPIO_1[31] has a permanently disabled output enable File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
    Info (169065): Pin GPIO_1[32] has a permanently disabled output enable File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
    Info (169065): Pin GPIO_1[33] has a permanently disabled output enable File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
Warning (169069): Following 17 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results
    Info (169070): Pin GPIO_1[17] has VCC driving its datain port File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
    Info (169070): Pin GPIO_1[18] has VCC driving its datain port File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
    Info (169070): Pin GPIO_1[19] has VCC driving its datain port File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
    Info (169070): Pin GPIO_1[20] has VCC driving its datain port File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
    Info (169070): Pin GPIO_1[21] has VCC driving its datain port File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
    Info (169070): Pin GPIO_1[22] has VCC driving its datain port File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
    Info (169070): Pin GPIO_1[23] has VCC driving its datain port File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
    Info (169070): Pin GPIO_1[24] has VCC driving its datain port File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
    Info (169070): Pin GPIO_1[25] has VCC driving its datain port File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
    Info (169070): Pin GPIO_1[26] has VCC driving its datain port File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
    Info (169070): Pin GPIO_1[27] has VCC driving its datain port File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
    Info (169070): Pin GPIO_1[28] has VCC driving its datain port File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
    Info (169070): Pin GPIO_1[29] has VCC driving its datain port File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
    Info (169070): Pin GPIO_1[30] has VCC driving its datain port File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
    Info (169070): Pin GPIO_1[31] has VCC driving its datain port File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
    Info (169070): Pin GPIO_1[32] has VCC driving its datain port File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
    Info (169070): Pin GPIO_1[33] has VCC driving its datain port File: C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v Line: 15
Info (144001): Generated suppressed messages file C:/Sources/GitHub/faya.py/faya.py/projects/DE0_NANO/DE0_NANO.fit.smsg
Error: Quartus Prime Fitter was unsuccessful. 156 errors, 8 warnings
    Error: Peak virtual memory: 5449 megabytes
    Error: Processing ended: Sat Nov  2 00:49:29 2024
    Error: Elapsed time: 00:00:02
    Error: Total CPU time (on all processors): 00:00:02


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Sources/GitHub/faya.py/faya.py/projects/DE0_NANO/DE0_NANO.fit.smsg.


