================================================================================ 
Commit: 5d1b57a252fc1af7137c824b03b3a595b8b0850f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 13 16:05:44 2021 +0530 
-------------------------------------------------------------------------------- 
Updating Bios ID to 2511_00

Hsd-es-id: NA
Original commit date: Mon Dec 13 15:48:38 2021 +0530
Change-Id: I7cdc5bb5ebf4756a2cdee788567367b3827f0a78
Original commit hash: 563affa416717aa031c6d0d2277d354ede78910e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: db638a376f384daf70dcdfac58370413f3f3129c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 13 16:05:42 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Sun Dec 12 02:21:12 2021 -0800
Change-Id: If2c0e2b5313c43ea4fadc2dedbac8dc44ad003a6
Original commit hash: 5126d0b1ba4bd67ca574fedf2a69f387c05400ce

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: f5861924dabbc9b8de8c2a8fd044fdde2d335b67 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 13 16:05:40 2021 +0530 
-------------------------------------------------------------------------------- 
Fix "bitwise comparison always evaluates to false" warning error


Hsd-es-id: 15010394820
Original commit date: Mon Dec 13 09:39:04 2021 +0800
Change-Id: Id8f93b5654e9e6fd3c14a3fac490f7735b39c931
Original commit hash: 02c7ceb6af9bf12290c5e4e0a6a5b29665183718

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/PeiCpuInitFruLib/PeiCpuInitFruLib.c

================================================================================ 
Commit: e65baa00b907ba3c8028c9d06e1b007efbeb8b20 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 13 16:05:38 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL] CPU frequency keep low after AC unplug then plug if disable Intel speed shift

Fix incorrect initializing Power Management global variable and Configure TDP flow

Hsd-es-id: 16015339925
Original commit date: Fri Dec 10 02:00:37 2021 +0800
Change-Id: I8a23fdceb1124b21a1fea6ad59554bff0d9e8dd4
Original commit hash: 93248f4dd3f9440393c0f6985ff61352bd69702a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PerformanceStates.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerMgmtInitPeim.c

================================================================================ 
Commit: 1b8756ad82a0b1afb75b62930af64bfe3a45aa6b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 13 16:05:36 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.54

Fri Dec 10 06:18:14 2021 +0000
Original commit date: Fri Dec 10 06:18:14 2021 +0000
Original commit hash: a25f904d249a74f4dee44d873cc4ff54acdb5501

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 68e0f8a6d0149011c11c733bbc9a2707ca4ab30d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 13 16:05:33 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-N] Enable external builds for ADL-N RC/PlatformBIOS 


Hsd-es-id: 16015168561
Original commit date: Thu Nov 18 22:17:23 2021 +0530
Change-Id: I99a0fe48002cedd5503e0f38041d58d0569a1717
Original commit hash: a2a3220be4bce0c947612c90f9e6c1a289d89906

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlNRvpRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciAdlNRev0.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciAdlNRvp.asl
AlderLakeBoardPkg/Include/Fdf/FlashMapIncludeAdlN.fdf
AlderLakeBoardPkg/Include/Fdf/FlashMapIncludeGccAdlN.fdf

================================================================================ 
Commit: c0a5c1a6fd41452b5d3c2926fe18a5bfc01dcfe2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 13 16:05:31 2021 +0530 
-------------------------------------------------------------------------------- 
RecursiveMultiVcConfiguration leaves bus numbers assigned after temporary enumeration.

Hsd-es-id: 14015643214
Original commit date: Wed Dec 8 18:50:11 2021 +0530
Change-Id: I7c7fc261b1f39c659db61accd37b9096c66cdc4a
Original commit hash: 43266836850b9bd8f7a996f0d20b1e4f7fcebbff

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer2.c
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/PciExpressHelpersLib.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PciExpressHelpersLibrary/PciExpressHelpersLibrary.c

================================================================================ 
Commit: 3df293401f751bc2c81968d6d2f6145ca6ca3b05 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 13 16:05:29 2021 +0530 
-------------------------------------------------------------------------------- 
[WWAN][5G][4G] Request for WWAN _DSW WakeEnable change to fix the unexpected modem D3/L3 transition in connected standby

5G:
1. Set WKEN to 0 at the end of _OFF instead of setting WKEN to 0 in _DSW.
4G:
1. Set WKEN to 0 at the end of _OFF instead of setting WKEN to 0 in _DSW.
2. Remove MOL3, FLGF, FLGW and FLGN flags.
3. Replace FLGN with WOFF in 4G _ON and PON methods.
4. Replace FLGF and FLGW with WKEN in 4G _OFF method.

Hsd-es-id: 22014271732
Original commit date: Thu Dec 2 13:24:12 2021 +0800
Change-Id: I0ca10f4fae222092ccb7281a2009ac793b563aac
Original commit hash: 184db89c6be54f93d928824e0b8fa0babf8004be

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3Pcie4GWwan.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3Pcie5GWwan.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3PcieWwan.asl

================================================================================ 
Commit: 8fdb4b71cb9ed396c10297eec81ac27ebc190463 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 13 16:05:27 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.53

Wed Dec 8 22:01:20 2021 +0000
Original commit date: Wed Dec 8 22:01:20 2021 +0000
Original commit hash: 9058417ee1443cae0387d157a2cf146a281929fd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 421be5b42cd30403124177244e06ecb2b1341fe5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 13 16:05:24 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][14015668935][ADL-S ADL-P | DDR5][Update DDR5 LCT centering for 2N]

[Issue Description]
  Low CmdV margins with DDR5 double-size modules

[Resolution]
  Apply 2N centering in LCT for DDR5 as well, in addition to DDR4

[Additional change]
  Limit DDR5 double-size modules to 3600 by default

[Impacted Area]
  ADL-P ADL-S DDR5

Hsd-es-id: 14015668935
Original commit date: Tue Nov 30 13:43:39 2021 -0800
Change-Id: I3daf57113aa680c0af40a590fbfac4b0b8ecf3f5
Original commit hash: b08f2f4efbbc0671add64890d1c4839568c0c844

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c

================================================================================ 
Commit: a7e7d8c0d2a9f50a03e44ca890a8d9b5b02bdba2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 13 16:05:22 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.52

Wed Dec 8 20:31:18 2021 +0000
Original commit date: Wed Dec 8 20:31:18 2021 +0000
Original commit hash: dfc53aec8c6b083346417cc8a832e7bd4b4efa2f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 1bf8f5f273d0dd8a0d8bff6410a1e67bd8c2f1a1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 13 16:05:20 2021 +0530 
-------------------------------------------------------------------------------- 
[bug][14015653423][ADL-S | DDR4 DDR5] MrcReadParamIntoCache is broken for RdV in 2DPC asymmetric configs

[Issue]
 RMT shows RdV saturation errors and zero margins in 2DPC asymmetric config.

[Root cause]
 MrcReadParamIntoCache has an early exit in case of RdV, as this parameter is not per-rank.
 In symmetric rank population or 1DPC the FirstRankFound check was enough.
 But in 2DPC we can have R0 present only on MC0 while R2 present only on MC1.
 In this case MC1 registers were skipped and this cased RdV margining problem.

[Resolution]
 Track McChBitMask in MrcReadParamIntoCache to ensure RdV on all channels is being fetched into register cache.

[Additional change]
 Run early CMDVC on DDR4 2DPC above 2400, in addition to DDR5 2DPC

[Impacted Platform]
 ADL-S 2DPC DDR4/DDR5

Hsd-es-id: 14015653423
Original commit date: Mon Dec 6 21:21:55 2021 -0800
Change-Id: Id8045d2629a29956f447df44c81ac9de3b5642bc
Original commit hash: a80eba0503c369f10f47356d37ab610da69f7a4f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: c6747436aac9ab4528be424e2a91ae7c85f48b7b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 13 16:05:17 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.51

Wed Dec 8 17:02:47 2021 +0000
Original commit date: Wed Dec 8 17:02:47 2021 +0000
Original commit hash: b8fdff696b0178868dc5cd15bfbc8afe3d2d9430

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 0efce113c3c6d9f3cfa8bba4ed48f31acf88bf24 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 13 16:05:13 2021 +0530 
-------------------------------------------------------------------------------- 
Reduce the frequency of reading NPK MTB BAR while doing BIOS tracing

Remove the reading of MTB BAR before reading SCRPAD[2].
Since reading MTB BAR and reading SCRPAD2 are back to back which may cause Trace Hub hung.

Hsd-es-id: 22014274251
Original commit date: Fri Dec 3 17:27:29 2021 +0800
Change-Id: I147e85aa3fe57ae811c4b71f5eb67f0c6cc411aa
Original commit hash: 68935e58edfe8d21b369c686eedbae42a677754b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/TraceHub/Library/PeiDxeSmmTraceHubHookLib/PeiDxeSmmTraceHubHookLib.c

================================================================================ 
Commit: 1554cab67fe7df1e92d2e522c8d07ad007f76de5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 13 16:05:11 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL][RKL][BIOS][ICCWDT] BIOS is not updating the OC_WDT_FAILURE_STS in Scratchpad of OC_WDT_CTL in PCH

OcWdtResetCheck() should support both API Mode and DISPATCH Mode

Hsd-es-id: 16013617271
Original commit date: Wed Nov 10 22:52:03 2021 +0800
Change-Id: I0145e8b4b27561c0a22ccb4bb6bf9acf70a8d0bc
Original commit hash: 0bf903128c5085d8686f4f3f1c1e58f1a7bd1f47

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/FspWrapper/Library/PeiFspWrapperPlatformLib/FspWrapperPlatformLib.c
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PchInitPreMem.c

================================================================================ 
Commit: a130e456f20b4fdbca59dd68f85bce7729a45605 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 13 16:05:08 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-S ADL-P ADL-M | DDR4 DDR5 LP4 LP5] Updated frequency/gear inputs (SAGV enabled/disabled) are not reflected back when using FSP-API version of bios rom.

[Issue]
After changing the frequency/gear points (SAGV enabled/disabled), the values entered are not updated when using FSP-API type rom.

This was caused because the policy updates were in place to update only the freq/gear points during FSP dispatcher mode.
Whereas during FSP-API mode, the memory config structure was not setup to take in the respective fspmupd values.

[Resolution]
Apply policy updates so that Memconfig structure takes in updated freq/gear points.

[Additional Changes]
1. Add "ThrtCkeMinTmrLpddr" in FspmUpd.dsc.
2. Apply policy updates to following input parameters:
    a. ThrtCkeMinTmrLpddr
    b. WRDSEQT
    c. DebugValue

[Impacted Area]
DDR4 DDR5 LP4 LP5

Hsd-es-id: 22014183715
Original commit date: Tue Nov 30 11:11:07 2021 +0530
Change-Id: I47a796ecb793b7fa30ea08c14f5ea7ac411c631d
Original commit hash: 89f85cec340c2def5d31e6a4d5a77dec248a0df7

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
AlderLakeFspPkg/Upd/FspmUpd.dsc

================================================================================ 
Commit: 8d2af94584084e4c5a5d890b7738d69fb0cd8370 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 13 16:05:06 2021 +0530 
-------------------------------------------------------------------------------- 
C1S/WdtCommonlib: Fix for clearing OC survivability bits in  WdtClearAllowKnownReset.

This change fixes issue related to clearning OC survivability bits
caused by changes in I2bf450f6f00f03ee8a259500a267ac2da768dd2c.

Hsd-es-id: 18019517900
Original commit date: Thu Dec 2 17:10:24 2021 +0100
Change-Id: I181a15fe072edc2bb440281f13471f8a26974e21
Original commit hash: e46f49e8c6ae7490894d662b4b38bcf593197b90

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Wdt/LibraryPrivate/PeiDxeSmmWdtCommonLib/WdtCommon.c

================================================================================ 
Commit: 87dc3cdb0300357f9ffa88d0ba0ab484de7ea0b2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 13 16:05:03 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.50

Tue Dec 7 07:50:09 2021 +0000
Original commit date: Tue Dec 7 07:50:09 2021 +0000
Original commit hash: 1f4618db01a0b4a079bdf544692677ad4bbe3018

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 217f86ad56fb4fccfe7fb4e38d5a049ee158f9d4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 13 16:05:01 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-P ADL-M | LP5] BIOS unable to reserve PSMI memory if RemapEnable bios knob set to 0

[Issue Description]
While allocating memory for PSMI region MRC fails to allocate PSMI region if 'TopUseableMemSize' is less than
4GB. MRC compares TopUseableMemSize with 'PSMI base address' (which is usually above 4GB address range) instead
of 'PSMI region size' to be allocated and skips if 'TopUseableMemSize' is less than PSMI base address.

[Resolution]
Compare 'TopUseableMemSize' with 'PSMI region size' instead of 'PSMI base address' while allocating PSMI memory region.

[Impacted Area]
ADL-P ADL-M | LP4 LP5 DDR4 DDR5

[Register Impacted]
None

Hsd-es-id: 1309231080
Original commit date: Tue Nov 9 15:14:08 2021 +0530
Change-Id: I7bf9b99647d687da94d588fc1e39e7dda7cb9e5a
Original commit hash: 5450aa4eaf5bc9098541d85f8bd696d1aa94483d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c

================================================================================ 
Commit: ff9dc1901d60b8f94eb78f948a3bf3cbfdf20c91 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 13 16:04:58 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-SBGA][DDR4] eDP Mux RTD3 update

Move RVP RTD3 for eDP Mux from ADL-SBGA DDR5 CRB to DDR4 CRB.

Hsd-es-id: 16015094960
Original commit date: Tue Nov 23 16:02:49 2021 +0800
Change-Id: Ic9e68694f4883a7a1ad1c29f69bb0dea4a086615
Original commit hash: af2eb6debab2312c98e306cc6452540e1cb83678

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSBRvp3Rtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSBRvp3TbtRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSBRvpRtd3.asl

================================================================================ 
Commit: 760718454473acd860a59c2bc592e2fc870e5dd0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 13 16:04:55 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-P/SBGA]Enable DashG runtime

Runtime enable DashG by PcdDashGEnable.
Build DashG into all platforms, enable on ADL-P and ADL-SBGA.

Hsd-es-id: 16015094960
Original commit date: Thu Dec 2 08:37:46 2021 +0800
Change-Id: I68ade3d2875f4a58c5e57cc743c4e7eab4561222
Original commit hash: dc61abdfc04afcd12e1b0f4cb43303832a0c7eb7

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakeBoardPkg/BoardPkg.dec
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/BoardPkg.fdf
AlderLakePlatSamplePkg/Features/DashG/DgOpRegionInit.c
AlderLakePlatSamplePkg/Features/DashG/DxeDgOpregionInit.inf

================================================================================ 
Commit: a7881e4756196a9c64cddcec37ecc05b2410d67d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 13 16:04:52 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL][SBGA][AEP] :  Setting Touch Pad Interrupt Pcd

Setting Pcd value to Interrupt Gpio for touchpad

Hsd-es-id: 16015225498
Original commit date: Tue Nov 30 01:21:09 2021 +0530
Change-Id: Iaccde574705cb2779b058f62aaba1a451877ded9
Original commit hash: f0aa8d7b503a00136efe6900ce836e3cdadab39f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c

================================================================================ 
Commit: 3b8aef9244375f791231b1aa23a253f446c68229 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 13 16:04:50 2021 +0530 
-------------------------------------------------------------------------------- 
Features/MEBx: "Manage Certificates" disappear after load default

Issue: When load default, the MEBx is also provisioned, which leads to suppress all the items in "Remote Setup Configuration menu" in next boot, including "Manage Certificates" item.
Solution: Add "INTERACTIVE" flags to prevent MEBx provisioning when load default.

Hsd-es-id: 14015625211
Original commit date: Wed Dec 1 14:52:52 2021 +0800
Change-Id: Ib03b89b6046106b26aaec6951f8cad490ef86926
Original commit hash: 69adb4553977a8fd550d68ac826862cb6667c78c

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Manageability/MebxFeaturePkg/MebxSetup/MebxSetup.c
Features/Manageability/MebxFeaturePkg/MebxSetup/MebxSetupVfr.vfr
Features/Manageability/MebxFeaturePkg/MebxSetup/MebxStrings.uni

================================================================================ 
Commit: 0217a917aec9aad816611d9ba06f6529456d8a18 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 13 16:04:47 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL] CapsuleUpdate: Remove Retimer/Tbt Controller while building "all" standalone capsule

[Description]
To build standalone only include system FW.
Device FW should be not included.

[Change]
1. Remove build itberetimer/dtbtretimer/dtbtcontroller firmware while building "all" standalone capsule.

[Impacted Platform]
ADL
RPL

Hsd-es-id: N/A
Original commit date: Wed Dec 1 13:33:38 2021 +0800
Change-Id: I361c64c5e0e4e9c70ab0d97ce45f8ea90ce997ba
Original commit hash: 3780d69cf4da635eb036a472381bfcf0503b73a5

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/capsulebuild.bat

================================================================================ 
Commit: a6225219ad28cab297f6113e43f22d4e10ed337d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 13 16:04:45 2021 +0530 
-------------------------------------------------------------------------------- 
Hsd-es-id: 16014700325
Original commit date: Wed Nov 24 14:25:45 2021 +0800
Change-Id: I71c08e47def59c65da9a56fb23c20284f6757820
Original commit hash: 2d5c63b119006bfc6729eee691cb1a664a487712

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GenBiosUpdateImages/CapsuleRecoveryGen/SplitFv.py
AlderLakePlatSamplePkg/capsulebuild.bat

================================================================================ 
Commit: cf76d577cfab8ad8d46dc045710c723c80f8cd23 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 13 16:04:43 2021 +0530 
-------------------------------------------------------------------------------- 
Hsd-es-id: 16014700325
Original commit date: Wed Nov 24 12:55:21 2021 +0800
Change-Id: Ibd01c5cc1d1b977d2e473472a1a67f121d56d643
Original commit hash: 109662e35aca3ca87956864936fc8ec66774e56b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/CapsulePkgRes.fdf
AlderLakePlatSamplePkg/CapsuleUpdateConfig/Descriptor.bin
AlderLakePlatSamplePkg/CapsuleUpdateConfig/ReadMe.txt
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Include/Library/ComponentUpdateLib.h
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/PlatformFlashAccessLib/PlatformFlashAccessLib.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
AlderLakePlatSamplePkg/PlatformPkg.dsc

================================================================================ 
Commit: 1d891361babf867b16d542da1d9d67de5168d08c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 13 16:04:38 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.49

Mon Dec 6 13:13:09 2021 +0000
Original commit date: Mon Dec 6 13:13:09 2021 +0000
Original commit hash: db4b31a5e3fca3a5abc113d754189137d936188e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 92a715e3f6bf1bbb6d15883002ee655bfb98c8d4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 13 16:04:36 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][16015311519][ADL-P ADL-M | LP5] Revert 'dynamic power gating' and 'dynamic WCK changes'

[Issue Description]
Random margin drop of few LP5 systems at higher frequencies

[Resolution]
Disable below power gating features on LP5
 1) Disable CaValidPiGate and CkeIdlePiGate features for LP5.
 2) set WCK_MODE to safe mode for LP5 1R

[Impacted Area]
ADL-P ADL-M | LP5

[Register Impacted]
PHY

Hsd-es-id: 16015311519
Original commit date: Sun Dec 5 21:28:22 2021 +0530
Change-Id: I1c1fb69c153564d26ab73cca3feedb8299b1f63e
Original commit hash: 85b781869c084199ae425cf29bc7144e301d718a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 0056e6750087139f2b0011d6914ab459b894ba39 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 13 16:04:33 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.48

Mon Dec 6 12:39:50 2021 +0000
Original commit date: Mon Dec 6 12:39:50 2021 +0000
Original commit hash: de731d3182687fa4a7de1e0a00f3ea9dd47a3cb6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: ffb08e15d09bf7b5747b4d892af38b24c9bfa4b6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 13 16:04:31 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][15010368710]Revert "[ise][16015157472][ADL-P ADL-M | DDR5 DDR4 LP5 LP4] Disable unused CCC Pins"

[Issue/Feature Description]
This reverts commit adf707d4a04d6b64e77285fae51d3cc90a6ae450. 

[Resolution]
This reverts commit adf707d4a04d6b64e77285fae51d3cc90a6ae450. 

[Impacted Area]
ADL-P ADL-M | DDR5 DDR4 LP5 LP4

[Registers impacted]
Phy

Hsd-es-id: 15010368710
Original commit date: Sun Dec 5 08:30:59 2021 -0700
Change-Id: Ib99e1e84c7ab1cdc53684b84b7c83d6bbcfecacb
Original commit hash: e0f8659d691320946fab15709beab2f19adeadc7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 6a9de788c8a99402fc2ee20f709df597d3b6bb84 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 13 16:04:29 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.47

Mon Dec 6 11:27:54 2021 +0000
Original commit date: Mon Dec 6 11:27:54 2021 +0000
Original commit hash: 79c64a93f5eec0f26571333b7404322d524b2b30

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 6a14096f76753d398fa38c5aebb16e3a8909ae3b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 13 16:04:27 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][15010368676]Revert "[ise][16015107392][ADL-P ADL-M | LP4 LP5 DDR4 DDR5] RxSDL Length optimization post MRC training"

[Issue/Feature Description]
This reverts commit 16d5d9ec8b6a1f7534ae2f3a37f24efc8b53edb1. 

[Resolution]
This reverts commit 16d5d9ec8b6a1f7534ae2f3a37f24efc8b53edb1. 

[Impacted Area]
ADL-P ADL-M | DDR5 DDR4 LP5 LP4

[Registers impacted]
Phy

Hsd-es-id: 15010368676
Original commit date: Sun Dec 5 08:35:16 2021 -0700
Change-Id: I334f6ae1b11f1a69bcba557ae232db45c4047e75
Original commit hash: b62535ddb13868c7af0f716f7e5f3ab68e09d41c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcDebugHook.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: db5ea4a5a26e0fa7b8a66fa67c67f74cb44a2a0a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 13 16:04:24 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.46

Mon Dec 6 10:13:58 2021 +0000
Original commit date: Mon Dec 6 10:13:58 2021 +0000
Original commit hash: ffe42d0208fd5abb1a4c36dc3a858bd13f74b4cc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 0e145f506b4b4e444f9b7171c795a379949c7c91 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 13 16:04:22 2021 +0530 
-------------------------------------------------------------------------------- 
Revert "[ise][22012129401][ADL-P | DDR5] Vtt control function"

[Issue/Feature Description]
This reverts commit 2a5877a7e1b8a780c62f3703f08b7309c1aa114d. 

[Resolution]
This reverts commit 2a5877a7e1b8a780c62f3703f08b7309c1aa114d. 

[Impacted Area]
ADL-P | DDR5

[Registers impacted]
Phy

Hsd-es-id: 15010368651
Original commit date: Sun Dec 5 08:39:26 2021 -0700
Change-Id: I0c47954e4efa633896623bddac20a7875accb165
Original commit hash: 94e6d1c2e4831f1b75834c4f8f2f6524bd85508b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcMcConfiguration.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 15342ec06a2bc0e08595ac4fbf250cebf5ce8b8c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 13 16:04:19 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.45

Mon Dec 6 08:12:47 2021 +0000
Original commit date: Mon Dec 6 08:12:47 2021 +0000
Original commit hash: e51d1dea7c258b9111f3b2466da32aad4c25ef12

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: b0aff38269814999c169db6d4d8389d866f37c83 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 13 16:04:17 2021 +0530 
-------------------------------------------------------------------------------- 
Revert "[ise][16015239487][ADL-P | DDR5] RxBIAS Optimization"

[Issue/Feature Description]
This reverts commit a0c343680dc3518857f25ddf5119d630e9603034 

[Resolution]
This reverts commit a0c343680dc3518857f25ddf5119d630e9603034 

[Impacted Area]
ADL-P | DDR5

[Registers impacted]
 Phy

Hsd-es-id: NA
Original commit date: Sun Dec 5 08:05:42 2021 -0700
Change-Id: I9de13d11eeeaa28753485c5112fd3f478dc3bca3
Original commit hash: 011e68e580e78917796276f849afbc572b823be4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: 9e8e38729b070b1e2325cc79b18cc43746b21dd4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 13 16:04:14 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.44

Sun Dec 5 18:02:37 2021 +0000
Original commit date: Sun Dec 5 18:02:37 2021 +0000
Original commit hash: 751cfdee6513d2ea9516de3949fed5254b6b3ffc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e484ae97f839b0f5971c4c001ac134c98dfbb72d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 13 16:04:12 2021 +0530 
-------------------------------------------------------------------------------- 
CS1/IpBlock/MemoryInit: Stop unwanted compiler optimizations in GCC

In GCC 11.2 a new optimization kicked in, which caused some UD2
instructions (0f 0b) to be emitted in code that is executed in
every boot. This code is from the MemoryTest code (for both
cold boot/warm boot and S3 resume).
To avoid this optimization following code change needed.

volatile uint8 * ptr >>> volatile uint8 * volatile ptr

Hsd-es-id: 16015246092
Original commit date: Thu Nov 25 15:50:36 2021 +0530
Change-Id: I6c2102bdcdf9dae8f04df30f79afe0b3df8765bb
Original commit hash: 409838118fa968620d0b454687edc265e11d9c54

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/MemoryTest.c

================================================================================ 
Commit: f4c5a65c1a7987b7051729642f98cb35f6c6669c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 13 13:44:50 2021 +0530 
-------------------------------------------------------------------------------- 
Updated Doxygen and SiPkg.dec file for ADL BIOS 2494.02

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
Doxygen/AlderLake_FSP_Integration_Guide.chm
Doxygen/AlderLake_FSP_Integration_Guide.pdf
Doxygen/BoardApi.chm
Doxygen/FspApi.chm
Doxygen/PlatApi.chm
Doxygen/SiPkgApi.chm

================================================================================ 
Commit: d7a23afa03302cda05359eb87877972f3d1cffa1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 13 13:41:13 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-S]Minor change to 2 for dot release

Hsd-es-id: N/A
Original commit date: Thu Dec 9 09:09:51 2021 -0800
Change-Id: I9e9789b4722f3281be866a680471cc055a4744b2
Original commit hash: 2b32b1d98e111735f737775d7f580cbf59a873e6

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 3c3cbed182c51ccd1a8dc7c55b07ebddf6ee0ff7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 13 13:41:11 2021 +0530 
-------------------------------------------------------------------------------- 
ADL_C0 Production patchID 0x00000018

  - Add patch 0x18
  - Drop ADL-S B0/G0 patch

Hsd-es-id: N/A
Original commit date: Thu Dec 9 17:11:01 2021 +0800
Change-Id: I25cb65c854e5d43a54ff9ea5ed62ccb932483c74
Original commit hash: be3fcfd09a28c30693796f3b589cfa92d3c0ac68

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 5757a328f97bd14c565c86aa8b72589722ab8596 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 13 13:41:09 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL S] -ADL S 150W,  New TCC offset setting, New PL1 Value


Hsd-es-id: 1309320060
Original commit date: Thu Dec 9 01:11:42 2021 -0800
Change-Id: I73c86960f845f27ed2d8dc150cb6669359434da2
Original commit hash: a8031f27b05d33b53f8c22e9415ab515b6676cdc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/CpuGenInfoFruLib.h
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c

================================================================================ 
Commit: d4dc13a9af2fb918f279bf38f33d5049c96e2f7d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 13 13:41:07 2021 +0530 
-------------------------------------------------------------------------------- 
Revert "Revert "Clear BIT19 if IMVP VendorId is 0x1E and ProdId is 0x00 or 0x08""

This reverts commit 2f1d273c1a0fe5064adf12c5bd497accaf12b3ac to get the
origional commit 18818eb5c64262a3633fcfb6e06d9f573d18c6fe

Hsd-es-id: N/A
Original commit date: Thu Dec 9 15:32:13 2021 +0530
Change-Id: I0deb958af2d3f08ad14c796c4ff1e00ea6823d1a
Original commit hash: f468b3ea42db1bce012bfa8b842a27b211ad22b1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/PeiCpuInitFruLib/PeiCpuInitFruLib.c

================================================================================ 
Commit: 047bacb5afd2ae6fd31958a9af65d65b7cbc1915 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 13 13:41:05 2021 +0530 
-------------------------------------------------------------------------------- 
Revert "Clear BIT19 if IMVP VendorId is 0x1E and ProdId is 0x00 or 0x08"
logical-compare error [Warning treated as error]:
This reverts commit 18818eb5c64262a3633fcfb6e06d9f573d18c6fe.

Wed Dec 8 20:13:55 2021 +0530
Original commit date: Wed Dec 8 20:13:55 2021 +0530
Original commit hash: 2f1d273c1a0fe5064adf12c5bd497accaf12b3ac

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/PeiCpuInitFruLib/PeiCpuInitFruLib.c
