[corundum]
url = https://github.com/corundum/corundum.git
start = 1ca0151b97af85aa5dd306d74b6bcec65904d2ce
top = mqnic_core_pcie
fileset =
	fpga/lib/pcie/rtl/arbiter.v
	fpga/lib/axi/rtl/axi_vfifo_raw.v
	fpga/lib/axi/rtl/axi_vfifo_raw_rd.v
	fpga/lib/axi/rtl/axi_vfifo_raw_wr.v
	fpga/lib/axi/rtl/axil_crossbar.v
	fpga/lib/axi/rtl/axil_crossbar_addr.v
	fpga/lib/axi/rtl/axil_crossbar_rd.v
	fpga/lib/axi/rtl/axil_crossbar_wr.v
	fpga/lib/axi/rtl/axil_ram.v
	fpga/lib/axi/rtl/axil_reg_if.v
	fpga/lib/axi/rtl/axil_reg_if_rd.v
	fpga/lib/axi/rtl/axil_reg_if_wr.v
	fpga/lib/axi/rtl/axil_register_rd.v
	fpga/lib/axi/rtl/axil_register_wr.v
	fpga/lib/eth/lib/axis/rtl/axis_adapter.v
	fpga/lib/pcie/rtl/axis_arb_mux.v
	fpga/lib/eth/lib/axis/rtl/axis_async_fifo.v
	fpga/lib/eth/lib/axis/rtl/axis_async_fifo_adapter.v
	fpga/lib/eth/lib/axis/rtl/axis_demux.v
	fpga/mqnic/IA_420F/fpga_100g/rtl/axis_fifo.v
	fpga/lib/eth/lib/axis/rtl/axis_fifo_adapter.v
	fpga/lib/eth/lib/axis/rtl/axis_pipeline_fifo.v
	fpga/common/rtl/cpl_op_mux.v
	fpga/common/rtl/cpl_queue_manager.v
	fpga/common/rtl/cpl_write.v
	fpga/common/rtl/desc_fetch.v
	fpga/common/rtl/desc_op_mux.v
	fpga/app/dma_bench/rtl/dma_bench.v
	fpga/lib/pcie/rtl/dma_client_axis_sink.v
	fpga/lib/pcie/rtl/dma_client_axis_source.v
	fpga/lib/pcie/rtl/dma_if_desc_mux.v
	fpga/lib/pcie/rtl/dma_if_mux.v
	fpga/lib/pcie/rtl/dma_if_mux_rd.v
	fpga/lib/pcie/rtl/dma_if_mux_wr.v
	fpga/lib/pcie/rtl/dma_if_pcie.v
	fpga/lib/pcie/rtl/dma_if_pcie_rd.v
	fpga/lib/pcie/rtl/dma_if_pcie_wr.v
	fpga/lib/pcie/rtl/dma_psdpram.v
	fpga/lib/pcie/rtl/dma_ram_demux_rd.v
	fpga/lib/pcie/rtl/dma_ram_demux_wr.v
	fpga/app/dma_bench/rtl/dram_test_ch.v
	fpga/lib/pcie/rtl/irq_rate_limit.v
	fpga/lib/eth/rtl/lfsr.v
	fpga/lib/eth/rtl/mac_ctrl_rx.v
	fpga/lib/eth/rtl/mac_ctrl_tx.v
	fpga/lib/eth/rtl/mac_pause_ctrl_rx.v
	fpga/lib/eth/rtl/mac_pause_ctrl_tx.v
	fpga/app/dma_bench/rtl/mqnic_app_block_dma_bench.v
	fpga/common/rtl/mqnic_core.v
	fpga/common/rtl/mqnic_dram_if.v
	fpga/common/rtl/mqnic_egress.v
	fpga/common/rtl/mqnic_ingress.v
	fpga/common/rtl/mqnic_interface.v
	fpga/common/rtl/mqnic_interface_rx.v
	fpga/common/rtl/mqnic_interface_tx.v
	fpga/common/rtl/mqnic_l2_egress.v
	fpga/common/rtl/mqnic_l2_ingress.v
	fpga/common/rtl/mqnic_port.v
	fpga/common/rtl/mqnic_port_rx.v
	fpga/common/rtl/mqnic_port_tx.v
	fpga/common/rtl/mqnic_ptp.v
	fpga/common/rtl/mqnic_ptp_clock.v
	fpga/common/rtl/mqnic_ptp_perout.v
	fpga/common/rtl/mqnic_rb_clk_info.v
	fpga/common/rtl/mqnic_rx_queue_map.v
	fpga/common/rtl/mqnic_tx_scheduler_block_rr_tdma.v
	fpga/lib/pcie/rtl/pcie_axil_master.v
	fpga/lib/pcie/rtl/pcie_msix.v
	fpga/lib/pcie/rtl/pcie_tlp_demux.v
	fpga/lib/pcie/rtl/pcie_tlp_demux_bar.v
	fpga/lib/pcie/rtl/pcie_tlp_fifo.v
	fpga/lib/pcie/rtl/pcie_tlp_fifo_raw.v
	fpga/lib/pcie/rtl/pcie_tlp_mux.v
	fpga/lib/pcie/rtl/priority_encoder.v
	fpga/lib/eth/rtl/ptp_perout.v
	fpga/lib/eth/rtl/ptp_td_leaf.v
	fpga/lib/eth/rtl/ptp_td_phc.v
	fpga/lib/pcie/rtl/pulse_merge.v
	fpga/common/rtl/queue_manager.v
	fpga/common/rtl/rx_checksum.v
	fpga/common/rtl/rx_engine.v
	fpga/common/rtl/rx_fifo.v
	fpga/common/rtl/rx_hash.v
	fpga/common/rtl/stats_collect.v
	fpga/common/rtl/stats_counter.v
	fpga/common/rtl/stats_dma_if_pcie.v
	fpga/common/rtl/stats_dma_latency.v
	fpga/common/rtl/stats_pcie_if.v
	fpga/common/rtl/stats_pcie_tlp.v
	fpga/common/rtl/tdma_scheduler.v
	fpga/common/rtl/tx_checksum.v
	fpga/common/rtl/tx_engine.v
	fpga/common/rtl/tx_fifo.v
	fpga/common/rtl/tx_req_mux.v
	fpga/common/rtl/tx_scheduler_ctrl_tdma.v
	fpga/common/rtl/tx_scheduler_rr.v
	fpga/common/rtl/mqnic_core_pcie.v
