# Reading D:/EE/ee_programs2/modelsim_ase/tcl/vsim/pref.tcl
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:32:37 on Jan 14,2022
# vlog -reportprogress 300 ./multiplexor2to1.sv 
# -- Compiling module multiplexor2to1
# -- Compiling module multiplexor2to1_testbench
# 
# Top level modules:
# 	multiplexor2to1
# 	multiplexor2to1_testbench
# End time: 18:32:37 on Jan 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:32:37 on Jan 14,2022
# vlog -reportprogress 300 ./multiplexor4to1.sv 
# -- Compiling module multiplexor4to1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	multiplexor4to1
# 	mux4_1_testbench
# End time: 18:32:37 on Jan 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:32:37 on Jan 14,2022
# vlog -reportprogress 300 ./multiplexor16to1.sv 
# -- Compiling module multiplexor16to1
# -- Compiling module mux16_1_testbench
# 
# Top level modules:
# 	multiplexor16to1
# 	mux16_1_testbench
# End time: 18:32:37 on Jan 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:32:37 on Jan 14,2022
# vlog -reportprogress 300 ./multiplexor32to1.sv 
# -- Compiling module multiplexor32to1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	multiplexor32to1
# 	mux32_1_testbench
# End time: 18:32:37 on Jan 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:32:37 on Jan 14,2022
# vlog -reportprogress 300 ./multiplexor64of32to1.sv 
# -- Compiling module multiplexor64of32to1
# 
# Top level modules:
# 	multiplexor64of32to1
# End time: 18:32:37 on Jan 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:32:37 on Jan 14,2022
# vlog -reportprogress 300 ./decoder1to2.sv 
# -- Compiling module decoder1to2
# -- Compiling module decoder1to2_testbench
# 
# Top level modules:
# 	decoder1to2_testbench
# End time: 18:32:37 on Jan 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:32:37 on Jan 14,2022
# vlog -reportprogress 300 ./decoder2to4.sv 
# -- Compiling module decoder2to4
# -- Compiling module decoder2to4_testbench
# 
# Top level modules:
# 	decoder2to4_testbench
# End time: 18:32:37 on Jan 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:32:38 on Jan 14,2022
# vlog -reportprogress 300 ./decoder4to16.sv 
# -- Compiling module decoder4to16
# 
# Top level modules:
# 	decoder4to16
# End time: 18:32:38 on Jan 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:32:38 on Jan 14,2022
# vlog -reportprogress 300 ./decoder5to32.sv 
# -- Compiling module decoder5to32
# -- Compiling module decoder5to32_testbench
# 
# Top level modules:
# 	decoder5to32_testbench
# End time: 18:32:38 on Jan 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:32:38 on Jan 14,2022
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 18:32:38 on Jan 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:32:38 on Jan 14,2022
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 18:32:38 on Jan 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:32:38 on Jan 14,2022
# vlog -reportprogress 300 ./regstim.sv 
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 18:32:38 on Jan 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work regstim 
# Start time: 18:32:38 on Jan 14,2022
# Loading sv_std.std
# Loading work.regstim
# Loading work.regfile
# Loading work.decoder5to32
# Loading work.decoder2to4
# Loading work.decoder4to16
# Loading work.decoder1to2
# Loading work.multiplexor64of32to1
# Loading work.multiplexor32to1
# Loading work.multiplexor16to1
# Loading work.multiplexor4to1
# Loading work.multiplexor2to1
# Loading work.D_FF
# ** Warning: Design size of 9749 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Break key hit
# Break in Module multiplexor64of32to1 at ./multiplexor64of32to1.sv line 13
# End time: 19:22:37 on Jan 14,2022, Elapsed time: 0:49:59
# Errors: 0, Warnings: 1
