
pgm_comtage.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005ef4  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000012c  08005fb4  08005fb4  00015fb4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080060e0  080060e0  000202f0  2**0
                  CONTENTS
  4 .ARM          00000008  080060e0  080060e0  000160e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080060e8  080060e8  000202f0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080060e8  080060e8  000160e8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080060ec  080060ec  000160ec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000002f0  20000000  080060f0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000474  200002f0  080063e0  000202f0  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20000764  080063e0  00020764  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  000202f0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001109f  00000000  00000000  00020318  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000231e  00000000  00000000  000313b7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000e20  00000000  00000000  000336d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000d48  00000000  00000000  000344f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00014ed6  00000000  00000000  00035240  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000107dc  00000000  00000000  0004a116  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00085294  00000000  00000000  0005a8f2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000dfb86  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000036cc  00000000  00000000  000dfbdc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	200002f0 	.word	0x200002f0
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08005f9c 	.word	0x08005f9c

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	200002f4 	.word	0x200002f4
 8000104:	08005f9c 	.word	0x08005f9c

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__gnu_thumb1_case_shi>:
 8000118:	b403      	push	{r0, r1}
 800011a:	4671      	mov	r1, lr
 800011c:	0849      	lsrs	r1, r1, #1
 800011e:	0040      	lsls	r0, r0, #1
 8000120:	0049      	lsls	r1, r1, #1
 8000122:	5e09      	ldrsh	r1, [r1, r0]
 8000124:	0049      	lsls	r1, r1, #1
 8000126:	448e      	add	lr, r1
 8000128:	bc03      	pop	{r0, r1}
 800012a:	4770      	bx	lr

0800012c <__udivsi3>:
 800012c:	2200      	movs	r2, #0
 800012e:	0843      	lsrs	r3, r0, #1
 8000130:	428b      	cmp	r3, r1
 8000132:	d374      	bcc.n	800021e <__udivsi3+0xf2>
 8000134:	0903      	lsrs	r3, r0, #4
 8000136:	428b      	cmp	r3, r1
 8000138:	d35f      	bcc.n	80001fa <__udivsi3+0xce>
 800013a:	0a03      	lsrs	r3, r0, #8
 800013c:	428b      	cmp	r3, r1
 800013e:	d344      	bcc.n	80001ca <__udivsi3+0x9e>
 8000140:	0b03      	lsrs	r3, r0, #12
 8000142:	428b      	cmp	r3, r1
 8000144:	d328      	bcc.n	8000198 <__udivsi3+0x6c>
 8000146:	0c03      	lsrs	r3, r0, #16
 8000148:	428b      	cmp	r3, r1
 800014a:	d30d      	bcc.n	8000168 <__udivsi3+0x3c>
 800014c:	22ff      	movs	r2, #255	; 0xff
 800014e:	0209      	lsls	r1, r1, #8
 8000150:	ba12      	rev	r2, r2
 8000152:	0c03      	lsrs	r3, r0, #16
 8000154:	428b      	cmp	r3, r1
 8000156:	d302      	bcc.n	800015e <__udivsi3+0x32>
 8000158:	1212      	asrs	r2, r2, #8
 800015a:	0209      	lsls	r1, r1, #8
 800015c:	d065      	beq.n	800022a <__udivsi3+0xfe>
 800015e:	0b03      	lsrs	r3, r0, #12
 8000160:	428b      	cmp	r3, r1
 8000162:	d319      	bcc.n	8000198 <__udivsi3+0x6c>
 8000164:	e000      	b.n	8000168 <__udivsi3+0x3c>
 8000166:	0a09      	lsrs	r1, r1, #8
 8000168:	0bc3      	lsrs	r3, r0, #15
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x46>
 800016e:	03cb      	lsls	r3, r1, #15
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0b83      	lsrs	r3, r0, #14
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x52>
 800017a:	038b      	lsls	r3, r1, #14
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0b43      	lsrs	r3, r0, #13
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x5e>
 8000186:	034b      	lsls	r3, r1, #13
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0b03      	lsrs	r3, r0, #12
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x6a>
 8000192:	030b      	lsls	r3, r1, #12
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0ac3      	lsrs	r3, r0, #11
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x76>
 800019e:	02cb      	lsls	r3, r1, #11
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	0a83      	lsrs	r3, r0, #10
 80001a6:	428b      	cmp	r3, r1
 80001a8:	d301      	bcc.n	80001ae <__udivsi3+0x82>
 80001aa:	028b      	lsls	r3, r1, #10
 80001ac:	1ac0      	subs	r0, r0, r3
 80001ae:	4152      	adcs	r2, r2
 80001b0:	0a43      	lsrs	r3, r0, #9
 80001b2:	428b      	cmp	r3, r1
 80001b4:	d301      	bcc.n	80001ba <__udivsi3+0x8e>
 80001b6:	024b      	lsls	r3, r1, #9
 80001b8:	1ac0      	subs	r0, r0, r3
 80001ba:	4152      	adcs	r2, r2
 80001bc:	0a03      	lsrs	r3, r0, #8
 80001be:	428b      	cmp	r3, r1
 80001c0:	d301      	bcc.n	80001c6 <__udivsi3+0x9a>
 80001c2:	020b      	lsls	r3, r1, #8
 80001c4:	1ac0      	subs	r0, r0, r3
 80001c6:	4152      	adcs	r2, r2
 80001c8:	d2cd      	bcs.n	8000166 <__udivsi3+0x3a>
 80001ca:	09c3      	lsrs	r3, r0, #7
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xa8>
 80001d0:	01cb      	lsls	r3, r1, #7
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	0983      	lsrs	r3, r0, #6
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xb4>
 80001dc:	018b      	lsls	r3, r1, #6
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0943      	lsrs	r3, r0, #5
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xc0>
 80001e8:	014b      	lsls	r3, r1, #5
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0903      	lsrs	r3, r0, #4
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xcc>
 80001f4:	010b      	lsls	r3, r1, #4
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	08c3      	lsrs	r3, r0, #3
 80001fc:	428b      	cmp	r3, r1
 80001fe:	d301      	bcc.n	8000204 <__udivsi3+0xd8>
 8000200:	00cb      	lsls	r3, r1, #3
 8000202:	1ac0      	subs	r0, r0, r3
 8000204:	4152      	adcs	r2, r2
 8000206:	0883      	lsrs	r3, r0, #2
 8000208:	428b      	cmp	r3, r1
 800020a:	d301      	bcc.n	8000210 <__udivsi3+0xe4>
 800020c:	008b      	lsls	r3, r1, #2
 800020e:	1ac0      	subs	r0, r0, r3
 8000210:	4152      	adcs	r2, r2
 8000212:	0843      	lsrs	r3, r0, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d301      	bcc.n	800021c <__udivsi3+0xf0>
 8000218:	004b      	lsls	r3, r1, #1
 800021a:	1ac0      	subs	r0, r0, r3
 800021c:	4152      	adcs	r2, r2
 800021e:	1a41      	subs	r1, r0, r1
 8000220:	d200      	bcs.n	8000224 <__udivsi3+0xf8>
 8000222:	4601      	mov	r1, r0
 8000224:	4152      	adcs	r2, r2
 8000226:	4610      	mov	r0, r2
 8000228:	4770      	bx	lr
 800022a:	e7ff      	b.n	800022c <__udivsi3+0x100>
 800022c:	b501      	push	{r0, lr}
 800022e:	2000      	movs	r0, #0
 8000230:	f000 f8f0 	bl	8000414 <__aeabi_idiv0>
 8000234:	bd02      	pop	{r1, pc}
 8000236:	46c0      	nop			; (mov r8, r8)

08000238 <__aeabi_uidivmod>:
 8000238:	2900      	cmp	r1, #0
 800023a:	d0f7      	beq.n	800022c <__udivsi3+0x100>
 800023c:	e776      	b.n	800012c <__udivsi3>
 800023e:	4770      	bx	lr

08000240 <__divsi3>:
 8000240:	4603      	mov	r3, r0
 8000242:	430b      	orrs	r3, r1
 8000244:	d47f      	bmi.n	8000346 <__divsi3+0x106>
 8000246:	2200      	movs	r2, #0
 8000248:	0843      	lsrs	r3, r0, #1
 800024a:	428b      	cmp	r3, r1
 800024c:	d374      	bcc.n	8000338 <__divsi3+0xf8>
 800024e:	0903      	lsrs	r3, r0, #4
 8000250:	428b      	cmp	r3, r1
 8000252:	d35f      	bcc.n	8000314 <__divsi3+0xd4>
 8000254:	0a03      	lsrs	r3, r0, #8
 8000256:	428b      	cmp	r3, r1
 8000258:	d344      	bcc.n	80002e4 <__divsi3+0xa4>
 800025a:	0b03      	lsrs	r3, r0, #12
 800025c:	428b      	cmp	r3, r1
 800025e:	d328      	bcc.n	80002b2 <__divsi3+0x72>
 8000260:	0c03      	lsrs	r3, r0, #16
 8000262:	428b      	cmp	r3, r1
 8000264:	d30d      	bcc.n	8000282 <__divsi3+0x42>
 8000266:	22ff      	movs	r2, #255	; 0xff
 8000268:	0209      	lsls	r1, r1, #8
 800026a:	ba12      	rev	r2, r2
 800026c:	0c03      	lsrs	r3, r0, #16
 800026e:	428b      	cmp	r3, r1
 8000270:	d302      	bcc.n	8000278 <__divsi3+0x38>
 8000272:	1212      	asrs	r2, r2, #8
 8000274:	0209      	lsls	r1, r1, #8
 8000276:	d065      	beq.n	8000344 <__divsi3+0x104>
 8000278:	0b03      	lsrs	r3, r0, #12
 800027a:	428b      	cmp	r3, r1
 800027c:	d319      	bcc.n	80002b2 <__divsi3+0x72>
 800027e:	e000      	b.n	8000282 <__divsi3+0x42>
 8000280:	0a09      	lsrs	r1, r1, #8
 8000282:	0bc3      	lsrs	r3, r0, #15
 8000284:	428b      	cmp	r3, r1
 8000286:	d301      	bcc.n	800028c <__divsi3+0x4c>
 8000288:	03cb      	lsls	r3, r1, #15
 800028a:	1ac0      	subs	r0, r0, r3
 800028c:	4152      	adcs	r2, r2
 800028e:	0b83      	lsrs	r3, r0, #14
 8000290:	428b      	cmp	r3, r1
 8000292:	d301      	bcc.n	8000298 <__divsi3+0x58>
 8000294:	038b      	lsls	r3, r1, #14
 8000296:	1ac0      	subs	r0, r0, r3
 8000298:	4152      	adcs	r2, r2
 800029a:	0b43      	lsrs	r3, r0, #13
 800029c:	428b      	cmp	r3, r1
 800029e:	d301      	bcc.n	80002a4 <__divsi3+0x64>
 80002a0:	034b      	lsls	r3, r1, #13
 80002a2:	1ac0      	subs	r0, r0, r3
 80002a4:	4152      	adcs	r2, r2
 80002a6:	0b03      	lsrs	r3, r0, #12
 80002a8:	428b      	cmp	r3, r1
 80002aa:	d301      	bcc.n	80002b0 <__divsi3+0x70>
 80002ac:	030b      	lsls	r3, r1, #12
 80002ae:	1ac0      	subs	r0, r0, r3
 80002b0:	4152      	adcs	r2, r2
 80002b2:	0ac3      	lsrs	r3, r0, #11
 80002b4:	428b      	cmp	r3, r1
 80002b6:	d301      	bcc.n	80002bc <__divsi3+0x7c>
 80002b8:	02cb      	lsls	r3, r1, #11
 80002ba:	1ac0      	subs	r0, r0, r3
 80002bc:	4152      	adcs	r2, r2
 80002be:	0a83      	lsrs	r3, r0, #10
 80002c0:	428b      	cmp	r3, r1
 80002c2:	d301      	bcc.n	80002c8 <__divsi3+0x88>
 80002c4:	028b      	lsls	r3, r1, #10
 80002c6:	1ac0      	subs	r0, r0, r3
 80002c8:	4152      	adcs	r2, r2
 80002ca:	0a43      	lsrs	r3, r0, #9
 80002cc:	428b      	cmp	r3, r1
 80002ce:	d301      	bcc.n	80002d4 <__divsi3+0x94>
 80002d0:	024b      	lsls	r3, r1, #9
 80002d2:	1ac0      	subs	r0, r0, r3
 80002d4:	4152      	adcs	r2, r2
 80002d6:	0a03      	lsrs	r3, r0, #8
 80002d8:	428b      	cmp	r3, r1
 80002da:	d301      	bcc.n	80002e0 <__divsi3+0xa0>
 80002dc:	020b      	lsls	r3, r1, #8
 80002de:	1ac0      	subs	r0, r0, r3
 80002e0:	4152      	adcs	r2, r2
 80002e2:	d2cd      	bcs.n	8000280 <__divsi3+0x40>
 80002e4:	09c3      	lsrs	r3, r0, #7
 80002e6:	428b      	cmp	r3, r1
 80002e8:	d301      	bcc.n	80002ee <__divsi3+0xae>
 80002ea:	01cb      	lsls	r3, r1, #7
 80002ec:	1ac0      	subs	r0, r0, r3
 80002ee:	4152      	adcs	r2, r2
 80002f0:	0983      	lsrs	r3, r0, #6
 80002f2:	428b      	cmp	r3, r1
 80002f4:	d301      	bcc.n	80002fa <__divsi3+0xba>
 80002f6:	018b      	lsls	r3, r1, #6
 80002f8:	1ac0      	subs	r0, r0, r3
 80002fa:	4152      	adcs	r2, r2
 80002fc:	0943      	lsrs	r3, r0, #5
 80002fe:	428b      	cmp	r3, r1
 8000300:	d301      	bcc.n	8000306 <__divsi3+0xc6>
 8000302:	014b      	lsls	r3, r1, #5
 8000304:	1ac0      	subs	r0, r0, r3
 8000306:	4152      	adcs	r2, r2
 8000308:	0903      	lsrs	r3, r0, #4
 800030a:	428b      	cmp	r3, r1
 800030c:	d301      	bcc.n	8000312 <__divsi3+0xd2>
 800030e:	010b      	lsls	r3, r1, #4
 8000310:	1ac0      	subs	r0, r0, r3
 8000312:	4152      	adcs	r2, r2
 8000314:	08c3      	lsrs	r3, r0, #3
 8000316:	428b      	cmp	r3, r1
 8000318:	d301      	bcc.n	800031e <__divsi3+0xde>
 800031a:	00cb      	lsls	r3, r1, #3
 800031c:	1ac0      	subs	r0, r0, r3
 800031e:	4152      	adcs	r2, r2
 8000320:	0883      	lsrs	r3, r0, #2
 8000322:	428b      	cmp	r3, r1
 8000324:	d301      	bcc.n	800032a <__divsi3+0xea>
 8000326:	008b      	lsls	r3, r1, #2
 8000328:	1ac0      	subs	r0, r0, r3
 800032a:	4152      	adcs	r2, r2
 800032c:	0843      	lsrs	r3, r0, #1
 800032e:	428b      	cmp	r3, r1
 8000330:	d301      	bcc.n	8000336 <__divsi3+0xf6>
 8000332:	004b      	lsls	r3, r1, #1
 8000334:	1ac0      	subs	r0, r0, r3
 8000336:	4152      	adcs	r2, r2
 8000338:	1a41      	subs	r1, r0, r1
 800033a:	d200      	bcs.n	800033e <__divsi3+0xfe>
 800033c:	4601      	mov	r1, r0
 800033e:	4152      	adcs	r2, r2
 8000340:	4610      	mov	r0, r2
 8000342:	4770      	bx	lr
 8000344:	e05d      	b.n	8000402 <__divsi3+0x1c2>
 8000346:	0fca      	lsrs	r2, r1, #31
 8000348:	d000      	beq.n	800034c <__divsi3+0x10c>
 800034a:	4249      	negs	r1, r1
 800034c:	1003      	asrs	r3, r0, #32
 800034e:	d300      	bcc.n	8000352 <__divsi3+0x112>
 8000350:	4240      	negs	r0, r0
 8000352:	4053      	eors	r3, r2
 8000354:	2200      	movs	r2, #0
 8000356:	469c      	mov	ip, r3
 8000358:	0903      	lsrs	r3, r0, #4
 800035a:	428b      	cmp	r3, r1
 800035c:	d32d      	bcc.n	80003ba <__divsi3+0x17a>
 800035e:	0a03      	lsrs	r3, r0, #8
 8000360:	428b      	cmp	r3, r1
 8000362:	d312      	bcc.n	800038a <__divsi3+0x14a>
 8000364:	22fc      	movs	r2, #252	; 0xfc
 8000366:	0189      	lsls	r1, r1, #6
 8000368:	ba12      	rev	r2, r2
 800036a:	0a03      	lsrs	r3, r0, #8
 800036c:	428b      	cmp	r3, r1
 800036e:	d30c      	bcc.n	800038a <__divsi3+0x14a>
 8000370:	0189      	lsls	r1, r1, #6
 8000372:	1192      	asrs	r2, r2, #6
 8000374:	428b      	cmp	r3, r1
 8000376:	d308      	bcc.n	800038a <__divsi3+0x14a>
 8000378:	0189      	lsls	r1, r1, #6
 800037a:	1192      	asrs	r2, r2, #6
 800037c:	428b      	cmp	r3, r1
 800037e:	d304      	bcc.n	800038a <__divsi3+0x14a>
 8000380:	0189      	lsls	r1, r1, #6
 8000382:	d03a      	beq.n	80003fa <__divsi3+0x1ba>
 8000384:	1192      	asrs	r2, r2, #6
 8000386:	e000      	b.n	800038a <__divsi3+0x14a>
 8000388:	0989      	lsrs	r1, r1, #6
 800038a:	09c3      	lsrs	r3, r0, #7
 800038c:	428b      	cmp	r3, r1
 800038e:	d301      	bcc.n	8000394 <__divsi3+0x154>
 8000390:	01cb      	lsls	r3, r1, #7
 8000392:	1ac0      	subs	r0, r0, r3
 8000394:	4152      	adcs	r2, r2
 8000396:	0983      	lsrs	r3, r0, #6
 8000398:	428b      	cmp	r3, r1
 800039a:	d301      	bcc.n	80003a0 <__divsi3+0x160>
 800039c:	018b      	lsls	r3, r1, #6
 800039e:	1ac0      	subs	r0, r0, r3
 80003a0:	4152      	adcs	r2, r2
 80003a2:	0943      	lsrs	r3, r0, #5
 80003a4:	428b      	cmp	r3, r1
 80003a6:	d301      	bcc.n	80003ac <__divsi3+0x16c>
 80003a8:	014b      	lsls	r3, r1, #5
 80003aa:	1ac0      	subs	r0, r0, r3
 80003ac:	4152      	adcs	r2, r2
 80003ae:	0903      	lsrs	r3, r0, #4
 80003b0:	428b      	cmp	r3, r1
 80003b2:	d301      	bcc.n	80003b8 <__divsi3+0x178>
 80003b4:	010b      	lsls	r3, r1, #4
 80003b6:	1ac0      	subs	r0, r0, r3
 80003b8:	4152      	adcs	r2, r2
 80003ba:	08c3      	lsrs	r3, r0, #3
 80003bc:	428b      	cmp	r3, r1
 80003be:	d301      	bcc.n	80003c4 <__divsi3+0x184>
 80003c0:	00cb      	lsls	r3, r1, #3
 80003c2:	1ac0      	subs	r0, r0, r3
 80003c4:	4152      	adcs	r2, r2
 80003c6:	0883      	lsrs	r3, r0, #2
 80003c8:	428b      	cmp	r3, r1
 80003ca:	d301      	bcc.n	80003d0 <__divsi3+0x190>
 80003cc:	008b      	lsls	r3, r1, #2
 80003ce:	1ac0      	subs	r0, r0, r3
 80003d0:	4152      	adcs	r2, r2
 80003d2:	d2d9      	bcs.n	8000388 <__divsi3+0x148>
 80003d4:	0843      	lsrs	r3, r0, #1
 80003d6:	428b      	cmp	r3, r1
 80003d8:	d301      	bcc.n	80003de <__divsi3+0x19e>
 80003da:	004b      	lsls	r3, r1, #1
 80003dc:	1ac0      	subs	r0, r0, r3
 80003de:	4152      	adcs	r2, r2
 80003e0:	1a41      	subs	r1, r0, r1
 80003e2:	d200      	bcs.n	80003e6 <__divsi3+0x1a6>
 80003e4:	4601      	mov	r1, r0
 80003e6:	4663      	mov	r3, ip
 80003e8:	4152      	adcs	r2, r2
 80003ea:	105b      	asrs	r3, r3, #1
 80003ec:	4610      	mov	r0, r2
 80003ee:	d301      	bcc.n	80003f4 <__divsi3+0x1b4>
 80003f0:	4240      	negs	r0, r0
 80003f2:	2b00      	cmp	r3, #0
 80003f4:	d500      	bpl.n	80003f8 <__divsi3+0x1b8>
 80003f6:	4249      	negs	r1, r1
 80003f8:	4770      	bx	lr
 80003fa:	4663      	mov	r3, ip
 80003fc:	105b      	asrs	r3, r3, #1
 80003fe:	d300      	bcc.n	8000402 <__divsi3+0x1c2>
 8000400:	4240      	negs	r0, r0
 8000402:	b501      	push	{r0, lr}
 8000404:	2000      	movs	r0, #0
 8000406:	f000 f805 	bl	8000414 <__aeabi_idiv0>
 800040a:	bd02      	pop	{r1, pc}

0800040c <__aeabi_idivmod>:
 800040c:	2900      	cmp	r1, #0
 800040e:	d0f8      	beq.n	8000402 <__divsi3+0x1c2>
 8000410:	e716      	b.n	8000240 <__divsi3>
 8000412:	4770      	bx	lr

08000414 <__aeabi_idiv0>:
 8000414:	4770      	bx	lr
 8000416:	46c0      	nop			; (mov r8, r8)

08000418 <__aeabi_uldivmod>:
 8000418:	2b00      	cmp	r3, #0
 800041a:	d111      	bne.n	8000440 <__aeabi_uldivmod+0x28>
 800041c:	2a00      	cmp	r2, #0
 800041e:	d10f      	bne.n	8000440 <__aeabi_uldivmod+0x28>
 8000420:	2900      	cmp	r1, #0
 8000422:	d100      	bne.n	8000426 <__aeabi_uldivmod+0xe>
 8000424:	2800      	cmp	r0, #0
 8000426:	d002      	beq.n	800042e <__aeabi_uldivmod+0x16>
 8000428:	2100      	movs	r1, #0
 800042a:	43c9      	mvns	r1, r1
 800042c:	1c08      	adds	r0, r1, #0
 800042e:	b407      	push	{r0, r1, r2}
 8000430:	4802      	ldr	r0, [pc, #8]	; (800043c <__aeabi_uldivmod+0x24>)
 8000432:	a102      	add	r1, pc, #8	; (adr r1, 800043c <__aeabi_uldivmod+0x24>)
 8000434:	1840      	adds	r0, r0, r1
 8000436:	9002      	str	r0, [sp, #8]
 8000438:	bd03      	pop	{r0, r1, pc}
 800043a:	46c0      	nop			; (mov r8, r8)
 800043c:	ffffffd9 	.word	0xffffffd9
 8000440:	b403      	push	{r0, r1}
 8000442:	4668      	mov	r0, sp
 8000444:	b501      	push	{r0, lr}
 8000446:	9802      	ldr	r0, [sp, #8]
 8000448:	f000 f82e 	bl	80004a8 <__udivmoddi4>
 800044c:	9b01      	ldr	r3, [sp, #4]
 800044e:	469e      	mov	lr, r3
 8000450:	b002      	add	sp, #8
 8000452:	bc0c      	pop	{r2, r3}
 8000454:	4770      	bx	lr
 8000456:	46c0      	nop			; (mov r8, r8)

08000458 <__aeabi_lmul>:
 8000458:	b5f0      	push	{r4, r5, r6, r7, lr}
 800045a:	0415      	lsls	r5, r2, #16
 800045c:	0c2d      	lsrs	r5, r5, #16
 800045e:	000f      	movs	r7, r1
 8000460:	0001      	movs	r1, r0
 8000462:	002e      	movs	r6, r5
 8000464:	46c6      	mov	lr, r8
 8000466:	4684      	mov	ip, r0
 8000468:	0400      	lsls	r0, r0, #16
 800046a:	0c14      	lsrs	r4, r2, #16
 800046c:	0c00      	lsrs	r0, r0, #16
 800046e:	0c09      	lsrs	r1, r1, #16
 8000470:	4346      	muls	r6, r0
 8000472:	434d      	muls	r5, r1
 8000474:	4360      	muls	r0, r4
 8000476:	4361      	muls	r1, r4
 8000478:	1940      	adds	r0, r0, r5
 800047a:	0c34      	lsrs	r4, r6, #16
 800047c:	1824      	adds	r4, r4, r0
 800047e:	b500      	push	{lr}
 8000480:	42a5      	cmp	r5, r4
 8000482:	d903      	bls.n	800048c <__aeabi_lmul+0x34>
 8000484:	2080      	movs	r0, #128	; 0x80
 8000486:	0240      	lsls	r0, r0, #9
 8000488:	4680      	mov	r8, r0
 800048a:	4441      	add	r1, r8
 800048c:	0c25      	lsrs	r5, r4, #16
 800048e:	186d      	adds	r5, r5, r1
 8000490:	4661      	mov	r1, ip
 8000492:	4359      	muls	r1, r3
 8000494:	437a      	muls	r2, r7
 8000496:	0430      	lsls	r0, r6, #16
 8000498:	1949      	adds	r1, r1, r5
 800049a:	0424      	lsls	r4, r4, #16
 800049c:	0c00      	lsrs	r0, r0, #16
 800049e:	1820      	adds	r0, r4, r0
 80004a0:	1889      	adds	r1, r1, r2
 80004a2:	bc80      	pop	{r7}
 80004a4:	46b8      	mov	r8, r7
 80004a6:	bdf0      	pop	{r4, r5, r6, r7, pc}

080004a8 <__udivmoddi4>:
 80004a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80004aa:	4657      	mov	r7, sl
 80004ac:	464e      	mov	r6, r9
 80004ae:	4645      	mov	r5, r8
 80004b0:	46de      	mov	lr, fp
 80004b2:	b5e0      	push	{r5, r6, r7, lr}
 80004b4:	0004      	movs	r4, r0
 80004b6:	000d      	movs	r5, r1
 80004b8:	4692      	mov	sl, r2
 80004ba:	4699      	mov	r9, r3
 80004bc:	b083      	sub	sp, #12
 80004be:	428b      	cmp	r3, r1
 80004c0:	d830      	bhi.n	8000524 <__udivmoddi4+0x7c>
 80004c2:	d02d      	beq.n	8000520 <__udivmoddi4+0x78>
 80004c4:	4649      	mov	r1, r9
 80004c6:	4650      	mov	r0, sl
 80004c8:	f000 f8ba 	bl	8000640 <__clzdi2>
 80004cc:	0029      	movs	r1, r5
 80004ce:	0006      	movs	r6, r0
 80004d0:	0020      	movs	r0, r4
 80004d2:	f000 f8b5 	bl	8000640 <__clzdi2>
 80004d6:	1a33      	subs	r3, r6, r0
 80004d8:	4698      	mov	r8, r3
 80004da:	3b20      	subs	r3, #32
 80004dc:	469b      	mov	fp, r3
 80004de:	d433      	bmi.n	8000548 <__udivmoddi4+0xa0>
 80004e0:	465a      	mov	r2, fp
 80004e2:	4653      	mov	r3, sl
 80004e4:	4093      	lsls	r3, r2
 80004e6:	4642      	mov	r2, r8
 80004e8:	001f      	movs	r7, r3
 80004ea:	4653      	mov	r3, sl
 80004ec:	4093      	lsls	r3, r2
 80004ee:	001e      	movs	r6, r3
 80004f0:	42af      	cmp	r7, r5
 80004f2:	d83a      	bhi.n	800056a <__udivmoddi4+0xc2>
 80004f4:	42af      	cmp	r7, r5
 80004f6:	d100      	bne.n	80004fa <__udivmoddi4+0x52>
 80004f8:	e078      	b.n	80005ec <__udivmoddi4+0x144>
 80004fa:	465b      	mov	r3, fp
 80004fc:	1ba4      	subs	r4, r4, r6
 80004fe:	41bd      	sbcs	r5, r7
 8000500:	2b00      	cmp	r3, #0
 8000502:	da00      	bge.n	8000506 <__udivmoddi4+0x5e>
 8000504:	e075      	b.n	80005f2 <__udivmoddi4+0x14a>
 8000506:	2200      	movs	r2, #0
 8000508:	2300      	movs	r3, #0
 800050a:	9200      	str	r2, [sp, #0]
 800050c:	9301      	str	r3, [sp, #4]
 800050e:	2301      	movs	r3, #1
 8000510:	465a      	mov	r2, fp
 8000512:	4093      	lsls	r3, r2
 8000514:	9301      	str	r3, [sp, #4]
 8000516:	2301      	movs	r3, #1
 8000518:	4642      	mov	r2, r8
 800051a:	4093      	lsls	r3, r2
 800051c:	9300      	str	r3, [sp, #0]
 800051e:	e028      	b.n	8000572 <__udivmoddi4+0xca>
 8000520:	4282      	cmp	r2, r0
 8000522:	d9cf      	bls.n	80004c4 <__udivmoddi4+0x1c>
 8000524:	2200      	movs	r2, #0
 8000526:	2300      	movs	r3, #0
 8000528:	9200      	str	r2, [sp, #0]
 800052a:	9301      	str	r3, [sp, #4]
 800052c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800052e:	2b00      	cmp	r3, #0
 8000530:	d001      	beq.n	8000536 <__udivmoddi4+0x8e>
 8000532:	601c      	str	r4, [r3, #0]
 8000534:	605d      	str	r5, [r3, #4]
 8000536:	9800      	ldr	r0, [sp, #0]
 8000538:	9901      	ldr	r1, [sp, #4]
 800053a:	b003      	add	sp, #12
 800053c:	bcf0      	pop	{r4, r5, r6, r7}
 800053e:	46bb      	mov	fp, r7
 8000540:	46b2      	mov	sl, r6
 8000542:	46a9      	mov	r9, r5
 8000544:	46a0      	mov	r8, r4
 8000546:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000548:	4642      	mov	r2, r8
 800054a:	2320      	movs	r3, #32
 800054c:	1a9b      	subs	r3, r3, r2
 800054e:	4652      	mov	r2, sl
 8000550:	40da      	lsrs	r2, r3
 8000552:	4641      	mov	r1, r8
 8000554:	0013      	movs	r3, r2
 8000556:	464a      	mov	r2, r9
 8000558:	408a      	lsls	r2, r1
 800055a:	0017      	movs	r7, r2
 800055c:	4642      	mov	r2, r8
 800055e:	431f      	orrs	r7, r3
 8000560:	4653      	mov	r3, sl
 8000562:	4093      	lsls	r3, r2
 8000564:	001e      	movs	r6, r3
 8000566:	42af      	cmp	r7, r5
 8000568:	d9c4      	bls.n	80004f4 <__udivmoddi4+0x4c>
 800056a:	2200      	movs	r2, #0
 800056c:	2300      	movs	r3, #0
 800056e:	9200      	str	r2, [sp, #0]
 8000570:	9301      	str	r3, [sp, #4]
 8000572:	4643      	mov	r3, r8
 8000574:	2b00      	cmp	r3, #0
 8000576:	d0d9      	beq.n	800052c <__udivmoddi4+0x84>
 8000578:	07fb      	lsls	r3, r7, #31
 800057a:	0872      	lsrs	r2, r6, #1
 800057c:	431a      	orrs	r2, r3
 800057e:	4646      	mov	r6, r8
 8000580:	087b      	lsrs	r3, r7, #1
 8000582:	e00e      	b.n	80005a2 <__udivmoddi4+0xfa>
 8000584:	42ab      	cmp	r3, r5
 8000586:	d101      	bne.n	800058c <__udivmoddi4+0xe4>
 8000588:	42a2      	cmp	r2, r4
 800058a:	d80c      	bhi.n	80005a6 <__udivmoddi4+0xfe>
 800058c:	1aa4      	subs	r4, r4, r2
 800058e:	419d      	sbcs	r5, r3
 8000590:	2001      	movs	r0, #1
 8000592:	1924      	adds	r4, r4, r4
 8000594:	416d      	adcs	r5, r5
 8000596:	2100      	movs	r1, #0
 8000598:	3e01      	subs	r6, #1
 800059a:	1824      	adds	r4, r4, r0
 800059c:	414d      	adcs	r5, r1
 800059e:	2e00      	cmp	r6, #0
 80005a0:	d006      	beq.n	80005b0 <__udivmoddi4+0x108>
 80005a2:	42ab      	cmp	r3, r5
 80005a4:	d9ee      	bls.n	8000584 <__udivmoddi4+0xdc>
 80005a6:	3e01      	subs	r6, #1
 80005a8:	1924      	adds	r4, r4, r4
 80005aa:	416d      	adcs	r5, r5
 80005ac:	2e00      	cmp	r6, #0
 80005ae:	d1f8      	bne.n	80005a2 <__udivmoddi4+0xfa>
 80005b0:	9800      	ldr	r0, [sp, #0]
 80005b2:	9901      	ldr	r1, [sp, #4]
 80005b4:	465b      	mov	r3, fp
 80005b6:	1900      	adds	r0, r0, r4
 80005b8:	4169      	adcs	r1, r5
 80005ba:	2b00      	cmp	r3, #0
 80005bc:	db24      	blt.n	8000608 <__udivmoddi4+0x160>
 80005be:	002b      	movs	r3, r5
 80005c0:	465a      	mov	r2, fp
 80005c2:	4644      	mov	r4, r8
 80005c4:	40d3      	lsrs	r3, r2
 80005c6:	002a      	movs	r2, r5
 80005c8:	40e2      	lsrs	r2, r4
 80005ca:	001c      	movs	r4, r3
 80005cc:	465b      	mov	r3, fp
 80005ce:	0015      	movs	r5, r2
 80005d0:	2b00      	cmp	r3, #0
 80005d2:	db2a      	blt.n	800062a <__udivmoddi4+0x182>
 80005d4:	0026      	movs	r6, r4
 80005d6:	409e      	lsls	r6, r3
 80005d8:	0033      	movs	r3, r6
 80005da:	0026      	movs	r6, r4
 80005dc:	4647      	mov	r7, r8
 80005de:	40be      	lsls	r6, r7
 80005e0:	0032      	movs	r2, r6
 80005e2:	1a80      	subs	r0, r0, r2
 80005e4:	4199      	sbcs	r1, r3
 80005e6:	9000      	str	r0, [sp, #0]
 80005e8:	9101      	str	r1, [sp, #4]
 80005ea:	e79f      	b.n	800052c <__udivmoddi4+0x84>
 80005ec:	42a3      	cmp	r3, r4
 80005ee:	d8bc      	bhi.n	800056a <__udivmoddi4+0xc2>
 80005f0:	e783      	b.n	80004fa <__udivmoddi4+0x52>
 80005f2:	4642      	mov	r2, r8
 80005f4:	2320      	movs	r3, #32
 80005f6:	2100      	movs	r1, #0
 80005f8:	1a9b      	subs	r3, r3, r2
 80005fa:	2200      	movs	r2, #0
 80005fc:	9100      	str	r1, [sp, #0]
 80005fe:	9201      	str	r2, [sp, #4]
 8000600:	2201      	movs	r2, #1
 8000602:	40da      	lsrs	r2, r3
 8000604:	9201      	str	r2, [sp, #4]
 8000606:	e786      	b.n	8000516 <__udivmoddi4+0x6e>
 8000608:	4642      	mov	r2, r8
 800060a:	2320      	movs	r3, #32
 800060c:	1a9b      	subs	r3, r3, r2
 800060e:	002a      	movs	r2, r5
 8000610:	4646      	mov	r6, r8
 8000612:	409a      	lsls	r2, r3
 8000614:	0023      	movs	r3, r4
 8000616:	40f3      	lsrs	r3, r6
 8000618:	4644      	mov	r4, r8
 800061a:	4313      	orrs	r3, r2
 800061c:	002a      	movs	r2, r5
 800061e:	40e2      	lsrs	r2, r4
 8000620:	001c      	movs	r4, r3
 8000622:	465b      	mov	r3, fp
 8000624:	0015      	movs	r5, r2
 8000626:	2b00      	cmp	r3, #0
 8000628:	dad4      	bge.n	80005d4 <__udivmoddi4+0x12c>
 800062a:	4642      	mov	r2, r8
 800062c:	002f      	movs	r7, r5
 800062e:	2320      	movs	r3, #32
 8000630:	0026      	movs	r6, r4
 8000632:	4097      	lsls	r7, r2
 8000634:	1a9b      	subs	r3, r3, r2
 8000636:	40de      	lsrs	r6, r3
 8000638:	003b      	movs	r3, r7
 800063a:	4333      	orrs	r3, r6
 800063c:	e7cd      	b.n	80005da <__udivmoddi4+0x132>
 800063e:	46c0      	nop			; (mov r8, r8)

08000640 <__clzdi2>:
 8000640:	b510      	push	{r4, lr}
 8000642:	2900      	cmp	r1, #0
 8000644:	d103      	bne.n	800064e <__clzdi2+0xe>
 8000646:	f000 f807 	bl	8000658 <__clzsi2>
 800064a:	3020      	adds	r0, #32
 800064c:	e002      	b.n	8000654 <__clzdi2+0x14>
 800064e:	1c08      	adds	r0, r1, #0
 8000650:	f000 f802 	bl	8000658 <__clzsi2>
 8000654:	bd10      	pop	{r4, pc}
 8000656:	46c0      	nop			; (mov r8, r8)

08000658 <__clzsi2>:
 8000658:	211c      	movs	r1, #28
 800065a:	2301      	movs	r3, #1
 800065c:	041b      	lsls	r3, r3, #16
 800065e:	4298      	cmp	r0, r3
 8000660:	d301      	bcc.n	8000666 <__clzsi2+0xe>
 8000662:	0c00      	lsrs	r0, r0, #16
 8000664:	3910      	subs	r1, #16
 8000666:	0a1b      	lsrs	r3, r3, #8
 8000668:	4298      	cmp	r0, r3
 800066a:	d301      	bcc.n	8000670 <__clzsi2+0x18>
 800066c:	0a00      	lsrs	r0, r0, #8
 800066e:	3908      	subs	r1, #8
 8000670:	091b      	lsrs	r3, r3, #4
 8000672:	4298      	cmp	r0, r3
 8000674:	d301      	bcc.n	800067a <__clzsi2+0x22>
 8000676:	0900      	lsrs	r0, r0, #4
 8000678:	3904      	subs	r1, #4
 800067a:	a202      	add	r2, pc, #8	; (adr r2, 8000684 <__clzsi2+0x2c>)
 800067c:	5c10      	ldrb	r0, [r2, r0]
 800067e:	1840      	adds	r0, r0, r1
 8000680:	4770      	bx	lr
 8000682:	46c0      	nop			; (mov r8, r8)
 8000684:	02020304 	.word	0x02020304
 8000688:	01010101 	.word	0x01010101
	...

08000694 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000694:	b590      	push	{r4, r7, lr}
 8000696:	b08f      	sub	sp, #60	; 0x3c
 8000698:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800069a:	f001 fcf9 	bl	8002090 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800069e:	f000 fa03 	bl	8000aa8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80006a2:	f000 fbb7 	bl	8000e14 <MX_GPIO_Init>
  MX_USART5_UART_Init();
 80006a6:	f000 fb85 	bl	8000db4 <MX_USART5_UART_Init>
  MX_USART2_UART_Init();
 80006aa:	f000 fb53 	bl	8000d54 <MX_USART2_UART_Init>
  MX_TIM3_Init();
 80006ae:	f000 faf9 	bl	8000ca4 <MX_TIM3_Init>
  MX_SPI2_Init();
 80006b2:	f000 fa6b 	bl	8000b8c <MX_SPI2_Init>
  MX_TIM2_Init();
 80006b6:	f000 faa1 	bl	8000bfc <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */

  HAL_TIM_Base_Start_IT(&htim3);
 80006ba:	4bdb      	ldr	r3, [pc, #876]	; (8000a28 <main+0x394>)
 80006bc:	0018      	movs	r0, r3
 80006be:	f003 f8f5 	bl	80038ac <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim2);
 80006c2:	4bda      	ldr	r3, [pc, #872]	; (8000a2c <main+0x398>)
 80006c4:	0018      	movs	r0, r3
 80006c6:	f003 f8f1 	bl	80038ac <HAL_TIM_Base_Start_IT>

  HAL_GPIO_WritePin(GPIOB, LED_R, GPIO_PIN_SET);
 80006ca:	4bd9      	ldr	r3, [pc, #868]	; (8000a30 <main+0x39c>)
 80006cc:	2201      	movs	r2, #1
 80006ce:	2104      	movs	r1, #4
 80006d0:	0018      	movs	r0, r3
 80006d2:	f002 f872 	bl	80027ba <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, LED_V, GPIO_PIN_RESET);
 80006d6:	2380      	movs	r3, #128	; 0x80
 80006d8:	00db      	lsls	r3, r3, #3
 80006da:	48d5      	ldr	r0, [pc, #852]	; (8000a30 <main+0x39c>)
 80006dc:	2200      	movs	r2, #0
 80006de:	0019      	movs	r1, r3
 80006e0:	f002 f86b 	bl	80027ba <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(XBEE_SLEEP, 0);
 80006e4:	2380      	movs	r3, #128	; 0x80
 80006e6:	0219      	lsls	r1, r3, #8
 80006e8:	23a0      	movs	r3, #160	; 0xa0
 80006ea:	05db      	lsls	r3, r3, #23
 80006ec:	2200      	movs	r2, #0
 80006ee:	0018      	movs	r0, r3
 80006f0:	f002 f863 	bl	80027ba <HAL_GPIO_WritePin>


  HAL_UART_Receive_IT(&huart5, &xbee_rx_last_byte, 1);
 80006f4:	49cf      	ldr	r1, [pc, #828]	; (8000a34 <main+0x3a0>)
 80006f6:	4bd0      	ldr	r3, [pc, #832]	; (8000a38 <main+0x3a4>)
 80006f8:	2201      	movs	r2, #1
 80006fa:	0018      	movs	r0, r3
 80006fc:	f003 fd56 	bl	80041ac <HAL_UART_Receive_IT>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  static uint16_t timeout;
	  char string[50] = {0};
 8000700:	1d3b      	adds	r3, r7, #4
 8000702:	2200      	movs	r2, #0
 8000704:	601a      	str	r2, [r3, #0]
 8000706:	3304      	adds	r3, #4
 8000708:	222e      	movs	r2, #46	; 0x2e
 800070a:	2100      	movs	r1, #0
 800070c:	0018      	movs	r0, r3
 800070e:	f005 f820 	bl	8005752 <memset>

	  switch(master_state){
 8000712:	4bca      	ldr	r3, [pc, #808]	; (8000a3c <main+0x3a8>)
 8000714:	781b      	ldrb	r3, [r3, #0]
 8000716:	2b05      	cmp	r3, #5
 8000718:	d900      	bls.n	800071c <main+0x88>
 800071a:	e1bb      	b.n	8000a94 <main+0x400>
 800071c:	009a      	lsls	r2, r3, #2
 800071e:	4bc8      	ldr	r3, [pc, #800]	; (8000a40 <main+0x3ac>)
 8000720:	18d3      	adds	r3, r2, r3
 8000722:	681b      	ldr	r3, [r3, #0]
 8000724:	469f      	mov	pc, r3
	  	  case lora_init:
	  		  signal_state = signal_connecting;
 8000726:	4bc7      	ldr	r3, [pc, #796]	; (8000a44 <main+0x3b0>)
 8000728:	2202      	movs	r2, #2
 800072a:	701a      	strb	r2, [r3, #0]
	  		  master_state = xbee_init;
 800072c:	4bc3      	ldr	r3, [pc, #780]	; (8000a3c <main+0x3a8>)
 800072e:	2201      	movs	r2, #1
 8000730:	701a      	strb	r2, [r3, #0]
	  	  break;
 8000732:	e1b4      	b.n	8000a9e <main+0x40a>
	  	  case xbee_init:
			  switch(xbee_send_state){
 8000734:	4bc4      	ldr	r3, [pc, #784]	; (8000a48 <main+0x3b4>)
 8000736:	781b      	ldrb	r3, [r3, #0]
 8000738:	2b05      	cmp	r3, #5
 800073a:	d900      	bls.n	800073e <main+0xaa>
 800073c:	e12d      	b.n	800099a <main+0x306>
 800073e:	009a      	lsls	r2, r3, #2
 8000740:	4bc2      	ldr	r3, [pc, #776]	; (8000a4c <main+0x3b8>)
 8000742:	18d3      	adds	r3, r2, r3
 8000744:	681b      	ldr	r3, [r3, #0]
 8000746:	469f      	mov	pc, r3

				  case enter_command_mode:
					  HAL_GPIO_TogglePin (GPIOB, GPIO_PIN_2);
 8000748:	4bb9      	ldr	r3, [pc, #740]	; (8000a30 <main+0x39c>)
 800074a:	2104      	movs	r1, #4
 800074c:	0018      	movs	r0, r3
 800074e:	f002 f851 	bl	80027f4 <HAL_GPIO_TogglePin>
					  HAL_UART_Transmit(&huart5, "+++", 3, 100);
 8000752:	49bf      	ldr	r1, [pc, #764]	; (8000a50 <main+0x3bc>)
 8000754:	48b8      	ldr	r0, [pc, #736]	; (8000a38 <main+0x3a4>)
 8000756:	2364      	movs	r3, #100	; 0x64
 8000758:	2203      	movs	r2, #3
 800075a:	f003 fc7f 	bl	800405c <HAL_UART_Transmit>
					  timeout = 0;
 800075e:	4bbd      	ldr	r3, [pc, #756]	; (8000a54 <main+0x3c0>)
 8000760:	2200      	movs	r2, #0
 8000762:	801a      	strh	r2, [r3, #0]
					  xbee_send_state = command_mode_ok;
 8000764:	4bb8      	ldr	r3, [pc, #736]	; (8000a48 <main+0x3b4>)
 8000766:	2201      	movs	r2, #1
 8000768:	701a      	strb	r2, [r3, #0]
				  break;
 800076a:	e11d      	b.n	80009a8 <main+0x314>

				  case command_mode_ok:
					  if(cr_flag){
 800076c:	4bba      	ldr	r3, [pc, #744]	; (8000a58 <main+0x3c4>)
 800076e:	781b      	ldrb	r3, [r3, #0]
 8000770:	2b00      	cmp	r3, #0
 8000772:	d01a      	beq.n	80007aa <main+0x116>
						  if(xbee_rx_buffer[cr_flag-2] == 'O' && xbee_rx_buffer[cr_flag-1] == 'K'){
 8000774:	4bb8      	ldr	r3, [pc, #736]	; (8000a58 <main+0x3c4>)
 8000776:	781b      	ldrb	r3, [r3, #0]
 8000778:	3b02      	subs	r3, #2
 800077a:	4ab8      	ldr	r2, [pc, #736]	; (8000a5c <main+0x3c8>)
 800077c:	5cd3      	ldrb	r3, [r2, r3]
 800077e:	2b4f      	cmp	r3, #79	; 0x4f
 8000780:	d10f      	bne.n	80007a2 <main+0x10e>
 8000782:	4bb5      	ldr	r3, [pc, #724]	; (8000a58 <main+0x3c4>)
 8000784:	781b      	ldrb	r3, [r3, #0]
 8000786:	3b01      	subs	r3, #1
 8000788:	4ab4      	ldr	r2, [pc, #720]	; (8000a5c <main+0x3c8>)
 800078a:	5cd3      	ldrb	r3, [r2, r3]
 800078c:	2b4b      	cmp	r3, #75	; 0x4b
 800078e:	d108      	bne.n	80007a2 <main+0x10e>
							  xbee_send_state = single_command;
 8000790:	4bad      	ldr	r3, [pc, #692]	; (8000a48 <main+0x3b4>)
 8000792:	2204      	movs	r2, #4
 8000794:	701a      	strb	r2, [r3, #0]
							  HAL_Delay(10);
 8000796:	200a      	movs	r0, #10
 8000798:	f001 fcea 	bl	8002170 <HAL_Delay>
							  timeout = 0;
 800079c:	4bad      	ldr	r3, [pc, #692]	; (8000a54 <main+0x3c0>)
 800079e:	2200      	movs	r2, #0
 80007a0:	801a      	strh	r2, [r3, #0]
						  }
						  cr_flag = 0;
 80007a2:	4bad      	ldr	r3, [pc, #692]	; (8000a58 <main+0x3c4>)
 80007a4:	2200      	movs	r2, #0
 80007a6:	701a      	strb	r2, [r3, #0]
						  HAL_Delay(1);
						  timeout++;
						  if (timeout >= timeout_duration)
							  xbee_send_state = enter_command_mode;
					  }
				  break;
 80007a8:	e0f9      	b.n	800099e <main+0x30a>
						  HAL_Delay(1);
 80007aa:	2001      	movs	r0, #1
 80007ac:	f001 fce0 	bl	8002170 <HAL_Delay>
						  timeout++;
 80007b0:	4ba8      	ldr	r3, [pc, #672]	; (8000a54 <main+0x3c0>)
 80007b2:	881b      	ldrh	r3, [r3, #0]
 80007b4:	3301      	adds	r3, #1
 80007b6:	b29a      	uxth	r2, r3
 80007b8:	4ba6      	ldr	r3, [pc, #664]	; (8000a54 <main+0x3c0>)
 80007ba:	801a      	strh	r2, [r3, #0]
						  if (timeout >= timeout_duration)
 80007bc:	4ba5      	ldr	r3, [pc, #660]	; (8000a54 <main+0x3c0>)
 80007be:	881a      	ldrh	r2, [r3, #0]
 80007c0:	23fa      	movs	r3, #250	; 0xfa
 80007c2:	005b      	lsls	r3, r3, #1
 80007c4:	429a      	cmp	r2, r3
 80007c6:	d200      	bcs.n	80007ca <main+0x136>
 80007c8:	e0e9      	b.n	800099e <main+0x30a>
							  xbee_send_state = enter_command_mode;
 80007ca:	4b9f      	ldr	r3, [pc, #636]	; (8000a48 <main+0x3b4>)
 80007cc:	2200      	movs	r2, #0
 80007ce:	701a      	strb	r2, [r3, #0]
				  break;
 80007d0:	e0e5      	b.n	800099e <main+0x30a>

				  case single_command:
					  if (xbee_reset==0){
 80007d2:	4ba3      	ldr	r3, [pc, #652]	; (8000a60 <main+0x3cc>)
 80007d4:	781b      	ldrb	r3, [r3, #0]
 80007d6:	2b00      	cmp	r3, #0
 80007d8:	d108      	bne.n	80007ec <main+0x158>
						  HAL_UART_Transmit(&huart5, "ATRE\r", 5, 100);
 80007da:	49a2      	ldr	r1, [pc, #648]	; (8000a64 <main+0x3d0>)
 80007dc:	4896      	ldr	r0, [pc, #600]	; (8000a38 <main+0x3a4>)
 80007de:	2364      	movs	r3, #100	; 0x64
 80007e0:	2205      	movs	r2, #5
 80007e2:	f003 fc3b 	bl	800405c <HAL_UART_Transmit>
						  xbee_reset = 1;
 80007e6:	4b9e      	ldr	r3, [pc, #632]	; (8000a60 <main+0x3cc>)
 80007e8:	2201      	movs	r2, #1
 80007ea:	701a      	strb	r2, [r3, #0]
					  }
					  timeout = 0;
 80007ec:	4b99      	ldr	r3, [pc, #612]	; (8000a54 <main+0x3c0>)
 80007ee:	2200      	movs	r2, #0
 80007f0:	801a      	strh	r2, [r3, #0]
					  xbee_send_state = single_command_ok;
 80007f2:	4b95      	ldr	r3, [pc, #596]	; (8000a48 <main+0x3b4>)
 80007f4:	2205      	movs	r2, #5
 80007f6:	701a      	strb	r2, [r3, #0]
				  break;
 80007f8:	e0d6      	b.n	80009a8 <main+0x314>

				  case single_command_ok:
					  if(cr_flag){
 80007fa:	4b97      	ldr	r3, [pc, #604]	; (8000a58 <main+0x3c4>)
 80007fc:	781b      	ldrb	r3, [r3, #0]
 80007fe:	2b00      	cmp	r3, #0
 8000800:	d01a      	beq.n	8000838 <main+0x1a4>
						  if(xbee_rx_buffer[cr_flag-2] == 'O' && xbee_rx_buffer[cr_flag-1] == 'K'){
 8000802:	4b95      	ldr	r3, [pc, #596]	; (8000a58 <main+0x3c4>)
 8000804:	781b      	ldrb	r3, [r3, #0]
 8000806:	3b02      	subs	r3, #2
 8000808:	4a94      	ldr	r2, [pc, #592]	; (8000a5c <main+0x3c8>)
 800080a:	5cd3      	ldrb	r3, [r2, r3]
 800080c:	2b4f      	cmp	r3, #79	; 0x4f
 800080e:	d10f      	bne.n	8000830 <main+0x19c>
 8000810:	4b91      	ldr	r3, [pc, #580]	; (8000a58 <main+0x3c4>)
 8000812:	781b      	ldrb	r3, [r3, #0]
 8000814:	3b01      	subs	r3, #1
 8000816:	4a91      	ldr	r2, [pc, #580]	; (8000a5c <main+0x3c8>)
 8000818:	5cd3      	ldrb	r3, [r2, r3]
 800081a:	2b4b      	cmp	r3, #75	; 0x4b
 800081c:	d108      	bne.n	8000830 <main+0x19c>
							  xbee_send_state = send_config;
 800081e:	4b8a      	ldr	r3, [pc, #552]	; (8000a48 <main+0x3b4>)
 8000820:	2202      	movs	r2, #2
 8000822:	701a      	strb	r2, [r3, #0]
							  HAL_Delay(10);
 8000824:	200a      	movs	r0, #10
 8000826:	f001 fca3 	bl	8002170 <HAL_Delay>
							  timeout = 0;
 800082a:	4b8a      	ldr	r3, [pc, #552]	; (8000a54 <main+0x3c0>)
 800082c:	2200      	movs	r2, #0
 800082e:	801a      	strh	r2, [r3, #0]
						  }
						  cr_flag = 0;
 8000830:	4b89      	ldr	r3, [pc, #548]	; (8000a58 <main+0x3c4>)
 8000832:	2200      	movs	r2, #0
 8000834:	701a      	strb	r2, [r3, #0]
						  HAL_Delay(1);
						  timeout++;
						  if (timeout >= timeout_duration)
							  xbee_send_state = enter_command_mode;
					  }
				  break;
 8000836:	e0b4      	b.n	80009a2 <main+0x30e>
						  HAL_Delay(1);
 8000838:	2001      	movs	r0, #1
 800083a:	f001 fc99 	bl	8002170 <HAL_Delay>
						  timeout++;
 800083e:	4b85      	ldr	r3, [pc, #532]	; (8000a54 <main+0x3c0>)
 8000840:	881b      	ldrh	r3, [r3, #0]
 8000842:	3301      	adds	r3, #1
 8000844:	b29a      	uxth	r2, r3
 8000846:	4b83      	ldr	r3, [pc, #524]	; (8000a54 <main+0x3c0>)
 8000848:	801a      	strh	r2, [r3, #0]
						  if (timeout >= timeout_duration)
 800084a:	4b82      	ldr	r3, [pc, #520]	; (8000a54 <main+0x3c0>)
 800084c:	881a      	ldrh	r2, [r3, #0]
 800084e:	23fa      	movs	r3, #250	; 0xfa
 8000850:	005b      	lsls	r3, r3, #1
 8000852:	429a      	cmp	r2, r3
 8000854:	d200      	bcs.n	8000858 <main+0x1c4>
 8000856:	e0a4      	b.n	80009a2 <main+0x30e>
							  xbee_send_state = enter_command_mode;
 8000858:	4b7b      	ldr	r3, [pc, #492]	; (8000a48 <main+0x3b4>)
 800085a:	2200      	movs	r2, #0
 800085c:	701a      	strb	r2, [r3, #0]
				  break;
 800085e:	e0a0      	b.n	80009a2 <main+0x30e>

				  case send_config:

					  if(config_step == config_length){
 8000860:	4b81      	ldr	r3, [pc, #516]	; (8000a68 <main+0x3d4>)
 8000862:	781a      	ldrb	r2, [r3, #0]
 8000864:	4b81      	ldr	r3, [pc, #516]	; (8000a6c <main+0x3d8>)
 8000866:	781b      	ldrb	r3, [r3, #0]
 8000868:	429a      	cmp	r2, r3
 800086a:	d106      	bne.n	800087a <main+0x1e6>
						  sprintf(string, "ATWR\r");
 800086c:	4a80      	ldr	r2, [pc, #512]	; (8000a70 <main+0x3dc>)
 800086e:	1d3b      	adds	r3, r7, #4
 8000870:	0011      	movs	r1, r2
 8000872:	0018      	movs	r0, r3
 8000874:	f004 ff76 	bl	8005764 <siprintf>
 8000878:	e018      	b.n	80008ac <main+0x218>
					  }
					  else sprintf(string, "AT%s%s\r", config[config_step][0], config[config_step][1]);
 800087a:	4b7b      	ldr	r3, [pc, #492]	; (8000a68 <main+0x3d4>)
 800087c:	781b      	ldrb	r3, [r3, #0]
 800087e:	001a      	movs	r2, r3
 8000880:	0013      	movs	r3, r2
 8000882:	009b      	lsls	r3, r3, #2
 8000884:	189b      	adds	r3, r3, r2
 8000886:	009b      	lsls	r3, r3, #2
 8000888:	4a7a      	ldr	r2, [pc, #488]	; (8000a74 <main+0x3e0>)
 800088a:	189c      	adds	r4, r3, r2
 800088c:	4b76      	ldr	r3, [pc, #472]	; (8000a68 <main+0x3d4>)
 800088e:	781b      	ldrb	r3, [r3, #0]
 8000890:	001a      	movs	r2, r3
 8000892:	0013      	movs	r3, r2
 8000894:	009b      	lsls	r3, r3, #2
 8000896:	189b      	adds	r3, r3, r2
 8000898:	009b      	lsls	r3, r3, #2
 800089a:	330a      	adds	r3, #10
 800089c:	001a      	movs	r2, r3
 800089e:	4b75      	ldr	r3, [pc, #468]	; (8000a74 <main+0x3e0>)
 80008a0:	18d3      	adds	r3, r2, r3
 80008a2:	4975      	ldr	r1, [pc, #468]	; (8000a78 <main+0x3e4>)
 80008a4:	1d38      	adds	r0, r7, #4
 80008a6:	0022      	movs	r2, r4
 80008a8:	f004 ff5c 	bl	8005764 <siprintf>


					  HAL_UART_Transmit(&huart5, string, strlen(string), 100);
 80008ac:	1d3b      	adds	r3, r7, #4
 80008ae:	0018      	movs	r0, r3
 80008b0:	f7ff fc2a 	bl	8000108 <strlen>
 80008b4:	0003      	movs	r3, r0
 80008b6:	b29a      	uxth	r2, r3
 80008b8:	1d39      	adds	r1, r7, #4
 80008ba:	485f      	ldr	r0, [pc, #380]	; (8000a38 <main+0x3a4>)
 80008bc:	2364      	movs	r3, #100	; 0x64
 80008be:	f003 fbcd 	bl	800405c <HAL_UART_Transmit>
					  xbee_send_state = config_ok;
 80008c2:	4b61      	ldr	r3, [pc, #388]	; (8000a48 <main+0x3b4>)
 80008c4:	2203      	movs	r2, #3
 80008c6:	701a      	strb	r2, [r3, #0]
				  break;
 80008c8:	e06e      	b.n	80009a8 <main+0x314>

				  case config_ok:
					  if(cr_flag){
 80008ca:	4b63      	ldr	r3, [pc, #396]	; (8000a58 <main+0x3c4>)
 80008cc:	781b      	ldrb	r3, [r3, #0]
 80008ce:	2b00      	cmp	r3, #0
 80008d0:	d041      	beq.n	8000956 <main+0x2c2>
						  if(xbee_rx_buffer[cr_flag-2] == 'O' && xbee_rx_buffer[cr_flag-1] == 'K'){
 80008d2:	4b61      	ldr	r3, [pc, #388]	; (8000a58 <main+0x3c4>)
 80008d4:	781b      	ldrb	r3, [r3, #0]
 80008d6:	3b02      	subs	r3, #2
 80008d8:	4a60      	ldr	r2, [pc, #384]	; (8000a5c <main+0x3c8>)
 80008da:	5cd3      	ldrb	r3, [r2, r3]
 80008dc:	2b4f      	cmp	r3, #79	; 0x4f
 80008de:	d137      	bne.n	8000950 <main+0x2bc>
 80008e0:	4b5d      	ldr	r3, [pc, #372]	; (8000a58 <main+0x3c4>)
 80008e2:	781b      	ldrb	r3, [r3, #0]
 80008e4:	3b01      	subs	r3, #1
 80008e6:	4a5d      	ldr	r2, [pc, #372]	; (8000a5c <main+0x3c8>)
 80008e8:	5cd3      	ldrb	r3, [r2, r3]
 80008ea:	2b4b      	cmp	r3, #75	; 0x4b
 80008ec:	d130      	bne.n	8000950 <main+0x2bc>
							  if(config_step == config_length){
 80008ee:	4b5e      	ldr	r3, [pc, #376]	; (8000a68 <main+0x3d4>)
 80008f0:	781a      	ldrb	r2, [r3, #0]
 80008f2:	4b5e      	ldr	r3, [pc, #376]	; (8000a6c <main+0x3d8>)
 80008f4:	781b      	ldrb	r3, [r3, #0]
 80008f6:	429a      	cmp	r2, r3
 80008f8:	d11b      	bne.n	8000932 <main+0x29e>
								  HAL_GPIO_WritePin(GPIOB, LED_R, GPIO_PIN_RESET);
 80008fa:	4b4d      	ldr	r3, [pc, #308]	; (8000a30 <main+0x39c>)
 80008fc:	2200      	movs	r2, #0
 80008fe:	2104      	movs	r1, #4
 8000900:	0018      	movs	r0, r3
 8000902:	f001 ff5a 	bl	80027ba <HAL_GPIO_WritePin>
								  HAL_GPIO_WritePin(GPIOB, LED_V, GPIO_PIN_SET);
 8000906:	2380      	movs	r3, #128	; 0x80
 8000908:	00db      	lsls	r3, r3, #3
 800090a:	4849      	ldr	r0, [pc, #292]	; (8000a30 <main+0x39c>)
 800090c:	2201      	movs	r2, #1
 800090e:	0019      	movs	r1, r3
 8000910:	f001 ff53 	bl	80027ba <HAL_GPIO_WritePin>
								  xbee_send_state = config_over;
 8000914:	4b4c      	ldr	r3, [pc, #304]	; (8000a48 <main+0x3b4>)
 8000916:	2206      	movs	r2, #6
 8000918:	701a      	strb	r2, [r3, #0]
								  HAL_Delay(10000);
 800091a:	4b58      	ldr	r3, [pc, #352]	; (8000a7c <main+0x3e8>)
 800091c:	0018      	movs	r0, r3
 800091e:	f001 fc27 	bl	8002170 <HAL_Delay>
								  master_state = fine_polling;
 8000922:	4b46      	ldr	r3, [pc, #280]	; (8000a3c <main+0x3a8>)
 8000924:	2204      	movs	r2, #4
 8000926:	701a      	strb	r2, [r3, #0]
								  xbee_rx_read_index = xbee_rx_write_index;
 8000928:	4b55      	ldr	r3, [pc, #340]	; (8000a80 <main+0x3ec>)
 800092a:	781a      	ldrb	r2, [r3, #0]
 800092c:	4b55      	ldr	r3, [pc, #340]	; (8000a84 <main+0x3f0>)
 800092e:	701a      	strb	r2, [r3, #0]
 8000930:	e00e      	b.n	8000950 <main+0x2bc>
							  }
							  else {
								  timeout = 0;
 8000932:	4b48      	ldr	r3, [pc, #288]	; (8000a54 <main+0x3c0>)
 8000934:	2200      	movs	r2, #0
 8000936:	801a      	strh	r2, [r3, #0]
								  config_step++;
 8000938:	4b4b      	ldr	r3, [pc, #300]	; (8000a68 <main+0x3d4>)
 800093a:	781b      	ldrb	r3, [r3, #0]
 800093c:	3301      	adds	r3, #1
 800093e:	b2da      	uxtb	r2, r3
 8000940:	4b49      	ldr	r3, [pc, #292]	; (8000a68 <main+0x3d4>)
 8000942:	701a      	strb	r2, [r3, #0]
								  xbee_send_state = send_config;
 8000944:	4b40      	ldr	r3, [pc, #256]	; (8000a48 <main+0x3b4>)
 8000946:	2202      	movs	r2, #2
 8000948:	701a      	strb	r2, [r3, #0]
								  HAL_Delay(10);
 800094a:	200a      	movs	r0, #10
 800094c:	f001 fc10 	bl	8002170 <HAL_Delay>
							  }
						  }
						  cr_flag = 0;
 8000950:	4b41      	ldr	r3, [pc, #260]	; (8000a58 <main+0x3c4>)
 8000952:	2200      	movs	r2, #0
 8000954:	701a      	strb	r2, [r3, #0]
					  }
					  if(xbee_rx_buffer[xbee_rx_write_index-2] == 'O' && xbee_rx_buffer[xbee_rx_write_index-1] == 'K'){
 8000956:	4b4a      	ldr	r3, [pc, #296]	; (8000a80 <main+0x3ec>)
 8000958:	781b      	ldrb	r3, [r3, #0]
 800095a:	3b02      	subs	r3, #2
 800095c:	4a3f      	ldr	r2, [pc, #252]	; (8000a5c <main+0x3c8>)
 800095e:	5cd3      	ldrb	r3, [r2, r3]
 8000960:	2b4f      	cmp	r3, #79	; 0x4f
 8000962:	d106      	bne.n	8000972 <main+0x2de>
 8000964:	4b46      	ldr	r3, [pc, #280]	; (8000a80 <main+0x3ec>)
 8000966:	781b      	ldrb	r3, [r3, #0]
 8000968:	3b01      	subs	r3, #1
 800096a:	4a3c      	ldr	r2, [pc, #240]	; (8000a5c <main+0x3c8>)
 800096c:	5cd3      	ldrb	r3, [r2, r3]
 800096e:	2b4b      	cmp	r3, #75	; 0x4b
 8000970:	d012      	beq.n	8000998 <main+0x304>

					  }
					  else {
						  HAL_Delay(1);
 8000972:	2001      	movs	r0, #1
 8000974:	f001 fbfc 	bl	8002170 <HAL_Delay>
						  timeout++;
 8000978:	4b36      	ldr	r3, [pc, #216]	; (8000a54 <main+0x3c0>)
 800097a:	881b      	ldrh	r3, [r3, #0]
 800097c:	3301      	adds	r3, #1
 800097e:	b29a      	uxth	r2, r3
 8000980:	4b34      	ldr	r3, [pc, #208]	; (8000a54 <main+0x3c0>)
 8000982:	801a      	strh	r2, [r3, #0]
						  if (timeout >= timeout_duration){
 8000984:	4b33      	ldr	r3, [pc, #204]	; (8000a54 <main+0x3c0>)
 8000986:	881a      	ldrh	r2, [r3, #0]
 8000988:	23fa      	movs	r3, #250	; 0xfa
 800098a:	005b      	lsls	r3, r3, #1
 800098c:	429a      	cmp	r2, r3
 800098e:	d30a      	bcc.n	80009a6 <main+0x312>
							  xbee_send_state = enter_command_mode;
 8000990:	4b2d      	ldr	r3, [pc, #180]	; (8000a48 <main+0x3b4>)
 8000992:	2200      	movs	r2, #0
 8000994:	701a      	strb	r2, [r3, #0]
							  //config_step = 0;
						  }
					  }
				  break;
 8000996:	e006      	b.n	80009a6 <main+0x312>
 8000998:	e005      	b.n	80009a6 <main+0x312>

				  default:

				  break;
 800099a:	46c0      	nop			; (mov r8, r8)
 800099c:	e07f      	b.n	8000a9e <main+0x40a>
				  break;
 800099e:	46c0      	nop			; (mov r8, r8)
 80009a0:	e07d      	b.n	8000a9e <main+0x40a>
				  break;
 80009a2:	46c0      	nop			; (mov r8, r8)
 80009a4:	e07b      	b.n	8000a9e <main+0x40a>
				  break;
 80009a6:	46c0      	nop			; (mov r8, r8)

			  }
	      break;
 80009a8:	e079      	b.n	8000a9e <main+0x40a>

	  	  case master_idle:
	  		  signal_state = signal_ok;
 80009aa:	4b26      	ldr	r3, [pc, #152]	; (8000a44 <main+0x3b0>)
 80009ac:	2201      	movs	r2, #1
 80009ae:	701a      	strb	r2, [r3, #0]
	  		  HAL_Delay(1000);
 80009b0:	23fa      	movs	r3, #250	; 0xfa
 80009b2:	009b      	lsls	r3, r3, #2
 80009b4:	0018      	movs	r0, r3
 80009b6:	f001 fbdb 	bl	8002170 <HAL_Delay>

	  		  master_state = fine_polling;
 80009ba:	4b20      	ldr	r3, [pc, #128]	; (8000a3c <main+0x3a8>)
 80009bc:	2204      	movs	r2, #4
 80009be:	701a      	strb	r2, [r3, #0]
	  	  break;
 80009c0:	e06d      	b.n	8000a9e <main+0x40a>

	  	  case sparse_polling:
	  		  signal_state = signal_ok;
 80009c2:	4b20      	ldr	r3, [pc, #128]	; (8000a44 <main+0x3b0>)
 80009c4:	2201      	movs	r2, #1
 80009c6:	701a      	strb	r2, [r3, #0]
	  		  scan_sensors();
 80009c8:	f000 fb22 	bl	8001010 <scan_sensors>
	  		  HAL_Delay(10); //if a large amount of bees goes in or out
 80009cc:	200a      	movs	r0, #10
 80009ce:	f001 fbcf 	bl	8002170 <HAL_Delay>
	  		  if(bee_rate < -1*bee_rate_fine_polling_threshold || bee_rate > 1*bee_rate_fine_polling_threshold){
 80009d2:	4b2d      	ldr	r3, [pc, #180]	; (8000a88 <main+0x3f4>)
 80009d4:	2200      	movs	r2, #0
 80009d6:	5e9b      	ldrsh	r3, [r3, r2]
 80009d8:	3302      	adds	r3, #2
 80009da:	db04      	blt.n	80009e6 <main+0x352>
 80009dc:	4b2a      	ldr	r3, [pc, #168]	; (8000a88 <main+0x3f4>)
 80009de:	2200      	movs	r2, #0
 80009e0:	5e9b      	ldrsh	r3, [r3, r2]
 80009e2:	2b02      	cmp	r3, #2
 80009e4:	dd58      	ble.n	8000a98 <main+0x404>
	  			  master_state = fine_polling; //we'll trigger a fine_polling
 80009e6:	4b15      	ldr	r3, [pc, #84]	; (8000a3c <main+0x3a8>)
 80009e8:	2204      	movs	r2, #4
 80009ea:	701a      	strb	r2, [r3, #0]
	  		  }
	  	  break;
 80009ec:	e054      	b.n	8000a98 <main+0x404>

	  	  case fine_polling:
	  		  if (signal_state != signal_swarming ) signal_state = signal_ok;
 80009ee:	4b15      	ldr	r3, [pc, #84]	; (8000a44 <main+0x3b0>)
 80009f0:	781b      	ldrb	r3, [r3, #0]
 80009f2:	2b03      	cmp	r3, #3
 80009f4:	d002      	beq.n	80009fc <main+0x368>
 80009f6:	4b13      	ldr	r3, [pc, #76]	; (8000a44 <main+0x3b0>)
 80009f8:	2201      	movs	r2, #1
 80009fa:	701a      	strb	r2, [r3, #0]
	  		  scan_sensors();
 80009fc:	f000 fb08 	bl	8001010 <scan_sensors>
	  		  if(bee_rate < -1*bee_rate_alert_threshold || bee_rate > bee_rate_alert_threshold){
 8000a00:	4b21      	ldr	r3, [pc, #132]	; (8000a88 <main+0x3f4>)
 8000a02:	2200      	movs	r2, #0
 8000a04:	5e9b      	ldrsh	r3, [r3, r2]
 8000a06:	3305      	adds	r3, #5
 8000a08:	db04      	blt.n	8000a14 <main+0x380>
 8000a0a:	4b1f      	ldr	r3, [pc, #124]	; (8000a88 <main+0x3f4>)
 8000a0c:	2200      	movs	r2, #0
 8000a0e:	5e9b      	ldrsh	r3, [r3, r2]
 8000a10:	2b05      	cmp	r3, #5
 8000a12:	dd43      	ble.n	8000a9c <main+0x408>
	  			  xbee_send_alert();
 8000a14:	f000 fe70 	bl	80016f8 <xbee_send_alert>
	  			  signal_state = signal_swarming;
 8000a18:	4b0a      	ldr	r3, [pc, #40]	; (8000a44 <main+0x3b0>)
 8000a1a:	2203      	movs	r2, #3
 8000a1c:	701a      	strb	r2, [r3, #0]
	  			  bee_rate = 0;
 8000a1e:	4b1a      	ldr	r3, [pc, #104]	; (8000a88 <main+0x3f4>)
 8000a20:	2200      	movs	r2, #0
 8000a22:	801a      	strh	r2, [r3, #0]
	  		  }
	  	  break;
 8000a24:	e03a      	b.n	8000a9c <main+0x408>
 8000a26:	46c0      	nop			; (mov r8, r8)
 8000a28:	200005c8 	.word	0x200005c8
 8000a2c:	2000068c 	.word	0x2000068c
 8000a30:	50000400 	.word	0x50000400
 8000a34:	20000322 	.word	0x20000322
 8000a38:	20000608 	.word	0x20000608
 8000a3c:	2000030c 	.word	0x2000030c
 8000a40:	08005fe4 	.word	0x08005fe4
 8000a44:	20000429 	.word	0x20000429
 8000a48:	20000427 	.word	0x20000427
 8000a4c:	08005ffc 	.word	0x08005ffc
 8000a50:	08005fb4 	.word	0x08005fb4
 8000a54:	2000042a 	.word	0x2000042a
 8000a58:	20000321 	.word	0x20000321
 8000a5c:	20000324 	.word	0x20000324
 8000a60:	20000426 	.word	0x20000426
 8000a64:	08005fb8 	.word	0x08005fb8
 8000a68:	20000425 	.word	0x20000425
 8000a6c:	2000027c 	.word	0x2000027c
 8000a70:	08005fc0 	.word	0x08005fc0
 8000a74:	200000ec 	.word	0x200000ec
 8000a78:	08005fc8 	.word	0x08005fc8
 8000a7c:	00002710 	.word	0x00002710
 8000a80:	20000424 	.word	0x20000424
 8000a84:	200000e8 	.word	0x200000e8
 8000a88:	200005c4 	.word	0x200005c4

	  	  case lora_alert:
	  		  signal_state = signal_swarming;
 8000a8c:	4b05      	ldr	r3, [pc, #20]	; (8000aa4 <main+0x410>)
 8000a8e:	2203      	movs	r2, #3
 8000a90:	701a      	strb	r2, [r3, #0]
	  	  break;
 8000a92:	e004      	b.n	8000a9e <main+0x40a>

	  	  default: break;
 8000a94:	46c0      	nop			; (mov r8, r8)
 8000a96:	e002      	b.n	8000a9e <main+0x40a>
	  	  break;
 8000a98:	46c0      	nop			; (mov r8, r8)
 8000a9a:	e000      	b.n	8000a9e <main+0x40a>
	  	  break;
 8000a9c:	46c0      	nop			; (mov r8, r8)
	  }

	  read_xbee();
 8000a9e:	f000 fe53 	bl	8001748 <read_xbee>
  {
 8000aa2:	e62d      	b.n	8000700 <main+0x6c>
 8000aa4:	20000429 	.word	0x20000429

08000aa8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000aa8:	b590      	push	{r4, r7, lr}
 8000aaa:	b09f      	sub	sp, #124	; 0x7c
 8000aac:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000aae:	2440      	movs	r4, #64	; 0x40
 8000ab0:	193b      	adds	r3, r7, r4
 8000ab2:	0018      	movs	r0, r3
 8000ab4:	2338      	movs	r3, #56	; 0x38
 8000ab6:	001a      	movs	r2, r3
 8000ab8:	2100      	movs	r1, #0
 8000aba:	f004 fe4a 	bl	8005752 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000abe:	232c      	movs	r3, #44	; 0x2c
 8000ac0:	18fb      	adds	r3, r7, r3
 8000ac2:	0018      	movs	r0, r3
 8000ac4:	2314      	movs	r3, #20
 8000ac6:	001a      	movs	r2, r3
 8000ac8:	2100      	movs	r1, #0
 8000aca:	f004 fe42 	bl	8005752 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000ace:	1d3b      	adds	r3, r7, #4
 8000ad0:	0018      	movs	r0, r3
 8000ad2:	2328      	movs	r3, #40	; 0x28
 8000ad4:	001a      	movs	r2, r3
 8000ad6:	2100      	movs	r1, #0
 8000ad8:	f004 fe3b 	bl	8005752 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000adc:	4b29      	ldr	r3, [pc, #164]	; (8000b84 <SystemClock_Config+0xdc>)
 8000ade:	681b      	ldr	r3, [r3, #0]
 8000ae0:	4a29      	ldr	r2, [pc, #164]	; (8000b88 <SystemClock_Config+0xe0>)
 8000ae2:	401a      	ands	r2, r3
 8000ae4:	4b27      	ldr	r3, [pc, #156]	; (8000b84 <SystemClock_Config+0xdc>)
 8000ae6:	2180      	movs	r1, #128	; 0x80
 8000ae8:	0109      	lsls	r1, r1, #4
 8000aea:	430a      	orrs	r2, r1
 8000aec:	601a      	str	r2, [r3, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000aee:	0021      	movs	r1, r4
 8000af0:	187b      	adds	r3, r7, r1
 8000af2:	2202      	movs	r2, #2
 8000af4:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000af6:	187b      	adds	r3, r7, r1
 8000af8:	2201      	movs	r2, #1
 8000afa:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000afc:	187b      	adds	r3, r7, r1
 8000afe:	2210      	movs	r2, #16
 8000b00:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000b02:	187b      	adds	r3, r7, r1
 8000b04:	2202      	movs	r2, #2
 8000b06:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000b08:	187b      	adds	r3, r7, r1
 8000b0a:	2200      	movs	r2, #0
 8000b0c:	62da      	str	r2, [r3, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLLMUL_6;
 8000b0e:	187b      	adds	r3, r7, r1
 8000b10:	2280      	movs	r2, #128	; 0x80
 8000b12:	0312      	lsls	r2, r2, #12
 8000b14:	631a      	str	r2, [r3, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLDIV = RCC_PLLDIV_3;
 8000b16:	187b      	adds	r3, r7, r1
 8000b18:	2280      	movs	r2, #128	; 0x80
 8000b1a:	0412      	lsls	r2, r2, #16
 8000b1c:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000b1e:	187b      	adds	r3, r7, r1
 8000b20:	0018      	movs	r0, r3
 8000b22:	f001 fe83 	bl	800282c <HAL_RCC_OscConfig>
 8000b26:	1e03      	subs	r3, r0, #0
 8000b28:	d001      	beq.n	8000b2e <SystemClock_Config+0x86>
  {
    Error_Handler();
 8000b2a:	f001 f8fd 	bl	8001d28 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000b2e:	212c      	movs	r1, #44	; 0x2c
 8000b30:	187b      	adds	r3, r7, r1
 8000b32:	220f      	movs	r2, #15
 8000b34:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000b36:	187b      	adds	r3, r7, r1
 8000b38:	2203      	movs	r2, #3
 8000b3a:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000b3c:	187b      	adds	r3, r7, r1
 8000b3e:	2200      	movs	r2, #0
 8000b40:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000b42:	187b      	adds	r3, r7, r1
 8000b44:	2200      	movs	r2, #0
 8000b46:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000b48:	187b      	adds	r3, r7, r1
 8000b4a:	2200      	movs	r2, #0
 8000b4c:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000b4e:	187b      	adds	r3, r7, r1
 8000b50:	2101      	movs	r1, #1
 8000b52:	0018      	movs	r0, r3
 8000b54:	f002 fa3e 	bl	8002fd4 <HAL_RCC_ClockConfig>
 8000b58:	1e03      	subs	r3, r0, #0
 8000b5a:	d001      	beq.n	8000b60 <SystemClock_Config+0xb8>
  {
    Error_Handler();
 8000b5c:	f001 f8e4 	bl	8001d28 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000b60:	1d3b      	adds	r3, r7, #4
 8000b62:	2202      	movs	r2, #2
 8000b64:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000b66:	1d3b      	adds	r3, r7, #4
 8000b68:	2200      	movs	r2, #0
 8000b6a:	611a      	str	r2, [r3, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000b6c:	1d3b      	adds	r3, r7, #4
 8000b6e:	0018      	movs	r0, r3
 8000b70:	f002 fc54 	bl	800341c <HAL_RCCEx_PeriphCLKConfig>
 8000b74:	1e03      	subs	r3, r0, #0
 8000b76:	d001      	beq.n	8000b7c <SystemClock_Config+0xd4>
  {
    Error_Handler();
 8000b78:	f001 f8d6 	bl	8001d28 <Error_Handler>
  }
}
 8000b7c:	46c0      	nop			; (mov r8, r8)
 8000b7e:	46bd      	mov	sp, r7
 8000b80:	b01f      	add	sp, #124	; 0x7c
 8000b82:	bd90      	pop	{r4, r7, pc}
 8000b84:	40007000 	.word	0x40007000
 8000b88:	ffffe7ff 	.word	0xffffe7ff

08000b8c <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8000b8c:	b580      	push	{r7, lr}
 8000b8e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8000b90:	4b18      	ldr	r3, [pc, #96]	; (8000bf4 <MX_SPI2_Init+0x68>)
 8000b92:	4a19      	ldr	r2, [pc, #100]	; (8000bf8 <MX_SPI2_Init+0x6c>)
 8000b94:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8000b96:	4b17      	ldr	r3, [pc, #92]	; (8000bf4 <MX_SPI2_Init+0x68>)
 8000b98:	2282      	movs	r2, #130	; 0x82
 8000b9a:	0052      	lsls	r2, r2, #1
 8000b9c:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8000b9e:	4b15      	ldr	r3, [pc, #84]	; (8000bf4 <MX_SPI2_Init+0x68>)
 8000ba0:	2200      	movs	r2, #0
 8000ba2:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8000ba4:	4b13      	ldr	r3, [pc, #76]	; (8000bf4 <MX_SPI2_Init+0x68>)
 8000ba6:	2200      	movs	r2, #0
 8000ba8:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000baa:	4b12      	ldr	r3, [pc, #72]	; (8000bf4 <MX_SPI2_Init+0x68>)
 8000bac:	2200      	movs	r2, #0
 8000bae:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000bb0:	4b10      	ldr	r3, [pc, #64]	; (8000bf4 <MX_SPI2_Init+0x68>)
 8000bb2:	2200      	movs	r2, #0
 8000bb4:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_HARD_OUTPUT;
 8000bb6:	4b0f      	ldr	r3, [pc, #60]	; (8000bf4 <MX_SPI2_Init+0x68>)
 8000bb8:	2280      	movs	r2, #128	; 0x80
 8000bba:	02d2      	lsls	r2, r2, #11
 8000bbc:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000bbe:	4b0d      	ldr	r3, [pc, #52]	; (8000bf4 <MX_SPI2_Init+0x68>)
 8000bc0:	2200      	movs	r2, #0
 8000bc2:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000bc4:	4b0b      	ldr	r3, [pc, #44]	; (8000bf4 <MX_SPI2_Init+0x68>)
 8000bc6:	2200      	movs	r2, #0
 8000bc8:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8000bca:	4b0a      	ldr	r3, [pc, #40]	; (8000bf4 <MX_SPI2_Init+0x68>)
 8000bcc:	2200      	movs	r2, #0
 8000bce:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000bd0:	4b08      	ldr	r3, [pc, #32]	; (8000bf4 <MX_SPI2_Init+0x68>)
 8000bd2:	2200      	movs	r2, #0
 8000bd4:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 7;
 8000bd6:	4b07      	ldr	r3, [pc, #28]	; (8000bf4 <MX_SPI2_Init+0x68>)
 8000bd8:	2207      	movs	r2, #7
 8000bda:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8000bdc:	4b05      	ldr	r3, [pc, #20]	; (8000bf4 <MX_SPI2_Init+0x68>)
 8000bde:	0018      	movs	r0, r3
 8000be0:	f002 fd90 	bl	8003704 <HAL_SPI_Init>
 8000be4:	1e03      	subs	r3, r0, #0
 8000be6:	d001      	beq.n	8000bec <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8000be8:	f001 f89e 	bl	8001d28 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8000bec:	46c0      	nop			; (mov r8, r8)
 8000bee:	46bd      	mov	sp, r7
 8000bf0:	bd80      	pop	{r7, pc}
 8000bf2:	46c0      	nop			; (mov r8, r8)
 8000bf4:	20000568 	.word	0x20000568
 8000bf8:	40003800 	.word	0x40003800

08000bfc <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000bfc:	b580      	push	{r7, lr}
 8000bfe:	b086      	sub	sp, #24
 8000c00:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000c02:	2308      	movs	r3, #8
 8000c04:	18fb      	adds	r3, r7, r3
 8000c06:	0018      	movs	r0, r3
 8000c08:	2310      	movs	r3, #16
 8000c0a:	001a      	movs	r2, r3
 8000c0c:	2100      	movs	r1, #0
 8000c0e:	f004 fda0 	bl	8005752 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000c12:	003b      	movs	r3, r7
 8000c14:	0018      	movs	r0, r3
 8000c16:	2308      	movs	r3, #8
 8000c18:	001a      	movs	r2, r3
 8000c1a:	2100      	movs	r1, #0
 8000c1c:	f004 fd99 	bl	8005752 <memset>

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000c20:	4b1f      	ldr	r3, [pc, #124]	; (8000ca0 <MX_TIM2_Init+0xa4>)
 8000c22:	2280      	movs	r2, #128	; 0x80
 8000c24:	05d2      	lsls	r2, r2, #23
 8000c26:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 1600;
 8000c28:	4b1d      	ldr	r3, [pc, #116]	; (8000ca0 <MX_TIM2_Init+0xa4>)
 8000c2a:	22c8      	movs	r2, #200	; 0xc8
 8000c2c:	00d2      	lsls	r2, r2, #3
 8000c2e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000c30:	4b1b      	ldr	r3, [pc, #108]	; (8000ca0 <MX_TIM2_Init+0xa4>)
 8000c32:	2200      	movs	r2, #0
 8000c34:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000;
 8000c36:	4b1a      	ldr	r3, [pc, #104]	; (8000ca0 <MX_TIM2_Init+0xa4>)
 8000c38:	22fa      	movs	r2, #250	; 0xfa
 8000c3a:	0092      	lsls	r2, r2, #2
 8000c3c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000c3e:	4b18      	ldr	r3, [pc, #96]	; (8000ca0 <MX_TIM2_Init+0xa4>)
 8000c40:	2200      	movs	r2, #0
 8000c42:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000c44:	4b16      	ldr	r3, [pc, #88]	; (8000ca0 <MX_TIM2_Init+0xa4>)
 8000c46:	2200      	movs	r2, #0
 8000c48:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000c4a:	4b15      	ldr	r3, [pc, #84]	; (8000ca0 <MX_TIM2_Init+0xa4>)
 8000c4c:	0018      	movs	r0, r3
 8000c4e:	f002 fded 	bl	800382c <HAL_TIM_Base_Init>
 8000c52:	1e03      	subs	r3, r0, #0
 8000c54:	d001      	beq.n	8000c5a <MX_TIM2_Init+0x5e>
  {
    Error_Handler();
 8000c56:	f001 f867 	bl	8001d28 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000c5a:	2108      	movs	r1, #8
 8000c5c:	187b      	adds	r3, r7, r1
 8000c5e:	2280      	movs	r2, #128	; 0x80
 8000c60:	0152      	lsls	r2, r2, #5
 8000c62:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000c64:	187a      	adds	r2, r7, r1
 8000c66:	4b0e      	ldr	r3, [pc, #56]	; (8000ca0 <MX_TIM2_Init+0xa4>)
 8000c68:	0011      	movs	r1, r2
 8000c6a:	0018      	movs	r0, r3
 8000c6c:	f002 ff58 	bl	8003b20 <HAL_TIM_ConfigClockSource>
 8000c70:	1e03      	subs	r3, r0, #0
 8000c72:	d001      	beq.n	8000c78 <MX_TIM2_Init+0x7c>
  {
    Error_Handler();
 8000c74:	f001 f858 	bl	8001d28 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000c78:	003b      	movs	r3, r7
 8000c7a:	2200      	movs	r2, #0
 8000c7c:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000c7e:	003b      	movs	r3, r7
 8000c80:	2200      	movs	r2, #0
 8000c82:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000c84:	003a      	movs	r2, r7
 8000c86:	4b06      	ldr	r3, [pc, #24]	; (8000ca0 <MX_TIM2_Init+0xa4>)
 8000c88:	0011      	movs	r1, r2
 8000c8a:	0018      	movs	r0, r3
 8000c8c:	f003 f934 	bl	8003ef8 <HAL_TIMEx_MasterConfigSynchronization>
 8000c90:	1e03      	subs	r3, r0, #0
 8000c92:	d001      	beq.n	8000c98 <MX_TIM2_Init+0x9c>
  {
    Error_Handler();
 8000c94:	f001 f848 	bl	8001d28 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000c98:	46c0      	nop			; (mov r8, r8)
 8000c9a:	46bd      	mov	sp, r7
 8000c9c:	b006      	add	sp, #24
 8000c9e:	bd80      	pop	{r7, pc}
 8000ca0:	2000068c 	.word	0x2000068c

08000ca4 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000ca4:	b580      	push	{r7, lr}
 8000ca6:	b086      	sub	sp, #24
 8000ca8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000caa:	2308      	movs	r3, #8
 8000cac:	18fb      	adds	r3, r7, r3
 8000cae:	0018      	movs	r0, r3
 8000cb0:	2310      	movs	r3, #16
 8000cb2:	001a      	movs	r2, r3
 8000cb4:	2100      	movs	r1, #0
 8000cb6:	f004 fd4c 	bl	8005752 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000cba:	003b      	movs	r3, r7
 8000cbc:	0018      	movs	r0, r3
 8000cbe:	2308      	movs	r3, #8
 8000cc0:	001a      	movs	r2, r3
 8000cc2:	2100      	movs	r1, #0
 8000cc4:	f004 fd45 	bl	8005752 <memset>

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000cc8:	4b1e      	ldr	r3, [pc, #120]	; (8000d44 <MX_TIM3_Init+0xa0>)
 8000cca:	4a1f      	ldr	r2, [pc, #124]	; (8000d48 <MX_TIM3_Init+0xa4>)
 8000ccc:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 65535;
 8000cce:	4b1d      	ldr	r3, [pc, #116]	; (8000d44 <MX_TIM3_Init+0xa0>)
 8000cd0:	4a1e      	ldr	r2, [pc, #120]	; (8000d4c <MX_TIM3_Init+0xa8>)
 8000cd2:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000cd4:	4b1b      	ldr	r3, [pc, #108]	; (8000d44 <MX_TIM3_Init+0xa0>)
 8000cd6:	2200      	movs	r2, #0
 8000cd8:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 4883;
 8000cda:	4b1a      	ldr	r3, [pc, #104]	; (8000d44 <MX_TIM3_Init+0xa0>)
 8000cdc:	4a1c      	ldr	r2, [pc, #112]	; (8000d50 <MX_TIM3_Init+0xac>)
 8000cde:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000ce0:	4b18      	ldr	r3, [pc, #96]	; (8000d44 <MX_TIM3_Init+0xa0>)
 8000ce2:	2200      	movs	r2, #0
 8000ce4:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000ce6:	4b17      	ldr	r3, [pc, #92]	; (8000d44 <MX_TIM3_Init+0xa0>)
 8000ce8:	2200      	movs	r2, #0
 8000cea:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000cec:	4b15      	ldr	r3, [pc, #84]	; (8000d44 <MX_TIM3_Init+0xa0>)
 8000cee:	0018      	movs	r0, r3
 8000cf0:	f002 fd9c 	bl	800382c <HAL_TIM_Base_Init>
 8000cf4:	1e03      	subs	r3, r0, #0
 8000cf6:	d001      	beq.n	8000cfc <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 8000cf8:	f001 f816 	bl	8001d28 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000cfc:	2108      	movs	r1, #8
 8000cfe:	187b      	adds	r3, r7, r1
 8000d00:	2280      	movs	r2, #128	; 0x80
 8000d02:	0152      	lsls	r2, r2, #5
 8000d04:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000d06:	187a      	adds	r2, r7, r1
 8000d08:	4b0e      	ldr	r3, [pc, #56]	; (8000d44 <MX_TIM3_Init+0xa0>)
 8000d0a:	0011      	movs	r1, r2
 8000d0c:	0018      	movs	r0, r3
 8000d0e:	f002 ff07 	bl	8003b20 <HAL_TIM_ConfigClockSource>
 8000d12:	1e03      	subs	r3, r0, #0
 8000d14:	d001      	beq.n	8000d1a <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 8000d16:	f001 f807 	bl	8001d28 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000d1a:	003b      	movs	r3, r7
 8000d1c:	2200      	movs	r2, #0
 8000d1e:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000d20:	003b      	movs	r3, r7
 8000d22:	2200      	movs	r2, #0
 8000d24:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000d26:	003a      	movs	r2, r7
 8000d28:	4b06      	ldr	r3, [pc, #24]	; (8000d44 <MX_TIM3_Init+0xa0>)
 8000d2a:	0011      	movs	r1, r2
 8000d2c:	0018      	movs	r0, r3
 8000d2e:	f003 f8e3 	bl	8003ef8 <HAL_TIMEx_MasterConfigSynchronization>
 8000d32:	1e03      	subs	r3, r0, #0
 8000d34:	d001      	beq.n	8000d3a <MX_TIM3_Init+0x96>
  {
    Error_Handler();
 8000d36:	f000 fff7 	bl	8001d28 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8000d3a:	46c0      	nop			; (mov r8, r8)
 8000d3c:	46bd      	mov	sp, r7
 8000d3e:	b006      	add	sp, #24
 8000d40:	bd80      	pop	{r7, pc}
 8000d42:	46c0      	nop			; (mov r8, r8)
 8000d44:	200005c8 	.word	0x200005c8
 8000d48:	40000400 	.word	0x40000400
 8000d4c:	0000ffff 	.word	0x0000ffff
 8000d50:	00001313 	.word	0x00001313

08000d54 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000d54:	b580      	push	{r7, lr}
 8000d56:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000d58:	4b14      	ldr	r3, [pc, #80]	; (8000dac <MX_USART2_UART_Init+0x58>)
 8000d5a:	4a15      	ldr	r2, [pc, #84]	; (8000db0 <MX_USART2_UART_Init+0x5c>)
 8000d5c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000d5e:	4b13      	ldr	r3, [pc, #76]	; (8000dac <MX_USART2_UART_Init+0x58>)
 8000d60:	22e1      	movs	r2, #225	; 0xe1
 8000d62:	0252      	lsls	r2, r2, #9
 8000d64:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000d66:	4b11      	ldr	r3, [pc, #68]	; (8000dac <MX_USART2_UART_Init+0x58>)
 8000d68:	2200      	movs	r2, #0
 8000d6a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000d6c:	4b0f      	ldr	r3, [pc, #60]	; (8000dac <MX_USART2_UART_Init+0x58>)
 8000d6e:	2200      	movs	r2, #0
 8000d70:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000d72:	4b0e      	ldr	r3, [pc, #56]	; (8000dac <MX_USART2_UART_Init+0x58>)
 8000d74:	2200      	movs	r2, #0
 8000d76:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000d78:	4b0c      	ldr	r3, [pc, #48]	; (8000dac <MX_USART2_UART_Init+0x58>)
 8000d7a:	220c      	movs	r2, #12
 8000d7c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000d7e:	4b0b      	ldr	r3, [pc, #44]	; (8000dac <MX_USART2_UART_Init+0x58>)
 8000d80:	2200      	movs	r2, #0
 8000d82:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000d84:	4b09      	ldr	r3, [pc, #36]	; (8000dac <MX_USART2_UART_Init+0x58>)
 8000d86:	2200      	movs	r2, #0
 8000d88:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000d8a:	4b08      	ldr	r3, [pc, #32]	; (8000dac <MX_USART2_UART_Init+0x58>)
 8000d8c:	2200      	movs	r2, #0
 8000d8e:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000d90:	4b06      	ldr	r3, [pc, #24]	; (8000dac <MX_USART2_UART_Init+0x58>)
 8000d92:	2200      	movs	r2, #0
 8000d94:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000d96:	4b05      	ldr	r3, [pc, #20]	; (8000dac <MX_USART2_UART_Init+0x58>)
 8000d98:	0018      	movs	r0, r3
 8000d9a:	f003 f90b 	bl	8003fb4 <HAL_UART_Init>
 8000d9e:	1e03      	subs	r3, r0, #0
 8000da0:	d001      	beq.n	8000da6 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8000da2:	f000 ffc1 	bl	8001d28 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000da6:	46c0      	nop			; (mov r8, r8)
 8000da8:	46bd      	mov	sp, r7
 8000daa:	bd80      	pop	{r7, pc}
 8000dac:	200006cc 	.word	0x200006cc
 8000db0:	40004400 	.word	0x40004400

08000db4 <MX_USART5_UART_Init>:
  * @brief USART5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART5_UART_Init(void)
{
 8000db4:	b580      	push	{r7, lr}
 8000db6:	af00      	add	r7, sp, #0
  /* USER CODE END USART5_Init 0 */

  /* USER CODE BEGIN USART5_Init 1 */

  /* USER CODE END USART5_Init 1 */
  huart5.Instance = USART5;
 8000db8:	4b14      	ldr	r3, [pc, #80]	; (8000e0c <MX_USART5_UART_Init+0x58>)
 8000dba:	4a15      	ldr	r2, [pc, #84]	; (8000e10 <MX_USART5_UART_Init+0x5c>)
 8000dbc:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 9600;
 8000dbe:	4b13      	ldr	r3, [pc, #76]	; (8000e0c <MX_USART5_UART_Init+0x58>)
 8000dc0:	2296      	movs	r2, #150	; 0x96
 8000dc2:	0192      	lsls	r2, r2, #6
 8000dc4:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 8000dc6:	4b11      	ldr	r3, [pc, #68]	; (8000e0c <MX_USART5_UART_Init+0x58>)
 8000dc8:	2200      	movs	r2, #0
 8000dca:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 8000dcc:	4b0f      	ldr	r3, [pc, #60]	; (8000e0c <MX_USART5_UART_Init+0x58>)
 8000dce:	2200      	movs	r2, #0
 8000dd0:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 8000dd2:	4b0e      	ldr	r3, [pc, #56]	; (8000e0c <MX_USART5_UART_Init+0x58>)
 8000dd4:	2200      	movs	r2, #0
 8000dd6:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 8000dd8:	4b0c      	ldr	r3, [pc, #48]	; (8000e0c <MX_USART5_UART_Init+0x58>)
 8000dda:	220c      	movs	r2, #12
 8000ddc:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000dde:	4b0b      	ldr	r3, [pc, #44]	; (8000e0c <MX_USART5_UART_Init+0x58>)
 8000de0:	2200      	movs	r2, #0
 8000de2:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 8000de4:	4b09      	ldr	r3, [pc, #36]	; (8000e0c <MX_USART5_UART_Init+0x58>)
 8000de6:	2200      	movs	r2, #0
 8000de8:	61da      	str	r2, [r3, #28]
  huart5.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000dea:	4b08      	ldr	r3, [pc, #32]	; (8000e0c <MX_USART5_UART_Init+0x58>)
 8000dec:	2200      	movs	r2, #0
 8000dee:	621a      	str	r2, [r3, #32]
  huart5.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000df0:	4b06      	ldr	r3, [pc, #24]	; (8000e0c <MX_USART5_UART_Init+0x58>)
 8000df2:	2200      	movs	r2, #0
 8000df4:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart5) != HAL_OK)
 8000df6:	4b05      	ldr	r3, [pc, #20]	; (8000e0c <MX_USART5_UART_Init+0x58>)
 8000df8:	0018      	movs	r0, r3
 8000dfa:	f003 f8db 	bl	8003fb4 <HAL_UART_Init>
 8000dfe:	1e03      	subs	r3, r0, #0
 8000e00:	d001      	beq.n	8000e06 <MX_USART5_UART_Init+0x52>
  {
    Error_Handler();
 8000e02:	f000 ff91 	bl	8001d28 <Error_Handler>
  }
  /* USER CODE BEGIN USART5_Init 2 */

  /* USER CODE END USART5_Init 2 */

}
 8000e06:	46c0      	nop			; (mov r8, r8)
 8000e08:	46bd      	mov	sp, r7
 8000e0a:	bd80      	pop	{r7, pc}
 8000e0c:	20000608 	.word	0x20000608
 8000e10:	40005000 	.word	0x40005000

08000e14 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000e14:	b590      	push	{r4, r7, lr}
 8000e16:	b08b      	sub	sp, #44	; 0x2c
 8000e18:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e1a:	2414      	movs	r4, #20
 8000e1c:	193b      	adds	r3, r7, r4
 8000e1e:	0018      	movs	r0, r3
 8000e20:	2314      	movs	r3, #20
 8000e22:	001a      	movs	r2, r3
 8000e24:	2100      	movs	r1, #0
 8000e26:	f004 fc94 	bl	8005752 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000e2a:	4b54      	ldr	r3, [pc, #336]	; (8000f7c <MX_GPIO_Init+0x168>)
 8000e2c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000e2e:	4b53      	ldr	r3, [pc, #332]	; (8000f7c <MX_GPIO_Init+0x168>)
 8000e30:	2104      	movs	r1, #4
 8000e32:	430a      	orrs	r2, r1
 8000e34:	62da      	str	r2, [r3, #44]	; 0x2c
 8000e36:	4b51      	ldr	r3, [pc, #324]	; (8000f7c <MX_GPIO_Init+0x168>)
 8000e38:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000e3a:	2204      	movs	r2, #4
 8000e3c:	4013      	ands	r3, r2
 8000e3e:	613b      	str	r3, [r7, #16]
 8000e40:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000e42:	4b4e      	ldr	r3, [pc, #312]	; (8000f7c <MX_GPIO_Init+0x168>)
 8000e44:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000e46:	4b4d      	ldr	r3, [pc, #308]	; (8000f7c <MX_GPIO_Init+0x168>)
 8000e48:	2180      	movs	r1, #128	; 0x80
 8000e4a:	430a      	orrs	r2, r1
 8000e4c:	62da      	str	r2, [r3, #44]	; 0x2c
 8000e4e:	4b4b      	ldr	r3, [pc, #300]	; (8000f7c <MX_GPIO_Init+0x168>)
 8000e50:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000e52:	2280      	movs	r2, #128	; 0x80
 8000e54:	4013      	ands	r3, r2
 8000e56:	60fb      	str	r3, [r7, #12]
 8000e58:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e5a:	4b48      	ldr	r3, [pc, #288]	; (8000f7c <MX_GPIO_Init+0x168>)
 8000e5c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000e5e:	4b47      	ldr	r3, [pc, #284]	; (8000f7c <MX_GPIO_Init+0x168>)
 8000e60:	2101      	movs	r1, #1
 8000e62:	430a      	orrs	r2, r1
 8000e64:	62da      	str	r2, [r3, #44]	; 0x2c
 8000e66:	4b45      	ldr	r3, [pc, #276]	; (8000f7c <MX_GPIO_Init+0x168>)
 8000e68:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000e6a:	2201      	movs	r2, #1
 8000e6c:	4013      	ands	r3, r2
 8000e6e:	60bb      	str	r3, [r7, #8]
 8000e70:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e72:	4b42      	ldr	r3, [pc, #264]	; (8000f7c <MX_GPIO_Init+0x168>)
 8000e74:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000e76:	4b41      	ldr	r3, [pc, #260]	; (8000f7c <MX_GPIO_Init+0x168>)
 8000e78:	2102      	movs	r1, #2
 8000e7a:	430a      	orrs	r2, r1
 8000e7c:	62da      	str	r2, [r3, #44]	; 0x2c
 8000e7e:	4b3f      	ldr	r3, [pc, #252]	; (8000f7c <MX_GPIO_Init+0x168>)
 8000e80:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000e82:	2202      	movs	r2, #2
 8000e84:	4013      	ands	r3, r2
 8000e86:	607b      	str	r3, [r7, #4]
 8000e88:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(S3_GPIO_Port, S3_Pin, GPIO_PIN_RESET);
 8000e8a:	2380      	movs	r3, #128	; 0x80
 8000e8c:	019b      	lsls	r3, r3, #6
 8000e8e:	483c      	ldr	r0, [pc, #240]	; (8000f80 <MX_GPIO_Init+0x16c>)
 8000e90:	2200      	movs	r2, #0
 8000e92:	0019      	movs	r1, r3
 8000e94:	f001 fc91 	bl	80027ba <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOH, S2_Pin|S0_Pin, GPIO_PIN_RESET);
 8000e98:	4b3a      	ldr	r3, [pc, #232]	; (8000f84 <MX_GPIO_Init+0x170>)
 8000e9a:	2200      	movs	r2, #0
 8000e9c:	2103      	movs	r1, #3
 8000e9e:	0018      	movs	r0, r3
 8000ea0:	f001 fc8b 	bl	80027ba <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, S1_Pin|LED_EN_Pin|XBEE_SLEEP_Pin, GPIO_PIN_RESET);
 8000ea4:	4938      	ldr	r1, [pc, #224]	; (8000f88 <MX_GPIO_Init+0x174>)
 8000ea6:	23a0      	movs	r3, #160	; 0xa0
 8000ea8:	05db      	lsls	r3, r3, #23
 8000eaa:	2200      	movs	r2, #0
 8000eac:	0018      	movs	r0, r3
 8000eae:	f001 fc84 	bl	80027ba <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED_R_Pin|LED_V_Pin, GPIO_PIN_RESET);
 8000eb2:	4936      	ldr	r1, [pc, #216]	; (8000f8c <MX_GPIO_Init+0x178>)
 8000eb4:	4b36      	ldr	r3, [pc, #216]	; (8000f90 <MX_GPIO_Init+0x17c>)
 8000eb6:	2200      	movs	r2, #0
 8000eb8:	0018      	movs	r0, r3
 8000eba:	f001 fc7e 	bl	80027ba <HAL_GPIO_WritePin>

  /*Configure GPIO pin : S3_Pin */
  GPIO_InitStruct.Pin = S3_Pin;
 8000ebe:	193b      	adds	r3, r7, r4
 8000ec0:	2280      	movs	r2, #128	; 0x80
 8000ec2:	0192      	lsls	r2, r2, #6
 8000ec4:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ec6:	193b      	adds	r3, r7, r4
 8000ec8:	2201      	movs	r2, #1
 8000eca:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ecc:	193b      	adds	r3, r7, r4
 8000ece:	2200      	movs	r2, #0
 8000ed0:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ed2:	193b      	adds	r3, r7, r4
 8000ed4:	2200      	movs	r2, #0
 8000ed6:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(S3_GPIO_Port, &GPIO_InitStruct);
 8000ed8:	193b      	adds	r3, r7, r4
 8000eda:	4a29      	ldr	r2, [pc, #164]	; (8000f80 <MX_GPIO_Init+0x16c>)
 8000edc:	0019      	movs	r1, r3
 8000ede:	0010      	movs	r0, r2
 8000ee0:	f001 fad0 	bl	8002484 <HAL_GPIO_Init>

  /*Configure GPIO pins : S2_Pin S0_Pin */
  GPIO_InitStruct.Pin = S2_Pin|S0_Pin;
 8000ee4:	193b      	adds	r3, r7, r4
 8000ee6:	2203      	movs	r2, #3
 8000ee8:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000eea:	193b      	adds	r3, r7, r4
 8000eec:	2201      	movs	r2, #1
 8000eee:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ef0:	193b      	adds	r3, r7, r4
 8000ef2:	2200      	movs	r2, #0
 8000ef4:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ef6:	193b      	adds	r3, r7, r4
 8000ef8:	2200      	movs	r2, #0
 8000efa:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8000efc:	193b      	adds	r3, r7, r4
 8000efe:	4a21      	ldr	r2, [pc, #132]	; (8000f84 <MX_GPIO_Init+0x170>)
 8000f00:	0019      	movs	r1, r3
 8000f02:	0010      	movs	r0, r2
 8000f04:	f001 fabe 	bl	8002484 <HAL_GPIO_Init>

  /*Configure GPIO pins : S1_Pin LED_EN_Pin XBEE_SLEEP_Pin */
  GPIO_InitStruct.Pin = S1_Pin|LED_EN_Pin|XBEE_SLEEP_Pin;
 8000f08:	193b      	adds	r3, r7, r4
 8000f0a:	4a1f      	ldr	r2, [pc, #124]	; (8000f88 <MX_GPIO_Init+0x174>)
 8000f0c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f0e:	193b      	adds	r3, r7, r4
 8000f10:	2201      	movs	r2, #1
 8000f12:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f14:	193b      	adds	r3, r7, r4
 8000f16:	2200      	movs	r2, #0
 8000f18:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f1a:	193b      	adds	r3, r7, r4
 8000f1c:	2200      	movs	r2, #0
 8000f1e:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f20:	193a      	adds	r2, r7, r4
 8000f22:	23a0      	movs	r3, #160	; 0xa0
 8000f24:	05db      	lsls	r3, r3, #23
 8000f26:	0011      	movs	r1, r2
 8000f28:	0018      	movs	r0, r3
 8000f2a:	f001 faab 	bl	8002484 <HAL_GPIO_Init>

  /*Configure GPIO pins : MUX1_Pin MUX2_Pin */
  GPIO_InitStruct.Pin = MUX1_Pin|MUX2_Pin;
 8000f2e:	193b      	adds	r3, r7, r4
 8000f30:	2212      	movs	r2, #18
 8000f32:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000f34:	193b      	adds	r3, r7, r4
 8000f36:	2200      	movs	r2, #0
 8000f38:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f3a:	193b      	adds	r3, r7, r4
 8000f3c:	2200      	movs	r2, #0
 8000f3e:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f40:	193a      	adds	r2, r7, r4
 8000f42:	23a0      	movs	r3, #160	; 0xa0
 8000f44:	05db      	lsls	r3, r3, #23
 8000f46:	0011      	movs	r1, r2
 8000f48:	0018      	movs	r0, r3
 8000f4a:	f001 fa9b 	bl	8002484 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_R_Pin LED_V_Pin */
  GPIO_InitStruct.Pin = LED_R_Pin|LED_V_Pin;
 8000f4e:	0021      	movs	r1, r4
 8000f50:	187b      	adds	r3, r7, r1
 8000f52:	4a0e      	ldr	r2, [pc, #56]	; (8000f8c <MX_GPIO_Init+0x178>)
 8000f54:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f56:	187b      	adds	r3, r7, r1
 8000f58:	2201      	movs	r2, #1
 8000f5a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f5c:	187b      	adds	r3, r7, r1
 8000f5e:	2200      	movs	r2, #0
 8000f60:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f62:	187b      	adds	r3, r7, r1
 8000f64:	2200      	movs	r2, #0
 8000f66:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f68:	187b      	adds	r3, r7, r1
 8000f6a:	4a09      	ldr	r2, [pc, #36]	; (8000f90 <MX_GPIO_Init+0x17c>)
 8000f6c:	0019      	movs	r1, r3
 8000f6e:	0010      	movs	r0, r2
 8000f70:	f001 fa88 	bl	8002484 <HAL_GPIO_Init>

}
 8000f74:	46c0      	nop			; (mov r8, r8)
 8000f76:	46bd      	mov	sp, r7
 8000f78:	b00b      	add	sp, #44	; 0x2c
 8000f7a:	bd90      	pop	{r4, r7, pc}
 8000f7c:	40021000 	.word	0x40021000
 8000f80:	50000800 	.word	0x50000800
 8000f84:	50001c00 	.word	0x50001c00
 8000f88:	00008021 	.word	0x00008021
 8000f8c:	00000404 	.word	0x00000404
 8000f90:	50000400 	.word	0x50000400

08000f94 <select_mux>:

/* USER CODE BEGIN 4 */

void select_mux(uint8_t sel){
 8000f94:	b580      	push	{r7, lr}
 8000f96:	b082      	sub	sp, #8
 8000f98:	af00      	add	r7, sp, #0
 8000f9a:	0002      	movs	r2, r0
 8000f9c:	1dfb      	adds	r3, r7, #7
 8000f9e:	701a      	strb	r2, [r3, #0]
	HAL_GPIO_WritePin(GPIOH, GPIO_PIN_1 , (sel & 0b0001)>>0);
 8000fa0:	1dfb      	adds	r3, r7, #7
 8000fa2:	781b      	ldrb	r3, [r3, #0]
 8000fa4:	2201      	movs	r2, #1
 8000fa6:	4013      	ands	r3, r2
 8000fa8:	b2db      	uxtb	r3, r3
 8000faa:	4817      	ldr	r0, [pc, #92]	; (8001008 <select_mux+0x74>)
 8000fac:	001a      	movs	r2, r3
 8000fae:	2102      	movs	r1, #2
 8000fb0:	f001 fc03 	bl	80027ba <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0 , (sel & 0b0010)>>1);
 8000fb4:	1dfb      	adds	r3, r7, #7
 8000fb6:	781b      	ldrb	r3, [r3, #0]
 8000fb8:	105b      	asrs	r3, r3, #1
 8000fba:	b2db      	uxtb	r3, r3
 8000fbc:	2201      	movs	r2, #1
 8000fbe:	4013      	ands	r3, r2
 8000fc0:	b2da      	uxtb	r2, r3
 8000fc2:	23a0      	movs	r3, #160	; 0xa0
 8000fc4:	05db      	lsls	r3, r3, #23
 8000fc6:	2101      	movs	r1, #1
 8000fc8:	0018      	movs	r0, r3
 8000fca:	f001 fbf6 	bl	80027ba <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOH, GPIO_PIN_0 , (sel & 0b0100)>>2);
 8000fce:	1dfb      	adds	r3, r7, #7
 8000fd0:	781b      	ldrb	r3, [r3, #0]
 8000fd2:	109b      	asrs	r3, r3, #2
 8000fd4:	b2db      	uxtb	r3, r3
 8000fd6:	2201      	movs	r2, #1
 8000fd8:	4013      	ands	r3, r2
 8000fda:	b2db      	uxtb	r3, r3
 8000fdc:	480a      	ldr	r0, [pc, #40]	; (8001008 <select_mux+0x74>)
 8000fde:	001a      	movs	r2, r3
 8000fe0:	2101      	movs	r1, #1
 8000fe2:	f001 fbea 	bl	80027ba <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, (sel & 0b1000)>>3);
 8000fe6:	1dfb      	adds	r3, r7, #7
 8000fe8:	781b      	ldrb	r3, [r3, #0]
 8000fea:	10db      	asrs	r3, r3, #3
 8000fec:	b2db      	uxtb	r3, r3
 8000fee:	2201      	movs	r2, #1
 8000ff0:	4013      	ands	r3, r2
 8000ff2:	b2da      	uxtb	r2, r3
 8000ff4:	2380      	movs	r3, #128	; 0x80
 8000ff6:	019b      	lsls	r3, r3, #6
 8000ff8:	4804      	ldr	r0, [pc, #16]	; (800100c <select_mux+0x78>)
 8000ffa:	0019      	movs	r1, r3
 8000ffc:	f001 fbdd 	bl	80027ba <HAL_GPIO_WritePin>
}
 8001000:	46c0      	nop			; (mov r8, r8)
 8001002:	46bd      	mov	sp, r7
 8001004:	b002      	add	sp, #8
 8001006:	bd80      	pop	{r7, pc}
 8001008:	50001c00 	.word	0x50001c00
 800100c:	50000800 	.word	0x50000800

08001010 <scan_sensors>:

void scan_sensors(){
 8001010:	b580      	push	{r7, lr}
 8001012:	b082      	sub	sp, #8
 8001014:	af00      	add	r7, sp, #0

  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, 1); //turn on the diodes
 8001016:	23a0      	movs	r3, #160	; 0xa0
 8001018:	05db      	lsls	r3, r3, #23
 800101a:	2201      	movs	r2, #1
 800101c:	2120      	movs	r1, #32
 800101e:	0018      	movs	r0, r3
 8001020:	f001 fbcb 	bl	80027ba <HAL_GPIO_WritePin>

  for(uint8_t i=0; i<8; i++) for(uint8_t j=0; j<2; j++){
 8001024:	1dfb      	adds	r3, r7, #7
 8001026:	2200      	movs	r2, #0
 8001028:	701a      	strb	r2, [r3, #0]
 800102a:	e0f5      	b.n	8001218 <scan_sensors+0x208>
 800102c:	1dbb      	adds	r3, r7, #6
 800102e:	2200      	movs	r2, #0
 8001030:	701a      	strb	r2, [r3, #0]
 8001032:	e0e7      	b.n	8001204 <scan_sensors+0x1f4>
	  uint8_t sensor_pair_value;
	  select_mux(sensor_pair[8*j+i][0]);
 8001034:	1dbb      	adds	r3, r7, #6
 8001036:	781b      	ldrb	r3, [r3, #0]
 8001038:	00da      	lsls	r2, r3, #3
 800103a:	1dfb      	adds	r3, r7, #7
 800103c:	781b      	ldrb	r3, [r3, #0]
 800103e:	18d2      	adds	r2, r2, r3
 8001040:	4b7f      	ldr	r3, [pc, #508]	; (8001240 <scan_sensors+0x230>)
 8001042:	0052      	lsls	r2, r2, #1
 8001044:	5cd3      	ldrb	r3, [r2, r3]
 8001046:	0018      	movs	r0, r3
 8001048:	f7ff ffa4 	bl	8000f94 <select_mux>
	  sensor_pair_value = (j)? HAL_GPIO_ReadPin(MUX1) : HAL_GPIO_ReadPin(MUX2);
 800104c:	1dbb      	adds	r3, r7, #6
 800104e:	781b      	ldrb	r3, [r3, #0]
 8001050:	2b00      	cmp	r3, #0
 8001052:	d008      	beq.n	8001066 <scan_sensors+0x56>
 8001054:	23a0      	movs	r3, #160	; 0xa0
 8001056:	05db      	lsls	r3, r3, #23
 8001058:	2102      	movs	r1, #2
 800105a:	0018      	movs	r0, r3
 800105c:	f001 fb90 	bl	8002780 <HAL_GPIO_ReadPin>
 8001060:	0003      	movs	r3, r0
 8001062:	001a      	movs	r2, r3
 8001064:	e007      	b.n	8001076 <scan_sensors+0x66>
 8001066:	23a0      	movs	r3, #160	; 0xa0
 8001068:	05db      	lsls	r3, r3, #23
 800106a:	2110      	movs	r1, #16
 800106c:	0018      	movs	r0, r3
 800106e:	f001 fb87 	bl	8002780 <HAL_GPIO_ReadPin>
 8001072:	0003      	movs	r3, r0
 8001074:	001a      	movs	r2, r3
 8001076:	1d7b      	adds	r3, r7, #5
 8001078:	701a      	strb	r2, [r3, #0]
	  select_mux(sensor_pair[8*j+i][1]);
 800107a:	1dbb      	adds	r3, r7, #6
 800107c:	781b      	ldrb	r3, [r3, #0]
 800107e:	00da      	lsls	r2, r3, #3
 8001080:	1dfb      	adds	r3, r7, #7
 8001082:	781b      	ldrb	r3, [r3, #0]
 8001084:	18d3      	adds	r3, r2, r3
 8001086:	4a6e      	ldr	r2, [pc, #440]	; (8001240 <scan_sensors+0x230>)
 8001088:	005b      	lsls	r3, r3, #1
 800108a:	18d3      	adds	r3, r2, r3
 800108c:	3301      	adds	r3, #1
 800108e:	781b      	ldrb	r3, [r3, #0]
 8001090:	0018      	movs	r0, r3
 8001092:	f7ff ff7f 	bl	8000f94 <select_mux>
	  sensor_pair_value += (j)? HAL_GPIO_ReadPin(MUX1)<<1 : HAL_GPIO_ReadPin(MUX2)<<1;
 8001096:	1dbb      	adds	r3, r7, #6
 8001098:	781b      	ldrb	r3, [r3, #0]
 800109a:	2b00      	cmp	r3, #0
 800109c:	d008      	beq.n	80010b0 <scan_sensors+0xa0>
 800109e:	23a0      	movs	r3, #160	; 0xa0
 80010a0:	05db      	lsls	r3, r3, #23
 80010a2:	2102      	movs	r1, #2
 80010a4:	0018      	movs	r0, r3
 80010a6:	f001 fb6b 	bl	8002780 <HAL_GPIO_ReadPin>
 80010aa:	0003      	movs	r3, r0
 80010ac:	005b      	lsls	r3, r3, #1
 80010ae:	e007      	b.n	80010c0 <scan_sensors+0xb0>
 80010b0:	23a0      	movs	r3, #160	; 0xa0
 80010b2:	05db      	lsls	r3, r3, #23
 80010b4:	2110      	movs	r1, #16
 80010b6:	0018      	movs	r0, r3
 80010b8:	f001 fb62 	bl	8002780 <HAL_GPIO_ReadPin>
 80010bc:	0003      	movs	r3, r0
 80010be:	005b      	lsls	r3, r3, #1
 80010c0:	b2d9      	uxtb	r1, r3
 80010c2:	1d7b      	adds	r3, r7, #5
 80010c4:	1d7a      	adds	r2, r7, #5
 80010c6:	7812      	ldrb	r2, [r2, #0]
 80010c8:	188a      	adds	r2, r1, r2
 80010ca:	701a      	strb	r2, [r3, #0]

	  switch(sensors_state[8*j+i]){
 80010cc:	1dbb      	adds	r3, r7, #6
 80010ce:	781b      	ldrb	r3, [r3, #0]
 80010d0:	00da      	lsls	r2, r3, #3
 80010d2:	1dfb      	adds	r3, r7, #7
 80010d4:	781b      	ldrb	r3, [r3, #0]
 80010d6:	18d3      	adds	r3, r2, r3
 80010d8:	4a5a      	ldr	r2, [pc, #360]	; (8001244 <scan_sensors+0x234>)
 80010da:	5cd3      	ldrb	r3, [r2, r3]
 80010dc:	2b03      	cmp	r3, #3
 80010de:	d100      	bne.n	80010e2 <scan_sensors+0xd2>
 80010e0:	e068      	b.n	80011b4 <scan_sensors+0x1a4>
 80010e2:	dd00      	ble.n	80010e6 <scan_sensors+0xd6>
 80010e4:	e089      	b.n	80011fa <scan_sensors+0x1ea>
 80010e6:	2b02      	cmp	r3, #2
 80010e8:	d048      	beq.n	800117c <scan_sensors+0x16c>
 80010ea:	dd00      	ble.n	80010ee <scan_sensors+0xde>
 80010ec:	e085      	b.n	80011fa <scan_sensors+0x1ea>
 80010ee:	2b00      	cmp	r3, #0
 80010f0:	d002      	beq.n	80010f8 <scan_sensors+0xe8>
 80010f2:	2b01      	cmp	r3, #1
 80010f4:	d026      	beq.n	8001144 <scan_sensors+0x134>
 80010f6:	e080      	b.n	80011fa <scan_sensors+0x1ea>
		  case A:
			  if(sensor_pair_value == 0b01){
 80010f8:	1d7b      	adds	r3, r7, #5
 80010fa:	781b      	ldrb	r3, [r3, #0]
 80010fc:	2b01      	cmp	r3, #1
 80010fe:	d10e      	bne.n	800111e <scan_sensors+0x10e>
				  sensors_state[8*j+i] = B;
 8001100:	1dbb      	adds	r3, r7, #6
 8001102:	781b      	ldrb	r3, [r3, #0]
 8001104:	00da      	lsls	r2, r3, #3
 8001106:	1dfb      	adds	r3, r7, #7
 8001108:	781b      	ldrb	r3, [r3, #0]
 800110a:	18d3      	adds	r3, r2, r3
 800110c:	4a4d      	ldr	r2, [pc, #308]	; (8001244 <scan_sensors+0x234>)
 800110e:	2101      	movs	r1, #1
 8001110:	54d1      	strb	r1, [r2, r3]
				  bee_count--;
 8001112:	4b4d      	ldr	r3, [pc, #308]	; (8001248 <scan_sensors+0x238>)
 8001114:	681b      	ldr	r3, [r3, #0]
 8001116:	1e5a      	subs	r2, r3, #1
 8001118:	4b4b      	ldr	r3, [pc, #300]	; (8001248 <scan_sensors+0x238>)
 800111a:	601a      	str	r2, [r3, #0]
				  bee_count++;
//				  HAL_GPIO_WritePin(GPIOB, LED_R, 0);
//				  HAL_GPIO_WritePin(GPIOB, LED_V, 1);
//				  xbee_send_alert();
			  }
		  break;
 800111c:	e066      	b.n	80011ec <scan_sensors+0x1dc>
			  else if(sensor_pair_value == 0b10){
 800111e:	1d7b      	adds	r3, r7, #5
 8001120:	781b      	ldrb	r3, [r3, #0]
 8001122:	2b02      	cmp	r3, #2
 8001124:	d162      	bne.n	80011ec <scan_sensors+0x1dc>
				  sensors_state[8*j+i] = D;
 8001126:	1dbb      	adds	r3, r7, #6
 8001128:	781b      	ldrb	r3, [r3, #0]
 800112a:	00da      	lsls	r2, r3, #3
 800112c:	1dfb      	adds	r3, r7, #7
 800112e:	781b      	ldrb	r3, [r3, #0]
 8001130:	18d3      	adds	r3, r2, r3
 8001132:	4a44      	ldr	r2, [pc, #272]	; (8001244 <scan_sensors+0x234>)
 8001134:	2103      	movs	r1, #3
 8001136:	54d1      	strb	r1, [r2, r3]
				  bee_count++;
 8001138:	4b43      	ldr	r3, [pc, #268]	; (8001248 <scan_sensors+0x238>)
 800113a:	681b      	ldr	r3, [r3, #0]
 800113c:	1c5a      	adds	r2, r3, #1
 800113e:	4b42      	ldr	r3, [pc, #264]	; (8001248 <scan_sensors+0x238>)
 8001140:	601a      	str	r2, [r3, #0]
		  break;
 8001142:	e053      	b.n	80011ec <scan_sensors+0x1dc>

		  case B:
			  if(sensor_pair_value == 0b00) sensors_state[8*j+i] = C;
 8001144:	1d7b      	adds	r3, r7, #5
 8001146:	781b      	ldrb	r3, [r3, #0]
 8001148:	2b00      	cmp	r3, #0
 800114a:	d109      	bne.n	8001160 <scan_sensors+0x150>
 800114c:	1dbb      	adds	r3, r7, #6
 800114e:	781b      	ldrb	r3, [r3, #0]
 8001150:	00da      	lsls	r2, r3, #3
 8001152:	1dfb      	adds	r3, r7, #7
 8001154:	781b      	ldrb	r3, [r3, #0]
 8001156:	18d3      	adds	r3, r2, r3
 8001158:	4a3a      	ldr	r2, [pc, #232]	; (8001244 <scan_sensors+0x234>)
 800115a:	2102      	movs	r1, #2
 800115c:	54d1      	strb	r1, [r2, r3]
			  else if (sensor_pair_value == 0b11) sensors_state[8*j+i] = A;
		  break;
 800115e:	e047      	b.n	80011f0 <scan_sensors+0x1e0>
			  else if (sensor_pair_value == 0b11) sensors_state[8*j+i] = A;
 8001160:	1d7b      	adds	r3, r7, #5
 8001162:	781b      	ldrb	r3, [r3, #0]
 8001164:	2b03      	cmp	r3, #3
 8001166:	d143      	bne.n	80011f0 <scan_sensors+0x1e0>
 8001168:	1dbb      	adds	r3, r7, #6
 800116a:	781b      	ldrb	r3, [r3, #0]
 800116c:	00da      	lsls	r2, r3, #3
 800116e:	1dfb      	adds	r3, r7, #7
 8001170:	781b      	ldrb	r3, [r3, #0]
 8001172:	18d3      	adds	r3, r2, r3
 8001174:	4a33      	ldr	r2, [pc, #204]	; (8001244 <scan_sensors+0x234>)
 8001176:	2100      	movs	r1, #0
 8001178:	54d1      	strb	r1, [r2, r3]
		  break;
 800117a:	e039      	b.n	80011f0 <scan_sensors+0x1e0>

		  case C:
			  if(sensor_pair_value == 0b10) sensors_state[8*j+i] = D;
 800117c:	1d7b      	adds	r3, r7, #5
 800117e:	781b      	ldrb	r3, [r3, #0]
 8001180:	2b02      	cmp	r3, #2
 8001182:	d109      	bne.n	8001198 <scan_sensors+0x188>
 8001184:	1dbb      	adds	r3, r7, #6
 8001186:	781b      	ldrb	r3, [r3, #0]
 8001188:	00da      	lsls	r2, r3, #3
 800118a:	1dfb      	adds	r3, r7, #7
 800118c:	781b      	ldrb	r3, [r3, #0]
 800118e:	18d3      	adds	r3, r2, r3
 8001190:	4a2c      	ldr	r2, [pc, #176]	; (8001244 <scan_sensors+0x234>)
 8001192:	2103      	movs	r1, #3
 8001194:	54d1      	strb	r1, [r2, r3]
			  else if (sensor_pair_value == 0b01) sensors_state[8*j+i] = B;
		  break;
 8001196:	e02d      	b.n	80011f4 <scan_sensors+0x1e4>
			  else if (sensor_pair_value == 0b01) sensors_state[8*j+i] = B;
 8001198:	1d7b      	adds	r3, r7, #5
 800119a:	781b      	ldrb	r3, [r3, #0]
 800119c:	2b01      	cmp	r3, #1
 800119e:	d129      	bne.n	80011f4 <scan_sensors+0x1e4>
 80011a0:	1dbb      	adds	r3, r7, #6
 80011a2:	781b      	ldrb	r3, [r3, #0]
 80011a4:	00da      	lsls	r2, r3, #3
 80011a6:	1dfb      	adds	r3, r7, #7
 80011a8:	781b      	ldrb	r3, [r3, #0]
 80011aa:	18d3      	adds	r3, r2, r3
 80011ac:	4a25      	ldr	r2, [pc, #148]	; (8001244 <scan_sensors+0x234>)
 80011ae:	2101      	movs	r1, #1
 80011b0:	54d1      	strb	r1, [r2, r3]
		  break;
 80011b2:	e01f      	b.n	80011f4 <scan_sensors+0x1e4>

		  case D:
			  if(sensor_pair_value == 0b11) sensors_state[8*j+i] = A;
 80011b4:	1d7b      	adds	r3, r7, #5
 80011b6:	781b      	ldrb	r3, [r3, #0]
 80011b8:	2b03      	cmp	r3, #3
 80011ba:	d109      	bne.n	80011d0 <scan_sensors+0x1c0>
 80011bc:	1dbb      	adds	r3, r7, #6
 80011be:	781b      	ldrb	r3, [r3, #0]
 80011c0:	00da      	lsls	r2, r3, #3
 80011c2:	1dfb      	adds	r3, r7, #7
 80011c4:	781b      	ldrb	r3, [r3, #0]
 80011c6:	18d3      	adds	r3, r2, r3
 80011c8:	4a1e      	ldr	r2, [pc, #120]	; (8001244 <scan_sensors+0x234>)
 80011ca:	2100      	movs	r1, #0
 80011cc:	54d1      	strb	r1, [r2, r3]
			  else if (sensor_pair_value == 0b00) sensors_state[8*j+i] = C;
		  break;
 80011ce:	e013      	b.n	80011f8 <scan_sensors+0x1e8>
			  else if (sensor_pair_value == 0b00) sensors_state[8*j+i] = C;
 80011d0:	1d7b      	adds	r3, r7, #5
 80011d2:	781b      	ldrb	r3, [r3, #0]
 80011d4:	2b00      	cmp	r3, #0
 80011d6:	d10f      	bne.n	80011f8 <scan_sensors+0x1e8>
 80011d8:	1dbb      	adds	r3, r7, #6
 80011da:	781b      	ldrb	r3, [r3, #0]
 80011dc:	00da      	lsls	r2, r3, #3
 80011de:	1dfb      	adds	r3, r7, #7
 80011e0:	781b      	ldrb	r3, [r3, #0]
 80011e2:	18d3      	adds	r3, r2, r3
 80011e4:	4a17      	ldr	r2, [pc, #92]	; (8001244 <scan_sensors+0x234>)
 80011e6:	2102      	movs	r1, #2
 80011e8:	54d1      	strb	r1, [r2, r3]
		  break;
 80011ea:	e005      	b.n	80011f8 <scan_sensors+0x1e8>
		  break;
 80011ec:	46c0      	nop			; (mov r8, r8)
 80011ee:	e004      	b.n	80011fa <scan_sensors+0x1ea>
		  break;
 80011f0:	46c0      	nop			; (mov r8, r8)
 80011f2:	e002      	b.n	80011fa <scan_sensors+0x1ea>
		  break;
 80011f4:	46c0      	nop			; (mov r8, r8)
 80011f6:	e000      	b.n	80011fa <scan_sensors+0x1ea>
		  break;
 80011f8:	46c0      	nop			; (mov r8, r8)
  for(uint8_t i=0; i<8; i++) for(uint8_t j=0; j<2; j++){
 80011fa:	1dbb      	adds	r3, r7, #6
 80011fc:	781a      	ldrb	r2, [r3, #0]
 80011fe:	1dbb      	adds	r3, r7, #6
 8001200:	3201      	adds	r2, #1
 8001202:	701a      	strb	r2, [r3, #0]
 8001204:	1dbb      	adds	r3, r7, #6
 8001206:	781b      	ldrb	r3, [r3, #0]
 8001208:	2b01      	cmp	r3, #1
 800120a:	d800      	bhi.n	800120e <scan_sensors+0x1fe>
 800120c:	e712      	b.n	8001034 <scan_sensors+0x24>
 800120e:	1dfb      	adds	r3, r7, #7
 8001210:	781a      	ldrb	r2, [r3, #0]
 8001212:	1dfb      	adds	r3, r7, #7
 8001214:	3201      	adds	r2, #1
 8001216:	701a      	strb	r2, [r3, #0]
 8001218:	1dfb      	adds	r3, r7, #7
 800121a:	781b      	ldrb	r3, [r3, #0]
 800121c:	2b07      	cmp	r3, #7
 800121e:	d800      	bhi.n	8001222 <scan_sensors+0x212>
 8001220:	e704      	b.n	800102c <scan_sensors+0x1c>
	  }
  }
  if(master_state == sparse_polling) HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, 0);
 8001222:	4b0a      	ldr	r3, [pc, #40]	; (800124c <scan_sensors+0x23c>)
 8001224:	781b      	ldrb	r3, [r3, #0]
 8001226:	2b03      	cmp	r3, #3
 8001228:	d106      	bne.n	8001238 <scan_sensors+0x228>
 800122a:	23a0      	movs	r3, #160	; 0xa0
 800122c:	05db      	lsls	r3, r3, #23
 800122e:	2200      	movs	r2, #0
 8001230:	2120      	movs	r1, #32
 8001232:	0018      	movs	r0, r3
 8001234:	f001 fac1 	bl	80027ba <HAL_GPIO_WritePin>
}
 8001238:	46c0      	nop			; (mov r8, r8)
 800123a:	46bd      	mov	sp, r7
 800123c:	b002      	add	sp, #8
 800123e:	bd80      	pop	{r7, pc}
 8001240:	20000000 	.word	0x20000000
 8001244:	20000310 	.word	0x20000310
 8001248:	200005c0 	.word	0x200005c0
 800124c:	2000030c 	.word	0x2000030c

08001250 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001250:	b580      	push	{r7, lr}
 8001252:	b082      	sub	sp, #8
 8001254:	af00      	add	r7, sp, #0
 8001256:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART5){
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	681b      	ldr	r3, [r3, #0]
 800125c:	4a11      	ldr	r2, [pc, #68]	; (80012a4 <HAL_UART_RxCpltCallback+0x54>)
 800125e:	4293      	cmp	r3, r2
 8001260:	d11c      	bne.n	800129c <HAL_UART_RxCpltCallback+0x4c>
	    xbee_rx_buffer[xbee_rx_write_index] = xbee_rx_last_byte;
 8001262:	4b11      	ldr	r3, [pc, #68]	; (80012a8 <HAL_UART_RxCpltCallback+0x58>)
 8001264:	781b      	ldrb	r3, [r3, #0]
 8001266:	001a      	movs	r2, r3
 8001268:	4b10      	ldr	r3, [pc, #64]	; (80012ac <HAL_UART_RxCpltCallback+0x5c>)
 800126a:	7819      	ldrb	r1, [r3, #0]
 800126c:	4b10      	ldr	r3, [pc, #64]	; (80012b0 <HAL_UART_RxCpltCallback+0x60>)
 800126e:	5499      	strb	r1, [r3, r2]
	    cr_flag = (xbee_rx_last_byte == 0x0D)? xbee_rx_write_index : 0;
 8001270:	4b0e      	ldr	r3, [pc, #56]	; (80012ac <HAL_UART_RxCpltCallback+0x5c>)
 8001272:	781b      	ldrb	r3, [r3, #0]
 8001274:	2b0d      	cmp	r3, #13
 8001276:	d102      	bne.n	800127e <HAL_UART_RxCpltCallback+0x2e>
 8001278:	4b0b      	ldr	r3, [pc, #44]	; (80012a8 <HAL_UART_RxCpltCallback+0x58>)
 800127a:	781a      	ldrb	r2, [r3, #0]
 800127c:	e000      	b.n	8001280 <HAL_UART_RxCpltCallback+0x30>
 800127e:	2200      	movs	r2, #0
 8001280:	4b0c      	ldr	r3, [pc, #48]	; (80012b4 <HAL_UART_RxCpltCallback+0x64>)
 8001282:	701a      	strb	r2, [r3, #0]
	    xbee_rx_write_index++;
 8001284:	4b08      	ldr	r3, [pc, #32]	; (80012a8 <HAL_UART_RxCpltCallback+0x58>)
 8001286:	781b      	ldrb	r3, [r3, #0]
 8001288:	3301      	adds	r3, #1
 800128a:	b2da      	uxtb	r2, r3
 800128c:	4b06      	ldr	r3, [pc, #24]	; (80012a8 <HAL_UART_RxCpltCallback+0x58>)
 800128e:	701a      	strb	r2, [r3, #0]
	    HAL_UART_Receive_IT(&huart5, &xbee_rx_last_byte, 1);
 8001290:	4906      	ldr	r1, [pc, #24]	; (80012ac <HAL_UART_RxCpltCallback+0x5c>)
 8001292:	4b09      	ldr	r3, [pc, #36]	; (80012b8 <HAL_UART_RxCpltCallback+0x68>)
 8001294:	2201      	movs	r2, #1
 8001296:	0018      	movs	r0, r3
 8001298:	f002 ff88 	bl	80041ac <HAL_UART_Receive_IT>

	}
}
 800129c:	46c0      	nop			; (mov r8, r8)
 800129e:	46bd      	mov	sp, r7
 80012a0:	b002      	add	sp, #8
 80012a2:	bd80      	pop	{r7, pc}
 80012a4:	40005000 	.word	0x40005000
 80012a8:	20000424 	.word	0x20000424
 80012ac:	20000322 	.word	0x20000322
 80012b0:	20000324 	.word	0x20000324
 80012b4:	20000321 	.word	0x20000321
 80012b8:	20000608 	.word	0x20000608

080012bc <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 80012bc:	b580      	push	{r7, lr}
 80012be:	b082      	sub	sp, #8
 80012c0:	af00      	add	r7, sp, #0
 80012c2:	6078      	str	r0, [r7, #4]
	if(htim == &htim3){
 80012c4:	687a      	ldr	r2, [r7, #4]
 80012c6:	4b08      	ldr	r3, [pc, #32]	; (80012e8 <HAL_TIM_PeriodElapsedCallback+0x2c>)
 80012c8:	429a      	cmp	r2, r3
 80012ca:	d102      	bne.n	80012d2 <HAL_TIM_PeriodElapsedCallback+0x16>
		update_bee_rate();
 80012cc:	f000 f810 	bl	80012f0 <update_bee_rate>
	} else if(htim == &htim2){
		update_signal();
	}
}
 80012d0:	e005      	b.n	80012de <HAL_TIM_PeriodElapsedCallback+0x22>
	} else if(htim == &htim2){
 80012d2:	687a      	ldr	r2, [r7, #4]
 80012d4:	4b05      	ldr	r3, [pc, #20]	; (80012ec <HAL_TIM_PeriodElapsedCallback+0x30>)
 80012d6:	429a      	cmp	r2, r3
 80012d8:	d101      	bne.n	80012de <HAL_TIM_PeriodElapsedCallback+0x22>
		update_signal();
 80012da:	f000 f829 	bl	8001330 <update_signal>
}
 80012de:	46c0      	nop			; (mov r8, r8)
 80012e0:	46bd      	mov	sp, r7
 80012e2:	b002      	add	sp, #8
 80012e4:	bd80      	pop	{r7, pc}
 80012e6:	46c0      	nop			; (mov r8, r8)
 80012e8:	200005c8 	.word	0x200005c8
 80012ec:	2000068c 	.word	0x2000068c

080012f0 <update_bee_rate>:

void update_bee_rate(){
 80012f0:	b580      	push	{r7, lr}
 80012f2:	af00      	add	r7, sp, #0
	static long int bee_count_prev = 0;
	alert_sent_flag = 0;
 80012f4:	4b0a      	ldr	r3, [pc, #40]	; (8001320 <update_bee_rate+0x30>)
 80012f6:	2200      	movs	r2, #0
 80012f8:	701a      	strb	r2, [r3, #0]
	bee_rate = (bee_count - bee_count_prev);
 80012fa:	4b0a      	ldr	r3, [pc, #40]	; (8001324 <update_bee_rate+0x34>)
 80012fc:	681b      	ldr	r3, [r3, #0]
 80012fe:	b29a      	uxth	r2, r3
 8001300:	4b09      	ldr	r3, [pc, #36]	; (8001328 <update_bee_rate+0x38>)
 8001302:	681b      	ldr	r3, [r3, #0]
 8001304:	b29b      	uxth	r3, r3
 8001306:	1ad3      	subs	r3, r2, r3
 8001308:	b29b      	uxth	r3, r3
 800130a:	b21a      	sxth	r2, r3
 800130c:	4b07      	ldr	r3, [pc, #28]	; (800132c <update_bee_rate+0x3c>)
 800130e:	801a      	strh	r2, [r3, #0]
	bee_count_prev = bee_count;
 8001310:	4b04      	ldr	r3, [pc, #16]	; (8001324 <update_bee_rate+0x34>)
 8001312:	681a      	ldr	r2, [r3, #0]
 8001314:	4b04      	ldr	r3, [pc, #16]	; (8001328 <update_bee_rate+0x38>)
 8001316:	601a      	str	r2, [r3, #0]
}
 8001318:	46c0      	nop			; (mov r8, r8)
 800131a:	46bd      	mov	sp, r7
 800131c:	bd80      	pop	{r7, pc}
 800131e:	46c0      	nop			; (mov r8, r8)
 8001320:	20000320 	.word	0x20000320
 8001324:	200005c0 	.word	0x200005c0
 8001328:	2000042c 	.word	0x2000042c
 800132c:	200005c4 	.word	0x200005c4

08001330 <update_signal>:

void update_signal(){
 8001330:	b580      	push	{r7, lr}
 8001332:	af00      	add	r7, sp, #0
	static uint8_t i = 0;
	HAL_GPIO_WritePin(GPIOB, LED_R, signals[signal_state][i][0]);
 8001334:	4b1b      	ldr	r3, [pc, #108]	; (80013a4 <update_signal+0x74>)
 8001336:	781b      	ldrb	r3, [r3, #0]
 8001338:	0019      	movs	r1, r3
 800133a:	4b1b      	ldr	r3, [pc, #108]	; (80013a8 <update_signal+0x78>)
 800133c:	781b      	ldrb	r3, [r3, #0]
 800133e:	0018      	movs	r0, r3
 8001340:	4a1a      	ldr	r2, [pc, #104]	; (80013ac <update_signal+0x7c>)
 8001342:	000b      	movs	r3, r1
 8001344:	009b      	lsls	r3, r3, #2
 8001346:	185b      	adds	r3, r3, r1
 8001348:	009b      	lsls	r3, r3, #2
 800134a:	181b      	adds	r3, r3, r0
 800134c:	005b      	lsls	r3, r3, #1
 800134e:	5c9b      	ldrb	r3, [r3, r2]
 8001350:	4817      	ldr	r0, [pc, #92]	; (80013b0 <update_signal+0x80>)
 8001352:	001a      	movs	r2, r3
 8001354:	2104      	movs	r1, #4
 8001356:	f001 fa30 	bl	80027ba <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, LED_V, signals[signal_state][i][1]);
 800135a:	4b12      	ldr	r3, [pc, #72]	; (80013a4 <update_signal+0x74>)
 800135c:	781b      	ldrb	r3, [r3, #0]
 800135e:	0019      	movs	r1, r3
 8001360:	4b11      	ldr	r3, [pc, #68]	; (80013a8 <update_signal+0x78>)
 8001362:	781b      	ldrb	r3, [r3, #0]
 8001364:	0018      	movs	r0, r3
 8001366:	4a11      	ldr	r2, [pc, #68]	; (80013ac <update_signal+0x7c>)
 8001368:	000b      	movs	r3, r1
 800136a:	009b      	lsls	r3, r3, #2
 800136c:	185b      	adds	r3, r3, r1
 800136e:	009b      	lsls	r3, r3, #2
 8001370:	181b      	adds	r3, r3, r0
 8001372:	005b      	lsls	r3, r3, #1
 8001374:	18d3      	adds	r3, r2, r3
 8001376:	3301      	adds	r3, #1
 8001378:	781a      	ldrb	r2, [r3, #0]
 800137a:	2380      	movs	r3, #128	; 0x80
 800137c:	00db      	lsls	r3, r3, #3
 800137e:	480c      	ldr	r0, [pc, #48]	; (80013b0 <update_signal+0x80>)
 8001380:	0019      	movs	r1, r3
 8001382:	f001 fa1a 	bl	80027ba <HAL_GPIO_WritePin>
	i = (i+1)%20;
 8001386:	4b08      	ldr	r3, [pc, #32]	; (80013a8 <update_signal+0x78>)
 8001388:	781b      	ldrb	r3, [r3, #0]
 800138a:	3301      	adds	r3, #1
 800138c:	2114      	movs	r1, #20
 800138e:	0018      	movs	r0, r3
 8001390:	f7ff f83c 	bl	800040c <__aeabi_idivmod>
 8001394:	000b      	movs	r3, r1
 8001396:	b2da      	uxtb	r2, r3
 8001398:	4b03      	ldr	r3, [pc, #12]	; (80013a8 <update_signal+0x78>)
 800139a:	701a      	strb	r2, [r3, #0]
}
 800139c:	46c0      	nop			; (mov r8, r8)
 800139e:	46bd      	mov	sp, r7
 80013a0:	bd80      	pop	{r7, pc}
 80013a2:	46c0      	nop			; (mov r8, r8)
 80013a4:	20000429 	.word	0x20000429
 80013a8:	20000430 	.word	0x20000430
 80013ac:	20000020 	.word	0x20000020
 80013b0:	50000400 	.word	0x50000400

080013b4 <invert_lsB_msB>:

void invert_lsB_msB(uint64_t * var, uint8_t length){
 80013b4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80013b6:	b08d      	sub	sp, #52	; 0x34
 80013b8:	af00      	add	r7, sp, #0
 80013ba:	6178      	str	r0, [r7, #20]
 80013bc:	0008      	movs	r0, r1
 80013be:	2113      	movs	r1, #19
 80013c0:	1879      	adds	r1, r7, r1
 80013c2:	7008      	strb	r0, [r1, #0]
	uint64_t new_var = 0;
 80013c4:	2000      	movs	r0, #0
 80013c6:	2100      	movs	r1, #0
 80013c8:	62b8      	str	r0, [r7, #40]	; 0x28
 80013ca:	62f9      	str	r1, [r7, #44]	; 0x2c
	for(uint8_t i=0; i<length; i++){
 80013cc:	2117      	movs	r1, #23
 80013ce:	2010      	movs	r0, #16
 80013d0:	4684      	mov	ip, r0
 80013d2:	44bc      	add	ip, r7
 80013d4:	4461      	add	r1, ip
 80013d6:	2000      	movs	r0, #0
 80013d8:	7008      	strb	r0, [r1, #0]
 80013da:	e06a      	b.n	80014b2 <invert_lsB_msB+0xfe>
		uint64_t byte = (*var & (0xFF<<(8*i)))>>(8*i);
 80013dc:	6979      	ldr	r1, [r7, #20]
 80013de:	6808      	ldr	r0, [r1, #0]
 80013e0:	6849      	ldr	r1, [r1, #4]
 80013e2:	6038      	str	r0, [r7, #0]
 80013e4:	6079      	str	r1, [r7, #4]
 80013e6:	2617      	movs	r6, #23
 80013e8:	0030      	movs	r0, r6
 80013ea:	2110      	movs	r1, #16
 80013ec:	468c      	mov	ip, r1
 80013ee:	44bc      	add	ip, r7
 80013f0:	4466      	add	r6, ip
 80013f2:	7836      	ldrb	r6, [r6, #0]
 80013f4:	00f6      	lsls	r6, r6, #3
 80013f6:	21ff      	movs	r1, #255	; 0xff
 80013f8:	468c      	mov	ip, r1
 80013fa:	4661      	mov	r1, ip
 80013fc:	40b1      	lsls	r1, r6
 80013fe:	000e      	movs	r6, r1
 8001400:	60be      	str	r6, [r7, #8]
 8001402:	17f6      	asrs	r6, r6, #31
 8001404:	60fe      	str	r6, [r7, #12]
 8001406:	68be      	ldr	r6, [r7, #8]
 8001408:	0031      	movs	r1, r6
 800140a:	683e      	ldr	r6, [r7, #0]
 800140c:	4031      	ands	r1, r6
 800140e:	000c      	movs	r4, r1
 8001410:	68fe      	ldr	r6, [r7, #12]
 8001412:	0031      	movs	r1, r6
 8001414:	687e      	ldr	r6, [r7, #4]
 8001416:	4031      	ands	r1, r6
 8001418:	000d      	movs	r5, r1
 800141a:	0006      	movs	r6, r0
 800141c:	2110      	movs	r1, #16
 800141e:	1879      	adds	r1, r7, r1
 8001420:	1989      	adds	r1, r1, r6
 8001422:	7809      	ldrb	r1, [r1, #0]
 8001424:	00c9      	lsls	r1, r1, #3
 8001426:	0008      	movs	r0, r1
 8001428:	3820      	subs	r0, #32
 800142a:	2800      	cmp	r0, #0
 800142c:	db04      	blt.n	8001438 <invert_lsB_msB+0x84>
 800142e:	002e      	movs	r6, r5
 8001430:	40c6      	lsrs	r6, r0
 8001432:	0030      	movs	r0, r6
 8001434:	61b8      	str	r0, [r7, #24]
 8001436:	e008      	b.n	800144a <invert_lsB_msB+0x96>
 8001438:	2020      	movs	r0, #32
 800143a:	1a40      	subs	r0, r0, r1
 800143c:	002e      	movs	r6, r5
 800143e:	4086      	lsls	r6, r0
 8001440:	0030      	movs	r0, r6
 8001442:	0026      	movs	r6, r4
 8001444:	40ce      	lsrs	r6, r1
 8001446:	4330      	orrs	r0, r6
 8001448:	61b8      	str	r0, [r7, #24]
 800144a:	0028      	movs	r0, r5
 800144c:	40c8      	lsrs	r0, r1
 800144e:	0001      	movs	r1, r0
 8001450:	61f9      	str	r1, [r7, #28]
		new_var += byte<<((length-1-i)*8);
 8001452:	2113      	movs	r1, #19
 8001454:	1879      	adds	r1, r7, r1
 8001456:	7809      	ldrb	r1, [r1, #0]
 8001458:	1e48      	subs	r0, r1, #1
 800145a:	2117      	movs	r1, #23
 800145c:	2610      	movs	r6, #16
 800145e:	46b4      	mov	ip, r6
 8001460:	44bc      	add	ip, r7
 8001462:	4461      	add	r1, ip
 8001464:	7809      	ldrb	r1, [r1, #0]
 8001466:	1a41      	subs	r1, r0, r1
 8001468:	00c9      	lsls	r1, r1, #3
 800146a:	0008      	movs	r0, r1
 800146c:	3820      	subs	r0, #32
 800146e:	2800      	cmp	r0, #0
 8001470:	db03      	blt.n	800147a <invert_lsB_msB+0xc6>
 8001472:	69be      	ldr	r6, [r7, #24]
 8001474:	4086      	lsls	r6, r0
 8001476:	0033      	movs	r3, r6
 8001478:	e008      	b.n	800148c <invert_lsB_msB+0xd8>
 800147a:	2020      	movs	r0, #32
 800147c:	1a40      	subs	r0, r0, r1
 800147e:	69be      	ldr	r6, [r7, #24]
 8001480:	40c6      	lsrs	r6, r0
 8001482:	0030      	movs	r0, r6
 8001484:	69fe      	ldr	r6, [r7, #28]
 8001486:	408e      	lsls	r6, r1
 8001488:	0033      	movs	r3, r6
 800148a:	4303      	orrs	r3, r0
 800148c:	69b8      	ldr	r0, [r7, #24]
 800148e:	4088      	lsls	r0, r1
 8001490:	0002      	movs	r2, r0
 8001492:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8001494:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8001496:	1880      	adds	r0, r0, r2
 8001498:	4159      	adcs	r1, r3
 800149a:	62b8      	str	r0, [r7, #40]	; 0x28
 800149c:	62f9      	str	r1, [r7, #44]	; 0x2c
	for(uint8_t i=0; i<length; i++){
 800149e:	2617      	movs	r6, #23
 80014a0:	2110      	movs	r1, #16
 80014a2:	1879      	adds	r1, r7, r1
 80014a4:	1989      	adds	r1, r1, r6
 80014a6:	7808      	ldrb	r0, [r1, #0]
 80014a8:	2110      	movs	r1, #16
 80014aa:	1879      	adds	r1, r7, r1
 80014ac:	1989      	adds	r1, r1, r6
 80014ae:	3001      	adds	r0, #1
 80014b0:	7008      	strb	r0, [r1, #0]
 80014b2:	2117      	movs	r1, #23
 80014b4:	2010      	movs	r0, #16
 80014b6:	1838      	adds	r0, r7, r0
 80014b8:	1840      	adds	r0, r0, r1
 80014ba:	2113      	movs	r1, #19
 80014bc:	1879      	adds	r1, r7, r1
 80014be:	7800      	ldrb	r0, [r0, #0]
 80014c0:	7809      	ldrb	r1, [r1, #0]
 80014c2:	4288      	cmp	r0, r1
 80014c4:	d38a      	bcc.n	80013dc <invert_lsB_msB+0x28>
	}

	*var = new_var;
 80014c6:	6979      	ldr	r1, [r7, #20]
 80014c8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80014ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80014cc:	600a      	str	r2, [r1, #0]
 80014ce:	604b      	str	r3, [r1, #4]
}
 80014d0:	46c0      	nop			; (mov r8, r8)
 80014d2:	46bd      	mov	sp, r7
 80014d4:	b00d      	add	sp, #52	; 0x34
 80014d6:	bdf0      	pop	{r4, r5, r6, r7, pc}

080014d8 <xbee_send_string>:

void xbee_send_string(uint8_t * string){
 80014d8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80014da:	b0cf      	sub	sp, #316	; 0x13c
 80014dc:	af00      	add	r7, sp, #0
 80014de:	6078      	str	r0, [r7, #4]
	struct frame tx_frame = {0};
 80014e0:	4b81      	ldr	r3, [pc, #516]	; (80016e8 <xbee_send_string+0x210>)
 80014e2:	229c      	movs	r2, #156	; 0x9c
 80014e4:	0052      	lsls	r2, r2, #1
 80014e6:	4694      	mov	ip, r2
 80014e8:	44bc      	add	ip, r7
 80014ea:	4463      	add	r3, ip
 80014ec:	0018      	movs	r0, r3
 80014ee:	2390      	movs	r3, #144	; 0x90
 80014f0:	005b      	lsls	r3, r3, #1
 80014f2:	001a      	movs	r2, r3
 80014f4:	2100      	movs	r1, #0
 80014f6:	f004 f92c 	bl	8005752 <memset>
	tx_frame.length = 0x0E + strlen(string);
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	0018      	movs	r0, r3
 80014fe:	f7fe fe03 	bl	8000108 <strlen>
 8001502:	0003      	movs	r3, r0
 8001504:	b29b      	uxth	r3, r3
 8001506:	330e      	adds	r3, #14
 8001508:	b29a      	uxth	r2, r3
 800150a:	4b77      	ldr	r3, [pc, #476]	; (80016e8 <xbee_send_string+0x210>)
 800150c:	219c      	movs	r1, #156	; 0x9c
 800150e:	0049      	lsls	r1, r1, #1
 8001510:	468c      	mov	ip, r1
 8001512:	44bc      	add	ip, r7
 8001514:	4463      	add	r3, ip
 8001516:	801a      	strh	r2, [r3, #0]
	invert_lsB_msB((uint64_t*)&tx_frame.length, 2);
 8001518:	2608      	movs	r6, #8
 800151a:	19bb      	adds	r3, r7, r6
 800151c:	2102      	movs	r1, #2
 800151e:	0018      	movs	r0, r3
 8001520:	f7ff ff48 	bl	80013b4 <invert_lsB_msB>
	tx_frame.type = 0x10;
 8001524:	4b70      	ldr	r3, [pc, #448]	; (80016e8 <xbee_send_string+0x210>)
 8001526:	229c      	movs	r2, #156	; 0x9c
 8001528:	0052      	lsls	r2, r2, #1
 800152a:	4694      	mov	ip, r2
 800152c:	44bc      	add	ip, r7
 800152e:	4463      	add	r3, ip
 8001530:	2210      	movs	r2, #16
 8001532:	709a      	strb	r2, [r3, #2]
	tx_frame.id = 0x01;
 8001534:	4b6c      	ldr	r3, [pc, #432]	; (80016e8 <xbee_send_string+0x210>)
 8001536:	229c      	movs	r2, #156	; 0x9c
 8001538:	0052      	lsls	r2, r2, #1
 800153a:	4694      	mov	ip, r2
 800153c:	44bc      	add	ip, r7
 800153e:	4463      	add	r3, ip
 8001540:	2201      	movs	r2, #1
 8001542:	70da      	strb	r2, [r3, #3]
	tx_frame.address64 = 0xFFFF;
 8001544:	4b68      	ldr	r3, [pc, #416]	; (80016e8 <xbee_send_string+0x210>)
 8001546:	229c      	movs	r2, #156	; 0x9c
 8001548:	0052      	lsls	r2, r2, #1
 800154a:	18ba      	adds	r2, r7, r2
 800154c:	18d1      	adds	r1, r2, r3
 800154e:	4a67      	ldr	r2, [pc, #412]	; (80016ec <xbee_send_string+0x214>)
 8001550:	2300      	movs	r3, #0
 8001552:	608a      	str	r2, [r1, #8]
 8001554:	60cb      	str	r3, [r1, #12]
	invert_lsB_msB((uint64_t*)&tx_frame.address64, 8);
 8001556:	19bb      	adds	r3, r7, r6
 8001558:	3308      	adds	r3, #8
 800155a:	2108      	movs	r1, #8
 800155c:	0018      	movs	r0, r3
 800155e:	f7ff ff29 	bl	80013b4 <invert_lsB_msB>
	tx_frame.address16 = 0xFFFE;
 8001562:	4b61      	ldr	r3, [pc, #388]	; (80016e8 <xbee_send_string+0x210>)
 8001564:	229c      	movs	r2, #156	; 0x9c
 8001566:	0052      	lsls	r2, r2, #1
 8001568:	4694      	mov	ip, r2
 800156a:	44bc      	add	ip, r7
 800156c:	4463      	add	r3, ip
 800156e:	2202      	movs	r2, #2
 8001570:	4252      	negs	r2, r2
 8001572:	821a      	strh	r2, [r3, #16]
	invert_lsB_msB((uint64_t*)&tx_frame.address16, 2);
 8001574:	19bb      	adds	r3, r7, r6
 8001576:	3310      	adds	r3, #16
 8001578:	2102      	movs	r1, #2
 800157a:	0018      	movs	r0, r3
 800157c:	f7ff ff1a 	bl	80013b4 <invert_lsB_msB>
	memcpy(tx_frame.content, string, strlen(string));
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	0018      	movs	r0, r3
 8001584:	f7fe fdc0 	bl	8000108 <strlen>
 8001588:	0002      	movs	r2, r0
 800158a:	6879      	ldr	r1, [r7, #4]
 800158c:	19bb      	adds	r3, r7, r6
 800158e:	3313      	adds	r3, #19
 8001590:	0018      	movs	r0, r3
 8001592:	f004 f8d5 	bl	8005740 <memcpy>

	uint64_t sum = 0;
 8001596:	2200      	movs	r2, #0
 8001598:	2300      	movs	r3, #0
 800159a:	2198      	movs	r1, #152	; 0x98
 800159c:	0049      	lsls	r1, r1, #1
 800159e:	1879      	adds	r1, r7, r1
 80015a0:	600a      	str	r2, [r1, #0]
 80015a2:	604b      	str	r3, [r1, #4]
	uint16_t frame_length;
	frame_length = 275;
 80015a4:	2394      	movs	r3, #148	; 0x94
 80015a6:	005b      	lsls	r3, r3, #1
 80015a8:	18fb      	adds	r3, r7, r3
 80015aa:	2214      	movs	r2, #20
 80015ac:	32ff      	adds	r2, #255	; 0xff
 80015ae:	801a      	strh	r2, [r3, #0]
	uint8_t * ptr = (void *)&tx_frame+2;
 80015b0:	19bb      	adds	r3, r7, r6
 80015b2:	3302      	adds	r3, #2
 80015b4:	2296      	movs	r2, #150	; 0x96
 80015b6:	0052      	lsls	r2, r2, #1
 80015b8:	18ba      	adds	r2, r7, r2
 80015ba:	6013      	str	r3, [r2, #0]
	for(uint16_t i=0; i<frame_length-2; i++){
 80015bc:	2395      	movs	r3, #149	; 0x95
 80015be:	005b      	lsls	r3, r3, #1
 80015c0:	18fb      	adds	r3, r7, r3
 80015c2:	2200      	movs	r2, #0
 80015c4:	801a      	strh	r2, [r3, #0]
 80015c6:	e01d      	b.n	8001604 <xbee_send_string+0x12c>
		sum += *ptr;
 80015c8:	2196      	movs	r1, #150	; 0x96
 80015ca:	0049      	lsls	r1, r1, #1
 80015cc:	187b      	adds	r3, r7, r1
 80015ce:	681b      	ldr	r3, [r3, #0]
 80015d0:	781b      	ldrb	r3, [r3, #0]
 80015d2:	001c      	movs	r4, r3
 80015d4:	2300      	movs	r3, #0
 80015d6:	001d      	movs	r5, r3
 80015d8:	2098      	movs	r0, #152	; 0x98
 80015da:	0040      	lsls	r0, r0, #1
 80015dc:	183b      	adds	r3, r7, r0
 80015de:	681a      	ldr	r2, [r3, #0]
 80015e0:	685b      	ldr	r3, [r3, #4]
 80015e2:	1912      	adds	r2, r2, r4
 80015e4:	416b      	adcs	r3, r5
 80015e6:	1838      	adds	r0, r7, r0
 80015e8:	6002      	str	r2, [r0, #0]
 80015ea:	6043      	str	r3, [r0, #4]
		ptr++;
 80015ec:	187b      	adds	r3, r7, r1
 80015ee:	681b      	ldr	r3, [r3, #0]
 80015f0:	3301      	adds	r3, #1
 80015f2:	187a      	adds	r2, r7, r1
 80015f4:	6013      	str	r3, [r2, #0]
	for(uint16_t i=0; i<frame_length-2; i++){
 80015f6:	2195      	movs	r1, #149	; 0x95
 80015f8:	0049      	lsls	r1, r1, #1
 80015fa:	187b      	adds	r3, r7, r1
 80015fc:	881a      	ldrh	r2, [r3, #0]
 80015fe:	187b      	adds	r3, r7, r1
 8001600:	3201      	adds	r2, #1
 8001602:	801a      	strh	r2, [r3, #0]
 8001604:	2395      	movs	r3, #149	; 0x95
 8001606:	005b      	lsls	r3, r3, #1
 8001608:	18fb      	adds	r3, r7, r3
 800160a:	881a      	ldrh	r2, [r3, #0]
 800160c:	2394      	movs	r3, #148	; 0x94
 800160e:	005b      	lsls	r3, r3, #1
 8001610:	18fb      	adds	r3, r7, r3
 8001612:	881b      	ldrh	r3, [r3, #0]
 8001614:	3b02      	subs	r3, #2
 8001616:	429a      	cmp	r2, r3
 8001618:	dbd6      	blt.n	80015c8 <xbee_send_string+0xf0>
	}

	tx_frame.check_sum = 0xFF - (sum & 0xFF);
 800161a:	2398      	movs	r3, #152	; 0x98
 800161c:	005b      	lsls	r3, r3, #1
 800161e:	18fb      	adds	r3, r7, r3
 8001620:	681a      	ldr	r2, [r3, #0]
 8001622:	685b      	ldr	r3, [r3, #4]
 8001624:	1c13      	adds	r3, r2, #0
 8001626:	b2db      	uxtb	r3, r3
 8001628:	43db      	mvns	r3, r3
 800162a:	b2d9      	uxtb	r1, r3
 800162c:	4b2e      	ldr	r3, [pc, #184]	; (80016e8 <xbee_send_string+0x210>)
 800162e:	229c      	movs	r2, #156	; 0x9c
 8001630:	0052      	lsls	r2, r2, #1
 8001632:	18ba      	adds	r2, r7, r2
 8001634:	18d2      	adds	r2, r2, r3
 8001636:	238c      	movs	r3, #140	; 0x8c
 8001638:	005b      	lsls	r3, r3, #1
 800163a:	54d1      	strb	r1, [r2, r3]


	HAL_UART_Transmit(&huart5, "~", 1, 100);
 800163c:	492c      	ldr	r1, [pc, #176]	; (80016f0 <xbee_send_string+0x218>)
 800163e:	482d      	ldr	r0, [pc, #180]	; (80016f4 <xbee_send_string+0x21c>)
 8001640:	2364      	movs	r3, #100	; 0x64
 8001642:	2201      	movs	r2, #1
 8001644:	f002 fd0a 	bl	800405c <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart5, (uint8_t*)&tx_frame.length, 2, 100);
 8001648:	2408      	movs	r4, #8
 800164a:	1939      	adds	r1, r7, r4
 800164c:	4829      	ldr	r0, [pc, #164]	; (80016f4 <xbee_send_string+0x21c>)
 800164e:	2364      	movs	r3, #100	; 0x64
 8001650:	2202      	movs	r2, #2
 8001652:	f002 fd03 	bl	800405c <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart5, &tx_frame.type, 1, 100);
 8001656:	193b      	adds	r3, r7, r4
 8001658:	1c99      	adds	r1, r3, #2
 800165a:	4826      	ldr	r0, [pc, #152]	; (80016f4 <xbee_send_string+0x21c>)
 800165c:	2364      	movs	r3, #100	; 0x64
 800165e:	2201      	movs	r2, #1
 8001660:	f002 fcfc 	bl	800405c <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart5, &tx_frame.id, 1, 100);
 8001664:	193b      	adds	r3, r7, r4
 8001666:	1cd9      	adds	r1, r3, #3
 8001668:	4822      	ldr	r0, [pc, #136]	; (80016f4 <xbee_send_string+0x21c>)
 800166a:	2364      	movs	r3, #100	; 0x64
 800166c:	2201      	movs	r2, #1
 800166e:	f002 fcf5 	bl	800405c <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart5, &tx_frame.address64, 8, 100);
 8001672:	193b      	adds	r3, r7, r4
 8001674:	3308      	adds	r3, #8
 8001676:	0019      	movs	r1, r3
 8001678:	481e      	ldr	r0, [pc, #120]	; (80016f4 <xbee_send_string+0x21c>)
 800167a:	2364      	movs	r3, #100	; 0x64
 800167c:	2208      	movs	r2, #8
 800167e:	f002 fced 	bl	800405c <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart5, &tx_frame.address16, 2, 100);
 8001682:	193b      	adds	r3, r7, r4
 8001684:	3310      	adds	r3, #16
 8001686:	0019      	movs	r1, r3
 8001688:	481a      	ldr	r0, [pc, #104]	; (80016f4 <xbee_send_string+0x21c>)
 800168a:	2364      	movs	r3, #100	; 0x64
 800168c:	2202      	movs	r2, #2
 800168e:	f002 fce5 	bl	800405c <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart5, &tx_frame.content_index, 1, 100);
 8001692:	193b      	adds	r3, r7, r4
 8001694:	3314      	adds	r3, #20
 8001696:	33ff      	adds	r3, #255	; 0xff
 8001698:	0019      	movs	r1, r3
 800169a:	4816      	ldr	r0, [pc, #88]	; (80016f4 <xbee_send_string+0x21c>)
 800169c:	2364      	movs	r3, #100	; 0x64
 800169e:	2201      	movs	r2, #1
 80016a0:	f002 fcdc 	bl	800405c <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart5, &tx_frame.option, 1, 100);
 80016a4:	193b      	adds	r3, r7, r4
 80016a6:	3312      	adds	r3, #18
 80016a8:	0019      	movs	r1, r3
 80016aa:	4812      	ldr	r0, [pc, #72]	; (80016f4 <xbee_send_string+0x21c>)
 80016ac:	2364      	movs	r3, #100	; 0x64
 80016ae:	2201      	movs	r2, #1
 80016b0:	f002 fcd4 	bl	800405c <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart5, &tx_frame.content, strlen(string), 100);
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	0018      	movs	r0, r3
 80016b8:	f7fe fd26 	bl	8000108 <strlen>
 80016bc:	0003      	movs	r3, r0
 80016be:	b29a      	uxth	r2, r3
 80016c0:	193b      	adds	r3, r7, r4
 80016c2:	3313      	adds	r3, #19
 80016c4:	0019      	movs	r1, r3
 80016c6:	480b      	ldr	r0, [pc, #44]	; (80016f4 <xbee_send_string+0x21c>)
 80016c8:	2364      	movs	r3, #100	; 0x64
 80016ca:	f002 fcc7 	bl	800405c <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart5, &tx_frame.check_sum, 1, 100);
 80016ce:	193b      	adds	r3, r7, r4
 80016d0:	3319      	adds	r3, #25
 80016d2:	33ff      	adds	r3, #255	; 0xff
 80016d4:	0019      	movs	r1, r3
 80016d6:	4807      	ldr	r0, [pc, #28]	; (80016f4 <xbee_send_string+0x21c>)
 80016d8:	2364      	movs	r3, #100	; 0x64
 80016da:	2201      	movs	r2, #1
 80016dc:	f002 fcbe 	bl	800405c <HAL_UART_Transmit>
}
 80016e0:	46c0      	nop			; (mov r8, r8)
 80016e2:	46bd      	mov	sp, r7
 80016e4:	b04f      	add	sp, #316	; 0x13c
 80016e6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80016e8:	fffffed0 	.word	0xfffffed0
 80016ec:	0000ffff 	.word	0x0000ffff
 80016f0:	08005fd0 	.word	0x08005fd0
 80016f4:	20000608 	.word	0x20000608

080016f8 <xbee_send_alert>:
void xbee_send_alert(){
 80016f8:	b590      	push	{r4, r7, lr}
 80016fa:	b0c3      	sub	sp, #268	; 0x10c
 80016fc:	af02      	add	r7, sp, #8
	if(alert_sent_flag == 0){
 80016fe:	4b0d      	ldr	r3, [pc, #52]	; (8001734 <xbee_send_alert+0x3c>)
 8001700:	781b      	ldrb	r3, [r3, #0]
 8001702:	2b00      	cmp	r3, #0
 8001704:	d112      	bne.n	800172c <xbee_send_alert+0x34>
		alert_sent_flag = 1;
 8001706:	4b0b      	ldr	r3, [pc, #44]	; (8001734 <xbee_send_alert+0x3c>)
 8001708:	2201      	movs	r2, #1
 800170a:	701a      	strb	r2, [r3, #0]
		uint8_t string[256];
		sprintf(string, "E %s %li %li\r", config[1][1], bee_count, bee_rate);
 800170c:	4b0a      	ldr	r3, [pc, #40]	; (8001738 <xbee_send_alert+0x40>)
 800170e:	681c      	ldr	r4, [r3, #0]
 8001710:	4b0a      	ldr	r3, [pc, #40]	; (800173c <xbee_send_alert+0x44>)
 8001712:	2200      	movs	r2, #0
 8001714:	5e9b      	ldrsh	r3, [r3, r2]
 8001716:	4a0a      	ldr	r2, [pc, #40]	; (8001740 <xbee_send_alert+0x48>)
 8001718:	490a      	ldr	r1, [pc, #40]	; (8001744 <xbee_send_alert+0x4c>)
 800171a:	0038      	movs	r0, r7
 800171c:	9300      	str	r3, [sp, #0]
 800171e:	0023      	movs	r3, r4
 8001720:	f004 f820 	bl	8005764 <siprintf>
		xbee_send_string(string);
 8001724:	003b      	movs	r3, r7
 8001726:	0018      	movs	r0, r3
 8001728:	f7ff fed6 	bl	80014d8 <xbee_send_string>
	}

}
 800172c:	46c0      	nop			; (mov r8, r8)
 800172e:	46bd      	mov	sp, r7
 8001730:	b041      	add	sp, #260	; 0x104
 8001732:	bd90      	pop	{r4, r7, pc}
 8001734:	20000320 	.word	0x20000320
 8001738:	200005c0 	.word	0x200005c0
 800173c:	200005c4 	.word	0x200005c4
 8001740:	2000010a 	.word	0x2000010a
 8001744:	08005fd4 	.word	0x08005fd4

08001748 <read_xbee>:


void read_xbee(){
 8001748:	b5f0      	push	{r4, r5, r6, r7, lr}
 800174a:	b099      	sub	sp, #100	; 0x64
 800174c:	af00      	add	r7, sp, #0
  static struct frame received_frame = {0};

  if(xbee_rx_read_index<xbee_rx_write_index && master_state != xbee_init){
 800174e:	4bcd      	ldr	r3, [pc, #820]	; (8001a84 <read_xbee+0x33c>)
 8001750:	781a      	ldrb	r2, [r3, #0]
 8001752:	4bcd      	ldr	r3, [pc, #820]	; (8001a88 <read_xbee+0x340>)
 8001754:	781b      	ldrb	r3, [r3, #0]
 8001756:	429a      	cmp	r2, r3
 8001758:	d300      	bcc.n	800175c <read_xbee+0x14>
 800175a:	e2d2      	b.n	8001d02 <read_xbee+0x5ba>
 800175c:	4bcb      	ldr	r3, [pc, #812]	; (8001a8c <read_xbee+0x344>)
 800175e:	781b      	ldrb	r3, [r3, #0]
 8001760:	2b01      	cmp	r3, #1
 8001762:	d100      	bne.n	8001766 <read_xbee+0x1e>
 8001764:	e2cd      	b.n	8001d02 <read_xbee+0x5ba>
	  uint64_t sum = 0;
 8001766:	2200      	movs	r2, #0
 8001768:	2300      	movs	r3, #0
 800176a:	65ba      	str	r2, [r7, #88]	; 0x58
 800176c:	65fb      	str	r3, [r7, #92]	; 0x5c
	  static uint8_t multiple_byte_step;

	  switch (xbee_receive_state){
 800176e:	4bc8      	ldr	r3, [pc, #800]	; (8001a90 <read_xbee+0x348>)
 8001770:	781b      	ldrb	r3, [r3, #0]
 8001772:	2b0a      	cmp	r3, #10
 8001774:	d900      	bls.n	8001778 <read_xbee+0x30>
 8001776:	e2be      	b.n	8001cf6 <read_xbee+0x5ae>
 8001778:	009a      	lsls	r2, r3, #2
 800177a:	4bc6      	ldr	r3, [pc, #792]	; (8001a94 <read_xbee+0x34c>)
 800177c:	18d3      	adds	r3, r2, r3
 800177e:	681b      	ldr	r3, [r3, #0]
 8001780:	469f      	mov	pc, r3
		  case idle:
			  if(xbee_rx_buffer[xbee_rx_read_index] == 0x7E){
 8001782:	4bc0      	ldr	r3, [pc, #768]	; (8001a84 <read_xbee+0x33c>)
 8001784:	781b      	ldrb	r3, [r3, #0]
 8001786:	001a      	movs	r2, r3
 8001788:	4bc3      	ldr	r3, [pc, #780]	; (8001a98 <read_xbee+0x350>)
 800178a:	5c9b      	ldrb	r3, [r3, r2]
 800178c:	2b7e      	cmp	r3, #126	; 0x7e
 800178e:	d000      	beq.n	8001792 <read_xbee+0x4a>
 8001790:	e2b0      	b.n	8001cf4 <read_xbee+0x5ac>
				  xbee_receive_state = frame_length;
 8001792:	4bbf      	ldr	r3, [pc, #764]	; (8001a90 <read_xbee+0x348>)
 8001794:	2201      	movs	r2, #1
 8001796:	701a      	strb	r2, [r3, #0]
			  }
			  /*else if (lora_requested && xbee_rx_buffer[xbee_rx_read_index] == 0xAA){
				  is_coordinator = True;
				  lora_requested = False;
			  }*/
		  break;
 8001798:	e2ac      	b.n	8001cf4 <read_xbee+0x5ac>

		  case frame_length:
			  received_frame.length += ((uint16_t)(xbee_rx_buffer[xbee_rx_read_index])) << (8-8*multiple_byte_step) ;
 800179a:	4bc0      	ldr	r3, [pc, #768]	; (8001a9c <read_xbee+0x354>)
 800179c:	881a      	ldrh	r2, [r3, #0]
 800179e:	4bb9      	ldr	r3, [pc, #740]	; (8001a84 <read_xbee+0x33c>)
 80017a0:	781b      	ldrb	r3, [r3, #0]
 80017a2:	0019      	movs	r1, r3
 80017a4:	4bbc      	ldr	r3, [pc, #752]	; (8001a98 <read_xbee+0x350>)
 80017a6:	5c5b      	ldrb	r3, [r3, r1]
 80017a8:	0019      	movs	r1, r3
 80017aa:	4bbd      	ldr	r3, [pc, #756]	; (8001aa0 <read_xbee+0x358>)
 80017ac:	781b      	ldrb	r3, [r3, #0]
 80017ae:	0018      	movs	r0, r3
 80017b0:	2301      	movs	r3, #1
 80017b2:	1a1b      	subs	r3, r3, r0
 80017b4:	00db      	lsls	r3, r3, #3
 80017b6:	4099      	lsls	r1, r3
 80017b8:	000b      	movs	r3, r1
 80017ba:	b29b      	uxth	r3, r3
 80017bc:	18d3      	adds	r3, r2, r3
 80017be:	b29a      	uxth	r2, r3
 80017c0:	4bb6      	ldr	r3, [pc, #728]	; (8001a9c <read_xbee+0x354>)
 80017c2:	801a      	strh	r2, [r3, #0]
			  if(multiple_byte_step){
 80017c4:	4bb6      	ldr	r3, [pc, #728]	; (8001aa0 <read_xbee+0x358>)
 80017c6:	781b      	ldrb	r3, [r3, #0]
 80017c8:	2b00      	cmp	r3, #0
 80017ca:	d006      	beq.n	80017da <read_xbee+0x92>
				  multiple_byte_step = 0;
 80017cc:	4bb4      	ldr	r3, [pc, #720]	; (8001aa0 <read_xbee+0x358>)
 80017ce:	2200      	movs	r2, #0
 80017d0:	701a      	strb	r2, [r3, #0]
				  xbee_receive_state = frame_type;
 80017d2:	4baf      	ldr	r3, [pc, #700]	; (8001a90 <read_xbee+0x348>)
 80017d4:	2202      	movs	r2, #2
 80017d6:	701a      	strb	r2, [r3, #0]
			  }
			  else{
				  multiple_byte_step++;
			  }
		  break;
 80017d8:	e28d      	b.n	8001cf6 <read_xbee+0x5ae>
				  multiple_byte_step++;
 80017da:	4bb1      	ldr	r3, [pc, #708]	; (8001aa0 <read_xbee+0x358>)
 80017dc:	781b      	ldrb	r3, [r3, #0]
 80017de:	3301      	adds	r3, #1
 80017e0:	b2da      	uxtb	r2, r3
 80017e2:	4baf      	ldr	r3, [pc, #700]	; (8001aa0 <read_xbee+0x358>)
 80017e4:	701a      	strb	r2, [r3, #0]
		  break;
 80017e6:	e286      	b.n	8001cf6 <read_xbee+0x5ae>

		  case frame_type:
			  received_frame.type = xbee_rx_buffer[xbee_rx_read_index];
 80017e8:	4ba6      	ldr	r3, [pc, #664]	; (8001a84 <read_xbee+0x33c>)
 80017ea:	781b      	ldrb	r3, [r3, #0]
 80017ec:	001a      	movs	r2, r3
 80017ee:	4baa      	ldr	r3, [pc, #680]	; (8001a98 <read_xbee+0x350>)
 80017f0:	5c9a      	ldrb	r2, [r3, r2]
 80017f2:	4baa      	ldr	r3, [pc, #680]	; (8001a9c <read_xbee+0x354>)
 80017f4:	709a      	strb	r2, [r3, #2]
			  switch(received_frame.type){
 80017f6:	4ba9      	ldr	r3, [pc, #676]	; (8001a9c <read_xbee+0x354>)
 80017f8:	789b      	ldrb	r3, [r3, #2]
 80017fa:	2b90      	cmp	r3, #144	; 0x90
 80017fc:	d002      	beq.n	8001804 <read_xbee+0xbc>
 80017fe:	2b97      	cmp	r3, #151	; 0x97
 8001800:	d004      	beq.n	800180c <read_xbee+0xc4>
 8001802:	e007      	b.n	8001814 <read_xbee+0xcc>
				  case receive_packet: xbee_receive_state = frame_address64; break;
 8001804:	4ba2      	ldr	r3, [pc, #648]	; (8001a90 <read_xbee+0x348>)
 8001806:	2204      	movs	r2, #4
 8001808:	701a      	strb	r2, [r3, #0]
 800180a:	e00b      	b.n	8001824 <read_xbee+0xdc>
				  case remote_command_response: xbee_receive_state = frame_id; break;
 800180c:	4ba0      	ldr	r3, [pc, #640]	; (8001a90 <read_xbee+0x348>)
 800180e:	2203      	movs	r2, #3
 8001810:	701a      	strb	r2, [r3, #0]
 8001812:	e007      	b.n	8001824 <read_xbee+0xdc>
				  default: xbee_rx_read_index = xbee_rx_write_index;
 8001814:	4b9c      	ldr	r3, [pc, #624]	; (8001a88 <read_xbee+0x340>)
 8001816:	781a      	ldrb	r2, [r3, #0]
 8001818:	4b9a      	ldr	r3, [pc, #616]	; (8001a84 <read_xbee+0x33c>)
 800181a:	701a      	strb	r2, [r3, #0]
						   xbee_receive_state = idle;
 800181c:	4b9c      	ldr	r3, [pc, #624]	; (8001a90 <read_xbee+0x348>)
 800181e:	2200      	movs	r2, #0
 8001820:	701a      	strb	r2, [r3, #0]
				  break;
 8001822:	46c0      	nop			; (mov r8, r8)
			  }

			  multiple_byte_step = 0;
 8001824:	4b9e      	ldr	r3, [pc, #632]	; (8001aa0 <read_xbee+0x358>)
 8001826:	2200      	movs	r2, #0
 8001828:	701a      	strb	r2, [r3, #0]
		  break;
 800182a:	e264      	b.n	8001cf6 <read_xbee+0x5ae>

		  case frame_id:
			  received_frame.id = xbee_rx_buffer[xbee_rx_read_index];
 800182c:	4b95      	ldr	r3, [pc, #596]	; (8001a84 <read_xbee+0x33c>)
 800182e:	781b      	ldrb	r3, [r3, #0]
 8001830:	001a      	movs	r2, r3
 8001832:	4b99      	ldr	r3, [pc, #612]	; (8001a98 <read_xbee+0x350>)
 8001834:	5c9a      	ldrb	r2, [r3, r2]
 8001836:	4b99      	ldr	r3, [pc, #612]	; (8001a9c <read_xbee+0x354>)
 8001838:	70da      	strb	r2, [r3, #3]
			  xbee_receive_state = frame_address64;
 800183a:	4b95      	ldr	r3, [pc, #596]	; (8001a90 <read_xbee+0x348>)
 800183c:	2204      	movs	r2, #4
 800183e:	701a      	strb	r2, [r3, #0]
		  break;
 8001840:	e259      	b.n	8001cf6 <read_xbee+0x5ae>

		  case frame_address64:
			  received_frame.address64 += ((uint64_t)xbee_rx_buffer[xbee_rx_read_index]) << (56-8*multiple_byte_step);
 8001842:	4b96      	ldr	r3, [pc, #600]	; (8001a9c <read_xbee+0x354>)
 8001844:	689a      	ldr	r2, [r3, #8]
 8001846:	68db      	ldr	r3, [r3, #12]
 8001848:	498e      	ldr	r1, [pc, #568]	; (8001a84 <read_xbee+0x33c>)
 800184a:	7809      	ldrb	r1, [r1, #0]
 800184c:	0008      	movs	r0, r1
 800184e:	4992      	ldr	r1, [pc, #584]	; (8001a98 <read_xbee+0x350>)
 8001850:	5c09      	ldrb	r1, [r1, r0]
 8001852:	64b9      	str	r1, [r7, #72]	; 0x48
 8001854:	2100      	movs	r1, #0
 8001856:	64f9      	str	r1, [r7, #76]	; 0x4c
 8001858:	4991      	ldr	r1, [pc, #580]	; (8001aa0 <read_xbee+0x358>)
 800185a:	7809      	ldrb	r1, [r1, #0]
 800185c:	0008      	movs	r0, r1
 800185e:	2107      	movs	r1, #7
 8001860:	1a09      	subs	r1, r1, r0
 8001862:	00c9      	lsls	r1, r1, #3
 8001864:	0008      	movs	r0, r1
 8001866:	3820      	subs	r0, #32
 8001868:	2800      	cmp	r0, #0
 800186a:	db03      	blt.n	8001874 <read_xbee+0x12c>
 800186c:	6cbe      	ldr	r6, [r7, #72]	; 0x48
 800186e:	4086      	lsls	r6, r0
 8001870:	0035      	movs	r5, r6
 8001872:	e008      	b.n	8001886 <read_xbee+0x13e>
 8001874:	2020      	movs	r0, #32
 8001876:	1a40      	subs	r0, r0, r1
 8001878:	6cbe      	ldr	r6, [r7, #72]	; 0x48
 800187a:	40c6      	lsrs	r6, r0
 800187c:	0030      	movs	r0, r6
 800187e:	6cfe      	ldr	r6, [r7, #76]	; 0x4c
 8001880:	408e      	lsls	r6, r1
 8001882:	0035      	movs	r5, r6
 8001884:	4305      	orrs	r5, r0
 8001886:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 8001888:	4088      	lsls	r0, r1
 800188a:	0004      	movs	r4, r0
 800188c:	1912      	adds	r2, r2, r4
 800188e:	416b      	adcs	r3, r5
 8001890:	4982      	ldr	r1, [pc, #520]	; (8001a9c <read_xbee+0x354>)
 8001892:	608a      	str	r2, [r1, #8]
 8001894:	60cb      	str	r3, [r1, #12]

			  if(multiple_byte_step == 7){
 8001896:	4b82      	ldr	r3, [pc, #520]	; (8001aa0 <read_xbee+0x358>)
 8001898:	781b      	ldrb	r3, [r3, #0]
 800189a:	2b07      	cmp	r3, #7
 800189c:	d106      	bne.n	80018ac <read_xbee+0x164>
				  xbee_receive_state = frame_address16;
 800189e:	4b7c      	ldr	r3, [pc, #496]	; (8001a90 <read_xbee+0x348>)
 80018a0:	2205      	movs	r2, #5
 80018a2:	701a      	strb	r2, [r3, #0]
				  multiple_byte_step = 0;
 80018a4:	4b7e      	ldr	r3, [pc, #504]	; (8001aa0 <read_xbee+0x358>)
 80018a6:	2200      	movs	r2, #0
 80018a8:	701a      	strb	r2, [r3, #0]
			  }
			  else multiple_byte_step++;
		  break;
 80018aa:	e224      	b.n	8001cf6 <read_xbee+0x5ae>
			  else multiple_byte_step++;
 80018ac:	4b7c      	ldr	r3, [pc, #496]	; (8001aa0 <read_xbee+0x358>)
 80018ae:	781b      	ldrb	r3, [r3, #0]
 80018b0:	3301      	adds	r3, #1
 80018b2:	b2da      	uxtb	r2, r3
 80018b4:	4b7a      	ldr	r3, [pc, #488]	; (8001aa0 <read_xbee+0x358>)
 80018b6:	701a      	strb	r2, [r3, #0]
		  break;
 80018b8:	e21d      	b.n	8001cf6 <read_xbee+0x5ae>

		  case frame_address16:
			  received_frame.address16 += ((uint16_t)xbee_rx_buffer[xbee_rx_read_index]) << (8-8*multiple_byte_step);
 80018ba:	4b78      	ldr	r3, [pc, #480]	; (8001a9c <read_xbee+0x354>)
 80018bc:	8a1a      	ldrh	r2, [r3, #16]
 80018be:	4b71      	ldr	r3, [pc, #452]	; (8001a84 <read_xbee+0x33c>)
 80018c0:	781b      	ldrb	r3, [r3, #0]
 80018c2:	0019      	movs	r1, r3
 80018c4:	4b74      	ldr	r3, [pc, #464]	; (8001a98 <read_xbee+0x350>)
 80018c6:	5c5b      	ldrb	r3, [r3, r1]
 80018c8:	0019      	movs	r1, r3
 80018ca:	4b75      	ldr	r3, [pc, #468]	; (8001aa0 <read_xbee+0x358>)
 80018cc:	781b      	ldrb	r3, [r3, #0]
 80018ce:	0018      	movs	r0, r3
 80018d0:	2301      	movs	r3, #1
 80018d2:	1a1b      	subs	r3, r3, r0
 80018d4:	00db      	lsls	r3, r3, #3
 80018d6:	4099      	lsls	r1, r3
 80018d8:	000b      	movs	r3, r1
 80018da:	b29b      	uxth	r3, r3
 80018dc:	18d3      	adds	r3, r2, r3
 80018de:	b29a      	uxth	r2, r3
 80018e0:	4b6e      	ldr	r3, [pc, #440]	; (8001a9c <read_xbee+0x354>)
 80018e2:	821a      	strh	r2, [r3, #16]
			  if(multiple_byte_step == 1){
 80018e4:	4b6e      	ldr	r3, [pc, #440]	; (8001aa0 <read_xbee+0x358>)
 80018e6:	781b      	ldrb	r3, [r3, #0]
 80018e8:	2b01      	cmp	r3, #1
 80018ea:	d11a      	bne.n	8001922 <read_xbee+0x1da>
				  switch(received_frame.type){
 80018ec:	4b6b      	ldr	r3, [pc, #428]	; (8001a9c <read_xbee+0x354>)
 80018ee:	789b      	ldrb	r3, [r3, #2]
 80018f0:	2b90      	cmp	r3, #144	; 0x90
 80018f2:	d002      	beq.n	80018fa <read_xbee+0x1b2>
 80018f4:	2b97      	cmp	r3, #151	; 0x97
 80018f6:	d004      	beq.n	8001902 <read_xbee+0x1ba>
 80018f8:	e007      	b.n	800190a <read_xbee+0x1c2>
					  case receive_packet: xbee_receive_state = frame_option; break;
 80018fa:	4b65      	ldr	r3, [pc, #404]	; (8001a90 <read_xbee+0x348>)
 80018fc:	2206      	movs	r2, #6
 80018fe:	701a      	strb	r2, [r3, #0]
 8001900:	e00b      	b.n	800191a <read_xbee+0x1d2>
					  case remote_command_response: xbee_receive_state = frame_at_status; break;
 8001902:	4b63      	ldr	r3, [pc, #396]	; (8001a90 <read_xbee+0x348>)
 8001904:	2207      	movs	r2, #7
 8001906:	701a      	strb	r2, [r3, #0]
 8001908:	e007      	b.n	800191a <read_xbee+0x1d2>
					  default: xbee_rx_read_index = xbee_rx_write_index;
 800190a:	4b5f      	ldr	r3, [pc, #380]	; (8001a88 <read_xbee+0x340>)
 800190c:	781a      	ldrb	r2, [r3, #0]
 800190e:	4b5d      	ldr	r3, [pc, #372]	; (8001a84 <read_xbee+0x33c>)
 8001910:	701a      	strb	r2, [r3, #0]
							   xbee_receive_state = idle;
 8001912:	4b5f      	ldr	r3, [pc, #380]	; (8001a90 <read_xbee+0x348>)
 8001914:	2200      	movs	r2, #0
 8001916:	701a      	strb	r2, [r3, #0]
					  break;
 8001918:	46c0      	nop			; (mov r8, r8)
				  }

				  multiple_byte_step = 0;
 800191a:	4b61      	ldr	r3, [pc, #388]	; (8001aa0 <read_xbee+0x358>)
 800191c:	2200      	movs	r2, #0
 800191e:	701a      	strb	r2, [r3, #0]
			  }
			  else multiple_byte_step++;
		  break;
 8001920:	e1e9      	b.n	8001cf6 <read_xbee+0x5ae>
			  else multiple_byte_step++;
 8001922:	4b5f      	ldr	r3, [pc, #380]	; (8001aa0 <read_xbee+0x358>)
 8001924:	781b      	ldrb	r3, [r3, #0]
 8001926:	3301      	adds	r3, #1
 8001928:	b2da      	uxtb	r2, r3
 800192a:	4b5d      	ldr	r3, [pc, #372]	; (8001aa0 <read_xbee+0x358>)
 800192c:	701a      	strb	r2, [r3, #0]
		  break;
 800192e:	e1e2      	b.n	8001cf6 <read_xbee+0x5ae>

		  case frame_option:
			  received_frame.option = xbee_rx_buffer[xbee_rx_read_index];
 8001930:	4b54      	ldr	r3, [pc, #336]	; (8001a84 <read_xbee+0x33c>)
 8001932:	781b      	ldrb	r3, [r3, #0]
 8001934:	001a      	movs	r2, r3
 8001936:	4b58      	ldr	r3, [pc, #352]	; (8001a98 <read_xbee+0x350>)
 8001938:	5c9a      	ldrb	r2, [r3, r2]
 800193a:	4b58      	ldr	r3, [pc, #352]	; (8001a9c <read_xbee+0x354>)
 800193c:	749a      	strb	r2, [r3, #18]
			  xbee_receive_state = frame_content;
 800193e:	4b54      	ldr	r3, [pc, #336]	; (8001a90 <read_xbee+0x348>)
 8001940:	2208      	movs	r2, #8
 8001942:	701a      	strb	r2, [r3, #0]
		  break;
 8001944:	e1d7      	b.n	8001cf6 <read_xbee+0x5ae>

		  case frame_at_status:
			  received_frame.command_status[multiple_byte_step] = xbee_rx_buffer[xbee_rx_read_index];
 8001946:	4b4f      	ldr	r3, [pc, #316]	; (8001a84 <read_xbee+0x33c>)
 8001948:	781b      	ldrb	r3, [r3, #0]
 800194a:	001a      	movs	r2, r3
 800194c:	4b54      	ldr	r3, [pc, #336]	; (8001aa0 <read_xbee+0x358>)
 800194e:	781b      	ldrb	r3, [r3, #0]
 8001950:	0018      	movs	r0, r3
 8001952:	4b51      	ldr	r3, [pc, #324]	; (8001a98 <read_xbee+0x350>)
 8001954:	5c99      	ldrb	r1, [r3, r2]
 8001956:	4a51      	ldr	r2, [pc, #324]	; (8001a9c <read_xbee+0x354>)
 8001958:	238a      	movs	r3, #138	; 0x8a
 800195a:	005b      	lsls	r3, r3, #1
 800195c:	1812      	adds	r2, r2, r0
 800195e:	18d3      	adds	r3, r2, r3
 8001960:	1c0a      	adds	r2, r1, #0
 8001962:	701a      	strb	r2, [r3, #0]
			  if(multiple_byte_step == 2){
 8001964:	4b4e      	ldr	r3, [pc, #312]	; (8001aa0 <read_xbee+0x358>)
 8001966:	781b      	ldrb	r3, [r3, #0]
 8001968:	2b02      	cmp	r3, #2
 800196a:	d106      	bne.n	800197a <read_xbee+0x232>
				  multiple_byte_step = 0;
 800196c:	4b4c      	ldr	r3, [pc, #304]	; (8001aa0 <read_xbee+0x358>)
 800196e:	2200      	movs	r2, #0
 8001970:	701a      	strb	r2, [r3, #0]
				  xbee_receive_state = frame_content;
 8001972:	4b47      	ldr	r3, [pc, #284]	; (8001a90 <read_xbee+0x348>)
 8001974:	2208      	movs	r2, #8
 8001976:	701a      	strb	r2, [r3, #0]
			  }
			  else multiple_byte_step++;
		  break;
 8001978:	e1bd      	b.n	8001cf6 <read_xbee+0x5ae>
			  else multiple_byte_step++;
 800197a:	4b49      	ldr	r3, [pc, #292]	; (8001aa0 <read_xbee+0x358>)
 800197c:	781b      	ldrb	r3, [r3, #0]
 800197e:	3301      	adds	r3, #1
 8001980:	b2da      	uxtb	r2, r3
 8001982:	4b47      	ldr	r3, [pc, #284]	; (8001aa0 <read_xbee+0x358>)
 8001984:	701a      	strb	r2, [r3, #0]
		  break;
 8001986:	e1b6      	b.n	8001cf6 <read_xbee+0x5ae>

		  case frame_content:
			  received_frame.content[received_frame.content_index] = xbee_rx_buffer[xbee_rx_read_index];
 8001988:	4b3e      	ldr	r3, [pc, #248]	; (8001a84 <read_xbee+0x33c>)
 800198a:	781b      	ldrb	r3, [r3, #0]
 800198c:	0018      	movs	r0, r3
 800198e:	4a43      	ldr	r2, [pc, #268]	; (8001a9c <read_xbee+0x354>)
 8001990:	2314      	movs	r3, #20
 8001992:	33ff      	adds	r3, #255	; 0xff
 8001994:	5cd3      	ldrb	r3, [r2, r3]
 8001996:	0019      	movs	r1, r3
 8001998:	4b3f      	ldr	r3, [pc, #252]	; (8001a98 <read_xbee+0x350>)
 800199a:	5c1a      	ldrb	r2, [r3, r0]
 800199c:	4b3f      	ldr	r3, [pc, #252]	; (8001a9c <read_xbee+0x354>)
 800199e:	185b      	adds	r3, r3, r1
 80019a0:	74da      	strb	r2, [r3, #19]
			  if(((received_frame.content_index == received_frame.length-13) && received_frame.type==receive_packet) || ((received_frame.content_index == received_frame.length-16) && (received_frame.type==remote_command_response)))
 80019a2:	4a3e      	ldr	r2, [pc, #248]	; (8001a9c <read_xbee+0x354>)
 80019a4:	2314      	movs	r3, #20
 80019a6:	33ff      	adds	r3, #255	; 0xff
 80019a8:	5cd3      	ldrb	r3, [r2, r3]
 80019aa:	001a      	movs	r2, r3
 80019ac:	4b3b      	ldr	r3, [pc, #236]	; (8001a9c <read_xbee+0x354>)
 80019ae:	881b      	ldrh	r3, [r3, #0]
 80019b0:	3b0d      	subs	r3, #13
 80019b2:	429a      	cmp	r2, r3
 80019b4:	d103      	bne.n	80019be <read_xbee+0x276>
 80019b6:	4b39      	ldr	r3, [pc, #228]	; (8001a9c <read_xbee+0x354>)
 80019b8:	789b      	ldrb	r3, [r3, #2]
 80019ba:	2b90      	cmp	r3, #144	; 0x90
 80019bc:	d00d      	beq.n	80019da <read_xbee+0x292>
 80019be:	4a37      	ldr	r2, [pc, #220]	; (8001a9c <read_xbee+0x354>)
 80019c0:	2314      	movs	r3, #20
 80019c2:	33ff      	adds	r3, #255	; 0xff
 80019c4:	5cd3      	ldrb	r3, [r2, r3]
 80019c6:	001a      	movs	r2, r3
 80019c8:	4b34      	ldr	r3, [pc, #208]	; (8001a9c <read_xbee+0x354>)
 80019ca:	881b      	ldrh	r3, [r3, #0]
 80019cc:	3b10      	subs	r3, #16
 80019ce:	429a      	cmp	r2, r3
 80019d0:	d107      	bne.n	80019e2 <read_xbee+0x29a>
 80019d2:	4b32      	ldr	r3, [pc, #200]	; (8001a9c <read_xbee+0x354>)
 80019d4:	789b      	ldrb	r3, [r3, #2]
 80019d6:	2b97      	cmp	r3, #151	; 0x97
 80019d8:	d103      	bne.n	80019e2 <read_xbee+0x29a>
				  xbee_receive_state = check_sum;
 80019da:	4b2d      	ldr	r3, [pc, #180]	; (8001a90 <read_xbee+0x348>)
 80019dc:	2209      	movs	r2, #9
 80019de:	701a      	strb	r2, [r3, #0]
			  else
				  received_frame.content_index++;
		  break;
 80019e0:	e189      	b.n	8001cf6 <read_xbee+0x5ae>
				  received_frame.content_index++;
 80019e2:	4a2e      	ldr	r2, [pc, #184]	; (8001a9c <read_xbee+0x354>)
 80019e4:	2314      	movs	r3, #20
 80019e6:	33ff      	adds	r3, #255	; 0xff
 80019e8:	5cd3      	ldrb	r3, [r2, r3]
 80019ea:	3301      	adds	r3, #1
 80019ec:	b2d9      	uxtb	r1, r3
 80019ee:	4a2b      	ldr	r2, [pc, #172]	; (8001a9c <read_xbee+0x354>)
 80019f0:	2314      	movs	r3, #20
 80019f2:	33ff      	adds	r3, #255	; 0xff
 80019f4:	54d1      	strb	r1, [r2, r3]
		  break;
 80019f6:	e17e      	b.n	8001cf6 <read_xbee+0x5ae>

		  case check_sum:
			  received_frame.check_sum = xbee_rx_buffer[xbee_rx_read_index];
 80019f8:	4b22      	ldr	r3, [pc, #136]	; (8001a84 <read_xbee+0x33c>)
 80019fa:	781b      	ldrb	r3, [r3, #0]
 80019fc:	001a      	movs	r2, r3
 80019fe:	4b26      	ldr	r3, [pc, #152]	; (8001a98 <read_xbee+0x350>)
 8001a00:	5c98      	ldrb	r0, [r3, r2]
 8001a02:	4926      	ldr	r1, [pc, #152]	; (8001a9c <read_xbee+0x354>)
 8001a04:	238c      	movs	r3, #140	; 0x8c
 8001a06:	005a      	lsls	r2, r3, #1
 8001a08:	1c03      	adds	r3, r0, #0
 8001a0a:	548b      	strb	r3, [r1, r2]
			  for(uint8_t i=0; i<8; i++) sum += (((uint64_t)0xFF<<(56-8*i)) & received_frame.address64)>>(56-8*i);
 8001a0c:	2357      	movs	r3, #87	; 0x57
 8001a0e:	18fa      	adds	r2, r7, r3
 8001a10:	2300      	movs	r3, #0
 8001a12:	7013      	strb	r3, [r2, #0]
 8001a14:	e064      	b.n	8001ae0 <read_xbee+0x398>
 8001a16:	2357      	movs	r3, #87	; 0x57
 8001a18:	18fb      	adds	r3, r7, r3
 8001a1a:	781a      	ldrb	r2, [r3, #0]
 8001a1c:	2307      	movs	r3, #7
 8001a1e:	1a9b      	subs	r3, r3, r2
 8001a20:	00d9      	lsls	r1, r3, #3
 8001a22:	000a      	movs	r2, r1
 8001a24:	3a20      	subs	r2, #32
 8001a26:	2a00      	cmp	r2, #0
 8001a28:	db03      	blt.n	8001a32 <read_xbee+0x2ea>
 8001a2a:	23ff      	movs	r3, #255	; 0xff
 8001a2c:	4093      	lsls	r3, r2
 8001a2e:	647b      	str	r3, [r7, #68]	; 0x44
 8001a30:	e00a      	b.n	8001a48 <read_xbee+0x300>
 8001a32:	2320      	movs	r3, #32
 8001a34:	1a5a      	subs	r2, r3, r1
 8001a36:	23ff      	movs	r3, #255	; 0xff
 8001a38:	40d3      	lsrs	r3, r2
 8001a3a:	001a      	movs	r2, r3
 8001a3c:	2300      	movs	r3, #0
 8001a3e:	408b      	lsls	r3, r1
 8001a40:	647b      	str	r3, [r7, #68]	; 0x44
 8001a42:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001a44:	4313      	orrs	r3, r2
 8001a46:	647b      	str	r3, [r7, #68]	; 0x44
 8001a48:	23ff      	movs	r3, #255	; 0xff
 8001a4a:	408b      	lsls	r3, r1
 8001a4c:	643b      	str	r3, [r7, #64]	; 0x40
 8001a4e:	4b13      	ldr	r3, [pc, #76]	; (8001a9c <read_xbee+0x354>)
 8001a50:	689a      	ldr	r2, [r3, #8]
 8001a52:	68db      	ldr	r3, [r3, #12]
 8001a54:	0011      	movs	r1, r2
 8001a56:	6c3c      	ldr	r4, [r7, #64]	; 0x40
 8001a58:	6c7d      	ldr	r5, [r7, #68]	; 0x44
 8001a5a:	0020      	movs	r0, r4
 8001a5c:	4008      	ands	r0, r1
 8001a5e:	6338      	str	r0, [r7, #48]	; 0x30
 8001a60:	002a      	movs	r2, r5
 8001a62:	401a      	ands	r2, r3
 8001a64:	637a      	str	r2, [r7, #52]	; 0x34
 8001a66:	2357      	movs	r3, #87	; 0x57
 8001a68:	18fb      	adds	r3, r7, r3
 8001a6a:	781a      	ldrb	r2, [r3, #0]
 8001a6c:	2307      	movs	r3, #7
 8001a6e:	1a9b      	subs	r3, r3, r2
 8001a70:	00da      	lsls	r2, r3, #3
 8001a72:	0013      	movs	r3, r2
 8001a74:	3b20      	subs	r3, #32
 8001a76:	2b00      	cmp	r3, #0
 8001a78:	db14      	blt.n	8001aa4 <read_xbee+0x35c>
 8001a7a:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8001a7c:	40d9      	lsrs	r1, r3
 8001a7e:	63b9      	str	r1, [r7, #56]	; 0x38
 8001a80:	e01d      	b.n	8001abe <read_xbee+0x376>
 8001a82:	46c0      	nop			; (mov r8, r8)
 8001a84:	200000e8 	.word	0x200000e8
 8001a88:	20000424 	.word	0x20000424
 8001a8c:	2000030c 	.word	0x2000030c
 8001a90:	20000428 	.word	0x20000428
 8001a94:	08006014 	.word	0x08006014
 8001a98:	20000324 	.word	0x20000324
 8001a9c:	20000438 	.word	0x20000438
 8001aa0:	20000558 	.word	0x20000558
 8001aa4:	2320      	movs	r3, #32
 8001aa6:	1a9b      	subs	r3, r3, r2
 8001aa8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8001aaa:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8001aac:	000c      	movs	r4, r1
 8001aae:	409c      	lsls	r4, r3
 8001ab0:	0023      	movs	r3, r4
 8001ab2:	0001      	movs	r1, r0
 8001ab4:	40d1      	lsrs	r1, r2
 8001ab6:	63b9      	str	r1, [r7, #56]	; 0x38
 8001ab8:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8001aba:	4319      	orrs	r1, r3
 8001abc:	63b9      	str	r1, [r7, #56]	; 0x38
 8001abe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001ac0:	40d3      	lsrs	r3, r2
 8001ac2:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001ac4:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8001ac6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001ac8:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8001aca:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8001acc:	1812      	adds	r2, r2, r0
 8001ace:	414b      	adcs	r3, r1
 8001ad0:	65ba      	str	r2, [r7, #88]	; 0x58
 8001ad2:	65fb      	str	r3, [r7, #92]	; 0x5c
 8001ad4:	2257      	movs	r2, #87	; 0x57
 8001ad6:	18bb      	adds	r3, r7, r2
 8001ad8:	781b      	ldrb	r3, [r3, #0]
 8001ada:	18ba      	adds	r2, r7, r2
 8001adc:	3301      	adds	r3, #1
 8001ade:	7013      	strb	r3, [r2, #0]
 8001ae0:	2357      	movs	r3, #87	; 0x57
 8001ae2:	18fb      	adds	r3, r7, r3
 8001ae4:	781b      	ldrb	r3, [r3, #0]
 8001ae6:	2b07      	cmp	r3, #7
 8001ae8:	d995      	bls.n	8001a16 <read_xbee+0x2ce>
			  for(uint8_t i=0; i<2; i++) sum += (((uint16_t)0xFF<<(8-8*i)) & received_frame.address16)>>(8-i*8);
 8001aea:	2356      	movs	r3, #86	; 0x56
 8001aec:	18fa      	adds	r2, r7, r3
 8001aee:	2300      	movs	r3, #0
 8001af0:	7013      	strb	r3, [r2, #0]
 8001af2:	e024      	b.n	8001b3e <read_xbee+0x3f6>
 8001af4:	2056      	movs	r0, #86	; 0x56
 8001af6:	183b      	adds	r3, r7, r0
 8001af8:	781a      	ldrb	r2, [r3, #0]
 8001afa:	2301      	movs	r3, #1
 8001afc:	1a9b      	subs	r3, r3, r2
 8001afe:	00da      	lsls	r2, r3, #3
 8001b00:	23ff      	movs	r3, #255	; 0xff
 8001b02:	4093      	lsls	r3, r2
 8001b04:	001a      	movs	r2, r3
 8001b06:	4b81      	ldr	r3, [pc, #516]	; (8001d0c <read_xbee+0x5c4>)
 8001b08:	8a1b      	ldrh	r3, [r3, #16]
 8001b0a:	4013      	ands	r3, r2
 8001b0c:	0019      	movs	r1, r3
 8001b0e:	0004      	movs	r4, r0
 8001b10:	183b      	adds	r3, r7, r0
 8001b12:	781a      	ldrb	r2, [r3, #0]
 8001b14:	2301      	movs	r3, #1
 8001b16:	1a9b      	subs	r3, r3, r2
 8001b18:	00db      	lsls	r3, r3, #3
 8001b1a:	4119      	asrs	r1, r3
 8001b1c:	000b      	movs	r3, r1
 8001b1e:	62bb      	str	r3, [r7, #40]	; 0x28
 8001b20:	17db      	asrs	r3, r3, #31
 8001b22:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001b24:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8001b26:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001b28:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8001b2a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8001b2c:	1812      	adds	r2, r2, r0
 8001b2e:	414b      	adcs	r3, r1
 8001b30:	65ba      	str	r2, [r7, #88]	; 0x58
 8001b32:	65fb      	str	r3, [r7, #92]	; 0x5c
 8001b34:	193b      	adds	r3, r7, r4
 8001b36:	781b      	ldrb	r3, [r3, #0]
 8001b38:	193a      	adds	r2, r7, r4
 8001b3a:	3301      	adds	r3, #1
 8001b3c:	7013      	strb	r3, [r2, #0]
 8001b3e:	2356      	movs	r3, #86	; 0x56
 8001b40:	18fb      	adds	r3, r7, r3
 8001b42:	781b      	ldrb	r3, [r3, #0]
 8001b44:	2b01      	cmp	r3, #1
 8001b46:	d9d5      	bls.n	8001af4 <read_xbee+0x3ac>
			  if(received_frame.id==receive_packet) for(uint16_t i=0; i<received_frame.length-12; i++) sum += received_frame.content[i];
 8001b48:	4b70      	ldr	r3, [pc, #448]	; (8001d0c <read_xbee+0x5c4>)
 8001b4a:	78db      	ldrb	r3, [r3, #3]
 8001b4c:	2b90      	cmp	r3, #144	; 0x90
 8001b4e:	d123      	bne.n	8001b98 <read_xbee+0x450>
 8001b50:	2354      	movs	r3, #84	; 0x54
 8001b52:	18fb      	adds	r3, r7, r3
 8001b54:	2200      	movs	r2, #0
 8001b56:	801a      	strh	r2, [r3, #0]
 8001b58:	e015      	b.n	8001b86 <read_xbee+0x43e>
 8001b5a:	2454      	movs	r4, #84	; 0x54
 8001b5c:	193b      	adds	r3, r7, r4
 8001b5e:	881b      	ldrh	r3, [r3, #0]
 8001b60:	4a6a      	ldr	r2, [pc, #424]	; (8001d0c <read_xbee+0x5c4>)
 8001b62:	18d3      	adds	r3, r2, r3
 8001b64:	7cdb      	ldrb	r3, [r3, #19]
 8001b66:	623b      	str	r3, [r7, #32]
 8001b68:	2300      	movs	r3, #0
 8001b6a:	627b      	str	r3, [r7, #36]	; 0x24
 8001b6c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8001b6e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001b70:	6a38      	ldr	r0, [r7, #32]
 8001b72:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8001b74:	1812      	adds	r2, r2, r0
 8001b76:	414b      	adcs	r3, r1
 8001b78:	65ba      	str	r2, [r7, #88]	; 0x58
 8001b7a:	65fb      	str	r3, [r7, #92]	; 0x5c
 8001b7c:	193b      	adds	r3, r7, r4
 8001b7e:	881a      	ldrh	r2, [r3, #0]
 8001b80:	193b      	adds	r3, r7, r4
 8001b82:	3201      	adds	r2, #1
 8001b84:	801a      	strh	r2, [r3, #0]
 8001b86:	2354      	movs	r3, #84	; 0x54
 8001b88:	18fb      	adds	r3, r7, r3
 8001b8a:	881a      	ldrh	r2, [r3, #0]
 8001b8c:	4b5f      	ldr	r3, [pc, #380]	; (8001d0c <read_xbee+0x5c4>)
 8001b8e:	881b      	ldrh	r3, [r3, #0]
 8001b90:	3b0c      	subs	r3, #12
 8001b92:	429a      	cmp	r2, r3
 8001b94:	dbe1      	blt.n	8001b5a <read_xbee+0x412>
 8001b96:	e049      	b.n	8001c2c <read_xbee+0x4e4>
			  else if(received_frame.type==remote_command_response){
 8001b98:	4b5c      	ldr	r3, [pc, #368]	; (8001d0c <read_xbee+0x5c4>)
 8001b9a:	789b      	ldrb	r3, [r3, #2]
 8001b9c:	2b97      	cmp	r3, #151	; 0x97
 8001b9e:	d145      	bne.n	8001c2c <read_xbee+0x4e4>
				  for(uint16_t i=0; i<received_frame.length-15; i++) sum += received_frame.content[i];
 8001ba0:	2352      	movs	r3, #82	; 0x52
 8001ba2:	18fb      	adds	r3, r7, r3
 8001ba4:	2200      	movs	r2, #0
 8001ba6:	801a      	strh	r2, [r3, #0]
 8001ba8:	e015      	b.n	8001bd6 <read_xbee+0x48e>
 8001baa:	2452      	movs	r4, #82	; 0x52
 8001bac:	193b      	adds	r3, r7, r4
 8001bae:	881b      	ldrh	r3, [r3, #0]
 8001bb0:	4a56      	ldr	r2, [pc, #344]	; (8001d0c <read_xbee+0x5c4>)
 8001bb2:	18d3      	adds	r3, r2, r3
 8001bb4:	7cdb      	ldrb	r3, [r3, #19]
 8001bb6:	61bb      	str	r3, [r7, #24]
 8001bb8:	2300      	movs	r3, #0
 8001bba:	61fb      	str	r3, [r7, #28]
 8001bbc:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8001bbe:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001bc0:	69b8      	ldr	r0, [r7, #24]
 8001bc2:	69f9      	ldr	r1, [r7, #28]
 8001bc4:	1812      	adds	r2, r2, r0
 8001bc6:	414b      	adcs	r3, r1
 8001bc8:	65ba      	str	r2, [r7, #88]	; 0x58
 8001bca:	65fb      	str	r3, [r7, #92]	; 0x5c
 8001bcc:	193b      	adds	r3, r7, r4
 8001bce:	881a      	ldrh	r2, [r3, #0]
 8001bd0:	193b      	adds	r3, r7, r4
 8001bd2:	3201      	adds	r2, #1
 8001bd4:	801a      	strh	r2, [r3, #0]
 8001bd6:	2352      	movs	r3, #82	; 0x52
 8001bd8:	18fb      	adds	r3, r7, r3
 8001bda:	881a      	ldrh	r2, [r3, #0]
 8001bdc:	4b4b      	ldr	r3, [pc, #300]	; (8001d0c <read_xbee+0x5c4>)
 8001bde:	881b      	ldrh	r3, [r3, #0]
 8001be0:	3b0f      	subs	r3, #15
 8001be2:	429a      	cmp	r2, r3
 8001be4:	dbe1      	blt.n	8001baa <read_xbee+0x462>
				  for(uint8_t i=0; i<4; i++) sum += received_frame.command_status[i];
 8001be6:	2351      	movs	r3, #81	; 0x51
 8001be8:	18fb      	adds	r3, r7, r3
 8001bea:	2200      	movs	r2, #0
 8001bec:	701a      	strb	r2, [r3, #0]
 8001bee:	e018      	b.n	8001c22 <read_xbee+0x4da>
 8001bf0:	2451      	movs	r4, #81	; 0x51
 8001bf2:	193b      	adds	r3, r7, r4
 8001bf4:	781a      	ldrb	r2, [r3, #0]
 8001bf6:	4945      	ldr	r1, [pc, #276]	; (8001d0c <read_xbee+0x5c4>)
 8001bf8:	238a      	movs	r3, #138	; 0x8a
 8001bfa:	005b      	lsls	r3, r3, #1
 8001bfc:	188a      	adds	r2, r1, r2
 8001bfe:	18d3      	adds	r3, r2, r3
 8001c00:	781b      	ldrb	r3, [r3, #0]
 8001c02:	613b      	str	r3, [r7, #16]
 8001c04:	2300      	movs	r3, #0
 8001c06:	617b      	str	r3, [r7, #20]
 8001c08:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8001c0a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001c0c:	6938      	ldr	r0, [r7, #16]
 8001c0e:	6979      	ldr	r1, [r7, #20]
 8001c10:	1812      	adds	r2, r2, r0
 8001c12:	414b      	adcs	r3, r1
 8001c14:	65ba      	str	r2, [r7, #88]	; 0x58
 8001c16:	65fb      	str	r3, [r7, #92]	; 0x5c
 8001c18:	193b      	adds	r3, r7, r4
 8001c1a:	781a      	ldrb	r2, [r3, #0]
 8001c1c:	193b      	adds	r3, r7, r4
 8001c1e:	3201      	adds	r2, #1
 8001c20:	701a      	strb	r2, [r3, #0]
 8001c22:	2351      	movs	r3, #81	; 0x51
 8001c24:	18fb      	adds	r3, r7, r3
 8001c26:	781b      	ldrb	r3, [r3, #0]
 8001c28:	2b03      	cmp	r3, #3
 8001c2a:	d9e1      	bls.n	8001bf0 <read_xbee+0x4a8>
			  }
			  sum += received_frame.type + received_frame.option + received_frame.id + received_frame.check_sum;
 8001c2c:	4b37      	ldr	r3, [pc, #220]	; (8001d0c <read_xbee+0x5c4>)
 8001c2e:	789b      	ldrb	r3, [r3, #2]
 8001c30:	001a      	movs	r2, r3
 8001c32:	4b36      	ldr	r3, [pc, #216]	; (8001d0c <read_xbee+0x5c4>)
 8001c34:	7c9b      	ldrb	r3, [r3, #18]
 8001c36:	18d3      	adds	r3, r2, r3
 8001c38:	4a34      	ldr	r2, [pc, #208]	; (8001d0c <read_xbee+0x5c4>)
 8001c3a:	78d2      	ldrb	r2, [r2, #3]
 8001c3c:	189b      	adds	r3, r3, r2
 8001c3e:	4933      	ldr	r1, [pc, #204]	; (8001d0c <read_xbee+0x5c4>)
 8001c40:	228c      	movs	r2, #140	; 0x8c
 8001c42:	0052      	lsls	r2, r2, #1
 8001c44:	5c8a      	ldrb	r2, [r1, r2]
 8001c46:	189b      	adds	r3, r3, r2
 8001c48:	60bb      	str	r3, [r7, #8]
 8001c4a:	17db      	asrs	r3, r3, #31
 8001c4c:	60fb      	str	r3, [r7, #12]
 8001c4e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8001c50:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001c52:	68b8      	ldr	r0, [r7, #8]
 8001c54:	68f9      	ldr	r1, [r7, #12]
 8001c56:	1812      	adds	r2, r2, r0
 8001c58:	414b      	adcs	r3, r1
 8001c5a:	65ba      	str	r2, [r7, #88]	; 0x58
 8001c5c:	65fb      	str	r3, [r7, #92]	; 0x5c
			  received_frame.check_sum_ok = (sum & 0xFF) == 0xFF;
 8001c5e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001c60:	22ff      	movs	r2, #255	; 0xff
 8001c62:	4013      	ands	r3, r2
 8001c64:	603b      	str	r3, [r7, #0]
 8001c66:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001c68:	2200      	movs	r2, #0
 8001c6a:	4013      	ands	r3, r2
 8001c6c:	607b      	str	r3, [r7, #4]
 8001c6e:	2301      	movs	r3, #1
 8001c70:	6839      	ldr	r1, [r7, #0]
 8001c72:	687a      	ldr	r2, [r7, #4]
 8001c74:	0008      	movs	r0, r1
 8001c76:	28ff      	cmp	r0, #255	; 0xff
 8001c78:	d101      	bne.n	8001c7e <read_xbee+0x536>
 8001c7a:	2a00      	cmp	r2, #0
 8001c7c:	d000      	beq.n	8001c80 <read_xbee+0x538>
 8001c7e:	2300      	movs	r3, #0
 8001c80:	b2db      	uxtb	r3, r3
 8001c82:	0019      	movs	r1, r3
 8001c84:	4a21      	ldr	r2, [pc, #132]	; (8001d0c <read_xbee+0x5c4>)
 8001c86:	231a      	movs	r3, #26
 8001c88:	33ff      	adds	r3, #255	; 0xff
 8001c8a:	54d1      	strb	r1, [r2, r3]
			  xbee_receive_state = process_content;
 8001c8c:	4b20      	ldr	r3, [pc, #128]	; (8001d10 <read_xbee+0x5c8>)
 8001c8e:	220a      	movs	r2, #10
 8001c90:	701a      	strb	r2, [r3, #0]
			  xbee_rx_read_index--;
 8001c92:	4b20      	ldr	r3, [pc, #128]	; (8001d14 <read_xbee+0x5cc>)
 8001c94:	781b      	ldrb	r3, [r3, #0]
 8001c96:	3b01      	subs	r3, #1
 8001c98:	b2da      	uxtb	r2, r3
 8001c9a:	4b1e      	ldr	r3, [pc, #120]	; (8001d14 <read_xbee+0x5cc>)
 8001c9c:	701a      	strb	r2, [r3, #0]
		  break;
 8001c9e:	e02a      	b.n	8001cf6 <read_xbee+0x5ae>

		  case process_content:

			  switch(received_frame.content[0]){
 8001ca0:	4b1a      	ldr	r3, [pc, #104]	; (8001d0c <read_xbee+0x5c4>)
 8001ca2:	7cdb      	ldrb	r3, [r3, #19]
 8001ca4:	2b45      	cmp	r3, #69	; 0x45
 8001ca6:	d002      	beq.n	8001cae <read_xbee+0x566>
 8001ca8:	2b52      	cmp	r3, #82	; 0x52
 8001caa:	d004      	beq.n	8001cb6 <read_xbee+0x56e>
 8001cac:	e00a      	b.n	8001cc4 <read_xbee+0x57c>
			  	  case 'E':
			  		  master_state = lora_alert;
 8001cae:	4b1a      	ldr	r3, [pc, #104]	; (8001d18 <read_xbee+0x5d0>)
 8001cb0:	2205      	movs	r2, #5
 8001cb2:	701a      	strb	r2, [r3, #0]
			  	  break;
 8001cb4:	e006      	b.n	8001cc4 <read_xbee+0x57c>
			  	  case 'R':
			  		  master_state = sparse_polling;
 8001cb6:	4b18      	ldr	r3, [pc, #96]	; (8001d18 <read_xbee+0x5d0>)
 8001cb8:	2203      	movs	r2, #3
 8001cba:	701a      	strb	r2, [r3, #0]
			  		  signal_state = signal_ok;
 8001cbc:	4b17      	ldr	r3, [pc, #92]	; (8001d1c <read_xbee+0x5d4>)
 8001cbe:	2201      	movs	r2, #1
 8001cc0:	701a      	strb	r2, [r3, #0]
			  	  break;
 8001cc2:	46c0      	nop			; (mov r8, r8)
			  }
	  		  xbee_receive_state = idle;
 8001cc4:	4b12      	ldr	r3, [pc, #72]	; (8001d10 <read_xbee+0x5c8>)
 8001cc6:	2200      	movs	r2, #0
 8001cc8:	701a      	strb	r2, [r3, #0]
			  memset(&received_frame, 0, sizeof(received_frame));
 8001cca:	2390      	movs	r3, #144	; 0x90
 8001ccc:	005a      	lsls	r2, r3, #1
 8001cce:	4b0f      	ldr	r3, [pc, #60]	; (8001d0c <read_xbee+0x5c4>)
 8001cd0:	2100      	movs	r1, #0
 8001cd2:	0018      	movs	r0, r3
 8001cd4:	f003 fd3d 	bl	8005752 <memset>
			  memset(&xbee_rx_buffer, 0, sizeof(xbee_rx_buffer));
 8001cd8:	2380      	movs	r3, #128	; 0x80
 8001cda:	005a      	lsls	r2, r3, #1
 8001cdc:	4b10      	ldr	r3, [pc, #64]	; (8001d20 <read_xbee+0x5d8>)
 8001cde:	2100      	movs	r1, #0
 8001ce0:	0018      	movs	r0, r3
 8001ce2:	f003 fd36 	bl	8005752 <memset>
			  xbee_rx_read_index = 0xFF;
 8001ce6:	4b0b      	ldr	r3, [pc, #44]	; (8001d14 <read_xbee+0x5cc>)
 8001ce8:	22ff      	movs	r2, #255	; 0xff
 8001cea:	701a      	strb	r2, [r3, #0]
			  xbee_rx_write_index = 0;
 8001cec:	4b0d      	ldr	r3, [pc, #52]	; (8001d24 <read_xbee+0x5dc>)
 8001cee:	2200      	movs	r2, #0
 8001cf0:	701a      	strb	r2, [r3, #0]

		  break;
 8001cf2:	e000      	b.n	8001cf6 <read_xbee+0x5ae>
		  break;
 8001cf4:	46c0      	nop			; (mov r8, r8)
	  }

	  xbee_rx_read_index += 1;
 8001cf6:	4b07      	ldr	r3, [pc, #28]	; (8001d14 <read_xbee+0x5cc>)
 8001cf8:	781b      	ldrb	r3, [r3, #0]
 8001cfa:	3301      	adds	r3, #1
 8001cfc:	b2da      	uxtb	r2, r3
 8001cfe:	4b05      	ldr	r3, [pc, #20]	; (8001d14 <read_xbee+0x5cc>)
 8001d00:	701a      	strb	r2, [r3, #0]

  }
}
 8001d02:	46c0      	nop			; (mov r8, r8)
 8001d04:	46bd      	mov	sp, r7
 8001d06:	b019      	add	sp, #100	; 0x64
 8001d08:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001d0a:	46c0      	nop			; (mov r8, r8)
 8001d0c:	20000438 	.word	0x20000438
 8001d10:	20000428 	.word	0x20000428
 8001d14:	200000e8 	.word	0x200000e8
 8001d18:	2000030c 	.word	0x2000030c
 8001d1c:	20000429 	.word	0x20000429
 8001d20:	20000324 	.word	0x20000324
 8001d24:	20000424 	.word	0x20000424

08001d28 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001d28:	b580      	push	{r7, lr}
 8001d2a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001d2c:	b672      	cpsid	i
}
 8001d2e:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001d30:	e7fe      	b.n	8001d30 <Error_Handler+0x8>
	...

08001d34 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001d34:	b580      	push	{r7, lr}
 8001d36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001d38:	4b07      	ldr	r3, [pc, #28]	; (8001d58 <HAL_MspInit+0x24>)
 8001d3a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001d3c:	4b06      	ldr	r3, [pc, #24]	; (8001d58 <HAL_MspInit+0x24>)
 8001d3e:	2101      	movs	r1, #1
 8001d40:	430a      	orrs	r2, r1
 8001d42:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 8001d44:	4b04      	ldr	r3, [pc, #16]	; (8001d58 <HAL_MspInit+0x24>)
 8001d46:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001d48:	4b03      	ldr	r3, [pc, #12]	; (8001d58 <HAL_MspInit+0x24>)
 8001d4a:	2180      	movs	r1, #128	; 0x80
 8001d4c:	0549      	lsls	r1, r1, #21
 8001d4e:	430a      	orrs	r2, r1
 8001d50:	639a      	str	r2, [r3, #56]	; 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001d52:	46c0      	nop			; (mov r8, r8)
 8001d54:	46bd      	mov	sp, r7
 8001d56:	bd80      	pop	{r7, pc}
 8001d58:	40021000 	.word	0x40021000

08001d5c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001d5c:	b590      	push	{r4, r7, lr}
 8001d5e:	b089      	sub	sp, #36	; 0x24
 8001d60:	af00      	add	r7, sp, #0
 8001d62:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d64:	240c      	movs	r4, #12
 8001d66:	193b      	adds	r3, r7, r4
 8001d68:	0018      	movs	r0, r3
 8001d6a:	2314      	movs	r3, #20
 8001d6c:	001a      	movs	r2, r3
 8001d6e:	2100      	movs	r1, #0
 8001d70:	f003 fcef 	bl	8005752 <memset>
  if(hspi->Instance==SPI2)
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	4a18      	ldr	r2, [pc, #96]	; (8001ddc <HAL_SPI_MspInit+0x80>)
 8001d7a:	4293      	cmp	r3, r2
 8001d7c:	d129      	bne.n	8001dd2 <HAL_SPI_MspInit+0x76>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001d7e:	4b18      	ldr	r3, [pc, #96]	; (8001de0 <HAL_SPI_MspInit+0x84>)
 8001d80:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001d82:	4b17      	ldr	r3, [pc, #92]	; (8001de0 <HAL_SPI_MspInit+0x84>)
 8001d84:	2180      	movs	r1, #128	; 0x80
 8001d86:	01c9      	lsls	r1, r1, #7
 8001d88:	430a      	orrs	r2, r1
 8001d8a:	639a      	str	r2, [r3, #56]	; 0x38

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d8c:	4b14      	ldr	r3, [pc, #80]	; (8001de0 <HAL_SPI_MspInit+0x84>)
 8001d8e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001d90:	4b13      	ldr	r3, [pc, #76]	; (8001de0 <HAL_SPI_MspInit+0x84>)
 8001d92:	2102      	movs	r1, #2
 8001d94:	430a      	orrs	r2, r1
 8001d96:	62da      	str	r2, [r3, #44]	; 0x2c
 8001d98:	4b11      	ldr	r3, [pc, #68]	; (8001de0 <HAL_SPI_MspInit+0x84>)
 8001d9a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001d9c:	2202      	movs	r2, #2
 8001d9e:	4013      	ands	r3, r2
 8001da0:	60bb      	str	r3, [r7, #8]
 8001da2:	68bb      	ldr	r3, [r7, #8]
    PB12     ------> SPI2_NSS
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8001da4:	193b      	adds	r3, r7, r4
 8001da6:	22f0      	movs	r2, #240	; 0xf0
 8001da8:	0212      	lsls	r2, r2, #8
 8001daa:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001dac:	0021      	movs	r1, r4
 8001dae:	187b      	adds	r3, r7, r1
 8001db0:	2202      	movs	r2, #2
 8001db2:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001db4:	187b      	adds	r3, r7, r1
 8001db6:	2200      	movs	r2, #0
 8001db8:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001dba:	187b      	adds	r3, r7, r1
 8001dbc:	2203      	movs	r2, #3
 8001dbe:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI2;
 8001dc0:	187b      	adds	r3, r7, r1
 8001dc2:	2200      	movs	r2, #0
 8001dc4:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001dc6:	187b      	adds	r3, r7, r1
 8001dc8:	4a06      	ldr	r2, [pc, #24]	; (8001de4 <HAL_SPI_MspInit+0x88>)
 8001dca:	0019      	movs	r1, r3
 8001dcc:	0010      	movs	r0, r2
 8001dce:	f000 fb59 	bl	8002484 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8001dd2:	46c0      	nop			; (mov r8, r8)
 8001dd4:	46bd      	mov	sp, r7
 8001dd6:	b009      	add	sp, #36	; 0x24
 8001dd8:	bd90      	pop	{r4, r7, pc}
 8001dda:	46c0      	nop			; (mov r8, r8)
 8001ddc:	40003800 	.word	0x40003800
 8001de0:	40021000 	.word	0x40021000
 8001de4:	50000400 	.word	0x50000400

08001de8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001de8:	b580      	push	{r7, lr}
 8001dea:	b082      	sub	sp, #8
 8001dec:	af00      	add	r7, sp, #0
 8001dee:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	681a      	ldr	r2, [r3, #0]
 8001df4:	2380      	movs	r3, #128	; 0x80
 8001df6:	05db      	lsls	r3, r3, #23
 8001df8:	429a      	cmp	r2, r3
 8001dfa:	d10e      	bne.n	8001e1a <HAL_TIM_Base_MspInit+0x32>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001dfc:	4b12      	ldr	r3, [pc, #72]	; (8001e48 <HAL_TIM_Base_MspInit+0x60>)
 8001dfe:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001e00:	4b11      	ldr	r3, [pc, #68]	; (8001e48 <HAL_TIM_Base_MspInit+0x60>)
 8001e02:	2101      	movs	r1, #1
 8001e04:	430a      	orrs	r2, r1
 8001e06:	639a      	str	r2, [r3, #56]	; 0x38
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001e08:	2200      	movs	r2, #0
 8001e0a:	2100      	movs	r1, #0
 8001e0c:	200f      	movs	r0, #15
 8001e0e:	f000 fa7f 	bl	8002310 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001e12:	200f      	movs	r0, #15
 8001e14:	f000 fa91 	bl	800233a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8001e18:	e012      	b.n	8001e40 <HAL_TIM_Base_MspInit+0x58>
  else if(htim_base->Instance==TIM3)
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	4a0b      	ldr	r2, [pc, #44]	; (8001e4c <HAL_TIM_Base_MspInit+0x64>)
 8001e20:	4293      	cmp	r3, r2
 8001e22:	d10d      	bne.n	8001e40 <HAL_TIM_Base_MspInit+0x58>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001e24:	4b08      	ldr	r3, [pc, #32]	; (8001e48 <HAL_TIM_Base_MspInit+0x60>)
 8001e26:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001e28:	4b07      	ldr	r3, [pc, #28]	; (8001e48 <HAL_TIM_Base_MspInit+0x60>)
 8001e2a:	2102      	movs	r1, #2
 8001e2c:	430a      	orrs	r2, r1
 8001e2e:	639a      	str	r2, [r3, #56]	; 0x38
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8001e30:	2200      	movs	r2, #0
 8001e32:	2100      	movs	r1, #0
 8001e34:	2010      	movs	r0, #16
 8001e36:	f000 fa6b 	bl	8002310 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001e3a:	2010      	movs	r0, #16
 8001e3c:	f000 fa7d 	bl	800233a <HAL_NVIC_EnableIRQ>
}
 8001e40:	46c0      	nop			; (mov r8, r8)
 8001e42:	46bd      	mov	sp, r7
 8001e44:	b002      	add	sp, #8
 8001e46:	bd80      	pop	{r7, pc}
 8001e48:	40021000 	.word	0x40021000
 8001e4c:	40000400 	.word	0x40000400

08001e50 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001e50:	b590      	push	{r4, r7, lr}
 8001e52:	b08b      	sub	sp, #44	; 0x2c
 8001e54:	af00      	add	r7, sp, #0
 8001e56:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e58:	2414      	movs	r4, #20
 8001e5a:	193b      	adds	r3, r7, r4
 8001e5c:	0018      	movs	r0, r3
 8001e5e:	2314      	movs	r3, #20
 8001e60:	001a      	movs	r2, r3
 8001e62:	2100      	movs	r1, #0
 8001e64:	f003 fc75 	bl	8005752 <memset>
  if(huart->Instance==USART2)
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	4a33      	ldr	r2, [pc, #204]	; (8001f3c <HAL_UART_MspInit+0xec>)
 8001e6e:	4293      	cmp	r3, r2
 8001e70:	d12a      	bne.n	8001ec8 <HAL_UART_MspInit+0x78>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001e72:	4b33      	ldr	r3, [pc, #204]	; (8001f40 <HAL_UART_MspInit+0xf0>)
 8001e74:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001e76:	4b32      	ldr	r3, [pc, #200]	; (8001f40 <HAL_UART_MspInit+0xf0>)
 8001e78:	2180      	movs	r1, #128	; 0x80
 8001e7a:	0289      	lsls	r1, r1, #10
 8001e7c:	430a      	orrs	r2, r1
 8001e7e:	639a      	str	r2, [r3, #56]	; 0x38

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e80:	4b2f      	ldr	r3, [pc, #188]	; (8001f40 <HAL_UART_MspInit+0xf0>)
 8001e82:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001e84:	4b2e      	ldr	r3, [pc, #184]	; (8001f40 <HAL_UART_MspInit+0xf0>)
 8001e86:	2101      	movs	r1, #1
 8001e88:	430a      	orrs	r2, r1
 8001e8a:	62da      	str	r2, [r3, #44]	; 0x2c
 8001e8c:	4b2c      	ldr	r3, [pc, #176]	; (8001f40 <HAL_UART_MspInit+0xf0>)
 8001e8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e90:	2201      	movs	r2, #1
 8001e92:	4013      	ands	r3, r2
 8001e94:	613b      	str	r3, [r7, #16]
 8001e96:	693b      	ldr	r3, [r7, #16]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001e98:	0021      	movs	r1, r4
 8001e9a:	187b      	adds	r3, r7, r1
 8001e9c:	220c      	movs	r2, #12
 8001e9e:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ea0:	187b      	adds	r3, r7, r1
 8001ea2:	2202      	movs	r2, #2
 8001ea4:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ea6:	187b      	adds	r3, r7, r1
 8001ea8:	2200      	movs	r2, #0
 8001eaa:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001eac:	187b      	adds	r3, r7, r1
 8001eae:	2203      	movs	r2, #3
 8001eb0:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART2;
 8001eb2:	187b      	adds	r3, r7, r1
 8001eb4:	2204      	movs	r2, #4
 8001eb6:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001eb8:	187a      	adds	r2, r7, r1
 8001eba:	23a0      	movs	r3, #160	; 0xa0
 8001ebc:	05db      	lsls	r3, r3, #23
 8001ebe:	0011      	movs	r1, r2
 8001ec0:	0018      	movs	r0, r3
 8001ec2:	f000 fadf 	bl	8002484 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART5_MspInit 1 */

  /* USER CODE END USART5_MspInit 1 */
  }

}
 8001ec6:	e035      	b.n	8001f34 <HAL_UART_MspInit+0xe4>
  else if(huart->Instance==USART5)
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	4a1d      	ldr	r2, [pc, #116]	; (8001f44 <HAL_UART_MspInit+0xf4>)
 8001ece:	4293      	cmp	r3, r2
 8001ed0:	d130      	bne.n	8001f34 <HAL_UART_MspInit+0xe4>
    __HAL_RCC_USART5_CLK_ENABLE();
 8001ed2:	4b1b      	ldr	r3, [pc, #108]	; (8001f40 <HAL_UART_MspInit+0xf0>)
 8001ed4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001ed6:	4b1a      	ldr	r3, [pc, #104]	; (8001f40 <HAL_UART_MspInit+0xf0>)
 8001ed8:	2180      	movs	r1, #128	; 0x80
 8001eda:	0349      	lsls	r1, r1, #13
 8001edc:	430a      	orrs	r2, r1
 8001ede:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ee0:	4b17      	ldr	r3, [pc, #92]	; (8001f40 <HAL_UART_MspInit+0xf0>)
 8001ee2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001ee4:	4b16      	ldr	r3, [pc, #88]	; (8001f40 <HAL_UART_MspInit+0xf0>)
 8001ee6:	2102      	movs	r1, #2
 8001ee8:	430a      	orrs	r2, r1
 8001eea:	62da      	str	r2, [r3, #44]	; 0x2c
 8001eec:	4b14      	ldr	r3, [pc, #80]	; (8001f40 <HAL_UART_MspInit+0xf0>)
 8001eee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ef0:	2202      	movs	r2, #2
 8001ef2:	4013      	ands	r3, r2
 8001ef4:	60fb      	str	r3, [r7, #12]
 8001ef6:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4;
 8001ef8:	2114      	movs	r1, #20
 8001efa:	187b      	adds	r3, r7, r1
 8001efc:	2218      	movs	r2, #24
 8001efe:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f00:	187b      	adds	r3, r7, r1
 8001f02:	2202      	movs	r2, #2
 8001f04:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f06:	187b      	adds	r3, r7, r1
 8001f08:	2200      	movs	r2, #0
 8001f0a:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f0c:	187b      	adds	r3, r7, r1
 8001f0e:	2203      	movs	r2, #3
 8001f10:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_USART5;
 8001f12:	187b      	adds	r3, r7, r1
 8001f14:	2206      	movs	r2, #6
 8001f16:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f18:	187b      	adds	r3, r7, r1
 8001f1a:	4a0b      	ldr	r2, [pc, #44]	; (8001f48 <HAL_UART_MspInit+0xf8>)
 8001f1c:	0019      	movs	r1, r3
 8001f1e:	0010      	movs	r0, r2
 8001f20:	f000 fab0 	bl	8002484 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART4_5_IRQn, 0, 0);
 8001f24:	2200      	movs	r2, #0
 8001f26:	2100      	movs	r1, #0
 8001f28:	200e      	movs	r0, #14
 8001f2a:	f000 f9f1 	bl	8002310 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART4_5_IRQn);
 8001f2e:	200e      	movs	r0, #14
 8001f30:	f000 fa03 	bl	800233a <HAL_NVIC_EnableIRQ>
}
 8001f34:	46c0      	nop			; (mov r8, r8)
 8001f36:	46bd      	mov	sp, r7
 8001f38:	b00b      	add	sp, #44	; 0x2c
 8001f3a:	bd90      	pop	{r4, r7, pc}
 8001f3c:	40004400 	.word	0x40004400
 8001f40:	40021000 	.word	0x40021000
 8001f44:	40005000 	.word	0x40005000
 8001f48:	50000400 	.word	0x50000400

08001f4c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable Interrupt.
  */
void NMI_Handler(void)
{
 8001f4c:	b580      	push	{r7, lr}
 8001f4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001f50:	e7fe      	b.n	8001f50 <NMI_Handler+0x4>

08001f52 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001f52:	b580      	push	{r7, lr}
 8001f54:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001f56:	e7fe      	b.n	8001f56 <HardFault_Handler+0x4>

08001f58 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001f58:	b580      	push	{r7, lr}
 8001f5a:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8001f5c:	46c0      	nop			; (mov r8, r8)
 8001f5e:	46bd      	mov	sp, r7
 8001f60:	bd80      	pop	{r7, pc}

08001f62 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001f62:	b580      	push	{r7, lr}
 8001f64:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001f66:	46c0      	nop			; (mov r8, r8)
 8001f68:	46bd      	mov	sp, r7
 8001f6a:	bd80      	pop	{r7, pc}

08001f6c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001f6c:	b580      	push	{r7, lr}
 8001f6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001f70:	f000 f8e2 	bl	8002138 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001f74:	46c0      	nop			; (mov r8, r8)
 8001f76:	46bd      	mov	sp, r7
 8001f78:	bd80      	pop	{r7, pc}
	...

08001f7c <USART4_5_IRQHandler>:

/**
  * @brief This function handles USART4 and USART5 interrupt.
  */
void USART4_5_IRQHandler(void)
{
 8001f7c:	b580      	push	{r7, lr}
 8001f7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART4_5_IRQn 0 */

  /* USER CODE END USART4_5_IRQn 0 */
  HAL_UART_IRQHandler(&huart5);
 8001f80:	4b03      	ldr	r3, [pc, #12]	; (8001f90 <USART4_5_IRQHandler+0x14>)
 8001f82:	0018      	movs	r0, r3
 8001f84:	f002 f97a 	bl	800427c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART4_5_IRQn 1 */

  /* USER CODE END USART4_5_IRQn 1 */
}
 8001f88:	46c0      	nop			; (mov r8, r8)
 8001f8a:	46bd      	mov	sp, r7
 8001f8c:	bd80      	pop	{r7, pc}
 8001f8e:	46c0      	nop			; (mov r8, r8)
 8001f90:	20000608 	.word	0x20000608

08001f94 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001f94:	b580      	push	{r7, lr}
 8001f96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001f98:	4b03      	ldr	r3, [pc, #12]	; (8001fa8 <TIM2_IRQHandler+0x14>)
 8001f9a:	0018      	movs	r0, r3
 8001f9c:	f001 fcd8 	bl	8003950 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001fa0:	46c0      	nop			; (mov r8, r8)
 8001fa2:	46bd      	mov	sp, r7
 8001fa4:	bd80      	pop	{r7, pc}
 8001fa6:	46c0      	nop			; (mov r8, r8)
 8001fa8:	2000068c 	.word	0x2000068c

08001fac <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001fac:	b580      	push	{r7, lr}
 8001fae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001fb0:	4b03      	ldr	r3, [pc, #12]	; (8001fc0 <TIM3_IRQHandler+0x14>)
 8001fb2:	0018      	movs	r0, r3
 8001fb4:	f001 fccc 	bl	8003950 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8001fb8:	46c0      	nop			; (mov r8, r8)
 8001fba:	46bd      	mov	sp, r7
 8001fbc:	bd80      	pop	{r7, pc}
 8001fbe:	46c0      	nop			; (mov r8, r8)
 8001fc0:	200005c8 	.word	0x200005c8

08001fc4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001fc4:	b580      	push	{r7, lr}
 8001fc6:	b086      	sub	sp, #24
 8001fc8:	af00      	add	r7, sp, #0
 8001fca:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001fcc:	4a14      	ldr	r2, [pc, #80]	; (8002020 <_sbrk+0x5c>)
 8001fce:	4b15      	ldr	r3, [pc, #84]	; (8002024 <_sbrk+0x60>)
 8001fd0:	1ad3      	subs	r3, r2, r3
 8001fd2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001fd4:	697b      	ldr	r3, [r7, #20]
 8001fd6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001fd8:	4b13      	ldr	r3, [pc, #76]	; (8002028 <_sbrk+0x64>)
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	2b00      	cmp	r3, #0
 8001fde:	d102      	bne.n	8001fe6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001fe0:	4b11      	ldr	r3, [pc, #68]	; (8002028 <_sbrk+0x64>)
 8001fe2:	4a12      	ldr	r2, [pc, #72]	; (800202c <_sbrk+0x68>)
 8001fe4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001fe6:	4b10      	ldr	r3, [pc, #64]	; (8002028 <_sbrk+0x64>)
 8001fe8:	681a      	ldr	r2, [r3, #0]
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	18d3      	adds	r3, r2, r3
 8001fee:	693a      	ldr	r2, [r7, #16]
 8001ff0:	429a      	cmp	r2, r3
 8001ff2:	d207      	bcs.n	8002004 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001ff4:	f003 fb7a 	bl	80056ec <__errno>
 8001ff8:	0003      	movs	r3, r0
 8001ffa:	220c      	movs	r2, #12
 8001ffc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001ffe:	2301      	movs	r3, #1
 8002000:	425b      	negs	r3, r3
 8002002:	e009      	b.n	8002018 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002004:	4b08      	ldr	r3, [pc, #32]	; (8002028 <_sbrk+0x64>)
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800200a:	4b07      	ldr	r3, [pc, #28]	; (8002028 <_sbrk+0x64>)
 800200c:	681a      	ldr	r2, [r3, #0]
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	18d2      	adds	r2, r2, r3
 8002012:	4b05      	ldr	r3, [pc, #20]	; (8002028 <_sbrk+0x64>)
 8002014:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8002016:	68fb      	ldr	r3, [r7, #12]
}
 8002018:	0018      	movs	r0, r3
 800201a:	46bd      	mov	sp, r7
 800201c:	b006      	add	sp, #24
 800201e:	bd80      	pop	{r7, pc}
 8002020:	20005000 	.word	0x20005000
 8002024:	00000400 	.word	0x00000400
 8002028:	2000055c 	.word	0x2000055c
 800202c:	20000768 	.word	0x20000768

08002030 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002030:	b580      	push	{r7, lr}
 8002032:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002034:	46c0      	nop			; (mov r8, r8)
 8002036:	46bd      	mov	sp, r7
 8002038:	bd80      	pop	{r7, pc}
	...

0800203c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 800203c:	480d      	ldr	r0, [pc, #52]	; (8002074 <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 800203e:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002040:	480d      	ldr	r0, [pc, #52]	; (8002078 <LoopForever+0x6>)
  ldr r1, =_edata
 8002042:	490e      	ldr	r1, [pc, #56]	; (800207c <LoopForever+0xa>)
  ldr r2, =_sidata
 8002044:	4a0e      	ldr	r2, [pc, #56]	; (8002080 <LoopForever+0xe>)
  movs r3, #0
 8002046:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002048:	e002      	b.n	8002050 <LoopCopyDataInit>

0800204a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800204a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800204c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800204e:	3304      	adds	r3, #4

08002050 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002050:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002052:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002054:	d3f9      	bcc.n	800204a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002056:	4a0b      	ldr	r2, [pc, #44]	; (8002084 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002058:	4c0b      	ldr	r4, [pc, #44]	; (8002088 <LoopForever+0x16>)
  movs r3, #0
 800205a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800205c:	e001      	b.n	8002062 <LoopFillZerobss>

0800205e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800205e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002060:	3204      	adds	r2, #4

08002062 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002062:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002064:	d3fb      	bcc.n	800205e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8002066:	f7ff ffe3 	bl	8002030 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800206a:	f003 fb45 	bl	80056f8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800206e:	f7fe fb11 	bl	8000694 <main>

08002072 <LoopForever>:

LoopForever:
    b LoopForever
 8002072:	e7fe      	b.n	8002072 <LoopForever>
   ldr   r0, =_estack
 8002074:	20005000 	.word	0x20005000
  ldr r0, =_sdata
 8002078:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800207c:	200002f0 	.word	0x200002f0
  ldr r2, =_sidata
 8002080:	080060f0 	.word	0x080060f0
  ldr r2, =_sbss
 8002084:	200002f0 	.word	0x200002f0
  ldr r4, =_ebss
 8002088:	20000764 	.word	0x20000764

0800208c <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800208c:	e7fe      	b.n	800208c <ADC1_COMP_IRQHandler>
	...

08002090 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002090:	b580      	push	{r7, lr}
 8002092:	b082      	sub	sp, #8
 8002094:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002096:	1dfb      	adds	r3, r7, #7
 8002098:	2200      	movs	r2, #0
 800209a:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 800209c:	4b0b      	ldr	r3, [pc, #44]	; (80020cc <HAL_Init+0x3c>)
 800209e:	681a      	ldr	r2, [r3, #0]
 80020a0:	4b0a      	ldr	r3, [pc, #40]	; (80020cc <HAL_Init+0x3c>)
 80020a2:	2140      	movs	r1, #64	; 0x40
 80020a4:	430a      	orrs	r2, r1
 80020a6:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80020a8:	2003      	movs	r0, #3
 80020aa:	f000 f811 	bl	80020d0 <HAL_InitTick>
 80020ae:	1e03      	subs	r3, r0, #0
 80020b0:	d003      	beq.n	80020ba <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 80020b2:	1dfb      	adds	r3, r7, #7
 80020b4:	2201      	movs	r2, #1
 80020b6:	701a      	strb	r2, [r3, #0]
 80020b8:	e001      	b.n	80020be <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80020ba:	f7ff fe3b 	bl	8001d34 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80020be:	1dfb      	adds	r3, r7, #7
 80020c0:	781b      	ldrb	r3, [r3, #0]
}
 80020c2:	0018      	movs	r0, r3
 80020c4:	46bd      	mov	sp, r7
 80020c6:	b002      	add	sp, #8
 80020c8:	bd80      	pop	{r7, pc}
 80020ca:	46c0      	nop			; (mov r8, r8)
 80020cc:	40022000 	.word	0x40022000

080020d0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80020d0:	b590      	push	{r4, r7, lr}
 80020d2:	b083      	sub	sp, #12
 80020d4:	af00      	add	r7, sp, #0
 80020d6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80020d8:	4b14      	ldr	r3, [pc, #80]	; (800212c <HAL_InitTick+0x5c>)
 80020da:	681c      	ldr	r4, [r3, #0]
 80020dc:	4b14      	ldr	r3, [pc, #80]	; (8002130 <HAL_InitTick+0x60>)
 80020de:	781b      	ldrb	r3, [r3, #0]
 80020e0:	0019      	movs	r1, r3
 80020e2:	23fa      	movs	r3, #250	; 0xfa
 80020e4:	0098      	lsls	r0, r3, #2
 80020e6:	f7fe f821 	bl	800012c <__udivsi3>
 80020ea:	0003      	movs	r3, r0
 80020ec:	0019      	movs	r1, r3
 80020ee:	0020      	movs	r0, r4
 80020f0:	f7fe f81c 	bl	800012c <__udivsi3>
 80020f4:	0003      	movs	r3, r0
 80020f6:	0018      	movs	r0, r3
 80020f8:	f000 f92f 	bl	800235a <HAL_SYSTICK_Config>
 80020fc:	1e03      	subs	r3, r0, #0
 80020fe:	d001      	beq.n	8002104 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8002100:	2301      	movs	r3, #1
 8002102:	e00f      	b.n	8002124 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	2b03      	cmp	r3, #3
 8002108:	d80b      	bhi.n	8002122 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800210a:	6879      	ldr	r1, [r7, #4]
 800210c:	2301      	movs	r3, #1
 800210e:	425b      	negs	r3, r3
 8002110:	2200      	movs	r2, #0
 8002112:	0018      	movs	r0, r3
 8002114:	f000 f8fc 	bl	8002310 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002118:	4b06      	ldr	r3, [pc, #24]	; (8002134 <HAL_InitTick+0x64>)
 800211a:	687a      	ldr	r2, [r7, #4]
 800211c:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800211e:	2300      	movs	r3, #0
 8002120:	e000      	b.n	8002124 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8002122:	2301      	movs	r3, #1
}
 8002124:	0018      	movs	r0, r3
 8002126:	46bd      	mov	sp, r7
 8002128:	b003      	add	sp, #12
 800212a:	bd90      	pop	{r4, r7, pc}
 800212c:	20000280 	.word	0x20000280
 8002130:	20000288 	.word	0x20000288
 8002134:	20000284 	.word	0x20000284

08002138 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002138:	b580      	push	{r7, lr}
 800213a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800213c:	4b05      	ldr	r3, [pc, #20]	; (8002154 <HAL_IncTick+0x1c>)
 800213e:	781b      	ldrb	r3, [r3, #0]
 8002140:	001a      	movs	r2, r3
 8002142:	4b05      	ldr	r3, [pc, #20]	; (8002158 <HAL_IncTick+0x20>)
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	18d2      	adds	r2, r2, r3
 8002148:	4b03      	ldr	r3, [pc, #12]	; (8002158 <HAL_IncTick+0x20>)
 800214a:	601a      	str	r2, [r3, #0]
}
 800214c:	46c0      	nop			; (mov r8, r8)
 800214e:	46bd      	mov	sp, r7
 8002150:	bd80      	pop	{r7, pc}
 8002152:	46c0      	nop			; (mov r8, r8)
 8002154:	20000288 	.word	0x20000288
 8002158:	20000750 	.word	0x20000750

0800215c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800215c:	b580      	push	{r7, lr}
 800215e:	af00      	add	r7, sp, #0
  return uwTick;
 8002160:	4b02      	ldr	r3, [pc, #8]	; (800216c <HAL_GetTick+0x10>)
 8002162:	681b      	ldr	r3, [r3, #0]
}
 8002164:	0018      	movs	r0, r3
 8002166:	46bd      	mov	sp, r7
 8002168:	bd80      	pop	{r7, pc}
 800216a:	46c0      	nop			; (mov r8, r8)
 800216c:	20000750 	.word	0x20000750

08002170 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002170:	b580      	push	{r7, lr}
 8002172:	b084      	sub	sp, #16
 8002174:	af00      	add	r7, sp, #0
 8002176:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002178:	f7ff fff0 	bl	800215c <HAL_GetTick>
 800217c:	0003      	movs	r3, r0
 800217e:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002184:	68fb      	ldr	r3, [r7, #12]
 8002186:	3301      	adds	r3, #1
 8002188:	d005      	beq.n	8002196 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800218a:	4b0a      	ldr	r3, [pc, #40]	; (80021b4 <HAL_Delay+0x44>)
 800218c:	781b      	ldrb	r3, [r3, #0]
 800218e:	001a      	movs	r2, r3
 8002190:	68fb      	ldr	r3, [r7, #12]
 8002192:	189b      	adds	r3, r3, r2
 8002194:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002196:	46c0      	nop			; (mov r8, r8)
 8002198:	f7ff ffe0 	bl	800215c <HAL_GetTick>
 800219c:	0002      	movs	r2, r0
 800219e:	68bb      	ldr	r3, [r7, #8]
 80021a0:	1ad3      	subs	r3, r2, r3
 80021a2:	68fa      	ldr	r2, [r7, #12]
 80021a4:	429a      	cmp	r2, r3
 80021a6:	d8f7      	bhi.n	8002198 <HAL_Delay+0x28>
  {
  }
}
 80021a8:	46c0      	nop			; (mov r8, r8)
 80021aa:	46c0      	nop			; (mov r8, r8)
 80021ac:	46bd      	mov	sp, r7
 80021ae:	b004      	add	sp, #16
 80021b0:	bd80      	pop	{r7, pc}
 80021b2:	46c0      	nop			; (mov r8, r8)
 80021b4:	20000288 	.word	0x20000288

080021b8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80021b8:	b580      	push	{r7, lr}
 80021ba:	b082      	sub	sp, #8
 80021bc:	af00      	add	r7, sp, #0
 80021be:	0002      	movs	r2, r0
 80021c0:	1dfb      	adds	r3, r7, #7
 80021c2:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80021c4:	1dfb      	adds	r3, r7, #7
 80021c6:	781b      	ldrb	r3, [r3, #0]
 80021c8:	2b7f      	cmp	r3, #127	; 0x7f
 80021ca:	d809      	bhi.n	80021e0 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80021cc:	1dfb      	adds	r3, r7, #7
 80021ce:	781b      	ldrb	r3, [r3, #0]
 80021d0:	001a      	movs	r2, r3
 80021d2:	231f      	movs	r3, #31
 80021d4:	401a      	ands	r2, r3
 80021d6:	4b04      	ldr	r3, [pc, #16]	; (80021e8 <__NVIC_EnableIRQ+0x30>)
 80021d8:	2101      	movs	r1, #1
 80021da:	4091      	lsls	r1, r2
 80021dc:	000a      	movs	r2, r1
 80021de:	601a      	str	r2, [r3, #0]
  }
}
 80021e0:	46c0      	nop			; (mov r8, r8)
 80021e2:	46bd      	mov	sp, r7
 80021e4:	b002      	add	sp, #8
 80021e6:	bd80      	pop	{r7, pc}
 80021e8:	e000e100 	.word	0xe000e100

080021ec <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80021ec:	b590      	push	{r4, r7, lr}
 80021ee:	b083      	sub	sp, #12
 80021f0:	af00      	add	r7, sp, #0
 80021f2:	0002      	movs	r2, r0
 80021f4:	6039      	str	r1, [r7, #0]
 80021f6:	1dfb      	adds	r3, r7, #7
 80021f8:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80021fa:	1dfb      	adds	r3, r7, #7
 80021fc:	781b      	ldrb	r3, [r3, #0]
 80021fe:	2b7f      	cmp	r3, #127	; 0x7f
 8002200:	d828      	bhi.n	8002254 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002202:	4a2f      	ldr	r2, [pc, #188]	; (80022c0 <__NVIC_SetPriority+0xd4>)
 8002204:	1dfb      	adds	r3, r7, #7
 8002206:	781b      	ldrb	r3, [r3, #0]
 8002208:	b25b      	sxtb	r3, r3
 800220a:	089b      	lsrs	r3, r3, #2
 800220c:	33c0      	adds	r3, #192	; 0xc0
 800220e:	009b      	lsls	r3, r3, #2
 8002210:	589b      	ldr	r3, [r3, r2]
 8002212:	1dfa      	adds	r2, r7, #7
 8002214:	7812      	ldrb	r2, [r2, #0]
 8002216:	0011      	movs	r1, r2
 8002218:	2203      	movs	r2, #3
 800221a:	400a      	ands	r2, r1
 800221c:	00d2      	lsls	r2, r2, #3
 800221e:	21ff      	movs	r1, #255	; 0xff
 8002220:	4091      	lsls	r1, r2
 8002222:	000a      	movs	r2, r1
 8002224:	43d2      	mvns	r2, r2
 8002226:	401a      	ands	r2, r3
 8002228:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800222a:	683b      	ldr	r3, [r7, #0]
 800222c:	019b      	lsls	r3, r3, #6
 800222e:	22ff      	movs	r2, #255	; 0xff
 8002230:	401a      	ands	r2, r3
 8002232:	1dfb      	adds	r3, r7, #7
 8002234:	781b      	ldrb	r3, [r3, #0]
 8002236:	0018      	movs	r0, r3
 8002238:	2303      	movs	r3, #3
 800223a:	4003      	ands	r3, r0
 800223c:	00db      	lsls	r3, r3, #3
 800223e:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002240:	481f      	ldr	r0, [pc, #124]	; (80022c0 <__NVIC_SetPriority+0xd4>)
 8002242:	1dfb      	adds	r3, r7, #7
 8002244:	781b      	ldrb	r3, [r3, #0]
 8002246:	b25b      	sxtb	r3, r3
 8002248:	089b      	lsrs	r3, r3, #2
 800224a:	430a      	orrs	r2, r1
 800224c:	33c0      	adds	r3, #192	; 0xc0
 800224e:	009b      	lsls	r3, r3, #2
 8002250:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8002252:	e031      	b.n	80022b8 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002254:	4a1b      	ldr	r2, [pc, #108]	; (80022c4 <__NVIC_SetPriority+0xd8>)
 8002256:	1dfb      	adds	r3, r7, #7
 8002258:	781b      	ldrb	r3, [r3, #0]
 800225a:	0019      	movs	r1, r3
 800225c:	230f      	movs	r3, #15
 800225e:	400b      	ands	r3, r1
 8002260:	3b08      	subs	r3, #8
 8002262:	089b      	lsrs	r3, r3, #2
 8002264:	3306      	adds	r3, #6
 8002266:	009b      	lsls	r3, r3, #2
 8002268:	18d3      	adds	r3, r2, r3
 800226a:	3304      	adds	r3, #4
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	1dfa      	adds	r2, r7, #7
 8002270:	7812      	ldrb	r2, [r2, #0]
 8002272:	0011      	movs	r1, r2
 8002274:	2203      	movs	r2, #3
 8002276:	400a      	ands	r2, r1
 8002278:	00d2      	lsls	r2, r2, #3
 800227a:	21ff      	movs	r1, #255	; 0xff
 800227c:	4091      	lsls	r1, r2
 800227e:	000a      	movs	r2, r1
 8002280:	43d2      	mvns	r2, r2
 8002282:	401a      	ands	r2, r3
 8002284:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002286:	683b      	ldr	r3, [r7, #0]
 8002288:	019b      	lsls	r3, r3, #6
 800228a:	22ff      	movs	r2, #255	; 0xff
 800228c:	401a      	ands	r2, r3
 800228e:	1dfb      	adds	r3, r7, #7
 8002290:	781b      	ldrb	r3, [r3, #0]
 8002292:	0018      	movs	r0, r3
 8002294:	2303      	movs	r3, #3
 8002296:	4003      	ands	r3, r0
 8002298:	00db      	lsls	r3, r3, #3
 800229a:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800229c:	4809      	ldr	r0, [pc, #36]	; (80022c4 <__NVIC_SetPriority+0xd8>)
 800229e:	1dfb      	adds	r3, r7, #7
 80022a0:	781b      	ldrb	r3, [r3, #0]
 80022a2:	001c      	movs	r4, r3
 80022a4:	230f      	movs	r3, #15
 80022a6:	4023      	ands	r3, r4
 80022a8:	3b08      	subs	r3, #8
 80022aa:	089b      	lsrs	r3, r3, #2
 80022ac:	430a      	orrs	r2, r1
 80022ae:	3306      	adds	r3, #6
 80022b0:	009b      	lsls	r3, r3, #2
 80022b2:	18c3      	adds	r3, r0, r3
 80022b4:	3304      	adds	r3, #4
 80022b6:	601a      	str	r2, [r3, #0]
}
 80022b8:	46c0      	nop			; (mov r8, r8)
 80022ba:	46bd      	mov	sp, r7
 80022bc:	b003      	add	sp, #12
 80022be:	bd90      	pop	{r4, r7, pc}
 80022c0:	e000e100 	.word	0xe000e100
 80022c4:	e000ed00 	.word	0xe000ed00

080022c8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80022c8:	b580      	push	{r7, lr}
 80022ca:	b082      	sub	sp, #8
 80022cc:	af00      	add	r7, sp, #0
 80022ce:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	1e5a      	subs	r2, r3, #1
 80022d4:	2380      	movs	r3, #128	; 0x80
 80022d6:	045b      	lsls	r3, r3, #17
 80022d8:	429a      	cmp	r2, r3
 80022da:	d301      	bcc.n	80022e0 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 80022dc:	2301      	movs	r3, #1
 80022de:	e010      	b.n	8002302 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80022e0:	4b0a      	ldr	r3, [pc, #40]	; (800230c <SysTick_Config+0x44>)
 80022e2:	687a      	ldr	r2, [r7, #4]
 80022e4:	3a01      	subs	r2, #1
 80022e6:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80022e8:	2301      	movs	r3, #1
 80022ea:	425b      	negs	r3, r3
 80022ec:	2103      	movs	r1, #3
 80022ee:	0018      	movs	r0, r3
 80022f0:	f7ff ff7c 	bl	80021ec <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80022f4:	4b05      	ldr	r3, [pc, #20]	; (800230c <SysTick_Config+0x44>)
 80022f6:	2200      	movs	r2, #0
 80022f8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80022fa:	4b04      	ldr	r3, [pc, #16]	; (800230c <SysTick_Config+0x44>)
 80022fc:	2207      	movs	r2, #7
 80022fe:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002300:	2300      	movs	r3, #0
}
 8002302:	0018      	movs	r0, r3
 8002304:	46bd      	mov	sp, r7
 8002306:	b002      	add	sp, #8
 8002308:	bd80      	pop	{r7, pc}
 800230a:	46c0      	nop			; (mov r8, r8)
 800230c:	e000e010 	.word	0xe000e010

08002310 <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002310:	b580      	push	{r7, lr}
 8002312:	b084      	sub	sp, #16
 8002314:	af00      	add	r7, sp, #0
 8002316:	60b9      	str	r1, [r7, #8]
 8002318:	607a      	str	r2, [r7, #4]
 800231a:	210f      	movs	r1, #15
 800231c:	187b      	adds	r3, r7, r1
 800231e:	1c02      	adds	r2, r0, #0
 8002320:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8002322:	68ba      	ldr	r2, [r7, #8]
 8002324:	187b      	adds	r3, r7, r1
 8002326:	781b      	ldrb	r3, [r3, #0]
 8002328:	b25b      	sxtb	r3, r3
 800232a:	0011      	movs	r1, r2
 800232c:	0018      	movs	r0, r3
 800232e:	f7ff ff5d 	bl	80021ec <__NVIC_SetPriority>
}
 8002332:	46c0      	nop			; (mov r8, r8)
 8002334:	46bd      	mov	sp, r7
 8002336:	b004      	add	sp, #16
 8002338:	bd80      	pop	{r7, pc}

0800233a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of  IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to stm32l0xx.h file)  
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800233a:	b580      	push	{r7, lr}
 800233c:	b082      	sub	sp, #8
 800233e:	af00      	add	r7, sp, #0
 8002340:	0002      	movs	r2, r0
 8002342:	1dfb      	adds	r3, r7, #7
 8002344:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002346:	1dfb      	adds	r3, r7, #7
 8002348:	781b      	ldrb	r3, [r3, #0]
 800234a:	b25b      	sxtb	r3, r3
 800234c:	0018      	movs	r0, r3
 800234e:	f7ff ff33 	bl	80021b8 <__NVIC_EnableIRQ>
}
 8002352:	46c0      	nop			; (mov r8, r8)
 8002354:	46bd      	mov	sp, r7
 8002356:	b002      	add	sp, #8
 8002358:	bd80      	pop	{r7, pc}

0800235a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800235a:	b580      	push	{r7, lr}
 800235c:	b082      	sub	sp, #8
 800235e:	af00      	add	r7, sp, #0
 8002360:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	0018      	movs	r0, r3
 8002366:	f7ff ffaf 	bl	80022c8 <SysTick_Config>
 800236a:	0003      	movs	r3, r0
}
 800236c:	0018      	movs	r0, r3
 800236e:	46bd      	mov	sp, r7
 8002370:	b002      	add	sp, #8
 8002372:	bd80      	pop	{r7, pc}

08002374 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002374:	b580      	push	{r7, lr}
 8002376:	b084      	sub	sp, #16
 8002378:	af00      	add	r7, sp, #0
 800237a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800237c:	230f      	movs	r3, #15
 800237e:	18fb      	adds	r3, r7, r3
 8002380:	2200      	movs	r2, #0
 8002382:	701a      	strb	r2, [r3, #0]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	2225      	movs	r2, #37	; 0x25
 8002388:	5c9b      	ldrb	r3, [r3, r2]
 800238a:	b2db      	uxtb	r3, r3
 800238c:	2b02      	cmp	r3, #2
 800238e:	d008      	beq.n	80023a2 <HAL_DMA_Abort+0x2e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	2204      	movs	r2, #4
 8002394:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	2224      	movs	r2, #36	; 0x24
 800239a:	2100      	movs	r1, #0
 800239c:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 800239e:	2301      	movs	r3, #1
 80023a0:	e024      	b.n	80023ec <HAL_DMA_Abort+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	681a      	ldr	r2, [r3, #0]
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	210e      	movs	r1, #14
 80023ae:	438a      	bics	r2, r1
 80023b0:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	681a      	ldr	r2, [r3, #0]
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	2101      	movs	r1, #1
 80023be:	438a      	bics	r2, r1
 80023c0:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80023c6:	221c      	movs	r2, #28
 80023c8:	401a      	ands	r2, r3
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023ce:	2101      	movs	r1, #1
 80023d0:	4091      	lsls	r1, r2
 80023d2:	000a      	movs	r2, r1
 80023d4:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	2225      	movs	r2, #37	; 0x25
 80023da:	2101      	movs	r1, #1
 80023dc:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	2224      	movs	r2, #36	; 0x24
 80023e2:	2100      	movs	r1, #0
 80023e4:	5499      	strb	r1, [r3, r2]

    return status;
 80023e6:	230f      	movs	r3, #15
 80023e8:	18fb      	adds	r3, r7, r3
 80023ea:	781b      	ldrb	r3, [r3, #0]
  }
}
 80023ec:	0018      	movs	r0, r3
 80023ee:	46bd      	mov	sp, r7
 80023f0:	b004      	add	sp, #16
 80023f2:	bd80      	pop	{r7, pc}

080023f4 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80023f4:	b580      	push	{r7, lr}
 80023f6:	b084      	sub	sp, #16
 80023f8:	af00      	add	r7, sp, #0
 80023fa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80023fc:	210f      	movs	r1, #15
 80023fe:	187b      	adds	r3, r7, r1
 8002400:	2200      	movs	r2, #0
 8002402:	701a      	strb	r2, [r3, #0]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	2225      	movs	r2, #37	; 0x25
 8002408:	5c9b      	ldrb	r3, [r3, r2]
 800240a:	b2db      	uxtb	r3, r3
 800240c:	2b02      	cmp	r3, #2
 800240e:	d006      	beq.n	800241e <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	2204      	movs	r2, #4
 8002414:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8002416:	187b      	adds	r3, r7, r1
 8002418:	2201      	movs	r2, #1
 800241a:	701a      	strb	r2, [r3, #0]
 800241c:	e02a      	b.n	8002474 <HAL_DMA_Abort_IT+0x80>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	681a      	ldr	r2, [r3, #0]
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	210e      	movs	r1, #14
 800242a:	438a      	bics	r2, r1
 800242c:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	681a      	ldr	r2, [r3, #0]
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	2101      	movs	r1, #1
 800243a:	438a      	bics	r2, r1
 800243c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002442:	221c      	movs	r2, #28
 8002444:	401a      	ands	r2, r3
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800244a:	2101      	movs	r1, #1
 800244c:	4091      	lsls	r1, r2
 800244e:	000a      	movs	r2, r1
 8002450:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	2225      	movs	r2, #37	; 0x25
 8002456:	2101      	movs	r1, #1
 8002458:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	2224      	movs	r2, #36	; 0x24
 800245e:	2100      	movs	r1, #0
 8002460:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002466:	2b00      	cmp	r3, #0
 8002468:	d004      	beq.n	8002474 <HAL_DMA_Abort_IT+0x80>
    {
      hdma->XferAbortCallback(hdma);
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800246e:	687a      	ldr	r2, [r7, #4]
 8002470:	0010      	movs	r0, r2
 8002472:	4798      	blx	r3
    }
  }
  return status;
 8002474:	230f      	movs	r3, #15
 8002476:	18fb      	adds	r3, r7, r3
 8002478:	781b      	ldrb	r3, [r3, #0]
}
 800247a:	0018      	movs	r0, r3
 800247c:	46bd      	mov	sp, r7
 800247e:	b004      	add	sp, #16
 8002480:	bd80      	pop	{r7, pc}
	...

08002484 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002484:	b580      	push	{r7, lr}
 8002486:	b086      	sub	sp, #24
 8002488:	af00      	add	r7, sp, #0
 800248a:	6078      	str	r0, [r7, #4]
 800248c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800248e:	2300      	movs	r3, #0
 8002490:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002492:	2300      	movs	r3, #0
 8002494:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 8002496:	2300      	movs	r3, #0
 8002498:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 800249a:	e155      	b.n	8002748 <HAL_GPIO_Init+0x2c4>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 800249c:	683b      	ldr	r3, [r7, #0]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	2101      	movs	r1, #1
 80024a2:	697a      	ldr	r2, [r7, #20]
 80024a4:	4091      	lsls	r1, r2
 80024a6:	000a      	movs	r2, r1
 80024a8:	4013      	ands	r3, r2
 80024aa:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 80024ac:	68fb      	ldr	r3, [r7, #12]
 80024ae:	2b00      	cmp	r3, #0
 80024b0:	d100      	bne.n	80024b4 <HAL_GPIO_Init+0x30>
 80024b2:	e146      	b.n	8002742 <HAL_GPIO_Init+0x2be>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80024b4:	683b      	ldr	r3, [r7, #0]
 80024b6:	685b      	ldr	r3, [r3, #4]
 80024b8:	2203      	movs	r2, #3
 80024ba:	4013      	ands	r3, r2
 80024bc:	2b01      	cmp	r3, #1
 80024be:	d005      	beq.n	80024cc <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80024c0:	683b      	ldr	r3, [r7, #0]
 80024c2:	685b      	ldr	r3, [r3, #4]
 80024c4:	2203      	movs	r2, #3
 80024c6:	4013      	ands	r3, r2
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80024c8:	2b02      	cmp	r3, #2
 80024ca:	d130      	bne.n	800252e <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	689b      	ldr	r3, [r3, #8]
 80024d0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 80024d2:	697b      	ldr	r3, [r7, #20]
 80024d4:	005b      	lsls	r3, r3, #1
 80024d6:	2203      	movs	r2, #3
 80024d8:	409a      	lsls	r2, r3
 80024da:	0013      	movs	r3, r2
 80024dc:	43da      	mvns	r2, r3
 80024de:	693b      	ldr	r3, [r7, #16]
 80024e0:	4013      	ands	r3, r2
 80024e2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80024e4:	683b      	ldr	r3, [r7, #0]
 80024e6:	68da      	ldr	r2, [r3, #12]
 80024e8:	697b      	ldr	r3, [r7, #20]
 80024ea:	005b      	lsls	r3, r3, #1
 80024ec:	409a      	lsls	r2, r3
 80024ee:	0013      	movs	r3, r2
 80024f0:	693a      	ldr	r2, [r7, #16]
 80024f2:	4313      	orrs	r3, r2
 80024f4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	693a      	ldr	r2, [r7, #16]
 80024fa:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	685b      	ldr	r3, [r3, #4]
 8002500:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002502:	2201      	movs	r2, #1
 8002504:	697b      	ldr	r3, [r7, #20]
 8002506:	409a      	lsls	r2, r3
 8002508:	0013      	movs	r3, r2
 800250a:	43da      	mvns	r2, r3
 800250c:	693b      	ldr	r3, [r7, #16]
 800250e:	4013      	ands	r3, r2
 8002510:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002512:	683b      	ldr	r3, [r7, #0]
 8002514:	685b      	ldr	r3, [r3, #4]
 8002516:	091b      	lsrs	r3, r3, #4
 8002518:	2201      	movs	r2, #1
 800251a:	401a      	ands	r2, r3
 800251c:	697b      	ldr	r3, [r7, #20]
 800251e:	409a      	lsls	r2, r3
 8002520:	0013      	movs	r3, r2
 8002522:	693a      	ldr	r2, [r7, #16]
 8002524:	4313      	orrs	r3, r2
 8002526:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	693a      	ldr	r2, [r7, #16]
 800252c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800252e:	683b      	ldr	r3, [r7, #0]
 8002530:	685b      	ldr	r3, [r3, #4]
 8002532:	2203      	movs	r2, #3
 8002534:	4013      	ands	r3, r2
 8002536:	2b03      	cmp	r3, #3
 8002538:	d017      	beq.n	800256a <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	68db      	ldr	r3, [r3, #12]
 800253e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002540:	697b      	ldr	r3, [r7, #20]
 8002542:	005b      	lsls	r3, r3, #1
 8002544:	2203      	movs	r2, #3
 8002546:	409a      	lsls	r2, r3
 8002548:	0013      	movs	r3, r2
 800254a:	43da      	mvns	r2, r3
 800254c:	693b      	ldr	r3, [r7, #16]
 800254e:	4013      	ands	r3, r2
 8002550:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002552:	683b      	ldr	r3, [r7, #0]
 8002554:	689a      	ldr	r2, [r3, #8]
 8002556:	697b      	ldr	r3, [r7, #20]
 8002558:	005b      	lsls	r3, r3, #1
 800255a:	409a      	lsls	r2, r3
 800255c:	0013      	movs	r3, r2
 800255e:	693a      	ldr	r2, [r7, #16]
 8002560:	4313      	orrs	r3, r2
 8002562:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	693a      	ldr	r2, [r7, #16]
 8002568:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800256a:	683b      	ldr	r3, [r7, #0]
 800256c:	685b      	ldr	r3, [r3, #4]
 800256e:	2203      	movs	r2, #3
 8002570:	4013      	ands	r3, r2
 8002572:	2b02      	cmp	r3, #2
 8002574:	d123      	bne.n	80025be <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002576:	697b      	ldr	r3, [r7, #20]
 8002578:	08da      	lsrs	r2, r3, #3
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	3208      	adds	r2, #8
 800257e:	0092      	lsls	r2, r2, #2
 8002580:	58d3      	ldr	r3, [r2, r3]
 8002582:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 8002584:	697b      	ldr	r3, [r7, #20]
 8002586:	2207      	movs	r2, #7
 8002588:	4013      	ands	r3, r2
 800258a:	009b      	lsls	r3, r3, #2
 800258c:	220f      	movs	r2, #15
 800258e:	409a      	lsls	r2, r3
 8002590:	0013      	movs	r3, r2
 8002592:	43da      	mvns	r2, r3
 8002594:	693b      	ldr	r3, [r7, #16]
 8002596:	4013      	ands	r3, r2
 8002598:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 800259a:	683b      	ldr	r3, [r7, #0]
 800259c:	691a      	ldr	r2, [r3, #16]
 800259e:	697b      	ldr	r3, [r7, #20]
 80025a0:	2107      	movs	r1, #7
 80025a2:	400b      	ands	r3, r1
 80025a4:	009b      	lsls	r3, r3, #2
 80025a6:	409a      	lsls	r2, r3
 80025a8:	0013      	movs	r3, r2
 80025aa:	693a      	ldr	r2, [r7, #16]
 80025ac:	4313      	orrs	r3, r2
 80025ae:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 80025b0:	697b      	ldr	r3, [r7, #20]
 80025b2:	08da      	lsrs	r2, r3, #3
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	3208      	adds	r2, #8
 80025b8:	0092      	lsls	r2, r2, #2
 80025ba:	6939      	ldr	r1, [r7, #16]
 80025bc:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80025c4:	697b      	ldr	r3, [r7, #20]
 80025c6:	005b      	lsls	r3, r3, #1
 80025c8:	2203      	movs	r2, #3
 80025ca:	409a      	lsls	r2, r3
 80025cc:	0013      	movs	r3, r2
 80025ce:	43da      	mvns	r2, r3
 80025d0:	693b      	ldr	r3, [r7, #16]
 80025d2:	4013      	ands	r3, r2
 80025d4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80025d6:	683b      	ldr	r3, [r7, #0]
 80025d8:	685b      	ldr	r3, [r3, #4]
 80025da:	2203      	movs	r2, #3
 80025dc:	401a      	ands	r2, r3
 80025de:	697b      	ldr	r3, [r7, #20]
 80025e0:	005b      	lsls	r3, r3, #1
 80025e2:	409a      	lsls	r2, r3
 80025e4:	0013      	movs	r3, r2
 80025e6:	693a      	ldr	r2, [r7, #16]
 80025e8:	4313      	orrs	r3, r2
 80025ea:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	693a      	ldr	r2, [r7, #16]
 80025f0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80025f2:	683b      	ldr	r3, [r7, #0]
 80025f4:	685a      	ldr	r2, [r3, #4]
 80025f6:	23c0      	movs	r3, #192	; 0xc0
 80025f8:	029b      	lsls	r3, r3, #10
 80025fa:	4013      	ands	r3, r2
 80025fc:	d100      	bne.n	8002600 <HAL_GPIO_Init+0x17c>
 80025fe:	e0a0      	b.n	8002742 <HAL_GPIO_Init+0x2be>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002600:	4b57      	ldr	r3, [pc, #348]	; (8002760 <HAL_GPIO_Init+0x2dc>)
 8002602:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002604:	4b56      	ldr	r3, [pc, #344]	; (8002760 <HAL_GPIO_Init+0x2dc>)
 8002606:	2101      	movs	r1, #1
 8002608:	430a      	orrs	r2, r1
 800260a:	635a      	str	r2, [r3, #52]	; 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 800260c:	4a55      	ldr	r2, [pc, #340]	; (8002764 <HAL_GPIO_Init+0x2e0>)
 800260e:	697b      	ldr	r3, [r7, #20]
 8002610:	089b      	lsrs	r3, r3, #2
 8002612:	3302      	adds	r3, #2
 8002614:	009b      	lsls	r3, r3, #2
 8002616:	589b      	ldr	r3, [r3, r2]
 8002618:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 800261a:	697b      	ldr	r3, [r7, #20]
 800261c:	2203      	movs	r2, #3
 800261e:	4013      	ands	r3, r2
 8002620:	009b      	lsls	r3, r3, #2
 8002622:	220f      	movs	r2, #15
 8002624:	409a      	lsls	r2, r3
 8002626:	0013      	movs	r3, r2
 8002628:	43da      	mvns	r2, r3
 800262a:	693b      	ldr	r3, [r7, #16]
 800262c:	4013      	ands	r3, r2
 800262e:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8002630:	687a      	ldr	r2, [r7, #4]
 8002632:	23a0      	movs	r3, #160	; 0xa0
 8002634:	05db      	lsls	r3, r3, #23
 8002636:	429a      	cmp	r2, r3
 8002638:	d01f      	beq.n	800267a <HAL_GPIO_Init+0x1f6>
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	4a4a      	ldr	r2, [pc, #296]	; (8002768 <HAL_GPIO_Init+0x2e4>)
 800263e:	4293      	cmp	r3, r2
 8002640:	d019      	beq.n	8002676 <HAL_GPIO_Init+0x1f2>
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	4a49      	ldr	r2, [pc, #292]	; (800276c <HAL_GPIO_Init+0x2e8>)
 8002646:	4293      	cmp	r3, r2
 8002648:	d013      	beq.n	8002672 <HAL_GPIO_Init+0x1ee>
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	4a48      	ldr	r2, [pc, #288]	; (8002770 <HAL_GPIO_Init+0x2ec>)
 800264e:	4293      	cmp	r3, r2
 8002650:	d00d      	beq.n	800266e <HAL_GPIO_Init+0x1ea>
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	4a47      	ldr	r2, [pc, #284]	; (8002774 <HAL_GPIO_Init+0x2f0>)
 8002656:	4293      	cmp	r3, r2
 8002658:	d007      	beq.n	800266a <HAL_GPIO_Init+0x1e6>
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	4a46      	ldr	r2, [pc, #280]	; (8002778 <HAL_GPIO_Init+0x2f4>)
 800265e:	4293      	cmp	r3, r2
 8002660:	d101      	bne.n	8002666 <HAL_GPIO_Init+0x1e2>
 8002662:	2305      	movs	r3, #5
 8002664:	e00a      	b.n	800267c <HAL_GPIO_Init+0x1f8>
 8002666:	2306      	movs	r3, #6
 8002668:	e008      	b.n	800267c <HAL_GPIO_Init+0x1f8>
 800266a:	2304      	movs	r3, #4
 800266c:	e006      	b.n	800267c <HAL_GPIO_Init+0x1f8>
 800266e:	2303      	movs	r3, #3
 8002670:	e004      	b.n	800267c <HAL_GPIO_Init+0x1f8>
 8002672:	2302      	movs	r3, #2
 8002674:	e002      	b.n	800267c <HAL_GPIO_Init+0x1f8>
 8002676:	2301      	movs	r3, #1
 8002678:	e000      	b.n	800267c <HAL_GPIO_Init+0x1f8>
 800267a:	2300      	movs	r3, #0
 800267c:	697a      	ldr	r2, [r7, #20]
 800267e:	2103      	movs	r1, #3
 8002680:	400a      	ands	r2, r1
 8002682:	0092      	lsls	r2, r2, #2
 8002684:	4093      	lsls	r3, r2
 8002686:	693a      	ldr	r2, [r7, #16]
 8002688:	4313      	orrs	r3, r2
 800268a:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800268c:	4935      	ldr	r1, [pc, #212]	; (8002764 <HAL_GPIO_Init+0x2e0>)
 800268e:	697b      	ldr	r3, [r7, #20]
 8002690:	089b      	lsrs	r3, r3, #2
 8002692:	3302      	adds	r3, #2
 8002694:	009b      	lsls	r3, r3, #2
 8002696:	693a      	ldr	r2, [r7, #16]
 8002698:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800269a:	4b38      	ldr	r3, [pc, #224]	; (800277c <HAL_GPIO_Init+0x2f8>)
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80026a0:	68fb      	ldr	r3, [r7, #12]
 80026a2:	43da      	mvns	r2, r3
 80026a4:	693b      	ldr	r3, [r7, #16]
 80026a6:	4013      	ands	r3, r2
 80026a8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80026aa:	683b      	ldr	r3, [r7, #0]
 80026ac:	685a      	ldr	r2, [r3, #4]
 80026ae:	2380      	movs	r3, #128	; 0x80
 80026b0:	025b      	lsls	r3, r3, #9
 80026b2:	4013      	ands	r3, r2
 80026b4:	d003      	beq.n	80026be <HAL_GPIO_Init+0x23a>
        {
          temp |= iocurrent;
 80026b6:	693a      	ldr	r2, [r7, #16]
 80026b8:	68fb      	ldr	r3, [r7, #12]
 80026ba:	4313      	orrs	r3, r2
 80026bc:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80026be:	4b2f      	ldr	r3, [pc, #188]	; (800277c <HAL_GPIO_Init+0x2f8>)
 80026c0:	693a      	ldr	r2, [r7, #16]
 80026c2:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 80026c4:	4b2d      	ldr	r3, [pc, #180]	; (800277c <HAL_GPIO_Init+0x2f8>)
 80026c6:	685b      	ldr	r3, [r3, #4]
 80026c8:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80026ca:	68fb      	ldr	r3, [r7, #12]
 80026cc:	43da      	mvns	r2, r3
 80026ce:	693b      	ldr	r3, [r7, #16]
 80026d0:	4013      	ands	r3, r2
 80026d2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80026d4:	683b      	ldr	r3, [r7, #0]
 80026d6:	685a      	ldr	r2, [r3, #4]
 80026d8:	2380      	movs	r3, #128	; 0x80
 80026da:	029b      	lsls	r3, r3, #10
 80026dc:	4013      	ands	r3, r2
 80026de:	d003      	beq.n	80026e8 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 80026e0:	693a      	ldr	r2, [r7, #16]
 80026e2:	68fb      	ldr	r3, [r7, #12]
 80026e4:	4313      	orrs	r3, r2
 80026e6:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80026e8:	4b24      	ldr	r3, [pc, #144]	; (800277c <HAL_GPIO_Init+0x2f8>)
 80026ea:	693a      	ldr	r2, [r7, #16]
 80026ec:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80026ee:	4b23      	ldr	r3, [pc, #140]	; (800277c <HAL_GPIO_Init+0x2f8>)
 80026f0:	689b      	ldr	r3, [r3, #8]
 80026f2:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80026f4:	68fb      	ldr	r3, [r7, #12]
 80026f6:	43da      	mvns	r2, r3
 80026f8:	693b      	ldr	r3, [r7, #16]
 80026fa:	4013      	ands	r3, r2
 80026fc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80026fe:	683b      	ldr	r3, [r7, #0]
 8002700:	685a      	ldr	r2, [r3, #4]
 8002702:	2380      	movs	r3, #128	; 0x80
 8002704:	035b      	lsls	r3, r3, #13
 8002706:	4013      	ands	r3, r2
 8002708:	d003      	beq.n	8002712 <HAL_GPIO_Init+0x28e>
        {
          temp |= iocurrent;
 800270a:	693a      	ldr	r2, [r7, #16]
 800270c:	68fb      	ldr	r3, [r7, #12]
 800270e:	4313      	orrs	r3, r2
 8002710:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8002712:	4b1a      	ldr	r3, [pc, #104]	; (800277c <HAL_GPIO_Init+0x2f8>)
 8002714:	693a      	ldr	r2, [r7, #16]
 8002716:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8002718:	4b18      	ldr	r3, [pc, #96]	; (800277c <HAL_GPIO_Init+0x2f8>)
 800271a:	68db      	ldr	r3, [r3, #12]
 800271c:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 800271e:	68fb      	ldr	r3, [r7, #12]
 8002720:	43da      	mvns	r2, r3
 8002722:	693b      	ldr	r3, [r7, #16]
 8002724:	4013      	ands	r3, r2
 8002726:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002728:	683b      	ldr	r3, [r7, #0]
 800272a:	685a      	ldr	r2, [r3, #4]
 800272c:	2380      	movs	r3, #128	; 0x80
 800272e:	039b      	lsls	r3, r3, #14
 8002730:	4013      	ands	r3, r2
 8002732:	d003      	beq.n	800273c <HAL_GPIO_Init+0x2b8>
        {
          temp |= iocurrent;
 8002734:	693a      	ldr	r2, [r7, #16]
 8002736:	68fb      	ldr	r3, [r7, #12]
 8002738:	4313      	orrs	r3, r2
 800273a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 800273c:	4b0f      	ldr	r3, [pc, #60]	; (800277c <HAL_GPIO_Init+0x2f8>)
 800273e:	693a      	ldr	r2, [r7, #16]
 8002740:	60da      	str	r2, [r3, #12]
      }
    }
    position++;
 8002742:	697b      	ldr	r3, [r7, #20]
 8002744:	3301      	adds	r3, #1
 8002746:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8002748:	683b      	ldr	r3, [r7, #0]
 800274a:	681a      	ldr	r2, [r3, #0]
 800274c:	697b      	ldr	r3, [r7, #20]
 800274e:	40da      	lsrs	r2, r3
 8002750:	1e13      	subs	r3, r2, #0
 8002752:	d000      	beq.n	8002756 <HAL_GPIO_Init+0x2d2>
 8002754:	e6a2      	b.n	800249c <HAL_GPIO_Init+0x18>
  }
}
 8002756:	46c0      	nop			; (mov r8, r8)
 8002758:	46c0      	nop			; (mov r8, r8)
 800275a:	46bd      	mov	sp, r7
 800275c:	b006      	add	sp, #24
 800275e:	bd80      	pop	{r7, pc}
 8002760:	40021000 	.word	0x40021000
 8002764:	40010000 	.word	0x40010000
 8002768:	50000400 	.word	0x50000400
 800276c:	50000800 	.word	0x50000800
 8002770:	50000c00 	.word	0x50000c00
 8002774:	50001000 	.word	0x50001000
 8002778:	50001c00 	.word	0x50001c00
 800277c:	40010400 	.word	0x40010400

08002780 <HAL_GPIO_ReadPin>:
  *                   This parameter can be GPIO_PIN_x where x can be (0..15).
  *                   All port bits are not necessarily available on all GPIOs.
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002780:	b580      	push	{r7, lr}
 8002782:	b084      	sub	sp, #16
 8002784:	af00      	add	r7, sp, #0
 8002786:	6078      	str	r0, [r7, #4]
 8002788:	000a      	movs	r2, r1
 800278a:	1cbb      	adds	r3, r7, #2
 800278c:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	691b      	ldr	r3, [r3, #16]
 8002792:	1cba      	adds	r2, r7, #2
 8002794:	8812      	ldrh	r2, [r2, #0]
 8002796:	4013      	ands	r3, r2
 8002798:	d004      	beq.n	80027a4 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 800279a:	230f      	movs	r3, #15
 800279c:	18fb      	adds	r3, r7, r3
 800279e:	2201      	movs	r2, #1
 80027a0:	701a      	strb	r2, [r3, #0]
 80027a2:	e003      	b.n	80027ac <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80027a4:	230f      	movs	r3, #15
 80027a6:	18fb      	adds	r3, r7, r3
 80027a8:	2200      	movs	r2, #0
 80027aa:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 80027ac:	230f      	movs	r3, #15
 80027ae:	18fb      	adds	r3, r7, r3
 80027b0:	781b      	ldrb	r3, [r3, #0]
}
 80027b2:	0018      	movs	r0, r3
 80027b4:	46bd      	mov	sp, r7
 80027b6:	b004      	add	sp, #16
 80027b8:	bd80      	pop	{r7, pc}

080027ba <HAL_GPIO_WritePin>:
  *                        GPIO_PIN_RESET: to clear the port pin
  *                        GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80027ba:	b580      	push	{r7, lr}
 80027bc:	b082      	sub	sp, #8
 80027be:	af00      	add	r7, sp, #0
 80027c0:	6078      	str	r0, [r7, #4]
 80027c2:	0008      	movs	r0, r1
 80027c4:	0011      	movs	r1, r2
 80027c6:	1cbb      	adds	r3, r7, #2
 80027c8:	1c02      	adds	r2, r0, #0
 80027ca:	801a      	strh	r2, [r3, #0]
 80027cc:	1c7b      	adds	r3, r7, #1
 80027ce:	1c0a      	adds	r2, r1, #0
 80027d0:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80027d2:	1c7b      	adds	r3, r7, #1
 80027d4:	781b      	ldrb	r3, [r3, #0]
 80027d6:	2b00      	cmp	r3, #0
 80027d8:	d004      	beq.n	80027e4 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = GPIO_Pin;
 80027da:	1cbb      	adds	r3, r7, #2
 80027dc:	881a      	ldrh	r2, [r3, #0]
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 80027e2:	e003      	b.n	80027ec <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = GPIO_Pin ;
 80027e4:	1cbb      	adds	r3, r7, #2
 80027e6:	881a      	ldrh	r2, [r3, #0]
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	629a      	str	r2, [r3, #40]	; 0x28
}
 80027ec:	46c0      	nop			; (mov r8, r8)
 80027ee:	46bd      	mov	sp, r7
 80027f0:	b002      	add	sp, #8
 80027f2:	bd80      	pop	{r7, pc}

080027f4 <HAL_GPIO_TogglePin>:
  *                All port bits are not necessarily available on all GPIOs.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80027f4:	b580      	push	{r7, lr}
 80027f6:	b084      	sub	sp, #16
 80027f8:	af00      	add	r7, sp, #0
 80027fa:	6078      	str	r0, [r7, #4]
 80027fc:	000a      	movs	r2, r1
 80027fe:	1cbb      	adds	r3, r7, #2
 8002800:	801a      	strh	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	695b      	ldr	r3, [r3, #20]
 8002806:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002808:	1cbb      	adds	r3, r7, #2
 800280a:	881b      	ldrh	r3, [r3, #0]
 800280c:	68fa      	ldr	r2, [r7, #12]
 800280e:	4013      	ands	r3, r2
 8002810:	041a      	lsls	r2, r3, #16
 8002812:	68fb      	ldr	r3, [r7, #12]
 8002814:	43db      	mvns	r3, r3
 8002816:	1cb9      	adds	r1, r7, #2
 8002818:	8809      	ldrh	r1, [r1, #0]
 800281a:	400b      	ands	r3, r1
 800281c:	431a      	orrs	r2, r3
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	619a      	str	r2, [r3, #24]
}
 8002822:	46c0      	nop			; (mov r8, r8)
 8002824:	46bd      	mov	sp, r7
 8002826:	b004      	add	sp, #16
 8002828:	bd80      	pop	{r7, pc}
	...

0800282c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800282c:	b5b0      	push	{r4, r5, r7, lr}
 800282e:	b08a      	sub	sp, #40	; 0x28
 8002830:	af00      	add	r7, sp, #0
 8002832:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	2b00      	cmp	r3, #0
 8002838:	d102      	bne.n	8002840 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800283a:	2301      	movs	r3, #1
 800283c:	f000 fbbf 	bl	8002fbe <HAL_RCC_OscConfig+0x792>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002840:	4bc9      	ldr	r3, [pc, #804]	; (8002b68 <HAL_RCC_OscConfig+0x33c>)
 8002842:	68db      	ldr	r3, [r3, #12]
 8002844:	220c      	movs	r2, #12
 8002846:	4013      	ands	r3, r2
 8002848:	61fb      	str	r3, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800284a:	4bc7      	ldr	r3, [pc, #796]	; (8002b68 <HAL_RCC_OscConfig+0x33c>)
 800284c:	68da      	ldr	r2, [r3, #12]
 800284e:	2380      	movs	r3, #128	; 0x80
 8002850:	025b      	lsls	r3, r3, #9
 8002852:	4013      	ands	r3, r2
 8002854:	61bb      	str	r3, [r7, #24]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	2201      	movs	r2, #1
 800285c:	4013      	ands	r3, r2
 800285e:	d100      	bne.n	8002862 <HAL_RCC_OscConfig+0x36>
 8002860:	e07e      	b.n	8002960 <HAL_RCC_OscConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002862:	69fb      	ldr	r3, [r7, #28]
 8002864:	2b08      	cmp	r3, #8
 8002866:	d007      	beq.n	8002878 <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002868:	69fb      	ldr	r3, [r7, #28]
 800286a:	2b0c      	cmp	r3, #12
 800286c:	d112      	bne.n	8002894 <HAL_RCC_OscConfig+0x68>
 800286e:	69ba      	ldr	r2, [r7, #24]
 8002870:	2380      	movs	r3, #128	; 0x80
 8002872:	025b      	lsls	r3, r3, #9
 8002874:	429a      	cmp	r2, r3
 8002876:	d10d      	bne.n	8002894 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002878:	4bbb      	ldr	r3, [pc, #748]	; (8002b68 <HAL_RCC_OscConfig+0x33c>)
 800287a:	681a      	ldr	r2, [r3, #0]
 800287c:	2380      	movs	r3, #128	; 0x80
 800287e:	029b      	lsls	r3, r3, #10
 8002880:	4013      	ands	r3, r2
 8002882:	d100      	bne.n	8002886 <HAL_RCC_OscConfig+0x5a>
 8002884:	e06b      	b.n	800295e <HAL_RCC_OscConfig+0x132>
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	685b      	ldr	r3, [r3, #4]
 800288a:	2b00      	cmp	r3, #0
 800288c:	d167      	bne.n	800295e <HAL_RCC_OscConfig+0x132>
      {
        return HAL_ERROR;
 800288e:	2301      	movs	r3, #1
 8002890:	f000 fb95 	bl	8002fbe <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	685a      	ldr	r2, [r3, #4]
 8002898:	2380      	movs	r3, #128	; 0x80
 800289a:	025b      	lsls	r3, r3, #9
 800289c:	429a      	cmp	r2, r3
 800289e:	d107      	bne.n	80028b0 <HAL_RCC_OscConfig+0x84>
 80028a0:	4bb1      	ldr	r3, [pc, #708]	; (8002b68 <HAL_RCC_OscConfig+0x33c>)
 80028a2:	681a      	ldr	r2, [r3, #0]
 80028a4:	4bb0      	ldr	r3, [pc, #704]	; (8002b68 <HAL_RCC_OscConfig+0x33c>)
 80028a6:	2180      	movs	r1, #128	; 0x80
 80028a8:	0249      	lsls	r1, r1, #9
 80028aa:	430a      	orrs	r2, r1
 80028ac:	601a      	str	r2, [r3, #0]
 80028ae:	e027      	b.n	8002900 <HAL_RCC_OscConfig+0xd4>
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	685a      	ldr	r2, [r3, #4]
 80028b4:	23a0      	movs	r3, #160	; 0xa0
 80028b6:	02db      	lsls	r3, r3, #11
 80028b8:	429a      	cmp	r2, r3
 80028ba:	d10e      	bne.n	80028da <HAL_RCC_OscConfig+0xae>
 80028bc:	4baa      	ldr	r3, [pc, #680]	; (8002b68 <HAL_RCC_OscConfig+0x33c>)
 80028be:	681a      	ldr	r2, [r3, #0]
 80028c0:	4ba9      	ldr	r3, [pc, #676]	; (8002b68 <HAL_RCC_OscConfig+0x33c>)
 80028c2:	2180      	movs	r1, #128	; 0x80
 80028c4:	02c9      	lsls	r1, r1, #11
 80028c6:	430a      	orrs	r2, r1
 80028c8:	601a      	str	r2, [r3, #0]
 80028ca:	4ba7      	ldr	r3, [pc, #668]	; (8002b68 <HAL_RCC_OscConfig+0x33c>)
 80028cc:	681a      	ldr	r2, [r3, #0]
 80028ce:	4ba6      	ldr	r3, [pc, #664]	; (8002b68 <HAL_RCC_OscConfig+0x33c>)
 80028d0:	2180      	movs	r1, #128	; 0x80
 80028d2:	0249      	lsls	r1, r1, #9
 80028d4:	430a      	orrs	r2, r1
 80028d6:	601a      	str	r2, [r3, #0]
 80028d8:	e012      	b.n	8002900 <HAL_RCC_OscConfig+0xd4>
 80028da:	4ba3      	ldr	r3, [pc, #652]	; (8002b68 <HAL_RCC_OscConfig+0x33c>)
 80028dc:	681a      	ldr	r2, [r3, #0]
 80028de:	4ba2      	ldr	r3, [pc, #648]	; (8002b68 <HAL_RCC_OscConfig+0x33c>)
 80028e0:	49a2      	ldr	r1, [pc, #648]	; (8002b6c <HAL_RCC_OscConfig+0x340>)
 80028e2:	400a      	ands	r2, r1
 80028e4:	601a      	str	r2, [r3, #0]
 80028e6:	4ba0      	ldr	r3, [pc, #640]	; (8002b68 <HAL_RCC_OscConfig+0x33c>)
 80028e8:	681a      	ldr	r2, [r3, #0]
 80028ea:	2380      	movs	r3, #128	; 0x80
 80028ec:	025b      	lsls	r3, r3, #9
 80028ee:	4013      	ands	r3, r2
 80028f0:	60fb      	str	r3, [r7, #12]
 80028f2:	68fb      	ldr	r3, [r7, #12]
 80028f4:	4b9c      	ldr	r3, [pc, #624]	; (8002b68 <HAL_RCC_OscConfig+0x33c>)
 80028f6:	681a      	ldr	r2, [r3, #0]
 80028f8:	4b9b      	ldr	r3, [pc, #620]	; (8002b68 <HAL_RCC_OscConfig+0x33c>)
 80028fa:	499d      	ldr	r1, [pc, #628]	; (8002b70 <HAL_RCC_OscConfig+0x344>)
 80028fc:	400a      	ands	r2, r1
 80028fe:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	685b      	ldr	r3, [r3, #4]
 8002904:	2b00      	cmp	r3, #0
 8002906:	d015      	beq.n	8002934 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002908:	f7ff fc28 	bl	800215c <HAL_GetTick>
 800290c:	0003      	movs	r3, r0
 800290e:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002910:	e009      	b.n	8002926 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002912:	f7ff fc23 	bl	800215c <HAL_GetTick>
 8002916:	0002      	movs	r2, r0
 8002918:	697b      	ldr	r3, [r7, #20]
 800291a:	1ad3      	subs	r3, r2, r3
 800291c:	2b64      	cmp	r3, #100	; 0x64
 800291e:	d902      	bls.n	8002926 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002920:	2303      	movs	r3, #3
 8002922:	f000 fb4c 	bl	8002fbe <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002926:	4b90      	ldr	r3, [pc, #576]	; (8002b68 <HAL_RCC_OscConfig+0x33c>)
 8002928:	681a      	ldr	r2, [r3, #0]
 800292a:	2380      	movs	r3, #128	; 0x80
 800292c:	029b      	lsls	r3, r3, #10
 800292e:	4013      	ands	r3, r2
 8002930:	d0ef      	beq.n	8002912 <HAL_RCC_OscConfig+0xe6>
 8002932:	e015      	b.n	8002960 <HAL_RCC_OscConfig+0x134>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002934:	f7ff fc12 	bl	800215c <HAL_GetTick>
 8002938:	0003      	movs	r3, r0
 800293a:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800293c:	e008      	b.n	8002950 <HAL_RCC_OscConfig+0x124>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800293e:	f7ff fc0d 	bl	800215c <HAL_GetTick>
 8002942:	0002      	movs	r2, r0
 8002944:	697b      	ldr	r3, [r7, #20]
 8002946:	1ad3      	subs	r3, r2, r3
 8002948:	2b64      	cmp	r3, #100	; 0x64
 800294a:	d901      	bls.n	8002950 <HAL_RCC_OscConfig+0x124>
          {
            return HAL_TIMEOUT;
 800294c:	2303      	movs	r3, #3
 800294e:	e336      	b.n	8002fbe <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8002950:	4b85      	ldr	r3, [pc, #532]	; (8002b68 <HAL_RCC_OscConfig+0x33c>)
 8002952:	681a      	ldr	r2, [r3, #0]
 8002954:	2380      	movs	r3, #128	; 0x80
 8002956:	029b      	lsls	r3, r3, #10
 8002958:	4013      	ands	r3, r2
 800295a:	d1f0      	bne.n	800293e <HAL_RCC_OscConfig+0x112>
 800295c:	e000      	b.n	8002960 <HAL_RCC_OscConfig+0x134>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800295e:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	2202      	movs	r2, #2
 8002966:	4013      	ands	r3, r2
 8002968:	d100      	bne.n	800296c <HAL_RCC_OscConfig+0x140>
 800296a:	e099      	b.n	8002aa0 <HAL_RCC_OscConfig+0x274>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	68db      	ldr	r3, [r3, #12]
 8002970:	627b      	str	r3, [r7, #36]	; 0x24

#if defined(RCC_CR_HSIOUTEN)
    if((hsi_state & RCC_HSI_OUTEN) != 0U)
 8002972:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002974:	2220      	movs	r2, #32
 8002976:	4013      	ands	r3, r2
 8002978:	d009      	beq.n	800298e <HAL_RCC_OscConfig+0x162>
    {
      /* HSI Output enable for timer requested */
      SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 800297a:	4b7b      	ldr	r3, [pc, #492]	; (8002b68 <HAL_RCC_OscConfig+0x33c>)
 800297c:	681a      	ldr	r2, [r3, #0]
 800297e:	4b7a      	ldr	r3, [pc, #488]	; (8002b68 <HAL_RCC_OscConfig+0x33c>)
 8002980:	2120      	movs	r1, #32
 8002982:	430a      	orrs	r2, r1
 8002984:	601a      	str	r2, [r3, #0]

      hsi_state &= ~RCC_CR_HSIOUTEN;
 8002986:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002988:	2220      	movs	r2, #32
 800298a:	4393      	bics	r3, r2
 800298c:	627b      	str	r3, [r7, #36]	; 0x24
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 800298e:	69fb      	ldr	r3, [r7, #28]
 8002990:	2b04      	cmp	r3, #4
 8002992:	d005      	beq.n	80029a0 <HAL_RCC_OscConfig+0x174>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002994:	69fb      	ldr	r3, [r7, #28]
 8002996:	2b0c      	cmp	r3, #12
 8002998:	d13e      	bne.n	8002a18 <HAL_RCC_OscConfig+0x1ec>
 800299a:	69bb      	ldr	r3, [r7, #24]
 800299c:	2b00      	cmp	r3, #0
 800299e:	d13b      	bne.n	8002a18 <HAL_RCC_OscConfig+0x1ec>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 80029a0:	4b71      	ldr	r3, [pc, #452]	; (8002b68 <HAL_RCC_OscConfig+0x33c>)
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	2204      	movs	r2, #4
 80029a6:	4013      	ands	r3, r2
 80029a8:	d004      	beq.n	80029b4 <HAL_RCC_OscConfig+0x188>
 80029aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029ac:	2b00      	cmp	r3, #0
 80029ae:	d101      	bne.n	80029b4 <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 80029b0:	2301      	movs	r3, #1
 80029b2:	e304      	b.n	8002fbe <HAL_RCC_OscConfig+0x792>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80029b4:	4b6c      	ldr	r3, [pc, #432]	; (8002b68 <HAL_RCC_OscConfig+0x33c>)
 80029b6:	685b      	ldr	r3, [r3, #4]
 80029b8:	4a6e      	ldr	r2, [pc, #440]	; (8002b74 <HAL_RCC_OscConfig+0x348>)
 80029ba:	4013      	ands	r3, r2
 80029bc:	0019      	movs	r1, r3
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	691b      	ldr	r3, [r3, #16]
 80029c2:	021a      	lsls	r2, r3, #8
 80029c4:	4b68      	ldr	r3, [pc, #416]	; (8002b68 <HAL_RCC_OscConfig+0x33c>)
 80029c6:	430a      	orrs	r2, r1
 80029c8:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 80029ca:	4b67      	ldr	r3, [pc, #412]	; (8002b68 <HAL_RCC_OscConfig+0x33c>)
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	2209      	movs	r2, #9
 80029d0:	4393      	bics	r3, r2
 80029d2:	0019      	movs	r1, r3
 80029d4:	4b64      	ldr	r3, [pc, #400]	; (8002b68 <HAL_RCC_OscConfig+0x33c>)
 80029d6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80029d8:	430a      	orrs	r2, r1
 80029da:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80029dc:	f000 fc42 	bl	8003264 <HAL_RCC_GetSysClockFreq>
 80029e0:	0001      	movs	r1, r0
 80029e2:	4b61      	ldr	r3, [pc, #388]	; (8002b68 <HAL_RCC_OscConfig+0x33c>)
 80029e4:	68db      	ldr	r3, [r3, #12]
 80029e6:	091b      	lsrs	r3, r3, #4
 80029e8:	220f      	movs	r2, #15
 80029ea:	4013      	ands	r3, r2
 80029ec:	4a62      	ldr	r2, [pc, #392]	; (8002b78 <HAL_RCC_OscConfig+0x34c>)
 80029ee:	5cd3      	ldrb	r3, [r2, r3]
 80029f0:	000a      	movs	r2, r1
 80029f2:	40da      	lsrs	r2, r3
 80029f4:	4b61      	ldr	r3, [pc, #388]	; (8002b7c <HAL_RCC_OscConfig+0x350>)
 80029f6:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (uwTickPrio);
 80029f8:	4b61      	ldr	r3, [pc, #388]	; (8002b80 <HAL_RCC_OscConfig+0x354>)
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	2513      	movs	r5, #19
 80029fe:	197c      	adds	r4, r7, r5
 8002a00:	0018      	movs	r0, r3
 8002a02:	f7ff fb65 	bl	80020d0 <HAL_InitTick>
 8002a06:	0003      	movs	r3, r0
 8002a08:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 8002a0a:	197b      	adds	r3, r7, r5
 8002a0c:	781b      	ldrb	r3, [r3, #0]
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	d046      	beq.n	8002aa0 <HAL_RCC_OscConfig+0x274>
      {
        return status;
 8002a12:	197b      	adds	r3, r7, r5
 8002a14:	781b      	ldrb	r3, [r3, #0]
 8002a16:	e2d2      	b.n	8002fbe <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 8002a18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a1a:	2b00      	cmp	r3, #0
 8002a1c:	d027      	beq.n	8002a6e <HAL_RCC_OscConfig+0x242>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8002a1e:	4b52      	ldr	r3, [pc, #328]	; (8002b68 <HAL_RCC_OscConfig+0x33c>)
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	2209      	movs	r2, #9
 8002a24:	4393      	bics	r3, r2
 8002a26:	0019      	movs	r1, r3
 8002a28:	4b4f      	ldr	r3, [pc, #316]	; (8002b68 <HAL_RCC_OscConfig+0x33c>)
 8002a2a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002a2c:	430a      	orrs	r2, r1
 8002a2e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a30:	f7ff fb94 	bl	800215c <HAL_GetTick>
 8002a34:	0003      	movs	r3, r0
 8002a36:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002a38:	e008      	b.n	8002a4c <HAL_RCC_OscConfig+0x220>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002a3a:	f7ff fb8f 	bl	800215c <HAL_GetTick>
 8002a3e:	0002      	movs	r2, r0
 8002a40:	697b      	ldr	r3, [r7, #20]
 8002a42:	1ad3      	subs	r3, r2, r3
 8002a44:	2b02      	cmp	r3, #2
 8002a46:	d901      	bls.n	8002a4c <HAL_RCC_OscConfig+0x220>
          {
            return HAL_TIMEOUT;
 8002a48:	2303      	movs	r3, #3
 8002a4a:	e2b8      	b.n	8002fbe <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002a4c:	4b46      	ldr	r3, [pc, #280]	; (8002b68 <HAL_RCC_OscConfig+0x33c>)
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	2204      	movs	r2, #4
 8002a52:	4013      	ands	r3, r2
 8002a54:	d0f1      	beq.n	8002a3a <HAL_RCC_OscConfig+0x20e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002a56:	4b44      	ldr	r3, [pc, #272]	; (8002b68 <HAL_RCC_OscConfig+0x33c>)
 8002a58:	685b      	ldr	r3, [r3, #4]
 8002a5a:	4a46      	ldr	r2, [pc, #280]	; (8002b74 <HAL_RCC_OscConfig+0x348>)
 8002a5c:	4013      	ands	r3, r2
 8002a5e:	0019      	movs	r1, r3
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	691b      	ldr	r3, [r3, #16]
 8002a64:	021a      	lsls	r2, r3, #8
 8002a66:	4b40      	ldr	r3, [pc, #256]	; (8002b68 <HAL_RCC_OscConfig+0x33c>)
 8002a68:	430a      	orrs	r2, r1
 8002a6a:	605a      	str	r2, [r3, #4]
 8002a6c:	e018      	b.n	8002aa0 <HAL_RCC_OscConfig+0x274>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002a6e:	4b3e      	ldr	r3, [pc, #248]	; (8002b68 <HAL_RCC_OscConfig+0x33c>)
 8002a70:	681a      	ldr	r2, [r3, #0]
 8002a72:	4b3d      	ldr	r3, [pc, #244]	; (8002b68 <HAL_RCC_OscConfig+0x33c>)
 8002a74:	2101      	movs	r1, #1
 8002a76:	438a      	bics	r2, r1
 8002a78:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a7a:	f7ff fb6f 	bl	800215c <HAL_GetTick>
 8002a7e:	0003      	movs	r3, r0
 8002a80:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002a82:	e008      	b.n	8002a96 <HAL_RCC_OscConfig+0x26a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002a84:	f7ff fb6a 	bl	800215c <HAL_GetTick>
 8002a88:	0002      	movs	r2, r0
 8002a8a:	697b      	ldr	r3, [r7, #20]
 8002a8c:	1ad3      	subs	r3, r2, r3
 8002a8e:	2b02      	cmp	r3, #2
 8002a90:	d901      	bls.n	8002a96 <HAL_RCC_OscConfig+0x26a>
          {
            return HAL_TIMEOUT;
 8002a92:	2303      	movs	r3, #3
 8002a94:	e293      	b.n	8002fbe <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002a96:	4b34      	ldr	r3, [pc, #208]	; (8002b68 <HAL_RCC_OscConfig+0x33c>)
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	2204      	movs	r2, #4
 8002a9c:	4013      	ands	r3, r2
 8002a9e:	d1f1      	bne.n	8002a84 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	2210      	movs	r2, #16
 8002aa6:	4013      	ands	r3, r2
 8002aa8:	d100      	bne.n	8002aac <HAL_RCC_OscConfig+0x280>
 8002aaa:	e0a2      	b.n	8002bf2 <HAL_RCC_OscConfig+0x3c6>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002aac:	69fb      	ldr	r3, [r7, #28]
 8002aae:	2b00      	cmp	r3, #0
 8002ab0:	d140      	bne.n	8002b34 <HAL_RCC_OscConfig+0x308>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002ab2:	4b2d      	ldr	r3, [pc, #180]	; (8002b68 <HAL_RCC_OscConfig+0x33c>)
 8002ab4:	681a      	ldr	r2, [r3, #0]
 8002ab6:	2380      	movs	r3, #128	; 0x80
 8002ab8:	009b      	lsls	r3, r3, #2
 8002aba:	4013      	ands	r3, r2
 8002abc:	d005      	beq.n	8002aca <HAL_RCC_OscConfig+0x29e>
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	69db      	ldr	r3, [r3, #28]
 8002ac2:	2b00      	cmp	r3, #0
 8002ac4:	d101      	bne.n	8002aca <HAL_RCC_OscConfig+0x29e>
      {
        return HAL_ERROR;
 8002ac6:	2301      	movs	r3, #1
 8002ac8:	e279      	b.n	8002fbe <HAL_RCC_OscConfig+0x792>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002aca:	4b27      	ldr	r3, [pc, #156]	; (8002b68 <HAL_RCC_OscConfig+0x33c>)
 8002acc:	685b      	ldr	r3, [r3, #4]
 8002ace:	4a2d      	ldr	r2, [pc, #180]	; (8002b84 <HAL_RCC_OscConfig+0x358>)
 8002ad0:	4013      	ands	r3, r2
 8002ad2:	0019      	movs	r1, r3
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002ad8:	4b23      	ldr	r3, [pc, #140]	; (8002b68 <HAL_RCC_OscConfig+0x33c>)
 8002ada:	430a      	orrs	r2, r1
 8002adc:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002ade:	4b22      	ldr	r3, [pc, #136]	; (8002b68 <HAL_RCC_OscConfig+0x33c>)
 8002ae0:	685b      	ldr	r3, [r3, #4]
 8002ae2:	021b      	lsls	r3, r3, #8
 8002ae4:	0a19      	lsrs	r1, r3, #8
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	6a1b      	ldr	r3, [r3, #32]
 8002aea:	061a      	lsls	r2, r3, #24
 8002aec:	4b1e      	ldr	r3, [pc, #120]	; (8002b68 <HAL_RCC_OscConfig+0x33c>)
 8002aee:	430a      	orrs	r2, r1
 8002af0:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002af6:	0b5b      	lsrs	r3, r3, #13
 8002af8:	3301      	adds	r3, #1
 8002afa:	2280      	movs	r2, #128	; 0x80
 8002afc:	0212      	lsls	r2, r2, #8
 8002afe:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8002b00:	4b19      	ldr	r3, [pc, #100]	; (8002b68 <HAL_RCC_OscConfig+0x33c>)
 8002b02:	68db      	ldr	r3, [r3, #12]
 8002b04:	091b      	lsrs	r3, r3, #4
 8002b06:	210f      	movs	r1, #15
 8002b08:	400b      	ands	r3, r1
 8002b0a:	491b      	ldr	r1, [pc, #108]	; (8002b78 <HAL_RCC_OscConfig+0x34c>)
 8002b0c:	5ccb      	ldrb	r3, [r1, r3]
 8002b0e:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8002b10:	4b1a      	ldr	r3, [pc, #104]	; (8002b7c <HAL_RCC_OscConfig+0x350>)
 8002b12:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (uwTickPrio);
 8002b14:	4b1a      	ldr	r3, [pc, #104]	; (8002b80 <HAL_RCC_OscConfig+0x354>)
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	2513      	movs	r5, #19
 8002b1a:	197c      	adds	r4, r7, r5
 8002b1c:	0018      	movs	r0, r3
 8002b1e:	f7ff fad7 	bl	80020d0 <HAL_InitTick>
 8002b22:	0003      	movs	r3, r0
 8002b24:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 8002b26:	197b      	adds	r3, r7, r5
 8002b28:	781b      	ldrb	r3, [r3, #0]
 8002b2a:	2b00      	cmp	r3, #0
 8002b2c:	d061      	beq.n	8002bf2 <HAL_RCC_OscConfig+0x3c6>
        {
          return status;
 8002b2e:	197b      	adds	r3, r7, r5
 8002b30:	781b      	ldrb	r3, [r3, #0]
 8002b32:	e244      	b.n	8002fbe <HAL_RCC_OscConfig+0x792>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	69db      	ldr	r3, [r3, #28]
 8002b38:	2b00      	cmp	r3, #0
 8002b3a:	d040      	beq.n	8002bbe <HAL_RCC_OscConfig+0x392>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002b3c:	4b0a      	ldr	r3, [pc, #40]	; (8002b68 <HAL_RCC_OscConfig+0x33c>)
 8002b3e:	681a      	ldr	r2, [r3, #0]
 8002b40:	4b09      	ldr	r3, [pc, #36]	; (8002b68 <HAL_RCC_OscConfig+0x33c>)
 8002b42:	2180      	movs	r1, #128	; 0x80
 8002b44:	0049      	lsls	r1, r1, #1
 8002b46:	430a      	orrs	r2, r1
 8002b48:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b4a:	f7ff fb07 	bl	800215c <HAL_GetTick>
 8002b4e:	0003      	movs	r3, r0
 8002b50:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8002b52:	e019      	b.n	8002b88 <HAL_RCC_OscConfig+0x35c>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002b54:	f7ff fb02 	bl	800215c <HAL_GetTick>
 8002b58:	0002      	movs	r2, r0
 8002b5a:	697b      	ldr	r3, [r7, #20]
 8002b5c:	1ad3      	subs	r3, r2, r3
 8002b5e:	2b02      	cmp	r3, #2
 8002b60:	d912      	bls.n	8002b88 <HAL_RCC_OscConfig+0x35c>
          {
            return HAL_TIMEOUT;
 8002b62:	2303      	movs	r3, #3
 8002b64:	e22b      	b.n	8002fbe <HAL_RCC_OscConfig+0x792>
 8002b66:	46c0      	nop			; (mov r8, r8)
 8002b68:	40021000 	.word	0x40021000
 8002b6c:	fffeffff 	.word	0xfffeffff
 8002b70:	fffbffff 	.word	0xfffbffff
 8002b74:	ffffe0ff 	.word	0xffffe0ff
 8002b78:	08006040 	.word	0x08006040
 8002b7c:	20000280 	.word	0x20000280
 8002b80:	20000284 	.word	0x20000284
 8002b84:	ffff1fff 	.word	0xffff1fff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8002b88:	4bca      	ldr	r3, [pc, #808]	; (8002eb4 <HAL_RCC_OscConfig+0x688>)
 8002b8a:	681a      	ldr	r2, [r3, #0]
 8002b8c:	2380      	movs	r3, #128	; 0x80
 8002b8e:	009b      	lsls	r3, r3, #2
 8002b90:	4013      	ands	r3, r2
 8002b92:	d0df      	beq.n	8002b54 <HAL_RCC_OscConfig+0x328>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002b94:	4bc7      	ldr	r3, [pc, #796]	; (8002eb4 <HAL_RCC_OscConfig+0x688>)
 8002b96:	685b      	ldr	r3, [r3, #4]
 8002b98:	4ac7      	ldr	r2, [pc, #796]	; (8002eb8 <HAL_RCC_OscConfig+0x68c>)
 8002b9a:	4013      	ands	r3, r2
 8002b9c:	0019      	movs	r1, r3
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002ba2:	4bc4      	ldr	r3, [pc, #784]	; (8002eb4 <HAL_RCC_OscConfig+0x688>)
 8002ba4:	430a      	orrs	r2, r1
 8002ba6:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002ba8:	4bc2      	ldr	r3, [pc, #776]	; (8002eb4 <HAL_RCC_OscConfig+0x688>)
 8002baa:	685b      	ldr	r3, [r3, #4]
 8002bac:	021b      	lsls	r3, r3, #8
 8002bae:	0a19      	lsrs	r1, r3, #8
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	6a1b      	ldr	r3, [r3, #32]
 8002bb4:	061a      	lsls	r2, r3, #24
 8002bb6:	4bbf      	ldr	r3, [pc, #764]	; (8002eb4 <HAL_RCC_OscConfig+0x688>)
 8002bb8:	430a      	orrs	r2, r1
 8002bba:	605a      	str	r2, [r3, #4]
 8002bbc:	e019      	b.n	8002bf2 <HAL_RCC_OscConfig+0x3c6>
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002bbe:	4bbd      	ldr	r3, [pc, #756]	; (8002eb4 <HAL_RCC_OscConfig+0x688>)
 8002bc0:	681a      	ldr	r2, [r3, #0]
 8002bc2:	4bbc      	ldr	r3, [pc, #752]	; (8002eb4 <HAL_RCC_OscConfig+0x688>)
 8002bc4:	49bd      	ldr	r1, [pc, #756]	; (8002ebc <HAL_RCC_OscConfig+0x690>)
 8002bc6:	400a      	ands	r2, r1
 8002bc8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002bca:	f7ff fac7 	bl	800215c <HAL_GetTick>
 8002bce:	0003      	movs	r3, r0
 8002bd0:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8002bd2:	e008      	b.n	8002be6 <HAL_RCC_OscConfig+0x3ba>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002bd4:	f7ff fac2 	bl	800215c <HAL_GetTick>
 8002bd8:	0002      	movs	r2, r0
 8002bda:	697b      	ldr	r3, [r7, #20]
 8002bdc:	1ad3      	subs	r3, r2, r3
 8002bde:	2b02      	cmp	r3, #2
 8002be0:	d901      	bls.n	8002be6 <HAL_RCC_OscConfig+0x3ba>
          {
            return HAL_TIMEOUT;
 8002be2:	2303      	movs	r3, #3
 8002be4:	e1eb      	b.n	8002fbe <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8002be6:	4bb3      	ldr	r3, [pc, #716]	; (8002eb4 <HAL_RCC_OscConfig+0x688>)
 8002be8:	681a      	ldr	r2, [r3, #0]
 8002bea:	2380      	movs	r3, #128	; 0x80
 8002bec:	009b      	lsls	r3, r3, #2
 8002bee:	4013      	ands	r3, r2
 8002bf0:	d1f0      	bne.n	8002bd4 <HAL_RCC_OscConfig+0x3a8>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	2208      	movs	r2, #8
 8002bf8:	4013      	ands	r3, r2
 8002bfa:	d036      	beq.n	8002c6a <HAL_RCC_OscConfig+0x43e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	695b      	ldr	r3, [r3, #20]
 8002c00:	2b00      	cmp	r3, #0
 8002c02:	d019      	beq.n	8002c38 <HAL_RCC_OscConfig+0x40c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002c04:	4bab      	ldr	r3, [pc, #684]	; (8002eb4 <HAL_RCC_OscConfig+0x688>)
 8002c06:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002c08:	4baa      	ldr	r3, [pc, #680]	; (8002eb4 <HAL_RCC_OscConfig+0x688>)
 8002c0a:	2101      	movs	r1, #1
 8002c0c:	430a      	orrs	r2, r1
 8002c0e:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002c10:	f7ff faa4 	bl	800215c <HAL_GetTick>
 8002c14:	0003      	movs	r3, r0
 8002c16:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002c18:	e008      	b.n	8002c2c <HAL_RCC_OscConfig+0x400>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002c1a:	f7ff fa9f 	bl	800215c <HAL_GetTick>
 8002c1e:	0002      	movs	r2, r0
 8002c20:	697b      	ldr	r3, [r7, #20]
 8002c22:	1ad3      	subs	r3, r2, r3
 8002c24:	2b02      	cmp	r3, #2
 8002c26:	d901      	bls.n	8002c2c <HAL_RCC_OscConfig+0x400>
        {
          return HAL_TIMEOUT;
 8002c28:	2303      	movs	r3, #3
 8002c2a:	e1c8      	b.n	8002fbe <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002c2c:	4ba1      	ldr	r3, [pc, #644]	; (8002eb4 <HAL_RCC_OscConfig+0x688>)
 8002c2e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002c30:	2202      	movs	r2, #2
 8002c32:	4013      	ands	r3, r2
 8002c34:	d0f1      	beq.n	8002c1a <HAL_RCC_OscConfig+0x3ee>
 8002c36:	e018      	b.n	8002c6a <HAL_RCC_OscConfig+0x43e>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002c38:	4b9e      	ldr	r3, [pc, #632]	; (8002eb4 <HAL_RCC_OscConfig+0x688>)
 8002c3a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002c3c:	4b9d      	ldr	r3, [pc, #628]	; (8002eb4 <HAL_RCC_OscConfig+0x688>)
 8002c3e:	2101      	movs	r1, #1
 8002c40:	438a      	bics	r2, r1
 8002c42:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002c44:	f7ff fa8a 	bl	800215c <HAL_GetTick>
 8002c48:	0003      	movs	r3, r0
 8002c4a:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002c4c:	e008      	b.n	8002c60 <HAL_RCC_OscConfig+0x434>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002c4e:	f7ff fa85 	bl	800215c <HAL_GetTick>
 8002c52:	0002      	movs	r2, r0
 8002c54:	697b      	ldr	r3, [r7, #20]
 8002c56:	1ad3      	subs	r3, r2, r3
 8002c58:	2b02      	cmp	r3, #2
 8002c5a:	d901      	bls.n	8002c60 <HAL_RCC_OscConfig+0x434>
        {
          return HAL_TIMEOUT;
 8002c5c:	2303      	movs	r3, #3
 8002c5e:	e1ae      	b.n	8002fbe <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002c60:	4b94      	ldr	r3, [pc, #592]	; (8002eb4 <HAL_RCC_OscConfig+0x688>)
 8002c62:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002c64:	2202      	movs	r2, #2
 8002c66:	4013      	ands	r3, r2
 8002c68:	d1f1      	bne.n	8002c4e <HAL_RCC_OscConfig+0x422>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	2204      	movs	r2, #4
 8002c70:	4013      	ands	r3, r2
 8002c72:	d100      	bne.n	8002c76 <HAL_RCC_OscConfig+0x44a>
 8002c74:	e0ae      	b.n	8002dd4 <HAL_RCC_OscConfig+0x5a8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002c76:	2023      	movs	r0, #35	; 0x23
 8002c78:	183b      	adds	r3, r7, r0
 8002c7a:	2200      	movs	r2, #0
 8002c7c:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002c7e:	4b8d      	ldr	r3, [pc, #564]	; (8002eb4 <HAL_RCC_OscConfig+0x688>)
 8002c80:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002c82:	2380      	movs	r3, #128	; 0x80
 8002c84:	055b      	lsls	r3, r3, #21
 8002c86:	4013      	ands	r3, r2
 8002c88:	d109      	bne.n	8002c9e <HAL_RCC_OscConfig+0x472>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002c8a:	4b8a      	ldr	r3, [pc, #552]	; (8002eb4 <HAL_RCC_OscConfig+0x688>)
 8002c8c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002c8e:	4b89      	ldr	r3, [pc, #548]	; (8002eb4 <HAL_RCC_OscConfig+0x688>)
 8002c90:	2180      	movs	r1, #128	; 0x80
 8002c92:	0549      	lsls	r1, r1, #21
 8002c94:	430a      	orrs	r2, r1
 8002c96:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 8002c98:	183b      	adds	r3, r7, r0
 8002c9a:	2201      	movs	r2, #1
 8002c9c:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002c9e:	4b88      	ldr	r3, [pc, #544]	; (8002ec0 <HAL_RCC_OscConfig+0x694>)
 8002ca0:	681a      	ldr	r2, [r3, #0]
 8002ca2:	2380      	movs	r3, #128	; 0x80
 8002ca4:	005b      	lsls	r3, r3, #1
 8002ca6:	4013      	ands	r3, r2
 8002ca8:	d11a      	bne.n	8002ce0 <HAL_RCC_OscConfig+0x4b4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002caa:	4b85      	ldr	r3, [pc, #532]	; (8002ec0 <HAL_RCC_OscConfig+0x694>)
 8002cac:	681a      	ldr	r2, [r3, #0]
 8002cae:	4b84      	ldr	r3, [pc, #528]	; (8002ec0 <HAL_RCC_OscConfig+0x694>)
 8002cb0:	2180      	movs	r1, #128	; 0x80
 8002cb2:	0049      	lsls	r1, r1, #1
 8002cb4:	430a      	orrs	r2, r1
 8002cb6:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002cb8:	f7ff fa50 	bl	800215c <HAL_GetTick>
 8002cbc:	0003      	movs	r3, r0
 8002cbe:	617b      	str	r3, [r7, #20]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002cc0:	e008      	b.n	8002cd4 <HAL_RCC_OscConfig+0x4a8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002cc2:	f7ff fa4b 	bl	800215c <HAL_GetTick>
 8002cc6:	0002      	movs	r2, r0
 8002cc8:	697b      	ldr	r3, [r7, #20]
 8002cca:	1ad3      	subs	r3, r2, r3
 8002ccc:	2b64      	cmp	r3, #100	; 0x64
 8002cce:	d901      	bls.n	8002cd4 <HAL_RCC_OscConfig+0x4a8>
        {
          return HAL_TIMEOUT;
 8002cd0:	2303      	movs	r3, #3
 8002cd2:	e174      	b.n	8002fbe <HAL_RCC_OscConfig+0x792>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002cd4:	4b7a      	ldr	r3, [pc, #488]	; (8002ec0 <HAL_RCC_OscConfig+0x694>)
 8002cd6:	681a      	ldr	r2, [r3, #0]
 8002cd8:	2380      	movs	r3, #128	; 0x80
 8002cda:	005b      	lsls	r3, r3, #1
 8002cdc:	4013      	ands	r3, r2
 8002cde:	d0f0      	beq.n	8002cc2 <HAL_RCC_OscConfig+0x496>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	689a      	ldr	r2, [r3, #8]
 8002ce4:	2380      	movs	r3, #128	; 0x80
 8002ce6:	005b      	lsls	r3, r3, #1
 8002ce8:	429a      	cmp	r2, r3
 8002cea:	d107      	bne.n	8002cfc <HAL_RCC_OscConfig+0x4d0>
 8002cec:	4b71      	ldr	r3, [pc, #452]	; (8002eb4 <HAL_RCC_OscConfig+0x688>)
 8002cee:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002cf0:	4b70      	ldr	r3, [pc, #448]	; (8002eb4 <HAL_RCC_OscConfig+0x688>)
 8002cf2:	2180      	movs	r1, #128	; 0x80
 8002cf4:	0049      	lsls	r1, r1, #1
 8002cf6:	430a      	orrs	r2, r1
 8002cf8:	651a      	str	r2, [r3, #80]	; 0x50
 8002cfa:	e031      	b.n	8002d60 <HAL_RCC_OscConfig+0x534>
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	689b      	ldr	r3, [r3, #8]
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	d10c      	bne.n	8002d1e <HAL_RCC_OscConfig+0x4f2>
 8002d04:	4b6b      	ldr	r3, [pc, #428]	; (8002eb4 <HAL_RCC_OscConfig+0x688>)
 8002d06:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002d08:	4b6a      	ldr	r3, [pc, #424]	; (8002eb4 <HAL_RCC_OscConfig+0x688>)
 8002d0a:	496c      	ldr	r1, [pc, #432]	; (8002ebc <HAL_RCC_OscConfig+0x690>)
 8002d0c:	400a      	ands	r2, r1
 8002d0e:	651a      	str	r2, [r3, #80]	; 0x50
 8002d10:	4b68      	ldr	r3, [pc, #416]	; (8002eb4 <HAL_RCC_OscConfig+0x688>)
 8002d12:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002d14:	4b67      	ldr	r3, [pc, #412]	; (8002eb4 <HAL_RCC_OscConfig+0x688>)
 8002d16:	496b      	ldr	r1, [pc, #428]	; (8002ec4 <HAL_RCC_OscConfig+0x698>)
 8002d18:	400a      	ands	r2, r1
 8002d1a:	651a      	str	r2, [r3, #80]	; 0x50
 8002d1c:	e020      	b.n	8002d60 <HAL_RCC_OscConfig+0x534>
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	689a      	ldr	r2, [r3, #8]
 8002d22:	23a0      	movs	r3, #160	; 0xa0
 8002d24:	00db      	lsls	r3, r3, #3
 8002d26:	429a      	cmp	r2, r3
 8002d28:	d10e      	bne.n	8002d48 <HAL_RCC_OscConfig+0x51c>
 8002d2a:	4b62      	ldr	r3, [pc, #392]	; (8002eb4 <HAL_RCC_OscConfig+0x688>)
 8002d2c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002d2e:	4b61      	ldr	r3, [pc, #388]	; (8002eb4 <HAL_RCC_OscConfig+0x688>)
 8002d30:	2180      	movs	r1, #128	; 0x80
 8002d32:	00c9      	lsls	r1, r1, #3
 8002d34:	430a      	orrs	r2, r1
 8002d36:	651a      	str	r2, [r3, #80]	; 0x50
 8002d38:	4b5e      	ldr	r3, [pc, #376]	; (8002eb4 <HAL_RCC_OscConfig+0x688>)
 8002d3a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002d3c:	4b5d      	ldr	r3, [pc, #372]	; (8002eb4 <HAL_RCC_OscConfig+0x688>)
 8002d3e:	2180      	movs	r1, #128	; 0x80
 8002d40:	0049      	lsls	r1, r1, #1
 8002d42:	430a      	orrs	r2, r1
 8002d44:	651a      	str	r2, [r3, #80]	; 0x50
 8002d46:	e00b      	b.n	8002d60 <HAL_RCC_OscConfig+0x534>
 8002d48:	4b5a      	ldr	r3, [pc, #360]	; (8002eb4 <HAL_RCC_OscConfig+0x688>)
 8002d4a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002d4c:	4b59      	ldr	r3, [pc, #356]	; (8002eb4 <HAL_RCC_OscConfig+0x688>)
 8002d4e:	495b      	ldr	r1, [pc, #364]	; (8002ebc <HAL_RCC_OscConfig+0x690>)
 8002d50:	400a      	ands	r2, r1
 8002d52:	651a      	str	r2, [r3, #80]	; 0x50
 8002d54:	4b57      	ldr	r3, [pc, #348]	; (8002eb4 <HAL_RCC_OscConfig+0x688>)
 8002d56:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002d58:	4b56      	ldr	r3, [pc, #344]	; (8002eb4 <HAL_RCC_OscConfig+0x688>)
 8002d5a:	495a      	ldr	r1, [pc, #360]	; (8002ec4 <HAL_RCC_OscConfig+0x698>)
 8002d5c:	400a      	ands	r2, r1
 8002d5e:	651a      	str	r2, [r3, #80]	; 0x50

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	689b      	ldr	r3, [r3, #8]
 8002d64:	2b00      	cmp	r3, #0
 8002d66:	d015      	beq.n	8002d94 <HAL_RCC_OscConfig+0x568>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002d68:	f7ff f9f8 	bl	800215c <HAL_GetTick>
 8002d6c:	0003      	movs	r3, r0
 8002d6e:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002d70:	e009      	b.n	8002d86 <HAL_RCC_OscConfig+0x55a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002d72:	f7ff f9f3 	bl	800215c <HAL_GetTick>
 8002d76:	0002      	movs	r2, r0
 8002d78:	697b      	ldr	r3, [r7, #20]
 8002d7a:	1ad3      	subs	r3, r2, r3
 8002d7c:	4a52      	ldr	r2, [pc, #328]	; (8002ec8 <HAL_RCC_OscConfig+0x69c>)
 8002d7e:	4293      	cmp	r3, r2
 8002d80:	d901      	bls.n	8002d86 <HAL_RCC_OscConfig+0x55a>
        {
          return HAL_TIMEOUT;
 8002d82:	2303      	movs	r3, #3
 8002d84:	e11b      	b.n	8002fbe <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002d86:	4b4b      	ldr	r3, [pc, #300]	; (8002eb4 <HAL_RCC_OscConfig+0x688>)
 8002d88:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002d8a:	2380      	movs	r3, #128	; 0x80
 8002d8c:	009b      	lsls	r3, r3, #2
 8002d8e:	4013      	ands	r3, r2
 8002d90:	d0ef      	beq.n	8002d72 <HAL_RCC_OscConfig+0x546>
 8002d92:	e014      	b.n	8002dbe <HAL_RCC_OscConfig+0x592>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002d94:	f7ff f9e2 	bl	800215c <HAL_GetTick>
 8002d98:	0003      	movs	r3, r0
 8002d9a:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002d9c:	e009      	b.n	8002db2 <HAL_RCC_OscConfig+0x586>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002d9e:	f7ff f9dd 	bl	800215c <HAL_GetTick>
 8002da2:	0002      	movs	r2, r0
 8002da4:	697b      	ldr	r3, [r7, #20]
 8002da6:	1ad3      	subs	r3, r2, r3
 8002da8:	4a47      	ldr	r2, [pc, #284]	; (8002ec8 <HAL_RCC_OscConfig+0x69c>)
 8002daa:	4293      	cmp	r3, r2
 8002dac:	d901      	bls.n	8002db2 <HAL_RCC_OscConfig+0x586>
        {
          return HAL_TIMEOUT;
 8002dae:	2303      	movs	r3, #3
 8002db0:	e105      	b.n	8002fbe <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002db2:	4b40      	ldr	r3, [pc, #256]	; (8002eb4 <HAL_RCC_OscConfig+0x688>)
 8002db4:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002db6:	2380      	movs	r3, #128	; 0x80
 8002db8:	009b      	lsls	r3, r3, #2
 8002dba:	4013      	ands	r3, r2
 8002dbc:	d1ef      	bne.n	8002d9e <HAL_RCC_OscConfig+0x572>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002dbe:	2323      	movs	r3, #35	; 0x23
 8002dc0:	18fb      	adds	r3, r7, r3
 8002dc2:	781b      	ldrb	r3, [r3, #0]
 8002dc4:	2b01      	cmp	r3, #1
 8002dc6:	d105      	bne.n	8002dd4 <HAL_RCC_OscConfig+0x5a8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002dc8:	4b3a      	ldr	r3, [pc, #232]	; (8002eb4 <HAL_RCC_OscConfig+0x688>)
 8002dca:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002dcc:	4b39      	ldr	r3, [pc, #228]	; (8002eb4 <HAL_RCC_OscConfig+0x688>)
 8002dce:	493f      	ldr	r1, [pc, #252]	; (8002ecc <HAL_RCC_OscConfig+0x6a0>)
 8002dd0:	400a      	ands	r2, r1
 8002dd2:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	2220      	movs	r2, #32
 8002dda:	4013      	ands	r3, r2
 8002ddc:	d049      	beq.n	8002e72 <HAL_RCC_OscConfig+0x646>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	699b      	ldr	r3, [r3, #24]
 8002de2:	2b00      	cmp	r3, #0
 8002de4:	d026      	beq.n	8002e34 <HAL_RCC_OscConfig+0x608>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 8002de6:	4b33      	ldr	r3, [pc, #204]	; (8002eb4 <HAL_RCC_OscConfig+0x688>)
 8002de8:	689a      	ldr	r2, [r3, #8]
 8002dea:	4b32      	ldr	r3, [pc, #200]	; (8002eb4 <HAL_RCC_OscConfig+0x688>)
 8002dec:	2101      	movs	r1, #1
 8002dee:	430a      	orrs	r2, r1
 8002df0:	609a      	str	r2, [r3, #8]
 8002df2:	4b30      	ldr	r3, [pc, #192]	; (8002eb4 <HAL_RCC_OscConfig+0x688>)
 8002df4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002df6:	4b2f      	ldr	r3, [pc, #188]	; (8002eb4 <HAL_RCC_OscConfig+0x688>)
 8002df8:	2101      	movs	r1, #1
 8002dfa:	430a      	orrs	r2, r1
 8002dfc:	635a      	str	r2, [r3, #52]	; 0x34
 8002dfe:	4b34      	ldr	r3, [pc, #208]	; (8002ed0 <HAL_RCC_OscConfig+0x6a4>)
 8002e00:	6a1a      	ldr	r2, [r3, #32]
 8002e02:	4b33      	ldr	r3, [pc, #204]	; (8002ed0 <HAL_RCC_OscConfig+0x6a4>)
 8002e04:	2180      	movs	r1, #128	; 0x80
 8002e06:	0189      	lsls	r1, r1, #6
 8002e08:	430a      	orrs	r2, r1
 8002e0a:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e0c:	f7ff f9a6 	bl	800215c <HAL_GetTick>
 8002e10:	0003      	movs	r3, r0
 8002e12:	617b      	str	r3, [r7, #20]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8002e14:	e008      	b.n	8002e28 <HAL_RCC_OscConfig+0x5fc>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002e16:	f7ff f9a1 	bl	800215c <HAL_GetTick>
 8002e1a:	0002      	movs	r2, r0
 8002e1c:	697b      	ldr	r3, [r7, #20]
 8002e1e:	1ad3      	subs	r3, r2, r3
 8002e20:	2b02      	cmp	r3, #2
 8002e22:	d901      	bls.n	8002e28 <HAL_RCC_OscConfig+0x5fc>
          {
            return HAL_TIMEOUT;
 8002e24:	2303      	movs	r3, #3
 8002e26:	e0ca      	b.n	8002fbe <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8002e28:	4b22      	ldr	r3, [pc, #136]	; (8002eb4 <HAL_RCC_OscConfig+0x688>)
 8002e2a:	689b      	ldr	r3, [r3, #8]
 8002e2c:	2202      	movs	r2, #2
 8002e2e:	4013      	ands	r3, r2
 8002e30:	d0f1      	beq.n	8002e16 <HAL_RCC_OscConfig+0x5ea>
 8002e32:	e01e      	b.n	8002e72 <HAL_RCC_OscConfig+0x646>
        }
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 8002e34:	4b1f      	ldr	r3, [pc, #124]	; (8002eb4 <HAL_RCC_OscConfig+0x688>)
 8002e36:	689a      	ldr	r2, [r3, #8]
 8002e38:	4b1e      	ldr	r3, [pc, #120]	; (8002eb4 <HAL_RCC_OscConfig+0x688>)
 8002e3a:	2101      	movs	r1, #1
 8002e3c:	438a      	bics	r2, r1
 8002e3e:	609a      	str	r2, [r3, #8]
 8002e40:	4b23      	ldr	r3, [pc, #140]	; (8002ed0 <HAL_RCC_OscConfig+0x6a4>)
 8002e42:	6a1a      	ldr	r2, [r3, #32]
 8002e44:	4b22      	ldr	r3, [pc, #136]	; (8002ed0 <HAL_RCC_OscConfig+0x6a4>)
 8002e46:	4923      	ldr	r1, [pc, #140]	; (8002ed4 <HAL_RCC_OscConfig+0x6a8>)
 8002e48:	400a      	ands	r2, r1
 8002e4a:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e4c:	f7ff f986 	bl	800215c <HAL_GetTick>
 8002e50:	0003      	movs	r3, r0
 8002e52:	617b      	str	r3, [r7, #20]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8002e54:	e008      	b.n	8002e68 <HAL_RCC_OscConfig+0x63c>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002e56:	f7ff f981 	bl	800215c <HAL_GetTick>
 8002e5a:	0002      	movs	r2, r0
 8002e5c:	697b      	ldr	r3, [r7, #20]
 8002e5e:	1ad3      	subs	r3, r2, r3
 8002e60:	2b02      	cmp	r3, #2
 8002e62:	d901      	bls.n	8002e68 <HAL_RCC_OscConfig+0x63c>
          {
            return HAL_TIMEOUT;
 8002e64:	2303      	movs	r3, #3
 8002e66:	e0aa      	b.n	8002fbe <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8002e68:	4b12      	ldr	r3, [pc, #72]	; (8002eb4 <HAL_RCC_OscConfig+0x688>)
 8002e6a:	689b      	ldr	r3, [r3, #8]
 8002e6c:	2202      	movs	r2, #2
 8002e6e:	4013      	ands	r3, r2
 8002e70:	d1f1      	bne.n	8002e56 <HAL_RCC_OscConfig+0x62a>
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	d100      	bne.n	8002e7c <HAL_RCC_OscConfig+0x650>
 8002e7a:	e09f      	b.n	8002fbc <HAL_RCC_OscConfig+0x790>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002e7c:	69fb      	ldr	r3, [r7, #28]
 8002e7e:	2b0c      	cmp	r3, #12
 8002e80:	d100      	bne.n	8002e84 <HAL_RCC_OscConfig+0x658>
 8002e82:	e078      	b.n	8002f76 <HAL_RCC_OscConfig+0x74a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e88:	2b02      	cmp	r3, #2
 8002e8a:	d159      	bne.n	8002f40 <HAL_RCC_OscConfig+0x714>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002e8c:	4b09      	ldr	r3, [pc, #36]	; (8002eb4 <HAL_RCC_OscConfig+0x688>)
 8002e8e:	681a      	ldr	r2, [r3, #0]
 8002e90:	4b08      	ldr	r3, [pc, #32]	; (8002eb4 <HAL_RCC_OscConfig+0x688>)
 8002e92:	4911      	ldr	r1, [pc, #68]	; (8002ed8 <HAL_RCC_OscConfig+0x6ac>)
 8002e94:	400a      	ands	r2, r1
 8002e96:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e98:	f7ff f960 	bl	800215c <HAL_GetTick>
 8002e9c:	0003      	movs	r3, r0
 8002e9e:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8002ea0:	e01c      	b.n	8002edc <HAL_RCC_OscConfig+0x6b0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002ea2:	f7ff f95b 	bl	800215c <HAL_GetTick>
 8002ea6:	0002      	movs	r2, r0
 8002ea8:	697b      	ldr	r3, [r7, #20]
 8002eaa:	1ad3      	subs	r3, r2, r3
 8002eac:	2b02      	cmp	r3, #2
 8002eae:	d915      	bls.n	8002edc <HAL_RCC_OscConfig+0x6b0>
          {
            return HAL_TIMEOUT;
 8002eb0:	2303      	movs	r3, #3
 8002eb2:	e084      	b.n	8002fbe <HAL_RCC_OscConfig+0x792>
 8002eb4:	40021000 	.word	0x40021000
 8002eb8:	ffff1fff 	.word	0xffff1fff
 8002ebc:	fffffeff 	.word	0xfffffeff
 8002ec0:	40007000 	.word	0x40007000
 8002ec4:	fffffbff 	.word	0xfffffbff
 8002ec8:	00001388 	.word	0x00001388
 8002ecc:	efffffff 	.word	0xefffffff
 8002ed0:	40010000 	.word	0x40010000
 8002ed4:	ffffdfff 	.word	0xffffdfff
 8002ed8:	feffffff 	.word	0xfeffffff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8002edc:	4b3a      	ldr	r3, [pc, #232]	; (8002fc8 <HAL_RCC_OscConfig+0x79c>)
 8002ede:	681a      	ldr	r2, [r3, #0]
 8002ee0:	2380      	movs	r3, #128	; 0x80
 8002ee2:	049b      	lsls	r3, r3, #18
 8002ee4:	4013      	ands	r3, r2
 8002ee6:	d1dc      	bne.n	8002ea2 <HAL_RCC_OscConfig+0x676>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002ee8:	4b37      	ldr	r3, [pc, #220]	; (8002fc8 <HAL_RCC_OscConfig+0x79c>)
 8002eea:	68db      	ldr	r3, [r3, #12]
 8002eec:	4a37      	ldr	r2, [pc, #220]	; (8002fcc <HAL_RCC_OscConfig+0x7a0>)
 8002eee:	4013      	ands	r3, r2
 8002ef0:	0019      	movs	r1, r3
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002efa:	431a      	orrs	r2, r3
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002f00:	431a      	orrs	r2, r3
 8002f02:	4b31      	ldr	r3, [pc, #196]	; (8002fc8 <HAL_RCC_OscConfig+0x79c>)
 8002f04:	430a      	orrs	r2, r1
 8002f06:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002f08:	4b2f      	ldr	r3, [pc, #188]	; (8002fc8 <HAL_RCC_OscConfig+0x79c>)
 8002f0a:	681a      	ldr	r2, [r3, #0]
 8002f0c:	4b2e      	ldr	r3, [pc, #184]	; (8002fc8 <HAL_RCC_OscConfig+0x79c>)
 8002f0e:	2180      	movs	r1, #128	; 0x80
 8002f10:	0449      	lsls	r1, r1, #17
 8002f12:	430a      	orrs	r2, r1
 8002f14:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f16:	f7ff f921 	bl	800215c <HAL_GetTick>
 8002f1a:	0003      	movs	r3, r0
 8002f1c:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8002f1e:	e008      	b.n	8002f32 <HAL_RCC_OscConfig+0x706>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002f20:	f7ff f91c 	bl	800215c <HAL_GetTick>
 8002f24:	0002      	movs	r2, r0
 8002f26:	697b      	ldr	r3, [r7, #20]
 8002f28:	1ad3      	subs	r3, r2, r3
 8002f2a:	2b02      	cmp	r3, #2
 8002f2c:	d901      	bls.n	8002f32 <HAL_RCC_OscConfig+0x706>
          {
            return HAL_TIMEOUT;
 8002f2e:	2303      	movs	r3, #3
 8002f30:	e045      	b.n	8002fbe <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8002f32:	4b25      	ldr	r3, [pc, #148]	; (8002fc8 <HAL_RCC_OscConfig+0x79c>)
 8002f34:	681a      	ldr	r2, [r3, #0]
 8002f36:	2380      	movs	r3, #128	; 0x80
 8002f38:	049b      	lsls	r3, r3, #18
 8002f3a:	4013      	ands	r3, r2
 8002f3c:	d0f0      	beq.n	8002f20 <HAL_RCC_OscConfig+0x6f4>
 8002f3e:	e03d      	b.n	8002fbc <HAL_RCC_OscConfig+0x790>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002f40:	4b21      	ldr	r3, [pc, #132]	; (8002fc8 <HAL_RCC_OscConfig+0x79c>)
 8002f42:	681a      	ldr	r2, [r3, #0]
 8002f44:	4b20      	ldr	r3, [pc, #128]	; (8002fc8 <HAL_RCC_OscConfig+0x79c>)
 8002f46:	4922      	ldr	r1, [pc, #136]	; (8002fd0 <HAL_RCC_OscConfig+0x7a4>)
 8002f48:	400a      	ands	r2, r1
 8002f4a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f4c:	f7ff f906 	bl	800215c <HAL_GetTick>
 8002f50:	0003      	movs	r3, r0
 8002f52:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8002f54:	e008      	b.n	8002f68 <HAL_RCC_OscConfig+0x73c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002f56:	f7ff f901 	bl	800215c <HAL_GetTick>
 8002f5a:	0002      	movs	r2, r0
 8002f5c:	697b      	ldr	r3, [r7, #20]
 8002f5e:	1ad3      	subs	r3, r2, r3
 8002f60:	2b02      	cmp	r3, #2
 8002f62:	d901      	bls.n	8002f68 <HAL_RCC_OscConfig+0x73c>
          {
            return HAL_TIMEOUT;
 8002f64:	2303      	movs	r3, #3
 8002f66:	e02a      	b.n	8002fbe <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8002f68:	4b17      	ldr	r3, [pc, #92]	; (8002fc8 <HAL_RCC_OscConfig+0x79c>)
 8002f6a:	681a      	ldr	r2, [r3, #0]
 8002f6c:	2380      	movs	r3, #128	; 0x80
 8002f6e:	049b      	lsls	r3, r3, #18
 8002f70:	4013      	ands	r3, r2
 8002f72:	d1f0      	bne.n	8002f56 <HAL_RCC_OscConfig+0x72a>
 8002f74:	e022      	b.n	8002fbc <HAL_RCC_OscConfig+0x790>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f7a:	2b01      	cmp	r3, #1
 8002f7c:	d101      	bne.n	8002f82 <HAL_RCC_OscConfig+0x756>
      {
        return HAL_ERROR;
 8002f7e:	2301      	movs	r3, #1
 8002f80:	e01d      	b.n	8002fbe <HAL_RCC_OscConfig+0x792>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002f82:	4b11      	ldr	r3, [pc, #68]	; (8002fc8 <HAL_RCC_OscConfig+0x79c>)
 8002f84:	68db      	ldr	r3, [r3, #12]
 8002f86:	61bb      	str	r3, [r7, #24]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002f88:	69ba      	ldr	r2, [r7, #24]
 8002f8a:	2380      	movs	r3, #128	; 0x80
 8002f8c:	025b      	lsls	r3, r3, #9
 8002f8e:	401a      	ands	r2, r3
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f94:	429a      	cmp	r2, r3
 8002f96:	d10f      	bne.n	8002fb8 <HAL_RCC_OscConfig+0x78c>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8002f98:	69ba      	ldr	r2, [r7, #24]
 8002f9a:	23f0      	movs	r3, #240	; 0xf0
 8002f9c:	039b      	lsls	r3, r3, #14
 8002f9e:	401a      	ands	r2, r3
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002fa4:	429a      	cmp	r2, r3
 8002fa6:	d107      	bne.n	8002fb8 <HAL_RCC_OscConfig+0x78c>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8002fa8:	69ba      	ldr	r2, [r7, #24]
 8002faa:	23c0      	movs	r3, #192	; 0xc0
 8002fac:	041b      	lsls	r3, r3, #16
 8002fae:	401a      	ands	r2, r3
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8002fb4:	429a      	cmp	r2, r3
 8002fb6:	d001      	beq.n	8002fbc <HAL_RCC_OscConfig+0x790>
        {
          return HAL_ERROR;
 8002fb8:	2301      	movs	r3, #1
 8002fba:	e000      	b.n	8002fbe <HAL_RCC_OscConfig+0x792>
        }
      }
    }
  }
  return HAL_OK;
 8002fbc:	2300      	movs	r3, #0
}
 8002fbe:	0018      	movs	r0, r3
 8002fc0:	46bd      	mov	sp, r7
 8002fc2:	b00a      	add	sp, #40	; 0x28
 8002fc4:	bdb0      	pop	{r4, r5, r7, pc}
 8002fc6:	46c0      	nop			; (mov r8, r8)
 8002fc8:	40021000 	.word	0x40021000
 8002fcc:	ff02ffff 	.word	0xff02ffff
 8002fd0:	feffffff 	.word	0xfeffffff

08002fd4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002fd4:	b5b0      	push	{r4, r5, r7, lr}
 8002fd6:	b084      	sub	sp, #16
 8002fd8:	af00      	add	r7, sp, #0
 8002fda:	6078      	str	r0, [r7, #4]
 8002fdc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	d101      	bne.n	8002fe8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002fe4:	2301      	movs	r3, #1
 8002fe6:	e128      	b.n	800323a <HAL_RCC_ClockConfig+0x266>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002fe8:	4b96      	ldr	r3, [pc, #600]	; (8003244 <HAL_RCC_ClockConfig+0x270>)
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	2201      	movs	r2, #1
 8002fee:	4013      	ands	r3, r2
 8002ff0:	683a      	ldr	r2, [r7, #0]
 8002ff2:	429a      	cmp	r2, r3
 8002ff4:	d91e      	bls.n	8003034 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002ff6:	4b93      	ldr	r3, [pc, #588]	; (8003244 <HAL_RCC_ClockConfig+0x270>)
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	2201      	movs	r2, #1
 8002ffc:	4393      	bics	r3, r2
 8002ffe:	0019      	movs	r1, r3
 8003000:	4b90      	ldr	r3, [pc, #576]	; (8003244 <HAL_RCC_ClockConfig+0x270>)
 8003002:	683a      	ldr	r2, [r7, #0]
 8003004:	430a      	orrs	r2, r1
 8003006:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8003008:	f7ff f8a8 	bl	800215c <HAL_GetTick>
 800300c:	0003      	movs	r3, r0
 800300e:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003010:	e009      	b.n	8003026 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003012:	f7ff f8a3 	bl	800215c <HAL_GetTick>
 8003016:	0002      	movs	r2, r0
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	1ad3      	subs	r3, r2, r3
 800301c:	4a8a      	ldr	r2, [pc, #552]	; (8003248 <HAL_RCC_ClockConfig+0x274>)
 800301e:	4293      	cmp	r3, r2
 8003020:	d901      	bls.n	8003026 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8003022:	2303      	movs	r3, #3
 8003024:	e109      	b.n	800323a <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003026:	4b87      	ldr	r3, [pc, #540]	; (8003244 <HAL_RCC_ClockConfig+0x270>)
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	2201      	movs	r2, #1
 800302c:	4013      	ands	r3, r2
 800302e:	683a      	ldr	r2, [r7, #0]
 8003030:	429a      	cmp	r2, r3
 8003032:	d1ee      	bne.n	8003012 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	2202      	movs	r2, #2
 800303a:	4013      	ands	r3, r2
 800303c:	d009      	beq.n	8003052 <HAL_RCC_ClockConfig+0x7e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800303e:	4b83      	ldr	r3, [pc, #524]	; (800324c <HAL_RCC_ClockConfig+0x278>)
 8003040:	68db      	ldr	r3, [r3, #12]
 8003042:	22f0      	movs	r2, #240	; 0xf0
 8003044:	4393      	bics	r3, r2
 8003046:	0019      	movs	r1, r3
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	689a      	ldr	r2, [r3, #8]
 800304c:	4b7f      	ldr	r3, [pc, #508]	; (800324c <HAL_RCC_ClockConfig+0x278>)
 800304e:	430a      	orrs	r2, r1
 8003050:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	2201      	movs	r2, #1
 8003058:	4013      	ands	r3, r2
 800305a:	d100      	bne.n	800305e <HAL_RCC_ClockConfig+0x8a>
 800305c:	e089      	b.n	8003172 <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	685b      	ldr	r3, [r3, #4]
 8003062:	2b02      	cmp	r3, #2
 8003064:	d107      	bne.n	8003076 <HAL_RCC_ClockConfig+0xa2>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003066:	4b79      	ldr	r3, [pc, #484]	; (800324c <HAL_RCC_ClockConfig+0x278>)
 8003068:	681a      	ldr	r2, [r3, #0]
 800306a:	2380      	movs	r3, #128	; 0x80
 800306c:	029b      	lsls	r3, r3, #10
 800306e:	4013      	ands	r3, r2
 8003070:	d120      	bne.n	80030b4 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8003072:	2301      	movs	r3, #1
 8003074:	e0e1      	b.n	800323a <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	685b      	ldr	r3, [r3, #4]
 800307a:	2b03      	cmp	r3, #3
 800307c:	d107      	bne.n	800308e <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800307e:	4b73      	ldr	r3, [pc, #460]	; (800324c <HAL_RCC_ClockConfig+0x278>)
 8003080:	681a      	ldr	r2, [r3, #0]
 8003082:	2380      	movs	r3, #128	; 0x80
 8003084:	049b      	lsls	r3, r3, #18
 8003086:	4013      	ands	r3, r2
 8003088:	d114      	bne.n	80030b4 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 800308a:	2301      	movs	r3, #1
 800308c:	e0d5      	b.n	800323a <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	685b      	ldr	r3, [r3, #4]
 8003092:	2b01      	cmp	r3, #1
 8003094:	d106      	bne.n	80030a4 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003096:	4b6d      	ldr	r3, [pc, #436]	; (800324c <HAL_RCC_ClockConfig+0x278>)
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	2204      	movs	r2, #4
 800309c:	4013      	ands	r3, r2
 800309e:	d109      	bne.n	80030b4 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80030a0:	2301      	movs	r3, #1
 80030a2:	e0ca      	b.n	800323a <HAL_RCC_ClockConfig+0x266>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80030a4:	4b69      	ldr	r3, [pc, #420]	; (800324c <HAL_RCC_ClockConfig+0x278>)
 80030a6:	681a      	ldr	r2, [r3, #0]
 80030a8:	2380      	movs	r3, #128	; 0x80
 80030aa:	009b      	lsls	r3, r3, #2
 80030ac:	4013      	ands	r3, r2
 80030ae:	d101      	bne.n	80030b4 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80030b0:	2301      	movs	r3, #1
 80030b2:	e0c2      	b.n	800323a <HAL_RCC_ClockConfig+0x266>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80030b4:	4b65      	ldr	r3, [pc, #404]	; (800324c <HAL_RCC_ClockConfig+0x278>)
 80030b6:	68db      	ldr	r3, [r3, #12]
 80030b8:	2203      	movs	r2, #3
 80030ba:	4393      	bics	r3, r2
 80030bc:	0019      	movs	r1, r3
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	685a      	ldr	r2, [r3, #4]
 80030c2:	4b62      	ldr	r3, [pc, #392]	; (800324c <HAL_RCC_ClockConfig+0x278>)
 80030c4:	430a      	orrs	r2, r1
 80030c6:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80030c8:	f7ff f848 	bl	800215c <HAL_GetTick>
 80030cc:	0003      	movs	r3, r0
 80030ce:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	685b      	ldr	r3, [r3, #4]
 80030d4:	2b02      	cmp	r3, #2
 80030d6:	d111      	bne.n	80030fc <HAL_RCC_ClockConfig+0x128>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80030d8:	e009      	b.n	80030ee <HAL_RCC_ClockConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80030da:	f7ff f83f 	bl	800215c <HAL_GetTick>
 80030de:	0002      	movs	r2, r0
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	1ad3      	subs	r3, r2, r3
 80030e4:	4a58      	ldr	r2, [pc, #352]	; (8003248 <HAL_RCC_ClockConfig+0x274>)
 80030e6:	4293      	cmp	r3, r2
 80030e8:	d901      	bls.n	80030ee <HAL_RCC_ClockConfig+0x11a>
        {
          return HAL_TIMEOUT;
 80030ea:	2303      	movs	r3, #3
 80030ec:	e0a5      	b.n	800323a <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80030ee:	4b57      	ldr	r3, [pc, #348]	; (800324c <HAL_RCC_ClockConfig+0x278>)
 80030f0:	68db      	ldr	r3, [r3, #12]
 80030f2:	220c      	movs	r2, #12
 80030f4:	4013      	ands	r3, r2
 80030f6:	2b08      	cmp	r3, #8
 80030f8:	d1ef      	bne.n	80030da <HAL_RCC_ClockConfig+0x106>
 80030fa:	e03a      	b.n	8003172 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	685b      	ldr	r3, [r3, #4]
 8003100:	2b03      	cmp	r3, #3
 8003102:	d111      	bne.n	8003128 <HAL_RCC_ClockConfig+0x154>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003104:	e009      	b.n	800311a <HAL_RCC_ClockConfig+0x146>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003106:	f7ff f829 	bl	800215c <HAL_GetTick>
 800310a:	0002      	movs	r2, r0
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	1ad3      	subs	r3, r2, r3
 8003110:	4a4d      	ldr	r2, [pc, #308]	; (8003248 <HAL_RCC_ClockConfig+0x274>)
 8003112:	4293      	cmp	r3, r2
 8003114:	d901      	bls.n	800311a <HAL_RCC_ClockConfig+0x146>
        {
          return HAL_TIMEOUT;
 8003116:	2303      	movs	r3, #3
 8003118:	e08f      	b.n	800323a <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800311a:	4b4c      	ldr	r3, [pc, #304]	; (800324c <HAL_RCC_ClockConfig+0x278>)
 800311c:	68db      	ldr	r3, [r3, #12]
 800311e:	220c      	movs	r2, #12
 8003120:	4013      	ands	r3, r2
 8003122:	2b0c      	cmp	r3, #12
 8003124:	d1ef      	bne.n	8003106 <HAL_RCC_ClockConfig+0x132>
 8003126:	e024      	b.n	8003172 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	685b      	ldr	r3, [r3, #4]
 800312c:	2b01      	cmp	r3, #1
 800312e:	d11b      	bne.n	8003168 <HAL_RCC_ClockConfig+0x194>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8003130:	e009      	b.n	8003146 <HAL_RCC_ClockConfig+0x172>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003132:	f7ff f813 	bl	800215c <HAL_GetTick>
 8003136:	0002      	movs	r2, r0
 8003138:	68fb      	ldr	r3, [r7, #12]
 800313a:	1ad3      	subs	r3, r2, r3
 800313c:	4a42      	ldr	r2, [pc, #264]	; (8003248 <HAL_RCC_ClockConfig+0x274>)
 800313e:	4293      	cmp	r3, r2
 8003140:	d901      	bls.n	8003146 <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
 8003142:	2303      	movs	r3, #3
 8003144:	e079      	b.n	800323a <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8003146:	4b41      	ldr	r3, [pc, #260]	; (800324c <HAL_RCC_ClockConfig+0x278>)
 8003148:	68db      	ldr	r3, [r3, #12]
 800314a:	220c      	movs	r2, #12
 800314c:	4013      	ands	r3, r2
 800314e:	2b04      	cmp	r3, #4
 8003150:	d1ef      	bne.n	8003132 <HAL_RCC_ClockConfig+0x15e>
 8003152:	e00e      	b.n	8003172 <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003154:	f7ff f802 	bl	800215c <HAL_GetTick>
 8003158:	0002      	movs	r2, r0
 800315a:	68fb      	ldr	r3, [r7, #12]
 800315c:	1ad3      	subs	r3, r2, r3
 800315e:	4a3a      	ldr	r2, [pc, #232]	; (8003248 <HAL_RCC_ClockConfig+0x274>)
 8003160:	4293      	cmp	r3, r2
 8003162:	d901      	bls.n	8003168 <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_TIMEOUT;
 8003164:	2303      	movs	r3, #3
 8003166:	e068      	b.n	800323a <HAL_RCC_ClockConfig+0x266>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8003168:	4b38      	ldr	r3, [pc, #224]	; (800324c <HAL_RCC_ClockConfig+0x278>)
 800316a:	68db      	ldr	r3, [r3, #12]
 800316c:	220c      	movs	r2, #12
 800316e:	4013      	ands	r3, r2
 8003170:	d1f0      	bne.n	8003154 <HAL_RCC_ClockConfig+0x180>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003172:	4b34      	ldr	r3, [pc, #208]	; (8003244 <HAL_RCC_ClockConfig+0x270>)
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	2201      	movs	r2, #1
 8003178:	4013      	ands	r3, r2
 800317a:	683a      	ldr	r2, [r7, #0]
 800317c:	429a      	cmp	r2, r3
 800317e:	d21e      	bcs.n	80031be <HAL_RCC_ClockConfig+0x1ea>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003180:	4b30      	ldr	r3, [pc, #192]	; (8003244 <HAL_RCC_ClockConfig+0x270>)
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	2201      	movs	r2, #1
 8003186:	4393      	bics	r3, r2
 8003188:	0019      	movs	r1, r3
 800318a:	4b2e      	ldr	r3, [pc, #184]	; (8003244 <HAL_RCC_ClockConfig+0x270>)
 800318c:	683a      	ldr	r2, [r7, #0]
 800318e:	430a      	orrs	r2, r1
 8003190:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8003192:	f7fe ffe3 	bl	800215c <HAL_GetTick>
 8003196:	0003      	movs	r3, r0
 8003198:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800319a:	e009      	b.n	80031b0 <HAL_RCC_ClockConfig+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800319c:	f7fe ffde 	bl	800215c <HAL_GetTick>
 80031a0:	0002      	movs	r2, r0
 80031a2:	68fb      	ldr	r3, [r7, #12]
 80031a4:	1ad3      	subs	r3, r2, r3
 80031a6:	4a28      	ldr	r2, [pc, #160]	; (8003248 <HAL_RCC_ClockConfig+0x274>)
 80031a8:	4293      	cmp	r3, r2
 80031aa:	d901      	bls.n	80031b0 <HAL_RCC_ClockConfig+0x1dc>
      {
        return HAL_TIMEOUT;
 80031ac:	2303      	movs	r3, #3
 80031ae:	e044      	b.n	800323a <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80031b0:	4b24      	ldr	r3, [pc, #144]	; (8003244 <HAL_RCC_ClockConfig+0x270>)
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	2201      	movs	r2, #1
 80031b6:	4013      	ands	r3, r2
 80031b8:	683a      	ldr	r2, [r7, #0]
 80031ba:	429a      	cmp	r2, r3
 80031bc:	d1ee      	bne.n	800319c <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	2204      	movs	r2, #4
 80031c4:	4013      	ands	r3, r2
 80031c6:	d009      	beq.n	80031dc <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80031c8:	4b20      	ldr	r3, [pc, #128]	; (800324c <HAL_RCC_ClockConfig+0x278>)
 80031ca:	68db      	ldr	r3, [r3, #12]
 80031cc:	4a20      	ldr	r2, [pc, #128]	; (8003250 <HAL_RCC_ClockConfig+0x27c>)
 80031ce:	4013      	ands	r3, r2
 80031d0:	0019      	movs	r1, r3
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	68da      	ldr	r2, [r3, #12]
 80031d6:	4b1d      	ldr	r3, [pc, #116]	; (800324c <HAL_RCC_ClockConfig+0x278>)
 80031d8:	430a      	orrs	r2, r1
 80031da:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	2208      	movs	r2, #8
 80031e2:	4013      	ands	r3, r2
 80031e4:	d00a      	beq.n	80031fc <HAL_RCC_ClockConfig+0x228>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80031e6:	4b19      	ldr	r3, [pc, #100]	; (800324c <HAL_RCC_ClockConfig+0x278>)
 80031e8:	68db      	ldr	r3, [r3, #12]
 80031ea:	4a1a      	ldr	r2, [pc, #104]	; (8003254 <HAL_RCC_ClockConfig+0x280>)
 80031ec:	4013      	ands	r3, r2
 80031ee:	0019      	movs	r1, r3
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	691b      	ldr	r3, [r3, #16]
 80031f4:	00da      	lsls	r2, r3, #3
 80031f6:	4b15      	ldr	r3, [pc, #84]	; (800324c <HAL_RCC_ClockConfig+0x278>)
 80031f8:	430a      	orrs	r2, r1
 80031fa:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80031fc:	f000 f832 	bl	8003264 <HAL_RCC_GetSysClockFreq>
 8003200:	0001      	movs	r1, r0
 8003202:	4b12      	ldr	r3, [pc, #72]	; (800324c <HAL_RCC_ClockConfig+0x278>)
 8003204:	68db      	ldr	r3, [r3, #12]
 8003206:	091b      	lsrs	r3, r3, #4
 8003208:	220f      	movs	r2, #15
 800320a:	4013      	ands	r3, r2
 800320c:	4a12      	ldr	r2, [pc, #72]	; (8003258 <HAL_RCC_ClockConfig+0x284>)
 800320e:	5cd3      	ldrb	r3, [r2, r3]
 8003210:	000a      	movs	r2, r1
 8003212:	40da      	lsrs	r2, r3
 8003214:	4b11      	ldr	r3, [pc, #68]	; (800325c <HAL_RCC_ClockConfig+0x288>)
 8003216:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8003218:	4b11      	ldr	r3, [pc, #68]	; (8003260 <HAL_RCC_ClockConfig+0x28c>)
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	250b      	movs	r5, #11
 800321e:	197c      	adds	r4, r7, r5
 8003220:	0018      	movs	r0, r3
 8003222:	f7fe ff55 	bl	80020d0 <HAL_InitTick>
 8003226:	0003      	movs	r3, r0
 8003228:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 800322a:	197b      	adds	r3, r7, r5
 800322c:	781b      	ldrb	r3, [r3, #0]
 800322e:	2b00      	cmp	r3, #0
 8003230:	d002      	beq.n	8003238 <HAL_RCC_ClockConfig+0x264>
  {
    return status;
 8003232:	197b      	adds	r3, r7, r5
 8003234:	781b      	ldrb	r3, [r3, #0]
 8003236:	e000      	b.n	800323a <HAL_RCC_ClockConfig+0x266>
  }

  return HAL_OK;
 8003238:	2300      	movs	r3, #0
}
 800323a:	0018      	movs	r0, r3
 800323c:	46bd      	mov	sp, r7
 800323e:	b004      	add	sp, #16
 8003240:	bdb0      	pop	{r4, r5, r7, pc}
 8003242:	46c0      	nop			; (mov r8, r8)
 8003244:	40022000 	.word	0x40022000
 8003248:	00001388 	.word	0x00001388
 800324c:	40021000 	.word	0x40021000
 8003250:	fffff8ff 	.word	0xfffff8ff
 8003254:	ffffc7ff 	.word	0xffffc7ff
 8003258:	08006040 	.word	0x08006040
 800325c:	20000280 	.word	0x20000280
 8003260:	20000284 	.word	0x20000284

08003264 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003264:	b5b0      	push	{r4, r5, r7, lr}
 8003266:	b08e      	sub	sp, #56	; 0x38
 8003268:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 800326a:	4b4c      	ldr	r3, [pc, #304]	; (800339c <HAL_RCC_GetSysClockFreq+0x138>)
 800326c:	68db      	ldr	r3, [r3, #12]
 800326e:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003270:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003272:	230c      	movs	r3, #12
 8003274:	4013      	ands	r3, r2
 8003276:	2b0c      	cmp	r3, #12
 8003278:	d014      	beq.n	80032a4 <HAL_RCC_GetSysClockFreq+0x40>
 800327a:	d900      	bls.n	800327e <HAL_RCC_GetSysClockFreq+0x1a>
 800327c:	e07b      	b.n	8003376 <HAL_RCC_GetSysClockFreq+0x112>
 800327e:	2b04      	cmp	r3, #4
 8003280:	d002      	beq.n	8003288 <HAL_RCC_GetSysClockFreq+0x24>
 8003282:	2b08      	cmp	r3, #8
 8003284:	d00b      	beq.n	800329e <HAL_RCC_GetSysClockFreq+0x3a>
 8003286:	e076      	b.n	8003376 <HAL_RCC_GetSysClockFreq+0x112>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8003288:	4b44      	ldr	r3, [pc, #272]	; (800339c <HAL_RCC_GetSysClockFreq+0x138>)
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	2210      	movs	r2, #16
 800328e:	4013      	ands	r3, r2
 8003290:	d002      	beq.n	8003298 <HAL_RCC_GetSysClockFreq+0x34>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 8003292:	4b43      	ldr	r3, [pc, #268]	; (80033a0 <HAL_RCC_GetSysClockFreq+0x13c>)
 8003294:	633b      	str	r3, [r7, #48]	; 0x30
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 8003296:	e07c      	b.n	8003392 <HAL_RCC_GetSysClockFreq+0x12e>
        sysclockfreq =  HSI_VALUE;
 8003298:	4b42      	ldr	r3, [pc, #264]	; (80033a4 <HAL_RCC_GetSysClockFreq+0x140>)
 800329a:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 800329c:	e079      	b.n	8003392 <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800329e:	4b42      	ldr	r3, [pc, #264]	; (80033a8 <HAL_RCC_GetSysClockFreq+0x144>)
 80032a0:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80032a2:	e076      	b.n	8003392 <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 80032a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80032a6:	0c9a      	lsrs	r2, r3, #18
 80032a8:	230f      	movs	r3, #15
 80032aa:	401a      	ands	r2, r3
 80032ac:	4b3f      	ldr	r3, [pc, #252]	; (80033ac <HAL_RCC_GetSysClockFreq+0x148>)
 80032ae:	5c9b      	ldrb	r3, [r3, r2]
 80032b0:	62bb      	str	r3, [r7, #40]	; 0x28
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 80032b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80032b4:	0d9a      	lsrs	r2, r3, #22
 80032b6:	2303      	movs	r3, #3
 80032b8:	4013      	ands	r3, r2
 80032ba:	3301      	adds	r3, #1
 80032bc:	627b      	str	r3, [r7, #36]	; 0x24
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80032be:	4b37      	ldr	r3, [pc, #220]	; (800339c <HAL_RCC_GetSysClockFreq+0x138>)
 80032c0:	68da      	ldr	r2, [r3, #12]
 80032c2:	2380      	movs	r3, #128	; 0x80
 80032c4:	025b      	lsls	r3, r3, #9
 80032c6:	4013      	ands	r3, r2
 80032c8:	d01a      	beq.n	8003300 <HAL_RCC_GetSysClockFreq+0x9c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 80032ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80032cc:	61bb      	str	r3, [r7, #24]
 80032ce:	2300      	movs	r3, #0
 80032d0:	61fb      	str	r3, [r7, #28]
 80032d2:	4a35      	ldr	r2, [pc, #212]	; (80033a8 <HAL_RCC_GetSysClockFreq+0x144>)
 80032d4:	2300      	movs	r3, #0
 80032d6:	69b8      	ldr	r0, [r7, #24]
 80032d8:	69f9      	ldr	r1, [r7, #28]
 80032da:	f7fd f8bd 	bl	8000458 <__aeabi_lmul>
 80032de:	0002      	movs	r2, r0
 80032e0:	000b      	movs	r3, r1
 80032e2:	0010      	movs	r0, r2
 80032e4:	0019      	movs	r1, r3
 80032e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032e8:	613b      	str	r3, [r7, #16]
 80032ea:	2300      	movs	r3, #0
 80032ec:	617b      	str	r3, [r7, #20]
 80032ee:	693a      	ldr	r2, [r7, #16]
 80032f0:	697b      	ldr	r3, [r7, #20]
 80032f2:	f7fd f891 	bl	8000418 <__aeabi_uldivmod>
 80032f6:	0002      	movs	r2, r0
 80032f8:	000b      	movs	r3, r1
 80032fa:	0013      	movs	r3, r2
 80032fc:	637b      	str	r3, [r7, #52]	; 0x34
 80032fe:	e037      	b.n	8003370 <HAL_RCC_GetSysClockFreq+0x10c>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8003300:	4b26      	ldr	r3, [pc, #152]	; (800339c <HAL_RCC_GetSysClockFreq+0x138>)
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	2210      	movs	r2, #16
 8003306:	4013      	ands	r3, r2
 8003308:	d01a      	beq.n	8003340 <HAL_RCC_GetSysClockFreq+0xdc>
        {
          pllvco = (uint32_t)((((uint64_t)(HSI_VALUE >> 2)) * (uint64_t)pllm) / (uint64_t)plld);
 800330a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800330c:	60bb      	str	r3, [r7, #8]
 800330e:	2300      	movs	r3, #0
 8003310:	60fb      	str	r3, [r7, #12]
 8003312:	4a23      	ldr	r2, [pc, #140]	; (80033a0 <HAL_RCC_GetSysClockFreq+0x13c>)
 8003314:	2300      	movs	r3, #0
 8003316:	68b8      	ldr	r0, [r7, #8]
 8003318:	68f9      	ldr	r1, [r7, #12]
 800331a:	f7fd f89d 	bl	8000458 <__aeabi_lmul>
 800331e:	0002      	movs	r2, r0
 8003320:	000b      	movs	r3, r1
 8003322:	0010      	movs	r0, r2
 8003324:	0019      	movs	r1, r3
 8003326:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003328:	603b      	str	r3, [r7, #0]
 800332a:	2300      	movs	r3, #0
 800332c:	607b      	str	r3, [r7, #4]
 800332e:	683a      	ldr	r2, [r7, #0]
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	f7fd f871 	bl	8000418 <__aeabi_uldivmod>
 8003336:	0002      	movs	r2, r0
 8003338:	000b      	movs	r3, r1
 800333a:	0013      	movs	r3, r2
 800333c:	637b      	str	r3, [r7, #52]	; 0x34
 800333e:	e017      	b.n	8003370 <HAL_RCC_GetSysClockFreq+0x10c>
        }
        else
        {
         pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8003340:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003342:	0018      	movs	r0, r3
 8003344:	2300      	movs	r3, #0
 8003346:	0019      	movs	r1, r3
 8003348:	4a16      	ldr	r2, [pc, #88]	; (80033a4 <HAL_RCC_GetSysClockFreq+0x140>)
 800334a:	2300      	movs	r3, #0
 800334c:	f7fd f884 	bl	8000458 <__aeabi_lmul>
 8003350:	0002      	movs	r2, r0
 8003352:	000b      	movs	r3, r1
 8003354:	0010      	movs	r0, r2
 8003356:	0019      	movs	r1, r3
 8003358:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800335a:	001c      	movs	r4, r3
 800335c:	2300      	movs	r3, #0
 800335e:	001d      	movs	r5, r3
 8003360:	0022      	movs	r2, r4
 8003362:	002b      	movs	r3, r5
 8003364:	f7fd f858 	bl	8000418 <__aeabi_uldivmod>
 8003368:	0002      	movs	r2, r0
 800336a:	000b      	movs	r3, r1
 800336c:	0013      	movs	r3, r2
 800336e:	637b      	str	r3, [r7, #52]	; 0x34
        }
      }
      sysclockfreq = pllvco;
 8003370:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003372:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8003374:	e00d      	b.n	8003392 <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8003376:	4b09      	ldr	r3, [pc, #36]	; (800339c <HAL_RCC_GetSysClockFreq+0x138>)
 8003378:	685b      	ldr	r3, [r3, #4]
 800337a:	0b5b      	lsrs	r3, r3, #13
 800337c:	2207      	movs	r2, #7
 800337e:	4013      	ands	r3, r2
 8003380:	623b      	str	r3, [r7, #32]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8003382:	6a3b      	ldr	r3, [r7, #32]
 8003384:	3301      	adds	r3, #1
 8003386:	2280      	movs	r2, #128	; 0x80
 8003388:	0212      	lsls	r2, r2, #8
 800338a:	409a      	lsls	r2, r3
 800338c:	0013      	movs	r3, r2
 800338e:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8003390:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8003392:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8003394:	0018      	movs	r0, r3
 8003396:	46bd      	mov	sp, r7
 8003398:	b00e      	add	sp, #56	; 0x38
 800339a:	bdb0      	pop	{r4, r5, r7, pc}
 800339c:	40021000 	.word	0x40021000
 80033a0:	003d0900 	.word	0x003d0900
 80033a4:	00f42400 	.word	0x00f42400
 80033a8:	007a1200 	.word	0x007a1200
 80033ac:	08006058 	.word	0x08006058

080033b0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80033b0:	b580      	push	{r7, lr}
 80033b2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80033b4:	4b02      	ldr	r3, [pc, #8]	; (80033c0 <HAL_RCC_GetHCLKFreq+0x10>)
 80033b6:	681b      	ldr	r3, [r3, #0]
}
 80033b8:	0018      	movs	r0, r3
 80033ba:	46bd      	mov	sp, r7
 80033bc:	bd80      	pop	{r7, pc}
 80033be:	46c0      	nop			; (mov r8, r8)
 80033c0:	20000280 	.word	0x20000280

080033c4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80033c4:	b580      	push	{r7, lr}
 80033c6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80033c8:	f7ff fff2 	bl	80033b0 <HAL_RCC_GetHCLKFreq>
 80033cc:	0001      	movs	r1, r0
 80033ce:	4b06      	ldr	r3, [pc, #24]	; (80033e8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80033d0:	68db      	ldr	r3, [r3, #12]
 80033d2:	0a1b      	lsrs	r3, r3, #8
 80033d4:	2207      	movs	r2, #7
 80033d6:	4013      	ands	r3, r2
 80033d8:	4a04      	ldr	r2, [pc, #16]	; (80033ec <HAL_RCC_GetPCLK1Freq+0x28>)
 80033da:	5cd3      	ldrb	r3, [r2, r3]
 80033dc:	40d9      	lsrs	r1, r3
 80033de:	000b      	movs	r3, r1
}
 80033e0:	0018      	movs	r0, r3
 80033e2:	46bd      	mov	sp, r7
 80033e4:	bd80      	pop	{r7, pc}
 80033e6:	46c0      	nop			; (mov r8, r8)
 80033e8:	40021000 	.word	0x40021000
 80033ec:	08006050 	.word	0x08006050

080033f0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80033f0:	b580      	push	{r7, lr}
 80033f2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80033f4:	f7ff ffdc 	bl	80033b0 <HAL_RCC_GetHCLKFreq>
 80033f8:	0001      	movs	r1, r0
 80033fa:	4b06      	ldr	r3, [pc, #24]	; (8003414 <HAL_RCC_GetPCLK2Freq+0x24>)
 80033fc:	68db      	ldr	r3, [r3, #12]
 80033fe:	0adb      	lsrs	r3, r3, #11
 8003400:	2207      	movs	r2, #7
 8003402:	4013      	ands	r3, r2
 8003404:	4a04      	ldr	r2, [pc, #16]	; (8003418 <HAL_RCC_GetPCLK2Freq+0x28>)
 8003406:	5cd3      	ldrb	r3, [r2, r3]
 8003408:	40d9      	lsrs	r1, r3
 800340a:	000b      	movs	r3, r1
}
 800340c:	0018      	movs	r0, r3
 800340e:	46bd      	mov	sp, r7
 8003410:	bd80      	pop	{r7, pc}
 8003412:	46c0      	nop			; (mov r8, r8)
 8003414:	40021000 	.word	0x40021000
 8003418:	08006050 	.word	0x08006050

0800341c <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800341c:	b580      	push	{r7, lr}
 800341e:	b086      	sub	sp, #24
 8003420:	af00      	add	r7, sp, #0
 8003422:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_reg;
  FlagStatus       pwrclkchanged = RESET;
 8003424:	2317      	movs	r3, #23
 8003426:	18fb      	adds	r3, r7, r3
 8003428:	2200      	movs	r2, #0
 800342a:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	2220      	movs	r2, #32
 8003432:	4013      	ands	r3, r2
 8003434:	d106      	bne.n	8003444 <HAL_RCCEx_PeriphCLKConfig+0x28>
#if defined(LCD)
   || (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	681a      	ldr	r2, [r3, #0]
 800343a:	2380      	movs	r3, #128	; 0x80
 800343c:	011b      	lsls	r3, r3, #4
 800343e:	4013      	ands	r3, r2
 8003440:	d100      	bne.n	8003444 <HAL_RCCEx_PeriphCLKConfig+0x28>
 8003442:	e0d9      	b.n	80035f8 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
#endif /* LCD */

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003444:	4ba4      	ldr	r3, [pc, #656]	; (80036d8 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8003446:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003448:	2380      	movs	r3, #128	; 0x80
 800344a:	055b      	lsls	r3, r3, #21
 800344c:	4013      	ands	r3, r2
 800344e:	d10a      	bne.n	8003466 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003450:	4ba1      	ldr	r3, [pc, #644]	; (80036d8 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8003452:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003454:	4ba0      	ldr	r3, [pc, #640]	; (80036d8 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8003456:	2180      	movs	r1, #128	; 0x80
 8003458:	0549      	lsls	r1, r1, #21
 800345a:	430a      	orrs	r2, r1
 800345c:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 800345e:	2317      	movs	r3, #23
 8003460:	18fb      	adds	r3, r7, r3
 8003462:	2201      	movs	r2, #1
 8003464:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003466:	4b9d      	ldr	r3, [pc, #628]	; (80036dc <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 8003468:	681a      	ldr	r2, [r3, #0]
 800346a:	2380      	movs	r3, #128	; 0x80
 800346c:	005b      	lsls	r3, r3, #1
 800346e:	4013      	ands	r3, r2
 8003470:	d11a      	bne.n	80034a8 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003472:	4b9a      	ldr	r3, [pc, #616]	; (80036dc <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 8003474:	681a      	ldr	r2, [r3, #0]
 8003476:	4b99      	ldr	r3, [pc, #612]	; (80036dc <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 8003478:	2180      	movs	r1, #128	; 0x80
 800347a:	0049      	lsls	r1, r1, #1
 800347c:	430a      	orrs	r2, r1
 800347e:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003480:	f7fe fe6c 	bl	800215c <HAL_GetTick>
 8003484:	0003      	movs	r3, r0
 8003486:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003488:	e008      	b.n	800349c <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800348a:	f7fe fe67 	bl	800215c <HAL_GetTick>
 800348e:	0002      	movs	r2, r0
 8003490:	693b      	ldr	r3, [r7, #16]
 8003492:	1ad3      	subs	r3, r2, r3
 8003494:	2b64      	cmp	r3, #100	; 0x64
 8003496:	d901      	bls.n	800349c <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8003498:	2303      	movs	r3, #3
 800349a:	e118      	b.n	80036ce <HAL_RCCEx_PeriphCLKConfig+0x2b2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800349c:	4b8f      	ldr	r3, [pc, #572]	; (80036dc <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 800349e:	681a      	ldr	r2, [r3, #0]
 80034a0:	2380      	movs	r3, #128	; 0x80
 80034a2:	005b      	lsls	r3, r3, #1
 80034a4:	4013      	ands	r3, r2
 80034a6:	d0f0      	beq.n	800348a <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 80034a8:	4b8b      	ldr	r3, [pc, #556]	; (80036d8 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 80034aa:	681a      	ldr	r2, [r3, #0]
 80034ac:	23c0      	movs	r3, #192	; 0xc0
 80034ae:	039b      	lsls	r3, r3, #14
 80034b0:	4013      	ands	r3, r2
 80034b2:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	685a      	ldr	r2, [r3, #4]
 80034b8:	23c0      	movs	r3, #192	; 0xc0
 80034ba:	039b      	lsls	r3, r3, #14
 80034bc:	4013      	ands	r3, r2
 80034be:	68fa      	ldr	r2, [r7, #12]
 80034c0:	429a      	cmp	r2, r3
 80034c2:	d107      	bne.n	80034d4 <HAL_RCCEx_PeriphCLKConfig+0xb8>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	689a      	ldr	r2, [r3, #8]
 80034c8:	23c0      	movs	r3, #192	; 0xc0
 80034ca:	039b      	lsls	r3, r3, #14
 80034cc:	4013      	ands	r3, r2
 80034ce:	68fa      	ldr	r2, [r7, #12]
 80034d0:	429a      	cmp	r2, r3
 80034d2:	d013      	beq.n	80034fc <HAL_RCCEx_PeriphCLKConfig+0xe0>
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	685a      	ldr	r2, [r3, #4]
 80034d8:	23c0      	movs	r3, #192	; 0xc0
 80034da:	029b      	lsls	r3, r3, #10
 80034dc:	401a      	ands	r2, r3
 80034de:	23c0      	movs	r3, #192	; 0xc0
 80034e0:	029b      	lsls	r3, r3, #10
 80034e2:	429a      	cmp	r2, r3
 80034e4:	d10a      	bne.n	80034fc <HAL_RCCEx_PeriphCLKConfig+0xe0>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80034e6:	4b7c      	ldr	r3, [pc, #496]	; (80036d8 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 80034e8:	681a      	ldr	r2, [r3, #0]
 80034ea:	2380      	movs	r3, #128	; 0x80
 80034ec:	029b      	lsls	r3, r3, #10
 80034ee:	401a      	ands	r2, r3
 80034f0:	2380      	movs	r3, #128	; 0x80
 80034f2:	029b      	lsls	r3, r3, #10
 80034f4:	429a      	cmp	r2, r3
 80034f6:	d101      	bne.n	80034fc <HAL_RCCEx_PeriphCLKConfig+0xe0>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 80034f8:	2301      	movs	r3, #1
 80034fa:	e0e8      	b.n	80036ce <HAL_RCCEx_PeriphCLKConfig+0x2b2>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 80034fc:	4b76      	ldr	r3, [pc, #472]	; (80036d8 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 80034fe:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003500:	23c0      	movs	r3, #192	; 0xc0
 8003502:	029b      	lsls	r3, r3, #10
 8003504:	4013      	ands	r3, r2
 8003506:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	2b00      	cmp	r3, #0
 800350c:	d049      	beq.n	80035a2 <HAL_RCCEx_PeriphCLKConfig+0x186>
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	685a      	ldr	r2, [r3, #4]
 8003512:	23c0      	movs	r3, #192	; 0xc0
 8003514:	029b      	lsls	r3, r3, #10
 8003516:	4013      	ands	r3, r2
 8003518:	68fa      	ldr	r2, [r7, #12]
 800351a:	429a      	cmp	r2, r3
 800351c:	d004      	beq.n	8003528 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	2220      	movs	r2, #32
 8003524:	4013      	ands	r3, r2
 8003526:	d10d      	bne.n	8003544 <HAL_RCCEx_PeriphCLKConfig+0x128>
#if defined(LCD)
      || ((temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CSR_RTCSEL)) \
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	689a      	ldr	r2, [r3, #8]
 800352c:	23c0      	movs	r3, #192	; 0xc0
 800352e:	029b      	lsls	r3, r3, #10
 8003530:	4013      	ands	r3, r2
 8003532:	68fa      	ldr	r2, [r7, #12]
 8003534:	429a      	cmp	r2, r3
 8003536:	d034      	beq.n	80035a2 <HAL_RCCEx_PeriphCLKConfig+0x186>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	681a      	ldr	r2, [r3, #0]
 800353c:	2380      	movs	r3, #128	; 0x80
 800353e:	011b      	lsls	r3, r3, #4
 8003540:	4013      	ands	r3, r2
 8003542:	d02e      	beq.n	80035a2 <HAL_RCCEx_PeriphCLKConfig+0x186>
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 8003544:	4b64      	ldr	r3, [pc, #400]	; (80036d8 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8003546:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003548:	4a65      	ldr	r2, [pc, #404]	; (80036e0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800354a:	4013      	ands	r3, r2
 800354c:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800354e:	4b62      	ldr	r3, [pc, #392]	; (80036d8 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8003550:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003552:	4b61      	ldr	r3, [pc, #388]	; (80036d8 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8003554:	2180      	movs	r1, #128	; 0x80
 8003556:	0309      	lsls	r1, r1, #12
 8003558:	430a      	orrs	r2, r1
 800355a:	651a      	str	r2, [r3, #80]	; 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 800355c:	4b5e      	ldr	r3, [pc, #376]	; (80036d8 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 800355e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003560:	4b5d      	ldr	r3, [pc, #372]	; (80036d8 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8003562:	4960      	ldr	r1, [pc, #384]	; (80036e4 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 8003564:	400a      	ands	r2, r1
 8003566:	651a      	str	r2, [r3, #80]	; 0x50

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 8003568:	4b5b      	ldr	r3, [pc, #364]	; (80036d8 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 800356a:	68fa      	ldr	r2, [r7, #12]
 800356c:	651a      	str	r2, [r3, #80]	; 0x50

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 800356e:	68fa      	ldr	r2, [r7, #12]
 8003570:	2380      	movs	r3, #128	; 0x80
 8003572:	005b      	lsls	r3, r3, #1
 8003574:	4013      	ands	r3, r2
 8003576:	d014      	beq.n	80035a2 <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003578:	f7fe fdf0 	bl	800215c <HAL_GetTick>
 800357c:	0003      	movs	r3, r0
 800357e:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003580:	e009      	b.n	8003596 <HAL_RCCEx_PeriphCLKConfig+0x17a>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003582:	f7fe fdeb 	bl	800215c <HAL_GetTick>
 8003586:	0002      	movs	r2, r0
 8003588:	693b      	ldr	r3, [r7, #16]
 800358a:	1ad3      	subs	r3, r2, r3
 800358c:	4a56      	ldr	r2, [pc, #344]	; (80036e8 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 800358e:	4293      	cmp	r3, r2
 8003590:	d901      	bls.n	8003596 <HAL_RCCEx_PeriphCLKConfig+0x17a>
          {
            return HAL_TIMEOUT;
 8003592:	2303      	movs	r3, #3
 8003594:	e09b      	b.n	80036ce <HAL_RCCEx_PeriphCLKConfig+0x2b2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003596:	4b50      	ldr	r3, [pc, #320]	; (80036d8 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8003598:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800359a:	2380      	movs	r3, #128	; 0x80
 800359c:	009b      	lsls	r3, r3, #2
 800359e:	4013      	ands	r3, r2
 80035a0:	d0ef      	beq.n	8003582 <HAL_RCCEx_PeriphCLKConfig+0x166>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	685a      	ldr	r2, [r3, #4]
 80035a6:	23c0      	movs	r3, #192	; 0xc0
 80035a8:	029b      	lsls	r3, r3, #10
 80035aa:	401a      	ands	r2, r3
 80035ac:	23c0      	movs	r3, #192	; 0xc0
 80035ae:	029b      	lsls	r3, r3, #10
 80035b0:	429a      	cmp	r2, r3
 80035b2:	d10c      	bne.n	80035ce <HAL_RCCEx_PeriphCLKConfig+0x1b2>
 80035b4:	4b48      	ldr	r3, [pc, #288]	; (80036d8 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	4a4c      	ldr	r2, [pc, #304]	; (80036ec <HAL_RCCEx_PeriphCLKConfig+0x2d0>)
 80035ba:	4013      	ands	r3, r2
 80035bc:	0019      	movs	r1, r3
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	685a      	ldr	r2, [r3, #4]
 80035c2:	23c0      	movs	r3, #192	; 0xc0
 80035c4:	039b      	lsls	r3, r3, #14
 80035c6:	401a      	ands	r2, r3
 80035c8:	4b43      	ldr	r3, [pc, #268]	; (80036d8 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 80035ca:	430a      	orrs	r2, r1
 80035cc:	601a      	str	r2, [r3, #0]
 80035ce:	4b42      	ldr	r3, [pc, #264]	; (80036d8 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 80035d0:	6d19      	ldr	r1, [r3, #80]	; 0x50
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	685a      	ldr	r2, [r3, #4]
 80035d6:	23c0      	movs	r3, #192	; 0xc0
 80035d8:	029b      	lsls	r3, r3, #10
 80035da:	401a      	ands	r2, r3
 80035dc:	4b3e      	ldr	r3, [pc, #248]	; (80036d8 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 80035de:	430a      	orrs	r2, r1
 80035e0:	651a      	str	r2, [r3, #80]	; 0x50

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80035e2:	2317      	movs	r3, #23
 80035e4:	18fb      	adds	r3, r7, r3
 80035e6:	781b      	ldrb	r3, [r3, #0]
 80035e8:	2b01      	cmp	r3, #1
 80035ea:	d105      	bne.n	80035f8 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80035ec:	4b3a      	ldr	r3, [pc, #232]	; (80036d8 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 80035ee:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80035f0:	4b39      	ldr	r3, [pc, #228]	; (80036d8 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 80035f2:	493f      	ldr	r1, [pc, #252]	; (80036f0 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 80035f4:	400a      	ands	r2, r1
 80035f6:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

#if defined (RCC_CCIPR_USART1SEL)
  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	2201      	movs	r2, #1
 80035fe:	4013      	ands	r3, r2
 8003600:	d009      	beq.n	8003616 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003602:	4b35      	ldr	r3, [pc, #212]	; (80036d8 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8003604:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003606:	2203      	movs	r2, #3
 8003608:	4393      	bics	r3, r2
 800360a:	0019      	movs	r1, r3
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	68da      	ldr	r2, [r3, #12]
 8003610:	4b31      	ldr	r3, [pc, #196]	; (80036d8 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8003612:	430a      	orrs	r2, r1
 8003614:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	2202      	movs	r2, #2
 800361c:	4013      	ands	r3, r2
 800361e:	d009      	beq.n	8003634 <HAL_RCCEx_PeriphCLKConfig+0x218>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003620:	4b2d      	ldr	r3, [pc, #180]	; (80036d8 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8003622:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003624:	220c      	movs	r2, #12
 8003626:	4393      	bics	r3, r2
 8003628:	0019      	movs	r1, r3
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	691a      	ldr	r2, [r3, #16]
 800362e:	4b2a      	ldr	r3, [pc, #168]	; (80036d8 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8003630:	430a      	orrs	r2, r1
 8003632:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	2204      	movs	r2, #4
 800363a:	4013      	ands	r3, r2
 800363c:	d009      	beq.n	8003652 <HAL_RCCEx_PeriphCLKConfig+0x236>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800363e:	4b26      	ldr	r3, [pc, #152]	; (80036d8 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8003640:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003642:	4a2c      	ldr	r2, [pc, #176]	; (80036f4 <HAL_RCCEx_PeriphCLKConfig+0x2d8>)
 8003644:	4013      	ands	r3, r2
 8003646:	0019      	movs	r1, r3
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	695a      	ldr	r2, [r3, #20]
 800364c:	4b22      	ldr	r3, [pc, #136]	; (80036d8 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 800364e:	430a      	orrs	r2, r1
 8003650:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	2208      	movs	r2, #8
 8003658:	4013      	ands	r3, r2
 800365a:	d009      	beq.n	8003670 <HAL_RCCEx_PeriphCLKConfig+0x254>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800365c:	4b1e      	ldr	r3, [pc, #120]	; (80036d8 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 800365e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003660:	4a25      	ldr	r2, [pc, #148]	; (80036f8 <HAL_RCCEx_PeriphCLKConfig+0x2dc>)
 8003662:	4013      	ands	r3, r2
 8003664:	0019      	movs	r1, r3
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	699a      	ldr	r2, [r3, #24]
 800366a:	4b1b      	ldr	r3, [pc, #108]	; (80036d8 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 800366c:	430a      	orrs	r2, r1
 800366e:	64da      	str	r2, [r3, #76]	; 0x4c
  }

#if defined (RCC_CCIPR_I2C3SEL)
    /*------------------------------ I2C3 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	681a      	ldr	r2, [r3, #0]
 8003674:	2380      	movs	r3, #128	; 0x80
 8003676:	005b      	lsls	r3, r3, #1
 8003678:	4013      	ands	r3, r2
 800367a:	d009      	beq.n	8003690 <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800367c:	4b16      	ldr	r3, [pc, #88]	; (80036d8 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 800367e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003680:	4a17      	ldr	r2, [pc, #92]	; (80036e0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003682:	4013      	ands	r3, r2
 8003684:	0019      	movs	r1, r3
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	69da      	ldr	r2, [r3, #28]
 800368a:	4b13      	ldr	r3, [pc, #76]	; (80036d8 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 800368c:	430a      	orrs	r2, r1
 800368e:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_I2C3SEL */

#if defined(USB)
 /*---------------------------- USB and RNG configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	2240      	movs	r2, #64	; 0x40
 8003696:	4013      	ands	r3, r2
 8003698:	d009      	beq.n	80036ae <HAL_RCCEx_PeriphCLKConfig+0x292>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800369a:	4b0f      	ldr	r3, [pc, #60]	; (80036d8 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 800369c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800369e:	4a17      	ldr	r2, [pc, #92]	; (80036fc <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 80036a0:	4013      	ands	r3, r2
 80036a2:	0019      	movs	r1, r3
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80036a8:	4b0b      	ldr	r3, [pc, #44]	; (80036d8 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 80036aa:	430a      	orrs	r2, r1
 80036ac:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	2280      	movs	r2, #128	; 0x80
 80036b4:	4013      	ands	r3, r2
 80036b6:	d009      	beq.n	80036cc <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 80036b8:	4b07      	ldr	r3, [pc, #28]	; (80036d8 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 80036ba:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80036bc:	4a10      	ldr	r2, [pc, #64]	; (8003700 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 80036be:	4013      	ands	r3, r2
 80036c0:	0019      	movs	r1, r3
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	6a1a      	ldr	r2, [r3, #32]
 80036c6:	4b04      	ldr	r3, [pc, #16]	; (80036d8 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 80036c8:	430a      	orrs	r2, r1
 80036ca:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 80036cc:	2300      	movs	r3, #0
}
 80036ce:	0018      	movs	r0, r3
 80036d0:	46bd      	mov	sp, r7
 80036d2:	b006      	add	sp, #24
 80036d4:	bd80      	pop	{r7, pc}
 80036d6:	46c0      	nop			; (mov r8, r8)
 80036d8:	40021000 	.word	0x40021000
 80036dc:	40007000 	.word	0x40007000
 80036e0:	fffcffff 	.word	0xfffcffff
 80036e4:	fff7ffff 	.word	0xfff7ffff
 80036e8:	00001388 	.word	0x00001388
 80036ec:	ffcfffff 	.word	0xffcfffff
 80036f0:	efffffff 	.word	0xefffffff
 80036f4:	fffff3ff 	.word	0xfffff3ff
 80036f8:	ffffcfff 	.word	0xffffcfff
 80036fc:	fbffffff 	.word	0xfbffffff
 8003700:	fff3ffff 	.word	0xfff3ffff

08003704 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003704:	b580      	push	{r7, lr}
 8003706:	b082      	sub	sp, #8
 8003708:	af00      	add	r7, sp, #0
 800370a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	2b00      	cmp	r3, #0
 8003710:	d101      	bne.n	8003716 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003712:	2301      	movs	r3, #1
 8003714:	e083      	b.n	800381e <HAL_SPI_Init+0x11a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800371a:	2b00      	cmp	r3, #0
 800371c:	d109      	bne.n	8003732 <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	685a      	ldr	r2, [r3, #4]
 8003722:	2382      	movs	r3, #130	; 0x82
 8003724:	005b      	lsls	r3, r3, #1
 8003726:	429a      	cmp	r2, r3
 8003728:	d009      	beq.n	800373e <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	2200      	movs	r2, #0
 800372e:	61da      	str	r2, [r3, #28]
 8003730:	e005      	b.n	800373e <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	2200      	movs	r2, #0
 8003736:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	2200      	movs	r2, #0
 800373c:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	2200      	movs	r2, #0
 8003742:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	2251      	movs	r2, #81	; 0x51
 8003748:	5c9b      	ldrb	r3, [r3, r2]
 800374a:	b2db      	uxtb	r3, r3
 800374c:	2b00      	cmp	r3, #0
 800374e:	d107      	bne.n	8003760 <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	2250      	movs	r2, #80	; 0x50
 8003754:	2100      	movs	r1, #0
 8003756:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	0018      	movs	r0, r3
 800375c:	f7fe fafe 	bl	8001d5c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	2251      	movs	r2, #81	; 0x51
 8003764:	2102      	movs	r1, #2
 8003766:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	681a      	ldr	r2, [r3, #0]
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	2140      	movs	r1, #64	; 0x40
 8003774:	438a      	bics	r2, r1
 8003776:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	685a      	ldr	r2, [r3, #4]
 800377c:	2382      	movs	r3, #130	; 0x82
 800377e:	005b      	lsls	r3, r3, #1
 8003780:	401a      	ands	r2, r3
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	6899      	ldr	r1, [r3, #8]
 8003786:	2384      	movs	r3, #132	; 0x84
 8003788:	021b      	lsls	r3, r3, #8
 800378a:	400b      	ands	r3, r1
 800378c:	431a      	orrs	r2, r3
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	68d9      	ldr	r1, [r3, #12]
 8003792:	2380      	movs	r3, #128	; 0x80
 8003794:	011b      	lsls	r3, r3, #4
 8003796:	400b      	ands	r3, r1
 8003798:	431a      	orrs	r2, r3
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	691b      	ldr	r3, [r3, #16]
 800379e:	2102      	movs	r1, #2
 80037a0:	400b      	ands	r3, r1
 80037a2:	431a      	orrs	r2, r3
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	695b      	ldr	r3, [r3, #20]
 80037a8:	2101      	movs	r1, #1
 80037aa:	400b      	ands	r3, r1
 80037ac:	431a      	orrs	r2, r3
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	6999      	ldr	r1, [r3, #24]
 80037b2:	2380      	movs	r3, #128	; 0x80
 80037b4:	009b      	lsls	r3, r3, #2
 80037b6:	400b      	ands	r3, r1
 80037b8:	431a      	orrs	r2, r3
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	69db      	ldr	r3, [r3, #28]
 80037be:	2138      	movs	r1, #56	; 0x38
 80037c0:	400b      	ands	r3, r1
 80037c2:	431a      	orrs	r2, r3
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	6a1b      	ldr	r3, [r3, #32]
 80037c8:	2180      	movs	r1, #128	; 0x80
 80037ca:	400b      	ands	r3, r1
 80037cc:	431a      	orrs	r2, r3
 80037ce:	0011      	movs	r1, r2
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80037d4:	2380      	movs	r3, #128	; 0x80
 80037d6:	019b      	lsls	r3, r3, #6
 80037d8:	401a      	ands	r2, r3
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	430a      	orrs	r2, r1
 80037e0:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	699b      	ldr	r3, [r3, #24]
 80037e6:	0c1b      	lsrs	r3, r3, #16
 80037e8:	2204      	movs	r2, #4
 80037ea:	4013      	ands	r3, r2
 80037ec:	0019      	movs	r1, r3
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037f2:	2210      	movs	r2, #16
 80037f4:	401a      	ands	r2, r3
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	430a      	orrs	r2, r1
 80037fc:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	69da      	ldr	r2, [r3, #28]
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	4907      	ldr	r1, [pc, #28]	; (8003828 <HAL_SPI_Init+0x124>)
 800380a:	400a      	ands	r2, r1
 800380c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	2200      	movs	r2, #0
 8003812:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	2251      	movs	r2, #81	; 0x51
 8003818:	2101      	movs	r1, #1
 800381a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800381c:	2300      	movs	r3, #0
}
 800381e:	0018      	movs	r0, r3
 8003820:	46bd      	mov	sp, r7
 8003822:	b002      	add	sp, #8
 8003824:	bd80      	pop	{r7, pc}
 8003826:	46c0      	nop			; (mov r8, r8)
 8003828:	fffff7ff 	.word	0xfffff7ff

0800382c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800382c:	b580      	push	{r7, lr}
 800382e:	b082      	sub	sp, #8
 8003830:	af00      	add	r7, sp, #0
 8003832:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	2b00      	cmp	r3, #0
 8003838:	d101      	bne.n	800383e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800383a:	2301      	movs	r3, #1
 800383c:	e032      	b.n	80038a4 <HAL_TIM_Base_Init+0x78>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_PRESCALER(htim->Init.Prescaler));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	2239      	movs	r2, #57	; 0x39
 8003842:	5c9b      	ldrb	r3, [r3, r2]
 8003844:	b2db      	uxtb	r3, r3
 8003846:	2b00      	cmp	r3, #0
 8003848:	d107      	bne.n	800385a <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	2238      	movs	r2, #56	; 0x38
 800384e:	2100      	movs	r1, #0
 8003850:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	0018      	movs	r0, r3
 8003856:	f7fe fac7 	bl	8001de8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	2239      	movs	r2, #57	; 0x39
 800385e:	2102      	movs	r1, #2
 8003860:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	681a      	ldr	r2, [r3, #0]
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	3304      	adds	r3, #4
 800386a:	0019      	movs	r1, r3
 800386c:	0010      	movs	r0, r2
 800386e:	f000 fa4b 	bl	8003d08 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	223e      	movs	r2, #62	; 0x3e
 8003876:	2101      	movs	r1, #1
 8003878:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	223a      	movs	r2, #58	; 0x3a
 800387e:	2101      	movs	r1, #1
 8003880:	5499      	strb	r1, [r3, r2]
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	223b      	movs	r2, #59	; 0x3b
 8003886:	2101      	movs	r1, #1
 8003888:	5499      	strb	r1, [r3, r2]
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	223c      	movs	r2, #60	; 0x3c
 800388e:	2101      	movs	r1, #1
 8003890:	5499      	strb	r1, [r3, r2]
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	223d      	movs	r2, #61	; 0x3d
 8003896:	2101      	movs	r1, #1
 8003898:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	2239      	movs	r2, #57	; 0x39
 800389e:	2101      	movs	r1, #1
 80038a0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80038a2:	2300      	movs	r3, #0
}
 80038a4:	0018      	movs	r0, r3
 80038a6:	46bd      	mov	sp, r7
 80038a8:	b002      	add	sp, #8
 80038aa:	bd80      	pop	{r7, pc}

080038ac <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80038ac:	b580      	push	{r7, lr}
 80038ae:	b084      	sub	sp, #16
 80038b0:	af00      	add	r7, sp, #0
 80038b2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	2239      	movs	r2, #57	; 0x39
 80038b8:	5c9b      	ldrb	r3, [r3, r2]
 80038ba:	b2db      	uxtb	r3, r3
 80038bc:	2b01      	cmp	r3, #1
 80038be:	d001      	beq.n	80038c4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80038c0:	2301      	movs	r3, #1
 80038c2:	e03b      	b.n	800393c <HAL_TIM_Base_Start_IT+0x90>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	2239      	movs	r2, #57	; 0x39
 80038c8:	2102      	movs	r1, #2
 80038ca:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	68da      	ldr	r2, [r3, #12]
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	2101      	movs	r1, #1
 80038d8:	430a      	orrs	r2, r1
 80038da:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	681a      	ldr	r2, [r3, #0]
 80038e0:	2380      	movs	r3, #128	; 0x80
 80038e2:	05db      	lsls	r3, r3, #23
 80038e4:	429a      	cmp	r2, r3
 80038e6:	d00e      	beq.n	8003906 <HAL_TIM_Base_Start_IT+0x5a>
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	4a15      	ldr	r2, [pc, #84]	; (8003944 <HAL_TIM_Base_Start_IT+0x98>)
 80038ee:	4293      	cmp	r3, r2
 80038f0:	d009      	beq.n	8003906 <HAL_TIM_Base_Start_IT+0x5a>
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	4a14      	ldr	r2, [pc, #80]	; (8003948 <HAL_TIM_Base_Start_IT+0x9c>)
 80038f8:	4293      	cmp	r3, r2
 80038fa:	d004      	beq.n	8003906 <HAL_TIM_Base_Start_IT+0x5a>
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	4a12      	ldr	r2, [pc, #72]	; (800394c <HAL_TIM_Base_Start_IT+0xa0>)
 8003902:	4293      	cmp	r3, r2
 8003904:	d111      	bne.n	800392a <HAL_TIM_Base_Start_IT+0x7e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	689b      	ldr	r3, [r3, #8]
 800390c:	2207      	movs	r2, #7
 800390e:	4013      	ands	r3, r2
 8003910:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	2b06      	cmp	r3, #6
 8003916:	d010      	beq.n	800393a <HAL_TIM_Base_Start_IT+0x8e>
    {
      __HAL_TIM_ENABLE(htim);
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	681a      	ldr	r2, [r3, #0]
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	2101      	movs	r1, #1
 8003924:	430a      	orrs	r2, r1
 8003926:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003928:	e007      	b.n	800393a <HAL_TIM_Base_Start_IT+0x8e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	681a      	ldr	r2, [r3, #0]
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	2101      	movs	r1, #1
 8003936:	430a      	orrs	r2, r1
 8003938:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800393a:	2300      	movs	r3, #0
}
 800393c:	0018      	movs	r0, r3
 800393e:	46bd      	mov	sp, r7
 8003940:	b004      	add	sp, #16
 8003942:	bd80      	pop	{r7, pc}
 8003944:	40000400 	.word	0x40000400
 8003948:	40010800 	.word	0x40010800
 800394c:	40011400 	.word	0x40011400

08003950 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003950:	b580      	push	{r7, lr}
 8003952:	b082      	sub	sp, #8
 8003954:	af00      	add	r7, sp, #0
 8003956:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	691b      	ldr	r3, [r3, #16]
 800395e:	2202      	movs	r2, #2
 8003960:	4013      	ands	r3, r2
 8003962:	2b02      	cmp	r3, #2
 8003964:	d124      	bne.n	80039b0 <HAL_TIM_IRQHandler+0x60>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	68db      	ldr	r3, [r3, #12]
 800396c:	2202      	movs	r2, #2
 800396e:	4013      	ands	r3, r2
 8003970:	2b02      	cmp	r3, #2
 8003972:	d11d      	bne.n	80039b0 <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	2203      	movs	r2, #3
 800397a:	4252      	negs	r2, r2
 800397c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	2201      	movs	r2, #1
 8003982:	761a      	strb	r2, [r3, #24]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	699b      	ldr	r3, [r3, #24]
 800398a:	2203      	movs	r2, #3
 800398c:	4013      	ands	r3, r2
 800398e:	d004      	beq.n	800399a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	0018      	movs	r0, r3
 8003994:	f000 f9a0 	bl	8003cd8 <HAL_TIM_IC_CaptureCallback>
 8003998:	e007      	b.n	80039aa <HAL_TIM_IRQHandler+0x5a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	0018      	movs	r0, r3
 800399e:	f000 f993 	bl	8003cc8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	0018      	movs	r0, r3
 80039a6:	f000 f99f 	bl	8003ce8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	2200      	movs	r2, #0
 80039ae:	761a      	strb	r2, [r3, #24]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	691b      	ldr	r3, [r3, #16]
 80039b6:	2204      	movs	r2, #4
 80039b8:	4013      	ands	r3, r2
 80039ba:	2b04      	cmp	r3, #4
 80039bc:	d125      	bne.n	8003a0a <HAL_TIM_IRQHandler+0xba>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	68db      	ldr	r3, [r3, #12]
 80039c4:	2204      	movs	r2, #4
 80039c6:	4013      	ands	r3, r2
 80039c8:	2b04      	cmp	r3, #4
 80039ca:	d11e      	bne.n	8003a0a <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	2205      	movs	r2, #5
 80039d2:	4252      	negs	r2, r2
 80039d4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	2202      	movs	r2, #2
 80039da:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	699a      	ldr	r2, [r3, #24]
 80039e2:	23c0      	movs	r3, #192	; 0xc0
 80039e4:	009b      	lsls	r3, r3, #2
 80039e6:	4013      	ands	r3, r2
 80039e8:	d004      	beq.n	80039f4 <HAL_TIM_IRQHandler+0xa4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	0018      	movs	r0, r3
 80039ee:	f000 f973 	bl	8003cd8 <HAL_TIM_IC_CaptureCallback>
 80039f2:	e007      	b.n	8003a04 <HAL_TIM_IRQHandler+0xb4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	0018      	movs	r0, r3
 80039f8:	f000 f966 	bl	8003cc8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	0018      	movs	r0, r3
 8003a00:	f000 f972 	bl	8003ce8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	2200      	movs	r2, #0
 8003a08:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	691b      	ldr	r3, [r3, #16]
 8003a10:	2208      	movs	r2, #8
 8003a12:	4013      	ands	r3, r2
 8003a14:	2b08      	cmp	r3, #8
 8003a16:	d124      	bne.n	8003a62 <HAL_TIM_IRQHandler+0x112>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	68db      	ldr	r3, [r3, #12]
 8003a1e:	2208      	movs	r2, #8
 8003a20:	4013      	ands	r3, r2
 8003a22:	2b08      	cmp	r3, #8
 8003a24:	d11d      	bne.n	8003a62 <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	2209      	movs	r2, #9
 8003a2c:	4252      	negs	r2, r2
 8003a2e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	2204      	movs	r2, #4
 8003a34:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	69db      	ldr	r3, [r3, #28]
 8003a3c:	2203      	movs	r2, #3
 8003a3e:	4013      	ands	r3, r2
 8003a40:	d004      	beq.n	8003a4c <HAL_TIM_IRQHandler+0xfc>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	0018      	movs	r0, r3
 8003a46:	f000 f947 	bl	8003cd8 <HAL_TIM_IC_CaptureCallback>
 8003a4a:	e007      	b.n	8003a5c <HAL_TIM_IRQHandler+0x10c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	0018      	movs	r0, r3
 8003a50:	f000 f93a 	bl	8003cc8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	0018      	movs	r0, r3
 8003a58:	f000 f946 	bl	8003ce8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	2200      	movs	r2, #0
 8003a60:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	691b      	ldr	r3, [r3, #16]
 8003a68:	2210      	movs	r2, #16
 8003a6a:	4013      	ands	r3, r2
 8003a6c:	2b10      	cmp	r3, #16
 8003a6e:	d125      	bne.n	8003abc <HAL_TIM_IRQHandler+0x16c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	68db      	ldr	r3, [r3, #12]
 8003a76:	2210      	movs	r2, #16
 8003a78:	4013      	ands	r3, r2
 8003a7a:	2b10      	cmp	r3, #16
 8003a7c:	d11e      	bne.n	8003abc <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	2211      	movs	r2, #17
 8003a84:	4252      	negs	r2, r2
 8003a86:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	2208      	movs	r2, #8
 8003a8c:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	69da      	ldr	r2, [r3, #28]
 8003a94:	23c0      	movs	r3, #192	; 0xc0
 8003a96:	009b      	lsls	r3, r3, #2
 8003a98:	4013      	ands	r3, r2
 8003a9a:	d004      	beq.n	8003aa6 <HAL_TIM_IRQHandler+0x156>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	0018      	movs	r0, r3
 8003aa0:	f000 f91a 	bl	8003cd8 <HAL_TIM_IC_CaptureCallback>
 8003aa4:	e007      	b.n	8003ab6 <HAL_TIM_IRQHandler+0x166>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	0018      	movs	r0, r3
 8003aaa:	f000 f90d 	bl	8003cc8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	0018      	movs	r0, r3
 8003ab2:	f000 f919 	bl	8003ce8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	2200      	movs	r2, #0
 8003aba:	761a      	strb	r2, [r3, #24]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	691b      	ldr	r3, [r3, #16]
 8003ac2:	2201      	movs	r2, #1
 8003ac4:	4013      	ands	r3, r2
 8003ac6:	2b01      	cmp	r3, #1
 8003ac8:	d10f      	bne.n	8003aea <HAL_TIM_IRQHandler+0x19a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	68db      	ldr	r3, [r3, #12]
 8003ad0:	2201      	movs	r2, #1
 8003ad2:	4013      	ands	r3, r2
 8003ad4:	2b01      	cmp	r3, #1
 8003ad6:	d108      	bne.n	8003aea <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	2202      	movs	r2, #2
 8003ade:	4252      	negs	r2, r2
 8003ae0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	0018      	movs	r0, r3
 8003ae6:	f7fd fbe9 	bl	80012bc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	691b      	ldr	r3, [r3, #16]
 8003af0:	2240      	movs	r2, #64	; 0x40
 8003af2:	4013      	ands	r3, r2
 8003af4:	2b40      	cmp	r3, #64	; 0x40
 8003af6:	d10f      	bne.n	8003b18 <HAL_TIM_IRQHandler+0x1c8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	68db      	ldr	r3, [r3, #12]
 8003afe:	2240      	movs	r2, #64	; 0x40
 8003b00:	4013      	ands	r3, r2
 8003b02:	2b40      	cmp	r3, #64	; 0x40
 8003b04:	d108      	bne.n	8003b18 <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	2241      	movs	r2, #65	; 0x41
 8003b0c:	4252      	negs	r2, r2
 8003b0e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	0018      	movs	r0, r3
 8003b14:	f000 f8f0 	bl	8003cf8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003b18:	46c0      	nop			; (mov r8, r8)
 8003b1a:	46bd      	mov	sp, r7
 8003b1c:	b002      	add	sp, #8
 8003b1e:	bd80      	pop	{r7, pc}

08003b20 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003b20:	b580      	push	{r7, lr}
 8003b22:	b084      	sub	sp, #16
 8003b24:	af00      	add	r7, sp, #0
 8003b26:	6078      	str	r0, [r7, #4]
 8003b28:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003b2a:	230f      	movs	r3, #15
 8003b2c:	18fb      	adds	r3, r7, r3
 8003b2e:	2200      	movs	r2, #0
 8003b30:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	2238      	movs	r2, #56	; 0x38
 8003b36:	5c9b      	ldrb	r3, [r3, r2]
 8003b38:	2b01      	cmp	r3, #1
 8003b3a:	d101      	bne.n	8003b40 <HAL_TIM_ConfigClockSource+0x20>
 8003b3c:	2302      	movs	r3, #2
 8003b3e:	e0bc      	b.n	8003cba <HAL_TIM_ConfigClockSource+0x19a>
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	2238      	movs	r2, #56	; 0x38
 8003b44:	2101      	movs	r1, #1
 8003b46:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	2239      	movs	r2, #57	; 0x39
 8003b4c:	2102      	movs	r1, #2
 8003b4e:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	689b      	ldr	r3, [r3, #8]
 8003b56:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003b58:	68bb      	ldr	r3, [r7, #8]
 8003b5a:	2277      	movs	r2, #119	; 0x77
 8003b5c:	4393      	bics	r3, r2
 8003b5e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003b60:	68bb      	ldr	r3, [r7, #8]
 8003b62:	4a58      	ldr	r2, [pc, #352]	; (8003cc4 <HAL_TIM_ConfigClockSource+0x1a4>)
 8003b64:	4013      	ands	r3, r2
 8003b66:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	68ba      	ldr	r2, [r7, #8]
 8003b6e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003b70:	683b      	ldr	r3, [r7, #0]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	2280      	movs	r2, #128	; 0x80
 8003b76:	0192      	lsls	r2, r2, #6
 8003b78:	4293      	cmp	r3, r2
 8003b7a:	d040      	beq.n	8003bfe <HAL_TIM_ConfigClockSource+0xde>
 8003b7c:	2280      	movs	r2, #128	; 0x80
 8003b7e:	0192      	lsls	r2, r2, #6
 8003b80:	4293      	cmp	r3, r2
 8003b82:	d900      	bls.n	8003b86 <HAL_TIM_ConfigClockSource+0x66>
 8003b84:	e088      	b.n	8003c98 <HAL_TIM_ConfigClockSource+0x178>
 8003b86:	2280      	movs	r2, #128	; 0x80
 8003b88:	0152      	lsls	r2, r2, #5
 8003b8a:	4293      	cmp	r3, r2
 8003b8c:	d100      	bne.n	8003b90 <HAL_TIM_ConfigClockSource+0x70>
 8003b8e:	e088      	b.n	8003ca2 <HAL_TIM_ConfigClockSource+0x182>
 8003b90:	2280      	movs	r2, #128	; 0x80
 8003b92:	0152      	lsls	r2, r2, #5
 8003b94:	4293      	cmp	r3, r2
 8003b96:	d900      	bls.n	8003b9a <HAL_TIM_ConfigClockSource+0x7a>
 8003b98:	e07e      	b.n	8003c98 <HAL_TIM_ConfigClockSource+0x178>
 8003b9a:	2b70      	cmp	r3, #112	; 0x70
 8003b9c:	d018      	beq.n	8003bd0 <HAL_TIM_ConfigClockSource+0xb0>
 8003b9e:	d900      	bls.n	8003ba2 <HAL_TIM_ConfigClockSource+0x82>
 8003ba0:	e07a      	b.n	8003c98 <HAL_TIM_ConfigClockSource+0x178>
 8003ba2:	2b60      	cmp	r3, #96	; 0x60
 8003ba4:	d04f      	beq.n	8003c46 <HAL_TIM_ConfigClockSource+0x126>
 8003ba6:	d900      	bls.n	8003baa <HAL_TIM_ConfigClockSource+0x8a>
 8003ba8:	e076      	b.n	8003c98 <HAL_TIM_ConfigClockSource+0x178>
 8003baa:	2b50      	cmp	r3, #80	; 0x50
 8003bac:	d03b      	beq.n	8003c26 <HAL_TIM_ConfigClockSource+0x106>
 8003bae:	d900      	bls.n	8003bb2 <HAL_TIM_ConfigClockSource+0x92>
 8003bb0:	e072      	b.n	8003c98 <HAL_TIM_ConfigClockSource+0x178>
 8003bb2:	2b40      	cmp	r3, #64	; 0x40
 8003bb4:	d057      	beq.n	8003c66 <HAL_TIM_ConfigClockSource+0x146>
 8003bb6:	d900      	bls.n	8003bba <HAL_TIM_ConfigClockSource+0x9a>
 8003bb8:	e06e      	b.n	8003c98 <HAL_TIM_ConfigClockSource+0x178>
 8003bba:	2b30      	cmp	r3, #48	; 0x30
 8003bbc:	d063      	beq.n	8003c86 <HAL_TIM_ConfigClockSource+0x166>
 8003bbe:	d86b      	bhi.n	8003c98 <HAL_TIM_ConfigClockSource+0x178>
 8003bc0:	2b20      	cmp	r3, #32
 8003bc2:	d060      	beq.n	8003c86 <HAL_TIM_ConfigClockSource+0x166>
 8003bc4:	d868      	bhi.n	8003c98 <HAL_TIM_ConfigClockSource+0x178>
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	d05d      	beq.n	8003c86 <HAL_TIM_ConfigClockSource+0x166>
 8003bca:	2b10      	cmp	r3, #16
 8003bcc:	d05b      	beq.n	8003c86 <HAL_TIM_ConfigClockSource+0x166>
 8003bce:	e063      	b.n	8003c98 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	6818      	ldr	r0, [r3, #0]
 8003bd4:	683b      	ldr	r3, [r7, #0]
 8003bd6:	6899      	ldr	r1, [r3, #8]
 8003bd8:	683b      	ldr	r3, [r7, #0]
 8003bda:	685a      	ldr	r2, [r3, #4]
 8003bdc:	683b      	ldr	r3, [r7, #0]
 8003bde:	68db      	ldr	r3, [r3, #12]
 8003be0:	f000 f96a 	bl	8003eb8 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	689b      	ldr	r3, [r3, #8]
 8003bea:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003bec:	68bb      	ldr	r3, [r7, #8]
 8003bee:	2277      	movs	r2, #119	; 0x77
 8003bf0:	4313      	orrs	r3, r2
 8003bf2:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	68ba      	ldr	r2, [r7, #8]
 8003bfa:	609a      	str	r2, [r3, #8]
      break;
 8003bfc:	e052      	b.n	8003ca4 <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	6818      	ldr	r0, [r3, #0]
 8003c02:	683b      	ldr	r3, [r7, #0]
 8003c04:	6899      	ldr	r1, [r3, #8]
 8003c06:	683b      	ldr	r3, [r7, #0]
 8003c08:	685a      	ldr	r2, [r3, #4]
 8003c0a:	683b      	ldr	r3, [r7, #0]
 8003c0c:	68db      	ldr	r3, [r3, #12]
 8003c0e:	f000 f953 	bl	8003eb8 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	689a      	ldr	r2, [r3, #8]
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	2180      	movs	r1, #128	; 0x80
 8003c1e:	01c9      	lsls	r1, r1, #7
 8003c20:	430a      	orrs	r2, r1
 8003c22:	609a      	str	r2, [r3, #8]
      break;
 8003c24:	e03e      	b.n	8003ca4 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	6818      	ldr	r0, [r3, #0]
 8003c2a:	683b      	ldr	r3, [r7, #0]
 8003c2c:	6859      	ldr	r1, [r3, #4]
 8003c2e:	683b      	ldr	r3, [r7, #0]
 8003c30:	68db      	ldr	r3, [r3, #12]
 8003c32:	001a      	movs	r2, r3
 8003c34:	f000 f8c6 	bl	8003dc4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	2150      	movs	r1, #80	; 0x50
 8003c3e:	0018      	movs	r0, r3
 8003c40:	f000 f920 	bl	8003e84 <TIM_ITRx_SetConfig>
      break;
 8003c44:	e02e      	b.n	8003ca4 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	6818      	ldr	r0, [r3, #0]
 8003c4a:	683b      	ldr	r3, [r7, #0]
 8003c4c:	6859      	ldr	r1, [r3, #4]
 8003c4e:	683b      	ldr	r3, [r7, #0]
 8003c50:	68db      	ldr	r3, [r3, #12]
 8003c52:	001a      	movs	r2, r3
 8003c54:	f000 f8e4 	bl	8003e20 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	2160      	movs	r1, #96	; 0x60
 8003c5e:	0018      	movs	r0, r3
 8003c60:	f000 f910 	bl	8003e84 <TIM_ITRx_SetConfig>
      break;
 8003c64:	e01e      	b.n	8003ca4 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	6818      	ldr	r0, [r3, #0]
 8003c6a:	683b      	ldr	r3, [r7, #0]
 8003c6c:	6859      	ldr	r1, [r3, #4]
 8003c6e:	683b      	ldr	r3, [r7, #0]
 8003c70:	68db      	ldr	r3, [r3, #12]
 8003c72:	001a      	movs	r2, r3
 8003c74:	f000 f8a6 	bl	8003dc4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	2140      	movs	r1, #64	; 0x40
 8003c7e:	0018      	movs	r0, r3
 8003c80:	f000 f900 	bl	8003e84 <TIM_ITRx_SetConfig>
      break;
 8003c84:	e00e      	b.n	8003ca4 <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	681a      	ldr	r2, [r3, #0]
 8003c8a:	683b      	ldr	r3, [r7, #0]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	0019      	movs	r1, r3
 8003c90:	0010      	movs	r0, r2
 8003c92:	f000 f8f7 	bl	8003e84 <TIM_ITRx_SetConfig>
      break;
 8003c96:	e005      	b.n	8003ca4 <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 8003c98:	230f      	movs	r3, #15
 8003c9a:	18fb      	adds	r3, r7, r3
 8003c9c:	2201      	movs	r2, #1
 8003c9e:	701a      	strb	r2, [r3, #0]
      break;
 8003ca0:	e000      	b.n	8003ca4 <HAL_TIM_ConfigClockSource+0x184>
      break;
 8003ca2:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	2239      	movs	r2, #57	; 0x39
 8003ca8:	2101      	movs	r1, #1
 8003caa:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	2238      	movs	r2, #56	; 0x38
 8003cb0:	2100      	movs	r1, #0
 8003cb2:	5499      	strb	r1, [r3, r2]

  return status;
 8003cb4:	230f      	movs	r3, #15
 8003cb6:	18fb      	adds	r3, r7, r3
 8003cb8:	781b      	ldrb	r3, [r3, #0]
}
 8003cba:	0018      	movs	r0, r3
 8003cbc:	46bd      	mov	sp, r7
 8003cbe:	b004      	add	sp, #16
 8003cc0:	bd80      	pop	{r7, pc}
 8003cc2:	46c0      	nop			; (mov r8, r8)
 8003cc4:	ffff00ff 	.word	0xffff00ff

08003cc8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003cc8:	b580      	push	{r7, lr}
 8003cca:	b082      	sub	sp, #8
 8003ccc:	af00      	add	r7, sp, #0
 8003cce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003cd0:	46c0      	nop			; (mov r8, r8)
 8003cd2:	46bd      	mov	sp, r7
 8003cd4:	b002      	add	sp, #8
 8003cd6:	bd80      	pop	{r7, pc}

08003cd8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003cd8:	b580      	push	{r7, lr}
 8003cda:	b082      	sub	sp, #8
 8003cdc:	af00      	add	r7, sp, #0
 8003cde:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003ce0:	46c0      	nop			; (mov r8, r8)
 8003ce2:	46bd      	mov	sp, r7
 8003ce4:	b002      	add	sp, #8
 8003ce6:	bd80      	pop	{r7, pc}

08003ce8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003ce8:	b580      	push	{r7, lr}
 8003cea:	b082      	sub	sp, #8
 8003cec:	af00      	add	r7, sp, #0
 8003cee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003cf0:	46c0      	nop			; (mov r8, r8)
 8003cf2:	46bd      	mov	sp, r7
 8003cf4:	b002      	add	sp, #8
 8003cf6:	bd80      	pop	{r7, pc}

08003cf8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003cf8:	b580      	push	{r7, lr}
 8003cfa:	b082      	sub	sp, #8
 8003cfc:	af00      	add	r7, sp, #0
 8003cfe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003d00:	46c0      	nop			; (mov r8, r8)
 8003d02:	46bd      	mov	sp, r7
 8003d04:	b002      	add	sp, #8
 8003d06:	bd80      	pop	{r7, pc}

08003d08 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
static void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003d08:	b580      	push	{r7, lr}
 8003d0a:	b084      	sub	sp, #16
 8003d0c:	af00      	add	r7, sp, #0
 8003d0e:	6078      	str	r0, [r7, #4]
 8003d10:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003d18:	687a      	ldr	r2, [r7, #4]
 8003d1a:	2380      	movs	r3, #128	; 0x80
 8003d1c:	05db      	lsls	r3, r3, #23
 8003d1e:	429a      	cmp	r2, r3
 8003d20:	d00b      	beq.n	8003d3a <TIM_Base_SetConfig+0x32>
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	4a23      	ldr	r2, [pc, #140]	; (8003db4 <TIM_Base_SetConfig+0xac>)
 8003d26:	4293      	cmp	r3, r2
 8003d28:	d007      	beq.n	8003d3a <TIM_Base_SetConfig+0x32>
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	4a22      	ldr	r2, [pc, #136]	; (8003db8 <TIM_Base_SetConfig+0xb0>)
 8003d2e:	4293      	cmp	r3, r2
 8003d30:	d003      	beq.n	8003d3a <TIM_Base_SetConfig+0x32>
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	4a21      	ldr	r2, [pc, #132]	; (8003dbc <TIM_Base_SetConfig+0xb4>)
 8003d36:	4293      	cmp	r3, r2
 8003d38:	d108      	bne.n	8003d4c <TIM_Base_SetConfig+0x44>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	2270      	movs	r2, #112	; 0x70
 8003d3e:	4393      	bics	r3, r2
 8003d40:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003d42:	683b      	ldr	r3, [r7, #0]
 8003d44:	685b      	ldr	r3, [r3, #4]
 8003d46:	68fa      	ldr	r2, [r7, #12]
 8003d48:	4313      	orrs	r3, r2
 8003d4a:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003d4c:	687a      	ldr	r2, [r7, #4]
 8003d4e:	2380      	movs	r3, #128	; 0x80
 8003d50:	05db      	lsls	r3, r3, #23
 8003d52:	429a      	cmp	r2, r3
 8003d54:	d00b      	beq.n	8003d6e <TIM_Base_SetConfig+0x66>
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	4a16      	ldr	r2, [pc, #88]	; (8003db4 <TIM_Base_SetConfig+0xac>)
 8003d5a:	4293      	cmp	r3, r2
 8003d5c:	d007      	beq.n	8003d6e <TIM_Base_SetConfig+0x66>
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	4a15      	ldr	r2, [pc, #84]	; (8003db8 <TIM_Base_SetConfig+0xb0>)
 8003d62:	4293      	cmp	r3, r2
 8003d64:	d003      	beq.n	8003d6e <TIM_Base_SetConfig+0x66>
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	4a14      	ldr	r2, [pc, #80]	; (8003dbc <TIM_Base_SetConfig+0xb4>)
 8003d6a:	4293      	cmp	r3, r2
 8003d6c:	d108      	bne.n	8003d80 <TIM_Base_SetConfig+0x78>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003d6e:	68fb      	ldr	r3, [r7, #12]
 8003d70:	4a13      	ldr	r2, [pc, #76]	; (8003dc0 <TIM_Base_SetConfig+0xb8>)
 8003d72:	4013      	ands	r3, r2
 8003d74:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003d76:	683b      	ldr	r3, [r7, #0]
 8003d78:	68db      	ldr	r3, [r3, #12]
 8003d7a:	68fa      	ldr	r2, [r7, #12]
 8003d7c:	4313      	orrs	r3, r2
 8003d7e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	2280      	movs	r2, #128	; 0x80
 8003d84:	4393      	bics	r3, r2
 8003d86:	001a      	movs	r2, r3
 8003d88:	683b      	ldr	r3, [r7, #0]
 8003d8a:	691b      	ldr	r3, [r3, #16]
 8003d8c:	4313      	orrs	r3, r2
 8003d8e:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	68fa      	ldr	r2, [r7, #12]
 8003d94:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003d96:	683b      	ldr	r3, [r7, #0]
 8003d98:	689a      	ldr	r2, [r3, #8]
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003d9e:	683b      	ldr	r3, [r7, #0]
 8003da0:	681a      	ldr	r2, [r3, #0]
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	629a      	str	r2, [r3, #40]	; 0x28

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	2201      	movs	r2, #1
 8003daa:	615a      	str	r2, [r3, #20]
}
 8003dac:	46c0      	nop			; (mov r8, r8)
 8003dae:	46bd      	mov	sp, r7
 8003db0:	b004      	add	sp, #16
 8003db2:	bd80      	pop	{r7, pc}
 8003db4:	40000400 	.word	0x40000400
 8003db8:	40010800 	.word	0x40010800
 8003dbc:	40011400 	.word	0x40011400
 8003dc0:	fffffcff 	.word	0xfffffcff

08003dc4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003dc4:	b580      	push	{r7, lr}
 8003dc6:	b086      	sub	sp, #24
 8003dc8:	af00      	add	r7, sp, #0
 8003dca:	60f8      	str	r0, [r7, #12]
 8003dcc:	60b9      	str	r1, [r7, #8]
 8003dce:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	6a1b      	ldr	r3, [r3, #32]
 8003dd4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	6a1b      	ldr	r3, [r3, #32]
 8003dda:	2201      	movs	r2, #1
 8003ddc:	4393      	bics	r3, r2
 8003dde:	001a      	movs	r2, r3
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	699b      	ldr	r3, [r3, #24]
 8003de8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003dea:	693b      	ldr	r3, [r7, #16]
 8003dec:	22f0      	movs	r2, #240	; 0xf0
 8003dee:	4393      	bics	r3, r2
 8003df0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	011b      	lsls	r3, r3, #4
 8003df6:	693a      	ldr	r2, [r7, #16]
 8003df8:	4313      	orrs	r3, r2
 8003dfa:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003dfc:	697b      	ldr	r3, [r7, #20]
 8003dfe:	220a      	movs	r2, #10
 8003e00:	4393      	bics	r3, r2
 8003e02:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003e04:	697a      	ldr	r2, [r7, #20]
 8003e06:	68bb      	ldr	r3, [r7, #8]
 8003e08:	4313      	orrs	r3, r2
 8003e0a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	693a      	ldr	r2, [r7, #16]
 8003e10:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	697a      	ldr	r2, [r7, #20]
 8003e16:	621a      	str	r2, [r3, #32]
}
 8003e18:	46c0      	nop			; (mov r8, r8)
 8003e1a:	46bd      	mov	sp, r7
 8003e1c:	b006      	add	sp, #24
 8003e1e:	bd80      	pop	{r7, pc}

08003e20 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003e20:	b580      	push	{r7, lr}
 8003e22:	b086      	sub	sp, #24
 8003e24:	af00      	add	r7, sp, #0
 8003e26:	60f8      	str	r0, [r7, #12]
 8003e28:	60b9      	str	r1, [r7, #8]
 8003e2a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	6a1b      	ldr	r3, [r3, #32]
 8003e30:	2210      	movs	r2, #16
 8003e32:	4393      	bics	r3, r2
 8003e34:	001a      	movs	r2, r3
 8003e36:	68fb      	ldr	r3, [r7, #12]
 8003e38:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	699b      	ldr	r3, [r3, #24]
 8003e3e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003e40:	68fb      	ldr	r3, [r7, #12]
 8003e42:	6a1b      	ldr	r3, [r3, #32]
 8003e44:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003e46:	697b      	ldr	r3, [r7, #20]
 8003e48:	4a0d      	ldr	r2, [pc, #52]	; (8003e80 <TIM_TI2_ConfigInputStage+0x60>)
 8003e4a:	4013      	ands	r3, r2
 8003e4c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	031b      	lsls	r3, r3, #12
 8003e52:	697a      	ldr	r2, [r7, #20]
 8003e54:	4313      	orrs	r3, r2
 8003e56:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003e58:	693b      	ldr	r3, [r7, #16]
 8003e5a:	22a0      	movs	r2, #160	; 0xa0
 8003e5c:	4393      	bics	r3, r2
 8003e5e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003e60:	68bb      	ldr	r3, [r7, #8]
 8003e62:	011b      	lsls	r3, r3, #4
 8003e64:	693a      	ldr	r2, [r7, #16]
 8003e66:	4313      	orrs	r3, r2
 8003e68:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003e6a:	68fb      	ldr	r3, [r7, #12]
 8003e6c:	697a      	ldr	r2, [r7, #20]
 8003e6e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	693a      	ldr	r2, [r7, #16]
 8003e74:	621a      	str	r2, [r3, #32]
}
 8003e76:	46c0      	nop			; (mov r8, r8)
 8003e78:	46bd      	mov	sp, r7
 8003e7a:	b006      	add	sp, #24
 8003e7c:	bd80      	pop	{r7, pc}
 8003e7e:	46c0      	nop			; (mov r8, r8)
 8003e80:	ffff0fff 	.word	0xffff0fff

08003e84 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003e84:	b580      	push	{r7, lr}
 8003e86:	b084      	sub	sp, #16
 8003e88:	af00      	add	r7, sp, #0
 8003e8a:	6078      	str	r0, [r7, #4]
 8003e8c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	689b      	ldr	r3, [r3, #8]
 8003e92:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003e94:	68fb      	ldr	r3, [r7, #12]
 8003e96:	2270      	movs	r2, #112	; 0x70
 8003e98:	4393      	bics	r3, r2
 8003e9a:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003e9c:	683a      	ldr	r2, [r7, #0]
 8003e9e:	68fb      	ldr	r3, [r7, #12]
 8003ea0:	4313      	orrs	r3, r2
 8003ea2:	2207      	movs	r2, #7
 8003ea4:	4313      	orrs	r3, r2
 8003ea6:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	68fa      	ldr	r2, [r7, #12]
 8003eac:	609a      	str	r2, [r3, #8]
}
 8003eae:	46c0      	nop			; (mov r8, r8)
 8003eb0:	46bd      	mov	sp, r7
 8003eb2:	b004      	add	sp, #16
 8003eb4:	bd80      	pop	{r7, pc}
	...

08003eb8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
static void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                              uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003eb8:	b580      	push	{r7, lr}
 8003eba:	b086      	sub	sp, #24
 8003ebc:	af00      	add	r7, sp, #0
 8003ebe:	60f8      	str	r0, [r7, #12]
 8003ec0:	60b9      	str	r1, [r7, #8]
 8003ec2:	607a      	str	r2, [r7, #4]
 8003ec4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	689b      	ldr	r3, [r3, #8]
 8003eca:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003ecc:	697b      	ldr	r3, [r7, #20]
 8003ece:	4a09      	ldr	r2, [pc, #36]	; (8003ef4 <TIM_ETR_SetConfig+0x3c>)
 8003ed0:	4013      	ands	r3, r2
 8003ed2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003ed4:	683b      	ldr	r3, [r7, #0]
 8003ed6:	021a      	lsls	r2, r3, #8
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	431a      	orrs	r2, r3
 8003edc:	68bb      	ldr	r3, [r7, #8]
 8003ede:	4313      	orrs	r3, r2
 8003ee0:	697a      	ldr	r2, [r7, #20]
 8003ee2:	4313      	orrs	r3, r2
 8003ee4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003ee6:	68fb      	ldr	r3, [r7, #12]
 8003ee8:	697a      	ldr	r2, [r7, #20]
 8003eea:	609a      	str	r2, [r3, #8]
}
 8003eec:	46c0      	nop			; (mov r8, r8)
 8003eee:	46bd      	mov	sp, r7
 8003ef0:	b006      	add	sp, #24
 8003ef2:	bd80      	pop	{r7, pc}
 8003ef4:	ffff00ff 	.word	0xffff00ff

08003ef8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003ef8:	b580      	push	{r7, lr}
 8003efa:	b084      	sub	sp, #16
 8003efc:	af00      	add	r7, sp, #0
 8003efe:	6078      	str	r0, [r7, #4]
 8003f00:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	2238      	movs	r2, #56	; 0x38
 8003f06:	5c9b      	ldrb	r3, [r3, r2]
 8003f08:	2b01      	cmp	r3, #1
 8003f0a:	d101      	bne.n	8003f10 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003f0c:	2302      	movs	r3, #2
 8003f0e:	e047      	b.n	8003fa0 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	2238      	movs	r2, #56	; 0x38
 8003f14:	2101      	movs	r1, #1
 8003f16:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	2239      	movs	r2, #57	; 0x39
 8003f1c:	2102      	movs	r1, #2
 8003f1e:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	685b      	ldr	r3, [r3, #4]
 8003f26:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	689b      	ldr	r3, [r3, #8]
 8003f2e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003f30:	68fb      	ldr	r3, [r7, #12]
 8003f32:	2270      	movs	r2, #112	; 0x70
 8003f34:	4393      	bics	r3, r2
 8003f36:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003f38:	683b      	ldr	r3, [r7, #0]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	68fa      	ldr	r2, [r7, #12]
 8003f3e:	4313      	orrs	r3, r2
 8003f40:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	68fa      	ldr	r2, [r7, #12]
 8003f48:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	681a      	ldr	r2, [r3, #0]
 8003f4e:	2380      	movs	r3, #128	; 0x80
 8003f50:	05db      	lsls	r3, r3, #23
 8003f52:	429a      	cmp	r2, r3
 8003f54:	d00e      	beq.n	8003f74 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	4a13      	ldr	r2, [pc, #76]	; (8003fa8 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8003f5c:	4293      	cmp	r3, r2
 8003f5e:	d009      	beq.n	8003f74 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	4a11      	ldr	r2, [pc, #68]	; (8003fac <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8003f66:	4293      	cmp	r3, r2
 8003f68:	d004      	beq.n	8003f74 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	4a10      	ldr	r2, [pc, #64]	; (8003fb0 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8003f70:	4293      	cmp	r3, r2
 8003f72:	d10c      	bne.n	8003f8e <HAL_TIMEx_MasterConfigSynchronization+0x96>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003f74:	68bb      	ldr	r3, [r7, #8]
 8003f76:	2280      	movs	r2, #128	; 0x80
 8003f78:	4393      	bics	r3, r2
 8003f7a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003f7c:	683b      	ldr	r3, [r7, #0]
 8003f7e:	685b      	ldr	r3, [r3, #4]
 8003f80:	68ba      	ldr	r2, [r7, #8]
 8003f82:	4313      	orrs	r3, r2
 8003f84:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	68ba      	ldr	r2, [r7, #8]
 8003f8c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	2239      	movs	r2, #57	; 0x39
 8003f92:	2101      	movs	r1, #1
 8003f94:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	2238      	movs	r2, #56	; 0x38
 8003f9a:	2100      	movs	r1, #0
 8003f9c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003f9e:	2300      	movs	r3, #0
}
 8003fa0:	0018      	movs	r0, r3
 8003fa2:	46bd      	mov	sp, r7
 8003fa4:	b004      	add	sp, #16
 8003fa6:	bd80      	pop	{r7, pc}
 8003fa8:	40000400 	.word	0x40000400
 8003fac:	40010800 	.word	0x40010800
 8003fb0:	40011400 	.word	0x40011400

08003fb4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003fb4:	b580      	push	{r7, lr}
 8003fb6:	b082      	sub	sp, #8
 8003fb8:	af00      	add	r7, sp, #0
 8003fba:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	2b00      	cmp	r3, #0
 8003fc0:	d101      	bne.n	8003fc6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003fc2:	2301      	movs	r3, #1
 8003fc4:	e044      	b.n	8004050 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003fca:	2b00      	cmp	r3, #0
 8003fcc:	d107      	bne.n	8003fde <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	2274      	movs	r2, #116	; 0x74
 8003fd2:	2100      	movs	r1, #0
 8003fd4:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	0018      	movs	r0, r3
 8003fda:	f7fd ff39 	bl	8001e50 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	2224      	movs	r2, #36	; 0x24
 8003fe2:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	681a      	ldr	r2, [r3, #0]
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	2101      	movs	r1, #1
 8003ff0:	438a      	bics	r2, r1
 8003ff2:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	0018      	movs	r0, r3
 8003ff8:	f000 fc36 	bl	8004868 <UART_SetConfig>
 8003ffc:	0003      	movs	r3, r0
 8003ffe:	2b01      	cmp	r3, #1
 8004000:	d101      	bne.n	8004006 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8004002:	2301      	movs	r3, #1
 8004004:	e024      	b.n	8004050 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800400a:	2b00      	cmp	r3, #0
 800400c:	d003      	beq.n	8004016 <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	0018      	movs	r0, r3
 8004012:	f000 fee7 	bl	8004de4 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	685a      	ldr	r2, [r3, #4]
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	490d      	ldr	r1, [pc, #52]	; (8004058 <HAL_UART_Init+0xa4>)
 8004022:	400a      	ands	r2, r1
 8004024:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	689a      	ldr	r2, [r3, #8]
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	212a      	movs	r1, #42	; 0x2a
 8004032:	438a      	bics	r2, r1
 8004034:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	681a      	ldr	r2, [r3, #0]
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	2101      	movs	r1, #1
 8004042:	430a      	orrs	r2, r1
 8004044:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	0018      	movs	r0, r3
 800404a:	f000 ff7f 	bl	8004f4c <UART_CheckIdleState>
 800404e:	0003      	movs	r3, r0
}
 8004050:	0018      	movs	r0, r3
 8004052:	46bd      	mov	sp, r7
 8004054:	b002      	add	sp, #8
 8004056:	bd80      	pop	{r7, pc}
 8004058:	ffffb7ff 	.word	0xffffb7ff

0800405c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800405c:	b580      	push	{r7, lr}
 800405e:	b08a      	sub	sp, #40	; 0x28
 8004060:	af02      	add	r7, sp, #8
 8004062:	60f8      	str	r0, [r7, #12]
 8004064:	60b9      	str	r1, [r7, #8]
 8004066:	603b      	str	r3, [r7, #0]
 8004068:	1dbb      	adds	r3, r7, #6
 800406a:	801a      	strh	r2, [r3, #0]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800406c:	68fb      	ldr	r3, [r7, #12]
 800406e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004070:	2b20      	cmp	r3, #32
 8004072:	d000      	beq.n	8004076 <HAL_UART_Transmit+0x1a>
 8004074:	e095      	b.n	80041a2 <HAL_UART_Transmit+0x146>
  {
    if ((pData == NULL) || (Size == 0U))
 8004076:	68bb      	ldr	r3, [r7, #8]
 8004078:	2b00      	cmp	r3, #0
 800407a:	d003      	beq.n	8004084 <HAL_UART_Transmit+0x28>
 800407c:	1dbb      	adds	r3, r7, #6
 800407e:	881b      	ldrh	r3, [r3, #0]
 8004080:	2b00      	cmp	r3, #0
 8004082:	d101      	bne.n	8004088 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8004084:	2301      	movs	r3, #1
 8004086:	e08d      	b.n	80041a4 <HAL_UART_Transmit+0x148>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004088:	68fb      	ldr	r3, [r7, #12]
 800408a:	689a      	ldr	r2, [r3, #8]
 800408c:	2380      	movs	r3, #128	; 0x80
 800408e:	015b      	lsls	r3, r3, #5
 8004090:	429a      	cmp	r2, r3
 8004092:	d109      	bne.n	80040a8 <HAL_UART_Transmit+0x4c>
 8004094:	68fb      	ldr	r3, [r7, #12]
 8004096:	691b      	ldr	r3, [r3, #16]
 8004098:	2b00      	cmp	r3, #0
 800409a:	d105      	bne.n	80040a8 <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 800409c:	68bb      	ldr	r3, [r7, #8]
 800409e:	2201      	movs	r2, #1
 80040a0:	4013      	ands	r3, r2
 80040a2:	d001      	beq.n	80040a8 <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 80040a4:	2301      	movs	r3, #1
 80040a6:	e07d      	b.n	80041a4 <HAL_UART_Transmit+0x148>
      }
    }

    __HAL_LOCK(huart);
 80040a8:	68fb      	ldr	r3, [r7, #12]
 80040aa:	2274      	movs	r2, #116	; 0x74
 80040ac:	5c9b      	ldrb	r3, [r3, r2]
 80040ae:	2b01      	cmp	r3, #1
 80040b0:	d101      	bne.n	80040b6 <HAL_UART_Transmit+0x5a>
 80040b2:	2302      	movs	r3, #2
 80040b4:	e076      	b.n	80041a4 <HAL_UART_Transmit+0x148>
 80040b6:	68fb      	ldr	r3, [r7, #12]
 80040b8:	2274      	movs	r2, #116	; 0x74
 80040ba:	2101      	movs	r1, #1
 80040bc:	5499      	strb	r1, [r3, r2]

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80040be:	68fb      	ldr	r3, [r7, #12]
 80040c0:	2280      	movs	r2, #128	; 0x80
 80040c2:	2100      	movs	r1, #0
 80040c4:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80040c6:	68fb      	ldr	r3, [r7, #12]
 80040c8:	2221      	movs	r2, #33	; 0x21
 80040ca:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80040cc:	f7fe f846 	bl	800215c <HAL_GetTick>
 80040d0:	0003      	movs	r3, r0
 80040d2:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 80040d4:	68fb      	ldr	r3, [r7, #12]
 80040d6:	1dba      	adds	r2, r7, #6
 80040d8:	2150      	movs	r1, #80	; 0x50
 80040da:	8812      	ldrh	r2, [r2, #0]
 80040dc:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 80040de:	68fb      	ldr	r3, [r7, #12]
 80040e0:	1dba      	adds	r2, r7, #6
 80040e2:	2152      	movs	r1, #82	; 0x52
 80040e4:	8812      	ldrh	r2, [r2, #0]
 80040e6:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80040e8:	68fb      	ldr	r3, [r7, #12]
 80040ea:	689a      	ldr	r2, [r3, #8]
 80040ec:	2380      	movs	r3, #128	; 0x80
 80040ee:	015b      	lsls	r3, r3, #5
 80040f0:	429a      	cmp	r2, r3
 80040f2:	d108      	bne.n	8004106 <HAL_UART_Transmit+0xaa>
 80040f4:	68fb      	ldr	r3, [r7, #12]
 80040f6:	691b      	ldr	r3, [r3, #16]
 80040f8:	2b00      	cmp	r3, #0
 80040fa:	d104      	bne.n	8004106 <HAL_UART_Transmit+0xaa>
    {
      pdata8bits  = NULL;
 80040fc:	2300      	movs	r3, #0
 80040fe:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8004100:	68bb      	ldr	r3, [r7, #8]
 8004102:	61bb      	str	r3, [r7, #24]
 8004104:	e003      	b.n	800410e <HAL_UART_Transmit+0xb2>
    }
    else
    {
      pdata8bits  = pData;
 8004106:	68bb      	ldr	r3, [r7, #8]
 8004108:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800410a:	2300      	movs	r3, #0
 800410c:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 800410e:	68fb      	ldr	r3, [r7, #12]
 8004110:	2274      	movs	r2, #116	; 0x74
 8004112:	2100      	movs	r1, #0
 8004114:	5499      	strb	r1, [r3, r2]

    while (huart->TxXferCount > 0U)
 8004116:	e02c      	b.n	8004172 <HAL_UART_Transmit+0x116>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004118:	697a      	ldr	r2, [r7, #20]
 800411a:	68f8      	ldr	r0, [r7, #12]
 800411c:	683b      	ldr	r3, [r7, #0]
 800411e:	9300      	str	r3, [sp, #0]
 8004120:	0013      	movs	r3, r2
 8004122:	2200      	movs	r2, #0
 8004124:	2180      	movs	r1, #128	; 0x80
 8004126:	f000 ff59 	bl	8004fdc <UART_WaitOnFlagUntilTimeout>
 800412a:	1e03      	subs	r3, r0, #0
 800412c:	d001      	beq.n	8004132 <HAL_UART_Transmit+0xd6>
      {
        return HAL_TIMEOUT;
 800412e:	2303      	movs	r3, #3
 8004130:	e038      	b.n	80041a4 <HAL_UART_Transmit+0x148>
      }
      if (pdata8bits == NULL)
 8004132:	69fb      	ldr	r3, [r7, #28]
 8004134:	2b00      	cmp	r3, #0
 8004136:	d10b      	bne.n	8004150 <HAL_UART_Transmit+0xf4>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004138:	69bb      	ldr	r3, [r7, #24]
 800413a:	881b      	ldrh	r3, [r3, #0]
 800413c:	001a      	movs	r2, r3
 800413e:	68fb      	ldr	r3, [r7, #12]
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	05d2      	lsls	r2, r2, #23
 8004144:	0dd2      	lsrs	r2, r2, #23
 8004146:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8004148:	69bb      	ldr	r3, [r7, #24]
 800414a:	3302      	adds	r3, #2
 800414c:	61bb      	str	r3, [r7, #24]
 800414e:	e007      	b.n	8004160 <HAL_UART_Transmit+0x104>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004150:	69fb      	ldr	r3, [r7, #28]
 8004152:	781a      	ldrb	r2, [r3, #0]
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800415a:	69fb      	ldr	r3, [r7, #28]
 800415c:	3301      	adds	r3, #1
 800415e:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004160:	68fb      	ldr	r3, [r7, #12]
 8004162:	2252      	movs	r2, #82	; 0x52
 8004164:	5a9b      	ldrh	r3, [r3, r2]
 8004166:	b29b      	uxth	r3, r3
 8004168:	3b01      	subs	r3, #1
 800416a:	b299      	uxth	r1, r3
 800416c:	68fb      	ldr	r3, [r7, #12]
 800416e:	2252      	movs	r2, #82	; 0x52
 8004170:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8004172:	68fb      	ldr	r3, [r7, #12]
 8004174:	2252      	movs	r2, #82	; 0x52
 8004176:	5a9b      	ldrh	r3, [r3, r2]
 8004178:	b29b      	uxth	r3, r3
 800417a:	2b00      	cmp	r3, #0
 800417c:	d1cc      	bne.n	8004118 <HAL_UART_Transmit+0xbc>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800417e:	697a      	ldr	r2, [r7, #20]
 8004180:	68f8      	ldr	r0, [r7, #12]
 8004182:	683b      	ldr	r3, [r7, #0]
 8004184:	9300      	str	r3, [sp, #0]
 8004186:	0013      	movs	r3, r2
 8004188:	2200      	movs	r2, #0
 800418a:	2140      	movs	r1, #64	; 0x40
 800418c:	f000 ff26 	bl	8004fdc <UART_WaitOnFlagUntilTimeout>
 8004190:	1e03      	subs	r3, r0, #0
 8004192:	d001      	beq.n	8004198 <HAL_UART_Transmit+0x13c>
    {
      return HAL_TIMEOUT;
 8004194:	2303      	movs	r3, #3
 8004196:	e005      	b.n	80041a4 <HAL_UART_Transmit+0x148>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	2220      	movs	r2, #32
 800419c:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 800419e:	2300      	movs	r3, #0
 80041a0:	e000      	b.n	80041a4 <HAL_UART_Transmit+0x148>
  }
  else
  {
    return HAL_BUSY;
 80041a2:	2302      	movs	r3, #2
  }
}
 80041a4:	0018      	movs	r0, r3
 80041a6:	46bd      	mov	sp, r7
 80041a8:	b008      	add	sp, #32
 80041aa:	bd80      	pop	{r7, pc}

080041ac <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80041ac:	b580      	push	{r7, lr}
 80041ae:	b088      	sub	sp, #32
 80041b0:	af00      	add	r7, sp, #0
 80041b2:	60f8      	str	r0, [r7, #12]
 80041b4:	60b9      	str	r1, [r7, #8]
 80041b6:	1dbb      	adds	r3, r7, #6
 80041b8:	801a      	strh	r2, [r3, #0]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80041ba:	68fb      	ldr	r3, [r7, #12]
 80041bc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80041be:	2b20      	cmp	r3, #32
 80041c0:	d155      	bne.n	800426e <HAL_UART_Receive_IT+0xc2>
  {
    if ((pData == NULL) || (Size == 0U))
 80041c2:	68bb      	ldr	r3, [r7, #8]
 80041c4:	2b00      	cmp	r3, #0
 80041c6:	d003      	beq.n	80041d0 <HAL_UART_Receive_IT+0x24>
 80041c8:	1dbb      	adds	r3, r7, #6
 80041ca:	881b      	ldrh	r3, [r3, #0]
 80041cc:	2b00      	cmp	r3, #0
 80041ce:	d101      	bne.n	80041d4 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 80041d0:	2301      	movs	r3, #1
 80041d2:	e04d      	b.n	8004270 <HAL_UART_Receive_IT+0xc4>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be received from RDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	689a      	ldr	r2, [r3, #8]
 80041d8:	2380      	movs	r3, #128	; 0x80
 80041da:	015b      	lsls	r3, r3, #5
 80041dc:	429a      	cmp	r2, r3
 80041de:	d109      	bne.n	80041f4 <HAL_UART_Receive_IT+0x48>
 80041e0:	68fb      	ldr	r3, [r7, #12]
 80041e2:	691b      	ldr	r3, [r3, #16]
 80041e4:	2b00      	cmp	r3, #0
 80041e6:	d105      	bne.n	80041f4 <HAL_UART_Receive_IT+0x48>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 80041e8:	68bb      	ldr	r3, [r7, #8]
 80041ea:	2201      	movs	r2, #1
 80041ec:	4013      	ands	r3, r2
 80041ee:	d001      	beq.n	80041f4 <HAL_UART_Receive_IT+0x48>
      {
        return  HAL_ERROR;
 80041f0:	2301      	movs	r3, #1
 80041f2:	e03d      	b.n	8004270 <HAL_UART_Receive_IT+0xc4>
      }
    }

    __HAL_LOCK(huart);
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	2274      	movs	r2, #116	; 0x74
 80041f8:	5c9b      	ldrb	r3, [r3, r2]
 80041fa:	2b01      	cmp	r3, #1
 80041fc:	d101      	bne.n	8004202 <HAL_UART_Receive_IT+0x56>
 80041fe:	2302      	movs	r3, #2
 8004200:	e036      	b.n	8004270 <HAL_UART_Receive_IT+0xc4>
 8004202:	68fb      	ldr	r3, [r7, #12]
 8004204:	2274      	movs	r2, #116	; 0x74
 8004206:	2101      	movs	r1, #1
 8004208:	5499      	strb	r1, [r3, r2]

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800420a:	68fb      	ldr	r3, [r7, #12]
 800420c:	2200      	movs	r2, #0
 800420e:	661a      	str	r2, [r3, #96]	; 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	4a18      	ldr	r2, [pc, #96]	; (8004278 <HAL_UART_Receive_IT+0xcc>)
 8004216:	4293      	cmp	r3, r2
 8004218:	d020      	beq.n	800425c <HAL_UART_Receive_IT+0xb0>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800421a:	68fb      	ldr	r3, [r7, #12]
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	685a      	ldr	r2, [r3, #4]
 8004220:	2380      	movs	r3, #128	; 0x80
 8004222:	041b      	lsls	r3, r3, #16
 8004224:	4013      	ands	r3, r2
 8004226:	d019      	beq.n	800425c <HAL_UART_Receive_IT+0xb0>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004228:	f3ef 8310 	mrs	r3, PRIMASK
 800422c:	613b      	str	r3, [r7, #16]
  return(result);
 800422e:	693b      	ldr	r3, [r7, #16]
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8004230:	61fb      	str	r3, [r7, #28]
 8004232:	2301      	movs	r3, #1
 8004234:	617b      	str	r3, [r7, #20]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004236:	697b      	ldr	r3, [r7, #20]
 8004238:	f383 8810 	msr	PRIMASK, r3
}
 800423c:	46c0      	nop			; (mov r8, r8)
 800423e:	68fb      	ldr	r3, [r7, #12]
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	681a      	ldr	r2, [r3, #0]
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	2180      	movs	r1, #128	; 0x80
 800424a:	04c9      	lsls	r1, r1, #19
 800424c:	430a      	orrs	r2, r1
 800424e:	601a      	str	r2, [r3, #0]
 8004250:	69fb      	ldr	r3, [r7, #28]
 8004252:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004254:	69bb      	ldr	r3, [r7, #24]
 8004256:	f383 8810 	msr	PRIMASK, r3
}
 800425a:	46c0      	nop			; (mov r8, r8)
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 800425c:	1dbb      	adds	r3, r7, #6
 800425e:	881a      	ldrh	r2, [r3, #0]
 8004260:	68b9      	ldr	r1, [r7, #8]
 8004262:	68fb      	ldr	r3, [r7, #12]
 8004264:	0018      	movs	r0, r3
 8004266:	f000 ff7d 	bl	8005164 <UART_Start_Receive_IT>
 800426a:	0003      	movs	r3, r0
 800426c:	e000      	b.n	8004270 <HAL_UART_Receive_IT+0xc4>
  }
  else
  {
    return HAL_BUSY;
 800426e:	2302      	movs	r3, #2
  }
}
 8004270:	0018      	movs	r0, r3
 8004272:	46bd      	mov	sp, r7
 8004274:	b008      	add	sp, #32
 8004276:	bd80      	pop	{r7, pc}
 8004278:	40004800 	.word	0x40004800

0800427c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800427c:	b590      	push	{r4, r7, lr}
 800427e:	b0ab      	sub	sp, #172	; 0xac
 8004280:	af00      	add	r7, sp, #0
 8004282:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	69db      	ldr	r3, [r3, #28]
 800428a:	22a4      	movs	r2, #164	; 0xa4
 800428c:	18b9      	adds	r1, r7, r2
 800428e:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	20a0      	movs	r0, #160	; 0xa0
 8004298:	1839      	adds	r1, r7, r0
 800429a:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	689b      	ldr	r3, [r3, #8]
 80042a2:	219c      	movs	r1, #156	; 0x9c
 80042a4:	1879      	adds	r1, r7, r1
 80042a6:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80042a8:	0011      	movs	r1, r2
 80042aa:	18bb      	adds	r3, r7, r2
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	4a99      	ldr	r2, [pc, #612]	; (8004514 <HAL_UART_IRQHandler+0x298>)
 80042b0:	4013      	ands	r3, r2
 80042b2:	2298      	movs	r2, #152	; 0x98
 80042b4:	18bc      	adds	r4, r7, r2
 80042b6:	6023      	str	r3, [r4, #0]
  if (errorflags == 0U)
 80042b8:	18bb      	adds	r3, r7, r2
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	2b00      	cmp	r3, #0
 80042be:	d114      	bne.n	80042ea <HAL_UART_IRQHandler+0x6e>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 80042c0:	187b      	adds	r3, r7, r1
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	2220      	movs	r2, #32
 80042c6:	4013      	ands	r3, r2
 80042c8:	d00f      	beq.n	80042ea <HAL_UART_IRQHandler+0x6e>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80042ca:	183b      	adds	r3, r7, r0
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	2220      	movs	r2, #32
 80042d0:	4013      	ands	r3, r2
 80042d2:	d00a      	beq.n	80042ea <HAL_UART_IRQHandler+0x6e>
    {
      if (huart->RxISR != NULL)
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80042d8:	2b00      	cmp	r3, #0
 80042da:	d100      	bne.n	80042de <HAL_UART_IRQHandler+0x62>
 80042dc:	e298      	b.n	8004810 <HAL_UART_IRQHandler+0x594>
      {
        huart->RxISR(huart);
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80042e2:	687a      	ldr	r2, [r7, #4]
 80042e4:	0010      	movs	r0, r2
 80042e6:	4798      	blx	r3
      }
      return;
 80042e8:	e292      	b.n	8004810 <HAL_UART_IRQHandler+0x594>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80042ea:	2398      	movs	r3, #152	; 0x98
 80042ec:	18fb      	adds	r3, r7, r3
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	2b00      	cmp	r3, #0
 80042f2:	d100      	bne.n	80042f6 <HAL_UART_IRQHandler+0x7a>
 80042f4:	e114      	b.n	8004520 <HAL_UART_IRQHandler+0x2a4>
      && (((cr3its & USART_CR3_EIE) != 0U)
 80042f6:	239c      	movs	r3, #156	; 0x9c
 80042f8:	18fb      	adds	r3, r7, r3
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	2201      	movs	r2, #1
 80042fe:	4013      	ands	r3, r2
 8004300:	d106      	bne.n	8004310 <HAL_UART_IRQHandler+0x94>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8004302:	23a0      	movs	r3, #160	; 0xa0
 8004304:	18fb      	adds	r3, r7, r3
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	4a83      	ldr	r2, [pc, #524]	; (8004518 <HAL_UART_IRQHandler+0x29c>)
 800430a:	4013      	ands	r3, r2
 800430c:	d100      	bne.n	8004310 <HAL_UART_IRQHandler+0x94>
 800430e:	e107      	b.n	8004520 <HAL_UART_IRQHandler+0x2a4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8004310:	23a4      	movs	r3, #164	; 0xa4
 8004312:	18fb      	adds	r3, r7, r3
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	2201      	movs	r2, #1
 8004318:	4013      	ands	r3, r2
 800431a:	d012      	beq.n	8004342 <HAL_UART_IRQHandler+0xc6>
 800431c:	23a0      	movs	r3, #160	; 0xa0
 800431e:	18fb      	adds	r3, r7, r3
 8004320:	681a      	ldr	r2, [r3, #0]
 8004322:	2380      	movs	r3, #128	; 0x80
 8004324:	005b      	lsls	r3, r3, #1
 8004326:	4013      	ands	r3, r2
 8004328:	d00b      	beq.n	8004342 <HAL_UART_IRQHandler+0xc6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	2201      	movs	r2, #1
 8004330:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	2280      	movs	r2, #128	; 0x80
 8004336:	589b      	ldr	r3, [r3, r2]
 8004338:	2201      	movs	r2, #1
 800433a:	431a      	orrs	r2, r3
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	2180      	movs	r1, #128	; 0x80
 8004340:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004342:	23a4      	movs	r3, #164	; 0xa4
 8004344:	18fb      	adds	r3, r7, r3
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	2202      	movs	r2, #2
 800434a:	4013      	ands	r3, r2
 800434c:	d011      	beq.n	8004372 <HAL_UART_IRQHandler+0xf6>
 800434e:	239c      	movs	r3, #156	; 0x9c
 8004350:	18fb      	adds	r3, r7, r3
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	2201      	movs	r2, #1
 8004356:	4013      	ands	r3, r2
 8004358:	d00b      	beq.n	8004372 <HAL_UART_IRQHandler+0xf6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	2202      	movs	r2, #2
 8004360:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	2280      	movs	r2, #128	; 0x80
 8004366:	589b      	ldr	r3, [r3, r2]
 8004368:	2204      	movs	r2, #4
 800436a:	431a      	orrs	r2, r3
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	2180      	movs	r1, #128	; 0x80
 8004370:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004372:	23a4      	movs	r3, #164	; 0xa4
 8004374:	18fb      	adds	r3, r7, r3
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	2204      	movs	r2, #4
 800437a:	4013      	ands	r3, r2
 800437c:	d011      	beq.n	80043a2 <HAL_UART_IRQHandler+0x126>
 800437e:	239c      	movs	r3, #156	; 0x9c
 8004380:	18fb      	adds	r3, r7, r3
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	2201      	movs	r2, #1
 8004386:	4013      	ands	r3, r2
 8004388:	d00b      	beq.n	80043a2 <HAL_UART_IRQHandler+0x126>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	2204      	movs	r2, #4
 8004390:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	2280      	movs	r2, #128	; 0x80
 8004396:	589b      	ldr	r3, [r3, r2]
 8004398:	2202      	movs	r2, #2
 800439a:	431a      	orrs	r2, r3
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	2180      	movs	r1, #128	; 0x80
 80043a0:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80043a2:	23a4      	movs	r3, #164	; 0xa4
 80043a4:	18fb      	adds	r3, r7, r3
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	2208      	movs	r2, #8
 80043aa:	4013      	ands	r3, r2
 80043ac:	d017      	beq.n	80043de <HAL_UART_IRQHandler+0x162>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80043ae:	23a0      	movs	r3, #160	; 0xa0
 80043b0:	18fb      	adds	r3, r7, r3
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	2220      	movs	r2, #32
 80043b6:	4013      	ands	r3, r2
 80043b8:	d105      	bne.n	80043c6 <HAL_UART_IRQHandler+0x14a>
            ((cr3its & USART_CR3_EIE) != 0U)))
 80043ba:	239c      	movs	r3, #156	; 0x9c
 80043bc:	18fb      	adds	r3, r7, r3
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	2201      	movs	r2, #1
 80043c2:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80043c4:	d00b      	beq.n	80043de <HAL_UART_IRQHandler+0x162>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	2208      	movs	r2, #8
 80043cc:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	2280      	movs	r2, #128	; 0x80
 80043d2:	589b      	ldr	r3, [r3, r2]
 80043d4:	2208      	movs	r2, #8
 80043d6:	431a      	orrs	r2, r3
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	2180      	movs	r1, #128	; 0x80
 80043dc:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80043de:	23a4      	movs	r3, #164	; 0xa4
 80043e0:	18fb      	adds	r3, r7, r3
 80043e2:	681a      	ldr	r2, [r3, #0]
 80043e4:	2380      	movs	r3, #128	; 0x80
 80043e6:	011b      	lsls	r3, r3, #4
 80043e8:	4013      	ands	r3, r2
 80043ea:	d013      	beq.n	8004414 <HAL_UART_IRQHandler+0x198>
 80043ec:	23a0      	movs	r3, #160	; 0xa0
 80043ee:	18fb      	adds	r3, r7, r3
 80043f0:	681a      	ldr	r2, [r3, #0]
 80043f2:	2380      	movs	r3, #128	; 0x80
 80043f4:	04db      	lsls	r3, r3, #19
 80043f6:	4013      	ands	r3, r2
 80043f8:	d00c      	beq.n	8004414 <HAL_UART_IRQHandler+0x198>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	2280      	movs	r2, #128	; 0x80
 8004400:	0112      	lsls	r2, r2, #4
 8004402:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	2280      	movs	r2, #128	; 0x80
 8004408:	589b      	ldr	r3, [r3, r2]
 800440a:	2220      	movs	r2, #32
 800440c:	431a      	orrs	r2, r3
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	2180      	movs	r1, #128	; 0x80
 8004412:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	2280      	movs	r2, #128	; 0x80
 8004418:	589b      	ldr	r3, [r3, r2]
 800441a:	2b00      	cmp	r3, #0
 800441c:	d100      	bne.n	8004420 <HAL_UART_IRQHandler+0x1a4>
 800441e:	e1f9      	b.n	8004814 <HAL_UART_IRQHandler+0x598>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8004420:	23a4      	movs	r3, #164	; 0xa4
 8004422:	18fb      	adds	r3, r7, r3
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	2220      	movs	r2, #32
 8004428:	4013      	ands	r3, r2
 800442a:	d00e      	beq.n	800444a <HAL_UART_IRQHandler+0x1ce>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800442c:	23a0      	movs	r3, #160	; 0xa0
 800442e:	18fb      	adds	r3, r7, r3
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	2220      	movs	r2, #32
 8004434:	4013      	ands	r3, r2
 8004436:	d008      	beq.n	800444a <HAL_UART_IRQHandler+0x1ce>
      {
        if (huart->RxISR != NULL)
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800443c:	2b00      	cmp	r3, #0
 800443e:	d004      	beq.n	800444a <HAL_UART_IRQHandler+0x1ce>
        {
          huart->RxISR(huart);
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004444:	687a      	ldr	r2, [r7, #4]
 8004446:	0010      	movs	r0, r2
 8004448:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	2280      	movs	r2, #128	; 0x80
 800444e:	589b      	ldr	r3, [r3, r2]
 8004450:	2194      	movs	r1, #148	; 0x94
 8004452:	187a      	adds	r2, r7, r1
 8004454:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	689b      	ldr	r3, [r3, #8]
 800445c:	2240      	movs	r2, #64	; 0x40
 800445e:	4013      	ands	r3, r2
 8004460:	2b40      	cmp	r3, #64	; 0x40
 8004462:	d004      	beq.n	800446e <HAL_UART_IRQHandler+0x1f2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8004464:	187b      	adds	r3, r7, r1
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	2228      	movs	r2, #40	; 0x28
 800446a:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800446c:	d047      	beq.n	80044fe <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	0018      	movs	r0, r3
 8004472:	f000 ff27 	bl	80052c4 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	689b      	ldr	r3, [r3, #8]
 800447c:	2240      	movs	r2, #64	; 0x40
 800447e:	4013      	ands	r3, r2
 8004480:	2b40      	cmp	r3, #64	; 0x40
 8004482:	d137      	bne.n	80044f4 <HAL_UART_IRQHandler+0x278>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004484:	f3ef 8310 	mrs	r3, PRIMASK
 8004488:	663b      	str	r3, [r7, #96]	; 0x60
  return(result);
 800448a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800448c:	2090      	movs	r0, #144	; 0x90
 800448e:	183a      	adds	r2, r7, r0
 8004490:	6013      	str	r3, [r2, #0]
 8004492:	2301      	movs	r3, #1
 8004494:	667b      	str	r3, [r7, #100]	; 0x64
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004496:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004498:	f383 8810 	msr	PRIMASK, r3
}
 800449c:	46c0      	nop			; (mov r8, r8)
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	689a      	ldr	r2, [r3, #8]
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	2140      	movs	r1, #64	; 0x40
 80044aa:	438a      	bics	r2, r1
 80044ac:	609a      	str	r2, [r3, #8]
 80044ae:	183b      	adds	r3, r7, r0
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	66bb      	str	r3, [r7, #104]	; 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80044b4:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80044b6:	f383 8810 	msr	PRIMASK, r3
}
 80044ba:	46c0      	nop			; (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80044c0:	2b00      	cmp	r3, #0
 80044c2:	d012      	beq.n	80044ea <HAL_UART_IRQHandler+0x26e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80044c8:	4a14      	ldr	r2, [pc, #80]	; (800451c <HAL_UART_IRQHandler+0x2a0>)
 80044ca:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80044d0:	0018      	movs	r0, r3
 80044d2:	f7fd ff8f 	bl	80023f4 <HAL_DMA_Abort_IT>
 80044d6:	1e03      	subs	r3, r0, #0
 80044d8:	d01a      	beq.n	8004510 <HAL_UART_IRQHandler+0x294>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80044de:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80044e4:	0018      	movs	r0, r3
 80044e6:	4790      	blx	r2
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80044e8:	e012      	b.n	8004510 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	0018      	movs	r0, r3
 80044ee:	f000 f9a7 	bl	8004840 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80044f2:	e00d      	b.n	8004510 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	0018      	movs	r0, r3
 80044f8:	f000 f9a2 	bl	8004840 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80044fc:	e008      	b.n	8004510 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	0018      	movs	r0, r3
 8004502:	f000 f99d 	bl	8004840 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	2280      	movs	r2, #128	; 0x80
 800450a:	2100      	movs	r1, #0
 800450c:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 800450e:	e181      	b.n	8004814 <HAL_UART_IRQHandler+0x598>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004510:	46c0      	nop			; (mov r8, r8)
    return;
 8004512:	e17f      	b.n	8004814 <HAL_UART_IRQHandler+0x598>
 8004514:	0000080f 	.word	0x0000080f
 8004518:	04000120 	.word	0x04000120
 800451c:	08005389 	.word	0x08005389

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004524:	2b01      	cmp	r3, #1
 8004526:	d000      	beq.n	800452a <HAL_UART_IRQHandler+0x2ae>
 8004528:	e133      	b.n	8004792 <HAL_UART_IRQHandler+0x516>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800452a:	23a4      	movs	r3, #164	; 0xa4
 800452c:	18fb      	adds	r3, r7, r3
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	2210      	movs	r2, #16
 8004532:	4013      	ands	r3, r2
 8004534:	d100      	bne.n	8004538 <HAL_UART_IRQHandler+0x2bc>
 8004536:	e12c      	b.n	8004792 <HAL_UART_IRQHandler+0x516>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8004538:	23a0      	movs	r3, #160	; 0xa0
 800453a:	18fb      	adds	r3, r7, r3
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	2210      	movs	r2, #16
 8004540:	4013      	ands	r3, r2
 8004542:	d100      	bne.n	8004546 <HAL_UART_IRQHandler+0x2ca>
 8004544:	e125      	b.n	8004792 <HAL_UART_IRQHandler+0x516>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	2210      	movs	r2, #16
 800454c:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	689b      	ldr	r3, [r3, #8]
 8004554:	2240      	movs	r2, #64	; 0x40
 8004556:	4013      	ands	r3, r2
 8004558:	2b40      	cmp	r3, #64	; 0x40
 800455a:	d000      	beq.n	800455e <HAL_UART_IRQHandler+0x2e2>
 800455c:	e09d      	b.n	800469a <HAL_UART_IRQHandler+0x41e>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	685a      	ldr	r2, [r3, #4]
 8004566:	217e      	movs	r1, #126	; 0x7e
 8004568:	187b      	adds	r3, r7, r1
 800456a:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 800456c:	187b      	adds	r3, r7, r1
 800456e:	881b      	ldrh	r3, [r3, #0]
 8004570:	2b00      	cmp	r3, #0
 8004572:	d100      	bne.n	8004576 <HAL_UART_IRQHandler+0x2fa>
 8004574:	e150      	b.n	8004818 <HAL_UART_IRQHandler+0x59c>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	2258      	movs	r2, #88	; 0x58
 800457a:	5a9b      	ldrh	r3, [r3, r2]
 800457c:	187a      	adds	r2, r7, r1
 800457e:	8812      	ldrh	r2, [r2, #0]
 8004580:	429a      	cmp	r2, r3
 8004582:	d300      	bcc.n	8004586 <HAL_UART_IRQHandler+0x30a>
 8004584:	e148      	b.n	8004818 <HAL_UART_IRQHandler+0x59c>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	187a      	adds	r2, r7, r1
 800458a:	215a      	movs	r1, #90	; 0x5a
 800458c:	8812      	ldrh	r2, [r2, #0]
 800458e:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	2220      	movs	r2, #32
 800459a:	4013      	ands	r3, r2
 800459c:	d16e      	bne.n	800467c <HAL_UART_IRQHandler+0x400>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800459e:	f3ef 8310 	mrs	r3, PRIMASK
 80045a2:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 80045a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80045a6:	67bb      	str	r3, [r7, #120]	; 0x78
 80045a8:	2301      	movs	r3, #1
 80045aa:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80045ac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80045ae:	f383 8810 	msr	PRIMASK, r3
}
 80045b2:	46c0      	nop			; (mov r8, r8)
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	681a      	ldr	r2, [r3, #0]
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	499a      	ldr	r1, [pc, #616]	; (8004828 <HAL_UART_IRQHandler+0x5ac>)
 80045c0:	400a      	ands	r2, r1
 80045c2:	601a      	str	r2, [r3, #0]
 80045c4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80045c6:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80045c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80045ca:	f383 8810 	msr	PRIMASK, r3
}
 80045ce:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80045d0:	f3ef 8310 	mrs	r3, PRIMASK
 80045d4:	63fb      	str	r3, [r7, #60]	; 0x3c
  return(result);
 80045d6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80045d8:	677b      	str	r3, [r7, #116]	; 0x74
 80045da:	2301      	movs	r3, #1
 80045dc:	643b      	str	r3, [r7, #64]	; 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80045de:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80045e0:	f383 8810 	msr	PRIMASK, r3
}
 80045e4:	46c0      	nop			; (mov r8, r8)
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	689a      	ldr	r2, [r3, #8]
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	2101      	movs	r1, #1
 80045f2:	438a      	bics	r2, r1
 80045f4:	609a      	str	r2, [r3, #8]
 80045f6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80045f8:	647b      	str	r3, [r7, #68]	; 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80045fa:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80045fc:	f383 8810 	msr	PRIMASK, r3
}
 8004600:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004602:	f3ef 8310 	mrs	r3, PRIMASK
 8004606:	64bb      	str	r3, [r7, #72]	; 0x48
  return(result);
 8004608:	6cbb      	ldr	r3, [r7, #72]	; 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800460a:	673b      	str	r3, [r7, #112]	; 0x70
 800460c:	2301      	movs	r3, #1
 800460e:	64fb      	str	r3, [r7, #76]	; 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004610:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004612:	f383 8810 	msr	PRIMASK, r3
}
 8004616:	46c0      	nop			; (mov r8, r8)
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	689a      	ldr	r2, [r3, #8]
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	2140      	movs	r1, #64	; 0x40
 8004624:	438a      	bics	r2, r1
 8004626:	609a      	str	r2, [r3, #8]
 8004628:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800462a:	653b      	str	r3, [r7, #80]	; 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800462c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800462e:	f383 8810 	msr	PRIMASK, r3
}
 8004632:	46c0      	nop			; (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	2220      	movs	r2, #32
 8004638:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	2200      	movs	r2, #0
 800463e:	661a      	str	r2, [r3, #96]	; 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004640:	f3ef 8310 	mrs	r3, PRIMASK
 8004644:	657b      	str	r3, [r7, #84]	; 0x54
  return(result);
 8004646:	6d7b      	ldr	r3, [r7, #84]	; 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004648:	66fb      	str	r3, [r7, #108]	; 0x6c
 800464a:	2301      	movs	r3, #1
 800464c:	65bb      	str	r3, [r7, #88]	; 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800464e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004650:	f383 8810 	msr	PRIMASK, r3
}
 8004654:	46c0      	nop			; (mov r8, r8)
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	681a      	ldr	r2, [r3, #0]
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	2110      	movs	r1, #16
 8004662:	438a      	bics	r2, r1
 8004664:	601a      	str	r2, [r3, #0]
 8004666:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004668:	65fb      	str	r3, [r7, #92]	; 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800466a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800466c:	f383 8810 	msr	PRIMASK, r3
}
 8004670:	46c0      	nop			; (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004676:	0018      	movs	r0, r3
 8004678:	f7fd fe7c 	bl	8002374 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	2258      	movs	r2, #88	; 0x58
 8004680:	5a9a      	ldrh	r2, [r3, r2]
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	215a      	movs	r1, #90	; 0x5a
 8004686:	5a5b      	ldrh	r3, [r3, r1]
 8004688:	b29b      	uxth	r3, r3
 800468a:	1ad3      	subs	r3, r2, r3
 800468c:	b29a      	uxth	r2, r3
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	0011      	movs	r1, r2
 8004692:	0018      	movs	r0, r3
 8004694:	f000 f8dc 	bl	8004850 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8004698:	e0be      	b.n	8004818 <HAL_UART_IRQHandler+0x59c>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	2258      	movs	r2, #88	; 0x58
 800469e:	5a99      	ldrh	r1, [r3, r2]
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	225a      	movs	r2, #90	; 0x5a
 80046a4:	5a9b      	ldrh	r3, [r3, r2]
 80046a6:	b29a      	uxth	r2, r3
 80046a8:	208e      	movs	r0, #142	; 0x8e
 80046aa:	183b      	adds	r3, r7, r0
 80046ac:	1a8a      	subs	r2, r1, r2
 80046ae:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	225a      	movs	r2, #90	; 0x5a
 80046b4:	5a9b      	ldrh	r3, [r3, r2]
 80046b6:	b29b      	uxth	r3, r3
 80046b8:	2b00      	cmp	r3, #0
 80046ba:	d100      	bne.n	80046be <HAL_UART_IRQHandler+0x442>
 80046bc:	e0ae      	b.n	800481c <HAL_UART_IRQHandler+0x5a0>
          && (nb_rx_data > 0U))
 80046be:	183b      	adds	r3, r7, r0
 80046c0:	881b      	ldrh	r3, [r3, #0]
 80046c2:	2b00      	cmp	r3, #0
 80046c4:	d100      	bne.n	80046c8 <HAL_UART_IRQHandler+0x44c>
 80046c6:	e0a9      	b.n	800481c <HAL_UART_IRQHandler+0x5a0>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80046c8:	f3ef 8310 	mrs	r3, PRIMASK
 80046cc:	60fb      	str	r3, [r7, #12]
  return(result);
 80046ce:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80046d0:	2488      	movs	r4, #136	; 0x88
 80046d2:	193a      	adds	r2, r7, r4
 80046d4:	6013      	str	r3, [r2, #0]
 80046d6:	2301      	movs	r3, #1
 80046d8:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80046da:	693b      	ldr	r3, [r7, #16]
 80046dc:	f383 8810 	msr	PRIMASK, r3
}
 80046e0:	46c0      	nop			; (mov r8, r8)
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	681a      	ldr	r2, [r3, #0]
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	494f      	ldr	r1, [pc, #316]	; (800482c <HAL_UART_IRQHandler+0x5b0>)
 80046ee:	400a      	ands	r2, r1
 80046f0:	601a      	str	r2, [r3, #0]
 80046f2:	193b      	adds	r3, r7, r4
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80046f8:	697b      	ldr	r3, [r7, #20]
 80046fa:	f383 8810 	msr	PRIMASK, r3
}
 80046fe:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004700:	f3ef 8310 	mrs	r3, PRIMASK
 8004704:	61bb      	str	r3, [r7, #24]
  return(result);
 8004706:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004708:	2484      	movs	r4, #132	; 0x84
 800470a:	193a      	adds	r2, r7, r4
 800470c:	6013      	str	r3, [r2, #0]
 800470e:	2301      	movs	r3, #1
 8004710:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004712:	69fb      	ldr	r3, [r7, #28]
 8004714:	f383 8810 	msr	PRIMASK, r3
}
 8004718:	46c0      	nop			; (mov r8, r8)
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	689a      	ldr	r2, [r3, #8]
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	2101      	movs	r1, #1
 8004726:	438a      	bics	r2, r1
 8004728:	609a      	str	r2, [r3, #8]
 800472a:	193b      	adds	r3, r7, r4
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004730:	6a3b      	ldr	r3, [r7, #32]
 8004732:	f383 8810 	msr	PRIMASK, r3
}
 8004736:	46c0      	nop			; (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	2220      	movs	r2, #32
 800473c:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	2200      	movs	r2, #0
 8004742:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	2200      	movs	r2, #0
 8004748:	665a      	str	r2, [r3, #100]	; 0x64
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800474a:	f3ef 8310 	mrs	r3, PRIMASK
 800474e:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8004750:	6a7b      	ldr	r3, [r7, #36]	; 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004752:	2480      	movs	r4, #128	; 0x80
 8004754:	193a      	adds	r2, r7, r4
 8004756:	6013      	str	r3, [r2, #0]
 8004758:	2301      	movs	r3, #1
 800475a:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800475c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800475e:	f383 8810 	msr	PRIMASK, r3
}
 8004762:	46c0      	nop			; (mov r8, r8)
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	681a      	ldr	r2, [r3, #0]
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	2110      	movs	r1, #16
 8004770:	438a      	bics	r2, r1
 8004772:	601a      	str	r2, [r3, #0]
 8004774:	193b      	adds	r3, r7, r4
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800477a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800477c:	f383 8810 	msr	PRIMASK, r3
}
 8004780:	46c0      	nop			; (mov r8, r8)
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004782:	183b      	adds	r3, r7, r0
 8004784:	881a      	ldrh	r2, [r3, #0]
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	0011      	movs	r1, r2
 800478a:	0018      	movs	r0, r3
 800478c:	f000 f860 	bl	8004850 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8004790:	e044      	b.n	800481c <HAL_UART_IRQHandler+0x5a0>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8004792:	23a4      	movs	r3, #164	; 0xa4
 8004794:	18fb      	adds	r3, r7, r3
 8004796:	681a      	ldr	r2, [r3, #0]
 8004798:	2380      	movs	r3, #128	; 0x80
 800479a:	035b      	lsls	r3, r3, #13
 800479c:	4013      	ands	r3, r2
 800479e:	d010      	beq.n	80047c2 <HAL_UART_IRQHandler+0x546>
 80047a0:	239c      	movs	r3, #156	; 0x9c
 80047a2:	18fb      	adds	r3, r7, r3
 80047a4:	681a      	ldr	r2, [r3, #0]
 80047a6:	2380      	movs	r3, #128	; 0x80
 80047a8:	03db      	lsls	r3, r3, #15
 80047aa:	4013      	ands	r3, r2
 80047ac:	d009      	beq.n	80047c2 <HAL_UART_IRQHandler+0x546>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	2280      	movs	r2, #128	; 0x80
 80047b4:	0352      	lsls	r2, r2, #13
 80047b6:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	0018      	movs	r0, r3
 80047bc:	f000 ff8e 	bl	80056dc <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80047c0:	e02f      	b.n	8004822 <HAL_UART_IRQHandler+0x5a6>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 80047c2:	23a4      	movs	r3, #164	; 0xa4
 80047c4:	18fb      	adds	r3, r7, r3
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	2280      	movs	r2, #128	; 0x80
 80047ca:	4013      	ands	r3, r2
 80047cc:	d00f      	beq.n	80047ee <HAL_UART_IRQHandler+0x572>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 80047ce:	23a0      	movs	r3, #160	; 0xa0
 80047d0:	18fb      	adds	r3, r7, r3
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	2280      	movs	r2, #128	; 0x80
 80047d6:	4013      	ands	r3, r2
 80047d8:	d009      	beq.n	80047ee <HAL_UART_IRQHandler+0x572>
  {
    if (huart->TxISR != NULL)
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80047de:	2b00      	cmp	r3, #0
 80047e0:	d01e      	beq.n	8004820 <HAL_UART_IRQHandler+0x5a4>
    {
      huart->TxISR(huart);
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80047e6:	687a      	ldr	r2, [r7, #4]
 80047e8:	0010      	movs	r0, r2
 80047ea:	4798      	blx	r3
    }
    return;
 80047ec:	e018      	b.n	8004820 <HAL_UART_IRQHandler+0x5a4>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80047ee:	23a4      	movs	r3, #164	; 0xa4
 80047f0:	18fb      	adds	r3, r7, r3
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	2240      	movs	r2, #64	; 0x40
 80047f6:	4013      	ands	r3, r2
 80047f8:	d013      	beq.n	8004822 <HAL_UART_IRQHandler+0x5a6>
 80047fa:	23a0      	movs	r3, #160	; 0xa0
 80047fc:	18fb      	adds	r3, r7, r3
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	2240      	movs	r2, #64	; 0x40
 8004802:	4013      	ands	r3, r2
 8004804:	d00d      	beq.n	8004822 <HAL_UART_IRQHandler+0x5a6>
  {
    UART_EndTransmit_IT(huart);
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	0018      	movs	r0, r3
 800480a:	f000 fdd4 	bl	80053b6 <UART_EndTransmit_IT>
    return;
 800480e:	e008      	b.n	8004822 <HAL_UART_IRQHandler+0x5a6>
      return;
 8004810:	46c0      	nop			; (mov r8, r8)
 8004812:	e006      	b.n	8004822 <HAL_UART_IRQHandler+0x5a6>
    return;
 8004814:	46c0      	nop			; (mov r8, r8)
 8004816:	e004      	b.n	8004822 <HAL_UART_IRQHandler+0x5a6>
      return;
 8004818:	46c0      	nop			; (mov r8, r8)
 800481a:	e002      	b.n	8004822 <HAL_UART_IRQHandler+0x5a6>
      return;
 800481c:	46c0      	nop			; (mov r8, r8)
 800481e:	e000      	b.n	8004822 <HAL_UART_IRQHandler+0x5a6>
    return;
 8004820:	46c0      	nop			; (mov r8, r8)
  }

}
 8004822:	46bd      	mov	sp, r7
 8004824:	b02b      	add	sp, #172	; 0xac
 8004826:	bd90      	pop	{r4, r7, pc}
 8004828:	fffffeff 	.word	0xfffffeff
 800482c:	fffffedf 	.word	0xfffffedf

08004830 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004830:	b580      	push	{r7, lr}
 8004832:	b082      	sub	sp, #8
 8004834:	af00      	add	r7, sp, #0
 8004836:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8004838:	46c0      	nop			; (mov r8, r8)
 800483a:	46bd      	mov	sp, r7
 800483c:	b002      	add	sp, #8
 800483e:	bd80      	pop	{r7, pc}

08004840 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004840:	b580      	push	{r7, lr}
 8004842:	b082      	sub	sp, #8
 8004844:	af00      	add	r7, sp, #0
 8004846:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8004848:	46c0      	nop			; (mov r8, r8)
 800484a:	46bd      	mov	sp, r7
 800484c:	b002      	add	sp, #8
 800484e:	bd80      	pop	{r7, pc}

08004850 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004850:	b580      	push	{r7, lr}
 8004852:	b082      	sub	sp, #8
 8004854:	af00      	add	r7, sp, #0
 8004856:	6078      	str	r0, [r7, #4]
 8004858:	000a      	movs	r2, r1
 800485a:	1cbb      	adds	r3, r7, #2
 800485c:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800485e:	46c0      	nop			; (mov r8, r8)
 8004860:	46bd      	mov	sp, r7
 8004862:	b002      	add	sp, #8
 8004864:	bd80      	pop	{r7, pc}
	...

08004868 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004868:	b5b0      	push	{r4, r5, r7, lr}
 800486a:	b08e      	sub	sp, #56	; 0x38
 800486c:	af00      	add	r7, sp, #0
 800486e:	61f8      	str	r0, [r7, #28]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004870:	231a      	movs	r3, #26
 8004872:	2218      	movs	r2, #24
 8004874:	4694      	mov	ip, r2
 8004876:	44bc      	add	ip, r7
 8004878:	4463      	add	r3, ip
 800487a:	2200      	movs	r2, #0
 800487c:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800487e:	69fb      	ldr	r3, [r7, #28]
 8004880:	689a      	ldr	r2, [r3, #8]
 8004882:	69fb      	ldr	r3, [r7, #28]
 8004884:	691b      	ldr	r3, [r3, #16]
 8004886:	431a      	orrs	r2, r3
 8004888:	69fb      	ldr	r3, [r7, #28]
 800488a:	695b      	ldr	r3, [r3, #20]
 800488c:	431a      	orrs	r2, r3
 800488e:	69fb      	ldr	r3, [r7, #28]
 8004890:	69db      	ldr	r3, [r3, #28]
 8004892:	4313      	orrs	r3, r2
 8004894:	637b      	str	r3, [r7, #52]	; 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004896:	69fb      	ldr	r3, [r7, #28]
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	4ab0      	ldr	r2, [pc, #704]	; (8004b60 <UART_SetConfig+0x2f8>)
 800489e:	4013      	ands	r3, r2
 80048a0:	0019      	movs	r1, r3
 80048a2:	69fb      	ldr	r3, [r7, #28]
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80048a8:	430a      	orrs	r2, r1
 80048aa:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80048ac:	69fb      	ldr	r3, [r7, #28]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	685b      	ldr	r3, [r3, #4]
 80048b2:	4aac      	ldr	r2, [pc, #688]	; (8004b64 <UART_SetConfig+0x2fc>)
 80048b4:	4013      	ands	r3, r2
 80048b6:	0019      	movs	r1, r3
 80048b8:	69fb      	ldr	r3, [r7, #28]
 80048ba:	68da      	ldr	r2, [r3, #12]
 80048bc:	69fb      	ldr	r3, [r7, #28]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	430a      	orrs	r2, r1
 80048c2:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80048c4:	69fb      	ldr	r3, [r7, #28]
 80048c6:	699b      	ldr	r3, [r3, #24]
 80048c8:	637b      	str	r3, [r7, #52]	; 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80048ca:	69fb      	ldr	r3, [r7, #28]
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	4aa6      	ldr	r2, [pc, #664]	; (8004b68 <UART_SetConfig+0x300>)
 80048d0:	4293      	cmp	r3, r2
 80048d2:	d004      	beq.n	80048de <UART_SetConfig+0x76>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80048d4:	69fb      	ldr	r3, [r7, #28]
 80048d6:	6a1b      	ldr	r3, [r3, #32]
 80048d8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80048da:	4313      	orrs	r3, r2
 80048dc:	637b      	str	r3, [r7, #52]	; 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80048de:	69fb      	ldr	r3, [r7, #28]
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	689b      	ldr	r3, [r3, #8]
 80048e4:	4aa1      	ldr	r2, [pc, #644]	; (8004b6c <UART_SetConfig+0x304>)
 80048e6:	4013      	ands	r3, r2
 80048e8:	0019      	movs	r1, r3
 80048ea:	69fb      	ldr	r3, [r7, #28]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80048f0:	430a      	orrs	r2, r1
 80048f2:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80048f4:	69fb      	ldr	r3, [r7, #28]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	4a9d      	ldr	r2, [pc, #628]	; (8004b70 <UART_SetConfig+0x308>)
 80048fa:	4293      	cmp	r3, r2
 80048fc:	d136      	bne.n	800496c <UART_SetConfig+0x104>
 80048fe:	4b9d      	ldr	r3, [pc, #628]	; (8004b74 <UART_SetConfig+0x30c>)
 8004900:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004902:	2203      	movs	r2, #3
 8004904:	4013      	ands	r3, r2
 8004906:	2b03      	cmp	r3, #3
 8004908:	d020      	beq.n	800494c <UART_SetConfig+0xe4>
 800490a:	d827      	bhi.n	800495c <UART_SetConfig+0xf4>
 800490c:	2b02      	cmp	r3, #2
 800490e:	d00d      	beq.n	800492c <UART_SetConfig+0xc4>
 8004910:	d824      	bhi.n	800495c <UART_SetConfig+0xf4>
 8004912:	2b00      	cmp	r3, #0
 8004914:	d002      	beq.n	800491c <UART_SetConfig+0xb4>
 8004916:	2b01      	cmp	r3, #1
 8004918:	d010      	beq.n	800493c <UART_SetConfig+0xd4>
 800491a:	e01f      	b.n	800495c <UART_SetConfig+0xf4>
 800491c:	231b      	movs	r3, #27
 800491e:	2218      	movs	r2, #24
 8004920:	4694      	mov	ip, r2
 8004922:	44bc      	add	ip, r7
 8004924:	4463      	add	r3, ip
 8004926:	2201      	movs	r2, #1
 8004928:	701a      	strb	r2, [r3, #0]
 800492a:	e0c5      	b.n	8004ab8 <UART_SetConfig+0x250>
 800492c:	231b      	movs	r3, #27
 800492e:	2218      	movs	r2, #24
 8004930:	4694      	mov	ip, r2
 8004932:	44bc      	add	ip, r7
 8004934:	4463      	add	r3, ip
 8004936:	2202      	movs	r2, #2
 8004938:	701a      	strb	r2, [r3, #0]
 800493a:	e0bd      	b.n	8004ab8 <UART_SetConfig+0x250>
 800493c:	231b      	movs	r3, #27
 800493e:	2218      	movs	r2, #24
 8004940:	4694      	mov	ip, r2
 8004942:	44bc      	add	ip, r7
 8004944:	4463      	add	r3, ip
 8004946:	2204      	movs	r2, #4
 8004948:	701a      	strb	r2, [r3, #0]
 800494a:	e0b5      	b.n	8004ab8 <UART_SetConfig+0x250>
 800494c:	231b      	movs	r3, #27
 800494e:	2218      	movs	r2, #24
 8004950:	4694      	mov	ip, r2
 8004952:	44bc      	add	ip, r7
 8004954:	4463      	add	r3, ip
 8004956:	2208      	movs	r2, #8
 8004958:	701a      	strb	r2, [r3, #0]
 800495a:	e0ad      	b.n	8004ab8 <UART_SetConfig+0x250>
 800495c:	231b      	movs	r3, #27
 800495e:	2218      	movs	r2, #24
 8004960:	4694      	mov	ip, r2
 8004962:	44bc      	add	ip, r7
 8004964:	4463      	add	r3, ip
 8004966:	2210      	movs	r2, #16
 8004968:	701a      	strb	r2, [r3, #0]
 800496a:	e0a5      	b.n	8004ab8 <UART_SetConfig+0x250>
 800496c:	69fb      	ldr	r3, [r7, #28]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	4a81      	ldr	r2, [pc, #516]	; (8004b78 <UART_SetConfig+0x310>)
 8004972:	4293      	cmp	r3, r2
 8004974:	d136      	bne.n	80049e4 <UART_SetConfig+0x17c>
 8004976:	4b7f      	ldr	r3, [pc, #508]	; (8004b74 <UART_SetConfig+0x30c>)
 8004978:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800497a:	220c      	movs	r2, #12
 800497c:	4013      	ands	r3, r2
 800497e:	2b0c      	cmp	r3, #12
 8004980:	d020      	beq.n	80049c4 <UART_SetConfig+0x15c>
 8004982:	d827      	bhi.n	80049d4 <UART_SetConfig+0x16c>
 8004984:	2b08      	cmp	r3, #8
 8004986:	d00d      	beq.n	80049a4 <UART_SetConfig+0x13c>
 8004988:	d824      	bhi.n	80049d4 <UART_SetConfig+0x16c>
 800498a:	2b00      	cmp	r3, #0
 800498c:	d002      	beq.n	8004994 <UART_SetConfig+0x12c>
 800498e:	2b04      	cmp	r3, #4
 8004990:	d010      	beq.n	80049b4 <UART_SetConfig+0x14c>
 8004992:	e01f      	b.n	80049d4 <UART_SetConfig+0x16c>
 8004994:	231b      	movs	r3, #27
 8004996:	2218      	movs	r2, #24
 8004998:	4694      	mov	ip, r2
 800499a:	44bc      	add	ip, r7
 800499c:	4463      	add	r3, ip
 800499e:	2200      	movs	r2, #0
 80049a0:	701a      	strb	r2, [r3, #0]
 80049a2:	e089      	b.n	8004ab8 <UART_SetConfig+0x250>
 80049a4:	231b      	movs	r3, #27
 80049a6:	2218      	movs	r2, #24
 80049a8:	4694      	mov	ip, r2
 80049aa:	44bc      	add	ip, r7
 80049ac:	4463      	add	r3, ip
 80049ae:	2202      	movs	r2, #2
 80049b0:	701a      	strb	r2, [r3, #0]
 80049b2:	e081      	b.n	8004ab8 <UART_SetConfig+0x250>
 80049b4:	231b      	movs	r3, #27
 80049b6:	2218      	movs	r2, #24
 80049b8:	4694      	mov	ip, r2
 80049ba:	44bc      	add	ip, r7
 80049bc:	4463      	add	r3, ip
 80049be:	2204      	movs	r2, #4
 80049c0:	701a      	strb	r2, [r3, #0]
 80049c2:	e079      	b.n	8004ab8 <UART_SetConfig+0x250>
 80049c4:	231b      	movs	r3, #27
 80049c6:	2218      	movs	r2, #24
 80049c8:	4694      	mov	ip, r2
 80049ca:	44bc      	add	ip, r7
 80049cc:	4463      	add	r3, ip
 80049ce:	2208      	movs	r2, #8
 80049d0:	701a      	strb	r2, [r3, #0]
 80049d2:	e071      	b.n	8004ab8 <UART_SetConfig+0x250>
 80049d4:	231b      	movs	r3, #27
 80049d6:	2218      	movs	r2, #24
 80049d8:	4694      	mov	ip, r2
 80049da:	44bc      	add	ip, r7
 80049dc:	4463      	add	r3, ip
 80049de:	2210      	movs	r2, #16
 80049e0:	701a      	strb	r2, [r3, #0]
 80049e2:	e069      	b.n	8004ab8 <UART_SetConfig+0x250>
 80049e4:	69fb      	ldr	r3, [r7, #28]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	4a64      	ldr	r2, [pc, #400]	; (8004b7c <UART_SetConfig+0x314>)
 80049ea:	4293      	cmp	r3, r2
 80049ec:	d107      	bne.n	80049fe <UART_SetConfig+0x196>
 80049ee:	231b      	movs	r3, #27
 80049f0:	2218      	movs	r2, #24
 80049f2:	4694      	mov	ip, r2
 80049f4:	44bc      	add	ip, r7
 80049f6:	4463      	add	r3, ip
 80049f8:	2200      	movs	r2, #0
 80049fa:	701a      	strb	r2, [r3, #0]
 80049fc:	e05c      	b.n	8004ab8 <UART_SetConfig+0x250>
 80049fe:	69fb      	ldr	r3, [r7, #28]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	4a5f      	ldr	r2, [pc, #380]	; (8004b80 <UART_SetConfig+0x318>)
 8004a04:	4293      	cmp	r3, r2
 8004a06:	d107      	bne.n	8004a18 <UART_SetConfig+0x1b0>
 8004a08:	231b      	movs	r3, #27
 8004a0a:	2218      	movs	r2, #24
 8004a0c:	4694      	mov	ip, r2
 8004a0e:	44bc      	add	ip, r7
 8004a10:	4463      	add	r3, ip
 8004a12:	2200      	movs	r2, #0
 8004a14:	701a      	strb	r2, [r3, #0]
 8004a16:	e04f      	b.n	8004ab8 <UART_SetConfig+0x250>
 8004a18:	69fb      	ldr	r3, [r7, #28]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	4a52      	ldr	r2, [pc, #328]	; (8004b68 <UART_SetConfig+0x300>)
 8004a1e:	4293      	cmp	r3, r2
 8004a20:	d143      	bne.n	8004aaa <UART_SetConfig+0x242>
 8004a22:	4b54      	ldr	r3, [pc, #336]	; (8004b74 <UART_SetConfig+0x30c>)
 8004a24:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004a26:	23c0      	movs	r3, #192	; 0xc0
 8004a28:	011b      	lsls	r3, r3, #4
 8004a2a:	4013      	ands	r3, r2
 8004a2c:	22c0      	movs	r2, #192	; 0xc0
 8004a2e:	0112      	lsls	r2, r2, #4
 8004a30:	4293      	cmp	r3, r2
 8004a32:	d02a      	beq.n	8004a8a <UART_SetConfig+0x222>
 8004a34:	22c0      	movs	r2, #192	; 0xc0
 8004a36:	0112      	lsls	r2, r2, #4
 8004a38:	4293      	cmp	r3, r2
 8004a3a:	d82e      	bhi.n	8004a9a <UART_SetConfig+0x232>
 8004a3c:	2280      	movs	r2, #128	; 0x80
 8004a3e:	0112      	lsls	r2, r2, #4
 8004a40:	4293      	cmp	r3, r2
 8004a42:	d012      	beq.n	8004a6a <UART_SetConfig+0x202>
 8004a44:	2280      	movs	r2, #128	; 0x80
 8004a46:	0112      	lsls	r2, r2, #4
 8004a48:	4293      	cmp	r3, r2
 8004a4a:	d826      	bhi.n	8004a9a <UART_SetConfig+0x232>
 8004a4c:	2b00      	cmp	r3, #0
 8004a4e:	d004      	beq.n	8004a5a <UART_SetConfig+0x1f2>
 8004a50:	2280      	movs	r2, #128	; 0x80
 8004a52:	00d2      	lsls	r2, r2, #3
 8004a54:	4293      	cmp	r3, r2
 8004a56:	d010      	beq.n	8004a7a <UART_SetConfig+0x212>
 8004a58:	e01f      	b.n	8004a9a <UART_SetConfig+0x232>
 8004a5a:	231b      	movs	r3, #27
 8004a5c:	2218      	movs	r2, #24
 8004a5e:	4694      	mov	ip, r2
 8004a60:	44bc      	add	ip, r7
 8004a62:	4463      	add	r3, ip
 8004a64:	2200      	movs	r2, #0
 8004a66:	701a      	strb	r2, [r3, #0]
 8004a68:	e026      	b.n	8004ab8 <UART_SetConfig+0x250>
 8004a6a:	231b      	movs	r3, #27
 8004a6c:	2218      	movs	r2, #24
 8004a6e:	4694      	mov	ip, r2
 8004a70:	44bc      	add	ip, r7
 8004a72:	4463      	add	r3, ip
 8004a74:	2202      	movs	r2, #2
 8004a76:	701a      	strb	r2, [r3, #0]
 8004a78:	e01e      	b.n	8004ab8 <UART_SetConfig+0x250>
 8004a7a:	231b      	movs	r3, #27
 8004a7c:	2218      	movs	r2, #24
 8004a7e:	4694      	mov	ip, r2
 8004a80:	44bc      	add	ip, r7
 8004a82:	4463      	add	r3, ip
 8004a84:	2204      	movs	r2, #4
 8004a86:	701a      	strb	r2, [r3, #0]
 8004a88:	e016      	b.n	8004ab8 <UART_SetConfig+0x250>
 8004a8a:	231b      	movs	r3, #27
 8004a8c:	2218      	movs	r2, #24
 8004a8e:	4694      	mov	ip, r2
 8004a90:	44bc      	add	ip, r7
 8004a92:	4463      	add	r3, ip
 8004a94:	2208      	movs	r2, #8
 8004a96:	701a      	strb	r2, [r3, #0]
 8004a98:	e00e      	b.n	8004ab8 <UART_SetConfig+0x250>
 8004a9a:	231b      	movs	r3, #27
 8004a9c:	2218      	movs	r2, #24
 8004a9e:	4694      	mov	ip, r2
 8004aa0:	44bc      	add	ip, r7
 8004aa2:	4463      	add	r3, ip
 8004aa4:	2210      	movs	r2, #16
 8004aa6:	701a      	strb	r2, [r3, #0]
 8004aa8:	e006      	b.n	8004ab8 <UART_SetConfig+0x250>
 8004aaa:	231b      	movs	r3, #27
 8004aac:	2218      	movs	r2, #24
 8004aae:	4694      	mov	ip, r2
 8004ab0:	44bc      	add	ip, r7
 8004ab2:	4463      	add	r3, ip
 8004ab4:	2210      	movs	r2, #16
 8004ab6:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8004ab8:	69fb      	ldr	r3, [r7, #28]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	4a2a      	ldr	r2, [pc, #168]	; (8004b68 <UART_SetConfig+0x300>)
 8004abe:	4293      	cmp	r3, r2
 8004ac0:	d000      	beq.n	8004ac4 <UART_SetConfig+0x25c>
 8004ac2:	e09e      	b.n	8004c02 <UART_SetConfig+0x39a>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8004ac4:	231b      	movs	r3, #27
 8004ac6:	2218      	movs	r2, #24
 8004ac8:	4694      	mov	ip, r2
 8004aca:	44bc      	add	ip, r7
 8004acc:	4463      	add	r3, ip
 8004ace:	781b      	ldrb	r3, [r3, #0]
 8004ad0:	2b08      	cmp	r3, #8
 8004ad2:	d01d      	beq.n	8004b10 <UART_SetConfig+0x2a8>
 8004ad4:	dc20      	bgt.n	8004b18 <UART_SetConfig+0x2b0>
 8004ad6:	2b04      	cmp	r3, #4
 8004ad8:	d015      	beq.n	8004b06 <UART_SetConfig+0x29e>
 8004ada:	dc1d      	bgt.n	8004b18 <UART_SetConfig+0x2b0>
 8004adc:	2b00      	cmp	r3, #0
 8004ade:	d002      	beq.n	8004ae6 <UART_SetConfig+0x27e>
 8004ae0:	2b02      	cmp	r3, #2
 8004ae2:	d005      	beq.n	8004af0 <UART_SetConfig+0x288>
 8004ae4:	e018      	b.n	8004b18 <UART_SetConfig+0x2b0>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004ae6:	f7fe fc6d 	bl	80033c4 <HAL_RCC_GetPCLK1Freq>
 8004aea:	0003      	movs	r3, r0
 8004aec:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004aee:	e01d      	b.n	8004b2c <UART_SetConfig+0x2c4>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004af0:	4b20      	ldr	r3, [pc, #128]	; (8004b74 <UART_SetConfig+0x30c>)
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	2210      	movs	r2, #16
 8004af6:	4013      	ands	r3, r2
 8004af8:	d002      	beq.n	8004b00 <UART_SetConfig+0x298>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8004afa:	4b22      	ldr	r3, [pc, #136]	; (8004b84 <UART_SetConfig+0x31c>)
 8004afc:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8004afe:	e015      	b.n	8004b2c <UART_SetConfig+0x2c4>
          pclk = (uint32_t) HSI_VALUE;
 8004b00:	4b21      	ldr	r3, [pc, #132]	; (8004b88 <UART_SetConfig+0x320>)
 8004b02:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004b04:	e012      	b.n	8004b2c <UART_SetConfig+0x2c4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004b06:	f7fe fbad 	bl	8003264 <HAL_RCC_GetSysClockFreq>
 8004b0a:	0003      	movs	r3, r0
 8004b0c:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004b0e:	e00d      	b.n	8004b2c <UART_SetConfig+0x2c4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004b10:	2380      	movs	r3, #128	; 0x80
 8004b12:	021b      	lsls	r3, r3, #8
 8004b14:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004b16:	e009      	b.n	8004b2c <UART_SetConfig+0x2c4>
      default:
        pclk = 0U;
 8004b18:	2300      	movs	r3, #0
 8004b1a:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8004b1c:	231a      	movs	r3, #26
 8004b1e:	2218      	movs	r2, #24
 8004b20:	4694      	mov	ip, r2
 8004b22:	44bc      	add	ip, r7
 8004b24:	4463      	add	r3, ip
 8004b26:	2201      	movs	r2, #1
 8004b28:	701a      	strb	r2, [r3, #0]
        break;
 8004b2a:	46c0      	nop			; (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8004b2c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004b2e:	2b00      	cmp	r3, #0
 8004b30:	d100      	bne.n	8004b34 <UART_SetConfig+0x2cc>
 8004b32:	e13c      	b.n	8004dae <UART_SetConfig+0x546>
    {
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8004b34:	69fb      	ldr	r3, [r7, #28]
 8004b36:	685a      	ldr	r2, [r3, #4]
 8004b38:	0013      	movs	r3, r2
 8004b3a:	005b      	lsls	r3, r3, #1
 8004b3c:	189b      	adds	r3, r3, r2
 8004b3e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004b40:	429a      	cmp	r2, r3
 8004b42:	d305      	bcc.n	8004b50 <UART_SetConfig+0x2e8>
          (pclk > (4096U * huart->Init.BaudRate)))
 8004b44:	69fb      	ldr	r3, [r7, #28]
 8004b46:	685b      	ldr	r3, [r3, #4]
 8004b48:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8004b4a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004b4c:	429a      	cmp	r2, r3
 8004b4e:	d91d      	bls.n	8004b8c <UART_SetConfig+0x324>
      {
        ret = HAL_ERROR;
 8004b50:	231a      	movs	r3, #26
 8004b52:	2218      	movs	r2, #24
 8004b54:	4694      	mov	ip, r2
 8004b56:	44bc      	add	ip, r7
 8004b58:	4463      	add	r3, ip
 8004b5a:	2201      	movs	r2, #1
 8004b5c:	701a      	strb	r2, [r3, #0]
 8004b5e:	e126      	b.n	8004dae <UART_SetConfig+0x546>
 8004b60:	efff69f3 	.word	0xefff69f3
 8004b64:	ffffcfff 	.word	0xffffcfff
 8004b68:	40004800 	.word	0x40004800
 8004b6c:	fffff4ff 	.word	0xfffff4ff
 8004b70:	40013800 	.word	0x40013800
 8004b74:	40021000 	.word	0x40021000
 8004b78:	40004400 	.word	0x40004400
 8004b7c:	40004c00 	.word	0x40004c00
 8004b80:	40005000 	.word	0x40005000
 8004b84:	003d0900 	.word	0x003d0900
 8004b88:	00f42400 	.word	0x00f42400
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8004b8c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004b8e:	613b      	str	r3, [r7, #16]
 8004b90:	2300      	movs	r3, #0
 8004b92:	617b      	str	r3, [r7, #20]
 8004b94:	6939      	ldr	r1, [r7, #16]
 8004b96:	697a      	ldr	r2, [r7, #20]
 8004b98:	000b      	movs	r3, r1
 8004b9a:	0e1b      	lsrs	r3, r3, #24
 8004b9c:	0010      	movs	r0, r2
 8004b9e:	0205      	lsls	r5, r0, #8
 8004ba0:	431d      	orrs	r5, r3
 8004ba2:	000b      	movs	r3, r1
 8004ba4:	021c      	lsls	r4, r3, #8
 8004ba6:	69fb      	ldr	r3, [r7, #28]
 8004ba8:	685b      	ldr	r3, [r3, #4]
 8004baa:	085b      	lsrs	r3, r3, #1
 8004bac:	60bb      	str	r3, [r7, #8]
 8004bae:	2300      	movs	r3, #0
 8004bb0:	60fb      	str	r3, [r7, #12]
 8004bb2:	68b8      	ldr	r0, [r7, #8]
 8004bb4:	68f9      	ldr	r1, [r7, #12]
 8004bb6:	1900      	adds	r0, r0, r4
 8004bb8:	4169      	adcs	r1, r5
 8004bba:	69fb      	ldr	r3, [r7, #28]
 8004bbc:	685b      	ldr	r3, [r3, #4]
 8004bbe:	603b      	str	r3, [r7, #0]
 8004bc0:	2300      	movs	r3, #0
 8004bc2:	607b      	str	r3, [r7, #4]
 8004bc4:	683a      	ldr	r2, [r7, #0]
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	f7fb fc26 	bl	8000418 <__aeabi_uldivmod>
 8004bcc:	0002      	movs	r2, r0
 8004bce:	000b      	movs	r3, r1
 8004bd0:	0013      	movs	r3, r2
 8004bd2:	62bb      	str	r3, [r7, #40]	; 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8004bd4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004bd6:	23c0      	movs	r3, #192	; 0xc0
 8004bd8:	009b      	lsls	r3, r3, #2
 8004bda:	429a      	cmp	r2, r3
 8004bdc:	d309      	bcc.n	8004bf2 <UART_SetConfig+0x38a>
 8004bde:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004be0:	2380      	movs	r3, #128	; 0x80
 8004be2:	035b      	lsls	r3, r3, #13
 8004be4:	429a      	cmp	r2, r3
 8004be6:	d204      	bcs.n	8004bf2 <UART_SetConfig+0x38a>
        {
          huart->Instance->BRR = usartdiv;
 8004be8:	69fb      	ldr	r3, [r7, #28]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004bee:	60da      	str	r2, [r3, #12]
 8004bf0:	e0dd      	b.n	8004dae <UART_SetConfig+0x546>
        }
        else
        {
          ret = HAL_ERROR;
 8004bf2:	231a      	movs	r3, #26
 8004bf4:	2218      	movs	r2, #24
 8004bf6:	4694      	mov	ip, r2
 8004bf8:	44bc      	add	ip, r7
 8004bfa:	4463      	add	r3, ip
 8004bfc:	2201      	movs	r2, #1
 8004bfe:	701a      	strb	r2, [r3, #0]
 8004c00:	e0d5      	b.n	8004dae <UART_SetConfig+0x546>
        }
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004c02:	69fb      	ldr	r3, [r7, #28]
 8004c04:	69da      	ldr	r2, [r3, #28]
 8004c06:	2380      	movs	r3, #128	; 0x80
 8004c08:	021b      	lsls	r3, r3, #8
 8004c0a:	429a      	cmp	r2, r3
 8004c0c:	d000      	beq.n	8004c10 <UART_SetConfig+0x3a8>
 8004c0e:	e074      	b.n	8004cfa <UART_SetConfig+0x492>
  {
    switch (clocksource)
 8004c10:	231b      	movs	r3, #27
 8004c12:	2218      	movs	r2, #24
 8004c14:	4694      	mov	ip, r2
 8004c16:	44bc      	add	ip, r7
 8004c18:	4463      	add	r3, ip
 8004c1a:	781b      	ldrb	r3, [r3, #0]
 8004c1c:	2b08      	cmp	r3, #8
 8004c1e:	d822      	bhi.n	8004c66 <UART_SetConfig+0x3fe>
 8004c20:	009a      	lsls	r2, r3, #2
 8004c22:	4b6b      	ldr	r3, [pc, #428]	; (8004dd0 <UART_SetConfig+0x568>)
 8004c24:	18d3      	adds	r3, r2, r3
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004c2a:	f7fe fbcb 	bl	80033c4 <HAL_RCC_GetPCLK1Freq>
 8004c2e:	0003      	movs	r3, r0
 8004c30:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004c32:	e022      	b.n	8004c7a <UART_SetConfig+0x412>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004c34:	f7fe fbdc 	bl	80033f0 <HAL_RCC_GetPCLK2Freq>
 8004c38:	0003      	movs	r3, r0
 8004c3a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004c3c:	e01d      	b.n	8004c7a <UART_SetConfig+0x412>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004c3e:	4b65      	ldr	r3, [pc, #404]	; (8004dd4 <UART_SetConfig+0x56c>)
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	2210      	movs	r2, #16
 8004c44:	4013      	ands	r3, r2
 8004c46:	d002      	beq.n	8004c4e <UART_SetConfig+0x3e6>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8004c48:	4b63      	ldr	r3, [pc, #396]	; (8004dd8 <UART_SetConfig+0x570>)
 8004c4a:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8004c4c:	e015      	b.n	8004c7a <UART_SetConfig+0x412>
          pclk = (uint32_t) HSI_VALUE;
 8004c4e:	4b63      	ldr	r3, [pc, #396]	; (8004ddc <UART_SetConfig+0x574>)
 8004c50:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004c52:	e012      	b.n	8004c7a <UART_SetConfig+0x412>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004c54:	f7fe fb06 	bl	8003264 <HAL_RCC_GetSysClockFreq>
 8004c58:	0003      	movs	r3, r0
 8004c5a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004c5c:	e00d      	b.n	8004c7a <UART_SetConfig+0x412>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004c5e:	2380      	movs	r3, #128	; 0x80
 8004c60:	021b      	lsls	r3, r3, #8
 8004c62:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004c64:	e009      	b.n	8004c7a <UART_SetConfig+0x412>
      default:
        pclk = 0U;
 8004c66:	2300      	movs	r3, #0
 8004c68:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8004c6a:	231a      	movs	r3, #26
 8004c6c:	2218      	movs	r2, #24
 8004c6e:	4694      	mov	ip, r2
 8004c70:	44bc      	add	ip, r7
 8004c72:	4463      	add	r3, ip
 8004c74:	2201      	movs	r2, #1
 8004c76:	701a      	strb	r2, [r3, #0]
        break;
 8004c78:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004c7a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004c7c:	2b00      	cmp	r3, #0
 8004c7e:	d100      	bne.n	8004c82 <UART_SetConfig+0x41a>
 8004c80:	e095      	b.n	8004dae <UART_SetConfig+0x546>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004c82:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004c84:	005a      	lsls	r2, r3, #1
 8004c86:	69fb      	ldr	r3, [r7, #28]
 8004c88:	685b      	ldr	r3, [r3, #4]
 8004c8a:	085b      	lsrs	r3, r3, #1
 8004c8c:	18d2      	adds	r2, r2, r3
 8004c8e:	69fb      	ldr	r3, [r7, #28]
 8004c90:	685b      	ldr	r3, [r3, #4]
 8004c92:	0019      	movs	r1, r3
 8004c94:	0010      	movs	r0, r2
 8004c96:	f7fb fa49 	bl	800012c <__udivsi3>
 8004c9a:	0003      	movs	r3, r0
 8004c9c:	b29b      	uxth	r3, r3
 8004c9e:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004ca0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ca2:	2b0f      	cmp	r3, #15
 8004ca4:	d921      	bls.n	8004cea <UART_SetConfig+0x482>
 8004ca6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004ca8:	2380      	movs	r3, #128	; 0x80
 8004caa:	025b      	lsls	r3, r3, #9
 8004cac:	429a      	cmp	r2, r3
 8004cae:	d21c      	bcs.n	8004cea <UART_SetConfig+0x482>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004cb0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004cb2:	b29a      	uxth	r2, r3
 8004cb4:	200e      	movs	r0, #14
 8004cb6:	2418      	movs	r4, #24
 8004cb8:	193b      	adds	r3, r7, r4
 8004cba:	181b      	adds	r3, r3, r0
 8004cbc:	210f      	movs	r1, #15
 8004cbe:	438a      	bics	r2, r1
 8004cc0:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004cc2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004cc4:	085b      	lsrs	r3, r3, #1
 8004cc6:	b29b      	uxth	r3, r3
 8004cc8:	2207      	movs	r2, #7
 8004cca:	4013      	ands	r3, r2
 8004ccc:	b299      	uxth	r1, r3
 8004cce:	193b      	adds	r3, r7, r4
 8004cd0:	181b      	adds	r3, r3, r0
 8004cd2:	193a      	adds	r2, r7, r4
 8004cd4:	1812      	adds	r2, r2, r0
 8004cd6:	8812      	ldrh	r2, [r2, #0]
 8004cd8:	430a      	orrs	r2, r1
 8004cda:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8004cdc:	69fb      	ldr	r3, [r7, #28]
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	193a      	adds	r2, r7, r4
 8004ce2:	1812      	adds	r2, r2, r0
 8004ce4:	8812      	ldrh	r2, [r2, #0]
 8004ce6:	60da      	str	r2, [r3, #12]
 8004ce8:	e061      	b.n	8004dae <UART_SetConfig+0x546>
      }
      else
      {
        ret = HAL_ERROR;
 8004cea:	231a      	movs	r3, #26
 8004cec:	2218      	movs	r2, #24
 8004cee:	4694      	mov	ip, r2
 8004cf0:	44bc      	add	ip, r7
 8004cf2:	4463      	add	r3, ip
 8004cf4:	2201      	movs	r2, #1
 8004cf6:	701a      	strb	r2, [r3, #0]
 8004cf8:	e059      	b.n	8004dae <UART_SetConfig+0x546>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004cfa:	231b      	movs	r3, #27
 8004cfc:	2218      	movs	r2, #24
 8004cfe:	4694      	mov	ip, r2
 8004d00:	44bc      	add	ip, r7
 8004d02:	4463      	add	r3, ip
 8004d04:	781b      	ldrb	r3, [r3, #0]
 8004d06:	2b08      	cmp	r3, #8
 8004d08:	d822      	bhi.n	8004d50 <UART_SetConfig+0x4e8>
 8004d0a:	009a      	lsls	r2, r3, #2
 8004d0c:	4b34      	ldr	r3, [pc, #208]	; (8004de0 <UART_SetConfig+0x578>)
 8004d0e:	18d3      	adds	r3, r2, r3
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004d14:	f7fe fb56 	bl	80033c4 <HAL_RCC_GetPCLK1Freq>
 8004d18:	0003      	movs	r3, r0
 8004d1a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004d1c:	e022      	b.n	8004d64 <UART_SetConfig+0x4fc>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004d1e:	f7fe fb67 	bl	80033f0 <HAL_RCC_GetPCLK2Freq>
 8004d22:	0003      	movs	r3, r0
 8004d24:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004d26:	e01d      	b.n	8004d64 <UART_SetConfig+0x4fc>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004d28:	4b2a      	ldr	r3, [pc, #168]	; (8004dd4 <UART_SetConfig+0x56c>)
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	2210      	movs	r2, #16
 8004d2e:	4013      	ands	r3, r2
 8004d30:	d002      	beq.n	8004d38 <UART_SetConfig+0x4d0>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8004d32:	4b29      	ldr	r3, [pc, #164]	; (8004dd8 <UART_SetConfig+0x570>)
 8004d34:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8004d36:	e015      	b.n	8004d64 <UART_SetConfig+0x4fc>
          pclk = (uint32_t) HSI_VALUE;
 8004d38:	4b28      	ldr	r3, [pc, #160]	; (8004ddc <UART_SetConfig+0x574>)
 8004d3a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004d3c:	e012      	b.n	8004d64 <UART_SetConfig+0x4fc>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004d3e:	f7fe fa91 	bl	8003264 <HAL_RCC_GetSysClockFreq>
 8004d42:	0003      	movs	r3, r0
 8004d44:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004d46:	e00d      	b.n	8004d64 <UART_SetConfig+0x4fc>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004d48:	2380      	movs	r3, #128	; 0x80
 8004d4a:	021b      	lsls	r3, r3, #8
 8004d4c:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004d4e:	e009      	b.n	8004d64 <UART_SetConfig+0x4fc>
      default:
        pclk = 0U;
 8004d50:	2300      	movs	r3, #0
 8004d52:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8004d54:	231a      	movs	r3, #26
 8004d56:	2218      	movs	r2, #24
 8004d58:	4694      	mov	ip, r2
 8004d5a:	44bc      	add	ip, r7
 8004d5c:	4463      	add	r3, ip
 8004d5e:	2201      	movs	r2, #1
 8004d60:	701a      	strb	r2, [r3, #0]
        break;
 8004d62:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8004d64:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004d66:	2b00      	cmp	r3, #0
 8004d68:	d021      	beq.n	8004dae <UART_SetConfig+0x546>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004d6a:	69fb      	ldr	r3, [r7, #28]
 8004d6c:	685b      	ldr	r3, [r3, #4]
 8004d6e:	085a      	lsrs	r2, r3, #1
 8004d70:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004d72:	18d2      	adds	r2, r2, r3
 8004d74:	69fb      	ldr	r3, [r7, #28]
 8004d76:	685b      	ldr	r3, [r3, #4]
 8004d78:	0019      	movs	r1, r3
 8004d7a:	0010      	movs	r0, r2
 8004d7c:	f7fb f9d6 	bl	800012c <__udivsi3>
 8004d80:	0003      	movs	r3, r0
 8004d82:	b29b      	uxth	r3, r3
 8004d84:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004d86:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d88:	2b0f      	cmp	r3, #15
 8004d8a:	d909      	bls.n	8004da0 <UART_SetConfig+0x538>
 8004d8c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004d8e:	2380      	movs	r3, #128	; 0x80
 8004d90:	025b      	lsls	r3, r3, #9
 8004d92:	429a      	cmp	r2, r3
 8004d94:	d204      	bcs.n	8004da0 <UART_SetConfig+0x538>
      {
        huart->Instance->BRR = usartdiv;
 8004d96:	69fb      	ldr	r3, [r7, #28]
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004d9c:	60da      	str	r2, [r3, #12]
 8004d9e:	e006      	b.n	8004dae <UART_SetConfig+0x546>
      }
      else
      {
        ret = HAL_ERROR;
 8004da0:	231a      	movs	r3, #26
 8004da2:	2218      	movs	r2, #24
 8004da4:	4694      	mov	ip, r2
 8004da6:	44bc      	add	ip, r7
 8004da8:	4463      	add	r3, ip
 8004daa:	2201      	movs	r2, #1
 8004dac:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004dae:	69fb      	ldr	r3, [r7, #28]
 8004db0:	2200      	movs	r2, #0
 8004db2:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8004db4:	69fb      	ldr	r3, [r7, #28]
 8004db6:	2200      	movs	r2, #0
 8004db8:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8004dba:	231a      	movs	r3, #26
 8004dbc:	2218      	movs	r2, #24
 8004dbe:	4694      	mov	ip, r2
 8004dc0:	44bc      	add	ip, r7
 8004dc2:	4463      	add	r3, ip
 8004dc4:	781b      	ldrb	r3, [r3, #0]
}
 8004dc6:	0018      	movs	r0, r3
 8004dc8:	46bd      	mov	sp, r7
 8004dca:	b00e      	add	sp, #56	; 0x38
 8004dcc:	bdb0      	pop	{r4, r5, r7, pc}
 8004dce:	46c0      	nop			; (mov r8, r8)
 8004dd0:	08006064 	.word	0x08006064
 8004dd4:	40021000 	.word	0x40021000
 8004dd8:	003d0900 	.word	0x003d0900
 8004ddc:	00f42400 	.word	0x00f42400
 8004de0:	08006088 	.word	0x08006088

08004de4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004de4:	b580      	push	{r7, lr}
 8004de6:	b082      	sub	sp, #8
 8004de8:	af00      	add	r7, sp, #0
 8004dea:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004df0:	2201      	movs	r2, #1
 8004df2:	4013      	ands	r3, r2
 8004df4:	d00b      	beq.n	8004e0e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	685b      	ldr	r3, [r3, #4]
 8004dfc:	4a4a      	ldr	r2, [pc, #296]	; (8004f28 <UART_AdvFeatureConfig+0x144>)
 8004dfe:	4013      	ands	r3, r2
 8004e00:	0019      	movs	r1, r3
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	430a      	orrs	r2, r1
 8004e0c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e12:	2202      	movs	r2, #2
 8004e14:	4013      	ands	r3, r2
 8004e16:	d00b      	beq.n	8004e30 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	685b      	ldr	r3, [r3, #4]
 8004e1e:	4a43      	ldr	r2, [pc, #268]	; (8004f2c <UART_AdvFeatureConfig+0x148>)
 8004e20:	4013      	ands	r3, r2
 8004e22:	0019      	movs	r1, r3
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	430a      	orrs	r2, r1
 8004e2e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e34:	2204      	movs	r2, #4
 8004e36:	4013      	ands	r3, r2
 8004e38:	d00b      	beq.n	8004e52 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	685b      	ldr	r3, [r3, #4]
 8004e40:	4a3b      	ldr	r2, [pc, #236]	; (8004f30 <UART_AdvFeatureConfig+0x14c>)
 8004e42:	4013      	ands	r3, r2
 8004e44:	0019      	movs	r1, r3
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	430a      	orrs	r2, r1
 8004e50:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e56:	2208      	movs	r2, #8
 8004e58:	4013      	ands	r3, r2
 8004e5a:	d00b      	beq.n	8004e74 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	685b      	ldr	r3, [r3, #4]
 8004e62:	4a34      	ldr	r2, [pc, #208]	; (8004f34 <UART_AdvFeatureConfig+0x150>)
 8004e64:	4013      	ands	r3, r2
 8004e66:	0019      	movs	r1, r3
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	430a      	orrs	r2, r1
 8004e72:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e78:	2210      	movs	r2, #16
 8004e7a:	4013      	ands	r3, r2
 8004e7c:	d00b      	beq.n	8004e96 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	689b      	ldr	r3, [r3, #8]
 8004e84:	4a2c      	ldr	r2, [pc, #176]	; (8004f38 <UART_AdvFeatureConfig+0x154>)
 8004e86:	4013      	ands	r3, r2
 8004e88:	0019      	movs	r1, r3
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	430a      	orrs	r2, r1
 8004e94:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e9a:	2220      	movs	r2, #32
 8004e9c:	4013      	ands	r3, r2
 8004e9e:	d00b      	beq.n	8004eb8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	689b      	ldr	r3, [r3, #8]
 8004ea6:	4a25      	ldr	r2, [pc, #148]	; (8004f3c <UART_AdvFeatureConfig+0x158>)
 8004ea8:	4013      	ands	r3, r2
 8004eaa:	0019      	movs	r1, r3
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	430a      	orrs	r2, r1
 8004eb6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ebc:	2240      	movs	r2, #64	; 0x40
 8004ebe:	4013      	ands	r3, r2
 8004ec0:	d01d      	beq.n	8004efe <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	685b      	ldr	r3, [r3, #4]
 8004ec8:	4a1d      	ldr	r2, [pc, #116]	; (8004f40 <UART_AdvFeatureConfig+0x15c>)
 8004eca:	4013      	ands	r3, r2
 8004ecc:	0019      	movs	r1, r3
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	430a      	orrs	r2, r1
 8004ed8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004ede:	2380      	movs	r3, #128	; 0x80
 8004ee0:	035b      	lsls	r3, r3, #13
 8004ee2:	429a      	cmp	r2, r3
 8004ee4:	d10b      	bne.n	8004efe <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	685b      	ldr	r3, [r3, #4]
 8004eec:	4a15      	ldr	r2, [pc, #84]	; (8004f44 <UART_AdvFeatureConfig+0x160>)
 8004eee:	4013      	ands	r3, r2
 8004ef0:	0019      	movs	r1, r3
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	430a      	orrs	r2, r1
 8004efc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f02:	2280      	movs	r2, #128	; 0x80
 8004f04:	4013      	ands	r3, r2
 8004f06:	d00b      	beq.n	8004f20 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	685b      	ldr	r3, [r3, #4]
 8004f0e:	4a0e      	ldr	r2, [pc, #56]	; (8004f48 <UART_AdvFeatureConfig+0x164>)
 8004f10:	4013      	ands	r3, r2
 8004f12:	0019      	movs	r1, r3
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	430a      	orrs	r2, r1
 8004f1e:	605a      	str	r2, [r3, #4]
  }
}
 8004f20:	46c0      	nop			; (mov r8, r8)
 8004f22:	46bd      	mov	sp, r7
 8004f24:	b002      	add	sp, #8
 8004f26:	bd80      	pop	{r7, pc}
 8004f28:	fffdffff 	.word	0xfffdffff
 8004f2c:	fffeffff 	.word	0xfffeffff
 8004f30:	fffbffff 	.word	0xfffbffff
 8004f34:	ffff7fff 	.word	0xffff7fff
 8004f38:	ffffefff 	.word	0xffffefff
 8004f3c:	ffffdfff 	.word	0xffffdfff
 8004f40:	ffefffff 	.word	0xffefffff
 8004f44:	ff9fffff 	.word	0xff9fffff
 8004f48:	fff7ffff 	.word	0xfff7ffff

08004f4c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004f4c:	b580      	push	{r7, lr}
 8004f4e:	b086      	sub	sp, #24
 8004f50:	af02      	add	r7, sp, #8
 8004f52:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	2280      	movs	r2, #128	; 0x80
 8004f58:	2100      	movs	r1, #0
 8004f5a:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004f5c:	f7fd f8fe 	bl	800215c <HAL_GetTick>
 8004f60:	0003      	movs	r3, r0
 8004f62:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	2208      	movs	r2, #8
 8004f6c:	4013      	ands	r3, r2
 8004f6e:	2b08      	cmp	r3, #8
 8004f70:	d10c      	bne.n	8004f8c <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004f72:	68fb      	ldr	r3, [r7, #12]
 8004f74:	2280      	movs	r2, #128	; 0x80
 8004f76:	0391      	lsls	r1, r2, #14
 8004f78:	6878      	ldr	r0, [r7, #4]
 8004f7a:	4a17      	ldr	r2, [pc, #92]	; (8004fd8 <UART_CheckIdleState+0x8c>)
 8004f7c:	9200      	str	r2, [sp, #0]
 8004f7e:	2200      	movs	r2, #0
 8004f80:	f000 f82c 	bl	8004fdc <UART_WaitOnFlagUntilTimeout>
 8004f84:	1e03      	subs	r3, r0, #0
 8004f86:	d001      	beq.n	8004f8c <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004f88:	2303      	movs	r3, #3
 8004f8a:	e021      	b.n	8004fd0 <UART_CheckIdleState+0x84>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	2204      	movs	r2, #4
 8004f94:	4013      	ands	r3, r2
 8004f96:	2b04      	cmp	r3, #4
 8004f98:	d10c      	bne.n	8004fb4 <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004f9a:	68fb      	ldr	r3, [r7, #12]
 8004f9c:	2280      	movs	r2, #128	; 0x80
 8004f9e:	03d1      	lsls	r1, r2, #15
 8004fa0:	6878      	ldr	r0, [r7, #4]
 8004fa2:	4a0d      	ldr	r2, [pc, #52]	; (8004fd8 <UART_CheckIdleState+0x8c>)
 8004fa4:	9200      	str	r2, [sp, #0]
 8004fa6:	2200      	movs	r2, #0
 8004fa8:	f000 f818 	bl	8004fdc <UART_WaitOnFlagUntilTimeout>
 8004fac:	1e03      	subs	r3, r0, #0
 8004fae:	d001      	beq.n	8004fb4 <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004fb0:	2303      	movs	r3, #3
 8004fb2:	e00d      	b.n	8004fd0 <UART_CheckIdleState+0x84>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	2220      	movs	r2, #32
 8004fb8:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	2220      	movs	r2, #32
 8004fbe:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	2200      	movs	r2, #0
 8004fc4:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	2274      	movs	r2, #116	; 0x74
 8004fca:	2100      	movs	r1, #0
 8004fcc:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004fce:	2300      	movs	r3, #0
}
 8004fd0:	0018      	movs	r0, r3
 8004fd2:	46bd      	mov	sp, r7
 8004fd4:	b004      	add	sp, #16
 8004fd6:	bd80      	pop	{r7, pc}
 8004fd8:	01ffffff 	.word	0x01ffffff

08004fdc <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004fdc:	b580      	push	{r7, lr}
 8004fde:	b094      	sub	sp, #80	; 0x50
 8004fe0:	af00      	add	r7, sp, #0
 8004fe2:	60f8      	str	r0, [r7, #12]
 8004fe4:	60b9      	str	r1, [r7, #8]
 8004fe6:	603b      	str	r3, [r7, #0]
 8004fe8:	1dfb      	adds	r3, r7, #7
 8004fea:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004fec:	e0a3      	b.n	8005136 <UART_WaitOnFlagUntilTimeout+0x15a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004fee:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004ff0:	3301      	adds	r3, #1
 8004ff2:	d100      	bne.n	8004ff6 <UART_WaitOnFlagUntilTimeout+0x1a>
 8004ff4:	e09f      	b.n	8005136 <UART_WaitOnFlagUntilTimeout+0x15a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004ff6:	f7fd f8b1 	bl	800215c <HAL_GetTick>
 8004ffa:	0002      	movs	r2, r0
 8004ffc:	683b      	ldr	r3, [r7, #0]
 8004ffe:	1ad3      	subs	r3, r2, r3
 8005000:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8005002:	429a      	cmp	r2, r3
 8005004:	d302      	bcc.n	800500c <UART_WaitOnFlagUntilTimeout+0x30>
 8005006:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8005008:	2b00      	cmp	r3, #0
 800500a:	d13d      	bne.n	8005088 <UART_WaitOnFlagUntilTimeout+0xac>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800500c:	f3ef 8310 	mrs	r3, PRIMASK
 8005010:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 8005012:	6abb      	ldr	r3, [r7, #40]	; 0x28
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005014:	647b      	str	r3, [r7, #68]	; 0x44
 8005016:	2301      	movs	r3, #1
 8005018:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800501a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800501c:	f383 8810 	msr	PRIMASK, r3
}
 8005020:	46c0      	nop			; (mov r8, r8)
 8005022:	68fb      	ldr	r3, [r7, #12]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	681a      	ldr	r2, [r3, #0]
 8005028:	68fb      	ldr	r3, [r7, #12]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	494c      	ldr	r1, [pc, #304]	; (8005160 <UART_WaitOnFlagUntilTimeout+0x184>)
 800502e:	400a      	ands	r2, r1
 8005030:	601a      	str	r2, [r3, #0]
 8005032:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005034:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005036:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005038:	f383 8810 	msr	PRIMASK, r3
}
 800503c:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800503e:	f3ef 8310 	mrs	r3, PRIMASK
 8005042:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 8005044:	6b7b      	ldr	r3, [r7, #52]	; 0x34
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005046:	643b      	str	r3, [r7, #64]	; 0x40
 8005048:	2301      	movs	r3, #1
 800504a:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800504c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800504e:	f383 8810 	msr	PRIMASK, r3
}
 8005052:	46c0      	nop			; (mov r8, r8)
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	689a      	ldr	r2, [r3, #8]
 800505a:	68fb      	ldr	r3, [r7, #12]
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	2101      	movs	r1, #1
 8005060:	438a      	bics	r2, r1
 8005062:	609a      	str	r2, [r3, #8]
 8005064:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005066:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005068:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800506a:	f383 8810 	msr	PRIMASK, r3
}
 800506e:	46c0      	nop			; (mov r8, r8)

        huart->gState = HAL_UART_STATE_READY;
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	2220      	movs	r2, #32
 8005074:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8005076:	68fb      	ldr	r3, [r7, #12]
 8005078:	2220      	movs	r2, #32
 800507a:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 800507c:	68fb      	ldr	r3, [r7, #12]
 800507e:	2274      	movs	r2, #116	; 0x74
 8005080:	2100      	movs	r1, #0
 8005082:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8005084:	2303      	movs	r3, #3
 8005086:	e067      	b.n	8005158 <UART_WaitOnFlagUntilTimeout+0x17c>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8005088:	68fb      	ldr	r3, [r7, #12]
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	2204      	movs	r2, #4
 8005090:	4013      	ands	r3, r2
 8005092:	d050      	beq.n	8005136 <UART_WaitOnFlagUntilTimeout+0x15a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005094:	68fb      	ldr	r3, [r7, #12]
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	69da      	ldr	r2, [r3, #28]
 800509a:	2380      	movs	r3, #128	; 0x80
 800509c:	011b      	lsls	r3, r3, #4
 800509e:	401a      	ands	r2, r3
 80050a0:	2380      	movs	r3, #128	; 0x80
 80050a2:	011b      	lsls	r3, r3, #4
 80050a4:	429a      	cmp	r2, r3
 80050a6:	d146      	bne.n	8005136 <UART_WaitOnFlagUntilTimeout+0x15a>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80050a8:	68fb      	ldr	r3, [r7, #12]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	2280      	movs	r2, #128	; 0x80
 80050ae:	0112      	lsls	r2, r2, #4
 80050b0:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80050b2:	f3ef 8310 	mrs	r3, PRIMASK
 80050b6:	613b      	str	r3, [r7, #16]
  return(result);
 80050b8:	693b      	ldr	r3, [r7, #16]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80050ba:	64fb      	str	r3, [r7, #76]	; 0x4c
 80050bc:	2301      	movs	r3, #1
 80050be:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80050c0:	697b      	ldr	r3, [r7, #20]
 80050c2:	f383 8810 	msr	PRIMASK, r3
}
 80050c6:	46c0      	nop			; (mov r8, r8)
 80050c8:	68fb      	ldr	r3, [r7, #12]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	681a      	ldr	r2, [r3, #0]
 80050ce:	68fb      	ldr	r3, [r7, #12]
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	4923      	ldr	r1, [pc, #140]	; (8005160 <UART_WaitOnFlagUntilTimeout+0x184>)
 80050d4:	400a      	ands	r2, r1
 80050d6:	601a      	str	r2, [r3, #0]
 80050d8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80050da:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80050dc:	69bb      	ldr	r3, [r7, #24]
 80050de:	f383 8810 	msr	PRIMASK, r3
}
 80050e2:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80050e4:	f3ef 8310 	mrs	r3, PRIMASK
 80050e8:	61fb      	str	r3, [r7, #28]
  return(result);
 80050ea:	69fb      	ldr	r3, [r7, #28]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80050ec:	64bb      	str	r3, [r7, #72]	; 0x48
 80050ee:	2301      	movs	r3, #1
 80050f0:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80050f2:	6a3b      	ldr	r3, [r7, #32]
 80050f4:	f383 8810 	msr	PRIMASK, r3
}
 80050f8:	46c0      	nop			; (mov r8, r8)
 80050fa:	68fb      	ldr	r3, [r7, #12]
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	689a      	ldr	r2, [r3, #8]
 8005100:	68fb      	ldr	r3, [r7, #12]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	2101      	movs	r1, #1
 8005106:	438a      	bics	r2, r1
 8005108:	609a      	str	r2, [r3, #8]
 800510a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800510c:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800510e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005110:	f383 8810 	msr	PRIMASK, r3
}
 8005114:	46c0      	nop			; (mov r8, r8)

          huart->gState = HAL_UART_STATE_READY;
 8005116:	68fb      	ldr	r3, [r7, #12]
 8005118:	2220      	movs	r2, #32
 800511a:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 800511c:	68fb      	ldr	r3, [r7, #12]
 800511e:	2220      	movs	r2, #32
 8005120:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005122:	68fb      	ldr	r3, [r7, #12]
 8005124:	2280      	movs	r2, #128	; 0x80
 8005126:	2120      	movs	r1, #32
 8005128:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800512a:	68fb      	ldr	r3, [r7, #12]
 800512c:	2274      	movs	r2, #116	; 0x74
 800512e:	2100      	movs	r1, #0
 8005130:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8005132:	2303      	movs	r3, #3
 8005134:	e010      	b.n	8005158 <UART_WaitOnFlagUntilTimeout+0x17c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005136:	68fb      	ldr	r3, [r7, #12]
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	69db      	ldr	r3, [r3, #28]
 800513c:	68ba      	ldr	r2, [r7, #8]
 800513e:	4013      	ands	r3, r2
 8005140:	68ba      	ldr	r2, [r7, #8]
 8005142:	1ad3      	subs	r3, r2, r3
 8005144:	425a      	negs	r2, r3
 8005146:	4153      	adcs	r3, r2
 8005148:	b2db      	uxtb	r3, r3
 800514a:	001a      	movs	r2, r3
 800514c:	1dfb      	adds	r3, r7, #7
 800514e:	781b      	ldrb	r3, [r3, #0]
 8005150:	429a      	cmp	r2, r3
 8005152:	d100      	bne.n	8005156 <UART_WaitOnFlagUntilTimeout+0x17a>
 8005154:	e74b      	b.n	8004fee <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005156:	2300      	movs	r3, #0
}
 8005158:	0018      	movs	r0, r3
 800515a:	46bd      	mov	sp, r7
 800515c:	b014      	add	sp, #80	; 0x50
 800515e:	bd80      	pop	{r7, pc}
 8005160:	fffffe5f 	.word	0xfffffe5f

08005164 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005164:	b580      	push	{r7, lr}
 8005166:	b08c      	sub	sp, #48	; 0x30
 8005168:	af00      	add	r7, sp, #0
 800516a:	60f8      	str	r0, [r7, #12]
 800516c:	60b9      	str	r1, [r7, #8]
 800516e:	1dbb      	adds	r3, r7, #6
 8005170:	801a      	strh	r2, [r3, #0]
  huart->pRxBuffPtr  = pData;
 8005172:	68fb      	ldr	r3, [r7, #12]
 8005174:	68ba      	ldr	r2, [r7, #8]
 8005176:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 8005178:	68fb      	ldr	r3, [r7, #12]
 800517a:	1dba      	adds	r2, r7, #6
 800517c:	2158      	movs	r1, #88	; 0x58
 800517e:	8812      	ldrh	r2, [r2, #0]
 8005180:	525a      	strh	r2, [r3, r1]
  huart->RxXferCount = Size;
 8005182:	68fb      	ldr	r3, [r7, #12]
 8005184:	1dba      	adds	r2, r7, #6
 8005186:	215a      	movs	r1, #90	; 0x5a
 8005188:	8812      	ldrh	r2, [r2, #0]
 800518a:	525a      	strh	r2, [r3, r1]
  huart->RxISR       = NULL;
 800518c:	68fb      	ldr	r3, [r7, #12]
 800518e:	2200      	movs	r2, #0
 8005190:	665a      	str	r2, [r3, #100]	; 0x64

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8005192:	68fb      	ldr	r3, [r7, #12]
 8005194:	689a      	ldr	r2, [r3, #8]
 8005196:	2380      	movs	r3, #128	; 0x80
 8005198:	015b      	lsls	r3, r3, #5
 800519a:	429a      	cmp	r2, r3
 800519c:	d10d      	bne.n	80051ba <UART_Start_Receive_IT+0x56>
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	691b      	ldr	r3, [r3, #16]
 80051a2:	2b00      	cmp	r3, #0
 80051a4:	d104      	bne.n	80051b0 <UART_Start_Receive_IT+0x4c>
 80051a6:	68fb      	ldr	r3, [r7, #12]
 80051a8:	225c      	movs	r2, #92	; 0x5c
 80051aa:	4943      	ldr	r1, [pc, #268]	; (80052b8 <UART_Start_Receive_IT+0x154>)
 80051ac:	5299      	strh	r1, [r3, r2]
 80051ae:	e02e      	b.n	800520e <UART_Start_Receive_IT+0xaa>
 80051b0:	68fb      	ldr	r3, [r7, #12]
 80051b2:	225c      	movs	r2, #92	; 0x5c
 80051b4:	21ff      	movs	r1, #255	; 0xff
 80051b6:	5299      	strh	r1, [r3, r2]
 80051b8:	e029      	b.n	800520e <UART_Start_Receive_IT+0xaa>
 80051ba:	68fb      	ldr	r3, [r7, #12]
 80051bc:	689b      	ldr	r3, [r3, #8]
 80051be:	2b00      	cmp	r3, #0
 80051c0:	d10d      	bne.n	80051de <UART_Start_Receive_IT+0x7a>
 80051c2:	68fb      	ldr	r3, [r7, #12]
 80051c4:	691b      	ldr	r3, [r3, #16]
 80051c6:	2b00      	cmp	r3, #0
 80051c8:	d104      	bne.n	80051d4 <UART_Start_Receive_IT+0x70>
 80051ca:	68fb      	ldr	r3, [r7, #12]
 80051cc:	225c      	movs	r2, #92	; 0x5c
 80051ce:	21ff      	movs	r1, #255	; 0xff
 80051d0:	5299      	strh	r1, [r3, r2]
 80051d2:	e01c      	b.n	800520e <UART_Start_Receive_IT+0xaa>
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	225c      	movs	r2, #92	; 0x5c
 80051d8:	217f      	movs	r1, #127	; 0x7f
 80051da:	5299      	strh	r1, [r3, r2]
 80051dc:	e017      	b.n	800520e <UART_Start_Receive_IT+0xaa>
 80051de:	68fb      	ldr	r3, [r7, #12]
 80051e0:	689a      	ldr	r2, [r3, #8]
 80051e2:	2380      	movs	r3, #128	; 0x80
 80051e4:	055b      	lsls	r3, r3, #21
 80051e6:	429a      	cmp	r2, r3
 80051e8:	d10d      	bne.n	8005206 <UART_Start_Receive_IT+0xa2>
 80051ea:	68fb      	ldr	r3, [r7, #12]
 80051ec:	691b      	ldr	r3, [r3, #16]
 80051ee:	2b00      	cmp	r3, #0
 80051f0:	d104      	bne.n	80051fc <UART_Start_Receive_IT+0x98>
 80051f2:	68fb      	ldr	r3, [r7, #12]
 80051f4:	225c      	movs	r2, #92	; 0x5c
 80051f6:	217f      	movs	r1, #127	; 0x7f
 80051f8:	5299      	strh	r1, [r3, r2]
 80051fa:	e008      	b.n	800520e <UART_Start_Receive_IT+0xaa>
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	225c      	movs	r2, #92	; 0x5c
 8005200:	213f      	movs	r1, #63	; 0x3f
 8005202:	5299      	strh	r1, [r3, r2]
 8005204:	e003      	b.n	800520e <UART_Start_Receive_IT+0xaa>
 8005206:	68fb      	ldr	r3, [r7, #12]
 8005208:	225c      	movs	r2, #92	; 0x5c
 800520a:	2100      	movs	r1, #0
 800520c:	5299      	strh	r1, [r3, r2]

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800520e:	68fb      	ldr	r3, [r7, #12]
 8005210:	2280      	movs	r2, #128	; 0x80
 8005212:	2100      	movs	r1, #0
 8005214:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005216:	68fb      	ldr	r3, [r7, #12]
 8005218:	2222      	movs	r2, #34	; 0x22
 800521a:	67da      	str	r2, [r3, #124]	; 0x7c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800521c:	f3ef 8310 	mrs	r3, PRIMASK
 8005220:	61fb      	str	r3, [r7, #28]
  return(result);
 8005222:	69fb      	ldr	r3, [r7, #28]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005224:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005226:	2301      	movs	r3, #1
 8005228:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800522a:	6a3b      	ldr	r3, [r7, #32]
 800522c:	f383 8810 	msr	PRIMASK, r3
}
 8005230:	46c0      	nop			; (mov r8, r8)
 8005232:	68fb      	ldr	r3, [r7, #12]
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	689a      	ldr	r2, [r3, #8]
 8005238:	68fb      	ldr	r3, [r7, #12]
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	2101      	movs	r1, #1
 800523e:	430a      	orrs	r2, r1
 8005240:	609a      	str	r2, [r3, #8]
 8005242:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005244:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005246:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005248:	f383 8810 	msr	PRIMASK, r3
}
 800524c:	46c0      	nop			; (mov r8, r8)

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800524e:	68fb      	ldr	r3, [r7, #12]
 8005250:	689a      	ldr	r2, [r3, #8]
 8005252:	2380      	movs	r3, #128	; 0x80
 8005254:	015b      	lsls	r3, r3, #5
 8005256:	429a      	cmp	r2, r3
 8005258:	d107      	bne.n	800526a <UART_Start_Receive_IT+0x106>
 800525a:	68fb      	ldr	r3, [r7, #12]
 800525c:	691b      	ldr	r3, [r3, #16]
 800525e:	2b00      	cmp	r3, #0
 8005260:	d103      	bne.n	800526a <UART_Start_Receive_IT+0x106>
  {
    huart->RxISR = UART_RxISR_16BIT;
 8005262:	68fb      	ldr	r3, [r7, #12]
 8005264:	4a15      	ldr	r2, [pc, #84]	; (80052bc <UART_Start_Receive_IT+0x158>)
 8005266:	665a      	str	r2, [r3, #100]	; 0x64
 8005268:	e002      	b.n	8005270 <UART_Start_Receive_IT+0x10c>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 800526a:	68fb      	ldr	r3, [r7, #12]
 800526c:	4a14      	ldr	r2, [pc, #80]	; (80052c0 <UART_Start_Receive_IT+0x15c>)
 800526e:	665a      	str	r2, [r3, #100]	; 0x64
  }

  __HAL_UNLOCK(huart);
 8005270:	68fb      	ldr	r3, [r7, #12]
 8005272:	2274      	movs	r2, #116	; 0x74
 8005274:	2100      	movs	r1, #0
 8005276:	5499      	strb	r1, [r3, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005278:	f3ef 8310 	mrs	r3, PRIMASK
 800527c:	613b      	str	r3, [r7, #16]
  return(result);
 800527e:	693b      	ldr	r3, [r7, #16]

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8005280:	62bb      	str	r3, [r7, #40]	; 0x28
 8005282:	2301      	movs	r3, #1
 8005284:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005286:	697b      	ldr	r3, [r7, #20]
 8005288:	f383 8810 	msr	PRIMASK, r3
}
 800528c:	46c0      	nop			; (mov r8, r8)
 800528e:	68fb      	ldr	r3, [r7, #12]
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	681a      	ldr	r2, [r3, #0]
 8005294:	68fb      	ldr	r3, [r7, #12]
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	2190      	movs	r1, #144	; 0x90
 800529a:	0049      	lsls	r1, r1, #1
 800529c:	430a      	orrs	r2, r1
 800529e:	601a      	str	r2, [r3, #0]
 80052a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80052a2:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80052a4:	69bb      	ldr	r3, [r7, #24]
 80052a6:	f383 8810 	msr	PRIMASK, r3
}
 80052aa:	46c0      	nop			; (mov r8, r8)
  return HAL_OK;
 80052ac:	2300      	movs	r3, #0
}
 80052ae:	0018      	movs	r0, r3
 80052b0:	46bd      	mov	sp, r7
 80052b2:	b00c      	add	sp, #48	; 0x30
 80052b4:	bd80      	pop	{r7, pc}
 80052b6:	46c0      	nop			; (mov r8, r8)
 80052b8:	000001ff 	.word	0x000001ff
 80052bc:	08005575 	.word	0x08005575
 80052c0:	0800540d 	.word	0x0800540d

080052c4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80052c4:	b580      	push	{r7, lr}
 80052c6:	b08e      	sub	sp, #56	; 0x38
 80052c8:	af00      	add	r7, sp, #0
 80052ca:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80052cc:	f3ef 8310 	mrs	r3, PRIMASK
 80052d0:	617b      	str	r3, [r7, #20]
  return(result);
 80052d2:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80052d4:	637b      	str	r3, [r7, #52]	; 0x34
 80052d6:	2301      	movs	r3, #1
 80052d8:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80052da:	69bb      	ldr	r3, [r7, #24]
 80052dc:	f383 8810 	msr	PRIMASK, r3
}
 80052e0:	46c0      	nop			; (mov r8, r8)
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	681a      	ldr	r2, [r3, #0]
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	4925      	ldr	r1, [pc, #148]	; (8005384 <UART_EndRxTransfer+0xc0>)
 80052ee:	400a      	ands	r2, r1
 80052f0:	601a      	str	r2, [r3, #0]
 80052f2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80052f4:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80052f6:	69fb      	ldr	r3, [r7, #28]
 80052f8:	f383 8810 	msr	PRIMASK, r3
}
 80052fc:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80052fe:	f3ef 8310 	mrs	r3, PRIMASK
 8005302:	623b      	str	r3, [r7, #32]
  return(result);
 8005304:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005306:	633b      	str	r3, [r7, #48]	; 0x30
 8005308:	2301      	movs	r3, #1
 800530a:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800530c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800530e:	f383 8810 	msr	PRIMASK, r3
}
 8005312:	46c0      	nop			; (mov r8, r8)
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	689a      	ldr	r2, [r3, #8]
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	2101      	movs	r1, #1
 8005320:	438a      	bics	r2, r1
 8005322:	609a      	str	r2, [r3, #8]
 8005324:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005326:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005328:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800532a:	f383 8810 	msr	PRIMASK, r3
}
 800532e:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005334:	2b01      	cmp	r3, #1
 8005336:	d118      	bne.n	800536a <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005338:	f3ef 8310 	mrs	r3, PRIMASK
 800533c:	60bb      	str	r3, [r7, #8]
  return(result);
 800533e:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005340:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005342:	2301      	movs	r3, #1
 8005344:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005346:	68fb      	ldr	r3, [r7, #12]
 8005348:	f383 8810 	msr	PRIMASK, r3
}
 800534c:	46c0      	nop			; (mov r8, r8)
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	681a      	ldr	r2, [r3, #0]
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	2110      	movs	r1, #16
 800535a:	438a      	bics	r2, r1
 800535c:	601a      	str	r2, [r3, #0]
 800535e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005360:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005362:	693b      	ldr	r3, [r7, #16]
 8005364:	f383 8810 	msr	PRIMASK, r3
}
 8005368:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	2220      	movs	r2, #32
 800536e:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	2200      	movs	r2, #0
 8005374:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	2200      	movs	r2, #0
 800537a:	665a      	str	r2, [r3, #100]	; 0x64
}
 800537c:	46c0      	nop			; (mov r8, r8)
 800537e:	46bd      	mov	sp, r7
 8005380:	b00e      	add	sp, #56	; 0x38
 8005382:	bd80      	pop	{r7, pc}
 8005384:	fffffedf 	.word	0xfffffedf

08005388 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005388:	b580      	push	{r7, lr}
 800538a:	b084      	sub	sp, #16
 800538c:	af00      	add	r7, sp, #0
 800538e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005394:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8005396:	68fb      	ldr	r3, [r7, #12]
 8005398:	225a      	movs	r2, #90	; 0x5a
 800539a:	2100      	movs	r1, #0
 800539c:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 800539e:	68fb      	ldr	r3, [r7, #12]
 80053a0:	2252      	movs	r2, #82	; 0x52
 80053a2:	2100      	movs	r1, #0
 80053a4:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80053a6:	68fb      	ldr	r3, [r7, #12]
 80053a8:	0018      	movs	r0, r3
 80053aa:	f7ff fa49 	bl	8004840 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80053ae:	46c0      	nop			; (mov r8, r8)
 80053b0:	46bd      	mov	sp, r7
 80053b2:	b004      	add	sp, #16
 80053b4:	bd80      	pop	{r7, pc}

080053b6 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80053b6:	b580      	push	{r7, lr}
 80053b8:	b086      	sub	sp, #24
 80053ba:	af00      	add	r7, sp, #0
 80053bc:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80053be:	f3ef 8310 	mrs	r3, PRIMASK
 80053c2:	60bb      	str	r3, [r7, #8]
  return(result);
 80053c4:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80053c6:	617b      	str	r3, [r7, #20]
 80053c8:	2301      	movs	r3, #1
 80053ca:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80053cc:	68fb      	ldr	r3, [r7, #12]
 80053ce:	f383 8810 	msr	PRIMASK, r3
}
 80053d2:	46c0      	nop			; (mov r8, r8)
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	681a      	ldr	r2, [r3, #0]
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	2140      	movs	r1, #64	; 0x40
 80053e0:	438a      	bics	r2, r1
 80053e2:	601a      	str	r2, [r3, #0]
 80053e4:	697b      	ldr	r3, [r7, #20]
 80053e6:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80053e8:	693b      	ldr	r3, [r7, #16]
 80053ea:	f383 8810 	msr	PRIMASK, r3
}
 80053ee:	46c0      	nop			; (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	2220      	movs	r2, #32
 80053f4:	679a      	str	r2, [r3, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	2200      	movs	r2, #0
 80053fa:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	0018      	movs	r0, r3
 8005400:	f7ff fa16 	bl	8004830 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005404:	46c0      	nop			; (mov r8, r8)
 8005406:	46bd      	mov	sp, r7
 8005408:	b006      	add	sp, #24
 800540a:	bd80      	pop	{r7, pc}

0800540c <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800540c:	b580      	push	{r7, lr}
 800540e:	b090      	sub	sp, #64	; 0x40
 8005410:	af00      	add	r7, sp, #0
 8005412:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8005414:	203e      	movs	r0, #62	; 0x3e
 8005416:	183b      	adds	r3, r7, r0
 8005418:	687a      	ldr	r2, [r7, #4]
 800541a:	215c      	movs	r1, #92	; 0x5c
 800541c:	5a52      	ldrh	r2, [r2, r1]
 800541e:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005424:	2b22      	cmp	r3, #34	; 0x22
 8005426:	d000      	beq.n	800542a <UART_RxISR_8BIT+0x1e>
 8005428:	e095      	b.n	8005556 <UART_RxISR_8BIT+0x14a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005430:	213c      	movs	r1, #60	; 0x3c
 8005432:	187b      	adds	r3, r7, r1
 8005434:	801a      	strh	r2, [r3, #0]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8005436:	187b      	adds	r3, r7, r1
 8005438:	881b      	ldrh	r3, [r3, #0]
 800543a:	b2da      	uxtb	r2, r3
 800543c:	183b      	adds	r3, r7, r0
 800543e:	881b      	ldrh	r3, [r3, #0]
 8005440:	b2d9      	uxtb	r1, r3
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005446:	400a      	ands	r2, r1
 8005448:	b2d2      	uxtb	r2, r2
 800544a:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005450:	1c5a      	adds	r2, r3, #1
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	225a      	movs	r2, #90	; 0x5a
 800545a:	5a9b      	ldrh	r3, [r3, r2]
 800545c:	b29b      	uxth	r3, r3
 800545e:	3b01      	subs	r3, #1
 8005460:	b299      	uxth	r1, r3
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	225a      	movs	r2, #90	; 0x5a
 8005466:	5299      	strh	r1, [r3, r2]

    if (huart->RxXferCount == 0U)
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	225a      	movs	r2, #90	; 0x5a
 800546c:	5a9b      	ldrh	r3, [r3, r2]
 800546e:	b29b      	uxth	r3, r3
 8005470:	2b00      	cmp	r3, #0
 8005472:	d178      	bne.n	8005566 <UART_RxISR_8BIT+0x15a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005474:	f3ef 8310 	mrs	r3, PRIMASK
 8005478:	61bb      	str	r3, [r7, #24]
  return(result);
 800547a:	69bb      	ldr	r3, [r7, #24]
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800547c:	63bb      	str	r3, [r7, #56]	; 0x38
 800547e:	2301      	movs	r3, #1
 8005480:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005482:	69fb      	ldr	r3, [r7, #28]
 8005484:	f383 8810 	msr	PRIMASK, r3
}
 8005488:	46c0      	nop			; (mov r8, r8)
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	681a      	ldr	r2, [r3, #0]
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	4936      	ldr	r1, [pc, #216]	; (8005570 <UART_RxISR_8BIT+0x164>)
 8005496:	400a      	ands	r2, r1
 8005498:	601a      	str	r2, [r3, #0]
 800549a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800549c:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800549e:	6a3b      	ldr	r3, [r7, #32]
 80054a0:	f383 8810 	msr	PRIMASK, r3
}
 80054a4:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80054a6:	f3ef 8310 	mrs	r3, PRIMASK
 80054aa:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 80054ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80054ae:	637b      	str	r3, [r7, #52]	; 0x34
 80054b0:	2301      	movs	r3, #1
 80054b2:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80054b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80054b6:	f383 8810 	msr	PRIMASK, r3
}
 80054ba:	46c0      	nop			; (mov r8, r8)
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	689a      	ldr	r2, [r3, #8]
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	681b      	ldr	r3, [r3, #0]
 80054c6:	2101      	movs	r1, #1
 80054c8:	438a      	bics	r2, r1
 80054ca:	609a      	str	r2, [r3, #8]
 80054cc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80054ce:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80054d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80054d2:	f383 8810 	msr	PRIMASK, r3
}
 80054d6:	46c0      	nop			; (mov r8, r8)

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	2220      	movs	r2, #32
 80054dc:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	2200      	movs	r2, #0
 80054e2:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80054e8:	2b01      	cmp	r3, #1
 80054ea:	d12f      	bne.n	800554c <UART_RxISR_8BIT+0x140>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	2200      	movs	r2, #0
 80054f0:	661a      	str	r2, [r3, #96]	; 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80054f2:	f3ef 8310 	mrs	r3, PRIMASK
 80054f6:	60fb      	str	r3, [r7, #12]
  return(result);
 80054f8:	68fb      	ldr	r3, [r7, #12]

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80054fa:	633b      	str	r3, [r7, #48]	; 0x30
 80054fc:	2301      	movs	r3, #1
 80054fe:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005500:	693b      	ldr	r3, [r7, #16]
 8005502:	f383 8810 	msr	PRIMASK, r3
}
 8005506:	46c0      	nop			; (mov r8, r8)
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	681a      	ldr	r2, [r3, #0]
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	2110      	movs	r1, #16
 8005514:	438a      	bics	r2, r1
 8005516:	601a      	str	r2, [r3, #0]
 8005518:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800551a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800551c:	697b      	ldr	r3, [r7, #20]
 800551e:	f383 8810 	msr	PRIMASK, r3
}
 8005522:	46c0      	nop			; (mov r8, r8)

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	69db      	ldr	r3, [r3, #28]
 800552a:	2210      	movs	r2, #16
 800552c:	4013      	ands	r3, r2
 800552e:	2b10      	cmp	r3, #16
 8005530:	d103      	bne.n	800553a <UART_RxISR_8BIT+0x12e>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	2210      	movs	r2, #16
 8005538:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	2258      	movs	r2, #88	; 0x58
 800553e:	5a9a      	ldrh	r2, [r3, r2]
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	0011      	movs	r1, r2
 8005544:	0018      	movs	r0, r3
 8005546:	f7ff f983 	bl	8004850 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800554a:	e00c      	b.n	8005566 <UART_RxISR_8BIT+0x15a>
        HAL_UART_RxCpltCallback(huart);
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	0018      	movs	r0, r3
 8005550:	f7fb fe7e 	bl	8001250 <HAL_UART_RxCpltCallback>
}
 8005554:	e007      	b.n	8005566 <UART_RxISR_8BIT+0x15a>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	699a      	ldr	r2, [r3, #24]
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	2108      	movs	r1, #8
 8005562:	430a      	orrs	r2, r1
 8005564:	619a      	str	r2, [r3, #24]
}
 8005566:	46c0      	nop			; (mov r8, r8)
 8005568:	46bd      	mov	sp, r7
 800556a:	b010      	add	sp, #64	; 0x40
 800556c:	bd80      	pop	{r7, pc}
 800556e:	46c0      	nop			; (mov r8, r8)
 8005570:	fffffedf 	.word	0xfffffedf

08005574 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8005574:	b580      	push	{r7, lr}
 8005576:	b090      	sub	sp, #64	; 0x40
 8005578:	af00      	add	r7, sp, #0
 800557a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800557c:	203e      	movs	r0, #62	; 0x3e
 800557e:	183b      	adds	r3, r7, r0
 8005580:	687a      	ldr	r2, [r7, #4]
 8005582:	215c      	movs	r1, #92	; 0x5c
 8005584:	5a52      	ldrh	r2, [r2, r1]
 8005586:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800558c:	2b22      	cmp	r3, #34	; 0x22
 800558e:	d000      	beq.n	8005592 <UART_RxISR_16BIT+0x1e>
 8005590:	e095      	b.n	80056be <UART_RxISR_16BIT+0x14a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005598:	213c      	movs	r1, #60	; 0x3c
 800559a:	187b      	adds	r3, r7, r1
 800559c:	801a      	strh	r2, [r3, #0]
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80055a2:	63bb      	str	r3, [r7, #56]	; 0x38
    *tmp = (uint16_t)(uhdata & uhMask);
 80055a4:	187b      	adds	r3, r7, r1
 80055a6:	183a      	adds	r2, r7, r0
 80055a8:	881b      	ldrh	r3, [r3, #0]
 80055aa:	8812      	ldrh	r2, [r2, #0]
 80055ac:	4013      	ands	r3, r2
 80055ae:	b29a      	uxth	r2, r3
 80055b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80055b2:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80055b8:	1c9a      	adds	r2, r3, #2
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	225a      	movs	r2, #90	; 0x5a
 80055c2:	5a9b      	ldrh	r3, [r3, r2]
 80055c4:	b29b      	uxth	r3, r3
 80055c6:	3b01      	subs	r3, #1
 80055c8:	b299      	uxth	r1, r3
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	225a      	movs	r2, #90	; 0x5a
 80055ce:	5299      	strh	r1, [r3, r2]

    if (huart->RxXferCount == 0U)
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	225a      	movs	r2, #90	; 0x5a
 80055d4:	5a9b      	ldrh	r3, [r3, r2]
 80055d6:	b29b      	uxth	r3, r3
 80055d8:	2b00      	cmp	r3, #0
 80055da:	d178      	bne.n	80056ce <UART_RxISR_16BIT+0x15a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80055dc:	f3ef 8310 	mrs	r3, PRIMASK
 80055e0:	617b      	str	r3, [r7, #20]
  return(result);
 80055e2:	697b      	ldr	r3, [r7, #20]
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80055e4:	637b      	str	r3, [r7, #52]	; 0x34
 80055e6:	2301      	movs	r3, #1
 80055e8:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80055ea:	69bb      	ldr	r3, [r7, #24]
 80055ec:	f383 8810 	msr	PRIMASK, r3
}
 80055f0:	46c0      	nop			; (mov r8, r8)
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	681a      	ldr	r2, [r3, #0]
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	4936      	ldr	r1, [pc, #216]	; (80056d8 <UART_RxISR_16BIT+0x164>)
 80055fe:	400a      	ands	r2, r1
 8005600:	601a      	str	r2, [r3, #0]
 8005602:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005604:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005606:	69fb      	ldr	r3, [r7, #28]
 8005608:	f383 8810 	msr	PRIMASK, r3
}
 800560c:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800560e:	f3ef 8310 	mrs	r3, PRIMASK
 8005612:	623b      	str	r3, [r7, #32]
  return(result);
 8005614:	6a3b      	ldr	r3, [r7, #32]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005616:	633b      	str	r3, [r7, #48]	; 0x30
 8005618:	2301      	movs	r3, #1
 800561a:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800561c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800561e:	f383 8810 	msr	PRIMASK, r3
}
 8005622:	46c0      	nop			; (mov r8, r8)
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	689a      	ldr	r2, [r3, #8]
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	681b      	ldr	r3, [r3, #0]
 800562e:	2101      	movs	r1, #1
 8005630:	438a      	bics	r2, r1
 8005632:	609a      	str	r2, [r3, #8]
 8005634:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005636:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005638:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800563a:	f383 8810 	msr	PRIMASK, r3
}
 800563e:	46c0      	nop			; (mov r8, r8)

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	2220      	movs	r2, #32
 8005644:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	2200      	movs	r2, #0
 800564a:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005650:	2b01      	cmp	r3, #1
 8005652:	d12f      	bne.n	80056b4 <UART_RxISR_16BIT+0x140>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	2200      	movs	r2, #0
 8005658:	661a      	str	r2, [r3, #96]	; 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800565a:	f3ef 8310 	mrs	r3, PRIMASK
 800565e:	60bb      	str	r3, [r7, #8]
  return(result);
 8005660:	68bb      	ldr	r3, [r7, #8]

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005662:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005664:	2301      	movs	r3, #1
 8005666:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005668:	68fb      	ldr	r3, [r7, #12]
 800566a:	f383 8810 	msr	PRIMASK, r3
}
 800566e:	46c0      	nop			; (mov r8, r8)
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	681a      	ldr	r2, [r3, #0]
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	2110      	movs	r1, #16
 800567c:	438a      	bics	r2, r1
 800567e:	601a      	str	r2, [r3, #0]
 8005680:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005682:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005684:	693b      	ldr	r3, [r7, #16]
 8005686:	f383 8810 	msr	PRIMASK, r3
}
 800568a:	46c0      	nop			; (mov r8, r8)

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	69db      	ldr	r3, [r3, #28]
 8005692:	2210      	movs	r2, #16
 8005694:	4013      	ands	r3, r2
 8005696:	2b10      	cmp	r3, #16
 8005698:	d103      	bne.n	80056a2 <UART_RxISR_16BIT+0x12e>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	2210      	movs	r2, #16
 80056a0:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	2258      	movs	r2, #88	; 0x58
 80056a6:	5a9a      	ldrh	r2, [r3, r2]
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	0011      	movs	r1, r2
 80056ac:	0018      	movs	r0, r3
 80056ae:	f7ff f8cf 	bl	8004850 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80056b2:	e00c      	b.n	80056ce <UART_RxISR_16BIT+0x15a>
        HAL_UART_RxCpltCallback(huart);
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	0018      	movs	r0, r3
 80056b8:	f7fb fdca 	bl	8001250 <HAL_UART_RxCpltCallback>
}
 80056bc:	e007      	b.n	80056ce <UART_RxISR_16BIT+0x15a>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	699a      	ldr	r2, [r3, #24]
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	2108      	movs	r1, #8
 80056ca:	430a      	orrs	r2, r1
 80056cc:	619a      	str	r2, [r3, #24]
}
 80056ce:	46c0      	nop			; (mov r8, r8)
 80056d0:	46bd      	mov	sp, r7
 80056d2:	b010      	add	sp, #64	; 0x40
 80056d4:	bd80      	pop	{r7, pc}
 80056d6:	46c0      	nop			; (mov r8, r8)
 80056d8:	fffffedf 	.word	0xfffffedf

080056dc <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80056dc:	b580      	push	{r7, lr}
 80056de:	b082      	sub	sp, #8
 80056e0:	af00      	add	r7, sp, #0
 80056e2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80056e4:	46c0      	nop			; (mov r8, r8)
 80056e6:	46bd      	mov	sp, r7
 80056e8:	b002      	add	sp, #8
 80056ea:	bd80      	pop	{r7, pc}

080056ec <__errno>:
 80056ec:	4b01      	ldr	r3, [pc, #4]	; (80056f4 <__errno+0x8>)
 80056ee:	6818      	ldr	r0, [r3, #0]
 80056f0:	4770      	bx	lr
 80056f2:	46c0      	nop			; (mov r8, r8)
 80056f4:	2000028c 	.word	0x2000028c

080056f8 <__libc_init_array>:
 80056f8:	b570      	push	{r4, r5, r6, lr}
 80056fa:	2600      	movs	r6, #0
 80056fc:	4d0c      	ldr	r5, [pc, #48]	; (8005730 <__libc_init_array+0x38>)
 80056fe:	4c0d      	ldr	r4, [pc, #52]	; (8005734 <__libc_init_array+0x3c>)
 8005700:	1b64      	subs	r4, r4, r5
 8005702:	10a4      	asrs	r4, r4, #2
 8005704:	42a6      	cmp	r6, r4
 8005706:	d109      	bne.n	800571c <__libc_init_array+0x24>
 8005708:	2600      	movs	r6, #0
 800570a:	f000 fc47 	bl	8005f9c <_init>
 800570e:	4d0a      	ldr	r5, [pc, #40]	; (8005738 <__libc_init_array+0x40>)
 8005710:	4c0a      	ldr	r4, [pc, #40]	; (800573c <__libc_init_array+0x44>)
 8005712:	1b64      	subs	r4, r4, r5
 8005714:	10a4      	asrs	r4, r4, #2
 8005716:	42a6      	cmp	r6, r4
 8005718:	d105      	bne.n	8005726 <__libc_init_array+0x2e>
 800571a:	bd70      	pop	{r4, r5, r6, pc}
 800571c:	00b3      	lsls	r3, r6, #2
 800571e:	58eb      	ldr	r3, [r5, r3]
 8005720:	4798      	blx	r3
 8005722:	3601      	adds	r6, #1
 8005724:	e7ee      	b.n	8005704 <__libc_init_array+0xc>
 8005726:	00b3      	lsls	r3, r6, #2
 8005728:	58eb      	ldr	r3, [r5, r3]
 800572a:	4798      	blx	r3
 800572c:	3601      	adds	r6, #1
 800572e:	e7f2      	b.n	8005716 <__libc_init_array+0x1e>
 8005730:	080060e8 	.word	0x080060e8
 8005734:	080060e8 	.word	0x080060e8
 8005738:	080060e8 	.word	0x080060e8
 800573c:	080060ec 	.word	0x080060ec

08005740 <memcpy>:
 8005740:	2300      	movs	r3, #0
 8005742:	b510      	push	{r4, lr}
 8005744:	429a      	cmp	r2, r3
 8005746:	d100      	bne.n	800574a <memcpy+0xa>
 8005748:	bd10      	pop	{r4, pc}
 800574a:	5ccc      	ldrb	r4, [r1, r3]
 800574c:	54c4      	strb	r4, [r0, r3]
 800574e:	3301      	adds	r3, #1
 8005750:	e7f8      	b.n	8005744 <memcpy+0x4>

08005752 <memset>:
 8005752:	0003      	movs	r3, r0
 8005754:	1882      	adds	r2, r0, r2
 8005756:	4293      	cmp	r3, r2
 8005758:	d100      	bne.n	800575c <memset+0xa>
 800575a:	4770      	bx	lr
 800575c:	7019      	strb	r1, [r3, #0]
 800575e:	3301      	adds	r3, #1
 8005760:	e7f9      	b.n	8005756 <memset+0x4>
	...

08005764 <siprintf>:
 8005764:	b40e      	push	{r1, r2, r3}
 8005766:	b500      	push	{lr}
 8005768:	490b      	ldr	r1, [pc, #44]	; (8005798 <siprintf+0x34>)
 800576a:	b09c      	sub	sp, #112	; 0x70
 800576c:	ab1d      	add	r3, sp, #116	; 0x74
 800576e:	9002      	str	r0, [sp, #8]
 8005770:	9006      	str	r0, [sp, #24]
 8005772:	9107      	str	r1, [sp, #28]
 8005774:	9104      	str	r1, [sp, #16]
 8005776:	4809      	ldr	r0, [pc, #36]	; (800579c <siprintf+0x38>)
 8005778:	4909      	ldr	r1, [pc, #36]	; (80057a0 <siprintf+0x3c>)
 800577a:	cb04      	ldmia	r3!, {r2}
 800577c:	9105      	str	r1, [sp, #20]
 800577e:	6800      	ldr	r0, [r0, #0]
 8005780:	a902      	add	r1, sp, #8
 8005782:	9301      	str	r3, [sp, #4]
 8005784:	f000 f870 	bl	8005868 <_svfiprintf_r>
 8005788:	2300      	movs	r3, #0
 800578a:	9a02      	ldr	r2, [sp, #8]
 800578c:	7013      	strb	r3, [r2, #0]
 800578e:	b01c      	add	sp, #112	; 0x70
 8005790:	bc08      	pop	{r3}
 8005792:	b003      	add	sp, #12
 8005794:	4718      	bx	r3
 8005796:	46c0      	nop			; (mov r8, r8)
 8005798:	7fffffff 	.word	0x7fffffff
 800579c:	2000028c 	.word	0x2000028c
 80057a0:	ffff0208 	.word	0xffff0208

080057a4 <__ssputs_r>:
 80057a4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80057a6:	688e      	ldr	r6, [r1, #8]
 80057a8:	b085      	sub	sp, #20
 80057aa:	0007      	movs	r7, r0
 80057ac:	000c      	movs	r4, r1
 80057ae:	9203      	str	r2, [sp, #12]
 80057b0:	9301      	str	r3, [sp, #4]
 80057b2:	429e      	cmp	r6, r3
 80057b4:	d83c      	bhi.n	8005830 <__ssputs_r+0x8c>
 80057b6:	2390      	movs	r3, #144	; 0x90
 80057b8:	898a      	ldrh	r2, [r1, #12]
 80057ba:	00db      	lsls	r3, r3, #3
 80057bc:	421a      	tst	r2, r3
 80057be:	d034      	beq.n	800582a <__ssputs_r+0x86>
 80057c0:	2503      	movs	r5, #3
 80057c2:	6909      	ldr	r1, [r1, #16]
 80057c4:	6823      	ldr	r3, [r4, #0]
 80057c6:	1a5b      	subs	r3, r3, r1
 80057c8:	9302      	str	r3, [sp, #8]
 80057ca:	6963      	ldr	r3, [r4, #20]
 80057cc:	9802      	ldr	r0, [sp, #8]
 80057ce:	435d      	muls	r5, r3
 80057d0:	0feb      	lsrs	r3, r5, #31
 80057d2:	195d      	adds	r5, r3, r5
 80057d4:	9b01      	ldr	r3, [sp, #4]
 80057d6:	106d      	asrs	r5, r5, #1
 80057d8:	3301      	adds	r3, #1
 80057da:	181b      	adds	r3, r3, r0
 80057dc:	42ab      	cmp	r3, r5
 80057de:	d900      	bls.n	80057e2 <__ssputs_r+0x3e>
 80057e0:	001d      	movs	r5, r3
 80057e2:	0553      	lsls	r3, r2, #21
 80057e4:	d532      	bpl.n	800584c <__ssputs_r+0xa8>
 80057e6:	0029      	movs	r1, r5
 80057e8:	0038      	movs	r0, r7
 80057ea:	f000 fb27 	bl	8005e3c <_malloc_r>
 80057ee:	1e06      	subs	r6, r0, #0
 80057f0:	d109      	bne.n	8005806 <__ssputs_r+0x62>
 80057f2:	230c      	movs	r3, #12
 80057f4:	603b      	str	r3, [r7, #0]
 80057f6:	2340      	movs	r3, #64	; 0x40
 80057f8:	2001      	movs	r0, #1
 80057fa:	89a2      	ldrh	r2, [r4, #12]
 80057fc:	4240      	negs	r0, r0
 80057fe:	4313      	orrs	r3, r2
 8005800:	81a3      	strh	r3, [r4, #12]
 8005802:	b005      	add	sp, #20
 8005804:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005806:	9a02      	ldr	r2, [sp, #8]
 8005808:	6921      	ldr	r1, [r4, #16]
 800580a:	f7ff ff99 	bl	8005740 <memcpy>
 800580e:	89a3      	ldrh	r3, [r4, #12]
 8005810:	4a14      	ldr	r2, [pc, #80]	; (8005864 <__ssputs_r+0xc0>)
 8005812:	401a      	ands	r2, r3
 8005814:	2380      	movs	r3, #128	; 0x80
 8005816:	4313      	orrs	r3, r2
 8005818:	81a3      	strh	r3, [r4, #12]
 800581a:	9b02      	ldr	r3, [sp, #8]
 800581c:	6126      	str	r6, [r4, #16]
 800581e:	18f6      	adds	r6, r6, r3
 8005820:	6026      	str	r6, [r4, #0]
 8005822:	6165      	str	r5, [r4, #20]
 8005824:	9e01      	ldr	r6, [sp, #4]
 8005826:	1aed      	subs	r5, r5, r3
 8005828:	60a5      	str	r5, [r4, #8]
 800582a:	9b01      	ldr	r3, [sp, #4]
 800582c:	429e      	cmp	r6, r3
 800582e:	d900      	bls.n	8005832 <__ssputs_r+0x8e>
 8005830:	9e01      	ldr	r6, [sp, #4]
 8005832:	0032      	movs	r2, r6
 8005834:	9903      	ldr	r1, [sp, #12]
 8005836:	6820      	ldr	r0, [r4, #0]
 8005838:	f000 faa3 	bl	8005d82 <memmove>
 800583c:	68a3      	ldr	r3, [r4, #8]
 800583e:	2000      	movs	r0, #0
 8005840:	1b9b      	subs	r3, r3, r6
 8005842:	60a3      	str	r3, [r4, #8]
 8005844:	6823      	ldr	r3, [r4, #0]
 8005846:	199e      	adds	r6, r3, r6
 8005848:	6026      	str	r6, [r4, #0]
 800584a:	e7da      	b.n	8005802 <__ssputs_r+0x5e>
 800584c:	002a      	movs	r2, r5
 800584e:	0038      	movs	r0, r7
 8005850:	f000 fb52 	bl	8005ef8 <_realloc_r>
 8005854:	1e06      	subs	r6, r0, #0
 8005856:	d1e0      	bne.n	800581a <__ssputs_r+0x76>
 8005858:	0038      	movs	r0, r7
 800585a:	6921      	ldr	r1, [r4, #16]
 800585c:	f000 faa4 	bl	8005da8 <_free_r>
 8005860:	e7c7      	b.n	80057f2 <__ssputs_r+0x4e>
 8005862:	46c0      	nop			; (mov r8, r8)
 8005864:	fffffb7f 	.word	0xfffffb7f

08005868 <_svfiprintf_r>:
 8005868:	b5f0      	push	{r4, r5, r6, r7, lr}
 800586a:	b0a1      	sub	sp, #132	; 0x84
 800586c:	9003      	str	r0, [sp, #12]
 800586e:	001d      	movs	r5, r3
 8005870:	898b      	ldrh	r3, [r1, #12]
 8005872:	000f      	movs	r7, r1
 8005874:	0016      	movs	r6, r2
 8005876:	061b      	lsls	r3, r3, #24
 8005878:	d511      	bpl.n	800589e <_svfiprintf_r+0x36>
 800587a:	690b      	ldr	r3, [r1, #16]
 800587c:	2b00      	cmp	r3, #0
 800587e:	d10e      	bne.n	800589e <_svfiprintf_r+0x36>
 8005880:	2140      	movs	r1, #64	; 0x40
 8005882:	f000 fadb 	bl	8005e3c <_malloc_r>
 8005886:	6038      	str	r0, [r7, #0]
 8005888:	6138      	str	r0, [r7, #16]
 800588a:	2800      	cmp	r0, #0
 800588c:	d105      	bne.n	800589a <_svfiprintf_r+0x32>
 800588e:	230c      	movs	r3, #12
 8005890:	9a03      	ldr	r2, [sp, #12]
 8005892:	3801      	subs	r0, #1
 8005894:	6013      	str	r3, [r2, #0]
 8005896:	b021      	add	sp, #132	; 0x84
 8005898:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800589a:	2340      	movs	r3, #64	; 0x40
 800589c:	617b      	str	r3, [r7, #20]
 800589e:	2300      	movs	r3, #0
 80058a0:	ac08      	add	r4, sp, #32
 80058a2:	6163      	str	r3, [r4, #20]
 80058a4:	3320      	adds	r3, #32
 80058a6:	7663      	strb	r3, [r4, #25]
 80058a8:	3310      	adds	r3, #16
 80058aa:	76a3      	strb	r3, [r4, #26]
 80058ac:	9507      	str	r5, [sp, #28]
 80058ae:	0035      	movs	r5, r6
 80058b0:	782b      	ldrb	r3, [r5, #0]
 80058b2:	2b00      	cmp	r3, #0
 80058b4:	d001      	beq.n	80058ba <_svfiprintf_r+0x52>
 80058b6:	2b25      	cmp	r3, #37	; 0x25
 80058b8:	d147      	bne.n	800594a <_svfiprintf_r+0xe2>
 80058ba:	1bab      	subs	r3, r5, r6
 80058bc:	9305      	str	r3, [sp, #20]
 80058be:	42b5      	cmp	r5, r6
 80058c0:	d00c      	beq.n	80058dc <_svfiprintf_r+0x74>
 80058c2:	0032      	movs	r2, r6
 80058c4:	0039      	movs	r1, r7
 80058c6:	9803      	ldr	r0, [sp, #12]
 80058c8:	f7ff ff6c 	bl	80057a4 <__ssputs_r>
 80058cc:	1c43      	adds	r3, r0, #1
 80058ce:	d100      	bne.n	80058d2 <_svfiprintf_r+0x6a>
 80058d0:	e0ae      	b.n	8005a30 <_svfiprintf_r+0x1c8>
 80058d2:	6962      	ldr	r2, [r4, #20]
 80058d4:	9b05      	ldr	r3, [sp, #20]
 80058d6:	4694      	mov	ip, r2
 80058d8:	4463      	add	r3, ip
 80058da:	6163      	str	r3, [r4, #20]
 80058dc:	782b      	ldrb	r3, [r5, #0]
 80058de:	2b00      	cmp	r3, #0
 80058e0:	d100      	bne.n	80058e4 <_svfiprintf_r+0x7c>
 80058e2:	e0a5      	b.n	8005a30 <_svfiprintf_r+0x1c8>
 80058e4:	2201      	movs	r2, #1
 80058e6:	2300      	movs	r3, #0
 80058e8:	4252      	negs	r2, r2
 80058ea:	6062      	str	r2, [r4, #4]
 80058ec:	a904      	add	r1, sp, #16
 80058ee:	3254      	adds	r2, #84	; 0x54
 80058f0:	1852      	adds	r2, r2, r1
 80058f2:	1c6e      	adds	r6, r5, #1
 80058f4:	6023      	str	r3, [r4, #0]
 80058f6:	60e3      	str	r3, [r4, #12]
 80058f8:	60a3      	str	r3, [r4, #8]
 80058fa:	7013      	strb	r3, [r2, #0]
 80058fc:	65a3      	str	r3, [r4, #88]	; 0x58
 80058fe:	2205      	movs	r2, #5
 8005900:	7831      	ldrb	r1, [r6, #0]
 8005902:	4854      	ldr	r0, [pc, #336]	; (8005a54 <_svfiprintf_r+0x1ec>)
 8005904:	f000 fa32 	bl	8005d6c <memchr>
 8005908:	1c75      	adds	r5, r6, #1
 800590a:	2800      	cmp	r0, #0
 800590c:	d11f      	bne.n	800594e <_svfiprintf_r+0xe6>
 800590e:	6822      	ldr	r2, [r4, #0]
 8005910:	06d3      	lsls	r3, r2, #27
 8005912:	d504      	bpl.n	800591e <_svfiprintf_r+0xb6>
 8005914:	2353      	movs	r3, #83	; 0x53
 8005916:	a904      	add	r1, sp, #16
 8005918:	185b      	adds	r3, r3, r1
 800591a:	2120      	movs	r1, #32
 800591c:	7019      	strb	r1, [r3, #0]
 800591e:	0713      	lsls	r3, r2, #28
 8005920:	d504      	bpl.n	800592c <_svfiprintf_r+0xc4>
 8005922:	2353      	movs	r3, #83	; 0x53
 8005924:	a904      	add	r1, sp, #16
 8005926:	185b      	adds	r3, r3, r1
 8005928:	212b      	movs	r1, #43	; 0x2b
 800592a:	7019      	strb	r1, [r3, #0]
 800592c:	7833      	ldrb	r3, [r6, #0]
 800592e:	2b2a      	cmp	r3, #42	; 0x2a
 8005930:	d016      	beq.n	8005960 <_svfiprintf_r+0xf8>
 8005932:	0035      	movs	r5, r6
 8005934:	2100      	movs	r1, #0
 8005936:	200a      	movs	r0, #10
 8005938:	68e3      	ldr	r3, [r4, #12]
 800593a:	782a      	ldrb	r2, [r5, #0]
 800593c:	1c6e      	adds	r6, r5, #1
 800593e:	3a30      	subs	r2, #48	; 0x30
 8005940:	2a09      	cmp	r2, #9
 8005942:	d94e      	bls.n	80059e2 <_svfiprintf_r+0x17a>
 8005944:	2900      	cmp	r1, #0
 8005946:	d111      	bne.n	800596c <_svfiprintf_r+0x104>
 8005948:	e017      	b.n	800597a <_svfiprintf_r+0x112>
 800594a:	3501      	adds	r5, #1
 800594c:	e7b0      	b.n	80058b0 <_svfiprintf_r+0x48>
 800594e:	4b41      	ldr	r3, [pc, #260]	; (8005a54 <_svfiprintf_r+0x1ec>)
 8005950:	6822      	ldr	r2, [r4, #0]
 8005952:	1ac0      	subs	r0, r0, r3
 8005954:	2301      	movs	r3, #1
 8005956:	4083      	lsls	r3, r0
 8005958:	4313      	orrs	r3, r2
 800595a:	002e      	movs	r6, r5
 800595c:	6023      	str	r3, [r4, #0]
 800595e:	e7ce      	b.n	80058fe <_svfiprintf_r+0x96>
 8005960:	9b07      	ldr	r3, [sp, #28]
 8005962:	1d19      	adds	r1, r3, #4
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	9107      	str	r1, [sp, #28]
 8005968:	2b00      	cmp	r3, #0
 800596a:	db01      	blt.n	8005970 <_svfiprintf_r+0x108>
 800596c:	930b      	str	r3, [sp, #44]	; 0x2c
 800596e:	e004      	b.n	800597a <_svfiprintf_r+0x112>
 8005970:	425b      	negs	r3, r3
 8005972:	60e3      	str	r3, [r4, #12]
 8005974:	2302      	movs	r3, #2
 8005976:	4313      	orrs	r3, r2
 8005978:	6023      	str	r3, [r4, #0]
 800597a:	782b      	ldrb	r3, [r5, #0]
 800597c:	2b2e      	cmp	r3, #46	; 0x2e
 800597e:	d10a      	bne.n	8005996 <_svfiprintf_r+0x12e>
 8005980:	786b      	ldrb	r3, [r5, #1]
 8005982:	2b2a      	cmp	r3, #42	; 0x2a
 8005984:	d135      	bne.n	80059f2 <_svfiprintf_r+0x18a>
 8005986:	9b07      	ldr	r3, [sp, #28]
 8005988:	3502      	adds	r5, #2
 800598a:	1d1a      	adds	r2, r3, #4
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	9207      	str	r2, [sp, #28]
 8005990:	2b00      	cmp	r3, #0
 8005992:	db2b      	blt.n	80059ec <_svfiprintf_r+0x184>
 8005994:	9309      	str	r3, [sp, #36]	; 0x24
 8005996:	4e30      	ldr	r6, [pc, #192]	; (8005a58 <_svfiprintf_r+0x1f0>)
 8005998:	2203      	movs	r2, #3
 800599a:	0030      	movs	r0, r6
 800599c:	7829      	ldrb	r1, [r5, #0]
 800599e:	f000 f9e5 	bl	8005d6c <memchr>
 80059a2:	2800      	cmp	r0, #0
 80059a4:	d006      	beq.n	80059b4 <_svfiprintf_r+0x14c>
 80059a6:	2340      	movs	r3, #64	; 0x40
 80059a8:	1b80      	subs	r0, r0, r6
 80059aa:	4083      	lsls	r3, r0
 80059ac:	6822      	ldr	r2, [r4, #0]
 80059ae:	3501      	adds	r5, #1
 80059b0:	4313      	orrs	r3, r2
 80059b2:	6023      	str	r3, [r4, #0]
 80059b4:	7829      	ldrb	r1, [r5, #0]
 80059b6:	2206      	movs	r2, #6
 80059b8:	4828      	ldr	r0, [pc, #160]	; (8005a5c <_svfiprintf_r+0x1f4>)
 80059ba:	1c6e      	adds	r6, r5, #1
 80059bc:	7621      	strb	r1, [r4, #24]
 80059be:	f000 f9d5 	bl	8005d6c <memchr>
 80059c2:	2800      	cmp	r0, #0
 80059c4:	d03c      	beq.n	8005a40 <_svfiprintf_r+0x1d8>
 80059c6:	4b26      	ldr	r3, [pc, #152]	; (8005a60 <_svfiprintf_r+0x1f8>)
 80059c8:	2b00      	cmp	r3, #0
 80059ca:	d125      	bne.n	8005a18 <_svfiprintf_r+0x1b0>
 80059cc:	2207      	movs	r2, #7
 80059ce:	9b07      	ldr	r3, [sp, #28]
 80059d0:	3307      	adds	r3, #7
 80059d2:	4393      	bics	r3, r2
 80059d4:	3308      	adds	r3, #8
 80059d6:	9307      	str	r3, [sp, #28]
 80059d8:	6963      	ldr	r3, [r4, #20]
 80059da:	9a04      	ldr	r2, [sp, #16]
 80059dc:	189b      	adds	r3, r3, r2
 80059de:	6163      	str	r3, [r4, #20]
 80059e0:	e765      	b.n	80058ae <_svfiprintf_r+0x46>
 80059e2:	4343      	muls	r3, r0
 80059e4:	0035      	movs	r5, r6
 80059e6:	2101      	movs	r1, #1
 80059e8:	189b      	adds	r3, r3, r2
 80059ea:	e7a6      	b.n	800593a <_svfiprintf_r+0xd2>
 80059ec:	2301      	movs	r3, #1
 80059ee:	425b      	negs	r3, r3
 80059f0:	e7d0      	b.n	8005994 <_svfiprintf_r+0x12c>
 80059f2:	2300      	movs	r3, #0
 80059f4:	200a      	movs	r0, #10
 80059f6:	001a      	movs	r2, r3
 80059f8:	3501      	adds	r5, #1
 80059fa:	6063      	str	r3, [r4, #4]
 80059fc:	7829      	ldrb	r1, [r5, #0]
 80059fe:	1c6e      	adds	r6, r5, #1
 8005a00:	3930      	subs	r1, #48	; 0x30
 8005a02:	2909      	cmp	r1, #9
 8005a04:	d903      	bls.n	8005a0e <_svfiprintf_r+0x1a6>
 8005a06:	2b00      	cmp	r3, #0
 8005a08:	d0c5      	beq.n	8005996 <_svfiprintf_r+0x12e>
 8005a0a:	9209      	str	r2, [sp, #36]	; 0x24
 8005a0c:	e7c3      	b.n	8005996 <_svfiprintf_r+0x12e>
 8005a0e:	4342      	muls	r2, r0
 8005a10:	0035      	movs	r5, r6
 8005a12:	2301      	movs	r3, #1
 8005a14:	1852      	adds	r2, r2, r1
 8005a16:	e7f1      	b.n	80059fc <_svfiprintf_r+0x194>
 8005a18:	ab07      	add	r3, sp, #28
 8005a1a:	9300      	str	r3, [sp, #0]
 8005a1c:	003a      	movs	r2, r7
 8005a1e:	0021      	movs	r1, r4
 8005a20:	4b10      	ldr	r3, [pc, #64]	; (8005a64 <_svfiprintf_r+0x1fc>)
 8005a22:	9803      	ldr	r0, [sp, #12]
 8005a24:	e000      	b.n	8005a28 <_svfiprintf_r+0x1c0>
 8005a26:	bf00      	nop
 8005a28:	9004      	str	r0, [sp, #16]
 8005a2a:	9b04      	ldr	r3, [sp, #16]
 8005a2c:	3301      	adds	r3, #1
 8005a2e:	d1d3      	bne.n	80059d8 <_svfiprintf_r+0x170>
 8005a30:	89bb      	ldrh	r3, [r7, #12]
 8005a32:	980d      	ldr	r0, [sp, #52]	; 0x34
 8005a34:	065b      	lsls	r3, r3, #25
 8005a36:	d400      	bmi.n	8005a3a <_svfiprintf_r+0x1d2>
 8005a38:	e72d      	b.n	8005896 <_svfiprintf_r+0x2e>
 8005a3a:	2001      	movs	r0, #1
 8005a3c:	4240      	negs	r0, r0
 8005a3e:	e72a      	b.n	8005896 <_svfiprintf_r+0x2e>
 8005a40:	ab07      	add	r3, sp, #28
 8005a42:	9300      	str	r3, [sp, #0]
 8005a44:	003a      	movs	r2, r7
 8005a46:	0021      	movs	r1, r4
 8005a48:	4b06      	ldr	r3, [pc, #24]	; (8005a64 <_svfiprintf_r+0x1fc>)
 8005a4a:	9803      	ldr	r0, [sp, #12]
 8005a4c:	f000 f87c 	bl	8005b48 <_printf_i>
 8005a50:	e7ea      	b.n	8005a28 <_svfiprintf_r+0x1c0>
 8005a52:	46c0      	nop			; (mov r8, r8)
 8005a54:	080060ac 	.word	0x080060ac
 8005a58:	080060b2 	.word	0x080060b2
 8005a5c:	080060b6 	.word	0x080060b6
 8005a60:	00000000 	.word	0x00000000
 8005a64:	080057a5 	.word	0x080057a5

08005a68 <_printf_common>:
 8005a68:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005a6a:	0015      	movs	r5, r2
 8005a6c:	9301      	str	r3, [sp, #4]
 8005a6e:	688a      	ldr	r2, [r1, #8]
 8005a70:	690b      	ldr	r3, [r1, #16]
 8005a72:	000c      	movs	r4, r1
 8005a74:	9000      	str	r0, [sp, #0]
 8005a76:	4293      	cmp	r3, r2
 8005a78:	da00      	bge.n	8005a7c <_printf_common+0x14>
 8005a7a:	0013      	movs	r3, r2
 8005a7c:	0022      	movs	r2, r4
 8005a7e:	602b      	str	r3, [r5, #0]
 8005a80:	3243      	adds	r2, #67	; 0x43
 8005a82:	7812      	ldrb	r2, [r2, #0]
 8005a84:	2a00      	cmp	r2, #0
 8005a86:	d001      	beq.n	8005a8c <_printf_common+0x24>
 8005a88:	3301      	adds	r3, #1
 8005a8a:	602b      	str	r3, [r5, #0]
 8005a8c:	6823      	ldr	r3, [r4, #0]
 8005a8e:	069b      	lsls	r3, r3, #26
 8005a90:	d502      	bpl.n	8005a98 <_printf_common+0x30>
 8005a92:	682b      	ldr	r3, [r5, #0]
 8005a94:	3302      	adds	r3, #2
 8005a96:	602b      	str	r3, [r5, #0]
 8005a98:	6822      	ldr	r2, [r4, #0]
 8005a9a:	2306      	movs	r3, #6
 8005a9c:	0017      	movs	r7, r2
 8005a9e:	401f      	ands	r7, r3
 8005aa0:	421a      	tst	r2, r3
 8005aa2:	d027      	beq.n	8005af4 <_printf_common+0x8c>
 8005aa4:	0023      	movs	r3, r4
 8005aa6:	3343      	adds	r3, #67	; 0x43
 8005aa8:	781b      	ldrb	r3, [r3, #0]
 8005aaa:	1e5a      	subs	r2, r3, #1
 8005aac:	4193      	sbcs	r3, r2
 8005aae:	6822      	ldr	r2, [r4, #0]
 8005ab0:	0692      	lsls	r2, r2, #26
 8005ab2:	d430      	bmi.n	8005b16 <_printf_common+0xae>
 8005ab4:	0022      	movs	r2, r4
 8005ab6:	9901      	ldr	r1, [sp, #4]
 8005ab8:	9800      	ldr	r0, [sp, #0]
 8005aba:	9e08      	ldr	r6, [sp, #32]
 8005abc:	3243      	adds	r2, #67	; 0x43
 8005abe:	47b0      	blx	r6
 8005ac0:	1c43      	adds	r3, r0, #1
 8005ac2:	d025      	beq.n	8005b10 <_printf_common+0xa8>
 8005ac4:	2306      	movs	r3, #6
 8005ac6:	6820      	ldr	r0, [r4, #0]
 8005ac8:	682a      	ldr	r2, [r5, #0]
 8005aca:	68e1      	ldr	r1, [r4, #12]
 8005acc:	2500      	movs	r5, #0
 8005ace:	4003      	ands	r3, r0
 8005ad0:	2b04      	cmp	r3, #4
 8005ad2:	d103      	bne.n	8005adc <_printf_common+0x74>
 8005ad4:	1a8d      	subs	r5, r1, r2
 8005ad6:	43eb      	mvns	r3, r5
 8005ad8:	17db      	asrs	r3, r3, #31
 8005ada:	401d      	ands	r5, r3
 8005adc:	68a3      	ldr	r3, [r4, #8]
 8005ade:	6922      	ldr	r2, [r4, #16]
 8005ae0:	4293      	cmp	r3, r2
 8005ae2:	dd01      	ble.n	8005ae8 <_printf_common+0x80>
 8005ae4:	1a9b      	subs	r3, r3, r2
 8005ae6:	18ed      	adds	r5, r5, r3
 8005ae8:	2700      	movs	r7, #0
 8005aea:	42bd      	cmp	r5, r7
 8005aec:	d120      	bne.n	8005b30 <_printf_common+0xc8>
 8005aee:	2000      	movs	r0, #0
 8005af0:	e010      	b.n	8005b14 <_printf_common+0xac>
 8005af2:	3701      	adds	r7, #1
 8005af4:	68e3      	ldr	r3, [r4, #12]
 8005af6:	682a      	ldr	r2, [r5, #0]
 8005af8:	1a9b      	subs	r3, r3, r2
 8005afa:	42bb      	cmp	r3, r7
 8005afc:	ddd2      	ble.n	8005aa4 <_printf_common+0x3c>
 8005afe:	0022      	movs	r2, r4
 8005b00:	2301      	movs	r3, #1
 8005b02:	9901      	ldr	r1, [sp, #4]
 8005b04:	9800      	ldr	r0, [sp, #0]
 8005b06:	9e08      	ldr	r6, [sp, #32]
 8005b08:	3219      	adds	r2, #25
 8005b0a:	47b0      	blx	r6
 8005b0c:	1c43      	adds	r3, r0, #1
 8005b0e:	d1f0      	bne.n	8005af2 <_printf_common+0x8a>
 8005b10:	2001      	movs	r0, #1
 8005b12:	4240      	negs	r0, r0
 8005b14:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8005b16:	2030      	movs	r0, #48	; 0x30
 8005b18:	18e1      	adds	r1, r4, r3
 8005b1a:	3143      	adds	r1, #67	; 0x43
 8005b1c:	7008      	strb	r0, [r1, #0]
 8005b1e:	0021      	movs	r1, r4
 8005b20:	1c5a      	adds	r2, r3, #1
 8005b22:	3145      	adds	r1, #69	; 0x45
 8005b24:	7809      	ldrb	r1, [r1, #0]
 8005b26:	18a2      	adds	r2, r4, r2
 8005b28:	3243      	adds	r2, #67	; 0x43
 8005b2a:	3302      	adds	r3, #2
 8005b2c:	7011      	strb	r1, [r2, #0]
 8005b2e:	e7c1      	b.n	8005ab4 <_printf_common+0x4c>
 8005b30:	0022      	movs	r2, r4
 8005b32:	2301      	movs	r3, #1
 8005b34:	9901      	ldr	r1, [sp, #4]
 8005b36:	9800      	ldr	r0, [sp, #0]
 8005b38:	9e08      	ldr	r6, [sp, #32]
 8005b3a:	321a      	adds	r2, #26
 8005b3c:	47b0      	blx	r6
 8005b3e:	1c43      	adds	r3, r0, #1
 8005b40:	d0e6      	beq.n	8005b10 <_printf_common+0xa8>
 8005b42:	3701      	adds	r7, #1
 8005b44:	e7d1      	b.n	8005aea <_printf_common+0x82>
	...

08005b48 <_printf_i>:
 8005b48:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005b4a:	b08b      	sub	sp, #44	; 0x2c
 8005b4c:	9206      	str	r2, [sp, #24]
 8005b4e:	000a      	movs	r2, r1
 8005b50:	3243      	adds	r2, #67	; 0x43
 8005b52:	9307      	str	r3, [sp, #28]
 8005b54:	9005      	str	r0, [sp, #20]
 8005b56:	9204      	str	r2, [sp, #16]
 8005b58:	7e0a      	ldrb	r2, [r1, #24]
 8005b5a:	000c      	movs	r4, r1
 8005b5c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8005b5e:	2a78      	cmp	r2, #120	; 0x78
 8005b60:	d806      	bhi.n	8005b70 <_printf_i+0x28>
 8005b62:	2a62      	cmp	r2, #98	; 0x62
 8005b64:	d808      	bhi.n	8005b78 <_printf_i+0x30>
 8005b66:	2a00      	cmp	r2, #0
 8005b68:	d100      	bne.n	8005b6c <_printf_i+0x24>
 8005b6a:	e0c0      	b.n	8005cee <_printf_i+0x1a6>
 8005b6c:	2a58      	cmp	r2, #88	; 0x58
 8005b6e:	d052      	beq.n	8005c16 <_printf_i+0xce>
 8005b70:	0026      	movs	r6, r4
 8005b72:	3642      	adds	r6, #66	; 0x42
 8005b74:	7032      	strb	r2, [r6, #0]
 8005b76:	e022      	b.n	8005bbe <_printf_i+0x76>
 8005b78:	0010      	movs	r0, r2
 8005b7a:	3863      	subs	r0, #99	; 0x63
 8005b7c:	2815      	cmp	r0, #21
 8005b7e:	d8f7      	bhi.n	8005b70 <_printf_i+0x28>
 8005b80:	f7fa faca 	bl	8000118 <__gnu_thumb1_case_shi>
 8005b84:	001f0016 	.word	0x001f0016
 8005b88:	fff6fff6 	.word	0xfff6fff6
 8005b8c:	fff6fff6 	.word	0xfff6fff6
 8005b90:	fff6001f 	.word	0xfff6001f
 8005b94:	fff6fff6 	.word	0xfff6fff6
 8005b98:	00a8fff6 	.word	0x00a8fff6
 8005b9c:	009a0036 	.word	0x009a0036
 8005ba0:	fff6fff6 	.word	0xfff6fff6
 8005ba4:	fff600b9 	.word	0xfff600b9
 8005ba8:	fff60036 	.word	0xfff60036
 8005bac:	009efff6 	.word	0x009efff6
 8005bb0:	0026      	movs	r6, r4
 8005bb2:	681a      	ldr	r2, [r3, #0]
 8005bb4:	3642      	adds	r6, #66	; 0x42
 8005bb6:	1d11      	adds	r1, r2, #4
 8005bb8:	6019      	str	r1, [r3, #0]
 8005bba:	6813      	ldr	r3, [r2, #0]
 8005bbc:	7033      	strb	r3, [r6, #0]
 8005bbe:	2301      	movs	r3, #1
 8005bc0:	e0a7      	b.n	8005d12 <_printf_i+0x1ca>
 8005bc2:	6808      	ldr	r0, [r1, #0]
 8005bc4:	6819      	ldr	r1, [r3, #0]
 8005bc6:	1d0a      	adds	r2, r1, #4
 8005bc8:	0605      	lsls	r5, r0, #24
 8005bca:	d50b      	bpl.n	8005be4 <_printf_i+0x9c>
 8005bcc:	680d      	ldr	r5, [r1, #0]
 8005bce:	601a      	str	r2, [r3, #0]
 8005bd0:	2d00      	cmp	r5, #0
 8005bd2:	da03      	bge.n	8005bdc <_printf_i+0x94>
 8005bd4:	232d      	movs	r3, #45	; 0x2d
 8005bd6:	9a04      	ldr	r2, [sp, #16]
 8005bd8:	426d      	negs	r5, r5
 8005bda:	7013      	strb	r3, [r2, #0]
 8005bdc:	4b61      	ldr	r3, [pc, #388]	; (8005d64 <_printf_i+0x21c>)
 8005bde:	270a      	movs	r7, #10
 8005be0:	9303      	str	r3, [sp, #12]
 8005be2:	e032      	b.n	8005c4a <_printf_i+0x102>
 8005be4:	680d      	ldr	r5, [r1, #0]
 8005be6:	601a      	str	r2, [r3, #0]
 8005be8:	0641      	lsls	r1, r0, #25
 8005bea:	d5f1      	bpl.n	8005bd0 <_printf_i+0x88>
 8005bec:	b22d      	sxth	r5, r5
 8005bee:	e7ef      	b.n	8005bd0 <_printf_i+0x88>
 8005bf0:	680d      	ldr	r5, [r1, #0]
 8005bf2:	6819      	ldr	r1, [r3, #0]
 8005bf4:	1d08      	adds	r0, r1, #4
 8005bf6:	6018      	str	r0, [r3, #0]
 8005bf8:	062e      	lsls	r6, r5, #24
 8005bfa:	d501      	bpl.n	8005c00 <_printf_i+0xb8>
 8005bfc:	680d      	ldr	r5, [r1, #0]
 8005bfe:	e003      	b.n	8005c08 <_printf_i+0xc0>
 8005c00:	066d      	lsls	r5, r5, #25
 8005c02:	d5fb      	bpl.n	8005bfc <_printf_i+0xb4>
 8005c04:	680d      	ldr	r5, [r1, #0]
 8005c06:	b2ad      	uxth	r5, r5
 8005c08:	4b56      	ldr	r3, [pc, #344]	; (8005d64 <_printf_i+0x21c>)
 8005c0a:	270a      	movs	r7, #10
 8005c0c:	9303      	str	r3, [sp, #12]
 8005c0e:	2a6f      	cmp	r2, #111	; 0x6f
 8005c10:	d117      	bne.n	8005c42 <_printf_i+0xfa>
 8005c12:	2708      	movs	r7, #8
 8005c14:	e015      	b.n	8005c42 <_printf_i+0xfa>
 8005c16:	3145      	adds	r1, #69	; 0x45
 8005c18:	700a      	strb	r2, [r1, #0]
 8005c1a:	4a52      	ldr	r2, [pc, #328]	; (8005d64 <_printf_i+0x21c>)
 8005c1c:	9203      	str	r2, [sp, #12]
 8005c1e:	681a      	ldr	r2, [r3, #0]
 8005c20:	6821      	ldr	r1, [r4, #0]
 8005c22:	ca20      	ldmia	r2!, {r5}
 8005c24:	601a      	str	r2, [r3, #0]
 8005c26:	0608      	lsls	r0, r1, #24
 8005c28:	d550      	bpl.n	8005ccc <_printf_i+0x184>
 8005c2a:	07cb      	lsls	r3, r1, #31
 8005c2c:	d502      	bpl.n	8005c34 <_printf_i+0xec>
 8005c2e:	2320      	movs	r3, #32
 8005c30:	4319      	orrs	r1, r3
 8005c32:	6021      	str	r1, [r4, #0]
 8005c34:	2710      	movs	r7, #16
 8005c36:	2d00      	cmp	r5, #0
 8005c38:	d103      	bne.n	8005c42 <_printf_i+0xfa>
 8005c3a:	2320      	movs	r3, #32
 8005c3c:	6822      	ldr	r2, [r4, #0]
 8005c3e:	439a      	bics	r2, r3
 8005c40:	6022      	str	r2, [r4, #0]
 8005c42:	0023      	movs	r3, r4
 8005c44:	2200      	movs	r2, #0
 8005c46:	3343      	adds	r3, #67	; 0x43
 8005c48:	701a      	strb	r2, [r3, #0]
 8005c4a:	6863      	ldr	r3, [r4, #4]
 8005c4c:	60a3      	str	r3, [r4, #8]
 8005c4e:	2b00      	cmp	r3, #0
 8005c50:	db03      	blt.n	8005c5a <_printf_i+0x112>
 8005c52:	2204      	movs	r2, #4
 8005c54:	6821      	ldr	r1, [r4, #0]
 8005c56:	4391      	bics	r1, r2
 8005c58:	6021      	str	r1, [r4, #0]
 8005c5a:	2d00      	cmp	r5, #0
 8005c5c:	d102      	bne.n	8005c64 <_printf_i+0x11c>
 8005c5e:	9e04      	ldr	r6, [sp, #16]
 8005c60:	2b00      	cmp	r3, #0
 8005c62:	d00c      	beq.n	8005c7e <_printf_i+0x136>
 8005c64:	9e04      	ldr	r6, [sp, #16]
 8005c66:	0028      	movs	r0, r5
 8005c68:	0039      	movs	r1, r7
 8005c6a:	f7fa fae5 	bl	8000238 <__aeabi_uidivmod>
 8005c6e:	9b03      	ldr	r3, [sp, #12]
 8005c70:	3e01      	subs	r6, #1
 8005c72:	5c5b      	ldrb	r3, [r3, r1]
 8005c74:	7033      	strb	r3, [r6, #0]
 8005c76:	002b      	movs	r3, r5
 8005c78:	0005      	movs	r5, r0
 8005c7a:	429f      	cmp	r7, r3
 8005c7c:	d9f3      	bls.n	8005c66 <_printf_i+0x11e>
 8005c7e:	2f08      	cmp	r7, #8
 8005c80:	d109      	bne.n	8005c96 <_printf_i+0x14e>
 8005c82:	6823      	ldr	r3, [r4, #0]
 8005c84:	07db      	lsls	r3, r3, #31
 8005c86:	d506      	bpl.n	8005c96 <_printf_i+0x14e>
 8005c88:	6863      	ldr	r3, [r4, #4]
 8005c8a:	6922      	ldr	r2, [r4, #16]
 8005c8c:	4293      	cmp	r3, r2
 8005c8e:	dc02      	bgt.n	8005c96 <_printf_i+0x14e>
 8005c90:	2330      	movs	r3, #48	; 0x30
 8005c92:	3e01      	subs	r6, #1
 8005c94:	7033      	strb	r3, [r6, #0]
 8005c96:	9b04      	ldr	r3, [sp, #16]
 8005c98:	1b9b      	subs	r3, r3, r6
 8005c9a:	6123      	str	r3, [r4, #16]
 8005c9c:	9b07      	ldr	r3, [sp, #28]
 8005c9e:	0021      	movs	r1, r4
 8005ca0:	9300      	str	r3, [sp, #0]
 8005ca2:	9805      	ldr	r0, [sp, #20]
 8005ca4:	9b06      	ldr	r3, [sp, #24]
 8005ca6:	aa09      	add	r2, sp, #36	; 0x24
 8005ca8:	f7ff fede 	bl	8005a68 <_printf_common>
 8005cac:	1c43      	adds	r3, r0, #1
 8005cae:	d135      	bne.n	8005d1c <_printf_i+0x1d4>
 8005cb0:	2001      	movs	r0, #1
 8005cb2:	4240      	negs	r0, r0
 8005cb4:	b00b      	add	sp, #44	; 0x2c
 8005cb6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005cb8:	2220      	movs	r2, #32
 8005cba:	6809      	ldr	r1, [r1, #0]
 8005cbc:	430a      	orrs	r2, r1
 8005cbe:	6022      	str	r2, [r4, #0]
 8005cc0:	0022      	movs	r2, r4
 8005cc2:	2178      	movs	r1, #120	; 0x78
 8005cc4:	3245      	adds	r2, #69	; 0x45
 8005cc6:	7011      	strb	r1, [r2, #0]
 8005cc8:	4a27      	ldr	r2, [pc, #156]	; (8005d68 <_printf_i+0x220>)
 8005cca:	e7a7      	b.n	8005c1c <_printf_i+0xd4>
 8005ccc:	0648      	lsls	r0, r1, #25
 8005cce:	d5ac      	bpl.n	8005c2a <_printf_i+0xe2>
 8005cd0:	b2ad      	uxth	r5, r5
 8005cd2:	e7aa      	b.n	8005c2a <_printf_i+0xe2>
 8005cd4:	681a      	ldr	r2, [r3, #0]
 8005cd6:	680d      	ldr	r5, [r1, #0]
 8005cd8:	1d10      	adds	r0, r2, #4
 8005cda:	6949      	ldr	r1, [r1, #20]
 8005cdc:	6018      	str	r0, [r3, #0]
 8005cde:	6813      	ldr	r3, [r2, #0]
 8005ce0:	062e      	lsls	r6, r5, #24
 8005ce2:	d501      	bpl.n	8005ce8 <_printf_i+0x1a0>
 8005ce4:	6019      	str	r1, [r3, #0]
 8005ce6:	e002      	b.n	8005cee <_printf_i+0x1a6>
 8005ce8:	066d      	lsls	r5, r5, #25
 8005cea:	d5fb      	bpl.n	8005ce4 <_printf_i+0x19c>
 8005cec:	8019      	strh	r1, [r3, #0]
 8005cee:	2300      	movs	r3, #0
 8005cf0:	9e04      	ldr	r6, [sp, #16]
 8005cf2:	6123      	str	r3, [r4, #16]
 8005cf4:	e7d2      	b.n	8005c9c <_printf_i+0x154>
 8005cf6:	681a      	ldr	r2, [r3, #0]
 8005cf8:	1d11      	adds	r1, r2, #4
 8005cfa:	6019      	str	r1, [r3, #0]
 8005cfc:	6816      	ldr	r6, [r2, #0]
 8005cfe:	2100      	movs	r1, #0
 8005d00:	0030      	movs	r0, r6
 8005d02:	6862      	ldr	r2, [r4, #4]
 8005d04:	f000 f832 	bl	8005d6c <memchr>
 8005d08:	2800      	cmp	r0, #0
 8005d0a:	d001      	beq.n	8005d10 <_printf_i+0x1c8>
 8005d0c:	1b80      	subs	r0, r0, r6
 8005d0e:	6060      	str	r0, [r4, #4]
 8005d10:	6863      	ldr	r3, [r4, #4]
 8005d12:	6123      	str	r3, [r4, #16]
 8005d14:	2300      	movs	r3, #0
 8005d16:	9a04      	ldr	r2, [sp, #16]
 8005d18:	7013      	strb	r3, [r2, #0]
 8005d1a:	e7bf      	b.n	8005c9c <_printf_i+0x154>
 8005d1c:	6923      	ldr	r3, [r4, #16]
 8005d1e:	0032      	movs	r2, r6
 8005d20:	9906      	ldr	r1, [sp, #24]
 8005d22:	9805      	ldr	r0, [sp, #20]
 8005d24:	9d07      	ldr	r5, [sp, #28]
 8005d26:	47a8      	blx	r5
 8005d28:	1c43      	adds	r3, r0, #1
 8005d2a:	d0c1      	beq.n	8005cb0 <_printf_i+0x168>
 8005d2c:	6823      	ldr	r3, [r4, #0]
 8005d2e:	079b      	lsls	r3, r3, #30
 8005d30:	d415      	bmi.n	8005d5e <_printf_i+0x216>
 8005d32:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005d34:	68e0      	ldr	r0, [r4, #12]
 8005d36:	4298      	cmp	r0, r3
 8005d38:	dabc      	bge.n	8005cb4 <_printf_i+0x16c>
 8005d3a:	0018      	movs	r0, r3
 8005d3c:	e7ba      	b.n	8005cb4 <_printf_i+0x16c>
 8005d3e:	0022      	movs	r2, r4
 8005d40:	2301      	movs	r3, #1
 8005d42:	9906      	ldr	r1, [sp, #24]
 8005d44:	9805      	ldr	r0, [sp, #20]
 8005d46:	9e07      	ldr	r6, [sp, #28]
 8005d48:	3219      	adds	r2, #25
 8005d4a:	47b0      	blx	r6
 8005d4c:	1c43      	adds	r3, r0, #1
 8005d4e:	d0af      	beq.n	8005cb0 <_printf_i+0x168>
 8005d50:	3501      	adds	r5, #1
 8005d52:	68e3      	ldr	r3, [r4, #12]
 8005d54:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005d56:	1a9b      	subs	r3, r3, r2
 8005d58:	42ab      	cmp	r3, r5
 8005d5a:	dcf0      	bgt.n	8005d3e <_printf_i+0x1f6>
 8005d5c:	e7e9      	b.n	8005d32 <_printf_i+0x1ea>
 8005d5e:	2500      	movs	r5, #0
 8005d60:	e7f7      	b.n	8005d52 <_printf_i+0x20a>
 8005d62:	46c0      	nop			; (mov r8, r8)
 8005d64:	080060bd 	.word	0x080060bd
 8005d68:	080060ce 	.word	0x080060ce

08005d6c <memchr>:
 8005d6c:	b2c9      	uxtb	r1, r1
 8005d6e:	1882      	adds	r2, r0, r2
 8005d70:	4290      	cmp	r0, r2
 8005d72:	d101      	bne.n	8005d78 <memchr+0xc>
 8005d74:	2000      	movs	r0, #0
 8005d76:	4770      	bx	lr
 8005d78:	7803      	ldrb	r3, [r0, #0]
 8005d7a:	428b      	cmp	r3, r1
 8005d7c:	d0fb      	beq.n	8005d76 <memchr+0xa>
 8005d7e:	3001      	adds	r0, #1
 8005d80:	e7f6      	b.n	8005d70 <memchr+0x4>

08005d82 <memmove>:
 8005d82:	b510      	push	{r4, lr}
 8005d84:	4288      	cmp	r0, r1
 8005d86:	d902      	bls.n	8005d8e <memmove+0xc>
 8005d88:	188b      	adds	r3, r1, r2
 8005d8a:	4298      	cmp	r0, r3
 8005d8c:	d303      	bcc.n	8005d96 <memmove+0x14>
 8005d8e:	2300      	movs	r3, #0
 8005d90:	e007      	b.n	8005da2 <memmove+0x20>
 8005d92:	5c8b      	ldrb	r3, [r1, r2]
 8005d94:	5483      	strb	r3, [r0, r2]
 8005d96:	3a01      	subs	r2, #1
 8005d98:	d2fb      	bcs.n	8005d92 <memmove+0x10>
 8005d9a:	bd10      	pop	{r4, pc}
 8005d9c:	5ccc      	ldrb	r4, [r1, r3]
 8005d9e:	54c4      	strb	r4, [r0, r3]
 8005da0:	3301      	adds	r3, #1
 8005da2:	429a      	cmp	r2, r3
 8005da4:	d1fa      	bne.n	8005d9c <memmove+0x1a>
 8005da6:	e7f8      	b.n	8005d9a <memmove+0x18>

08005da8 <_free_r>:
 8005da8:	b570      	push	{r4, r5, r6, lr}
 8005daa:	0005      	movs	r5, r0
 8005dac:	2900      	cmp	r1, #0
 8005dae:	d010      	beq.n	8005dd2 <_free_r+0x2a>
 8005db0:	1f0c      	subs	r4, r1, #4
 8005db2:	6823      	ldr	r3, [r4, #0]
 8005db4:	2b00      	cmp	r3, #0
 8005db6:	da00      	bge.n	8005dba <_free_r+0x12>
 8005db8:	18e4      	adds	r4, r4, r3
 8005dba:	0028      	movs	r0, r5
 8005dbc:	f000 f8d4 	bl	8005f68 <__malloc_lock>
 8005dc0:	4a1d      	ldr	r2, [pc, #116]	; (8005e38 <_free_r+0x90>)
 8005dc2:	6813      	ldr	r3, [r2, #0]
 8005dc4:	2b00      	cmp	r3, #0
 8005dc6:	d105      	bne.n	8005dd4 <_free_r+0x2c>
 8005dc8:	6063      	str	r3, [r4, #4]
 8005dca:	6014      	str	r4, [r2, #0]
 8005dcc:	0028      	movs	r0, r5
 8005dce:	f000 f8d3 	bl	8005f78 <__malloc_unlock>
 8005dd2:	bd70      	pop	{r4, r5, r6, pc}
 8005dd4:	42a3      	cmp	r3, r4
 8005dd6:	d908      	bls.n	8005dea <_free_r+0x42>
 8005dd8:	6821      	ldr	r1, [r4, #0]
 8005dda:	1860      	adds	r0, r4, r1
 8005ddc:	4283      	cmp	r3, r0
 8005dde:	d1f3      	bne.n	8005dc8 <_free_r+0x20>
 8005de0:	6818      	ldr	r0, [r3, #0]
 8005de2:	685b      	ldr	r3, [r3, #4]
 8005de4:	1841      	adds	r1, r0, r1
 8005de6:	6021      	str	r1, [r4, #0]
 8005de8:	e7ee      	b.n	8005dc8 <_free_r+0x20>
 8005dea:	001a      	movs	r2, r3
 8005dec:	685b      	ldr	r3, [r3, #4]
 8005dee:	2b00      	cmp	r3, #0
 8005df0:	d001      	beq.n	8005df6 <_free_r+0x4e>
 8005df2:	42a3      	cmp	r3, r4
 8005df4:	d9f9      	bls.n	8005dea <_free_r+0x42>
 8005df6:	6811      	ldr	r1, [r2, #0]
 8005df8:	1850      	adds	r0, r2, r1
 8005dfa:	42a0      	cmp	r0, r4
 8005dfc:	d10b      	bne.n	8005e16 <_free_r+0x6e>
 8005dfe:	6820      	ldr	r0, [r4, #0]
 8005e00:	1809      	adds	r1, r1, r0
 8005e02:	1850      	adds	r0, r2, r1
 8005e04:	6011      	str	r1, [r2, #0]
 8005e06:	4283      	cmp	r3, r0
 8005e08:	d1e0      	bne.n	8005dcc <_free_r+0x24>
 8005e0a:	6818      	ldr	r0, [r3, #0]
 8005e0c:	685b      	ldr	r3, [r3, #4]
 8005e0e:	1841      	adds	r1, r0, r1
 8005e10:	6011      	str	r1, [r2, #0]
 8005e12:	6053      	str	r3, [r2, #4]
 8005e14:	e7da      	b.n	8005dcc <_free_r+0x24>
 8005e16:	42a0      	cmp	r0, r4
 8005e18:	d902      	bls.n	8005e20 <_free_r+0x78>
 8005e1a:	230c      	movs	r3, #12
 8005e1c:	602b      	str	r3, [r5, #0]
 8005e1e:	e7d5      	b.n	8005dcc <_free_r+0x24>
 8005e20:	6821      	ldr	r1, [r4, #0]
 8005e22:	1860      	adds	r0, r4, r1
 8005e24:	4283      	cmp	r3, r0
 8005e26:	d103      	bne.n	8005e30 <_free_r+0x88>
 8005e28:	6818      	ldr	r0, [r3, #0]
 8005e2a:	685b      	ldr	r3, [r3, #4]
 8005e2c:	1841      	adds	r1, r0, r1
 8005e2e:	6021      	str	r1, [r4, #0]
 8005e30:	6063      	str	r3, [r4, #4]
 8005e32:	6054      	str	r4, [r2, #4]
 8005e34:	e7ca      	b.n	8005dcc <_free_r+0x24>
 8005e36:	46c0      	nop			; (mov r8, r8)
 8005e38:	20000560 	.word	0x20000560

08005e3c <_malloc_r>:
 8005e3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005e3e:	2303      	movs	r3, #3
 8005e40:	1ccd      	adds	r5, r1, #3
 8005e42:	439d      	bics	r5, r3
 8005e44:	3508      	adds	r5, #8
 8005e46:	0006      	movs	r6, r0
 8005e48:	2d0c      	cmp	r5, #12
 8005e4a:	d21f      	bcs.n	8005e8c <_malloc_r+0x50>
 8005e4c:	250c      	movs	r5, #12
 8005e4e:	42a9      	cmp	r1, r5
 8005e50:	d81e      	bhi.n	8005e90 <_malloc_r+0x54>
 8005e52:	0030      	movs	r0, r6
 8005e54:	f000 f888 	bl	8005f68 <__malloc_lock>
 8005e58:	4925      	ldr	r1, [pc, #148]	; (8005ef0 <_malloc_r+0xb4>)
 8005e5a:	680a      	ldr	r2, [r1, #0]
 8005e5c:	0014      	movs	r4, r2
 8005e5e:	2c00      	cmp	r4, #0
 8005e60:	d11a      	bne.n	8005e98 <_malloc_r+0x5c>
 8005e62:	4f24      	ldr	r7, [pc, #144]	; (8005ef4 <_malloc_r+0xb8>)
 8005e64:	683b      	ldr	r3, [r7, #0]
 8005e66:	2b00      	cmp	r3, #0
 8005e68:	d104      	bne.n	8005e74 <_malloc_r+0x38>
 8005e6a:	0021      	movs	r1, r4
 8005e6c:	0030      	movs	r0, r6
 8005e6e:	f000 f869 	bl	8005f44 <_sbrk_r>
 8005e72:	6038      	str	r0, [r7, #0]
 8005e74:	0029      	movs	r1, r5
 8005e76:	0030      	movs	r0, r6
 8005e78:	f000 f864 	bl	8005f44 <_sbrk_r>
 8005e7c:	1c43      	adds	r3, r0, #1
 8005e7e:	d12b      	bne.n	8005ed8 <_malloc_r+0x9c>
 8005e80:	230c      	movs	r3, #12
 8005e82:	0030      	movs	r0, r6
 8005e84:	6033      	str	r3, [r6, #0]
 8005e86:	f000 f877 	bl	8005f78 <__malloc_unlock>
 8005e8a:	e003      	b.n	8005e94 <_malloc_r+0x58>
 8005e8c:	2d00      	cmp	r5, #0
 8005e8e:	dade      	bge.n	8005e4e <_malloc_r+0x12>
 8005e90:	230c      	movs	r3, #12
 8005e92:	6033      	str	r3, [r6, #0]
 8005e94:	2000      	movs	r0, #0
 8005e96:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005e98:	6823      	ldr	r3, [r4, #0]
 8005e9a:	1b5b      	subs	r3, r3, r5
 8005e9c:	d419      	bmi.n	8005ed2 <_malloc_r+0x96>
 8005e9e:	2b0b      	cmp	r3, #11
 8005ea0:	d903      	bls.n	8005eaa <_malloc_r+0x6e>
 8005ea2:	6023      	str	r3, [r4, #0]
 8005ea4:	18e4      	adds	r4, r4, r3
 8005ea6:	6025      	str	r5, [r4, #0]
 8005ea8:	e003      	b.n	8005eb2 <_malloc_r+0x76>
 8005eaa:	6863      	ldr	r3, [r4, #4]
 8005eac:	42a2      	cmp	r2, r4
 8005eae:	d10e      	bne.n	8005ece <_malloc_r+0x92>
 8005eb0:	600b      	str	r3, [r1, #0]
 8005eb2:	0030      	movs	r0, r6
 8005eb4:	f000 f860 	bl	8005f78 <__malloc_unlock>
 8005eb8:	0020      	movs	r0, r4
 8005eba:	2207      	movs	r2, #7
 8005ebc:	300b      	adds	r0, #11
 8005ebe:	1d23      	adds	r3, r4, #4
 8005ec0:	4390      	bics	r0, r2
 8005ec2:	1ac2      	subs	r2, r0, r3
 8005ec4:	4298      	cmp	r0, r3
 8005ec6:	d0e6      	beq.n	8005e96 <_malloc_r+0x5a>
 8005ec8:	1a1b      	subs	r3, r3, r0
 8005eca:	50a3      	str	r3, [r4, r2]
 8005ecc:	e7e3      	b.n	8005e96 <_malloc_r+0x5a>
 8005ece:	6053      	str	r3, [r2, #4]
 8005ed0:	e7ef      	b.n	8005eb2 <_malloc_r+0x76>
 8005ed2:	0022      	movs	r2, r4
 8005ed4:	6864      	ldr	r4, [r4, #4]
 8005ed6:	e7c2      	b.n	8005e5e <_malloc_r+0x22>
 8005ed8:	2303      	movs	r3, #3
 8005eda:	1cc4      	adds	r4, r0, #3
 8005edc:	439c      	bics	r4, r3
 8005ede:	42a0      	cmp	r0, r4
 8005ee0:	d0e1      	beq.n	8005ea6 <_malloc_r+0x6a>
 8005ee2:	1a21      	subs	r1, r4, r0
 8005ee4:	0030      	movs	r0, r6
 8005ee6:	f000 f82d 	bl	8005f44 <_sbrk_r>
 8005eea:	1c43      	adds	r3, r0, #1
 8005eec:	d1db      	bne.n	8005ea6 <_malloc_r+0x6a>
 8005eee:	e7c7      	b.n	8005e80 <_malloc_r+0x44>
 8005ef0:	20000560 	.word	0x20000560
 8005ef4:	20000564 	.word	0x20000564

08005ef8 <_realloc_r>:
 8005ef8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005efa:	0007      	movs	r7, r0
 8005efc:	000d      	movs	r5, r1
 8005efe:	0016      	movs	r6, r2
 8005f00:	2900      	cmp	r1, #0
 8005f02:	d105      	bne.n	8005f10 <_realloc_r+0x18>
 8005f04:	0011      	movs	r1, r2
 8005f06:	f7ff ff99 	bl	8005e3c <_malloc_r>
 8005f0a:	0004      	movs	r4, r0
 8005f0c:	0020      	movs	r0, r4
 8005f0e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005f10:	2a00      	cmp	r2, #0
 8005f12:	d103      	bne.n	8005f1c <_realloc_r+0x24>
 8005f14:	f7ff ff48 	bl	8005da8 <_free_r>
 8005f18:	0034      	movs	r4, r6
 8005f1a:	e7f7      	b.n	8005f0c <_realloc_r+0x14>
 8005f1c:	f000 f834 	bl	8005f88 <_malloc_usable_size_r>
 8005f20:	002c      	movs	r4, r5
 8005f22:	42b0      	cmp	r0, r6
 8005f24:	d2f2      	bcs.n	8005f0c <_realloc_r+0x14>
 8005f26:	0031      	movs	r1, r6
 8005f28:	0038      	movs	r0, r7
 8005f2a:	f7ff ff87 	bl	8005e3c <_malloc_r>
 8005f2e:	1e04      	subs	r4, r0, #0
 8005f30:	d0ec      	beq.n	8005f0c <_realloc_r+0x14>
 8005f32:	0029      	movs	r1, r5
 8005f34:	0032      	movs	r2, r6
 8005f36:	f7ff fc03 	bl	8005740 <memcpy>
 8005f3a:	0029      	movs	r1, r5
 8005f3c:	0038      	movs	r0, r7
 8005f3e:	f7ff ff33 	bl	8005da8 <_free_r>
 8005f42:	e7e3      	b.n	8005f0c <_realloc_r+0x14>

08005f44 <_sbrk_r>:
 8005f44:	2300      	movs	r3, #0
 8005f46:	b570      	push	{r4, r5, r6, lr}
 8005f48:	4d06      	ldr	r5, [pc, #24]	; (8005f64 <_sbrk_r+0x20>)
 8005f4a:	0004      	movs	r4, r0
 8005f4c:	0008      	movs	r0, r1
 8005f4e:	602b      	str	r3, [r5, #0]
 8005f50:	f7fc f838 	bl	8001fc4 <_sbrk>
 8005f54:	1c43      	adds	r3, r0, #1
 8005f56:	d103      	bne.n	8005f60 <_sbrk_r+0x1c>
 8005f58:	682b      	ldr	r3, [r5, #0]
 8005f5a:	2b00      	cmp	r3, #0
 8005f5c:	d000      	beq.n	8005f60 <_sbrk_r+0x1c>
 8005f5e:	6023      	str	r3, [r4, #0]
 8005f60:	bd70      	pop	{r4, r5, r6, pc}
 8005f62:	46c0      	nop			; (mov r8, r8)
 8005f64:	20000754 	.word	0x20000754

08005f68 <__malloc_lock>:
 8005f68:	b510      	push	{r4, lr}
 8005f6a:	4802      	ldr	r0, [pc, #8]	; (8005f74 <__malloc_lock+0xc>)
 8005f6c:	f000 f814 	bl	8005f98 <__retarget_lock_acquire_recursive>
 8005f70:	bd10      	pop	{r4, pc}
 8005f72:	46c0      	nop			; (mov r8, r8)
 8005f74:	2000075c 	.word	0x2000075c

08005f78 <__malloc_unlock>:
 8005f78:	b510      	push	{r4, lr}
 8005f7a:	4802      	ldr	r0, [pc, #8]	; (8005f84 <__malloc_unlock+0xc>)
 8005f7c:	f000 f80d 	bl	8005f9a <__retarget_lock_release_recursive>
 8005f80:	bd10      	pop	{r4, pc}
 8005f82:	46c0      	nop			; (mov r8, r8)
 8005f84:	2000075c 	.word	0x2000075c

08005f88 <_malloc_usable_size_r>:
 8005f88:	1f0b      	subs	r3, r1, #4
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	1f18      	subs	r0, r3, #4
 8005f8e:	2b00      	cmp	r3, #0
 8005f90:	da01      	bge.n	8005f96 <_malloc_usable_size_r+0xe>
 8005f92:	580b      	ldr	r3, [r1, r0]
 8005f94:	18c0      	adds	r0, r0, r3
 8005f96:	4770      	bx	lr

08005f98 <__retarget_lock_acquire_recursive>:
 8005f98:	4770      	bx	lr

08005f9a <__retarget_lock_release_recursive>:
 8005f9a:	4770      	bx	lr

08005f9c <_init>:
 8005f9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005f9e:	46c0      	nop			; (mov r8, r8)
 8005fa0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005fa2:	bc08      	pop	{r3}
 8005fa4:	469e      	mov	lr, r3
 8005fa6:	4770      	bx	lr

08005fa8 <_fini>:
 8005fa8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005faa:	46c0      	nop			; (mov r8, r8)
 8005fac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005fae:	bc08      	pop	{r3}
 8005fb0:	469e      	mov	lr, r3
 8005fb2:	4770      	bx	lr
