sorted 0
sorted 0
sorted 0
sorted 0
sorted 0
5.615670
instruction cache misses l1

  l1 cache instruction misses                                49120000

