-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
-- Date        : Wed Mar 22 12:05:16 2023
-- Host        : ws-dsmirnov running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim
--               D:/fpga_projects/xilinx/nexys_sdcard/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ip/microblaze_top_axi_sd_0_0/microblaze_top_axi_sd_0_0_sim_netlist.vhdl
-- Design      : microblaze_top_axi_sd_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a100tcsg324-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_top_axi_sd_0_0_bistable_domain_cross is
  port (
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    argument_reg : in STD_LOGIC_VECTOR ( 31 downto 0 );
    CLK : in STD_LOGIC;
    rst_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_top_axi_sd_0_0_bistable_domain_cross : entity is "bistable_domain_cross";
end microblaze_top_axi_sd_0_0_bistable_domain_cross;

architecture STRUCTURE of microblaze_top_axi_sd_0_0_bistable_domain_cross is
  signal \sync_clk_b_reg[0]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
begin
\sync_clk_b_reg[0][0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => argument_reg(0),
      Q => \sync_clk_b_reg[0]\(0)
    );
\sync_clk_b_reg[0][10]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => argument_reg(10),
      Q => \sync_clk_b_reg[0]\(10)
    );
\sync_clk_b_reg[0][11]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => argument_reg(11),
      Q => \sync_clk_b_reg[0]\(11)
    );
\sync_clk_b_reg[0][12]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => argument_reg(12),
      Q => \sync_clk_b_reg[0]\(12)
    );
\sync_clk_b_reg[0][13]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => argument_reg(13),
      Q => \sync_clk_b_reg[0]\(13)
    );
\sync_clk_b_reg[0][14]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => argument_reg(14),
      Q => \sync_clk_b_reg[0]\(14)
    );
\sync_clk_b_reg[0][15]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => argument_reg(15),
      Q => \sync_clk_b_reg[0]\(15)
    );
\sync_clk_b_reg[0][16]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => argument_reg(16),
      Q => \sync_clk_b_reg[0]\(16)
    );
\sync_clk_b_reg[0][17]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => argument_reg(17),
      Q => \sync_clk_b_reg[0]\(17)
    );
\sync_clk_b_reg[0][18]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => argument_reg(18),
      Q => \sync_clk_b_reg[0]\(18)
    );
\sync_clk_b_reg[0][19]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => argument_reg(19),
      Q => \sync_clk_b_reg[0]\(19)
    );
\sync_clk_b_reg[0][1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => argument_reg(1),
      Q => \sync_clk_b_reg[0]\(1)
    );
\sync_clk_b_reg[0][20]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => argument_reg(20),
      Q => \sync_clk_b_reg[0]\(20)
    );
\sync_clk_b_reg[0][21]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => argument_reg(21),
      Q => \sync_clk_b_reg[0]\(21)
    );
\sync_clk_b_reg[0][22]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => argument_reg(22),
      Q => \sync_clk_b_reg[0]\(22)
    );
\sync_clk_b_reg[0][23]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => argument_reg(23),
      Q => \sync_clk_b_reg[0]\(23)
    );
\sync_clk_b_reg[0][24]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => argument_reg(24),
      Q => \sync_clk_b_reg[0]\(24)
    );
\sync_clk_b_reg[0][25]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => argument_reg(25),
      Q => \sync_clk_b_reg[0]\(25)
    );
\sync_clk_b_reg[0][26]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => argument_reg(26),
      Q => \sync_clk_b_reg[0]\(26)
    );
\sync_clk_b_reg[0][27]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => argument_reg(27),
      Q => \sync_clk_b_reg[0]\(27)
    );
\sync_clk_b_reg[0][28]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => argument_reg(28),
      Q => \sync_clk_b_reg[0]\(28)
    );
\sync_clk_b_reg[0][29]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => argument_reg(29),
      Q => \sync_clk_b_reg[0]\(29)
    );
\sync_clk_b_reg[0][2]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => argument_reg(2),
      Q => \sync_clk_b_reg[0]\(2)
    );
\sync_clk_b_reg[0][30]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => argument_reg(30),
      Q => \sync_clk_b_reg[0]\(30)
    );
\sync_clk_b_reg[0][31]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => argument_reg(31),
      Q => \sync_clk_b_reg[0]\(31)
    );
\sync_clk_b_reg[0][3]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => argument_reg(3),
      Q => \sync_clk_b_reg[0]\(3)
    );
\sync_clk_b_reg[0][4]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => argument_reg(4),
      Q => \sync_clk_b_reg[0]\(4)
    );
\sync_clk_b_reg[0][5]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => argument_reg(5),
      Q => \sync_clk_b_reg[0]\(5)
    );
\sync_clk_b_reg[0][6]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => argument_reg(6),
      Q => \sync_clk_b_reg[0]\(6)
    );
\sync_clk_b_reg[0][7]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => argument_reg(7),
      Q => \sync_clk_b_reg[0]\(7)
    );
\sync_clk_b_reg[0][8]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => argument_reg(8),
      Q => \sync_clk_b_reg[0]\(8)
    );
\sync_clk_b_reg[0][9]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => argument_reg(9),
      Q => \sync_clk_b_reg[0]\(9)
    );
\sync_clk_b_reg[1][0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg[0]\(0),
      Q => Q(0)
    );
\sync_clk_b_reg[1][10]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg[0]\(10),
      Q => Q(10)
    );
\sync_clk_b_reg[1][11]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg[0]\(11),
      Q => Q(11)
    );
\sync_clk_b_reg[1][12]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg[0]\(12),
      Q => Q(12)
    );
\sync_clk_b_reg[1][13]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg[0]\(13),
      Q => Q(13)
    );
\sync_clk_b_reg[1][14]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg[0]\(14),
      Q => Q(14)
    );
\sync_clk_b_reg[1][15]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg[0]\(15),
      Q => Q(15)
    );
\sync_clk_b_reg[1][16]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg[0]\(16),
      Q => Q(16)
    );
\sync_clk_b_reg[1][17]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg[0]\(17),
      Q => Q(17)
    );
\sync_clk_b_reg[1][18]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg[0]\(18),
      Q => Q(18)
    );
\sync_clk_b_reg[1][19]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg[0]\(19),
      Q => Q(19)
    );
\sync_clk_b_reg[1][1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg[0]\(1),
      Q => Q(1)
    );
\sync_clk_b_reg[1][20]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg[0]\(20),
      Q => Q(20)
    );
\sync_clk_b_reg[1][21]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg[0]\(21),
      Q => Q(21)
    );
\sync_clk_b_reg[1][22]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg[0]\(22),
      Q => Q(22)
    );
\sync_clk_b_reg[1][23]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg[0]\(23),
      Q => Q(23)
    );
\sync_clk_b_reg[1][24]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg[0]\(24),
      Q => Q(24)
    );
\sync_clk_b_reg[1][25]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg[0]\(25),
      Q => Q(25)
    );
\sync_clk_b_reg[1][26]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg[0]\(26),
      Q => Q(26)
    );
\sync_clk_b_reg[1][27]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg[0]\(27),
      Q => Q(27)
    );
\sync_clk_b_reg[1][28]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg[0]\(28),
      Q => Q(28)
    );
\sync_clk_b_reg[1][29]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg[0]\(29),
      Q => Q(29)
    );
\sync_clk_b_reg[1][2]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg[0]\(2),
      Q => Q(2)
    );
\sync_clk_b_reg[1][30]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg[0]\(30),
      Q => Q(30)
    );
\sync_clk_b_reg[1][31]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg[0]\(31),
      Q => Q(31)
    );
\sync_clk_b_reg[1][3]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg[0]\(3),
      Q => Q(3)
    );
\sync_clk_b_reg[1][4]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg[0]\(4),
      Q => Q(4)
    );
\sync_clk_b_reg[1][5]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg[0]\(5),
      Q => Q(5)
    );
\sync_clk_b_reg[1][6]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg[0]\(6),
      Q => Q(6)
    );
\sync_clk_b_reg[1][7]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg[0]\(7),
      Q => Q(7)
    );
\sync_clk_b_reg[1][8]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg[0]\(8),
      Q => Q(8)
    );
\sync_clk_b_reg[1][9]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg[0]\(9),
      Q => Q(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_top_axi_sd_0_0_bistable_domain_cross_6 is
  port (
    response_0_reg : out STD_LOGIC_VECTOR ( 31 downto 0 );
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    clk_i : in STD_LOGIC;
    rst_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_top_axi_sd_0_0_bistable_domain_cross_6 : entity is "bistable_domain_cross";
end microblaze_top_axi_sd_0_0_bistable_domain_cross_6;

architecture STRUCTURE of microblaze_top_axi_sd_0_0_bistable_domain_cross_6 is
  signal \sync_clk_b_reg_n_0_[0][0]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][10]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][11]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][12]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][13]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][14]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][15]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][16]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][17]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][18]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][19]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][1]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][20]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][21]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][22]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][23]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][24]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][25]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][26]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][27]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][28]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][29]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][2]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][30]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][31]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][3]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][4]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][5]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][6]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][7]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][8]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][9]\ : STD_LOGIC;
begin
\sync_clk_b_reg[0][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => D(0),
      Q => \sync_clk_b_reg_n_0_[0][0]\
    );
\sync_clk_b_reg[0][10]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => D(10),
      Q => \sync_clk_b_reg_n_0_[0][10]\
    );
\sync_clk_b_reg[0][11]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => D(11),
      Q => \sync_clk_b_reg_n_0_[0][11]\
    );
\sync_clk_b_reg[0][12]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => D(12),
      Q => \sync_clk_b_reg_n_0_[0][12]\
    );
\sync_clk_b_reg[0][13]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => D(13),
      Q => \sync_clk_b_reg_n_0_[0][13]\
    );
\sync_clk_b_reg[0][14]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => D(14),
      Q => \sync_clk_b_reg_n_0_[0][14]\
    );
\sync_clk_b_reg[0][15]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => D(15),
      Q => \sync_clk_b_reg_n_0_[0][15]\
    );
\sync_clk_b_reg[0][16]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => D(16),
      Q => \sync_clk_b_reg_n_0_[0][16]\
    );
\sync_clk_b_reg[0][17]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => D(17),
      Q => \sync_clk_b_reg_n_0_[0][17]\
    );
\sync_clk_b_reg[0][18]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => D(18),
      Q => \sync_clk_b_reg_n_0_[0][18]\
    );
\sync_clk_b_reg[0][19]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => D(19),
      Q => \sync_clk_b_reg_n_0_[0][19]\
    );
\sync_clk_b_reg[0][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => D(1),
      Q => \sync_clk_b_reg_n_0_[0][1]\
    );
\sync_clk_b_reg[0][20]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => D(20),
      Q => \sync_clk_b_reg_n_0_[0][20]\
    );
\sync_clk_b_reg[0][21]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => D(21),
      Q => \sync_clk_b_reg_n_0_[0][21]\
    );
\sync_clk_b_reg[0][22]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => D(22),
      Q => \sync_clk_b_reg_n_0_[0][22]\
    );
\sync_clk_b_reg[0][23]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => D(23),
      Q => \sync_clk_b_reg_n_0_[0][23]\
    );
\sync_clk_b_reg[0][24]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => D(24),
      Q => \sync_clk_b_reg_n_0_[0][24]\
    );
\sync_clk_b_reg[0][25]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => D(25),
      Q => \sync_clk_b_reg_n_0_[0][25]\
    );
\sync_clk_b_reg[0][26]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => D(26),
      Q => \sync_clk_b_reg_n_0_[0][26]\
    );
\sync_clk_b_reg[0][27]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => D(27),
      Q => \sync_clk_b_reg_n_0_[0][27]\
    );
\sync_clk_b_reg[0][28]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => D(28),
      Q => \sync_clk_b_reg_n_0_[0][28]\
    );
\sync_clk_b_reg[0][29]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => D(29),
      Q => \sync_clk_b_reg_n_0_[0][29]\
    );
\sync_clk_b_reg[0][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => D(2),
      Q => \sync_clk_b_reg_n_0_[0][2]\
    );
\sync_clk_b_reg[0][30]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => D(30),
      Q => \sync_clk_b_reg_n_0_[0][30]\
    );
\sync_clk_b_reg[0][31]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => D(31),
      Q => \sync_clk_b_reg_n_0_[0][31]\
    );
\sync_clk_b_reg[0][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => D(3),
      Q => \sync_clk_b_reg_n_0_[0][3]\
    );
\sync_clk_b_reg[0][4]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => D(4),
      Q => \sync_clk_b_reg_n_0_[0][4]\
    );
\sync_clk_b_reg[0][5]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => D(5),
      Q => \sync_clk_b_reg_n_0_[0][5]\
    );
\sync_clk_b_reg[0][6]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => D(6),
      Q => \sync_clk_b_reg_n_0_[0][6]\
    );
\sync_clk_b_reg[0][7]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => D(7),
      Q => \sync_clk_b_reg_n_0_[0][7]\
    );
\sync_clk_b_reg[0][8]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => D(8),
      Q => \sync_clk_b_reg_n_0_[0][8]\
    );
\sync_clk_b_reg[0][9]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => D(9),
      Q => \sync_clk_b_reg_n_0_[0][9]\
    );
\sync_clk_b_reg[1][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][0]\,
      Q => response_0_reg(0)
    );
\sync_clk_b_reg[1][10]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][10]\,
      Q => response_0_reg(10)
    );
\sync_clk_b_reg[1][11]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][11]\,
      Q => response_0_reg(11)
    );
\sync_clk_b_reg[1][12]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][12]\,
      Q => response_0_reg(12)
    );
\sync_clk_b_reg[1][13]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][13]\,
      Q => response_0_reg(13)
    );
\sync_clk_b_reg[1][14]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][14]\,
      Q => response_0_reg(14)
    );
\sync_clk_b_reg[1][15]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][15]\,
      Q => response_0_reg(15)
    );
\sync_clk_b_reg[1][16]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][16]\,
      Q => response_0_reg(16)
    );
\sync_clk_b_reg[1][17]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][17]\,
      Q => response_0_reg(17)
    );
\sync_clk_b_reg[1][18]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][18]\,
      Q => response_0_reg(18)
    );
\sync_clk_b_reg[1][19]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][19]\,
      Q => response_0_reg(19)
    );
\sync_clk_b_reg[1][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][1]\,
      Q => response_0_reg(1)
    );
\sync_clk_b_reg[1][20]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][20]\,
      Q => response_0_reg(20)
    );
\sync_clk_b_reg[1][21]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][21]\,
      Q => response_0_reg(21)
    );
\sync_clk_b_reg[1][22]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][22]\,
      Q => response_0_reg(22)
    );
\sync_clk_b_reg[1][23]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][23]\,
      Q => response_0_reg(23)
    );
\sync_clk_b_reg[1][24]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][24]\,
      Q => response_0_reg(24)
    );
\sync_clk_b_reg[1][25]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][25]\,
      Q => response_0_reg(25)
    );
\sync_clk_b_reg[1][26]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][26]\,
      Q => response_0_reg(26)
    );
\sync_clk_b_reg[1][27]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][27]\,
      Q => response_0_reg(27)
    );
\sync_clk_b_reg[1][28]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][28]\,
      Q => response_0_reg(28)
    );
\sync_clk_b_reg[1][29]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][29]\,
      Q => response_0_reg(29)
    );
\sync_clk_b_reg[1][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][2]\,
      Q => response_0_reg(2)
    );
\sync_clk_b_reg[1][30]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][30]\,
      Q => response_0_reg(30)
    );
\sync_clk_b_reg[1][31]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][31]\,
      Q => response_0_reg(31)
    );
\sync_clk_b_reg[1][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][3]\,
      Q => response_0_reg(3)
    );
\sync_clk_b_reg[1][4]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][4]\,
      Q => response_0_reg(4)
    );
\sync_clk_b_reg[1][5]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][5]\,
      Q => response_0_reg(5)
    );
\sync_clk_b_reg[1][6]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][6]\,
      Q => response_0_reg(6)
    );
\sync_clk_b_reg[1][7]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][7]\,
      Q => response_0_reg(7)
    );
\sync_clk_b_reg[1][8]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][8]\,
      Q => response_0_reg(8)
    );
\sync_clk_b_reg[1][9]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][9]\,
      Q => response_0_reg(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_top_axi_sd_0_0_bistable_domain_cross_7 is
  port (
    response_1_reg : out STD_LOGIC_VECTOR ( 31 downto 0 );
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    clk_i : in STD_LOGIC;
    rst_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_top_axi_sd_0_0_bistable_domain_cross_7 : entity is "bistable_domain_cross";
end microblaze_top_axi_sd_0_0_bistable_domain_cross_7;

architecture STRUCTURE of microblaze_top_axi_sd_0_0_bistable_domain_cross_7 is
  signal \sync_clk_b_reg_n_0_[0][0]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][10]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][11]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][12]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][13]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][14]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][15]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][16]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][17]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][18]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][19]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][1]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][20]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][21]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][22]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][23]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][24]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][25]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][26]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][27]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][28]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][29]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][2]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][30]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][31]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][3]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][4]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][5]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][6]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][7]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][8]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][9]\ : STD_LOGIC;
begin
\sync_clk_b_reg[0][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => D(0),
      Q => \sync_clk_b_reg_n_0_[0][0]\
    );
\sync_clk_b_reg[0][10]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => D(10),
      Q => \sync_clk_b_reg_n_0_[0][10]\
    );
\sync_clk_b_reg[0][11]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => D(11),
      Q => \sync_clk_b_reg_n_0_[0][11]\
    );
\sync_clk_b_reg[0][12]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => D(12),
      Q => \sync_clk_b_reg_n_0_[0][12]\
    );
\sync_clk_b_reg[0][13]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => D(13),
      Q => \sync_clk_b_reg_n_0_[0][13]\
    );
\sync_clk_b_reg[0][14]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => D(14),
      Q => \sync_clk_b_reg_n_0_[0][14]\
    );
\sync_clk_b_reg[0][15]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => D(15),
      Q => \sync_clk_b_reg_n_0_[0][15]\
    );
\sync_clk_b_reg[0][16]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => D(16),
      Q => \sync_clk_b_reg_n_0_[0][16]\
    );
\sync_clk_b_reg[0][17]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => D(17),
      Q => \sync_clk_b_reg_n_0_[0][17]\
    );
\sync_clk_b_reg[0][18]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => D(18),
      Q => \sync_clk_b_reg_n_0_[0][18]\
    );
\sync_clk_b_reg[0][19]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => D(19),
      Q => \sync_clk_b_reg_n_0_[0][19]\
    );
\sync_clk_b_reg[0][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => D(1),
      Q => \sync_clk_b_reg_n_0_[0][1]\
    );
\sync_clk_b_reg[0][20]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => D(20),
      Q => \sync_clk_b_reg_n_0_[0][20]\
    );
\sync_clk_b_reg[0][21]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => D(21),
      Q => \sync_clk_b_reg_n_0_[0][21]\
    );
\sync_clk_b_reg[0][22]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => D(22),
      Q => \sync_clk_b_reg_n_0_[0][22]\
    );
\sync_clk_b_reg[0][23]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => D(23),
      Q => \sync_clk_b_reg_n_0_[0][23]\
    );
\sync_clk_b_reg[0][24]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => D(24),
      Q => \sync_clk_b_reg_n_0_[0][24]\
    );
\sync_clk_b_reg[0][25]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => D(25),
      Q => \sync_clk_b_reg_n_0_[0][25]\
    );
\sync_clk_b_reg[0][26]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => D(26),
      Q => \sync_clk_b_reg_n_0_[0][26]\
    );
\sync_clk_b_reg[0][27]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => D(27),
      Q => \sync_clk_b_reg_n_0_[0][27]\
    );
\sync_clk_b_reg[0][28]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => D(28),
      Q => \sync_clk_b_reg_n_0_[0][28]\
    );
\sync_clk_b_reg[0][29]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => D(29),
      Q => \sync_clk_b_reg_n_0_[0][29]\
    );
\sync_clk_b_reg[0][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => D(2),
      Q => \sync_clk_b_reg_n_0_[0][2]\
    );
\sync_clk_b_reg[0][30]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => D(30),
      Q => \sync_clk_b_reg_n_0_[0][30]\
    );
\sync_clk_b_reg[0][31]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => D(31),
      Q => \sync_clk_b_reg_n_0_[0][31]\
    );
\sync_clk_b_reg[0][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => D(3),
      Q => \sync_clk_b_reg_n_0_[0][3]\
    );
\sync_clk_b_reg[0][4]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => D(4),
      Q => \sync_clk_b_reg_n_0_[0][4]\
    );
\sync_clk_b_reg[0][5]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => D(5),
      Q => \sync_clk_b_reg_n_0_[0][5]\
    );
\sync_clk_b_reg[0][6]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => D(6),
      Q => \sync_clk_b_reg_n_0_[0][6]\
    );
\sync_clk_b_reg[0][7]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => D(7),
      Q => \sync_clk_b_reg_n_0_[0][7]\
    );
\sync_clk_b_reg[0][8]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => D(8),
      Q => \sync_clk_b_reg_n_0_[0][8]\
    );
\sync_clk_b_reg[0][9]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => D(9),
      Q => \sync_clk_b_reg_n_0_[0][9]\
    );
\sync_clk_b_reg[1][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][0]\,
      Q => response_1_reg(0)
    );
\sync_clk_b_reg[1][10]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][10]\,
      Q => response_1_reg(10)
    );
\sync_clk_b_reg[1][11]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][11]\,
      Q => response_1_reg(11)
    );
\sync_clk_b_reg[1][12]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][12]\,
      Q => response_1_reg(12)
    );
\sync_clk_b_reg[1][13]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][13]\,
      Q => response_1_reg(13)
    );
\sync_clk_b_reg[1][14]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][14]\,
      Q => response_1_reg(14)
    );
\sync_clk_b_reg[1][15]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][15]\,
      Q => response_1_reg(15)
    );
\sync_clk_b_reg[1][16]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][16]\,
      Q => response_1_reg(16)
    );
\sync_clk_b_reg[1][17]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][17]\,
      Q => response_1_reg(17)
    );
\sync_clk_b_reg[1][18]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][18]\,
      Q => response_1_reg(18)
    );
\sync_clk_b_reg[1][19]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][19]\,
      Q => response_1_reg(19)
    );
\sync_clk_b_reg[1][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][1]\,
      Q => response_1_reg(1)
    );
\sync_clk_b_reg[1][20]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][20]\,
      Q => response_1_reg(20)
    );
\sync_clk_b_reg[1][21]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][21]\,
      Q => response_1_reg(21)
    );
\sync_clk_b_reg[1][22]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][22]\,
      Q => response_1_reg(22)
    );
\sync_clk_b_reg[1][23]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][23]\,
      Q => response_1_reg(23)
    );
\sync_clk_b_reg[1][24]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][24]\,
      Q => response_1_reg(24)
    );
\sync_clk_b_reg[1][25]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][25]\,
      Q => response_1_reg(25)
    );
\sync_clk_b_reg[1][26]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][26]\,
      Q => response_1_reg(26)
    );
\sync_clk_b_reg[1][27]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][27]\,
      Q => response_1_reg(27)
    );
\sync_clk_b_reg[1][28]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][28]\,
      Q => response_1_reg(28)
    );
\sync_clk_b_reg[1][29]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][29]\,
      Q => response_1_reg(29)
    );
\sync_clk_b_reg[1][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][2]\,
      Q => response_1_reg(2)
    );
\sync_clk_b_reg[1][30]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][30]\,
      Q => response_1_reg(30)
    );
\sync_clk_b_reg[1][31]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][31]\,
      Q => response_1_reg(31)
    );
\sync_clk_b_reg[1][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][3]\,
      Q => response_1_reg(3)
    );
\sync_clk_b_reg[1][4]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][4]\,
      Q => response_1_reg(4)
    );
\sync_clk_b_reg[1][5]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][5]\,
      Q => response_1_reg(5)
    );
\sync_clk_b_reg[1][6]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][6]\,
      Q => response_1_reg(6)
    );
\sync_clk_b_reg[1][7]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][7]\,
      Q => response_1_reg(7)
    );
\sync_clk_b_reg[1][8]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][8]\,
      Q => response_1_reg(8)
    );
\sync_clk_b_reg[1][9]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][9]\,
      Q => response_1_reg(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_top_axi_sd_0_0_bistable_domain_cross_8 is
  port (
    response_2_reg : out STD_LOGIC_VECTOR ( 31 downto 0 );
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    clk_i : in STD_LOGIC;
    rst_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_top_axi_sd_0_0_bistable_domain_cross_8 : entity is "bistable_domain_cross";
end microblaze_top_axi_sd_0_0_bistable_domain_cross_8;

architecture STRUCTURE of microblaze_top_axi_sd_0_0_bistable_domain_cross_8 is
  signal \sync_clk_b_reg_n_0_[0][0]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][10]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][11]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][12]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][13]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][14]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][15]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][16]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][17]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][18]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][19]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][1]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][20]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][21]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][22]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][23]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][24]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][25]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][26]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][27]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][28]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][29]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][2]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][30]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][31]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][3]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][4]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][5]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][6]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][7]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][8]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][9]\ : STD_LOGIC;
begin
\sync_clk_b_reg[0][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => D(0),
      Q => \sync_clk_b_reg_n_0_[0][0]\
    );
\sync_clk_b_reg[0][10]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => D(10),
      Q => \sync_clk_b_reg_n_0_[0][10]\
    );
\sync_clk_b_reg[0][11]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => D(11),
      Q => \sync_clk_b_reg_n_0_[0][11]\
    );
\sync_clk_b_reg[0][12]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => D(12),
      Q => \sync_clk_b_reg_n_0_[0][12]\
    );
\sync_clk_b_reg[0][13]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => D(13),
      Q => \sync_clk_b_reg_n_0_[0][13]\
    );
\sync_clk_b_reg[0][14]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => D(14),
      Q => \sync_clk_b_reg_n_0_[0][14]\
    );
\sync_clk_b_reg[0][15]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => D(15),
      Q => \sync_clk_b_reg_n_0_[0][15]\
    );
\sync_clk_b_reg[0][16]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => D(16),
      Q => \sync_clk_b_reg_n_0_[0][16]\
    );
\sync_clk_b_reg[0][17]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => D(17),
      Q => \sync_clk_b_reg_n_0_[0][17]\
    );
\sync_clk_b_reg[0][18]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => D(18),
      Q => \sync_clk_b_reg_n_0_[0][18]\
    );
\sync_clk_b_reg[0][19]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => D(19),
      Q => \sync_clk_b_reg_n_0_[0][19]\
    );
\sync_clk_b_reg[0][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => D(1),
      Q => \sync_clk_b_reg_n_0_[0][1]\
    );
\sync_clk_b_reg[0][20]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => D(20),
      Q => \sync_clk_b_reg_n_0_[0][20]\
    );
\sync_clk_b_reg[0][21]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => D(21),
      Q => \sync_clk_b_reg_n_0_[0][21]\
    );
\sync_clk_b_reg[0][22]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => D(22),
      Q => \sync_clk_b_reg_n_0_[0][22]\
    );
\sync_clk_b_reg[0][23]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => D(23),
      Q => \sync_clk_b_reg_n_0_[0][23]\
    );
\sync_clk_b_reg[0][24]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => D(24),
      Q => \sync_clk_b_reg_n_0_[0][24]\
    );
\sync_clk_b_reg[0][25]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => D(25),
      Q => \sync_clk_b_reg_n_0_[0][25]\
    );
\sync_clk_b_reg[0][26]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => D(26),
      Q => \sync_clk_b_reg_n_0_[0][26]\
    );
\sync_clk_b_reg[0][27]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => D(27),
      Q => \sync_clk_b_reg_n_0_[0][27]\
    );
\sync_clk_b_reg[0][28]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => D(28),
      Q => \sync_clk_b_reg_n_0_[0][28]\
    );
\sync_clk_b_reg[0][29]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => D(29),
      Q => \sync_clk_b_reg_n_0_[0][29]\
    );
\sync_clk_b_reg[0][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => D(2),
      Q => \sync_clk_b_reg_n_0_[0][2]\
    );
\sync_clk_b_reg[0][30]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => D(30),
      Q => \sync_clk_b_reg_n_0_[0][30]\
    );
\sync_clk_b_reg[0][31]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => D(31),
      Q => \sync_clk_b_reg_n_0_[0][31]\
    );
\sync_clk_b_reg[0][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => D(3),
      Q => \sync_clk_b_reg_n_0_[0][3]\
    );
\sync_clk_b_reg[0][4]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => D(4),
      Q => \sync_clk_b_reg_n_0_[0][4]\
    );
\sync_clk_b_reg[0][5]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => D(5),
      Q => \sync_clk_b_reg_n_0_[0][5]\
    );
\sync_clk_b_reg[0][6]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => D(6),
      Q => \sync_clk_b_reg_n_0_[0][6]\
    );
\sync_clk_b_reg[0][7]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => D(7),
      Q => \sync_clk_b_reg_n_0_[0][7]\
    );
\sync_clk_b_reg[0][8]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => D(8),
      Q => \sync_clk_b_reg_n_0_[0][8]\
    );
\sync_clk_b_reg[0][9]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => D(9),
      Q => \sync_clk_b_reg_n_0_[0][9]\
    );
\sync_clk_b_reg[1][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][0]\,
      Q => response_2_reg(0)
    );
\sync_clk_b_reg[1][10]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][10]\,
      Q => response_2_reg(10)
    );
\sync_clk_b_reg[1][11]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][11]\,
      Q => response_2_reg(11)
    );
\sync_clk_b_reg[1][12]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][12]\,
      Q => response_2_reg(12)
    );
\sync_clk_b_reg[1][13]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][13]\,
      Q => response_2_reg(13)
    );
\sync_clk_b_reg[1][14]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][14]\,
      Q => response_2_reg(14)
    );
\sync_clk_b_reg[1][15]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][15]\,
      Q => response_2_reg(15)
    );
\sync_clk_b_reg[1][16]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][16]\,
      Q => response_2_reg(16)
    );
\sync_clk_b_reg[1][17]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][17]\,
      Q => response_2_reg(17)
    );
\sync_clk_b_reg[1][18]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][18]\,
      Q => response_2_reg(18)
    );
\sync_clk_b_reg[1][19]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][19]\,
      Q => response_2_reg(19)
    );
\sync_clk_b_reg[1][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][1]\,
      Q => response_2_reg(1)
    );
\sync_clk_b_reg[1][20]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][20]\,
      Q => response_2_reg(20)
    );
\sync_clk_b_reg[1][21]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][21]\,
      Q => response_2_reg(21)
    );
\sync_clk_b_reg[1][22]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][22]\,
      Q => response_2_reg(22)
    );
\sync_clk_b_reg[1][23]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][23]\,
      Q => response_2_reg(23)
    );
\sync_clk_b_reg[1][24]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][24]\,
      Q => response_2_reg(24)
    );
\sync_clk_b_reg[1][25]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][25]\,
      Q => response_2_reg(25)
    );
\sync_clk_b_reg[1][26]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][26]\,
      Q => response_2_reg(26)
    );
\sync_clk_b_reg[1][27]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][27]\,
      Q => response_2_reg(27)
    );
\sync_clk_b_reg[1][28]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][28]\,
      Q => response_2_reg(28)
    );
\sync_clk_b_reg[1][29]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][29]\,
      Q => response_2_reg(29)
    );
\sync_clk_b_reg[1][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][2]\,
      Q => response_2_reg(2)
    );
\sync_clk_b_reg[1][30]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][30]\,
      Q => response_2_reg(30)
    );
\sync_clk_b_reg[1][31]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][31]\,
      Q => response_2_reg(31)
    );
\sync_clk_b_reg[1][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][3]\,
      Q => response_2_reg(3)
    );
\sync_clk_b_reg[1][4]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][4]\,
      Q => response_2_reg(4)
    );
\sync_clk_b_reg[1][5]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][5]\,
      Q => response_2_reg(5)
    );
\sync_clk_b_reg[1][6]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][6]\,
      Q => response_2_reg(6)
    );
\sync_clk_b_reg[1][7]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][7]\,
      Q => response_2_reg(7)
    );
\sync_clk_b_reg[1][8]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][8]\,
      Q => response_2_reg(8)
    );
\sync_clk_b_reg[1][9]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][9]\,
      Q => response_2_reg(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_top_axi_sd_0_0_bistable_domain_cross_9 is
  port (
    response_3_reg : out STD_LOGIC_VECTOR ( 31 downto 0 );
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    clk_i : in STD_LOGIC;
    rst_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_top_axi_sd_0_0_bistable_domain_cross_9 : entity is "bistable_domain_cross";
end microblaze_top_axi_sd_0_0_bistable_domain_cross_9;

architecture STRUCTURE of microblaze_top_axi_sd_0_0_bistable_domain_cross_9 is
  signal \sync_clk_b_reg_n_0_[0][0]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][10]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][11]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][12]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][13]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][14]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][15]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][16]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][17]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][18]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][19]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][1]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][20]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][21]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][22]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][23]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][24]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][25]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][26]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][27]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][28]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][29]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][2]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][30]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][31]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][3]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][4]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][5]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][6]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][7]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][8]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][9]\ : STD_LOGIC;
begin
\sync_clk_b_reg[0][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => D(0),
      Q => \sync_clk_b_reg_n_0_[0][0]\
    );
\sync_clk_b_reg[0][10]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => D(10),
      Q => \sync_clk_b_reg_n_0_[0][10]\
    );
\sync_clk_b_reg[0][11]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => D(11),
      Q => \sync_clk_b_reg_n_0_[0][11]\
    );
\sync_clk_b_reg[0][12]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => D(12),
      Q => \sync_clk_b_reg_n_0_[0][12]\
    );
\sync_clk_b_reg[0][13]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => D(13),
      Q => \sync_clk_b_reg_n_0_[0][13]\
    );
\sync_clk_b_reg[0][14]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => D(14),
      Q => \sync_clk_b_reg_n_0_[0][14]\
    );
\sync_clk_b_reg[0][15]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => D(15),
      Q => \sync_clk_b_reg_n_0_[0][15]\
    );
\sync_clk_b_reg[0][16]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => D(16),
      Q => \sync_clk_b_reg_n_0_[0][16]\
    );
\sync_clk_b_reg[0][17]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => D(17),
      Q => \sync_clk_b_reg_n_0_[0][17]\
    );
\sync_clk_b_reg[0][18]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => D(18),
      Q => \sync_clk_b_reg_n_0_[0][18]\
    );
\sync_clk_b_reg[0][19]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => D(19),
      Q => \sync_clk_b_reg_n_0_[0][19]\
    );
\sync_clk_b_reg[0][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => D(1),
      Q => \sync_clk_b_reg_n_0_[0][1]\
    );
\sync_clk_b_reg[0][20]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => D(20),
      Q => \sync_clk_b_reg_n_0_[0][20]\
    );
\sync_clk_b_reg[0][21]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => D(21),
      Q => \sync_clk_b_reg_n_0_[0][21]\
    );
\sync_clk_b_reg[0][22]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => D(22),
      Q => \sync_clk_b_reg_n_0_[0][22]\
    );
\sync_clk_b_reg[0][23]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => D(23),
      Q => \sync_clk_b_reg_n_0_[0][23]\
    );
\sync_clk_b_reg[0][24]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => D(24),
      Q => \sync_clk_b_reg_n_0_[0][24]\
    );
\sync_clk_b_reg[0][25]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => D(25),
      Q => \sync_clk_b_reg_n_0_[0][25]\
    );
\sync_clk_b_reg[0][26]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => D(26),
      Q => \sync_clk_b_reg_n_0_[0][26]\
    );
\sync_clk_b_reg[0][27]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => D(27),
      Q => \sync_clk_b_reg_n_0_[0][27]\
    );
\sync_clk_b_reg[0][28]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => D(28),
      Q => \sync_clk_b_reg_n_0_[0][28]\
    );
\sync_clk_b_reg[0][29]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => D(29),
      Q => \sync_clk_b_reg_n_0_[0][29]\
    );
\sync_clk_b_reg[0][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => D(2),
      Q => \sync_clk_b_reg_n_0_[0][2]\
    );
\sync_clk_b_reg[0][30]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => D(30),
      Q => \sync_clk_b_reg_n_0_[0][30]\
    );
\sync_clk_b_reg[0][31]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => D(31),
      Q => \sync_clk_b_reg_n_0_[0][31]\
    );
\sync_clk_b_reg[0][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => D(3),
      Q => \sync_clk_b_reg_n_0_[0][3]\
    );
\sync_clk_b_reg[0][4]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => D(4),
      Q => \sync_clk_b_reg_n_0_[0][4]\
    );
\sync_clk_b_reg[0][5]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => D(5),
      Q => \sync_clk_b_reg_n_0_[0][5]\
    );
\sync_clk_b_reg[0][6]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => D(6),
      Q => \sync_clk_b_reg_n_0_[0][6]\
    );
\sync_clk_b_reg[0][7]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => D(7),
      Q => \sync_clk_b_reg_n_0_[0][7]\
    );
\sync_clk_b_reg[0][8]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => D(8),
      Q => \sync_clk_b_reg_n_0_[0][8]\
    );
\sync_clk_b_reg[0][9]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => D(9),
      Q => \sync_clk_b_reg_n_0_[0][9]\
    );
\sync_clk_b_reg[1][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][0]\,
      Q => response_3_reg(0)
    );
\sync_clk_b_reg[1][10]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][10]\,
      Q => response_3_reg(10)
    );
\sync_clk_b_reg[1][11]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][11]\,
      Q => response_3_reg(11)
    );
\sync_clk_b_reg[1][12]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][12]\,
      Q => response_3_reg(12)
    );
\sync_clk_b_reg[1][13]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][13]\,
      Q => response_3_reg(13)
    );
\sync_clk_b_reg[1][14]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][14]\,
      Q => response_3_reg(14)
    );
\sync_clk_b_reg[1][15]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][15]\,
      Q => response_3_reg(15)
    );
\sync_clk_b_reg[1][16]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][16]\,
      Q => response_3_reg(16)
    );
\sync_clk_b_reg[1][17]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][17]\,
      Q => response_3_reg(17)
    );
\sync_clk_b_reg[1][18]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][18]\,
      Q => response_3_reg(18)
    );
\sync_clk_b_reg[1][19]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][19]\,
      Q => response_3_reg(19)
    );
\sync_clk_b_reg[1][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][1]\,
      Q => response_3_reg(1)
    );
\sync_clk_b_reg[1][20]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][20]\,
      Q => response_3_reg(20)
    );
\sync_clk_b_reg[1][21]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][21]\,
      Q => response_3_reg(21)
    );
\sync_clk_b_reg[1][22]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][22]\,
      Q => response_3_reg(22)
    );
\sync_clk_b_reg[1][23]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][23]\,
      Q => response_3_reg(23)
    );
\sync_clk_b_reg[1][24]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][24]\,
      Q => response_3_reg(24)
    );
\sync_clk_b_reg[1][25]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][25]\,
      Q => response_3_reg(25)
    );
\sync_clk_b_reg[1][26]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][26]\,
      Q => response_3_reg(26)
    );
\sync_clk_b_reg[1][27]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][27]\,
      Q => response_3_reg(27)
    );
\sync_clk_b_reg[1][28]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][28]\,
      Q => response_3_reg(28)
    );
\sync_clk_b_reg[1][29]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][29]\,
      Q => response_3_reg(29)
    );
\sync_clk_b_reg[1][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][2]\,
      Q => response_3_reg(2)
    );
\sync_clk_b_reg[1][30]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][30]\,
      Q => response_3_reg(30)
    );
\sync_clk_b_reg[1][31]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][31]\,
      Q => response_3_reg(31)
    );
\sync_clk_b_reg[1][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][3]\,
      Q => response_3_reg(3)
    );
\sync_clk_b_reg[1][4]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][4]\,
      Q => response_3_reg(4)
    );
\sync_clk_b_reg[1][5]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][5]\,
      Q => response_3_reg(5)
    );
\sync_clk_b_reg[1][6]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][6]\,
      Q => response_3_reg(6)
    );
\sync_clk_b_reg[1][7]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][7]\,
      Q => response_3_reg(7)
    );
\sync_clk_b_reg[1][8]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][8]\,
      Q => response_3_reg(8)
    );
\sync_clk_b_reg[1][9]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][9]\,
      Q => response_3_reg(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_top_axi_sd_0_0_bistable_domain_cross__parameterized0\ is
  port (
    r_w_i : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 13 downto 0 );
    command_reg : in STD_LOGIC_VECTOR ( 13 downto 0 );
    CLK : in STD_LOGIC;
    rst_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_top_axi_sd_0_0_bistable_domain_cross__parameterized0\ : entity is "bistable_domain_cross";
end \microblaze_top_axi_sd_0_0_bistable_domain_cross__parameterized0\;

architecture STRUCTURE of \microblaze_top_axi_sd_0_0_bistable_domain_cross__parameterized0\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \sync_clk_b_reg_n_0_[0][0]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][10]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][11]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][12]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][13]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][1]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][2]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][3]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][4]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][5]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][6]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][7]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][8]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][9]\ : STD_LOGIC;
begin
  Q(13 downto 0) <= \^q\(13 downto 0);
sd_data_xfer_trig0_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(6),
      O => r_w_i
    );
\sync_clk_b_reg[0][0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => command_reg(0),
      Q => \sync_clk_b_reg_n_0_[0][0]\
    );
\sync_clk_b_reg[0][10]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => command_reg(10),
      Q => \sync_clk_b_reg_n_0_[0][10]\
    );
\sync_clk_b_reg[0][11]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => command_reg(11),
      Q => \sync_clk_b_reg_n_0_[0][11]\
    );
\sync_clk_b_reg[0][12]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => command_reg(12),
      Q => \sync_clk_b_reg_n_0_[0][12]\
    );
\sync_clk_b_reg[0][13]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => command_reg(13),
      Q => \sync_clk_b_reg_n_0_[0][13]\
    );
\sync_clk_b_reg[0][1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => command_reg(1),
      Q => \sync_clk_b_reg_n_0_[0][1]\
    );
\sync_clk_b_reg[0][2]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => command_reg(2),
      Q => \sync_clk_b_reg_n_0_[0][2]\
    );
\sync_clk_b_reg[0][3]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => command_reg(3),
      Q => \sync_clk_b_reg_n_0_[0][3]\
    );
\sync_clk_b_reg[0][4]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => command_reg(4),
      Q => \sync_clk_b_reg_n_0_[0][4]\
    );
\sync_clk_b_reg[0][5]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => command_reg(5),
      Q => \sync_clk_b_reg_n_0_[0][5]\
    );
\sync_clk_b_reg[0][6]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => command_reg(6),
      Q => \sync_clk_b_reg_n_0_[0][6]\
    );
\sync_clk_b_reg[0][7]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => command_reg(7),
      Q => \sync_clk_b_reg_n_0_[0][7]\
    );
\sync_clk_b_reg[0][8]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => command_reg(8),
      Q => \sync_clk_b_reg_n_0_[0][8]\
    );
\sync_clk_b_reg[0][9]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => command_reg(9),
      Q => \sync_clk_b_reg_n_0_[0][9]\
    );
\sync_clk_b_reg[1][0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][0]\,
      Q => \^q\(0)
    );
\sync_clk_b_reg[1][10]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][10]\,
      Q => \^q\(10)
    );
\sync_clk_b_reg[1][11]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][11]\,
      Q => \^q\(11)
    );
\sync_clk_b_reg[1][12]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][12]\,
      Q => \^q\(12)
    );
\sync_clk_b_reg[1][13]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][13]\,
      Q => \^q\(13)
    );
\sync_clk_b_reg[1][1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][1]\,
      Q => \^q\(1)
    );
\sync_clk_b_reg[1][2]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][2]\,
      Q => \^q\(2)
    );
\sync_clk_b_reg[1][3]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][3]\,
      Q => \^q\(3)
    );
\sync_clk_b_reg[1][4]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][4]\,
      Q => \^q\(4)
    );
\sync_clk_b_reg[1][5]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][5]\,
      Q => \^q\(5)
    );
\sync_clk_b_reg[1][6]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][6]\,
      Q => \^q\(6)
    );
\sync_clk_b_reg[1][7]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][7]\,
      Q => \^q\(7)
    );
\sync_clk_b_reg[1][8]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][8]\,
      Q => \^q\(8)
    );
\sync_clk_b_reg[1][9]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][9]\,
      Q => \^q\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_top_axi_sd_0_0_bistable_domain_cross__parameterized1\ is
  port (
    rst : out STD_LOGIC;
    \sync_clk_b_reg[1][0]_0\ : out STD_LOGIC;
    \sync_clk_b_reg[1][0]_1\ : out STD_LOGIC;
    software_reset_reg : in STD_LOGIC;
    CLK : in STD_LOGIC;
    rst_i : in STD_LOGIC;
    go_idle_o : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_top_axi_sd_0_0_bistable_domain_cross__parameterized1\ : entity is "bistable_domain_cross";
end \microblaze_top_axi_sd_0_0_bistable_domain_cross__parameterized1\;

architecture STRUCTURE of \microblaze_top_axi_sd_0_0_bistable_domain_cross__parameterized1\ is
  signal software_reset_reg_sd_clk : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][0]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of cmd_serial_host0_i_1 : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of generic_fifo_dc_gray0_i_1 : label is "soft_lutpair264";
begin
cmd_serial_host0_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => software_reset_reg_sd_clk,
      I1 => rst_i,
      I2 => go_idle_o,
      O => rst
    );
generic_fifo_dc_gray0_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => software_reset_reg_sd_clk,
      I1 => rst_i,
      O => \sync_clk_b_reg[1][0]_0\
    );
sd_cmd_master0_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rst_i,
      I1 => software_reset_reg_sd_clk,
      O => \sync_clk_b_reg[1][0]_1\
    );
\sync_clk_b_reg[0][0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => software_reset_reg,
      Q => \sync_clk_b_reg_n_0_[0][0]\
    );
\sync_clk_b_reg[1][0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][0]\,
      Q => software_reset_reg_sd_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_top_axi_sd_0_0_bistable_domain_cross__parameterized2\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 23 downto 0 );
    cmd_timeout_reg : in STD_LOGIC_VECTOR ( 23 downto 0 );
    CLK : in STD_LOGIC;
    rst_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_top_axi_sd_0_0_bistable_domain_cross__parameterized2\ : entity is "bistable_domain_cross";
end \microblaze_top_axi_sd_0_0_bistable_domain_cross__parameterized2\;

architecture STRUCTURE of \microblaze_top_axi_sd_0_0_bistable_domain_cross__parameterized2\ is
  signal \sync_clk_b_reg_n_0_[0][0]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][10]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][11]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][12]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][13]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][14]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][15]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][16]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][17]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][18]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][19]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][1]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][20]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][21]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][22]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][23]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][2]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][3]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][4]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][5]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][6]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][7]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][8]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][9]\ : STD_LOGIC;
begin
\sync_clk_b_reg[0][0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => cmd_timeout_reg(0),
      Q => \sync_clk_b_reg_n_0_[0][0]\
    );
\sync_clk_b_reg[0][10]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => cmd_timeout_reg(10),
      Q => \sync_clk_b_reg_n_0_[0][10]\
    );
\sync_clk_b_reg[0][11]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => cmd_timeout_reg(11),
      Q => \sync_clk_b_reg_n_0_[0][11]\
    );
\sync_clk_b_reg[0][12]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => cmd_timeout_reg(12),
      Q => \sync_clk_b_reg_n_0_[0][12]\
    );
\sync_clk_b_reg[0][13]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => cmd_timeout_reg(13),
      Q => \sync_clk_b_reg_n_0_[0][13]\
    );
\sync_clk_b_reg[0][14]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => cmd_timeout_reg(14),
      Q => \sync_clk_b_reg_n_0_[0][14]\
    );
\sync_clk_b_reg[0][15]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => cmd_timeout_reg(15),
      Q => \sync_clk_b_reg_n_0_[0][15]\
    );
\sync_clk_b_reg[0][16]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => cmd_timeout_reg(16),
      Q => \sync_clk_b_reg_n_0_[0][16]\
    );
\sync_clk_b_reg[0][17]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => cmd_timeout_reg(17),
      Q => \sync_clk_b_reg_n_0_[0][17]\
    );
\sync_clk_b_reg[0][18]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => cmd_timeout_reg(18),
      Q => \sync_clk_b_reg_n_0_[0][18]\
    );
\sync_clk_b_reg[0][19]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => cmd_timeout_reg(19),
      Q => \sync_clk_b_reg_n_0_[0][19]\
    );
\sync_clk_b_reg[0][1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => cmd_timeout_reg(1),
      Q => \sync_clk_b_reg_n_0_[0][1]\
    );
\sync_clk_b_reg[0][20]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => cmd_timeout_reg(20),
      Q => \sync_clk_b_reg_n_0_[0][20]\
    );
\sync_clk_b_reg[0][21]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => cmd_timeout_reg(21),
      Q => \sync_clk_b_reg_n_0_[0][21]\
    );
\sync_clk_b_reg[0][22]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => cmd_timeout_reg(22),
      Q => \sync_clk_b_reg_n_0_[0][22]\
    );
\sync_clk_b_reg[0][23]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => cmd_timeout_reg(23),
      Q => \sync_clk_b_reg_n_0_[0][23]\
    );
\sync_clk_b_reg[0][2]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => cmd_timeout_reg(2),
      Q => \sync_clk_b_reg_n_0_[0][2]\
    );
\sync_clk_b_reg[0][3]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => cmd_timeout_reg(3),
      Q => \sync_clk_b_reg_n_0_[0][3]\
    );
\sync_clk_b_reg[0][4]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => cmd_timeout_reg(4),
      Q => \sync_clk_b_reg_n_0_[0][4]\
    );
\sync_clk_b_reg[0][5]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => cmd_timeout_reg(5),
      Q => \sync_clk_b_reg_n_0_[0][5]\
    );
\sync_clk_b_reg[0][6]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => cmd_timeout_reg(6),
      Q => \sync_clk_b_reg_n_0_[0][6]\
    );
\sync_clk_b_reg[0][7]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => cmd_timeout_reg(7),
      Q => \sync_clk_b_reg_n_0_[0][7]\
    );
\sync_clk_b_reg[0][8]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => cmd_timeout_reg(8),
      Q => \sync_clk_b_reg_n_0_[0][8]\
    );
\sync_clk_b_reg[0][9]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => cmd_timeout_reg(9),
      Q => \sync_clk_b_reg_n_0_[0][9]\
    );
\sync_clk_b_reg[1][0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][0]\,
      Q => Q(0)
    );
\sync_clk_b_reg[1][10]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][10]\,
      Q => Q(10)
    );
\sync_clk_b_reg[1][11]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][11]\,
      Q => Q(11)
    );
\sync_clk_b_reg[1][12]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][12]\,
      Q => Q(12)
    );
\sync_clk_b_reg[1][13]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][13]\,
      Q => Q(13)
    );
\sync_clk_b_reg[1][14]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][14]\,
      Q => Q(14)
    );
\sync_clk_b_reg[1][15]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][15]\,
      Q => Q(15)
    );
\sync_clk_b_reg[1][16]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][16]\,
      Q => Q(16)
    );
\sync_clk_b_reg[1][17]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][17]\,
      Q => Q(17)
    );
\sync_clk_b_reg[1][18]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][18]\,
      Q => Q(18)
    );
\sync_clk_b_reg[1][19]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][19]\,
      Q => Q(19)
    );
\sync_clk_b_reg[1][1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][1]\,
      Q => Q(1)
    );
\sync_clk_b_reg[1][20]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][20]\,
      Q => Q(20)
    );
\sync_clk_b_reg[1][21]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][21]\,
      Q => Q(21)
    );
\sync_clk_b_reg[1][22]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][22]\,
      Q => Q(22)
    );
\sync_clk_b_reg[1][23]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][23]\,
      Q => Q(23)
    );
\sync_clk_b_reg[1][2]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][2]\,
      Q => Q(2)
    );
\sync_clk_b_reg[1][3]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][3]\,
      Q => Q(3)
    );
\sync_clk_b_reg[1][4]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][4]\,
      Q => Q(4)
    );
\sync_clk_b_reg[1][5]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][5]\,
      Q => Q(5)
    );
\sync_clk_b_reg[1][6]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][6]\,
      Q => Q(6)
    );
\sync_clk_b_reg[1][7]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][7]\,
      Q => Q(7)
    );
\sync_clk_b_reg[1][8]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][8]\,
      Q => Q(8)
    );
\sync_clk_b_reg[1][9]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][9]\,
      Q => Q(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_top_axi_sd_0_0_bistable_domain_cross__parameterized2_5\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 23 downto 0 );
    data_timeout_reg : in STD_LOGIC_VECTOR ( 23 downto 0 );
    CLK : in STD_LOGIC;
    rst_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_top_axi_sd_0_0_bistable_domain_cross__parameterized2_5\ : entity is "bistable_domain_cross";
end \microblaze_top_axi_sd_0_0_bistable_domain_cross__parameterized2_5\;

architecture STRUCTURE of \microblaze_top_axi_sd_0_0_bistable_domain_cross__parameterized2_5\ is
  signal \sync_clk_b_reg_n_0_[0][0]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][10]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][11]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][12]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][13]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][14]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][15]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][16]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][17]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][18]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][19]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][1]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][20]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][21]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][22]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][23]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][2]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][3]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][4]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][5]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][6]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][7]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][8]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][9]\ : STD_LOGIC;
begin
\sync_clk_b_reg[0][0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => data_timeout_reg(0),
      Q => \sync_clk_b_reg_n_0_[0][0]\
    );
\sync_clk_b_reg[0][10]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => data_timeout_reg(10),
      Q => \sync_clk_b_reg_n_0_[0][10]\
    );
\sync_clk_b_reg[0][11]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => data_timeout_reg(11),
      Q => \sync_clk_b_reg_n_0_[0][11]\
    );
\sync_clk_b_reg[0][12]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => data_timeout_reg(12),
      Q => \sync_clk_b_reg_n_0_[0][12]\
    );
\sync_clk_b_reg[0][13]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => data_timeout_reg(13),
      Q => \sync_clk_b_reg_n_0_[0][13]\
    );
\sync_clk_b_reg[0][14]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => data_timeout_reg(14),
      Q => \sync_clk_b_reg_n_0_[0][14]\
    );
\sync_clk_b_reg[0][15]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => data_timeout_reg(15),
      Q => \sync_clk_b_reg_n_0_[0][15]\
    );
\sync_clk_b_reg[0][16]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => data_timeout_reg(16),
      Q => \sync_clk_b_reg_n_0_[0][16]\
    );
\sync_clk_b_reg[0][17]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => data_timeout_reg(17),
      Q => \sync_clk_b_reg_n_0_[0][17]\
    );
\sync_clk_b_reg[0][18]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => data_timeout_reg(18),
      Q => \sync_clk_b_reg_n_0_[0][18]\
    );
\sync_clk_b_reg[0][19]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => data_timeout_reg(19),
      Q => \sync_clk_b_reg_n_0_[0][19]\
    );
\sync_clk_b_reg[0][1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => data_timeout_reg(1),
      Q => \sync_clk_b_reg_n_0_[0][1]\
    );
\sync_clk_b_reg[0][20]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => data_timeout_reg(20),
      Q => \sync_clk_b_reg_n_0_[0][20]\
    );
\sync_clk_b_reg[0][21]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => data_timeout_reg(21),
      Q => \sync_clk_b_reg_n_0_[0][21]\
    );
\sync_clk_b_reg[0][22]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => data_timeout_reg(22),
      Q => \sync_clk_b_reg_n_0_[0][22]\
    );
\sync_clk_b_reg[0][23]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => data_timeout_reg(23),
      Q => \sync_clk_b_reg_n_0_[0][23]\
    );
\sync_clk_b_reg[0][2]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => data_timeout_reg(2),
      Q => \sync_clk_b_reg_n_0_[0][2]\
    );
\sync_clk_b_reg[0][3]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => data_timeout_reg(3),
      Q => \sync_clk_b_reg_n_0_[0][3]\
    );
\sync_clk_b_reg[0][4]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => data_timeout_reg(4),
      Q => \sync_clk_b_reg_n_0_[0][4]\
    );
\sync_clk_b_reg[0][5]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => data_timeout_reg(5),
      Q => \sync_clk_b_reg_n_0_[0][5]\
    );
\sync_clk_b_reg[0][6]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => data_timeout_reg(6),
      Q => \sync_clk_b_reg_n_0_[0][6]\
    );
\sync_clk_b_reg[0][7]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => data_timeout_reg(7),
      Q => \sync_clk_b_reg_n_0_[0][7]\
    );
\sync_clk_b_reg[0][8]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => data_timeout_reg(8),
      Q => \sync_clk_b_reg_n_0_[0][8]\
    );
\sync_clk_b_reg[0][9]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => data_timeout_reg(9),
      Q => \sync_clk_b_reg_n_0_[0][9]\
    );
\sync_clk_b_reg[1][0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][0]\,
      Q => Q(0)
    );
\sync_clk_b_reg[1][10]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][10]\,
      Q => Q(10)
    );
\sync_clk_b_reg[1][11]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][11]\,
      Q => Q(11)
    );
\sync_clk_b_reg[1][12]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][12]\,
      Q => Q(12)
    );
\sync_clk_b_reg[1][13]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][13]\,
      Q => Q(13)
    );
\sync_clk_b_reg[1][14]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][14]\,
      Q => Q(14)
    );
\sync_clk_b_reg[1][15]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][15]\,
      Q => Q(15)
    );
\sync_clk_b_reg[1][16]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][16]\,
      Q => Q(16)
    );
\sync_clk_b_reg[1][17]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][17]\,
      Q => Q(17)
    );
\sync_clk_b_reg[1][18]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][18]\,
      Q => Q(18)
    );
\sync_clk_b_reg[1][19]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][19]\,
      Q => Q(19)
    );
\sync_clk_b_reg[1][1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][1]\,
      Q => Q(1)
    );
\sync_clk_b_reg[1][20]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][20]\,
      Q => Q(20)
    );
\sync_clk_b_reg[1][21]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][21]\,
      Q => Q(21)
    );
\sync_clk_b_reg[1][22]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][22]\,
      Q => Q(22)
    );
\sync_clk_b_reg[1][23]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][23]\,
      Q => Q(23)
    );
\sync_clk_b_reg[1][2]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][2]\,
      Q => Q(2)
    );
\sync_clk_b_reg[1][3]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][3]\,
      Q => Q(3)
    );
\sync_clk_b_reg[1][4]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][4]\,
      Q => Q(4)
    );
\sync_clk_b_reg[1][5]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][5]\,
      Q => Q(5)
    );
\sync_clk_b_reg[1][6]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][6]\,
      Q => Q(6)
    );
\sync_clk_b_reg[1][7]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][7]\,
      Q => Q(7)
    );
\sync_clk_b_reg[1][8]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][8]\,
      Q => Q(8)
    );
\sync_clk_b_reg[1][9]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][9]\,
      Q => Q(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_top_axi_sd_0_0_bistable_domain_cross__parameterized3\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 11 downto 0 );
    block_size_reg : in STD_LOGIC_VECTOR ( 11 downto 0 );
    CLK : in STD_LOGIC;
    rst_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_top_axi_sd_0_0_bistable_domain_cross__parameterized3\ : entity is "bistable_domain_cross";
end \microblaze_top_axi_sd_0_0_bistable_domain_cross__parameterized3\;

architecture STRUCTURE of \microblaze_top_axi_sd_0_0_bistable_domain_cross__parameterized3\ is
  signal \sync_clk_b_reg_n_0_[0][0]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][10]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][11]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][1]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][2]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][3]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][4]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][5]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][6]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][7]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][8]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][9]\ : STD_LOGIC;
begin
\sync_clk_b_reg[0][0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => block_size_reg(0),
      Q => \sync_clk_b_reg_n_0_[0][0]\
    );
\sync_clk_b_reg[0][10]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => block_size_reg(10),
      Q => \sync_clk_b_reg_n_0_[0][10]\
    );
\sync_clk_b_reg[0][11]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => block_size_reg(11),
      Q => \sync_clk_b_reg_n_0_[0][11]\
    );
\sync_clk_b_reg[0][1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => block_size_reg(1),
      Q => \sync_clk_b_reg_n_0_[0][1]\
    );
\sync_clk_b_reg[0][2]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => block_size_reg(2),
      Q => \sync_clk_b_reg_n_0_[0][2]\
    );
\sync_clk_b_reg[0][3]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => block_size_reg(3),
      Q => \sync_clk_b_reg_n_0_[0][3]\
    );
\sync_clk_b_reg[0][4]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => block_size_reg(4),
      Q => \sync_clk_b_reg_n_0_[0][4]\
    );
\sync_clk_b_reg[0][5]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => block_size_reg(5),
      Q => \sync_clk_b_reg_n_0_[0][5]\
    );
\sync_clk_b_reg[0][6]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => block_size_reg(6),
      Q => \sync_clk_b_reg_n_0_[0][6]\
    );
\sync_clk_b_reg[0][7]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => block_size_reg(7),
      Q => \sync_clk_b_reg_n_0_[0][7]\
    );
\sync_clk_b_reg[0][8]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => block_size_reg(8),
      Q => \sync_clk_b_reg_n_0_[0][8]\
    );
\sync_clk_b_reg[0][9]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => block_size_reg(9),
      Q => \sync_clk_b_reg_n_0_[0][9]\
    );
\sync_clk_b_reg[1][0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][0]\,
      Q => Q(0)
    );
\sync_clk_b_reg[1][10]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][10]\,
      Q => Q(10)
    );
\sync_clk_b_reg[1][11]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][11]\,
      Q => Q(11)
    );
\sync_clk_b_reg[1][1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][1]\,
      Q => Q(1)
    );
\sync_clk_b_reg[1][2]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][2]\,
      Q => Q(2)
    );
\sync_clk_b_reg[1][3]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][3]\,
      Q => Q(3)
    );
\sync_clk_b_reg[1][4]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][4]\,
      Q => Q(4)
    );
\sync_clk_b_reg[1][5]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][5]\,
      Q => Q(5)
    );
\sync_clk_b_reg[1][6]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][6]\,
      Q => Q(6)
    );
\sync_clk_b_reg[1][7]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][7]\,
      Q => Q(7)
    );
\sync_clk_b_reg[1][8]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][8]\,
      Q => Q(8)
    );
\sync_clk_b_reg[1][9]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][9]\,
      Q => Q(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_top_axi_sd_0_0_bistable_domain_cross__parameterized4\ is
  port (
    bus_4bit : out STD_LOGIC;
    controll_setting_reg : in STD_LOGIC;
    CLK : in STD_LOGIC;
    rst_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_top_axi_sd_0_0_bistable_domain_cross__parameterized4\ : entity is "bistable_domain_cross";
end \microblaze_top_axi_sd_0_0_bistable_domain_cross__parameterized4\;

architecture STRUCTURE of \microblaze_top_axi_sd_0_0_bistable_domain_cross__parameterized4\ is
  signal \sync_clk_b_reg_n_0_[0][0]\ : STD_LOGIC;
begin
\sync_clk_b_reg[0][0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => controll_setting_reg,
      Q => \sync_clk_b_reg_n_0_[0][0]\
    );
\sync_clk_b_reg[1][0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][0]\,
      Q => bus_4bit
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_top_axi_sd_0_0_bistable_domain_cross__parameterized5\ is
  port (
    cmd_int_status_reg : out STD_LOGIC_VECTOR ( 4 downto 0 );
    D : in STD_LOGIC_VECTOR ( 4 downto 0 );
    clk_i : in STD_LOGIC;
    rst_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_top_axi_sd_0_0_bistable_domain_cross__parameterized5\ : entity is "bistable_domain_cross";
end \microblaze_top_axi_sd_0_0_bistable_domain_cross__parameterized5\;

architecture STRUCTURE of \microblaze_top_axi_sd_0_0_bistable_domain_cross__parameterized5\ is
  signal \sync_clk_b_reg_n_0_[0][0]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][1]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][2]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][3]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][4]\ : STD_LOGIC;
begin
\sync_clk_b_reg[0][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => D(0),
      Q => \sync_clk_b_reg_n_0_[0][0]\
    );
\sync_clk_b_reg[0][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => D(1),
      Q => \sync_clk_b_reg_n_0_[0][1]\
    );
\sync_clk_b_reg[0][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => D(2),
      Q => \sync_clk_b_reg_n_0_[0][2]\
    );
\sync_clk_b_reg[0][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => D(3),
      Q => \sync_clk_b_reg_n_0_[0][3]\
    );
\sync_clk_b_reg[0][4]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => D(4),
      Q => \sync_clk_b_reg_n_0_[0][4]\
    );
\sync_clk_b_reg[1][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][0]\,
      Q => cmd_int_status_reg(0)
    );
\sync_clk_b_reg[1][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][1]\,
      Q => cmd_int_status_reg(1)
    );
\sync_clk_b_reg[1][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][2]\,
      Q => cmd_int_status_reg(2)
    );
\sync_clk_b_reg[1][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][3]\,
      Q => cmd_int_status_reg(3)
    );
\sync_clk_b_reg[1][4]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][4]\,
      Q => cmd_int_status_reg(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_top_axi_sd_0_0_bistable_domain_cross__parameterized5_4\ is
  port (
    data_int_status_reg : out STD_LOGIC_VECTOR ( 4 downto 0 );
    D : in STD_LOGIC_VECTOR ( 4 downto 0 );
    clk_i : in STD_LOGIC;
    rst_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_top_axi_sd_0_0_bistable_domain_cross__parameterized5_4\ : entity is "bistable_domain_cross";
end \microblaze_top_axi_sd_0_0_bistable_domain_cross__parameterized5_4\;

architecture STRUCTURE of \microblaze_top_axi_sd_0_0_bistable_domain_cross__parameterized5_4\ is
  signal \sync_clk_b_reg_n_0_[0][0]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][1]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][2]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][3]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][4]\ : STD_LOGIC;
begin
\sync_clk_b_reg[0][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => D(0),
      Q => \sync_clk_b_reg_n_0_[0][0]\
    );
\sync_clk_b_reg[0][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => D(1),
      Q => \sync_clk_b_reg_n_0_[0][1]\
    );
\sync_clk_b_reg[0][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => D(2),
      Q => \sync_clk_b_reg_n_0_[0][2]\
    );
\sync_clk_b_reg[0][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => D(3),
      Q => \sync_clk_b_reg_n_0_[0][3]\
    );
\sync_clk_b_reg[0][4]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => D(4),
      Q => \sync_clk_b_reg_n_0_[0][4]\
    );
\sync_clk_b_reg[1][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][0]\,
      Q => data_int_status_reg(0)
    );
\sync_clk_b_reg[1][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][1]\,
      Q => data_int_status_reg(1)
    );
\sync_clk_b_reg[1][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][2]\,
      Q => data_int_status_reg(2)
    );
\sync_clk_b_reg[1][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][3]\,
      Q => data_int_status_reg(3)
    );
\sync_clk_b_reg[1][4]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][4]\,
      Q => data_int_status_reg(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_top_axi_sd_0_0_bistable_domain_cross__parameterized6\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clock_divider_reg : in STD_LOGIC_VECTOR ( 7 downto 0 );
    sd_clk_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_top_axi_sd_0_0_bistable_domain_cross__parameterized6\ : entity is "bistable_domain_cross";
end \microblaze_top_axi_sd_0_0_bistable_domain_cross__parameterized6\;

architecture STRUCTURE of \microblaze_top_axi_sd_0_0_bistable_domain_cross__parameterized6\ is
  signal \sync_clk_b_reg_n_0_[0][0]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][1]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][2]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][3]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][4]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][5]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][6]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][7]\ : STD_LOGIC;
begin
\sync_clk_b_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => sd_clk_i,
      CE => '1',
      D => clock_divider_reg(0),
      Q => \sync_clk_b_reg_n_0_[0][0]\,
      R => '0'
    );
\sync_clk_b_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => sd_clk_i,
      CE => '1',
      D => clock_divider_reg(1),
      Q => \sync_clk_b_reg_n_0_[0][1]\,
      R => '0'
    );
\sync_clk_b_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => sd_clk_i,
      CE => '1',
      D => clock_divider_reg(2),
      Q => \sync_clk_b_reg_n_0_[0][2]\,
      R => '0'
    );
\sync_clk_b_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => sd_clk_i,
      CE => '1',
      D => clock_divider_reg(3),
      Q => \sync_clk_b_reg_n_0_[0][3]\,
      R => '0'
    );
\sync_clk_b_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => sd_clk_i,
      CE => '1',
      D => clock_divider_reg(4),
      Q => \sync_clk_b_reg_n_0_[0][4]\,
      R => '0'
    );
\sync_clk_b_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => sd_clk_i,
      CE => '1',
      D => clock_divider_reg(5),
      Q => \sync_clk_b_reg_n_0_[0][5]\,
      R => '0'
    );
\sync_clk_b_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => sd_clk_i,
      CE => '1',
      D => clock_divider_reg(6),
      Q => \sync_clk_b_reg_n_0_[0][6]\,
      R => '0'
    );
\sync_clk_b_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => sd_clk_i,
      CE => '1',
      D => clock_divider_reg(7),
      Q => \sync_clk_b_reg_n_0_[0][7]\,
      R => '0'
    );
\sync_clk_b_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => sd_clk_i,
      CE => '1',
      D => \sync_clk_b_reg_n_0_[0][0]\,
      Q => Q(0),
      R => '0'
    );
\sync_clk_b_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => sd_clk_i,
      CE => '1',
      D => \sync_clk_b_reg_n_0_[0][1]\,
      Q => Q(1),
      R => '0'
    );
\sync_clk_b_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => sd_clk_i,
      CE => '1',
      D => \sync_clk_b_reg_n_0_[0][2]\,
      Q => Q(2),
      R => '0'
    );
\sync_clk_b_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => sd_clk_i,
      CE => '1',
      D => \sync_clk_b_reg_n_0_[0][3]\,
      Q => Q(3),
      R => '0'
    );
\sync_clk_b_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => sd_clk_i,
      CE => '1',
      D => \sync_clk_b_reg_n_0_[0][4]\,
      Q => Q(4),
      R => '0'
    );
\sync_clk_b_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => sd_clk_i,
      CE => '1',
      D => \sync_clk_b_reg_n_0_[0][5]\,
      Q => Q(5),
      R => '0'
    );
\sync_clk_b_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => sd_clk_i,
      CE => '1',
      D => \sync_clk_b_reg_n_0_[0][6]\,
      Q => Q(6),
      R => '0'
    );
\sync_clk_b_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => sd_clk_i,
      CE => '1',
      D => \sync_clk_b_reg_n_0_[0][7]\,
      Q => Q(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_top_axi_sd_0_0_bistable_domain_cross__parameterized7\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    block_count_reg : in STD_LOGIC_VECTOR ( 15 downto 0 );
    CLK : in STD_LOGIC;
    rst_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_top_axi_sd_0_0_bistable_domain_cross__parameterized7\ : entity is "bistable_domain_cross";
end \microblaze_top_axi_sd_0_0_bistable_domain_cross__parameterized7\;

architecture STRUCTURE of \microblaze_top_axi_sd_0_0_bistable_domain_cross__parameterized7\ is
  signal \sync_clk_b_reg_n_0_[0][0]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][10]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][11]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][12]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][13]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][14]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][15]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][1]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][2]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][3]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][4]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][5]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][6]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][7]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][8]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][9]\ : STD_LOGIC;
begin
\sync_clk_b_reg[0][0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => block_count_reg(0),
      Q => \sync_clk_b_reg_n_0_[0][0]\
    );
\sync_clk_b_reg[0][10]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => block_count_reg(10),
      Q => \sync_clk_b_reg_n_0_[0][10]\
    );
\sync_clk_b_reg[0][11]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => block_count_reg(11),
      Q => \sync_clk_b_reg_n_0_[0][11]\
    );
\sync_clk_b_reg[0][12]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => block_count_reg(12),
      Q => \sync_clk_b_reg_n_0_[0][12]\
    );
\sync_clk_b_reg[0][13]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => block_count_reg(13),
      Q => \sync_clk_b_reg_n_0_[0][13]\
    );
\sync_clk_b_reg[0][14]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => block_count_reg(14),
      Q => \sync_clk_b_reg_n_0_[0][14]\
    );
\sync_clk_b_reg[0][15]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => block_count_reg(15),
      Q => \sync_clk_b_reg_n_0_[0][15]\
    );
\sync_clk_b_reg[0][1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => block_count_reg(1),
      Q => \sync_clk_b_reg_n_0_[0][1]\
    );
\sync_clk_b_reg[0][2]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => block_count_reg(2),
      Q => \sync_clk_b_reg_n_0_[0][2]\
    );
\sync_clk_b_reg[0][3]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => block_count_reg(3),
      Q => \sync_clk_b_reg_n_0_[0][3]\
    );
\sync_clk_b_reg[0][4]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => block_count_reg(4),
      Q => \sync_clk_b_reg_n_0_[0][4]\
    );
\sync_clk_b_reg[0][5]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => block_count_reg(5),
      Q => \sync_clk_b_reg_n_0_[0][5]\
    );
\sync_clk_b_reg[0][6]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => block_count_reg(6),
      Q => \sync_clk_b_reg_n_0_[0][6]\
    );
\sync_clk_b_reg[0][7]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => block_count_reg(7),
      Q => \sync_clk_b_reg_n_0_[0][7]\
    );
\sync_clk_b_reg[0][8]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => block_count_reg(8),
      Q => \sync_clk_b_reg_n_0_[0][8]\
    );
\sync_clk_b_reg[0][9]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => block_count_reg(9),
      Q => \sync_clk_b_reg_n_0_[0][9]\
    );
\sync_clk_b_reg[1][0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][0]\,
      Q => Q(0)
    );
\sync_clk_b_reg[1][10]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][10]\,
      Q => Q(10)
    );
\sync_clk_b_reg[1][11]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][11]\,
      Q => Q(11)
    );
\sync_clk_b_reg[1][12]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][12]\,
      Q => Q(12)
    );
\sync_clk_b_reg[1][13]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][13]\,
      Q => Q(13)
    );
\sync_clk_b_reg[1][14]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][14]\,
      Q => Q(14)
    );
\sync_clk_b_reg[1][15]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][15]\,
      Q => Q(15)
    );
\sync_clk_b_reg[1][1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][1]\,
      Q => Q(1)
    );
\sync_clk_b_reg[1][2]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][2]\,
      Q => Q(2)
    );
\sync_clk_b_reg[1][3]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][3]\,
      Q => Q(3)
    );
\sync_clk_b_reg[1][4]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][4]\,
      Q => Q(4)
    );
\sync_clk_b_reg[1][5]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][5]\,
      Q => Q(5)
    );
\sync_clk_b_reg[1][6]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][6]\,
      Q => Q(6)
    );
\sync_clk_b_reg[1][7]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][7]\,
      Q => Q(7)
    );
\sync_clk_b_reg[1][8]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][8]\,
      Q => Q(8)
    );
\sync_clk_b_reg[1][9]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][9]\,
      Q => Q(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_top_axi_sd_0_0_bistable_domain_cross__parameterized8\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    dma_addr_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    CLK : in STD_LOGIC;
    rst_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_top_axi_sd_0_0_bistable_domain_cross__parameterized8\ : entity is "bistable_domain_cross";
end \microblaze_top_axi_sd_0_0_bistable_domain_cross__parameterized8\;

architecture STRUCTURE of \microblaze_top_axi_sd_0_0_bistable_domain_cross__parameterized8\ is
  signal \sync_clk_b_reg_n_0_[0][0]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0][1]\ : STD_LOGIC;
begin
\sync_clk_b_reg[0][0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => dma_addr_reg(0),
      Q => \sync_clk_b_reg_n_0_[0][0]\
    );
\sync_clk_b_reg[0][1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => dma_addr_reg(1),
      Q => \sync_clk_b_reg_n_0_[0][1]\
    );
\sync_clk_b_reg[1][0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][0]\,
      Q => Q(0)
    );
\sync_clk_b_reg[1][1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0][1]\,
      Q => Q(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_top_axi_sd_0_0_edge_detect is
  port (
    toggle_clk_a0 : out STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk_i : in STD_LOGIC;
    rst_i : in STD_LOGIC;
    cmd_int_rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_top_axi_sd_0_0_edge_detect : entity is "edge_detect";
end microblaze_top_axi_sd_0_0_edge_detect;

architecture STRUCTURE of microblaze_top_axi_sd_0_0_edge_detect is
  signal p_1_in : STD_LOGIC;
  signal \sig_reg_reg_n_0_[0]\ : STD_LOGIC;
begin
\sig_reg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => cmd_int_rst,
      Q => \sig_reg_reg_n_0_[0]\
    );
\sig_reg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => \sig_reg_reg_n_0_[0]\,
      Q => p_1_in
    );
\toggle_clk_a_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => p_1_in,
      I1 => \sig_reg_reg_n_0_[0]\,
      I2 => D(0),
      O => toggle_clk_a0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_top_axi_sd_0_0_edge_detect_1 is
  port (
    toggle_clk_a0 : out STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk_i : in STD_LOGIC;
    rst_i : in STD_LOGIC;
    cmd_start : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_top_axi_sd_0_0_edge_detect_1 : entity is "edge_detect";
end microblaze_top_axi_sd_0_0_edge_detect_1;

architecture STRUCTURE of microblaze_top_axi_sd_0_0_edge_detect_1 is
  signal p_1_in : STD_LOGIC;
  signal \sig_reg_reg_n_0_[0]\ : STD_LOGIC;
begin
\sig_reg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => cmd_start,
      Q => \sig_reg_reg_n_0_[0]\
    );
\sig_reg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => \sig_reg_reg_n_0_[0]\,
      Q => p_1_in
    );
toggle_clk_a_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => p_1_in,
      I1 => \sig_reg_reg_n_0_[0]\,
      I2 => D(0),
      O => toggle_clk_a0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_top_axi_sd_0_0_edge_detect_3 is
  port (
    toggle_clk_a0 : out STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk_i : in STD_LOGIC;
    rst_i : in STD_LOGIC;
    data_int_rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_top_axi_sd_0_0_edge_detect_3 : entity is "edge_detect";
end microblaze_top_axi_sd_0_0_edge_detect_3;

architecture STRUCTURE of microblaze_top_axi_sd_0_0_edge_detect_3 is
  signal p_1_in : STD_LOGIC;
  signal \sig_reg_reg_n_0_[0]\ : STD_LOGIC;
begin
\sig_reg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => data_int_rst,
      Q => \sig_reg_reg_n_0_[0]\
    );
\sig_reg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => \sig_reg_reg_n_0_[0]\,
      Q => p_1_in
    );
\toggle_clk_a_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => p_1_in,
      I1 => \sig_reg_reg_n_0_[0]\,
      I2 => D(0),
      O => toggle_clk_a0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_top_axi_sd_0_0_generic_dpram is
  port (
    dout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    rd_clk : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    mem_reg_0 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    we : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_top_axi_sd_0_0_generic_dpram : entity is "generic_dpram";
end microblaze_top_axi_sd_0_0_generic_dpram;

architecture STRUCTURE of microblaze_top_axi_sd_0_0_generic_dpram is
  signal NLW_mem_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of mem_reg : label is "p0_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of mem_reg : label is "p0_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mem_reg : label is "{SYNTH-16 {cell *THIS*}} {SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_reg : label is 4096;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_reg : label is "u0/mem";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of mem_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of mem_reg : label is 511;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of mem_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of mem_reg : label is 31;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of mem_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of mem_reg : label is 511;
  attribute ram_offset : integer;
  attribute ram_offset of mem_reg : label is 384;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of mem_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of mem_reg : label is 31;
begin
mem_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13 downto 12) => B"11",
      ADDRARDADDR(11 downto 5) => Q(6 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(13 downto 12) => B"11",
      ADDRBWRADDR(11 downto 5) => mem_reg_0(6 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      CLKARDCLK => rd_clk,
      CLKBWRCLK => wr_clk,
      DIADI(15 downto 0) => din(15 downto 0),
      DIBDI(15 downto 0) => din(31 downto 16),
      DIPADIP(1 downto 0) => B"11",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 0) => dout(15 downto 0),
      DOBDO(15 downto 0) => dout(31 downto 16),
      DOPADOP(1 downto 0) => NLW_mem_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_mem_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => '1',
      ENBWREN => '1',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3) => we,
      WEBWE(2) => we,
      WEBWE(1) => we,
      WEBWE(0) => we
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_top_axi_sd_0_0_generic_dpram_10 is
  port (
    dout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    rd_clk : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    mem_reg_0 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    we : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_top_axi_sd_0_0_generic_dpram_10 : entity is "generic_dpram";
end microblaze_top_axi_sd_0_0_generic_dpram_10;

architecture STRUCTURE of microblaze_top_axi_sd_0_0_generic_dpram_10 is
  signal NLW_mem_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of mem_reg : label is "p0_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of mem_reg : label is "p0_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mem_reg : label is "{SYNTH-16 {cell *THIS*}} {SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_reg : label is 4096;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_reg : label is "u0/mem";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of mem_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of mem_reg : label is 511;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of mem_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of mem_reg : label is 31;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of mem_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of mem_reg : label is 511;
  attribute ram_offset : integer;
  attribute ram_offset of mem_reg : label is 384;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of mem_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of mem_reg : label is 31;
begin
mem_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13 downto 12) => B"11",
      ADDRARDADDR(11 downto 5) => Q(6 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(13 downto 12) => B"11",
      ADDRBWRADDR(11 downto 5) => mem_reg_0(6 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      CLKARDCLK => rd_clk,
      CLKBWRCLK => wr_clk,
      DIADI(15 downto 0) => din(15 downto 0),
      DIBDI(15 downto 0) => din(31 downto 16),
      DIPADIP(1 downto 0) => B"11",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 0) => dout(15 downto 0),
      DOBDO(15 downto 0) => dout(31 downto 16),
      DOPADOP(1 downto 0) => NLW_mem_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_mem_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => '1',
      ENBWREN => '1',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3) => we,
      WEBWE(2) => we,
      WEBWE(1) => we,
      WEBWE(0) => we
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_top_axi_sd_0_0_monostable_domain_cross is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    int_status_rst_i : out STD_LOGIC;
    toggle_clk_a0 : in STD_LOGIC;
    clk_i : in STD_LOGIC;
    rst_i : in STD_LOGIC;
    CLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_top_axi_sd_0_0_monostable_domain_cross : entity is "monostable_domain_cross";
end microblaze_top_axi_sd_0_0_monostable_domain_cross;

architecture STRUCTURE of microblaze_top_axi_sd_0_0_monostable_domain_cross is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_0_in : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[2]\ : STD_LOGIC;
begin
  D(0) <= \^d\(0);
sd_cmd_master0_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in,
      I1 => \sync_clk_b_reg_n_0_[2]\,
      O => int_status_rst_i
    );
\sync_clk_b_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => \^d\(0),
      Q => \sync_clk_b_reg_n_0_[0]\
    );
\sync_clk_b_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0]\,
      Q => p_0_in
    );
\sync_clk_b_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => p_0_in,
      Q => \sync_clk_b_reg_n_0_[2]\
    );
toggle_clk_a_reg: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => toggle_clk_a0,
      Q => \^d\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_top_axi_sd_0_0_monostable_domain_cross_0 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    cmd_with_data_start_i : out STD_LOGIC;
    start_i : out STD_LOGIC;
    toggle_clk_a0 : in STD_LOGIC;
    clk_i : in STD_LOGIC;
    rst_i : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    CLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_top_axi_sd_0_0_monostable_domain_cross_0 : entity is "monostable_domain_cross";
end microblaze_top_axi_sd_0_0_monostable_domain_cross_0;

architecture STRUCTURE of microblaze_top_axi_sd_0_0_monostable_domain_cross_0 is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_0_in : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[2]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of sd_cmd_master0_i_2 : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of sd_data_xfer_trig0_i_1 : label is "soft_lutpair263";
begin
  D(0) <= \^d\(0);
sd_cmd_master0_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in,
      I1 => \sync_clk_b_reg_n_0_[2]\,
      O => start_i
    );
sd_data_xfer_trig0_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6660"
    )
        port map (
      I0 => \sync_clk_b_reg_n_0_[2]\,
      I1 => p_0_in,
      I2 => Q(1),
      I3 => Q(0),
      O => cmd_with_data_start_i
    );
\sync_clk_b_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => \^d\(0),
      Q => \sync_clk_b_reg_n_0_[0]\
    );
\sync_clk_b_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0]\,
      Q => p_0_in
    );
\sync_clk_b_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => p_0_in,
      Q => \sync_clk_b_reg_n_0_[2]\
    );
toggle_clk_a_reg: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => toggle_clk_a0,
      Q => \^d\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_top_axi_sd_0_0_monostable_domain_cross_2 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    int_status_rst_i : out STD_LOGIC;
    toggle_clk_a0 : in STD_LOGIC;
    clk_i : in STD_LOGIC;
    rst_i : in STD_LOGIC;
    CLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_top_axi_sd_0_0_monostable_domain_cross_2 : entity is "monostable_domain_cross";
end microblaze_top_axi_sd_0_0_monostable_domain_cross_2;

architecture STRUCTURE of microblaze_top_axi_sd_0_0_monostable_domain_cross_2 is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_0_in : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[0]\ : STD_LOGIC;
  signal \sync_clk_b_reg_n_0_[2]\ : STD_LOGIC;
begin
  D(0) <= \^d\(0);
sd_data_master0_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in,
      I1 => \sync_clk_b_reg_n_0_[2]\,
      O => int_status_rst_i
    );
\sync_clk_b_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => \^d\(0),
      Q => \sync_clk_b_reg_n_0_[0]\
    );
\sync_clk_b_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => \sync_clk_b_reg_n_0_[0]\,
      Q => p_0_in
    );
\sync_clk_b_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_i,
      D => p_0_in,
      Q => \sync_clk_b_reg_n_0_[2]\
    );
toggle_clk_a_reg: unisim.vcomponents.FDCE
     port map (
      C => clk_i,
      CE => '1',
      CLR => rst_i,
      D => toggle_clk_a0,
      Q => \^d\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_top_axi_sd_0_0_sd_clock_divider is
  port (
    sd_clk : out STD_LOGIC;
    sd_clk_i : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_top_axi_sd_0_0_sd_clock_divider : entity is "sd_clock_divider";
end microblaze_top_axi_sd_0_0_sd_clock_divider;

architecture STRUCTURE of microblaze_top_axi_sd_0_0_sd_clock_divider is
  signal ClockDiv0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ClockDiv[7]_i_3_n_0\ : STD_LOGIC;
  signal ClockDiv_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal SD_CLK_O_i_1_n_0 : STD_LOGIC;
  signal SD_CLK_O_i_2_n_0 : STD_LOGIC;
  signal SD_CLK_O_i_3_n_0 : STD_LOGIC;
  signal SD_CLK_O_i_4_n_0 : STD_LOGIC;
  signal load : STD_LOGIC;
  signal \^sd_clk\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ClockDiv[1]_i_1\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \ClockDiv[2]_i_1\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \ClockDiv[3]_i_1\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \ClockDiv[4]_i_1\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \ClockDiv[7]_i_2\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of SD_CLK_O_i_4 : label is "soft_lutpair261";
begin
  sd_clk <= \^sd_clk\;
\ClockDiv[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ClockDiv_reg(0),
      O => ClockDiv0(0)
    );
\ClockDiv[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ClockDiv_reg(0),
      I1 => ClockDiv_reg(1),
      O => ClockDiv0(1)
    );
\ClockDiv[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => ClockDiv_reg(0),
      I1 => ClockDiv_reg(1),
      I2 => ClockDiv_reg(2),
      O => ClockDiv0(2)
    );
\ClockDiv[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => ClockDiv_reg(1),
      I1 => ClockDiv_reg(0),
      I2 => ClockDiv_reg(2),
      I3 => ClockDiv_reg(3),
      O => ClockDiv0(3)
    );
\ClockDiv[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => ClockDiv_reg(2),
      I1 => ClockDiv_reg(0),
      I2 => ClockDiv_reg(1),
      I3 => ClockDiv_reg(3),
      I4 => ClockDiv_reg(4),
      O => ClockDiv0(4)
    );
\ClockDiv[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => ClockDiv_reg(3),
      I1 => ClockDiv_reg(1),
      I2 => ClockDiv_reg(0),
      I3 => ClockDiv_reg(2),
      I4 => ClockDiv_reg(4),
      I5 => ClockDiv_reg(5),
      O => ClockDiv0(5)
    );
\ClockDiv[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ClockDiv[7]_i_3_n_0\,
      I1 => ClockDiv_reg(6),
      O => ClockDiv0(6)
    );
\ClockDiv[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000000000"
    )
        port map (
      I0 => Q(7),
      I1 => ClockDiv_reg(7),
      I2 => Q(6),
      I3 => ClockDiv_reg(6),
      I4 => SD_CLK_O_i_3_n_0,
      I5 => SD_CLK_O_i_2_n_0,
      O => load
    );
\ClockDiv[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \ClockDiv[7]_i_3_n_0\,
      I1 => ClockDiv_reg(6),
      I2 => ClockDiv_reg(7),
      O => ClockDiv0(7)
    );
\ClockDiv[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => ClockDiv_reg(5),
      I1 => ClockDiv_reg(3),
      I2 => ClockDiv_reg(1),
      I3 => ClockDiv_reg(0),
      I4 => ClockDiv_reg(2),
      I5 => ClockDiv_reg(4),
      O => \ClockDiv[7]_i_3_n_0\
    );
\ClockDiv_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sd_clk_i,
      CE => '1',
      D => ClockDiv0(0),
      Q => ClockDiv_reg(0),
      R => load
    );
\ClockDiv_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sd_clk_i,
      CE => '1',
      D => ClockDiv0(1),
      Q => ClockDiv_reg(1),
      R => load
    );
\ClockDiv_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sd_clk_i,
      CE => '1',
      D => ClockDiv0(2),
      Q => ClockDiv_reg(2),
      R => load
    );
\ClockDiv_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sd_clk_i,
      CE => '1',
      D => ClockDiv0(3),
      Q => ClockDiv_reg(3),
      R => load
    );
\ClockDiv_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => sd_clk_i,
      CE => '1',
      D => ClockDiv0(4),
      Q => ClockDiv_reg(4),
      R => load
    );
\ClockDiv_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => sd_clk_i,
      CE => '1',
      D => ClockDiv0(5),
      Q => ClockDiv_reg(5),
      R => load
    );
\ClockDiv_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => sd_clk_i,
      CE => '1',
      D => ClockDiv0(6),
      Q => ClockDiv_reg(6),
      R => load
    );
\ClockDiv_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => sd_clk_i,
      CE => '1',
      D => ClockDiv0(7),
      Q => ClockDiv_reg(7),
      R => load
    );
SD_CLK_O_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F708"
    )
        port map (
      I0 => SD_CLK_O_i_2_n_0,
      I1 => SD_CLK_O_i_3_n_0,
      I2 => SD_CLK_O_i_4_n_0,
      I3 => \^sd_clk\,
      O => SD_CLK_O_i_1_n_0
    );
SD_CLK_O_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => ClockDiv_reg(0),
      I1 => Q(0),
      I2 => Q(2),
      I3 => ClockDiv_reg(2),
      I4 => Q(1),
      I5 => ClockDiv_reg(1),
      O => SD_CLK_O_i_2_n_0
    );
SD_CLK_O_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => ClockDiv_reg(3),
      I1 => Q(3),
      I2 => Q(5),
      I3 => ClockDiv_reg(5),
      I4 => Q(4),
      I5 => ClockDiv_reg(4),
      O => SD_CLK_O_i_3_n_0
    );
SD_CLK_O_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => ClockDiv_reg(6),
      I1 => Q(6),
      I2 => ClockDiv_reg(7),
      I3 => Q(7),
      O => SD_CLK_O_i_4_n_0
    );
SD_CLK_O_reg: unisim.vcomponents.FDRE
     port map (
      C => sd_clk_i,
      CE => '1',
      D => SD_CLK_O_i_1_n_0,
      Q => \^sd_clk\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_top_axi_sd_0_0_sd_cmd_master is
  port (
    sd_clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    start_i : in STD_LOGIC;
    int_status_rst_i : in STD_LOGIC;
    setting_o : out STD_LOGIC_VECTOR ( 1 downto 0 );
    start_xfr_o : out STD_LOGIC;
    go_idle_o : out STD_LOGIC;
    cmd_o : out STD_LOGIC_VECTOR ( 39 downto 0 );
    response_i : in STD_LOGIC_VECTOR ( 119 downto 0 );
    crc_ok_i : in STD_LOGIC;
    index_ok_i : in STD_LOGIC;
    finish_i : in STD_LOGIC;
    busy_i : in STD_LOGIC;
    argument_i : in STD_LOGIC_VECTOR ( 31 downto 0 );
    command_i : in STD_LOGIC_VECTOR ( 13 downto 0 );
    timeout_i : in STD_LOGIC_VECTOR ( 23 downto 0 );
    int_status_o : out STD_LOGIC_VECTOR ( 4 downto 0 );
    response_0_o : out STD_LOGIC_VECTOR ( 31 downto 0 );
    response_1_o : out STD_LOGIC_VECTOR ( 31 downto 0 );
    response_2_o : out STD_LOGIC_VECTOR ( 31 downto 0 );
    response_3_o : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute EXECUTE : string;
  attribute EXECUTE of microblaze_top_axi_sd_0_0_sd_cmd_master : entity is "2'b01";
  attribute IDLE : string;
  attribute IDLE of microblaze_top_axi_sd_0_0_sd_cmd_master : entity is "2'b00";
  attribute INT_CMD_CC : integer;
  attribute INT_CMD_CC of microblaze_top_axi_sd_0_0_sd_cmd_master : entity is 0;
  attribute INT_CMD_CCRCE : integer;
  attribute INT_CMD_CCRCE of microblaze_top_axi_sd_0_0_sd_cmd_master : entity is 3;
  attribute INT_CMD_CIE : integer;
  attribute INT_CMD_CIE of microblaze_top_axi_sd_0_0_sd_cmd_master : entity is 4;
  attribute INT_CMD_CTE : integer;
  attribute INT_CMD_CTE of microblaze_top_axi_sd_0_0_sd_cmd_master : entity is 2;
  attribute INT_CMD_EI : integer;
  attribute INT_CMD_EI of microblaze_top_axi_sd_0_0_sd_cmd_master : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_top_axi_sd_0_0_sd_cmd_master : entity is "sd_cmd_master";
  attribute SIZE : integer;
  attribute SIZE of microblaze_top_axi_sd_0_0_sd_cmd_master : entity is 2;
end microblaze_top_axi_sd_0_0_sd_cmd_master;

architecture STRUCTURE of microblaze_top_axi_sd_0_0_sd_cmd_master is
  signal \<const0>\ : STD_LOGIC;
  signal \FSM_onehot_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[1]\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[2]\ : STD_LOGIC;
  signal busy_check : STD_LOGIC;
  signal \^cmd_o\ : STD_LOGIC_VECTOR ( 38 downto 0 );
  signal crc_check : STD_LOGIC;
  signal crc_check_reg_n_0 : STD_LOGIC;
  signal expect_response : STD_LOGIC;
  signal \^go_idle_o\ : STD_LOGIC;
  signal go_idle_o_i_10_n_0 : STD_LOGIC;
  signal go_idle_o_i_11_n_0 : STD_LOGIC;
  signal go_idle_o_i_12_n_0 : STD_LOGIC;
  signal go_idle_o_i_13_n_0 : STD_LOGIC;
  signal go_idle_o_i_14_n_0 : STD_LOGIC;
  signal go_idle_o_i_15_n_0 : STD_LOGIC;
  signal go_idle_o_i_16_n_0 : STD_LOGIC;
  signal go_idle_o_i_17_n_0 : STD_LOGIC;
  signal go_idle_o_i_18_n_0 : STD_LOGIC;
  signal go_idle_o_i_1_n_0 : STD_LOGIC;
  signal go_idle_o_i_20_n_0 : STD_LOGIC;
  signal go_idle_o_i_21_n_0 : STD_LOGIC;
  signal go_idle_o_i_22_n_0 : STD_LOGIC;
  signal go_idle_o_i_23_n_0 : STD_LOGIC;
  signal go_idle_o_i_24_n_0 : STD_LOGIC;
  signal go_idle_o_i_25_n_0 : STD_LOGIC;
  signal go_idle_o_i_26_n_0 : STD_LOGIC;
  signal go_idle_o_i_27_n_0 : STD_LOGIC;
  signal go_idle_o_i_28_n_0 : STD_LOGIC;
  signal go_idle_o_i_29_n_0 : STD_LOGIC;
  signal go_idle_o_i_2_n_0 : STD_LOGIC;
  signal go_idle_o_i_30_n_0 : STD_LOGIC;
  signal go_idle_o_i_31_n_0 : STD_LOGIC;
  signal go_idle_o_i_32_n_0 : STD_LOGIC;
  signal go_idle_o_i_33_n_0 : STD_LOGIC;
  signal go_idle_o_i_34_n_0 : STD_LOGIC;
  signal go_idle_o_i_35_n_0 : STD_LOGIC;
  signal go_idle_o_i_4_n_0 : STD_LOGIC;
  signal go_idle_o_i_5_n_0 : STD_LOGIC;
  signal go_idle_o_i_7_n_0 : STD_LOGIC;
  signal go_idle_o_i_8_n_0 : STD_LOGIC;
  signal go_idle_o_i_9_n_0 : STD_LOGIC;
  signal go_idle_o_reg_i_19_n_0 : STD_LOGIC;
  signal go_idle_o_reg_i_19_n_1 : STD_LOGIC;
  signal go_idle_o_reg_i_19_n_2 : STD_LOGIC;
  signal go_idle_o_reg_i_19_n_3 : STD_LOGIC;
  signal go_idle_o_reg_i_3_n_0 : STD_LOGIC;
  signal go_idle_o_reg_i_3_n_1 : STD_LOGIC;
  signal go_idle_o_reg_i_3_n_2 : STD_LOGIC;
  signal go_idle_o_reg_i_3_n_3 : STD_LOGIC;
  signal go_idle_o_reg_i_6_n_0 : STD_LOGIC;
  signal go_idle_o_reg_i_6_n_1 : STD_LOGIC;
  signal go_idle_o_reg_i_6_n_2 : STD_LOGIC;
  signal go_idle_o_reg_i_6_n_3 : STD_LOGIC;
  signal in10 : STD_LOGIC_VECTOR ( 23 downto 1 );
  signal index_check : STD_LOGIC;
  signal \int_status_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \int_status_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \int_status_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \int_status_reg[1]_i_3_n_0\ : STD_LOGIC;
  signal \int_status_reg[1]_i_4_n_0\ : STD_LOGIC;
  signal \int_status_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \int_status_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \int_status_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \int_status_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \int_status_reg[4]_i_3_n_0\ : STD_LOGIC;
  signal \int_status_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \int_status_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \int_status_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \int_status_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \int_status_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal next_state1 : STD_LOGIC;
  signal \response_0_o[31]_i_1_n_0\ : STD_LOGIC;
  signal \response_0_o[31]_i_2_n_0\ : STD_LOGIC;
  signal \^response_3_o\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \^setting_o\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^start_xfr_o\ : STD_LOGIC;
  signal start_xfr_o_i_1_n_0 : STD_LOGIC;
  signal timeout_reg : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal watchdog : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \watchdog[0]_i_1_n_0\ : STD_LOGIC;
  signal \watchdog[10]_i_1_n_0\ : STD_LOGIC;
  signal \watchdog[11]_i_1_n_0\ : STD_LOGIC;
  signal \watchdog[12]_i_1_n_0\ : STD_LOGIC;
  signal \watchdog[13]_i_1_n_0\ : STD_LOGIC;
  signal \watchdog[14]_i_1_n_0\ : STD_LOGIC;
  signal \watchdog[15]_i_1_n_0\ : STD_LOGIC;
  signal \watchdog[16]_i_1_n_0\ : STD_LOGIC;
  signal \watchdog[17]_i_1_n_0\ : STD_LOGIC;
  signal \watchdog[18]_i_1_n_0\ : STD_LOGIC;
  signal \watchdog[19]_i_1_n_0\ : STD_LOGIC;
  signal \watchdog[1]_i_1_n_0\ : STD_LOGIC;
  signal \watchdog[20]_i_1_n_0\ : STD_LOGIC;
  signal \watchdog[21]_i_1_n_0\ : STD_LOGIC;
  signal \watchdog[22]_i_1_n_0\ : STD_LOGIC;
  signal \watchdog[23]_i_1_n_0\ : STD_LOGIC;
  signal \watchdog[23]_i_2_n_0\ : STD_LOGIC;
  signal \watchdog[2]_i_1_n_0\ : STD_LOGIC;
  signal \watchdog[3]_i_1_n_0\ : STD_LOGIC;
  signal \watchdog[4]_i_1_n_0\ : STD_LOGIC;
  signal \watchdog[5]_i_1_n_0\ : STD_LOGIC;
  signal \watchdog[6]_i_1_n_0\ : STD_LOGIC;
  signal \watchdog[7]_i_1_n_0\ : STD_LOGIC;
  signal \watchdog[8]_i_1_n_0\ : STD_LOGIC;
  signal \watchdog[9]_i_1_n_0\ : STD_LOGIC;
  signal \watchdog_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \watchdog_reg[12]_i_2_n_1\ : STD_LOGIC;
  signal \watchdog_reg[12]_i_2_n_2\ : STD_LOGIC;
  signal \watchdog_reg[12]_i_2_n_3\ : STD_LOGIC;
  signal \watchdog_reg[16]_i_2_n_0\ : STD_LOGIC;
  signal \watchdog_reg[16]_i_2_n_1\ : STD_LOGIC;
  signal \watchdog_reg[16]_i_2_n_2\ : STD_LOGIC;
  signal \watchdog_reg[16]_i_2_n_3\ : STD_LOGIC;
  signal \watchdog_reg[20]_i_2_n_0\ : STD_LOGIC;
  signal \watchdog_reg[20]_i_2_n_1\ : STD_LOGIC;
  signal \watchdog_reg[20]_i_2_n_2\ : STD_LOGIC;
  signal \watchdog_reg[20]_i_2_n_3\ : STD_LOGIC;
  signal \watchdog_reg[23]_i_3_n_2\ : STD_LOGIC;
  signal \watchdog_reg[23]_i_3_n_3\ : STD_LOGIC;
  signal \watchdog_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \watchdog_reg[4]_i_2_n_1\ : STD_LOGIC;
  signal \watchdog_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \watchdog_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \watchdog_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \watchdog_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \watchdog_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \watchdog_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal NLW_go_idle_o_reg_i_19_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_go_idle_o_reg_i_3_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_go_idle_o_reg_i_6_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_watchdog_reg[23]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_watchdog_reg[23]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_state[1]_i_1\ : label is "soft_lutpair1";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[0]\ : label is "EXECUTE:010,BUSY_CHECK:100,IDLE:001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[1]\ : label is "EXECUTE:010,BUSY_CHECK:100,IDLE:001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[2]\ : label is "EXECUTE:010,BUSY_CHECK:100,IDLE:001";
  attribute SOFT_HLUTNM of go_idle_o_i_1 : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of go_idle_o_i_2 : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \int_status_o[0]_INST_0\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \int_status_o[1]_INST_0\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \int_status_o[2]_INST_0\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \int_status_o[3]_INST_0\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \int_status_o[4]_INST_0\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \int_status_reg[1]_i_3\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \int_status_reg[4]_i_2\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \int_status_reg[4]_i_3\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \response_0_o[31]_i_2\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \watchdog[0]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \watchdog[10]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \watchdog[11]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \watchdog[12]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \watchdog[13]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \watchdog[14]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \watchdog[15]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \watchdog[16]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \watchdog[17]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \watchdog[18]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \watchdog[19]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \watchdog[1]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \watchdog[20]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \watchdog[21]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \watchdog[22]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \watchdog[23]_i_2\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \watchdog[2]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \watchdog[3]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \watchdog[4]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \watchdog[5]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \watchdog[6]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \watchdog[7]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \watchdog[8]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \watchdog[9]_i_1\ : label is "soft_lutpair13";
begin
  cmd_o(39) <= \<const0>\;
  cmd_o(38 downto 0) <= \^cmd_o\(38 downto 0);
  go_idle_o <= \^go_idle_o\;
  response_3_o(31 downto 8) <= \^response_3_o\(31 downto 8);
  response_3_o(7) <= \<const0>\;
  response_3_o(6) <= \<const0>\;
  response_3_o(5) <= \<const0>\;
  response_3_o(4) <= \<const0>\;
  response_3_o(3) <= \<const0>\;
  response_3_o(2) <= \<const0>\;
  response_3_o(1) <= \<const0>\;
  response_3_o(0) <= \<const0>\;
  setting_o(1 downto 0) <= \^setting_o\(1 downto 0);
  start_xfr_o <= \^start_xfr_o\;
\FSM_onehot_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F8FFFF88F888F8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[1]\,
      I1 => next_state1,
      I2 => \FSM_onehot_state_reg_n_0_[2]\,
      I3 => busy_i,
      I4 => start_i,
      I5 => crc_check,
      O => \FSM_onehot_state[0]_i_1_n_0\
    );
\FSM_onehot_state[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => busy_check,
      I1 => finish_i,
      I2 => \^go_idle_o\,
      O => next_state1
    );
\FSM_onehot_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF101010"
    )
        port map (
      I0 => finish_i,
      I1 => \^go_idle_o\,
      I2 => \FSM_onehot_state_reg_n_0_[1]\,
      I3 => start_i,
      I4 => crc_check,
      O => \FSM_onehot_state[1]_i_1_n_0\
    );
\FSM_onehot_state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF080008000800"
    )
        port map (
      I0 => busy_check,
      I1 => finish_i,
      I2 => \^go_idle_o\,
      I3 => \FSM_onehot_state_reg_n_0_[1]\,
      I4 => \FSM_onehot_state_reg_n_0_[2]\,
      I5 => busy_i,
      O => \FSM_onehot_state[2]_i_1_n_0\
    );
\FSM_onehot_state_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => sd_clk,
      CE => '1',
      D => \FSM_onehot_state[0]_i_1_n_0\,
      PRE => rst,
      Q => crc_check
    );
\FSM_onehot_state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => \FSM_onehot_state[1]_i_1_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[1]\
    );
\FSM_onehot_state_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => \FSM_onehot_state[2]_i_1_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[2]\
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
busy_check_reg: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => crc_check,
      CLR => rst,
      D => command_i(2),
      Q => busy_check
    );
\cmd_o_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => crc_check,
      CLR => rst,
      D => argument_i(0),
      Q => \^cmd_o\(0)
    );
\cmd_o_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => crc_check,
      CLR => rst,
      D => argument_i(10),
      Q => \^cmd_o\(10)
    );
\cmd_o_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => crc_check,
      CLR => rst,
      D => argument_i(11),
      Q => \^cmd_o\(11)
    );
\cmd_o_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => crc_check,
      CLR => rst,
      D => argument_i(12),
      Q => \^cmd_o\(12)
    );
\cmd_o_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => crc_check,
      CLR => rst,
      D => argument_i(13),
      Q => \^cmd_o\(13)
    );
\cmd_o_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => crc_check,
      CLR => rst,
      D => argument_i(14),
      Q => \^cmd_o\(14)
    );
\cmd_o_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => crc_check,
      CLR => rst,
      D => argument_i(15),
      Q => \^cmd_o\(15)
    );
\cmd_o_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => crc_check,
      CLR => rst,
      D => argument_i(16),
      Q => \^cmd_o\(16)
    );
\cmd_o_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => crc_check,
      CLR => rst,
      D => argument_i(17),
      Q => \^cmd_o\(17)
    );
\cmd_o_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => crc_check,
      CLR => rst,
      D => argument_i(18),
      Q => \^cmd_o\(18)
    );
\cmd_o_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => crc_check,
      CLR => rst,
      D => argument_i(19),
      Q => \^cmd_o\(19)
    );
\cmd_o_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => crc_check,
      CLR => rst,
      D => argument_i(1),
      Q => \^cmd_o\(1)
    );
\cmd_o_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => crc_check,
      CLR => rst,
      D => argument_i(20),
      Q => \^cmd_o\(20)
    );
\cmd_o_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => crc_check,
      CLR => rst,
      D => argument_i(21),
      Q => \^cmd_o\(21)
    );
\cmd_o_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => crc_check,
      CLR => rst,
      D => argument_i(22),
      Q => \^cmd_o\(22)
    );
\cmd_o_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => crc_check,
      CLR => rst,
      D => argument_i(23),
      Q => \^cmd_o\(23)
    );
\cmd_o_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => crc_check,
      CLR => rst,
      D => argument_i(24),
      Q => \^cmd_o\(24)
    );
\cmd_o_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => crc_check,
      CLR => rst,
      D => argument_i(25),
      Q => \^cmd_o\(25)
    );
\cmd_o_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => crc_check,
      CLR => rst,
      D => argument_i(26),
      Q => \^cmd_o\(26)
    );
\cmd_o_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => crc_check,
      CLR => rst,
      D => argument_i(27),
      Q => \^cmd_o\(27)
    );
\cmd_o_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => crc_check,
      CLR => rst,
      D => argument_i(28),
      Q => \^cmd_o\(28)
    );
\cmd_o_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => crc_check,
      CLR => rst,
      D => argument_i(29),
      Q => \^cmd_o\(29)
    );
\cmd_o_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => crc_check,
      CLR => rst,
      D => argument_i(2),
      Q => \^cmd_o\(2)
    );
\cmd_o_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => crc_check,
      CLR => rst,
      D => argument_i(30),
      Q => \^cmd_o\(30)
    );
\cmd_o_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => crc_check,
      CLR => rst,
      D => argument_i(31),
      Q => \^cmd_o\(31)
    );
\cmd_o_reg[32]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => crc_check,
      CLR => rst,
      D => command_i(8),
      Q => \^cmd_o\(32)
    );
\cmd_o_reg[33]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => crc_check,
      CLR => rst,
      D => command_i(9),
      Q => \^cmd_o\(33)
    );
\cmd_o_reg[34]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => crc_check,
      CLR => rst,
      D => command_i(10),
      Q => \^cmd_o\(34)
    );
\cmd_o_reg[35]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => crc_check,
      CLR => rst,
      D => command_i(11),
      Q => \^cmd_o\(35)
    );
\cmd_o_reg[36]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => crc_check,
      CLR => rst,
      D => command_i(12),
      Q => \^cmd_o\(36)
    );
\cmd_o_reg[37]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => crc_check,
      CLR => rst,
      D => command_i(13),
      Q => \^cmd_o\(37)
    );
\cmd_o_reg[38]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => crc_check,
      CLR => rst,
      D => '1',
      Q => \^cmd_o\(38)
    );
\cmd_o_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => crc_check,
      CLR => rst,
      D => argument_i(3),
      Q => \^cmd_o\(3)
    );
\cmd_o_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => crc_check,
      CLR => rst,
      D => argument_i(4),
      Q => \^cmd_o\(4)
    );
\cmd_o_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => crc_check,
      CLR => rst,
      D => argument_i(5),
      Q => \^cmd_o\(5)
    );
\cmd_o_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => crc_check,
      CLR => rst,
      D => argument_i(6),
      Q => \^cmd_o\(6)
    );
\cmd_o_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => crc_check,
      CLR => rst,
      D => argument_i(7),
      Q => \^cmd_o\(7)
    );
\cmd_o_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => crc_check,
      CLR => rst,
      D => argument_i(8),
      Q => \^cmd_o\(8)
    );
\cmd_o_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => crc_check,
      CLR => rst,
      D => argument_i(9),
      Q => \^cmd_o\(9)
    );
crc_check_reg: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => crc_check,
      CLR => rst,
      D => command_i(3),
      Q => crc_check_reg_n_0
    );
expect_response_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => command_i(1),
      I1 => command_i(0),
      O => expect_response
    );
expect_response_reg: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => crc_check,
      CLR => rst,
      D => expect_response,
      Q => \^setting_o\(0)
    );
go_idle_o_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F1F0"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[2]\,
      I1 => crc_check,
      I2 => go_idle_o_i_2_n_0,
      I3 => \^go_idle_o\,
      O => go_idle_o_i_1_n_0
    );
go_idle_o_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => watchdog(16),
      I1 => timeout_reg(16),
      I2 => timeout_reg(17),
      I3 => watchdog(17),
      O => go_idle_o_i_10_n_0
    );
go_idle_o_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => timeout_reg(23),
      I1 => watchdog(23),
      I2 => timeout_reg(22),
      I3 => watchdog(22),
      O => go_idle_o_i_11_n_0
    );
go_idle_o_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => timeout_reg(21),
      I1 => watchdog(21),
      I2 => timeout_reg(20),
      I3 => watchdog(20),
      O => go_idle_o_i_12_n_0
    );
go_idle_o_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => timeout_reg(19),
      I1 => watchdog(19),
      I2 => timeout_reg(18),
      I3 => watchdog(18),
      O => go_idle_o_i_13_n_0
    );
go_idle_o_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => timeout_reg(17),
      I1 => watchdog(17),
      I2 => timeout_reg(16),
      I3 => watchdog(16),
      O => go_idle_o_i_14_n_0
    );
go_idle_o_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => timeout_reg(10),
      I1 => timeout_reg(11),
      I2 => timeout_reg(12),
      I3 => timeout_reg(13),
      I4 => timeout_reg(23),
      I5 => timeout_reg(22),
      O => go_idle_o_i_15_n_0
    );
go_idle_o_i_16: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => timeout_reg(17),
      I1 => timeout_reg(16),
      I2 => timeout_reg(15),
      I3 => timeout_reg(14),
      O => go_idle_o_i_16_n_0
    );
go_idle_o_i_17: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => timeout_reg(7),
      I1 => timeout_reg(6),
      I2 => timeout_reg(5),
      I3 => timeout_reg(4),
      O => go_idle_o_i_17_n_0
    );
go_idle_o_i_18: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => timeout_reg(3),
      I1 => timeout_reg(2),
      I2 => timeout_reg(1),
      I3 => timeout_reg(0),
      O => go_idle_o_i_18_n_0
    );
go_idle_o_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8880"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[1]\,
      I1 => go_idle_o_reg_i_3_n_0,
      I2 => go_idle_o_i_4_n_0,
      I3 => go_idle_o_i_5_n_0,
      O => go_idle_o_i_2_n_0
    );
go_idle_o_i_20: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => watchdog(14),
      I1 => timeout_reg(14),
      I2 => timeout_reg(15),
      I3 => watchdog(15),
      O => go_idle_o_i_20_n_0
    );
go_idle_o_i_21: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => watchdog(12),
      I1 => timeout_reg(12),
      I2 => timeout_reg(13),
      I3 => watchdog(13),
      O => go_idle_o_i_21_n_0
    );
go_idle_o_i_22: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => watchdog(10),
      I1 => timeout_reg(10),
      I2 => timeout_reg(11),
      I3 => watchdog(11),
      O => go_idle_o_i_22_n_0
    );
go_idle_o_i_23: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => watchdog(8),
      I1 => timeout_reg(8),
      I2 => timeout_reg(9),
      I3 => watchdog(9),
      O => go_idle_o_i_23_n_0
    );
go_idle_o_i_24: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => timeout_reg(15),
      I1 => watchdog(15),
      I2 => timeout_reg(14),
      I3 => watchdog(14),
      O => go_idle_o_i_24_n_0
    );
go_idle_o_i_25: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => timeout_reg(13),
      I1 => watchdog(13),
      I2 => timeout_reg(12),
      I3 => watchdog(12),
      O => go_idle_o_i_25_n_0
    );
go_idle_o_i_26: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => timeout_reg(11),
      I1 => watchdog(11),
      I2 => timeout_reg(10),
      I3 => watchdog(10),
      O => go_idle_o_i_26_n_0
    );
go_idle_o_i_27: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => timeout_reg(9),
      I1 => watchdog(9),
      I2 => timeout_reg(8),
      I3 => watchdog(8),
      O => go_idle_o_i_27_n_0
    );
go_idle_o_i_28: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => watchdog(6),
      I1 => timeout_reg(6),
      I2 => timeout_reg(7),
      I3 => watchdog(7),
      O => go_idle_o_i_28_n_0
    );
go_idle_o_i_29: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => watchdog(4),
      I1 => timeout_reg(4),
      I2 => timeout_reg(5),
      I3 => watchdog(5),
      O => go_idle_o_i_29_n_0
    );
go_idle_o_i_30: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => watchdog(2),
      I1 => timeout_reg(2),
      I2 => timeout_reg(3),
      I3 => watchdog(3),
      O => go_idle_o_i_30_n_0
    );
go_idle_o_i_31: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => watchdog(0),
      I1 => timeout_reg(0),
      I2 => timeout_reg(1),
      I3 => watchdog(1),
      O => go_idle_o_i_31_n_0
    );
go_idle_o_i_32: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => timeout_reg(7),
      I1 => watchdog(7),
      I2 => timeout_reg(6),
      I3 => watchdog(6),
      O => go_idle_o_i_32_n_0
    );
go_idle_o_i_33: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => timeout_reg(5),
      I1 => watchdog(5),
      I2 => timeout_reg(4),
      I3 => watchdog(4),
      O => go_idle_o_i_33_n_0
    );
go_idle_o_i_34: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => timeout_reg(3),
      I1 => watchdog(3),
      I2 => timeout_reg(2),
      I3 => watchdog(2),
      O => go_idle_o_i_34_n_0
    );
go_idle_o_i_35: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => timeout_reg(1),
      I1 => watchdog(1),
      I2 => timeout_reg(0),
      I3 => watchdog(0),
      O => go_idle_o_i_35_n_0
    );
go_idle_o_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => go_idle_o_i_15_n_0,
      I1 => timeout_reg(18),
      I2 => timeout_reg(19),
      I3 => timeout_reg(20),
      I4 => timeout_reg(21),
      O => go_idle_o_i_4_n_0
    );
go_idle_o_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => go_idle_o_i_16_n_0,
      I1 => go_idle_o_i_17_n_0,
      I2 => go_idle_o_i_18_n_0,
      I3 => timeout_reg(8),
      I4 => timeout_reg(9),
      O => go_idle_o_i_5_n_0
    );
go_idle_o_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => watchdog(22),
      I1 => timeout_reg(22),
      I2 => timeout_reg(23),
      I3 => watchdog(23),
      O => go_idle_o_i_7_n_0
    );
go_idle_o_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => watchdog(20),
      I1 => timeout_reg(20),
      I2 => timeout_reg(21),
      I3 => watchdog(21),
      O => go_idle_o_i_8_n_0
    );
go_idle_o_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => watchdog(18),
      I1 => timeout_reg(18),
      I2 => timeout_reg(19),
      I3 => watchdog(19),
      O => go_idle_o_i_9_n_0
    );
go_idle_o_reg: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => go_idle_o_i_1_n_0,
      Q => \^go_idle_o\
    );
go_idle_o_reg_i_19: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => go_idle_o_reg_i_19_n_0,
      CO(2) => go_idle_o_reg_i_19_n_1,
      CO(1) => go_idle_o_reg_i_19_n_2,
      CO(0) => go_idle_o_reg_i_19_n_3,
      CYINIT => '1',
      DI(3) => go_idle_o_i_28_n_0,
      DI(2) => go_idle_o_i_29_n_0,
      DI(1) => go_idle_o_i_30_n_0,
      DI(0) => go_idle_o_i_31_n_0,
      O(3 downto 0) => NLW_go_idle_o_reg_i_19_O_UNCONNECTED(3 downto 0),
      S(3) => go_idle_o_i_32_n_0,
      S(2) => go_idle_o_i_33_n_0,
      S(1) => go_idle_o_i_34_n_0,
      S(0) => go_idle_o_i_35_n_0
    );
go_idle_o_reg_i_3: unisim.vcomponents.CARRY4
     port map (
      CI => go_idle_o_reg_i_6_n_0,
      CO(3) => go_idle_o_reg_i_3_n_0,
      CO(2) => go_idle_o_reg_i_3_n_1,
      CO(1) => go_idle_o_reg_i_3_n_2,
      CO(0) => go_idle_o_reg_i_3_n_3,
      CYINIT => '0',
      DI(3) => go_idle_o_i_7_n_0,
      DI(2) => go_idle_o_i_8_n_0,
      DI(1) => go_idle_o_i_9_n_0,
      DI(0) => go_idle_o_i_10_n_0,
      O(3 downto 0) => NLW_go_idle_o_reg_i_3_O_UNCONNECTED(3 downto 0),
      S(3) => go_idle_o_i_11_n_0,
      S(2) => go_idle_o_i_12_n_0,
      S(1) => go_idle_o_i_13_n_0,
      S(0) => go_idle_o_i_14_n_0
    );
go_idle_o_reg_i_6: unisim.vcomponents.CARRY4
     port map (
      CI => go_idle_o_reg_i_19_n_0,
      CO(3) => go_idle_o_reg_i_6_n_0,
      CO(2) => go_idle_o_reg_i_6_n_1,
      CO(1) => go_idle_o_reg_i_6_n_2,
      CO(0) => go_idle_o_reg_i_6_n_3,
      CYINIT => '0',
      DI(3) => go_idle_o_i_20_n_0,
      DI(2) => go_idle_o_i_21_n_0,
      DI(1) => go_idle_o_i_22_n_0,
      DI(0) => go_idle_o_i_23_n_0,
      O(3 downto 0) => NLW_go_idle_o_reg_i_6_O_UNCONNECTED(3 downto 0),
      S(3) => go_idle_o_i_24_n_0,
      S(2) => go_idle_o_i_25_n_0,
      S(1) => go_idle_o_i_26_n_0,
      S(0) => go_idle_o_i_27_n_0
    );
index_check_reg: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => crc_check,
      CLR => rst,
      D => command_i(4),
      Q => index_check
    );
\int_status_o[0]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => crc_check,
      I1 => \int_status_reg_reg_n_0_[0]\,
      O => int_status_o(0)
    );
\int_status_o[1]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => crc_check,
      I1 => \int_status_reg_reg_n_0_[1]\,
      O => int_status_o(1)
    );
\int_status_o[2]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => crc_check,
      I1 => \int_status_reg_reg_n_0_[2]\,
      O => int_status_o(2)
    );
\int_status_o[3]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => crc_check,
      I1 => \int_status_reg_reg_n_0_[3]\,
      O => int_status_o(3)
    );
\int_status_o[4]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => crc_check,
      I1 => \int_status_reg_reg_n_0_[4]\,
      O => int_status_o(4)
    );
\int_status_reg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000ABBB0000A888"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[1]\,
      I1 => \response_0_o[31]_i_2_n_0\,
      I2 => crc_check,
      I3 => start_i,
      I4 => int_status_rst_i,
      I5 => \int_status_reg_reg_n_0_[0]\,
      O => \int_status_reg[0]_i_1_n_0\
    );
\int_status_reg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAABBBAAAAA888"
    )
        port map (
      I0 => \int_status_reg[4]_i_2_n_0\,
      I1 => go_idle_o_i_2_n_0,
      I2 => \int_status_reg[1]_i_2_n_0\,
      I3 => \int_status_reg[1]_i_3_n_0\,
      I4 => \int_status_reg[1]_i_4_n_0\,
      I5 => \int_status_reg_reg_n_0_[1]\,
      O => \int_status_reg[1]_i_1_n_0\
    );
\int_status_reg[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => index_check,
      I1 => index_ok_i,
      O => \int_status_reg[1]_i_2_n_0\
    );
\int_status_reg[1]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[1]\,
      I1 => finish_i,
      O => \int_status_reg[1]_i_3_n_0\
    );
\int_status_reg[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0080"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[1]\,
      I1 => finish_i,
      I2 => crc_check_reg_n_0,
      I3 => crc_ok_i,
      I4 => \int_status_reg[4]_i_3_n_0\,
      O => \int_status_reg[1]_i_4_n_0\
    );
\int_status_reg[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000ABBB0000A888"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[1]\,
      I1 => go_idle_o_i_2_n_0,
      I2 => crc_check,
      I3 => start_i,
      I4 => int_status_rst_i,
      I5 => \int_status_reg_reg_n_0_[2]\,
      O => \int_status_reg[2]_i_1_n_0\
    );
\int_status_reg[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAFFBFAAAA0080"
    )
        port map (
      I0 => \int_status_reg[4]_i_2_n_0\,
      I1 => \response_0_o[31]_i_2_n_0\,
      I2 => crc_check_reg_n_0,
      I3 => crc_ok_i,
      I4 => \int_status_reg[4]_i_3_n_0\,
      I5 => \int_status_reg_reg_n_0_[3]\,
      O => \int_status_reg[3]_i_1_n_0\
    );
\int_status_reg[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAFFBFAAAA0080"
    )
        port map (
      I0 => \int_status_reg[4]_i_2_n_0\,
      I1 => \response_0_o[31]_i_2_n_0\,
      I2 => index_check,
      I3 => index_ok_i,
      I4 => \int_status_reg[4]_i_3_n_0\,
      I5 => \int_status_reg_reg_n_0_[4]\,
      O => \int_status_reg[4]_i_1_n_0\
    );
\int_status_reg[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[1]\,
      I1 => int_status_rst_i,
      O => \int_status_reg[4]_i_2_n_0\
    );
\int_status_reg[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => int_status_rst_i,
      I1 => start_i,
      I2 => crc_check,
      O => \int_status_reg[4]_i_3_n_0\
    );
\int_status_reg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => \int_status_reg[0]_i_1_n_0\,
      Q => \int_status_reg_reg_n_0_[0]\
    );
\int_status_reg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => \int_status_reg[1]_i_1_n_0\,
      Q => \int_status_reg_reg_n_0_[1]\
    );
\int_status_reg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => \int_status_reg[2]_i_1_n_0\,
      Q => \int_status_reg_reg_n_0_[2]\
    );
\int_status_reg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => \int_status_reg[3]_i_1_n_0\,
      Q => \int_status_reg_reg_n_0_[3]\
    );
\int_status_reg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => \int_status_reg[4]_i_1_n_0\,
      Q => \int_status_reg_reg_n_0_[4]\
    );
long_response_reg: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => crc_check,
      CLR => rst,
      D => command_i(1),
      Q => \^setting_o\(1)
    );
\response_0_o[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \response_0_o[31]_i_2_n_0\,
      I1 => \^setting_o\(0),
      O => \response_0_o[31]_i_1_n_0\
    );
\response_0_o[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08080888"
    )
        port map (
      I0 => finish_i,
      I1 => \FSM_onehot_state_reg_n_0_[1]\,
      I2 => go_idle_o_reg_i_3_n_0,
      I3 => go_idle_o_i_4_n_0,
      I4 => go_idle_o_i_5_n_0,
      O => \response_0_o[31]_i_2_n_0\
    );
\response_0_o_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_0_o[31]_i_1_n_0\,
      CLR => rst,
      D => response_i(88),
      Q => response_0_o(0)
    );
\response_0_o_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_0_o[31]_i_1_n_0\,
      CLR => rst,
      D => response_i(98),
      Q => response_0_o(10)
    );
\response_0_o_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_0_o[31]_i_1_n_0\,
      CLR => rst,
      D => response_i(99),
      Q => response_0_o(11)
    );
\response_0_o_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_0_o[31]_i_1_n_0\,
      CLR => rst,
      D => response_i(100),
      Q => response_0_o(12)
    );
\response_0_o_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_0_o[31]_i_1_n_0\,
      CLR => rst,
      D => response_i(101),
      Q => response_0_o(13)
    );
\response_0_o_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_0_o[31]_i_1_n_0\,
      CLR => rst,
      D => response_i(102),
      Q => response_0_o(14)
    );
\response_0_o_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_0_o[31]_i_1_n_0\,
      CLR => rst,
      D => response_i(103),
      Q => response_0_o(15)
    );
\response_0_o_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_0_o[31]_i_1_n_0\,
      CLR => rst,
      D => response_i(104),
      Q => response_0_o(16)
    );
\response_0_o_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_0_o[31]_i_1_n_0\,
      CLR => rst,
      D => response_i(105),
      Q => response_0_o(17)
    );
\response_0_o_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_0_o[31]_i_1_n_0\,
      CLR => rst,
      D => response_i(106),
      Q => response_0_o(18)
    );
\response_0_o_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_0_o[31]_i_1_n_0\,
      CLR => rst,
      D => response_i(107),
      Q => response_0_o(19)
    );
\response_0_o_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_0_o[31]_i_1_n_0\,
      CLR => rst,
      D => response_i(89),
      Q => response_0_o(1)
    );
\response_0_o_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_0_o[31]_i_1_n_0\,
      CLR => rst,
      D => response_i(108),
      Q => response_0_o(20)
    );
\response_0_o_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_0_o[31]_i_1_n_0\,
      CLR => rst,
      D => response_i(109),
      Q => response_0_o(21)
    );
\response_0_o_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_0_o[31]_i_1_n_0\,
      CLR => rst,
      D => response_i(110),
      Q => response_0_o(22)
    );
\response_0_o_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_0_o[31]_i_1_n_0\,
      CLR => rst,
      D => response_i(111),
      Q => response_0_o(23)
    );
\response_0_o_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_0_o[31]_i_1_n_0\,
      CLR => rst,
      D => response_i(112),
      Q => response_0_o(24)
    );
\response_0_o_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_0_o[31]_i_1_n_0\,
      CLR => rst,
      D => response_i(113),
      Q => response_0_o(25)
    );
\response_0_o_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_0_o[31]_i_1_n_0\,
      CLR => rst,
      D => response_i(114),
      Q => response_0_o(26)
    );
\response_0_o_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_0_o[31]_i_1_n_0\,
      CLR => rst,
      D => response_i(115),
      Q => response_0_o(27)
    );
\response_0_o_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_0_o[31]_i_1_n_0\,
      CLR => rst,
      D => response_i(116),
      Q => response_0_o(28)
    );
\response_0_o_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_0_o[31]_i_1_n_0\,
      CLR => rst,
      D => response_i(117),
      Q => response_0_o(29)
    );
\response_0_o_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_0_o[31]_i_1_n_0\,
      CLR => rst,
      D => response_i(90),
      Q => response_0_o(2)
    );
\response_0_o_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_0_o[31]_i_1_n_0\,
      CLR => rst,
      D => response_i(118),
      Q => response_0_o(30)
    );
\response_0_o_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_0_o[31]_i_1_n_0\,
      CLR => rst,
      D => response_i(119),
      Q => response_0_o(31)
    );
\response_0_o_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_0_o[31]_i_1_n_0\,
      CLR => rst,
      D => response_i(91),
      Q => response_0_o(3)
    );
\response_0_o_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_0_o[31]_i_1_n_0\,
      CLR => rst,
      D => response_i(92),
      Q => response_0_o(4)
    );
\response_0_o_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_0_o[31]_i_1_n_0\,
      CLR => rst,
      D => response_i(93),
      Q => response_0_o(5)
    );
\response_0_o_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_0_o[31]_i_1_n_0\,
      CLR => rst,
      D => response_i(94),
      Q => response_0_o(6)
    );
\response_0_o_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_0_o[31]_i_1_n_0\,
      CLR => rst,
      D => response_i(95),
      Q => response_0_o(7)
    );
\response_0_o_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_0_o[31]_i_1_n_0\,
      CLR => rst,
      D => response_i(96),
      Q => response_0_o(8)
    );
\response_0_o_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_0_o[31]_i_1_n_0\,
      CLR => rst,
      D => response_i(97),
      Q => response_0_o(9)
    );
\response_1_o_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_0_o[31]_i_1_n_0\,
      CLR => rst,
      D => response_i(56),
      Q => response_1_o(0)
    );
\response_1_o_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_0_o[31]_i_1_n_0\,
      CLR => rst,
      D => response_i(66),
      Q => response_1_o(10)
    );
\response_1_o_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_0_o[31]_i_1_n_0\,
      CLR => rst,
      D => response_i(67),
      Q => response_1_o(11)
    );
\response_1_o_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_0_o[31]_i_1_n_0\,
      CLR => rst,
      D => response_i(68),
      Q => response_1_o(12)
    );
\response_1_o_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_0_o[31]_i_1_n_0\,
      CLR => rst,
      D => response_i(69),
      Q => response_1_o(13)
    );
\response_1_o_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_0_o[31]_i_1_n_0\,
      CLR => rst,
      D => response_i(70),
      Q => response_1_o(14)
    );
\response_1_o_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_0_o[31]_i_1_n_0\,
      CLR => rst,
      D => response_i(71),
      Q => response_1_o(15)
    );
\response_1_o_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_0_o[31]_i_1_n_0\,
      CLR => rst,
      D => response_i(72),
      Q => response_1_o(16)
    );
\response_1_o_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_0_o[31]_i_1_n_0\,
      CLR => rst,
      D => response_i(73),
      Q => response_1_o(17)
    );
\response_1_o_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_0_o[31]_i_1_n_0\,
      CLR => rst,
      D => response_i(74),
      Q => response_1_o(18)
    );
\response_1_o_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_0_o[31]_i_1_n_0\,
      CLR => rst,
      D => response_i(75),
      Q => response_1_o(19)
    );
\response_1_o_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_0_o[31]_i_1_n_0\,
      CLR => rst,
      D => response_i(57),
      Q => response_1_o(1)
    );
\response_1_o_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_0_o[31]_i_1_n_0\,
      CLR => rst,
      D => response_i(76),
      Q => response_1_o(20)
    );
\response_1_o_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_0_o[31]_i_1_n_0\,
      CLR => rst,
      D => response_i(77),
      Q => response_1_o(21)
    );
\response_1_o_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_0_o[31]_i_1_n_0\,
      CLR => rst,
      D => response_i(78),
      Q => response_1_o(22)
    );
\response_1_o_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_0_o[31]_i_1_n_0\,
      CLR => rst,
      D => response_i(79),
      Q => response_1_o(23)
    );
\response_1_o_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_0_o[31]_i_1_n_0\,
      CLR => rst,
      D => response_i(80),
      Q => response_1_o(24)
    );
\response_1_o_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_0_o[31]_i_1_n_0\,
      CLR => rst,
      D => response_i(81),
      Q => response_1_o(25)
    );
\response_1_o_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_0_o[31]_i_1_n_0\,
      CLR => rst,
      D => response_i(82),
      Q => response_1_o(26)
    );
\response_1_o_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_0_o[31]_i_1_n_0\,
      CLR => rst,
      D => response_i(83),
      Q => response_1_o(27)
    );
\response_1_o_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_0_o[31]_i_1_n_0\,
      CLR => rst,
      D => response_i(84),
      Q => response_1_o(28)
    );
\response_1_o_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_0_o[31]_i_1_n_0\,
      CLR => rst,
      D => response_i(85),
      Q => response_1_o(29)
    );
\response_1_o_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_0_o[31]_i_1_n_0\,
      CLR => rst,
      D => response_i(58),
      Q => response_1_o(2)
    );
\response_1_o_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_0_o[31]_i_1_n_0\,
      CLR => rst,
      D => response_i(86),
      Q => response_1_o(30)
    );
\response_1_o_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_0_o[31]_i_1_n_0\,
      CLR => rst,
      D => response_i(87),
      Q => response_1_o(31)
    );
\response_1_o_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_0_o[31]_i_1_n_0\,
      CLR => rst,
      D => response_i(59),
      Q => response_1_o(3)
    );
\response_1_o_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_0_o[31]_i_1_n_0\,
      CLR => rst,
      D => response_i(60),
      Q => response_1_o(4)
    );
\response_1_o_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_0_o[31]_i_1_n_0\,
      CLR => rst,
      D => response_i(61),
      Q => response_1_o(5)
    );
\response_1_o_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_0_o[31]_i_1_n_0\,
      CLR => rst,
      D => response_i(62),
      Q => response_1_o(6)
    );
\response_1_o_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_0_o[31]_i_1_n_0\,
      CLR => rst,
      D => response_i(63),
      Q => response_1_o(7)
    );
\response_1_o_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_0_o[31]_i_1_n_0\,
      CLR => rst,
      D => response_i(64),
      Q => response_1_o(8)
    );
\response_1_o_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_0_o[31]_i_1_n_0\,
      CLR => rst,
      D => response_i(65),
      Q => response_1_o(9)
    );
\response_2_o_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_0_o[31]_i_1_n_0\,
      CLR => rst,
      D => response_i(24),
      Q => response_2_o(0)
    );
\response_2_o_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_0_o[31]_i_1_n_0\,
      CLR => rst,
      D => response_i(34),
      Q => response_2_o(10)
    );
\response_2_o_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_0_o[31]_i_1_n_0\,
      CLR => rst,
      D => response_i(35),
      Q => response_2_o(11)
    );
\response_2_o_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_0_o[31]_i_1_n_0\,
      CLR => rst,
      D => response_i(36),
      Q => response_2_o(12)
    );
\response_2_o_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_0_o[31]_i_1_n_0\,
      CLR => rst,
      D => response_i(37),
      Q => response_2_o(13)
    );
\response_2_o_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_0_o[31]_i_1_n_0\,
      CLR => rst,
      D => response_i(38),
      Q => response_2_o(14)
    );
\response_2_o_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_0_o[31]_i_1_n_0\,
      CLR => rst,
      D => response_i(39),
      Q => response_2_o(15)
    );
\response_2_o_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_0_o[31]_i_1_n_0\,
      CLR => rst,
      D => response_i(40),
      Q => response_2_o(16)
    );
\response_2_o_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_0_o[31]_i_1_n_0\,
      CLR => rst,
      D => response_i(41),
      Q => response_2_o(17)
    );
\response_2_o_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_0_o[31]_i_1_n_0\,
      CLR => rst,
      D => response_i(42),
      Q => response_2_o(18)
    );
\response_2_o_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_0_o[31]_i_1_n_0\,
      CLR => rst,
      D => response_i(43),
      Q => response_2_o(19)
    );
\response_2_o_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_0_o[31]_i_1_n_0\,
      CLR => rst,
      D => response_i(25),
      Q => response_2_o(1)
    );
\response_2_o_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_0_o[31]_i_1_n_0\,
      CLR => rst,
      D => response_i(44),
      Q => response_2_o(20)
    );
\response_2_o_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_0_o[31]_i_1_n_0\,
      CLR => rst,
      D => response_i(45),
      Q => response_2_o(21)
    );
\response_2_o_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_0_o[31]_i_1_n_0\,
      CLR => rst,
      D => response_i(46),
      Q => response_2_o(22)
    );
\response_2_o_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_0_o[31]_i_1_n_0\,
      CLR => rst,
      D => response_i(47),
      Q => response_2_o(23)
    );
\response_2_o_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_0_o[31]_i_1_n_0\,
      CLR => rst,
      D => response_i(48),
      Q => response_2_o(24)
    );
\response_2_o_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_0_o[31]_i_1_n_0\,
      CLR => rst,
      D => response_i(49),
      Q => response_2_o(25)
    );
\response_2_o_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_0_o[31]_i_1_n_0\,
      CLR => rst,
      D => response_i(50),
      Q => response_2_o(26)
    );
\response_2_o_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_0_o[31]_i_1_n_0\,
      CLR => rst,
      D => response_i(51),
      Q => response_2_o(27)
    );
\response_2_o_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_0_o[31]_i_1_n_0\,
      CLR => rst,
      D => response_i(52),
      Q => response_2_o(28)
    );
\response_2_o_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_0_o[31]_i_1_n_0\,
      CLR => rst,
      D => response_i(53),
      Q => response_2_o(29)
    );
\response_2_o_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_0_o[31]_i_1_n_0\,
      CLR => rst,
      D => response_i(26),
      Q => response_2_o(2)
    );
\response_2_o_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_0_o[31]_i_1_n_0\,
      CLR => rst,
      D => response_i(54),
      Q => response_2_o(30)
    );
\response_2_o_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_0_o[31]_i_1_n_0\,
      CLR => rst,
      D => response_i(55),
      Q => response_2_o(31)
    );
\response_2_o_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_0_o[31]_i_1_n_0\,
      CLR => rst,
      D => response_i(27),
      Q => response_2_o(3)
    );
\response_2_o_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_0_o[31]_i_1_n_0\,
      CLR => rst,
      D => response_i(28),
      Q => response_2_o(4)
    );
\response_2_o_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_0_o[31]_i_1_n_0\,
      CLR => rst,
      D => response_i(29),
      Q => response_2_o(5)
    );
\response_2_o_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_0_o[31]_i_1_n_0\,
      CLR => rst,
      D => response_i(30),
      Q => response_2_o(6)
    );
\response_2_o_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_0_o[31]_i_1_n_0\,
      CLR => rst,
      D => response_i(31),
      Q => response_2_o(7)
    );
\response_2_o_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_0_o[31]_i_1_n_0\,
      CLR => rst,
      D => response_i(32),
      Q => response_2_o(8)
    );
\response_2_o_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_0_o[31]_i_1_n_0\,
      CLR => rst,
      D => response_i(33),
      Q => response_2_o(9)
    );
\response_3_o_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_0_o[31]_i_1_n_0\,
      CLR => rst,
      D => response_i(2),
      Q => \^response_3_o\(10)
    );
\response_3_o_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_0_o[31]_i_1_n_0\,
      CLR => rst,
      D => response_i(3),
      Q => \^response_3_o\(11)
    );
\response_3_o_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_0_o[31]_i_1_n_0\,
      CLR => rst,
      D => response_i(4),
      Q => \^response_3_o\(12)
    );
\response_3_o_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_0_o[31]_i_1_n_0\,
      CLR => rst,
      D => response_i(5),
      Q => \^response_3_o\(13)
    );
\response_3_o_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_0_o[31]_i_1_n_0\,
      CLR => rst,
      D => response_i(6),
      Q => \^response_3_o\(14)
    );
\response_3_o_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_0_o[31]_i_1_n_0\,
      CLR => rst,
      D => response_i(7),
      Q => \^response_3_o\(15)
    );
\response_3_o_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_0_o[31]_i_1_n_0\,
      CLR => rst,
      D => response_i(8),
      Q => \^response_3_o\(16)
    );
\response_3_o_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_0_o[31]_i_1_n_0\,
      CLR => rst,
      D => response_i(9),
      Q => \^response_3_o\(17)
    );
\response_3_o_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_0_o[31]_i_1_n_0\,
      CLR => rst,
      D => response_i(10),
      Q => \^response_3_o\(18)
    );
\response_3_o_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_0_o[31]_i_1_n_0\,
      CLR => rst,
      D => response_i(11),
      Q => \^response_3_o\(19)
    );
\response_3_o_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_0_o[31]_i_1_n_0\,
      CLR => rst,
      D => response_i(12),
      Q => \^response_3_o\(20)
    );
\response_3_o_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_0_o[31]_i_1_n_0\,
      CLR => rst,
      D => response_i(13),
      Q => \^response_3_o\(21)
    );
\response_3_o_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_0_o[31]_i_1_n_0\,
      CLR => rst,
      D => response_i(14),
      Q => \^response_3_o\(22)
    );
\response_3_o_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_0_o[31]_i_1_n_0\,
      CLR => rst,
      D => response_i(15),
      Q => \^response_3_o\(23)
    );
\response_3_o_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_0_o[31]_i_1_n_0\,
      CLR => rst,
      D => response_i(16),
      Q => \^response_3_o\(24)
    );
\response_3_o_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_0_o[31]_i_1_n_0\,
      CLR => rst,
      D => response_i(17),
      Q => \^response_3_o\(25)
    );
\response_3_o_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_0_o[31]_i_1_n_0\,
      CLR => rst,
      D => response_i(18),
      Q => \^response_3_o\(26)
    );
\response_3_o_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_0_o[31]_i_1_n_0\,
      CLR => rst,
      D => response_i(19),
      Q => \^response_3_o\(27)
    );
\response_3_o_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_0_o[31]_i_1_n_0\,
      CLR => rst,
      D => response_i(20),
      Q => \^response_3_o\(28)
    );
\response_3_o_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_0_o[31]_i_1_n_0\,
      CLR => rst,
      D => response_i(21),
      Q => \^response_3_o\(29)
    );
\response_3_o_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_0_o[31]_i_1_n_0\,
      CLR => rst,
      D => response_i(22),
      Q => \^response_3_o\(30)
    );
\response_3_o_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_0_o[31]_i_1_n_0\,
      CLR => rst,
      D => response_i(23),
      Q => \^response_3_o\(31)
    );
\response_3_o_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_0_o[31]_i_1_n_0\,
      CLR => rst,
      D => response_i(0),
      Q => \^response_3_o\(8)
    );
\response_3_o_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_0_o[31]_i_1_n_0\,
      CLR => rst,
      D => response_i(1),
      Q => \^response_3_o\(9)
    );
start_xfr_o_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"888F8888"
    )
        port map (
      I0 => crc_check,
      I1 => start_i,
      I2 => \FSM_onehot_state_reg_n_0_[1]\,
      I3 => \FSM_onehot_state_reg_n_0_[2]\,
      I4 => \^start_xfr_o\,
      O => start_xfr_o_i_1_n_0
    );
start_xfr_o_reg: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => start_xfr_o_i_1_n_0,
      Q => \^start_xfr_o\
    );
\timeout_reg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => crc_check,
      CLR => rst,
      D => timeout_i(0),
      Q => timeout_reg(0)
    );
\timeout_reg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => crc_check,
      CLR => rst,
      D => timeout_i(10),
      Q => timeout_reg(10)
    );
\timeout_reg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => crc_check,
      CLR => rst,
      D => timeout_i(11),
      Q => timeout_reg(11)
    );
\timeout_reg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => crc_check,
      CLR => rst,
      D => timeout_i(12),
      Q => timeout_reg(12)
    );
\timeout_reg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => crc_check,
      CLR => rst,
      D => timeout_i(13),
      Q => timeout_reg(13)
    );
\timeout_reg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => crc_check,
      CLR => rst,
      D => timeout_i(14),
      Q => timeout_reg(14)
    );
\timeout_reg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => crc_check,
      CLR => rst,
      D => timeout_i(15),
      Q => timeout_reg(15)
    );
\timeout_reg_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => crc_check,
      CLR => rst,
      D => timeout_i(16),
      Q => timeout_reg(16)
    );
\timeout_reg_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => crc_check,
      CLR => rst,
      D => timeout_i(17),
      Q => timeout_reg(17)
    );
\timeout_reg_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => crc_check,
      CLR => rst,
      D => timeout_i(18),
      Q => timeout_reg(18)
    );
\timeout_reg_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => crc_check,
      CLR => rst,
      D => timeout_i(19),
      Q => timeout_reg(19)
    );
\timeout_reg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => crc_check,
      CLR => rst,
      D => timeout_i(1),
      Q => timeout_reg(1)
    );
\timeout_reg_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => crc_check,
      CLR => rst,
      D => timeout_i(20),
      Q => timeout_reg(20)
    );
\timeout_reg_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => crc_check,
      CLR => rst,
      D => timeout_i(21),
      Q => timeout_reg(21)
    );
\timeout_reg_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => crc_check,
      CLR => rst,
      D => timeout_i(22),
      Q => timeout_reg(22)
    );
\timeout_reg_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => crc_check,
      CLR => rst,
      D => timeout_i(23),
      Q => timeout_reg(23)
    );
\timeout_reg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => crc_check,
      CLR => rst,
      D => timeout_i(2),
      Q => timeout_reg(2)
    );
\timeout_reg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => crc_check,
      CLR => rst,
      D => timeout_i(3),
      Q => timeout_reg(3)
    );
\timeout_reg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => crc_check,
      CLR => rst,
      D => timeout_i(4),
      Q => timeout_reg(4)
    );
\timeout_reg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => crc_check,
      CLR => rst,
      D => timeout_i(5),
      Q => timeout_reg(5)
    );
\timeout_reg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => crc_check,
      CLR => rst,
      D => timeout_i(6),
      Q => timeout_reg(6)
    );
\timeout_reg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => crc_check,
      CLR => rst,
      D => timeout_i(7),
      Q => timeout_reg(7)
    );
\timeout_reg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => crc_check,
      CLR => rst,
      D => timeout_i(8),
      Q => timeout_reg(8)
    );
\timeout_reg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => crc_check,
      CLR => rst,
      D => timeout_i(9),
      Q => timeout_reg(9)
    );
\watchdog[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[1]\,
      I1 => watchdog(0),
      O => \watchdog[0]_i_1_n_0\
    );
\watchdog[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[1]\,
      I1 => in10(10),
      O => \watchdog[10]_i_1_n_0\
    );
\watchdog[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[1]\,
      I1 => in10(11),
      O => \watchdog[11]_i_1_n_0\
    );
\watchdog[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[1]\,
      I1 => in10(12),
      O => \watchdog[12]_i_1_n_0\
    );
\watchdog[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[1]\,
      I1 => in10(13),
      O => \watchdog[13]_i_1_n_0\
    );
\watchdog[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[1]\,
      I1 => in10(14),
      O => \watchdog[14]_i_1_n_0\
    );
\watchdog[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[1]\,
      I1 => in10(15),
      O => \watchdog[15]_i_1_n_0\
    );
\watchdog[16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[1]\,
      I1 => in10(16),
      O => \watchdog[16]_i_1_n_0\
    );
\watchdog[17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[1]\,
      I1 => in10(17),
      O => \watchdog[17]_i_1_n_0\
    );
\watchdog[18]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[1]\,
      I1 => in10(18),
      O => \watchdog[18]_i_1_n_0\
    );
\watchdog[19]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[1]\,
      I1 => in10(19),
      O => \watchdog[19]_i_1_n_0\
    );
\watchdog[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[1]\,
      I1 => in10(1),
      O => \watchdog[1]_i_1_n_0\
    );
\watchdog[20]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[1]\,
      I1 => in10(20),
      O => \watchdog[20]_i_1_n_0\
    );
\watchdog[21]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[1]\,
      I1 => in10(21),
      O => \watchdog[21]_i_1_n_0\
    );
\watchdog[22]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[1]\,
      I1 => in10(22),
      O => \watchdog[22]_i_1_n_0\
    );
\watchdog[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => crc_check,
      I1 => \FSM_onehot_state_reg_n_0_[1]\,
      O => \watchdog[23]_i_1_n_0\
    );
\watchdog[23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[1]\,
      I1 => in10(23),
      O => \watchdog[23]_i_2_n_0\
    );
\watchdog[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[1]\,
      I1 => in10(2),
      O => \watchdog[2]_i_1_n_0\
    );
\watchdog[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[1]\,
      I1 => in10(3),
      O => \watchdog[3]_i_1_n_0\
    );
\watchdog[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[1]\,
      I1 => in10(4),
      O => \watchdog[4]_i_1_n_0\
    );
\watchdog[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[1]\,
      I1 => in10(5),
      O => \watchdog[5]_i_1_n_0\
    );
\watchdog[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[1]\,
      I1 => in10(6),
      O => \watchdog[6]_i_1_n_0\
    );
\watchdog[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[1]\,
      I1 => in10(7),
      O => \watchdog[7]_i_1_n_0\
    );
\watchdog[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[1]\,
      I1 => in10(8),
      O => \watchdog[8]_i_1_n_0\
    );
\watchdog[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[1]\,
      I1 => in10(9),
      O => \watchdog[9]_i_1_n_0\
    );
\watchdog_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \watchdog[23]_i_1_n_0\,
      CLR => rst,
      D => \watchdog[0]_i_1_n_0\,
      Q => watchdog(0)
    );
\watchdog_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \watchdog[23]_i_1_n_0\,
      CLR => rst,
      D => \watchdog[10]_i_1_n_0\,
      Q => watchdog(10)
    );
\watchdog_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \watchdog[23]_i_1_n_0\,
      CLR => rst,
      D => \watchdog[11]_i_1_n_0\,
      Q => watchdog(11)
    );
\watchdog_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \watchdog[23]_i_1_n_0\,
      CLR => rst,
      D => \watchdog[12]_i_1_n_0\,
      Q => watchdog(12)
    );
\watchdog_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \watchdog_reg[8]_i_2_n_0\,
      CO(3) => \watchdog_reg[12]_i_2_n_0\,
      CO(2) => \watchdog_reg[12]_i_2_n_1\,
      CO(1) => \watchdog_reg[12]_i_2_n_2\,
      CO(0) => \watchdog_reg[12]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in10(12 downto 9),
      S(3 downto 0) => watchdog(12 downto 9)
    );
\watchdog_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \watchdog[23]_i_1_n_0\,
      CLR => rst,
      D => \watchdog[13]_i_1_n_0\,
      Q => watchdog(13)
    );
\watchdog_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \watchdog[23]_i_1_n_0\,
      CLR => rst,
      D => \watchdog[14]_i_1_n_0\,
      Q => watchdog(14)
    );
\watchdog_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \watchdog[23]_i_1_n_0\,
      CLR => rst,
      D => \watchdog[15]_i_1_n_0\,
      Q => watchdog(15)
    );
\watchdog_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \watchdog[23]_i_1_n_0\,
      CLR => rst,
      D => \watchdog[16]_i_1_n_0\,
      Q => watchdog(16)
    );
\watchdog_reg[16]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \watchdog_reg[12]_i_2_n_0\,
      CO(3) => \watchdog_reg[16]_i_2_n_0\,
      CO(2) => \watchdog_reg[16]_i_2_n_1\,
      CO(1) => \watchdog_reg[16]_i_2_n_2\,
      CO(0) => \watchdog_reg[16]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in10(16 downto 13),
      S(3 downto 0) => watchdog(16 downto 13)
    );
\watchdog_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \watchdog[23]_i_1_n_0\,
      CLR => rst,
      D => \watchdog[17]_i_1_n_0\,
      Q => watchdog(17)
    );
\watchdog_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \watchdog[23]_i_1_n_0\,
      CLR => rst,
      D => \watchdog[18]_i_1_n_0\,
      Q => watchdog(18)
    );
\watchdog_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \watchdog[23]_i_1_n_0\,
      CLR => rst,
      D => \watchdog[19]_i_1_n_0\,
      Q => watchdog(19)
    );
\watchdog_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \watchdog[23]_i_1_n_0\,
      CLR => rst,
      D => \watchdog[1]_i_1_n_0\,
      Q => watchdog(1)
    );
\watchdog_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \watchdog[23]_i_1_n_0\,
      CLR => rst,
      D => \watchdog[20]_i_1_n_0\,
      Q => watchdog(20)
    );
\watchdog_reg[20]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \watchdog_reg[16]_i_2_n_0\,
      CO(3) => \watchdog_reg[20]_i_2_n_0\,
      CO(2) => \watchdog_reg[20]_i_2_n_1\,
      CO(1) => \watchdog_reg[20]_i_2_n_2\,
      CO(0) => \watchdog_reg[20]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in10(20 downto 17),
      S(3 downto 0) => watchdog(20 downto 17)
    );
\watchdog_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \watchdog[23]_i_1_n_0\,
      CLR => rst,
      D => \watchdog[21]_i_1_n_0\,
      Q => watchdog(21)
    );
\watchdog_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \watchdog[23]_i_1_n_0\,
      CLR => rst,
      D => \watchdog[22]_i_1_n_0\,
      Q => watchdog(22)
    );
\watchdog_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \watchdog[23]_i_1_n_0\,
      CLR => rst,
      D => \watchdog[23]_i_2_n_0\,
      Q => watchdog(23)
    );
\watchdog_reg[23]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \watchdog_reg[20]_i_2_n_0\,
      CO(3 downto 2) => \NLW_watchdog_reg[23]_i_3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \watchdog_reg[23]_i_3_n_2\,
      CO(0) => \watchdog_reg[23]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_watchdog_reg[23]_i_3_O_UNCONNECTED\(3),
      O(2 downto 0) => in10(23 downto 21),
      S(3) => '0',
      S(2 downto 0) => watchdog(23 downto 21)
    );
\watchdog_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \watchdog[23]_i_1_n_0\,
      CLR => rst,
      D => \watchdog[2]_i_1_n_0\,
      Q => watchdog(2)
    );
\watchdog_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \watchdog[23]_i_1_n_0\,
      CLR => rst,
      D => \watchdog[3]_i_1_n_0\,
      Q => watchdog(3)
    );
\watchdog_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \watchdog[23]_i_1_n_0\,
      CLR => rst,
      D => \watchdog[4]_i_1_n_0\,
      Q => watchdog(4)
    );
\watchdog_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \watchdog_reg[4]_i_2_n_0\,
      CO(2) => \watchdog_reg[4]_i_2_n_1\,
      CO(1) => \watchdog_reg[4]_i_2_n_2\,
      CO(0) => \watchdog_reg[4]_i_2_n_3\,
      CYINIT => watchdog(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in10(4 downto 1),
      S(3 downto 0) => watchdog(4 downto 1)
    );
\watchdog_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \watchdog[23]_i_1_n_0\,
      CLR => rst,
      D => \watchdog[5]_i_1_n_0\,
      Q => watchdog(5)
    );
\watchdog_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \watchdog[23]_i_1_n_0\,
      CLR => rst,
      D => \watchdog[6]_i_1_n_0\,
      Q => watchdog(6)
    );
\watchdog_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \watchdog[23]_i_1_n_0\,
      CLR => rst,
      D => \watchdog[7]_i_1_n_0\,
      Q => watchdog(7)
    );
\watchdog_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \watchdog[23]_i_1_n_0\,
      CLR => rst,
      D => \watchdog[8]_i_1_n_0\,
      Q => watchdog(8)
    );
\watchdog_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \watchdog_reg[4]_i_2_n_0\,
      CO(3) => \watchdog_reg[8]_i_2_n_0\,
      CO(2) => \watchdog_reg[8]_i_2_n_1\,
      CO(1) => \watchdog_reg[8]_i_2_n_2\,
      CO(0) => \watchdog_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in10(8 downto 5),
      S(3 downto 0) => watchdog(8 downto 5)
    );
\watchdog_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \watchdog[23]_i_1_n_0\,
      CLR => rst,
      D => \watchdog[9]_i_1_n_0\,
      Q => watchdog(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_top_axi_sd_0_0_sd_crc_16 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \last_din_reg[0]\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DAT_dat_o_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DAT_dat_o_reg[0]_0\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DAT_dat_o_reg[0]_1\ : in STD_LOGIC;
    \DAT_dat_o_reg[0]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DAT_dat_o_reg[0]_3\ : in STD_LOGIC;
    \DAT_dat_o[0]_i_3_0\ : in STD_LOGIC;
    \DAT_dat_o[0]_i_2_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    sd_clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_top_axi_sd_0_0_sd_crc_16 : entity is "sd_crc_16";
end microblaze_top_axi_sd_0_0_sd_crc_16;

architecture STRUCTURE of microblaze_top_axi_sd_0_0_sd_crc_16 is
  signal \DAT_dat_o[0]_i_2_n_0\ : STD_LOGIC;
  signal \DAT_dat_o[0]_i_3_n_0\ : STD_LOGIC;
  signal \DAT_dat_o[0]_i_6_n_0\ : STD_LOGIC;
  signal \DAT_dat_o[0]_i_7_n_0\ : STD_LOGIC;
  signal \DAT_dat_o[0]_i_8_n_0\ : STD_LOGIC;
  signal \DAT_dat_o[0]_i_9_n_0\ : STD_LOGIC;
  signal \DAT_dat_o_reg[0]_i_4_n_0\ : STD_LOGIC;
  signal \DAT_dat_o_reg[0]_i_5_n_0\ : STD_LOGIC;
  signal crc_ok_i_30_n_0 : STD_LOGIC;
  signal crc_ok_i_31_n_0 : STD_LOGIC;
  signal crc_ok_i_48_n_0 : STD_LOGIC;
  signal crc_ok_i_49_n_0 : STD_LOGIC;
  signal crc_ok_reg_i_29_n_0 : STD_LOGIC;
  signal \crc_out[0]\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_14_out : STD_LOGIC_VECTOR ( 12 downto 5 );
  signal p_3_in : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \CRC[12]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \CRC[5]_i_1\ : label is "soft_lutpair150";
begin
\CRC[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => \crc_out[0]\(15),
      O => p_3_in
    );
\CRC[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \crc_out[0]\(11),
      I1 => \crc_out[0]\(15),
      I2 => Q(0),
      O => p_14_out(12)
    );
\CRC[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \crc_out[0]\(4),
      I1 => \crc_out[0]\(15),
      I2 => Q(0),
      O => p_14_out(5)
    );
\CRC_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_3_in,
      Q => \crc_out[0]\(0)
    );
\CRC_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => E(0),
      CLR => AR(0),
      D => \crc_out[0]\(9),
      Q => \crc_out[0]\(10)
    );
\CRC_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => E(0),
      CLR => AR(0),
      D => \crc_out[0]\(10),
      Q => \crc_out[0]\(11)
    );
\CRC_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_14_out(12),
      Q => \crc_out[0]\(12)
    );
\CRC_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => E(0),
      CLR => AR(0),
      D => \crc_out[0]\(12),
      Q => \crc_out[0]\(13)
    );
\CRC_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => E(0),
      CLR => AR(0),
      D => \crc_out[0]\(13),
      Q => \crc_out[0]\(14)
    );
\CRC_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => E(0),
      CLR => AR(0),
      D => \crc_out[0]\(14),
      Q => \crc_out[0]\(15)
    );
\CRC_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => E(0),
      CLR => AR(0),
      D => \crc_out[0]\(0),
      Q => \crc_out[0]\(1)
    );
\CRC_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => E(0),
      CLR => AR(0),
      D => \crc_out[0]\(1),
      Q => \crc_out[0]\(2)
    );
\CRC_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => E(0),
      CLR => AR(0),
      D => \crc_out[0]\(2),
      Q => \crc_out[0]\(3)
    );
\CRC_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => E(0),
      CLR => AR(0),
      D => \crc_out[0]\(3),
      Q => \crc_out[0]\(4)
    );
\CRC_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_14_out(5),
      Q => \crc_out[0]\(5)
    );
\CRC_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => E(0),
      CLR => AR(0),
      D => \crc_out[0]\(5),
      Q => \crc_out[0]\(6)
    );
\CRC_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => E(0),
      CLR => AR(0),
      D => \crc_out[0]\(6),
      Q => \crc_out[0]\(7)
    );
\CRC_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => E(0),
      CLR => AR(0),
      D => \crc_out[0]\(7),
      Q => \crc_out[0]\(8)
    );
\CRC_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => E(0),
      CLR => AR(0),
      D => \crc_out[0]\(8),
      Q => \crc_out[0]\(9)
    );
\DAT_dat_o[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \DAT_dat_o_reg[0]\(0),
      I1 => \DAT_dat_o[0]_i_2_n_0\,
      O => D(0)
    );
\DAT_dat_o[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE200E2"
    )
        port map (
      I0 => \DAT_dat_o[0]_i_3_n_0\,
      I1 => \DAT_dat_o_reg[0]_0\,
      I2 => CO(0),
      I3 => \DAT_dat_o_reg[0]_1\,
      I4 => \DAT_dat_o_reg[0]_2\(0),
      I5 => \DAT_dat_o_reg[0]_3\,
      O => \DAT_dat_o[0]_i_2_n_0\
    );
\DAT_dat_o[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF5556AAA90000"
    )
        port map (
      I0 => \DAT_dat_o[0]_i_2_0\(3),
      I1 => \DAT_dat_o[0]_i_2_0\(2),
      I2 => \DAT_dat_o[0]_i_2_0\(0),
      I3 => \DAT_dat_o[0]_i_2_0\(1),
      I4 => \DAT_dat_o_reg[0]_i_4_n_0\,
      I5 => \DAT_dat_o_reg[0]_i_5_n_0\,
      O => \DAT_dat_o[0]_i_3_n_0\
    );
\DAT_dat_o[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCAF0CAFFCA00CA0"
    )
        port map (
      I0 => \crc_out[0]\(12),
      I1 => \crc_out[0]\(13),
      I2 => \DAT_dat_o[0]_i_2_0\(0),
      I3 => \DAT_dat_o[0]_i_2_0\(1),
      I4 => \crc_out[0]\(14),
      I5 => \crc_out[0]\(15),
      O => \DAT_dat_o[0]_i_6_n_0\
    );
\DAT_dat_o[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCAF0CAFFCA00CA0"
    )
        port map (
      I0 => \crc_out[0]\(8),
      I1 => \crc_out[0]\(9),
      I2 => \DAT_dat_o[0]_i_2_0\(0),
      I3 => \DAT_dat_o[0]_i_2_0\(1),
      I4 => \crc_out[0]\(10),
      I5 => \crc_out[0]\(11),
      O => \DAT_dat_o[0]_i_7_n_0\
    );
\DAT_dat_o[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCAF0CAFFCA00CA0"
    )
        port map (
      I0 => \crc_out[0]\(4),
      I1 => \crc_out[0]\(5),
      I2 => \DAT_dat_o[0]_i_2_0\(0),
      I3 => \DAT_dat_o[0]_i_2_0\(1),
      I4 => \crc_out[0]\(6),
      I5 => \crc_out[0]\(7),
      O => \DAT_dat_o[0]_i_8_n_0\
    );
\DAT_dat_o[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCAF0CAFFCA00CA0"
    )
        port map (
      I0 => \crc_out[0]\(0),
      I1 => \crc_out[0]\(1),
      I2 => \DAT_dat_o[0]_i_2_0\(0),
      I3 => \DAT_dat_o[0]_i_2_0\(1),
      I4 => \crc_out[0]\(2),
      I5 => \crc_out[0]\(3),
      O => \DAT_dat_o[0]_i_9_n_0\
    );
\DAT_dat_o_reg[0]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \DAT_dat_o[0]_i_6_n_0\,
      I1 => \DAT_dat_o[0]_i_7_n_0\,
      O => \DAT_dat_o_reg[0]_i_4_n_0\,
      S => \DAT_dat_o[0]_i_3_0\
    );
\DAT_dat_o_reg[0]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \DAT_dat_o[0]_i_8_n_0\,
      I1 => \DAT_dat_o[0]_i_9_n_0\,
      O => \DAT_dat_o_reg[0]_i_5_n_0\,
      S => \DAT_dat_o[0]_i_3_0\
    );
crc_ok_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"565656A6A6A656A6"
    )
        port map (
      I0 => \DAT_dat_o_reg[0]_2\(0),
      I1 => crc_ok_reg_i_29_n_0,
      I2 => \DAT_dat_o[0]_i_2_0\(3),
      I3 => crc_ok_i_30_n_0,
      I4 => \DAT_dat_o[0]_i_2_0\(2),
      I5 => crc_ok_i_31_n_0,
      O => \last_din_reg[0]\
    );
crc_ok_i_30: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \crc_out[0]\(11),
      I1 => \crc_out[0]\(10),
      I2 => \DAT_dat_o[0]_i_2_0\(1),
      I3 => \crc_out[0]\(9),
      I4 => \DAT_dat_o[0]_i_2_0\(0),
      I5 => \crc_out[0]\(8),
      O => crc_ok_i_30_n_0
    );
crc_ok_i_31: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \crc_out[0]\(15),
      I1 => \crc_out[0]\(14),
      I2 => \DAT_dat_o[0]_i_2_0\(1),
      I3 => \crc_out[0]\(13),
      I4 => \DAT_dat_o[0]_i_2_0\(0),
      I5 => \crc_out[0]\(12),
      O => crc_ok_i_31_n_0
    );
crc_ok_i_48: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \crc_out[0]\(3),
      I1 => \crc_out[0]\(2),
      I2 => \DAT_dat_o[0]_i_2_0\(1),
      I3 => \crc_out[0]\(1),
      I4 => \DAT_dat_o[0]_i_2_0\(0),
      I5 => \crc_out[0]\(0),
      O => crc_ok_i_48_n_0
    );
crc_ok_i_49: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \crc_out[0]\(7),
      I1 => \crc_out[0]\(6),
      I2 => \DAT_dat_o[0]_i_2_0\(1),
      I3 => \crc_out[0]\(5),
      I4 => \DAT_dat_o[0]_i_2_0\(0),
      I5 => \crc_out[0]\(4),
      O => crc_ok_i_49_n_0
    );
crc_ok_reg_i_29: unisim.vcomponents.MUXF7
     port map (
      I0 => crc_ok_i_48_n_0,
      I1 => crc_ok_i_49_n_0,
      O => crc_ok_reg_i_29_n_0,
      S => \DAT_dat_o[0]_i_2_0\(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_top_axi_sd_0_0_sd_crc_16_11 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \crc_c_reg[3]\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    bus_4bit_reg : in STD_LOGIC;
    \DAT_dat_o_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DAT_dat_o_reg[1]_0\ : in STD_LOGIC;
    \DAT_dat_o_reg[1]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DAT_dat_o_reg[1]_2\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DAT_dat_o_reg[1]_3\ : in STD_LOGIC;
    \DAT_dat_o[1]_i_3_0\ : in STD_LOGIC;
    \DAT_dat_o[1]_i_2_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    sd_clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_top_axi_sd_0_0_sd_crc_16_11 : entity is "sd_crc_16";
end microblaze_top_axi_sd_0_0_sd_crc_16_11;

architecture STRUCTURE of microblaze_top_axi_sd_0_0_sd_crc_16_11 is
  signal \DAT_dat_o[1]_i_2_n_0\ : STD_LOGIC;
  signal \DAT_dat_o[1]_i_3_n_0\ : STD_LOGIC;
  signal \DAT_dat_o[1]_i_6_n_0\ : STD_LOGIC;
  signal \DAT_dat_o[1]_i_7_n_0\ : STD_LOGIC;
  signal \DAT_dat_o[1]_i_8_n_0\ : STD_LOGIC;
  signal \DAT_dat_o[1]_i_9_n_0\ : STD_LOGIC;
  signal \DAT_dat_o_reg[1]_i_4_n_0\ : STD_LOGIC;
  signal \DAT_dat_o_reg[1]_i_5_n_0\ : STD_LOGIC;
  signal crc_ok_i_42_n_0 : STD_LOGIC;
  signal crc_ok_i_43_n_0 : STD_LOGIC;
  signal crc_ok_i_44_n_0 : STD_LOGIC;
  signal crc_ok_i_45_n_0 : STD_LOGIC;
  signal crc_ok_reg_i_24_n_0 : STD_LOGIC;
  signal crc_ok_reg_i_25_n_0 : STD_LOGIC;
  signal \crc_out[1]\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_14_out : STD_LOGIC_VECTOR ( 12 downto 5 );
  signal p_3_in : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \CRC[12]_i_1__0\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \CRC[5]_i_1__0\ : label is "soft_lutpair151";
begin
\CRC[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => \crc_out[1]\(15),
      O => p_3_in
    );
\CRC[12]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \crc_out[1]\(11),
      I1 => \crc_out[1]\(15),
      I2 => Q(0),
      O => p_14_out(12)
    );
\CRC[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \crc_out[1]\(4),
      I1 => \crc_out[1]\(15),
      I2 => Q(0),
      O => p_14_out(5)
    );
\CRC_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_3_in,
      Q => \crc_out[1]\(0)
    );
\CRC_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => E(0),
      CLR => AR(0),
      D => \crc_out[1]\(9),
      Q => \crc_out[1]\(10)
    );
\CRC_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => E(0),
      CLR => AR(0),
      D => \crc_out[1]\(10),
      Q => \crc_out[1]\(11)
    );
\CRC_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_14_out(12),
      Q => \crc_out[1]\(12)
    );
\CRC_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => E(0),
      CLR => AR(0),
      D => \crc_out[1]\(12),
      Q => \crc_out[1]\(13)
    );
\CRC_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => E(0),
      CLR => AR(0),
      D => \crc_out[1]\(13),
      Q => \crc_out[1]\(14)
    );
\CRC_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => E(0),
      CLR => AR(0),
      D => \crc_out[1]\(14),
      Q => \crc_out[1]\(15)
    );
\CRC_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => E(0),
      CLR => AR(0),
      D => \crc_out[1]\(0),
      Q => \crc_out[1]\(1)
    );
\CRC_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => E(0),
      CLR => AR(0),
      D => \crc_out[1]\(1),
      Q => \crc_out[1]\(2)
    );
\CRC_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => E(0),
      CLR => AR(0),
      D => \crc_out[1]\(2),
      Q => \crc_out[1]\(3)
    );
\CRC_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => E(0),
      CLR => AR(0),
      D => \crc_out[1]\(3),
      Q => \crc_out[1]\(4)
    );
\CRC_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_14_out(5),
      Q => \crc_out[1]\(5)
    );
\CRC_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => E(0),
      CLR => AR(0),
      D => \crc_out[1]\(5),
      Q => \crc_out[1]\(6)
    );
\CRC_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => E(0),
      CLR => AR(0),
      D => \crc_out[1]\(6),
      Q => \crc_out[1]\(7)
    );
\CRC_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => E(0),
      CLR => AR(0),
      D => \crc_out[1]\(7),
      Q => \crc_out[1]\(8)
    );
\CRC_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => E(0),
      CLR => AR(0),
      D => \crc_out[1]\(8),
      Q => \crc_out[1]\(9)
    );
\DAT_dat_o[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFDCDFDFDCDCDCDC"
    )
        port map (
      I0 => bus_4bit_reg,
      I1 => \DAT_dat_o_reg[1]\(0),
      I2 => \DAT_dat_o_reg[1]_0\,
      I3 => \DAT_dat_o_reg[1]_1\(0),
      I4 => \DAT_dat_o_reg[1]_2\,
      I5 => \DAT_dat_o[1]_i_2_n_0\,
      O => D(0)
    );
\DAT_dat_o[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFE0EFEF"
    )
        port map (
      I0 => CO(0),
      I1 => \DAT_dat_o_reg[1]_2\,
      I2 => \DAT_dat_o_reg[1]_3\,
      I3 => \DAT_dat_o[1]_i_3_n_0\,
      I4 => bus_4bit_reg,
      O => \DAT_dat_o[1]_i_2_n_0\
    );
\DAT_dat_o[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF5556AAA90000"
    )
        port map (
      I0 => \DAT_dat_o[1]_i_2_0\(3),
      I1 => \DAT_dat_o[1]_i_2_0\(2),
      I2 => \DAT_dat_o[1]_i_2_0\(0),
      I3 => \DAT_dat_o[1]_i_2_0\(1),
      I4 => \DAT_dat_o_reg[1]_i_4_n_0\,
      I5 => \DAT_dat_o_reg[1]_i_5_n_0\,
      O => \DAT_dat_o[1]_i_3_n_0\
    );
\DAT_dat_o[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCAF0CAFFCA00CA0"
    )
        port map (
      I0 => \crc_out[1]\(12),
      I1 => \crc_out[1]\(13),
      I2 => \DAT_dat_o[1]_i_2_0\(0),
      I3 => \DAT_dat_o[1]_i_2_0\(1),
      I4 => \crc_out[1]\(14),
      I5 => \crc_out[1]\(15),
      O => \DAT_dat_o[1]_i_6_n_0\
    );
\DAT_dat_o[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCAF0CAFFCA00CA0"
    )
        port map (
      I0 => \crc_out[1]\(8),
      I1 => \crc_out[1]\(9),
      I2 => \DAT_dat_o[1]_i_2_0\(0),
      I3 => \DAT_dat_o[1]_i_2_0\(1),
      I4 => \crc_out[1]\(10),
      I5 => \crc_out[1]\(11),
      O => \DAT_dat_o[1]_i_7_n_0\
    );
\DAT_dat_o[1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCAF0CAFFCA00CA0"
    )
        port map (
      I0 => \crc_out[1]\(4),
      I1 => \crc_out[1]\(5),
      I2 => \DAT_dat_o[1]_i_2_0\(0),
      I3 => \DAT_dat_o[1]_i_2_0\(1),
      I4 => \crc_out[1]\(6),
      I5 => \crc_out[1]\(7),
      O => \DAT_dat_o[1]_i_8_n_0\
    );
\DAT_dat_o[1]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCAF0CAFFCA00CA0"
    )
        port map (
      I0 => \crc_out[1]\(0),
      I1 => \crc_out[1]\(1),
      I2 => \DAT_dat_o[1]_i_2_0\(0),
      I3 => \DAT_dat_o[1]_i_2_0\(1),
      I4 => \crc_out[1]\(2),
      I5 => \crc_out[1]\(3),
      O => \DAT_dat_o[1]_i_9_n_0\
    );
\DAT_dat_o_reg[1]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \DAT_dat_o[1]_i_6_n_0\,
      I1 => \DAT_dat_o[1]_i_7_n_0\,
      O => \DAT_dat_o_reg[1]_i_4_n_0\,
      S => \DAT_dat_o[1]_i_3_0\
    );
\DAT_dat_o_reg[1]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \DAT_dat_o[1]_i_8_n_0\,
      I1 => \DAT_dat_o[1]_i_9_n_0\,
      O => \DAT_dat_o_reg[1]_i_5_n_0\,
      S => \DAT_dat_o[1]_i_3_0\
    );
crc_ok_i_42: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \crc_out[1]\(3),
      I1 => \crc_out[1]\(2),
      I2 => \DAT_dat_o[1]_i_2_0\(1),
      I3 => \crc_out[1]\(1),
      I4 => \DAT_dat_o[1]_i_2_0\(0),
      I5 => \crc_out[1]\(0),
      O => crc_ok_i_42_n_0
    );
crc_ok_i_43: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \crc_out[1]\(7),
      I1 => \crc_out[1]\(6),
      I2 => \DAT_dat_o[1]_i_2_0\(1),
      I3 => \crc_out[1]\(5),
      I4 => \DAT_dat_o[1]_i_2_0\(0),
      I5 => \crc_out[1]\(4),
      O => crc_ok_i_43_n_0
    );
crc_ok_i_44: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \crc_out[1]\(11),
      I1 => \crc_out[1]\(10),
      I2 => \DAT_dat_o[1]_i_2_0\(1),
      I3 => \crc_out[1]\(9),
      I4 => \DAT_dat_o[1]_i_2_0\(0),
      I5 => \crc_out[1]\(8),
      O => crc_ok_i_44_n_0
    );
crc_ok_i_45: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \crc_out[1]\(15),
      I1 => \crc_out[1]\(14),
      I2 => \DAT_dat_o[1]_i_2_0\(1),
      I3 => \crc_out[1]\(13),
      I4 => \DAT_dat_o[1]_i_2_0\(0),
      I5 => \crc_out[1]\(12),
      O => crc_ok_i_45_n_0
    );
crc_ok_reg_i_24: unisim.vcomponents.MUXF7
     port map (
      I0 => crc_ok_i_42_n_0,
      I1 => crc_ok_i_43_n_0,
      O => crc_ok_reg_i_24_n_0,
      S => \DAT_dat_o[1]_i_2_0\(2)
    );
crc_ok_reg_i_25: unisim.vcomponents.MUXF7
     port map (
      I0 => crc_ok_i_44_n_0,
      I1 => crc_ok_i_45_n_0,
      O => crc_ok_reg_i_25_n_0,
      S => \DAT_dat_o[1]_i_2_0\(2)
    );
crc_ok_reg_i_9: unisim.vcomponents.MUXF8
     port map (
      I0 => crc_ok_reg_i_24_n_0,
      I1 => crc_ok_reg_i_25_n_0,
      O => \crc_c_reg[3]\,
      S => \DAT_dat_o[1]_i_2_0\(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_top_axi_sd_0_0_sd_crc_16_12 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \last_din_reg[2]\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    bus_4bit_reg : in STD_LOGIC;
    \DAT_dat_o_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DAT_dat_o_reg[2]_0\ : in STD_LOGIC;
    \DAT_dat_o_reg[2]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DAT_dat_o_reg[2]_2\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DAT_dat_o_reg[2]_3\ : in STD_LOGIC;
    \DAT_dat_o[2]_i_3_0\ : in STD_LOGIC;
    \DAT_dat_o[2]_i_2_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    sd_clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_top_axi_sd_0_0_sd_crc_16_12 : entity is "sd_crc_16";
end microblaze_top_axi_sd_0_0_sd_crc_16_12;

architecture STRUCTURE of microblaze_top_axi_sd_0_0_sd_crc_16_12 is
  signal \DAT_dat_o[2]_i_2_n_0\ : STD_LOGIC;
  signal \DAT_dat_o[2]_i_3_n_0\ : STD_LOGIC;
  signal \DAT_dat_o[2]_i_6_n_0\ : STD_LOGIC;
  signal \DAT_dat_o[2]_i_7_n_0\ : STD_LOGIC;
  signal \DAT_dat_o[2]_i_8_n_0\ : STD_LOGIC;
  signal \DAT_dat_o[2]_i_9_n_0\ : STD_LOGIC;
  signal \DAT_dat_o_reg[2]_i_4_n_0\ : STD_LOGIC;
  signal \DAT_dat_o_reg[2]_i_5_n_0\ : STD_LOGIC;
  signal crc_ok_i_27_n_0 : STD_LOGIC;
  signal crc_ok_i_28_n_0 : STD_LOGIC;
  signal crc_ok_i_46_n_0 : STD_LOGIC;
  signal crc_ok_i_47_n_0 : STD_LOGIC;
  signal crc_ok_reg_i_26_n_0 : STD_LOGIC;
  signal \crc_out[2]\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_14_out : STD_LOGIC_VECTOR ( 12 downto 5 );
  signal p_3_in : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \CRC[12]_i_1__1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \CRC[5]_i_1__1\ : label is "soft_lutpair152";
begin
\CRC[0]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => \crc_out[2]\(15),
      O => p_3_in
    );
\CRC[12]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \crc_out[2]\(11),
      I1 => \crc_out[2]\(15),
      I2 => Q(0),
      O => p_14_out(12)
    );
\CRC[5]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \crc_out[2]\(4),
      I1 => \crc_out[2]\(15),
      I2 => Q(0),
      O => p_14_out(5)
    );
\CRC_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_3_in,
      Q => \crc_out[2]\(0)
    );
\CRC_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => E(0),
      CLR => AR(0),
      D => \crc_out[2]\(9),
      Q => \crc_out[2]\(10)
    );
\CRC_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => E(0),
      CLR => AR(0),
      D => \crc_out[2]\(10),
      Q => \crc_out[2]\(11)
    );
\CRC_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_14_out(12),
      Q => \crc_out[2]\(12)
    );
\CRC_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => E(0),
      CLR => AR(0),
      D => \crc_out[2]\(12),
      Q => \crc_out[2]\(13)
    );
\CRC_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => E(0),
      CLR => AR(0),
      D => \crc_out[2]\(13),
      Q => \crc_out[2]\(14)
    );
\CRC_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => E(0),
      CLR => AR(0),
      D => \crc_out[2]\(14),
      Q => \crc_out[2]\(15)
    );
\CRC_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => E(0),
      CLR => AR(0),
      D => \crc_out[2]\(0),
      Q => \crc_out[2]\(1)
    );
\CRC_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => E(0),
      CLR => AR(0),
      D => \crc_out[2]\(1),
      Q => \crc_out[2]\(2)
    );
\CRC_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => E(0),
      CLR => AR(0),
      D => \crc_out[2]\(2),
      Q => \crc_out[2]\(3)
    );
\CRC_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => E(0),
      CLR => AR(0),
      D => \crc_out[2]\(3),
      Q => \crc_out[2]\(4)
    );
\CRC_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_14_out(5),
      Q => \crc_out[2]\(5)
    );
\CRC_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => E(0),
      CLR => AR(0),
      D => \crc_out[2]\(5),
      Q => \crc_out[2]\(6)
    );
\CRC_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => E(0),
      CLR => AR(0),
      D => \crc_out[2]\(6),
      Q => \crc_out[2]\(7)
    );
\CRC_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => E(0),
      CLR => AR(0),
      D => \crc_out[2]\(7),
      Q => \crc_out[2]\(8)
    );
\CRC_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => E(0),
      CLR => AR(0),
      D => \crc_out[2]\(8),
      Q => \crc_out[2]\(9)
    );
\DAT_dat_o[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFDCDFDFDCDCDCDC"
    )
        port map (
      I0 => bus_4bit_reg,
      I1 => \DAT_dat_o_reg[2]\(0),
      I2 => \DAT_dat_o_reg[2]_0\,
      I3 => \DAT_dat_o_reg[2]_1\(0),
      I4 => \DAT_dat_o_reg[2]_2\,
      I5 => \DAT_dat_o[2]_i_2_n_0\,
      O => D(0)
    );
\DAT_dat_o[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFE0EFEF"
    )
        port map (
      I0 => CO(0),
      I1 => \DAT_dat_o_reg[2]_2\,
      I2 => \DAT_dat_o_reg[2]_3\,
      I3 => \DAT_dat_o[2]_i_3_n_0\,
      I4 => bus_4bit_reg,
      O => \DAT_dat_o[2]_i_2_n_0\
    );
\DAT_dat_o[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF5556AAA90000"
    )
        port map (
      I0 => \DAT_dat_o[2]_i_2_0\(3),
      I1 => \DAT_dat_o[2]_i_2_0\(2),
      I2 => \DAT_dat_o[2]_i_2_0\(0),
      I3 => \DAT_dat_o[2]_i_2_0\(1),
      I4 => \DAT_dat_o_reg[2]_i_4_n_0\,
      I5 => \DAT_dat_o_reg[2]_i_5_n_0\,
      O => \DAT_dat_o[2]_i_3_n_0\
    );
\DAT_dat_o[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCAF0CAFFCA00CA0"
    )
        port map (
      I0 => \crc_out[2]\(12),
      I1 => \crc_out[2]\(13),
      I2 => \DAT_dat_o[2]_i_2_0\(0),
      I3 => \DAT_dat_o[2]_i_2_0\(1),
      I4 => \crc_out[2]\(14),
      I5 => \crc_out[2]\(15),
      O => \DAT_dat_o[2]_i_6_n_0\
    );
\DAT_dat_o[2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCAF0CAFFCA00CA0"
    )
        port map (
      I0 => \crc_out[2]\(8),
      I1 => \crc_out[2]\(9),
      I2 => \DAT_dat_o[2]_i_2_0\(0),
      I3 => \DAT_dat_o[2]_i_2_0\(1),
      I4 => \crc_out[2]\(10),
      I5 => \crc_out[2]\(11),
      O => \DAT_dat_o[2]_i_7_n_0\
    );
\DAT_dat_o[2]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCAF0CAFFCA00CA0"
    )
        port map (
      I0 => \crc_out[2]\(4),
      I1 => \crc_out[2]\(5),
      I2 => \DAT_dat_o[2]_i_2_0\(0),
      I3 => \DAT_dat_o[2]_i_2_0\(1),
      I4 => \crc_out[2]\(6),
      I5 => \crc_out[2]\(7),
      O => \DAT_dat_o[2]_i_8_n_0\
    );
\DAT_dat_o[2]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCAF0CAFFCA00CA0"
    )
        port map (
      I0 => \crc_out[2]\(0),
      I1 => \crc_out[2]\(1),
      I2 => \DAT_dat_o[2]_i_2_0\(0),
      I3 => \DAT_dat_o[2]_i_2_0\(1),
      I4 => \crc_out[2]\(2),
      I5 => \crc_out[2]\(3),
      O => \DAT_dat_o[2]_i_9_n_0\
    );
\DAT_dat_o_reg[2]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \DAT_dat_o[2]_i_6_n_0\,
      I1 => \DAT_dat_o[2]_i_7_n_0\,
      O => \DAT_dat_o_reg[2]_i_4_n_0\,
      S => \DAT_dat_o[2]_i_3_0\
    );
\DAT_dat_o_reg[2]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \DAT_dat_o[2]_i_8_n_0\,
      I1 => \DAT_dat_o[2]_i_9_n_0\,
      O => \DAT_dat_o_reg[2]_i_5_n_0\,
      S => \DAT_dat_o[2]_i_3_0\
    );
crc_ok_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"565656A6A6A656A6"
    )
        port map (
      I0 => \DAT_dat_o_reg[2]_1\(0),
      I1 => crc_ok_reg_i_26_n_0,
      I2 => \DAT_dat_o[2]_i_2_0\(3),
      I3 => crc_ok_i_27_n_0,
      I4 => \DAT_dat_o[2]_i_2_0\(2),
      I5 => crc_ok_i_28_n_0,
      O => \last_din_reg[2]\
    );
crc_ok_i_27: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \crc_out[2]\(11),
      I1 => \crc_out[2]\(10),
      I2 => \DAT_dat_o[2]_i_2_0\(1),
      I3 => \crc_out[2]\(9),
      I4 => \DAT_dat_o[2]_i_2_0\(0),
      I5 => \crc_out[2]\(8),
      O => crc_ok_i_27_n_0
    );
crc_ok_i_28: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \crc_out[2]\(15),
      I1 => \crc_out[2]\(14),
      I2 => \DAT_dat_o[2]_i_2_0\(1),
      I3 => \crc_out[2]\(13),
      I4 => \DAT_dat_o[2]_i_2_0\(0),
      I5 => \crc_out[2]\(12),
      O => crc_ok_i_28_n_0
    );
crc_ok_i_46: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \crc_out[2]\(3),
      I1 => \crc_out[2]\(2),
      I2 => \DAT_dat_o[2]_i_2_0\(1),
      I3 => \crc_out[2]\(1),
      I4 => \DAT_dat_o[2]_i_2_0\(0),
      I5 => \crc_out[2]\(0),
      O => crc_ok_i_46_n_0
    );
crc_ok_i_47: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \crc_out[2]\(7),
      I1 => \crc_out[2]\(6),
      I2 => \DAT_dat_o[2]_i_2_0\(1),
      I3 => \crc_out[2]\(5),
      I4 => \DAT_dat_o[2]_i_2_0\(0),
      I5 => \crc_out[2]\(4),
      O => crc_ok_i_47_n_0
    );
crc_ok_reg_i_26: unisim.vcomponents.MUXF7
     port map (
      I0 => crc_ok_i_46_n_0,
      I1 => crc_ok_i_47_n_0,
      O => crc_ok_reg_i_26_n_0,
      S => \DAT_dat_o[2]_i_2_0\(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_top_axi_sd_0_0_sd_crc_16_13 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[1]\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DAT_dat_o_reg[3]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \DAT_dat_o_reg[3]_0\ : in STD_LOGIC;
    \DAT_dat_o_reg[3]_1\ : in STD_LOGIC;
    bus_4bit_reg : in STD_LOGIC;
    crc_ok_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DAT_dat_o_reg[3]_2\ : in STD_LOGIC;
    \DAT_dat_o[3]_i_9_0\ : in STD_LOGIC;
    \DAT_dat_o[3]_i_7_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    crc_ok_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    crc_ok_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    crc_ok_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    crc_ok_i_3_0 : in STD_LOGIC;
    crc_ok_i_3_1 : in STD_LOGIC;
    crc_ok_i_3_2 : in STD_LOGIC;
    crc_ok_reg_3 : in STD_LOGIC;
    crc_ok_reg_4 : in STD_LOGIC;
    crc_ok_reg_5 : in STD_LOGIC;
    crc_ok_reg_6 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    sd_clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_top_axi_sd_0_0_sd_crc_16_13 : entity is "sd_crc_16";
end microblaze_top_axi_sd_0_0_sd_crc_16_13;

architecture STRUCTURE of microblaze_top_axi_sd_0_0_sd_crc_16_13 is
  signal \DAT_dat_o[3]_i_30_n_0\ : STD_LOGIC;
  signal \DAT_dat_o[3]_i_31_n_0\ : STD_LOGIC;
  signal \DAT_dat_o[3]_i_32_n_0\ : STD_LOGIC;
  signal \DAT_dat_o[3]_i_33_n_0\ : STD_LOGIC;
  signal \DAT_dat_o[3]_i_7_n_0\ : STD_LOGIC;
  signal \DAT_dat_o[3]_i_9_n_0\ : STD_LOGIC;
  signal \DAT_dat_o_reg[3]_i_19_n_0\ : STD_LOGIC;
  signal \DAT_dat_o_reg[3]_i_20_n_0\ : STD_LOGIC;
  signal crc_ok_i_22_n_0 : STD_LOGIC;
  signal crc_ok_i_23_n_0 : STD_LOGIC;
  signal crc_ok_i_3_n_0 : STD_LOGIC;
  signal crc_ok_i_40_n_0 : STD_LOGIC;
  signal crc_ok_i_41_n_0 : STD_LOGIC;
  signal crc_ok_i_6_n_0 : STD_LOGIC;
  signal crc_ok_i_8_n_0 : STD_LOGIC;
  signal crc_ok_reg_i_21_n_0 : STD_LOGIC;
  signal \crc_out[3]\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_14_out : STD_LOGIC_VECTOR ( 12 downto 5 );
  signal p_3_in : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \CRC[12]_i_1__2\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \CRC[5]_i_1__2\ : label is "soft_lutpair153";
begin
\CRC[0]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => \crc_out[3]\(15),
      O => p_3_in
    );
\CRC[12]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \crc_out[3]\(11),
      I1 => \crc_out[3]\(15),
      I2 => Q(0),
      O => p_14_out(12)
    );
\CRC[5]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \crc_out[3]\(4),
      I1 => \crc_out[3]\(15),
      I2 => Q(0),
      O => p_14_out(5)
    );
\CRC_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_3_in,
      Q => \crc_out[3]\(0)
    );
\CRC_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => E(0),
      CLR => AR(0),
      D => \crc_out[3]\(9),
      Q => \crc_out[3]\(10)
    );
\CRC_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => E(0),
      CLR => AR(0),
      D => \crc_out[3]\(10),
      Q => \crc_out[3]\(11)
    );
\CRC_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_14_out(12),
      Q => \crc_out[3]\(12)
    );
\CRC_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => E(0),
      CLR => AR(0),
      D => \crc_out[3]\(12),
      Q => \crc_out[3]\(13)
    );
\CRC_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => E(0),
      CLR => AR(0),
      D => \crc_out[3]\(13),
      Q => \crc_out[3]\(14)
    );
\CRC_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => E(0),
      CLR => AR(0),
      D => \crc_out[3]\(14),
      Q => \crc_out[3]\(15)
    );
\CRC_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => E(0),
      CLR => AR(0),
      D => \crc_out[3]\(0),
      Q => \crc_out[3]\(1)
    );
\CRC_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => E(0),
      CLR => AR(0),
      D => \crc_out[3]\(1),
      Q => \crc_out[3]\(2)
    );
\CRC_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => E(0),
      CLR => AR(0),
      D => \crc_out[3]\(2),
      Q => \crc_out[3]\(3)
    );
\CRC_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => E(0),
      CLR => AR(0),
      D => \crc_out[3]\(3),
      Q => \crc_out[3]\(4)
    );
\CRC_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_14_out(5),
      Q => \crc_out[3]\(5)
    );
\CRC_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => E(0),
      CLR => AR(0),
      D => \crc_out[3]\(5),
      Q => \crc_out[3]\(6)
    );
\CRC_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => E(0),
      CLR => AR(0),
      D => \crc_out[3]\(6),
      Q => \crc_out[3]\(7)
    );
\CRC_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => E(0),
      CLR => AR(0),
      D => \crc_out[3]\(7),
      Q => \crc_out[3]\(8)
    );
\CRC_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => E(0),
      CLR => AR(0),
      D => \crc_out[3]\(8),
      Q => \crc_out[3]\(9)
    );
\DAT_dat_o[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00B0FFB0"
    )
        port map (
      I0 => \DAT_dat_o_reg[3]\(1),
      I1 => \DAT_dat_o_reg[3]_0\,
      I2 => \DAT_dat_o[3]_i_7_n_0\,
      I3 => \DAT_dat_o_reg[3]_1\,
      I4 => bus_4bit_reg,
      I5 => crc_ok_reg(0),
      O => D(0)
    );
\DAT_dat_o[3]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCAF0CAFFCA00CA0"
    )
        port map (
      I0 => \crc_out[3]\(12),
      I1 => \crc_out[3]\(13),
      I2 => \DAT_dat_o[3]_i_7_0\(0),
      I3 => \DAT_dat_o[3]_i_7_0\(1),
      I4 => \crc_out[3]\(14),
      I5 => \crc_out[3]\(15),
      O => \DAT_dat_o[3]_i_30_n_0\
    );
\DAT_dat_o[3]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCAF0CAFFCA00CA0"
    )
        port map (
      I0 => \crc_out[3]\(8),
      I1 => \crc_out[3]\(9),
      I2 => \DAT_dat_o[3]_i_7_0\(0),
      I3 => \DAT_dat_o[3]_i_7_0\(1),
      I4 => \crc_out[3]\(10),
      I5 => \crc_out[3]\(11),
      O => \DAT_dat_o[3]_i_31_n_0\
    );
\DAT_dat_o[3]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCAF0CAFFCA00CA0"
    )
        port map (
      I0 => \crc_out[3]\(4),
      I1 => \crc_out[3]\(5),
      I2 => \DAT_dat_o[3]_i_7_0\(0),
      I3 => \DAT_dat_o[3]_i_7_0\(1),
      I4 => \crc_out[3]\(6),
      I5 => \crc_out[3]\(7),
      O => \DAT_dat_o[3]_i_32_n_0\
    );
\DAT_dat_o[3]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCAF0CAFFCA00CA0"
    )
        port map (
      I0 => \crc_out[3]\(0),
      I1 => \crc_out[3]\(1),
      I2 => \DAT_dat_o[3]_i_7_0\(0),
      I3 => \DAT_dat_o[3]_i_7_0\(1),
      I4 => \crc_out[3]\(2),
      I5 => \crc_out[3]\(3),
      O => \DAT_dat_o[3]_i_33_n_0\
    );
\DAT_dat_o[3]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFE0EFEF"
    )
        port map (
      I0 => CO(0),
      I1 => \DAT_dat_o_reg[3]_0\,
      I2 => \DAT_dat_o_reg[3]_2\,
      I3 => \DAT_dat_o[3]_i_9_n_0\,
      I4 => bus_4bit_reg,
      O => \DAT_dat_o[3]_i_7_n_0\
    );
\DAT_dat_o[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF5556AAA90000"
    )
        port map (
      I0 => \DAT_dat_o[3]_i_7_0\(3),
      I1 => \DAT_dat_o[3]_i_7_0\(2),
      I2 => \DAT_dat_o[3]_i_7_0\(0),
      I3 => \DAT_dat_o[3]_i_7_0\(1),
      I4 => \DAT_dat_o_reg[3]_i_19_n_0\,
      I5 => \DAT_dat_o_reg[3]_i_20_n_0\,
      O => \DAT_dat_o[3]_i_9_n_0\
    );
\DAT_dat_o_reg[3]_i_19\: unisim.vcomponents.MUXF7
     port map (
      I0 => \DAT_dat_o[3]_i_30_n_0\,
      I1 => \DAT_dat_o[3]_i_31_n_0\,
      O => \DAT_dat_o_reg[3]_i_19_n_0\,
      S => \DAT_dat_o[3]_i_9_0\
    );
\DAT_dat_o_reg[3]_i_20\: unisim.vcomponents.MUXF7
     port map (
      I0 => \DAT_dat_o[3]_i_32_n_0\,
      I1 => \DAT_dat_o[3]_i_33_n_0\,
      O => \DAT_dat_o_reg[3]_i_20_n_0\,
      S => \DAT_dat_o[3]_i_9_0\
    );
crc_ok_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFBFFFB0A080008"
    )
        port map (
      I0 => crc_ok_reg_3,
      I1 => crc_ok_i_3_n_0,
      I2 => crc_ok_reg_4,
      I3 => crc_ok_reg(1),
      I4 => crc_ok_reg_5,
      I5 => crc_ok_reg_6,
      O => \state_reg[1]\
    );
crc_ok_i_22: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \crc_out[3]\(11),
      I1 => \crc_out[3]\(10),
      I2 => \DAT_dat_o[3]_i_7_0\(1),
      I3 => \crc_out[3]\(9),
      I4 => \DAT_dat_o[3]_i_7_0\(0),
      I5 => \crc_out[3]\(8),
      O => crc_ok_i_22_n_0
    );
crc_ok_i_23: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \crc_out[3]\(15),
      I1 => \crc_out[3]\(14),
      I2 => \DAT_dat_o[3]_i_7_0\(1),
      I3 => \crc_out[3]\(13),
      I4 => \DAT_dat_o[3]_i_7_0\(0),
      I5 => \crc_out[3]\(12),
      O => crc_ok_i_23_n_0
    );
crc_ok_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFFBAAA0000"
    )
        port map (
      I0 => crc_ok_reg_0(0),
      I1 => crc_ok_i_6_n_0,
      I2 => crc_ok_reg_1(0),
      I3 => crc_ok_reg_2(0),
      I4 => crc_ok_reg(3),
      I5 => crc_ok_reg(2),
      O => crc_ok_i_3_n_0
    );
crc_ok_i_40: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \crc_out[3]\(3),
      I1 => \crc_out[3]\(2),
      I2 => \DAT_dat_o[3]_i_7_0\(1),
      I3 => \crc_out[3]\(1),
      I4 => \DAT_dat_o[3]_i_7_0\(0),
      I5 => \crc_out[3]\(0),
      O => crc_ok_i_40_n_0
    );
crc_ok_i_41: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \crc_out[3]\(7),
      I1 => \crc_out[3]\(6),
      I2 => \DAT_dat_o[3]_i_7_0\(1),
      I3 => \crc_out[3]\(5),
      I4 => \DAT_dat_o[3]_i_7_0\(0),
      I5 => \crc_out[3]\(4),
      O => crc_ok_i_41_n_0
    );
crc_ok_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000055557557"
    )
        port map (
      I0 => bus_4bit_reg,
      I1 => crc_ok_i_8_n_0,
      I2 => \DAT_dat_o_reg[3]\(0),
      I3 => crc_ok_i_3_0,
      I4 => crc_ok_i_3_1,
      I5 => crc_ok_i_3_2,
      O => crc_ok_i_6_n_0
    );
crc_ok_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"565656A6A6A656A6"
    )
        port map (
      I0 => \DAT_dat_o_reg[3]\(1),
      I1 => crc_ok_reg_i_21_n_0,
      I2 => \DAT_dat_o[3]_i_7_0\(3),
      I3 => crc_ok_i_22_n_0,
      I4 => \DAT_dat_o[3]_i_7_0\(2),
      I5 => crc_ok_i_23_n_0,
      O => crc_ok_i_8_n_0
    );
crc_ok_reg_i_21: unisim.vcomponents.MUXF7
     port map (
      I0 => crc_ok_i_40_n_0,
      I1 => crc_ok_i_41_n_0,
      O => crc_ok_reg_i_21_n_0,
      S => \DAT_dat_o[3]_i_7_0\(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_top_axi_sd_0_0_sd_crc_7 is
  port (
    \FSM_sequential_state_reg[0]\ : out STD_LOGIC;
    cmd_out_o_reg : out STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \CRC_reg[3]_0\ : in STD_LOGIC;
    crc_ok_reg : in STD_LOGIC;
    crc_ok_reg_0 : in STD_LOGIC;
    crc_ok_i_2_0 : in STD_LOGIC;
    crc_ok_i_2_1 : in STD_LOGIC;
    crc_ok_i_2_2 : in STD_LOGIC;
    crc_ok_i_2_3 : in STD_LOGIC;
    crc_ok_i_2_4 : in STD_LOGIC;
    crc_ok_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    crc_ok_reg_2 : in STD_LOGIC;
    crc_ok_reg_3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    crc_ok_reg_4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    crc_ok_reg_5 : in STD_LOGIC;
    cmd_out_o : in STD_LOGIC;
    cmd_out_o_reg_0 : in STD_LOGIC;
    cmd_out_o_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    cmd_out_o_reg_2 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    sd_clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_top_axi_sd_0_0_sd_crc_7 : entity is "sd_crc_7";
end microblaze_top_axi_sd_0_0_sd_crc_7;

architecture STRUCTURE of microblaze_top_axi_sd_0_0_sd_crc_7 is
  signal cmd_out_o_i_3_n_0 : STD_LOGIC;
  signal cmd_out_o_i_7_n_0 : STD_LOGIC;
  signal cmd_out_o_i_8_n_0 : STD_LOGIC;
  signal crc_ok_i_2_n_0 : STD_LOGIC;
  signal crc_ok_i_5_n_0 : STD_LOGIC;
  signal crc_ok_i_6_n_0 : STD_LOGIC;
  signal crc_val : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal p_5_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \CRC[0]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \CRC[3]_i_1\ : label is "soft_lutpair18";
begin
\CRC[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => crc_val(6),
      I1 => \CRC_reg[3]_0\,
      O => p_5_out(0)
    );
\CRC[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \CRC_reg[3]_0\,
      I1 => crc_val(6),
      I2 => crc_val(2),
      O => p_5_out(3)
    );
\CRC_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_5_out(0),
      Q => crc_val(0)
    );
\CRC_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => E(0),
      CLR => AR(0),
      D => crc_val(0),
      Q => crc_val(1)
    );
\CRC_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => E(0),
      CLR => AR(0),
      D => crc_val(1),
      Q => crc_val(2)
    );
\CRC_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_5_out(3),
      Q => crc_val(3)
    );
\CRC_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => E(0),
      CLR => AR(0),
      D => crc_val(3),
      Q => crc_val(4)
    );
\CRC_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => E(0),
      CLR => AR(0),
      D => crc_val(4),
      Q => crc_val(5)
    );
\CRC_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => E(0),
      CLR => AR(0),
      D => crc_val(5),
      Q => crc_val(6)
    );
cmd_out_o_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBB8B8B8BBB8B"
    )
        port map (
      I0 => cmd_out_o,
      I1 => cmd_out_o_reg_0,
      I2 => crc_ok_reg_1(0),
      I3 => cmd_out_o_i_3_n_0,
      I4 => cmd_out_o_reg_1(0),
      I5 => cmd_out_o_reg_2,
      O => cmd_out_o_reg
    );
cmd_out_o_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF5DD5D5D5"
    )
        port map (
      I0 => CO(0),
      I1 => cmd_out_o_i_7_n_0,
      I2 => Q(2),
      I3 => Q(0),
      I4 => Q(1),
      I5 => cmd_out_o_i_8_n_0,
      O => cmd_out_o_i_3_n_0
    );
cmd_out_o_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFC0AFCFA0C0A0"
    )
        port map (
      I0 => crc_val(1),
      I1 => crc_val(3),
      I2 => Q(0),
      I3 => Q(1),
      I4 => crc_val(0),
      I5 => crc_val(2),
      O => cmd_out_o_i_7_n_0
    );
cmd_out_o_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA0000F000CC00AA"
    )
        port map (
      I0 => crc_val(6),
      I1 => crc_val(5),
      I2 => crc_val(4),
      I3 => Q(2),
      I4 => Q(0),
      I5 => Q(1),
      O => cmd_out_o_i_8_n_0
    );
crc_ok_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => crc_ok_i_2_n_0,
      I1 => crc_ok_reg_1(0),
      I2 => crc_ok_reg_2,
      I3 => crc_ok_reg_3(0),
      I4 => crc_ok_reg_4(0),
      I5 => crc_ok_reg_5,
      O => \FSM_sequential_state_reg[0]\
    );
crc_ok_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8200008200000000"
    )
        port map (
      I0 => crc_ok_i_5_n_0,
      I1 => crc_val(5),
      I2 => crc_ok_reg,
      I3 => crc_ok_reg_0,
      I4 => crc_val(6),
      I5 => crc_ok_i_6_n_0,
      O => crc_ok_i_2_n_0
    );
crc_ok_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => crc_ok_i_2_3,
      I1 => crc_val(3),
      I2 => crc_ok_i_2_4,
      I3 => crc_val(4),
      O => crc_ok_i_5_n_0
    );
crc_ok_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => crc_val(1),
      I1 => crc_ok_i_2_0,
      I2 => crc_val(0),
      I3 => crc_ok_i_2_1,
      I4 => crc_val(2),
      I5 => crc_ok_i_2_2,
      O => crc_ok_i_6_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_top_axi_sd_0_0_sd_data_master is
  port (
    sd_clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    start_tx_i : in STD_LOGIC;
    start_rx_i : in STD_LOGIC;
    timeout_i : in STD_LOGIC_VECTOR ( 23 downto 0 );
    d_write_o : out STD_LOGIC;
    d_read_o : out STD_LOGIC;
    start_tx_fifo_o : out STD_LOGIC;
    start_rx_fifo_o : out STD_LOGIC;
    tx_fifo_empty_i : in STD_LOGIC;
    tx_fifo_full_i : in STD_LOGIC;
    rx_fifo_full_i : in STD_LOGIC;
    xfr_complete_i : in STD_LOGIC;
    crc_ok_i : in STD_LOGIC;
    int_status_o : out STD_LOGIC_VECTOR ( 4 downto 0 );
    int_status_rst_i : in STD_LOGIC
  );
  attribute DATA_TRANSFER : string;
  attribute DATA_TRANSFER of microblaze_top_axi_sd_0_0_sd_data_master : entity is "3'b100";
  attribute IDLE : string;
  attribute IDLE of microblaze_top_axi_sd_0_0_sd_data_master : entity is "3'b000";
  attribute INT_DATA_CC : integer;
  attribute INT_DATA_CC of microblaze_top_axi_sd_0_0_sd_data_master : entity is 0;
  attribute INT_DATA_CCRCE : integer;
  attribute INT_DATA_CCRCE of microblaze_top_axi_sd_0_0_sd_data_master : entity is 3;
  attribute INT_DATA_CFE : integer;
  attribute INT_DATA_CFE of microblaze_top_axi_sd_0_0_sd_data_master : entity is 4;
  attribute INT_DATA_CTE : integer;
  attribute INT_DATA_CTE of microblaze_top_axi_sd_0_0_sd_data_master : entity is 2;
  attribute INT_DATA_EI : integer;
  attribute INT_DATA_EI of microblaze_top_axi_sd_0_0_sd_data_master : entity is 1;
  attribute INT_DATA_SIZE : integer;
  attribute INT_DATA_SIZE of microblaze_top_axi_sd_0_0_sd_data_master : entity is 5;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_top_axi_sd_0_0_sd_data_master : entity is "sd_data_master";
  attribute SIZE : integer;
  attribute SIZE of microblaze_top_axi_sd_0_0_sd_data_master : entity is 3;
  attribute START_RX_FIFO : string;
  attribute START_RX_FIFO of microblaze_top_axi_sd_0_0_sd_data_master : entity is "3'b010";
  attribute START_TX_FIFO : string;
  attribute START_TX_FIFO of microblaze_top_axi_sd_0_0_sd_data_master : entity is "3'b001";
end microblaze_top_axi_sd_0_0_sd_data_master;

architecture STRUCTURE of microblaze_top_axi_sd_0_0_sd_data_master is
  signal \FSM_sequential_state[1]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \FSM_sequential_state_reg_n_0_[1]\ : STD_LOGIC;
  signal \^d_read_o\ : STD_LOGIC;
  signal d_read_o_i_1_n_0 : STD_LOGIC;
  signal d_read_o_i_2_n_0 : STD_LOGIC;
  signal \^d_write_o\ : STD_LOGIC;
  signal d_write_o_i_10_n_0 : STD_LOGIC;
  signal d_write_o_i_12_n_0 : STD_LOGIC;
  signal d_write_o_i_13_n_0 : STD_LOGIC;
  signal d_write_o_i_14_n_0 : STD_LOGIC;
  signal d_write_o_i_15_n_0 : STD_LOGIC;
  signal d_write_o_i_16_n_0 : STD_LOGIC;
  signal d_write_o_i_17_n_0 : STD_LOGIC;
  signal d_write_o_i_18_n_0 : STD_LOGIC;
  signal d_write_o_i_19_n_0 : STD_LOGIC;
  signal d_write_o_i_1_n_0 : STD_LOGIC;
  signal d_write_o_i_21_n_0 : STD_LOGIC;
  signal d_write_o_i_22_n_0 : STD_LOGIC;
  signal d_write_o_i_23_n_0 : STD_LOGIC;
  signal d_write_o_i_24_n_0 : STD_LOGIC;
  signal d_write_o_i_25_n_0 : STD_LOGIC;
  signal d_write_o_i_26_n_0 : STD_LOGIC;
  signal d_write_o_i_27_n_0 : STD_LOGIC;
  signal d_write_o_i_28_n_0 : STD_LOGIC;
  signal d_write_o_i_29_n_0 : STD_LOGIC;
  signal d_write_o_i_2_n_0 : STD_LOGIC;
  signal d_write_o_i_30_n_0 : STD_LOGIC;
  signal d_write_o_i_31_n_0 : STD_LOGIC;
  signal d_write_o_i_32_n_0 : STD_LOGIC;
  signal d_write_o_i_33_n_0 : STD_LOGIC;
  signal d_write_o_i_34_n_0 : STD_LOGIC;
  signal d_write_o_i_35_n_0 : STD_LOGIC;
  signal d_write_o_i_36_n_0 : STD_LOGIC;
  signal d_write_o_i_3_n_0 : STD_LOGIC;
  signal d_write_o_i_4_n_0 : STD_LOGIC;
  signal d_write_o_i_5_n_0 : STD_LOGIC;
  signal d_write_o_i_6_n_0 : STD_LOGIC;
  signal d_write_o_i_8_n_0 : STD_LOGIC;
  signal d_write_o_i_9_n_0 : STD_LOGIC;
  signal d_write_o_reg_i_11_n_0 : STD_LOGIC;
  signal d_write_o_reg_i_11_n_1 : STD_LOGIC;
  signal d_write_o_reg_i_11_n_2 : STD_LOGIC;
  signal d_write_o_reg_i_11_n_3 : STD_LOGIC;
  signal d_write_o_reg_i_20_n_0 : STD_LOGIC;
  signal d_write_o_reg_i_20_n_1 : STD_LOGIC;
  signal d_write_o_reg_i_20_n_2 : STD_LOGIC;
  signal d_write_o_reg_i_20_n_3 : STD_LOGIC;
  signal d_write_o_reg_i_7_n_0 : STD_LOGIC;
  signal d_write_o_reg_i_7_n_1 : STD_LOGIC;
  signal d_write_o_reg_i_7_n_2 : STD_LOGIC;
  signal d_write_o_reg_i_7_n_3 : STD_LOGIC;
  signal in12 : STD_LOGIC_VECTOR ( 23 downto 1 );
  signal \^int_status_o\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \int_status_o[0]_i_1_n_0\ : STD_LOGIC;
  signal \int_status_o[0]_i_2_n_0\ : STD_LOGIC;
  signal \int_status_o[1]_i_1_n_0\ : STD_LOGIC;
  signal \int_status_o[1]_i_2_n_0\ : STD_LOGIC;
  signal \int_status_o[2]_i_1_n_0\ : STD_LOGIC;
  signal \int_status_o[3]_i_1_n_0\ : STD_LOGIC;
  signal \int_status_o[3]_i_2_n_0\ : STD_LOGIC;
  signal \int_status_o[4]_i_1_n_0\ : STD_LOGIC;
  signal \int_status_o[4]_i_2_n_0\ : STD_LOGIC;
  signal next_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^start_rx_fifo_o\ : STD_LOGIC;
  signal start_rx_fifo_o_i_1_n_0 : STD_LOGIC;
  signal \^start_tx_fifo_o\ : STD_LOGIC;
  signal timeout_reg : STD_LOGIC;
  signal \timeout_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \timeout_reg_reg_n_0_[10]\ : STD_LOGIC;
  signal \timeout_reg_reg_n_0_[11]\ : STD_LOGIC;
  signal \timeout_reg_reg_n_0_[12]\ : STD_LOGIC;
  signal \timeout_reg_reg_n_0_[13]\ : STD_LOGIC;
  signal \timeout_reg_reg_n_0_[14]\ : STD_LOGIC;
  signal \timeout_reg_reg_n_0_[15]\ : STD_LOGIC;
  signal \timeout_reg_reg_n_0_[16]\ : STD_LOGIC;
  signal \timeout_reg_reg_n_0_[17]\ : STD_LOGIC;
  signal \timeout_reg_reg_n_0_[18]\ : STD_LOGIC;
  signal \timeout_reg_reg_n_0_[19]\ : STD_LOGIC;
  signal \timeout_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \timeout_reg_reg_n_0_[20]\ : STD_LOGIC;
  signal \timeout_reg_reg_n_0_[21]\ : STD_LOGIC;
  signal \timeout_reg_reg_n_0_[22]\ : STD_LOGIC;
  signal \timeout_reg_reg_n_0_[23]\ : STD_LOGIC;
  signal \timeout_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \timeout_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \timeout_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \timeout_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \timeout_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \timeout_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \timeout_reg_reg_n_0_[8]\ : STD_LOGIC;
  signal \timeout_reg_reg_n_0_[9]\ : STD_LOGIC;
  signal trans_done_i_1_n_0 : STD_LOGIC;
  signal trans_done_i_2_n_0 : STD_LOGIC;
  signal trans_done_i_3_n_0 : STD_LOGIC;
  signal trans_done_reg_n_0 : STD_LOGIC;
  signal tx_cycle_i_1_n_0 : STD_LOGIC;
  signal watchdog : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \watchdog[10]_i_1_n_0\ : STD_LOGIC;
  signal \watchdog[11]_i_1_n_0\ : STD_LOGIC;
  signal \watchdog[12]_i_1_n_0\ : STD_LOGIC;
  signal \watchdog[13]_i_1_n_0\ : STD_LOGIC;
  signal \watchdog[14]_i_1_n_0\ : STD_LOGIC;
  signal \watchdog[15]_i_1_n_0\ : STD_LOGIC;
  signal \watchdog[16]_i_1_n_0\ : STD_LOGIC;
  signal \watchdog[17]_i_1_n_0\ : STD_LOGIC;
  signal \watchdog[18]_i_1_n_0\ : STD_LOGIC;
  signal \watchdog[19]_i_1_n_0\ : STD_LOGIC;
  signal \watchdog[1]_i_1_n_0\ : STD_LOGIC;
  signal \watchdog[20]_i_1_n_0\ : STD_LOGIC;
  signal \watchdog[21]_i_1_n_0\ : STD_LOGIC;
  signal \watchdog[22]_i_1_n_0\ : STD_LOGIC;
  signal \watchdog[23]_i_1_n_0\ : STD_LOGIC;
  signal \watchdog[23]_i_2_n_0\ : STD_LOGIC;
  signal \watchdog[2]_i_1_n_0\ : STD_LOGIC;
  signal \watchdog[3]_i_1_n_0\ : STD_LOGIC;
  signal \watchdog[4]_i_1_n_0\ : STD_LOGIC;
  signal \watchdog[5]_i_1_n_0\ : STD_LOGIC;
  signal \watchdog[6]_i_1_n_0\ : STD_LOGIC;
  signal \watchdog[7]_i_1_n_0\ : STD_LOGIC;
  signal \watchdog[8]_i_1_n_0\ : STD_LOGIC;
  signal \watchdog[9]_i_1_n_0\ : STD_LOGIC;
  signal \watchdog_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \watchdog_reg[12]_i_2_n_1\ : STD_LOGIC;
  signal \watchdog_reg[12]_i_2_n_2\ : STD_LOGIC;
  signal \watchdog_reg[12]_i_2_n_3\ : STD_LOGIC;
  signal \watchdog_reg[16]_i_2_n_0\ : STD_LOGIC;
  signal \watchdog_reg[16]_i_2_n_1\ : STD_LOGIC;
  signal \watchdog_reg[16]_i_2_n_2\ : STD_LOGIC;
  signal \watchdog_reg[16]_i_2_n_3\ : STD_LOGIC;
  signal \watchdog_reg[20]_i_2_n_0\ : STD_LOGIC;
  signal \watchdog_reg[20]_i_2_n_1\ : STD_LOGIC;
  signal \watchdog_reg[20]_i_2_n_2\ : STD_LOGIC;
  signal \watchdog_reg[20]_i_2_n_3\ : STD_LOGIC;
  signal \watchdog_reg[23]_i_3_n_2\ : STD_LOGIC;
  signal \watchdog_reg[23]_i_3_n_3\ : STD_LOGIC;
  signal \watchdog_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \watchdog_reg[4]_i_2_n_1\ : STD_LOGIC;
  signal \watchdog_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \watchdog_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \watchdog_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \watchdog_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \watchdog_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \watchdog_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \watchdog_reg_n_0_[0]\ : STD_LOGIC;
  signal \watchdog_reg_n_0_[10]\ : STD_LOGIC;
  signal \watchdog_reg_n_0_[11]\ : STD_LOGIC;
  signal \watchdog_reg_n_0_[12]\ : STD_LOGIC;
  signal \watchdog_reg_n_0_[13]\ : STD_LOGIC;
  signal \watchdog_reg_n_0_[14]\ : STD_LOGIC;
  signal \watchdog_reg_n_0_[15]\ : STD_LOGIC;
  signal \watchdog_reg_n_0_[16]\ : STD_LOGIC;
  signal \watchdog_reg_n_0_[17]\ : STD_LOGIC;
  signal \watchdog_reg_n_0_[18]\ : STD_LOGIC;
  signal \watchdog_reg_n_0_[19]\ : STD_LOGIC;
  signal \watchdog_reg_n_0_[1]\ : STD_LOGIC;
  signal \watchdog_reg_n_0_[20]\ : STD_LOGIC;
  signal \watchdog_reg_n_0_[21]\ : STD_LOGIC;
  signal \watchdog_reg_n_0_[22]\ : STD_LOGIC;
  signal \watchdog_reg_n_0_[23]\ : STD_LOGIC;
  signal \watchdog_reg_n_0_[2]\ : STD_LOGIC;
  signal \watchdog_reg_n_0_[3]\ : STD_LOGIC;
  signal \watchdog_reg_n_0_[4]\ : STD_LOGIC;
  signal \watchdog_reg_n_0_[5]\ : STD_LOGIC;
  signal \watchdog_reg_n_0_[6]\ : STD_LOGIC;
  signal \watchdog_reg_n_0_[7]\ : STD_LOGIC;
  signal \watchdog_reg_n_0_[8]\ : STD_LOGIC;
  signal \watchdog_reg_n_0_[9]\ : STD_LOGIC;
  signal NLW_d_write_o_reg_i_11_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_d_write_o_reg_i_20_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_d_write_o_reg_i_7_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_watchdog_reg[23]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_watchdog_reg[23]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_1\ : label is "soft_lutpair136";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "START_TX_FIFO:01,START_RX_FIFO:10,DATA_TRANSFER:11,IDLE:00";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "START_TX_FIFO:01,START_RX_FIFO:10,DATA_TRANSFER:11,IDLE:00";
  attribute SOFT_HLUTNM of d_write_o_i_2 : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \int_status_o[0]_i_2\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \int_status_o[1]_i_2\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \int_status_o[3]_i_2\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \int_status_o[4]_i_2\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of start_rx_fifo_o_i_1 : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of trans_done_i_2 : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of trans_done_i_3 : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of tx_cycle_i_1 : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \watchdog[0]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \watchdog[10]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \watchdog[11]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \watchdog[12]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \watchdog[13]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \watchdog[14]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \watchdog[15]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \watchdog[16]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \watchdog[17]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \watchdog[18]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \watchdog[19]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \watchdog[1]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \watchdog[20]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \watchdog[21]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \watchdog[22]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \watchdog[23]_i_2\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \watchdog[2]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \watchdog[3]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \watchdog[4]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \watchdog[5]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \watchdog[6]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \watchdog[7]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \watchdog[8]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \watchdog[9]_i_1\ : label is "soft_lutpair142";
begin
  d_read_o <= \^d_read_o\;
  d_write_o <= \^d_write_o\;
  int_status_o(4 downto 0) <= \^int_status_o\(4 downto 0);
  start_rx_fifo_o <= \^start_rx_fifo_o\;
  start_tx_fifo_o <= \^start_tx_fifo_o\;
\FSM_sequential_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F3AFF3A"
    )
        port map (
      I0 => start_tx_i,
      I1 => xfr_complete_i,
      I2 => \FSM_sequential_state_reg_n_0_[1]\,
      I3 => \FSM_sequential_state_reg_n_0_[0]\,
      I4 => trans_done_reg_n_0,
      O => next_state(0)
    );
\FSM_sequential_state[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => trans_done_reg_n_0,
      I1 => \FSM_sequential_state_reg_n_0_[1]\,
      I2 => \FSM_sequential_state[1]_i_2_n_0\,
      O => next_state(1)
    );
\FSM_sequential_state[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F400F4F0F400F40"
    )
        port map (
      I0 => xfr_complete_i,
      I1 => tx_fifo_full_i,
      I2 => \FSM_sequential_state_reg_n_0_[0]\,
      I3 => \FSM_sequential_state_reg_n_0_[1]\,
      I4 => start_tx_i,
      I5 => start_rx_i,
      O => \FSM_sequential_state[1]_i_2_n_0\
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => next_state(0),
      Q => \FSM_sequential_state_reg_n_0_[0]\
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => next_state(1),
      Q => \FSM_sequential_state_reg_n_0_[1]\
    );
d_read_o_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAFFFF00BA00FF00"
    )
        port map (
      I0 => d_write_o_i_3_n_0,
      I1 => xfr_complete_i,
      I2 => d_read_o_i_2_n_0,
      I3 => \FSM_sequential_state_reg_n_0_[1]\,
      I4 => \FSM_sequential_state_reg_n_0_[0]\,
      I5 => \^d_read_o\,
      O => d_read_o_i_1_n_0
    );
d_read_o_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_fifo_full_i,
      I1 => \^start_tx_fifo_o\,
      O => d_read_o_i_2_n_0
    );
d_read_o_reg: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => d_read_o_i_1_n_0,
      Q => \^d_read_o\
    );
d_write_o_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFFFF00EEF00000"
    )
        port map (
      I0 => d_write_o_i_2_n_0,
      I1 => d_write_o_i_3_n_0,
      I2 => tx_fifo_full_i,
      I3 => \FSM_sequential_state_reg_n_0_[1]\,
      I4 => \FSM_sequential_state_reg_n_0_[0]\,
      I5 => \^d_write_o\,
      O => d_write_o_i_1_n_0
    );
d_write_o_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \timeout_reg_reg_n_0_[5]\,
      I1 => \timeout_reg_reg_n_0_[4]\,
      I2 => \timeout_reg_reg_n_0_[7]\,
      I3 => \timeout_reg_reg_n_0_[6]\,
      O => d_write_o_i_10_n_0
    );
d_write_o_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \watchdog_reg_n_0_[22]\,
      I1 => \timeout_reg_reg_n_0_[22]\,
      I2 => \timeout_reg_reg_n_0_[23]\,
      I3 => \watchdog_reg_n_0_[23]\,
      O => d_write_o_i_12_n_0
    );
d_write_o_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \watchdog_reg_n_0_[20]\,
      I1 => \timeout_reg_reg_n_0_[20]\,
      I2 => \timeout_reg_reg_n_0_[21]\,
      I3 => \watchdog_reg_n_0_[21]\,
      O => d_write_o_i_13_n_0
    );
d_write_o_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \watchdog_reg_n_0_[18]\,
      I1 => \timeout_reg_reg_n_0_[18]\,
      I2 => \timeout_reg_reg_n_0_[19]\,
      I3 => \watchdog_reg_n_0_[19]\,
      O => d_write_o_i_14_n_0
    );
d_write_o_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \watchdog_reg_n_0_[16]\,
      I1 => \timeout_reg_reg_n_0_[16]\,
      I2 => \timeout_reg_reg_n_0_[17]\,
      I3 => \watchdog_reg_n_0_[17]\,
      O => d_write_o_i_15_n_0
    );
d_write_o_i_16: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \watchdog_reg_n_0_[22]\,
      I1 => \timeout_reg_reg_n_0_[22]\,
      I2 => \watchdog_reg_n_0_[23]\,
      I3 => \timeout_reg_reg_n_0_[23]\,
      O => d_write_o_i_16_n_0
    );
d_write_o_i_17: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \watchdog_reg_n_0_[20]\,
      I1 => \timeout_reg_reg_n_0_[20]\,
      I2 => \watchdog_reg_n_0_[21]\,
      I3 => \timeout_reg_reg_n_0_[21]\,
      O => d_write_o_i_17_n_0
    );
d_write_o_i_18: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \watchdog_reg_n_0_[18]\,
      I1 => \timeout_reg_reg_n_0_[18]\,
      I2 => \watchdog_reg_n_0_[19]\,
      I3 => \timeout_reg_reg_n_0_[19]\,
      O => d_write_o_i_18_n_0
    );
d_write_o_i_19: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \watchdog_reg_n_0_[16]\,
      I1 => \timeout_reg_reg_n_0_[16]\,
      I2 => \watchdog_reg_n_0_[17]\,
      I3 => \timeout_reg_reg_n_0_[17]\,
      O => d_write_o_i_19_n_0
    );
d_write_o_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^start_tx_fifo_o\,
      I1 => rx_fifo_full_i,
      I2 => xfr_complete_i,
      O => d_write_o_i_2_n_0
    );
d_write_o_i_21: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \watchdog_reg_n_0_[14]\,
      I1 => \timeout_reg_reg_n_0_[14]\,
      I2 => \timeout_reg_reg_n_0_[15]\,
      I3 => \watchdog_reg_n_0_[15]\,
      O => d_write_o_i_21_n_0
    );
d_write_o_i_22: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \watchdog_reg_n_0_[12]\,
      I1 => \timeout_reg_reg_n_0_[12]\,
      I2 => \timeout_reg_reg_n_0_[13]\,
      I3 => \watchdog_reg_n_0_[13]\,
      O => d_write_o_i_22_n_0
    );
d_write_o_i_23: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \watchdog_reg_n_0_[10]\,
      I1 => \timeout_reg_reg_n_0_[10]\,
      I2 => \timeout_reg_reg_n_0_[11]\,
      I3 => \watchdog_reg_n_0_[11]\,
      O => d_write_o_i_23_n_0
    );
d_write_o_i_24: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \watchdog_reg_n_0_[8]\,
      I1 => \timeout_reg_reg_n_0_[8]\,
      I2 => \timeout_reg_reg_n_0_[9]\,
      I3 => \watchdog_reg_n_0_[9]\,
      O => d_write_o_i_24_n_0
    );
d_write_o_i_25: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \watchdog_reg_n_0_[14]\,
      I1 => \timeout_reg_reg_n_0_[14]\,
      I2 => \watchdog_reg_n_0_[15]\,
      I3 => \timeout_reg_reg_n_0_[15]\,
      O => d_write_o_i_25_n_0
    );
d_write_o_i_26: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \watchdog_reg_n_0_[12]\,
      I1 => \timeout_reg_reg_n_0_[12]\,
      I2 => \watchdog_reg_n_0_[13]\,
      I3 => \timeout_reg_reg_n_0_[13]\,
      O => d_write_o_i_26_n_0
    );
d_write_o_i_27: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \watchdog_reg_n_0_[10]\,
      I1 => \timeout_reg_reg_n_0_[10]\,
      I2 => \watchdog_reg_n_0_[11]\,
      I3 => \timeout_reg_reg_n_0_[11]\,
      O => d_write_o_i_27_n_0
    );
d_write_o_i_28: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \watchdog_reg_n_0_[8]\,
      I1 => \timeout_reg_reg_n_0_[8]\,
      I2 => \watchdog_reg_n_0_[9]\,
      I3 => \timeout_reg_reg_n_0_[9]\,
      O => d_write_o_i_28_n_0
    );
d_write_o_i_29: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \watchdog_reg_n_0_[6]\,
      I1 => \timeout_reg_reg_n_0_[6]\,
      I2 => \timeout_reg_reg_n_0_[7]\,
      I3 => \watchdog_reg_n_0_[7]\,
      O => d_write_o_i_29_n_0
    );
d_write_o_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE00"
    )
        port map (
      I0 => d_write_o_i_4_n_0,
      I1 => d_write_o_i_5_n_0,
      I2 => d_write_o_i_6_n_0,
      I3 => d_write_o_reg_i_7_n_0,
      O => d_write_o_i_3_n_0
    );
d_write_o_i_30: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \watchdog_reg_n_0_[4]\,
      I1 => \timeout_reg_reg_n_0_[4]\,
      I2 => \timeout_reg_reg_n_0_[5]\,
      I3 => \watchdog_reg_n_0_[5]\,
      O => d_write_o_i_30_n_0
    );
d_write_o_i_31: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \watchdog_reg_n_0_[2]\,
      I1 => \timeout_reg_reg_n_0_[2]\,
      I2 => \timeout_reg_reg_n_0_[3]\,
      I3 => \watchdog_reg_n_0_[3]\,
      O => d_write_o_i_31_n_0
    );
d_write_o_i_32: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \watchdog_reg_n_0_[0]\,
      I1 => \timeout_reg_reg_n_0_[0]\,
      I2 => \timeout_reg_reg_n_0_[1]\,
      I3 => \watchdog_reg_n_0_[1]\,
      O => d_write_o_i_32_n_0
    );
d_write_o_i_33: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \watchdog_reg_n_0_[6]\,
      I1 => \timeout_reg_reg_n_0_[6]\,
      I2 => \watchdog_reg_n_0_[7]\,
      I3 => \timeout_reg_reg_n_0_[7]\,
      O => d_write_o_i_33_n_0
    );
d_write_o_i_34: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \watchdog_reg_n_0_[4]\,
      I1 => \timeout_reg_reg_n_0_[4]\,
      I2 => \watchdog_reg_n_0_[5]\,
      I3 => \timeout_reg_reg_n_0_[5]\,
      O => d_write_o_i_34_n_0
    );
d_write_o_i_35: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \watchdog_reg_n_0_[2]\,
      I1 => \timeout_reg_reg_n_0_[2]\,
      I2 => \watchdog_reg_n_0_[3]\,
      I3 => \timeout_reg_reg_n_0_[3]\,
      O => d_write_o_i_35_n_0
    );
d_write_o_i_36: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \watchdog_reg_n_0_[0]\,
      I1 => \timeout_reg_reg_n_0_[0]\,
      I2 => \watchdog_reg_n_0_[1]\,
      I3 => \timeout_reg_reg_n_0_[1]\,
      O => d_write_o_i_36_n_0
    );
d_write_o_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \timeout_reg_reg_n_0_[10]\,
      I1 => \timeout_reg_reg_n_0_[11]\,
      I2 => \timeout_reg_reg_n_0_[8]\,
      I3 => \timeout_reg_reg_n_0_[9]\,
      I4 => d_write_o_i_8_n_0,
      O => d_write_o_i_4_n_0
    );
d_write_o_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \timeout_reg_reg_n_0_[18]\,
      I1 => \timeout_reg_reg_n_0_[19]\,
      I2 => \timeout_reg_reg_n_0_[16]\,
      I3 => \timeout_reg_reg_n_0_[17]\,
      I4 => d_write_o_i_9_n_0,
      O => d_write_o_i_5_n_0
    );
d_write_o_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \timeout_reg_reg_n_0_[2]\,
      I1 => \timeout_reg_reg_n_0_[3]\,
      I2 => \timeout_reg_reg_n_0_[0]\,
      I3 => \timeout_reg_reg_n_0_[1]\,
      I4 => d_write_o_i_10_n_0,
      O => d_write_o_i_6_n_0
    );
d_write_o_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \timeout_reg_reg_n_0_[13]\,
      I1 => \timeout_reg_reg_n_0_[12]\,
      I2 => \timeout_reg_reg_n_0_[15]\,
      I3 => \timeout_reg_reg_n_0_[14]\,
      O => d_write_o_i_8_n_0
    );
d_write_o_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \timeout_reg_reg_n_0_[21]\,
      I1 => \timeout_reg_reg_n_0_[20]\,
      I2 => \timeout_reg_reg_n_0_[23]\,
      I3 => \timeout_reg_reg_n_0_[22]\,
      O => d_write_o_i_9_n_0
    );
d_write_o_reg: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => d_write_o_i_1_n_0,
      Q => \^d_write_o\
    );
d_write_o_reg_i_11: unisim.vcomponents.CARRY4
     port map (
      CI => d_write_o_reg_i_20_n_0,
      CO(3) => d_write_o_reg_i_11_n_0,
      CO(2) => d_write_o_reg_i_11_n_1,
      CO(1) => d_write_o_reg_i_11_n_2,
      CO(0) => d_write_o_reg_i_11_n_3,
      CYINIT => '0',
      DI(3) => d_write_o_i_21_n_0,
      DI(2) => d_write_o_i_22_n_0,
      DI(1) => d_write_o_i_23_n_0,
      DI(0) => d_write_o_i_24_n_0,
      O(3 downto 0) => NLW_d_write_o_reg_i_11_O_UNCONNECTED(3 downto 0),
      S(3) => d_write_o_i_25_n_0,
      S(2) => d_write_o_i_26_n_0,
      S(1) => d_write_o_i_27_n_0,
      S(0) => d_write_o_i_28_n_0
    );
d_write_o_reg_i_20: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => d_write_o_reg_i_20_n_0,
      CO(2) => d_write_o_reg_i_20_n_1,
      CO(1) => d_write_o_reg_i_20_n_2,
      CO(0) => d_write_o_reg_i_20_n_3,
      CYINIT => '1',
      DI(3) => d_write_o_i_29_n_0,
      DI(2) => d_write_o_i_30_n_0,
      DI(1) => d_write_o_i_31_n_0,
      DI(0) => d_write_o_i_32_n_0,
      O(3 downto 0) => NLW_d_write_o_reg_i_20_O_UNCONNECTED(3 downto 0),
      S(3) => d_write_o_i_33_n_0,
      S(2) => d_write_o_i_34_n_0,
      S(1) => d_write_o_i_35_n_0,
      S(0) => d_write_o_i_36_n_0
    );
d_write_o_reg_i_7: unisim.vcomponents.CARRY4
     port map (
      CI => d_write_o_reg_i_11_n_0,
      CO(3) => d_write_o_reg_i_7_n_0,
      CO(2) => d_write_o_reg_i_7_n_1,
      CO(1) => d_write_o_reg_i_7_n_2,
      CO(0) => d_write_o_reg_i_7_n_3,
      CYINIT => '0',
      DI(3) => d_write_o_i_12_n_0,
      DI(2) => d_write_o_i_13_n_0,
      DI(1) => d_write_o_i_14_n_0,
      DI(0) => d_write_o_i_15_n_0,
      O(3 downto 0) => NLW_d_write_o_reg_i_7_O_UNCONNECTED(3 downto 0),
      S(3) => d_write_o_i_16_n_0,
      S(2) => d_write_o_i_17_n_0,
      S(1) => d_write_o_i_18_n_0,
      S(0) => d_write_o_i_19_n_0
    );
\int_status_o[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555510000000"
    )
        port map (
      I0 => int_status_rst_i,
      I1 => d_write_o_i_3_n_0,
      I2 => \int_status_o[0]_i_2_n_0\,
      I3 => \FSM_sequential_state_reg_n_0_[0]\,
      I4 => \FSM_sequential_state_reg_n_0_[1]\,
      I5 => \^int_status_o\(0),
      O => \int_status_o[0]_i_1_n_0\
    );
\int_status_o[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => xfr_complete_i,
      I1 => trans_done_reg_n_0,
      I2 => crc_ok_i,
      O => \int_status_o[0]_i_2_n_0\
    );
\int_status_o[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555554000000"
    )
        port map (
      I0 => int_status_rst_i,
      I1 => \int_status_o[1]_i_2_n_0\,
      I2 => d_write_o_i_3_n_0,
      I3 => \FSM_sequential_state_reg_n_0_[0]\,
      I4 => \FSM_sequential_state_reg_n_0_[1]\,
      I5 => \^int_status_o\(1),
      O => \int_status_o[1]_i_1_n_0\
    );
\int_status_o[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04040F04"
    )
        port map (
      I0 => crc_ok_i,
      I1 => xfr_complete_i,
      I2 => trans_done_reg_n_0,
      I3 => rx_fifo_full_i,
      I4 => \^start_tx_fifo_o\,
      O => \int_status_o[1]_i_2_n_0\
    );
\int_status_o[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55554000"
    )
        port map (
      I0 => int_status_rst_i,
      I1 => d_write_o_i_3_n_0,
      I2 => \FSM_sequential_state_reg_n_0_[0]\,
      I3 => \FSM_sequential_state_reg_n_0_[1]\,
      I4 => \^int_status_o\(2),
      O => \int_status_o[2]_i_1_n_0\
    );
\int_status_o[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555510000000"
    )
        port map (
      I0 => int_status_rst_i,
      I1 => d_write_o_i_3_n_0,
      I2 => \int_status_o[3]_i_2_n_0\,
      I3 => \FSM_sequential_state_reg_n_0_[0]\,
      I4 => \FSM_sequential_state_reg_n_0_[1]\,
      I5 => \^int_status_o\(3),
      O => \int_status_o[3]_i_1_n_0\
    );
\int_status_o[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => xfr_complete_i,
      I1 => trans_done_reg_n_0,
      I2 => crc_ok_i,
      O => \int_status_o[3]_i_2_n_0\
    );
\int_status_o[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55554000"
    )
        port map (
      I0 => int_status_rst_i,
      I1 => \int_status_o[4]_i_2_n_0\,
      I2 => \FSM_sequential_state_reg_n_0_[0]\,
      I3 => \FSM_sequential_state_reg_n_0_[1]\,
      I4 => \^int_status_o\(4),
      O => \int_status_o[4]_i_1_n_0\
    );
\int_status_o[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => trans_done_reg_n_0,
      I1 => rx_fifo_full_i,
      I2 => \^start_tx_fifo_o\,
      O => \int_status_o[4]_i_2_n_0\
    );
\int_status_o_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => \int_status_o[0]_i_1_n_0\,
      Q => \^int_status_o\(0)
    );
\int_status_o_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => \int_status_o[1]_i_1_n_0\,
      Q => \^int_status_o\(1)
    );
\int_status_o_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => \int_status_o[2]_i_1_n_0\,
      Q => \^int_status_o\(2)
    );
\int_status_o_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => \int_status_o[3]_i_1_n_0\,
      Q => \^int_status_o\(3)
    );
\int_status_o_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => \int_status_o[4]_i_1_n_0\,
      Q => \^int_status_o\(4)
    );
start_rx_fifo_o_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C4"
    )
        port map (
      I0 => \FSM_sequential_state_reg_n_0_[0]\,
      I1 => \FSM_sequential_state_reg_n_0_[1]\,
      I2 => \^start_rx_fifo_o\,
      O => start_rx_fifo_o_i_1_n_0
    );
start_rx_fifo_o_reg: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => start_rx_fifo_o_i_1_n_0,
      Q => \^start_rx_fifo_o\
    );
\timeout_reg[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \FSM_sequential_state_reg_n_0_[0]\,
      I1 => \FSM_sequential_state_reg_n_0_[1]\,
      O => timeout_reg
    );
\timeout_reg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => timeout_reg,
      CLR => rst,
      D => timeout_i(0),
      Q => \timeout_reg_reg_n_0_[0]\
    );
\timeout_reg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => timeout_reg,
      CLR => rst,
      D => timeout_i(10),
      Q => \timeout_reg_reg_n_0_[10]\
    );
\timeout_reg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => timeout_reg,
      CLR => rst,
      D => timeout_i(11),
      Q => \timeout_reg_reg_n_0_[11]\
    );
\timeout_reg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => timeout_reg,
      CLR => rst,
      D => timeout_i(12),
      Q => \timeout_reg_reg_n_0_[12]\
    );
\timeout_reg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => timeout_reg,
      CLR => rst,
      D => timeout_i(13),
      Q => \timeout_reg_reg_n_0_[13]\
    );
\timeout_reg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => timeout_reg,
      CLR => rst,
      D => timeout_i(14),
      Q => \timeout_reg_reg_n_0_[14]\
    );
\timeout_reg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => timeout_reg,
      CLR => rst,
      D => timeout_i(15),
      Q => \timeout_reg_reg_n_0_[15]\
    );
\timeout_reg_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => timeout_reg,
      CLR => rst,
      D => timeout_i(16),
      Q => \timeout_reg_reg_n_0_[16]\
    );
\timeout_reg_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => timeout_reg,
      CLR => rst,
      D => timeout_i(17),
      Q => \timeout_reg_reg_n_0_[17]\
    );
\timeout_reg_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => timeout_reg,
      CLR => rst,
      D => timeout_i(18),
      Q => \timeout_reg_reg_n_0_[18]\
    );
\timeout_reg_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => timeout_reg,
      CLR => rst,
      D => timeout_i(19),
      Q => \timeout_reg_reg_n_0_[19]\
    );
\timeout_reg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => timeout_reg,
      CLR => rst,
      D => timeout_i(1),
      Q => \timeout_reg_reg_n_0_[1]\
    );
\timeout_reg_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => timeout_reg,
      CLR => rst,
      D => timeout_i(20),
      Q => \timeout_reg_reg_n_0_[20]\
    );
\timeout_reg_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => timeout_reg,
      CLR => rst,
      D => timeout_i(21),
      Q => \timeout_reg_reg_n_0_[21]\
    );
\timeout_reg_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => timeout_reg,
      CLR => rst,
      D => timeout_i(22),
      Q => \timeout_reg_reg_n_0_[22]\
    );
\timeout_reg_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => timeout_reg,
      CLR => rst,
      D => timeout_i(23),
      Q => \timeout_reg_reg_n_0_[23]\
    );
\timeout_reg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => timeout_reg,
      CLR => rst,
      D => timeout_i(2),
      Q => \timeout_reg_reg_n_0_[2]\
    );
\timeout_reg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => timeout_reg,
      CLR => rst,
      D => timeout_i(3),
      Q => \timeout_reg_reg_n_0_[3]\
    );
\timeout_reg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => timeout_reg,
      CLR => rst,
      D => timeout_i(4),
      Q => \timeout_reg_reg_n_0_[4]\
    );
\timeout_reg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => timeout_reg,
      CLR => rst,
      D => timeout_i(5),
      Q => \timeout_reg_reg_n_0_[5]\
    );
\timeout_reg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => timeout_reg,
      CLR => rst,
      D => timeout_i(6),
      Q => \timeout_reg_reg_n_0_[6]\
    );
\timeout_reg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => timeout_reg,
      CLR => rst,
      D => timeout_i(7),
      Q => \timeout_reg_reg_n_0_[7]\
    );
\timeout_reg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => timeout_reg,
      CLR => rst,
      D => timeout_i(8),
      Q => \timeout_reg_reg_n_0_[8]\
    );
\timeout_reg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => timeout_reg,
      CLR => rst,
      D => timeout_i(9),
      Q => \timeout_reg_reg_n_0_[9]\
    );
trans_done_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFF00F8000000"
    )
        port map (
      I0 => trans_done_i_2_n_0,
      I1 => trans_done_i_3_n_0,
      I2 => d_write_o_i_3_n_0,
      I3 => \FSM_sequential_state_reg_n_0_[0]\,
      I4 => \FSM_sequential_state_reg_n_0_[1]\,
      I5 => trans_done_reg_n_0,
      O => trans_done_i_1_n_0
    );
trans_done_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => xfr_complete_i,
      I1 => rx_fifo_full_i,
      O => trans_done_i_2_n_0
    );
trans_done_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => xfr_complete_i,
      I1 => \^start_tx_fifo_o\,
      I2 => rx_fifo_full_i,
      O => trans_done_i_3_n_0
    );
trans_done_reg: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => trans_done_i_1_n_0,
      Q => trans_done_reg_n_0
    );
tx_cycle_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => \FSM_sequential_state_reg_n_0_[0]\,
      I1 => \FSM_sequential_state_reg_n_0_[1]\,
      I2 => \^start_tx_fifo_o\,
      O => tx_cycle_i_1_n_0
    );
tx_cycle_reg: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => tx_cycle_i_1_n_0,
      Q => \^start_tx_fifo_o\
    );
\watchdog[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \FSM_sequential_state_reg_n_0_[1]\,
      I1 => \watchdog_reg_n_0_[0]\,
      O => watchdog(0)
    );
\watchdog[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_sequential_state_reg_n_0_[1]\,
      I1 => in12(10),
      O => \watchdog[10]_i_1_n_0\
    );
\watchdog[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_sequential_state_reg_n_0_[1]\,
      I1 => in12(11),
      O => \watchdog[11]_i_1_n_0\
    );
\watchdog[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_sequential_state_reg_n_0_[1]\,
      I1 => in12(12),
      O => \watchdog[12]_i_1_n_0\
    );
\watchdog[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_sequential_state_reg_n_0_[1]\,
      I1 => in12(13),
      O => \watchdog[13]_i_1_n_0\
    );
\watchdog[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_sequential_state_reg_n_0_[1]\,
      I1 => in12(14),
      O => \watchdog[14]_i_1_n_0\
    );
\watchdog[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_sequential_state_reg_n_0_[1]\,
      I1 => in12(15),
      O => \watchdog[15]_i_1_n_0\
    );
\watchdog[16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_sequential_state_reg_n_0_[1]\,
      I1 => in12(16),
      O => \watchdog[16]_i_1_n_0\
    );
\watchdog[17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_sequential_state_reg_n_0_[1]\,
      I1 => in12(17),
      O => \watchdog[17]_i_1_n_0\
    );
\watchdog[18]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_sequential_state_reg_n_0_[1]\,
      I1 => in12(18),
      O => \watchdog[18]_i_1_n_0\
    );
\watchdog[19]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_sequential_state_reg_n_0_[1]\,
      I1 => in12(19),
      O => \watchdog[19]_i_1_n_0\
    );
\watchdog[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_sequential_state_reg_n_0_[1]\,
      I1 => in12(1),
      O => \watchdog[1]_i_1_n_0\
    );
\watchdog[20]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_sequential_state_reg_n_0_[1]\,
      I1 => in12(20),
      O => \watchdog[20]_i_1_n_0\
    );
\watchdog[21]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_sequential_state_reg_n_0_[1]\,
      I1 => in12(21),
      O => \watchdog[21]_i_1_n_0\
    );
\watchdog[22]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_sequential_state_reg_n_0_[1]\,
      I1 => in12(22),
      O => \watchdog[22]_i_1_n_0\
    );
\watchdog[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \FSM_sequential_state_reg_n_0_[1]\,
      I1 => \FSM_sequential_state_reg_n_0_[0]\,
      O => \watchdog[23]_i_1_n_0\
    );
\watchdog[23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_sequential_state_reg_n_0_[1]\,
      I1 => in12(23),
      O => \watchdog[23]_i_2_n_0\
    );
\watchdog[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_sequential_state_reg_n_0_[1]\,
      I1 => in12(2),
      O => \watchdog[2]_i_1_n_0\
    );
\watchdog[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_sequential_state_reg_n_0_[1]\,
      I1 => in12(3),
      O => \watchdog[3]_i_1_n_0\
    );
\watchdog[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_sequential_state_reg_n_0_[1]\,
      I1 => in12(4),
      O => \watchdog[4]_i_1_n_0\
    );
\watchdog[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_sequential_state_reg_n_0_[1]\,
      I1 => in12(5),
      O => \watchdog[5]_i_1_n_0\
    );
\watchdog[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_sequential_state_reg_n_0_[1]\,
      I1 => in12(6),
      O => \watchdog[6]_i_1_n_0\
    );
\watchdog[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_sequential_state_reg_n_0_[1]\,
      I1 => in12(7),
      O => \watchdog[7]_i_1_n_0\
    );
\watchdog[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_sequential_state_reg_n_0_[1]\,
      I1 => in12(8),
      O => \watchdog[8]_i_1_n_0\
    );
\watchdog[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_sequential_state_reg_n_0_[1]\,
      I1 => in12(9),
      O => \watchdog[9]_i_1_n_0\
    );
\watchdog_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \watchdog[23]_i_1_n_0\,
      CLR => rst,
      D => watchdog(0),
      Q => \watchdog_reg_n_0_[0]\
    );
\watchdog_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \watchdog[23]_i_1_n_0\,
      CLR => rst,
      D => \watchdog[10]_i_1_n_0\,
      Q => \watchdog_reg_n_0_[10]\
    );
\watchdog_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \watchdog[23]_i_1_n_0\,
      CLR => rst,
      D => \watchdog[11]_i_1_n_0\,
      Q => \watchdog_reg_n_0_[11]\
    );
\watchdog_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \watchdog[23]_i_1_n_0\,
      CLR => rst,
      D => \watchdog[12]_i_1_n_0\,
      Q => \watchdog_reg_n_0_[12]\
    );
\watchdog_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \watchdog_reg[8]_i_2_n_0\,
      CO(3) => \watchdog_reg[12]_i_2_n_0\,
      CO(2) => \watchdog_reg[12]_i_2_n_1\,
      CO(1) => \watchdog_reg[12]_i_2_n_2\,
      CO(0) => \watchdog_reg[12]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in12(12 downto 9),
      S(3) => \watchdog_reg_n_0_[12]\,
      S(2) => \watchdog_reg_n_0_[11]\,
      S(1) => \watchdog_reg_n_0_[10]\,
      S(0) => \watchdog_reg_n_0_[9]\
    );
\watchdog_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \watchdog[23]_i_1_n_0\,
      CLR => rst,
      D => \watchdog[13]_i_1_n_0\,
      Q => \watchdog_reg_n_0_[13]\
    );
\watchdog_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \watchdog[23]_i_1_n_0\,
      CLR => rst,
      D => \watchdog[14]_i_1_n_0\,
      Q => \watchdog_reg_n_0_[14]\
    );
\watchdog_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \watchdog[23]_i_1_n_0\,
      CLR => rst,
      D => \watchdog[15]_i_1_n_0\,
      Q => \watchdog_reg_n_0_[15]\
    );
\watchdog_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \watchdog[23]_i_1_n_0\,
      CLR => rst,
      D => \watchdog[16]_i_1_n_0\,
      Q => \watchdog_reg_n_0_[16]\
    );
\watchdog_reg[16]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \watchdog_reg[12]_i_2_n_0\,
      CO(3) => \watchdog_reg[16]_i_2_n_0\,
      CO(2) => \watchdog_reg[16]_i_2_n_1\,
      CO(1) => \watchdog_reg[16]_i_2_n_2\,
      CO(0) => \watchdog_reg[16]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in12(16 downto 13),
      S(3) => \watchdog_reg_n_0_[16]\,
      S(2) => \watchdog_reg_n_0_[15]\,
      S(1) => \watchdog_reg_n_0_[14]\,
      S(0) => \watchdog_reg_n_0_[13]\
    );
\watchdog_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \watchdog[23]_i_1_n_0\,
      CLR => rst,
      D => \watchdog[17]_i_1_n_0\,
      Q => \watchdog_reg_n_0_[17]\
    );
\watchdog_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \watchdog[23]_i_1_n_0\,
      CLR => rst,
      D => \watchdog[18]_i_1_n_0\,
      Q => \watchdog_reg_n_0_[18]\
    );
\watchdog_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \watchdog[23]_i_1_n_0\,
      CLR => rst,
      D => \watchdog[19]_i_1_n_0\,
      Q => \watchdog_reg_n_0_[19]\
    );
\watchdog_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \watchdog[23]_i_1_n_0\,
      CLR => rst,
      D => \watchdog[1]_i_1_n_0\,
      Q => \watchdog_reg_n_0_[1]\
    );
\watchdog_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \watchdog[23]_i_1_n_0\,
      CLR => rst,
      D => \watchdog[20]_i_1_n_0\,
      Q => \watchdog_reg_n_0_[20]\
    );
\watchdog_reg[20]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \watchdog_reg[16]_i_2_n_0\,
      CO(3) => \watchdog_reg[20]_i_2_n_0\,
      CO(2) => \watchdog_reg[20]_i_2_n_1\,
      CO(1) => \watchdog_reg[20]_i_2_n_2\,
      CO(0) => \watchdog_reg[20]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in12(20 downto 17),
      S(3) => \watchdog_reg_n_0_[20]\,
      S(2) => \watchdog_reg_n_0_[19]\,
      S(1) => \watchdog_reg_n_0_[18]\,
      S(0) => \watchdog_reg_n_0_[17]\
    );
\watchdog_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \watchdog[23]_i_1_n_0\,
      CLR => rst,
      D => \watchdog[21]_i_1_n_0\,
      Q => \watchdog_reg_n_0_[21]\
    );
\watchdog_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \watchdog[23]_i_1_n_0\,
      CLR => rst,
      D => \watchdog[22]_i_1_n_0\,
      Q => \watchdog_reg_n_0_[22]\
    );
\watchdog_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \watchdog[23]_i_1_n_0\,
      CLR => rst,
      D => \watchdog[23]_i_2_n_0\,
      Q => \watchdog_reg_n_0_[23]\
    );
\watchdog_reg[23]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \watchdog_reg[20]_i_2_n_0\,
      CO(3 downto 2) => \NLW_watchdog_reg[23]_i_3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \watchdog_reg[23]_i_3_n_2\,
      CO(0) => \watchdog_reg[23]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_watchdog_reg[23]_i_3_O_UNCONNECTED\(3),
      O(2 downto 0) => in12(23 downto 21),
      S(3) => '0',
      S(2) => \watchdog_reg_n_0_[23]\,
      S(1) => \watchdog_reg_n_0_[22]\,
      S(0) => \watchdog_reg_n_0_[21]\
    );
\watchdog_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \watchdog[23]_i_1_n_0\,
      CLR => rst,
      D => \watchdog[2]_i_1_n_0\,
      Q => \watchdog_reg_n_0_[2]\
    );
\watchdog_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \watchdog[23]_i_1_n_0\,
      CLR => rst,
      D => \watchdog[3]_i_1_n_0\,
      Q => \watchdog_reg_n_0_[3]\
    );
\watchdog_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \watchdog[23]_i_1_n_0\,
      CLR => rst,
      D => \watchdog[4]_i_1_n_0\,
      Q => \watchdog_reg_n_0_[4]\
    );
\watchdog_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \watchdog_reg[4]_i_2_n_0\,
      CO(2) => \watchdog_reg[4]_i_2_n_1\,
      CO(1) => \watchdog_reg[4]_i_2_n_2\,
      CO(0) => \watchdog_reg[4]_i_2_n_3\,
      CYINIT => \watchdog_reg_n_0_[0]\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in12(4 downto 1),
      S(3) => \watchdog_reg_n_0_[4]\,
      S(2) => \watchdog_reg_n_0_[3]\,
      S(1) => \watchdog_reg_n_0_[2]\,
      S(0) => \watchdog_reg_n_0_[1]\
    );
\watchdog_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \watchdog[23]_i_1_n_0\,
      CLR => rst,
      D => \watchdog[5]_i_1_n_0\,
      Q => \watchdog_reg_n_0_[5]\
    );
\watchdog_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \watchdog[23]_i_1_n_0\,
      CLR => rst,
      D => \watchdog[6]_i_1_n_0\,
      Q => \watchdog_reg_n_0_[6]\
    );
\watchdog_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \watchdog[23]_i_1_n_0\,
      CLR => rst,
      D => \watchdog[7]_i_1_n_0\,
      Q => \watchdog_reg_n_0_[7]\
    );
\watchdog_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \watchdog[23]_i_1_n_0\,
      CLR => rst,
      D => \watchdog[8]_i_1_n_0\,
      Q => \watchdog_reg_n_0_[8]\
    );
\watchdog_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \watchdog_reg[4]_i_2_n_0\,
      CO(3) => \watchdog_reg[8]_i_2_n_0\,
      CO(2) => \watchdog_reg[8]_i_2_n_1\,
      CO(1) => \watchdog_reg[8]_i_2_n_2\,
      CO(0) => \watchdog_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in12(8 downto 5),
      S(3) => \watchdog_reg_n_0_[8]\,
      S(2) => \watchdog_reg_n_0_[7]\,
      S(1) => \watchdog_reg_n_0_[6]\,
      S(0) => \watchdog_reg_n_0_[5]\
    );
\watchdog_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \watchdog[23]_i_1_n_0\,
      CLR => rst,
      D => \watchdog[9]_i_1_n_0\,
      Q => \watchdog_reg_n_0_[9]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_top_axi_sd_0_0_sd_data_xfer_trig is
  port (
    sd_clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    cmd_with_data_start_i : in STD_LOGIC;
    r_w_i : in STD_LOGIC;
    cmd_int_status_i : in STD_LOGIC_VECTOR ( 4 downto 0 );
    start_tx_o : out STD_LOGIC;
    start_rx_o : out STD_LOGIC
  );
  attribute IDLE : string;
  attribute IDLE of microblaze_top_axi_sd_0_0_sd_data_xfer_trig : entity is "2'b00";
  attribute INT_CMD_CC : integer;
  attribute INT_CMD_CC of microblaze_top_axi_sd_0_0_sd_data_xfer_trig : entity is 0;
  attribute INT_CMD_EI : integer;
  attribute INT_CMD_EI of microblaze_top_axi_sd_0_0_sd_data_xfer_trig : entity is 1;
  attribute INT_CMD_SIZE : integer;
  attribute INT_CMD_SIZE of microblaze_top_axi_sd_0_0_sd_data_xfer_trig : entity is 5;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_top_axi_sd_0_0_sd_data_xfer_trig : entity is "sd_data_xfer_trig";
  attribute SIZE : integer;
  attribute SIZE of microblaze_top_axi_sd_0_0_sd_data_xfer_trig : entity is 2;
  attribute TRIGGER_XFER : string;
  attribute TRIGGER_XFER of microblaze_top_axi_sd_0_0_sd_data_xfer_trig : entity is "2'b10";
  attribute WAIT_FOR_CMD_INT : string;
  attribute WAIT_FOR_CMD_INT of microblaze_top_axi_sd_0_0_sd_data_xfer_trig : entity is "2'b01";
end microblaze_top_axi_sd_0_0_sd_data_xfer_trig;

architecture STRUCTURE of microblaze_top_axi_sd_0_0_sd_data_xfer_trig is
  signal next_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal r_w_reg_i_1_n_0 : STD_LOGIC;
  signal r_w_reg_reg_n_0 : STD_LOGIC;
  signal \^start_rx_o\ : STD_LOGIC;
  signal start_rx_o_i_1_n_0 : STD_LOGIC;
  signal \^start_tx_o\ : STD_LOGIC;
  signal start_tx_o_i_1_n_0 : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "TRIGGER_XFER:10,IDLE:00,WAIT_FOR_CMD_INT:01";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "TRIGGER_XFER:10,IDLE:00,WAIT_FOR_CMD_INT:01";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of r_w_reg_i_1 : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of start_rx_o_i_1 : label is "soft_lutpair259";
begin
  start_rx_o <= \^start_rx_o\;
  start_tx_o <= \^start_tx_o\;
\FSM_sequential_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000020202F2"
    )
        port map (
      I0 => cmd_with_data_start_i,
      I1 => r_w_i,
      I2 => state(0),
      I3 => cmd_int_status_i(1),
      I4 => cmd_int_status_i(0),
      I5 => state(1),
      O => next_state(0)
    );
\FSM_sequential_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F808"
    )
        port map (
      I0 => r_w_i,
      I1 => cmd_with_data_start_i,
      I2 => state(0),
      I3 => cmd_int_status_i(0),
      I4 => state(1),
      O => next_state(1)
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => next_state(0),
      Q => state(0)
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => next_state(1),
      Q => state(1)
    );
r_w_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => r_w_i,
      I1 => state(0),
      I2 => state(1),
      I3 => r_w_reg_reg_n_0,
      O => r_w_reg_i_1_n_0
    );
r_w_reg_reg: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => r_w_reg_i_1_n_0,
      Q => r_w_reg_reg_n_0
    );
start_rx_o_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E020"
    )
        port map (
      I0 => r_w_reg_reg_n_0,
      I1 => state(0),
      I2 => state(1),
      I3 => \^start_rx_o\,
      O => start_rx_o_i_1_n_0
    );
start_rx_o_reg: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => start_rx_o_i_1_n_0,
      Q => \^start_rx_o\
    );
start_tx_o_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D010"
    )
        port map (
      I0 => r_w_reg_reg_n_0,
      I1 => state(0),
      I2 => state(1),
      I3 => \^start_tx_o\,
      O => start_tx_o_i_1_n_0
    );
start_tx_o_reg: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => start_tx_o_i_1_n_0,
      Q => \^start_tx_o\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_top_axi_sd_0_0_generic_fifo_dc_gray is
  port (
    rd_clk : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    clr : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    we : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    re : in STD_LOGIC;
    full : out STD_LOGIC;
    empty : out STD_LOGIC;
    wr_level : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_level : out STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_top_axi_sd_0_0_generic_fifo_dc_gray : entity is "generic_fifo_dc_gray";
  attribute aw : integer;
  attribute aw of microblaze_top_axi_sd_0_0_generic_fifo_dc_gray : entity is 7;
  attribute dw : integer;
  attribute dw of microblaze_top_axi_sd_0_0_generic_fifo_dc_gray : entity is 32;
end microblaze_top_axi_sd_0_0_generic_fifo_dc_gray;

architecture STRUCTURE of microblaze_top_axi_sd_0_0_generic_fifo_dc_gray is
  signal d10 : STD_LOGIC_VECTOR ( 6 downto 5 );
  signal \d1[6]_i_3_n_0\ : STD_LOGIC;
  signal \d1[6]_i_4_n_0\ : STD_LOGIC;
  signal \d1[6]_i_5_n_0\ : STD_LOGIC;
  signal \d1[6]_i_6_n_0\ : STD_LOGIC;
  signal \d1[6]_i_7_n_0\ : STD_LOGIC;
  signal \d1[6]_i_8_n_0\ : STD_LOGIC;
  signal \d1[6]_i_9_n_0\ : STD_LOGIC;
  signal \d1_reg[6]_i_1_n_2\ : STD_LOGIC;
  signal \d1_reg[6]_i_1_n_3\ : STD_LOGIC;
  signal \d1_reg[6]_i_2_n_0\ : STD_LOGIC;
  signal \d1_reg[6]_i_2_n_1\ : STD_LOGIC;
  signal \d1_reg[6]_i_2_n_2\ : STD_LOGIC;
  signal \d1_reg[6]_i_2_n_3\ : STD_LOGIC;
  signal \d1_reg_n_0_[6]\ : STD_LOGIC;
  signal d2 : STD_LOGIC_VECTOR ( 6 downto 5 );
  signal d20 : STD_LOGIC_VECTOR ( 6 downto 5 );
  signal \d2[6]_i_3_n_0\ : STD_LOGIC;
  signal \d2[6]_i_4_n_0\ : STD_LOGIC;
  signal \d2[6]_i_5_n_0\ : STD_LOGIC;
  signal \d2[6]_i_6_n_0\ : STD_LOGIC;
  signal \d2[6]_i_7_n_0\ : STD_LOGIC;
  signal \d2[6]_i_8_n_0\ : STD_LOGIC;
  signal \d2[6]_i_9_n_0\ : STD_LOGIC;
  signal \d2_reg[6]_i_1_n_2\ : STD_LOGIC;
  signal \d2_reg[6]_i_1_n_3\ : STD_LOGIC;
  signal \d2_reg[6]_i_2_n_0\ : STD_LOGIC;
  signal \d2_reg[6]_i_2_n_1\ : STD_LOGIC;
  signal \d2_reg[6]_i_2_n_2\ : STD_LOGIC;
  signal \d2_reg[6]_i_2_n_3\ : STD_LOGIC;
  signal \^empty\ : STD_LOGIC;
  signal empty0 : STD_LOGIC;
  signal empty1 : STD_LOGIC;
  signal empty_i_10_n_0 : STD_LOGIC;
  signal empty_i_2_n_0 : STD_LOGIC;
  signal empty_i_3_n_0 : STD_LOGIC;
  signal empty_i_4_n_0 : STD_LOGIC;
  signal empty_i_5_n_0 : STD_LOGIC;
  signal empty_i_7_n_0 : STD_LOGIC;
  signal empty_i_8_n_0 : STD_LOGIC;
  signal empty_i_9_n_0 : STD_LOGIC;
  signal \^full\ : STD_LOGIC;
  signal full0 : STD_LOGIC;
  signal full12_out : STD_LOGIC;
  signal full_i_10_n_0 : STD_LOGIC;
  signal full_i_2_n_0 : STD_LOGIC;
  signal full_i_3_n_0 : STD_LOGIC;
  signal full_i_5_n_0 : STD_LOGIC;
  signal full_i_6_n_0 : STD_LOGIC;
  signal full_i_7_n_0 : STD_LOGIC;
  signal full_i_8_n_0 : STD_LOGIC;
  signal full_i_9_n_0 : STD_LOGIC;
  signal full_rc : STD_LOGIC;
  signal full_wc : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 1 to 1 );
  signal p_0_in1_in : STD_LOGIC_VECTOR ( 5 downto 4 );
  signal p_0_in3_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_1_in0_in : STD_LOGIC;
  signal p_1_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rd_clr : STD_LOGIC;
  signal rd_clr_i_1_n_0 : STD_LOGIC;
  signal rd_clr_r : STD_LOGIC;
  signal \rd_level[0]_i_1_n_0\ : STD_LOGIC;
  signal \rd_level[1]_i_1_n_0\ : STD_LOGIC;
  signal rd_rst : STD_LOGIC;
  signal rd_rst_i_1_n_0 : STD_LOGIC;
  signal rd_rst_r : STD_LOGIC;
  signal rd_rst_r_i_1_n_0 : STD_LOGIC;
  signal rp_bin_next : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \rp_bin_next__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal rp_bin_reg : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal rp_bin_xr : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \rp_bin_xr[0]_i_1_n_0\ : STD_LOGIC;
  signal \rp_bin_xr[2]_i_1_n_0\ : STD_LOGIC;
  signal \rp_bin_xr[3]_i_1_n_0\ : STD_LOGIC;
  signal \rp_bin_xr[3]_i_2_n_0\ : STD_LOGIC;
  signal \rp_bin_xr[4]_i_1_n_0\ : STD_LOGIC;
  signal \rp_bin_xr[5]_i_1_n_0\ : STD_LOGIC;
  signal \rp_bin_xr[5]_i_2_n_0\ : STD_LOGIC;
  signal \rp_bin_xr[6]_i_1_n_0\ : STD_LOGIC;
  signal \rp_bin_xr[6]_i_2_n_0\ : STD_LOGIC;
  signal \rp_gray[0]_i_1_n_0\ : STD_LOGIC;
  signal \rp_gray[5]_i_2_n_0\ : STD_LOGIC;
  signal \rp_gray[6]_i_1_n_0\ : STD_LOGIC;
  signal \rp_gray[6]_i_3_n_0\ : STD_LOGIC;
  signal rp_gray_next : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal \rp_gray_reg_n_0_[0]\ : STD_LOGIC;
  signal \rp_gray_reg_n_0_[1]\ : STD_LOGIC;
  signal \rp_gray_reg_n_0_[2]\ : STD_LOGIC;
  signal \rp_gray_reg_n_0_[3]\ : STD_LOGIC;
  signal \rp_gray_reg_n_0_[4]\ : STD_LOGIC;
  signal \rp_gray_reg_n_0_[5]\ : STD_LOGIC;
  signal \rp_gray_reg_n_0_[6]\ : STD_LOGIC;
  signal \rp_gray_reg_n_0_[7]\ : STD_LOGIC;
  signal rp_s : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \wp_bin[0]_i_1_n_0\ : STD_LOGIC;
  signal \wp_bin[1]_i_1_n_0\ : STD_LOGIC;
  signal \wp_bin[2]_i_1_n_0\ : STD_LOGIC;
  signal \wp_bin[3]_i_1_n_0\ : STD_LOGIC;
  signal \wp_bin[4]_i_1_n_0\ : STD_LOGIC;
  signal \wp_bin[5]_i_1_n_0\ : STD_LOGIC;
  signal \wp_bin[6]_i_1_n_0\ : STD_LOGIC;
  signal \wp_bin_reg_n_0_[0]\ : STD_LOGIC;
  signal \wp_bin_reg_n_0_[1]\ : STD_LOGIC;
  signal \wp_bin_reg_n_0_[2]\ : STD_LOGIC;
  signal \wp_bin_reg_n_0_[3]\ : STD_LOGIC;
  signal \wp_bin_reg_n_0_[4]\ : STD_LOGIC;
  signal \wp_bin_reg_n_0_[5]\ : STD_LOGIC;
  signal \wp_bin_reg_n_0_[6]\ : STD_LOGIC;
  signal wp_bin_xr : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \wp_bin_xr[0]_i_1_n_0\ : STD_LOGIC;
  signal \wp_bin_xr[1]_i_1_n_0\ : STD_LOGIC;
  signal \wp_bin_xr[2]_i_1_n_0\ : STD_LOGIC;
  signal \wp_bin_xr[3]_i_1_n_0\ : STD_LOGIC;
  signal \wp_bin_xr[4]_i_1_n_0\ : STD_LOGIC;
  signal \wp_bin_xr[5]_i_1_n_0\ : STD_LOGIC;
  signal \wp_bin_xr[6]_i_1_n_0\ : STD_LOGIC;
  signal \wp_gray[0]_i_1_n_0\ : STD_LOGIC;
  signal \wp_gray[6]_i_1_n_0\ : STD_LOGIC;
  signal \wp_gray[6]_i_3_n_0\ : STD_LOGIC;
  signal wp_gray_next : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal \wp_gray_reg_n_0_[0]\ : STD_LOGIC;
  signal \wp_gray_reg_n_0_[1]\ : STD_LOGIC;
  signal \wp_gray_reg_n_0_[2]\ : STD_LOGIC;
  signal \wp_gray_reg_n_0_[3]\ : STD_LOGIC;
  signal \wp_gray_reg_n_0_[4]\ : STD_LOGIC;
  signal \wp_gray_reg_n_0_[5]\ : STD_LOGIC;
  signal \wp_gray_reg_n_0_[6]\ : STD_LOGIC;
  signal wp_s : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal wr_clr : STD_LOGIC;
  signal wr_clr_i_1_n_0 : STD_LOGIC;
  signal wr_clr_r : STD_LOGIC;
  signal wr_rst : STD_LOGIC;
  signal wr_rst_i_1_n_0 : STD_LOGIC;
  signal wr_rst_r : STD_LOGIC;
  signal \NLW_d1_reg[6]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_d1_reg[6]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_d1_reg[6]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_d2_reg[6]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_d2_reg[6]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_d2_reg[6]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of empty_i_2 : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of empty_i_5 : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of empty_i_7 : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of full_i_6 : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of full_i_8 : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \rd_level[0]_i_1\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \rd_level[1]_i_1\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \rp_bin[0]_i_1\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \rp_bin[1]_i_1\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \rp_bin[2]_i_1\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \rp_bin[3]_i_1\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \rp_bin[4]_i_1\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \rp_bin_xr[2]_i_1\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \rp_bin_xr[3]_i_1\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \rp_bin_xr[3]_i_2\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \rp_bin_xr[5]_i_3\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \rp_bin_xr[6]_i_2\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \rp_gray[1]_i_1\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \rp_gray[2]_i_1\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \rp_gray[3]_i_1\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \rp_gray[5]_i_1\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \rp_gray[5]_i_2\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \rp_gray[6]_i_2\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \rp_gray[7]_i_1\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \wp_bin[0]_i_1\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \wp_bin[1]_i_1\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \wp_bin[2]_i_1\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \wp_bin[3]_i_1\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \wp_bin[4]_i_1\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \wp_bin[6]_i_1\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \wp_bin[7]_i_1\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \wp_bin_xr[0]_i_1\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \wp_bin_xr[3]_i_1\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \wp_bin_xr[4]_i_1\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \wp_bin_xr[5]_i_1\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \wp_bin_xr[6]_i_1\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \wp_gray[1]_i_1\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \wp_gray[2]_i_1\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \wp_gray[3]_i_1\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \wp_gray[5]_i_1\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \wp_gray[6]_i_2\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \wp_gray[6]_i_3\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \wr_level[0]_i_1\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \wr_level[1]_i_1\ : label is "soft_lutpair256";
begin
  empty <= \^empty\;
  full <= \^full\;
\d1[6]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wp_bin_reg_n_0_[6]\,
      I1 => rp_bin_xr(6),
      O => \d1[6]_i_3_n_0\
    );
\d1[6]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wp_bin_reg_n_0_[5]\,
      I1 => rp_bin_xr(5),
      O => \d1[6]_i_4_n_0\
    );
\d1[6]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wp_bin_reg_n_0_[4]\,
      I1 => rp_bin_xr(4),
      O => \d1[6]_i_5_n_0\
    );
\d1[6]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wp_bin_reg_n_0_[3]\,
      I1 => rp_bin_xr(3),
      O => \d1[6]_i_6_n_0\
    );
\d1[6]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wp_bin_reg_n_0_[2]\,
      I1 => rp_bin_xr(2),
      O => \d1[6]_i_7_n_0\
    );
\d1[6]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wp_bin_reg_n_0_[1]\,
      I1 => rp_bin_xr(1),
      O => \d1[6]_i_8_n_0\
    );
\d1[6]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wp_bin_reg_n_0_[0]\,
      I1 => rp_bin_xr(0),
      O => \d1[6]_i_9_n_0\
    );
\d1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => d10(5),
      Q => p_0_in3_in,
      R => '0'
    );
\d1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => d10(6),
      Q => \d1_reg_n_0_[6]\,
      R => '0'
    );
\d1_reg[6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \d1_reg[6]_i_2_n_0\,
      CO(3 downto 2) => \NLW_d1_reg[6]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \d1_reg[6]_i_1_n_2\,
      CO(0) => \d1_reg[6]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \wp_bin_reg_n_0_[5]\,
      DI(0) => \wp_bin_reg_n_0_[4]\,
      O(3) => \NLW_d1_reg[6]_i_1_O_UNCONNECTED\(3),
      O(2 downto 1) => d10(6 downto 5),
      O(0) => \NLW_d1_reg[6]_i_1_O_UNCONNECTED\(0),
      S(3) => '0',
      S(2) => \d1[6]_i_3_n_0\,
      S(1) => \d1[6]_i_4_n_0\,
      S(0) => \d1[6]_i_5_n_0\
    );
\d1_reg[6]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \d1_reg[6]_i_2_n_0\,
      CO(2) => \d1_reg[6]_i_2_n_1\,
      CO(1) => \d1_reg[6]_i_2_n_2\,
      CO(0) => \d1_reg[6]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \wp_bin_reg_n_0_[3]\,
      DI(2) => \wp_bin_reg_n_0_[2]\,
      DI(1) => \wp_bin_reg_n_0_[1]\,
      DI(0) => \wp_bin_reg_n_0_[0]\,
      O(3 downto 0) => \NLW_d1_reg[6]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \d1[6]_i_6_n_0\,
      S(2) => \d1[6]_i_7_n_0\,
      S(1) => \d1[6]_i_8_n_0\,
      S(0) => \d1[6]_i_9_n_0\
    );
\d2[6]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rp_bin_reg(6),
      I1 => wp_bin_xr(6),
      O => \d2[6]_i_3_n_0\
    );
\d2[6]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rp_bin_reg(5),
      I1 => wp_bin_xr(5),
      O => \d2[6]_i_4_n_0\
    );
\d2[6]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rp_bin_reg(4),
      I1 => wp_bin_xr(4),
      O => \d2[6]_i_5_n_0\
    );
\d2[6]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rp_bin_reg(3),
      I1 => wp_bin_xr(3),
      O => \d2[6]_i_6_n_0\
    );
\d2[6]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rp_bin_reg(2),
      I1 => wp_bin_xr(2),
      O => \d2[6]_i_7_n_0\
    );
\d2[6]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rp_bin_reg(1),
      I1 => wp_bin_xr(1),
      O => \d2[6]_i_8_n_0\
    );
\d2[6]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rp_bin_reg(0),
      I1 => wp_bin_xr(0),
      O => \d2[6]_i_9_n_0\
    );
\d2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => d20(5),
      Q => d2(5),
      R => '0'
    );
\d2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => d20(6),
      Q => d2(6),
      R => '0'
    );
\d2_reg[6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \d2_reg[6]_i_2_n_0\,
      CO(3 downto 2) => \NLW_d2_reg[6]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \d2_reg[6]_i_1_n_2\,
      CO(0) => \d2_reg[6]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => rp_bin_reg(5 downto 4),
      O(3) => \NLW_d2_reg[6]_i_1_O_UNCONNECTED\(3),
      O(2 downto 1) => d20(6 downto 5),
      O(0) => \NLW_d2_reg[6]_i_1_O_UNCONNECTED\(0),
      S(3) => '0',
      S(2) => \d2[6]_i_3_n_0\,
      S(1) => \d2[6]_i_4_n_0\,
      S(0) => \d2[6]_i_5_n_0\
    );
\d2_reg[6]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \d2_reg[6]_i_2_n_0\,
      CO(2) => \d2_reg[6]_i_2_n_1\,
      CO(1) => \d2_reg[6]_i_2_n_2\,
      CO(0) => \d2_reg[6]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => rp_bin_reg(3 downto 0),
      O(3 downto 0) => \NLW_d2_reg[6]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \d2[6]_i_6_n_0\,
      S(2) => \d2[6]_i_7_n_0\,
      S(1) => \d2[6]_i_8_n_0\,
      S(0) => \d2[6]_i_9_n_0\
    );
empty_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF40000000"
    )
        port map (
      I0 => empty_i_2_n_0,
      I1 => empty_i_3_n_0,
      I2 => empty_i_4_n_0,
      I3 => empty_i_5_n_0,
      I4 => re,
      I5 => empty1,
      O => empty0
    );
empty_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => wp_s(0),
      I1 => \rp_gray_reg_n_0_[0]\,
      I2 => \rp_gray_reg_n_0_[2]\,
      I3 => wp_s(2),
      I4 => \rp_gray_reg_n_0_[1]\,
      I5 => wp_s(1),
      O => empty_i_10_n_0
    );
empty_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EBB77DDE"
    )
        port map (
      I0 => wp_s(6),
      I1 => wp_s(7),
      I2 => \rp_gray[6]_i_3_n_0\,
      I3 => rp_bin_reg(6),
      I4 => \rp_gray_reg_n_0_[7]\,
      O => empty_i_2_n_0
    );
empty_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"007FFF80FF80007F"
    )
        port map (
      I0 => rp_bin_reg(1),
      I1 => rp_bin_reg(0),
      I2 => rp_bin_reg(2),
      I3 => rp_bin_reg(3),
      I4 => rp_bin_reg(4),
      I5 => wp_s(3),
      O => empty_i_3_n_0
    );
empty_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1428148214822841"
    )
        port map (
      I0 => wp_s(4),
      I1 => wp_s(5),
      I2 => rp_bin_reg(6),
      I3 => rp_bin_reg(5),
      I4 => rp_bin_reg(4),
      I5 => empty_i_7_n_0,
      O => empty_i_4_n_0
    );
empty_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => wp_s(0),
      I1 => rp_bin_reg(1),
      I2 => empty_i_8_n_0,
      O => empty_i_5_n_0
    );
empty_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000000000"
    )
        port map (
      I0 => \rp_gray_reg_n_0_[7]\,
      I1 => wp_s(7),
      I2 => \rp_gray_reg_n_0_[6]\,
      I3 => wp_s(6),
      I4 => empty_i_9_n_0,
      I5 => empty_i_10_n_0,
      O => empty1
    );
empty_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => rp_bin_reg(3),
      I1 => rp_bin_reg(1),
      I2 => rp_bin_reg(0),
      I3 => rp_bin_reg(2),
      O => empty_i_7_n_0
    );
empty_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1428148214822841"
    )
        port map (
      I0 => wp_s(1),
      I1 => wp_s(2),
      I2 => rp_bin_reg(3),
      I3 => rp_bin_reg(2),
      I4 => rp_bin_reg(1),
      I5 => rp_bin_reg(0),
      O => empty_i_8_n_0
    );
empty_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => wp_s(3),
      I1 => \rp_gray_reg_n_0_[3]\,
      I2 => \rp_gray_reg_n_0_[5]\,
      I3 => wp_s(5),
      I4 => \rp_gray_reg_n_0_[4]\,
      I5 => wp_s(4),
      O => empty_i_9_n_0
    );
empty_reg: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => empty0,
      Q => \^empty\,
      R => '0'
    );
full_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF06000000"
    )
        port map (
      I0 => p_1_in,
      I1 => rp_s(7),
      I2 => full_i_2_n_0,
      I3 => full_i_3_n_0,
      I4 => we,
      I5 => full12_out,
      O => full0
    );
full_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0009900090000009"
    )
        port map (
      I0 => \wp_bin_reg_n_0_[3]\,
      I1 => \rp_bin_xr[3]_i_2_n_0\,
      I2 => p_0_in1_in(4),
      I3 => \wp_bin_reg_n_0_[5]\,
      I4 => rp_s(4),
      I5 => \wp_bin_reg_n_0_[4]\,
      O => full_i_10_n_0
    );
full_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rp_s(7),
      I1 => rp_s(6),
      O => p_0_in1_in(5)
    );
full_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996969696969696"
    )
        port map (
      I0 => rp_s(6),
      I1 => rp_s(7),
      I2 => \wp_bin_reg_n_0_[6]\,
      I3 => \wp_bin_reg_n_0_[5]\,
      I4 => \wp_gray[6]_i_3_n_0\,
      I5 => \wp_bin_reg_n_0_[4]\,
      O => full_i_2_n_0
    );
full_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080800080000080"
    )
        port map (
      I0 => full_i_5_n_0,
      I1 => full_i_6_n_0,
      I2 => full_i_7_n_0,
      I3 => \wp_bin_reg_n_0_[3]\,
      I4 => full_i_8_n_0,
      I5 => \rp_bin_xr[3]_i_2_n_0\,
      O => full_i_3_n_0
    );
full_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000600090000000"
    )
        port map (
      I0 => rp_s(6),
      I1 => \wp_bin_reg_n_0_[6]\,
      I2 => full_i_9_n_0,
      I3 => full_i_10_n_0,
      I4 => p_1_in0_in,
      I5 => rp_s(7),
      O => full12_out
    );
full_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4114142828828241"
    )
        port map (
      I0 => rp_s(1),
      I1 => \rp_bin_xr[3]_i_2_n_0\,
      I2 => rp_s(2),
      I3 => \wp_bin_reg_n_0_[0]\,
      I4 => \wp_bin_reg_n_0_[1]\,
      I5 => \wp_bin_reg_n_0_[2]\,
      O => full_i_5_n_0
    );
full_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => rp_s(1),
      I1 => \wp_bin_reg_n_0_[0]\,
      I2 => \rp_bin_xr[3]_i_2_n_0\,
      I3 => rp_s(2),
      I4 => rp_s(0),
      O => full_i_6_n_0
    );
full_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4029168016804029"
    )
        port map (
      I0 => rp_s(4),
      I1 => \wp_gray[6]_i_3_n_0\,
      I2 => \wp_bin_reg_n_0_[4]\,
      I3 => \wp_bin_reg_n_0_[5]\,
      I4 => p_0_in1_in(5),
      I5 => rp_s(5),
      O => full_i_7_n_0
    );
full_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \wp_bin_reg_n_0_[2]\,
      I1 => \wp_bin_reg_n_0_[0]\,
      I2 => \wp_bin_reg_n_0_[1]\,
      O => full_i_8_n_0
    );
full_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0060060009000090"
    )
        port map (
      I0 => rp_s(0),
      I1 => \wp_bin_reg_n_0_[0]\,
      I2 => \rp_bin_xr[5]_i_2_n_0\,
      I3 => \wp_bin_reg_n_0_[2]\,
      I4 => rp_s(1),
      I5 => \wp_bin_reg_n_0_[1]\,
      O => full_i_9_n_0
    );
full_rc_reg: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \^full\,
      Q => full_rc,
      R => '0'
    );
full_reg: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => full0,
      Q => \^full\,
      R => '0'
    );
full_wc_reg: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \^full\,
      Q => full_wc,
      R => '0'
    );
rd_clr_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => rd_clr_r,
      I1 => rd_clr,
      O => rd_clr_i_1_n_0
    );
rd_clr_r_reg: unisim.vcomponents.FDPE
     port map (
      C => rd_clk,
      CE => '1',
      D => '0',
      PRE => clr,
      Q => rd_clr_r
    );
rd_clr_reg: unisim.vcomponents.FDPE
     port map (
      C => rd_clk,
      CE => '1',
      D => rd_clr_i_1_n_0,
      PRE => clr,
      Q => rd_clr
    );
\rd_level[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => \^empty\,
      I1 => d2(5),
      I2 => full_rc,
      O => \rd_level[0]_i_1_n_0\
    );
\rd_level[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => \^empty\,
      I1 => d2(6),
      I2 => full_rc,
      O => \rd_level[1]_i_1_n_0\
    );
\rd_level_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \rd_level[0]_i_1_n_0\,
      Q => rd_level(0),
      R => '0'
    );
\rd_level_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \rd_level[1]_i_1_n_0\,
      Q => rd_level(1),
      R => '0'
    );
rd_rst_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rd_rst_r,
      I1 => rd_rst,
      O => rd_rst_i_1_n_0
    );
rd_rst_r_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rst,
      O => rd_rst_r_i_1_n_0
    );
rd_rst_r_reg: unisim.vcomponents.FDCE
     port map (
      C => rd_clk,
      CE => '1',
      CLR => rd_rst_r_i_1_n_0,
      D => '1',
      Q => rd_rst_r
    );
rd_rst_reg: unisim.vcomponents.FDCE
     port map (
      C => rd_clk,
      CE => '1',
      CLR => rd_rst_r_i_1_n_0,
      D => rd_rst_i_1_n_0,
      Q => rd_rst
    );
\rp_bin[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rp_bin_reg(0),
      O => \rp_bin_next__0\(0)
    );
\rp_bin[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rp_bin_reg(0),
      I1 => rp_bin_reg(1),
      O => \rp_bin_next__0\(1)
    );
\rp_bin[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => rp_bin_reg(0),
      I1 => rp_bin_reg(1),
      I2 => rp_bin_reg(2),
      O => \rp_bin_next__0\(2)
    );
\rp_bin[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => rp_bin_reg(1),
      I1 => rp_bin_reg(0),
      I2 => rp_bin_reg(2),
      I3 => rp_bin_reg(3),
      O => \rp_bin_next__0\(3)
    );
\rp_bin[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => rp_bin_reg(2),
      I1 => rp_bin_reg(0),
      I2 => rp_bin_reg(1),
      I3 => rp_bin_reg(3),
      I4 => rp_bin_reg(4),
      O => \rp_bin_next__0\(4)
    );
\rp_bin[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => rp_bin_reg(3),
      I1 => rp_bin_reg(1),
      I2 => rp_bin_reg(0),
      I3 => rp_bin_reg(2),
      I4 => rp_bin_reg(4),
      I5 => rp_bin_reg(5),
      O => \rp_bin_next__0\(5)
    );
\rp_bin[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \rp_gray[6]_i_3_n_0\,
      I1 => rp_bin_reg(6),
      O => \rp_bin_next__0\(6)
    );
\rp_bin_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => re,
      D => \rp_bin_next__0\(0),
      Q => rp_bin_reg(0),
      R => \rp_gray[6]_i_1_n_0\
    );
\rp_bin_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => re,
      D => \rp_bin_next__0\(1),
      Q => rp_bin_reg(1),
      R => \rp_gray[6]_i_1_n_0\
    );
\rp_bin_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => re,
      D => \rp_bin_next__0\(2),
      Q => rp_bin_reg(2),
      R => \rp_gray[6]_i_1_n_0\
    );
\rp_bin_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => re,
      D => \rp_bin_next__0\(3),
      Q => rp_bin_reg(3),
      R => \rp_gray[6]_i_1_n_0\
    );
\rp_bin_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => re,
      D => \rp_bin_next__0\(4),
      Q => rp_bin_reg(4),
      R => \rp_gray[6]_i_1_n_0\
    );
\rp_bin_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => re,
      D => \rp_bin_next__0\(5),
      Q => rp_bin_reg(5),
      R => \rp_gray[6]_i_1_n_0\
    );
\rp_bin_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => re,
      D => \rp_bin_next__0\(6),
      Q => rp_bin_reg(6),
      R => \rp_gray[6]_i_1_n_0\
    );
\rp_bin_xr[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => rp_s(1),
      I1 => rp_s(2),
      I2 => rp_s(0),
      I3 => \rp_bin_xr[3]_i_2_n_0\,
      O => \rp_bin_xr[0]_i_1_n_0\
    );
\rp_bin_xr[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C3AA"
    )
        port map (
      I0 => rp_s(1),
      I1 => \rp_bin_xr[3]_i_2_n_0\,
      I2 => rp_s(2),
      I3 => rp_s(0),
      O => \rp_bin_xr[2]_i_1_n_0\
    );
\rp_bin_xr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F4E"
    )
        port map (
      I0 => rp_s(0),
      I1 => rp_s(2),
      I2 => \rp_bin_xr[3]_i_2_n_0\,
      I3 => rp_s(1),
      O => \rp_bin_xr[3]_i_1_n_0\
    );
\rp_bin_xr[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => rp_s(7),
      I1 => rp_s(6),
      I2 => rp_s(5),
      I3 => rp_s(4),
      I4 => rp_s(3),
      O => \rp_bin_xr[3]_i_2_n_0\
    );
\rp_bin_xr[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEF00200020FFEF"
    )
        port map (
      I0 => rp_s(3),
      I1 => rp_s(1),
      I2 => \rp_bin_xr[5]_i_2_n_0\,
      I3 => rp_s(0),
      I4 => rp_s(4),
      I5 => p_0_in1_in(4),
      O => \rp_bin_xr[4]_i_1_n_0\
    );
\rp_bin_xr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000020FFFFFFEF"
    )
        port map (
      I0 => rp_s(4),
      I1 => rp_s(0),
      I2 => \rp_bin_xr[5]_i_2_n_0\,
      I3 => rp_s(1),
      I4 => rp_s(3),
      I5 => p_0_in1_in(4),
      O => \rp_bin_xr[5]_i_1_n_0\
    );
\rp_bin_xr[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => rp_s(3),
      I1 => rp_s(4),
      I2 => rp_s(5),
      I3 => rp_s(6),
      I4 => rp_s(7),
      I5 => rp_s(2),
      O => \rp_bin_xr[5]_i_2_n_0\
    );
\rp_bin_xr[5]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => rp_s(6),
      I1 => rp_s(7),
      I2 => rp_s(5),
      O => p_0_in1_in(4)
    );
\rp_bin_xr[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEF00200020FFEF"
    )
        port map (
      I0 => rp_s(5),
      I1 => rp_s(3),
      I2 => \rp_bin_xr[6]_i_2_n_0\,
      I3 => rp_s(4),
      I4 => rp_s(6),
      I5 => rp_s(7),
      O => \rp_bin_xr[6]_i_1_n_0\
    );
\rp_bin_xr[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0041"
    )
        port map (
      I0 => rp_s(1),
      I1 => \rp_bin_xr[3]_i_2_n_0\,
      I2 => rp_s(2),
      I3 => rp_s(0),
      O => \rp_bin_xr[6]_i_2_n_0\
    );
\rp_bin_xr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \rp_bin_xr[0]_i_1_n_0\,
      Q => rp_bin_xr(0),
      R => '0'
    );
\rp_bin_xr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => rp_s(0),
      Q => rp_bin_xr(1),
      R => '0'
    );
\rp_bin_xr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \rp_bin_xr[2]_i_1_n_0\,
      Q => rp_bin_xr(2),
      R => '0'
    );
\rp_bin_xr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \rp_bin_xr[3]_i_1_n_0\,
      Q => rp_bin_xr(3),
      R => '0'
    );
\rp_bin_xr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \rp_bin_xr[4]_i_1_n_0\,
      Q => rp_bin_xr(4),
      R => '0'
    );
\rp_bin_xr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \rp_bin_xr[5]_i_1_n_0\,
      Q => rp_bin_xr(5),
      R => '0'
    );
\rp_bin_xr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \rp_bin_xr[6]_i_1_n_0\,
      Q => rp_bin_xr(6),
      R => '0'
    );
\rp_gray[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rp_bin_reg(1),
      O => \rp_gray[0]_i_1_n_0\
    );
\rp_gray[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"56"
    )
        port map (
      I0 => rp_bin_reg(2),
      I1 => rp_bin_reg(1),
      I2 => rp_bin_reg(0),
      O => rp_gray_next(1)
    );
\rp_gray[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5666"
    )
        port map (
      I0 => rp_bin_reg(3),
      I1 => rp_bin_reg(2),
      I2 => rp_bin_reg(1),
      I3 => rp_bin_reg(0),
      O => rp_gray_next(2)
    );
\rp_gray[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56666666"
    )
        port map (
      I0 => rp_bin_reg(4),
      I1 => rp_bin_reg(3),
      I2 => rp_bin_reg(2),
      I3 => rp_bin_reg(0),
      I4 => rp_bin_reg(1),
      O => rp_gray_next(3)
    );
\rp_gray[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5666666666666666"
    )
        port map (
      I0 => rp_bin_reg(5),
      I1 => rp_bin_reg(4),
      I2 => rp_bin_reg(3),
      I3 => rp_bin_reg(1),
      I4 => rp_bin_reg(0),
      I5 => rp_bin_reg(2),
      O => rp_gray_next(4)
    );
\rp_gray[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"56"
    )
        port map (
      I0 => rp_bin_reg(6),
      I1 => rp_bin_reg(5),
      I2 => \rp_gray[5]_i_2_n_0\,
      O => rp_gray_next(5)
    );
\rp_gray[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => rp_bin_reg(4),
      I1 => rp_bin_reg(2),
      I2 => rp_bin_reg(0),
      I3 => rp_bin_reg(1),
      I4 => rp_bin_reg(3),
      O => \rp_gray[5]_i_2_n_0\
    );
\rp_gray[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => rd_clr,
      I1 => rd_rst,
      O => \rp_gray[6]_i_1_n_0\
    );
\rp_gray[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"56"
    )
        port map (
      I0 => \rp_gray_reg_n_0_[7]\,
      I1 => rp_bin_reg(6),
      I2 => \rp_gray[6]_i_3_n_0\,
      O => rp_gray_next(6)
    );
\rp_gray[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => rp_bin_reg(5),
      I1 => rp_bin_reg(3),
      I2 => rp_bin_reg(1),
      I3 => rp_bin_reg(0),
      I4 => rp_bin_reg(2),
      I5 => rp_bin_reg(4),
      O => \rp_gray[6]_i_3_n_0\
    );
\rp_gray[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \rp_gray[6]_i_3_n_0\,
      I1 => rp_bin_reg(6),
      I2 => \rp_gray_reg_n_0_[7]\,
      O => rp_bin_next(7)
    );
\rp_gray_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => re,
      D => \rp_gray[0]_i_1_n_0\,
      Q => \rp_gray_reg_n_0_[0]\,
      R => \rp_gray[6]_i_1_n_0\
    );
\rp_gray_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => re,
      D => rp_gray_next(1),
      Q => \rp_gray_reg_n_0_[1]\,
      R => \rp_gray[6]_i_1_n_0\
    );
\rp_gray_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => re,
      D => rp_gray_next(2),
      Q => \rp_gray_reg_n_0_[2]\,
      R => \rp_gray[6]_i_1_n_0\
    );
\rp_gray_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => re,
      D => rp_gray_next(3),
      Q => \rp_gray_reg_n_0_[3]\,
      R => \rp_gray[6]_i_1_n_0\
    );
\rp_gray_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => re,
      D => rp_gray_next(4),
      Q => \rp_gray_reg_n_0_[4]\,
      R => \rp_gray[6]_i_1_n_0\
    );
\rp_gray_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => re,
      D => rp_gray_next(5),
      Q => \rp_gray_reg_n_0_[5]\,
      R => \rp_gray[6]_i_1_n_0\
    );
\rp_gray_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => re,
      D => rp_gray_next(6),
      Q => \rp_gray_reg_n_0_[6]\,
      R => \rp_gray[6]_i_1_n_0\
    );
\rp_gray_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => re,
      D => rp_bin_next(7),
      Q => \rp_gray_reg_n_0_[7]\,
      R => \rp_gray[6]_i_1_n_0\
    );
\rp_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \rp_gray_reg_n_0_[0]\,
      Q => rp_s(0),
      R => '0'
    );
\rp_s_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \rp_gray_reg_n_0_[1]\,
      Q => rp_s(1),
      R => '0'
    );
\rp_s_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \rp_gray_reg_n_0_[2]\,
      Q => rp_s(2),
      R => '0'
    );
\rp_s_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \rp_gray_reg_n_0_[3]\,
      Q => rp_s(3),
      R => '0'
    );
\rp_s_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \rp_gray_reg_n_0_[4]\,
      Q => rp_s(4),
      R => '0'
    );
\rp_s_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \rp_gray_reg_n_0_[5]\,
      Q => rp_s(5),
      R => '0'
    );
\rp_s_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \rp_gray_reg_n_0_[6]\,
      Q => rp_s(6),
      R => '0'
    );
\rp_s_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \rp_gray_reg_n_0_[7]\,
      Q => rp_s(7),
      R => '0'
    );
u0: entity work.microblaze_top_axi_sd_0_0_generic_dpram
     port map (
      Q(6 downto 0) => rp_bin_reg(6 downto 0),
      din(31 downto 0) => din(31 downto 0),
      dout(31 downto 0) => dout(31 downto 0),
      mem_reg_0(6) => \wp_bin_reg_n_0_[6]\,
      mem_reg_0(5) => \wp_bin_reg_n_0_[5]\,
      mem_reg_0(4) => \wp_bin_reg_n_0_[4]\,
      mem_reg_0(3) => \wp_bin_reg_n_0_[3]\,
      mem_reg_0(2) => \wp_bin_reg_n_0_[2]\,
      mem_reg_0(1) => \wp_bin_reg_n_0_[1]\,
      mem_reg_0(0) => \wp_bin_reg_n_0_[0]\,
      rd_clk => rd_clk,
      we => we,
      wr_clk => wr_clk
    );
\wp_bin[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \wp_bin_reg_n_0_[0]\,
      O => \wp_bin[0]_i_1_n_0\
    );
\wp_bin[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wp_bin_reg_n_0_[0]\,
      I1 => \wp_bin_reg_n_0_[1]\,
      O => \wp_bin[1]_i_1_n_0\
    );
\wp_bin[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \wp_bin_reg_n_0_[0]\,
      I1 => \wp_bin_reg_n_0_[1]\,
      I2 => \wp_bin_reg_n_0_[2]\,
      O => \wp_bin[2]_i_1_n_0\
    );
\wp_bin[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \wp_bin_reg_n_0_[1]\,
      I1 => \wp_bin_reg_n_0_[0]\,
      I2 => \wp_bin_reg_n_0_[2]\,
      I3 => \wp_bin_reg_n_0_[3]\,
      O => \wp_bin[3]_i_1_n_0\
    );
\wp_bin[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \wp_bin_reg_n_0_[2]\,
      I1 => \wp_bin_reg_n_0_[0]\,
      I2 => \wp_bin_reg_n_0_[1]\,
      I3 => \wp_bin_reg_n_0_[3]\,
      I4 => \wp_bin_reg_n_0_[4]\,
      O => \wp_bin[4]_i_1_n_0\
    );
\wp_bin[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \wp_bin_reg_n_0_[3]\,
      I1 => \wp_bin_reg_n_0_[1]\,
      I2 => \wp_bin_reg_n_0_[0]\,
      I3 => \wp_bin_reg_n_0_[2]\,
      I4 => \wp_bin_reg_n_0_[4]\,
      I5 => \wp_bin_reg_n_0_[5]\,
      O => \wp_bin[5]_i_1_n_0\
    );
\wp_bin[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \wp_bin_reg_n_0_[4]\,
      I1 => \wp_gray[6]_i_3_n_0\,
      I2 => \wp_bin_reg_n_0_[5]\,
      I3 => \wp_bin_reg_n_0_[6]\,
      O => \wp_bin[6]_i_1_n_0\
    );
\wp_bin[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \wp_bin_reg_n_0_[5]\,
      I1 => \wp_gray[6]_i_3_n_0\,
      I2 => \wp_bin_reg_n_0_[4]\,
      I3 => \wp_bin_reg_n_0_[6]\,
      I4 => p_1_in0_in,
      O => p_1_in
    );
\wp_bin_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => we,
      D => \wp_bin[0]_i_1_n_0\,
      Q => \wp_bin_reg_n_0_[0]\,
      R => \wp_gray[6]_i_1_n_0\
    );
\wp_bin_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => we,
      D => \wp_bin[1]_i_1_n_0\,
      Q => \wp_bin_reg_n_0_[1]\,
      R => \wp_gray[6]_i_1_n_0\
    );
\wp_bin_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => we,
      D => \wp_bin[2]_i_1_n_0\,
      Q => \wp_bin_reg_n_0_[2]\,
      R => \wp_gray[6]_i_1_n_0\
    );
\wp_bin_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => we,
      D => \wp_bin[3]_i_1_n_0\,
      Q => \wp_bin_reg_n_0_[3]\,
      R => \wp_gray[6]_i_1_n_0\
    );
\wp_bin_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => we,
      D => \wp_bin[4]_i_1_n_0\,
      Q => \wp_bin_reg_n_0_[4]\,
      R => \wp_gray[6]_i_1_n_0\
    );
\wp_bin_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => we,
      D => \wp_bin[5]_i_1_n_0\,
      Q => \wp_bin_reg_n_0_[5]\,
      R => \wp_gray[6]_i_1_n_0\
    );
\wp_bin_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => we,
      D => \wp_bin[6]_i_1_n_0\,
      Q => \wp_bin_reg_n_0_[6]\,
      R => \wp_gray[6]_i_1_n_0\
    );
\wp_bin_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => we,
      D => p_1_in,
      Q => p_1_in0_in,
      R => \wp_gray[6]_i_1_n_0\
    );
\wp_bin_xr[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => wp_s(1),
      I1 => p_0_in(1),
      I2 => wp_s(0),
      O => \wp_bin_xr[0]_i_1_n_0\
    );
\wp_bin_xr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => wp_s(1),
      I1 => p_0_in(1),
      O => \wp_bin_xr[1]_i_1_n_0\
    );
\wp_bin_xr[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => wp_s(3),
      I1 => wp_s(5),
      I2 => wp_s(7),
      I3 => wp_s(6),
      I4 => wp_s(4),
      I5 => wp_s(2),
      O => p_0_in(1)
    );
\wp_bin_xr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => wp_s(2),
      I1 => wp_s(4),
      I2 => wp_s(6),
      I3 => wp_s(7),
      I4 => wp_s(5),
      I5 => wp_s(3),
      O => \wp_bin_xr[2]_i_1_n_0\
    );
\wp_bin_xr[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => wp_s(3),
      I1 => wp_s(5),
      I2 => wp_s(7),
      I3 => wp_s(6),
      I4 => wp_s(4),
      O => \wp_bin_xr[3]_i_1_n_0\
    );
\wp_bin_xr[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => wp_s(4),
      I1 => wp_s(6),
      I2 => wp_s(7),
      I3 => wp_s(5),
      O => \wp_bin_xr[4]_i_1_n_0\
    );
\wp_bin_xr[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => wp_s(5),
      I1 => wp_s(7),
      I2 => wp_s(6),
      O => \wp_bin_xr[5]_i_1_n_0\
    );
\wp_bin_xr[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => wp_s(6),
      I1 => wp_s(7),
      O => \wp_bin_xr[6]_i_1_n_0\
    );
\wp_bin_xr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \wp_bin_xr[0]_i_1_n_0\,
      Q => wp_bin_xr(0),
      R => '0'
    );
\wp_bin_xr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \wp_bin_xr[1]_i_1_n_0\,
      Q => wp_bin_xr(1),
      R => '0'
    );
\wp_bin_xr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \wp_bin_xr[2]_i_1_n_0\,
      Q => wp_bin_xr(2),
      R => '0'
    );
\wp_bin_xr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \wp_bin_xr[3]_i_1_n_0\,
      Q => wp_bin_xr(3),
      R => '0'
    );
\wp_bin_xr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \wp_bin_xr[4]_i_1_n_0\,
      Q => wp_bin_xr(4),
      R => '0'
    );
\wp_bin_xr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \wp_bin_xr[5]_i_1_n_0\,
      Q => wp_bin_xr(5),
      R => '0'
    );
\wp_bin_xr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \wp_bin_xr[6]_i_1_n_0\,
      Q => wp_bin_xr(6),
      R => '0'
    );
\wp_gray[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \wp_bin_reg_n_0_[1]\,
      O => \wp_gray[0]_i_1_n_0\
    );
\wp_gray[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"56"
    )
        port map (
      I0 => \wp_bin_reg_n_0_[2]\,
      I1 => \wp_bin_reg_n_0_[1]\,
      I2 => \wp_bin_reg_n_0_[0]\,
      O => wp_gray_next(1)
    );
\wp_gray[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5666"
    )
        port map (
      I0 => \wp_bin_reg_n_0_[3]\,
      I1 => \wp_bin_reg_n_0_[2]\,
      I2 => \wp_bin_reg_n_0_[1]\,
      I3 => \wp_bin_reg_n_0_[0]\,
      O => wp_gray_next(2)
    );
\wp_gray[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56666666"
    )
        port map (
      I0 => \wp_bin_reg_n_0_[4]\,
      I1 => \wp_bin_reg_n_0_[3]\,
      I2 => \wp_bin_reg_n_0_[2]\,
      I3 => \wp_bin_reg_n_0_[0]\,
      I4 => \wp_bin_reg_n_0_[1]\,
      O => wp_gray_next(3)
    );
\wp_gray[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5666666666666666"
    )
        port map (
      I0 => \wp_bin_reg_n_0_[5]\,
      I1 => \wp_bin_reg_n_0_[4]\,
      I2 => \wp_bin_reg_n_0_[3]\,
      I3 => \wp_bin_reg_n_0_[1]\,
      I4 => \wp_bin_reg_n_0_[0]\,
      I5 => \wp_bin_reg_n_0_[2]\,
      O => wp_gray_next(4)
    );
\wp_gray[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5666"
    )
        port map (
      I0 => \wp_bin_reg_n_0_[6]\,
      I1 => \wp_bin_reg_n_0_[5]\,
      I2 => \wp_bin_reg_n_0_[4]\,
      I3 => \wp_gray[6]_i_3_n_0\,
      O => wp_gray_next(5)
    );
\wp_gray[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => wr_clr,
      I1 => wr_rst,
      O => \wp_gray[6]_i_1_n_0\
    );
\wp_gray[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56666666"
    )
        port map (
      I0 => p_1_in0_in,
      I1 => \wp_bin_reg_n_0_[6]\,
      I2 => \wp_bin_reg_n_0_[5]\,
      I3 => \wp_gray[6]_i_3_n_0\,
      I4 => \wp_bin_reg_n_0_[4]\,
      O => wp_gray_next(6)
    );
\wp_gray[6]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \wp_bin_reg_n_0_[3]\,
      I1 => \wp_bin_reg_n_0_[1]\,
      I2 => \wp_bin_reg_n_0_[0]\,
      I3 => \wp_bin_reg_n_0_[2]\,
      O => \wp_gray[6]_i_3_n_0\
    );
\wp_gray_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => we,
      D => \wp_gray[0]_i_1_n_0\,
      Q => \wp_gray_reg_n_0_[0]\,
      R => \wp_gray[6]_i_1_n_0\
    );
\wp_gray_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => we,
      D => wp_gray_next(1),
      Q => \wp_gray_reg_n_0_[1]\,
      R => \wp_gray[6]_i_1_n_0\
    );
\wp_gray_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => we,
      D => wp_gray_next(2),
      Q => \wp_gray_reg_n_0_[2]\,
      R => \wp_gray[6]_i_1_n_0\
    );
\wp_gray_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => we,
      D => wp_gray_next(3),
      Q => \wp_gray_reg_n_0_[3]\,
      R => \wp_gray[6]_i_1_n_0\
    );
\wp_gray_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => we,
      D => wp_gray_next(4),
      Q => \wp_gray_reg_n_0_[4]\,
      R => \wp_gray[6]_i_1_n_0\
    );
\wp_gray_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => we,
      D => wp_gray_next(5),
      Q => \wp_gray_reg_n_0_[5]\,
      R => \wp_gray[6]_i_1_n_0\
    );
\wp_gray_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => we,
      D => wp_gray_next(6),
      Q => \wp_gray_reg_n_0_[6]\,
      R => \wp_gray[6]_i_1_n_0\
    );
\wp_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \wp_gray_reg_n_0_[0]\,
      Q => wp_s(0),
      R => '0'
    );
\wp_s_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \wp_gray_reg_n_0_[1]\,
      Q => wp_s(1),
      R => '0'
    );
\wp_s_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \wp_gray_reg_n_0_[2]\,
      Q => wp_s(2),
      R => '0'
    );
\wp_s_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \wp_gray_reg_n_0_[3]\,
      Q => wp_s(3),
      R => '0'
    );
\wp_s_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \wp_gray_reg_n_0_[4]\,
      Q => wp_s(4),
      R => '0'
    );
\wp_s_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \wp_gray_reg_n_0_[5]\,
      Q => wp_s(5),
      R => '0'
    );
\wp_s_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \wp_gray_reg_n_0_[6]\,
      Q => wp_s(6),
      R => '0'
    );
\wp_s_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => p_1_in0_in,
      Q => wp_s(7),
      R => '0'
    );
wr_clr_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => wr_clr_r,
      I1 => wr_clr,
      O => wr_clr_i_1_n_0
    );
wr_clr_r_reg: unisim.vcomponents.FDPE
     port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      PRE => clr,
      Q => wr_clr_r
    );
wr_clr_reg: unisim.vcomponents.FDPE
     port map (
      C => wr_clk,
      CE => '1',
      D => wr_clr_i_1_n_0,
      PRE => clr,
      Q => wr_clr
    );
\wr_level[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => full_wc,
      I1 => \^full\,
      I2 => p_0_in3_in,
      O => p_1_out(0)
    );
\wr_level[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => full_wc,
      I1 => \^full\,
      I2 => \d1_reg_n_0_[6]\,
      O => p_1_out(1)
    );
\wr_level_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => p_1_out(0),
      Q => wr_level(0),
      R => '0'
    );
\wr_level_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => p_1_out(1),
      Q => wr_level(1),
      R => '0'
    );
wr_rst_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => wr_rst_r,
      I1 => wr_rst,
      O => wr_rst_i_1_n_0
    );
wr_rst_r_reg: unisim.vcomponents.FDCE
     port map (
      C => wr_clk,
      CE => '1',
      CLR => rd_rst_r_i_1_n_0,
      D => '1',
      Q => wr_rst_r
    );
wr_rst_reg: unisim.vcomponents.FDCE
     port map (
      C => wr_clk,
      CE => '1',
      CLR => rd_rst_r_i_1_n_0,
      D => wr_rst_i_1_n_0,
      Q => wr_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_top_axi_sd_0_0_generic_fifo_dc_gray__1\ is
  port (
    rd_clk : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    clr : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    we : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    re : in STD_LOGIC;
    full : out STD_LOGIC;
    empty : out STD_LOGIC;
    wr_level : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_level : out STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_top_axi_sd_0_0_generic_fifo_dc_gray__1\ : entity is "generic_fifo_dc_gray";
  attribute aw : integer;
  attribute aw of \microblaze_top_axi_sd_0_0_generic_fifo_dc_gray__1\ : entity is 7;
  attribute dw : integer;
  attribute dw of \microblaze_top_axi_sd_0_0_generic_fifo_dc_gray__1\ : entity is 32;
end \microblaze_top_axi_sd_0_0_generic_fifo_dc_gray__1\;

architecture STRUCTURE of \microblaze_top_axi_sd_0_0_generic_fifo_dc_gray__1\ is
  signal d10 : STD_LOGIC_VECTOR ( 6 downto 5 );
  signal \d1[6]_i_3_n_0\ : STD_LOGIC;
  signal \d1[6]_i_4_n_0\ : STD_LOGIC;
  signal \d1[6]_i_5_n_0\ : STD_LOGIC;
  signal \d1[6]_i_6_n_0\ : STD_LOGIC;
  signal \d1[6]_i_7_n_0\ : STD_LOGIC;
  signal \d1[6]_i_8_n_0\ : STD_LOGIC;
  signal \d1[6]_i_9_n_0\ : STD_LOGIC;
  signal \d1_reg[6]_i_1_n_2\ : STD_LOGIC;
  signal \d1_reg[6]_i_1_n_3\ : STD_LOGIC;
  signal \d1_reg[6]_i_2_n_0\ : STD_LOGIC;
  signal \d1_reg[6]_i_2_n_1\ : STD_LOGIC;
  signal \d1_reg[6]_i_2_n_2\ : STD_LOGIC;
  signal \d1_reg[6]_i_2_n_3\ : STD_LOGIC;
  signal \d1_reg_n_0_[6]\ : STD_LOGIC;
  signal d2 : STD_LOGIC_VECTOR ( 6 downto 5 );
  signal d20 : STD_LOGIC_VECTOR ( 6 downto 5 );
  signal \d2[6]_i_3_n_0\ : STD_LOGIC;
  signal \d2[6]_i_4_n_0\ : STD_LOGIC;
  signal \d2[6]_i_5_n_0\ : STD_LOGIC;
  signal \d2[6]_i_6_n_0\ : STD_LOGIC;
  signal \d2[6]_i_7_n_0\ : STD_LOGIC;
  signal \d2[6]_i_8_n_0\ : STD_LOGIC;
  signal \d2[6]_i_9_n_0\ : STD_LOGIC;
  signal \d2_reg[6]_i_1_n_2\ : STD_LOGIC;
  signal \d2_reg[6]_i_1_n_3\ : STD_LOGIC;
  signal \d2_reg[6]_i_2_n_0\ : STD_LOGIC;
  signal \d2_reg[6]_i_2_n_1\ : STD_LOGIC;
  signal \d2_reg[6]_i_2_n_2\ : STD_LOGIC;
  signal \d2_reg[6]_i_2_n_3\ : STD_LOGIC;
  signal \^empty\ : STD_LOGIC;
  signal empty0 : STD_LOGIC;
  signal empty1 : STD_LOGIC;
  signal empty_i_10_n_0 : STD_LOGIC;
  signal empty_i_2_n_0 : STD_LOGIC;
  signal empty_i_3_n_0 : STD_LOGIC;
  signal empty_i_4_n_0 : STD_LOGIC;
  signal empty_i_5_n_0 : STD_LOGIC;
  signal empty_i_7_n_0 : STD_LOGIC;
  signal empty_i_8_n_0 : STD_LOGIC;
  signal empty_i_9_n_0 : STD_LOGIC;
  signal \^full\ : STD_LOGIC;
  signal full0 : STD_LOGIC;
  signal full12_out : STD_LOGIC;
  signal full_i_10_n_0 : STD_LOGIC;
  signal full_i_2_n_0 : STD_LOGIC;
  signal full_i_3_n_0 : STD_LOGIC;
  signal full_i_5_n_0 : STD_LOGIC;
  signal full_i_6_n_0 : STD_LOGIC;
  signal full_i_7_n_0 : STD_LOGIC;
  signal full_i_8_n_0 : STD_LOGIC;
  signal full_i_9_n_0 : STD_LOGIC;
  signal full_rc : STD_LOGIC;
  signal full_wc : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 1 to 1 );
  signal p_0_in1_in : STD_LOGIC_VECTOR ( 5 downto 4 );
  signal p_0_in3_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_1_in0_in : STD_LOGIC;
  signal p_1_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rd_clr : STD_LOGIC;
  signal rd_clr_i_1_n_0 : STD_LOGIC;
  signal rd_clr_r : STD_LOGIC;
  signal \rd_level[0]_i_1_n_0\ : STD_LOGIC;
  signal \rd_level[1]_i_1_n_0\ : STD_LOGIC;
  signal rd_rst : STD_LOGIC;
  signal rd_rst_i_1_n_0 : STD_LOGIC;
  signal rd_rst_r : STD_LOGIC;
  signal rd_rst_r_i_1_n_0 : STD_LOGIC;
  signal rp_bin_next : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \rp_bin_next__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal rp_bin_reg : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal rp_bin_xr : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \rp_bin_xr[0]_i_1_n_0\ : STD_LOGIC;
  signal \rp_bin_xr[2]_i_1_n_0\ : STD_LOGIC;
  signal \rp_bin_xr[3]_i_1_n_0\ : STD_LOGIC;
  signal \rp_bin_xr[3]_i_2_n_0\ : STD_LOGIC;
  signal \rp_bin_xr[4]_i_1_n_0\ : STD_LOGIC;
  signal \rp_bin_xr[5]_i_1_n_0\ : STD_LOGIC;
  signal \rp_bin_xr[5]_i_2_n_0\ : STD_LOGIC;
  signal \rp_bin_xr[6]_i_1_n_0\ : STD_LOGIC;
  signal \rp_bin_xr[6]_i_2_n_0\ : STD_LOGIC;
  signal \rp_gray[0]_i_1_n_0\ : STD_LOGIC;
  signal \rp_gray[5]_i_2_n_0\ : STD_LOGIC;
  signal \rp_gray[6]_i_1_n_0\ : STD_LOGIC;
  signal \rp_gray[6]_i_3_n_0\ : STD_LOGIC;
  signal rp_gray_next : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal \rp_gray_reg_n_0_[0]\ : STD_LOGIC;
  signal \rp_gray_reg_n_0_[1]\ : STD_LOGIC;
  signal \rp_gray_reg_n_0_[2]\ : STD_LOGIC;
  signal \rp_gray_reg_n_0_[3]\ : STD_LOGIC;
  signal \rp_gray_reg_n_0_[4]\ : STD_LOGIC;
  signal \rp_gray_reg_n_0_[5]\ : STD_LOGIC;
  signal \rp_gray_reg_n_0_[6]\ : STD_LOGIC;
  signal \rp_gray_reg_n_0_[7]\ : STD_LOGIC;
  signal rp_s : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \wp_bin[0]_i_1_n_0\ : STD_LOGIC;
  signal \wp_bin[1]_i_1_n_0\ : STD_LOGIC;
  signal \wp_bin[2]_i_1_n_0\ : STD_LOGIC;
  signal \wp_bin[3]_i_1_n_0\ : STD_LOGIC;
  signal \wp_bin[4]_i_1_n_0\ : STD_LOGIC;
  signal \wp_bin[5]_i_1_n_0\ : STD_LOGIC;
  signal \wp_bin[6]_i_1_n_0\ : STD_LOGIC;
  signal \wp_bin_reg_n_0_[0]\ : STD_LOGIC;
  signal \wp_bin_reg_n_0_[1]\ : STD_LOGIC;
  signal \wp_bin_reg_n_0_[2]\ : STD_LOGIC;
  signal \wp_bin_reg_n_0_[3]\ : STD_LOGIC;
  signal \wp_bin_reg_n_0_[4]\ : STD_LOGIC;
  signal \wp_bin_reg_n_0_[5]\ : STD_LOGIC;
  signal \wp_bin_reg_n_0_[6]\ : STD_LOGIC;
  signal wp_bin_xr : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \wp_bin_xr[0]_i_1_n_0\ : STD_LOGIC;
  signal \wp_bin_xr[1]_i_1_n_0\ : STD_LOGIC;
  signal \wp_bin_xr[2]_i_1_n_0\ : STD_LOGIC;
  signal \wp_bin_xr[3]_i_1_n_0\ : STD_LOGIC;
  signal \wp_bin_xr[4]_i_1_n_0\ : STD_LOGIC;
  signal \wp_bin_xr[5]_i_1_n_0\ : STD_LOGIC;
  signal \wp_bin_xr[6]_i_1_n_0\ : STD_LOGIC;
  signal \wp_gray[0]_i_1_n_0\ : STD_LOGIC;
  signal \wp_gray[6]_i_1_n_0\ : STD_LOGIC;
  signal \wp_gray[6]_i_3_n_0\ : STD_LOGIC;
  signal wp_gray_next : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal \wp_gray_reg_n_0_[0]\ : STD_LOGIC;
  signal \wp_gray_reg_n_0_[1]\ : STD_LOGIC;
  signal \wp_gray_reg_n_0_[2]\ : STD_LOGIC;
  signal \wp_gray_reg_n_0_[3]\ : STD_LOGIC;
  signal \wp_gray_reg_n_0_[4]\ : STD_LOGIC;
  signal \wp_gray_reg_n_0_[5]\ : STD_LOGIC;
  signal \wp_gray_reg_n_0_[6]\ : STD_LOGIC;
  signal wp_s : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal wr_clr : STD_LOGIC;
  signal wr_clr_i_1_n_0 : STD_LOGIC;
  signal wr_clr_r : STD_LOGIC;
  signal wr_rst : STD_LOGIC;
  signal wr_rst_i_1_n_0 : STD_LOGIC;
  signal wr_rst_r : STD_LOGIC;
  signal \NLW_d1_reg[6]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_d1_reg[6]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_d1_reg[6]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_d2_reg[6]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_d2_reg[6]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_d2_reg[6]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of empty_i_2 : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of empty_i_5 : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of empty_i_7 : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of full_i_6 : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of full_i_8 : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \rd_level[0]_i_1\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \rd_level[1]_i_1\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \rp_bin[0]_i_1\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \rp_bin[1]_i_1\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \rp_bin[2]_i_1\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \rp_bin[3]_i_1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \rp_bin[4]_i_1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \rp_bin_xr[2]_i_1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \rp_bin_xr[3]_i_1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \rp_bin_xr[3]_i_2\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \rp_bin_xr[5]_i_3\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \rp_bin_xr[6]_i_2\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \rp_gray[1]_i_1\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \rp_gray[2]_i_1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \rp_gray[3]_i_1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \rp_gray[5]_i_1\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \rp_gray[5]_i_2\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \rp_gray[6]_i_2\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \rp_gray[7]_i_1\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \wp_bin[0]_i_1\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \wp_bin[1]_i_1\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \wp_bin[2]_i_1\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \wp_bin[3]_i_1\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \wp_bin[4]_i_1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \wp_bin[6]_i_1\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \wp_bin[7]_i_1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \wp_bin_xr[0]_i_1\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \wp_bin_xr[3]_i_1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \wp_bin_xr[4]_i_1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \wp_bin_xr[5]_i_1\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \wp_bin_xr[6]_i_1\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \wp_gray[1]_i_1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \wp_gray[2]_i_1\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \wp_gray[3]_i_1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \wp_gray[5]_i_1\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \wp_gray[6]_i_2\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \wp_gray[6]_i_3\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \wr_level[0]_i_1\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \wr_level[1]_i_1\ : label is "soft_lutpair234";
begin
  empty <= \^empty\;
  full <= \^full\;
\d1[6]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wp_bin_reg_n_0_[6]\,
      I1 => rp_bin_xr(6),
      O => \d1[6]_i_3_n_0\
    );
\d1[6]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wp_bin_reg_n_0_[5]\,
      I1 => rp_bin_xr(5),
      O => \d1[6]_i_4_n_0\
    );
\d1[6]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wp_bin_reg_n_0_[4]\,
      I1 => rp_bin_xr(4),
      O => \d1[6]_i_5_n_0\
    );
\d1[6]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wp_bin_reg_n_0_[3]\,
      I1 => rp_bin_xr(3),
      O => \d1[6]_i_6_n_0\
    );
\d1[6]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wp_bin_reg_n_0_[2]\,
      I1 => rp_bin_xr(2),
      O => \d1[6]_i_7_n_0\
    );
\d1[6]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wp_bin_reg_n_0_[1]\,
      I1 => rp_bin_xr(1),
      O => \d1[6]_i_8_n_0\
    );
\d1[6]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wp_bin_reg_n_0_[0]\,
      I1 => rp_bin_xr(0),
      O => \d1[6]_i_9_n_0\
    );
\d1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => d10(5),
      Q => p_0_in3_in,
      R => '0'
    );
\d1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => d10(6),
      Q => \d1_reg_n_0_[6]\,
      R => '0'
    );
\d1_reg[6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \d1_reg[6]_i_2_n_0\,
      CO(3 downto 2) => \NLW_d1_reg[6]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \d1_reg[6]_i_1_n_2\,
      CO(0) => \d1_reg[6]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \wp_bin_reg_n_0_[5]\,
      DI(0) => \wp_bin_reg_n_0_[4]\,
      O(3) => \NLW_d1_reg[6]_i_1_O_UNCONNECTED\(3),
      O(2 downto 1) => d10(6 downto 5),
      O(0) => \NLW_d1_reg[6]_i_1_O_UNCONNECTED\(0),
      S(3) => '0',
      S(2) => \d1[6]_i_3_n_0\,
      S(1) => \d1[6]_i_4_n_0\,
      S(0) => \d1[6]_i_5_n_0\
    );
\d1_reg[6]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \d1_reg[6]_i_2_n_0\,
      CO(2) => \d1_reg[6]_i_2_n_1\,
      CO(1) => \d1_reg[6]_i_2_n_2\,
      CO(0) => \d1_reg[6]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \wp_bin_reg_n_0_[3]\,
      DI(2) => \wp_bin_reg_n_0_[2]\,
      DI(1) => \wp_bin_reg_n_0_[1]\,
      DI(0) => \wp_bin_reg_n_0_[0]\,
      O(3 downto 0) => \NLW_d1_reg[6]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \d1[6]_i_6_n_0\,
      S(2) => \d1[6]_i_7_n_0\,
      S(1) => \d1[6]_i_8_n_0\,
      S(0) => \d1[6]_i_9_n_0\
    );
\d2[6]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rp_bin_reg(6),
      I1 => wp_bin_xr(6),
      O => \d2[6]_i_3_n_0\
    );
\d2[6]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rp_bin_reg(5),
      I1 => wp_bin_xr(5),
      O => \d2[6]_i_4_n_0\
    );
\d2[6]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rp_bin_reg(4),
      I1 => wp_bin_xr(4),
      O => \d2[6]_i_5_n_0\
    );
\d2[6]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rp_bin_reg(3),
      I1 => wp_bin_xr(3),
      O => \d2[6]_i_6_n_0\
    );
\d2[6]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rp_bin_reg(2),
      I1 => wp_bin_xr(2),
      O => \d2[6]_i_7_n_0\
    );
\d2[6]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rp_bin_reg(1),
      I1 => wp_bin_xr(1),
      O => \d2[6]_i_8_n_0\
    );
\d2[6]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rp_bin_reg(0),
      I1 => wp_bin_xr(0),
      O => \d2[6]_i_9_n_0\
    );
\d2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => d20(5),
      Q => d2(5),
      R => '0'
    );
\d2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => d20(6),
      Q => d2(6),
      R => '0'
    );
\d2_reg[6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \d2_reg[6]_i_2_n_0\,
      CO(3 downto 2) => \NLW_d2_reg[6]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \d2_reg[6]_i_1_n_2\,
      CO(0) => \d2_reg[6]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => rp_bin_reg(5 downto 4),
      O(3) => \NLW_d2_reg[6]_i_1_O_UNCONNECTED\(3),
      O(2 downto 1) => d20(6 downto 5),
      O(0) => \NLW_d2_reg[6]_i_1_O_UNCONNECTED\(0),
      S(3) => '0',
      S(2) => \d2[6]_i_3_n_0\,
      S(1) => \d2[6]_i_4_n_0\,
      S(0) => \d2[6]_i_5_n_0\
    );
\d2_reg[6]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \d2_reg[6]_i_2_n_0\,
      CO(2) => \d2_reg[6]_i_2_n_1\,
      CO(1) => \d2_reg[6]_i_2_n_2\,
      CO(0) => \d2_reg[6]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => rp_bin_reg(3 downto 0),
      O(3 downto 0) => \NLW_d2_reg[6]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \d2[6]_i_6_n_0\,
      S(2) => \d2[6]_i_7_n_0\,
      S(1) => \d2[6]_i_8_n_0\,
      S(0) => \d2[6]_i_9_n_0\
    );
empty_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF40000000"
    )
        port map (
      I0 => empty_i_2_n_0,
      I1 => empty_i_3_n_0,
      I2 => empty_i_4_n_0,
      I3 => empty_i_5_n_0,
      I4 => re,
      I5 => empty1,
      O => empty0
    );
empty_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => wp_s(0),
      I1 => \rp_gray_reg_n_0_[0]\,
      I2 => \rp_gray_reg_n_0_[2]\,
      I3 => wp_s(2),
      I4 => \rp_gray_reg_n_0_[1]\,
      I5 => wp_s(1),
      O => empty_i_10_n_0
    );
empty_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EBB77DDE"
    )
        port map (
      I0 => wp_s(6),
      I1 => wp_s(7),
      I2 => \rp_gray[6]_i_3_n_0\,
      I3 => rp_bin_reg(6),
      I4 => \rp_gray_reg_n_0_[7]\,
      O => empty_i_2_n_0
    );
empty_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"007FFF80FF80007F"
    )
        port map (
      I0 => rp_bin_reg(1),
      I1 => rp_bin_reg(0),
      I2 => rp_bin_reg(2),
      I3 => rp_bin_reg(3),
      I4 => rp_bin_reg(4),
      I5 => wp_s(3),
      O => empty_i_3_n_0
    );
empty_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1428148214822841"
    )
        port map (
      I0 => wp_s(4),
      I1 => wp_s(5),
      I2 => rp_bin_reg(6),
      I3 => rp_bin_reg(5),
      I4 => rp_bin_reg(4),
      I5 => empty_i_7_n_0,
      O => empty_i_4_n_0
    );
empty_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => wp_s(0),
      I1 => rp_bin_reg(1),
      I2 => empty_i_8_n_0,
      O => empty_i_5_n_0
    );
empty_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000000000"
    )
        port map (
      I0 => \rp_gray_reg_n_0_[7]\,
      I1 => wp_s(7),
      I2 => \rp_gray_reg_n_0_[6]\,
      I3 => wp_s(6),
      I4 => empty_i_9_n_0,
      I5 => empty_i_10_n_0,
      O => empty1
    );
empty_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => rp_bin_reg(3),
      I1 => rp_bin_reg(1),
      I2 => rp_bin_reg(0),
      I3 => rp_bin_reg(2),
      O => empty_i_7_n_0
    );
empty_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1428148214822841"
    )
        port map (
      I0 => wp_s(1),
      I1 => wp_s(2),
      I2 => rp_bin_reg(3),
      I3 => rp_bin_reg(2),
      I4 => rp_bin_reg(1),
      I5 => rp_bin_reg(0),
      O => empty_i_8_n_0
    );
empty_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => wp_s(3),
      I1 => \rp_gray_reg_n_0_[3]\,
      I2 => \rp_gray_reg_n_0_[5]\,
      I3 => wp_s(5),
      I4 => \rp_gray_reg_n_0_[4]\,
      I5 => wp_s(4),
      O => empty_i_9_n_0
    );
empty_reg: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => empty0,
      Q => \^empty\,
      R => '0'
    );
full_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF06000000"
    )
        port map (
      I0 => p_1_in,
      I1 => rp_s(7),
      I2 => full_i_2_n_0,
      I3 => full_i_3_n_0,
      I4 => we,
      I5 => full12_out,
      O => full0
    );
full_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0009900090000009"
    )
        port map (
      I0 => \wp_bin_reg_n_0_[3]\,
      I1 => \rp_bin_xr[3]_i_2_n_0\,
      I2 => p_0_in1_in(4),
      I3 => \wp_bin_reg_n_0_[5]\,
      I4 => rp_s(4),
      I5 => \wp_bin_reg_n_0_[4]\,
      O => full_i_10_n_0
    );
full_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rp_s(7),
      I1 => rp_s(6),
      O => p_0_in1_in(5)
    );
full_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996969696969696"
    )
        port map (
      I0 => rp_s(6),
      I1 => rp_s(7),
      I2 => \wp_bin_reg_n_0_[6]\,
      I3 => \wp_bin_reg_n_0_[5]\,
      I4 => \wp_gray[6]_i_3_n_0\,
      I5 => \wp_bin_reg_n_0_[4]\,
      O => full_i_2_n_0
    );
full_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080800080000080"
    )
        port map (
      I0 => full_i_5_n_0,
      I1 => full_i_6_n_0,
      I2 => full_i_7_n_0,
      I3 => \wp_bin_reg_n_0_[3]\,
      I4 => full_i_8_n_0,
      I5 => \rp_bin_xr[3]_i_2_n_0\,
      O => full_i_3_n_0
    );
full_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000600090000000"
    )
        port map (
      I0 => rp_s(6),
      I1 => \wp_bin_reg_n_0_[6]\,
      I2 => full_i_9_n_0,
      I3 => full_i_10_n_0,
      I4 => p_1_in0_in,
      I5 => rp_s(7),
      O => full12_out
    );
full_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4114142828828241"
    )
        port map (
      I0 => rp_s(1),
      I1 => \rp_bin_xr[3]_i_2_n_0\,
      I2 => rp_s(2),
      I3 => \wp_bin_reg_n_0_[0]\,
      I4 => \wp_bin_reg_n_0_[1]\,
      I5 => \wp_bin_reg_n_0_[2]\,
      O => full_i_5_n_0
    );
full_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => rp_s(1),
      I1 => \wp_bin_reg_n_0_[0]\,
      I2 => \rp_bin_xr[3]_i_2_n_0\,
      I3 => rp_s(2),
      I4 => rp_s(0),
      O => full_i_6_n_0
    );
full_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4029168016804029"
    )
        port map (
      I0 => rp_s(4),
      I1 => \wp_gray[6]_i_3_n_0\,
      I2 => \wp_bin_reg_n_0_[4]\,
      I3 => \wp_bin_reg_n_0_[5]\,
      I4 => p_0_in1_in(5),
      I5 => rp_s(5),
      O => full_i_7_n_0
    );
full_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \wp_bin_reg_n_0_[2]\,
      I1 => \wp_bin_reg_n_0_[0]\,
      I2 => \wp_bin_reg_n_0_[1]\,
      O => full_i_8_n_0
    );
full_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0060060009000090"
    )
        port map (
      I0 => rp_s(0),
      I1 => \wp_bin_reg_n_0_[0]\,
      I2 => \rp_bin_xr[5]_i_2_n_0\,
      I3 => \wp_bin_reg_n_0_[2]\,
      I4 => rp_s(1),
      I5 => \wp_bin_reg_n_0_[1]\,
      O => full_i_9_n_0
    );
full_rc_reg: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \^full\,
      Q => full_rc,
      R => '0'
    );
full_reg: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => full0,
      Q => \^full\,
      R => '0'
    );
full_wc_reg: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \^full\,
      Q => full_wc,
      R => '0'
    );
rd_clr_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => rd_clr_r,
      I1 => rd_clr,
      O => rd_clr_i_1_n_0
    );
rd_clr_r_reg: unisim.vcomponents.FDPE
     port map (
      C => rd_clk,
      CE => '1',
      D => '0',
      PRE => clr,
      Q => rd_clr_r
    );
rd_clr_reg: unisim.vcomponents.FDPE
     port map (
      C => rd_clk,
      CE => '1',
      D => rd_clr_i_1_n_0,
      PRE => clr,
      Q => rd_clr
    );
\rd_level[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => \^empty\,
      I1 => d2(5),
      I2 => full_rc,
      O => \rd_level[0]_i_1_n_0\
    );
\rd_level[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => \^empty\,
      I1 => d2(6),
      I2 => full_rc,
      O => \rd_level[1]_i_1_n_0\
    );
\rd_level_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \rd_level[0]_i_1_n_0\,
      Q => rd_level(0),
      R => '0'
    );
\rd_level_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \rd_level[1]_i_1_n_0\,
      Q => rd_level(1),
      R => '0'
    );
rd_rst_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rd_rst_r,
      I1 => rd_rst,
      O => rd_rst_i_1_n_0
    );
rd_rst_r_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rst,
      O => rd_rst_r_i_1_n_0
    );
rd_rst_r_reg: unisim.vcomponents.FDCE
     port map (
      C => rd_clk,
      CE => '1',
      CLR => rd_rst_r_i_1_n_0,
      D => '1',
      Q => rd_rst_r
    );
rd_rst_reg: unisim.vcomponents.FDCE
     port map (
      C => rd_clk,
      CE => '1',
      CLR => rd_rst_r_i_1_n_0,
      D => rd_rst_i_1_n_0,
      Q => rd_rst
    );
\rp_bin[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rp_bin_reg(0),
      O => \rp_bin_next__0\(0)
    );
\rp_bin[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rp_bin_reg(0),
      I1 => rp_bin_reg(1),
      O => \rp_bin_next__0\(1)
    );
\rp_bin[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => rp_bin_reg(0),
      I1 => rp_bin_reg(1),
      I2 => rp_bin_reg(2),
      O => \rp_bin_next__0\(2)
    );
\rp_bin[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => rp_bin_reg(1),
      I1 => rp_bin_reg(0),
      I2 => rp_bin_reg(2),
      I3 => rp_bin_reg(3),
      O => \rp_bin_next__0\(3)
    );
\rp_bin[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => rp_bin_reg(2),
      I1 => rp_bin_reg(0),
      I2 => rp_bin_reg(1),
      I3 => rp_bin_reg(3),
      I4 => rp_bin_reg(4),
      O => \rp_bin_next__0\(4)
    );
\rp_bin[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => rp_bin_reg(3),
      I1 => rp_bin_reg(1),
      I2 => rp_bin_reg(0),
      I3 => rp_bin_reg(2),
      I4 => rp_bin_reg(4),
      I5 => rp_bin_reg(5),
      O => \rp_bin_next__0\(5)
    );
\rp_bin[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \rp_gray[6]_i_3_n_0\,
      I1 => rp_bin_reg(6),
      O => \rp_bin_next__0\(6)
    );
\rp_bin_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => re,
      D => \rp_bin_next__0\(0),
      Q => rp_bin_reg(0),
      R => \rp_gray[6]_i_1_n_0\
    );
\rp_bin_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => re,
      D => \rp_bin_next__0\(1),
      Q => rp_bin_reg(1),
      R => \rp_gray[6]_i_1_n_0\
    );
\rp_bin_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => re,
      D => \rp_bin_next__0\(2),
      Q => rp_bin_reg(2),
      R => \rp_gray[6]_i_1_n_0\
    );
\rp_bin_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => re,
      D => \rp_bin_next__0\(3),
      Q => rp_bin_reg(3),
      R => \rp_gray[6]_i_1_n_0\
    );
\rp_bin_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => re,
      D => \rp_bin_next__0\(4),
      Q => rp_bin_reg(4),
      R => \rp_gray[6]_i_1_n_0\
    );
\rp_bin_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => re,
      D => \rp_bin_next__0\(5),
      Q => rp_bin_reg(5),
      R => \rp_gray[6]_i_1_n_0\
    );
\rp_bin_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => re,
      D => \rp_bin_next__0\(6),
      Q => rp_bin_reg(6),
      R => \rp_gray[6]_i_1_n_0\
    );
\rp_bin_xr[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => rp_s(1),
      I1 => rp_s(2),
      I2 => rp_s(0),
      I3 => \rp_bin_xr[3]_i_2_n_0\,
      O => \rp_bin_xr[0]_i_1_n_0\
    );
\rp_bin_xr[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C3AA"
    )
        port map (
      I0 => rp_s(1),
      I1 => \rp_bin_xr[3]_i_2_n_0\,
      I2 => rp_s(2),
      I3 => rp_s(0),
      O => \rp_bin_xr[2]_i_1_n_0\
    );
\rp_bin_xr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F4E"
    )
        port map (
      I0 => rp_s(0),
      I1 => rp_s(2),
      I2 => \rp_bin_xr[3]_i_2_n_0\,
      I3 => rp_s(1),
      O => \rp_bin_xr[3]_i_1_n_0\
    );
\rp_bin_xr[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => rp_s(7),
      I1 => rp_s(6),
      I2 => rp_s(5),
      I3 => rp_s(4),
      I4 => rp_s(3),
      O => \rp_bin_xr[3]_i_2_n_0\
    );
\rp_bin_xr[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEF00200020FFEF"
    )
        port map (
      I0 => rp_s(3),
      I1 => rp_s(1),
      I2 => \rp_bin_xr[5]_i_2_n_0\,
      I3 => rp_s(0),
      I4 => rp_s(4),
      I5 => p_0_in1_in(4),
      O => \rp_bin_xr[4]_i_1_n_0\
    );
\rp_bin_xr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000020FFFFFFEF"
    )
        port map (
      I0 => rp_s(4),
      I1 => rp_s(0),
      I2 => \rp_bin_xr[5]_i_2_n_0\,
      I3 => rp_s(1),
      I4 => rp_s(3),
      I5 => p_0_in1_in(4),
      O => \rp_bin_xr[5]_i_1_n_0\
    );
\rp_bin_xr[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => rp_s(3),
      I1 => rp_s(4),
      I2 => rp_s(5),
      I3 => rp_s(6),
      I4 => rp_s(7),
      I5 => rp_s(2),
      O => \rp_bin_xr[5]_i_2_n_0\
    );
\rp_bin_xr[5]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => rp_s(6),
      I1 => rp_s(7),
      I2 => rp_s(5),
      O => p_0_in1_in(4)
    );
\rp_bin_xr[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEF00200020FFEF"
    )
        port map (
      I0 => rp_s(5),
      I1 => rp_s(3),
      I2 => \rp_bin_xr[6]_i_2_n_0\,
      I3 => rp_s(4),
      I4 => rp_s(6),
      I5 => rp_s(7),
      O => \rp_bin_xr[6]_i_1_n_0\
    );
\rp_bin_xr[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0041"
    )
        port map (
      I0 => rp_s(1),
      I1 => \rp_bin_xr[3]_i_2_n_0\,
      I2 => rp_s(2),
      I3 => rp_s(0),
      O => \rp_bin_xr[6]_i_2_n_0\
    );
\rp_bin_xr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \rp_bin_xr[0]_i_1_n_0\,
      Q => rp_bin_xr(0),
      R => '0'
    );
\rp_bin_xr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => rp_s(0),
      Q => rp_bin_xr(1),
      R => '0'
    );
\rp_bin_xr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \rp_bin_xr[2]_i_1_n_0\,
      Q => rp_bin_xr(2),
      R => '0'
    );
\rp_bin_xr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \rp_bin_xr[3]_i_1_n_0\,
      Q => rp_bin_xr(3),
      R => '0'
    );
\rp_bin_xr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \rp_bin_xr[4]_i_1_n_0\,
      Q => rp_bin_xr(4),
      R => '0'
    );
\rp_bin_xr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \rp_bin_xr[5]_i_1_n_0\,
      Q => rp_bin_xr(5),
      R => '0'
    );
\rp_bin_xr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \rp_bin_xr[6]_i_1_n_0\,
      Q => rp_bin_xr(6),
      R => '0'
    );
\rp_gray[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rp_bin_reg(1),
      O => \rp_gray[0]_i_1_n_0\
    );
\rp_gray[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"56"
    )
        port map (
      I0 => rp_bin_reg(2),
      I1 => rp_bin_reg(1),
      I2 => rp_bin_reg(0),
      O => rp_gray_next(1)
    );
\rp_gray[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5666"
    )
        port map (
      I0 => rp_bin_reg(3),
      I1 => rp_bin_reg(2),
      I2 => rp_bin_reg(1),
      I3 => rp_bin_reg(0),
      O => rp_gray_next(2)
    );
\rp_gray[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56666666"
    )
        port map (
      I0 => rp_bin_reg(4),
      I1 => rp_bin_reg(3),
      I2 => rp_bin_reg(2),
      I3 => rp_bin_reg(0),
      I4 => rp_bin_reg(1),
      O => rp_gray_next(3)
    );
\rp_gray[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5666666666666666"
    )
        port map (
      I0 => rp_bin_reg(5),
      I1 => rp_bin_reg(4),
      I2 => rp_bin_reg(3),
      I3 => rp_bin_reg(1),
      I4 => rp_bin_reg(0),
      I5 => rp_bin_reg(2),
      O => rp_gray_next(4)
    );
\rp_gray[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"56"
    )
        port map (
      I0 => rp_bin_reg(6),
      I1 => rp_bin_reg(5),
      I2 => \rp_gray[5]_i_2_n_0\,
      O => rp_gray_next(5)
    );
\rp_gray[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => rp_bin_reg(4),
      I1 => rp_bin_reg(2),
      I2 => rp_bin_reg(0),
      I3 => rp_bin_reg(1),
      I4 => rp_bin_reg(3),
      O => \rp_gray[5]_i_2_n_0\
    );
\rp_gray[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => rd_clr,
      I1 => rd_rst,
      O => \rp_gray[6]_i_1_n_0\
    );
\rp_gray[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"56"
    )
        port map (
      I0 => \rp_gray_reg_n_0_[7]\,
      I1 => rp_bin_reg(6),
      I2 => \rp_gray[6]_i_3_n_0\,
      O => rp_gray_next(6)
    );
\rp_gray[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => rp_bin_reg(5),
      I1 => rp_bin_reg(3),
      I2 => rp_bin_reg(1),
      I3 => rp_bin_reg(0),
      I4 => rp_bin_reg(2),
      I5 => rp_bin_reg(4),
      O => \rp_gray[6]_i_3_n_0\
    );
\rp_gray[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \rp_gray[6]_i_3_n_0\,
      I1 => rp_bin_reg(6),
      I2 => \rp_gray_reg_n_0_[7]\,
      O => rp_bin_next(7)
    );
\rp_gray_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => re,
      D => \rp_gray[0]_i_1_n_0\,
      Q => \rp_gray_reg_n_0_[0]\,
      R => \rp_gray[6]_i_1_n_0\
    );
\rp_gray_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => re,
      D => rp_gray_next(1),
      Q => \rp_gray_reg_n_0_[1]\,
      R => \rp_gray[6]_i_1_n_0\
    );
\rp_gray_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => re,
      D => rp_gray_next(2),
      Q => \rp_gray_reg_n_0_[2]\,
      R => \rp_gray[6]_i_1_n_0\
    );
\rp_gray_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => re,
      D => rp_gray_next(3),
      Q => \rp_gray_reg_n_0_[3]\,
      R => \rp_gray[6]_i_1_n_0\
    );
\rp_gray_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => re,
      D => rp_gray_next(4),
      Q => \rp_gray_reg_n_0_[4]\,
      R => \rp_gray[6]_i_1_n_0\
    );
\rp_gray_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => re,
      D => rp_gray_next(5),
      Q => \rp_gray_reg_n_0_[5]\,
      R => \rp_gray[6]_i_1_n_0\
    );
\rp_gray_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => re,
      D => rp_gray_next(6),
      Q => \rp_gray_reg_n_0_[6]\,
      R => \rp_gray[6]_i_1_n_0\
    );
\rp_gray_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => re,
      D => rp_bin_next(7),
      Q => \rp_gray_reg_n_0_[7]\,
      R => \rp_gray[6]_i_1_n_0\
    );
\rp_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \rp_gray_reg_n_0_[0]\,
      Q => rp_s(0),
      R => '0'
    );
\rp_s_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \rp_gray_reg_n_0_[1]\,
      Q => rp_s(1),
      R => '0'
    );
\rp_s_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \rp_gray_reg_n_0_[2]\,
      Q => rp_s(2),
      R => '0'
    );
\rp_s_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \rp_gray_reg_n_0_[3]\,
      Q => rp_s(3),
      R => '0'
    );
\rp_s_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \rp_gray_reg_n_0_[4]\,
      Q => rp_s(4),
      R => '0'
    );
\rp_s_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \rp_gray_reg_n_0_[5]\,
      Q => rp_s(5),
      R => '0'
    );
\rp_s_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \rp_gray_reg_n_0_[6]\,
      Q => rp_s(6),
      R => '0'
    );
\rp_s_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \rp_gray_reg_n_0_[7]\,
      Q => rp_s(7),
      R => '0'
    );
u0: entity work.microblaze_top_axi_sd_0_0_generic_dpram_10
     port map (
      Q(6 downto 0) => rp_bin_reg(6 downto 0),
      din(31 downto 0) => din(31 downto 0),
      dout(31 downto 0) => dout(31 downto 0),
      mem_reg_0(6) => \wp_bin_reg_n_0_[6]\,
      mem_reg_0(5) => \wp_bin_reg_n_0_[5]\,
      mem_reg_0(4) => \wp_bin_reg_n_0_[4]\,
      mem_reg_0(3) => \wp_bin_reg_n_0_[3]\,
      mem_reg_0(2) => \wp_bin_reg_n_0_[2]\,
      mem_reg_0(1) => \wp_bin_reg_n_0_[1]\,
      mem_reg_0(0) => \wp_bin_reg_n_0_[0]\,
      rd_clk => rd_clk,
      we => we,
      wr_clk => wr_clk
    );
\wp_bin[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \wp_bin_reg_n_0_[0]\,
      O => \wp_bin[0]_i_1_n_0\
    );
\wp_bin[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wp_bin_reg_n_0_[0]\,
      I1 => \wp_bin_reg_n_0_[1]\,
      O => \wp_bin[1]_i_1_n_0\
    );
\wp_bin[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \wp_bin_reg_n_0_[0]\,
      I1 => \wp_bin_reg_n_0_[1]\,
      I2 => \wp_bin_reg_n_0_[2]\,
      O => \wp_bin[2]_i_1_n_0\
    );
\wp_bin[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \wp_bin_reg_n_0_[1]\,
      I1 => \wp_bin_reg_n_0_[0]\,
      I2 => \wp_bin_reg_n_0_[2]\,
      I3 => \wp_bin_reg_n_0_[3]\,
      O => \wp_bin[3]_i_1_n_0\
    );
\wp_bin[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \wp_bin_reg_n_0_[2]\,
      I1 => \wp_bin_reg_n_0_[0]\,
      I2 => \wp_bin_reg_n_0_[1]\,
      I3 => \wp_bin_reg_n_0_[3]\,
      I4 => \wp_bin_reg_n_0_[4]\,
      O => \wp_bin[4]_i_1_n_0\
    );
\wp_bin[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \wp_bin_reg_n_0_[3]\,
      I1 => \wp_bin_reg_n_0_[1]\,
      I2 => \wp_bin_reg_n_0_[0]\,
      I3 => \wp_bin_reg_n_0_[2]\,
      I4 => \wp_bin_reg_n_0_[4]\,
      I5 => \wp_bin_reg_n_0_[5]\,
      O => \wp_bin[5]_i_1_n_0\
    );
\wp_bin[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \wp_bin_reg_n_0_[4]\,
      I1 => \wp_gray[6]_i_3_n_0\,
      I2 => \wp_bin_reg_n_0_[5]\,
      I3 => \wp_bin_reg_n_0_[6]\,
      O => \wp_bin[6]_i_1_n_0\
    );
\wp_bin[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \wp_bin_reg_n_0_[5]\,
      I1 => \wp_gray[6]_i_3_n_0\,
      I2 => \wp_bin_reg_n_0_[4]\,
      I3 => \wp_bin_reg_n_0_[6]\,
      I4 => p_1_in0_in,
      O => p_1_in
    );
\wp_bin_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => we,
      D => \wp_bin[0]_i_1_n_0\,
      Q => \wp_bin_reg_n_0_[0]\,
      R => \wp_gray[6]_i_1_n_0\
    );
\wp_bin_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => we,
      D => \wp_bin[1]_i_1_n_0\,
      Q => \wp_bin_reg_n_0_[1]\,
      R => \wp_gray[6]_i_1_n_0\
    );
\wp_bin_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => we,
      D => \wp_bin[2]_i_1_n_0\,
      Q => \wp_bin_reg_n_0_[2]\,
      R => \wp_gray[6]_i_1_n_0\
    );
\wp_bin_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => we,
      D => \wp_bin[3]_i_1_n_0\,
      Q => \wp_bin_reg_n_0_[3]\,
      R => \wp_gray[6]_i_1_n_0\
    );
\wp_bin_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => we,
      D => \wp_bin[4]_i_1_n_0\,
      Q => \wp_bin_reg_n_0_[4]\,
      R => \wp_gray[6]_i_1_n_0\
    );
\wp_bin_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => we,
      D => \wp_bin[5]_i_1_n_0\,
      Q => \wp_bin_reg_n_0_[5]\,
      R => \wp_gray[6]_i_1_n_0\
    );
\wp_bin_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => we,
      D => \wp_bin[6]_i_1_n_0\,
      Q => \wp_bin_reg_n_0_[6]\,
      R => \wp_gray[6]_i_1_n_0\
    );
\wp_bin_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => we,
      D => p_1_in,
      Q => p_1_in0_in,
      R => \wp_gray[6]_i_1_n_0\
    );
\wp_bin_xr[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => wp_s(1),
      I1 => p_0_in(1),
      I2 => wp_s(0),
      O => \wp_bin_xr[0]_i_1_n_0\
    );
\wp_bin_xr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => wp_s(1),
      I1 => p_0_in(1),
      O => \wp_bin_xr[1]_i_1_n_0\
    );
\wp_bin_xr[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => wp_s(3),
      I1 => wp_s(5),
      I2 => wp_s(7),
      I3 => wp_s(6),
      I4 => wp_s(4),
      I5 => wp_s(2),
      O => p_0_in(1)
    );
\wp_bin_xr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => wp_s(2),
      I1 => wp_s(4),
      I2 => wp_s(6),
      I3 => wp_s(7),
      I4 => wp_s(5),
      I5 => wp_s(3),
      O => \wp_bin_xr[2]_i_1_n_0\
    );
\wp_bin_xr[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => wp_s(3),
      I1 => wp_s(5),
      I2 => wp_s(7),
      I3 => wp_s(6),
      I4 => wp_s(4),
      O => \wp_bin_xr[3]_i_1_n_0\
    );
\wp_bin_xr[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => wp_s(4),
      I1 => wp_s(6),
      I2 => wp_s(7),
      I3 => wp_s(5),
      O => \wp_bin_xr[4]_i_1_n_0\
    );
\wp_bin_xr[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => wp_s(5),
      I1 => wp_s(7),
      I2 => wp_s(6),
      O => \wp_bin_xr[5]_i_1_n_0\
    );
\wp_bin_xr[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => wp_s(6),
      I1 => wp_s(7),
      O => \wp_bin_xr[6]_i_1_n_0\
    );
\wp_bin_xr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \wp_bin_xr[0]_i_1_n_0\,
      Q => wp_bin_xr(0),
      R => '0'
    );
\wp_bin_xr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \wp_bin_xr[1]_i_1_n_0\,
      Q => wp_bin_xr(1),
      R => '0'
    );
\wp_bin_xr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \wp_bin_xr[2]_i_1_n_0\,
      Q => wp_bin_xr(2),
      R => '0'
    );
\wp_bin_xr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \wp_bin_xr[3]_i_1_n_0\,
      Q => wp_bin_xr(3),
      R => '0'
    );
\wp_bin_xr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \wp_bin_xr[4]_i_1_n_0\,
      Q => wp_bin_xr(4),
      R => '0'
    );
\wp_bin_xr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \wp_bin_xr[5]_i_1_n_0\,
      Q => wp_bin_xr(5),
      R => '0'
    );
\wp_bin_xr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \wp_bin_xr[6]_i_1_n_0\,
      Q => wp_bin_xr(6),
      R => '0'
    );
\wp_gray[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \wp_bin_reg_n_0_[1]\,
      O => \wp_gray[0]_i_1_n_0\
    );
\wp_gray[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"56"
    )
        port map (
      I0 => \wp_bin_reg_n_0_[2]\,
      I1 => \wp_bin_reg_n_0_[1]\,
      I2 => \wp_bin_reg_n_0_[0]\,
      O => wp_gray_next(1)
    );
\wp_gray[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5666"
    )
        port map (
      I0 => \wp_bin_reg_n_0_[3]\,
      I1 => \wp_bin_reg_n_0_[2]\,
      I2 => \wp_bin_reg_n_0_[1]\,
      I3 => \wp_bin_reg_n_0_[0]\,
      O => wp_gray_next(2)
    );
\wp_gray[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56666666"
    )
        port map (
      I0 => \wp_bin_reg_n_0_[4]\,
      I1 => \wp_bin_reg_n_0_[3]\,
      I2 => \wp_bin_reg_n_0_[2]\,
      I3 => \wp_bin_reg_n_0_[0]\,
      I4 => \wp_bin_reg_n_0_[1]\,
      O => wp_gray_next(3)
    );
\wp_gray[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5666666666666666"
    )
        port map (
      I0 => \wp_bin_reg_n_0_[5]\,
      I1 => \wp_bin_reg_n_0_[4]\,
      I2 => \wp_bin_reg_n_0_[3]\,
      I3 => \wp_bin_reg_n_0_[1]\,
      I4 => \wp_bin_reg_n_0_[0]\,
      I5 => \wp_bin_reg_n_0_[2]\,
      O => wp_gray_next(4)
    );
\wp_gray[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5666"
    )
        port map (
      I0 => \wp_bin_reg_n_0_[6]\,
      I1 => \wp_bin_reg_n_0_[5]\,
      I2 => \wp_bin_reg_n_0_[4]\,
      I3 => \wp_gray[6]_i_3_n_0\,
      O => wp_gray_next(5)
    );
\wp_gray[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => wr_clr,
      I1 => wr_rst,
      O => \wp_gray[6]_i_1_n_0\
    );
\wp_gray[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56666666"
    )
        port map (
      I0 => p_1_in0_in,
      I1 => \wp_bin_reg_n_0_[6]\,
      I2 => \wp_bin_reg_n_0_[5]\,
      I3 => \wp_gray[6]_i_3_n_0\,
      I4 => \wp_bin_reg_n_0_[4]\,
      O => wp_gray_next(6)
    );
\wp_gray[6]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \wp_bin_reg_n_0_[3]\,
      I1 => \wp_bin_reg_n_0_[1]\,
      I2 => \wp_bin_reg_n_0_[0]\,
      I3 => \wp_bin_reg_n_0_[2]\,
      O => \wp_gray[6]_i_3_n_0\
    );
\wp_gray_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => we,
      D => \wp_gray[0]_i_1_n_0\,
      Q => \wp_gray_reg_n_0_[0]\,
      R => \wp_gray[6]_i_1_n_0\
    );
\wp_gray_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => we,
      D => wp_gray_next(1),
      Q => \wp_gray_reg_n_0_[1]\,
      R => \wp_gray[6]_i_1_n_0\
    );
\wp_gray_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => we,
      D => wp_gray_next(2),
      Q => \wp_gray_reg_n_0_[2]\,
      R => \wp_gray[6]_i_1_n_0\
    );
\wp_gray_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => we,
      D => wp_gray_next(3),
      Q => \wp_gray_reg_n_0_[3]\,
      R => \wp_gray[6]_i_1_n_0\
    );
\wp_gray_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => we,
      D => wp_gray_next(4),
      Q => \wp_gray_reg_n_0_[4]\,
      R => \wp_gray[6]_i_1_n_0\
    );
\wp_gray_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => we,
      D => wp_gray_next(5),
      Q => \wp_gray_reg_n_0_[5]\,
      R => \wp_gray[6]_i_1_n_0\
    );
\wp_gray_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => we,
      D => wp_gray_next(6),
      Q => \wp_gray_reg_n_0_[6]\,
      R => \wp_gray[6]_i_1_n_0\
    );
\wp_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \wp_gray_reg_n_0_[0]\,
      Q => wp_s(0),
      R => '0'
    );
\wp_s_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \wp_gray_reg_n_0_[1]\,
      Q => wp_s(1),
      R => '0'
    );
\wp_s_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \wp_gray_reg_n_0_[2]\,
      Q => wp_s(2),
      R => '0'
    );
\wp_s_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \wp_gray_reg_n_0_[3]\,
      Q => wp_s(3),
      R => '0'
    );
\wp_s_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \wp_gray_reg_n_0_[4]\,
      Q => wp_s(4),
      R => '0'
    );
\wp_s_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \wp_gray_reg_n_0_[5]\,
      Q => wp_s(5),
      R => '0'
    );
\wp_s_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \wp_gray_reg_n_0_[6]\,
      Q => wp_s(6),
      R => '0'
    );
\wp_s_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => p_1_in0_in,
      Q => wp_s(7),
      R => '0'
    );
wr_clr_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => wr_clr_r,
      I1 => wr_clr,
      O => wr_clr_i_1_n_0
    );
wr_clr_r_reg: unisim.vcomponents.FDPE
     port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      PRE => clr,
      Q => wr_clr_r
    );
wr_clr_reg: unisim.vcomponents.FDPE
     port map (
      C => wr_clk,
      CE => '1',
      D => wr_clr_i_1_n_0,
      PRE => clr,
      Q => wr_clr
    );
\wr_level[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => full_wc,
      I1 => \^full\,
      I2 => p_0_in3_in,
      O => p_1_out(0)
    );
\wr_level[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => full_wc,
      I1 => \^full\,
      I2 => \d1_reg_n_0_[6]\,
      O => p_1_out(1)
    );
\wr_level_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => p_1_out(0),
      Q => wr_level(0),
      R => '0'
    );
\wr_level_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => p_1_out(1),
      Q => wr_level(1),
      R => '0'
    );
wr_rst_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => wr_rst_r,
      I1 => wr_rst,
      O => wr_rst_i_1_n_0
    );
wr_rst_r_reg: unisim.vcomponents.FDCE
     port map (
      C => wr_clk,
      CE => '1',
      CLR => rd_rst_r_i_1_n_0,
      D => '1',
      Q => wr_rst_r
    );
wr_rst_reg: unisim.vcomponents.FDCE
     port map (
      C => wr_clk,
      CE => '1',
      CLR => rd_rst_r_i_1_n_0,
      D => wr_rst_i_1_n_0,
      Q => wr_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_top_axi_sd_0_0_sd_cmd_serial_host is
  port (
    sd_clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    setting_i : in STD_LOGIC_VECTOR ( 1 downto 0 );
    cmd_i : in STD_LOGIC_VECTOR ( 39 downto 0 );
    start_i : in STD_LOGIC;
    response_o : out STD_LOGIC_VECTOR ( 119 downto 0 );
    crc_ok_o : out STD_LOGIC;
    index_ok_o : out STD_LOGIC;
    finish_o : out STD_LOGIC;
    cmd_dat_i : in STD_LOGIC;
    cmd_out_o : out STD_LOGIC;
    cmd_oe_o : out STD_LOGIC
  );
  attribute BITS_TO_SEND : integer;
  attribute BITS_TO_SEND of microblaze_top_axi_sd_0_0_sd_cmd_serial_host : entity is 48;
  attribute CMD_SIZE : integer;
  attribute CMD_SIZE of microblaze_top_axi_sd_0_0_sd_cmd_serial_host : entity is 40;
  attribute FINISH_WO : string;
  attribute FINISH_WO of microblaze_top_axi_sd_0_0_sd_cmd_serial_host : entity is "7'b1000000";
  attribute FINISH_WR : string;
  attribute FINISH_WR of microblaze_top_axi_sd_0_0_sd_cmd_serial_host : entity is "7'b0100000";
  attribute IDLE : string;
  attribute IDLE of microblaze_top_axi_sd_0_0_sd_cmd_serial_host : entity is "7'b0000001";
  attribute INIT : string;
  attribute INIT of microblaze_top_axi_sd_0_0_sd_cmd_serial_host : entity is "7'b0000000";
  attribute INIT_DELAY : integer;
  attribute INIT_DELAY of microblaze_top_axi_sd_0_0_sd_cmd_serial_host : entity is 4;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_top_axi_sd_0_0_sd_cmd_serial_host : entity is "sd_cmd_serial_host";
  attribute READ : string;
  attribute READ of microblaze_top_axi_sd_0_0_sd_cmd_serial_host : entity is "7'b0010000";
  attribute READ_WAIT : string;
  attribute READ_WAIT of microblaze_top_axi_sd_0_0_sd_cmd_serial_host : entity is "7'b0001000";
  attribute RESP_SIZE : integer;
  attribute RESP_SIZE of microblaze_top_axi_sd_0_0_sd_cmd_serial_host : entity is 128;
  attribute SETUP_CRC : string;
  attribute SETUP_CRC of microblaze_top_axi_sd_0_0_sd_cmd_serial_host : entity is "7'b0000010";
  attribute STATE_SIZE : integer;
  attribute STATE_SIZE of microblaze_top_axi_sd_0_0_sd_cmd_serial_host : entity is 10;
  attribute WRITE : string;
  attribute WRITE of microblaze_top_axi_sd_0_0_sd_cmd_serial_host : entity is "7'b0000100";
end microblaze_top_axi_sd_0_0_sd_cmd_serial_host;

architecture STRUCTURE of microblaze_top_axi_sd_0_0_sd_cmd_serial_host is
  signal CRC_7_n_0 : STD_LOGIC;
  signal CRC_7_n_1 : STD_LOGIC;
  signal \FSM_sequential_state[0]_i_10_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[0]_i_11_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[0]_i_12_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[0]_i_13_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[0]_i_15_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[0]_i_16_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[0]_i_17_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[0]_i_18_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[0]_i_19_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[0]_i_20_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[0]_i_21_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[0]_i_22_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[0]_i_24_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[0]_i_25_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[0]_i_26_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[0]_i_27_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[0]_i_28_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[0]_i_29_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[0]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[0]_i_30_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[0]_i_31_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[0]_i_32_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[0]_i_33_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[0]_i_34_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[0]_i_35_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[0]_i_36_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[0]_i_37_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[0]_i_38_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[0]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[0]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[0]_i_7_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[0]_i_8_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[0]_i_9_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_10_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_11_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_12_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_14_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_15_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_16_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_17_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_18_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_19_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_20_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_21_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_23_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_24_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_25_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_26_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_27_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_28_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_29_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_30_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_31_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_32_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_33_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_34_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_35_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_36_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_37_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_38_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_41_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_7_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_8_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_9_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_10_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_11_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_13_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_14_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_15_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_16_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_17_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_18_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_19_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_20_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_22_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_23_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_24_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_25_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_26_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_27_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_28_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_29_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_30_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_31_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_32_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_33_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_34_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_35_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_36_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_7_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_8_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_9_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_rep_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[0]_i_14_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[0]_i_14_n_1\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[0]_i_14_n_2\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[0]_i_14_n_3\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[0]_i_23_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[0]_i_23_n_1\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[0]_i_23_n_2\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[0]_i_23_n_3\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[0]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[0]_i_4_n_1\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[0]_i_4_n_2\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[0]_i_4_n_3\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[0]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[0]_i_5_n_1\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[0]_i_5_n_2\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[0]_i_5_n_3\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[1]_i_13_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[1]_i_13_n_1\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[1]_i_13_n_2\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[1]_i_13_n_3\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[1]_i_22_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[1]_i_22_n_1\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[1]_i_22_n_2\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[1]_i_22_n_3\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[1]_i_39_n_2\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[1]_i_39_n_7\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[1]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[1]_i_3_n_1\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[1]_i_3_n_2\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[1]_i_3_n_3\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[1]_i_40_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[1]_i_40_n_1\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[1]_i_40_n_2\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[1]_i_40_n_3\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[1]_i_40_n_4\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[1]_i_40_n_5\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[1]_i_40_n_6\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[1]_i_40_n_7\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[1]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[1]_i_4_n_1\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[1]_i_4_n_2\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[1]_i_4_n_3\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[2]_i_12_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[2]_i_12_n_1\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[2]_i_12_n_2\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[2]_i_12_n_3\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[2]_i_21_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[2]_i_21_n_1\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[2]_i_21_n_2\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[2]_i_21_n_3\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[2]_i_2_n_1\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[2]_i_2_n_2\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[2]_i_2_n_3\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[2]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[2]_i_3_n_1\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[2]_i_3_n_2\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[2]_i_3_n_3\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[2]_rep_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_reg_n_0_[2]\ : STD_LOGIC;
  signal \cmd_buff_reg_n_0_[0]\ : STD_LOGIC;
  signal \cmd_buff_reg_n_0_[10]\ : STD_LOGIC;
  signal \cmd_buff_reg_n_0_[11]\ : STD_LOGIC;
  signal \cmd_buff_reg_n_0_[12]\ : STD_LOGIC;
  signal \cmd_buff_reg_n_0_[13]\ : STD_LOGIC;
  signal \cmd_buff_reg_n_0_[14]\ : STD_LOGIC;
  signal \cmd_buff_reg_n_0_[15]\ : STD_LOGIC;
  signal \cmd_buff_reg_n_0_[16]\ : STD_LOGIC;
  signal \cmd_buff_reg_n_0_[17]\ : STD_LOGIC;
  signal \cmd_buff_reg_n_0_[18]\ : STD_LOGIC;
  signal \cmd_buff_reg_n_0_[19]\ : STD_LOGIC;
  signal \cmd_buff_reg_n_0_[1]\ : STD_LOGIC;
  signal \cmd_buff_reg_n_0_[20]\ : STD_LOGIC;
  signal \cmd_buff_reg_n_0_[21]\ : STD_LOGIC;
  signal \cmd_buff_reg_n_0_[22]\ : STD_LOGIC;
  signal \cmd_buff_reg_n_0_[23]\ : STD_LOGIC;
  signal \cmd_buff_reg_n_0_[24]\ : STD_LOGIC;
  signal \cmd_buff_reg_n_0_[25]\ : STD_LOGIC;
  signal \cmd_buff_reg_n_0_[26]\ : STD_LOGIC;
  signal \cmd_buff_reg_n_0_[27]\ : STD_LOGIC;
  signal \cmd_buff_reg_n_0_[28]\ : STD_LOGIC;
  signal \cmd_buff_reg_n_0_[29]\ : STD_LOGIC;
  signal \cmd_buff_reg_n_0_[2]\ : STD_LOGIC;
  signal \cmd_buff_reg_n_0_[30]\ : STD_LOGIC;
  signal \cmd_buff_reg_n_0_[31]\ : STD_LOGIC;
  signal \cmd_buff_reg_n_0_[38]\ : STD_LOGIC;
  signal \cmd_buff_reg_n_0_[39]\ : STD_LOGIC;
  signal \cmd_buff_reg_n_0_[3]\ : STD_LOGIC;
  signal \cmd_buff_reg_n_0_[4]\ : STD_LOGIC;
  signal \cmd_buff_reg_n_0_[5]\ : STD_LOGIC;
  signal \cmd_buff_reg_n_0_[6]\ : STD_LOGIC;
  signal \cmd_buff_reg_n_0_[7]\ : STD_LOGIC;
  signal \cmd_buff_reg_n_0_[8]\ : STD_LOGIC;
  signal \cmd_buff_reg_n_0_[9]\ : STD_LOGIC;
  signal cmd_oe_o_i_10_n_0 : STD_LOGIC;
  signal cmd_oe_o_i_11_n_0 : STD_LOGIC;
  signal cmd_oe_o_i_12_n_0 : STD_LOGIC;
  signal cmd_oe_o_i_13_n_0 : STD_LOGIC;
  signal cmd_oe_o_i_14_n_0 : STD_LOGIC;
  signal cmd_oe_o_i_15_n_0 : STD_LOGIC;
  signal cmd_oe_o_i_1_n_0 : STD_LOGIC;
  signal cmd_oe_o_i_2_n_0 : STD_LOGIC;
  signal cmd_oe_o_i_3_n_0 : STD_LOGIC;
  signal cmd_oe_o_i_4_n_0 : STD_LOGIC;
  signal cmd_oe_o_i_5_n_0 : STD_LOGIC;
  signal cmd_oe_o_i_6_n_0 : STD_LOGIC;
  signal cmd_oe_o_i_7_n_0 : STD_LOGIC;
  signal cmd_oe_o_i_8_n_0 : STD_LOGIC;
  signal cmd_oe_o_i_9_n_0 : STD_LOGIC;
  signal \^cmd_out_o\ : STD_LOGIC;
  signal cmd_out_o_i_10_n_0 : STD_LOGIC;
  signal cmd_out_o_i_11_n_0 : STD_LOGIC;
  signal cmd_out_o_i_12_n_0 : STD_LOGIC;
  signal cmd_out_o_i_13_n_0 : STD_LOGIC;
  signal cmd_out_o_i_14_n_0 : STD_LOGIC;
  signal cmd_out_o_i_15_n_0 : STD_LOGIC;
  signal cmd_out_o_i_17_n_0 : STD_LOGIC;
  signal cmd_out_o_i_18_n_0 : STD_LOGIC;
  signal cmd_out_o_i_19_n_0 : STD_LOGIC;
  signal cmd_out_o_i_20_n_0 : STD_LOGIC;
  signal cmd_out_o_i_22_n_0 : STD_LOGIC;
  signal cmd_out_o_i_23_n_0 : STD_LOGIC;
  signal cmd_out_o_i_24_n_0 : STD_LOGIC;
  signal cmd_out_o_i_25_n_0 : STD_LOGIC;
  signal cmd_out_o_i_26_n_0 : STD_LOGIC;
  signal cmd_out_o_i_27_n_0 : STD_LOGIC;
  signal cmd_out_o_i_28_n_0 : STD_LOGIC;
  signal cmd_out_o_i_29_n_0 : STD_LOGIC;
  signal cmd_out_o_i_2_n_0 : STD_LOGIC;
  signal cmd_out_o_i_30_n_0 : STD_LOGIC;
  signal cmd_out_o_i_31_n_0 : STD_LOGIC;
  signal cmd_out_o_i_32_n_0 : STD_LOGIC;
  signal cmd_out_o_i_33_n_0 : STD_LOGIC;
  signal cmd_out_o_i_34_n_0 : STD_LOGIC;
  signal cmd_out_o_i_35_n_0 : STD_LOGIC;
  signal cmd_out_o_i_37_n_0 : STD_LOGIC;
  signal cmd_out_o_i_38_n_0 : STD_LOGIC;
  signal cmd_out_o_i_39_n_0 : STD_LOGIC;
  signal cmd_out_o_i_40_n_0 : STD_LOGIC;
  signal cmd_out_o_i_42_n_0 : STD_LOGIC;
  signal cmd_out_o_i_43_n_0 : STD_LOGIC;
  signal cmd_out_o_i_44_n_0 : STD_LOGIC;
  signal cmd_out_o_i_45_n_0 : STD_LOGIC;
  signal cmd_out_o_i_47_n_0 : STD_LOGIC;
  signal cmd_out_o_i_48_n_0 : STD_LOGIC;
  signal cmd_out_o_i_49_n_0 : STD_LOGIC;
  signal cmd_out_o_i_50_n_0 : STD_LOGIC;
  signal cmd_out_o_i_51_n_0 : STD_LOGIC;
  signal cmd_out_o_i_52_n_0 : STD_LOGIC;
  signal cmd_out_o_i_53_n_0 : STD_LOGIC;
  signal cmd_out_o_i_54_n_0 : STD_LOGIC;
  signal cmd_out_o_i_55_n_0 : STD_LOGIC;
  signal cmd_out_o_i_56_n_0 : STD_LOGIC;
  signal cmd_out_o_i_57_n_0 : STD_LOGIC;
  signal cmd_out_o_i_58_n_0 : STD_LOGIC;
  signal cmd_out_o_i_59_n_0 : STD_LOGIC;
  signal cmd_out_o_i_5_n_0 : STD_LOGIC;
  signal cmd_out_o_i_60_n_0 : STD_LOGIC;
  signal cmd_out_o_i_61_n_0 : STD_LOGIC;
  signal cmd_out_o_i_62_n_0 : STD_LOGIC;
  signal cmd_out_o_i_63_n_0 : STD_LOGIC;
  signal cmd_out_o_reg_i_16_n_0 : STD_LOGIC;
  signal cmd_out_o_reg_i_16_n_1 : STD_LOGIC;
  signal cmd_out_o_reg_i_16_n_2 : STD_LOGIC;
  signal cmd_out_o_reg_i_16_n_3 : STD_LOGIC;
  signal cmd_out_o_reg_i_21_n_0 : STD_LOGIC;
  signal cmd_out_o_reg_i_21_n_1 : STD_LOGIC;
  signal cmd_out_o_reg_i_21_n_2 : STD_LOGIC;
  signal cmd_out_o_reg_i_21_n_3 : STD_LOGIC;
  signal cmd_out_o_reg_i_36_n_0 : STD_LOGIC;
  signal cmd_out_o_reg_i_36_n_1 : STD_LOGIC;
  signal cmd_out_o_reg_i_36_n_2 : STD_LOGIC;
  signal cmd_out_o_reg_i_36_n_3 : STD_LOGIC;
  signal cmd_out_o_reg_i_41_n_0 : STD_LOGIC;
  signal cmd_out_o_reg_i_41_n_1 : STD_LOGIC;
  signal cmd_out_o_reg_i_41_n_2 : STD_LOGIC;
  signal cmd_out_o_reg_i_41_n_3 : STD_LOGIC;
  signal cmd_out_o_reg_i_46_n_0 : STD_LOGIC;
  signal cmd_out_o_reg_i_46_n_1 : STD_LOGIC;
  signal cmd_out_o_reg_i_46_n_2 : STD_LOGIC;
  signal cmd_out_o_reg_i_46_n_3 : STD_LOGIC;
  signal cmd_out_o_reg_i_4_n_2 : STD_LOGIC;
  signal cmd_out_o_reg_i_4_n_3 : STD_LOGIC;
  signal cmd_out_o_reg_i_6_n_0 : STD_LOGIC;
  signal cmd_out_o_reg_i_6_n_1 : STD_LOGIC;
  signal cmd_out_o_reg_i_6_n_2 : STD_LOGIC;
  signal cmd_out_o_reg_i_6_n_3 : STD_LOGIC;
  signal cmd_out_o_reg_i_9_n_0 : STD_LOGIC;
  signal cmd_out_o_reg_i_9_n_1 : STD_LOGIC;
  signal cmd_out_o_reg_i_9_n_2 : STD_LOGIC;
  signal cmd_out_o_reg_i_9_n_3 : STD_LOGIC;
  signal counter : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \counter_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \counter_reg[12]_i_2_n_1\ : STD_LOGIC;
  signal \counter_reg[12]_i_2_n_2\ : STD_LOGIC;
  signal \counter_reg[12]_i_2_n_3\ : STD_LOGIC;
  signal \counter_reg[16]_i_2_n_0\ : STD_LOGIC;
  signal \counter_reg[16]_i_2_n_1\ : STD_LOGIC;
  signal \counter_reg[16]_i_2_n_2\ : STD_LOGIC;
  signal \counter_reg[16]_i_2_n_3\ : STD_LOGIC;
  signal \counter_reg[20]_i_2_n_0\ : STD_LOGIC;
  signal \counter_reg[20]_i_2_n_1\ : STD_LOGIC;
  signal \counter_reg[20]_i_2_n_2\ : STD_LOGIC;
  signal \counter_reg[20]_i_2_n_3\ : STD_LOGIC;
  signal \counter_reg[24]_i_2_n_0\ : STD_LOGIC;
  signal \counter_reg[24]_i_2_n_1\ : STD_LOGIC;
  signal \counter_reg[24]_i_2_n_2\ : STD_LOGIC;
  signal \counter_reg[24]_i_2_n_3\ : STD_LOGIC;
  signal \counter_reg[28]_i_2_n_0\ : STD_LOGIC;
  signal \counter_reg[28]_i_2_n_1\ : STD_LOGIC;
  signal \counter_reg[28]_i_2_n_2\ : STD_LOGIC;
  signal \counter_reg[28]_i_2_n_3\ : STD_LOGIC;
  signal \counter_reg[31]_i_2_n_2\ : STD_LOGIC;
  signal \counter_reg[31]_i_2_n_3\ : STD_LOGIC;
  signal \counter_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \counter_reg[4]_i_2_n_1\ : STD_LOGIC;
  signal \counter_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \counter_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \counter_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \counter_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \counter_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \counter_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \counter_reg_n_0_[0]\ : STD_LOGIC;
  signal \counter_reg_n_0_[10]\ : STD_LOGIC;
  signal \counter_reg_n_0_[11]\ : STD_LOGIC;
  signal \counter_reg_n_0_[12]\ : STD_LOGIC;
  signal \counter_reg_n_0_[13]\ : STD_LOGIC;
  signal \counter_reg_n_0_[14]\ : STD_LOGIC;
  signal \counter_reg_n_0_[15]\ : STD_LOGIC;
  signal \counter_reg_n_0_[16]\ : STD_LOGIC;
  signal \counter_reg_n_0_[17]\ : STD_LOGIC;
  signal \counter_reg_n_0_[18]\ : STD_LOGIC;
  signal \counter_reg_n_0_[19]\ : STD_LOGIC;
  signal \counter_reg_n_0_[1]\ : STD_LOGIC;
  signal \counter_reg_n_0_[20]\ : STD_LOGIC;
  signal \counter_reg_n_0_[21]\ : STD_LOGIC;
  signal \counter_reg_n_0_[22]\ : STD_LOGIC;
  signal \counter_reg_n_0_[23]\ : STD_LOGIC;
  signal \counter_reg_n_0_[24]\ : STD_LOGIC;
  signal \counter_reg_n_0_[25]\ : STD_LOGIC;
  signal \counter_reg_n_0_[26]\ : STD_LOGIC;
  signal \counter_reg_n_0_[27]\ : STD_LOGIC;
  signal \counter_reg_n_0_[28]\ : STD_LOGIC;
  signal \counter_reg_n_0_[29]\ : STD_LOGIC;
  signal \counter_reg_n_0_[2]\ : STD_LOGIC;
  signal \counter_reg_n_0_[30]\ : STD_LOGIC;
  signal \counter_reg_n_0_[31]\ : STD_LOGIC;
  signal \counter_reg_n_0_[3]\ : STD_LOGIC;
  signal \counter_reg_n_0_[4]\ : STD_LOGIC;
  signal \counter_reg_n_0_[5]\ : STD_LOGIC;
  signal \counter_reg_n_0_[6]\ : STD_LOGIC;
  signal \counter_reg_n_0_[7]\ : STD_LOGIC;
  signal \counter_reg_n_0_[8]\ : STD_LOGIC;
  signal \counter_reg_n_0_[9]\ : STD_LOGIC;
  signal crc_bit_i_10_n_0 : STD_LOGIC;
  signal crc_bit_i_11_n_0 : STD_LOGIC;
  signal crc_bit_i_12_n_0 : STD_LOGIC;
  signal crc_bit_i_13_n_0 : STD_LOGIC;
  signal crc_bit_i_14_n_0 : STD_LOGIC;
  signal crc_bit_i_15_n_0 : STD_LOGIC;
  signal crc_bit_i_16_n_0 : STD_LOGIC;
  signal crc_bit_i_17_n_0 : STD_LOGIC;
  signal crc_bit_i_18_n_0 : STD_LOGIC;
  signal crc_bit_i_19_n_0 : STD_LOGIC;
  signal crc_bit_i_1_n_0 : STD_LOGIC;
  signal crc_bit_i_20_n_0 : STD_LOGIC;
  signal crc_bit_i_21_n_0 : STD_LOGIC;
  signal crc_bit_i_22_n_0 : STD_LOGIC;
  signal crc_bit_i_23_n_0 : STD_LOGIC;
  signal crc_bit_i_2_n_0 : STD_LOGIC;
  signal crc_bit_i_3_n_0 : STD_LOGIC;
  signal crc_bit_i_4_n_0 : STD_LOGIC;
  signal crc_bit_i_5_n_0 : STD_LOGIC;
  signal crc_bit_i_6_n_0 : STD_LOGIC;
  signal crc_bit_i_7_n_0 : STD_LOGIC;
  signal crc_bit_i_8_n_0 : STD_LOGIC;
  signal crc_bit_i_9_n_0 : STD_LOGIC;
  signal crc_bit_reg_n_0 : STD_LOGIC;
  signal crc_enable0 : STD_LOGIC;
  signal crc_enable1 : STD_LOGIC;
  signal crc_enable10_in : STD_LOGIC;
  signal crc_enable11_in : STD_LOGIC;
  signal crc_enable_i_10_n_0 : STD_LOGIC;
  signal crc_enable_i_11_n_0 : STD_LOGIC;
  signal crc_enable_i_12_n_0 : STD_LOGIC;
  signal crc_enable_i_13_n_0 : STD_LOGIC;
  signal crc_enable_i_15_n_0 : STD_LOGIC;
  signal crc_enable_i_16_n_0 : STD_LOGIC;
  signal crc_enable_i_17_n_0 : STD_LOGIC;
  signal crc_enable_i_18_n_0 : STD_LOGIC;
  signal crc_enable_i_1_n_0 : STD_LOGIC;
  signal crc_enable_i_20_n_0 : STD_LOGIC;
  signal crc_enable_i_21_n_0 : STD_LOGIC;
  signal crc_enable_i_22_n_0 : STD_LOGIC;
  signal crc_enable_i_23_n_0 : STD_LOGIC;
  signal crc_enable_i_24_n_0 : STD_LOGIC;
  signal crc_enable_i_25_n_0 : STD_LOGIC;
  signal crc_enable_i_26_n_0 : STD_LOGIC;
  signal crc_enable_i_27_n_0 : STD_LOGIC;
  signal crc_enable_i_29_n_0 : STD_LOGIC;
  signal crc_enable_i_30_n_0 : STD_LOGIC;
  signal crc_enable_i_31_n_0 : STD_LOGIC;
  signal crc_enable_i_32_n_0 : STD_LOGIC;
  signal crc_enable_i_34_n_0 : STD_LOGIC;
  signal crc_enable_i_35_n_0 : STD_LOGIC;
  signal crc_enable_i_36_n_0 : STD_LOGIC;
  signal crc_enable_i_37_n_0 : STD_LOGIC;
  signal crc_enable_i_38_n_0 : STD_LOGIC;
  signal crc_enable_i_39_n_0 : STD_LOGIC;
  signal crc_enable_i_3_n_0 : STD_LOGIC;
  signal crc_enable_i_40_n_0 : STD_LOGIC;
  signal crc_enable_i_41_n_0 : STD_LOGIC;
  signal crc_enable_i_43_n_0 : STD_LOGIC;
  signal crc_enable_i_44_n_0 : STD_LOGIC;
  signal crc_enable_i_45_n_0 : STD_LOGIC;
  signal crc_enable_i_46_n_0 : STD_LOGIC;
  signal crc_enable_i_47_n_0 : STD_LOGIC;
  signal crc_enable_i_48_n_0 : STD_LOGIC;
  signal crc_enable_i_49_n_0 : STD_LOGIC;
  signal crc_enable_i_4_n_0 : STD_LOGIC;
  signal crc_enable_i_50_n_0 : STD_LOGIC;
  signal crc_enable_i_51_n_0 : STD_LOGIC;
  signal crc_enable_i_52_n_0 : STD_LOGIC;
  signal crc_enable_i_53_n_0 : STD_LOGIC;
  signal crc_enable_i_54_n_0 : STD_LOGIC;
  signal crc_enable_i_55_n_0 : STD_LOGIC;
  signal crc_enable_i_56_n_0 : STD_LOGIC;
  signal crc_enable_i_57_n_0 : STD_LOGIC;
  signal crc_enable_i_58_n_0 : STD_LOGIC;
  signal crc_enable_i_59_n_0 : STD_LOGIC;
  signal crc_enable_i_60_n_0 : STD_LOGIC;
  signal crc_enable_i_8_n_0 : STD_LOGIC;
  signal crc_enable_i_9_n_0 : STD_LOGIC;
  signal crc_enable_reg_i_14_n_0 : STD_LOGIC;
  signal crc_enable_reg_i_14_n_1 : STD_LOGIC;
  signal crc_enable_reg_i_14_n_2 : STD_LOGIC;
  signal crc_enable_reg_i_14_n_3 : STD_LOGIC;
  signal crc_enable_reg_i_19_n_0 : STD_LOGIC;
  signal crc_enable_reg_i_19_n_1 : STD_LOGIC;
  signal crc_enable_reg_i_19_n_2 : STD_LOGIC;
  signal crc_enable_reg_i_19_n_3 : STD_LOGIC;
  signal crc_enable_reg_i_28_n_0 : STD_LOGIC;
  signal crc_enable_reg_i_28_n_1 : STD_LOGIC;
  signal crc_enable_reg_i_28_n_2 : STD_LOGIC;
  signal crc_enable_reg_i_28_n_3 : STD_LOGIC;
  signal crc_enable_reg_i_33_n_0 : STD_LOGIC;
  signal crc_enable_reg_i_33_n_1 : STD_LOGIC;
  signal crc_enable_reg_i_33_n_2 : STD_LOGIC;
  signal crc_enable_reg_i_33_n_3 : STD_LOGIC;
  signal crc_enable_reg_i_42_n_0 : STD_LOGIC;
  signal crc_enable_reg_i_42_n_1 : STD_LOGIC;
  signal crc_enable_reg_i_42_n_2 : STD_LOGIC;
  signal crc_enable_reg_i_42_n_3 : STD_LOGIC;
  signal crc_enable_reg_i_5_n_1 : STD_LOGIC;
  signal crc_enable_reg_i_5_n_2 : STD_LOGIC;
  signal crc_enable_reg_i_5_n_3 : STD_LOGIC;
  signal crc_enable_reg_i_6_n_1 : STD_LOGIC;
  signal crc_enable_reg_i_6_n_2 : STD_LOGIC;
  signal crc_enable_reg_i_6_n_3 : STD_LOGIC;
  signal crc_enable_reg_i_7_n_0 : STD_LOGIC;
  signal crc_enable_reg_i_7_n_1 : STD_LOGIC;
  signal crc_enable_reg_i_7_n_2 : STD_LOGIC;
  signal crc_enable_reg_i_7_n_3 : STD_LOGIC;
  signal crc_enable_reg_n_0 : STD_LOGIC;
  signal crc_in1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal crc_in2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \crc_in[0]_i_1_n_0\ : STD_LOGIC;
  signal \crc_in[1]_i_1_n_0\ : STD_LOGIC;
  signal \crc_in[2]_i_1_n_0\ : STD_LOGIC;
  signal \crc_in[3]_i_1_n_0\ : STD_LOGIC;
  signal \crc_in[4]_i_1_n_0\ : STD_LOGIC;
  signal \crc_in[5]_i_1_n_0\ : STD_LOGIC;
  signal \crc_in[5]_i_2_n_0\ : STD_LOGIC;
  signal \crc_in[6]_i_1_n_0\ : STD_LOGIC;
  signal \crc_in[6]_i_5_n_0\ : STD_LOGIC;
  signal \crc_in_reg_n_0_[0]\ : STD_LOGIC;
  signal \crc_in_reg_n_0_[1]\ : STD_LOGIC;
  signal \crc_in_reg_n_0_[2]\ : STD_LOGIC;
  signal \crc_in_reg_n_0_[3]\ : STD_LOGIC;
  signal \crc_in_reg_n_0_[4]\ : STD_LOGIC;
  signal \crc_in_reg_n_0_[5]\ : STD_LOGIC;
  signal \crc_in_reg_n_0_[6]\ : STD_LOGIC;
  signal crc_ok_i_10_n_0 : STD_LOGIC;
  signal crc_ok_i_11_n_0 : STD_LOGIC;
  signal crc_ok_i_12_n_0 : STD_LOGIC;
  signal crc_ok_i_14_n_0 : STD_LOGIC;
  signal crc_ok_i_15_n_0 : STD_LOGIC;
  signal crc_ok_i_16_n_0 : STD_LOGIC;
  signal crc_ok_i_17_n_0 : STD_LOGIC;
  signal crc_ok_i_19_n_0 : STD_LOGIC;
  signal crc_ok_i_20_n_0 : STD_LOGIC;
  signal crc_ok_i_21_n_0 : STD_LOGIC;
  signal crc_ok_i_22_n_0 : STD_LOGIC;
  signal crc_ok_i_24_n_0 : STD_LOGIC;
  signal crc_ok_i_25_n_0 : STD_LOGIC;
  signal crc_ok_i_26_n_0 : STD_LOGIC;
  signal crc_ok_i_27_n_0 : STD_LOGIC;
  signal crc_ok_i_30_n_0 : STD_LOGIC;
  signal crc_ok_i_31_n_0 : STD_LOGIC;
  signal crc_ok_i_32_n_0 : STD_LOGIC;
  signal crc_ok_i_33_n_0 : STD_LOGIC;
  signal crc_ok_i_34_n_0 : STD_LOGIC;
  signal crc_ok_i_35_n_0 : STD_LOGIC;
  signal crc_ok_i_36_n_0 : STD_LOGIC;
  signal crc_ok_i_37_n_0 : STD_LOGIC;
  signal crc_ok_i_38_n_0 : STD_LOGIC;
  signal crc_ok_i_39_n_0 : STD_LOGIC;
  signal crc_ok_i_3_n_0 : STD_LOGIC;
  signal crc_ok_i_42_n_0 : STD_LOGIC;
  signal crc_ok_i_43_n_0 : STD_LOGIC;
  signal crc_ok_i_44_n_0 : STD_LOGIC;
  signal crc_ok_i_45_n_0 : STD_LOGIC;
  signal crc_ok_i_46_n_0 : STD_LOGIC;
  signal crc_ok_i_47_n_0 : STD_LOGIC;
  signal crc_ok_i_48_n_0 : STD_LOGIC;
  signal crc_ok_i_49_n_0 : STD_LOGIC;
  signal crc_ok_i_52_n_0 : STD_LOGIC;
  signal crc_ok_i_53_n_0 : STD_LOGIC;
  signal crc_ok_i_54_n_0 : STD_LOGIC;
  signal crc_ok_i_55_n_0 : STD_LOGIC;
  signal crc_ok_i_56_n_0 : STD_LOGIC;
  signal crc_ok_i_57_n_0 : STD_LOGIC;
  signal crc_ok_i_58_n_0 : STD_LOGIC;
  signal crc_ok_i_59_n_0 : STD_LOGIC;
  signal crc_ok_i_60_n_0 : STD_LOGIC;
  signal crc_ok_i_61_n_0 : STD_LOGIC;
  signal crc_ok_i_62_n_0 : STD_LOGIC;
  signal crc_ok_i_63_n_0 : STD_LOGIC;
  signal crc_ok_i_64_n_0 : STD_LOGIC;
  signal crc_ok_i_65_n_0 : STD_LOGIC;
  signal crc_ok_i_66_n_0 : STD_LOGIC;
  signal crc_ok_i_67_n_0 : STD_LOGIC;
  signal crc_ok_i_9_n_0 : STD_LOGIC;
  signal crc_ok_o_i_1_n_0 : STD_LOGIC;
  signal crc_ok_reg_i_13_n_0 : STD_LOGIC;
  signal crc_ok_reg_i_13_n_1 : STD_LOGIC;
  signal crc_ok_reg_i_13_n_2 : STD_LOGIC;
  signal crc_ok_reg_i_13_n_3 : STD_LOGIC;
  signal crc_ok_reg_i_18_n_0 : STD_LOGIC;
  signal crc_ok_reg_i_18_n_1 : STD_LOGIC;
  signal crc_ok_reg_i_18_n_2 : STD_LOGIC;
  signal crc_ok_reg_i_18_n_3 : STD_LOGIC;
  signal crc_ok_reg_i_23_n_0 : STD_LOGIC;
  signal crc_ok_reg_i_23_n_1 : STD_LOGIC;
  signal crc_ok_reg_i_23_n_2 : STD_LOGIC;
  signal crc_ok_reg_i_23_n_3 : STD_LOGIC;
  signal crc_ok_reg_i_28_n_0 : STD_LOGIC;
  signal crc_ok_reg_i_28_n_1 : STD_LOGIC;
  signal crc_ok_reg_i_28_n_2 : STD_LOGIC;
  signal crc_ok_reg_i_28_n_3 : STD_LOGIC;
  signal crc_ok_reg_i_29_n_0 : STD_LOGIC;
  signal crc_ok_reg_i_29_n_1 : STD_LOGIC;
  signal crc_ok_reg_i_29_n_2 : STD_LOGIC;
  signal crc_ok_reg_i_29_n_3 : STD_LOGIC;
  signal crc_ok_reg_i_40_n_0 : STD_LOGIC;
  signal crc_ok_reg_i_40_n_1 : STD_LOGIC;
  signal crc_ok_reg_i_40_n_2 : STD_LOGIC;
  signal crc_ok_reg_i_40_n_3 : STD_LOGIC;
  signal crc_ok_reg_i_41_n_0 : STD_LOGIC;
  signal crc_ok_reg_i_41_n_1 : STD_LOGIC;
  signal crc_ok_reg_i_41_n_2 : STD_LOGIC;
  signal crc_ok_reg_i_41_n_3 : STD_LOGIC;
  signal crc_ok_reg_i_4_n_0 : STD_LOGIC;
  signal crc_ok_reg_i_4_n_1 : STD_LOGIC;
  signal crc_ok_reg_i_4_n_2 : STD_LOGIC;
  signal crc_ok_reg_i_4_n_3 : STD_LOGIC;
  signal crc_ok_reg_i_50_n_0 : STD_LOGIC;
  signal crc_ok_reg_i_50_n_1 : STD_LOGIC;
  signal crc_ok_reg_i_50_n_2 : STD_LOGIC;
  signal crc_ok_reg_i_50_n_3 : STD_LOGIC;
  signal crc_ok_reg_i_51_n_0 : STD_LOGIC;
  signal crc_ok_reg_i_51_n_1 : STD_LOGIC;
  signal crc_ok_reg_i_51_n_2 : STD_LOGIC;
  signal crc_ok_reg_i_51_n_3 : STD_LOGIC;
  signal crc_ok_reg_i_7_n_0 : STD_LOGIC;
  signal crc_ok_reg_i_7_n_1 : STD_LOGIC;
  signal crc_ok_reg_i_7_n_2 : STD_LOGIC;
  signal crc_ok_reg_i_7_n_3 : STD_LOGIC;
  signal crc_ok_reg_i_8_n_1 : STD_LOGIC;
  signal crc_ok_reg_i_8_n_2 : STD_LOGIC;
  signal crc_ok_reg_i_8_n_3 : STD_LOGIC;
  signal crc_ok_reg_n_0 : STD_LOGIC;
  signal crc_rst_i_1_n_0 : STD_LOGIC;
  signal crc_rst_reg_n_0 : STD_LOGIC;
  signal \^finish_o\ : STD_LOGIC;
  signal finish_o_i_1_n_0 : STD_LOGIC;
  signal in10 : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal in26 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal index_ok_o_i_1_n_0 : STD_LOGIC;
  signal index_ok_o_i_2_n_0 : STD_LOGIC;
  signal index_ok_o_i_3_n_0 : STD_LOGIC;
  signal next_state : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal next_state2 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_2_in : STD_LOGIC_VECTOR ( 127 to 127 );
  signal resp_buff : STD_LOGIC_VECTOR ( 119 to 119 );
  signal \resp_buff[0]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[100]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[101]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[102]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[103]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[104]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[105]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[106]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[107]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[108]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[109]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[10]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[110]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[110]_i_2_n_0\ : STD_LOGIC;
  signal \resp_buff[110]_i_3_n_0\ : STD_LOGIC;
  signal \resp_buff[111]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[111]_i_2_n_0\ : STD_LOGIC;
  signal \resp_buff[111]_i_3_n_0\ : STD_LOGIC;
  signal \resp_buff[111]_i_4_n_0\ : STD_LOGIC;
  signal \resp_buff[111]_i_5_n_0\ : STD_LOGIC;
  signal \resp_buff[111]_i_6_n_0\ : STD_LOGIC;
  signal \resp_buff[111]_i_7_n_0\ : STD_LOGIC;
  signal \resp_buff[112]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[112]_i_2_n_0\ : STD_LOGIC;
  signal \resp_buff[112]_i_3_n_0\ : STD_LOGIC;
  signal \resp_buff[113]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[113]_i_2_n_0\ : STD_LOGIC;
  signal \resp_buff[113]_i_3_n_0\ : STD_LOGIC;
  signal \resp_buff[114]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[114]_i_2_n_0\ : STD_LOGIC;
  signal \resp_buff[114]_i_3_n_0\ : STD_LOGIC;
  signal \resp_buff[115]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[115]_i_2_n_0\ : STD_LOGIC;
  signal \resp_buff[115]_i_3_n_0\ : STD_LOGIC;
  signal \resp_buff[116]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[116]_i_2_n_0\ : STD_LOGIC;
  signal \resp_buff[116]_i_3_n_0\ : STD_LOGIC;
  signal \resp_buff[117]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[117]_i_2_n_0\ : STD_LOGIC;
  signal \resp_buff[117]_i_3_n_0\ : STD_LOGIC;
  signal \resp_buff[118]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[118]_i_2_n_0\ : STD_LOGIC;
  signal \resp_buff[118]_i_3_n_0\ : STD_LOGIC;
  signal \resp_buff[119]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[119]_i_2_n_0\ : STD_LOGIC;
  signal \resp_buff[119]_i_3_n_0\ : STD_LOGIC;
  signal \resp_buff[11]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[120]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[120]_i_2_n_0\ : STD_LOGIC;
  signal \resp_buff[120]_i_3_n_0\ : STD_LOGIC;
  signal \resp_buff[121]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[121]_i_2_n_0\ : STD_LOGIC;
  signal \resp_buff[121]_i_3_n_0\ : STD_LOGIC;
  signal \resp_buff[122]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[122]_i_2_n_0\ : STD_LOGIC;
  signal \resp_buff[122]_i_3_n_0\ : STD_LOGIC;
  signal \resp_buff[123]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[123]_i_2_n_0\ : STD_LOGIC;
  signal \resp_buff[123]_i_3_n_0\ : STD_LOGIC;
  signal \resp_buff[124]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[124]_i_2_n_0\ : STD_LOGIC;
  signal \resp_buff[124]_i_3_n_0\ : STD_LOGIC;
  signal \resp_buff[125]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[125]_i_3_n_0\ : STD_LOGIC;
  signal \resp_buff[125]_i_4_n_0\ : STD_LOGIC;
  signal \resp_buff[125]_i_5_n_0\ : STD_LOGIC;
  signal \resp_buff[125]_i_6_n_0\ : STD_LOGIC;
  signal \resp_buff[125]_i_7_n_0\ : STD_LOGIC;
  signal \resp_buff[125]_i_8_n_0\ : STD_LOGIC;
  signal \resp_buff[12]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[13]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[14]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[15]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[15]_i_2_n_0\ : STD_LOGIC;
  signal \resp_buff[15]_i_3_n_0\ : STD_LOGIC;
  signal \resp_buff[15]_i_4_n_0\ : STD_LOGIC;
  signal \resp_buff[15]_i_5_n_0\ : STD_LOGIC;
  signal \resp_buff[16]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[17]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[18]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[19]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[1]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[20]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[21]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[22]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[23]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[24]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[25]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[26]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[27]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[28]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[29]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[2]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[30]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[31]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[31]_i_2_n_0\ : STD_LOGIC;
  signal \resp_buff[31]_i_3_n_0\ : STD_LOGIC;
  signal \resp_buff[31]_i_4_n_0\ : STD_LOGIC;
  signal \resp_buff[31]_i_5_n_0\ : STD_LOGIC;
  signal \resp_buff[32]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[33]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[34]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[35]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[36]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[37]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[38]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[39]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[3]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[40]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[41]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[42]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[43]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[44]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[45]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[46]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[47]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[47]_i_2_n_0\ : STD_LOGIC;
  signal \resp_buff[47]_i_3_n_0\ : STD_LOGIC;
  signal \resp_buff[47]_i_4_n_0\ : STD_LOGIC;
  signal \resp_buff[47]_i_5_n_0\ : STD_LOGIC;
  signal \resp_buff[48]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[49]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[4]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[50]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[51]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[52]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[53]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[54]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[55]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[56]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[57]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[58]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[59]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[5]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[60]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[61]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[62]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[63]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[63]_i_2_n_0\ : STD_LOGIC;
  signal \resp_buff[63]_i_3_n_0\ : STD_LOGIC;
  signal \resp_buff[63]_i_4_n_0\ : STD_LOGIC;
  signal \resp_buff[63]_i_5_n_0\ : STD_LOGIC;
  signal \resp_buff[64]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[65]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[66]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[67]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[68]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[69]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[6]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[70]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[71]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[72]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[73]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[74]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[75]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[76]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[77]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[78]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[79]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[79]_i_2_n_0\ : STD_LOGIC;
  signal \resp_buff[79]_i_3_n_0\ : STD_LOGIC;
  signal \resp_buff[79]_i_4_n_0\ : STD_LOGIC;
  signal \resp_buff[79]_i_5_n_0\ : STD_LOGIC;
  signal \resp_buff[7]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[80]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[81]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[82]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[83]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[84]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[85]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[86]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[87]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[88]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[89]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[8]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[90]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[91]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[92]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[93]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[94]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[95]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[95]_i_2_n_0\ : STD_LOGIC;
  signal \resp_buff[95]_i_3_n_0\ : STD_LOGIC;
  signal \resp_buff[95]_i_4_n_0\ : STD_LOGIC;
  signal \resp_buff[95]_i_5_n_0\ : STD_LOGIC;
  signal \resp_buff[96]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[97]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[98]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[99]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[9]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[0]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[100]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[101]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[102]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[103]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[104]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[105]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[106]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[107]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[108]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[109]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[10]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[110]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[111]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[112]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[113]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[114]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[115]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[116]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[117]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[118]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[119]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[11]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[12]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[13]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[14]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[15]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[16]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[17]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[18]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[19]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[1]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[20]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[21]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[22]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[23]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[24]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[25]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[26]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[27]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[28]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[29]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[2]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[30]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[31]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[32]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[33]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[34]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[35]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[36]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[37]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[38]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[39]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[3]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[40]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[41]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[42]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[43]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[44]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[45]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[46]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[47]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[48]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[49]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[4]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[50]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[51]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[52]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[53]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[54]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[55]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[56]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[57]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[58]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[59]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[5]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[60]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[61]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[62]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[63]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[64]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[65]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[66]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[67]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[68]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[69]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[6]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[70]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[71]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[72]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[73]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[74]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[75]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[76]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[77]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[78]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[79]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[7]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[80]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[81]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[82]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[83]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[84]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[85]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[86]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[87]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[88]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[89]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[8]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[90]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[91]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[92]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[93]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[94]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[95]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[96]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[97]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[98]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[99]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[9]\ : STD_LOGIC;
  signal resp_idx : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \resp_idx[6]_i_10_n_0\ : STD_LOGIC;
  signal \resp_idx[6]_i_12_n_0\ : STD_LOGIC;
  signal \resp_idx[6]_i_13_n_0\ : STD_LOGIC;
  signal \resp_idx[6]_i_14_n_0\ : STD_LOGIC;
  signal \resp_idx[6]_i_16_n_0\ : STD_LOGIC;
  signal \resp_idx[6]_i_17_n_0\ : STD_LOGIC;
  signal \resp_idx[6]_i_18_n_0\ : STD_LOGIC;
  signal \resp_idx[6]_i_19_n_0\ : STD_LOGIC;
  signal \resp_idx[6]_i_1_n_0\ : STD_LOGIC;
  signal \resp_idx[6]_i_21_n_0\ : STD_LOGIC;
  signal \resp_idx[6]_i_22_n_0\ : STD_LOGIC;
  signal \resp_idx[6]_i_23_n_0\ : STD_LOGIC;
  signal \resp_idx[6]_i_24_n_0\ : STD_LOGIC;
  signal \resp_idx[6]_i_26_n_0\ : STD_LOGIC;
  signal \resp_idx[6]_i_27_n_0\ : STD_LOGIC;
  signal \resp_idx[6]_i_28_n_0\ : STD_LOGIC;
  signal \resp_idx[6]_i_29_n_0\ : STD_LOGIC;
  signal \resp_idx[6]_i_31_n_0\ : STD_LOGIC;
  signal \resp_idx[6]_i_32_n_0\ : STD_LOGIC;
  signal \resp_idx[6]_i_33_n_0\ : STD_LOGIC;
  signal \resp_idx[6]_i_34_n_0\ : STD_LOGIC;
  signal \resp_idx[6]_i_35_n_0\ : STD_LOGIC;
  signal \resp_idx[6]_i_36_n_0\ : STD_LOGIC;
  signal \resp_idx[6]_i_37_n_0\ : STD_LOGIC;
  signal \resp_idx[6]_i_38_n_0\ : STD_LOGIC;
  signal \resp_idx[6]_i_39_n_0\ : STD_LOGIC;
  signal \resp_idx[6]_i_40_n_0\ : STD_LOGIC;
  signal \resp_idx[6]_i_41_n_0\ : STD_LOGIC;
  signal \resp_idx[6]_i_42_n_0\ : STD_LOGIC;
  signal \resp_idx[6]_i_43_n_0\ : STD_LOGIC;
  signal \resp_idx[6]_i_44_n_0\ : STD_LOGIC;
  signal \resp_idx[6]_i_45_n_0\ : STD_LOGIC;
  signal \resp_idx[6]_i_46_n_0\ : STD_LOGIC;
  signal \resp_idx[6]_i_47_n_0\ : STD_LOGIC;
  signal \resp_idx[6]_i_7_n_0\ : STD_LOGIC;
  signal \resp_idx[6]_i_8_n_0\ : STD_LOGIC;
  signal \resp_idx[6]_i_9_n_0\ : STD_LOGIC;
  signal \resp_idx_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \resp_idx_reg[4]_i_2_n_1\ : STD_LOGIC;
  signal \resp_idx_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \resp_idx_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \resp_idx_reg[6]_i_11_n_0\ : STD_LOGIC;
  signal \resp_idx_reg[6]_i_11_n_1\ : STD_LOGIC;
  signal \resp_idx_reg[6]_i_11_n_2\ : STD_LOGIC;
  signal \resp_idx_reg[6]_i_11_n_3\ : STD_LOGIC;
  signal \resp_idx_reg[6]_i_15_n_0\ : STD_LOGIC;
  signal \resp_idx_reg[6]_i_15_n_1\ : STD_LOGIC;
  signal \resp_idx_reg[6]_i_15_n_2\ : STD_LOGIC;
  signal \resp_idx_reg[6]_i_15_n_3\ : STD_LOGIC;
  signal \resp_idx_reg[6]_i_20_n_0\ : STD_LOGIC;
  signal \resp_idx_reg[6]_i_20_n_1\ : STD_LOGIC;
  signal \resp_idx_reg[6]_i_20_n_2\ : STD_LOGIC;
  signal \resp_idx_reg[6]_i_20_n_3\ : STD_LOGIC;
  signal \resp_idx_reg[6]_i_25_n_0\ : STD_LOGIC;
  signal \resp_idx_reg[6]_i_25_n_1\ : STD_LOGIC;
  signal \resp_idx_reg[6]_i_25_n_2\ : STD_LOGIC;
  signal \resp_idx_reg[6]_i_25_n_3\ : STD_LOGIC;
  signal \resp_idx_reg[6]_i_30_n_0\ : STD_LOGIC;
  signal \resp_idx_reg[6]_i_30_n_1\ : STD_LOGIC;
  signal \resp_idx_reg[6]_i_30_n_2\ : STD_LOGIC;
  signal \resp_idx_reg[6]_i_30_n_3\ : STD_LOGIC;
  signal \resp_idx_reg[6]_i_3_n_1\ : STD_LOGIC;
  signal \resp_idx_reg[6]_i_3_n_2\ : STD_LOGIC;
  signal \resp_idx_reg[6]_i_3_n_3\ : STD_LOGIC;
  signal \resp_idx_reg[6]_i_4_n_1\ : STD_LOGIC;
  signal \resp_idx_reg[6]_i_4_n_2\ : STD_LOGIC;
  signal \resp_idx_reg[6]_i_4_n_3\ : STD_LOGIC;
  signal \resp_idx_reg[6]_i_5_n_3\ : STD_LOGIC;
  signal \resp_idx_reg[6]_i_6_n_0\ : STD_LOGIC;
  signal \resp_idx_reg[6]_i_6_n_1\ : STD_LOGIC;
  signal \resp_idx_reg[6]_i_6_n_2\ : STD_LOGIC;
  signal \resp_idx_reg[6]_i_6_n_3\ : STD_LOGIC;
  signal \resp_idx_reg_n_0_[0]\ : STD_LOGIC;
  signal \resp_idx_reg_n_0_[1]\ : STD_LOGIC;
  signal \resp_idx_reg_n_0_[2]\ : STD_LOGIC;
  signal \resp_idx_reg_n_0_[3]\ : STD_LOGIC;
  signal \resp_idx_reg_n_0_[4]\ : STD_LOGIC;
  signal \resp_idx_reg_n_0_[5]\ : STD_LOGIC;
  signal \resp_idx_reg_n_0_[6]\ : STD_LOGIC;
  signal resp_len : STD_LOGIC_VECTOR ( 6 downto 5 );
  signal response_o0_in : STD_LOGIC_VECTOR ( 119 downto 0 );
  signal \response_o[119]_i_1_n_0\ : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal with_response : STD_LOGIC;
  signal \NLW_FSM_sequential_state_reg[0]_i_14_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_FSM_sequential_state_reg[0]_i_23_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_FSM_sequential_state_reg[0]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_FSM_sequential_state_reg[0]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_FSM_sequential_state_reg[1]_i_13_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_FSM_sequential_state_reg[1]_i_22_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_FSM_sequential_state_reg[1]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_FSM_sequential_state_reg[1]_i_39_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_FSM_sequential_state_reg[1]_i_39_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_FSM_sequential_state_reg[1]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_FSM_sequential_state_reg[2]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_FSM_sequential_state_reg[2]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_FSM_sequential_state_reg[2]_i_21_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_FSM_sequential_state_reg[2]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_cmd_out_o_reg_i_16_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_cmd_out_o_reg_i_21_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_cmd_out_o_reg_i_36_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_cmd_out_o_reg_i_4_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_cmd_out_o_reg_i_4_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_cmd_out_o_reg_i_41_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_cmd_out_o_reg_i_46_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_cmd_out_o_reg_i_6_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_cmd_out_o_reg_i_9_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_counter_reg[31]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_counter_reg[31]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_crc_enable_reg_i_14_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_crc_enable_reg_i_19_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_crc_enable_reg_i_28_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_crc_enable_reg_i_33_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_crc_enable_reg_i_42_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_crc_enable_reg_i_5_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_crc_enable_reg_i_5_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_crc_enable_reg_i_6_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_crc_enable_reg_i_7_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_crc_ok_reg_i_13_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_crc_ok_reg_i_23_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_crc_ok_reg_i_4_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_crc_ok_reg_i_7_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_crc_ok_reg_i_8_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_resp_idx_reg[6]_i_11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_resp_idx_reg[6]_i_15_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_resp_idx_reg[6]_i_20_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_resp_idx_reg[6]_i_25_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_resp_idx_reg[6]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_resp_idx_reg[6]_i_30_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_resp_idx_reg[6]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_resp_idx_reg[6]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_resp_idx_reg[6]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_resp_idx_reg[6]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_resp_idx_reg[6]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[0]_i_2\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \FSM_sequential_state[0]_i_3\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_2\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \FSM_sequential_state[2]_i_1\ : label is "soft_lutpair24";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "INIT:000,IDLE:001,SETUP_CRC:010,WRITE:011,FINISH_WO:111,READ_WAIT:100,READ:101,FINISH_WR:110";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "INIT:000,IDLE:001,SETUP_CRC:010,WRITE:011,FINISH_WO:111,READ_WAIT:100,READ:101,FINISH_WR:110";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[2]\ : label is "INIT:000,IDLE:001,SETUP_CRC:010,WRITE:011,FINISH_WO:111,READ_WAIT:100,READ:101,FINISH_WR:110";
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of \FSM_sequential_state_reg[2]\ : label is "FSM_sequential_state_reg[2]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[2]_rep\ : label is "INIT:000,IDLE:001,SETUP_CRC:010,WRITE:011,FINISH_WO:111,READ_WAIT:100,READ:101,FINISH_WR:110";
  attribute ORIG_CELL_NAME of \FSM_sequential_state_reg[2]_rep\ : label is "FSM_sequential_state_reg[2]";
  attribute SOFT_HLUTNM of cmd_oe_o_i_14 : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of cmd_oe_o_i_2 : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of cmd_out_o_i_2 : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \counter[0]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \counter[10]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \counter[11]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \counter[12]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \counter[13]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \counter[14]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \counter[15]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \counter[16]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \counter[17]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \counter[18]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \counter[19]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \counter[1]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \counter[20]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \counter[21]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \counter[22]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \counter[23]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \counter[24]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \counter[25]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \counter[26]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \counter[27]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \counter[28]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \counter[29]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \counter[2]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \counter[30]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \counter[31]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \counter[3]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \counter[4]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \counter[5]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \counter[6]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \counter[7]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \counter[8]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \counter[9]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of crc_bit_i_10 : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of crc_bit_i_14 : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of crc_bit_i_15 : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of crc_bit_i_2 : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of crc_bit_i_3 : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of crc_bit_i_6 : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of crc_enable_i_2 : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of crc_enable_i_3 : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \crc_in[6]_i_2\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \crc_in[6]_i_3\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \crc_in[6]_i_4\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \crc_in[6]_i_5\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of crc_ok_i_3 : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of crc_ok_o_i_1 : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of crc_rst_i_1 : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of finish_o_i_1 : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \resp_buff[110]_i_2\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \resp_buff[110]_i_3\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \resp_buff[111]_i_2\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \resp_buff[111]_i_4\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \resp_buff[111]_i_6\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \resp_buff[111]_i_7\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \resp_buff[112]_i_2\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \resp_buff[112]_i_3\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \resp_buff[113]_i_2\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \resp_buff[113]_i_3\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \resp_buff[114]_i_2\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \resp_buff[114]_i_3\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \resp_buff[115]_i_2\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \resp_buff[115]_i_3\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \resp_buff[116]_i_2\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \resp_buff[116]_i_3\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \resp_buff[117]_i_2\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \resp_buff[117]_i_3\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \resp_buff[118]_i_2\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \resp_buff[118]_i_3\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \resp_buff[119]_i_2\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \resp_buff[119]_i_3\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \resp_buff[120]_i_2\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \resp_buff[120]_i_3\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \resp_buff[121]_i_2\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \resp_buff[121]_i_3\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \resp_buff[122]_i_2\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \resp_buff[122]_i_3\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \resp_buff[123]_i_2\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \resp_buff[123]_i_3\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \resp_buff[124]_i_2\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \resp_buff[124]_i_3\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \resp_buff[125]_i_3\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \resp_buff[125]_i_5\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \resp_buff[125]_i_7\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \resp_buff[125]_i_8\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \resp_buff[15]_i_4\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \resp_buff[15]_i_5\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \resp_buff[31]_i_4\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \resp_buff[31]_i_5\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \resp_buff[47]_i_4\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \resp_buff[47]_i_5\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \resp_buff[63]_i_4\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \resp_buff[63]_i_5\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \resp_buff[79]_i_4\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \resp_buff[79]_i_5\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \resp_buff[95]_i_4\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \resp_buff[95]_i_5\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \resp_idx[1]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \resp_idx[2]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \resp_idx[3]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \resp_idx[4]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \resp_idx[5]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \resp_idx[6]_i_2\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \response_o[100]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \response_o[101]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \response_o[102]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \response_o[103]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \response_o[104]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \response_o[105]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \response_o[106]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \response_o[107]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \response_o[108]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \response_o[109]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \response_o[10]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \response_o[110]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \response_o[111]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \response_o[112]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \response_o[113]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \response_o[114]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \response_o[115]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \response_o[116]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \response_o[117]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \response_o[118]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \response_o[119]_i_2\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \response_o[11]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \response_o[12]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \response_o[13]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \response_o[14]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \response_o[15]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \response_o[16]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \response_o[17]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \response_o[18]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \response_o[19]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \response_o[1]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \response_o[20]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \response_o[21]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \response_o[22]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \response_o[23]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \response_o[24]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \response_o[25]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \response_o[26]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \response_o[27]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \response_o[28]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \response_o[29]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \response_o[2]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \response_o[30]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \response_o[31]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \response_o[32]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \response_o[33]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \response_o[34]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \response_o[35]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \response_o[36]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \response_o[37]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \response_o[38]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \response_o[39]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \response_o[3]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \response_o[40]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \response_o[41]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \response_o[42]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \response_o[43]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \response_o[44]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \response_o[45]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \response_o[46]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \response_o[47]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \response_o[48]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \response_o[49]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \response_o[4]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \response_o[50]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \response_o[51]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \response_o[52]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \response_o[53]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \response_o[54]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \response_o[55]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \response_o[56]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \response_o[57]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \response_o[58]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \response_o[59]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \response_o[5]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \response_o[60]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \response_o[61]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \response_o[62]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \response_o[63]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \response_o[64]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \response_o[65]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \response_o[66]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \response_o[67]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \response_o[68]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \response_o[69]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \response_o[6]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \response_o[70]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \response_o[71]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \response_o[72]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \response_o[73]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \response_o[74]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \response_o[75]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \response_o[76]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \response_o[77]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \response_o[78]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \response_o[79]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \response_o[7]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \response_o[80]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \response_o[81]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \response_o[82]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \response_o[83]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \response_o[84]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \response_o[85]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \response_o[86]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \response_o[87]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \response_o[88]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \response_o[89]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \response_o[8]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \response_o[90]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \response_o[91]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \response_o[92]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \response_o[93]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \response_o[94]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \response_o[95]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \response_o[96]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \response_o[97]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \response_o[98]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \response_o[99]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \response_o[9]_i_1\ : label is "soft_lutpair128";
begin
  cmd_out_o <= \^cmd_out_o\;
  finish_o <= \^finish_o\;
CRC_7: entity work.microblaze_top_axi_sd_0_0_sd_crc_7
     port map (
      AR(0) => crc_rst_reg_n_0,
      CO(0) => cmd_out_o_reg_i_6_n_0,
      \CRC_reg[3]_0\ => crc_bit_reg_n_0,
      E(0) => crc_enable_reg_n_0,
      \FSM_sequential_state_reg[0]\ => CRC_7_n_0,
      Q(2) => \counter_reg_n_0_[2]\,
      Q(1) => \counter_reg_n_0_[1]\,
      Q(0) => \counter_reg_n_0_[0]\,
      cmd_out_o => \^cmd_out_o\,
      cmd_out_o_reg => CRC_7_n_1,
      cmd_out_o_reg_0 => cmd_out_o_i_2_n_0,
      cmd_out_o_reg_1(0) => crc_enable10_in,
      cmd_out_o_reg_2 => cmd_out_o_i_5_n_0,
      crc_ok_i_2_0 => \crc_in_reg_n_0_[1]\,
      crc_ok_i_2_1 => \crc_in_reg_n_0_[0]\,
      crc_ok_i_2_2 => \crc_in_reg_n_0_[2]\,
      crc_ok_i_2_3 => \crc_in_reg_n_0_[3]\,
      crc_ok_i_2_4 => \crc_in_reg_n_0_[4]\,
      crc_ok_reg => \crc_in_reg_n_0_[5]\,
      crc_ok_reg_0 => \crc_in_reg_n_0_[6]\,
      crc_ok_reg_1(0) => state(0),
      crc_ok_reg_2 => crc_ok_i_3_n_0,
      crc_ok_reg_3(0) => crc_enable11_in,
      crc_ok_reg_4(0) => crc_ok_reg_i_4_n_0,
      crc_ok_reg_5 => crc_ok_reg_n_0,
      sd_clk => sd_clk
    );
\FSM_sequential_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAEFEBEFEAEFEA"
    )
        port map (
      I0 => \FSM_sequential_state[0]_i_2_n_0\,
      I1 => state(1),
      I2 => \FSM_sequential_state_reg[2]_rep_n_0\,
      I3 => \FSM_sequential_state[0]_i_3_n_0\,
      I4 => state(0),
      I5 => \FSM_sequential_state_reg[0]_i_4_n_0\,
      O => next_state(0)
    );
\FSM_sequential_state[0]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[31]\,
      I1 => \counter_reg_n_0_[30]\,
      O => \FSM_sequential_state[0]_i_10_n_0\
    );
\FSM_sequential_state[0]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[29]\,
      I1 => \counter_reg_n_0_[28]\,
      O => \FSM_sequential_state[0]_i_11_n_0\
    );
\FSM_sequential_state[0]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[27]\,
      I1 => \counter_reg_n_0_[26]\,
      O => \FSM_sequential_state[0]_i_12_n_0\
    );
\FSM_sequential_state[0]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[25]\,
      I1 => \counter_reg_n_0_[24]\,
      O => \FSM_sequential_state[0]_i_13_n_0\
    );
\FSM_sequential_state[0]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \counter_reg_n_0_[22]\,
      I1 => \counter_reg_n_0_[23]\,
      O => \FSM_sequential_state[0]_i_15_n_0\
    );
\FSM_sequential_state[0]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \counter_reg_n_0_[20]\,
      I1 => \counter_reg_n_0_[21]\,
      O => \FSM_sequential_state[0]_i_16_n_0\
    );
\FSM_sequential_state[0]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \counter_reg_n_0_[18]\,
      I1 => \counter_reg_n_0_[19]\,
      O => \FSM_sequential_state[0]_i_17_n_0\
    );
\FSM_sequential_state[0]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \counter_reg_n_0_[16]\,
      I1 => \counter_reg_n_0_[17]\,
      O => \FSM_sequential_state[0]_i_18_n_0\
    );
\FSM_sequential_state[0]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[23]\,
      I1 => \counter_reg_n_0_[22]\,
      O => \FSM_sequential_state[0]_i_19_n_0\
    );
\FSM_sequential_state[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10001030"
    )
        port map (
      I0 => \FSM_sequential_state_reg[1]_i_3_n_0\,
      I1 => state(1),
      I2 => \FSM_sequential_state_reg[2]_rep_n_0\,
      I3 => state(0),
      I4 => p_2_in(127),
      O => \FSM_sequential_state[0]_i_2_n_0\
    );
\FSM_sequential_state[0]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[21]\,
      I1 => \counter_reg_n_0_[20]\,
      O => \FSM_sequential_state[0]_i_20_n_0\
    );
\FSM_sequential_state[0]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[19]\,
      I1 => \counter_reg_n_0_[18]\,
      O => \FSM_sequential_state[0]_i_21_n_0\
    );
\FSM_sequential_state[0]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[17]\,
      I1 => \counter_reg_n_0_[16]\,
      O => \FSM_sequential_state[0]_i_22_n_0\
    );
\FSM_sequential_state[0]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \counter_reg_n_0_[14]\,
      I1 => \counter_reg_n_0_[15]\,
      O => \FSM_sequential_state[0]_i_24_n_0\
    );
\FSM_sequential_state[0]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \counter_reg_n_0_[12]\,
      I1 => \counter_reg_n_0_[13]\,
      O => \FSM_sequential_state[0]_i_25_n_0\
    );
\FSM_sequential_state[0]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \counter_reg_n_0_[10]\,
      I1 => \counter_reg_n_0_[11]\,
      O => \FSM_sequential_state[0]_i_26_n_0\
    );
\FSM_sequential_state[0]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \counter_reg_n_0_[8]\,
      I1 => \counter_reg_n_0_[9]\,
      O => \FSM_sequential_state[0]_i_27_n_0\
    );
\FSM_sequential_state[0]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[15]\,
      I1 => \counter_reg_n_0_[14]\,
      O => \FSM_sequential_state[0]_i_28_n_0\
    );
\FSM_sequential_state[0]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[13]\,
      I1 => \counter_reg_n_0_[12]\,
      O => \FSM_sequential_state[0]_i_29_n_0\
    );
\FSM_sequential_state[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77FF0F00"
    )
        port map (
      I0 => with_response,
      I1 => next_state2,
      I2 => start_i,
      I3 => state(0),
      I4 => state(1),
      O => \FSM_sequential_state[0]_i_3_n_0\
    );
\FSM_sequential_state[0]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[11]\,
      I1 => \counter_reg_n_0_[10]\,
      O => \FSM_sequential_state[0]_i_30_n_0\
    );
\FSM_sequential_state[0]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[9]\,
      I1 => \counter_reg_n_0_[8]\,
      O => \FSM_sequential_state[0]_i_31_n_0\
    );
\FSM_sequential_state[0]_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \counter_reg_n_0_[7]\,
      I1 => \counter_reg_n_0_[6]\,
      O => \FSM_sequential_state[0]_i_32_n_0\
    );
\FSM_sequential_state[0]_i_33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \counter_reg_n_0_[4]\,
      I1 => \counter_reg_n_0_[5]\,
      O => \FSM_sequential_state[0]_i_33_n_0\
    );
\FSM_sequential_state[0]_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \counter_reg_n_0_[0]\,
      I1 => \counter_reg_n_0_[1]\,
      O => \FSM_sequential_state[0]_i_34_n_0\
    );
\FSM_sequential_state[0]_i_35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[6]\,
      I1 => \counter_reg_n_0_[7]\,
      O => \FSM_sequential_state[0]_i_35_n_0\
    );
\FSM_sequential_state[0]_i_36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[5]\,
      I1 => \counter_reg_n_0_[4]\,
      O => \FSM_sequential_state[0]_i_36_n_0\
    );
\FSM_sequential_state[0]_i_37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \counter_reg_n_0_[2]\,
      I1 => \counter_reg_n_0_[3]\,
      O => \FSM_sequential_state[0]_i_37_n_0\
    );
\FSM_sequential_state[0]_i_38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[1]\,
      I1 => \counter_reg_n_0_[0]\,
      O => \FSM_sequential_state[0]_i_38_n_0\
    );
\FSM_sequential_state[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \counter_reg_n_0_[30]\,
      I1 => \counter_reg_n_0_[31]\,
      O => \FSM_sequential_state[0]_i_6_n_0\
    );
\FSM_sequential_state[0]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \counter_reg_n_0_[28]\,
      I1 => \counter_reg_n_0_[29]\,
      O => \FSM_sequential_state[0]_i_7_n_0\
    );
\FSM_sequential_state[0]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \counter_reg_n_0_[26]\,
      I1 => \counter_reg_n_0_[27]\,
      O => \FSM_sequential_state[0]_i_8_n_0\
    );
\FSM_sequential_state[0]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \counter_reg_n_0_[24]\,
      I1 => \counter_reg_n_0_[25]\,
      O => \FSM_sequential_state[0]_i_9_n_0\
    );
\FSM_sequential_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F00CECC0000CECC"
    )
        port map (
      I0 => start_i,
      I1 => \FSM_sequential_state[1]_i_2_n_0\,
      I2 => state(1),
      I3 => state(0),
      I4 => \FSM_sequential_state_reg[2]_rep_n_0\,
      I5 => \FSM_sequential_state_reg[1]_i_3_n_0\,
      O => next_state(1)
    );
\FSM_sequential_state[1]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[29]\,
      I1 => \counter_reg_n_0_[28]\,
      O => \FSM_sequential_state[1]_i_10_n_0\
    );
\FSM_sequential_state[1]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[27]\,
      I1 => \counter_reg_n_0_[26]\,
      O => \FSM_sequential_state[1]_i_11_n_0\
    );
\FSM_sequential_state[1]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[25]\,
      I1 => \counter_reg_n_0_[24]\,
      O => \FSM_sequential_state[1]_i_12_n_0\
    );
\FSM_sequential_state[1]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \counter_reg_n_0_[22]\,
      I1 => \counter_reg_n_0_[23]\,
      O => \FSM_sequential_state[1]_i_14_n_0\
    );
\FSM_sequential_state[1]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \counter_reg_n_0_[20]\,
      I1 => \counter_reg_n_0_[21]\,
      O => \FSM_sequential_state[1]_i_15_n_0\
    );
\FSM_sequential_state[1]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \counter_reg_n_0_[18]\,
      I1 => \counter_reg_n_0_[19]\,
      O => \FSM_sequential_state[1]_i_16_n_0\
    );
\FSM_sequential_state[1]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \counter_reg_n_0_[16]\,
      I1 => \counter_reg_n_0_[17]\,
      O => \FSM_sequential_state[1]_i_17_n_0\
    );
\FSM_sequential_state[1]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[23]\,
      I1 => \counter_reg_n_0_[22]\,
      O => \FSM_sequential_state[1]_i_18_n_0\
    );
\FSM_sequential_state[1]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[21]\,
      I1 => \counter_reg_n_0_[20]\,
      O => \FSM_sequential_state[1]_i_19_n_0\
    );
\FSM_sequential_state[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F00"
    )
        port map (
      I0 => state(0),
      I1 => next_state2,
      I2 => with_response,
      I3 => state(1),
      O => \FSM_sequential_state[1]_i_2_n_0\
    );
\FSM_sequential_state[1]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[19]\,
      I1 => \counter_reg_n_0_[18]\,
      O => \FSM_sequential_state[1]_i_20_n_0\
    );
\FSM_sequential_state[1]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[17]\,
      I1 => \counter_reg_n_0_[16]\,
      O => \FSM_sequential_state[1]_i_21_n_0\
    );
\FSM_sequential_state[1]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \counter_reg_n_0_[14]\,
      I1 => \counter_reg_n_0_[15]\,
      O => \FSM_sequential_state[1]_i_23_n_0\
    );
\FSM_sequential_state[1]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \counter_reg_n_0_[12]\,
      I1 => \counter_reg_n_0_[13]\,
      O => \FSM_sequential_state[1]_i_24_n_0\
    );
\FSM_sequential_state[1]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \counter_reg_n_0_[10]\,
      I1 => \counter_reg_n_0_[11]\,
      O => \FSM_sequential_state[1]_i_25_n_0\
    );
\FSM_sequential_state[1]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \counter_reg_n_0_[8]\,
      I1 => \counter_reg_n_0_[9]\,
      O => \FSM_sequential_state[1]_i_26_n_0\
    );
\FSM_sequential_state[1]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[15]\,
      I1 => \counter_reg_n_0_[14]\,
      O => \FSM_sequential_state[1]_i_27_n_0\
    );
\FSM_sequential_state[1]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[13]\,
      I1 => \counter_reg_n_0_[12]\,
      O => \FSM_sequential_state[1]_i_28_n_0\
    );
\FSM_sequential_state[1]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[11]\,
      I1 => \counter_reg_n_0_[10]\,
      O => \FSM_sequential_state[1]_i_29_n_0\
    );
\FSM_sequential_state[1]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[9]\,
      I1 => \counter_reg_n_0_[8]\,
      O => \FSM_sequential_state[1]_i_30_n_0\
    );
\FSM_sequential_state[1]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \counter_reg_n_0_[6]\,
      I1 => \FSM_sequential_state_reg[1]_i_39_n_7\,
      I2 => \FSM_sequential_state_reg[1]_i_39_n_2\,
      I3 => \counter_reg_n_0_[7]\,
      O => \FSM_sequential_state[1]_i_31_n_0\
    );
\FSM_sequential_state[1]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \counter_reg_n_0_[4]\,
      I1 => \FSM_sequential_state_reg[1]_i_40_n_5\,
      I2 => \FSM_sequential_state_reg[1]_i_40_n_4\,
      I3 => \counter_reg_n_0_[5]\,
      O => \FSM_sequential_state[1]_i_32_n_0\
    );
\FSM_sequential_state[1]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \counter_reg_n_0_[2]\,
      I1 => \FSM_sequential_state_reg[1]_i_40_n_7\,
      I2 => \FSM_sequential_state_reg[1]_i_40_n_6\,
      I3 => \counter_reg_n_0_[3]\,
      O => \FSM_sequential_state[1]_i_33_n_0\
    );
\FSM_sequential_state[1]_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => \counter_reg_n_0_[0]\,
      I1 => \counter_reg_n_0_[1]\,
      I2 => resp_len(5),
      O => \FSM_sequential_state[1]_i_34_n_0\
    );
\FSM_sequential_state[1]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \FSM_sequential_state_reg[1]_i_39_n_2\,
      I1 => \counter_reg_n_0_[7]\,
      I2 => \FSM_sequential_state_reg[1]_i_39_n_7\,
      I3 => \counter_reg_n_0_[6]\,
      O => \FSM_sequential_state[1]_i_35_n_0\
    );
\FSM_sequential_state[1]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \FSM_sequential_state_reg[1]_i_40_n_4\,
      I1 => \counter_reg_n_0_[5]\,
      I2 => \FSM_sequential_state_reg[1]_i_40_n_5\,
      I3 => \counter_reg_n_0_[4]\,
      O => \FSM_sequential_state[1]_i_36_n_0\
    );
\FSM_sequential_state[1]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \FSM_sequential_state_reg[1]_i_40_n_6\,
      I1 => \counter_reg_n_0_[3]\,
      I2 => \FSM_sequential_state_reg[1]_i_40_n_7\,
      I3 => \counter_reg_n_0_[2]\,
      O => \FSM_sequential_state[1]_i_37_n_0\
    );
\FSM_sequential_state[1]_i_38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => \counter_reg_n_0_[0]\,
      I1 => resp_len(5),
      I2 => \counter_reg_n_0_[1]\,
      O => \FSM_sequential_state[1]_i_38_n_0\
    );
\FSM_sequential_state[1]_i_41\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => resp_len(6),
      O => \FSM_sequential_state[1]_i_41_n_0\
    );
\FSM_sequential_state[1]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \counter_reg_n_0_[30]\,
      I1 => \counter_reg_n_0_[31]\,
      O => \FSM_sequential_state[1]_i_5_n_0\
    );
\FSM_sequential_state[1]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \counter_reg_n_0_[28]\,
      I1 => \counter_reg_n_0_[29]\,
      O => \FSM_sequential_state[1]_i_6_n_0\
    );
\FSM_sequential_state[1]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \counter_reg_n_0_[26]\,
      I1 => \counter_reg_n_0_[27]\,
      O => \FSM_sequential_state[1]_i_7_n_0\
    );
\FSM_sequential_state[1]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \counter_reg_n_0_[24]\,
      I1 => \counter_reg_n_0_[25]\,
      O => \FSM_sequential_state[1]_i_8_n_0\
    );
\FSM_sequential_state[1]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[31]\,
      I1 => \counter_reg_n_0_[30]\,
      O => \FSM_sequential_state[1]_i_9_n_0\
    );
\FSM_sequential_state[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08F0"
    )
        port map (
      I0 => state(0),
      I1 => next_state2,
      I2 => \FSM_sequential_state_reg[2]_rep_n_0\,
      I3 => state(1),
      O => next_state(2)
    );
\FSM_sequential_state[2]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[27]\,
      I1 => \counter_reg_n_0_[26]\,
      O => \FSM_sequential_state[2]_i_10_n_0\
    );
\FSM_sequential_state[2]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[25]\,
      I1 => \counter_reg_n_0_[24]\,
      O => \FSM_sequential_state[2]_i_11_n_0\
    );
\FSM_sequential_state[2]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \counter_reg_n_0_[22]\,
      I1 => \counter_reg_n_0_[23]\,
      O => \FSM_sequential_state[2]_i_13_n_0\
    );
\FSM_sequential_state[2]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \counter_reg_n_0_[20]\,
      I1 => \counter_reg_n_0_[21]\,
      O => \FSM_sequential_state[2]_i_14_n_0\
    );
\FSM_sequential_state[2]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \counter_reg_n_0_[18]\,
      I1 => \counter_reg_n_0_[19]\,
      O => \FSM_sequential_state[2]_i_15_n_0\
    );
\FSM_sequential_state[2]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \counter_reg_n_0_[16]\,
      I1 => \counter_reg_n_0_[17]\,
      O => \FSM_sequential_state[2]_i_16_n_0\
    );
\FSM_sequential_state[2]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[23]\,
      I1 => \counter_reg_n_0_[22]\,
      O => \FSM_sequential_state[2]_i_17_n_0\
    );
\FSM_sequential_state[2]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[21]\,
      I1 => \counter_reg_n_0_[20]\,
      O => \FSM_sequential_state[2]_i_18_n_0\
    );
\FSM_sequential_state[2]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[19]\,
      I1 => \counter_reg_n_0_[18]\,
      O => \FSM_sequential_state[2]_i_19_n_0\
    );
\FSM_sequential_state[2]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[17]\,
      I1 => \counter_reg_n_0_[16]\,
      O => \FSM_sequential_state[2]_i_20_n_0\
    );
\FSM_sequential_state[2]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \counter_reg_n_0_[14]\,
      I1 => \counter_reg_n_0_[15]\,
      O => \FSM_sequential_state[2]_i_22_n_0\
    );
\FSM_sequential_state[2]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \counter_reg_n_0_[12]\,
      I1 => \counter_reg_n_0_[13]\,
      O => \FSM_sequential_state[2]_i_23_n_0\
    );
\FSM_sequential_state[2]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \counter_reg_n_0_[10]\,
      I1 => \counter_reg_n_0_[11]\,
      O => \FSM_sequential_state[2]_i_24_n_0\
    );
\FSM_sequential_state[2]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \counter_reg_n_0_[8]\,
      I1 => \counter_reg_n_0_[9]\,
      O => \FSM_sequential_state[2]_i_25_n_0\
    );
\FSM_sequential_state[2]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[15]\,
      I1 => \counter_reg_n_0_[14]\,
      O => \FSM_sequential_state[2]_i_26_n_0\
    );
\FSM_sequential_state[2]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[13]\,
      I1 => \counter_reg_n_0_[12]\,
      O => \FSM_sequential_state[2]_i_27_n_0\
    );
\FSM_sequential_state[2]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[11]\,
      I1 => \counter_reg_n_0_[10]\,
      O => \FSM_sequential_state[2]_i_28_n_0\
    );
\FSM_sequential_state[2]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[9]\,
      I1 => \counter_reg_n_0_[8]\,
      O => \FSM_sequential_state[2]_i_29_n_0\
    );
\FSM_sequential_state[2]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \counter_reg_n_0_[7]\,
      I1 => \counter_reg_n_0_[6]\,
      O => \FSM_sequential_state[2]_i_30_n_0\
    );
\FSM_sequential_state[2]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \counter_reg_n_0_[2]\,
      I1 => \counter_reg_n_0_[3]\,
      O => \FSM_sequential_state[2]_i_31_n_0\
    );
\FSM_sequential_state[2]_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \counter_reg_n_0_[0]\,
      I1 => \counter_reg_n_0_[1]\,
      O => \FSM_sequential_state[2]_i_32_n_0\
    );
\FSM_sequential_state[2]_i_33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[6]\,
      I1 => \counter_reg_n_0_[7]\,
      O => \FSM_sequential_state[2]_i_33_n_0\
    );
\FSM_sequential_state[2]_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \counter_reg_n_0_[5]\,
      I1 => \counter_reg_n_0_[4]\,
      O => \FSM_sequential_state[2]_i_34_n_0\
    );
\FSM_sequential_state[2]_i_35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[3]\,
      I1 => \counter_reg_n_0_[2]\,
      O => \FSM_sequential_state[2]_i_35_n_0\
    );
\FSM_sequential_state[2]_i_36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[1]\,
      I1 => \counter_reg_n_0_[0]\,
      O => \FSM_sequential_state[2]_i_36_n_0\
    );
\FSM_sequential_state[2]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \counter_reg_n_0_[30]\,
      I1 => \counter_reg_n_0_[31]\,
      O => \FSM_sequential_state[2]_i_4_n_0\
    );
\FSM_sequential_state[2]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \counter_reg_n_0_[28]\,
      I1 => \counter_reg_n_0_[29]\,
      O => \FSM_sequential_state[2]_i_5_n_0\
    );
\FSM_sequential_state[2]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \counter_reg_n_0_[26]\,
      I1 => \counter_reg_n_0_[27]\,
      O => \FSM_sequential_state[2]_i_6_n_0\
    );
\FSM_sequential_state[2]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \counter_reg_n_0_[24]\,
      I1 => \counter_reg_n_0_[25]\,
      O => \FSM_sequential_state[2]_i_7_n_0\
    );
\FSM_sequential_state[2]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[31]\,
      I1 => \counter_reg_n_0_[30]\,
      O => \FSM_sequential_state[2]_i_8_n_0\
    );
\FSM_sequential_state[2]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[29]\,
      I1 => \counter_reg_n_0_[28]\,
      O => \FSM_sequential_state[2]_i_9_n_0\
    );
\FSM_sequential_state[2]_rep_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08F0"
    )
        port map (
      I0 => state(0),
      I1 => next_state2,
      I2 => \FSM_sequential_state_reg[2]_rep_n_0\,
      I3 => state(1),
      O => \FSM_sequential_state[2]_rep_i_1_n_0\
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => next_state(0),
      Q => state(0)
    );
\FSM_sequential_state_reg[0]_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => \FSM_sequential_state_reg[0]_i_23_n_0\,
      CO(3) => \FSM_sequential_state_reg[0]_i_14_n_0\,
      CO(2) => \FSM_sequential_state_reg[0]_i_14_n_1\,
      CO(1) => \FSM_sequential_state_reg[0]_i_14_n_2\,
      CO(0) => \FSM_sequential_state_reg[0]_i_14_n_3\,
      CYINIT => '0',
      DI(3) => \FSM_sequential_state[0]_i_24_n_0\,
      DI(2) => \FSM_sequential_state[0]_i_25_n_0\,
      DI(1) => \FSM_sequential_state[0]_i_26_n_0\,
      DI(0) => \FSM_sequential_state[0]_i_27_n_0\,
      O(3 downto 0) => \NLW_FSM_sequential_state_reg[0]_i_14_O_UNCONNECTED\(3 downto 0),
      S(3) => \FSM_sequential_state[0]_i_28_n_0\,
      S(2) => \FSM_sequential_state[0]_i_29_n_0\,
      S(1) => \FSM_sequential_state[0]_i_30_n_0\,
      S(0) => \FSM_sequential_state[0]_i_31_n_0\
    );
\FSM_sequential_state_reg[0]_i_23\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \FSM_sequential_state_reg[0]_i_23_n_0\,
      CO(2) => \FSM_sequential_state_reg[0]_i_23_n_1\,
      CO(1) => \FSM_sequential_state_reg[0]_i_23_n_2\,
      CO(0) => \FSM_sequential_state_reg[0]_i_23_n_3\,
      CYINIT => '1',
      DI(3) => \FSM_sequential_state[0]_i_32_n_0\,
      DI(2) => \FSM_sequential_state[0]_i_33_n_0\,
      DI(1) => \counter_reg_n_0_[3]\,
      DI(0) => \FSM_sequential_state[0]_i_34_n_0\,
      O(3 downto 0) => \NLW_FSM_sequential_state_reg[0]_i_23_O_UNCONNECTED\(3 downto 0),
      S(3) => \FSM_sequential_state[0]_i_35_n_0\,
      S(2) => \FSM_sequential_state[0]_i_36_n_0\,
      S(1) => \FSM_sequential_state[0]_i_37_n_0\,
      S(0) => \FSM_sequential_state[0]_i_38_n_0\
    );
\FSM_sequential_state_reg[0]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \FSM_sequential_state_reg[0]_i_5_n_0\,
      CO(3) => \FSM_sequential_state_reg[0]_i_4_n_0\,
      CO(2) => \FSM_sequential_state_reg[0]_i_4_n_1\,
      CO(1) => \FSM_sequential_state_reg[0]_i_4_n_2\,
      CO(0) => \FSM_sequential_state_reg[0]_i_4_n_3\,
      CYINIT => '0',
      DI(3) => \FSM_sequential_state[0]_i_6_n_0\,
      DI(2) => \FSM_sequential_state[0]_i_7_n_0\,
      DI(1) => \FSM_sequential_state[0]_i_8_n_0\,
      DI(0) => \FSM_sequential_state[0]_i_9_n_0\,
      O(3 downto 0) => \NLW_FSM_sequential_state_reg[0]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \FSM_sequential_state[0]_i_10_n_0\,
      S(2) => \FSM_sequential_state[0]_i_11_n_0\,
      S(1) => \FSM_sequential_state[0]_i_12_n_0\,
      S(0) => \FSM_sequential_state[0]_i_13_n_0\
    );
\FSM_sequential_state_reg[0]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \FSM_sequential_state_reg[0]_i_14_n_0\,
      CO(3) => \FSM_sequential_state_reg[0]_i_5_n_0\,
      CO(2) => \FSM_sequential_state_reg[0]_i_5_n_1\,
      CO(1) => \FSM_sequential_state_reg[0]_i_5_n_2\,
      CO(0) => \FSM_sequential_state_reg[0]_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \FSM_sequential_state[0]_i_15_n_0\,
      DI(2) => \FSM_sequential_state[0]_i_16_n_0\,
      DI(1) => \FSM_sequential_state[0]_i_17_n_0\,
      DI(0) => \FSM_sequential_state[0]_i_18_n_0\,
      O(3 downto 0) => \NLW_FSM_sequential_state_reg[0]_i_5_O_UNCONNECTED\(3 downto 0),
      S(3) => \FSM_sequential_state[0]_i_19_n_0\,
      S(2) => \FSM_sequential_state[0]_i_20_n_0\,
      S(1) => \FSM_sequential_state[0]_i_21_n_0\,
      S(0) => \FSM_sequential_state[0]_i_22_n_0\
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => next_state(1),
      Q => state(1)
    );
\FSM_sequential_state_reg[1]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => \FSM_sequential_state_reg[1]_i_22_n_0\,
      CO(3) => \FSM_sequential_state_reg[1]_i_13_n_0\,
      CO(2) => \FSM_sequential_state_reg[1]_i_13_n_1\,
      CO(1) => \FSM_sequential_state_reg[1]_i_13_n_2\,
      CO(0) => \FSM_sequential_state_reg[1]_i_13_n_3\,
      CYINIT => '0',
      DI(3) => \FSM_sequential_state[1]_i_23_n_0\,
      DI(2) => \FSM_sequential_state[1]_i_24_n_0\,
      DI(1) => \FSM_sequential_state[1]_i_25_n_0\,
      DI(0) => \FSM_sequential_state[1]_i_26_n_0\,
      O(3 downto 0) => \NLW_FSM_sequential_state_reg[1]_i_13_O_UNCONNECTED\(3 downto 0),
      S(3) => \FSM_sequential_state[1]_i_27_n_0\,
      S(2) => \FSM_sequential_state[1]_i_28_n_0\,
      S(1) => \FSM_sequential_state[1]_i_29_n_0\,
      S(0) => \FSM_sequential_state[1]_i_30_n_0\
    );
\FSM_sequential_state_reg[1]_i_22\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \FSM_sequential_state_reg[1]_i_22_n_0\,
      CO(2) => \FSM_sequential_state_reg[1]_i_22_n_1\,
      CO(1) => \FSM_sequential_state_reg[1]_i_22_n_2\,
      CO(0) => \FSM_sequential_state_reg[1]_i_22_n_3\,
      CYINIT => '1',
      DI(3) => \FSM_sequential_state[1]_i_31_n_0\,
      DI(2) => \FSM_sequential_state[1]_i_32_n_0\,
      DI(1) => \FSM_sequential_state[1]_i_33_n_0\,
      DI(0) => \FSM_sequential_state[1]_i_34_n_0\,
      O(3 downto 0) => \NLW_FSM_sequential_state_reg[1]_i_22_O_UNCONNECTED\(3 downto 0),
      S(3) => \FSM_sequential_state[1]_i_35_n_0\,
      S(2) => \FSM_sequential_state[1]_i_36_n_0\,
      S(1) => \FSM_sequential_state[1]_i_37_n_0\,
      S(0) => \FSM_sequential_state[1]_i_38_n_0\
    );
\FSM_sequential_state_reg[1]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \FSM_sequential_state_reg[1]_i_4_n_0\,
      CO(3) => \FSM_sequential_state_reg[1]_i_3_n_0\,
      CO(2) => \FSM_sequential_state_reg[1]_i_3_n_1\,
      CO(1) => \FSM_sequential_state_reg[1]_i_3_n_2\,
      CO(0) => \FSM_sequential_state_reg[1]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \FSM_sequential_state[1]_i_5_n_0\,
      DI(2) => \FSM_sequential_state[1]_i_6_n_0\,
      DI(1) => \FSM_sequential_state[1]_i_7_n_0\,
      DI(0) => \FSM_sequential_state[1]_i_8_n_0\,
      O(3 downto 0) => \NLW_FSM_sequential_state_reg[1]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \FSM_sequential_state[1]_i_9_n_0\,
      S(2) => \FSM_sequential_state[1]_i_10_n_0\,
      S(1) => \FSM_sequential_state[1]_i_11_n_0\,
      S(0) => \FSM_sequential_state[1]_i_12_n_0\
    );
\FSM_sequential_state_reg[1]_i_39\: unisim.vcomponents.CARRY4
     port map (
      CI => \FSM_sequential_state_reg[1]_i_40_n_0\,
      CO(3 downto 2) => \NLW_FSM_sequential_state_reg[1]_i_39_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \FSM_sequential_state_reg[1]_i_39_n_2\,
      CO(0) => \NLW_FSM_sequential_state_reg[1]_i_39_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_FSM_sequential_state_reg[1]_i_39_O_UNCONNECTED\(3 downto 1),
      O(0) => \FSM_sequential_state_reg[1]_i_39_n_7\,
      S(3 downto 1) => B"001",
      S(0) => resp_len(6)
    );
\FSM_sequential_state_reg[1]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \FSM_sequential_state_reg[1]_i_13_n_0\,
      CO(3) => \FSM_sequential_state_reg[1]_i_4_n_0\,
      CO(2) => \FSM_sequential_state_reg[1]_i_4_n_1\,
      CO(1) => \FSM_sequential_state_reg[1]_i_4_n_2\,
      CO(0) => \FSM_sequential_state_reg[1]_i_4_n_3\,
      CYINIT => '0',
      DI(3) => \FSM_sequential_state[1]_i_14_n_0\,
      DI(2) => \FSM_sequential_state[1]_i_15_n_0\,
      DI(1) => \FSM_sequential_state[1]_i_16_n_0\,
      DI(0) => \FSM_sequential_state[1]_i_17_n_0\,
      O(3 downto 0) => \NLW_FSM_sequential_state_reg[1]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \FSM_sequential_state[1]_i_18_n_0\,
      S(2) => \FSM_sequential_state[1]_i_19_n_0\,
      S(1) => \FSM_sequential_state[1]_i_20_n_0\,
      S(0) => \FSM_sequential_state[1]_i_21_n_0\
    );
\FSM_sequential_state_reg[1]_i_40\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \FSM_sequential_state_reg[1]_i_40_n_0\,
      CO(2) => \FSM_sequential_state_reg[1]_i_40_n_1\,
      CO(1) => \FSM_sequential_state_reg[1]_i_40_n_2\,
      CO(0) => \FSM_sequential_state_reg[1]_i_40_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => resp_len(6),
      DI(0) => '0',
      O(3) => \FSM_sequential_state_reg[1]_i_40_n_4\,
      O(2) => \FSM_sequential_state_reg[1]_i_40_n_5\,
      O(1) => \FSM_sequential_state_reg[1]_i_40_n_6\,
      O(0) => \FSM_sequential_state_reg[1]_i_40_n_7\,
      S(3) => resp_len(5),
      S(2) => resp_len(6),
      S(1) => \FSM_sequential_state[1]_i_41_n_0\,
      S(0) => resp_len(5)
    );
\FSM_sequential_state_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => next_state(2),
      Q => \FSM_sequential_state_reg_n_0_[2]\
    );
\FSM_sequential_state_reg[2]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \FSM_sequential_state_reg[2]_i_21_n_0\,
      CO(3) => \FSM_sequential_state_reg[2]_i_12_n_0\,
      CO(2) => \FSM_sequential_state_reg[2]_i_12_n_1\,
      CO(1) => \FSM_sequential_state_reg[2]_i_12_n_2\,
      CO(0) => \FSM_sequential_state_reg[2]_i_12_n_3\,
      CYINIT => '0',
      DI(3) => \FSM_sequential_state[2]_i_22_n_0\,
      DI(2) => \FSM_sequential_state[2]_i_23_n_0\,
      DI(1) => \FSM_sequential_state[2]_i_24_n_0\,
      DI(0) => \FSM_sequential_state[2]_i_25_n_0\,
      O(3 downto 0) => \NLW_FSM_sequential_state_reg[2]_i_12_O_UNCONNECTED\(3 downto 0),
      S(3) => \FSM_sequential_state[2]_i_26_n_0\,
      S(2) => \FSM_sequential_state[2]_i_27_n_0\,
      S(1) => \FSM_sequential_state[2]_i_28_n_0\,
      S(0) => \FSM_sequential_state[2]_i_29_n_0\
    );
\FSM_sequential_state_reg[2]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \FSM_sequential_state_reg[2]_i_3_n_0\,
      CO(3) => next_state2,
      CO(2) => \FSM_sequential_state_reg[2]_i_2_n_1\,
      CO(1) => \FSM_sequential_state_reg[2]_i_2_n_2\,
      CO(0) => \FSM_sequential_state_reg[2]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \FSM_sequential_state[2]_i_4_n_0\,
      DI(2) => \FSM_sequential_state[2]_i_5_n_0\,
      DI(1) => \FSM_sequential_state[2]_i_6_n_0\,
      DI(0) => \FSM_sequential_state[2]_i_7_n_0\,
      O(3 downto 0) => \NLW_FSM_sequential_state_reg[2]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \FSM_sequential_state[2]_i_8_n_0\,
      S(2) => \FSM_sequential_state[2]_i_9_n_0\,
      S(1) => \FSM_sequential_state[2]_i_10_n_0\,
      S(0) => \FSM_sequential_state[2]_i_11_n_0\
    );
\FSM_sequential_state_reg[2]_i_21\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \FSM_sequential_state_reg[2]_i_21_n_0\,
      CO(2) => \FSM_sequential_state_reg[2]_i_21_n_1\,
      CO(1) => \FSM_sequential_state_reg[2]_i_21_n_2\,
      CO(0) => \FSM_sequential_state_reg[2]_i_21_n_3\,
      CYINIT => '1',
      DI(3) => \FSM_sequential_state[2]_i_30_n_0\,
      DI(2) => '0',
      DI(1) => \FSM_sequential_state[2]_i_31_n_0\,
      DI(0) => \FSM_sequential_state[2]_i_32_n_0\,
      O(3 downto 0) => \NLW_FSM_sequential_state_reg[2]_i_21_O_UNCONNECTED\(3 downto 0),
      S(3) => \FSM_sequential_state[2]_i_33_n_0\,
      S(2) => \FSM_sequential_state[2]_i_34_n_0\,
      S(1) => \FSM_sequential_state[2]_i_35_n_0\,
      S(0) => \FSM_sequential_state[2]_i_36_n_0\
    );
\FSM_sequential_state_reg[2]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \FSM_sequential_state_reg[2]_i_12_n_0\,
      CO(3) => \FSM_sequential_state_reg[2]_i_3_n_0\,
      CO(2) => \FSM_sequential_state_reg[2]_i_3_n_1\,
      CO(1) => \FSM_sequential_state_reg[2]_i_3_n_2\,
      CO(0) => \FSM_sequential_state_reg[2]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \FSM_sequential_state[2]_i_13_n_0\,
      DI(2) => \FSM_sequential_state[2]_i_14_n_0\,
      DI(1) => \FSM_sequential_state[2]_i_15_n_0\,
      DI(0) => \FSM_sequential_state[2]_i_16_n_0\,
      O(3 downto 0) => \NLW_FSM_sequential_state_reg[2]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \FSM_sequential_state[2]_i_17_n_0\,
      S(2) => \FSM_sequential_state[2]_i_18_n_0\,
      S(1) => \FSM_sequential_state[2]_i_19_n_0\,
      S(0) => \FSM_sequential_state[2]_i_20_n_0\
    );
\FSM_sequential_state_reg[2]_rep\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => \FSM_sequential_state[2]_rep_i_1_n_0\,
      Q => \FSM_sequential_state_reg[2]_rep_n_0\
    );
\cmd_buff_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => start_i,
      CLR => rst,
      D => cmd_i(0),
      Q => \cmd_buff_reg_n_0_[0]\
    );
\cmd_buff_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => start_i,
      CLR => rst,
      D => cmd_i(10),
      Q => \cmd_buff_reg_n_0_[10]\
    );
\cmd_buff_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => start_i,
      CLR => rst,
      D => cmd_i(11),
      Q => \cmd_buff_reg_n_0_[11]\
    );
\cmd_buff_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => start_i,
      CLR => rst,
      D => cmd_i(12),
      Q => \cmd_buff_reg_n_0_[12]\
    );
\cmd_buff_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => start_i,
      CLR => rst,
      D => cmd_i(13),
      Q => \cmd_buff_reg_n_0_[13]\
    );
\cmd_buff_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => start_i,
      CLR => rst,
      D => cmd_i(14),
      Q => \cmd_buff_reg_n_0_[14]\
    );
\cmd_buff_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => start_i,
      CLR => rst,
      D => cmd_i(15),
      Q => \cmd_buff_reg_n_0_[15]\
    );
\cmd_buff_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => start_i,
      CLR => rst,
      D => cmd_i(16),
      Q => \cmd_buff_reg_n_0_[16]\
    );
\cmd_buff_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => start_i,
      CLR => rst,
      D => cmd_i(17),
      Q => \cmd_buff_reg_n_0_[17]\
    );
\cmd_buff_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => start_i,
      CLR => rst,
      D => cmd_i(18),
      Q => \cmd_buff_reg_n_0_[18]\
    );
\cmd_buff_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => start_i,
      CLR => rst,
      D => cmd_i(19),
      Q => \cmd_buff_reg_n_0_[19]\
    );
\cmd_buff_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => start_i,
      CLR => rst,
      D => cmd_i(1),
      Q => \cmd_buff_reg_n_0_[1]\
    );
\cmd_buff_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => start_i,
      CLR => rst,
      D => cmd_i(20),
      Q => \cmd_buff_reg_n_0_[20]\
    );
\cmd_buff_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => start_i,
      CLR => rst,
      D => cmd_i(21),
      Q => \cmd_buff_reg_n_0_[21]\
    );
\cmd_buff_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => start_i,
      CLR => rst,
      D => cmd_i(22),
      Q => \cmd_buff_reg_n_0_[22]\
    );
\cmd_buff_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => start_i,
      CLR => rst,
      D => cmd_i(23),
      Q => \cmd_buff_reg_n_0_[23]\
    );
\cmd_buff_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => start_i,
      CLR => rst,
      D => cmd_i(24),
      Q => \cmd_buff_reg_n_0_[24]\
    );
\cmd_buff_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => start_i,
      CLR => rst,
      D => cmd_i(25),
      Q => \cmd_buff_reg_n_0_[25]\
    );
\cmd_buff_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => start_i,
      CLR => rst,
      D => cmd_i(26),
      Q => \cmd_buff_reg_n_0_[26]\
    );
\cmd_buff_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => start_i,
      CLR => rst,
      D => cmd_i(27),
      Q => \cmd_buff_reg_n_0_[27]\
    );
\cmd_buff_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => start_i,
      CLR => rst,
      D => cmd_i(28),
      Q => \cmd_buff_reg_n_0_[28]\
    );
\cmd_buff_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => start_i,
      CLR => rst,
      D => cmd_i(29),
      Q => \cmd_buff_reg_n_0_[29]\
    );
\cmd_buff_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => start_i,
      CLR => rst,
      D => cmd_i(2),
      Q => \cmd_buff_reg_n_0_[2]\
    );
\cmd_buff_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => start_i,
      CLR => rst,
      D => cmd_i(30),
      Q => \cmd_buff_reg_n_0_[30]\
    );
\cmd_buff_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => start_i,
      CLR => rst,
      D => cmd_i(31),
      Q => \cmd_buff_reg_n_0_[31]\
    );
\cmd_buff_reg[32]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => start_i,
      CLR => rst,
      D => cmd_i(32),
      Q => p_1_in(0)
    );
\cmd_buff_reg[33]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => start_i,
      CLR => rst,
      D => cmd_i(33),
      Q => p_1_in(1)
    );
\cmd_buff_reg[34]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => start_i,
      CLR => rst,
      D => cmd_i(34),
      Q => p_1_in(2)
    );
\cmd_buff_reg[35]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => start_i,
      CLR => rst,
      D => cmd_i(35),
      Q => p_1_in(3)
    );
\cmd_buff_reg[36]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => start_i,
      CLR => rst,
      D => cmd_i(36),
      Q => p_1_in(4)
    );
\cmd_buff_reg[37]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => start_i,
      CLR => rst,
      D => cmd_i(37),
      Q => p_1_in(5)
    );
\cmd_buff_reg[38]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => start_i,
      CLR => rst,
      D => cmd_i(38),
      Q => \cmd_buff_reg_n_0_[38]\
    );
\cmd_buff_reg[39]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => start_i,
      CLR => rst,
      D => cmd_i(39),
      Q => \cmd_buff_reg_n_0_[39]\
    );
\cmd_buff_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => start_i,
      CLR => rst,
      D => cmd_i(3),
      Q => \cmd_buff_reg_n_0_[3]\
    );
\cmd_buff_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => start_i,
      CLR => rst,
      D => cmd_i(4),
      Q => \cmd_buff_reg_n_0_[4]\
    );
\cmd_buff_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => start_i,
      CLR => rst,
      D => cmd_i(5),
      Q => \cmd_buff_reg_n_0_[5]\
    );
\cmd_buff_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => start_i,
      CLR => rst,
      D => cmd_i(6),
      Q => \cmd_buff_reg_n_0_[6]\
    );
\cmd_buff_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => start_i,
      CLR => rst,
      D => cmd_i(7),
      Q => \cmd_buff_reg_n_0_[7]\
    );
\cmd_buff_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => start_i,
      CLR => rst,
      D => cmd_i(8),
      Q => \cmd_buff_reg_n_0_[8]\
    );
\cmd_buff_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => start_i,
      CLR => rst,
      D => cmd_i(9),
      Q => \cmd_buff_reg_n_0_[9]\
    );
cmd_dat_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => sd_clk,
      CE => '1',
      D => cmd_dat_i,
      Q => p_2_in(127),
      R => '0'
    );
cmd_oe_o_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      I2 => \FSM_sequential_state_reg[2]_rep_n_0\,
      O => cmd_oe_o_i_1_n_0
    );
cmd_oe_o_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \counter_reg_n_0_[28]\,
      I1 => \counter_reg_n_0_[29]\,
      O => cmd_oe_o_i_10_n_0
    );
cmd_oe_o_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \counter_reg_n_0_[26]\,
      I1 => \counter_reg_n_0_[27]\,
      O => cmd_oe_o_i_11_n_0
    );
cmd_oe_o_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \counter_reg_n_0_[7]\,
      I1 => \counter_reg_n_0_[6]\,
      O => cmd_oe_o_i_12_n_0
    );
cmd_oe_o_i_13: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \counter_reg_n_0_[2]\,
      I1 => \counter_reg_n_0_[3]\,
      O => cmd_oe_o_i_13_n_0
    );
cmd_oe_o_i_14: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \counter_reg_n_0_[0]\,
      I1 => \counter_reg_n_0_[1]\,
      O => cmd_oe_o_i_14_n_0
    );
cmd_oe_o_i_15: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \counter_reg_n_0_[10]\,
      I1 => \counter_reg_n_0_[11]\,
      O => cmd_oe_o_i_15_n_0
    );
cmd_oe_o_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"080F"
    )
        port map (
      I0 => cmd_oe_o_i_3_n_0,
      I1 => state(1),
      I2 => \FSM_sequential_state_reg[2]_rep_n_0\,
      I3 => state(0),
      O => cmd_oe_o_i_2_n_0
    );
cmd_oe_o_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEFEEEEEEEEEEEE"
    )
        port map (
      I0 => crc_enable10_in,
      I1 => cmd_out_o_reg_i_6_n_0,
      I2 => cmd_oe_o_i_4_n_0,
      I3 => cmd_oe_o_i_5_n_0,
      I4 => cmd_oe_o_i_6_n_0,
      I5 => cmd_oe_o_i_7_n_0,
      O => cmd_oe_o_i_3_n_0
    );
cmd_oe_o_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFD"
    )
        port map (
      I0 => cmd_oe_o_i_8_n_0,
      I1 => \counter_reg_n_0_[16]\,
      I2 => \counter_reg_n_0_[17]\,
      I3 => cmd_oe_o_i_9_n_0,
      I4 => \counter_reg_n_0_[18]\,
      I5 => \counter_reg_n_0_[19]\,
      O => cmd_oe_o_i_4_n_0
    );
cmd_oe_o_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \counter_reg_n_0_[24]\,
      I1 => \counter_reg_n_0_[25]\,
      I2 => \counter_reg_n_0_[22]\,
      I3 => \counter_reg_n_0_[23]\,
      I4 => cmd_oe_o_i_10_n_0,
      I5 => cmd_oe_o_i_11_n_0,
      O => cmd_oe_o_i_5_n_0
    );
cmd_oe_o_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => cmd_oe_o_i_12_n_0,
      I1 => cmd_oe_o_i_13_n_0,
      I2 => \counter_reg_n_0_[14]\,
      I3 => \counter_reg_n_0_[15]\,
      I4 => \counter_reg_n_0_[12]\,
      I5 => \counter_reg_n_0_[13]\,
      O => cmd_oe_o_i_6_n_0
    );
cmd_oe_o_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \counter_reg_n_0_[4]\,
      I1 => \counter_reg_n_0_[5]\,
      I2 => cmd_oe_o_i_14_n_0,
      I3 => cmd_oe_o_i_15_n_0,
      I4 => \counter_reg_n_0_[8]\,
      I5 => \counter_reg_n_0_[9]\,
      O => cmd_oe_o_i_7_n_0
    );
cmd_oe_o_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[31]\,
      I1 => \counter_reg_n_0_[30]\,
      O => cmd_oe_o_i_8_n_0
    );
cmd_oe_o_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \counter_reg_n_0_[20]\,
      I1 => \counter_reg_n_0_[21]\,
      O => cmd_oe_o_i_9_n_0
    );
cmd_oe_o_reg: unisim.vcomponents.FDPE
     port map (
      C => sd_clk,
      CE => cmd_oe_o_i_1_n_0,
      D => cmd_oe_o_i_2_n_0,
      PRE => rst,
      Q => cmd_oe_o
    );
cmd_out_o_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[31]\,
      I1 => \counter_reg_n_0_[30]\,
      O => cmd_out_o_i_10_n_0
    );
cmd_out_o_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[29]\,
      I1 => \counter_reg_n_0_[28]\,
      O => cmd_out_o_i_11_n_0
    );
cmd_out_o_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[27]\,
      I1 => \counter_reg_n_0_[26]\,
      O => cmd_out_o_i_12_n_0
    );
cmd_out_o_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A00AC0C0C00C"
    )
        port map (
      I0 => cmd_out_o_i_26_n_0,
      I1 => cmd_out_o_i_27_n_0,
      I2 => \counter_reg_n_0_[5]\,
      I3 => \counter_reg_n_0_[3]\,
      I4 => \counter_reg_n_0_[4]\,
      I5 => \counter_reg_n_0_[2]\,
      O => cmd_out_o_i_13_n_0
    );
cmd_out_o_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAAFFF0CCAA00F0"
    )
        port map (
      I0 => cmd_out_o_i_28_n_0,
      I1 => cmd_out_o_i_29_n_0,
      I2 => cmd_out_o_i_30_n_0,
      I3 => \counter_reg_n_0_[3]\,
      I4 => \counter_reg_n_0_[2]\,
      I5 => cmd_out_o_i_31_n_0,
      O => cmd_out_o_i_14_n_0
    );
cmd_out_o_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAAFFF0CCAA00F0"
    )
        port map (
      I0 => cmd_out_o_i_32_n_0,
      I1 => cmd_out_o_i_33_n_0,
      I2 => cmd_out_o_i_34_n_0,
      I3 => \counter_reg_n_0_[3]\,
      I4 => \counter_reg_n_0_[2]\,
      I5 => cmd_out_o_i_35_n_0,
      O => cmd_out_o_i_15_n_0
    );
cmd_out_o_i_17: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[31]\,
      I1 => \counter_reg_n_0_[30]\,
      O => cmd_out_o_i_17_n_0
    );
cmd_out_o_i_18: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[29]\,
      I1 => \counter_reg_n_0_[28]\,
      O => cmd_out_o_i_18_n_0
    );
cmd_out_o_i_19: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[27]\,
      I1 => \counter_reg_n_0_[26]\,
      O => cmd_out_o_i_19_n_0
    );
cmd_out_o_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F6"
    )
        port map (
      I0 => state(0),
      I1 => state(1),
      I2 => \FSM_sequential_state_reg[2]_rep_n_0\,
      O => cmd_out_o_i_2_n_0
    );
cmd_out_o_i_20: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[25]\,
      I1 => \counter_reg_n_0_[24]\,
      O => cmd_out_o_i_20_n_0
    );
cmd_out_o_i_22: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[25]\,
      I1 => \counter_reg_n_0_[24]\,
      O => cmd_out_o_i_22_n_0
    );
cmd_out_o_i_23: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[23]\,
      I1 => \counter_reg_n_0_[22]\,
      O => cmd_out_o_i_23_n_0
    );
cmd_out_o_i_24: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[21]\,
      I1 => \counter_reg_n_0_[20]\,
      O => cmd_out_o_i_24_n_0
    );
cmd_out_o_i_25: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[19]\,
      I1 => \counter_reg_n_0_[18]\,
      O => cmd_out_o_i_25_n_0
    );
cmd_out_o_i_26: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAAFFF0CCAA00F0"
    )
        port map (
      I0 => p_1_in(2),
      I1 => p_1_in(0),
      I2 => p_1_in(3),
      I3 => \counter_reg_n_0_[1]\,
      I4 => \counter_reg_n_0_[0]\,
      I5 => p_1_in(1),
      O => cmd_out_o_i_26_n_0
    );
cmd_out_o_i_27: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAAFFF0CCAA00F0"
    )
        port map (
      I0 => \cmd_buff_reg_n_0_[38]\,
      I1 => p_1_in(4),
      I2 => \cmd_buff_reg_n_0_[39]\,
      I3 => \counter_reg_n_0_[1]\,
      I4 => \counter_reg_n_0_[0]\,
      I5 => p_1_in(5),
      O => cmd_out_o_i_27_n_0
    );
cmd_out_o_i_28: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAAFFF0CCAA00F0"
    )
        port map (
      I0 => \cmd_buff_reg_n_0_[2]\,
      I1 => \cmd_buff_reg_n_0_[0]\,
      I2 => \cmd_buff_reg_n_0_[3]\,
      I3 => \counter_reg_n_0_[1]\,
      I4 => \counter_reg_n_0_[0]\,
      I5 => \cmd_buff_reg_n_0_[1]\,
      O => cmd_out_o_i_28_n_0
    );
cmd_out_o_i_29: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAAFFF0CCAA00F0"
    )
        port map (
      I0 => \cmd_buff_reg_n_0_[10]\,
      I1 => \cmd_buff_reg_n_0_[8]\,
      I2 => \cmd_buff_reg_n_0_[11]\,
      I3 => \counter_reg_n_0_[1]\,
      I4 => \counter_reg_n_0_[0]\,
      I5 => \cmd_buff_reg_n_0_[9]\,
      O => cmd_out_o_i_29_n_0
    );
cmd_out_o_i_30: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAAFFF0CCAA00F0"
    )
        port map (
      I0 => \cmd_buff_reg_n_0_[6]\,
      I1 => \cmd_buff_reg_n_0_[4]\,
      I2 => \cmd_buff_reg_n_0_[7]\,
      I3 => \counter_reg_n_0_[1]\,
      I4 => \counter_reg_n_0_[0]\,
      I5 => \cmd_buff_reg_n_0_[5]\,
      O => cmd_out_o_i_30_n_0
    );
cmd_out_o_i_31: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAAFFF0CCAA00F0"
    )
        port map (
      I0 => \cmd_buff_reg_n_0_[14]\,
      I1 => \cmd_buff_reg_n_0_[12]\,
      I2 => \cmd_buff_reg_n_0_[15]\,
      I3 => \counter_reg_n_0_[1]\,
      I4 => \counter_reg_n_0_[0]\,
      I5 => \cmd_buff_reg_n_0_[13]\,
      O => cmd_out_o_i_31_n_0
    );
cmd_out_o_i_32: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAAFFF0CCAA00F0"
    )
        port map (
      I0 => \cmd_buff_reg_n_0_[18]\,
      I1 => \cmd_buff_reg_n_0_[16]\,
      I2 => \cmd_buff_reg_n_0_[19]\,
      I3 => \counter_reg_n_0_[1]\,
      I4 => \counter_reg_n_0_[0]\,
      I5 => \cmd_buff_reg_n_0_[17]\,
      O => cmd_out_o_i_32_n_0
    );
cmd_out_o_i_33: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAAFFF0CCAA00F0"
    )
        port map (
      I0 => \cmd_buff_reg_n_0_[26]\,
      I1 => \cmd_buff_reg_n_0_[24]\,
      I2 => \cmd_buff_reg_n_0_[27]\,
      I3 => \counter_reg_n_0_[1]\,
      I4 => \counter_reg_n_0_[0]\,
      I5 => \cmd_buff_reg_n_0_[25]\,
      O => cmd_out_o_i_33_n_0
    );
cmd_out_o_i_34: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAAFFF0CCAA00F0"
    )
        port map (
      I0 => \cmd_buff_reg_n_0_[22]\,
      I1 => \cmd_buff_reg_n_0_[20]\,
      I2 => \cmd_buff_reg_n_0_[23]\,
      I3 => \counter_reg_n_0_[1]\,
      I4 => \counter_reg_n_0_[0]\,
      I5 => \cmd_buff_reg_n_0_[21]\,
      O => cmd_out_o_i_34_n_0
    );
cmd_out_o_i_35: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAAFFF0CCAA00F0"
    )
        port map (
      I0 => \cmd_buff_reg_n_0_[30]\,
      I1 => \cmd_buff_reg_n_0_[28]\,
      I2 => \cmd_buff_reg_n_0_[31]\,
      I3 => \counter_reg_n_0_[1]\,
      I4 => \counter_reg_n_0_[0]\,
      I5 => \cmd_buff_reg_n_0_[29]\,
      O => cmd_out_o_i_35_n_0
    );
cmd_out_o_i_37: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[23]\,
      I1 => \counter_reg_n_0_[22]\,
      O => cmd_out_o_i_37_n_0
    );
cmd_out_o_i_38: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[21]\,
      I1 => \counter_reg_n_0_[20]\,
      O => cmd_out_o_i_38_n_0
    );
cmd_out_o_i_39: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[19]\,
      I1 => \counter_reg_n_0_[18]\,
      O => cmd_out_o_i_39_n_0
    );
cmd_out_o_i_40: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[17]\,
      I1 => \counter_reg_n_0_[16]\,
      O => cmd_out_o_i_40_n_0
    );
cmd_out_o_i_42: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[17]\,
      I1 => \counter_reg_n_0_[16]\,
      O => cmd_out_o_i_42_n_0
    );
cmd_out_o_i_43: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[15]\,
      I1 => \counter_reg_n_0_[14]\,
      O => cmd_out_o_i_43_n_0
    );
cmd_out_o_i_44: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[13]\,
      I1 => \counter_reg_n_0_[12]\,
      O => cmd_out_o_i_44_n_0
    );
cmd_out_o_i_45: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[11]\,
      I1 => \counter_reg_n_0_[10]\,
      O => cmd_out_o_i_45_n_0
    );
cmd_out_o_i_47: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[15]\,
      I1 => \counter_reg_n_0_[14]\,
      O => cmd_out_o_i_47_n_0
    );
cmd_out_o_i_48: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[13]\,
      I1 => \counter_reg_n_0_[12]\,
      O => cmd_out_o_i_48_n_0
    );
cmd_out_o_i_49: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[11]\,
      I1 => \counter_reg_n_0_[10]\,
      O => cmd_out_o_i_49_n_0
    );
cmd_out_o_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABFEAABEABEAAAAA"
    )
        port map (
      I0 => cmd_out_o_i_13_n_0,
      I1 => \counter_reg_n_0_[3]\,
      I2 => \counter_reg_n_0_[4]\,
      I3 => \counter_reg_n_0_[5]\,
      I4 => cmd_out_o_i_14_n_0,
      I5 => cmd_out_o_i_15_n_0,
      O => cmd_out_o_i_5_n_0
    );
cmd_out_o_i_50: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[9]\,
      I1 => \counter_reg_n_0_[8]\,
      O => cmd_out_o_i_50_n_0
    );
cmd_out_o_i_51: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[5]\,
      O => cmd_out_o_i_51_n_0
    );
cmd_out_o_i_52: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[3]\,
      O => cmd_out_o_i_52_n_0
    );
cmd_out_o_i_53: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[9]\,
      I1 => \counter_reg_n_0_[8]\,
      O => cmd_out_o_i_53_n_0
    );
cmd_out_o_i_54: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[6]\,
      I1 => \counter_reg_n_0_[7]\,
      O => cmd_out_o_i_54_n_0
    );
cmd_out_o_i_55: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \counter_reg_n_0_[5]\,
      I1 => \counter_reg_n_0_[4]\,
      O => cmd_out_o_i_55_n_0
    );
cmd_out_o_i_56: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \counter_reg_n_0_[3]\,
      I1 => \counter_reg_n_0_[2]\,
      O => cmd_out_o_i_56_n_0
    );
cmd_out_o_i_57: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[5]\,
      O => cmd_out_o_i_57_n_0
    );
cmd_out_o_i_58: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \counter_reg_n_0_[2]\,
      I1 => \counter_reg_n_0_[3]\,
      O => cmd_out_o_i_58_n_0
    );
cmd_out_o_i_59: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \counter_reg_n_0_[0]\,
      I1 => \counter_reg_n_0_[1]\,
      O => cmd_out_o_i_59_n_0
    );
cmd_out_o_i_60: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[6]\,
      I1 => \counter_reg_n_0_[7]\,
      O => cmd_out_o_i_60_n_0
    );
cmd_out_o_i_61: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \counter_reg_n_0_[5]\,
      I1 => \counter_reg_n_0_[4]\,
      O => cmd_out_o_i_61_n_0
    );
cmd_out_o_i_62: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \counter_reg_n_0_[3]\,
      I1 => \counter_reg_n_0_[2]\,
      O => cmd_out_o_i_62_n_0
    );
cmd_out_o_i_63: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \counter_reg_n_0_[1]\,
      I1 => \counter_reg_n_0_[0]\,
      O => cmd_out_o_i_63_n_0
    );
cmd_out_o_reg: unisim.vcomponents.FDPE
     port map (
      C => sd_clk,
      CE => '1',
      D => CRC_7_n_1,
      PRE => rst,
      Q => \^cmd_out_o\
    );
cmd_out_o_reg_i_16: unisim.vcomponents.CARRY4
     port map (
      CI => cmd_out_o_reg_i_36_n_0,
      CO(3) => cmd_out_o_reg_i_16_n_0,
      CO(2) => cmd_out_o_reg_i_16_n_1,
      CO(1) => cmd_out_o_reg_i_16_n_2,
      CO(0) => cmd_out_o_reg_i_16_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_cmd_out_o_reg_i_16_O_UNCONNECTED(3 downto 0),
      S(3) => cmd_out_o_i_37_n_0,
      S(2) => cmd_out_o_i_38_n_0,
      S(1) => cmd_out_o_i_39_n_0,
      S(0) => cmd_out_o_i_40_n_0
    );
cmd_out_o_reg_i_21: unisim.vcomponents.CARRY4
     port map (
      CI => cmd_out_o_reg_i_41_n_0,
      CO(3) => cmd_out_o_reg_i_21_n_0,
      CO(2) => cmd_out_o_reg_i_21_n_1,
      CO(1) => cmd_out_o_reg_i_21_n_2,
      CO(0) => cmd_out_o_reg_i_21_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_cmd_out_o_reg_i_21_O_UNCONNECTED(3 downto 0),
      S(3) => cmd_out_o_i_42_n_0,
      S(2) => cmd_out_o_i_43_n_0,
      S(1) => cmd_out_o_i_44_n_0,
      S(0) => cmd_out_o_i_45_n_0
    );
cmd_out_o_reg_i_36: unisim.vcomponents.CARRY4
     port map (
      CI => cmd_out_o_reg_i_46_n_0,
      CO(3) => cmd_out_o_reg_i_36_n_0,
      CO(2) => cmd_out_o_reg_i_36_n_1,
      CO(1) => cmd_out_o_reg_i_36_n_2,
      CO(0) => cmd_out_o_reg_i_36_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_cmd_out_o_reg_i_36_O_UNCONNECTED(3 downto 0),
      S(3) => cmd_out_o_i_47_n_0,
      S(2) => cmd_out_o_i_48_n_0,
      S(1) => cmd_out_o_i_49_n_0,
      S(0) => cmd_out_o_i_50_n_0
    );
cmd_out_o_reg_i_4: unisim.vcomponents.CARRY4
     port map (
      CI => cmd_out_o_reg_i_9_n_0,
      CO(3) => NLW_cmd_out_o_reg_i_4_CO_UNCONNECTED(3),
      CO(2) => crc_enable10_in,
      CO(1) => cmd_out_o_reg_i_4_n_2,
      CO(0) => cmd_out_o_reg_i_4_n_3,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \counter_reg_n_0_[31]\,
      DI(1 downto 0) => B"00",
      O(3 downto 0) => NLW_cmd_out_o_reg_i_4_O_UNCONNECTED(3 downto 0),
      S(3) => '0',
      S(2) => cmd_out_o_i_10_n_0,
      S(1) => cmd_out_o_i_11_n_0,
      S(0) => cmd_out_o_i_12_n_0
    );
cmd_out_o_reg_i_41: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => cmd_out_o_reg_i_41_n_0,
      CO(2) => cmd_out_o_reg_i_41_n_1,
      CO(1) => cmd_out_o_reg_i_41_n_2,
      CO(0) => cmd_out_o_reg_i_41_n_3,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => cmd_out_o_i_51_n_0,
      DI(0) => cmd_out_o_i_52_n_0,
      O(3 downto 0) => NLW_cmd_out_o_reg_i_41_O_UNCONNECTED(3 downto 0),
      S(3) => cmd_out_o_i_53_n_0,
      S(2) => cmd_out_o_i_54_n_0,
      S(1) => cmd_out_o_i_55_n_0,
      S(0) => cmd_out_o_i_56_n_0
    );
cmd_out_o_reg_i_46: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => cmd_out_o_reg_i_46_n_0,
      CO(2) => cmd_out_o_reg_i_46_n_1,
      CO(1) => cmd_out_o_reg_i_46_n_2,
      CO(0) => cmd_out_o_reg_i_46_n_3,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => cmd_out_o_i_57_n_0,
      DI(1) => cmd_out_o_i_58_n_0,
      DI(0) => cmd_out_o_i_59_n_0,
      O(3 downto 0) => NLW_cmd_out_o_reg_i_46_O_UNCONNECTED(3 downto 0),
      S(3) => cmd_out_o_i_60_n_0,
      S(2) => cmd_out_o_i_61_n_0,
      S(1) => cmd_out_o_i_62_n_0,
      S(0) => cmd_out_o_i_63_n_0
    );
cmd_out_o_reg_i_6: unisim.vcomponents.CARRY4
     port map (
      CI => cmd_out_o_reg_i_16_n_0,
      CO(3) => cmd_out_o_reg_i_6_n_0,
      CO(2) => cmd_out_o_reg_i_6_n_1,
      CO(1) => cmd_out_o_reg_i_6_n_2,
      CO(0) => cmd_out_o_reg_i_6_n_3,
      CYINIT => '0',
      DI(3) => \counter_reg_n_0_[31]\,
      DI(2 downto 0) => B"000",
      O(3 downto 0) => NLW_cmd_out_o_reg_i_6_O_UNCONNECTED(3 downto 0),
      S(3) => cmd_out_o_i_17_n_0,
      S(2) => cmd_out_o_i_18_n_0,
      S(1) => cmd_out_o_i_19_n_0,
      S(0) => cmd_out_o_i_20_n_0
    );
cmd_out_o_reg_i_9: unisim.vcomponents.CARRY4
     port map (
      CI => cmd_out_o_reg_i_21_n_0,
      CO(3) => cmd_out_o_reg_i_9_n_0,
      CO(2) => cmd_out_o_reg_i_9_n_1,
      CO(1) => cmd_out_o_reg_i_9_n_2,
      CO(0) => cmd_out_o_reg_i_9_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_cmd_out_o_reg_i_9_O_UNCONNECTED(3 downto 0),
      S(3) => cmd_out_o_i_22_n_0,
      S(2) => cmd_out_o_i_23_n_0,
      S(1) => cmd_out_o_i_24_n_0,
      S(0) => cmd_out_o_i_25_n_0
    );
\counter[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1523"
    )
        port map (
      I0 => state(1),
      I1 => \counter_reg_n_0_[0]\,
      I2 => state(0),
      I3 => \FSM_sequential_state_reg[2]_rep_n_0\,
      O => counter(0)
    );
\counter[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2282"
    )
        port map (
      I0 => in26(10),
      I1 => \FSM_sequential_state_reg[2]_rep_n_0\,
      I2 => state(0),
      I3 => state(1),
      O => counter(10)
    );
\counter[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2282"
    )
        port map (
      I0 => in26(11),
      I1 => \FSM_sequential_state_reg[2]_rep_n_0\,
      I2 => state(0),
      I3 => state(1),
      O => counter(11)
    );
\counter[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2282"
    )
        port map (
      I0 => in26(12),
      I1 => \FSM_sequential_state_reg[2]_rep_n_0\,
      I2 => state(0),
      I3 => state(1),
      O => counter(12)
    );
\counter[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2282"
    )
        port map (
      I0 => in26(13),
      I1 => \FSM_sequential_state_reg[2]_rep_n_0\,
      I2 => state(0),
      I3 => state(1),
      O => counter(13)
    );
\counter[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2282"
    )
        port map (
      I0 => in26(14),
      I1 => \FSM_sequential_state_reg[2]_rep_n_0\,
      I2 => state(0),
      I3 => state(1),
      O => counter(14)
    );
\counter[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2282"
    )
        port map (
      I0 => in26(15),
      I1 => \FSM_sequential_state_reg[2]_rep_n_0\,
      I2 => state(0),
      I3 => state(1),
      O => counter(15)
    );
\counter[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2282"
    )
        port map (
      I0 => in26(16),
      I1 => \FSM_sequential_state_reg[2]_rep_n_0\,
      I2 => state(0),
      I3 => state(1),
      O => counter(16)
    );
\counter[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2282"
    )
        port map (
      I0 => in26(17),
      I1 => \FSM_sequential_state_reg[2]_rep_n_0\,
      I2 => state(0),
      I3 => state(1),
      O => counter(17)
    );
\counter[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2282"
    )
        port map (
      I0 => in26(18),
      I1 => \FSM_sequential_state_reg[2]_rep_n_0\,
      I2 => state(0),
      I3 => state(1),
      O => counter(18)
    );
\counter[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2282"
    )
        port map (
      I0 => in26(19),
      I1 => \FSM_sequential_state_reg[2]_rep_n_0\,
      I2 => state(0),
      I3 => state(1),
      O => counter(19)
    );
\counter[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2282"
    )
        port map (
      I0 => in26(1),
      I1 => \FSM_sequential_state_reg[2]_rep_n_0\,
      I2 => state(0),
      I3 => state(1),
      O => counter(1)
    );
\counter[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2282"
    )
        port map (
      I0 => in26(20),
      I1 => \FSM_sequential_state_reg[2]_rep_n_0\,
      I2 => state(0),
      I3 => state(1),
      O => counter(20)
    );
\counter[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2282"
    )
        port map (
      I0 => in26(21),
      I1 => \FSM_sequential_state_reg[2]_rep_n_0\,
      I2 => state(0),
      I3 => state(1),
      O => counter(21)
    );
\counter[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2282"
    )
        port map (
      I0 => in26(22),
      I1 => \FSM_sequential_state_reg[2]_rep_n_0\,
      I2 => state(0),
      I3 => state(1),
      O => counter(22)
    );
\counter[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2282"
    )
        port map (
      I0 => in26(23),
      I1 => \FSM_sequential_state_reg[2]_rep_n_0\,
      I2 => state(0),
      I3 => state(1),
      O => counter(23)
    );
\counter[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2282"
    )
        port map (
      I0 => in26(24),
      I1 => \FSM_sequential_state_reg[2]_rep_n_0\,
      I2 => state(0),
      I3 => state(1),
      O => counter(24)
    );
\counter[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2282"
    )
        port map (
      I0 => in26(25),
      I1 => \FSM_sequential_state_reg[2]_rep_n_0\,
      I2 => state(0),
      I3 => state(1),
      O => counter(25)
    );
\counter[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2282"
    )
        port map (
      I0 => in26(26),
      I1 => \FSM_sequential_state_reg[2]_rep_n_0\,
      I2 => state(0),
      I3 => state(1),
      O => counter(26)
    );
\counter[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2282"
    )
        port map (
      I0 => in26(27),
      I1 => \FSM_sequential_state_reg[2]_rep_n_0\,
      I2 => state(0),
      I3 => state(1),
      O => counter(27)
    );
\counter[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2282"
    )
        port map (
      I0 => in26(28),
      I1 => \FSM_sequential_state_reg[2]_rep_n_0\,
      I2 => state(0),
      I3 => state(1),
      O => counter(28)
    );
\counter[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2282"
    )
        port map (
      I0 => in26(29),
      I1 => \FSM_sequential_state_reg[2]_rep_n_0\,
      I2 => state(0),
      I3 => state(1),
      O => counter(29)
    );
\counter[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2282"
    )
        port map (
      I0 => in26(2),
      I1 => \FSM_sequential_state_reg[2]_rep_n_0\,
      I2 => state(0),
      I3 => state(1),
      O => counter(2)
    );
\counter[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2282"
    )
        port map (
      I0 => in26(30),
      I1 => \FSM_sequential_state_reg[2]_rep_n_0\,
      I2 => state(0),
      I3 => state(1),
      O => counter(30)
    );
\counter[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2282"
    )
        port map (
      I0 => in26(31),
      I1 => \FSM_sequential_state_reg[2]_rep_n_0\,
      I2 => state(0),
      I3 => state(1),
      O => counter(31)
    );
\counter[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2282"
    )
        port map (
      I0 => in26(3),
      I1 => \FSM_sequential_state_reg[2]_rep_n_0\,
      I2 => state(0),
      I3 => state(1),
      O => counter(3)
    );
\counter[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2282"
    )
        port map (
      I0 => in26(4),
      I1 => \FSM_sequential_state_reg[2]_rep_n_0\,
      I2 => state(0),
      I3 => state(1),
      O => counter(4)
    );
\counter[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2282"
    )
        port map (
      I0 => in26(5),
      I1 => \FSM_sequential_state_reg[2]_rep_n_0\,
      I2 => state(0),
      I3 => state(1),
      O => counter(5)
    );
\counter[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2282"
    )
        port map (
      I0 => in26(6),
      I1 => \FSM_sequential_state_reg[2]_rep_n_0\,
      I2 => state(0),
      I3 => state(1),
      O => counter(6)
    );
\counter[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2282"
    )
        port map (
      I0 => in26(7),
      I1 => \FSM_sequential_state_reg[2]_rep_n_0\,
      I2 => state(0),
      I3 => state(1),
      O => counter(7)
    );
\counter[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2282"
    )
        port map (
      I0 => in26(8),
      I1 => \FSM_sequential_state_reg[2]_rep_n_0\,
      I2 => state(0),
      I3 => state(1),
      O => counter(8)
    );
\counter[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2282"
    )
        port map (
      I0 => in26(9),
      I1 => \FSM_sequential_state_reg[2]_rep_n_0\,
      I2 => state(0),
      I3 => state(1),
      O => counter(9)
    );
\counter_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => cmd_oe_o_i_1_n_0,
      CLR => rst,
      D => counter(0),
      Q => \counter_reg_n_0_[0]\
    );
\counter_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => cmd_oe_o_i_1_n_0,
      CLR => rst,
      D => counter(10),
      Q => \counter_reg_n_0_[10]\
    );
\counter_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => cmd_oe_o_i_1_n_0,
      CLR => rst,
      D => counter(11),
      Q => \counter_reg_n_0_[11]\
    );
\counter_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => cmd_oe_o_i_1_n_0,
      CLR => rst,
      D => counter(12),
      Q => \counter_reg_n_0_[12]\
    );
\counter_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[8]_i_2_n_0\,
      CO(3) => \counter_reg[12]_i_2_n_0\,
      CO(2) => \counter_reg[12]_i_2_n_1\,
      CO(1) => \counter_reg[12]_i_2_n_2\,
      CO(0) => \counter_reg[12]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in26(12 downto 9),
      S(3) => \counter_reg_n_0_[12]\,
      S(2) => \counter_reg_n_0_[11]\,
      S(1) => \counter_reg_n_0_[10]\,
      S(0) => \counter_reg_n_0_[9]\
    );
\counter_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => cmd_oe_o_i_1_n_0,
      CLR => rst,
      D => counter(13),
      Q => \counter_reg_n_0_[13]\
    );
\counter_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => cmd_oe_o_i_1_n_0,
      CLR => rst,
      D => counter(14),
      Q => \counter_reg_n_0_[14]\
    );
\counter_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => cmd_oe_o_i_1_n_0,
      CLR => rst,
      D => counter(15),
      Q => \counter_reg_n_0_[15]\
    );
\counter_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => cmd_oe_o_i_1_n_0,
      CLR => rst,
      D => counter(16),
      Q => \counter_reg_n_0_[16]\
    );
\counter_reg[16]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[12]_i_2_n_0\,
      CO(3) => \counter_reg[16]_i_2_n_0\,
      CO(2) => \counter_reg[16]_i_2_n_1\,
      CO(1) => \counter_reg[16]_i_2_n_2\,
      CO(0) => \counter_reg[16]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in26(16 downto 13),
      S(3) => \counter_reg_n_0_[16]\,
      S(2) => \counter_reg_n_0_[15]\,
      S(1) => \counter_reg_n_0_[14]\,
      S(0) => \counter_reg_n_0_[13]\
    );
\counter_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => cmd_oe_o_i_1_n_0,
      CLR => rst,
      D => counter(17),
      Q => \counter_reg_n_0_[17]\
    );
\counter_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => cmd_oe_o_i_1_n_0,
      CLR => rst,
      D => counter(18),
      Q => \counter_reg_n_0_[18]\
    );
\counter_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => cmd_oe_o_i_1_n_0,
      CLR => rst,
      D => counter(19),
      Q => \counter_reg_n_0_[19]\
    );
\counter_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => cmd_oe_o_i_1_n_0,
      CLR => rst,
      D => counter(1),
      Q => \counter_reg_n_0_[1]\
    );
\counter_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => cmd_oe_o_i_1_n_0,
      CLR => rst,
      D => counter(20),
      Q => \counter_reg_n_0_[20]\
    );
\counter_reg[20]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[16]_i_2_n_0\,
      CO(3) => \counter_reg[20]_i_2_n_0\,
      CO(2) => \counter_reg[20]_i_2_n_1\,
      CO(1) => \counter_reg[20]_i_2_n_2\,
      CO(0) => \counter_reg[20]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in26(20 downto 17),
      S(3) => \counter_reg_n_0_[20]\,
      S(2) => \counter_reg_n_0_[19]\,
      S(1) => \counter_reg_n_0_[18]\,
      S(0) => \counter_reg_n_0_[17]\
    );
\counter_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => cmd_oe_o_i_1_n_0,
      CLR => rst,
      D => counter(21),
      Q => \counter_reg_n_0_[21]\
    );
\counter_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => cmd_oe_o_i_1_n_0,
      CLR => rst,
      D => counter(22),
      Q => \counter_reg_n_0_[22]\
    );
\counter_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => cmd_oe_o_i_1_n_0,
      CLR => rst,
      D => counter(23),
      Q => \counter_reg_n_0_[23]\
    );
\counter_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => cmd_oe_o_i_1_n_0,
      CLR => rst,
      D => counter(24),
      Q => \counter_reg_n_0_[24]\
    );
\counter_reg[24]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[20]_i_2_n_0\,
      CO(3) => \counter_reg[24]_i_2_n_0\,
      CO(2) => \counter_reg[24]_i_2_n_1\,
      CO(1) => \counter_reg[24]_i_2_n_2\,
      CO(0) => \counter_reg[24]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in26(24 downto 21),
      S(3) => \counter_reg_n_0_[24]\,
      S(2) => \counter_reg_n_0_[23]\,
      S(1) => \counter_reg_n_0_[22]\,
      S(0) => \counter_reg_n_0_[21]\
    );
\counter_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => cmd_oe_o_i_1_n_0,
      CLR => rst,
      D => counter(25),
      Q => \counter_reg_n_0_[25]\
    );
\counter_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => cmd_oe_o_i_1_n_0,
      CLR => rst,
      D => counter(26),
      Q => \counter_reg_n_0_[26]\
    );
\counter_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => cmd_oe_o_i_1_n_0,
      CLR => rst,
      D => counter(27),
      Q => \counter_reg_n_0_[27]\
    );
\counter_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => cmd_oe_o_i_1_n_0,
      CLR => rst,
      D => counter(28),
      Q => \counter_reg_n_0_[28]\
    );
\counter_reg[28]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[24]_i_2_n_0\,
      CO(3) => \counter_reg[28]_i_2_n_0\,
      CO(2) => \counter_reg[28]_i_2_n_1\,
      CO(1) => \counter_reg[28]_i_2_n_2\,
      CO(0) => \counter_reg[28]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in26(28 downto 25),
      S(3) => \counter_reg_n_0_[28]\,
      S(2) => \counter_reg_n_0_[27]\,
      S(1) => \counter_reg_n_0_[26]\,
      S(0) => \counter_reg_n_0_[25]\
    );
\counter_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => cmd_oe_o_i_1_n_0,
      CLR => rst,
      D => counter(29),
      Q => \counter_reg_n_0_[29]\
    );
\counter_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => cmd_oe_o_i_1_n_0,
      CLR => rst,
      D => counter(2),
      Q => \counter_reg_n_0_[2]\
    );
\counter_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => cmd_oe_o_i_1_n_0,
      CLR => rst,
      D => counter(30),
      Q => \counter_reg_n_0_[30]\
    );
\counter_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => cmd_oe_o_i_1_n_0,
      CLR => rst,
      D => counter(31),
      Q => \counter_reg_n_0_[31]\
    );
\counter_reg[31]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[28]_i_2_n_0\,
      CO(3 downto 2) => \NLW_counter_reg[31]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \counter_reg[31]_i_2_n_2\,
      CO(0) => \counter_reg[31]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_counter_reg[31]_i_2_O_UNCONNECTED\(3),
      O(2 downto 0) => in26(31 downto 29),
      S(3) => '0',
      S(2) => \counter_reg_n_0_[31]\,
      S(1) => \counter_reg_n_0_[30]\,
      S(0) => \counter_reg_n_0_[29]\
    );
\counter_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => cmd_oe_o_i_1_n_0,
      CLR => rst,
      D => counter(3),
      Q => \counter_reg_n_0_[3]\
    );
\counter_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => cmd_oe_o_i_1_n_0,
      CLR => rst,
      D => counter(4),
      Q => \counter_reg_n_0_[4]\
    );
\counter_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \counter_reg[4]_i_2_n_0\,
      CO(2) => \counter_reg[4]_i_2_n_1\,
      CO(1) => \counter_reg[4]_i_2_n_2\,
      CO(0) => \counter_reg[4]_i_2_n_3\,
      CYINIT => \counter_reg_n_0_[0]\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in26(4 downto 1),
      S(3) => \counter_reg_n_0_[4]\,
      S(2) => \counter_reg_n_0_[3]\,
      S(1) => \counter_reg_n_0_[2]\,
      S(0) => \counter_reg_n_0_[1]\
    );
\counter_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => cmd_oe_o_i_1_n_0,
      CLR => rst,
      D => counter(5),
      Q => \counter_reg_n_0_[5]\
    );
\counter_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => cmd_oe_o_i_1_n_0,
      CLR => rst,
      D => counter(6),
      Q => \counter_reg_n_0_[6]\
    );
\counter_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => cmd_oe_o_i_1_n_0,
      CLR => rst,
      D => counter(7),
      Q => \counter_reg_n_0_[7]\
    );
\counter_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => cmd_oe_o_i_1_n_0,
      CLR => rst,
      D => counter(8),
      Q => \counter_reg_n_0_[8]\
    );
\counter_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[4]_i_2_n_0\,
      CO(3) => \counter_reg[8]_i_2_n_0\,
      CO(2) => \counter_reg[8]_i_2_n_1\,
      CO(1) => \counter_reg[8]_i_2_n_2\,
      CO(0) => \counter_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in26(8 downto 5),
      S(3) => \counter_reg_n_0_[8]\,
      S(2) => \counter_reg_n_0_[7]\,
      S(1) => \counter_reg_n_0_[6]\,
      S(0) => \counter_reg_n_0_[5]\
    );
\counter_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => cmd_oe_o_i_1_n_0,
      CLR => rst,
      D => counter(9),
      Q => \counter_reg_n_0_[9]\
    );
crc_bit_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAFFFFFFEA0000"
    )
        port map (
      I0 => crc_bit_i_2_n_0,
      I1 => crc_bit_i_3_n_0,
      I2 => cmd_out_o_i_5_n_0,
      I3 => crc_bit_i_4_n_0,
      I4 => crc_bit_i_5_n_0,
      I5 => crc_bit_reg_n_0,
      O => crc_bit_i_1_n_0
    );
crc_bit_i_10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1555EAAA"
    )
        port map (
      I0 => \counter_reg_n_0_[3]\,
      I1 => \counter_reg_n_0_[1]\,
      I2 => \counter_reg_n_0_[0]\,
      I3 => \counter_reg_n_0_[2]\,
      I4 => \counter_reg_n_0_[4]\,
      O => crc_bit_i_10_n_0
    );
crc_bit_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88C0C088C088C088"
    )
        port map (
      I0 => crc_bit_i_22_n_0,
      I1 => crc_bit_i_9_n_0,
      I2 => crc_bit_i_23_n_0,
      I3 => \counter_reg_n_0_[2]\,
      I4 => \counter_reg_n_0_[0]\,
      I5 => \counter_reg_n_0_[1]\,
      O => crc_bit_i_11_n_0
    );
crc_bit_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFC0AFCFA0C0A0"
    )
        port map (
      I0 => \cmd_buff_reg_n_0_[21]\,
      I1 => \cmd_buff_reg_n_0_[23]\,
      I2 => \counter_reg_n_0_[0]\,
      I3 => \counter_reg_n_0_[1]\,
      I4 => \cmd_buff_reg_n_0_[20]\,
      I5 => \cmd_buff_reg_n_0_[22]\,
      O => crc_bit_i_12_n_0
    );
crc_bit_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFC0AFCFA0C0A0"
    )
        port map (
      I0 => \cmd_buff_reg_n_0_[29]\,
      I1 => \cmd_buff_reg_n_0_[31]\,
      I2 => \counter_reg_n_0_[0]\,
      I3 => \counter_reg_n_0_[1]\,
      I4 => \cmd_buff_reg_n_0_[28]\,
      I5 => \cmd_buff_reg_n_0_[30]\,
      O => crc_bit_i_13_n_0
    );
crc_bit_i_14: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \counter_reg_n_0_[1]\,
      I1 => \counter_reg_n_0_[0]\,
      I2 => \counter_reg_n_0_[2]\,
      O => crc_bit_i_14_n_0
    );
crc_bit_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \counter_reg_n_0_[2]\,
      I1 => \counter_reg_n_0_[0]\,
      I2 => \counter_reg_n_0_[1]\,
      I3 => \counter_reg_n_0_[3]\,
      O => crc_bit_i_15_n_0
    );
crc_bit_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFC0AFCFA0C0A0"
    )
        port map (
      I0 => \cmd_buff_reg_n_0_[17]\,
      I1 => \cmd_buff_reg_n_0_[19]\,
      I2 => \counter_reg_n_0_[0]\,
      I3 => \counter_reg_n_0_[1]\,
      I4 => \cmd_buff_reg_n_0_[16]\,
      I5 => \cmd_buff_reg_n_0_[18]\,
      O => crc_bit_i_16_n_0
    );
crc_bit_i_17: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFC0AFCFA0C0A0"
    )
        port map (
      I0 => \cmd_buff_reg_n_0_[25]\,
      I1 => \cmd_buff_reg_n_0_[27]\,
      I2 => \counter_reg_n_0_[0]\,
      I3 => \counter_reg_n_0_[1]\,
      I4 => \cmd_buff_reg_n_0_[24]\,
      I5 => \cmd_buff_reg_n_0_[26]\,
      O => crc_bit_i_17_n_0
    );
crc_bit_i_18: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFC0AFCFA0C0A0"
    )
        port map (
      I0 => \cmd_buff_reg_n_0_[5]\,
      I1 => \cmd_buff_reg_n_0_[7]\,
      I2 => \counter_reg_n_0_[0]\,
      I3 => \counter_reg_n_0_[1]\,
      I4 => \cmd_buff_reg_n_0_[4]\,
      I5 => \cmd_buff_reg_n_0_[6]\,
      O => crc_bit_i_18_n_0
    );
crc_bit_i_19: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFC0AFCFA0C0A0"
    )
        port map (
      I0 => \cmd_buff_reg_n_0_[13]\,
      I1 => \cmd_buff_reg_n_0_[15]\,
      I2 => \counter_reg_n_0_[0]\,
      I3 => \counter_reg_n_0_[1]\,
      I4 => \cmd_buff_reg_n_0_[12]\,
      I5 => \cmd_buff_reg_n_0_[14]\,
      O => crc_bit_i_19_n_0
    );
crc_bit_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_2_in(127),
      I1 => state(1),
      O => crc_bit_i_2_n_0
    );
crc_bit_i_20: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFC0AFCFA0C0A0"
    )
        port map (
      I0 => \cmd_buff_reg_n_0_[1]\,
      I1 => \cmd_buff_reg_n_0_[3]\,
      I2 => \counter_reg_n_0_[0]\,
      I3 => \counter_reg_n_0_[1]\,
      I4 => \cmd_buff_reg_n_0_[0]\,
      I5 => \cmd_buff_reg_n_0_[2]\,
      O => crc_bit_i_20_n_0
    );
crc_bit_i_21: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFC0AFCFA0C0A0"
    )
        port map (
      I0 => \cmd_buff_reg_n_0_[9]\,
      I1 => \cmd_buff_reg_n_0_[11]\,
      I2 => \counter_reg_n_0_[0]\,
      I3 => \counter_reg_n_0_[1]\,
      I4 => \cmd_buff_reg_n_0_[8]\,
      I5 => \cmd_buff_reg_n_0_[10]\,
      O => crc_bit_i_21_n_0
    );
crc_bit_i_22: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFC0AFCFA0C0A0"
    )
        port map (
      I0 => p_1_in(5),
      I1 => \cmd_buff_reg_n_0_[39]\,
      I2 => \counter_reg_n_0_[0]\,
      I3 => \counter_reg_n_0_[1]\,
      I4 => p_1_in(4),
      I5 => \cmd_buff_reg_n_0_[38]\,
      O => crc_bit_i_22_n_0
    );
crc_bit_i_23: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFC0AFCFA0C0A0"
    )
        port map (
      I0 => p_1_in(1),
      I1 => p_1_in(3),
      I2 => \counter_reg_n_0_[0]\,
      I3 => \counter_reg_n_0_[1]\,
      I4 => p_1_in(0),
      I5 => p_1_in(2),
      O => crc_bit_i_23_n_0
    );
crc_bit_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      O => crc_bit_i_3_n_0
    );
crc_bit_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA008800A0"
    )
        port map (
      I0 => crc_bit_i_6_n_0,
      I1 => crc_bit_i_7_n_0,
      I2 => crc_bit_i_8_n_0,
      I3 => crc_bit_i_9_n_0,
      I4 => crc_bit_i_10_n_0,
      I5 => crc_bit_i_11_n_0,
      O => crc_bit_i_4_n_0
    );
crc_bit_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"008F008FF0000000"
    )
        port map (
      I0 => crc_enable10_in,
      I1 => crc_enable1,
      I2 => state(0),
      I3 => \FSM_sequential_state_reg[2]_rep_n_0\,
      I4 => crc_enable11_in,
      I5 => state(1),
      O => crc_bit_i_5_n_0
    );
crc_bit_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      O => crc_bit_i_6_n_0
    );
crc_bit_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => crc_bit_i_12_n_0,
      I1 => crc_bit_i_13_n_0,
      I2 => crc_bit_i_14_n_0,
      I3 => crc_bit_i_15_n_0,
      I4 => crc_bit_i_16_n_0,
      I5 => crc_bit_i_17_n_0,
      O => crc_bit_i_7_n_0
    );
crc_bit_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => crc_bit_i_18_n_0,
      I1 => crc_bit_i_19_n_0,
      I2 => crc_bit_i_14_n_0,
      I3 => crc_bit_i_15_n_0,
      I4 => crc_bit_i_20_n_0,
      I5 => crc_bit_i_21_n_0,
      O => crc_bit_i_8_n_0
    );
crc_bit_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAAA00001555"
    )
        port map (
      I0 => \counter_reg_n_0_[4]\,
      I1 => \counter_reg_n_0_[2]\,
      I2 => \counter_reg_n_0_[0]\,
      I3 => \counter_reg_n_0_[1]\,
      I4 => \counter_reg_n_0_[3]\,
      I5 => \counter_reg_n_0_[5]\,
      O => crc_bit_i_9_n_0
    );
crc_bit_reg: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => crc_bit_i_1_n_0,
      Q => crc_bit_reg_n_0
    );
crc_enable_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888FFFFF888F0000"
    )
        port map (
      I0 => crc_enable0,
      I1 => crc_enable_i_3_n_0,
      I2 => \FSM_sequential_state_reg[2]_rep_n_0\,
      I3 => state(0),
      I4 => crc_enable_i_4_n_0,
      I5 => crc_enable_reg_n_0,
      O => crc_enable_i_1_n_0
    );
crc_enable_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \counter_reg_n_0_[26]\,
      I1 => \counter_reg_n_0_[27]\,
      O => crc_enable_i_10_n_0
    );
crc_enable_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[31]\,
      I1 => \counter_reg_n_0_[30]\,
      O => crc_enable_i_11_n_0
    );
crc_enable_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[29]\,
      I1 => \counter_reg_n_0_[28]\,
      O => crc_enable_i_12_n_0
    );
crc_enable_i_13: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[27]\,
      I1 => \counter_reg_n_0_[26]\,
      O => crc_enable_i_13_n_0
    );
crc_enable_i_15: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[31]\,
      I1 => \counter_reg_n_0_[30]\,
      O => crc_enable_i_15_n_0
    );
crc_enable_i_16: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[29]\,
      I1 => \counter_reg_n_0_[28]\,
      O => crc_enable_i_16_n_0
    );
crc_enable_i_17: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[27]\,
      I1 => \counter_reg_n_0_[26]\,
      O => crc_enable_i_17_n_0
    );
crc_enable_i_18: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[25]\,
      I1 => \counter_reg_n_0_[24]\,
      O => crc_enable_i_18_n_0
    );
crc_enable_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => resp_len(6),
      I1 => resp_len(5),
      I2 => crc_enable_reg_i_5_n_1,
      O => crc_enable0
    );
crc_enable_i_20: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \counter_reg_n_0_[24]\,
      I1 => \counter_reg_n_0_[25]\,
      O => crc_enable_i_20_n_0
    );
crc_enable_i_21: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \counter_reg_n_0_[22]\,
      I1 => \counter_reg_n_0_[23]\,
      O => crc_enable_i_21_n_0
    );
crc_enable_i_22: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \counter_reg_n_0_[20]\,
      I1 => \counter_reg_n_0_[21]\,
      O => crc_enable_i_22_n_0
    );
crc_enable_i_23: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \counter_reg_n_0_[18]\,
      I1 => \counter_reg_n_0_[19]\,
      O => crc_enable_i_23_n_0
    );
crc_enable_i_24: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[25]\,
      I1 => \counter_reg_n_0_[24]\,
      O => crc_enable_i_24_n_0
    );
crc_enable_i_25: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[23]\,
      I1 => \counter_reg_n_0_[22]\,
      O => crc_enable_i_25_n_0
    );
crc_enable_i_26: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[21]\,
      I1 => \counter_reg_n_0_[20]\,
      O => crc_enable_i_26_n_0
    );
crc_enable_i_27: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[19]\,
      I1 => \counter_reg_n_0_[18]\,
      O => crc_enable_i_27_n_0
    );
crc_enable_i_29: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[23]\,
      I1 => \counter_reg_n_0_[22]\,
      O => crc_enable_i_29_n_0
    );
crc_enable_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => state(1),
      I1 => crc_enable11_in,
      I2 => \FSM_sequential_state_reg[2]_rep_n_0\,
      I3 => state(0),
      O => crc_enable_i_3_n_0
    );
crc_enable_i_30: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[21]\,
      I1 => \counter_reg_n_0_[20]\,
      O => crc_enable_i_30_n_0
    );
crc_enable_i_31: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[19]\,
      I1 => \counter_reg_n_0_[18]\,
      O => crc_enable_i_31_n_0
    );
crc_enable_i_32: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[17]\,
      I1 => \counter_reg_n_0_[16]\,
      O => crc_enable_i_32_n_0
    );
crc_enable_i_34: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \counter_reg_n_0_[16]\,
      I1 => \counter_reg_n_0_[17]\,
      O => crc_enable_i_34_n_0
    );
crc_enable_i_35: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \counter_reg_n_0_[14]\,
      I1 => \counter_reg_n_0_[15]\,
      O => crc_enable_i_35_n_0
    );
crc_enable_i_36: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \counter_reg_n_0_[12]\,
      I1 => \counter_reg_n_0_[13]\,
      O => crc_enable_i_36_n_0
    );
crc_enable_i_37: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \counter_reg_n_0_[10]\,
      I1 => \counter_reg_n_0_[11]\,
      O => crc_enable_i_37_n_0
    );
crc_enable_i_38: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[17]\,
      I1 => \counter_reg_n_0_[16]\,
      O => crc_enable_i_38_n_0
    );
crc_enable_i_39: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[15]\,
      I1 => \counter_reg_n_0_[14]\,
      O => crc_enable_i_39_n_0
    );
crc_enable_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDEEFDEEFFEEFDEE"
    )
        port map (
      I0 => state(0),
      I1 => \FSM_sequential_state_reg[2]_rep_n_0\,
      I2 => cmd_out_o_reg_i_6_n_0,
      I3 => state(1),
      I4 => crc_enable10_in,
      I5 => crc_enable1,
      O => crc_enable_i_4_n_0
    );
crc_enable_i_40: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[13]\,
      I1 => \counter_reg_n_0_[12]\,
      O => crc_enable_i_40_n_0
    );
crc_enable_i_41: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[11]\,
      I1 => \counter_reg_n_0_[10]\,
      O => crc_enable_i_41_n_0
    );
crc_enable_i_43: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[15]\,
      I1 => \counter_reg_n_0_[14]\,
      O => crc_enable_i_43_n_0
    );
crc_enable_i_44: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[13]\,
      I1 => \counter_reg_n_0_[12]\,
      O => crc_enable_i_44_n_0
    );
crc_enable_i_45: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[11]\,
      I1 => \counter_reg_n_0_[10]\,
      O => crc_enable_i_45_n_0
    );
crc_enable_i_46: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[9]\,
      I1 => \counter_reg_n_0_[8]\,
      O => crc_enable_i_46_n_0
    );
crc_enable_i_47: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \counter_reg_n_0_[8]\,
      I1 => \counter_reg_n_0_[9]\,
      O => crc_enable_i_47_n_0
    );
crc_enable_i_48: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \counter_reg_n_0_[7]\,
      I1 => \counter_reg_n_0_[6]\,
      O => crc_enable_i_48_n_0
    );
crc_enable_i_49: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \counter_reg_n_0_[4]\,
      I1 => \counter_reg_n_0_[5]\,
      O => crc_enable_i_49_n_0
    );
crc_enable_i_50: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[9]\,
      I1 => \counter_reg_n_0_[8]\,
      O => crc_enable_i_50_n_0
    );
crc_enable_i_51: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[6]\,
      I1 => \counter_reg_n_0_[7]\,
      O => crc_enable_i_51_n_0
    );
crc_enable_i_52: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[5]\,
      I1 => \counter_reg_n_0_[4]\,
      O => crc_enable_i_52_n_0
    );
crc_enable_i_53: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \counter_reg_n_0_[2]\,
      I1 => \counter_reg_n_0_[3]\,
      O => crc_enable_i_53_n_0
    );
crc_enable_i_54: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[5]\,
      O => crc_enable_i_54_n_0
    );
crc_enable_i_55: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[3]\,
      I1 => \counter_reg_n_0_[2]\,
      O => crc_enable_i_55_n_0
    );
crc_enable_i_56: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \counter_reg_n_0_[0]\,
      I1 => \counter_reg_n_0_[1]\,
      O => crc_enable_i_56_n_0
    );
crc_enable_i_57: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[6]\,
      I1 => \counter_reg_n_0_[7]\,
      O => crc_enable_i_57_n_0
    );
crc_enable_i_58: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \counter_reg_n_0_[5]\,
      I1 => \counter_reg_n_0_[4]\,
      O => crc_enable_i_58_n_0
    );
crc_enable_i_59: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \counter_reg_n_0_[2]\,
      I1 => \counter_reg_n_0_[3]\,
      O => crc_enable_i_59_n_0
    );
crc_enable_i_60: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \counter_reg_n_0_[1]\,
      I1 => \counter_reg_n_0_[0]\,
      O => crc_enable_i_60_n_0
    );
crc_enable_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \counter_reg_n_0_[30]\,
      I1 => \counter_reg_n_0_[31]\,
      O => crc_enable_i_8_n_0
    );
crc_enable_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \counter_reg_n_0_[28]\,
      I1 => \counter_reg_n_0_[29]\,
      O => crc_enable_i_9_n_0
    );
crc_enable_reg: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => crc_enable_i_1_n_0,
      Q => crc_enable_reg_n_0
    );
crc_enable_reg_i_14: unisim.vcomponents.CARRY4
     port map (
      CI => crc_enable_reg_i_28_n_0,
      CO(3) => crc_enable_reg_i_14_n_0,
      CO(2) => crc_enable_reg_i_14_n_1,
      CO(1) => crc_enable_reg_i_14_n_2,
      CO(0) => crc_enable_reg_i_14_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_crc_enable_reg_i_14_O_UNCONNECTED(3 downto 0),
      S(3) => crc_enable_i_29_n_0,
      S(2) => crc_enable_i_30_n_0,
      S(1) => crc_enable_i_31_n_0,
      S(0) => crc_enable_i_32_n_0
    );
crc_enable_reg_i_19: unisim.vcomponents.CARRY4
     port map (
      CI => crc_enable_reg_i_33_n_0,
      CO(3) => crc_enable_reg_i_19_n_0,
      CO(2) => crc_enable_reg_i_19_n_1,
      CO(1) => crc_enable_reg_i_19_n_2,
      CO(0) => crc_enable_reg_i_19_n_3,
      CYINIT => '0',
      DI(3) => crc_enable_i_34_n_0,
      DI(2) => crc_enable_i_35_n_0,
      DI(1) => crc_enable_i_36_n_0,
      DI(0) => crc_enable_i_37_n_0,
      O(3 downto 0) => NLW_crc_enable_reg_i_19_O_UNCONNECTED(3 downto 0),
      S(3) => crc_enable_i_38_n_0,
      S(2) => crc_enable_i_39_n_0,
      S(1) => crc_enable_i_40_n_0,
      S(0) => crc_enable_i_41_n_0
    );
crc_enable_reg_i_28: unisim.vcomponents.CARRY4
     port map (
      CI => crc_enable_reg_i_42_n_0,
      CO(3) => crc_enable_reg_i_28_n_0,
      CO(2) => crc_enable_reg_i_28_n_1,
      CO(1) => crc_enable_reg_i_28_n_2,
      CO(0) => crc_enable_reg_i_28_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_crc_enable_reg_i_28_O_UNCONNECTED(3 downto 0),
      S(3) => crc_enable_i_43_n_0,
      S(2) => crc_enable_i_44_n_0,
      S(1) => crc_enable_i_45_n_0,
      S(0) => crc_enable_i_46_n_0
    );
crc_enable_reg_i_33: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => crc_enable_reg_i_33_n_0,
      CO(2) => crc_enable_reg_i_33_n_1,
      CO(1) => crc_enable_reg_i_33_n_2,
      CO(0) => crc_enable_reg_i_33_n_3,
      CYINIT => '0',
      DI(3) => crc_enable_i_47_n_0,
      DI(2) => crc_enable_i_48_n_0,
      DI(1) => crc_enable_i_49_n_0,
      DI(0) => \counter_reg_n_0_[3]\,
      O(3 downto 0) => NLW_crc_enable_reg_i_33_O_UNCONNECTED(3 downto 0),
      S(3) => crc_enable_i_50_n_0,
      S(2) => crc_enable_i_51_n_0,
      S(1) => crc_enable_i_52_n_0,
      S(0) => crc_enable_i_53_n_0
    );
crc_enable_reg_i_42: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => crc_enable_reg_i_42_n_0,
      CO(2) => crc_enable_reg_i_42_n_1,
      CO(1) => crc_enable_reg_i_42_n_2,
      CO(0) => crc_enable_reg_i_42_n_3,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => crc_enable_i_54_n_0,
      DI(1) => crc_enable_i_55_n_0,
      DI(0) => crc_enable_i_56_n_0,
      O(3 downto 0) => NLW_crc_enable_reg_i_42_O_UNCONNECTED(3 downto 0),
      S(3) => crc_enable_i_57_n_0,
      S(2) => crc_enable_i_58_n_0,
      S(1) => crc_enable_i_59_n_0,
      S(0) => crc_enable_i_60_n_0
    );
crc_enable_reg_i_5: unisim.vcomponents.CARRY4
     port map (
      CI => crc_enable_reg_i_7_n_0,
      CO(3) => NLW_crc_enable_reg_i_5_CO_UNCONNECTED(3),
      CO(2) => crc_enable_reg_i_5_n_1,
      CO(1) => crc_enable_reg_i_5_n_2,
      CO(0) => crc_enable_reg_i_5_n_3,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => crc_enable_i_8_n_0,
      DI(1) => crc_enable_i_9_n_0,
      DI(0) => crc_enable_i_10_n_0,
      O(3 downto 0) => NLW_crc_enable_reg_i_5_O_UNCONNECTED(3 downto 0),
      S(3) => '0',
      S(2) => crc_enable_i_11_n_0,
      S(1) => crc_enable_i_12_n_0,
      S(0) => crc_enable_i_13_n_0
    );
crc_enable_reg_i_6: unisim.vcomponents.CARRY4
     port map (
      CI => crc_enable_reg_i_14_n_0,
      CO(3) => crc_enable1,
      CO(2) => crc_enable_reg_i_6_n_1,
      CO(1) => crc_enable_reg_i_6_n_2,
      CO(0) => crc_enable_reg_i_6_n_3,
      CYINIT => '0',
      DI(3) => \counter_reg_n_0_[31]\,
      DI(2 downto 0) => B"000",
      O(3 downto 0) => NLW_crc_enable_reg_i_6_O_UNCONNECTED(3 downto 0),
      S(3) => crc_enable_i_15_n_0,
      S(2) => crc_enable_i_16_n_0,
      S(1) => crc_enable_i_17_n_0,
      S(0) => crc_enable_i_18_n_0
    );
crc_enable_reg_i_7: unisim.vcomponents.CARRY4
     port map (
      CI => crc_enable_reg_i_19_n_0,
      CO(3) => crc_enable_reg_i_7_n_0,
      CO(2) => crc_enable_reg_i_7_n_1,
      CO(1) => crc_enable_reg_i_7_n_2,
      CO(0) => crc_enable_reg_i_7_n_3,
      CYINIT => '0',
      DI(3) => crc_enable_i_20_n_0,
      DI(2) => crc_enable_i_21_n_0,
      DI(1) => crc_enable_i_22_n_0,
      DI(0) => crc_enable_i_23_n_0,
      O(3 downto 0) => NLW_crc_enable_reg_i_7_O_UNCONNECTED(3 downto 0),
      S(3) => crc_enable_i_24_n_0,
      S(2) => crc_enable_i_25_n_0,
      S(1) => crc_enable_i_26_n_0,
      S(0) => crc_enable_i_27_n_0
    );
\crc_in[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEBFFFF00280000"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \counter_reg_n_0_[0]\,
      I2 => resp_len(5),
      I3 => crc_in1(2),
      I4 => \crc_in[5]_i_2_n_0\,
      I5 => \crc_in_reg_n_0_[0]\,
      O => \crc_in[0]_i_1_n_0\
    );
\crc_in[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFEFFFF20020000"
    )
        port map (
      I0 => p_2_in(127),
      I1 => crc_in1(2),
      I2 => \counter_reg_n_0_[0]\,
      I3 => resp_len(5),
      I4 => \crc_in[5]_i_2_n_0\,
      I5 => \crc_in_reg_n_0_[1]\,
      O => \crc_in[1]_i_1_n_0\
    );
\crc_in[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFF00080000"
    )
        port map (
      I0 => p_2_in(127),
      I1 => crc_in1(1),
      I2 => crc_in1(2),
      I3 => crc_in1(0),
      I4 => \crc_in[6]_i_5_n_0\,
      I5 => \crc_in_reg_n_0_[2]\,
      O => \crc_in[2]_i_1_n_0\
    );
\crc_in[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFF00800000"
    )
        port map (
      I0 => p_2_in(127),
      I1 => crc_in1(1),
      I2 => crc_in1(0),
      I3 => crc_in1(2),
      I4 => \crc_in[6]_i_5_n_0\,
      I5 => \crc_in_reg_n_0_[3]\,
      O => \crc_in[3]_i_1_n_0\
    );
\crc_in[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EBFFFFFF28000000"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \counter_reg_n_0_[0]\,
      I2 => resp_len(5),
      I3 => crc_in1(2),
      I4 => \crc_in[5]_i_2_n_0\,
      I5 => \crc_in_reg_n_0_[4]\,
      O => \crc_in[4]_i_1_n_0\
    );
\crc_in[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BEFFFFFF82000000"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \counter_reg_n_0_[0]\,
      I2 => resp_len(5),
      I3 => crc_in1(2),
      I4 => \crc_in[5]_i_2_n_0\,
      I5 => \crc_in_reg_n_0_[5]\,
      O => \crc_in[5]_i_1_n_0\
    );
\crc_in[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002000000"
    )
        port map (
      I0 => crc_ok_reg_i_4_n_0,
      I1 => crc_enable11_in,
      I2 => state(1),
      I3 => \FSM_sequential_state_reg[2]_rep_n_0\,
      I4 => state(0),
      I5 => crc_in1(1),
      O => \crc_in[5]_i_2_n_0\
    );
\crc_in[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFF00800000"
    )
        port map (
      I0 => p_2_in(127),
      I1 => crc_in1(1),
      I2 => crc_in1(2),
      I3 => crc_in1(0),
      I4 => \crc_in[6]_i_5_n_0\,
      I5 => \crc_in_reg_n_0_[6]\,
      O => \crc_in[6]_i_1_n_0\
    );
\crc_in[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \counter_reg_n_0_[0]\,
      I1 => resp_len(5),
      I2 => \counter_reg_n_0_[1]\,
      O => crc_in1(1)
    );
\crc_in[6]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"807F"
    )
        port map (
      I0 => \counter_reg_n_0_[1]\,
      I1 => \counter_reg_n_0_[0]\,
      I2 => resp_len(5),
      I3 => \counter_reg_n_0_[2]\,
      O => crc_in1(2)
    );
\crc_in[6]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \counter_reg_n_0_[0]\,
      I1 => resp_len(5),
      O => crc_in1(0)
    );
\crc_in[6]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080000"
    )
        port map (
      I0 => state(0),
      I1 => \FSM_sequential_state_reg[2]_rep_n_0\,
      I2 => state(1),
      I3 => crc_enable11_in,
      I4 => crc_ok_reg_i_4_n_0,
      O => \crc_in[6]_i_5_n_0\
    );
\crc_in_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => \crc_in[0]_i_1_n_0\,
      Q => \crc_in_reg_n_0_[0]\
    );
\crc_in_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => \crc_in[1]_i_1_n_0\,
      Q => \crc_in_reg_n_0_[1]\
    );
\crc_in_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => \crc_in[2]_i_1_n_0\,
      Q => \crc_in_reg_n_0_[2]\
    );
\crc_in_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => \crc_in[3]_i_1_n_0\,
      Q => \crc_in_reg_n_0_[3]\
    );
\crc_in_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => \crc_in[4]_i_1_n_0\,
      Q => \crc_in_reg_n_0_[4]\
    );
\crc_in_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => \crc_in[5]_i_1_n_0\,
      Q => \crc_in_reg_n_0_[5]\
    );
\crc_in_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => \crc_in[6]_i_1_n_0\,
      Q => \crc_in_reg_n_0_[6]\
    );
crc_ok_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => crc_in2(29),
      I1 => crc_in2(28),
      O => crc_ok_i_10_n_0
    );
crc_ok_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => crc_in2(27),
      I1 => crc_in2(26),
      O => crc_ok_i_11_n_0
    );
crc_ok_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => crc_in2(25),
      I1 => crc_in2(24),
      O => crc_ok_i_12_n_0
    );
crc_ok_i_14: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => crc_in2(23),
      I1 => crc_in2(22),
      O => crc_ok_i_14_n_0
    );
crc_ok_i_15: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => crc_in2(21),
      I1 => crc_in2(20),
      O => crc_ok_i_15_n_0
    );
crc_ok_i_16: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => crc_in2(19),
      I1 => crc_in2(18),
      O => crc_ok_i_16_n_0
    );
crc_ok_i_17: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => crc_in2(17),
      I1 => crc_in2(16),
      O => crc_ok_i_17_n_0
    );
crc_ok_i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[31]\,
      O => crc_ok_i_19_n_0
    );
crc_ok_i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[30]\,
      O => crc_ok_i_20_n_0
    );
crc_ok_i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[29]\,
      O => crc_ok_i_21_n_0
    );
crc_ok_i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[28]\,
      O => crc_ok_i_22_n_0
    );
crc_ok_i_24: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => crc_in2(15),
      I1 => crc_in2(14),
      O => crc_ok_i_24_n_0
    );
crc_ok_i_25: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => crc_in2(13),
      I1 => crc_in2(12),
      O => crc_ok_i_25_n_0
    );
crc_ok_i_26: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => crc_in2(11),
      I1 => crc_in2(10),
      O => crc_ok_i_26_n_0
    );
crc_ok_i_27: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => crc_in2(9),
      I1 => crc_in2(8),
      O => crc_ok_i_27_n_0
    );
crc_ok_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => state(1),
      I1 => \FSM_sequential_state_reg[2]_rep_n_0\,
      O => crc_ok_i_3_n_0
    );
crc_ok_i_30: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[27]\,
      O => crc_ok_i_30_n_0
    );
crc_ok_i_31: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[26]\,
      O => crc_ok_i_31_n_0
    );
crc_ok_i_32: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[25]\,
      O => crc_ok_i_32_n_0
    );
crc_ok_i_33: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[24]\,
      O => crc_ok_i_33_n_0
    );
crc_ok_i_34: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => crc_in2(3),
      I1 => crc_in2(2),
      O => crc_ok_i_34_n_0
    );
crc_ok_i_35: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => crc_in2(1),
      I1 => crc_in2(0),
      O => crc_ok_i_35_n_0
    );
crc_ok_i_36: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => crc_in2(7),
      I1 => crc_in2(6),
      O => crc_ok_i_36_n_0
    );
crc_ok_i_37: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => crc_in2(5),
      I1 => crc_in2(4),
      O => crc_ok_i_37_n_0
    );
crc_ok_i_38: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => crc_in2(2),
      I1 => crc_in2(3),
      O => crc_ok_i_38_n_0
    );
crc_ok_i_39: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => crc_in2(0),
      I1 => crc_in2(1),
      O => crc_ok_i_39_n_0
    );
crc_ok_i_42: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[23]\,
      O => crc_ok_i_42_n_0
    );
crc_ok_i_43: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[22]\,
      O => crc_ok_i_43_n_0
    );
crc_ok_i_44: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[21]\,
      O => crc_ok_i_44_n_0
    );
crc_ok_i_45: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[20]\,
      O => crc_ok_i_45_n_0
    );
crc_ok_i_46: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[19]\,
      O => crc_ok_i_46_n_0
    );
crc_ok_i_47: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[18]\,
      O => crc_ok_i_47_n_0
    );
crc_ok_i_48: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[17]\,
      O => crc_ok_i_48_n_0
    );
crc_ok_i_49: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[16]\,
      O => crc_ok_i_49_n_0
    );
crc_ok_i_52: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[15]\,
      O => crc_ok_i_52_n_0
    );
crc_ok_i_53: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[14]\,
      O => crc_ok_i_53_n_0
    );
crc_ok_i_54: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[13]\,
      O => crc_ok_i_54_n_0
    );
crc_ok_i_55: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[12]\,
      O => crc_ok_i_55_n_0
    );
crc_ok_i_56: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[11]\,
      O => crc_ok_i_56_n_0
    );
crc_ok_i_57: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[10]\,
      O => crc_ok_i_57_n_0
    );
crc_ok_i_58: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[9]\,
      O => crc_ok_i_58_n_0
    );
crc_ok_i_59: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[8]\,
      O => crc_ok_i_59_n_0
    );
crc_ok_i_60: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \counter_reg_n_0_[3]\,
      I1 => resp_len(6),
      O => crc_ok_i_60_n_0
    );
crc_ok_i_61: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \counter_reg_n_0_[2]\,
      I1 => resp_len(5),
      O => crc_ok_i_61_n_0
    );
crc_ok_i_62: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \counter_reg_n_0_[1]\,
      I1 => resp_len(5),
      O => crc_ok_i_62_n_0
    );
crc_ok_i_63: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \counter_reg_n_0_[0]\,
      I1 => resp_len(5),
      O => crc_ok_i_63_n_0
    );
crc_ok_i_64: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[7]\,
      O => crc_ok_i_64_n_0
    );
crc_ok_i_65: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \counter_reg_n_0_[6]\,
      I1 => resp_len(6),
      O => crc_ok_i_65_n_0
    );
crc_ok_i_66: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \counter_reg_n_0_[5]\,
      I1 => resp_len(5),
      O => crc_ok_i_66_n_0
    );
crc_ok_i_67: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \counter_reg_n_0_[4]\,
      I1 => resp_len(6),
      O => crc_ok_i_67_n_0
    );
crc_ok_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => crc_in2(31),
      I1 => crc_in2(30),
      O => crc_ok_i_9_n_0
    );
crc_ok_o_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_sequential_state_reg_n_0_[2]\,
      I1 => crc_ok_reg_n_0,
      O => crc_ok_o_i_1_n_0
    );
crc_ok_o_reg: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_o[119]_i_1_n_0\,
      CLR => rst,
      D => crc_ok_o_i_1_n_0,
      Q => crc_ok_o
    );
crc_ok_reg: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => CRC_7_n_0,
      Q => crc_ok_reg_n_0
    );
crc_ok_reg_i_13: unisim.vcomponents.CARRY4
     port map (
      CI => crc_ok_reg_i_23_n_0,
      CO(3) => crc_ok_reg_i_13_n_0,
      CO(2) => crc_ok_reg_i_13_n_1,
      CO(1) => crc_ok_reg_i_13_n_2,
      CO(0) => crc_ok_reg_i_13_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_crc_ok_reg_i_13_O_UNCONNECTED(3 downto 0),
      S(3) => crc_ok_i_24_n_0,
      S(2) => crc_ok_i_25_n_0,
      S(1) => crc_ok_i_26_n_0,
      S(0) => crc_ok_i_27_n_0
    );
crc_ok_reg_i_18: unisim.vcomponents.CARRY4
     port map (
      CI => crc_ok_reg_i_28_n_0,
      CO(3) => crc_ok_reg_i_18_n_0,
      CO(2) => crc_ok_reg_i_18_n_1,
      CO(1) => crc_ok_reg_i_18_n_2,
      CO(0) => crc_ok_reg_i_18_n_3,
      CYINIT => '0',
      DI(3) => \counter_reg_n_0_[27]\,
      DI(2) => \counter_reg_n_0_[26]\,
      DI(1) => \counter_reg_n_0_[25]\,
      DI(0) => \counter_reg_n_0_[24]\,
      O(3 downto 0) => crc_in2(27 downto 24),
      S(3) => crc_ok_i_30_n_0,
      S(2) => crc_ok_i_31_n_0,
      S(1) => crc_ok_i_32_n_0,
      S(0) => crc_ok_i_33_n_0
    );
crc_ok_reg_i_23: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => crc_ok_reg_i_23_n_0,
      CO(2) => crc_ok_reg_i_23_n_1,
      CO(1) => crc_ok_reg_i_23_n_2,
      CO(0) => crc_ok_reg_i_23_n_3,
      CYINIT => '1',
      DI(3 downto 2) => B"00",
      DI(1) => crc_ok_i_34_n_0,
      DI(0) => crc_ok_i_35_n_0,
      O(3 downto 0) => NLW_crc_ok_reg_i_23_O_UNCONNECTED(3 downto 0),
      S(3) => crc_ok_i_36_n_0,
      S(2) => crc_ok_i_37_n_0,
      S(1) => crc_ok_i_38_n_0,
      S(0) => crc_ok_i_39_n_0
    );
crc_ok_reg_i_28: unisim.vcomponents.CARRY4
     port map (
      CI => crc_ok_reg_i_29_n_0,
      CO(3) => crc_ok_reg_i_28_n_0,
      CO(2) => crc_ok_reg_i_28_n_1,
      CO(1) => crc_ok_reg_i_28_n_2,
      CO(0) => crc_ok_reg_i_28_n_3,
      CYINIT => '0',
      DI(3) => \counter_reg_n_0_[23]\,
      DI(2) => \counter_reg_n_0_[22]\,
      DI(1) => \counter_reg_n_0_[21]\,
      DI(0) => \counter_reg_n_0_[20]\,
      O(3 downto 0) => crc_in2(23 downto 20),
      S(3) => crc_ok_i_42_n_0,
      S(2) => crc_ok_i_43_n_0,
      S(1) => crc_ok_i_44_n_0,
      S(0) => crc_ok_i_45_n_0
    );
crc_ok_reg_i_29: unisim.vcomponents.CARRY4
     port map (
      CI => crc_ok_reg_i_40_n_0,
      CO(3) => crc_ok_reg_i_29_n_0,
      CO(2) => crc_ok_reg_i_29_n_1,
      CO(1) => crc_ok_reg_i_29_n_2,
      CO(0) => crc_ok_reg_i_29_n_3,
      CYINIT => '0',
      DI(3) => \counter_reg_n_0_[19]\,
      DI(2) => \counter_reg_n_0_[18]\,
      DI(1) => \counter_reg_n_0_[17]\,
      DI(0) => \counter_reg_n_0_[16]\,
      O(3 downto 0) => crc_in2(19 downto 16),
      S(3) => crc_ok_i_46_n_0,
      S(2) => crc_ok_i_47_n_0,
      S(1) => crc_ok_i_48_n_0,
      S(0) => crc_ok_i_49_n_0
    );
crc_ok_reg_i_4: unisim.vcomponents.CARRY4
     port map (
      CI => crc_ok_reg_i_7_n_0,
      CO(3) => crc_ok_reg_i_4_n_0,
      CO(2) => crc_ok_reg_i_4_n_1,
      CO(1) => crc_ok_reg_i_4_n_2,
      CO(0) => crc_ok_reg_i_4_n_3,
      CYINIT => '0',
      DI(3) => crc_in2(31),
      DI(2 downto 0) => B"000",
      O(3 downto 0) => NLW_crc_ok_reg_i_4_O_UNCONNECTED(3 downto 0),
      S(3) => crc_ok_i_9_n_0,
      S(2) => crc_ok_i_10_n_0,
      S(1) => crc_ok_i_11_n_0,
      S(0) => crc_ok_i_12_n_0
    );
crc_ok_reg_i_40: unisim.vcomponents.CARRY4
     port map (
      CI => crc_ok_reg_i_41_n_0,
      CO(3) => crc_ok_reg_i_40_n_0,
      CO(2) => crc_ok_reg_i_40_n_1,
      CO(1) => crc_ok_reg_i_40_n_2,
      CO(0) => crc_ok_reg_i_40_n_3,
      CYINIT => '0',
      DI(3) => \counter_reg_n_0_[15]\,
      DI(2) => \counter_reg_n_0_[14]\,
      DI(1) => \counter_reg_n_0_[13]\,
      DI(0) => \counter_reg_n_0_[12]\,
      O(3 downto 0) => crc_in2(15 downto 12),
      S(3) => crc_ok_i_52_n_0,
      S(2) => crc_ok_i_53_n_0,
      S(1) => crc_ok_i_54_n_0,
      S(0) => crc_ok_i_55_n_0
    );
crc_ok_reg_i_41: unisim.vcomponents.CARRY4
     port map (
      CI => crc_ok_reg_i_51_n_0,
      CO(3) => crc_ok_reg_i_41_n_0,
      CO(2) => crc_ok_reg_i_41_n_1,
      CO(1) => crc_ok_reg_i_41_n_2,
      CO(0) => crc_ok_reg_i_41_n_3,
      CYINIT => '0',
      DI(3) => \counter_reg_n_0_[11]\,
      DI(2) => \counter_reg_n_0_[10]\,
      DI(1) => \counter_reg_n_0_[9]\,
      DI(0) => \counter_reg_n_0_[8]\,
      O(3 downto 0) => crc_in2(11 downto 8),
      S(3) => crc_ok_i_56_n_0,
      S(2) => crc_ok_i_57_n_0,
      S(1) => crc_ok_i_58_n_0,
      S(0) => crc_ok_i_59_n_0
    );
crc_ok_reg_i_50: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => crc_ok_reg_i_50_n_0,
      CO(2) => crc_ok_reg_i_50_n_1,
      CO(1) => crc_ok_reg_i_50_n_2,
      CO(0) => crc_ok_reg_i_50_n_3,
      CYINIT => '1',
      DI(3) => \counter_reg_n_0_[3]\,
      DI(2) => \counter_reg_n_0_[2]\,
      DI(1) => \counter_reg_n_0_[1]\,
      DI(0) => \counter_reg_n_0_[0]\,
      O(3 downto 0) => crc_in2(3 downto 0),
      S(3) => crc_ok_i_60_n_0,
      S(2) => crc_ok_i_61_n_0,
      S(1) => crc_ok_i_62_n_0,
      S(0) => crc_ok_i_63_n_0
    );
crc_ok_reg_i_51: unisim.vcomponents.CARRY4
     port map (
      CI => crc_ok_reg_i_50_n_0,
      CO(3) => crc_ok_reg_i_51_n_0,
      CO(2) => crc_ok_reg_i_51_n_1,
      CO(1) => crc_ok_reg_i_51_n_2,
      CO(0) => crc_ok_reg_i_51_n_3,
      CYINIT => '0',
      DI(3) => \counter_reg_n_0_[7]\,
      DI(2) => \counter_reg_n_0_[6]\,
      DI(1) => \counter_reg_n_0_[5]\,
      DI(0) => \counter_reg_n_0_[4]\,
      O(3 downto 0) => crc_in2(7 downto 4),
      S(3) => crc_ok_i_64_n_0,
      S(2) => crc_ok_i_65_n_0,
      S(1) => crc_ok_i_66_n_0,
      S(0) => crc_ok_i_67_n_0
    );
crc_ok_reg_i_7: unisim.vcomponents.CARRY4
     port map (
      CI => crc_ok_reg_i_13_n_0,
      CO(3) => crc_ok_reg_i_7_n_0,
      CO(2) => crc_ok_reg_i_7_n_1,
      CO(1) => crc_ok_reg_i_7_n_2,
      CO(0) => crc_ok_reg_i_7_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_crc_ok_reg_i_7_O_UNCONNECTED(3 downto 0),
      S(3) => crc_ok_i_14_n_0,
      S(2) => crc_ok_i_15_n_0,
      S(1) => crc_ok_i_16_n_0,
      S(0) => crc_ok_i_17_n_0
    );
crc_ok_reg_i_8: unisim.vcomponents.CARRY4
     port map (
      CI => crc_ok_reg_i_18_n_0,
      CO(3) => NLW_crc_ok_reg_i_8_CO_UNCONNECTED(3),
      CO(2) => crc_ok_reg_i_8_n_1,
      CO(1) => crc_ok_reg_i_8_n_2,
      CO(0) => crc_ok_reg_i_8_n_3,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \counter_reg_n_0_[30]\,
      DI(1) => \counter_reg_n_0_[29]\,
      DI(0) => \counter_reg_n_0_[28]\,
      O(3 downto 0) => crc_in2(31 downto 28),
      S(3) => crc_ok_i_19_n_0,
      S(2) => crc_ok_i_20_n_0,
      S(1) => crc_ok_i_21_n_0,
      S(0) => crc_ok_i_22_n_0
    );
crc_rst_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DBD2"
    )
        port map (
      I0 => state(0),
      I1 => state(1),
      I2 => \FSM_sequential_state_reg[2]_rep_n_0\,
      I3 => crc_rst_reg_n_0,
      O => crc_rst_i_1_n_0
    );
crc_rst_reg: unisim.vcomponents.FDPE
     port map (
      C => sd_clk,
      CE => '1',
      D => crc_rst_i_1_n_0,
      PRE => rst,
      Q => crc_rst_reg_n_0
    );
finish_o_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBA0"
    )
        port map (
      I0 => \FSM_sequential_state_reg[2]_rep_n_0\,
      I1 => state(0),
      I2 => state(1),
      I3 => \^finish_o\,
      O => finish_o_i_1_n_0
    );
finish_o_reg: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => finish_o_i_1_n_0,
      Q => \^finish_o\
    );
index_ok_o_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000000"
    )
        port map (
      I0 => p_1_in(4),
      I1 => p_0_in(4),
      I2 => \FSM_sequential_state_reg_n_0_[2]\,
      I3 => index_ok_o_i_2_n_0,
      I4 => index_ok_o_i_3_n_0,
      O => index_ok_o_i_1_n_0
    );
index_ok_o_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_1_in(5),
      I1 => p_0_in(5),
      I2 => p_1_in(3),
      I3 => p_0_in(3),
      O => index_ok_o_i_2_n_0
    );
index_ok_o_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_0_in(1),
      I1 => p_1_in(1),
      I2 => p_0_in(0),
      I3 => p_1_in(0),
      I4 => p_1_in(2),
      I5 => p_0_in(2),
      O => index_ok_o_i_3_n_0
    );
index_ok_o_reg: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_o[119]_i_1_n_0\,
      CLR => rst,
      D => index_ok_o_i_1_n_0,
      Q => index_ok_o
    );
\resp_buff[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAAEFEF20AA2020"
    )
        port map (
      I0 => resp_buff(119),
      I1 => \resp_buff[112]_i_2_n_0\,
      I2 => \resp_buff[15]_i_2_n_0\,
      I3 => \resp_buff[112]_i_3_n_0\,
      I4 => \resp_buff[15]_i_3_n_0\,
      I5 => \resp_buff_reg_n_0_[0]\,
      O => \resp_buff[0]_i_1_n_0\
    );
\resp_buff[100]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAAEFEF20AA2020"
    )
        port map (
      I0 => resp_buff(119),
      I1 => \resp_buff[116]_i_2_n_0\,
      I2 => \resp_buff[111]_i_3_n_0\,
      I3 => \resp_buff[116]_i_3_n_0\,
      I4 => \resp_buff[111]_i_5_n_0\,
      I5 => \resp_buff_reg_n_0_[100]\,
      O => \resp_buff[100]_i_1_n_0\
    );
\resp_buff[101]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAAEFEF20AA2020"
    )
        port map (
      I0 => resp_buff(119),
      I1 => \resp_buff[117]_i_2_n_0\,
      I2 => \resp_buff[111]_i_3_n_0\,
      I3 => \resp_buff[117]_i_3_n_0\,
      I4 => \resp_buff[111]_i_5_n_0\,
      I5 => \resp_buff_reg_n_0_[101]\,
      O => \resp_buff[101]_i_1_n_0\
    );
\resp_buff[102]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAAEFEF20AA2020"
    )
        port map (
      I0 => resp_buff(119),
      I1 => \resp_buff[118]_i_2_n_0\,
      I2 => \resp_buff[111]_i_3_n_0\,
      I3 => \resp_buff[118]_i_3_n_0\,
      I4 => \resp_buff[111]_i_5_n_0\,
      I5 => \resp_buff_reg_n_0_[102]\,
      O => \resp_buff[102]_i_1_n_0\
    );
\resp_buff[103]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAAEFEF20AA2020"
    )
        port map (
      I0 => resp_buff(119),
      I1 => \resp_buff[119]_i_2_n_0\,
      I2 => \resp_buff[111]_i_3_n_0\,
      I3 => \resp_buff[119]_i_3_n_0\,
      I4 => \resp_buff[111]_i_5_n_0\,
      I5 => \resp_buff_reg_n_0_[103]\,
      O => \resp_buff[103]_i_1_n_0\
    );
\resp_buff[104]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAAEFEF20AA2020"
    )
        port map (
      I0 => resp_buff(119),
      I1 => \resp_buff[120]_i_2_n_0\,
      I2 => \resp_buff[111]_i_3_n_0\,
      I3 => \resp_buff[120]_i_3_n_0\,
      I4 => \resp_buff[111]_i_5_n_0\,
      I5 => \resp_buff_reg_n_0_[104]\,
      O => \resp_buff[104]_i_1_n_0\
    );
\resp_buff[105]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAAEFEF20AA2020"
    )
        port map (
      I0 => resp_buff(119),
      I1 => \resp_buff[121]_i_2_n_0\,
      I2 => \resp_buff[111]_i_3_n_0\,
      I3 => \resp_buff[121]_i_3_n_0\,
      I4 => \resp_buff[111]_i_5_n_0\,
      I5 => \resp_buff_reg_n_0_[105]\,
      O => \resp_buff[105]_i_1_n_0\
    );
\resp_buff[106]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAAEFEF20AA2020"
    )
        port map (
      I0 => resp_buff(119),
      I1 => \resp_buff[122]_i_2_n_0\,
      I2 => \resp_buff[111]_i_3_n_0\,
      I3 => \resp_buff[122]_i_3_n_0\,
      I4 => \resp_buff[111]_i_5_n_0\,
      I5 => \resp_buff_reg_n_0_[106]\,
      O => \resp_buff[106]_i_1_n_0\
    );
\resp_buff[107]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAAEFEF20AA2020"
    )
        port map (
      I0 => resp_buff(119),
      I1 => \resp_buff[123]_i_2_n_0\,
      I2 => \resp_buff[111]_i_3_n_0\,
      I3 => \resp_buff[123]_i_3_n_0\,
      I4 => \resp_buff[111]_i_5_n_0\,
      I5 => \resp_buff_reg_n_0_[107]\,
      O => \resp_buff[107]_i_1_n_0\
    );
\resp_buff[108]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAAEFEF20AA2020"
    )
        port map (
      I0 => resp_buff(119),
      I1 => \resp_buff[124]_i_2_n_0\,
      I2 => \resp_buff[111]_i_3_n_0\,
      I3 => \resp_buff[124]_i_3_n_0\,
      I4 => \resp_buff[111]_i_5_n_0\,
      I5 => \resp_buff_reg_n_0_[108]\,
      O => \resp_buff[108]_i_1_n_0\
    );
\resp_buff[109]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAAEFEF20AA2020"
    )
        port map (
      I0 => resp_buff(119),
      I1 => \resp_buff[125]_i_3_n_0\,
      I2 => \resp_buff[111]_i_3_n_0\,
      I3 => \resp_buff[125]_i_5_n_0\,
      I4 => \resp_buff[111]_i_5_n_0\,
      I5 => \resp_buff_reg_n_0_[109]\,
      O => \resp_buff[109]_i_1_n_0\
    );
\resp_buff[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAAEFEF20AA2020"
    )
        port map (
      I0 => resp_buff(119),
      I1 => \resp_buff[122]_i_2_n_0\,
      I2 => \resp_buff[15]_i_2_n_0\,
      I3 => \resp_buff[122]_i_3_n_0\,
      I4 => \resp_buff[15]_i_3_n_0\,
      I5 => \resp_buff_reg_n_0_[10]\,
      O => \resp_buff[10]_i_1_n_0\
    );
\resp_buff[110]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAAEFEF20AA2020"
    )
        port map (
      I0 => resp_buff(119),
      I1 => \resp_buff[110]_i_2_n_0\,
      I2 => \resp_buff[111]_i_3_n_0\,
      I3 => \resp_buff[110]_i_3_n_0\,
      I4 => \resp_buff[111]_i_5_n_0\,
      I5 => \resp_buff_reg_n_0_[110]\,
      O => \resp_buff[110]_i_1_n_0\
    );
\resp_buff[110]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => \counter_reg_n_0_[3]\,
      I1 => \counter_reg_n_0_[2]\,
      I2 => \counter_reg_n_0_[1]\,
      I3 => \counter_reg_n_0_[0]\,
      O => \resp_buff[110]_i_2_n_0\
    );
\resp_buff[110]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBFF"
    )
        port map (
      I0 => \resp_idx_reg_n_0_[2]\,
      I1 => \resp_idx_reg_n_0_[3]\,
      I2 => \resp_idx_reg_n_0_[1]\,
      I3 => \resp_idx_reg_n_0_[0]\,
      O => \resp_buff[110]_i_3_n_0\
    );
\resp_buff[111]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAAEFEF20AA2020"
    )
        port map (
      I0 => resp_buff(119),
      I1 => \resp_buff[111]_i_2_n_0\,
      I2 => \resp_buff[111]_i_3_n_0\,
      I3 => \resp_buff[111]_i_4_n_0\,
      I4 => \resp_buff[111]_i_5_n_0\,
      I5 => \resp_buff_reg_n_0_[111]\,
      O => \resp_buff[111]_i_1_n_0\
    );
\resp_buff[111]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \counter_reg_n_0_[3]\,
      I1 => \counter_reg_n_0_[2]\,
      I2 => \counter_reg_n_0_[1]\,
      I3 => \counter_reg_n_0_[0]\,
      O => \resp_buff[111]_i_2_n_0\
    );
\resp_buff[111]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020000000"
    )
        port map (
      I0 => \resp_idx_reg[6]_i_4_n_1\,
      I1 => state(1),
      I2 => crc_enable11_in,
      I3 => \FSM_sequential_state_reg[2]_rep_n_0\,
      I4 => state(0),
      I5 => \resp_buff[111]_i_6_n_0\,
      O => \resp_buff[111]_i_3_n_0\
    );
\resp_buff[111]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFB"
    )
        port map (
      I0 => \resp_idx_reg_n_0_[2]\,
      I1 => \resp_idx_reg_n_0_[3]\,
      I2 => \resp_idx_reg_n_0_[0]\,
      I3 => \resp_idx_reg_n_0_[1]\,
      O => \resp_buff[111]_i_4_n_0\
    );
\resp_buff[111]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010000000"
    )
        port map (
      I0 => \resp_idx_reg[6]_i_4_n_1\,
      I1 => state(1),
      I2 => crc_enable11_in,
      I3 => \FSM_sequential_state_reg[2]_rep_n_0\,
      I4 => state(0),
      I5 => \resp_buff[111]_i_7_n_0\,
      O => \resp_buff[111]_i_5_n_0\
    );
\resp_buff[111]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => \counter_reg_n_0_[4]\,
      I1 => \counter_reg_n_0_[5]\,
      I2 => \counter_reg_n_0_[6]\,
      O => \resp_buff[111]_i_6_n_0\
    );
\resp_buff[111]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEB"
    )
        port map (
      I0 => \resp_idx_reg_n_0_[6]\,
      I1 => \resp_idx_reg_n_0_[4]\,
      I2 => \resp_idx_reg_n_0_[3]\,
      I3 => \resp_idx_reg_n_0_[5]\,
      O => \resp_buff[111]_i_7_n_0\
    );
\resp_buff[112]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAAEFEF20AA2020"
    )
        port map (
      I0 => resp_buff(119),
      I1 => \resp_buff[112]_i_2_n_0\,
      I2 => \resp_buff[125]_i_4_n_0\,
      I3 => \resp_buff[112]_i_3_n_0\,
      I4 => \resp_buff[125]_i_6_n_0\,
      I5 => \resp_buff_reg_n_0_[112]\,
      O => \resp_buff[112]_i_1_n_0\
    );
\resp_buff[112]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \counter_reg_n_0_[3]\,
      I1 => \counter_reg_n_0_[2]\,
      I2 => \counter_reg_n_0_[1]\,
      I3 => \counter_reg_n_0_[0]\,
      O => \resp_buff[112]_i_2_n_0\
    );
\resp_buff[112]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFFF"
    )
        port map (
      I0 => \resp_idx_reg_n_0_[3]\,
      I1 => \resp_idx_reg_n_0_[2]\,
      I2 => \resp_idx_reg_n_0_[0]\,
      I3 => \resp_idx_reg_n_0_[1]\,
      O => \resp_buff[112]_i_3_n_0\
    );
\resp_buff[113]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAAEFEF20AA2020"
    )
        port map (
      I0 => resp_buff(119),
      I1 => \resp_buff[113]_i_2_n_0\,
      I2 => \resp_buff[125]_i_4_n_0\,
      I3 => \resp_buff[113]_i_3_n_0\,
      I4 => \resp_buff[125]_i_6_n_0\,
      I5 => \resp_buff_reg_n_0_[113]\,
      O => \resp_buff[113]_i_1_n_0\
    );
\resp_buff[113]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7FF"
    )
        port map (
      I0 => \counter_reg_n_0_[3]\,
      I1 => \counter_reg_n_0_[2]\,
      I2 => \counter_reg_n_0_[0]\,
      I3 => \counter_reg_n_0_[1]\,
      O => \resp_buff[113]_i_2_n_0\
    );
\resp_buff[113]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBFF"
    )
        port map (
      I0 => \resp_idx_reg_n_0_[3]\,
      I1 => \resp_idx_reg_n_0_[2]\,
      I2 => \resp_idx_reg_n_0_[0]\,
      I3 => \resp_idx_reg_n_0_[1]\,
      O => \resp_buff[113]_i_3_n_0\
    );
\resp_buff[114]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAAEFEF20AA2020"
    )
        port map (
      I0 => resp_buff(119),
      I1 => \resp_buff[114]_i_2_n_0\,
      I2 => \resp_buff[125]_i_4_n_0\,
      I3 => \resp_buff[114]_i_3_n_0\,
      I4 => \resp_buff[125]_i_6_n_0\,
      I5 => \resp_buff_reg_n_0_[114]\,
      O => \resp_buff[114]_i_1_n_0\
    );
\resp_buff[114]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7FF"
    )
        port map (
      I0 => \counter_reg_n_0_[3]\,
      I1 => \counter_reg_n_0_[2]\,
      I2 => \counter_reg_n_0_[1]\,
      I3 => \counter_reg_n_0_[0]\,
      O => \resp_buff[114]_i_2_n_0\
    );
\resp_buff[114]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBFF"
    )
        port map (
      I0 => \resp_idx_reg_n_0_[3]\,
      I1 => \resp_idx_reg_n_0_[2]\,
      I2 => \resp_idx_reg_n_0_[1]\,
      I3 => \resp_idx_reg_n_0_[0]\,
      O => \resp_buff[114]_i_3_n_0\
    );
\resp_buff[115]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAAEFEF20AA2020"
    )
        port map (
      I0 => resp_buff(119),
      I1 => \resp_buff[115]_i_2_n_0\,
      I2 => \resp_buff[125]_i_4_n_0\,
      I3 => \resp_buff[115]_i_3_n_0\,
      I4 => \resp_buff[125]_i_6_n_0\,
      I5 => \resp_buff_reg_n_0_[115]\,
      O => \resp_buff[115]_i_1_n_0\
    );
\resp_buff[115]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF7"
    )
        port map (
      I0 => \counter_reg_n_0_[3]\,
      I1 => \counter_reg_n_0_[2]\,
      I2 => \counter_reg_n_0_[1]\,
      I3 => \counter_reg_n_0_[0]\,
      O => \resp_buff[115]_i_2_n_0\
    );
\resp_buff[115]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFB"
    )
        port map (
      I0 => \resp_idx_reg_n_0_[3]\,
      I1 => \resp_idx_reg_n_0_[2]\,
      I2 => \resp_idx_reg_n_0_[0]\,
      I3 => \resp_idx_reg_n_0_[1]\,
      O => \resp_buff[115]_i_3_n_0\
    );
\resp_buff[116]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAAEFEF20AA2020"
    )
        port map (
      I0 => resp_buff(119),
      I1 => \resp_buff[116]_i_2_n_0\,
      I2 => \resp_buff[125]_i_4_n_0\,
      I3 => \resp_buff[116]_i_3_n_0\,
      I4 => \resp_buff[125]_i_6_n_0\,
      I5 => \resp_buff_reg_n_0_[116]\,
      O => \resp_buff[116]_i_1_n_0\
    );
\resp_buff[116]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7FF"
    )
        port map (
      I0 => \counter_reg_n_0_[1]\,
      I1 => \counter_reg_n_0_[0]\,
      I2 => \counter_reg_n_0_[2]\,
      I3 => \counter_reg_n_0_[3]\,
      O => \resp_buff[116]_i_2_n_0\
    );
\resp_buff[116]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => \resp_idx_reg_n_0_[2]\,
      I1 => \resp_idx_reg_n_0_[3]\,
      I2 => \resp_idx_reg_n_0_[0]\,
      I3 => \resp_idx_reg_n_0_[1]\,
      O => \resp_buff[116]_i_3_n_0\
    );
\resp_buff[117]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAAEFEF20AA2020"
    )
        port map (
      I0 => resp_buff(119),
      I1 => \resp_buff[117]_i_2_n_0\,
      I2 => \resp_buff[125]_i_4_n_0\,
      I3 => \resp_buff[117]_i_3_n_0\,
      I4 => \resp_buff[125]_i_6_n_0\,
      I5 => \resp_buff_reg_n_0_[117]\,
      O => \resp_buff[117]_i_1_n_0\
    );
\resp_buff[117]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBFF"
    )
        port map (
      I0 => \counter_reg_n_0_[2]\,
      I1 => \counter_reg_n_0_[3]\,
      I2 => \counter_reg_n_0_[0]\,
      I3 => \counter_reg_n_0_[1]\,
      O => \resp_buff[117]_i_2_n_0\
    );
\resp_buff[117]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => \resp_idx_reg_n_0_[2]\,
      I1 => \resp_idx_reg_n_0_[3]\,
      I2 => \resp_idx_reg_n_0_[0]\,
      I3 => \resp_idx_reg_n_0_[1]\,
      O => \resp_buff[117]_i_3_n_0\
    );
\resp_buff[118]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAAEFEF20AA2020"
    )
        port map (
      I0 => resp_buff(119),
      I1 => \resp_buff[118]_i_2_n_0\,
      I2 => \resp_buff[125]_i_4_n_0\,
      I3 => \resp_buff[118]_i_3_n_0\,
      I4 => \resp_buff[125]_i_6_n_0\,
      I5 => \resp_buff_reg_n_0_[118]\,
      O => \resp_buff[118]_i_1_n_0\
    );
\resp_buff[118]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBFF"
    )
        port map (
      I0 => \counter_reg_n_0_[2]\,
      I1 => \counter_reg_n_0_[3]\,
      I2 => \counter_reg_n_0_[1]\,
      I3 => \counter_reg_n_0_[0]\,
      O => \resp_buff[118]_i_2_n_0\
    );
\resp_buff[118]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => \resp_idx_reg_n_0_[2]\,
      I1 => \resp_idx_reg_n_0_[3]\,
      I2 => \resp_idx_reg_n_0_[1]\,
      I3 => \resp_idx_reg_n_0_[0]\,
      O => \resp_buff[118]_i_3_n_0\
    );
\resp_buff[119]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAAEFEF20AA2020"
    )
        port map (
      I0 => resp_buff(119),
      I1 => \resp_buff[119]_i_2_n_0\,
      I2 => \resp_buff[125]_i_4_n_0\,
      I3 => \resp_buff[119]_i_3_n_0\,
      I4 => \resp_buff[125]_i_6_n_0\,
      I5 => \resp_buff_reg_n_0_[119]\,
      O => \resp_buff[119]_i_1_n_0\
    );
\resp_buff[119]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => \counter_reg_n_0_[1]\,
      I1 => \counter_reg_n_0_[0]\,
      I2 => \counter_reg_n_0_[2]\,
      I3 => \counter_reg_n_0_[3]\,
      O => \resp_buff[119]_i_2_n_0\
    );
\resp_buff[119]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \resp_idx_reg_n_0_[2]\,
      I1 => \resp_idx_reg_n_0_[3]\,
      I2 => \resp_idx_reg_n_0_[0]\,
      I3 => \resp_idx_reg_n_0_[1]\,
      O => \resp_buff[119]_i_3_n_0\
    );
\resp_buff[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAAEFEF20AA2020"
    )
        port map (
      I0 => resp_buff(119),
      I1 => \resp_buff[123]_i_2_n_0\,
      I2 => \resp_buff[15]_i_2_n_0\,
      I3 => \resp_buff[123]_i_3_n_0\,
      I4 => \resp_buff[15]_i_3_n_0\,
      I5 => \resp_buff_reg_n_0_[11]\,
      O => \resp_buff[11]_i_1_n_0\
    );
\resp_buff[120]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAAEFEF20AA2020"
    )
        port map (
      I0 => resp_buff(119),
      I1 => \resp_buff[120]_i_2_n_0\,
      I2 => \resp_buff[125]_i_4_n_0\,
      I3 => \resp_buff[120]_i_3_n_0\,
      I4 => \resp_buff[125]_i_6_n_0\,
      I5 => p_0_in(0),
      O => \resp_buff[120]_i_1_n_0\
    );
\resp_buff[120]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7FF"
    )
        port map (
      I0 => \counter_reg_n_0_[1]\,
      I1 => \counter_reg_n_0_[0]\,
      I2 => \counter_reg_n_0_[3]\,
      I3 => \counter_reg_n_0_[2]\,
      O => \resp_buff[120]_i_2_n_0\
    );
\resp_buff[120]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \resp_idx_reg_n_0_[2]\,
      I1 => \resp_idx_reg_n_0_[3]\,
      I2 => \resp_idx_reg_n_0_[0]\,
      I3 => \resp_idx_reg_n_0_[1]\,
      O => \resp_buff[120]_i_3_n_0\
    );
\resp_buff[121]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAAEFEF20AA2020"
    )
        port map (
      I0 => resp_buff(119),
      I1 => \resp_buff[121]_i_2_n_0\,
      I2 => \resp_buff[125]_i_4_n_0\,
      I3 => \resp_buff[121]_i_3_n_0\,
      I4 => \resp_buff[125]_i_6_n_0\,
      I5 => p_0_in(1),
      O => \resp_buff[121]_i_1_n_0\
    );
\resp_buff[121]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBFF"
    )
        port map (
      I0 => \counter_reg_n_0_[3]\,
      I1 => \counter_reg_n_0_[2]\,
      I2 => \counter_reg_n_0_[0]\,
      I3 => \counter_reg_n_0_[1]\,
      O => \resp_buff[121]_i_2_n_0\
    );
\resp_buff[121]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7FF"
    )
        port map (
      I0 => \resp_idx_reg_n_0_[2]\,
      I1 => \resp_idx_reg_n_0_[3]\,
      I2 => \resp_idx_reg_n_0_[0]\,
      I3 => \resp_idx_reg_n_0_[1]\,
      O => \resp_buff[121]_i_3_n_0\
    );
\resp_buff[122]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAAEFEF20AA2020"
    )
        port map (
      I0 => resp_buff(119),
      I1 => \resp_buff[122]_i_2_n_0\,
      I2 => \resp_buff[125]_i_4_n_0\,
      I3 => \resp_buff[122]_i_3_n_0\,
      I4 => \resp_buff[125]_i_6_n_0\,
      I5 => p_0_in(2),
      O => \resp_buff[122]_i_1_n_0\
    );
\resp_buff[122]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBFF"
    )
        port map (
      I0 => \counter_reg_n_0_[3]\,
      I1 => \counter_reg_n_0_[2]\,
      I2 => \counter_reg_n_0_[1]\,
      I3 => \counter_reg_n_0_[0]\,
      O => \resp_buff[122]_i_2_n_0\
    );
\resp_buff[122]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7FF"
    )
        port map (
      I0 => \resp_idx_reg_n_0_[2]\,
      I1 => \resp_idx_reg_n_0_[3]\,
      I2 => \resp_idx_reg_n_0_[1]\,
      I3 => \resp_idx_reg_n_0_[0]\,
      O => \resp_buff[122]_i_3_n_0\
    );
\resp_buff[123]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAAEFEF20AA2020"
    )
        port map (
      I0 => resp_buff(119),
      I1 => \resp_buff[123]_i_2_n_0\,
      I2 => \resp_buff[125]_i_4_n_0\,
      I3 => \resp_buff[123]_i_3_n_0\,
      I4 => \resp_buff[125]_i_6_n_0\,
      I5 => p_0_in(3),
      O => \resp_buff[123]_i_1_n_0\
    );
\resp_buff[123]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => \counter_reg_n_0_[1]\,
      I1 => \counter_reg_n_0_[0]\,
      I2 => \counter_reg_n_0_[3]\,
      I3 => \counter_reg_n_0_[2]\,
      O => \resp_buff[123]_i_2_n_0\
    );
\resp_buff[123]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF7"
    )
        port map (
      I0 => \resp_idx_reg_n_0_[2]\,
      I1 => \resp_idx_reg_n_0_[3]\,
      I2 => \resp_idx_reg_n_0_[0]\,
      I3 => \resp_idx_reg_n_0_[1]\,
      O => \resp_buff[123]_i_3_n_0\
    );
\resp_buff[124]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAAEFEF20AA2020"
    )
        port map (
      I0 => resp_buff(119),
      I1 => \resp_buff[124]_i_2_n_0\,
      I2 => \resp_buff[125]_i_4_n_0\,
      I3 => \resp_buff[124]_i_3_n_0\,
      I4 => \resp_buff[125]_i_6_n_0\,
      I5 => p_0_in(4),
      O => \resp_buff[124]_i_1_n_0\
    );
\resp_buff[124]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => \counter_reg_n_0_[3]\,
      I1 => \counter_reg_n_0_[2]\,
      I2 => \counter_reg_n_0_[1]\,
      I3 => \counter_reg_n_0_[0]\,
      O => \resp_buff[124]_i_2_n_0\
    );
\resp_buff[124]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFFF"
    )
        port map (
      I0 => \resp_idx_reg_n_0_[2]\,
      I1 => \resp_idx_reg_n_0_[3]\,
      I2 => \resp_idx_reg_n_0_[0]\,
      I3 => \resp_idx_reg_n_0_[1]\,
      O => \resp_buff[124]_i_3_n_0\
    );
\resp_buff[125]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAAEFEF20AA2020"
    )
        port map (
      I0 => resp_buff(119),
      I1 => \resp_buff[125]_i_3_n_0\,
      I2 => \resp_buff[125]_i_4_n_0\,
      I3 => \resp_buff[125]_i_5_n_0\,
      I4 => \resp_buff[125]_i_6_n_0\,
      I5 => p_0_in(5),
      O => \resp_buff[125]_i_1_n_0\
    );
\resp_buff[125]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_2_in(127),
      I1 => state(0),
      O => resp_buff(119)
    );
\resp_buff[125]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => \counter_reg_n_0_[3]\,
      I1 => \counter_reg_n_0_[2]\,
      I2 => \counter_reg_n_0_[0]\,
      I3 => \counter_reg_n_0_[1]\,
      O => \resp_buff[125]_i_3_n_0\
    );
\resp_buff[125]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020000000"
    )
        port map (
      I0 => \resp_idx_reg[6]_i_4_n_1\,
      I1 => state(1),
      I2 => crc_enable11_in,
      I3 => \FSM_sequential_state_reg[2]_rep_n_0\,
      I4 => state(0),
      I5 => \resp_buff[125]_i_7_n_0\,
      O => \resp_buff[125]_i_4_n_0\
    );
\resp_buff[125]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBFF"
    )
        port map (
      I0 => \resp_idx_reg_n_0_[2]\,
      I1 => \resp_idx_reg_n_0_[3]\,
      I2 => \resp_idx_reg_n_0_[0]\,
      I3 => \resp_idx_reg_n_0_[1]\,
      O => \resp_buff[125]_i_5_n_0\
    );
\resp_buff[125]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010000000"
    )
        port map (
      I0 => \resp_idx_reg[6]_i_4_n_1\,
      I1 => state(1),
      I2 => crc_enable11_in,
      I3 => \FSM_sequential_state_reg[2]_rep_n_0\,
      I4 => state(0),
      I5 => \resp_buff[125]_i_8_n_0\,
      O => \resp_buff[125]_i_6_n_0\
    );
\resp_buff[125]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \counter_reg_n_0_[5]\,
      I1 => \counter_reg_n_0_[4]\,
      I2 => \counter_reg_n_0_[6]\,
      O => \resp_buff[125]_i_7_n_0\
    );
\resp_buff[125]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFE"
    )
        port map (
      I0 => \resp_idx_reg_n_0_[6]\,
      I1 => \resp_idx_reg_n_0_[5]\,
      I2 => \resp_idx_reg_n_0_[3]\,
      I3 => \resp_idx_reg_n_0_[4]\,
      O => \resp_buff[125]_i_8_n_0\
    );
\resp_buff[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAAEFEF20AA2020"
    )
        port map (
      I0 => resp_buff(119),
      I1 => \resp_buff[124]_i_2_n_0\,
      I2 => \resp_buff[15]_i_2_n_0\,
      I3 => \resp_buff[124]_i_3_n_0\,
      I4 => \resp_buff[15]_i_3_n_0\,
      I5 => \resp_buff_reg_n_0_[12]\,
      O => \resp_buff[12]_i_1_n_0\
    );
\resp_buff[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAAEFEF20AA2020"
    )
        port map (
      I0 => resp_buff(119),
      I1 => \resp_buff[125]_i_3_n_0\,
      I2 => \resp_buff[15]_i_2_n_0\,
      I3 => \resp_buff[125]_i_5_n_0\,
      I4 => \resp_buff[15]_i_3_n_0\,
      I5 => \resp_buff_reg_n_0_[13]\,
      O => \resp_buff[13]_i_1_n_0\
    );
\resp_buff[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAAEFEF20AA2020"
    )
        port map (
      I0 => resp_buff(119),
      I1 => \resp_buff[110]_i_2_n_0\,
      I2 => \resp_buff[15]_i_2_n_0\,
      I3 => \resp_buff[110]_i_3_n_0\,
      I4 => \resp_buff[15]_i_3_n_0\,
      I5 => \resp_buff_reg_n_0_[14]\,
      O => \resp_buff[14]_i_1_n_0\
    );
\resp_buff[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAAEFEF20AA2020"
    )
        port map (
      I0 => resp_buff(119),
      I1 => \resp_buff[111]_i_2_n_0\,
      I2 => \resp_buff[15]_i_2_n_0\,
      I3 => \resp_buff[111]_i_4_n_0\,
      I4 => \resp_buff[15]_i_3_n_0\,
      I5 => \resp_buff_reg_n_0_[15]\,
      O => \resp_buff[15]_i_1_n_0\
    );
\resp_buff[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020000000"
    )
        port map (
      I0 => \resp_idx_reg[6]_i_4_n_1\,
      I1 => state(1),
      I2 => crc_enable11_in,
      I3 => \FSM_sequential_state_reg[2]_rep_n_0\,
      I4 => state(0),
      I5 => \resp_buff[15]_i_4_n_0\,
      O => \resp_buff[15]_i_2_n_0\
    );
\resp_buff[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010000000"
    )
        port map (
      I0 => \resp_idx_reg[6]_i_4_n_1\,
      I1 => state(1),
      I2 => crc_enable11_in,
      I3 => \FSM_sequential_state_reg[2]_rep_n_0\,
      I4 => state(0),
      I5 => \resp_buff[15]_i_5_n_0\,
      O => \resp_buff[15]_i_3_n_0\
    );
\resp_buff[15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \counter_reg_n_0_[5]\,
      I1 => \counter_reg_n_0_[4]\,
      I2 => \counter_reg_n_0_[6]\,
      O => \resp_buff[15]_i_4_n_0\
    );
\resp_buff[15]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D7FF"
    )
        port map (
      I0 => \resp_idx_reg_n_0_[6]\,
      I1 => \resp_idx_reg_n_0_[4]\,
      I2 => \resp_idx_reg_n_0_[3]\,
      I3 => \resp_idx_reg_n_0_[5]\,
      O => \resp_buff[15]_i_5_n_0\
    );
\resp_buff[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAAEFEF20AA2020"
    )
        port map (
      I0 => resp_buff(119),
      I1 => \resp_buff[112]_i_2_n_0\,
      I2 => \resp_buff[31]_i_2_n_0\,
      I3 => \resp_buff[112]_i_3_n_0\,
      I4 => \resp_buff[31]_i_3_n_0\,
      I5 => \resp_buff_reg_n_0_[16]\,
      O => \resp_buff[16]_i_1_n_0\
    );
\resp_buff[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAAEFEF20AA2020"
    )
        port map (
      I0 => resp_buff(119),
      I1 => \resp_buff[113]_i_2_n_0\,
      I2 => \resp_buff[31]_i_2_n_0\,
      I3 => \resp_buff[113]_i_3_n_0\,
      I4 => \resp_buff[31]_i_3_n_0\,
      I5 => \resp_buff_reg_n_0_[17]\,
      O => \resp_buff[17]_i_1_n_0\
    );
\resp_buff[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAAEFEF20AA2020"
    )
        port map (
      I0 => resp_buff(119),
      I1 => \resp_buff[114]_i_2_n_0\,
      I2 => \resp_buff[31]_i_2_n_0\,
      I3 => \resp_buff[114]_i_3_n_0\,
      I4 => \resp_buff[31]_i_3_n_0\,
      I5 => \resp_buff_reg_n_0_[18]\,
      O => \resp_buff[18]_i_1_n_0\
    );
\resp_buff[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAAEFEF20AA2020"
    )
        port map (
      I0 => resp_buff(119),
      I1 => \resp_buff[115]_i_2_n_0\,
      I2 => \resp_buff[31]_i_2_n_0\,
      I3 => \resp_buff[115]_i_3_n_0\,
      I4 => \resp_buff[31]_i_3_n_0\,
      I5 => \resp_buff_reg_n_0_[19]\,
      O => \resp_buff[19]_i_1_n_0\
    );
\resp_buff[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAAEFEF20AA2020"
    )
        port map (
      I0 => resp_buff(119),
      I1 => \resp_buff[113]_i_2_n_0\,
      I2 => \resp_buff[15]_i_2_n_0\,
      I3 => \resp_buff[113]_i_3_n_0\,
      I4 => \resp_buff[15]_i_3_n_0\,
      I5 => \resp_buff_reg_n_0_[1]\,
      O => \resp_buff[1]_i_1_n_0\
    );
\resp_buff[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAAEFEF20AA2020"
    )
        port map (
      I0 => resp_buff(119),
      I1 => \resp_buff[116]_i_2_n_0\,
      I2 => \resp_buff[31]_i_2_n_0\,
      I3 => \resp_buff[116]_i_3_n_0\,
      I4 => \resp_buff[31]_i_3_n_0\,
      I5 => \resp_buff_reg_n_0_[20]\,
      O => \resp_buff[20]_i_1_n_0\
    );
\resp_buff[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAAEFEF20AA2020"
    )
        port map (
      I0 => resp_buff(119),
      I1 => \resp_buff[117]_i_2_n_0\,
      I2 => \resp_buff[31]_i_2_n_0\,
      I3 => \resp_buff[117]_i_3_n_0\,
      I4 => \resp_buff[31]_i_3_n_0\,
      I5 => \resp_buff_reg_n_0_[21]\,
      O => \resp_buff[21]_i_1_n_0\
    );
\resp_buff[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAAEFEF20AA2020"
    )
        port map (
      I0 => resp_buff(119),
      I1 => \resp_buff[118]_i_2_n_0\,
      I2 => \resp_buff[31]_i_2_n_0\,
      I3 => \resp_buff[118]_i_3_n_0\,
      I4 => \resp_buff[31]_i_3_n_0\,
      I5 => \resp_buff_reg_n_0_[22]\,
      O => \resp_buff[22]_i_1_n_0\
    );
\resp_buff[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAAEFEF20AA2020"
    )
        port map (
      I0 => resp_buff(119),
      I1 => \resp_buff[119]_i_2_n_0\,
      I2 => \resp_buff[31]_i_2_n_0\,
      I3 => \resp_buff[119]_i_3_n_0\,
      I4 => \resp_buff[31]_i_3_n_0\,
      I5 => \resp_buff_reg_n_0_[23]\,
      O => \resp_buff[23]_i_1_n_0\
    );
\resp_buff[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAAEFEF20AA2020"
    )
        port map (
      I0 => resp_buff(119),
      I1 => \resp_buff[120]_i_2_n_0\,
      I2 => \resp_buff[31]_i_2_n_0\,
      I3 => \resp_buff[120]_i_3_n_0\,
      I4 => \resp_buff[31]_i_3_n_0\,
      I5 => \resp_buff_reg_n_0_[24]\,
      O => \resp_buff[24]_i_1_n_0\
    );
\resp_buff[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAAEFEF20AA2020"
    )
        port map (
      I0 => resp_buff(119),
      I1 => \resp_buff[121]_i_2_n_0\,
      I2 => \resp_buff[31]_i_2_n_0\,
      I3 => \resp_buff[121]_i_3_n_0\,
      I4 => \resp_buff[31]_i_3_n_0\,
      I5 => \resp_buff_reg_n_0_[25]\,
      O => \resp_buff[25]_i_1_n_0\
    );
\resp_buff[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAAEFEF20AA2020"
    )
        port map (
      I0 => resp_buff(119),
      I1 => \resp_buff[122]_i_2_n_0\,
      I2 => \resp_buff[31]_i_2_n_0\,
      I3 => \resp_buff[122]_i_3_n_0\,
      I4 => \resp_buff[31]_i_3_n_0\,
      I5 => \resp_buff_reg_n_0_[26]\,
      O => \resp_buff[26]_i_1_n_0\
    );
\resp_buff[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAAEFEF20AA2020"
    )
        port map (
      I0 => resp_buff(119),
      I1 => \resp_buff[123]_i_2_n_0\,
      I2 => \resp_buff[31]_i_2_n_0\,
      I3 => \resp_buff[123]_i_3_n_0\,
      I4 => \resp_buff[31]_i_3_n_0\,
      I5 => \resp_buff_reg_n_0_[27]\,
      O => \resp_buff[27]_i_1_n_0\
    );
\resp_buff[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAAEFEF20AA2020"
    )
        port map (
      I0 => resp_buff(119),
      I1 => \resp_buff[124]_i_2_n_0\,
      I2 => \resp_buff[31]_i_2_n_0\,
      I3 => \resp_buff[124]_i_3_n_0\,
      I4 => \resp_buff[31]_i_3_n_0\,
      I5 => \resp_buff_reg_n_0_[28]\,
      O => \resp_buff[28]_i_1_n_0\
    );
\resp_buff[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAAEFEF20AA2020"
    )
        port map (
      I0 => resp_buff(119),
      I1 => \resp_buff[125]_i_3_n_0\,
      I2 => \resp_buff[31]_i_2_n_0\,
      I3 => \resp_buff[125]_i_5_n_0\,
      I4 => \resp_buff[31]_i_3_n_0\,
      I5 => \resp_buff_reg_n_0_[29]\,
      O => \resp_buff[29]_i_1_n_0\
    );
\resp_buff[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAAEFEF20AA2020"
    )
        port map (
      I0 => resp_buff(119),
      I1 => \resp_buff[114]_i_2_n_0\,
      I2 => \resp_buff[15]_i_2_n_0\,
      I3 => \resp_buff[114]_i_3_n_0\,
      I4 => \resp_buff[15]_i_3_n_0\,
      I5 => \resp_buff_reg_n_0_[2]\,
      O => \resp_buff[2]_i_1_n_0\
    );
\resp_buff[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAAEFEF20AA2020"
    )
        port map (
      I0 => resp_buff(119),
      I1 => \resp_buff[110]_i_2_n_0\,
      I2 => \resp_buff[31]_i_2_n_0\,
      I3 => \resp_buff[110]_i_3_n_0\,
      I4 => \resp_buff[31]_i_3_n_0\,
      I5 => \resp_buff_reg_n_0_[30]\,
      O => \resp_buff[30]_i_1_n_0\
    );
\resp_buff[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAAEFEF20AA2020"
    )
        port map (
      I0 => resp_buff(119),
      I1 => \resp_buff[111]_i_2_n_0\,
      I2 => \resp_buff[31]_i_2_n_0\,
      I3 => \resp_buff[111]_i_4_n_0\,
      I4 => \resp_buff[31]_i_3_n_0\,
      I5 => \resp_buff_reg_n_0_[31]\,
      O => \resp_buff[31]_i_1_n_0\
    );
\resp_buff[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020000000"
    )
        port map (
      I0 => \resp_idx_reg[6]_i_4_n_1\,
      I1 => state(1),
      I2 => crc_enable11_in,
      I3 => \FSM_sequential_state_reg[2]_rep_n_0\,
      I4 => state(0),
      I5 => \resp_buff[31]_i_4_n_0\,
      O => \resp_buff[31]_i_2_n_0\
    );
\resp_buff[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010000000"
    )
        port map (
      I0 => \resp_idx_reg[6]_i_4_n_1\,
      I1 => state(1),
      I2 => crc_enable11_in,
      I3 => \FSM_sequential_state_reg[2]_rep_n_0\,
      I4 => state(0),
      I5 => \resp_buff[31]_i_5_n_0\,
      O => \resp_buff[31]_i_3_n_0\
    );
\resp_buff[31]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \counter_reg_n_0_[5]\,
      I1 => \counter_reg_n_0_[4]\,
      I2 => \counter_reg_n_0_[6]\,
      O => \resp_buff[31]_i_4_n_0\
    );
\resp_buff[31]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD7F"
    )
        port map (
      I0 => \resp_idx_reg_n_0_[6]\,
      I1 => \resp_idx_reg_n_0_[4]\,
      I2 => \resp_idx_reg_n_0_[3]\,
      I3 => \resp_idx_reg_n_0_[5]\,
      O => \resp_buff[31]_i_5_n_0\
    );
\resp_buff[32]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAAEFEF20AA2020"
    )
        port map (
      I0 => resp_buff(119),
      I1 => \resp_buff[112]_i_2_n_0\,
      I2 => \resp_buff[47]_i_2_n_0\,
      I3 => \resp_buff[112]_i_3_n_0\,
      I4 => \resp_buff[47]_i_3_n_0\,
      I5 => \resp_buff_reg_n_0_[32]\,
      O => \resp_buff[32]_i_1_n_0\
    );
\resp_buff[33]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAAEFEF20AA2020"
    )
        port map (
      I0 => resp_buff(119),
      I1 => \resp_buff[113]_i_2_n_0\,
      I2 => \resp_buff[47]_i_2_n_0\,
      I3 => \resp_buff[113]_i_3_n_0\,
      I4 => \resp_buff[47]_i_3_n_0\,
      I5 => \resp_buff_reg_n_0_[33]\,
      O => \resp_buff[33]_i_1_n_0\
    );
\resp_buff[34]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAAEFEF20AA2020"
    )
        port map (
      I0 => resp_buff(119),
      I1 => \resp_buff[114]_i_2_n_0\,
      I2 => \resp_buff[47]_i_2_n_0\,
      I3 => \resp_buff[114]_i_3_n_0\,
      I4 => \resp_buff[47]_i_3_n_0\,
      I5 => \resp_buff_reg_n_0_[34]\,
      O => \resp_buff[34]_i_1_n_0\
    );
\resp_buff[35]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAAEFEF20AA2020"
    )
        port map (
      I0 => resp_buff(119),
      I1 => \resp_buff[115]_i_2_n_0\,
      I2 => \resp_buff[47]_i_2_n_0\,
      I3 => \resp_buff[115]_i_3_n_0\,
      I4 => \resp_buff[47]_i_3_n_0\,
      I5 => \resp_buff_reg_n_0_[35]\,
      O => \resp_buff[35]_i_1_n_0\
    );
\resp_buff[36]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAAEFEF20AA2020"
    )
        port map (
      I0 => resp_buff(119),
      I1 => \resp_buff[116]_i_2_n_0\,
      I2 => \resp_buff[47]_i_2_n_0\,
      I3 => \resp_buff[116]_i_3_n_0\,
      I4 => \resp_buff[47]_i_3_n_0\,
      I5 => \resp_buff_reg_n_0_[36]\,
      O => \resp_buff[36]_i_1_n_0\
    );
\resp_buff[37]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAAEFEF20AA2020"
    )
        port map (
      I0 => resp_buff(119),
      I1 => \resp_buff[117]_i_2_n_0\,
      I2 => \resp_buff[47]_i_2_n_0\,
      I3 => \resp_buff[117]_i_3_n_0\,
      I4 => \resp_buff[47]_i_3_n_0\,
      I5 => \resp_buff_reg_n_0_[37]\,
      O => \resp_buff[37]_i_1_n_0\
    );
\resp_buff[38]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAAEFEF20AA2020"
    )
        port map (
      I0 => resp_buff(119),
      I1 => \resp_buff[118]_i_2_n_0\,
      I2 => \resp_buff[47]_i_2_n_0\,
      I3 => \resp_buff[118]_i_3_n_0\,
      I4 => \resp_buff[47]_i_3_n_0\,
      I5 => \resp_buff_reg_n_0_[38]\,
      O => \resp_buff[38]_i_1_n_0\
    );
\resp_buff[39]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAAEFEF20AA2020"
    )
        port map (
      I0 => resp_buff(119),
      I1 => \resp_buff[119]_i_2_n_0\,
      I2 => \resp_buff[47]_i_2_n_0\,
      I3 => \resp_buff[119]_i_3_n_0\,
      I4 => \resp_buff[47]_i_3_n_0\,
      I5 => \resp_buff_reg_n_0_[39]\,
      O => \resp_buff[39]_i_1_n_0\
    );
\resp_buff[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAAEFEF20AA2020"
    )
        port map (
      I0 => resp_buff(119),
      I1 => \resp_buff[115]_i_2_n_0\,
      I2 => \resp_buff[15]_i_2_n_0\,
      I3 => \resp_buff[115]_i_3_n_0\,
      I4 => \resp_buff[15]_i_3_n_0\,
      I5 => \resp_buff_reg_n_0_[3]\,
      O => \resp_buff[3]_i_1_n_0\
    );
\resp_buff[40]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAAEFEF20AA2020"
    )
        port map (
      I0 => resp_buff(119),
      I1 => \resp_buff[120]_i_2_n_0\,
      I2 => \resp_buff[47]_i_2_n_0\,
      I3 => \resp_buff[120]_i_3_n_0\,
      I4 => \resp_buff[47]_i_3_n_0\,
      I5 => \resp_buff_reg_n_0_[40]\,
      O => \resp_buff[40]_i_1_n_0\
    );
\resp_buff[41]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAAEFEF20AA2020"
    )
        port map (
      I0 => resp_buff(119),
      I1 => \resp_buff[121]_i_2_n_0\,
      I2 => \resp_buff[47]_i_2_n_0\,
      I3 => \resp_buff[121]_i_3_n_0\,
      I4 => \resp_buff[47]_i_3_n_0\,
      I5 => \resp_buff_reg_n_0_[41]\,
      O => \resp_buff[41]_i_1_n_0\
    );
\resp_buff[42]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAAEFEF20AA2020"
    )
        port map (
      I0 => resp_buff(119),
      I1 => \resp_buff[122]_i_2_n_0\,
      I2 => \resp_buff[47]_i_2_n_0\,
      I3 => \resp_buff[122]_i_3_n_0\,
      I4 => \resp_buff[47]_i_3_n_0\,
      I5 => \resp_buff_reg_n_0_[42]\,
      O => \resp_buff[42]_i_1_n_0\
    );
\resp_buff[43]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAAEFEF20AA2020"
    )
        port map (
      I0 => resp_buff(119),
      I1 => \resp_buff[123]_i_2_n_0\,
      I2 => \resp_buff[47]_i_2_n_0\,
      I3 => \resp_buff[123]_i_3_n_0\,
      I4 => \resp_buff[47]_i_3_n_0\,
      I5 => \resp_buff_reg_n_0_[43]\,
      O => \resp_buff[43]_i_1_n_0\
    );
\resp_buff[44]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAAEFEF20AA2020"
    )
        port map (
      I0 => resp_buff(119),
      I1 => \resp_buff[124]_i_2_n_0\,
      I2 => \resp_buff[47]_i_2_n_0\,
      I3 => \resp_buff[124]_i_3_n_0\,
      I4 => \resp_buff[47]_i_3_n_0\,
      I5 => \resp_buff_reg_n_0_[44]\,
      O => \resp_buff[44]_i_1_n_0\
    );
\resp_buff[45]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAAEFEF20AA2020"
    )
        port map (
      I0 => resp_buff(119),
      I1 => \resp_buff[125]_i_3_n_0\,
      I2 => \resp_buff[47]_i_2_n_0\,
      I3 => \resp_buff[125]_i_5_n_0\,
      I4 => \resp_buff[47]_i_3_n_0\,
      I5 => \resp_buff_reg_n_0_[45]\,
      O => \resp_buff[45]_i_1_n_0\
    );
\resp_buff[46]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAAEFEF20AA2020"
    )
        port map (
      I0 => resp_buff(119),
      I1 => \resp_buff[110]_i_2_n_0\,
      I2 => \resp_buff[47]_i_2_n_0\,
      I3 => \resp_buff[110]_i_3_n_0\,
      I4 => \resp_buff[47]_i_3_n_0\,
      I5 => \resp_buff_reg_n_0_[46]\,
      O => \resp_buff[46]_i_1_n_0\
    );
\resp_buff[47]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAAEFEF20AA2020"
    )
        port map (
      I0 => resp_buff(119),
      I1 => \resp_buff[111]_i_2_n_0\,
      I2 => \resp_buff[47]_i_2_n_0\,
      I3 => \resp_buff[111]_i_4_n_0\,
      I4 => \resp_buff[47]_i_3_n_0\,
      I5 => \resp_buff_reg_n_0_[47]\,
      O => \resp_buff[47]_i_1_n_0\
    );
\resp_buff[47]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020000000"
    )
        port map (
      I0 => \resp_idx_reg[6]_i_4_n_1\,
      I1 => state(1),
      I2 => crc_enable11_in,
      I3 => \FSM_sequential_state_reg[2]_rep_n_0\,
      I4 => state(0),
      I5 => \resp_buff[47]_i_4_n_0\,
      O => \resp_buff[47]_i_2_n_0\
    );
\resp_buff[47]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010000000"
    )
        port map (
      I0 => \resp_idx_reg[6]_i_4_n_1\,
      I1 => state(1),
      I2 => crc_enable11_in,
      I3 => \FSM_sequential_state_reg[2]_rep_n_0\,
      I4 => state(0),
      I5 => \resp_buff[47]_i_5_n_0\,
      O => \resp_buff[47]_i_3_n_0\
    );
\resp_buff[47]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \counter_reg_n_0_[4]\,
      I1 => \counter_reg_n_0_[5]\,
      I2 => \counter_reg_n_0_[6]\,
      O => \resp_buff[47]_i_4_n_0\
    );
\resp_buff[47]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFD7"
    )
        port map (
      I0 => \resp_idx_reg_n_0_[6]\,
      I1 => \resp_idx_reg_n_0_[4]\,
      I2 => \resp_idx_reg_n_0_[3]\,
      I3 => \resp_idx_reg_n_0_[5]\,
      O => \resp_buff[47]_i_5_n_0\
    );
\resp_buff[48]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAAEFEF20AA2020"
    )
        port map (
      I0 => resp_buff(119),
      I1 => \resp_buff[112]_i_2_n_0\,
      I2 => \resp_buff[63]_i_2_n_0\,
      I3 => \resp_buff[112]_i_3_n_0\,
      I4 => \resp_buff[63]_i_3_n_0\,
      I5 => \resp_buff_reg_n_0_[48]\,
      O => \resp_buff[48]_i_1_n_0\
    );
\resp_buff[49]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAAEFEF20AA2020"
    )
        port map (
      I0 => resp_buff(119),
      I1 => \resp_buff[113]_i_2_n_0\,
      I2 => \resp_buff[63]_i_2_n_0\,
      I3 => \resp_buff[113]_i_3_n_0\,
      I4 => \resp_buff[63]_i_3_n_0\,
      I5 => \resp_buff_reg_n_0_[49]\,
      O => \resp_buff[49]_i_1_n_0\
    );
\resp_buff[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAAEFEF20AA2020"
    )
        port map (
      I0 => resp_buff(119),
      I1 => \resp_buff[116]_i_2_n_0\,
      I2 => \resp_buff[15]_i_2_n_0\,
      I3 => \resp_buff[116]_i_3_n_0\,
      I4 => \resp_buff[15]_i_3_n_0\,
      I5 => \resp_buff_reg_n_0_[4]\,
      O => \resp_buff[4]_i_1_n_0\
    );
\resp_buff[50]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAAEFEF20AA2020"
    )
        port map (
      I0 => resp_buff(119),
      I1 => \resp_buff[114]_i_2_n_0\,
      I2 => \resp_buff[63]_i_2_n_0\,
      I3 => \resp_buff[114]_i_3_n_0\,
      I4 => \resp_buff[63]_i_3_n_0\,
      I5 => \resp_buff_reg_n_0_[50]\,
      O => \resp_buff[50]_i_1_n_0\
    );
\resp_buff[51]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAAEFEF20AA2020"
    )
        port map (
      I0 => resp_buff(119),
      I1 => \resp_buff[115]_i_2_n_0\,
      I2 => \resp_buff[63]_i_2_n_0\,
      I3 => \resp_buff[115]_i_3_n_0\,
      I4 => \resp_buff[63]_i_3_n_0\,
      I5 => \resp_buff_reg_n_0_[51]\,
      O => \resp_buff[51]_i_1_n_0\
    );
\resp_buff[52]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAAEFEF20AA2020"
    )
        port map (
      I0 => resp_buff(119),
      I1 => \resp_buff[116]_i_2_n_0\,
      I2 => \resp_buff[63]_i_2_n_0\,
      I3 => \resp_buff[116]_i_3_n_0\,
      I4 => \resp_buff[63]_i_3_n_0\,
      I5 => \resp_buff_reg_n_0_[52]\,
      O => \resp_buff[52]_i_1_n_0\
    );
\resp_buff[53]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAAEFEF20AA2020"
    )
        port map (
      I0 => resp_buff(119),
      I1 => \resp_buff[117]_i_2_n_0\,
      I2 => \resp_buff[63]_i_2_n_0\,
      I3 => \resp_buff[117]_i_3_n_0\,
      I4 => \resp_buff[63]_i_3_n_0\,
      I5 => \resp_buff_reg_n_0_[53]\,
      O => \resp_buff[53]_i_1_n_0\
    );
\resp_buff[54]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAAEFEF20AA2020"
    )
        port map (
      I0 => resp_buff(119),
      I1 => \resp_buff[118]_i_2_n_0\,
      I2 => \resp_buff[63]_i_2_n_0\,
      I3 => \resp_buff[118]_i_3_n_0\,
      I4 => \resp_buff[63]_i_3_n_0\,
      I5 => \resp_buff_reg_n_0_[54]\,
      O => \resp_buff[54]_i_1_n_0\
    );
\resp_buff[55]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAAEFEF20AA2020"
    )
        port map (
      I0 => resp_buff(119),
      I1 => \resp_buff[119]_i_2_n_0\,
      I2 => \resp_buff[63]_i_2_n_0\,
      I3 => \resp_buff[119]_i_3_n_0\,
      I4 => \resp_buff[63]_i_3_n_0\,
      I5 => \resp_buff_reg_n_0_[55]\,
      O => \resp_buff[55]_i_1_n_0\
    );
\resp_buff[56]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAAEFEF20AA2020"
    )
        port map (
      I0 => resp_buff(119),
      I1 => \resp_buff[120]_i_2_n_0\,
      I2 => \resp_buff[63]_i_2_n_0\,
      I3 => \resp_buff[120]_i_3_n_0\,
      I4 => \resp_buff[63]_i_3_n_0\,
      I5 => \resp_buff_reg_n_0_[56]\,
      O => \resp_buff[56]_i_1_n_0\
    );
\resp_buff[57]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAAEFEF20AA2020"
    )
        port map (
      I0 => resp_buff(119),
      I1 => \resp_buff[121]_i_2_n_0\,
      I2 => \resp_buff[63]_i_2_n_0\,
      I3 => \resp_buff[121]_i_3_n_0\,
      I4 => \resp_buff[63]_i_3_n_0\,
      I5 => \resp_buff_reg_n_0_[57]\,
      O => \resp_buff[57]_i_1_n_0\
    );
\resp_buff[58]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAAEFEF20AA2020"
    )
        port map (
      I0 => resp_buff(119),
      I1 => \resp_buff[122]_i_2_n_0\,
      I2 => \resp_buff[63]_i_2_n_0\,
      I3 => \resp_buff[122]_i_3_n_0\,
      I4 => \resp_buff[63]_i_3_n_0\,
      I5 => \resp_buff_reg_n_0_[58]\,
      O => \resp_buff[58]_i_1_n_0\
    );
\resp_buff[59]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAAEFEF20AA2020"
    )
        port map (
      I0 => resp_buff(119),
      I1 => \resp_buff[123]_i_2_n_0\,
      I2 => \resp_buff[63]_i_2_n_0\,
      I3 => \resp_buff[123]_i_3_n_0\,
      I4 => \resp_buff[63]_i_3_n_0\,
      I5 => \resp_buff_reg_n_0_[59]\,
      O => \resp_buff[59]_i_1_n_0\
    );
\resp_buff[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAAEFEF20AA2020"
    )
        port map (
      I0 => resp_buff(119),
      I1 => \resp_buff[117]_i_2_n_0\,
      I2 => \resp_buff[15]_i_2_n_0\,
      I3 => \resp_buff[117]_i_3_n_0\,
      I4 => \resp_buff[15]_i_3_n_0\,
      I5 => \resp_buff_reg_n_0_[5]\,
      O => \resp_buff[5]_i_1_n_0\
    );
\resp_buff[60]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAAEFEF20AA2020"
    )
        port map (
      I0 => resp_buff(119),
      I1 => \resp_buff[124]_i_2_n_0\,
      I2 => \resp_buff[63]_i_2_n_0\,
      I3 => \resp_buff[124]_i_3_n_0\,
      I4 => \resp_buff[63]_i_3_n_0\,
      I5 => \resp_buff_reg_n_0_[60]\,
      O => \resp_buff[60]_i_1_n_0\
    );
\resp_buff[61]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAAEFEF20AA2020"
    )
        port map (
      I0 => resp_buff(119),
      I1 => \resp_buff[125]_i_3_n_0\,
      I2 => \resp_buff[63]_i_2_n_0\,
      I3 => \resp_buff[125]_i_5_n_0\,
      I4 => \resp_buff[63]_i_3_n_0\,
      I5 => \resp_buff_reg_n_0_[61]\,
      O => \resp_buff[61]_i_1_n_0\
    );
\resp_buff[62]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAAEFEF20AA2020"
    )
        port map (
      I0 => resp_buff(119),
      I1 => \resp_buff[110]_i_2_n_0\,
      I2 => \resp_buff[63]_i_2_n_0\,
      I3 => \resp_buff[110]_i_3_n_0\,
      I4 => \resp_buff[63]_i_3_n_0\,
      I5 => \resp_buff_reg_n_0_[62]\,
      O => \resp_buff[62]_i_1_n_0\
    );
\resp_buff[63]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAAEFEF20AA2020"
    )
        port map (
      I0 => resp_buff(119),
      I1 => \resp_buff[111]_i_2_n_0\,
      I2 => \resp_buff[63]_i_2_n_0\,
      I3 => \resp_buff[111]_i_4_n_0\,
      I4 => \resp_buff[63]_i_3_n_0\,
      I5 => \resp_buff_reg_n_0_[63]\,
      O => \resp_buff[63]_i_1_n_0\
    );
\resp_buff[63]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020000000"
    )
        port map (
      I0 => \resp_idx_reg[6]_i_4_n_1\,
      I1 => state(1),
      I2 => crc_enable11_in,
      I3 => \FSM_sequential_state_reg[2]_rep_n_0\,
      I4 => state(0),
      I5 => \resp_buff[63]_i_4_n_0\,
      O => \resp_buff[63]_i_2_n_0\
    );
\resp_buff[63]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010000000"
    )
        port map (
      I0 => \resp_idx_reg[6]_i_4_n_1\,
      I1 => state(1),
      I2 => crc_enable11_in,
      I3 => \FSM_sequential_state_reg[2]_rep_n_0\,
      I4 => state(0),
      I5 => \resp_buff[63]_i_5_n_0\,
      O => \resp_buff[63]_i_3_n_0\
    );
\resp_buff[63]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \counter_reg_n_0_[5]\,
      I1 => \counter_reg_n_0_[4]\,
      I2 => \counter_reg_n_0_[6]\,
      O => \resp_buff[63]_i_4_n_0\
    );
\resp_buff[63]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFFD"
    )
        port map (
      I0 => \resp_idx_reg_n_0_[6]\,
      I1 => \resp_idx_reg_n_0_[4]\,
      I2 => \resp_idx_reg_n_0_[3]\,
      I3 => \resp_idx_reg_n_0_[5]\,
      O => \resp_buff[63]_i_5_n_0\
    );
\resp_buff[64]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAAEFEF20AA2020"
    )
        port map (
      I0 => resp_buff(119),
      I1 => \resp_buff[112]_i_2_n_0\,
      I2 => \resp_buff[79]_i_2_n_0\,
      I3 => \resp_buff[112]_i_3_n_0\,
      I4 => \resp_buff[79]_i_3_n_0\,
      I5 => \resp_buff_reg_n_0_[64]\,
      O => \resp_buff[64]_i_1_n_0\
    );
\resp_buff[65]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAAEFEF20AA2020"
    )
        port map (
      I0 => resp_buff(119),
      I1 => \resp_buff[113]_i_2_n_0\,
      I2 => \resp_buff[79]_i_2_n_0\,
      I3 => \resp_buff[113]_i_3_n_0\,
      I4 => \resp_buff[79]_i_3_n_0\,
      I5 => \resp_buff_reg_n_0_[65]\,
      O => \resp_buff[65]_i_1_n_0\
    );
\resp_buff[66]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAAEFEF20AA2020"
    )
        port map (
      I0 => resp_buff(119),
      I1 => \resp_buff[114]_i_2_n_0\,
      I2 => \resp_buff[79]_i_2_n_0\,
      I3 => \resp_buff[114]_i_3_n_0\,
      I4 => \resp_buff[79]_i_3_n_0\,
      I5 => \resp_buff_reg_n_0_[66]\,
      O => \resp_buff[66]_i_1_n_0\
    );
\resp_buff[67]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAAEFEF20AA2020"
    )
        port map (
      I0 => resp_buff(119),
      I1 => \resp_buff[115]_i_2_n_0\,
      I2 => \resp_buff[79]_i_2_n_0\,
      I3 => \resp_buff[115]_i_3_n_0\,
      I4 => \resp_buff[79]_i_3_n_0\,
      I5 => \resp_buff_reg_n_0_[67]\,
      O => \resp_buff[67]_i_1_n_0\
    );
\resp_buff[68]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAAEFEF20AA2020"
    )
        port map (
      I0 => resp_buff(119),
      I1 => \resp_buff[116]_i_2_n_0\,
      I2 => \resp_buff[79]_i_2_n_0\,
      I3 => \resp_buff[116]_i_3_n_0\,
      I4 => \resp_buff[79]_i_3_n_0\,
      I5 => \resp_buff_reg_n_0_[68]\,
      O => \resp_buff[68]_i_1_n_0\
    );
\resp_buff[69]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAAEFEF20AA2020"
    )
        port map (
      I0 => resp_buff(119),
      I1 => \resp_buff[117]_i_2_n_0\,
      I2 => \resp_buff[79]_i_2_n_0\,
      I3 => \resp_buff[117]_i_3_n_0\,
      I4 => \resp_buff[79]_i_3_n_0\,
      I5 => \resp_buff_reg_n_0_[69]\,
      O => \resp_buff[69]_i_1_n_0\
    );
\resp_buff[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAAEFEF20AA2020"
    )
        port map (
      I0 => resp_buff(119),
      I1 => \resp_buff[118]_i_2_n_0\,
      I2 => \resp_buff[15]_i_2_n_0\,
      I3 => \resp_buff[118]_i_3_n_0\,
      I4 => \resp_buff[15]_i_3_n_0\,
      I5 => \resp_buff_reg_n_0_[6]\,
      O => \resp_buff[6]_i_1_n_0\
    );
\resp_buff[70]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAAEFEF20AA2020"
    )
        port map (
      I0 => resp_buff(119),
      I1 => \resp_buff[118]_i_2_n_0\,
      I2 => \resp_buff[79]_i_2_n_0\,
      I3 => \resp_buff[118]_i_3_n_0\,
      I4 => \resp_buff[79]_i_3_n_0\,
      I5 => \resp_buff_reg_n_0_[70]\,
      O => \resp_buff[70]_i_1_n_0\
    );
\resp_buff[71]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAAEFEF20AA2020"
    )
        port map (
      I0 => resp_buff(119),
      I1 => \resp_buff[119]_i_2_n_0\,
      I2 => \resp_buff[79]_i_2_n_0\,
      I3 => \resp_buff[119]_i_3_n_0\,
      I4 => \resp_buff[79]_i_3_n_0\,
      I5 => \resp_buff_reg_n_0_[71]\,
      O => \resp_buff[71]_i_1_n_0\
    );
\resp_buff[72]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAAEFEF20AA2020"
    )
        port map (
      I0 => resp_buff(119),
      I1 => \resp_buff[120]_i_2_n_0\,
      I2 => \resp_buff[79]_i_2_n_0\,
      I3 => \resp_buff[120]_i_3_n_0\,
      I4 => \resp_buff[79]_i_3_n_0\,
      I5 => \resp_buff_reg_n_0_[72]\,
      O => \resp_buff[72]_i_1_n_0\
    );
\resp_buff[73]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAAEFEF20AA2020"
    )
        port map (
      I0 => resp_buff(119),
      I1 => \resp_buff[121]_i_2_n_0\,
      I2 => \resp_buff[79]_i_2_n_0\,
      I3 => \resp_buff[121]_i_3_n_0\,
      I4 => \resp_buff[79]_i_3_n_0\,
      I5 => \resp_buff_reg_n_0_[73]\,
      O => \resp_buff[73]_i_1_n_0\
    );
\resp_buff[74]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAAEFEF20AA2020"
    )
        port map (
      I0 => resp_buff(119),
      I1 => \resp_buff[122]_i_2_n_0\,
      I2 => \resp_buff[79]_i_2_n_0\,
      I3 => \resp_buff[122]_i_3_n_0\,
      I4 => \resp_buff[79]_i_3_n_0\,
      I5 => \resp_buff_reg_n_0_[74]\,
      O => \resp_buff[74]_i_1_n_0\
    );
\resp_buff[75]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAAEFEF20AA2020"
    )
        port map (
      I0 => resp_buff(119),
      I1 => \resp_buff[123]_i_2_n_0\,
      I2 => \resp_buff[79]_i_2_n_0\,
      I3 => \resp_buff[123]_i_3_n_0\,
      I4 => \resp_buff[79]_i_3_n_0\,
      I5 => \resp_buff_reg_n_0_[75]\,
      O => \resp_buff[75]_i_1_n_0\
    );
\resp_buff[76]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAAEFEF20AA2020"
    )
        port map (
      I0 => resp_buff(119),
      I1 => \resp_buff[124]_i_2_n_0\,
      I2 => \resp_buff[79]_i_2_n_0\,
      I3 => \resp_buff[124]_i_3_n_0\,
      I4 => \resp_buff[79]_i_3_n_0\,
      I5 => \resp_buff_reg_n_0_[76]\,
      O => \resp_buff[76]_i_1_n_0\
    );
\resp_buff[77]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAAEFEF20AA2020"
    )
        port map (
      I0 => resp_buff(119),
      I1 => \resp_buff[125]_i_3_n_0\,
      I2 => \resp_buff[79]_i_2_n_0\,
      I3 => \resp_buff[125]_i_5_n_0\,
      I4 => \resp_buff[79]_i_3_n_0\,
      I5 => \resp_buff_reg_n_0_[77]\,
      O => \resp_buff[77]_i_1_n_0\
    );
\resp_buff[78]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAAEFEF20AA2020"
    )
        port map (
      I0 => resp_buff(119),
      I1 => \resp_buff[110]_i_2_n_0\,
      I2 => \resp_buff[79]_i_2_n_0\,
      I3 => \resp_buff[110]_i_3_n_0\,
      I4 => \resp_buff[79]_i_3_n_0\,
      I5 => \resp_buff_reg_n_0_[78]\,
      O => \resp_buff[78]_i_1_n_0\
    );
\resp_buff[79]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAAEFEF20AA2020"
    )
        port map (
      I0 => resp_buff(119),
      I1 => \resp_buff[111]_i_2_n_0\,
      I2 => \resp_buff[79]_i_2_n_0\,
      I3 => \resp_buff[111]_i_4_n_0\,
      I4 => \resp_buff[79]_i_3_n_0\,
      I5 => \resp_buff_reg_n_0_[79]\,
      O => \resp_buff[79]_i_1_n_0\
    );
\resp_buff[79]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020000000"
    )
        port map (
      I0 => \resp_idx_reg[6]_i_4_n_1\,
      I1 => state(1),
      I2 => crc_enable11_in,
      I3 => \FSM_sequential_state_reg[2]_rep_n_0\,
      I4 => state(0),
      I5 => \resp_buff[79]_i_4_n_0\,
      O => \resp_buff[79]_i_2_n_0\
    );
\resp_buff[79]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010000000"
    )
        port map (
      I0 => \resp_idx_reg[6]_i_4_n_1\,
      I1 => state(1),
      I2 => crc_enable11_in,
      I3 => \FSM_sequential_state_reg[2]_rep_n_0\,
      I4 => state(0),
      I5 => \resp_buff[79]_i_5_n_0\,
      O => \resp_buff[79]_i_3_n_0\
    );
\resp_buff[79]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => \counter_reg_n_0_[5]\,
      I1 => \counter_reg_n_0_[4]\,
      I2 => \counter_reg_n_0_[6]\,
      O => \resp_buff[79]_i_4_n_0\
    );
\resp_buff[79]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EBFF"
    )
        port map (
      I0 => \resp_idx_reg_n_0_[6]\,
      I1 => \resp_idx_reg_n_0_[4]\,
      I2 => \resp_idx_reg_n_0_[3]\,
      I3 => \resp_idx_reg_n_0_[5]\,
      O => \resp_buff[79]_i_5_n_0\
    );
\resp_buff[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAAEFEF20AA2020"
    )
        port map (
      I0 => resp_buff(119),
      I1 => \resp_buff[119]_i_2_n_0\,
      I2 => \resp_buff[15]_i_2_n_0\,
      I3 => \resp_buff[119]_i_3_n_0\,
      I4 => \resp_buff[15]_i_3_n_0\,
      I5 => \resp_buff_reg_n_0_[7]\,
      O => \resp_buff[7]_i_1_n_0\
    );
\resp_buff[80]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAAEFEF20AA2020"
    )
        port map (
      I0 => resp_buff(119),
      I1 => \resp_buff[112]_i_2_n_0\,
      I2 => \resp_buff[95]_i_2_n_0\,
      I3 => \resp_buff[112]_i_3_n_0\,
      I4 => \resp_buff[95]_i_3_n_0\,
      I5 => \resp_buff_reg_n_0_[80]\,
      O => \resp_buff[80]_i_1_n_0\
    );
\resp_buff[81]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAAEFEF20AA2020"
    )
        port map (
      I0 => resp_buff(119),
      I1 => \resp_buff[113]_i_2_n_0\,
      I2 => \resp_buff[95]_i_2_n_0\,
      I3 => \resp_buff[113]_i_3_n_0\,
      I4 => \resp_buff[95]_i_3_n_0\,
      I5 => \resp_buff_reg_n_0_[81]\,
      O => \resp_buff[81]_i_1_n_0\
    );
\resp_buff[82]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAAEFEF20AA2020"
    )
        port map (
      I0 => resp_buff(119),
      I1 => \resp_buff[114]_i_2_n_0\,
      I2 => \resp_buff[95]_i_2_n_0\,
      I3 => \resp_buff[114]_i_3_n_0\,
      I4 => \resp_buff[95]_i_3_n_0\,
      I5 => \resp_buff_reg_n_0_[82]\,
      O => \resp_buff[82]_i_1_n_0\
    );
\resp_buff[83]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAAEFEF20AA2020"
    )
        port map (
      I0 => resp_buff(119),
      I1 => \resp_buff[115]_i_2_n_0\,
      I2 => \resp_buff[95]_i_2_n_0\,
      I3 => \resp_buff[115]_i_3_n_0\,
      I4 => \resp_buff[95]_i_3_n_0\,
      I5 => \resp_buff_reg_n_0_[83]\,
      O => \resp_buff[83]_i_1_n_0\
    );
\resp_buff[84]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAAEFEF20AA2020"
    )
        port map (
      I0 => resp_buff(119),
      I1 => \resp_buff[116]_i_2_n_0\,
      I2 => \resp_buff[95]_i_2_n_0\,
      I3 => \resp_buff[116]_i_3_n_0\,
      I4 => \resp_buff[95]_i_3_n_0\,
      I5 => \resp_buff_reg_n_0_[84]\,
      O => \resp_buff[84]_i_1_n_0\
    );
\resp_buff[85]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAAEFEF20AA2020"
    )
        port map (
      I0 => resp_buff(119),
      I1 => \resp_buff[117]_i_2_n_0\,
      I2 => \resp_buff[95]_i_2_n_0\,
      I3 => \resp_buff[117]_i_3_n_0\,
      I4 => \resp_buff[95]_i_3_n_0\,
      I5 => \resp_buff_reg_n_0_[85]\,
      O => \resp_buff[85]_i_1_n_0\
    );
\resp_buff[86]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAAEFEF20AA2020"
    )
        port map (
      I0 => resp_buff(119),
      I1 => \resp_buff[118]_i_2_n_0\,
      I2 => \resp_buff[95]_i_2_n_0\,
      I3 => \resp_buff[118]_i_3_n_0\,
      I4 => \resp_buff[95]_i_3_n_0\,
      I5 => \resp_buff_reg_n_0_[86]\,
      O => \resp_buff[86]_i_1_n_0\
    );
\resp_buff[87]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAAEFEF20AA2020"
    )
        port map (
      I0 => resp_buff(119),
      I1 => \resp_buff[119]_i_2_n_0\,
      I2 => \resp_buff[95]_i_2_n_0\,
      I3 => \resp_buff[119]_i_3_n_0\,
      I4 => \resp_buff[95]_i_3_n_0\,
      I5 => \resp_buff_reg_n_0_[87]\,
      O => \resp_buff[87]_i_1_n_0\
    );
\resp_buff[88]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAAEFEF20AA2020"
    )
        port map (
      I0 => resp_buff(119),
      I1 => \resp_buff[120]_i_2_n_0\,
      I2 => \resp_buff[95]_i_2_n_0\,
      I3 => \resp_buff[120]_i_3_n_0\,
      I4 => \resp_buff[95]_i_3_n_0\,
      I5 => \resp_buff_reg_n_0_[88]\,
      O => \resp_buff[88]_i_1_n_0\
    );
\resp_buff[89]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAAEFEF20AA2020"
    )
        port map (
      I0 => resp_buff(119),
      I1 => \resp_buff[121]_i_2_n_0\,
      I2 => \resp_buff[95]_i_2_n_0\,
      I3 => \resp_buff[121]_i_3_n_0\,
      I4 => \resp_buff[95]_i_3_n_0\,
      I5 => \resp_buff_reg_n_0_[89]\,
      O => \resp_buff[89]_i_1_n_0\
    );
\resp_buff[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAAEFEF20AA2020"
    )
        port map (
      I0 => resp_buff(119),
      I1 => \resp_buff[120]_i_2_n_0\,
      I2 => \resp_buff[15]_i_2_n_0\,
      I3 => \resp_buff[120]_i_3_n_0\,
      I4 => \resp_buff[15]_i_3_n_0\,
      I5 => \resp_buff_reg_n_0_[8]\,
      O => \resp_buff[8]_i_1_n_0\
    );
\resp_buff[90]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAAEFEF20AA2020"
    )
        port map (
      I0 => resp_buff(119),
      I1 => \resp_buff[122]_i_2_n_0\,
      I2 => \resp_buff[95]_i_2_n_0\,
      I3 => \resp_buff[122]_i_3_n_0\,
      I4 => \resp_buff[95]_i_3_n_0\,
      I5 => \resp_buff_reg_n_0_[90]\,
      O => \resp_buff[90]_i_1_n_0\
    );
\resp_buff[91]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAAEFEF20AA2020"
    )
        port map (
      I0 => resp_buff(119),
      I1 => \resp_buff[123]_i_2_n_0\,
      I2 => \resp_buff[95]_i_2_n_0\,
      I3 => \resp_buff[123]_i_3_n_0\,
      I4 => \resp_buff[95]_i_3_n_0\,
      I5 => \resp_buff_reg_n_0_[91]\,
      O => \resp_buff[91]_i_1_n_0\
    );
\resp_buff[92]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAAEFEF20AA2020"
    )
        port map (
      I0 => resp_buff(119),
      I1 => \resp_buff[124]_i_2_n_0\,
      I2 => \resp_buff[95]_i_2_n_0\,
      I3 => \resp_buff[124]_i_3_n_0\,
      I4 => \resp_buff[95]_i_3_n_0\,
      I5 => \resp_buff_reg_n_0_[92]\,
      O => \resp_buff[92]_i_1_n_0\
    );
\resp_buff[93]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAAEFEF20AA2020"
    )
        port map (
      I0 => resp_buff(119),
      I1 => \resp_buff[125]_i_3_n_0\,
      I2 => \resp_buff[95]_i_2_n_0\,
      I3 => \resp_buff[125]_i_5_n_0\,
      I4 => \resp_buff[95]_i_3_n_0\,
      I5 => \resp_buff_reg_n_0_[93]\,
      O => \resp_buff[93]_i_1_n_0\
    );
\resp_buff[94]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAAEFEF20AA2020"
    )
        port map (
      I0 => resp_buff(119),
      I1 => \resp_buff[110]_i_2_n_0\,
      I2 => \resp_buff[95]_i_2_n_0\,
      I3 => \resp_buff[110]_i_3_n_0\,
      I4 => \resp_buff[95]_i_3_n_0\,
      I5 => \resp_buff_reg_n_0_[94]\,
      O => \resp_buff[94]_i_1_n_0\
    );
\resp_buff[95]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAAEFEF20AA2020"
    )
        port map (
      I0 => resp_buff(119),
      I1 => \resp_buff[111]_i_2_n_0\,
      I2 => \resp_buff[95]_i_2_n_0\,
      I3 => \resp_buff[111]_i_4_n_0\,
      I4 => \resp_buff[95]_i_3_n_0\,
      I5 => \resp_buff_reg_n_0_[95]\,
      O => \resp_buff[95]_i_1_n_0\
    );
\resp_buff[95]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020000000"
    )
        port map (
      I0 => \resp_idx_reg[6]_i_4_n_1\,
      I1 => state(1),
      I2 => crc_enable11_in,
      I3 => \FSM_sequential_state_reg[2]_rep_n_0\,
      I4 => state(0),
      I5 => \resp_buff[95]_i_4_n_0\,
      O => \resp_buff[95]_i_2_n_0\
    );
\resp_buff[95]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010000000"
    )
        port map (
      I0 => \resp_idx_reg[6]_i_4_n_1\,
      I1 => state(1),
      I2 => crc_enable11_in,
      I3 => \FSM_sequential_state_reg[2]_rep_n_0\,
      I4 => state(0),
      I5 => \resp_buff[95]_i_5_n_0\,
      O => \resp_buff[95]_i_3_n_0\
    );
\resp_buff[95]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => \counter_reg_n_0_[5]\,
      I1 => \counter_reg_n_0_[4]\,
      I2 => \counter_reg_n_0_[6]\,
      O => \resp_buff[95]_i_4_n_0\
    );
\resp_buff[95]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEBF"
    )
        port map (
      I0 => \resp_idx_reg_n_0_[6]\,
      I1 => \resp_idx_reg_n_0_[4]\,
      I2 => \resp_idx_reg_n_0_[3]\,
      I3 => \resp_idx_reg_n_0_[5]\,
      O => \resp_buff[95]_i_5_n_0\
    );
\resp_buff[96]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAAEFEF20AA2020"
    )
        port map (
      I0 => resp_buff(119),
      I1 => \resp_buff[112]_i_2_n_0\,
      I2 => \resp_buff[111]_i_3_n_0\,
      I3 => \resp_buff[112]_i_3_n_0\,
      I4 => \resp_buff[111]_i_5_n_0\,
      I5 => \resp_buff_reg_n_0_[96]\,
      O => \resp_buff[96]_i_1_n_0\
    );
\resp_buff[97]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAAEFEF20AA2020"
    )
        port map (
      I0 => resp_buff(119),
      I1 => \resp_buff[113]_i_2_n_0\,
      I2 => \resp_buff[111]_i_3_n_0\,
      I3 => \resp_buff[113]_i_3_n_0\,
      I4 => \resp_buff[111]_i_5_n_0\,
      I5 => \resp_buff_reg_n_0_[97]\,
      O => \resp_buff[97]_i_1_n_0\
    );
\resp_buff[98]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAAEFEF20AA2020"
    )
        port map (
      I0 => resp_buff(119),
      I1 => \resp_buff[114]_i_2_n_0\,
      I2 => \resp_buff[111]_i_3_n_0\,
      I3 => \resp_buff[114]_i_3_n_0\,
      I4 => \resp_buff[111]_i_5_n_0\,
      I5 => \resp_buff_reg_n_0_[98]\,
      O => \resp_buff[98]_i_1_n_0\
    );
\resp_buff[99]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAAEFEF20AA2020"
    )
        port map (
      I0 => resp_buff(119),
      I1 => \resp_buff[115]_i_2_n_0\,
      I2 => \resp_buff[111]_i_3_n_0\,
      I3 => \resp_buff[115]_i_3_n_0\,
      I4 => \resp_buff[111]_i_5_n_0\,
      I5 => \resp_buff_reg_n_0_[99]\,
      O => \resp_buff[99]_i_1_n_0\
    );
\resp_buff[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAAEFEF20AA2020"
    )
        port map (
      I0 => resp_buff(119),
      I1 => \resp_buff[121]_i_2_n_0\,
      I2 => \resp_buff[15]_i_2_n_0\,
      I3 => \resp_buff[121]_i_3_n_0\,
      I4 => \resp_buff[15]_i_3_n_0\,
      I5 => \resp_buff_reg_n_0_[9]\,
      O => \resp_buff[9]_i_1_n_0\
    );
\resp_buff_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => \resp_buff[0]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[0]\
    );
\resp_buff_reg[100]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => \resp_buff[100]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[100]\
    );
\resp_buff_reg[101]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => \resp_buff[101]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[101]\
    );
\resp_buff_reg[102]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => \resp_buff[102]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[102]\
    );
\resp_buff_reg[103]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => \resp_buff[103]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[103]\
    );
\resp_buff_reg[104]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => \resp_buff[104]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[104]\
    );
\resp_buff_reg[105]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => \resp_buff[105]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[105]\
    );
\resp_buff_reg[106]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => \resp_buff[106]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[106]\
    );
\resp_buff_reg[107]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => \resp_buff[107]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[107]\
    );
\resp_buff_reg[108]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => \resp_buff[108]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[108]\
    );
\resp_buff_reg[109]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => \resp_buff[109]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[109]\
    );
\resp_buff_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => \resp_buff[10]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[10]\
    );
\resp_buff_reg[110]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => \resp_buff[110]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[110]\
    );
\resp_buff_reg[111]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => \resp_buff[111]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[111]\
    );
\resp_buff_reg[112]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => \resp_buff[112]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[112]\
    );
\resp_buff_reg[113]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => \resp_buff[113]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[113]\
    );
\resp_buff_reg[114]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => \resp_buff[114]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[114]\
    );
\resp_buff_reg[115]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => \resp_buff[115]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[115]\
    );
\resp_buff_reg[116]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => \resp_buff[116]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[116]\
    );
\resp_buff_reg[117]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => \resp_buff[117]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[117]\
    );
\resp_buff_reg[118]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => \resp_buff[118]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[118]\
    );
\resp_buff_reg[119]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => \resp_buff[119]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[119]\
    );
\resp_buff_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => \resp_buff[11]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[11]\
    );
\resp_buff_reg[120]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => \resp_buff[120]_i_1_n_0\,
      Q => p_0_in(0)
    );
\resp_buff_reg[121]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => \resp_buff[121]_i_1_n_0\,
      Q => p_0_in(1)
    );
\resp_buff_reg[122]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => \resp_buff[122]_i_1_n_0\,
      Q => p_0_in(2)
    );
\resp_buff_reg[123]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => \resp_buff[123]_i_1_n_0\,
      Q => p_0_in(3)
    );
\resp_buff_reg[124]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => \resp_buff[124]_i_1_n_0\,
      Q => p_0_in(4)
    );
\resp_buff_reg[125]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => \resp_buff[125]_i_1_n_0\,
      Q => p_0_in(5)
    );
\resp_buff_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => \resp_buff[12]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[12]\
    );
\resp_buff_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => \resp_buff[13]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[13]\
    );
\resp_buff_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => \resp_buff[14]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[14]\
    );
\resp_buff_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => \resp_buff[15]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[15]\
    );
\resp_buff_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => \resp_buff[16]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[16]\
    );
\resp_buff_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => \resp_buff[17]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[17]\
    );
\resp_buff_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => \resp_buff[18]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[18]\
    );
\resp_buff_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => \resp_buff[19]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[19]\
    );
\resp_buff_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => \resp_buff[1]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[1]\
    );
\resp_buff_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => \resp_buff[20]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[20]\
    );
\resp_buff_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => \resp_buff[21]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[21]\
    );
\resp_buff_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => \resp_buff[22]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[22]\
    );
\resp_buff_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => \resp_buff[23]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[23]\
    );
\resp_buff_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => \resp_buff[24]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[24]\
    );
\resp_buff_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => \resp_buff[25]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[25]\
    );
\resp_buff_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => \resp_buff[26]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[26]\
    );
\resp_buff_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => \resp_buff[27]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[27]\
    );
\resp_buff_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => \resp_buff[28]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[28]\
    );
\resp_buff_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => \resp_buff[29]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[29]\
    );
\resp_buff_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => \resp_buff[2]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[2]\
    );
\resp_buff_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => \resp_buff[30]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[30]\
    );
\resp_buff_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => \resp_buff[31]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[31]\
    );
\resp_buff_reg[32]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => \resp_buff[32]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[32]\
    );
\resp_buff_reg[33]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => \resp_buff[33]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[33]\
    );
\resp_buff_reg[34]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => \resp_buff[34]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[34]\
    );
\resp_buff_reg[35]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => \resp_buff[35]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[35]\
    );
\resp_buff_reg[36]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => \resp_buff[36]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[36]\
    );
\resp_buff_reg[37]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => \resp_buff[37]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[37]\
    );
\resp_buff_reg[38]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => \resp_buff[38]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[38]\
    );
\resp_buff_reg[39]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => \resp_buff[39]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[39]\
    );
\resp_buff_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => \resp_buff[3]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[3]\
    );
\resp_buff_reg[40]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => \resp_buff[40]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[40]\
    );
\resp_buff_reg[41]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => \resp_buff[41]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[41]\
    );
\resp_buff_reg[42]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => \resp_buff[42]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[42]\
    );
\resp_buff_reg[43]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => \resp_buff[43]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[43]\
    );
\resp_buff_reg[44]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => \resp_buff[44]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[44]\
    );
\resp_buff_reg[45]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => \resp_buff[45]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[45]\
    );
\resp_buff_reg[46]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => \resp_buff[46]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[46]\
    );
\resp_buff_reg[47]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => \resp_buff[47]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[47]\
    );
\resp_buff_reg[48]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => \resp_buff[48]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[48]\
    );
\resp_buff_reg[49]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => \resp_buff[49]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[49]\
    );
\resp_buff_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => \resp_buff[4]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[4]\
    );
\resp_buff_reg[50]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => \resp_buff[50]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[50]\
    );
\resp_buff_reg[51]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => \resp_buff[51]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[51]\
    );
\resp_buff_reg[52]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => \resp_buff[52]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[52]\
    );
\resp_buff_reg[53]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => \resp_buff[53]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[53]\
    );
\resp_buff_reg[54]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => \resp_buff[54]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[54]\
    );
\resp_buff_reg[55]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => \resp_buff[55]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[55]\
    );
\resp_buff_reg[56]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => \resp_buff[56]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[56]\
    );
\resp_buff_reg[57]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => \resp_buff[57]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[57]\
    );
\resp_buff_reg[58]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => \resp_buff[58]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[58]\
    );
\resp_buff_reg[59]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => \resp_buff[59]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[59]\
    );
\resp_buff_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => \resp_buff[5]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[5]\
    );
\resp_buff_reg[60]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => \resp_buff[60]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[60]\
    );
\resp_buff_reg[61]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => \resp_buff[61]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[61]\
    );
\resp_buff_reg[62]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => \resp_buff[62]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[62]\
    );
\resp_buff_reg[63]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => \resp_buff[63]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[63]\
    );
\resp_buff_reg[64]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => \resp_buff[64]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[64]\
    );
\resp_buff_reg[65]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => \resp_buff[65]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[65]\
    );
\resp_buff_reg[66]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => \resp_buff[66]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[66]\
    );
\resp_buff_reg[67]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => \resp_buff[67]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[67]\
    );
\resp_buff_reg[68]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => \resp_buff[68]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[68]\
    );
\resp_buff_reg[69]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => \resp_buff[69]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[69]\
    );
\resp_buff_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => \resp_buff[6]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[6]\
    );
\resp_buff_reg[70]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => \resp_buff[70]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[70]\
    );
\resp_buff_reg[71]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => \resp_buff[71]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[71]\
    );
\resp_buff_reg[72]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => \resp_buff[72]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[72]\
    );
\resp_buff_reg[73]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => \resp_buff[73]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[73]\
    );
\resp_buff_reg[74]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => \resp_buff[74]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[74]\
    );
\resp_buff_reg[75]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => \resp_buff[75]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[75]\
    );
\resp_buff_reg[76]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => \resp_buff[76]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[76]\
    );
\resp_buff_reg[77]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => \resp_buff[77]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[77]\
    );
\resp_buff_reg[78]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => \resp_buff[78]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[78]\
    );
\resp_buff_reg[79]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => \resp_buff[79]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[79]\
    );
\resp_buff_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => \resp_buff[7]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[7]\
    );
\resp_buff_reg[80]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => \resp_buff[80]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[80]\
    );
\resp_buff_reg[81]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => \resp_buff[81]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[81]\
    );
\resp_buff_reg[82]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => \resp_buff[82]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[82]\
    );
\resp_buff_reg[83]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => \resp_buff[83]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[83]\
    );
\resp_buff_reg[84]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => \resp_buff[84]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[84]\
    );
\resp_buff_reg[85]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => \resp_buff[85]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[85]\
    );
\resp_buff_reg[86]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => \resp_buff[86]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[86]\
    );
\resp_buff_reg[87]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => \resp_buff[87]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[87]\
    );
\resp_buff_reg[88]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => \resp_buff[88]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[88]\
    );
\resp_buff_reg[89]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => \resp_buff[89]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[89]\
    );
\resp_buff_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => \resp_buff[8]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[8]\
    );
\resp_buff_reg[90]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => \resp_buff[90]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[90]\
    );
\resp_buff_reg[91]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => \resp_buff[91]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[91]\
    );
\resp_buff_reg[92]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => \resp_buff[92]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[92]\
    );
\resp_buff_reg[93]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => \resp_buff[93]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[93]\
    );
\resp_buff_reg[94]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => \resp_buff[94]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[94]\
    );
\resp_buff_reg[95]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => \resp_buff[95]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[95]\
    );
\resp_buff_reg[96]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => \resp_buff[96]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[96]\
    );
\resp_buff_reg[97]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => \resp_buff[97]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[97]\
    );
\resp_buff_reg[98]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => \resp_buff[98]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[98]\
    );
\resp_buff_reg[99]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => \resp_buff[99]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[99]\
    );
\resp_buff_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => \resp_buff[9]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[9]\
    );
\resp_idx[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \FSM_sequential_state_reg[2]_rep_n_0\,
      I1 => \resp_idx_reg_n_0_[0]\,
      O => resp_idx(0)
    );
\resp_idx[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_sequential_state_reg[2]_rep_n_0\,
      I1 => in10(1),
      O => resp_idx(1)
    );
\resp_idx[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_sequential_state_reg[2]_rep_n_0\,
      I1 => in10(2),
      O => resp_idx(2)
    );
\resp_idx[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_sequential_state_reg[2]_rep_n_0\,
      I1 => in10(3),
      O => resp_idx(3)
    );
\resp_idx[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_sequential_state_reg[2]_rep_n_0\,
      I1 => in10(4),
      O => resp_idx(4)
    );
\resp_idx[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_sequential_state_reg[2]_rep_n_0\,
      I1 => in10(5),
      O => resp_idx(5)
    );
\resp_idx[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002F00"
    )
        port map (
      I0 => crc_enable11_in,
      I1 => \resp_idx_reg[6]_i_4_n_1\,
      I2 => \FSM_sequential_state_reg[2]_rep_n_0\,
      I3 => state(0),
      I4 => state(1),
      O => \resp_idx[6]_i_1_n_0\
    );
\resp_idx[6]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[25]\,
      I1 => \counter_reg_n_0_[24]\,
      O => \resp_idx[6]_i_10_n_0\
    );
\resp_idx[6]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[31]\,
      I1 => \counter_reg_n_0_[30]\,
      O => \resp_idx[6]_i_12_n_0\
    );
\resp_idx[6]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[29]\,
      I1 => \counter_reg_n_0_[28]\,
      O => \resp_idx[6]_i_13_n_0\
    );
\resp_idx[6]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[27]\,
      I1 => \counter_reg_n_0_[26]\,
      O => \resp_idx[6]_i_14_n_0\
    );
\resp_idx[6]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[23]\,
      I1 => \counter_reg_n_0_[22]\,
      O => \resp_idx[6]_i_16_n_0\
    );
\resp_idx[6]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[21]\,
      I1 => \counter_reg_n_0_[20]\,
      O => \resp_idx[6]_i_17_n_0\
    );
\resp_idx[6]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[19]\,
      I1 => \counter_reg_n_0_[18]\,
      O => \resp_idx[6]_i_18_n_0\
    );
\resp_idx[6]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[17]\,
      I1 => \counter_reg_n_0_[16]\,
      O => \resp_idx[6]_i_19_n_0\
    );
\resp_idx[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_sequential_state_reg[2]_rep_n_0\,
      I1 => in10(6),
      O => resp_idx(6)
    );
\resp_idx[6]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[25]\,
      I1 => \counter_reg_n_0_[24]\,
      O => \resp_idx[6]_i_21_n_0\
    );
\resp_idx[6]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[23]\,
      I1 => \counter_reg_n_0_[22]\,
      O => \resp_idx[6]_i_22_n_0\
    );
\resp_idx[6]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[21]\,
      I1 => \counter_reg_n_0_[20]\,
      O => \resp_idx[6]_i_23_n_0\
    );
\resp_idx[6]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[19]\,
      I1 => \counter_reg_n_0_[18]\,
      O => \resp_idx[6]_i_24_n_0\
    );
\resp_idx[6]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[15]\,
      I1 => \counter_reg_n_0_[14]\,
      O => \resp_idx[6]_i_26_n_0\
    );
\resp_idx[6]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[13]\,
      I1 => \counter_reg_n_0_[12]\,
      O => \resp_idx[6]_i_27_n_0\
    );
\resp_idx[6]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[11]\,
      I1 => \counter_reg_n_0_[10]\,
      O => \resp_idx[6]_i_28_n_0\
    );
\resp_idx[6]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[9]\,
      I1 => \counter_reg_n_0_[8]\,
      O => \resp_idx[6]_i_29_n_0\
    );
\resp_idx[6]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[17]\,
      I1 => \counter_reg_n_0_[16]\,
      O => \resp_idx[6]_i_31_n_0\
    );
\resp_idx[6]_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[15]\,
      I1 => \counter_reg_n_0_[14]\,
      O => \resp_idx[6]_i_32_n_0\
    );
\resp_idx[6]_i_33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[13]\,
      I1 => \counter_reg_n_0_[12]\,
      O => \resp_idx[6]_i_33_n_0\
    );
\resp_idx[6]_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[11]\,
      I1 => \counter_reg_n_0_[10]\,
      O => \resp_idx[6]_i_34_n_0\
    );
\resp_idx[6]_i_35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => resp_len(6),
      I1 => \counter_reg_n_0_[6]\,
      I2 => \counter_reg_n_0_[7]\,
      O => \resp_idx[6]_i_35_n_0\
    );
\resp_idx[6]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => resp_len(6),
      I1 => \counter_reg_n_0_[4]\,
      I2 => \counter_reg_n_0_[5]\,
      I3 => resp_len(5),
      O => \resp_idx[6]_i_36_n_0\
    );
\resp_idx[6]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => resp_len(5),
      I1 => \counter_reg_n_0_[2]\,
      I2 => \counter_reg_n_0_[3]\,
      I3 => resp_len(6),
      O => \resp_idx[6]_i_37_n_0\
    );
\resp_idx[6]_i_38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4C"
    )
        port map (
      I0 => \counter_reg_n_0_[1]\,
      I1 => resp_len(5),
      I2 => \counter_reg_n_0_[0]\,
      O => \resp_idx[6]_i_38_n_0\
    );
\resp_idx[6]_i_39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"21"
    )
        port map (
      I0 => resp_len(6),
      I1 => \counter_reg_n_0_[7]\,
      I2 => \counter_reg_n_0_[6]\,
      O => \resp_idx[6]_i_39_n_0\
    );
\resp_idx[6]_i_40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \counter_reg_n_0_[5]\,
      I1 => resp_len(5),
      I2 => resp_len(6),
      I3 => \counter_reg_n_0_[4]\,
      O => \resp_idx[6]_i_40_n_0\
    );
\resp_idx[6]_i_41\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => resp_len(5),
      I1 => \counter_reg_n_0_[2]\,
      I2 => resp_len(6),
      I3 => \counter_reg_n_0_[3]\,
      O => \resp_idx[6]_i_41_n_0\
    );
\resp_idx[6]_i_42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => \counter_reg_n_0_[0]\,
      I1 => resp_len(5),
      I2 => \counter_reg_n_0_[1]\,
      O => \resp_idx[6]_i_42_n_0\
    );
\resp_idx[6]_i_43\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[3]\,
      O => \resp_idx[6]_i_43_n_0\
    );
\resp_idx[6]_i_44\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[9]\,
      I1 => \counter_reg_n_0_[8]\,
      O => \resp_idx[6]_i_44_n_0\
    );
\resp_idx[6]_i_45\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[6]\,
      I1 => \counter_reg_n_0_[7]\,
      O => \resp_idx[6]_i_45_n_0\
    );
\resp_idx[6]_i_46\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[5]\,
      I1 => \counter_reg_n_0_[4]\,
      O => \resp_idx[6]_i_46_n_0\
    );
\resp_idx[6]_i_47\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \counter_reg_n_0_[3]\,
      I1 => \counter_reg_n_0_[2]\,
      O => \resp_idx[6]_i_47_n_0\
    );
\resp_idx[6]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[31]\,
      I1 => \counter_reg_n_0_[30]\,
      O => \resp_idx[6]_i_7_n_0\
    );
\resp_idx[6]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[29]\,
      I1 => \counter_reg_n_0_[28]\,
      O => \resp_idx[6]_i_8_n_0\
    );
\resp_idx[6]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[27]\,
      I1 => \counter_reg_n_0_[26]\,
      O => \resp_idx[6]_i_9_n_0\
    );
\resp_idx_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \resp_idx[6]_i_1_n_0\,
      CLR => rst,
      D => resp_idx(0),
      Q => \resp_idx_reg_n_0_[0]\
    );
\resp_idx_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \resp_idx[6]_i_1_n_0\,
      CLR => rst,
      D => resp_idx(1),
      Q => \resp_idx_reg_n_0_[1]\
    );
\resp_idx_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \resp_idx[6]_i_1_n_0\,
      CLR => rst,
      D => resp_idx(2),
      Q => \resp_idx_reg_n_0_[2]\
    );
\resp_idx_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \resp_idx[6]_i_1_n_0\,
      CLR => rst,
      D => resp_idx(3),
      Q => \resp_idx_reg_n_0_[3]\
    );
\resp_idx_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \resp_idx[6]_i_1_n_0\,
      CLR => rst,
      D => resp_idx(4),
      Q => \resp_idx_reg_n_0_[4]\
    );
\resp_idx_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \resp_idx_reg[4]_i_2_n_0\,
      CO(2) => \resp_idx_reg[4]_i_2_n_1\,
      CO(1) => \resp_idx_reg[4]_i_2_n_2\,
      CO(0) => \resp_idx_reg[4]_i_2_n_3\,
      CYINIT => \resp_idx_reg_n_0_[0]\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in10(4 downto 1),
      S(3) => \resp_idx_reg_n_0_[4]\,
      S(2) => \resp_idx_reg_n_0_[3]\,
      S(1) => \resp_idx_reg_n_0_[2]\,
      S(0) => \resp_idx_reg_n_0_[1]\
    );
\resp_idx_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \resp_idx[6]_i_1_n_0\,
      CLR => rst,
      D => resp_idx(5),
      Q => \resp_idx_reg_n_0_[5]\
    );
\resp_idx_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \resp_idx[6]_i_1_n_0\,
      CLR => rst,
      D => resp_idx(6),
      Q => \resp_idx_reg_n_0_[6]\
    );
\resp_idx_reg[6]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \resp_idx_reg[6]_i_20_n_0\,
      CO(3) => \resp_idx_reg[6]_i_11_n_0\,
      CO(2) => \resp_idx_reg[6]_i_11_n_1\,
      CO(1) => \resp_idx_reg[6]_i_11_n_2\,
      CO(0) => \resp_idx_reg[6]_i_11_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_resp_idx_reg[6]_i_11_O_UNCONNECTED\(3 downto 0),
      S(3) => \resp_idx[6]_i_21_n_0\,
      S(2) => \resp_idx[6]_i_22_n_0\,
      S(1) => \resp_idx[6]_i_23_n_0\,
      S(0) => \resp_idx[6]_i_24_n_0\
    );
\resp_idx_reg[6]_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \resp_idx_reg[6]_i_25_n_0\,
      CO(3) => \resp_idx_reg[6]_i_15_n_0\,
      CO(2) => \resp_idx_reg[6]_i_15_n_1\,
      CO(1) => \resp_idx_reg[6]_i_15_n_2\,
      CO(0) => \resp_idx_reg[6]_i_15_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_resp_idx_reg[6]_i_15_O_UNCONNECTED\(3 downto 0),
      S(3) => \resp_idx[6]_i_26_n_0\,
      S(2) => \resp_idx[6]_i_27_n_0\,
      S(1) => \resp_idx[6]_i_28_n_0\,
      S(0) => \resp_idx[6]_i_29_n_0\
    );
\resp_idx_reg[6]_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => \resp_idx_reg[6]_i_30_n_0\,
      CO(3) => \resp_idx_reg[6]_i_20_n_0\,
      CO(2) => \resp_idx_reg[6]_i_20_n_1\,
      CO(1) => \resp_idx_reg[6]_i_20_n_2\,
      CO(0) => \resp_idx_reg[6]_i_20_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_resp_idx_reg[6]_i_20_O_UNCONNECTED\(3 downto 0),
      S(3) => \resp_idx[6]_i_31_n_0\,
      S(2) => \resp_idx[6]_i_32_n_0\,
      S(1) => \resp_idx[6]_i_33_n_0\,
      S(0) => \resp_idx[6]_i_34_n_0\
    );
\resp_idx_reg[6]_i_25\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \resp_idx_reg[6]_i_25_n_0\,
      CO(2) => \resp_idx_reg[6]_i_25_n_1\,
      CO(1) => \resp_idx_reg[6]_i_25_n_2\,
      CO(0) => \resp_idx_reg[6]_i_25_n_3\,
      CYINIT => '1',
      DI(3) => \resp_idx[6]_i_35_n_0\,
      DI(2) => \resp_idx[6]_i_36_n_0\,
      DI(1) => \resp_idx[6]_i_37_n_0\,
      DI(0) => \resp_idx[6]_i_38_n_0\,
      O(3 downto 0) => \NLW_resp_idx_reg[6]_i_25_O_UNCONNECTED\(3 downto 0),
      S(3) => \resp_idx[6]_i_39_n_0\,
      S(2) => \resp_idx[6]_i_40_n_0\,
      S(1) => \resp_idx[6]_i_41_n_0\,
      S(0) => \resp_idx[6]_i_42_n_0\
    );
\resp_idx_reg[6]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \resp_idx_reg[6]_i_6_n_0\,
      CO(3) => crc_enable11_in,
      CO(2) => \resp_idx_reg[6]_i_3_n_1\,
      CO(1) => \resp_idx_reg[6]_i_3_n_2\,
      CO(0) => \resp_idx_reg[6]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \counter_reg_n_0_[31]\,
      DI(2 downto 0) => B"000",
      O(3 downto 0) => \NLW_resp_idx_reg[6]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \resp_idx[6]_i_7_n_0\,
      S(2) => \resp_idx[6]_i_8_n_0\,
      S(1) => \resp_idx[6]_i_9_n_0\,
      S(0) => \resp_idx[6]_i_10_n_0\
    );
\resp_idx_reg[6]_i_30\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \resp_idx_reg[6]_i_30_n_0\,
      CO(2) => \resp_idx_reg[6]_i_30_n_1\,
      CO(1) => \resp_idx_reg[6]_i_30_n_2\,
      CO(0) => \resp_idx_reg[6]_i_30_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \resp_idx[6]_i_43_n_0\,
      O(3 downto 0) => \NLW_resp_idx_reg[6]_i_30_O_UNCONNECTED\(3 downto 0),
      S(3) => \resp_idx[6]_i_44_n_0\,
      S(2) => \resp_idx[6]_i_45_n_0\,
      S(1) => \resp_idx[6]_i_46_n_0\,
      S(0) => \resp_idx[6]_i_47_n_0\
    );
\resp_idx_reg[6]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \resp_idx_reg[6]_i_11_n_0\,
      CO(3) => \NLW_resp_idx_reg[6]_i_4_CO_UNCONNECTED\(3),
      CO(2) => \resp_idx_reg[6]_i_4_n_1\,
      CO(1) => \resp_idx_reg[6]_i_4_n_2\,
      CO(0) => \resp_idx_reg[6]_i_4_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \counter_reg_n_0_[31]\,
      DI(1 downto 0) => B"00",
      O(3 downto 0) => \NLW_resp_idx_reg[6]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \resp_idx[6]_i_12_n_0\,
      S(1) => \resp_idx[6]_i_13_n_0\,
      S(0) => \resp_idx[6]_i_14_n_0\
    );
\resp_idx_reg[6]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \resp_idx_reg[4]_i_2_n_0\,
      CO(3 downto 1) => \NLW_resp_idx_reg[6]_i_5_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \resp_idx_reg[6]_i_5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_resp_idx_reg[6]_i_5_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => in10(6 downto 5),
      S(3 downto 2) => B"00",
      S(1) => \resp_idx_reg_n_0_[6]\,
      S(0) => \resp_idx_reg_n_0_[5]\
    );
\resp_idx_reg[6]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \resp_idx_reg[6]_i_15_n_0\,
      CO(3) => \resp_idx_reg[6]_i_6_n_0\,
      CO(2) => \resp_idx_reg[6]_i_6_n_1\,
      CO(1) => \resp_idx_reg[6]_i_6_n_2\,
      CO(0) => \resp_idx_reg[6]_i_6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_resp_idx_reg[6]_i_6_O_UNCONNECTED\(3 downto 0),
      S(3) => \resp_idx[6]_i_16_n_0\,
      S(2) => \resp_idx[6]_i_17_n_0\,
      S(1) => \resp_idx[6]_i_18_n_0\,
      S(0) => \resp_idx[6]_i_19_n_0\
    );
\resp_len_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => start_i,
      CLR => rst,
      D => '1',
      Q => resp_len(5)
    );
\resp_len_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => start_i,
      CLR => rst,
      D => setting_i(1),
      Q => resp_len(6)
    );
\response_o[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_sequential_state_reg_n_0_[2]\,
      I1 => \resp_buff_reg_n_0_[0]\,
      O => response_o0_in(0)
    );
\response_o[100]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_sequential_state_reg_n_0_[2]\,
      I1 => \resp_buff_reg_n_0_[100]\,
      O => response_o0_in(100)
    );
\response_o[101]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_sequential_state_reg_n_0_[2]\,
      I1 => \resp_buff_reg_n_0_[101]\,
      O => response_o0_in(101)
    );
\response_o[102]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_sequential_state_reg_n_0_[2]\,
      I1 => \resp_buff_reg_n_0_[102]\,
      O => response_o0_in(102)
    );
\response_o[103]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_sequential_state_reg_n_0_[2]\,
      I1 => \resp_buff_reg_n_0_[103]\,
      O => response_o0_in(103)
    );
\response_o[104]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_sequential_state_reg_n_0_[2]\,
      I1 => \resp_buff_reg_n_0_[104]\,
      O => response_o0_in(104)
    );
\response_o[105]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_sequential_state_reg_n_0_[2]\,
      I1 => \resp_buff_reg_n_0_[105]\,
      O => response_o0_in(105)
    );
\response_o[106]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_sequential_state_reg_n_0_[2]\,
      I1 => \resp_buff_reg_n_0_[106]\,
      O => response_o0_in(106)
    );
\response_o[107]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_sequential_state_reg_n_0_[2]\,
      I1 => \resp_buff_reg_n_0_[107]\,
      O => response_o0_in(107)
    );
\response_o[108]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_sequential_state_reg_n_0_[2]\,
      I1 => \resp_buff_reg_n_0_[108]\,
      O => response_o0_in(108)
    );
\response_o[109]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_sequential_state_reg_n_0_[2]\,
      I1 => \resp_buff_reg_n_0_[109]\,
      O => response_o0_in(109)
    );
\response_o[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_sequential_state_reg_n_0_[2]\,
      I1 => \resp_buff_reg_n_0_[10]\,
      O => response_o0_in(10)
    );
\response_o[110]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_sequential_state_reg_n_0_[2]\,
      I1 => \resp_buff_reg_n_0_[110]\,
      O => response_o0_in(110)
    );
\response_o[111]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_sequential_state_reg_n_0_[2]\,
      I1 => \resp_buff_reg_n_0_[111]\,
      O => response_o0_in(111)
    );
\response_o[112]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_sequential_state_reg_n_0_[2]\,
      I1 => \resp_buff_reg_n_0_[112]\,
      O => response_o0_in(112)
    );
\response_o[113]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_sequential_state_reg_n_0_[2]\,
      I1 => \resp_buff_reg_n_0_[113]\,
      O => response_o0_in(113)
    );
\response_o[114]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_sequential_state_reg_n_0_[2]\,
      I1 => \resp_buff_reg_n_0_[114]\,
      O => response_o0_in(114)
    );
\response_o[115]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_sequential_state_reg_n_0_[2]\,
      I1 => \resp_buff_reg_n_0_[115]\,
      O => response_o0_in(115)
    );
\response_o[116]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_sequential_state_reg_n_0_[2]\,
      I1 => \resp_buff_reg_n_0_[116]\,
      O => response_o0_in(116)
    );
\response_o[117]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_sequential_state_reg_n_0_[2]\,
      I1 => \resp_buff_reg_n_0_[117]\,
      O => response_o0_in(117)
    );
\response_o[118]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_sequential_state_reg_n_0_[2]\,
      I1 => \resp_buff_reg_n_0_[118]\,
      O => response_o0_in(118)
    );
\response_o[119]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"24"
    )
        port map (
      I0 => \FSM_sequential_state_reg[2]_rep_n_0\,
      I1 => state(0),
      I2 => state(1),
      O => \response_o[119]_i_1_n_0\
    );
\response_o[119]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_sequential_state_reg_n_0_[2]\,
      I1 => \resp_buff_reg_n_0_[119]\,
      O => response_o0_in(119)
    );
\response_o[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_sequential_state_reg_n_0_[2]\,
      I1 => \resp_buff_reg_n_0_[11]\,
      O => response_o0_in(11)
    );
\response_o[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_sequential_state_reg_n_0_[2]\,
      I1 => \resp_buff_reg_n_0_[12]\,
      O => response_o0_in(12)
    );
\response_o[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_sequential_state_reg_n_0_[2]\,
      I1 => \resp_buff_reg_n_0_[13]\,
      O => response_o0_in(13)
    );
\response_o[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_sequential_state_reg_n_0_[2]\,
      I1 => \resp_buff_reg_n_0_[14]\,
      O => response_o0_in(14)
    );
\response_o[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_sequential_state_reg_n_0_[2]\,
      I1 => \resp_buff_reg_n_0_[15]\,
      O => response_o0_in(15)
    );
\response_o[16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_sequential_state_reg_n_0_[2]\,
      I1 => \resp_buff_reg_n_0_[16]\,
      O => response_o0_in(16)
    );
\response_o[17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_sequential_state_reg_n_0_[2]\,
      I1 => \resp_buff_reg_n_0_[17]\,
      O => response_o0_in(17)
    );
\response_o[18]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_sequential_state_reg_n_0_[2]\,
      I1 => \resp_buff_reg_n_0_[18]\,
      O => response_o0_in(18)
    );
\response_o[19]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_sequential_state_reg_n_0_[2]\,
      I1 => \resp_buff_reg_n_0_[19]\,
      O => response_o0_in(19)
    );
\response_o[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_sequential_state_reg_n_0_[2]\,
      I1 => \resp_buff_reg_n_0_[1]\,
      O => response_o0_in(1)
    );
\response_o[20]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_sequential_state_reg_n_0_[2]\,
      I1 => \resp_buff_reg_n_0_[20]\,
      O => response_o0_in(20)
    );
\response_o[21]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_sequential_state_reg_n_0_[2]\,
      I1 => \resp_buff_reg_n_0_[21]\,
      O => response_o0_in(21)
    );
\response_o[22]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_sequential_state_reg_n_0_[2]\,
      I1 => \resp_buff_reg_n_0_[22]\,
      O => response_o0_in(22)
    );
\response_o[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_sequential_state_reg_n_0_[2]\,
      I1 => \resp_buff_reg_n_0_[23]\,
      O => response_o0_in(23)
    );
\response_o[24]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_sequential_state_reg_n_0_[2]\,
      I1 => \resp_buff_reg_n_0_[24]\,
      O => response_o0_in(24)
    );
\response_o[25]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_sequential_state_reg_n_0_[2]\,
      I1 => \resp_buff_reg_n_0_[25]\,
      O => response_o0_in(25)
    );
\response_o[26]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_sequential_state_reg_n_0_[2]\,
      I1 => \resp_buff_reg_n_0_[26]\,
      O => response_o0_in(26)
    );
\response_o[27]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_sequential_state_reg_n_0_[2]\,
      I1 => \resp_buff_reg_n_0_[27]\,
      O => response_o0_in(27)
    );
\response_o[28]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_sequential_state_reg_n_0_[2]\,
      I1 => \resp_buff_reg_n_0_[28]\,
      O => response_o0_in(28)
    );
\response_o[29]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_sequential_state_reg_n_0_[2]\,
      I1 => \resp_buff_reg_n_0_[29]\,
      O => response_o0_in(29)
    );
\response_o[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_sequential_state_reg_n_0_[2]\,
      I1 => \resp_buff_reg_n_0_[2]\,
      O => response_o0_in(2)
    );
\response_o[30]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_sequential_state_reg_n_0_[2]\,
      I1 => \resp_buff_reg_n_0_[30]\,
      O => response_o0_in(30)
    );
\response_o[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_sequential_state_reg_n_0_[2]\,
      I1 => \resp_buff_reg_n_0_[31]\,
      O => response_o0_in(31)
    );
\response_o[32]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_sequential_state_reg_n_0_[2]\,
      I1 => \resp_buff_reg_n_0_[32]\,
      O => response_o0_in(32)
    );
\response_o[33]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_sequential_state_reg_n_0_[2]\,
      I1 => \resp_buff_reg_n_0_[33]\,
      O => response_o0_in(33)
    );
\response_o[34]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_sequential_state_reg_n_0_[2]\,
      I1 => \resp_buff_reg_n_0_[34]\,
      O => response_o0_in(34)
    );
\response_o[35]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_sequential_state_reg_n_0_[2]\,
      I1 => \resp_buff_reg_n_0_[35]\,
      O => response_o0_in(35)
    );
\response_o[36]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_sequential_state_reg_n_0_[2]\,
      I1 => \resp_buff_reg_n_0_[36]\,
      O => response_o0_in(36)
    );
\response_o[37]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_sequential_state_reg_n_0_[2]\,
      I1 => \resp_buff_reg_n_0_[37]\,
      O => response_o0_in(37)
    );
\response_o[38]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_sequential_state_reg_n_0_[2]\,
      I1 => \resp_buff_reg_n_0_[38]\,
      O => response_o0_in(38)
    );
\response_o[39]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_sequential_state_reg_n_0_[2]\,
      I1 => \resp_buff_reg_n_0_[39]\,
      O => response_o0_in(39)
    );
\response_o[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_sequential_state_reg_n_0_[2]\,
      I1 => \resp_buff_reg_n_0_[3]\,
      O => response_o0_in(3)
    );
\response_o[40]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_sequential_state_reg_n_0_[2]\,
      I1 => \resp_buff_reg_n_0_[40]\,
      O => response_o0_in(40)
    );
\response_o[41]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_sequential_state_reg_n_0_[2]\,
      I1 => \resp_buff_reg_n_0_[41]\,
      O => response_o0_in(41)
    );
\response_o[42]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_sequential_state_reg_n_0_[2]\,
      I1 => \resp_buff_reg_n_0_[42]\,
      O => response_o0_in(42)
    );
\response_o[43]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_sequential_state_reg_n_0_[2]\,
      I1 => \resp_buff_reg_n_0_[43]\,
      O => response_o0_in(43)
    );
\response_o[44]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_sequential_state_reg_n_0_[2]\,
      I1 => \resp_buff_reg_n_0_[44]\,
      O => response_o0_in(44)
    );
\response_o[45]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_sequential_state_reg_n_0_[2]\,
      I1 => \resp_buff_reg_n_0_[45]\,
      O => response_o0_in(45)
    );
\response_o[46]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_sequential_state_reg_n_0_[2]\,
      I1 => \resp_buff_reg_n_0_[46]\,
      O => response_o0_in(46)
    );
\response_o[47]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_sequential_state_reg_n_0_[2]\,
      I1 => \resp_buff_reg_n_0_[47]\,
      O => response_o0_in(47)
    );
\response_o[48]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_sequential_state_reg_n_0_[2]\,
      I1 => \resp_buff_reg_n_0_[48]\,
      O => response_o0_in(48)
    );
\response_o[49]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_sequential_state_reg_n_0_[2]\,
      I1 => \resp_buff_reg_n_0_[49]\,
      O => response_o0_in(49)
    );
\response_o[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_sequential_state_reg_n_0_[2]\,
      I1 => \resp_buff_reg_n_0_[4]\,
      O => response_o0_in(4)
    );
\response_o[50]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_sequential_state_reg_n_0_[2]\,
      I1 => \resp_buff_reg_n_0_[50]\,
      O => response_o0_in(50)
    );
\response_o[51]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_sequential_state_reg_n_0_[2]\,
      I1 => \resp_buff_reg_n_0_[51]\,
      O => response_o0_in(51)
    );
\response_o[52]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_sequential_state_reg_n_0_[2]\,
      I1 => \resp_buff_reg_n_0_[52]\,
      O => response_o0_in(52)
    );
\response_o[53]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_sequential_state_reg_n_0_[2]\,
      I1 => \resp_buff_reg_n_0_[53]\,
      O => response_o0_in(53)
    );
\response_o[54]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_sequential_state_reg_n_0_[2]\,
      I1 => \resp_buff_reg_n_0_[54]\,
      O => response_o0_in(54)
    );
\response_o[55]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_sequential_state_reg_n_0_[2]\,
      I1 => \resp_buff_reg_n_0_[55]\,
      O => response_o0_in(55)
    );
\response_o[56]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_sequential_state_reg_n_0_[2]\,
      I1 => \resp_buff_reg_n_0_[56]\,
      O => response_o0_in(56)
    );
\response_o[57]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_sequential_state_reg_n_0_[2]\,
      I1 => \resp_buff_reg_n_0_[57]\,
      O => response_o0_in(57)
    );
\response_o[58]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_sequential_state_reg_n_0_[2]\,
      I1 => \resp_buff_reg_n_0_[58]\,
      O => response_o0_in(58)
    );
\response_o[59]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_sequential_state_reg_n_0_[2]\,
      I1 => \resp_buff_reg_n_0_[59]\,
      O => response_o0_in(59)
    );
\response_o[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_sequential_state_reg_n_0_[2]\,
      I1 => \resp_buff_reg_n_0_[5]\,
      O => response_o0_in(5)
    );
\response_o[60]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_sequential_state_reg_n_0_[2]\,
      I1 => \resp_buff_reg_n_0_[60]\,
      O => response_o0_in(60)
    );
\response_o[61]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_sequential_state_reg_n_0_[2]\,
      I1 => \resp_buff_reg_n_0_[61]\,
      O => response_o0_in(61)
    );
\response_o[62]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_sequential_state_reg_n_0_[2]\,
      I1 => \resp_buff_reg_n_0_[62]\,
      O => response_o0_in(62)
    );
\response_o[63]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_sequential_state_reg_n_0_[2]\,
      I1 => \resp_buff_reg_n_0_[63]\,
      O => response_o0_in(63)
    );
\response_o[64]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_sequential_state_reg_n_0_[2]\,
      I1 => \resp_buff_reg_n_0_[64]\,
      O => response_o0_in(64)
    );
\response_o[65]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_sequential_state_reg_n_0_[2]\,
      I1 => \resp_buff_reg_n_0_[65]\,
      O => response_o0_in(65)
    );
\response_o[66]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_sequential_state_reg_n_0_[2]\,
      I1 => \resp_buff_reg_n_0_[66]\,
      O => response_o0_in(66)
    );
\response_o[67]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_sequential_state_reg_n_0_[2]\,
      I1 => \resp_buff_reg_n_0_[67]\,
      O => response_o0_in(67)
    );
\response_o[68]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_sequential_state_reg_n_0_[2]\,
      I1 => \resp_buff_reg_n_0_[68]\,
      O => response_o0_in(68)
    );
\response_o[69]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_sequential_state_reg_n_0_[2]\,
      I1 => \resp_buff_reg_n_0_[69]\,
      O => response_o0_in(69)
    );
\response_o[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_sequential_state_reg_n_0_[2]\,
      I1 => \resp_buff_reg_n_0_[6]\,
      O => response_o0_in(6)
    );
\response_o[70]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_sequential_state_reg_n_0_[2]\,
      I1 => \resp_buff_reg_n_0_[70]\,
      O => response_o0_in(70)
    );
\response_o[71]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_sequential_state_reg_n_0_[2]\,
      I1 => \resp_buff_reg_n_0_[71]\,
      O => response_o0_in(71)
    );
\response_o[72]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_sequential_state_reg_n_0_[2]\,
      I1 => \resp_buff_reg_n_0_[72]\,
      O => response_o0_in(72)
    );
\response_o[73]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_sequential_state_reg_n_0_[2]\,
      I1 => \resp_buff_reg_n_0_[73]\,
      O => response_o0_in(73)
    );
\response_o[74]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_sequential_state_reg_n_0_[2]\,
      I1 => \resp_buff_reg_n_0_[74]\,
      O => response_o0_in(74)
    );
\response_o[75]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_sequential_state_reg_n_0_[2]\,
      I1 => \resp_buff_reg_n_0_[75]\,
      O => response_o0_in(75)
    );
\response_o[76]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_sequential_state_reg_n_0_[2]\,
      I1 => \resp_buff_reg_n_0_[76]\,
      O => response_o0_in(76)
    );
\response_o[77]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_sequential_state_reg_n_0_[2]\,
      I1 => \resp_buff_reg_n_0_[77]\,
      O => response_o0_in(77)
    );
\response_o[78]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_sequential_state_reg_n_0_[2]\,
      I1 => \resp_buff_reg_n_0_[78]\,
      O => response_o0_in(78)
    );
\response_o[79]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_sequential_state_reg_n_0_[2]\,
      I1 => \resp_buff_reg_n_0_[79]\,
      O => response_o0_in(79)
    );
\response_o[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_sequential_state_reg_n_0_[2]\,
      I1 => \resp_buff_reg_n_0_[7]\,
      O => response_o0_in(7)
    );
\response_o[80]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_sequential_state_reg_n_0_[2]\,
      I1 => \resp_buff_reg_n_0_[80]\,
      O => response_o0_in(80)
    );
\response_o[81]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_sequential_state_reg_n_0_[2]\,
      I1 => \resp_buff_reg_n_0_[81]\,
      O => response_o0_in(81)
    );
\response_o[82]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_sequential_state_reg_n_0_[2]\,
      I1 => \resp_buff_reg_n_0_[82]\,
      O => response_o0_in(82)
    );
\response_o[83]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_sequential_state_reg_n_0_[2]\,
      I1 => \resp_buff_reg_n_0_[83]\,
      O => response_o0_in(83)
    );
\response_o[84]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_sequential_state_reg_n_0_[2]\,
      I1 => \resp_buff_reg_n_0_[84]\,
      O => response_o0_in(84)
    );
\response_o[85]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_sequential_state_reg_n_0_[2]\,
      I1 => \resp_buff_reg_n_0_[85]\,
      O => response_o0_in(85)
    );
\response_o[86]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_sequential_state_reg_n_0_[2]\,
      I1 => \resp_buff_reg_n_0_[86]\,
      O => response_o0_in(86)
    );
\response_o[87]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_sequential_state_reg_n_0_[2]\,
      I1 => \resp_buff_reg_n_0_[87]\,
      O => response_o0_in(87)
    );
\response_o[88]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_sequential_state_reg_n_0_[2]\,
      I1 => \resp_buff_reg_n_0_[88]\,
      O => response_o0_in(88)
    );
\response_o[89]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_sequential_state_reg_n_0_[2]\,
      I1 => \resp_buff_reg_n_0_[89]\,
      O => response_o0_in(89)
    );
\response_o[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_sequential_state_reg_n_0_[2]\,
      I1 => \resp_buff_reg_n_0_[8]\,
      O => response_o0_in(8)
    );
\response_o[90]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_sequential_state_reg_n_0_[2]\,
      I1 => \resp_buff_reg_n_0_[90]\,
      O => response_o0_in(90)
    );
\response_o[91]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_sequential_state_reg_n_0_[2]\,
      I1 => \resp_buff_reg_n_0_[91]\,
      O => response_o0_in(91)
    );
\response_o[92]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_sequential_state_reg_n_0_[2]\,
      I1 => \resp_buff_reg_n_0_[92]\,
      O => response_o0_in(92)
    );
\response_o[93]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_sequential_state_reg_n_0_[2]\,
      I1 => \resp_buff_reg_n_0_[93]\,
      O => response_o0_in(93)
    );
\response_o[94]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_sequential_state_reg_n_0_[2]\,
      I1 => \resp_buff_reg_n_0_[94]\,
      O => response_o0_in(94)
    );
\response_o[95]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_sequential_state_reg_n_0_[2]\,
      I1 => \resp_buff_reg_n_0_[95]\,
      O => response_o0_in(95)
    );
\response_o[96]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_sequential_state_reg_n_0_[2]\,
      I1 => \resp_buff_reg_n_0_[96]\,
      O => response_o0_in(96)
    );
\response_o[97]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_sequential_state_reg_n_0_[2]\,
      I1 => \resp_buff_reg_n_0_[97]\,
      O => response_o0_in(97)
    );
\response_o[98]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_sequential_state_reg_n_0_[2]\,
      I1 => \resp_buff_reg_n_0_[98]\,
      O => response_o0_in(98)
    );
\response_o[99]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_sequential_state_reg_n_0_[2]\,
      I1 => \resp_buff_reg_n_0_[99]\,
      O => response_o0_in(99)
    );
\response_o[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_sequential_state_reg_n_0_[2]\,
      I1 => \resp_buff_reg_n_0_[9]\,
      O => response_o0_in(9)
    );
\response_o_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_o[119]_i_1_n_0\,
      CLR => rst,
      D => response_o0_in(0),
      Q => response_o(0)
    );
\response_o_reg[100]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_o[119]_i_1_n_0\,
      CLR => rst,
      D => response_o0_in(100),
      Q => response_o(100)
    );
\response_o_reg[101]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_o[119]_i_1_n_0\,
      CLR => rst,
      D => response_o0_in(101),
      Q => response_o(101)
    );
\response_o_reg[102]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_o[119]_i_1_n_0\,
      CLR => rst,
      D => response_o0_in(102),
      Q => response_o(102)
    );
\response_o_reg[103]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_o[119]_i_1_n_0\,
      CLR => rst,
      D => response_o0_in(103),
      Q => response_o(103)
    );
\response_o_reg[104]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_o[119]_i_1_n_0\,
      CLR => rst,
      D => response_o0_in(104),
      Q => response_o(104)
    );
\response_o_reg[105]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_o[119]_i_1_n_0\,
      CLR => rst,
      D => response_o0_in(105),
      Q => response_o(105)
    );
\response_o_reg[106]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_o[119]_i_1_n_0\,
      CLR => rst,
      D => response_o0_in(106),
      Q => response_o(106)
    );
\response_o_reg[107]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_o[119]_i_1_n_0\,
      CLR => rst,
      D => response_o0_in(107),
      Q => response_o(107)
    );
\response_o_reg[108]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_o[119]_i_1_n_0\,
      CLR => rst,
      D => response_o0_in(108),
      Q => response_o(108)
    );
\response_o_reg[109]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_o[119]_i_1_n_0\,
      CLR => rst,
      D => response_o0_in(109),
      Q => response_o(109)
    );
\response_o_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_o[119]_i_1_n_0\,
      CLR => rst,
      D => response_o0_in(10),
      Q => response_o(10)
    );
\response_o_reg[110]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_o[119]_i_1_n_0\,
      CLR => rst,
      D => response_o0_in(110),
      Q => response_o(110)
    );
\response_o_reg[111]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_o[119]_i_1_n_0\,
      CLR => rst,
      D => response_o0_in(111),
      Q => response_o(111)
    );
\response_o_reg[112]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_o[119]_i_1_n_0\,
      CLR => rst,
      D => response_o0_in(112),
      Q => response_o(112)
    );
\response_o_reg[113]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_o[119]_i_1_n_0\,
      CLR => rst,
      D => response_o0_in(113),
      Q => response_o(113)
    );
\response_o_reg[114]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_o[119]_i_1_n_0\,
      CLR => rst,
      D => response_o0_in(114),
      Q => response_o(114)
    );
\response_o_reg[115]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_o[119]_i_1_n_0\,
      CLR => rst,
      D => response_o0_in(115),
      Q => response_o(115)
    );
\response_o_reg[116]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_o[119]_i_1_n_0\,
      CLR => rst,
      D => response_o0_in(116),
      Q => response_o(116)
    );
\response_o_reg[117]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_o[119]_i_1_n_0\,
      CLR => rst,
      D => response_o0_in(117),
      Q => response_o(117)
    );
\response_o_reg[118]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_o[119]_i_1_n_0\,
      CLR => rst,
      D => response_o0_in(118),
      Q => response_o(118)
    );
\response_o_reg[119]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_o[119]_i_1_n_0\,
      CLR => rst,
      D => response_o0_in(119),
      Q => response_o(119)
    );
\response_o_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_o[119]_i_1_n_0\,
      CLR => rst,
      D => response_o0_in(11),
      Q => response_o(11)
    );
\response_o_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_o[119]_i_1_n_0\,
      CLR => rst,
      D => response_o0_in(12),
      Q => response_o(12)
    );
\response_o_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_o[119]_i_1_n_0\,
      CLR => rst,
      D => response_o0_in(13),
      Q => response_o(13)
    );
\response_o_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_o[119]_i_1_n_0\,
      CLR => rst,
      D => response_o0_in(14),
      Q => response_o(14)
    );
\response_o_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_o[119]_i_1_n_0\,
      CLR => rst,
      D => response_o0_in(15),
      Q => response_o(15)
    );
\response_o_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_o[119]_i_1_n_0\,
      CLR => rst,
      D => response_o0_in(16),
      Q => response_o(16)
    );
\response_o_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_o[119]_i_1_n_0\,
      CLR => rst,
      D => response_o0_in(17),
      Q => response_o(17)
    );
\response_o_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_o[119]_i_1_n_0\,
      CLR => rst,
      D => response_o0_in(18),
      Q => response_o(18)
    );
\response_o_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_o[119]_i_1_n_0\,
      CLR => rst,
      D => response_o0_in(19),
      Q => response_o(19)
    );
\response_o_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_o[119]_i_1_n_0\,
      CLR => rst,
      D => response_o0_in(1),
      Q => response_o(1)
    );
\response_o_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_o[119]_i_1_n_0\,
      CLR => rst,
      D => response_o0_in(20),
      Q => response_o(20)
    );
\response_o_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_o[119]_i_1_n_0\,
      CLR => rst,
      D => response_o0_in(21),
      Q => response_o(21)
    );
\response_o_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_o[119]_i_1_n_0\,
      CLR => rst,
      D => response_o0_in(22),
      Q => response_o(22)
    );
\response_o_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_o[119]_i_1_n_0\,
      CLR => rst,
      D => response_o0_in(23),
      Q => response_o(23)
    );
\response_o_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_o[119]_i_1_n_0\,
      CLR => rst,
      D => response_o0_in(24),
      Q => response_o(24)
    );
\response_o_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_o[119]_i_1_n_0\,
      CLR => rst,
      D => response_o0_in(25),
      Q => response_o(25)
    );
\response_o_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_o[119]_i_1_n_0\,
      CLR => rst,
      D => response_o0_in(26),
      Q => response_o(26)
    );
\response_o_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_o[119]_i_1_n_0\,
      CLR => rst,
      D => response_o0_in(27),
      Q => response_o(27)
    );
\response_o_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_o[119]_i_1_n_0\,
      CLR => rst,
      D => response_o0_in(28),
      Q => response_o(28)
    );
\response_o_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_o[119]_i_1_n_0\,
      CLR => rst,
      D => response_o0_in(29),
      Q => response_o(29)
    );
\response_o_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_o[119]_i_1_n_0\,
      CLR => rst,
      D => response_o0_in(2),
      Q => response_o(2)
    );
\response_o_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_o[119]_i_1_n_0\,
      CLR => rst,
      D => response_o0_in(30),
      Q => response_o(30)
    );
\response_o_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_o[119]_i_1_n_0\,
      CLR => rst,
      D => response_o0_in(31),
      Q => response_o(31)
    );
\response_o_reg[32]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_o[119]_i_1_n_0\,
      CLR => rst,
      D => response_o0_in(32),
      Q => response_o(32)
    );
\response_o_reg[33]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_o[119]_i_1_n_0\,
      CLR => rst,
      D => response_o0_in(33),
      Q => response_o(33)
    );
\response_o_reg[34]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_o[119]_i_1_n_0\,
      CLR => rst,
      D => response_o0_in(34),
      Q => response_o(34)
    );
\response_o_reg[35]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_o[119]_i_1_n_0\,
      CLR => rst,
      D => response_o0_in(35),
      Q => response_o(35)
    );
\response_o_reg[36]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_o[119]_i_1_n_0\,
      CLR => rst,
      D => response_o0_in(36),
      Q => response_o(36)
    );
\response_o_reg[37]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_o[119]_i_1_n_0\,
      CLR => rst,
      D => response_o0_in(37),
      Q => response_o(37)
    );
\response_o_reg[38]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_o[119]_i_1_n_0\,
      CLR => rst,
      D => response_o0_in(38),
      Q => response_o(38)
    );
\response_o_reg[39]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_o[119]_i_1_n_0\,
      CLR => rst,
      D => response_o0_in(39),
      Q => response_o(39)
    );
\response_o_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_o[119]_i_1_n_0\,
      CLR => rst,
      D => response_o0_in(3),
      Q => response_o(3)
    );
\response_o_reg[40]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_o[119]_i_1_n_0\,
      CLR => rst,
      D => response_o0_in(40),
      Q => response_o(40)
    );
\response_o_reg[41]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_o[119]_i_1_n_0\,
      CLR => rst,
      D => response_o0_in(41),
      Q => response_o(41)
    );
\response_o_reg[42]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_o[119]_i_1_n_0\,
      CLR => rst,
      D => response_o0_in(42),
      Q => response_o(42)
    );
\response_o_reg[43]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_o[119]_i_1_n_0\,
      CLR => rst,
      D => response_o0_in(43),
      Q => response_o(43)
    );
\response_o_reg[44]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_o[119]_i_1_n_0\,
      CLR => rst,
      D => response_o0_in(44),
      Q => response_o(44)
    );
\response_o_reg[45]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_o[119]_i_1_n_0\,
      CLR => rst,
      D => response_o0_in(45),
      Q => response_o(45)
    );
\response_o_reg[46]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_o[119]_i_1_n_0\,
      CLR => rst,
      D => response_o0_in(46),
      Q => response_o(46)
    );
\response_o_reg[47]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_o[119]_i_1_n_0\,
      CLR => rst,
      D => response_o0_in(47),
      Q => response_o(47)
    );
\response_o_reg[48]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_o[119]_i_1_n_0\,
      CLR => rst,
      D => response_o0_in(48),
      Q => response_o(48)
    );
\response_o_reg[49]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_o[119]_i_1_n_0\,
      CLR => rst,
      D => response_o0_in(49),
      Q => response_o(49)
    );
\response_o_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_o[119]_i_1_n_0\,
      CLR => rst,
      D => response_o0_in(4),
      Q => response_o(4)
    );
\response_o_reg[50]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_o[119]_i_1_n_0\,
      CLR => rst,
      D => response_o0_in(50),
      Q => response_o(50)
    );
\response_o_reg[51]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_o[119]_i_1_n_0\,
      CLR => rst,
      D => response_o0_in(51),
      Q => response_o(51)
    );
\response_o_reg[52]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_o[119]_i_1_n_0\,
      CLR => rst,
      D => response_o0_in(52),
      Q => response_o(52)
    );
\response_o_reg[53]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_o[119]_i_1_n_0\,
      CLR => rst,
      D => response_o0_in(53),
      Q => response_o(53)
    );
\response_o_reg[54]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_o[119]_i_1_n_0\,
      CLR => rst,
      D => response_o0_in(54),
      Q => response_o(54)
    );
\response_o_reg[55]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_o[119]_i_1_n_0\,
      CLR => rst,
      D => response_o0_in(55),
      Q => response_o(55)
    );
\response_o_reg[56]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_o[119]_i_1_n_0\,
      CLR => rst,
      D => response_o0_in(56),
      Q => response_o(56)
    );
\response_o_reg[57]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_o[119]_i_1_n_0\,
      CLR => rst,
      D => response_o0_in(57),
      Q => response_o(57)
    );
\response_o_reg[58]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_o[119]_i_1_n_0\,
      CLR => rst,
      D => response_o0_in(58),
      Q => response_o(58)
    );
\response_o_reg[59]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_o[119]_i_1_n_0\,
      CLR => rst,
      D => response_o0_in(59),
      Q => response_o(59)
    );
\response_o_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_o[119]_i_1_n_0\,
      CLR => rst,
      D => response_o0_in(5),
      Q => response_o(5)
    );
\response_o_reg[60]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_o[119]_i_1_n_0\,
      CLR => rst,
      D => response_o0_in(60),
      Q => response_o(60)
    );
\response_o_reg[61]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_o[119]_i_1_n_0\,
      CLR => rst,
      D => response_o0_in(61),
      Q => response_o(61)
    );
\response_o_reg[62]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_o[119]_i_1_n_0\,
      CLR => rst,
      D => response_o0_in(62),
      Q => response_o(62)
    );
\response_o_reg[63]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_o[119]_i_1_n_0\,
      CLR => rst,
      D => response_o0_in(63),
      Q => response_o(63)
    );
\response_o_reg[64]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_o[119]_i_1_n_0\,
      CLR => rst,
      D => response_o0_in(64),
      Q => response_o(64)
    );
\response_o_reg[65]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_o[119]_i_1_n_0\,
      CLR => rst,
      D => response_o0_in(65),
      Q => response_o(65)
    );
\response_o_reg[66]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_o[119]_i_1_n_0\,
      CLR => rst,
      D => response_o0_in(66),
      Q => response_o(66)
    );
\response_o_reg[67]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_o[119]_i_1_n_0\,
      CLR => rst,
      D => response_o0_in(67),
      Q => response_o(67)
    );
\response_o_reg[68]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_o[119]_i_1_n_0\,
      CLR => rst,
      D => response_o0_in(68),
      Q => response_o(68)
    );
\response_o_reg[69]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_o[119]_i_1_n_0\,
      CLR => rst,
      D => response_o0_in(69),
      Q => response_o(69)
    );
\response_o_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_o[119]_i_1_n_0\,
      CLR => rst,
      D => response_o0_in(6),
      Q => response_o(6)
    );
\response_o_reg[70]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_o[119]_i_1_n_0\,
      CLR => rst,
      D => response_o0_in(70),
      Q => response_o(70)
    );
\response_o_reg[71]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_o[119]_i_1_n_0\,
      CLR => rst,
      D => response_o0_in(71),
      Q => response_o(71)
    );
\response_o_reg[72]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_o[119]_i_1_n_0\,
      CLR => rst,
      D => response_o0_in(72),
      Q => response_o(72)
    );
\response_o_reg[73]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_o[119]_i_1_n_0\,
      CLR => rst,
      D => response_o0_in(73),
      Q => response_o(73)
    );
\response_o_reg[74]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_o[119]_i_1_n_0\,
      CLR => rst,
      D => response_o0_in(74),
      Q => response_o(74)
    );
\response_o_reg[75]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_o[119]_i_1_n_0\,
      CLR => rst,
      D => response_o0_in(75),
      Q => response_o(75)
    );
\response_o_reg[76]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_o[119]_i_1_n_0\,
      CLR => rst,
      D => response_o0_in(76),
      Q => response_o(76)
    );
\response_o_reg[77]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_o[119]_i_1_n_0\,
      CLR => rst,
      D => response_o0_in(77),
      Q => response_o(77)
    );
\response_o_reg[78]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_o[119]_i_1_n_0\,
      CLR => rst,
      D => response_o0_in(78),
      Q => response_o(78)
    );
\response_o_reg[79]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_o[119]_i_1_n_0\,
      CLR => rst,
      D => response_o0_in(79),
      Q => response_o(79)
    );
\response_o_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_o[119]_i_1_n_0\,
      CLR => rst,
      D => response_o0_in(7),
      Q => response_o(7)
    );
\response_o_reg[80]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_o[119]_i_1_n_0\,
      CLR => rst,
      D => response_o0_in(80),
      Q => response_o(80)
    );
\response_o_reg[81]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_o[119]_i_1_n_0\,
      CLR => rst,
      D => response_o0_in(81),
      Q => response_o(81)
    );
\response_o_reg[82]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_o[119]_i_1_n_0\,
      CLR => rst,
      D => response_o0_in(82),
      Q => response_o(82)
    );
\response_o_reg[83]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_o[119]_i_1_n_0\,
      CLR => rst,
      D => response_o0_in(83),
      Q => response_o(83)
    );
\response_o_reg[84]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_o[119]_i_1_n_0\,
      CLR => rst,
      D => response_o0_in(84),
      Q => response_o(84)
    );
\response_o_reg[85]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_o[119]_i_1_n_0\,
      CLR => rst,
      D => response_o0_in(85),
      Q => response_o(85)
    );
\response_o_reg[86]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_o[119]_i_1_n_0\,
      CLR => rst,
      D => response_o0_in(86),
      Q => response_o(86)
    );
\response_o_reg[87]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_o[119]_i_1_n_0\,
      CLR => rst,
      D => response_o0_in(87),
      Q => response_o(87)
    );
\response_o_reg[88]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_o[119]_i_1_n_0\,
      CLR => rst,
      D => response_o0_in(88),
      Q => response_o(88)
    );
\response_o_reg[89]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_o[119]_i_1_n_0\,
      CLR => rst,
      D => response_o0_in(89),
      Q => response_o(89)
    );
\response_o_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_o[119]_i_1_n_0\,
      CLR => rst,
      D => response_o0_in(8),
      Q => response_o(8)
    );
\response_o_reg[90]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_o[119]_i_1_n_0\,
      CLR => rst,
      D => response_o0_in(90),
      Q => response_o(90)
    );
\response_o_reg[91]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_o[119]_i_1_n_0\,
      CLR => rst,
      D => response_o0_in(91),
      Q => response_o(91)
    );
\response_o_reg[92]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_o[119]_i_1_n_0\,
      CLR => rst,
      D => response_o0_in(92),
      Q => response_o(92)
    );
\response_o_reg[93]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_o[119]_i_1_n_0\,
      CLR => rst,
      D => response_o0_in(93),
      Q => response_o(93)
    );
\response_o_reg[94]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_o[119]_i_1_n_0\,
      CLR => rst,
      D => response_o0_in(94),
      Q => response_o(94)
    );
\response_o_reg[95]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_o[119]_i_1_n_0\,
      CLR => rst,
      D => response_o0_in(95),
      Q => response_o(95)
    );
\response_o_reg[96]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_o[119]_i_1_n_0\,
      CLR => rst,
      D => response_o0_in(96),
      Q => response_o(96)
    );
\response_o_reg[97]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_o[119]_i_1_n_0\,
      CLR => rst,
      D => response_o0_in(97),
      Q => response_o(97)
    );
\response_o_reg[98]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_o[119]_i_1_n_0\,
      CLR => rst,
      D => response_o0_in(98),
      Q => response_o(98)
    );
\response_o_reg[99]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_o[119]_i_1_n_0\,
      CLR => rst,
      D => response_o0_in(99),
      Q => response_o(99)
    );
\response_o_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \response_o[119]_i_1_n_0\,
      CLR => rst,
      D => response_o0_in(9),
      Q => response_o(9)
    );
with_response_reg: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => start_i,
      CLR => rst,
      D => setting_i(0),
      Q => with_response
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_top_axi_sd_0_0_sd_data_serial_host is
  port (
    sd_clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    data_in : in STD_LOGIC_VECTOR ( 31 downto 0 );
    rd : out STD_LOGIC;
    data_out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    we : out STD_LOGIC;
    DAT_oe_o : out STD_LOGIC;
    DAT_dat_o : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DAT_dat_i : in STD_LOGIC_VECTOR ( 3 downto 0 );
    blksize : in STD_LOGIC_VECTOR ( 11 downto 0 );
    bus_4bit : in STD_LOGIC;
    blkcnt : in STD_LOGIC_VECTOR ( 15 downto 0 );
    start : in STD_LOGIC_VECTOR ( 1 downto 0 );
    byte_alignment : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sd_data_busy : out STD_LOGIC;
    busy : out STD_LOGIC;
    crc_ok : out STD_LOGIC
  );
  attribute IDLE : string;
  attribute IDLE of microblaze_top_axi_sd_0_0_sd_data_serial_host : entity is "6'b000001";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_top_axi_sd_0_0_sd_data_serial_host : entity is "sd_data_serial_host";
  attribute READ_DAT : string;
  attribute READ_DAT of microblaze_top_axi_sd_0_0_sd_data_serial_host : entity is "6'b100000";
  attribute READ_WAIT : string;
  attribute READ_WAIT of microblaze_top_axi_sd_0_0_sd_data_serial_host : entity is "6'b010000";
  attribute SIZE : integer;
  attribute SIZE of microblaze_top_axi_sd_0_0_sd_data_serial_host : entity is 6;
  attribute WRITE_BUSY : string;
  attribute WRITE_BUSY of microblaze_top_axi_sd_0_0_sd_data_serial_host : entity is "6'b001000";
  attribute WRITE_CRC : string;
  attribute WRITE_CRC of microblaze_top_axi_sd_0_0_sd_data_serial_host : entity is "6'b000100";
  attribute WRITE_DAT : string;
  attribute WRITE_DAT of microblaze_top_axi_sd_0_0_sd_data_serial_host : entity is "6'b000010";
end microblaze_top_axi_sd_0_0_sd_data_serial_host;

architecture STRUCTURE of microblaze_top_axi_sd_0_0_sd_data_serial_host is
  signal \CRC_16_gen[0].CRC_16_i_n_0\ : STD_LOGIC;
  signal \CRC_16_gen[0].CRC_16_i_n_1\ : STD_LOGIC;
  signal \CRC_16_gen[1].CRC_16_i_n_0\ : STD_LOGIC;
  signal \CRC_16_gen[1].CRC_16_i_n_1\ : STD_LOGIC;
  signal \CRC_16_gen[2].CRC_16_i_n_0\ : STD_LOGIC;
  signal \CRC_16_gen[2].CRC_16_i_n_1\ : STD_LOGIC;
  signal \CRC_16_gen[3].CRC_16_i_n_0\ : STD_LOGIC;
  signal \CRC_16_gen[3].CRC_16_i_n_1\ : STD_LOGIC;
  signal \DAT_dat_o[3]_i_11_n_0\ : STD_LOGIC;
  signal \DAT_dat_o[3]_i_12_n_0\ : STD_LOGIC;
  signal \DAT_dat_o[3]_i_13_n_0\ : STD_LOGIC;
  signal \DAT_dat_o[3]_i_14_n_0\ : STD_LOGIC;
  signal \DAT_dat_o[3]_i_15_n_0\ : STD_LOGIC;
  signal \DAT_dat_o[3]_i_16_n_0\ : STD_LOGIC;
  signal \DAT_dat_o[3]_i_17_n_0\ : STD_LOGIC;
  signal \DAT_dat_o[3]_i_18_n_0\ : STD_LOGIC;
  signal \DAT_dat_o[3]_i_1_n_0\ : STD_LOGIC;
  signal \DAT_dat_o[3]_i_21_n_0\ : STD_LOGIC;
  signal \DAT_dat_o[3]_i_22_n_0\ : STD_LOGIC;
  signal \DAT_dat_o[3]_i_23_n_0\ : STD_LOGIC;
  signal \DAT_dat_o[3]_i_24_n_0\ : STD_LOGIC;
  signal \DAT_dat_o[3]_i_25_n_0\ : STD_LOGIC;
  signal \DAT_dat_o[3]_i_26_n_0\ : STD_LOGIC;
  signal \DAT_dat_o[3]_i_27_n_0\ : STD_LOGIC;
  signal \DAT_dat_o[3]_i_28_n_0\ : STD_LOGIC;
  signal \DAT_dat_o[3]_i_29_n_0\ : STD_LOGIC;
  signal \DAT_dat_o[3]_i_3_n_0\ : STD_LOGIC;
  signal \DAT_dat_o[3]_i_4_n_0\ : STD_LOGIC;
  signal \DAT_dat_o[3]_i_5_n_0\ : STD_LOGIC;
  signal \DAT_dat_o[3]_i_6_n_0\ : STD_LOGIC;
  signal \DAT_dat_o_reg[3]_i_10_n_0\ : STD_LOGIC;
  signal \DAT_dat_o_reg[3]_i_10_n_1\ : STD_LOGIC;
  signal \DAT_dat_o_reg[3]_i_10_n_2\ : STD_LOGIC;
  signal \DAT_dat_o_reg[3]_i_10_n_3\ : STD_LOGIC;
  signal \DAT_dat_o_reg[3]_i_8_n_1\ : STD_LOGIC;
  signal \DAT_dat_o_reg[3]_i_8_n_2\ : STD_LOGIC;
  signal \DAT_dat_o_reg[3]_i_8_n_3\ : STD_LOGIC;
  signal DAT_dat_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^dat_oe_o\ : STD_LOGIC;
  signal DAT_oe_o1 : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal DAT_oe_o214_in : STD_LOGIC;
  signal DAT_oe_o_i_10_n_0 : STD_LOGIC;
  signal DAT_oe_o_i_12_n_0 : STD_LOGIC;
  signal DAT_oe_o_i_13_n_0 : STD_LOGIC;
  signal DAT_oe_o_i_14_n_0 : STD_LOGIC;
  signal DAT_oe_o_i_15_n_0 : STD_LOGIC;
  signal DAT_oe_o_i_16_n_0 : STD_LOGIC;
  signal DAT_oe_o_i_17_n_0 : STD_LOGIC;
  signal DAT_oe_o_i_18_n_0 : STD_LOGIC;
  signal DAT_oe_o_i_19_n_0 : STD_LOGIC;
  signal DAT_oe_o_i_1_n_0 : STD_LOGIC;
  signal DAT_oe_o_i_20_n_0 : STD_LOGIC;
  signal DAT_oe_o_i_21_n_0 : STD_LOGIC;
  signal DAT_oe_o_i_22_n_0 : STD_LOGIC;
  signal DAT_oe_o_i_23_n_0 : STD_LOGIC;
  signal DAT_oe_o_i_25_n_0 : STD_LOGIC;
  signal DAT_oe_o_i_26_n_0 : STD_LOGIC;
  signal DAT_oe_o_i_27_n_0 : STD_LOGIC;
  signal DAT_oe_o_i_28_n_0 : STD_LOGIC;
  signal DAT_oe_o_i_29_n_0 : STD_LOGIC;
  signal DAT_oe_o_i_2_n_0 : STD_LOGIC;
  signal DAT_oe_o_i_30_n_0 : STD_LOGIC;
  signal DAT_oe_o_i_31_n_0 : STD_LOGIC;
  signal DAT_oe_o_i_32_n_0 : STD_LOGIC;
  signal DAT_oe_o_i_3_n_0 : STD_LOGIC;
  signal DAT_oe_o_i_40_n_0 : STD_LOGIC;
  signal DAT_oe_o_i_41_n_0 : STD_LOGIC;
  signal DAT_oe_o_i_42_n_0 : STD_LOGIC;
  signal DAT_oe_o_i_4_n_0 : STD_LOGIC;
  signal DAT_oe_o_i_7_n_0 : STD_LOGIC;
  signal DAT_oe_o_i_9_n_0 : STD_LOGIC;
  signal DAT_oe_o_reg_i_11_n_0 : STD_LOGIC;
  signal DAT_oe_o_reg_i_11_n_1 : STD_LOGIC;
  signal DAT_oe_o_reg_i_11_n_2 : STD_LOGIC;
  signal DAT_oe_o_reg_i_11_n_3 : STD_LOGIC;
  signal DAT_oe_o_reg_i_24_n_2 : STD_LOGIC;
  signal DAT_oe_o_reg_i_24_n_3 : STD_LOGIC;
  signal DAT_oe_o_reg_i_33_n_2 : STD_LOGIC;
  signal DAT_oe_o_reg_i_33_n_7 : STD_LOGIC;
  signal DAT_oe_o_reg_i_34_n_0 : STD_LOGIC;
  signal DAT_oe_o_reg_i_34_n_1 : STD_LOGIC;
  signal DAT_oe_o_reg_i_34_n_2 : STD_LOGIC;
  signal DAT_oe_o_reg_i_34_n_3 : STD_LOGIC;
  signal DAT_oe_o_reg_i_34_n_4 : STD_LOGIC;
  signal DAT_oe_o_reg_i_34_n_5 : STD_LOGIC;
  signal DAT_oe_o_reg_i_34_n_6 : STD_LOGIC;
  signal DAT_oe_o_reg_i_34_n_7 : STD_LOGIC;
  signal DAT_oe_o_reg_i_35_n_0 : STD_LOGIC;
  signal DAT_oe_o_reg_i_35_n_1 : STD_LOGIC;
  signal DAT_oe_o_reg_i_35_n_2 : STD_LOGIC;
  signal DAT_oe_o_reg_i_35_n_3 : STD_LOGIC;
  signal DAT_oe_o_reg_i_35_n_4 : STD_LOGIC;
  signal DAT_oe_o_reg_i_35_n_5 : STD_LOGIC;
  signal DAT_oe_o_reg_i_35_n_6 : STD_LOGIC;
  signal DAT_oe_o_reg_i_35_n_7 : STD_LOGIC;
  signal DAT_oe_o_reg_i_36_n_0 : STD_LOGIC;
  signal DAT_oe_o_reg_i_36_n_1 : STD_LOGIC;
  signal DAT_oe_o_reg_i_36_n_2 : STD_LOGIC;
  signal DAT_oe_o_reg_i_36_n_3 : STD_LOGIC;
  signal DAT_oe_o_reg_i_37_n_0 : STD_LOGIC;
  signal DAT_oe_o_reg_i_37_n_1 : STD_LOGIC;
  signal DAT_oe_o_reg_i_37_n_2 : STD_LOGIC;
  signal DAT_oe_o_reg_i_37_n_3 : STD_LOGIC;
  signal DAT_oe_o_reg_i_38_n_0 : STD_LOGIC;
  signal DAT_oe_o_reg_i_38_n_1 : STD_LOGIC;
  signal DAT_oe_o_reg_i_38_n_2 : STD_LOGIC;
  signal DAT_oe_o_reg_i_38_n_3 : STD_LOGIC;
  signal DAT_oe_o_reg_i_39_n_0 : STD_LOGIC;
  signal DAT_oe_o_reg_i_39_n_1 : STD_LOGIC;
  signal DAT_oe_o_reg_i_39_n_2 : STD_LOGIC;
  signal DAT_oe_o_reg_i_39_n_3 : STD_LOGIC;
  signal DAT_oe_o_reg_i_39_n_4 : STD_LOGIC;
  signal DAT_oe_o_reg_i_39_n_5 : STD_LOGIC;
  signal DAT_oe_o_reg_i_39_n_6 : STD_LOGIC;
  signal DAT_oe_o_reg_i_39_n_7 : STD_LOGIC;
  signal DAT_oe_o_reg_i_5_n_3 : STD_LOGIC;
  signal DAT_oe_o_reg_i_6_n_0 : STD_LOGIC;
  signal DAT_oe_o_reg_i_6_n_1 : STD_LOGIC;
  signal DAT_oe_o_reg_i_6_n_2 : STD_LOGIC;
  signal DAT_oe_o_reg_i_6_n_3 : STD_LOGIC;
  signal DAT_oe_o_reg_i_8_n_0 : STD_LOGIC;
  signal DAT_oe_o_reg_i_8_n_1 : STD_LOGIC;
  signal DAT_oe_o_reg_i_8_n_2 : STD_LOGIC;
  signal DAT_oe_o_reg_i_8_n_3 : STD_LOGIC;
  signal blkcnt_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \blkcnt_reg[12]_i_3_n_0\ : STD_LOGIC;
  signal \blkcnt_reg[12]_i_4_n_0\ : STD_LOGIC;
  signal \blkcnt_reg[12]_i_5_n_0\ : STD_LOGIC;
  signal \blkcnt_reg[12]_i_6_n_0\ : STD_LOGIC;
  signal \blkcnt_reg[15]_i_3_n_0\ : STD_LOGIC;
  signal \blkcnt_reg[15]_i_4_n_0\ : STD_LOGIC;
  signal \blkcnt_reg[15]_i_5_n_0\ : STD_LOGIC;
  signal \blkcnt_reg[4]_i_3_n_0\ : STD_LOGIC;
  signal \blkcnt_reg[4]_i_4_n_0\ : STD_LOGIC;
  signal \blkcnt_reg[4]_i_5_n_0\ : STD_LOGIC;
  signal \blkcnt_reg[4]_i_6_n_0\ : STD_LOGIC;
  signal \blkcnt_reg[8]_i_3_n_0\ : STD_LOGIC;
  signal \blkcnt_reg[8]_i_4_n_0\ : STD_LOGIC;
  signal \blkcnt_reg[8]_i_5_n_0\ : STD_LOGIC;
  signal \blkcnt_reg[8]_i_6_n_0\ : STD_LOGIC;
  signal \blkcnt_reg_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \blkcnt_reg_reg[12]_i_2_n_1\ : STD_LOGIC;
  signal \blkcnt_reg_reg[12]_i_2_n_2\ : STD_LOGIC;
  signal \blkcnt_reg_reg[12]_i_2_n_3\ : STD_LOGIC;
  signal \blkcnt_reg_reg[15]_i_2_n_2\ : STD_LOGIC;
  signal \blkcnt_reg_reg[15]_i_2_n_3\ : STD_LOGIC;
  signal \blkcnt_reg_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \blkcnt_reg_reg[4]_i_2_n_1\ : STD_LOGIC;
  signal \blkcnt_reg_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \blkcnt_reg_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \blkcnt_reg_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \blkcnt_reg_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \blkcnt_reg_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \blkcnt_reg_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \blkcnt_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \blkcnt_reg_reg_n_0_[10]\ : STD_LOGIC;
  signal \blkcnt_reg_reg_n_0_[11]\ : STD_LOGIC;
  signal \blkcnt_reg_reg_n_0_[12]\ : STD_LOGIC;
  signal \blkcnt_reg_reg_n_0_[13]\ : STD_LOGIC;
  signal \blkcnt_reg_reg_n_0_[14]\ : STD_LOGIC;
  signal \blkcnt_reg_reg_n_0_[15]\ : STD_LOGIC;
  signal \blkcnt_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \blkcnt_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \blkcnt_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \blkcnt_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \blkcnt_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \blkcnt_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \blkcnt_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \blkcnt_reg_reg_n_0_[8]\ : STD_LOGIC;
  signal \blkcnt_reg_reg_n_0_[9]\ : STD_LOGIC;
  signal \blksize_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \blksize_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \blksize_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \blksize_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal bus_4bit_reg : STD_LOGIC;
  signal busy_int_i_1_n_0 : STD_LOGIC;
  signal busy_int_i_2_n_0 : STD_LOGIC;
  signal busy_int_reg_n_0 : STD_LOGIC;
  signal byte_alignment_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \byte_alignment_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \byte_alignment_reg[1]_i_3_n_0\ : STD_LOGIC;
  signal \byte_alignment_reg[1]_i_4_n_0\ : STD_LOGIC;
  signal \byte_alignment_reg[1]_i_5_n_0\ : STD_LOGIC;
  signal \byte_alignment_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \byte_alignment_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal crc_c : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \crc_c[4]_i_1_n_0\ : STD_LOGIC;
  signal \crc_c[4]_i_3_n_0\ : STD_LOGIC;
  signal \crc_c[4]_i_4_n_0\ : STD_LOGIC;
  signal \crc_c[4]_i_5_n_0\ : STD_LOGIC;
  signal \crc_c_reg_n_0_[0]\ : STD_LOGIC;
  signal \crc_c_reg_n_0_[1]\ : STD_LOGIC;
  signal \crc_c_reg_n_0_[2]\ : STD_LOGIC;
  signal \crc_c_reg_n_0_[3]\ : STD_LOGIC;
  signal \crc_c_reg_n_0_[4]\ : STD_LOGIC;
  signal crc_en : STD_LOGIC;
  signal crc_en0 : STD_LOGIC;
  signal crc_en1 : STD_LOGIC;
  signal crc_en_i_10_n_0 : STD_LOGIC;
  signal crc_en_i_11_n_0 : STD_LOGIC;
  signal crc_en_i_12_n_0 : STD_LOGIC;
  signal crc_en_i_13_n_0 : STD_LOGIC;
  signal crc_en_i_1_n_0 : STD_LOGIC;
  signal crc_en_i_3_n_0 : STD_LOGIC;
  signal crc_en_i_4_n_0 : STD_LOGIC;
  signal crc_en_i_6_n_0 : STD_LOGIC;
  signal crc_en_i_8_n_0 : STD_LOGIC;
  signal crc_en_i_9_n_0 : STD_LOGIC;
  signal crc_en_reg_i_5_n_3 : STD_LOGIC;
  signal crc_en_reg_i_7_n_0 : STD_LOGIC;
  signal crc_en_reg_i_7_n_1 : STD_LOGIC;
  signal crc_en_reg_i_7_n_2 : STD_LOGIC;
  signal crc_en_reg_i_7_n_3 : STD_LOGIC;
  signal crc_en_reg_n_0 : STD_LOGIC;
  signal crc_in : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \crc_in[3]_i_1_n_0\ : STD_LOGIC;
  signal \crc_in_reg_n_0_[0]\ : STD_LOGIC;
  signal \crc_in_reg_n_0_[1]\ : STD_LOGIC;
  signal \crc_in_reg_n_0_[2]\ : STD_LOGIC;
  signal \crc_in_reg_n_0_[3]\ : STD_LOGIC;
  signal \^crc_ok\ : STD_LOGIC;
  signal crc_ok_i_13_n_0 : STD_LOGIC;
  signal crc_ok_i_14_n_0 : STD_LOGIC;
  signal crc_ok_i_15_n_0 : STD_LOGIC;
  signal crc_ok_i_16_n_0 : STD_LOGIC;
  signal crc_ok_i_17_n_0 : STD_LOGIC;
  signal crc_ok_i_18_n_0 : STD_LOGIC;
  signal crc_ok_i_19_n_0 : STD_LOGIC;
  signal crc_ok_i_20_n_0 : STD_LOGIC;
  signal crc_ok_i_2_n_0 : STD_LOGIC;
  signal crc_ok_i_32_n_0 : STD_LOGIC;
  signal crc_ok_i_33_n_0 : STD_LOGIC;
  signal crc_ok_i_34_n_0 : STD_LOGIC;
  signal crc_ok_i_35_n_0 : STD_LOGIC;
  signal crc_ok_i_36_n_0 : STD_LOGIC;
  signal crc_ok_i_37_n_0 : STD_LOGIC;
  signal crc_ok_i_38_n_0 : STD_LOGIC;
  signal crc_ok_i_39_n_0 : STD_LOGIC;
  signal crc_ok_i_4_n_0 : STD_LOGIC;
  signal crc_ok_i_5_n_0 : STD_LOGIC;
  signal crc_ok_reg_i_12_n_0 : STD_LOGIC;
  signal crc_ok_reg_i_12_n_1 : STD_LOGIC;
  signal crc_ok_reg_i_12_n_2 : STD_LOGIC;
  signal crc_ok_reg_i_12_n_3 : STD_LOGIC;
  signal crc_ok_reg_i_7_n_1 : STD_LOGIC;
  signal crc_ok_reg_i_7_n_2 : STD_LOGIC;
  signal crc_ok_reg_i_7_n_3 : STD_LOGIC;
  signal crc_rst0 : STD_LOGIC;
  signal crc_rst_i_1_n_0 : STD_LOGIC;
  signal crc_rst_i_2_n_0 : STD_LOGIC;
  signal crc_rst_i_3_n_0 : STD_LOGIC;
  signal crc_rst_i_4_n_0 : STD_LOGIC;
  signal crc_rst_reg_n_0 : STD_LOGIC;
  signal \crc_s[0]_i_1_n_0\ : STD_LOGIC;
  signal \crc_s[0]_i_2_n_0\ : STD_LOGIC;
  signal \crc_s[1]_i_1_n_0\ : STD_LOGIC;
  signal \crc_s[1]_i_2_n_0\ : STD_LOGIC;
  signal \crc_s[2]_i_1_n_0\ : STD_LOGIC;
  signal \crc_s[2]_i_2_n_0\ : STD_LOGIC;
  signal \crc_s[2]_i_3_n_0\ : STD_LOGIC;
  signal \crc_s_reg_n_0_[0]\ : STD_LOGIC;
  signal \crc_s_reg_n_0_[1]\ : STD_LOGIC;
  signal \crc_s_reg_n_0_[2]\ : STD_LOGIC;
  signal crc_status : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \crc_status[0]_i_1_n_0\ : STD_LOGIC;
  signal \crc_status[0]_i_2_n_0\ : STD_LOGIC;
  signal \crc_status[1]_i_1_n_0\ : STD_LOGIC;
  signal \crc_status[2]_i_10_n_0\ : STD_LOGIC;
  signal \crc_status[2]_i_11_n_0\ : STD_LOGIC;
  signal \crc_status[2]_i_1_n_0\ : STD_LOGIC;
  signal \crc_status[2]_i_3_n_0\ : STD_LOGIC;
  signal \crc_status[2]_i_4_n_0\ : STD_LOGIC;
  signal \crc_status[2]_i_5_n_0\ : STD_LOGIC;
  signal \crc_status[2]_i_6_n_0\ : STD_LOGIC;
  signal \crc_status[2]_i_7_n_0\ : STD_LOGIC;
  signal \crc_status[2]_i_8_n_0\ : STD_LOGIC;
  signal \crc_status[2]_i_9_n_0\ : STD_LOGIC;
  signal \crc_status_reg_n_0_[0]\ : STD_LOGIC;
  signal \crc_status_reg_n_0_[1]\ : STD_LOGIC;
  signal \crc_status_reg_n_0_[2]\ : STD_LOGIC;
  signal data_cycles : STD_LOGIC;
  signal data_cycles1 : STD_LOGIC_VECTOR ( 14 downto 3 );
  signal data_cycles10_in : STD_LOGIC_VECTOR ( 13 downto 1 );
  signal \data_cycles[10]_i_1_n_0\ : STD_LOGIC;
  signal \data_cycles[11]_i_1_n_0\ : STD_LOGIC;
  signal \data_cycles[12]_i_1_n_0\ : STD_LOGIC;
  signal \data_cycles[13]_i_1_n_0\ : STD_LOGIC;
  signal \data_cycles[14]_i_2_n_0\ : STD_LOGIC;
  signal \data_cycles[1]_i_1_n_0\ : STD_LOGIC;
  signal \data_cycles[2]_i_1_n_0\ : STD_LOGIC;
  signal \data_cycles[3]_i_1_n_0\ : STD_LOGIC;
  signal \data_cycles[3]_i_3_n_0\ : STD_LOGIC;
  signal \data_cycles[4]_i_1_n_0\ : STD_LOGIC;
  signal \data_cycles[5]_i_1_n_0\ : STD_LOGIC;
  signal \data_cycles[5]_i_3_n_0\ : STD_LOGIC;
  signal \data_cycles[6]_i_1_n_0\ : STD_LOGIC;
  signal \data_cycles[7]_i_1_n_0\ : STD_LOGIC;
  signal \data_cycles[8]_i_1_n_0\ : STD_LOGIC;
  signal \data_cycles[9]_i_1_n_0\ : STD_LOGIC;
  signal \data_cycles_reg[11]_i_2_n_0\ : STD_LOGIC;
  signal \data_cycles_reg[11]_i_2_n_1\ : STD_LOGIC;
  signal \data_cycles_reg[11]_i_2_n_2\ : STD_LOGIC;
  signal \data_cycles_reg[11]_i_2_n_3\ : STD_LOGIC;
  signal \data_cycles_reg[13]_i_3_n_0\ : STD_LOGIC;
  signal \data_cycles_reg[13]_i_3_n_1\ : STD_LOGIC;
  signal \data_cycles_reg[13]_i_3_n_2\ : STD_LOGIC;
  signal \data_cycles_reg[13]_i_3_n_3\ : STD_LOGIC;
  signal \data_cycles_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \data_cycles_reg[3]_i_2_n_1\ : STD_LOGIC;
  signal \data_cycles_reg[3]_i_2_n_2\ : STD_LOGIC;
  signal \data_cycles_reg[3]_i_2_n_3\ : STD_LOGIC;
  signal \data_cycles_reg[5]_i_2_n_0\ : STD_LOGIC;
  signal \data_cycles_reg[5]_i_2_n_1\ : STD_LOGIC;
  signal \data_cycles_reg[5]_i_2_n_2\ : STD_LOGIC;
  signal \data_cycles_reg[5]_i_2_n_3\ : STD_LOGIC;
  signal \data_cycles_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \data_cycles_reg[7]_i_2_n_1\ : STD_LOGIC;
  signal \data_cycles_reg[7]_i_2_n_2\ : STD_LOGIC;
  signal \data_cycles_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal \data_cycles_reg[9]_i_2_n_0\ : STD_LOGIC;
  signal \data_cycles_reg[9]_i_2_n_1\ : STD_LOGIC;
  signal \data_cycles_reg[9]_i_2_n_2\ : STD_LOGIC;
  signal \data_cycles_reg[9]_i_2_n_3\ : STD_LOGIC;
  signal \data_cycles_reg_n_0_[10]\ : STD_LOGIC;
  signal \data_cycles_reg_n_0_[11]\ : STD_LOGIC;
  signal \data_cycles_reg_n_0_[12]\ : STD_LOGIC;
  signal \data_cycles_reg_n_0_[13]\ : STD_LOGIC;
  signal \data_cycles_reg_n_0_[14]\ : STD_LOGIC;
  signal \data_cycles_reg_n_0_[1]\ : STD_LOGIC;
  signal \data_cycles_reg_n_0_[2]\ : STD_LOGIC;
  signal \data_cycles_reg_n_0_[3]\ : STD_LOGIC;
  signal \data_cycles_reg_n_0_[4]\ : STD_LOGIC;
  signal \data_cycles_reg_n_0_[5]\ : STD_LOGIC;
  signal \data_cycles_reg_n_0_[6]\ : STD_LOGIC;
  signal \data_cycles_reg_n_0_[7]\ : STD_LOGIC;
  signal \data_cycles_reg_n_0_[8]\ : STD_LOGIC;
  signal \data_cycles_reg_n_0_[9]\ : STD_LOGIC;
  signal data_index : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \data_index[2]_i_2_n_0\ : STD_LOGIC;
  signal \data_index[3]_i_2_n_0\ : STD_LOGIC;
  signal \data_index[4]_i_1_n_0\ : STD_LOGIC;
  signal \data_index[4]_i_3_n_0\ : STD_LOGIC;
  signal \data_index[4]_i_4_n_0\ : STD_LOGIC;
  signal \data_index[4]_i_5_n_0\ : STD_LOGIC;
  signal \data_index[4]_i_6_n_0\ : STD_LOGIC;
  signal \data_index[4]_i_7_n_0\ : STD_LOGIC;
  signal \data_index_reg_n_0_[0]\ : STD_LOGIC;
  signal \data_index_reg_n_0_[1]\ : STD_LOGIC;
  signal \data_index_reg_n_0_[2]\ : STD_LOGIC;
  signal \^data_out\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \data_out[0]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[0]_i_2_n_0\ : STD_LOGIC;
  signal \data_out[0]_i_3_n_0\ : STD_LOGIC;
  signal \data_out[10]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[10]_i_2_n_0\ : STD_LOGIC;
  signal \data_out[10]_i_3_n_0\ : STD_LOGIC;
  signal \data_out[11]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[11]_i_2_n_0\ : STD_LOGIC;
  signal \data_out[12]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[12]_i_2_n_0\ : STD_LOGIC;
  signal \data_out[13]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[13]_i_2_n_0\ : STD_LOGIC;
  signal \data_out[14]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[14]_i_2_n_0\ : STD_LOGIC;
  signal \data_out[14]_i_3_n_0\ : STD_LOGIC;
  signal \data_out[15]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[15]_i_2_n_0\ : STD_LOGIC;
  signal \data_out[15]_i_3_n_0\ : STD_LOGIC;
  signal \data_out[16]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[16]_i_2_n_0\ : STD_LOGIC;
  signal \data_out[17]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[17]_i_2_n_0\ : STD_LOGIC;
  signal \data_out[18]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[18]_i_2_n_0\ : STD_LOGIC;
  signal \data_out[18]_i_3_n_0\ : STD_LOGIC;
  signal \data_out[18]_i_4_n_0\ : STD_LOGIC;
  signal \data_out[19]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[19]_i_2_n_0\ : STD_LOGIC;
  signal \data_out[1]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[1]_i_2_n_0\ : STD_LOGIC;
  signal \data_out[20]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[20]_i_2_n_0\ : STD_LOGIC;
  signal \data_out[20]_i_3_n_0\ : STD_LOGIC;
  signal \data_out[21]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[21]_i_2_n_0\ : STD_LOGIC;
  signal \data_out[21]_i_3_n_0\ : STD_LOGIC;
  signal \data_out[22]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[22]_i_2_n_0\ : STD_LOGIC;
  signal \data_out[22]_i_3_n_0\ : STD_LOGIC;
  signal \data_out[23]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[23]_i_2_n_0\ : STD_LOGIC;
  signal \data_out[23]_i_3_n_0\ : STD_LOGIC;
  signal \data_out[24]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[24]_i_2_n_0\ : STD_LOGIC;
  signal \data_out[25]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[25]_i_2_n_0\ : STD_LOGIC;
  signal \data_out[26]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[26]_i_2_n_0\ : STD_LOGIC;
  signal \data_out[26]_i_3_n_0\ : STD_LOGIC;
  signal \data_out[26]_i_4_n_0\ : STD_LOGIC;
  signal \data_out[27]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[27]_i_2_n_0\ : STD_LOGIC;
  signal \data_out[27]_i_3_n_0\ : STD_LOGIC;
  signal \data_out[27]_i_4_n_0\ : STD_LOGIC;
  signal \data_out[28]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[28]_i_2_n_0\ : STD_LOGIC;
  signal \data_out[29]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[29]_i_2_n_0\ : STD_LOGIC;
  signal \data_out[2]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[2]_i_2_n_0\ : STD_LOGIC;
  signal \data_out[2]_i_3_n_0\ : STD_LOGIC;
  signal \data_out[30]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[30]_i_2_n_0\ : STD_LOGIC;
  signal \data_out[30]_i_3_n_0\ : STD_LOGIC;
  signal \data_out[30]_i_4_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_10_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_11_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_12_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_13_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_14_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_15_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_16_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_17_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_18_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_19_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_20_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_21_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_22_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_23_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_2_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_3_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_4_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_5_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_8_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_9_n_0\ : STD_LOGIC;
  signal \data_out[3]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[3]_i_2_n_0\ : STD_LOGIC;
  signal \data_out[4]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[4]_i_2_n_0\ : STD_LOGIC;
  signal \data_out[5]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[5]_i_2_n_0\ : STD_LOGIC;
  signal \data_out[5]_i_3_n_0\ : STD_LOGIC;
  signal \data_out[6]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[6]_i_2_n_0\ : STD_LOGIC;
  signal \data_out[6]_i_3_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_2_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_3_n_0\ : STD_LOGIC;
  signal \data_out[8]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[8]_i_2_n_0\ : STD_LOGIC;
  signal \data_out[8]_i_3_n_0\ : STD_LOGIC;
  signal \data_out[9]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[9]_i_2_n_0\ : STD_LOGIC;
  signal \data_out[9]_i_3_n_0\ : STD_LOGIC;
  signal \data_out_reg[31]_i_6_n_1\ : STD_LOGIC;
  signal \data_out_reg[31]_i_6_n_2\ : STD_LOGIC;
  signal \data_out_reg[31]_i_6_n_3\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7_n_0\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7_n_1\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7_n_2\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7_n_3\ : STD_LOGIC;
  signal in25 : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal in51 : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal last_din : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \last_din[0]_i_12_n_0\ : STD_LOGIC;
  signal \last_din[0]_i_13_n_0\ : STD_LOGIC;
  signal \last_din[0]_i_14_n_0\ : STD_LOGIC;
  signal \last_din[0]_i_15_n_0\ : STD_LOGIC;
  signal \last_din[0]_i_16_n_0\ : STD_LOGIC;
  signal \last_din[0]_i_17_n_0\ : STD_LOGIC;
  signal \last_din[0]_i_18_n_0\ : STD_LOGIC;
  signal \last_din[0]_i_19_n_0\ : STD_LOGIC;
  signal \last_din[0]_i_20_n_0\ : STD_LOGIC;
  signal \last_din[0]_i_21_n_0\ : STD_LOGIC;
  signal \last_din[0]_i_2_n_0\ : STD_LOGIC;
  signal \last_din[0]_i_3_n_0\ : STD_LOGIC;
  signal \last_din[0]_i_4_n_0\ : STD_LOGIC;
  signal \last_din[1]_i_2_n_0\ : STD_LOGIC;
  signal \last_din[1]_i_4_n_0\ : STD_LOGIC;
  signal \last_din[1]_i_5_n_0\ : STD_LOGIC;
  signal \last_din[2]_i_2_n_0\ : STD_LOGIC;
  signal \last_din[2]_i_4_n_0\ : STD_LOGIC;
  signal \last_din[2]_i_5_n_0\ : STD_LOGIC;
  signal \last_din[3]_i_10_n_0\ : STD_LOGIC;
  signal \last_din[3]_i_11_n_0\ : STD_LOGIC;
  signal \last_din[3]_i_1_n_0\ : STD_LOGIC;
  signal \last_din[3]_i_3_n_0\ : STD_LOGIC;
  signal \last_din[3]_i_4_n_0\ : STD_LOGIC;
  signal \last_din[3]_i_5_n_0\ : STD_LOGIC;
  signal \last_din[3]_i_7_n_0\ : STD_LOGIC;
  signal \last_din[3]_i_8_n_0\ : STD_LOGIC;
  signal \last_din[3]_i_9_n_0\ : STD_LOGIC;
  signal \last_din_reg[0]_i_10_n_0\ : STD_LOGIC;
  signal \last_din_reg[0]_i_11_n_0\ : STD_LOGIC;
  signal \last_din_reg[0]_i_5_n_0\ : STD_LOGIC;
  signal \last_din_reg[0]_i_6_n_0\ : STD_LOGIC;
  signal \last_din_reg[0]_i_7_n_0\ : STD_LOGIC;
  signal \last_din_reg[0]_i_8_n_0\ : STD_LOGIC;
  signal \last_din_reg[0]_i_9_n_0\ : STD_LOGIC;
  signal \last_din_reg[1]_i_3_n_0\ : STD_LOGIC;
  signal \last_din_reg[2]_i_3_n_0\ : STD_LOGIC;
  signal \last_din_reg[3]_i_6_n_0\ : STD_LOGIC;
  signal \last_din_reg_n_0_[0]\ : STD_LOGIC;
  signal next_block_i_1_n_0 : STD_LOGIC;
  signal next_block_i_2_n_0 : STD_LOGIC;
  signal next_block_reg_n_0 : STD_LOGIC;
  signal next_state2 : STD_LOGIC;
  signal next_state3 : STD_LOGIC;
  signal \next_state3__0\ : STD_LOGIC_VECTOR ( 15 downto 3 );
  signal next_state4 : STD_LOGIC_VECTOR ( 15 downto 5 );
  signal \next_state__0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal p_0_in0_in : STD_LOGIC;
  signal p_0_in3_in : STD_LOGIC;
  signal p_2_in : STD_LOGIC;
  signal \^rd\ : STD_LOGIC;
  signal rd1 : STD_LOGIC;
  signal rd2 : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal rd_i_12_n_0 : STD_LOGIC;
  signal rd_i_13_n_0 : STD_LOGIC;
  signal rd_i_14_n_0 : STD_LOGIC;
  signal rd_i_16_n_0 : STD_LOGIC;
  signal rd_i_17_n_0 : STD_LOGIC;
  signal rd_i_18_n_0 : STD_LOGIC;
  signal rd_i_19_n_0 : STD_LOGIC;
  signal rd_i_1_n_0 : STD_LOGIC;
  signal rd_i_21_n_0 : STD_LOGIC;
  signal rd_i_22_n_0 : STD_LOGIC;
  signal rd_i_23_n_0 : STD_LOGIC;
  signal rd_i_24_n_0 : STD_LOGIC;
  signal rd_i_25_n_0 : STD_LOGIC;
  signal rd_i_26_n_0 : STD_LOGIC;
  signal rd_i_27_n_0 : STD_LOGIC;
  signal rd_i_28_n_0 : STD_LOGIC;
  signal rd_i_29_n_0 : STD_LOGIC;
  signal rd_i_2_n_0 : STD_LOGIC;
  signal rd_i_30_n_0 : STD_LOGIC;
  signal rd_i_31_n_0 : STD_LOGIC;
  signal rd_i_32_n_0 : STD_LOGIC;
  signal rd_i_33_n_0 : STD_LOGIC;
  signal rd_i_34_n_0 : STD_LOGIC;
  signal rd_i_35_n_0 : STD_LOGIC;
  signal rd_i_36_n_0 : STD_LOGIC;
  signal rd_i_3_n_0 : STD_LOGIC;
  signal rd_i_4_n_0 : STD_LOGIC;
  signal rd_i_5_n_0 : STD_LOGIC;
  signal rd_i_7_n_0 : STD_LOGIC;
  signal rd_i_8_n_0 : STD_LOGIC;
  signal rd_i_9_n_0 : STD_LOGIC;
  signal rd_reg_i_10_n_0 : STD_LOGIC;
  signal rd_reg_i_10_n_1 : STD_LOGIC;
  signal rd_reg_i_10_n_2 : STD_LOGIC;
  signal rd_reg_i_10_n_3 : STD_LOGIC;
  signal rd_reg_i_15_n_0 : STD_LOGIC;
  signal rd_reg_i_15_n_1 : STD_LOGIC;
  signal rd_reg_i_15_n_2 : STD_LOGIC;
  signal rd_reg_i_15_n_3 : STD_LOGIC;
  signal rd_reg_i_20_n_0 : STD_LOGIC;
  signal rd_reg_i_20_n_1 : STD_LOGIC;
  signal rd_reg_i_20_n_2 : STD_LOGIC;
  signal rd_reg_i_20_n_3 : STD_LOGIC;
  signal rd_reg_i_6_n_1 : STD_LOGIC;
  signal rd_reg_i_6_n_2 : STD_LOGIC;
  signal rd_reg_i_6_n_3 : STD_LOGIC;
  signal sel0 : STD_LOGIC_VECTOR ( 4 downto 3 );
  signal state : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \state[0]_i_2_n_0\ : STD_LOGIC;
  signal \state[0]_i_3_n_0\ : STD_LOGIC;
  signal \state[1]_i_1_n_0\ : STD_LOGIC;
  signal \state[1]_i_2_n_0\ : STD_LOGIC;
  signal \state[2]_i_10_n_0\ : STD_LOGIC;
  signal \state[2]_i_11_n_0\ : STD_LOGIC;
  signal \state[2]_i_12_n_0\ : STD_LOGIC;
  signal \state[2]_i_13_n_0\ : STD_LOGIC;
  signal \state[2]_i_14_n_0\ : STD_LOGIC;
  signal \state[2]_i_15_n_0\ : STD_LOGIC;
  signal \state[2]_i_16_n_0\ : STD_LOGIC;
  signal \state[2]_i_17_n_0\ : STD_LOGIC;
  signal \state[2]_i_18_n_0\ : STD_LOGIC;
  signal \state[2]_i_19_n_0\ : STD_LOGIC;
  signal \state[2]_i_1_n_0\ : STD_LOGIC;
  signal \state[2]_i_24_n_0\ : STD_LOGIC;
  signal \state[2]_i_4_n_0\ : STD_LOGIC;
  signal \state[2]_i_5_n_0\ : STD_LOGIC;
  signal \state[2]_i_6_n_0\ : STD_LOGIC;
  signal \state[2]_i_7_n_0\ : STD_LOGIC;
  signal \state[2]_i_8_n_0\ : STD_LOGIC;
  signal \state[2]_i_9_n_0\ : STD_LOGIC;
  signal \state[3]_i_2_n_0\ : STD_LOGIC;
  signal \state[4]_i_2_n_0\ : STD_LOGIC;
  signal \state[4]_i_3_n_0\ : STD_LOGIC;
  signal \state[4]_i_4_n_0\ : STD_LOGIC;
  signal \state[5]_i_10_n_0\ : STD_LOGIC;
  signal \state[5]_i_2_n_0\ : STD_LOGIC;
  signal \state[5]_i_5_n_0\ : STD_LOGIC;
  signal \state[5]_i_6_n_0\ : STD_LOGIC;
  signal \state[5]_i_7_n_0\ : STD_LOGIC;
  signal \state[5]_i_8_n_0\ : STD_LOGIC;
  signal \state[5]_i_9_n_0\ : STD_LOGIC;
  signal \state_reg[2]_i_21_n_0\ : STD_LOGIC;
  signal \state_reg[2]_i_21_n_1\ : STD_LOGIC;
  signal \state_reg[2]_i_21_n_2\ : STD_LOGIC;
  signal \state_reg[2]_i_21_n_3\ : STD_LOGIC;
  signal \state_reg[2]_i_22_n_0\ : STD_LOGIC;
  signal \state_reg[2]_i_22_n_1\ : STD_LOGIC;
  signal \state_reg[2]_i_22_n_2\ : STD_LOGIC;
  signal \state_reg[2]_i_22_n_3\ : STD_LOGIC;
  signal \state_reg[2]_i_23_n_0\ : STD_LOGIC;
  signal \state_reg[2]_i_23_n_1\ : STD_LOGIC;
  signal \state_reg[2]_i_23_n_2\ : STD_LOGIC;
  signal \state_reg[2]_i_23_n_3\ : STD_LOGIC;
  signal \state_reg[2]_i_2_n_1\ : STD_LOGIC;
  signal \state_reg[2]_i_2_n_2\ : STD_LOGIC;
  signal \state_reg[2]_i_2_n_3\ : STD_LOGIC;
  signal \state_reg[2]_i_3_n_0\ : STD_LOGIC;
  signal \state_reg[2]_i_3_n_1\ : STD_LOGIC;
  signal \state_reg[2]_i_3_n_2\ : STD_LOGIC;
  signal \state_reg[2]_i_3_n_3\ : STD_LOGIC;
  signal \state_reg[5]_i_11_n_3\ : STD_LOGIC;
  signal \state_reg[5]_i_12_n_0\ : STD_LOGIC;
  signal \state_reg[5]_i_12_n_1\ : STD_LOGIC;
  signal \state_reg[5]_i_12_n_2\ : STD_LOGIC;
  signal \state_reg[5]_i_12_n_3\ : STD_LOGIC;
  signal \state_reg[5]_i_13_n_0\ : STD_LOGIC;
  signal \state_reg[5]_i_13_n_1\ : STD_LOGIC;
  signal \state_reg[5]_i_13_n_2\ : STD_LOGIC;
  signal \state_reg[5]_i_13_n_3\ : STD_LOGIC;
  signal \state_reg[5]_i_3_n_3\ : STD_LOGIC;
  signal \state_reg[5]_i_4_n_0\ : STD_LOGIC;
  signal \state_reg[5]_i_4_n_1\ : STD_LOGIC;
  signal \state_reg[5]_i_4_n_2\ : STD_LOGIC;
  signal \state_reg[5]_i_4_n_3\ : STD_LOGIC;
  signal transf_cnt : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal \transf_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \transf_cnt[15]_i_1_n_0\ : STD_LOGIC;
  signal \transf_cnt[15]_i_3_n_0\ : STD_LOGIC;
  signal \transf_cnt[15]_i_4_n_0\ : STD_LOGIC;
  signal \transf_cnt[15]_i_5_n_0\ : STD_LOGIC;
  signal \transf_cnt_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \transf_cnt_reg[12]_i_2_n_1\ : STD_LOGIC;
  signal \transf_cnt_reg[12]_i_2_n_2\ : STD_LOGIC;
  signal \transf_cnt_reg[12]_i_2_n_3\ : STD_LOGIC;
  signal \transf_cnt_reg[15]_i_6_n_2\ : STD_LOGIC;
  signal \transf_cnt_reg[15]_i_6_n_3\ : STD_LOGIC;
  signal \transf_cnt_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \transf_cnt_reg[4]_i_2_n_1\ : STD_LOGIC;
  signal \transf_cnt_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \transf_cnt_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \transf_cnt_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \transf_cnt_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \transf_cnt_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \transf_cnt_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \transf_cnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \transf_cnt_reg_n_0_[10]\ : STD_LOGIC;
  signal \transf_cnt_reg_n_0_[11]\ : STD_LOGIC;
  signal \transf_cnt_reg_n_0_[12]\ : STD_LOGIC;
  signal \transf_cnt_reg_n_0_[13]\ : STD_LOGIC;
  signal \transf_cnt_reg_n_0_[14]\ : STD_LOGIC;
  signal \transf_cnt_reg_n_0_[15]\ : STD_LOGIC;
  signal \transf_cnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \transf_cnt_reg_n_0_[2]\ : STD_LOGIC;
  signal \transf_cnt_reg_n_0_[3]\ : STD_LOGIC;
  signal \transf_cnt_reg_n_0_[4]\ : STD_LOGIC;
  signal \transf_cnt_reg_n_0_[5]\ : STD_LOGIC;
  signal \transf_cnt_reg_n_0_[6]\ : STD_LOGIC;
  signal \transf_cnt_reg_n_0_[7]\ : STD_LOGIC;
  signal \transf_cnt_reg_n_0_[8]\ : STD_LOGIC;
  signal \transf_cnt_reg_n_0_[9]\ : STD_LOGIC;
  signal \^we\ : STD_LOGIC;
  signal we211_in : STD_LOGIC;
  signal we_i_12_n_0 : STD_LOGIC;
  signal we_i_13_n_0 : STD_LOGIC;
  signal we_i_15_n_0 : STD_LOGIC;
  signal we_i_16_n_0 : STD_LOGIC;
  signal we_i_18_n_0 : STD_LOGIC;
  signal we_i_19_n_0 : STD_LOGIC;
  signal we_i_1_n_0 : STD_LOGIC;
  signal we_i_20_n_0 : STD_LOGIC;
  signal we_i_21_n_0 : STD_LOGIC;
  signal we_i_22_n_0 : STD_LOGIC;
  signal we_i_23_n_0 : STD_LOGIC;
  signal we_i_24_n_0 : STD_LOGIC;
  signal we_i_25_n_0 : STD_LOGIC;
  signal we_i_26_n_0 : STD_LOGIC;
  signal we_i_27_n_0 : STD_LOGIC;
  signal we_i_28_n_0 : STD_LOGIC;
  signal we_i_29_n_0 : STD_LOGIC;
  signal we_i_2_n_0 : STD_LOGIC;
  signal we_i_31_n_0 : STD_LOGIC;
  signal we_i_32_n_0 : STD_LOGIC;
  signal we_i_33_n_0 : STD_LOGIC;
  signal we_i_34_n_0 : STD_LOGIC;
  signal we_i_35_n_0 : STD_LOGIC;
  signal we_i_36_n_0 : STD_LOGIC;
  signal we_i_37_n_0 : STD_LOGIC;
  signal we_i_38_n_0 : STD_LOGIC;
  signal we_i_39_n_0 : STD_LOGIC;
  signal we_i_40_n_0 : STD_LOGIC;
  signal we_i_41_n_0 : STD_LOGIC;
  signal we_i_42_n_0 : STD_LOGIC;
  signal we_i_47_n_0 : STD_LOGIC;
  signal we_i_48_n_0 : STD_LOGIC;
  signal we_i_49_n_0 : STD_LOGIC;
  signal we_i_4_n_0 : STD_LOGIC;
  signal we_i_50_n_0 : STD_LOGIC;
  signal we_i_52_n_0 : STD_LOGIC;
  signal we_i_53_n_0 : STD_LOGIC;
  signal we_i_54_n_0 : STD_LOGIC;
  signal we_i_55_n_0 : STD_LOGIC;
  signal we_i_56_n_0 : STD_LOGIC;
  signal we_i_5_n_0 : STD_LOGIC;
  signal we_i_8_n_0 : STD_LOGIC;
  signal we_i_9_n_0 : STD_LOGIC;
  signal we_reg_i_10_n_0 : STD_LOGIC;
  signal we_reg_i_10_n_1 : STD_LOGIC;
  signal we_reg_i_10_n_2 : STD_LOGIC;
  signal we_reg_i_10_n_3 : STD_LOGIC;
  signal we_reg_i_11_n_0 : STD_LOGIC;
  signal we_reg_i_11_n_1 : STD_LOGIC;
  signal we_reg_i_11_n_2 : STD_LOGIC;
  signal we_reg_i_11_n_3 : STD_LOGIC;
  signal we_reg_i_14_n_0 : STD_LOGIC;
  signal we_reg_i_14_n_1 : STD_LOGIC;
  signal we_reg_i_14_n_2 : STD_LOGIC;
  signal we_reg_i_14_n_3 : STD_LOGIC;
  signal we_reg_i_17_n_0 : STD_LOGIC;
  signal we_reg_i_17_n_1 : STD_LOGIC;
  signal we_reg_i_17_n_2 : STD_LOGIC;
  signal we_reg_i_17_n_3 : STD_LOGIC;
  signal we_reg_i_30_n_0 : STD_LOGIC;
  signal we_reg_i_30_n_1 : STD_LOGIC;
  signal we_reg_i_30_n_2 : STD_LOGIC;
  signal we_reg_i_30_n_3 : STD_LOGIC;
  signal we_reg_i_3_n_2 : STD_LOGIC;
  signal we_reg_i_3_n_3 : STD_LOGIC;
  signal we_reg_i_43_n_3 : STD_LOGIC;
  signal we_reg_i_44_n_0 : STD_LOGIC;
  signal we_reg_i_44_n_1 : STD_LOGIC;
  signal we_reg_i_44_n_2 : STD_LOGIC;
  signal we_reg_i_44_n_3 : STD_LOGIC;
  signal we_reg_i_44_n_4 : STD_LOGIC;
  signal we_reg_i_44_n_5 : STD_LOGIC;
  signal we_reg_i_44_n_6 : STD_LOGIC;
  signal we_reg_i_44_n_7 : STD_LOGIC;
  signal we_reg_i_45_n_0 : STD_LOGIC;
  signal we_reg_i_45_n_1 : STD_LOGIC;
  signal we_reg_i_45_n_2 : STD_LOGIC;
  signal we_reg_i_45_n_3 : STD_LOGIC;
  signal we_reg_i_45_n_4 : STD_LOGIC;
  signal we_reg_i_45_n_5 : STD_LOGIC;
  signal we_reg_i_45_n_6 : STD_LOGIC;
  signal we_reg_i_45_n_7 : STD_LOGIC;
  signal we_reg_i_46_n_0 : STD_LOGIC;
  signal we_reg_i_46_n_1 : STD_LOGIC;
  signal we_reg_i_46_n_2 : STD_LOGIC;
  signal we_reg_i_46_n_3 : STD_LOGIC;
  signal we_reg_i_51_n_0 : STD_LOGIC;
  signal we_reg_i_51_n_1 : STD_LOGIC;
  signal we_reg_i_51_n_2 : STD_LOGIC;
  signal we_reg_i_51_n_3 : STD_LOGIC;
  signal we_reg_i_51_n_4 : STD_LOGIC;
  signal we_reg_i_51_n_5 : STD_LOGIC;
  signal we_reg_i_51_n_6 : STD_LOGIC;
  signal we_reg_i_51_n_7 : STD_LOGIC;
  signal we_reg_i_6_n_0 : STD_LOGIC;
  signal we_reg_i_6_n_1 : STD_LOGIC;
  signal we_reg_i_6_n_2 : STD_LOGIC;
  signal we_reg_i_6_n_3 : STD_LOGIC;
  signal we_reg_i_7_n_2 : STD_LOGIC;
  signal \NLW_DAT_dat_o_reg[3]_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DAT_dat_o_reg[3]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_DAT_oe_o_reg_i_11_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_DAT_oe_o_reg_i_24_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 2 to 2 );
  signal NLW_DAT_oe_o_reg_i_24_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_DAT_oe_o_reg_i_33_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_DAT_oe_o_reg_i_33_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_DAT_oe_o_reg_i_38_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_DAT_oe_o_reg_i_5_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_DAT_oe_o_reg_i_5_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_DAT_oe_o_reg_i_6_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_DAT_oe_o_reg_i_8_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_blkcnt_reg_reg[15]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_blkcnt_reg_reg[15]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_crc_en_reg_i_5_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_crc_en_reg_i_5_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_crc_en_reg_i_7_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_crc_ok_reg_i_12_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_crc_ok_reg_i_7_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_data_cycles_reg[13]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_data_cycles_reg[13]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_data_cycles_reg[14]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_data_cycles_reg[14]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_data_cycles_reg[3]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_data_cycles_reg[5]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_data_out_reg[31]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_data_out_reg[31]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_rd_reg_i_10_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_rd_reg_i_15_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_rd_reg_i_20_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_rd_reg_i_6_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_state_reg[2]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_state_reg[2]_i_20_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_state_reg[2]_i_20_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_state_reg[2]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_state_reg[5]_i_11_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_state_reg[5]_i_11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_state_reg[5]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_state_reg[5]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_state_reg[5]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_transf_cnt_reg[15]_i_6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_transf_cnt_reg[15]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_we_reg_i_10_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_we_reg_i_11_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_we_reg_i_17_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_we_reg_i_3_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_we_reg_i_3_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_we_reg_i_43_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_we_reg_i_43_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_we_reg_i_6_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_we_reg_i_7_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_we_reg_i_7_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \DAT_dat_o[3]_i_4\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \DAT_dat_o[3]_i_5\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of DAT_oe_o_i_2 : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of DAT_oe_o_i_3 : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of DAT_oe_o_i_7 : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \blkcnt_reg[10]_i_1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \blkcnt_reg[11]_i_1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \blkcnt_reg[12]_i_1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \blkcnt_reg[13]_i_1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \blkcnt_reg[14]_i_1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \blkcnt_reg[15]_i_1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \blkcnt_reg[1]_i_1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \blkcnt_reg[2]_i_1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \blkcnt_reg[3]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \blkcnt_reg[4]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \blkcnt_reg[5]_i_1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \blkcnt_reg[6]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \blkcnt_reg[7]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \blkcnt_reg[8]_i_1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \blkcnt_reg[9]_i_1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of busy_int_i_2 : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \byte_alignment_reg[0]_i_1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \byte_alignment_reg[1]_i_3\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \byte_alignment_reg[1]_i_4\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \byte_alignment_reg[1]_i_5\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \crc_c[0]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \crc_c[1]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \crc_c[4]_i_2\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \crc_c[4]_i_3\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \crc_c[4]_i_5\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of crc_en_i_2 : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \crc_in[0]_i_1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \crc_in[1]_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \crc_in[2]_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \crc_in[3]_i_2\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of crc_ok_i_4 : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of crc_ok_i_5 : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of crc_rst_i_3 : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \crc_s[0]_i_2\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \crc_s[1]_i_2\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \crc_s[2]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \crc_s[2]_i_3\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \crc_status[0]_i_2\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \crc_status[2]_i_10\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \crc_status[2]_i_11\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \crc_status[2]_i_2\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \crc_status[2]_i_7\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \crc_status[2]_i_9\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \data_cycles[10]_i_1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \data_cycles[11]_i_1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \data_cycles[12]_i_1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \data_cycles[13]_i_1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \data_cycles[14]_i_2\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \data_cycles[1]_i_1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \data_cycles[2]_i_1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \data_cycles[3]_i_1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \data_cycles[4]_i_1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \data_cycles[5]_i_1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \data_cycles[6]_i_1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \data_cycles[7]_i_1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \data_cycles[8]_i_1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \data_cycles[9]_i_1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \data_index[0]_i_1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \data_index[3]_i_2\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \data_index[4]_i_3\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \data_index[4]_i_5\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \data_index[4]_i_6\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \data_index[4]_i_7\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \data_out[10]_i_2\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \data_out[10]_i_3\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \data_out[11]_i_2\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \data_out[15]_i_2\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \data_out[15]_i_3\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \data_out[18]_i_2\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \data_out[19]_i_2\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \data_out[20]_i_2\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \data_out[21]_i_3\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \data_out[23]_i_2\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \data_out[23]_i_3\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \data_out[26]_i_2\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \data_out[27]_i_2\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \data_out[27]_i_3\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \data_out[27]_i_4\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \data_out[30]_i_2\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \data_out[31]_i_2\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \data_out[31]_i_5\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \data_out[3]_i_2\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \data_out[5]_i_2\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \data_out[7]_i_2\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \data_out[7]_i_3\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \data_out[8]_i_2\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \last_din[0]_i_1\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \last_din[3]_i_7\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of rd_i_2 : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of rd_i_9 : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of sd_data_busy_INST_0 : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \state[0]_i_2\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \state[0]_i_3\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \state[3]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \state[4]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \state[4]_i_3\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \state[4]_i_4\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \state[5]_i_1\ : label is "soft_lutpair169";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \state_reg[0]\ : label is "WRITE_CRC:000100,WRITE_DAT:000010,WRITE_BUSY:001000,READ_WAIT:010000,READ_DAT:100000,IDLE:000001";
  attribute FSM_ENCODED_STATES of \state_reg[1]\ : label is "WRITE_CRC:000100,WRITE_DAT:000010,WRITE_BUSY:001000,READ_WAIT:010000,READ_DAT:100000,IDLE:000001";
  attribute FSM_ENCODED_STATES of \state_reg[2]\ : label is "WRITE_CRC:000100,WRITE_DAT:000010,WRITE_BUSY:001000,READ_WAIT:010000,READ_DAT:100000,IDLE:000001";
  attribute FSM_ENCODED_STATES of \state_reg[3]\ : label is "WRITE_CRC:000100,WRITE_DAT:000010,WRITE_BUSY:001000,READ_WAIT:010000,READ_DAT:100000,IDLE:000001";
  attribute FSM_ENCODED_STATES of \state_reg[4]\ : label is "WRITE_CRC:000100,WRITE_DAT:000010,WRITE_BUSY:001000,READ_WAIT:010000,READ_DAT:100000,IDLE:000001";
  attribute FSM_ENCODED_STATES of \state_reg[5]\ : label is "WRITE_CRC:000100,WRITE_DAT:000010,WRITE_BUSY:001000,READ_WAIT:010000,READ_DAT:100000,IDLE:000001";
  attribute SOFT_HLUTNM of \transf_cnt[0]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \transf_cnt[10]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \transf_cnt[11]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \transf_cnt[12]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \transf_cnt[13]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \transf_cnt[14]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \transf_cnt[15]_i_2\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \transf_cnt[15]_i_4\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \transf_cnt[15]_i_5\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \transf_cnt[1]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \transf_cnt[2]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \transf_cnt[3]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \transf_cnt[4]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \transf_cnt[5]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \transf_cnt[6]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \transf_cnt[7]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \transf_cnt[8]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \transf_cnt[9]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of we_i_2 : label is "soft_lutpair213";
begin
  DAT_oe_o <= \^dat_oe_o\;
  crc_ok <= \^crc_ok\;
  data_out(31 downto 0) <= \^data_out\(31 downto 0);
  rd <= \^rd\;
  we <= \^we\;
\CRC_16_gen[0].CRC_16_i\: entity work.microblaze_top_axi_sd_0_0_sd_crc_16
     port map (
      AR(0) => crc_rst_reg_n_0,
      CO(0) => p_2_in,
      D(0) => \CRC_16_gen[0].CRC_16_i_n_0\,
      \DAT_dat_o[0]_i_2_0\(3) => \crc_c_reg_n_0_[3]\,
      \DAT_dat_o[0]_i_2_0\(2) => \crc_c_reg_n_0_[2]\,
      \DAT_dat_o[0]_i_2_0\(1) => \crc_c_reg_n_0_[1]\,
      \DAT_dat_o[0]_i_2_0\(0) => \crc_c_reg_n_0_[0]\,
      \DAT_dat_o[0]_i_3_0\ => \DAT_dat_o[3]_i_29_n_0\,
      \DAT_dat_o_reg[0]\(0) => state(0),
      \DAT_dat_o_reg[0]_0\ => \DAT_dat_o[3]_i_3_n_0\,
      \DAT_dat_o_reg[0]_1\ => \DAT_dat_o[3]_i_6_n_0\,
      \DAT_dat_o_reg[0]_2\(0) => \last_din_reg_n_0_[0]\,
      \DAT_dat_o_reg[0]_3\ => \DAT_dat_o[3]_i_4_n_0\,
      E(0) => crc_en_reg_n_0,
      Q(0) => \crc_in_reg_n_0_[0]\,
      \last_din_reg[0]\ => \CRC_16_gen[0].CRC_16_i_n_1\,
      sd_clk => sd_clk
    );
\CRC_16_gen[1].CRC_16_i\: entity work.microblaze_top_axi_sd_0_0_sd_crc_16_11
     port map (
      AR(0) => crc_rst_reg_n_0,
      CO(0) => p_2_in,
      D(0) => \CRC_16_gen[1].CRC_16_i_n_0\,
      \DAT_dat_o[1]_i_2_0\(3) => \crc_c_reg_n_0_[3]\,
      \DAT_dat_o[1]_i_2_0\(2) => \crc_c_reg_n_0_[2]\,
      \DAT_dat_o[1]_i_2_0\(1) => \crc_c_reg_n_0_[1]\,
      \DAT_dat_o[1]_i_2_0\(0) => \crc_c_reg_n_0_[0]\,
      \DAT_dat_o[1]_i_3_0\ => \DAT_dat_o[3]_i_29_n_0\,
      \DAT_dat_o_reg[1]\(0) => state(0),
      \DAT_dat_o_reg[1]_0\ => \DAT_dat_o[3]_i_4_n_0\,
      \DAT_dat_o_reg[1]_1\(0) => p_0_in,
      \DAT_dat_o_reg[1]_2\ => \DAT_dat_o[3]_i_6_n_0\,
      \DAT_dat_o_reg[1]_3\ => \DAT_dat_o[3]_i_3_n_0\,
      E(0) => crc_en_reg_n_0,
      Q(0) => \crc_in_reg_n_0_[1]\,
      bus_4bit_reg => bus_4bit_reg,
      \crc_c_reg[3]\ => \CRC_16_gen[1].CRC_16_i_n_1\,
      sd_clk => sd_clk
    );
\CRC_16_gen[2].CRC_16_i\: entity work.microblaze_top_axi_sd_0_0_sd_crc_16_12
     port map (
      AR(0) => crc_rst_reg_n_0,
      CO(0) => p_2_in,
      D(0) => \CRC_16_gen[2].CRC_16_i_n_0\,
      \DAT_dat_o[2]_i_2_0\(3) => \crc_c_reg_n_0_[3]\,
      \DAT_dat_o[2]_i_2_0\(2) => \crc_c_reg_n_0_[2]\,
      \DAT_dat_o[2]_i_2_0\(1) => \crc_c_reg_n_0_[1]\,
      \DAT_dat_o[2]_i_2_0\(0) => \crc_c_reg_n_0_[0]\,
      \DAT_dat_o[2]_i_3_0\ => \DAT_dat_o[3]_i_29_n_0\,
      \DAT_dat_o_reg[2]\(0) => state(0),
      \DAT_dat_o_reg[2]_0\ => \DAT_dat_o[3]_i_4_n_0\,
      \DAT_dat_o_reg[2]_1\(0) => p_0_in0_in,
      \DAT_dat_o_reg[2]_2\ => \DAT_dat_o[3]_i_6_n_0\,
      \DAT_dat_o_reg[2]_3\ => \DAT_dat_o[3]_i_3_n_0\,
      E(0) => crc_en_reg_n_0,
      Q(0) => \crc_in_reg_n_0_[2]\,
      bus_4bit_reg => bus_4bit_reg,
      \last_din_reg[2]\ => \CRC_16_gen[2].CRC_16_i_n_1\,
      sd_clk => sd_clk
    );
\CRC_16_gen[3].CRC_16_i\: entity work.microblaze_top_axi_sd_0_0_sd_crc_16_13
     port map (
      AR(0) => crc_rst_reg_n_0,
      CO(0) => p_2_in,
      D(0) => \CRC_16_gen[3].CRC_16_i_n_0\,
      \DAT_dat_o[3]_i_7_0\(3) => \crc_c_reg_n_0_[3]\,
      \DAT_dat_o[3]_i_7_0\(2) => \crc_c_reg_n_0_[2]\,
      \DAT_dat_o[3]_i_7_0\(1) => \crc_c_reg_n_0_[1]\,
      \DAT_dat_o[3]_i_7_0\(0) => \crc_c_reg_n_0_[0]\,
      \DAT_dat_o[3]_i_9_0\ => \DAT_dat_o[3]_i_29_n_0\,
      \DAT_dat_o_reg[3]\(1) => p_0_in3_in,
      \DAT_dat_o_reg[3]\(0) => p_0_in,
      \DAT_dat_o_reg[3]_0\ => \DAT_dat_o[3]_i_6_n_0\,
      \DAT_dat_o_reg[3]_1\ => \DAT_dat_o[3]_i_4_n_0\,
      \DAT_dat_o_reg[3]_2\ => \DAT_dat_o[3]_i_3_n_0\,
      E(0) => crc_en_reg_n_0,
      Q(0) => \crc_in_reg_n_0_[3]\,
      bus_4bit_reg => bus_4bit_reg,
      crc_ok_i_3_0 => \CRC_16_gen[1].CRC_16_i_n_1\,
      crc_ok_i_3_1 => \CRC_16_gen[2].CRC_16_i_n_1\,
      crc_ok_i_3_2 => \CRC_16_gen[0].CRC_16_i_n_1\,
      crc_ok_reg(3) => state(5),
      crc_ok_reg(2) => state(3),
      crc_ok_reg(1 downto 0) => state(1 downto 0),
      crc_ok_reg_0(0) => crc_en1,
      crc_ok_reg_1(0) => crc_rst0,
      crc_ok_reg_2(0) => we_reg_i_10_n_0,
      crc_ok_reg_3 => crc_ok_i_2_n_0,
      crc_ok_reg_4 => crc_ok_i_4_n_0,
      crc_ok_reg_5 => crc_ok_i_5_n_0,
      crc_ok_reg_6 => \^crc_ok\,
      sd_clk => sd_clk,
      \state_reg[1]\ => \CRC_16_gen[3].CRC_16_i_n_1\
    );
\DAT_dat_o[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAFFFB"
    )
        port map (
      I0 => data_cycles,
      I1 => \DAT_dat_o[3]_i_3_n_0\,
      I2 => \DAT_dat_o[3]_i_4_n_0\,
      I3 => \DAT_dat_o[3]_i_5_n_0\,
      I4 => rd_i_2_n_0,
      I5 => rd_i_4_n_0,
      O => \DAT_dat_o[3]_i_1_n_0\
    );
\DAT_dat_o[3]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \transf_cnt_reg_n_0_[15]\,
      I1 => \data_cycles_reg_n_0_[14]\,
      I2 => \transf_cnt_reg_n_0_[14]\,
      O => \DAT_dat_o[3]_i_11_n_0\
    );
\DAT_dat_o[3]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2B22"
    )
        port map (
      I0 => \transf_cnt_reg_n_0_[13]\,
      I1 => \data_cycles_reg_n_0_[13]\,
      I2 => \data_cycles_reg_n_0_[12]\,
      I3 => \transf_cnt_reg_n_0_[12]\,
      O => \DAT_dat_o[3]_i_12_n_0\
    );
\DAT_dat_o[3]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2B22"
    )
        port map (
      I0 => \transf_cnt_reg_n_0_[11]\,
      I1 => \data_cycles_reg_n_0_[11]\,
      I2 => \data_cycles_reg_n_0_[10]\,
      I3 => \transf_cnt_reg_n_0_[10]\,
      O => \DAT_dat_o[3]_i_13_n_0\
    );
\DAT_dat_o[3]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40F4"
    )
        port map (
      I0 => \data_cycles_reg_n_0_[8]\,
      I1 => \transf_cnt_reg_n_0_[8]\,
      I2 => \transf_cnt_reg_n_0_[9]\,
      I3 => \data_cycles_reg_n_0_[9]\,
      O => \DAT_dat_o[3]_i_14_n_0\
    );
\DAT_dat_o[3]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"41"
    )
        port map (
      I0 => \transf_cnt_reg_n_0_[15]\,
      I1 => \data_cycles_reg_n_0_[14]\,
      I2 => \transf_cnt_reg_n_0_[14]\,
      O => \DAT_dat_o[3]_i_15_n_0\
    );
\DAT_dat_o[3]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \data_cycles_reg_n_0_[12]\,
      I1 => \transf_cnt_reg_n_0_[12]\,
      I2 => \data_cycles_reg_n_0_[13]\,
      I3 => \transf_cnt_reg_n_0_[13]\,
      O => \DAT_dat_o[3]_i_16_n_0\
    );
\DAT_dat_o[3]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \data_cycles_reg_n_0_[11]\,
      I1 => \transf_cnt_reg_n_0_[11]\,
      I2 => \data_cycles_reg_n_0_[10]\,
      I3 => \transf_cnt_reg_n_0_[10]\,
      O => \DAT_dat_o[3]_i_17_n_0\
    );
\DAT_dat_o[3]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \data_cycles_reg_n_0_[8]\,
      I1 => \transf_cnt_reg_n_0_[8]\,
      I2 => \data_cycles_reg_n_0_[9]\,
      I3 => \transf_cnt_reg_n_0_[9]\,
      O => \DAT_dat_o[3]_i_18_n_0\
    );
\DAT_dat_o[3]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2B22"
    )
        port map (
      I0 => \transf_cnt_reg_n_0_[7]\,
      I1 => \data_cycles_reg_n_0_[7]\,
      I2 => \data_cycles_reg_n_0_[6]\,
      I3 => \transf_cnt_reg_n_0_[6]\,
      O => \DAT_dat_o[3]_i_21_n_0\
    );
\DAT_dat_o[3]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2B22"
    )
        port map (
      I0 => \transf_cnt_reg_n_0_[5]\,
      I1 => \data_cycles_reg_n_0_[5]\,
      I2 => \data_cycles_reg_n_0_[4]\,
      I3 => \transf_cnt_reg_n_0_[4]\,
      O => \DAT_dat_o[3]_i_22_n_0\
    );
\DAT_dat_o[3]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \transf_cnt_reg_n_0_[3]\,
      I1 => \data_cycles_reg_n_0_[3]\,
      I2 => \transf_cnt_reg_n_0_[2]\,
      I3 => \data_cycles_reg_n_0_[2]\,
      O => \DAT_dat_o[3]_i_23_n_0\
    );
\DAT_dat_o[3]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \transf_cnt_reg_n_0_[1]\,
      I1 => \data_cycles_reg_n_0_[1]\,
      O => \DAT_dat_o[3]_i_24_n_0\
    );
\DAT_dat_o[3]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \data_cycles_reg_n_0_[6]\,
      I1 => \transf_cnt_reg_n_0_[6]\,
      I2 => \data_cycles_reg_n_0_[7]\,
      I3 => \transf_cnt_reg_n_0_[7]\,
      O => \DAT_dat_o[3]_i_25_n_0\
    );
\DAT_dat_o[3]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \data_cycles_reg_n_0_[5]\,
      I1 => \transf_cnt_reg_n_0_[5]\,
      I2 => \data_cycles_reg_n_0_[4]\,
      I3 => \transf_cnt_reg_n_0_[4]\,
      O => \DAT_dat_o[3]_i_26_n_0\
    );
\DAT_dat_o[3]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \data_cycles_reg_n_0_[2]\,
      I1 => \transf_cnt_reg_n_0_[2]\,
      I2 => \data_cycles_reg_n_0_[3]\,
      I3 => \transf_cnt_reg_n_0_[3]\,
      O => \DAT_dat_o[3]_i_27_n_0\
    );
\DAT_dat_o[3]_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \transf_cnt_reg_n_0_[0]\,
      I1 => \data_cycles_reg_n_0_[1]\,
      I2 => \transf_cnt_reg_n_0_[1]\,
      O => \DAT_dat_o[3]_i_28_n_0\
    );
\DAT_dat_o[3]_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"56"
    )
        port map (
      I0 => \crc_c_reg_n_0_[2]\,
      I1 => \crc_c_reg_n_0_[1]\,
      I2 => \crc_c_reg_n_0_[0]\,
      O => \DAT_dat_o[3]_i_29_n_0\
    );
\DAT_dat_o[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFF"
    )
        port map (
      I0 => \crc_c_reg_n_0_[4]\,
      I1 => \crc_c_reg_n_0_[2]\,
      I2 => \crc_c_reg_n_0_[0]\,
      I3 => \crc_c_reg_n_0_[1]\,
      I4 => \crc_c_reg_n_0_[3]\,
      I5 => DAT_oe_o214_in,
      O => \DAT_dat_o[3]_i_3_n_0\
    );
\DAT_dat_o[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => rd_i_5_n_0,
      I1 => \transf_cnt_reg_n_0_[0]\,
      O => \DAT_dat_o[3]_i_4_n_0\
    );
\DAT_dat_o[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => p_2_in,
      I1 => rd_i_5_n_0,
      I2 => DAT_oe_o214_in,
      O => \DAT_dat_o[3]_i_5_n_0\
    );
\DAT_dat_o[3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => DAT_oe_o214_in,
      I1 => rd_i_5_n_0,
      O => \DAT_dat_o[3]_i_6_n_0\
    );
\DAT_dat_o_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \DAT_dat_o[3]_i_1_n_0\,
      CLR => rst,
      D => \CRC_16_gen[0].CRC_16_i_n_0\,
      Q => DAT_dat_o(0)
    );
\DAT_dat_o_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \DAT_dat_o[3]_i_1_n_0\,
      CLR => rst,
      D => \CRC_16_gen[1].CRC_16_i_n_0\,
      Q => DAT_dat_o(1)
    );
\DAT_dat_o_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \DAT_dat_o[3]_i_1_n_0\,
      CLR => rst,
      D => \CRC_16_gen[2].CRC_16_i_n_0\,
      Q => DAT_dat_o(2)
    );
\DAT_dat_o_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \DAT_dat_o[3]_i_1_n_0\,
      CLR => rst,
      D => \CRC_16_gen[3].CRC_16_i_n_0\,
      Q => DAT_dat_o(3)
    );
\DAT_dat_o_reg[3]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \DAT_dat_o_reg[3]_i_10_n_0\,
      CO(2) => \DAT_dat_o_reg[3]_i_10_n_1\,
      CO(1) => \DAT_dat_o_reg[3]_i_10_n_2\,
      CO(0) => \DAT_dat_o_reg[3]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \DAT_dat_o[3]_i_21_n_0\,
      DI(2) => \DAT_dat_o[3]_i_22_n_0\,
      DI(1) => \DAT_dat_o[3]_i_23_n_0\,
      DI(0) => \DAT_dat_o[3]_i_24_n_0\,
      O(3 downto 0) => \NLW_DAT_dat_o_reg[3]_i_10_O_UNCONNECTED\(3 downto 0),
      S(3) => \DAT_dat_o[3]_i_25_n_0\,
      S(2) => \DAT_dat_o[3]_i_26_n_0\,
      S(1) => \DAT_dat_o[3]_i_27_n_0\,
      S(0) => \DAT_dat_o[3]_i_28_n_0\
    );
\DAT_dat_o_reg[3]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \DAT_dat_o_reg[3]_i_10_n_0\,
      CO(3) => DAT_oe_o214_in,
      CO(2) => \DAT_dat_o_reg[3]_i_8_n_1\,
      CO(1) => \DAT_dat_o_reg[3]_i_8_n_2\,
      CO(0) => \DAT_dat_o_reg[3]_i_8_n_3\,
      CYINIT => '0',
      DI(3) => \DAT_dat_o[3]_i_11_n_0\,
      DI(2) => \DAT_dat_o[3]_i_12_n_0\,
      DI(1) => \DAT_dat_o[3]_i_13_n_0\,
      DI(0) => \DAT_dat_o[3]_i_14_n_0\,
      O(3 downto 0) => \NLW_DAT_dat_o_reg[3]_i_8_O_UNCONNECTED\(3 downto 0),
      S(3) => \DAT_dat_o[3]_i_15_n_0\,
      S(2) => \DAT_dat_o[3]_i_16_n_0\,
      S(1) => \DAT_dat_o[3]_i_17_n_0\,
      S(0) => \DAT_dat_o[3]_i_18_n_0\
    );
\DAT_dat_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sd_clk,
      CE => '1',
      D => DAT_dat_i(0),
      Q => DAT_dat_reg(0),
      R => '0'
    );
\DAT_dat_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sd_clk,
      CE => '1',
      D => DAT_dat_i(1),
      Q => DAT_dat_reg(1),
      R => '0'
    );
\DAT_dat_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sd_clk,
      CE => '1',
      D => DAT_dat_i(2),
      Q => DAT_dat_reg(2),
      R => '0'
    );
\DAT_dat_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sd_clk,
      CE => '1',
      D => DAT_dat_i(3),
      Q => DAT_dat_reg(3),
      R => '0'
    );
DAT_oe_o_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABBBBBB8A888888"
    )
        port map (
      I0 => DAT_oe_o_i_2_n_0,
      I1 => data_cycles,
      I2 => state(5),
      I3 => DAT_oe_o_i_3_n_0,
      I4 => DAT_oe_o_i_4_n_0,
      I5 => \^dat_oe_o\,
      O => DAT_oe_o_i_1_n_0
    );
DAT_oe_o_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \transf_cnt_reg_n_0_[14]\,
      I1 => DAT_oe_o1(14),
      I2 => \transf_cnt_reg_n_0_[12]\,
      I3 => DAT_oe_o1(12),
      I4 => DAT_oe_o1(13),
      I5 => \transf_cnt_reg_n_0_[13]\,
      O => DAT_oe_o_i_10_n_0
    );
DAT_oe_o_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \transf_cnt_reg_n_0_[15]\,
      I1 => DAT_oe_o_reg_i_33_n_2,
      I2 => \transf_cnt_reg_n_0_[14]\,
      I3 => DAT_oe_o_reg_i_33_n_7,
      O => DAT_oe_o_i_12_n_0
    );
DAT_oe_o_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \transf_cnt_reg_n_0_[13]\,
      I1 => DAT_oe_o_reg_i_34_n_4,
      I2 => \transf_cnt_reg_n_0_[12]\,
      I3 => DAT_oe_o_reg_i_34_n_5,
      O => DAT_oe_o_i_13_n_0
    );
DAT_oe_o_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \transf_cnt_reg_n_0_[11]\,
      I1 => DAT_oe_o_reg_i_34_n_6,
      I2 => \transf_cnt_reg_n_0_[10]\,
      I3 => DAT_oe_o_reg_i_34_n_7,
      O => DAT_oe_o_i_14_n_0
    );
DAT_oe_o_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \transf_cnt_reg_n_0_[9]\,
      I1 => DAT_oe_o_reg_i_35_n_4,
      I2 => \transf_cnt_reg_n_0_[8]\,
      I3 => DAT_oe_o_reg_i_35_n_5,
      O => DAT_oe_o_i_15_n_0
    );
DAT_oe_o_i_16: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => DAT_oe_o_reg_i_33_n_2,
      I1 => \transf_cnt_reg_n_0_[15]\,
      I2 => DAT_oe_o_reg_i_33_n_7,
      I3 => \transf_cnt_reg_n_0_[14]\,
      O => DAT_oe_o_i_16_n_0
    );
DAT_oe_o_i_17: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => DAT_oe_o_reg_i_34_n_4,
      I1 => \transf_cnt_reg_n_0_[13]\,
      I2 => DAT_oe_o_reg_i_34_n_5,
      I3 => \transf_cnt_reg_n_0_[12]\,
      O => DAT_oe_o_i_17_n_0
    );
DAT_oe_o_i_18: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => DAT_oe_o_reg_i_34_n_6,
      I1 => \transf_cnt_reg_n_0_[11]\,
      I2 => DAT_oe_o_reg_i_34_n_7,
      I3 => \transf_cnt_reg_n_0_[10]\,
      O => DAT_oe_o_i_18_n_0
    );
DAT_oe_o_i_19: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => DAT_oe_o_reg_i_35_n_4,
      I1 => \transf_cnt_reg_n_0_[9]\,
      I2 => DAT_oe_o_reg_i_35_n_5,
      I3 => \transf_cnt_reg_n_0_[8]\,
      O => DAT_oe_o_i_19_n_0
    );
DAT_oe_o_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA8AAAA"
    )
        port map (
      I0 => state(1),
      I1 => p_2_in,
      I2 => \DAT_dat_o[3]_i_6_n_0\,
      I3 => \DAT_dat_o[3]_i_4_n_0\,
      I4 => \DAT_dat_o[3]_i_3_n_0\,
      O => DAT_oe_o_i_2_n_0
    );
DAT_oe_o_i_20: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \transf_cnt_reg_n_0_[11]\,
      I1 => DAT_oe_o1(11),
      I2 => \transf_cnt_reg_n_0_[9]\,
      I3 => DAT_oe_o1(9),
      I4 => DAT_oe_o1(10),
      I5 => \transf_cnt_reg_n_0_[10]\,
      O => DAT_oe_o_i_20_n_0
    );
DAT_oe_o_i_21: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => DAT_oe_o1(8),
      I1 => \transf_cnt_reg_n_0_[8]\,
      I2 => \transf_cnt_reg_n_0_[6]\,
      I3 => DAT_oe_o1(6),
      I4 => \transf_cnt_reg_n_0_[7]\,
      I5 => DAT_oe_o1(7),
      O => DAT_oe_o_i_21_n_0
    );
DAT_oe_o_i_22: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \transf_cnt_reg_n_0_[3]\,
      I1 => DAT_oe_o1(3),
      I2 => \transf_cnt_reg_n_0_[4]\,
      I3 => DAT_oe_o1(4),
      I4 => DAT_oe_o1(5),
      I5 => \transf_cnt_reg_n_0_[5]\,
      O => DAT_oe_o_i_22_n_0
    );
DAT_oe_o_i_23: unisim.vcomponents.LUT5
    generic map(
      INIT => X"41000041"
    )
        port map (
      I0 => \transf_cnt_reg_n_0_[0]\,
      I1 => \transf_cnt_reg_n_0_[1]\,
      I2 => DAT_oe_o1(1),
      I3 => DAT_oe_o1(2),
      I4 => \transf_cnt_reg_n_0_[2]\,
      O => DAT_oe_o_i_23_n_0
    );
DAT_oe_o_i_25: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \transf_cnt_reg_n_0_[7]\,
      I1 => DAT_oe_o_reg_i_35_n_6,
      I2 => \transf_cnt_reg_n_0_[6]\,
      I3 => DAT_oe_o_reg_i_35_n_7,
      O => DAT_oe_o_i_25_n_0
    );
DAT_oe_o_i_26: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \transf_cnt_reg_n_0_[5]\,
      I1 => DAT_oe_o_reg_i_39_n_4,
      I2 => \transf_cnt_reg_n_0_[4]\,
      I3 => DAT_oe_o_reg_i_39_n_5,
      O => DAT_oe_o_i_26_n_0
    );
DAT_oe_o_i_27: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \transf_cnt_reg_n_0_[3]\,
      I1 => DAT_oe_o_reg_i_39_n_6,
      I2 => \transf_cnt_reg_n_0_[2]\,
      I3 => DAT_oe_o_reg_i_39_n_7,
      O => DAT_oe_o_i_27_n_0
    );
DAT_oe_o_i_28: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \transf_cnt_reg_n_0_[1]\,
      I1 => \data_cycles_reg_n_0_[1]\,
      O => DAT_oe_o_i_28_n_0
    );
DAT_oe_o_i_29: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => DAT_oe_o_reg_i_35_n_6,
      I1 => \transf_cnt_reg_n_0_[7]\,
      I2 => DAT_oe_o_reg_i_35_n_7,
      I3 => \transf_cnt_reg_n_0_[6]\,
      O => DAT_oe_o_i_29_n_0
    );
DAT_oe_o_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => state(3),
      I1 => state(0),
      O => DAT_oe_o_i_3_n_0
    );
DAT_oe_o_i_30: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => DAT_oe_o_reg_i_39_n_4,
      I1 => \transf_cnt_reg_n_0_[5]\,
      I2 => DAT_oe_o_reg_i_39_n_5,
      I3 => \transf_cnt_reg_n_0_[4]\,
      O => DAT_oe_o_i_30_n_0
    );
DAT_oe_o_i_31: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => DAT_oe_o_reg_i_39_n_6,
      I1 => \transf_cnt_reg_n_0_[3]\,
      I2 => DAT_oe_o_reg_i_39_n_7,
      I3 => \transf_cnt_reg_n_0_[2]\,
      O => DAT_oe_o_i_31_n_0
    );
DAT_oe_o_i_32: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \data_cycles_reg_n_0_[1]\,
      I1 => \transf_cnt_reg_n_0_[1]\,
      I2 => \transf_cnt_reg_n_0_[0]\,
      O => DAT_oe_o_i_32_n_0
    );
DAT_oe_o_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000FF00FF4500"
    )
        port map (
      I0 => rd_i_2_n_0,
      I1 => DAT_oe_o_reg_i_6_n_0,
      I2 => DAT_oe_o_i_7_n_0,
      I3 => state(1),
      I4 => state(4),
      I5 => state(2),
      O => DAT_oe_o_i_4_n_0
    );
DAT_oe_o_i_40: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_cycles_reg_n_0_[4]\,
      O => DAT_oe_o_i_40_n_0
    );
DAT_oe_o_i_41: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_cycles_reg_n_0_[1]\,
      O => DAT_oe_o_i_41_n_0
    );
DAT_oe_o_i_42: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_cycles_reg_n_0_[4]\,
      O => DAT_oe_o_i_42_n_0
    );
DAT_oe_o_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000023A0"
    )
        port map (
      I0 => \byte_alignment_reg[1]_i_5_n_0\,
      I1 => \transf_cnt_reg_n_0_[0]\,
      I2 => DAT_oe_o214_in,
      I3 => rd_i_5_n_0,
      I4 => p_2_in,
      O => DAT_oe_o_i_7_n_0
    );
DAT_oe_o_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => DAT_oe_o1(15),
      I1 => \transf_cnt_reg_n_0_[15]\,
      O => DAT_oe_o_i_9_n_0
    );
DAT_oe_o_reg: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => DAT_oe_o_i_1_n_0,
      Q => \^dat_oe_o\
    );
DAT_oe_o_reg_i_11: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => DAT_oe_o_reg_i_11_n_0,
      CO(2) => DAT_oe_o_reg_i_11_n_1,
      CO(1) => DAT_oe_o_reg_i_11_n_2,
      CO(0) => DAT_oe_o_reg_i_11_n_3,
      CYINIT => '1',
      DI(3) => DAT_oe_o_i_25_n_0,
      DI(2) => DAT_oe_o_i_26_n_0,
      DI(1) => DAT_oe_o_i_27_n_0,
      DI(0) => DAT_oe_o_i_28_n_0,
      O(3 downto 0) => NLW_DAT_oe_o_reg_i_11_O_UNCONNECTED(3 downto 0),
      S(3) => DAT_oe_o_i_29_n_0,
      S(2) => DAT_oe_o_i_30_n_0,
      S(1) => DAT_oe_o_i_31_n_0,
      S(0) => DAT_oe_o_i_32_n_0
    );
DAT_oe_o_reg_i_24: unisim.vcomponents.CARRY4
     port map (
      CI => DAT_oe_o_reg_i_36_n_0,
      CO(3) => DAT_oe_o1(15),
      CO(2) => NLW_DAT_oe_o_reg_i_24_CO_UNCONNECTED(2),
      CO(1) => DAT_oe_o_reg_i_24_n_2,
      CO(0) => DAT_oe_o_reg_i_24_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => NLW_DAT_oe_o_reg_i_24_O_UNCONNECTED(3),
      O(2 downto 0) => DAT_oe_o1(14 downto 12),
      S(3) => '1',
      S(2) => \data_cycles_reg_n_0_[14]\,
      S(1) => \data_cycles_reg_n_0_[13]\,
      S(0) => \data_cycles_reg_n_0_[12]\
    );
DAT_oe_o_reg_i_33: unisim.vcomponents.CARRY4
     port map (
      CI => DAT_oe_o_reg_i_34_n_0,
      CO(3 downto 2) => NLW_DAT_oe_o_reg_i_33_CO_UNCONNECTED(3 downto 2),
      CO(1) => DAT_oe_o_reg_i_33_n_2,
      CO(0) => NLW_DAT_oe_o_reg_i_33_CO_UNCONNECTED(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => NLW_DAT_oe_o_reg_i_33_O_UNCONNECTED(3 downto 1),
      O(0) => DAT_oe_o_reg_i_33_n_7,
      S(3 downto 1) => B"001",
      S(0) => \data_cycles_reg_n_0_[14]\
    );
DAT_oe_o_reg_i_34: unisim.vcomponents.CARRY4
     port map (
      CI => DAT_oe_o_reg_i_35_n_0,
      CO(3) => DAT_oe_o_reg_i_34_n_0,
      CO(2) => DAT_oe_o_reg_i_34_n_1,
      CO(1) => DAT_oe_o_reg_i_34_n_2,
      CO(0) => DAT_oe_o_reg_i_34_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => DAT_oe_o_reg_i_34_n_4,
      O(2) => DAT_oe_o_reg_i_34_n_5,
      O(1) => DAT_oe_o_reg_i_34_n_6,
      O(0) => DAT_oe_o_reg_i_34_n_7,
      S(3) => \data_cycles_reg_n_0_[13]\,
      S(2) => \data_cycles_reg_n_0_[12]\,
      S(1) => \data_cycles_reg_n_0_[11]\,
      S(0) => \data_cycles_reg_n_0_[10]\
    );
DAT_oe_o_reg_i_35: unisim.vcomponents.CARRY4
     port map (
      CI => DAT_oe_o_reg_i_39_n_0,
      CO(3) => DAT_oe_o_reg_i_35_n_0,
      CO(2) => DAT_oe_o_reg_i_35_n_1,
      CO(1) => DAT_oe_o_reg_i_35_n_2,
      CO(0) => DAT_oe_o_reg_i_35_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => DAT_oe_o_reg_i_35_n_4,
      O(2) => DAT_oe_o_reg_i_35_n_5,
      O(1) => DAT_oe_o_reg_i_35_n_6,
      O(0) => DAT_oe_o_reg_i_35_n_7,
      S(3) => \data_cycles_reg_n_0_[9]\,
      S(2) => \data_cycles_reg_n_0_[8]\,
      S(1) => \data_cycles_reg_n_0_[7]\,
      S(0) => \data_cycles_reg_n_0_[6]\
    );
DAT_oe_o_reg_i_36: unisim.vcomponents.CARRY4
     port map (
      CI => DAT_oe_o_reg_i_37_n_0,
      CO(3) => DAT_oe_o_reg_i_36_n_0,
      CO(2) => DAT_oe_o_reg_i_36_n_1,
      CO(1) => DAT_oe_o_reg_i_36_n_2,
      CO(0) => DAT_oe_o_reg_i_36_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => DAT_oe_o1(11 downto 8),
      S(3) => \data_cycles_reg_n_0_[11]\,
      S(2) => \data_cycles_reg_n_0_[10]\,
      S(1) => \data_cycles_reg_n_0_[9]\,
      S(0) => \data_cycles_reg_n_0_[8]\
    );
DAT_oe_o_reg_i_37: unisim.vcomponents.CARRY4
     port map (
      CI => DAT_oe_o_reg_i_38_n_0,
      CO(3) => DAT_oe_o_reg_i_37_n_0,
      CO(2) => DAT_oe_o_reg_i_37_n_1,
      CO(1) => DAT_oe_o_reg_i_37_n_2,
      CO(0) => DAT_oe_o_reg_i_37_n_3,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \data_cycles_reg_n_0_[4]\,
      O(3 downto 0) => DAT_oe_o1(7 downto 4),
      S(3) => \data_cycles_reg_n_0_[7]\,
      S(2) => \data_cycles_reg_n_0_[6]\,
      S(1) => \data_cycles_reg_n_0_[5]\,
      S(0) => DAT_oe_o_i_40_n_0
    );
DAT_oe_o_reg_i_38: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => DAT_oe_o_reg_i_38_n_0,
      CO(2) => DAT_oe_o_reg_i_38_n_1,
      CO(1) => DAT_oe_o_reg_i_38_n_2,
      CO(0) => DAT_oe_o_reg_i_38_n_3,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \data_cycles_reg_n_0_[1]\,
      DI(0) => '0',
      O(3 downto 1) => DAT_oe_o1(3 downto 1),
      O(0) => NLW_DAT_oe_o_reg_i_38_O_UNCONNECTED(0),
      S(3) => \data_cycles_reg_n_0_[3]\,
      S(2) => \data_cycles_reg_n_0_[2]\,
      S(1) => DAT_oe_o_i_41_n_0,
      S(0) => '0'
    );
DAT_oe_o_reg_i_39: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => DAT_oe_o_reg_i_39_n_0,
      CO(2) => DAT_oe_o_reg_i_39_n_1,
      CO(1) => DAT_oe_o_reg_i_39_n_2,
      CO(0) => DAT_oe_o_reg_i_39_n_3,
      CYINIT => \data_cycles_reg_n_0_[1]\,
      DI(3) => '0',
      DI(2) => \data_cycles_reg_n_0_[4]\,
      DI(1 downto 0) => B"00",
      O(3) => DAT_oe_o_reg_i_39_n_4,
      O(2) => DAT_oe_o_reg_i_39_n_5,
      O(1) => DAT_oe_o_reg_i_39_n_6,
      O(0) => DAT_oe_o_reg_i_39_n_7,
      S(3) => \data_cycles_reg_n_0_[5]\,
      S(2) => DAT_oe_o_i_42_n_0,
      S(1) => \data_cycles_reg_n_0_[3]\,
      S(0) => \data_cycles_reg_n_0_[2]\
    );
DAT_oe_o_reg_i_5: unisim.vcomponents.CARRY4
     port map (
      CI => DAT_oe_o_reg_i_8_n_0,
      CO(3 downto 2) => NLW_DAT_oe_o_reg_i_5_CO_UNCONNECTED(3 downto 2),
      CO(1) => p_2_in,
      CO(0) => DAT_oe_o_reg_i_5_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_DAT_oe_o_reg_i_5_O_UNCONNECTED(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => DAT_oe_o_i_9_n_0,
      S(0) => DAT_oe_o_i_10_n_0
    );
DAT_oe_o_reg_i_6: unisim.vcomponents.CARRY4
     port map (
      CI => DAT_oe_o_reg_i_11_n_0,
      CO(3) => DAT_oe_o_reg_i_6_n_0,
      CO(2) => DAT_oe_o_reg_i_6_n_1,
      CO(1) => DAT_oe_o_reg_i_6_n_2,
      CO(0) => DAT_oe_o_reg_i_6_n_3,
      CYINIT => '0',
      DI(3) => DAT_oe_o_i_12_n_0,
      DI(2) => DAT_oe_o_i_13_n_0,
      DI(1) => DAT_oe_o_i_14_n_0,
      DI(0) => DAT_oe_o_i_15_n_0,
      O(3 downto 0) => NLW_DAT_oe_o_reg_i_6_O_UNCONNECTED(3 downto 0),
      S(3) => DAT_oe_o_i_16_n_0,
      S(2) => DAT_oe_o_i_17_n_0,
      S(1) => DAT_oe_o_i_18_n_0,
      S(0) => DAT_oe_o_i_19_n_0
    );
DAT_oe_o_reg_i_8: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => DAT_oe_o_reg_i_8_n_0,
      CO(2) => DAT_oe_o_reg_i_8_n_1,
      CO(1) => DAT_oe_o_reg_i_8_n_2,
      CO(0) => DAT_oe_o_reg_i_8_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_DAT_oe_o_reg_i_8_O_UNCONNECTED(3 downto 0),
      S(3) => DAT_oe_o_i_20_n_0,
      S(2) => DAT_oe_o_i_21_n_0,
      S(1) => DAT_oe_o_i_22_n_0,
      S(0) => DAT_oe_o_i_23_n_0
    );
\blkcnt_reg[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => blkcnt(0),
      I1 => state(0),
      I2 => \blkcnt_reg_reg_n_0_[0]\,
      O => blkcnt_reg(0)
    );
\blkcnt_reg[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => blkcnt(10),
      I1 => state(0),
      I2 => in51(10),
      O => blkcnt_reg(10)
    );
\blkcnt_reg[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => blkcnt(11),
      I1 => state(0),
      I2 => in51(11),
      O => blkcnt_reg(11)
    );
\blkcnt_reg[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => blkcnt(12),
      I1 => state(0),
      I2 => in51(12),
      O => blkcnt_reg(12)
    );
\blkcnt_reg[12]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \blkcnt_reg_reg_n_0_[12]\,
      O => \blkcnt_reg[12]_i_3_n_0\
    );
\blkcnt_reg[12]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \blkcnt_reg_reg_n_0_[11]\,
      O => \blkcnt_reg[12]_i_4_n_0\
    );
\blkcnt_reg[12]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \blkcnt_reg_reg_n_0_[10]\,
      O => \blkcnt_reg[12]_i_5_n_0\
    );
\blkcnt_reg[12]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \blkcnt_reg_reg_n_0_[9]\,
      O => \blkcnt_reg[12]_i_6_n_0\
    );
\blkcnt_reg[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => blkcnt(13),
      I1 => state(0),
      I2 => in51(13),
      O => blkcnt_reg(13)
    );
\blkcnt_reg[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => blkcnt(14),
      I1 => state(0),
      I2 => in51(14),
      O => blkcnt_reg(14)
    );
\blkcnt_reg[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => blkcnt(15),
      I1 => state(0),
      I2 => in51(15),
      O => blkcnt_reg(15)
    );
\blkcnt_reg[15]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \blkcnt_reg_reg_n_0_[15]\,
      O => \blkcnt_reg[15]_i_3_n_0\
    );
\blkcnt_reg[15]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \blkcnt_reg_reg_n_0_[14]\,
      O => \blkcnt_reg[15]_i_4_n_0\
    );
\blkcnt_reg[15]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \blkcnt_reg_reg_n_0_[13]\,
      O => \blkcnt_reg[15]_i_5_n_0\
    );
\blkcnt_reg[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => blkcnt(1),
      I1 => state(0),
      I2 => in51(1),
      O => blkcnt_reg(1)
    );
\blkcnt_reg[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => blkcnt(2),
      I1 => state(0),
      I2 => in51(2),
      O => blkcnt_reg(2)
    );
\blkcnt_reg[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => blkcnt(3),
      I1 => state(0),
      I2 => in51(3),
      O => blkcnt_reg(3)
    );
\blkcnt_reg[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => blkcnt(4),
      I1 => state(0),
      I2 => in51(4),
      O => blkcnt_reg(4)
    );
\blkcnt_reg[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \blkcnt_reg_reg_n_0_[4]\,
      O => \blkcnt_reg[4]_i_3_n_0\
    );
\blkcnt_reg[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \blkcnt_reg_reg_n_0_[3]\,
      O => \blkcnt_reg[4]_i_4_n_0\
    );
\blkcnt_reg[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \blkcnt_reg_reg_n_0_[2]\,
      O => \blkcnt_reg[4]_i_5_n_0\
    );
\blkcnt_reg[4]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \blkcnt_reg_reg_n_0_[1]\,
      O => \blkcnt_reg[4]_i_6_n_0\
    );
\blkcnt_reg[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => blkcnt(5),
      I1 => state(0),
      I2 => in51(5),
      O => blkcnt_reg(5)
    );
\blkcnt_reg[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => blkcnt(6),
      I1 => state(0),
      I2 => in51(6),
      O => blkcnt_reg(6)
    );
\blkcnt_reg[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => blkcnt(7),
      I1 => state(0),
      I2 => in51(7),
      O => blkcnt_reg(7)
    );
\blkcnt_reg[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => blkcnt(8),
      I1 => state(0),
      I2 => in51(8),
      O => blkcnt_reg(8)
    );
\blkcnt_reg[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \blkcnt_reg_reg_n_0_[8]\,
      O => \blkcnt_reg[8]_i_3_n_0\
    );
\blkcnt_reg[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \blkcnt_reg_reg_n_0_[7]\,
      O => \blkcnt_reg[8]_i_4_n_0\
    );
\blkcnt_reg[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \blkcnt_reg_reg_n_0_[6]\,
      O => \blkcnt_reg[8]_i_5_n_0\
    );
\blkcnt_reg[8]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \blkcnt_reg_reg_n_0_[5]\,
      O => \blkcnt_reg[8]_i_6_n_0\
    );
\blkcnt_reg[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => blkcnt(9),
      I1 => state(0),
      I2 => in51(9),
      O => blkcnt_reg(9)
    );
\blkcnt_reg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \byte_alignment_reg[1]_i_1_n_0\,
      CLR => rst,
      D => blkcnt_reg(0),
      Q => \blkcnt_reg_reg_n_0_[0]\
    );
\blkcnt_reg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \byte_alignment_reg[1]_i_1_n_0\,
      CLR => rst,
      D => blkcnt_reg(10),
      Q => \blkcnt_reg_reg_n_0_[10]\
    );
\blkcnt_reg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \byte_alignment_reg[1]_i_1_n_0\,
      CLR => rst,
      D => blkcnt_reg(11),
      Q => \blkcnt_reg_reg_n_0_[11]\
    );
\blkcnt_reg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \byte_alignment_reg[1]_i_1_n_0\,
      CLR => rst,
      D => blkcnt_reg(12),
      Q => \blkcnt_reg_reg_n_0_[12]\
    );
\blkcnt_reg_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \blkcnt_reg_reg[8]_i_2_n_0\,
      CO(3) => \blkcnt_reg_reg[12]_i_2_n_0\,
      CO(2) => \blkcnt_reg_reg[12]_i_2_n_1\,
      CO(1) => \blkcnt_reg_reg[12]_i_2_n_2\,
      CO(0) => \blkcnt_reg_reg[12]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \blkcnt_reg_reg_n_0_[12]\,
      DI(2) => \blkcnt_reg_reg_n_0_[11]\,
      DI(1) => \blkcnt_reg_reg_n_0_[10]\,
      DI(0) => \blkcnt_reg_reg_n_0_[9]\,
      O(3 downto 0) => in51(12 downto 9),
      S(3) => \blkcnt_reg[12]_i_3_n_0\,
      S(2) => \blkcnt_reg[12]_i_4_n_0\,
      S(1) => \blkcnt_reg[12]_i_5_n_0\,
      S(0) => \blkcnt_reg[12]_i_6_n_0\
    );
\blkcnt_reg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \byte_alignment_reg[1]_i_1_n_0\,
      CLR => rst,
      D => blkcnt_reg(13),
      Q => \blkcnt_reg_reg_n_0_[13]\
    );
\blkcnt_reg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \byte_alignment_reg[1]_i_1_n_0\,
      CLR => rst,
      D => blkcnt_reg(14),
      Q => \blkcnt_reg_reg_n_0_[14]\
    );
\blkcnt_reg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \byte_alignment_reg[1]_i_1_n_0\,
      CLR => rst,
      D => blkcnt_reg(15),
      Q => \blkcnt_reg_reg_n_0_[15]\
    );
\blkcnt_reg_reg[15]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \blkcnt_reg_reg[12]_i_2_n_0\,
      CO(3 downto 2) => \NLW_blkcnt_reg_reg[15]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \blkcnt_reg_reg[15]_i_2_n_2\,
      CO(0) => \blkcnt_reg_reg[15]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \blkcnt_reg_reg_n_0_[14]\,
      DI(0) => \blkcnt_reg_reg_n_0_[13]\,
      O(3) => \NLW_blkcnt_reg_reg[15]_i_2_O_UNCONNECTED\(3),
      O(2 downto 0) => in51(15 downto 13),
      S(3) => '0',
      S(2) => \blkcnt_reg[15]_i_3_n_0\,
      S(1) => \blkcnt_reg[15]_i_4_n_0\,
      S(0) => \blkcnt_reg[15]_i_5_n_0\
    );
\blkcnt_reg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \byte_alignment_reg[1]_i_1_n_0\,
      CLR => rst,
      D => blkcnt_reg(1),
      Q => \blkcnt_reg_reg_n_0_[1]\
    );
\blkcnt_reg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \byte_alignment_reg[1]_i_1_n_0\,
      CLR => rst,
      D => blkcnt_reg(2),
      Q => \blkcnt_reg_reg_n_0_[2]\
    );
\blkcnt_reg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \byte_alignment_reg[1]_i_1_n_0\,
      CLR => rst,
      D => blkcnt_reg(3),
      Q => \blkcnt_reg_reg_n_0_[3]\
    );
\blkcnt_reg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \byte_alignment_reg[1]_i_1_n_0\,
      CLR => rst,
      D => blkcnt_reg(4),
      Q => \blkcnt_reg_reg_n_0_[4]\
    );
\blkcnt_reg_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \blkcnt_reg_reg[4]_i_2_n_0\,
      CO(2) => \blkcnt_reg_reg[4]_i_2_n_1\,
      CO(1) => \blkcnt_reg_reg[4]_i_2_n_2\,
      CO(0) => \blkcnt_reg_reg[4]_i_2_n_3\,
      CYINIT => \blkcnt_reg_reg_n_0_[0]\,
      DI(3) => \blkcnt_reg_reg_n_0_[4]\,
      DI(2) => \blkcnt_reg_reg_n_0_[3]\,
      DI(1) => \blkcnt_reg_reg_n_0_[2]\,
      DI(0) => \blkcnt_reg_reg_n_0_[1]\,
      O(3 downto 0) => in51(4 downto 1),
      S(3) => \blkcnt_reg[4]_i_3_n_0\,
      S(2) => \blkcnt_reg[4]_i_4_n_0\,
      S(1) => \blkcnt_reg[4]_i_5_n_0\,
      S(0) => \blkcnt_reg[4]_i_6_n_0\
    );
\blkcnt_reg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \byte_alignment_reg[1]_i_1_n_0\,
      CLR => rst,
      D => blkcnt_reg(5),
      Q => \blkcnt_reg_reg_n_0_[5]\
    );
\blkcnt_reg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \byte_alignment_reg[1]_i_1_n_0\,
      CLR => rst,
      D => blkcnt_reg(6),
      Q => \blkcnt_reg_reg_n_0_[6]\
    );
\blkcnt_reg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \byte_alignment_reg[1]_i_1_n_0\,
      CLR => rst,
      D => blkcnt_reg(7),
      Q => \blkcnt_reg_reg_n_0_[7]\
    );
\blkcnt_reg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \byte_alignment_reg[1]_i_1_n_0\,
      CLR => rst,
      D => blkcnt_reg(8),
      Q => \blkcnt_reg_reg_n_0_[8]\
    );
\blkcnt_reg_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \blkcnt_reg_reg[4]_i_2_n_0\,
      CO(3) => \blkcnt_reg_reg[8]_i_2_n_0\,
      CO(2) => \blkcnt_reg_reg[8]_i_2_n_1\,
      CO(1) => \blkcnt_reg_reg[8]_i_2_n_2\,
      CO(0) => \blkcnt_reg_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \blkcnt_reg_reg_n_0_[8]\,
      DI(2) => \blkcnt_reg_reg_n_0_[7]\,
      DI(1) => \blkcnt_reg_reg_n_0_[6]\,
      DI(0) => \blkcnt_reg_reg_n_0_[5]\,
      O(3 downto 0) => in51(8 downto 5),
      S(3) => \blkcnt_reg[8]_i_3_n_0\,
      S(2) => \blkcnt_reg[8]_i_4_n_0\,
      S(1) => \blkcnt_reg[8]_i_5_n_0\,
      S(0) => \blkcnt_reg[8]_i_6_n_0\
    );
\blkcnt_reg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \byte_alignment_reg[1]_i_1_n_0\,
      CLR => rst,
      D => blkcnt_reg(9),
      Q => \blkcnt_reg_reg_n_0_[9]\
    );
\blksize_reg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => blksize(0),
      I1 => data_cycles,
      I2 => rst,
      I3 => \blksize_reg_reg_n_0_[0]\,
      O => \blksize_reg[0]_i_1_n_0\
    );
\blksize_reg[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => blksize(1),
      I1 => data_cycles,
      I2 => rst,
      I3 => \blksize_reg_reg_n_0_[1]\,
      O => \blksize_reg[1]_i_1_n_0\
    );
\blksize_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sd_clk,
      CE => '1',
      D => \blksize_reg[0]_i_1_n_0\,
      Q => \blksize_reg_reg_n_0_[0]\,
      R => '0'
    );
\blksize_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sd_clk,
      CE => '1',
      D => \blksize_reg[1]_i_1_n_0\,
      Q => \blksize_reg_reg_n_0_[1]\,
      R => '0'
    );
bus_4bit_reg_reg: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => data_cycles,
      CLR => rst,
      D => bus_4bit,
      Q => bus_4bit_reg
    );
busy_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFD"
    )
        port map (
      I0 => state(0),
      I1 => state(3),
      I2 => state(5),
      I3 => state(2),
      I4 => state(4),
      I5 => state(1),
      O => busy
    );
busy_int_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF7FF00003400"
    )
        port map (
      I0 => DAT_dat_reg(0),
      I1 => state(3),
      I2 => state(2),
      I3 => busy_int_i_2_n_0,
      I4 => \transf_cnt[15]_i_5_n_0\,
      I5 => busy_int_reg_n_0,
      O => busy_int_i_1_n_0
    );
busy_int_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => state(4),
      I1 => state(5),
      O => busy_int_i_2_n_0
    );
busy_int_reg: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => busy_int_i_1_n_0,
      Q => busy_int_reg_n_0
    );
\byte_alignment_reg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => byte_alignment(0),
      I1 => state(0),
      I2 => \byte_alignment_reg_reg_n_0_[0]\,
      I3 => \blksize_reg_reg_n_0_[0]\,
      O => byte_alignment_reg(0)
    );
\byte_alignment_reg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"020A022A02000222"
    )
        port map (
      I0 => \byte_alignment_reg[1]_i_3_n_0\,
      I1 => state(5),
      I2 => state(3),
      I3 => state(0),
      I4 => \crc_status[2]_i_3_n_0\,
      I5 => \byte_alignment_reg[1]_i_4_n_0\,
      O => \byte_alignment_reg[1]_i_1_n_0\
    );
\byte_alignment_reg[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8888B888BBBB8"
    )
        port map (
      I0 => byte_alignment(1),
      I1 => state(0),
      I2 => \blksize_reg_reg_n_0_[0]\,
      I3 => \byte_alignment_reg_reg_n_0_[0]\,
      I4 => \blksize_reg_reg_n_0_[1]\,
      I5 => \byte_alignment_reg_reg_n_0_[1]\,
      O => byte_alignment_reg(1)
    );
\byte_alignment_reg[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => state(2),
      I1 => state(4),
      I2 => state(1),
      O => \byte_alignment_reg[1]_i_3_n_0\
    );
\byte_alignment_reg[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \byte_alignment_reg[1]_i_5_n_0\,
      I1 => state(5),
      I2 => we_reg_i_10_n_0,
      I3 => crc_en1,
      I4 => crc_rst0,
      O => \byte_alignment_reg[1]_i_4_n_0\
    );
\byte_alignment_reg[1]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \crc_c_reg_n_0_[3]\,
      I1 => \crc_c_reg_n_0_[1]\,
      I2 => \crc_c_reg_n_0_[0]\,
      I3 => \crc_c_reg_n_0_[2]\,
      I4 => \crc_c_reg_n_0_[4]\,
      O => \byte_alignment_reg[1]_i_5_n_0\
    );
\byte_alignment_reg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \byte_alignment_reg[1]_i_1_n_0\,
      CLR => rst,
      D => byte_alignment_reg(0),
      Q => \byte_alignment_reg_reg_n_0_[0]\
    );
\byte_alignment_reg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \byte_alignment_reg[1]_i_1_n_0\,
      CLR => rst,
      D => byte_alignment_reg(1),
      Q => \byte_alignment_reg_reg_n_0_[1]\
    );
\crc_c[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1011"
    )
        port map (
      I0 => state(0),
      I1 => state(3),
      I2 => state(4),
      I3 => \crc_c_reg_n_0_[0]\,
      O => crc_c(0)
    );
\crc_c[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11101011"
    )
        port map (
      I0 => state(0),
      I1 => state(3),
      I2 => state(4),
      I3 => \crc_c_reg_n_0_[0]\,
      I4 => \crc_c_reg_n_0_[1]\,
      O => crc_c(1)
    );
\crc_c[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1110111011101011"
    )
        port map (
      I0 => state(0),
      I1 => state(3),
      I2 => state(4),
      I3 => \crc_c_reg_n_0_[2]\,
      I4 => \crc_c_reg_n_0_[1]\,
      I5 => \crc_c_reg_n_0_[0]\,
      O => crc_c(2)
    );
\crc_c[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8A8A8A8A88A"
    )
        port map (
      I0 => DAT_oe_o_i_3_n_0,
      I1 => state(4),
      I2 => \crc_c_reg_n_0_[3]\,
      I3 => \crc_c_reg_n_0_[2]\,
      I4 => \crc_c_reg_n_0_[0]\,
      I5 => \crc_c_reg_n_0_[1]\,
      O => crc_c(3)
    );
\crc_c[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA0200AAAAAAAA"
    )
        port map (
      I0 => \state[4]_i_2_n_0\,
      I1 => \DAT_dat_o[3]_i_3_n_0\,
      I2 => rd_i_2_n_0,
      I3 => \crc_c[4]_i_3_n_0\,
      I4 => \crc_c[4]_i_4_n_0\,
      I5 => \crc_status[2]_i_3_n_0\,
      O => \crc_c[4]_i_1_n_0\
    );
\crc_c[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEEEFFE"
    )
        port map (
      I0 => state(0),
      I1 => state(3),
      I2 => \crc_c_reg_n_0_[4]\,
      I3 => \crc_c[4]_i_5_n_0\,
      I4 => state(4),
      O => crc_c(4)
    );
\crc_c[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state(1),
      I1 => \DAT_dat_o[3]_i_4_n_0\,
      O => \crc_c[4]_i_3_n_0\
    );
\crc_c[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF0800"
    )
        port map (
      I0 => state(5),
      I1 => we_reg_i_10_n_0,
      I2 => crc_en1,
      I3 => crc_rst0,
      I4 => state(0),
      I5 => state(4),
      O => \crc_c[4]_i_4_n_0\
    );
\crc_c[4]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \crc_c_reg_n_0_[2]\,
      I1 => \crc_c_reg_n_0_[0]\,
      I2 => \crc_c_reg_n_0_[1]\,
      I3 => \crc_c_reg_n_0_[3]\,
      O => \crc_c[4]_i_5_n_0\
    );
\crc_c_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \crc_c[4]_i_1_n_0\,
      CLR => rst,
      D => crc_c(0),
      Q => \crc_c_reg_n_0_[0]\
    );
\crc_c_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \crc_c[4]_i_1_n_0\,
      CLR => rst,
      D => crc_c(1),
      Q => \crc_c_reg_n_0_[1]\
    );
\crc_c_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \crc_c[4]_i_1_n_0\,
      CLR => rst,
      D => crc_c(2),
      Q => \crc_c_reg_n_0_[2]\
    );
\crc_c_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \crc_c[4]_i_1_n_0\,
      CLR => rst,
      D => crc_c(3),
      Q => \crc_c_reg_n_0_[3]\
    );
\crc_c_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \crc_c[4]_i_1_n_0\,
      CLR => rst,
      D => crc_c(4),
      Q => \crc_c_reg_n_0_[4]\
    );
crc_en_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAAEA0000AA2A"
    )
        port map (
      I0 => crc_en,
      I1 => crc_en_i_3_n_0,
      I2 => state(1),
      I3 => state(0),
      I4 => crc_en_i_4_n_0,
      I5 => crc_en_reg_n_0,
      O => crc_en_i_1_n_0
    );
crc_en_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \transf_cnt_reg_n_0_[10]\,
      I1 => \data_cycles_reg_n_0_[10]\,
      I2 => \transf_cnt_reg_n_0_[11]\,
      I3 => \data_cycles_reg_n_0_[11]\,
      I4 => \data_cycles_reg_n_0_[9]\,
      I5 => \transf_cnt_reg_n_0_[9]\,
      O => crc_en_i_10_n_0
    );
crc_en_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \transf_cnt_reg_n_0_[7]\,
      I1 => \data_cycles_reg_n_0_[7]\,
      I2 => \transf_cnt_reg_n_0_[6]\,
      I3 => \data_cycles_reg_n_0_[6]\,
      I4 => \data_cycles_reg_n_0_[8]\,
      I5 => \transf_cnt_reg_n_0_[8]\,
      O => crc_en_i_11_n_0
    );
crc_en_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \transf_cnt_reg_n_0_[4]\,
      I1 => \data_cycles_reg_n_0_[4]\,
      I2 => \transf_cnt_reg_n_0_[5]\,
      I3 => \data_cycles_reg_n_0_[5]\,
      I4 => \data_cycles_reg_n_0_[3]\,
      I5 => \transf_cnt_reg_n_0_[3]\,
      O => crc_en_i_12_n_0
    );
crc_en_i_13: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \transf_cnt_reg_n_0_[1]\,
      I1 => \data_cycles_reg_n_0_[1]\,
      I2 => \transf_cnt_reg_n_0_[0]\,
      I3 => \data_cycles_reg_n_0_[2]\,
      I4 => \transf_cnt_reg_n_0_[2]\,
      O => crc_en_i_13_n_0
    );
crc_en_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \last_din[3]_i_5_n_0\,
      I1 => state(1),
      I2 => state(4),
      O => crc_en
    );
crc_en_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDDFFFDDDDDDDD"
    )
        port map (
      I0 => busy_int_i_2_n_0,
      I1 => rd_i_2_n_0,
      I2 => crc_en0,
      I3 => \DAT_dat_o[3]_i_6_n_0\,
      I4 => \DAT_dat_o[3]_i_4_n_0\,
      I5 => \DAT_dat_o[3]_i_3_n_0\,
      O => crc_en_i_3_n_0
    );
crc_en_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000F0DFFFFFFFFF"
    )
        port map (
      I0 => we_reg_i_10_n_0,
      I1 => crc_en1,
      I2 => state(5),
      I3 => state(4),
      I4 => \transf_cnt[15]_i_5_n_0\,
      I5 => crc_en_i_6_n_0,
      O => crc_en_i_4_n_0
    );
crc_en_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000111111111"
    )
        port map (
      I0 => state(3),
      I1 => state(2),
      I2 => state(4),
      I3 => state(5),
      I4 => state(1),
      I5 => state(0),
      O => crc_en_i_6_n_0
    );
crc_en_i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \transf_cnt_reg_n_0_[15]\,
      O => crc_en_i_8_n_0
    );
crc_en_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \transf_cnt_reg_n_0_[13]\,
      I1 => \data_cycles_reg_n_0_[13]\,
      I2 => \transf_cnt_reg_n_0_[12]\,
      I3 => \data_cycles_reg_n_0_[12]\,
      I4 => \data_cycles_reg_n_0_[14]\,
      I5 => \transf_cnt_reg_n_0_[14]\,
      O => crc_en_i_9_n_0
    );
crc_en_reg: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => crc_en_i_1_n_0,
      Q => crc_en_reg_n_0
    );
crc_en_reg_i_5: unisim.vcomponents.CARRY4
     port map (
      CI => crc_en_reg_i_7_n_0,
      CO(3 downto 2) => NLW_crc_en_reg_i_5_CO_UNCONNECTED(3 downto 2),
      CO(1) => crc_en0,
      CO(0) => crc_en_reg_i_5_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_crc_en_reg_i_5_O_UNCONNECTED(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => crc_en_i_8_n_0,
      S(0) => crc_en_i_9_n_0
    );
crc_en_reg_i_7: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => crc_en_reg_i_7_n_0,
      CO(2) => crc_en_reg_i_7_n_1,
      CO(1) => crc_en_reg_i_7_n_2,
      CO(0) => crc_en_reg_i_7_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_crc_en_reg_i_7_O_UNCONNECTED(3 downto 0),
      S(3) => crc_en_i_10_n_0,
      S(2) => crc_en_i_11_n_0,
      S(1) => crc_en_i_12_n_0,
      S(0) => crc_en_i_13_n_0
    );
\crc_in[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F2F0"
    )
        port map (
      I0 => DAT_dat_reg(0),
      I1 => state(1),
      I2 => \last_din[0]_i_2_n_0\,
      I3 => state(5),
      O => crc_in(0)
    );
\crc_in[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => state(5),
      I1 => state(1),
      I2 => last_din(1),
      O => crc_in(1)
    );
\crc_in[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => state(5),
      I1 => state(1),
      I2 => last_din(2),
      O => crc_in(2)
    );
\crc_in[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \data_index[4]_i_4_n_0\,
      I1 => state(3),
      I2 => state(0),
      I3 => state(2),
      O => \crc_in[3]_i_1_n_0\
    );
\crc_in[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => state(5),
      I1 => state(1),
      I2 => last_din(3),
      O => crc_in(3)
    );
\crc_in_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \crc_in[3]_i_1_n_0\,
      CLR => rst,
      D => crc_in(0),
      Q => \crc_in_reg_n_0_[0]\
    );
\crc_in_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \crc_in[3]_i_1_n_0\,
      CLR => rst,
      D => crc_in(1),
      Q => \crc_in_reg_n_0_[1]\
    );
\crc_in_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \crc_in[3]_i_1_n_0\,
      CLR => rst,
      D => crc_in(2),
      Q => \crc_in_reg_n_0_[2]\
    );
\crc_in_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \crc_in[3]_i_1_n_0\,
      CLR => rst,
      D => crc_in(3),
      Q => \crc_in_reg_n_0_[3]\
    );
crc_ok_i_13: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \transf_cnt_reg_n_0_[15]\,
      I1 => \data_cycles_reg_n_0_[14]\,
      I2 => \transf_cnt_reg_n_0_[14]\,
      O => crc_ok_i_13_n_0
    );
crc_ok_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2B22"
    )
        port map (
      I0 => \transf_cnt_reg_n_0_[13]\,
      I1 => \data_cycles_reg_n_0_[13]\,
      I2 => \data_cycles_reg_n_0_[12]\,
      I3 => \transf_cnt_reg_n_0_[12]\,
      O => crc_ok_i_14_n_0
    );
crc_ok_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2B22"
    )
        port map (
      I0 => \transf_cnt_reg_n_0_[11]\,
      I1 => \data_cycles_reg_n_0_[11]\,
      I2 => \data_cycles_reg_n_0_[10]\,
      I3 => \transf_cnt_reg_n_0_[10]\,
      O => crc_ok_i_15_n_0
    );
crc_ok_i_16: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40F4"
    )
        port map (
      I0 => \data_cycles_reg_n_0_[8]\,
      I1 => \transf_cnt_reg_n_0_[8]\,
      I2 => \transf_cnt_reg_n_0_[9]\,
      I3 => \data_cycles_reg_n_0_[9]\,
      O => crc_ok_i_16_n_0
    );
crc_ok_i_17: unisim.vcomponents.LUT3
    generic map(
      INIT => X"41"
    )
        port map (
      I0 => \transf_cnt_reg_n_0_[15]\,
      I1 => \data_cycles_reg_n_0_[14]\,
      I2 => \transf_cnt_reg_n_0_[14]\,
      O => crc_ok_i_17_n_0
    );
crc_ok_i_18: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \data_cycles_reg_n_0_[12]\,
      I1 => \transf_cnt_reg_n_0_[12]\,
      I2 => \data_cycles_reg_n_0_[13]\,
      I3 => \transf_cnt_reg_n_0_[13]\,
      O => crc_ok_i_18_n_0
    );
crc_ok_i_19: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \data_cycles_reg_n_0_[11]\,
      I1 => \transf_cnt_reg_n_0_[11]\,
      I2 => \data_cycles_reg_n_0_[10]\,
      I3 => \transf_cnt_reg_n_0_[10]\,
      O => crc_ok_i_19_n_0
    );
crc_ok_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888888F888888"
    )
        port map (
      I0 => state(5),
      I1 => crc_en1,
      I2 => \crc_s_reg_n_0_[0]\,
      I3 => state(3),
      I4 => \crc_s_reg_n_0_[1]\,
      I5 => \crc_s_reg_n_0_[2]\,
      O => crc_ok_i_2_n_0
    );
crc_ok_i_20: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \data_cycles_reg_n_0_[8]\,
      I1 => \transf_cnt_reg_n_0_[8]\,
      I2 => \data_cycles_reg_n_0_[9]\,
      I3 => \transf_cnt_reg_n_0_[9]\,
      O => crc_ok_i_20_n_0
    );
crc_ok_i_32: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2B22"
    )
        port map (
      I0 => \transf_cnt_reg_n_0_[7]\,
      I1 => \data_cycles_reg_n_0_[7]\,
      I2 => \data_cycles_reg_n_0_[6]\,
      I3 => \transf_cnt_reg_n_0_[6]\,
      O => crc_ok_i_32_n_0
    );
crc_ok_i_33: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2B22"
    )
        port map (
      I0 => \transf_cnt_reg_n_0_[5]\,
      I1 => \data_cycles_reg_n_0_[5]\,
      I2 => \data_cycles_reg_n_0_[4]\,
      I3 => \transf_cnt_reg_n_0_[4]\,
      O => crc_ok_i_33_n_0
    );
crc_ok_i_34: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \transf_cnt_reg_n_0_[3]\,
      I1 => \data_cycles_reg_n_0_[3]\,
      I2 => \transf_cnt_reg_n_0_[2]\,
      I3 => \data_cycles_reg_n_0_[2]\,
      O => crc_ok_i_34_n_0
    );
crc_ok_i_35: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \transf_cnt_reg_n_0_[1]\,
      I1 => \data_cycles_reg_n_0_[1]\,
      I2 => \transf_cnt_reg_n_0_[0]\,
      O => crc_ok_i_35_n_0
    );
crc_ok_i_36: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \data_cycles_reg_n_0_[6]\,
      I1 => \transf_cnt_reg_n_0_[6]\,
      I2 => \data_cycles_reg_n_0_[7]\,
      I3 => \transf_cnt_reg_n_0_[7]\,
      O => crc_ok_i_36_n_0
    );
crc_ok_i_37: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \data_cycles_reg_n_0_[5]\,
      I1 => \transf_cnt_reg_n_0_[5]\,
      I2 => \data_cycles_reg_n_0_[4]\,
      I3 => \transf_cnt_reg_n_0_[4]\,
      O => crc_ok_i_37_n_0
    );
crc_ok_i_38: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \data_cycles_reg_n_0_[2]\,
      I1 => \transf_cnt_reg_n_0_[2]\,
      I2 => \data_cycles_reg_n_0_[3]\,
      I3 => \transf_cnt_reg_n_0_[3]\,
      O => crc_ok_i_38_n_0
    );
crc_ok_i_39: unisim.vcomponents.LUT3
    generic map(
      INIT => X"41"
    )
        port map (
      I0 => \transf_cnt_reg_n_0_[0]\,
      I1 => \data_cycles_reg_n_0_[1]\,
      I2 => \transf_cnt_reg_n_0_[1]\,
      O => crc_ok_i_39_n_0
    );
crc_ok_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => state(2),
      I1 => state(0),
      I2 => state(4),
      O => crc_ok_i_4_n_0
    );
crc_ok_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => state(5),
      I1 => state(3),
      O => crc_ok_i_5_n_0
    );
crc_ok_reg: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => \CRC_16_gen[3].CRC_16_i_n_1\,
      Q => \^crc_ok\
    );
crc_ok_reg_i_12: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => crc_ok_reg_i_12_n_0,
      CO(2) => crc_ok_reg_i_12_n_1,
      CO(1) => crc_ok_reg_i_12_n_2,
      CO(0) => crc_ok_reg_i_12_n_3,
      CYINIT => '0',
      DI(3) => crc_ok_i_32_n_0,
      DI(2) => crc_ok_i_33_n_0,
      DI(1) => crc_ok_i_34_n_0,
      DI(0) => crc_ok_i_35_n_0,
      O(3 downto 0) => NLW_crc_ok_reg_i_12_O_UNCONNECTED(3 downto 0),
      S(3) => crc_ok_i_36_n_0,
      S(2) => crc_ok_i_37_n_0,
      S(1) => crc_ok_i_38_n_0,
      S(0) => crc_ok_i_39_n_0
    );
crc_ok_reg_i_7: unisim.vcomponents.CARRY4
     port map (
      CI => crc_ok_reg_i_12_n_0,
      CO(3) => crc_rst0,
      CO(2) => crc_ok_reg_i_7_n_1,
      CO(1) => crc_ok_reg_i_7_n_2,
      CO(0) => crc_ok_reg_i_7_n_3,
      CYINIT => '0',
      DI(3) => crc_ok_i_13_n_0,
      DI(2) => crc_ok_i_14_n_0,
      DI(1) => crc_ok_i_15_n_0,
      DI(0) => crc_ok_i_16_n_0,
      O(3 downto 0) => NLW_crc_ok_reg_i_7_O_UNCONNECTED(3 downto 0),
      S(3) => crc_ok_i_17_n_0,
      S(2) => crc_ok_i_18_n_0,
      S(1) => crc_ok_i_19_n_0,
      S(0) => crc_ok_i_20_n_0
    );
crc_rst_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7FFFCCCC40CC"
    )
        port map (
      I0 => crc_rst_i_2_n_0,
      I1 => \state[4]_i_2_n_0\,
      I2 => crc_rst_i_3_n_0,
      I3 => \crc_status[2]_i_3_n_0\,
      I4 => state(0),
      I5 => crc_rst_reg_n_0,
      O => crc_rst_i_1_n_0
    );
crc_rst_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => state(5),
      I1 => crc_rst0,
      O => crc_rst_i_2_n_0
    );
crc_rst_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => state(1),
      I1 => \DAT_dat_o[3]_i_4_n_0\,
      I2 => crc_rst_i_4_n_0,
      O => crc_rst_i_3_n_0
    );
crc_rst_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5155555555555555"
    )
        port map (
      I0 => state(4),
      I1 => crc_rst0,
      I2 => crc_en1,
      I3 => we_reg_i_10_n_0,
      I4 => state(5),
      I5 => \byte_alignment_reg[1]_i_5_n_0\,
      O => crc_rst_i_4_n_0
    );
crc_rst_reg: unisim.vcomponents.FDPE
     port map (
      C => sd_clk,
      CE => '1',
      D => crc_rst_i_1_n_0,
      PRE => rst,
      Q => crc_rst_reg_n_0
    );
\crc_s[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8F0080"
    )
        port map (
      I0 => DAT_dat_reg(0),
      I1 => state(2),
      I2 => \crc_s[2]_i_2_n_0\,
      I3 => \crc_s[0]_i_2_n_0\,
      I4 => \crc_s_reg_n_0_[0]\,
      O => \crc_s[0]_i_1_n_0\
    );
\crc_s[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555545"
    )
        port map (
      I0 => state(0),
      I1 => \crc_status_reg_n_0_[2]\,
      I2 => state(2),
      I3 => \crc_status_reg_n_0_[0]\,
      I4 => \crc_status_reg_n_0_[1]\,
      O => \crc_s[0]_i_2_n_0\
    );
\crc_s[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8F0080"
    )
        port map (
      I0 => DAT_dat_reg(0),
      I1 => state(2),
      I2 => \crc_s[2]_i_2_n_0\,
      I3 => \crc_s[1]_i_2_n_0\,
      I4 => \crc_s_reg_n_0_[1]\,
      O => \crc_s[1]_i_1_n_0\
    );
\crc_s[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55554555"
    )
        port map (
      I0 => state(0),
      I1 => \crc_status_reg_n_0_[2]\,
      I2 => \crc_status_reg_n_0_[0]\,
      I3 => state(2),
      I4 => \crc_status_reg_n_0_[1]\,
      O => \crc_s[1]_i_2_n_0\
    );
\crc_s[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8F0080"
    )
        port map (
      I0 => DAT_dat_reg(0),
      I1 => state(2),
      I2 => \crc_s[2]_i_2_n_0\,
      I3 => \crc_s[2]_i_3_n_0\,
      I4 => \crc_s_reg_n_0_[2]\,
      O => \crc_s[2]_i_1_n_0\
    );
\crc_s[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100010001"
    )
        port map (
      I0 => state(3),
      I1 => state(4),
      I2 => state(5),
      I3 => state(1),
      I4 => state(0),
      I5 => state(2),
      O => \crc_s[2]_i_2_n_0\
    );
\crc_s[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55554555"
    )
        port map (
      I0 => state(0),
      I1 => \crc_status_reg_n_0_[2]\,
      I2 => \crc_status_reg_n_0_[1]\,
      I3 => state(2),
      I4 => \crc_status_reg_n_0_[0]\,
      O => \crc_s[2]_i_3_n_0\
    );
\crc_s_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => \crc_s[0]_i_1_n_0\,
      Q => \crc_s_reg_n_0_[0]\
    );
\crc_s_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => \crc_s[1]_i_1_n_0\,
      Q => \crc_s_reg_n_0_[1]\
    );
\crc_s_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => \crc_s[2]_i_1_n_0\,
      Q => \crc_s_reg_n_0_[2]\
    );
\crc_status[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE82FFFF00700000"
    )
        port map (
      I0 => \crc_status[2]_i_3_n_0\,
      I1 => state(0),
      I2 => state(2),
      I3 => state(3),
      I4 => \crc_status[0]_i_2_n_0\,
      I5 => \crc_status_reg_n_0_[0]\,
      O => \crc_status[0]_i_1_n_0\
    );
\crc_status[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => state(4),
      I1 => state(5),
      I2 => state(1),
      O => \crc_status[0]_i_2_n_0\
    );
\crc_status[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFC74400000888"
    )
        port map (
      I0 => \crc_status_reg_n_0_[0]\,
      I1 => state(2),
      I2 => state(0),
      I3 => \crc_status[2]_i_3_n_0\,
      I4 => \crc_status[2]_i_4_n_0\,
      I5 => \crc_status_reg_n_0_[1]\,
      O => \crc_status[1]_i_1_n_0\
    );
\crc_status[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEBAA000028AA"
    )
        port map (
      I0 => crc_status(2),
      I1 => state(2),
      I2 => state(0),
      I3 => \crc_status[2]_i_3_n_0\,
      I4 => \crc_status[2]_i_4_n_0\,
      I5 => \crc_status_reg_n_0_[2]\,
      O => \crc_status[2]_i_1_n_0\
    );
\crc_status[2]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => start(1),
      I1 => state(0),
      O => \crc_status[2]_i_10_n_0\
    );
\crc_status[2]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0777FFFF"
    )
        port map (
      I0 => \state[3]_i_2_n_0\,
      I1 => state(2),
      I2 => busy_int_reg_n_0,
      I3 => state(3),
      I4 => \state[5]_i_2_n_0\,
      O => \crc_status[2]_i_11_n_0\
    );
\crc_status[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
        port map (
      I0 => state(2),
      I1 => \crc_status_reg_n_0_[0]\,
      I2 => \crc_status_reg_n_0_[1]\,
      I3 => \crc_status_reg_n_0_[2]\,
      O => crc_status(2)
    );
\crc_status[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000100FFFFFFFF"
    )
        port map (
      I0 => \next_state__0\(0),
      I1 => \crc_status[2]_i_5_n_0\,
      I2 => \crc_status[2]_i_6_n_0\,
      I3 => \crc_status[2]_i_7_n_0\,
      I4 => \crc_status[2]_i_8_n_0\,
      I5 => state(3),
      O => \crc_status[2]_i_3_n_0\
    );
\crc_status[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFEFFFEFEFE"
    )
        port map (
      I0 => state(1),
      I1 => state(5),
      I2 => state(4),
      I3 => state(3),
      I4 => state(2),
      I5 => state(0),
      O => \crc_status[2]_i_4_n_0\
    );
\crc_status[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEEEAEEFFFFEAEE"
    )
        port map (
      I0 => \crc_status[2]_i_9_n_0\,
      I1 => state(1),
      I2 => DAT_dat_reg(0),
      I3 => next_state2,
      I4 => start(0),
      I5 => \crc_status[2]_i_10_n_0\,
      O => \crc_status[2]_i_5_n_0\
    );
\crc_status[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEEEEEEEEEEEEEE"
    )
        port map (
      I0 => \crc_status[2]_i_11_n_0\,
      I1 => \state[4]_i_4_n_0\,
      I2 => next_block_reg_n_0,
      I3 => \^crc_ok\,
      I4 => state(5),
      I5 => next_state3,
      O => \crc_status[2]_i_6_n_0\
    );
\crc_status[2]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B0BB"
    )
        port map (
      I0 => next_state3,
      I1 => state(5),
      I2 => DAT_dat_reg(0),
      I3 => state(4),
      O => \crc_status[2]_i_7_n_0\
    );
\crc_status[2]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08FF0808"
    )
        port map (
      I0 => state(1),
      I1 => next_state2,
      I2 => DAT_dat_reg(0),
      I3 => \state[3]_i_2_n_0\,
      I4 => state(2),
      O => \crc_status[2]_i_8_n_0\
    );
\crc_status[2]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => next_block_reg_n_0,
      I1 => \^crc_ok\,
      I2 => state(3),
      I3 => busy_int_reg_n_0,
      O => \crc_status[2]_i_9_n_0\
    );
\crc_status_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => \crc_status[0]_i_1_n_0\,
      Q => \crc_status_reg_n_0_[0]\
    );
\crc_status_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => \crc_status[1]_i_1_n_0\,
      Q => \crc_status_reg_n_0_[1]\
    );
\crc_status_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => \crc_status[2]_i_1_n_0\,
      Q => \crc_status_reg_n_0_[2]\
    );
\data_cycles[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_cycles10_in(10),
      I1 => data_cycles1(10),
      I2 => bus_4bit,
      O => \data_cycles[10]_i_1_n_0\
    );
\data_cycles[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_cycles10_in(11),
      I1 => data_cycles1(11),
      I2 => bus_4bit,
      O => \data_cycles[11]_i_1_n_0\
    );
\data_cycles[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_cycles10_in(12),
      I1 => data_cycles1(12),
      I2 => bus_4bit,
      O => \data_cycles[12]_i_1_n_0\
    );
\data_cycles[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_cycles10_in(13),
      I1 => data_cycles1(13),
      I2 => bus_4bit,
      O => \data_cycles[13]_i_1_n_0\
    );
\data_cycles[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => state(1),
      I1 => state(4),
      I2 => state(2),
      I3 => state(5),
      I4 => state(3),
      I5 => state(0),
      O => data_cycles
    );
\data_cycles[14]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data_cycles1(14),
      I1 => bus_4bit,
      O => \data_cycles[14]_i_2_n_0\
    );
\data_cycles[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => data_cycles10_in(1),
      I1 => bus_4bit,
      O => \data_cycles[1]_i_1_n_0\
    );
\data_cycles[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => data_cycles10_in(2),
      I1 => bus_4bit,
      O => \data_cycles[2]_i_1_n_0\
    );
\data_cycles[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_cycles10_in(3),
      I1 => data_cycles1(3),
      I2 => bus_4bit,
      O => \data_cycles[3]_i_1_n_0\
    );
\data_cycles[3]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => blksize(0),
      O => \data_cycles[3]_i_3_n_0\
    );
\data_cycles[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_cycles10_in(4),
      I1 => data_cycles1(4),
      I2 => bus_4bit,
      O => \data_cycles[4]_i_1_n_0\
    );
\data_cycles[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_cycles10_in(5),
      I1 => data_cycles1(5),
      I2 => bus_4bit,
      O => \data_cycles[5]_i_1_n_0\
    );
\data_cycles[5]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => blksize(0),
      O => \data_cycles[5]_i_3_n_0\
    );
\data_cycles[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_cycles10_in(6),
      I1 => data_cycles1(6),
      I2 => bus_4bit,
      O => \data_cycles[6]_i_1_n_0\
    );
\data_cycles[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_cycles10_in(7),
      I1 => data_cycles1(7),
      I2 => bus_4bit,
      O => \data_cycles[7]_i_1_n_0\
    );
\data_cycles[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_cycles10_in(8),
      I1 => data_cycles1(8),
      I2 => bus_4bit,
      O => \data_cycles[8]_i_1_n_0\
    );
\data_cycles[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data_cycles10_in(9),
      I1 => data_cycles1(9),
      I2 => bus_4bit,
      O => \data_cycles[9]_i_1_n_0\
    );
\data_cycles_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => data_cycles,
      CLR => rst,
      D => \data_cycles[10]_i_1_n_0\,
      Q => \data_cycles_reg_n_0_[10]\
    );
\data_cycles_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => data_cycles,
      CLR => rst,
      D => \data_cycles[11]_i_1_n_0\,
      Q => \data_cycles_reg_n_0_[11]\
    );
\data_cycles_reg[11]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_cycles_reg[7]_i_2_n_0\,
      CO(3) => \data_cycles_reg[11]_i_2_n_0\,
      CO(2) => \data_cycles_reg[11]_i_2_n_1\,
      CO(1) => \data_cycles_reg[11]_i_2_n_2\,
      CO(0) => \data_cycles_reg[11]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data_cycles10_in(11 downto 8),
      S(3 downto 0) => blksize(10 downto 7)
    );
\data_cycles_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => data_cycles,
      CLR => rst,
      D => \data_cycles[12]_i_1_n_0\,
      Q => \data_cycles_reg_n_0_[12]\
    );
\data_cycles_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => data_cycles,
      CLR => rst,
      D => \data_cycles[13]_i_1_n_0\,
      Q => \data_cycles_reg_n_0_[13]\
    );
\data_cycles_reg[13]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_cycles_reg[11]_i_2_n_0\,
      CO(3 downto 2) => \NLW_data_cycles_reg[13]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => data_cycles10_in(13),
      CO(0) => \NLW_data_cycles_reg[13]_i_2_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_data_cycles_reg[13]_i_2_O_UNCONNECTED\(3 downto 1),
      O(0) => data_cycles10_in(12),
      S(3 downto 1) => B"001",
      S(0) => blksize(11)
    );
\data_cycles_reg[13]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_cycles_reg[9]_i_2_n_0\,
      CO(3) => \data_cycles_reg[13]_i_3_n_0\,
      CO(2) => \data_cycles_reg[13]_i_3_n_1\,
      CO(1) => \data_cycles_reg[13]_i_3_n_2\,
      CO(0) => \data_cycles_reg[13]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data_cycles1(13 downto 10),
      S(3 downto 0) => blksize(10 downto 7)
    );
\data_cycles_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => data_cycles,
      CLR => rst,
      D => \data_cycles[14]_i_2_n_0\,
      Q => \data_cycles_reg_n_0_[14]\
    );
\data_cycles_reg[14]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_cycles_reg[13]_i_3_n_0\,
      CO(3 downto 0) => \NLW_data_cycles_reg[14]_i_3_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_data_cycles_reg[14]_i_3_O_UNCONNECTED\(3 downto 1),
      O(0) => data_cycles1(14),
      S(3 downto 1) => B"000",
      S(0) => blksize(11)
    );
\data_cycles_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => data_cycles,
      CLR => rst,
      D => \data_cycles[1]_i_1_n_0\,
      Q => \data_cycles_reg_n_0_[1]\
    );
\data_cycles_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => data_cycles,
      CLR => rst,
      D => \data_cycles[2]_i_1_n_0\,
      Q => \data_cycles_reg_n_0_[2]\
    );
\data_cycles_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => data_cycles,
      CLR => rst,
      D => \data_cycles[3]_i_1_n_0\,
      Q => \data_cycles_reg_n_0_[3]\
    );
\data_cycles_reg[3]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \data_cycles_reg[3]_i_2_n_0\,
      CO(2) => \data_cycles_reg[3]_i_2_n_1\,
      CO(1) => \data_cycles_reg[3]_i_2_n_2\,
      CO(0) => \data_cycles_reg[3]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => blksize(0),
      DI(0) => '0',
      O(3 downto 1) => data_cycles10_in(3 downto 1),
      O(0) => \NLW_data_cycles_reg[3]_i_2_O_UNCONNECTED\(0),
      S(3 downto 2) => blksize(2 downto 1),
      S(1) => \data_cycles[3]_i_3_n_0\,
      S(0) => '0'
    );
\data_cycles_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => data_cycles,
      CLR => rst,
      D => \data_cycles[4]_i_1_n_0\,
      Q => \data_cycles_reg_n_0_[4]\
    );
\data_cycles_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => data_cycles,
      CLR => rst,
      D => \data_cycles[5]_i_1_n_0\,
      Q => \data_cycles_reg_n_0_[5]\
    );
\data_cycles_reg[5]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \data_cycles_reg[5]_i_2_n_0\,
      CO(2) => \data_cycles_reg[5]_i_2_n_1\,
      CO(1) => \data_cycles_reg[5]_i_2_n_2\,
      CO(0) => \data_cycles_reg[5]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => blksize(0),
      DI(0) => '0',
      O(3 downto 1) => data_cycles1(5 downto 3),
      O(0) => \NLW_data_cycles_reg[5]_i_2_O_UNCONNECTED\(0),
      S(3 downto 2) => blksize(2 downto 1),
      S(1) => \data_cycles[5]_i_3_n_0\,
      S(0) => '0'
    );
\data_cycles_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => data_cycles,
      CLR => rst,
      D => \data_cycles[6]_i_1_n_0\,
      Q => \data_cycles_reg_n_0_[6]\
    );
\data_cycles_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => data_cycles,
      CLR => rst,
      D => \data_cycles[7]_i_1_n_0\,
      Q => \data_cycles_reg_n_0_[7]\
    );
\data_cycles_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_cycles_reg[3]_i_2_n_0\,
      CO(3) => \data_cycles_reg[7]_i_2_n_0\,
      CO(2) => \data_cycles_reg[7]_i_2_n_1\,
      CO(1) => \data_cycles_reg[7]_i_2_n_2\,
      CO(0) => \data_cycles_reg[7]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data_cycles10_in(7 downto 4),
      S(3 downto 0) => blksize(6 downto 3)
    );
\data_cycles_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => data_cycles,
      CLR => rst,
      D => \data_cycles[8]_i_1_n_0\,
      Q => \data_cycles_reg_n_0_[8]\
    );
\data_cycles_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => data_cycles,
      CLR => rst,
      D => \data_cycles[9]_i_1_n_0\,
      Q => \data_cycles_reg_n_0_[9]\
    );
\data_cycles_reg[9]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_cycles_reg[5]_i_2_n_0\,
      CO(3) => \data_cycles_reg[9]_i_2_n_0\,
      CO(2) => \data_cycles_reg[9]_i_2_n_1\,
      CO(1) => \data_cycles_reg[9]_i_2_n_2\,
      CO(0) => \data_cycles_reg[9]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data_cycles1(9 downto 6),
      S(3 downto 0) => blksize(6 downto 3)
    );
\data_index[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C0FA"
    )
        port map (
      I0 => state(5),
      I1 => \DAT_dat_o[3]_i_4_n_0\,
      I2 => state(1),
      I3 => \data_index_reg_n_0_[0]\,
      O => data_index(0)
    );
\data_index[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"404040FF40FF4040"
    )
        port map (
      I0 => \data_index[3]_i_2_n_0\,
      I1 => \byte_alignment_reg_reg_n_0_[0]\,
      I2 => bus_4bit_reg,
      I3 => \data_index[4]_i_5_n_0\,
      I4 => \data_index_reg_n_0_[0]\,
      I5 => \data_index_reg_n_0_[1]\,
      O => data_index(1)
    );
\data_index[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444F4F444F444F44"
    )
        port map (
      I0 => \data_index[3]_i_2_n_0\,
      I1 => \data_index[2]_i_2_n_0\,
      I2 => \data_index[4]_i_5_n_0\,
      I3 => \data_index_reg_n_0_[2]\,
      I4 => \data_index_reg_n_0_[1]\,
      I5 => \data_index_reg_n_0_[0]\,
      O => data_index(2)
    );
\data_index[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => bus_4bit_reg,
      I1 => \byte_alignment_reg_reg_n_0_[1]\,
      O => \data_index[2]_i_2_n_0\
    );
\data_index[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04040404FF0404FF"
    )
        port map (
      I0 => \data_index[3]_i_2_n_0\,
      I1 => \byte_alignment_reg_reg_n_0_[0]\,
      I2 => bus_4bit_reg,
      I3 => sel0(3),
      I4 => \data_out[0]_i_2_n_0\,
      I5 => \data_index[4]_i_5_n_0\,
      O => data_index(3)
    );
\data_index[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"15"
    )
        port map (
      I0 => state(4),
      I1 => state(1),
      I2 => \DAT_dat_o[3]_i_4_n_0\,
      O => \data_index[3]_i_2_n_0\
    );
\data_index[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00010001000F0000"
    )
        port map (
      I0 => \data_index[4]_i_3_n_0\,
      I1 => state(4),
      I2 => state(2),
      I3 => state(3),
      I4 => \data_index[4]_i_4_n_0\,
      I5 => state(0),
      O => \data_index[4]_i_1_n_0\
    );
\data_index[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44444444FFF44444"
    )
        port map (
      I0 => \data_index[4]_i_5_n_0\,
      I1 => \data_index[4]_i_6_n_0\,
      I2 => state(4),
      I3 => \data_index[4]_i_7_n_0\,
      I4 => \byte_alignment_reg_reg_n_0_[1]\,
      I5 => bus_4bit_reg,
      O => data_index(4)
    );
\data_index[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => state(1),
      I1 => state(5),
      O => \data_index[4]_i_3_n_0\
    );
\data_index[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F00000FE00FE0"
    )
        port map (
      I0 => \DAT_dat_o[3]_i_6_n_0\,
      I1 => \DAT_dat_o[3]_i_4_n_0\,
      I2 => state(1),
      I3 => state(4),
      I4 => crc_en1,
      I5 => state(5),
      O => \data_index[4]_i_4_n_0\
    );
\data_index[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => state(5),
      I1 => \DAT_dat_o[3]_i_4_n_0\,
      I2 => state(1),
      O => \data_index[4]_i_5_n_0\
    );
\data_index[4]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => sel0(4),
      I1 => \data_index_reg_n_0_[2]\,
      I2 => \data_index_reg_n_0_[1]\,
      I3 => \data_index_reg_n_0_[0]\,
      I4 => sel0(3),
      O => \data_index[4]_i_6_n_0\
    );
\data_index[4]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DAT_dat_o[3]_i_4_n_0\,
      I1 => state(1),
      O => \data_index[4]_i_7_n_0\
    );
\data_index_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \data_index[4]_i_1_n_0\,
      CLR => rst,
      D => data_index(0),
      Q => \data_index_reg_n_0_[0]\
    );
\data_index_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \data_index[4]_i_1_n_0\,
      CLR => rst,
      D => data_index(1),
      Q => \data_index_reg_n_0_[1]\
    );
\data_index_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \data_index[4]_i_1_n_0\,
      CLR => rst,
      D => data_index(2),
      Q => \data_index_reg_n_0_[2]\
    );
\data_index_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \data_index[4]_i_1_n_0\,
      CLR => rst,
      D => data_index(3),
      Q => sel0(3)
    );
\data_index_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \data_index[4]_i_1_n_0\,
      CLR => rst,
      D => data_index(4),
      Q => sel0(4)
    );
\data_out[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAFFFFFFBA000000"
    )
        port map (
      I0 => \data_out[2]_i_2_n_0\,
      I1 => \data_out[0]_i_2_n_0\,
      I2 => DAT_dat_reg(0),
      I3 => \data_out[0]_i_3_n_0\,
      I4 => \data_out[31]_i_3_n_0\,
      I5 => \^data_out\(0),
      O => \data_out[0]_i_1_n_0\
    );
\data_out[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \data_index_reg_n_0_[2]\,
      I1 => \data_index_reg_n_0_[1]\,
      I2 => \data_index_reg_n_0_[0]\,
      O => \data_out[0]_i_2_n_0\
    );
\data_out[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F000000080000000"
    )
        port map (
      I0 => sel0(4),
      I1 => sel0(3),
      I2 => \data_index_reg_n_0_[2]\,
      I3 => \data_index_reg_n_0_[1]\,
      I4 => \data_index_reg_n_0_[0]\,
      I5 => bus_4bit_reg,
      O => \data_out[0]_i_3_n_0\
    );
\data_out[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBFFBF88880080"
    )
        port map (
      I0 => \data_out[10]_i_2_n_0\,
      I1 => \data_out[10]_i_3_n_0\,
      I2 => sel0(4),
      I3 => sel0(3),
      I4 => bus_4bit_reg,
      I5 => \^data_out\(10),
      O => \data_out[10]_i_1_n_0\
    );
\data_out[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2FFE200"
    )
        port map (
      I0 => DAT_dat_reg(2),
      I1 => \data_out[8]_i_2_n_0\,
      I2 => DAT_dat_reg(3),
      I3 => bus_4bit_reg,
      I4 => DAT_dat_reg(0),
      O => \data_out[10]_i_2_n_0\
    );
\data_out[10]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \data_out[31]_i_3_n_0\,
      I1 => \data_index_reg_n_0_[0]\,
      I2 => \data_index_reg_n_0_[1]\,
      I3 => \data_index_reg_n_0_[2]\,
      O => \data_out[10]_i_3_n_0\
    );
\data_out[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBBBBB00088888"
    )
        port map (
      I0 => \data_out[31]_i_2_n_0\,
      I1 => \data_out[31]_i_3_n_0\,
      I2 => \data_out[27]_i_3_n_0\,
      I3 => \data_out[15]_i_3_n_0\,
      I4 => \data_out[11]_i_2_n_0\,
      I5 => \^data_out\(11),
      O => \data_out[11]_i_1_n_0\
    );
\data_out[11]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => \data_index_reg_n_0_[0]\,
      I1 => \data_index_reg_n_0_[1]\,
      I2 => \data_index_reg_n_0_[2]\,
      I3 => bus_4bit_reg,
      O => \data_out[11]_i_2_n_0\
    );
\data_out[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FFFFBF800000"
    )
        port map (
      I0 => DAT_dat_reg(3),
      I1 => bus_4bit_reg,
      I2 => \data_out[27]_i_3_n_0\,
      I3 => DAT_dat_reg(0),
      I4 => \data_out[12]_i_2_n_0\,
      I5 => \^data_out\(12),
      O => \data_out[12]_i_1_n_0\
    );
\data_out[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080000A00800"
    )
        port map (
      I0 => \data_out[31]_i_3_n_0\,
      I1 => bus_4bit_reg,
      I2 => \data_index_reg_n_0_[1]\,
      I3 => \data_index_reg_n_0_[2]\,
      I4 => \data_index_reg_n_0_[0]\,
      I5 => \data_out[15]_i_3_n_0\,
      O => \data_out[12]_i_2_n_0\
    );
\data_out[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAFF0000EA00"
    )
        port map (
      I0 => \data_out[14]_i_2_n_0\,
      I1 => \data_out[15]_i_2_n_0\,
      I2 => DAT_dat_reg(1),
      I3 => \data_out[31]_i_3_n_0\,
      I4 => \data_out[13]_i_2_n_0\,
      I5 => \^data_out\(13),
      O => \data_out[13]_i_1_n_0\
    );
\data_out[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0FFFFFBFFFF"
    )
        port map (
      I0 => sel0(3),
      I1 => sel0(4),
      I2 => \data_index_reg_n_0_[0]\,
      I3 => \data_index_reg_n_0_[2]\,
      I4 => \data_index_reg_n_0_[1]\,
      I5 => bus_4bit_reg,
      O => \data_out[13]_i_2_n_0\
    );
\data_out[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8FF0000F800"
    )
        port map (
      I0 => \data_out[15]_i_2_n_0\,
      I1 => DAT_dat_reg(2),
      I2 => \data_out[14]_i_2_n_0\,
      I3 => \data_out[31]_i_3_n_0\,
      I4 => \data_out[14]_i_3_n_0\,
      I5 => \^data_out\(14),
      O => \data_out[14]_i_1_n_0\
    );
\data_out[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E2E2E222E2E2"
    )
        port map (
      I0 => DAT_dat_reg(0),
      I1 => bus_4bit_reg,
      I2 => DAT_dat_reg(3),
      I3 => \data_index_reg_n_0_[0]\,
      I4 => \data_index_reg_n_0_[2]\,
      I5 => \data_index_reg_n_0_[1]\,
      O => \data_out[14]_i_2_n_0\
    );
\data_out[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0FFFFFFFFBF"
    )
        port map (
      I0 => sel0(3),
      I1 => sel0(4),
      I2 => \data_index_reg_n_0_[0]\,
      I3 => \data_index_reg_n_0_[2]\,
      I4 => \data_index_reg_n_0_[1]\,
      I5 => bus_4bit_reg,
      O => \data_out[14]_i_3_n_0\
    );
\data_out[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBFBFBB80808088"
    )
        port map (
      I0 => \data_out[31]_i_2_n_0\,
      I1 => \data_out[31]_i_3_n_0\,
      I2 => \data_out[15]_i_2_n_0\,
      I3 => \data_out[31]_i_5_n_0\,
      I4 => \data_out[15]_i_3_n_0\,
      I5 => \^data_out\(15),
      O => \data_out[15]_i_1_n_0\
    );
\data_out[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => bus_4bit_reg,
      I1 => \data_index_reg_n_0_[1]\,
      I2 => \data_index_reg_n_0_[2]\,
      I3 => \data_index_reg_n_0_[0]\,
      O => \data_out[15]_i_2_n_0\
    );
\data_out[15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => bus_4bit_reg,
      I1 => sel0(3),
      I2 => sel0(4),
      O => \data_out[15]_i_3_n_0\
    );
\data_out[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0B8FFFFF0B80000"
    )
        port map (
      I0 => DAT_dat_reg(3),
      I1 => bus_4bit_reg,
      I2 => DAT_dat_reg(0),
      I3 => \data_out[18]_i_2_n_0\,
      I4 => \data_out[16]_i_2_n_0\,
      I5 => \^data_out\(16),
      O => \data_out[16]_i_1_n_0\
    );
\data_out[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080C08000000000"
    )
        port map (
      I0 => bus_4bit_reg,
      I1 => \data_index_reg_n_0_[0]\,
      I2 => \data_index_reg_n_0_[1]\,
      I3 => \data_index_reg_n_0_[2]\,
      I4 => \data_out[23]_i_3_n_0\,
      I5 => \data_out[31]_i_3_n_0\,
      O => \data_out[16]_i_2_n_0\
    );
\data_out[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAFFFFE0EA0000"
    )
        port map (
      I0 => \data_out[18]_i_3_n_0\,
      I1 => DAT_dat_reg(1),
      I2 => \data_out[19]_i_2_n_0\,
      I3 => \data_out[17]_i_2_n_0\,
      I4 => \data_out[31]_i_3_n_0\,
      I5 => \^data_out\(17),
      O => \data_out[17]_i_1_n_0\
    );
\data_out[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF7FF"
    )
        port map (
      I0 => \data_index_reg_n_0_[1]\,
      I1 => \data_index_reg_n_0_[2]\,
      I2 => \data_index_reg_n_0_[0]\,
      I3 => sel0(3),
      I4 => sel0(4),
      I5 => bus_4bit_reg,
      O => \data_out[17]_i_2_n_0\
    );
\data_out[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80FFFFFF800000"
    )
        port map (
      I0 => \data_out[18]_i_2_n_0\,
      I1 => bus_4bit_reg,
      I2 => DAT_dat_reg(2),
      I3 => \data_out[18]_i_3_n_0\,
      I4 => \data_out[18]_i_4_n_0\,
      I5 => \^data_out\(18),
      O => \data_out[18]_i_1_n_0\
    );
\data_out[18]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \data_index_reg_n_0_[0]\,
      I1 => \data_index_reg_n_0_[1]\,
      I2 => \data_index_reg_n_0_[2]\,
      O => \data_out[18]_i_2_n_0\
    );
\data_out[18]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF3FAAAA0000AAAA"
    )
        port map (
      I0 => DAT_dat_reg(0),
      I1 => \data_index_reg_n_0_[0]\,
      I2 => \data_index_reg_n_0_[1]\,
      I3 => \data_index_reg_n_0_[2]\,
      I4 => bus_4bit_reg,
      I5 => DAT_dat_reg(3),
      O => \data_out[18]_i_3_n_0\
    );
\data_out[18]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00003000A0000000"
    )
        port map (
      I0 => bus_4bit_reg,
      I1 => \data_out[23]_i_3_n_0\,
      I2 => \data_out[31]_i_3_n_0\,
      I3 => \data_index_reg_n_0_[0]\,
      I4 => \data_index_reg_n_0_[1]\,
      I5 => \data_index_reg_n_0_[2]\,
      O => \data_out[18]_i_4_n_0\
    );
\data_out[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBFBFBB80808088"
    )
        port map (
      I0 => \data_out[31]_i_2_n_0\,
      I1 => \data_out[31]_i_3_n_0\,
      I2 => \data_out[19]_i_2_n_0\,
      I3 => \data_out[27]_i_3_n_0\,
      I4 => \data_out[23]_i_3_n_0\,
      I5 => \^data_out\(19),
      O => \data_out[19]_i_1_n_0\
    );
\data_out[19]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \data_index_reg_n_0_[2]\,
      I1 => \data_index_reg_n_0_[1]\,
      I2 => \data_index_reg_n_0_[0]\,
      I3 => bus_4bit_reg,
      O => \data_out[19]_i_2_n_0\
    );
\data_out[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAFF0000EA00"
    )
        port map (
      I0 => \data_out[2]_i_2_n_0\,
      I1 => \data_out[3]_i_2_n_0\,
      I2 => DAT_dat_reg(1),
      I3 => \data_out[31]_i_3_n_0\,
      I4 => \data_out[1]_i_2_n_0\,
      I5 => \^data_out\(1),
      O => \data_out[1]_i_1_n_0\
    );
\data_out[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FFFFFFFFFFF7FFF"
    )
        port map (
      I0 => sel0(3),
      I1 => sel0(4),
      I2 => \data_index_reg_n_0_[2]\,
      I3 => \data_index_reg_n_0_[1]\,
      I4 => \data_index_reg_n_0_[0]\,
      I5 => bus_4bit_reg,
      O => \data_out[1]_i_2_n_0\
    );
\data_out[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FFFFBF800000"
    )
        port map (
      I0 => DAT_dat_reg(3),
      I1 => bus_4bit_reg,
      I2 => \data_out[20]_i_2_n_0\,
      I3 => DAT_dat_reg(0),
      I4 => \data_out[20]_i_3_n_0\,
      I5 => \^data_out\(20),
      O => \data_out[20]_i_1_n_0\
    );
\data_out[20]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => \data_index_reg_n_0_[0]\,
      I1 => \data_index_reg_n_0_[1]\,
      I2 => \data_index_reg_n_0_[2]\,
      O => \data_out[20]_i_2_n_0\
    );
\data_out[20]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000008000A000800"
    )
        port map (
      I0 => \data_out[31]_i_3_n_0\,
      I1 => bus_4bit_reg,
      I2 => \data_index_reg_n_0_[2]\,
      I3 => \data_index_reg_n_0_[1]\,
      I4 => \data_index_reg_n_0_[0]\,
      I5 => \data_out[23]_i_3_n_0\,
      O => \data_out[20]_i_3_n_0\
    );
\data_out[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAAFB0000AA08"
    )
        port map (
      I0 => \data_out[21]_i_2_n_0\,
      I1 => sel0(3),
      I2 => sel0(4),
      I3 => bus_4bit_reg,
      I4 => \data_out[21]_i_3_n_0\,
      I5 => \^data_out\(21),
      O => \data_out[21]_i_1_n_0\
    );
\data_out[21]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFCAC0C"
    )
        port map (
      I0 => DAT_dat_reg(3),
      I1 => DAT_dat_reg(0),
      I2 => bus_4bit_reg,
      I3 => \data_out[20]_i_2_n_0\,
      I4 => DAT_dat_reg(1),
      O => \data_out[21]_i_2_n_0\
    );
\data_out[21]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBFF"
    )
        port map (
      I0 => \data_index_reg_n_0_[2]\,
      I1 => \data_index_reg_n_0_[1]\,
      I2 => \data_index_reg_n_0_[0]\,
      I3 => \data_out[31]_i_3_n_0\,
      O => \data_out[21]_i_3_n_0\
    );
\data_out[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8FF0000F800"
    )
        port map (
      I0 => \data_out[23]_i_2_n_0\,
      I1 => DAT_dat_reg(2),
      I2 => \data_out[22]_i_2_n_0\,
      I3 => \data_out[31]_i_3_n_0\,
      I4 => \data_out[22]_i_3_n_0\,
      I5 => \^data_out\(22),
      O => \data_out[22]_i_1_n_0\
    );
\data_out[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E2E2E222E2E2"
    )
        port map (
      I0 => DAT_dat_reg(0),
      I1 => bus_4bit_reg,
      I2 => DAT_dat_reg(3),
      I3 => \data_index_reg_n_0_[0]\,
      I4 => \data_index_reg_n_0_[1]\,
      I5 => \data_index_reg_n_0_[2]\,
      O => \data_out[22]_i_2_n_0\
    );
\data_out[22]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0FFFFFFFFBF"
    )
        port map (
      I0 => sel0(4),
      I1 => sel0(3),
      I2 => \data_index_reg_n_0_[0]\,
      I3 => \data_index_reg_n_0_[1]\,
      I4 => \data_index_reg_n_0_[2]\,
      I5 => bus_4bit_reg,
      O => \data_out[22]_i_3_n_0\
    );
\data_out[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBFBFBB80808088"
    )
        port map (
      I0 => \data_out[31]_i_2_n_0\,
      I1 => \data_out[31]_i_3_n_0\,
      I2 => \data_out[23]_i_2_n_0\,
      I3 => \data_out[31]_i_5_n_0\,
      I4 => \data_out[23]_i_3_n_0\,
      I5 => \^data_out\(23),
      O => \data_out[23]_i_1_n_0\
    );
\data_out[23]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => bus_4bit_reg,
      I1 => \data_index_reg_n_0_[2]\,
      I2 => \data_index_reg_n_0_[1]\,
      I3 => \data_index_reg_n_0_[0]\,
      O => \data_out[23]_i_2_n_0\
    );
\data_out[23]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => bus_4bit_reg,
      I1 => sel0(4),
      I2 => sel0(3),
      O => \data_out[23]_i_3_n_0\
    );
\data_out[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0B8FFFFF0B80000"
    )
        port map (
      I0 => DAT_dat_reg(3),
      I1 => bus_4bit_reg,
      I2 => DAT_dat_reg(0),
      I3 => \data_out[26]_i_2_n_0\,
      I4 => \data_out[24]_i_2_n_0\,
      I5 => \^data_out\(24),
      O => \data_out[24]_i_1_n_0\
    );
\data_out[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C008000800000000"
    )
        port map (
      I0 => bus_4bit_reg,
      I1 => \data_index_reg_n_0_[0]\,
      I2 => \data_index_reg_n_0_[1]\,
      I3 => \data_index_reg_n_0_[2]\,
      I4 => \data_out[27]_i_4_n_0\,
      I5 => \data_out[31]_i_3_n_0\,
      O => \data_out[24]_i_2_n_0\
    );
\data_out[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAFFFFE0EA0000"
    )
        port map (
      I0 => \data_out[26]_i_3_n_0\,
      I1 => DAT_dat_reg(1),
      I2 => \data_out[27]_i_2_n_0\,
      I3 => \data_out[25]_i_2_n_0\,
      I4 => \data_out[31]_i_3_n_0\,
      I5 => \^data_out\(25),
      O => \data_out[25]_i_1_n_0\
    );
\data_out[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF7"
    )
        port map (
      I0 => \data_index_reg_n_0_[1]\,
      I1 => \data_index_reg_n_0_[2]\,
      I2 => \data_index_reg_n_0_[0]\,
      I3 => bus_4bit_reg,
      I4 => sel0(4),
      I5 => sel0(3),
      O => \data_out[25]_i_2_n_0\
    );
\data_out[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80FFFFFF800000"
    )
        port map (
      I0 => \data_out[26]_i_2_n_0\,
      I1 => bus_4bit_reg,
      I2 => DAT_dat_reg(2),
      I3 => \data_out[26]_i_3_n_0\,
      I4 => \data_out[26]_i_4_n_0\,
      I5 => \^data_out\(26),
      O => \data_out[26]_i_1_n_0\
    );
\data_out[26]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \data_index_reg_n_0_[0]\,
      I1 => \data_index_reg_n_0_[2]\,
      I2 => \data_index_reg_n_0_[1]\,
      O => \data_out[26]_i_2_n_0\
    );
\data_out[26]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF3AAAA0000AAAA"
    )
        port map (
      I0 => DAT_dat_reg(0),
      I1 => \data_index_reg_n_0_[0]\,
      I2 => \data_index_reg_n_0_[2]\,
      I3 => \data_index_reg_n_0_[1]\,
      I4 => bus_4bit_reg,
      I5 => DAT_dat_reg(3),
      O => \data_out[26]_i_3_n_0\
    );
\data_out[26]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00C0008000000080"
    )
        port map (
      I0 => bus_4bit_reg,
      I1 => \data_out[31]_i_3_n_0\,
      I2 => \data_index_reg_n_0_[0]\,
      I3 => \data_index_reg_n_0_[1]\,
      I4 => \data_index_reg_n_0_[2]\,
      I5 => \data_out[27]_i_4_n_0\,
      O => \data_out[26]_i_4_n_0\
    );
\data_out[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBBBFBF80888080"
    )
        port map (
      I0 => \data_out[31]_i_2_n_0\,
      I1 => \data_out[31]_i_3_n_0\,
      I2 => \data_out[27]_i_2_n_0\,
      I3 => \data_out[27]_i_3_n_0\,
      I4 => \data_out[27]_i_4_n_0\,
      I5 => \^data_out\(27),
      O => \data_out[27]_i_1_n_0\
    );
\data_out[27]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \data_index_reg_n_0_[1]\,
      I1 => \data_index_reg_n_0_[2]\,
      I2 => \data_index_reg_n_0_[0]\,
      I3 => bus_4bit_reg,
      O => \data_out[27]_i_2_n_0\
    );
\data_out[27]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => \data_index_reg_n_0_[0]\,
      I1 => \data_index_reg_n_0_[2]\,
      I2 => \data_index_reg_n_0_[1]\,
      O => \data_out[27]_i_3_n_0\
    );
\data_out[27]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => sel0(3),
      I1 => sel0(4),
      I2 => bus_4bit_reg,
      O => \data_out[27]_i_4_n_0\
    );
\data_out[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FFFFBF800000"
    )
        port map (
      I0 => DAT_dat_reg(3),
      I1 => bus_4bit_reg,
      I2 => \data_out[31]_i_5_n_0\,
      I3 => DAT_dat_reg(0),
      I4 => \data_out[28]_i_2_n_0\,
      I5 => \^data_out\(28),
      O => \data_out[28]_i_1_n_0\
    );
\data_out[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3002000200000000"
    )
        port map (
      I0 => bus_4bit_reg,
      I1 => \data_index_reg_n_0_[2]\,
      I2 => \data_index_reg_n_0_[1]\,
      I3 => \data_index_reg_n_0_[0]\,
      I4 => \data_out[27]_i_4_n_0\,
      I5 => \data_out[31]_i_3_n_0\,
      O => \data_out[28]_i_2_n_0\
    );
\data_out[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAAAFFFFBAAA0000"
    )
        port map (
      I0 => \data_out[30]_i_3_n_0\,
      I1 => \data_out[31]_i_5_n_0\,
      I2 => bus_4bit_reg,
      I3 => DAT_dat_reg(1),
      I4 => \data_out[29]_i_2_n_0\,
      I5 => \^data_out\(29),
      O => \data_out[29]_i_1_n_0\
    );
\data_out[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0032000000020000"
    )
        port map (
      I0 => bus_4bit_reg,
      I1 => \data_index_reg_n_0_[2]\,
      I2 => \data_index_reg_n_0_[1]\,
      I3 => \data_index_reg_n_0_[0]\,
      I4 => \data_out[31]_i_3_n_0\,
      I5 => \data_out[27]_i_4_n_0\,
      O => \data_out[29]_i_2_n_0\
    );
\data_out[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFCFEFFFE0C0E000"
    )
        port map (
      I0 => DAT_dat_reg(2),
      I1 => \data_out[2]_i_2_n_0\,
      I2 => \data_out[31]_i_3_n_0\,
      I3 => \data_out[3]_i_2_n_0\,
      I4 => \data_out[2]_i_3_n_0\,
      I5 => \^data_out\(2),
      O => \data_out[2]_i_1_n_0\
    );
\data_out[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22E2E2E2E2E2E2E2"
    )
        port map (
      I0 => DAT_dat_reg(0),
      I1 => bus_4bit_reg,
      I2 => DAT_dat_reg(3),
      I3 => \data_index_reg_n_0_[2]\,
      I4 => \data_index_reg_n_0_[1]\,
      I5 => \data_index_reg_n_0_[0]\,
      O => \data_out[2]_i_2_n_0\
    );
\data_out[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => bus_4bit_reg,
      I1 => sel0(4),
      I2 => sel0(3),
      I3 => \data_index_reg_n_0_[0]\,
      I4 => \data_index_reg_n_0_[1]\,
      I5 => \data_index_reg_n_0_[2]\,
      O => \data_out[2]_i_3_n_0\
    );
\data_out[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF4FF0000F400"
    )
        port map (
      I0 => \data_out[30]_i_2_n_0\,
      I1 => DAT_dat_reg(2),
      I2 => \data_out[30]_i_3_n_0\,
      I3 => \data_out[31]_i_3_n_0\,
      I4 => \data_out[30]_i_4_n_0\,
      I5 => \^data_out\(30),
      O => \data_out[30]_i_1_n_0\
    );
\data_out[30]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => \data_index_reg_n_0_[1]\,
      I1 => \data_index_reg_n_0_[2]\,
      I2 => \data_index_reg_n_0_[0]\,
      I3 => bus_4bit_reg,
      O => \data_out[30]_i_2_n_0\
    );
\data_out[30]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E2E2E2E2E222"
    )
        port map (
      I0 => DAT_dat_reg(0),
      I1 => bus_4bit_reg,
      I2 => DAT_dat_reg(3),
      I3 => \data_index_reg_n_0_[0]\,
      I4 => \data_index_reg_n_0_[2]\,
      I5 => \data_index_reg_n_0_[1]\,
      O => \data_out[30]_i_3_n_0\
    );
\data_out[30]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFE0F"
    )
        port map (
      I0 => sel0(3),
      I1 => sel0(4),
      I2 => bus_4bit_reg,
      I3 => \data_index_reg_n_0_[0]\,
      I4 => \data_index_reg_n_0_[2]\,
      I5 => \data_index_reg_n_0_[1]\,
      O => \data_out[30]_i_4_n_0\
    );
\data_out[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBBBF00008880"
    )
        port map (
      I0 => \data_out[31]_i_2_n_0\,
      I1 => \data_out[31]_i_3_n_0\,
      I2 => bus_4bit_reg,
      I3 => \data_out[31]_i_4_n_0\,
      I4 => \data_out[31]_i_5_n_0\,
      I5 => \^data_out\(31),
      O => \data_out[31]_i_1_n_0\
    );
\data_out[31]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => \data_cycles_reg_n_0_[10]\,
      I1 => \transf_cnt_reg_n_0_[10]\,
      I2 => \data_cycles_reg_n_0_[11]\,
      I3 => \transf_cnt_reg_n_0_[11]\,
      O => \data_out[31]_i_10_n_0\
    );
\data_out[31]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40F4"
    )
        port map (
      I0 => \transf_cnt_reg_n_0_[8]\,
      I1 => \data_cycles_reg_n_0_[8]\,
      I2 => \data_cycles_reg_n_0_[9]\,
      I3 => \transf_cnt_reg_n_0_[9]\,
      O => \data_out[31]_i_11_n_0\
    );
\data_out[31]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"41"
    )
        port map (
      I0 => \transf_cnt_reg_n_0_[15]\,
      I1 => \data_cycles_reg_n_0_[14]\,
      I2 => \transf_cnt_reg_n_0_[14]\,
      O => \data_out[31]_i_12_n_0\
    );
\data_out[31]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \data_cycles_reg_n_0_[12]\,
      I1 => \transf_cnt_reg_n_0_[12]\,
      I2 => \data_cycles_reg_n_0_[13]\,
      I3 => \transf_cnt_reg_n_0_[13]\,
      O => \data_out[31]_i_13_n_0\
    );
\data_out[31]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \data_cycles_reg_n_0_[11]\,
      I1 => \transf_cnt_reg_n_0_[11]\,
      I2 => \data_cycles_reg_n_0_[10]\,
      I3 => \transf_cnt_reg_n_0_[10]\,
      O => \data_out[31]_i_14_n_0\
    );
\data_out[31]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \data_cycles_reg_n_0_[8]\,
      I1 => \transf_cnt_reg_n_0_[8]\,
      I2 => \data_cycles_reg_n_0_[9]\,
      I3 => \transf_cnt_reg_n_0_[9]\,
      O => \data_out[31]_i_15_n_0\
    );
\data_out[31]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => \data_cycles_reg_n_0_[6]\,
      I1 => \transf_cnt_reg_n_0_[6]\,
      I2 => \data_cycles_reg_n_0_[7]\,
      I3 => \transf_cnt_reg_n_0_[7]\,
      O => \data_out[31]_i_16_n_0\
    );
\data_out[31]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => \data_cycles_reg_n_0_[4]\,
      I1 => \transf_cnt_reg_n_0_[4]\,
      I2 => \data_cycles_reg_n_0_[5]\,
      I3 => \transf_cnt_reg_n_0_[5]\,
      O => \data_out[31]_i_17_n_0\
    );
\data_out[31]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \transf_cnt_reg_n_0_[3]\,
      I1 => \data_cycles_reg_n_0_[3]\,
      I2 => \data_cycles_reg_n_0_[2]\,
      I3 => \transf_cnt_reg_n_0_[2]\,
      O => \data_out[31]_i_18_n_0\
    );
\data_out[31]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \data_cycles_reg_n_0_[1]\,
      I1 => \transf_cnt_reg_n_0_[1]\,
      O => \data_out[31]_i_19_n_0\
    );
\data_out[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => DAT_dat_reg(0),
      I1 => DAT_dat_reg(3),
      I2 => bus_4bit_reg,
      O => \data_out[31]_i_2_n_0\
    );
\data_out[31]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \data_cycles_reg_n_0_[6]\,
      I1 => \transf_cnt_reg_n_0_[6]\,
      I2 => \data_cycles_reg_n_0_[7]\,
      I3 => \transf_cnt_reg_n_0_[7]\,
      O => \data_out[31]_i_20_n_0\
    );
\data_out[31]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \data_cycles_reg_n_0_[5]\,
      I1 => \transf_cnt_reg_n_0_[5]\,
      I2 => \data_cycles_reg_n_0_[4]\,
      I3 => \transf_cnt_reg_n_0_[4]\,
      O => \data_out[31]_i_21_n_0\
    );
\data_out[31]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \data_cycles_reg_n_0_[2]\,
      I1 => \transf_cnt_reg_n_0_[2]\,
      I2 => \data_cycles_reg_n_0_[3]\,
      I3 => \transf_cnt_reg_n_0_[3]\,
      O => \data_out[31]_i_22_n_0\
    );
\data_out[31]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"41"
    )
        port map (
      I0 => \transf_cnt_reg_n_0_[0]\,
      I1 => \data_cycles_reg_n_0_[1]\,
      I2 => \transf_cnt_reg_n_0_[1]\,
      O => \data_out[31]_i_23_n_0\
    );
\data_out[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
        port map (
      I0 => state(1),
      I1 => state(4),
      I2 => state(2),
      I3 => DAT_oe_o_i_3_n_0,
      I4 => crc_en1,
      I5 => state(5),
      O => \data_out[31]_i_3_n_0\
    );
\data_out[31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sel0(4),
      I1 => sel0(3),
      O => \data_out[31]_i_4_n_0\
    );
\data_out[31]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \data_index_reg_n_0_[0]\,
      I1 => \data_index_reg_n_0_[2]\,
      I2 => \data_index_reg_n_0_[1]\,
      O => \data_out[31]_i_5_n_0\
    );
\data_out[31]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \transf_cnt_reg_n_0_[15]\,
      I1 => \data_cycles_reg_n_0_[14]\,
      I2 => \transf_cnt_reg_n_0_[14]\,
      O => \data_out[31]_i_8_n_0\
    );
\data_out[31]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => \data_cycles_reg_n_0_[12]\,
      I1 => \transf_cnt_reg_n_0_[12]\,
      I2 => \data_cycles_reg_n_0_[13]\,
      I3 => \transf_cnt_reg_n_0_[13]\,
      O => \data_out[31]_i_9_n_0\
    );
\data_out[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBBBFBF80888080"
    )
        port map (
      I0 => \data_out[31]_i_2_n_0\,
      I1 => \data_out[31]_i_3_n_0\,
      I2 => \data_out[3]_i_2_n_0\,
      I3 => \data_out[27]_i_3_n_0\,
      I4 => \data_out[7]_i_3_n_0\,
      I5 => \^data_out\(3),
      O => \data_out[3]_i_1_n_0\
    );
\data_out[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => bus_4bit_reg,
      I1 => \data_index_reg_n_0_[0]\,
      I2 => \data_index_reg_n_0_[1]\,
      I3 => \data_index_reg_n_0_[2]\,
      O => \data_out[3]_i_2_n_0\
    );
\data_out[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FFFFBF800000"
    )
        port map (
      I0 => DAT_dat_reg(3),
      I1 => bus_4bit_reg,
      I2 => \data_out[5]_i_2_n_0\,
      I3 => DAT_dat_reg(0),
      I4 => \data_out[4]_i_2_n_0\,
      I5 => \^data_out\(4),
      O => \data_out[4]_i_1_n_0\
    );
\data_out[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C00A00000000000"
    )
        port map (
      I0 => bus_4bit_reg,
      I1 => \data_out[7]_i_3_n_0\,
      I2 => \data_index_reg_n_0_[2]\,
      I3 => \data_index_reg_n_0_[1]\,
      I4 => \data_index_reg_n_0_[0]\,
      I5 => \data_out[31]_i_3_n_0\,
      O => \data_out[4]_i_2_n_0\
    );
\data_out[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAAFFFFAEAA0000"
    )
        port map (
      I0 => \data_out[6]_i_2_n_0\,
      I1 => bus_4bit_reg,
      I2 => \data_out[5]_i_2_n_0\,
      I3 => DAT_dat_reg(1),
      I4 => \data_out[5]_i_3_n_0\,
      I5 => \^data_out\(5),
      O => \data_out[5]_i_1_n_0\
    );
\data_out[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => \data_index_reg_n_0_[0]\,
      I1 => \data_index_reg_n_0_[2]\,
      I2 => \data_index_reg_n_0_[1]\,
      O => \data_out[5]_i_2_n_0\
    );
\data_out[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B0000000800000"
    )
        port map (
      I0 => bus_4bit_reg,
      I1 => \data_index_reg_n_0_[2]\,
      I2 => \data_index_reg_n_0_[1]\,
      I3 => \data_index_reg_n_0_[0]\,
      I4 => \data_out[31]_i_3_n_0\,
      I5 => \data_out[7]_i_3_n_0\,
      O => \data_out[5]_i_3_n_0\
    );
\data_out[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8FF0000F800"
    )
        port map (
      I0 => \data_out[7]_i_2_n_0\,
      I1 => DAT_dat_reg(2),
      I2 => \data_out[6]_i_2_n_0\,
      I3 => \data_out[31]_i_3_n_0\,
      I4 => \data_out[6]_i_3_n_0\,
      I5 => \^data_out\(6),
      O => \data_out[6]_i_1_n_0\
    );
\data_out[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E222E2E2E2E2E2E2"
    )
        port map (
      I0 => DAT_dat_reg(0),
      I1 => bus_4bit_reg,
      I2 => DAT_dat_reg(3),
      I3 => \data_index_reg_n_0_[0]\,
      I4 => \data_index_reg_n_0_[2]\,
      I5 => \data_index_reg_n_0_[1]\,
      O => \data_out[6]_i_2_n_0\
    );
\data_out[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFFFFFFFFFFF7F"
    )
        port map (
      I0 => sel0(3),
      I1 => sel0(4),
      I2 => \data_index_reg_n_0_[0]\,
      I3 => \data_index_reg_n_0_[2]\,
      I4 => \data_index_reg_n_0_[1]\,
      I5 => bus_4bit_reg,
      O => \data_out[6]_i_3_n_0\
    );
\data_out[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBBBFBF80888080"
    )
        port map (
      I0 => \data_out[31]_i_2_n_0\,
      I1 => \data_out[31]_i_3_n_0\,
      I2 => \data_out[7]_i_2_n_0\,
      I3 => \data_out[31]_i_5_n_0\,
      I4 => \data_out[7]_i_3_n_0\,
      I5 => \^data_out\(7),
      O => \data_out[7]_i_1_n_0\
    );
\data_out[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => bus_4bit_reg,
      I1 => \data_index_reg_n_0_[1]\,
      I2 => \data_index_reg_n_0_[2]\,
      I3 => \data_index_reg_n_0_[0]\,
      O => \data_out[7]_i_2_n_0\
    );
\data_out[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => sel0(3),
      I1 => sel0(4),
      I2 => bus_4bit_reg,
      O => \data_out[7]_i_3_n_0\
    );
\data_out[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FFFFBF800000"
    )
        port map (
      I0 => DAT_dat_reg(3),
      I1 => bus_4bit_reg,
      I2 => \data_out[8]_i_2_n_0\,
      I3 => DAT_dat_reg(0),
      I4 => \data_out[8]_i_3_n_0\,
      I5 => \^data_out\(8),
      O => \data_out[8]_i_1_n_0\
    );
\data_out[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \data_index_reg_n_0_[2]\,
      I1 => \data_index_reg_n_0_[1]\,
      I2 => \data_index_reg_n_0_[0]\,
      O => \data_out[8]_i_2_n_0\
    );
\data_out[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800880000008000"
    )
        port map (
      I0 => \data_out[31]_i_3_n_0\,
      I1 => \data_index_reg_n_0_[0]\,
      I2 => \data_index_reg_n_0_[1]\,
      I3 => \data_index_reg_n_0_[2]\,
      I4 => \data_out[15]_i_3_n_0\,
      I5 => bus_4bit_reg,
      O => \data_out[8]_i_3_n_0\
    );
\data_out[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBAFF0000BA00"
    )
        port map (
      I0 => \data_out[9]_i_2_n_0\,
      I1 => \data_out[11]_i_2_n_0\,
      I2 => DAT_dat_reg(1),
      I3 => \data_out[31]_i_3_n_0\,
      I4 => \data_out[9]_i_3_n_0\,
      I5 => \^data_out\(9),
      O => \data_out[9]_i_1_n_0\
    );
\data_out[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E222E2E2E2E2E2"
    )
        port map (
      I0 => DAT_dat_reg(0),
      I1 => bus_4bit_reg,
      I2 => DAT_dat_reg(3),
      I3 => \data_index_reg_n_0_[2]\,
      I4 => \data_index_reg_n_0_[1]\,
      I5 => \data_index_reg_n_0_[0]\,
      O => \data_out[9]_i_2_n_0\
    );
\data_out[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFF55FFFFFF"
    )
        port map (
      I0 => bus_4bit_reg,
      I1 => sel0(3),
      I2 => sel0(4),
      I3 => \data_index_reg_n_0_[0]\,
      I4 => \data_index_reg_n_0_[2]\,
      I5 => \data_index_reg_n_0_[1]\,
      O => \data_out[9]_i_3_n_0\
    );
\data_out_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => \data_out[0]_i_1_n_0\,
      Q => \^data_out\(0)
    );
\data_out_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => \data_out[10]_i_1_n_0\,
      Q => \^data_out\(10)
    );
\data_out_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => \data_out[11]_i_1_n_0\,
      Q => \^data_out\(11)
    );
\data_out_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => \data_out[12]_i_1_n_0\,
      Q => \^data_out\(12)
    );
\data_out_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => \data_out[13]_i_1_n_0\,
      Q => \^data_out\(13)
    );
\data_out_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => \data_out[14]_i_1_n_0\,
      Q => \^data_out\(14)
    );
\data_out_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => \data_out[15]_i_1_n_0\,
      Q => \^data_out\(15)
    );
\data_out_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => \data_out[16]_i_1_n_0\,
      Q => \^data_out\(16)
    );
\data_out_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => \data_out[17]_i_1_n_0\,
      Q => \^data_out\(17)
    );
\data_out_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => \data_out[18]_i_1_n_0\,
      Q => \^data_out\(18)
    );
\data_out_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => \data_out[19]_i_1_n_0\,
      Q => \^data_out\(19)
    );
\data_out_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => \data_out[1]_i_1_n_0\,
      Q => \^data_out\(1)
    );
\data_out_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => \data_out[20]_i_1_n_0\,
      Q => \^data_out\(20)
    );
\data_out_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => \data_out[21]_i_1_n_0\,
      Q => \^data_out\(21)
    );
\data_out_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => \data_out[22]_i_1_n_0\,
      Q => \^data_out\(22)
    );
\data_out_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => \data_out[23]_i_1_n_0\,
      Q => \^data_out\(23)
    );
\data_out_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => \data_out[24]_i_1_n_0\,
      Q => \^data_out\(24)
    );
\data_out_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => \data_out[25]_i_1_n_0\,
      Q => \^data_out\(25)
    );
\data_out_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => \data_out[26]_i_1_n_0\,
      Q => \^data_out\(26)
    );
\data_out_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => \data_out[27]_i_1_n_0\,
      Q => \^data_out\(27)
    );
\data_out_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => \data_out[28]_i_1_n_0\,
      Q => \^data_out\(28)
    );
\data_out_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => \data_out[29]_i_1_n_0\,
      Q => \^data_out\(29)
    );
\data_out_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => \data_out[2]_i_1_n_0\,
      Q => \^data_out\(2)
    );
\data_out_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => \data_out[30]_i_1_n_0\,
      Q => \^data_out\(30)
    );
\data_out_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => \data_out[31]_i_1_n_0\,
      Q => \^data_out\(31)
    );
\data_out_reg[31]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_out_reg[31]_i_7_n_0\,
      CO(3) => crc_en1,
      CO(2) => \data_out_reg[31]_i_6_n_1\,
      CO(1) => \data_out_reg[31]_i_6_n_2\,
      CO(0) => \data_out_reg[31]_i_6_n_3\,
      CYINIT => '0',
      DI(3) => \data_out[31]_i_8_n_0\,
      DI(2) => \data_out[31]_i_9_n_0\,
      DI(1) => \data_out[31]_i_10_n_0\,
      DI(0) => \data_out[31]_i_11_n_0\,
      O(3 downto 0) => \NLW_data_out_reg[31]_i_6_O_UNCONNECTED\(3 downto 0),
      S(3) => \data_out[31]_i_12_n_0\,
      S(2) => \data_out[31]_i_13_n_0\,
      S(1) => \data_out[31]_i_14_n_0\,
      S(0) => \data_out[31]_i_15_n_0\
    );
\data_out_reg[31]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \data_out_reg[31]_i_7_n_0\,
      CO(2) => \data_out_reg[31]_i_7_n_1\,
      CO(1) => \data_out_reg[31]_i_7_n_2\,
      CO(0) => \data_out_reg[31]_i_7_n_3\,
      CYINIT => '0',
      DI(3) => \data_out[31]_i_16_n_0\,
      DI(2) => \data_out[31]_i_17_n_0\,
      DI(1) => \data_out[31]_i_18_n_0\,
      DI(0) => \data_out[31]_i_19_n_0\,
      O(3 downto 0) => \NLW_data_out_reg[31]_i_7_O_UNCONNECTED\(3 downto 0),
      S(3) => \data_out[31]_i_20_n_0\,
      S(2) => \data_out[31]_i_21_n_0\,
      S(1) => \data_out[31]_i_22_n_0\,
      S(0) => \data_out[31]_i_23_n_0\
    );
\data_out_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => \data_out[3]_i_1_n_0\,
      Q => \^data_out\(3)
    );
\data_out_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => \data_out[4]_i_1_n_0\,
      Q => \^data_out\(4)
    );
\data_out_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => \data_out[5]_i_1_n_0\,
      Q => \^data_out\(5)
    );
\data_out_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => \data_out[6]_i_1_n_0\,
      Q => \^data_out\(6)
    );
\data_out_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => \data_out[7]_i_1_n_0\,
      Q => \^data_out\(7)
    );
\data_out_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => \data_out[8]_i_1_n_0\,
      Q => \^data_out\(8)
    );
\data_out_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => \data_out[9]_i_1_n_0\,
      Q => \^data_out\(9)
    );
\last_din[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => state(1),
      I1 => DAT_dat_reg(0),
      I2 => \last_din[0]_i_2_n_0\,
      O => last_din(0)
    );
\last_din[0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data_in(16),
      I1 => data_in(20),
      I2 => \data_index_reg_n_0_[1]\,
      I3 => data_in(24),
      I4 => \data_index_reg_n_0_[0]\,
      I5 => data_in(28),
      O => \last_din[0]_i_12_n_0\
    );
\last_din[0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data_in(0),
      I1 => data_in(4),
      I2 => \data_index_reg_n_0_[1]\,
      I3 => data_in(8),
      I4 => \data_index_reg_n_0_[0]\,
      I5 => data_in(12),
      O => \last_din[0]_i_13_n_0\
    );
\last_din[0]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data_in(12),
      I1 => data_in(13),
      I2 => \data_index_reg_n_0_[1]\,
      I3 => data_in(14),
      I4 => \data_index_reg_n_0_[0]\,
      I5 => data_in(15),
      O => \last_din[0]_i_14_n_0\
    );
\last_din[0]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data_in(8),
      I1 => data_in(9),
      I2 => \data_index_reg_n_0_[1]\,
      I3 => data_in(10),
      I4 => \data_index_reg_n_0_[0]\,
      I5 => data_in(11),
      O => \last_din[0]_i_15_n_0\
    );
\last_din[0]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data_in(4),
      I1 => data_in(5),
      I2 => \data_index_reg_n_0_[1]\,
      I3 => data_in(6),
      I4 => \data_index_reg_n_0_[0]\,
      I5 => data_in(7),
      O => \last_din[0]_i_16_n_0\
    );
\last_din[0]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data_in(0),
      I1 => data_in(1),
      I2 => \data_index_reg_n_0_[1]\,
      I3 => data_in(2),
      I4 => \data_index_reg_n_0_[0]\,
      I5 => data_in(3),
      O => \last_din[0]_i_17_n_0\
    );
\last_din[0]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data_in(28),
      I1 => data_in(29),
      I2 => \data_index_reg_n_0_[1]\,
      I3 => data_in(30),
      I4 => \data_index_reg_n_0_[0]\,
      I5 => data_in(31),
      O => \last_din[0]_i_18_n_0\
    );
\last_din[0]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data_in(24),
      I1 => data_in(25),
      I2 => \data_index_reg_n_0_[1]\,
      I3 => data_in(26),
      I4 => \data_index_reg_n_0_[0]\,
      I5 => data_in(27),
      O => \last_din[0]_i_19_n_0\
    );
\last_din[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0555500000000"
    )
        port map (
      I0 => \last_din[0]_i_3_n_0\,
      I1 => \last_din[0]_i_4_n_0\,
      I2 => bus_4bit_reg,
      I3 => \last_din[3]_i_4_n_0\,
      I4 => \DAT_dat_o[3]_i_4_n_0\,
      I5 => state(1),
      O => \last_din[0]_i_2_n_0\
    );
\last_din[0]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data_in(20),
      I1 => data_in(21),
      I2 => \data_index_reg_n_0_[1]\,
      I3 => data_in(22),
      I4 => \data_index_reg_n_0_[0]\,
      I5 => data_in(23),
      O => \last_din[0]_i_20_n_0\
    );
\last_din[0]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data_in(16),
      I1 => data_in(17),
      I2 => \data_index_reg_n_0_[1]\,
      I3 => data_in(18),
      I4 => \data_index_reg_n_0_[0]\,
      I5 => data_in(19),
      O => \last_din[0]_i_21_n_0\
    );
\last_din[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0047FF47"
    )
        port map (
      I0 => \last_din_reg[0]_i_5_n_0\,
      I1 => sel0(4),
      I2 => \last_din_reg[0]_i_6_n_0\,
      I3 => bus_4bit_reg,
      I4 => \last_din_reg[0]_i_7_n_0\,
      O => \last_din[0]_i_3_n_0\
    );
\last_din[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data_in(4),
      I1 => data_in(12),
      I2 => \byte_alignment_reg_reg_n_0_[1]\,
      I3 => data_in(20),
      I4 => \byte_alignment_reg_reg_n_0_[0]\,
      I5 => data_in(28),
      O => \last_din[0]_i_4_n_0\
    );
\last_din[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFFFC0FFAAAAAAAA"
    )
        port map (
      I0 => DAT_dat_reg(1),
      I1 => \last_din[1]_i_2_n_0\,
      I2 => \last_din[3]_i_5_n_0\,
      I3 => bus_4bit_reg,
      I4 => \last_din_reg[1]_i_3_n_0\,
      I5 => state(1),
      O => last_din(1)
    );
\last_din[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data_in(5),
      I1 => data_in(13),
      I2 => \byte_alignment_reg_reg_n_0_[1]\,
      I3 => data_in(21),
      I4 => \byte_alignment_reg_reg_n_0_[0]\,
      I5 => data_in(29),
      O => \last_din[1]_i_2_n_0\
    );
\last_din[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data_in(17),
      I1 => data_in(21),
      I2 => \data_index_reg_n_0_[1]\,
      I3 => data_in(25),
      I4 => \data_index_reg_n_0_[0]\,
      I5 => data_in(29),
      O => \last_din[1]_i_4_n_0\
    );
\last_din[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data_in(1),
      I1 => data_in(5),
      I2 => \data_index_reg_n_0_[1]\,
      I3 => data_in(9),
      I4 => \data_index_reg_n_0_[0]\,
      I5 => data_in(13),
      O => \last_din[1]_i_5_n_0\
    );
\last_din[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFFFC0FFAAAAAAAA"
    )
        port map (
      I0 => DAT_dat_reg(2),
      I1 => \last_din[2]_i_2_n_0\,
      I2 => \last_din[3]_i_5_n_0\,
      I3 => bus_4bit_reg,
      I4 => \last_din_reg[2]_i_3_n_0\,
      I5 => state(1),
      O => last_din(2)
    );
\last_din[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data_in(6),
      I1 => data_in(14),
      I2 => \byte_alignment_reg_reg_n_0_[1]\,
      I3 => data_in(22),
      I4 => \byte_alignment_reg_reg_n_0_[0]\,
      I5 => data_in(30),
      O => \last_din[2]_i_2_n_0\
    );
\last_din[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data_in(18),
      I1 => data_in(22),
      I2 => \data_index_reg_n_0_[1]\,
      I3 => data_in(26),
      I4 => \data_index_reg_n_0_[0]\,
      I5 => data_in(30),
      O => \last_din[2]_i_4_n_0\
    );
\last_din[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data_in(2),
      I1 => data_in(6),
      I2 => \data_index_reg_n_0_[1]\,
      I3 => data_in(10),
      I4 => \data_index_reg_n_0_[0]\,
      I5 => data_in(14),
      O => \last_din[2]_i_5_n_0\
    );
\last_din[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \last_din[3]_i_3_n_0\,
      I1 => state(2),
      I2 => state(0),
      I3 => state(4),
      I4 => state(3),
      O => \last_din[3]_i_1_n_0\
    );
\last_din[3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data_in(3),
      I1 => data_in(7),
      I2 => \data_index_reg_n_0_[1]\,
      I3 => data_in(11),
      I4 => \data_index_reg_n_0_[0]\,
      I5 => data_in(15),
      O => \last_din[3]_i_10_n_0\
    );
\last_din[3]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \transf_cnt_reg_n_0_[3]\,
      I1 => \transf_cnt_reg_n_0_[2]\,
      I2 => \transf_cnt_reg_n_0_[0]\,
      I3 => \transf_cnt_reg_n_0_[1]\,
      O => \last_din[3]_i_11_n_0\
    );
\last_din[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFFFFFB8FF0000"
    )
        port map (
      I0 => \last_din[3]_i_4_n_0\,
      I1 => \last_din[3]_i_5_n_0\,
      I2 => \last_din_reg[3]_i_6_n_0\,
      I3 => bus_4bit_reg,
      I4 => state(1),
      I5 => DAT_dat_reg(3),
      O => last_din(3)
    );
\last_din[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E000E00FE000E0"
    )
        port map (
      I0 => \DAT_dat_o[3]_i_6_n_0\,
      I1 => \DAT_dat_o[3]_i_4_n_0\,
      I2 => state(1),
      I3 => state(5),
      I4 => we_reg_i_10_n_0,
      I5 => crc_en1,
      O => \last_din[3]_i_3_n_0\
    );
\last_din[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FA0AFCFCFA0A0C0C"
    )
        port map (
      I0 => data_in(23),
      I1 => data_in(31),
      I2 => \byte_alignment_reg_reg_n_0_[1]\,
      I3 => data_in(7),
      I4 => \byte_alignment_reg_reg_n_0_[0]\,
      I5 => data_in(15),
      O => \last_din[3]_i_4_n_0\
    );
\last_din[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \last_din[3]_i_7_n_0\,
      I1 => \transf_cnt_reg_n_0_[11]\,
      I2 => \transf_cnt_reg_n_0_[10]\,
      I3 => \transf_cnt_reg_n_0_[9]\,
      I4 => \transf_cnt_reg_n_0_[8]\,
      I5 => \last_din[3]_i_8_n_0\,
      O => \last_din[3]_i_5_n_0\
    );
\last_din[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \transf_cnt_reg_n_0_[13]\,
      I1 => \transf_cnt_reg_n_0_[12]\,
      I2 => \transf_cnt_reg_n_0_[15]\,
      I3 => \transf_cnt_reg_n_0_[14]\,
      O => \last_din[3]_i_7_n_0\
    );
\last_din[3]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \transf_cnt_reg_n_0_[6]\,
      I1 => \transf_cnt_reg_n_0_[7]\,
      I2 => \transf_cnt_reg_n_0_[4]\,
      I3 => \transf_cnt_reg_n_0_[5]\,
      I4 => \last_din[3]_i_11_n_0\,
      O => \last_din[3]_i_8_n_0\
    );
\last_din[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data_in(19),
      I1 => data_in(23),
      I2 => \data_index_reg_n_0_[1]\,
      I3 => data_in(27),
      I4 => \data_index_reg_n_0_[0]\,
      I5 => data_in(31),
      O => \last_din[3]_i_9_n_0\
    );
\last_din_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \last_din[3]_i_1_n_0\,
      CLR => rst,
      D => last_din(0),
      Q => \last_din_reg_n_0_[0]\
    );
\last_din_reg[0]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \last_din[0]_i_18_n_0\,
      I1 => \last_din[0]_i_19_n_0\,
      O => \last_din_reg[0]_i_10_n_0\,
      S => \data_index_reg_n_0_[2]\
    );
\last_din_reg[0]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \last_din[0]_i_20_n_0\,
      I1 => \last_din[0]_i_21_n_0\,
      O => \last_din_reg[0]_i_11_n_0\,
      S => \data_index_reg_n_0_[2]\
    );
\last_din_reg[0]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \last_din_reg[0]_i_8_n_0\,
      I1 => \last_din_reg[0]_i_9_n_0\,
      O => \last_din_reg[0]_i_5_n_0\,
      S => sel0(3)
    );
\last_din_reg[0]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \last_din_reg[0]_i_10_n_0\,
      I1 => \last_din_reg[0]_i_11_n_0\,
      O => \last_din_reg[0]_i_6_n_0\,
      S => sel0(3)
    );
\last_din_reg[0]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \last_din[0]_i_12_n_0\,
      I1 => \last_din[0]_i_13_n_0\,
      O => \last_din_reg[0]_i_7_n_0\,
      S => \data_index_reg_n_0_[2]\
    );
\last_din_reg[0]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \last_din[0]_i_14_n_0\,
      I1 => \last_din[0]_i_15_n_0\,
      O => \last_din_reg[0]_i_8_n_0\,
      S => \data_index_reg_n_0_[2]\
    );
\last_din_reg[0]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \last_din[0]_i_16_n_0\,
      I1 => \last_din[0]_i_17_n_0\,
      O => \last_din_reg[0]_i_9_n_0\,
      S => \data_index_reg_n_0_[2]\
    );
\last_din_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \last_din[3]_i_1_n_0\,
      CLR => rst,
      D => last_din(1),
      Q => p_0_in
    );
\last_din_reg[1]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \last_din[1]_i_4_n_0\,
      I1 => \last_din[1]_i_5_n_0\,
      O => \last_din_reg[1]_i_3_n_0\,
      S => \data_index_reg_n_0_[2]\
    );
\last_din_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \last_din[3]_i_1_n_0\,
      CLR => rst,
      D => last_din(2),
      Q => p_0_in0_in
    );
\last_din_reg[2]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \last_din[2]_i_4_n_0\,
      I1 => \last_din[2]_i_5_n_0\,
      O => \last_din_reg[2]_i_3_n_0\,
      S => \data_index_reg_n_0_[2]\
    );
\last_din_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \last_din[3]_i_1_n_0\,
      CLR => rst,
      D => last_din(3),
      Q => p_0_in3_in
    );
\last_din_reg[3]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \last_din[3]_i_9_n_0\,
      I1 => \last_din[3]_i_10_n_0\,
      O => \last_din_reg[3]_i_6_n_0\,
      S => \data_index_reg_n_0_[2]\
    );
next_block_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002FFFF00020000"
    )
        port map (
      I0 => we_i_4_n_0,
      I1 => state(4),
      I2 => state(0),
      I3 => state(1),
      I4 => next_block_i_2_n_0,
      I5 => next_block_reg_n_0,
      O => next_block_i_1_n_0
    );
next_block_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA0008022A"
    )
        port map (
      I0 => \transf_cnt[15]_i_3_n_0\,
      I1 => state(3),
      I2 => state(5),
      I3 => state(4),
      I4 => crc_rst_i_4_n_0,
      I5 => \transf_cnt[15]_i_5_n_0\,
      O => next_block_i_2_n_0
    );
next_block_reg: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => next_block_i_1_n_0,
      Q => next_block_reg_n_0
    );
rd_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8AFF8A8A8A008A8A"
    )
        port map (
      I0 => state(1),
      I1 => rd_i_2_n_0,
      I2 => rd_i_3_n_0,
      I3 => data_cycles,
      I4 => rd_i_4_n_0,
      I5 => \^rd\,
      O => rd_i_1_n_0
    );
rd_i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => we_reg_i_7_n_2,
      O => rd2(31)
    );
rd_i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => we_reg_i_7_n_2,
      O => rd_i_12_n_0
    );
rd_i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => we_reg_i_7_n_2,
      O => rd_i_13_n_0
    );
rd_i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => we_reg_i_7_n_2,
      O => rd_i_14_n_0
    );
rd_i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => we_reg_i_7_n_2,
      O => rd_i_16_n_0
    );
rd_i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => we_reg_i_7_n_2,
      O => rd_i_17_n_0
    );
rd_i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => we_reg_i_7_n_2,
      O => rd_i_18_n_0
    );
rd_i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => we_reg_i_7_n_2,
      O => rd_i_19_n_0
    );
rd_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
        port map (
      I0 => rd_i_5_n_0,
      I1 => \byte_alignment_reg_reg_n_0_[0]\,
      I2 => \transf_cnt_reg_n_0_[0]\,
      I3 => bus_4bit_reg,
      I4 => \byte_alignment_reg_reg_n_0_[1]\,
      O => rd_i_2_n_0
    );
rd_i_21: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1171"
    )
        port map (
      I0 => \transf_cnt_reg_n_0_[15]\,
      I1 => we_reg_i_7_n_2,
      I2 => rd2(14),
      I3 => \transf_cnt_reg_n_0_[14]\,
      O => rd_i_21_n_0
    );
rd_i_22: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \transf_cnt_reg_n_0_[13]\,
      I1 => rd2(13),
      I2 => rd2(12),
      I3 => \transf_cnt_reg_n_0_[12]\,
      O => rd_i_22_n_0
    );
rd_i_23: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \transf_cnt_reg_n_0_[11]\,
      I1 => rd2(11),
      I2 => rd2(10),
      I3 => \transf_cnt_reg_n_0_[10]\,
      O => rd_i_23_n_0
    );
rd_i_24: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \transf_cnt_reg_n_0_[9]\,
      I1 => rd2(9),
      I2 => rd2(8),
      I3 => \transf_cnt_reg_n_0_[8]\,
      O => rd_i_24_n_0
    );
rd_i_25: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6006"
    )
        port map (
      I0 => we_reg_i_7_n_2,
      I1 => \transf_cnt_reg_n_0_[15]\,
      I2 => rd2(14),
      I3 => \transf_cnt_reg_n_0_[14]\,
      O => rd_i_25_n_0
    );
rd_i_26: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rd2(13),
      I1 => \transf_cnt_reg_n_0_[13]\,
      I2 => rd2(12),
      I3 => \transf_cnt_reg_n_0_[12]\,
      O => rd_i_26_n_0
    );
rd_i_27: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rd2(11),
      I1 => \transf_cnt_reg_n_0_[11]\,
      I2 => rd2(10),
      I3 => \transf_cnt_reg_n_0_[10]\,
      O => rd_i_27_n_0
    );
rd_i_28: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rd2(9),
      I1 => \transf_cnt_reg_n_0_[9]\,
      I2 => rd2(8),
      I3 => \transf_cnt_reg_n_0_[8]\,
      O => rd_i_28_n_0
    );
rd_i_29: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \transf_cnt_reg_n_0_[7]\,
      I1 => rd2(7),
      I2 => rd2(6),
      I3 => \transf_cnt_reg_n_0_[6]\,
      O => rd_i_29_n_0
    );
rd_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF5777FFFFDFFF"
    )
        port map (
      I0 => \DAT_dat_o[3]_i_6_n_0\,
      I1 => bus_4bit_reg,
      I2 => sel0(4),
      I3 => sel0(3),
      I4 => \data_out[8]_i_2_n_0\,
      I5 => rd1,
      O => rd_i_3_n_0
    );
rd_i_30: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \transf_cnt_reg_n_0_[5]\,
      I1 => rd2(5),
      I2 => rd2(4),
      I3 => \transf_cnt_reg_n_0_[4]\,
      O => rd_i_30_n_0
    );
rd_i_31: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \transf_cnt_reg_n_0_[3]\,
      I1 => rd2(3),
      I2 => rd2(2),
      I3 => \transf_cnt_reg_n_0_[2]\,
      O => rd_i_31_n_0
    );
rd_i_32: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => \transf_cnt_reg_n_0_[0]\,
      I1 => \data_cycles_reg_n_0_[1]\,
      I2 => \transf_cnt_reg_n_0_[1]\,
      O => rd_i_32_n_0
    );
rd_i_33: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rd2(7),
      I1 => \transf_cnt_reg_n_0_[7]\,
      I2 => rd2(6),
      I3 => \transf_cnt_reg_n_0_[6]\,
      O => rd_i_33_n_0
    );
rd_i_34: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rd2(5),
      I1 => \transf_cnt_reg_n_0_[5]\,
      I2 => rd2(4),
      I3 => \transf_cnt_reg_n_0_[4]\,
      O => rd_i_34_n_0
    );
rd_i_35: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rd2(3),
      I1 => \transf_cnt_reg_n_0_[3]\,
      I2 => rd2(2),
      I3 => \transf_cnt_reg_n_0_[2]\,
      O => rd_i_35_n_0
    );
rd_i_36: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \data_cycles_reg_n_0_[1]\,
      I1 => \transf_cnt_reg_n_0_[1]\,
      I2 => \transf_cnt_reg_n_0_[0]\,
      O => rd_i_36_n_0
    );
rd_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFB"
    )
        port map (
      I0 => state(0),
      I1 => state(1),
      I2 => state(5),
      I3 => state(3),
      I4 => state(4),
      I5 => state(2),
      O => rd_i_4_n_0
    );
rd_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => rd_i_7_n_0,
      I1 => rd_i_8_n_0,
      I2 => rd_i_9_n_0,
      I3 => \transf_cnt_reg_n_0_[8]\,
      I4 => \transf_cnt_reg_n_0_[15]\,
      I5 => \transf_cnt_reg_n_0_[9]\,
      O => rd_i_5_n_0
    );
rd_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \transf_cnt_reg_n_0_[6]\,
      I1 => \transf_cnt_reg_n_0_[2]\,
      I2 => \transf_cnt_reg_n_0_[10]\,
      I3 => \transf_cnt_reg_n_0_[3]\,
      O => rd_i_7_n_0
    );
rd_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \transf_cnt_reg_n_0_[1]\,
      I1 => \transf_cnt_reg_n_0_[5]\,
      I2 => \transf_cnt_reg_n_0_[11]\,
      I3 => \transf_cnt_reg_n_0_[7]\,
      O => rd_i_8_n_0
    );
rd_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \transf_cnt_reg_n_0_[13]\,
      I1 => \transf_cnt_reg_n_0_[12]\,
      I2 => \transf_cnt_reg_n_0_[14]\,
      I3 => \transf_cnt_reg_n_0_[4]\,
      O => rd_i_9_n_0
    );
rd_reg: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => rd_i_1_n_0,
      Q => \^rd\
    );
rd_reg_i_10: unisim.vcomponents.CARRY4
     port map (
      CI => rd_reg_i_15_n_0,
      CO(3) => rd_reg_i_10_n_0,
      CO(2) => rd_reg_i_10_n_1,
      CO(1) => rd_reg_i_10_n_2,
      CO(0) => rd_reg_i_10_n_3,
      CYINIT => '0',
      DI(3) => rd_i_16_n_0,
      DI(2) => rd_i_17_n_0,
      DI(1) => rd_i_18_n_0,
      DI(0) => rd_i_19_n_0,
      O(3 downto 0) => NLW_rd_reg_i_10_O_UNCONNECTED(3 downto 0),
      S(3) => we_reg_i_7_n_2,
      S(2) => we_reg_i_7_n_2,
      S(1) => we_reg_i_7_n_2,
      S(0) => we_reg_i_7_n_2
    );
rd_reg_i_15: unisim.vcomponents.CARRY4
     port map (
      CI => rd_reg_i_20_n_0,
      CO(3) => rd_reg_i_15_n_0,
      CO(2) => rd_reg_i_15_n_1,
      CO(1) => rd_reg_i_15_n_2,
      CO(0) => rd_reg_i_15_n_3,
      CYINIT => '0',
      DI(3) => rd_i_21_n_0,
      DI(2) => rd_i_22_n_0,
      DI(1) => rd_i_23_n_0,
      DI(0) => rd_i_24_n_0,
      O(3 downto 0) => NLW_rd_reg_i_15_O_UNCONNECTED(3 downto 0),
      S(3) => rd_i_25_n_0,
      S(2) => rd_i_26_n_0,
      S(1) => rd_i_27_n_0,
      S(0) => rd_i_28_n_0
    );
rd_reg_i_20: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => rd_reg_i_20_n_0,
      CO(2) => rd_reg_i_20_n_1,
      CO(1) => rd_reg_i_20_n_2,
      CO(0) => rd_reg_i_20_n_3,
      CYINIT => '1',
      DI(3) => rd_i_29_n_0,
      DI(2) => rd_i_30_n_0,
      DI(1) => rd_i_31_n_0,
      DI(0) => rd_i_32_n_0,
      O(3 downto 0) => NLW_rd_reg_i_20_O_UNCONNECTED(3 downto 0),
      S(3) => rd_i_33_n_0,
      S(2) => rd_i_34_n_0,
      S(1) => rd_i_35_n_0,
      S(0) => rd_i_36_n_0
    );
rd_reg_i_6: unisim.vcomponents.CARRY4
     port map (
      CI => rd_reg_i_10_n_0,
      CO(3) => rd1,
      CO(2) => rd_reg_i_6_n_1,
      CO(1) => rd_reg_i_6_n_2,
      CO(0) => rd_reg_i_6_n_3,
      CYINIT => '0',
      DI(3) => rd2(31),
      DI(2) => rd_i_12_n_0,
      DI(1) => rd_i_13_n_0,
      DI(0) => rd_i_14_n_0,
      O(3 downto 0) => NLW_rd_reg_i_6_O_UNCONNECTED(3 downto 0),
      S(3) => we_reg_i_7_n_2,
      S(2) => we_reg_i_7_n_2,
      S(1) => we_reg_i_7_n_2,
      S(0) => we_reg_i_7_n_2
    );
sd_data_busy_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => DAT_dat_reg(0),
      O => sd_data_busy
    );
\state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF40405540"
    )
        port map (
      I0 => \state[0]_i_2_n_0\,
      I1 => state(5),
      I2 => next_state3,
      I3 => state(3),
      I4 => busy_int_reg_n_0,
      I5 => \state[0]_i_3_n_0\,
      O => \next_state__0\(0)
    );
\state[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^crc_ok\,
      I1 => next_block_reg_n_0,
      O => \state[0]_i_2_n_0\
    );
\state[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DD75"
    )
        port map (
      I0 => \state[4]_i_2_n_0\,
      I1 => start(1),
      I2 => state(0),
      I3 => start(0),
      O => \state[0]_i_3_n_0\
    );
\state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAEAAA00000000"
    )
        port map (
      I0 => \state[1]_i_2_n_0\,
      I1 => next_block_reg_n_0,
      I2 => \^crc_ok\,
      I3 => state(3),
      I4 => busy_int_reg_n_0,
      I5 => \state[5]_i_2_n_0\,
      O => \state[1]_i_1_n_0\
    );
\state[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF40FF40404040"
    )
        port map (
      I0 => start(1),
      I1 => state(0),
      I2 => start(0),
      I3 => next_state2,
      I4 => DAT_dat_reg(0),
      I5 => state(1),
      O => \state[1]_i_2_n_0\
    );
\state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F22222200000000"
    )
        port map (
      I0 => state(2),
      I1 => \state[3]_i_2_n_0\,
      I2 => DAT_dat_reg(0),
      I3 => next_state2,
      I4 => state(1),
      I5 => \state[5]_i_2_n_0\,
      O => \state[2]_i_1_n_0\
    );
\state[2]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \next_state3__0\(11),
      I1 => \transf_cnt_reg_n_0_[11]\,
      I2 => \next_state3__0\(10),
      I3 => \transf_cnt_reg_n_0_[10]\,
      O => \state[2]_i_10_n_0\
    );
\state[2]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \next_state3__0\(9),
      I1 => \transf_cnt_reg_n_0_[9]\,
      I2 => \next_state3__0\(8),
      I3 => \transf_cnt_reg_n_0_[8]\,
      O => \state[2]_i_11_n_0\
    );
\state[2]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \transf_cnt_reg_n_0_[7]\,
      I1 => \next_state3__0\(7),
      I2 => \transf_cnt_reg_n_0_[6]\,
      I3 => \next_state3__0\(6),
      O => \state[2]_i_12_n_0\
    );
\state[2]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \transf_cnt_reg_n_0_[5]\,
      I1 => \next_state3__0\(5),
      I2 => \transf_cnt_reg_n_0_[4]\,
      I3 => \next_state3__0\(4),
      O => \state[2]_i_13_n_0\
    );
\state[2]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B222"
    )
        port map (
      I0 => \transf_cnt_reg_n_0_[3]\,
      I1 => \next_state3__0\(3),
      I2 => \transf_cnt_reg_n_0_[2]\,
      I3 => \data_cycles_reg_n_0_[2]\,
      O => \state[2]_i_14_n_0\
    );
\state[2]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \transf_cnt_reg_n_0_[1]\,
      I1 => \data_cycles_reg_n_0_[1]\,
      O => \state[2]_i_15_n_0\
    );
\state[2]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \next_state3__0\(7),
      I1 => \transf_cnt_reg_n_0_[7]\,
      I2 => \next_state3__0\(6),
      I3 => \transf_cnt_reg_n_0_[6]\,
      O => \state[2]_i_16_n_0\
    );
\state[2]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \next_state3__0\(5),
      I1 => \transf_cnt_reg_n_0_[5]\,
      I2 => \next_state3__0\(4),
      I3 => \transf_cnt_reg_n_0_[4]\,
      O => \state[2]_i_17_n_0\
    );
\state[2]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6006"
    )
        port map (
      I0 => \data_cycles_reg_n_0_[2]\,
      I1 => \transf_cnt_reg_n_0_[2]\,
      I2 => \next_state3__0\(3),
      I3 => \transf_cnt_reg_n_0_[3]\,
      O => \state[2]_i_18_n_0\
    );
\state[2]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \transf_cnt_reg_n_0_[0]\,
      I1 => \data_cycles_reg_n_0_[1]\,
      I2 => \transf_cnt_reg_n_0_[1]\,
      O => \state[2]_i_19_n_0\
    );
\state[2]_i_24\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_cycles_reg_n_0_[4]\,
      O => \state[2]_i_24_n_0\
    );
\state[2]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \transf_cnt_reg_n_0_[15]\,
      I1 => \next_state3__0\(15),
      I2 => \transf_cnt_reg_n_0_[14]\,
      I3 => \next_state3__0\(14),
      O => \state[2]_i_4_n_0\
    );
\state[2]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \transf_cnt_reg_n_0_[13]\,
      I1 => \next_state3__0\(13),
      I2 => \transf_cnt_reg_n_0_[12]\,
      I3 => \next_state3__0\(12),
      O => \state[2]_i_5_n_0\
    );
\state[2]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \transf_cnt_reg_n_0_[11]\,
      I1 => \next_state3__0\(11),
      I2 => \transf_cnt_reg_n_0_[10]\,
      I3 => \next_state3__0\(10),
      O => \state[2]_i_6_n_0\
    );
\state[2]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \transf_cnt_reg_n_0_[9]\,
      I1 => \next_state3__0\(9),
      I2 => \transf_cnt_reg_n_0_[8]\,
      I3 => \next_state3__0\(8),
      O => \state[2]_i_7_n_0\
    );
\state[2]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \next_state3__0\(15),
      I1 => \transf_cnt_reg_n_0_[15]\,
      I2 => \next_state3__0\(14),
      I3 => \transf_cnt_reg_n_0_[14]\,
      O => \state[2]_i_8_n_0\
    );
\state[2]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \next_state3__0\(13),
      I1 => \transf_cnt_reg_n_0_[13]\,
      I2 => \next_state3__0\(12),
      I3 => \transf_cnt_reg_n_0_[12]\,
      O => \state[2]_i_9_n_0\
    );
\state[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA808080"
    )
        port map (
      I0 => \state[5]_i_2_n_0\,
      I1 => state(3),
      I2 => busy_int_reg_n_0,
      I3 => state(2),
      I4 => \state[3]_i_2_n_0\,
      O => \next_state__0\(3)
    );
\state[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \crc_status_reg_n_0_[0]\,
      I1 => \crc_status_reg_n_0_[1]\,
      I2 => \crc_status_reg_n_0_[2]\,
      O => \state[3]_i_2_n_0\
    );
\state[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0070"
    )
        port map (
      I0 => start(1),
      I1 => start(0),
      I2 => \state[4]_i_2_n_0\,
      I3 => \state[4]_i_3_n_0\,
      O => \next_state__0\(4)
    );
\state[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100010116"
    )
        port map (
      I0 => state(0),
      I1 => state(1),
      I2 => state(2),
      I3 => state(3),
      I4 => state(4),
      I5 => state(5),
      O => \state[4]_i_2_n_0\
    );
\state[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00007FFF"
    )
        port map (
      I0 => next_state3,
      I1 => state(5),
      I2 => \^crc_ok\,
      I3 => next_block_reg_n_0,
      I4 => \state[4]_i_4_n_0\,
      O => \state[4]_i_3_n_0\
    );
\state[4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF404040"
    )
        port map (
      I0 => start(0),
      I1 => start(1),
      I2 => state(0),
      I3 => DAT_dat_reg(0),
      I4 => state(4),
      O => \state[4]_i_4_n_0\
    );
\state[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0808AA08"
    )
        port map (
      I0 => \state[5]_i_2_n_0\,
      I1 => state(4),
      I2 => DAT_dat_reg(0),
      I3 => state(5),
      I4 => next_state3,
      O => \next_state__0\(5)
    );
\state[5]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \transf_cnt_reg_n_0_[1]\,
      I1 => \data_cycles_reg_n_0_[1]\,
      I2 => \transf_cnt_reg_n_0_[0]\,
      I3 => \data_cycles_reg_n_0_[2]\,
      I4 => \transf_cnt_reg_n_0_[2]\,
      O => \state[5]_i_10_n_0\
    );
\state[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \state[4]_i_2_n_0\,
      I1 => start(0),
      I2 => start(1),
      O => \state[5]_i_2_n_0\
    );
\state[5]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => next_state4(15),
      I1 => \transf_cnt_reg_n_0_[15]\,
      O => \state[5]_i_5_n_0\
    );
\state[5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \transf_cnt_reg_n_0_[12]\,
      I1 => next_state4(12),
      I2 => \transf_cnt_reg_n_0_[13]\,
      I3 => next_state4(13),
      I4 => next_state4(14),
      I5 => \transf_cnt_reg_n_0_[14]\,
      O => \state[5]_i_6_n_0\
    );
\state[5]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \transf_cnt_reg_n_0_[9]\,
      I1 => next_state4(9),
      I2 => \transf_cnt_reg_n_0_[10]\,
      I3 => next_state4(10),
      I4 => next_state4(11),
      I5 => \transf_cnt_reg_n_0_[11]\,
      O => \state[5]_i_7_n_0\
    );
\state[5]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => next_state4(8),
      I1 => \transf_cnt_reg_n_0_[8]\,
      I2 => \transf_cnt_reg_n_0_[6]\,
      I3 => next_state4(6),
      I4 => \transf_cnt_reg_n_0_[7]\,
      I5 => next_state4(7),
      O => \state[5]_i_8_n_0\
    );
\state[5]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6006000000006006"
    )
        port map (
      I0 => \data_cycles_reg_n_0_[4]\,
      I1 => \transf_cnt_reg_n_0_[4]\,
      I2 => \transf_cnt_reg_n_0_[3]\,
      I3 => \data_cycles_reg_n_0_[3]\,
      I4 => \transf_cnt_reg_n_0_[5]\,
      I5 => next_state4(5),
      O => \state[5]_i_9_n_0\
    );
\state_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => sd_clk,
      CE => '1',
      D => \next_state__0\(0),
      PRE => rst,
      Q => state(0)
    );
\state_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => \state[1]_i_1_n_0\,
      Q => state(1)
    );
\state_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => \state[2]_i_1_n_0\,
      Q => state(2)
    );
\state_reg[2]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_reg[2]_i_3_n_0\,
      CO(3) => next_state2,
      CO(2) => \state_reg[2]_i_2_n_1\,
      CO(1) => \state_reg[2]_i_2_n_2\,
      CO(0) => \state_reg[2]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \state[2]_i_4_n_0\,
      DI(2) => \state[2]_i_5_n_0\,
      DI(1) => \state[2]_i_6_n_0\,
      DI(0) => \state[2]_i_7_n_0\,
      O(3 downto 0) => \NLW_state_reg[2]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \state[2]_i_8_n_0\,
      S(2) => \state[2]_i_9_n_0\,
      S(1) => \state[2]_i_10_n_0\,
      S(0) => \state[2]_i_11_n_0\
    );
\state_reg[2]_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_reg[2]_i_21_n_0\,
      CO(3 downto 1) => \NLW_state_reg[2]_i_20_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \next_state3__0\(15),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_state_reg[2]_i_20_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\state_reg[2]_i_21\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_reg[2]_i_22_n_0\,
      CO(3) => \state_reg[2]_i_21_n_0\,
      CO(2) => \state_reg[2]_i_21_n_1\,
      CO(1) => \state_reg[2]_i_21_n_2\,
      CO(0) => \state_reg[2]_i_21_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \next_state3__0\(14 downto 11),
      S(3) => \data_cycles_reg_n_0_[14]\,
      S(2) => \data_cycles_reg_n_0_[13]\,
      S(1) => \data_cycles_reg_n_0_[12]\,
      S(0) => \data_cycles_reg_n_0_[11]\
    );
\state_reg[2]_i_22\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_reg[2]_i_23_n_0\,
      CO(3) => \state_reg[2]_i_22_n_0\,
      CO(2) => \state_reg[2]_i_22_n_1\,
      CO(1) => \state_reg[2]_i_22_n_2\,
      CO(0) => \state_reg[2]_i_22_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \next_state3__0\(10 downto 7),
      S(3) => \data_cycles_reg_n_0_[10]\,
      S(2) => \data_cycles_reg_n_0_[9]\,
      S(1) => \data_cycles_reg_n_0_[8]\,
      S(0) => \data_cycles_reg_n_0_[7]\
    );
\state_reg[2]_i_23\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \state_reg[2]_i_23_n_0\,
      CO(2) => \state_reg[2]_i_23_n_1\,
      CO(1) => \state_reg[2]_i_23_n_2\,
      CO(0) => \state_reg[2]_i_23_n_3\,
      CYINIT => \data_cycles_reg_n_0_[2]\,
      DI(3 downto 2) => B"00",
      DI(1) => \data_cycles_reg_n_0_[4]\,
      DI(0) => '0',
      O(3 downto 0) => \next_state3__0\(6 downto 3),
      S(3) => \data_cycles_reg_n_0_[6]\,
      S(2) => \data_cycles_reg_n_0_[5]\,
      S(1) => \state[2]_i_24_n_0\,
      S(0) => \data_cycles_reg_n_0_[3]\
    );
\state_reg[2]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \state_reg[2]_i_3_n_0\,
      CO(2) => \state_reg[2]_i_3_n_1\,
      CO(1) => \state_reg[2]_i_3_n_2\,
      CO(0) => \state_reg[2]_i_3_n_3\,
      CYINIT => '1',
      DI(3) => \state[2]_i_12_n_0\,
      DI(2) => \state[2]_i_13_n_0\,
      DI(1) => \state[2]_i_14_n_0\,
      DI(0) => \state[2]_i_15_n_0\,
      O(3 downto 0) => \NLW_state_reg[2]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \state[2]_i_16_n_0\,
      S(2) => \state[2]_i_17_n_0\,
      S(1) => \state[2]_i_18_n_0\,
      S(0) => \state[2]_i_19_n_0\
    );
\state_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => \next_state__0\(3),
      Q => state(3)
    );
\state_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => \next_state__0\(4),
      Q => state(4)
    );
\state_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => \next_state__0\(5),
      Q => state(5)
    );
\state_reg[5]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_reg[5]_i_12_n_0\,
      CO(3) => \NLW_state_reg[5]_i_11_CO_UNCONNECTED\(3),
      CO(2) => next_state4(15),
      CO(1) => \NLW_state_reg[5]_i_11_CO_UNCONNECTED\(1),
      CO(0) => \state_reg[5]_i_11_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_state_reg[5]_i_11_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => next_state4(14 downto 13),
      S(3 downto 2) => B"01",
      S(1) => \data_cycles_reg_n_0_[14]\,
      S(0) => \data_cycles_reg_n_0_[13]\
    );
\state_reg[5]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_reg[5]_i_13_n_0\,
      CO(3) => \state_reg[5]_i_12_n_0\,
      CO(2) => \state_reg[5]_i_12_n_1\,
      CO(1) => \state_reg[5]_i_12_n_2\,
      CO(0) => \state_reg[5]_i_12_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => next_state4(12 downto 9),
      S(3) => \data_cycles_reg_n_0_[12]\,
      S(2) => \data_cycles_reg_n_0_[11]\,
      S(1) => \data_cycles_reg_n_0_[10]\,
      S(0) => \data_cycles_reg_n_0_[9]\
    );
\state_reg[5]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \state_reg[5]_i_13_n_0\,
      CO(2) => \state_reg[5]_i_13_n_1\,
      CO(1) => \state_reg[5]_i_13_n_2\,
      CO(0) => \state_reg[5]_i_13_n_3\,
      CYINIT => \data_cycles_reg_n_0_[4]\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => next_state4(8 downto 5),
      S(3) => \data_cycles_reg_n_0_[8]\,
      S(2) => \data_cycles_reg_n_0_[7]\,
      S(1) => \data_cycles_reg_n_0_[6]\,
      S(0) => \data_cycles_reg_n_0_[5]\
    );
\state_reg[5]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_reg[5]_i_4_n_0\,
      CO(3 downto 2) => \NLW_state_reg[5]_i_3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => next_state3,
      CO(0) => \state_reg[5]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_state_reg[5]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \state[5]_i_5_n_0\,
      S(0) => \state[5]_i_6_n_0\
    );
\state_reg[5]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \state_reg[5]_i_4_n_0\,
      CO(2) => \state_reg[5]_i_4_n_1\,
      CO(1) => \state_reg[5]_i_4_n_2\,
      CO(0) => \state_reg[5]_i_4_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_state_reg[5]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \state[5]_i_7_n_0\,
      S(2) => \state[5]_i_8_n_0\,
      S(1) => \state[5]_i_9_n_0\,
      S(0) => \state[5]_i_10_n_0\
    );
\transf_cnt[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \transf_cnt_reg_n_0_[0]\,
      I1 => state(3),
      I2 => state(0),
      I3 => state(4),
      O => \transf_cnt[0]_i_1_n_0\
    );
\transf_cnt[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => in25(10),
      I1 => state(3),
      I2 => state(0),
      I3 => state(4),
      O => transf_cnt(10)
    );
\transf_cnt[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => in25(11),
      I1 => state(3),
      I2 => state(0),
      I3 => state(4),
      O => transf_cnt(11)
    );
\transf_cnt[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => in25(12),
      I1 => state(3),
      I2 => state(0),
      I3 => state(4),
      O => transf_cnt(12)
    );
\transf_cnt[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => in25(13),
      I1 => state(3),
      I2 => state(0),
      I3 => state(4),
      O => transf_cnt(13)
    );
\transf_cnt[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => in25(14),
      I1 => state(3),
      I2 => state(0),
      I3 => state(4),
      O => transf_cnt(14)
    );
\transf_cnt[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA022A0208"
    )
        port map (
      I0 => \transf_cnt[15]_i_3_n_0\,
      I1 => state(3),
      I2 => state(5),
      I3 => state(4),
      I4 => \transf_cnt[15]_i_4_n_0\,
      I5 => \transf_cnt[15]_i_5_n_0\,
      O => \transf_cnt[15]_i_1_n_0\
    );
\transf_cnt[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => in25(15),
      I1 => state(3),
      I2 => state(0),
      I3 => state(4),
      O => transf_cnt(15)
    );
\transf_cnt[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000011111117"
    )
        port map (
      I0 => state(0),
      I1 => state(1),
      I2 => state(4),
      I3 => state(5),
      I4 => state(3),
      I5 => state(2),
      O => \transf_cnt[15]_i_3_n_0\
    );
\transf_cnt[15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C8"
    )
        port map (
      I0 => crc_en1,
      I1 => state(5),
      I2 => we_reg_i_10_n_0,
      O => \transf_cnt[15]_i_4_n_0\
    );
\transf_cnt[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      O => \transf_cnt[15]_i_5_n_0\
    );
\transf_cnt[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => in25(1),
      I1 => state(3),
      I2 => state(0),
      I3 => state(4),
      O => transf_cnt(1)
    );
\transf_cnt[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => in25(2),
      I1 => state(3),
      I2 => state(0),
      I3 => state(4),
      O => transf_cnt(2)
    );
\transf_cnt[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => in25(3),
      I1 => state(3),
      I2 => state(0),
      I3 => state(4),
      O => transf_cnt(3)
    );
\transf_cnt[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => in25(4),
      I1 => state(3),
      I2 => state(0),
      I3 => state(4),
      O => transf_cnt(4)
    );
\transf_cnt[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => in25(5),
      I1 => state(3),
      I2 => state(0),
      I3 => state(4),
      O => transf_cnt(5)
    );
\transf_cnt[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => in25(6),
      I1 => state(3),
      I2 => state(0),
      I3 => state(4),
      O => transf_cnt(6)
    );
\transf_cnt[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => in25(7),
      I1 => state(3),
      I2 => state(0),
      I3 => state(4),
      O => transf_cnt(7)
    );
\transf_cnt[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => in25(8),
      I1 => state(3),
      I2 => state(0),
      I3 => state(4),
      O => transf_cnt(8)
    );
\transf_cnt[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => in25(9),
      I1 => state(3),
      I2 => state(0),
      I3 => state(4),
      O => transf_cnt(9)
    );
\transf_cnt_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \transf_cnt[15]_i_1_n_0\,
      CLR => rst,
      D => \transf_cnt[0]_i_1_n_0\,
      Q => \transf_cnt_reg_n_0_[0]\
    );
\transf_cnt_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \transf_cnt[15]_i_1_n_0\,
      CLR => rst,
      D => transf_cnt(10),
      Q => \transf_cnt_reg_n_0_[10]\
    );
\transf_cnt_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \transf_cnt[15]_i_1_n_0\,
      CLR => rst,
      D => transf_cnt(11),
      Q => \transf_cnt_reg_n_0_[11]\
    );
\transf_cnt_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \transf_cnt[15]_i_1_n_0\,
      CLR => rst,
      D => transf_cnt(12),
      Q => \transf_cnt_reg_n_0_[12]\
    );
\transf_cnt_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \transf_cnt_reg[8]_i_2_n_0\,
      CO(3) => \transf_cnt_reg[12]_i_2_n_0\,
      CO(2) => \transf_cnt_reg[12]_i_2_n_1\,
      CO(1) => \transf_cnt_reg[12]_i_2_n_2\,
      CO(0) => \transf_cnt_reg[12]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in25(12 downto 9),
      S(3) => \transf_cnt_reg_n_0_[12]\,
      S(2) => \transf_cnt_reg_n_0_[11]\,
      S(1) => \transf_cnt_reg_n_0_[10]\,
      S(0) => \transf_cnt_reg_n_0_[9]\
    );
\transf_cnt_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \transf_cnt[15]_i_1_n_0\,
      CLR => rst,
      D => transf_cnt(13),
      Q => \transf_cnt_reg_n_0_[13]\
    );
\transf_cnt_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \transf_cnt[15]_i_1_n_0\,
      CLR => rst,
      D => transf_cnt(14),
      Q => \transf_cnt_reg_n_0_[14]\
    );
\transf_cnt_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \transf_cnt[15]_i_1_n_0\,
      CLR => rst,
      D => transf_cnt(15),
      Q => \transf_cnt_reg_n_0_[15]\
    );
\transf_cnt_reg[15]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \transf_cnt_reg[12]_i_2_n_0\,
      CO(3 downto 2) => \NLW_transf_cnt_reg[15]_i_6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \transf_cnt_reg[15]_i_6_n_2\,
      CO(0) => \transf_cnt_reg[15]_i_6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_transf_cnt_reg[15]_i_6_O_UNCONNECTED\(3),
      O(2 downto 0) => in25(15 downto 13),
      S(3) => '0',
      S(2) => \transf_cnt_reg_n_0_[15]\,
      S(1) => \transf_cnt_reg_n_0_[14]\,
      S(0) => \transf_cnt_reg_n_0_[13]\
    );
\transf_cnt_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \transf_cnt[15]_i_1_n_0\,
      CLR => rst,
      D => transf_cnt(1),
      Q => \transf_cnt_reg_n_0_[1]\
    );
\transf_cnt_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \transf_cnt[15]_i_1_n_0\,
      CLR => rst,
      D => transf_cnt(2),
      Q => \transf_cnt_reg_n_0_[2]\
    );
\transf_cnt_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \transf_cnt[15]_i_1_n_0\,
      CLR => rst,
      D => transf_cnt(3),
      Q => \transf_cnt_reg_n_0_[3]\
    );
\transf_cnt_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \transf_cnt[15]_i_1_n_0\,
      CLR => rst,
      D => transf_cnt(4),
      Q => \transf_cnt_reg_n_0_[4]\
    );
\transf_cnt_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \transf_cnt_reg[4]_i_2_n_0\,
      CO(2) => \transf_cnt_reg[4]_i_2_n_1\,
      CO(1) => \transf_cnt_reg[4]_i_2_n_2\,
      CO(0) => \transf_cnt_reg[4]_i_2_n_3\,
      CYINIT => \transf_cnt_reg_n_0_[0]\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in25(4 downto 1),
      S(3) => \transf_cnt_reg_n_0_[4]\,
      S(2) => \transf_cnt_reg_n_0_[3]\,
      S(1) => \transf_cnt_reg_n_0_[2]\,
      S(0) => \transf_cnt_reg_n_0_[1]\
    );
\transf_cnt_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \transf_cnt[15]_i_1_n_0\,
      CLR => rst,
      D => transf_cnt(5),
      Q => \transf_cnt_reg_n_0_[5]\
    );
\transf_cnt_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \transf_cnt[15]_i_1_n_0\,
      CLR => rst,
      D => transf_cnt(6),
      Q => \transf_cnt_reg_n_0_[6]\
    );
\transf_cnt_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \transf_cnt[15]_i_1_n_0\,
      CLR => rst,
      D => transf_cnt(7),
      Q => \transf_cnt_reg_n_0_[7]\
    );
\transf_cnt_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \transf_cnt[15]_i_1_n_0\,
      CLR => rst,
      D => transf_cnt(8),
      Q => \transf_cnt_reg_n_0_[8]\
    );
\transf_cnt_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \transf_cnt_reg[4]_i_2_n_0\,
      CO(3) => \transf_cnt_reg[8]_i_2_n_0\,
      CO(2) => \transf_cnt_reg[8]_i_2_n_1\,
      CO(1) => \transf_cnt_reg[8]_i_2_n_2\,
      CO(0) => \transf_cnt_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in25(8 downto 5),
      S(3) => \transf_cnt_reg_n_0_[8]\,
      S(2) => \transf_cnt_reg_n_0_[7]\,
      S(1) => \transf_cnt_reg_n_0_[6]\,
      S(0) => \transf_cnt_reg_n_0_[5]\
    );
\transf_cnt_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => \transf_cnt[15]_i_1_n_0\,
      CLR => rst,
      D => transf_cnt(9),
      Q => \transf_cnt_reg_n_0_[9]\
    );
we_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88A8FFFF88A80000"
    )
        port map (
      I0 => we_i_2_n_0,
      I1 => \data_out[0]_i_3_n_0\,
      I2 => we211_in,
      I3 => we_i_4_n_0,
      I4 => we_i_5_n_0,
      I5 => \^we\,
      O => we_i_1_n_0
    );
we_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => we_reg_i_7_n_2,
      I1 => \transf_cnt_reg_n_0_[15]\,
      O => we_i_12_n_0
    );
we_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \transf_cnt_reg_n_0_[12]\,
      I1 => rd2(12),
      I2 => \transf_cnt_reg_n_0_[13]\,
      I3 => rd2(13),
      I4 => rd2(14),
      I5 => \transf_cnt_reg_n_0_[14]\,
      O => we_i_13_n_0
    );
we_i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_cycles_reg_n_0_[14]\,
      O => we_i_15_n_0
    );
we_i_16: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \blkcnt_reg_reg_n_0_[0]\,
      I1 => \blkcnt_reg_reg_n_0_[1]\,
      I2 => \blkcnt_reg_reg_n_0_[2]\,
      I3 => \blkcnt_reg_reg_n_0_[3]\,
      O => we_i_16_n_0
    );
we_i_18: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \transf_cnt_reg_n_0_[15]\,
      I1 => we_reg_i_43_n_3,
      I2 => we_reg_i_44_n_4,
      I3 => \transf_cnt_reg_n_0_[14]\,
      O => we_i_18_n_0
    );
we_i_19: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \transf_cnt_reg_n_0_[13]\,
      I1 => we_reg_i_44_n_5,
      I2 => we_reg_i_44_n_6,
      I3 => \transf_cnt_reg_n_0_[12]\,
      O => we_i_19_n_0
    );
we_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => crc_en1,
      I1 => state(5),
      O => we_i_2_n_0
    );
we_i_20: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \transf_cnt_reg_n_0_[11]\,
      I1 => we_reg_i_44_n_7,
      I2 => we_reg_i_45_n_4,
      I3 => \transf_cnt_reg_n_0_[10]\,
      O => we_i_20_n_0
    );
we_i_21: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \transf_cnt_reg_n_0_[9]\,
      I1 => we_reg_i_45_n_5,
      I2 => we_reg_i_45_n_6,
      I3 => \transf_cnt_reg_n_0_[8]\,
      O => we_i_21_n_0
    );
we_i_22: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => we_reg_i_43_n_3,
      I1 => \transf_cnt_reg_n_0_[15]\,
      I2 => we_reg_i_44_n_4,
      I3 => \transf_cnt_reg_n_0_[14]\,
      O => we_i_22_n_0
    );
we_i_23: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => we_reg_i_44_n_5,
      I1 => \transf_cnt_reg_n_0_[13]\,
      I2 => we_reg_i_44_n_6,
      I3 => \transf_cnt_reg_n_0_[12]\,
      O => we_i_23_n_0
    );
we_i_24: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => we_reg_i_44_n_7,
      I1 => \transf_cnt_reg_n_0_[11]\,
      I2 => we_reg_i_45_n_4,
      I3 => \transf_cnt_reg_n_0_[10]\,
      O => we_i_24_n_0
    );
we_i_25: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => we_reg_i_45_n_5,
      I1 => \transf_cnt_reg_n_0_[9]\,
      I2 => we_reg_i_45_n_6,
      I3 => \transf_cnt_reg_n_0_[8]\,
      O => we_i_25_n_0
    );
we_i_26: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \transf_cnt_reg_n_0_[10]\,
      I1 => rd2(10),
      I2 => \transf_cnt_reg_n_0_[11]\,
      I3 => rd2(11),
      I4 => rd2(9),
      I5 => \transf_cnt_reg_n_0_[9]\,
      O => we_i_26_n_0
    );
we_i_27: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \transf_cnt_reg_n_0_[6]\,
      I1 => rd2(6),
      I2 => \transf_cnt_reg_n_0_[7]\,
      I3 => rd2(7),
      I4 => rd2(8),
      I5 => \transf_cnt_reg_n_0_[8]\,
      O => we_i_27_n_0
    );
we_i_28: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \transf_cnt_reg_n_0_[4]\,
      I1 => rd2(4),
      I2 => \transf_cnt_reg_n_0_[5]\,
      I3 => rd2(5),
      I4 => rd2(3),
      I5 => \transf_cnt_reg_n_0_[3]\,
      O => we_i_28_n_0
    );
we_i_29: unisim.vcomponents.LUT5
    generic map(
      INIT => X"28000028"
    )
        port map (
      I0 => \transf_cnt_reg_n_0_[0]\,
      I1 => \transf_cnt_reg_n_0_[1]\,
      I2 => \data_cycles_reg_n_0_[1]\,
      I3 => rd2(2),
      I4 => \transf_cnt_reg_n_0_[2]\,
      O => we_i_29_n_0
    );
we_i_31: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_cycles_reg_n_0_[13]\,
      O => we_i_31_n_0
    );
we_i_32: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_cycles_reg_n_0_[12]\,
      O => we_i_32_n_0
    );
we_i_33: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_cycles_reg_n_0_[11]\,
      O => we_i_33_n_0
    );
we_i_34: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_cycles_reg_n_0_[10]\,
      O => we_i_34_n_0
    );
we_i_35: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \transf_cnt_reg_n_0_[7]\,
      I1 => we_reg_i_45_n_7,
      I2 => we_reg_i_51_n_4,
      I3 => \transf_cnt_reg_n_0_[6]\,
      O => we_i_35_n_0
    );
we_i_36: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \transf_cnt_reg_n_0_[5]\,
      I1 => we_reg_i_51_n_5,
      I2 => we_reg_i_51_n_6,
      I3 => \transf_cnt_reg_n_0_[4]\,
      O => we_i_36_n_0
    );
we_i_37: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \transf_cnt_reg_n_0_[3]\,
      I1 => we_reg_i_51_n_7,
      I2 => \data_cycles_reg_n_0_[2]\,
      I3 => \transf_cnt_reg_n_0_[2]\,
      O => we_i_37_n_0
    );
we_i_38: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \data_cycles_reg_n_0_[1]\,
      I1 => \transf_cnt_reg_n_0_[1]\,
      O => we_i_38_n_0
    );
we_i_39: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => we_reg_i_45_n_7,
      I1 => \transf_cnt_reg_n_0_[7]\,
      I2 => we_reg_i_51_n_4,
      I3 => \transf_cnt_reg_n_0_[6]\,
      O => we_i_39_n_0
    );
we_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => we_i_8_n_0,
      I1 => \blkcnt_reg_reg_n_0_[12]\,
      I2 => \blkcnt_reg_reg_n_0_[15]\,
      I3 => \blkcnt_reg_reg_n_0_[13]\,
      I4 => \blkcnt_reg_reg_n_0_[14]\,
      I5 => we_i_9_n_0,
      O => we_i_4_n_0
    );
we_i_40: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => we_reg_i_51_n_5,
      I1 => \transf_cnt_reg_n_0_[5]\,
      I2 => we_reg_i_51_n_6,
      I3 => \transf_cnt_reg_n_0_[4]\,
      O => we_i_40_n_0
    );
we_i_41: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \data_cycles_reg_n_0_[2]\,
      I1 => \transf_cnt_reg_n_0_[2]\,
      I2 => we_reg_i_51_n_7,
      I3 => \transf_cnt_reg_n_0_[3]\,
      O => we_i_41_n_0
    );
we_i_42: unisim.vcomponents.LUT3
    generic map(
      INIT => X"41"
    )
        port map (
      I0 => \transf_cnt_reg_n_0_[0]\,
      I1 => \data_cycles_reg_n_0_[1]\,
      I2 => \transf_cnt_reg_n_0_[1]\,
      O => we_i_42_n_0
    );
we_i_47: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_cycles_reg_n_0_[9]\,
      O => we_i_47_n_0
    );
we_i_48: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_cycles_reg_n_0_[8]\,
      O => we_i_48_n_0
    );
we_i_49: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_cycles_reg_n_0_[7]\,
      O => we_i_49_n_0
    );
we_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000FE000000000"
    )
        port map (
      I0 => crc_en1,
      I1 => we_reg_i_10_n_0,
      I2 => state(5),
      I3 => state(0),
      I4 => state(3),
      I5 => \byte_alignment_reg[1]_i_3_n_0\,
      O => we_i_5_n_0
    );
we_i_50: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_cycles_reg_n_0_[6]\,
      O => we_i_50_n_0
    );
we_i_52: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_cycles_reg_n_0_[5]\,
      O => we_i_52_n_0
    );
we_i_53: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_cycles_reg_n_0_[4]\,
      O => we_i_53_n_0
    );
we_i_54: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_cycles_reg_n_0_[3]\,
      O => we_i_54_n_0
    );
we_i_55: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_cycles_reg_n_0_[2]\,
      O => we_i_55_n_0
    );
we_i_56: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_cycles_reg_n_0_[4]\,
      O => we_i_56_n_0
    );
we_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \blkcnt_reg_reg_n_0_[10]\,
      I1 => \blkcnt_reg_reg_n_0_[11]\,
      I2 => \blkcnt_reg_reg_n_0_[8]\,
      I3 => \blkcnt_reg_reg_n_0_[9]\,
      O => we_i_8_n_0
    );
we_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \blkcnt_reg_reg_n_0_[7]\,
      I1 => \blkcnt_reg_reg_n_0_[4]\,
      I2 => \blkcnt_reg_reg_n_0_[6]\,
      I3 => \blkcnt_reg_reg_n_0_[5]\,
      I4 => we_i_16_n_0,
      O => we_i_9_n_0
    );
we_reg: unisim.vcomponents.FDCE
     port map (
      C => sd_clk,
      CE => '1',
      CLR => rst,
      D => we_i_1_n_0,
      Q => \^we\
    );
we_reg_i_10: unisim.vcomponents.CARRY4
     port map (
      CI => we_reg_i_17_n_0,
      CO(3) => we_reg_i_10_n_0,
      CO(2) => we_reg_i_10_n_1,
      CO(1) => we_reg_i_10_n_2,
      CO(0) => we_reg_i_10_n_3,
      CYINIT => '0',
      DI(3) => we_i_18_n_0,
      DI(2) => we_i_19_n_0,
      DI(1) => we_i_20_n_0,
      DI(0) => we_i_21_n_0,
      O(3 downto 0) => NLW_we_reg_i_10_O_UNCONNECTED(3 downto 0),
      S(3) => we_i_22_n_0,
      S(2) => we_i_23_n_0,
      S(1) => we_i_24_n_0,
      S(0) => we_i_25_n_0
    );
we_reg_i_11: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => we_reg_i_11_n_0,
      CO(2) => we_reg_i_11_n_1,
      CO(1) => we_reg_i_11_n_2,
      CO(0) => we_reg_i_11_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_we_reg_i_11_O_UNCONNECTED(3 downto 0),
      S(3) => we_i_26_n_0,
      S(2) => we_i_27_n_0,
      S(1) => we_i_28_n_0,
      S(0) => we_i_29_n_0
    );
we_reg_i_14: unisim.vcomponents.CARRY4
     port map (
      CI => we_reg_i_30_n_0,
      CO(3) => we_reg_i_14_n_0,
      CO(2) => we_reg_i_14_n_1,
      CO(1) => we_reg_i_14_n_2,
      CO(0) => we_reg_i_14_n_3,
      CYINIT => '0',
      DI(3) => \data_cycles_reg_n_0_[13]\,
      DI(2) => \data_cycles_reg_n_0_[12]\,
      DI(1) => \data_cycles_reg_n_0_[11]\,
      DI(0) => \data_cycles_reg_n_0_[10]\,
      O(3 downto 0) => rd2(13 downto 10),
      S(3) => we_i_31_n_0,
      S(2) => we_i_32_n_0,
      S(1) => we_i_33_n_0,
      S(0) => we_i_34_n_0
    );
we_reg_i_17: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => we_reg_i_17_n_0,
      CO(2) => we_reg_i_17_n_1,
      CO(1) => we_reg_i_17_n_2,
      CO(0) => we_reg_i_17_n_3,
      CYINIT => '1',
      DI(3) => we_i_35_n_0,
      DI(2) => we_i_36_n_0,
      DI(1) => we_i_37_n_0,
      DI(0) => we_i_38_n_0,
      O(3 downto 0) => NLW_we_reg_i_17_O_UNCONNECTED(3 downto 0),
      S(3) => we_i_39_n_0,
      S(2) => we_i_40_n_0,
      S(1) => we_i_41_n_0,
      S(0) => we_i_42_n_0
    );
we_reg_i_3: unisim.vcomponents.CARRY4
     port map (
      CI => we_reg_i_6_n_0,
      CO(3) => NLW_we_reg_i_3_CO_UNCONNECTED(3),
      CO(2) => we211_in,
      CO(1) => we_reg_i_3_n_2,
      CO(0) => we_reg_i_3_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_we_reg_i_3_O_UNCONNECTED(3 downto 0),
      S(3) => '0',
      S(2) => we_reg_i_7_n_2,
      S(1) => we_reg_i_7_n_2,
      S(0) => we_reg_i_7_n_2
    );
we_reg_i_30: unisim.vcomponents.CARRY4
     port map (
      CI => we_reg_i_46_n_0,
      CO(3) => we_reg_i_30_n_0,
      CO(2) => we_reg_i_30_n_1,
      CO(1) => we_reg_i_30_n_2,
      CO(0) => we_reg_i_30_n_3,
      CYINIT => '0',
      DI(3) => \data_cycles_reg_n_0_[9]\,
      DI(2) => \data_cycles_reg_n_0_[8]\,
      DI(1) => \data_cycles_reg_n_0_[7]\,
      DI(0) => \data_cycles_reg_n_0_[6]\,
      O(3 downto 0) => rd2(9 downto 6),
      S(3) => we_i_47_n_0,
      S(2) => we_i_48_n_0,
      S(1) => we_i_49_n_0,
      S(0) => we_i_50_n_0
    );
we_reg_i_43: unisim.vcomponents.CARRY4
     port map (
      CI => we_reg_i_44_n_0,
      CO(3 downto 1) => NLW_we_reg_i_43_CO_UNCONNECTED(3 downto 1),
      CO(0) => we_reg_i_43_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_we_reg_i_43_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => B"0001"
    );
we_reg_i_44: unisim.vcomponents.CARRY4
     port map (
      CI => we_reg_i_45_n_0,
      CO(3) => we_reg_i_44_n_0,
      CO(2) => we_reg_i_44_n_1,
      CO(1) => we_reg_i_44_n_2,
      CO(0) => we_reg_i_44_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => we_reg_i_44_n_4,
      O(2) => we_reg_i_44_n_5,
      O(1) => we_reg_i_44_n_6,
      O(0) => we_reg_i_44_n_7,
      S(3) => \data_cycles_reg_n_0_[14]\,
      S(2) => \data_cycles_reg_n_0_[13]\,
      S(1) => \data_cycles_reg_n_0_[12]\,
      S(0) => \data_cycles_reg_n_0_[11]\
    );
we_reg_i_45: unisim.vcomponents.CARRY4
     port map (
      CI => we_reg_i_51_n_0,
      CO(3) => we_reg_i_45_n_0,
      CO(2) => we_reg_i_45_n_1,
      CO(1) => we_reg_i_45_n_2,
      CO(0) => we_reg_i_45_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => we_reg_i_45_n_4,
      O(2) => we_reg_i_45_n_5,
      O(1) => we_reg_i_45_n_6,
      O(0) => we_reg_i_45_n_7,
      S(3) => \data_cycles_reg_n_0_[10]\,
      S(2) => \data_cycles_reg_n_0_[9]\,
      S(1) => \data_cycles_reg_n_0_[8]\,
      S(0) => \data_cycles_reg_n_0_[7]\
    );
we_reg_i_46: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => we_reg_i_46_n_0,
      CO(2) => we_reg_i_46_n_1,
      CO(1) => we_reg_i_46_n_2,
      CO(0) => we_reg_i_46_n_3,
      CYINIT => \data_cycles_reg_n_0_[1]\,
      DI(3) => \data_cycles_reg_n_0_[5]\,
      DI(2) => \data_cycles_reg_n_0_[4]\,
      DI(1) => \data_cycles_reg_n_0_[3]\,
      DI(0) => \data_cycles_reg_n_0_[2]\,
      O(3 downto 0) => rd2(5 downto 2),
      S(3) => we_i_52_n_0,
      S(2) => we_i_53_n_0,
      S(1) => we_i_54_n_0,
      S(0) => we_i_55_n_0
    );
we_reg_i_51: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => we_reg_i_51_n_0,
      CO(2) => we_reg_i_51_n_1,
      CO(1) => we_reg_i_51_n_2,
      CO(0) => we_reg_i_51_n_3,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \data_cycles_reg_n_0_[4]\,
      DI(0) => '0',
      O(3) => we_reg_i_51_n_4,
      O(2) => we_reg_i_51_n_5,
      O(1) => we_reg_i_51_n_6,
      O(0) => we_reg_i_51_n_7,
      S(3) => \data_cycles_reg_n_0_[6]\,
      S(2) => \data_cycles_reg_n_0_[5]\,
      S(1) => we_i_56_n_0,
      S(0) => \data_cycles_reg_n_0_[3]\
    );
we_reg_i_6: unisim.vcomponents.CARRY4
     port map (
      CI => we_reg_i_11_n_0,
      CO(3) => we_reg_i_6_n_0,
      CO(2) => we_reg_i_6_n_1,
      CO(1) => we_reg_i_6_n_2,
      CO(0) => we_reg_i_6_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_we_reg_i_6_O_UNCONNECTED(3 downto 0),
      S(3) => we_reg_i_7_n_2,
      S(2) => we_reg_i_7_n_2,
      S(1) => we_i_12_n_0,
      S(0) => we_i_13_n_0
    );
we_reg_i_7: unisim.vcomponents.CARRY4
     port map (
      CI => we_reg_i_14_n_0,
      CO(3 downto 2) => NLW_we_reg_i_7_CO_UNCONNECTED(3 downto 2),
      CO(1) => we_reg_i_7_n_2,
      CO(0) => NLW_we_reg_i_7_CO_UNCONNECTED(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \data_cycles_reg_n_0_[14]\,
      O(3 downto 1) => NLW_we_reg_i_7_O_UNCONNECTED(3 downto 1),
      O(0) => rd2(14),
      S(3 downto 1) => B"001",
      S(0) => we_i_15_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_top_axi_sd_0_0_sdc_controller is
  port (
    clk_i : in STD_LOGIC;
    sd_clk_i : in STD_LOGIC;
    rst_i : in STD_LOGIC;
    cmd_start : in STD_LOGIC;
    data_int_rst : in STD_LOGIC;
    cmd_int_rst : in STD_LOGIC;
    argument_reg : in STD_LOGIC_VECTOR ( 31 downto 0 );
    command_reg : in STD_LOGIC_VECTOR ( 13 downto 0 );
    cmd_timeout_reg : in STD_LOGIC_VECTOR ( 23 downto 0 );
    data_timeout_reg : in STD_LOGIC_VECTOR ( 23 downto 0 );
    software_reset_reg : in STD_LOGIC;
    response_0_reg : out STD_LOGIC_VECTOR ( 31 downto 0 );
    response_1_reg : out STD_LOGIC_VECTOR ( 31 downto 0 );
    response_2_reg : out STD_LOGIC_VECTOR ( 31 downto 0 );
    response_3_reg : out STD_LOGIC_VECTOR ( 31 downto 0 );
    block_size_reg : in STD_LOGIC_VECTOR ( 11 downto 0 );
    controll_setting_reg : in STD_LOGIC;
    cmd_int_status_reg : out STD_LOGIC_VECTOR ( 4 downto 0 );
    data_int_status_reg : out STD_LOGIC_VECTOR ( 4 downto 0 );
    block_count_reg : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dma_addr_reg : in STD_LOGIC_VECTOR ( 31 downto 0 );
    clock_divider_reg : in STD_LOGIC_VECTOR ( 7 downto 0 );
    axis_fifo_out_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    axis_fifo_out_tvalid : in STD_LOGIC;
    axis_fifo_out_tready : out STD_LOGIC;
    axis_fifo_in_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    axis_fifo_in_tvalid : out STD_LOGIC;
    axis_fifo_in_tready : in STD_LOGIC;
    sd_cmd : inout STD_LOGIC;
    sd_data : inout STD_LOGIC_VECTOR ( 3 downto 0 );
    sd_clk : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_top_axi_sd_0_0_sdc_controller : entity is "sdc_controller";
end microblaze_top_axi_sd_0_0_sdc_controller;

architecture STRUCTURE of microblaze_top_axi_sd_0_0_sdc_controller is
  signal T0 : STD_LOGIC;
  signal argument_reg_sd_clk : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal block_count_reg_sd_clk : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal block_size_reg_sd_clk : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal cmd : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal cmd_crc_ok : STD_LOGIC;
  signal cmd_finish : STD_LOGIC;
  signal cmd_index_ok : STD_LOGIC;
  signal cmd_int_rst_sd_clk : STD_LOGIC;
  signal cmd_int_status_reg_sd_clk : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal cmd_response : STD_LOGIC_VECTOR ( 119 downto 0 );
  signal cmd_setting : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal cmd_start_sd_clk : STD_LOGIC;
  signal cmd_start_tx : STD_LOGIC;
  signal cmd_timeout_reg_sd_clk : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal cmd_with_data_start_i0 : STD_LOGIC;
  signal command_reg_cross_n_0 : STD_LOGIC;
  signal command_reg_sd_clk : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal controll_setting_reg_sd_clk : STD_LOGIC;
  signal d_read : STD_LOGIC;
  signal d_write : STD_LOGIC;
  signal data_busy : STD_LOGIC;
  signal data_crc_ok : STD_LOGIC;
  signal data_in_rx_fifo : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal data_int_rst_sd_clk : STD_LOGIC;
  signal data_int_status_reg_sd_clk : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal data_out_tx_fifo : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal data_start_rx : STD_LOGIC;
  signal data_start_tx : STD_LOGIC;
  signal data_timeout_reg_sd_clk : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal dma_addr_reg_sd_clk : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ff_in_empty : STD_LOGIC;
  signal generic_fifo_dc_gray0_i_2_n_0 : STD_LOGIC;
  signal go_idle : STD_LOGIC;
  signal rd_fifo : STD_LOGIC;
  signal response_0_reg_sd_clk : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal response_1_reg_sd_clk : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal response_2_reg_sd_clk : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal response_3_reg_sd_clk : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal rst0 : STD_LOGIC;
  signal rst02_out : STD_LOGIC;
  signal rx_fifo_full : STD_LOGIC;
  signal \^sd_clk\ : STD_LOGIC;
  signal sd_clk_o : STD_LOGIC;
  signal sd_cmd_dat_i : STD_LOGIC;
  signal sd_cmd_oe_o : STD_LOGIC;
  signal sd_cmd_out_o : STD_LOGIC;
  signal sd_dat_dat_i : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sd_dat_oe_o : STD_LOGIC;
  signal sd_dat_out_o : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sd_data_busy : STD_LOGIC;
  signal \sd_data_gen[0].IOBUF_data_i_1_n_0\ : STD_LOGIC;
  signal sd_data_master0_i_1_n_0 : STD_LOGIC;
  signal software_reset_reg_cross_n_1 : STD_LOGIC;
  signal \sync_clk_b_reg[1]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal toggle_clk_a : STD_LOGIC;
  signal toggle_clk_a0 : STD_LOGIC;
  signal toggle_clk_a0_1 : STD_LOGIC;
  signal toggle_clk_a0_3 : STD_LOGIC;
  signal toggle_clk_a_0 : STD_LOGIC;
  signal toggle_clk_a_2 : STD_LOGIC;
  signal tx_fifo_empty : STD_LOGIC;
  signal tx_fifo_full : STD_LOGIC;
  signal we_fifo : STD_LOGIC;
  signal NLW_generic_fifo_dc_gray0_rd_level_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_generic_fifo_dc_gray0_wr_level_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_generic_fifo_dc_gray1_rd_level_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_generic_fifo_dc_gray1_wr_level_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_sd_data_master0_start_rx_fifo_o_UNCONNECTED : STD_LOGIC;
  signal NLW_sd_data_master0_start_tx_fifo_o_UNCONNECTED : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of BUFG_sd_clk : label is "PRIMITIVE";
  attribute BOX_TYPE of IOBUF_cmd : label is "PRIMITIVE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of axis_fifo_in_tvalid_INST_0 : label is "soft_lutpair265";
  attribute BITS_TO_SEND : integer;
  attribute BITS_TO_SEND of cmd_serial_host0 : label is 48;
  attribute CMD_SIZE : integer;
  attribute CMD_SIZE of cmd_serial_host0 : label is 40;
  attribute FINISH_WO : string;
  attribute FINISH_WO of cmd_serial_host0 : label is "7'b1000000";
  attribute FINISH_WR : string;
  attribute FINISH_WR of cmd_serial_host0 : label is "7'b0100000";
  attribute IDLE : string;
  attribute IDLE of cmd_serial_host0 : label is "7'b0000001";
  attribute INIT : string;
  attribute INIT of cmd_serial_host0 : label is "7'b0000000";
  attribute INIT_DELAY : integer;
  attribute INIT_DELAY of cmd_serial_host0 : label is 4;
  attribute READ : string;
  attribute READ of cmd_serial_host0 : label is "7'b0010000";
  attribute READ_WAIT : string;
  attribute READ_WAIT of cmd_serial_host0 : label is "7'b0001000";
  attribute RESP_SIZE : integer;
  attribute RESP_SIZE of cmd_serial_host0 : label is 128;
  attribute SETUP_CRC : string;
  attribute SETUP_CRC of cmd_serial_host0 : label is "7'b0000010";
  attribute STATE_SIZE : integer;
  attribute STATE_SIZE of cmd_serial_host0 : label is 10;
  attribute WRITE : string;
  attribute WRITE of cmd_serial_host0 : label is "7'b0000100";
  attribute aw : integer;
  attribute aw of generic_fifo_dc_gray0 : label is 7;
  attribute dw : integer;
  attribute dw of generic_fifo_dc_gray0 : label is 32;
  attribute SOFT_HLUTNM of generic_fifo_dc_gray0_i_2 : label is "soft_lutpair265";
  attribute aw of generic_fifo_dc_gray1 : label is 7;
  attribute dw of generic_fifo_dc_gray1 : label is 32;
  attribute BUSY_CHECK : string;
  attribute BUSY_CHECK of sd_cmd_master0 : label is "2'b10";
  attribute EXECUTE : string;
  attribute EXECUTE of sd_cmd_master0 : label is "2'b01";
  attribute IDLE of sd_cmd_master0 : label is "2'b00";
  attribute INT_CMD_CC : integer;
  attribute INT_CMD_CC of sd_cmd_master0 : label is 0;
  attribute INT_CMD_CCRCE : integer;
  attribute INT_CMD_CCRCE of sd_cmd_master0 : label is 3;
  attribute INT_CMD_CIE : integer;
  attribute INT_CMD_CIE of sd_cmd_master0 : label is 4;
  attribute INT_CMD_CTE : integer;
  attribute INT_CMD_CTE of sd_cmd_master0 : label is 2;
  attribute INT_CMD_EI : integer;
  attribute INT_CMD_EI of sd_cmd_master0 : label is 1;
  attribute SIZE : integer;
  attribute SIZE of sd_cmd_master0 : label is 2;
  attribute BOX_TYPE of \sd_data_gen[0].IOBUF_data\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \sd_data_gen[1].IOBUF_data\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \sd_data_gen[2].IOBUF_data\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \sd_data_gen[3].IOBUF_data\ : label is "PRIMITIVE";
  attribute DATA_TRANSFER : string;
  attribute DATA_TRANSFER of sd_data_master0 : label is "3'b100";
  attribute IDLE of sd_data_master0 : label is "3'b000";
  attribute INT_DATA_CC : integer;
  attribute INT_DATA_CC of sd_data_master0 : label is 0;
  attribute INT_DATA_CCRCE : integer;
  attribute INT_DATA_CCRCE of sd_data_master0 : label is 3;
  attribute INT_DATA_CFE : integer;
  attribute INT_DATA_CFE of sd_data_master0 : label is 4;
  attribute INT_DATA_CTE : integer;
  attribute INT_DATA_CTE of sd_data_master0 : label is 2;
  attribute INT_DATA_EI : integer;
  attribute INT_DATA_EI of sd_data_master0 : label is 1;
  attribute INT_DATA_SIZE : integer;
  attribute INT_DATA_SIZE of sd_data_master0 : label is 5;
  attribute SIZE of sd_data_master0 : label is 3;
  attribute START_RX_FIFO : string;
  attribute START_RX_FIFO of sd_data_master0 : label is "3'b010";
  attribute START_TX_FIFO : string;
  attribute START_TX_FIFO of sd_data_master0 : label is "3'b001";
  attribute IDLE of sd_data_serial_host0 : label is "6'b000001";
  attribute READ_DAT : string;
  attribute READ_DAT of sd_data_serial_host0 : label is "6'b100000";
  attribute READ_WAIT of sd_data_serial_host0 : label is "6'b010000";
  attribute SIZE of sd_data_serial_host0 : label is 6;
  attribute WRITE_BUSY : string;
  attribute WRITE_BUSY of sd_data_serial_host0 : label is "6'b001000";
  attribute WRITE_CRC : string;
  attribute WRITE_CRC of sd_data_serial_host0 : label is "6'b000100";
  attribute WRITE_DAT : string;
  attribute WRITE_DAT of sd_data_serial_host0 : label is "6'b000010";
  attribute IDLE of sd_data_xfer_trig0 : label is "2'b00";
  attribute INT_CMD_CC of sd_data_xfer_trig0 : label is 0;
  attribute INT_CMD_EI of sd_data_xfer_trig0 : label is 1;
  attribute INT_CMD_SIZE : integer;
  attribute INT_CMD_SIZE of sd_data_xfer_trig0 : label is 5;
  attribute SIZE of sd_data_xfer_trig0 : label is 2;
  attribute TRIGGER_XFER : string;
  attribute TRIGGER_XFER of sd_data_xfer_trig0 : label is "2'b10";
  attribute WAIT_FOR_CMD_INT : string;
  attribute WAIT_FOR_CMD_INT of sd_data_xfer_trig0 : label is "2'b01";
begin
  sd_clk <= \^sd_clk\;
BUFG_sd_clk: unisim.vcomponents.BUFG
     port map (
      I => \^sd_clk\,
      O => sd_clk_o
    );
IOBUF_cmd: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => sd_cmd_out_o,
      IO => sd_cmd,
      O => sd_cmd_dat_i,
      T => T0
    );
IOBUF_cmd_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sd_cmd_oe_o,
      O => T0
    );
argument_reg_cross: entity work.microblaze_top_axi_sd_0_0_bistable_domain_cross
     port map (
      CLK => sd_clk_o,
      Q(31 downto 0) => argument_reg_sd_clk(31 downto 0),
      argument_reg(31 downto 0) => argument_reg(31 downto 0),
      rst_i => rst_i
    );
axis_fifo_in_tvalid_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ff_in_empty,
      O => axis_fifo_in_tvalid
    );
axis_fifo_out_tready_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tx_fifo_full,
      O => axis_fifo_out_tready
    );
block_count_reg_cross: entity work.\microblaze_top_axi_sd_0_0_bistable_domain_cross__parameterized7\
     port map (
      CLK => sd_clk_o,
      Q(15 downto 0) => block_count_reg_sd_clk(15 downto 0),
      block_count_reg(15 downto 0) => block_count_reg(15 downto 0),
      rst_i => rst_i
    );
block_size_reg_cross: entity work.\microblaze_top_axi_sd_0_0_bistable_domain_cross__parameterized3\
     port map (
      CLK => sd_clk_o,
      Q(11 downto 0) => block_size_reg_sd_clk(11 downto 0),
      block_size_reg(11 downto 0) => block_size_reg(11 downto 0),
      rst_i => rst_i
    );
clock_divider0: entity work.microblaze_top_axi_sd_0_0_sd_clock_divider
     port map (
      Q(7 downto 0) => \sync_clk_b_reg[1]\(7 downto 0),
      sd_clk => \^sd_clk\,
      sd_clk_i => sd_clk_i
    );
clock_divider_reg_cross: entity work.\microblaze_top_axi_sd_0_0_bistable_domain_cross__parameterized6\
     port map (
      Q(7 downto 0) => \sync_clk_b_reg[1]\(7 downto 0),
      clock_divider_reg(7 downto 0) => clock_divider_reg(7 downto 0),
      sd_clk_i => sd_clk_i
    );
cmd_int_rst_cross: entity work.microblaze_top_axi_sd_0_0_monostable_domain_cross
     port map (
      CLK => sd_clk_o,
      D(0) => toggle_clk_a,
      clk_i => clk_i,
      int_status_rst_i => cmd_int_rst_sd_clk,
      rst_i => rst_i,
      toggle_clk_a0 => toggle_clk_a0
    );
cmd_int_rst_edge: entity work.microblaze_top_axi_sd_0_0_edge_detect
     port map (
      D(0) => toggle_clk_a,
      clk_i => clk_i,
      cmd_int_rst => cmd_int_rst,
      rst_i => rst_i,
      toggle_clk_a0 => toggle_clk_a0
    );
cmd_int_status_reg_cross: entity work.\microblaze_top_axi_sd_0_0_bistable_domain_cross__parameterized5\
     port map (
      D(4 downto 0) => cmd_int_status_reg_sd_clk(4 downto 0),
      clk_i => clk_i,
      cmd_int_status_reg(4 downto 0) => cmd_int_status_reg(4 downto 0),
      rst_i => rst_i
    );
cmd_serial_host0: entity work.microblaze_top_axi_sd_0_0_sd_cmd_serial_host
     port map (
      cmd_dat_i => sd_cmd_dat_i,
      cmd_i(39 downto 0) => cmd(39 downto 0),
      cmd_oe_o => sd_cmd_oe_o,
      cmd_out_o => sd_cmd_out_o,
      crc_ok_o => cmd_crc_ok,
      finish_o => cmd_finish,
      index_ok_o => cmd_index_ok,
      response_o(119 downto 0) => cmd_response(119 downto 0),
      rst => rst0,
      sd_clk => sd_clk_o,
      setting_i(1 downto 0) => cmd_setting(1 downto 0),
      start_i => cmd_start_tx
    );
cmd_start_cross: entity work.microblaze_top_axi_sd_0_0_monostable_domain_cross_0
     port map (
      CLK => sd_clk_o,
      D(0) => toggle_clk_a_0,
      Q(1 downto 0) => command_reg_sd_clk(6 downto 5),
      clk_i => clk_i,
      cmd_with_data_start_i => cmd_with_data_start_i0,
      rst_i => rst_i,
      start_i => cmd_start_sd_clk,
      toggle_clk_a0 => toggle_clk_a0_1
    );
cmd_start_edge: entity work.microblaze_top_axi_sd_0_0_edge_detect_1
     port map (
      D(0) => toggle_clk_a_0,
      clk_i => clk_i,
      cmd_start => cmd_start,
      rst_i => rst_i,
      toggle_clk_a0 => toggle_clk_a0_1
    );
cmd_timeout_reg_cross: entity work.\microblaze_top_axi_sd_0_0_bistable_domain_cross__parameterized2\
     port map (
      CLK => sd_clk_o,
      Q(23 downto 0) => cmd_timeout_reg_sd_clk(23 downto 0),
      cmd_timeout_reg(23 downto 0) => cmd_timeout_reg(23 downto 0),
      rst_i => rst_i
    );
command_reg_cross: entity work.\microblaze_top_axi_sd_0_0_bistable_domain_cross__parameterized0\
     port map (
      CLK => sd_clk_o,
      Q(13 downto 0) => command_reg_sd_clk(13 downto 0),
      command_reg(13 downto 0) => command_reg(13 downto 0),
      r_w_i => command_reg_cross_n_0,
      rst_i => rst_i
    );
controll_setting_reg_cross: entity work.\microblaze_top_axi_sd_0_0_bistable_domain_cross__parameterized4\
     port map (
      CLK => sd_clk_o,
      bus_4bit => controll_setting_reg_sd_clk,
      controll_setting_reg => controll_setting_reg,
      rst_i => rst_i
    );
data_int_rst_cross: entity work.microblaze_top_axi_sd_0_0_monostable_domain_cross_2
     port map (
      CLK => sd_clk_o,
      D(0) => toggle_clk_a_2,
      clk_i => clk_i,
      int_status_rst_i => data_int_rst_sd_clk,
      rst_i => rst_i,
      toggle_clk_a0 => toggle_clk_a0_3
    );
data_int_rst_edge: entity work.microblaze_top_axi_sd_0_0_edge_detect_3
     port map (
      D(0) => toggle_clk_a_2,
      clk_i => clk_i,
      data_int_rst => data_int_rst,
      rst_i => rst_i,
      toggle_clk_a0 => toggle_clk_a0_3
    );
data_int_status_reg_cross: entity work.\microblaze_top_axi_sd_0_0_bistable_domain_cross__parameterized5_4\
     port map (
      D(4 downto 0) => data_int_status_reg_sd_clk(4 downto 0),
      clk_i => clk_i,
      data_int_status_reg(4 downto 0) => data_int_status_reg(4 downto 0),
      rst_i => rst_i
    );
data_timeout_reg_cross: entity work.\microblaze_top_axi_sd_0_0_bistable_domain_cross__parameterized2_5\
     port map (
      CLK => sd_clk_o,
      Q(23 downto 0) => data_timeout_reg_sd_clk(23 downto 0),
      data_timeout_reg(23 downto 0) => data_timeout_reg(23 downto 0),
      rst_i => rst_i
    );
dma_addr_reg_cross: entity work.\microblaze_top_axi_sd_0_0_bistable_domain_cross__parameterized8\
     port map (
      CLK => sd_clk_o,
      Q(1 downto 0) => dma_addr_reg_sd_clk(1 downto 0),
      dma_addr_reg(1 downto 0) => dma_addr_reg(1 downto 0),
      rst_i => rst_i
    );
generic_fifo_dc_gray0: entity work.\microblaze_top_axi_sd_0_0_generic_fifo_dc_gray__1\
     port map (
      clr => '0',
      din(31 downto 24) => data_in_rx_fifo(7 downto 0),
      din(23 downto 16) => data_in_rx_fifo(15 downto 8),
      din(15 downto 8) => data_in_rx_fifo(23 downto 16),
      din(7 downto 0) => data_in_rx_fifo(31 downto 24),
      dout(31 downto 0) => axis_fifo_in_tdata(31 downto 0),
      empty => ff_in_empty,
      full => rx_fifo_full,
      rd_clk => clk_i,
      rd_level(1 downto 0) => NLW_generic_fifo_dc_gray0_rd_level_UNCONNECTED(1 downto 0),
      re => generic_fifo_dc_gray0_i_2_n_0,
      rst => software_reset_reg_cross_n_1,
      we => we_fifo,
      wr_clk => sd_clk_o,
      wr_level(1 downto 0) => NLW_generic_fifo_dc_gray0_wr_level_UNCONNECTED(1 downto 0)
    );
generic_fifo_dc_gray0_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => axis_fifo_in_tready,
      I1 => ff_in_empty,
      O => generic_fifo_dc_gray0_i_2_n_0
    );
generic_fifo_dc_gray1: entity work.microblaze_top_axi_sd_0_0_generic_fifo_dc_gray
     port map (
      clr => '0',
      din(31 downto 0) => axis_fifo_out_tdata(31 downto 0),
      dout(31 downto 0) => data_out_tx_fifo(31 downto 0),
      empty => tx_fifo_empty,
      full => tx_fifo_full,
      rd_clk => sd_clk_o,
      rd_level(1 downto 0) => NLW_generic_fifo_dc_gray1_rd_level_UNCONNECTED(1 downto 0),
      re => rd_fifo,
      rst => software_reset_reg_cross_n_1,
      we => axis_fifo_out_tvalid,
      wr_clk => clk_i,
      wr_level(1 downto 0) => NLW_generic_fifo_dc_gray1_wr_level_UNCONNECTED(1 downto 0)
    );
response_0_reg_cross: entity work.microblaze_top_axi_sd_0_0_bistable_domain_cross_6
     port map (
      D(31 downto 0) => response_0_reg_sd_clk(31 downto 0),
      clk_i => clk_i,
      response_0_reg(31 downto 0) => response_0_reg(31 downto 0),
      rst_i => rst_i
    );
response_1_reg_cross: entity work.microblaze_top_axi_sd_0_0_bistable_domain_cross_7
     port map (
      D(31 downto 0) => response_1_reg_sd_clk(31 downto 0),
      clk_i => clk_i,
      response_1_reg(31 downto 0) => response_1_reg(31 downto 0),
      rst_i => rst_i
    );
response_2_reg_cross: entity work.microblaze_top_axi_sd_0_0_bistable_domain_cross_8
     port map (
      D(31 downto 0) => response_2_reg_sd_clk(31 downto 0),
      clk_i => clk_i,
      response_2_reg(31 downto 0) => response_2_reg(31 downto 0),
      rst_i => rst_i
    );
response_3_reg_cross: entity work.microblaze_top_axi_sd_0_0_bistable_domain_cross_9
     port map (
      D(31 downto 0) => response_3_reg_sd_clk(31 downto 0),
      clk_i => clk_i,
      response_3_reg(31 downto 0) => response_3_reg(31 downto 0),
      rst_i => rst_i
    );
sd_cmd_master0: entity work.microblaze_top_axi_sd_0_0_sd_cmd_master
     port map (
      argument_i(31 downto 0) => argument_reg_sd_clk(31 downto 0),
      busy_i => sd_data_busy,
      cmd_o(39 downto 0) => cmd(39 downto 0),
      command_i(13 downto 0) => command_reg_sd_clk(13 downto 0),
      crc_ok_i => cmd_crc_ok,
      finish_i => cmd_finish,
      go_idle_o => go_idle,
      index_ok_i => cmd_index_ok,
      int_status_o(4 downto 0) => cmd_int_status_reg_sd_clk(4 downto 0),
      int_status_rst_i => cmd_int_rst_sd_clk,
      response_0_o(31 downto 0) => response_0_reg_sd_clk(31 downto 0),
      response_1_o(31 downto 0) => response_1_reg_sd_clk(31 downto 0),
      response_2_o(31 downto 0) => response_2_reg_sd_clk(31 downto 0),
      response_3_o(31 downto 0) => response_3_reg_sd_clk(31 downto 0),
      response_i(119 downto 0) => cmd_response(119 downto 0),
      rst => rst02_out,
      sd_clk => sd_clk_o,
      setting_o(1 downto 0) => cmd_setting(1 downto 0),
      start_i => cmd_start_sd_clk,
      start_xfr_o => cmd_start_tx,
      timeout_i(23 downto 0) => cmd_timeout_reg_sd_clk(23 downto 0)
    );
\sd_data_gen[0].IOBUF_data\: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => sd_dat_out_o(0),
      IO => sd_data(0),
      O => sd_dat_dat_i(0),
      T => \sd_data_gen[0].IOBUF_data_i_1_n_0\
    );
\sd_data_gen[0].IOBUF_data_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sd_dat_oe_o,
      O => \sd_data_gen[0].IOBUF_data_i_1_n_0\
    );
\sd_data_gen[1].IOBUF_data\: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => sd_dat_out_o(1),
      IO => sd_data(1),
      O => sd_dat_dat_i(1),
      T => \sd_data_gen[0].IOBUF_data_i_1_n_0\
    );
\sd_data_gen[2].IOBUF_data\: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => sd_dat_out_o(2),
      IO => sd_data(2),
      O => sd_dat_dat_i(2),
      T => \sd_data_gen[0].IOBUF_data_i_1_n_0\
    );
\sd_data_gen[3].IOBUF_data\: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => sd_dat_out_o(3),
      IO => sd_data(3),
      O => sd_dat_dat_i(3),
      T => \sd_data_gen[0].IOBUF_data_i_1_n_0\
    );
sd_data_master0: entity work.microblaze_top_axi_sd_0_0_sd_data_master
     port map (
      crc_ok_i => data_crc_ok,
      d_read_o => d_read,
      d_write_o => d_write,
      int_status_o(4 downto 0) => data_int_status_reg_sd_clk(4 downto 0),
      int_status_rst_i => data_int_rst_sd_clk,
      rst => rst02_out,
      rx_fifo_full_i => rx_fifo_full,
      sd_clk => sd_clk_o,
      start_rx_fifo_o => NLW_sd_data_master0_start_rx_fifo_o_UNCONNECTED,
      start_rx_i => data_start_rx,
      start_tx_fifo_o => NLW_sd_data_master0_start_tx_fifo_o_UNCONNECTED,
      start_tx_i => data_start_tx,
      timeout_i(23 downto 0) => data_timeout_reg_sd_clk(23 downto 0),
      tx_fifo_empty_i => tx_fifo_empty,
      tx_fifo_full_i => tx_fifo_full,
      xfr_complete_i => sd_data_master0_i_1_n_0
    );
sd_data_master0_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_busy,
      O => sd_data_master0_i_1_n_0
    );
sd_data_serial_host0: entity work.microblaze_top_axi_sd_0_0_sd_data_serial_host
     port map (
      DAT_dat_i(3 downto 0) => sd_dat_dat_i(3 downto 0),
      DAT_dat_o(3 downto 0) => sd_dat_out_o(3 downto 0),
      DAT_oe_o => sd_dat_oe_o,
      blkcnt(15 downto 0) => block_count_reg_sd_clk(15 downto 0),
      blksize(11 downto 0) => block_size_reg_sd_clk(11 downto 0),
      bus_4bit => controll_setting_reg_sd_clk,
      busy => data_busy,
      byte_alignment(1 downto 0) => dma_addr_reg_sd_clk(1 downto 0),
      crc_ok => data_crc_ok,
      data_in(31 downto 24) => data_out_tx_fifo(7 downto 0),
      data_in(23 downto 16) => data_out_tx_fifo(15 downto 8),
      data_in(15 downto 8) => data_out_tx_fifo(23 downto 16),
      data_in(7 downto 0) => data_out_tx_fifo(31 downto 24),
      data_out(31 downto 0) => data_in_rx_fifo(31 downto 0),
      rd => rd_fifo,
      rst => rst02_out,
      sd_clk => sd_clk_o,
      sd_data_busy => sd_data_busy,
      start(1) => d_read,
      start(0) => d_write,
      we => we_fifo
    );
sd_data_xfer_trig0: entity work.microblaze_top_axi_sd_0_0_sd_data_xfer_trig
     port map (
      cmd_int_status_i(4 downto 0) => cmd_int_status_reg_sd_clk(4 downto 0),
      cmd_with_data_start_i => cmd_with_data_start_i0,
      r_w_i => command_reg_cross_n_0,
      rst => rst02_out,
      sd_clk => sd_clk_o,
      start_rx_o => data_start_rx,
      start_tx_o => data_start_tx
    );
software_reset_reg_cross: entity work.\microblaze_top_axi_sd_0_0_bistable_domain_cross__parameterized1\
     port map (
      CLK => sd_clk_o,
      go_idle_o => go_idle,
      rst => rst0,
      rst_i => rst_i,
      software_reset_reg => software_reset_reg,
      \sync_clk_b_reg[1][0]_0\ => software_reset_reg_cross_n_1,
      \sync_clk_b_reg[1][0]_1\ => rst02_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_top_axi_sd_0_0_axi_sd_v1_0_S00_AXI is
  port (
    S_AXI_AWREADY : out STD_LOGIC;
    S_AXI_WREADY : out STD_LOGIC;
    axis_fifo_out_tready : out STD_LOGIC;
    axis_fifo_in_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    axis_fifo_in_tvalid : out STD_LOGIC;
    sd_clk : out STD_LOGIC;
    S_AXI_ARREADY : out STD_LOGIC;
    s00_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_rvalid : out STD_LOGIC;
    s00_axi_bvalid : out STD_LOGIC;
    sd_cmd : inout STD_LOGIC;
    sd_data : inout STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_aresetn : in STD_LOGIC;
    s00_axi_wvalid : in STD_LOGIC;
    s00_axi_awvalid : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    axis_fifo_out_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    axis_fifo_out_tvalid : in STD_LOGIC;
    axis_fifo_in_tready : in STD_LOGIC;
    s00_axi_awaddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sd_detect : in STD_LOGIC;
    s00_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_arvalid : in STD_LOGIC;
    s00_axi_bready : in STD_LOGIC;
    s00_axi_rready : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_top_axi_sd_0_0_axi_sd_v1_0_S00_AXI : entity is "axi_sd_v1_0_S00_AXI";
end microblaze_top_axi_sd_0_0_axi_sd_v1_0_S00_AXI;

architecture STRUCTURE of microblaze_top_axi_sd_0_0_axi_sd_v1_0_S00_AXI is
  signal S_AXI_ARESET : STD_LOGIC;
  signal \^s_axi_arready\ : STD_LOGIC;
  signal \^s_axi_awready\ : STD_LOGIC;
  signal \^s_axi_wready\ : STD_LOGIC;
  signal aw_en_i_1_n_0 : STD_LOGIC;
  signal aw_en_reg_n_0 : STD_LOGIC;
  signal axi_arready0 : STD_LOGIC;
  signal axi_awready0 : STD_LOGIC;
  signal axi_bvalid_i_1_n_0 : STD_LOGIC;
  signal \axi_rdata[0]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[0]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[0]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[0]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[10]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[10]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[10]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[10]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[11]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[11]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[11]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[11]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[12]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[12]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[12]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[12]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[13]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[13]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[13]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[13]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[14]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[14]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[14]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[14]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[15]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[15]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[15]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[15]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[16]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[16]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[16]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[16]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[17]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[17]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[17]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[17]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[18]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[18]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[18]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[18]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[19]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[19]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[19]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[19]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[1]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[1]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[1]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[1]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[20]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[20]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[20]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[20]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[21]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[21]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[21]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[21]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[22]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[22]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[22]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[22]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[23]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[23]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[23]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[23]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[24]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[24]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[24]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[24]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[25]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[25]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[25]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[25]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[26]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[26]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[26]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[26]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[27]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[27]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[27]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[27]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[28]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[28]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[28]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[28]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[29]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[29]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[29]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[29]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[2]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[2]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[2]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[2]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[30]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[30]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[30]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[30]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[31]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[31]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[31]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[31]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[3]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[3]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[3]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[3]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[4]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[4]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[4]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[4]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[5]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[5]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[5]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[5]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[6]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[6]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[6]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[6]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[7]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[7]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[7]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[7]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[8]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[8]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[8]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[8]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[9]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[9]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[9]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[9]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[10]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[10]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[11]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[11]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[12]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[13]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[13]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[14]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[14]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[15]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[15]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[16]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[16]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[17]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[17]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[18]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[18]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[19]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[19]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[1]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[20]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[20]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[21]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[21]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[22]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[22]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[23]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[23]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[24]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[24]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[25]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[25]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[26]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[26]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[27]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[27]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[28]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[28]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[29]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[29]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[2]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[2]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[30]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[30]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[31]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[31]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[3]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[4]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[5]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[5]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[6]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[6]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[7]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[8]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[9]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[9]_i_3_n_0\ : STD_LOGIC;
  signal axi_rvalid_i_1_n_0 : STD_LOGIC;
  signal axi_wready0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 31 downto 7 );
  signal p_2_in : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal reg_data_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^s00_axi_bvalid\ : STD_LOGIC;
  signal \^s00_axi_rvalid\ : STD_LOGIC;
  signal sel0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal slv_reg0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \slv_reg0[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg0[31]_i_2_n_0\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[10]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[11]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[12]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[13]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[14]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[15]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[16]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[17]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[18]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[19]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[20]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[21]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[22]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[23]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[24]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[25]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[26]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[27]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[28]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[29]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[30]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[31]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[4]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[5]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[6]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[7]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[8]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[9]\ : STD_LOGIC;
  signal slv_reg1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal slv_reg11 : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal slv_reg12 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal slv_reg13 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal slv_reg14 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal slv_reg15 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal slv_reg2 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \slv_reg2[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg2[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg2[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg2[7]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[14]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[15]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[16]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[17]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[18]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[19]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[20]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[21]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[22]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[23]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[24]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[25]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[26]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[27]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[28]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[29]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[30]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[31]\ : STD_LOGIC;
  signal slv_reg3 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \slv_reg3[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg3[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg3[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg3[7]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg3_reg_n_0_[24]\ : STD_LOGIC;
  signal \slv_reg3_reg_n_0_[25]\ : STD_LOGIC;
  signal \slv_reg3_reg_n_0_[26]\ : STD_LOGIC;
  signal \slv_reg3_reg_n_0_[27]\ : STD_LOGIC;
  signal \slv_reg3_reg_n_0_[28]\ : STD_LOGIC;
  signal \slv_reg3_reg_n_0_[29]\ : STD_LOGIC;
  signal \slv_reg3_reg_n_0_[30]\ : STD_LOGIC;
  signal \slv_reg3_reg_n_0_[31]\ : STD_LOGIC;
  signal slv_reg4 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \slv_reg4[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg4[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg4[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg4[7]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg4_reg_n_0_[24]\ : STD_LOGIC;
  signal \slv_reg4_reg_n_0_[25]\ : STD_LOGIC;
  signal \slv_reg4_reg_n_0_[26]\ : STD_LOGIC;
  signal \slv_reg4_reg_n_0_[27]\ : STD_LOGIC;
  signal \slv_reg4_reg_n_0_[28]\ : STD_LOGIC;
  signal \slv_reg4_reg_n_0_[29]\ : STD_LOGIC;
  signal \slv_reg4_reg_n_0_[30]\ : STD_LOGIC;
  signal \slv_reg4_reg_n_0_[31]\ : STD_LOGIC;
  signal slv_reg5 : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \slv_reg5[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg5[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg5[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg5[7]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg5_reg_n_0_[12]\ : STD_LOGIC;
  signal \slv_reg5_reg_n_0_[13]\ : STD_LOGIC;
  signal \slv_reg5_reg_n_0_[14]\ : STD_LOGIC;
  signal \slv_reg5_reg_n_0_[15]\ : STD_LOGIC;
  signal \slv_reg5_reg_n_0_[17]\ : STD_LOGIC;
  signal \slv_reg5_reg_n_0_[18]\ : STD_LOGIC;
  signal \slv_reg5_reg_n_0_[19]\ : STD_LOGIC;
  signal \slv_reg5_reg_n_0_[20]\ : STD_LOGIC;
  signal \slv_reg5_reg_n_0_[21]\ : STD_LOGIC;
  signal \slv_reg5_reg_n_0_[22]\ : STD_LOGIC;
  signal \slv_reg5_reg_n_0_[23]\ : STD_LOGIC;
  signal \slv_reg5_reg_n_0_[24]\ : STD_LOGIC;
  signal \slv_reg5_reg_n_0_[25]\ : STD_LOGIC;
  signal \slv_reg5_reg_n_0_[26]\ : STD_LOGIC;
  signal \slv_reg5_reg_n_0_[27]\ : STD_LOGIC;
  signal \slv_reg5_reg_n_0_[28]\ : STD_LOGIC;
  signal \slv_reg5_reg_n_0_[29]\ : STD_LOGIC;
  signal \slv_reg5_reg_n_0_[30]\ : STD_LOGIC;
  signal \slv_reg5_reg_n_0_[31]\ : STD_LOGIC;
  signal slv_reg6 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \slv_reg6[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg6[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg6[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg6[7]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg6_reg_n_0_[16]\ : STD_LOGIC;
  signal \slv_reg6_reg_n_0_[17]\ : STD_LOGIC;
  signal \slv_reg6_reg_n_0_[18]\ : STD_LOGIC;
  signal \slv_reg6_reg_n_0_[19]\ : STD_LOGIC;
  signal \slv_reg6_reg_n_0_[20]\ : STD_LOGIC;
  signal \slv_reg6_reg_n_0_[21]\ : STD_LOGIC;
  signal \slv_reg6_reg_n_0_[22]\ : STD_LOGIC;
  signal \slv_reg6_reg_n_0_[23]\ : STD_LOGIC;
  signal \slv_reg6_reg_n_0_[24]\ : STD_LOGIC;
  signal \slv_reg6_reg_n_0_[25]\ : STD_LOGIC;
  signal \slv_reg6_reg_n_0_[26]\ : STD_LOGIC;
  signal \slv_reg6_reg_n_0_[27]\ : STD_LOGIC;
  signal \slv_reg6_reg_n_0_[28]\ : STD_LOGIC;
  signal \slv_reg6_reg_n_0_[29]\ : STD_LOGIC;
  signal \slv_reg6_reg_n_0_[30]\ : STD_LOGIC;
  signal \slv_reg6_reg_n_0_[31]\ : STD_LOGIC;
  signal slv_reg7 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \slv_reg7[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg7[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg7[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg7[7]_i_1_n_0\ : STD_LOGIC;
  signal slv_reg8 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \slv_reg8[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg8[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg8[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg8[7]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg8_reg_n_0_[10]\ : STD_LOGIC;
  signal \slv_reg8_reg_n_0_[11]\ : STD_LOGIC;
  signal \slv_reg8_reg_n_0_[12]\ : STD_LOGIC;
  signal \slv_reg8_reg_n_0_[13]\ : STD_LOGIC;
  signal \slv_reg8_reg_n_0_[14]\ : STD_LOGIC;
  signal \slv_reg8_reg_n_0_[15]\ : STD_LOGIC;
  signal \slv_reg8_reg_n_0_[16]\ : STD_LOGIC;
  signal \slv_reg8_reg_n_0_[17]\ : STD_LOGIC;
  signal \slv_reg8_reg_n_0_[18]\ : STD_LOGIC;
  signal \slv_reg8_reg_n_0_[19]\ : STD_LOGIC;
  signal \slv_reg8_reg_n_0_[20]\ : STD_LOGIC;
  signal \slv_reg8_reg_n_0_[21]\ : STD_LOGIC;
  signal \slv_reg8_reg_n_0_[22]\ : STD_LOGIC;
  signal \slv_reg8_reg_n_0_[23]\ : STD_LOGIC;
  signal \slv_reg8_reg_n_0_[24]\ : STD_LOGIC;
  signal \slv_reg8_reg_n_0_[25]\ : STD_LOGIC;
  signal \slv_reg8_reg_n_0_[26]\ : STD_LOGIC;
  signal \slv_reg8_reg_n_0_[27]\ : STD_LOGIC;
  signal \slv_reg8_reg_n_0_[28]\ : STD_LOGIC;
  signal \slv_reg8_reg_n_0_[29]\ : STD_LOGIC;
  signal \slv_reg8_reg_n_0_[30]\ : STD_LOGIC;
  signal \slv_reg8_reg_n_0_[31]\ : STD_LOGIC;
  signal \slv_reg8_reg_n_0_[8]\ : STD_LOGIC;
  signal \slv_reg8_reg_n_0_[9]\ : STD_LOGIC;
  signal \slv_reg_rden__0\ : STD_LOGIC;
  signal \slv_reg_wren__0\ : STD_LOGIC;
begin
  S_AXI_ARREADY <= \^s_axi_arready\;
  S_AXI_AWREADY <= \^s_axi_awready\;
  S_AXI_WREADY <= \^s_axi_wready\;
  s00_axi_bvalid <= \^s00_axi_bvalid\;
  s00_axi_rvalid <= \^s00_axi_rvalid\;
aw_en_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFC4CCC4CCC4CC"
    )
        port map (
      I0 => s00_axi_awvalid,
      I1 => aw_en_reg_n_0,
      I2 => \^s_axi_awready\,
      I3 => s00_axi_wvalid,
      I4 => s00_axi_bready,
      I5 => \^s00_axi_bvalid\,
      O => aw_en_i_1_n_0
    );
aw_en_reg: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => aw_en_i_1_n_0,
      Q => aw_en_reg_n_0,
      S => S_AXI_ARESET
    );
\axi_araddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_arready0,
      D => s00_axi_araddr(0),
      Q => sel0(0),
      R => S_AXI_ARESET
    );
\axi_araddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_arready0,
      D => s00_axi_araddr(1),
      Q => sel0(1),
      R => S_AXI_ARESET
    );
\axi_araddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_arready0,
      D => s00_axi_araddr(2),
      Q => sel0(2),
      R => S_AXI_ARESET
    );
\axi_araddr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_arready0,
      D => s00_axi_araddr(3),
      Q => sel0(3),
      R => S_AXI_ARESET
    );
axi_arready_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s00_axi_arvalid,
      I1 => \^s_axi_arready\,
      O => axi_arready0
    );
axi_arready_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_arready0,
      Q => \^s_axi_arready\,
      R => S_AXI_ARESET
    );
\axi_awaddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_awready0,
      D => s00_axi_awaddr(0),
      Q => p_0_in(0),
      R => S_AXI_ARESET
    );
\axi_awaddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_awready0,
      D => s00_axi_awaddr(1),
      Q => p_0_in(1),
      R => S_AXI_ARESET
    );
\axi_awaddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_awready0,
      D => s00_axi_awaddr(2),
      Q => p_0_in(2),
      R => S_AXI_ARESET
    );
\axi_awaddr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_awready0,
      D => s00_axi_awaddr(3),
      Q => p_0_in(3),
      R => S_AXI_ARESET
    );
axi_awready_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => s00_axi_wvalid,
      I1 => \^s_axi_awready\,
      I2 => aw_en_reg_n_0,
      I3 => s00_axi_awvalid,
      O => axi_awready0
    );
axi_awready_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_awready0,
      Q => \^s_axi_awready\,
      R => S_AXI_ARESET
    );
axi_bvalid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF80008000"
    )
        port map (
      I0 => s00_axi_awvalid,
      I1 => s00_axi_wvalid,
      I2 => \^s_axi_awready\,
      I3 => \^s_axi_wready\,
      I4 => s00_axi_bready,
      I5 => \^s00_axi_bvalid\,
      O => axi_bvalid_i_1_n_0
    );
axi_bvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_bvalid_i_1_n_0,
      Q => \^s00_axi_bvalid\,
      R => S_AXI_ARESET
    );
\axi_rdata[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(0),
      I1 => slv_reg2(0),
      I2 => sel0(1),
      I3 => slv_reg1(0),
      I4 => sel0(0),
      I5 => slv_reg0(0),
      O => \axi_rdata[0]_i_4_n_0\
    );
\axi_rdata[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(0),
      I1 => slv_reg6(0),
      I2 => sel0(1),
      I3 => slv_reg5(0),
      I4 => sel0(0),
      I5 => slv_reg4(0),
      O => \axi_rdata[0]_i_5_n_0\
    );
\axi_rdata[0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => slv_reg11(0),
      I1 => sd_detect,
      I2 => sel0(1),
      I3 => slv_reg8(0),
      I4 => sel0(0),
      O => \axi_rdata[0]_i_6_n_0\
    );
\axi_rdata[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15(0),
      I1 => slv_reg14(0),
      I2 => sel0(1),
      I3 => slv_reg13(0),
      I4 => sel0(0),
      I5 => slv_reg12(0),
      O => \axi_rdata[0]_i_7_n_0\
    );
\axi_rdata[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(10),
      I1 => slv_reg2(10),
      I2 => sel0(1),
      I3 => slv_reg1(10),
      I4 => sel0(0),
      I5 => \slv_reg0_reg_n_0_[10]\,
      O => \axi_rdata[10]_i_4_n_0\
    );
\axi_rdata[10]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(10),
      I1 => slv_reg6(10),
      I2 => sel0(1),
      I3 => slv_reg5(10),
      I4 => sel0(0),
      I5 => slv_reg4(10),
      O => \axi_rdata[10]_i_5_n_0\
    );
\axi_rdata[10]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => sel0(0),
      I1 => \slv_reg8_reg_n_0_[10]\,
      I2 => sel0(1),
      O => \axi_rdata[10]_i_6_n_0\
    );
\axi_rdata[10]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15(10),
      I1 => slv_reg14(10),
      I2 => sel0(1),
      I3 => slv_reg13(10),
      I4 => sel0(0),
      I5 => slv_reg12(10),
      O => \axi_rdata[10]_i_7_n_0\
    );
\axi_rdata[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(11),
      I1 => slv_reg2(11),
      I2 => sel0(1),
      I3 => slv_reg1(11),
      I4 => sel0(0),
      I5 => \slv_reg0_reg_n_0_[11]\,
      O => \axi_rdata[11]_i_4_n_0\
    );
\axi_rdata[11]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(11),
      I1 => slv_reg6(11),
      I2 => sel0(1),
      I3 => slv_reg5(11),
      I4 => sel0(0),
      I5 => slv_reg4(11),
      O => \axi_rdata[11]_i_5_n_0\
    );
\axi_rdata[11]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => sel0(0),
      I1 => \slv_reg8_reg_n_0_[11]\,
      I2 => sel0(1),
      O => \axi_rdata[11]_i_6_n_0\
    );
\axi_rdata[11]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15(11),
      I1 => slv_reg14(11),
      I2 => sel0(1),
      I3 => slv_reg13(11),
      I4 => sel0(0),
      I5 => slv_reg12(11),
      O => \axi_rdata[11]_i_7_n_0\
    );
\axi_rdata[12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(12),
      I1 => slv_reg2(12),
      I2 => sel0(1),
      I3 => slv_reg1(12),
      I4 => sel0(0),
      I5 => \slv_reg0_reg_n_0_[12]\,
      O => \axi_rdata[12]_i_4_n_0\
    );
\axi_rdata[12]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(12),
      I1 => slv_reg6(12),
      I2 => sel0(1),
      I3 => \slv_reg5_reg_n_0_[12]\,
      I4 => sel0(0),
      I5 => slv_reg4(12),
      O => \axi_rdata[12]_i_5_n_0\
    );
\axi_rdata[12]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => sel0(0),
      I1 => \slv_reg8_reg_n_0_[12]\,
      I2 => sel0(1),
      O => \axi_rdata[12]_i_6_n_0\
    );
\axi_rdata[12]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15(12),
      I1 => slv_reg14(12),
      I2 => sel0(1),
      I3 => slv_reg13(12),
      I4 => sel0(0),
      I5 => slv_reg12(12),
      O => \axi_rdata[12]_i_7_n_0\
    );
\axi_rdata[13]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(13),
      I1 => slv_reg2(13),
      I2 => sel0(1),
      I3 => slv_reg1(13),
      I4 => sel0(0),
      I5 => \slv_reg0_reg_n_0_[13]\,
      O => \axi_rdata[13]_i_4_n_0\
    );
\axi_rdata[13]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(13),
      I1 => slv_reg6(13),
      I2 => sel0(1),
      I3 => \slv_reg5_reg_n_0_[13]\,
      I4 => sel0(0),
      I5 => slv_reg4(13),
      O => \axi_rdata[13]_i_5_n_0\
    );
\axi_rdata[13]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => sel0(0),
      I1 => \slv_reg8_reg_n_0_[13]\,
      I2 => sel0(1),
      O => \axi_rdata[13]_i_6_n_0\
    );
\axi_rdata[13]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15(13),
      I1 => slv_reg14(13),
      I2 => sel0(1),
      I3 => slv_reg13(13),
      I4 => sel0(0),
      I5 => slv_reg12(13),
      O => \axi_rdata[13]_i_7_n_0\
    );
\axi_rdata[14]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(14),
      I1 => \slv_reg2_reg_n_0_[14]\,
      I2 => sel0(1),
      I3 => slv_reg1(14),
      I4 => sel0(0),
      I5 => \slv_reg0_reg_n_0_[14]\,
      O => \axi_rdata[14]_i_4_n_0\
    );
\axi_rdata[14]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(14),
      I1 => slv_reg6(14),
      I2 => sel0(1),
      I3 => \slv_reg5_reg_n_0_[14]\,
      I4 => sel0(0),
      I5 => slv_reg4(14),
      O => \axi_rdata[14]_i_5_n_0\
    );
\axi_rdata[14]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => sel0(0),
      I1 => \slv_reg8_reg_n_0_[14]\,
      I2 => sel0(1),
      O => \axi_rdata[14]_i_6_n_0\
    );
\axi_rdata[14]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15(14),
      I1 => slv_reg14(14),
      I2 => sel0(1),
      I3 => slv_reg13(14),
      I4 => sel0(0),
      I5 => slv_reg12(14),
      O => \axi_rdata[14]_i_7_n_0\
    );
\axi_rdata[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(15),
      I1 => \slv_reg2_reg_n_0_[15]\,
      I2 => sel0(1),
      I3 => slv_reg1(15),
      I4 => sel0(0),
      I5 => \slv_reg0_reg_n_0_[15]\,
      O => \axi_rdata[15]_i_4_n_0\
    );
\axi_rdata[15]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(15),
      I1 => slv_reg6(15),
      I2 => sel0(1),
      I3 => \slv_reg5_reg_n_0_[15]\,
      I4 => sel0(0),
      I5 => slv_reg4(15),
      O => \axi_rdata[15]_i_5_n_0\
    );
\axi_rdata[15]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => sel0(0),
      I1 => \slv_reg8_reg_n_0_[15]\,
      I2 => sel0(1),
      O => \axi_rdata[15]_i_6_n_0\
    );
\axi_rdata[15]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15(15),
      I1 => slv_reg14(15),
      I2 => sel0(1),
      I3 => slv_reg13(15),
      I4 => sel0(0),
      I5 => slv_reg12(15),
      O => \axi_rdata[15]_i_7_n_0\
    );
\axi_rdata[16]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(16),
      I1 => \slv_reg2_reg_n_0_[16]\,
      I2 => sel0(1),
      I3 => slv_reg1(16),
      I4 => sel0(0),
      I5 => \slv_reg0_reg_n_0_[16]\,
      O => \axi_rdata[16]_i_4_n_0\
    );
\axi_rdata[16]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(16),
      I1 => \slv_reg6_reg_n_0_[16]\,
      I2 => sel0(1),
      I3 => slv_reg5(16),
      I4 => sel0(0),
      I5 => slv_reg4(16),
      O => \axi_rdata[16]_i_5_n_0\
    );
\axi_rdata[16]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8830"
    )
        port map (
      I0 => slv_reg11(16),
      I1 => sel0(1),
      I2 => \slv_reg8_reg_n_0_[16]\,
      I3 => sel0(0),
      O => \axi_rdata[16]_i_6_n_0\
    );
\axi_rdata[16]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15(16),
      I1 => slv_reg14(16),
      I2 => sel0(1),
      I3 => slv_reg13(16),
      I4 => sel0(0),
      I5 => slv_reg12(16),
      O => \axi_rdata[16]_i_7_n_0\
    );
\axi_rdata[17]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(17),
      I1 => \slv_reg2_reg_n_0_[17]\,
      I2 => sel0(1),
      I3 => slv_reg1(17),
      I4 => sel0(0),
      I5 => \slv_reg0_reg_n_0_[17]\,
      O => \axi_rdata[17]_i_4_n_0\
    );
\axi_rdata[17]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(17),
      I1 => \slv_reg6_reg_n_0_[17]\,
      I2 => sel0(1),
      I3 => \slv_reg5_reg_n_0_[17]\,
      I4 => sel0(0),
      I5 => slv_reg4(17),
      O => \axi_rdata[17]_i_5_n_0\
    );
\axi_rdata[17]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8830"
    )
        port map (
      I0 => slv_reg11(17),
      I1 => sel0(1),
      I2 => \slv_reg8_reg_n_0_[17]\,
      I3 => sel0(0),
      O => \axi_rdata[17]_i_6_n_0\
    );
\axi_rdata[17]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15(17),
      I1 => slv_reg14(17),
      I2 => sel0(1),
      I3 => slv_reg13(17),
      I4 => sel0(0),
      I5 => slv_reg12(17),
      O => \axi_rdata[17]_i_7_n_0\
    );
\axi_rdata[18]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(18),
      I1 => \slv_reg2_reg_n_0_[18]\,
      I2 => sel0(1),
      I3 => slv_reg1(18),
      I4 => sel0(0),
      I5 => \slv_reg0_reg_n_0_[18]\,
      O => \axi_rdata[18]_i_4_n_0\
    );
\axi_rdata[18]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(18),
      I1 => \slv_reg6_reg_n_0_[18]\,
      I2 => sel0(1),
      I3 => \slv_reg5_reg_n_0_[18]\,
      I4 => sel0(0),
      I5 => slv_reg4(18),
      O => \axi_rdata[18]_i_5_n_0\
    );
\axi_rdata[18]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8830"
    )
        port map (
      I0 => slv_reg11(18),
      I1 => sel0(1),
      I2 => \slv_reg8_reg_n_0_[18]\,
      I3 => sel0(0),
      O => \axi_rdata[18]_i_6_n_0\
    );
\axi_rdata[18]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15(18),
      I1 => slv_reg14(18),
      I2 => sel0(1),
      I3 => slv_reg13(18),
      I4 => sel0(0),
      I5 => slv_reg12(18),
      O => \axi_rdata[18]_i_7_n_0\
    );
\axi_rdata[19]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(19),
      I1 => \slv_reg2_reg_n_0_[19]\,
      I2 => sel0(1),
      I3 => slv_reg1(19),
      I4 => sel0(0),
      I5 => \slv_reg0_reg_n_0_[19]\,
      O => \axi_rdata[19]_i_4_n_0\
    );
\axi_rdata[19]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(19),
      I1 => \slv_reg6_reg_n_0_[19]\,
      I2 => sel0(1),
      I3 => \slv_reg5_reg_n_0_[19]\,
      I4 => sel0(0),
      I5 => slv_reg4(19),
      O => \axi_rdata[19]_i_5_n_0\
    );
\axi_rdata[19]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8830"
    )
        port map (
      I0 => slv_reg11(19),
      I1 => sel0(1),
      I2 => \slv_reg8_reg_n_0_[19]\,
      I3 => sel0(0),
      O => \axi_rdata[19]_i_6_n_0\
    );
\axi_rdata[19]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15(19),
      I1 => slv_reg14(19),
      I2 => sel0(1),
      I3 => slv_reg13(19),
      I4 => sel0(0),
      I5 => slv_reg12(19),
      O => \axi_rdata[19]_i_7_n_0\
    );
\axi_rdata[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(1),
      I1 => slv_reg2(1),
      I2 => sel0(1),
      I3 => slv_reg1(1),
      I4 => sel0(0),
      I5 => slv_reg0(1),
      O => \axi_rdata[1]_i_4_n_0\
    );
\axi_rdata[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(1),
      I1 => slv_reg6(1),
      I2 => sel0(1),
      I3 => slv_reg5(1),
      I4 => sel0(0),
      I5 => slv_reg4(1),
      O => \axi_rdata[1]_i_5_n_0\
    );
\axi_rdata[1]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8830"
    )
        port map (
      I0 => slv_reg11(1),
      I1 => sel0(1),
      I2 => slv_reg8(1),
      I3 => sel0(0),
      O => \axi_rdata[1]_i_6_n_0\
    );
\axi_rdata[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15(1),
      I1 => slv_reg14(1),
      I2 => sel0(1),
      I3 => slv_reg13(1),
      I4 => sel0(0),
      I5 => slv_reg12(1),
      O => \axi_rdata[1]_i_7_n_0\
    );
\axi_rdata[20]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(20),
      I1 => \slv_reg2_reg_n_0_[20]\,
      I2 => sel0(1),
      I3 => slv_reg1(20),
      I4 => sel0(0),
      I5 => \slv_reg0_reg_n_0_[20]\,
      O => \axi_rdata[20]_i_4_n_0\
    );
\axi_rdata[20]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(20),
      I1 => \slv_reg6_reg_n_0_[20]\,
      I2 => sel0(1),
      I3 => \slv_reg5_reg_n_0_[20]\,
      I4 => sel0(0),
      I5 => slv_reg4(20),
      O => \axi_rdata[20]_i_5_n_0\
    );
\axi_rdata[20]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8830"
    )
        port map (
      I0 => slv_reg11(20),
      I1 => sel0(1),
      I2 => \slv_reg8_reg_n_0_[20]\,
      I3 => sel0(0),
      O => \axi_rdata[20]_i_6_n_0\
    );
\axi_rdata[20]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15(20),
      I1 => slv_reg14(20),
      I2 => sel0(1),
      I3 => slv_reg13(20),
      I4 => sel0(0),
      I5 => slv_reg12(20),
      O => \axi_rdata[20]_i_7_n_0\
    );
\axi_rdata[21]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(21),
      I1 => \slv_reg2_reg_n_0_[21]\,
      I2 => sel0(1),
      I3 => slv_reg1(21),
      I4 => sel0(0),
      I5 => \slv_reg0_reg_n_0_[21]\,
      O => \axi_rdata[21]_i_4_n_0\
    );
\axi_rdata[21]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(21),
      I1 => \slv_reg6_reg_n_0_[21]\,
      I2 => sel0(1),
      I3 => \slv_reg5_reg_n_0_[21]\,
      I4 => sel0(0),
      I5 => slv_reg4(21),
      O => \axi_rdata[21]_i_5_n_0\
    );
\axi_rdata[21]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => sel0(0),
      I1 => \slv_reg8_reg_n_0_[21]\,
      I2 => sel0(1),
      O => \axi_rdata[21]_i_6_n_0\
    );
\axi_rdata[21]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15(21),
      I1 => slv_reg14(21),
      I2 => sel0(1),
      I3 => slv_reg13(21),
      I4 => sel0(0),
      I5 => slv_reg12(21),
      O => \axi_rdata[21]_i_7_n_0\
    );
\axi_rdata[22]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(22),
      I1 => \slv_reg2_reg_n_0_[22]\,
      I2 => sel0(1),
      I3 => slv_reg1(22),
      I4 => sel0(0),
      I5 => \slv_reg0_reg_n_0_[22]\,
      O => \axi_rdata[22]_i_4_n_0\
    );
\axi_rdata[22]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(22),
      I1 => \slv_reg6_reg_n_0_[22]\,
      I2 => sel0(1),
      I3 => \slv_reg5_reg_n_0_[22]\,
      I4 => sel0(0),
      I5 => slv_reg4(22),
      O => \axi_rdata[22]_i_5_n_0\
    );
\axi_rdata[22]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => sel0(0),
      I1 => \slv_reg8_reg_n_0_[22]\,
      I2 => sel0(1),
      O => \axi_rdata[22]_i_6_n_0\
    );
\axi_rdata[22]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15(22),
      I1 => slv_reg14(22),
      I2 => sel0(1),
      I3 => slv_reg13(22),
      I4 => sel0(0),
      I5 => slv_reg12(22),
      O => \axi_rdata[22]_i_7_n_0\
    );
\axi_rdata[23]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(23),
      I1 => \slv_reg2_reg_n_0_[23]\,
      I2 => sel0(1),
      I3 => slv_reg1(23),
      I4 => sel0(0),
      I5 => \slv_reg0_reg_n_0_[23]\,
      O => \axi_rdata[23]_i_4_n_0\
    );
\axi_rdata[23]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(23),
      I1 => \slv_reg6_reg_n_0_[23]\,
      I2 => sel0(1),
      I3 => \slv_reg5_reg_n_0_[23]\,
      I4 => sel0(0),
      I5 => slv_reg4(23),
      O => \axi_rdata[23]_i_5_n_0\
    );
\axi_rdata[23]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => sel0(0),
      I1 => \slv_reg8_reg_n_0_[23]\,
      I2 => sel0(1),
      O => \axi_rdata[23]_i_6_n_0\
    );
\axi_rdata[23]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15(23),
      I1 => slv_reg14(23),
      I2 => sel0(1),
      I3 => slv_reg13(23),
      I4 => sel0(0),
      I5 => slv_reg12(23),
      O => \axi_rdata[23]_i_7_n_0\
    );
\axi_rdata[24]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3_reg_n_0_[24]\,
      I1 => \slv_reg2_reg_n_0_[24]\,
      I2 => sel0(1),
      I3 => slv_reg1(24),
      I4 => sel0(0),
      I5 => \slv_reg0_reg_n_0_[24]\,
      O => \axi_rdata[24]_i_4_n_0\
    );
\axi_rdata[24]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(24),
      I1 => \slv_reg6_reg_n_0_[24]\,
      I2 => sel0(1),
      I3 => \slv_reg5_reg_n_0_[24]\,
      I4 => sel0(0),
      I5 => \slv_reg4_reg_n_0_[24]\,
      O => \axi_rdata[24]_i_5_n_0\
    );
\axi_rdata[24]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => sel0(0),
      I1 => \slv_reg8_reg_n_0_[24]\,
      I2 => sel0(1),
      O => \axi_rdata[24]_i_6_n_0\
    );
\axi_rdata[24]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15(24),
      I1 => slv_reg14(24),
      I2 => sel0(1),
      I3 => slv_reg13(24),
      I4 => sel0(0),
      I5 => slv_reg12(24),
      O => \axi_rdata[24]_i_7_n_0\
    );
\axi_rdata[25]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3_reg_n_0_[25]\,
      I1 => \slv_reg2_reg_n_0_[25]\,
      I2 => sel0(1),
      I3 => slv_reg1(25),
      I4 => sel0(0),
      I5 => \slv_reg0_reg_n_0_[25]\,
      O => \axi_rdata[25]_i_4_n_0\
    );
\axi_rdata[25]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(25),
      I1 => \slv_reg6_reg_n_0_[25]\,
      I2 => sel0(1),
      I3 => \slv_reg5_reg_n_0_[25]\,
      I4 => sel0(0),
      I5 => \slv_reg4_reg_n_0_[25]\,
      O => \axi_rdata[25]_i_5_n_0\
    );
\axi_rdata[25]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => sel0(0),
      I1 => \slv_reg8_reg_n_0_[25]\,
      I2 => sel0(1),
      O => \axi_rdata[25]_i_6_n_0\
    );
\axi_rdata[25]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15(25),
      I1 => slv_reg14(25),
      I2 => sel0(1),
      I3 => slv_reg13(25),
      I4 => sel0(0),
      I5 => slv_reg12(25),
      O => \axi_rdata[25]_i_7_n_0\
    );
\axi_rdata[26]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3_reg_n_0_[26]\,
      I1 => \slv_reg2_reg_n_0_[26]\,
      I2 => sel0(1),
      I3 => slv_reg1(26),
      I4 => sel0(0),
      I5 => \slv_reg0_reg_n_0_[26]\,
      O => \axi_rdata[26]_i_4_n_0\
    );
\axi_rdata[26]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(26),
      I1 => \slv_reg6_reg_n_0_[26]\,
      I2 => sel0(1),
      I3 => \slv_reg5_reg_n_0_[26]\,
      I4 => sel0(0),
      I5 => \slv_reg4_reg_n_0_[26]\,
      O => \axi_rdata[26]_i_5_n_0\
    );
\axi_rdata[26]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => sel0(0),
      I1 => \slv_reg8_reg_n_0_[26]\,
      I2 => sel0(1),
      O => \axi_rdata[26]_i_6_n_0\
    );
\axi_rdata[26]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15(26),
      I1 => slv_reg14(26),
      I2 => sel0(1),
      I3 => slv_reg13(26),
      I4 => sel0(0),
      I5 => slv_reg12(26),
      O => \axi_rdata[26]_i_7_n_0\
    );
\axi_rdata[27]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3_reg_n_0_[27]\,
      I1 => \slv_reg2_reg_n_0_[27]\,
      I2 => sel0(1),
      I3 => slv_reg1(27),
      I4 => sel0(0),
      I5 => \slv_reg0_reg_n_0_[27]\,
      O => \axi_rdata[27]_i_4_n_0\
    );
\axi_rdata[27]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(27),
      I1 => \slv_reg6_reg_n_0_[27]\,
      I2 => sel0(1),
      I3 => \slv_reg5_reg_n_0_[27]\,
      I4 => sel0(0),
      I5 => \slv_reg4_reg_n_0_[27]\,
      O => \axi_rdata[27]_i_5_n_0\
    );
\axi_rdata[27]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => sel0(0),
      I1 => \slv_reg8_reg_n_0_[27]\,
      I2 => sel0(1),
      O => \axi_rdata[27]_i_6_n_0\
    );
\axi_rdata[27]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15(27),
      I1 => slv_reg14(27),
      I2 => sel0(1),
      I3 => slv_reg13(27),
      I4 => sel0(0),
      I5 => slv_reg12(27),
      O => \axi_rdata[27]_i_7_n_0\
    );
\axi_rdata[28]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3_reg_n_0_[28]\,
      I1 => \slv_reg2_reg_n_0_[28]\,
      I2 => sel0(1),
      I3 => slv_reg1(28),
      I4 => sel0(0),
      I5 => \slv_reg0_reg_n_0_[28]\,
      O => \axi_rdata[28]_i_4_n_0\
    );
\axi_rdata[28]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(28),
      I1 => \slv_reg6_reg_n_0_[28]\,
      I2 => sel0(1),
      I3 => \slv_reg5_reg_n_0_[28]\,
      I4 => sel0(0),
      I5 => \slv_reg4_reg_n_0_[28]\,
      O => \axi_rdata[28]_i_5_n_0\
    );
\axi_rdata[28]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => sel0(0),
      I1 => \slv_reg8_reg_n_0_[28]\,
      I2 => sel0(1),
      O => \axi_rdata[28]_i_6_n_0\
    );
\axi_rdata[28]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15(28),
      I1 => slv_reg14(28),
      I2 => sel0(1),
      I3 => slv_reg13(28),
      I4 => sel0(0),
      I5 => slv_reg12(28),
      O => \axi_rdata[28]_i_7_n_0\
    );
\axi_rdata[29]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3_reg_n_0_[29]\,
      I1 => \slv_reg2_reg_n_0_[29]\,
      I2 => sel0(1),
      I3 => slv_reg1(29),
      I4 => sel0(0),
      I5 => \slv_reg0_reg_n_0_[29]\,
      O => \axi_rdata[29]_i_4_n_0\
    );
\axi_rdata[29]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(29),
      I1 => \slv_reg6_reg_n_0_[29]\,
      I2 => sel0(1),
      I3 => \slv_reg5_reg_n_0_[29]\,
      I4 => sel0(0),
      I5 => \slv_reg4_reg_n_0_[29]\,
      O => \axi_rdata[29]_i_5_n_0\
    );
\axi_rdata[29]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => sel0(0),
      I1 => \slv_reg8_reg_n_0_[29]\,
      I2 => sel0(1),
      O => \axi_rdata[29]_i_6_n_0\
    );
\axi_rdata[29]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15(29),
      I1 => slv_reg14(29),
      I2 => sel0(1),
      I3 => slv_reg13(29),
      I4 => sel0(0),
      I5 => slv_reg12(29),
      O => \axi_rdata[29]_i_7_n_0\
    );
\axi_rdata[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(2),
      I1 => slv_reg2(2),
      I2 => sel0(1),
      I3 => slv_reg1(2),
      I4 => sel0(0),
      I5 => slv_reg0(2),
      O => \axi_rdata[2]_i_4_n_0\
    );
\axi_rdata[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(2),
      I1 => slv_reg6(2),
      I2 => sel0(1),
      I3 => slv_reg5(2),
      I4 => sel0(0),
      I5 => slv_reg4(2),
      O => \axi_rdata[2]_i_5_n_0\
    );
\axi_rdata[2]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8830"
    )
        port map (
      I0 => slv_reg11(2),
      I1 => sel0(1),
      I2 => slv_reg8(2),
      I3 => sel0(0),
      O => \axi_rdata[2]_i_6_n_0\
    );
\axi_rdata[2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15(2),
      I1 => slv_reg14(2),
      I2 => sel0(1),
      I3 => slv_reg13(2),
      I4 => sel0(0),
      I5 => slv_reg12(2),
      O => \axi_rdata[2]_i_7_n_0\
    );
\axi_rdata[30]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3_reg_n_0_[30]\,
      I1 => \slv_reg2_reg_n_0_[30]\,
      I2 => sel0(1),
      I3 => slv_reg1(30),
      I4 => sel0(0),
      I5 => \slv_reg0_reg_n_0_[30]\,
      O => \axi_rdata[30]_i_4_n_0\
    );
\axi_rdata[30]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(30),
      I1 => \slv_reg6_reg_n_0_[30]\,
      I2 => sel0(1),
      I3 => \slv_reg5_reg_n_0_[30]\,
      I4 => sel0(0),
      I5 => \slv_reg4_reg_n_0_[30]\,
      O => \axi_rdata[30]_i_5_n_0\
    );
\axi_rdata[30]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => sel0(0),
      I1 => \slv_reg8_reg_n_0_[30]\,
      I2 => sel0(1),
      O => \axi_rdata[30]_i_6_n_0\
    );
\axi_rdata[30]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15(30),
      I1 => slv_reg14(30),
      I2 => sel0(1),
      I3 => slv_reg13(30),
      I4 => sel0(0),
      I5 => slv_reg12(30),
      O => \axi_rdata[30]_i_7_n_0\
    );
\axi_rdata[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3_reg_n_0_[31]\,
      I1 => \slv_reg2_reg_n_0_[31]\,
      I2 => sel0(1),
      I3 => slv_reg1(31),
      I4 => sel0(0),
      I5 => \slv_reg0_reg_n_0_[31]\,
      O => \axi_rdata[31]_i_4_n_0\
    );
\axi_rdata[31]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(31),
      I1 => \slv_reg6_reg_n_0_[31]\,
      I2 => sel0(1),
      I3 => \slv_reg5_reg_n_0_[31]\,
      I4 => sel0(0),
      I5 => \slv_reg4_reg_n_0_[31]\,
      O => \axi_rdata[31]_i_5_n_0\
    );
\axi_rdata[31]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => sel0(0),
      I1 => \slv_reg8_reg_n_0_[31]\,
      I2 => sel0(1),
      O => \axi_rdata[31]_i_6_n_0\
    );
\axi_rdata[31]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15(31),
      I1 => slv_reg14(31),
      I2 => sel0(1),
      I3 => slv_reg13(31),
      I4 => sel0(0),
      I5 => slv_reg12(31),
      O => \axi_rdata[31]_i_7_n_0\
    );
\axi_rdata[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(3),
      I1 => slv_reg2(3),
      I2 => sel0(1),
      I3 => slv_reg1(3),
      I4 => sel0(0),
      I5 => slv_reg0(3),
      O => \axi_rdata[3]_i_4_n_0\
    );
\axi_rdata[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(3),
      I1 => slv_reg6(3),
      I2 => sel0(1),
      I3 => slv_reg5(3),
      I4 => sel0(0),
      I5 => slv_reg4(3),
      O => \axi_rdata[3]_i_5_n_0\
    );
\axi_rdata[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8830"
    )
        port map (
      I0 => slv_reg11(3),
      I1 => sel0(1),
      I2 => slv_reg8(3),
      I3 => sel0(0),
      O => \axi_rdata[3]_i_6_n_0\
    );
\axi_rdata[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15(3),
      I1 => slv_reg14(3),
      I2 => sel0(1),
      I3 => slv_reg13(3),
      I4 => sel0(0),
      I5 => slv_reg12(3),
      O => \axi_rdata[3]_i_7_n_0\
    );
\axi_rdata[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(4),
      I1 => slv_reg2(4),
      I2 => sel0(1),
      I3 => slv_reg1(4),
      I4 => sel0(0),
      I5 => \slv_reg0_reg_n_0_[4]\,
      O => \axi_rdata[4]_i_4_n_0\
    );
\axi_rdata[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(4),
      I1 => slv_reg6(4),
      I2 => sel0(1),
      I3 => slv_reg5(4),
      I4 => sel0(0),
      I5 => slv_reg4(4),
      O => \axi_rdata[4]_i_5_n_0\
    );
\axi_rdata[4]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8830"
    )
        port map (
      I0 => slv_reg11(4),
      I1 => sel0(1),
      I2 => slv_reg8(4),
      I3 => sel0(0),
      O => \axi_rdata[4]_i_6_n_0\
    );
\axi_rdata[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15(4),
      I1 => slv_reg14(4),
      I2 => sel0(1),
      I3 => slv_reg13(4),
      I4 => sel0(0),
      I5 => slv_reg12(4),
      O => \axi_rdata[4]_i_7_n_0\
    );
\axi_rdata[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(5),
      I1 => slv_reg2(5),
      I2 => sel0(1),
      I3 => slv_reg1(5),
      I4 => sel0(0),
      I5 => \slv_reg0_reg_n_0_[5]\,
      O => \axi_rdata[5]_i_4_n_0\
    );
\axi_rdata[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(5),
      I1 => slv_reg6(5),
      I2 => sel0(1),
      I3 => slv_reg5(5),
      I4 => sel0(0),
      I5 => slv_reg4(5),
      O => \axi_rdata[5]_i_5_n_0\
    );
\axi_rdata[5]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => sel0(0),
      I1 => slv_reg8(5),
      I2 => sel0(1),
      O => \axi_rdata[5]_i_6_n_0\
    );
\axi_rdata[5]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15(5),
      I1 => slv_reg14(5),
      I2 => sel0(1),
      I3 => slv_reg13(5),
      I4 => sel0(0),
      I5 => slv_reg12(5),
      O => \axi_rdata[5]_i_7_n_0\
    );
\axi_rdata[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(6),
      I1 => slv_reg2(6),
      I2 => sel0(1),
      I3 => slv_reg1(6),
      I4 => sel0(0),
      I5 => \slv_reg0_reg_n_0_[6]\,
      O => \axi_rdata[6]_i_4_n_0\
    );
\axi_rdata[6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(6),
      I1 => slv_reg6(6),
      I2 => sel0(1),
      I3 => slv_reg5(6),
      I4 => sel0(0),
      I5 => slv_reg4(6),
      O => \axi_rdata[6]_i_5_n_0\
    );
\axi_rdata[6]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => sel0(0),
      I1 => slv_reg8(6),
      I2 => sel0(1),
      O => \axi_rdata[6]_i_6_n_0\
    );
\axi_rdata[6]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15(6),
      I1 => slv_reg14(6),
      I2 => sel0(1),
      I3 => slv_reg13(6),
      I4 => sel0(0),
      I5 => slv_reg12(6),
      O => \axi_rdata[6]_i_7_n_0\
    );
\axi_rdata[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(7),
      I1 => slv_reg2(7),
      I2 => sel0(1),
      I3 => slv_reg1(7),
      I4 => sel0(0),
      I5 => \slv_reg0_reg_n_0_[7]\,
      O => \axi_rdata[7]_i_4_n_0\
    );
\axi_rdata[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(7),
      I1 => slv_reg6(7),
      I2 => sel0(1),
      I3 => slv_reg5(7),
      I4 => sel0(0),
      I5 => slv_reg4(7),
      O => \axi_rdata[7]_i_5_n_0\
    );
\axi_rdata[7]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => sel0(0),
      I1 => slv_reg8(7),
      I2 => sel0(1),
      O => \axi_rdata[7]_i_6_n_0\
    );
\axi_rdata[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15(7),
      I1 => slv_reg14(7),
      I2 => sel0(1),
      I3 => slv_reg13(7),
      I4 => sel0(0),
      I5 => slv_reg12(7),
      O => \axi_rdata[7]_i_7_n_0\
    );
\axi_rdata[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(8),
      I1 => slv_reg2(8),
      I2 => sel0(1),
      I3 => slv_reg1(8),
      I4 => sel0(0),
      I5 => \slv_reg0_reg_n_0_[8]\,
      O => \axi_rdata[8]_i_4_n_0\
    );
\axi_rdata[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(8),
      I1 => slv_reg6(8),
      I2 => sel0(1),
      I3 => slv_reg5(8),
      I4 => sel0(0),
      I5 => slv_reg4(8),
      O => \axi_rdata[8]_i_5_n_0\
    );
\axi_rdata[8]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => sel0(0),
      I1 => \slv_reg8_reg_n_0_[8]\,
      I2 => sel0(1),
      O => \axi_rdata[8]_i_6_n_0\
    );
\axi_rdata[8]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15(8),
      I1 => slv_reg14(8),
      I2 => sel0(1),
      I3 => slv_reg13(8),
      I4 => sel0(0),
      I5 => slv_reg12(8),
      O => \axi_rdata[8]_i_7_n_0\
    );
\axi_rdata[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(9),
      I1 => slv_reg2(9),
      I2 => sel0(1),
      I3 => slv_reg1(9),
      I4 => sel0(0),
      I5 => \slv_reg0_reg_n_0_[9]\,
      O => \axi_rdata[9]_i_4_n_0\
    );
\axi_rdata[9]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(9),
      I1 => slv_reg6(9),
      I2 => sel0(1),
      I3 => slv_reg5(9),
      I4 => sel0(0),
      I5 => slv_reg4(9),
      O => \axi_rdata[9]_i_5_n_0\
    );
\axi_rdata[9]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => sel0(0),
      I1 => \slv_reg8_reg_n_0_[9]\,
      I2 => sel0(1),
      O => \axi_rdata[9]_i_6_n_0\
    );
\axi_rdata[9]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15(9),
      I1 => slv_reg14(9),
      I2 => sel0(1),
      I3 => slv_reg13(9),
      I4 => sel0(0),
      I5 => slv_reg12(9),
      O => \axi_rdata[9]_i_7_n_0\
    );
\axi_rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(0),
      Q => s00_axi_rdata(0),
      R => S_AXI_ARESET
    );
\axi_rdata_reg[0]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \axi_rdata_reg[0]_i_2_n_0\,
      I1 => \axi_rdata_reg[0]_i_3_n_0\,
      O => reg_data_out(0),
      S => sel0(3)
    );
\axi_rdata_reg[0]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[0]_i_4_n_0\,
      I1 => \axi_rdata[0]_i_5_n_0\,
      O => \axi_rdata_reg[0]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[0]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[0]_i_6_n_0\,
      I1 => \axi_rdata[0]_i_7_n_0\,
      O => \axi_rdata_reg[0]_i_3_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(10),
      Q => s00_axi_rdata(10),
      R => S_AXI_ARESET
    );
\axi_rdata_reg[10]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \axi_rdata_reg[10]_i_2_n_0\,
      I1 => \axi_rdata_reg[10]_i_3_n_0\,
      O => reg_data_out(10),
      S => sel0(3)
    );
\axi_rdata_reg[10]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[10]_i_4_n_0\,
      I1 => \axi_rdata[10]_i_5_n_0\,
      O => \axi_rdata_reg[10]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[10]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[10]_i_6_n_0\,
      I1 => \axi_rdata[10]_i_7_n_0\,
      O => \axi_rdata_reg[10]_i_3_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(11),
      Q => s00_axi_rdata(11),
      R => S_AXI_ARESET
    );
\axi_rdata_reg[11]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \axi_rdata_reg[11]_i_2_n_0\,
      I1 => \axi_rdata_reg[11]_i_3_n_0\,
      O => reg_data_out(11),
      S => sel0(3)
    );
\axi_rdata_reg[11]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[11]_i_4_n_0\,
      I1 => \axi_rdata[11]_i_5_n_0\,
      O => \axi_rdata_reg[11]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[11]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[11]_i_6_n_0\,
      I1 => \axi_rdata[11]_i_7_n_0\,
      O => \axi_rdata_reg[11]_i_3_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(12),
      Q => s00_axi_rdata(12),
      R => S_AXI_ARESET
    );
\axi_rdata_reg[12]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \axi_rdata_reg[12]_i_2_n_0\,
      I1 => \axi_rdata_reg[12]_i_3_n_0\,
      O => reg_data_out(12),
      S => sel0(3)
    );
\axi_rdata_reg[12]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[12]_i_4_n_0\,
      I1 => \axi_rdata[12]_i_5_n_0\,
      O => \axi_rdata_reg[12]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[12]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[12]_i_6_n_0\,
      I1 => \axi_rdata[12]_i_7_n_0\,
      O => \axi_rdata_reg[12]_i_3_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(13),
      Q => s00_axi_rdata(13),
      R => S_AXI_ARESET
    );
\axi_rdata_reg[13]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \axi_rdata_reg[13]_i_2_n_0\,
      I1 => \axi_rdata_reg[13]_i_3_n_0\,
      O => reg_data_out(13),
      S => sel0(3)
    );
\axi_rdata_reg[13]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[13]_i_4_n_0\,
      I1 => \axi_rdata[13]_i_5_n_0\,
      O => \axi_rdata_reg[13]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[13]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[13]_i_6_n_0\,
      I1 => \axi_rdata[13]_i_7_n_0\,
      O => \axi_rdata_reg[13]_i_3_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(14),
      Q => s00_axi_rdata(14),
      R => S_AXI_ARESET
    );
\axi_rdata_reg[14]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \axi_rdata_reg[14]_i_2_n_0\,
      I1 => \axi_rdata_reg[14]_i_3_n_0\,
      O => reg_data_out(14),
      S => sel0(3)
    );
\axi_rdata_reg[14]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[14]_i_4_n_0\,
      I1 => \axi_rdata[14]_i_5_n_0\,
      O => \axi_rdata_reg[14]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[14]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[14]_i_6_n_0\,
      I1 => \axi_rdata[14]_i_7_n_0\,
      O => \axi_rdata_reg[14]_i_3_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(15),
      Q => s00_axi_rdata(15),
      R => S_AXI_ARESET
    );
\axi_rdata_reg[15]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \axi_rdata_reg[15]_i_2_n_0\,
      I1 => \axi_rdata_reg[15]_i_3_n_0\,
      O => reg_data_out(15),
      S => sel0(3)
    );
\axi_rdata_reg[15]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[15]_i_4_n_0\,
      I1 => \axi_rdata[15]_i_5_n_0\,
      O => \axi_rdata_reg[15]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[15]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[15]_i_6_n_0\,
      I1 => \axi_rdata[15]_i_7_n_0\,
      O => \axi_rdata_reg[15]_i_3_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(16),
      Q => s00_axi_rdata(16),
      R => S_AXI_ARESET
    );
\axi_rdata_reg[16]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \axi_rdata_reg[16]_i_2_n_0\,
      I1 => \axi_rdata_reg[16]_i_3_n_0\,
      O => reg_data_out(16),
      S => sel0(3)
    );
\axi_rdata_reg[16]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[16]_i_4_n_0\,
      I1 => \axi_rdata[16]_i_5_n_0\,
      O => \axi_rdata_reg[16]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[16]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[16]_i_6_n_0\,
      I1 => \axi_rdata[16]_i_7_n_0\,
      O => \axi_rdata_reg[16]_i_3_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(17),
      Q => s00_axi_rdata(17),
      R => S_AXI_ARESET
    );
\axi_rdata_reg[17]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \axi_rdata_reg[17]_i_2_n_0\,
      I1 => \axi_rdata_reg[17]_i_3_n_0\,
      O => reg_data_out(17),
      S => sel0(3)
    );
\axi_rdata_reg[17]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[17]_i_4_n_0\,
      I1 => \axi_rdata[17]_i_5_n_0\,
      O => \axi_rdata_reg[17]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[17]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[17]_i_6_n_0\,
      I1 => \axi_rdata[17]_i_7_n_0\,
      O => \axi_rdata_reg[17]_i_3_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(18),
      Q => s00_axi_rdata(18),
      R => S_AXI_ARESET
    );
\axi_rdata_reg[18]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \axi_rdata_reg[18]_i_2_n_0\,
      I1 => \axi_rdata_reg[18]_i_3_n_0\,
      O => reg_data_out(18),
      S => sel0(3)
    );
\axi_rdata_reg[18]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[18]_i_4_n_0\,
      I1 => \axi_rdata[18]_i_5_n_0\,
      O => \axi_rdata_reg[18]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[18]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[18]_i_6_n_0\,
      I1 => \axi_rdata[18]_i_7_n_0\,
      O => \axi_rdata_reg[18]_i_3_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(19),
      Q => s00_axi_rdata(19),
      R => S_AXI_ARESET
    );
\axi_rdata_reg[19]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \axi_rdata_reg[19]_i_2_n_0\,
      I1 => \axi_rdata_reg[19]_i_3_n_0\,
      O => reg_data_out(19),
      S => sel0(3)
    );
\axi_rdata_reg[19]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[19]_i_4_n_0\,
      I1 => \axi_rdata[19]_i_5_n_0\,
      O => \axi_rdata_reg[19]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[19]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[19]_i_6_n_0\,
      I1 => \axi_rdata[19]_i_7_n_0\,
      O => \axi_rdata_reg[19]_i_3_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(1),
      Q => s00_axi_rdata(1),
      R => S_AXI_ARESET
    );
\axi_rdata_reg[1]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \axi_rdata_reg[1]_i_2_n_0\,
      I1 => \axi_rdata_reg[1]_i_3_n_0\,
      O => reg_data_out(1),
      S => sel0(3)
    );
\axi_rdata_reg[1]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[1]_i_4_n_0\,
      I1 => \axi_rdata[1]_i_5_n_0\,
      O => \axi_rdata_reg[1]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[1]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[1]_i_6_n_0\,
      I1 => \axi_rdata[1]_i_7_n_0\,
      O => \axi_rdata_reg[1]_i_3_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(20),
      Q => s00_axi_rdata(20),
      R => S_AXI_ARESET
    );
\axi_rdata_reg[20]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \axi_rdata_reg[20]_i_2_n_0\,
      I1 => \axi_rdata_reg[20]_i_3_n_0\,
      O => reg_data_out(20),
      S => sel0(3)
    );
\axi_rdata_reg[20]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[20]_i_4_n_0\,
      I1 => \axi_rdata[20]_i_5_n_0\,
      O => \axi_rdata_reg[20]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[20]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[20]_i_6_n_0\,
      I1 => \axi_rdata[20]_i_7_n_0\,
      O => \axi_rdata_reg[20]_i_3_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(21),
      Q => s00_axi_rdata(21),
      R => S_AXI_ARESET
    );
\axi_rdata_reg[21]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \axi_rdata_reg[21]_i_2_n_0\,
      I1 => \axi_rdata_reg[21]_i_3_n_0\,
      O => reg_data_out(21),
      S => sel0(3)
    );
\axi_rdata_reg[21]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[21]_i_4_n_0\,
      I1 => \axi_rdata[21]_i_5_n_0\,
      O => \axi_rdata_reg[21]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[21]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[21]_i_6_n_0\,
      I1 => \axi_rdata[21]_i_7_n_0\,
      O => \axi_rdata_reg[21]_i_3_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(22),
      Q => s00_axi_rdata(22),
      R => S_AXI_ARESET
    );
\axi_rdata_reg[22]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \axi_rdata_reg[22]_i_2_n_0\,
      I1 => \axi_rdata_reg[22]_i_3_n_0\,
      O => reg_data_out(22),
      S => sel0(3)
    );
\axi_rdata_reg[22]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[22]_i_4_n_0\,
      I1 => \axi_rdata[22]_i_5_n_0\,
      O => \axi_rdata_reg[22]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[22]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[22]_i_6_n_0\,
      I1 => \axi_rdata[22]_i_7_n_0\,
      O => \axi_rdata_reg[22]_i_3_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(23),
      Q => s00_axi_rdata(23),
      R => S_AXI_ARESET
    );
\axi_rdata_reg[23]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \axi_rdata_reg[23]_i_2_n_0\,
      I1 => \axi_rdata_reg[23]_i_3_n_0\,
      O => reg_data_out(23),
      S => sel0(3)
    );
\axi_rdata_reg[23]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[23]_i_4_n_0\,
      I1 => \axi_rdata[23]_i_5_n_0\,
      O => \axi_rdata_reg[23]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[23]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[23]_i_6_n_0\,
      I1 => \axi_rdata[23]_i_7_n_0\,
      O => \axi_rdata_reg[23]_i_3_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(24),
      Q => s00_axi_rdata(24),
      R => S_AXI_ARESET
    );
\axi_rdata_reg[24]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \axi_rdata_reg[24]_i_2_n_0\,
      I1 => \axi_rdata_reg[24]_i_3_n_0\,
      O => reg_data_out(24),
      S => sel0(3)
    );
\axi_rdata_reg[24]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[24]_i_4_n_0\,
      I1 => \axi_rdata[24]_i_5_n_0\,
      O => \axi_rdata_reg[24]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[24]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[24]_i_6_n_0\,
      I1 => \axi_rdata[24]_i_7_n_0\,
      O => \axi_rdata_reg[24]_i_3_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(25),
      Q => s00_axi_rdata(25),
      R => S_AXI_ARESET
    );
\axi_rdata_reg[25]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \axi_rdata_reg[25]_i_2_n_0\,
      I1 => \axi_rdata_reg[25]_i_3_n_0\,
      O => reg_data_out(25),
      S => sel0(3)
    );
\axi_rdata_reg[25]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[25]_i_4_n_0\,
      I1 => \axi_rdata[25]_i_5_n_0\,
      O => \axi_rdata_reg[25]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[25]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[25]_i_6_n_0\,
      I1 => \axi_rdata[25]_i_7_n_0\,
      O => \axi_rdata_reg[25]_i_3_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(26),
      Q => s00_axi_rdata(26),
      R => S_AXI_ARESET
    );
\axi_rdata_reg[26]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \axi_rdata_reg[26]_i_2_n_0\,
      I1 => \axi_rdata_reg[26]_i_3_n_0\,
      O => reg_data_out(26),
      S => sel0(3)
    );
\axi_rdata_reg[26]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[26]_i_4_n_0\,
      I1 => \axi_rdata[26]_i_5_n_0\,
      O => \axi_rdata_reg[26]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[26]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[26]_i_6_n_0\,
      I1 => \axi_rdata[26]_i_7_n_0\,
      O => \axi_rdata_reg[26]_i_3_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(27),
      Q => s00_axi_rdata(27),
      R => S_AXI_ARESET
    );
\axi_rdata_reg[27]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \axi_rdata_reg[27]_i_2_n_0\,
      I1 => \axi_rdata_reg[27]_i_3_n_0\,
      O => reg_data_out(27),
      S => sel0(3)
    );
\axi_rdata_reg[27]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[27]_i_4_n_0\,
      I1 => \axi_rdata[27]_i_5_n_0\,
      O => \axi_rdata_reg[27]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[27]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[27]_i_6_n_0\,
      I1 => \axi_rdata[27]_i_7_n_0\,
      O => \axi_rdata_reg[27]_i_3_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(28),
      Q => s00_axi_rdata(28),
      R => S_AXI_ARESET
    );
\axi_rdata_reg[28]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \axi_rdata_reg[28]_i_2_n_0\,
      I1 => \axi_rdata_reg[28]_i_3_n_0\,
      O => reg_data_out(28),
      S => sel0(3)
    );
\axi_rdata_reg[28]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[28]_i_4_n_0\,
      I1 => \axi_rdata[28]_i_5_n_0\,
      O => \axi_rdata_reg[28]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[28]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[28]_i_6_n_0\,
      I1 => \axi_rdata[28]_i_7_n_0\,
      O => \axi_rdata_reg[28]_i_3_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(29),
      Q => s00_axi_rdata(29),
      R => S_AXI_ARESET
    );
\axi_rdata_reg[29]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \axi_rdata_reg[29]_i_2_n_0\,
      I1 => \axi_rdata_reg[29]_i_3_n_0\,
      O => reg_data_out(29),
      S => sel0(3)
    );
\axi_rdata_reg[29]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[29]_i_4_n_0\,
      I1 => \axi_rdata[29]_i_5_n_0\,
      O => \axi_rdata_reg[29]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[29]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[29]_i_6_n_0\,
      I1 => \axi_rdata[29]_i_7_n_0\,
      O => \axi_rdata_reg[29]_i_3_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(2),
      Q => s00_axi_rdata(2),
      R => S_AXI_ARESET
    );
\axi_rdata_reg[2]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \axi_rdata_reg[2]_i_2_n_0\,
      I1 => \axi_rdata_reg[2]_i_3_n_0\,
      O => reg_data_out(2),
      S => sel0(3)
    );
\axi_rdata_reg[2]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[2]_i_4_n_0\,
      I1 => \axi_rdata[2]_i_5_n_0\,
      O => \axi_rdata_reg[2]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[2]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[2]_i_6_n_0\,
      I1 => \axi_rdata[2]_i_7_n_0\,
      O => \axi_rdata_reg[2]_i_3_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(30),
      Q => s00_axi_rdata(30),
      R => S_AXI_ARESET
    );
\axi_rdata_reg[30]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \axi_rdata_reg[30]_i_2_n_0\,
      I1 => \axi_rdata_reg[30]_i_3_n_0\,
      O => reg_data_out(30),
      S => sel0(3)
    );
\axi_rdata_reg[30]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[30]_i_4_n_0\,
      I1 => \axi_rdata[30]_i_5_n_0\,
      O => \axi_rdata_reg[30]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[30]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[30]_i_6_n_0\,
      I1 => \axi_rdata[30]_i_7_n_0\,
      O => \axi_rdata_reg[30]_i_3_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(31),
      Q => s00_axi_rdata(31),
      R => S_AXI_ARESET
    );
\axi_rdata_reg[31]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \axi_rdata_reg[31]_i_2_n_0\,
      I1 => \axi_rdata_reg[31]_i_3_n_0\,
      O => reg_data_out(31),
      S => sel0(3)
    );
\axi_rdata_reg[31]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[31]_i_4_n_0\,
      I1 => \axi_rdata[31]_i_5_n_0\,
      O => \axi_rdata_reg[31]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[31]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[31]_i_6_n_0\,
      I1 => \axi_rdata[31]_i_7_n_0\,
      O => \axi_rdata_reg[31]_i_3_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(3),
      Q => s00_axi_rdata(3),
      R => S_AXI_ARESET
    );
\axi_rdata_reg[3]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \axi_rdata_reg[3]_i_2_n_0\,
      I1 => \axi_rdata_reg[3]_i_3_n_0\,
      O => reg_data_out(3),
      S => sel0(3)
    );
\axi_rdata_reg[3]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[3]_i_4_n_0\,
      I1 => \axi_rdata[3]_i_5_n_0\,
      O => \axi_rdata_reg[3]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[3]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[3]_i_6_n_0\,
      I1 => \axi_rdata[3]_i_7_n_0\,
      O => \axi_rdata_reg[3]_i_3_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(4),
      Q => s00_axi_rdata(4),
      R => S_AXI_ARESET
    );
\axi_rdata_reg[4]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \axi_rdata_reg[4]_i_2_n_0\,
      I1 => \axi_rdata_reg[4]_i_3_n_0\,
      O => reg_data_out(4),
      S => sel0(3)
    );
\axi_rdata_reg[4]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[4]_i_4_n_0\,
      I1 => \axi_rdata[4]_i_5_n_0\,
      O => \axi_rdata_reg[4]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[4]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[4]_i_6_n_0\,
      I1 => \axi_rdata[4]_i_7_n_0\,
      O => \axi_rdata_reg[4]_i_3_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(5),
      Q => s00_axi_rdata(5),
      R => S_AXI_ARESET
    );
\axi_rdata_reg[5]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \axi_rdata_reg[5]_i_2_n_0\,
      I1 => \axi_rdata_reg[5]_i_3_n_0\,
      O => reg_data_out(5),
      S => sel0(3)
    );
\axi_rdata_reg[5]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[5]_i_4_n_0\,
      I1 => \axi_rdata[5]_i_5_n_0\,
      O => \axi_rdata_reg[5]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[5]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[5]_i_6_n_0\,
      I1 => \axi_rdata[5]_i_7_n_0\,
      O => \axi_rdata_reg[5]_i_3_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(6),
      Q => s00_axi_rdata(6),
      R => S_AXI_ARESET
    );
\axi_rdata_reg[6]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \axi_rdata_reg[6]_i_2_n_0\,
      I1 => \axi_rdata_reg[6]_i_3_n_0\,
      O => reg_data_out(6),
      S => sel0(3)
    );
\axi_rdata_reg[6]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[6]_i_4_n_0\,
      I1 => \axi_rdata[6]_i_5_n_0\,
      O => \axi_rdata_reg[6]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[6]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[6]_i_6_n_0\,
      I1 => \axi_rdata[6]_i_7_n_0\,
      O => \axi_rdata_reg[6]_i_3_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(7),
      Q => s00_axi_rdata(7),
      R => S_AXI_ARESET
    );
\axi_rdata_reg[7]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \axi_rdata_reg[7]_i_2_n_0\,
      I1 => \axi_rdata_reg[7]_i_3_n_0\,
      O => reg_data_out(7),
      S => sel0(3)
    );
\axi_rdata_reg[7]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[7]_i_4_n_0\,
      I1 => \axi_rdata[7]_i_5_n_0\,
      O => \axi_rdata_reg[7]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[7]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[7]_i_6_n_0\,
      I1 => \axi_rdata[7]_i_7_n_0\,
      O => \axi_rdata_reg[7]_i_3_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(8),
      Q => s00_axi_rdata(8),
      R => S_AXI_ARESET
    );
\axi_rdata_reg[8]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \axi_rdata_reg[8]_i_2_n_0\,
      I1 => \axi_rdata_reg[8]_i_3_n_0\,
      O => reg_data_out(8),
      S => sel0(3)
    );
\axi_rdata_reg[8]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[8]_i_4_n_0\,
      I1 => \axi_rdata[8]_i_5_n_0\,
      O => \axi_rdata_reg[8]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[8]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[8]_i_6_n_0\,
      I1 => \axi_rdata[8]_i_7_n_0\,
      O => \axi_rdata_reg[8]_i_3_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(9),
      Q => s00_axi_rdata(9),
      R => S_AXI_ARESET
    );
\axi_rdata_reg[9]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \axi_rdata_reg[9]_i_2_n_0\,
      I1 => \axi_rdata_reg[9]_i_3_n_0\,
      O => reg_data_out(9),
      S => sel0(3)
    );
\axi_rdata_reg[9]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[9]_i_4_n_0\,
      I1 => \axi_rdata[9]_i_5_n_0\,
      O => \axi_rdata_reg[9]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[9]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[9]_i_6_n_0\,
      I1 => \axi_rdata[9]_i_7_n_0\,
      O => \axi_rdata_reg[9]_i_3_n_0\,
      S => sel0(2)
    );
axi_rvalid_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08F8"
    )
        port map (
      I0 => \^s_axi_arready\,
      I1 => s00_axi_arvalid,
      I2 => \^s00_axi_rvalid\,
      I3 => s00_axi_rready,
      O => axi_rvalid_i_1_n_0
    );
axi_rvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_rvalid_i_1_n_0,
      Q => \^s00_axi_rvalid\,
      R => S_AXI_ARESET
    );
axi_wready_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => s00_axi_awvalid,
      I1 => s00_axi_wvalid,
      I2 => \^s_axi_wready\,
      I3 => aw_en_reg_n_0,
      O => axi_wready0
    );
axi_wready_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_wready0,
      Q => \^s_axi_wready\,
      R => S_AXI_ARESET
    );
i_sd: entity work.microblaze_top_axi_sd_0_0_sdc_controller
     port map (
      argument_reg(31 downto 0) => slv_reg1(31 downto 0),
      axis_fifo_in_tdata(31 downto 0) => axis_fifo_in_tdata(31 downto 0),
      axis_fifo_in_tready => axis_fifo_in_tready,
      axis_fifo_in_tvalid => axis_fifo_in_tvalid,
      axis_fifo_out_tdata(31 downto 0) => axis_fifo_out_tdata(31 downto 0),
      axis_fifo_out_tready => axis_fifo_out_tready,
      axis_fifo_out_tvalid => axis_fifo_out_tvalid,
      block_count_reg(15 downto 0) => slv_reg6(15 downto 0),
      block_size_reg(11 downto 0) => slv_reg5(11 downto 0),
      clk_i => s00_axi_aclk,
      clock_divider_reg(7 downto 0) => slv_reg8(7 downto 0),
      cmd_int_rst => slv_reg0(1),
      cmd_int_status_reg(4 downto 0) => slv_reg11(4 downto 0),
      cmd_start => slv_reg0(0),
      cmd_timeout_reg(23 downto 0) => slv_reg3(23 downto 0),
      command_reg(13 downto 0) => slv_reg2(13 downto 0),
      controll_setting_reg => slv_reg5(16),
      data_int_rst => slv_reg0(2),
      data_int_status_reg(4 downto 0) => slv_reg11(20 downto 16),
      data_timeout_reg(23 downto 0) => slv_reg4(23 downto 0),
      dma_addr_reg(31 downto 0) => slv_reg7(31 downto 0),
      response_0_reg(31 downto 0) => slv_reg15(31 downto 0),
      response_1_reg(31 downto 0) => slv_reg14(31 downto 0),
      response_2_reg(31 downto 0) => slv_reg13(31 downto 0),
      response_3_reg(31 downto 0) => slv_reg12(31 downto 0),
      rst_i => S_AXI_ARESET,
      sd_clk => sd_clk,
      sd_clk_i => s00_axi_aclk,
      sd_cmd => sd_cmd,
      sd_data(3 downto 0) => sd_data(3 downto 0),
      software_reset_reg => slv_reg0(3)
    );
i_sd_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s00_axi_aresetn,
      O => S_AXI_ARESET
    );
\slv_reg0[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => s00_axi_wdata(0),
      I1 => s00_axi_wstrb(0),
      I2 => p_0_in(2),
      I3 => p_0_in(1),
      I4 => p_0_in(3),
      I5 => p_0_in(0),
      O => p_2_in(0)
    );
\slv_reg0[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => s00_axi_wdata(10),
      I1 => s00_axi_wstrb(1),
      I2 => p_0_in(2),
      I3 => p_0_in(1),
      I4 => p_0_in(3),
      I5 => p_0_in(0),
      O => p_2_in(10)
    );
\slv_reg0[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => s00_axi_wdata(11),
      I1 => s00_axi_wstrb(1),
      I2 => p_0_in(2),
      I3 => p_0_in(1),
      I4 => p_0_in(3),
      I5 => p_0_in(0),
      O => p_2_in(11)
    );
\slv_reg0[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => s00_axi_wdata(12),
      I1 => s00_axi_wstrb(1),
      I2 => p_0_in(2),
      I3 => p_0_in(1),
      I4 => p_0_in(3),
      I5 => p_0_in(0),
      O => p_2_in(12)
    );
\slv_reg0[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => s00_axi_wdata(13),
      I1 => s00_axi_wstrb(1),
      I2 => p_0_in(2),
      I3 => p_0_in(1),
      I4 => p_0_in(3),
      I5 => p_0_in(0),
      O => p_2_in(13)
    );
\slv_reg0[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => s00_axi_wdata(14),
      I1 => s00_axi_wstrb(1),
      I2 => p_0_in(2),
      I3 => p_0_in(1),
      I4 => p_0_in(3),
      I5 => p_0_in(0),
      O => p_2_in(14)
    );
\slv_reg0[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => s00_axi_wdata(15),
      I1 => s00_axi_wstrb(1),
      I2 => p_0_in(2),
      I3 => p_0_in(1),
      I4 => p_0_in(3),
      I5 => p_0_in(0),
      O => p_2_in(15)
    );
\slv_reg0[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => s00_axi_wdata(16),
      I1 => s00_axi_wstrb(2),
      I2 => p_0_in(2),
      I3 => p_0_in(1),
      I4 => p_0_in(3),
      I5 => p_0_in(0),
      O => p_2_in(16)
    );
\slv_reg0[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => s00_axi_wdata(17),
      I1 => s00_axi_wstrb(2),
      I2 => p_0_in(2),
      I3 => p_0_in(1),
      I4 => p_0_in(3),
      I5 => p_0_in(0),
      O => p_2_in(17)
    );
\slv_reg0[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => s00_axi_wdata(18),
      I1 => s00_axi_wstrb(2),
      I2 => p_0_in(2),
      I3 => p_0_in(1),
      I4 => p_0_in(3),
      I5 => p_0_in(0),
      O => p_2_in(18)
    );
\slv_reg0[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => s00_axi_wdata(19),
      I1 => s00_axi_wstrb(2),
      I2 => p_0_in(2),
      I3 => p_0_in(1),
      I4 => p_0_in(3),
      I5 => p_0_in(0),
      O => p_2_in(19)
    );
\slv_reg0[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => s00_axi_wdata(1),
      I1 => s00_axi_wstrb(0),
      I2 => p_0_in(2),
      I3 => p_0_in(1),
      I4 => p_0_in(3),
      I5 => p_0_in(0),
      O => p_2_in(1)
    );
\slv_reg0[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => s00_axi_wdata(20),
      I1 => s00_axi_wstrb(2),
      I2 => p_0_in(2),
      I3 => p_0_in(1),
      I4 => p_0_in(3),
      I5 => p_0_in(0),
      O => p_2_in(20)
    );
\slv_reg0[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => s00_axi_wdata(21),
      I1 => s00_axi_wstrb(2),
      I2 => p_0_in(2),
      I3 => p_0_in(1),
      I4 => p_0_in(3),
      I5 => p_0_in(0),
      O => p_2_in(21)
    );
\slv_reg0[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => s00_axi_wdata(22),
      I1 => s00_axi_wstrb(2),
      I2 => p_0_in(2),
      I3 => p_0_in(1),
      I4 => p_0_in(3),
      I5 => p_0_in(0),
      O => p_2_in(22)
    );
\slv_reg0[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => s00_axi_wdata(23),
      I1 => s00_axi_wstrb(2),
      I2 => p_0_in(2),
      I3 => p_0_in(1),
      I4 => p_0_in(3),
      I5 => p_0_in(0),
      O => p_2_in(23)
    );
\slv_reg0[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => s00_axi_wdata(24),
      I1 => s00_axi_wstrb(3),
      I2 => p_0_in(2),
      I3 => p_0_in(1),
      I4 => p_0_in(3),
      I5 => p_0_in(0),
      O => p_2_in(24)
    );
\slv_reg0[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => s00_axi_wdata(25),
      I1 => s00_axi_wstrb(3),
      I2 => p_0_in(2),
      I3 => p_0_in(1),
      I4 => p_0_in(3),
      I5 => p_0_in(0),
      O => p_2_in(25)
    );
\slv_reg0[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => s00_axi_wdata(26),
      I1 => s00_axi_wstrb(3),
      I2 => p_0_in(2),
      I3 => p_0_in(1),
      I4 => p_0_in(3),
      I5 => p_0_in(0),
      O => p_2_in(26)
    );
\slv_reg0[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => s00_axi_wdata(27),
      I1 => s00_axi_wstrb(3),
      I2 => p_0_in(2),
      I3 => p_0_in(1),
      I4 => p_0_in(3),
      I5 => p_0_in(0),
      O => p_2_in(27)
    );
\slv_reg0[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => s00_axi_wdata(28),
      I1 => s00_axi_wstrb(3),
      I2 => p_0_in(2),
      I3 => p_0_in(1),
      I4 => p_0_in(3),
      I5 => p_0_in(0),
      O => p_2_in(28)
    );
\slv_reg0[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => s00_axi_wdata(29),
      I1 => s00_axi_wstrb(3),
      I2 => p_0_in(2),
      I3 => p_0_in(1),
      I4 => p_0_in(3),
      I5 => p_0_in(0),
      O => p_2_in(29)
    );
\slv_reg0[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => s00_axi_wdata(2),
      I1 => s00_axi_wstrb(0),
      I2 => p_0_in(2),
      I3 => p_0_in(1),
      I4 => p_0_in(3),
      I5 => p_0_in(0),
      O => p_2_in(2)
    );
\slv_reg0[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => s00_axi_wdata(30),
      I1 => s00_axi_wstrb(3),
      I2 => p_0_in(2),
      I3 => p_0_in(1),
      I4 => p_0_in(3),
      I5 => p_0_in(0),
      O => p_2_in(30)
    );
\slv_reg0[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => s00_axi_wvalid,
      I2 => s00_axi_awvalid,
      I3 => \^s_axi_awready\,
      I4 => \^s_axi_wready\,
      O => \slv_reg0[31]_i_1_n_0\
    );
\slv_reg0[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5557"
    )
        port map (
      I0 => p_0_in(3),
      I1 => p_0_in(2),
      I2 => p_0_in(0),
      I3 => p_0_in(1),
      O => \slv_reg0[31]_i_2_n_0\
    );
\slv_reg0[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => s00_axi_wdata(31),
      I1 => s00_axi_wstrb(3),
      I2 => p_0_in(2),
      I3 => p_0_in(1),
      I4 => p_0_in(3),
      I5 => p_0_in(0),
      O => p_2_in(31)
    );
\slv_reg0[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => s00_axi_wdata(3),
      I1 => s00_axi_wstrb(0),
      I2 => p_0_in(2),
      I3 => p_0_in(1),
      I4 => p_0_in(3),
      I5 => p_0_in(0),
      O => p_2_in(3)
    );
\slv_reg0[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => s00_axi_wdata(4),
      I1 => s00_axi_wstrb(0),
      I2 => p_0_in(2),
      I3 => p_0_in(1),
      I4 => p_0_in(3),
      I5 => p_0_in(0),
      O => p_2_in(4)
    );
\slv_reg0[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => s00_axi_wdata(5),
      I1 => s00_axi_wstrb(0),
      I2 => p_0_in(2),
      I3 => p_0_in(1),
      I4 => p_0_in(3),
      I5 => p_0_in(0),
      O => p_2_in(5)
    );
\slv_reg0[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => s00_axi_wdata(6),
      I1 => s00_axi_wstrb(0),
      I2 => p_0_in(2),
      I3 => p_0_in(1),
      I4 => p_0_in(3),
      I5 => p_0_in(0),
      O => p_2_in(6)
    );
\slv_reg0[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => s00_axi_wdata(7),
      I1 => s00_axi_wstrb(0),
      I2 => p_0_in(2),
      I3 => p_0_in(1),
      I4 => p_0_in(3),
      I5 => p_0_in(0),
      O => p_2_in(7)
    );
\slv_reg0[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => s00_axi_wdata(8),
      I1 => s00_axi_wstrb(1),
      I2 => p_0_in(2),
      I3 => p_0_in(1),
      I4 => p_0_in(3),
      I5 => p_0_in(0),
      O => p_2_in(8)
    );
\slv_reg0[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => s00_axi_wdata(9),
      I1 => s00_axi_wstrb(1),
      I2 => p_0_in(2),
      I3 => p_0_in(1),
      I4 => p_0_in(3),
      I5 => p_0_in(0),
      O => p_2_in(9)
    );
\slv_reg0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[31]_i_2_n_0\,
      D => p_2_in(0),
      Q => slv_reg0(0),
      R => \slv_reg0[31]_i_1_n_0\
    );
\slv_reg0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[31]_i_2_n_0\,
      D => p_2_in(10),
      Q => \slv_reg0_reg_n_0_[10]\,
      R => \slv_reg0[31]_i_1_n_0\
    );
\slv_reg0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[31]_i_2_n_0\,
      D => p_2_in(11),
      Q => \slv_reg0_reg_n_0_[11]\,
      R => \slv_reg0[31]_i_1_n_0\
    );
\slv_reg0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[31]_i_2_n_0\,
      D => p_2_in(12),
      Q => \slv_reg0_reg_n_0_[12]\,
      R => \slv_reg0[31]_i_1_n_0\
    );
\slv_reg0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[31]_i_2_n_0\,
      D => p_2_in(13),
      Q => \slv_reg0_reg_n_0_[13]\,
      R => \slv_reg0[31]_i_1_n_0\
    );
\slv_reg0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[31]_i_2_n_0\,
      D => p_2_in(14),
      Q => \slv_reg0_reg_n_0_[14]\,
      R => \slv_reg0[31]_i_1_n_0\
    );
\slv_reg0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[31]_i_2_n_0\,
      D => p_2_in(15),
      Q => \slv_reg0_reg_n_0_[15]\,
      R => \slv_reg0[31]_i_1_n_0\
    );
\slv_reg0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[31]_i_2_n_0\,
      D => p_2_in(16),
      Q => \slv_reg0_reg_n_0_[16]\,
      R => \slv_reg0[31]_i_1_n_0\
    );
\slv_reg0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[31]_i_2_n_0\,
      D => p_2_in(17),
      Q => \slv_reg0_reg_n_0_[17]\,
      R => \slv_reg0[31]_i_1_n_0\
    );
\slv_reg0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[31]_i_2_n_0\,
      D => p_2_in(18),
      Q => \slv_reg0_reg_n_0_[18]\,
      R => \slv_reg0[31]_i_1_n_0\
    );
\slv_reg0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[31]_i_2_n_0\,
      D => p_2_in(19),
      Q => \slv_reg0_reg_n_0_[19]\,
      R => \slv_reg0[31]_i_1_n_0\
    );
\slv_reg0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[31]_i_2_n_0\,
      D => p_2_in(1),
      Q => slv_reg0(1),
      R => \slv_reg0[31]_i_1_n_0\
    );
\slv_reg0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[31]_i_2_n_0\,
      D => p_2_in(20),
      Q => \slv_reg0_reg_n_0_[20]\,
      R => \slv_reg0[31]_i_1_n_0\
    );
\slv_reg0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[31]_i_2_n_0\,
      D => p_2_in(21),
      Q => \slv_reg0_reg_n_0_[21]\,
      R => \slv_reg0[31]_i_1_n_0\
    );
\slv_reg0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[31]_i_2_n_0\,
      D => p_2_in(22),
      Q => \slv_reg0_reg_n_0_[22]\,
      R => \slv_reg0[31]_i_1_n_0\
    );
\slv_reg0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[31]_i_2_n_0\,
      D => p_2_in(23),
      Q => \slv_reg0_reg_n_0_[23]\,
      R => \slv_reg0[31]_i_1_n_0\
    );
\slv_reg0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[31]_i_2_n_0\,
      D => p_2_in(24),
      Q => \slv_reg0_reg_n_0_[24]\,
      R => \slv_reg0[31]_i_1_n_0\
    );
\slv_reg0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[31]_i_2_n_0\,
      D => p_2_in(25),
      Q => \slv_reg0_reg_n_0_[25]\,
      R => \slv_reg0[31]_i_1_n_0\
    );
\slv_reg0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[31]_i_2_n_0\,
      D => p_2_in(26),
      Q => \slv_reg0_reg_n_0_[26]\,
      R => \slv_reg0[31]_i_1_n_0\
    );
\slv_reg0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[31]_i_2_n_0\,
      D => p_2_in(27),
      Q => \slv_reg0_reg_n_0_[27]\,
      R => \slv_reg0[31]_i_1_n_0\
    );
\slv_reg0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[31]_i_2_n_0\,
      D => p_2_in(28),
      Q => \slv_reg0_reg_n_0_[28]\,
      R => \slv_reg0[31]_i_1_n_0\
    );
\slv_reg0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[31]_i_2_n_0\,
      D => p_2_in(29),
      Q => \slv_reg0_reg_n_0_[29]\,
      R => \slv_reg0[31]_i_1_n_0\
    );
\slv_reg0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[31]_i_2_n_0\,
      D => p_2_in(2),
      Q => slv_reg0(2),
      R => \slv_reg0[31]_i_1_n_0\
    );
\slv_reg0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[31]_i_2_n_0\,
      D => p_2_in(30),
      Q => \slv_reg0_reg_n_0_[30]\,
      R => \slv_reg0[31]_i_1_n_0\
    );
\slv_reg0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[31]_i_2_n_0\,
      D => p_2_in(31),
      Q => \slv_reg0_reg_n_0_[31]\,
      R => \slv_reg0[31]_i_1_n_0\
    );
\slv_reg0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[31]_i_2_n_0\,
      D => p_2_in(3),
      Q => slv_reg0(3),
      R => \slv_reg0[31]_i_1_n_0\
    );
\slv_reg0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[31]_i_2_n_0\,
      D => p_2_in(4),
      Q => \slv_reg0_reg_n_0_[4]\,
      R => \slv_reg0[31]_i_1_n_0\
    );
\slv_reg0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[31]_i_2_n_0\,
      D => p_2_in(5),
      Q => \slv_reg0_reg_n_0_[5]\,
      R => \slv_reg0[31]_i_1_n_0\
    );
\slv_reg0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[31]_i_2_n_0\,
      D => p_2_in(6),
      Q => \slv_reg0_reg_n_0_[6]\,
      R => \slv_reg0[31]_i_1_n_0\
    );
\slv_reg0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[31]_i_2_n_0\,
      D => p_2_in(7),
      Q => \slv_reg0_reg_n_0_[7]\,
      R => \slv_reg0[31]_i_1_n_0\
    );
\slv_reg0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[31]_i_2_n_0\,
      D => p_2_in(8),
      Q => \slv_reg0_reg_n_0_[8]\,
      R => \slv_reg0[31]_i_1_n_0\
    );
\slv_reg0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[31]_i_2_n_0\,
      D => p_2_in(9),
      Q => \slv_reg0_reg_n_0_[9]\,
      R => \slv_reg0[31]_i_1_n_0\
    );
\slv_reg1[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wstrb(1),
      I2 => p_0_in(3),
      I3 => p_0_in(1),
      I4 => p_0_in(2),
      I5 => p_0_in(0),
      O => p_1_in(15)
    );
\slv_reg1[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wstrb(2),
      I2 => p_0_in(3),
      I3 => p_0_in(1),
      I4 => p_0_in(2),
      I5 => p_0_in(0),
      O => p_1_in(23)
    );
\slv_reg1[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wstrb(3),
      I2 => p_0_in(3),
      I3 => p_0_in(1),
      I4 => p_0_in(2),
      I5 => p_0_in(0),
      O => p_1_in(31)
    );
\slv_reg1[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^s_axi_wready\,
      I1 => \^s_axi_awready\,
      I2 => s00_axi_awvalid,
      I3 => s00_axi_wvalid,
      O => \slv_reg_wren__0\
    );
\slv_reg1[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wstrb(0),
      I2 => p_0_in(3),
      I3 => p_0_in(1),
      I4 => p_0_in(2),
      I5 => p_0_in(0),
      O => p_1_in(7)
    );
\slv_reg1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(7),
      D => s00_axi_wdata(0),
      Q => slv_reg1(0),
      R => S_AXI_ARESET
    );
\slv_reg1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(15),
      D => s00_axi_wdata(10),
      Q => slv_reg1(10),
      R => S_AXI_ARESET
    );
\slv_reg1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(15),
      D => s00_axi_wdata(11),
      Q => slv_reg1(11),
      R => S_AXI_ARESET
    );
\slv_reg1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(15),
      D => s00_axi_wdata(12),
      Q => slv_reg1(12),
      R => S_AXI_ARESET
    );
\slv_reg1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(15),
      D => s00_axi_wdata(13),
      Q => slv_reg1(13),
      R => S_AXI_ARESET
    );
\slv_reg1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(15),
      D => s00_axi_wdata(14),
      Q => slv_reg1(14),
      R => S_AXI_ARESET
    );
\slv_reg1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(15),
      D => s00_axi_wdata(15),
      Q => slv_reg1(15),
      R => S_AXI_ARESET
    );
\slv_reg1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(23),
      D => s00_axi_wdata(16),
      Q => slv_reg1(16),
      R => S_AXI_ARESET
    );
\slv_reg1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(23),
      D => s00_axi_wdata(17),
      Q => slv_reg1(17),
      R => S_AXI_ARESET
    );
\slv_reg1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(23),
      D => s00_axi_wdata(18),
      Q => slv_reg1(18),
      R => S_AXI_ARESET
    );
\slv_reg1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(23),
      D => s00_axi_wdata(19),
      Q => slv_reg1(19),
      R => S_AXI_ARESET
    );
\slv_reg1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(7),
      D => s00_axi_wdata(1),
      Q => slv_reg1(1),
      R => S_AXI_ARESET
    );
\slv_reg1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(23),
      D => s00_axi_wdata(20),
      Q => slv_reg1(20),
      R => S_AXI_ARESET
    );
\slv_reg1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(23),
      D => s00_axi_wdata(21),
      Q => slv_reg1(21),
      R => S_AXI_ARESET
    );
\slv_reg1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(23),
      D => s00_axi_wdata(22),
      Q => slv_reg1(22),
      R => S_AXI_ARESET
    );
\slv_reg1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(23),
      D => s00_axi_wdata(23),
      Q => slv_reg1(23),
      R => S_AXI_ARESET
    );
\slv_reg1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(31),
      D => s00_axi_wdata(24),
      Q => slv_reg1(24),
      R => S_AXI_ARESET
    );
\slv_reg1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(31),
      D => s00_axi_wdata(25),
      Q => slv_reg1(25),
      R => S_AXI_ARESET
    );
\slv_reg1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(31),
      D => s00_axi_wdata(26),
      Q => slv_reg1(26),
      R => S_AXI_ARESET
    );
\slv_reg1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(31),
      D => s00_axi_wdata(27),
      Q => slv_reg1(27),
      R => S_AXI_ARESET
    );
\slv_reg1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(31),
      D => s00_axi_wdata(28),
      Q => slv_reg1(28),
      R => S_AXI_ARESET
    );
\slv_reg1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(31),
      D => s00_axi_wdata(29),
      Q => slv_reg1(29),
      R => S_AXI_ARESET
    );
\slv_reg1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(7),
      D => s00_axi_wdata(2),
      Q => slv_reg1(2),
      R => S_AXI_ARESET
    );
\slv_reg1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(31),
      D => s00_axi_wdata(30),
      Q => slv_reg1(30),
      R => S_AXI_ARESET
    );
\slv_reg1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(31),
      D => s00_axi_wdata(31),
      Q => slv_reg1(31),
      R => S_AXI_ARESET
    );
\slv_reg1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(7),
      D => s00_axi_wdata(3),
      Q => slv_reg1(3),
      R => S_AXI_ARESET
    );
\slv_reg1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(7),
      D => s00_axi_wdata(4),
      Q => slv_reg1(4),
      R => S_AXI_ARESET
    );
\slv_reg1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(7),
      D => s00_axi_wdata(5),
      Q => slv_reg1(5),
      R => S_AXI_ARESET
    );
\slv_reg1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(7),
      D => s00_axi_wdata(6),
      Q => slv_reg1(6),
      R => S_AXI_ARESET
    );
\slv_reg1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(7),
      D => s00_axi_wdata(7),
      Q => slv_reg1(7),
      R => S_AXI_ARESET
    );
\slv_reg1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(15),
      D => s00_axi_wdata(8),
      Q => slv_reg1(8),
      R => S_AXI_ARESET
    );
\slv_reg1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(15),
      D => s00_axi_wdata(9),
      Q => slv_reg1(9),
      R => S_AXI_ARESET
    );
\slv_reg2[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wstrb(1),
      I2 => p_0_in(3),
      I3 => p_0_in(0),
      I4 => p_0_in(2),
      I5 => p_0_in(1),
      O => \slv_reg2[15]_i_1_n_0\
    );
\slv_reg2[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wstrb(2),
      I2 => p_0_in(3),
      I3 => p_0_in(0),
      I4 => p_0_in(2),
      I5 => p_0_in(1),
      O => \slv_reg2[23]_i_1_n_0\
    );
\slv_reg2[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wstrb(3),
      I2 => p_0_in(3),
      I3 => p_0_in(0),
      I4 => p_0_in(2),
      I5 => p_0_in(1),
      O => \slv_reg2[31]_i_1_n_0\
    );
\slv_reg2[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wstrb(0),
      I2 => p_0_in(3),
      I3 => p_0_in(0),
      I4 => p_0_in(2),
      I5 => p_0_in(1),
      O => \slv_reg2[7]_i_1_n_0\
    );
\slv_reg2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => slv_reg2(0),
      R => S_AXI_ARESET
    );
\slv_reg2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => slv_reg2(10),
      R => S_AXI_ARESET
    );
\slv_reg2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => slv_reg2(11),
      R => S_AXI_ARESET
    );
\slv_reg2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => slv_reg2(12),
      R => S_AXI_ARESET
    );
\slv_reg2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => slv_reg2(13),
      R => S_AXI_ARESET
    );
\slv_reg2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => \slv_reg2_reg_n_0_[14]\,
      R => S_AXI_ARESET
    );
\slv_reg2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => \slv_reg2_reg_n_0_[15]\,
      R => S_AXI_ARESET
    );
\slv_reg2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => \slv_reg2_reg_n_0_[16]\,
      R => S_AXI_ARESET
    );
\slv_reg2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => \slv_reg2_reg_n_0_[17]\,
      R => S_AXI_ARESET
    );
\slv_reg2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => \slv_reg2_reg_n_0_[18]\,
      R => S_AXI_ARESET
    );
\slv_reg2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(19),
      Q => \slv_reg2_reg_n_0_[19]\,
      R => S_AXI_ARESET
    );
\slv_reg2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => slv_reg2(1),
      R => S_AXI_ARESET
    );
\slv_reg2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => \slv_reg2_reg_n_0_[20]\,
      R => S_AXI_ARESET
    );
\slv_reg2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => \slv_reg2_reg_n_0_[21]\,
      R => S_AXI_ARESET
    );
\slv_reg2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(22),
      Q => \slv_reg2_reg_n_0_[22]\,
      R => S_AXI_ARESET
    );
\slv_reg2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(23),
      Q => \slv_reg2_reg_n_0_[23]\,
      R => S_AXI_ARESET
    );
\slv_reg2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(24),
      Q => \slv_reg2_reg_n_0_[24]\,
      R => S_AXI_ARESET
    );
\slv_reg2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(25),
      Q => \slv_reg2_reg_n_0_[25]\,
      R => S_AXI_ARESET
    );
\slv_reg2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(26),
      Q => \slv_reg2_reg_n_0_[26]\,
      R => S_AXI_ARESET
    );
\slv_reg2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(27),
      Q => \slv_reg2_reg_n_0_[27]\,
      R => S_AXI_ARESET
    );
\slv_reg2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(28),
      Q => \slv_reg2_reg_n_0_[28]\,
      R => S_AXI_ARESET
    );
\slv_reg2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(29),
      Q => \slv_reg2_reg_n_0_[29]\,
      R => S_AXI_ARESET
    );
\slv_reg2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => slv_reg2(2),
      R => S_AXI_ARESET
    );
\slv_reg2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(30),
      Q => \slv_reg2_reg_n_0_[30]\,
      R => S_AXI_ARESET
    );
\slv_reg2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(31),
      Q => \slv_reg2_reg_n_0_[31]\,
      R => S_AXI_ARESET
    );
\slv_reg2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => slv_reg2(3),
      R => S_AXI_ARESET
    );
\slv_reg2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => slv_reg2(4),
      R => S_AXI_ARESET
    );
\slv_reg2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => slv_reg2(5),
      R => S_AXI_ARESET
    );
\slv_reg2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => slv_reg2(6),
      R => S_AXI_ARESET
    );
\slv_reg2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => slv_reg2(7),
      R => S_AXI_ARESET
    );
\slv_reg2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => slv_reg2(8),
      R => S_AXI_ARESET
    );
\slv_reg2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => slv_reg2(9),
      R => S_AXI_ARESET
    );
\slv_reg3[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wstrb(1),
      I2 => p_0_in(0),
      I3 => p_0_in(1),
      I4 => p_0_in(2),
      I5 => p_0_in(3),
      O => \slv_reg3[15]_i_1_n_0\
    );
\slv_reg3[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wstrb(2),
      I2 => p_0_in(0),
      I3 => p_0_in(1),
      I4 => p_0_in(2),
      I5 => p_0_in(3),
      O => \slv_reg3[23]_i_1_n_0\
    );
\slv_reg3[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wstrb(3),
      I2 => p_0_in(0),
      I3 => p_0_in(1),
      I4 => p_0_in(2),
      I5 => p_0_in(3),
      O => \slv_reg3[31]_i_1_n_0\
    );
\slv_reg3[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wstrb(0),
      I2 => p_0_in(0),
      I3 => p_0_in(1),
      I4 => p_0_in(2),
      I5 => p_0_in(3),
      O => \slv_reg3[7]_i_1_n_0\
    );
\slv_reg3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => slv_reg3(0),
      R => S_AXI_ARESET
    );
\slv_reg3_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => slv_reg3(10),
      R => S_AXI_ARESET
    );
\slv_reg3_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => slv_reg3(11),
      R => S_AXI_ARESET
    );
\slv_reg3_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => slv_reg3(12),
      R => S_AXI_ARESET
    );
\slv_reg3_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => slv_reg3(13),
      R => S_AXI_ARESET
    );
\slv_reg3_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => slv_reg3(14),
      R => S_AXI_ARESET
    );
\slv_reg3_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => slv_reg3(15),
      R => S_AXI_ARESET
    );
\slv_reg3_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => slv_reg3(16),
      R => S_AXI_ARESET
    );
\slv_reg3_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => slv_reg3(17),
      R => S_AXI_ARESET
    );
\slv_reg3_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => slv_reg3(18),
      R => S_AXI_ARESET
    );
\slv_reg3_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => s00_axi_wdata(19),
      Q => slv_reg3(19),
      R => S_AXI_ARESET
    );
\slv_reg3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => slv_reg3(1),
      R => S_AXI_ARESET
    );
\slv_reg3_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => slv_reg3(20),
      R => S_AXI_ARESET
    );
\slv_reg3_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => slv_reg3(21),
      R => S_AXI_ARESET
    );
\slv_reg3_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => s00_axi_wdata(22),
      Q => slv_reg3(22),
      R => S_AXI_ARESET
    );
\slv_reg3_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => s00_axi_wdata(23),
      Q => slv_reg3(23),
      R => S_AXI_ARESET
    );
\slv_reg3_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => s00_axi_wdata(24),
      Q => \slv_reg3_reg_n_0_[24]\,
      R => S_AXI_ARESET
    );
\slv_reg3_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => s00_axi_wdata(25),
      Q => \slv_reg3_reg_n_0_[25]\,
      R => S_AXI_ARESET
    );
\slv_reg3_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => s00_axi_wdata(26),
      Q => \slv_reg3_reg_n_0_[26]\,
      R => S_AXI_ARESET
    );
\slv_reg3_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => s00_axi_wdata(27),
      Q => \slv_reg3_reg_n_0_[27]\,
      R => S_AXI_ARESET
    );
\slv_reg3_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => s00_axi_wdata(28),
      Q => \slv_reg3_reg_n_0_[28]\,
      R => S_AXI_ARESET
    );
\slv_reg3_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => s00_axi_wdata(29),
      Q => \slv_reg3_reg_n_0_[29]\,
      R => S_AXI_ARESET
    );
\slv_reg3_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => slv_reg3(2),
      R => S_AXI_ARESET
    );
\slv_reg3_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => s00_axi_wdata(30),
      Q => \slv_reg3_reg_n_0_[30]\,
      R => S_AXI_ARESET
    );
\slv_reg3_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => s00_axi_wdata(31),
      Q => \slv_reg3_reg_n_0_[31]\,
      R => S_AXI_ARESET
    );
\slv_reg3_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => slv_reg3(3),
      R => S_AXI_ARESET
    );
\slv_reg3_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => slv_reg3(4),
      R => S_AXI_ARESET
    );
\slv_reg3_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => slv_reg3(5),
      R => S_AXI_ARESET
    );
\slv_reg3_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => slv_reg3(6),
      R => S_AXI_ARESET
    );
\slv_reg3_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => slv_reg3(7),
      R => S_AXI_ARESET
    );
\slv_reg3_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => slv_reg3(8),
      R => S_AXI_ARESET
    );
\slv_reg3_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => slv_reg3(9),
      R => S_AXI_ARESET
    );
\slv_reg4[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wstrb(1),
      I2 => p_0_in(3),
      I3 => p_0_in(1),
      I4 => p_0_in(0),
      I5 => p_0_in(2),
      O => \slv_reg4[15]_i_1_n_0\
    );
\slv_reg4[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wstrb(2),
      I2 => p_0_in(3),
      I3 => p_0_in(1),
      I4 => p_0_in(0),
      I5 => p_0_in(2),
      O => \slv_reg4[23]_i_1_n_0\
    );
\slv_reg4[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wstrb(3),
      I2 => p_0_in(3),
      I3 => p_0_in(1),
      I4 => p_0_in(0),
      I5 => p_0_in(2),
      O => \slv_reg4[31]_i_1_n_0\
    );
\slv_reg4[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wstrb(0),
      I2 => p_0_in(3),
      I3 => p_0_in(1),
      I4 => p_0_in(0),
      I5 => p_0_in(2),
      O => \slv_reg4[7]_i_1_n_0\
    );
\slv_reg4_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => slv_reg4(0),
      R => S_AXI_ARESET
    );
\slv_reg4_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[15]_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => slv_reg4(10),
      R => S_AXI_ARESET
    );
\slv_reg4_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[15]_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => slv_reg4(11),
      R => S_AXI_ARESET
    );
\slv_reg4_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => slv_reg4(12),
      R => S_AXI_ARESET
    );
\slv_reg4_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => slv_reg4(13),
      R => S_AXI_ARESET
    );
\slv_reg4_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => slv_reg4(14),
      R => S_AXI_ARESET
    );
\slv_reg4_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => slv_reg4(15),
      R => S_AXI_ARESET
    );
\slv_reg4_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => slv_reg4(16),
      R => S_AXI_ARESET
    );
\slv_reg4_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => slv_reg4(17),
      R => S_AXI_ARESET
    );
\slv_reg4_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[23]_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => slv_reg4(18),
      R => S_AXI_ARESET
    );
\slv_reg4_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[23]_i_1_n_0\,
      D => s00_axi_wdata(19),
      Q => slv_reg4(19),
      R => S_AXI_ARESET
    );
\slv_reg4_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[7]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => slv_reg4(1),
      R => S_AXI_ARESET
    );
\slv_reg4_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[23]_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => slv_reg4(20),
      R => S_AXI_ARESET
    );
\slv_reg4_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[23]_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => slv_reg4(21),
      R => S_AXI_ARESET
    );
\slv_reg4_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[23]_i_1_n_0\,
      D => s00_axi_wdata(22),
      Q => slv_reg4(22),
      R => S_AXI_ARESET
    );
\slv_reg4_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[23]_i_1_n_0\,
      D => s00_axi_wdata(23),
      Q => slv_reg4(23),
      R => S_AXI_ARESET
    );
\slv_reg4_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[31]_i_1_n_0\,
      D => s00_axi_wdata(24),
      Q => \slv_reg4_reg_n_0_[24]\,
      R => S_AXI_ARESET
    );
\slv_reg4_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[31]_i_1_n_0\,
      D => s00_axi_wdata(25),
      Q => \slv_reg4_reg_n_0_[25]\,
      R => S_AXI_ARESET
    );
\slv_reg4_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[31]_i_1_n_0\,
      D => s00_axi_wdata(26),
      Q => \slv_reg4_reg_n_0_[26]\,
      R => S_AXI_ARESET
    );
\slv_reg4_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[31]_i_1_n_0\,
      D => s00_axi_wdata(27),
      Q => \slv_reg4_reg_n_0_[27]\,
      R => S_AXI_ARESET
    );
\slv_reg4_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[31]_i_1_n_0\,
      D => s00_axi_wdata(28),
      Q => \slv_reg4_reg_n_0_[28]\,
      R => S_AXI_ARESET
    );
\slv_reg4_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[31]_i_1_n_0\,
      D => s00_axi_wdata(29),
      Q => \slv_reg4_reg_n_0_[29]\,
      R => S_AXI_ARESET
    );
\slv_reg4_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[7]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => slv_reg4(2),
      R => S_AXI_ARESET
    );
\slv_reg4_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[31]_i_1_n_0\,
      D => s00_axi_wdata(30),
      Q => \slv_reg4_reg_n_0_[30]\,
      R => S_AXI_ARESET
    );
\slv_reg4_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[31]_i_1_n_0\,
      D => s00_axi_wdata(31),
      Q => \slv_reg4_reg_n_0_[31]\,
      R => S_AXI_ARESET
    );
\slv_reg4_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[7]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => slv_reg4(3),
      R => S_AXI_ARESET
    );
\slv_reg4_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[7]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => slv_reg4(4),
      R => S_AXI_ARESET
    );
\slv_reg4_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[7]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => slv_reg4(5),
      R => S_AXI_ARESET
    );
\slv_reg4_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[7]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => slv_reg4(6),
      R => S_AXI_ARESET
    );
\slv_reg4_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[7]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => slv_reg4(7),
      R => S_AXI_ARESET
    );
\slv_reg4_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[15]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => slv_reg4(8),
      R => S_AXI_ARESET
    );
\slv_reg4_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[15]_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => slv_reg4(9),
      R => S_AXI_ARESET
    );
\slv_reg5[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wstrb(1),
      I2 => p_0_in(0),
      I3 => p_0_in(2),
      I4 => p_0_in(1),
      I5 => p_0_in(3),
      O => \slv_reg5[15]_i_1_n_0\
    );
\slv_reg5[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wstrb(2),
      I2 => p_0_in(0),
      I3 => p_0_in(2),
      I4 => p_0_in(1),
      I5 => p_0_in(3),
      O => \slv_reg5[23]_i_1_n_0\
    );
\slv_reg5[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wstrb(3),
      I2 => p_0_in(0),
      I3 => p_0_in(2),
      I4 => p_0_in(1),
      I5 => p_0_in(3),
      O => \slv_reg5[31]_i_1_n_0\
    );
\slv_reg5[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wstrb(0),
      I2 => p_0_in(0),
      I3 => p_0_in(2),
      I4 => p_0_in(1),
      I5 => p_0_in(3),
      O => \slv_reg5[7]_i_1_n_0\
    );
\slv_reg5_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => slv_reg5(0),
      R => S_AXI_ARESET
    );
\slv_reg5_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[15]_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => slv_reg5(10),
      R => S_AXI_ARESET
    );
\slv_reg5_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[15]_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => slv_reg5(11),
      R => S_AXI_ARESET
    );
\slv_reg5_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => \slv_reg5_reg_n_0_[12]\,
      R => S_AXI_ARESET
    );
\slv_reg5_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => \slv_reg5_reg_n_0_[13]\,
      R => S_AXI_ARESET
    );
\slv_reg5_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => \slv_reg5_reg_n_0_[14]\,
      R => S_AXI_ARESET
    );
\slv_reg5_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => \slv_reg5_reg_n_0_[15]\,
      R => S_AXI_ARESET
    );
\slv_reg5_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => slv_reg5(16),
      R => S_AXI_ARESET
    );
\slv_reg5_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => \slv_reg5_reg_n_0_[17]\,
      R => S_AXI_ARESET
    );
\slv_reg5_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[23]_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => \slv_reg5_reg_n_0_[18]\,
      R => S_AXI_ARESET
    );
\slv_reg5_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[23]_i_1_n_0\,
      D => s00_axi_wdata(19),
      Q => \slv_reg5_reg_n_0_[19]\,
      R => S_AXI_ARESET
    );
\slv_reg5_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[7]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => slv_reg5(1),
      R => S_AXI_ARESET
    );
\slv_reg5_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[23]_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => \slv_reg5_reg_n_0_[20]\,
      R => S_AXI_ARESET
    );
\slv_reg5_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[23]_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => \slv_reg5_reg_n_0_[21]\,
      R => S_AXI_ARESET
    );
\slv_reg5_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[23]_i_1_n_0\,
      D => s00_axi_wdata(22),
      Q => \slv_reg5_reg_n_0_[22]\,
      R => S_AXI_ARESET
    );
\slv_reg5_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[23]_i_1_n_0\,
      D => s00_axi_wdata(23),
      Q => \slv_reg5_reg_n_0_[23]\,
      R => S_AXI_ARESET
    );
\slv_reg5_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[31]_i_1_n_0\,
      D => s00_axi_wdata(24),
      Q => \slv_reg5_reg_n_0_[24]\,
      R => S_AXI_ARESET
    );
\slv_reg5_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[31]_i_1_n_0\,
      D => s00_axi_wdata(25),
      Q => \slv_reg5_reg_n_0_[25]\,
      R => S_AXI_ARESET
    );
\slv_reg5_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[31]_i_1_n_0\,
      D => s00_axi_wdata(26),
      Q => \slv_reg5_reg_n_0_[26]\,
      R => S_AXI_ARESET
    );
\slv_reg5_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[31]_i_1_n_0\,
      D => s00_axi_wdata(27),
      Q => \slv_reg5_reg_n_0_[27]\,
      R => S_AXI_ARESET
    );
\slv_reg5_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[31]_i_1_n_0\,
      D => s00_axi_wdata(28),
      Q => \slv_reg5_reg_n_0_[28]\,
      R => S_AXI_ARESET
    );
\slv_reg5_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[31]_i_1_n_0\,
      D => s00_axi_wdata(29),
      Q => \slv_reg5_reg_n_0_[29]\,
      R => S_AXI_ARESET
    );
\slv_reg5_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[7]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => slv_reg5(2),
      R => S_AXI_ARESET
    );
\slv_reg5_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[31]_i_1_n_0\,
      D => s00_axi_wdata(30),
      Q => \slv_reg5_reg_n_0_[30]\,
      R => S_AXI_ARESET
    );
\slv_reg5_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[31]_i_1_n_0\,
      D => s00_axi_wdata(31),
      Q => \slv_reg5_reg_n_0_[31]\,
      R => S_AXI_ARESET
    );
\slv_reg5_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[7]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => slv_reg5(3),
      R => S_AXI_ARESET
    );
\slv_reg5_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[7]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => slv_reg5(4),
      R => S_AXI_ARESET
    );
\slv_reg5_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[7]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => slv_reg5(5),
      R => S_AXI_ARESET
    );
\slv_reg5_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[7]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => slv_reg5(6),
      R => S_AXI_ARESET
    );
\slv_reg5_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[7]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => slv_reg5(7),
      R => S_AXI_ARESET
    );
\slv_reg5_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[15]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => slv_reg5(8),
      R => S_AXI_ARESET
    );
\slv_reg5_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[15]_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => slv_reg5(9),
      R => S_AXI_ARESET
    );
\slv_reg6[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wstrb(1),
      I2 => p_0_in(2),
      I3 => p_0_in(1),
      I4 => p_0_in(0),
      I5 => p_0_in(3),
      O => \slv_reg6[15]_i_1_n_0\
    );
\slv_reg6[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wstrb(2),
      I2 => p_0_in(2),
      I3 => p_0_in(1),
      I4 => p_0_in(0),
      I5 => p_0_in(3),
      O => \slv_reg6[23]_i_1_n_0\
    );
\slv_reg6[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wstrb(3),
      I2 => p_0_in(2),
      I3 => p_0_in(1),
      I4 => p_0_in(0),
      I5 => p_0_in(3),
      O => \slv_reg6[31]_i_1_n_0\
    );
\slv_reg6[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wstrb(0),
      I2 => p_0_in(2),
      I3 => p_0_in(1),
      I4 => p_0_in(0),
      I5 => p_0_in(3),
      O => \slv_reg6[7]_i_1_n_0\
    );
\slv_reg6_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => slv_reg6(0),
      R => S_AXI_ARESET
    );
\slv_reg6_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[15]_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => slv_reg6(10),
      R => S_AXI_ARESET
    );
\slv_reg6_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[15]_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => slv_reg6(11),
      R => S_AXI_ARESET
    );
\slv_reg6_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => slv_reg6(12),
      R => S_AXI_ARESET
    );
\slv_reg6_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => slv_reg6(13),
      R => S_AXI_ARESET
    );
\slv_reg6_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => slv_reg6(14),
      R => S_AXI_ARESET
    );
\slv_reg6_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => slv_reg6(15),
      R => S_AXI_ARESET
    );
\slv_reg6_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => \slv_reg6_reg_n_0_[16]\,
      R => S_AXI_ARESET
    );
\slv_reg6_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => \slv_reg6_reg_n_0_[17]\,
      R => S_AXI_ARESET
    );
\slv_reg6_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[23]_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => \slv_reg6_reg_n_0_[18]\,
      R => S_AXI_ARESET
    );
\slv_reg6_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[23]_i_1_n_0\,
      D => s00_axi_wdata(19),
      Q => \slv_reg6_reg_n_0_[19]\,
      R => S_AXI_ARESET
    );
\slv_reg6_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[7]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => slv_reg6(1),
      R => S_AXI_ARESET
    );
\slv_reg6_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[23]_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => \slv_reg6_reg_n_0_[20]\,
      R => S_AXI_ARESET
    );
\slv_reg6_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[23]_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => \slv_reg6_reg_n_0_[21]\,
      R => S_AXI_ARESET
    );
\slv_reg6_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[23]_i_1_n_0\,
      D => s00_axi_wdata(22),
      Q => \slv_reg6_reg_n_0_[22]\,
      R => S_AXI_ARESET
    );
\slv_reg6_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[23]_i_1_n_0\,
      D => s00_axi_wdata(23),
      Q => \slv_reg6_reg_n_0_[23]\,
      R => S_AXI_ARESET
    );
\slv_reg6_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[31]_i_1_n_0\,
      D => s00_axi_wdata(24),
      Q => \slv_reg6_reg_n_0_[24]\,
      R => S_AXI_ARESET
    );
\slv_reg6_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[31]_i_1_n_0\,
      D => s00_axi_wdata(25),
      Q => \slv_reg6_reg_n_0_[25]\,
      R => S_AXI_ARESET
    );
\slv_reg6_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[31]_i_1_n_0\,
      D => s00_axi_wdata(26),
      Q => \slv_reg6_reg_n_0_[26]\,
      R => S_AXI_ARESET
    );
\slv_reg6_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[31]_i_1_n_0\,
      D => s00_axi_wdata(27),
      Q => \slv_reg6_reg_n_0_[27]\,
      R => S_AXI_ARESET
    );
\slv_reg6_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[31]_i_1_n_0\,
      D => s00_axi_wdata(28),
      Q => \slv_reg6_reg_n_0_[28]\,
      R => S_AXI_ARESET
    );
\slv_reg6_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[31]_i_1_n_0\,
      D => s00_axi_wdata(29),
      Q => \slv_reg6_reg_n_0_[29]\,
      R => S_AXI_ARESET
    );
\slv_reg6_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[7]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => slv_reg6(2),
      R => S_AXI_ARESET
    );
\slv_reg6_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[31]_i_1_n_0\,
      D => s00_axi_wdata(30),
      Q => \slv_reg6_reg_n_0_[30]\,
      R => S_AXI_ARESET
    );
\slv_reg6_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[31]_i_1_n_0\,
      D => s00_axi_wdata(31),
      Q => \slv_reg6_reg_n_0_[31]\,
      R => S_AXI_ARESET
    );
\slv_reg6_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[7]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => slv_reg6(3),
      R => S_AXI_ARESET
    );
\slv_reg6_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[7]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => slv_reg6(4),
      R => S_AXI_ARESET
    );
\slv_reg6_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[7]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => slv_reg6(5),
      R => S_AXI_ARESET
    );
\slv_reg6_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[7]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => slv_reg6(6),
      R => S_AXI_ARESET
    );
\slv_reg6_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[7]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => slv_reg6(7),
      R => S_AXI_ARESET
    );
\slv_reg6_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[15]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => slv_reg6(8),
      R => S_AXI_ARESET
    );
\slv_reg6_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[15]_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => slv_reg6(9),
      R => S_AXI_ARESET
    );
\slv_reg7[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in(2),
      I2 => s00_axi_wstrb(1),
      I3 => p_0_in(0),
      I4 => p_0_in(1),
      I5 => p_0_in(3),
      O => \slv_reg7[15]_i_1_n_0\
    );
\slv_reg7[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in(2),
      I2 => s00_axi_wstrb(2),
      I3 => p_0_in(0),
      I4 => p_0_in(1),
      I5 => p_0_in(3),
      O => \slv_reg7[23]_i_1_n_0\
    );
\slv_reg7[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in(2),
      I2 => s00_axi_wstrb(3),
      I3 => p_0_in(0),
      I4 => p_0_in(1),
      I5 => p_0_in(3),
      O => \slv_reg7[31]_i_1_n_0\
    );
\slv_reg7[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in(2),
      I2 => s00_axi_wstrb(0),
      I3 => p_0_in(0),
      I4 => p_0_in(1),
      I5 => p_0_in(3),
      O => \slv_reg7[7]_i_1_n_0\
    );
\slv_reg7_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => slv_reg7(0),
      R => S_AXI_ARESET
    );
\slv_reg7_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[15]_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => slv_reg7(10),
      R => S_AXI_ARESET
    );
\slv_reg7_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[15]_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => slv_reg7(11),
      R => S_AXI_ARESET
    );
\slv_reg7_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => slv_reg7(12),
      R => S_AXI_ARESET
    );
\slv_reg7_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => slv_reg7(13),
      R => S_AXI_ARESET
    );
\slv_reg7_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => slv_reg7(14),
      R => S_AXI_ARESET
    );
\slv_reg7_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => slv_reg7(15),
      R => S_AXI_ARESET
    );
\slv_reg7_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => slv_reg7(16),
      R => S_AXI_ARESET
    );
\slv_reg7_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => slv_reg7(17),
      R => S_AXI_ARESET
    );
\slv_reg7_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[23]_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => slv_reg7(18),
      R => S_AXI_ARESET
    );
\slv_reg7_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[23]_i_1_n_0\,
      D => s00_axi_wdata(19),
      Q => slv_reg7(19),
      R => S_AXI_ARESET
    );
\slv_reg7_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[7]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => slv_reg7(1),
      R => S_AXI_ARESET
    );
\slv_reg7_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[23]_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => slv_reg7(20),
      R => S_AXI_ARESET
    );
\slv_reg7_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[23]_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => slv_reg7(21),
      R => S_AXI_ARESET
    );
\slv_reg7_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[23]_i_1_n_0\,
      D => s00_axi_wdata(22),
      Q => slv_reg7(22),
      R => S_AXI_ARESET
    );
\slv_reg7_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[23]_i_1_n_0\,
      D => s00_axi_wdata(23),
      Q => slv_reg7(23),
      R => S_AXI_ARESET
    );
\slv_reg7_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[31]_i_1_n_0\,
      D => s00_axi_wdata(24),
      Q => slv_reg7(24),
      R => S_AXI_ARESET
    );
\slv_reg7_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[31]_i_1_n_0\,
      D => s00_axi_wdata(25),
      Q => slv_reg7(25),
      R => S_AXI_ARESET
    );
\slv_reg7_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[31]_i_1_n_0\,
      D => s00_axi_wdata(26),
      Q => slv_reg7(26),
      R => S_AXI_ARESET
    );
\slv_reg7_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[31]_i_1_n_0\,
      D => s00_axi_wdata(27),
      Q => slv_reg7(27),
      R => S_AXI_ARESET
    );
\slv_reg7_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[31]_i_1_n_0\,
      D => s00_axi_wdata(28),
      Q => slv_reg7(28),
      R => S_AXI_ARESET
    );
\slv_reg7_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[31]_i_1_n_0\,
      D => s00_axi_wdata(29),
      Q => slv_reg7(29),
      R => S_AXI_ARESET
    );
\slv_reg7_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[7]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => slv_reg7(2),
      R => S_AXI_ARESET
    );
\slv_reg7_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[31]_i_1_n_0\,
      D => s00_axi_wdata(30),
      Q => slv_reg7(30),
      R => S_AXI_ARESET
    );
\slv_reg7_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[31]_i_1_n_0\,
      D => s00_axi_wdata(31),
      Q => slv_reg7(31),
      R => S_AXI_ARESET
    );
\slv_reg7_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[7]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => slv_reg7(3),
      R => S_AXI_ARESET
    );
\slv_reg7_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[7]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => slv_reg7(4),
      R => S_AXI_ARESET
    );
\slv_reg7_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[7]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => slv_reg7(5),
      R => S_AXI_ARESET
    );
\slv_reg7_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[7]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => slv_reg7(6),
      R => S_AXI_ARESET
    );
\slv_reg7_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[7]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => slv_reg7(7),
      R => S_AXI_ARESET
    );
\slv_reg7_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[15]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => slv_reg7(8),
      R => S_AXI_ARESET
    );
\slv_reg7_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[15]_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => slv_reg7(9),
      R => S_AXI_ARESET
    );
\slv_reg8[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in(3),
      I2 => p_0_in(1),
      I3 => p_0_in(0),
      I4 => p_0_in(2),
      I5 => s00_axi_wstrb(1),
      O => \slv_reg8[15]_i_1_n_0\
    );
\slv_reg8[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in(3),
      I2 => p_0_in(1),
      I3 => p_0_in(0),
      I4 => p_0_in(2),
      I5 => s00_axi_wstrb(2),
      O => \slv_reg8[23]_i_1_n_0\
    );
\slv_reg8[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in(3),
      I2 => p_0_in(1),
      I3 => p_0_in(0),
      I4 => p_0_in(2),
      I5 => s00_axi_wstrb(3),
      O => \slv_reg8[31]_i_1_n_0\
    );
\slv_reg8[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in(3),
      I2 => p_0_in(1),
      I3 => p_0_in(0),
      I4 => p_0_in(2),
      I5 => s00_axi_wstrb(0),
      O => \slv_reg8[7]_i_1_n_0\
    );
\slv_reg8_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => slv_reg8(0),
      R => S_AXI_ARESET
    );
\slv_reg8_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[15]_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => \slv_reg8_reg_n_0_[10]\,
      R => S_AXI_ARESET
    );
\slv_reg8_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[15]_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => \slv_reg8_reg_n_0_[11]\,
      R => S_AXI_ARESET
    );
\slv_reg8_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => \slv_reg8_reg_n_0_[12]\,
      R => S_AXI_ARESET
    );
\slv_reg8_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => \slv_reg8_reg_n_0_[13]\,
      R => S_AXI_ARESET
    );
\slv_reg8_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => \slv_reg8_reg_n_0_[14]\,
      R => S_AXI_ARESET
    );
\slv_reg8_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => \slv_reg8_reg_n_0_[15]\,
      R => S_AXI_ARESET
    );
\slv_reg8_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => \slv_reg8_reg_n_0_[16]\,
      R => S_AXI_ARESET
    );
\slv_reg8_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => \slv_reg8_reg_n_0_[17]\,
      R => S_AXI_ARESET
    );
\slv_reg8_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[23]_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => \slv_reg8_reg_n_0_[18]\,
      R => S_AXI_ARESET
    );
\slv_reg8_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[23]_i_1_n_0\,
      D => s00_axi_wdata(19),
      Q => \slv_reg8_reg_n_0_[19]\,
      R => S_AXI_ARESET
    );
\slv_reg8_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[7]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => slv_reg8(1),
      R => S_AXI_ARESET
    );
\slv_reg8_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[23]_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => \slv_reg8_reg_n_0_[20]\,
      R => S_AXI_ARESET
    );
\slv_reg8_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[23]_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => \slv_reg8_reg_n_0_[21]\,
      R => S_AXI_ARESET
    );
\slv_reg8_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[23]_i_1_n_0\,
      D => s00_axi_wdata(22),
      Q => \slv_reg8_reg_n_0_[22]\,
      R => S_AXI_ARESET
    );
\slv_reg8_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[23]_i_1_n_0\,
      D => s00_axi_wdata(23),
      Q => \slv_reg8_reg_n_0_[23]\,
      R => S_AXI_ARESET
    );
\slv_reg8_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[31]_i_1_n_0\,
      D => s00_axi_wdata(24),
      Q => \slv_reg8_reg_n_0_[24]\,
      R => S_AXI_ARESET
    );
\slv_reg8_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[31]_i_1_n_0\,
      D => s00_axi_wdata(25),
      Q => \slv_reg8_reg_n_0_[25]\,
      R => S_AXI_ARESET
    );
\slv_reg8_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[31]_i_1_n_0\,
      D => s00_axi_wdata(26),
      Q => \slv_reg8_reg_n_0_[26]\,
      R => S_AXI_ARESET
    );
\slv_reg8_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[31]_i_1_n_0\,
      D => s00_axi_wdata(27),
      Q => \slv_reg8_reg_n_0_[27]\,
      R => S_AXI_ARESET
    );
\slv_reg8_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[31]_i_1_n_0\,
      D => s00_axi_wdata(28),
      Q => \slv_reg8_reg_n_0_[28]\,
      R => S_AXI_ARESET
    );
\slv_reg8_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[31]_i_1_n_0\,
      D => s00_axi_wdata(29),
      Q => \slv_reg8_reg_n_0_[29]\,
      R => S_AXI_ARESET
    );
\slv_reg8_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[7]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => slv_reg8(2),
      R => S_AXI_ARESET
    );
\slv_reg8_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[31]_i_1_n_0\,
      D => s00_axi_wdata(30),
      Q => \slv_reg8_reg_n_0_[30]\,
      R => S_AXI_ARESET
    );
\slv_reg8_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[31]_i_1_n_0\,
      D => s00_axi_wdata(31),
      Q => \slv_reg8_reg_n_0_[31]\,
      R => S_AXI_ARESET
    );
\slv_reg8_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[7]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => slv_reg8(3),
      R => S_AXI_ARESET
    );
\slv_reg8_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[7]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => slv_reg8(4),
      R => S_AXI_ARESET
    );
\slv_reg8_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[7]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => slv_reg8(5),
      R => S_AXI_ARESET
    );
\slv_reg8_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[7]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => slv_reg8(6),
      R => S_AXI_ARESET
    );
\slv_reg8_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[7]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => slv_reg8(7),
      R => S_AXI_ARESET
    );
\slv_reg8_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[15]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => \slv_reg8_reg_n_0_[8]\,
      R => S_AXI_ARESET
    );
\slv_reg8_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[15]_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => \slv_reg8_reg_n_0_[9]\,
      R => S_AXI_ARESET
    );
slv_reg_rden: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => s00_axi_arvalid,
      I1 => \^s00_axi_rvalid\,
      I2 => \^s_axi_arready\,
      O => \slv_reg_rden__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_top_axi_sd_0_0_axi_sd_v1_0 is
  port (
    S_AXI_AWREADY : out STD_LOGIC;
    S_AXI_WREADY : out STD_LOGIC;
    axis_fifo_out_tready : out STD_LOGIC;
    axis_fifo_in_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    axis_fifo_in_tvalid : out STD_LOGIC;
    sd_clk : out STD_LOGIC;
    S_AXI_ARREADY : out STD_LOGIC;
    s00_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_rvalid : out STD_LOGIC;
    s00_axi_bvalid : out STD_LOGIC;
    sd_cmd : inout STD_LOGIC;
    sd_data : inout STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_aresetn : in STD_LOGIC;
    s00_axi_wvalid : in STD_LOGIC;
    s00_axi_awvalid : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    axis_fifo_out_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    axis_fifo_out_tvalid : in STD_LOGIC;
    axis_fifo_in_tready : in STD_LOGIC;
    s00_axi_awaddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sd_detect : in STD_LOGIC;
    s00_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_arvalid : in STD_LOGIC;
    s00_axi_bready : in STD_LOGIC;
    s00_axi_rready : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_top_axi_sd_0_0_axi_sd_v1_0 : entity is "axi_sd_v1_0";
end microblaze_top_axi_sd_0_0_axi_sd_v1_0;

architecture STRUCTURE of microblaze_top_axi_sd_0_0_axi_sd_v1_0 is
begin
axi_sd_v1_0_S00_AXI_inst: entity work.microblaze_top_axi_sd_0_0_axi_sd_v1_0_S00_AXI
     port map (
      S_AXI_ARREADY => S_AXI_ARREADY,
      S_AXI_AWREADY => S_AXI_AWREADY,
      S_AXI_WREADY => S_AXI_WREADY,
      axis_fifo_in_tdata(31 downto 0) => axis_fifo_in_tdata(31 downto 0),
      axis_fifo_in_tready => axis_fifo_in_tready,
      axis_fifo_in_tvalid => axis_fifo_in_tvalid,
      axis_fifo_out_tdata(31 downto 0) => axis_fifo_out_tdata(31 downto 0),
      axis_fifo_out_tready => axis_fifo_out_tready,
      axis_fifo_out_tvalid => axis_fifo_out_tvalid,
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_araddr(3 downto 0) => s00_axi_araddr(3 downto 0),
      s00_axi_aresetn => s00_axi_aresetn,
      s00_axi_arvalid => s00_axi_arvalid,
      s00_axi_awaddr(3 downto 0) => s00_axi_awaddr(3 downto 0),
      s00_axi_awvalid => s00_axi_awvalid,
      s00_axi_bready => s00_axi_bready,
      s00_axi_bvalid => s00_axi_bvalid,
      s00_axi_rdata(31 downto 0) => s00_axi_rdata(31 downto 0),
      s00_axi_rready => s00_axi_rready,
      s00_axi_rvalid => s00_axi_rvalid,
      s00_axi_wdata(31 downto 0) => s00_axi_wdata(31 downto 0),
      s00_axi_wstrb(3 downto 0) => s00_axi_wstrb(3 downto 0),
      s00_axi_wvalid => s00_axi_wvalid,
      sd_clk => sd_clk,
      sd_cmd => sd_cmd,
      sd_data(3 downto 0) => sd_data(3 downto 0),
      sd_detect => sd_detect
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_top_axi_sd_0_0 is
  port (
    sd_cmd : inout STD_LOGIC;
    sd_data : inout STD_LOGIC_VECTOR ( 3 downto 0 );
    sd_clk : out STD_LOGIC;
    sd_detect : in STD_LOGIC;
    axis_fifo_out_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    axis_fifo_out_tvalid : in STD_LOGIC;
    axis_fifo_out_tready : out STD_LOGIC;
    axis_fifo_in_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    axis_fifo_in_tvalid : out STD_LOGIC;
    axis_fifo_in_tready : in STD_LOGIC;
    s00_axi_awaddr : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s00_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_awvalid : in STD_LOGIC;
    s00_axi_awready : out STD_LOGIC;
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_wvalid : in STD_LOGIC;
    s00_axi_wready : out STD_LOGIC;
    s00_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_bvalid : out STD_LOGIC;
    s00_axi_bready : in STD_LOGIC;
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s00_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_arvalid : in STD_LOGIC;
    s00_axi_arready : out STD_LOGIC;
    s00_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_rvalid : out STD_LOGIC;
    s00_axi_rready : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of microblaze_top_axi_sd_0_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of microblaze_top_axi_sd_0_0 : entity is "microblaze_top_axi_sd_0_0,axi_sd_v1_0,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of microblaze_top_axi_sd_0_0 : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of microblaze_top_axi_sd_0_0 : entity is "axi_sd_v1_0,Vivado 2019.2";
end microblaze_top_axi_sd_0_0;

architecture STRUCTURE of microblaze_top_axi_sd_0_0 is
  signal \<const0>\ : STD_LOGIC;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of axis_fifo_in_tready : signal is "xilinx.com:interface:axis:1.0 axis_fifo_in TREADY";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of axis_fifo_in_tready : signal is "XIL_INTERFACENAME axis_fifo_in, TDATA_NUM_BYTES 4, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000, PHASE 0.000, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of axis_fifo_in_tvalid : signal is "xilinx.com:interface:axis:1.0 axis_fifo_in TVALID";
  attribute X_INTERFACE_INFO of axis_fifo_out_tready : signal is "xilinx.com:interface:axis:1.0 axis_fifo_out TREADY";
  attribute X_INTERFACE_PARAMETER of axis_fifo_out_tready : signal is "XIL_INTERFACENAME axis_fifo_out, TDATA_NUM_BYTES 4, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000, PHASE 0.000, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of axis_fifo_out_tvalid : signal is "xilinx.com:interface:axis:1.0 axis_fifo_out TVALID";
  attribute X_INTERFACE_INFO of s00_axi_aclk : signal is "xilinx.com:signal:clock:1.0 S00_AXI_CLK CLK";
  attribute X_INTERFACE_PARAMETER of s00_axi_aclk : signal is "XIL_INTERFACENAME S00_AXI_CLK, ASSOCIATED_BUSIF S00_AXI, ASSOCIATED_RESET s00_axi_aresetn, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1";
  attribute X_INTERFACE_INFO of s00_axi_aresetn : signal is "xilinx.com:signal:reset:1.0 S00_AXI_RST RST";
  attribute X_INTERFACE_PARAMETER of s00_axi_aresetn : signal is "XIL_INTERFACENAME S00_AXI_RST, POLARITY ACTIVE_LOW";
  attribute X_INTERFACE_INFO of s00_axi_arready : signal is "xilinx.com:interface:aximm:1.0 S00_AXI ARREADY";
  attribute X_INTERFACE_INFO of s00_axi_arvalid : signal is "xilinx.com:interface:aximm:1.0 S00_AXI ARVALID";
  attribute X_INTERFACE_INFO of s00_axi_awready : signal is "xilinx.com:interface:aximm:1.0 S00_AXI AWREADY";
  attribute X_INTERFACE_INFO of s00_axi_awvalid : signal is "xilinx.com:interface:aximm:1.0 S00_AXI AWVALID";
  attribute X_INTERFACE_INFO of s00_axi_bready : signal is "xilinx.com:interface:aximm:1.0 S00_AXI BREADY";
  attribute X_INTERFACE_INFO of s00_axi_bvalid : signal is "xilinx.com:interface:aximm:1.0 S00_AXI BVALID";
  attribute X_INTERFACE_INFO of s00_axi_rready : signal is "xilinx.com:interface:aximm:1.0 S00_AXI RREADY";
  attribute X_INTERFACE_PARAMETER of s00_axi_rready : signal is "XIL_INTERFACENAME S00_AXI, WIZ_DATA_WIDTH 32, WIZ_NUM_REG 16, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 6, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0";
  attribute X_INTERFACE_INFO of s00_axi_rvalid : signal is "xilinx.com:interface:aximm:1.0 S00_AXI RVALID";
  attribute X_INTERFACE_INFO of s00_axi_wready : signal is "xilinx.com:interface:aximm:1.0 S00_AXI WREADY";
  attribute X_INTERFACE_INFO of s00_axi_wvalid : signal is "xilinx.com:interface:aximm:1.0 S00_AXI WVALID";
  attribute X_INTERFACE_INFO of sd_clk : signal is "xilinx.com:signal:clock:1.0 sd_clk CLK";
  attribute X_INTERFACE_PARAMETER of sd_clk : signal is "XIL_INTERFACENAME sd_clk, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN microblaze_top_axi_sd_0_0_sd_clk";
  attribute X_INTERFACE_INFO of axis_fifo_in_tdata : signal is "xilinx.com:interface:axis:1.0 axis_fifo_in TDATA";
  attribute X_INTERFACE_INFO of axis_fifo_out_tdata : signal is "xilinx.com:interface:axis:1.0 axis_fifo_out TDATA";
  attribute X_INTERFACE_INFO of s00_axi_araddr : signal is "xilinx.com:interface:aximm:1.0 S00_AXI ARADDR";
  attribute X_INTERFACE_INFO of s00_axi_arprot : signal is "xilinx.com:interface:aximm:1.0 S00_AXI ARPROT";
  attribute X_INTERFACE_INFO of s00_axi_awaddr : signal is "xilinx.com:interface:aximm:1.0 S00_AXI AWADDR";
  attribute X_INTERFACE_INFO of s00_axi_awprot : signal is "xilinx.com:interface:aximm:1.0 S00_AXI AWPROT";
  attribute X_INTERFACE_INFO of s00_axi_bresp : signal is "xilinx.com:interface:aximm:1.0 S00_AXI BRESP";
  attribute X_INTERFACE_INFO of s00_axi_rdata : signal is "xilinx.com:interface:aximm:1.0 S00_AXI RDATA";
  attribute X_INTERFACE_INFO of s00_axi_rresp : signal is "xilinx.com:interface:aximm:1.0 S00_AXI RRESP";
  attribute X_INTERFACE_INFO of s00_axi_wdata : signal is "xilinx.com:interface:aximm:1.0 S00_AXI WDATA";
  attribute X_INTERFACE_INFO of s00_axi_wstrb : signal is "xilinx.com:interface:aximm:1.0 S00_AXI WSTRB";
begin
  s00_axi_bresp(1) <= \<const0>\;
  s00_axi_bresp(0) <= \<const0>\;
  s00_axi_rresp(1) <= \<const0>\;
  s00_axi_rresp(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst: entity work.microblaze_top_axi_sd_0_0_axi_sd_v1_0
     port map (
      S_AXI_ARREADY => s00_axi_arready,
      S_AXI_AWREADY => s00_axi_awready,
      S_AXI_WREADY => s00_axi_wready,
      axis_fifo_in_tdata(31 downto 0) => axis_fifo_in_tdata(31 downto 0),
      axis_fifo_in_tready => axis_fifo_in_tready,
      axis_fifo_in_tvalid => axis_fifo_in_tvalid,
      axis_fifo_out_tdata(31 downto 0) => axis_fifo_out_tdata(31 downto 0),
      axis_fifo_out_tready => axis_fifo_out_tready,
      axis_fifo_out_tvalid => axis_fifo_out_tvalid,
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_araddr(3 downto 0) => s00_axi_araddr(5 downto 2),
      s00_axi_aresetn => s00_axi_aresetn,
      s00_axi_arvalid => s00_axi_arvalid,
      s00_axi_awaddr(3 downto 0) => s00_axi_awaddr(5 downto 2),
      s00_axi_awvalid => s00_axi_awvalid,
      s00_axi_bready => s00_axi_bready,
      s00_axi_bvalid => s00_axi_bvalid,
      s00_axi_rdata(31 downto 0) => s00_axi_rdata(31 downto 0),
      s00_axi_rready => s00_axi_rready,
      s00_axi_rvalid => s00_axi_rvalid,
      s00_axi_wdata(31 downto 0) => s00_axi_wdata(31 downto 0),
      s00_axi_wstrb(3 downto 0) => s00_axi_wstrb(3 downto 0),
      s00_axi_wvalid => s00_axi_wvalid,
      sd_clk => sd_clk,
      sd_cmd => sd_cmd,
      sd_data(3 downto 0) => sd_data(3 downto 0),
      sd_detect => sd_detect
    );
end STRUCTURE;
