
efs-can-lighting.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000629c  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001e4  0800642c  0800642c  0000742c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006610  08006610  00008068  2**0
                  CONTENTS
  4 .ARM          00000008  08006610  08006610  00007610  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006618  08006618  00008068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006618  08006618  00007618  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800661c  0800661c  0000761c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  08006620  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000628  20000068  08006688  00008068  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000690  08006688  00008690  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00008068  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000f894  00000000  00000000  00008098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000028f6  00000000  00000000  0001792c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001040  00000000  00000000  0001a228  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000c6d  00000000  00000000  0001b268  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00006bd9  00000000  00000000  0001bed5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000136b9  00000000  00000000  00022aae  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000dbdf8  00000000  00000000  00036167  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00111f5f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004dac  00000000  00000000  00111fa4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000061  00000000  00000000  00116d50  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000068 	.word	0x20000068
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08006414 	.word	0x08006414

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000006c 	.word	0x2000006c
 80001cc:	08006414 	.word	0x08006414

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_dmul>:
 8000270:	b570      	push	{r4, r5, r6, lr}
 8000272:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000276:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800027a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800027e:	bf1d      	ittte	ne
 8000280:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000284:	ea94 0f0c 	teqne	r4, ip
 8000288:	ea95 0f0c 	teqne	r5, ip
 800028c:	f000 f8de 	bleq	800044c <__aeabi_dmul+0x1dc>
 8000290:	442c      	add	r4, r5
 8000292:	ea81 0603 	eor.w	r6, r1, r3
 8000296:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800029a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800029e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80002a2:	bf18      	it	ne
 80002a4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80002a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80002ac:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80002b0:	d038      	beq.n	8000324 <__aeabi_dmul+0xb4>
 80002b2:	fba0 ce02 	umull	ip, lr, r0, r2
 80002b6:	f04f 0500 	mov.w	r5, #0
 80002ba:	fbe1 e502 	umlal	lr, r5, r1, r2
 80002be:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80002c2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80002c6:	f04f 0600 	mov.w	r6, #0
 80002ca:	fbe1 5603 	umlal	r5, r6, r1, r3
 80002ce:	f09c 0f00 	teq	ip, #0
 80002d2:	bf18      	it	ne
 80002d4:	f04e 0e01 	orrne.w	lr, lr, #1
 80002d8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80002dc:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80002e0:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80002e4:	d204      	bcs.n	80002f0 <__aeabi_dmul+0x80>
 80002e6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80002ea:	416d      	adcs	r5, r5
 80002ec:	eb46 0606 	adc.w	r6, r6, r6
 80002f0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80002f4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80002f8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80002fc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000300:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000304:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000308:	bf88      	it	hi
 800030a:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800030e:	d81e      	bhi.n	800034e <__aeabi_dmul+0xde>
 8000310:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000314:	bf08      	it	eq
 8000316:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800031a:	f150 0000 	adcs.w	r0, r0, #0
 800031e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000322:	bd70      	pop	{r4, r5, r6, pc}
 8000324:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000328:	ea46 0101 	orr.w	r1, r6, r1
 800032c:	ea40 0002 	orr.w	r0, r0, r2
 8000330:	ea81 0103 	eor.w	r1, r1, r3
 8000334:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000338:	bfc2      	ittt	gt
 800033a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800033e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000342:	bd70      	popgt	{r4, r5, r6, pc}
 8000344:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000348:	f04f 0e00 	mov.w	lr, #0
 800034c:	3c01      	subs	r4, #1
 800034e:	f300 80ab 	bgt.w	80004a8 <__aeabi_dmul+0x238>
 8000352:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000356:	bfde      	ittt	le
 8000358:	2000      	movle	r0, #0
 800035a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800035e:	bd70      	pople	{r4, r5, r6, pc}
 8000360:	f1c4 0400 	rsb	r4, r4, #0
 8000364:	3c20      	subs	r4, #32
 8000366:	da35      	bge.n	80003d4 <__aeabi_dmul+0x164>
 8000368:	340c      	adds	r4, #12
 800036a:	dc1b      	bgt.n	80003a4 <__aeabi_dmul+0x134>
 800036c:	f104 0414 	add.w	r4, r4, #20
 8000370:	f1c4 0520 	rsb	r5, r4, #32
 8000374:	fa00 f305 	lsl.w	r3, r0, r5
 8000378:	fa20 f004 	lsr.w	r0, r0, r4
 800037c:	fa01 f205 	lsl.w	r2, r1, r5
 8000380:	ea40 0002 	orr.w	r0, r0, r2
 8000384:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000388:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800038c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000390:	fa21 f604 	lsr.w	r6, r1, r4
 8000394:	eb42 0106 	adc.w	r1, r2, r6
 8000398:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800039c:	bf08      	it	eq
 800039e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80003a2:	bd70      	pop	{r4, r5, r6, pc}
 80003a4:	f1c4 040c 	rsb	r4, r4, #12
 80003a8:	f1c4 0520 	rsb	r5, r4, #32
 80003ac:	fa00 f304 	lsl.w	r3, r0, r4
 80003b0:	fa20 f005 	lsr.w	r0, r0, r5
 80003b4:	fa01 f204 	lsl.w	r2, r1, r4
 80003b8:	ea40 0002 	orr.w	r0, r0, r2
 80003bc:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80003c0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80003c4:	f141 0100 	adc.w	r1, r1, #0
 80003c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80003cc:	bf08      	it	eq
 80003ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80003d2:	bd70      	pop	{r4, r5, r6, pc}
 80003d4:	f1c4 0520 	rsb	r5, r4, #32
 80003d8:	fa00 f205 	lsl.w	r2, r0, r5
 80003dc:	ea4e 0e02 	orr.w	lr, lr, r2
 80003e0:	fa20 f304 	lsr.w	r3, r0, r4
 80003e4:	fa01 f205 	lsl.w	r2, r1, r5
 80003e8:	ea43 0302 	orr.w	r3, r3, r2
 80003ec:	fa21 f004 	lsr.w	r0, r1, r4
 80003f0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80003f4:	fa21 f204 	lsr.w	r2, r1, r4
 80003f8:	ea20 0002 	bic.w	r0, r0, r2
 80003fc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000400:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000404:	bf08      	it	eq
 8000406:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800040a:	bd70      	pop	{r4, r5, r6, pc}
 800040c:	f094 0f00 	teq	r4, #0
 8000410:	d10f      	bne.n	8000432 <__aeabi_dmul+0x1c2>
 8000412:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000416:	0040      	lsls	r0, r0, #1
 8000418:	eb41 0101 	adc.w	r1, r1, r1
 800041c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000420:	bf08      	it	eq
 8000422:	3c01      	subeq	r4, #1
 8000424:	d0f7      	beq.n	8000416 <__aeabi_dmul+0x1a6>
 8000426:	ea41 0106 	orr.w	r1, r1, r6
 800042a:	f095 0f00 	teq	r5, #0
 800042e:	bf18      	it	ne
 8000430:	4770      	bxne	lr
 8000432:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000436:	0052      	lsls	r2, r2, #1
 8000438:	eb43 0303 	adc.w	r3, r3, r3
 800043c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000440:	bf08      	it	eq
 8000442:	3d01      	subeq	r5, #1
 8000444:	d0f7      	beq.n	8000436 <__aeabi_dmul+0x1c6>
 8000446:	ea43 0306 	orr.w	r3, r3, r6
 800044a:	4770      	bx	lr
 800044c:	ea94 0f0c 	teq	r4, ip
 8000450:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000454:	bf18      	it	ne
 8000456:	ea95 0f0c 	teqne	r5, ip
 800045a:	d00c      	beq.n	8000476 <__aeabi_dmul+0x206>
 800045c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000460:	bf18      	it	ne
 8000462:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000466:	d1d1      	bne.n	800040c <__aeabi_dmul+0x19c>
 8000468:	ea81 0103 	eor.w	r1, r1, r3
 800046c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000470:	f04f 0000 	mov.w	r0, #0
 8000474:	bd70      	pop	{r4, r5, r6, pc}
 8000476:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800047a:	bf06      	itte	eq
 800047c:	4610      	moveq	r0, r2
 800047e:	4619      	moveq	r1, r3
 8000480:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000484:	d019      	beq.n	80004ba <__aeabi_dmul+0x24a>
 8000486:	ea94 0f0c 	teq	r4, ip
 800048a:	d102      	bne.n	8000492 <__aeabi_dmul+0x222>
 800048c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000490:	d113      	bne.n	80004ba <__aeabi_dmul+0x24a>
 8000492:	ea95 0f0c 	teq	r5, ip
 8000496:	d105      	bne.n	80004a4 <__aeabi_dmul+0x234>
 8000498:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800049c:	bf1c      	itt	ne
 800049e:	4610      	movne	r0, r2
 80004a0:	4619      	movne	r1, r3
 80004a2:	d10a      	bne.n	80004ba <__aeabi_dmul+0x24a>
 80004a4:	ea81 0103 	eor.w	r1, r1, r3
 80004a8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80004ac:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80004b0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004b4:	f04f 0000 	mov.w	r0, #0
 80004b8:	bd70      	pop	{r4, r5, r6, pc}
 80004ba:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80004be:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80004c2:	bd70      	pop	{r4, r5, r6, pc}

080004c4 <__aeabi_drsub>:
 80004c4:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80004c8:	e002      	b.n	80004d0 <__adddf3>
 80004ca:	bf00      	nop

080004cc <__aeabi_dsub>:
 80004cc:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080004d0 <__adddf3>:
 80004d0:	b530      	push	{r4, r5, lr}
 80004d2:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80004d6:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80004da:	ea94 0f05 	teq	r4, r5
 80004de:	bf08      	it	eq
 80004e0:	ea90 0f02 	teqeq	r0, r2
 80004e4:	bf1f      	itttt	ne
 80004e6:	ea54 0c00 	orrsne.w	ip, r4, r0
 80004ea:	ea55 0c02 	orrsne.w	ip, r5, r2
 80004ee:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80004f2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004f6:	f000 80e2 	beq.w	80006be <__adddf3+0x1ee>
 80004fa:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80004fe:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000502:	bfb8      	it	lt
 8000504:	426d      	neglt	r5, r5
 8000506:	dd0c      	ble.n	8000522 <__adddf3+0x52>
 8000508:	442c      	add	r4, r5
 800050a:	ea80 0202 	eor.w	r2, r0, r2
 800050e:	ea81 0303 	eor.w	r3, r1, r3
 8000512:	ea82 0000 	eor.w	r0, r2, r0
 8000516:	ea83 0101 	eor.w	r1, r3, r1
 800051a:	ea80 0202 	eor.w	r2, r0, r2
 800051e:	ea81 0303 	eor.w	r3, r1, r3
 8000522:	2d36      	cmp	r5, #54	@ 0x36
 8000524:	bf88      	it	hi
 8000526:	bd30      	pophi	{r4, r5, pc}
 8000528:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 800052c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000530:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000534:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000538:	d002      	beq.n	8000540 <__adddf3+0x70>
 800053a:	4240      	negs	r0, r0
 800053c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000540:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000544:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000548:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 800054c:	d002      	beq.n	8000554 <__adddf3+0x84>
 800054e:	4252      	negs	r2, r2
 8000550:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000554:	ea94 0f05 	teq	r4, r5
 8000558:	f000 80a7 	beq.w	80006aa <__adddf3+0x1da>
 800055c:	f1a4 0401 	sub.w	r4, r4, #1
 8000560:	f1d5 0e20 	rsbs	lr, r5, #32
 8000564:	db0d      	blt.n	8000582 <__adddf3+0xb2>
 8000566:	fa02 fc0e 	lsl.w	ip, r2, lr
 800056a:	fa22 f205 	lsr.w	r2, r2, r5
 800056e:	1880      	adds	r0, r0, r2
 8000570:	f141 0100 	adc.w	r1, r1, #0
 8000574:	fa03 f20e 	lsl.w	r2, r3, lr
 8000578:	1880      	adds	r0, r0, r2
 800057a:	fa43 f305 	asr.w	r3, r3, r5
 800057e:	4159      	adcs	r1, r3
 8000580:	e00e      	b.n	80005a0 <__adddf3+0xd0>
 8000582:	f1a5 0520 	sub.w	r5, r5, #32
 8000586:	f10e 0e20 	add.w	lr, lr, #32
 800058a:	2a01      	cmp	r2, #1
 800058c:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000590:	bf28      	it	cs
 8000592:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000596:	fa43 f305 	asr.w	r3, r3, r5
 800059a:	18c0      	adds	r0, r0, r3
 800059c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005a4:	d507      	bpl.n	80005b6 <__adddf3+0xe6>
 80005a6:	f04f 0e00 	mov.w	lr, #0
 80005aa:	f1dc 0c00 	rsbs	ip, ip, #0
 80005ae:	eb7e 0000 	sbcs.w	r0, lr, r0
 80005b2:	eb6e 0101 	sbc.w	r1, lr, r1
 80005b6:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80005ba:	d31b      	bcc.n	80005f4 <__adddf3+0x124>
 80005bc:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80005c0:	d30c      	bcc.n	80005dc <__adddf3+0x10c>
 80005c2:	0849      	lsrs	r1, r1, #1
 80005c4:	ea5f 0030 	movs.w	r0, r0, rrx
 80005c8:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80005cc:	f104 0401 	add.w	r4, r4, #1
 80005d0:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80005d4:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80005d8:	f080 809a 	bcs.w	8000710 <__adddf3+0x240>
 80005dc:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80005e0:	bf08      	it	eq
 80005e2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80005e6:	f150 0000 	adcs.w	r0, r0, #0
 80005ea:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005ee:	ea41 0105 	orr.w	r1, r1, r5
 80005f2:	bd30      	pop	{r4, r5, pc}
 80005f4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80005f8:	4140      	adcs	r0, r0
 80005fa:	eb41 0101 	adc.w	r1, r1, r1
 80005fe:	3c01      	subs	r4, #1
 8000600:	bf28      	it	cs
 8000602:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000606:	d2e9      	bcs.n	80005dc <__adddf3+0x10c>
 8000608:	f091 0f00 	teq	r1, #0
 800060c:	bf04      	itt	eq
 800060e:	4601      	moveq	r1, r0
 8000610:	2000      	moveq	r0, #0
 8000612:	fab1 f381 	clz	r3, r1
 8000616:	bf08      	it	eq
 8000618:	3320      	addeq	r3, #32
 800061a:	f1a3 030b 	sub.w	r3, r3, #11
 800061e:	f1b3 0220 	subs.w	r2, r3, #32
 8000622:	da0c      	bge.n	800063e <__adddf3+0x16e>
 8000624:	320c      	adds	r2, #12
 8000626:	dd08      	ble.n	800063a <__adddf3+0x16a>
 8000628:	f102 0c14 	add.w	ip, r2, #20
 800062c:	f1c2 020c 	rsb	r2, r2, #12
 8000630:	fa01 f00c 	lsl.w	r0, r1, ip
 8000634:	fa21 f102 	lsr.w	r1, r1, r2
 8000638:	e00c      	b.n	8000654 <__adddf3+0x184>
 800063a:	f102 0214 	add.w	r2, r2, #20
 800063e:	bfd8      	it	le
 8000640:	f1c2 0c20 	rsble	ip, r2, #32
 8000644:	fa01 f102 	lsl.w	r1, r1, r2
 8000648:	fa20 fc0c 	lsr.w	ip, r0, ip
 800064c:	bfdc      	itt	le
 800064e:	ea41 010c 	orrle.w	r1, r1, ip
 8000652:	4090      	lslle	r0, r2
 8000654:	1ae4      	subs	r4, r4, r3
 8000656:	bfa2      	ittt	ge
 8000658:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800065c:	4329      	orrge	r1, r5
 800065e:	bd30      	popge	{r4, r5, pc}
 8000660:	ea6f 0404 	mvn.w	r4, r4
 8000664:	3c1f      	subs	r4, #31
 8000666:	da1c      	bge.n	80006a2 <__adddf3+0x1d2>
 8000668:	340c      	adds	r4, #12
 800066a:	dc0e      	bgt.n	800068a <__adddf3+0x1ba>
 800066c:	f104 0414 	add.w	r4, r4, #20
 8000670:	f1c4 0220 	rsb	r2, r4, #32
 8000674:	fa20 f004 	lsr.w	r0, r0, r4
 8000678:	fa01 f302 	lsl.w	r3, r1, r2
 800067c:	ea40 0003 	orr.w	r0, r0, r3
 8000680:	fa21 f304 	lsr.w	r3, r1, r4
 8000684:	ea45 0103 	orr.w	r1, r5, r3
 8000688:	bd30      	pop	{r4, r5, pc}
 800068a:	f1c4 040c 	rsb	r4, r4, #12
 800068e:	f1c4 0220 	rsb	r2, r4, #32
 8000692:	fa20 f002 	lsr.w	r0, r0, r2
 8000696:	fa01 f304 	lsl.w	r3, r1, r4
 800069a:	ea40 0003 	orr.w	r0, r0, r3
 800069e:	4629      	mov	r1, r5
 80006a0:	bd30      	pop	{r4, r5, pc}
 80006a2:	fa21 f004 	lsr.w	r0, r1, r4
 80006a6:	4629      	mov	r1, r5
 80006a8:	bd30      	pop	{r4, r5, pc}
 80006aa:	f094 0f00 	teq	r4, #0
 80006ae:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80006b2:	bf06      	itte	eq
 80006b4:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80006b8:	3401      	addeq	r4, #1
 80006ba:	3d01      	subne	r5, #1
 80006bc:	e74e      	b.n	800055c <__adddf3+0x8c>
 80006be:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80006c2:	bf18      	it	ne
 80006c4:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80006c8:	d029      	beq.n	800071e <__adddf3+0x24e>
 80006ca:	ea94 0f05 	teq	r4, r5
 80006ce:	bf08      	it	eq
 80006d0:	ea90 0f02 	teqeq	r0, r2
 80006d4:	d005      	beq.n	80006e2 <__adddf3+0x212>
 80006d6:	ea54 0c00 	orrs.w	ip, r4, r0
 80006da:	bf04      	itt	eq
 80006dc:	4619      	moveq	r1, r3
 80006de:	4610      	moveq	r0, r2
 80006e0:	bd30      	pop	{r4, r5, pc}
 80006e2:	ea91 0f03 	teq	r1, r3
 80006e6:	bf1e      	ittt	ne
 80006e8:	2100      	movne	r1, #0
 80006ea:	2000      	movne	r0, #0
 80006ec:	bd30      	popne	{r4, r5, pc}
 80006ee:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80006f2:	d105      	bne.n	8000700 <__adddf3+0x230>
 80006f4:	0040      	lsls	r0, r0, #1
 80006f6:	4149      	adcs	r1, r1
 80006f8:	bf28      	it	cs
 80006fa:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80006fe:	bd30      	pop	{r4, r5, pc}
 8000700:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000704:	bf3c      	itt	cc
 8000706:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800070a:	bd30      	popcc	{r4, r5, pc}
 800070c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000710:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000714:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000718:	f04f 0000 	mov.w	r0, #0
 800071c:	bd30      	pop	{r4, r5, pc}
 800071e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000722:	bf1a      	itte	ne
 8000724:	4619      	movne	r1, r3
 8000726:	4610      	movne	r0, r2
 8000728:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 800072c:	bf1c      	itt	ne
 800072e:	460b      	movne	r3, r1
 8000730:	4602      	movne	r2, r0
 8000732:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000736:	bf06      	itte	eq
 8000738:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 800073c:	ea91 0f03 	teqeq	r1, r3
 8000740:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000744:	bd30      	pop	{r4, r5, pc}
 8000746:	bf00      	nop

08000748 <__aeabi_ui2d>:
 8000748:	f090 0f00 	teq	r0, #0
 800074c:	bf04      	itt	eq
 800074e:	2100      	moveq	r1, #0
 8000750:	4770      	bxeq	lr
 8000752:	b530      	push	{r4, r5, lr}
 8000754:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000758:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800075c:	f04f 0500 	mov.w	r5, #0
 8000760:	f04f 0100 	mov.w	r1, #0
 8000764:	e750      	b.n	8000608 <__adddf3+0x138>
 8000766:	bf00      	nop

08000768 <__aeabi_i2d>:
 8000768:	f090 0f00 	teq	r0, #0
 800076c:	bf04      	itt	eq
 800076e:	2100      	moveq	r1, #0
 8000770:	4770      	bxeq	lr
 8000772:	b530      	push	{r4, r5, lr}
 8000774:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000778:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800077c:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000780:	bf48      	it	mi
 8000782:	4240      	negmi	r0, r0
 8000784:	f04f 0100 	mov.w	r1, #0
 8000788:	e73e      	b.n	8000608 <__adddf3+0x138>
 800078a:	bf00      	nop

0800078c <__aeabi_f2d>:
 800078c:	0042      	lsls	r2, r0, #1
 800078e:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000792:	ea4f 0131 	mov.w	r1, r1, rrx
 8000796:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800079a:	bf1f      	itttt	ne
 800079c:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80007a0:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80007a4:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80007a8:	4770      	bxne	lr
 80007aa:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80007ae:	bf08      	it	eq
 80007b0:	4770      	bxeq	lr
 80007b2:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80007b6:	bf04      	itt	eq
 80007b8:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80007bc:	4770      	bxeq	lr
 80007be:	b530      	push	{r4, r5, lr}
 80007c0:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80007c4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80007c8:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	e71c      	b.n	8000608 <__adddf3+0x138>
 80007ce:	bf00      	nop

080007d0 <__aeabi_ul2d>:
 80007d0:	ea50 0201 	orrs.w	r2, r0, r1
 80007d4:	bf08      	it	eq
 80007d6:	4770      	bxeq	lr
 80007d8:	b530      	push	{r4, r5, lr}
 80007da:	f04f 0500 	mov.w	r5, #0
 80007de:	e00a      	b.n	80007f6 <__aeabi_l2d+0x16>

080007e0 <__aeabi_l2d>:
 80007e0:	ea50 0201 	orrs.w	r2, r0, r1
 80007e4:	bf08      	it	eq
 80007e6:	4770      	bxeq	lr
 80007e8:	b530      	push	{r4, r5, lr}
 80007ea:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80007ee:	d502      	bpl.n	80007f6 <__aeabi_l2d+0x16>
 80007f0:	4240      	negs	r0, r0
 80007f2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80007f6:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80007fa:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80007fe:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000802:	f43f aed8 	beq.w	80005b6 <__adddf3+0xe6>
 8000806:	f04f 0203 	mov.w	r2, #3
 800080a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800080e:	bf18      	it	ne
 8000810:	3203      	addne	r2, #3
 8000812:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000816:	bf18      	it	ne
 8000818:	3203      	addne	r2, #3
 800081a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800081e:	f1c2 0320 	rsb	r3, r2, #32
 8000822:	fa00 fc03 	lsl.w	ip, r0, r3
 8000826:	fa20 f002 	lsr.w	r0, r0, r2
 800082a:	fa01 fe03 	lsl.w	lr, r1, r3
 800082e:	ea40 000e 	orr.w	r0, r0, lr
 8000832:	fa21 f102 	lsr.w	r1, r1, r2
 8000836:	4414      	add	r4, r2
 8000838:	e6bd      	b.n	80005b6 <__adddf3+0xe6>
 800083a:	bf00      	nop

0800083c <__aeabi_d2f>:
 800083c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000840:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000844:	bf24      	itt	cs
 8000846:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 800084a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 800084e:	d90d      	bls.n	800086c <__aeabi_d2f+0x30>
 8000850:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000854:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000858:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 800085c:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000860:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000864:	bf08      	it	eq
 8000866:	f020 0001 	biceq.w	r0, r0, #1
 800086a:	4770      	bx	lr
 800086c:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000870:	d121      	bne.n	80008b6 <__aeabi_d2f+0x7a>
 8000872:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000876:	bfbc      	itt	lt
 8000878:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 800087c:	4770      	bxlt	lr
 800087e:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000882:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000886:	f1c2 0218 	rsb	r2, r2, #24
 800088a:	f1c2 0c20 	rsb	ip, r2, #32
 800088e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000892:	fa20 f002 	lsr.w	r0, r0, r2
 8000896:	bf18      	it	ne
 8000898:	f040 0001 	orrne.w	r0, r0, #1
 800089c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80008a0:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 80008a4:	fa03 fc0c 	lsl.w	ip, r3, ip
 80008a8:	ea40 000c 	orr.w	r0, r0, ip
 80008ac:	fa23 f302 	lsr.w	r3, r3, r2
 80008b0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80008b4:	e7cc      	b.n	8000850 <__aeabi_d2f+0x14>
 80008b6:	ea7f 5362 	mvns.w	r3, r2, asr #21
 80008ba:	d107      	bne.n	80008cc <__aeabi_d2f+0x90>
 80008bc:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 80008c0:	bf1e      	ittt	ne
 80008c2:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 80008c6:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 80008ca:	4770      	bxne	lr
 80008cc:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 80008d0:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80008d4:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80008d8:	4770      	bx	lr
 80008da:	bf00      	nop

080008dc <canardInit>:
                void* mem_arena,
                size_t mem_arena_size,
                CanardOnTransferReception on_reception,
                CanardShouldAcceptTransfer should_accept,
                void* user_reference)
{
 80008dc:	b580      	push	{r7, lr}
 80008de:	b086      	sub	sp, #24
 80008e0:	af00      	add	r7, sp, #0
 80008e2:	60f8      	str	r0, [r7, #12]
 80008e4:	60b9      	str	r1, [r7, #8]
 80008e6:	607a      	str	r2, [r7, #4]
 80008e8:	603b      	str	r3, [r7, #0]
     * If your application fails here, make sure it's not built in 64-bit mode.
     * Refer to the design documentation for more info.
     */
    CANARD_ASSERT(CANARD_MULTIFRAME_RX_PAYLOAD_HEAD_SIZE >= 5);

    memset(out_ins, 0, sizeof(*out_ins));
 80008ea:	222c      	movs	r2, #44	@ 0x2c
 80008ec:	2100      	movs	r1, #0
 80008ee:	68f8      	ldr	r0, [r7, #12]
 80008f0:	f004 ffaa 	bl	8005848 <memset>

    out_ins->node_id = CANARD_BROADCAST_NODE_ID;
 80008f4:	68fb      	ldr	r3, [r7, #12]
 80008f6:	2200      	movs	r2, #0
 80008f8:	701a      	strb	r2, [r3, #0]
    out_ins->on_reception = on_reception;
 80008fa:	68fb      	ldr	r3, [r7, #12]
 80008fc:	683a      	ldr	r2, [r7, #0]
 80008fe:	609a      	str	r2, [r3, #8]
    out_ins->should_accept = should_accept;
 8000900:	68fb      	ldr	r3, [r7, #12]
 8000902:	6a3a      	ldr	r2, [r7, #32]
 8000904:	605a      	str	r2, [r3, #4]
    out_ins->rx_states = NULL;
 8000906:	68fb      	ldr	r3, [r7, #12]
 8000908:	2200      	movs	r2, #0
 800090a:	621a      	str	r2, [r3, #32]
    out_ins->tx_queue = NULL;
 800090c:	68fb      	ldr	r3, [r7, #12]
 800090e:	2200      	movs	r2, #0
 8000910:	625a      	str	r2, [r3, #36]	@ 0x24
    out_ins->user_reference = user_reference;
 8000912:	68fb      	ldr	r3, [r7, #12]
 8000914:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000916:	629a      	str	r2, [r3, #40]	@ 0x28
#if CANARD_ENABLE_TAO_OPTION
    out_ins->tao_disabled = false;
#endif
    size_t pool_capacity = mem_arena_size / CANARD_MEM_BLOCK_SIZE;
 8000918:	687b      	ldr	r3, [r7, #4]
 800091a:	095b      	lsrs	r3, r3, #5
 800091c:	617b      	str	r3, [r7, #20]
    if (pool_capacity > 0xFFFFU)
 800091e:	697b      	ldr	r3, [r7, #20]
 8000920:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000924:	d302      	bcc.n	800092c <canardInit+0x50>
    {
        pool_capacity = 0xFFFFU;
 8000926:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800092a:	617b      	str	r3, [r7, #20]
    }

    initPoolAllocator(&out_ins->allocator, mem_arena, (uint16_t)pool_capacity);
 800092c:	68fb      	ldr	r3, [r7, #12]
 800092e:	330c      	adds	r3, #12
 8000930:	697a      	ldr	r2, [r7, #20]
 8000932:	b292      	uxth	r2, r2
 8000934:	68b9      	ldr	r1, [r7, #8]
 8000936:	4618      	mov	r0, r3
 8000938:	f001 f8b4 	bl	8001aa4 <initPoolAllocator>
}
 800093c:	bf00      	nop
 800093e:	3718      	adds	r7, #24
 8000940:	46bd      	mov	sp, r7
 8000942:	bd80      	pop	{r7, pc}

08000944 <canardSetLocalNodeID>:
    CANARD_ASSERT(ins != NULL);
    return ins->user_reference;
}

void canardSetLocalNodeID(CanardInstance* ins, uint8_t self_node_id)
{
 8000944:	b480      	push	{r7}
 8000946:	b083      	sub	sp, #12
 8000948:	af00      	add	r7, sp, #0
 800094a:	6078      	str	r0, [r7, #4]
 800094c:	460b      	mov	r3, r1
 800094e:	70fb      	strb	r3, [r7, #3]
    CANARD_ASSERT(ins != NULL);

    if ((ins->node_id == CANARD_BROADCAST_NODE_ID) &&
 8000950:	687b      	ldr	r3, [r7, #4]
 8000952:	781b      	ldrb	r3, [r3, #0]
 8000954:	2b00      	cmp	r3, #0
 8000956:	d109      	bne.n	800096c <canardSetLocalNodeID+0x28>
 8000958:	78fb      	ldrb	r3, [r7, #3]
 800095a:	2b00      	cmp	r3, #0
 800095c:	d006      	beq.n	800096c <canardSetLocalNodeID+0x28>
        (self_node_id >= CANARD_MIN_NODE_ID) &&
        (self_node_id <= CANARD_MAX_NODE_ID))
 800095e:	f997 3003 	ldrsb.w	r3, [r7, #3]
        (self_node_id >= CANARD_MIN_NODE_ID) &&
 8000962:	2b00      	cmp	r3, #0
 8000964:	db02      	blt.n	800096c <canardSetLocalNodeID+0x28>
    {
        ins->node_id = self_node_id;
 8000966:	687b      	ldr	r3, [r7, #4]
 8000968:	78fa      	ldrb	r2, [r7, #3]
 800096a:	701a      	strb	r2, [r3, #0]
    }
    else
    {
        CANARD_ASSERT(false);
    }
}
 800096c:	bf00      	nop
 800096e:	370c      	adds	r7, #12
 8000970:	46bd      	mov	sp, r7
 8000972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000976:	4770      	bx	lr

08000978 <canardGetLocalNodeID>:

uint8_t canardGetLocalNodeID(const CanardInstance* ins)
{
 8000978:	b480      	push	{r7}
 800097a:	b083      	sub	sp, #12
 800097c:	af00      	add	r7, sp, #0
 800097e:	6078      	str	r0, [r7, #4]
    return ins->node_id;
 8000980:	687b      	ldr	r3, [r7, #4]
 8000982:	781b      	ldrb	r3, [r3, #0]
}
 8000984:	4618      	mov	r0, r3
 8000986:	370c      	adds	r7, #12
 8000988:	46bd      	mov	sp, r7
 800098a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800098e:	4770      	bx	lr

08000990 <canardBroadcast>:
#endif
#if CANARD_ENABLE_CANFD
                        ,bool canfd
#endif
)
{
 8000990:	b580      	push	{r7, lr}
 8000992:	b08e      	sub	sp, #56	@ 0x38
 8000994:	af00      	add	r7, sp, #0
 8000996:	60f8      	str	r0, [r7, #12]
 8000998:	e9c7 2300 	strd	r2, r3, [r7]
    // create transfer object
    CanardTxTransfer transfer_object = {
 800099c:	f107 0310 	add.w	r3, r7, #16
 80009a0:	2228      	movs	r2, #40	@ 0x28
 80009a2:	2100      	movs	r1, #0
 80009a4:	4618      	mov	r0, r3
 80009a6:	f004 ff4f 	bl	8005848 <memset>
 80009aa:	e9d7 2300 	ldrd	r2, r3, [r7]
 80009ae:	e9c7 2306 	strd	r2, r3, [r7, #24]
 80009b2:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 80009b6:	843b      	strh	r3, [r7, #32]
 80009b8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80009ba:	627b      	str	r3, [r7, #36]	@ 0x24
 80009bc:	f897 3048 	ldrb.w	r3, [r7, #72]	@ 0x48
 80009c0:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
 80009c4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80009c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80009c8:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 80009cc:	863b      	strh	r3, [r7, #48]	@ 0x30
#if CANARD_ENABLE_CANFD
        .canfd = canfd,
#endif
    };

    return canardBroadcastObj(ins, &transfer_object);
 80009ce:	f107 0310 	add.w	r3, r7, #16
 80009d2:	4619      	mov	r1, r3
 80009d4:	68f8      	ldr	r0, [r7, #12]
 80009d6:	f000 f805 	bl	80009e4 <canardBroadcastObj>
 80009da:	4603      	mov	r3, r0
}
 80009dc:	4618      	mov	r0, r3
 80009de:	3738      	adds	r7, #56	@ 0x38
 80009e0:	46bd      	mov	sp, r7
 80009e2:	bd80      	pop	{r7, pc}

080009e4 <canardBroadcastObj>:

int16_t canardBroadcastObj(CanardInstance* ins, CanardTxTransfer* transfer_object)
{
 80009e4:	b590      	push	{r4, r7, lr}
 80009e6:	b087      	sub	sp, #28
 80009e8:	af00      	add	r7, sp, #0
 80009ea:	6078      	str	r0, [r7, #4]
 80009ec:	6039      	str	r1, [r7, #0]
    if (transfer_object->payload == NULL && transfer_object->payload_len > 0)
 80009ee:	683b      	ldr	r3, [r7, #0]
 80009f0:	69db      	ldr	r3, [r3, #28]
 80009f2:	2b00      	cmp	r3, #0
 80009f4:	d106      	bne.n	8000a04 <canardBroadcastObj+0x20>
 80009f6:	683b      	ldr	r3, [r7, #0]
 80009f8:	8c1b      	ldrh	r3, [r3, #32]
 80009fa:	2b00      	cmp	r3, #0
 80009fc:	d002      	beq.n	8000a04 <canardBroadcastObj+0x20>
    {
        return -CANARD_ERROR_INVALID_ARGUMENT;
 80009fe:	f06f 0301 	mvn.w	r3, #1
 8000a02:	e070      	b.n	8000ae6 <canardBroadcastObj+0x102>
    }
    if (transfer_object->priority > CANARD_TRANSFER_PRIORITY_LOWEST)
 8000a04:	683b      	ldr	r3, [r7, #0]
 8000a06:	7e1b      	ldrb	r3, [r3, #24]
 8000a08:	2b1f      	cmp	r3, #31
 8000a0a:	d902      	bls.n	8000a12 <canardBroadcastObj+0x2e>
    {
        return -CANARD_ERROR_INVALID_ARGUMENT;
 8000a0c:	f06f 0301 	mvn.w	r3, #1
 8000a10:	e069      	b.n	8000ae6 <canardBroadcastObj+0x102>
    }

    uint32_t can_id = 0;
 8000a12:	2300      	movs	r3, #0
 8000a14:	617b      	str	r3, [r7, #20]
    uint16_t crc = 0xFFFFU;
 8000a16:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000a1a:	827b      	strh	r3, [r7, #18]

    if (canardGetLocalNodeID(ins) == 0)
 8000a1c:	6878      	ldr	r0, [r7, #4]
 8000a1e:	f7ff ffab 	bl	8000978 <canardGetLocalNodeID>
 8000a22:	4603      	mov	r3, r0
 8000a24:	2b00      	cmp	r3, #0
 8000a26:	d138      	bne.n	8000a9a <canardBroadcastObj+0xb6>
    {
        if (transfer_object->payload_len > 7)
 8000a28:	683b      	ldr	r3, [r7, #0]
 8000a2a:	8c1b      	ldrh	r3, [r3, #32]
 8000a2c:	2b07      	cmp	r3, #7
 8000a2e:	d902      	bls.n	8000a36 <canardBroadcastObj+0x52>
        {
            return -CANARD_ERROR_NODE_ID_NOT_SET;
 8000a30:	f06f 0303 	mvn.w	r3, #3
 8000a34:	e057      	b.n	8000ae6 <canardBroadcastObj+0x102>
        }

        static const uint16_t DTIDMask = (1U << ANON_MSG_DATA_TYPE_ID_BIT_LEN) - 1U;

        if ((transfer_object->data_type_id & DTIDMask) != transfer_object->data_type_id)
 8000a36:	683b      	ldr	r3, [r7, #0]
 8000a38:	8a1a      	ldrh	r2, [r3, #16]
 8000a3a:	4b2d      	ldr	r3, [pc, #180]	@ (8000af0 <canardBroadcastObj+0x10c>)
 8000a3c:	881b      	ldrh	r3, [r3, #0]
 8000a3e:	4013      	ands	r3, r2
 8000a40:	b29a      	uxth	r2, r3
 8000a42:	683b      	ldr	r3, [r7, #0]
 8000a44:	8a1b      	ldrh	r3, [r3, #16]
 8000a46:	429a      	cmp	r2, r3
 8000a48:	d002      	beq.n	8000a50 <canardBroadcastObj+0x6c>
        {
            return -CANARD_ERROR_INVALID_ARGUMENT;
 8000a4a:	f06f 0301 	mvn.w	r3, #1
 8000a4e:	e04a      	b.n	8000ae6 <canardBroadcastObj+0x102>
        }

        // anonymous transfer, random discriminator
        const uint16_t discriminator = (uint16_t)((crcAdd(0xFFFFU, transfer_object->payload, transfer_object->payload_len)) & 0x7FFEU);
 8000a50:	683b      	ldr	r3, [r7, #0]
 8000a52:	69d9      	ldr	r1, [r3, #28]
 8000a54:	683b      	ldr	r3, [r7, #0]
 8000a56:	8c1b      	ldrh	r3, [r3, #32]
 8000a58:	461a      	mov	r2, r3
 8000a5a:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8000a5e:	f001 f804 	bl	8001a6a <crcAdd>
 8000a62:	4603      	mov	r3, r0
 8000a64:	461a      	mov	r2, r3
 8000a66:	f647 73fe 	movw	r3, #32766	@ 0x7ffe
 8000a6a:	4013      	ands	r3, r2
 8000a6c:	823b      	strh	r3, [r7, #16]
        can_id = ((uint32_t) transfer_object->priority << 24U) | ((uint32_t) discriminator << 9U) |
 8000a6e:	683b      	ldr	r3, [r7, #0]
 8000a70:	7e1b      	ldrb	r3, [r3, #24]
 8000a72:	061a      	lsls	r2, r3, #24
 8000a74:	8a3b      	ldrh	r3, [r7, #16]
 8000a76:	025b      	lsls	r3, r3, #9
 8000a78:	431a      	orrs	r2, r3
                 ((uint32_t) (transfer_object->data_type_id & DTIDMask) << 8U) | (uint32_t) canardGetLocalNodeID(ins);
 8000a7a:	683b      	ldr	r3, [r7, #0]
 8000a7c:	8a19      	ldrh	r1, [r3, #16]
 8000a7e:	4b1c      	ldr	r3, [pc, #112]	@ (8000af0 <canardBroadcastObj+0x10c>)
 8000a80:	881b      	ldrh	r3, [r3, #0]
 8000a82:	400b      	ands	r3, r1
 8000a84:	b29b      	uxth	r3, r3
 8000a86:	021b      	lsls	r3, r3, #8
        can_id = ((uint32_t) transfer_object->priority << 24U) | ((uint32_t) discriminator << 9U) |
 8000a88:	ea42 0403 	orr.w	r4, r2, r3
                 ((uint32_t) (transfer_object->data_type_id & DTIDMask) << 8U) | (uint32_t) canardGetLocalNodeID(ins);
 8000a8c:	6878      	ldr	r0, [r7, #4]
 8000a8e:	f7ff ff73 	bl	8000978 <canardGetLocalNodeID>
 8000a92:	4603      	mov	r3, r0
        can_id = ((uint32_t) transfer_object->priority << 24U) | ((uint32_t) discriminator << 9U) |
 8000a94:	4323      	orrs	r3, r4
 8000a96:	617b      	str	r3, [r7, #20]
 8000a98:	e012      	b.n	8000ac0 <canardBroadcastObj+0xdc>
    }
    else
    {
        can_id = ((uint32_t) transfer_object->priority << 24U) | ((uint32_t) transfer_object->data_type_id << 8U) | (uint32_t) canardGetLocalNodeID(ins);
 8000a9a:	683b      	ldr	r3, [r7, #0]
 8000a9c:	7e1b      	ldrb	r3, [r3, #24]
 8000a9e:	061a      	lsls	r2, r3, #24
 8000aa0:	683b      	ldr	r3, [r7, #0]
 8000aa2:	8a1b      	ldrh	r3, [r3, #16]
 8000aa4:	021b      	lsls	r3, r3, #8
 8000aa6:	ea42 0403 	orr.w	r4, r2, r3
 8000aaa:	6878      	ldr	r0, [r7, #4]
 8000aac:	f7ff ff64 	bl	8000978 <canardGetLocalNodeID>
 8000ab0:	4603      	mov	r3, r0
 8000ab2:	4323      	orrs	r3, r4
 8000ab4:	617b      	str	r3, [r7, #20]
        crc = calculateCRC(transfer_object);
 8000ab6:	6838      	ldr	r0, [r7, #0]
 8000ab8:	f000 f840 	bl	8000b3c <calculateCRC>
 8000abc:	4603      	mov	r3, r0
 8000abe:	827b      	strh	r3, [r7, #18]
    }

    const int16_t result = enqueueTxFrames(ins, can_id, crc, transfer_object);
 8000ac0:	8a7a      	ldrh	r2, [r7, #18]
 8000ac2:	683b      	ldr	r3, [r7, #0]
 8000ac4:	6979      	ldr	r1, [r7, #20]
 8000ac6:	6878      	ldr	r0, [r7, #4]
 8000ac8:	f000 fbcb 	bl	8001262 <enqueueTxFrames>
 8000acc:	4603      	mov	r3, r0
 8000ace:	81fb      	strh	r3, [r7, #14]

    if (result > 0) {
 8000ad0:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000ad4:	2b00      	cmp	r3, #0
 8000ad6:	dd04      	ble.n	8000ae2 <canardBroadcastObj+0xfe>
        incrementTransferID(transfer_object->inout_transfer_id);
 8000ad8:	683b      	ldr	r3, [r7, #0]
 8000ada:	695b      	ldr	r3, [r3, #20]
 8000adc:	4618      	mov	r0, r3
 8000ade:	f000 fb4b 	bl	8001178 <incrementTransferID>
    }

    return result;
 8000ae2:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
}
 8000ae6:	4618      	mov	r0, r3
 8000ae8:	371c      	adds	r7, #28
 8000aea:	46bd      	mov	sp, r7
 8000aec:	bd90      	pop	{r4, r7, pc}
 8000aee:	bf00      	nop
 8000af0:	08006598 	.word	0x08006598

08000af4 <canardBufferFromIdx>:
  CanardBufferBlock and CanartRxState structures to have the same size
  on 32 bit and 64 bit platforms, which allows for easier testing in
  simulator environments
 */
CANARD_INTERNAL CanardBufferBlock *canardBufferFromIdx(CanardPoolAllocator* allocator, canard_buffer_idx_t idx)
{
 8000af4:	b480      	push	{r7}
 8000af6:	b083      	sub	sp, #12
 8000af8:	af00      	add	r7, sp, #0
 8000afa:	6078      	str	r0, [r7, #4]
 8000afc:	6039      	str	r1, [r7, #0]
        return NULL;
    }
    return (CanardBufferBlock *)(uintptr_t)&((uint8_t *)allocator->arena)[idx-1];
#else
    (void)allocator;
    return (CanardBufferBlock *)idx;
 8000afe:	683b      	ldr	r3, [r7, #0]
#endif
}
 8000b00:	4618      	mov	r0, r3
 8000b02:	370c      	adds	r7, #12
 8000b04:	46bd      	mov	sp, r7
 8000b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b0a:	4770      	bx	lr

08000b0c <canardBufferToIdx>:

CANARD_INTERNAL canard_buffer_idx_t canardBufferToIdx(CanardPoolAllocator* allocator, const CanardBufferBlock *buf)
{
 8000b0c:	b480      	push	{r7}
 8000b0e:	b083      	sub	sp, #12
 8000b10:	af00      	add	r7, sp, #0
 8000b12:	6078      	str	r0, [r7, #4]
 8000b14:	6039      	str	r1, [r7, #0]
        return CANARD_BUFFER_IDX_NONE;
    }
    return 1U+((canard_buffer_idx_t)((uint8_t *)buf - (uint8_t *)allocator->arena));
#else
    (void)allocator;
    return (canard_buffer_idx_t)buf;
 8000b16:	683b      	ldr	r3, [r7, #0]
#endif
}
 8000b18:	4618      	mov	r0, r3
 8000b1a:	370c      	adds	r7, #12
 8000b1c:	46bd      	mov	sp, r7
 8000b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b22:	4770      	bx	lr

08000b24 <canardRxFromIdx>:

CANARD_INTERNAL CanardRxState *canardRxFromIdx(CanardPoolAllocator* allocator, canard_buffer_idx_t idx)
{
 8000b24:	b480      	push	{r7}
 8000b26:	b083      	sub	sp, #12
 8000b28:	af00      	add	r7, sp, #0
 8000b2a:	6078      	str	r0, [r7, #4]
 8000b2c:	6039      	str	r1, [r7, #0]
        return NULL;
    }
    return (CanardRxState *)(uintptr_t)&((uint8_t *)allocator->arena)[idx-1];
#else
    (void)allocator;
    return (CanardRxState *)idx;
 8000b2e:	683b      	ldr	r3, [r7, #0]
#endif
}
 8000b30:	4618      	mov	r0, r3
 8000b32:	370c      	adds	r7, #12
 8000b34:	46bd      	mov	sp, r7
 8000b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b3a:	4770      	bx	lr

08000b3c <calculateCRC>:
    return (canard_buffer_idx_t)rx;
#endif
}

CANARD_INTERNAL uint16_t calculateCRC(const CanardTxTransfer* transfer_object)
{
 8000b3c:	b580      	push	{r7, lr}
 8000b3e:	b084      	sub	sp, #16
 8000b40:	af00      	add	r7, sp, #0
 8000b42:	6078      	str	r0, [r7, #4]
    uint16_t crc = 0xFFFFU;
 8000b44:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000b48:	81fb      	strh	r3, [r7, #14]
#if CANARD_ENABLE_CANFD
    if ((transfer_object->payload_len > 7 && !transfer_object->canfd) ||
        (transfer_object->payload_len > 63 && transfer_object->canfd))
#else
    if (transfer_object->payload_len > 7)
 8000b4a:	687b      	ldr	r3, [r7, #4]
 8000b4c:	8c1b      	ldrh	r3, [r3, #32]
 8000b4e:	2b07      	cmp	r3, #7
 8000b50:	d913      	bls.n	8000b7a <calculateCRC+0x3e>
#endif
    {
        crc = crcAddSignature(crc, transfer_object->data_type_signature);
 8000b52:	687b      	ldr	r3, [r7, #4]
 8000b54:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8000b58:	89f9      	ldrh	r1, [r7, #14]
 8000b5a:	4608      	mov	r0, r1
 8000b5c:	f000 ff56 	bl	8001a0c <crcAddSignature>
 8000b60:	4603      	mov	r3, r0
 8000b62:	81fb      	strh	r3, [r7, #14]
        crc = crcAdd(crc, transfer_object->payload, transfer_object->payload_len);
 8000b64:	687b      	ldr	r3, [r7, #4]
 8000b66:	69d9      	ldr	r1, [r3, #28]
 8000b68:	687b      	ldr	r3, [r7, #4]
 8000b6a:	8c1b      	ldrh	r3, [r3, #32]
 8000b6c:	461a      	mov	r2, r3
 8000b6e:	89fb      	ldrh	r3, [r7, #14]
 8000b70:	4618      	mov	r0, r3
 8000b72:	f000 ff7a 	bl	8001a6a <crcAdd>
 8000b76:	4603      	mov	r3, r0
 8000b78:	81fb      	strh	r3, [r7, #14]
                crc = crcAddByte(crc, empty);
            }
        }
#endif
    }
    return crc;
 8000b7a:	89fb      	ldrh	r3, [r7, #14]
}
 8000b7c:	4618      	mov	r0, r3
 8000b7e:	3710      	adds	r7, #16
 8000b80:	46bd      	mov	sp, r7
 8000b82:	bd80      	pop	{r7, pc}

08000b84 <canardRequestOrRespond>:
#endif
#if CANARD_ENABLE_CANFD
                               ,bool canfd
#endif
)
{
 8000b84:	b580      	push	{r7, lr}
 8000b86:	b08e      	sub	sp, #56	@ 0x38
 8000b88:	af00      	add	r7, sp, #0
 8000b8a:	60f8      	str	r0, [r7, #12]
 8000b8c:	e9c7 2300 	strd	r2, r3, [r7]
 8000b90:	460b      	mov	r3, r1
 8000b92:	72fb      	strb	r3, [r7, #11]
    CanardTxTransfer transfer_object = {
        .data_type_signature = data_type_signature,
        .data_type_id = data_type_id,
        .inout_transfer_id = inout_transfer_id,
        .priority = priority,
        .transfer_type = kind == CanardRequest ? CanardTransferTypeRequest : CanardTransferTypeResponse,
 8000b94:	f897 304c 	ldrb.w	r3, [r7, #76]	@ 0x4c
 8000b98:	2b01      	cmp	r3, #1
 8000b9a:	bf0c      	ite	eq
 8000b9c:	2301      	moveq	r3, #1
 8000b9e:	2300      	movne	r3, #0
 8000ba0:	b2db      	uxtb	r3, r3
    CanardTxTransfer transfer_object = {
 8000ba2:	743b      	strb	r3, [r7, #16]
 8000ba4:	e9d7 2300 	ldrd	r2, r3, [r7]
 8000ba8:	e9c7 2306 	strd	r2, r3, [r7, #24]
 8000bac:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 8000bb0:	b29b      	uxth	r3, r3
 8000bb2:	843b      	strh	r3, [r7, #32]
 8000bb4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000bb6:	627b      	str	r3, [r7, #36]	@ 0x24
 8000bb8:	f897 3048 	ldrb.w	r3, [r7, #72]	@ 0x48
 8000bbc:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
 8000bc0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8000bc2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000bc4:	f8b7 3054 	ldrh.w	r3, [r7, #84]	@ 0x54
 8000bc8:	863b      	strh	r3, [r7, #48]	@ 0x30
#endif
#if CANARD_ENABLE_CANFD
        .canfd = canfd,
#endif
    };
    return canardRequestOrRespondObj(ins, destination_node_id, &transfer_object);
 8000bca:	f107 0210 	add.w	r2, r7, #16
 8000bce:	7afb      	ldrb	r3, [r7, #11]
 8000bd0:	4619      	mov	r1, r3
 8000bd2:	68f8      	ldr	r0, [r7, #12]
 8000bd4:	f000 f805 	bl	8000be2 <canardRequestOrRespondObj>
 8000bd8:	4603      	mov	r3, r0
}
 8000bda:	4618      	mov	r0, r3
 8000bdc:	3738      	adds	r7, #56	@ 0x38
 8000bde:	46bd      	mov	sp, r7
 8000be0:	bd80      	pop	{r7, pc}

08000be2 <canardRequestOrRespondObj>:

int16_t canardRequestOrRespondObj(CanardInstance* ins, uint8_t destination_node_id, CanardTxTransfer* transfer_object)
{
 8000be2:	b590      	push	{r4, r7, lr}
 8000be4:	b087      	sub	sp, #28
 8000be6:	af00      	add	r7, sp, #0
 8000be8:	60f8      	str	r0, [r7, #12]
 8000bea:	460b      	mov	r3, r1
 8000bec:	607a      	str	r2, [r7, #4]
 8000bee:	72fb      	strb	r3, [r7, #11]
    if (transfer_object->payload == NULL && transfer_object->payload_len > 0)
 8000bf0:	687b      	ldr	r3, [r7, #4]
 8000bf2:	69db      	ldr	r3, [r3, #28]
 8000bf4:	2b00      	cmp	r3, #0
 8000bf6:	d106      	bne.n	8000c06 <canardRequestOrRespondObj+0x24>
 8000bf8:	687b      	ldr	r3, [r7, #4]
 8000bfa:	8c1b      	ldrh	r3, [r3, #32]
 8000bfc:	2b00      	cmp	r3, #0
 8000bfe:	d002      	beq.n	8000c06 <canardRequestOrRespondObj+0x24>
    {
        return -CANARD_ERROR_INVALID_ARGUMENT;
 8000c00:	f06f 0301 	mvn.w	r3, #1
 8000c04:	e042      	b.n	8000c8c <canardRequestOrRespondObj+0xaa>
    }
    if (transfer_object->priority > CANARD_TRANSFER_PRIORITY_LOWEST)
 8000c06:	687b      	ldr	r3, [r7, #4]
 8000c08:	7e1b      	ldrb	r3, [r3, #24]
 8000c0a:	2b1f      	cmp	r3, #31
 8000c0c:	d902      	bls.n	8000c14 <canardRequestOrRespondObj+0x32>
    {
        return -CANARD_ERROR_INVALID_ARGUMENT;
 8000c0e:	f06f 0301 	mvn.w	r3, #1
 8000c12:	e03b      	b.n	8000c8c <canardRequestOrRespondObj+0xaa>
    }
    if (canardGetLocalNodeID(ins) == 0)
 8000c14:	68f8      	ldr	r0, [r7, #12]
 8000c16:	f7ff feaf 	bl	8000978 <canardGetLocalNodeID>
 8000c1a:	4603      	mov	r3, r0
 8000c1c:	2b00      	cmp	r3, #0
 8000c1e:	d102      	bne.n	8000c26 <canardRequestOrRespondObj+0x44>
    {
        return -CANARD_ERROR_NODE_ID_NOT_SET;
 8000c20:	f06f 0303 	mvn.w	r3, #3
 8000c24:	e032      	b.n	8000c8c <canardRequestOrRespondObj+0xaa>
    }

    const uint32_t can_id = ((uint32_t) transfer_object->priority << 24U) | ((uint32_t) transfer_object->data_type_id << 16U) |
 8000c26:	687b      	ldr	r3, [r7, #4]
 8000c28:	7e1b      	ldrb	r3, [r3, #24]
 8000c2a:	061a      	lsls	r2, r3, #24
 8000c2c:	687b      	ldr	r3, [r7, #4]
 8000c2e:	8a1b      	ldrh	r3, [r3, #16]
 8000c30:	041b      	lsls	r3, r3, #16
 8000c32:	431a      	orrs	r2, r3
                            ((uint32_t) transfer_object->transfer_type << 15U) | ((uint32_t) destination_node_id << 8U) |
 8000c34:	687b      	ldr	r3, [r7, #4]
 8000c36:	781b      	ldrb	r3, [r3, #0]
 8000c38:	03db      	lsls	r3, r3, #15
    const uint32_t can_id = ((uint32_t) transfer_object->priority << 24U) | ((uint32_t) transfer_object->data_type_id << 16U) |
 8000c3a:	431a      	orrs	r2, r3
                            ((uint32_t) transfer_object->transfer_type << 15U) | ((uint32_t) destination_node_id << 8U) |
 8000c3c:	7afb      	ldrb	r3, [r7, #11]
 8000c3e:	021b      	lsls	r3, r3, #8
 8000c40:	ea42 0403 	orr.w	r4, r2, r3
                            (1U << 7U) | (uint32_t) canardGetLocalNodeID(ins);
 8000c44:	68f8      	ldr	r0, [r7, #12]
 8000c46:	f7ff fe97 	bl	8000978 <canardGetLocalNodeID>
 8000c4a:	4603      	mov	r3, r0
 8000c4c:	4323      	orrs	r3, r4
    const uint32_t can_id = ((uint32_t) transfer_object->priority << 24U) | ((uint32_t) transfer_object->data_type_id << 16U) |
 8000c4e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000c52:	617b      	str	r3, [r7, #20]

    uint16_t crc = calculateCRC(transfer_object);
 8000c54:	6878      	ldr	r0, [r7, #4]
 8000c56:	f7ff ff71 	bl	8000b3c <calculateCRC>
 8000c5a:	4603      	mov	r3, r0
 8000c5c:	827b      	strh	r3, [r7, #18]


    const int16_t result = enqueueTxFrames(ins, can_id, crc, transfer_object);
 8000c5e:	8a7a      	ldrh	r2, [r7, #18]
 8000c60:	687b      	ldr	r3, [r7, #4]
 8000c62:	6979      	ldr	r1, [r7, #20]
 8000c64:	68f8      	ldr	r0, [r7, #12]
 8000c66:	f000 fafc 	bl	8001262 <enqueueTxFrames>
 8000c6a:	4603      	mov	r3, r0
 8000c6c:	823b      	strh	r3, [r7, #16]

    if (result > 0 && transfer_object->transfer_type == CanardTransferTypeRequest)                      // Response Transfer ID must not be altered
 8000c6e:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8000c72:	2b00      	cmp	r3, #0
 8000c74:	dd08      	ble.n	8000c88 <canardRequestOrRespondObj+0xa6>
 8000c76:	687b      	ldr	r3, [r7, #4]
 8000c78:	781b      	ldrb	r3, [r3, #0]
 8000c7a:	2b01      	cmp	r3, #1
 8000c7c:	d104      	bne.n	8000c88 <canardRequestOrRespondObj+0xa6>
    {
        incrementTransferID(transfer_object->inout_transfer_id);
 8000c7e:	687b      	ldr	r3, [r7, #4]
 8000c80:	695b      	ldr	r3, [r3, #20]
 8000c82:	4618      	mov	r0, r3
 8000c84:	f000 fa78 	bl	8001178 <incrementTransferID>
    }

    return result;
 8000c88:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
}
 8000c8c:	4618      	mov	r0, r3
 8000c8e:	371c      	adds	r7, #28
 8000c90:	46bd      	mov	sp, r7
 8000c92:	bd90      	pop	{r4, r7, pc}

08000c94 <canardCleanupStaleTransfers>:
    rx_state->next_toggle = rx_state->next_toggle ? 0 : 1;
    return CANARD_OK;
}

void canardCleanupStaleTransfers(CanardInstance* ins, uint64_t current_time_usec)
{
 8000c94:	b5b0      	push	{r4, r5, r7, lr}
 8000c96:	b086      	sub	sp, #24
 8000c98:	af00      	add	r7, sp, #0
 8000c9a:	60f8      	str	r0, [r7, #12]
 8000c9c:	e9c7 2300 	strd	r2, r3, [r7]
    CanardRxState* prev = ins->rx_states, * state = ins->rx_states;
 8000ca0:	68fb      	ldr	r3, [r7, #12]
 8000ca2:	6a1b      	ldr	r3, [r3, #32]
 8000ca4:	617b      	str	r3, [r7, #20]
 8000ca6:	68fb      	ldr	r3, [r7, #12]
 8000ca8:	6a1b      	ldr	r3, [r3, #32]
 8000caa:	613b      	str	r3, [r7, #16]

    while (state != NULL)
 8000cac:	e053      	b.n	8000d56 <canardCleanupStaleTransfers+0xc2>
    {
        if ((current_time_usec - state->timestamp_usec) > TRANSFER_TIMEOUT_USEC)
 8000cae:	693b      	ldr	r3, [r7, #16]
 8000cb0:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8000cb4:	e9d7 0100 	ldrd	r0, r1, [r7]
 8000cb8:	1a84      	subs	r4, r0, r2
 8000cba:	eb61 0503 	sbc.w	r5, r1, r3
 8000cbe:	4b2a      	ldr	r3, [pc, #168]	@ (8000d68 <canardCleanupStaleTransfers+0xd4>)
 8000cc0:	429c      	cmp	r4, r3
 8000cc2:	f175 0300 	sbcs.w	r3, r5, #0
 8000cc6:	d33a      	bcc.n	8000d3e <canardCleanupStaleTransfers+0xaa>
        {
            if (state == ins->rx_states)
 8000cc8:	68fb      	ldr	r3, [r7, #12]
 8000cca:	6a1b      	ldr	r3, [r3, #32]
 8000ccc:	693a      	ldr	r2, [r7, #16]
 8000cce:	429a      	cmp	r2, r3
 8000cd0:	d11c      	bne.n	8000d0c <canardCleanupStaleTransfers+0x78>
            {
                releaseStatePayload(ins, state);
 8000cd2:	6939      	ldr	r1, [r7, #16]
 8000cd4:	68f8      	ldr	r0, [r7, #12]
 8000cd6:	f000 fc89 	bl	80015ec <releaseStatePayload>
                ins->rx_states = canardRxFromIdx(&ins->allocator, ins->rx_states->next);
 8000cda:	68fb      	ldr	r3, [r7, #12]
 8000cdc:	f103 020c 	add.w	r2, r3, #12
 8000ce0:	68fb      	ldr	r3, [r7, #12]
 8000ce2:	6a1b      	ldr	r3, [r3, #32]
 8000ce4:	681b      	ldr	r3, [r3, #0]
 8000ce6:	4619      	mov	r1, r3
 8000ce8:	4610      	mov	r0, r2
 8000cea:	f7ff ff1b 	bl	8000b24 <canardRxFromIdx>
 8000cee:	4602      	mov	r2, r0
 8000cf0:	68fb      	ldr	r3, [r7, #12]
 8000cf2:	621a      	str	r2, [r3, #32]
                freeBlock(&ins->allocator, state);
 8000cf4:	68fb      	ldr	r3, [r7, #12]
 8000cf6:	330c      	adds	r3, #12
 8000cf8:	6939      	ldr	r1, [r7, #16]
 8000cfa:	4618      	mov	r0, r3
 8000cfc:	f000 ff32 	bl	8001b64 <freeBlock>
                state = ins->rx_states;
 8000d00:	68fb      	ldr	r3, [r7, #12]
 8000d02:	6a1b      	ldr	r3, [r3, #32]
 8000d04:	613b      	str	r3, [r7, #16]
                prev = state;
 8000d06:	693b      	ldr	r3, [r7, #16]
 8000d08:	617b      	str	r3, [r7, #20]
 8000d0a:	e024      	b.n	8000d56 <canardCleanupStaleTransfers+0xc2>
            }
            else
            {
                releaseStatePayload(ins, state);
 8000d0c:	6939      	ldr	r1, [r7, #16]
 8000d0e:	68f8      	ldr	r0, [r7, #12]
 8000d10:	f000 fc6c 	bl	80015ec <releaseStatePayload>
                prev->next = state->next;
 8000d14:	693b      	ldr	r3, [r7, #16]
 8000d16:	681a      	ldr	r2, [r3, #0]
 8000d18:	697b      	ldr	r3, [r7, #20]
 8000d1a:	601a      	str	r2, [r3, #0]
                freeBlock(&ins->allocator, state);
 8000d1c:	68fb      	ldr	r3, [r7, #12]
 8000d1e:	330c      	adds	r3, #12
 8000d20:	6939      	ldr	r1, [r7, #16]
 8000d22:	4618      	mov	r0, r3
 8000d24:	f000 ff1e 	bl	8001b64 <freeBlock>
                state = canardRxFromIdx(&ins->allocator, prev->next);
 8000d28:	68fb      	ldr	r3, [r7, #12]
 8000d2a:	f103 020c 	add.w	r2, r3, #12
 8000d2e:	697b      	ldr	r3, [r7, #20]
 8000d30:	681b      	ldr	r3, [r3, #0]
 8000d32:	4619      	mov	r1, r3
 8000d34:	4610      	mov	r0, r2
 8000d36:	f7ff fef5 	bl	8000b24 <canardRxFromIdx>
 8000d3a:	6138      	str	r0, [r7, #16]
 8000d3c:	e00b      	b.n	8000d56 <canardCleanupStaleTransfers+0xc2>
            }
        }
        else
        {
            prev = state;
 8000d3e:	693b      	ldr	r3, [r7, #16]
 8000d40:	617b      	str	r3, [r7, #20]
            state = canardRxFromIdx(&ins->allocator, state->next);
 8000d42:	68fb      	ldr	r3, [r7, #12]
 8000d44:	f103 020c 	add.w	r2, r3, #12
 8000d48:	693b      	ldr	r3, [r7, #16]
 8000d4a:	681b      	ldr	r3, [r3, #0]
 8000d4c:	4619      	mov	r1, r3
 8000d4e:	4610      	mov	r0, r2
 8000d50:	f7ff fee8 	bl	8000b24 <canardRxFromIdx>
 8000d54:	6138      	str	r0, [r7, #16]
    while (state != NULL)
 8000d56:	693b      	ldr	r3, [r7, #16]
 8000d58:	2b00      	cmp	r3, #0
 8000d5a:	d1a8      	bne.n	8000cae <canardCleanupStaleTransfers+0x1a>
            prev_item = item;
            item = item->next;
        }
    }
#endif
}
 8000d5c:	bf00      	nop
 8000d5e:	bf00      	nop
 8000d60:	3718      	adds	r7, #24
 8000d62:	46bd      	mov	sp, r7
 8000d64:	bdb0      	pop	{r4, r5, r7, pc}
 8000d66:	bf00      	nop
 8000d68:	001e8481 	.word	0x001e8481

08000d6c <canardDecodeScalar>:
int16_t canardDecodeScalar(const CanardRxTransfer* transfer,
                           uint32_t bit_offset,
                           uint8_t bit_length,
                           bool value_is_signed,
                           void* out_value)
{
 8000d6c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000d70:	b08d      	sub	sp, #52	@ 0x34
 8000d72:	af00      	add	r7, sp, #0
 8000d74:	61f8      	str	r0, [r7, #28]
 8000d76:	61b9      	str	r1, [r7, #24]
 8000d78:	4611      	mov	r1, r2
 8000d7a:	461a      	mov	r2, r3
 8000d7c:	460b      	mov	r3, r1
 8000d7e:	75fb      	strb	r3, [r7, #23]
 8000d80:	4613      	mov	r3, r2
 8000d82:	75bb      	strb	r3, [r7, #22]
    if (transfer == NULL || out_value == NULL)
 8000d84:	69fb      	ldr	r3, [r7, #28]
 8000d86:	2b00      	cmp	r3, #0
 8000d88:	d002      	beq.n	8000d90 <canardDecodeScalar+0x24>
 8000d8a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8000d8c:	2b00      	cmp	r3, #0
 8000d8e:	d102      	bne.n	8000d96 <canardDecodeScalar+0x2a>
    {
        return -CANARD_ERROR_INVALID_ARGUMENT;
 8000d90:	f06f 0301 	mvn.w	r3, #1
 8000d94:	e16e      	b.n	8001074 <canardDecodeScalar+0x308>
    }

    if (bit_length < 1 || bit_length > 64)
 8000d96:	7dfb      	ldrb	r3, [r7, #23]
 8000d98:	2b00      	cmp	r3, #0
 8000d9a:	d002      	beq.n	8000da2 <canardDecodeScalar+0x36>
 8000d9c:	7dfb      	ldrb	r3, [r7, #23]
 8000d9e:	2b40      	cmp	r3, #64	@ 0x40
 8000da0:	d902      	bls.n	8000da8 <canardDecodeScalar+0x3c>
    {
        return -CANARD_ERROR_INVALID_ARGUMENT;
 8000da2:	f06f 0301 	mvn.w	r3, #1
 8000da6:	e165      	b.n	8001074 <canardDecodeScalar+0x308>
    }

    if (bit_length == 1 && value_is_signed)
 8000da8:	7dfb      	ldrb	r3, [r7, #23]
 8000daa:	2b01      	cmp	r3, #1
 8000dac:	d105      	bne.n	8000dba <canardDecodeScalar+0x4e>
 8000dae:	7dbb      	ldrb	r3, [r7, #22]
 8000db0:	2b00      	cmp	r3, #0
 8000db2:	d002      	beq.n	8000dba <canardDecodeScalar+0x4e>
    {
        return -CANARD_ERROR_INVALID_ARGUMENT;
 8000db4:	f06f 0301 	mvn.w	r3, #1
 8000db8:	e15c      	b.n	8001074 <canardDecodeScalar+0x308>
        uint64_t u64;
        int64_t  s64;           ///< Also double, possibly float, possibly long double (depends on implementation)
        uint8_t bytes[8];
    } storage;

    memset(&storage, 0, sizeof(storage));   // This is important
 8000dba:	f107 0320 	add.w	r3, r7, #32
 8000dbe:	2208      	movs	r2, #8
 8000dc0:	2100      	movs	r1, #0
 8000dc2:	4618      	mov	r0, r3
 8000dc4:	f004 fd40 	bl	8005848 <memset>

    const int16_t result = descatterTransferPayload(transfer, bit_offset, bit_length, &storage.bytes[0]);
 8000dc8:	f107 0320 	add.w	r3, r7, #32
 8000dcc:	7dfa      	ldrb	r2, [r7, #23]
 8000dce:	69b9      	ldr	r1, [r7, #24]
 8000dd0:	69f8      	ldr	r0, [r7, #28]
 8000dd2:	f000 fcb6 	bl	8001742 <descatterTransferPayload>
 8000dd6:	4603      	mov	r3, r0
 8000dd8:	85bb      	strh	r3, [r7, #44]	@ 0x2c
    if (result <= 0)
 8000dda:	f9b7 302c 	ldrsh.w	r3, [r7, #44]	@ 0x2c
 8000dde:	2b00      	cmp	r3, #0
 8000de0:	dc02      	bgt.n	8000de8 <canardDecodeScalar+0x7c>
    {
        return result;
 8000de2:	f9b7 302c 	ldrsh.w	r3, [r7, #44]	@ 0x2c
 8000de6:	e145      	b.n	8001074 <canardDecodeScalar+0x308>
     * The bit copy algorithm assumes that more significant bits have lower index, so we need to shift some.
     * Extra most significant bits will be filled with zeroes, which is fine.
     * Coverity Scan mistakenly believes that the array may be overrun if bit_length == 64; however, this branch will
     * not be taken if bit_length == 64, because 64 % 8 == 0.
     */
    if ((bit_length % 8) != 0)
 8000de8:	7dfb      	ldrb	r3, [r7, #23]
 8000dea:	f003 0307 	and.w	r3, r3, #7
 8000dee:	b2db      	uxtb	r3, r3
 8000df0:	2b00      	cmp	r3, #0
 8000df2:	d018      	beq.n	8000e26 <canardDecodeScalar+0xba>
    {
        // coverity[overrun-local]
        storage.bytes[bit_length / 8U] = (uint8_t)(storage.bytes[bit_length / 8U] >> ((8U - (bit_length % 8U)) & 7U));
 8000df4:	7dfb      	ldrb	r3, [r7, #23]
 8000df6:	08db      	lsrs	r3, r3, #3
 8000df8:	b2db      	uxtb	r3, r3
 8000dfa:	3320      	adds	r3, #32
 8000dfc:	f107 0210 	add.w	r2, r7, #16
 8000e00:	4413      	add	r3, r2
 8000e02:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 8000e06:	461a      	mov	r2, r3
 8000e08:	7dfb      	ldrb	r3, [r7, #23]
 8000e0a:	425b      	negs	r3, r3
 8000e0c:	f003 0307 	and.w	r3, r3, #7
 8000e10:	411a      	asrs	r2, r3
 8000e12:	7dfb      	ldrb	r3, [r7, #23]
 8000e14:	08db      	lsrs	r3, r3, #3
 8000e16:	b2db      	uxtb	r3, r3
 8000e18:	b2d2      	uxtb	r2, r2
 8000e1a:	3320      	adds	r3, #32
 8000e1c:	f107 0110 	add.w	r1, r7, #16
 8000e20:	440b      	add	r3, r1
 8000e22:	f803 2c10 	strb.w	r2, [r3, #-16]
    }

    /*
     * Determining the closest standard byte length - this will be needed for byte reordering and sign bit extension.
     */
    uint8_t std_byte_length = 0;
 8000e26:	2300      	movs	r3, #0
 8000e28:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if      (bit_length == 1)   { std_byte_length = sizeof(bool); }
 8000e2c:	7dfb      	ldrb	r3, [r7, #23]
 8000e2e:	2b01      	cmp	r3, #1
 8000e30:	d103      	bne.n	8000e3a <canardDecodeScalar+0xce>
 8000e32:	2301      	movs	r3, #1
 8000e34:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8000e38:	e01e      	b.n	8000e78 <canardDecodeScalar+0x10c>
    else if (bit_length <= 8)   { std_byte_length = 1; }
 8000e3a:	7dfb      	ldrb	r3, [r7, #23]
 8000e3c:	2b08      	cmp	r3, #8
 8000e3e:	d803      	bhi.n	8000e48 <canardDecodeScalar+0xdc>
 8000e40:	2301      	movs	r3, #1
 8000e42:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8000e46:	e017      	b.n	8000e78 <canardDecodeScalar+0x10c>
    else if (bit_length <= 16)  { std_byte_length = 2; }
 8000e48:	7dfb      	ldrb	r3, [r7, #23]
 8000e4a:	2b10      	cmp	r3, #16
 8000e4c:	d803      	bhi.n	8000e56 <canardDecodeScalar+0xea>
 8000e4e:	2302      	movs	r3, #2
 8000e50:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8000e54:	e010      	b.n	8000e78 <canardDecodeScalar+0x10c>
    else if (bit_length <= 32)  { std_byte_length = 4; }
 8000e56:	7dfb      	ldrb	r3, [r7, #23]
 8000e58:	2b20      	cmp	r3, #32
 8000e5a:	d803      	bhi.n	8000e64 <canardDecodeScalar+0xf8>
 8000e5c:	2304      	movs	r3, #4
 8000e5e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8000e62:	e009      	b.n	8000e78 <canardDecodeScalar+0x10c>
    else if (bit_length <= 64)  { std_byte_length = 8; }
 8000e64:	7dfb      	ldrb	r3, [r7, #23]
 8000e66:	2b40      	cmp	r3, #64	@ 0x40
 8000e68:	d803      	bhi.n	8000e72 <canardDecodeScalar+0x106>
 8000e6a:	2308      	movs	r3, #8
 8000e6c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8000e70:	e002      	b.n	8000e78 <canardDecodeScalar+0x10c>
    else
    {
        CANARD_ASSERT(false);
        return -CANARD_ERROR_INTERNAL;
 8000e72:	f06f 0308 	mvn.w	r3, #8
 8000e76:	e0fd      	b.n	8001074 <canardDecodeScalar+0x308>
    CANARD_ASSERT((std_byte_length > 0) && (std_byte_length <= 8));

    /*
     * Flipping the byte order if needed.
     */
    if (isBigEndian())
 8000e78:	f000 fd58 	bl	800192c <isBigEndian>
 8000e7c:	4603      	mov	r3, r0
 8000e7e:	2b00      	cmp	r3, #0
 8000e80:	d007      	beq.n	8000e92 <canardDecodeScalar+0x126>
    {
        swapByteOrder(&storage.bytes[0], std_byte_length);
 8000e82:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8000e86:	f107 0320 	add.w	r3, r7, #32
 8000e8a:	4611      	mov	r1, r2
 8000e8c:	4618      	mov	r0, r3
 8000e8e:	f000 fd5e 	bl	800194e <swapByteOrder>

    /*
     * Extending the sign bit if needed. I miss templates.
     * Note that we operate on unsigned values in order to avoid undefined behaviors.
     */
    if (value_is_signed && (std_byte_length * 8 != bit_length))
 8000e92:	7dbb      	ldrb	r3, [r7, #22]
 8000e94:	2b00      	cmp	r3, #0
 8000e96:	f000 809b 	beq.w	8000fd0 <canardDecodeScalar+0x264>
 8000e9a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000e9e:	00da      	lsls	r2, r3, #3
 8000ea0:	7dfb      	ldrb	r3, [r7, #23]
 8000ea2:	429a      	cmp	r2, r3
 8000ea4:	f000 8094 	beq.w	8000fd0 <canardDecodeScalar+0x264>
    {
        if (bit_length <= 8)
 8000ea8:	7dfb      	ldrb	r3, [r7, #23]
 8000eaa:	2b08      	cmp	r3, #8
 8000eac:	d819      	bhi.n	8000ee2 <canardDecodeScalar+0x176>
        {
            if ((storage.u8 & (1U << (bit_length - 1U))) != 0)                           // If the sign bit is set...
 8000eae:	f897 3020 	ldrb.w	r3, [r7, #32]
 8000eb2:	461a      	mov	r2, r3
 8000eb4:	7dfb      	ldrb	r3, [r7, #23]
 8000eb6:	3b01      	subs	r3, #1
 8000eb8:	fa22 f303 	lsr.w	r3, r2, r3
 8000ebc:	f003 0301 	and.w	r3, r3, #1
 8000ec0:	2b00      	cmp	r3, #0
 8000ec2:	f000 8085 	beq.w	8000fd0 <canardDecodeScalar+0x264>
            {
                storage.u8 |= (uint8_t) 0xFFU & (uint8_t) ~((1U << bit_length) - 1U);   // ...set all bits above it.
 8000ec6:	f897 2020 	ldrb.w	r2, [r7, #32]
 8000eca:	7dfb      	ldrb	r3, [r7, #23]
 8000ecc:	2101      	movs	r1, #1
 8000ece:	fa01 f303 	lsl.w	r3, r1, r3
 8000ed2:	b2db      	uxtb	r3, r3
 8000ed4:	425b      	negs	r3, r3
 8000ed6:	b2db      	uxtb	r3, r3
 8000ed8:	4313      	orrs	r3, r2
 8000eda:	b2db      	uxtb	r3, r3
 8000edc:	f887 3020 	strb.w	r3, [r7, #32]
 8000ee0:	e076      	b.n	8000fd0 <canardDecodeScalar+0x264>
            }
        }
        else if (bit_length <= 16)
 8000ee2:	7dfb      	ldrb	r3, [r7, #23]
 8000ee4:	2b10      	cmp	r3, #16
 8000ee6:	d815      	bhi.n	8000f14 <canardDecodeScalar+0x1a8>
        {
            if ((storage.u16 & (1U << (bit_length - 1U))) != 0)
 8000ee8:	8c3b      	ldrh	r3, [r7, #32]
 8000eea:	461a      	mov	r2, r3
 8000eec:	7dfb      	ldrb	r3, [r7, #23]
 8000eee:	3b01      	subs	r3, #1
 8000ef0:	fa22 f303 	lsr.w	r3, r2, r3
 8000ef4:	f003 0301 	and.w	r3, r3, #1
 8000ef8:	2b00      	cmp	r3, #0
 8000efa:	d069      	beq.n	8000fd0 <canardDecodeScalar+0x264>
            {
                storage.u16 |= (uint16_t) 0xFFFFU & (uint16_t) ~((1U << bit_length) - 1U);
 8000efc:	8c3a      	ldrh	r2, [r7, #32]
 8000efe:	7dfb      	ldrb	r3, [r7, #23]
 8000f00:	2101      	movs	r1, #1
 8000f02:	fa01 f303 	lsl.w	r3, r1, r3
 8000f06:	b29b      	uxth	r3, r3
 8000f08:	425b      	negs	r3, r3
 8000f0a:	b29b      	uxth	r3, r3
 8000f0c:	4313      	orrs	r3, r2
 8000f0e:	b29b      	uxth	r3, r3
 8000f10:	843b      	strh	r3, [r7, #32]
 8000f12:	e05d      	b.n	8000fd0 <canardDecodeScalar+0x264>
            }
        }
        else if (bit_length <= 32)
 8000f14:	7dfb      	ldrb	r3, [r7, #23]
 8000f16:	2b20      	cmp	r3, #32
 8000f18:	d811      	bhi.n	8000f3e <canardDecodeScalar+0x1d2>
        {
            if ((storage.u32 & (((uint32_t) 1) << (bit_length - 1U))) != 0)
 8000f1a:	6a3a      	ldr	r2, [r7, #32]
 8000f1c:	7dfb      	ldrb	r3, [r7, #23]
 8000f1e:	3b01      	subs	r3, #1
 8000f20:	fa22 f303 	lsr.w	r3, r2, r3
 8000f24:	f003 0301 	and.w	r3, r3, #1
 8000f28:	2b00      	cmp	r3, #0
 8000f2a:	d051      	beq.n	8000fd0 <canardDecodeScalar+0x264>
            {
                storage.u32 |= (uint32_t) 0xFFFFFFFFUL & (uint32_t) ~((((uint32_t) 1) << bit_length) - 1U);
 8000f2c:	6a3a      	ldr	r2, [r7, #32]
 8000f2e:	7dfb      	ldrb	r3, [r7, #23]
 8000f30:	2101      	movs	r1, #1
 8000f32:	fa01 f303 	lsl.w	r3, r1, r3
 8000f36:	425b      	negs	r3, r3
 8000f38:	4313      	orrs	r3, r2
 8000f3a:	623b      	str	r3, [r7, #32]
 8000f3c:	e048      	b.n	8000fd0 <canardDecodeScalar+0x264>
            }
        }
        else if (bit_length < 64)   // Strictly less, this is not a typo
 8000f3e:	7dfb      	ldrb	r3, [r7, #23]
 8000f40:	2b3f      	cmp	r3, #63	@ 0x3f
 8000f42:	d842      	bhi.n	8000fca <canardDecodeScalar+0x25e>
        {
            if ((storage.u64 & (((uint64_t) 1) << (bit_length - 1U))) != 0)
 8000f44:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8000f48:	7df9      	ldrb	r1, [r7, #23]
 8000f4a:	1e48      	subs	r0, r1, #1
 8000f4c:	f1c0 0620 	rsb	r6, r0, #32
 8000f50:	f1a0 0120 	sub.w	r1, r0, #32
 8000f54:	fa22 f400 	lsr.w	r4, r2, r0
 8000f58:	fa03 f606 	lsl.w	r6, r3, r6
 8000f5c:	4334      	orrs	r4, r6
 8000f5e:	fa23 f101 	lsr.w	r1, r3, r1
 8000f62:	430c      	orrs	r4, r1
 8000f64:	fa23 f500 	lsr.w	r5, r3, r0
 8000f68:	f004 0301 	and.w	r3, r4, #1
 8000f6c:	60bb      	str	r3, [r7, #8]
 8000f6e:	2300      	movs	r3, #0
 8000f70:	60fb      	str	r3, [r7, #12]
 8000f72:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8000f76:	460b      	mov	r3, r1
 8000f78:	4313      	orrs	r3, r2
 8000f7a:	d029      	beq.n	8000fd0 <canardDecodeScalar+0x264>
            {
                storage.u64 |= (uint64_t) 0xFFFFFFFFFFFFFFFFULL & (uint64_t) ~((((uint64_t) 1) << bit_length) - 1U);
 8000f7c:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8000f80:	7df9      	ldrb	r1, [r7, #23]
 8000f82:	f04f 0201 	mov.w	r2, #1
 8000f86:	f04f 0300 	mov.w	r3, #0
 8000f8a:	f1a1 0620 	sub.w	r6, r1, #32
 8000f8e:	f1c1 0020 	rsb	r0, r1, #32
 8000f92:	fa03 f901 	lsl.w	r9, r3, r1
 8000f96:	fa02 f606 	lsl.w	r6, r2, r6
 8000f9a:	ea49 0906 	orr.w	r9, r9, r6
 8000f9e:	fa22 f000 	lsr.w	r0, r2, r0
 8000fa2:	ea49 0900 	orr.w	r9, r9, r0
 8000fa6:	fa02 f801 	lsl.w	r8, r2, r1
 8000faa:	2300      	movs	r3, #0
 8000fac:	f1d8 0a00 	rsbs	sl, r8, #0
 8000fb0:	eb63 0b09 	sbc.w	fp, r3, r9
 8000fb4:	ea44 030a 	orr.w	r3, r4, sl
 8000fb8:	603b      	str	r3, [r7, #0]
 8000fba:	ea45 030b 	orr.w	r3, r5, fp
 8000fbe:	607b      	str	r3, [r7, #4]
 8000fc0:	e9d7 3400 	ldrd	r3, r4, [r7]
 8000fc4:	e9c7 3408 	strd	r3, r4, [r7, #32]
 8000fc8:	e002      	b.n	8000fd0 <canardDecodeScalar+0x264>
            }
        }
        else
        {
            CANARD_ASSERT(false);
            return -CANARD_ERROR_INTERNAL;
 8000fca:	f06f 0308 	mvn.w	r3, #8
 8000fce:	e051      	b.n	8001074 <canardDecodeScalar+0x308>
    }

    /*
     * Copying the result out.
     */
    if (value_is_signed)
 8000fd0:	7dbb      	ldrb	r3, [r7, #22]
 8000fd2:	2b00      	cmp	r3, #0
 8000fd4:	d022      	beq.n	800101c <canardDecodeScalar+0x2b0>
    {
        if      (bit_length <= 8)   { *( (int8_t*) out_value) = storage.s8;  }
 8000fd6:	7dfb      	ldrb	r3, [r7, #23]
 8000fd8:	2b08      	cmp	r3, #8
 8000fda:	d804      	bhi.n	8000fe6 <canardDecodeScalar+0x27a>
 8000fdc:	f997 2020 	ldrsb.w	r2, [r7, #32]
 8000fe0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8000fe2:	701a      	strb	r2, [r3, #0]
 8000fe4:	e044      	b.n	8001070 <canardDecodeScalar+0x304>
        else if (bit_length <= 16)  { *((int16_t*) out_value) = storage.s16; }
 8000fe6:	7dfb      	ldrb	r3, [r7, #23]
 8000fe8:	2b10      	cmp	r3, #16
 8000fea:	d804      	bhi.n	8000ff6 <canardDecodeScalar+0x28a>
 8000fec:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8000ff0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8000ff2:	801a      	strh	r2, [r3, #0]
 8000ff4:	e03c      	b.n	8001070 <canardDecodeScalar+0x304>
        else if (bit_length <= 32)  { *((int32_t*) out_value) = storage.s32; }
 8000ff6:	7dfb      	ldrb	r3, [r7, #23]
 8000ff8:	2b20      	cmp	r3, #32
 8000ffa:	d803      	bhi.n	8001004 <canardDecodeScalar+0x298>
 8000ffc:	6a3a      	ldr	r2, [r7, #32]
 8000ffe:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001000:	601a      	str	r2, [r3, #0]
 8001002:	e035      	b.n	8001070 <canardDecodeScalar+0x304>
        else if (bit_length <= 64)  { *((int64_t*) out_value) = storage.s64; }
 8001004:	7dfb      	ldrb	r3, [r7, #23]
 8001006:	2b40      	cmp	r3, #64	@ 0x40
 8001008:	d805      	bhi.n	8001016 <canardDecodeScalar+0x2aa>
 800100a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800100e:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8001010:	e9c1 2300 	strd	r2, r3, [r1]
 8001014:	e02c      	b.n	8001070 <canardDecodeScalar+0x304>
        else
        {
            CANARD_ASSERT(false);
            return -CANARD_ERROR_INTERNAL;
 8001016:	f06f 0308 	mvn.w	r3, #8
 800101a:	e02b      	b.n	8001074 <canardDecodeScalar+0x308>
        }
    }
    else
    {
        if      (bit_length == 1)   { *(    (bool*) out_value) = storage.boolean; }
 800101c:	7dfb      	ldrb	r3, [r7, #23]
 800101e:	2b01      	cmp	r3, #1
 8001020:	d104      	bne.n	800102c <canardDecodeScalar+0x2c0>
 8001022:	f897 2020 	ldrb.w	r2, [r7, #32]
 8001026:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001028:	701a      	strb	r2, [r3, #0]
 800102a:	e021      	b.n	8001070 <canardDecodeScalar+0x304>
        else if (bit_length <= 8)   { *( (uint8_t*) out_value) = storage.u8;  }
 800102c:	7dfb      	ldrb	r3, [r7, #23]
 800102e:	2b08      	cmp	r3, #8
 8001030:	d804      	bhi.n	800103c <canardDecodeScalar+0x2d0>
 8001032:	f897 2020 	ldrb.w	r2, [r7, #32]
 8001036:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001038:	701a      	strb	r2, [r3, #0]
 800103a:	e019      	b.n	8001070 <canardDecodeScalar+0x304>
        else if (bit_length <= 16)  { *((uint16_t*) out_value) = storage.u16; }
 800103c:	7dfb      	ldrb	r3, [r7, #23]
 800103e:	2b10      	cmp	r3, #16
 8001040:	d803      	bhi.n	800104a <canardDecodeScalar+0x2de>
 8001042:	8c3a      	ldrh	r2, [r7, #32]
 8001044:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001046:	801a      	strh	r2, [r3, #0]
 8001048:	e012      	b.n	8001070 <canardDecodeScalar+0x304>
        else if (bit_length <= 32)  { *((uint32_t*) out_value) = storage.u32; }
 800104a:	7dfb      	ldrb	r3, [r7, #23]
 800104c:	2b20      	cmp	r3, #32
 800104e:	d803      	bhi.n	8001058 <canardDecodeScalar+0x2ec>
 8001050:	6a3a      	ldr	r2, [r7, #32]
 8001052:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001054:	601a      	str	r2, [r3, #0]
 8001056:	e00b      	b.n	8001070 <canardDecodeScalar+0x304>
        else if (bit_length <= 64)  { *((uint64_t*) out_value) = storage.u64; }
 8001058:	7dfb      	ldrb	r3, [r7, #23]
 800105a:	2b40      	cmp	r3, #64	@ 0x40
 800105c:	d805      	bhi.n	800106a <canardDecodeScalar+0x2fe>
 800105e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001062:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8001064:	e9c1 2300 	strd	r2, r3, [r1]
 8001068:	e002      	b.n	8001070 <canardDecodeScalar+0x304>
        else
        {
            CANARD_ASSERT(false);
            return -CANARD_ERROR_INTERNAL;
 800106a:	f06f 0308 	mvn.w	r3, #8
 800106e:	e001      	b.n	8001074 <canardDecodeScalar+0x308>
        }
    }

    CANARD_ASSERT(result <= bit_length);
    CANARD_ASSERT(result > 0);
    return result;
 8001070:	f9b7 302c 	ldrsh.w	r3, [r7, #44]	@ 0x2c
}
 8001074:	4618      	mov	r0, r3
 8001076:	3734      	adds	r7, #52	@ 0x34
 8001078:	46bd      	mov	sp, r7
 800107a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800107e <canardEncodeScalar>:

void canardEncodeScalar(void* destination,
                        uint32_t bit_offset,
                        uint8_t bit_length,
                        const void* value)
{
 800107e:	b580      	push	{r7, lr}
 8001080:	b08a      	sub	sp, #40	@ 0x28
 8001082:	af02      	add	r7, sp, #8
 8001084:	60f8      	str	r0, [r7, #12]
 8001086:	60b9      	str	r1, [r7, #8]
 8001088:	603b      	str	r3, [r7, #0]
 800108a:	4613      	mov	r3, r2
 800108c:	71fb      	strb	r3, [r7, #7]
     * Maybe not the best solution, but it simplifies the API.
     */
    CANARD_ASSERT(destination != NULL);
    CANARD_ASSERT(value != NULL);

    if (bit_length > 64)
 800108e:	79fb      	ldrb	r3, [r7, #7]
 8001090:	2b40      	cmp	r3, #64	@ 0x40
 8001092:	d901      	bls.n	8001098 <canardEncodeScalar+0x1a>
    {
        CANARD_ASSERT(false);
        bit_length = 64;
 8001094:	2340      	movs	r3, #64	@ 0x40
 8001096:	71fb      	strb	r3, [r7, #7]
    }

    if (bit_length < 1)
 8001098:	79fb      	ldrb	r3, [r7, #7]
 800109a:	2b00      	cmp	r3, #0
 800109c:	d101      	bne.n	80010a2 <canardEncodeScalar+0x24>
    {
        CANARD_ASSERT(false);
        bit_length = 1;
 800109e:	2301      	movs	r3, #1
 80010a0:	71fb      	strb	r3, [r7, #7]
        uint32_t u32;
        uint64_t u64;
        uint8_t bytes[8];
    } storage;

    memset(&storage, 0, sizeof(storage));
 80010a2:	f107 0310 	add.w	r3, r7, #16
 80010a6:	2208      	movs	r2, #8
 80010a8:	2100      	movs	r1, #0
 80010aa:	4618      	mov	r0, r3
 80010ac:	f004 fbcc 	bl	8005848 <memset>

    uint8_t std_byte_length = 0;
 80010b0:	2300      	movs	r3, #0
 80010b2:	77fb      	strb	r3, [r7, #31]

    // Extra most significant bits can be safely ignored here.
    if      (bit_length == 1)   { std_byte_length = sizeof(bool);   storage.boolean = (*((bool*) value) != 0); }
 80010b4:	79fb      	ldrb	r3, [r7, #7]
 80010b6:	2b01      	cmp	r3, #1
 80010b8:	d105      	bne.n	80010c6 <canardEncodeScalar+0x48>
 80010ba:	2301      	movs	r3, #1
 80010bc:	77fb      	strb	r3, [r7, #31]
 80010be:	683b      	ldr	r3, [r7, #0]
 80010c0:	781b      	ldrb	r3, [r3, #0]
 80010c2:	743b      	strb	r3, [r7, #16]
 80010c4:	e024      	b.n	8001110 <canardEncodeScalar+0x92>
    else if (bit_length <= 8)   { std_byte_length = 1;              storage.u8  = *((uint8_t*) value);  }
 80010c6:	79fb      	ldrb	r3, [r7, #7]
 80010c8:	2b08      	cmp	r3, #8
 80010ca:	d805      	bhi.n	80010d8 <canardEncodeScalar+0x5a>
 80010cc:	2301      	movs	r3, #1
 80010ce:	77fb      	strb	r3, [r7, #31]
 80010d0:	683b      	ldr	r3, [r7, #0]
 80010d2:	781b      	ldrb	r3, [r3, #0]
 80010d4:	743b      	strb	r3, [r7, #16]
 80010d6:	e01b      	b.n	8001110 <canardEncodeScalar+0x92>
    else if (bit_length <= 16)  { std_byte_length = 2;              storage.u16 = *((uint16_t*) value); }
 80010d8:	79fb      	ldrb	r3, [r7, #7]
 80010da:	2b10      	cmp	r3, #16
 80010dc:	d805      	bhi.n	80010ea <canardEncodeScalar+0x6c>
 80010de:	2302      	movs	r3, #2
 80010e0:	77fb      	strb	r3, [r7, #31]
 80010e2:	683b      	ldr	r3, [r7, #0]
 80010e4:	881b      	ldrh	r3, [r3, #0]
 80010e6:	823b      	strh	r3, [r7, #16]
 80010e8:	e012      	b.n	8001110 <canardEncodeScalar+0x92>
    else if (bit_length <= 32)  { std_byte_length = 4;              storage.u32 = *((uint32_t*) value); }
 80010ea:	79fb      	ldrb	r3, [r7, #7]
 80010ec:	2b20      	cmp	r3, #32
 80010ee:	d805      	bhi.n	80010fc <canardEncodeScalar+0x7e>
 80010f0:	2304      	movs	r3, #4
 80010f2:	77fb      	strb	r3, [r7, #31]
 80010f4:	683b      	ldr	r3, [r7, #0]
 80010f6:	681b      	ldr	r3, [r3, #0]
 80010f8:	613b      	str	r3, [r7, #16]
 80010fa:	e009      	b.n	8001110 <canardEncodeScalar+0x92>
    else if (bit_length <= 64)  { std_byte_length = 8;              storage.u64 = *((uint64_t*) value); }
 80010fc:	79fb      	ldrb	r3, [r7, #7]
 80010fe:	2b40      	cmp	r3, #64	@ 0x40
 8001100:	d806      	bhi.n	8001110 <canardEncodeScalar+0x92>
 8001102:	2308      	movs	r3, #8
 8001104:	77fb      	strb	r3, [r7, #31]
 8001106:	683b      	ldr	r3, [r7, #0]
 8001108:	e9d3 2300 	ldrd	r2, r3, [r3]
 800110c:	e9c7 2304 	strd	r2, r3, [r7, #16]
            storage.bytes[i] = (temp >> (8*i)) & 0xFFU;
        }
    }
#endif

    if (isBigEndian())
 8001110:	f000 fc0c 	bl	800192c <isBigEndian>
 8001114:	4603      	mov	r3, r0
 8001116:	2b00      	cmp	r3, #0
 8001118:	d006      	beq.n	8001128 <canardEncodeScalar+0xaa>
    {
        swapByteOrder(&storage.bytes[0], std_byte_length);
 800111a:	7ffa      	ldrb	r2, [r7, #31]
 800111c:	f107 0310 	add.w	r3, r7, #16
 8001120:	4611      	mov	r1, r2
 8001122:	4618      	mov	r0, r3
 8001124:	f000 fc13 	bl	800194e <swapByteOrder>
     * Extra least significant bits will be filled with zeroes, which is fine.
     * Extra most significant bits will be discarded here.
     * Coverity Scan mistakenly believes that the array may be overrun if bit_length == 64; however, this branch will
     * not be taken if bit_length == 64, because 64 % 8 == 0.
     */
    if ((bit_length % 8) != 0)
 8001128:	79fb      	ldrb	r3, [r7, #7]
 800112a:	f003 0307 	and.w	r3, r3, #7
 800112e:	b2db      	uxtb	r3, r3
 8001130:	2b00      	cmp	r3, #0
 8001132:	d014      	beq.n	800115e <canardEncodeScalar+0xe0>
    {
        // coverity[overrun-local]
        storage.bytes[bit_length / 8U] = (uint8_t)(storage.bytes[bit_length / 8U] << ((8U - (bit_length % 8U)) & 7U));
 8001134:	79fb      	ldrb	r3, [r7, #7]
 8001136:	08db      	lsrs	r3, r3, #3
 8001138:	b2db      	uxtb	r3, r3
 800113a:	3320      	adds	r3, #32
 800113c:	443b      	add	r3, r7
 800113e:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 8001142:	461a      	mov	r2, r3
 8001144:	79fb      	ldrb	r3, [r7, #7]
 8001146:	425b      	negs	r3, r3
 8001148:	f003 0307 	and.w	r3, r3, #7
 800114c:	409a      	lsls	r2, r3
 800114e:	79fb      	ldrb	r3, [r7, #7]
 8001150:	08db      	lsrs	r3, r3, #3
 8001152:	b2db      	uxtb	r3, r3
 8001154:	b2d2      	uxtb	r2, r2
 8001156:	3320      	adds	r3, #32
 8001158:	443b      	add	r3, r7
 800115a:	f803 2c10 	strb.w	r2, [r3, #-16]
    }

    /*
     * Now, the storage contains properly serialized scalar. Copying it out.
     */
    copyBitArray(&storage.bytes[0], 0, bit_length, (uint8_t*) destination, bit_offset);
 800115e:	79fa      	ldrb	r2, [r7, #7]
 8001160:	f107 0010 	add.w	r0, r7, #16
 8001164:	68bb      	ldr	r3, [r7, #8]
 8001166:	9300      	str	r3, [sp, #0]
 8001168:	68fb      	ldr	r3, [r7, #12]
 800116a:	2100      	movs	r1, #0
 800116c:	f000 fa72 	bl	8001654 <copyBitArray>
}
 8001170:	bf00      	nop
 8001172:	3720      	adds	r7, #32
 8001174:	46bd      	mov	sp, r7
 8001176:	bd80      	pop	{r7, pc}

08001178 <incrementTransferID>:
    }
    return d;
}

CANARD_INTERNAL void incrementTransferID(uint8_t* transfer_id)
{
 8001178:	b480      	push	{r7}
 800117a:	b083      	sub	sp, #12
 800117c:	af00      	add	r7, sp, #0
 800117e:	6078      	str	r0, [r7, #4]
    CANARD_ASSERT(transfer_id != NULL);

    (*transfer_id)++;
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	781b      	ldrb	r3, [r3, #0]
 8001184:	3301      	adds	r3, #1
 8001186:	b2da      	uxtb	r2, r3
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	701a      	strb	r2, [r3, #0]
    if (*transfer_id >= 32)
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	781b      	ldrb	r3, [r3, #0]
 8001190:	2b1f      	cmp	r3, #31
 8001192:	d902      	bls.n	800119a <incrementTransferID+0x22>
    {
        *transfer_id = 0;
 8001194:	687b      	ldr	r3, [r7, #4]
 8001196:	2200      	movs	r2, #0
 8001198:	701a      	strb	r2, [r3, #0]
    }
}
 800119a:	bf00      	nop
 800119c:	370c      	adds	r7, #12
 800119e:	46bd      	mov	sp, r7
 80011a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011a4:	4770      	bx	lr

080011a6 <dlcToDataLength>:

CANARD_INTERNAL uint16_t dlcToDataLength(uint16_t dlc) {
 80011a6:	b480      	push	{r7}
 80011a8:	b083      	sub	sp, #12
 80011aa:	af00      	add	r7, sp, #0
 80011ac:	4603      	mov	r3, r0
 80011ae:	80fb      	strh	r3, [r7, #6]
    /*
    Data Length Code      9  10  11  12  13  14  15
    Number of data bytes 12  16  20  24  32  48  64
    */
    if (dlc <= 8) {
 80011b0:	88fb      	ldrh	r3, [r7, #6]
 80011b2:	2b08      	cmp	r3, #8
 80011b4:	d801      	bhi.n	80011ba <dlcToDataLength+0x14>
        return dlc;
 80011b6:	88fb      	ldrh	r3, [r7, #6]
 80011b8:	e01e      	b.n	80011f8 <dlcToDataLength+0x52>
    } else if (dlc == 9) {
 80011ba:	88fb      	ldrh	r3, [r7, #6]
 80011bc:	2b09      	cmp	r3, #9
 80011be:	d101      	bne.n	80011c4 <dlcToDataLength+0x1e>
        return 12;
 80011c0:	230c      	movs	r3, #12
 80011c2:	e019      	b.n	80011f8 <dlcToDataLength+0x52>
    } else if (dlc == 10) {
 80011c4:	88fb      	ldrh	r3, [r7, #6]
 80011c6:	2b0a      	cmp	r3, #10
 80011c8:	d101      	bne.n	80011ce <dlcToDataLength+0x28>
        return 16;
 80011ca:	2310      	movs	r3, #16
 80011cc:	e014      	b.n	80011f8 <dlcToDataLength+0x52>
    } else if (dlc == 11) {
 80011ce:	88fb      	ldrh	r3, [r7, #6]
 80011d0:	2b0b      	cmp	r3, #11
 80011d2:	d101      	bne.n	80011d8 <dlcToDataLength+0x32>
        return 20;
 80011d4:	2314      	movs	r3, #20
 80011d6:	e00f      	b.n	80011f8 <dlcToDataLength+0x52>
    } else if (dlc == 12) {
 80011d8:	88fb      	ldrh	r3, [r7, #6]
 80011da:	2b0c      	cmp	r3, #12
 80011dc:	d101      	bne.n	80011e2 <dlcToDataLength+0x3c>
        return 24;
 80011de:	2318      	movs	r3, #24
 80011e0:	e00a      	b.n	80011f8 <dlcToDataLength+0x52>
    } else if (dlc == 13) {
 80011e2:	88fb      	ldrh	r3, [r7, #6]
 80011e4:	2b0d      	cmp	r3, #13
 80011e6:	d101      	bne.n	80011ec <dlcToDataLength+0x46>
        return 32;
 80011e8:	2320      	movs	r3, #32
 80011ea:	e005      	b.n	80011f8 <dlcToDataLength+0x52>
    } else if (dlc == 14) {
 80011ec:	88fb      	ldrh	r3, [r7, #6]
 80011ee:	2b0e      	cmp	r3, #14
 80011f0:	d101      	bne.n	80011f6 <dlcToDataLength+0x50>
        return 48;
 80011f2:	2330      	movs	r3, #48	@ 0x30
 80011f4:	e000      	b.n	80011f8 <dlcToDataLength+0x52>
    }
    return 64;
 80011f6:	2340      	movs	r3, #64	@ 0x40
}
 80011f8:	4618      	mov	r0, r3
 80011fa:	370c      	adds	r7, #12
 80011fc:	46bd      	mov	sp, r7
 80011fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001202:	4770      	bx	lr

08001204 <dataLengthToDlc>:

CANARD_INTERNAL uint16_t dataLengthToDlc(uint16_t data_length) {
 8001204:	b480      	push	{r7}
 8001206:	b083      	sub	sp, #12
 8001208:	af00      	add	r7, sp, #0
 800120a:	4603      	mov	r3, r0
 800120c:	80fb      	strh	r3, [r7, #6]
    if (data_length <= 8) {
 800120e:	88fb      	ldrh	r3, [r7, #6]
 8001210:	2b08      	cmp	r3, #8
 8001212:	d801      	bhi.n	8001218 <dataLengthToDlc+0x14>
        return data_length;
 8001214:	88fb      	ldrh	r3, [r7, #6]
 8001216:	e01e      	b.n	8001256 <dataLengthToDlc+0x52>
    } else if (data_length <= 12) {
 8001218:	88fb      	ldrh	r3, [r7, #6]
 800121a:	2b0c      	cmp	r3, #12
 800121c:	d801      	bhi.n	8001222 <dataLengthToDlc+0x1e>
        return 9;
 800121e:	2309      	movs	r3, #9
 8001220:	e019      	b.n	8001256 <dataLengthToDlc+0x52>
    } else if (data_length <= 16) {
 8001222:	88fb      	ldrh	r3, [r7, #6]
 8001224:	2b10      	cmp	r3, #16
 8001226:	d801      	bhi.n	800122c <dataLengthToDlc+0x28>
        return 10;
 8001228:	230a      	movs	r3, #10
 800122a:	e014      	b.n	8001256 <dataLengthToDlc+0x52>
    } else if (data_length <= 20) {
 800122c:	88fb      	ldrh	r3, [r7, #6]
 800122e:	2b14      	cmp	r3, #20
 8001230:	d801      	bhi.n	8001236 <dataLengthToDlc+0x32>
        return 11;
 8001232:	230b      	movs	r3, #11
 8001234:	e00f      	b.n	8001256 <dataLengthToDlc+0x52>
    } else if (data_length <= 24) {
 8001236:	88fb      	ldrh	r3, [r7, #6]
 8001238:	2b18      	cmp	r3, #24
 800123a:	d801      	bhi.n	8001240 <dataLengthToDlc+0x3c>
        return 12;
 800123c:	230c      	movs	r3, #12
 800123e:	e00a      	b.n	8001256 <dataLengthToDlc+0x52>
    } else if (data_length <= 32) {
 8001240:	88fb      	ldrh	r3, [r7, #6]
 8001242:	2b20      	cmp	r3, #32
 8001244:	d801      	bhi.n	800124a <dataLengthToDlc+0x46>
        return 13;
 8001246:	230d      	movs	r3, #13
 8001248:	e005      	b.n	8001256 <dataLengthToDlc+0x52>
    } else if (data_length <= 48) {
 800124a:	88fb      	ldrh	r3, [r7, #6]
 800124c:	2b30      	cmp	r3, #48	@ 0x30
 800124e:	d801      	bhi.n	8001254 <dataLengthToDlc+0x50>
        return 14;
 8001250:	230e      	movs	r3, #14
 8001252:	e000      	b.n	8001256 <dataLengthToDlc+0x52>
    }
    return 15;
 8001254:	230f      	movs	r3, #15
}
 8001256:	4618      	mov	r0, r3
 8001258:	370c      	adds	r7, #12
 800125a:	46bd      	mov	sp, r7
 800125c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001260:	4770      	bx	lr

08001262 <enqueueTxFrames>:
CANARD_INTERNAL int16_t enqueueTxFrames(CanardInstance* ins,
                                        uint32_t can_id,
                                        uint16_t crc,
                                        CanardTxTransfer* transfer
)
{
 8001262:	b580      	push	{r7, lr}
 8001264:	b08a      	sub	sp, #40	@ 0x28
 8001266:	af00      	add	r7, sp, #0
 8001268:	60f8      	str	r0, [r7, #12]
 800126a:	60b9      	str	r1, [r7, #8]
 800126c:	603b      	str	r3, [r7, #0]
 800126e:	4613      	mov	r3, r2
 8001270:	80fb      	strh	r3, [r7, #6]
    CANARD_ASSERT(ins != NULL);
    CANARD_ASSERT((can_id & CANARD_CAN_EXT_ID_MASK) == can_id);            // Flags must be cleared

    if (transfer->inout_transfer_id == NULL)
 8001272:	683b      	ldr	r3, [r7, #0]
 8001274:	695b      	ldr	r3, [r3, #20]
 8001276:	2b00      	cmp	r3, #0
 8001278:	d102      	bne.n	8001280 <enqueueTxFrames+0x1e>
    {
        return -CANARD_ERROR_INVALID_ARGUMENT;
 800127a:	f06f 0301 	mvn.w	r3, #1
 800127e:	e0f9      	b.n	8001474 <enqueueTxFrames+0x212>
    }

    if ((transfer->payload_len > 0) && (transfer->payload == NULL))
 8001280:	683b      	ldr	r3, [r7, #0]
 8001282:	8c1b      	ldrh	r3, [r3, #32]
 8001284:	2b00      	cmp	r3, #0
 8001286:	d006      	beq.n	8001296 <enqueueTxFrames+0x34>
 8001288:	683b      	ldr	r3, [r7, #0]
 800128a:	69db      	ldr	r3, [r3, #28]
 800128c:	2b00      	cmp	r3, #0
 800128e:	d102      	bne.n	8001296 <enqueueTxFrames+0x34>
    {
        return -CANARD_ERROR_INVALID_ARGUMENT;
 8001290:	f06f 0301 	mvn.w	r3, #1
 8001294:	e0ee      	b.n	8001474 <enqueueTxFrames+0x212>
    }

    int16_t result = 0;
 8001296:	2300      	movs	r3, #0
 8001298:	84fb      	strh	r3, [r7, #38]	@ 0x26
#if CANARD_ENABLE_CANFD
    uint8_t frame_max_data_len = transfer->canfd ? CANARD_CANFD_FRAME_MAX_DATA_LEN:CANARD_CAN_FRAME_MAX_DATA_LEN;
#else
    uint8_t frame_max_data_len = CANARD_CAN_FRAME_MAX_DATA_LEN;
 800129a:	2308      	movs	r3, #8
 800129c:	77fb      	strb	r3, [r7, #31]
#endif
    if (transfer->payload_len < frame_max_data_len)                        // Single frame transfer
 800129e:	683b      	ldr	r3, [r7, #0]
 80012a0:	8c1a      	ldrh	r2, [r3, #32]
 80012a2:	7ffb      	ldrb	r3, [r7, #31]
 80012a4:	b29b      	uxth	r3, r3
 80012a6:	429a      	cmp	r2, r3
 80012a8:	d24b      	bcs.n	8001342 <enqueueTxFrames+0xe0>
    {
        CanardTxQueueItem* queue_item = createTxItem(&ins->allocator);
 80012aa:	68fb      	ldr	r3, [r7, #12]
 80012ac:	330c      	adds	r3, #12
 80012ae:	4618      	mov	r0, r3
 80012b0:	f000 f929 	bl	8001506 <createTxItem>
 80012b4:	6178      	str	r0, [r7, #20]
        if (queue_item == NULL)
 80012b6:	697b      	ldr	r3, [r7, #20]
 80012b8:	2b00      	cmp	r3, #0
 80012ba:	d102      	bne.n	80012c2 <enqueueTxFrames+0x60>
        {
            return -CANARD_ERROR_OUT_OF_MEMORY;
 80012bc:	f06f 0302 	mvn.w	r3, #2
 80012c0:	e0d8      	b.n	8001474 <enqueueTxFrames+0x212>
        }

        memcpy(queue_item->frame.data, transfer->payload, transfer->payload_len);
 80012c2:	697b      	ldr	r3, [r7, #20]
 80012c4:	f103 0008 	add.w	r0, r3, #8
 80012c8:	683b      	ldr	r3, [r7, #0]
 80012ca:	69d9      	ldr	r1, [r3, #28]
 80012cc:	683b      	ldr	r3, [r7, #0]
 80012ce:	8c1b      	ldrh	r3, [r3, #32]
 80012d0:	461a      	mov	r2, r3
 80012d2:	f004 fb54 	bl	800597e <memcpy>

        transfer->payload_len = dlcToDataLength(dataLengthToDlc(transfer->payload_len+1))-1;
 80012d6:	683b      	ldr	r3, [r7, #0]
 80012d8:	8c1b      	ldrh	r3, [r3, #32]
 80012da:	3301      	adds	r3, #1
 80012dc:	b29b      	uxth	r3, r3
 80012de:	4618      	mov	r0, r3
 80012e0:	f7ff ff90 	bl	8001204 <dataLengthToDlc>
 80012e4:	4603      	mov	r3, r0
 80012e6:	4618      	mov	r0, r3
 80012e8:	f7ff ff5d 	bl	80011a6 <dlcToDataLength>
 80012ec:	4603      	mov	r3, r0
 80012ee:	3b01      	subs	r3, #1
 80012f0:	b29a      	uxth	r2, r3
 80012f2:	683b      	ldr	r3, [r7, #0]
 80012f4:	841a      	strh	r2, [r3, #32]
        queue_item->frame.data_len = (uint8_t)(transfer->payload_len + 1);
 80012f6:	683b      	ldr	r3, [r7, #0]
 80012f8:	8c1b      	ldrh	r3, [r3, #32]
 80012fa:	b2db      	uxtb	r3, r3
 80012fc:	3301      	adds	r3, #1
 80012fe:	b2da      	uxtb	r2, r3
 8001300:	697b      	ldr	r3, [r7, #20]
 8001302:	741a      	strb	r2, [r3, #16]
        queue_item->frame.data[transfer->payload_len] = (uint8_t)(0xC0U | (*transfer->inout_transfer_id & 31U));
 8001304:	683b      	ldr	r3, [r7, #0]
 8001306:	695b      	ldr	r3, [r3, #20]
 8001308:	781b      	ldrb	r3, [r3, #0]
 800130a:	f003 031f 	and.w	r3, r3, #31
 800130e:	b2db      	uxtb	r3, r3
 8001310:	683a      	ldr	r2, [r7, #0]
 8001312:	8c12      	ldrh	r2, [r2, #32]
 8001314:	4611      	mov	r1, r2
 8001316:	f063 033f 	orn	r3, r3, #63	@ 0x3f
 800131a:	b2da      	uxtb	r2, r3
 800131c:	697b      	ldr	r3, [r7, #20]
 800131e:	440b      	add	r3, r1
 8001320:	721a      	strb	r2, [r3, #8]
        queue_item->frame.id = can_id | CANARD_CAN_FRAME_EFF;
 8001322:	68bb      	ldr	r3, [r7, #8]
 8001324:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8001328:	697b      	ldr	r3, [r7, #20]
 800132a:	605a      	str	r2, [r3, #4]
        queue_item->frame.iface_mask = transfer->iface_mask;
#endif
#if CANARD_ENABLE_CANFD
        queue_item->frame.canfd = transfer->canfd;
#endif
        pushTxQueue(ins, queue_item);
 800132c:	6979      	ldr	r1, [r7, #20]
 800132e:	68f8      	ldr	r0, [r7, #12]
 8001330:	f000 f8a4 	bl	800147c <pushTxQueue>
        result++;
 8001334:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	@ 0x26
 8001338:	b29b      	uxth	r3, r3
 800133a:	3301      	adds	r3, #1
 800133c:	b29b      	uxth	r3, r3
 800133e:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8001340:	e096      	b.n	8001470 <enqueueTxFrames+0x20e>
    }
    else                                                                    // Multi frame transfer
    {
        uint16_t data_index = 0;
 8001342:	2300      	movs	r3, #0
 8001344:	84bb      	strh	r3, [r7, #36]	@ 0x24
        uint8_t toggle = 0;
 8001346:	2300      	movs	r3, #0
 8001348:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        uint8_t sot_eot = 0x80;
 800134c:	2380      	movs	r3, #128	@ 0x80
 800134e:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22

        CanardTxQueueItem* queue_item = NULL;
 8001352:	2300      	movs	r3, #0
 8001354:	61bb      	str	r3, [r7, #24]

        while (transfer->payload_len - data_index != 0)
 8001356:	e085      	b.n	8001464 <enqueueTxFrames+0x202>
        {
            queue_item = createTxItem(&ins->allocator);
 8001358:	68fb      	ldr	r3, [r7, #12]
 800135a:	330c      	adds	r3, #12
 800135c:	4618      	mov	r0, r3
 800135e:	f000 f8d2 	bl	8001506 <createTxItem>
 8001362:	61b8      	str	r0, [r7, #24]
            if (queue_item == NULL)
 8001364:	69bb      	ldr	r3, [r7, #24]
 8001366:	2b00      	cmp	r3, #0
 8001368:	d102      	bne.n	8001370 <enqueueTxFrames+0x10e>
            {
                CANARD_ASSERT(false);
                return -CANARD_ERROR_OUT_OF_MEMORY;          // TODO: Purge all frames enqueued so far
 800136a:	f06f 0302 	mvn.w	r3, #2
 800136e:	e081      	b.n	8001474 <enqueueTxFrames+0x212>
            }

            uint16_t i = 0;
 8001370:	2300      	movs	r3, #0
 8001372:	843b      	strh	r3, [r7, #32]
            if (data_index == 0)
 8001374:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8001376:	2b00      	cmp	r3, #0
 8001378:	d10c      	bne.n	8001394 <enqueueTxFrames+0x132>
            {
                // add crc
                queue_item->frame.data[0] = (uint8_t) (crc);
 800137a:	88fb      	ldrh	r3, [r7, #6]
 800137c:	b2da      	uxtb	r2, r3
 800137e:	69bb      	ldr	r3, [r7, #24]
 8001380:	721a      	strb	r2, [r3, #8]
                queue_item->frame.data[1] = (uint8_t) (crc >> 8U);
 8001382:	88fb      	ldrh	r3, [r7, #6]
 8001384:	0a1b      	lsrs	r3, r3, #8
 8001386:	b29b      	uxth	r3, r3
 8001388:	b2da      	uxtb	r2, r3
 800138a:	69bb      	ldr	r3, [r7, #24]
 800138c:	725a      	strb	r2, [r3, #9]
                i = 2;
 800138e:	2302      	movs	r3, #2
 8001390:	843b      	strh	r3, [r7, #32]
 8001392:	e012      	b.n	80013ba <enqueueTxFrames+0x158>
            }
            else
            {
                i = 0;
 8001394:	2300      	movs	r3, #0
 8001396:	843b      	strh	r3, [r7, #32]
            }

            for (; i < (frame_max_data_len - 1) && data_index < transfer->payload_len; i++, data_index++)
 8001398:	e00f      	b.n	80013ba <enqueueTxFrames+0x158>
            {
                queue_item->frame.data[i] = transfer->payload[data_index];
 800139a:	683b      	ldr	r3, [r7, #0]
 800139c:	69da      	ldr	r2, [r3, #28]
 800139e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80013a0:	441a      	add	r2, r3
 80013a2:	8c3b      	ldrh	r3, [r7, #32]
 80013a4:	7811      	ldrb	r1, [r2, #0]
 80013a6:	69ba      	ldr	r2, [r7, #24]
 80013a8:	4413      	add	r3, r2
 80013aa:	460a      	mov	r2, r1
 80013ac:	721a      	strb	r2, [r3, #8]
            for (; i < (frame_max_data_len - 1) && data_index < transfer->payload_len; i++, data_index++)
 80013ae:	8c3b      	ldrh	r3, [r7, #32]
 80013b0:	3301      	adds	r3, #1
 80013b2:	843b      	strh	r3, [r7, #32]
 80013b4:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80013b6:	3301      	adds	r3, #1
 80013b8:	84bb      	strh	r3, [r7, #36]	@ 0x24
 80013ba:	8c3a      	ldrh	r2, [r7, #32]
 80013bc:	7ffb      	ldrb	r3, [r7, #31]
 80013be:	3b01      	subs	r3, #1
 80013c0:	429a      	cmp	r2, r3
 80013c2:	da04      	bge.n	80013ce <enqueueTxFrames+0x16c>
 80013c4:	683b      	ldr	r3, [r7, #0]
 80013c6:	8c1b      	ldrh	r3, [r3, #32]
 80013c8:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80013ca:	429a      	cmp	r2, r3
 80013cc:	d3e5      	bcc.n	800139a <enqueueTxFrames+0x138>
            }
            // tail byte
            sot_eot = (data_index == transfer->payload_len) ? (uint8_t)0x40 : sot_eot;
 80013ce:	683b      	ldr	r3, [r7, #0]
 80013d0:	8c1b      	ldrh	r3, [r3, #32]
 80013d2:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80013d4:	429a      	cmp	r2, r3
 80013d6:	d002      	beq.n	80013de <enqueueTxFrames+0x17c>
 80013d8:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 80013dc:	e000      	b.n	80013e0 <enqueueTxFrames+0x17e>
 80013de:	2340      	movs	r3, #64	@ 0x40
 80013e0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
            
            i = dlcToDataLength(dataLengthToDlc(i+1))-1;
 80013e4:	8c3b      	ldrh	r3, [r7, #32]
 80013e6:	3301      	adds	r3, #1
 80013e8:	b29b      	uxth	r3, r3
 80013ea:	4618      	mov	r0, r3
 80013ec:	f7ff ff0a 	bl	8001204 <dataLengthToDlc>
 80013f0:	4603      	mov	r3, r0
 80013f2:	4618      	mov	r0, r3
 80013f4:	f7ff fed7 	bl	80011a6 <dlcToDataLength>
 80013f8:	4603      	mov	r3, r0
 80013fa:	3b01      	subs	r3, #1
 80013fc:	843b      	strh	r3, [r7, #32]
            queue_item->frame.data[i] = (uint8_t)(sot_eot | ((uint32_t)toggle << 5U) | ((uint32_t)*transfer->inout_transfer_id & 31U));
 80013fe:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001402:	015b      	lsls	r3, r3, #5
 8001404:	b2da      	uxtb	r2, r3
 8001406:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 800140a:	4313      	orrs	r3, r2
 800140c:	b2d9      	uxtb	r1, r3
 800140e:	683b      	ldr	r3, [r7, #0]
 8001410:	695b      	ldr	r3, [r3, #20]
 8001412:	781b      	ldrb	r3, [r3, #0]
 8001414:	f003 031f 	and.w	r3, r3, #31
 8001418:	b2da      	uxtb	r2, r3
 800141a:	8c3b      	ldrh	r3, [r7, #32]
 800141c:	430a      	orrs	r2, r1
 800141e:	b2d1      	uxtb	r1, r2
 8001420:	69ba      	ldr	r2, [r7, #24]
 8001422:	4413      	add	r3, r2
 8001424:	460a      	mov	r2, r1
 8001426:	721a      	strb	r2, [r3, #8]
            queue_item->frame.id = can_id | CANARD_CAN_FRAME_EFF;
 8001428:	68bb      	ldr	r3, [r7, #8]
 800142a:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 800142e:	69bb      	ldr	r3, [r7, #24]
 8001430:	605a      	str	r2, [r3, #4]
            queue_item->frame.data_len = (uint8_t)(i + 1);
 8001432:	8c3b      	ldrh	r3, [r7, #32]
 8001434:	b2db      	uxtb	r3, r3
 8001436:	3301      	adds	r3, #1
 8001438:	b2da      	uxtb	r2, r3
 800143a:	69bb      	ldr	r3, [r7, #24]
 800143c:	741a      	strb	r2, [r3, #16]
            queue_item->frame.iface_mask = transfer->iface_mask;
#endif
#if CANARD_ENABLE_CANFD
            queue_item->frame.canfd = transfer->canfd;
#endif
            pushTxQueue(ins, queue_item);
 800143e:	69b9      	ldr	r1, [r7, #24]
 8001440:	68f8      	ldr	r0, [r7, #12]
 8001442:	f000 f81b 	bl	800147c <pushTxQueue>

            result++;
 8001446:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	@ 0x26
 800144a:	b29b      	uxth	r3, r3
 800144c:	3301      	adds	r3, #1
 800144e:	b29b      	uxth	r3, r3
 8001450:	84fb      	strh	r3, [r7, #38]	@ 0x26
            toggle ^= 1;
 8001452:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001456:	f083 0301 	eor.w	r3, r3, #1
 800145a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
            sot_eot = 0;
 800145e:	2300      	movs	r3, #0
 8001460:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        while (transfer->payload_len - data_index != 0)
 8001464:	683b      	ldr	r3, [r7, #0]
 8001466:	8c1b      	ldrh	r3, [r3, #32]
 8001468:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800146a:	429a      	cmp	r2, r3
 800146c:	f47f af74 	bne.w	8001358 <enqueueTxFrames+0xf6>
        }
    }

    return result;
 8001470:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	@ 0x26
}
 8001474:	4618      	mov	r0, r3
 8001476:	3728      	adds	r7, #40	@ 0x28
 8001478:	46bd      	mov	sp, r7
 800147a:	bd80      	pop	{r7, pc}

0800147c <pushTxQueue>:

/**
 * Puts frame on on the TX queue. Higher priority placed first
 */
CANARD_INTERNAL void pushTxQueue(CanardInstance* ins, CanardTxQueueItem* item)
{
 800147c:	b580      	push	{r7, lr}
 800147e:	b084      	sub	sp, #16
 8001480:	af00      	add	r7, sp, #0
 8001482:	6078      	str	r0, [r7, #4]
 8001484:	6039      	str	r1, [r7, #0]
    CANARD_ASSERT(ins != NULL);
    CANARD_ASSERT(item->frame.data_len > 0);       // UAVCAN doesn't allow zero-payload frames

    if (ins->tx_queue == NULL)
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800148a:	2b00      	cmp	r3, #0
 800148c:	d103      	bne.n	8001496 <pushTxQueue+0x1a>
    {
        ins->tx_queue = item;
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	683a      	ldr	r2, [r7, #0]
 8001492:	625a      	str	r2, [r3, #36]	@ 0x24
        return;
 8001494:	e034      	b.n	8001500 <pushTxQueue+0x84>
    }

    CanardTxQueueItem* queue = ins->tx_queue;
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800149a:	60fb      	str	r3, [r7, #12]
    CanardTxQueueItem* previous = ins->tx_queue;
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80014a0:	60bb      	str	r3, [r7, #8]

    while (queue != NULL)
 80014a2:	e02a      	b.n	80014fa <pushTxQueue+0x7e>
    {
        if (isPriorityHigher(queue->frame.id, item->frame.id)) // lower number wins
 80014a4:	68fb      	ldr	r3, [r7, #12]
 80014a6:	685a      	ldr	r2, [r3, #4]
 80014a8:	683b      	ldr	r3, [r7, #0]
 80014aa:	685b      	ldr	r3, [r3, #4]
 80014ac:	4619      	mov	r1, r3
 80014ae:	4610      	mov	r0, r2
 80014b0:	f000 f840 	bl	8001534 <isPriorityHigher>
 80014b4:	4603      	mov	r3, r0
 80014b6:	2b00      	cmp	r3, #0
 80014b8:	d012      	beq.n	80014e0 <pushTxQueue+0x64>
        {
            if (queue == ins->tx_queue)
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80014be:	68fa      	ldr	r2, [r7, #12]
 80014c0:	429a      	cmp	r2, r3
 80014c2:	d106      	bne.n	80014d2 <pushTxQueue+0x56>
            {
                item->next = queue;
 80014c4:	683b      	ldr	r3, [r7, #0]
 80014c6:	68fa      	ldr	r2, [r7, #12]
 80014c8:	601a      	str	r2, [r3, #0]
                ins->tx_queue = item;
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	683a      	ldr	r2, [r7, #0]
 80014ce:	625a      	str	r2, [r3, #36]	@ 0x24
            else
            {
                previous->next = item;
                item->next = queue;
            }
            return;
 80014d0:	e016      	b.n	8001500 <pushTxQueue+0x84>
                previous->next = item;
 80014d2:	68bb      	ldr	r3, [r7, #8]
 80014d4:	683a      	ldr	r2, [r7, #0]
 80014d6:	601a      	str	r2, [r3, #0]
                item->next = queue;
 80014d8:	683b      	ldr	r3, [r7, #0]
 80014da:	68fa      	ldr	r2, [r7, #12]
 80014dc:	601a      	str	r2, [r3, #0]
            return;
 80014de:	e00f      	b.n	8001500 <pushTxQueue+0x84>
        }
        else
        {
            if (queue->next == NULL)
 80014e0:	68fb      	ldr	r3, [r7, #12]
 80014e2:	681b      	ldr	r3, [r3, #0]
 80014e4:	2b00      	cmp	r3, #0
 80014e6:	d103      	bne.n	80014f0 <pushTxQueue+0x74>
            {
                queue->next = item;
 80014e8:	68fb      	ldr	r3, [r7, #12]
 80014ea:	683a      	ldr	r2, [r7, #0]
 80014ec:	601a      	str	r2, [r3, #0]
                return;
 80014ee:	e007      	b.n	8001500 <pushTxQueue+0x84>
            }
            else
            {
                previous = queue;
 80014f0:	68fb      	ldr	r3, [r7, #12]
 80014f2:	60bb      	str	r3, [r7, #8]
                queue = queue->next;
 80014f4:	68fb      	ldr	r3, [r7, #12]
 80014f6:	681b      	ldr	r3, [r3, #0]
 80014f8:	60fb      	str	r3, [r7, #12]
    while (queue != NULL)
 80014fa:	68fb      	ldr	r3, [r7, #12]
 80014fc:	2b00      	cmp	r3, #0
 80014fe:	d1d1      	bne.n	80014a4 <pushTxQueue+0x28>
            }
        }
    }
}
 8001500:	3710      	adds	r7, #16
 8001502:	46bd      	mov	sp, r7
 8001504:	bd80      	pop	{r7, pc}

08001506 <createTxItem>:

/**
 * Creates new tx queue item from allocator
 */
CANARD_INTERNAL CanardTxQueueItem* createTxItem(CanardPoolAllocator* allocator)
{
 8001506:	b580      	push	{r7, lr}
 8001508:	b084      	sub	sp, #16
 800150a:	af00      	add	r7, sp, #0
 800150c:	6078      	str	r0, [r7, #4]
    CanardTxQueueItem* item = (CanardTxQueueItem*) allocateBlock(allocator);
 800150e:	6878      	ldr	r0, [r7, #4]
 8001510:	f000 faff 	bl	8001b12 <allocateBlock>
 8001514:	60f8      	str	r0, [r7, #12]
    if (item == NULL)
 8001516:	68fb      	ldr	r3, [r7, #12]
 8001518:	2b00      	cmp	r3, #0
 800151a:	d101      	bne.n	8001520 <createTxItem+0x1a>
    {
        return NULL;
 800151c:	2300      	movs	r3, #0
 800151e:	e005      	b.n	800152c <createTxItem+0x26>
    }
    memset(item, 0, sizeof(*item));
 8001520:	2214      	movs	r2, #20
 8001522:	2100      	movs	r1, #0
 8001524:	68f8      	ldr	r0, [r7, #12]
 8001526:	f004 f98f 	bl	8005848 <memset>
    return item;
 800152a:	68fb      	ldr	r3, [r7, #12]
}
 800152c:	4618      	mov	r0, r3
 800152e:	3710      	adds	r7, #16
 8001530:	46bd      	mov	sp, r7
 8001532:	bd80      	pop	{r7, pc}

08001534 <isPriorityHigher>:

/**
 * Returns true if priority of rhs is higher than id
 */
CANARD_INTERNAL bool isPriorityHigher(uint32_t rhs, uint32_t id)
{
 8001534:	b480      	push	{r7}
 8001536:	b089      	sub	sp, #36	@ 0x24
 8001538:	af00      	add	r7, sp, #0
 800153a:	6078      	str	r0, [r7, #4]
 800153c:	6039      	str	r1, [r7, #0]
    const uint32_t clean_id = id & CANARD_CAN_EXT_ID_MASK;
 800153e:	683b      	ldr	r3, [r7, #0]
 8001540:	f023 4360 	bic.w	r3, r3, #3758096384	@ 0xe0000000
 8001544:	61fb      	str	r3, [r7, #28]
    const uint32_t rhs_clean_id = rhs & CANARD_CAN_EXT_ID_MASK;
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	f023 4360 	bic.w	r3, r3, #3758096384	@ 0xe0000000
 800154c:	61bb      	str	r3, [r7, #24]

    /*
     * STD vs EXT - if 11 most significant bits are the same, EXT loses.
     */
    const bool ext = (id & CANARD_CAN_FRAME_EFF) != 0;
 800154e:	683b      	ldr	r3, [r7, #0]
 8001550:	0fdb      	lsrs	r3, r3, #31
 8001552:	75fb      	strb	r3, [r7, #23]
    const bool rhs_ext = (rhs & CANARD_CAN_FRAME_EFF) != 0;
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	0fdb      	lsrs	r3, r3, #31
 8001558:	75bb      	strb	r3, [r7, #22]
    if (ext != rhs_ext)
 800155a:	7dfa      	ldrb	r2, [r7, #23]
 800155c:	7dbb      	ldrb	r3, [r7, #22]
 800155e:	429a      	cmp	r2, r3
 8001560:	d01d      	beq.n	800159e <isPriorityHigher+0x6a>
    {
        uint32_t arb11 = ext ? (clean_id >> 18U) : clean_id;
 8001562:	7dfb      	ldrb	r3, [r7, #23]
 8001564:	2b00      	cmp	r3, #0
 8001566:	d002      	beq.n	800156e <isPriorityHigher+0x3a>
 8001568:	69fb      	ldr	r3, [r7, #28]
 800156a:	0c9b      	lsrs	r3, r3, #18
 800156c:	e000      	b.n	8001570 <isPriorityHigher+0x3c>
 800156e:	69fb      	ldr	r3, [r7, #28]
 8001570:	613b      	str	r3, [r7, #16]
        uint32_t rhs_arb11 = rhs_ext ? (rhs_clean_id >> 18U) : rhs_clean_id;
 8001572:	7dbb      	ldrb	r3, [r7, #22]
 8001574:	2b00      	cmp	r3, #0
 8001576:	d002      	beq.n	800157e <isPriorityHigher+0x4a>
 8001578:	69bb      	ldr	r3, [r7, #24]
 800157a:	0c9b      	lsrs	r3, r3, #18
 800157c:	e000      	b.n	8001580 <isPriorityHigher+0x4c>
 800157e:	69bb      	ldr	r3, [r7, #24]
 8001580:	60fb      	str	r3, [r7, #12]
        if (arb11 != rhs_arb11)
 8001582:	693a      	ldr	r2, [r7, #16]
 8001584:	68fb      	ldr	r3, [r7, #12]
 8001586:	429a      	cmp	r2, r3
 8001588:	d007      	beq.n	800159a <isPriorityHigher+0x66>
        {
            return arb11 < rhs_arb11;
 800158a:	693a      	ldr	r2, [r7, #16]
 800158c:	68fb      	ldr	r3, [r7, #12]
 800158e:	429a      	cmp	r2, r3
 8001590:	bf34      	ite	cc
 8001592:	2301      	movcc	r3, #1
 8001594:	2300      	movcs	r3, #0
 8001596:	b2db      	uxtb	r3, r3
 8001598:	e022      	b.n	80015e0 <isPriorityHigher+0xac>
        }
        else
        {
            return rhs_ext;
 800159a:	7dbb      	ldrb	r3, [r7, #22]
 800159c:	e020      	b.n	80015e0 <isPriorityHigher+0xac>
    }

    /*
     * RTR vs Data frame - if frame identifiers and frame types are the same, RTR loses.
     */
    const bool rtr = (id & CANARD_CAN_FRAME_RTR) != 0;
 800159e:	683b      	ldr	r3, [r7, #0]
 80015a0:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80015a4:	2b00      	cmp	r3, #0
 80015a6:	bf14      	ite	ne
 80015a8:	2301      	movne	r3, #1
 80015aa:	2300      	moveq	r3, #0
 80015ac:	757b      	strb	r3, [r7, #21]
    const bool rhs_rtr = (rhs & CANARD_CAN_FRAME_RTR) != 0;
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80015b4:	2b00      	cmp	r3, #0
 80015b6:	bf14      	ite	ne
 80015b8:	2301      	movne	r3, #1
 80015ba:	2300      	moveq	r3, #0
 80015bc:	753b      	strb	r3, [r7, #20]
    if (clean_id == rhs_clean_id && rtr != rhs_rtr)
 80015be:	69fa      	ldr	r2, [r7, #28]
 80015c0:	69bb      	ldr	r3, [r7, #24]
 80015c2:	429a      	cmp	r2, r3
 80015c4:	d105      	bne.n	80015d2 <isPriorityHigher+0x9e>
 80015c6:	7d7a      	ldrb	r2, [r7, #21]
 80015c8:	7d3b      	ldrb	r3, [r7, #20]
 80015ca:	429a      	cmp	r2, r3
 80015cc:	d001      	beq.n	80015d2 <isPriorityHigher+0x9e>
    {
        return rhs_rtr;
 80015ce:	7d3b      	ldrb	r3, [r7, #20]
 80015d0:	e006      	b.n	80015e0 <isPriorityHigher+0xac>
    }

    /*
     * Plain ID arbitration - greater value loses.
     */
    return clean_id < rhs_clean_id;
 80015d2:	69fa      	ldr	r2, [r7, #28]
 80015d4:	69bb      	ldr	r3, [r7, #24]
 80015d6:	429a      	cmp	r2, r3
 80015d8:	bf34      	ite	cc
 80015da:	2301      	movcc	r3, #1
 80015dc:	2300      	movcs	r3, #0
 80015de:	b2db      	uxtb	r3, r3
}
 80015e0:	4618      	mov	r0, r3
 80015e2:	3724      	adds	r7, #36	@ 0x24
 80015e4:	46bd      	mov	sp, r7
 80015e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ea:	4770      	bx	lr

080015ec <releaseStatePayload>:

    return state;
}

CANARD_INTERNAL uint64_t releaseStatePayload(CanardInstance* ins, CanardRxState* rxstate)
{
 80015ec:	b580      	push	{r7, lr}
 80015ee:	b084      	sub	sp, #16
 80015f0:	af00      	add	r7, sp, #0
 80015f2:	6078      	str	r0, [r7, #4]
 80015f4:	6039      	str	r1, [r7, #0]
    while (rxstate->buffer_blocks != CANARD_BUFFER_IDX_NONE)
 80015f6:	e01b      	b.n	8001630 <releaseStatePayload+0x44>
    {
        CanardBufferBlock* block = canardBufferFromIdx(&ins->allocator, rxstate->buffer_blocks);
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	f103 020c 	add.w	r2, r3, #12
 80015fe:	683b      	ldr	r3, [r7, #0]
 8001600:	685b      	ldr	r3, [r3, #4]
 8001602:	4619      	mov	r1, r3
 8001604:	4610      	mov	r0, r2
 8001606:	f7ff fa75 	bl	8000af4 <canardBufferFromIdx>
 800160a:	60f8      	str	r0, [r7, #12]
        CanardBufferBlock* const temp = block->next;
 800160c:	68fb      	ldr	r3, [r7, #12]
 800160e:	681b      	ldr	r3, [r3, #0]
 8001610:	60bb      	str	r3, [r7, #8]
        freeBlock(&ins->allocator, block);
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	330c      	adds	r3, #12
 8001616:	68f9      	ldr	r1, [r7, #12]
 8001618:	4618      	mov	r0, r3
 800161a:	f000 faa3 	bl	8001b64 <freeBlock>
        rxstate->buffer_blocks = canardBufferToIdx(&ins->allocator, temp);
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	330c      	adds	r3, #12
 8001622:	68b9      	ldr	r1, [r7, #8]
 8001624:	4618      	mov	r0, r3
 8001626:	f7ff fa71 	bl	8000b0c <canardBufferToIdx>
 800162a:	4602      	mov	r2, r0
 800162c:	683b      	ldr	r3, [r7, #0]
 800162e:	605a      	str	r2, [r3, #4]
    while (rxstate->buffer_blocks != CANARD_BUFFER_IDX_NONE)
 8001630:	683b      	ldr	r3, [r7, #0]
 8001632:	685b      	ldr	r3, [r3, #4]
 8001634:	2b00      	cmp	r3, #0
 8001636:	d1df      	bne.n	80015f8 <releaseStatePayload+0xc>
    }
    rxstate->payload_len = 0;
 8001638:	683a      	ldr	r2, [r7, #0]
 800163a:	8ad3      	ldrh	r3, [r2, #22]
 800163c:	f36f 0309 	bfc	r3, #0, #10
 8001640:	82d3      	strh	r3, [r2, #22]
    return CANARD_OK;
 8001642:	f04f 0200 	mov.w	r2, #0
 8001646:	f04f 0300 	mov.w	r3, #0
}
 800164a:	4610      	mov	r0, r2
 800164c:	4619      	mov	r1, r3
 800164e:	3710      	adds	r7, #16
 8001650:	46bd      	mov	sp, r7
 8001652:	bd80      	pop	{r7, pc}

08001654 <copyBitArray>:
/**
 * Bit array copy routine, originally developed by Ben Dyer for Libuavcan. Thanks Ben.
 */
void copyBitArray(const uint8_t* src, uint32_t src_offset, uint32_t src_len,
                        uint8_t* dst, uint32_t dst_offset)
{
 8001654:	b480      	push	{r7}
 8001656:	b089      	sub	sp, #36	@ 0x24
 8001658:	af00      	add	r7, sp, #0
 800165a:	60f8      	str	r0, [r7, #12]
 800165c:	60b9      	str	r1, [r7, #8]
 800165e:	607a      	str	r2, [r7, #4]
 8001660:	603b      	str	r3, [r7, #0]
    CANARD_ASSERT(src_len > 0U);

    // Normalizing inputs
    src += src_offset / 8U;
 8001662:	68bb      	ldr	r3, [r7, #8]
 8001664:	08db      	lsrs	r3, r3, #3
 8001666:	68fa      	ldr	r2, [r7, #12]
 8001668:	4413      	add	r3, r2
 800166a:	60fb      	str	r3, [r7, #12]
    dst += dst_offset / 8U;
 800166c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800166e:	08db      	lsrs	r3, r3, #3
 8001670:	683a      	ldr	r2, [r7, #0]
 8001672:	4413      	add	r3, r2
 8001674:	603b      	str	r3, [r7, #0]

    src_offset %= 8U;
 8001676:	68bb      	ldr	r3, [r7, #8]
 8001678:	f003 0307 	and.w	r3, r3, #7
 800167c:	60bb      	str	r3, [r7, #8]
    dst_offset %= 8U;
 800167e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001680:	f003 0307 	and.w	r3, r3, #7
 8001684:	62bb      	str	r3, [r7, #40]	@ 0x28

    const size_t last_bit = src_offset + src_len;
 8001686:	68ba      	ldr	r2, [r7, #8]
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	4413      	add	r3, r2
 800168c:	61fb      	str	r3, [r7, #28]
    while (last_bit - src_offset)
 800168e:	e04d      	b.n	800172c <copyBitArray+0xd8>
    {
        const uint8_t src_bit_offset = (uint8_t)(src_offset % 8U);
 8001690:	68bb      	ldr	r3, [r7, #8]
 8001692:	b2db      	uxtb	r3, r3
 8001694:	f003 0307 	and.w	r3, r3, #7
 8001698:	76fb      	strb	r3, [r7, #27]
        const uint8_t dst_bit_offset = (uint8_t)(dst_offset % 8U);
 800169a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800169c:	b2db      	uxtb	r3, r3
 800169e:	f003 0307 	and.w	r3, r3, #7
 80016a2:	76bb      	strb	r3, [r7, #26]

        const uint8_t max_offset = MAX(src_bit_offset, dst_bit_offset);
 80016a4:	7eba      	ldrb	r2, [r7, #26]
 80016a6:	7efb      	ldrb	r3, [r7, #27]
 80016a8:	4293      	cmp	r3, r2
 80016aa:	bf38      	it	cc
 80016ac:	4613      	movcc	r3, r2
 80016ae:	767b      	strb	r3, [r7, #25]
        const uint32_t copy_bits = (uint32_t)MIN(last_bit - src_offset, 8U - max_offset);
 80016b0:	7e7b      	ldrb	r3, [r7, #25]
 80016b2:	f1c3 0208 	rsb	r2, r3, #8
 80016b6:	69f9      	ldr	r1, [r7, #28]
 80016b8:	68bb      	ldr	r3, [r7, #8]
 80016ba:	1acb      	subs	r3, r1, r3
 80016bc:	4293      	cmp	r3, r2
 80016be:	bf28      	it	cs
 80016c0:	4613      	movcs	r3, r2
 80016c2:	617b      	str	r3, [r7, #20]
        const uint8_t src_data = (uint8_t)(((uint32_t)src[src_offset / 8U] << src_bit_offset) >> dst_bit_offset)&0xFF;

        dst[dst_offset / 8U] =
            (uint8_t)(((uint32_t)dst[dst_offset / 8U] & (uint32_t)~write_mask) | (uint32_t)(src_data & write_mask))&0xFF;
#else
        const uint8_t write_mask = (uint8_t)((uint8_t)(0xFF00U >> copy_bits) >> dst_bit_offset);
 80016c4:	f44f 427f 	mov.w	r2, #65280	@ 0xff00
 80016c8:	697b      	ldr	r3, [r7, #20]
 80016ca:	fa22 f303 	lsr.w	r3, r2, r3
 80016ce:	b2db      	uxtb	r3, r3
 80016d0:	461a      	mov	r2, r3
 80016d2:	7ebb      	ldrb	r3, [r7, #26]
 80016d4:	fa42 f303 	asr.w	r3, r2, r3
 80016d8:	74fb      	strb	r3, [r7, #19]
        const uint8_t src_data = (uint8_t)(((uint32_t)src[src_offset / 8U] << src_bit_offset) >> dst_bit_offset);
 80016da:	68bb      	ldr	r3, [r7, #8]
 80016dc:	08db      	lsrs	r3, r3, #3
 80016de:	68fa      	ldr	r2, [r7, #12]
 80016e0:	4413      	add	r3, r2
 80016e2:	781b      	ldrb	r3, [r3, #0]
 80016e4:	461a      	mov	r2, r3
 80016e6:	7efb      	ldrb	r3, [r7, #27]
 80016e8:	409a      	lsls	r2, r3
 80016ea:	7ebb      	ldrb	r3, [r7, #26]
 80016ec:	fa22 f303 	lsr.w	r3, r2, r3
 80016f0:	74bb      	strb	r3, [r7, #18]

        dst[dst_offset / 8U] =
            (uint8_t)(((uint32_t)dst[dst_offset / 8U] & (uint32_t)~write_mask) | (uint32_t)(src_data & write_mask));
 80016f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80016f4:	08db      	lsrs	r3, r3, #3
 80016f6:	683a      	ldr	r2, [r7, #0]
 80016f8:	4413      	add	r3, r2
 80016fa:	781a      	ldrb	r2, [r3, #0]
 80016fc:	7cfb      	ldrb	r3, [r7, #19]
 80016fe:	43db      	mvns	r3, r3
 8001700:	b2db      	uxtb	r3, r3
 8001702:	4013      	ands	r3, r2
 8001704:	b2d9      	uxtb	r1, r3
 8001706:	7cba      	ldrb	r2, [r7, #18]
 8001708:	7cfb      	ldrb	r3, [r7, #19]
 800170a:	4013      	ands	r3, r2
 800170c:	b2da      	uxtb	r2, r3
        dst[dst_offset / 8U] =
 800170e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001710:	08db      	lsrs	r3, r3, #3
 8001712:	6838      	ldr	r0, [r7, #0]
 8001714:	4403      	add	r3, r0
            (uint8_t)(((uint32_t)dst[dst_offset / 8U] & (uint32_t)~write_mask) | (uint32_t)(src_data & write_mask));
 8001716:	430a      	orrs	r2, r1
 8001718:	b2d2      	uxtb	r2, r2
        dst[dst_offset / 8U] =
 800171a:	701a      	strb	r2, [r3, #0]
#endif

        src_offset += copy_bits;
 800171c:	68ba      	ldr	r2, [r7, #8]
 800171e:	697b      	ldr	r3, [r7, #20]
 8001720:	4413      	add	r3, r2
 8001722:	60bb      	str	r3, [r7, #8]
        dst_offset += copy_bits;
 8001724:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001726:	697b      	ldr	r3, [r7, #20]
 8001728:	4413      	add	r3, r2
 800172a:	62bb      	str	r3, [r7, #40]	@ 0x28
    while (last_bit - src_offset)
 800172c:	69fa      	ldr	r2, [r7, #28]
 800172e:	68bb      	ldr	r3, [r7, #8]
 8001730:	429a      	cmp	r2, r3
 8001732:	d1ad      	bne.n	8001690 <copyBitArray+0x3c>
    }
}
 8001734:	bf00      	nop
 8001736:	bf00      	nop
 8001738:	3724      	adds	r7, #36	@ 0x24
 800173a:	46bd      	mov	sp, r7
 800173c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001740:	4770      	bx	lr

08001742 <descatterTransferPayload>:

CANARD_INTERNAL int16_t descatterTransferPayload(const CanardRxTransfer* transfer,
                                                 uint32_t bit_offset,
                                                 uint8_t bit_length,
                                                 void* output)
{
 8001742:	b580      	push	{r7, lr}
 8001744:	b090      	sub	sp, #64	@ 0x40
 8001746:	af02      	add	r7, sp, #8
 8001748:	60f8      	str	r0, [r7, #12]
 800174a:	60b9      	str	r1, [r7, #8]
 800174c:	603b      	str	r3, [r7, #0]
 800174e:	4613      	mov	r3, r2
 8001750:	71fb      	strb	r3, [r7, #7]
    CANARD_ASSERT(transfer != 0);

    if (bit_offset >= transfer->payload_len * 8)
 8001752:	68fb      	ldr	r3, [r7, #12]
 8001754:	8a9b      	ldrh	r3, [r3, #20]
 8001756:	00db      	lsls	r3, r3, #3
 8001758:	461a      	mov	r2, r3
 800175a:	68bb      	ldr	r3, [r7, #8]
 800175c:	4293      	cmp	r3, r2
 800175e:	d301      	bcc.n	8001764 <descatterTransferPayload+0x22>
    {
        return 0;       // Out of range, reading zero bits
 8001760:	2300      	movs	r3, #0
 8001762:	e0df      	b.n	8001924 <descatterTransferPayload+0x1e2>
    }

    if (bit_offset + bit_length > transfer->payload_len * 8)
 8001764:	79fa      	ldrb	r2, [r7, #7]
 8001766:	68bb      	ldr	r3, [r7, #8]
 8001768:	4413      	add	r3, r2
 800176a:	68fa      	ldr	r2, [r7, #12]
 800176c:	8a92      	ldrh	r2, [r2, #20]
 800176e:	00d2      	lsls	r2, r2, #3
 8001770:	4293      	cmp	r3, r2
 8001772:	d908      	bls.n	8001786 <descatterTransferPayload+0x44>
    {
        bit_length = (uint8_t)(transfer->payload_len * 8U - bit_offset);
 8001774:	68fb      	ldr	r3, [r7, #12]
 8001776:	8a9b      	ldrh	r3, [r3, #20]
 8001778:	b2db      	uxtb	r3, r3
 800177a:	00db      	lsls	r3, r3, #3
 800177c:	b2da      	uxtb	r2, r3
 800177e:	68bb      	ldr	r3, [r7, #8]
 8001780:	b2db      	uxtb	r3, r3
 8001782:	1ad3      	subs	r3, r2, r3
 8001784:	71fb      	strb	r3, [r7, #7]
    }

    CANARD_ASSERT(bit_length > 0);

    if ((transfer->payload_middle != NULL) || (transfer->payload_tail != NULL)) // Multi frame
 8001786:	68fb      	ldr	r3, [r7, #12]
 8001788:	68db      	ldr	r3, [r3, #12]
 800178a:	2b00      	cmp	r3, #0
 800178c:	d104      	bne.n	8001798 <descatterTransferPayload+0x56>
 800178e:	68fb      	ldr	r3, [r7, #12]
 8001790:	691b      	ldr	r3, [r3, #16]
 8001792:	2b00      	cmp	r3, #0
 8001794:	f000 80b9 	beq.w	800190a <descatterTransferPayload+0x1c8>
        /*
         * This part is hideously complicated and probably should be redesigned.
         * The objective here is to copy the requested number of bits from scattered storage into the temporary
         * local storage. We go through great pains to ensure that all corner cases are handled correctly.
         */
        uint32_t input_bit_offset = bit_offset;
 8001798:	68bb      	ldr	r3, [r7, #8]
 800179a:	637b      	str	r3, [r7, #52]	@ 0x34
        uint8_t output_bit_offset = 0;
 800179c:	2300      	movs	r3, #0
 800179e:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
        uint8_t remaining_bit_length = bit_length;
 80017a2:	79fb      	ldrb	r3, [r7, #7]
 80017a4:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32

        // Reading head
        if (input_bit_offset < CANARD_MULTIFRAME_RX_PAYLOAD_HEAD_SIZE * 8)
 80017a8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80017aa:	2b27      	cmp	r3, #39	@ 0x27
 80017ac:	d82d      	bhi.n	800180a <descatterTransferPayload+0xc8>
        {
            const uint8_t amount = (uint8_t)MIN(remaining_bit_length,
 80017ae:	f897 2032 	ldrb.w	r2, [r7, #50]	@ 0x32
 80017b2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80017b4:	f1c3 0328 	rsb	r3, r3, #40	@ 0x28
 80017b8:	429a      	cmp	r2, r3
 80017ba:	d305      	bcc.n	80017c8 <descatterTransferPayload+0x86>
 80017bc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80017be:	b2db      	uxtb	r3, r3
 80017c0:	f1c3 0328 	rsb	r3, r3, #40	@ 0x28
 80017c4:	b2db      	uxtb	r3, r3
 80017c6:	e001      	b.n	80017cc <descatterTransferPayload+0x8a>
 80017c8:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 80017cc:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
                                                CANARD_MULTIFRAME_RX_PAYLOAD_HEAD_SIZE * 8U - input_bit_offset);

            copyBitArray(&transfer->payload_head[0], input_bit_offset, amount, (uint8_t*) output, 0);
 80017d0:	68fb      	ldr	r3, [r7, #12]
 80017d2:	6898      	ldr	r0, [r3, #8]
 80017d4:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 80017d8:	2300      	movs	r3, #0
 80017da:	9300      	str	r3, [sp, #0]
 80017dc:	683b      	ldr	r3, [r7, #0]
 80017de:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 80017e0:	f7ff ff38 	bl	8001654 <copyBitArray>

            input_bit_offset += amount;
 80017e4:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80017e8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80017ea:	4413      	add	r3, r2
 80017ec:	637b      	str	r3, [r7, #52]	@ 0x34
            output_bit_offset = (uint8_t)(output_bit_offset + amount);
 80017ee:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 80017f2:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80017f6:	4413      	add	r3, r2
 80017f8:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
            remaining_bit_length = (uint8_t)(remaining_bit_length - amount);
 80017fc:	f897 2032 	ldrb.w	r2, [r7, #50]	@ 0x32
 8001800:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001804:	1ad3      	subs	r3, r2, r3
 8001806:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
        }

        // Reading middle
        uint32_t remaining_bits = (uint32_t)(transfer->payload_len * 8U - CANARD_MULTIFRAME_RX_PAYLOAD_HEAD_SIZE * 8U);
 800180a:	68fb      	ldr	r3, [r7, #12]
 800180c:	8a9b      	ldrh	r3, [r3, #20]
 800180e:	f103 5300 	add.w	r3, r3, #536870912	@ 0x20000000
 8001812:	3b05      	subs	r3, #5
 8001814:	00db      	lsls	r3, r3, #3
 8001816:	62fb      	str	r3, [r7, #44]	@ 0x2c
        uint32_t block_bit_offset = CANARD_MULTIFRAME_RX_PAYLOAD_HEAD_SIZE * 8U;
 8001818:	2328      	movs	r3, #40	@ 0x28
 800181a:	62bb      	str	r3, [r7, #40]	@ 0x28
        const CanardBufferBlock* block = transfer->payload_middle;
 800181c:	68fb      	ldr	r3, [r7, #12]
 800181e:	68db      	ldr	r3, [r3, #12]
 8001820:	627b      	str	r3, [r7, #36]	@ 0x24

        while ((block != NULL) && (remaining_bit_length > 0))
 8001822:	e044      	b.n	80018ae <descatterTransferPayload+0x16c>
        {
            CANARD_ASSERT(remaining_bits > 0);
            const uint32_t block_end_bit_offset = block_bit_offset + MIN(CANARD_BUFFER_BLOCK_DATA_SIZE * 8,
 8001824:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001826:	2be0      	cmp	r3, #224	@ 0xe0
 8001828:	bf28      	it	cs
 800182a:	23e0      	movcs	r3, #224	@ 0xe0
 800182c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800182e:	4413      	add	r3, r2
 8001830:	61fb      	str	r3, [r7, #28]
                                                                         remaining_bits);

            // Perform copy if we've reached the requested offset, otherwise jump over this block and try next
            if (block_end_bit_offset > input_bit_offset)
 8001832:	69fa      	ldr	r2, [r7, #28]
 8001834:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001836:	429a      	cmp	r2, r3
 8001838:	d92e      	bls.n	8001898 <descatterTransferPayload+0x156>
            {
                const uint8_t amount = (uint8_t) MIN(remaining_bit_length, block_end_bit_offset - input_bit_offset);
 800183a:	f897 2032 	ldrb.w	r2, [r7, #50]	@ 0x32
 800183e:	69f9      	ldr	r1, [r7, #28]
 8001840:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001842:	1acb      	subs	r3, r1, r3
 8001844:	429a      	cmp	r2, r3
 8001846:	d306      	bcc.n	8001856 <descatterTransferPayload+0x114>
 8001848:	69fb      	ldr	r3, [r7, #28]
 800184a:	b2da      	uxtb	r2, r3
 800184c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800184e:	b2db      	uxtb	r3, r3
 8001850:	1ad3      	subs	r3, r2, r3
 8001852:	b2db      	uxtb	r3, r3
 8001854:	e001      	b.n	800185a <descatterTransferPayload+0x118>
 8001856:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800185a:	76fb      	strb	r3, [r7, #27]

                CANARD_ASSERT(input_bit_offset >= block_bit_offset);
                const uint32_t bit_offset_within_block = input_bit_offset - block_bit_offset;
 800185c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800185e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001860:	1ad3      	subs	r3, r2, r3
 8001862:	617b      	str	r3, [r7, #20]

                copyBitArray(&block->data[0], bit_offset_within_block, amount, (uint8_t*) output, output_bit_offset);
 8001864:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001866:	1d18      	adds	r0, r3, #4
 8001868:	7efa      	ldrb	r2, [r7, #27]
 800186a:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800186e:	9300      	str	r3, [sp, #0]
 8001870:	683b      	ldr	r3, [r7, #0]
 8001872:	6979      	ldr	r1, [r7, #20]
 8001874:	f7ff feee 	bl	8001654 <copyBitArray>

                input_bit_offset += amount;
 8001878:	7efb      	ldrb	r3, [r7, #27]
 800187a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800187c:	4413      	add	r3, r2
 800187e:	637b      	str	r3, [r7, #52]	@ 0x34
                output_bit_offset = (uint8_t)(output_bit_offset + amount);
 8001880:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 8001884:	7efb      	ldrb	r3, [r7, #27]
 8001886:	4413      	add	r3, r2
 8001888:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
                remaining_bit_length = (uint8_t)(remaining_bit_length - amount);
 800188c:	f897 2032 	ldrb.w	r2, [r7, #50]	@ 0x32
 8001890:	7efb      	ldrb	r3, [r7, #27]
 8001892:	1ad3      	subs	r3, r2, r3
 8001894:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
            }

            CANARD_ASSERT(block_end_bit_offset > block_bit_offset);
            remaining_bits -= block_end_bit_offset - block_bit_offset;
 8001898:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800189a:	69fb      	ldr	r3, [r7, #28]
 800189c:	1ad3      	subs	r3, r2, r3
 800189e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80018a0:	4413      	add	r3, r2
 80018a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
            block_bit_offset = block_end_bit_offset;
 80018a4:	69fb      	ldr	r3, [r7, #28]
 80018a6:	62bb      	str	r3, [r7, #40]	@ 0x28
            block = block->next;
 80018a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	627b      	str	r3, [r7, #36]	@ 0x24
        while ((block != NULL) && (remaining_bit_length > 0))
 80018ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018b0:	2b00      	cmp	r3, #0
 80018b2:	d003      	beq.n	80018bc <descatterTransferPayload+0x17a>
 80018b4:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 80018b8:	2b00      	cmp	r3, #0
 80018ba:	d1b3      	bne.n	8001824 <descatterTransferPayload+0xe2>
        }

        CANARD_ASSERT(remaining_bit_length <= remaining_bits);

        // Reading tail
        if ((transfer->payload_tail != NULL) && (remaining_bit_length > 0))
 80018bc:	68fb      	ldr	r3, [r7, #12]
 80018be:	691b      	ldr	r3, [r3, #16]
 80018c0:	2b00      	cmp	r3, #0
 80018c2:	d02c      	beq.n	800191e <descatterTransferPayload+0x1dc>
 80018c4:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 80018c8:	2b00      	cmp	r3, #0
 80018ca:	d028      	beq.n	800191e <descatterTransferPayload+0x1dc>
        {
            CANARD_ASSERT(input_bit_offset >= block_bit_offset);
            const uint32_t offset = input_bit_offset - block_bit_offset;
 80018cc:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80018ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80018d0:	1ad3      	subs	r3, r2, r3
 80018d2:	613b      	str	r3, [r7, #16]

            copyBitArray(&transfer->payload_tail[0], offset, remaining_bit_length, (uint8_t*) output,
 80018d4:	68fb      	ldr	r3, [r7, #12]
 80018d6:	6918      	ldr	r0, [r3, #16]
 80018d8:	f897 2032 	ldrb.w	r2, [r7, #50]	@ 0x32
 80018dc:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80018e0:	9300      	str	r3, [sp, #0]
 80018e2:	683b      	ldr	r3, [r7, #0]
 80018e4:	6939      	ldr	r1, [r7, #16]
 80018e6:	f7ff feb5 	bl	8001654 <copyBitArray>
                         output_bit_offset);

            input_bit_offset += remaining_bit_length;
 80018ea:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 80018ee:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80018f0:	4413      	add	r3, r2
 80018f2:	637b      	str	r3, [r7, #52]	@ 0x34
            output_bit_offset = (uint8_t)(output_bit_offset + remaining_bit_length);
 80018f4:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 80018f8:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 80018fc:	4413      	add	r3, r2
 80018fe:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
            remaining_bit_length = 0;
 8001902:	2300      	movs	r3, #0
 8001904:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
    {
 8001908:	e009      	b.n	800191e <descatterTransferPayload+0x1dc>
        CANARD_ASSERT(output_bit_offset <= 64);
        CANARD_ASSERT(remaining_bit_length == 0);
    }
    else                                                                    // Single frame
    {
        copyBitArray(&transfer->payload_head[0], bit_offset, bit_length, (uint8_t*) output, 0);
 800190a:	68fb      	ldr	r3, [r7, #12]
 800190c:	6898      	ldr	r0, [r3, #8]
 800190e:	79fa      	ldrb	r2, [r7, #7]
 8001910:	2300      	movs	r3, #0
 8001912:	9300      	str	r3, [sp, #0]
 8001914:	683b      	ldr	r3, [r7, #0]
 8001916:	68b9      	ldr	r1, [r7, #8]
 8001918:	f7ff fe9c 	bl	8001654 <copyBitArray>
 800191c:	e000      	b.n	8001920 <descatterTransferPayload+0x1de>
    {
 800191e:	bf00      	nop
    }

    return bit_length;
 8001920:	79fb      	ldrb	r3, [r7, #7]
 8001922:	b21b      	sxth	r3, r3
}
 8001924:	4618      	mov	r0, r3
 8001926:	3738      	adds	r7, #56	@ 0x38
 8001928:	46bd      	mov	sp, r7
 800192a:	bd80      	pop	{r7, pc}

0800192c <isBigEndian>:

CANARD_INTERNAL bool isBigEndian(void)
{
 800192c:	b480      	push	{r7}
 800192e:	b083      	sub	sp, #12
 8001930:	af00      	add	r7, sp, #0
#else
        uint16_t a;
        uint8_t b[2];
#endif
    } u;
    u.a = 1;
 8001932:	2301      	movs	r3, #1
 8001934:	80bb      	strh	r3, [r7, #4]
    return u.b[1] == 1;                             // Some don't...
 8001936:	797b      	ldrb	r3, [r7, #5]
 8001938:	2b01      	cmp	r3, #1
 800193a:	bf0c      	ite	eq
 800193c:	2301      	moveq	r3, #1
 800193e:	2300      	movne	r3, #0
 8001940:	b2db      	uxtb	r3, r3
#endif
}
 8001942:	4618      	mov	r0, r3
 8001944:	370c      	adds	r7, #12
 8001946:	46bd      	mov	sp, r7
 8001948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800194c:	4770      	bx	lr

0800194e <swapByteOrder>:

CANARD_INTERNAL void swapByteOrder(void* data, unsigned size)
{
 800194e:	b480      	push	{r7}
 8001950:	b087      	sub	sp, #28
 8001952:	af00      	add	r7, sp, #0
 8001954:	6078      	str	r0, [r7, #4]
 8001956:	6039      	str	r1, [r7, #0]
    CANARD_ASSERT(data != NULL);

    uint8_t* const bytes = (uint8_t*) data;
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	60fb      	str	r3, [r7, #12]

    size_t fwd = 0;
 800195c:	2300      	movs	r3, #0
 800195e:	617b      	str	r3, [r7, #20]
    size_t rev = size - 1;
 8001960:	683b      	ldr	r3, [r7, #0]
 8001962:	3b01      	subs	r3, #1
 8001964:	613b      	str	r3, [r7, #16]

    while (fwd < rev)
 8001966:	e017      	b.n	8001998 <swapByteOrder+0x4a>
    {
        const uint8_t x = bytes[fwd];
 8001968:	68fa      	ldr	r2, [r7, #12]
 800196a:	697b      	ldr	r3, [r7, #20]
 800196c:	4413      	add	r3, r2
 800196e:	781b      	ldrb	r3, [r3, #0]
 8001970:	72fb      	strb	r3, [r7, #11]
        bytes[fwd] = bytes[rev];
 8001972:	68fa      	ldr	r2, [r7, #12]
 8001974:	693b      	ldr	r3, [r7, #16]
 8001976:	441a      	add	r2, r3
 8001978:	68f9      	ldr	r1, [r7, #12]
 800197a:	697b      	ldr	r3, [r7, #20]
 800197c:	440b      	add	r3, r1
 800197e:	7812      	ldrb	r2, [r2, #0]
 8001980:	701a      	strb	r2, [r3, #0]
        bytes[rev] = x;
 8001982:	68fa      	ldr	r2, [r7, #12]
 8001984:	693b      	ldr	r3, [r7, #16]
 8001986:	4413      	add	r3, r2
 8001988:	7afa      	ldrb	r2, [r7, #11]
 800198a:	701a      	strb	r2, [r3, #0]
        fwd++;
 800198c:	697b      	ldr	r3, [r7, #20]
 800198e:	3301      	adds	r3, #1
 8001990:	617b      	str	r3, [r7, #20]
        rev--;
 8001992:	693b      	ldr	r3, [r7, #16]
 8001994:	3b01      	subs	r3, #1
 8001996:	613b      	str	r3, [r7, #16]
    while (fwd < rev)
 8001998:	697a      	ldr	r2, [r7, #20]
 800199a:	693b      	ldr	r3, [r7, #16]
 800199c:	429a      	cmp	r2, r3
 800199e:	d3e3      	bcc.n	8001968 <swapByteOrder+0x1a>
    }
}
 80019a0:	bf00      	nop
 80019a2:	bf00      	nop
 80019a4:	371c      	adds	r7, #28
 80019a6:	46bd      	mov	sp, r7
 80019a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ac:	4770      	bx	lr

080019ae <crcAddByte>:

/*
 * CRC functions
 */
CANARD_INTERNAL uint16_t crcAddByte(uint16_t crc_val, uint8_t byte)
{
 80019ae:	b480      	push	{r7}
 80019b0:	b085      	sub	sp, #20
 80019b2:	af00      	add	r7, sp, #0
 80019b4:	4603      	mov	r3, r0
 80019b6:	460a      	mov	r2, r1
 80019b8:	80fb      	strh	r3, [r7, #6]
 80019ba:	4613      	mov	r3, r2
 80019bc:	717b      	strb	r3, [r7, #5]
    crc_val ^= (uint16_t) ((uint16_t) (byte) << 8U);
 80019be:	797b      	ldrb	r3, [r7, #5]
 80019c0:	b29b      	uxth	r3, r3
 80019c2:	021b      	lsls	r3, r3, #8
 80019c4:	b29a      	uxth	r2, r3
 80019c6:	88fb      	ldrh	r3, [r7, #6]
 80019c8:	4053      	eors	r3, r2
 80019ca:	80fb      	strh	r3, [r7, #6]
    for (uint8_t j = 0; j < 8; j++)
 80019cc:	2300      	movs	r3, #0
 80019ce:	73fb      	strb	r3, [r7, #15]
 80019d0:	e012      	b.n	80019f8 <crcAddByte+0x4a>
    {
        if (crc_val & 0x8000U)
 80019d2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80019d6:	2b00      	cmp	r3, #0
 80019d8:	da08      	bge.n	80019ec <crcAddByte+0x3e>
        {
            crc_val = (uint16_t) ((uint16_t) (crc_val << 1U) ^ 0x1021U);
 80019da:	88fb      	ldrh	r3, [r7, #6]
 80019dc:	005b      	lsls	r3, r3, #1
 80019de:	b29b      	uxth	r3, r3
 80019e0:	f483 5381 	eor.w	r3, r3, #4128	@ 0x1020
 80019e4:	f083 0301 	eor.w	r3, r3, #1
 80019e8:	80fb      	strh	r3, [r7, #6]
 80019ea:	e002      	b.n	80019f2 <crcAddByte+0x44>
        }
        else
        {
            crc_val = (uint16_t) (crc_val << 1U);
 80019ec:	88fb      	ldrh	r3, [r7, #6]
 80019ee:	005b      	lsls	r3, r3, #1
 80019f0:	80fb      	strh	r3, [r7, #6]
    for (uint8_t j = 0; j < 8; j++)
 80019f2:	7bfb      	ldrb	r3, [r7, #15]
 80019f4:	3301      	adds	r3, #1
 80019f6:	73fb      	strb	r3, [r7, #15]
 80019f8:	7bfb      	ldrb	r3, [r7, #15]
 80019fa:	2b07      	cmp	r3, #7
 80019fc:	d9e9      	bls.n	80019d2 <crcAddByte+0x24>
        }
    }
    return crc_val;
 80019fe:	88fb      	ldrh	r3, [r7, #6]
}
 8001a00:	4618      	mov	r0, r3
 8001a02:	3714      	adds	r7, #20
 8001a04:	46bd      	mov	sp, r7
 8001a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a0a:	4770      	bx	lr

08001a0c <crcAddSignature>:

CANARD_INTERNAL uint16_t crcAddSignature(uint16_t crc_val, uint64_t data_type_signature)
{
 8001a0c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001a0e:	b087      	sub	sp, #28
 8001a10:	af00      	add	r7, sp, #0
 8001a12:	4601      	mov	r1, r0
 8001a14:	e9c7 2300 	strd	r2, r3, [r7]
 8001a18:	460b      	mov	r3, r1
 8001a1a:	81fb      	strh	r3, [r7, #14]
    for (uint16_t shift_val = 0; shift_val < 64; shift_val = (uint16_t)(shift_val + 8U))
 8001a1c:	2300      	movs	r3, #0
 8001a1e:	82fb      	strh	r3, [r7, #22]
 8001a20:	e01b      	b.n	8001a5a <crcAddSignature+0x4e>
    {
        crc_val = crcAddByte(crc_val, (uint8_t) (data_type_signature >> shift_val));
 8001a22:	8af9      	ldrh	r1, [r7, #22]
 8001a24:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001a28:	f1c1 0620 	rsb	r6, r1, #32
 8001a2c:	f1a1 0020 	sub.w	r0, r1, #32
 8001a30:	fa22 f401 	lsr.w	r4, r2, r1
 8001a34:	fa03 f606 	lsl.w	r6, r3, r6
 8001a38:	4334      	orrs	r4, r6
 8001a3a:	fa23 f000 	lsr.w	r0, r3, r0
 8001a3e:	4304      	orrs	r4, r0
 8001a40:	fa23 f501 	lsr.w	r5, r3, r1
 8001a44:	b2e2      	uxtb	r2, r4
 8001a46:	89fb      	ldrh	r3, [r7, #14]
 8001a48:	4611      	mov	r1, r2
 8001a4a:	4618      	mov	r0, r3
 8001a4c:	f7ff ffaf 	bl	80019ae <crcAddByte>
 8001a50:	4603      	mov	r3, r0
 8001a52:	81fb      	strh	r3, [r7, #14]
    for (uint16_t shift_val = 0; shift_val < 64; shift_val = (uint16_t)(shift_val + 8U))
 8001a54:	8afb      	ldrh	r3, [r7, #22]
 8001a56:	3308      	adds	r3, #8
 8001a58:	82fb      	strh	r3, [r7, #22]
 8001a5a:	8afb      	ldrh	r3, [r7, #22]
 8001a5c:	2b3f      	cmp	r3, #63	@ 0x3f
 8001a5e:	d9e0      	bls.n	8001a22 <crcAddSignature+0x16>
    }
    return crc_val;
 8001a60:	89fb      	ldrh	r3, [r7, #14]
}
 8001a62:	4618      	mov	r0, r3
 8001a64:	371c      	adds	r7, #28
 8001a66:	46bd      	mov	sp, r7
 8001a68:	bdf0      	pop	{r4, r5, r6, r7, pc}

08001a6a <crcAdd>:

CANARD_INTERNAL uint16_t crcAdd(uint16_t crc_val, const uint8_t* bytes, size_t len)
{
 8001a6a:	b580      	push	{r7, lr}
 8001a6c:	b084      	sub	sp, #16
 8001a6e:	af00      	add	r7, sp, #0
 8001a70:	4603      	mov	r3, r0
 8001a72:	60b9      	str	r1, [r7, #8]
 8001a74:	607a      	str	r2, [r7, #4]
 8001a76:	81fb      	strh	r3, [r7, #14]
    while (len--)
 8001a78:	e00a      	b.n	8001a90 <crcAdd+0x26>
    {
        crc_val = crcAddByte(crc_val, *bytes++);
 8001a7a:	68bb      	ldr	r3, [r7, #8]
 8001a7c:	1c5a      	adds	r2, r3, #1
 8001a7e:	60ba      	str	r2, [r7, #8]
 8001a80:	781a      	ldrb	r2, [r3, #0]
 8001a82:	89fb      	ldrh	r3, [r7, #14]
 8001a84:	4611      	mov	r1, r2
 8001a86:	4618      	mov	r0, r3
 8001a88:	f7ff ff91 	bl	80019ae <crcAddByte>
 8001a8c:	4603      	mov	r3, r0
 8001a8e:	81fb      	strh	r3, [r7, #14]
    while (len--)
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	1e5a      	subs	r2, r3, #1
 8001a94:	607a      	str	r2, [r7, #4]
 8001a96:	2b00      	cmp	r3, #0
 8001a98:	d1ef      	bne.n	8001a7a <crcAdd+0x10>
    }
    return crc_val;
 8001a9a:	89fb      	ldrh	r3, [r7, #14]
}
 8001a9c:	4618      	mov	r0, r3
 8001a9e:	3710      	adds	r7, #16
 8001aa0:	46bd      	mov	sp, r7
 8001aa2:	bd80      	pop	{r7, pc}

08001aa4 <initPoolAllocator>:
 *  Pool Allocator functions
 */
CANARD_INTERNAL void initPoolAllocator(CanardPoolAllocator* allocator,
                                       void* buf,
                                       uint16_t buf_len)
{
 8001aa4:	b480      	push	{r7}
 8001aa6:	b089      	sub	sp, #36	@ 0x24
 8001aa8:	af00      	add	r7, sp, #0
 8001aaa:	60f8      	str	r0, [r7, #12]
 8001aac:	60b9      	str	r1, [r7, #8]
 8001aae:	4613      	mov	r3, r2
 8001ab0:	80fb      	strh	r3, [r7, #6]
    size_t current_index = 0;
 8001ab2:	2300      	movs	r3, #0
 8001ab4:	61fb      	str	r3, [r7, #28]
    CanardPoolAllocatorBlock *abuf = buf;
 8001ab6:	68bb      	ldr	r3, [r7, #8]
 8001ab8:	617b      	str	r3, [r7, #20]
    allocator->arena = buf;
 8001aba:	68fb      	ldr	r3, [r7, #12]
 8001abc:	68ba      	ldr	r2, [r7, #8]
 8001abe:	611a      	str	r2, [r3, #16]
    CanardPoolAllocatorBlock** current_block = &(allocator->free_list);
 8001ac0:	68fb      	ldr	r3, [r7, #12]
 8001ac2:	3304      	adds	r3, #4
 8001ac4:	61bb      	str	r3, [r7, #24]
    while (current_index < buf_len)
 8001ac6:	e00b      	b.n	8001ae0 <initPoolAllocator+0x3c>
    {
        *current_block = &abuf[current_index];
 8001ac8:	69fb      	ldr	r3, [r7, #28]
 8001aca:	015b      	lsls	r3, r3, #5
 8001acc:	697a      	ldr	r2, [r7, #20]
 8001ace:	441a      	add	r2, r3
 8001ad0:	69bb      	ldr	r3, [r7, #24]
 8001ad2:	601a      	str	r2, [r3, #0]
        current_block = &((*current_block)->next);
 8001ad4:	69bb      	ldr	r3, [r7, #24]
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	61bb      	str	r3, [r7, #24]
        current_index++;
 8001ada:	69fb      	ldr	r3, [r7, #28]
 8001adc:	3301      	adds	r3, #1
 8001ade:	61fb      	str	r3, [r7, #28]
    while (current_index < buf_len)
 8001ae0:	88fb      	ldrh	r3, [r7, #6]
 8001ae2:	69fa      	ldr	r2, [r7, #28]
 8001ae4:	429a      	cmp	r2, r3
 8001ae6:	d3ef      	bcc.n	8001ac8 <initPoolAllocator+0x24>
    }
    *current_block = NULL;
 8001ae8:	69bb      	ldr	r3, [r7, #24]
 8001aea:	2200      	movs	r2, #0
 8001aec:	601a      	str	r2, [r3, #0]

    allocator->statistics.capacity_blocks = buf_len;
 8001aee:	68fb      	ldr	r3, [r7, #12]
 8001af0:	88fa      	ldrh	r2, [r7, #6]
 8001af2:	811a      	strh	r2, [r3, #8]
    allocator->statistics.current_usage_blocks = 0;
 8001af4:	68fb      	ldr	r3, [r7, #12]
 8001af6:	2200      	movs	r2, #0
 8001af8:	815a      	strh	r2, [r3, #10]
    allocator->statistics.peak_usage_blocks = 0;
 8001afa:	68fb      	ldr	r3, [r7, #12]
 8001afc:	2200      	movs	r2, #0
 8001afe:	819a      	strh	r2, [r3, #12]
    // user should initialize semaphore after the canardInit
    // or at first call of canard_allocate_sem_take
    allocator->semaphore = NULL;
 8001b00:	68fb      	ldr	r3, [r7, #12]
 8001b02:	2200      	movs	r2, #0
 8001b04:	601a      	str	r2, [r3, #0]
}
 8001b06:	bf00      	nop
 8001b08:	3724      	adds	r7, #36	@ 0x24
 8001b0a:	46bd      	mov	sp, r7
 8001b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b10:	4770      	bx	lr

08001b12 <allocateBlock>:

CANARD_INTERNAL void* allocateBlock(CanardPoolAllocator* allocator)
{
 8001b12:	b480      	push	{r7}
 8001b14:	b085      	sub	sp, #20
 8001b16:	af00      	add	r7, sp, #0
 8001b18:	6078      	str	r0, [r7, #4]
#if CANARD_ALLOCATE_SEM
    canard_allocate_sem_take(allocator);
#endif
    // Check if there are any blocks available in the free list.
    if (allocator->free_list == NULL)
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	685b      	ldr	r3, [r3, #4]
 8001b1e:	2b00      	cmp	r3, #0
 8001b20:	d101      	bne.n	8001b26 <allocateBlock+0x14>
    {
#if CANARD_ALLOCATE_SEM
        canard_allocate_sem_give(allocator);
#endif
        return NULL;
 8001b22:	2300      	movs	r3, #0
 8001b24:	e018      	b.n	8001b58 <allocateBlock+0x46>
    }

    // Take first available block and prepares next block for use.
    void* result = allocator->free_list;
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	685b      	ldr	r3, [r3, #4]
 8001b2a:	60fb      	str	r3, [r7, #12]
    allocator->free_list = allocator->free_list->next;
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	685b      	ldr	r3, [r3, #4]
 8001b30:	681a      	ldr	r2, [r3, #0]
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	605a      	str	r2, [r3, #4]

    // Update statistics
    allocator->statistics.current_usage_blocks++;
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	895b      	ldrh	r3, [r3, #10]
 8001b3a:	3301      	adds	r3, #1
 8001b3c:	b29a      	uxth	r2, r3
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	815a      	strh	r2, [r3, #10]
    if (allocator->statistics.peak_usage_blocks < allocator->statistics.current_usage_blocks)
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	899a      	ldrh	r2, [r3, #12]
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	895b      	ldrh	r3, [r3, #10]
 8001b4a:	429a      	cmp	r2, r3
 8001b4c:	d203      	bcs.n	8001b56 <allocateBlock+0x44>
    {
        allocator->statistics.peak_usage_blocks = allocator->statistics.current_usage_blocks;
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	895a      	ldrh	r2, [r3, #10]
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	819a      	strh	r2, [r3, #12]
    }
#if CANARD_ALLOCATE_SEM
    canard_allocate_sem_give(allocator);
#endif
    return result;
 8001b56:	68fb      	ldr	r3, [r7, #12]
}
 8001b58:	4618      	mov	r0, r3
 8001b5a:	3714      	adds	r7, #20
 8001b5c:	46bd      	mov	sp, r7
 8001b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b62:	4770      	bx	lr

08001b64 <freeBlock>:

CANARD_INTERNAL void freeBlock(CanardPoolAllocator* allocator, void* p)
{
 8001b64:	b480      	push	{r7}
 8001b66:	b085      	sub	sp, #20
 8001b68:	af00      	add	r7, sp, #0
 8001b6a:	6078      	str	r0, [r7, #4]
 8001b6c:	6039      	str	r1, [r7, #0]
#if CANARD_ALLOCATE_SEM
    canard_allocate_sem_take(allocator);
#endif
    CanardPoolAllocatorBlock* block = (CanardPoolAllocatorBlock*) p;
 8001b6e:	683b      	ldr	r3, [r7, #0]
 8001b70:	60fb      	str	r3, [r7, #12]

    block->next = allocator->free_list;
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	685a      	ldr	r2, [r3, #4]
 8001b76:	68fb      	ldr	r3, [r7, #12]
 8001b78:	601a      	str	r2, [r3, #0]
    allocator->free_list = block;
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	68fa      	ldr	r2, [r7, #12]
 8001b7e:	605a      	str	r2, [r3, #4]

    CANARD_ASSERT(allocator->statistics.current_usage_blocks > 0);
    allocator->statistics.current_usage_blocks--;
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	895b      	ldrh	r3, [r3, #10]
 8001b84:	3b01      	subs	r3, #1
 8001b86:	b29a      	uxth	r2, r3
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	815a      	strh	r2, [r3, #10]
#if CANARD_ALLOCATE_SEM
    canard_allocate_sem_give(allocator);
#endif
}
 8001b8c:	bf00      	nop
 8001b8e:	3714      	adds	r7, #20
 8001b90:	46bd      	mov	sp, r7
 8001b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b96:	4770      	bx	lr

08001b98 <getUniqueID>:
}

/*
  get a 16 byte unique ID for this node, this should be based on the CPU unique ID or other unique ID
 */
void getUniqueID(uint8_t id[16]){
 8001b98:	b580      	push	{r7, lr}
 8001b9a:	b086      	sub	sp, #24
 8001b9c:	af00      	add	r7, sp, #0
 8001b9e:	6078      	str	r0, [r7, #4]
	uint32_t HALUniqueIDs[3];
// Make Unique ID out of the 96-bit STM32 UID and fill the rest with 0s
	memset(id, 0, 16);
 8001ba0:	2210      	movs	r2, #16
 8001ba2:	2100      	movs	r1, #0
 8001ba4:	6878      	ldr	r0, [r7, #4]
 8001ba6:	f003 fe4f 	bl	8005848 <memset>
	HALUniqueIDs[0] = HAL_GetUIDw0();
 8001baa:	f001 fb5b 	bl	8003264 <HAL_GetUIDw0>
 8001bae:	4603      	mov	r3, r0
 8001bb0:	60fb      	str	r3, [r7, #12]
	HALUniqueIDs[1] = HAL_GetUIDw1();
 8001bb2:	f001 fb63 	bl	800327c <HAL_GetUIDw1>
 8001bb6:	4603      	mov	r3, r0
 8001bb8:	613b      	str	r3, [r7, #16]
	HALUniqueIDs[2] = HAL_GetUIDw2();
 8001bba:	f001 fb6b 	bl	8003294 <HAL_GetUIDw2>
 8001bbe:	4603      	mov	r3, r0
 8001bc0:	617b      	str	r3, [r7, #20]
	memcpy(id, HALUniqueIDs, 12);
 8001bc2:	f107 030c 	add.w	r3, r7, #12
 8001bc6:	220c      	movs	r2, #12
 8001bc8:	4619      	mov	r1, r3
 8001bca:	6878      	ldr	r0, [r7, #4]
 8001bcc:	f003 fed7 	bl	800597e <memcpy>
}
 8001bd0:	bf00      	nop
 8001bd2:	3718      	adds	r7, #24
 8001bd4:	46bd      	mov	sp, r7
 8001bd6:	bd80      	pop	{r7, pc}

08001bd8 <handle_NodeStatus>:
// NOTE: All canard handlers and senders are based on this reference: https://dronecan.github.io/Specification/7._List_of_standard_data_types/
// Alternatively, you can look at the corresponding generated header file in the dsdlc_generated folder

// Canard Handlers ( Many have code copied from libcanard esc_node example: https://github.com/dronecan/libcanard/blob/master/examples/ESCNode/esc_node.c )

void handle_NodeStatus(CanardInstance *ins, CanardRxTransfer *transfer) {
 8001bd8:	b580      	push	{r7, lr}
 8001bda:	b086      	sub	sp, #24
 8001bdc:	af00      	add	r7, sp, #0
 8001bde:	6078      	str	r0, [r7, #4]
 8001be0:	6039      	str	r1, [r7, #0]
	struct uavcan_protocol_NodeStatus nodeStatus;

	if (uavcan_protocol_NodeStatus_decode(transfer, &nodeStatus)) {
 8001be2:	f107 030c 	add.w	r3, r7, #12
 8001be6:	4619      	mov	r1, r3
 8001be8:	6838      	ldr	r0, [r7, #0]
 8001bea:	f001 faa3 	bl	8003134 <uavcan_protocol_NodeStatus_decode>
 8001bee:	4603      	mov	r3, r0
 8001bf0:	2b00      	cmp	r3, #0
 8001bf2:	d15d      	bne.n	8001cb0 <handle_NodeStatus+0xd8>
		return;
	}

	printf("Node health: %ud Node Mode: %ud\n", nodeStatus.health, nodeStatus.mode);
 8001bf4:	7c3b      	ldrb	r3, [r7, #16]
 8001bf6:	4619      	mov	r1, r3
 8001bf8:	7c7b      	ldrb	r3, [r7, #17]
 8001bfa:	461a      	mov	r2, r3
 8001bfc:	482e      	ldr	r0, [pc, #184]	@ (8001cb8 <handle_NodeStatus+0xe0>)
 8001bfe:	f003 fcd3 	bl	80055a8 <iprintf>

	printf("Node Health ");
 8001c02:	482e      	ldr	r0, [pc, #184]	@ (8001cbc <handle_NodeStatus+0xe4>)
 8001c04:	f003 fcd0 	bl	80055a8 <iprintf>

	switch (nodeStatus.health) {
 8001c08:	7c3b      	ldrb	r3, [r7, #16]
 8001c0a:	2b03      	cmp	r3, #3
 8001c0c:	d81a      	bhi.n	8001c44 <handle_NodeStatus+0x6c>
 8001c0e:	a201      	add	r2, pc, #4	@ (adr r2, 8001c14 <handle_NodeStatus+0x3c>)
 8001c10:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001c14:	08001c25 	.word	0x08001c25
 8001c18:	08001c2d 	.word	0x08001c2d
 8001c1c:	08001c35 	.word	0x08001c35
 8001c20:	08001c3d 	.word	0x08001c3d
	case UAVCAN_PROTOCOL_NODESTATUS_HEALTH_OK:
		printf("OK\n");
 8001c24:	4826      	ldr	r0, [pc, #152]	@ (8001cc0 <handle_NodeStatus+0xe8>)
 8001c26:	f003 fd2f 	bl	8005688 <puts>
		break;
 8001c2a:	e00f      	b.n	8001c4c <handle_NodeStatus+0x74>
	case UAVCAN_PROTOCOL_NODESTATUS_HEALTH_WARNING:
		printf("WARNING\n");
 8001c2c:	4825      	ldr	r0, [pc, #148]	@ (8001cc4 <handle_NodeStatus+0xec>)
 8001c2e:	f003 fd2b 	bl	8005688 <puts>
		break;
 8001c32:	e00b      	b.n	8001c4c <handle_NodeStatus+0x74>
	case UAVCAN_PROTOCOL_NODESTATUS_HEALTH_ERROR:
		printf("ERROR\n");
 8001c34:	4824      	ldr	r0, [pc, #144]	@ (8001cc8 <handle_NodeStatus+0xf0>)
 8001c36:	f003 fd27 	bl	8005688 <puts>
		break;
 8001c3a:	e007      	b.n	8001c4c <handle_NodeStatus+0x74>
	case UAVCAN_PROTOCOL_NODESTATUS_HEALTH_CRITICAL:
		printf("CRITICAL\n");
 8001c3c:	4823      	ldr	r0, [pc, #140]	@ (8001ccc <handle_NodeStatus+0xf4>)
 8001c3e:	f003 fd23 	bl	8005688 <puts>
		break;
 8001c42:	e003      	b.n	8001c4c <handle_NodeStatus+0x74>
	default:
		printf("UNKNOWN?\n");
 8001c44:	4822      	ldr	r0, [pc, #136]	@ (8001cd0 <handle_NodeStatus+0xf8>)
 8001c46:	f003 fd1f 	bl	8005688 <puts>
		break;
 8001c4a:	bf00      	nop
	}

	printf("Node Mode ");
 8001c4c:	4821      	ldr	r0, [pc, #132]	@ (8001cd4 <handle_NodeStatus+0xfc>)
 8001c4e:	f003 fcab 	bl	80055a8 <iprintf>

	switch(nodeStatus.mode) {
 8001c52:	7c7b      	ldrb	r3, [r7, #17]
 8001c54:	2b07      	cmp	r3, #7
 8001c56:	d827      	bhi.n	8001ca8 <handle_NodeStatus+0xd0>
 8001c58:	a201      	add	r2, pc, #4	@ (adr r2, 8001c60 <handle_NodeStatus+0x88>)
 8001c5a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001c5e:	bf00      	nop
 8001c60:	08001c81 	.word	0x08001c81
 8001c64:	08001c89 	.word	0x08001c89
 8001c68:	08001c91 	.word	0x08001c91
 8001c6c:	08001c99 	.word	0x08001c99
 8001c70:	08001ca9 	.word	0x08001ca9
 8001c74:	08001ca9 	.word	0x08001ca9
 8001c78:	08001ca9 	.word	0x08001ca9
 8001c7c:	08001ca1 	.word	0x08001ca1
	case UAVCAN_PROTOCOL_NODESTATUS_MODE_OPERATIONAL:
		printf("OPERATIONAL\n");
 8001c80:	4815      	ldr	r0, [pc, #84]	@ (8001cd8 <handle_NodeStatus+0x100>)
 8001c82:	f003 fd01 	bl	8005688 <puts>
		break;
 8001c86:	e014      	b.n	8001cb2 <handle_NodeStatus+0xda>
	case UAVCAN_PROTOCOL_NODESTATUS_MODE_INITIALIZATION:
		printf("INITIALIZATION\n");
 8001c88:	4814      	ldr	r0, [pc, #80]	@ (8001cdc <handle_NodeStatus+0x104>)
 8001c8a:	f003 fcfd 	bl	8005688 <puts>
		break;
 8001c8e:	e010      	b.n	8001cb2 <handle_NodeStatus+0xda>
	case UAVCAN_PROTOCOL_NODESTATUS_MODE_MAINTENANCE:
		printf("MAINTENANCE\n");
 8001c90:	4813      	ldr	r0, [pc, #76]	@ (8001ce0 <handle_NodeStatus+0x108>)
 8001c92:	f003 fcf9 	bl	8005688 <puts>
		break;
 8001c96:	e00c      	b.n	8001cb2 <handle_NodeStatus+0xda>
	case UAVCAN_PROTOCOL_NODESTATUS_MODE_SOFTWARE_UPDATE:
		printf("SOFTWARE UPDATE\n");
 8001c98:	4812      	ldr	r0, [pc, #72]	@ (8001ce4 <handle_NodeStatus+0x10c>)
 8001c9a:	f003 fcf5 	bl	8005688 <puts>
		break;
 8001c9e:	e008      	b.n	8001cb2 <handle_NodeStatus+0xda>
	case UAVCAN_PROTOCOL_NODESTATUS_MODE_OFFLINE:
		printf("OFFLINE\n");
 8001ca0:	4811      	ldr	r0, [pc, #68]	@ (8001ce8 <handle_NodeStatus+0x110>)
 8001ca2:	f003 fcf1 	bl	8005688 <puts>
		break;
 8001ca6:	e004      	b.n	8001cb2 <handle_NodeStatus+0xda>
	default:
		printf("UNKNOWN?\n");
 8001ca8:	4809      	ldr	r0, [pc, #36]	@ (8001cd0 <handle_NodeStatus+0xf8>)
 8001caa:	f003 fced 	bl	8005688 <puts>
		break;
 8001cae:	e000      	b.n	8001cb2 <handle_NodeStatus+0xda>
		return;
 8001cb0:	bf00      	nop
	}
}
 8001cb2:	3718      	adds	r7, #24
 8001cb4:	46bd      	mov	sp, r7
 8001cb6:	bd80      	pop	{r7, pc}
 8001cb8:	08006440 	.word	0x08006440
 8001cbc:	08006464 	.word	0x08006464
 8001cc0:	08006474 	.word	0x08006474
 8001cc4:	08006478 	.word	0x08006478
 8001cc8:	08006480 	.word	0x08006480
 8001ccc:	08006488 	.word	0x08006488
 8001cd0:	08006494 	.word	0x08006494
 8001cd4:	080064a0 	.word	0x080064a0
 8001cd8:	080064ac 	.word	0x080064ac
 8001cdc:	080064b8 	.word	0x080064b8
 8001ce0:	080064c8 	.word	0x080064c8
 8001ce4:	080064d4 	.word	0x080064d4
 8001ce8:	080064e4 	.word	0x080064e4

08001cec <handle_NotifyState>:

void handle_NotifyState(CanardInstance *ins, CanardRxTransfer *transfer) {
 8001cec:	b580      	push	{r7, lr}
 8001cee:	b0c8      	sub	sp, #288	@ 0x120
 8001cf0:	af00      	add	r7, sp, #0
 8001cf2:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001cf6:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8001cfa:	6018      	str	r0, [r3, #0]
 8001cfc:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001d00:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8001d04:	6019      	str	r1, [r3, #0]
	struct ardupilot_indication_NotifyState notifyState;

	if (ardupilot_indication_NotifyState_decode(transfer, &notifyState)) {
 8001d06:	f107 0208 	add.w	r2, r7, #8
 8001d0a:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001d0e:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8001d12:	4611      	mov	r1, r2
 8001d14:	6818      	ldr	r0, [r3, #0]
 8001d16:	f000 febc 	bl	8002a92 <ardupilot_indication_NotifyState_decode>
 8001d1a:	4603      	mov	r3, r0
 8001d1c:	2b00      	cmp	r3, #0
 8001d1e:	d13b      	bne.n	8001d98 <handle_NotifyState+0xac>
		return;
	}

	uint32_t nl = notifyState.vehicle_state & 0xFFFFFFFF;  // ignoring the last 32 bits for printing since the highest vehicle_state value right now is 23 even though they're allowed to be up to 64bit unsigned integer
 8001d20:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001d24:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8001d28:	e9d3 2342 	ldrd	r2, r3, [r3, #264]	@ 0x108
 8001d2c:	4613      	mov	r3, r2
 8001d2e:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118

	printf("Vehicle State: %lu ", nl);
 8001d32:	f8d7 1118 	ldr.w	r1, [r7, #280]	@ 0x118
 8001d36:	481b      	ldr	r0, [pc, #108]	@ (8001da4 <handle_NotifyState+0xb8>)
 8001d38:	f003 fc36 	bl	80055a8 <iprintf>

	if (notifyState.aux_data.len > 0) {
 8001d3c:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001d40:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8001d44:	785b      	ldrb	r3, [r3, #1]
 8001d46:	2b00      	cmp	r3, #0
 8001d48:	d022      	beq.n	8001d90 <handle_NotifyState+0xa4>
		printf("Aux Data: 0x");
 8001d4a:	4817      	ldr	r0, [pc, #92]	@ (8001da8 <handle_NotifyState+0xbc>)
 8001d4c:	f003 fc2c 	bl	80055a8 <iprintf>

		for (int i = 0; i < notifyState.aux_data.len; i++) {
 8001d50:	2300      	movs	r3, #0
 8001d52:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 8001d56:	e011      	b.n	8001d7c <handle_NotifyState+0x90>
			printf("%02x", notifyState.aux_data.data[i]);
 8001d58:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001d5c:	f5a3 728c 	sub.w	r2, r3, #280	@ 0x118
 8001d60:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8001d64:	4413      	add	r3, r2
 8001d66:	3302      	adds	r3, #2
 8001d68:	781b      	ldrb	r3, [r3, #0]
 8001d6a:	4619      	mov	r1, r3
 8001d6c:	480f      	ldr	r0, [pc, #60]	@ (8001dac <handle_NotifyState+0xc0>)
 8001d6e:	f003 fc1b 	bl	80055a8 <iprintf>
		for (int i = 0; i < notifyState.aux_data.len; i++) {
 8001d72:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8001d76:	3301      	adds	r3, #1
 8001d78:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 8001d7c:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001d80:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8001d84:	785b      	ldrb	r3, [r3, #1]
 8001d86:	461a      	mov	r2, r3
 8001d88:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8001d8c:	4293      	cmp	r3, r2
 8001d8e:	dbe3      	blt.n	8001d58 <handle_NotifyState+0x6c>
		}
	}

	printf("\n");
 8001d90:	200a      	movs	r0, #10
 8001d92:	f003 fc1b 	bl	80055cc <putchar>
 8001d96:	e000      	b.n	8001d9a <handle_NotifyState+0xae>
		return;
 8001d98:	bf00      	nop

}
 8001d9a:	f507 7790 	add.w	r7, r7, #288	@ 0x120
 8001d9e:	46bd      	mov	sp, r7
 8001da0:	bd80      	pop	{r7, pc}
 8001da2:	bf00      	nop
 8001da4:	080064ec 	.word	0x080064ec
 8001da8:	08006500 	.word	0x08006500
 8001dac:	08006510 	.word	0x08006510

08001db0 <handle_GetNodeInfo>:

/*
  handle a GetNodeInfo request
*/
// TODO: All the data in here is temporary for testing. If actually need to send valid data, edit accordingly.
void handle_GetNodeInfo(CanardInstance *ins, CanardRxTransfer *transfer) {
 8001db0:	b590      	push	{r4, r7, lr}
 8001db2:	f5ad 7d4b 	sub.w	sp, sp, #812	@ 0x32c
 8001db6:	af06      	add	r7, sp, #24
 8001db8:	f507 7344 	add.w	r3, r7, #784	@ 0x310
 8001dbc:	f5a3 7343 	sub.w	r3, r3, #780	@ 0x30c
 8001dc0:	6018      	str	r0, [r3, #0]
 8001dc2:	f507 7344 	add.w	r3, r7, #784	@ 0x310
 8001dc6:	f5a3 7344 	sub.w	r3, r3, #784	@ 0x310
 8001dca:	6019      	str	r1, [r3, #0]
	printf("GetNodeInfo request from %d\n", transfer->source_node_id);
 8001dcc:	f507 7344 	add.w	r3, r7, #784	@ 0x310
 8001dd0:	f5a3 7344 	sub.w	r3, r3, #784	@ 0x310
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	7edb      	ldrb	r3, [r3, #27]
 8001dd8:	4619      	mov	r1, r3
 8001dda:	484f      	ldr	r0, [pc, #316]	@ (8001f18 <handle_GetNodeInfo+0x168>)
 8001ddc:	f003 fbe4 	bl	80055a8 <iprintf>

	uint8_t buffer[UAVCAN_PROTOCOL_GETNODEINFO_RESPONSE_MAX_SIZE];
	struct uavcan_protocol_GetNodeInfoResponse pkt;

	memset(&pkt, 0, sizeof(pkt));
 8001de0:	f107 0308 	add.w	r3, r7, #8
 8001de4:	f44f 72c4 	mov.w	r2, #392	@ 0x188
 8001de8:	2100      	movs	r1, #0
 8001dea:	4618      	mov	r0, r3
 8001dec:	f003 fd2c 	bl	8005848 <memset>

	node_status.uptime_sec = HAL_GetTick() / 1000ULL;
 8001df0:	f001 fa2c 	bl	800324c <HAL_GetTick>
 8001df4:	4603      	mov	r3, r0
 8001df6:	4a49      	ldr	r2, [pc, #292]	@ (8001f1c <handle_GetNodeInfo+0x16c>)
 8001df8:	fba2 2303 	umull	r2, r3, r2, r3
 8001dfc:	099b      	lsrs	r3, r3, #6
 8001dfe:	4a48      	ldr	r2, [pc, #288]	@ (8001f20 <handle_GetNodeInfo+0x170>)
 8001e00:	6013      	str	r3, [r2, #0]
	pkt.status = node_status;
 8001e02:	f507 7344 	add.w	r3, r7, #784	@ 0x310
 8001e06:	f5a3 7342 	sub.w	r3, r3, #776	@ 0x308
 8001e0a:	4a45      	ldr	r2, [pc, #276]	@ (8001f20 <handle_GetNodeInfo+0x170>)
 8001e0c:	ca07      	ldmia	r2, {r0, r1, r2}
 8001e0e:	e883 0007 	stmia.w	r3, {r0, r1, r2}

	// fill in your major and minor firmware version
	pkt.software_version.major = 1;
 8001e12:	f507 7344 	add.w	r3, r7, #784	@ 0x310
 8001e16:	f5a3 7342 	sub.w	r3, r3, #776	@ 0x308
 8001e1a:	2201      	movs	r2, #1
 8001e1c:	741a      	strb	r2, [r3, #16]
	pkt.software_version.minor = 0;
 8001e1e:	f507 7344 	add.w	r3, r7, #784	@ 0x310
 8001e22:	f5a3 7342 	sub.w	r3, r3, #776	@ 0x308
 8001e26:	2200      	movs	r2, #0
 8001e28:	745a      	strb	r2, [r3, #17]
	pkt.software_version.optional_field_flags = 0;
 8001e2a:	f507 7344 	add.w	r3, r7, #784	@ 0x310
 8001e2e:	f5a3 7342 	sub.w	r3, r3, #776	@ 0x308
 8001e32:	2200      	movs	r2, #0
 8001e34:	749a      	strb	r2, [r3, #18]
	pkt.software_version.vcs_commit = 0; // should put git hash in here
 8001e36:	f507 7344 	add.w	r3, r7, #784	@ 0x310
 8001e3a:	f5a3 7342 	sub.w	r3, r3, #776	@ 0x308
 8001e3e:	2200      	movs	r2, #0
 8001e40:	615a      	str	r2, [r3, #20]

	// should fill in hardware version
	pkt.hardware_version.major = 1;
 8001e42:	f507 7344 	add.w	r3, r7, #784	@ 0x310
 8001e46:	f5a3 7342 	sub.w	r3, r3, #776	@ 0x308
 8001e4a:	2201      	movs	r2, #1
 8001e4c:	f883 2020 	strb.w	r2, [r3, #32]
	pkt.hardware_version.minor = 0;
 8001e50:	f507 7344 	add.w	r3, r7, #784	@ 0x310
 8001e54:	f5a3 7342 	sub.w	r3, r3, #776	@ 0x308
 8001e58:	2200      	movs	r2, #0
 8001e5a:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

	// just setting all 16 bytes to 1 for testing
	getUniqueID(pkt.hardware_version.unique_id);
 8001e5e:	f107 0308 	add.w	r3, r7, #8
 8001e62:	3322      	adds	r3, #34	@ 0x22
 8001e64:	4618      	mov	r0, r3
 8001e66:	f7ff fe97 	bl	8001b98 <getUniqueID>

	strncpy((char*)pkt.name.data, "SERVONode", sizeof(pkt.name.data));
 8001e6a:	f107 0308 	add.w	r3, r7, #8
 8001e6e:	f203 1333 	addw	r3, r3, #307	@ 0x133
 8001e72:	2250      	movs	r2, #80	@ 0x50
 8001e74:	492b      	ldr	r1, [pc, #172]	@ (8001f24 <handle_GetNodeInfo+0x174>)
 8001e76:	4618      	mov	r0, r3
 8001e78:	f003 fcee 	bl	8005858 <strncpy>
	pkt.name.len = strnlen((char*)pkt.name.data, sizeof(pkt.name.data));
 8001e7c:	f107 0308 	add.w	r3, r7, #8
 8001e80:	f203 1333 	addw	r3, r3, #307	@ 0x133
 8001e84:	2150      	movs	r1, #80	@ 0x50
 8001e86:	4618      	mov	r0, r3
 8001e88:	f003 fcf9 	bl	800587e <strnlen>
 8001e8c:	4603      	mov	r3, r0
 8001e8e:	b2da      	uxtb	r2, r3
 8001e90:	f507 7344 	add.w	r3, r7, #784	@ 0x310
 8001e94:	f5a3 7342 	sub.w	r3, r3, #776	@ 0x308
 8001e98:	f883 2132 	strb.w	r2, [r3, #306]	@ 0x132

	uint16_t total_size = uavcan_protocol_GetNodeInfoResponse_encode(&pkt, buffer);
 8001e9c:	f507 72ca 	add.w	r2, r7, #404	@ 0x194
 8001ea0:	f107 0308 	add.w	r3, r7, #8
 8001ea4:	4611      	mov	r1, r2
 8001ea6:	4618      	mov	r0, r3
 8001ea8:	f001 f86a 	bl	8002f80 <uavcan_protocol_GetNodeInfoResponse_encode>
 8001eac:	4603      	mov	r3, r0
 8001eae:	f8a7 330e 	strh.w	r3, [r7, #782]	@ 0x30e

	canardRequestOrRespond(ins,
 8001eb2:	f507 7344 	add.w	r3, r7, #784	@ 0x310
 8001eb6:	f5a3 7344 	sub.w	r3, r3, #784	@ 0x310
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	7edc      	ldrb	r4, [r3, #27]
 8001ebe:	f507 7344 	add.w	r3, r7, #784	@ 0x310
 8001ec2:	f5a3 7344 	sub.w	r3, r3, #784	@ 0x310
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	3319      	adds	r3, #25
 8001eca:	f507 7244 	add.w	r2, r7, #784	@ 0x310
 8001ece:	f5a2 7244 	sub.w	r2, r2, #784	@ 0x310
 8001ed2:	6812      	ldr	r2, [r2, #0]
 8001ed4:	7e92      	ldrb	r2, [r2, #26]
 8001ed6:	f507 7144 	add.w	r1, r7, #784	@ 0x310
 8001eda:	f5a1 7043 	sub.w	r0, r1, #780	@ 0x30c
 8001ede:	f8b7 130e 	ldrh.w	r1, [r7, #782]	@ 0x30e
 8001ee2:	9105      	str	r1, [sp, #20]
 8001ee4:	f507 71ca 	add.w	r1, r7, #404	@ 0x194
 8001ee8:	9104      	str	r1, [sp, #16]
 8001eea:	2100      	movs	r1, #0
 8001eec:	9103      	str	r1, [sp, #12]
 8001eee:	9202      	str	r2, [sp, #8]
 8001ef0:	9301      	str	r3, [sp, #4]
 8001ef2:	2301      	movs	r3, #1
 8001ef4:	9300      	str	r3, [sp, #0]
 8001ef6:	a306      	add	r3, pc, #24	@ (adr r3, 8001f10 <handle_GetNodeInfo+0x160>)
 8001ef8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001efc:	4621      	mov	r1, r4
 8001efe:	6800      	ldr	r0, [r0, #0]
 8001f00:	f7fe fe40 	bl	8000b84 <canardRequestOrRespond>
						   &transfer->transfer_id,
						   transfer->priority,
						   CanardResponse,
						   &buffer[0],
						   total_size);
}
 8001f04:	bf00      	nop
 8001f06:	f507 7745 	add.w	r7, r7, #788	@ 0x314
 8001f0a:	46bd      	mov	sp, r7
 8001f0c:	bd90      	pop	{r4, r7, pc}
 8001f0e:	bf00      	nop
 8001f10:	21c46a9e 	.word	0x21c46a9e
 8001f14:	ee468a81 	.word	0xee468a81
 8001f18:	08006518 	.word	0x08006518
 8001f1c:	10624dd3 	.word	0x10624dd3
 8001f20:	20000524 	.word	0x20000524
 8001f24:	08006538 	.word	0x08006538

08001f28 <send_NodeStatus>:

/*
  send the 1Hz NodeStatus message. This is what allows a node to show
  up in the DroneCAN GUI tool and in the flight controller logs
 */
void send_NodeStatus(void) {
 8001f28:	b580      	push	{r7, lr}
 8001f2a:	b0e6      	sub	sp, #408	@ 0x198
 8001f2c:	af06      	add	r7, sp, #24
    uint8_t buffer[UAVCAN_PROTOCOL_GETNODEINFO_RESPONSE_MAX_SIZE];

    node_status.uptime_sec = HAL_GetTick() / 1000UL;
 8001f2e:	f001 f98d 	bl	800324c <HAL_GetTick>
 8001f32:	4603      	mov	r3, r0
 8001f34:	4a1a      	ldr	r2, [pc, #104]	@ (8001fa0 <send_NodeStatus+0x78>)
 8001f36:	fba2 2303 	umull	r2, r3, r2, r3
 8001f3a:	099b      	lsrs	r3, r3, #6
 8001f3c:	4a19      	ldr	r2, [pc, #100]	@ (8001fa4 <send_NodeStatus+0x7c>)
 8001f3e:	6013      	str	r3, [r2, #0]
    node_status.health = UAVCAN_PROTOCOL_NODESTATUS_HEALTH_OK;
 8001f40:	4b18      	ldr	r3, [pc, #96]	@ (8001fa4 <send_NodeStatus+0x7c>)
 8001f42:	2200      	movs	r2, #0
 8001f44:	711a      	strb	r2, [r3, #4]
    node_status.mode = UAVCAN_PROTOCOL_NODESTATUS_MODE_OPERATIONAL;
 8001f46:	4b17      	ldr	r3, [pc, #92]	@ (8001fa4 <send_NodeStatus+0x7c>)
 8001f48:	2200      	movs	r2, #0
 8001f4a:	715a      	strb	r2, [r3, #5]
    node_status.sub_mode = 0;
 8001f4c:	4b15      	ldr	r3, [pc, #84]	@ (8001fa4 <send_NodeStatus+0x7c>)
 8001f4e:	2200      	movs	r2, #0
 8001f50:	719a      	strb	r2, [r3, #6]

    // put whatever you like in here for display in GUI
    node_status.vendor_specific_status_code = 1234;
 8001f52:	4b14      	ldr	r3, [pc, #80]	@ (8001fa4 <send_NodeStatus+0x7c>)
 8001f54:	f240 42d2 	movw	r2, #1234	@ 0x4d2
 8001f58:	811a      	strh	r2, [r3, #8]

    uint32_t len = uavcan_protocol_NodeStatus_encode(&node_status, buffer);
 8001f5a:	463b      	mov	r3, r7
 8001f5c:	4619      	mov	r1, r3
 8001f5e:	4811      	ldr	r0, [pc, #68]	@ (8001fa4 <send_NodeStatus+0x7c>)
 8001f60:	f001 f8ce 	bl	8003100 <uavcan_protocol_NodeStatus_encode>
 8001f64:	f8c7 017c 	str.w	r0, [r7, #380]	@ 0x17c
    // we need a static variable for the transfer ID. This is
    // incremeneted on each transfer, allowing for detection of packet
    // loss
    static uint8_t transfer_id;

    canardBroadcast(&canard,
 8001f68:	f8d7 317c 	ldr.w	r3, [r7, #380]	@ 0x17c
 8001f6c:	b29b      	uxth	r3, r3
 8001f6e:	9304      	str	r3, [sp, #16]
 8001f70:	463b      	mov	r3, r7
 8001f72:	9303      	str	r3, [sp, #12]
 8001f74:	2318      	movs	r3, #24
 8001f76:	9302      	str	r3, [sp, #8]
 8001f78:	4b0b      	ldr	r3, [pc, #44]	@ (8001fa8 <send_NodeStatus+0x80>)
 8001f7a:	9301      	str	r3, [sp, #4]
 8001f7c:	f240 1355 	movw	r3, #341	@ 0x155
 8001f80:	9300      	str	r3, [sp, #0]
 8001f82:	a305      	add	r3, pc, #20	@ (adr r3, 8001f98 <send_NodeStatus+0x70>)
 8001f84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f88:	4808      	ldr	r0, [pc, #32]	@ (8001fac <send_NodeStatus+0x84>)
 8001f8a:	f7fe fd01 	bl	8000990 <canardBroadcast>
                    UAVCAN_PROTOCOL_NODESTATUS_ID,
                    &transfer_id,
                    CANARD_TRANSFER_PRIORITY_LOW,
                    buffer,
                    len);
}
 8001f8e:	bf00      	nop
 8001f90:	f507 77c0 	add.w	r7, r7, #384	@ 0x180
 8001f94:	46bd      	mov	sp, r7
 8001f96:	bd80      	pop	{r7, pc}
 8001f98:	c1a7c6f1 	.word	0xc1a7c6f1
 8001f9c:	0f0868d0 	.word	0x0f0868d0
 8001fa0:	10624dd3 	.word	0x10624dd3
 8001fa4:	20000524 	.word	0x20000524
 8001fa8:	20000538 	.word	0x20000538
 8001fac:	200000f8 	.word	0x200000f8

08001fb0 <onTransferReceived>:

// Implement Ardupilot can lighting protocol

volatile uint64_t last_frame_timestamp_usec = 0;

void onTransferReceived(CanardInstance *ins, CanardRxTransfer *transfer) {
 8001fb0:	b580      	push	{r7, lr}
 8001fb2:	b082      	sub	sp, #8
 8001fb4:	af00      	add	r7, sp, #0
 8001fb6:	6078      	str	r0, [r7, #4]
 8001fb8:	6039      	str	r1, [r7, #0]
  last_frame_timestamp_usec = transfer -> timestamp_usec;
 8001fba:	683b      	ldr	r3, [r7, #0]
 8001fbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001fc0:	4919      	ldr	r1, [pc, #100]	@ (8002028 <onTransferReceived+0x78>)
 8001fc2:	e9c1 2300 	strd	r2, r3, [r1]
  switch (transfer->data_type_id) {
 8001fc6:	683b      	ldr	r3, [r7, #0]
 8001fc8:	8adb      	ldrh	r3, [r3, #22]
 8001fca:	f644 6227 	movw	r2, #20007	@ 0x4e27
 8001fce:	4293      	cmp	r3, r2
 8001fd0:	d01c      	beq.n	800200c <onTransferReceived+0x5c>
 8001fd2:	f644 6227 	movw	r2, #20007	@ 0x4e27
 8001fd6:	4293      	cmp	r3, r2
 8001fd8:	dc22      	bgt.n	8002020 <onTransferReceived+0x70>
 8001fda:	f240 4239 	movw	r2, #1081	@ 0x439
 8001fde:	4293      	cmp	r3, r2
 8001fe0:	d019      	beq.n	8002016 <onTransferReceived+0x66>
 8001fe2:	f240 4239 	movw	r2, #1081	@ 0x439
 8001fe6:	4293      	cmp	r3, r2
 8001fe8:	dc1a      	bgt.n	8002020 <onTransferReceived+0x70>
 8001fea:	2b01      	cmp	r3, #1
 8001fec:	d004      	beq.n	8001ff8 <onTransferReceived+0x48>
 8001fee:	f240 1255 	movw	r2, #341	@ 0x155
 8001ff2:	4293      	cmp	r3, r2
 8001ff4:	d005      	beq.n	8002002 <onTransferReceived+0x52>
  }
	// Specific efs-can-lighting functional
	case UAVCAN_EQUIPMENT_INDICATION_LIGHTSCOMMAND_ID:
	  handle_lights_command(ins, transfer);
	}
}
 8001ff6:	e013      	b.n	8002020 <onTransferReceived+0x70>
    handle_GetNodeInfo(ins, transfer);
 8001ff8:	6839      	ldr	r1, [r7, #0]
 8001ffa:	6878      	ldr	r0, [r7, #4]
 8001ffc:	f7ff fed8 	bl	8001db0 <handle_GetNodeInfo>
    break;
 8002000:	e00e      	b.n	8002020 <onTransferReceived+0x70>
    handle_NodeStatus(ins, transfer);
 8002002:	6839      	ldr	r1, [r7, #0]
 8002004:	6878      	ldr	r0, [r7, #4]
 8002006:	f7ff fde7 	bl	8001bd8 <handle_NodeStatus>
    break;
 800200a:	e009      	b.n	8002020 <onTransferReceived+0x70>
    handle_NotifyState(ins, transfer);
 800200c:	6839      	ldr	r1, [r7, #0]
 800200e:	6878      	ldr	r0, [r7, #4]
 8002010:	f7ff fe6c 	bl	8001cec <handle_NotifyState>
    break;
 8002014:	e004      	b.n	8002020 <onTransferReceived+0x70>
	  handle_lights_command(ins, transfer);
 8002016:	6839      	ldr	r1, [r7, #0]
 8002018:	6878      	ldr	r0, [r7, #4]
 800201a:	f000 f899 	bl	8002150 <handle_lights_command>
}
 800201e:	e7ff      	b.n	8002020 <onTransferReceived+0x70>
 8002020:	bf00      	nop
 8002022:	3708      	adds	r7, #8
 8002024:	46bd      	mov	sp, r7
 8002026:	bd80      	pop	{r7, pc}
 8002028:	20000530 	.word	0x20000530
 800202c:	00000000 	.word	0x00000000

08002030 <shouldAcceptTransfer>:
bool shouldAcceptTransfer(const CanardInstance *ins,
                            uint64_t *out_data_type_signature,
                            uint16_t data_type_id,
                            CanardTransferType transfer_type,
                            uint8_t source_node_id)
{
 8002030:	b480      	push	{r7}
 8002032:	b085      	sub	sp, #20
 8002034:	af00      	add	r7, sp, #0
 8002036:	60f8      	str	r0, [r7, #12]
 8002038:	60b9      	str	r1, [r7, #8]
 800203a:	4611      	mov	r1, r2
 800203c:	461a      	mov	r2, r3
 800203e:	460b      	mov	r3, r1
 8002040:	80fb      	strh	r3, [r7, #6]
 8002042:	4613      	mov	r3, r2
 8002044:	717b      	strb	r3, [r7, #5]
  
  switch (data_type_id) {
 8002046:	88fb      	ldrh	r3, [r7, #6]
 8002048:	f644 6227 	movw	r2, #20007	@ 0x4e27
 800204c:	4293      	cmp	r3, r2
 800204e:	d022      	beq.n	8002096 <shouldAcceptTransfer+0x66>
 8002050:	f644 6227 	movw	r2, #20007	@ 0x4e27
 8002054:	4293      	cmp	r3, r2
 8002056:	dc2f      	bgt.n	80020b8 <shouldAcceptTransfer+0x88>
 8002058:	f240 4239 	movw	r2, #1081	@ 0x439
 800205c:	4293      	cmp	r3, r2
 800205e:	d022      	beq.n	80020a6 <shouldAcceptTransfer+0x76>
 8002060:	f240 4239 	movw	r2, #1081	@ 0x439
 8002064:	4293      	cmp	r3, r2
 8002066:	dc27      	bgt.n	80020b8 <shouldAcceptTransfer+0x88>
 8002068:	2b01      	cmp	r3, #1
 800206a:	d004      	beq.n	8002076 <shouldAcceptTransfer+0x46>
 800206c:	f240 1255 	movw	r2, #341	@ 0x155
 8002070:	4293      	cmp	r3, r2
 8002072:	d008      	beq.n	8002086 <shouldAcceptTransfer+0x56>
 8002074:	e020      	b.n	80020b8 <shouldAcceptTransfer+0x88>
  // General CAN node functionality
  case UAVCAN_PROTOCOL_GETNODEINFO_ID: {
    *out_data_type_signature = UAVCAN_PROTOCOL_GETNODEINFO_REQUEST_SIGNATURE;
 8002076:	68b9      	ldr	r1, [r7, #8]
 8002078:	a313      	add	r3, pc, #76	@ (adr r3, 80020c8 <shouldAcceptTransfer+0x98>)
 800207a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800207e:	e9c1 2300 	strd	r2, r3, [r1]
    return true;
 8002082:	2301      	movs	r3, #1
 8002084:	e019      	b.n	80020ba <shouldAcceptTransfer+0x8a>
  }
  case UAVCAN_PROTOCOL_NODESTATUS_ID: {
    *out_data_type_signature = UAVCAN_PROTOCOL_NODESTATUS_SIGNATURE;
 8002086:	68b9      	ldr	r1, [r7, #8]
 8002088:	a311      	add	r3, pc, #68	@ (adr r3, 80020d0 <shouldAcceptTransfer+0xa0>)
 800208a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800208e:	e9c1 2300 	strd	r2, r3, [r1]
    return true;
 8002092:	2301      	movs	r3, #1
 8002094:	e011      	b.n	80020ba <shouldAcceptTransfer+0x8a>
  }
  case ARDUPILOT_INDICATION_NOTIFYSTATE_ID: {
    *out_data_type_signature = ARDUPILOT_INDICATION_NOTIFYSTATE_SIGNATURE;
 8002096:	68b9      	ldr	r1, [r7, #8]
 8002098:	a30f      	add	r3, pc, #60	@ (adr r3, 80020d8 <shouldAcceptTransfer+0xa8>)
 800209a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800209e:	e9c1 2300 	strd	r2, r3, [r1]
    return true;
 80020a2:	2301      	movs	r3, #1
 80020a4:	e009      	b.n	80020ba <shouldAcceptTransfer+0x8a>
  }
	// Specific efs-can-lighting functionality
	case UAVCAN_EQUIPMENT_INDICATION_LIGHTSCOMMAND_ID:
	  *out_data_type_signature = UAVCAN_EQUIPMENT_INDICATION_LIGHTSCOMMAND_ID;
 80020a6:	68b9      	ldr	r1, [r7, #8]
 80020a8:	f240 4239 	movw	r2, #1081	@ 0x439
 80020ac:	f04f 0300 	mov.w	r3, #0
 80020b0:	e9c1 2300 	strd	r2, r3, [r1]
	  return true;
 80020b4:	2301      	movs	r3, #1
 80020b6:	e000      	b.n	80020ba <shouldAcceptTransfer+0x8a>
	}

	// ignore all other kinds of messages
	return false;
 80020b8:	2300      	movs	r3, #0
}
 80020ba:	4618      	mov	r0, r3
 80020bc:	3714      	adds	r7, #20
 80020be:	46bd      	mov	sp, r7
 80020c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020c4:	4770      	bx	lr
 80020c6:	bf00      	nop
 80020c8:	21c46a9e 	.word	0x21c46a9e
 80020cc:	ee468a81 	.word	0xee468a81
 80020d0:	c1a7c6f1 	.word	0xc1a7c6f1
 80020d4:	0f0868d0 	.word	0x0f0868d0
 80020d8:	1651fdec 	.word	0x1651fdec
 80020dc:	631f2a9c 	.word	0x631f2a9c

080020e0 <process1HzTasks>:
}

/*
  This function is called at 1 Hz rate from the main loop.
*/
void process1HzTasks(uint64_t timestamp_usec) {
 80020e0:	b580      	push	{r7, lr}
 80020e2:	b082      	sub	sp, #8
 80020e4:	af00      	add	r7, sp, #0
 80020e6:	e9c7 0100 	strd	r0, r1, [r7]
    /*
      Purge transfers that are no longer transmitted. This can free up some memory
    */
    canardCleanupStaleTransfers(&canard, timestamp_usec);
 80020ea:	e9d7 2300 	ldrd	r2, r3, [r7]
 80020ee:	4804      	ldr	r0, [pc, #16]	@ (8002100 <process1HzTasks+0x20>)
 80020f0:	f7fe fdd0 	bl	8000c94 <canardCleanupStaleTransfers>

    /*
      Transmit the node status message
    */
    send_NodeStatus();
 80020f4:	f7ff ff18 	bl	8001f28 <send_NodeStatus>
}
 80020f8:	bf00      	nop
 80020fa:	3708      	adds	r7, #8
 80020fc:	46bd      	mov	sp, r7
 80020fe:	bd80      	pop	{r7, pc}
 8002100:	200000f8 	.word	0x200000f8

08002104 <constrain_int16>:

int16_t constrain_int16(int16_t value, int16_t min, int16_t max) {
 8002104:	b480      	push	{r7}
 8002106:	b083      	sub	sp, #12
 8002108:	af00      	add	r7, sp, #0
 800210a:	4603      	mov	r3, r0
 800210c:	80fb      	strh	r3, [r7, #6]
 800210e:	460b      	mov	r3, r1
 8002110:	80bb      	strh	r3, [r7, #4]
 8002112:	4613      	mov	r3, r2
 8002114:	807b      	strh	r3, [r7, #2]
  if (value < min) {
 8002116:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800211a:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800211e:	429a      	cmp	r2, r3
 8002120:	da02      	bge.n	8002128 <constrain_int16+0x24>
    return min;
 8002122:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8002126:	e00a      	b.n	800213e <constrain_int16+0x3a>
  }
  if (value > max) {
 8002128:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800212c:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8002130:	429a      	cmp	r2, r3
 8002132:	dd02      	ble.n	800213a <constrain_int16+0x36>
    return max;
 8002134:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8002138:	e001      	b.n	800213e <constrain_int16+0x3a>
  }
  return value;
 800213a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
}
 800213e:	4618      	mov	r0, r3
 8002140:	370c      	adds	r7, #12
 8002142:	46bd      	mov	sp, r7
 8002144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002148:	4770      	bx	lr
 800214a:	0000      	movs	r0, r0
 800214c:	0000      	movs	r0, r0
	...

08002150 <handle_lights_command>:

// TODO: implement these
void handle_lights_command(CanardInstance *ins, CanardRxTransfer *transfer) {
 8002150:	b580      	push	{r7, lr}
 8002152:	b09c      	sub	sp, #112	@ 0x70
 8002154:	af00      	add	r7, sp, #0
 8002156:	6078      	str	r0, [r7, #4]
 8002158:	6039      	str	r1, [r7, #0]
  struct uavcan_equipment_indication_LightsCommand req;
  if (uavcan_equipment_indication_LightsCommand_decode(transfer, &req)) {
 800215a:	f107 0310 	add.w	r3, r7, #16
 800215e:	4619      	mov	r1, r3
 8002160:	6838      	ldr	r0, [r7, #0]
 8002162:	f000 fd80 	bl	8002c66 <uavcan_equipment_indication_LightsCommand_decode>
 8002166:	4603      	mov	r3, r0
 8002168:	2b00      	cmp	r3, #0
 800216a:	f040 8093 	bne.w	8002294 <handle_lights_command+0x144>
    return;
  }
  for (uint8_t i = 0; i < req.commands.len; i++) {
 800216e:	2300      	movs	r3, #0
 8002170:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
 8002174:	e087      	b.n	8002286 <handle_lights_command+0x136>
    struct uavcan_equipment_indication_SingleLightCommand cmd = req.commands.data[i];
 8002176:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 800217a:	009b      	lsls	r3, r3, #2
 800217c:	3370      	adds	r3, #112	@ 0x70
 800217e:	443b      	add	r3, r7
 8002180:	f107 020c 	add.w	r2, r7, #12
 8002184:	3b5f      	subs	r3, #95	@ 0x5f
 8002186:	6818      	ldr	r0, [r3, #0]
 8002188:	6010      	str	r0, [r2, #0]
    // green needs extra scaling so that it is in the same format as red and blue
    uint8_t red = cmd.color.red << 3U;
 800218a:	7b7b      	ldrb	r3, [r7, #13]
 800218c:	00db      	lsls	r3, r3, #3
 800218e:	f887 306e 	strb.w	r3, [r7, #110]	@ 0x6e
    uint8_t green = (cmd.color.green >> 1U) << 3U;
 8002192:	7bbb      	ldrb	r3, [r7, #14]
 8002194:	085b      	lsrs	r3, r3, #1
 8002196:	b2db      	uxtb	r3, r3
 8002198:	00db      	lsls	r3, r3, #3
 800219a:	f887 306d 	strb.w	r3, [r7, #109]	@ 0x6d
    uint8_t blue = cmd.color.blue << 3U;
 800219e:	7bfb      	ldrb	r3, [r7, #15]
 80021a0:	00db      	lsls	r3, r3, #3
 80021a2:	f887 306c 	strb.w	r3, [r7, #108]	@ 0x6c

    // TODO: properly find brightness, depends on whether we want to use LED_NOTIFY or not
    int8_t brightness = 99;
 80021a6:	2363      	movs	r3, #99	@ 0x63
 80021a8:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b

    if (brightness != 100 && brightness >= 0) {
 80021ac:	f997 306b 	ldrsb.w	r3, [r7, #107]	@ 0x6b
 80021b0:	2b64      	cmp	r3, #100	@ 0x64
 80021b2:	d05a      	beq.n	800226a <handle_lights_command+0x11a>
 80021b4:	f997 306b 	ldrsb.w	r3, [r7, #107]	@ 0x6b
 80021b8:	2b00      	cmp	r3, #0
 80021ba:	db56      	blt.n	800226a <handle_lights_command+0x11a>
      const float scale = brightness * 0.01;
 80021bc:	f997 306b 	ldrsb.w	r3, [r7, #107]	@ 0x6b
 80021c0:	4618      	mov	r0, r3
 80021c2:	f7fe fad1 	bl	8000768 <__aeabi_i2d>
 80021c6:	a336      	add	r3, pc, #216	@ (adr r3, 80022a0 <handle_lights_command+0x150>)
 80021c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80021cc:	f7fe f850 	bl	8000270 <__aeabi_dmul>
 80021d0:	4602      	mov	r2, r0
 80021d2:	460b      	mov	r3, r1
 80021d4:	4610      	mov	r0, r2
 80021d6:	4619      	mov	r1, r3
 80021d8:	f7fe fb30 	bl	800083c <__aeabi_d2f>
 80021dc:	4603      	mov	r3, r0
 80021de:	667b      	str	r3, [r7, #100]	@ 0x64
      red = constrain_int16(red * scale, 0, 255);
 80021e0:	f897 306e 	ldrb.w	r3, [r7, #110]	@ 0x6e
 80021e4:	ee07 3a90 	vmov	s15, r3
 80021e8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80021ec:	edd7 7a19 	vldr	s15, [r7, #100]	@ 0x64
 80021f0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80021f4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80021f8:	ee17 3a90 	vmov	r3, s15
 80021fc:	b21b      	sxth	r3, r3
 80021fe:	22ff      	movs	r2, #255	@ 0xff
 8002200:	2100      	movs	r1, #0
 8002202:	4618      	mov	r0, r3
 8002204:	f7ff ff7e 	bl	8002104 <constrain_int16>
 8002208:	4603      	mov	r3, r0
 800220a:	f887 306e 	strb.w	r3, [r7, #110]	@ 0x6e
      green = constrain_int16(green * scale, 0, 255);
 800220e:	f897 306d 	ldrb.w	r3, [r7, #109]	@ 0x6d
 8002212:	ee07 3a90 	vmov	s15, r3
 8002216:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800221a:	edd7 7a19 	vldr	s15, [r7, #100]	@ 0x64
 800221e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002222:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002226:	ee17 3a90 	vmov	r3, s15
 800222a:	b21b      	sxth	r3, r3
 800222c:	22ff      	movs	r2, #255	@ 0xff
 800222e:	2100      	movs	r1, #0
 8002230:	4618      	mov	r0, r3
 8002232:	f7ff ff67 	bl	8002104 <constrain_int16>
 8002236:	4603      	mov	r3, r0
 8002238:	f887 306d 	strb.w	r3, [r7, #109]	@ 0x6d
      blue = constrain_int16(blue * scale, 0, 255);
 800223c:	f897 306c 	ldrb.w	r3, [r7, #108]	@ 0x6c
 8002240:	ee07 3a90 	vmov	s15, r3
 8002244:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002248:	edd7 7a19 	vldr	s15, [r7, #100]	@ 0x64
 800224c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002250:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002254:	ee17 3a90 	vmov	r3, s15
 8002258:	b21b      	sxth	r3, r3
 800225a:	22ff      	movs	r2, #255	@ 0xff
 800225c:	2100      	movs	r1, #0
 800225e:	4618      	mov	r0, r3
 8002260:	f7ff ff50 	bl	8002104 <constrain_int16>
 8002264:	4603      	mov	r3, r0
 8002266:	f887 306c 	strb.w	r3, [r7, #108]	@ 0x6c
    }
    set_rgb_led(red, green, blue);
 800226a:	f897 206c 	ldrb.w	r2, [r7, #108]	@ 0x6c
 800226e:	f897 106d 	ldrb.w	r1, [r7, #109]	@ 0x6d
 8002272:	f897 306e 	ldrb.w	r3, [r7, #110]	@ 0x6e
 8002276:	4618      	mov	r0, r3
 8002278:	f000 f816 	bl	80022a8 <set_rgb_led>
  for (uint8_t i = 0; i < req.commands.len; i++) {
 800227c:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8002280:	3301      	adds	r3, #1
 8002282:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
 8002286:	7c3b      	ldrb	r3, [r7, #16]
 8002288:	f897 206f 	ldrb.w	r2, [r7, #111]	@ 0x6f
 800228c:	429a      	cmp	r2, r3
 800228e:	f4ff af72 	bcc.w	8002176 <handle_lights_command+0x26>
 8002292:	e000      	b.n	8002296 <handle_lights_command+0x146>
    return;
 8002294:	bf00      	nop
  }
}
 8002296:	3770      	adds	r7, #112	@ 0x70
 8002298:	46bd      	mov	sp, r7
 800229a:	bd80      	pop	{r7, pc}
 800229c:	f3af 8000 	nop.w
 80022a0:	47ae147b 	.word	0x47ae147b
 80022a4:	3f847ae1 	.word	0x3f847ae1

080022a8 <set_rgb_led>:

void set_rgb_led(uint8_t red, uint8_t green, uint8_t blue) {
 80022a8:	b580      	push	{r7, lr}
 80022aa:	b082      	sub	sp, #8
 80022ac:	af00      	add	r7, sp, #0
 80022ae:	4603      	mov	r3, r0
 80022b0:	71fb      	strb	r3, [r7, #7]
 80022b2:	460b      	mov	r3, r1
 80022b4:	71bb      	strb	r3, [r7, #6]
 80022b6:	4613      	mov	r3, r2
 80022b8:	717b      	strb	r3, [r7, #5]
  printf("set led to r=%u g=%u b=%u\n", red, green, blue);
 80022ba:	79f9      	ldrb	r1, [r7, #7]
 80022bc:	79ba      	ldrb	r2, [r7, #6]
 80022be:	797b      	ldrb	r3, [r7, #5]
 80022c0:	4803      	ldr	r0, [pc, #12]	@ (80022d0 <set_rgb_led+0x28>)
 80022c2:	f003 f971 	bl	80055a8 <iprintf>
  // TODO: set the leds :)
}
 80022c6:	bf00      	nop
 80022c8:	3708      	adds	r7, #8
 80022ca:	46bd      	mov	sp, r7
 80022cc:	bd80      	pop	{r7, pc}
 80022ce:	bf00      	nop
 80022d0:	0800657c 	.word	0x0800657c

080022d4 <main>:
  * @brief  The application entry point.
  * @retval int
  */

int main(void)
{
 80022d4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80022d8:	b08c      	sub	sp, #48	@ 0x30
 80022da:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80022dc:	f000 ff4e 	bl	800317c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80022e0:	f000 f860 	bl	80023a4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80022e4:	f000 f984 	bl	80025f0 <MX_GPIO_Init>
  MX_CAN1_Init();
 80022e8:	f000 f8a2 	bl	8002430 <MX_CAN1_Init>
  MX_TIM1_Init();
 80022ec:	f000 f8d4 	bl	8002498 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
  canardInit(&canard, memory_pool, sizeof(memory_pool), onTransferReceived, shouldAcceptTransfer, NULL);
 80022f0:	2300      	movs	r3, #0
 80022f2:	9301      	str	r3, [sp, #4]
 80022f4:	4b27      	ldr	r3, [pc, #156]	@ (8002394 <main+0xc0>)
 80022f6:	9300      	str	r3, [sp, #0]
 80022f8:	4b27      	ldr	r3, [pc, #156]	@ (8002398 <main+0xc4>)
 80022fa:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80022fe:	4927      	ldr	r1, [pc, #156]	@ (800239c <main+0xc8>)
 8002300:	4827      	ldr	r0, [pc, #156]	@ (80023a0 <main+0xcc>)
 8002302:	f7fe faeb 	bl	80008dc <canardInit>
  uint64_t next_1hz_service_at = HAL_GetTick();
 8002306:	f000 ffa1 	bl	800324c <HAL_GetTick>
 800230a:	4603      	mov	r3, r0
 800230c:	2200      	movs	r2, #0
 800230e:	60bb      	str	r3, [r7, #8]
 8002310:	60fa      	str	r2, [r7, #12]
 8002312:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002316:	e9c7 2308 	strd	r2, r3, [r7, #32]
  uint64_t next_50hz_service_at = HAL_GetTick();
 800231a:	f000 ff97 	bl	800324c <HAL_GetTick>
 800231e:	4603      	mov	r3, r0
 8002320:	2200      	movs	r2, #0
 8002322:	603b      	str	r3, [r7, #0]
 8002324:	607a      	str	r2, [r7, #4]
 8002326:	e9d7 2300 	ldrd	r2, r3, [r7]
 800232a:	e9c7 2306 	strd	r2, r3, [r7, #24]

  // static node allocation
  if (NODE_ID > 0) {
	  canardSetLocalNodeID(&canard, NODE_ID);
 800232e:	2165      	movs	r1, #101	@ 0x65
 8002330:	481b      	ldr	r0, [pc, #108]	@ (80023a0 <main+0xcc>)
 8002332:	f7fe fb07 	bl	8000944 <canardSetLocalNodeID>
    /* USER CODE END WHILE */
  
    /* USER CODE BEGIN 3 */
    //processCanardTxQueue(&hcan1);

    const uint64_t ts = HAL_GetTick();
 8002336:	f000 ff89 	bl	800324c <HAL_GetTick>
 800233a:	4603      	mov	r3, r0
 800233c:	2200      	movs	r2, #0
 800233e:	469a      	mov	sl, r3
 8002340:	4693      	mov	fp, r2
 8002342:	e9c7 ab04 	strd	sl, fp, [r7, #16]
    if (ts >= next_1hz_service_at) {
 8002346:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800234a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800234e:	4290      	cmp	r0, r2
 8002350:	eb71 0303 	sbcs.w	r3, r1, r3
 8002354:	d30b      	bcc.n	800236e <main+0x9a>
      next_1hz_service_at += 1000ULL;
 8002356:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800235a:	f512 747a 	adds.w	r4, r2, #1000	@ 0x3e8
 800235e:	f143 0500 	adc.w	r5, r3, #0
 8002362:	e9c7 4508 	strd	r4, r5, [r7, #32]
      process1HzTasks(ts);
 8002366:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800236a:	f7ff feb9 	bl	80020e0 <process1HzTasks>
    }
    if (ts >= next_50hz_service_at) {
 800236e:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8002372:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002376:	4290      	cmp	r0, r2
 8002378:	eb71 0303 	sbcs.w	r3, r1, r3
 800237c:	d3db      	bcc.n	8002336 <main+0x62>
      next_50hz_service_at += 1000000ULL/50U;
 800237e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002382:	f644 6120 	movw	r1, #20000	@ 0x4e20
 8002386:	eb12 0801 	adds.w	r8, r2, r1
 800238a:	f143 0900 	adc.w	r9, r3, #0
 800238e:	e9c7 8906 	strd	r8, r9, [r7, #24]
  {
 8002392:	e7d0      	b.n	8002336 <main+0x62>
 8002394:	08002031 	.word	0x08002031
 8002398:	08001fb1 	.word	0x08001fb1
 800239c:	20000124 	.word	0x20000124
 80023a0:	200000f8 	.word	0x200000f8

080023a4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80023a4:	b580      	push	{r7, lr}
 80023a6:	b096      	sub	sp, #88	@ 0x58
 80023a8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80023aa:	f107 0314 	add.w	r3, r7, #20
 80023ae:	2244      	movs	r2, #68	@ 0x44
 80023b0:	2100      	movs	r1, #0
 80023b2:	4618      	mov	r0, r3
 80023b4:	f003 fa48 	bl	8005848 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80023b8:	463b      	mov	r3, r7
 80023ba:	2200      	movs	r2, #0
 80023bc:	601a      	str	r2, [r3, #0]
 80023be:	605a      	str	r2, [r3, #4]
 80023c0:	609a      	str	r2, [r3, #8]
 80023c2:	60da      	str	r2, [r3, #12]
 80023c4:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80023c6:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80023ca:	f001 fad9 	bl	8003980 <HAL_PWREx_ControlVoltageScaling>
 80023ce:	4603      	mov	r3, r0
 80023d0:	2b00      	cmp	r3, #0
 80023d2:	d001      	beq.n	80023d8 <SystemClock_Config+0x34>
  {
    Error_Handler();
 80023d4:	f000 f930 	bl	8002638 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 80023d8:	2310      	movs	r3, #16
 80023da:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80023dc:	2301      	movs	r3, #1
 80023de:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 80023e0:	2300      	movs	r3, #0
 80023e2:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80023e4:	2360      	movs	r3, #96	@ 0x60
 80023e6:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80023e8:	2300      	movs	r3, #0
 80023ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80023ec:	f107 0314 	add.w	r3, r7, #20
 80023f0:	4618      	mov	r0, r3
 80023f2:	f001 fb1b 	bl	8003a2c <HAL_RCC_OscConfig>
 80023f6:	4603      	mov	r3, r0
 80023f8:	2b00      	cmp	r3, #0
 80023fa:	d001      	beq.n	8002400 <SystemClock_Config+0x5c>
  {
    Error_Handler();
 80023fc:	f000 f91c 	bl	8002638 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002400:	230f      	movs	r3, #15
 8002402:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8002404:	2300      	movs	r3, #0
 8002406:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002408:	2300      	movs	r3, #0
 800240a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800240c:	2300      	movs	r3, #0
 800240e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002410:	2300      	movs	r3, #0
 8002412:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8002414:	463b      	mov	r3, r7
 8002416:	2100      	movs	r1, #0
 8002418:	4618      	mov	r0, r3
 800241a:	f001 ff1b 	bl	8004254 <HAL_RCC_ClockConfig>
 800241e:	4603      	mov	r3, r0
 8002420:	2b00      	cmp	r3, #0
 8002422:	d001      	beq.n	8002428 <SystemClock_Config+0x84>
  {
    Error_Handler();
 8002424:	f000 f908 	bl	8002638 <Error_Handler>
  }
}
 8002428:	bf00      	nop
 800242a:	3758      	adds	r7, #88	@ 0x58
 800242c:	46bd      	mov	sp, r7
 800242e:	bd80      	pop	{r7, pc}

08002430 <MX_CAN1_Init>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(void)
{
 8002430:	b580      	push	{r7, lr}
 8002432:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8002434:	4b16      	ldr	r3, [pc, #88]	@ (8002490 <MX_CAN1_Init+0x60>)
 8002436:	4a17      	ldr	r2, [pc, #92]	@ (8002494 <MX_CAN1_Init+0x64>)
 8002438:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 16;
 800243a:	4b15      	ldr	r3, [pc, #84]	@ (8002490 <MX_CAN1_Init+0x60>)
 800243c:	2210      	movs	r2, #16
 800243e:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8002440:	4b13      	ldr	r3, [pc, #76]	@ (8002490 <MX_CAN1_Init+0x60>)
 8002442:	2200      	movs	r2, #0
 8002444:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8002446:	4b12      	ldr	r3, [pc, #72]	@ (8002490 <MX_CAN1_Init+0x60>)
 8002448:	2200      	movs	r2, #0
 800244a:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_1TQ;
 800244c:	4b10      	ldr	r3, [pc, #64]	@ (8002490 <MX_CAN1_Init+0x60>)
 800244e:	2200      	movs	r2, #0
 8002450:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_1TQ;
 8002452:	4b0f      	ldr	r3, [pc, #60]	@ (8002490 <MX_CAN1_Init+0x60>)
 8002454:	2200      	movs	r2, #0
 8002456:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8002458:	4b0d      	ldr	r3, [pc, #52]	@ (8002490 <MX_CAN1_Init+0x60>)
 800245a:	2200      	movs	r2, #0
 800245c:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 800245e:	4b0c      	ldr	r3, [pc, #48]	@ (8002490 <MX_CAN1_Init+0x60>)
 8002460:	2200      	movs	r2, #0
 8002462:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8002464:	4b0a      	ldr	r3, [pc, #40]	@ (8002490 <MX_CAN1_Init+0x60>)
 8002466:	2200      	movs	r2, #0
 8002468:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 800246a:	4b09      	ldr	r3, [pc, #36]	@ (8002490 <MX_CAN1_Init+0x60>)
 800246c:	2200      	movs	r2, #0
 800246e:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8002470:	4b07      	ldr	r3, [pc, #28]	@ (8002490 <MX_CAN1_Init+0x60>)
 8002472:	2200      	movs	r2, #0
 8002474:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8002476:	4b06      	ldr	r3, [pc, #24]	@ (8002490 <MX_CAN1_Init+0x60>)
 8002478:	2200      	movs	r2, #0
 800247a:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 800247c:	4804      	ldr	r0, [pc, #16]	@ (8002490 <MX_CAN1_Init+0x60>)
 800247e:	f000 ff15 	bl	80032ac <HAL_CAN_Init>
 8002482:	4603      	mov	r3, r0
 8002484:	2b00      	cmp	r3, #0
 8002486:	d001      	beq.n	800248c <MX_CAN1_Init+0x5c>
  {
    Error_Handler();
 8002488:	f000 f8d6 	bl	8002638 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 800248c:	bf00      	nop
 800248e:	bd80      	pop	{r7, pc}
 8002490:	20000084 	.word	0x20000084
 8002494:	40006400 	.word	0x40006400

08002498 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8002498:	b580      	push	{r7, lr}
 800249a:	b09a      	sub	sp, #104	@ 0x68
 800249c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800249e:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 80024a2:	2200      	movs	r2, #0
 80024a4:	601a      	str	r2, [r3, #0]
 80024a6:	605a      	str	r2, [r3, #4]
 80024a8:	609a      	str	r2, [r3, #8]
 80024aa:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80024ac:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 80024b0:	2200      	movs	r2, #0
 80024b2:	601a      	str	r2, [r3, #0]
 80024b4:	605a      	str	r2, [r3, #4]
 80024b6:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80024b8:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80024bc:	2200      	movs	r2, #0
 80024be:	601a      	str	r2, [r3, #0]
 80024c0:	605a      	str	r2, [r3, #4]
 80024c2:	609a      	str	r2, [r3, #8]
 80024c4:	60da      	str	r2, [r3, #12]
 80024c6:	611a      	str	r2, [r3, #16]
 80024c8:	615a      	str	r2, [r3, #20]
 80024ca:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80024cc:	1d3b      	adds	r3, r7, #4
 80024ce:	222c      	movs	r2, #44	@ 0x2c
 80024d0:	2100      	movs	r1, #0
 80024d2:	4618      	mov	r0, r3
 80024d4:	f003 f9b8 	bl	8005848 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80024d8:	4b43      	ldr	r3, [pc, #268]	@ (80025e8 <MX_TIM1_Init+0x150>)
 80024da:	4a44      	ldr	r2, [pc, #272]	@ (80025ec <MX_TIM1_Init+0x154>)
 80024dc:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 80024de:	4b42      	ldr	r3, [pc, #264]	@ (80025e8 <MX_TIM1_Init+0x150>)
 80024e0:	2200      	movs	r2, #0
 80024e2:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80024e4:	4b40      	ldr	r3, [pc, #256]	@ (80025e8 <MX_TIM1_Init+0x150>)
 80024e6:	2200      	movs	r2, #0
 80024e8:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 80024ea:	4b3f      	ldr	r3, [pc, #252]	@ (80025e8 <MX_TIM1_Init+0x150>)
 80024ec:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80024f0:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80024f2:	4b3d      	ldr	r3, [pc, #244]	@ (80025e8 <MX_TIM1_Init+0x150>)
 80024f4:	2200      	movs	r2, #0
 80024f6:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80024f8:	4b3b      	ldr	r3, [pc, #236]	@ (80025e8 <MX_TIM1_Init+0x150>)
 80024fa:	2200      	movs	r2, #0
 80024fc:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80024fe:	4b3a      	ldr	r3, [pc, #232]	@ (80025e8 <MX_TIM1_Init+0x150>)
 8002500:	2200      	movs	r2, #0
 8002502:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8002504:	4838      	ldr	r0, [pc, #224]	@ (80025e8 <MX_TIM1_Init+0x150>)
 8002506:	f002 f891 	bl	800462c <HAL_TIM_Base_Init>
 800250a:	4603      	mov	r3, r0
 800250c:	2b00      	cmp	r3, #0
 800250e:	d001      	beq.n	8002514 <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 8002510:	f000 f892 	bl	8002638 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002514:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002518:	65bb      	str	r3, [r7, #88]	@ 0x58
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800251a:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 800251e:	4619      	mov	r1, r3
 8002520:	4831      	ldr	r0, [pc, #196]	@ (80025e8 <MX_TIM1_Init+0x150>)
 8002522:	f002 fa4f 	bl	80049c4 <HAL_TIM_ConfigClockSource>
 8002526:	4603      	mov	r3, r0
 8002528:	2b00      	cmp	r3, #0
 800252a:	d001      	beq.n	8002530 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 800252c:	f000 f884 	bl	8002638 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8002530:	482d      	ldr	r0, [pc, #180]	@ (80025e8 <MX_TIM1_Init+0x150>)
 8002532:	f002 f8d2 	bl	80046da <HAL_TIM_PWM_Init>
 8002536:	4603      	mov	r3, r0
 8002538:	2b00      	cmp	r3, #0
 800253a:	d001      	beq.n	8002540 <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 800253c:	f000 f87c 	bl	8002638 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002540:	2300      	movs	r3, #0
 8002542:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8002544:	2300      	movs	r3, #0
 8002546:	653b      	str	r3, [r7, #80]	@ 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002548:	2300      	movs	r3, #0
 800254a:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800254c:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8002550:	4619      	mov	r1, r3
 8002552:	4825      	ldr	r0, [pc, #148]	@ (80025e8 <MX_TIM1_Init+0x150>)
 8002554:	f002 fe88 	bl	8005268 <HAL_TIMEx_MasterConfigSynchronization>
 8002558:	4603      	mov	r3, r0
 800255a:	2b00      	cmp	r3, #0
 800255c:	d001      	beq.n	8002562 <MX_TIM1_Init+0xca>
  {
    Error_Handler();
 800255e:	f000 f86b 	bl	8002638 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002562:	2360      	movs	r3, #96	@ 0x60
 8002564:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.Pulse = 0;
 8002566:	2300      	movs	r3, #0
 8002568:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800256a:	2300      	movs	r3, #0
 800256c:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800256e:	2300      	movs	r3, #0
 8002570:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002572:	2300      	movs	r3, #0
 8002574:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002576:	2300      	movs	r3, #0
 8002578:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800257a:	2300      	movs	r3, #0
 800257c:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800257e:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8002582:	2204      	movs	r2, #4
 8002584:	4619      	mov	r1, r3
 8002586:	4818      	ldr	r0, [pc, #96]	@ (80025e8 <MX_TIM1_Init+0x150>)
 8002588:	f002 f908 	bl	800479c <HAL_TIM_PWM_ConfigChannel>
 800258c:	4603      	mov	r3, r0
 800258e:	2b00      	cmp	r3, #0
 8002590:	d001      	beq.n	8002596 <MX_TIM1_Init+0xfe>
  {
    Error_Handler();
 8002592:	f000 f851 	bl	8002638 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8002596:	2300      	movs	r3, #0
 8002598:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800259a:	2300      	movs	r3, #0
 800259c:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800259e:	2300      	movs	r3, #0
 80025a0:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80025a2:	2300      	movs	r3, #0
 80025a4:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80025a6:	2300      	movs	r3, #0
 80025a8:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80025aa:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80025ae:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 80025b0:	2300      	movs	r3, #0
 80025b2:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 80025b4:	2300      	movs	r3, #0
 80025b6:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 80025b8:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80025bc:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 80025be:	2300      	movs	r3, #0
 80025c0:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80025c2:	2300      	movs	r3, #0
 80025c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80025c6:	1d3b      	adds	r3, r7, #4
 80025c8:	4619      	mov	r1, r3
 80025ca:	4807      	ldr	r0, [pc, #28]	@ (80025e8 <MX_TIM1_Init+0x150>)
 80025cc:	f002 feb2 	bl	8005334 <HAL_TIMEx_ConfigBreakDeadTime>
 80025d0:	4603      	mov	r3, r0
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	d001      	beq.n	80025da <MX_TIM1_Init+0x142>
  {
    Error_Handler();
 80025d6:	f000 f82f 	bl	8002638 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80025da:	4803      	ldr	r0, [pc, #12]	@ (80025e8 <MX_TIM1_Init+0x150>)
 80025dc:	f000 f8ba 	bl	8002754 <HAL_TIM_MspPostInit>

}
 80025e0:	bf00      	nop
 80025e2:	3768      	adds	r7, #104	@ 0x68
 80025e4:	46bd      	mov	sp, r7
 80025e6:	bd80      	pop	{r7, pc}
 80025e8:	200000ac 	.word	0x200000ac
 80025ec:	40012c00 	.word	0x40012c00

080025f0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80025f0:	b480      	push	{r7}
 80025f2:	b083      	sub	sp, #12
 80025f4:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80025f6:	4b0f      	ldr	r3, [pc, #60]	@ (8002634 <MX_GPIO_Init+0x44>)
 80025f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80025fa:	4a0e      	ldr	r2, [pc, #56]	@ (8002634 <MX_GPIO_Init+0x44>)
 80025fc:	f043 0302 	orr.w	r3, r3, #2
 8002600:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002602:	4b0c      	ldr	r3, [pc, #48]	@ (8002634 <MX_GPIO_Init+0x44>)
 8002604:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002606:	f003 0302 	and.w	r3, r3, #2
 800260a:	607b      	str	r3, [r7, #4]
 800260c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800260e:	4b09      	ldr	r3, [pc, #36]	@ (8002634 <MX_GPIO_Init+0x44>)
 8002610:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002612:	4a08      	ldr	r2, [pc, #32]	@ (8002634 <MX_GPIO_Init+0x44>)
 8002614:	f043 0301 	orr.w	r3, r3, #1
 8002618:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800261a:	4b06      	ldr	r3, [pc, #24]	@ (8002634 <MX_GPIO_Init+0x44>)
 800261c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800261e:	f003 0301 	and.w	r3, r3, #1
 8002622:	603b      	str	r3, [r7, #0]
 8002624:	683b      	ldr	r3, [r7, #0]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8002626:	bf00      	nop
 8002628:	370c      	adds	r7, #12
 800262a:	46bd      	mov	sp, r7
 800262c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002630:	4770      	bx	lr
 8002632:	bf00      	nop
 8002634:	40021000 	.word	0x40021000

08002638 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002638:	b480      	push	{r7}
 800263a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800263c:	b672      	cpsid	i
}
 800263e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002640:	bf00      	nop
 8002642:	e7fd      	b.n	8002640 <Error_Handler+0x8>

08002644 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002644:	b480      	push	{r7}
 8002646:	b083      	sub	sp, #12
 8002648:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800264a:	4b0f      	ldr	r3, [pc, #60]	@ (8002688 <HAL_MspInit+0x44>)
 800264c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800264e:	4a0e      	ldr	r2, [pc, #56]	@ (8002688 <HAL_MspInit+0x44>)
 8002650:	f043 0301 	orr.w	r3, r3, #1
 8002654:	6613      	str	r3, [r2, #96]	@ 0x60
 8002656:	4b0c      	ldr	r3, [pc, #48]	@ (8002688 <HAL_MspInit+0x44>)
 8002658:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800265a:	f003 0301 	and.w	r3, r3, #1
 800265e:	607b      	str	r3, [r7, #4]
 8002660:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002662:	4b09      	ldr	r3, [pc, #36]	@ (8002688 <HAL_MspInit+0x44>)
 8002664:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002666:	4a08      	ldr	r2, [pc, #32]	@ (8002688 <HAL_MspInit+0x44>)
 8002668:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800266c:	6593      	str	r3, [r2, #88]	@ 0x58
 800266e:	4b06      	ldr	r3, [pc, #24]	@ (8002688 <HAL_MspInit+0x44>)
 8002670:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002672:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002676:	603b      	str	r3, [r7, #0]
 8002678:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800267a:	bf00      	nop
 800267c:	370c      	adds	r7, #12
 800267e:	46bd      	mov	sp, r7
 8002680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002684:	4770      	bx	lr
 8002686:	bf00      	nop
 8002688:	40021000 	.word	0x40021000

0800268c <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 800268c:	b580      	push	{r7, lr}
 800268e:	b08a      	sub	sp, #40	@ 0x28
 8002690:	af00      	add	r7, sp, #0
 8002692:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002694:	f107 0314 	add.w	r3, r7, #20
 8002698:	2200      	movs	r2, #0
 800269a:	601a      	str	r2, [r3, #0]
 800269c:	605a      	str	r2, [r3, #4]
 800269e:	609a      	str	r2, [r3, #8]
 80026a0:	60da      	str	r2, [r3, #12]
 80026a2:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	4a18      	ldr	r2, [pc, #96]	@ (800270c <HAL_CAN_MspInit+0x80>)
 80026aa:	4293      	cmp	r3, r2
 80026ac:	d129      	bne.n	8002702 <HAL_CAN_MspInit+0x76>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 80026ae:	4b18      	ldr	r3, [pc, #96]	@ (8002710 <HAL_CAN_MspInit+0x84>)
 80026b0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80026b2:	4a17      	ldr	r2, [pc, #92]	@ (8002710 <HAL_CAN_MspInit+0x84>)
 80026b4:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80026b8:	6593      	str	r3, [r2, #88]	@ 0x58
 80026ba:	4b15      	ldr	r3, [pc, #84]	@ (8002710 <HAL_CAN_MspInit+0x84>)
 80026bc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80026be:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80026c2:	613b      	str	r3, [r7, #16]
 80026c4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80026c6:	4b12      	ldr	r3, [pc, #72]	@ (8002710 <HAL_CAN_MspInit+0x84>)
 80026c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80026ca:	4a11      	ldr	r2, [pc, #68]	@ (8002710 <HAL_CAN_MspInit+0x84>)
 80026cc:	f043 0301 	orr.w	r3, r3, #1
 80026d0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80026d2:	4b0f      	ldr	r3, [pc, #60]	@ (8002710 <HAL_CAN_MspInit+0x84>)
 80026d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80026d6:	f003 0301 	and.w	r3, r3, #1
 80026da:	60fb      	str	r3, [r7, #12]
 80026dc:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PA11     ------> CAN1_RX
    PA12     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 80026de:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 80026e2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026e4:	2302      	movs	r3, #2
 80026e6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026e8:	2300      	movs	r3, #0
 80026ea:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80026ec:	2303      	movs	r3, #3
 80026ee:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 80026f0:	2309      	movs	r3, #9
 80026f2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80026f4:	f107 0314 	add.w	r3, r7, #20
 80026f8:	4619      	mov	r1, r3
 80026fa:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80026fe:	f000 ffb7 	bl	8003670 <HAL_GPIO_Init>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }

}
 8002702:	bf00      	nop
 8002704:	3728      	adds	r7, #40	@ 0x28
 8002706:	46bd      	mov	sp, r7
 8002708:	bd80      	pop	{r7, pc}
 800270a:	bf00      	nop
 800270c:	40006400 	.word	0x40006400
 8002710:	40021000 	.word	0x40021000

08002714 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002714:	b480      	push	{r7}
 8002716:	b085      	sub	sp, #20
 8002718:	af00      	add	r7, sp, #0
 800271a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	4a0a      	ldr	r2, [pc, #40]	@ (800274c <HAL_TIM_Base_MspInit+0x38>)
 8002722:	4293      	cmp	r3, r2
 8002724:	d10b      	bne.n	800273e <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002726:	4b0a      	ldr	r3, [pc, #40]	@ (8002750 <HAL_TIM_Base_MspInit+0x3c>)
 8002728:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800272a:	4a09      	ldr	r2, [pc, #36]	@ (8002750 <HAL_TIM_Base_MspInit+0x3c>)
 800272c:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002730:	6613      	str	r3, [r2, #96]	@ 0x60
 8002732:	4b07      	ldr	r3, [pc, #28]	@ (8002750 <HAL_TIM_Base_MspInit+0x3c>)
 8002734:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002736:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800273a:	60fb      	str	r3, [r7, #12]
 800273c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 800273e:	bf00      	nop
 8002740:	3714      	adds	r7, #20
 8002742:	46bd      	mov	sp, r7
 8002744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002748:	4770      	bx	lr
 800274a:	bf00      	nop
 800274c:	40012c00 	.word	0x40012c00
 8002750:	40021000 	.word	0x40021000

08002754 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002754:	b580      	push	{r7, lr}
 8002756:	b088      	sub	sp, #32
 8002758:	af00      	add	r7, sp, #0
 800275a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800275c:	f107 030c 	add.w	r3, r7, #12
 8002760:	2200      	movs	r2, #0
 8002762:	601a      	str	r2, [r3, #0]
 8002764:	605a      	str	r2, [r3, #4]
 8002766:	609a      	str	r2, [r3, #8]
 8002768:	60da      	str	r2, [r3, #12]
 800276a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	4a11      	ldr	r2, [pc, #68]	@ (80027b8 <HAL_TIM_MspPostInit+0x64>)
 8002772:	4293      	cmp	r3, r2
 8002774:	d11b      	bne.n	80027ae <HAL_TIM_MspPostInit+0x5a>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002776:	4b11      	ldr	r3, [pc, #68]	@ (80027bc <HAL_TIM_MspPostInit+0x68>)
 8002778:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800277a:	4a10      	ldr	r2, [pc, #64]	@ (80027bc <HAL_TIM_MspPostInit+0x68>)
 800277c:	f043 0302 	orr.w	r3, r3, #2
 8002780:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002782:	4b0e      	ldr	r3, [pc, #56]	@ (80027bc <HAL_TIM_MspPostInit+0x68>)
 8002784:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002786:	f003 0302 	and.w	r3, r3, #2
 800278a:	60bb      	str	r3, [r7, #8]
 800278c:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PB0     ------> TIM1_CH2N
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800278e:	2301      	movs	r3, #1
 8002790:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002792:	2302      	movs	r3, #2
 8002794:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002796:	2300      	movs	r3, #0
 8002798:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800279a:	2300      	movs	r3, #0
 800279c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 800279e:	2301      	movs	r3, #1
 80027a0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80027a2:	f107 030c 	add.w	r3, r7, #12
 80027a6:	4619      	mov	r1, r3
 80027a8:	4805      	ldr	r0, [pc, #20]	@ (80027c0 <HAL_TIM_MspPostInit+0x6c>)
 80027aa:	f000 ff61 	bl	8003670 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 80027ae:	bf00      	nop
 80027b0:	3720      	adds	r7, #32
 80027b2:	46bd      	mov	sp, r7
 80027b4:	bd80      	pop	{r7, pc}
 80027b6:	bf00      	nop
 80027b8:	40012c00 	.word	0x40012c00
 80027bc:	40021000 	.word	0x40021000
 80027c0:	48000400 	.word	0x48000400

080027c4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80027c4:	b480      	push	{r7}
 80027c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80027c8:	bf00      	nop
 80027ca:	e7fd      	b.n	80027c8 <NMI_Handler+0x4>

080027cc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80027cc:	b480      	push	{r7}
 80027ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80027d0:	bf00      	nop
 80027d2:	e7fd      	b.n	80027d0 <HardFault_Handler+0x4>

080027d4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80027d4:	b480      	push	{r7}
 80027d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80027d8:	bf00      	nop
 80027da:	e7fd      	b.n	80027d8 <MemManage_Handler+0x4>

080027dc <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80027dc:	b480      	push	{r7}
 80027de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80027e0:	bf00      	nop
 80027e2:	e7fd      	b.n	80027e0 <BusFault_Handler+0x4>

080027e4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80027e4:	b480      	push	{r7}
 80027e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80027e8:	bf00      	nop
 80027ea:	e7fd      	b.n	80027e8 <UsageFault_Handler+0x4>

080027ec <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80027ec:	b480      	push	{r7}
 80027ee:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80027f0:	bf00      	nop
 80027f2:	46bd      	mov	sp, r7
 80027f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027f8:	4770      	bx	lr

080027fa <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80027fa:	b480      	push	{r7}
 80027fc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80027fe:	bf00      	nop
 8002800:	46bd      	mov	sp, r7
 8002802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002806:	4770      	bx	lr

08002808 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002808:	b480      	push	{r7}
 800280a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800280c:	bf00      	nop
 800280e:	46bd      	mov	sp, r7
 8002810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002814:	4770      	bx	lr

08002816 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002816:	b580      	push	{r7, lr}
 8002818:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800281a:	f000 fd03 	bl	8003224 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800281e:	bf00      	nop
 8002820:	bd80      	pop	{r7, pc}

08002822 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002822:	b580      	push	{r7, lr}
 8002824:	b086      	sub	sp, #24
 8002826:	af00      	add	r7, sp, #0
 8002828:	60f8      	str	r0, [r7, #12]
 800282a:	60b9      	str	r1, [r7, #8]
 800282c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800282e:	2300      	movs	r3, #0
 8002830:	617b      	str	r3, [r7, #20]
 8002832:	e00a      	b.n	800284a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002834:	f3af 8000 	nop.w
 8002838:	4601      	mov	r1, r0
 800283a:	68bb      	ldr	r3, [r7, #8]
 800283c:	1c5a      	adds	r2, r3, #1
 800283e:	60ba      	str	r2, [r7, #8]
 8002840:	b2ca      	uxtb	r2, r1
 8002842:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002844:	697b      	ldr	r3, [r7, #20]
 8002846:	3301      	adds	r3, #1
 8002848:	617b      	str	r3, [r7, #20]
 800284a:	697a      	ldr	r2, [r7, #20]
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	429a      	cmp	r2, r3
 8002850:	dbf0      	blt.n	8002834 <_read+0x12>
  }

  return len;
 8002852:	687b      	ldr	r3, [r7, #4]
}
 8002854:	4618      	mov	r0, r3
 8002856:	3718      	adds	r7, #24
 8002858:	46bd      	mov	sp, r7
 800285a:	bd80      	pop	{r7, pc}

0800285c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800285c:	b580      	push	{r7, lr}
 800285e:	b086      	sub	sp, #24
 8002860:	af00      	add	r7, sp, #0
 8002862:	60f8      	str	r0, [r7, #12]
 8002864:	60b9      	str	r1, [r7, #8]
 8002866:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002868:	2300      	movs	r3, #0
 800286a:	617b      	str	r3, [r7, #20]
 800286c:	e009      	b.n	8002882 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800286e:	68bb      	ldr	r3, [r7, #8]
 8002870:	1c5a      	adds	r2, r3, #1
 8002872:	60ba      	str	r2, [r7, #8]
 8002874:	781b      	ldrb	r3, [r3, #0]
 8002876:	4618      	mov	r0, r3
 8002878:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800287c:	697b      	ldr	r3, [r7, #20]
 800287e:	3301      	adds	r3, #1
 8002880:	617b      	str	r3, [r7, #20]
 8002882:	697a      	ldr	r2, [r7, #20]
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	429a      	cmp	r2, r3
 8002888:	dbf1      	blt.n	800286e <_write+0x12>
  }
  return len;
 800288a:	687b      	ldr	r3, [r7, #4]
}
 800288c:	4618      	mov	r0, r3
 800288e:	3718      	adds	r7, #24
 8002890:	46bd      	mov	sp, r7
 8002892:	bd80      	pop	{r7, pc}

08002894 <_close>:

int _close(int file)
{
 8002894:	b480      	push	{r7}
 8002896:	b083      	sub	sp, #12
 8002898:	af00      	add	r7, sp, #0
 800289a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800289c:	f04f 33ff 	mov.w	r3, #4294967295
}
 80028a0:	4618      	mov	r0, r3
 80028a2:	370c      	adds	r7, #12
 80028a4:	46bd      	mov	sp, r7
 80028a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028aa:	4770      	bx	lr

080028ac <_fstat>:


int _fstat(int file, struct stat *st)
{
 80028ac:	b480      	push	{r7}
 80028ae:	b083      	sub	sp, #12
 80028b0:	af00      	add	r7, sp, #0
 80028b2:	6078      	str	r0, [r7, #4]
 80028b4:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80028b6:	683b      	ldr	r3, [r7, #0]
 80028b8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80028bc:	605a      	str	r2, [r3, #4]
  return 0;
 80028be:	2300      	movs	r3, #0
}
 80028c0:	4618      	mov	r0, r3
 80028c2:	370c      	adds	r7, #12
 80028c4:	46bd      	mov	sp, r7
 80028c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ca:	4770      	bx	lr

080028cc <_isatty>:

int _isatty(int file)
{
 80028cc:	b480      	push	{r7}
 80028ce:	b083      	sub	sp, #12
 80028d0:	af00      	add	r7, sp, #0
 80028d2:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80028d4:	2301      	movs	r3, #1
}
 80028d6:	4618      	mov	r0, r3
 80028d8:	370c      	adds	r7, #12
 80028da:	46bd      	mov	sp, r7
 80028dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028e0:	4770      	bx	lr

080028e2 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80028e2:	b480      	push	{r7}
 80028e4:	b085      	sub	sp, #20
 80028e6:	af00      	add	r7, sp, #0
 80028e8:	60f8      	str	r0, [r7, #12]
 80028ea:	60b9      	str	r1, [r7, #8]
 80028ec:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80028ee:	2300      	movs	r3, #0
}
 80028f0:	4618      	mov	r0, r3
 80028f2:	3714      	adds	r7, #20
 80028f4:	46bd      	mov	sp, r7
 80028f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028fa:	4770      	bx	lr

080028fc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80028fc:	b580      	push	{r7, lr}
 80028fe:	b086      	sub	sp, #24
 8002900:	af00      	add	r7, sp, #0
 8002902:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002904:	4a14      	ldr	r2, [pc, #80]	@ (8002958 <_sbrk+0x5c>)
 8002906:	4b15      	ldr	r3, [pc, #84]	@ (800295c <_sbrk+0x60>)
 8002908:	1ad3      	subs	r3, r2, r3
 800290a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800290c:	697b      	ldr	r3, [r7, #20]
 800290e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002910:	4b13      	ldr	r3, [pc, #76]	@ (8002960 <_sbrk+0x64>)
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	2b00      	cmp	r3, #0
 8002916:	d102      	bne.n	800291e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002918:	4b11      	ldr	r3, [pc, #68]	@ (8002960 <_sbrk+0x64>)
 800291a:	4a12      	ldr	r2, [pc, #72]	@ (8002964 <_sbrk+0x68>)
 800291c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800291e:	4b10      	ldr	r3, [pc, #64]	@ (8002960 <_sbrk+0x64>)
 8002920:	681a      	ldr	r2, [r3, #0]
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	4413      	add	r3, r2
 8002926:	693a      	ldr	r2, [r7, #16]
 8002928:	429a      	cmp	r2, r3
 800292a:	d207      	bcs.n	800293c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800292c:	f002 fffa 	bl	8005924 <__errno>
 8002930:	4603      	mov	r3, r0
 8002932:	220c      	movs	r2, #12
 8002934:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002936:	f04f 33ff 	mov.w	r3, #4294967295
 800293a:	e009      	b.n	8002950 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800293c:	4b08      	ldr	r3, [pc, #32]	@ (8002960 <_sbrk+0x64>)
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002942:	4b07      	ldr	r3, [pc, #28]	@ (8002960 <_sbrk+0x64>)
 8002944:	681a      	ldr	r2, [r3, #0]
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	4413      	add	r3, r2
 800294a:	4a05      	ldr	r2, [pc, #20]	@ (8002960 <_sbrk+0x64>)
 800294c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800294e:	68fb      	ldr	r3, [r7, #12]
}
 8002950:	4618      	mov	r0, r3
 8002952:	3718      	adds	r7, #24
 8002954:	46bd      	mov	sp, r7
 8002956:	bd80      	pop	{r7, pc}
 8002958:	20010000 	.word	0x20010000
 800295c:	00000400 	.word	0x00000400
 8002960:	2000053c 	.word	0x2000053c
 8002964:	20000690 	.word	0x20000690

08002968 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8002968:	b480      	push	{r7}
 800296a:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 800296c:	4b06      	ldr	r3, [pc, #24]	@ (8002988 <SystemInit+0x20>)
 800296e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002972:	4a05      	ldr	r2, [pc, #20]	@ (8002988 <SystemInit+0x20>)
 8002974:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002978:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 800297c:	bf00      	nop
 800297e:	46bd      	mov	sp, r7
 8002980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002984:	4770      	bx	lr
 8002986:	bf00      	nop
 8002988:	e000ed00 	.word	0xe000ed00

0800298c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 800298c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80029c4 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002990:	f7ff ffea 	bl	8002968 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002994:	480c      	ldr	r0, [pc, #48]	@ (80029c8 <LoopForever+0x6>)
  ldr r1, =_edata
 8002996:	490d      	ldr	r1, [pc, #52]	@ (80029cc <LoopForever+0xa>)
  ldr r2, =_sidata
 8002998:	4a0d      	ldr	r2, [pc, #52]	@ (80029d0 <LoopForever+0xe>)
  movs r3, #0
 800299a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800299c:	e002      	b.n	80029a4 <LoopCopyDataInit>

0800299e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800299e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80029a0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80029a2:	3304      	adds	r3, #4

080029a4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80029a4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80029a6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80029a8:	d3f9      	bcc.n	800299e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80029aa:	4a0a      	ldr	r2, [pc, #40]	@ (80029d4 <LoopForever+0x12>)
  ldr r4, =_ebss
 80029ac:	4c0a      	ldr	r4, [pc, #40]	@ (80029d8 <LoopForever+0x16>)
  movs r3, #0
 80029ae:	2300      	movs	r3, #0
  b LoopFillZerobss
 80029b0:	e001      	b.n	80029b6 <LoopFillZerobss>

080029b2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80029b2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80029b4:	3204      	adds	r2, #4

080029b6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80029b6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80029b8:	d3fb      	bcc.n	80029b2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80029ba:	f002 ffb9 	bl	8005930 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80029be:	f7ff fc89 	bl	80022d4 <main>

080029c2 <LoopForever>:

LoopForever:
    b LoopForever
 80029c2:	e7fe      	b.n	80029c2 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80029c4:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 80029c8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80029cc:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 80029d0:	08006620 	.word	0x08006620
  ldr r2, =_sbss
 80029d4:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 80029d8:	20000690 	.word	0x20000690

080029dc <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80029dc:	e7fe      	b.n	80029dc <ADC1_IRQHandler>

080029de <_ardupilot_indication_NotifyState_decode>:
}

/*
 decode ardupilot_indication_NotifyState, return true on failure, false on success
*/
bool _ardupilot_indication_NotifyState_decode(const CanardRxTransfer* transfer, uint32_t* bit_ofs, struct ardupilot_indication_NotifyState* msg, bool tao) {
 80029de:	b580      	push	{r7, lr}
 80029e0:	b088      	sub	sp, #32
 80029e2:	af02      	add	r7, sp, #8
 80029e4:	60f8      	str	r0, [r7, #12]
 80029e6:	60b9      	str	r1, [r7, #8]
 80029e8:	607a      	str	r2, [r7, #4]
 80029ea:	70fb      	strb	r3, [r7, #3]





    canardDecodeScalar(transfer, *bit_ofs, 8, false, &msg->aux_data_type);
 80029ec:	68bb      	ldr	r3, [r7, #8]
 80029ee:	6819      	ldr	r1, [r3, #0]
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	9300      	str	r3, [sp, #0]
 80029f4:	2300      	movs	r3, #0
 80029f6:	2208      	movs	r2, #8
 80029f8:	68f8      	ldr	r0, [r7, #12]
 80029fa:	f7fe f9b7 	bl	8000d6c <canardDecodeScalar>

    *bit_ofs += 8;
 80029fe:	68bb      	ldr	r3, [r7, #8]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	f103 0208 	add.w	r2, r3, #8
 8002a06:	68bb      	ldr	r3, [r7, #8]
 8002a08:	601a      	str	r2, [r3, #0]





    canardDecodeScalar(transfer, *bit_ofs, 8, false, &msg->aux_data.len);
 8002a0a:	68bb      	ldr	r3, [r7, #8]
 8002a0c:	6819      	ldr	r1, [r3, #0]
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	3301      	adds	r3, #1
 8002a12:	9300      	str	r3, [sp, #0]
 8002a14:	2300      	movs	r3, #0
 8002a16:	2208      	movs	r2, #8
 8002a18:	68f8      	ldr	r0, [r7, #12]
 8002a1a:	f7fe f9a7 	bl	8000d6c <canardDecodeScalar>
    *bit_ofs += 8;
 8002a1e:	68bb      	ldr	r3, [r7, #8]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	f103 0208 	add.w	r2, r3, #8
 8002a26:	68bb      	ldr	r3, [r7, #8]
 8002a28:	601a      	str	r2, [r3, #0]
#pragma GCC diagnostic ignored "-Wtype-limits"
    if (msg->aux_data.len > 255) {
        return true; /* invalid value */
    }
#pragma GCC diagnostic pop
    for (size_t i=0; i < msg->aux_data.len; i++) {
 8002a2a:	2300      	movs	r3, #0
 8002a2c:	617b      	str	r3, [r7, #20]
 8002a2e:	e014      	b.n	8002a5a <_ardupilot_indication_NotifyState_decode+0x7c>




        canardDecodeScalar(transfer, *bit_ofs, 8, false, &msg->aux_data.data[i]);
 8002a30:	68bb      	ldr	r3, [r7, #8]
 8002a32:	6819      	ldr	r1, [r3, #0]
 8002a34:	687a      	ldr	r2, [r7, #4]
 8002a36:	697b      	ldr	r3, [r7, #20]
 8002a38:	4413      	add	r3, r2
 8002a3a:	3302      	adds	r3, #2
 8002a3c:	9300      	str	r3, [sp, #0]
 8002a3e:	2300      	movs	r3, #0
 8002a40:	2208      	movs	r2, #8
 8002a42:	68f8      	ldr	r0, [r7, #12]
 8002a44:	f7fe f992 	bl	8000d6c <canardDecodeScalar>

        *bit_ofs += 8;
 8002a48:	68bb      	ldr	r3, [r7, #8]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	f103 0208 	add.w	r2, r3, #8
 8002a50:	68bb      	ldr	r3, [r7, #8]
 8002a52:	601a      	str	r2, [r3, #0]
    for (size_t i=0; i < msg->aux_data.len; i++) {
 8002a54:	697b      	ldr	r3, [r7, #20]
 8002a56:	3301      	adds	r3, #1
 8002a58:	617b      	str	r3, [r7, #20]
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	785b      	ldrb	r3, [r3, #1]
 8002a5e:	461a      	mov	r2, r3
 8002a60:	697b      	ldr	r3, [r7, #20]
 8002a62:	4293      	cmp	r3, r2
 8002a64:	d3e4      	bcc.n	8002a30 <_ardupilot_indication_NotifyState_decode+0x52>





    canardDecodeScalar(transfer, *bit_ofs, 64, false, &msg->vehicle_state);
 8002a66:	68bb      	ldr	r3, [r7, #8]
 8002a68:	6819      	ldr	r1, [r3, #0]
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	f503 7384 	add.w	r3, r3, #264	@ 0x108
 8002a70:	9300      	str	r3, [sp, #0]
 8002a72:	2300      	movs	r3, #0
 8002a74:	2240      	movs	r2, #64	@ 0x40
 8002a76:	68f8      	ldr	r0, [r7, #12]
 8002a78:	f7fe f978 	bl	8000d6c <canardDecodeScalar>

    *bit_ofs += 64;
 8002a7c:	68bb      	ldr	r3, [r7, #8]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	f103 0240 	add.w	r2, r3, #64	@ 0x40
 8002a84:	68bb      	ldr	r3, [r7, #8]
 8002a86:	601a      	str	r2, [r3, #0]





    return false; /* success */
 8002a88:	2300      	movs	r3, #0

}
 8002a8a:	4618      	mov	r0, r3
 8002a8c:	3718      	adds	r7, #24
 8002a8e:	46bd      	mov	sp, r7
 8002a90:	bd80      	pop	{r7, pc}

08002a92 <ardupilot_indication_NotifyState_decode>:
}

/*
  return true if the decode is invalid
 */
bool ardupilot_indication_NotifyState_decode(const CanardRxTransfer* transfer, struct ardupilot_indication_NotifyState* msg) {
 8002a92:	b580      	push	{r7, lr}
 8002a94:	b084      	sub	sp, #16
 8002a96:	af00      	add	r7, sp, #0
 8002a98:	6078      	str	r0, [r7, #4]
 8002a9a:	6039      	str	r1, [r7, #0]
#if CANARD_ENABLE_TAO_OPTION
    if (transfer->tao && (transfer->payload_len > ARDUPILOT_INDICATION_NOTIFYSTATE_MAX_SIZE)) {
        return true; /* invalid payload length */
    }
#endif
    uint32_t bit_ofs = 0;
 8002a9c:	2300      	movs	r3, #0
 8002a9e:	60bb      	str	r3, [r7, #8]
    if (_ardupilot_indication_NotifyState_decode(transfer, &bit_ofs, msg,
 8002aa0:	f107 0108 	add.w	r1, r7, #8
 8002aa4:	2301      	movs	r3, #1
 8002aa6:	683a      	ldr	r2, [r7, #0]
 8002aa8:	6878      	ldr	r0, [r7, #4]
 8002aaa:	f7ff ff98 	bl	80029de <_ardupilot_indication_NotifyState_decode>
 8002aae:	4603      	mov	r3, r0
 8002ab0:	2b00      	cmp	r3, #0
 8002ab2:	d001      	beq.n	8002ab8 <ardupilot_indication_NotifyState_decode+0x26>
    transfer->tao
#else
    true
#endif
    )) {
        return true; /* invalid payload */
 8002ab4:	2301      	movs	r3, #1
 8002ab6:	e00c      	b.n	8002ad2 <ardupilot_indication_NotifyState_decode+0x40>
    }

    const uint32_t byte_len = (bit_ofs+7U)/8U;
 8002ab8:	68bb      	ldr	r3, [r7, #8]
 8002aba:	3307      	adds	r3, #7
 8002abc:	08db      	lsrs	r3, r3, #3
 8002abe:	60fb      	str	r3, [r7, #12]
    // we actually have
    if (!transfer->tao) {
        return byte_len > transfer->payload_len;
    }
#endif
    return byte_len != transfer->payload_len;
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	8a9b      	ldrh	r3, [r3, #20]
 8002ac4:	461a      	mov	r2, r3
 8002ac6:	68fb      	ldr	r3, [r7, #12]
 8002ac8:	4293      	cmp	r3, r2
 8002aca:	bf14      	ite	ne
 8002acc:	2301      	movne	r3, #1
 8002ace:	2300      	moveq	r3, #0
 8002ad0:	b2db      	uxtb	r3, r3
}
 8002ad2:	4618      	mov	r0, r3
 8002ad4:	3710      	adds	r7, #16
 8002ad6:	46bd      	mov	sp, r7
 8002ad8:	bd80      	pop	{r7, pc}

08002ada <_uavcan_equipment_indication_RGB565_decode>:
}

/*
 decode uavcan_equipment_indication_RGB565, return true on failure, false on success
*/
bool _uavcan_equipment_indication_RGB565_decode(const CanardRxTransfer* transfer, uint32_t* bit_ofs, struct uavcan_equipment_indication_RGB565* msg, bool tao) {
 8002ada:	b580      	push	{r7, lr}
 8002adc:	b086      	sub	sp, #24
 8002ade:	af02      	add	r7, sp, #8
 8002ae0:	60f8      	str	r0, [r7, #12]
 8002ae2:	60b9      	str	r1, [r7, #8]
 8002ae4:	607a      	str	r2, [r7, #4]
 8002ae6:	70fb      	strb	r3, [r7, #3]





    canardDecodeScalar(transfer, *bit_ofs, 5, false, &msg->red);
 8002ae8:	68bb      	ldr	r3, [r7, #8]
 8002aea:	6819      	ldr	r1, [r3, #0]
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	9300      	str	r3, [sp, #0]
 8002af0:	2300      	movs	r3, #0
 8002af2:	2205      	movs	r2, #5
 8002af4:	68f8      	ldr	r0, [r7, #12]
 8002af6:	f7fe f939 	bl	8000d6c <canardDecodeScalar>

    *bit_ofs += 5;
 8002afa:	68bb      	ldr	r3, [r7, #8]
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	1d5a      	adds	r2, r3, #5
 8002b00:	68bb      	ldr	r3, [r7, #8]
 8002b02:	601a      	str	r2, [r3, #0]





    canardDecodeScalar(transfer, *bit_ofs, 6, false, &msg->green);
 8002b04:	68bb      	ldr	r3, [r7, #8]
 8002b06:	6819      	ldr	r1, [r3, #0]
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	3301      	adds	r3, #1
 8002b0c:	9300      	str	r3, [sp, #0]
 8002b0e:	2300      	movs	r3, #0
 8002b10:	2206      	movs	r2, #6
 8002b12:	68f8      	ldr	r0, [r7, #12]
 8002b14:	f7fe f92a 	bl	8000d6c <canardDecodeScalar>

    *bit_ofs += 6;
 8002b18:	68bb      	ldr	r3, [r7, #8]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	1d9a      	adds	r2, r3, #6
 8002b1e:	68bb      	ldr	r3, [r7, #8]
 8002b20:	601a      	str	r2, [r3, #0]





    canardDecodeScalar(transfer, *bit_ofs, 5, false, &msg->blue);
 8002b22:	68bb      	ldr	r3, [r7, #8]
 8002b24:	6819      	ldr	r1, [r3, #0]
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	3302      	adds	r3, #2
 8002b2a:	9300      	str	r3, [sp, #0]
 8002b2c:	2300      	movs	r3, #0
 8002b2e:	2205      	movs	r2, #5
 8002b30:	68f8      	ldr	r0, [r7, #12]
 8002b32:	f7fe f91b 	bl	8000d6c <canardDecodeScalar>

    *bit_ofs += 5;
 8002b36:	68bb      	ldr	r3, [r7, #8]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	1d5a      	adds	r2, r3, #5
 8002b3c:	68bb      	ldr	r3, [r7, #8]
 8002b3e:	601a      	str	r2, [r3, #0]





    return false; /* success */
 8002b40:	2300      	movs	r3, #0

}
 8002b42:	4618      	mov	r0, r3
 8002b44:	3710      	adds	r7, #16
 8002b46:	46bd      	mov	sp, r7
 8002b48:	bd80      	pop	{r7, pc}

08002b4a <_uavcan_equipment_indication_SingleLightCommand_decode>:
}

/*
 decode uavcan_equipment_indication_SingleLightCommand, return true on failure, false on success
*/
bool _uavcan_equipment_indication_SingleLightCommand_decode(const CanardRxTransfer* transfer, uint32_t* bit_ofs, struct uavcan_equipment_indication_SingleLightCommand* msg, bool tao) {
 8002b4a:	b580      	push	{r7, lr}
 8002b4c:	b086      	sub	sp, #24
 8002b4e:	af02      	add	r7, sp, #8
 8002b50:	60f8      	str	r0, [r7, #12]
 8002b52:	60b9      	str	r1, [r7, #8]
 8002b54:	607a      	str	r2, [r7, #4]
 8002b56:	70fb      	strb	r3, [r7, #3]





    canardDecodeScalar(transfer, *bit_ofs, 8, false, &msg->light_id);
 8002b58:	68bb      	ldr	r3, [r7, #8]
 8002b5a:	6819      	ldr	r1, [r3, #0]
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	9300      	str	r3, [sp, #0]
 8002b60:	2300      	movs	r3, #0
 8002b62:	2208      	movs	r2, #8
 8002b64:	68f8      	ldr	r0, [r7, #12]
 8002b66:	f7fe f901 	bl	8000d6c <canardDecodeScalar>

    *bit_ofs += 8;
 8002b6a:	68bb      	ldr	r3, [r7, #8]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	f103 0208 	add.w	r2, r3, #8
 8002b72:	68bb      	ldr	r3, [r7, #8]
 8002b74:	601a      	str	r2, [r3, #0]





    if (_uavcan_equipment_indication_RGB565_decode(transfer, bit_ofs, &msg->color, tao)) {return true;}
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	1c5a      	adds	r2, r3, #1
 8002b7a:	78fb      	ldrb	r3, [r7, #3]
 8002b7c:	68b9      	ldr	r1, [r7, #8]
 8002b7e:	68f8      	ldr	r0, [r7, #12]
 8002b80:	f7ff ffab 	bl	8002ada <_uavcan_equipment_indication_RGB565_decode>
 8002b84:	4603      	mov	r3, r0
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	d001      	beq.n	8002b8e <_uavcan_equipment_indication_SingleLightCommand_decode+0x44>
 8002b8a:	2301      	movs	r3, #1
 8002b8c:	e000      	b.n	8002b90 <_uavcan_equipment_indication_SingleLightCommand_decode+0x46>





    return false; /* success */
 8002b8e:	2300      	movs	r3, #0

}
 8002b90:	4618      	mov	r0, r3
 8002b92:	3710      	adds	r7, #16
 8002b94:	46bd      	mov	sp, r7
 8002b96:	bd80      	pop	{r7, pc}

08002b98 <_uavcan_equipment_indication_LightsCommand_decode>:
}

/*
 decode uavcan_equipment_indication_LightsCommand, return true on failure, false on success
*/
bool _uavcan_equipment_indication_LightsCommand_decode(const CanardRxTransfer* transfer, uint32_t* bit_ofs, struct uavcan_equipment_indication_LightsCommand* msg, bool tao) {
 8002b98:	b580      	push	{r7, lr}
 8002b9a:	b088      	sub	sp, #32
 8002b9c:	af02      	add	r7, sp, #8
 8002b9e:	60f8      	str	r0, [r7, #12]
 8002ba0:	60b9      	str	r1, [r7, #8]
 8002ba2:	607a      	str	r2, [r7, #4]
 8002ba4:	70fb      	strb	r3, [r7, #3]





    if (!tao) {
 8002ba6:	78fb      	ldrb	r3, [r7, #3]
 8002ba8:	f083 0301 	eor.w	r3, r3, #1
 8002bac:	b2db      	uxtb	r3, r3
 8002bae:	2b00      	cmp	r3, #0
 8002bb0:	d00d      	beq.n	8002bce <_uavcan_equipment_indication_LightsCommand_decode+0x36>


        canardDecodeScalar(transfer, *bit_ofs, 5, false, &msg->commands.len);
 8002bb2:	68bb      	ldr	r3, [r7, #8]
 8002bb4:	6819      	ldr	r1, [r3, #0]
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	9300      	str	r3, [sp, #0]
 8002bba:	2300      	movs	r3, #0
 8002bbc:	2205      	movs	r2, #5
 8002bbe:	68f8      	ldr	r0, [r7, #12]
 8002bc0:	f7fe f8d4 	bl	8000d6c <canardDecodeScalar>
        *bit_ofs += 5;
 8002bc4:	68bb      	ldr	r3, [r7, #8]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	1d5a      	adds	r2, r3, #5
 8002bca:	68bb      	ldr	r3, [r7, #8]
 8002bcc:	601a      	str	r2, [r3, #0]





    if (tao) {
 8002bce:	78fb      	ldrb	r3, [r7, #3]
 8002bd0:	2b00      	cmp	r3, #0
 8002bd2:	d022      	beq.n	8002c1a <_uavcan_equipment_indication_LightsCommand_decode+0x82>

        msg->commands.len = 0;
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	2200      	movs	r2, #0
 8002bd8:	701a      	strb	r2, [r3, #0]
        while ((transfer->payload_len*8) > *bit_ofs) {
 8002bda:	e015      	b.n	8002c08 <_uavcan_equipment_indication_LightsCommand_decode+0x70>

            if (_uavcan_equipment_indication_SingleLightCommand_decode(transfer, bit_ofs, &msg->commands.data[msg->commands.len], false)) {return true;}
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	781b      	ldrb	r3, [r3, #0]
 8002be0:	009b      	lsls	r3, r3, #2
 8002be2:	687a      	ldr	r2, [r7, #4]
 8002be4:	4413      	add	r3, r2
 8002be6:	1c5a      	adds	r2, r3, #1
 8002be8:	2300      	movs	r3, #0
 8002bea:	68b9      	ldr	r1, [r7, #8]
 8002bec:	68f8      	ldr	r0, [r7, #12]
 8002bee:	f7ff ffac 	bl	8002b4a <_uavcan_equipment_indication_SingleLightCommand_decode>
 8002bf2:	4603      	mov	r3, r0
 8002bf4:	2b00      	cmp	r3, #0
 8002bf6:	d001      	beq.n	8002bfc <_uavcan_equipment_indication_LightsCommand_decode+0x64>
 8002bf8:	2301      	movs	r3, #1
 8002bfa:	e030      	b.n	8002c5e <_uavcan_equipment_indication_LightsCommand_decode+0xc6>
            msg->commands.len++;
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	781b      	ldrb	r3, [r3, #0]
 8002c00:	3301      	adds	r3, #1
 8002c02:	b2da      	uxtb	r2, r3
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	701a      	strb	r2, [r3, #0]
        while ((transfer->payload_len*8) > *bit_ofs) {
 8002c08:	68fb      	ldr	r3, [r7, #12]
 8002c0a:	8a9b      	ldrh	r3, [r3, #20]
 8002c0c:	00db      	lsls	r3, r3, #3
 8002c0e:	461a      	mov	r2, r3
 8002c10:	68bb      	ldr	r3, [r7, #8]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	429a      	cmp	r2, r3
 8002c16:	d8e1      	bhi.n	8002bdc <_uavcan_equipment_indication_LightsCommand_decode+0x44>
 8002c18:	e020      	b.n	8002c5c <_uavcan_equipment_indication_LightsCommand_decode+0xc4>



#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wtype-limits"
        if (msg->commands.len > 20) {
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	781b      	ldrb	r3, [r3, #0]
 8002c1e:	2b14      	cmp	r3, #20
 8002c20:	d901      	bls.n	8002c26 <_uavcan_equipment_indication_LightsCommand_decode+0x8e>
            return true; /* invalid value */
 8002c22:	2301      	movs	r3, #1
 8002c24:	e01b      	b.n	8002c5e <_uavcan_equipment_indication_LightsCommand_decode+0xc6>
        }
#pragma GCC diagnostic pop
        for (size_t i=0; i < msg->commands.len; i++) {
 8002c26:	2300      	movs	r3, #0
 8002c28:	617b      	str	r3, [r7, #20]
 8002c2a:	e011      	b.n	8002c50 <_uavcan_equipment_indication_LightsCommand_decode+0xb8>



            if (_uavcan_equipment_indication_SingleLightCommand_decode(transfer, bit_ofs, &msg->commands.data[i], false)) {return true;}
 8002c2c:	697b      	ldr	r3, [r7, #20]
 8002c2e:	009b      	lsls	r3, r3, #2
 8002c30:	687a      	ldr	r2, [r7, #4]
 8002c32:	4413      	add	r3, r2
 8002c34:	1c5a      	adds	r2, r3, #1
 8002c36:	2300      	movs	r3, #0
 8002c38:	68b9      	ldr	r1, [r7, #8]
 8002c3a:	68f8      	ldr	r0, [r7, #12]
 8002c3c:	f7ff ff85 	bl	8002b4a <_uavcan_equipment_indication_SingleLightCommand_decode>
 8002c40:	4603      	mov	r3, r0
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	d001      	beq.n	8002c4a <_uavcan_equipment_indication_LightsCommand_decode+0xb2>
 8002c46:	2301      	movs	r3, #1
 8002c48:	e009      	b.n	8002c5e <_uavcan_equipment_indication_LightsCommand_decode+0xc6>
        for (size_t i=0; i < msg->commands.len; i++) {
 8002c4a:	697b      	ldr	r3, [r7, #20]
 8002c4c:	3301      	adds	r3, #1
 8002c4e:	617b      	str	r3, [r7, #20]
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	781b      	ldrb	r3, [r3, #0]
 8002c54:	461a      	mov	r2, r3
 8002c56:	697b      	ldr	r3, [r7, #20]
 8002c58:	4293      	cmp	r3, r2
 8002c5a:	d3e7      	bcc.n	8002c2c <_uavcan_equipment_indication_LightsCommand_decode+0x94>





    return false; /* success */
 8002c5c:	2300      	movs	r3, #0

}
 8002c5e:	4618      	mov	r0, r3
 8002c60:	3718      	adds	r7, #24
 8002c62:	46bd      	mov	sp, r7
 8002c64:	bd80      	pop	{r7, pc}

08002c66 <uavcan_equipment_indication_LightsCommand_decode>:
}

/*
  return true if the decode is invalid
 */
bool uavcan_equipment_indication_LightsCommand_decode(const CanardRxTransfer* transfer, struct uavcan_equipment_indication_LightsCommand* msg) {
 8002c66:	b580      	push	{r7, lr}
 8002c68:	b084      	sub	sp, #16
 8002c6a:	af00      	add	r7, sp, #0
 8002c6c:	6078      	str	r0, [r7, #4]
 8002c6e:	6039      	str	r1, [r7, #0]
#if CANARD_ENABLE_TAO_OPTION
    if (transfer->tao && (transfer->payload_len > UAVCAN_EQUIPMENT_INDICATION_LIGHTSCOMMAND_MAX_SIZE)) {
        return true; /* invalid payload length */
    }
#endif
    uint32_t bit_ofs = 0;
 8002c70:	2300      	movs	r3, #0
 8002c72:	60bb      	str	r3, [r7, #8]
    if (_uavcan_equipment_indication_LightsCommand_decode(transfer, &bit_ofs, msg,
 8002c74:	f107 0108 	add.w	r1, r7, #8
 8002c78:	2301      	movs	r3, #1
 8002c7a:	683a      	ldr	r2, [r7, #0]
 8002c7c:	6878      	ldr	r0, [r7, #4]
 8002c7e:	f7ff ff8b 	bl	8002b98 <_uavcan_equipment_indication_LightsCommand_decode>
 8002c82:	4603      	mov	r3, r0
 8002c84:	2b00      	cmp	r3, #0
 8002c86:	d001      	beq.n	8002c8c <uavcan_equipment_indication_LightsCommand_decode+0x26>
    transfer->tao
#else
    true
#endif
    )) {
        return true; /* invalid payload */
 8002c88:	2301      	movs	r3, #1
 8002c8a:	e00c      	b.n	8002ca6 <uavcan_equipment_indication_LightsCommand_decode+0x40>
    }

    const uint32_t byte_len = (bit_ofs+7U)/8U;
 8002c8c:	68bb      	ldr	r3, [r7, #8]
 8002c8e:	3307      	adds	r3, #7
 8002c90:	08db      	lsrs	r3, r3, #3
 8002c92:	60fb      	str	r3, [r7, #12]
    // we actually have
    if (!transfer->tao) {
        return byte_len > transfer->payload_len;
    }
#endif
    return byte_len != transfer->payload_len;
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	8a9b      	ldrh	r3, [r3, #20]
 8002c98:	461a      	mov	r2, r3
 8002c9a:	68fb      	ldr	r3, [r7, #12]
 8002c9c:	4293      	cmp	r3, r2
 8002c9e:	bf14      	ite	ne
 8002ca0:	2301      	movne	r3, #1
 8002ca2:	2300      	moveq	r3, #0
 8002ca4:	b2db      	uxtb	r3, r3
}
 8002ca6:	4618      	mov	r0, r3
 8002ca8:	3710      	adds	r7, #16
 8002caa:	46bd      	mov	sp, r7
 8002cac:	bd80      	pop	{r7, pc}

08002cae <_uavcan_protocol_HardwareVersion_encode>:

#if defined(CANARD_DSDLC_INTERNAL)

static inline void _uavcan_protocol_HardwareVersion_encode(uint8_t* buffer, uint32_t* bit_ofs, struct uavcan_protocol_HardwareVersion* msg, bool tao);
static inline bool _uavcan_protocol_HardwareVersion_decode(const CanardRxTransfer* transfer, uint32_t* bit_ofs, struct uavcan_protocol_HardwareVersion* msg, bool tao);
void _uavcan_protocol_HardwareVersion_encode(uint8_t* buffer, uint32_t* bit_ofs, struct uavcan_protocol_HardwareVersion* msg, bool tao) {
 8002cae:	b580      	push	{r7, lr}
 8002cb0:	b088      	sub	sp, #32
 8002cb2:	af00      	add	r7, sp, #0
 8002cb4:	60f8      	str	r0, [r7, #12]
 8002cb6:	60b9      	str	r1, [r7, #8]
 8002cb8:	607a      	str	r2, [r7, #4]
 8002cba:	70fb      	strb	r3, [r7, #3]





    canardEncodeScalar(buffer, *bit_ofs, 8, &msg->major);
 8002cbc:	68bb      	ldr	r3, [r7, #8]
 8002cbe:	6819      	ldr	r1, [r3, #0]
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	2208      	movs	r2, #8
 8002cc4:	68f8      	ldr	r0, [r7, #12]
 8002cc6:	f7fe f9da 	bl	800107e <canardEncodeScalar>

    *bit_ofs += 8;
 8002cca:	68bb      	ldr	r3, [r7, #8]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	f103 0208 	add.w	r2, r3, #8
 8002cd2:	68bb      	ldr	r3, [r7, #8]
 8002cd4:	601a      	str	r2, [r3, #0]





    canardEncodeScalar(buffer, *bit_ofs, 8, &msg->minor);
 8002cd6:	68bb      	ldr	r3, [r7, #8]
 8002cd8:	6819      	ldr	r1, [r3, #0]
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	3301      	adds	r3, #1
 8002cde:	2208      	movs	r2, #8
 8002ce0:	68f8      	ldr	r0, [r7, #12]
 8002ce2:	f7fe f9cc 	bl	800107e <canardEncodeScalar>

    *bit_ofs += 8;
 8002ce6:	68bb      	ldr	r3, [r7, #8]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	f103 0208 	add.w	r2, r3, #8
 8002cee:	68bb      	ldr	r3, [r7, #8]
 8002cf0:	601a      	str	r2, [r3, #0]





    for (size_t i=0; i < 16; i++) {
 8002cf2:	2300      	movs	r3, #0
 8002cf4:	61fb      	str	r3, [r7, #28]
 8002cf6:	e012      	b.n	8002d1e <_uavcan_protocol_HardwareVersion_encode+0x70>




        canardEncodeScalar(buffer, *bit_ofs, 8, &msg->unique_id[i]);
 8002cf8:	68bb      	ldr	r3, [r7, #8]
 8002cfa:	6819      	ldr	r1, [r3, #0]
 8002cfc:	687a      	ldr	r2, [r7, #4]
 8002cfe:	69fb      	ldr	r3, [r7, #28]
 8002d00:	4413      	add	r3, r2
 8002d02:	3302      	adds	r3, #2
 8002d04:	2208      	movs	r2, #8
 8002d06:	68f8      	ldr	r0, [r7, #12]
 8002d08:	f7fe f9b9 	bl	800107e <canardEncodeScalar>

        *bit_ofs += 8;
 8002d0c:	68bb      	ldr	r3, [r7, #8]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	f103 0208 	add.w	r2, r3, #8
 8002d14:	68bb      	ldr	r3, [r7, #8]
 8002d16:	601a      	str	r2, [r3, #0]
    for (size_t i=0; i < 16; i++) {
 8002d18:	69fb      	ldr	r3, [r7, #28]
 8002d1a:	3301      	adds	r3, #1
 8002d1c:	61fb      	str	r3, [r7, #28]
 8002d1e:	69fb      	ldr	r3, [r7, #28]
 8002d20:	2b0f      	cmp	r3, #15
 8002d22:	d9e9      	bls.n	8002cf8 <_uavcan_protocol_HardwareVersion_encode+0x4a>





    if (!tao) {
 8002d24:	78fb      	ldrb	r3, [r7, #3]
 8002d26:	f083 0301 	eor.w	r3, r3, #1
 8002d2a:	b2db      	uxtb	r3, r3
 8002d2c:	2b00      	cmp	r3, #0
 8002d2e:	d00d      	beq.n	8002d4c <_uavcan_protocol_HardwareVersion_encode+0x9e>


        canardEncodeScalar(buffer, *bit_ofs, 8, &msg->certificate_of_authenticity.len);
 8002d30:	68bb      	ldr	r3, [r7, #8]
 8002d32:	6819      	ldr	r1, [r3, #0]
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	3312      	adds	r3, #18
 8002d38:	2208      	movs	r2, #8
 8002d3a:	68f8      	ldr	r0, [r7, #12]
 8002d3c:	f7fe f99f 	bl	800107e <canardEncodeScalar>
        *bit_ofs += 8;
 8002d40:	68bb      	ldr	r3, [r7, #8]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	f103 0208 	add.w	r2, r3, #8
 8002d48:	68bb      	ldr	r3, [r7, #8]
 8002d4a:	601a      	str	r2, [r3, #0]

    }

#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wtype-limits"
    const size_t certificate_of_authenticity_len = msg->certificate_of_authenticity.len > 255 ? 255 : msg->certificate_of_authenticity.len;
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	7c9b      	ldrb	r3, [r3, #18]
 8002d50:	617b      	str	r3, [r7, #20]
#pragma GCC diagnostic pop
    for (size_t i=0; i < certificate_of_authenticity_len; i++) {
 8002d52:	2300      	movs	r3, #0
 8002d54:	61bb      	str	r3, [r7, #24]
 8002d56:	e013      	b.n	8002d80 <_uavcan_protocol_HardwareVersion_encode+0xd2>




        canardEncodeScalar(buffer, *bit_ofs, 8, &msg->certificate_of_authenticity.data[i]);
 8002d58:	68bb      	ldr	r3, [r7, #8]
 8002d5a:	6819      	ldr	r1, [r3, #0]
 8002d5c:	69bb      	ldr	r3, [r7, #24]
 8002d5e:	3310      	adds	r3, #16
 8002d60:	687a      	ldr	r2, [r7, #4]
 8002d62:	4413      	add	r3, r2
 8002d64:	3303      	adds	r3, #3
 8002d66:	2208      	movs	r2, #8
 8002d68:	68f8      	ldr	r0, [r7, #12]
 8002d6a:	f7fe f988 	bl	800107e <canardEncodeScalar>

        *bit_ofs += 8;
 8002d6e:	68bb      	ldr	r3, [r7, #8]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	f103 0208 	add.w	r2, r3, #8
 8002d76:	68bb      	ldr	r3, [r7, #8]
 8002d78:	601a      	str	r2, [r3, #0]
    for (size_t i=0; i < certificate_of_authenticity_len; i++) {
 8002d7a:	69bb      	ldr	r3, [r7, #24]
 8002d7c:	3301      	adds	r3, #1
 8002d7e:	61bb      	str	r3, [r7, #24]
 8002d80:	69ba      	ldr	r2, [r7, #24]
 8002d82:	697b      	ldr	r3, [r7, #20]
 8002d84:	429a      	cmp	r2, r3
 8002d86:	d3e7      	bcc.n	8002d58 <_uavcan_protocol_HardwareVersion_encode+0xaa>





}
 8002d88:	bf00      	nop
 8002d8a:	bf00      	nop
 8002d8c:	3720      	adds	r7, #32
 8002d8e:	46bd      	mov	sp, r7
 8002d90:	bd80      	pop	{r7, pc}

08002d92 <_uavcan_protocol_NodeStatus_encode>:

#if defined(CANARD_DSDLC_INTERNAL)

static inline void _uavcan_protocol_NodeStatus_encode(uint8_t* buffer, uint32_t* bit_ofs, struct uavcan_protocol_NodeStatus* msg, bool tao);
static inline bool _uavcan_protocol_NodeStatus_decode(const CanardRxTransfer* transfer, uint32_t* bit_ofs, struct uavcan_protocol_NodeStatus* msg, bool tao);
void _uavcan_protocol_NodeStatus_encode(uint8_t* buffer, uint32_t* bit_ofs, struct uavcan_protocol_NodeStatus* msg, bool tao) {
 8002d92:	b580      	push	{r7, lr}
 8002d94:	b084      	sub	sp, #16
 8002d96:	af00      	add	r7, sp, #0
 8002d98:	60f8      	str	r0, [r7, #12]
 8002d9a:	60b9      	str	r1, [r7, #8]
 8002d9c:	607a      	str	r2, [r7, #4]
 8002d9e:	70fb      	strb	r3, [r7, #3]





    canardEncodeScalar(buffer, *bit_ofs, 32, &msg->uptime_sec);
 8002da0:	68bb      	ldr	r3, [r7, #8]
 8002da2:	6819      	ldr	r1, [r3, #0]
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	2220      	movs	r2, #32
 8002da8:	68f8      	ldr	r0, [r7, #12]
 8002daa:	f7fe f968 	bl	800107e <canardEncodeScalar>

    *bit_ofs += 32;
 8002dae:	68bb      	ldr	r3, [r7, #8]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	f103 0220 	add.w	r2, r3, #32
 8002db6:	68bb      	ldr	r3, [r7, #8]
 8002db8:	601a      	str	r2, [r3, #0]





    canardEncodeScalar(buffer, *bit_ofs, 2, &msg->health);
 8002dba:	68bb      	ldr	r3, [r7, #8]
 8002dbc:	6819      	ldr	r1, [r3, #0]
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	3304      	adds	r3, #4
 8002dc2:	2202      	movs	r2, #2
 8002dc4:	68f8      	ldr	r0, [r7, #12]
 8002dc6:	f7fe f95a 	bl	800107e <canardEncodeScalar>

    *bit_ofs += 2;
 8002dca:	68bb      	ldr	r3, [r7, #8]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	1c9a      	adds	r2, r3, #2
 8002dd0:	68bb      	ldr	r3, [r7, #8]
 8002dd2:	601a      	str	r2, [r3, #0]





    canardEncodeScalar(buffer, *bit_ofs, 3, &msg->mode);
 8002dd4:	68bb      	ldr	r3, [r7, #8]
 8002dd6:	6819      	ldr	r1, [r3, #0]
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	3305      	adds	r3, #5
 8002ddc:	2203      	movs	r2, #3
 8002dde:	68f8      	ldr	r0, [r7, #12]
 8002de0:	f7fe f94d 	bl	800107e <canardEncodeScalar>

    *bit_ofs += 3;
 8002de4:	68bb      	ldr	r3, [r7, #8]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	1cda      	adds	r2, r3, #3
 8002dea:	68bb      	ldr	r3, [r7, #8]
 8002dec:	601a      	str	r2, [r3, #0]





    canardEncodeScalar(buffer, *bit_ofs, 3, &msg->sub_mode);
 8002dee:	68bb      	ldr	r3, [r7, #8]
 8002df0:	6819      	ldr	r1, [r3, #0]
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	3306      	adds	r3, #6
 8002df6:	2203      	movs	r2, #3
 8002df8:	68f8      	ldr	r0, [r7, #12]
 8002dfa:	f7fe f940 	bl	800107e <canardEncodeScalar>

    *bit_ofs += 3;
 8002dfe:	68bb      	ldr	r3, [r7, #8]
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	1cda      	adds	r2, r3, #3
 8002e04:	68bb      	ldr	r3, [r7, #8]
 8002e06:	601a      	str	r2, [r3, #0]





    canardEncodeScalar(buffer, *bit_ofs, 16, &msg->vendor_specific_status_code);
 8002e08:	68bb      	ldr	r3, [r7, #8]
 8002e0a:	6819      	ldr	r1, [r3, #0]
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	3308      	adds	r3, #8
 8002e10:	2210      	movs	r2, #16
 8002e12:	68f8      	ldr	r0, [r7, #12]
 8002e14:	f7fe f933 	bl	800107e <canardEncodeScalar>

    *bit_ofs += 16;
 8002e18:	68bb      	ldr	r3, [r7, #8]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	f103 0210 	add.w	r2, r3, #16
 8002e20:	68bb      	ldr	r3, [r7, #8]
 8002e22:	601a      	str	r2, [r3, #0]





}
 8002e24:	bf00      	nop
 8002e26:	3710      	adds	r7, #16
 8002e28:	46bd      	mov	sp, r7
 8002e2a:	bd80      	pop	{r7, pc}

08002e2c <_uavcan_protocol_SoftwareVersion_encode>:

#if defined(CANARD_DSDLC_INTERNAL)

static inline void _uavcan_protocol_SoftwareVersion_encode(uint8_t* buffer, uint32_t* bit_ofs, struct uavcan_protocol_SoftwareVersion* msg, bool tao);
static inline bool _uavcan_protocol_SoftwareVersion_decode(const CanardRxTransfer* transfer, uint32_t* bit_ofs, struct uavcan_protocol_SoftwareVersion* msg, bool tao);
void _uavcan_protocol_SoftwareVersion_encode(uint8_t* buffer, uint32_t* bit_ofs, struct uavcan_protocol_SoftwareVersion* msg, bool tao) {
 8002e2c:	b580      	push	{r7, lr}
 8002e2e:	b084      	sub	sp, #16
 8002e30:	af00      	add	r7, sp, #0
 8002e32:	60f8      	str	r0, [r7, #12]
 8002e34:	60b9      	str	r1, [r7, #8]
 8002e36:	607a      	str	r2, [r7, #4]
 8002e38:	70fb      	strb	r3, [r7, #3]





    canardEncodeScalar(buffer, *bit_ofs, 8, &msg->major);
 8002e3a:	68bb      	ldr	r3, [r7, #8]
 8002e3c:	6819      	ldr	r1, [r3, #0]
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	2208      	movs	r2, #8
 8002e42:	68f8      	ldr	r0, [r7, #12]
 8002e44:	f7fe f91b 	bl	800107e <canardEncodeScalar>

    *bit_ofs += 8;
 8002e48:	68bb      	ldr	r3, [r7, #8]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	f103 0208 	add.w	r2, r3, #8
 8002e50:	68bb      	ldr	r3, [r7, #8]
 8002e52:	601a      	str	r2, [r3, #0]





    canardEncodeScalar(buffer, *bit_ofs, 8, &msg->minor);
 8002e54:	68bb      	ldr	r3, [r7, #8]
 8002e56:	6819      	ldr	r1, [r3, #0]
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	3301      	adds	r3, #1
 8002e5c:	2208      	movs	r2, #8
 8002e5e:	68f8      	ldr	r0, [r7, #12]
 8002e60:	f7fe f90d 	bl	800107e <canardEncodeScalar>

    *bit_ofs += 8;
 8002e64:	68bb      	ldr	r3, [r7, #8]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	f103 0208 	add.w	r2, r3, #8
 8002e6c:	68bb      	ldr	r3, [r7, #8]
 8002e6e:	601a      	str	r2, [r3, #0]





    canardEncodeScalar(buffer, *bit_ofs, 8, &msg->optional_field_flags);
 8002e70:	68bb      	ldr	r3, [r7, #8]
 8002e72:	6819      	ldr	r1, [r3, #0]
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	3302      	adds	r3, #2
 8002e78:	2208      	movs	r2, #8
 8002e7a:	68f8      	ldr	r0, [r7, #12]
 8002e7c:	f7fe f8ff 	bl	800107e <canardEncodeScalar>

    *bit_ofs += 8;
 8002e80:	68bb      	ldr	r3, [r7, #8]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	f103 0208 	add.w	r2, r3, #8
 8002e88:	68bb      	ldr	r3, [r7, #8]
 8002e8a:	601a      	str	r2, [r3, #0]





    canardEncodeScalar(buffer, *bit_ofs, 32, &msg->vcs_commit);
 8002e8c:	68bb      	ldr	r3, [r7, #8]
 8002e8e:	6819      	ldr	r1, [r3, #0]
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	3304      	adds	r3, #4
 8002e94:	2220      	movs	r2, #32
 8002e96:	68f8      	ldr	r0, [r7, #12]
 8002e98:	f7fe f8f1 	bl	800107e <canardEncodeScalar>

    *bit_ofs += 32;
 8002e9c:	68bb      	ldr	r3, [r7, #8]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	f103 0220 	add.w	r2, r3, #32
 8002ea4:	68bb      	ldr	r3, [r7, #8]
 8002ea6:	601a      	str	r2, [r3, #0]





    canardEncodeScalar(buffer, *bit_ofs, 64, &msg->image_crc);
 8002ea8:	68bb      	ldr	r3, [r7, #8]
 8002eaa:	6819      	ldr	r1, [r3, #0]
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	3308      	adds	r3, #8
 8002eb0:	2240      	movs	r2, #64	@ 0x40
 8002eb2:	68f8      	ldr	r0, [r7, #12]
 8002eb4:	f7fe f8e3 	bl	800107e <canardEncodeScalar>

    *bit_ofs += 64;
 8002eb8:	68bb      	ldr	r3, [r7, #8]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	f103 0240 	add.w	r2, r3, #64	@ 0x40
 8002ec0:	68bb      	ldr	r3, [r7, #8]
 8002ec2:	601a      	str	r2, [r3, #0]





}
 8002ec4:	bf00      	nop
 8002ec6:	3710      	adds	r7, #16
 8002ec8:	46bd      	mov	sp, r7
 8002eca:	bd80      	pop	{r7, pc}

08002ecc <_uavcan_protocol_GetNodeInfoResponse_encode>:

#if defined(CANARD_DSDLC_INTERNAL)

static inline void _uavcan_protocol_GetNodeInfoResponse_encode(uint8_t* buffer, uint32_t* bit_ofs, struct uavcan_protocol_GetNodeInfoResponse* msg, bool tao);
static inline bool _uavcan_protocol_GetNodeInfoResponse_decode(const CanardRxTransfer* transfer, uint32_t* bit_ofs, struct uavcan_protocol_GetNodeInfoResponse* msg, bool tao);
void _uavcan_protocol_GetNodeInfoResponse_encode(uint8_t* buffer, uint32_t* bit_ofs, struct uavcan_protocol_GetNodeInfoResponse* msg, bool tao) {
 8002ecc:	b580      	push	{r7, lr}
 8002ece:	b086      	sub	sp, #24
 8002ed0:	af00      	add	r7, sp, #0
 8002ed2:	60f8      	str	r0, [r7, #12]
 8002ed4:	60b9      	str	r1, [r7, #8]
 8002ed6:	607a      	str	r2, [r7, #4]
 8002ed8:	70fb      	strb	r3, [r7, #3]





    _uavcan_protocol_NodeStatus_encode(buffer, bit_ofs, &msg->status, false);
 8002eda:	687a      	ldr	r2, [r7, #4]
 8002edc:	2300      	movs	r3, #0
 8002ede:	68b9      	ldr	r1, [r7, #8]
 8002ee0:	68f8      	ldr	r0, [r7, #12]
 8002ee2:	f7ff ff56 	bl	8002d92 <_uavcan_protocol_NodeStatus_encode>





    _uavcan_protocol_SoftwareVersion_encode(buffer, bit_ofs, &msg->software_version, false);
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	f103 0210 	add.w	r2, r3, #16
 8002eec:	2300      	movs	r3, #0
 8002eee:	68b9      	ldr	r1, [r7, #8]
 8002ef0:	68f8      	ldr	r0, [r7, #12]
 8002ef2:	f7ff ff9b 	bl	8002e2c <_uavcan_protocol_SoftwareVersion_encode>





    _uavcan_protocol_HardwareVersion_encode(buffer, bit_ofs, &msg->hardware_version, false);
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	f103 0220 	add.w	r2, r3, #32
 8002efc:	2300      	movs	r3, #0
 8002efe:	68b9      	ldr	r1, [r7, #8]
 8002f00:	68f8      	ldr	r0, [r7, #12]
 8002f02:	f7ff fed4 	bl	8002cae <_uavcan_protocol_HardwareVersion_encode>





    if (!tao) {
 8002f06:	78fb      	ldrb	r3, [r7, #3]
 8002f08:	f083 0301 	eor.w	r3, r3, #1
 8002f0c:	b2db      	uxtb	r3, r3
 8002f0e:	2b00      	cmp	r3, #0
 8002f10:	d00d      	beq.n	8002f2e <_uavcan_protocol_GetNodeInfoResponse_encode+0x62>


        canardEncodeScalar(buffer, *bit_ofs, 7, &msg->name.len);
 8002f12:	68bb      	ldr	r3, [r7, #8]
 8002f14:	6819      	ldr	r1, [r3, #0]
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	f503 7399 	add.w	r3, r3, #306	@ 0x132
 8002f1c:	2207      	movs	r2, #7
 8002f1e:	68f8      	ldr	r0, [r7, #12]
 8002f20:	f7fe f8ad 	bl	800107e <canardEncodeScalar>
        *bit_ofs += 7;
 8002f24:	68bb      	ldr	r3, [r7, #8]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	1dda      	adds	r2, r3, #7
 8002f2a:	68bb      	ldr	r3, [r7, #8]
 8002f2c:	601a      	str	r2, [r3, #0]

    }

#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wtype-limits"
    const size_t name_len = msg->name.len > 80 ? 80 : msg->name.len;
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	f893 3132 	ldrb.w	r3, [r3, #306]	@ 0x132
 8002f34:	2b50      	cmp	r3, #80	@ 0x50
 8002f36:	bf28      	it	cs
 8002f38:	2350      	movcs	r3, #80	@ 0x50
 8002f3a:	b2db      	uxtb	r3, r3
 8002f3c:	613b      	str	r3, [r7, #16]
#pragma GCC diagnostic pop
    for (size_t i=0; i < name_len; i++) {
 8002f3e:	2300      	movs	r3, #0
 8002f40:	617b      	str	r3, [r7, #20]
 8002f42:	e014      	b.n	8002f6e <_uavcan_protocol_GetNodeInfoResponse_encode+0xa2>




        canardEncodeScalar(buffer, *bit_ofs, 8, &msg->name.data[i]);
 8002f44:	68bb      	ldr	r3, [r7, #8]
 8002f46:	6819      	ldr	r1, [r3, #0]
 8002f48:	697b      	ldr	r3, [r7, #20]
 8002f4a:	f503 7398 	add.w	r3, r3, #304	@ 0x130
 8002f4e:	687a      	ldr	r2, [r7, #4]
 8002f50:	4413      	add	r3, r2
 8002f52:	3303      	adds	r3, #3
 8002f54:	2208      	movs	r2, #8
 8002f56:	68f8      	ldr	r0, [r7, #12]
 8002f58:	f7fe f891 	bl	800107e <canardEncodeScalar>

        *bit_ofs += 8;
 8002f5c:	68bb      	ldr	r3, [r7, #8]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	f103 0208 	add.w	r2, r3, #8
 8002f64:	68bb      	ldr	r3, [r7, #8]
 8002f66:	601a      	str	r2, [r3, #0]
    for (size_t i=0; i < name_len; i++) {
 8002f68:	697b      	ldr	r3, [r7, #20]
 8002f6a:	3301      	adds	r3, #1
 8002f6c:	617b      	str	r3, [r7, #20]
 8002f6e:	697a      	ldr	r2, [r7, #20]
 8002f70:	693b      	ldr	r3, [r7, #16]
 8002f72:	429a      	cmp	r2, r3
 8002f74:	d3e6      	bcc.n	8002f44 <_uavcan_protocol_GetNodeInfoResponse_encode+0x78>





}
 8002f76:	bf00      	nop
 8002f78:	bf00      	nop
 8002f7a:	3718      	adds	r7, #24
 8002f7c:	46bd      	mov	sp, r7
 8002f7e:	bd80      	pop	{r7, pc}

08002f80 <uavcan_protocol_GetNodeInfoResponse_encode>:

uint32_t uavcan_protocol_GetNodeInfoResponse_encode(struct uavcan_protocol_GetNodeInfoResponse* msg, uint8_t* buffer
#if CANARD_ENABLE_TAO_OPTION
    , bool tao
#endif
) {
 8002f80:	b580      	push	{r7, lr}
 8002f82:	b084      	sub	sp, #16
 8002f84:	af00      	add	r7, sp, #0
 8002f86:	6078      	str	r0, [r7, #4]
 8002f88:	6039      	str	r1, [r7, #0]
    uint32_t bit_ofs = 0;
 8002f8a:	2300      	movs	r3, #0
 8002f8c:	60fb      	str	r3, [r7, #12]
    memset(buffer, 0, UAVCAN_PROTOCOL_GETNODEINFO_RESPONSE_MAX_SIZE);
 8002f8e:	f240 1279 	movw	r2, #377	@ 0x179
 8002f92:	2100      	movs	r1, #0
 8002f94:	6838      	ldr	r0, [r7, #0]
 8002f96:	f002 fc57 	bl	8005848 <memset>
    _uavcan_protocol_GetNodeInfoResponse_encode(buffer, &bit_ofs, msg, 
 8002f9a:	f107 010c 	add.w	r1, r7, #12
 8002f9e:	2301      	movs	r3, #1
 8002fa0:	687a      	ldr	r2, [r7, #4]
 8002fa2:	6838      	ldr	r0, [r7, #0]
 8002fa4:	f7ff ff92 	bl	8002ecc <_uavcan_protocol_GetNodeInfoResponse_encode>
    tao
#else
    true
#endif
    );
    return ((bit_ofs+7)/8);
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	3307      	adds	r3, #7
 8002fac:	08db      	lsrs	r3, r3, #3
}
 8002fae:	4618      	mov	r0, r3
 8002fb0:	3710      	adds	r7, #16
 8002fb2:	46bd      	mov	sp, r7
 8002fb4:	bd80      	pop	{r7, pc}

08002fb6 <_uavcan_protocol_NodeStatus_encode>:
void _uavcan_protocol_NodeStatus_encode(uint8_t* buffer, uint32_t* bit_ofs, struct uavcan_protocol_NodeStatus* msg, bool tao) {
 8002fb6:	b580      	push	{r7, lr}
 8002fb8:	b084      	sub	sp, #16
 8002fba:	af00      	add	r7, sp, #0
 8002fbc:	60f8      	str	r0, [r7, #12]
 8002fbe:	60b9      	str	r1, [r7, #8]
 8002fc0:	607a      	str	r2, [r7, #4]
 8002fc2:	70fb      	strb	r3, [r7, #3]
    canardEncodeScalar(buffer, *bit_ofs, 32, &msg->uptime_sec);
 8002fc4:	68bb      	ldr	r3, [r7, #8]
 8002fc6:	6819      	ldr	r1, [r3, #0]
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	2220      	movs	r2, #32
 8002fcc:	68f8      	ldr	r0, [r7, #12]
 8002fce:	f7fe f856 	bl	800107e <canardEncodeScalar>
    *bit_ofs += 32;
 8002fd2:	68bb      	ldr	r3, [r7, #8]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	f103 0220 	add.w	r2, r3, #32
 8002fda:	68bb      	ldr	r3, [r7, #8]
 8002fdc:	601a      	str	r2, [r3, #0]
    canardEncodeScalar(buffer, *bit_ofs, 2, &msg->health);
 8002fde:	68bb      	ldr	r3, [r7, #8]
 8002fe0:	6819      	ldr	r1, [r3, #0]
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	3304      	adds	r3, #4
 8002fe6:	2202      	movs	r2, #2
 8002fe8:	68f8      	ldr	r0, [r7, #12]
 8002fea:	f7fe f848 	bl	800107e <canardEncodeScalar>
    *bit_ofs += 2;
 8002fee:	68bb      	ldr	r3, [r7, #8]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	1c9a      	adds	r2, r3, #2
 8002ff4:	68bb      	ldr	r3, [r7, #8]
 8002ff6:	601a      	str	r2, [r3, #0]
    canardEncodeScalar(buffer, *bit_ofs, 3, &msg->mode);
 8002ff8:	68bb      	ldr	r3, [r7, #8]
 8002ffa:	6819      	ldr	r1, [r3, #0]
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	3305      	adds	r3, #5
 8003000:	2203      	movs	r2, #3
 8003002:	68f8      	ldr	r0, [r7, #12]
 8003004:	f7fe f83b 	bl	800107e <canardEncodeScalar>
    *bit_ofs += 3;
 8003008:	68bb      	ldr	r3, [r7, #8]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	1cda      	adds	r2, r3, #3
 800300e:	68bb      	ldr	r3, [r7, #8]
 8003010:	601a      	str	r2, [r3, #0]
    canardEncodeScalar(buffer, *bit_ofs, 3, &msg->sub_mode);
 8003012:	68bb      	ldr	r3, [r7, #8]
 8003014:	6819      	ldr	r1, [r3, #0]
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	3306      	adds	r3, #6
 800301a:	2203      	movs	r2, #3
 800301c:	68f8      	ldr	r0, [r7, #12]
 800301e:	f7fe f82e 	bl	800107e <canardEncodeScalar>
    *bit_ofs += 3;
 8003022:	68bb      	ldr	r3, [r7, #8]
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	1cda      	adds	r2, r3, #3
 8003028:	68bb      	ldr	r3, [r7, #8]
 800302a:	601a      	str	r2, [r3, #0]
    canardEncodeScalar(buffer, *bit_ofs, 16, &msg->vendor_specific_status_code);
 800302c:	68bb      	ldr	r3, [r7, #8]
 800302e:	6819      	ldr	r1, [r3, #0]
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	3308      	adds	r3, #8
 8003034:	2210      	movs	r2, #16
 8003036:	68f8      	ldr	r0, [r7, #12]
 8003038:	f7fe f821 	bl	800107e <canardEncodeScalar>
    *bit_ofs += 16;
 800303c:	68bb      	ldr	r3, [r7, #8]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	f103 0210 	add.w	r2, r3, #16
 8003044:	68bb      	ldr	r3, [r7, #8]
 8003046:	601a      	str	r2, [r3, #0]
}
 8003048:	bf00      	nop
 800304a:	3710      	adds	r7, #16
 800304c:	46bd      	mov	sp, r7
 800304e:	bd80      	pop	{r7, pc}

08003050 <_uavcan_protocol_NodeStatus_decode>:

/*
 decode uavcan_protocol_NodeStatus, return true on failure, false on success
*/
bool _uavcan_protocol_NodeStatus_decode(const CanardRxTransfer* transfer, uint32_t* bit_ofs, struct uavcan_protocol_NodeStatus* msg, bool tao) {
 8003050:	b580      	push	{r7, lr}
 8003052:	b086      	sub	sp, #24
 8003054:	af02      	add	r7, sp, #8
 8003056:	60f8      	str	r0, [r7, #12]
 8003058:	60b9      	str	r1, [r7, #8]
 800305a:	607a      	str	r2, [r7, #4]
 800305c:	70fb      	strb	r3, [r7, #3]





    canardDecodeScalar(transfer, *bit_ofs, 32, false, &msg->uptime_sec);
 800305e:	68bb      	ldr	r3, [r7, #8]
 8003060:	6819      	ldr	r1, [r3, #0]
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	9300      	str	r3, [sp, #0]
 8003066:	2300      	movs	r3, #0
 8003068:	2220      	movs	r2, #32
 800306a:	68f8      	ldr	r0, [r7, #12]
 800306c:	f7fd fe7e 	bl	8000d6c <canardDecodeScalar>

    *bit_ofs += 32;
 8003070:	68bb      	ldr	r3, [r7, #8]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	f103 0220 	add.w	r2, r3, #32
 8003078:	68bb      	ldr	r3, [r7, #8]
 800307a:	601a      	str	r2, [r3, #0]





    canardDecodeScalar(transfer, *bit_ofs, 2, false, &msg->health);
 800307c:	68bb      	ldr	r3, [r7, #8]
 800307e:	6819      	ldr	r1, [r3, #0]
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	3304      	adds	r3, #4
 8003084:	9300      	str	r3, [sp, #0]
 8003086:	2300      	movs	r3, #0
 8003088:	2202      	movs	r2, #2
 800308a:	68f8      	ldr	r0, [r7, #12]
 800308c:	f7fd fe6e 	bl	8000d6c <canardDecodeScalar>

    *bit_ofs += 2;
 8003090:	68bb      	ldr	r3, [r7, #8]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	1c9a      	adds	r2, r3, #2
 8003096:	68bb      	ldr	r3, [r7, #8]
 8003098:	601a      	str	r2, [r3, #0]





    canardDecodeScalar(transfer, *bit_ofs, 3, false, &msg->mode);
 800309a:	68bb      	ldr	r3, [r7, #8]
 800309c:	6819      	ldr	r1, [r3, #0]
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	3305      	adds	r3, #5
 80030a2:	9300      	str	r3, [sp, #0]
 80030a4:	2300      	movs	r3, #0
 80030a6:	2203      	movs	r2, #3
 80030a8:	68f8      	ldr	r0, [r7, #12]
 80030aa:	f7fd fe5f 	bl	8000d6c <canardDecodeScalar>

    *bit_ofs += 3;
 80030ae:	68bb      	ldr	r3, [r7, #8]
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	1cda      	adds	r2, r3, #3
 80030b4:	68bb      	ldr	r3, [r7, #8]
 80030b6:	601a      	str	r2, [r3, #0]





    canardDecodeScalar(transfer, *bit_ofs, 3, false, &msg->sub_mode);
 80030b8:	68bb      	ldr	r3, [r7, #8]
 80030ba:	6819      	ldr	r1, [r3, #0]
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	3306      	adds	r3, #6
 80030c0:	9300      	str	r3, [sp, #0]
 80030c2:	2300      	movs	r3, #0
 80030c4:	2203      	movs	r2, #3
 80030c6:	68f8      	ldr	r0, [r7, #12]
 80030c8:	f7fd fe50 	bl	8000d6c <canardDecodeScalar>

    *bit_ofs += 3;
 80030cc:	68bb      	ldr	r3, [r7, #8]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	1cda      	adds	r2, r3, #3
 80030d2:	68bb      	ldr	r3, [r7, #8]
 80030d4:	601a      	str	r2, [r3, #0]





    canardDecodeScalar(transfer, *bit_ofs, 16, false, &msg->vendor_specific_status_code);
 80030d6:	68bb      	ldr	r3, [r7, #8]
 80030d8:	6819      	ldr	r1, [r3, #0]
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	3308      	adds	r3, #8
 80030de:	9300      	str	r3, [sp, #0]
 80030e0:	2300      	movs	r3, #0
 80030e2:	2210      	movs	r2, #16
 80030e4:	68f8      	ldr	r0, [r7, #12]
 80030e6:	f7fd fe41 	bl	8000d6c <canardDecodeScalar>

    *bit_ofs += 16;
 80030ea:	68bb      	ldr	r3, [r7, #8]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	f103 0210 	add.w	r2, r3, #16
 80030f2:	68bb      	ldr	r3, [r7, #8]
 80030f4:	601a      	str	r2, [r3, #0]





    return false; /* success */
 80030f6:	2300      	movs	r3, #0

}
 80030f8:	4618      	mov	r0, r3
 80030fa:	3710      	adds	r7, #16
 80030fc:	46bd      	mov	sp, r7
 80030fe:	bd80      	pop	{r7, pc}

08003100 <uavcan_protocol_NodeStatus_encode>:

uint32_t uavcan_protocol_NodeStatus_encode(struct uavcan_protocol_NodeStatus* msg, uint8_t* buffer
#if CANARD_ENABLE_TAO_OPTION
    , bool tao
#endif
) {
 8003100:	b580      	push	{r7, lr}
 8003102:	b084      	sub	sp, #16
 8003104:	af00      	add	r7, sp, #0
 8003106:	6078      	str	r0, [r7, #4]
 8003108:	6039      	str	r1, [r7, #0]
    uint32_t bit_ofs = 0;
 800310a:	2300      	movs	r3, #0
 800310c:	60fb      	str	r3, [r7, #12]
    memset(buffer, 0, UAVCAN_PROTOCOL_NODESTATUS_MAX_SIZE);
 800310e:	2207      	movs	r2, #7
 8003110:	2100      	movs	r1, #0
 8003112:	6838      	ldr	r0, [r7, #0]
 8003114:	f002 fb98 	bl	8005848 <memset>
    _uavcan_protocol_NodeStatus_encode(buffer, &bit_ofs, msg, 
 8003118:	f107 010c 	add.w	r1, r7, #12
 800311c:	2301      	movs	r3, #1
 800311e:	687a      	ldr	r2, [r7, #4]
 8003120:	6838      	ldr	r0, [r7, #0]
 8003122:	f7ff ff48 	bl	8002fb6 <_uavcan_protocol_NodeStatus_encode>
    tao
#else
    true
#endif
    );
    return ((bit_ofs+7)/8);
 8003126:	68fb      	ldr	r3, [r7, #12]
 8003128:	3307      	adds	r3, #7
 800312a:	08db      	lsrs	r3, r3, #3
}
 800312c:	4618      	mov	r0, r3
 800312e:	3710      	adds	r7, #16
 8003130:	46bd      	mov	sp, r7
 8003132:	bd80      	pop	{r7, pc}

08003134 <uavcan_protocol_NodeStatus_decode>:

/*
  return true if the decode is invalid
 */
bool uavcan_protocol_NodeStatus_decode(const CanardRxTransfer* transfer, struct uavcan_protocol_NodeStatus* msg) {
 8003134:	b580      	push	{r7, lr}
 8003136:	b084      	sub	sp, #16
 8003138:	af00      	add	r7, sp, #0
 800313a:	6078      	str	r0, [r7, #4]
 800313c:	6039      	str	r1, [r7, #0]
#if CANARD_ENABLE_TAO_OPTION
    if (transfer->tao && (transfer->payload_len > UAVCAN_PROTOCOL_NODESTATUS_MAX_SIZE)) {
        return true; /* invalid payload length */
    }
#endif
    uint32_t bit_ofs = 0;
 800313e:	2300      	movs	r3, #0
 8003140:	60bb      	str	r3, [r7, #8]
    if (_uavcan_protocol_NodeStatus_decode(transfer, &bit_ofs, msg,
 8003142:	f107 0108 	add.w	r1, r7, #8
 8003146:	2301      	movs	r3, #1
 8003148:	683a      	ldr	r2, [r7, #0]
 800314a:	6878      	ldr	r0, [r7, #4]
 800314c:	f7ff ff80 	bl	8003050 <_uavcan_protocol_NodeStatus_decode>
 8003150:	4603      	mov	r3, r0
 8003152:	2b00      	cmp	r3, #0
 8003154:	d001      	beq.n	800315a <uavcan_protocol_NodeStatus_decode+0x26>
    transfer->tao
#else
    true
#endif
    )) {
        return true; /* invalid payload */
 8003156:	2301      	movs	r3, #1
 8003158:	e00c      	b.n	8003174 <uavcan_protocol_NodeStatus_decode+0x40>
    }

    const uint32_t byte_len = (bit_ofs+7U)/8U;
 800315a:	68bb      	ldr	r3, [r7, #8]
 800315c:	3307      	adds	r3, #7
 800315e:	08db      	lsrs	r3, r3, #3
 8003160:	60fb      	str	r3, [r7, #12]
    // we actually have
    if (!transfer->tao) {
        return byte_len > transfer->payload_len;
    }
#endif
    return byte_len != transfer->payload_len;
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	8a9b      	ldrh	r3, [r3, #20]
 8003166:	461a      	mov	r2, r3
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	4293      	cmp	r3, r2
 800316c:	bf14      	ite	ne
 800316e:	2301      	movne	r3, #1
 8003170:	2300      	moveq	r3, #0
 8003172:	b2db      	uxtb	r3, r3
}
 8003174:	4618      	mov	r0, r3
 8003176:	3710      	adds	r7, #16
 8003178:	46bd      	mov	sp, r7
 800317a:	bd80      	pop	{r7, pc}

0800317c <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800317c:	b580      	push	{r7, lr}
 800317e:	b082      	sub	sp, #8
 8003180:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8003182:	2300      	movs	r3, #0
 8003184:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003186:	2003      	movs	r0, #3
 8003188:	f000 fa3e 	bl	8003608 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800318c:	200f      	movs	r0, #15
 800318e:	f000 f80d 	bl	80031ac <HAL_InitTick>
 8003192:	4603      	mov	r3, r0
 8003194:	2b00      	cmp	r3, #0
 8003196:	d002      	beq.n	800319e <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8003198:	2301      	movs	r3, #1
 800319a:	71fb      	strb	r3, [r7, #7]
 800319c:	e001      	b.n	80031a2 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800319e:	f7ff fa51 	bl	8002644 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80031a2:	79fb      	ldrb	r3, [r7, #7]
}
 80031a4:	4618      	mov	r0, r3
 80031a6:	3708      	adds	r7, #8
 80031a8:	46bd      	mov	sp, r7
 80031aa:	bd80      	pop	{r7, pc}

080031ac <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80031ac:	b580      	push	{r7, lr}
 80031ae:	b084      	sub	sp, #16
 80031b0:	af00      	add	r7, sp, #0
 80031b2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80031b4:	2300      	movs	r3, #0
 80031b6:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80031b8:	4b17      	ldr	r3, [pc, #92]	@ (8003218 <HAL_InitTick+0x6c>)
 80031ba:	781b      	ldrb	r3, [r3, #0]
 80031bc:	2b00      	cmp	r3, #0
 80031be:	d023      	beq.n	8003208 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80031c0:	4b16      	ldr	r3, [pc, #88]	@ (800321c <HAL_InitTick+0x70>)
 80031c2:	681a      	ldr	r2, [r3, #0]
 80031c4:	4b14      	ldr	r3, [pc, #80]	@ (8003218 <HAL_InitTick+0x6c>)
 80031c6:	781b      	ldrb	r3, [r3, #0]
 80031c8:	4619      	mov	r1, r3
 80031ca:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80031ce:	fbb3 f3f1 	udiv	r3, r3, r1
 80031d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80031d6:	4618      	mov	r0, r3
 80031d8:	f000 fa3d 	bl	8003656 <HAL_SYSTICK_Config>
 80031dc:	4603      	mov	r3, r0
 80031de:	2b00      	cmp	r3, #0
 80031e0:	d10f      	bne.n	8003202 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	2b0f      	cmp	r3, #15
 80031e6:	d809      	bhi.n	80031fc <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80031e8:	2200      	movs	r2, #0
 80031ea:	6879      	ldr	r1, [r7, #4]
 80031ec:	f04f 30ff 	mov.w	r0, #4294967295
 80031f0:	f000 fa15 	bl	800361e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80031f4:	4a0a      	ldr	r2, [pc, #40]	@ (8003220 <HAL_InitTick+0x74>)
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	6013      	str	r3, [r2, #0]
 80031fa:	e007      	b.n	800320c <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80031fc:	2301      	movs	r3, #1
 80031fe:	73fb      	strb	r3, [r7, #15]
 8003200:	e004      	b.n	800320c <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8003202:	2301      	movs	r3, #1
 8003204:	73fb      	strb	r3, [r7, #15]
 8003206:	e001      	b.n	800320c <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8003208:	2301      	movs	r3, #1
 800320a:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800320c:	7bfb      	ldrb	r3, [r7, #15]
}
 800320e:	4618      	mov	r0, r3
 8003210:	3710      	adds	r7, #16
 8003212:	46bd      	mov	sp, r7
 8003214:	bd80      	pop	{r7, pc}
 8003216:	bf00      	nop
 8003218:	20000008 	.word	0x20000008
 800321c:	20000000 	.word	0x20000000
 8003220:	20000004 	.word	0x20000004

08003224 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003224:	b480      	push	{r7}
 8003226:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8003228:	4b06      	ldr	r3, [pc, #24]	@ (8003244 <HAL_IncTick+0x20>)
 800322a:	781b      	ldrb	r3, [r3, #0]
 800322c:	461a      	mov	r2, r3
 800322e:	4b06      	ldr	r3, [pc, #24]	@ (8003248 <HAL_IncTick+0x24>)
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	4413      	add	r3, r2
 8003234:	4a04      	ldr	r2, [pc, #16]	@ (8003248 <HAL_IncTick+0x24>)
 8003236:	6013      	str	r3, [r2, #0]
}
 8003238:	bf00      	nop
 800323a:	46bd      	mov	sp, r7
 800323c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003240:	4770      	bx	lr
 8003242:	bf00      	nop
 8003244:	20000008 	.word	0x20000008
 8003248:	20000540 	.word	0x20000540

0800324c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800324c:	b480      	push	{r7}
 800324e:	af00      	add	r7, sp, #0
  return uwTick;
 8003250:	4b03      	ldr	r3, [pc, #12]	@ (8003260 <HAL_GetTick+0x14>)
 8003252:	681b      	ldr	r3, [r3, #0]
}
 8003254:	4618      	mov	r0, r3
 8003256:	46bd      	mov	sp, r7
 8003258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800325c:	4770      	bx	lr
 800325e:	bf00      	nop
 8003260:	20000540 	.word	0x20000540

08003264 <HAL_GetUIDw0>:
/**
  * @brief  Return the first word of the unique device identifier (UID based on 96 bits)
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw0(void)
{
 8003264:	b480      	push	{r7}
 8003266:	af00      	add	r7, sp, #0
  return(READ_REG(*((uint32_t *)UID_BASE)));
 8003268:	4b03      	ldr	r3, [pc, #12]	@ (8003278 <HAL_GetUIDw0+0x14>)
 800326a:	681b      	ldr	r3, [r3, #0]
}
 800326c:	4618      	mov	r0, r3
 800326e:	46bd      	mov	sp, r7
 8003270:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003274:	4770      	bx	lr
 8003276:	bf00      	nop
 8003278:	1fff7590 	.word	0x1fff7590

0800327c <HAL_GetUIDw1>:
/**
  * @brief  Return the second word of the unique device identifier (UID based on 96 bits)
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw1(void)
{
 800327c:	b480      	push	{r7}
 800327e:	af00      	add	r7, sp, #0
  return(READ_REG(*((uint32_t *)(UID_BASE + 4U))));
 8003280:	4b03      	ldr	r3, [pc, #12]	@ (8003290 <HAL_GetUIDw1+0x14>)
 8003282:	681b      	ldr	r3, [r3, #0]
}
 8003284:	4618      	mov	r0, r3
 8003286:	46bd      	mov	sp, r7
 8003288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800328c:	4770      	bx	lr
 800328e:	bf00      	nop
 8003290:	1fff7594 	.word	0x1fff7594

08003294 <HAL_GetUIDw2>:
/**
  * @brief  Return the third word of the unique device identifier (UID based on 96 bits)
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw2(void)
{
 8003294:	b480      	push	{r7}
 8003296:	af00      	add	r7, sp, #0
  return(READ_REG(*((uint32_t *)(UID_BASE + 8U))));
 8003298:	4b03      	ldr	r3, [pc, #12]	@ (80032a8 <HAL_GetUIDw2+0x14>)
 800329a:	681b      	ldr	r3, [r3, #0]
}
 800329c:	4618      	mov	r0, r3
 800329e:	46bd      	mov	sp, r7
 80032a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032a4:	4770      	bx	lr
 80032a6:	bf00      	nop
 80032a8:	1fff7598 	.word	0x1fff7598

080032ac <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 80032ac:	b580      	push	{r7, lr}
 80032ae:	b084      	sub	sp, #16
 80032b0:	af00      	add	r7, sp, #0
 80032b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	d101      	bne.n	80032be <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 80032ba:	2301      	movs	r3, #1
 80032bc:	e0ed      	b.n	800349a <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80032c4:	b2db      	uxtb	r3, r3
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d102      	bne.n	80032d0 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 80032ca:	6878      	ldr	r0, [r7, #4]
 80032cc:	f7ff f9de 	bl	800268c <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	681a      	ldr	r2, [r3, #0]
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	f042 0201 	orr.w	r2, r2, #1
 80032de:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80032e0:	f7ff ffb4 	bl	800324c <HAL_GetTick>
 80032e4:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80032e6:	e012      	b.n	800330e <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80032e8:	f7ff ffb0 	bl	800324c <HAL_GetTick>
 80032ec:	4602      	mov	r2, r0
 80032ee:	68fb      	ldr	r3, [r7, #12]
 80032f0:	1ad3      	subs	r3, r2, r3
 80032f2:	2b0a      	cmp	r3, #10
 80032f4:	d90b      	bls.n	800330e <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032fa:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	2205      	movs	r2, #5
 8003306:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800330a:	2301      	movs	r3, #1
 800330c:	e0c5      	b.n	800349a <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	685b      	ldr	r3, [r3, #4]
 8003314:	f003 0301 	and.w	r3, r3, #1
 8003318:	2b00      	cmp	r3, #0
 800331a:	d0e5      	beq.n	80032e8 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	681a      	ldr	r2, [r3, #0]
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	f022 0202 	bic.w	r2, r2, #2
 800332a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800332c:	f7ff ff8e 	bl	800324c <HAL_GetTick>
 8003330:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8003332:	e012      	b.n	800335a <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8003334:	f7ff ff8a 	bl	800324c <HAL_GetTick>
 8003338:	4602      	mov	r2, r0
 800333a:	68fb      	ldr	r3, [r7, #12]
 800333c:	1ad3      	subs	r3, r2, r3
 800333e:	2b0a      	cmp	r3, #10
 8003340:	d90b      	bls.n	800335a <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003346:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	2205      	movs	r2, #5
 8003352:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8003356:	2301      	movs	r3, #1
 8003358:	e09f      	b.n	800349a <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	685b      	ldr	r3, [r3, #4]
 8003360:	f003 0302 	and.w	r3, r3, #2
 8003364:	2b00      	cmp	r3, #0
 8003366:	d1e5      	bne.n	8003334 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	7e1b      	ldrb	r3, [r3, #24]
 800336c:	2b01      	cmp	r3, #1
 800336e:	d108      	bne.n	8003382 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	681a      	ldr	r2, [r3, #0]
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800337e:	601a      	str	r2, [r3, #0]
 8003380:	e007      	b.n	8003392 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	681a      	ldr	r2, [r3, #0]
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003390:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	7e5b      	ldrb	r3, [r3, #25]
 8003396:	2b01      	cmp	r3, #1
 8003398:	d108      	bne.n	80033ac <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	681a      	ldr	r2, [r3, #0]
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80033a8:	601a      	str	r2, [r3, #0]
 80033aa:	e007      	b.n	80033bc <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	681a      	ldr	r2, [r3, #0]
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80033ba:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	7e9b      	ldrb	r3, [r3, #26]
 80033c0:	2b01      	cmp	r3, #1
 80033c2:	d108      	bne.n	80033d6 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	681a      	ldr	r2, [r3, #0]
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	f042 0220 	orr.w	r2, r2, #32
 80033d2:	601a      	str	r2, [r3, #0]
 80033d4:	e007      	b.n	80033e6 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	681a      	ldr	r2, [r3, #0]
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	f022 0220 	bic.w	r2, r2, #32
 80033e4:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	7edb      	ldrb	r3, [r3, #27]
 80033ea:	2b01      	cmp	r3, #1
 80033ec:	d108      	bne.n	8003400 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	681a      	ldr	r2, [r3, #0]
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	f022 0210 	bic.w	r2, r2, #16
 80033fc:	601a      	str	r2, [r3, #0]
 80033fe:	e007      	b.n	8003410 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	681a      	ldr	r2, [r3, #0]
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	f042 0210 	orr.w	r2, r2, #16
 800340e:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	7f1b      	ldrb	r3, [r3, #28]
 8003414:	2b01      	cmp	r3, #1
 8003416:	d108      	bne.n	800342a <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	681a      	ldr	r2, [r3, #0]
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	f042 0208 	orr.w	r2, r2, #8
 8003426:	601a      	str	r2, [r3, #0]
 8003428:	e007      	b.n	800343a <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	681a      	ldr	r2, [r3, #0]
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	f022 0208 	bic.w	r2, r2, #8
 8003438:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	7f5b      	ldrb	r3, [r3, #29]
 800343e:	2b01      	cmp	r3, #1
 8003440:	d108      	bne.n	8003454 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	681a      	ldr	r2, [r3, #0]
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	f042 0204 	orr.w	r2, r2, #4
 8003450:	601a      	str	r2, [r3, #0]
 8003452:	e007      	b.n	8003464 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	681a      	ldr	r2, [r3, #0]
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	f022 0204 	bic.w	r2, r2, #4
 8003462:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	689a      	ldr	r2, [r3, #8]
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	68db      	ldr	r3, [r3, #12]
 800346c:	431a      	orrs	r2, r3
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	691b      	ldr	r3, [r3, #16]
 8003472:	431a      	orrs	r2, r3
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	695b      	ldr	r3, [r3, #20]
 8003478:	ea42 0103 	orr.w	r1, r2, r3
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	685b      	ldr	r3, [r3, #4]
 8003480:	1e5a      	subs	r2, r3, #1
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	430a      	orrs	r2, r1
 8003488:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	2200      	movs	r2, #0
 800348e:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	2201      	movs	r2, #1
 8003494:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8003498:	2300      	movs	r3, #0
}
 800349a:	4618      	mov	r0, r3
 800349c:	3710      	adds	r7, #16
 800349e:	46bd      	mov	sp, r7
 80034a0:	bd80      	pop	{r7, pc}
	...

080034a4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80034a4:	b480      	push	{r7}
 80034a6:	b085      	sub	sp, #20
 80034a8:	af00      	add	r7, sp, #0
 80034aa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	f003 0307 	and.w	r3, r3, #7
 80034b2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80034b4:	4b0c      	ldr	r3, [pc, #48]	@ (80034e8 <__NVIC_SetPriorityGrouping+0x44>)
 80034b6:	68db      	ldr	r3, [r3, #12]
 80034b8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80034ba:	68ba      	ldr	r2, [r7, #8]
 80034bc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80034c0:	4013      	ands	r3, r2
 80034c2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80034c8:	68bb      	ldr	r3, [r7, #8]
 80034ca:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80034cc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80034d0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80034d4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80034d6:	4a04      	ldr	r2, [pc, #16]	@ (80034e8 <__NVIC_SetPriorityGrouping+0x44>)
 80034d8:	68bb      	ldr	r3, [r7, #8]
 80034da:	60d3      	str	r3, [r2, #12]
}
 80034dc:	bf00      	nop
 80034de:	3714      	adds	r7, #20
 80034e0:	46bd      	mov	sp, r7
 80034e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034e6:	4770      	bx	lr
 80034e8:	e000ed00 	.word	0xe000ed00

080034ec <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80034ec:	b480      	push	{r7}
 80034ee:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80034f0:	4b04      	ldr	r3, [pc, #16]	@ (8003504 <__NVIC_GetPriorityGrouping+0x18>)
 80034f2:	68db      	ldr	r3, [r3, #12]
 80034f4:	0a1b      	lsrs	r3, r3, #8
 80034f6:	f003 0307 	and.w	r3, r3, #7
}
 80034fa:	4618      	mov	r0, r3
 80034fc:	46bd      	mov	sp, r7
 80034fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003502:	4770      	bx	lr
 8003504:	e000ed00 	.word	0xe000ed00

08003508 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003508:	b480      	push	{r7}
 800350a:	b083      	sub	sp, #12
 800350c:	af00      	add	r7, sp, #0
 800350e:	4603      	mov	r3, r0
 8003510:	6039      	str	r1, [r7, #0]
 8003512:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003514:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003518:	2b00      	cmp	r3, #0
 800351a:	db0a      	blt.n	8003532 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800351c:	683b      	ldr	r3, [r7, #0]
 800351e:	b2da      	uxtb	r2, r3
 8003520:	490c      	ldr	r1, [pc, #48]	@ (8003554 <__NVIC_SetPriority+0x4c>)
 8003522:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003526:	0112      	lsls	r2, r2, #4
 8003528:	b2d2      	uxtb	r2, r2
 800352a:	440b      	add	r3, r1
 800352c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003530:	e00a      	b.n	8003548 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003532:	683b      	ldr	r3, [r7, #0]
 8003534:	b2da      	uxtb	r2, r3
 8003536:	4908      	ldr	r1, [pc, #32]	@ (8003558 <__NVIC_SetPriority+0x50>)
 8003538:	79fb      	ldrb	r3, [r7, #7]
 800353a:	f003 030f 	and.w	r3, r3, #15
 800353e:	3b04      	subs	r3, #4
 8003540:	0112      	lsls	r2, r2, #4
 8003542:	b2d2      	uxtb	r2, r2
 8003544:	440b      	add	r3, r1
 8003546:	761a      	strb	r2, [r3, #24]
}
 8003548:	bf00      	nop
 800354a:	370c      	adds	r7, #12
 800354c:	46bd      	mov	sp, r7
 800354e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003552:	4770      	bx	lr
 8003554:	e000e100 	.word	0xe000e100
 8003558:	e000ed00 	.word	0xe000ed00

0800355c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800355c:	b480      	push	{r7}
 800355e:	b089      	sub	sp, #36	@ 0x24
 8003560:	af00      	add	r7, sp, #0
 8003562:	60f8      	str	r0, [r7, #12]
 8003564:	60b9      	str	r1, [r7, #8]
 8003566:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	f003 0307 	and.w	r3, r3, #7
 800356e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003570:	69fb      	ldr	r3, [r7, #28]
 8003572:	f1c3 0307 	rsb	r3, r3, #7
 8003576:	2b04      	cmp	r3, #4
 8003578:	bf28      	it	cs
 800357a:	2304      	movcs	r3, #4
 800357c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800357e:	69fb      	ldr	r3, [r7, #28]
 8003580:	3304      	adds	r3, #4
 8003582:	2b06      	cmp	r3, #6
 8003584:	d902      	bls.n	800358c <NVIC_EncodePriority+0x30>
 8003586:	69fb      	ldr	r3, [r7, #28]
 8003588:	3b03      	subs	r3, #3
 800358a:	e000      	b.n	800358e <NVIC_EncodePriority+0x32>
 800358c:	2300      	movs	r3, #0
 800358e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003590:	f04f 32ff 	mov.w	r2, #4294967295
 8003594:	69bb      	ldr	r3, [r7, #24]
 8003596:	fa02 f303 	lsl.w	r3, r2, r3
 800359a:	43da      	mvns	r2, r3
 800359c:	68bb      	ldr	r3, [r7, #8]
 800359e:	401a      	ands	r2, r3
 80035a0:	697b      	ldr	r3, [r7, #20]
 80035a2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80035a4:	f04f 31ff 	mov.w	r1, #4294967295
 80035a8:	697b      	ldr	r3, [r7, #20]
 80035aa:	fa01 f303 	lsl.w	r3, r1, r3
 80035ae:	43d9      	mvns	r1, r3
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80035b4:	4313      	orrs	r3, r2
         );
}
 80035b6:	4618      	mov	r0, r3
 80035b8:	3724      	adds	r7, #36	@ 0x24
 80035ba:	46bd      	mov	sp, r7
 80035bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035c0:	4770      	bx	lr
	...

080035c4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80035c4:	b580      	push	{r7, lr}
 80035c6:	b082      	sub	sp, #8
 80035c8:	af00      	add	r7, sp, #0
 80035ca:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	3b01      	subs	r3, #1
 80035d0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80035d4:	d301      	bcc.n	80035da <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80035d6:	2301      	movs	r3, #1
 80035d8:	e00f      	b.n	80035fa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80035da:	4a0a      	ldr	r2, [pc, #40]	@ (8003604 <SysTick_Config+0x40>)
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	3b01      	subs	r3, #1
 80035e0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80035e2:	210f      	movs	r1, #15
 80035e4:	f04f 30ff 	mov.w	r0, #4294967295
 80035e8:	f7ff ff8e 	bl	8003508 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80035ec:	4b05      	ldr	r3, [pc, #20]	@ (8003604 <SysTick_Config+0x40>)
 80035ee:	2200      	movs	r2, #0
 80035f0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80035f2:	4b04      	ldr	r3, [pc, #16]	@ (8003604 <SysTick_Config+0x40>)
 80035f4:	2207      	movs	r2, #7
 80035f6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80035f8:	2300      	movs	r3, #0
}
 80035fa:	4618      	mov	r0, r3
 80035fc:	3708      	adds	r7, #8
 80035fe:	46bd      	mov	sp, r7
 8003600:	bd80      	pop	{r7, pc}
 8003602:	bf00      	nop
 8003604:	e000e010 	.word	0xe000e010

08003608 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003608:	b580      	push	{r7, lr}
 800360a:	b082      	sub	sp, #8
 800360c:	af00      	add	r7, sp, #0
 800360e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003610:	6878      	ldr	r0, [r7, #4]
 8003612:	f7ff ff47 	bl	80034a4 <__NVIC_SetPriorityGrouping>
}
 8003616:	bf00      	nop
 8003618:	3708      	adds	r7, #8
 800361a:	46bd      	mov	sp, r7
 800361c:	bd80      	pop	{r7, pc}

0800361e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800361e:	b580      	push	{r7, lr}
 8003620:	b086      	sub	sp, #24
 8003622:	af00      	add	r7, sp, #0
 8003624:	4603      	mov	r3, r0
 8003626:	60b9      	str	r1, [r7, #8]
 8003628:	607a      	str	r2, [r7, #4]
 800362a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800362c:	2300      	movs	r3, #0
 800362e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003630:	f7ff ff5c 	bl	80034ec <__NVIC_GetPriorityGrouping>
 8003634:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003636:	687a      	ldr	r2, [r7, #4]
 8003638:	68b9      	ldr	r1, [r7, #8]
 800363a:	6978      	ldr	r0, [r7, #20]
 800363c:	f7ff ff8e 	bl	800355c <NVIC_EncodePriority>
 8003640:	4602      	mov	r2, r0
 8003642:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003646:	4611      	mov	r1, r2
 8003648:	4618      	mov	r0, r3
 800364a:	f7ff ff5d 	bl	8003508 <__NVIC_SetPriority>
}
 800364e:	bf00      	nop
 8003650:	3718      	adds	r7, #24
 8003652:	46bd      	mov	sp, r7
 8003654:	bd80      	pop	{r7, pc}

08003656 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003656:	b580      	push	{r7, lr}
 8003658:	b082      	sub	sp, #8
 800365a:	af00      	add	r7, sp, #0
 800365c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800365e:	6878      	ldr	r0, [r7, #4]
 8003660:	f7ff ffb0 	bl	80035c4 <SysTick_Config>
 8003664:	4603      	mov	r3, r0
}
 8003666:	4618      	mov	r0, r3
 8003668:	3708      	adds	r7, #8
 800366a:	46bd      	mov	sp, r7
 800366c:	bd80      	pop	{r7, pc}
	...

08003670 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003670:	b480      	push	{r7}
 8003672:	b087      	sub	sp, #28
 8003674:	af00      	add	r7, sp, #0
 8003676:	6078      	str	r0, [r7, #4]
 8003678:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800367a:	2300      	movs	r3, #0
 800367c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800367e:	e154      	b.n	800392a <HAL_GPIO_Init+0x2ba>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003680:	683b      	ldr	r3, [r7, #0]
 8003682:	681a      	ldr	r2, [r3, #0]
 8003684:	2101      	movs	r1, #1
 8003686:	697b      	ldr	r3, [r7, #20]
 8003688:	fa01 f303 	lsl.w	r3, r1, r3
 800368c:	4013      	ands	r3, r2
 800368e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	2b00      	cmp	r3, #0
 8003694:	f000 8146 	beq.w	8003924 <HAL_GPIO_Init+0x2b4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003698:	683b      	ldr	r3, [r7, #0]
 800369a:	685b      	ldr	r3, [r3, #4]
 800369c:	f003 0303 	and.w	r3, r3, #3
 80036a0:	2b01      	cmp	r3, #1
 80036a2:	d005      	beq.n	80036b0 <HAL_GPIO_Init+0x40>
 80036a4:	683b      	ldr	r3, [r7, #0]
 80036a6:	685b      	ldr	r3, [r3, #4]
 80036a8:	f003 0303 	and.w	r3, r3, #3
 80036ac:	2b02      	cmp	r3, #2
 80036ae:	d130      	bne.n	8003712 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	689b      	ldr	r3, [r3, #8]
 80036b4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80036b6:	697b      	ldr	r3, [r7, #20]
 80036b8:	005b      	lsls	r3, r3, #1
 80036ba:	2203      	movs	r2, #3
 80036bc:	fa02 f303 	lsl.w	r3, r2, r3
 80036c0:	43db      	mvns	r3, r3
 80036c2:	693a      	ldr	r2, [r7, #16]
 80036c4:	4013      	ands	r3, r2
 80036c6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80036c8:	683b      	ldr	r3, [r7, #0]
 80036ca:	68da      	ldr	r2, [r3, #12]
 80036cc:	697b      	ldr	r3, [r7, #20]
 80036ce:	005b      	lsls	r3, r3, #1
 80036d0:	fa02 f303 	lsl.w	r3, r2, r3
 80036d4:	693a      	ldr	r2, [r7, #16]
 80036d6:	4313      	orrs	r3, r2
 80036d8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	693a      	ldr	r2, [r7, #16]
 80036de:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	685b      	ldr	r3, [r3, #4]
 80036e4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80036e6:	2201      	movs	r2, #1
 80036e8:	697b      	ldr	r3, [r7, #20]
 80036ea:	fa02 f303 	lsl.w	r3, r2, r3
 80036ee:	43db      	mvns	r3, r3
 80036f0:	693a      	ldr	r2, [r7, #16]
 80036f2:	4013      	ands	r3, r2
 80036f4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80036f6:	683b      	ldr	r3, [r7, #0]
 80036f8:	685b      	ldr	r3, [r3, #4]
 80036fa:	091b      	lsrs	r3, r3, #4
 80036fc:	f003 0201 	and.w	r2, r3, #1
 8003700:	697b      	ldr	r3, [r7, #20]
 8003702:	fa02 f303 	lsl.w	r3, r2, r3
 8003706:	693a      	ldr	r2, [r7, #16]
 8003708:	4313      	orrs	r3, r2
 800370a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	693a      	ldr	r2, [r7, #16]
 8003710:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003712:	683b      	ldr	r3, [r7, #0]
 8003714:	685b      	ldr	r3, [r3, #4]
 8003716:	f003 0303 	and.w	r3, r3, #3
 800371a:	2b03      	cmp	r3, #3
 800371c:	d017      	beq.n	800374e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	68db      	ldr	r3, [r3, #12]
 8003722:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003724:	697b      	ldr	r3, [r7, #20]
 8003726:	005b      	lsls	r3, r3, #1
 8003728:	2203      	movs	r2, #3
 800372a:	fa02 f303 	lsl.w	r3, r2, r3
 800372e:	43db      	mvns	r3, r3
 8003730:	693a      	ldr	r2, [r7, #16]
 8003732:	4013      	ands	r3, r2
 8003734:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003736:	683b      	ldr	r3, [r7, #0]
 8003738:	689a      	ldr	r2, [r3, #8]
 800373a:	697b      	ldr	r3, [r7, #20]
 800373c:	005b      	lsls	r3, r3, #1
 800373e:	fa02 f303 	lsl.w	r3, r2, r3
 8003742:	693a      	ldr	r2, [r7, #16]
 8003744:	4313      	orrs	r3, r2
 8003746:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	693a      	ldr	r2, [r7, #16]
 800374c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800374e:	683b      	ldr	r3, [r7, #0]
 8003750:	685b      	ldr	r3, [r3, #4]
 8003752:	f003 0303 	and.w	r3, r3, #3
 8003756:	2b02      	cmp	r3, #2
 8003758:	d123      	bne.n	80037a2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800375a:	697b      	ldr	r3, [r7, #20]
 800375c:	08da      	lsrs	r2, r3, #3
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	3208      	adds	r2, #8
 8003762:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003766:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003768:	697b      	ldr	r3, [r7, #20]
 800376a:	f003 0307 	and.w	r3, r3, #7
 800376e:	009b      	lsls	r3, r3, #2
 8003770:	220f      	movs	r2, #15
 8003772:	fa02 f303 	lsl.w	r3, r2, r3
 8003776:	43db      	mvns	r3, r3
 8003778:	693a      	ldr	r2, [r7, #16]
 800377a:	4013      	ands	r3, r2
 800377c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800377e:	683b      	ldr	r3, [r7, #0]
 8003780:	691a      	ldr	r2, [r3, #16]
 8003782:	697b      	ldr	r3, [r7, #20]
 8003784:	f003 0307 	and.w	r3, r3, #7
 8003788:	009b      	lsls	r3, r3, #2
 800378a:	fa02 f303 	lsl.w	r3, r2, r3
 800378e:	693a      	ldr	r2, [r7, #16]
 8003790:	4313      	orrs	r3, r2
 8003792:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003794:	697b      	ldr	r3, [r7, #20]
 8003796:	08da      	lsrs	r2, r3, #3
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	3208      	adds	r2, #8
 800379c:	6939      	ldr	r1, [r7, #16]
 800379e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80037a8:	697b      	ldr	r3, [r7, #20]
 80037aa:	005b      	lsls	r3, r3, #1
 80037ac:	2203      	movs	r2, #3
 80037ae:	fa02 f303 	lsl.w	r3, r2, r3
 80037b2:	43db      	mvns	r3, r3
 80037b4:	693a      	ldr	r2, [r7, #16]
 80037b6:	4013      	ands	r3, r2
 80037b8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80037ba:	683b      	ldr	r3, [r7, #0]
 80037bc:	685b      	ldr	r3, [r3, #4]
 80037be:	f003 0203 	and.w	r2, r3, #3
 80037c2:	697b      	ldr	r3, [r7, #20]
 80037c4:	005b      	lsls	r3, r3, #1
 80037c6:	fa02 f303 	lsl.w	r3, r2, r3
 80037ca:	693a      	ldr	r2, [r7, #16]
 80037cc:	4313      	orrs	r3, r2
 80037ce:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	693a      	ldr	r2, [r7, #16]
 80037d4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80037d6:	683b      	ldr	r3, [r7, #0]
 80037d8:	685b      	ldr	r3, [r3, #4]
 80037da:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80037de:	2b00      	cmp	r3, #0
 80037e0:	f000 80a0 	beq.w	8003924 <HAL_GPIO_Init+0x2b4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80037e4:	4b58      	ldr	r3, [pc, #352]	@ (8003948 <HAL_GPIO_Init+0x2d8>)
 80037e6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80037e8:	4a57      	ldr	r2, [pc, #348]	@ (8003948 <HAL_GPIO_Init+0x2d8>)
 80037ea:	f043 0301 	orr.w	r3, r3, #1
 80037ee:	6613      	str	r3, [r2, #96]	@ 0x60
 80037f0:	4b55      	ldr	r3, [pc, #340]	@ (8003948 <HAL_GPIO_Init+0x2d8>)
 80037f2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80037f4:	f003 0301 	and.w	r3, r3, #1
 80037f8:	60bb      	str	r3, [r7, #8]
 80037fa:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80037fc:	4a53      	ldr	r2, [pc, #332]	@ (800394c <HAL_GPIO_Init+0x2dc>)
 80037fe:	697b      	ldr	r3, [r7, #20]
 8003800:	089b      	lsrs	r3, r3, #2
 8003802:	3302      	adds	r3, #2
 8003804:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003808:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800380a:	697b      	ldr	r3, [r7, #20]
 800380c:	f003 0303 	and.w	r3, r3, #3
 8003810:	009b      	lsls	r3, r3, #2
 8003812:	220f      	movs	r2, #15
 8003814:	fa02 f303 	lsl.w	r3, r2, r3
 8003818:	43db      	mvns	r3, r3
 800381a:	693a      	ldr	r2, [r7, #16]
 800381c:	4013      	ands	r3, r2
 800381e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8003826:	d019      	beq.n	800385c <HAL_GPIO_Init+0x1ec>
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	4a49      	ldr	r2, [pc, #292]	@ (8003950 <HAL_GPIO_Init+0x2e0>)
 800382c:	4293      	cmp	r3, r2
 800382e:	d013      	beq.n	8003858 <HAL_GPIO_Init+0x1e8>
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	4a48      	ldr	r2, [pc, #288]	@ (8003954 <HAL_GPIO_Init+0x2e4>)
 8003834:	4293      	cmp	r3, r2
 8003836:	d00d      	beq.n	8003854 <HAL_GPIO_Init+0x1e4>
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	4a47      	ldr	r2, [pc, #284]	@ (8003958 <HAL_GPIO_Init+0x2e8>)
 800383c:	4293      	cmp	r3, r2
 800383e:	d007      	beq.n	8003850 <HAL_GPIO_Init+0x1e0>
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	4a46      	ldr	r2, [pc, #280]	@ (800395c <HAL_GPIO_Init+0x2ec>)
 8003844:	4293      	cmp	r3, r2
 8003846:	d101      	bne.n	800384c <HAL_GPIO_Init+0x1dc>
 8003848:	2304      	movs	r3, #4
 800384a:	e008      	b.n	800385e <HAL_GPIO_Init+0x1ee>
 800384c:	2307      	movs	r3, #7
 800384e:	e006      	b.n	800385e <HAL_GPIO_Init+0x1ee>
 8003850:	2303      	movs	r3, #3
 8003852:	e004      	b.n	800385e <HAL_GPIO_Init+0x1ee>
 8003854:	2302      	movs	r3, #2
 8003856:	e002      	b.n	800385e <HAL_GPIO_Init+0x1ee>
 8003858:	2301      	movs	r3, #1
 800385a:	e000      	b.n	800385e <HAL_GPIO_Init+0x1ee>
 800385c:	2300      	movs	r3, #0
 800385e:	697a      	ldr	r2, [r7, #20]
 8003860:	f002 0203 	and.w	r2, r2, #3
 8003864:	0092      	lsls	r2, r2, #2
 8003866:	4093      	lsls	r3, r2
 8003868:	693a      	ldr	r2, [r7, #16]
 800386a:	4313      	orrs	r3, r2
 800386c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800386e:	4937      	ldr	r1, [pc, #220]	@ (800394c <HAL_GPIO_Init+0x2dc>)
 8003870:	697b      	ldr	r3, [r7, #20]
 8003872:	089b      	lsrs	r3, r3, #2
 8003874:	3302      	adds	r3, #2
 8003876:	693a      	ldr	r2, [r7, #16]
 8003878:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800387c:	4b38      	ldr	r3, [pc, #224]	@ (8003960 <HAL_GPIO_Init+0x2f0>)
 800387e:	689b      	ldr	r3, [r3, #8]
 8003880:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	43db      	mvns	r3, r3
 8003886:	693a      	ldr	r2, [r7, #16]
 8003888:	4013      	ands	r3, r2
 800388a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800388c:	683b      	ldr	r3, [r7, #0]
 800388e:	685b      	ldr	r3, [r3, #4]
 8003890:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003894:	2b00      	cmp	r3, #0
 8003896:	d003      	beq.n	80038a0 <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 8003898:	693a      	ldr	r2, [r7, #16]
 800389a:	68fb      	ldr	r3, [r7, #12]
 800389c:	4313      	orrs	r3, r2
 800389e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80038a0:	4a2f      	ldr	r2, [pc, #188]	@ (8003960 <HAL_GPIO_Init+0x2f0>)
 80038a2:	693b      	ldr	r3, [r7, #16]
 80038a4:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80038a6:	4b2e      	ldr	r3, [pc, #184]	@ (8003960 <HAL_GPIO_Init+0x2f0>)
 80038a8:	68db      	ldr	r3, [r3, #12]
 80038aa:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80038ac:	68fb      	ldr	r3, [r7, #12]
 80038ae:	43db      	mvns	r3, r3
 80038b0:	693a      	ldr	r2, [r7, #16]
 80038b2:	4013      	ands	r3, r2
 80038b4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80038b6:	683b      	ldr	r3, [r7, #0]
 80038b8:	685b      	ldr	r3, [r3, #4]
 80038ba:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d003      	beq.n	80038ca <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 80038c2:	693a      	ldr	r2, [r7, #16]
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	4313      	orrs	r3, r2
 80038c8:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80038ca:	4a25      	ldr	r2, [pc, #148]	@ (8003960 <HAL_GPIO_Init+0x2f0>)
 80038cc:	693b      	ldr	r3, [r7, #16]
 80038ce:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80038d0:	4b23      	ldr	r3, [pc, #140]	@ (8003960 <HAL_GPIO_Init+0x2f0>)
 80038d2:	685b      	ldr	r3, [r3, #4]
 80038d4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80038d6:	68fb      	ldr	r3, [r7, #12]
 80038d8:	43db      	mvns	r3, r3
 80038da:	693a      	ldr	r2, [r7, #16]
 80038dc:	4013      	ands	r3, r2
 80038de:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80038e0:	683b      	ldr	r3, [r7, #0]
 80038e2:	685b      	ldr	r3, [r3, #4]
 80038e4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80038e8:	2b00      	cmp	r3, #0
 80038ea:	d003      	beq.n	80038f4 <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 80038ec:	693a      	ldr	r2, [r7, #16]
 80038ee:	68fb      	ldr	r3, [r7, #12]
 80038f0:	4313      	orrs	r3, r2
 80038f2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80038f4:	4a1a      	ldr	r2, [pc, #104]	@ (8003960 <HAL_GPIO_Init+0x2f0>)
 80038f6:	693b      	ldr	r3, [r7, #16]
 80038f8:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80038fa:	4b19      	ldr	r3, [pc, #100]	@ (8003960 <HAL_GPIO_Init+0x2f0>)
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003900:	68fb      	ldr	r3, [r7, #12]
 8003902:	43db      	mvns	r3, r3
 8003904:	693a      	ldr	r2, [r7, #16]
 8003906:	4013      	ands	r3, r2
 8003908:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800390a:	683b      	ldr	r3, [r7, #0]
 800390c:	685b      	ldr	r3, [r3, #4]
 800390e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003912:	2b00      	cmp	r3, #0
 8003914:	d003      	beq.n	800391e <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8003916:	693a      	ldr	r2, [r7, #16]
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	4313      	orrs	r3, r2
 800391c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800391e:	4a10      	ldr	r2, [pc, #64]	@ (8003960 <HAL_GPIO_Init+0x2f0>)
 8003920:	693b      	ldr	r3, [r7, #16]
 8003922:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8003924:	697b      	ldr	r3, [r7, #20]
 8003926:	3301      	adds	r3, #1
 8003928:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800392a:	683b      	ldr	r3, [r7, #0]
 800392c:	681a      	ldr	r2, [r3, #0]
 800392e:	697b      	ldr	r3, [r7, #20]
 8003930:	fa22 f303 	lsr.w	r3, r2, r3
 8003934:	2b00      	cmp	r3, #0
 8003936:	f47f aea3 	bne.w	8003680 <HAL_GPIO_Init+0x10>
  }
}
 800393a:	bf00      	nop
 800393c:	bf00      	nop
 800393e:	371c      	adds	r7, #28
 8003940:	46bd      	mov	sp, r7
 8003942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003946:	4770      	bx	lr
 8003948:	40021000 	.word	0x40021000
 800394c:	40010000 	.word	0x40010000
 8003950:	48000400 	.word	0x48000400
 8003954:	48000800 	.word	0x48000800
 8003958:	48000c00 	.word	0x48000c00
 800395c:	48001000 	.word	0x48001000
 8003960:	40010400 	.word	0x40010400

08003964 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8003964:	b480      	push	{r7}
 8003966:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8003968:	4b04      	ldr	r3, [pc, #16]	@ (800397c <HAL_PWREx_GetVoltageRange+0x18>)
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8003970:	4618      	mov	r0, r3
 8003972:	46bd      	mov	sp, r7
 8003974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003978:	4770      	bx	lr
 800397a:	bf00      	nop
 800397c:	40007000 	.word	0x40007000

08003980 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003980:	b480      	push	{r7}
 8003982:	b085      	sub	sp, #20
 8003984:	af00      	add	r7, sp, #0
 8003986:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800398e:	d130      	bne.n	80039f2 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8003990:	4b23      	ldr	r3, [pc, #140]	@ (8003a20 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003998:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800399c:	d038      	beq.n	8003a10 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800399e:	4b20      	ldr	r3, [pc, #128]	@ (8003a20 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80039a6:	4a1e      	ldr	r2, [pc, #120]	@ (8003a20 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80039a8:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80039ac:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80039ae:	4b1d      	ldr	r3, [pc, #116]	@ (8003a24 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	2232      	movs	r2, #50	@ 0x32
 80039b4:	fb02 f303 	mul.w	r3, r2, r3
 80039b8:	4a1b      	ldr	r2, [pc, #108]	@ (8003a28 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80039ba:	fba2 2303 	umull	r2, r3, r2, r3
 80039be:	0c9b      	lsrs	r3, r3, #18
 80039c0:	3301      	adds	r3, #1
 80039c2:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80039c4:	e002      	b.n	80039cc <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80039c6:	68fb      	ldr	r3, [r7, #12]
 80039c8:	3b01      	subs	r3, #1
 80039ca:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80039cc:	4b14      	ldr	r3, [pc, #80]	@ (8003a20 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80039ce:	695b      	ldr	r3, [r3, #20]
 80039d0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80039d4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80039d8:	d102      	bne.n	80039e0 <HAL_PWREx_ControlVoltageScaling+0x60>
 80039da:	68fb      	ldr	r3, [r7, #12]
 80039dc:	2b00      	cmp	r3, #0
 80039de:	d1f2      	bne.n	80039c6 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80039e0:	4b0f      	ldr	r3, [pc, #60]	@ (8003a20 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80039e2:	695b      	ldr	r3, [r3, #20]
 80039e4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80039e8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80039ec:	d110      	bne.n	8003a10 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80039ee:	2303      	movs	r3, #3
 80039f0:	e00f      	b.n	8003a12 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80039f2:	4b0b      	ldr	r3, [pc, #44]	@ (8003a20 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80039fa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80039fe:	d007      	beq.n	8003a10 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003a00:	4b07      	ldr	r3, [pc, #28]	@ (8003a20 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003a08:	4a05      	ldr	r2, [pc, #20]	@ (8003a20 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003a0a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003a0e:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8003a10:	2300      	movs	r3, #0
}
 8003a12:	4618      	mov	r0, r3
 8003a14:	3714      	adds	r7, #20
 8003a16:	46bd      	mov	sp, r7
 8003a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a1c:	4770      	bx	lr
 8003a1e:	bf00      	nop
 8003a20:	40007000 	.word	0x40007000
 8003a24:	20000000 	.word	0x20000000
 8003a28:	431bde83 	.word	0x431bde83

08003a2c <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003a2c:	b580      	push	{r7, lr}
 8003a2e:	b088      	sub	sp, #32
 8003a30:	af00      	add	r7, sp, #0
 8003a32:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	2b00      	cmp	r3, #0
 8003a38:	d102      	bne.n	8003a40 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8003a3a:	2301      	movs	r3, #1
 8003a3c:	f000 bc02 	b.w	8004244 <HAL_RCC_OscConfig+0x818>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003a40:	4b96      	ldr	r3, [pc, #600]	@ (8003c9c <HAL_RCC_OscConfig+0x270>)
 8003a42:	689b      	ldr	r3, [r3, #8]
 8003a44:	f003 030c 	and.w	r3, r3, #12
 8003a48:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003a4a:	4b94      	ldr	r3, [pc, #592]	@ (8003c9c <HAL_RCC_OscConfig+0x270>)
 8003a4c:	68db      	ldr	r3, [r3, #12]
 8003a4e:	f003 0303 	and.w	r3, r3, #3
 8003a52:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	f003 0310 	and.w	r3, r3, #16
 8003a5c:	2b00      	cmp	r3, #0
 8003a5e:	f000 80e4 	beq.w	8003c2a <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003a62:	69bb      	ldr	r3, [r7, #24]
 8003a64:	2b00      	cmp	r3, #0
 8003a66:	d007      	beq.n	8003a78 <HAL_RCC_OscConfig+0x4c>
 8003a68:	69bb      	ldr	r3, [r7, #24]
 8003a6a:	2b0c      	cmp	r3, #12
 8003a6c:	f040 808b 	bne.w	8003b86 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8003a70:	697b      	ldr	r3, [r7, #20]
 8003a72:	2b01      	cmp	r3, #1
 8003a74:	f040 8087 	bne.w	8003b86 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003a78:	4b88      	ldr	r3, [pc, #544]	@ (8003c9c <HAL_RCC_OscConfig+0x270>)
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	f003 0302 	and.w	r3, r3, #2
 8003a80:	2b00      	cmp	r3, #0
 8003a82:	d005      	beq.n	8003a90 <HAL_RCC_OscConfig+0x64>
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	699b      	ldr	r3, [r3, #24]
 8003a88:	2b00      	cmp	r3, #0
 8003a8a:	d101      	bne.n	8003a90 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8003a8c:	2301      	movs	r3, #1
 8003a8e:	e3d9      	b.n	8004244 <HAL_RCC_OscConfig+0x818>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	6a1a      	ldr	r2, [r3, #32]
 8003a94:	4b81      	ldr	r3, [pc, #516]	@ (8003c9c <HAL_RCC_OscConfig+0x270>)
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	f003 0308 	and.w	r3, r3, #8
 8003a9c:	2b00      	cmp	r3, #0
 8003a9e:	d004      	beq.n	8003aaa <HAL_RCC_OscConfig+0x7e>
 8003aa0:	4b7e      	ldr	r3, [pc, #504]	@ (8003c9c <HAL_RCC_OscConfig+0x270>)
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003aa8:	e005      	b.n	8003ab6 <HAL_RCC_OscConfig+0x8a>
 8003aaa:	4b7c      	ldr	r3, [pc, #496]	@ (8003c9c <HAL_RCC_OscConfig+0x270>)
 8003aac:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003ab0:	091b      	lsrs	r3, r3, #4
 8003ab2:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003ab6:	4293      	cmp	r3, r2
 8003ab8:	d223      	bcs.n	8003b02 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	6a1b      	ldr	r3, [r3, #32]
 8003abe:	4618      	mov	r0, r3
 8003ac0:	f000 fd54 	bl	800456c <RCC_SetFlashLatencyFromMSIRange>
 8003ac4:	4603      	mov	r3, r0
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	d001      	beq.n	8003ace <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8003aca:	2301      	movs	r3, #1
 8003acc:	e3ba      	b.n	8004244 <HAL_RCC_OscConfig+0x818>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003ace:	4b73      	ldr	r3, [pc, #460]	@ (8003c9c <HAL_RCC_OscConfig+0x270>)
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	4a72      	ldr	r2, [pc, #456]	@ (8003c9c <HAL_RCC_OscConfig+0x270>)
 8003ad4:	f043 0308 	orr.w	r3, r3, #8
 8003ad8:	6013      	str	r3, [r2, #0]
 8003ada:	4b70      	ldr	r3, [pc, #448]	@ (8003c9c <HAL_RCC_OscConfig+0x270>)
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	6a1b      	ldr	r3, [r3, #32]
 8003ae6:	496d      	ldr	r1, [pc, #436]	@ (8003c9c <HAL_RCC_OscConfig+0x270>)
 8003ae8:	4313      	orrs	r3, r2
 8003aea:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003aec:	4b6b      	ldr	r3, [pc, #428]	@ (8003c9c <HAL_RCC_OscConfig+0x270>)
 8003aee:	685b      	ldr	r3, [r3, #4]
 8003af0:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	69db      	ldr	r3, [r3, #28]
 8003af8:	021b      	lsls	r3, r3, #8
 8003afa:	4968      	ldr	r1, [pc, #416]	@ (8003c9c <HAL_RCC_OscConfig+0x270>)
 8003afc:	4313      	orrs	r3, r2
 8003afe:	604b      	str	r3, [r1, #4]
 8003b00:	e025      	b.n	8003b4e <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003b02:	4b66      	ldr	r3, [pc, #408]	@ (8003c9c <HAL_RCC_OscConfig+0x270>)
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	4a65      	ldr	r2, [pc, #404]	@ (8003c9c <HAL_RCC_OscConfig+0x270>)
 8003b08:	f043 0308 	orr.w	r3, r3, #8
 8003b0c:	6013      	str	r3, [r2, #0]
 8003b0e:	4b63      	ldr	r3, [pc, #396]	@ (8003c9c <HAL_RCC_OscConfig+0x270>)
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	6a1b      	ldr	r3, [r3, #32]
 8003b1a:	4960      	ldr	r1, [pc, #384]	@ (8003c9c <HAL_RCC_OscConfig+0x270>)
 8003b1c:	4313      	orrs	r3, r2
 8003b1e:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003b20:	4b5e      	ldr	r3, [pc, #376]	@ (8003c9c <HAL_RCC_OscConfig+0x270>)
 8003b22:	685b      	ldr	r3, [r3, #4]
 8003b24:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	69db      	ldr	r3, [r3, #28]
 8003b2c:	021b      	lsls	r3, r3, #8
 8003b2e:	495b      	ldr	r1, [pc, #364]	@ (8003c9c <HAL_RCC_OscConfig+0x270>)
 8003b30:	4313      	orrs	r3, r2
 8003b32:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003b34:	69bb      	ldr	r3, [r7, #24]
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d109      	bne.n	8003b4e <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	6a1b      	ldr	r3, [r3, #32]
 8003b3e:	4618      	mov	r0, r3
 8003b40:	f000 fd14 	bl	800456c <RCC_SetFlashLatencyFromMSIRange>
 8003b44:	4603      	mov	r3, r0
 8003b46:	2b00      	cmp	r3, #0
 8003b48:	d001      	beq.n	8003b4e <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8003b4a:	2301      	movs	r3, #1
 8003b4c:	e37a      	b.n	8004244 <HAL_RCC_OscConfig+0x818>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003b4e:	f000 fc81 	bl	8004454 <HAL_RCC_GetSysClockFreq>
 8003b52:	4602      	mov	r2, r0
 8003b54:	4b51      	ldr	r3, [pc, #324]	@ (8003c9c <HAL_RCC_OscConfig+0x270>)
 8003b56:	689b      	ldr	r3, [r3, #8]
 8003b58:	091b      	lsrs	r3, r3, #4
 8003b5a:	f003 030f 	and.w	r3, r3, #15
 8003b5e:	4950      	ldr	r1, [pc, #320]	@ (8003ca0 <HAL_RCC_OscConfig+0x274>)
 8003b60:	5ccb      	ldrb	r3, [r1, r3]
 8003b62:	f003 031f 	and.w	r3, r3, #31
 8003b66:	fa22 f303 	lsr.w	r3, r2, r3
 8003b6a:	4a4e      	ldr	r2, [pc, #312]	@ (8003ca4 <HAL_RCC_OscConfig+0x278>)
 8003b6c:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8003b6e:	4b4e      	ldr	r3, [pc, #312]	@ (8003ca8 <HAL_RCC_OscConfig+0x27c>)
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	4618      	mov	r0, r3
 8003b74:	f7ff fb1a 	bl	80031ac <HAL_InitTick>
 8003b78:	4603      	mov	r3, r0
 8003b7a:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8003b7c:	7bfb      	ldrb	r3, [r7, #15]
 8003b7e:	2b00      	cmp	r3, #0
 8003b80:	d052      	beq.n	8003c28 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8003b82:	7bfb      	ldrb	r3, [r7, #15]
 8003b84:	e35e      	b.n	8004244 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	699b      	ldr	r3, [r3, #24]
 8003b8a:	2b00      	cmp	r3, #0
 8003b8c:	d032      	beq.n	8003bf4 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8003b8e:	4b43      	ldr	r3, [pc, #268]	@ (8003c9c <HAL_RCC_OscConfig+0x270>)
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	4a42      	ldr	r2, [pc, #264]	@ (8003c9c <HAL_RCC_OscConfig+0x270>)
 8003b94:	f043 0301 	orr.w	r3, r3, #1
 8003b98:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003b9a:	f7ff fb57 	bl	800324c <HAL_GetTick>
 8003b9e:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003ba0:	e008      	b.n	8003bb4 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003ba2:	f7ff fb53 	bl	800324c <HAL_GetTick>
 8003ba6:	4602      	mov	r2, r0
 8003ba8:	693b      	ldr	r3, [r7, #16]
 8003baa:	1ad3      	subs	r3, r2, r3
 8003bac:	2b02      	cmp	r3, #2
 8003bae:	d901      	bls.n	8003bb4 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8003bb0:	2303      	movs	r3, #3
 8003bb2:	e347      	b.n	8004244 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003bb4:	4b39      	ldr	r3, [pc, #228]	@ (8003c9c <HAL_RCC_OscConfig+0x270>)
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	f003 0302 	and.w	r3, r3, #2
 8003bbc:	2b00      	cmp	r3, #0
 8003bbe:	d0f0      	beq.n	8003ba2 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003bc0:	4b36      	ldr	r3, [pc, #216]	@ (8003c9c <HAL_RCC_OscConfig+0x270>)
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	4a35      	ldr	r2, [pc, #212]	@ (8003c9c <HAL_RCC_OscConfig+0x270>)
 8003bc6:	f043 0308 	orr.w	r3, r3, #8
 8003bca:	6013      	str	r3, [r2, #0]
 8003bcc:	4b33      	ldr	r3, [pc, #204]	@ (8003c9c <HAL_RCC_OscConfig+0x270>)
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	6a1b      	ldr	r3, [r3, #32]
 8003bd8:	4930      	ldr	r1, [pc, #192]	@ (8003c9c <HAL_RCC_OscConfig+0x270>)
 8003bda:	4313      	orrs	r3, r2
 8003bdc:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003bde:	4b2f      	ldr	r3, [pc, #188]	@ (8003c9c <HAL_RCC_OscConfig+0x270>)
 8003be0:	685b      	ldr	r3, [r3, #4]
 8003be2:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	69db      	ldr	r3, [r3, #28]
 8003bea:	021b      	lsls	r3, r3, #8
 8003bec:	492b      	ldr	r1, [pc, #172]	@ (8003c9c <HAL_RCC_OscConfig+0x270>)
 8003bee:	4313      	orrs	r3, r2
 8003bf0:	604b      	str	r3, [r1, #4]
 8003bf2:	e01a      	b.n	8003c2a <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8003bf4:	4b29      	ldr	r3, [pc, #164]	@ (8003c9c <HAL_RCC_OscConfig+0x270>)
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	4a28      	ldr	r2, [pc, #160]	@ (8003c9c <HAL_RCC_OscConfig+0x270>)
 8003bfa:	f023 0301 	bic.w	r3, r3, #1
 8003bfe:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003c00:	f7ff fb24 	bl	800324c <HAL_GetTick>
 8003c04:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003c06:	e008      	b.n	8003c1a <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003c08:	f7ff fb20 	bl	800324c <HAL_GetTick>
 8003c0c:	4602      	mov	r2, r0
 8003c0e:	693b      	ldr	r3, [r7, #16]
 8003c10:	1ad3      	subs	r3, r2, r3
 8003c12:	2b02      	cmp	r3, #2
 8003c14:	d901      	bls.n	8003c1a <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8003c16:	2303      	movs	r3, #3
 8003c18:	e314      	b.n	8004244 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003c1a:	4b20      	ldr	r3, [pc, #128]	@ (8003c9c <HAL_RCC_OscConfig+0x270>)
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	f003 0302 	and.w	r3, r3, #2
 8003c22:	2b00      	cmp	r3, #0
 8003c24:	d1f0      	bne.n	8003c08 <HAL_RCC_OscConfig+0x1dc>
 8003c26:	e000      	b.n	8003c2a <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003c28:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	f003 0301 	and.w	r3, r3, #1
 8003c32:	2b00      	cmp	r3, #0
 8003c34:	d073      	beq.n	8003d1e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8003c36:	69bb      	ldr	r3, [r7, #24]
 8003c38:	2b08      	cmp	r3, #8
 8003c3a:	d005      	beq.n	8003c48 <HAL_RCC_OscConfig+0x21c>
 8003c3c:	69bb      	ldr	r3, [r7, #24]
 8003c3e:	2b0c      	cmp	r3, #12
 8003c40:	d10e      	bne.n	8003c60 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8003c42:	697b      	ldr	r3, [r7, #20]
 8003c44:	2b03      	cmp	r3, #3
 8003c46:	d10b      	bne.n	8003c60 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003c48:	4b14      	ldr	r3, [pc, #80]	@ (8003c9c <HAL_RCC_OscConfig+0x270>)
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003c50:	2b00      	cmp	r3, #0
 8003c52:	d063      	beq.n	8003d1c <HAL_RCC_OscConfig+0x2f0>
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	685b      	ldr	r3, [r3, #4]
 8003c58:	2b00      	cmp	r3, #0
 8003c5a:	d15f      	bne.n	8003d1c <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8003c5c:	2301      	movs	r3, #1
 8003c5e:	e2f1      	b.n	8004244 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	685b      	ldr	r3, [r3, #4]
 8003c64:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003c68:	d106      	bne.n	8003c78 <HAL_RCC_OscConfig+0x24c>
 8003c6a:	4b0c      	ldr	r3, [pc, #48]	@ (8003c9c <HAL_RCC_OscConfig+0x270>)
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	4a0b      	ldr	r2, [pc, #44]	@ (8003c9c <HAL_RCC_OscConfig+0x270>)
 8003c70:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003c74:	6013      	str	r3, [r2, #0]
 8003c76:	e025      	b.n	8003cc4 <HAL_RCC_OscConfig+0x298>
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	685b      	ldr	r3, [r3, #4]
 8003c7c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003c80:	d114      	bne.n	8003cac <HAL_RCC_OscConfig+0x280>
 8003c82:	4b06      	ldr	r3, [pc, #24]	@ (8003c9c <HAL_RCC_OscConfig+0x270>)
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	4a05      	ldr	r2, [pc, #20]	@ (8003c9c <HAL_RCC_OscConfig+0x270>)
 8003c88:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003c8c:	6013      	str	r3, [r2, #0]
 8003c8e:	4b03      	ldr	r3, [pc, #12]	@ (8003c9c <HAL_RCC_OscConfig+0x270>)
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	4a02      	ldr	r2, [pc, #8]	@ (8003c9c <HAL_RCC_OscConfig+0x270>)
 8003c94:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003c98:	6013      	str	r3, [r2, #0]
 8003c9a:	e013      	b.n	8003cc4 <HAL_RCC_OscConfig+0x298>
 8003c9c:	40021000 	.word	0x40021000
 8003ca0:	0800659c 	.word	0x0800659c
 8003ca4:	20000000 	.word	0x20000000
 8003ca8:	20000004 	.word	0x20000004
 8003cac:	4ba0      	ldr	r3, [pc, #640]	@ (8003f30 <HAL_RCC_OscConfig+0x504>)
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	4a9f      	ldr	r2, [pc, #636]	@ (8003f30 <HAL_RCC_OscConfig+0x504>)
 8003cb2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003cb6:	6013      	str	r3, [r2, #0]
 8003cb8:	4b9d      	ldr	r3, [pc, #628]	@ (8003f30 <HAL_RCC_OscConfig+0x504>)
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	4a9c      	ldr	r2, [pc, #624]	@ (8003f30 <HAL_RCC_OscConfig+0x504>)
 8003cbe:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003cc2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	685b      	ldr	r3, [r3, #4]
 8003cc8:	2b00      	cmp	r3, #0
 8003cca:	d013      	beq.n	8003cf4 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ccc:	f7ff fabe 	bl	800324c <HAL_GetTick>
 8003cd0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003cd2:	e008      	b.n	8003ce6 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003cd4:	f7ff faba 	bl	800324c <HAL_GetTick>
 8003cd8:	4602      	mov	r2, r0
 8003cda:	693b      	ldr	r3, [r7, #16]
 8003cdc:	1ad3      	subs	r3, r2, r3
 8003cde:	2b64      	cmp	r3, #100	@ 0x64
 8003ce0:	d901      	bls.n	8003ce6 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8003ce2:	2303      	movs	r3, #3
 8003ce4:	e2ae      	b.n	8004244 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003ce6:	4b92      	ldr	r3, [pc, #584]	@ (8003f30 <HAL_RCC_OscConfig+0x504>)
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003cee:	2b00      	cmp	r3, #0
 8003cf0:	d0f0      	beq.n	8003cd4 <HAL_RCC_OscConfig+0x2a8>
 8003cf2:	e014      	b.n	8003d1e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003cf4:	f7ff faaa 	bl	800324c <HAL_GetTick>
 8003cf8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003cfa:	e008      	b.n	8003d0e <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003cfc:	f7ff faa6 	bl	800324c <HAL_GetTick>
 8003d00:	4602      	mov	r2, r0
 8003d02:	693b      	ldr	r3, [r7, #16]
 8003d04:	1ad3      	subs	r3, r2, r3
 8003d06:	2b64      	cmp	r3, #100	@ 0x64
 8003d08:	d901      	bls.n	8003d0e <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8003d0a:	2303      	movs	r3, #3
 8003d0c:	e29a      	b.n	8004244 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003d0e:	4b88      	ldr	r3, [pc, #544]	@ (8003f30 <HAL_RCC_OscConfig+0x504>)
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003d16:	2b00      	cmp	r3, #0
 8003d18:	d1f0      	bne.n	8003cfc <HAL_RCC_OscConfig+0x2d0>
 8003d1a:	e000      	b.n	8003d1e <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003d1c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	f003 0302 	and.w	r3, r3, #2
 8003d26:	2b00      	cmp	r3, #0
 8003d28:	d060      	beq.n	8003dec <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8003d2a:	69bb      	ldr	r3, [r7, #24]
 8003d2c:	2b04      	cmp	r3, #4
 8003d2e:	d005      	beq.n	8003d3c <HAL_RCC_OscConfig+0x310>
 8003d30:	69bb      	ldr	r3, [r7, #24]
 8003d32:	2b0c      	cmp	r3, #12
 8003d34:	d119      	bne.n	8003d6a <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8003d36:	697b      	ldr	r3, [r7, #20]
 8003d38:	2b02      	cmp	r3, #2
 8003d3a:	d116      	bne.n	8003d6a <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003d3c:	4b7c      	ldr	r3, [pc, #496]	@ (8003f30 <HAL_RCC_OscConfig+0x504>)
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003d44:	2b00      	cmp	r3, #0
 8003d46:	d005      	beq.n	8003d54 <HAL_RCC_OscConfig+0x328>
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	68db      	ldr	r3, [r3, #12]
 8003d4c:	2b00      	cmp	r3, #0
 8003d4e:	d101      	bne.n	8003d54 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8003d50:	2301      	movs	r3, #1
 8003d52:	e277      	b.n	8004244 <HAL_RCC_OscConfig+0x818>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003d54:	4b76      	ldr	r3, [pc, #472]	@ (8003f30 <HAL_RCC_OscConfig+0x504>)
 8003d56:	685b      	ldr	r3, [r3, #4]
 8003d58:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	691b      	ldr	r3, [r3, #16]
 8003d60:	061b      	lsls	r3, r3, #24
 8003d62:	4973      	ldr	r1, [pc, #460]	@ (8003f30 <HAL_RCC_OscConfig+0x504>)
 8003d64:	4313      	orrs	r3, r2
 8003d66:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003d68:	e040      	b.n	8003dec <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	68db      	ldr	r3, [r3, #12]
 8003d6e:	2b00      	cmp	r3, #0
 8003d70:	d023      	beq.n	8003dba <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003d72:	4b6f      	ldr	r3, [pc, #444]	@ (8003f30 <HAL_RCC_OscConfig+0x504>)
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	4a6e      	ldr	r2, [pc, #440]	@ (8003f30 <HAL_RCC_OscConfig+0x504>)
 8003d78:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003d7c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d7e:	f7ff fa65 	bl	800324c <HAL_GetTick>
 8003d82:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003d84:	e008      	b.n	8003d98 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003d86:	f7ff fa61 	bl	800324c <HAL_GetTick>
 8003d8a:	4602      	mov	r2, r0
 8003d8c:	693b      	ldr	r3, [r7, #16]
 8003d8e:	1ad3      	subs	r3, r2, r3
 8003d90:	2b02      	cmp	r3, #2
 8003d92:	d901      	bls.n	8003d98 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8003d94:	2303      	movs	r3, #3
 8003d96:	e255      	b.n	8004244 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003d98:	4b65      	ldr	r3, [pc, #404]	@ (8003f30 <HAL_RCC_OscConfig+0x504>)
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003da0:	2b00      	cmp	r3, #0
 8003da2:	d0f0      	beq.n	8003d86 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003da4:	4b62      	ldr	r3, [pc, #392]	@ (8003f30 <HAL_RCC_OscConfig+0x504>)
 8003da6:	685b      	ldr	r3, [r3, #4]
 8003da8:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	691b      	ldr	r3, [r3, #16]
 8003db0:	061b      	lsls	r3, r3, #24
 8003db2:	495f      	ldr	r1, [pc, #380]	@ (8003f30 <HAL_RCC_OscConfig+0x504>)
 8003db4:	4313      	orrs	r3, r2
 8003db6:	604b      	str	r3, [r1, #4]
 8003db8:	e018      	b.n	8003dec <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003dba:	4b5d      	ldr	r3, [pc, #372]	@ (8003f30 <HAL_RCC_OscConfig+0x504>)
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	4a5c      	ldr	r2, [pc, #368]	@ (8003f30 <HAL_RCC_OscConfig+0x504>)
 8003dc0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003dc4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003dc6:	f7ff fa41 	bl	800324c <HAL_GetTick>
 8003dca:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003dcc:	e008      	b.n	8003de0 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003dce:	f7ff fa3d 	bl	800324c <HAL_GetTick>
 8003dd2:	4602      	mov	r2, r0
 8003dd4:	693b      	ldr	r3, [r7, #16]
 8003dd6:	1ad3      	subs	r3, r2, r3
 8003dd8:	2b02      	cmp	r3, #2
 8003dda:	d901      	bls.n	8003de0 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8003ddc:	2303      	movs	r3, #3
 8003dde:	e231      	b.n	8004244 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003de0:	4b53      	ldr	r3, [pc, #332]	@ (8003f30 <HAL_RCC_OscConfig+0x504>)
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003de8:	2b00      	cmp	r3, #0
 8003dea:	d1f0      	bne.n	8003dce <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	f003 0308 	and.w	r3, r3, #8
 8003df4:	2b00      	cmp	r3, #0
 8003df6:	d03c      	beq.n	8003e72 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	695b      	ldr	r3, [r3, #20]
 8003dfc:	2b00      	cmp	r3, #0
 8003dfe:	d01c      	beq.n	8003e3a <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003e00:	4b4b      	ldr	r3, [pc, #300]	@ (8003f30 <HAL_RCC_OscConfig+0x504>)
 8003e02:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003e06:	4a4a      	ldr	r2, [pc, #296]	@ (8003f30 <HAL_RCC_OscConfig+0x504>)
 8003e08:	f043 0301 	orr.w	r3, r3, #1
 8003e0c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003e10:	f7ff fa1c 	bl	800324c <HAL_GetTick>
 8003e14:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003e16:	e008      	b.n	8003e2a <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003e18:	f7ff fa18 	bl	800324c <HAL_GetTick>
 8003e1c:	4602      	mov	r2, r0
 8003e1e:	693b      	ldr	r3, [r7, #16]
 8003e20:	1ad3      	subs	r3, r2, r3
 8003e22:	2b02      	cmp	r3, #2
 8003e24:	d901      	bls.n	8003e2a <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8003e26:	2303      	movs	r3, #3
 8003e28:	e20c      	b.n	8004244 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003e2a:	4b41      	ldr	r3, [pc, #260]	@ (8003f30 <HAL_RCC_OscConfig+0x504>)
 8003e2c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003e30:	f003 0302 	and.w	r3, r3, #2
 8003e34:	2b00      	cmp	r3, #0
 8003e36:	d0ef      	beq.n	8003e18 <HAL_RCC_OscConfig+0x3ec>
 8003e38:	e01b      	b.n	8003e72 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003e3a:	4b3d      	ldr	r3, [pc, #244]	@ (8003f30 <HAL_RCC_OscConfig+0x504>)
 8003e3c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003e40:	4a3b      	ldr	r2, [pc, #236]	@ (8003f30 <HAL_RCC_OscConfig+0x504>)
 8003e42:	f023 0301 	bic.w	r3, r3, #1
 8003e46:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003e4a:	f7ff f9ff 	bl	800324c <HAL_GetTick>
 8003e4e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003e50:	e008      	b.n	8003e64 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003e52:	f7ff f9fb 	bl	800324c <HAL_GetTick>
 8003e56:	4602      	mov	r2, r0
 8003e58:	693b      	ldr	r3, [r7, #16]
 8003e5a:	1ad3      	subs	r3, r2, r3
 8003e5c:	2b02      	cmp	r3, #2
 8003e5e:	d901      	bls.n	8003e64 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8003e60:	2303      	movs	r3, #3
 8003e62:	e1ef      	b.n	8004244 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003e64:	4b32      	ldr	r3, [pc, #200]	@ (8003f30 <HAL_RCC_OscConfig+0x504>)
 8003e66:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003e6a:	f003 0302 	and.w	r3, r3, #2
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	d1ef      	bne.n	8003e52 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	f003 0304 	and.w	r3, r3, #4
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	f000 80a6 	beq.w	8003fcc <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003e80:	2300      	movs	r3, #0
 8003e82:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8003e84:	4b2a      	ldr	r3, [pc, #168]	@ (8003f30 <HAL_RCC_OscConfig+0x504>)
 8003e86:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e88:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003e8c:	2b00      	cmp	r3, #0
 8003e8e:	d10d      	bne.n	8003eac <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003e90:	4b27      	ldr	r3, [pc, #156]	@ (8003f30 <HAL_RCC_OscConfig+0x504>)
 8003e92:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e94:	4a26      	ldr	r2, [pc, #152]	@ (8003f30 <HAL_RCC_OscConfig+0x504>)
 8003e96:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003e9a:	6593      	str	r3, [r2, #88]	@ 0x58
 8003e9c:	4b24      	ldr	r3, [pc, #144]	@ (8003f30 <HAL_RCC_OscConfig+0x504>)
 8003e9e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ea0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003ea4:	60bb      	str	r3, [r7, #8]
 8003ea6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003ea8:	2301      	movs	r3, #1
 8003eaa:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003eac:	4b21      	ldr	r3, [pc, #132]	@ (8003f34 <HAL_RCC_OscConfig+0x508>)
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003eb4:	2b00      	cmp	r3, #0
 8003eb6:	d118      	bne.n	8003eea <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003eb8:	4b1e      	ldr	r3, [pc, #120]	@ (8003f34 <HAL_RCC_OscConfig+0x508>)
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	4a1d      	ldr	r2, [pc, #116]	@ (8003f34 <HAL_RCC_OscConfig+0x508>)
 8003ebe:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003ec2:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003ec4:	f7ff f9c2 	bl	800324c <HAL_GetTick>
 8003ec8:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003eca:	e008      	b.n	8003ede <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003ecc:	f7ff f9be 	bl	800324c <HAL_GetTick>
 8003ed0:	4602      	mov	r2, r0
 8003ed2:	693b      	ldr	r3, [r7, #16]
 8003ed4:	1ad3      	subs	r3, r2, r3
 8003ed6:	2b02      	cmp	r3, #2
 8003ed8:	d901      	bls.n	8003ede <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8003eda:	2303      	movs	r3, #3
 8003edc:	e1b2      	b.n	8004244 <HAL_RCC_OscConfig+0x818>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003ede:	4b15      	ldr	r3, [pc, #84]	@ (8003f34 <HAL_RCC_OscConfig+0x508>)
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003ee6:	2b00      	cmp	r3, #0
 8003ee8:	d0f0      	beq.n	8003ecc <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	689b      	ldr	r3, [r3, #8]
 8003eee:	2b01      	cmp	r3, #1
 8003ef0:	d108      	bne.n	8003f04 <HAL_RCC_OscConfig+0x4d8>
 8003ef2:	4b0f      	ldr	r3, [pc, #60]	@ (8003f30 <HAL_RCC_OscConfig+0x504>)
 8003ef4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003ef8:	4a0d      	ldr	r2, [pc, #52]	@ (8003f30 <HAL_RCC_OscConfig+0x504>)
 8003efa:	f043 0301 	orr.w	r3, r3, #1
 8003efe:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003f02:	e029      	b.n	8003f58 <HAL_RCC_OscConfig+0x52c>
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	689b      	ldr	r3, [r3, #8]
 8003f08:	2b05      	cmp	r3, #5
 8003f0a:	d115      	bne.n	8003f38 <HAL_RCC_OscConfig+0x50c>
 8003f0c:	4b08      	ldr	r3, [pc, #32]	@ (8003f30 <HAL_RCC_OscConfig+0x504>)
 8003f0e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003f12:	4a07      	ldr	r2, [pc, #28]	@ (8003f30 <HAL_RCC_OscConfig+0x504>)
 8003f14:	f043 0304 	orr.w	r3, r3, #4
 8003f18:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003f1c:	4b04      	ldr	r3, [pc, #16]	@ (8003f30 <HAL_RCC_OscConfig+0x504>)
 8003f1e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003f22:	4a03      	ldr	r2, [pc, #12]	@ (8003f30 <HAL_RCC_OscConfig+0x504>)
 8003f24:	f043 0301 	orr.w	r3, r3, #1
 8003f28:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003f2c:	e014      	b.n	8003f58 <HAL_RCC_OscConfig+0x52c>
 8003f2e:	bf00      	nop
 8003f30:	40021000 	.word	0x40021000
 8003f34:	40007000 	.word	0x40007000
 8003f38:	4b9a      	ldr	r3, [pc, #616]	@ (80041a4 <HAL_RCC_OscConfig+0x778>)
 8003f3a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003f3e:	4a99      	ldr	r2, [pc, #612]	@ (80041a4 <HAL_RCC_OscConfig+0x778>)
 8003f40:	f023 0301 	bic.w	r3, r3, #1
 8003f44:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003f48:	4b96      	ldr	r3, [pc, #600]	@ (80041a4 <HAL_RCC_OscConfig+0x778>)
 8003f4a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003f4e:	4a95      	ldr	r2, [pc, #596]	@ (80041a4 <HAL_RCC_OscConfig+0x778>)
 8003f50:	f023 0304 	bic.w	r3, r3, #4
 8003f54:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	689b      	ldr	r3, [r3, #8]
 8003f5c:	2b00      	cmp	r3, #0
 8003f5e:	d016      	beq.n	8003f8e <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003f60:	f7ff f974 	bl	800324c <HAL_GetTick>
 8003f64:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003f66:	e00a      	b.n	8003f7e <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003f68:	f7ff f970 	bl	800324c <HAL_GetTick>
 8003f6c:	4602      	mov	r2, r0
 8003f6e:	693b      	ldr	r3, [r7, #16]
 8003f70:	1ad3      	subs	r3, r2, r3
 8003f72:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003f76:	4293      	cmp	r3, r2
 8003f78:	d901      	bls.n	8003f7e <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8003f7a:	2303      	movs	r3, #3
 8003f7c:	e162      	b.n	8004244 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003f7e:	4b89      	ldr	r3, [pc, #548]	@ (80041a4 <HAL_RCC_OscConfig+0x778>)
 8003f80:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003f84:	f003 0302 	and.w	r3, r3, #2
 8003f88:	2b00      	cmp	r3, #0
 8003f8a:	d0ed      	beq.n	8003f68 <HAL_RCC_OscConfig+0x53c>
 8003f8c:	e015      	b.n	8003fba <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003f8e:	f7ff f95d 	bl	800324c <HAL_GetTick>
 8003f92:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003f94:	e00a      	b.n	8003fac <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003f96:	f7ff f959 	bl	800324c <HAL_GetTick>
 8003f9a:	4602      	mov	r2, r0
 8003f9c:	693b      	ldr	r3, [r7, #16]
 8003f9e:	1ad3      	subs	r3, r2, r3
 8003fa0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003fa4:	4293      	cmp	r3, r2
 8003fa6:	d901      	bls.n	8003fac <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8003fa8:	2303      	movs	r3, #3
 8003faa:	e14b      	b.n	8004244 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003fac:	4b7d      	ldr	r3, [pc, #500]	@ (80041a4 <HAL_RCC_OscConfig+0x778>)
 8003fae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003fb2:	f003 0302 	and.w	r3, r3, #2
 8003fb6:	2b00      	cmp	r3, #0
 8003fb8:	d1ed      	bne.n	8003f96 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003fba:	7ffb      	ldrb	r3, [r7, #31]
 8003fbc:	2b01      	cmp	r3, #1
 8003fbe:	d105      	bne.n	8003fcc <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003fc0:	4b78      	ldr	r3, [pc, #480]	@ (80041a4 <HAL_RCC_OscConfig+0x778>)
 8003fc2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003fc4:	4a77      	ldr	r2, [pc, #476]	@ (80041a4 <HAL_RCC_OscConfig+0x778>)
 8003fc6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003fca:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	f003 0320 	and.w	r3, r3, #32
 8003fd4:	2b00      	cmp	r3, #0
 8003fd6:	d03c      	beq.n	8004052 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003fdc:	2b00      	cmp	r3, #0
 8003fde:	d01c      	beq.n	800401a <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003fe0:	4b70      	ldr	r3, [pc, #448]	@ (80041a4 <HAL_RCC_OscConfig+0x778>)
 8003fe2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003fe6:	4a6f      	ldr	r2, [pc, #444]	@ (80041a4 <HAL_RCC_OscConfig+0x778>)
 8003fe8:	f043 0301 	orr.w	r3, r3, #1
 8003fec:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003ff0:	f7ff f92c 	bl	800324c <HAL_GetTick>
 8003ff4:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003ff6:	e008      	b.n	800400a <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003ff8:	f7ff f928 	bl	800324c <HAL_GetTick>
 8003ffc:	4602      	mov	r2, r0
 8003ffe:	693b      	ldr	r3, [r7, #16]
 8004000:	1ad3      	subs	r3, r2, r3
 8004002:	2b02      	cmp	r3, #2
 8004004:	d901      	bls.n	800400a <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8004006:	2303      	movs	r3, #3
 8004008:	e11c      	b.n	8004244 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800400a:	4b66      	ldr	r3, [pc, #408]	@ (80041a4 <HAL_RCC_OscConfig+0x778>)
 800400c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004010:	f003 0302 	and.w	r3, r3, #2
 8004014:	2b00      	cmp	r3, #0
 8004016:	d0ef      	beq.n	8003ff8 <HAL_RCC_OscConfig+0x5cc>
 8004018:	e01b      	b.n	8004052 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800401a:	4b62      	ldr	r3, [pc, #392]	@ (80041a4 <HAL_RCC_OscConfig+0x778>)
 800401c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004020:	4a60      	ldr	r2, [pc, #384]	@ (80041a4 <HAL_RCC_OscConfig+0x778>)
 8004022:	f023 0301 	bic.w	r3, r3, #1
 8004026:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800402a:	f7ff f90f 	bl	800324c <HAL_GetTick>
 800402e:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004030:	e008      	b.n	8004044 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004032:	f7ff f90b 	bl	800324c <HAL_GetTick>
 8004036:	4602      	mov	r2, r0
 8004038:	693b      	ldr	r3, [r7, #16]
 800403a:	1ad3      	subs	r3, r2, r3
 800403c:	2b02      	cmp	r3, #2
 800403e:	d901      	bls.n	8004044 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8004040:	2303      	movs	r3, #3
 8004042:	e0ff      	b.n	8004244 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004044:	4b57      	ldr	r3, [pc, #348]	@ (80041a4 <HAL_RCC_OscConfig+0x778>)
 8004046:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800404a:	f003 0302 	and.w	r3, r3, #2
 800404e:	2b00      	cmp	r3, #0
 8004050:	d1ef      	bne.n	8004032 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004056:	2b00      	cmp	r3, #0
 8004058:	f000 80f3 	beq.w	8004242 <HAL_RCC_OscConfig+0x816>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004060:	2b02      	cmp	r3, #2
 8004062:	f040 80c9 	bne.w	80041f8 <HAL_RCC_OscConfig+0x7cc>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8004066:	4b4f      	ldr	r3, [pc, #316]	@ (80041a4 <HAL_RCC_OscConfig+0x778>)
 8004068:	68db      	ldr	r3, [r3, #12]
 800406a:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800406c:	697b      	ldr	r3, [r7, #20]
 800406e:	f003 0203 	and.w	r2, r3, #3
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004076:	429a      	cmp	r2, r3
 8004078:	d12c      	bne.n	80040d4 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800407a:	697b      	ldr	r3, [r7, #20]
 800407c:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004084:	3b01      	subs	r3, #1
 8004086:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004088:	429a      	cmp	r2, r3
 800408a:	d123      	bne.n	80040d4 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800408c:	697b      	ldr	r3, [r7, #20]
 800408e:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004096:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004098:	429a      	cmp	r2, r3
 800409a:	d11b      	bne.n	80040d4 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800409c:	697b      	ldr	r3, [r7, #20]
 800409e:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80040a6:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80040a8:	429a      	cmp	r2, r3
 80040aa:	d113      	bne.n	80040d4 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80040ac:	697b      	ldr	r3, [r7, #20]
 80040ae:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80040b6:	085b      	lsrs	r3, r3, #1
 80040b8:	3b01      	subs	r3, #1
 80040ba:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80040bc:	429a      	cmp	r2, r3
 80040be:	d109      	bne.n	80040d4 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80040c0:	697b      	ldr	r3, [r7, #20]
 80040c2:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040ca:	085b      	lsrs	r3, r3, #1
 80040cc:	3b01      	subs	r3, #1
 80040ce:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80040d0:	429a      	cmp	r2, r3
 80040d2:	d06b      	beq.n	80041ac <HAL_RCC_OscConfig+0x780>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80040d4:	69bb      	ldr	r3, [r7, #24]
 80040d6:	2b0c      	cmp	r3, #12
 80040d8:	d062      	beq.n	80041a0 <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80040da:	4b32      	ldr	r3, [pc, #200]	@ (80041a4 <HAL_RCC_OscConfig+0x778>)
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80040e2:	2b00      	cmp	r3, #0
 80040e4:	d001      	beq.n	80040ea <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 80040e6:	2301      	movs	r3, #1
 80040e8:	e0ac      	b.n	8004244 <HAL_RCC_OscConfig+0x818>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80040ea:	4b2e      	ldr	r3, [pc, #184]	@ (80041a4 <HAL_RCC_OscConfig+0x778>)
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	4a2d      	ldr	r2, [pc, #180]	@ (80041a4 <HAL_RCC_OscConfig+0x778>)
 80040f0:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80040f4:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80040f6:	f7ff f8a9 	bl	800324c <HAL_GetTick>
 80040fa:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80040fc:	e008      	b.n	8004110 <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80040fe:	f7ff f8a5 	bl	800324c <HAL_GetTick>
 8004102:	4602      	mov	r2, r0
 8004104:	693b      	ldr	r3, [r7, #16]
 8004106:	1ad3      	subs	r3, r2, r3
 8004108:	2b02      	cmp	r3, #2
 800410a:	d901      	bls.n	8004110 <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 800410c:	2303      	movs	r3, #3
 800410e:	e099      	b.n	8004244 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004110:	4b24      	ldr	r3, [pc, #144]	@ (80041a4 <HAL_RCC_OscConfig+0x778>)
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004118:	2b00      	cmp	r3, #0
 800411a:	d1f0      	bne.n	80040fe <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800411c:	4b21      	ldr	r3, [pc, #132]	@ (80041a4 <HAL_RCC_OscConfig+0x778>)
 800411e:	68da      	ldr	r2, [r3, #12]
 8004120:	4b21      	ldr	r3, [pc, #132]	@ (80041a8 <HAL_RCC_OscConfig+0x77c>)
 8004122:	4013      	ands	r3, r2
 8004124:	687a      	ldr	r2, [r7, #4]
 8004126:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8004128:	687a      	ldr	r2, [r7, #4]
 800412a:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800412c:	3a01      	subs	r2, #1
 800412e:	0112      	lsls	r2, r2, #4
 8004130:	4311      	orrs	r1, r2
 8004132:	687a      	ldr	r2, [r7, #4]
 8004134:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8004136:	0212      	lsls	r2, r2, #8
 8004138:	4311      	orrs	r1, r2
 800413a:	687a      	ldr	r2, [r7, #4]
 800413c:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800413e:	0852      	lsrs	r2, r2, #1
 8004140:	3a01      	subs	r2, #1
 8004142:	0552      	lsls	r2, r2, #21
 8004144:	4311      	orrs	r1, r2
 8004146:	687a      	ldr	r2, [r7, #4]
 8004148:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800414a:	0852      	lsrs	r2, r2, #1
 800414c:	3a01      	subs	r2, #1
 800414e:	0652      	lsls	r2, r2, #25
 8004150:	4311      	orrs	r1, r2
 8004152:	687a      	ldr	r2, [r7, #4]
 8004154:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8004156:	06d2      	lsls	r2, r2, #27
 8004158:	430a      	orrs	r2, r1
 800415a:	4912      	ldr	r1, [pc, #72]	@ (80041a4 <HAL_RCC_OscConfig+0x778>)
 800415c:	4313      	orrs	r3, r2
 800415e:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8004160:	4b10      	ldr	r3, [pc, #64]	@ (80041a4 <HAL_RCC_OscConfig+0x778>)
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	4a0f      	ldr	r2, [pc, #60]	@ (80041a4 <HAL_RCC_OscConfig+0x778>)
 8004166:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800416a:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800416c:	4b0d      	ldr	r3, [pc, #52]	@ (80041a4 <HAL_RCC_OscConfig+0x778>)
 800416e:	68db      	ldr	r3, [r3, #12]
 8004170:	4a0c      	ldr	r2, [pc, #48]	@ (80041a4 <HAL_RCC_OscConfig+0x778>)
 8004172:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004176:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004178:	f7ff f868 	bl	800324c <HAL_GetTick>
 800417c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800417e:	e008      	b.n	8004192 <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004180:	f7ff f864 	bl	800324c <HAL_GetTick>
 8004184:	4602      	mov	r2, r0
 8004186:	693b      	ldr	r3, [r7, #16]
 8004188:	1ad3      	subs	r3, r2, r3
 800418a:	2b02      	cmp	r3, #2
 800418c:	d901      	bls.n	8004192 <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 800418e:	2303      	movs	r3, #3
 8004190:	e058      	b.n	8004244 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004192:	4b04      	ldr	r3, [pc, #16]	@ (80041a4 <HAL_RCC_OscConfig+0x778>)
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800419a:	2b00      	cmp	r3, #0
 800419c:	d0f0      	beq.n	8004180 <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800419e:	e050      	b.n	8004242 <HAL_RCC_OscConfig+0x816>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80041a0:	2301      	movs	r3, #1
 80041a2:	e04f      	b.n	8004244 <HAL_RCC_OscConfig+0x818>
 80041a4:	40021000 	.word	0x40021000
 80041a8:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80041ac:	4b27      	ldr	r3, [pc, #156]	@ (800424c <HAL_RCC_OscConfig+0x820>)
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80041b4:	2b00      	cmp	r3, #0
 80041b6:	d144      	bne.n	8004242 <HAL_RCC_OscConfig+0x816>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80041b8:	4b24      	ldr	r3, [pc, #144]	@ (800424c <HAL_RCC_OscConfig+0x820>)
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	4a23      	ldr	r2, [pc, #140]	@ (800424c <HAL_RCC_OscConfig+0x820>)
 80041be:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80041c2:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80041c4:	4b21      	ldr	r3, [pc, #132]	@ (800424c <HAL_RCC_OscConfig+0x820>)
 80041c6:	68db      	ldr	r3, [r3, #12]
 80041c8:	4a20      	ldr	r2, [pc, #128]	@ (800424c <HAL_RCC_OscConfig+0x820>)
 80041ca:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80041ce:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80041d0:	f7ff f83c 	bl	800324c <HAL_GetTick>
 80041d4:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80041d6:	e008      	b.n	80041ea <HAL_RCC_OscConfig+0x7be>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80041d8:	f7ff f838 	bl	800324c <HAL_GetTick>
 80041dc:	4602      	mov	r2, r0
 80041de:	693b      	ldr	r3, [r7, #16]
 80041e0:	1ad3      	subs	r3, r2, r3
 80041e2:	2b02      	cmp	r3, #2
 80041e4:	d901      	bls.n	80041ea <HAL_RCC_OscConfig+0x7be>
            {
              return HAL_TIMEOUT;
 80041e6:	2303      	movs	r3, #3
 80041e8:	e02c      	b.n	8004244 <HAL_RCC_OscConfig+0x818>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80041ea:	4b18      	ldr	r3, [pc, #96]	@ (800424c <HAL_RCC_OscConfig+0x820>)
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	d0f0      	beq.n	80041d8 <HAL_RCC_OscConfig+0x7ac>
 80041f6:	e024      	b.n	8004242 <HAL_RCC_OscConfig+0x816>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80041f8:	69bb      	ldr	r3, [r7, #24]
 80041fa:	2b0c      	cmp	r3, #12
 80041fc:	d01f      	beq.n	800423e <HAL_RCC_OscConfig+0x812>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80041fe:	4b13      	ldr	r3, [pc, #76]	@ (800424c <HAL_RCC_OscConfig+0x820>)
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	4a12      	ldr	r2, [pc, #72]	@ (800424c <HAL_RCC_OscConfig+0x820>)
 8004204:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004208:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800420a:	f7ff f81f 	bl	800324c <HAL_GetTick>
 800420e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004210:	e008      	b.n	8004224 <HAL_RCC_OscConfig+0x7f8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004212:	f7ff f81b 	bl	800324c <HAL_GetTick>
 8004216:	4602      	mov	r2, r0
 8004218:	693b      	ldr	r3, [r7, #16]
 800421a:	1ad3      	subs	r3, r2, r3
 800421c:	2b02      	cmp	r3, #2
 800421e:	d901      	bls.n	8004224 <HAL_RCC_OscConfig+0x7f8>
          {
            return HAL_TIMEOUT;
 8004220:	2303      	movs	r3, #3
 8004222:	e00f      	b.n	8004244 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004224:	4b09      	ldr	r3, [pc, #36]	@ (800424c <HAL_RCC_OscConfig+0x820>)
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800422c:	2b00      	cmp	r3, #0
 800422e:	d1f0      	bne.n	8004212 <HAL_RCC_OscConfig+0x7e6>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 8004230:	4b06      	ldr	r3, [pc, #24]	@ (800424c <HAL_RCC_OscConfig+0x820>)
 8004232:	68da      	ldr	r2, [r3, #12]
 8004234:	4905      	ldr	r1, [pc, #20]	@ (800424c <HAL_RCC_OscConfig+0x820>)
 8004236:	4b06      	ldr	r3, [pc, #24]	@ (8004250 <HAL_RCC_OscConfig+0x824>)
 8004238:	4013      	ands	r3, r2
 800423a:	60cb      	str	r3, [r1, #12]
 800423c:	e001      	b.n	8004242 <HAL_RCC_OscConfig+0x816>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800423e:	2301      	movs	r3, #1
 8004240:	e000      	b.n	8004244 <HAL_RCC_OscConfig+0x818>
      }
    }
  }
  return HAL_OK;
 8004242:	2300      	movs	r3, #0
}
 8004244:	4618      	mov	r0, r3
 8004246:	3720      	adds	r7, #32
 8004248:	46bd      	mov	sp, r7
 800424a:	bd80      	pop	{r7, pc}
 800424c:	40021000 	.word	0x40021000
 8004250:	feeefffc 	.word	0xfeeefffc

08004254 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004254:	b580      	push	{r7, lr}
 8004256:	b084      	sub	sp, #16
 8004258:	af00      	add	r7, sp, #0
 800425a:	6078      	str	r0, [r7, #4]
 800425c:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	2b00      	cmp	r3, #0
 8004262:	d101      	bne.n	8004268 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004264:	2301      	movs	r3, #1
 8004266:	e0e7      	b.n	8004438 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004268:	4b75      	ldr	r3, [pc, #468]	@ (8004440 <HAL_RCC_ClockConfig+0x1ec>)
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	f003 0307 	and.w	r3, r3, #7
 8004270:	683a      	ldr	r2, [r7, #0]
 8004272:	429a      	cmp	r2, r3
 8004274:	d910      	bls.n	8004298 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004276:	4b72      	ldr	r3, [pc, #456]	@ (8004440 <HAL_RCC_ClockConfig+0x1ec>)
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	f023 0207 	bic.w	r2, r3, #7
 800427e:	4970      	ldr	r1, [pc, #448]	@ (8004440 <HAL_RCC_ClockConfig+0x1ec>)
 8004280:	683b      	ldr	r3, [r7, #0]
 8004282:	4313      	orrs	r3, r2
 8004284:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004286:	4b6e      	ldr	r3, [pc, #440]	@ (8004440 <HAL_RCC_ClockConfig+0x1ec>)
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	f003 0307 	and.w	r3, r3, #7
 800428e:	683a      	ldr	r2, [r7, #0]
 8004290:	429a      	cmp	r2, r3
 8004292:	d001      	beq.n	8004298 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8004294:	2301      	movs	r3, #1
 8004296:	e0cf      	b.n	8004438 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	f003 0302 	and.w	r3, r3, #2
 80042a0:	2b00      	cmp	r3, #0
 80042a2:	d010      	beq.n	80042c6 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	689a      	ldr	r2, [r3, #8]
 80042a8:	4b66      	ldr	r3, [pc, #408]	@ (8004444 <HAL_RCC_ClockConfig+0x1f0>)
 80042aa:	689b      	ldr	r3, [r3, #8]
 80042ac:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80042b0:	429a      	cmp	r2, r3
 80042b2:	d908      	bls.n	80042c6 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80042b4:	4b63      	ldr	r3, [pc, #396]	@ (8004444 <HAL_RCC_ClockConfig+0x1f0>)
 80042b6:	689b      	ldr	r3, [r3, #8]
 80042b8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	689b      	ldr	r3, [r3, #8]
 80042c0:	4960      	ldr	r1, [pc, #384]	@ (8004444 <HAL_RCC_ClockConfig+0x1f0>)
 80042c2:	4313      	orrs	r3, r2
 80042c4:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	f003 0301 	and.w	r3, r3, #1
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	d04c      	beq.n	800436c <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	685b      	ldr	r3, [r3, #4]
 80042d6:	2b03      	cmp	r3, #3
 80042d8:	d107      	bne.n	80042ea <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80042da:	4b5a      	ldr	r3, [pc, #360]	@ (8004444 <HAL_RCC_ClockConfig+0x1f0>)
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80042e2:	2b00      	cmp	r3, #0
 80042e4:	d121      	bne.n	800432a <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 80042e6:	2301      	movs	r3, #1
 80042e8:	e0a6      	b.n	8004438 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	685b      	ldr	r3, [r3, #4]
 80042ee:	2b02      	cmp	r3, #2
 80042f0:	d107      	bne.n	8004302 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80042f2:	4b54      	ldr	r3, [pc, #336]	@ (8004444 <HAL_RCC_ClockConfig+0x1f0>)
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80042fa:	2b00      	cmp	r3, #0
 80042fc:	d115      	bne.n	800432a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80042fe:	2301      	movs	r3, #1
 8004300:	e09a      	b.n	8004438 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	685b      	ldr	r3, [r3, #4]
 8004306:	2b00      	cmp	r3, #0
 8004308:	d107      	bne.n	800431a <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800430a:	4b4e      	ldr	r3, [pc, #312]	@ (8004444 <HAL_RCC_ClockConfig+0x1f0>)
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	f003 0302 	and.w	r3, r3, #2
 8004312:	2b00      	cmp	r3, #0
 8004314:	d109      	bne.n	800432a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8004316:	2301      	movs	r3, #1
 8004318:	e08e      	b.n	8004438 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800431a:	4b4a      	ldr	r3, [pc, #296]	@ (8004444 <HAL_RCC_ClockConfig+0x1f0>)
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004322:	2b00      	cmp	r3, #0
 8004324:	d101      	bne.n	800432a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8004326:	2301      	movs	r3, #1
 8004328:	e086      	b.n	8004438 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800432a:	4b46      	ldr	r3, [pc, #280]	@ (8004444 <HAL_RCC_ClockConfig+0x1f0>)
 800432c:	689b      	ldr	r3, [r3, #8]
 800432e:	f023 0203 	bic.w	r2, r3, #3
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	685b      	ldr	r3, [r3, #4]
 8004336:	4943      	ldr	r1, [pc, #268]	@ (8004444 <HAL_RCC_ClockConfig+0x1f0>)
 8004338:	4313      	orrs	r3, r2
 800433a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800433c:	f7fe ff86 	bl	800324c <HAL_GetTick>
 8004340:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004342:	e00a      	b.n	800435a <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004344:	f7fe ff82 	bl	800324c <HAL_GetTick>
 8004348:	4602      	mov	r2, r0
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	1ad3      	subs	r3, r2, r3
 800434e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004352:	4293      	cmp	r3, r2
 8004354:	d901      	bls.n	800435a <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8004356:	2303      	movs	r3, #3
 8004358:	e06e      	b.n	8004438 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800435a:	4b3a      	ldr	r3, [pc, #232]	@ (8004444 <HAL_RCC_ClockConfig+0x1f0>)
 800435c:	689b      	ldr	r3, [r3, #8]
 800435e:	f003 020c 	and.w	r2, r3, #12
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	685b      	ldr	r3, [r3, #4]
 8004366:	009b      	lsls	r3, r3, #2
 8004368:	429a      	cmp	r2, r3
 800436a:	d1eb      	bne.n	8004344 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	f003 0302 	and.w	r3, r3, #2
 8004374:	2b00      	cmp	r3, #0
 8004376:	d010      	beq.n	800439a <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	689a      	ldr	r2, [r3, #8]
 800437c:	4b31      	ldr	r3, [pc, #196]	@ (8004444 <HAL_RCC_ClockConfig+0x1f0>)
 800437e:	689b      	ldr	r3, [r3, #8]
 8004380:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004384:	429a      	cmp	r2, r3
 8004386:	d208      	bcs.n	800439a <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004388:	4b2e      	ldr	r3, [pc, #184]	@ (8004444 <HAL_RCC_ClockConfig+0x1f0>)
 800438a:	689b      	ldr	r3, [r3, #8]
 800438c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	689b      	ldr	r3, [r3, #8]
 8004394:	492b      	ldr	r1, [pc, #172]	@ (8004444 <HAL_RCC_ClockConfig+0x1f0>)
 8004396:	4313      	orrs	r3, r2
 8004398:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800439a:	4b29      	ldr	r3, [pc, #164]	@ (8004440 <HAL_RCC_ClockConfig+0x1ec>)
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	f003 0307 	and.w	r3, r3, #7
 80043a2:	683a      	ldr	r2, [r7, #0]
 80043a4:	429a      	cmp	r2, r3
 80043a6:	d210      	bcs.n	80043ca <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80043a8:	4b25      	ldr	r3, [pc, #148]	@ (8004440 <HAL_RCC_ClockConfig+0x1ec>)
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	f023 0207 	bic.w	r2, r3, #7
 80043b0:	4923      	ldr	r1, [pc, #140]	@ (8004440 <HAL_RCC_ClockConfig+0x1ec>)
 80043b2:	683b      	ldr	r3, [r7, #0]
 80043b4:	4313      	orrs	r3, r2
 80043b6:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80043b8:	4b21      	ldr	r3, [pc, #132]	@ (8004440 <HAL_RCC_ClockConfig+0x1ec>)
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	f003 0307 	and.w	r3, r3, #7
 80043c0:	683a      	ldr	r2, [r7, #0]
 80043c2:	429a      	cmp	r2, r3
 80043c4:	d001      	beq.n	80043ca <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 80043c6:	2301      	movs	r3, #1
 80043c8:	e036      	b.n	8004438 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	f003 0304 	and.w	r3, r3, #4
 80043d2:	2b00      	cmp	r3, #0
 80043d4:	d008      	beq.n	80043e8 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80043d6:	4b1b      	ldr	r3, [pc, #108]	@ (8004444 <HAL_RCC_ClockConfig+0x1f0>)
 80043d8:	689b      	ldr	r3, [r3, #8]
 80043da:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	68db      	ldr	r3, [r3, #12]
 80043e2:	4918      	ldr	r1, [pc, #96]	@ (8004444 <HAL_RCC_ClockConfig+0x1f0>)
 80043e4:	4313      	orrs	r3, r2
 80043e6:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	f003 0308 	and.w	r3, r3, #8
 80043f0:	2b00      	cmp	r3, #0
 80043f2:	d009      	beq.n	8004408 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80043f4:	4b13      	ldr	r3, [pc, #76]	@ (8004444 <HAL_RCC_ClockConfig+0x1f0>)
 80043f6:	689b      	ldr	r3, [r3, #8]
 80043f8:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	691b      	ldr	r3, [r3, #16]
 8004400:	00db      	lsls	r3, r3, #3
 8004402:	4910      	ldr	r1, [pc, #64]	@ (8004444 <HAL_RCC_ClockConfig+0x1f0>)
 8004404:	4313      	orrs	r3, r2
 8004406:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004408:	f000 f824 	bl	8004454 <HAL_RCC_GetSysClockFreq>
 800440c:	4602      	mov	r2, r0
 800440e:	4b0d      	ldr	r3, [pc, #52]	@ (8004444 <HAL_RCC_ClockConfig+0x1f0>)
 8004410:	689b      	ldr	r3, [r3, #8]
 8004412:	091b      	lsrs	r3, r3, #4
 8004414:	f003 030f 	and.w	r3, r3, #15
 8004418:	490b      	ldr	r1, [pc, #44]	@ (8004448 <HAL_RCC_ClockConfig+0x1f4>)
 800441a:	5ccb      	ldrb	r3, [r1, r3]
 800441c:	f003 031f 	and.w	r3, r3, #31
 8004420:	fa22 f303 	lsr.w	r3, r2, r3
 8004424:	4a09      	ldr	r2, [pc, #36]	@ (800444c <HAL_RCC_ClockConfig+0x1f8>)
 8004426:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8004428:	4b09      	ldr	r3, [pc, #36]	@ (8004450 <HAL_RCC_ClockConfig+0x1fc>)
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	4618      	mov	r0, r3
 800442e:	f7fe febd 	bl	80031ac <HAL_InitTick>
 8004432:	4603      	mov	r3, r0
 8004434:	72fb      	strb	r3, [r7, #11]

  return status;
 8004436:	7afb      	ldrb	r3, [r7, #11]
}
 8004438:	4618      	mov	r0, r3
 800443a:	3710      	adds	r7, #16
 800443c:	46bd      	mov	sp, r7
 800443e:	bd80      	pop	{r7, pc}
 8004440:	40022000 	.word	0x40022000
 8004444:	40021000 	.word	0x40021000
 8004448:	0800659c 	.word	0x0800659c
 800444c:	20000000 	.word	0x20000000
 8004450:	20000004 	.word	0x20000004

08004454 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004454:	b480      	push	{r7}
 8004456:	b089      	sub	sp, #36	@ 0x24
 8004458:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800445a:	2300      	movs	r3, #0
 800445c:	61fb      	str	r3, [r7, #28]
 800445e:	2300      	movs	r3, #0
 8004460:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004462:	4b3e      	ldr	r3, [pc, #248]	@ (800455c <HAL_RCC_GetSysClockFreq+0x108>)
 8004464:	689b      	ldr	r3, [r3, #8]
 8004466:	f003 030c 	and.w	r3, r3, #12
 800446a:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800446c:	4b3b      	ldr	r3, [pc, #236]	@ (800455c <HAL_RCC_GetSysClockFreq+0x108>)
 800446e:	68db      	ldr	r3, [r3, #12]
 8004470:	f003 0303 	and.w	r3, r3, #3
 8004474:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004476:	693b      	ldr	r3, [r7, #16]
 8004478:	2b00      	cmp	r3, #0
 800447a:	d005      	beq.n	8004488 <HAL_RCC_GetSysClockFreq+0x34>
 800447c:	693b      	ldr	r3, [r7, #16]
 800447e:	2b0c      	cmp	r3, #12
 8004480:	d121      	bne.n	80044c6 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	2b01      	cmp	r3, #1
 8004486:	d11e      	bne.n	80044c6 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8004488:	4b34      	ldr	r3, [pc, #208]	@ (800455c <HAL_RCC_GetSysClockFreq+0x108>)
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	f003 0308 	and.w	r3, r3, #8
 8004490:	2b00      	cmp	r3, #0
 8004492:	d107      	bne.n	80044a4 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8004494:	4b31      	ldr	r3, [pc, #196]	@ (800455c <HAL_RCC_GetSysClockFreq+0x108>)
 8004496:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800449a:	0a1b      	lsrs	r3, r3, #8
 800449c:	f003 030f 	and.w	r3, r3, #15
 80044a0:	61fb      	str	r3, [r7, #28]
 80044a2:	e005      	b.n	80044b0 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80044a4:	4b2d      	ldr	r3, [pc, #180]	@ (800455c <HAL_RCC_GetSysClockFreq+0x108>)
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	091b      	lsrs	r3, r3, #4
 80044aa:	f003 030f 	and.w	r3, r3, #15
 80044ae:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80044b0:	4a2b      	ldr	r2, [pc, #172]	@ (8004560 <HAL_RCC_GetSysClockFreq+0x10c>)
 80044b2:	69fb      	ldr	r3, [r7, #28]
 80044b4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80044b8:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80044ba:	693b      	ldr	r3, [r7, #16]
 80044bc:	2b00      	cmp	r3, #0
 80044be:	d10d      	bne.n	80044dc <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80044c0:	69fb      	ldr	r3, [r7, #28]
 80044c2:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80044c4:	e00a      	b.n	80044dc <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80044c6:	693b      	ldr	r3, [r7, #16]
 80044c8:	2b04      	cmp	r3, #4
 80044ca:	d102      	bne.n	80044d2 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80044cc:	4b25      	ldr	r3, [pc, #148]	@ (8004564 <HAL_RCC_GetSysClockFreq+0x110>)
 80044ce:	61bb      	str	r3, [r7, #24]
 80044d0:	e004      	b.n	80044dc <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80044d2:	693b      	ldr	r3, [r7, #16]
 80044d4:	2b08      	cmp	r3, #8
 80044d6:	d101      	bne.n	80044dc <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80044d8:	4b23      	ldr	r3, [pc, #140]	@ (8004568 <HAL_RCC_GetSysClockFreq+0x114>)
 80044da:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80044dc:	693b      	ldr	r3, [r7, #16]
 80044de:	2b0c      	cmp	r3, #12
 80044e0:	d134      	bne.n	800454c <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80044e2:	4b1e      	ldr	r3, [pc, #120]	@ (800455c <HAL_RCC_GetSysClockFreq+0x108>)
 80044e4:	68db      	ldr	r3, [r3, #12]
 80044e6:	f003 0303 	and.w	r3, r3, #3
 80044ea:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80044ec:	68bb      	ldr	r3, [r7, #8]
 80044ee:	2b02      	cmp	r3, #2
 80044f0:	d003      	beq.n	80044fa <HAL_RCC_GetSysClockFreq+0xa6>
 80044f2:	68bb      	ldr	r3, [r7, #8]
 80044f4:	2b03      	cmp	r3, #3
 80044f6:	d003      	beq.n	8004500 <HAL_RCC_GetSysClockFreq+0xac>
 80044f8:	e005      	b.n	8004506 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80044fa:	4b1a      	ldr	r3, [pc, #104]	@ (8004564 <HAL_RCC_GetSysClockFreq+0x110>)
 80044fc:	617b      	str	r3, [r7, #20]
      break;
 80044fe:	e005      	b.n	800450c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8004500:	4b19      	ldr	r3, [pc, #100]	@ (8004568 <HAL_RCC_GetSysClockFreq+0x114>)
 8004502:	617b      	str	r3, [r7, #20]
      break;
 8004504:	e002      	b.n	800450c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8004506:	69fb      	ldr	r3, [r7, #28]
 8004508:	617b      	str	r3, [r7, #20]
      break;
 800450a:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800450c:	4b13      	ldr	r3, [pc, #76]	@ (800455c <HAL_RCC_GetSysClockFreq+0x108>)
 800450e:	68db      	ldr	r3, [r3, #12]
 8004510:	091b      	lsrs	r3, r3, #4
 8004512:	f003 0307 	and.w	r3, r3, #7
 8004516:	3301      	adds	r3, #1
 8004518:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800451a:	4b10      	ldr	r3, [pc, #64]	@ (800455c <HAL_RCC_GetSysClockFreq+0x108>)
 800451c:	68db      	ldr	r3, [r3, #12]
 800451e:	0a1b      	lsrs	r3, r3, #8
 8004520:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004524:	697a      	ldr	r2, [r7, #20]
 8004526:	fb03 f202 	mul.w	r2, r3, r2
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004530:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004532:	4b0a      	ldr	r3, [pc, #40]	@ (800455c <HAL_RCC_GetSysClockFreq+0x108>)
 8004534:	68db      	ldr	r3, [r3, #12]
 8004536:	0e5b      	lsrs	r3, r3, #25
 8004538:	f003 0303 	and.w	r3, r3, #3
 800453c:	3301      	adds	r3, #1
 800453e:	005b      	lsls	r3, r3, #1
 8004540:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8004542:	697a      	ldr	r2, [r7, #20]
 8004544:	683b      	ldr	r3, [r7, #0]
 8004546:	fbb2 f3f3 	udiv	r3, r2, r3
 800454a:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 800454c:	69bb      	ldr	r3, [r7, #24]
}
 800454e:	4618      	mov	r0, r3
 8004550:	3724      	adds	r7, #36	@ 0x24
 8004552:	46bd      	mov	sp, r7
 8004554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004558:	4770      	bx	lr
 800455a:	bf00      	nop
 800455c:	40021000 	.word	0x40021000
 8004560:	080065ac 	.word	0x080065ac
 8004564:	00f42400 	.word	0x00f42400
 8004568:	007a1200 	.word	0x007a1200

0800456c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 800456c:	b580      	push	{r7, lr}
 800456e:	b086      	sub	sp, #24
 8004570:	af00      	add	r7, sp, #0
 8004572:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8004574:	2300      	movs	r3, #0
 8004576:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8004578:	4b2a      	ldr	r3, [pc, #168]	@ (8004624 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800457a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800457c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004580:	2b00      	cmp	r3, #0
 8004582:	d003      	beq.n	800458c <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8004584:	f7ff f9ee 	bl	8003964 <HAL_PWREx_GetVoltageRange>
 8004588:	6178      	str	r0, [r7, #20]
 800458a:	e014      	b.n	80045b6 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 800458c:	4b25      	ldr	r3, [pc, #148]	@ (8004624 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800458e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004590:	4a24      	ldr	r2, [pc, #144]	@ (8004624 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004592:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004596:	6593      	str	r3, [r2, #88]	@ 0x58
 8004598:	4b22      	ldr	r3, [pc, #136]	@ (8004624 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800459a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800459c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80045a0:	60fb      	str	r3, [r7, #12]
 80045a2:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80045a4:	f7ff f9de 	bl	8003964 <HAL_PWREx_GetVoltageRange>
 80045a8:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80045aa:	4b1e      	ldr	r3, [pc, #120]	@ (8004624 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80045ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80045ae:	4a1d      	ldr	r2, [pc, #116]	@ (8004624 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80045b0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80045b4:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80045b6:	697b      	ldr	r3, [r7, #20]
 80045b8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80045bc:	d10b      	bne.n	80045d6 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	2b80      	cmp	r3, #128	@ 0x80
 80045c2:	d919      	bls.n	80045f8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	2ba0      	cmp	r3, #160	@ 0xa0
 80045c8:	d902      	bls.n	80045d0 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80045ca:	2302      	movs	r3, #2
 80045cc:	613b      	str	r3, [r7, #16]
 80045ce:	e013      	b.n	80045f8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80045d0:	2301      	movs	r3, #1
 80045d2:	613b      	str	r3, [r7, #16]
 80045d4:	e010      	b.n	80045f8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	2b80      	cmp	r3, #128	@ 0x80
 80045da:	d902      	bls.n	80045e2 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80045dc:	2303      	movs	r3, #3
 80045de:	613b      	str	r3, [r7, #16]
 80045e0:	e00a      	b.n	80045f8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	2b80      	cmp	r3, #128	@ 0x80
 80045e6:	d102      	bne.n	80045ee <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80045e8:	2302      	movs	r3, #2
 80045ea:	613b      	str	r3, [r7, #16]
 80045ec:	e004      	b.n	80045f8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	2b70      	cmp	r3, #112	@ 0x70
 80045f2:	d101      	bne.n	80045f8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80045f4:	2301      	movs	r3, #1
 80045f6:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80045f8:	4b0b      	ldr	r3, [pc, #44]	@ (8004628 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	f023 0207 	bic.w	r2, r3, #7
 8004600:	4909      	ldr	r1, [pc, #36]	@ (8004628 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004602:	693b      	ldr	r3, [r7, #16]
 8004604:	4313      	orrs	r3, r2
 8004606:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8004608:	4b07      	ldr	r3, [pc, #28]	@ (8004628 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	f003 0307 	and.w	r3, r3, #7
 8004610:	693a      	ldr	r2, [r7, #16]
 8004612:	429a      	cmp	r2, r3
 8004614:	d001      	beq.n	800461a <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8004616:	2301      	movs	r3, #1
 8004618:	e000      	b.n	800461c <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800461a:	2300      	movs	r3, #0
}
 800461c:	4618      	mov	r0, r3
 800461e:	3718      	adds	r7, #24
 8004620:	46bd      	mov	sp, r7
 8004622:	bd80      	pop	{r7, pc}
 8004624:	40021000 	.word	0x40021000
 8004628:	40022000 	.word	0x40022000

0800462c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800462c:	b580      	push	{r7, lr}
 800462e:	b082      	sub	sp, #8
 8004630:	af00      	add	r7, sp, #0
 8004632:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	2b00      	cmp	r3, #0
 8004638:	d101      	bne.n	800463e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800463a:	2301      	movs	r3, #1
 800463c:	e049      	b.n	80046d2 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004644:	b2db      	uxtb	r3, r3
 8004646:	2b00      	cmp	r3, #0
 8004648:	d106      	bne.n	8004658 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	2200      	movs	r2, #0
 800464e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004652:	6878      	ldr	r0, [r7, #4]
 8004654:	f7fe f85e 	bl	8002714 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	2202      	movs	r2, #2
 800465c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	681a      	ldr	r2, [r3, #0]
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	3304      	adds	r3, #4
 8004668:	4619      	mov	r1, r3
 800466a:	4610      	mov	r0, r2
 800466c:	f000 fa74 	bl	8004b58 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	2201      	movs	r2, #1
 8004674:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	2201      	movs	r2, #1
 800467c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	2201      	movs	r2, #1
 8004684:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	2201      	movs	r2, #1
 800468c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	2201      	movs	r2, #1
 8004694:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	2201      	movs	r2, #1
 800469c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	2201      	movs	r2, #1
 80046a4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	2201      	movs	r2, #1
 80046ac:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	2201      	movs	r2, #1
 80046b4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	2201      	movs	r2, #1
 80046bc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	2201      	movs	r2, #1
 80046c4:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	2201      	movs	r2, #1
 80046cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80046d0:	2300      	movs	r3, #0
}
 80046d2:	4618      	mov	r0, r3
 80046d4:	3708      	adds	r7, #8
 80046d6:	46bd      	mov	sp, r7
 80046d8:	bd80      	pop	{r7, pc}

080046da <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80046da:	b580      	push	{r7, lr}
 80046dc:	b082      	sub	sp, #8
 80046de:	af00      	add	r7, sp, #0
 80046e0:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	2b00      	cmp	r3, #0
 80046e6:	d101      	bne.n	80046ec <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80046e8:	2301      	movs	r3, #1
 80046ea:	e049      	b.n	8004780 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80046f2:	b2db      	uxtb	r3, r3
 80046f4:	2b00      	cmp	r3, #0
 80046f6:	d106      	bne.n	8004706 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	2200      	movs	r2, #0
 80046fc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004700:	6878      	ldr	r0, [r7, #4]
 8004702:	f000 f841 	bl	8004788 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	2202      	movs	r2, #2
 800470a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	681a      	ldr	r2, [r3, #0]
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	3304      	adds	r3, #4
 8004716:	4619      	mov	r1, r3
 8004718:	4610      	mov	r0, r2
 800471a:	f000 fa1d 	bl	8004b58 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	2201      	movs	r2, #1
 8004722:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	2201      	movs	r2, #1
 800472a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	2201      	movs	r2, #1
 8004732:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	2201      	movs	r2, #1
 800473a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	2201      	movs	r2, #1
 8004742:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	2201      	movs	r2, #1
 800474a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	2201      	movs	r2, #1
 8004752:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	2201      	movs	r2, #1
 800475a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	2201      	movs	r2, #1
 8004762:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	2201      	movs	r2, #1
 800476a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	2201      	movs	r2, #1
 8004772:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	2201      	movs	r2, #1
 800477a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800477e:	2300      	movs	r3, #0
}
 8004780:	4618      	mov	r0, r3
 8004782:	3708      	adds	r7, #8
 8004784:	46bd      	mov	sp, r7
 8004786:	bd80      	pop	{r7, pc}

08004788 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8004788:	b480      	push	{r7}
 800478a:	b083      	sub	sp, #12
 800478c:	af00      	add	r7, sp, #0
 800478e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004790:	bf00      	nop
 8004792:	370c      	adds	r7, #12
 8004794:	46bd      	mov	sp, r7
 8004796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800479a:	4770      	bx	lr

0800479c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800479c:	b580      	push	{r7, lr}
 800479e:	b086      	sub	sp, #24
 80047a0:	af00      	add	r7, sp, #0
 80047a2:	60f8      	str	r0, [r7, #12]
 80047a4:	60b9      	str	r1, [r7, #8]
 80047a6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80047a8:	2300      	movs	r3, #0
 80047aa:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80047ac:	68fb      	ldr	r3, [r7, #12]
 80047ae:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80047b2:	2b01      	cmp	r3, #1
 80047b4:	d101      	bne.n	80047ba <HAL_TIM_PWM_ConfigChannel+0x1e>
 80047b6:	2302      	movs	r3, #2
 80047b8:	e0ff      	b.n	80049ba <HAL_TIM_PWM_ConfigChannel+0x21e>
 80047ba:	68fb      	ldr	r3, [r7, #12]
 80047bc:	2201      	movs	r2, #1
 80047be:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	2b14      	cmp	r3, #20
 80047c6:	f200 80f0 	bhi.w	80049aa <HAL_TIM_PWM_ConfigChannel+0x20e>
 80047ca:	a201      	add	r2, pc, #4	@ (adr r2, 80047d0 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80047cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80047d0:	08004825 	.word	0x08004825
 80047d4:	080049ab 	.word	0x080049ab
 80047d8:	080049ab 	.word	0x080049ab
 80047dc:	080049ab 	.word	0x080049ab
 80047e0:	08004865 	.word	0x08004865
 80047e4:	080049ab 	.word	0x080049ab
 80047e8:	080049ab 	.word	0x080049ab
 80047ec:	080049ab 	.word	0x080049ab
 80047f0:	080048a7 	.word	0x080048a7
 80047f4:	080049ab 	.word	0x080049ab
 80047f8:	080049ab 	.word	0x080049ab
 80047fc:	080049ab 	.word	0x080049ab
 8004800:	080048e7 	.word	0x080048e7
 8004804:	080049ab 	.word	0x080049ab
 8004808:	080049ab 	.word	0x080049ab
 800480c:	080049ab 	.word	0x080049ab
 8004810:	08004929 	.word	0x08004929
 8004814:	080049ab 	.word	0x080049ab
 8004818:	080049ab 	.word	0x080049ab
 800481c:	080049ab 	.word	0x080049ab
 8004820:	08004969 	.word	0x08004969
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004824:	68fb      	ldr	r3, [r7, #12]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	68b9      	ldr	r1, [r7, #8]
 800482a:	4618      	mov	r0, r3
 800482c:	f000 fa04 	bl	8004c38 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	699a      	ldr	r2, [r3, #24]
 8004836:	68fb      	ldr	r3, [r7, #12]
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	f042 0208 	orr.w	r2, r2, #8
 800483e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004840:	68fb      	ldr	r3, [r7, #12]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	699a      	ldr	r2, [r3, #24]
 8004846:	68fb      	ldr	r3, [r7, #12]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	f022 0204 	bic.w	r2, r2, #4
 800484e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004850:	68fb      	ldr	r3, [r7, #12]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	6999      	ldr	r1, [r3, #24]
 8004856:	68bb      	ldr	r3, [r7, #8]
 8004858:	691a      	ldr	r2, [r3, #16]
 800485a:	68fb      	ldr	r3, [r7, #12]
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	430a      	orrs	r2, r1
 8004860:	619a      	str	r2, [r3, #24]
      break;
 8004862:	e0a5      	b.n	80049b0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004864:	68fb      	ldr	r3, [r7, #12]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	68b9      	ldr	r1, [r7, #8]
 800486a:	4618      	mov	r0, r3
 800486c:	f000 fa60 	bl	8004d30 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004870:	68fb      	ldr	r3, [r7, #12]
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	699a      	ldr	r2, [r3, #24]
 8004876:	68fb      	ldr	r3, [r7, #12]
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800487e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	699a      	ldr	r2, [r3, #24]
 8004886:	68fb      	ldr	r3, [r7, #12]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800488e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004890:	68fb      	ldr	r3, [r7, #12]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	6999      	ldr	r1, [r3, #24]
 8004896:	68bb      	ldr	r3, [r7, #8]
 8004898:	691b      	ldr	r3, [r3, #16]
 800489a:	021a      	lsls	r2, r3, #8
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	430a      	orrs	r2, r1
 80048a2:	619a      	str	r2, [r3, #24]
      break;
 80048a4:	e084      	b.n	80049b0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80048a6:	68fb      	ldr	r3, [r7, #12]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	68b9      	ldr	r1, [r7, #8]
 80048ac:	4618      	mov	r0, r3
 80048ae:	f000 fab9 	bl	8004e24 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80048b2:	68fb      	ldr	r3, [r7, #12]
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	69da      	ldr	r2, [r3, #28]
 80048b8:	68fb      	ldr	r3, [r7, #12]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	f042 0208 	orr.w	r2, r2, #8
 80048c0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	69da      	ldr	r2, [r3, #28]
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	f022 0204 	bic.w	r2, r2, #4
 80048d0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80048d2:	68fb      	ldr	r3, [r7, #12]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	69d9      	ldr	r1, [r3, #28]
 80048d8:	68bb      	ldr	r3, [r7, #8]
 80048da:	691a      	ldr	r2, [r3, #16]
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	430a      	orrs	r2, r1
 80048e2:	61da      	str	r2, [r3, #28]
      break;
 80048e4:	e064      	b.n	80049b0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80048e6:	68fb      	ldr	r3, [r7, #12]
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	68b9      	ldr	r1, [r7, #8]
 80048ec:	4618      	mov	r0, r3
 80048ee:	f000 fb11 	bl	8004f14 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80048f2:	68fb      	ldr	r3, [r7, #12]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	69da      	ldr	r2, [r3, #28]
 80048f8:	68fb      	ldr	r3, [r7, #12]
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004900:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	69da      	ldr	r2, [r3, #28]
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004910:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004912:	68fb      	ldr	r3, [r7, #12]
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	69d9      	ldr	r1, [r3, #28]
 8004918:	68bb      	ldr	r3, [r7, #8]
 800491a:	691b      	ldr	r3, [r3, #16]
 800491c:	021a      	lsls	r2, r3, #8
 800491e:	68fb      	ldr	r3, [r7, #12]
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	430a      	orrs	r2, r1
 8004924:	61da      	str	r2, [r3, #28]
      break;
 8004926:	e043      	b.n	80049b0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	68b9      	ldr	r1, [r7, #8]
 800492e:	4618      	mov	r0, r3
 8004930:	f000 fb4e 	bl	8004fd0 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8004934:	68fb      	ldr	r3, [r7, #12]
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800493a:	68fb      	ldr	r3, [r7, #12]
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	f042 0208 	orr.w	r2, r2, #8
 8004942:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	f022 0204 	bic.w	r2, r2, #4
 8004952:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8004954:	68fb      	ldr	r3, [r7, #12]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800495a:	68bb      	ldr	r3, [r7, #8]
 800495c:	691a      	ldr	r2, [r3, #16]
 800495e:	68fb      	ldr	r3, [r7, #12]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	430a      	orrs	r2, r1
 8004964:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8004966:	e023      	b.n	80049b0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8004968:	68fb      	ldr	r3, [r7, #12]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	68b9      	ldr	r1, [r7, #8]
 800496e:	4618      	mov	r0, r3
 8004970:	f000 fb86 	bl	8005080 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8004974:	68fb      	ldr	r3, [r7, #12]
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800497a:	68fb      	ldr	r3, [r7, #12]
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004982:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8004984:	68fb      	ldr	r3, [r7, #12]
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800498a:	68fb      	ldr	r3, [r7, #12]
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004992:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8004994:	68fb      	ldr	r3, [r7, #12]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800499a:	68bb      	ldr	r3, [r7, #8]
 800499c:	691b      	ldr	r3, [r3, #16]
 800499e:	021a      	lsls	r2, r3, #8
 80049a0:	68fb      	ldr	r3, [r7, #12]
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	430a      	orrs	r2, r1
 80049a6:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 80049a8:	e002      	b.n	80049b0 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 80049aa:	2301      	movs	r3, #1
 80049ac:	75fb      	strb	r3, [r7, #23]
      break;
 80049ae:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	2200      	movs	r2, #0
 80049b4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80049b8:	7dfb      	ldrb	r3, [r7, #23]
}
 80049ba:	4618      	mov	r0, r3
 80049bc:	3718      	adds	r7, #24
 80049be:	46bd      	mov	sp, r7
 80049c0:	bd80      	pop	{r7, pc}
 80049c2:	bf00      	nop

080049c4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80049c4:	b580      	push	{r7, lr}
 80049c6:	b084      	sub	sp, #16
 80049c8:	af00      	add	r7, sp, #0
 80049ca:	6078      	str	r0, [r7, #4]
 80049cc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80049ce:	2300      	movs	r3, #0
 80049d0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80049d8:	2b01      	cmp	r3, #1
 80049da:	d101      	bne.n	80049e0 <HAL_TIM_ConfigClockSource+0x1c>
 80049dc:	2302      	movs	r3, #2
 80049de:	e0b6      	b.n	8004b4e <HAL_TIM_ConfigClockSource+0x18a>
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	2201      	movs	r2, #1
 80049e4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	2202      	movs	r2, #2
 80049ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	689b      	ldr	r3, [r3, #8]
 80049f6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80049f8:	68bb      	ldr	r3, [r7, #8]
 80049fa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80049fe:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8004a02:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004a04:	68bb      	ldr	r3, [r7, #8]
 8004a06:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004a0a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	68ba      	ldr	r2, [r7, #8]
 8004a12:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004a14:	683b      	ldr	r3, [r7, #0]
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004a1c:	d03e      	beq.n	8004a9c <HAL_TIM_ConfigClockSource+0xd8>
 8004a1e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004a22:	f200 8087 	bhi.w	8004b34 <HAL_TIM_ConfigClockSource+0x170>
 8004a26:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004a2a:	f000 8086 	beq.w	8004b3a <HAL_TIM_ConfigClockSource+0x176>
 8004a2e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004a32:	d87f      	bhi.n	8004b34 <HAL_TIM_ConfigClockSource+0x170>
 8004a34:	2b70      	cmp	r3, #112	@ 0x70
 8004a36:	d01a      	beq.n	8004a6e <HAL_TIM_ConfigClockSource+0xaa>
 8004a38:	2b70      	cmp	r3, #112	@ 0x70
 8004a3a:	d87b      	bhi.n	8004b34 <HAL_TIM_ConfigClockSource+0x170>
 8004a3c:	2b60      	cmp	r3, #96	@ 0x60
 8004a3e:	d050      	beq.n	8004ae2 <HAL_TIM_ConfigClockSource+0x11e>
 8004a40:	2b60      	cmp	r3, #96	@ 0x60
 8004a42:	d877      	bhi.n	8004b34 <HAL_TIM_ConfigClockSource+0x170>
 8004a44:	2b50      	cmp	r3, #80	@ 0x50
 8004a46:	d03c      	beq.n	8004ac2 <HAL_TIM_ConfigClockSource+0xfe>
 8004a48:	2b50      	cmp	r3, #80	@ 0x50
 8004a4a:	d873      	bhi.n	8004b34 <HAL_TIM_ConfigClockSource+0x170>
 8004a4c:	2b40      	cmp	r3, #64	@ 0x40
 8004a4e:	d058      	beq.n	8004b02 <HAL_TIM_ConfigClockSource+0x13e>
 8004a50:	2b40      	cmp	r3, #64	@ 0x40
 8004a52:	d86f      	bhi.n	8004b34 <HAL_TIM_ConfigClockSource+0x170>
 8004a54:	2b30      	cmp	r3, #48	@ 0x30
 8004a56:	d064      	beq.n	8004b22 <HAL_TIM_ConfigClockSource+0x15e>
 8004a58:	2b30      	cmp	r3, #48	@ 0x30
 8004a5a:	d86b      	bhi.n	8004b34 <HAL_TIM_ConfigClockSource+0x170>
 8004a5c:	2b20      	cmp	r3, #32
 8004a5e:	d060      	beq.n	8004b22 <HAL_TIM_ConfigClockSource+0x15e>
 8004a60:	2b20      	cmp	r3, #32
 8004a62:	d867      	bhi.n	8004b34 <HAL_TIM_ConfigClockSource+0x170>
 8004a64:	2b00      	cmp	r3, #0
 8004a66:	d05c      	beq.n	8004b22 <HAL_TIM_ConfigClockSource+0x15e>
 8004a68:	2b10      	cmp	r3, #16
 8004a6a:	d05a      	beq.n	8004b22 <HAL_TIM_ConfigClockSource+0x15e>
 8004a6c:	e062      	b.n	8004b34 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004a72:	683b      	ldr	r3, [r7, #0]
 8004a74:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004a76:	683b      	ldr	r3, [r7, #0]
 8004a78:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004a7a:	683b      	ldr	r3, [r7, #0]
 8004a7c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004a7e:	f000 fbd3 	bl	8005228 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	689b      	ldr	r3, [r3, #8]
 8004a88:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004a8a:	68bb      	ldr	r3, [r7, #8]
 8004a8c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8004a90:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	68ba      	ldr	r2, [r7, #8]
 8004a98:	609a      	str	r2, [r3, #8]
      break;
 8004a9a:	e04f      	b.n	8004b3c <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004aa0:	683b      	ldr	r3, [r7, #0]
 8004aa2:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004aa4:	683b      	ldr	r3, [r7, #0]
 8004aa6:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004aa8:	683b      	ldr	r3, [r7, #0]
 8004aaa:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004aac:	f000 fbbc 	bl	8005228 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	689a      	ldr	r2, [r3, #8]
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004abe:	609a      	str	r2, [r3, #8]
      break;
 8004ac0:	e03c      	b.n	8004b3c <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004ac6:	683b      	ldr	r3, [r7, #0]
 8004ac8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004aca:	683b      	ldr	r3, [r7, #0]
 8004acc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004ace:	461a      	mov	r2, r3
 8004ad0:	f000 fb30 	bl	8005134 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	2150      	movs	r1, #80	@ 0x50
 8004ada:	4618      	mov	r0, r3
 8004adc:	f000 fb89 	bl	80051f2 <TIM_ITRx_SetConfig>
      break;
 8004ae0:	e02c      	b.n	8004b3c <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004ae6:	683b      	ldr	r3, [r7, #0]
 8004ae8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004aea:	683b      	ldr	r3, [r7, #0]
 8004aec:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004aee:	461a      	mov	r2, r3
 8004af0:	f000 fb4f 	bl	8005192 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	2160      	movs	r1, #96	@ 0x60
 8004afa:	4618      	mov	r0, r3
 8004afc:	f000 fb79 	bl	80051f2 <TIM_ITRx_SetConfig>
      break;
 8004b00:	e01c      	b.n	8004b3c <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004b06:	683b      	ldr	r3, [r7, #0]
 8004b08:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004b0a:	683b      	ldr	r3, [r7, #0]
 8004b0c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004b0e:	461a      	mov	r2, r3
 8004b10:	f000 fb10 	bl	8005134 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	2140      	movs	r1, #64	@ 0x40
 8004b1a:	4618      	mov	r0, r3
 8004b1c:	f000 fb69 	bl	80051f2 <TIM_ITRx_SetConfig>
      break;
 8004b20:	e00c      	b.n	8004b3c <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	681a      	ldr	r2, [r3, #0]
 8004b26:	683b      	ldr	r3, [r7, #0]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	4619      	mov	r1, r3
 8004b2c:	4610      	mov	r0, r2
 8004b2e:	f000 fb60 	bl	80051f2 <TIM_ITRx_SetConfig>
      break;
 8004b32:	e003      	b.n	8004b3c <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8004b34:	2301      	movs	r3, #1
 8004b36:	73fb      	strb	r3, [r7, #15]
      break;
 8004b38:	e000      	b.n	8004b3c <HAL_TIM_ConfigClockSource+0x178>
      break;
 8004b3a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	2201      	movs	r2, #1
 8004b40:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	2200      	movs	r2, #0
 8004b48:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004b4c:	7bfb      	ldrb	r3, [r7, #15]
}
 8004b4e:	4618      	mov	r0, r3
 8004b50:	3710      	adds	r7, #16
 8004b52:	46bd      	mov	sp, r7
 8004b54:	bd80      	pop	{r7, pc}
	...

08004b58 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004b58:	b480      	push	{r7}
 8004b5a:	b085      	sub	sp, #20
 8004b5c:	af00      	add	r7, sp, #0
 8004b5e:	6078      	str	r0, [r7, #4]
 8004b60:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	4a30      	ldr	r2, [pc, #192]	@ (8004c2c <TIM_Base_SetConfig+0xd4>)
 8004b6c:	4293      	cmp	r3, r2
 8004b6e:	d003      	beq.n	8004b78 <TIM_Base_SetConfig+0x20>
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004b76:	d108      	bne.n	8004b8a <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004b7e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004b80:	683b      	ldr	r3, [r7, #0]
 8004b82:	685b      	ldr	r3, [r3, #4]
 8004b84:	68fa      	ldr	r2, [r7, #12]
 8004b86:	4313      	orrs	r3, r2
 8004b88:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	4a27      	ldr	r2, [pc, #156]	@ (8004c2c <TIM_Base_SetConfig+0xd4>)
 8004b8e:	4293      	cmp	r3, r2
 8004b90:	d00b      	beq.n	8004baa <TIM_Base_SetConfig+0x52>
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004b98:	d007      	beq.n	8004baa <TIM_Base_SetConfig+0x52>
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	4a24      	ldr	r2, [pc, #144]	@ (8004c30 <TIM_Base_SetConfig+0xd8>)
 8004b9e:	4293      	cmp	r3, r2
 8004ba0:	d003      	beq.n	8004baa <TIM_Base_SetConfig+0x52>
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	4a23      	ldr	r2, [pc, #140]	@ (8004c34 <TIM_Base_SetConfig+0xdc>)
 8004ba6:	4293      	cmp	r3, r2
 8004ba8:	d108      	bne.n	8004bbc <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004baa:	68fb      	ldr	r3, [r7, #12]
 8004bac:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004bb0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004bb2:	683b      	ldr	r3, [r7, #0]
 8004bb4:	68db      	ldr	r3, [r3, #12]
 8004bb6:	68fa      	ldr	r2, [r7, #12]
 8004bb8:	4313      	orrs	r3, r2
 8004bba:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004bbc:	68fb      	ldr	r3, [r7, #12]
 8004bbe:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004bc2:	683b      	ldr	r3, [r7, #0]
 8004bc4:	695b      	ldr	r3, [r3, #20]
 8004bc6:	4313      	orrs	r3, r2
 8004bc8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	68fa      	ldr	r2, [r7, #12]
 8004bce:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004bd0:	683b      	ldr	r3, [r7, #0]
 8004bd2:	689a      	ldr	r2, [r3, #8]
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004bd8:	683b      	ldr	r3, [r7, #0]
 8004bda:	681a      	ldr	r2, [r3, #0]
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	4a12      	ldr	r2, [pc, #72]	@ (8004c2c <TIM_Base_SetConfig+0xd4>)
 8004be4:	4293      	cmp	r3, r2
 8004be6:	d007      	beq.n	8004bf8 <TIM_Base_SetConfig+0xa0>
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	4a11      	ldr	r2, [pc, #68]	@ (8004c30 <TIM_Base_SetConfig+0xd8>)
 8004bec:	4293      	cmp	r3, r2
 8004bee:	d003      	beq.n	8004bf8 <TIM_Base_SetConfig+0xa0>
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	4a10      	ldr	r2, [pc, #64]	@ (8004c34 <TIM_Base_SetConfig+0xdc>)
 8004bf4:	4293      	cmp	r3, r2
 8004bf6:	d103      	bne.n	8004c00 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004bf8:	683b      	ldr	r3, [r7, #0]
 8004bfa:	691a      	ldr	r2, [r3, #16]
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	2201      	movs	r2, #1
 8004c04:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	691b      	ldr	r3, [r3, #16]
 8004c0a:	f003 0301 	and.w	r3, r3, #1
 8004c0e:	2b01      	cmp	r3, #1
 8004c10:	d105      	bne.n	8004c1e <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	691b      	ldr	r3, [r3, #16]
 8004c16:	f023 0201 	bic.w	r2, r3, #1
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	611a      	str	r2, [r3, #16]
  }
}
 8004c1e:	bf00      	nop
 8004c20:	3714      	adds	r7, #20
 8004c22:	46bd      	mov	sp, r7
 8004c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c28:	4770      	bx	lr
 8004c2a:	bf00      	nop
 8004c2c:	40012c00 	.word	0x40012c00
 8004c30:	40014000 	.word	0x40014000
 8004c34:	40014400 	.word	0x40014400

08004c38 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004c38:	b480      	push	{r7}
 8004c3a:	b087      	sub	sp, #28
 8004c3c:	af00      	add	r7, sp, #0
 8004c3e:	6078      	str	r0, [r7, #4]
 8004c40:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	6a1b      	ldr	r3, [r3, #32]
 8004c46:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	6a1b      	ldr	r3, [r3, #32]
 8004c4c:	f023 0201 	bic.w	r2, r3, #1
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	685b      	ldr	r3, [r3, #4]
 8004c58:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	699b      	ldr	r3, [r3, #24]
 8004c5e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004c60:	68fb      	ldr	r3, [r7, #12]
 8004c62:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004c66:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004c6a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004c6c:	68fb      	ldr	r3, [r7, #12]
 8004c6e:	f023 0303 	bic.w	r3, r3, #3
 8004c72:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004c74:	683b      	ldr	r3, [r7, #0]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	68fa      	ldr	r2, [r7, #12]
 8004c7a:	4313      	orrs	r3, r2
 8004c7c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004c7e:	697b      	ldr	r3, [r7, #20]
 8004c80:	f023 0302 	bic.w	r3, r3, #2
 8004c84:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004c86:	683b      	ldr	r3, [r7, #0]
 8004c88:	689b      	ldr	r3, [r3, #8]
 8004c8a:	697a      	ldr	r2, [r7, #20]
 8004c8c:	4313      	orrs	r3, r2
 8004c8e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	4a24      	ldr	r2, [pc, #144]	@ (8004d24 <TIM_OC1_SetConfig+0xec>)
 8004c94:	4293      	cmp	r3, r2
 8004c96:	d007      	beq.n	8004ca8 <TIM_OC1_SetConfig+0x70>
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	4a23      	ldr	r2, [pc, #140]	@ (8004d28 <TIM_OC1_SetConfig+0xf0>)
 8004c9c:	4293      	cmp	r3, r2
 8004c9e:	d003      	beq.n	8004ca8 <TIM_OC1_SetConfig+0x70>
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	4a22      	ldr	r2, [pc, #136]	@ (8004d2c <TIM_OC1_SetConfig+0xf4>)
 8004ca4:	4293      	cmp	r3, r2
 8004ca6:	d10c      	bne.n	8004cc2 <TIM_OC1_SetConfig+0x8a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004ca8:	697b      	ldr	r3, [r7, #20]
 8004caa:	f023 0308 	bic.w	r3, r3, #8
 8004cae:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004cb0:	683b      	ldr	r3, [r7, #0]
 8004cb2:	68db      	ldr	r3, [r3, #12]
 8004cb4:	697a      	ldr	r2, [r7, #20]
 8004cb6:	4313      	orrs	r3, r2
 8004cb8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004cba:	697b      	ldr	r3, [r7, #20]
 8004cbc:	f023 0304 	bic.w	r3, r3, #4
 8004cc0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	4a17      	ldr	r2, [pc, #92]	@ (8004d24 <TIM_OC1_SetConfig+0xec>)
 8004cc6:	4293      	cmp	r3, r2
 8004cc8:	d007      	beq.n	8004cda <TIM_OC1_SetConfig+0xa2>
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	4a16      	ldr	r2, [pc, #88]	@ (8004d28 <TIM_OC1_SetConfig+0xf0>)
 8004cce:	4293      	cmp	r3, r2
 8004cd0:	d003      	beq.n	8004cda <TIM_OC1_SetConfig+0xa2>
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	4a15      	ldr	r2, [pc, #84]	@ (8004d2c <TIM_OC1_SetConfig+0xf4>)
 8004cd6:	4293      	cmp	r3, r2
 8004cd8:	d111      	bne.n	8004cfe <TIM_OC1_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004cda:	693b      	ldr	r3, [r7, #16]
 8004cdc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004ce0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004ce2:	693b      	ldr	r3, [r7, #16]
 8004ce4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004ce8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004cea:	683b      	ldr	r3, [r7, #0]
 8004cec:	695b      	ldr	r3, [r3, #20]
 8004cee:	693a      	ldr	r2, [r7, #16]
 8004cf0:	4313      	orrs	r3, r2
 8004cf2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004cf4:	683b      	ldr	r3, [r7, #0]
 8004cf6:	699b      	ldr	r3, [r3, #24]
 8004cf8:	693a      	ldr	r2, [r7, #16]
 8004cfa:	4313      	orrs	r3, r2
 8004cfc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	693a      	ldr	r2, [r7, #16]
 8004d02:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	68fa      	ldr	r2, [r7, #12]
 8004d08:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004d0a:	683b      	ldr	r3, [r7, #0]
 8004d0c:	685a      	ldr	r2, [r3, #4]
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	697a      	ldr	r2, [r7, #20]
 8004d16:	621a      	str	r2, [r3, #32]
}
 8004d18:	bf00      	nop
 8004d1a:	371c      	adds	r7, #28
 8004d1c:	46bd      	mov	sp, r7
 8004d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d22:	4770      	bx	lr
 8004d24:	40012c00 	.word	0x40012c00
 8004d28:	40014000 	.word	0x40014000
 8004d2c:	40014400 	.word	0x40014400

08004d30 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004d30:	b480      	push	{r7}
 8004d32:	b087      	sub	sp, #28
 8004d34:	af00      	add	r7, sp, #0
 8004d36:	6078      	str	r0, [r7, #4]
 8004d38:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	6a1b      	ldr	r3, [r3, #32]
 8004d3e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	6a1b      	ldr	r3, [r3, #32]
 8004d44:	f023 0210 	bic.w	r2, r3, #16
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	685b      	ldr	r3, [r3, #4]
 8004d50:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	699b      	ldr	r3, [r3, #24]
 8004d56:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004d58:	68fb      	ldr	r3, [r7, #12]
 8004d5a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004d5e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004d62:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004d64:	68fb      	ldr	r3, [r7, #12]
 8004d66:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004d6a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004d6c:	683b      	ldr	r3, [r7, #0]
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	021b      	lsls	r3, r3, #8
 8004d72:	68fa      	ldr	r2, [r7, #12]
 8004d74:	4313      	orrs	r3, r2
 8004d76:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004d78:	697b      	ldr	r3, [r7, #20]
 8004d7a:	f023 0320 	bic.w	r3, r3, #32
 8004d7e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004d80:	683b      	ldr	r3, [r7, #0]
 8004d82:	689b      	ldr	r3, [r3, #8]
 8004d84:	011b      	lsls	r3, r3, #4
 8004d86:	697a      	ldr	r2, [r7, #20]
 8004d88:	4313      	orrs	r3, r2
 8004d8a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	4a22      	ldr	r2, [pc, #136]	@ (8004e18 <TIM_OC2_SetConfig+0xe8>)
 8004d90:	4293      	cmp	r3, r2
 8004d92:	d10d      	bne.n	8004db0 <TIM_OC2_SetConfig+0x80>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004d94:	697b      	ldr	r3, [r7, #20]
 8004d96:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004d9a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004d9c:	683b      	ldr	r3, [r7, #0]
 8004d9e:	68db      	ldr	r3, [r3, #12]
 8004da0:	011b      	lsls	r3, r3, #4
 8004da2:	697a      	ldr	r2, [r7, #20]
 8004da4:	4313      	orrs	r3, r2
 8004da6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004da8:	697b      	ldr	r3, [r7, #20]
 8004daa:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004dae:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	4a19      	ldr	r2, [pc, #100]	@ (8004e18 <TIM_OC2_SetConfig+0xe8>)
 8004db4:	4293      	cmp	r3, r2
 8004db6:	d007      	beq.n	8004dc8 <TIM_OC2_SetConfig+0x98>
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	4a18      	ldr	r2, [pc, #96]	@ (8004e1c <TIM_OC2_SetConfig+0xec>)
 8004dbc:	4293      	cmp	r3, r2
 8004dbe:	d003      	beq.n	8004dc8 <TIM_OC2_SetConfig+0x98>
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	4a17      	ldr	r2, [pc, #92]	@ (8004e20 <TIM_OC2_SetConfig+0xf0>)
 8004dc4:	4293      	cmp	r3, r2
 8004dc6:	d113      	bne.n	8004df0 <TIM_OC2_SetConfig+0xc0>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004dc8:	693b      	ldr	r3, [r7, #16]
 8004dca:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004dce:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004dd0:	693b      	ldr	r3, [r7, #16]
 8004dd2:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004dd6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004dd8:	683b      	ldr	r3, [r7, #0]
 8004dda:	695b      	ldr	r3, [r3, #20]
 8004ddc:	009b      	lsls	r3, r3, #2
 8004dde:	693a      	ldr	r2, [r7, #16]
 8004de0:	4313      	orrs	r3, r2
 8004de2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004de4:	683b      	ldr	r3, [r7, #0]
 8004de6:	699b      	ldr	r3, [r3, #24]
 8004de8:	009b      	lsls	r3, r3, #2
 8004dea:	693a      	ldr	r2, [r7, #16]
 8004dec:	4313      	orrs	r3, r2
 8004dee:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	693a      	ldr	r2, [r7, #16]
 8004df4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	68fa      	ldr	r2, [r7, #12]
 8004dfa:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004dfc:	683b      	ldr	r3, [r7, #0]
 8004dfe:	685a      	ldr	r2, [r3, #4]
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	697a      	ldr	r2, [r7, #20]
 8004e08:	621a      	str	r2, [r3, #32]
}
 8004e0a:	bf00      	nop
 8004e0c:	371c      	adds	r7, #28
 8004e0e:	46bd      	mov	sp, r7
 8004e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e14:	4770      	bx	lr
 8004e16:	bf00      	nop
 8004e18:	40012c00 	.word	0x40012c00
 8004e1c:	40014000 	.word	0x40014000
 8004e20:	40014400 	.word	0x40014400

08004e24 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004e24:	b480      	push	{r7}
 8004e26:	b087      	sub	sp, #28
 8004e28:	af00      	add	r7, sp, #0
 8004e2a:	6078      	str	r0, [r7, #4]
 8004e2c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	6a1b      	ldr	r3, [r3, #32]
 8004e32:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	6a1b      	ldr	r3, [r3, #32]
 8004e38:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	685b      	ldr	r3, [r3, #4]
 8004e44:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	69db      	ldr	r3, [r3, #28]
 8004e4a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004e52:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004e56:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004e58:	68fb      	ldr	r3, [r7, #12]
 8004e5a:	f023 0303 	bic.w	r3, r3, #3
 8004e5e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004e60:	683b      	ldr	r3, [r7, #0]
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	68fa      	ldr	r2, [r7, #12]
 8004e66:	4313      	orrs	r3, r2
 8004e68:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004e6a:	697b      	ldr	r3, [r7, #20]
 8004e6c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004e70:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004e72:	683b      	ldr	r3, [r7, #0]
 8004e74:	689b      	ldr	r3, [r3, #8]
 8004e76:	021b      	lsls	r3, r3, #8
 8004e78:	697a      	ldr	r2, [r7, #20]
 8004e7a:	4313      	orrs	r3, r2
 8004e7c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	4a21      	ldr	r2, [pc, #132]	@ (8004f08 <TIM_OC3_SetConfig+0xe4>)
 8004e82:	4293      	cmp	r3, r2
 8004e84:	d10d      	bne.n	8004ea2 <TIM_OC3_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004e86:	697b      	ldr	r3, [r7, #20]
 8004e88:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004e8c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004e8e:	683b      	ldr	r3, [r7, #0]
 8004e90:	68db      	ldr	r3, [r3, #12]
 8004e92:	021b      	lsls	r3, r3, #8
 8004e94:	697a      	ldr	r2, [r7, #20]
 8004e96:	4313      	orrs	r3, r2
 8004e98:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004e9a:	697b      	ldr	r3, [r7, #20]
 8004e9c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004ea0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	4a18      	ldr	r2, [pc, #96]	@ (8004f08 <TIM_OC3_SetConfig+0xe4>)
 8004ea6:	4293      	cmp	r3, r2
 8004ea8:	d007      	beq.n	8004eba <TIM_OC3_SetConfig+0x96>
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	4a17      	ldr	r2, [pc, #92]	@ (8004f0c <TIM_OC3_SetConfig+0xe8>)
 8004eae:	4293      	cmp	r3, r2
 8004eb0:	d003      	beq.n	8004eba <TIM_OC3_SetConfig+0x96>
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	4a16      	ldr	r2, [pc, #88]	@ (8004f10 <TIM_OC3_SetConfig+0xec>)
 8004eb6:	4293      	cmp	r3, r2
 8004eb8:	d113      	bne.n	8004ee2 <TIM_OC3_SetConfig+0xbe>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004eba:	693b      	ldr	r3, [r7, #16]
 8004ebc:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004ec0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004ec2:	693b      	ldr	r3, [r7, #16]
 8004ec4:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004ec8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004eca:	683b      	ldr	r3, [r7, #0]
 8004ecc:	695b      	ldr	r3, [r3, #20]
 8004ece:	011b      	lsls	r3, r3, #4
 8004ed0:	693a      	ldr	r2, [r7, #16]
 8004ed2:	4313      	orrs	r3, r2
 8004ed4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004ed6:	683b      	ldr	r3, [r7, #0]
 8004ed8:	699b      	ldr	r3, [r3, #24]
 8004eda:	011b      	lsls	r3, r3, #4
 8004edc:	693a      	ldr	r2, [r7, #16]
 8004ede:	4313      	orrs	r3, r2
 8004ee0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	693a      	ldr	r2, [r7, #16]
 8004ee6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	68fa      	ldr	r2, [r7, #12]
 8004eec:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004eee:	683b      	ldr	r3, [r7, #0]
 8004ef0:	685a      	ldr	r2, [r3, #4]
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	697a      	ldr	r2, [r7, #20]
 8004efa:	621a      	str	r2, [r3, #32]
}
 8004efc:	bf00      	nop
 8004efe:	371c      	adds	r7, #28
 8004f00:	46bd      	mov	sp, r7
 8004f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f06:	4770      	bx	lr
 8004f08:	40012c00 	.word	0x40012c00
 8004f0c:	40014000 	.word	0x40014000
 8004f10:	40014400 	.word	0x40014400

08004f14 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004f14:	b480      	push	{r7}
 8004f16:	b087      	sub	sp, #28
 8004f18:	af00      	add	r7, sp, #0
 8004f1a:	6078      	str	r0, [r7, #4]
 8004f1c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	6a1b      	ldr	r3, [r3, #32]
 8004f22:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	6a1b      	ldr	r3, [r3, #32]
 8004f28:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	685b      	ldr	r3, [r3, #4]
 8004f34:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	69db      	ldr	r3, [r3, #28]
 8004f3a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004f3c:	68fb      	ldr	r3, [r7, #12]
 8004f3e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004f42:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004f46:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004f48:	68fb      	ldr	r3, [r7, #12]
 8004f4a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004f4e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004f50:	683b      	ldr	r3, [r7, #0]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	021b      	lsls	r3, r3, #8
 8004f56:	68fa      	ldr	r2, [r7, #12]
 8004f58:	4313      	orrs	r3, r2
 8004f5a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004f5c:	693b      	ldr	r3, [r7, #16]
 8004f5e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004f62:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004f64:	683b      	ldr	r3, [r7, #0]
 8004f66:	689b      	ldr	r3, [r3, #8]
 8004f68:	031b      	lsls	r3, r3, #12
 8004f6a:	693a      	ldr	r2, [r7, #16]
 8004f6c:	4313      	orrs	r3, r2
 8004f6e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	4a14      	ldr	r2, [pc, #80]	@ (8004fc4 <TIM_OC4_SetConfig+0xb0>)
 8004f74:	4293      	cmp	r3, r2
 8004f76:	d007      	beq.n	8004f88 <TIM_OC4_SetConfig+0x74>
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	4a13      	ldr	r2, [pc, #76]	@ (8004fc8 <TIM_OC4_SetConfig+0xb4>)
 8004f7c:	4293      	cmp	r3, r2
 8004f7e:	d003      	beq.n	8004f88 <TIM_OC4_SetConfig+0x74>
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	4a12      	ldr	r2, [pc, #72]	@ (8004fcc <TIM_OC4_SetConfig+0xb8>)
 8004f84:	4293      	cmp	r3, r2
 8004f86:	d109      	bne.n	8004f9c <TIM_OC4_SetConfig+0x88>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004f88:	697b      	ldr	r3, [r7, #20]
 8004f8a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004f8e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004f90:	683b      	ldr	r3, [r7, #0]
 8004f92:	695b      	ldr	r3, [r3, #20]
 8004f94:	019b      	lsls	r3, r3, #6
 8004f96:	697a      	ldr	r2, [r7, #20]
 8004f98:	4313      	orrs	r3, r2
 8004f9a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	697a      	ldr	r2, [r7, #20]
 8004fa0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	68fa      	ldr	r2, [r7, #12]
 8004fa6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004fa8:	683b      	ldr	r3, [r7, #0]
 8004faa:	685a      	ldr	r2, [r3, #4]
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	693a      	ldr	r2, [r7, #16]
 8004fb4:	621a      	str	r2, [r3, #32]
}
 8004fb6:	bf00      	nop
 8004fb8:	371c      	adds	r7, #28
 8004fba:	46bd      	mov	sp, r7
 8004fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fc0:	4770      	bx	lr
 8004fc2:	bf00      	nop
 8004fc4:	40012c00 	.word	0x40012c00
 8004fc8:	40014000 	.word	0x40014000
 8004fcc:	40014400 	.word	0x40014400

08004fd0 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8004fd0:	b480      	push	{r7}
 8004fd2:	b087      	sub	sp, #28
 8004fd4:	af00      	add	r7, sp, #0
 8004fd6:	6078      	str	r0, [r7, #4]
 8004fd8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	6a1b      	ldr	r3, [r3, #32]
 8004fde:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	6a1b      	ldr	r3, [r3, #32]
 8004fe4:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	685b      	ldr	r3, [r3, #4]
 8004ff0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004ff6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8004ff8:	68fb      	ldr	r3, [r7, #12]
 8004ffa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004ffe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005002:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005004:	683b      	ldr	r3, [r7, #0]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	68fa      	ldr	r2, [r7, #12]
 800500a:	4313      	orrs	r3, r2
 800500c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800500e:	693b      	ldr	r3, [r7, #16]
 8005010:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8005014:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8005016:	683b      	ldr	r3, [r7, #0]
 8005018:	689b      	ldr	r3, [r3, #8]
 800501a:	041b      	lsls	r3, r3, #16
 800501c:	693a      	ldr	r2, [r7, #16]
 800501e:	4313      	orrs	r3, r2
 8005020:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	4a13      	ldr	r2, [pc, #76]	@ (8005074 <TIM_OC5_SetConfig+0xa4>)
 8005026:	4293      	cmp	r3, r2
 8005028:	d007      	beq.n	800503a <TIM_OC5_SetConfig+0x6a>
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	4a12      	ldr	r2, [pc, #72]	@ (8005078 <TIM_OC5_SetConfig+0xa8>)
 800502e:	4293      	cmp	r3, r2
 8005030:	d003      	beq.n	800503a <TIM_OC5_SetConfig+0x6a>
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	4a11      	ldr	r2, [pc, #68]	@ (800507c <TIM_OC5_SetConfig+0xac>)
 8005036:	4293      	cmp	r3, r2
 8005038:	d109      	bne.n	800504e <TIM_OC5_SetConfig+0x7e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800503a:	697b      	ldr	r3, [r7, #20]
 800503c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005040:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8005042:	683b      	ldr	r3, [r7, #0]
 8005044:	695b      	ldr	r3, [r3, #20]
 8005046:	021b      	lsls	r3, r3, #8
 8005048:	697a      	ldr	r2, [r7, #20]
 800504a:	4313      	orrs	r3, r2
 800504c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	697a      	ldr	r2, [r7, #20]
 8005052:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	68fa      	ldr	r2, [r7, #12]
 8005058:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800505a:	683b      	ldr	r3, [r7, #0]
 800505c:	685a      	ldr	r2, [r3, #4]
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	693a      	ldr	r2, [r7, #16]
 8005066:	621a      	str	r2, [r3, #32]
}
 8005068:	bf00      	nop
 800506a:	371c      	adds	r7, #28
 800506c:	46bd      	mov	sp, r7
 800506e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005072:	4770      	bx	lr
 8005074:	40012c00 	.word	0x40012c00
 8005078:	40014000 	.word	0x40014000
 800507c:	40014400 	.word	0x40014400

08005080 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8005080:	b480      	push	{r7}
 8005082:	b087      	sub	sp, #28
 8005084:	af00      	add	r7, sp, #0
 8005086:	6078      	str	r0, [r7, #4]
 8005088:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	6a1b      	ldr	r3, [r3, #32]
 800508e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	6a1b      	ldr	r3, [r3, #32]
 8005094:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	685b      	ldr	r3, [r3, #4]
 80050a0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80050a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80050a8:	68fb      	ldr	r3, [r7, #12]
 80050aa:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80050ae:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80050b2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80050b4:	683b      	ldr	r3, [r7, #0]
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	021b      	lsls	r3, r3, #8
 80050ba:	68fa      	ldr	r2, [r7, #12]
 80050bc:	4313      	orrs	r3, r2
 80050be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80050c0:	693b      	ldr	r3, [r7, #16]
 80050c2:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80050c6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80050c8:	683b      	ldr	r3, [r7, #0]
 80050ca:	689b      	ldr	r3, [r3, #8]
 80050cc:	051b      	lsls	r3, r3, #20
 80050ce:	693a      	ldr	r2, [r7, #16]
 80050d0:	4313      	orrs	r3, r2
 80050d2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	4a14      	ldr	r2, [pc, #80]	@ (8005128 <TIM_OC6_SetConfig+0xa8>)
 80050d8:	4293      	cmp	r3, r2
 80050da:	d007      	beq.n	80050ec <TIM_OC6_SetConfig+0x6c>
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	4a13      	ldr	r2, [pc, #76]	@ (800512c <TIM_OC6_SetConfig+0xac>)
 80050e0:	4293      	cmp	r3, r2
 80050e2:	d003      	beq.n	80050ec <TIM_OC6_SetConfig+0x6c>
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	4a12      	ldr	r2, [pc, #72]	@ (8005130 <TIM_OC6_SetConfig+0xb0>)
 80050e8:	4293      	cmp	r3, r2
 80050ea:	d109      	bne.n	8005100 <TIM_OC6_SetConfig+0x80>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80050ec:	697b      	ldr	r3, [r7, #20]
 80050ee:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80050f2:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80050f4:	683b      	ldr	r3, [r7, #0]
 80050f6:	695b      	ldr	r3, [r3, #20]
 80050f8:	029b      	lsls	r3, r3, #10
 80050fa:	697a      	ldr	r2, [r7, #20]
 80050fc:	4313      	orrs	r3, r2
 80050fe:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	697a      	ldr	r2, [r7, #20]
 8005104:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	68fa      	ldr	r2, [r7, #12]
 800510a:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800510c:	683b      	ldr	r3, [r7, #0]
 800510e:	685a      	ldr	r2, [r3, #4]
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	693a      	ldr	r2, [r7, #16]
 8005118:	621a      	str	r2, [r3, #32]
}
 800511a:	bf00      	nop
 800511c:	371c      	adds	r7, #28
 800511e:	46bd      	mov	sp, r7
 8005120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005124:	4770      	bx	lr
 8005126:	bf00      	nop
 8005128:	40012c00 	.word	0x40012c00
 800512c:	40014000 	.word	0x40014000
 8005130:	40014400 	.word	0x40014400

08005134 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005134:	b480      	push	{r7}
 8005136:	b087      	sub	sp, #28
 8005138:	af00      	add	r7, sp, #0
 800513a:	60f8      	str	r0, [r7, #12]
 800513c:	60b9      	str	r1, [r7, #8]
 800513e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005140:	68fb      	ldr	r3, [r7, #12]
 8005142:	6a1b      	ldr	r3, [r3, #32]
 8005144:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005146:	68fb      	ldr	r3, [r7, #12]
 8005148:	6a1b      	ldr	r3, [r3, #32]
 800514a:	f023 0201 	bic.w	r2, r3, #1
 800514e:	68fb      	ldr	r3, [r7, #12]
 8005150:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005152:	68fb      	ldr	r3, [r7, #12]
 8005154:	699b      	ldr	r3, [r3, #24]
 8005156:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005158:	693b      	ldr	r3, [r7, #16]
 800515a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800515e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	011b      	lsls	r3, r3, #4
 8005164:	693a      	ldr	r2, [r7, #16]
 8005166:	4313      	orrs	r3, r2
 8005168:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800516a:	697b      	ldr	r3, [r7, #20]
 800516c:	f023 030a 	bic.w	r3, r3, #10
 8005170:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005172:	697a      	ldr	r2, [r7, #20]
 8005174:	68bb      	ldr	r3, [r7, #8]
 8005176:	4313      	orrs	r3, r2
 8005178:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800517a:	68fb      	ldr	r3, [r7, #12]
 800517c:	693a      	ldr	r2, [r7, #16]
 800517e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005180:	68fb      	ldr	r3, [r7, #12]
 8005182:	697a      	ldr	r2, [r7, #20]
 8005184:	621a      	str	r2, [r3, #32]
}
 8005186:	bf00      	nop
 8005188:	371c      	adds	r7, #28
 800518a:	46bd      	mov	sp, r7
 800518c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005190:	4770      	bx	lr

08005192 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005192:	b480      	push	{r7}
 8005194:	b087      	sub	sp, #28
 8005196:	af00      	add	r7, sp, #0
 8005198:	60f8      	str	r0, [r7, #12]
 800519a:	60b9      	str	r1, [r7, #8]
 800519c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	6a1b      	ldr	r3, [r3, #32]
 80051a2:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80051a4:	68fb      	ldr	r3, [r7, #12]
 80051a6:	6a1b      	ldr	r3, [r3, #32]
 80051a8:	f023 0210 	bic.w	r2, r3, #16
 80051ac:	68fb      	ldr	r3, [r7, #12]
 80051ae:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80051b0:	68fb      	ldr	r3, [r7, #12]
 80051b2:	699b      	ldr	r3, [r3, #24]
 80051b4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80051b6:	693b      	ldr	r3, [r7, #16]
 80051b8:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80051bc:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	031b      	lsls	r3, r3, #12
 80051c2:	693a      	ldr	r2, [r7, #16]
 80051c4:	4313      	orrs	r3, r2
 80051c6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80051c8:	697b      	ldr	r3, [r7, #20]
 80051ca:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80051ce:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80051d0:	68bb      	ldr	r3, [r7, #8]
 80051d2:	011b      	lsls	r3, r3, #4
 80051d4:	697a      	ldr	r2, [r7, #20]
 80051d6:	4313      	orrs	r3, r2
 80051d8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80051da:	68fb      	ldr	r3, [r7, #12]
 80051dc:	693a      	ldr	r2, [r7, #16]
 80051de:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	697a      	ldr	r2, [r7, #20]
 80051e4:	621a      	str	r2, [r3, #32]
}
 80051e6:	bf00      	nop
 80051e8:	371c      	adds	r7, #28
 80051ea:	46bd      	mov	sp, r7
 80051ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051f0:	4770      	bx	lr

080051f2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80051f2:	b480      	push	{r7}
 80051f4:	b085      	sub	sp, #20
 80051f6:	af00      	add	r7, sp, #0
 80051f8:	6078      	str	r0, [r7, #4]
 80051fa:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	689b      	ldr	r3, [r3, #8]
 8005200:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005202:	68fb      	ldr	r3, [r7, #12]
 8005204:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005208:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800520a:	683a      	ldr	r2, [r7, #0]
 800520c:	68fb      	ldr	r3, [r7, #12]
 800520e:	4313      	orrs	r3, r2
 8005210:	f043 0307 	orr.w	r3, r3, #7
 8005214:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	68fa      	ldr	r2, [r7, #12]
 800521a:	609a      	str	r2, [r3, #8]
}
 800521c:	bf00      	nop
 800521e:	3714      	adds	r7, #20
 8005220:	46bd      	mov	sp, r7
 8005222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005226:	4770      	bx	lr

08005228 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005228:	b480      	push	{r7}
 800522a:	b087      	sub	sp, #28
 800522c:	af00      	add	r7, sp, #0
 800522e:	60f8      	str	r0, [r7, #12]
 8005230:	60b9      	str	r1, [r7, #8]
 8005232:	607a      	str	r2, [r7, #4]
 8005234:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005236:	68fb      	ldr	r3, [r7, #12]
 8005238:	689b      	ldr	r3, [r3, #8]
 800523a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800523c:	697b      	ldr	r3, [r7, #20]
 800523e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005242:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005244:	683b      	ldr	r3, [r7, #0]
 8005246:	021a      	lsls	r2, r3, #8
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	431a      	orrs	r2, r3
 800524c:	68bb      	ldr	r3, [r7, #8]
 800524e:	4313      	orrs	r3, r2
 8005250:	697a      	ldr	r2, [r7, #20]
 8005252:	4313      	orrs	r3, r2
 8005254:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005256:	68fb      	ldr	r3, [r7, #12]
 8005258:	697a      	ldr	r2, [r7, #20]
 800525a:	609a      	str	r2, [r3, #8]
}
 800525c:	bf00      	nop
 800525e:	371c      	adds	r7, #28
 8005260:	46bd      	mov	sp, r7
 8005262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005266:	4770      	bx	lr

08005268 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005268:	b480      	push	{r7}
 800526a:	b085      	sub	sp, #20
 800526c:	af00      	add	r7, sp, #0
 800526e:	6078      	str	r0, [r7, #4]
 8005270:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005278:	2b01      	cmp	r3, #1
 800527a:	d101      	bne.n	8005280 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800527c:	2302      	movs	r3, #2
 800527e:	e04f      	b.n	8005320 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	2201      	movs	r2, #1
 8005284:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	2202      	movs	r2, #2
 800528c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	685b      	ldr	r3, [r3, #4]
 8005296:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	689b      	ldr	r3, [r3, #8]
 800529e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	4a21      	ldr	r2, [pc, #132]	@ (800532c <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 80052a6:	4293      	cmp	r3, r2
 80052a8:	d108      	bne.n	80052bc <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80052aa:	68fb      	ldr	r3, [r7, #12]
 80052ac:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 80052b0:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80052b2:	683b      	ldr	r3, [r7, #0]
 80052b4:	685b      	ldr	r3, [r3, #4]
 80052b6:	68fa      	ldr	r2, [r7, #12]
 80052b8:	4313      	orrs	r3, r2
 80052ba:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80052bc:	68fb      	ldr	r3, [r7, #12]
 80052be:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80052c2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80052c4:	683b      	ldr	r3, [r7, #0]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	68fa      	ldr	r2, [r7, #12]
 80052ca:	4313      	orrs	r3, r2
 80052cc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	68fa      	ldr	r2, [r7, #12]
 80052d4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	4a14      	ldr	r2, [pc, #80]	@ (800532c <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 80052dc:	4293      	cmp	r3, r2
 80052de:	d009      	beq.n	80052f4 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80052e8:	d004      	beq.n	80052f4 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	4a10      	ldr	r2, [pc, #64]	@ (8005330 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 80052f0:	4293      	cmp	r3, r2
 80052f2:	d10c      	bne.n	800530e <HAL_TIMEx_MasterConfigSynchronization+0xa6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80052f4:	68bb      	ldr	r3, [r7, #8]
 80052f6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80052fa:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80052fc:	683b      	ldr	r3, [r7, #0]
 80052fe:	689b      	ldr	r3, [r3, #8]
 8005300:	68ba      	ldr	r2, [r7, #8]
 8005302:	4313      	orrs	r3, r2
 8005304:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	68ba      	ldr	r2, [r7, #8]
 800530c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	2201      	movs	r2, #1
 8005312:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	2200      	movs	r2, #0
 800531a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800531e:	2300      	movs	r3, #0
}
 8005320:	4618      	mov	r0, r3
 8005322:	3714      	adds	r7, #20
 8005324:	46bd      	mov	sp, r7
 8005326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800532a:	4770      	bx	lr
 800532c:	40012c00 	.word	0x40012c00
 8005330:	40014000 	.word	0x40014000

08005334 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8005334:	b480      	push	{r7}
 8005336:	b085      	sub	sp, #20
 8005338:	af00      	add	r7, sp, #0
 800533a:	6078      	str	r0, [r7, #4]
 800533c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800533e:	2300      	movs	r3, #0
 8005340:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005348:	2b01      	cmp	r3, #1
 800534a:	d101      	bne.n	8005350 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800534c:	2302      	movs	r3, #2
 800534e:	e060      	b.n	8005412 <HAL_TIMEx_ConfigBreakDeadTime+0xde>
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	2201      	movs	r2, #1
 8005354:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8005358:	68fb      	ldr	r3, [r7, #12]
 800535a:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800535e:	683b      	ldr	r3, [r7, #0]
 8005360:	68db      	ldr	r3, [r3, #12]
 8005362:	4313      	orrs	r3, r2
 8005364:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8005366:	68fb      	ldr	r3, [r7, #12]
 8005368:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800536c:	683b      	ldr	r3, [r7, #0]
 800536e:	689b      	ldr	r3, [r3, #8]
 8005370:	4313      	orrs	r3, r2
 8005372:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8005374:	68fb      	ldr	r3, [r7, #12]
 8005376:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800537a:	683b      	ldr	r3, [r7, #0]
 800537c:	685b      	ldr	r3, [r3, #4]
 800537e:	4313      	orrs	r3, r2
 8005380:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8005382:	68fb      	ldr	r3, [r7, #12]
 8005384:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8005388:	683b      	ldr	r3, [r7, #0]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	4313      	orrs	r3, r2
 800538e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8005390:	68fb      	ldr	r3, [r7, #12]
 8005392:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005396:	683b      	ldr	r3, [r7, #0]
 8005398:	691b      	ldr	r3, [r3, #16]
 800539a:	4313      	orrs	r3, r2
 800539c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800539e:	68fb      	ldr	r3, [r7, #12]
 80053a0:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 80053a4:	683b      	ldr	r3, [r7, #0]
 80053a6:	695b      	ldr	r3, [r3, #20]
 80053a8:	4313      	orrs	r3, r2
 80053aa:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80053ac:	68fb      	ldr	r3, [r7, #12]
 80053ae:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 80053b2:	683b      	ldr	r3, [r7, #0]
 80053b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80053b6:	4313      	orrs	r3, r2
 80053b8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 80053ba:	68fb      	ldr	r3, [r7, #12]
 80053bc:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 80053c0:	683b      	ldr	r3, [r7, #0]
 80053c2:	699b      	ldr	r3, [r3, #24]
 80053c4:	041b      	lsls	r3, r3, #16
 80053c6:	4313      	orrs	r3, r2
 80053c8:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	4a14      	ldr	r2, [pc, #80]	@ (8005420 <HAL_TIMEx_ConfigBreakDeadTime+0xec>)
 80053d0:	4293      	cmp	r3, r2
 80053d2:	d115      	bne.n	8005400 <HAL_TIMEx_ConfigBreakDeadTime+0xcc>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 80053d4:	68fb      	ldr	r3, [r7, #12]
 80053d6:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 80053da:	683b      	ldr	r3, [r7, #0]
 80053dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053de:	051b      	lsls	r3, r3, #20
 80053e0:	4313      	orrs	r3, r2
 80053e2:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 80053e4:	68fb      	ldr	r3, [r7, #12]
 80053e6:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 80053ea:	683b      	ldr	r3, [r7, #0]
 80053ec:	69db      	ldr	r3, [r3, #28]
 80053ee:	4313      	orrs	r3, r2
 80053f0:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 80053f2:	68fb      	ldr	r3, [r7, #12]
 80053f4:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 80053f8:	683b      	ldr	r3, [r7, #0]
 80053fa:	6a1b      	ldr	r3, [r3, #32]
 80053fc:	4313      	orrs	r3, r2
 80053fe:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	68fa      	ldr	r2, [r7, #12]
 8005406:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	2200      	movs	r2, #0
 800540c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005410:	2300      	movs	r3, #0
}
 8005412:	4618      	mov	r0, r3
 8005414:	3714      	adds	r7, #20
 8005416:	46bd      	mov	sp, r7
 8005418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800541c:	4770      	bx	lr
 800541e:	bf00      	nop
 8005420:	40012c00 	.word	0x40012c00

08005424 <std>:
 8005424:	2300      	movs	r3, #0
 8005426:	b510      	push	{r4, lr}
 8005428:	4604      	mov	r4, r0
 800542a:	e9c0 3300 	strd	r3, r3, [r0]
 800542e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005432:	6083      	str	r3, [r0, #8]
 8005434:	8181      	strh	r1, [r0, #12]
 8005436:	6643      	str	r3, [r0, #100]	@ 0x64
 8005438:	81c2      	strh	r2, [r0, #14]
 800543a:	6183      	str	r3, [r0, #24]
 800543c:	4619      	mov	r1, r3
 800543e:	2208      	movs	r2, #8
 8005440:	305c      	adds	r0, #92	@ 0x5c
 8005442:	f000 fa01 	bl	8005848 <memset>
 8005446:	4b0d      	ldr	r3, [pc, #52]	@ (800547c <std+0x58>)
 8005448:	6263      	str	r3, [r4, #36]	@ 0x24
 800544a:	4b0d      	ldr	r3, [pc, #52]	@ (8005480 <std+0x5c>)
 800544c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800544e:	4b0d      	ldr	r3, [pc, #52]	@ (8005484 <std+0x60>)
 8005450:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8005452:	4b0d      	ldr	r3, [pc, #52]	@ (8005488 <std+0x64>)
 8005454:	6323      	str	r3, [r4, #48]	@ 0x30
 8005456:	4b0d      	ldr	r3, [pc, #52]	@ (800548c <std+0x68>)
 8005458:	6224      	str	r4, [r4, #32]
 800545a:	429c      	cmp	r4, r3
 800545c:	d006      	beq.n	800546c <std+0x48>
 800545e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8005462:	4294      	cmp	r4, r2
 8005464:	d002      	beq.n	800546c <std+0x48>
 8005466:	33d0      	adds	r3, #208	@ 0xd0
 8005468:	429c      	cmp	r4, r3
 800546a:	d105      	bne.n	8005478 <std+0x54>
 800546c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8005470:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005474:	f000 ba80 	b.w	8005978 <__retarget_lock_init_recursive>
 8005478:	bd10      	pop	{r4, pc}
 800547a:	bf00      	nop
 800547c:	08005699 	.word	0x08005699
 8005480:	080056bb 	.word	0x080056bb
 8005484:	080056f3 	.word	0x080056f3
 8005488:	08005717 	.word	0x08005717
 800548c:	20000544 	.word	0x20000544

08005490 <stdio_exit_handler>:
 8005490:	4a02      	ldr	r2, [pc, #8]	@ (800549c <stdio_exit_handler+0xc>)
 8005492:	4903      	ldr	r1, [pc, #12]	@ (80054a0 <stdio_exit_handler+0x10>)
 8005494:	4803      	ldr	r0, [pc, #12]	@ (80054a4 <stdio_exit_handler+0x14>)
 8005496:	f000 b869 	b.w	800556c <_fwalk_sglue>
 800549a:	bf00      	nop
 800549c:	2000000c 	.word	0x2000000c
 80054a0:	08006235 	.word	0x08006235
 80054a4:	2000001c 	.word	0x2000001c

080054a8 <cleanup_stdio>:
 80054a8:	6841      	ldr	r1, [r0, #4]
 80054aa:	4b0c      	ldr	r3, [pc, #48]	@ (80054dc <cleanup_stdio+0x34>)
 80054ac:	4299      	cmp	r1, r3
 80054ae:	b510      	push	{r4, lr}
 80054b0:	4604      	mov	r4, r0
 80054b2:	d001      	beq.n	80054b8 <cleanup_stdio+0x10>
 80054b4:	f000 febe 	bl	8006234 <_fflush_r>
 80054b8:	68a1      	ldr	r1, [r4, #8]
 80054ba:	4b09      	ldr	r3, [pc, #36]	@ (80054e0 <cleanup_stdio+0x38>)
 80054bc:	4299      	cmp	r1, r3
 80054be:	d002      	beq.n	80054c6 <cleanup_stdio+0x1e>
 80054c0:	4620      	mov	r0, r4
 80054c2:	f000 feb7 	bl	8006234 <_fflush_r>
 80054c6:	68e1      	ldr	r1, [r4, #12]
 80054c8:	4b06      	ldr	r3, [pc, #24]	@ (80054e4 <cleanup_stdio+0x3c>)
 80054ca:	4299      	cmp	r1, r3
 80054cc:	d004      	beq.n	80054d8 <cleanup_stdio+0x30>
 80054ce:	4620      	mov	r0, r4
 80054d0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80054d4:	f000 beae 	b.w	8006234 <_fflush_r>
 80054d8:	bd10      	pop	{r4, pc}
 80054da:	bf00      	nop
 80054dc:	20000544 	.word	0x20000544
 80054e0:	200005ac 	.word	0x200005ac
 80054e4:	20000614 	.word	0x20000614

080054e8 <global_stdio_init.part.0>:
 80054e8:	b510      	push	{r4, lr}
 80054ea:	4b0b      	ldr	r3, [pc, #44]	@ (8005518 <global_stdio_init.part.0+0x30>)
 80054ec:	4c0b      	ldr	r4, [pc, #44]	@ (800551c <global_stdio_init.part.0+0x34>)
 80054ee:	4a0c      	ldr	r2, [pc, #48]	@ (8005520 <global_stdio_init.part.0+0x38>)
 80054f0:	601a      	str	r2, [r3, #0]
 80054f2:	4620      	mov	r0, r4
 80054f4:	2200      	movs	r2, #0
 80054f6:	2104      	movs	r1, #4
 80054f8:	f7ff ff94 	bl	8005424 <std>
 80054fc:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8005500:	2201      	movs	r2, #1
 8005502:	2109      	movs	r1, #9
 8005504:	f7ff ff8e 	bl	8005424 <std>
 8005508:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800550c:	2202      	movs	r2, #2
 800550e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005512:	2112      	movs	r1, #18
 8005514:	f7ff bf86 	b.w	8005424 <std>
 8005518:	2000067c 	.word	0x2000067c
 800551c:	20000544 	.word	0x20000544
 8005520:	08005491 	.word	0x08005491

08005524 <__sfp_lock_acquire>:
 8005524:	4801      	ldr	r0, [pc, #4]	@ (800552c <__sfp_lock_acquire+0x8>)
 8005526:	f000 ba28 	b.w	800597a <__retarget_lock_acquire_recursive>
 800552a:	bf00      	nop
 800552c:	20000685 	.word	0x20000685

08005530 <__sfp_lock_release>:
 8005530:	4801      	ldr	r0, [pc, #4]	@ (8005538 <__sfp_lock_release+0x8>)
 8005532:	f000 ba23 	b.w	800597c <__retarget_lock_release_recursive>
 8005536:	bf00      	nop
 8005538:	20000685 	.word	0x20000685

0800553c <__sinit>:
 800553c:	b510      	push	{r4, lr}
 800553e:	4604      	mov	r4, r0
 8005540:	f7ff fff0 	bl	8005524 <__sfp_lock_acquire>
 8005544:	6a23      	ldr	r3, [r4, #32]
 8005546:	b11b      	cbz	r3, 8005550 <__sinit+0x14>
 8005548:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800554c:	f7ff bff0 	b.w	8005530 <__sfp_lock_release>
 8005550:	4b04      	ldr	r3, [pc, #16]	@ (8005564 <__sinit+0x28>)
 8005552:	6223      	str	r3, [r4, #32]
 8005554:	4b04      	ldr	r3, [pc, #16]	@ (8005568 <__sinit+0x2c>)
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	2b00      	cmp	r3, #0
 800555a:	d1f5      	bne.n	8005548 <__sinit+0xc>
 800555c:	f7ff ffc4 	bl	80054e8 <global_stdio_init.part.0>
 8005560:	e7f2      	b.n	8005548 <__sinit+0xc>
 8005562:	bf00      	nop
 8005564:	080054a9 	.word	0x080054a9
 8005568:	2000067c 	.word	0x2000067c

0800556c <_fwalk_sglue>:
 800556c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005570:	4607      	mov	r7, r0
 8005572:	4688      	mov	r8, r1
 8005574:	4614      	mov	r4, r2
 8005576:	2600      	movs	r6, #0
 8005578:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800557c:	f1b9 0901 	subs.w	r9, r9, #1
 8005580:	d505      	bpl.n	800558e <_fwalk_sglue+0x22>
 8005582:	6824      	ldr	r4, [r4, #0]
 8005584:	2c00      	cmp	r4, #0
 8005586:	d1f7      	bne.n	8005578 <_fwalk_sglue+0xc>
 8005588:	4630      	mov	r0, r6
 800558a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800558e:	89ab      	ldrh	r3, [r5, #12]
 8005590:	2b01      	cmp	r3, #1
 8005592:	d907      	bls.n	80055a4 <_fwalk_sglue+0x38>
 8005594:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005598:	3301      	adds	r3, #1
 800559a:	d003      	beq.n	80055a4 <_fwalk_sglue+0x38>
 800559c:	4629      	mov	r1, r5
 800559e:	4638      	mov	r0, r7
 80055a0:	47c0      	blx	r8
 80055a2:	4306      	orrs	r6, r0
 80055a4:	3568      	adds	r5, #104	@ 0x68
 80055a6:	e7e9      	b.n	800557c <_fwalk_sglue+0x10>

080055a8 <iprintf>:
 80055a8:	b40f      	push	{r0, r1, r2, r3}
 80055aa:	b507      	push	{r0, r1, r2, lr}
 80055ac:	4906      	ldr	r1, [pc, #24]	@ (80055c8 <iprintf+0x20>)
 80055ae:	ab04      	add	r3, sp, #16
 80055b0:	6808      	ldr	r0, [r1, #0]
 80055b2:	f853 2b04 	ldr.w	r2, [r3], #4
 80055b6:	6881      	ldr	r1, [r0, #8]
 80055b8:	9301      	str	r3, [sp, #4]
 80055ba:	f000 fb11 	bl	8005be0 <_vfiprintf_r>
 80055be:	b003      	add	sp, #12
 80055c0:	f85d eb04 	ldr.w	lr, [sp], #4
 80055c4:	b004      	add	sp, #16
 80055c6:	4770      	bx	lr
 80055c8:	20000018 	.word	0x20000018

080055cc <putchar>:
 80055cc:	4b02      	ldr	r3, [pc, #8]	@ (80055d8 <putchar+0xc>)
 80055ce:	4601      	mov	r1, r0
 80055d0:	6818      	ldr	r0, [r3, #0]
 80055d2:	6882      	ldr	r2, [r0, #8]
 80055d4:	f000 beb8 	b.w	8006348 <_putc_r>
 80055d8:	20000018 	.word	0x20000018

080055dc <_puts_r>:
 80055dc:	6a03      	ldr	r3, [r0, #32]
 80055de:	b570      	push	{r4, r5, r6, lr}
 80055e0:	6884      	ldr	r4, [r0, #8]
 80055e2:	4605      	mov	r5, r0
 80055e4:	460e      	mov	r6, r1
 80055e6:	b90b      	cbnz	r3, 80055ec <_puts_r+0x10>
 80055e8:	f7ff ffa8 	bl	800553c <__sinit>
 80055ec:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80055ee:	07db      	lsls	r3, r3, #31
 80055f0:	d405      	bmi.n	80055fe <_puts_r+0x22>
 80055f2:	89a3      	ldrh	r3, [r4, #12]
 80055f4:	0598      	lsls	r0, r3, #22
 80055f6:	d402      	bmi.n	80055fe <_puts_r+0x22>
 80055f8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80055fa:	f000 f9be 	bl	800597a <__retarget_lock_acquire_recursive>
 80055fe:	89a3      	ldrh	r3, [r4, #12]
 8005600:	0719      	lsls	r1, r3, #28
 8005602:	d502      	bpl.n	800560a <_puts_r+0x2e>
 8005604:	6923      	ldr	r3, [r4, #16]
 8005606:	2b00      	cmp	r3, #0
 8005608:	d135      	bne.n	8005676 <_puts_r+0x9a>
 800560a:	4621      	mov	r1, r4
 800560c:	4628      	mov	r0, r5
 800560e:	f000 f8c5 	bl	800579c <__swsetup_r>
 8005612:	b380      	cbz	r0, 8005676 <_puts_r+0x9a>
 8005614:	f04f 35ff 	mov.w	r5, #4294967295
 8005618:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800561a:	07da      	lsls	r2, r3, #31
 800561c:	d405      	bmi.n	800562a <_puts_r+0x4e>
 800561e:	89a3      	ldrh	r3, [r4, #12]
 8005620:	059b      	lsls	r3, r3, #22
 8005622:	d402      	bmi.n	800562a <_puts_r+0x4e>
 8005624:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005626:	f000 f9a9 	bl	800597c <__retarget_lock_release_recursive>
 800562a:	4628      	mov	r0, r5
 800562c:	bd70      	pop	{r4, r5, r6, pc}
 800562e:	2b00      	cmp	r3, #0
 8005630:	da04      	bge.n	800563c <_puts_r+0x60>
 8005632:	69a2      	ldr	r2, [r4, #24]
 8005634:	429a      	cmp	r2, r3
 8005636:	dc17      	bgt.n	8005668 <_puts_r+0x8c>
 8005638:	290a      	cmp	r1, #10
 800563a:	d015      	beq.n	8005668 <_puts_r+0x8c>
 800563c:	6823      	ldr	r3, [r4, #0]
 800563e:	1c5a      	adds	r2, r3, #1
 8005640:	6022      	str	r2, [r4, #0]
 8005642:	7019      	strb	r1, [r3, #0]
 8005644:	68a3      	ldr	r3, [r4, #8]
 8005646:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800564a:	3b01      	subs	r3, #1
 800564c:	60a3      	str	r3, [r4, #8]
 800564e:	2900      	cmp	r1, #0
 8005650:	d1ed      	bne.n	800562e <_puts_r+0x52>
 8005652:	2b00      	cmp	r3, #0
 8005654:	da11      	bge.n	800567a <_puts_r+0x9e>
 8005656:	4622      	mov	r2, r4
 8005658:	210a      	movs	r1, #10
 800565a:	4628      	mov	r0, r5
 800565c:	f000 f85f 	bl	800571e <__swbuf_r>
 8005660:	3001      	adds	r0, #1
 8005662:	d0d7      	beq.n	8005614 <_puts_r+0x38>
 8005664:	250a      	movs	r5, #10
 8005666:	e7d7      	b.n	8005618 <_puts_r+0x3c>
 8005668:	4622      	mov	r2, r4
 800566a:	4628      	mov	r0, r5
 800566c:	f000 f857 	bl	800571e <__swbuf_r>
 8005670:	3001      	adds	r0, #1
 8005672:	d1e7      	bne.n	8005644 <_puts_r+0x68>
 8005674:	e7ce      	b.n	8005614 <_puts_r+0x38>
 8005676:	3e01      	subs	r6, #1
 8005678:	e7e4      	b.n	8005644 <_puts_r+0x68>
 800567a:	6823      	ldr	r3, [r4, #0]
 800567c:	1c5a      	adds	r2, r3, #1
 800567e:	6022      	str	r2, [r4, #0]
 8005680:	220a      	movs	r2, #10
 8005682:	701a      	strb	r2, [r3, #0]
 8005684:	e7ee      	b.n	8005664 <_puts_r+0x88>
	...

08005688 <puts>:
 8005688:	4b02      	ldr	r3, [pc, #8]	@ (8005694 <puts+0xc>)
 800568a:	4601      	mov	r1, r0
 800568c:	6818      	ldr	r0, [r3, #0]
 800568e:	f7ff bfa5 	b.w	80055dc <_puts_r>
 8005692:	bf00      	nop
 8005694:	20000018 	.word	0x20000018

08005698 <__sread>:
 8005698:	b510      	push	{r4, lr}
 800569a:	460c      	mov	r4, r1
 800569c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80056a0:	f000 f91c 	bl	80058dc <_read_r>
 80056a4:	2800      	cmp	r0, #0
 80056a6:	bfab      	itete	ge
 80056a8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80056aa:	89a3      	ldrhlt	r3, [r4, #12]
 80056ac:	181b      	addge	r3, r3, r0
 80056ae:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80056b2:	bfac      	ite	ge
 80056b4:	6563      	strge	r3, [r4, #84]	@ 0x54
 80056b6:	81a3      	strhlt	r3, [r4, #12]
 80056b8:	bd10      	pop	{r4, pc}

080056ba <__swrite>:
 80056ba:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80056be:	461f      	mov	r7, r3
 80056c0:	898b      	ldrh	r3, [r1, #12]
 80056c2:	05db      	lsls	r3, r3, #23
 80056c4:	4605      	mov	r5, r0
 80056c6:	460c      	mov	r4, r1
 80056c8:	4616      	mov	r6, r2
 80056ca:	d505      	bpl.n	80056d8 <__swrite+0x1e>
 80056cc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80056d0:	2302      	movs	r3, #2
 80056d2:	2200      	movs	r2, #0
 80056d4:	f000 f8f0 	bl	80058b8 <_lseek_r>
 80056d8:	89a3      	ldrh	r3, [r4, #12]
 80056da:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80056de:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80056e2:	81a3      	strh	r3, [r4, #12]
 80056e4:	4632      	mov	r2, r6
 80056e6:	463b      	mov	r3, r7
 80056e8:	4628      	mov	r0, r5
 80056ea:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80056ee:	f000 b907 	b.w	8005900 <_write_r>

080056f2 <__sseek>:
 80056f2:	b510      	push	{r4, lr}
 80056f4:	460c      	mov	r4, r1
 80056f6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80056fa:	f000 f8dd 	bl	80058b8 <_lseek_r>
 80056fe:	1c43      	adds	r3, r0, #1
 8005700:	89a3      	ldrh	r3, [r4, #12]
 8005702:	bf15      	itete	ne
 8005704:	6560      	strne	r0, [r4, #84]	@ 0x54
 8005706:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800570a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800570e:	81a3      	strheq	r3, [r4, #12]
 8005710:	bf18      	it	ne
 8005712:	81a3      	strhne	r3, [r4, #12]
 8005714:	bd10      	pop	{r4, pc}

08005716 <__sclose>:
 8005716:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800571a:	f000 b8bd 	b.w	8005898 <_close_r>

0800571e <__swbuf_r>:
 800571e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005720:	460e      	mov	r6, r1
 8005722:	4614      	mov	r4, r2
 8005724:	4605      	mov	r5, r0
 8005726:	b118      	cbz	r0, 8005730 <__swbuf_r+0x12>
 8005728:	6a03      	ldr	r3, [r0, #32]
 800572a:	b90b      	cbnz	r3, 8005730 <__swbuf_r+0x12>
 800572c:	f7ff ff06 	bl	800553c <__sinit>
 8005730:	69a3      	ldr	r3, [r4, #24]
 8005732:	60a3      	str	r3, [r4, #8]
 8005734:	89a3      	ldrh	r3, [r4, #12]
 8005736:	071a      	lsls	r2, r3, #28
 8005738:	d501      	bpl.n	800573e <__swbuf_r+0x20>
 800573a:	6923      	ldr	r3, [r4, #16]
 800573c:	b943      	cbnz	r3, 8005750 <__swbuf_r+0x32>
 800573e:	4621      	mov	r1, r4
 8005740:	4628      	mov	r0, r5
 8005742:	f000 f82b 	bl	800579c <__swsetup_r>
 8005746:	b118      	cbz	r0, 8005750 <__swbuf_r+0x32>
 8005748:	f04f 37ff 	mov.w	r7, #4294967295
 800574c:	4638      	mov	r0, r7
 800574e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005750:	6823      	ldr	r3, [r4, #0]
 8005752:	6922      	ldr	r2, [r4, #16]
 8005754:	1a98      	subs	r0, r3, r2
 8005756:	6963      	ldr	r3, [r4, #20]
 8005758:	b2f6      	uxtb	r6, r6
 800575a:	4283      	cmp	r3, r0
 800575c:	4637      	mov	r7, r6
 800575e:	dc05      	bgt.n	800576c <__swbuf_r+0x4e>
 8005760:	4621      	mov	r1, r4
 8005762:	4628      	mov	r0, r5
 8005764:	f000 fd66 	bl	8006234 <_fflush_r>
 8005768:	2800      	cmp	r0, #0
 800576a:	d1ed      	bne.n	8005748 <__swbuf_r+0x2a>
 800576c:	68a3      	ldr	r3, [r4, #8]
 800576e:	3b01      	subs	r3, #1
 8005770:	60a3      	str	r3, [r4, #8]
 8005772:	6823      	ldr	r3, [r4, #0]
 8005774:	1c5a      	adds	r2, r3, #1
 8005776:	6022      	str	r2, [r4, #0]
 8005778:	701e      	strb	r6, [r3, #0]
 800577a:	6962      	ldr	r2, [r4, #20]
 800577c:	1c43      	adds	r3, r0, #1
 800577e:	429a      	cmp	r2, r3
 8005780:	d004      	beq.n	800578c <__swbuf_r+0x6e>
 8005782:	89a3      	ldrh	r3, [r4, #12]
 8005784:	07db      	lsls	r3, r3, #31
 8005786:	d5e1      	bpl.n	800574c <__swbuf_r+0x2e>
 8005788:	2e0a      	cmp	r6, #10
 800578a:	d1df      	bne.n	800574c <__swbuf_r+0x2e>
 800578c:	4621      	mov	r1, r4
 800578e:	4628      	mov	r0, r5
 8005790:	f000 fd50 	bl	8006234 <_fflush_r>
 8005794:	2800      	cmp	r0, #0
 8005796:	d0d9      	beq.n	800574c <__swbuf_r+0x2e>
 8005798:	e7d6      	b.n	8005748 <__swbuf_r+0x2a>
	...

0800579c <__swsetup_r>:
 800579c:	b538      	push	{r3, r4, r5, lr}
 800579e:	4b29      	ldr	r3, [pc, #164]	@ (8005844 <__swsetup_r+0xa8>)
 80057a0:	4605      	mov	r5, r0
 80057a2:	6818      	ldr	r0, [r3, #0]
 80057a4:	460c      	mov	r4, r1
 80057a6:	b118      	cbz	r0, 80057b0 <__swsetup_r+0x14>
 80057a8:	6a03      	ldr	r3, [r0, #32]
 80057aa:	b90b      	cbnz	r3, 80057b0 <__swsetup_r+0x14>
 80057ac:	f7ff fec6 	bl	800553c <__sinit>
 80057b0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80057b4:	0719      	lsls	r1, r3, #28
 80057b6:	d422      	bmi.n	80057fe <__swsetup_r+0x62>
 80057b8:	06da      	lsls	r2, r3, #27
 80057ba:	d407      	bmi.n	80057cc <__swsetup_r+0x30>
 80057bc:	2209      	movs	r2, #9
 80057be:	602a      	str	r2, [r5, #0]
 80057c0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80057c4:	81a3      	strh	r3, [r4, #12]
 80057c6:	f04f 30ff 	mov.w	r0, #4294967295
 80057ca:	e033      	b.n	8005834 <__swsetup_r+0x98>
 80057cc:	0758      	lsls	r0, r3, #29
 80057ce:	d512      	bpl.n	80057f6 <__swsetup_r+0x5a>
 80057d0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80057d2:	b141      	cbz	r1, 80057e6 <__swsetup_r+0x4a>
 80057d4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80057d8:	4299      	cmp	r1, r3
 80057da:	d002      	beq.n	80057e2 <__swsetup_r+0x46>
 80057dc:	4628      	mov	r0, r5
 80057de:	f000 f8dd 	bl	800599c <_free_r>
 80057e2:	2300      	movs	r3, #0
 80057e4:	6363      	str	r3, [r4, #52]	@ 0x34
 80057e6:	89a3      	ldrh	r3, [r4, #12]
 80057e8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80057ec:	81a3      	strh	r3, [r4, #12]
 80057ee:	2300      	movs	r3, #0
 80057f0:	6063      	str	r3, [r4, #4]
 80057f2:	6923      	ldr	r3, [r4, #16]
 80057f4:	6023      	str	r3, [r4, #0]
 80057f6:	89a3      	ldrh	r3, [r4, #12]
 80057f8:	f043 0308 	orr.w	r3, r3, #8
 80057fc:	81a3      	strh	r3, [r4, #12]
 80057fe:	6923      	ldr	r3, [r4, #16]
 8005800:	b94b      	cbnz	r3, 8005816 <__swsetup_r+0x7a>
 8005802:	89a3      	ldrh	r3, [r4, #12]
 8005804:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8005808:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800580c:	d003      	beq.n	8005816 <__swsetup_r+0x7a>
 800580e:	4621      	mov	r1, r4
 8005810:	4628      	mov	r0, r5
 8005812:	f000 fd5d 	bl	80062d0 <__smakebuf_r>
 8005816:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800581a:	f013 0201 	ands.w	r2, r3, #1
 800581e:	d00a      	beq.n	8005836 <__swsetup_r+0x9a>
 8005820:	2200      	movs	r2, #0
 8005822:	60a2      	str	r2, [r4, #8]
 8005824:	6962      	ldr	r2, [r4, #20]
 8005826:	4252      	negs	r2, r2
 8005828:	61a2      	str	r2, [r4, #24]
 800582a:	6922      	ldr	r2, [r4, #16]
 800582c:	b942      	cbnz	r2, 8005840 <__swsetup_r+0xa4>
 800582e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8005832:	d1c5      	bne.n	80057c0 <__swsetup_r+0x24>
 8005834:	bd38      	pop	{r3, r4, r5, pc}
 8005836:	0799      	lsls	r1, r3, #30
 8005838:	bf58      	it	pl
 800583a:	6962      	ldrpl	r2, [r4, #20]
 800583c:	60a2      	str	r2, [r4, #8]
 800583e:	e7f4      	b.n	800582a <__swsetup_r+0x8e>
 8005840:	2000      	movs	r0, #0
 8005842:	e7f7      	b.n	8005834 <__swsetup_r+0x98>
 8005844:	20000018 	.word	0x20000018

08005848 <memset>:
 8005848:	4402      	add	r2, r0
 800584a:	4603      	mov	r3, r0
 800584c:	4293      	cmp	r3, r2
 800584e:	d100      	bne.n	8005852 <memset+0xa>
 8005850:	4770      	bx	lr
 8005852:	f803 1b01 	strb.w	r1, [r3], #1
 8005856:	e7f9      	b.n	800584c <memset+0x4>

08005858 <strncpy>:
 8005858:	b510      	push	{r4, lr}
 800585a:	3901      	subs	r1, #1
 800585c:	4603      	mov	r3, r0
 800585e:	b132      	cbz	r2, 800586e <strncpy+0x16>
 8005860:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8005864:	f803 4b01 	strb.w	r4, [r3], #1
 8005868:	3a01      	subs	r2, #1
 800586a:	2c00      	cmp	r4, #0
 800586c:	d1f7      	bne.n	800585e <strncpy+0x6>
 800586e:	441a      	add	r2, r3
 8005870:	2100      	movs	r1, #0
 8005872:	4293      	cmp	r3, r2
 8005874:	d100      	bne.n	8005878 <strncpy+0x20>
 8005876:	bd10      	pop	{r4, pc}
 8005878:	f803 1b01 	strb.w	r1, [r3], #1
 800587c:	e7f9      	b.n	8005872 <strncpy+0x1a>

0800587e <strnlen>:
 800587e:	b510      	push	{r4, lr}
 8005880:	4602      	mov	r2, r0
 8005882:	4401      	add	r1, r0
 8005884:	428a      	cmp	r2, r1
 8005886:	4613      	mov	r3, r2
 8005888:	d003      	beq.n	8005892 <strnlen+0x14>
 800588a:	781c      	ldrb	r4, [r3, #0]
 800588c:	3201      	adds	r2, #1
 800588e:	2c00      	cmp	r4, #0
 8005890:	d1f8      	bne.n	8005884 <strnlen+0x6>
 8005892:	1a18      	subs	r0, r3, r0
 8005894:	bd10      	pop	{r4, pc}
	...

08005898 <_close_r>:
 8005898:	b538      	push	{r3, r4, r5, lr}
 800589a:	4d06      	ldr	r5, [pc, #24]	@ (80058b4 <_close_r+0x1c>)
 800589c:	2300      	movs	r3, #0
 800589e:	4604      	mov	r4, r0
 80058a0:	4608      	mov	r0, r1
 80058a2:	602b      	str	r3, [r5, #0]
 80058a4:	f7fc fff6 	bl	8002894 <_close>
 80058a8:	1c43      	adds	r3, r0, #1
 80058aa:	d102      	bne.n	80058b2 <_close_r+0x1a>
 80058ac:	682b      	ldr	r3, [r5, #0]
 80058ae:	b103      	cbz	r3, 80058b2 <_close_r+0x1a>
 80058b0:	6023      	str	r3, [r4, #0]
 80058b2:	bd38      	pop	{r3, r4, r5, pc}
 80058b4:	20000680 	.word	0x20000680

080058b8 <_lseek_r>:
 80058b8:	b538      	push	{r3, r4, r5, lr}
 80058ba:	4d07      	ldr	r5, [pc, #28]	@ (80058d8 <_lseek_r+0x20>)
 80058bc:	4604      	mov	r4, r0
 80058be:	4608      	mov	r0, r1
 80058c0:	4611      	mov	r1, r2
 80058c2:	2200      	movs	r2, #0
 80058c4:	602a      	str	r2, [r5, #0]
 80058c6:	461a      	mov	r2, r3
 80058c8:	f7fd f80b 	bl	80028e2 <_lseek>
 80058cc:	1c43      	adds	r3, r0, #1
 80058ce:	d102      	bne.n	80058d6 <_lseek_r+0x1e>
 80058d0:	682b      	ldr	r3, [r5, #0]
 80058d2:	b103      	cbz	r3, 80058d6 <_lseek_r+0x1e>
 80058d4:	6023      	str	r3, [r4, #0]
 80058d6:	bd38      	pop	{r3, r4, r5, pc}
 80058d8:	20000680 	.word	0x20000680

080058dc <_read_r>:
 80058dc:	b538      	push	{r3, r4, r5, lr}
 80058de:	4d07      	ldr	r5, [pc, #28]	@ (80058fc <_read_r+0x20>)
 80058e0:	4604      	mov	r4, r0
 80058e2:	4608      	mov	r0, r1
 80058e4:	4611      	mov	r1, r2
 80058e6:	2200      	movs	r2, #0
 80058e8:	602a      	str	r2, [r5, #0]
 80058ea:	461a      	mov	r2, r3
 80058ec:	f7fc ff99 	bl	8002822 <_read>
 80058f0:	1c43      	adds	r3, r0, #1
 80058f2:	d102      	bne.n	80058fa <_read_r+0x1e>
 80058f4:	682b      	ldr	r3, [r5, #0]
 80058f6:	b103      	cbz	r3, 80058fa <_read_r+0x1e>
 80058f8:	6023      	str	r3, [r4, #0]
 80058fa:	bd38      	pop	{r3, r4, r5, pc}
 80058fc:	20000680 	.word	0x20000680

08005900 <_write_r>:
 8005900:	b538      	push	{r3, r4, r5, lr}
 8005902:	4d07      	ldr	r5, [pc, #28]	@ (8005920 <_write_r+0x20>)
 8005904:	4604      	mov	r4, r0
 8005906:	4608      	mov	r0, r1
 8005908:	4611      	mov	r1, r2
 800590a:	2200      	movs	r2, #0
 800590c:	602a      	str	r2, [r5, #0]
 800590e:	461a      	mov	r2, r3
 8005910:	f7fc ffa4 	bl	800285c <_write>
 8005914:	1c43      	adds	r3, r0, #1
 8005916:	d102      	bne.n	800591e <_write_r+0x1e>
 8005918:	682b      	ldr	r3, [r5, #0]
 800591a:	b103      	cbz	r3, 800591e <_write_r+0x1e>
 800591c:	6023      	str	r3, [r4, #0]
 800591e:	bd38      	pop	{r3, r4, r5, pc}
 8005920:	20000680 	.word	0x20000680

08005924 <__errno>:
 8005924:	4b01      	ldr	r3, [pc, #4]	@ (800592c <__errno+0x8>)
 8005926:	6818      	ldr	r0, [r3, #0]
 8005928:	4770      	bx	lr
 800592a:	bf00      	nop
 800592c:	20000018 	.word	0x20000018

08005930 <__libc_init_array>:
 8005930:	b570      	push	{r4, r5, r6, lr}
 8005932:	4d0d      	ldr	r5, [pc, #52]	@ (8005968 <__libc_init_array+0x38>)
 8005934:	4c0d      	ldr	r4, [pc, #52]	@ (800596c <__libc_init_array+0x3c>)
 8005936:	1b64      	subs	r4, r4, r5
 8005938:	10a4      	asrs	r4, r4, #2
 800593a:	2600      	movs	r6, #0
 800593c:	42a6      	cmp	r6, r4
 800593e:	d109      	bne.n	8005954 <__libc_init_array+0x24>
 8005940:	4d0b      	ldr	r5, [pc, #44]	@ (8005970 <__libc_init_array+0x40>)
 8005942:	4c0c      	ldr	r4, [pc, #48]	@ (8005974 <__libc_init_array+0x44>)
 8005944:	f000 fd66 	bl	8006414 <_init>
 8005948:	1b64      	subs	r4, r4, r5
 800594a:	10a4      	asrs	r4, r4, #2
 800594c:	2600      	movs	r6, #0
 800594e:	42a6      	cmp	r6, r4
 8005950:	d105      	bne.n	800595e <__libc_init_array+0x2e>
 8005952:	bd70      	pop	{r4, r5, r6, pc}
 8005954:	f855 3b04 	ldr.w	r3, [r5], #4
 8005958:	4798      	blx	r3
 800595a:	3601      	adds	r6, #1
 800595c:	e7ee      	b.n	800593c <__libc_init_array+0xc>
 800595e:	f855 3b04 	ldr.w	r3, [r5], #4
 8005962:	4798      	blx	r3
 8005964:	3601      	adds	r6, #1
 8005966:	e7f2      	b.n	800594e <__libc_init_array+0x1e>
 8005968:	08006618 	.word	0x08006618
 800596c:	08006618 	.word	0x08006618
 8005970:	08006618 	.word	0x08006618
 8005974:	0800661c 	.word	0x0800661c

08005978 <__retarget_lock_init_recursive>:
 8005978:	4770      	bx	lr

0800597a <__retarget_lock_acquire_recursive>:
 800597a:	4770      	bx	lr

0800597c <__retarget_lock_release_recursive>:
 800597c:	4770      	bx	lr

0800597e <memcpy>:
 800597e:	440a      	add	r2, r1
 8005980:	4291      	cmp	r1, r2
 8005982:	f100 33ff 	add.w	r3, r0, #4294967295
 8005986:	d100      	bne.n	800598a <memcpy+0xc>
 8005988:	4770      	bx	lr
 800598a:	b510      	push	{r4, lr}
 800598c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005990:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005994:	4291      	cmp	r1, r2
 8005996:	d1f9      	bne.n	800598c <memcpy+0xe>
 8005998:	bd10      	pop	{r4, pc}
	...

0800599c <_free_r>:
 800599c:	b538      	push	{r3, r4, r5, lr}
 800599e:	4605      	mov	r5, r0
 80059a0:	2900      	cmp	r1, #0
 80059a2:	d041      	beq.n	8005a28 <_free_r+0x8c>
 80059a4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80059a8:	1f0c      	subs	r4, r1, #4
 80059aa:	2b00      	cmp	r3, #0
 80059ac:	bfb8      	it	lt
 80059ae:	18e4      	addlt	r4, r4, r3
 80059b0:	f000 f8e0 	bl	8005b74 <__malloc_lock>
 80059b4:	4a1d      	ldr	r2, [pc, #116]	@ (8005a2c <_free_r+0x90>)
 80059b6:	6813      	ldr	r3, [r2, #0]
 80059b8:	b933      	cbnz	r3, 80059c8 <_free_r+0x2c>
 80059ba:	6063      	str	r3, [r4, #4]
 80059bc:	6014      	str	r4, [r2, #0]
 80059be:	4628      	mov	r0, r5
 80059c0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80059c4:	f000 b8dc 	b.w	8005b80 <__malloc_unlock>
 80059c8:	42a3      	cmp	r3, r4
 80059ca:	d908      	bls.n	80059de <_free_r+0x42>
 80059cc:	6820      	ldr	r0, [r4, #0]
 80059ce:	1821      	adds	r1, r4, r0
 80059d0:	428b      	cmp	r3, r1
 80059d2:	bf01      	itttt	eq
 80059d4:	6819      	ldreq	r1, [r3, #0]
 80059d6:	685b      	ldreq	r3, [r3, #4]
 80059d8:	1809      	addeq	r1, r1, r0
 80059da:	6021      	streq	r1, [r4, #0]
 80059dc:	e7ed      	b.n	80059ba <_free_r+0x1e>
 80059de:	461a      	mov	r2, r3
 80059e0:	685b      	ldr	r3, [r3, #4]
 80059e2:	b10b      	cbz	r3, 80059e8 <_free_r+0x4c>
 80059e4:	42a3      	cmp	r3, r4
 80059e6:	d9fa      	bls.n	80059de <_free_r+0x42>
 80059e8:	6811      	ldr	r1, [r2, #0]
 80059ea:	1850      	adds	r0, r2, r1
 80059ec:	42a0      	cmp	r0, r4
 80059ee:	d10b      	bne.n	8005a08 <_free_r+0x6c>
 80059f0:	6820      	ldr	r0, [r4, #0]
 80059f2:	4401      	add	r1, r0
 80059f4:	1850      	adds	r0, r2, r1
 80059f6:	4283      	cmp	r3, r0
 80059f8:	6011      	str	r1, [r2, #0]
 80059fa:	d1e0      	bne.n	80059be <_free_r+0x22>
 80059fc:	6818      	ldr	r0, [r3, #0]
 80059fe:	685b      	ldr	r3, [r3, #4]
 8005a00:	6053      	str	r3, [r2, #4]
 8005a02:	4408      	add	r0, r1
 8005a04:	6010      	str	r0, [r2, #0]
 8005a06:	e7da      	b.n	80059be <_free_r+0x22>
 8005a08:	d902      	bls.n	8005a10 <_free_r+0x74>
 8005a0a:	230c      	movs	r3, #12
 8005a0c:	602b      	str	r3, [r5, #0]
 8005a0e:	e7d6      	b.n	80059be <_free_r+0x22>
 8005a10:	6820      	ldr	r0, [r4, #0]
 8005a12:	1821      	adds	r1, r4, r0
 8005a14:	428b      	cmp	r3, r1
 8005a16:	bf04      	itt	eq
 8005a18:	6819      	ldreq	r1, [r3, #0]
 8005a1a:	685b      	ldreq	r3, [r3, #4]
 8005a1c:	6063      	str	r3, [r4, #4]
 8005a1e:	bf04      	itt	eq
 8005a20:	1809      	addeq	r1, r1, r0
 8005a22:	6021      	streq	r1, [r4, #0]
 8005a24:	6054      	str	r4, [r2, #4]
 8005a26:	e7ca      	b.n	80059be <_free_r+0x22>
 8005a28:	bd38      	pop	{r3, r4, r5, pc}
 8005a2a:	bf00      	nop
 8005a2c:	2000068c 	.word	0x2000068c

08005a30 <sbrk_aligned>:
 8005a30:	b570      	push	{r4, r5, r6, lr}
 8005a32:	4e0f      	ldr	r6, [pc, #60]	@ (8005a70 <sbrk_aligned+0x40>)
 8005a34:	460c      	mov	r4, r1
 8005a36:	6831      	ldr	r1, [r6, #0]
 8005a38:	4605      	mov	r5, r0
 8005a3a:	b911      	cbnz	r1, 8005a42 <sbrk_aligned+0x12>
 8005a3c:	f000 fcda 	bl	80063f4 <_sbrk_r>
 8005a40:	6030      	str	r0, [r6, #0]
 8005a42:	4621      	mov	r1, r4
 8005a44:	4628      	mov	r0, r5
 8005a46:	f000 fcd5 	bl	80063f4 <_sbrk_r>
 8005a4a:	1c43      	adds	r3, r0, #1
 8005a4c:	d103      	bne.n	8005a56 <sbrk_aligned+0x26>
 8005a4e:	f04f 34ff 	mov.w	r4, #4294967295
 8005a52:	4620      	mov	r0, r4
 8005a54:	bd70      	pop	{r4, r5, r6, pc}
 8005a56:	1cc4      	adds	r4, r0, #3
 8005a58:	f024 0403 	bic.w	r4, r4, #3
 8005a5c:	42a0      	cmp	r0, r4
 8005a5e:	d0f8      	beq.n	8005a52 <sbrk_aligned+0x22>
 8005a60:	1a21      	subs	r1, r4, r0
 8005a62:	4628      	mov	r0, r5
 8005a64:	f000 fcc6 	bl	80063f4 <_sbrk_r>
 8005a68:	3001      	adds	r0, #1
 8005a6a:	d1f2      	bne.n	8005a52 <sbrk_aligned+0x22>
 8005a6c:	e7ef      	b.n	8005a4e <sbrk_aligned+0x1e>
 8005a6e:	bf00      	nop
 8005a70:	20000688 	.word	0x20000688

08005a74 <_malloc_r>:
 8005a74:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005a78:	1ccd      	adds	r5, r1, #3
 8005a7a:	f025 0503 	bic.w	r5, r5, #3
 8005a7e:	3508      	adds	r5, #8
 8005a80:	2d0c      	cmp	r5, #12
 8005a82:	bf38      	it	cc
 8005a84:	250c      	movcc	r5, #12
 8005a86:	2d00      	cmp	r5, #0
 8005a88:	4606      	mov	r6, r0
 8005a8a:	db01      	blt.n	8005a90 <_malloc_r+0x1c>
 8005a8c:	42a9      	cmp	r1, r5
 8005a8e:	d904      	bls.n	8005a9a <_malloc_r+0x26>
 8005a90:	230c      	movs	r3, #12
 8005a92:	6033      	str	r3, [r6, #0]
 8005a94:	2000      	movs	r0, #0
 8005a96:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005a9a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8005b70 <_malloc_r+0xfc>
 8005a9e:	f000 f869 	bl	8005b74 <__malloc_lock>
 8005aa2:	f8d8 3000 	ldr.w	r3, [r8]
 8005aa6:	461c      	mov	r4, r3
 8005aa8:	bb44      	cbnz	r4, 8005afc <_malloc_r+0x88>
 8005aaa:	4629      	mov	r1, r5
 8005aac:	4630      	mov	r0, r6
 8005aae:	f7ff ffbf 	bl	8005a30 <sbrk_aligned>
 8005ab2:	1c43      	adds	r3, r0, #1
 8005ab4:	4604      	mov	r4, r0
 8005ab6:	d158      	bne.n	8005b6a <_malloc_r+0xf6>
 8005ab8:	f8d8 4000 	ldr.w	r4, [r8]
 8005abc:	4627      	mov	r7, r4
 8005abe:	2f00      	cmp	r7, #0
 8005ac0:	d143      	bne.n	8005b4a <_malloc_r+0xd6>
 8005ac2:	2c00      	cmp	r4, #0
 8005ac4:	d04b      	beq.n	8005b5e <_malloc_r+0xea>
 8005ac6:	6823      	ldr	r3, [r4, #0]
 8005ac8:	4639      	mov	r1, r7
 8005aca:	4630      	mov	r0, r6
 8005acc:	eb04 0903 	add.w	r9, r4, r3
 8005ad0:	f000 fc90 	bl	80063f4 <_sbrk_r>
 8005ad4:	4581      	cmp	r9, r0
 8005ad6:	d142      	bne.n	8005b5e <_malloc_r+0xea>
 8005ad8:	6821      	ldr	r1, [r4, #0]
 8005ada:	1a6d      	subs	r5, r5, r1
 8005adc:	4629      	mov	r1, r5
 8005ade:	4630      	mov	r0, r6
 8005ae0:	f7ff ffa6 	bl	8005a30 <sbrk_aligned>
 8005ae4:	3001      	adds	r0, #1
 8005ae6:	d03a      	beq.n	8005b5e <_malloc_r+0xea>
 8005ae8:	6823      	ldr	r3, [r4, #0]
 8005aea:	442b      	add	r3, r5
 8005aec:	6023      	str	r3, [r4, #0]
 8005aee:	f8d8 3000 	ldr.w	r3, [r8]
 8005af2:	685a      	ldr	r2, [r3, #4]
 8005af4:	bb62      	cbnz	r2, 8005b50 <_malloc_r+0xdc>
 8005af6:	f8c8 7000 	str.w	r7, [r8]
 8005afa:	e00f      	b.n	8005b1c <_malloc_r+0xa8>
 8005afc:	6822      	ldr	r2, [r4, #0]
 8005afe:	1b52      	subs	r2, r2, r5
 8005b00:	d420      	bmi.n	8005b44 <_malloc_r+0xd0>
 8005b02:	2a0b      	cmp	r2, #11
 8005b04:	d917      	bls.n	8005b36 <_malloc_r+0xc2>
 8005b06:	1961      	adds	r1, r4, r5
 8005b08:	42a3      	cmp	r3, r4
 8005b0a:	6025      	str	r5, [r4, #0]
 8005b0c:	bf18      	it	ne
 8005b0e:	6059      	strne	r1, [r3, #4]
 8005b10:	6863      	ldr	r3, [r4, #4]
 8005b12:	bf08      	it	eq
 8005b14:	f8c8 1000 	streq.w	r1, [r8]
 8005b18:	5162      	str	r2, [r4, r5]
 8005b1a:	604b      	str	r3, [r1, #4]
 8005b1c:	4630      	mov	r0, r6
 8005b1e:	f000 f82f 	bl	8005b80 <__malloc_unlock>
 8005b22:	f104 000b 	add.w	r0, r4, #11
 8005b26:	1d23      	adds	r3, r4, #4
 8005b28:	f020 0007 	bic.w	r0, r0, #7
 8005b2c:	1ac2      	subs	r2, r0, r3
 8005b2e:	bf1c      	itt	ne
 8005b30:	1a1b      	subne	r3, r3, r0
 8005b32:	50a3      	strne	r3, [r4, r2]
 8005b34:	e7af      	b.n	8005a96 <_malloc_r+0x22>
 8005b36:	6862      	ldr	r2, [r4, #4]
 8005b38:	42a3      	cmp	r3, r4
 8005b3a:	bf0c      	ite	eq
 8005b3c:	f8c8 2000 	streq.w	r2, [r8]
 8005b40:	605a      	strne	r2, [r3, #4]
 8005b42:	e7eb      	b.n	8005b1c <_malloc_r+0xa8>
 8005b44:	4623      	mov	r3, r4
 8005b46:	6864      	ldr	r4, [r4, #4]
 8005b48:	e7ae      	b.n	8005aa8 <_malloc_r+0x34>
 8005b4a:	463c      	mov	r4, r7
 8005b4c:	687f      	ldr	r7, [r7, #4]
 8005b4e:	e7b6      	b.n	8005abe <_malloc_r+0x4a>
 8005b50:	461a      	mov	r2, r3
 8005b52:	685b      	ldr	r3, [r3, #4]
 8005b54:	42a3      	cmp	r3, r4
 8005b56:	d1fb      	bne.n	8005b50 <_malloc_r+0xdc>
 8005b58:	2300      	movs	r3, #0
 8005b5a:	6053      	str	r3, [r2, #4]
 8005b5c:	e7de      	b.n	8005b1c <_malloc_r+0xa8>
 8005b5e:	230c      	movs	r3, #12
 8005b60:	6033      	str	r3, [r6, #0]
 8005b62:	4630      	mov	r0, r6
 8005b64:	f000 f80c 	bl	8005b80 <__malloc_unlock>
 8005b68:	e794      	b.n	8005a94 <_malloc_r+0x20>
 8005b6a:	6005      	str	r5, [r0, #0]
 8005b6c:	e7d6      	b.n	8005b1c <_malloc_r+0xa8>
 8005b6e:	bf00      	nop
 8005b70:	2000068c 	.word	0x2000068c

08005b74 <__malloc_lock>:
 8005b74:	4801      	ldr	r0, [pc, #4]	@ (8005b7c <__malloc_lock+0x8>)
 8005b76:	f7ff bf00 	b.w	800597a <__retarget_lock_acquire_recursive>
 8005b7a:	bf00      	nop
 8005b7c:	20000684 	.word	0x20000684

08005b80 <__malloc_unlock>:
 8005b80:	4801      	ldr	r0, [pc, #4]	@ (8005b88 <__malloc_unlock+0x8>)
 8005b82:	f7ff befb 	b.w	800597c <__retarget_lock_release_recursive>
 8005b86:	bf00      	nop
 8005b88:	20000684 	.word	0x20000684

08005b8c <__sfputc_r>:
 8005b8c:	6893      	ldr	r3, [r2, #8]
 8005b8e:	3b01      	subs	r3, #1
 8005b90:	2b00      	cmp	r3, #0
 8005b92:	b410      	push	{r4}
 8005b94:	6093      	str	r3, [r2, #8]
 8005b96:	da08      	bge.n	8005baa <__sfputc_r+0x1e>
 8005b98:	6994      	ldr	r4, [r2, #24]
 8005b9a:	42a3      	cmp	r3, r4
 8005b9c:	db01      	blt.n	8005ba2 <__sfputc_r+0x16>
 8005b9e:	290a      	cmp	r1, #10
 8005ba0:	d103      	bne.n	8005baa <__sfputc_r+0x1e>
 8005ba2:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005ba6:	f7ff bdba 	b.w	800571e <__swbuf_r>
 8005baa:	6813      	ldr	r3, [r2, #0]
 8005bac:	1c58      	adds	r0, r3, #1
 8005bae:	6010      	str	r0, [r2, #0]
 8005bb0:	7019      	strb	r1, [r3, #0]
 8005bb2:	4608      	mov	r0, r1
 8005bb4:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005bb8:	4770      	bx	lr

08005bba <__sfputs_r>:
 8005bba:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005bbc:	4606      	mov	r6, r0
 8005bbe:	460f      	mov	r7, r1
 8005bc0:	4614      	mov	r4, r2
 8005bc2:	18d5      	adds	r5, r2, r3
 8005bc4:	42ac      	cmp	r4, r5
 8005bc6:	d101      	bne.n	8005bcc <__sfputs_r+0x12>
 8005bc8:	2000      	movs	r0, #0
 8005bca:	e007      	b.n	8005bdc <__sfputs_r+0x22>
 8005bcc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005bd0:	463a      	mov	r2, r7
 8005bd2:	4630      	mov	r0, r6
 8005bd4:	f7ff ffda 	bl	8005b8c <__sfputc_r>
 8005bd8:	1c43      	adds	r3, r0, #1
 8005bda:	d1f3      	bne.n	8005bc4 <__sfputs_r+0xa>
 8005bdc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08005be0 <_vfiprintf_r>:
 8005be0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005be4:	460d      	mov	r5, r1
 8005be6:	b09d      	sub	sp, #116	@ 0x74
 8005be8:	4614      	mov	r4, r2
 8005bea:	4698      	mov	r8, r3
 8005bec:	4606      	mov	r6, r0
 8005bee:	b118      	cbz	r0, 8005bf8 <_vfiprintf_r+0x18>
 8005bf0:	6a03      	ldr	r3, [r0, #32]
 8005bf2:	b90b      	cbnz	r3, 8005bf8 <_vfiprintf_r+0x18>
 8005bf4:	f7ff fca2 	bl	800553c <__sinit>
 8005bf8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005bfa:	07d9      	lsls	r1, r3, #31
 8005bfc:	d405      	bmi.n	8005c0a <_vfiprintf_r+0x2a>
 8005bfe:	89ab      	ldrh	r3, [r5, #12]
 8005c00:	059a      	lsls	r2, r3, #22
 8005c02:	d402      	bmi.n	8005c0a <_vfiprintf_r+0x2a>
 8005c04:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005c06:	f7ff feb8 	bl	800597a <__retarget_lock_acquire_recursive>
 8005c0a:	89ab      	ldrh	r3, [r5, #12]
 8005c0c:	071b      	lsls	r3, r3, #28
 8005c0e:	d501      	bpl.n	8005c14 <_vfiprintf_r+0x34>
 8005c10:	692b      	ldr	r3, [r5, #16]
 8005c12:	b99b      	cbnz	r3, 8005c3c <_vfiprintf_r+0x5c>
 8005c14:	4629      	mov	r1, r5
 8005c16:	4630      	mov	r0, r6
 8005c18:	f7ff fdc0 	bl	800579c <__swsetup_r>
 8005c1c:	b170      	cbz	r0, 8005c3c <_vfiprintf_r+0x5c>
 8005c1e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005c20:	07dc      	lsls	r4, r3, #31
 8005c22:	d504      	bpl.n	8005c2e <_vfiprintf_r+0x4e>
 8005c24:	f04f 30ff 	mov.w	r0, #4294967295
 8005c28:	b01d      	add	sp, #116	@ 0x74
 8005c2a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005c2e:	89ab      	ldrh	r3, [r5, #12]
 8005c30:	0598      	lsls	r0, r3, #22
 8005c32:	d4f7      	bmi.n	8005c24 <_vfiprintf_r+0x44>
 8005c34:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005c36:	f7ff fea1 	bl	800597c <__retarget_lock_release_recursive>
 8005c3a:	e7f3      	b.n	8005c24 <_vfiprintf_r+0x44>
 8005c3c:	2300      	movs	r3, #0
 8005c3e:	9309      	str	r3, [sp, #36]	@ 0x24
 8005c40:	2320      	movs	r3, #32
 8005c42:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8005c46:	f8cd 800c 	str.w	r8, [sp, #12]
 8005c4a:	2330      	movs	r3, #48	@ 0x30
 8005c4c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8005dfc <_vfiprintf_r+0x21c>
 8005c50:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8005c54:	f04f 0901 	mov.w	r9, #1
 8005c58:	4623      	mov	r3, r4
 8005c5a:	469a      	mov	sl, r3
 8005c5c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005c60:	b10a      	cbz	r2, 8005c66 <_vfiprintf_r+0x86>
 8005c62:	2a25      	cmp	r2, #37	@ 0x25
 8005c64:	d1f9      	bne.n	8005c5a <_vfiprintf_r+0x7a>
 8005c66:	ebba 0b04 	subs.w	fp, sl, r4
 8005c6a:	d00b      	beq.n	8005c84 <_vfiprintf_r+0xa4>
 8005c6c:	465b      	mov	r3, fp
 8005c6e:	4622      	mov	r2, r4
 8005c70:	4629      	mov	r1, r5
 8005c72:	4630      	mov	r0, r6
 8005c74:	f7ff ffa1 	bl	8005bba <__sfputs_r>
 8005c78:	3001      	adds	r0, #1
 8005c7a:	f000 80a7 	beq.w	8005dcc <_vfiprintf_r+0x1ec>
 8005c7e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005c80:	445a      	add	r2, fp
 8005c82:	9209      	str	r2, [sp, #36]	@ 0x24
 8005c84:	f89a 3000 	ldrb.w	r3, [sl]
 8005c88:	2b00      	cmp	r3, #0
 8005c8a:	f000 809f 	beq.w	8005dcc <_vfiprintf_r+0x1ec>
 8005c8e:	2300      	movs	r3, #0
 8005c90:	f04f 32ff 	mov.w	r2, #4294967295
 8005c94:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005c98:	f10a 0a01 	add.w	sl, sl, #1
 8005c9c:	9304      	str	r3, [sp, #16]
 8005c9e:	9307      	str	r3, [sp, #28]
 8005ca0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8005ca4:	931a      	str	r3, [sp, #104]	@ 0x68
 8005ca6:	4654      	mov	r4, sl
 8005ca8:	2205      	movs	r2, #5
 8005caa:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005cae:	4853      	ldr	r0, [pc, #332]	@ (8005dfc <_vfiprintf_r+0x21c>)
 8005cb0:	f7fa fa8e 	bl	80001d0 <memchr>
 8005cb4:	9a04      	ldr	r2, [sp, #16]
 8005cb6:	b9d8      	cbnz	r0, 8005cf0 <_vfiprintf_r+0x110>
 8005cb8:	06d1      	lsls	r1, r2, #27
 8005cba:	bf44      	itt	mi
 8005cbc:	2320      	movmi	r3, #32
 8005cbe:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005cc2:	0713      	lsls	r3, r2, #28
 8005cc4:	bf44      	itt	mi
 8005cc6:	232b      	movmi	r3, #43	@ 0x2b
 8005cc8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005ccc:	f89a 3000 	ldrb.w	r3, [sl]
 8005cd0:	2b2a      	cmp	r3, #42	@ 0x2a
 8005cd2:	d015      	beq.n	8005d00 <_vfiprintf_r+0x120>
 8005cd4:	9a07      	ldr	r2, [sp, #28]
 8005cd6:	4654      	mov	r4, sl
 8005cd8:	2000      	movs	r0, #0
 8005cda:	f04f 0c0a 	mov.w	ip, #10
 8005cde:	4621      	mov	r1, r4
 8005ce0:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005ce4:	3b30      	subs	r3, #48	@ 0x30
 8005ce6:	2b09      	cmp	r3, #9
 8005ce8:	d94b      	bls.n	8005d82 <_vfiprintf_r+0x1a2>
 8005cea:	b1b0      	cbz	r0, 8005d1a <_vfiprintf_r+0x13a>
 8005cec:	9207      	str	r2, [sp, #28]
 8005cee:	e014      	b.n	8005d1a <_vfiprintf_r+0x13a>
 8005cf0:	eba0 0308 	sub.w	r3, r0, r8
 8005cf4:	fa09 f303 	lsl.w	r3, r9, r3
 8005cf8:	4313      	orrs	r3, r2
 8005cfa:	9304      	str	r3, [sp, #16]
 8005cfc:	46a2      	mov	sl, r4
 8005cfe:	e7d2      	b.n	8005ca6 <_vfiprintf_r+0xc6>
 8005d00:	9b03      	ldr	r3, [sp, #12]
 8005d02:	1d19      	adds	r1, r3, #4
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	9103      	str	r1, [sp, #12]
 8005d08:	2b00      	cmp	r3, #0
 8005d0a:	bfbb      	ittet	lt
 8005d0c:	425b      	neglt	r3, r3
 8005d0e:	f042 0202 	orrlt.w	r2, r2, #2
 8005d12:	9307      	strge	r3, [sp, #28]
 8005d14:	9307      	strlt	r3, [sp, #28]
 8005d16:	bfb8      	it	lt
 8005d18:	9204      	strlt	r2, [sp, #16]
 8005d1a:	7823      	ldrb	r3, [r4, #0]
 8005d1c:	2b2e      	cmp	r3, #46	@ 0x2e
 8005d1e:	d10a      	bne.n	8005d36 <_vfiprintf_r+0x156>
 8005d20:	7863      	ldrb	r3, [r4, #1]
 8005d22:	2b2a      	cmp	r3, #42	@ 0x2a
 8005d24:	d132      	bne.n	8005d8c <_vfiprintf_r+0x1ac>
 8005d26:	9b03      	ldr	r3, [sp, #12]
 8005d28:	1d1a      	adds	r2, r3, #4
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	9203      	str	r2, [sp, #12]
 8005d2e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8005d32:	3402      	adds	r4, #2
 8005d34:	9305      	str	r3, [sp, #20]
 8005d36:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8005e0c <_vfiprintf_r+0x22c>
 8005d3a:	7821      	ldrb	r1, [r4, #0]
 8005d3c:	2203      	movs	r2, #3
 8005d3e:	4650      	mov	r0, sl
 8005d40:	f7fa fa46 	bl	80001d0 <memchr>
 8005d44:	b138      	cbz	r0, 8005d56 <_vfiprintf_r+0x176>
 8005d46:	9b04      	ldr	r3, [sp, #16]
 8005d48:	eba0 000a 	sub.w	r0, r0, sl
 8005d4c:	2240      	movs	r2, #64	@ 0x40
 8005d4e:	4082      	lsls	r2, r0
 8005d50:	4313      	orrs	r3, r2
 8005d52:	3401      	adds	r4, #1
 8005d54:	9304      	str	r3, [sp, #16]
 8005d56:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005d5a:	4829      	ldr	r0, [pc, #164]	@ (8005e00 <_vfiprintf_r+0x220>)
 8005d5c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8005d60:	2206      	movs	r2, #6
 8005d62:	f7fa fa35 	bl	80001d0 <memchr>
 8005d66:	2800      	cmp	r0, #0
 8005d68:	d03f      	beq.n	8005dea <_vfiprintf_r+0x20a>
 8005d6a:	4b26      	ldr	r3, [pc, #152]	@ (8005e04 <_vfiprintf_r+0x224>)
 8005d6c:	bb1b      	cbnz	r3, 8005db6 <_vfiprintf_r+0x1d6>
 8005d6e:	9b03      	ldr	r3, [sp, #12]
 8005d70:	3307      	adds	r3, #7
 8005d72:	f023 0307 	bic.w	r3, r3, #7
 8005d76:	3308      	adds	r3, #8
 8005d78:	9303      	str	r3, [sp, #12]
 8005d7a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005d7c:	443b      	add	r3, r7
 8005d7e:	9309      	str	r3, [sp, #36]	@ 0x24
 8005d80:	e76a      	b.n	8005c58 <_vfiprintf_r+0x78>
 8005d82:	fb0c 3202 	mla	r2, ip, r2, r3
 8005d86:	460c      	mov	r4, r1
 8005d88:	2001      	movs	r0, #1
 8005d8a:	e7a8      	b.n	8005cde <_vfiprintf_r+0xfe>
 8005d8c:	2300      	movs	r3, #0
 8005d8e:	3401      	adds	r4, #1
 8005d90:	9305      	str	r3, [sp, #20]
 8005d92:	4619      	mov	r1, r3
 8005d94:	f04f 0c0a 	mov.w	ip, #10
 8005d98:	4620      	mov	r0, r4
 8005d9a:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005d9e:	3a30      	subs	r2, #48	@ 0x30
 8005da0:	2a09      	cmp	r2, #9
 8005da2:	d903      	bls.n	8005dac <_vfiprintf_r+0x1cc>
 8005da4:	2b00      	cmp	r3, #0
 8005da6:	d0c6      	beq.n	8005d36 <_vfiprintf_r+0x156>
 8005da8:	9105      	str	r1, [sp, #20]
 8005daa:	e7c4      	b.n	8005d36 <_vfiprintf_r+0x156>
 8005dac:	fb0c 2101 	mla	r1, ip, r1, r2
 8005db0:	4604      	mov	r4, r0
 8005db2:	2301      	movs	r3, #1
 8005db4:	e7f0      	b.n	8005d98 <_vfiprintf_r+0x1b8>
 8005db6:	ab03      	add	r3, sp, #12
 8005db8:	9300      	str	r3, [sp, #0]
 8005dba:	462a      	mov	r2, r5
 8005dbc:	4b12      	ldr	r3, [pc, #72]	@ (8005e08 <_vfiprintf_r+0x228>)
 8005dbe:	a904      	add	r1, sp, #16
 8005dc0:	4630      	mov	r0, r6
 8005dc2:	f3af 8000 	nop.w
 8005dc6:	4607      	mov	r7, r0
 8005dc8:	1c78      	adds	r0, r7, #1
 8005dca:	d1d6      	bne.n	8005d7a <_vfiprintf_r+0x19a>
 8005dcc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005dce:	07d9      	lsls	r1, r3, #31
 8005dd0:	d405      	bmi.n	8005dde <_vfiprintf_r+0x1fe>
 8005dd2:	89ab      	ldrh	r3, [r5, #12]
 8005dd4:	059a      	lsls	r2, r3, #22
 8005dd6:	d402      	bmi.n	8005dde <_vfiprintf_r+0x1fe>
 8005dd8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005dda:	f7ff fdcf 	bl	800597c <__retarget_lock_release_recursive>
 8005dde:	89ab      	ldrh	r3, [r5, #12]
 8005de0:	065b      	lsls	r3, r3, #25
 8005de2:	f53f af1f 	bmi.w	8005c24 <_vfiprintf_r+0x44>
 8005de6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005de8:	e71e      	b.n	8005c28 <_vfiprintf_r+0x48>
 8005dea:	ab03      	add	r3, sp, #12
 8005dec:	9300      	str	r3, [sp, #0]
 8005dee:	462a      	mov	r2, r5
 8005df0:	4b05      	ldr	r3, [pc, #20]	@ (8005e08 <_vfiprintf_r+0x228>)
 8005df2:	a904      	add	r1, sp, #16
 8005df4:	4630      	mov	r0, r6
 8005df6:	f000 f879 	bl	8005eec <_printf_i>
 8005dfa:	e7e4      	b.n	8005dc6 <_vfiprintf_r+0x1e6>
 8005dfc:	080065dc 	.word	0x080065dc
 8005e00:	080065e6 	.word	0x080065e6
 8005e04:	00000000 	.word	0x00000000
 8005e08:	08005bbb 	.word	0x08005bbb
 8005e0c:	080065e2 	.word	0x080065e2

08005e10 <_printf_common>:
 8005e10:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005e14:	4616      	mov	r6, r2
 8005e16:	4698      	mov	r8, r3
 8005e18:	688a      	ldr	r2, [r1, #8]
 8005e1a:	690b      	ldr	r3, [r1, #16]
 8005e1c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005e20:	4293      	cmp	r3, r2
 8005e22:	bfb8      	it	lt
 8005e24:	4613      	movlt	r3, r2
 8005e26:	6033      	str	r3, [r6, #0]
 8005e28:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005e2c:	4607      	mov	r7, r0
 8005e2e:	460c      	mov	r4, r1
 8005e30:	b10a      	cbz	r2, 8005e36 <_printf_common+0x26>
 8005e32:	3301      	adds	r3, #1
 8005e34:	6033      	str	r3, [r6, #0]
 8005e36:	6823      	ldr	r3, [r4, #0]
 8005e38:	0699      	lsls	r1, r3, #26
 8005e3a:	bf42      	ittt	mi
 8005e3c:	6833      	ldrmi	r3, [r6, #0]
 8005e3e:	3302      	addmi	r3, #2
 8005e40:	6033      	strmi	r3, [r6, #0]
 8005e42:	6825      	ldr	r5, [r4, #0]
 8005e44:	f015 0506 	ands.w	r5, r5, #6
 8005e48:	d106      	bne.n	8005e58 <_printf_common+0x48>
 8005e4a:	f104 0a19 	add.w	sl, r4, #25
 8005e4e:	68e3      	ldr	r3, [r4, #12]
 8005e50:	6832      	ldr	r2, [r6, #0]
 8005e52:	1a9b      	subs	r3, r3, r2
 8005e54:	42ab      	cmp	r3, r5
 8005e56:	dc26      	bgt.n	8005ea6 <_printf_common+0x96>
 8005e58:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005e5c:	6822      	ldr	r2, [r4, #0]
 8005e5e:	3b00      	subs	r3, #0
 8005e60:	bf18      	it	ne
 8005e62:	2301      	movne	r3, #1
 8005e64:	0692      	lsls	r2, r2, #26
 8005e66:	d42b      	bmi.n	8005ec0 <_printf_common+0xb0>
 8005e68:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005e6c:	4641      	mov	r1, r8
 8005e6e:	4638      	mov	r0, r7
 8005e70:	47c8      	blx	r9
 8005e72:	3001      	adds	r0, #1
 8005e74:	d01e      	beq.n	8005eb4 <_printf_common+0xa4>
 8005e76:	6823      	ldr	r3, [r4, #0]
 8005e78:	6922      	ldr	r2, [r4, #16]
 8005e7a:	f003 0306 	and.w	r3, r3, #6
 8005e7e:	2b04      	cmp	r3, #4
 8005e80:	bf02      	ittt	eq
 8005e82:	68e5      	ldreq	r5, [r4, #12]
 8005e84:	6833      	ldreq	r3, [r6, #0]
 8005e86:	1aed      	subeq	r5, r5, r3
 8005e88:	68a3      	ldr	r3, [r4, #8]
 8005e8a:	bf0c      	ite	eq
 8005e8c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005e90:	2500      	movne	r5, #0
 8005e92:	4293      	cmp	r3, r2
 8005e94:	bfc4      	itt	gt
 8005e96:	1a9b      	subgt	r3, r3, r2
 8005e98:	18ed      	addgt	r5, r5, r3
 8005e9a:	2600      	movs	r6, #0
 8005e9c:	341a      	adds	r4, #26
 8005e9e:	42b5      	cmp	r5, r6
 8005ea0:	d11a      	bne.n	8005ed8 <_printf_common+0xc8>
 8005ea2:	2000      	movs	r0, #0
 8005ea4:	e008      	b.n	8005eb8 <_printf_common+0xa8>
 8005ea6:	2301      	movs	r3, #1
 8005ea8:	4652      	mov	r2, sl
 8005eaa:	4641      	mov	r1, r8
 8005eac:	4638      	mov	r0, r7
 8005eae:	47c8      	blx	r9
 8005eb0:	3001      	adds	r0, #1
 8005eb2:	d103      	bne.n	8005ebc <_printf_common+0xac>
 8005eb4:	f04f 30ff 	mov.w	r0, #4294967295
 8005eb8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005ebc:	3501      	adds	r5, #1
 8005ebe:	e7c6      	b.n	8005e4e <_printf_common+0x3e>
 8005ec0:	18e1      	adds	r1, r4, r3
 8005ec2:	1c5a      	adds	r2, r3, #1
 8005ec4:	2030      	movs	r0, #48	@ 0x30
 8005ec6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8005eca:	4422      	add	r2, r4
 8005ecc:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005ed0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005ed4:	3302      	adds	r3, #2
 8005ed6:	e7c7      	b.n	8005e68 <_printf_common+0x58>
 8005ed8:	2301      	movs	r3, #1
 8005eda:	4622      	mov	r2, r4
 8005edc:	4641      	mov	r1, r8
 8005ede:	4638      	mov	r0, r7
 8005ee0:	47c8      	blx	r9
 8005ee2:	3001      	adds	r0, #1
 8005ee4:	d0e6      	beq.n	8005eb4 <_printf_common+0xa4>
 8005ee6:	3601      	adds	r6, #1
 8005ee8:	e7d9      	b.n	8005e9e <_printf_common+0x8e>
	...

08005eec <_printf_i>:
 8005eec:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005ef0:	7e0f      	ldrb	r7, [r1, #24]
 8005ef2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8005ef4:	2f78      	cmp	r7, #120	@ 0x78
 8005ef6:	4691      	mov	r9, r2
 8005ef8:	4680      	mov	r8, r0
 8005efa:	460c      	mov	r4, r1
 8005efc:	469a      	mov	sl, r3
 8005efe:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8005f02:	d807      	bhi.n	8005f14 <_printf_i+0x28>
 8005f04:	2f62      	cmp	r7, #98	@ 0x62
 8005f06:	d80a      	bhi.n	8005f1e <_printf_i+0x32>
 8005f08:	2f00      	cmp	r7, #0
 8005f0a:	f000 80d2 	beq.w	80060b2 <_printf_i+0x1c6>
 8005f0e:	2f58      	cmp	r7, #88	@ 0x58
 8005f10:	f000 80b9 	beq.w	8006086 <_printf_i+0x19a>
 8005f14:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005f18:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005f1c:	e03a      	b.n	8005f94 <_printf_i+0xa8>
 8005f1e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8005f22:	2b15      	cmp	r3, #21
 8005f24:	d8f6      	bhi.n	8005f14 <_printf_i+0x28>
 8005f26:	a101      	add	r1, pc, #4	@ (adr r1, 8005f2c <_printf_i+0x40>)
 8005f28:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005f2c:	08005f85 	.word	0x08005f85
 8005f30:	08005f99 	.word	0x08005f99
 8005f34:	08005f15 	.word	0x08005f15
 8005f38:	08005f15 	.word	0x08005f15
 8005f3c:	08005f15 	.word	0x08005f15
 8005f40:	08005f15 	.word	0x08005f15
 8005f44:	08005f99 	.word	0x08005f99
 8005f48:	08005f15 	.word	0x08005f15
 8005f4c:	08005f15 	.word	0x08005f15
 8005f50:	08005f15 	.word	0x08005f15
 8005f54:	08005f15 	.word	0x08005f15
 8005f58:	08006099 	.word	0x08006099
 8005f5c:	08005fc3 	.word	0x08005fc3
 8005f60:	08006053 	.word	0x08006053
 8005f64:	08005f15 	.word	0x08005f15
 8005f68:	08005f15 	.word	0x08005f15
 8005f6c:	080060bb 	.word	0x080060bb
 8005f70:	08005f15 	.word	0x08005f15
 8005f74:	08005fc3 	.word	0x08005fc3
 8005f78:	08005f15 	.word	0x08005f15
 8005f7c:	08005f15 	.word	0x08005f15
 8005f80:	0800605b 	.word	0x0800605b
 8005f84:	6833      	ldr	r3, [r6, #0]
 8005f86:	1d1a      	adds	r2, r3, #4
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	6032      	str	r2, [r6, #0]
 8005f8c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005f90:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005f94:	2301      	movs	r3, #1
 8005f96:	e09d      	b.n	80060d4 <_printf_i+0x1e8>
 8005f98:	6833      	ldr	r3, [r6, #0]
 8005f9a:	6820      	ldr	r0, [r4, #0]
 8005f9c:	1d19      	adds	r1, r3, #4
 8005f9e:	6031      	str	r1, [r6, #0]
 8005fa0:	0606      	lsls	r6, r0, #24
 8005fa2:	d501      	bpl.n	8005fa8 <_printf_i+0xbc>
 8005fa4:	681d      	ldr	r5, [r3, #0]
 8005fa6:	e003      	b.n	8005fb0 <_printf_i+0xc4>
 8005fa8:	0645      	lsls	r5, r0, #25
 8005faa:	d5fb      	bpl.n	8005fa4 <_printf_i+0xb8>
 8005fac:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005fb0:	2d00      	cmp	r5, #0
 8005fb2:	da03      	bge.n	8005fbc <_printf_i+0xd0>
 8005fb4:	232d      	movs	r3, #45	@ 0x2d
 8005fb6:	426d      	negs	r5, r5
 8005fb8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005fbc:	4859      	ldr	r0, [pc, #356]	@ (8006124 <_printf_i+0x238>)
 8005fbe:	230a      	movs	r3, #10
 8005fc0:	e011      	b.n	8005fe6 <_printf_i+0xfa>
 8005fc2:	6821      	ldr	r1, [r4, #0]
 8005fc4:	6833      	ldr	r3, [r6, #0]
 8005fc6:	0608      	lsls	r0, r1, #24
 8005fc8:	f853 5b04 	ldr.w	r5, [r3], #4
 8005fcc:	d402      	bmi.n	8005fd4 <_printf_i+0xe8>
 8005fce:	0649      	lsls	r1, r1, #25
 8005fd0:	bf48      	it	mi
 8005fd2:	b2ad      	uxthmi	r5, r5
 8005fd4:	2f6f      	cmp	r7, #111	@ 0x6f
 8005fd6:	4853      	ldr	r0, [pc, #332]	@ (8006124 <_printf_i+0x238>)
 8005fd8:	6033      	str	r3, [r6, #0]
 8005fda:	bf14      	ite	ne
 8005fdc:	230a      	movne	r3, #10
 8005fde:	2308      	moveq	r3, #8
 8005fe0:	2100      	movs	r1, #0
 8005fe2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8005fe6:	6866      	ldr	r6, [r4, #4]
 8005fe8:	60a6      	str	r6, [r4, #8]
 8005fea:	2e00      	cmp	r6, #0
 8005fec:	bfa2      	ittt	ge
 8005fee:	6821      	ldrge	r1, [r4, #0]
 8005ff0:	f021 0104 	bicge.w	r1, r1, #4
 8005ff4:	6021      	strge	r1, [r4, #0]
 8005ff6:	b90d      	cbnz	r5, 8005ffc <_printf_i+0x110>
 8005ff8:	2e00      	cmp	r6, #0
 8005ffa:	d04b      	beq.n	8006094 <_printf_i+0x1a8>
 8005ffc:	4616      	mov	r6, r2
 8005ffe:	fbb5 f1f3 	udiv	r1, r5, r3
 8006002:	fb03 5711 	mls	r7, r3, r1, r5
 8006006:	5dc7      	ldrb	r7, [r0, r7]
 8006008:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800600c:	462f      	mov	r7, r5
 800600e:	42bb      	cmp	r3, r7
 8006010:	460d      	mov	r5, r1
 8006012:	d9f4      	bls.n	8005ffe <_printf_i+0x112>
 8006014:	2b08      	cmp	r3, #8
 8006016:	d10b      	bne.n	8006030 <_printf_i+0x144>
 8006018:	6823      	ldr	r3, [r4, #0]
 800601a:	07df      	lsls	r7, r3, #31
 800601c:	d508      	bpl.n	8006030 <_printf_i+0x144>
 800601e:	6923      	ldr	r3, [r4, #16]
 8006020:	6861      	ldr	r1, [r4, #4]
 8006022:	4299      	cmp	r1, r3
 8006024:	bfde      	ittt	le
 8006026:	2330      	movle	r3, #48	@ 0x30
 8006028:	f806 3c01 	strble.w	r3, [r6, #-1]
 800602c:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006030:	1b92      	subs	r2, r2, r6
 8006032:	6122      	str	r2, [r4, #16]
 8006034:	f8cd a000 	str.w	sl, [sp]
 8006038:	464b      	mov	r3, r9
 800603a:	aa03      	add	r2, sp, #12
 800603c:	4621      	mov	r1, r4
 800603e:	4640      	mov	r0, r8
 8006040:	f7ff fee6 	bl	8005e10 <_printf_common>
 8006044:	3001      	adds	r0, #1
 8006046:	d14a      	bne.n	80060de <_printf_i+0x1f2>
 8006048:	f04f 30ff 	mov.w	r0, #4294967295
 800604c:	b004      	add	sp, #16
 800604e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006052:	6823      	ldr	r3, [r4, #0]
 8006054:	f043 0320 	orr.w	r3, r3, #32
 8006058:	6023      	str	r3, [r4, #0]
 800605a:	4833      	ldr	r0, [pc, #204]	@ (8006128 <_printf_i+0x23c>)
 800605c:	2778      	movs	r7, #120	@ 0x78
 800605e:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006062:	6823      	ldr	r3, [r4, #0]
 8006064:	6831      	ldr	r1, [r6, #0]
 8006066:	061f      	lsls	r7, r3, #24
 8006068:	f851 5b04 	ldr.w	r5, [r1], #4
 800606c:	d402      	bmi.n	8006074 <_printf_i+0x188>
 800606e:	065f      	lsls	r7, r3, #25
 8006070:	bf48      	it	mi
 8006072:	b2ad      	uxthmi	r5, r5
 8006074:	6031      	str	r1, [r6, #0]
 8006076:	07d9      	lsls	r1, r3, #31
 8006078:	bf44      	itt	mi
 800607a:	f043 0320 	orrmi.w	r3, r3, #32
 800607e:	6023      	strmi	r3, [r4, #0]
 8006080:	b11d      	cbz	r5, 800608a <_printf_i+0x19e>
 8006082:	2310      	movs	r3, #16
 8006084:	e7ac      	b.n	8005fe0 <_printf_i+0xf4>
 8006086:	4827      	ldr	r0, [pc, #156]	@ (8006124 <_printf_i+0x238>)
 8006088:	e7e9      	b.n	800605e <_printf_i+0x172>
 800608a:	6823      	ldr	r3, [r4, #0]
 800608c:	f023 0320 	bic.w	r3, r3, #32
 8006090:	6023      	str	r3, [r4, #0]
 8006092:	e7f6      	b.n	8006082 <_printf_i+0x196>
 8006094:	4616      	mov	r6, r2
 8006096:	e7bd      	b.n	8006014 <_printf_i+0x128>
 8006098:	6833      	ldr	r3, [r6, #0]
 800609a:	6825      	ldr	r5, [r4, #0]
 800609c:	6961      	ldr	r1, [r4, #20]
 800609e:	1d18      	adds	r0, r3, #4
 80060a0:	6030      	str	r0, [r6, #0]
 80060a2:	062e      	lsls	r6, r5, #24
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	d501      	bpl.n	80060ac <_printf_i+0x1c0>
 80060a8:	6019      	str	r1, [r3, #0]
 80060aa:	e002      	b.n	80060b2 <_printf_i+0x1c6>
 80060ac:	0668      	lsls	r0, r5, #25
 80060ae:	d5fb      	bpl.n	80060a8 <_printf_i+0x1bc>
 80060b0:	8019      	strh	r1, [r3, #0]
 80060b2:	2300      	movs	r3, #0
 80060b4:	6123      	str	r3, [r4, #16]
 80060b6:	4616      	mov	r6, r2
 80060b8:	e7bc      	b.n	8006034 <_printf_i+0x148>
 80060ba:	6833      	ldr	r3, [r6, #0]
 80060bc:	1d1a      	adds	r2, r3, #4
 80060be:	6032      	str	r2, [r6, #0]
 80060c0:	681e      	ldr	r6, [r3, #0]
 80060c2:	6862      	ldr	r2, [r4, #4]
 80060c4:	2100      	movs	r1, #0
 80060c6:	4630      	mov	r0, r6
 80060c8:	f7fa f882 	bl	80001d0 <memchr>
 80060cc:	b108      	cbz	r0, 80060d2 <_printf_i+0x1e6>
 80060ce:	1b80      	subs	r0, r0, r6
 80060d0:	6060      	str	r0, [r4, #4]
 80060d2:	6863      	ldr	r3, [r4, #4]
 80060d4:	6123      	str	r3, [r4, #16]
 80060d6:	2300      	movs	r3, #0
 80060d8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80060dc:	e7aa      	b.n	8006034 <_printf_i+0x148>
 80060de:	6923      	ldr	r3, [r4, #16]
 80060e0:	4632      	mov	r2, r6
 80060e2:	4649      	mov	r1, r9
 80060e4:	4640      	mov	r0, r8
 80060e6:	47d0      	blx	sl
 80060e8:	3001      	adds	r0, #1
 80060ea:	d0ad      	beq.n	8006048 <_printf_i+0x15c>
 80060ec:	6823      	ldr	r3, [r4, #0]
 80060ee:	079b      	lsls	r3, r3, #30
 80060f0:	d413      	bmi.n	800611a <_printf_i+0x22e>
 80060f2:	68e0      	ldr	r0, [r4, #12]
 80060f4:	9b03      	ldr	r3, [sp, #12]
 80060f6:	4298      	cmp	r0, r3
 80060f8:	bfb8      	it	lt
 80060fa:	4618      	movlt	r0, r3
 80060fc:	e7a6      	b.n	800604c <_printf_i+0x160>
 80060fe:	2301      	movs	r3, #1
 8006100:	4632      	mov	r2, r6
 8006102:	4649      	mov	r1, r9
 8006104:	4640      	mov	r0, r8
 8006106:	47d0      	blx	sl
 8006108:	3001      	adds	r0, #1
 800610a:	d09d      	beq.n	8006048 <_printf_i+0x15c>
 800610c:	3501      	adds	r5, #1
 800610e:	68e3      	ldr	r3, [r4, #12]
 8006110:	9903      	ldr	r1, [sp, #12]
 8006112:	1a5b      	subs	r3, r3, r1
 8006114:	42ab      	cmp	r3, r5
 8006116:	dcf2      	bgt.n	80060fe <_printf_i+0x212>
 8006118:	e7eb      	b.n	80060f2 <_printf_i+0x206>
 800611a:	2500      	movs	r5, #0
 800611c:	f104 0619 	add.w	r6, r4, #25
 8006120:	e7f5      	b.n	800610e <_printf_i+0x222>
 8006122:	bf00      	nop
 8006124:	080065ed 	.word	0x080065ed
 8006128:	080065fe 	.word	0x080065fe

0800612c <__sflush_r>:
 800612c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006130:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006134:	0716      	lsls	r6, r2, #28
 8006136:	4605      	mov	r5, r0
 8006138:	460c      	mov	r4, r1
 800613a:	d454      	bmi.n	80061e6 <__sflush_r+0xba>
 800613c:	684b      	ldr	r3, [r1, #4]
 800613e:	2b00      	cmp	r3, #0
 8006140:	dc02      	bgt.n	8006148 <__sflush_r+0x1c>
 8006142:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8006144:	2b00      	cmp	r3, #0
 8006146:	dd48      	ble.n	80061da <__sflush_r+0xae>
 8006148:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800614a:	2e00      	cmp	r6, #0
 800614c:	d045      	beq.n	80061da <__sflush_r+0xae>
 800614e:	2300      	movs	r3, #0
 8006150:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8006154:	682f      	ldr	r7, [r5, #0]
 8006156:	6a21      	ldr	r1, [r4, #32]
 8006158:	602b      	str	r3, [r5, #0]
 800615a:	d030      	beq.n	80061be <__sflush_r+0x92>
 800615c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800615e:	89a3      	ldrh	r3, [r4, #12]
 8006160:	0759      	lsls	r1, r3, #29
 8006162:	d505      	bpl.n	8006170 <__sflush_r+0x44>
 8006164:	6863      	ldr	r3, [r4, #4]
 8006166:	1ad2      	subs	r2, r2, r3
 8006168:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800616a:	b10b      	cbz	r3, 8006170 <__sflush_r+0x44>
 800616c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800616e:	1ad2      	subs	r2, r2, r3
 8006170:	2300      	movs	r3, #0
 8006172:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006174:	6a21      	ldr	r1, [r4, #32]
 8006176:	4628      	mov	r0, r5
 8006178:	47b0      	blx	r6
 800617a:	1c43      	adds	r3, r0, #1
 800617c:	89a3      	ldrh	r3, [r4, #12]
 800617e:	d106      	bne.n	800618e <__sflush_r+0x62>
 8006180:	6829      	ldr	r1, [r5, #0]
 8006182:	291d      	cmp	r1, #29
 8006184:	d82b      	bhi.n	80061de <__sflush_r+0xb2>
 8006186:	4a2a      	ldr	r2, [pc, #168]	@ (8006230 <__sflush_r+0x104>)
 8006188:	410a      	asrs	r2, r1
 800618a:	07d6      	lsls	r6, r2, #31
 800618c:	d427      	bmi.n	80061de <__sflush_r+0xb2>
 800618e:	2200      	movs	r2, #0
 8006190:	6062      	str	r2, [r4, #4]
 8006192:	04d9      	lsls	r1, r3, #19
 8006194:	6922      	ldr	r2, [r4, #16]
 8006196:	6022      	str	r2, [r4, #0]
 8006198:	d504      	bpl.n	80061a4 <__sflush_r+0x78>
 800619a:	1c42      	adds	r2, r0, #1
 800619c:	d101      	bne.n	80061a2 <__sflush_r+0x76>
 800619e:	682b      	ldr	r3, [r5, #0]
 80061a0:	b903      	cbnz	r3, 80061a4 <__sflush_r+0x78>
 80061a2:	6560      	str	r0, [r4, #84]	@ 0x54
 80061a4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80061a6:	602f      	str	r7, [r5, #0]
 80061a8:	b1b9      	cbz	r1, 80061da <__sflush_r+0xae>
 80061aa:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80061ae:	4299      	cmp	r1, r3
 80061b0:	d002      	beq.n	80061b8 <__sflush_r+0x8c>
 80061b2:	4628      	mov	r0, r5
 80061b4:	f7ff fbf2 	bl	800599c <_free_r>
 80061b8:	2300      	movs	r3, #0
 80061ba:	6363      	str	r3, [r4, #52]	@ 0x34
 80061bc:	e00d      	b.n	80061da <__sflush_r+0xae>
 80061be:	2301      	movs	r3, #1
 80061c0:	4628      	mov	r0, r5
 80061c2:	47b0      	blx	r6
 80061c4:	4602      	mov	r2, r0
 80061c6:	1c50      	adds	r0, r2, #1
 80061c8:	d1c9      	bne.n	800615e <__sflush_r+0x32>
 80061ca:	682b      	ldr	r3, [r5, #0]
 80061cc:	2b00      	cmp	r3, #0
 80061ce:	d0c6      	beq.n	800615e <__sflush_r+0x32>
 80061d0:	2b1d      	cmp	r3, #29
 80061d2:	d001      	beq.n	80061d8 <__sflush_r+0xac>
 80061d4:	2b16      	cmp	r3, #22
 80061d6:	d11e      	bne.n	8006216 <__sflush_r+0xea>
 80061d8:	602f      	str	r7, [r5, #0]
 80061da:	2000      	movs	r0, #0
 80061dc:	e022      	b.n	8006224 <__sflush_r+0xf8>
 80061de:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80061e2:	b21b      	sxth	r3, r3
 80061e4:	e01b      	b.n	800621e <__sflush_r+0xf2>
 80061e6:	690f      	ldr	r7, [r1, #16]
 80061e8:	2f00      	cmp	r7, #0
 80061ea:	d0f6      	beq.n	80061da <__sflush_r+0xae>
 80061ec:	0793      	lsls	r3, r2, #30
 80061ee:	680e      	ldr	r6, [r1, #0]
 80061f0:	bf08      	it	eq
 80061f2:	694b      	ldreq	r3, [r1, #20]
 80061f4:	600f      	str	r7, [r1, #0]
 80061f6:	bf18      	it	ne
 80061f8:	2300      	movne	r3, #0
 80061fa:	eba6 0807 	sub.w	r8, r6, r7
 80061fe:	608b      	str	r3, [r1, #8]
 8006200:	f1b8 0f00 	cmp.w	r8, #0
 8006204:	dde9      	ble.n	80061da <__sflush_r+0xae>
 8006206:	6a21      	ldr	r1, [r4, #32]
 8006208:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800620a:	4643      	mov	r3, r8
 800620c:	463a      	mov	r2, r7
 800620e:	4628      	mov	r0, r5
 8006210:	47b0      	blx	r6
 8006212:	2800      	cmp	r0, #0
 8006214:	dc08      	bgt.n	8006228 <__sflush_r+0xfc>
 8006216:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800621a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800621e:	81a3      	strh	r3, [r4, #12]
 8006220:	f04f 30ff 	mov.w	r0, #4294967295
 8006224:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006228:	4407      	add	r7, r0
 800622a:	eba8 0800 	sub.w	r8, r8, r0
 800622e:	e7e7      	b.n	8006200 <__sflush_r+0xd4>
 8006230:	dfbffffe 	.word	0xdfbffffe

08006234 <_fflush_r>:
 8006234:	b538      	push	{r3, r4, r5, lr}
 8006236:	690b      	ldr	r3, [r1, #16]
 8006238:	4605      	mov	r5, r0
 800623a:	460c      	mov	r4, r1
 800623c:	b913      	cbnz	r3, 8006244 <_fflush_r+0x10>
 800623e:	2500      	movs	r5, #0
 8006240:	4628      	mov	r0, r5
 8006242:	bd38      	pop	{r3, r4, r5, pc}
 8006244:	b118      	cbz	r0, 800624e <_fflush_r+0x1a>
 8006246:	6a03      	ldr	r3, [r0, #32]
 8006248:	b90b      	cbnz	r3, 800624e <_fflush_r+0x1a>
 800624a:	f7ff f977 	bl	800553c <__sinit>
 800624e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006252:	2b00      	cmp	r3, #0
 8006254:	d0f3      	beq.n	800623e <_fflush_r+0xa>
 8006256:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8006258:	07d0      	lsls	r0, r2, #31
 800625a:	d404      	bmi.n	8006266 <_fflush_r+0x32>
 800625c:	0599      	lsls	r1, r3, #22
 800625e:	d402      	bmi.n	8006266 <_fflush_r+0x32>
 8006260:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006262:	f7ff fb8a 	bl	800597a <__retarget_lock_acquire_recursive>
 8006266:	4628      	mov	r0, r5
 8006268:	4621      	mov	r1, r4
 800626a:	f7ff ff5f 	bl	800612c <__sflush_r>
 800626e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006270:	07da      	lsls	r2, r3, #31
 8006272:	4605      	mov	r5, r0
 8006274:	d4e4      	bmi.n	8006240 <_fflush_r+0xc>
 8006276:	89a3      	ldrh	r3, [r4, #12]
 8006278:	059b      	lsls	r3, r3, #22
 800627a:	d4e1      	bmi.n	8006240 <_fflush_r+0xc>
 800627c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800627e:	f7ff fb7d 	bl	800597c <__retarget_lock_release_recursive>
 8006282:	e7dd      	b.n	8006240 <_fflush_r+0xc>

08006284 <__swhatbuf_r>:
 8006284:	b570      	push	{r4, r5, r6, lr}
 8006286:	460c      	mov	r4, r1
 8006288:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800628c:	2900      	cmp	r1, #0
 800628e:	b096      	sub	sp, #88	@ 0x58
 8006290:	4615      	mov	r5, r2
 8006292:	461e      	mov	r6, r3
 8006294:	da0d      	bge.n	80062b2 <__swhatbuf_r+0x2e>
 8006296:	89a3      	ldrh	r3, [r4, #12]
 8006298:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800629c:	f04f 0100 	mov.w	r1, #0
 80062a0:	bf14      	ite	ne
 80062a2:	2340      	movne	r3, #64	@ 0x40
 80062a4:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80062a8:	2000      	movs	r0, #0
 80062aa:	6031      	str	r1, [r6, #0]
 80062ac:	602b      	str	r3, [r5, #0]
 80062ae:	b016      	add	sp, #88	@ 0x58
 80062b0:	bd70      	pop	{r4, r5, r6, pc}
 80062b2:	466a      	mov	r2, sp
 80062b4:	f000 f87c 	bl	80063b0 <_fstat_r>
 80062b8:	2800      	cmp	r0, #0
 80062ba:	dbec      	blt.n	8006296 <__swhatbuf_r+0x12>
 80062bc:	9901      	ldr	r1, [sp, #4]
 80062be:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80062c2:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80062c6:	4259      	negs	r1, r3
 80062c8:	4159      	adcs	r1, r3
 80062ca:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80062ce:	e7eb      	b.n	80062a8 <__swhatbuf_r+0x24>

080062d0 <__smakebuf_r>:
 80062d0:	898b      	ldrh	r3, [r1, #12]
 80062d2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80062d4:	079d      	lsls	r5, r3, #30
 80062d6:	4606      	mov	r6, r0
 80062d8:	460c      	mov	r4, r1
 80062da:	d507      	bpl.n	80062ec <__smakebuf_r+0x1c>
 80062dc:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80062e0:	6023      	str	r3, [r4, #0]
 80062e2:	6123      	str	r3, [r4, #16]
 80062e4:	2301      	movs	r3, #1
 80062e6:	6163      	str	r3, [r4, #20]
 80062e8:	b003      	add	sp, #12
 80062ea:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80062ec:	ab01      	add	r3, sp, #4
 80062ee:	466a      	mov	r2, sp
 80062f0:	f7ff ffc8 	bl	8006284 <__swhatbuf_r>
 80062f4:	9f00      	ldr	r7, [sp, #0]
 80062f6:	4605      	mov	r5, r0
 80062f8:	4639      	mov	r1, r7
 80062fa:	4630      	mov	r0, r6
 80062fc:	f7ff fbba 	bl	8005a74 <_malloc_r>
 8006300:	b948      	cbnz	r0, 8006316 <__smakebuf_r+0x46>
 8006302:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006306:	059a      	lsls	r2, r3, #22
 8006308:	d4ee      	bmi.n	80062e8 <__smakebuf_r+0x18>
 800630a:	f023 0303 	bic.w	r3, r3, #3
 800630e:	f043 0302 	orr.w	r3, r3, #2
 8006312:	81a3      	strh	r3, [r4, #12]
 8006314:	e7e2      	b.n	80062dc <__smakebuf_r+0xc>
 8006316:	89a3      	ldrh	r3, [r4, #12]
 8006318:	6020      	str	r0, [r4, #0]
 800631a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800631e:	81a3      	strh	r3, [r4, #12]
 8006320:	9b01      	ldr	r3, [sp, #4]
 8006322:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8006326:	b15b      	cbz	r3, 8006340 <__smakebuf_r+0x70>
 8006328:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800632c:	4630      	mov	r0, r6
 800632e:	f000 f851 	bl	80063d4 <_isatty_r>
 8006332:	b128      	cbz	r0, 8006340 <__smakebuf_r+0x70>
 8006334:	89a3      	ldrh	r3, [r4, #12]
 8006336:	f023 0303 	bic.w	r3, r3, #3
 800633a:	f043 0301 	orr.w	r3, r3, #1
 800633e:	81a3      	strh	r3, [r4, #12]
 8006340:	89a3      	ldrh	r3, [r4, #12]
 8006342:	431d      	orrs	r5, r3
 8006344:	81a5      	strh	r5, [r4, #12]
 8006346:	e7cf      	b.n	80062e8 <__smakebuf_r+0x18>

08006348 <_putc_r>:
 8006348:	b570      	push	{r4, r5, r6, lr}
 800634a:	460d      	mov	r5, r1
 800634c:	4614      	mov	r4, r2
 800634e:	4606      	mov	r6, r0
 8006350:	b118      	cbz	r0, 800635a <_putc_r+0x12>
 8006352:	6a03      	ldr	r3, [r0, #32]
 8006354:	b90b      	cbnz	r3, 800635a <_putc_r+0x12>
 8006356:	f7ff f8f1 	bl	800553c <__sinit>
 800635a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800635c:	07d8      	lsls	r0, r3, #31
 800635e:	d405      	bmi.n	800636c <_putc_r+0x24>
 8006360:	89a3      	ldrh	r3, [r4, #12]
 8006362:	0599      	lsls	r1, r3, #22
 8006364:	d402      	bmi.n	800636c <_putc_r+0x24>
 8006366:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006368:	f7ff fb07 	bl	800597a <__retarget_lock_acquire_recursive>
 800636c:	68a3      	ldr	r3, [r4, #8]
 800636e:	3b01      	subs	r3, #1
 8006370:	2b00      	cmp	r3, #0
 8006372:	60a3      	str	r3, [r4, #8]
 8006374:	da05      	bge.n	8006382 <_putc_r+0x3a>
 8006376:	69a2      	ldr	r2, [r4, #24]
 8006378:	4293      	cmp	r3, r2
 800637a:	db12      	blt.n	80063a2 <_putc_r+0x5a>
 800637c:	b2eb      	uxtb	r3, r5
 800637e:	2b0a      	cmp	r3, #10
 8006380:	d00f      	beq.n	80063a2 <_putc_r+0x5a>
 8006382:	6823      	ldr	r3, [r4, #0]
 8006384:	1c5a      	adds	r2, r3, #1
 8006386:	6022      	str	r2, [r4, #0]
 8006388:	701d      	strb	r5, [r3, #0]
 800638a:	b2ed      	uxtb	r5, r5
 800638c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800638e:	07da      	lsls	r2, r3, #31
 8006390:	d405      	bmi.n	800639e <_putc_r+0x56>
 8006392:	89a3      	ldrh	r3, [r4, #12]
 8006394:	059b      	lsls	r3, r3, #22
 8006396:	d402      	bmi.n	800639e <_putc_r+0x56>
 8006398:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800639a:	f7ff faef 	bl	800597c <__retarget_lock_release_recursive>
 800639e:	4628      	mov	r0, r5
 80063a0:	bd70      	pop	{r4, r5, r6, pc}
 80063a2:	4629      	mov	r1, r5
 80063a4:	4622      	mov	r2, r4
 80063a6:	4630      	mov	r0, r6
 80063a8:	f7ff f9b9 	bl	800571e <__swbuf_r>
 80063ac:	4605      	mov	r5, r0
 80063ae:	e7ed      	b.n	800638c <_putc_r+0x44>

080063b0 <_fstat_r>:
 80063b0:	b538      	push	{r3, r4, r5, lr}
 80063b2:	4d07      	ldr	r5, [pc, #28]	@ (80063d0 <_fstat_r+0x20>)
 80063b4:	2300      	movs	r3, #0
 80063b6:	4604      	mov	r4, r0
 80063b8:	4608      	mov	r0, r1
 80063ba:	4611      	mov	r1, r2
 80063bc:	602b      	str	r3, [r5, #0]
 80063be:	f7fc fa75 	bl	80028ac <_fstat>
 80063c2:	1c43      	adds	r3, r0, #1
 80063c4:	d102      	bne.n	80063cc <_fstat_r+0x1c>
 80063c6:	682b      	ldr	r3, [r5, #0]
 80063c8:	b103      	cbz	r3, 80063cc <_fstat_r+0x1c>
 80063ca:	6023      	str	r3, [r4, #0]
 80063cc:	bd38      	pop	{r3, r4, r5, pc}
 80063ce:	bf00      	nop
 80063d0:	20000680 	.word	0x20000680

080063d4 <_isatty_r>:
 80063d4:	b538      	push	{r3, r4, r5, lr}
 80063d6:	4d06      	ldr	r5, [pc, #24]	@ (80063f0 <_isatty_r+0x1c>)
 80063d8:	2300      	movs	r3, #0
 80063da:	4604      	mov	r4, r0
 80063dc:	4608      	mov	r0, r1
 80063de:	602b      	str	r3, [r5, #0]
 80063e0:	f7fc fa74 	bl	80028cc <_isatty>
 80063e4:	1c43      	adds	r3, r0, #1
 80063e6:	d102      	bne.n	80063ee <_isatty_r+0x1a>
 80063e8:	682b      	ldr	r3, [r5, #0]
 80063ea:	b103      	cbz	r3, 80063ee <_isatty_r+0x1a>
 80063ec:	6023      	str	r3, [r4, #0]
 80063ee:	bd38      	pop	{r3, r4, r5, pc}
 80063f0:	20000680 	.word	0x20000680

080063f4 <_sbrk_r>:
 80063f4:	b538      	push	{r3, r4, r5, lr}
 80063f6:	4d06      	ldr	r5, [pc, #24]	@ (8006410 <_sbrk_r+0x1c>)
 80063f8:	2300      	movs	r3, #0
 80063fa:	4604      	mov	r4, r0
 80063fc:	4608      	mov	r0, r1
 80063fe:	602b      	str	r3, [r5, #0]
 8006400:	f7fc fa7c 	bl	80028fc <_sbrk>
 8006404:	1c43      	adds	r3, r0, #1
 8006406:	d102      	bne.n	800640e <_sbrk_r+0x1a>
 8006408:	682b      	ldr	r3, [r5, #0]
 800640a:	b103      	cbz	r3, 800640e <_sbrk_r+0x1a>
 800640c:	6023      	str	r3, [r4, #0]
 800640e:	bd38      	pop	{r3, r4, r5, pc}
 8006410:	20000680 	.word	0x20000680

08006414 <_init>:
 8006414:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006416:	bf00      	nop
 8006418:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800641a:	bc08      	pop	{r3}
 800641c:	469e      	mov	lr, r3
 800641e:	4770      	bx	lr

08006420 <_fini>:
 8006420:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006422:	bf00      	nop
 8006424:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006426:	bc08      	pop	{r3}
 8006428:	469e      	mov	lr, r3
 800642a:	4770      	bx	lr
