

================================================================
== Vivado HLS Report for 'lut_mul3_chunk'
================================================================
* Date:           Thu Aug 23 12:23:50 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        result
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     2.664|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    1|    1|    1|    1|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.66>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%in_V_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %in_V)"   --->   Operation 3 'read' 'in_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%tmp = zext i6 %in_V_read to i64" [int_mul3.cpp:18]   --->   Operation 4 'zext' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%mem_0_addr = getelementptr [64 x i1]* @mem_0, i64 0, i64 %tmp" [int_mul3.cpp:18]   --->   Operation 5 'getelementptr' 'mem_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [2/2] (2.66ns)   --->   "%mem_0_load = load i1* %mem_0_addr, align 1" [int_mul3.cpp:18]   --->   Operation 6 'load' 'mem_0_load' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 64> <ROM>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%mem_1_addr = getelementptr [64 x i1]* @mem_1, i64 0, i64 %tmp" [int_mul3.cpp:19]   --->   Operation 7 'getelementptr' 'mem_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [2/2] (2.66ns)   --->   "%mem_1_load = load i1* %mem_1_addr, align 1" [int_mul3.cpp:19]   --->   Operation 8 'load' 'mem_1_load' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 64> <ROM>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%mem_2_addr = getelementptr [64 x i1]* @mem_2, i64 0, i64 %tmp" [int_mul3.cpp:20]   --->   Operation 9 'getelementptr' 'mem_2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [2/2] (2.66ns)   --->   "%mem_2_load = load i1* %mem_2_addr, align 1" [int_mul3.cpp:20]   --->   Operation 10 'load' 'mem_2_load' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 64> <ROM>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%mem_3_addr = getelementptr [64 x i1]* @mem_3, i64 0, i64 %tmp" [int_mul3.cpp:21]   --->   Operation 11 'getelementptr' 'mem_3_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [2/2] (2.66ns)   --->   "%mem_3_load = load i1* %mem_3_addr, align 1" [int_mul3.cpp:21]   --->   Operation 12 'load' 'mem_3_load' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 64> <ROM>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%mem_4_addr = getelementptr [64 x i1]* @mem_4, i64 0, i64 %tmp" [int_mul3.cpp:22]   --->   Operation 13 'getelementptr' 'mem_4_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [2/2] (2.66ns)   --->   "%mem_4_load = load i1* %mem_4_addr, align 1" [int_mul3.cpp:22]   --->   Operation 14 'load' 'mem_4_load' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 64> <ROM>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%mem_5_addr = getelementptr [64 x i1]* @mem_5, i64 0, i64 %tmp" [int_mul3.cpp:23]   --->   Operation 15 'getelementptr' 'mem_5_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [2/2] (2.66ns)   --->   "%mem_5_load = load i1* %mem_5_addr, align 1" [int_mul3.cpp:23]   --->   Operation 16 'load' 'mem_5_load' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 64> <ROM>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%mem_6_addr = getelementptr [64 x i1]* @mem_6, i64 0, i64 %tmp" [int_mul3.cpp:24]   --->   Operation 17 'getelementptr' 'mem_6_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [2/2] (2.66ns)   --->   "%mem_6_load = load i1* %mem_6_addr, align 1" [int_mul3.cpp:24]   --->   Operation 18 'load' 'mem_6_load' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 64> <ROM>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%mem_7_addr = getelementptr [64 x i1]* @mem_7, i64 0, i64 %tmp" [int_mul3.cpp:25]   --->   Operation 19 'getelementptr' 'mem_7_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [2/2] (2.66ns)   --->   "%mem_7_load = load i1* %mem_7_addr, align 1" [int_mul3.cpp:25]   --->   Operation 20 'load' 'mem_7_load' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 64> <ROM>

State 2 <SV = 1> <Delay = 2.66>
ST_2 : Operation 21 [1/2] (2.66ns)   --->   "%mem_0_load = load i1* %mem_0_addr, align 1" [int_mul3.cpp:18]   --->   Operation 21 'load' 'mem_0_load' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 64> <ROM>
ST_2 : Operation 22 [1/2] (2.66ns)   --->   "%mem_1_load = load i1* %mem_1_addr, align 1" [int_mul3.cpp:19]   --->   Operation 22 'load' 'mem_1_load' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 64> <ROM>
ST_2 : Operation 23 [1/2] (2.66ns)   --->   "%mem_2_load = load i1* %mem_2_addr, align 1" [int_mul3.cpp:20]   --->   Operation 23 'load' 'mem_2_load' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 64> <ROM>
ST_2 : Operation 24 [1/2] (2.66ns)   --->   "%mem_3_load = load i1* %mem_3_addr, align 1" [int_mul3.cpp:21]   --->   Operation 24 'load' 'mem_3_load' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 64> <ROM>
ST_2 : Operation 25 [1/2] (2.66ns)   --->   "%mem_4_load = load i1* %mem_4_addr, align 1" [int_mul3.cpp:22]   --->   Operation 25 'load' 'mem_4_load' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 64> <ROM>
ST_2 : Operation 26 [1/2] (2.66ns)   --->   "%mem_5_load = load i1* %mem_5_addr, align 1" [int_mul3.cpp:23]   --->   Operation 26 'load' 'mem_5_load' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 64> <ROM>
ST_2 : Operation 27 [1/2] (2.66ns)   --->   "%mem_6_load = load i1* %mem_6_addr, align 1" [int_mul3.cpp:24]   --->   Operation 27 'load' 'mem_6_load' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 64> <ROM>
ST_2 : Operation 28 [1/2] (2.66ns)   --->   "%mem_7_load = load i1* %mem_7_addr, align 1" [int_mul3.cpp:25]   --->   Operation 28 'load' 'mem_7_load' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 64> <ROM>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%p_Result_s = call i8 @_ssdm_op_BitConcatenate.i8.i1.i1.i1.i1.i1.i1.i1.i1(i1 %mem_7_load, i1 %mem_6_load, i1 %mem_5_load, i1 %mem_4_load, i1 %mem_3_load, i1 %mem_2_load, i1 %mem_1_load, i1 %mem_0_load)" [int_mul3.cpp:25]   --->   Operation 29 'bitconcatenate' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "ret i8 %p_Result_s" [int_mul3.cpp:26]   --->   Operation 30 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mem_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ mem_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ mem_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ mem_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ mem_4]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ mem_5]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ mem_6]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ mem_7]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
in_V_read   (read          ) [ 000]
tmp         (zext          ) [ 000]
mem_0_addr  (getelementptr ) [ 001]
mem_1_addr  (getelementptr ) [ 001]
mem_2_addr  (getelementptr ) [ 001]
mem_3_addr  (getelementptr ) [ 001]
mem_4_addr  (getelementptr ) [ 001]
mem_5_addr  (getelementptr ) [ 001]
mem_6_addr  (getelementptr ) [ 001]
mem_7_addr  (getelementptr ) [ 001]
mem_0_load  (load          ) [ 000]
mem_1_load  (load          ) [ 000]
mem_2_load  (load          ) [ 000]
mem_3_load  (load          ) [ 000]
mem_4_load  (load          ) [ 000]
mem_5_load  (load          ) [ 000]
mem_6_load  (load          ) [ 000]
mem_7_load  (load          ) [ 000]
p_Result_s  (bitconcatenate) [ 000]
StgValue_30 (ret           ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="mem_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mem_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="mem_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mem_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="mem_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mem_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="mem_3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mem_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="mem_4">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mem_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="mem_5">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mem_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="mem_6">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mem_6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="mem_7">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mem_7"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i1.i1.i1.i1.i1.i1.i1.i1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1004" name="in_V_read_read_fu_24">
<pin_list>
<pin id="25" dir="0" index="0" bw="6" slack="0"/>
<pin id="26" dir="0" index="1" bw="6" slack="0"/>
<pin id="27" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_V_read/1 "/>
</bind>
</comp>

<comp id="30" class="1004" name="mem_0_addr_gep_fu_30">
<pin_list>
<pin id="31" dir="0" index="0" bw="1" slack="0"/>
<pin id="32" dir="0" index="1" bw="1" slack="0"/>
<pin id="33" dir="0" index="2" bw="6" slack="0"/>
<pin id="34" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mem_0_addr/1 "/>
</bind>
</comp>

<comp id="37" class="1004" name="grp_access_fu_37">
<pin_list>
<pin id="38" dir="0" index="0" bw="6" slack="0"/>
<pin id="39" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="40" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="41" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mem_0_load/1 "/>
</bind>
</comp>

<comp id="43" class="1004" name="mem_1_addr_gep_fu_43">
<pin_list>
<pin id="44" dir="0" index="0" bw="1" slack="0"/>
<pin id="45" dir="0" index="1" bw="1" slack="0"/>
<pin id="46" dir="0" index="2" bw="6" slack="0"/>
<pin id="47" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mem_1_addr/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="grp_access_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="6" slack="0"/>
<pin id="52" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="53" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="54" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mem_1_load/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="mem_2_addr_gep_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="0" index="1" bw="1" slack="0"/>
<pin id="59" dir="0" index="2" bw="6" slack="0"/>
<pin id="60" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mem_2_addr/1 "/>
</bind>
</comp>

<comp id="63" class="1004" name="grp_access_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="6" slack="0"/>
<pin id="65" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="66" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="67" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mem_2_load/1 "/>
</bind>
</comp>

<comp id="69" class="1004" name="mem_3_addr_gep_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="1" slack="0"/>
<pin id="71" dir="0" index="1" bw="1" slack="0"/>
<pin id="72" dir="0" index="2" bw="6" slack="0"/>
<pin id="73" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mem_3_addr/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="grp_access_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="6" slack="0"/>
<pin id="78" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="79" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="80" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mem_3_load/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="mem_4_addr_gep_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="0" index="2" bw="6" slack="0"/>
<pin id="86" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mem_4_addr/1 "/>
</bind>
</comp>

<comp id="89" class="1004" name="grp_access_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="6" slack="0"/>
<pin id="91" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="92" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="93" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mem_4_load/1 "/>
</bind>
</comp>

<comp id="95" class="1004" name="mem_5_addr_gep_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="1" slack="0"/>
<pin id="97" dir="0" index="1" bw="1" slack="0"/>
<pin id="98" dir="0" index="2" bw="6" slack="0"/>
<pin id="99" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mem_5_addr/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="grp_access_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="6" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="105" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="106" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mem_5_load/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="mem_6_addr_gep_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="0" index="2" bw="6" slack="0"/>
<pin id="112" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mem_6_addr/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="grp_access_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="6" slack="0"/>
<pin id="117" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="118" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="119" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mem_6_load/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="mem_7_addr_gep_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="1" slack="0"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="0" index="2" bw="6" slack="0"/>
<pin id="125" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mem_7_addr/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="grp_access_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="6" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="131" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="132" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mem_7_load/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="tmp_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="6" slack="0"/>
<pin id="136" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="p_Result_s_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="8" slack="0"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="0" index="2" bw="1" slack="0"/>
<pin id="150" dir="0" index="3" bw="1" slack="0"/>
<pin id="151" dir="0" index="4" bw="1" slack="0"/>
<pin id="152" dir="0" index="5" bw="1" slack="0"/>
<pin id="153" dir="0" index="6" bw="1" slack="0"/>
<pin id="154" dir="0" index="7" bw="1" slack="0"/>
<pin id="155" dir="0" index="8" bw="1" slack="0"/>
<pin id="156" dir="1" index="9" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s/2 "/>
</bind>
</comp>

<comp id="166" class="1005" name="mem_0_addr_reg_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="6" slack="1"/>
<pin id="168" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="mem_0_addr "/>
</bind>
</comp>

<comp id="171" class="1005" name="mem_1_addr_reg_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="6" slack="1"/>
<pin id="173" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="mem_1_addr "/>
</bind>
</comp>

<comp id="176" class="1005" name="mem_2_addr_reg_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="6" slack="1"/>
<pin id="178" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="mem_2_addr "/>
</bind>
</comp>

<comp id="181" class="1005" name="mem_3_addr_reg_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="6" slack="1"/>
<pin id="183" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="mem_3_addr "/>
</bind>
</comp>

<comp id="186" class="1005" name="mem_4_addr_reg_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="6" slack="1"/>
<pin id="188" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="mem_4_addr "/>
</bind>
</comp>

<comp id="191" class="1005" name="mem_5_addr_reg_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="6" slack="1"/>
<pin id="193" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="mem_5_addr "/>
</bind>
</comp>

<comp id="196" class="1005" name="mem_6_addr_reg_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="6" slack="1"/>
<pin id="198" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="mem_6_addr "/>
</bind>
</comp>

<comp id="201" class="1005" name="mem_7_addr_reg_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="6" slack="1"/>
<pin id="203" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="mem_7_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="28"><net_src comp="18" pin="0"/><net_sink comp="24" pin=0"/></net>

<net id="29"><net_src comp="0" pin="0"/><net_sink comp="24" pin=1"/></net>

<net id="35"><net_src comp="2" pin="0"/><net_sink comp="30" pin=0"/></net>

<net id="36"><net_src comp="20" pin="0"/><net_sink comp="30" pin=1"/></net>

<net id="42"><net_src comp="30" pin="3"/><net_sink comp="37" pin=0"/></net>

<net id="48"><net_src comp="4" pin="0"/><net_sink comp="43" pin=0"/></net>

<net id="49"><net_src comp="20" pin="0"/><net_sink comp="43" pin=1"/></net>

<net id="55"><net_src comp="43" pin="3"/><net_sink comp="50" pin=0"/></net>

<net id="61"><net_src comp="6" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="62"><net_src comp="20" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="68"><net_src comp="56" pin="3"/><net_sink comp="63" pin=0"/></net>

<net id="74"><net_src comp="8" pin="0"/><net_sink comp="69" pin=0"/></net>

<net id="75"><net_src comp="20" pin="0"/><net_sink comp="69" pin=1"/></net>

<net id="81"><net_src comp="69" pin="3"/><net_sink comp="76" pin=0"/></net>

<net id="87"><net_src comp="10" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="20" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="94"><net_src comp="82" pin="3"/><net_sink comp="89" pin=0"/></net>

<net id="100"><net_src comp="12" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="101"><net_src comp="20" pin="0"/><net_sink comp="95" pin=1"/></net>

<net id="107"><net_src comp="95" pin="3"/><net_sink comp="102" pin=0"/></net>

<net id="113"><net_src comp="14" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="20" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="120"><net_src comp="108" pin="3"/><net_sink comp="115" pin=0"/></net>

<net id="126"><net_src comp="16" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="127"><net_src comp="20" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="133"><net_src comp="121" pin="3"/><net_sink comp="128" pin=0"/></net>

<net id="137"><net_src comp="24" pin="2"/><net_sink comp="134" pin=0"/></net>

<net id="138"><net_src comp="134" pin="1"/><net_sink comp="30" pin=2"/></net>

<net id="139"><net_src comp="134" pin="1"/><net_sink comp="43" pin=2"/></net>

<net id="140"><net_src comp="134" pin="1"/><net_sink comp="56" pin=2"/></net>

<net id="141"><net_src comp="134" pin="1"/><net_sink comp="69" pin=2"/></net>

<net id="142"><net_src comp="134" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="143"><net_src comp="134" pin="1"/><net_sink comp="95" pin=2"/></net>

<net id="144"><net_src comp="134" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="145"><net_src comp="134" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="157"><net_src comp="22" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="158"><net_src comp="128" pin="3"/><net_sink comp="146" pin=1"/></net>

<net id="159"><net_src comp="115" pin="3"/><net_sink comp="146" pin=2"/></net>

<net id="160"><net_src comp="102" pin="3"/><net_sink comp="146" pin=3"/></net>

<net id="161"><net_src comp="89" pin="3"/><net_sink comp="146" pin=4"/></net>

<net id="162"><net_src comp="76" pin="3"/><net_sink comp="146" pin=5"/></net>

<net id="163"><net_src comp="63" pin="3"/><net_sink comp="146" pin=6"/></net>

<net id="164"><net_src comp="50" pin="3"/><net_sink comp="146" pin=7"/></net>

<net id="165"><net_src comp="37" pin="3"/><net_sink comp="146" pin=8"/></net>

<net id="169"><net_src comp="30" pin="3"/><net_sink comp="166" pin=0"/></net>

<net id="170"><net_src comp="166" pin="1"/><net_sink comp="37" pin=0"/></net>

<net id="174"><net_src comp="43" pin="3"/><net_sink comp="171" pin=0"/></net>

<net id="175"><net_src comp="171" pin="1"/><net_sink comp="50" pin=0"/></net>

<net id="179"><net_src comp="56" pin="3"/><net_sink comp="176" pin=0"/></net>

<net id="180"><net_src comp="176" pin="1"/><net_sink comp="63" pin=0"/></net>

<net id="184"><net_src comp="69" pin="3"/><net_sink comp="181" pin=0"/></net>

<net id="185"><net_src comp="181" pin="1"/><net_sink comp="76" pin=0"/></net>

<net id="189"><net_src comp="82" pin="3"/><net_sink comp="186" pin=0"/></net>

<net id="190"><net_src comp="186" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="194"><net_src comp="95" pin="3"/><net_sink comp="191" pin=0"/></net>

<net id="195"><net_src comp="191" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="199"><net_src comp="108" pin="3"/><net_sink comp="196" pin=0"/></net>

<net id="200"><net_src comp="196" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="204"><net_src comp="121" pin="3"/><net_sink comp="201" pin=0"/></net>

<net id="205"><net_src comp="201" pin="1"/><net_sink comp="128" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: lut_mul3_chunk : in_V | {1 }
	Port: lut_mul3_chunk : mem_0 | {1 2 }
	Port: lut_mul3_chunk : mem_1 | {1 2 }
	Port: lut_mul3_chunk : mem_2 | {1 2 }
	Port: lut_mul3_chunk : mem_3 | {1 2 }
	Port: lut_mul3_chunk : mem_4 | {1 2 }
	Port: lut_mul3_chunk : mem_5 | {1 2 }
	Port: lut_mul3_chunk : mem_6 | {1 2 }
	Port: lut_mul3_chunk : mem_7 | {1 2 }
  - Chain level:
	State 1
		mem_0_addr : 1
		mem_0_load : 2
		mem_1_addr : 1
		mem_1_load : 2
		mem_2_addr : 1
		mem_2_load : 2
		mem_3_addr : 1
		mem_3_load : 2
		mem_4_addr : 1
		mem_4_load : 2
		mem_5_addr : 1
		mem_5_load : 2
		mem_6_addr : 1
		mem_6_load : 2
		mem_7_addr : 1
		mem_7_load : 2
	State 2
		p_Result_s : 1
		StgValue_30 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|
| Operation|    Functional Unit   |
|----------|----------------------|
|   read   | in_V_read_read_fu_24 |
|----------|----------------------|
|   zext   |      tmp_fu_134      |
|----------|----------------------|
|bitconcatenate|   p_Result_s_fu_146  |
|----------|----------------------|
|   Total  |                      |
|----------|----------------------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|mem_0_addr_reg_166|    6   |
|mem_1_addr_reg_171|    6   |
|mem_2_addr_reg_176|    6   |
|mem_3_addr_reg_181|    6   |
|mem_4_addr_reg_186|    6   |
|mem_5_addr_reg_191|    6   |
|mem_6_addr_reg_196|    6   |
|mem_7_addr_reg_201|    6   |
+------------------+--------+
|       Total      |   48   |
+------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_37 |  p0  |   2  |   6  |   12   ||    9    |
|  grp_access_fu_50 |  p0  |   2  |   6  |   12   ||    9    |
|  grp_access_fu_63 |  p0  |   2  |   6  |   12   ||    9    |
|  grp_access_fu_76 |  p0  |   2  |   6  |   12   ||    9    |
|  grp_access_fu_89 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_102 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_115 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_128 |  p0  |   2  |   6  |   12   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   96   ||  8.488  ||    72   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    -   |    -   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    8   |    -   |   72   |
|  Register |    -   |   48   |    -   |
+-----------+--------+--------+--------+
|   Total   |    8   |   48   |   72   |
+-----------+--------+--------+--------+
