The following files were generated for 'ila_vhdl' in directory
D:\cern\glib\gbt-fpga-4.0.0\example_designs\xilinx_v6\glib\ise_project\ipcore_dir\

XCO file generator:
   Generate an XCO file for compatibility with legacy flows.

   * ila_vhdl.xco

Creates an implementation netlist:
   Creates an implementation netlist for the IP.

   * ila_vhdl.cdc
   * ila_vhdl.constraints/ila_vhdl.ucf
   * ila_vhdl.constraints/ila_vhdl.xdc
   * ila_vhdl.ncf
   * ila_vhdl.ngc
   * ila_vhdl.ucf
   * ila_vhdl.vhd
   * ila_vhdl.vho
   * ila_vhdl.xdc
   * ila_vhdl_xmdf.tcl

IP Symbol Generator:
   Generate an IP symbol based on the current project options'.

   * ila_vhdl.asy

SYM file generator:
   Generate a SYM file for compatibility with legacy flows

   * ila_vhdl.sym

Generate ISE subproject:
   Create an ISE subproject for use when including this core in ISE designs

   * _xmsgs/pn_parser.xmsgs
   * ila_vhdl.gise
   * ila_vhdl.xise

Deliver Readme:
   Readme file for the IP.

   * ila_vhdl_readme.txt

Generate FLIST file:
   Text file listing all of the output files produced when a customized core was
   generated in the CORE Generator.

   * ila_vhdl_flist.txt

Please see the Xilinx CORE Generator online help for further details on
generated files and how to use them.

