// Seed: 405818395
module module_0 (
    input supply0 id_0,
    output wire id_1,
    input uwire id_2,
    input supply1 id_3,
    input tri id_4
    , id_10,
    output tri id_5,
    output supply1 id_6,
    input tri0 id_7,
    input wand id_8
);
  wire id_11, id_12, id_13;
endmodule
module module_1 (
    output tri1 id_0,
    input wor id_1,
    output logic id_2,
    output tri1 id_3,
    output logic id_4,
    input wor id_5,
    output supply1 id_6,
    input tri id_7,
    input tri1 id_8,
    input logic id_9,
    input tri1 id_10,
    input uwire id_11
);
  wire id_13;
  always id_2 <= #1 id_9;
  uwire id_14 = 1;
  initial
    if (id_8) id_4 <= id_9;
    else id_3 = id_8;
  logic [7:0] id_15, id_16;
  uwire id_17;
  assign id_15[(1)] = id_17 - id_5;
  tri id_18;
  module_0 modCall_1 (
      id_7,
      id_17,
      id_10,
      id_17,
      id_8,
      id_3,
      id_6,
      id_10,
      id_11
  );
  assign modCall_1.id_5 = 0;
  assign id_4 = 1;
  assign id_6 = id_17;
  wire id_19;
  wire id_20;
  tri  id_21, id_22 = id_18 < (id_18);
  wire id_23;
  id_24(
      .id_0(id_3)
  );
endmodule
