Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Engineering/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot controller_behav xil_defaultlib.controller xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Engineering/Projects/verilog-breadboard-computer/verilog-breadboard-computer.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Engineering/Projects/verilog-breadboard-computer/verilog-breadboard-computer.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.reg_4bit
Compiling module xil_defaultlib.ram_16_word
Compiling module xil_defaultlib.instruction_register
Compiling module xil_defaultlib.cpu_register
Compiling module xil_defaultlib.simple_ALU
Compiling module xil_defaultlib.reg_8bit
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.glbl
Built simulation snapshot controller_behav
