
Efinity Interface Designer Report
Version: 2021.1.165
Date: 2021-09-27 20:18

Copyright (C) 2017 - 2021 Efinix Inc. All rights reserved.

Device: T8F81
Project: level

Package: 81-ball FBGA (final)
Timing Model: C2 (final)
Configuration Mode: active (x1)

---------- Table of Contents (begin) ----------
   1. Periphery Usage Summary
   2. Generated Output Files
   3. I/O Banks Summary
   4. Global Connection Summary
   5. Clock Region Usage Summary
   6. Dual-Function Configuration Pin Usage
   7. GPIO Usage Summary
   8. PLL Usage Summary
   9. Oscillator Usage Summary
   10. JTAG Usage Summary
---------- Table of Contents (end) ------------

---------- 1. Periphery Usage Summary (begin) ----------
gpio: 13 / 55 (23.64%)
jtag: 0 / 2 (0.0%)
osc: 1 / 1 (100.0%)
pll: 0 / 1 (0.0%)
---------- Periphery Usage Summary (end) ----------

---------- 2. Generated Output Files (begin) ----------
Interface Configuration: level.interface.csv
Peripheral Block Configuration: level.lpf
Pinout Report: level.pinout.rpt
Pinout CSV: level.pinout.csv
Timing Report: level.pt_timing.rpt
Timing SDC Template: level.pt.sdc
Verilog Template: level_template.v
---------- Generated Output Files (end) ----------

---------- 3. I/O Banks Summary (begin) ----------

+----------+-------------+
| I/O Bank | I/O Voltage |
+----------+-------------+
|    1A    |    3.3 V    |
|    1B    |    3.3 V    |
|    1C    |    1.1 V    |
|    2A    |    3.3 V    |
|    2B    |    3.3 V    |
+----------+-------------+

---------- I/O Banks Summary (end) ----------

---------- 4. Global Connection Summary (begin) ----------

+----------+--------------+------+
| Pin Name |   Resource   | Type |
+----------+--------------+------+
|   clk    | OSC_0.CLKOUT | GCLK |
+----------+--------------+------+

---------- Global Connection Summary (end) ----------

---------- 5. Clock Region Usage Summary (begin) ----------

+--------------+----------------+
| Clock Region | Used/Available |
+--------------+----------------+
|      L0      |      0/4       |
|      L1      |      0/4       |
|      R0      |      1/4       |
|      R1      |      0/4       |
+--------------+----------------+

---------- Clock Region Usage Summary (end) ----------

---------- 6. Dual-Function Configuration Pin Usage (begin) ----------

+---------------+----------+
| Instance Name | Function |
+---------------+----------+
|  error_led_o  | NSTATUS  |
|    led_o[1]   |  CBSEL1  |
|    led_o[6]   |  CBSEL0  |
|    reset_i    |  CBUS0   |
|      scl      |   CSO    |
+---------------+----------+

---------- Dual-Function Configuration Pin Usage (end) ----------

---------- 7. GPIO Usage Summary (begin) ----------

Global Unused Setting: input with weak pullup

+---------------+----------+--------+-----------------+--------------+----------+----------------------+----------------------+-------------+
| Instance Name | Resource |  Mode  |     Register    | Clock Region | I/O Bank |     I/O Standard     |       Pad Name       | Package Pin |
+---------------+----------+--------+-----------------+--------------+----------+----------------------+----------------------+-------------+
|  error_led_o  | GPIOL_21 | output |                 |              |    1B    | 3.3 V LVTTL / LVCMOS |   GPIOL_21_NSTATUS   |      B3     |
|    led_o[0]   | GPIOR_20 | output |                 |              |    2B    | 3.3 V LVTTL / LVCMOS |    GPIOR_20_CLK5     |      F8     |
|    led_o[1]   | GPIOR_21 | output |                 |              |    2B    | 3.3 V LVTTL / LVCMOS | GPIOR_21_CLK4_CBSEL1 |      E7     |
|    led_o[2]   | GPIOR_22 | output |                 |              |    2B    | 3.3 V LVTTL / LVCMOS |    GPIOR_22_CTRL5    |      F7     |
|    led_o[3]   | GPIOR_23 | output |                 |              |    2B    | 3.3 V LVTTL / LVCMOS |    GPIOR_23_CTRL4    |      E6     |
|    led_o[4]   | GPIOR_24 | output |                 |              |    2B    | 3.3 V LVTTL / LVCMOS |       GPIOR_24       |      F6     |
|    led_o[5]   | GPIOR_25 | output |                 |              |    2B    | 3.3 V LVTTL / LVCMOS |       GPIOR_25       |      F5     |
|    led_o[6]   | GPIOR_26 | output |                 |              |    2B    | 3.3 V LVTTL / LVCMOS |   GPIOR_26_CBSEL0    |      G9     |
|    led_o[7]   | GPIOR_27 | output |                 |              |    2B    | 3.3 V LVTTL / LVCMOS |       GPIOR_27       |      H9     |
|    led_o[8]   | GPIOR_28 | output |                 |              |    2B    | 3.3 V LVTTL / LVCMOS |       GPIOR_28       |      J9     |
|    reset_i    | GPIOR_15 | input  |                 |              |    2A    | 3.3 V LVTTL / LVCMOS |    GPIOR_15_CBUS0    |      C9     |
|      scl      | GPIOR_35 | inout  | I(R),O(R),OE(R) |      R0      |    2B    | 3.3 V LVTTL / LVCMOS |     GPIOR_35_CSO     |      G6     |
|      sda      | GPIOR_36 | inout  | I(R),O(R),OE(R) |      R0      |    2B    | 3.3 V LVTTL / LVCMOS |       GPIOR_36       |      H6     |
+---------------+----------+--------+-----------------+--------------+----------+----------------------+----------------------+-------------+

*NOTE
R: Register Path


Input GPIO Configuration:
=========================

+---------------+-----------+---------------------+-----------------+--------------+-----------------+
| Instance Name | Input Pin | Alternate Input Pin | Input Clock Pin | Pull Up/Down | Schmitt Trigger |
+---------------+-----------+---------------------+-----------------+--------------+-----------------+
|    reset_i    |  reset_i  |                     |                 | weak pullup  |     Disable     |
+---------------+-----------+---------------------+-----------------+--------------+-----------------+

Output GPIO Configuration:
==========================

+---------------+-------------+------------------+----------------+-----------+
| Instance Name |  Output Pin | Output Clock Pin | Drive Strength | Slew Rate |
+---------------+-------------+------------------+----------------+-----------+
|  error_led_o  | error_led_o |                  |       4        |  Disable  |
|    led_o[0]   |   led_o[0]  |                  |       4        |  Disable  |
|    led_o[1]   |   led_o[1]  |                  |       4        |  Disable  |
|    led_o[2]   |   led_o[2]  |                  |       4        |  Disable  |
|    led_o[3]   |   led_o[3]  |                  |       4        |  Disable  |
|    led_o[4]   |   led_o[4]  |                  |       4        |  Disable  |
|    led_o[5]   |   led_o[5]  |                  |       4        |  Disable  |
|    led_o[6]   |   led_o[6]  |                  |       4        |  Disable  |
|    led_o[7]   |   led_o[7]  |                  |       4        |  Disable  |
|    led_o[8]   |   led_o[8]  |                  |       4        |  Disable  |
+---------------+-------------+------------------+----------------+-----------+

Inout GPIO Configuration:
=========================

+---------------+-----------+---------------------+-----------------+--------------+-----------------+------------+--------+------------------+----------------+-----------+
| Instance Name | Input Pin | Alternate Input Pin | Input Clock Pin | Pull Up/Down | Schmitt Trigger | Output Pin | OE Pin | Output Clock Pin | Drive Strength | Slew Rate |
+---------------+-----------+---------------------+-----------------+--------------+-----------------+------------+--------+------------------+----------------+-----------+
|      scl      |   scl_i   |                     |       clk       | weak pullup  |     Disable     |   scl_o    | scl_oe |       clk        |       1        |  Disable  |
|      sda      |   sda_i   |                     |       clk       | weak pullup  |     Disable     |   sda_o    | sda_oe |       clk        |       1        |  Disable  |
+---------------+-----------+---------------------+-----------------+--------------+-----------------+------------+--------+------------------+----------------+-----------+

---------- GPIO Usage Summary (end) ----------

---------- 8. PLL Usage Summary (begin) ----------

No PLL was configured

---------- PLL Usage Summary (end) ----------

---------- 9. Oscillator Usage Summary (begin) ----------

+---------------+----------+-----------+-----------+--------+
| Instance Name | Resource | Clock Pin | Frequency | Period |
+---------------+----------+-----------+-----------+--------+
|   osc_inst1   |  OSC_0   |    clk    |   10 KHz  | 100us  |
+---------------+----------+-----------+-----------+--------+

SDC Constraints:
	create_clock -period 100000 clk


---------- Oscillator Usage Summary (end) ----------

---------- 10. JTAG Usage Summary (begin) ----------

No JTAG was configured

---------- JTAG Usage Summary (end) ----------
