Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Sep 21 15:19:44 2022
| Host         : DESKTOP-RHE0843 running 64-bit major release  (build 9200)
| Command      : report_drc -file axi_xadc_bd_wrapper_drc_routed.rpt -pb axi_xadc_bd_wrapper_drc_routed.pb -rpx axi_xadc_bd_wrapper_drc_routed.rpx
| Design       : axi_xadc_bd_wrapper
| Device       : xc7z020clg400-2
| Speed File   : -2
| Design State : Fully Routed
---------------------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 0
+------+----------+-------------+------------+
| Rule | Severity | Description | Violations |
+------+----------+-------------+------------+
+------+----------+-------------+------------+

2. REPORT DETAILS
-----------------

