----------------------------------------------------------------------
Report for cell top_tx_only.TECH
Register bits:  26 of 84255 (0.031%)
I/O cells:      10
                                  Cell usage:
                               cell     count   Res Usage(%)
                              CCU2C         9          100.0
                            FD1P3AX         6          100.0
                            FD1P3IX        16          100.0
                            FD1S3AX         1          100.0
                            FD1S3IX         3          100.0
                                GSR         1          100.0
                                 IB         1          100.0
                               LUT4        28          100.0
                                 OB         9          100.0
                              PFUMX         1          100.0
SUB MODULES
          uart_tx(CLKS_PER_BIT=217)         1
                              TOTAL        76
----------------------------------------------------------------------
Report for cell uart_tx(CLKS_PER_BIT=217).v1
Instance Path : uart_tx1
                                  Cell usage:
                               cell     count   Res Usage(%)
                              CCU2C         9          100.0
                            FD1P3AX         6          100.0
                            FD1P3IX        16          100.0
                            FD1S3IX         3          100.0
                               LUT4        26           92.9
                              PFUMX         1          100.0
                              TOTAL        61
