-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity ViT_act_load_one_time_weights_Pipeline_ln29_for_each_channel_ln33_for_block_dim_out_l is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    m_axi_weights_AWVALID : OUT STD_LOGIC;
    m_axi_weights_AWREADY : IN STD_LOGIC;
    m_axi_weights_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_weights_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_weights_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_weights_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_weights_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_weights_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_weights_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_weights_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_weights_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_weights_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_weights_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_weights_WVALID : OUT STD_LOGIC;
    m_axi_weights_WREADY : IN STD_LOGIC;
    m_axi_weights_WDATA : OUT STD_LOGIC_VECTOR (255 downto 0);
    m_axi_weights_WSTRB : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_weights_WLAST : OUT STD_LOGIC;
    m_axi_weights_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_weights_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_weights_ARVALID : OUT STD_LOGIC;
    m_axi_weights_ARREADY : IN STD_LOGIC;
    m_axi_weights_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_weights_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_weights_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_weights_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_weights_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_weights_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_weights_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_weights_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_weights_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_weights_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_weights_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_weights_RVALID : IN STD_LOGIC;
    m_axi_weights_RREADY : OUT STD_LOGIC;
    m_axi_weights_RDATA : IN STD_LOGIC_VECTOR (255 downto 0);
    m_axi_weights_RLAST : IN STD_LOGIC;
    m_axi_weights_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_weights_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
    m_axi_weights_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_weights_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_weights_BVALID : IN STD_LOGIC;
    m_axi_weights_BREADY : OUT STD_LOGIC;
    m_axi_weights_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_weights_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_weights_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    patch_embed_weights_load : IN STD_LOGIC_VECTOR (63 downto 0);
    zext_ln38 : IN STD_LOGIC_VECTOR (7 downto 0);
    zext_ln38_1 : IN STD_LOGIC_VECTOR (7 downto 0);
    zext_ln38_2 : IN STD_LOGIC_VECTOR (7 downto 0);
    zext_ln38_3 : IN STD_LOGIC_VECTOR (7 downto 0);
    zext_ln38_4 : IN STD_LOGIC_VECTOR (7 downto 0);
    zext_ln38_5 : IN STD_LOGIC_VECTOR (7 downto 0);
    zext_ln38_6 : IN STD_LOGIC_VECTOR (7 downto 0);
    zext_ln38_7 : IN STD_LOGIC_VECTOR (7 downto 0);
    zext_ln38_8 : IN STD_LOGIC_VECTOR (7 downto 0);
    zext_ln38_9 : IN STD_LOGIC_VECTOR (7 downto 0);
    zext_ln38_10 : IN STD_LOGIC_VECTOR (7 downto 0);
    zext_ln38_11 : IN STD_LOGIC_VECTOR (7 downto 0);
    zext_ln38_12 : IN STD_LOGIC_VECTOR (7 downto 0);
    zext_ln38_13 : IN STD_LOGIC_VECTOR (7 downto 0);
    zext_ln38_14 : IN STD_LOGIC_VECTOR (7 downto 0);
    zext_ln29 : IN STD_LOGIC_VECTOR (7 downto 0);
    patch_embed_weights_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    patch_embed_weights_ce0 : OUT STD_LOGIC;
    patch_embed_weights_we0 : OUT STD_LOGIC;
    patch_embed_weights_d0 : OUT STD_LOGIC_VECTOR (2047 downto 0) );
end;


architecture behav of ViT_act_load_one_time_weights_Pipeline_ln29_for_each_channel_ln33_for_block_dim_out_l is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000010";
    constant ap_ST_fsm_pp0_stage2 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000100";
    constant ap_ST_fsm_pp0_stage3 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000001000";
    constant ap_ST_fsm_pp0_stage4 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000010000";
    constant ap_ST_fsm_pp0_stage5 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000100000";
    constant ap_ST_fsm_pp0_stage6 : STD_LOGIC_VECTOR (15 downto 0) := "0000000001000000";
    constant ap_ST_fsm_pp0_stage7 : STD_LOGIC_VECTOR (15 downto 0) := "0000000010000000";
    constant ap_ST_fsm_pp0_stage8 : STD_LOGIC_VECTOR (15 downto 0) := "0000000100000000";
    constant ap_ST_fsm_pp0_stage9 : STD_LOGIC_VECTOR (15 downto 0) := "0000001000000000";
    constant ap_ST_fsm_pp0_stage10 : STD_LOGIC_VECTOR (15 downto 0) := "0000010000000000";
    constant ap_ST_fsm_pp0_stage11 : STD_LOGIC_VECTOR (15 downto 0) := "0000100000000000";
    constant ap_ST_fsm_pp0_stage12 : STD_LOGIC_VECTOR (15 downto 0) := "0001000000000000";
    constant ap_ST_fsm_pp0_stage13 : STD_LOGIC_VECTOR (15 downto 0) := "0010000000000000";
    constant ap_ST_fsm_pp0_stage14 : STD_LOGIC_VECTOR (15 downto 0) := "0100000000000000";
    constant ap_ST_fsm_pp0_stage15 : STD_LOGIC_VECTOR (15 downto 0) := "1000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv256_lc_1 : STD_LOGIC_VECTOR (255 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv13_0 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000000";
    constant ap_const_lv14_0 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000000";
    constant ap_const_lv14_2400 : STD_LOGIC_VECTOR (13 downto 0) := "10010000000000";
    constant ap_const_lv14_1 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000001";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv13_C00 : STD_LOGIC_VECTOR (12 downto 0) := "0110000000000";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv9_C0 : STD_LOGIC_VECTOR (8 downto 0) := "011000000";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv8_8 : STD_LOGIC_VECTOR (7 downto 0) := "00001000";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv3_7 : STD_LOGIC_VECTOR (2 downto 0) := "111";
    constant ap_const_lv4_7 : STD_LOGIC_VECTOR (3 downto 0) := "0111";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv9_1 : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    constant ap_const_lv13_1 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000001";
    constant ap_const_lv64_2 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000010";
    constant ap_const_lv64_4 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000100";
    constant ap_const_lv64_6 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000110";
    constant ap_const_lv64_8 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001000";
    constant ap_const_lv64_A : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001010";
    constant ap_const_lv64_C : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001100";
    constant ap_const_lv64_E : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001110";
    constant ap_const_lv64_10 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000010000";
    constant ap_const_lv64_12 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000010010";
    constant ap_const_lv64_14 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000010100";
    constant ap_const_lv64_16 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000010110";
    constant ap_const_lv64_18 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000011000";
    constant ap_const_lv64_1A : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000011010";
    constant ap_const_lv64_1C : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000011100";
    constant ap_const_lv64_1E : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000011110";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage9 : signal is "none";
    signal icmp_ln29_reg_1844 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state10_pp0_stage9_iter0 : BOOLEAN;
    signal ap_block_state10_io : BOOLEAN;
    signal ap_block_state26_pp0_stage9_iter1 : BOOLEAN;
    signal ap_block_pp0_stage9_subdone : BOOLEAN;
    signal ap_condition_exit_pp0_iter0_stage9 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage15 : signal is "none";
    signal ap_block_state16_pp0_stage15_iter0 : BOOLEAN;
    signal ap_block_state16_io : BOOLEAN;
    signal ap_block_pp0_stage15_subdone : BOOLEAN;
    signal weights_blk_n_AR : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage2 : signal is "none";
    signal ap_block_pp0_stage2 : BOOLEAN;
    signal weights_blk_n_R : STD_LOGIC;
    signal ap_block_pp0_stage9 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage3 : signal is "none";
    signal ap_block_pp0_stage3 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage10 : signal is "none";
    signal ap_block_pp0_stage10 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage4 : signal is "none";
    signal ap_block_pp0_stage4 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage11 : signal is "none";
    signal ap_block_pp0_stage11 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage5 : signal is "none";
    signal ap_block_pp0_stage5 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage12 : signal is "none";
    signal ap_block_pp0_stage12 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage6 : signal is "none";
    signal ap_block_pp0_stage6 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage13 : signal is "none";
    signal ap_block_pp0_stage13 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage7 : signal is "none";
    signal ap_block_pp0_stage7 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage14 : signal is "none";
    signal ap_block_pp0_stage14 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage8 : signal is "none";
    signal ap_block_pp0_stage8 : BOOLEAN;
    signal ap_block_pp0_stage15 : BOOLEAN;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal ap_block_pp0_stage1 : BOOLEAN;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state17_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state17_io : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal zext_ln29_cast_fu_529_p1 : STD_LOGIC_VECTOR (255 downto 0);
    signal zext_ln29_cast_reg_1764 : STD_LOGIC_VECTOR (255 downto 0);
    signal zext_ln38_14_cast_fu_533_p1 : STD_LOGIC_VECTOR (255 downto 0);
    signal zext_ln38_14_cast_reg_1769 : STD_LOGIC_VECTOR (255 downto 0);
    signal zext_ln38_13_cast_fu_537_p1 : STD_LOGIC_VECTOR (255 downto 0);
    signal zext_ln38_13_cast_reg_1774 : STD_LOGIC_VECTOR (255 downto 0);
    signal zext_ln38_12_cast_fu_541_p1 : STD_LOGIC_VECTOR (255 downto 0);
    signal zext_ln38_12_cast_reg_1779 : STD_LOGIC_VECTOR (255 downto 0);
    signal zext_ln38_11_cast_fu_545_p1 : STD_LOGIC_VECTOR (255 downto 0);
    signal zext_ln38_11_cast_reg_1784 : STD_LOGIC_VECTOR (255 downto 0);
    signal zext_ln38_10_cast_fu_549_p1 : STD_LOGIC_VECTOR (255 downto 0);
    signal zext_ln38_10_cast_reg_1789 : STD_LOGIC_VECTOR (255 downto 0);
    signal zext_ln38_9_cast_fu_553_p1 : STD_LOGIC_VECTOR (255 downto 0);
    signal zext_ln38_9_cast_reg_1794 : STD_LOGIC_VECTOR (255 downto 0);
    signal zext_ln38_8_cast_fu_557_p1 : STD_LOGIC_VECTOR (255 downto 0);
    signal zext_ln38_8_cast_reg_1799 : STD_LOGIC_VECTOR (255 downto 0);
    signal zext_ln38_7_cast_fu_561_p1 : STD_LOGIC_VECTOR (255 downto 0);
    signal zext_ln38_7_cast_reg_1804 : STD_LOGIC_VECTOR (255 downto 0);
    signal zext_ln38_6_cast_fu_565_p1 : STD_LOGIC_VECTOR (255 downto 0);
    signal zext_ln38_6_cast_reg_1809 : STD_LOGIC_VECTOR (255 downto 0);
    signal zext_ln38_5_cast_fu_569_p1 : STD_LOGIC_VECTOR (255 downto 0);
    signal zext_ln38_5_cast_reg_1814 : STD_LOGIC_VECTOR (255 downto 0);
    signal zext_ln38_4_cast_fu_573_p1 : STD_LOGIC_VECTOR (255 downto 0);
    signal zext_ln38_4_cast_reg_1819 : STD_LOGIC_VECTOR (255 downto 0);
    signal zext_ln38_3_cast_fu_577_p1 : STD_LOGIC_VECTOR (255 downto 0);
    signal zext_ln38_3_cast_reg_1824 : STD_LOGIC_VECTOR (255 downto 0);
    signal zext_ln38_2_cast_fu_581_p1 : STD_LOGIC_VECTOR (255 downto 0);
    signal zext_ln38_2_cast_reg_1829 : STD_LOGIC_VECTOR (255 downto 0);
    signal zext_ln38_1_cast_fu_585_p1 : STD_LOGIC_VECTOR (255 downto 0);
    signal zext_ln38_1_cast_reg_1834 : STD_LOGIC_VECTOR (255 downto 0);
    signal zext_ln38_cast_fu_589_p1 : STD_LOGIC_VECTOR (255 downto 0);
    signal zext_ln38_cast_reg_1839 : STD_LOGIC_VECTOR (255 downto 0);
    signal icmp_ln29_fu_670_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state2_pp0_stage1_iter0 : BOOLEAN;
    signal ap_block_state18_pp0_stage1_iter1 : BOOLEAN;
    signal ap_block_pp0_stage1_11001 : BOOLEAN;
    signal empty_199_fu_931_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal empty_199_reg_1848 : STD_LOGIC_VECTOR (10 downto 0);
    signal empty_199_reg_1848_pp0_iter1_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal empty_201_fu_996_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal empty_201_reg_1853 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln38_s_reg_1872 : STD_LOGIC_VECTOR (58 downto 0);
    signal icmp_ln38_fu_1016_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln38_reg_1877 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln38_reg_1877_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln39_fu_1022_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln39_reg_1882 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln39_reg_1882_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state3_pp0_stage2_iter0 : BOOLEAN;
    signal ap_block_state3_io : BOOLEAN;
    signal ap_block_state19_pp0_stage2_iter1 : BOOLEAN;
    signal ap_block_pp0_stage2_11001 : BOOLEAN;
    signal trunc_ln38_1_reg_1892 : STD_LOGIC_VECTOR (58 downto 0);
    signal ap_block_state4_pp0_stage3_iter0 : BOOLEAN;
    signal ap_block_state4_io : BOOLEAN;
    signal ap_block_state20_pp0_stage3_iter1 : BOOLEAN;
    signal ap_block_pp0_stage3_11001 : BOOLEAN;
    signal trunc_ln38_3_reg_1903 : STD_LOGIC_VECTOR (58 downto 0);
    signal ap_block_state5_pp0_stage4_iter0 : BOOLEAN;
    signal ap_block_state5_io : BOOLEAN;
    signal ap_block_state21_pp0_stage4_iter1 : BOOLEAN;
    signal ap_block_pp0_stage4_11001 : BOOLEAN;
    signal trunc_ln38_5_reg_1914 : STD_LOGIC_VECTOR (58 downto 0);
    signal ap_block_state6_pp0_stage5_iter0 : BOOLEAN;
    signal ap_block_state6_io : BOOLEAN;
    signal ap_block_state22_pp0_stage5_iter1 : BOOLEAN;
    signal ap_block_pp0_stage5_11001 : BOOLEAN;
    signal trunc_ln38_7_reg_1925 : STD_LOGIC_VECTOR (58 downto 0);
    signal ap_block_state7_pp0_stage6_iter0 : BOOLEAN;
    signal ap_block_state7_io : BOOLEAN;
    signal ap_block_state23_pp0_stage6_iter1 : BOOLEAN;
    signal ap_block_pp0_stage6_11001 : BOOLEAN;
    signal trunc_ln38_9_reg_1936 : STD_LOGIC_VECTOR (58 downto 0);
    signal ap_block_state8_pp0_stage7_iter0 : BOOLEAN;
    signal ap_block_state8_io : BOOLEAN;
    signal ap_block_state24_pp0_stage7_iter1 : BOOLEAN;
    signal ap_block_pp0_stage7_11001 : BOOLEAN;
    signal trunc_ln38_11_reg_1947 : STD_LOGIC_VECTOR (58 downto 0);
    signal ap_block_state9_pp0_stage8_iter0 : BOOLEAN;
    signal ap_block_state9_io : BOOLEAN;
    signal ap_block_state25_pp0_stage8_iter1 : BOOLEAN;
    signal ap_block_pp0_stage8_11001 : BOOLEAN;
    signal trunc_ln38_13_reg_1958 : STD_LOGIC_VECTOR (58 downto 0);
    signal weights_addr_read_reg_1963 : STD_LOGIC_VECTOR (255 downto 0);
    signal ap_block_pp0_stage9_11001 : BOOLEAN;
    signal trunc_ln38_15_reg_1974 : STD_LOGIC_VECTOR (58 downto 0);
    signal weights_addr_1_read_reg_1979 : STD_LOGIC_VECTOR (255 downto 0);
    signal ap_block_state11_pp0_stage10_iter0 : BOOLEAN;
    signal ap_block_state11_io : BOOLEAN;
    signal ap_block_pp0_stage10_11001 : BOOLEAN;
    signal trunc_ln38_17_reg_1990 : STD_LOGIC_VECTOR (58 downto 0);
    signal weights_addr_2_read_reg_1995 : STD_LOGIC_VECTOR (255 downto 0);
    signal ap_block_state12_pp0_stage11_iter0 : BOOLEAN;
    signal ap_block_state12_io : BOOLEAN;
    signal ap_block_pp0_stage11_11001 : BOOLEAN;
    signal trunc_ln38_19_reg_2006 : STD_LOGIC_VECTOR (58 downto 0);
    signal weights_addr_3_read_reg_2011 : STD_LOGIC_VECTOR (255 downto 0);
    signal ap_block_state13_pp0_stage12_iter0 : BOOLEAN;
    signal ap_block_state13_io : BOOLEAN;
    signal ap_block_pp0_stage12_11001 : BOOLEAN;
    signal trunc_ln38_21_reg_2022 : STD_LOGIC_VECTOR (58 downto 0);
    signal weights_addr_4_read_reg_2027 : STD_LOGIC_VECTOR (255 downto 0);
    signal ap_block_state14_pp0_stage13_iter0 : BOOLEAN;
    signal ap_block_state14_io : BOOLEAN;
    signal ap_block_pp0_stage13_11001 : BOOLEAN;
    signal trunc_ln38_23_reg_2038 : STD_LOGIC_VECTOR (58 downto 0);
    signal weights_addr_5_read_reg_2043 : STD_LOGIC_VECTOR (255 downto 0);
    signal ap_block_state15_pp0_stage14_iter0 : BOOLEAN;
    signal ap_block_state15_io : BOOLEAN;
    signal ap_block_pp0_stage14_11001 : BOOLEAN;
    signal trunc_ln38_25_reg_2054 : STD_LOGIC_VECTOR (58 downto 0);
    signal weights_addr_6_read_reg_2059 : STD_LOGIC_VECTOR (255 downto 0);
    signal ap_block_pp0_stage15_11001 : BOOLEAN;
    signal trunc_ln38_27_reg_2070 : STD_LOGIC_VECTOR (58 downto 0);
    signal trunc_ln38_29_reg_2075 : STD_LOGIC_VECTOR (58 downto 0);
    signal weights_addr_7_read_reg_2080 : STD_LOGIC_VECTOR (255 downto 0);
    signal weights_addr_8_read_reg_2091 : STD_LOGIC_VECTOR (255 downto 0);
    signal weights_addr_9_read_reg_2102 : STD_LOGIC_VECTOR (255 downto 0);
    signal weights_addr_10_read_reg_2107 : STD_LOGIC_VECTOR (255 downto 0);
    signal weights_addr_11_read_reg_2112 : STD_LOGIC_VECTOR (255 downto 0);
    signal weights_addr_12_read_reg_2117 : STD_LOGIC_VECTOR (255 downto 0);
    signal weights_addr_13_read_reg_2122 : STD_LOGIC_VECTOR (255 downto 0);
    signal weights_addr_14_read_reg_2127 : STD_LOGIC_VECTOR (255 downto 0);
    signal weights_addr_15_read_reg_2132 : STD_LOGIC_VECTOR (255 downto 0);
    signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC := '0';
    signal p_cast2_fu_1496_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln38_fu_1108_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln38_1_fu_1133_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln38_2_fu_1158_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln38_3_fu_1183_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln38_4_fu_1208_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln38_5_fu_1233_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln38_6_fu_1258_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln38_7_fu_1283_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln38_8_fu_1308_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln38_9_fu_1333_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln38_10_fu_1358_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln38_11_fu_1383_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln38_12_fu_1408_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln38_13_fu_1433_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln38_14_fu_1473_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln38_15_fu_1483_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal dim_out_fu_186 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln35_1_fu_1034_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal dim_out_offset_fu_190 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln35_fu_1028_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal weights_cache_7_3_fu_194 : STD_LOGIC_VECTOR (255 downto 0);
    signal select_ln38_fu_1664_p3 : STD_LOGIC_VECTOR (255 downto 0);
    signal dim_out_1_fu_198 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln33_3_fu_937_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal indvar_flatten_fu_202 : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln33_4_fu_1046_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal y_fu_206 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln31_2_fu_789_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal indvar_flatten22_fu_210 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln31_5_fu_1060_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal channel_fu_214 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln29_1_fu_711_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal indvar_flatten56_fu_218 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln29_fu_676_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal empty_fu_648_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln31_fu_697_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln29_1_fu_691_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_466_fu_652_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal icmp_ln35_fu_737_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln29_fu_731_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln33_fu_749_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln29_fu_703_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal and_ln29_1_fu_755_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln31_fu_767_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln31_fu_761_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal empty_196_fu_801_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_mid_fu_805_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln29_2_fu_723_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_467_fu_660_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal xor_ln31_fu_829_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln29_fu_743_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln31_1_fu_835_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln31_fu_773_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal and_ln31_fu_841_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln33_fu_853_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln33_1_fu_859_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln33_fu_847_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln31_1_fu_781_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_mid1_fu_881_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln31_4_fu_821_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln33_2_fu_891_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_fu_903_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln33_2_cast_fu_899_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal empty_197_fu_911_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln29_2_cast_fu_719_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal empty_198_fu_917_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_468_fu_923_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln31_2_cast_fu_797_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln33_1_fu_873_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_shl_fu_945_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal p_shl1_fu_957_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_shl_cast_fu_953_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal p_shl1_cast_fu_965_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal empty_200_fu_969_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal select_ln31_3_fu_813_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp3_fu_979_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_cast20_fu_975_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp2_fu_991_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp3_cast_fu_987_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal select_ln33_fu_865_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln38_31_fu_1012_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln33_31_fu_1040_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln31_1_fu_1054_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln38_fu_1118_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln38_1_fu_1143_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln38_2_fu_1168_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln38_3_fu_1193_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln38_4_fu_1218_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln38_5_fu_1243_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln38_6_fu_1268_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln38_7_fu_1293_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln38_8_fu_1318_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln38_9_fu_1343_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln38_10_fu_1368_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln38_11_fu_1393_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln38_12_fu_1418_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln38_13_fu_1443_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln38_14_fu_1458_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal lshr_ln38_fu_1500_p2 : STD_LOGIC_VECTOR (255 downto 0);
    signal lshr_ln38_1_fu_1508_p2 : STD_LOGIC_VECTOR (255 downto 0);
    signal lshr_ln38_2_fu_1516_p2 : STD_LOGIC_VECTOR (255 downto 0);
    signal lshr_ln38_3_fu_1524_p2 : STD_LOGIC_VECTOR (255 downto 0);
    signal lshr_ln38_4_fu_1532_p2 : STD_LOGIC_VECTOR (255 downto 0);
    signal lshr_ln38_5_fu_1540_p2 : STD_LOGIC_VECTOR (255 downto 0);
    signal lshr_ln38_6_fu_1548_p2 : STD_LOGIC_VECTOR (255 downto 0);
    signal lshr_ln38_7_fu_1556_p2 : STD_LOGIC_VECTOR (255 downto 0);
    signal lshr_ln38_8_fu_1564_p2 : STD_LOGIC_VECTOR (255 downto 0);
    signal lshr_ln38_9_fu_1572_p2 : STD_LOGIC_VECTOR (255 downto 0);
    signal lshr_ln38_10_fu_1580_p2 : STD_LOGIC_VECTOR (255 downto 0);
    signal lshr_ln38_11_fu_1588_p2 : STD_LOGIC_VECTOR (255 downto 0);
    signal lshr_ln38_12_fu_1596_p2 : STD_LOGIC_VECTOR (255 downto 0);
    signal lshr_ln38_13_fu_1604_p2 : STD_LOGIC_VECTOR (255 downto 0);
    signal lshr_ln38_14_fu_1612_p2 : STD_LOGIC_VECTOR (255 downto 0);
    signal lshr_ln38_15_fu_1620_p2 : STD_LOGIC_VECTOR (255 downto 0);
    signal trunc_ln38_30_fu_1624_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln38_28_fu_1616_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln38_26_fu_1608_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln38_24_fu_1600_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln38_22_fu_1592_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln38_20_fu_1584_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln38_18_fu_1576_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln38_16_fu_1568_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln38_14_fu_1560_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln38_12_fu_1552_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln38_10_fu_1544_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln38_8_fu_1536_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln38_6_fu_1528_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln38_4_fu_1520_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln38_2_fu_1512_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln38_fu_1504_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal or_ln38_s_fu_1628_p17 : STD_LOGIC_VECTOR (255 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_idle_pp0_1to1 : STD_LOGIC;
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal ap_block_pp0_stage2_subdone : BOOLEAN;
    signal ap_block_pp0_stage3_subdone : BOOLEAN;
    signal ap_block_pp0_stage4_subdone : BOOLEAN;
    signal ap_block_pp0_stage5_subdone : BOOLEAN;
    signal ap_block_pp0_stage6_subdone : BOOLEAN;
    signal ap_block_pp0_stage7_subdone : BOOLEAN;
    signal ap_block_pp0_stage8_subdone : BOOLEAN;
    signal ap_block_pp0_stage10_subdone : BOOLEAN;
    signal ap_block_pp0_stage11_subdone : BOOLEAN;
    signal ap_block_pp0_stage12_subdone : BOOLEAN;
    signal ap_block_pp0_stage13_subdone : BOOLEAN;
    signal ap_block_pp0_stage14_subdone : BOOLEAN;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component ViT_act_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    flow_control_loop_pipe_sequential_init_U : component ViT_act_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage9,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage9_subdone))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage9)) then 
                    ap_enable_reg_pp0_iter0_reg <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
                    ap_enable_reg_pp0_iter0_reg <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_subdone))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_subdone))) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                end if; 
            end if;
        end if;
    end process;


    channel_fu_214_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                channel_fu_214 <= ap_const_lv2_0;
            elsif (((icmp_ln29_fu_670_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then 
                channel_fu_214 <= select_ln29_1_fu_711_p3;
            end if; 
        end if;
    end process;

    dim_out_1_fu_198_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                dim_out_1_fu_198 <= ap_const_lv8_0;
            elsif (((icmp_ln29_fu_670_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then 
                dim_out_1_fu_198 <= select_ln33_3_fu_937_p3;
            end if; 
        end if;
    end process;

    dim_out_fu_186_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                dim_out_fu_186 <= ap_const_lv8_0;
            elsif (((icmp_ln29_fu_670_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then 
                dim_out_fu_186 <= add_ln35_1_fu_1034_p2;
            end if; 
        end if;
    end process;

    dim_out_offset_fu_190_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                dim_out_offset_fu_190 <= ap_const_lv4_0;
            elsif (((icmp_ln29_fu_670_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then 
                dim_out_offset_fu_190 <= add_ln35_fu_1028_p2;
            end if; 
        end if;
    end process;

    indvar_flatten22_fu_210_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                indvar_flatten22_fu_210 <= ap_const_lv13_0;
            elsif (((icmp_ln29_fu_670_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then 
                indvar_flatten22_fu_210 <= select_ln31_5_fu_1060_p3;
            end if; 
        end if;
    end process;

    indvar_flatten56_fu_218_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                indvar_flatten56_fu_218 <= ap_const_lv14_0;
            elsif (((icmp_ln29_fu_670_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then 
                indvar_flatten56_fu_218 <= add_ln29_fu_676_p2;
            end if; 
        end if;
    end process;

    indvar_flatten_fu_202_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                indvar_flatten_fu_202 <= ap_const_lv9_0;
            elsif (((icmp_ln29_fu_670_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then 
                indvar_flatten_fu_202 <= select_ln33_4_fu_1046_p3;
            end if; 
        end if;
    end process;

    y_fu_206_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                y_fu_206 <= ap_const_lv5_0;
            elsif (((icmp_ln29_fu_670_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then 
                y_fu_206 <= select_ln31_2_fu_789_p3;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln29_fu_670_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then
                empty_199_reg_1848 <= empty_199_fu_931_p2;
                empty_201_reg_1853 <= empty_201_fu_996_p2;
                icmp_ln38_reg_1877 <= icmp_ln38_fu_1016_p2;
                icmp_ln39_reg_1882 <= icmp_ln39_fu_1022_p2;
                trunc_ln38_s_reg_1872 <= empty_201_fu_996_p2(63 downto 5);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then
                empty_199_reg_1848_pp0_iter1_reg <= empty_199_reg_1848;
                icmp_ln29_reg_1844 <= icmp_ln29_fu_670_p2;
                icmp_ln38_reg_1877_pp0_iter1_reg <= icmp_ln38_reg_1877;
                icmp_ln39_reg_1882_pp0_iter1_reg <= icmp_ln39_reg_1882;
                weights_addr_8_read_reg_2091 <= m_axi_weights_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (icmp_ln29_reg_1844 = ap_const_lv1_0))) then
                trunc_ln38_11_reg_1947 <= add_ln38_5_fu_1243_p2(63 downto 5);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (icmp_ln29_reg_1844 = ap_const_lv1_0))) then
                trunc_ln38_13_reg_1958 <= add_ln38_6_fu_1268_p2(63 downto 5);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (icmp_ln29_reg_1844 = ap_const_lv1_0))) then
                trunc_ln38_15_reg_1974 <= add_ln38_7_fu_1293_p2(63 downto 5);
                weights_addr_read_reg_1963 <= m_axi_weights_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (icmp_ln29_reg_1844 = ap_const_lv1_0))) then
                trunc_ln38_17_reg_1990 <= add_ln38_8_fu_1318_p2(63 downto 5);
                weights_addr_1_read_reg_1979 <= m_axi_weights_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (icmp_ln29_reg_1844 = ap_const_lv1_0))) then
                trunc_ln38_19_reg_2006 <= add_ln38_9_fu_1343_p2(63 downto 5);
                weights_addr_2_read_reg_1995 <= m_axi_weights_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (icmp_ln29_reg_1844 = ap_const_lv1_0))) then
                trunc_ln38_1_reg_1892 <= add_ln38_fu_1118_p2(63 downto 5);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12_11001) and (icmp_ln29_reg_1844 = ap_const_lv1_0))) then
                trunc_ln38_21_reg_2022 <= add_ln38_10_fu_1368_p2(63 downto 5);
                weights_addr_3_read_reg_2011 <= m_axi_weights_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13_11001) and (icmp_ln29_reg_1844 = ap_const_lv1_0))) then
                trunc_ln38_23_reg_2038 <= add_ln38_11_fu_1393_p2(63 downto 5);
                weights_addr_4_read_reg_2027 <= m_axi_weights_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14_11001) and (icmp_ln29_reg_1844 = ap_const_lv1_0))) then
                trunc_ln38_25_reg_2054 <= add_ln38_12_fu_1418_p2(63 downto 5);
                weights_addr_5_read_reg_2043 <= m_axi_weights_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001) and (icmp_ln29_reg_1844 = ap_const_lv1_0))) then
                trunc_ln38_27_reg_2070 <= add_ln38_13_fu_1443_p2(63 downto 5);
                trunc_ln38_29_reg_2075 <= add_ln38_14_fu_1458_p2(63 downto 5);
                weights_addr_6_read_reg_2059 <= m_axi_weights_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (icmp_ln29_reg_1844 = ap_const_lv1_0))) then
                trunc_ln38_3_reg_1903 <= add_ln38_1_fu_1143_p2(63 downto 5);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (icmp_ln29_reg_1844 = ap_const_lv1_0))) then
                trunc_ln38_5_reg_1914 <= add_ln38_2_fu_1168_p2(63 downto 5);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (icmp_ln29_reg_1844 = ap_const_lv1_0))) then
                trunc_ln38_7_reg_1925 <= add_ln38_3_fu_1193_p2(63 downto 5);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (icmp_ln29_reg_1844 = ap_const_lv1_0))) then
                trunc_ln38_9_reg_1936 <= add_ln38_4_fu_1218_p2(63 downto 5);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001))) then
                weights_addr_10_read_reg_2107 <= m_axi_weights_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001))) then
                weights_addr_11_read_reg_2112 <= m_axi_weights_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001))) then
                weights_addr_12_read_reg_2117 <= m_axi_weights_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001))) then
                weights_addr_13_read_reg_2122 <= m_axi_weights_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001))) then
                weights_addr_14_read_reg_2127 <= m_axi_weights_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001))) then
                weights_addr_15_read_reg_2132 <= m_axi_weights_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln29_reg_1844 = ap_const_lv1_0))) then
                weights_addr_7_read_reg_2080 <= m_axi_weights_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then
                weights_addr_9_read_reg_2102 <= m_axi_weights_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001))) then
                weights_cache_7_3_fu_194 <= select_ln38_fu_1664_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                    zext_ln29_cast_reg_1764(7 downto 0) <= zext_ln29_cast_fu_529_p1(7 downto 0);
                    zext_ln38_10_cast_reg_1789(7 downto 0) <= zext_ln38_10_cast_fu_549_p1(7 downto 0);
                    zext_ln38_11_cast_reg_1784(7 downto 0) <= zext_ln38_11_cast_fu_545_p1(7 downto 0);
                    zext_ln38_12_cast_reg_1779(7 downto 0) <= zext_ln38_12_cast_fu_541_p1(7 downto 0);
                    zext_ln38_13_cast_reg_1774(7 downto 0) <= zext_ln38_13_cast_fu_537_p1(7 downto 0);
                    zext_ln38_14_cast_reg_1769(7 downto 0) <= zext_ln38_14_cast_fu_533_p1(7 downto 0);
                    zext_ln38_1_cast_reg_1834(7 downto 0) <= zext_ln38_1_cast_fu_585_p1(7 downto 0);
                    zext_ln38_2_cast_reg_1829(7 downto 0) <= zext_ln38_2_cast_fu_581_p1(7 downto 0);
                    zext_ln38_3_cast_reg_1824(7 downto 0) <= zext_ln38_3_cast_fu_577_p1(7 downto 0);
                    zext_ln38_4_cast_reg_1819(7 downto 0) <= zext_ln38_4_cast_fu_573_p1(7 downto 0);
                    zext_ln38_5_cast_reg_1814(7 downto 0) <= zext_ln38_5_cast_fu_569_p1(7 downto 0);
                    zext_ln38_6_cast_reg_1809(7 downto 0) <= zext_ln38_6_cast_fu_565_p1(7 downto 0);
                    zext_ln38_7_cast_reg_1804(7 downto 0) <= zext_ln38_7_cast_fu_561_p1(7 downto 0);
                    zext_ln38_8_cast_reg_1799(7 downto 0) <= zext_ln38_8_cast_fu_557_p1(7 downto 0);
                    zext_ln38_9_cast_reg_1794(7 downto 0) <= zext_ln38_9_cast_fu_553_p1(7 downto 0);
                    zext_ln38_cast_reg_1839(7 downto 0) <= zext_ln38_cast_fu_589_p1(7 downto 0);
            end if;
        end if;
    end process;
    zext_ln29_cast_reg_1764(255 downto 8) <= "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    zext_ln38_14_cast_reg_1769(255 downto 8) <= "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    zext_ln38_13_cast_reg_1774(255 downto 8) <= "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    zext_ln38_12_cast_reg_1779(255 downto 8) <= "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    zext_ln38_11_cast_reg_1784(255 downto 8) <= "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    zext_ln38_10_cast_reg_1789(255 downto 8) <= "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    zext_ln38_9_cast_reg_1794(255 downto 8) <= "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    zext_ln38_8_cast_reg_1799(255 downto 8) <= "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    zext_ln38_7_cast_reg_1804(255 downto 8) <= "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    zext_ln38_6_cast_reg_1809(255 downto 8) <= "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    zext_ln38_5_cast_reg_1814(255 downto 8) <= "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    zext_ln38_4_cast_reg_1819(255 downto 8) <= "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    zext_ln38_3_cast_reg_1824(255 downto 8) <= "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    zext_ln38_2_cast_reg_1829(255 downto 8) <= "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    zext_ln38_1_cast_reg_1834(255 downto 8) <= "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    zext_ln38_cast_reg_1839(255 downto 8) <= "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage9_subdone, ap_condition_exit_pp0_iter0_stage9, ap_block_pp0_stage15_subdone, ap_block_pp0_stage0_subdone, ap_idle_pp0_1to1, ap_block_pp0_stage1_subdone, ap_block_pp0_stage2_subdone, ap_block_pp0_stage3_subdone, ap_block_pp0_stage4_subdone, ap_block_pp0_stage5_subdone, ap_block_pp0_stage6_subdone, ap_block_pp0_stage7_subdone, ap_block_pp0_stage8_subdone, ap_block_pp0_stage10_subdone, ap_block_pp0_stage11_subdone, ap_block_pp0_stage12_subdone, ap_block_pp0_stage13_subdone, ap_block_pp0_stage14_subdone, ap_start_int)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_start_int = ap_const_logic_0) and (ap_idle_pp0_1to1 = ap_const_logic_1))) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when ap_ST_fsm_pp0_stage2 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                end if;
            when ap_ST_fsm_pp0_stage3 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                end if;
            when ap_ST_fsm_pp0_stage4 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage4_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage5;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                end if;
            when ap_ST_fsm_pp0_stage5 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage5_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage6;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage5;
                end if;
            when ap_ST_fsm_pp0_stage6 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage6_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage7;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage6;
                end if;
            when ap_ST_fsm_pp0_stage7 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage7_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage8;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage7;
                end if;
            when ap_ST_fsm_pp0_stage8 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage8_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage9;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage8;
                end if;
            when ap_ST_fsm_pp0_stage9 => 
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage9)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage9_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage10;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage9;
                end if;
            when ap_ST_fsm_pp0_stage10 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage10_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage11;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage10;
                end if;
            when ap_ST_fsm_pp0_stage11 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage11_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage12;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage11;
                end if;
            when ap_ST_fsm_pp0_stage12 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage12_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage13;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage12;
                end if;
            when ap_ST_fsm_pp0_stage13 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage13_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage14;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage13;
                end if;
            when ap_ST_fsm_pp0_stage14 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage14_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage15;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage14;
                end if;
            when ap_ST_fsm_pp0_stage15 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage15_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage15;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXX";
        end case;
    end process;
    add_ln29_1_fu_691_p2 <= std_logic_vector(unsigned(channel_fu_214) + unsigned(ap_const_lv2_1));
    add_ln29_fu_676_p2 <= std_logic_vector(unsigned(indvar_flatten56_fu_218) + unsigned(ap_const_lv14_1));
    add_ln31_1_fu_1054_p2 <= std_logic_vector(unsigned(indvar_flatten22_fu_210) + unsigned(ap_const_lv13_1));
    add_ln31_fu_761_p2 <= std_logic_vector(unsigned(select_ln29_fu_703_p3) + unsigned(ap_const_lv5_1));
    add_ln33_31_fu_1040_p2 <= std_logic_vector(unsigned(indvar_flatten_fu_202) + unsigned(ap_const_lv9_1));
    add_ln33_fu_847_p2 <= std_logic_vector(unsigned(select_ln31_fu_773_p3) + unsigned(ap_const_lv8_8));
    add_ln35_1_fu_1034_p2 <= std_logic_vector(unsigned(select_ln33_1_fu_873_p3) + unsigned(ap_const_lv8_1));
    add_ln35_fu_1028_p2 <= std_logic_vector(unsigned(select_ln33_fu_865_p3) + unsigned(ap_const_lv4_1));
    add_ln38_10_fu_1368_p2 <= std_logic_vector(unsigned(empty_201_reg_1853) + unsigned(ap_const_lv64_16));
    add_ln38_11_fu_1393_p2 <= std_logic_vector(unsigned(empty_201_reg_1853) + unsigned(ap_const_lv64_18));
    add_ln38_12_fu_1418_p2 <= std_logic_vector(unsigned(empty_201_reg_1853) + unsigned(ap_const_lv64_1A));
    add_ln38_13_fu_1443_p2 <= std_logic_vector(unsigned(empty_201_reg_1853) + unsigned(ap_const_lv64_1C));
    add_ln38_14_fu_1458_p2 <= std_logic_vector(unsigned(empty_201_reg_1853) + unsigned(ap_const_lv64_1E));
    add_ln38_1_fu_1143_p2 <= std_logic_vector(unsigned(empty_201_reg_1853) + unsigned(ap_const_lv64_4));
    add_ln38_2_fu_1168_p2 <= std_logic_vector(unsigned(empty_201_reg_1853) + unsigned(ap_const_lv64_6));
    add_ln38_3_fu_1193_p2 <= std_logic_vector(unsigned(empty_201_reg_1853) + unsigned(ap_const_lv64_8));
    add_ln38_4_fu_1218_p2 <= std_logic_vector(unsigned(empty_201_reg_1853) + unsigned(ap_const_lv64_A));
    add_ln38_5_fu_1243_p2 <= std_logic_vector(unsigned(empty_201_reg_1853) + unsigned(ap_const_lv64_C));
    add_ln38_6_fu_1268_p2 <= std_logic_vector(unsigned(empty_201_reg_1853) + unsigned(ap_const_lv64_E));
    add_ln38_7_fu_1293_p2 <= std_logic_vector(unsigned(empty_201_reg_1853) + unsigned(ap_const_lv64_10));
    add_ln38_8_fu_1318_p2 <= std_logic_vector(unsigned(empty_201_reg_1853) + unsigned(ap_const_lv64_12));
    add_ln38_9_fu_1343_p2 <= std_logic_vector(unsigned(empty_201_reg_1853) + unsigned(ap_const_lv64_14));
    add_ln38_fu_1118_p2 <= std_logic_vector(unsigned(empty_201_reg_1853) + unsigned(ap_const_lv64_2));
    and_ln29_1_fu_755_p2 <= (xor_ln29_fu_731_p2 and icmp_ln33_fu_749_p2);
    and_ln29_fu_743_p2 <= (xor_ln29_fu_731_p2 and icmp_ln35_fu_737_p2);
    and_ln31_fu_841_p2 <= (or_ln31_1_fu_835_p2 and and_ln29_fu_743_p2);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(1);
    ap_CS_fsm_pp0_stage10 <= ap_CS_fsm(10);
    ap_CS_fsm_pp0_stage11 <= ap_CS_fsm(11);
    ap_CS_fsm_pp0_stage12 <= ap_CS_fsm(12);
    ap_CS_fsm_pp0_stage13 <= ap_CS_fsm(13);
    ap_CS_fsm_pp0_stage14 <= ap_CS_fsm(14);
    ap_CS_fsm_pp0_stage15 <= ap_CS_fsm(15);
    ap_CS_fsm_pp0_stage2 <= ap_CS_fsm(2);
    ap_CS_fsm_pp0_stage3 <= ap_CS_fsm(3);
    ap_CS_fsm_pp0_stage4 <= ap_CS_fsm(4);
    ap_CS_fsm_pp0_stage5 <= ap_CS_fsm(5);
    ap_CS_fsm_pp0_stage6 <= ap_CS_fsm(6);
    ap_CS_fsm_pp0_stage7 <= ap_CS_fsm(7);
    ap_CS_fsm_pp0_stage8 <= ap_CS_fsm(8);
    ap_CS_fsm_pp0_stage9 <= ap_CS_fsm(9);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_weights_RVALID, icmp_ln29_reg_1844, ap_block_state17_io)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state17_io) or ((m_axi_weights_RVALID = ap_const_logic_0) and (icmp_ln29_reg_1844 = ap_const_lv1_0))));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_weights_RVALID, icmp_ln29_reg_1844, ap_block_state17_io)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state17_io) or ((m_axi_weights_RVALID = ap_const_logic_0) and (icmp_ln29_reg_1844 = ap_const_lv1_0))));
    end process;

        ap_block_pp0_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage10 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage10_11001_assign_proc : process(ap_enable_reg_pp0_iter0, m_axi_weights_RVALID, icmp_ln29_reg_1844, ap_block_state11_io)
    begin
                ap_block_pp0_stage10_11001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state11_io) or ((m_axi_weights_RVALID = ap_const_logic_0) and (icmp_ln29_reg_1844 = ap_const_lv1_0))));
    end process;


    ap_block_pp0_stage10_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, m_axi_weights_RVALID, icmp_ln29_reg_1844, ap_block_state11_io)
    begin
                ap_block_pp0_stage10_subdone <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state11_io) or ((m_axi_weights_RVALID = ap_const_logic_0) and (icmp_ln29_reg_1844 = ap_const_lv1_0))));
    end process;

        ap_block_pp0_stage11 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage11_11001_assign_proc : process(ap_enable_reg_pp0_iter0, m_axi_weights_RVALID, icmp_ln29_reg_1844, ap_block_state12_io)
    begin
                ap_block_pp0_stage11_11001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state12_io) or ((m_axi_weights_RVALID = ap_const_logic_0) and (icmp_ln29_reg_1844 = ap_const_lv1_0))));
    end process;


    ap_block_pp0_stage11_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, m_axi_weights_RVALID, icmp_ln29_reg_1844, ap_block_state12_io)
    begin
                ap_block_pp0_stage11_subdone <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state12_io) or ((m_axi_weights_RVALID = ap_const_logic_0) and (icmp_ln29_reg_1844 = ap_const_lv1_0))));
    end process;

        ap_block_pp0_stage12 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage12_11001_assign_proc : process(ap_enable_reg_pp0_iter0, m_axi_weights_RVALID, icmp_ln29_reg_1844, ap_block_state13_io)
    begin
                ap_block_pp0_stage12_11001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state13_io) or ((m_axi_weights_RVALID = ap_const_logic_0) and (icmp_ln29_reg_1844 = ap_const_lv1_0))));
    end process;


    ap_block_pp0_stage12_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, m_axi_weights_RVALID, icmp_ln29_reg_1844, ap_block_state13_io)
    begin
                ap_block_pp0_stage12_subdone <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state13_io) or ((m_axi_weights_RVALID = ap_const_logic_0) and (icmp_ln29_reg_1844 = ap_const_lv1_0))));
    end process;

        ap_block_pp0_stage13 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage13_11001_assign_proc : process(ap_enable_reg_pp0_iter0, m_axi_weights_RVALID, icmp_ln29_reg_1844, ap_block_state14_io)
    begin
                ap_block_pp0_stage13_11001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state14_io) or ((m_axi_weights_RVALID = ap_const_logic_0) and (icmp_ln29_reg_1844 = ap_const_lv1_0))));
    end process;


    ap_block_pp0_stage13_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, m_axi_weights_RVALID, icmp_ln29_reg_1844, ap_block_state14_io)
    begin
                ap_block_pp0_stage13_subdone <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state14_io) or ((m_axi_weights_RVALID = ap_const_logic_0) and (icmp_ln29_reg_1844 = ap_const_lv1_0))));
    end process;

        ap_block_pp0_stage14 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage14_11001_assign_proc : process(ap_enable_reg_pp0_iter0, m_axi_weights_RVALID, icmp_ln29_reg_1844, ap_block_state15_io)
    begin
                ap_block_pp0_stage14_11001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state15_io) or ((m_axi_weights_RVALID = ap_const_logic_0) and (icmp_ln29_reg_1844 = ap_const_lv1_0))));
    end process;


    ap_block_pp0_stage14_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, m_axi_weights_RVALID, icmp_ln29_reg_1844, ap_block_state15_io)
    begin
                ap_block_pp0_stage14_subdone <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state15_io) or ((m_axi_weights_RVALID = ap_const_logic_0) and (icmp_ln29_reg_1844 = ap_const_lv1_0))));
    end process;

        ap_block_pp0_stage15 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage15_11001_assign_proc : process(ap_enable_reg_pp0_iter0, m_axi_weights_RVALID, icmp_ln29_reg_1844, ap_block_state16_io)
    begin
                ap_block_pp0_stage15_11001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state16_io) or ((m_axi_weights_RVALID = ap_const_logic_0) and (icmp_ln29_reg_1844 = ap_const_lv1_0))));
    end process;


    ap_block_pp0_stage15_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, m_axi_weights_RVALID, icmp_ln29_reg_1844, ap_block_state16_io)
    begin
                ap_block_pp0_stage15_subdone <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state16_io) or ((m_axi_weights_RVALID = ap_const_logic_0) and (icmp_ln29_reg_1844 = ap_const_lv1_0))));
    end process;


    ap_block_pp0_stage1_11001_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_weights_ARREADY, m_axi_weights_RVALID)
    begin
                ap_block_pp0_stage1_11001 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and ((m_axi_weights_RVALID = ap_const_logic_0) or (m_axi_weights_ARREADY = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage1_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_weights_ARREADY, m_axi_weights_RVALID)
    begin
                ap_block_pp0_stage1_subdone <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and ((m_axi_weights_RVALID = ap_const_logic_0) or (m_axi_weights_ARREADY = ap_const_logic_0)));
    end process;

        ap_block_pp0_stage2 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage2_11001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, m_axi_weights_RVALID, ap_block_state3_io)
    begin
                ap_block_pp0_stage2_11001 <= (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state3_io)) or ((m_axi_weights_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage2_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, m_axi_weights_RVALID, ap_block_state3_io)
    begin
                ap_block_pp0_stage2_subdone <= (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state3_io)) or ((m_axi_weights_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;

        ap_block_pp0_stage3 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage3_11001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, m_axi_weights_RVALID, ap_block_state4_io)
    begin
                ap_block_pp0_stage3_11001 <= (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state4_io)) or ((m_axi_weights_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage3_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, m_axi_weights_RVALID, ap_block_state4_io)
    begin
                ap_block_pp0_stage3_subdone <= (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state4_io)) or ((m_axi_weights_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;

        ap_block_pp0_stage4 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage4_11001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, m_axi_weights_RVALID, ap_block_state5_io)
    begin
                ap_block_pp0_stage4_11001 <= (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state5_io)) or ((m_axi_weights_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage4_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, m_axi_weights_RVALID, ap_block_state5_io)
    begin
                ap_block_pp0_stage4_subdone <= (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state5_io)) or ((m_axi_weights_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;

        ap_block_pp0_stage5 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage5_11001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, m_axi_weights_RVALID, ap_block_state6_io)
    begin
                ap_block_pp0_stage5_11001 <= (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state6_io)) or ((m_axi_weights_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage5_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, m_axi_weights_RVALID, ap_block_state6_io)
    begin
                ap_block_pp0_stage5_subdone <= (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state6_io)) or ((m_axi_weights_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;

        ap_block_pp0_stage6 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage6_11001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, m_axi_weights_RVALID, ap_block_state7_io)
    begin
                ap_block_pp0_stage6_11001 <= (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state7_io)) or ((m_axi_weights_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage6_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, m_axi_weights_RVALID, ap_block_state7_io)
    begin
                ap_block_pp0_stage6_subdone <= (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state7_io)) or ((m_axi_weights_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;

        ap_block_pp0_stage7 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage7_11001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, m_axi_weights_RVALID, ap_block_state8_io)
    begin
                ap_block_pp0_stage7_11001 <= (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state8_io)) or ((m_axi_weights_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage7_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, m_axi_weights_RVALID, ap_block_state8_io)
    begin
                ap_block_pp0_stage7_subdone <= (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state8_io)) or ((m_axi_weights_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;

        ap_block_pp0_stage8 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage8_11001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, m_axi_weights_RVALID, ap_block_state9_io)
    begin
                ap_block_pp0_stage8_11001 <= (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state9_io)) or ((m_axi_weights_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage8_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, m_axi_weights_RVALID, ap_block_state9_io)
    begin
                ap_block_pp0_stage8_subdone <= (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state9_io)) or ((m_axi_weights_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;

        ap_block_pp0_stage9 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage9_11001_assign_proc : process(ap_enable_reg_pp0_iter0, m_axi_weights_RVALID, icmp_ln29_reg_1844, ap_block_state10_io)
    begin
                ap_block_pp0_stage9_11001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state10_io) or ((m_axi_weights_RVALID = ap_const_logic_0) and (icmp_ln29_reg_1844 = ap_const_lv1_0))));
    end process;


    ap_block_pp0_stage9_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, m_axi_weights_RVALID, icmp_ln29_reg_1844, ap_block_state10_io)
    begin
                ap_block_pp0_stage9_subdone <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state10_io) or ((m_axi_weights_RVALID = ap_const_logic_0) and (icmp_ln29_reg_1844 = ap_const_lv1_0))));
    end process;


    ap_block_state10_io_assign_proc : process(m_axi_weights_ARREADY, icmp_ln29_reg_1844)
    begin
                ap_block_state10_io <= ((m_axi_weights_ARREADY = ap_const_logic_0) and (icmp_ln29_reg_1844 = ap_const_lv1_0));
    end process;


    ap_block_state10_pp0_stage9_iter0_assign_proc : process(m_axi_weights_RVALID, icmp_ln29_reg_1844)
    begin
                ap_block_state10_pp0_stage9_iter0 <= ((m_axi_weights_RVALID = ap_const_logic_0) and (icmp_ln29_reg_1844 = ap_const_lv1_0));
    end process;


    ap_block_state11_io_assign_proc : process(m_axi_weights_ARREADY, icmp_ln29_reg_1844)
    begin
                ap_block_state11_io <= ((m_axi_weights_ARREADY = ap_const_logic_0) and (icmp_ln29_reg_1844 = ap_const_lv1_0));
    end process;


    ap_block_state11_pp0_stage10_iter0_assign_proc : process(m_axi_weights_RVALID, icmp_ln29_reg_1844)
    begin
                ap_block_state11_pp0_stage10_iter0 <= ((m_axi_weights_RVALID = ap_const_logic_0) and (icmp_ln29_reg_1844 = ap_const_lv1_0));
    end process;


    ap_block_state12_io_assign_proc : process(m_axi_weights_ARREADY, icmp_ln29_reg_1844)
    begin
                ap_block_state12_io <= ((m_axi_weights_ARREADY = ap_const_logic_0) and (icmp_ln29_reg_1844 = ap_const_lv1_0));
    end process;


    ap_block_state12_pp0_stage11_iter0_assign_proc : process(m_axi_weights_RVALID, icmp_ln29_reg_1844)
    begin
                ap_block_state12_pp0_stage11_iter0 <= ((m_axi_weights_RVALID = ap_const_logic_0) and (icmp_ln29_reg_1844 = ap_const_lv1_0));
    end process;


    ap_block_state13_io_assign_proc : process(m_axi_weights_ARREADY, icmp_ln29_reg_1844)
    begin
                ap_block_state13_io <= ((m_axi_weights_ARREADY = ap_const_logic_0) and (icmp_ln29_reg_1844 = ap_const_lv1_0));
    end process;


    ap_block_state13_pp0_stage12_iter0_assign_proc : process(m_axi_weights_RVALID, icmp_ln29_reg_1844)
    begin
                ap_block_state13_pp0_stage12_iter0 <= ((m_axi_weights_RVALID = ap_const_logic_0) and (icmp_ln29_reg_1844 = ap_const_lv1_0));
    end process;


    ap_block_state14_io_assign_proc : process(m_axi_weights_ARREADY, icmp_ln29_reg_1844)
    begin
                ap_block_state14_io <= ((m_axi_weights_ARREADY = ap_const_logic_0) and (icmp_ln29_reg_1844 = ap_const_lv1_0));
    end process;


    ap_block_state14_pp0_stage13_iter0_assign_proc : process(m_axi_weights_RVALID, icmp_ln29_reg_1844)
    begin
                ap_block_state14_pp0_stage13_iter0 <= ((m_axi_weights_RVALID = ap_const_logic_0) and (icmp_ln29_reg_1844 = ap_const_lv1_0));
    end process;


    ap_block_state15_io_assign_proc : process(m_axi_weights_ARREADY, icmp_ln29_reg_1844)
    begin
                ap_block_state15_io <= ((m_axi_weights_ARREADY = ap_const_logic_0) and (icmp_ln29_reg_1844 = ap_const_lv1_0));
    end process;


    ap_block_state15_pp0_stage14_iter0_assign_proc : process(m_axi_weights_RVALID, icmp_ln29_reg_1844)
    begin
                ap_block_state15_pp0_stage14_iter0 <= ((m_axi_weights_RVALID = ap_const_logic_0) and (icmp_ln29_reg_1844 = ap_const_lv1_0));
    end process;


    ap_block_state16_io_assign_proc : process(m_axi_weights_ARREADY, icmp_ln29_reg_1844)
    begin
                ap_block_state16_io <= ((m_axi_weights_ARREADY = ap_const_logic_0) and (icmp_ln29_reg_1844 = ap_const_lv1_0));
    end process;


    ap_block_state16_pp0_stage15_iter0_assign_proc : process(m_axi_weights_RVALID, icmp_ln29_reg_1844)
    begin
                ap_block_state16_pp0_stage15_iter0 <= ((m_axi_weights_RVALID = ap_const_logic_0) and (icmp_ln29_reg_1844 = ap_const_lv1_0));
    end process;


    ap_block_state17_io_assign_proc : process(m_axi_weights_ARREADY, icmp_ln29_reg_1844)
    begin
                ap_block_state17_io <= ((m_axi_weights_ARREADY = ap_const_logic_0) and (icmp_ln29_reg_1844 = ap_const_lv1_0));
    end process;


    ap_block_state17_pp0_stage0_iter1_assign_proc : process(m_axi_weights_RVALID, icmp_ln29_reg_1844)
    begin
                ap_block_state17_pp0_stage0_iter1 <= ((m_axi_weights_RVALID = ap_const_logic_0) and (icmp_ln29_reg_1844 = ap_const_lv1_0));
    end process;


    ap_block_state18_pp0_stage1_iter1_assign_proc : process(m_axi_weights_RVALID)
    begin
                ap_block_state18_pp0_stage1_iter1 <= (m_axi_weights_RVALID = ap_const_logic_0);
    end process;


    ap_block_state19_pp0_stage2_iter1_assign_proc : process(m_axi_weights_RVALID)
    begin
                ap_block_state19_pp0_stage2_iter1 <= (m_axi_weights_RVALID = ap_const_logic_0);
    end process;

        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state20_pp0_stage3_iter1_assign_proc : process(m_axi_weights_RVALID)
    begin
                ap_block_state20_pp0_stage3_iter1 <= (m_axi_weights_RVALID = ap_const_logic_0);
    end process;


    ap_block_state21_pp0_stage4_iter1_assign_proc : process(m_axi_weights_RVALID)
    begin
                ap_block_state21_pp0_stage4_iter1 <= (m_axi_weights_RVALID = ap_const_logic_0);
    end process;


    ap_block_state22_pp0_stage5_iter1_assign_proc : process(m_axi_weights_RVALID)
    begin
                ap_block_state22_pp0_stage5_iter1 <= (m_axi_weights_RVALID = ap_const_logic_0);
    end process;


    ap_block_state23_pp0_stage6_iter1_assign_proc : process(m_axi_weights_RVALID)
    begin
                ap_block_state23_pp0_stage6_iter1 <= (m_axi_weights_RVALID = ap_const_logic_0);
    end process;


    ap_block_state24_pp0_stage7_iter1_assign_proc : process(m_axi_weights_RVALID)
    begin
                ap_block_state24_pp0_stage7_iter1 <= (m_axi_weights_RVALID = ap_const_logic_0);
    end process;


    ap_block_state25_pp0_stage8_iter1_assign_proc : process(m_axi_weights_RVALID)
    begin
                ap_block_state25_pp0_stage8_iter1 <= (m_axi_weights_RVALID = ap_const_logic_0);
    end process;

        ap_block_state26_pp0_stage9_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage1_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state3_io_assign_proc : process(m_axi_weights_ARREADY, icmp_ln29_reg_1844)
    begin
                ap_block_state3_io <= ((m_axi_weights_ARREADY = ap_const_logic_0) and (icmp_ln29_reg_1844 = ap_const_lv1_0));
    end process;

        ap_block_state3_pp0_stage2_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state4_io_assign_proc : process(m_axi_weights_ARREADY, icmp_ln29_reg_1844)
    begin
                ap_block_state4_io <= ((m_axi_weights_ARREADY = ap_const_logic_0) and (icmp_ln29_reg_1844 = ap_const_lv1_0));
    end process;

        ap_block_state4_pp0_stage3_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state5_io_assign_proc : process(m_axi_weights_ARREADY, icmp_ln29_reg_1844)
    begin
                ap_block_state5_io <= ((m_axi_weights_ARREADY = ap_const_logic_0) and (icmp_ln29_reg_1844 = ap_const_lv1_0));
    end process;

        ap_block_state5_pp0_stage4_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state6_io_assign_proc : process(m_axi_weights_ARREADY, icmp_ln29_reg_1844)
    begin
                ap_block_state6_io <= ((m_axi_weights_ARREADY = ap_const_logic_0) and (icmp_ln29_reg_1844 = ap_const_lv1_0));
    end process;

        ap_block_state6_pp0_stage5_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state7_io_assign_proc : process(m_axi_weights_ARREADY, icmp_ln29_reg_1844)
    begin
                ap_block_state7_io <= ((m_axi_weights_ARREADY = ap_const_logic_0) and (icmp_ln29_reg_1844 = ap_const_lv1_0));
    end process;

        ap_block_state7_pp0_stage6_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state8_io_assign_proc : process(m_axi_weights_ARREADY, icmp_ln29_reg_1844)
    begin
                ap_block_state8_io <= ((m_axi_weights_ARREADY = ap_const_logic_0) and (icmp_ln29_reg_1844 = ap_const_lv1_0));
    end process;

        ap_block_state8_pp0_stage7_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state9_io_assign_proc : process(m_axi_weights_ARREADY, icmp_ln29_reg_1844)
    begin
                ap_block_state9_io <= ((m_axi_weights_ARREADY = ap_const_logic_0) and (icmp_ln29_reg_1844 = ap_const_lv1_0));
    end process;

        ap_block_state9_pp0_stage8_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_exit_pp0_iter0_stage9_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage9, icmp_ln29_reg_1844, ap_block_pp0_stage9_subdone)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_subdone) and (icmp_ln29_reg_1844 = ap_const_lv1_1))) then 
            ap_condition_exit_pp0_iter0_stage9 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage9 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_subdone, ap_loop_exit_ready, ap_done_reg)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage9_subdone))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_enable_reg_pp0_iter0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0_reg, ap_start_int)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
            ap_enable_reg_pp0_iter0 <= ap_start_int;
        else 
            ap_enable_reg_pp0_iter0 <= ap_enable_reg_pp0_iter0_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_start_int = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_1to1_assign_proc : process(ap_enable_reg_pp0_iter1)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_0)) then 
            ap_idle_pp0_1to1 <= ap_const_logic_1;
        else 
            ap_idle_pp0_1to1 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage9;

    ap_ready_int_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage15_subdone)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_subdone))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;

    empty_196_fu_801_p1 <= add_ln31_fu_761_p2(4 - 1 downto 0);
    empty_197_fu_911_p2 <= std_logic_vector(unsigned(tmp_fu_903_p3) - unsigned(select_ln33_2_cast_fu_899_p1));
    empty_198_fu_917_p2 <= std_logic_vector(unsigned(empty_197_fu_911_p2) + unsigned(select_ln29_2_cast_fu_719_p1));
    empty_199_fu_931_p2 <= std_logic_vector(unsigned(tmp_468_fu_923_p3) + unsigned(select_ln31_2_cast_fu_797_p1));
    empty_200_fu_969_p2 <= std_logic_vector(unsigned(p_shl_cast_fu_953_p1) - unsigned(p_shl1_cast_fu_965_p1));
    empty_201_fu_996_p2 <= std_logic_vector(unsigned(tmp2_fu_991_p2) + unsigned(tmp3_cast_fu_987_p1));
    empty_fu_648_p1 <= y_fu_206(4 - 1 downto 0);
    icmp_ln29_fu_670_p2 <= "1" when (indvar_flatten56_fu_218 = ap_const_lv14_2400) else "0";
    icmp_ln31_fu_697_p2 <= "1" when (indvar_flatten22_fu_210 = ap_const_lv13_C00) else "0";
    icmp_ln33_fu_749_p2 <= "1" when (indvar_flatten_fu_202 = ap_const_lv9_C0) else "0";
    icmp_ln35_fu_737_p2 <= "1" when (dim_out_offset_fu_190 = ap_const_lv4_8) else "0";
    icmp_ln38_fu_1016_p2 <= "1" when (trunc_ln38_31_fu_1012_p1 = ap_const_lv3_7) else "0";
    icmp_ln39_fu_1022_p2 <= "1" when (select_ln33_fu_865_p3 = ap_const_lv4_7) else "0";
    lshr_ln38_10_fu_1580_p2 <= std_logic_vector(shift_right(unsigned(weights_addr_10_read_reg_2107),to_integer(unsigned('0' & zext_ln38_10_cast_reg_1789(31-1 downto 0)))));
    lshr_ln38_11_fu_1588_p2 <= std_logic_vector(shift_right(unsigned(weights_addr_11_read_reg_2112),to_integer(unsigned('0' & zext_ln38_11_cast_reg_1784(31-1 downto 0)))));
    lshr_ln38_12_fu_1596_p2 <= std_logic_vector(shift_right(unsigned(weights_addr_12_read_reg_2117),to_integer(unsigned('0' & zext_ln38_12_cast_reg_1779(31-1 downto 0)))));
    lshr_ln38_13_fu_1604_p2 <= std_logic_vector(shift_right(unsigned(weights_addr_13_read_reg_2122),to_integer(unsigned('0' & zext_ln38_13_cast_reg_1774(31-1 downto 0)))));
    lshr_ln38_14_fu_1612_p2 <= std_logic_vector(shift_right(unsigned(weights_addr_14_read_reg_2127),to_integer(unsigned('0' & zext_ln38_14_cast_reg_1769(31-1 downto 0)))));
    lshr_ln38_15_fu_1620_p2 <= std_logic_vector(shift_right(unsigned(weights_addr_15_read_reg_2132),to_integer(unsigned('0' & zext_ln29_cast_reg_1764(31-1 downto 0)))));
    lshr_ln38_1_fu_1508_p2 <= std_logic_vector(shift_right(unsigned(weights_addr_1_read_reg_1979),to_integer(unsigned('0' & zext_ln38_1_cast_reg_1834(31-1 downto 0)))));
    lshr_ln38_2_fu_1516_p2 <= std_logic_vector(shift_right(unsigned(weights_addr_2_read_reg_1995),to_integer(unsigned('0' & zext_ln38_2_cast_reg_1829(31-1 downto 0)))));
    lshr_ln38_3_fu_1524_p2 <= std_logic_vector(shift_right(unsigned(weights_addr_3_read_reg_2011),to_integer(unsigned('0' & zext_ln38_3_cast_reg_1824(31-1 downto 0)))));
    lshr_ln38_4_fu_1532_p2 <= std_logic_vector(shift_right(unsigned(weights_addr_4_read_reg_2027),to_integer(unsigned('0' & zext_ln38_4_cast_reg_1819(31-1 downto 0)))));
    lshr_ln38_5_fu_1540_p2 <= std_logic_vector(shift_right(unsigned(weights_addr_5_read_reg_2043),to_integer(unsigned('0' & zext_ln38_5_cast_reg_1814(31-1 downto 0)))));
    lshr_ln38_6_fu_1548_p2 <= std_logic_vector(shift_right(unsigned(weights_addr_6_read_reg_2059),to_integer(unsigned('0' & zext_ln38_6_cast_reg_1809(31-1 downto 0)))));
    lshr_ln38_7_fu_1556_p2 <= std_logic_vector(shift_right(unsigned(weights_addr_7_read_reg_2080),to_integer(unsigned('0' & zext_ln38_7_cast_reg_1804(31-1 downto 0)))));
    lshr_ln38_8_fu_1564_p2 <= std_logic_vector(shift_right(unsigned(weights_addr_8_read_reg_2091),to_integer(unsigned('0' & zext_ln38_8_cast_reg_1799(31-1 downto 0)))));
    lshr_ln38_9_fu_1572_p2 <= std_logic_vector(shift_right(unsigned(weights_addr_9_read_reg_2102),to_integer(unsigned('0' & zext_ln38_9_cast_reg_1794(31-1 downto 0)))));
    lshr_ln38_fu_1500_p2 <= std_logic_vector(shift_right(unsigned(weights_addr_read_reg_1963),to_integer(unsigned('0' & zext_ln38_cast_reg_1839(31-1 downto 0)))));

    m_axi_weights_ARADDR_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage9, icmp_ln29_reg_1844, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage4_11001, ap_block_pp0_stage5_11001, ap_block_pp0_stage6_11001, ap_block_pp0_stage7_11001, ap_block_pp0_stage8_11001, ap_block_pp0_stage9_11001, ap_block_pp0_stage10_11001, ap_block_pp0_stage11_11001, ap_block_pp0_stage12_11001, ap_block_pp0_stage13_11001, ap_block_pp0_stage14_11001, ap_block_pp0_stage15_11001, sext_ln38_fu_1108_p1, sext_ln38_1_fu_1133_p1, sext_ln38_2_fu_1158_p1, sext_ln38_3_fu_1183_p1, sext_ln38_4_fu_1208_p1, sext_ln38_5_fu_1233_p1, sext_ln38_6_fu_1258_p1, sext_ln38_7_fu_1283_p1, sext_ln38_8_fu_1308_p1, sext_ln38_9_fu_1333_p1, sext_ln38_10_fu_1358_p1, sext_ln38_11_fu_1383_p1, sext_ln38_12_fu_1408_p1, sext_ln38_13_fu_1433_p1, sext_ln38_14_fu_1473_p1, sext_ln38_15_fu_1483_p1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then 
            m_axi_weights_ARADDR <= sext_ln38_15_fu_1483_p1;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln29_reg_1844 = ap_const_lv1_0))) then 
            m_axi_weights_ARADDR <= sext_ln38_14_fu_1473_p1;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001) and (icmp_ln29_reg_1844 = ap_const_lv1_0))) then 
            m_axi_weights_ARADDR <= sext_ln38_13_fu_1433_p1;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14_11001) and (icmp_ln29_reg_1844 = ap_const_lv1_0))) then 
            m_axi_weights_ARADDR <= sext_ln38_12_fu_1408_p1;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13_11001) and (icmp_ln29_reg_1844 = ap_const_lv1_0))) then 
            m_axi_weights_ARADDR <= sext_ln38_11_fu_1383_p1;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12_11001) and (icmp_ln29_reg_1844 = ap_const_lv1_0))) then 
            m_axi_weights_ARADDR <= sext_ln38_10_fu_1358_p1;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (icmp_ln29_reg_1844 = ap_const_lv1_0))) then 
            m_axi_weights_ARADDR <= sext_ln38_9_fu_1333_p1;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (icmp_ln29_reg_1844 = ap_const_lv1_0))) then 
            m_axi_weights_ARADDR <= sext_ln38_8_fu_1308_p1;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (icmp_ln29_reg_1844 = ap_const_lv1_0))) then 
            m_axi_weights_ARADDR <= sext_ln38_7_fu_1283_p1;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (icmp_ln29_reg_1844 = ap_const_lv1_0))) then 
            m_axi_weights_ARADDR <= sext_ln38_6_fu_1258_p1;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (icmp_ln29_reg_1844 = ap_const_lv1_0))) then 
            m_axi_weights_ARADDR <= sext_ln38_5_fu_1233_p1;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (icmp_ln29_reg_1844 = ap_const_lv1_0))) then 
            m_axi_weights_ARADDR <= sext_ln38_4_fu_1208_p1;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (icmp_ln29_reg_1844 = ap_const_lv1_0))) then 
            m_axi_weights_ARADDR <= sext_ln38_3_fu_1183_p1;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (icmp_ln29_reg_1844 = ap_const_lv1_0))) then 
            m_axi_weights_ARADDR <= sext_ln38_2_fu_1158_p1;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (icmp_ln29_reg_1844 = ap_const_lv1_0))) then 
            m_axi_weights_ARADDR <= sext_ln38_1_fu_1133_p1;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (icmp_ln29_reg_1844 = ap_const_lv1_0))) then 
            m_axi_weights_ARADDR <= sext_ln38_fu_1108_p1;
        else 
            m_axi_weights_ARADDR <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    m_axi_weights_ARBURST <= ap_const_lv2_0;
    m_axi_weights_ARCACHE <= ap_const_lv4_0;
    m_axi_weights_ARID <= ap_const_lv1_0;
    m_axi_weights_ARLEN <= ap_const_lv32_1;
    m_axi_weights_ARLOCK <= ap_const_lv2_0;
    m_axi_weights_ARPROT <= ap_const_lv3_0;
    m_axi_weights_ARQOS <= ap_const_lv4_0;
    m_axi_weights_ARREGION <= ap_const_lv4_0;
    m_axi_weights_ARSIZE <= ap_const_lv3_0;
    m_axi_weights_ARUSER <= ap_const_lv1_0;

    m_axi_weights_ARVALID_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage9, icmp_ln29_reg_1844, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage4_11001, ap_block_pp0_stage5_11001, ap_block_pp0_stage6_11001, ap_block_pp0_stage7_11001, ap_block_pp0_stage8_11001, ap_block_pp0_stage9_11001, ap_block_pp0_stage10_11001, ap_block_pp0_stage11_11001, ap_block_pp0_stage12_11001, ap_block_pp0_stage13_11001, ap_block_pp0_stage14_11001, ap_block_pp0_stage15_11001)
    begin
        if ((((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln29_reg_1844 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (icmp_ln29_reg_1844 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (icmp_ln29_reg_1844 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14_11001) and (icmp_ln29_reg_1844 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (icmp_ln29_reg_1844 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13_11001) and (icmp_ln29_reg_1844 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (icmp_ln29_reg_1844 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12_11001) and (icmp_ln29_reg_1844 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (icmp_ln29_reg_1844 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (icmp_ln29_reg_1844 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (icmp_ln29_reg_1844 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (icmp_ln29_reg_1844 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (icmp_ln29_reg_1844 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (icmp_ln29_reg_1844 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001) and (icmp_ln29_reg_1844 = ap_const_lv1_0)))) then 
            m_axi_weights_ARVALID <= ap_const_logic_1;
        else 
            m_axi_weights_ARVALID <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_weights_AWADDR <= ap_const_lv64_0;
    m_axi_weights_AWBURST <= ap_const_lv2_0;
    m_axi_weights_AWCACHE <= ap_const_lv4_0;
    m_axi_weights_AWID <= ap_const_lv1_0;
    m_axi_weights_AWLEN <= ap_const_lv32_0;
    m_axi_weights_AWLOCK <= ap_const_lv2_0;
    m_axi_weights_AWPROT <= ap_const_lv3_0;
    m_axi_weights_AWQOS <= ap_const_lv4_0;
    m_axi_weights_AWREGION <= ap_const_lv4_0;
    m_axi_weights_AWSIZE <= ap_const_lv3_0;
    m_axi_weights_AWUSER <= ap_const_lv1_0;
    m_axi_weights_AWVALID <= ap_const_logic_0;
    m_axi_weights_BREADY <= ap_const_logic_0;

    m_axi_weights_RREADY_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage9, icmp_ln29_reg_1844, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage4_11001, ap_block_pp0_stage5_11001, ap_block_pp0_stage6_11001, ap_block_pp0_stage7_11001, ap_block_pp0_stage8_11001, ap_block_pp0_stage9_11001, ap_block_pp0_stage10_11001, ap_block_pp0_stage11_11001, ap_block_pp0_stage12_11001, ap_block_pp0_stage13_11001, ap_block_pp0_stage14_11001, ap_block_pp0_stage15_11001)
    begin
        if ((((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln29_reg_1844 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (icmp_ln29_reg_1844 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14_11001) and (icmp_ln29_reg_1844 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13_11001) and (icmp_ln29_reg_1844 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12_11001) and (icmp_ln29_reg_1844 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (icmp_ln29_reg_1844 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (icmp_ln29_reg_1844 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001) and (icmp_ln29_reg_1844 = ap_const_lv1_0)))) then 
            m_axi_weights_RREADY <= ap_const_logic_1;
        else 
            m_axi_weights_RREADY <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_weights_WDATA <= ap_const_lv256_lc_1;
    m_axi_weights_WID <= ap_const_lv1_0;
    m_axi_weights_WLAST <= ap_const_logic_0;
    m_axi_weights_WSTRB <= ap_const_lv32_0;
    m_axi_weights_WUSER <= ap_const_lv1_0;
    m_axi_weights_WVALID <= ap_const_logic_0;
    or_ln31_1_fu_835_p2 <= (xor_ln31_fu_829_p2 or icmp_ln31_fu_697_p2);
    or_ln31_fu_767_p2 <= (icmp_ln31_fu_697_p2 or and_ln29_1_fu_755_p2);
    or_ln33_1_fu_859_p2 <= (or_ln33_fu_853_p2 or icmp_ln31_fu_697_p2);
    or_ln33_fu_853_p2 <= (and_ln31_fu_841_p2 or and_ln29_1_fu_755_p2);
    or_ln38_s_fu_1628_p17 <= (((((((((((((((trunc_ln38_30_fu_1624_p1 & trunc_ln38_28_fu_1616_p1) & trunc_ln38_26_fu_1608_p1) & trunc_ln38_24_fu_1600_p1) & trunc_ln38_22_fu_1592_p1) & trunc_ln38_20_fu_1584_p1) & trunc_ln38_18_fu_1576_p1) & trunc_ln38_16_fu_1568_p1) & trunc_ln38_14_fu_1560_p1) & trunc_ln38_12_fu_1552_p1) & trunc_ln38_10_fu_1544_p1) & trunc_ln38_8_fu_1536_p1) & trunc_ln38_6_fu_1528_p1) & trunc_ln38_4_fu_1520_p1) & trunc_ln38_2_fu_1512_p1) & trunc_ln38_fu_1504_p1);
        p_cast20_fu_975_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(empty_200_fu_969_p2),64));

    p_cast2_fu_1496_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_199_reg_1848_pp0_iter1_reg),64));
    p_mid1_fu_881_p4 <= add_ln33_fu_847_p2(7 downto 3);
    p_mid_fu_805_p3 <= (empty_196_fu_801_p1 & ap_const_lv5_0);
    p_shl1_cast_fu_965_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl1_fu_957_p3),20));
    p_shl1_fu_957_p3 <= (select_ln33_1_fu_873_p3 & ap_const_lv9_0);
    p_shl_cast_fu_953_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl_fu_945_p3),20));
    p_shl_fu_945_p3 <= (select_ln33_1_fu_873_p3 & ap_const_lv11_0);
    patch_embed_weights_address0 <= p_cast2_fu_1496_p1(11 - 1 downto 0);

    patch_embed_weights_ce0_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001))) then 
            patch_embed_weights_ce0 <= ap_const_logic_1;
        else 
            patch_embed_weights_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    patch_embed_weights_d0 <= (((((((select_ln38_fu_1664_p3 & select_ln38_fu_1664_p3) & select_ln38_fu_1664_p3) & select_ln38_fu_1664_p3) & select_ln38_fu_1664_p3) & select_ln38_fu_1664_p3) & select_ln38_fu_1664_p3) & select_ln38_fu_1664_p3);

    patch_embed_weights_we0_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage9, icmp_ln39_reg_1882_pp0_iter1_reg, ap_block_pp0_stage9_11001)
    begin
        if (((icmp_ln39_reg_1882_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001))) then 
            patch_embed_weights_we0 <= ap_const_logic_1;
        else 
            patch_embed_weights_we0 <= ap_const_logic_0;
        end if; 
    end process;

    select_ln29_1_fu_711_p3 <= 
        add_ln29_1_fu_691_p2 when (icmp_ln31_fu_697_p2(0) = '1') else 
        channel_fu_214;
    select_ln29_2_cast_fu_719_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln29_1_fu_711_p3),7));
    select_ln29_2_fu_723_p3 <= 
        ap_const_lv9_0 when (icmp_ln31_fu_697_p2(0) = '1') else 
        tmp_466_fu_652_p3;
    select_ln29_fu_703_p3 <= 
        ap_const_lv5_0 when (icmp_ln31_fu_697_p2(0) = '1') else 
        y_fu_206;
    select_ln31_1_fu_781_p3 <= 
        ap_const_lv8_0 when (or_ln31_fu_767_p2(0) = '1') else 
        dim_out_fu_186;
    select_ln31_2_cast_fu_797_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln31_2_fu_789_p3),11));
    select_ln31_2_fu_789_p3 <= 
        add_ln31_fu_761_p2 when (and_ln29_1_fu_755_p2(0) = '1') else 
        select_ln29_fu_703_p3;
    select_ln31_3_fu_813_p3 <= 
        p_mid_fu_805_p3 when (and_ln29_1_fu_755_p2(0) = '1') else 
        select_ln29_2_fu_723_p3;
    select_ln31_4_fu_821_p3 <= 
        ap_const_lv5_0 when (or_ln31_fu_767_p2(0) = '1') else 
        tmp_467_fu_660_p4;
    select_ln31_5_fu_1060_p3 <= 
        ap_const_lv13_1 when (icmp_ln31_fu_697_p2(0) = '1') else 
        add_ln31_1_fu_1054_p2;
    select_ln31_fu_773_p3 <= 
        ap_const_lv8_0 when (or_ln31_fu_767_p2(0) = '1') else 
        dim_out_1_fu_198;
    select_ln33_1_fu_873_p3 <= 
        add_ln33_fu_847_p2 when (and_ln31_fu_841_p2(0) = '1') else 
        select_ln31_1_fu_781_p3;
    select_ln33_2_cast_fu_899_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln33_2_fu_891_p3),7));
    select_ln33_2_fu_891_p3 <= 
        p_mid1_fu_881_p4 when (and_ln31_fu_841_p2(0) = '1') else 
        select_ln31_4_fu_821_p3;
    select_ln33_3_fu_937_p3 <= 
        add_ln33_fu_847_p2 when (and_ln31_fu_841_p2(0) = '1') else 
        select_ln31_fu_773_p3;
    select_ln33_4_fu_1046_p3 <= 
        ap_const_lv9_1 when (or_ln31_fu_767_p2(0) = '1') else 
        add_ln33_31_fu_1040_p2;
    select_ln33_fu_865_p3 <= 
        ap_const_lv4_0 when (or_ln33_1_fu_859_p2(0) = '1') else 
        dim_out_offset_fu_190;
    select_ln38_fu_1664_p3 <= 
        or_ln38_s_fu_1628_p17 when (icmp_ln38_reg_1877_pp0_iter1_reg(0) = '1') else 
        weights_cache_7_3_fu_194;
        sext_ln38_10_fu_1358_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln38_19_reg_2006),64));

        sext_ln38_11_fu_1383_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln38_21_reg_2022),64));

        sext_ln38_12_fu_1408_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln38_23_reg_2038),64));

        sext_ln38_13_fu_1433_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln38_25_reg_2054),64));

        sext_ln38_14_fu_1473_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln38_27_reg_2070),64));

        sext_ln38_15_fu_1483_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln38_29_reg_2075),64));

        sext_ln38_1_fu_1133_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln38_1_reg_1892),64));

        sext_ln38_2_fu_1158_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln38_3_reg_1903),64));

        sext_ln38_3_fu_1183_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln38_5_reg_1914),64));

        sext_ln38_4_fu_1208_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln38_7_reg_1925),64));

        sext_ln38_5_fu_1233_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln38_9_reg_1936),64));

        sext_ln38_6_fu_1258_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln38_11_reg_1947),64));

        sext_ln38_7_fu_1283_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln38_13_reg_1958),64));

        sext_ln38_8_fu_1308_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln38_15_reg_1974),64));

        sext_ln38_9_fu_1333_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln38_17_reg_1990),64));

        sext_ln38_fu_1108_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln38_s_reg_1872),64));

    tmp2_fu_991_p2 <= std_logic_vector(signed(p_cast20_fu_975_p1) + signed(patch_embed_weights_load));
    tmp3_cast_fu_987_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp3_fu_979_p3),64));
    tmp3_fu_979_p3 <= (select_ln29_1_fu_711_p3 & select_ln31_3_fu_813_p3);
    tmp_466_fu_652_p3 <= (empty_fu_648_p1 & ap_const_lv5_0);
    tmp_467_fu_660_p4 <= dim_out_1_fu_198(7 downto 3);
    tmp_468_fu_923_p3 <= (empty_198_fu_917_p2 & ap_const_lv4_0);
    tmp_fu_903_p3 <= (select_ln33_2_fu_891_p3 & ap_const_lv2_0);
    trunc_ln38_10_fu_1544_p1 <= lshr_ln38_5_fu_1540_p2(16 - 1 downto 0);
    trunc_ln38_12_fu_1552_p1 <= lshr_ln38_6_fu_1548_p2(16 - 1 downto 0);
    trunc_ln38_14_fu_1560_p1 <= lshr_ln38_7_fu_1556_p2(16 - 1 downto 0);
    trunc_ln38_16_fu_1568_p1 <= lshr_ln38_8_fu_1564_p2(16 - 1 downto 0);
    trunc_ln38_18_fu_1576_p1 <= lshr_ln38_9_fu_1572_p2(16 - 1 downto 0);
    trunc_ln38_20_fu_1584_p1 <= lshr_ln38_10_fu_1580_p2(16 - 1 downto 0);
    trunc_ln38_22_fu_1592_p1 <= lshr_ln38_11_fu_1588_p2(16 - 1 downto 0);
    trunc_ln38_24_fu_1600_p1 <= lshr_ln38_12_fu_1596_p2(16 - 1 downto 0);
    trunc_ln38_26_fu_1608_p1 <= lshr_ln38_13_fu_1604_p2(16 - 1 downto 0);
    trunc_ln38_28_fu_1616_p1 <= lshr_ln38_14_fu_1612_p2(16 - 1 downto 0);
    trunc_ln38_2_fu_1512_p1 <= lshr_ln38_1_fu_1508_p2(16 - 1 downto 0);
    trunc_ln38_30_fu_1624_p1 <= lshr_ln38_15_fu_1620_p2(16 - 1 downto 0);
    trunc_ln38_31_fu_1012_p1 <= select_ln33_fu_865_p3(3 - 1 downto 0);
    trunc_ln38_4_fu_1520_p1 <= lshr_ln38_2_fu_1516_p2(16 - 1 downto 0);
    trunc_ln38_6_fu_1528_p1 <= lshr_ln38_3_fu_1524_p2(16 - 1 downto 0);
    trunc_ln38_8_fu_1536_p1 <= lshr_ln38_4_fu_1532_p2(16 - 1 downto 0);
    trunc_ln38_fu_1504_p1 <= lshr_ln38_fu_1500_p2(16 - 1 downto 0);

    weights_blk_n_AR_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage9, m_axi_weights_ARREADY, icmp_ln29_reg_1844, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, ap_block_pp0_stage15, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1)
    begin
        if ((((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln29_reg_1844 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9) and (icmp_ln29_reg_1844 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8) and (icmp_ln29_reg_1844 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14) and (icmp_ln29_reg_1844 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7) and (icmp_ln29_reg_1844 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13) and (icmp_ln29_reg_1844 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6) and (icmp_ln29_reg_1844 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12) and (icmp_ln29_reg_1844 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5) and (icmp_ln29_reg_1844 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11) and (icmp_ln29_reg_1844 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4) and (icmp_ln29_reg_1844 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10) and (icmp_ln29_reg_1844 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (icmp_ln29_reg_1844 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (icmp_ln29_reg_1844 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15) and (icmp_ln29_reg_1844 = ap_const_lv1_0)))) then 
            weights_blk_n_AR <= m_axi_weights_ARREADY;
        else 
            weights_blk_n_AR <= ap_const_logic_1;
        end if; 
    end process;


    weights_blk_n_R_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage9, m_axi_weights_RVALID, icmp_ln29_reg_1844, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, ap_block_pp0_stage15, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1)
    begin
        if ((((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln29_reg_1844 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9) and (icmp_ln29_reg_1844 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14) and (icmp_ln29_reg_1844 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13) and (icmp_ln29_reg_1844 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12) and (icmp_ln29_reg_1844 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11) and (icmp_ln29_reg_1844 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10) and (icmp_ln29_reg_1844 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15) and (icmp_ln29_reg_1844 = ap_const_lv1_0)))) then 
            weights_blk_n_R <= m_axi_weights_RVALID;
        else 
            weights_blk_n_R <= ap_const_logic_1;
        end if; 
    end process;

    xor_ln29_fu_731_p2 <= (icmp_ln31_fu_697_p2 xor ap_const_lv1_1);
    xor_ln31_fu_829_p2 <= (icmp_ln33_fu_749_p2 xor ap_const_lv1_1);
    zext_ln29_cast_fu_529_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln29),256));
    zext_ln38_10_cast_fu_549_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln38_10),256));
    zext_ln38_11_cast_fu_545_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln38_11),256));
    zext_ln38_12_cast_fu_541_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln38_12),256));
    zext_ln38_13_cast_fu_537_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln38_13),256));
    zext_ln38_14_cast_fu_533_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln38_14),256));
    zext_ln38_1_cast_fu_585_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln38_1),256));
    zext_ln38_2_cast_fu_581_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln38_2),256));
    zext_ln38_3_cast_fu_577_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln38_3),256));
    zext_ln38_4_cast_fu_573_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln38_4),256));
    zext_ln38_5_cast_fu_569_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln38_5),256));
    zext_ln38_6_cast_fu_565_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln38_6),256));
    zext_ln38_7_cast_fu_561_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln38_7),256));
    zext_ln38_8_cast_fu_557_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln38_8),256));
    zext_ln38_9_cast_fu_553_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln38_9),256));
    zext_ln38_cast_fu_589_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln38),256));
end behav;
