
minProject2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005748  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001bc  080058e8  080058e8  000068e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005aa4  08005aa4  0000706c  2**0
                  CONTENTS
  4 .ARM          00000008  08005aa4  08005aa4  00006aa4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005aac  08005aac  0000706c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005aac  08005aac  00006aac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08005ab0  08005ab0  00006ab0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000006c  20000000  08005ab4  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000324  2000006c  08005b20  0000706c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000390  08005b20  00007390  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000706c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000a2f9  00000000  00000000  0000709c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001bf3  00000000  00000000  00011395  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000008d8  00000000  00000000  00012f88  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000006bf  00000000  00000000  00013860  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001784a  00000000  00000000  00013f1f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000afec  00000000  00000000  0002b769  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00093776  00000000  00000000  00036755  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000c9ecb  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002f40  00000000  00000000  000c9f10  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006d  00000000  00000000  000cce50  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	2000006c 	.word	0x2000006c
 80001bc:	00000000 	.word	0x00000000
 80001c0:	080058d0 	.word	0x080058d0

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000070 	.word	0x20000070
 80001dc:	080058d0 	.word	0x080058d0

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295
 80002a4:	f000 b96a 	b.w	800057c <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9d08      	ldr	r5, [sp, #32]
 80002c6:	460c      	mov	r4, r1
 80002c8:	2b00      	cmp	r3, #0
 80002ca:	d14e      	bne.n	800036a <__udivmoddi4+0xaa>
 80002cc:	4694      	mov	ip, r2
 80002ce:	458c      	cmp	ip, r1
 80002d0:	4686      	mov	lr, r0
 80002d2:	fab2 f282 	clz	r2, r2
 80002d6:	d962      	bls.n	800039e <__udivmoddi4+0xde>
 80002d8:	b14a      	cbz	r2, 80002ee <__udivmoddi4+0x2e>
 80002da:	f1c2 0320 	rsb	r3, r2, #32
 80002de:	4091      	lsls	r1, r2
 80002e0:	fa20 f303 	lsr.w	r3, r0, r3
 80002e4:	fa0c fc02 	lsl.w	ip, ip, r2
 80002e8:	4319      	orrs	r1, r3
 80002ea:	fa00 fe02 	lsl.w	lr, r0, r2
 80002ee:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002f2:	fa1f f68c 	uxth.w	r6, ip
 80002f6:	fbb1 f4f7 	udiv	r4, r1, r7
 80002fa:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002fe:	fb07 1114 	mls	r1, r7, r4, r1
 8000302:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000306:	fb04 f106 	mul.w	r1, r4, r6
 800030a:	4299      	cmp	r1, r3
 800030c:	d90a      	bls.n	8000324 <__udivmoddi4+0x64>
 800030e:	eb1c 0303 	adds.w	r3, ip, r3
 8000312:	f104 30ff 	add.w	r0, r4, #4294967295
 8000316:	f080 8112 	bcs.w	800053e <__udivmoddi4+0x27e>
 800031a:	4299      	cmp	r1, r3
 800031c:	f240 810f 	bls.w	800053e <__udivmoddi4+0x27e>
 8000320:	3c02      	subs	r4, #2
 8000322:	4463      	add	r3, ip
 8000324:	1a59      	subs	r1, r3, r1
 8000326:	fa1f f38e 	uxth.w	r3, lr
 800032a:	fbb1 f0f7 	udiv	r0, r1, r7
 800032e:	fb07 1110 	mls	r1, r7, r0, r1
 8000332:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000336:	fb00 f606 	mul.w	r6, r0, r6
 800033a:	429e      	cmp	r6, r3
 800033c:	d90a      	bls.n	8000354 <__udivmoddi4+0x94>
 800033e:	eb1c 0303 	adds.w	r3, ip, r3
 8000342:	f100 31ff 	add.w	r1, r0, #4294967295
 8000346:	f080 80fc 	bcs.w	8000542 <__udivmoddi4+0x282>
 800034a:	429e      	cmp	r6, r3
 800034c:	f240 80f9 	bls.w	8000542 <__udivmoddi4+0x282>
 8000350:	4463      	add	r3, ip
 8000352:	3802      	subs	r0, #2
 8000354:	1b9b      	subs	r3, r3, r6
 8000356:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800035a:	2100      	movs	r1, #0
 800035c:	b11d      	cbz	r5, 8000366 <__udivmoddi4+0xa6>
 800035e:	40d3      	lsrs	r3, r2
 8000360:	2200      	movs	r2, #0
 8000362:	e9c5 3200 	strd	r3, r2, [r5]
 8000366:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036a:	428b      	cmp	r3, r1
 800036c:	d905      	bls.n	800037a <__udivmoddi4+0xba>
 800036e:	b10d      	cbz	r5, 8000374 <__udivmoddi4+0xb4>
 8000370:	e9c5 0100 	strd	r0, r1, [r5]
 8000374:	2100      	movs	r1, #0
 8000376:	4608      	mov	r0, r1
 8000378:	e7f5      	b.n	8000366 <__udivmoddi4+0xa6>
 800037a:	fab3 f183 	clz	r1, r3
 800037e:	2900      	cmp	r1, #0
 8000380:	d146      	bne.n	8000410 <__udivmoddi4+0x150>
 8000382:	42a3      	cmp	r3, r4
 8000384:	d302      	bcc.n	800038c <__udivmoddi4+0xcc>
 8000386:	4290      	cmp	r0, r2
 8000388:	f0c0 80f0 	bcc.w	800056c <__udivmoddi4+0x2ac>
 800038c:	1a86      	subs	r6, r0, r2
 800038e:	eb64 0303 	sbc.w	r3, r4, r3
 8000392:	2001      	movs	r0, #1
 8000394:	2d00      	cmp	r5, #0
 8000396:	d0e6      	beq.n	8000366 <__udivmoddi4+0xa6>
 8000398:	e9c5 6300 	strd	r6, r3, [r5]
 800039c:	e7e3      	b.n	8000366 <__udivmoddi4+0xa6>
 800039e:	2a00      	cmp	r2, #0
 80003a0:	f040 8090 	bne.w	80004c4 <__udivmoddi4+0x204>
 80003a4:	eba1 040c 	sub.w	r4, r1, ip
 80003a8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80003ac:	fa1f f78c 	uxth.w	r7, ip
 80003b0:	2101      	movs	r1, #1
 80003b2:	fbb4 f6f8 	udiv	r6, r4, r8
 80003b6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003ba:	fb08 4416 	mls	r4, r8, r6, r4
 80003be:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003c2:	fb07 f006 	mul.w	r0, r7, r6
 80003c6:	4298      	cmp	r0, r3
 80003c8:	d908      	bls.n	80003dc <__udivmoddi4+0x11c>
 80003ca:	eb1c 0303 	adds.w	r3, ip, r3
 80003ce:	f106 34ff 	add.w	r4, r6, #4294967295
 80003d2:	d202      	bcs.n	80003da <__udivmoddi4+0x11a>
 80003d4:	4298      	cmp	r0, r3
 80003d6:	f200 80cd 	bhi.w	8000574 <__udivmoddi4+0x2b4>
 80003da:	4626      	mov	r6, r4
 80003dc:	1a1c      	subs	r4, r3, r0
 80003de:	fa1f f38e 	uxth.w	r3, lr
 80003e2:	fbb4 f0f8 	udiv	r0, r4, r8
 80003e6:	fb08 4410 	mls	r4, r8, r0, r4
 80003ea:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003ee:	fb00 f707 	mul.w	r7, r0, r7
 80003f2:	429f      	cmp	r7, r3
 80003f4:	d908      	bls.n	8000408 <__udivmoddi4+0x148>
 80003f6:	eb1c 0303 	adds.w	r3, ip, r3
 80003fa:	f100 34ff 	add.w	r4, r0, #4294967295
 80003fe:	d202      	bcs.n	8000406 <__udivmoddi4+0x146>
 8000400:	429f      	cmp	r7, r3
 8000402:	f200 80b0 	bhi.w	8000566 <__udivmoddi4+0x2a6>
 8000406:	4620      	mov	r0, r4
 8000408:	1bdb      	subs	r3, r3, r7
 800040a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800040e:	e7a5      	b.n	800035c <__udivmoddi4+0x9c>
 8000410:	f1c1 0620 	rsb	r6, r1, #32
 8000414:	408b      	lsls	r3, r1
 8000416:	fa22 f706 	lsr.w	r7, r2, r6
 800041a:	431f      	orrs	r7, r3
 800041c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000420:	fa04 f301 	lsl.w	r3, r4, r1
 8000424:	ea43 030c 	orr.w	r3, r3, ip
 8000428:	40f4      	lsrs	r4, r6
 800042a:	fa00 f801 	lsl.w	r8, r0, r1
 800042e:	0c38      	lsrs	r0, r7, #16
 8000430:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000434:	fbb4 fef0 	udiv	lr, r4, r0
 8000438:	fa1f fc87 	uxth.w	ip, r7
 800043c:	fb00 441e 	mls	r4, r0, lr, r4
 8000440:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000444:	fb0e f90c 	mul.w	r9, lr, ip
 8000448:	45a1      	cmp	r9, r4
 800044a:	fa02 f201 	lsl.w	r2, r2, r1
 800044e:	d90a      	bls.n	8000466 <__udivmoddi4+0x1a6>
 8000450:	193c      	adds	r4, r7, r4
 8000452:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000456:	f080 8084 	bcs.w	8000562 <__udivmoddi4+0x2a2>
 800045a:	45a1      	cmp	r9, r4
 800045c:	f240 8081 	bls.w	8000562 <__udivmoddi4+0x2a2>
 8000460:	f1ae 0e02 	sub.w	lr, lr, #2
 8000464:	443c      	add	r4, r7
 8000466:	eba4 0409 	sub.w	r4, r4, r9
 800046a:	fa1f f983 	uxth.w	r9, r3
 800046e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000472:	fb00 4413 	mls	r4, r0, r3, r4
 8000476:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800047a:	fb03 fc0c 	mul.w	ip, r3, ip
 800047e:	45a4      	cmp	ip, r4
 8000480:	d907      	bls.n	8000492 <__udivmoddi4+0x1d2>
 8000482:	193c      	adds	r4, r7, r4
 8000484:	f103 30ff 	add.w	r0, r3, #4294967295
 8000488:	d267      	bcs.n	800055a <__udivmoddi4+0x29a>
 800048a:	45a4      	cmp	ip, r4
 800048c:	d965      	bls.n	800055a <__udivmoddi4+0x29a>
 800048e:	3b02      	subs	r3, #2
 8000490:	443c      	add	r4, r7
 8000492:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000496:	fba0 9302 	umull	r9, r3, r0, r2
 800049a:	eba4 040c 	sub.w	r4, r4, ip
 800049e:	429c      	cmp	r4, r3
 80004a0:	46ce      	mov	lr, r9
 80004a2:	469c      	mov	ip, r3
 80004a4:	d351      	bcc.n	800054a <__udivmoddi4+0x28a>
 80004a6:	d04e      	beq.n	8000546 <__udivmoddi4+0x286>
 80004a8:	b155      	cbz	r5, 80004c0 <__udivmoddi4+0x200>
 80004aa:	ebb8 030e 	subs.w	r3, r8, lr
 80004ae:	eb64 040c 	sbc.w	r4, r4, ip
 80004b2:	fa04 f606 	lsl.w	r6, r4, r6
 80004b6:	40cb      	lsrs	r3, r1
 80004b8:	431e      	orrs	r6, r3
 80004ba:	40cc      	lsrs	r4, r1
 80004bc:	e9c5 6400 	strd	r6, r4, [r5]
 80004c0:	2100      	movs	r1, #0
 80004c2:	e750      	b.n	8000366 <__udivmoddi4+0xa6>
 80004c4:	f1c2 0320 	rsb	r3, r2, #32
 80004c8:	fa20 f103 	lsr.w	r1, r0, r3
 80004cc:	fa0c fc02 	lsl.w	ip, ip, r2
 80004d0:	fa24 f303 	lsr.w	r3, r4, r3
 80004d4:	4094      	lsls	r4, r2
 80004d6:	430c      	orrs	r4, r1
 80004d8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004dc:	fa00 fe02 	lsl.w	lr, r0, r2
 80004e0:	fa1f f78c 	uxth.w	r7, ip
 80004e4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004e8:	fb08 3110 	mls	r1, r8, r0, r3
 80004ec:	0c23      	lsrs	r3, r4, #16
 80004ee:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80004f2:	fb00 f107 	mul.w	r1, r0, r7
 80004f6:	4299      	cmp	r1, r3
 80004f8:	d908      	bls.n	800050c <__udivmoddi4+0x24c>
 80004fa:	eb1c 0303 	adds.w	r3, ip, r3
 80004fe:	f100 36ff 	add.w	r6, r0, #4294967295
 8000502:	d22c      	bcs.n	800055e <__udivmoddi4+0x29e>
 8000504:	4299      	cmp	r1, r3
 8000506:	d92a      	bls.n	800055e <__udivmoddi4+0x29e>
 8000508:	3802      	subs	r0, #2
 800050a:	4463      	add	r3, ip
 800050c:	1a5b      	subs	r3, r3, r1
 800050e:	b2a4      	uxth	r4, r4
 8000510:	fbb3 f1f8 	udiv	r1, r3, r8
 8000514:	fb08 3311 	mls	r3, r8, r1, r3
 8000518:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800051c:	fb01 f307 	mul.w	r3, r1, r7
 8000520:	42a3      	cmp	r3, r4
 8000522:	d908      	bls.n	8000536 <__udivmoddi4+0x276>
 8000524:	eb1c 0404 	adds.w	r4, ip, r4
 8000528:	f101 36ff 	add.w	r6, r1, #4294967295
 800052c:	d213      	bcs.n	8000556 <__udivmoddi4+0x296>
 800052e:	42a3      	cmp	r3, r4
 8000530:	d911      	bls.n	8000556 <__udivmoddi4+0x296>
 8000532:	3902      	subs	r1, #2
 8000534:	4464      	add	r4, ip
 8000536:	1ae4      	subs	r4, r4, r3
 8000538:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800053c:	e739      	b.n	80003b2 <__udivmoddi4+0xf2>
 800053e:	4604      	mov	r4, r0
 8000540:	e6f0      	b.n	8000324 <__udivmoddi4+0x64>
 8000542:	4608      	mov	r0, r1
 8000544:	e706      	b.n	8000354 <__udivmoddi4+0x94>
 8000546:	45c8      	cmp	r8, r9
 8000548:	d2ae      	bcs.n	80004a8 <__udivmoddi4+0x1e8>
 800054a:	ebb9 0e02 	subs.w	lr, r9, r2
 800054e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000552:	3801      	subs	r0, #1
 8000554:	e7a8      	b.n	80004a8 <__udivmoddi4+0x1e8>
 8000556:	4631      	mov	r1, r6
 8000558:	e7ed      	b.n	8000536 <__udivmoddi4+0x276>
 800055a:	4603      	mov	r3, r0
 800055c:	e799      	b.n	8000492 <__udivmoddi4+0x1d2>
 800055e:	4630      	mov	r0, r6
 8000560:	e7d4      	b.n	800050c <__udivmoddi4+0x24c>
 8000562:	46d6      	mov	lr, sl
 8000564:	e77f      	b.n	8000466 <__udivmoddi4+0x1a6>
 8000566:	4463      	add	r3, ip
 8000568:	3802      	subs	r0, #2
 800056a:	e74d      	b.n	8000408 <__udivmoddi4+0x148>
 800056c:	4606      	mov	r6, r0
 800056e:	4623      	mov	r3, r4
 8000570:	4608      	mov	r0, r1
 8000572:	e70f      	b.n	8000394 <__udivmoddi4+0xd4>
 8000574:	3e02      	subs	r6, #2
 8000576:	4463      	add	r3, ip
 8000578:	e730      	b.n	80003dc <__udivmoddi4+0x11c>
 800057a:	bf00      	nop

0800057c <__aeabi_idiv0>:
 800057c:	4770      	bx	lr
 800057e:	bf00      	nop

08000580 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000580:	b580      	push	{r7, lr}
 8000582:	b082      	sub	sp, #8
 8000584:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN 1 */
	unsigned char recordStat = 0;
 8000586:	2300      	movs	r3, #0
 8000588:	71fb      	strb	r3, [r7, #7]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800058a:	f000 fee7 	bl	800135c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800058e:	f000 f8c9 	bl	8000724 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000592:	f000 fa09 	bl	80009a8 <MX_GPIO_Init>
  MX_DMA_Init();
 8000596:	f000 f9e7 	bl	8000968 <MX_DMA_Init>
  MX_USART2_UART_Init();
 800059a:	f000 f991 	bl	80008c0 <MX_USART2_UART_Init>
  MX_USART6_UART_Init();
 800059e:	f000 f9b9 	bl	8000914 <MX_USART6_UART_Init>
  MX_ADC1_Init();
 80005a2:	f000 f929 	bl	80007f8 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
  HAL_UART_Receive_IT(&huart2, &rx2char,1);
 80005a6:	2201      	movs	r2, #1
 80005a8:	4948      	ldr	r1, [pc, #288]	@ (80006cc <main+0x14c>)
 80005aa:	4849      	ldr	r0, [pc, #292]	@ (80006d0 <main+0x150>)
 80005ac:	f002 ffc9 	bl	8003542 <HAL_UART_Receive_IT>
  HAL_UART_Receive_IT(&huart6, &btchar,1);
 80005b0:	2201      	movs	r2, #1
 80005b2:	4948      	ldr	r1, [pc, #288]	@ (80006d4 <main+0x154>)
 80005b4:	4848      	ldr	r0, [pc, #288]	@ (80006d8 <main+0x158>)
 80005b6:	f002 ffc4 	bl	8003542 <HAL_UART_Receive_IT>

  HAL_ADC_Start_DMA(&hadc1, (uint32_t *)JoyStick_XY, 2);
 80005ba:	2202      	movs	r2, #2
 80005bc:	4947      	ldr	r1, [pc, #284]	@ (80006dc <main+0x15c>)
 80005be:	4848      	ldr	r0, [pc, #288]	@ (80006e0 <main+0x160>)
 80005c0:	f000 ff92 	bl	80014e8 <HAL_ADC_Start_DMA>

  printf("start main_adc()\r\n");
 80005c4:	4847      	ldr	r0, [pc, #284]	@ (80006e4 <main+0x164>)
 80005c6:	f004 f861 	bl	800468c <puts>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  HAL_Delay(100);
 80005ca:	2064      	movs	r0, #100	@ 0x64
 80005cc:	f000 ff24 	bl	8001418 <HAL_Delay>

	  if(rx2Flag)
 80005d0:	4b45      	ldr	r3, [pc, #276]	@ (80006e8 <main+0x168>)
 80005d2:	781b      	ldrb	r3, [r3, #0]
 80005d4:	b2db      	uxtb	r3, r3
 80005d6:	2b00      	cmp	r3, #0
 80005d8:	d006      	beq.n	80005e8 <main+0x68>
	  {
	  		printf("recv2 : %s\r\n",rx2Data);
 80005da:	4944      	ldr	r1, [pc, #272]	@ (80006ec <main+0x16c>)
 80005dc:	4844      	ldr	r0, [pc, #272]	@ (80006f0 <main+0x170>)
 80005de:	f003 ffed 	bl	80045bc <iprintf>
	  		rx2Flag = 0;
 80005e2:	4b41      	ldr	r3, [pc, #260]	@ (80006e8 <main+0x168>)
 80005e4:	2200      	movs	r2, #0
 80005e6:	701a      	strb	r2, [r3, #0]
	  //    HAL_UART_Transmit(&huart6, (uint8_t *)buf, strlen(buf), 0xFFFF);
	  }
	  if(btFlag)
 80005e8:	4b42      	ldr	r3, [pc, #264]	@ (80006f4 <main+0x174>)
 80005ea:	781b      	ldrb	r3, [r3, #0]
 80005ec:	b2db      	uxtb	r3, r3
 80005ee:	2b00      	cmp	r3, #0
 80005f0:	d008      	beq.n	8000604 <main+0x84>
	  {
		  printf("bt : %s\r\n",btData);
 80005f2:	4941      	ldr	r1, [pc, #260]	@ (80006f8 <main+0x178>)
 80005f4:	4841      	ldr	r0, [pc, #260]	@ (80006fc <main+0x17c>)
 80005f6:	f003 ffe1 	bl	80045bc <iprintf>
		  btFlag = 0;
 80005fa:	4b3e      	ldr	r3, [pc, #248]	@ (80006f4 <main+0x174>)
 80005fc:	2200      	movs	r2, #0
 80005fe:	701a      	strb	r2, [r3, #0]
		  bluetooth_Event();
 8000600:	f000 faa2 	bl	8000b48 <bluetooth_Event>
	  }
	  if(jsFlag){
 8000604:	4b3e      	ldr	r3, [pc, #248]	@ (8000700 <main+0x180>)
 8000606:	781b      	ldrb	r3, [r3, #0]
 8000608:	b2db      	uxtb	r3, r3
 800060a:	2b00      	cmp	r3, #0
 800060c:	d012      	beq.n	8000634 <main+0xb4>
		  jsFlag = RESET;
 800060e:	4b3c      	ldr	r3, [pc, #240]	@ (8000700 <main+0x180>)
 8000610:	2200      	movs	r2, #0
 8000612:	701a      	strb	r2, [r3, #0]
		  HAL_ADC_Start_DMA(&hadc1, (uint32_t *)JoyStick_XY, 2);
 8000614:	2202      	movs	r2, #2
 8000616:	4931      	ldr	r1, [pc, #196]	@ (80006dc <main+0x15c>)
 8000618:	4831      	ldr	r0, [pc, #196]	@ (80006e0 <main+0x160>)
 800061a:	f000 ff65 	bl	80014e8 <HAL_ADC_Start_DMA>
		  JoyStick_XY[1] = HAL_ADC_GetValue(&hadc1);
 800061e:	4830      	ldr	r0, [pc, #192]	@ (80006e0 <main+0x160>)
 8000620:	f001 f852 	bl	80016c8 <HAL_ADC_GetValue>
 8000624:	4603      	mov	r3, r0
 8000626:	b29a      	uxth	r2, r3
 8000628:	4b2c      	ldr	r3, [pc, #176]	@ (80006dc <main+0x15c>)
 800062a:	805a      	strh	r2, [r3, #2]
		  joystick_Event(recordStat);
 800062c:	79fb      	ldrb	r3, [r7, #7]
 800062e:	4618      	mov	r0, r3
 8000630:	f000 faf8 	bl	8000c24 <joystick_Event>
	  }

	  if (btnFlag) {  // If Button Pressed
 8000634:	4b33      	ldr	r3, [pc, #204]	@ (8000704 <main+0x184>)
 8000636:	781b      	ldrb	r3, [r3, #0]
 8000638:	b2db      	uxtb	r3, r3
 800063a:	2b00      	cmp	r3, #0
 800063c:	d043      	beq.n	80006c6 <main+0x146>
		  btnFlag = RESET;
 800063e:	4b31      	ldr	r3, [pc, #196]	@ (8000704 <main+0x184>)
 8000640:	2200      	movs	r2, #0
 8000642:	701a      	strb	r2, [r3, #0]
		  if ((secBackCnt > 10) && (HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin) == GPIO_PIN_RESET))
 8000644:	4b30      	ldr	r3, [pc, #192]	@ (8000708 <main+0x188>)
 8000646:	881b      	ldrh	r3, [r3, #0]
 8000648:	b29b      	uxth	r3, r3
 800064a:	2b0a      	cmp	r3, #10
 800064c:	d921      	bls.n	8000692 <main+0x112>
 800064e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000652:	482e      	ldr	r0, [pc, #184]	@ (800070c <main+0x18c>)
 8000654:	f002 f9ac 	bl	80029b0 <HAL_GPIO_ReadPin>
 8000658:	4603      	mov	r3, r0
 800065a:	2b00      	cmp	r3, #0
 800065c:	d119      	bne.n	8000692 <main+0x112>
		  {
			  memset(btData, 0, sizeof(char) * 50);
 800065e:	2232      	movs	r2, #50	@ 0x32
 8000660:	2100      	movs	r1, #0
 8000662:	4825      	ldr	r0, [pc, #148]	@ (80006f8 <main+0x178>)
 8000664:	f004 f912 	bl	800488c <memset>
			  sprintf(btData, "[JHW_RC]COMEBACK\r\n");
 8000668:	4929      	ldr	r1, [pc, #164]	@ (8000710 <main+0x190>)
 800066a:	4823      	ldr	r0, [pc, #140]	@ (80006f8 <main+0x178>)
 800066c:	f004 f816 	bl	800469c <siprintf>
			  HAL_UART_Transmit(&huart6, (uint8_t *)btData, strlen(btData), 0xFFFF);
 8000670:	4821      	ldr	r0, [pc, #132]	@ (80006f8 <main+0x178>)
 8000672:	f7ff fdb5 	bl	80001e0 <strlen>
 8000676:	4603      	mov	r3, r0
 8000678:	b29a      	uxth	r2, r3
 800067a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800067e:	491e      	ldr	r1, [pc, #120]	@ (80006f8 <main+0x178>)
 8000680:	4815      	ldr	r0, [pc, #84]	@ (80006d8 <main+0x158>)
 8000682:	f002 fed3 	bl	800342c <HAL_UART_Transmit>
			  secBackCnt = 0;
 8000686:	4b20      	ldr	r3, [pc, #128]	@ (8000708 <main+0x188>)
 8000688:	2200      	movs	r2, #0
 800068a:	801a      	strh	r2, [r3, #0]
			  printf("comeback BTN pressed\r\n");
 800068c:	4821      	ldr	r0, [pc, #132]	@ (8000714 <main+0x194>)
 800068e:	f003 fffd 	bl	800468c <puts>
		  }

		  if ((secRecordCnt > 10) && (HAL_GPIO_ReadPin(BTN_RECORD_GPIO_Port, BTN_RECORD_Pin) == GPIO_PIN_SET))
 8000692:	4b21      	ldr	r3, [pc, #132]	@ (8000718 <main+0x198>)
 8000694:	881b      	ldrh	r3, [r3, #0]
 8000696:	b29b      	uxth	r3, r3
 8000698:	2b0a      	cmp	r3, #10
 800069a:	d914      	bls.n	80006c6 <main+0x146>
 800069c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80006a0:	481e      	ldr	r0, [pc, #120]	@ (800071c <main+0x19c>)
 80006a2:	f002 f985 	bl	80029b0 <HAL_GPIO_ReadPin>
 80006a6:	4603      	mov	r3, r0
 80006a8:	2b01      	cmp	r3, #1
 80006aa:	d10c      	bne.n	80006c6 <main+0x146>
		  {
			  recordStat = !recordStat;
 80006ac:	79fb      	ldrb	r3, [r7, #7]
 80006ae:	2b00      	cmp	r3, #0
 80006b0:	bf0c      	ite	eq
 80006b2:	2301      	moveq	r3, #1
 80006b4:	2300      	movne	r3, #0
 80006b6:	b2db      	uxtb	r3, r3
 80006b8:	71fb      	strb	r3, [r7, #7]
			  secRecordCnt = 0;
 80006ba:	4b17      	ldr	r3, [pc, #92]	@ (8000718 <main+0x198>)
 80006bc:	2200      	movs	r2, #0
 80006be:	801a      	strh	r2, [r3, #0]
			  printf("record BTN pressed\r\n");
 80006c0:	4817      	ldr	r0, [pc, #92]	@ (8000720 <main+0x1a0>)
 80006c2:	f003 ffe3 	bl	800468c <puts>
		  }
	  }
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	__NOP();
 80006c6:	bf00      	nop
	  HAL_Delay(100);
 80006c8:	e77f      	b.n	80005ca <main+0x4a>
 80006ca:	bf00      	nop
 80006cc:	200001c0 	.word	0x200001c0
 80006d0:	20000130 	.word	0x20000130
 80006d4:	200001f7 	.word	0x200001f7
 80006d8:	20000178 	.word	0x20000178
 80006dc:	2000022c 	.word	0x2000022c
 80006e0:	20000088 	.word	0x20000088
 80006e4:	080058e8 	.word	0x080058e8
 80006e8:	200001c1 	.word	0x200001c1
 80006ec:	200001c4 	.word	0x200001c4
 80006f0:	080058fc 	.word	0x080058fc
 80006f4:	200001f6 	.word	0x200001f6
 80006f8:	200001f8 	.word	0x200001f8
 80006fc:	0800590c 	.word	0x0800590c
 8000700:	2000022a 	.word	0x2000022a
 8000704:	20000230 	.word	0x20000230
 8000708:	20000002 	.word	0x20000002
 800070c:	40020800 	.word	0x40020800
 8000710:	08005918 	.word	0x08005918
 8000714:	0800592c 	.word	0x0800592c
 8000718:	20000000 	.word	0x20000000
 800071c:	40020000 	.word	0x40020000
 8000720:	08005944 	.word	0x08005944

08000724 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000724:	b580      	push	{r7, lr}
 8000726:	b094      	sub	sp, #80	@ 0x50
 8000728:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800072a:	f107 0320 	add.w	r3, r7, #32
 800072e:	2230      	movs	r2, #48	@ 0x30
 8000730:	2100      	movs	r1, #0
 8000732:	4618      	mov	r0, r3
 8000734:	f004 f8aa 	bl	800488c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000738:	f107 030c 	add.w	r3, r7, #12
 800073c:	2200      	movs	r2, #0
 800073e:	601a      	str	r2, [r3, #0]
 8000740:	605a      	str	r2, [r3, #4]
 8000742:	609a      	str	r2, [r3, #8]
 8000744:	60da      	str	r2, [r3, #12]
 8000746:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000748:	2300      	movs	r3, #0
 800074a:	60bb      	str	r3, [r7, #8]
 800074c:	4b28      	ldr	r3, [pc, #160]	@ (80007f0 <SystemClock_Config+0xcc>)
 800074e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000750:	4a27      	ldr	r2, [pc, #156]	@ (80007f0 <SystemClock_Config+0xcc>)
 8000752:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000756:	6413      	str	r3, [r2, #64]	@ 0x40
 8000758:	4b25      	ldr	r3, [pc, #148]	@ (80007f0 <SystemClock_Config+0xcc>)
 800075a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800075c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000760:	60bb      	str	r3, [r7, #8]
 8000762:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000764:	2300      	movs	r3, #0
 8000766:	607b      	str	r3, [r7, #4]
 8000768:	4b22      	ldr	r3, [pc, #136]	@ (80007f4 <SystemClock_Config+0xd0>)
 800076a:	681b      	ldr	r3, [r3, #0]
 800076c:	4a21      	ldr	r2, [pc, #132]	@ (80007f4 <SystemClock_Config+0xd0>)
 800076e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8000772:	6013      	str	r3, [r2, #0]
 8000774:	4b1f      	ldr	r3, [pc, #124]	@ (80007f4 <SystemClock_Config+0xd0>)
 8000776:	681b      	ldr	r3, [r3, #0]
 8000778:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800077c:	607b      	str	r3, [r7, #4]
 800077e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000780:	2301      	movs	r3, #1
 8000782:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000784:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 8000788:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800078a:	2302      	movs	r3, #2
 800078c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800078e:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000792:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000794:	2308      	movs	r3, #8
 8000796:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000798:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 800079c:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 800079e:	2304      	movs	r3, #4
 80007a0:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80007a2:	2304      	movs	r3, #4
 80007a4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80007a6:	f107 0320 	add.w	r3, r7, #32
 80007aa:	4618      	mov	r0, r3
 80007ac:	f002 f956 	bl	8002a5c <HAL_RCC_OscConfig>
 80007b0:	4603      	mov	r3, r0
 80007b2:	2b00      	cmp	r3, #0
 80007b4:	d001      	beq.n	80007ba <SystemClock_Config+0x96>
  {
    Error_Handler();
 80007b6:	f000 fb3d 	bl	8000e34 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80007ba:	230f      	movs	r3, #15
 80007bc:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80007be:	2302      	movs	r3, #2
 80007c0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80007c2:	2300      	movs	r3, #0
 80007c4:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80007c6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80007ca:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80007cc:	2300      	movs	r3, #0
 80007ce:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80007d0:	f107 030c 	add.w	r3, r7, #12
 80007d4:	2102      	movs	r1, #2
 80007d6:	4618      	mov	r0, r3
 80007d8:	f002 fbb8 	bl	8002f4c <HAL_RCC_ClockConfig>
 80007dc:	4603      	mov	r3, r0
 80007de:	2b00      	cmp	r3, #0
 80007e0:	d001      	beq.n	80007e6 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80007e2:	f000 fb27 	bl	8000e34 <Error_Handler>
  }
}
 80007e6:	bf00      	nop
 80007e8:	3750      	adds	r7, #80	@ 0x50
 80007ea:	46bd      	mov	sp, r7
 80007ec:	bd80      	pop	{r7, pc}
 80007ee:	bf00      	nop
 80007f0:	40023800 	.word	0x40023800
 80007f4:	40007000 	.word	0x40007000

080007f8 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80007f8:	b580      	push	{r7, lr}
 80007fa:	b084      	sub	sp, #16
 80007fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80007fe:	463b      	mov	r3, r7
 8000800:	2200      	movs	r2, #0
 8000802:	601a      	str	r2, [r3, #0]
 8000804:	605a      	str	r2, [r3, #4]
 8000806:	609a      	str	r2, [r3, #8]
 8000808:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800080a:	4b2a      	ldr	r3, [pc, #168]	@ (80008b4 <MX_ADC1_Init+0xbc>)
 800080c:	4a2a      	ldr	r2, [pc, #168]	@ (80008b8 <MX_ADC1_Init+0xc0>)
 800080e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV8;
 8000810:	4b28      	ldr	r3, [pc, #160]	@ (80008b4 <MX_ADC1_Init+0xbc>)
 8000812:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8000816:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000818:	4b26      	ldr	r3, [pc, #152]	@ (80008b4 <MX_ADC1_Init+0xbc>)
 800081a:	2200      	movs	r2, #0
 800081c:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 800081e:	4b25      	ldr	r3, [pc, #148]	@ (80008b4 <MX_ADC1_Init+0xbc>)
 8000820:	2201      	movs	r2, #1
 8000822:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000824:	4b23      	ldr	r3, [pc, #140]	@ (80008b4 <MX_ADC1_Init+0xbc>)
 8000826:	2200      	movs	r2, #0
 8000828:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = ENABLE;
 800082a:	4b22      	ldr	r3, [pc, #136]	@ (80008b4 <MX_ADC1_Init+0xbc>)
 800082c:	2201      	movs	r2, #1
 800082e:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.NbrOfDiscConversion = 2;
 8000832:	4b20      	ldr	r3, [pc, #128]	@ (80008b4 <MX_ADC1_Init+0xbc>)
 8000834:	2202      	movs	r2, #2
 8000836:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000838:	4b1e      	ldr	r3, [pc, #120]	@ (80008b4 <MX_ADC1_Init+0xbc>)
 800083a:	2200      	movs	r2, #0
 800083c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800083e:	4b1d      	ldr	r3, [pc, #116]	@ (80008b4 <MX_ADC1_Init+0xbc>)
 8000840:	4a1e      	ldr	r2, [pc, #120]	@ (80008bc <MX_ADC1_Init+0xc4>)
 8000842:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000844:	4b1b      	ldr	r3, [pc, #108]	@ (80008b4 <MX_ADC1_Init+0xbc>)
 8000846:	2200      	movs	r2, #0
 8000848:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 2;
 800084a:	4b1a      	ldr	r3, [pc, #104]	@ (80008b4 <MX_ADC1_Init+0xbc>)
 800084c:	2202      	movs	r2, #2
 800084e:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8000850:	4b18      	ldr	r3, [pc, #96]	@ (80008b4 <MX_ADC1_Init+0xbc>)
 8000852:	2201      	movs	r2, #1
 8000854:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8000858:	4b16      	ldr	r3, [pc, #88]	@ (80008b4 <MX_ADC1_Init+0xbc>)
 800085a:	2200      	movs	r2, #0
 800085c:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800085e:	4815      	ldr	r0, [pc, #84]	@ (80008b4 <MX_ADC1_Init+0xbc>)
 8000860:	f000 fdfe 	bl	8001460 <HAL_ADC_Init>
 8000864:	4603      	mov	r3, r0
 8000866:	2b00      	cmp	r3, #0
 8000868:	d001      	beq.n	800086e <MX_ADC1_Init+0x76>
  {
    Error_Handler();
 800086a:	f000 fae3 	bl	8000e34 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 800086e:	2300      	movs	r3, #0
 8000870:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8000872:	2301      	movs	r3, #1
 8000874:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 8000876:	2307      	movs	r3, #7
 8000878:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800087a:	463b      	mov	r3, r7
 800087c:	4619      	mov	r1, r3
 800087e:	480d      	ldr	r0, [pc, #52]	@ (80008b4 <MX_ADC1_Init+0xbc>)
 8000880:	f000 ff4e 	bl	8001720 <HAL_ADC_ConfigChannel>
 8000884:	4603      	mov	r3, r0
 8000886:	2b00      	cmp	r3, #0
 8000888:	d001      	beq.n	800088e <MX_ADC1_Init+0x96>
  {
    Error_Handler();
 800088a:	f000 fad3 	bl	8000e34 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 800088e:	2301      	movs	r3, #1
 8000890:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8000892:	2302      	movs	r3, #2
 8000894:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000896:	463b      	mov	r3, r7
 8000898:	4619      	mov	r1, r3
 800089a:	4806      	ldr	r0, [pc, #24]	@ (80008b4 <MX_ADC1_Init+0xbc>)
 800089c:	f000 ff40 	bl	8001720 <HAL_ADC_ConfigChannel>
 80008a0:	4603      	mov	r3, r0
 80008a2:	2b00      	cmp	r3, #0
 80008a4:	d001      	beq.n	80008aa <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 80008a6:	f000 fac5 	bl	8000e34 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80008aa:	bf00      	nop
 80008ac:	3710      	adds	r7, #16
 80008ae:	46bd      	mov	sp, r7
 80008b0:	bd80      	pop	{r7, pc}
 80008b2:	bf00      	nop
 80008b4:	20000088 	.word	0x20000088
 80008b8:	40012000 	.word	0x40012000
 80008bc:	0f000001 	.word	0x0f000001

080008c0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80008c0:	b580      	push	{r7, lr}
 80008c2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80008c4:	4b11      	ldr	r3, [pc, #68]	@ (800090c <MX_USART2_UART_Init+0x4c>)
 80008c6:	4a12      	ldr	r2, [pc, #72]	@ (8000910 <MX_USART2_UART_Init+0x50>)
 80008c8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80008ca:	4b10      	ldr	r3, [pc, #64]	@ (800090c <MX_USART2_UART_Init+0x4c>)
 80008cc:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80008d0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80008d2:	4b0e      	ldr	r3, [pc, #56]	@ (800090c <MX_USART2_UART_Init+0x4c>)
 80008d4:	2200      	movs	r2, #0
 80008d6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80008d8:	4b0c      	ldr	r3, [pc, #48]	@ (800090c <MX_USART2_UART_Init+0x4c>)
 80008da:	2200      	movs	r2, #0
 80008dc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80008de:	4b0b      	ldr	r3, [pc, #44]	@ (800090c <MX_USART2_UART_Init+0x4c>)
 80008e0:	2200      	movs	r2, #0
 80008e2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80008e4:	4b09      	ldr	r3, [pc, #36]	@ (800090c <MX_USART2_UART_Init+0x4c>)
 80008e6:	220c      	movs	r2, #12
 80008e8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80008ea:	4b08      	ldr	r3, [pc, #32]	@ (800090c <MX_USART2_UART_Init+0x4c>)
 80008ec:	2200      	movs	r2, #0
 80008ee:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80008f0:	4b06      	ldr	r3, [pc, #24]	@ (800090c <MX_USART2_UART_Init+0x4c>)
 80008f2:	2200      	movs	r2, #0
 80008f4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80008f6:	4805      	ldr	r0, [pc, #20]	@ (800090c <MX_USART2_UART_Init+0x4c>)
 80008f8:	f002 fd48 	bl	800338c <HAL_UART_Init>
 80008fc:	4603      	mov	r3, r0
 80008fe:	2b00      	cmp	r3, #0
 8000900:	d001      	beq.n	8000906 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000902:	f000 fa97 	bl	8000e34 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000906:	bf00      	nop
 8000908:	bd80      	pop	{r7, pc}
 800090a:	bf00      	nop
 800090c:	20000130 	.word	0x20000130
 8000910:	40004400 	.word	0x40004400

08000914 <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 8000914:	b580      	push	{r7, lr}
 8000916:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8000918:	4b11      	ldr	r3, [pc, #68]	@ (8000960 <MX_USART6_UART_Init+0x4c>)
 800091a:	4a12      	ldr	r2, [pc, #72]	@ (8000964 <MX_USART6_UART_Init+0x50>)
 800091c:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 9600;
 800091e:	4b10      	ldr	r3, [pc, #64]	@ (8000960 <MX_USART6_UART_Init+0x4c>)
 8000920:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8000924:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8000926:	4b0e      	ldr	r3, [pc, #56]	@ (8000960 <MX_USART6_UART_Init+0x4c>)
 8000928:	2200      	movs	r2, #0
 800092a:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 800092c:	4b0c      	ldr	r3, [pc, #48]	@ (8000960 <MX_USART6_UART_Init+0x4c>)
 800092e:	2200      	movs	r2, #0
 8000930:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8000932:	4b0b      	ldr	r3, [pc, #44]	@ (8000960 <MX_USART6_UART_Init+0x4c>)
 8000934:	2200      	movs	r2, #0
 8000936:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8000938:	4b09      	ldr	r3, [pc, #36]	@ (8000960 <MX_USART6_UART_Init+0x4c>)
 800093a:	220c      	movs	r2, #12
 800093c:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800093e:	4b08      	ldr	r3, [pc, #32]	@ (8000960 <MX_USART6_UART_Init+0x4c>)
 8000940:	2200      	movs	r2, #0
 8000942:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8000944:	4b06      	ldr	r3, [pc, #24]	@ (8000960 <MX_USART6_UART_Init+0x4c>)
 8000946:	2200      	movs	r2, #0
 8000948:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 800094a:	4805      	ldr	r0, [pc, #20]	@ (8000960 <MX_USART6_UART_Init+0x4c>)
 800094c:	f002 fd1e 	bl	800338c <HAL_UART_Init>
 8000950:	4603      	mov	r3, r0
 8000952:	2b00      	cmp	r3, #0
 8000954:	d001      	beq.n	800095a <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 8000956:	f000 fa6d 	bl	8000e34 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 800095a:	bf00      	nop
 800095c:	bd80      	pop	{r7, pc}
 800095e:	bf00      	nop
 8000960:	20000178 	.word	0x20000178
 8000964:	40011400 	.word	0x40011400

08000968 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000968:	b580      	push	{r7, lr}
 800096a:	b082      	sub	sp, #8
 800096c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800096e:	2300      	movs	r3, #0
 8000970:	607b      	str	r3, [r7, #4]
 8000972:	4b0c      	ldr	r3, [pc, #48]	@ (80009a4 <MX_DMA_Init+0x3c>)
 8000974:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000976:	4a0b      	ldr	r2, [pc, #44]	@ (80009a4 <MX_DMA_Init+0x3c>)
 8000978:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800097c:	6313      	str	r3, [r2, #48]	@ 0x30
 800097e:	4b09      	ldr	r3, [pc, #36]	@ (80009a4 <MX_DMA_Init+0x3c>)
 8000980:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000982:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000986:	607b      	str	r3, [r7, #4]
 8000988:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 800098a:	2200      	movs	r2, #0
 800098c:	2100      	movs	r1, #0
 800098e:	2038      	movs	r0, #56	@ 0x38
 8000990:	f001 fa51 	bl	8001e36 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8000994:	2038      	movs	r0, #56	@ 0x38
 8000996:	f001 fa6a 	bl	8001e6e <HAL_NVIC_EnableIRQ>

}
 800099a:	bf00      	nop
 800099c:	3708      	adds	r7, #8
 800099e:	46bd      	mov	sp, r7
 80009a0:	bd80      	pop	{r7, pc}
 80009a2:	bf00      	nop
 80009a4:	40023800 	.word	0x40023800

080009a8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80009a8:	b580      	push	{r7, lr}
 80009aa:	b08a      	sub	sp, #40	@ 0x28
 80009ac:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009ae:	f107 0314 	add.w	r3, r7, #20
 80009b2:	2200      	movs	r2, #0
 80009b4:	601a      	str	r2, [r3, #0]
 80009b6:	605a      	str	r2, [r3, #4]
 80009b8:	609a      	str	r2, [r3, #8]
 80009ba:	60da      	str	r2, [r3, #12]
 80009bc:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80009be:	2300      	movs	r3, #0
 80009c0:	613b      	str	r3, [r7, #16]
 80009c2:	4b38      	ldr	r3, [pc, #224]	@ (8000aa4 <MX_GPIO_Init+0xfc>)
 80009c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009c6:	4a37      	ldr	r2, [pc, #220]	@ (8000aa4 <MX_GPIO_Init+0xfc>)
 80009c8:	f043 0304 	orr.w	r3, r3, #4
 80009cc:	6313      	str	r3, [r2, #48]	@ 0x30
 80009ce:	4b35      	ldr	r3, [pc, #212]	@ (8000aa4 <MX_GPIO_Init+0xfc>)
 80009d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009d2:	f003 0304 	and.w	r3, r3, #4
 80009d6:	613b      	str	r3, [r7, #16]
 80009d8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80009da:	2300      	movs	r3, #0
 80009dc:	60fb      	str	r3, [r7, #12]
 80009de:	4b31      	ldr	r3, [pc, #196]	@ (8000aa4 <MX_GPIO_Init+0xfc>)
 80009e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009e2:	4a30      	ldr	r2, [pc, #192]	@ (8000aa4 <MX_GPIO_Init+0xfc>)
 80009e4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80009e8:	6313      	str	r3, [r2, #48]	@ 0x30
 80009ea:	4b2e      	ldr	r3, [pc, #184]	@ (8000aa4 <MX_GPIO_Init+0xfc>)
 80009ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009ee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80009f2:	60fb      	str	r3, [r7, #12]
 80009f4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80009f6:	2300      	movs	r3, #0
 80009f8:	60bb      	str	r3, [r7, #8]
 80009fa:	4b2a      	ldr	r3, [pc, #168]	@ (8000aa4 <MX_GPIO_Init+0xfc>)
 80009fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009fe:	4a29      	ldr	r2, [pc, #164]	@ (8000aa4 <MX_GPIO_Init+0xfc>)
 8000a00:	f043 0301 	orr.w	r3, r3, #1
 8000a04:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a06:	4b27      	ldr	r3, [pc, #156]	@ (8000aa4 <MX_GPIO_Init+0xfc>)
 8000a08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a0a:	f003 0301 	and.w	r3, r3, #1
 8000a0e:	60bb      	str	r3, [r7, #8]
 8000a10:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a12:	2300      	movs	r3, #0
 8000a14:	607b      	str	r3, [r7, #4]
 8000a16:	4b23      	ldr	r3, [pc, #140]	@ (8000aa4 <MX_GPIO_Init+0xfc>)
 8000a18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a1a:	4a22      	ldr	r2, [pc, #136]	@ (8000aa4 <MX_GPIO_Init+0xfc>)
 8000a1c:	f043 0302 	orr.w	r3, r3, #2
 8000a20:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a22:	4b20      	ldr	r3, [pc, #128]	@ (8000aa4 <MX_GPIO_Init+0xfc>)
 8000a24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a26:	f003 0302 	and.w	r3, r3, #2
 8000a2a:	607b      	str	r3, [r7, #4]
 8000a2c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000a2e:	2200      	movs	r2, #0
 8000a30:	2120      	movs	r1, #32
 8000a32:	481d      	ldr	r0, [pc, #116]	@ (8000aa8 <MX_GPIO_Init+0x100>)
 8000a34:	f001 ffd4 	bl	80029e0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000a38:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000a3c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000a3e:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000a42:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a44:	2300      	movs	r3, #0
 8000a46:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000a48:	f107 0314 	add.w	r3, r7, #20
 8000a4c:	4619      	mov	r1, r3
 8000a4e:	4817      	ldr	r0, [pc, #92]	@ (8000aac <MX_GPIO_Init+0x104>)
 8000a50:	f001 fe2a 	bl	80026a8 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000a54:	2320      	movs	r3, #32
 8000a56:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a58:	2301      	movs	r3, #1
 8000a5a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a5c:	2300      	movs	r3, #0
 8000a5e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a60:	2300      	movs	r3, #0
 8000a62:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000a64:	f107 0314 	add.w	r3, r7, #20
 8000a68:	4619      	mov	r1, r3
 8000a6a:	480f      	ldr	r0, [pc, #60]	@ (8000aa8 <MX_GPIO_Init+0x100>)
 8000a6c:	f001 fe1c 	bl	80026a8 <HAL_GPIO_Init>

  /*Configure GPIO pin : BTN_RECORD_Pin */
  GPIO_InitStruct.Pin = BTN_RECORD_Pin;
 8000a70:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000a74:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000a76:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000a7a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a7c:	2300      	movs	r3, #0
 8000a7e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BTN_RECORD_GPIO_Port, &GPIO_InitStruct);
 8000a80:	f107 0314 	add.w	r3, r7, #20
 8000a84:	4619      	mov	r1, r3
 8000a86:	4808      	ldr	r0, [pc, #32]	@ (8000aa8 <MX_GPIO_Init+0x100>)
 8000a88:	f001 fe0e 	bl	80026a8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8000a8c:	2200      	movs	r2, #0
 8000a8e:	2100      	movs	r1, #0
 8000a90:	2028      	movs	r0, #40	@ 0x28
 8000a92:	f001 f9d0 	bl	8001e36 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000a96:	2028      	movs	r0, #40	@ 0x28
 8000a98:	f001 f9e9 	bl	8001e6e <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000a9c:	bf00      	nop
 8000a9e:	3728      	adds	r7, #40	@ 0x28
 8000aa0:	46bd      	mov	sp, r7
 8000aa2:	bd80      	pop	{r7, pc}
 8000aa4:	40023800 	.word	0x40023800
 8000aa8:	40020000 	.word	0x40020000
 8000aac:	40020800 	.word	0x40020800

08000ab0 <HAL_IncTick>:
{
	HAL_GPIO_WritePin(LD2_GPIO_Port, pin, GPIO_PIN_RESET);
}

void HAL_IncTick(void) // HAL_getTick()
{
 8000ab0:	b480      	push	{r7}
 8000ab2:	af00      	add	r7, sp, #0
    uwTick += uwTickFreq;
 8000ab4:	4b1c      	ldr	r3, [pc, #112]	@ (8000b28 <HAL_IncTick+0x78>)
 8000ab6:	781b      	ldrb	r3, [r3, #0]
 8000ab8:	461a      	mov	r2, r3
 8000aba:	4b1c      	ldr	r3, [pc, #112]	@ (8000b2c <HAL_IncTick+0x7c>)
 8000abc:	681b      	ldr	r3, [r3, #0]
 8000abe:	4413      	add	r3, r2
 8000ac0:	4a1a      	ldr	r2, [pc, #104]	@ (8000b2c <HAL_IncTick+0x7c>)
 8000ac2:	6013      	str	r3, [r2, #0]

	if(uwTick%2000 == 0)
 8000ac4:	4b19      	ldr	r3, [pc, #100]	@ (8000b2c <HAL_IncTick+0x7c>)
 8000ac6:	681a      	ldr	r2, [r3, #0]
 8000ac8:	4b19      	ldr	r3, [pc, #100]	@ (8000b30 <HAL_IncTick+0x80>)
 8000aca:	fba3 1302 	umull	r1, r3, r3, r2
 8000ace:	09db      	lsrs	r3, r3, #7
 8000ad0:	f44f 61fa 	mov.w	r1, #2000	@ 0x7d0
 8000ad4:	fb01 f303 	mul.w	r3, r1, r3
 8000ad8:	1ad3      	subs	r3, r2, r3
 8000ada:	2b00      	cmp	r3, #0
 8000adc:	d110      	bne.n	8000b00 <HAL_IncTick+0x50>
	{
		secRecordCnt++;
 8000ade:	4b15      	ldr	r3, [pc, #84]	@ (8000b34 <HAL_IncTick+0x84>)
 8000ae0:	881b      	ldrh	r3, [r3, #0]
 8000ae2:	b29b      	uxth	r3, r3
 8000ae4:	3301      	adds	r3, #1
 8000ae6:	b29a      	uxth	r2, r3
 8000ae8:	4b12      	ldr	r3, [pc, #72]	@ (8000b34 <HAL_IncTick+0x84>)
 8000aea:	801a      	strh	r2, [r3, #0]
		secBackCnt++;
 8000aec:	4b12      	ldr	r3, [pc, #72]	@ (8000b38 <HAL_IncTick+0x88>)
 8000aee:	881b      	ldrh	r3, [r3, #0]
 8000af0:	b29b      	uxth	r3, r3
 8000af2:	3301      	adds	r3, #1
 8000af4:	b29a      	uxth	r2, r3
 8000af6:	4b10      	ldr	r3, [pc, #64]	@ (8000b38 <HAL_IncTick+0x88>)
 8000af8:	801a      	strh	r2, [r3, #0]
		btnFlag = SET;
 8000afa:	4b10      	ldr	r3, [pc, #64]	@ (8000b3c <HAL_IncTick+0x8c>)
 8000afc:	2201      	movs	r2, #1
 8000afe:	701a      	strb	r2, [r3, #0]
	}

    if((uwTick % 50) == 0) //100mS tick
 8000b00:	4b0a      	ldr	r3, [pc, #40]	@ (8000b2c <HAL_IncTick+0x7c>)
 8000b02:	681a      	ldr	r2, [r3, #0]
 8000b04:	4b0e      	ldr	r3, [pc, #56]	@ (8000b40 <HAL_IncTick+0x90>)
 8000b06:	fba3 1302 	umull	r1, r3, r3, r2
 8000b0a:	091b      	lsrs	r3, r3, #4
 8000b0c:	2132      	movs	r1, #50	@ 0x32
 8000b0e:	fb01 f303 	mul.w	r3, r1, r3
 8000b12:	1ad3      	subs	r3, r2, r3
 8000b14:	2b00      	cmp	r3, #0
 8000b16:	d102      	bne.n	8000b1e <HAL_IncTick+0x6e>
    	jsFlag = SET;
 8000b18:	4b0a      	ldr	r3, [pc, #40]	@ (8000b44 <HAL_IncTick+0x94>)
 8000b1a:	2201      	movs	r2, #1
 8000b1c:	701a      	strb	r2, [r3, #0]
}
 8000b1e:	bf00      	nop
 8000b20:	46bd      	mov	sp, r7
 8000b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b26:	4770      	bx	lr
 8000b28:	2000000c 	.word	0x2000000c
 8000b2c:	20000240 	.word	0x20000240
 8000b30:	10624dd3 	.word	0x10624dd3
 8000b34:	20000000 	.word	0x20000000
 8000b38:	20000002 	.word	0x20000002
 8000b3c:	20000230 	.word	0x20000230
 8000b40:	51eb851f 	.word	0x51eb851f
 8000b44:	2000022a 	.word	0x2000022a

08000b48 <bluetooth_Event>:

void bluetooth_Event()
{
 8000b48:	b580      	push	{r7, lr}
 8000b4a:	b0a4      	sub	sp, #144	@ 0x90
 8000b4c:	af02      	add	r7, sp, #8

  int i=0;
 8000b4e:	2300      	movs	r3, #0
 8000b50:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  char * pToken;
  char * pArray[ARR_CNT]={0};
 8000b54:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8000b58:	2200      	movs	r2, #0
 8000b5a:	601a      	str	r2, [r3, #0]
 8000b5c:	605a      	str	r2, [r3, #4]
 8000b5e:	609a      	str	r2, [r3, #8]
 8000b60:	60da      	str	r2, [r3, #12]
 8000b62:	611a      	str	r2, [r3, #16]
  char recvBuf[CMD_SIZE]={0};
 8000b64:	2300      	movs	r3, #0
 8000b66:	63bb      	str	r3, [r7, #56]	@ 0x38
 8000b68:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8000b6c:	222e      	movs	r2, #46	@ 0x2e
 8000b6e:	2100      	movs	r1, #0
 8000b70:	4618      	mov	r0, r3
 8000b72:	f003 fe8b 	bl	800488c <memset>
  char sendBuf[CMD_SIZE]={0};
 8000b76:	2300      	movs	r3, #0
 8000b78:	607b      	str	r3, [r7, #4]
 8000b7a:	f107 0308 	add.w	r3, r7, #8
 8000b7e:	222e      	movs	r2, #46	@ 0x2e
 8000b80:	2100      	movs	r1, #0
 8000b82:	4618      	mov	r0, r3
 8000b84:	f003 fe82 	bl	800488c <memset>
  strcpy(recvBuf,btData);
 8000b88:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8000b8c:	4921      	ldr	r1, [pc, #132]	@ (8000c14 <bluetooth_Event+0xcc>)
 8000b8e:	4618      	mov	r0, r3
 8000b90:	f003 ff53 	bl	8004a3a <strcpy>

  pToken = strtok(recvBuf,"[@]");
 8000b94:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8000b98:	491f      	ldr	r1, [pc, #124]	@ (8000c18 <bluetooth_Event+0xd0>)
 8000b9a:	4618      	mov	r0, r3
 8000b9c:	f003 fe7e 	bl	800489c <strtok>
 8000ba0:	f8c7 0080 	str.w	r0, [r7, #128]	@ 0x80
  while(pToken != NULL)
 8000ba4:	e017      	b.n	8000bd6 <bluetooth_Event+0x8e>
  {
    pArray[i] =  pToken;
 8000ba6:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8000baa:	009b      	lsls	r3, r3, #2
 8000bac:	3388      	adds	r3, #136	@ 0x88
 8000bae:	443b      	add	r3, r7
 8000bb0:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8000bb4:	f843 2c1c 	str.w	r2, [r3, #-28]
    if(++i >= ARR_CNT)
 8000bb8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8000bbc:	3301      	adds	r3, #1
 8000bbe:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8000bc2:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8000bc6:	2b04      	cmp	r3, #4
 8000bc8:	dc0a      	bgt.n	8000be0 <bluetooth_Event+0x98>
      break;
    pToken = strtok(NULL,"[@]");
 8000bca:	4913      	ldr	r1, [pc, #76]	@ (8000c18 <bluetooth_Event+0xd0>)
 8000bcc:	2000      	movs	r0, #0
 8000bce:	f003 fe65 	bl	800489c <strtok>
 8000bd2:	f8c7 0080 	str.w	r0, [r7, #128]	@ 0x80
  while(pToken != NULL)
 8000bd6:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8000bda:	2b00      	cmp	r3, #0
 8000bdc:	d1e3      	bne.n	8000ba6 <bluetooth_Event+0x5e>
 8000bde:	e000      	b.n	8000be2 <bluetooth_Event+0x9a>
      break;
 8000be0:	bf00      	nop
  }

  sprintf(sendBuf,"[%s]%s@%s\n",pArray[0],pArray[1],pArray[2]);
 8000be2:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8000be4:	6f39      	ldr	r1, [r7, #112]	@ 0x70
 8000be6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8000be8:	1d38      	adds	r0, r7, #4
 8000bea:	9300      	str	r3, [sp, #0]
 8000bec:	460b      	mov	r3, r1
 8000bee:	490b      	ldr	r1, [pc, #44]	@ (8000c1c <bluetooth_Event+0xd4>)
 8000bf0:	f003 fd54 	bl	800469c <siprintf>
  HAL_UART_Transmit(&huart6, (uint8_t *)sendBuf, strlen(sendBuf), 0xFFFF);
 8000bf4:	1d3b      	adds	r3, r7, #4
 8000bf6:	4618      	mov	r0, r3
 8000bf8:	f7ff faf2 	bl	80001e0 <strlen>
 8000bfc:	4603      	mov	r3, r0
 8000bfe:	b29a      	uxth	r2, r3
 8000c00:	1d39      	adds	r1, r7, #4
 8000c02:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000c06:	4806      	ldr	r0, [pc, #24]	@ (8000c20 <bluetooth_Event+0xd8>)
 8000c08:	f002 fc10 	bl	800342c <HAL_UART_Transmit>

}
 8000c0c:	bf00      	nop
 8000c0e:	3788      	adds	r7, #136	@ 0x88
 8000c10:	46bd      	mov	sp, r7
 8000c12:	bd80      	pop	{r7, pc}
 8000c14:	200001f8 	.word	0x200001f8
 8000c18:	08005958 	.word	0x08005958
 8000c1c:	0800595c 	.word	0x0800595c
 8000c20:	20000178 	.word	0x20000178

08000c24 <joystick_Event>:

void joystick_Event(unsigned char recordStat)
{
 8000c24:	b580      	push	{r7, lr}
 8000c26:	b084      	sub	sp, #16
 8000c28:	af00      	add	r7, sp, #0
 8000c2a:	4603      	mov	r3, r0
 8000c2c:	71fb      	strb	r3, [r7, #7]
    if (recordStat)
 8000c2e:	79fb      	ldrb	r3, [r7, #7]
 8000c30:	2b00      	cmp	r3, #0
 8000c32:	d061      	beq.n	8000cf8 <joystick_Event+0xd4>
    {
        int x = JoyStick_XY[0];
 8000c34:	4b32      	ldr	r3, [pc, #200]	@ (8000d00 <joystick_Event+0xdc>)
 8000c36:	881b      	ldrh	r3, [r3, #0]
 8000c38:	60fb      	str	r3, [r7, #12]
        int y = JoyStick_XY[1];
 8000c3a:	4b31      	ldr	r3, [pc, #196]	@ (8000d00 <joystick_Event+0xdc>)
 8000c3c:	885b      	ldrh	r3, [r3, #2]
 8000c3e:	60bb      	str	r3, [r7, #8]

        if(x > 2700)
 8000c40:	68fb      	ldr	r3, [r7, #12]
 8000c42:	f640 228c 	movw	r2, #2700	@ 0xa8c
 8000c46:	4293      	cmp	r3, r2
 8000c48:	dd03      	ble.n	8000c52 <joystick_Event+0x2e>
        	x = 4090;
 8000c4a:	f640 73fa 	movw	r3, #4090	@ 0xffa
 8000c4e:	60fb      	str	r3, [r7, #12]
 8000c50:	e00a      	b.n	8000c68 <joystick_Event+0x44>
        else if (x > 1350)
 8000c52:	68fb      	ldr	r3, [r7, #12]
 8000c54:	f240 5246 	movw	r2, #1350	@ 0x546
 8000c58:	4293      	cmp	r3, r2
 8000c5a:	dd03      	ble.n	8000c64 <joystick_Event+0x40>
        	x = 2048;
 8000c5c:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8000c60:	60fb      	str	r3, [r7, #12]
 8000c62:	e001      	b.n	8000c68 <joystick_Event+0x44>
        else x = 0;
 8000c64:	2300      	movs	r3, #0
 8000c66:	60fb      	str	r3, [r7, #12]

        if(y > 2700)
 8000c68:	68bb      	ldr	r3, [r7, #8]
 8000c6a:	f640 228c 	movw	r2, #2700	@ 0xa8c
 8000c6e:	4293      	cmp	r3, r2
 8000c70:	dd03      	ble.n	8000c7a <joystick_Event+0x56>
        	y = 4090;
 8000c72:	f640 73fa 	movw	r3, #4090	@ 0xffa
 8000c76:	60bb      	str	r3, [r7, #8]
 8000c78:	e00a      	b.n	8000c90 <joystick_Event+0x6c>
        else if (y > 1350)
 8000c7a:	68bb      	ldr	r3, [r7, #8]
 8000c7c:	f240 5246 	movw	r2, #1350	@ 0x546
 8000c80:	4293      	cmp	r3, r2
 8000c82:	dd03      	ble.n	8000c8c <joystick_Event+0x68>
        	y = 2048;
 8000c84:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8000c88:	60bb      	str	r3, [r7, #8]
 8000c8a:	e001      	b.n	8000c90 <joystick_Event+0x6c>
        else y = 0;
 8000c8c:	2300      	movs	r3, #0
 8000c8e:	60bb      	str	r3, [r7, #8]

        printf("%d,%d\r\n", x, y);
 8000c90:	68ba      	ldr	r2, [r7, #8]
 8000c92:	68f9      	ldr	r1, [r7, #12]
 8000c94:	481b      	ldr	r0, [pc, #108]	@ (8000d04 <joystick_Event+0xe0>)
 8000c96:	f003 fc91 	bl	80045bc <iprintf>

        memset(btData, 0, sizeof(btData));
 8000c9a:	2232      	movs	r2, #50	@ 0x32
 8000c9c:	2100      	movs	r1, #0
 8000c9e:	481a      	ldr	r0, [pc, #104]	@ (8000d08 <joystick_Event+0xe4>)
 8000ca0:	f003 fdf4 	bl	800488c <memset>
        sprintf(btData, "[JHW_RC]%d@%d\n", x, y);
 8000ca4:	68bb      	ldr	r3, [r7, #8]
 8000ca6:	68fa      	ldr	r2, [r7, #12]
 8000ca8:	4918      	ldr	r1, [pc, #96]	@ (8000d0c <joystick_Event+0xe8>)
 8000caa:	4817      	ldr	r0, [pc, #92]	@ (8000d08 <joystick_Event+0xe4>)
 8000cac:	f003 fcf6 	bl	800469c <siprintf>
        HAL_UART_Transmit(&huart6, (uint8_t *)btData, strlen(btData), 0xFFFF);
 8000cb0:	4815      	ldr	r0, [pc, #84]	@ (8000d08 <joystick_Event+0xe4>)
 8000cb2:	f7ff fa95 	bl	80001e0 <strlen>
 8000cb6:	4603      	mov	r3, r0
 8000cb8:	b29a      	uxth	r2, r3
 8000cba:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000cbe:	4912      	ldr	r1, [pc, #72]	@ (8000d08 <joystick_Event+0xe4>)
 8000cc0:	4813      	ldr	r0, [pc, #76]	@ (8000d10 <joystick_Event+0xec>)
 8000cc2:	f002 fbb3 	bl	800342c <HAL_UART_Transmit>

        HAL_Delay(100);
 8000cc6:	2064      	movs	r0, #100	@ 0x64
 8000cc8:	f000 fba6 	bl	8001418 <HAL_Delay>

        memset(btData, 0, sizeof(btData));
 8000ccc:	2232      	movs	r2, #50	@ 0x32
 8000cce:	2100      	movs	r1, #0
 8000cd0:	480d      	ldr	r0, [pc, #52]	@ (8000d08 <joystick_Event+0xe4>)
 8000cd2:	f003 fddb 	bl	800488c <memset>
        sprintf(btData, "[JHW_SQL]ADD@%d@%d\n", x, y);
 8000cd6:	68bb      	ldr	r3, [r7, #8]
 8000cd8:	68fa      	ldr	r2, [r7, #12]
 8000cda:	490e      	ldr	r1, [pc, #56]	@ (8000d14 <joystick_Event+0xf0>)
 8000cdc:	480a      	ldr	r0, [pc, #40]	@ (8000d08 <joystick_Event+0xe4>)
 8000cde:	f003 fcdd 	bl	800469c <siprintf>
        HAL_UART_Transmit(&huart6, (uint8_t *)btData, strlen(btData), 0xFFFF);
 8000ce2:	4809      	ldr	r0, [pc, #36]	@ (8000d08 <joystick_Event+0xe4>)
 8000ce4:	f7ff fa7c 	bl	80001e0 <strlen>
 8000ce8:	4603      	mov	r3, r0
 8000cea:	b29a      	uxth	r2, r3
 8000cec:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000cf0:	4905      	ldr	r1, [pc, #20]	@ (8000d08 <joystick_Event+0xe4>)
 8000cf2:	4807      	ldr	r0, [pc, #28]	@ (8000d10 <joystick_Event+0xec>)
 8000cf4:	f002 fb9a 	bl	800342c <HAL_UART_Transmit>
    }
}
 8000cf8:	bf00      	nop
 8000cfa:	3710      	adds	r7, #16
 8000cfc:	46bd      	mov	sp, r7
 8000cfe:	bd80      	pop	{r7, pc}
 8000d00:	2000022c 	.word	0x2000022c
 8000d04:	08005968 	.word	0x08005968
 8000d08:	200001f8 	.word	0x200001f8
 8000d0c:	08005970 	.word	0x08005970
 8000d10:	20000178 	.word	0x20000178
 8000d14:	08005980 	.word	0x08005980

08000d18 <__io_putchar>:
  * @brief  Retargets the C library printf function to the USART.
  * @param  None
  * @retval None
  */
PUTCHAR_PROTOTYPE
{
 8000d18:	b580      	push	{r7, lr}
 8000d1a:	b082      	sub	sp, #8
 8000d1c:	af00      	add	r7, sp, #0
 8000d1e:	6078      	str	r0, [r7, #4]
  /* Place your implementation of fputc here */
  /* e.g. write a character to the USART6 and Loop until the end of transmission */
  HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, 0xFFFF);
 8000d20:	1d39      	adds	r1, r7, #4
 8000d22:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000d26:	2201      	movs	r2, #1
 8000d28:	4803      	ldr	r0, [pc, #12]	@ (8000d38 <__io_putchar+0x20>)
 8000d2a:	f002 fb7f 	bl	800342c <HAL_UART_Transmit>

  return ch;
 8000d2e:	687b      	ldr	r3, [r7, #4]
}
 8000d30:	4618      	mov	r0, r3
 8000d32:	3708      	adds	r7, #8
 8000d34:	46bd      	mov	sp, r7
 8000d36:	bd80      	pop	{r7, pc}
 8000d38:	20000130 	.word	0x20000130

08000d3c <HAL_UART_RxCpltCallback>:
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000d3c:	b580      	push	{r7, lr}
 8000d3e:	b082      	sub	sp, #8
 8000d40:	af00      	add	r7, sp, #0
 8000d42:	6078      	str	r0, [r7, #4]
    if(huart->Instance == USART2)
 8000d44:	687b      	ldr	r3, [r7, #4]
 8000d46:	681b      	ldr	r3, [r3, #0]
 8000d48:	4a2e      	ldr	r2, [pc, #184]	@ (8000e04 <HAL_UART_RxCpltCallback+0xc8>)
 8000d4a:	4293      	cmp	r3, r2
 8000d4c:	d128      	bne.n	8000da0 <HAL_UART_RxCpltCallback+0x64>
    {
    	static int i=0;
    	rx2Data[i] = rx2char;
 8000d4e:	4b2e      	ldr	r3, [pc, #184]	@ (8000e08 <HAL_UART_RxCpltCallback+0xcc>)
 8000d50:	681b      	ldr	r3, [r3, #0]
 8000d52:	4a2e      	ldr	r2, [pc, #184]	@ (8000e0c <HAL_UART_RxCpltCallback+0xd0>)
 8000d54:	7811      	ldrb	r1, [r2, #0]
 8000d56:	4a2e      	ldr	r2, [pc, #184]	@ (8000e10 <HAL_UART_RxCpltCallback+0xd4>)
 8000d58:	54d1      	strb	r1, [r2, r3]
    	if((rx2Data[i] == '\r')||(btData[i] == '\n'))
 8000d5a:	4b2b      	ldr	r3, [pc, #172]	@ (8000e08 <HAL_UART_RxCpltCallback+0xcc>)
 8000d5c:	681b      	ldr	r3, [r3, #0]
 8000d5e:	4a2c      	ldr	r2, [pc, #176]	@ (8000e10 <HAL_UART_RxCpltCallback+0xd4>)
 8000d60:	5cd3      	ldrb	r3, [r2, r3]
 8000d62:	b2db      	uxtb	r3, r3
 8000d64:	2b0d      	cmp	r3, #13
 8000d66:	d005      	beq.n	8000d74 <HAL_UART_RxCpltCallback+0x38>
 8000d68:	4b27      	ldr	r3, [pc, #156]	@ (8000e08 <HAL_UART_RxCpltCallback+0xcc>)
 8000d6a:	681b      	ldr	r3, [r3, #0]
 8000d6c:	4a29      	ldr	r2, [pc, #164]	@ (8000e14 <HAL_UART_RxCpltCallback+0xd8>)
 8000d6e:	5cd3      	ldrb	r3, [r2, r3]
 8000d70:	2b0a      	cmp	r3, #10
 8000d72:	d10b      	bne.n	8000d8c <HAL_UART_RxCpltCallback+0x50>
    	{
    		rx2Data[i] = '\0';
 8000d74:	4b24      	ldr	r3, [pc, #144]	@ (8000e08 <HAL_UART_RxCpltCallback+0xcc>)
 8000d76:	681b      	ldr	r3, [r3, #0]
 8000d78:	4a25      	ldr	r2, [pc, #148]	@ (8000e10 <HAL_UART_RxCpltCallback+0xd4>)
 8000d7a:	2100      	movs	r1, #0
 8000d7c:	54d1      	strb	r1, [r2, r3]
    		rx2Flag = 1;
 8000d7e:	4b26      	ldr	r3, [pc, #152]	@ (8000e18 <HAL_UART_RxCpltCallback+0xdc>)
 8000d80:	2201      	movs	r2, #1
 8000d82:	701a      	strb	r2, [r3, #0]
    		i = 0;
 8000d84:	4b20      	ldr	r3, [pc, #128]	@ (8000e08 <HAL_UART_RxCpltCallback+0xcc>)
 8000d86:	2200      	movs	r2, #0
 8000d88:	601a      	str	r2, [r3, #0]
 8000d8a:	e004      	b.n	8000d96 <HAL_UART_RxCpltCallback+0x5a>
    	}
    	else
    	{
    		i++;
 8000d8c:	4b1e      	ldr	r3, [pc, #120]	@ (8000e08 <HAL_UART_RxCpltCallback+0xcc>)
 8000d8e:	681b      	ldr	r3, [r3, #0]
 8000d90:	3301      	adds	r3, #1
 8000d92:	4a1d      	ldr	r2, [pc, #116]	@ (8000e08 <HAL_UART_RxCpltCallback+0xcc>)
 8000d94:	6013      	str	r3, [r2, #0]
    	}
    	HAL_UART_Receive_IT(&huart2, &rx2char,1);
 8000d96:	2201      	movs	r2, #1
 8000d98:	491c      	ldr	r1, [pc, #112]	@ (8000e0c <HAL_UART_RxCpltCallback+0xd0>)
 8000d9a:	4820      	ldr	r0, [pc, #128]	@ (8000e1c <HAL_UART_RxCpltCallback+0xe0>)
 8000d9c:	f002 fbd1 	bl	8003542 <HAL_UART_Receive_IT>
    }
    if(huart->Instance == USART6)
 8000da0:	687b      	ldr	r3, [r7, #4]
 8000da2:	681b      	ldr	r3, [r3, #0]
 8000da4:	4a1e      	ldr	r2, [pc, #120]	@ (8000e20 <HAL_UART_RxCpltCallback+0xe4>)
 8000da6:	4293      	cmp	r3, r2
 8000da8:	d127      	bne.n	8000dfa <HAL_UART_RxCpltCallback+0xbe>
    {
    	static int i=0;
    	btData[i] = btchar;
 8000daa:	4b1e      	ldr	r3, [pc, #120]	@ (8000e24 <HAL_UART_RxCpltCallback+0xe8>)
 8000dac:	681b      	ldr	r3, [r3, #0]
 8000dae:	4a1e      	ldr	r2, [pc, #120]	@ (8000e28 <HAL_UART_RxCpltCallback+0xec>)
 8000db0:	7811      	ldrb	r1, [r2, #0]
 8000db2:	4a18      	ldr	r2, [pc, #96]	@ (8000e14 <HAL_UART_RxCpltCallback+0xd8>)
 8000db4:	54d1      	strb	r1, [r2, r3]
    	if((btData[i] == '\n') || btData[i] == '\r')
 8000db6:	4b1b      	ldr	r3, [pc, #108]	@ (8000e24 <HAL_UART_RxCpltCallback+0xe8>)
 8000db8:	681b      	ldr	r3, [r3, #0]
 8000dba:	4a16      	ldr	r2, [pc, #88]	@ (8000e14 <HAL_UART_RxCpltCallback+0xd8>)
 8000dbc:	5cd3      	ldrb	r3, [r2, r3]
 8000dbe:	2b0a      	cmp	r3, #10
 8000dc0:	d005      	beq.n	8000dce <HAL_UART_RxCpltCallback+0x92>
 8000dc2:	4b18      	ldr	r3, [pc, #96]	@ (8000e24 <HAL_UART_RxCpltCallback+0xe8>)
 8000dc4:	681b      	ldr	r3, [r3, #0]
 8000dc6:	4a13      	ldr	r2, [pc, #76]	@ (8000e14 <HAL_UART_RxCpltCallback+0xd8>)
 8000dc8:	5cd3      	ldrb	r3, [r2, r3]
 8000dca:	2b0d      	cmp	r3, #13
 8000dcc:	d10b      	bne.n	8000de6 <HAL_UART_RxCpltCallback+0xaa>
    	{
    		btData[i] = '\0';
 8000dce:	4b15      	ldr	r3, [pc, #84]	@ (8000e24 <HAL_UART_RxCpltCallback+0xe8>)
 8000dd0:	681b      	ldr	r3, [r3, #0]
 8000dd2:	4a10      	ldr	r2, [pc, #64]	@ (8000e14 <HAL_UART_RxCpltCallback+0xd8>)
 8000dd4:	2100      	movs	r1, #0
 8000dd6:	54d1      	strb	r1, [r2, r3]
    		btFlag = 1;
 8000dd8:	4b14      	ldr	r3, [pc, #80]	@ (8000e2c <HAL_UART_RxCpltCallback+0xf0>)
 8000dda:	2201      	movs	r2, #1
 8000ddc:	701a      	strb	r2, [r3, #0]
    		i = 0;
 8000dde:	4b11      	ldr	r3, [pc, #68]	@ (8000e24 <HAL_UART_RxCpltCallback+0xe8>)
 8000de0:	2200      	movs	r2, #0
 8000de2:	601a      	str	r2, [r3, #0]
 8000de4:	e004      	b.n	8000df0 <HAL_UART_RxCpltCallback+0xb4>
    	}
    	else
    	{
    		i++;
 8000de6:	4b0f      	ldr	r3, [pc, #60]	@ (8000e24 <HAL_UART_RxCpltCallback+0xe8>)
 8000de8:	681b      	ldr	r3, [r3, #0]
 8000dea:	3301      	adds	r3, #1
 8000dec:	4a0d      	ldr	r2, [pc, #52]	@ (8000e24 <HAL_UART_RxCpltCallback+0xe8>)
 8000dee:	6013      	str	r3, [r2, #0]
    	}
    	HAL_UART_Receive_IT(&huart6, &btchar,1);
 8000df0:	2201      	movs	r2, #1
 8000df2:	490d      	ldr	r1, [pc, #52]	@ (8000e28 <HAL_UART_RxCpltCallback+0xec>)
 8000df4:	480e      	ldr	r0, [pc, #56]	@ (8000e30 <HAL_UART_RxCpltCallback+0xf4>)
 8000df6:	f002 fba4 	bl	8003542 <HAL_UART_Receive_IT>
    }
}
 8000dfa:	bf00      	nop
 8000dfc:	3708      	adds	r7, #8
 8000dfe:	46bd      	mov	sp, r7
 8000e00:	bd80      	pop	{r7, pc}
 8000e02:	bf00      	nop
 8000e04:	40004400 	.word	0x40004400
 8000e08:	20000234 	.word	0x20000234
 8000e0c:	200001c0 	.word	0x200001c0
 8000e10:	200001c4 	.word	0x200001c4
 8000e14:	200001f8 	.word	0x200001f8
 8000e18:	200001c1 	.word	0x200001c1
 8000e1c:	20000130 	.word	0x20000130
 8000e20:	40011400 	.word	0x40011400
 8000e24:	20000238 	.word	0x20000238
 8000e28:	200001f7 	.word	0x200001f7
 8000e2c:	200001f6 	.word	0x200001f6
 8000e30:	20000178 	.word	0x20000178

08000e34 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000e34:	b580      	push	{r7, lr}
 8000e36:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000e38:	b672      	cpsid	i
}
 8000e3a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
  {
	  puts("Error_Handler()");
 8000e3c:	4801      	ldr	r0, [pc, #4]	@ (8000e44 <Error_Handler+0x10>)
 8000e3e:	f003 fc25 	bl	800468c <puts>
 8000e42:	e7fb      	b.n	8000e3c <Error_Handler+0x8>
 8000e44:	08005994 	.word	0x08005994

08000e48 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000e48:	b580      	push	{r7, lr}
 8000e4a:	b082      	sub	sp, #8
 8000e4c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000e4e:	2300      	movs	r3, #0
 8000e50:	607b      	str	r3, [r7, #4]
 8000e52:	4b10      	ldr	r3, [pc, #64]	@ (8000e94 <HAL_MspInit+0x4c>)
 8000e54:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000e56:	4a0f      	ldr	r2, [pc, #60]	@ (8000e94 <HAL_MspInit+0x4c>)
 8000e58:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000e5c:	6453      	str	r3, [r2, #68]	@ 0x44
 8000e5e:	4b0d      	ldr	r3, [pc, #52]	@ (8000e94 <HAL_MspInit+0x4c>)
 8000e60:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000e62:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000e66:	607b      	str	r3, [r7, #4]
 8000e68:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000e6a:	2300      	movs	r3, #0
 8000e6c:	603b      	str	r3, [r7, #0]
 8000e6e:	4b09      	ldr	r3, [pc, #36]	@ (8000e94 <HAL_MspInit+0x4c>)
 8000e70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e72:	4a08      	ldr	r2, [pc, #32]	@ (8000e94 <HAL_MspInit+0x4c>)
 8000e74:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000e78:	6413      	str	r3, [r2, #64]	@ 0x40
 8000e7a:	4b06      	ldr	r3, [pc, #24]	@ (8000e94 <HAL_MspInit+0x4c>)
 8000e7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e7e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000e82:	603b      	str	r3, [r7, #0]
 8000e84:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000e86:	2007      	movs	r0, #7
 8000e88:	f000 ffca 	bl	8001e20 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000e8c:	bf00      	nop
 8000e8e:	3708      	adds	r7, #8
 8000e90:	46bd      	mov	sp, r7
 8000e92:	bd80      	pop	{r7, pc}
 8000e94:	40023800 	.word	0x40023800

08000e98 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000e98:	b580      	push	{r7, lr}
 8000e9a:	b08a      	sub	sp, #40	@ 0x28
 8000e9c:	af00      	add	r7, sp, #0
 8000e9e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ea0:	f107 0314 	add.w	r3, r7, #20
 8000ea4:	2200      	movs	r2, #0
 8000ea6:	601a      	str	r2, [r3, #0]
 8000ea8:	605a      	str	r2, [r3, #4]
 8000eaa:	609a      	str	r2, [r3, #8]
 8000eac:	60da      	str	r2, [r3, #12]
 8000eae:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8000eb0:	687b      	ldr	r3, [r7, #4]
 8000eb2:	681b      	ldr	r3, [r3, #0]
 8000eb4:	4a2f      	ldr	r2, [pc, #188]	@ (8000f74 <HAL_ADC_MspInit+0xdc>)
 8000eb6:	4293      	cmp	r3, r2
 8000eb8:	d157      	bne.n	8000f6a <HAL_ADC_MspInit+0xd2>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000eba:	2300      	movs	r3, #0
 8000ebc:	613b      	str	r3, [r7, #16]
 8000ebe:	4b2e      	ldr	r3, [pc, #184]	@ (8000f78 <HAL_ADC_MspInit+0xe0>)
 8000ec0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000ec2:	4a2d      	ldr	r2, [pc, #180]	@ (8000f78 <HAL_ADC_MspInit+0xe0>)
 8000ec4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000ec8:	6453      	str	r3, [r2, #68]	@ 0x44
 8000eca:	4b2b      	ldr	r3, [pc, #172]	@ (8000f78 <HAL_ADC_MspInit+0xe0>)
 8000ecc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000ece:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000ed2:	613b      	str	r3, [r7, #16]
 8000ed4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ed6:	2300      	movs	r3, #0
 8000ed8:	60fb      	str	r3, [r7, #12]
 8000eda:	4b27      	ldr	r3, [pc, #156]	@ (8000f78 <HAL_ADC_MspInit+0xe0>)
 8000edc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ede:	4a26      	ldr	r2, [pc, #152]	@ (8000f78 <HAL_ADC_MspInit+0xe0>)
 8000ee0:	f043 0301 	orr.w	r3, r3, #1
 8000ee4:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ee6:	4b24      	ldr	r3, [pc, #144]	@ (8000f78 <HAL_ADC_MspInit+0xe0>)
 8000ee8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000eea:	f003 0301 	and.w	r3, r3, #1
 8000eee:	60fb      	str	r3, [r7, #12]
 8000ef0:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000ef2:	2303      	movs	r3, #3
 8000ef4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000ef6:	2303      	movs	r3, #3
 8000ef8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000efa:	2300      	movs	r3, #0
 8000efc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000efe:	f107 0314 	add.w	r3, r7, #20
 8000f02:	4619      	mov	r1, r3
 8000f04:	481d      	ldr	r0, [pc, #116]	@ (8000f7c <HAL_ADC_MspInit+0xe4>)
 8000f06:	f001 fbcf 	bl	80026a8 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8000f0a:	4b1d      	ldr	r3, [pc, #116]	@ (8000f80 <HAL_ADC_MspInit+0xe8>)
 8000f0c:	4a1d      	ldr	r2, [pc, #116]	@ (8000f84 <HAL_ADC_MspInit+0xec>)
 8000f0e:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8000f10:	4b1b      	ldr	r3, [pc, #108]	@ (8000f80 <HAL_ADC_MspInit+0xe8>)
 8000f12:	2200      	movs	r2, #0
 8000f14:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000f16:	4b1a      	ldr	r3, [pc, #104]	@ (8000f80 <HAL_ADC_MspInit+0xe8>)
 8000f18:	2200      	movs	r2, #0
 8000f1a:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000f1c:	4b18      	ldr	r3, [pc, #96]	@ (8000f80 <HAL_ADC_MspInit+0xe8>)
 8000f1e:	2200      	movs	r2, #0
 8000f20:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8000f22:	4b17      	ldr	r3, [pc, #92]	@ (8000f80 <HAL_ADC_MspInit+0xe8>)
 8000f24:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000f28:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8000f2a:	4b15      	ldr	r3, [pc, #84]	@ (8000f80 <HAL_ADC_MspInit+0xe8>)
 8000f2c:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8000f30:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8000f32:	4b13      	ldr	r3, [pc, #76]	@ (8000f80 <HAL_ADC_MspInit+0xe8>)
 8000f34:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000f38:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8000f3a:	4b11      	ldr	r3, [pc, #68]	@ (8000f80 <HAL_ADC_MspInit+0xe8>)
 8000f3c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000f40:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8000f42:	4b0f      	ldr	r3, [pc, #60]	@ (8000f80 <HAL_ADC_MspInit+0xe8>)
 8000f44:	2200      	movs	r2, #0
 8000f46:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000f48:	4b0d      	ldr	r3, [pc, #52]	@ (8000f80 <HAL_ADC_MspInit+0xe8>)
 8000f4a:	2200      	movs	r2, #0
 8000f4c:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8000f4e:	480c      	ldr	r0, [pc, #48]	@ (8000f80 <HAL_ADC_MspInit+0xe8>)
 8000f50:	f000 ffa8 	bl	8001ea4 <HAL_DMA_Init>
 8000f54:	4603      	mov	r3, r0
 8000f56:	2b00      	cmp	r3, #0
 8000f58:	d001      	beq.n	8000f5e <HAL_ADC_MspInit+0xc6>
    {
      Error_Handler();
 8000f5a:	f7ff ff6b 	bl	8000e34 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8000f5e:	687b      	ldr	r3, [r7, #4]
 8000f60:	4a07      	ldr	r2, [pc, #28]	@ (8000f80 <HAL_ADC_MspInit+0xe8>)
 8000f62:	639a      	str	r2, [r3, #56]	@ 0x38
 8000f64:	4a06      	ldr	r2, [pc, #24]	@ (8000f80 <HAL_ADC_MspInit+0xe8>)
 8000f66:	687b      	ldr	r3, [r7, #4]
 8000f68:	6393      	str	r3, [r2, #56]	@ 0x38
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8000f6a:	bf00      	nop
 8000f6c:	3728      	adds	r7, #40	@ 0x28
 8000f6e:	46bd      	mov	sp, r7
 8000f70:	bd80      	pop	{r7, pc}
 8000f72:	bf00      	nop
 8000f74:	40012000 	.word	0x40012000
 8000f78:	40023800 	.word	0x40023800
 8000f7c:	40020000 	.word	0x40020000
 8000f80:	200000d0 	.word	0x200000d0
 8000f84:	40026410 	.word	0x40026410

08000f88 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000f88:	b580      	push	{r7, lr}
 8000f8a:	b08c      	sub	sp, #48	@ 0x30
 8000f8c:	af00      	add	r7, sp, #0
 8000f8e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f90:	f107 031c 	add.w	r3, r7, #28
 8000f94:	2200      	movs	r2, #0
 8000f96:	601a      	str	r2, [r3, #0]
 8000f98:	605a      	str	r2, [r3, #4]
 8000f9a:	609a      	str	r2, [r3, #8]
 8000f9c:	60da      	str	r2, [r3, #12]
 8000f9e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	681b      	ldr	r3, [r3, #0]
 8000fa4:	4a3a      	ldr	r2, [pc, #232]	@ (8001090 <HAL_UART_MspInit+0x108>)
 8000fa6:	4293      	cmp	r3, r2
 8000fa8:	d134      	bne.n	8001014 <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000faa:	2300      	movs	r3, #0
 8000fac:	61bb      	str	r3, [r7, #24]
 8000fae:	4b39      	ldr	r3, [pc, #228]	@ (8001094 <HAL_UART_MspInit+0x10c>)
 8000fb0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000fb2:	4a38      	ldr	r2, [pc, #224]	@ (8001094 <HAL_UART_MspInit+0x10c>)
 8000fb4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000fb8:	6413      	str	r3, [r2, #64]	@ 0x40
 8000fba:	4b36      	ldr	r3, [pc, #216]	@ (8001094 <HAL_UART_MspInit+0x10c>)
 8000fbc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000fbe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000fc2:	61bb      	str	r3, [r7, #24]
 8000fc4:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fc6:	2300      	movs	r3, #0
 8000fc8:	617b      	str	r3, [r7, #20]
 8000fca:	4b32      	ldr	r3, [pc, #200]	@ (8001094 <HAL_UART_MspInit+0x10c>)
 8000fcc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fce:	4a31      	ldr	r2, [pc, #196]	@ (8001094 <HAL_UART_MspInit+0x10c>)
 8000fd0:	f043 0301 	orr.w	r3, r3, #1
 8000fd4:	6313      	str	r3, [r2, #48]	@ 0x30
 8000fd6:	4b2f      	ldr	r3, [pc, #188]	@ (8001094 <HAL_UART_MspInit+0x10c>)
 8000fd8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fda:	f003 0301 	and.w	r3, r3, #1
 8000fde:	617b      	str	r3, [r7, #20]
 8000fe0:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000fe2:	230c      	movs	r3, #12
 8000fe4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fe6:	2302      	movs	r3, #2
 8000fe8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fea:	2300      	movs	r3, #0
 8000fec:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000fee:	2303      	movs	r3, #3
 8000ff0:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000ff2:	2307      	movs	r3, #7
 8000ff4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ff6:	f107 031c 	add.w	r3, r7, #28
 8000ffa:	4619      	mov	r1, r3
 8000ffc:	4826      	ldr	r0, [pc, #152]	@ (8001098 <HAL_UART_MspInit+0x110>)
 8000ffe:	f001 fb53 	bl	80026a8 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001002:	2200      	movs	r2, #0
 8001004:	2100      	movs	r1, #0
 8001006:	2026      	movs	r0, #38	@ 0x26
 8001008:	f000 ff15 	bl	8001e36 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800100c:	2026      	movs	r0, #38	@ 0x26
 800100e:	f000 ff2e 	bl	8001e6e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 8001012:	e038      	b.n	8001086 <HAL_UART_MspInit+0xfe>
  else if(huart->Instance==USART6)
 8001014:	687b      	ldr	r3, [r7, #4]
 8001016:	681b      	ldr	r3, [r3, #0]
 8001018:	4a20      	ldr	r2, [pc, #128]	@ (800109c <HAL_UART_MspInit+0x114>)
 800101a:	4293      	cmp	r3, r2
 800101c:	d133      	bne.n	8001086 <HAL_UART_MspInit+0xfe>
    __HAL_RCC_USART6_CLK_ENABLE();
 800101e:	2300      	movs	r3, #0
 8001020:	613b      	str	r3, [r7, #16]
 8001022:	4b1c      	ldr	r3, [pc, #112]	@ (8001094 <HAL_UART_MspInit+0x10c>)
 8001024:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001026:	4a1b      	ldr	r2, [pc, #108]	@ (8001094 <HAL_UART_MspInit+0x10c>)
 8001028:	f043 0320 	orr.w	r3, r3, #32
 800102c:	6453      	str	r3, [r2, #68]	@ 0x44
 800102e:	4b19      	ldr	r3, [pc, #100]	@ (8001094 <HAL_UART_MspInit+0x10c>)
 8001030:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001032:	f003 0320 	and.w	r3, r3, #32
 8001036:	613b      	str	r3, [r7, #16]
 8001038:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800103a:	2300      	movs	r3, #0
 800103c:	60fb      	str	r3, [r7, #12]
 800103e:	4b15      	ldr	r3, [pc, #84]	@ (8001094 <HAL_UART_MspInit+0x10c>)
 8001040:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001042:	4a14      	ldr	r2, [pc, #80]	@ (8001094 <HAL_UART_MspInit+0x10c>)
 8001044:	f043 0304 	orr.w	r3, r3, #4
 8001048:	6313      	str	r3, [r2, #48]	@ 0x30
 800104a:	4b12      	ldr	r3, [pc, #72]	@ (8001094 <HAL_UART_MspInit+0x10c>)
 800104c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800104e:	f003 0304 	and.w	r3, r3, #4
 8001052:	60fb      	str	r3, [r7, #12]
 8001054:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001056:	23c0      	movs	r3, #192	@ 0xc0
 8001058:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800105a:	2302      	movs	r3, #2
 800105c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800105e:	2300      	movs	r3, #0
 8001060:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001062:	2303      	movs	r3, #3
 8001064:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8001066:	2308      	movs	r3, #8
 8001068:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800106a:	f107 031c 	add.w	r3, r7, #28
 800106e:	4619      	mov	r1, r3
 8001070:	480b      	ldr	r0, [pc, #44]	@ (80010a0 <HAL_UART_MspInit+0x118>)
 8001072:	f001 fb19 	bl	80026a8 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART6_IRQn, 0, 0);
 8001076:	2200      	movs	r2, #0
 8001078:	2100      	movs	r1, #0
 800107a:	2047      	movs	r0, #71	@ 0x47
 800107c:	f000 fedb 	bl	8001e36 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 8001080:	2047      	movs	r0, #71	@ 0x47
 8001082:	f000 fef4 	bl	8001e6e <HAL_NVIC_EnableIRQ>
}
 8001086:	bf00      	nop
 8001088:	3730      	adds	r7, #48	@ 0x30
 800108a:	46bd      	mov	sp, r7
 800108c:	bd80      	pop	{r7, pc}
 800108e:	bf00      	nop
 8001090:	40004400 	.word	0x40004400
 8001094:	40023800 	.word	0x40023800
 8001098:	40020000 	.word	0x40020000
 800109c:	40011400 	.word	0x40011400
 80010a0:	40020800 	.word	0x40020800

080010a4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80010a4:	b480      	push	{r7}
 80010a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80010a8:	bf00      	nop
 80010aa:	e7fd      	b.n	80010a8 <NMI_Handler+0x4>

080010ac <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80010ac:	b480      	push	{r7}
 80010ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80010b0:	bf00      	nop
 80010b2:	e7fd      	b.n	80010b0 <HardFault_Handler+0x4>

080010b4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80010b4:	b480      	push	{r7}
 80010b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80010b8:	bf00      	nop
 80010ba:	e7fd      	b.n	80010b8 <MemManage_Handler+0x4>

080010bc <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80010bc:	b480      	push	{r7}
 80010be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80010c0:	bf00      	nop
 80010c2:	e7fd      	b.n	80010c0 <BusFault_Handler+0x4>

080010c4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80010c4:	b480      	push	{r7}
 80010c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80010c8:	bf00      	nop
 80010ca:	e7fd      	b.n	80010c8 <UsageFault_Handler+0x4>

080010cc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80010cc:	b480      	push	{r7}
 80010ce:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80010d0:	bf00      	nop
 80010d2:	46bd      	mov	sp, r7
 80010d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d8:	4770      	bx	lr

080010da <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80010da:	b480      	push	{r7}
 80010dc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80010de:	bf00      	nop
 80010e0:	46bd      	mov	sp, r7
 80010e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e6:	4770      	bx	lr

080010e8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80010e8:	b480      	push	{r7}
 80010ea:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80010ec:	bf00      	nop
 80010ee:	46bd      	mov	sp, r7
 80010f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010f4:	4770      	bx	lr

080010f6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80010f6:	b580      	push	{r7, lr}
 80010f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80010fa:	f7ff fcd9 	bl	8000ab0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80010fe:	bf00      	nop
 8001100:	bd80      	pop	{r7, pc}
	...

08001104 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001104:	b580      	push	{r7, lr}
 8001106:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001108:	4802      	ldr	r0, [pc, #8]	@ (8001114 <USART2_IRQHandler+0x10>)
 800110a:	f002 fa3f 	bl	800358c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800110e:	bf00      	nop
 8001110:	bd80      	pop	{r7, pc}
 8001112:	bf00      	nop
 8001114:	20000130 	.word	0x20000130

08001118 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001118:	b580      	push	{r7, lr}
 800111a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BTN_RECORD_Pin);
 800111c:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8001120:	f001 fc78 	bl	8002a14 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8001124:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8001128:	f001 fc74 	bl	8002a14 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 800112c:	bf00      	nop
 800112e:	bd80      	pop	{r7, pc}

08001130 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8001130:	b580      	push	{r7, lr}
 8001132:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001134:	4802      	ldr	r0, [pc, #8]	@ (8001140 <DMA2_Stream0_IRQHandler+0x10>)
 8001136:	f001 f84d 	bl	80021d4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 800113a:	bf00      	nop
 800113c:	bd80      	pop	{r7, pc}
 800113e:	bf00      	nop
 8001140:	200000d0 	.word	0x200000d0

08001144 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 8001144:	b580      	push	{r7, lr}
 8001146:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 8001148:	4802      	ldr	r0, [pc, #8]	@ (8001154 <USART6_IRQHandler+0x10>)
 800114a:	f002 fa1f 	bl	800358c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 800114e:	bf00      	nop
 8001150:	bd80      	pop	{r7, pc}
 8001152:	bf00      	nop
 8001154:	20000178 	.word	0x20000178

08001158 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001158:	b480      	push	{r7}
 800115a:	af00      	add	r7, sp, #0
  return 1;
 800115c:	2301      	movs	r3, #1
}
 800115e:	4618      	mov	r0, r3
 8001160:	46bd      	mov	sp, r7
 8001162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001166:	4770      	bx	lr

08001168 <_kill>:

int _kill(int pid, int sig)
{
 8001168:	b580      	push	{r7, lr}
 800116a:	b082      	sub	sp, #8
 800116c:	af00      	add	r7, sp, #0
 800116e:	6078      	str	r0, [r7, #4]
 8001170:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001172:	f003 fc35 	bl	80049e0 <__errno>
 8001176:	4603      	mov	r3, r0
 8001178:	2216      	movs	r2, #22
 800117a:	601a      	str	r2, [r3, #0]
  return -1;
 800117c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001180:	4618      	mov	r0, r3
 8001182:	3708      	adds	r7, #8
 8001184:	46bd      	mov	sp, r7
 8001186:	bd80      	pop	{r7, pc}

08001188 <_exit>:

void _exit (int status)
{
 8001188:	b580      	push	{r7, lr}
 800118a:	b082      	sub	sp, #8
 800118c:	af00      	add	r7, sp, #0
 800118e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001190:	f04f 31ff 	mov.w	r1, #4294967295
 8001194:	6878      	ldr	r0, [r7, #4]
 8001196:	f7ff ffe7 	bl	8001168 <_kill>
  while (1) {}    /* Make sure we hang here */
 800119a:	bf00      	nop
 800119c:	e7fd      	b.n	800119a <_exit+0x12>

0800119e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800119e:	b580      	push	{r7, lr}
 80011a0:	b086      	sub	sp, #24
 80011a2:	af00      	add	r7, sp, #0
 80011a4:	60f8      	str	r0, [r7, #12]
 80011a6:	60b9      	str	r1, [r7, #8]
 80011a8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80011aa:	2300      	movs	r3, #0
 80011ac:	617b      	str	r3, [r7, #20]
 80011ae:	e00a      	b.n	80011c6 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80011b0:	f3af 8000 	nop.w
 80011b4:	4601      	mov	r1, r0
 80011b6:	68bb      	ldr	r3, [r7, #8]
 80011b8:	1c5a      	adds	r2, r3, #1
 80011ba:	60ba      	str	r2, [r7, #8]
 80011bc:	b2ca      	uxtb	r2, r1
 80011be:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80011c0:	697b      	ldr	r3, [r7, #20]
 80011c2:	3301      	adds	r3, #1
 80011c4:	617b      	str	r3, [r7, #20]
 80011c6:	697a      	ldr	r2, [r7, #20]
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	429a      	cmp	r2, r3
 80011cc:	dbf0      	blt.n	80011b0 <_read+0x12>
  }

  return len;
 80011ce:	687b      	ldr	r3, [r7, #4]
}
 80011d0:	4618      	mov	r0, r3
 80011d2:	3718      	adds	r7, #24
 80011d4:	46bd      	mov	sp, r7
 80011d6:	bd80      	pop	{r7, pc}

080011d8 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80011d8:	b580      	push	{r7, lr}
 80011da:	b086      	sub	sp, #24
 80011dc:	af00      	add	r7, sp, #0
 80011de:	60f8      	str	r0, [r7, #12]
 80011e0:	60b9      	str	r1, [r7, #8]
 80011e2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80011e4:	2300      	movs	r3, #0
 80011e6:	617b      	str	r3, [r7, #20]
 80011e8:	e009      	b.n	80011fe <_write+0x26>
  {
    __io_putchar(*ptr++);
 80011ea:	68bb      	ldr	r3, [r7, #8]
 80011ec:	1c5a      	adds	r2, r3, #1
 80011ee:	60ba      	str	r2, [r7, #8]
 80011f0:	781b      	ldrb	r3, [r3, #0]
 80011f2:	4618      	mov	r0, r3
 80011f4:	f7ff fd90 	bl	8000d18 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80011f8:	697b      	ldr	r3, [r7, #20]
 80011fa:	3301      	adds	r3, #1
 80011fc:	617b      	str	r3, [r7, #20]
 80011fe:	697a      	ldr	r2, [r7, #20]
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	429a      	cmp	r2, r3
 8001204:	dbf1      	blt.n	80011ea <_write+0x12>
  }
  return len;
 8001206:	687b      	ldr	r3, [r7, #4]
}
 8001208:	4618      	mov	r0, r3
 800120a:	3718      	adds	r7, #24
 800120c:	46bd      	mov	sp, r7
 800120e:	bd80      	pop	{r7, pc}

08001210 <_close>:

int _close(int file)
{
 8001210:	b480      	push	{r7}
 8001212:	b083      	sub	sp, #12
 8001214:	af00      	add	r7, sp, #0
 8001216:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001218:	f04f 33ff 	mov.w	r3, #4294967295
}
 800121c:	4618      	mov	r0, r3
 800121e:	370c      	adds	r7, #12
 8001220:	46bd      	mov	sp, r7
 8001222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001226:	4770      	bx	lr

08001228 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001228:	b480      	push	{r7}
 800122a:	b083      	sub	sp, #12
 800122c:	af00      	add	r7, sp, #0
 800122e:	6078      	str	r0, [r7, #4]
 8001230:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001232:	683b      	ldr	r3, [r7, #0]
 8001234:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001238:	605a      	str	r2, [r3, #4]
  return 0;
 800123a:	2300      	movs	r3, #0
}
 800123c:	4618      	mov	r0, r3
 800123e:	370c      	adds	r7, #12
 8001240:	46bd      	mov	sp, r7
 8001242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001246:	4770      	bx	lr

08001248 <_isatty>:

int _isatty(int file)
{
 8001248:	b480      	push	{r7}
 800124a:	b083      	sub	sp, #12
 800124c:	af00      	add	r7, sp, #0
 800124e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001250:	2301      	movs	r3, #1
}
 8001252:	4618      	mov	r0, r3
 8001254:	370c      	adds	r7, #12
 8001256:	46bd      	mov	sp, r7
 8001258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800125c:	4770      	bx	lr

0800125e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800125e:	b480      	push	{r7}
 8001260:	b085      	sub	sp, #20
 8001262:	af00      	add	r7, sp, #0
 8001264:	60f8      	str	r0, [r7, #12]
 8001266:	60b9      	str	r1, [r7, #8]
 8001268:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800126a:	2300      	movs	r3, #0
}
 800126c:	4618      	mov	r0, r3
 800126e:	3714      	adds	r7, #20
 8001270:	46bd      	mov	sp, r7
 8001272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001276:	4770      	bx	lr

08001278 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001278:	b580      	push	{r7, lr}
 800127a:	b086      	sub	sp, #24
 800127c:	af00      	add	r7, sp, #0
 800127e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001280:	4a14      	ldr	r2, [pc, #80]	@ (80012d4 <_sbrk+0x5c>)
 8001282:	4b15      	ldr	r3, [pc, #84]	@ (80012d8 <_sbrk+0x60>)
 8001284:	1ad3      	subs	r3, r2, r3
 8001286:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001288:	697b      	ldr	r3, [r7, #20]
 800128a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800128c:	4b13      	ldr	r3, [pc, #76]	@ (80012dc <_sbrk+0x64>)
 800128e:	681b      	ldr	r3, [r3, #0]
 8001290:	2b00      	cmp	r3, #0
 8001292:	d102      	bne.n	800129a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001294:	4b11      	ldr	r3, [pc, #68]	@ (80012dc <_sbrk+0x64>)
 8001296:	4a12      	ldr	r2, [pc, #72]	@ (80012e0 <_sbrk+0x68>)
 8001298:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800129a:	4b10      	ldr	r3, [pc, #64]	@ (80012dc <_sbrk+0x64>)
 800129c:	681a      	ldr	r2, [r3, #0]
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	4413      	add	r3, r2
 80012a2:	693a      	ldr	r2, [r7, #16]
 80012a4:	429a      	cmp	r2, r3
 80012a6:	d207      	bcs.n	80012b8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80012a8:	f003 fb9a 	bl	80049e0 <__errno>
 80012ac:	4603      	mov	r3, r0
 80012ae:	220c      	movs	r2, #12
 80012b0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80012b2:	f04f 33ff 	mov.w	r3, #4294967295
 80012b6:	e009      	b.n	80012cc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80012b8:	4b08      	ldr	r3, [pc, #32]	@ (80012dc <_sbrk+0x64>)
 80012ba:	681b      	ldr	r3, [r3, #0]
 80012bc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80012be:	4b07      	ldr	r3, [pc, #28]	@ (80012dc <_sbrk+0x64>)
 80012c0:	681a      	ldr	r2, [r3, #0]
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	4413      	add	r3, r2
 80012c6:	4a05      	ldr	r2, [pc, #20]	@ (80012dc <_sbrk+0x64>)
 80012c8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80012ca:	68fb      	ldr	r3, [r7, #12]
}
 80012cc:	4618      	mov	r0, r3
 80012ce:	3718      	adds	r7, #24
 80012d0:	46bd      	mov	sp, r7
 80012d2:	bd80      	pop	{r7, pc}
 80012d4:	20020000 	.word	0x20020000
 80012d8:	00000400 	.word	0x00000400
 80012dc:	2000023c 	.word	0x2000023c
 80012e0:	20000390 	.word	0x20000390

080012e4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80012e4:	b480      	push	{r7}
 80012e6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80012e8:	4b06      	ldr	r3, [pc, #24]	@ (8001304 <SystemInit+0x20>)
 80012ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80012ee:	4a05      	ldr	r2, [pc, #20]	@ (8001304 <SystemInit+0x20>)
 80012f0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80012f4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80012f8:	bf00      	nop
 80012fa:	46bd      	mov	sp, r7
 80012fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001300:	4770      	bx	lr
 8001302:	bf00      	nop
 8001304:	e000ed00 	.word	0xe000ed00

08001308 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001308:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001340 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800130c:	f7ff ffea 	bl	80012e4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001310:	480c      	ldr	r0, [pc, #48]	@ (8001344 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001312:	490d      	ldr	r1, [pc, #52]	@ (8001348 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001314:	4a0d      	ldr	r2, [pc, #52]	@ (800134c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001316:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001318:	e002      	b.n	8001320 <LoopCopyDataInit>

0800131a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800131a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800131c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800131e:	3304      	adds	r3, #4

08001320 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001320:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001322:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001324:	d3f9      	bcc.n	800131a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001326:	4a0a      	ldr	r2, [pc, #40]	@ (8001350 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001328:	4c0a      	ldr	r4, [pc, #40]	@ (8001354 <LoopFillZerobss+0x22>)
  movs r3, #0
 800132a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800132c:	e001      	b.n	8001332 <LoopFillZerobss>

0800132e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800132e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001330:	3204      	adds	r2, #4

08001332 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001332:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001334:	d3fb      	bcc.n	800132e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001336:	f003 fb59 	bl	80049ec <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800133a:	f7ff f921 	bl	8000580 <main>
  bx  lr    
 800133e:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001340:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001344:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001348:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 800134c:	08005ab4 	.word	0x08005ab4
  ldr r2, =_sbss
 8001350:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 8001354:	20000390 	.word	0x20000390

08001358 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001358:	e7fe      	b.n	8001358 <ADC_IRQHandler>
	...

0800135c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800135c:	b580      	push	{r7, lr}
 800135e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001360:	4b0e      	ldr	r3, [pc, #56]	@ (800139c <HAL_Init+0x40>)
 8001362:	681b      	ldr	r3, [r3, #0]
 8001364:	4a0d      	ldr	r2, [pc, #52]	@ (800139c <HAL_Init+0x40>)
 8001366:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800136a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800136c:	4b0b      	ldr	r3, [pc, #44]	@ (800139c <HAL_Init+0x40>)
 800136e:	681b      	ldr	r3, [r3, #0]
 8001370:	4a0a      	ldr	r2, [pc, #40]	@ (800139c <HAL_Init+0x40>)
 8001372:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001376:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001378:	4b08      	ldr	r3, [pc, #32]	@ (800139c <HAL_Init+0x40>)
 800137a:	681b      	ldr	r3, [r3, #0]
 800137c:	4a07      	ldr	r2, [pc, #28]	@ (800139c <HAL_Init+0x40>)
 800137e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001382:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001384:	2003      	movs	r0, #3
 8001386:	f000 fd4b 	bl	8001e20 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800138a:	2000      	movs	r0, #0
 800138c:	f000 f808 	bl	80013a0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001390:	f7ff fd5a 	bl	8000e48 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001394:	2300      	movs	r3, #0
}
 8001396:	4618      	mov	r0, r3
 8001398:	bd80      	pop	{r7, pc}
 800139a:	bf00      	nop
 800139c:	40023c00 	.word	0x40023c00

080013a0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80013a0:	b580      	push	{r7, lr}
 80013a2:	b082      	sub	sp, #8
 80013a4:	af00      	add	r7, sp, #0
 80013a6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80013a8:	4b12      	ldr	r3, [pc, #72]	@ (80013f4 <HAL_InitTick+0x54>)
 80013aa:	681a      	ldr	r2, [r3, #0]
 80013ac:	4b12      	ldr	r3, [pc, #72]	@ (80013f8 <HAL_InitTick+0x58>)
 80013ae:	781b      	ldrb	r3, [r3, #0]
 80013b0:	4619      	mov	r1, r3
 80013b2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80013b6:	fbb3 f3f1 	udiv	r3, r3, r1
 80013ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80013be:	4618      	mov	r0, r3
 80013c0:	f000 fd63 	bl	8001e8a <HAL_SYSTICK_Config>
 80013c4:	4603      	mov	r3, r0
 80013c6:	2b00      	cmp	r3, #0
 80013c8:	d001      	beq.n	80013ce <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80013ca:	2301      	movs	r3, #1
 80013cc:	e00e      	b.n	80013ec <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	2b0f      	cmp	r3, #15
 80013d2:	d80a      	bhi.n	80013ea <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80013d4:	2200      	movs	r2, #0
 80013d6:	6879      	ldr	r1, [r7, #4]
 80013d8:	f04f 30ff 	mov.w	r0, #4294967295
 80013dc:	f000 fd2b 	bl	8001e36 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80013e0:	4a06      	ldr	r2, [pc, #24]	@ (80013fc <HAL_InitTick+0x5c>)
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80013e6:	2300      	movs	r3, #0
 80013e8:	e000      	b.n	80013ec <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80013ea:	2301      	movs	r3, #1
}
 80013ec:	4618      	mov	r0, r3
 80013ee:	3708      	adds	r7, #8
 80013f0:	46bd      	mov	sp, r7
 80013f2:	bd80      	pop	{r7, pc}
 80013f4:	20000004 	.word	0x20000004
 80013f8:	2000000c 	.word	0x2000000c
 80013fc:	20000008 	.word	0x20000008

08001400 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001400:	b480      	push	{r7}
 8001402:	af00      	add	r7, sp, #0
  return uwTick;
 8001404:	4b03      	ldr	r3, [pc, #12]	@ (8001414 <HAL_GetTick+0x14>)
 8001406:	681b      	ldr	r3, [r3, #0]
}
 8001408:	4618      	mov	r0, r3
 800140a:	46bd      	mov	sp, r7
 800140c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001410:	4770      	bx	lr
 8001412:	bf00      	nop
 8001414:	20000240 	.word	0x20000240

08001418 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001418:	b580      	push	{r7, lr}
 800141a:	b084      	sub	sp, #16
 800141c:	af00      	add	r7, sp, #0
 800141e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001420:	f7ff ffee 	bl	8001400 <HAL_GetTick>
 8001424:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800142a:	68fb      	ldr	r3, [r7, #12]
 800142c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001430:	d005      	beq.n	800143e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001432:	4b0a      	ldr	r3, [pc, #40]	@ (800145c <HAL_Delay+0x44>)
 8001434:	781b      	ldrb	r3, [r3, #0]
 8001436:	461a      	mov	r2, r3
 8001438:	68fb      	ldr	r3, [r7, #12]
 800143a:	4413      	add	r3, r2
 800143c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800143e:	bf00      	nop
 8001440:	f7ff ffde 	bl	8001400 <HAL_GetTick>
 8001444:	4602      	mov	r2, r0
 8001446:	68bb      	ldr	r3, [r7, #8]
 8001448:	1ad3      	subs	r3, r2, r3
 800144a:	68fa      	ldr	r2, [r7, #12]
 800144c:	429a      	cmp	r2, r3
 800144e:	d8f7      	bhi.n	8001440 <HAL_Delay+0x28>
  {
  }
}
 8001450:	bf00      	nop
 8001452:	bf00      	nop
 8001454:	3710      	adds	r7, #16
 8001456:	46bd      	mov	sp, r7
 8001458:	bd80      	pop	{r7, pc}
 800145a:	bf00      	nop
 800145c:	2000000c 	.word	0x2000000c

08001460 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001460:	b580      	push	{r7, lr}
 8001462:	b084      	sub	sp, #16
 8001464:	af00      	add	r7, sp, #0
 8001466:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001468:	2300      	movs	r3, #0
 800146a:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	2b00      	cmp	r3, #0
 8001470:	d101      	bne.n	8001476 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001472:	2301      	movs	r3, #1
 8001474:	e033      	b.n	80014de <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800147a:	2b00      	cmp	r3, #0
 800147c:	d109      	bne.n	8001492 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800147e:	6878      	ldr	r0, [r7, #4]
 8001480:	f7ff fd0a 	bl	8000e98 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	2200      	movs	r2, #0
 8001488:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	2200      	movs	r2, #0
 800148e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001496:	f003 0310 	and.w	r3, r3, #16
 800149a:	2b00      	cmp	r3, #0
 800149c:	d118      	bne.n	80014d0 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014a2:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80014a6:	f023 0302 	bic.w	r3, r3, #2
 80014aa:	f043 0202 	orr.w	r2, r3, #2
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 80014b2:	6878      	ldr	r0, [r7, #4]
 80014b4:	f000 fa66 	bl	8001984 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	2200      	movs	r2, #0
 80014bc:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014c2:	f023 0303 	bic.w	r3, r3, #3
 80014c6:	f043 0201 	orr.w	r2, r3, #1
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	641a      	str	r2, [r3, #64]	@ 0x40
 80014ce:	e001      	b.n	80014d4 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80014d0:	2301      	movs	r3, #1
 80014d2:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	2200      	movs	r2, #0
 80014d8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 80014dc:	7bfb      	ldrb	r3, [r7, #15]
}
 80014de:	4618      	mov	r0, r3
 80014e0:	3710      	adds	r7, #16
 80014e2:	46bd      	mov	sp, r7
 80014e4:	bd80      	pop	{r7, pc}
	...

080014e8 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 80014e8:	b580      	push	{r7, lr}
 80014ea:	b086      	sub	sp, #24
 80014ec:	af00      	add	r7, sp, #0
 80014ee:	60f8      	str	r0, [r7, #12]
 80014f0:	60b9      	str	r1, [r7, #8]
 80014f2:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 80014f4:	2300      	movs	r3, #0
 80014f6:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 80014f8:	68fb      	ldr	r3, [r7, #12]
 80014fa:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80014fe:	2b01      	cmp	r3, #1
 8001500:	d101      	bne.n	8001506 <HAL_ADC_Start_DMA+0x1e>
 8001502:	2302      	movs	r3, #2
 8001504:	e0ce      	b.n	80016a4 <HAL_ADC_Start_DMA+0x1bc>
 8001506:	68fb      	ldr	r3, [r7, #12]
 8001508:	2201      	movs	r2, #1
 800150a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800150e:	68fb      	ldr	r3, [r7, #12]
 8001510:	681b      	ldr	r3, [r3, #0]
 8001512:	689b      	ldr	r3, [r3, #8]
 8001514:	f003 0301 	and.w	r3, r3, #1
 8001518:	2b01      	cmp	r3, #1
 800151a:	d018      	beq.n	800154e <HAL_ADC_Start_DMA+0x66>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800151c:	68fb      	ldr	r3, [r7, #12]
 800151e:	681b      	ldr	r3, [r3, #0]
 8001520:	689a      	ldr	r2, [r3, #8]
 8001522:	68fb      	ldr	r3, [r7, #12]
 8001524:	681b      	ldr	r3, [r3, #0]
 8001526:	f042 0201 	orr.w	r2, r2, #1
 800152a:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800152c:	4b5f      	ldr	r3, [pc, #380]	@ (80016ac <HAL_ADC_Start_DMA+0x1c4>)
 800152e:	681b      	ldr	r3, [r3, #0]
 8001530:	4a5f      	ldr	r2, [pc, #380]	@ (80016b0 <HAL_ADC_Start_DMA+0x1c8>)
 8001532:	fba2 2303 	umull	r2, r3, r2, r3
 8001536:	0c9a      	lsrs	r2, r3, #18
 8001538:	4613      	mov	r3, r2
 800153a:	005b      	lsls	r3, r3, #1
 800153c:	4413      	add	r3, r2
 800153e:	613b      	str	r3, [r7, #16]
    while (counter != 0U)
 8001540:	e002      	b.n	8001548 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8001542:	693b      	ldr	r3, [r7, #16]
 8001544:	3b01      	subs	r3, #1
 8001546:	613b      	str	r3, [r7, #16]
    while (counter != 0U)
 8001548:	693b      	ldr	r3, [r7, #16]
 800154a:	2b00      	cmp	r3, #0
 800154c:	d1f9      	bne.n	8001542 <HAL_ADC_Start_DMA+0x5a>
    }
  }

  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if ((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 800154e:	68fb      	ldr	r3, [r7, #12]
 8001550:	681b      	ldr	r3, [r3, #0]
 8001552:	689b      	ldr	r3, [r3, #8]
 8001554:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001558:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800155c:	d107      	bne.n	800156e <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 800155e:	68fb      	ldr	r3, [r7, #12]
 8001560:	681b      	ldr	r3, [r3, #0]
 8001562:	689a      	ldr	r2, [r3, #8]
 8001564:	68fb      	ldr	r3, [r7, #12]
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800156c:	609a      	str	r2, [r3, #8]
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800156e:	68fb      	ldr	r3, [r7, #12]
 8001570:	681b      	ldr	r3, [r3, #0]
 8001572:	689b      	ldr	r3, [r3, #8]
 8001574:	f003 0301 	and.w	r3, r3, #1
 8001578:	2b01      	cmp	r3, #1
 800157a:	f040 8086 	bne.w	800168a <HAL_ADC_Start_DMA+0x1a2>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 800157e:	68fb      	ldr	r3, [r7, #12]
 8001580:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001582:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8001586:	f023 0301 	bic.w	r3, r3, #1
 800158a:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800158e:	68fb      	ldr	r3, [r7, #12]
 8001590:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001592:	68fb      	ldr	r3, [r7, #12]
 8001594:	681b      	ldr	r3, [r3, #0]
 8001596:	685b      	ldr	r3, [r3, #4]
 8001598:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800159c:	2b00      	cmp	r3, #0
 800159e:	d007      	beq.n	80015b0 <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80015a0:	68fb      	ldr	r3, [r7, #12]
 80015a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015a4:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80015a8:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80015ac:	68fb      	ldr	r3, [r7, #12]
 80015ae:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80015b0:	68fb      	ldr	r3, [r7, #12]
 80015b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015b4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80015b8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80015bc:	d106      	bne.n	80015cc <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80015be:	68fb      	ldr	r3, [r7, #12]
 80015c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80015c2:	f023 0206 	bic.w	r2, r3, #6
 80015c6:	68fb      	ldr	r3, [r7, #12]
 80015c8:	645a      	str	r2, [r3, #68]	@ 0x44
 80015ca:	e002      	b.n	80015d2 <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80015cc:	68fb      	ldr	r3, [r7, #12]
 80015ce:	2200      	movs	r2, #0
 80015d0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80015d2:	68fb      	ldr	r3, [r7, #12]
 80015d4:	2200      	movs	r2, #0
 80015d6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80015da:	4b36      	ldr	r3, [pc, #216]	@ (80016b4 <HAL_ADC_Start_DMA+0x1cc>)
 80015dc:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80015de:	68fb      	ldr	r3, [r7, #12]
 80015e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80015e2:	4a35      	ldr	r2, [pc, #212]	@ (80016b8 <HAL_ADC_Start_DMA+0x1d0>)
 80015e4:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80015e6:	68fb      	ldr	r3, [r7, #12]
 80015e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80015ea:	4a34      	ldr	r2, [pc, #208]	@ (80016bc <HAL_ADC_Start_DMA+0x1d4>)
 80015ec:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80015ee:	68fb      	ldr	r3, [r7, #12]
 80015f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80015f2:	4a33      	ldr	r2, [pc, #204]	@ (80016c0 <HAL_ADC_Start_DMA+0x1d8>)
 80015f4:	64da      	str	r2, [r3, #76]	@ 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80015f6:	68fb      	ldr	r3, [r7, #12]
 80015f8:	681b      	ldr	r3, [r3, #0]
 80015fa:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 80015fe:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8001600:	68fb      	ldr	r3, [r7, #12]
 8001602:	681b      	ldr	r3, [r3, #0]
 8001604:	685a      	ldr	r2, [r3, #4]
 8001606:	68fb      	ldr	r3, [r7, #12]
 8001608:	681b      	ldr	r3, [r3, #0]
 800160a:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 800160e:	605a      	str	r2, [r3, #4]

    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8001610:	68fb      	ldr	r3, [r7, #12]
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	689a      	ldr	r2, [r3, #8]
 8001616:	68fb      	ldr	r3, [r7, #12]
 8001618:	681b      	ldr	r3, [r3, #0]
 800161a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800161e:	609a      	str	r2, [r3, #8]

    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8001620:	68fb      	ldr	r3, [r7, #12]
 8001622:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8001624:	68fb      	ldr	r3, [r7, #12]
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	334c      	adds	r3, #76	@ 0x4c
 800162a:	4619      	mov	r1, r3
 800162c:	68ba      	ldr	r2, [r7, #8]
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	f000 fce6 	bl	8002000 <HAL_DMA_Start_IT>

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8001634:	697b      	ldr	r3, [r7, #20]
 8001636:	685b      	ldr	r3, [r3, #4]
 8001638:	f003 031f 	and.w	r3, r3, #31
 800163c:	2b00      	cmp	r3, #0
 800163e:	d10f      	bne.n	8001660 <HAL_ADC_Start_DMA+0x178>
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8001640:	68fb      	ldr	r3, [r7, #12]
 8001642:	681b      	ldr	r3, [r3, #0]
 8001644:	689b      	ldr	r3, [r3, #8]
 8001646:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800164a:	2b00      	cmp	r3, #0
 800164c:	d129      	bne.n	80016a2 <HAL_ADC_Start_DMA+0x1ba>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800164e:	68fb      	ldr	r3, [r7, #12]
 8001650:	681b      	ldr	r3, [r3, #0]
 8001652:	689a      	ldr	r2, [r3, #8]
 8001654:	68fb      	ldr	r3, [r7, #12]
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 800165c:	609a      	str	r2, [r3, #8]
 800165e:	e020      	b.n	80016a2 <HAL_ADC_Start_DMA+0x1ba>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8001660:	68fb      	ldr	r3, [r7, #12]
 8001662:	681b      	ldr	r3, [r3, #0]
 8001664:	4a17      	ldr	r2, [pc, #92]	@ (80016c4 <HAL_ADC_Start_DMA+0x1dc>)
 8001666:	4293      	cmp	r3, r2
 8001668:	d11b      	bne.n	80016a2 <HAL_ADC_Start_DMA+0x1ba>
 800166a:	68fb      	ldr	r3, [r7, #12]
 800166c:	681b      	ldr	r3, [r3, #0]
 800166e:	689b      	ldr	r3, [r3, #8]
 8001670:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001674:	2b00      	cmp	r3, #0
 8001676:	d114      	bne.n	80016a2 <HAL_ADC_Start_DMA+0x1ba>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001678:	68fb      	ldr	r3, [r7, #12]
 800167a:	681b      	ldr	r3, [r3, #0]
 800167c:	689a      	ldr	r2, [r3, #8]
 800167e:	68fb      	ldr	r3, [r7, #12]
 8001680:	681b      	ldr	r3, [r3, #0]
 8001682:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8001686:	609a      	str	r2, [r3, #8]
 8001688:	e00b      	b.n	80016a2 <HAL_ADC_Start_DMA+0x1ba>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800168a:	68fb      	ldr	r3, [r7, #12]
 800168c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800168e:	f043 0210 	orr.w	r2, r3, #16
 8001692:	68fb      	ldr	r3, [r7, #12]
 8001694:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001696:	68fb      	ldr	r3, [r7, #12]
 8001698:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800169a:	f043 0201 	orr.w	r2, r3, #1
 800169e:	68fb      	ldr	r3, [r7, #12]
 80016a0:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 80016a2:	2300      	movs	r3, #0
}
 80016a4:	4618      	mov	r0, r3
 80016a6:	3718      	adds	r7, #24
 80016a8:	46bd      	mov	sp, r7
 80016aa:	bd80      	pop	{r7, pc}
 80016ac:	20000004 	.word	0x20000004
 80016b0:	431bde83 	.word	0x431bde83
 80016b4:	40012300 	.word	0x40012300
 80016b8:	08001b7d 	.word	0x08001b7d
 80016bc:	08001c37 	.word	0x08001c37
 80016c0:	08001c53 	.word	0x08001c53
 80016c4:	40012000 	.word	0x40012000

080016c8 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 80016c8:	b480      	push	{r7}
 80016ca:	b083      	sub	sp, #12
 80016cc:	af00      	add	r7, sp, #0
 80016ce:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	681b      	ldr	r3, [r3, #0]
 80016d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 80016d6:	4618      	mov	r0, r3
 80016d8:	370c      	adds	r7, #12
 80016da:	46bd      	mov	sp, r7
 80016dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016e0:	4770      	bx	lr

080016e2 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 80016e2:	b480      	push	{r7}
 80016e4:	b083      	sub	sp, #12
 80016e6:	af00      	add	r7, sp, #0
 80016e8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 80016ea:	bf00      	nop
 80016ec:	370c      	adds	r7, #12
 80016ee:	46bd      	mov	sp, r7
 80016f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016f4:	4770      	bx	lr

080016f6 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 80016f6:	b480      	push	{r7}
 80016f8:	b083      	sub	sp, #12
 80016fa:	af00      	add	r7, sp, #0
 80016fc:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 80016fe:	bf00      	nop
 8001700:	370c      	adds	r7, #12
 8001702:	46bd      	mov	sp, r7
 8001704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001708:	4770      	bx	lr

0800170a <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800170a:	b480      	push	{r7}
 800170c:	b083      	sub	sp, #12
 800170e:	af00      	add	r7, sp, #0
 8001710:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8001712:	bf00      	nop
 8001714:	370c      	adds	r7, #12
 8001716:	46bd      	mov	sp, r7
 8001718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800171c:	4770      	bx	lr
	...

08001720 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8001720:	b480      	push	{r7}
 8001722:	b085      	sub	sp, #20
 8001724:	af00      	add	r7, sp, #0
 8001726:	6078      	str	r0, [r7, #4]
 8001728:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800172a:	2300      	movs	r3, #0
 800172c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001734:	2b01      	cmp	r3, #1
 8001736:	d101      	bne.n	800173c <HAL_ADC_ConfigChannel+0x1c>
 8001738:	2302      	movs	r3, #2
 800173a:	e113      	b.n	8001964 <HAL_ADC_ConfigChannel+0x244>
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	2201      	movs	r2, #1
 8001740:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8001744:	683b      	ldr	r3, [r7, #0]
 8001746:	681b      	ldr	r3, [r3, #0]
 8001748:	2b09      	cmp	r3, #9
 800174a:	d925      	bls.n	8001798 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	68d9      	ldr	r1, [r3, #12]
 8001752:	683b      	ldr	r3, [r7, #0]
 8001754:	681b      	ldr	r3, [r3, #0]
 8001756:	b29b      	uxth	r3, r3
 8001758:	461a      	mov	r2, r3
 800175a:	4613      	mov	r3, r2
 800175c:	005b      	lsls	r3, r3, #1
 800175e:	4413      	add	r3, r2
 8001760:	3b1e      	subs	r3, #30
 8001762:	2207      	movs	r2, #7
 8001764:	fa02 f303 	lsl.w	r3, r2, r3
 8001768:	43da      	mvns	r2, r3
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	681b      	ldr	r3, [r3, #0]
 800176e:	400a      	ands	r2, r1
 8001770:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	681b      	ldr	r3, [r3, #0]
 8001776:	68d9      	ldr	r1, [r3, #12]
 8001778:	683b      	ldr	r3, [r7, #0]
 800177a:	689a      	ldr	r2, [r3, #8]
 800177c:	683b      	ldr	r3, [r7, #0]
 800177e:	681b      	ldr	r3, [r3, #0]
 8001780:	b29b      	uxth	r3, r3
 8001782:	4618      	mov	r0, r3
 8001784:	4603      	mov	r3, r0
 8001786:	005b      	lsls	r3, r3, #1
 8001788:	4403      	add	r3, r0
 800178a:	3b1e      	subs	r3, #30
 800178c:	409a      	lsls	r2, r3
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	681b      	ldr	r3, [r3, #0]
 8001792:	430a      	orrs	r2, r1
 8001794:	60da      	str	r2, [r3, #12]
 8001796:	e022      	b.n	80017de <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	681b      	ldr	r3, [r3, #0]
 800179c:	6919      	ldr	r1, [r3, #16]
 800179e:	683b      	ldr	r3, [r7, #0]
 80017a0:	681b      	ldr	r3, [r3, #0]
 80017a2:	b29b      	uxth	r3, r3
 80017a4:	461a      	mov	r2, r3
 80017a6:	4613      	mov	r3, r2
 80017a8:	005b      	lsls	r3, r3, #1
 80017aa:	4413      	add	r3, r2
 80017ac:	2207      	movs	r2, #7
 80017ae:	fa02 f303 	lsl.w	r3, r2, r3
 80017b2:	43da      	mvns	r2, r3
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	400a      	ands	r2, r1
 80017ba:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	681b      	ldr	r3, [r3, #0]
 80017c0:	6919      	ldr	r1, [r3, #16]
 80017c2:	683b      	ldr	r3, [r7, #0]
 80017c4:	689a      	ldr	r2, [r3, #8]
 80017c6:	683b      	ldr	r3, [r7, #0]
 80017c8:	681b      	ldr	r3, [r3, #0]
 80017ca:	b29b      	uxth	r3, r3
 80017cc:	4618      	mov	r0, r3
 80017ce:	4603      	mov	r3, r0
 80017d0:	005b      	lsls	r3, r3, #1
 80017d2:	4403      	add	r3, r0
 80017d4:	409a      	lsls	r2, r3
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	681b      	ldr	r3, [r3, #0]
 80017da:	430a      	orrs	r2, r1
 80017dc:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80017de:	683b      	ldr	r3, [r7, #0]
 80017e0:	685b      	ldr	r3, [r3, #4]
 80017e2:	2b06      	cmp	r3, #6
 80017e4:	d824      	bhi.n	8001830 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	681b      	ldr	r3, [r3, #0]
 80017ea:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80017ec:	683b      	ldr	r3, [r7, #0]
 80017ee:	685a      	ldr	r2, [r3, #4]
 80017f0:	4613      	mov	r3, r2
 80017f2:	009b      	lsls	r3, r3, #2
 80017f4:	4413      	add	r3, r2
 80017f6:	3b05      	subs	r3, #5
 80017f8:	221f      	movs	r2, #31
 80017fa:	fa02 f303 	lsl.w	r3, r2, r3
 80017fe:	43da      	mvns	r2, r3
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	681b      	ldr	r3, [r3, #0]
 8001804:	400a      	ands	r2, r1
 8001806:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800180e:	683b      	ldr	r3, [r7, #0]
 8001810:	681b      	ldr	r3, [r3, #0]
 8001812:	b29b      	uxth	r3, r3
 8001814:	4618      	mov	r0, r3
 8001816:	683b      	ldr	r3, [r7, #0]
 8001818:	685a      	ldr	r2, [r3, #4]
 800181a:	4613      	mov	r3, r2
 800181c:	009b      	lsls	r3, r3, #2
 800181e:	4413      	add	r3, r2
 8001820:	3b05      	subs	r3, #5
 8001822:	fa00 f203 	lsl.w	r2, r0, r3
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	681b      	ldr	r3, [r3, #0]
 800182a:	430a      	orrs	r2, r1
 800182c:	635a      	str	r2, [r3, #52]	@ 0x34
 800182e:	e04c      	b.n	80018ca <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001830:	683b      	ldr	r3, [r7, #0]
 8001832:	685b      	ldr	r3, [r3, #4]
 8001834:	2b0c      	cmp	r3, #12
 8001836:	d824      	bhi.n	8001882 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800183e:	683b      	ldr	r3, [r7, #0]
 8001840:	685a      	ldr	r2, [r3, #4]
 8001842:	4613      	mov	r3, r2
 8001844:	009b      	lsls	r3, r3, #2
 8001846:	4413      	add	r3, r2
 8001848:	3b23      	subs	r3, #35	@ 0x23
 800184a:	221f      	movs	r2, #31
 800184c:	fa02 f303 	lsl.w	r3, r2, r3
 8001850:	43da      	mvns	r2, r3
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	681b      	ldr	r3, [r3, #0]
 8001856:	400a      	ands	r2, r1
 8001858:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	681b      	ldr	r3, [r3, #0]
 800185e:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001860:	683b      	ldr	r3, [r7, #0]
 8001862:	681b      	ldr	r3, [r3, #0]
 8001864:	b29b      	uxth	r3, r3
 8001866:	4618      	mov	r0, r3
 8001868:	683b      	ldr	r3, [r7, #0]
 800186a:	685a      	ldr	r2, [r3, #4]
 800186c:	4613      	mov	r3, r2
 800186e:	009b      	lsls	r3, r3, #2
 8001870:	4413      	add	r3, r2
 8001872:	3b23      	subs	r3, #35	@ 0x23
 8001874:	fa00 f203 	lsl.w	r2, r0, r3
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	681b      	ldr	r3, [r3, #0]
 800187c:	430a      	orrs	r2, r1
 800187e:	631a      	str	r2, [r3, #48]	@ 0x30
 8001880:	e023      	b.n	80018ca <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001888:	683b      	ldr	r3, [r7, #0]
 800188a:	685a      	ldr	r2, [r3, #4]
 800188c:	4613      	mov	r3, r2
 800188e:	009b      	lsls	r3, r3, #2
 8001890:	4413      	add	r3, r2
 8001892:	3b41      	subs	r3, #65	@ 0x41
 8001894:	221f      	movs	r2, #31
 8001896:	fa02 f303 	lsl.w	r3, r2, r3
 800189a:	43da      	mvns	r2, r3
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	400a      	ands	r2, r1
 80018a2:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80018aa:	683b      	ldr	r3, [r7, #0]
 80018ac:	681b      	ldr	r3, [r3, #0]
 80018ae:	b29b      	uxth	r3, r3
 80018b0:	4618      	mov	r0, r3
 80018b2:	683b      	ldr	r3, [r7, #0]
 80018b4:	685a      	ldr	r2, [r3, #4]
 80018b6:	4613      	mov	r3, r2
 80018b8:	009b      	lsls	r3, r3, #2
 80018ba:	4413      	add	r3, r2
 80018bc:	3b41      	subs	r3, #65	@ 0x41
 80018be:	fa00 f203 	lsl.w	r2, r0, r3
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	681b      	ldr	r3, [r3, #0]
 80018c6:	430a      	orrs	r2, r1
 80018c8:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80018ca:	4b29      	ldr	r3, [pc, #164]	@ (8001970 <HAL_ADC_ConfigChannel+0x250>)
 80018cc:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	681b      	ldr	r3, [r3, #0]
 80018d2:	4a28      	ldr	r2, [pc, #160]	@ (8001974 <HAL_ADC_ConfigChannel+0x254>)
 80018d4:	4293      	cmp	r3, r2
 80018d6:	d10f      	bne.n	80018f8 <HAL_ADC_ConfigChannel+0x1d8>
 80018d8:	683b      	ldr	r3, [r7, #0]
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	2b12      	cmp	r3, #18
 80018de:	d10b      	bne.n	80018f8 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 80018e0:	68fb      	ldr	r3, [r7, #12]
 80018e2:	685b      	ldr	r3, [r3, #4]
 80018e4:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 80018e8:	68fb      	ldr	r3, [r7, #12]
 80018ea:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80018ec:	68fb      	ldr	r3, [r7, #12]
 80018ee:	685b      	ldr	r3, [r3, #4]
 80018f0:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 80018f4:	68fb      	ldr	r3, [r7, #12]
 80018f6:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	4a1d      	ldr	r2, [pc, #116]	@ (8001974 <HAL_ADC_ConfigChannel+0x254>)
 80018fe:	4293      	cmp	r3, r2
 8001900:	d12b      	bne.n	800195a <HAL_ADC_ConfigChannel+0x23a>
 8001902:	683b      	ldr	r3, [r7, #0]
 8001904:	681b      	ldr	r3, [r3, #0]
 8001906:	4a1c      	ldr	r2, [pc, #112]	@ (8001978 <HAL_ADC_ConfigChannel+0x258>)
 8001908:	4293      	cmp	r3, r2
 800190a:	d003      	beq.n	8001914 <HAL_ADC_ConfigChannel+0x1f4>
 800190c:	683b      	ldr	r3, [r7, #0]
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	2b11      	cmp	r3, #17
 8001912:	d122      	bne.n	800195a <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8001914:	68fb      	ldr	r3, [r7, #12]
 8001916:	685b      	ldr	r3, [r3, #4]
 8001918:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 800191c:	68fb      	ldr	r3, [r7, #12]
 800191e:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8001920:	68fb      	ldr	r3, [r7, #12]
 8001922:	685b      	ldr	r3, [r3, #4]
 8001924:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8001928:	68fb      	ldr	r3, [r7, #12]
 800192a:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800192c:	683b      	ldr	r3, [r7, #0]
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	4a11      	ldr	r2, [pc, #68]	@ (8001978 <HAL_ADC_ConfigChannel+0x258>)
 8001932:	4293      	cmp	r3, r2
 8001934:	d111      	bne.n	800195a <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001936:	4b11      	ldr	r3, [pc, #68]	@ (800197c <HAL_ADC_ConfigChannel+0x25c>)
 8001938:	681b      	ldr	r3, [r3, #0]
 800193a:	4a11      	ldr	r2, [pc, #68]	@ (8001980 <HAL_ADC_ConfigChannel+0x260>)
 800193c:	fba2 2303 	umull	r2, r3, r2, r3
 8001940:	0c9a      	lsrs	r2, r3, #18
 8001942:	4613      	mov	r3, r2
 8001944:	009b      	lsls	r3, r3, #2
 8001946:	4413      	add	r3, r2
 8001948:	005b      	lsls	r3, r3, #1
 800194a:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 800194c:	e002      	b.n	8001954 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 800194e:	68bb      	ldr	r3, [r7, #8]
 8001950:	3b01      	subs	r3, #1
 8001952:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8001954:	68bb      	ldr	r3, [r7, #8]
 8001956:	2b00      	cmp	r3, #0
 8001958:	d1f9      	bne.n	800194e <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	2200      	movs	r2, #0
 800195e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8001962:	2300      	movs	r3, #0
}
 8001964:	4618      	mov	r0, r3
 8001966:	3714      	adds	r7, #20
 8001968:	46bd      	mov	sp, r7
 800196a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800196e:	4770      	bx	lr
 8001970:	40012300 	.word	0x40012300
 8001974:	40012000 	.word	0x40012000
 8001978:	10000012 	.word	0x10000012
 800197c:	20000004 	.word	0x20000004
 8001980:	431bde83 	.word	0x431bde83

08001984 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001984:	b480      	push	{r7}
 8001986:	b085      	sub	sp, #20
 8001988:	af00      	add	r7, sp, #0
 800198a:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800198c:	4b79      	ldr	r3, [pc, #484]	@ (8001b74 <ADC_Init+0x1f0>)
 800198e:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8001990:	68fb      	ldr	r3, [r7, #12]
 8001992:	685b      	ldr	r3, [r3, #4]
 8001994:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8001998:	68fb      	ldr	r3, [r7, #12]
 800199a:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 800199c:	68fb      	ldr	r3, [r7, #12]
 800199e:	685a      	ldr	r2, [r3, #4]
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	685b      	ldr	r3, [r3, #4]
 80019a4:	431a      	orrs	r2, r3
 80019a6:	68fb      	ldr	r3, [r7, #12]
 80019a8:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	685a      	ldr	r2, [r3, #4]
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	681b      	ldr	r3, [r3, #0]
 80019b4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80019b8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	681b      	ldr	r3, [r3, #0]
 80019be:	6859      	ldr	r1, [r3, #4]
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	691b      	ldr	r3, [r3, #16]
 80019c4:	021a      	lsls	r2, r3, #8
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	681b      	ldr	r3, [r3, #0]
 80019ca:	430a      	orrs	r2, r1
 80019cc:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	685a      	ldr	r2, [r3, #4]
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 80019dc:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	681b      	ldr	r3, [r3, #0]
 80019e2:	6859      	ldr	r1, [r3, #4]
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	689a      	ldr	r2, [r3, #8]
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	430a      	orrs	r2, r1
 80019ee:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	681b      	ldr	r3, [r3, #0]
 80019f4:	689a      	ldr	r2, [r3, #8]
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	681b      	ldr	r3, [r3, #0]
 80019fa:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80019fe:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	6899      	ldr	r1, [r3, #8]
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	68da      	ldr	r2, [r3, #12]
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	681b      	ldr	r3, [r3, #0]
 8001a0e:	430a      	orrs	r2, r1
 8001a10:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a16:	4a58      	ldr	r2, [pc, #352]	@ (8001b78 <ADC_Init+0x1f4>)
 8001a18:	4293      	cmp	r3, r2
 8001a1a:	d022      	beq.n	8001a62 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	689a      	ldr	r2, [r3, #8]
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	681b      	ldr	r3, [r3, #0]
 8001a26:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8001a2a:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	681b      	ldr	r3, [r3, #0]
 8001a30:	6899      	ldr	r1, [r3, #8]
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	430a      	orrs	r2, r1
 8001a3c:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	689a      	ldr	r2, [r3, #8]
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8001a4c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	681b      	ldr	r3, [r3, #0]
 8001a52:	6899      	ldr	r1, [r3, #8]
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	430a      	orrs	r2, r1
 8001a5e:	609a      	str	r2, [r3, #8]
 8001a60:	e00f      	b.n	8001a82 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	681b      	ldr	r3, [r3, #0]
 8001a66:	689a      	ldr	r2, [r3, #8]
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8001a70:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	681b      	ldr	r3, [r3, #0]
 8001a76:	689a      	ldr	r2, [r3, #8]
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8001a80:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	681b      	ldr	r3, [r3, #0]
 8001a86:	689a      	ldr	r2, [r3, #8]
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	f022 0202 	bic.w	r2, r2, #2
 8001a90:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	6899      	ldr	r1, [r3, #8]
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	7e1b      	ldrb	r3, [r3, #24]
 8001a9c:	005a      	lsls	r2, r3, #1
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	430a      	orrs	r2, r1
 8001aa4:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001aac:	2b00      	cmp	r3, #0
 8001aae:	d01b      	beq.n	8001ae8 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	685a      	ldr	r2, [r3, #4]
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	681b      	ldr	r3, [r3, #0]
 8001aba:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8001abe:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	685a      	ldr	r2, [r3, #4]
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	681b      	ldr	r3, [r3, #0]
 8001aca:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8001ace:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	6859      	ldr	r1, [r3, #4]
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ada:	3b01      	subs	r3, #1
 8001adc:	035a      	lsls	r2, r3, #13
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	430a      	orrs	r2, r1
 8001ae4:	605a      	str	r2, [r3, #4]
 8001ae6:	e007      	b.n	8001af8 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	685a      	ldr	r2, [r3, #4]
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	681b      	ldr	r3, [r3, #0]
 8001af2:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001af6:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8001b06:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	69db      	ldr	r3, [r3, #28]
 8001b12:	3b01      	subs	r3, #1
 8001b14:	051a      	lsls	r2, r3, #20
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	430a      	orrs	r2, r1
 8001b1c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	689a      	ldr	r2, [r3, #8]
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8001b2c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	681b      	ldr	r3, [r3, #0]
 8001b32:	6899      	ldr	r1, [r3, #8]
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8001b3a:	025a      	lsls	r2, r3, #9
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	430a      	orrs	r2, r1
 8001b42:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	689a      	ldr	r2, [r3, #8]
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001b52:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	6899      	ldr	r1, [r3, #8]
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	695b      	ldr	r3, [r3, #20]
 8001b5e:	029a      	lsls	r2, r3, #10
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	430a      	orrs	r2, r1
 8001b66:	609a      	str	r2, [r3, #8]
}
 8001b68:	bf00      	nop
 8001b6a:	3714      	adds	r7, #20
 8001b6c:	46bd      	mov	sp, r7
 8001b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b72:	4770      	bx	lr
 8001b74:	40012300 	.word	0x40012300
 8001b78:	0f000001 	.word	0x0f000001

08001b7c <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8001b7c:	b580      	push	{r7, lr}
 8001b7e:	b084      	sub	sp, #16
 8001b80:	af00      	add	r7, sp, #0
 8001b82:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001b88:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8001b8a:	68fb      	ldr	r3, [r7, #12]
 8001b8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b8e:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8001b92:	2b00      	cmp	r3, #0
 8001b94:	d13c      	bne.n	8001c10 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001b96:	68fb      	ldr	r3, [r7, #12]
 8001b98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b9a:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8001b9e:	68fb      	ldr	r3, [r7, #12]
 8001ba0:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001ba2:	68fb      	ldr	r3, [r7, #12]
 8001ba4:	681b      	ldr	r3, [r3, #0]
 8001ba6:	689b      	ldr	r3, [r3, #8]
 8001ba8:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001bac:	2b00      	cmp	r3, #0
 8001bae:	d12b      	bne.n	8001c08 <ADC_DMAConvCplt+0x8c>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001bb0:	68fb      	ldr	r3, [r7, #12]
 8001bb2:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001bb4:	2b00      	cmp	r3, #0
 8001bb6:	d127      	bne.n	8001c08 <ADC_DMAConvCplt+0x8c>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001bb8:	68fb      	ldr	r3, [r7, #12]
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001bbe:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001bc2:	2b00      	cmp	r3, #0
 8001bc4:	d006      	beq.n	8001bd4 <ADC_DMAConvCplt+0x58>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8001bc6:	68fb      	ldr	r3, [r7, #12]
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	689b      	ldr	r3, [r3, #8]
 8001bcc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001bd0:	2b00      	cmp	r3, #0
 8001bd2:	d119      	bne.n	8001c08 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8001bd4:	68fb      	ldr	r3, [r7, #12]
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	685a      	ldr	r2, [r3, #4]
 8001bda:	68fb      	ldr	r3, [r7, #12]
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	f022 0220 	bic.w	r2, r2, #32
 8001be2:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8001be4:	68fb      	ldr	r3, [r7, #12]
 8001be6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001be8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8001bec:	68fb      	ldr	r3, [r7, #12]
 8001bee:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001bf0:	68fb      	ldr	r3, [r7, #12]
 8001bf2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bf4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001bf8:	2b00      	cmp	r3, #0
 8001bfa:	d105      	bne.n	8001c08 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001bfc:	68fb      	ldr	r3, [r7, #12]
 8001bfe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c00:	f043 0201 	orr.w	r2, r3, #1
 8001c04:	68fb      	ldr	r3, [r7, #12]
 8001c06:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8001c08:	68f8      	ldr	r0, [r7, #12]
 8001c0a:	f7ff fd6a 	bl	80016e2 <HAL_ADC_ConvCpltCallback>
    {
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8001c0e:	e00e      	b.n	8001c2e <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8001c10:	68fb      	ldr	r3, [r7, #12]
 8001c12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c14:	f003 0310 	and.w	r3, r3, #16
 8001c18:	2b00      	cmp	r3, #0
 8001c1a:	d003      	beq.n	8001c24 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8001c1c:	68f8      	ldr	r0, [r7, #12]
 8001c1e:	f7ff fd74 	bl	800170a <HAL_ADC_ErrorCallback>
}
 8001c22:	e004      	b.n	8001c2e <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8001c24:	68fb      	ldr	r3, [r7, #12]
 8001c26:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001c28:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c2a:	6878      	ldr	r0, [r7, #4]
 8001c2c:	4798      	blx	r3
}
 8001c2e:	bf00      	nop
 8001c30:	3710      	adds	r7, #16
 8001c32:	46bd      	mov	sp, r7
 8001c34:	bd80      	pop	{r7, pc}

08001c36 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8001c36:	b580      	push	{r7, lr}
 8001c38:	b084      	sub	sp, #16
 8001c3a:	af00      	add	r7, sp, #0
 8001c3c:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001c42:	60fb      	str	r3, [r7, #12]
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8001c44:	68f8      	ldr	r0, [r7, #12]
 8001c46:	f7ff fd56 	bl	80016f6 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001c4a:	bf00      	nop
 8001c4c:	3710      	adds	r7, #16
 8001c4e:	46bd      	mov	sp, r7
 8001c50:	bd80      	pop	{r7, pc}

08001c52 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8001c52:	b580      	push	{r7, lr}
 8001c54:	b084      	sub	sp, #16
 8001c56:	af00      	add	r7, sp, #0
 8001c58:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001c5e:	60fb      	str	r3, [r7, #12]
  hadc->State = HAL_ADC_STATE_ERROR_DMA;
 8001c60:	68fb      	ldr	r3, [r7, #12]
 8001c62:	2240      	movs	r2, #64	@ 0x40
 8001c64:	641a      	str	r2, [r3, #64]	@ 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8001c66:	68fb      	ldr	r3, [r7, #12]
 8001c68:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c6a:	f043 0204 	orr.w	r2, r3, #4
 8001c6e:	68fb      	ldr	r3, [r7, #12]
 8001c70:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8001c72:	68f8      	ldr	r0, [r7, #12]
 8001c74:	f7ff fd49 	bl	800170a <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001c78:	bf00      	nop
 8001c7a:	3710      	adds	r7, #16
 8001c7c:	46bd      	mov	sp, r7
 8001c7e:	bd80      	pop	{r7, pc}

08001c80 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001c80:	b480      	push	{r7}
 8001c82:	b085      	sub	sp, #20
 8001c84:	af00      	add	r7, sp, #0
 8001c86:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	f003 0307 	and.w	r3, r3, #7
 8001c8e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001c90:	4b0c      	ldr	r3, [pc, #48]	@ (8001cc4 <__NVIC_SetPriorityGrouping+0x44>)
 8001c92:	68db      	ldr	r3, [r3, #12]
 8001c94:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001c96:	68ba      	ldr	r2, [r7, #8]
 8001c98:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001c9c:	4013      	ands	r3, r2
 8001c9e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001ca0:	68fb      	ldr	r3, [r7, #12]
 8001ca2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001ca4:	68bb      	ldr	r3, [r7, #8]
 8001ca6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001ca8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001cac:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001cb0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001cb2:	4a04      	ldr	r2, [pc, #16]	@ (8001cc4 <__NVIC_SetPriorityGrouping+0x44>)
 8001cb4:	68bb      	ldr	r3, [r7, #8]
 8001cb6:	60d3      	str	r3, [r2, #12]
}
 8001cb8:	bf00      	nop
 8001cba:	3714      	adds	r7, #20
 8001cbc:	46bd      	mov	sp, r7
 8001cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cc2:	4770      	bx	lr
 8001cc4:	e000ed00 	.word	0xe000ed00

08001cc8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001cc8:	b480      	push	{r7}
 8001cca:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001ccc:	4b04      	ldr	r3, [pc, #16]	@ (8001ce0 <__NVIC_GetPriorityGrouping+0x18>)
 8001cce:	68db      	ldr	r3, [r3, #12]
 8001cd0:	0a1b      	lsrs	r3, r3, #8
 8001cd2:	f003 0307 	and.w	r3, r3, #7
}
 8001cd6:	4618      	mov	r0, r3
 8001cd8:	46bd      	mov	sp, r7
 8001cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cde:	4770      	bx	lr
 8001ce0:	e000ed00 	.word	0xe000ed00

08001ce4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001ce4:	b480      	push	{r7}
 8001ce6:	b083      	sub	sp, #12
 8001ce8:	af00      	add	r7, sp, #0
 8001cea:	4603      	mov	r3, r0
 8001cec:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001cee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001cf2:	2b00      	cmp	r3, #0
 8001cf4:	db0b      	blt.n	8001d0e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001cf6:	79fb      	ldrb	r3, [r7, #7]
 8001cf8:	f003 021f 	and.w	r2, r3, #31
 8001cfc:	4907      	ldr	r1, [pc, #28]	@ (8001d1c <__NVIC_EnableIRQ+0x38>)
 8001cfe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d02:	095b      	lsrs	r3, r3, #5
 8001d04:	2001      	movs	r0, #1
 8001d06:	fa00 f202 	lsl.w	r2, r0, r2
 8001d0a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001d0e:	bf00      	nop
 8001d10:	370c      	adds	r7, #12
 8001d12:	46bd      	mov	sp, r7
 8001d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d18:	4770      	bx	lr
 8001d1a:	bf00      	nop
 8001d1c:	e000e100 	.word	0xe000e100

08001d20 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001d20:	b480      	push	{r7}
 8001d22:	b083      	sub	sp, #12
 8001d24:	af00      	add	r7, sp, #0
 8001d26:	4603      	mov	r3, r0
 8001d28:	6039      	str	r1, [r7, #0]
 8001d2a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001d2c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d30:	2b00      	cmp	r3, #0
 8001d32:	db0a      	blt.n	8001d4a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d34:	683b      	ldr	r3, [r7, #0]
 8001d36:	b2da      	uxtb	r2, r3
 8001d38:	490c      	ldr	r1, [pc, #48]	@ (8001d6c <__NVIC_SetPriority+0x4c>)
 8001d3a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d3e:	0112      	lsls	r2, r2, #4
 8001d40:	b2d2      	uxtb	r2, r2
 8001d42:	440b      	add	r3, r1
 8001d44:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001d48:	e00a      	b.n	8001d60 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d4a:	683b      	ldr	r3, [r7, #0]
 8001d4c:	b2da      	uxtb	r2, r3
 8001d4e:	4908      	ldr	r1, [pc, #32]	@ (8001d70 <__NVIC_SetPriority+0x50>)
 8001d50:	79fb      	ldrb	r3, [r7, #7]
 8001d52:	f003 030f 	and.w	r3, r3, #15
 8001d56:	3b04      	subs	r3, #4
 8001d58:	0112      	lsls	r2, r2, #4
 8001d5a:	b2d2      	uxtb	r2, r2
 8001d5c:	440b      	add	r3, r1
 8001d5e:	761a      	strb	r2, [r3, #24]
}
 8001d60:	bf00      	nop
 8001d62:	370c      	adds	r7, #12
 8001d64:	46bd      	mov	sp, r7
 8001d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d6a:	4770      	bx	lr
 8001d6c:	e000e100 	.word	0xe000e100
 8001d70:	e000ed00 	.word	0xe000ed00

08001d74 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001d74:	b480      	push	{r7}
 8001d76:	b089      	sub	sp, #36	@ 0x24
 8001d78:	af00      	add	r7, sp, #0
 8001d7a:	60f8      	str	r0, [r7, #12]
 8001d7c:	60b9      	str	r1, [r7, #8]
 8001d7e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001d80:	68fb      	ldr	r3, [r7, #12]
 8001d82:	f003 0307 	and.w	r3, r3, #7
 8001d86:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001d88:	69fb      	ldr	r3, [r7, #28]
 8001d8a:	f1c3 0307 	rsb	r3, r3, #7
 8001d8e:	2b04      	cmp	r3, #4
 8001d90:	bf28      	it	cs
 8001d92:	2304      	movcs	r3, #4
 8001d94:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001d96:	69fb      	ldr	r3, [r7, #28]
 8001d98:	3304      	adds	r3, #4
 8001d9a:	2b06      	cmp	r3, #6
 8001d9c:	d902      	bls.n	8001da4 <NVIC_EncodePriority+0x30>
 8001d9e:	69fb      	ldr	r3, [r7, #28]
 8001da0:	3b03      	subs	r3, #3
 8001da2:	e000      	b.n	8001da6 <NVIC_EncodePriority+0x32>
 8001da4:	2300      	movs	r3, #0
 8001da6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001da8:	f04f 32ff 	mov.w	r2, #4294967295
 8001dac:	69bb      	ldr	r3, [r7, #24]
 8001dae:	fa02 f303 	lsl.w	r3, r2, r3
 8001db2:	43da      	mvns	r2, r3
 8001db4:	68bb      	ldr	r3, [r7, #8]
 8001db6:	401a      	ands	r2, r3
 8001db8:	697b      	ldr	r3, [r7, #20]
 8001dba:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001dbc:	f04f 31ff 	mov.w	r1, #4294967295
 8001dc0:	697b      	ldr	r3, [r7, #20]
 8001dc2:	fa01 f303 	lsl.w	r3, r1, r3
 8001dc6:	43d9      	mvns	r1, r3
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001dcc:	4313      	orrs	r3, r2
         );
}
 8001dce:	4618      	mov	r0, r3
 8001dd0:	3724      	adds	r7, #36	@ 0x24
 8001dd2:	46bd      	mov	sp, r7
 8001dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dd8:	4770      	bx	lr
	...

08001ddc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001ddc:	b580      	push	{r7, lr}
 8001dde:	b082      	sub	sp, #8
 8001de0:	af00      	add	r7, sp, #0
 8001de2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	3b01      	subs	r3, #1
 8001de8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001dec:	d301      	bcc.n	8001df2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001dee:	2301      	movs	r3, #1
 8001df0:	e00f      	b.n	8001e12 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001df2:	4a0a      	ldr	r2, [pc, #40]	@ (8001e1c <SysTick_Config+0x40>)
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	3b01      	subs	r3, #1
 8001df8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001dfa:	210f      	movs	r1, #15
 8001dfc:	f04f 30ff 	mov.w	r0, #4294967295
 8001e00:	f7ff ff8e 	bl	8001d20 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001e04:	4b05      	ldr	r3, [pc, #20]	@ (8001e1c <SysTick_Config+0x40>)
 8001e06:	2200      	movs	r2, #0
 8001e08:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001e0a:	4b04      	ldr	r3, [pc, #16]	@ (8001e1c <SysTick_Config+0x40>)
 8001e0c:	2207      	movs	r2, #7
 8001e0e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001e10:	2300      	movs	r3, #0
}
 8001e12:	4618      	mov	r0, r3
 8001e14:	3708      	adds	r7, #8
 8001e16:	46bd      	mov	sp, r7
 8001e18:	bd80      	pop	{r7, pc}
 8001e1a:	bf00      	nop
 8001e1c:	e000e010 	.word	0xe000e010

08001e20 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001e20:	b580      	push	{r7, lr}
 8001e22:	b082      	sub	sp, #8
 8001e24:	af00      	add	r7, sp, #0
 8001e26:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001e28:	6878      	ldr	r0, [r7, #4]
 8001e2a:	f7ff ff29 	bl	8001c80 <__NVIC_SetPriorityGrouping>
}
 8001e2e:	bf00      	nop
 8001e30:	3708      	adds	r7, #8
 8001e32:	46bd      	mov	sp, r7
 8001e34:	bd80      	pop	{r7, pc}

08001e36 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001e36:	b580      	push	{r7, lr}
 8001e38:	b086      	sub	sp, #24
 8001e3a:	af00      	add	r7, sp, #0
 8001e3c:	4603      	mov	r3, r0
 8001e3e:	60b9      	str	r1, [r7, #8]
 8001e40:	607a      	str	r2, [r7, #4]
 8001e42:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001e44:	2300      	movs	r3, #0
 8001e46:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001e48:	f7ff ff3e 	bl	8001cc8 <__NVIC_GetPriorityGrouping>
 8001e4c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001e4e:	687a      	ldr	r2, [r7, #4]
 8001e50:	68b9      	ldr	r1, [r7, #8]
 8001e52:	6978      	ldr	r0, [r7, #20]
 8001e54:	f7ff ff8e 	bl	8001d74 <NVIC_EncodePriority>
 8001e58:	4602      	mov	r2, r0
 8001e5a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001e5e:	4611      	mov	r1, r2
 8001e60:	4618      	mov	r0, r3
 8001e62:	f7ff ff5d 	bl	8001d20 <__NVIC_SetPriority>
}
 8001e66:	bf00      	nop
 8001e68:	3718      	adds	r7, #24
 8001e6a:	46bd      	mov	sp, r7
 8001e6c:	bd80      	pop	{r7, pc}

08001e6e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001e6e:	b580      	push	{r7, lr}
 8001e70:	b082      	sub	sp, #8
 8001e72:	af00      	add	r7, sp, #0
 8001e74:	4603      	mov	r3, r0
 8001e76:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001e78:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e7c:	4618      	mov	r0, r3
 8001e7e:	f7ff ff31 	bl	8001ce4 <__NVIC_EnableIRQ>
}
 8001e82:	bf00      	nop
 8001e84:	3708      	adds	r7, #8
 8001e86:	46bd      	mov	sp, r7
 8001e88:	bd80      	pop	{r7, pc}

08001e8a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001e8a:	b580      	push	{r7, lr}
 8001e8c:	b082      	sub	sp, #8
 8001e8e:	af00      	add	r7, sp, #0
 8001e90:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001e92:	6878      	ldr	r0, [r7, #4]
 8001e94:	f7ff ffa2 	bl	8001ddc <SysTick_Config>
 8001e98:	4603      	mov	r3, r0
}
 8001e9a:	4618      	mov	r0, r3
 8001e9c:	3708      	adds	r7, #8
 8001e9e:	46bd      	mov	sp, r7
 8001ea0:	bd80      	pop	{r7, pc}
	...

08001ea4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001ea4:	b580      	push	{r7, lr}
 8001ea6:	b086      	sub	sp, #24
 8001ea8:	af00      	add	r7, sp, #0
 8001eaa:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001eac:	2300      	movs	r3, #0
 8001eae:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8001eb0:	f7ff faa6 	bl	8001400 <HAL_GetTick>
 8001eb4:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	2b00      	cmp	r3, #0
 8001eba:	d101      	bne.n	8001ec0 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8001ebc:	2301      	movs	r3, #1
 8001ebe:	e099      	b.n	8001ff4 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	2202      	movs	r2, #2
 8001ec4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	2200      	movs	r2, #0
 8001ecc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	681a      	ldr	r2, [r3, #0]
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	f022 0201 	bic.w	r2, r2, #1
 8001ede:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001ee0:	e00f      	b.n	8001f02 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001ee2:	f7ff fa8d 	bl	8001400 <HAL_GetTick>
 8001ee6:	4602      	mov	r2, r0
 8001ee8:	693b      	ldr	r3, [r7, #16]
 8001eea:	1ad3      	subs	r3, r2, r3
 8001eec:	2b05      	cmp	r3, #5
 8001eee:	d908      	bls.n	8001f02 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	2220      	movs	r2, #32
 8001ef4:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	2203      	movs	r2, #3
 8001efa:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8001efe:	2303      	movs	r3, #3
 8001f00:	e078      	b.n	8001ff4 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	f003 0301 	and.w	r3, r3, #1
 8001f0c:	2b00      	cmp	r3, #0
 8001f0e:	d1e8      	bne.n	8001ee2 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001f18:	697a      	ldr	r2, [r7, #20]
 8001f1a:	4b38      	ldr	r3, [pc, #224]	@ (8001ffc <HAL_DMA_Init+0x158>)
 8001f1c:	4013      	ands	r3, r2
 8001f1e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	685a      	ldr	r2, [r3, #4]
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	689b      	ldr	r3, [r3, #8]
 8001f28:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001f2e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	691b      	ldr	r3, [r3, #16]
 8001f34:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001f3a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	699b      	ldr	r3, [r3, #24]
 8001f40:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001f46:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	6a1b      	ldr	r3, [r3, #32]
 8001f4c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001f4e:	697a      	ldr	r2, [r7, #20]
 8001f50:	4313      	orrs	r3, r2
 8001f52:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f58:	2b04      	cmp	r3, #4
 8001f5a:	d107      	bne.n	8001f6c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f64:	4313      	orrs	r3, r2
 8001f66:	697a      	ldr	r2, [r7, #20]
 8001f68:	4313      	orrs	r3, r2
 8001f6a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	697a      	ldr	r2, [r7, #20]
 8001f72:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	695b      	ldr	r3, [r3, #20]
 8001f7a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001f7c:	697b      	ldr	r3, [r7, #20]
 8001f7e:	f023 0307 	bic.w	r3, r3, #7
 8001f82:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f88:	697a      	ldr	r2, [r7, #20]
 8001f8a:	4313      	orrs	r3, r2
 8001f8c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f92:	2b04      	cmp	r3, #4
 8001f94:	d117      	bne.n	8001fc6 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f9a:	697a      	ldr	r2, [r7, #20]
 8001f9c:	4313      	orrs	r3, r2
 8001f9e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001fa4:	2b00      	cmp	r3, #0
 8001fa6:	d00e      	beq.n	8001fc6 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8001fa8:	6878      	ldr	r0, [r7, #4]
 8001faa:	f000 fb01 	bl	80025b0 <DMA_CheckFifoParam>
 8001fae:	4603      	mov	r3, r0
 8001fb0:	2b00      	cmp	r3, #0
 8001fb2:	d008      	beq.n	8001fc6 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	2240      	movs	r2, #64	@ 0x40
 8001fb8:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	2201      	movs	r2, #1
 8001fbe:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8001fc2:	2301      	movs	r3, #1
 8001fc4:	e016      	b.n	8001ff4 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	697a      	ldr	r2, [r7, #20]
 8001fcc:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001fce:	6878      	ldr	r0, [r7, #4]
 8001fd0:	f000 fab8 	bl	8002544 <DMA_CalcBaseAndBitshift>
 8001fd4:	4603      	mov	r3, r0
 8001fd6:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001fdc:	223f      	movs	r2, #63	@ 0x3f
 8001fde:	409a      	lsls	r2, r3
 8001fe0:	68fb      	ldr	r3, [r7, #12]
 8001fe2:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	2200      	movs	r2, #0
 8001fe8:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	2201      	movs	r2, #1
 8001fee:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8001ff2:	2300      	movs	r3, #0
}
 8001ff4:	4618      	mov	r0, r3
 8001ff6:	3718      	adds	r7, #24
 8001ff8:	46bd      	mov	sp, r7
 8001ffa:	bd80      	pop	{r7, pc}
 8001ffc:	f010803f 	.word	0xf010803f

08002000 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002000:	b580      	push	{r7, lr}
 8002002:	b086      	sub	sp, #24
 8002004:	af00      	add	r7, sp, #0
 8002006:	60f8      	str	r0, [r7, #12]
 8002008:	60b9      	str	r1, [r7, #8]
 800200a:	607a      	str	r2, [r7, #4]
 800200c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800200e:	2300      	movs	r3, #0
 8002010:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002012:	68fb      	ldr	r3, [r7, #12]
 8002014:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002016:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002018:	68fb      	ldr	r3, [r7, #12]
 800201a:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800201e:	2b01      	cmp	r3, #1
 8002020:	d101      	bne.n	8002026 <HAL_DMA_Start_IT+0x26>
 8002022:	2302      	movs	r3, #2
 8002024:	e040      	b.n	80020a8 <HAL_DMA_Start_IT+0xa8>
 8002026:	68fb      	ldr	r3, [r7, #12]
 8002028:	2201      	movs	r2, #1
 800202a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800202e:	68fb      	ldr	r3, [r7, #12]
 8002030:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002034:	b2db      	uxtb	r3, r3
 8002036:	2b01      	cmp	r3, #1
 8002038:	d12f      	bne.n	800209a <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800203a:	68fb      	ldr	r3, [r7, #12]
 800203c:	2202      	movs	r2, #2
 800203e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002042:	68fb      	ldr	r3, [r7, #12]
 8002044:	2200      	movs	r2, #0
 8002046:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002048:	683b      	ldr	r3, [r7, #0]
 800204a:	687a      	ldr	r2, [r7, #4]
 800204c:	68b9      	ldr	r1, [r7, #8]
 800204e:	68f8      	ldr	r0, [r7, #12]
 8002050:	f000 fa4a 	bl	80024e8 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002054:	68fb      	ldr	r3, [r7, #12]
 8002056:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002058:	223f      	movs	r2, #63	@ 0x3f
 800205a:	409a      	lsls	r2, r3
 800205c:	693b      	ldr	r3, [r7, #16]
 800205e:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002060:	68fb      	ldr	r3, [r7, #12]
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	681a      	ldr	r2, [r3, #0]
 8002066:	68fb      	ldr	r3, [r7, #12]
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	f042 0216 	orr.w	r2, r2, #22
 800206e:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002070:	68fb      	ldr	r3, [r7, #12]
 8002072:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002074:	2b00      	cmp	r3, #0
 8002076:	d007      	beq.n	8002088 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002078:	68fb      	ldr	r3, [r7, #12]
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	681a      	ldr	r2, [r3, #0]
 800207e:	68fb      	ldr	r3, [r7, #12]
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	f042 0208 	orr.w	r2, r2, #8
 8002086:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002088:	68fb      	ldr	r3, [r7, #12]
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	681a      	ldr	r2, [r3, #0]
 800208e:	68fb      	ldr	r3, [r7, #12]
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	f042 0201 	orr.w	r2, r2, #1
 8002096:	601a      	str	r2, [r3, #0]
 8002098:	e005      	b.n	80020a6 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800209a:	68fb      	ldr	r3, [r7, #12]
 800209c:	2200      	movs	r2, #0
 800209e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80020a2:	2302      	movs	r3, #2
 80020a4:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80020a6:	7dfb      	ldrb	r3, [r7, #23]
}
 80020a8:	4618      	mov	r0, r3
 80020aa:	3718      	adds	r7, #24
 80020ac:	46bd      	mov	sp, r7
 80020ae:	bd80      	pop	{r7, pc}

080020b0 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80020b0:	b580      	push	{r7, lr}
 80020b2:	b084      	sub	sp, #16
 80020b4:	af00      	add	r7, sp, #0
 80020b6:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80020bc:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80020be:	f7ff f99f 	bl	8001400 <HAL_GetTick>
 80020c2:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80020ca:	b2db      	uxtb	r3, r3
 80020cc:	2b02      	cmp	r3, #2
 80020ce:	d008      	beq.n	80020e2 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	2280      	movs	r2, #128	@ 0x80
 80020d4:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	2200      	movs	r2, #0
 80020da:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 80020de:	2301      	movs	r3, #1
 80020e0:	e052      	b.n	8002188 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	681a      	ldr	r2, [r3, #0]
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	f022 0216 	bic.w	r2, r2, #22
 80020f0:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	695a      	ldr	r2, [r3, #20]
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002100:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002106:	2b00      	cmp	r3, #0
 8002108:	d103      	bne.n	8002112 <HAL_DMA_Abort+0x62>
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800210e:	2b00      	cmp	r3, #0
 8002110:	d007      	beq.n	8002122 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	681a      	ldr	r2, [r3, #0]
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	f022 0208 	bic.w	r2, r2, #8
 8002120:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	681a      	ldr	r2, [r3, #0]
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	f022 0201 	bic.w	r2, r2, #1
 8002130:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002132:	e013      	b.n	800215c <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002134:	f7ff f964 	bl	8001400 <HAL_GetTick>
 8002138:	4602      	mov	r2, r0
 800213a:	68bb      	ldr	r3, [r7, #8]
 800213c:	1ad3      	subs	r3, r2, r3
 800213e:	2b05      	cmp	r3, #5
 8002140:	d90c      	bls.n	800215c <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	2220      	movs	r2, #32
 8002146:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	2203      	movs	r2, #3
 800214c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	2200      	movs	r2, #0
 8002154:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8002158:	2303      	movs	r3, #3
 800215a:	e015      	b.n	8002188 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	f003 0301 	and.w	r3, r3, #1
 8002166:	2b00      	cmp	r3, #0
 8002168:	d1e4      	bne.n	8002134 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800216e:	223f      	movs	r2, #63	@ 0x3f
 8002170:	409a      	lsls	r2, r3
 8002172:	68fb      	ldr	r3, [r7, #12]
 8002174:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	2201      	movs	r2, #1
 800217a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	2200      	movs	r2, #0
 8002182:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8002186:	2300      	movs	r3, #0
}
 8002188:	4618      	mov	r0, r3
 800218a:	3710      	adds	r7, #16
 800218c:	46bd      	mov	sp, r7
 800218e:	bd80      	pop	{r7, pc}

08002190 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002190:	b480      	push	{r7}
 8002192:	b083      	sub	sp, #12
 8002194:	af00      	add	r7, sp, #0
 8002196:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800219e:	b2db      	uxtb	r3, r3
 80021a0:	2b02      	cmp	r3, #2
 80021a2:	d004      	beq.n	80021ae <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	2280      	movs	r2, #128	@ 0x80
 80021a8:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80021aa:	2301      	movs	r3, #1
 80021ac:	e00c      	b.n	80021c8 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	2205      	movs	r2, #5
 80021b2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	681a      	ldr	r2, [r3, #0]
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	f022 0201 	bic.w	r2, r2, #1
 80021c4:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80021c6:	2300      	movs	r3, #0
}
 80021c8:	4618      	mov	r0, r3
 80021ca:	370c      	adds	r7, #12
 80021cc:	46bd      	mov	sp, r7
 80021ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021d2:	4770      	bx	lr

080021d4 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80021d4:	b580      	push	{r7, lr}
 80021d6:	b086      	sub	sp, #24
 80021d8:	af00      	add	r7, sp, #0
 80021da:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80021dc:	2300      	movs	r3, #0
 80021de:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80021e0:	4b8e      	ldr	r3, [pc, #568]	@ (800241c <HAL_DMA_IRQHandler+0x248>)
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	4a8e      	ldr	r2, [pc, #568]	@ (8002420 <HAL_DMA_IRQHandler+0x24c>)
 80021e6:	fba2 2303 	umull	r2, r3, r2, r3
 80021ea:	0a9b      	lsrs	r3, r3, #10
 80021ec:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80021f2:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80021f4:	693b      	ldr	r3, [r7, #16]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80021fe:	2208      	movs	r2, #8
 8002200:	409a      	lsls	r2, r3
 8002202:	68fb      	ldr	r3, [r7, #12]
 8002204:	4013      	ands	r3, r2
 8002206:	2b00      	cmp	r3, #0
 8002208:	d01a      	beq.n	8002240 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	f003 0304 	and.w	r3, r3, #4
 8002214:	2b00      	cmp	r3, #0
 8002216:	d013      	beq.n	8002240 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	681a      	ldr	r2, [r3, #0]
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	f022 0204 	bic.w	r2, r2, #4
 8002226:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800222c:	2208      	movs	r2, #8
 800222e:	409a      	lsls	r2, r3
 8002230:	693b      	ldr	r3, [r7, #16]
 8002232:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002238:	f043 0201 	orr.w	r2, r3, #1
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002244:	2201      	movs	r2, #1
 8002246:	409a      	lsls	r2, r3
 8002248:	68fb      	ldr	r3, [r7, #12]
 800224a:	4013      	ands	r3, r2
 800224c:	2b00      	cmp	r3, #0
 800224e:	d012      	beq.n	8002276 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	695b      	ldr	r3, [r3, #20]
 8002256:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800225a:	2b00      	cmp	r3, #0
 800225c:	d00b      	beq.n	8002276 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002262:	2201      	movs	r2, #1
 8002264:	409a      	lsls	r2, r3
 8002266:	693b      	ldr	r3, [r7, #16]
 8002268:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800226e:	f043 0202 	orr.w	r2, r3, #2
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800227a:	2204      	movs	r2, #4
 800227c:	409a      	lsls	r2, r3
 800227e:	68fb      	ldr	r3, [r7, #12]
 8002280:	4013      	ands	r3, r2
 8002282:	2b00      	cmp	r3, #0
 8002284:	d012      	beq.n	80022ac <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	f003 0302 	and.w	r3, r3, #2
 8002290:	2b00      	cmp	r3, #0
 8002292:	d00b      	beq.n	80022ac <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002298:	2204      	movs	r2, #4
 800229a:	409a      	lsls	r2, r3
 800229c:	693b      	ldr	r3, [r7, #16]
 800229e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80022a4:	f043 0204 	orr.w	r2, r3, #4
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80022b0:	2210      	movs	r2, #16
 80022b2:	409a      	lsls	r2, r3
 80022b4:	68fb      	ldr	r3, [r7, #12]
 80022b6:	4013      	ands	r3, r2
 80022b8:	2b00      	cmp	r3, #0
 80022ba:	d043      	beq.n	8002344 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	f003 0308 	and.w	r3, r3, #8
 80022c6:	2b00      	cmp	r3, #0
 80022c8:	d03c      	beq.n	8002344 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80022ce:	2210      	movs	r2, #16
 80022d0:	409a      	lsls	r2, r3
 80022d2:	693b      	ldr	r3, [r7, #16]
 80022d4:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80022e0:	2b00      	cmp	r3, #0
 80022e2:	d018      	beq.n	8002316 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80022ee:	2b00      	cmp	r3, #0
 80022f0:	d108      	bne.n	8002304 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022f6:	2b00      	cmp	r3, #0
 80022f8:	d024      	beq.n	8002344 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022fe:	6878      	ldr	r0, [r7, #4]
 8002300:	4798      	blx	r3
 8002302:	e01f      	b.n	8002344 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002308:	2b00      	cmp	r3, #0
 800230a:	d01b      	beq.n	8002344 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002310:	6878      	ldr	r0, [r7, #4]
 8002312:	4798      	blx	r3
 8002314:	e016      	b.n	8002344 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002320:	2b00      	cmp	r3, #0
 8002322:	d107      	bne.n	8002334 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	681a      	ldr	r2, [r3, #0]
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	f022 0208 	bic.w	r2, r2, #8
 8002332:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002338:	2b00      	cmp	r3, #0
 800233a:	d003      	beq.n	8002344 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002340:	6878      	ldr	r0, [r7, #4]
 8002342:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002348:	2220      	movs	r2, #32
 800234a:	409a      	lsls	r2, r3
 800234c:	68fb      	ldr	r3, [r7, #12]
 800234e:	4013      	ands	r3, r2
 8002350:	2b00      	cmp	r3, #0
 8002352:	f000 808f 	beq.w	8002474 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	f003 0310 	and.w	r3, r3, #16
 8002360:	2b00      	cmp	r3, #0
 8002362:	f000 8087 	beq.w	8002474 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800236a:	2220      	movs	r2, #32
 800236c:	409a      	lsls	r2, r3
 800236e:	693b      	ldr	r3, [r7, #16]
 8002370:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002378:	b2db      	uxtb	r3, r3
 800237a:	2b05      	cmp	r3, #5
 800237c:	d136      	bne.n	80023ec <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	681a      	ldr	r2, [r3, #0]
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	f022 0216 	bic.w	r2, r2, #22
 800238c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	695a      	ldr	r2, [r3, #20]
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800239c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	d103      	bne.n	80023ae <HAL_DMA_IRQHandler+0x1da>
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d007      	beq.n	80023be <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	681a      	ldr	r2, [r3, #0]
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	f022 0208 	bic.w	r2, r2, #8
 80023bc:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80023c2:	223f      	movs	r2, #63	@ 0x3f
 80023c4:	409a      	lsls	r2, r3
 80023c6:	693b      	ldr	r3, [r7, #16]
 80023c8:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	2201      	movs	r2, #1
 80023ce:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	2200      	movs	r2, #0
 80023d6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80023de:	2b00      	cmp	r3, #0
 80023e0:	d07e      	beq.n	80024e0 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80023e6:	6878      	ldr	r0, [r7, #4]
 80023e8:	4798      	blx	r3
        }
        return;
 80023ea:	e079      	b.n	80024e0 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	d01d      	beq.n	8002436 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002404:	2b00      	cmp	r3, #0
 8002406:	d10d      	bne.n	8002424 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800240c:	2b00      	cmp	r3, #0
 800240e:	d031      	beq.n	8002474 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002414:	6878      	ldr	r0, [r7, #4]
 8002416:	4798      	blx	r3
 8002418:	e02c      	b.n	8002474 <HAL_DMA_IRQHandler+0x2a0>
 800241a:	bf00      	nop
 800241c:	20000004 	.word	0x20000004
 8002420:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002428:	2b00      	cmp	r3, #0
 800242a:	d023      	beq.n	8002474 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002430:	6878      	ldr	r0, [r7, #4]
 8002432:	4798      	blx	r3
 8002434:	e01e      	b.n	8002474 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002440:	2b00      	cmp	r3, #0
 8002442:	d10f      	bne.n	8002464 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	681a      	ldr	r2, [r3, #0]
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	f022 0210 	bic.w	r2, r2, #16
 8002452:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	2201      	movs	r2, #1
 8002458:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	2200      	movs	r2, #0
 8002460:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002468:	2b00      	cmp	r3, #0
 800246a:	d003      	beq.n	8002474 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002470:	6878      	ldr	r0, [r7, #4]
 8002472:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002478:	2b00      	cmp	r3, #0
 800247a:	d032      	beq.n	80024e2 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002480:	f003 0301 	and.w	r3, r3, #1
 8002484:	2b00      	cmp	r3, #0
 8002486:	d022      	beq.n	80024ce <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	2205      	movs	r2, #5
 800248c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	681a      	ldr	r2, [r3, #0]
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	f022 0201 	bic.w	r2, r2, #1
 800249e:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80024a0:	68bb      	ldr	r3, [r7, #8]
 80024a2:	3301      	adds	r3, #1
 80024a4:	60bb      	str	r3, [r7, #8]
 80024a6:	697a      	ldr	r2, [r7, #20]
 80024a8:	429a      	cmp	r2, r3
 80024aa:	d307      	bcc.n	80024bc <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	f003 0301 	and.w	r3, r3, #1
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	d1f2      	bne.n	80024a0 <HAL_DMA_IRQHandler+0x2cc>
 80024ba:	e000      	b.n	80024be <HAL_DMA_IRQHandler+0x2ea>
          break;
 80024bc:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	2201      	movs	r2, #1
 80024c2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	2200      	movs	r2, #0
 80024ca:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80024d2:	2b00      	cmp	r3, #0
 80024d4:	d005      	beq.n	80024e2 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80024da:	6878      	ldr	r0, [r7, #4]
 80024dc:	4798      	blx	r3
 80024de:	e000      	b.n	80024e2 <HAL_DMA_IRQHandler+0x30e>
        return;
 80024e0:	bf00      	nop
    }
  }
}
 80024e2:	3718      	adds	r7, #24
 80024e4:	46bd      	mov	sp, r7
 80024e6:	bd80      	pop	{r7, pc}

080024e8 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80024e8:	b480      	push	{r7}
 80024ea:	b085      	sub	sp, #20
 80024ec:	af00      	add	r7, sp, #0
 80024ee:	60f8      	str	r0, [r7, #12]
 80024f0:	60b9      	str	r1, [r7, #8]
 80024f2:	607a      	str	r2, [r7, #4]
 80024f4:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80024f6:	68fb      	ldr	r3, [r7, #12]
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	681a      	ldr	r2, [r3, #0]
 80024fc:	68fb      	ldr	r3, [r7, #12]
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8002504:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8002506:	68fb      	ldr	r3, [r7, #12]
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	683a      	ldr	r2, [r7, #0]
 800250c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800250e:	68fb      	ldr	r3, [r7, #12]
 8002510:	689b      	ldr	r3, [r3, #8]
 8002512:	2b40      	cmp	r3, #64	@ 0x40
 8002514:	d108      	bne.n	8002528 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8002516:	68fb      	ldr	r3, [r7, #12]
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	687a      	ldr	r2, [r7, #4]
 800251c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800251e:	68fb      	ldr	r3, [r7, #12]
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	68ba      	ldr	r2, [r7, #8]
 8002524:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8002526:	e007      	b.n	8002538 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002528:	68fb      	ldr	r3, [r7, #12]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	68ba      	ldr	r2, [r7, #8]
 800252e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002530:	68fb      	ldr	r3, [r7, #12]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	687a      	ldr	r2, [r7, #4]
 8002536:	60da      	str	r2, [r3, #12]
}
 8002538:	bf00      	nop
 800253a:	3714      	adds	r7, #20
 800253c:	46bd      	mov	sp, r7
 800253e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002542:	4770      	bx	lr

08002544 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002544:	b480      	push	{r7}
 8002546:	b085      	sub	sp, #20
 8002548:	af00      	add	r7, sp, #0
 800254a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	b2db      	uxtb	r3, r3
 8002552:	3b10      	subs	r3, #16
 8002554:	4a14      	ldr	r2, [pc, #80]	@ (80025a8 <DMA_CalcBaseAndBitshift+0x64>)
 8002556:	fba2 2303 	umull	r2, r3, r2, r3
 800255a:	091b      	lsrs	r3, r3, #4
 800255c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800255e:	4a13      	ldr	r2, [pc, #76]	@ (80025ac <DMA_CalcBaseAndBitshift+0x68>)
 8002560:	68fb      	ldr	r3, [r7, #12]
 8002562:	4413      	add	r3, r2
 8002564:	781b      	ldrb	r3, [r3, #0]
 8002566:	461a      	mov	r2, r3
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 800256c:	68fb      	ldr	r3, [r7, #12]
 800256e:	2b03      	cmp	r3, #3
 8002570:	d909      	bls.n	8002586 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800257a:	f023 0303 	bic.w	r3, r3, #3
 800257e:	1d1a      	adds	r2, r3, #4
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	659a      	str	r2, [r3, #88]	@ 0x58
 8002584:	e007      	b.n	8002596 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800258e:	f023 0303 	bic.w	r3, r3, #3
 8002592:	687a      	ldr	r2, [r7, #4]
 8002594:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 800259a:	4618      	mov	r0, r3
 800259c:	3714      	adds	r7, #20
 800259e:	46bd      	mov	sp, r7
 80025a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025a4:	4770      	bx	lr
 80025a6:	bf00      	nop
 80025a8:	aaaaaaab 	.word	0xaaaaaaab
 80025ac:	080059bc 	.word	0x080059bc

080025b0 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80025b0:	b480      	push	{r7}
 80025b2:	b085      	sub	sp, #20
 80025b4:	af00      	add	r7, sp, #0
 80025b6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80025b8:	2300      	movs	r3, #0
 80025ba:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80025c0:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	699b      	ldr	r3, [r3, #24]
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	d11f      	bne.n	800260a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80025ca:	68bb      	ldr	r3, [r7, #8]
 80025cc:	2b03      	cmp	r3, #3
 80025ce:	d856      	bhi.n	800267e <DMA_CheckFifoParam+0xce>
 80025d0:	a201      	add	r2, pc, #4	@ (adr r2, 80025d8 <DMA_CheckFifoParam+0x28>)
 80025d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80025d6:	bf00      	nop
 80025d8:	080025e9 	.word	0x080025e9
 80025dc:	080025fb 	.word	0x080025fb
 80025e0:	080025e9 	.word	0x080025e9
 80025e4:	0800267f 	.word	0x0800267f
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80025ec:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80025f0:	2b00      	cmp	r3, #0
 80025f2:	d046      	beq.n	8002682 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80025f4:	2301      	movs	r3, #1
 80025f6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80025f8:	e043      	b.n	8002682 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80025fe:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002602:	d140      	bne.n	8002686 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002604:	2301      	movs	r3, #1
 8002606:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002608:	e03d      	b.n	8002686 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	699b      	ldr	r3, [r3, #24]
 800260e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002612:	d121      	bne.n	8002658 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002614:	68bb      	ldr	r3, [r7, #8]
 8002616:	2b03      	cmp	r3, #3
 8002618:	d837      	bhi.n	800268a <DMA_CheckFifoParam+0xda>
 800261a:	a201      	add	r2, pc, #4	@ (adr r2, 8002620 <DMA_CheckFifoParam+0x70>)
 800261c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002620:	08002631 	.word	0x08002631
 8002624:	08002637 	.word	0x08002637
 8002628:	08002631 	.word	0x08002631
 800262c:	08002649 	.word	0x08002649
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002630:	2301      	movs	r3, #1
 8002632:	73fb      	strb	r3, [r7, #15]
      break;
 8002634:	e030      	b.n	8002698 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800263a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800263e:	2b00      	cmp	r3, #0
 8002640:	d025      	beq.n	800268e <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8002642:	2301      	movs	r3, #1
 8002644:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002646:	e022      	b.n	800268e <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800264c:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002650:	d11f      	bne.n	8002692 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8002652:	2301      	movs	r3, #1
 8002654:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002656:	e01c      	b.n	8002692 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002658:	68bb      	ldr	r3, [r7, #8]
 800265a:	2b02      	cmp	r3, #2
 800265c:	d903      	bls.n	8002666 <DMA_CheckFifoParam+0xb6>
 800265e:	68bb      	ldr	r3, [r7, #8]
 8002660:	2b03      	cmp	r3, #3
 8002662:	d003      	beq.n	800266c <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002664:	e018      	b.n	8002698 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8002666:	2301      	movs	r3, #1
 8002668:	73fb      	strb	r3, [r7, #15]
      break;
 800266a:	e015      	b.n	8002698 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002670:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002674:	2b00      	cmp	r3, #0
 8002676:	d00e      	beq.n	8002696 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8002678:	2301      	movs	r3, #1
 800267a:	73fb      	strb	r3, [r7, #15]
      break;
 800267c:	e00b      	b.n	8002696 <DMA_CheckFifoParam+0xe6>
      break;
 800267e:	bf00      	nop
 8002680:	e00a      	b.n	8002698 <DMA_CheckFifoParam+0xe8>
      break;
 8002682:	bf00      	nop
 8002684:	e008      	b.n	8002698 <DMA_CheckFifoParam+0xe8>
      break;
 8002686:	bf00      	nop
 8002688:	e006      	b.n	8002698 <DMA_CheckFifoParam+0xe8>
      break;
 800268a:	bf00      	nop
 800268c:	e004      	b.n	8002698 <DMA_CheckFifoParam+0xe8>
      break;
 800268e:	bf00      	nop
 8002690:	e002      	b.n	8002698 <DMA_CheckFifoParam+0xe8>
      break;   
 8002692:	bf00      	nop
 8002694:	e000      	b.n	8002698 <DMA_CheckFifoParam+0xe8>
      break;
 8002696:	bf00      	nop
    }
  } 
  
  return status; 
 8002698:	7bfb      	ldrb	r3, [r7, #15]
}
 800269a:	4618      	mov	r0, r3
 800269c:	3714      	adds	r7, #20
 800269e:	46bd      	mov	sp, r7
 80026a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026a4:	4770      	bx	lr
 80026a6:	bf00      	nop

080026a8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80026a8:	b480      	push	{r7}
 80026aa:	b089      	sub	sp, #36	@ 0x24
 80026ac:	af00      	add	r7, sp, #0
 80026ae:	6078      	str	r0, [r7, #4]
 80026b0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80026b2:	2300      	movs	r3, #0
 80026b4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80026b6:	2300      	movs	r3, #0
 80026b8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80026ba:	2300      	movs	r3, #0
 80026bc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80026be:	2300      	movs	r3, #0
 80026c0:	61fb      	str	r3, [r7, #28]
 80026c2:	e159      	b.n	8002978 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80026c4:	2201      	movs	r2, #1
 80026c6:	69fb      	ldr	r3, [r7, #28]
 80026c8:	fa02 f303 	lsl.w	r3, r2, r3
 80026cc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80026ce:	683b      	ldr	r3, [r7, #0]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	697a      	ldr	r2, [r7, #20]
 80026d4:	4013      	ands	r3, r2
 80026d6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80026d8:	693a      	ldr	r2, [r7, #16]
 80026da:	697b      	ldr	r3, [r7, #20]
 80026dc:	429a      	cmp	r2, r3
 80026de:	f040 8148 	bne.w	8002972 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80026e2:	683b      	ldr	r3, [r7, #0]
 80026e4:	685b      	ldr	r3, [r3, #4]
 80026e6:	f003 0303 	and.w	r3, r3, #3
 80026ea:	2b01      	cmp	r3, #1
 80026ec:	d005      	beq.n	80026fa <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80026ee:	683b      	ldr	r3, [r7, #0]
 80026f0:	685b      	ldr	r3, [r3, #4]
 80026f2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80026f6:	2b02      	cmp	r3, #2
 80026f8:	d130      	bne.n	800275c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	689b      	ldr	r3, [r3, #8]
 80026fe:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002700:	69fb      	ldr	r3, [r7, #28]
 8002702:	005b      	lsls	r3, r3, #1
 8002704:	2203      	movs	r2, #3
 8002706:	fa02 f303 	lsl.w	r3, r2, r3
 800270a:	43db      	mvns	r3, r3
 800270c:	69ba      	ldr	r2, [r7, #24]
 800270e:	4013      	ands	r3, r2
 8002710:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002712:	683b      	ldr	r3, [r7, #0]
 8002714:	68da      	ldr	r2, [r3, #12]
 8002716:	69fb      	ldr	r3, [r7, #28]
 8002718:	005b      	lsls	r3, r3, #1
 800271a:	fa02 f303 	lsl.w	r3, r2, r3
 800271e:	69ba      	ldr	r2, [r7, #24]
 8002720:	4313      	orrs	r3, r2
 8002722:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	69ba      	ldr	r2, [r7, #24]
 8002728:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	685b      	ldr	r3, [r3, #4]
 800272e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002730:	2201      	movs	r2, #1
 8002732:	69fb      	ldr	r3, [r7, #28]
 8002734:	fa02 f303 	lsl.w	r3, r2, r3
 8002738:	43db      	mvns	r3, r3
 800273a:	69ba      	ldr	r2, [r7, #24]
 800273c:	4013      	ands	r3, r2
 800273e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002740:	683b      	ldr	r3, [r7, #0]
 8002742:	685b      	ldr	r3, [r3, #4]
 8002744:	091b      	lsrs	r3, r3, #4
 8002746:	f003 0201 	and.w	r2, r3, #1
 800274a:	69fb      	ldr	r3, [r7, #28]
 800274c:	fa02 f303 	lsl.w	r3, r2, r3
 8002750:	69ba      	ldr	r2, [r7, #24]
 8002752:	4313      	orrs	r3, r2
 8002754:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	69ba      	ldr	r2, [r7, #24]
 800275a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800275c:	683b      	ldr	r3, [r7, #0]
 800275e:	685b      	ldr	r3, [r3, #4]
 8002760:	f003 0303 	and.w	r3, r3, #3
 8002764:	2b03      	cmp	r3, #3
 8002766:	d017      	beq.n	8002798 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	68db      	ldr	r3, [r3, #12]
 800276c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800276e:	69fb      	ldr	r3, [r7, #28]
 8002770:	005b      	lsls	r3, r3, #1
 8002772:	2203      	movs	r2, #3
 8002774:	fa02 f303 	lsl.w	r3, r2, r3
 8002778:	43db      	mvns	r3, r3
 800277a:	69ba      	ldr	r2, [r7, #24]
 800277c:	4013      	ands	r3, r2
 800277e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002780:	683b      	ldr	r3, [r7, #0]
 8002782:	689a      	ldr	r2, [r3, #8]
 8002784:	69fb      	ldr	r3, [r7, #28]
 8002786:	005b      	lsls	r3, r3, #1
 8002788:	fa02 f303 	lsl.w	r3, r2, r3
 800278c:	69ba      	ldr	r2, [r7, #24]
 800278e:	4313      	orrs	r3, r2
 8002790:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	69ba      	ldr	r2, [r7, #24]
 8002796:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002798:	683b      	ldr	r3, [r7, #0]
 800279a:	685b      	ldr	r3, [r3, #4]
 800279c:	f003 0303 	and.w	r3, r3, #3
 80027a0:	2b02      	cmp	r3, #2
 80027a2:	d123      	bne.n	80027ec <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80027a4:	69fb      	ldr	r3, [r7, #28]
 80027a6:	08da      	lsrs	r2, r3, #3
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	3208      	adds	r2, #8
 80027ac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80027b0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80027b2:	69fb      	ldr	r3, [r7, #28]
 80027b4:	f003 0307 	and.w	r3, r3, #7
 80027b8:	009b      	lsls	r3, r3, #2
 80027ba:	220f      	movs	r2, #15
 80027bc:	fa02 f303 	lsl.w	r3, r2, r3
 80027c0:	43db      	mvns	r3, r3
 80027c2:	69ba      	ldr	r2, [r7, #24]
 80027c4:	4013      	ands	r3, r2
 80027c6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80027c8:	683b      	ldr	r3, [r7, #0]
 80027ca:	691a      	ldr	r2, [r3, #16]
 80027cc:	69fb      	ldr	r3, [r7, #28]
 80027ce:	f003 0307 	and.w	r3, r3, #7
 80027d2:	009b      	lsls	r3, r3, #2
 80027d4:	fa02 f303 	lsl.w	r3, r2, r3
 80027d8:	69ba      	ldr	r2, [r7, #24]
 80027da:	4313      	orrs	r3, r2
 80027dc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80027de:	69fb      	ldr	r3, [r7, #28]
 80027e0:	08da      	lsrs	r2, r3, #3
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	3208      	adds	r2, #8
 80027e6:	69b9      	ldr	r1, [r7, #24]
 80027e8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80027f2:	69fb      	ldr	r3, [r7, #28]
 80027f4:	005b      	lsls	r3, r3, #1
 80027f6:	2203      	movs	r2, #3
 80027f8:	fa02 f303 	lsl.w	r3, r2, r3
 80027fc:	43db      	mvns	r3, r3
 80027fe:	69ba      	ldr	r2, [r7, #24]
 8002800:	4013      	ands	r3, r2
 8002802:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002804:	683b      	ldr	r3, [r7, #0]
 8002806:	685b      	ldr	r3, [r3, #4]
 8002808:	f003 0203 	and.w	r2, r3, #3
 800280c:	69fb      	ldr	r3, [r7, #28]
 800280e:	005b      	lsls	r3, r3, #1
 8002810:	fa02 f303 	lsl.w	r3, r2, r3
 8002814:	69ba      	ldr	r2, [r7, #24]
 8002816:	4313      	orrs	r3, r2
 8002818:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	69ba      	ldr	r2, [r7, #24]
 800281e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002820:	683b      	ldr	r3, [r7, #0]
 8002822:	685b      	ldr	r3, [r3, #4]
 8002824:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002828:	2b00      	cmp	r3, #0
 800282a:	f000 80a2 	beq.w	8002972 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800282e:	2300      	movs	r3, #0
 8002830:	60fb      	str	r3, [r7, #12]
 8002832:	4b57      	ldr	r3, [pc, #348]	@ (8002990 <HAL_GPIO_Init+0x2e8>)
 8002834:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002836:	4a56      	ldr	r2, [pc, #344]	@ (8002990 <HAL_GPIO_Init+0x2e8>)
 8002838:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800283c:	6453      	str	r3, [r2, #68]	@ 0x44
 800283e:	4b54      	ldr	r3, [pc, #336]	@ (8002990 <HAL_GPIO_Init+0x2e8>)
 8002840:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002842:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002846:	60fb      	str	r3, [r7, #12]
 8002848:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800284a:	4a52      	ldr	r2, [pc, #328]	@ (8002994 <HAL_GPIO_Init+0x2ec>)
 800284c:	69fb      	ldr	r3, [r7, #28]
 800284e:	089b      	lsrs	r3, r3, #2
 8002850:	3302      	adds	r3, #2
 8002852:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002856:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002858:	69fb      	ldr	r3, [r7, #28]
 800285a:	f003 0303 	and.w	r3, r3, #3
 800285e:	009b      	lsls	r3, r3, #2
 8002860:	220f      	movs	r2, #15
 8002862:	fa02 f303 	lsl.w	r3, r2, r3
 8002866:	43db      	mvns	r3, r3
 8002868:	69ba      	ldr	r2, [r7, #24]
 800286a:	4013      	ands	r3, r2
 800286c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	4a49      	ldr	r2, [pc, #292]	@ (8002998 <HAL_GPIO_Init+0x2f0>)
 8002872:	4293      	cmp	r3, r2
 8002874:	d019      	beq.n	80028aa <HAL_GPIO_Init+0x202>
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	4a48      	ldr	r2, [pc, #288]	@ (800299c <HAL_GPIO_Init+0x2f4>)
 800287a:	4293      	cmp	r3, r2
 800287c:	d013      	beq.n	80028a6 <HAL_GPIO_Init+0x1fe>
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	4a47      	ldr	r2, [pc, #284]	@ (80029a0 <HAL_GPIO_Init+0x2f8>)
 8002882:	4293      	cmp	r3, r2
 8002884:	d00d      	beq.n	80028a2 <HAL_GPIO_Init+0x1fa>
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	4a46      	ldr	r2, [pc, #280]	@ (80029a4 <HAL_GPIO_Init+0x2fc>)
 800288a:	4293      	cmp	r3, r2
 800288c:	d007      	beq.n	800289e <HAL_GPIO_Init+0x1f6>
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	4a45      	ldr	r2, [pc, #276]	@ (80029a8 <HAL_GPIO_Init+0x300>)
 8002892:	4293      	cmp	r3, r2
 8002894:	d101      	bne.n	800289a <HAL_GPIO_Init+0x1f2>
 8002896:	2304      	movs	r3, #4
 8002898:	e008      	b.n	80028ac <HAL_GPIO_Init+0x204>
 800289a:	2307      	movs	r3, #7
 800289c:	e006      	b.n	80028ac <HAL_GPIO_Init+0x204>
 800289e:	2303      	movs	r3, #3
 80028a0:	e004      	b.n	80028ac <HAL_GPIO_Init+0x204>
 80028a2:	2302      	movs	r3, #2
 80028a4:	e002      	b.n	80028ac <HAL_GPIO_Init+0x204>
 80028a6:	2301      	movs	r3, #1
 80028a8:	e000      	b.n	80028ac <HAL_GPIO_Init+0x204>
 80028aa:	2300      	movs	r3, #0
 80028ac:	69fa      	ldr	r2, [r7, #28]
 80028ae:	f002 0203 	and.w	r2, r2, #3
 80028b2:	0092      	lsls	r2, r2, #2
 80028b4:	4093      	lsls	r3, r2
 80028b6:	69ba      	ldr	r2, [r7, #24]
 80028b8:	4313      	orrs	r3, r2
 80028ba:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80028bc:	4935      	ldr	r1, [pc, #212]	@ (8002994 <HAL_GPIO_Init+0x2ec>)
 80028be:	69fb      	ldr	r3, [r7, #28]
 80028c0:	089b      	lsrs	r3, r3, #2
 80028c2:	3302      	adds	r3, #2
 80028c4:	69ba      	ldr	r2, [r7, #24]
 80028c6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80028ca:	4b38      	ldr	r3, [pc, #224]	@ (80029ac <HAL_GPIO_Init+0x304>)
 80028cc:	689b      	ldr	r3, [r3, #8]
 80028ce:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80028d0:	693b      	ldr	r3, [r7, #16]
 80028d2:	43db      	mvns	r3, r3
 80028d4:	69ba      	ldr	r2, [r7, #24]
 80028d6:	4013      	ands	r3, r2
 80028d8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80028da:	683b      	ldr	r3, [r7, #0]
 80028dc:	685b      	ldr	r3, [r3, #4]
 80028de:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	d003      	beq.n	80028ee <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80028e6:	69ba      	ldr	r2, [r7, #24]
 80028e8:	693b      	ldr	r3, [r7, #16]
 80028ea:	4313      	orrs	r3, r2
 80028ec:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80028ee:	4a2f      	ldr	r2, [pc, #188]	@ (80029ac <HAL_GPIO_Init+0x304>)
 80028f0:	69bb      	ldr	r3, [r7, #24]
 80028f2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80028f4:	4b2d      	ldr	r3, [pc, #180]	@ (80029ac <HAL_GPIO_Init+0x304>)
 80028f6:	68db      	ldr	r3, [r3, #12]
 80028f8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80028fa:	693b      	ldr	r3, [r7, #16]
 80028fc:	43db      	mvns	r3, r3
 80028fe:	69ba      	ldr	r2, [r7, #24]
 8002900:	4013      	ands	r3, r2
 8002902:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002904:	683b      	ldr	r3, [r7, #0]
 8002906:	685b      	ldr	r3, [r3, #4]
 8002908:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800290c:	2b00      	cmp	r3, #0
 800290e:	d003      	beq.n	8002918 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8002910:	69ba      	ldr	r2, [r7, #24]
 8002912:	693b      	ldr	r3, [r7, #16]
 8002914:	4313      	orrs	r3, r2
 8002916:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002918:	4a24      	ldr	r2, [pc, #144]	@ (80029ac <HAL_GPIO_Init+0x304>)
 800291a:	69bb      	ldr	r3, [r7, #24]
 800291c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800291e:	4b23      	ldr	r3, [pc, #140]	@ (80029ac <HAL_GPIO_Init+0x304>)
 8002920:	685b      	ldr	r3, [r3, #4]
 8002922:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002924:	693b      	ldr	r3, [r7, #16]
 8002926:	43db      	mvns	r3, r3
 8002928:	69ba      	ldr	r2, [r7, #24]
 800292a:	4013      	ands	r3, r2
 800292c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800292e:	683b      	ldr	r3, [r7, #0]
 8002930:	685b      	ldr	r3, [r3, #4]
 8002932:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002936:	2b00      	cmp	r3, #0
 8002938:	d003      	beq.n	8002942 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800293a:	69ba      	ldr	r2, [r7, #24]
 800293c:	693b      	ldr	r3, [r7, #16]
 800293e:	4313      	orrs	r3, r2
 8002940:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002942:	4a1a      	ldr	r2, [pc, #104]	@ (80029ac <HAL_GPIO_Init+0x304>)
 8002944:	69bb      	ldr	r3, [r7, #24]
 8002946:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002948:	4b18      	ldr	r3, [pc, #96]	@ (80029ac <HAL_GPIO_Init+0x304>)
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800294e:	693b      	ldr	r3, [r7, #16]
 8002950:	43db      	mvns	r3, r3
 8002952:	69ba      	ldr	r2, [r7, #24]
 8002954:	4013      	ands	r3, r2
 8002956:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002958:	683b      	ldr	r3, [r7, #0]
 800295a:	685b      	ldr	r3, [r3, #4]
 800295c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002960:	2b00      	cmp	r3, #0
 8002962:	d003      	beq.n	800296c <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8002964:	69ba      	ldr	r2, [r7, #24]
 8002966:	693b      	ldr	r3, [r7, #16]
 8002968:	4313      	orrs	r3, r2
 800296a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800296c:	4a0f      	ldr	r2, [pc, #60]	@ (80029ac <HAL_GPIO_Init+0x304>)
 800296e:	69bb      	ldr	r3, [r7, #24]
 8002970:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002972:	69fb      	ldr	r3, [r7, #28]
 8002974:	3301      	adds	r3, #1
 8002976:	61fb      	str	r3, [r7, #28]
 8002978:	69fb      	ldr	r3, [r7, #28]
 800297a:	2b0f      	cmp	r3, #15
 800297c:	f67f aea2 	bls.w	80026c4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002980:	bf00      	nop
 8002982:	bf00      	nop
 8002984:	3724      	adds	r7, #36	@ 0x24
 8002986:	46bd      	mov	sp, r7
 8002988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800298c:	4770      	bx	lr
 800298e:	bf00      	nop
 8002990:	40023800 	.word	0x40023800
 8002994:	40013800 	.word	0x40013800
 8002998:	40020000 	.word	0x40020000
 800299c:	40020400 	.word	0x40020400
 80029a0:	40020800 	.word	0x40020800
 80029a4:	40020c00 	.word	0x40020c00
 80029a8:	40021000 	.word	0x40021000
 80029ac:	40013c00 	.word	0x40013c00

080029b0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80029b0:	b480      	push	{r7}
 80029b2:	b085      	sub	sp, #20
 80029b4:	af00      	add	r7, sp, #0
 80029b6:	6078      	str	r0, [r7, #4]
 80029b8:	460b      	mov	r3, r1
 80029ba:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	691a      	ldr	r2, [r3, #16]
 80029c0:	887b      	ldrh	r3, [r7, #2]
 80029c2:	4013      	ands	r3, r2
 80029c4:	2b00      	cmp	r3, #0
 80029c6:	d002      	beq.n	80029ce <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80029c8:	2301      	movs	r3, #1
 80029ca:	73fb      	strb	r3, [r7, #15]
 80029cc:	e001      	b.n	80029d2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80029ce:	2300      	movs	r3, #0
 80029d0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80029d2:	7bfb      	ldrb	r3, [r7, #15]
}
 80029d4:	4618      	mov	r0, r3
 80029d6:	3714      	adds	r7, #20
 80029d8:	46bd      	mov	sp, r7
 80029da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029de:	4770      	bx	lr

080029e0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80029e0:	b480      	push	{r7}
 80029e2:	b083      	sub	sp, #12
 80029e4:	af00      	add	r7, sp, #0
 80029e6:	6078      	str	r0, [r7, #4]
 80029e8:	460b      	mov	r3, r1
 80029ea:	807b      	strh	r3, [r7, #2]
 80029ec:	4613      	mov	r3, r2
 80029ee:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80029f0:	787b      	ldrb	r3, [r7, #1]
 80029f2:	2b00      	cmp	r3, #0
 80029f4:	d003      	beq.n	80029fe <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80029f6:	887a      	ldrh	r2, [r7, #2]
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80029fc:	e003      	b.n	8002a06 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80029fe:	887b      	ldrh	r3, [r7, #2]
 8002a00:	041a      	lsls	r2, r3, #16
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	619a      	str	r2, [r3, #24]
}
 8002a06:	bf00      	nop
 8002a08:	370c      	adds	r7, #12
 8002a0a:	46bd      	mov	sp, r7
 8002a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a10:	4770      	bx	lr
	...

08002a14 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002a14:	b580      	push	{r7, lr}
 8002a16:	b082      	sub	sp, #8
 8002a18:	af00      	add	r7, sp, #0
 8002a1a:	4603      	mov	r3, r0
 8002a1c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8002a1e:	4b08      	ldr	r3, [pc, #32]	@ (8002a40 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002a20:	695a      	ldr	r2, [r3, #20]
 8002a22:	88fb      	ldrh	r3, [r7, #6]
 8002a24:	4013      	ands	r3, r2
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d006      	beq.n	8002a38 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002a2a:	4a05      	ldr	r2, [pc, #20]	@ (8002a40 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002a2c:	88fb      	ldrh	r3, [r7, #6]
 8002a2e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002a30:	88fb      	ldrh	r3, [r7, #6]
 8002a32:	4618      	mov	r0, r3
 8002a34:	f000 f806 	bl	8002a44 <HAL_GPIO_EXTI_Callback>
  }
}
 8002a38:	bf00      	nop
 8002a3a:	3708      	adds	r7, #8
 8002a3c:	46bd      	mov	sp, r7
 8002a3e:	bd80      	pop	{r7, pc}
 8002a40:	40013c00 	.word	0x40013c00

08002a44 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8002a44:	b480      	push	{r7}
 8002a46:	b083      	sub	sp, #12
 8002a48:	af00      	add	r7, sp, #0
 8002a4a:	4603      	mov	r3, r0
 8002a4c:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8002a4e:	bf00      	nop
 8002a50:	370c      	adds	r7, #12
 8002a52:	46bd      	mov	sp, r7
 8002a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a58:	4770      	bx	lr
	...

08002a5c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002a5c:	b580      	push	{r7, lr}
 8002a5e:	b086      	sub	sp, #24
 8002a60:	af00      	add	r7, sp, #0
 8002a62:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	2b00      	cmp	r3, #0
 8002a68:	d101      	bne.n	8002a6e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002a6a:	2301      	movs	r3, #1
 8002a6c:	e267      	b.n	8002f3e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	f003 0301 	and.w	r3, r3, #1
 8002a76:	2b00      	cmp	r3, #0
 8002a78:	d075      	beq.n	8002b66 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002a7a:	4b88      	ldr	r3, [pc, #544]	@ (8002c9c <HAL_RCC_OscConfig+0x240>)
 8002a7c:	689b      	ldr	r3, [r3, #8]
 8002a7e:	f003 030c 	and.w	r3, r3, #12
 8002a82:	2b04      	cmp	r3, #4
 8002a84:	d00c      	beq.n	8002aa0 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002a86:	4b85      	ldr	r3, [pc, #532]	@ (8002c9c <HAL_RCC_OscConfig+0x240>)
 8002a88:	689b      	ldr	r3, [r3, #8]
 8002a8a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002a8e:	2b08      	cmp	r3, #8
 8002a90:	d112      	bne.n	8002ab8 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002a92:	4b82      	ldr	r3, [pc, #520]	@ (8002c9c <HAL_RCC_OscConfig+0x240>)
 8002a94:	685b      	ldr	r3, [r3, #4]
 8002a96:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002a9a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002a9e:	d10b      	bne.n	8002ab8 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002aa0:	4b7e      	ldr	r3, [pc, #504]	@ (8002c9c <HAL_RCC_OscConfig+0x240>)
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002aa8:	2b00      	cmp	r3, #0
 8002aaa:	d05b      	beq.n	8002b64 <HAL_RCC_OscConfig+0x108>
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	685b      	ldr	r3, [r3, #4]
 8002ab0:	2b00      	cmp	r3, #0
 8002ab2:	d157      	bne.n	8002b64 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002ab4:	2301      	movs	r3, #1
 8002ab6:	e242      	b.n	8002f3e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	685b      	ldr	r3, [r3, #4]
 8002abc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002ac0:	d106      	bne.n	8002ad0 <HAL_RCC_OscConfig+0x74>
 8002ac2:	4b76      	ldr	r3, [pc, #472]	@ (8002c9c <HAL_RCC_OscConfig+0x240>)
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	4a75      	ldr	r2, [pc, #468]	@ (8002c9c <HAL_RCC_OscConfig+0x240>)
 8002ac8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002acc:	6013      	str	r3, [r2, #0]
 8002ace:	e01d      	b.n	8002b0c <HAL_RCC_OscConfig+0xb0>
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	685b      	ldr	r3, [r3, #4]
 8002ad4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002ad8:	d10c      	bne.n	8002af4 <HAL_RCC_OscConfig+0x98>
 8002ada:	4b70      	ldr	r3, [pc, #448]	@ (8002c9c <HAL_RCC_OscConfig+0x240>)
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	4a6f      	ldr	r2, [pc, #444]	@ (8002c9c <HAL_RCC_OscConfig+0x240>)
 8002ae0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002ae4:	6013      	str	r3, [r2, #0]
 8002ae6:	4b6d      	ldr	r3, [pc, #436]	@ (8002c9c <HAL_RCC_OscConfig+0x240>)
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	4a6c      	ldr	r2, [pc, #432]	@ (8002c9c <HAL_RCC_OscConfig+0x240>)
 8002aec:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002af0:	6013      	str	r3, [r2, #0]
 8002af2:	e00b      	b.n	8002b0c <HAL_RCC_OscConfig+0xb0>
 8002af4:	4b69      	ldr	r3, [pc, #420]	@ (8002c9c <HAL_RCC_OscConfig+0x240>)
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	4a68      	ldr	r2, [pc, #416]	@ (8002c9c <HAL_RCC_OscConfig+0x240>)
 8002afa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002afe:	6013      	str	r3, [r2, #0]
 8002b00:	4b66      	ldr	r3, [pc, #408]	@ (8002c9c <HAL_RCC_OscConfig+0x240>)
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	4a65      	ldr	r2, [pc, #404]	@ (8002c9c <HAL_RCC_OscConfig+0x240>)
 8002b06:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002b0a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	685b      	ldr	r3, [r3, #4]
 8002b10:	2b00      	cmp	r3, #0
 8002b12:	d013      	beq.n	8002b3c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b14:	f7fe fc74 	bl	8001400 <HAL_GetTick>
 8002b18:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002b1a:	e008      	b.n	8002b2e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002b1c:	f7fe fc70 	bl	8001400 <HAL_GetTick>
 8002b20:	4602      	mov	r2, r0
 8002b22:	693b      	ldr	r3, [r7, #16]
 8002b24:	1ad3      	subs	r3, r2, r3
 8002b26:	2b64      	cmp	r3, #100	@ 0x64
 8002b28:	d901      	bls.n	8002b2e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002b2a:	2303      	movs	r3, #3
 8002b2c:	e207      	b.n	8002f3e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002b2e:	4b5b      	ldr	r3, [pc, #364]	@ (8002c9c <HAL_RCC_OscConfig+0x240>)
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	d0f0      	beq.n	8002b1c <HAL_RCC_OscConfig+0xc0>
 8002b3a:	e014      	b.n	8002b66 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b3c:	f7fe fc60 	bl	8001400 <HAL_GetTick>
 8002b40:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002b42:	e008      	b.n	8002b56 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002b44:	f7fe fc5c 	bl	8001400 <HAL_GetTick>
 8002b48:	4602      	mov	r2, r0
 8002b4a:	693b      	ldr	r3, [r7, #16]
 8002b4c:	1ad3      	subs	r3, r2, r3
 8002b4e:	2b64      	cmp	r3, #100	@ 0x64
 8002b50:	d901      	bls.n	8002b56 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002b52:	2303      	movs	r3, #3
 8002b54:	e1f3      	b.n	8002f3e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002b56:	4b51      	ldr	r3, [pc, #324]	@ (8002c9c <HAL_RCC_OscConfig+0x240>)
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	d1f0      	bne.n	8002b44 <HAL_RCC_OscConfig+0xe8>
 8002b62:	e000      	b.n	8002b66 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002b64:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	f003 0302 	and.w	r3, r3, #2
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	d063      	beq.n	8002c3a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002b72:	4b4a      	ldr	r3, [pc, #296]	@ (8002c9c <HAL_RCC_OscConfig+0x240>)
 8002b74:	689b      	ldr	r3, [r3, #8]
 8002b76:	f003 030c 	and.w	r3, r3, #12
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	d00b      	beq.n	8002b96 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002b7e:	4b47      	ldr	r3, [pc, #284]	@ (8002c9c <HAL_RCC_OscConfig+0x240>)
 8002b80:	689b      	ldr	r3, [r3, #8]
 8002b82:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002b86:	2b08      	cmp	r3, #8
 8002b88:	d11c      	bne.n	8002bc4 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002b8a:	4b44      	ldr	r3, [pc, #272]	@ (8002c9c <HAL_RCC_OscConfig+0x240>)
 8002b8c:	685b      	ldr	r3, [r3, #4]
 8002b8e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	d116      	bne.n	8002bc4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002b96:	4b41      	ldr	r3, [pc, #260]	@ (8002c9c <HAL_RCC_OscConfig+0x240>)
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	f003 0302 	and.w	r3, r3, #2
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	d005      	beq.n	8002bae <HAL_RCC_OscConfig+0x152>
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	68db      	ldr	r3, [r3, #12]
 8002ba6:	2b01      	cmp	r3, #1
 8002ba8:	d001      	beq.n	8002bae <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002baa:	2301      	movs	r3, #1
 8002bac:	e1c7      	b.n	8002f3e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002bae:	4b3b      	ldr	r3, [pc, #236]	@ (8002c9c <HAL_RCC_OscConfig+0x240>)
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	691b      	ldr	r3, [r3, #16]
 8002bba:	00db      	lsls	r3, r3, #3
 8002bbc:	4937      	ldr	r1, [pc, #220]	@ (8002c9c <HAL_RCC_OscConfig+0x240>)
 8002bbe:	4313      	orrs	r3, r2
 8002bc0:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002bc2:	e03a      	b.n	8002c3a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	68db      	ldr	r3, [r3, #12]
 8002bc8:	2b00      	cmp	r3, #0
 8002bca:	d020      	beq.n	8002c0e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002bcc:	4b34      	ldr	r3, [pc, #208]	@ (8002ca0 <HAL_RCC_OscConfig+0x244>)
 8002bce:	2201      	movs	r2, #1
 8002bd0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002bd2:	f7fe fc15 	bl	8001400 <HAL_GetTick>
 8002bd6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002bd8:	e008      	b.n	8002bec <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002bda:	f7fe fc11 	bl	8001400 <HAL_GetTick>
 8002bde:	4602      	mov	r2, r0
 8002be0:	693b      	ldr	r3, [r7, #16]
 8002be2:	1ad3      	subs	r3, r2, r3
 8002be4:	2b02      	cmp	r3, #2
 8002be6:	d901      	bls.n	8002bec <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002be8:	2303      	movs	r3, #3
 8002bea:	e1a8      	b.n	8002f3e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002bec:	4b2b      	ldr	r3, [pc, #172]	@ (8002c9c <HAL_RCC_OscConfig+0x240>)
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	f003 0302 	and.w	r3, r3, #2
 8002bf4:	2b00      	cmp	r3, #0
 8002bf6:	d0f0      	beq.n	8002bda <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002bf8:	4b28      	ldr	r3, [pc, #160]	@ (8002c9c <HAL_RCC_OscConfig+0x240>)
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	691b      	ldr	r3, [r3, #16]
 8002c04:	00db      	lsls	r3, r3, #3
 8002c06:	4925      	ldr	r1, [pc, #148]	@ (8002c9c <HAL_RCC_OscConfig+0x240>)
 8002c08:	4313      	orrs	r3, r2
 8002c0a:	600b      	str	r3, [r1, #0]
 8002c0c:	e015      	b.n	8002c3a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002c0e:	4b24      	ldr	r3, [pc, #144]	@ (8002ca0 <HAL_RCC_OscConfig+0x244>)
 8002c10:	2200      	movs	r2, #0
 8002c12:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c14:	f7fe fbf4 	bl	8001400 <HAL_GetTick>
 8002c18:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002c1a:	e008      	b.n	8002c2e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002c1c:	f7fe fbf0 	bl	8001400 <HAL_GetTick>
 8002c20:	4602      	mov	r2, r0
 8002c22:	693b      	ldr	r3, [r7, #16]
 8002c24:	1ad3      	subs	r3, r2, r3
 8002c26:	2b02      	cmp	r3, #2
 8002c28:	d901      	bls.n	8002c2e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002c2a:	2303      	movs	r3, #3
 8002c2c:	e187      	b.n	8002f3e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002c2e:	4b1b      	ldr	r3, [pc, #108]	@ (8002c9c <HAL_RCC_OscConfig+0x240>)
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	f003 0302 	and.w	r3, r3, #2
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	d1f0      	bne.n	8002c1c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	f003 0308 	and.w	r3, r3, #8
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	d036      	beq.n	8002cb4 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	695b      	ldr	r3, [r3, #20]
 8002c4a:	2b00      	cmp	r3, #0
 8002c4c:	d016      	beq.n	8002c7c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002c4e:	4b15      	ldr	r3, [pc, #84]	@ (8002ca4 <HAL_RCC_OscConfig+0x248>)
 8002c50:	2201      	movs	r2, #1
 8002c52:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c54:	f7fe fbd4 	bl	8001400 <HAL_GetTick>
 8002c58:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002c5a:	e008      	b.n	8002c6e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002c5c:	f7fe fbd0 	bl	8001400 <HAL_GetTick>
 8002c60:	4602      	mov	r2, r0
 8002c62:	693b      	ldr	r3, [r7, #16]
 8002c64:	1ad3      	subs	r3, r2, r3
 8002c66:	2b02      	cmp	r3, #2
 8002c68:	d901      	bls.n	8002c6e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002c6a:	2303      	movs	r3, #3
 8002c6c:	e167      	b.n	8002f3e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002c6e:	4b0b      	ldr	r3, [pc, #44]	@ (8002c9c <HAL_RCC_OscConfig+0x240>)
 8002c70:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002c72:	f003 0302 	and.w	r3, r3, #2
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	d0f0      	beq.n	8002c5c <HAL_RCC_OscConfig+0x200>
 8002c7a:	e01b      	b.n	8002cb4 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002c7c:	4b09      	ldr	r3, [pc, #36]	@ (8002ca4 <HAL_RCC_OscConfig+0x248>)
 8002c7e:	2200      	movs	r2, #0
 8002c80:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002c82:	f7fe fbbd 	bl	8001400 <HAL_GetTick>
 8002c86:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002c88:	e00e      	b.n	8002ca8 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002c8a:	f7fe fbb9 	bl	8001400 <HAL_GetTick>
 8002c8e:	4602      	mov	r2, r0
 8002c90:	693b      	ldr	r3, [r7, #16]
 8002c92:	1ad3      	subs	r3, r2, r3
 8002c94:	2b02      	cmp	r3, #2
 8002c96:	d907      	bls.n	8002ca8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002c98:	2303      	movs	r3, #3
 8002c9a:	e150      	b.n	8002f3e <HAL_RCC_OscConfig+0x4e2>
 8002c9c:	40023800 	.word	0x40023800
 8002ca0:	42470000 	.word	0x42470000
 8002ca4:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002ca8:	4b88      	ldr	r3, [pc, #544]	@ (8002ecc <HAL_RCC_OscConfig+0x470>)
 8002caa:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002cac:	f003 0302 	and.w	r3, r3, #2
 8002cb0:	2b00      	cmp	r3, #0
 8002cb2:	d1ea      	bne.n	8002c8a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	f003 0304 	and.w	r3, r3, #4
 8002cbc:	2b00      	cmp	r3, #0
 8002cbe:	f000 8097 	beq.w	8002df0 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002cc2:	2300      	movs	r3, #0
 8002cc4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002cc6:	4b81      	ldr	r3, [pc, #516]	@ (8002ecc <HAL_RCC_OscConfig+0x470>)
 8002cc8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cca:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	d10f      	bne.n	8002cf2 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002cd2:	2300      	movs	r3, #0
 8002cd4:	60bb      	str	r3, [r7, #8]
 8002cd6:	4b7d      	ldr	r3, [pc, #500]	@ (8002ecc <HAL_RCC_OscConfig+0x470>)
 8002cd8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cda:	4a7c      	ldr	r2, [pc, #496]	@ (8002ecc <HAL_RCC_OscConfig+0x470>)
 8002cdc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002ce0:	6413      	str	r3, [r2, #64]	@ 0x40
 8002ce2:	4b7a      	ldr	r3, [pc, #488]	@ (8002ecc <HAL_RCC_OscConfig+0x470>)
 8002ce4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ce6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002cea:	60bb      	str	r3, [r7, #8]
 8002cec:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002cee:	2301      	movs	r3, #1
 8002cf0:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002cf2:	4b77      	ldr	r3, [pc, #476]	@ (8002ed0 <HAL_RCC_OscConfig+0x474>)
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d118      	bne.n	8002d30 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002cfe:	4b74      	ldr	r3, [pc, #464]	@ (8002ed0 <HAL_RCC_OscConfig+0x474>)
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	4a73      	ldr	r2, [pc, #460]	@ (8002ed0 <HAL_RCC_OscConfig+0x474>)
 8002d04:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002d08:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002d0a:	f7fe fb79 	bl	8001400 <HAL_GetTick>
 8002d0e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d10:	e008      	b.n	8002d24 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002d12:	f7fe fb75 	bl	8001400 <HAL_GetTick>
 8002d16:	4602      	mov	r2, r0
 8002d18:	693b      	ldr	r3, [r7, #16]
 8002d1a:	1ad3      	subs	r3, r2, r3
 8002d1c:	2b02      	cmp	r3, #2
 8002d1e:	d901      	bls.n	8002d24 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002d20:	2303      	movs	r3, #3
 8002d22:	e10c      	b.n	8002f3e <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d24:	4b6a      	ldr	r3, [pc, #424]	@ (8002ed0 <HAL_RCC_OscConfig+0x474>)
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002d2c:	2b00      	cmp	r3, #0
 8002d2e:	d0f0      	beq.n	8002d12 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	689b      	ldr	r3, [r3, #8]
 8002d34:	2b01      	cmp	r3, #1
 8002d36:	d106      	bne.n	8002d46 <HAL_RCC_OscConfig+0x2ea>
 8002d38:	4b64      	ldr	r3, [pc, #400]	@ (8002ecc <HAL_RCC_OscConfig+0x470>)
 8002d3a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002d3c:	4a63      	ldr	r2, [pc, #396]	@ (8002ecc <HAL_RCC_OscConfig+0x470>)
 8002d3e:	f043 0301 	orr.w	r3, r3, #1
 8002d42:	6713      	str	r3, [r2, #112]	@ 0x70
 8002d44:	e01c      	b.n	8002d80 <HAL_RCC_OscConfig+0x324>
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	689b      	ldr	r3, [r3, #8]
 8002d4a:	2b05      	cmp	r3, #5
 8002d4c:	d10c      	bne.n	8002d68 <HAL_RCC_OscConfig+0x30c>
 8002d4e:	4b5f      	ldr	r3, [pc, #380]	@ (8002ecc <HAL_RCC_OscConfig+0x470>)
 8002d50:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002d52:	4a5e      	ldr	r2, [pc, #376]	@ (8002ecc <HAL_RCC_OscConfig+0x470>)
 8002d54:	f043 0304 	orr.w	r3, r3, #4
 8002d58:	6713      	str	r3, [r2, #112]	@ 0x70
 8002d5a:	4b5c      	ldr	r3, [pc, #368]	@ (8002ecc <HAL_RCC_OscConfig+0x470>)
 8002d5c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002d5e:	4a5b      	ldr	r2, [pc, #364]	@ (8002ecc <HAL_RCC_OscConfig+0x470>)
 8002d60:	f043 0301 	orr.w	r3, r3, #1
 8002d64:	6713      	str	r3, [r2, #112]	@ 0x70
 8002d66:	e00b      	b.n	8002d80 <HAL_RCC_OscConfig+0x324>
 8002d68:	4b58      	ldr	r3, [pc, #352]	@ (8002ecc <HAL_RCC_OscConfig+0x470>)
 8002d6a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002d6c:	4a57      	ldr	r2, [pc, #348]	@ (8002ecc <HAL_RCC_OscConfig+0x470>)
 8002d6e:	f023 0301 	bic.w	r3, r3, #1
 8002d72:	6713      	str	r3, [r2, #112]	@ 0x70
 8002d74:	4b55      	ldr	r3, [pc, #340]	@ (8002ecc <HAL_RCC_OscConfig+0x470>)
 8002d76:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002d78:	4a54      	ldr	r2, [pc, #336]	@ (8002ecc <HAL_RCC_OscConfig+0x470>)
 8002d7a:	f023 0304 	bic.w	r3, r3, #4
 8002d7e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	689b      	ldr	r3, [r3, #8]
 8002d84:	2b00      	cmp	r3, #0
 8002d86:	d015      	beq.n	8002db4 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d88:	f7fe fb3a 	bl	8001400 <HAL_GetTick>
 8002d8c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002d8e:	e00a      	b.n	8002da6 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002d90:	f7fe fb36 	bl	8001400 <HAL_GetTick>
 8002d94:	4602      	mov	r2, r0
 8002d96:	693b      	ldr	r3, [r7, #16]
 8002d98:	1ad3      	subs	r3, r2, r3
 8002d9a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002d9e:	4293      	cmp	r3, r2
 8002da0:	d901      	bls.n	8002da6 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002da2:	2303      	movs	r3, #3
 8002da4:	e0cb      	b.n	8002f3e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002da6:	4b49      	ldr	r3, [pc, #292]	@ (8002ecc <HAL_RCC_OscConfig+0x470>)
 8002da8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002daa:	f003 0302 	and.w	r3, r3, #2
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d0ee      	beq.n	8002d90 <HAL_RCC_OscConfig+0x334>
 8002db2:	e014      	b.n	8002dde <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002db4:	f7fe fb24 	bl	8001400 <HAL_GetTick>
 8002db8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002dba:	e00a      	b.n	8002dd2 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002dbc:	f7fe fb20 	bl	8001400 <HAL_GetTick>
 8002dc0:	4602      	mov	r2, r0
 8002dc2:	693b      	ldr	r3, [r7, #16]
 8002dc4:	1ad3      	subs	r3, r2, r3
 8002dc6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002dca:	4293      	cmp	r3, r2
 8002dcc:	d901      	bls.n	8002dd2 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002dce:	2303      	movs	r3, #3
 8002dd0:	e0b5      	b.n	8002f3e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002dd2:	4b3e      	ldr	r3, [pc, #248]	@ (8002ecc <HAL_RCC_OscConfig+0x470>)
 8002dd4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002dd6:	f003 0302 	and.w	r3, r3, #2
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	d1ee      	bne.n	8002dbc <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002dde:	7dfb      	ldrb	r3, [r7, #23]
 8002de0:	2b01      	cmp	r3, #1
 8002de2:	d105      	bne.n	8002df0 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002de4:	4b39      	ldr	r3, [pc, #228]	@ (8002ecc <HAL_RCC_OscConfig+0x470>)
 8002de6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002de8:	4a38      	ldr	r2, [pc, #224]	@ (8002ecc <HAL_RCC_OscConfig+0x470>)
 8002dea:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002dee:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	699b      	ldr	r3, [r3, #24]
 8002df4:	2b00      	cmp	r3, #0
 8002df6:	f000 80a1 	beq.w	8002f3c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002dfa:	4b34      	ldr	r3, [pc, #208]	@ (8002ecc <HAL_RCC_OscConfig+0x470>)
 8002dfc:	689b      	ldr	r3, [r3, #8]
 8002dfe:	f003 030c 	and.w	r3, r3, #12
 8002e02:	2b08      	cmp	r3, #8
 8002e04:	d05c      	beq.n	8002ec0 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	699b      	ldr	r3, [r3, #24]
 8002e0a:	2b02      	cmp	r3, #2
 8002e0c:	d141      	bne.n	8002e92 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002e0e:	4b31      	ldr	r3, [pc, #196]	@ (8002ed4 <HAL_RCC_OscConfig+0x478>)
 8002e10:	2200      	movs	r2, #0
 8002e12:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e14:	f7fe faf4 	bl	8001400 <HAL_GetTick>
 8002e18:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002e1a:	e008      	b.n	8002e2e <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002e1c:	f7fe faf0 	bl	8001400 <HAL_GetTick>
 8002e20:	4602      	mov	r2, r0
 8002e22:	693b      	ldr	r3, [r7, #16]
 8002e24:	1ad3      	subs	r3, r2, r3
 8002e26:	2b02      	cmp	r3, #2
 8002e28:	d901      	bls.n	8002e2e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8002e2a:	2303      	movs	r3, #3
 8002e2c:	e087      	b.n	8002f3e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002e2e:	4b27      	ldr	r3, [pc, #156]	@ (8002ecc <HAL_RCC_OscConfig+0x470>)
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002e36:	2b00      	cmp	r3, #0
 8002e38:	d1f0      	bne.n	8002e1c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	69da      	ldr	r2, [r3, #28]
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	6a1b      	ldr	r3, [r3, #32]
 8002e42:	431a      	orrs	r2, r3
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e48:	019b      	lsls	r3, r3, #6
 8002e4a:	431a      	orrs	r2, r3
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e50:	085b      	lsrs	r3, r3, #1
 8002e52:	3b01      	subs	r3, #1
 8002e54:	041b      	lsls	r3, r3, #16
 8002e56:	431a      	orrs	r2, r3
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e5c:	061b      	lsls	r3, r3, #24
 8002e5e:	491b      	ldr	r1, [pc, #108]	@ (8002ecc <HAL_RCC_OscConfig+0x470>)
 8002e60:	4313      	orrs	r3, r2
 8002e62:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002e64:	4b1b      	ldr	r3, [pc, #108]	@ (8002ed4 <HAL_RCC_OscConfig+0x478>)
 8002e66:	2201      	movs	r2, #1
 8002e68:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e6a:	f7fe fac9 	bl	8001400 <HAL_GetTick>
 8002e6e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002e70:	e008      	b.n	8002e84 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002e72:	f7fe fac5 	bl	8001400 <HAL_GetTick>
 8002e76:	4602      	mov	r2, r0
 8002e78:	693b      	ldr	r3, [r7, #16]
 8002e7a:	1ad3      	subs	r3, r2, r3
 8002e7c:	2b02      	cmp	r3, #2
 8002e7e:	d901      	bls.n	8002e84 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002e80:	2303      	movs	r3, #3
 8002e82:	e05c      	b.n	8002f3e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002e84:	4b11      	ldr	r3, [pc, #68]	@ (8002ecc <HAL_RCC_OscConfig+0x470>)
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002e8c:	2b00      	cmp	r3, #0
 8002e8e:	d0f0      	beq.n	8002e72 <HAL_RCC_OscConfig+0x416>
 8002e90:	e054      	b.n	8002f3c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002e92:	4b10      	ldr	r3, [pc, #64]	@ (8002ed4 <HAL_RCC_OscConfig+0x478>)
 8002e94:	2200      	movs	r2, #0
 8002e96:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e98:	f7fe fab2 	bl	8001400 <HAL_GetTick>
 8002e9c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002e9e:	e008      	b.n	8002eb2 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002ea0:	f7fe faae 	bl	8001400 <HAL_GetTick>
 8002ea4:	4602      	mov	r2, r0
 8002ea6:	693b      	ldr	r3, [r7, #16]
 8002ea8:	1ad3      	subs	r3, r2, r3
 8002eaa:	2b02      	cmp	r3, #2
 8002eac:	d901      	bls.n	8002eb2 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8002eae:	2303      	movs	r3, #3
 8002eb0:	e045      	b.n	8002f3e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002eb2:	4b06      	ldr	r3, [pc, #24]	@ (8002ecc <HAL_RCC_OscConfig+0x470>)
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	d1f0      	bne.n	8002ea0 <HAL_RCC_OscConfig+0x444>
 8002ebe:	e03d      	b.n	8002f3c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	699b      	ldr	r3, [r3, #24]
 8002ec4:	2b01      	cmp	r3, #1
 8002ec6:	d107      	bne.n	8002ed8 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002ec8:	2301      	movs	r3, #1
 8002eca:	e038      	b.n	8002f3e <HAL_RCC_OscConfig+0x4e2>
 8002ecc:	40023800 	.word	0x40023800
 8002ed0:	40007000 	.word	0x40007000
 8002ed4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002ed8:	4b1b      	ldr	r3, [pc, #108]	@ (8002f48 <HAL_RCC_OscConfig+0x4ec>)
 8002eda:	685b      	ldr	r3, [r3, #4]
 8002edc:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	699b      	ldr	r3, [r3, #24]
 8002ee2:	2b01      	cmp	r3, #1
 8002ee4:	d028      	beq.n	8002f38 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002ee6:	68fb      	ldr	r3, [r7, #12]
 8002ee8:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002ef0:	429a      	cmp	r2, r3
 8002ef2:	d121      	bne.n	8002f38 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002ef4:	68fb      	ldr	r3, [r7, #12]
 8002ef6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002efe:	429a      	cmp	r2, r3
 8002f00:	d11a      	bne.n	8002f38 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002f02:	68fa      	ldr	r2, [r7, #12]
 8002f04:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002f08:	4013      	ands	r3, r2
 8002f0a:	687a      	ldr	r2, [r7, #4]
 8002f0c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002f0e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002f10:	4293      	cmp	r3, r2
 8002f12:	d111      	bne.n	8002f38 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002f14:	68fb      	ldr	r3, [r7, #12]
 8002f16:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f1e:	085b      	lsrs	r3, r3, #1
 8002f20:	3b01      	subs	r3, #1
 8002f22:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002f24:	429a      	cmp	r2, r3
 8002f26:	d107      	bne.n	8002f38 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002f28:	68fb      	ldr	r3, [r7, #12]
 8002f2a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f32:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002f34:	429a      	cmp	r2, r3
 8002f36:	d001      	beq.n	8002f3c <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8002f38:	2301      	movs	r3, #1
 8002f3a:	e000      	b.n	8002f3e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002f3c:	2300      	movs	r3, #0
}
 8002f3e:	4618      	mov	r0, r3
 8002f40:	3718      	adds	r7, #24
 8002f42:	46bd      	mov	sp, r7
 8002f44:	bd80      	pop	{r7, pc}
 8002f46:	bf00      	nop
 8002f48:	40023800 	.word	0x40023800

08002f4c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002f4c:	b580      	push	{r7, lr}
 8002f4e:	b084      	sub	sp, #16
 8002f50:	af00      	add	r7, sp, #0
 8002f52:	6078      	str	r0, [r7, #4]
 8002f54:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	2b00      	cmp	r3, #0
 8002f5a:	d101      	bne.n	8002f60 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002f5c:	2301      	movs	r3, #1
 8002f5e:	e0cc      	b.n	80030fa <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002f60:	4b68      	ldr	r3, [pc, #416]	@ (8003104 <HAL_RCC_ClockConfig+0x1b8>)
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	f003 0307 	and.w	r3, r3, #7
 8002f68:	683a      	ldr	r2, [r7, #0]
 8002f6a:	429a      	cmp	r2, r3
 8002f6c:	d90c      	bls.n	8002f88 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002f6e:	4b65      	ldr	r3, [pc, #404]	@ (8003104 <HAL_RCC_ClockConfig+0x1b8>)
 8002f70:	683a      	ldr	r2, [r7, #0]
 8002f72:	b2d2      	uxtb	r2, r2
 8002f74:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002f76:	4b63      	ldr	r3, [pc, #396]	@ (8003104 <HAL_RCC_ClockConfig+0x1b8>)
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	f003 0307 	and.w	r3, r3, #7
 8002f7e:	683a      	ldr	r2, [r7, #0]
 8002f80:	429a      	cmp	r2, r3
 8002f82:	d001      	beq.n	8002f88 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002f84:	2301      	movs	r3, #1
 8002f86:	e0b8      	b.n	80030fa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	f003 0302 	and.w	r3, r3, #2
 8002f90:	2b00      	cmp	r3, #0
 8002f92:	d020      	beq.n	8002fd6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	f003 0304 	and.w	r3, r3, #4
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	d005      	beq.n	8002fac <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002fa0:	4b59      	ldr	r3, [pc, #356]	@ (8003108 <HAL_RCC_ClockConfig+0x1bc>)
 8002fa2:	689b      	ldr	r3, [r3, #8]
 8002fa4:	4a58      	ldr	r2, [pc, #352]	@ (8003108 <HAL_RCC_ClockConfig+0x1bc>)
 8002fa6:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002faa:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	f003 0308 	and.w	r3, r3, #8
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	d005      	beq.n	8002fc4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002fb8:	4b53      	ldr	r3, [pc, #332]	@ (8003108 <HAL_RCC_ClockConfig+0x1bc>)
 8002fba:	689b      	ldr	r3, [r3, #8]
 8002fbc:	4a52      	ldr	r2, [pc, #328]	@ (8003108 <HAL_RCC_ClockConfig+0x1bc>)
 8002fbe:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8002fc2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002fc4:	4b50      	ldr	r3, [pc, #320]	@ (8003108 <HAL_RCC_ClockConfig+0x1bc>)
 8002fc6:	689b      	ldr	r3, [r3, #8]
 8002fc8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	689b      	ldr	r3, [r3, #8]
 8002fd0:	494d      	ldr	r1, [pc, #308]	@ (8003108 <HAL_RCC_ClockConfig+0x1bc>)
 8002fd2:	4313      	orrs	r3, r2
 8002fd4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	f003 0301 	and.w	r3, r3, #1
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	d044      	beq.n	800306c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	685b      	ldr	r3, [r3, #4]
 8002fe6:	2b01      	cmp	r3, #1
 8002fe8:	d107      	bne.n	8002ffa <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002fea:	4b47      	ldr	r3, [pc, #284]	@ (8003108 <HAL_RCC_ClockConfig+0x1bc>)
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	d119      	bne.n	800302a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002ff6:	2301      	movs	r3, #1
 8002ff8:	e07f      	b.n	80030fa <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	685b      	ldr	r3, [r3, #4]
 8002ffe:	2b02      	cmp	r3, #2
 8003000:	d003      	beq.n	800300a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003006:	2b03      	cmp	r3, #3
 8003008:	d107      	bne.n	800301a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800300a:	4b3f      	ldr	r3, [pc, #252]	@ (8003108 <HAL_RCC_ClockConfig+0x1bc>)
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003012:	2b00      	cmp	r3, #0
 8003014:	d109      	bne.n	800302a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003016:	2301      	movs	r3, #1
 8003018:	e06f      	b.n	80030fa <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800301a:	4b3b      	ldr	r3, [pc, #236]	@ (8003108 <HAL_RCC_ClockConfig+0x1bc>)
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	f003 0302 	and.w	r3, r3, #2
 8003022:	2b00      	cmp	r3, #0
 8003024:	d101      	bne.n	800302a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003026:	2301      	movs	r3, #1
 8003028:	e067      	b.n	80030fa <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800302a:	4b37      	ldr	r3, [pc, #220]	@ (8003108 <HAL_RCC_ClockConfig+0x1bc>)
 800302c:	689b      	ldr	r3, [r3, #8]
 800302e:	f023 0203 	bic.w	r2, r3, #3
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	685b      	ldr	r3, [r3, #4]
 8003036:	4934      	ldr	r1, [pc, #208]	@ (8003108 <HAL_RCC_ClockConfig+0x1bc>)
 8003038:	4313      	orrs	r3, r2
 800303a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800303c:	f7fe f9e0 	bl	8001400 <HAL_GetTick>
 8003040:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003042:	e00a      	b.n	800305a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003044:	f7fe f9dc 	bl	8001400 <HAL_GetTick>
 8003048:	4602      	mov	r2, r0
 800304a:	68fb      	ldr	r3, [r7, #12]
 800304c:	1ad3      	subs	r3, r2, r3
 800304e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003052:	4293      	cmp	r3, r2
 8003054:	d901      	bls.n	800305a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003056:	2303      	movs	r3, #3
 8003058:	e04f      	b.n	80030fa <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800305a:	4b2b      	ldr	r3, [pc, #172]	@ (8003108 <HAL_RCC_ClockConfig+0x1bc>)
 800305c:	689b      	ldr	r3, [r3, #8]
 800305e:	f003 020c 	and.w	r2, r3, #12
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	685b      	ldr	r3, [r3, #4]
 8003066:	009b      	lsls	r3, r3, #2
 8003068:	429a      	cmp	r2, r3
 800306a:	d1eb      	bne.n	8003044 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800306c:	4b25      	ldr	r3, [pc, #148]	@ (8003104 <HAL_RCC_ClockConfig+0x1b8>)
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	f003 0307 	and.w	r3, r3, #7
 8003074:	683a      	ldr	r2, [r7, #0]
 8003076:	429a      	cmp	r2, r3
 8003078:	d20c      	bcs.n	8003094 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800307a:	4b22      	ldr	r3, [pc, #136]	@ (8003104 <HAL_RCC_ClockConfig+0x1b8>)
 800307c:	683a      	ldr	r2, [r7, #0]
 800307e:	b2d2      	uxtb	r2, r2
 8003080:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003082:	4b20      	ldr	r3, [pc, #128]	@ (8003104 <HAL_RCC_ClockConfig+0x1b8>)
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	f003 0307 	and.w	r3, r3, #7
 800308a:	683a      	ldr	r2, [r7, #0]
 800308c:	429a      	cmp	r2, r3
 800308e:	d001      	beq.n	8003094 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003090:	2301      	movs	r3, #1
 8003092:	e032      	b.n	80030fa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	f003 0304 	and.w	r3, r3, #4
 800309c:	2b00      	cmp	r3, #0
 800309e:	d008      	beq.n	80030b2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80030a0:	4b19      	ldr	r3, [pc, #100]	@ (8003108 <HAL_RCC_ClockConfig+0x1bc>)
 80030a2:	689b      	ldr	r3, [r3, #8]
 80030a4:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	68db      	ldr	r3, [r3, #12]
 80030ac:	4916      	ldr	r1, [pc, #88]	@ (8003108 <HAL_RCC_ClockConfig+0x1bc>)
 80030ae:	4313      	orrs	r3, r2
 80030b0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	f003 0308 	and.w	r3, r3, #8
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	d009      	beq.n	80030d2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80030be:	4b12      	ldr	r3, [pc, #72]	@ (8003108 <HAL_RCC_ClockConfig+0x1bc>)
 80030c0:	689b      	ldr	r3, [r3, #8]
 80030c2:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	691b      	ldr	r3, [r3, #16]
 80030ca:	00db      	lsls	r3, r3, #3
 80030cc:	490e      	ldr	r1, [pc, #56]	@ (8003108 <HAL_RCC_ClockConfig+0x1bc>)
 80030ce:	4313      	orrs	r3, r2
 80030d0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80030d2:	f000 f821 	bl	8003118 <HAL_RCC_GetSysClockFreq>
 80030d6:	4602      	mov	r2, r0
 80030d8:	4b0b      	ldr	r3, [pc, #44]	@ (8003108 <HAL_RCC_ClockConfig+0x1bc>)
 80030da:	689b      	ldr	r3, [r3, #8]
 80030dc:	091b      	lsrs	r3, r3, #4
 80030de:	f003 030f 	and.w	r3, r3, #15
 80030e2:	490a      	ldr	r1, [pc, #40]	@ (800310c <HAL_RCC_ClockConfig+0x1c0>)
 80030e4:	5ccb      	ldrb	r3, [r1, r3]
 80030e6:	fa22 f303 	lsr.w	r3, r2, r3
 80030ea:	4a09      	ldr	r2, [pc, #36]	@ (8003110 <HAL_RCC_ClockConfig+0x1c4>)
 80030ec:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80030ee:	4b09      	ldr	r3, [pc, #36]	@ (8003114 <HAL_RCC_ClockConfig+0x1c8>)
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	4618      	mov	r0, r3
 80030f4:	f7fe f954 	bl	80013a0 <HAL_InitTick>

  return HAL_OK;
 80030f8:	2300      	movs	r3, #0
}
 80030fa:	4618      	mov	r0, r3
 80030fc:	3710      	adds	r7, #16
 80030fe:	46bd      	mov	sp, r7
 8003100:	bd80      	pop	{r7, pc}
 8003102:	bf00      	nop
 8003104:	40023c00 	.word	0x40023c00
 8003108:	40023800 	.word	0x40023800
 800310c:	080059a4 	.word	0x080059a4
 8003110:	20000004 	.word	0x20000004
 8003114:	20000008 	.word	0x20000008

08003118 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003118:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800311c:	b094      	sub	sp, #80	@ 0x50
 800311e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003120:	2300      	movs	r3, #0
 8003122:	647b      	str	r3, [r7, #68]	@ 0x44
 8003124:	2300      	movs	r3, #0
 8003126:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003128:	2300      	movs	r3, #0
 800312a:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 800312c:	2300      	movs	r3, #0
 800312e:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003130:	4b79      	ldr	r3, [pc, #484]	@ (8003318 <HAL_RCC_GetSysClockFreq+0x200>)
 8003132:	689b      	ldr	r3, [r3, #8]
 8003134:	f003 030c 	and.w	r3, r3, #12
 8003138:	2b08      	cmp	r3, #8
 800313a:	d00d      	beq.n	8003158 <HAL_RCC_GetSysClockFreq+0x40>
 800313c:	2b08      	cmp	r3, #8
 800313e:	f200 80e1 	bhi.w	8003304 <HAL_RCC_GetSysClockFreq+0x1ec>
 8003142:	2b00      	cmp	r3, #0
 8003144:	d002      	beq.n	800314c <HAL_RCC_GetSysClockFreq+0x34>
 8003146:	2b04      	cmp	r3, #4
 8003148:	d003      	beq.n	8003152 <HAL_RCC_GetSysClockFreq+0x3a>
 800314a:	e0db      	b.n	8003304 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800314c:	4b73      	ldr	r3, [pc, #460]	@ (800331c <HAL_RCC_GetSysClockFreq+0x204>)
 800314e:	64bb      	str	r3, [r7, #72]	@ 0x48
       break;
 8003150:	e0db      	b.n	800330a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003152:	4b73      	ldr	r3, [pc, #460]	@ (8003320 <HAL_RCC_GetSysClockFreq+0x208>)
 8003154:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003156:	e0d8      	b.n	800330a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003158:	4b6f      	ldr	r3, [pc, #444]	@ (8003318 <HAL_RCC_GetSysClockFreq+0x200>)
 800315a:	685b      	ldr	r3, [r3, #4]
 800315c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003160:	647b      	str	r3, [r7, #68]	@ 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003162:	4b6d      	ldr	r3, [pc, #436]	@ (8003318 <HAL_RCC_GetSysClockFreq+0x200>)
 8003164:	685b      	ldr	r3, [r3, #4]
 8003166:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800316a:	2b00      	cmp	r3, #0
 800316c:	d063      	beq.n	8003236 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800316e:	4b6a      	ldr	r3, [pc, #424]	@ (8003318 <HAL_RCC_GetSysClockFreq+0x200>)
 8003170:	685b      	ldr	r3, [r3, #4]
 8003172:	099b      	lsrs	r3, r3, #6
 8003174:	2200      	movs	r2, #0
 8003176:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003178:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800317a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800317c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003180:	633b      	str	r3, [r7, #48]	@ 0x30
 8003182:	2300      	movs	r3, #0
 8003184:	637b      	str	r3, [r7, #52]	@ 0x34
 8003186:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800318a:	4622      	mov	r2, r4
 800318c:	462b      	mov	r3, r5
 800318e:	f04f 0000 	mov.w	r0, #0
 8003192:	f04f 0100 	mov.w	r1, #0
 8003196:	0159      	lsls	r1, r3, #5
 8003198:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800319c:	0150      	lsls	r0, r2, #5
 800319e:	4602      	mov	r2, r0
 80031a0:	460b      	mov	r3, r1
 80031a2:	4621      	mov	r1, r4
 80031a4:	1a51      	subs	r1, r2, r1
 80031a6:	6139      	str	r1, [r7, #16]
 80031a8:	4629      	mov	r1, r5
 80031aa:	eb63 0301 	sbc.w	r3, r3, r1
 80031ae:	617b      	str	r3, [r7, #20]
 80031b0:	f04f 0200 	mov.w	r2, #0
 80031b4:	f04f 0300 	mov.w	r3, #0
 80031b8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80031bc:	4659      	mov	r1, fp
 80031be:	018b      	lsls	r3, r1, #6
 80031c0:	4651      	mov	r1, sl
 80031c2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80031c6:	4651      	mov	r1, sl
 80031c8:	018a      	lsls	r2, r1, #6
 80031ca:	4651      	mov	r1, sl
 80031cc:	ebb2 0801 	subs.w	r8, r2, r1
 80031d0:	4659      	mov	r1, fp
 80031d2:	eb63 0901 	sbc.w	r9, r3, r1
 80031d6:	f04f 0200 	mov.w	r2, #0
 80031da:	f04f 0300 	mov.w	r3, #0
 80031de:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80031e2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80031e6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80031ea:	4690      	mov	r8, r2
 80031ec:	4699      	mov	r9, r3
 80031ee:	4623      	mov	r3, r4
 80031f0:	eb18 0303 	adds.w	r3, r8, r3
 80031f4:	60bb      	str	r3, [r7, #8]
 80031f6:	462b      	mov	r3, r5
 80031f8:	eb49 0303 	adc.w	r3, r9, r3
 80031fc:	60fb      	str	r3, [r7, #12]
 80031fe:	f04f 0200 	mov.w	r2, #0
 8003202:	f04f 0300 	mov.w	r3, #0
 8003206:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800320a:	4629      	mov	r1, r5
 800320c:	024b      	lsls	r3, r1, #9
 800320e:	4621      	mov	r1, r4
 8003210:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003214:	4621      	mov	r1, r4
 8003216:	024a      	lsls	r2, r1, #9
 8003218:	4610      	mov	r0, r2
 800321a:	4619      	mov	r1, r3
 800321c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800321e:	2200      	movs	r2, #0
 8003220:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003222:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003224:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003228:	f7fd f832 	bl	8000290 <__aeabi_uldivmod>
 800322c:	4602      	mov	r2, r0
 800322e:	460b      	mov	r3, r1
 8003230:	4613      	mov	r3, r2
 8003232:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003234:	e058      	b.n	80032e8 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003236:	4b38      	ldr	r3, [pc, #224]	@ (8003318 <HAL_RCC_GetSysClockFreq+0x200>)
 8003238:	685b      	ldr	r3, [r3, #4]
 800323a:	099b      	lsrs	r3, r3, #6
 800323c:	2200      	movs	r2, #0
 800323e:	4618      	mov	r0, r3
 8003240:	4611      	mov	r1, r2
 8003242:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003246:	623b      	str	r3, [r7, #32]
 8003248:	2300      	movs	r3, #0
 800324a:	627b      	str	r3, [r7, #36]	@ 0x24
 800324c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8003250:	4642      	mov	r2, r8
 8003252:	464b      	mov	r3, r9
 8003254:	f04f 0000 	mov.w	r0, #0
 8003258:	f04f 0100 	mov.w	r1, #0
 800325c:	0159      	lsls	r1, r3, #5
 800325e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003262:	0150      	lsls	r0, r2, #5
 8003264:	4602      	mov	r2, r0
 8003266:	460b      	mov	r3, r1
 8003268:	4641      	mov	r1, r8
 800326a:	ebb2 0a01 	subs.w	sl, r2, r1
 800326e:	4649      	mov	r1, r9
 8003270:	eb63 0b01 	sbc.w	fp, r3, r1
 8003274:	f04f 0200 	mov.w	r2, #0
 8003278:	f04f 0300 	mov.w	r3, #0
 800327c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003280:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003284:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8003288:	ebb2 040a 	subs.w	r4, r2, sl
 800328c:	eb63 050b 	sbc.w	r5, r3, fp
 8003290:	f04f 0200 	mov.w	r2, #0
 8003294:	f04f 0300 	mov.w	r3, #0
 8003298:	00eb      	lsls	r3, r5, #3
 800329a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800329e:	00e2      	lsls	r2, r4, #3
 80032a0:	4614      	mov	r4, r2
 80032a2:	461d      	mov	r5, r3
 80032a4:	4643      	mov	r3, r8
 80032a6:	18e3      	adds	r3, r4, r3
 80032a8:	603b      	str	r3, [r7, #0]
 80032aa:	464b      	mov	r3, r9
 80032ac:	eb45 0303 	adc.w	r3, r5, r3
 80032b0:	607b      	str	r3, [r7, #4]
 80032b2:	f04f 0200 	mov.w	r2, #0
 80032b6:	f04f 0300 	mov.w	r3, #0
 80032ba:	e9d7 4500 	ldrd	r4, r5, [r7]
 80032be:	4629      	mov	r1, r5
 80032c0:	028b      	lsls	r3, r1, #10
 80032c2:	4621      	mov	r1, r4
 80032c4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80032c8:	4621      	mov	r1, r4
 80032ca:	028a      	lsls	r2, r1, #10
 80032cc:	4610      	mov	r0, r2
 80032ce:	4619      	mov	r1, r3
 80032d0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80032d2:	2200      	movs	r2, #0
 80032d4:	61bb      	str	r3, [r7, #24]
 80032d6:	61fa      	str	r2, [r7, #28]
 80032d8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80032dc:	f7fc ffd8 	bl	8000290 <__aeabi_uldivmod>
 80032e0:	4602      	mov	r2, r0
 80032e2:	460b      	mov	r3, r1
 80032e4:	4613      	mov	r3, r2
 80032e6:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80032e8:	4b0b      	ldr	r3, [pc, #44]	@ (8003318 <HAL_RCC_GetSysClockFreq+0x200>)
 80032ea:	685b      	ldr	r3, [r3, #4]
 80032ec:	0c1b      	lsrs	r3, r3, #16
 80032ee:	f003 0303 	and.w	r3, r3, #3
 80032f2:	3301      	adds	r3, #1
 80032f4:	005b      	lsls	r3, r3, #1
 80032f6:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco/pllp;
 80032f8:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80032fa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80032fc:	fbb2 f3f3 	udiv	r3, r2, r3
 8003300:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003302:	e002      	b.n	800330a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003304:	4b05      	ldr	r3, [pc, #20]	@ (800331c <HAL_RCC_GetSysClockFreq+0x204>)
 8003306:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003308:	bf00      	nop
    }
  }
  return sysclockfreq;
 800330a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 800330c:	4618      	mov	r0, r3
 800330e:	3750      	adds	r7, #80	@ 0x50
 8003310:	46bd      	mov	sp, r7
 8003312:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003316:	bf00      	nop
 8003318:	40023800 	.word	0x40023800
 800331c:	00f42400 	.word	0x00f42400
 8003320:	007a1200 	.word	0x007a1200

08003324 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003324:	b480      	push	{r7}
 8003326:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003328:	4b03      	ldr	r3, [pc, #12]	@ (8003338 <HAL_RCC_GetHCLKFreq+0x14>)
 800332a:	681b      	ldr	r3, [r3, #0]
}
 800332c:	4618      	mov	r0, r3
 800332e:	46bd      	mov	sp, r7
 8003330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003334:	4770      	bx	lr
 8003336:	bf00      	nop
 8003338:	20000004 	.word	0x20000004

0800333c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800333c:	b580      	push	{r7, lr}
 800333e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003340:	f7ff fff0 	bl	8003324 <HAL_RCC_GetHCLKFreq>
 8003344:	4602      	mov	r2, r0
 8003346:	4b05      	ldr	r3, [pc, #20]	@ (800335c <HAL_RCC_GetPCLK1Freq+0x20>)
 8003348:	689b      	ldr	r3, [r3, #8]
 800334a:	0a9b      	lsrs	r3, r3, #10
 800334c:	f003 0307 	and.w	r3, r3, #7
 8003350:	4903      	ldr	r1, [pc, #12]	@ (8003360 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003352:	5ccb      	ldrb	r3, [r1, r3]
 8003354:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003358:	4618      	mov	r0, r3
 800335a:	bd80      	pop	{r7, pc}
 800335c:	40023800 	.word	0x40023800
 8003360:	080059b4 	.word	0x080059b4

08003364 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003364:	b580      	push	{r7, lr}
 8003366:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8003368:	f7ff ffdc 	bl	8003324 <HAL_RCC_GetHCLKFreq>
 800336c:	4602      	mov	r2, r0
 800336e:	4b05      	ldr	r3, [pc, #20]	@ (8003384 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003370:	689b      	ldr	r3, [r3, #8]
 8003372:	0b5b      	lsrs	r3, r3, #13
 8003374:	f003 0307 	and.w	r3, r3, #7
 8003378:	4903      	ldr	r1, [pc, #12]	@ (8003388 <HAL_RCC_GetPCLK2Freq+0x24>)
 800337a:	5ccb      	ldrb	r3, [r1, r3]
 800337c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003380:	4618      	mov	r0, r3
 8003382:	bd80      	pop	{r7, pc}
 8003384:	40023800 	.word	0x40023800
 8003388:	080059b4 	.word	0x080059b4

0800338c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800338c:	b580      	push	{r7, lr}
 800338e:	b082      	sub	sp, #8
 8003390:	af00      	add	r7, sp, #0
 8003392:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	2b00      	cmp	r3, #0
 8003398:	d101      	bne.n	800339e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800339a:	2301      	movs	r3, #1
 800339c:	e042      	b.n	8003424 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80033a4:	b2db      	uxtb	r3, r3
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	d106      	bne.n	80033b8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	2200      	movs	r2, #0
 80033ae:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80033b2:	6878      	ldr	r0, [r7, #4]
 80033b4:	f7fd fde8 	bl	8000f88 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	2224      	movs	r2, #36	@ 0x24
 80033bc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	68da      	ldr	r2, [r3, #12]
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80033ce:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80033d0:	6878      	ldr	r0, [r7, #4]
 80033d2:	f000 fdbd 	bl	8003f50 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	691a      	ldr	r2, [r3, #16]
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80033e4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	695a      	ldr	r2, [r3, #20]
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80033f4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	68da      	ldr	r2, [r3, #12]
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003404:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	2200      	movs	r2, #0
 800340a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	2220      	movs	r2, #32
 8003410:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	2220      	movs	r2, #32
 8003418:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	2200      	movs	r2, #0
 8003420:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8003422:	2300      	movs	r3, #0
}
 8003424:	4618      	mov	r0, r3
 8003426:	3708      	adds	r7, #8
 8003428:	46bd      	mov	sp, r7
 800342a:	bd80      	pop	{r7, pc}

0800342c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800342c:	b580      	push	{r7, lr}
 800342e:	b08a      	sub	sp, #40	@ 0x28
 8003430:	af02      	add	r7, sp, #8
 8003432:	60f8      	str	r0, [r7, #12]
 8003434:	60b9      	str	r1, [r7, #8]
 8003436:	603b      	str	r3, [r7, #0]
 8003438:	4613      	mov	r3, r2
 800343a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800343c:	2300      	movs	r3, #0
 800343e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003440:	68fb      	ldr	r3, [r7, #12]
 8003442:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003446:	b2db      	uxtb	r3, r3
 8003448:	2b20      	cmp	r3, #32
 800344a:	d175      	bne.n	8003538 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 800344c:	68bb      	ldr	r3, [r7, #8]
 800344e:	2b00      	cmp	r3, #0
 8003450:	d002      	beq.n	8003458 <HAL_UART_Transmit+0x2c>
 8003452:	88fb      	ldrh	r3, [r7, #6]
 8003454:	2b00      	cmp	r3, #0
 8003456:	d101      	bne.n	800345c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003458:	2301      	movs	r3, #1
 800345a:	e06e      	b.n	800353a <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	2200      	movs	r2, #0
 8003460:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003462:	68fb      	ldr	r3, [r7, #12]
 8003464:	2221      	movs	r2, #33	@ 0x21
 8003466:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800346a:	f7fd ffc9 	bl	8001400 <HAL_GetTick>
 800346e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	88fa      	ldrh	r2, [r7, #6]
 8003474:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8003476:	68fb      	ldr	r3, [r7, #12]
 8003478:	88fa      	ldrh	r2, [r7, #6]
 800347a:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	689b      	ldr	r3, [r3, #8]
 8003480:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003484:	d108      	bne.n	8003498 <HAL_UART_Transmit+0x6c>
 8003486:	68fb      	ldr	r3, [r7, #12]
 8003488:	691b      	ldr	r3, [r3, #16]
 800348a:	2b00      	cmp	r3, #0
 800348c:	d104      	bne.n	8003498 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800348e:	2300      	movs	r3, #0
 8003490:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003492:	68bb      	ldr	r3, [r7, #8]
 8003494:	61bb      	str	r3, [r7, #24]
 8003496:	e003      	b.n	80034a0 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8003498:	68bb      	ldr	r3, [r7, #8]
 800349a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800349c:	2300      	movs	r3, #0
 800349e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80034a0:	e02e      	b.n	8003500 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80034a2:	683b      	ldr	r3, [r7, #0]
 80034a4:	9300      	str	r3, [sp, #0]
 80034a6:	697b      	ldr	r3, [r7, #20]
 80034a8:	2200      	movs	r2, #0
 80034aa:	2180      	movs	r1, #128	@ 0x80
 80034ac:	68f8      	ldr	r0, [r7, #12]
 80034ae:	f000 fb1f 	bl	8003af0 <UART_WaitOnFlagUntilTimeout>
 80034b2:	4603      	mov	r3, r0
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	d005      	beq.n	80034c4 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	2220      	movs	r2, #32
 80034bc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80034c0:	2303      	movs	r3, #3
 80034c2:	e03a      	b.n	800353a <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80034c4:	69fb      	ldr	r3, [r7, #28]
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	d10b      	bne.n	80034e2 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80034ca:	69bb      	ldr	r3, [r7, #24]
 80034cc:	881b      	ldrh	r3, [r3, #0]
 80034ce:	461a      	mov	r2, r3
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80034d8:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80034da:	69bb      	ldr	r3, [r7, #24]
 80034dc:	3302      	adds	r3, #2
 80034de:	61bb      	str	r3, [r7, #24]
 80034e0:	e007      	b.n	80034f2 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80034e2:	69fb      	ldr	r3, [r7, #28]
 80034e4:	781a      	ldrb	r2, [r3, #0]
 80034e6:	68fb      	ldr	r3, [r7, #12]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80034ec:	69fb      	ldr	r3, [r7, #28]
 80034ee:	3301      	adds	r3, #1
 80034f0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80034f2:	68fb      	ldr	r3, [r7, #12]
 80034f4:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80034f6:	b29b      	uxth	r3, r3
 80034f8:	3b01      	subs	r3, #1
 80034fa:	b29a      	uxth	r2, r3
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003504:	b29b      	uxth	r3, r3
 8003506:	2b00      	cmp	r3, #0
 8003508:	d1cb      	bne.n	80034a2 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800350a:	683b      	ldr	r3, [r7, #0]
 800350c:	9300      	str	r3, [sp, #0]
 800350e:	697b      	ldr	r3, [r7, #20]
 8003510:	2200      	movs	r2, #0
 8003512:	2140      	movs	r1, #64	@ 0x40
 8003514:	68f8      	ldr	r0, [r7, #12]
 8003516:	f000 faeb 	bl	8003af0 <UART_WaitOnFlagUntilTimeout>
 800351a:	4603      	mov	r3, r0
 800351c:	2b00      	cmp	r3, #0
 800351e:	d005      	beq.n	800352c <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003520:	68fb      	ldr	r3, [r7, #12]
 8003522:	2220      	movs	r2, #32
 8003524:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8003528:	2303      	movs	r3, #3
 800352a:	e006      	b.n	800353a <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800352c:	68fb      	ldr	r3, [r7, #12]
 800352e:	2220      	movs	r2, #32
 8003530:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8003534:	2300      	movs	r3, #0
 8003536:	e000      	b.n	800353a <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8003538:	2302      	movs	r3, #2
  }
}
 800353a:	4618      	mov	r0, r3
 800353c:	3720      	adds	r7, #32
 800353e:	46bd      	mov	sp, r7
 8003540:	bd80      	pop	{r7, pc}

08003542 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003542:	b580      	push	{r7, lr}
 8003544:	b084      	sub	sp, #16
 8003546:	af00      	add	r7, sp, #0
 8003548:	60f8      	str	r0, [r7, #12]
 800354a:	60b9      	str	r1, [r7, #8]
 800354c:	4613      	mov	r3, r2
 800354e:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003556:	b2db      	uxtb	r3, r3
 8003558:	2b20      	cmp	r3, #32
 800355a:	d112      	bne.n	8003582 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 800355c:	68bb      	ldr	r3, [r7, #8]
 800355e:	2b00      	cmp	r3, #0
 8003560:	d002      	beq.n	8003568 <HAL_UART_Receive_IT+0x26>
 8003562:	88fb      	ldrh	r3, [r7, #6]
 8003564:	2b00      	cmp	r3, #0
 8003566:	d101      	bne.n	800356c <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8003568:	2301      	movs	r3, #1
 800356a:	e00b      	b.n	8003584 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800356c:	68fb      	ldr	r3, [r7, #12]
 800356e:	2200      	movs	r2, #0
 8003570:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8003572:	88fb      	ldrh	r3, [r7, #6]
 8003574:	461a      	mov	r2, r3
 8003576:	68b9      	ldr	r1, [r7, #8]
 8003578:	68f8      	ldr	r0, [r7, #12]
 800357a:	f000 fb12 	bl	8003ba2 <UART_Start_Receive_IT>
 800357e:	4603      	mov	r3, r0
 8003580:	e000      	b.n	8003584 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8003582:	2302      	movs	r3, #2
  }
}
 8003584:	4618      	mov	r0, r3
 8003586:	3710      	adds	r7, #16
 8003588:	46bd      	mov	sp, r7
 800358a:	bd80      	pop	{r7, pc}

0800358c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800358c:	b580      	push	{r7, lr}
 800358e:	b0ba      	sub	sp, #232	@ 0xe8
 8003590:	af00      	add	r7, sp, #0
 8003592:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	68db      	ldr	r3, [r3, #12]
 80035a4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	695b      	ldr	r3, [r3, #20]
 80035ae:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 80035b2:	2300      	movs	r3, #0
 80035b4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 80035b8:	2300      	movs	r3, #0
 80035ba:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80035be:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80035c2:	f003 030f 	and.w	r3, r3, #15
 80035c6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 80035ca:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	d10f      	bne.n	80035f2 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80035d2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80035d6:	f003 0320 	and.w	r3, r3, #32
 80035da:	2b00      	cmp	r3, #0
 80035dc:	d009      	beq.n	80035f2 <HAL_UART_IRQHandler+0x66>
 80035de:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80035e2:	f003 0320 	and.w	r3, r3, #32
 80035e6:	2b00      	cmp	r3, #0
 80035e8:	d003      	beq.n	80035f2 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80035ea:	6878      	ldr	r0, [r7, #4]
 80035ec:	f000 fbf2 	bl	8003dd4 <UART_Receive_IT>
      return;
 80035f0:	e25b      	b.n	8003aaa <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80035f2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	f000 80de 	beq.w	80037b8 <HAL_UART_IRQHandler+0x22c>
 80035fc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003600:	f003 0301 	and.w	r3, r3, #1
 8003604:	2b00      	cmp	r3, #0
 8003606:	d106      	bne.n	8003616 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8003608:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800360c:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8003610:	2b00      	cmp	r3, #0
 8003612:	f000 80d1 	beq.w	80037b8 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003616:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800361a:	f003 0301 	and.w	r3, r3, #1
 800361e:	2b00      	cmp	r3, #0
 8003620:	d00b      	beq.n	800363a <HAL_UART_IRQHandler+0xae>
 8003622:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003626:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800362a:	2b00      	cmp	r3, #0
 800362c:	d005      	beq.n	800363a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003632:	f043 0201 	orr.w	r2, r3, #1
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800363a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800363e:	f003 0304 	and.w	r3, r3, #4
 8003642:	2b00      	cmp	r3, #0
 8003644:	d00b      	beq.n	800365e <HAL_UART_IRQHandler+0xd2>
 8003646:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800364a:	f003 0301 	and.w	r3, r3, #1
 800364e:	2b00      	cmp	r3, #0
 8003650:	d005      	beq.n	800365e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003656:	f043 0202 	orr.w	r2, r3, #2
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800365e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003662:	f003 0302 	and.w	r3, r3, #2
 8003666:	2b00      	cmp	r3, #0
 8003668:	d00b      	beq.n	8003682 <HAL_UART_IRQHandler+0xf6>
 800366a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800366e:	f003 0301 	and.w	r3, r3, #1
 8003672:	2b00      	cmp	r3, #0
 8003674:	d005      	beq.n	8003682 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800367a:	f043 0204 	orr.w	r2, r3, #4
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8003682:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003686:	f003 0308 	and.w	r3, r3, #8
 800368a:	2b00      	cmp	r3, #0
 800368c:	d011      	beq.n	80036b2 <HAL_UART_IRQHandler+0x126>
 800368e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003692:	f003 0320 	and.w	r3, r3, #32
 8003696:	2b00      	cmp	r3, #0
 8003698:	d105      	bne.n	80036a6 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800369a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800369e:	f003 0301 	and.w	r3, r3, #1
 80036a2:	2b00      	cmp	r3, #0
 80036a4:	d005      	beq.n	80036b2 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80036aa:	f043 0208 	orr.w	r2, r3, #8
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80036b6:	2b00      	cmp	r3, #0
 80036b8:	f000 81f2 	beq.w	8003aa0 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80036bc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80036c0:	f003 0320 	and.w	r3, r3, #32
 80036c4:	2b00      	cmp	r3, #0
 80036c6:	d008      	beq.n	80036da <HAL_UART_IRQHandler+0x14e>
 80036c8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80036cc:	f003 0320 	and.w	r3, r3, #32
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	d002      	beq.n	80036da <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80036d4:	6878      	ldr	r0, [r7, #4]
 80036d6:	f000 fb7d 	bl	8003dd4 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	695b      	ldr	r3, [r3, #20]
 80036e0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80036e4:	2b40      	cmp	r3, #64	@ 0x40
 80036e6:	bf0c      	ite	eq
 80036e8:	2301      	moveq	r3, #1
 80036ea:	2300      	movne	r3, #0
 80036ec:	b2db      	uxtb	r3, r3
 80036ee:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80036f6:	f003 0308 	and.w	r3, r3, #8
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	d103      	bne.n	8003706 <HAL_UART_IRQHandler+0x17a>
 80036fe:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003702:	2b00      	cmp	r3, #0
 8003704:	d04f      	beq.n	80037a6 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003706:	6878      	ldr	r0, [r7, #4]
 8003708:	f000 fa85 	bl	8003c16 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	695b      	ldr	r3, [r3, #20]
 8003712:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003716:	2b40      	cmp	r3, #64	@ 0x40
 8003718:	d141      	bne.n	800379e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	3314      	adds	r3, #20
 8003720:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003724:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003728:	e853 3f00 	ldrex	r3, [r3]
 800372c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8003730:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003734:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003738:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	3314      	adds	r3, #20
 8003742:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8003746:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800374a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800374e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8003752:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8003756:	e841 2300 	strex	r3, r2, [r1]
 800375a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800375e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8003762:	2b00      	cmp	r3, #0
 8003764:	d1d9      	bne.n	800371a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800376a:	2b00      	cmp	r3, #0
 800376c:	d013      	beq.n	8003796 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003772:	4a7e      	ldr	r2, [pc, #504]	@ (800396c <HAL_UART_IRQHandler+0x3e0>)
 8003774:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800377a:	4618      	mov	r0, r3
 800377c:	f7fe fd08 	bl	8002190 <HAL_DMA_Abort_IT>
 8003780:	4603      	mov	r3, r0
 8003782:	2b00      	cmp	r3, #0
 8003784:	d016      	beq.n	80037b4 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800378a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800378c:	687a      	ldr	r2, [r7, #4]
 800378e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8003790:	4610      	mov	r0, r2
 8003792:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003794:	e00e      	b.n	80037b4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003796:	6878      	ldr	r0, [r7, #4]
 8003798:	f000 f994 	bl	8003ac4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800379c:	e00a      	b.n	80037b4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800379e:	6878      	ldr	r0, [r7, #4]
 80037a0:	f000 f990 	bl	8003ac4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80037a4:	e006      	b.n	80037b4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80037a6:	6878      	ldr	r0, [r7, #4]
 80037a8:	f000 f98c 	bl	8003ac4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	2200      	movs	r2, #0
 80037b0:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 80037b2:	e175      	b.n	8003aa0 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80037b4:	bf00      	nop
    return;
 80037b6:	e173      	b.n	8003aa0 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80037bc:	2b01      	cmp	r3, #1
 80037be:	f040 814f 	bne.w	8003a60 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80037c2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80037c6:	f003 0310 	and.w	r3, r3, #16
 80037ca:	2b00      	cmp	r3, #0
 80037cc:	f000 8148 	beq.w	8003a60 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80037d0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80037d4:	f003 0310 	and.w	r3, r3, #16
 80037d8:	2b00      	cmp	r3, #0
 80037da:	f000 8141 	beq.w	8003a60 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80037de:	2300      	movs	r3, #0
 80037e0:	60bb      	str	r3, [r7, #8]
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	60bb      	str	r3, [r7, #8]
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	685b      	ldr	r3, [r3, #4]
 80037f0:	60bb      	str	r3, [r7, #8]
 80037f2:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	695b      	ldr	r3, [r3, #20]
 80037fa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80037fe:	2b40      	cmp	r3, #64	@ 0x40
 8003800:	f040 80b6 	bne.w	8003970 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	685b      	ldr	r3, [r3, #4]
 800380c:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8003810:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8003814:	2b00      	cmp	r3, #0
 8003816:	f000 8145 	beq.w	8003aa4 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800381e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8003822:	429a      	cmp	r2, r3
 8003824:	f080 813e 	bcs.w	8003aa4 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800382e:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003834:	69db      	ldr	r3, [r3, #28]
 8003836:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800383a:	f000 8088 	beq.w	800394e <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	330c      	adds	r3, #12
 8003844:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003848:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800384c:	e853 3f00 	ldrex	r3, [r3]
 8003850:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8003854:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003858:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800385c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	330c      	adds	r3, #12
 8003866:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800386a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800386e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003872:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8003876:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800387a:	e841 2300 	strex	r3, r2, [r1]
 800387e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8003882:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003886:	2b00      	cmp	r3, #0
 8003888:	d1d9      	bne.n	800383e <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	3314      	adds	r3, #20
 8003890:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003892:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003894:	e853 3f00 	ldrex	r3, [r3]
 8003898:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800389a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800389c:	f023 0301 	bic.w	r3, r3, #1
 80038a0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	3314      	adds	r3, #20
 80038aa:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80038ae:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80038b2:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80038b4:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80038b6:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80038ba:	e841 2300 	strex	r3, r2, [r1]
 80038be:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80038c0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d1e1      	bne.n	800388a <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	3314      	adds	r3, #20
 80038cc:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80038ce:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80038d0:	e853 3f00 	ldrex	r3, [r3]
 80038d4:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80038d6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80038d8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80038dc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	3314      	adds	r3, #20
 80038e6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80038ea:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80038ec:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80038ee:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80038f0:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80038f2:	e841 2300 	strex	r3, r2, [r1]
 80038f6:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80038f8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80038fa:	2b00      	cmp	r3, #0
 80038fc:	d1e3      	bne.n	80038c6 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	2220      	movs	r2, #32
 8003902:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	2200      	movs	r2, #0
 800390a:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	330c      	adds	r3, #12
 8003912:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003914:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003916:	e853 3f00 	ldrex	r3, [r3]
 800391a:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800391c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800391e:	f023 0310 	bic.w	r3, r3, #16
 8003922:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	330c      	adds	r3, #12
 800392c:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8003930:	65ba      	str	r2, [r7, #88]	@ 0x58
 8003932:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003934:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8003936:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8003938:	e841 2300 	strex	r3, r2, [r1]
 800393c:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800393e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003940:	2b00      	cmp	r3, #0
 8003942:	d1e3      	bne.n	800390c <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003948:	4618      	mov	r0, r3
 800394a:	f7fe fbb1 	bl	80020b0 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	2202      	movs	r2, #2
 8003952:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800395c:	b29b      	uxth	r3, r3
 800395e:	1ad3      	subs	r3, r2, r3
 8003960:	b29b      	uxth	r3, r3
 8003962:	4619      	mov	r1, r3
 8003964:	6878      	ldr	r0, [r7, #4]
 8003966:	f000 f8b7 	bl	8003ad8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800396a:	e09b      	b.n	8003aa4 <HAL_UART_IRQHandler+0x518>
 800396c:	08003cdd 	.word	0x08003cdd
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003978:	b29b      	uxth	r3, r3
 800397a:	1ad3      	subs	r3, r2, r3
 800397c:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003984:	b29b      	uxth	r3, r3
 8003986:	2b00      	cmp	r3, #0
 8003988:	f000 808e 	beq.w	8003aa8 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 800398c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8003990:	2b00      	cmp	r3, #0
 8003992:	f000 8089 	beq.w	8003aa8 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	330c      	adds	r3, #12
 800399c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800399e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80039a0:	e853 3f00 	ldrex	r3, [r3]
 80039a4:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80039a6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80039a8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80039ac:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	330c      	adds	r3, #12
 80039b6:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 80039ba:	647a      	str	r2, [r7, #68]	@ 0x44
 80039bc:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80039be:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80039c0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80039c2:	e841 2300 	strex	r3, r2, [r1]
 80039c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80039c8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80039ca:	2b00      	cmp	r3, #0
 80039cc:	d1e3      	bne.n	8003996 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	3314      	adds	r3, #20
 80039d4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80039d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039d8:	e853 3f00 	ldrex	r3, [r3]
 80039dc:	623b      	str	r3, [r7, #32]
   return(result);
 80039de:	6a3b      	ldr	r3, [r7, #32]
 80039e0:	f023 0301 	bic.w	r3, r3, #1
 80039e4:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	3314      	adds	r3, #20
 80039ee:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80039f2:	633a      	str	r2, [r7, #48]	@ 0x30
 80039f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80039f6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80039f8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80039fa:	e841 2300 	strex	r3, r2, [r1]
 80039fe:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8003a00:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003a02:	2b00      	cmp	r3, #0
 8003a04:	d1e3      	bne.n	80039ce <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	2220      	movs	r2, #32
 8003a0a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	2200      	movs	r2, #0
 8003a12:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	330c      	adds	r3, #12
 8003a1a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a1c:	693b      	ldr	r3, [r7, #16]
 8003a1e:	e853 3f00 	ldrex	r3, [r3]
 8003a22:	60fb      	str	r3, [r7, #12]
   return(result);
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	f023 0310 	bic.w	r3, r3, #16
 8003a2a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	330c      	adds	r3, #12
 8003a34:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8003a38:	61fa      	str	r2, [r7, #28]
 8003a3a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a3c:	69b9      	ldr	r1, [r7, #24]
 8003a3e:	69fa      	ldr	r2, [r7, #28]
 8003a40:	e841 2300 	strex	r3, r2, [r1]
 8003a44:	617b      	str	r3, [r7, #20]
   return(result);
 8003a46:	697b      	ldr	r3, [r7, #20]
 8003a48:	2b00      	cmp	r3, #0
 8003a4a:	d1e3      	bne.n	8003a14 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	2202      	movs	r2, #2
 8003a50:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003a52:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8003a56:	4619      	mov	r1, r3
 8003a58:	6878      	ldr	r0, [r7, #4]
 8003a5a:	f000 f83d 	bl	8003ad8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8003a5e:	e023      	b.n	8003aa8 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8003a60:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003a64:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003a68:	2b00      	cmp	r3, #0
 8003a6a:	d009      	beq.n	8003a80 <HAL_UART_IRQHandler+0x4f4>
 8003a6c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003a70:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	d003      	beq.n	8003a80 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8003a78:	6878      	ldr	r0, [r7, #4]
 8003a7a:	f000 f943 	bl	8003d04 <UART_Transmit_IT>
    return;
 8003a7e:	e014      	b.n	8003aaa <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8003a80:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003a84:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003a88:	2b00      	cmp	r3, #0
 8003a8a:	d00e      	beq.n	8003aaa <HAL_UART_IRQHandler+0x51e>
 8003a8c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003a90:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003a94:	2b00      	cmp	r3, #0
 8003a96:	d008      	beq.n	8003aaa <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8003a98:	6878      	ldr	r0, [r7, #4]
 8003a9a:	f000 f983 	bl	8003da4 <UART_EndTransmit_IT>
    return;
 8003a9e:	e004      	b.n	8003aaa <HAL_UART_IRQHandler+0x51e>
    return;
 8003aa0:	bf00      	nop
 8003aa2:	e002      	b.n	8003aaa <HAL_UART_IRQHandler+0x51e>
      return;
 8003aa4:	bf00      	nop
 8003aa6:	e000      	b.n	8003aaa <HAL_UART_IRQHandler+0x51e>
      return;
 8003aa8:	bf00      	nop
  }
}
 8003aaa:	37e8      	adds	r7, #232	@ 0xe8
 8003aac:	46bd      	mov	sp, r7
 8003aae:	bd80      	pop	{r7, pc}

08003ab0 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003ab0:	b480      	push	{r7}
 8003ab2:	b083      	sub	sp, #12
 8003ab4:	af00      	add	r7, sp, #0
 8003ab6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8003ab8:	bf00      	nop
 8003aba:	370c      	adds	r7, #12
 8003abc:	46bd      	mov	sp, r7
 8003abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ac2:	4770      	bx	lr

08003ac4 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003ac4:	b480      	push	{r7}
 8003ac6:	b083      	sub	sp, #12
 8003ac8:	af00      	add	r7, sp, #0
 8003aca:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8003acc:	bf00      	nop
 8003ace:	370c      	adds	r7, #12
 8003ad0:	46bd      	mov	sp, r7
 8003ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ad6:	4770      	bx	lr

08003ad8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8003ad8:	b480      	push	{r7}
 8003ada:	b083      	sub	sp, #12
 8003adc:	af00      	add	r7, sp, #0
 8003ade:	6078      	str	r0, [r7, #4]
 8003ae0:	460b      	mov	r3, r1
 8003ae2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8003ae4:	bf00      	nop
 8003ae6:	370c      	adds	r7, #12
 8003ae8:	46bd      	mov	sp, r7
 8003aea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aee:	4770      	bx	lr

08003af0 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8003af0:	b580      	push	{r7, lr}
 8003af2:	b086      	sub	sp, #24
 8003af4:	af00      	add	r7, sp, #0
 8003af6:	60f8      	str	r0, [r7, #12]
 8003af8:	60b9      	str	r1, [r7, #8]
 8003afa:	603b      	str	r3, [r7, #0]
 8003afc:	4613      	mov	r3, r2
 8003afe:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003b00:	e03b      	b.n	8003b7a <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003b02:	6a3b      	ldr	r3, [r7, #32]
 8003b04:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b08:	d037      	beq.n	8003b7a <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003b0a:	f7fd fc79 	bl	8001400 <HAL_GetTick>
 8003b0e:	4602      	mov	r2, r0
 8003b10:	683b      	ldr	r3, [r7, #0]
 8003b12:	1ad3      	subs	r3, r2, r3
 8003b14:	6a3a      	ldr	r2, [r7, #32]
 8003b16:	429a      	cmp	r2, r3
 8003b18:	d302      	bcc.n	8003b20 <UART_WaitOnFlagUntilTimeout+0x30>
 8003b1a:	6a3b      	ldr	r3, [r7, #32]
 8003b1c:	2b00      	cmp	r3, #0
 8003b1e:	d101      	bne.n	8003b24 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003b20:	2303      	movs	r3, #3
 8003b22:	e03a      	b.n	8003b9a <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	68db      	ldr	r3, [r3, #12]
 8003b2a:	f003 0304 	and.w	r3, r3, #4
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	d023      	beq.n	8003b7a <UART_WaitOnFlagUntilTimeout+0x8a>
 8003b32:	68bb      	ldr	r3, [r7, #8]
 8003b34:	2b80      	cmp	r3, #128	@ 0x80
 8003b36:	d020      	beq.n	8003b7a <UART_WaitOnFlagUntilTimeout+0x8a>
 8003b38:	68bb      	ldr	r3, [r7, #8]
 8003b3a:	2b40      	cmp	r3, #64	@ 0x40
 8003b3c:	d01d      	beq.n	8003b7a <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003b3e:	68fb      	ldr	r3, [r7, #12]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	f003 0308 	and.w	r3, r3, #8
 8003b48:	2b08      	cmp	r3, #8
 8003b4a:	d116      	bne.n	8003b7a <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8003b4c:	2300      	movs	r3, #0
 8003b4e:	617b      	str	r3, [r7, #20]
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	617b      	str	r3, [r7, #20]
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	685b      	ldr	r3, [r3, #4]
 8003b5e:	617b      	str	r3, [r7, #20]
 8003b60:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003b62:	68f8      	ldr	r0, [r7, #12]
 8003b64:	f000 f857 	bl	8003c16 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	2208      	movs	r2, #8
 8003b6c:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003b6e:	68fb      	ldr	r3, [r7, #12]
 8003b70:	2200      	movs	r2, #0
 8003b72:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8003b76:	2301      	movs	r3, #1
 8003b78:	e00f      	b.n	8003b9a <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	681a      	ldr	r2, [r3, #0]
 8003b80:	68bb      	ldr	r3, [r7, #8]
 8003b82:	4013      	ands	r3, r2
 8003b84:	68ba      	ldr	r2, [r7, #8]
 8003b86:	429a      	cmp	r2, r3
 8003b88:	bf0c      	ite	eq
 8003b8a:	2301      	moveq	r3, #1
 8003b8c:	2300      	movne	r3, #0
 8003b8e:	b2db      	uxtb	r3, r3
 8003b90:	461a      	mov	r2, r3
 8003b92:	79fb      	ldrb	r3, [r7, #7]
 8003b94:	429a      	cmp	r2, r3
 8003b96:	d0b4      	beq.n	8003b02 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003b98:	2300      	movs	r3, #0
}
 8003b9a:	4618      	mov	r0, r3
 8003b9c:	3718      	adds	r7, #24
 8003b9e:	46bd      	mov	sp, r7
 8003ba0:	bd80      	pop	{r7, pc}

08003ba2 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003ba2:	b480      	push	{r7}
 8003ba4:	b085      	sub	sp, #20
 8003ba6:	af00      	add	r7, sp, #0
 8003ba8:	60f8      	str	r0, [r7, #12]
 8003baa:	60b9      	str	r1, [r7, #8]
 8003bac:	4613      	mov	r3, r2
 8003bae:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8003bb0:	68fb      	ldr	r3, [r7, #12]
 8003bb2:	68ba      	ldr	r2, [r7, #8]
 8003bb4:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8003bb6:	68fb      	ldr	r3, [r7, #12]
 8003bb8:	88fa      	ldrh	r2, [r7, #6]
 8003bba:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	88fa      	ldrh	r2, [r7, #6]
 8003bc0:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003bc2:	68fb      	ldr	r3, [r7, #12]
 8003bc4:	2200      	movs	r2, #0
 8003bc6:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	2222      	movs	r2, #34	@ 0x22
 8003bcc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	691b      	ldr	r3, [r3, #16]
 8003bd4:	2b00      	cmp	r3, #0
 8003bd6:	d007      	beq.n	8003be8 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	68da      	ldr	r2, [r3, #12]
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003be6:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	695a      	ldr	r2, [r3, #20]
 8003bee:	68fb      	ldr	r3, [r7, #12]
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	f042 0201 	orr.w	r2, r2, #1
 8003bf6:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8003bf8:	68fb      	ldr	r3, [r7, #12]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	68da      	ldr	r2, [r3, #12]
 8003bfe:	68fb      	ldr	r3, [r7, #12]
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	f042 0220 	orr.w	r2, r2, #32
 8003c06:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8003c08:	2300      	movs	r3, #0
}
 8003c0a:	4618      	mov	r0, r3
 8003c0c:	3714      	adds	r7, #20
 8003c0e:	46bd      	mov	sp, r7
 8003c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c14:	4770      	bx	lr

08003c16 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003c16:	b480      	push	{r7}
 8003c18:	b095      	sub	sp, #84	@ 0x54
 8003c1a:	af00      	add	r7, sp, #0
 8003c1c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	330c      	adds	r3, #12
 8003c24:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c26:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003c28:	e853 3f00 	ldrex	r3, [r3]
 8003c2c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003c2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c30:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003c34:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	330c      	adds	r3, #12
 8003c3c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003c3e:	643a      	str	r2, [r7, #64]	@ 0x40
 8003c40:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c42:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003c44:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003c46:	e841 2300 	strex	r3, r2, [r1]
 8003c4a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003c4c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	d1e5      	bne.n	8003c1e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	3314      	adds	r3, #20
 8003c58:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c5a:	6a3b      	ldr	r3, [r7, #32]
 8003c5c:	e853 3f00 	ldrex	r3, [r3]
 8003c60:	61fb      	str	r3, [r7, #28]
   return(result);
 8003c62:	69fb      	ldr	r3, [r7, #28]
 8003c64:	f023 0301 	bic.w	r3, r3, #1
 8003c68:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	3314      	adds	r3, #20
 8003c70:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003c72:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003c74:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c76:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003c78:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003c7a:	e841 2300 	strex	r3, r2, [r1]
 8003c7e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003c80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	d1e5      	bne.n	8003c52 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c8a:	2b01      	cmp	r3, #1
 8003c8c:	d119      	bne.n	8003cc2 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	330c      	adds	r3, #12
 8003c94:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c96:	68fb      	ldr	r3, [r7, #12]
 8003c98:	e853 3f00 	ldrex	r3, [r3]
 8003c9c:	60bb      	str	r3, [r7, #8]
   return(result);
 8003c9e:	68bb      	ldr	r3, [r7, #8]
 8003ca0:	f023 0310 	bic.w	r3, r3, #16
 8003ca4:	647b      	str	r3, [r7, #68]	@ 0x44
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	330c      	adds	r3, #12
 8003cac:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003cae:	61ba      	str	r2, [r7, #24]
 8003cb0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003cb2:	6979      	ldr	r1, [r7, #20]
 8003cb4:	69ba      	ldr	r2, [r7, #24]
 8003cb6:	e841 2300 	strex	r3, r2, [r1]
 8003cba:	613b      	str	r3, [r7, #16]
   return(result);
 8003cbc:	693b      	ldr	r3, [r7, #16]
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d1e5      	bne.n	8003c8e <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	2220      	movs	r2, #32
 8003cc6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	2200      	movs	r2, #0
 8003cce:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8003cd0:	bf00      	nop
 8003cd2:	3754      	adds	r7, #84	@ 0x54
 8003cd4:	46bd      	mov	sp, r7
 8003cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cda:	4770      	bx	lr

08003cdc <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003cdc:	b580      	push	{r7, lr}
 8003cde:	b084      	sub	sp, #16
 8003ce0:	af00      	add	r7, sp, #0
 8003ce2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ce8:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8003cea:	68fb      	ldr	r3, [r7, #12]
 8003cec:	2200      	movs	r2, #0
 8003cee:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8003cf0:	68fb      	ldr	r3, [r7, #12]
 8003cf2:	2200      	movs	r2, #0
 8003cf4:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003cf6:	68f8      	ldr	r0, [r7, #12]
 8003cf8:	f7ff fee4 	bl	8003ac4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003cfc:	bf00      	nop
 8003cfe:	3710      	adds	r7, #16
 8003d00:	46bd      	mov	sp, r7
 8003d02:	bd80      	pop	{r7, pc}

08003d04 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8003d04:	b480      	push	{r7}
 8003d06:	b085      	sub	sp, #20
 8003d08:	af00      	add	r7, sp, #0
 8003d0a:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003d12:	b2db      	uxtb	r3, r3
 8003d14:	2b21      	cmp	r3, #33	@ 0x21
 8003d16:	d13e      	bne.n	8003d96 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	689b      	ldr	r3, [r3, #8]
 8003d1c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003d20:	d114      	bne.n	8003d4c <UART_Transmit_IT+0x48>
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	691b      	ldr	r3, [r3, #16]
 8003d26:	2b00      	cmp	r3, #0
 8003d28:	d110      	bne.n	8003d4c <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	6a1b      	ldr	r3, [r3, #32]
 8003d2e:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	881b      	ldrh	r3, [r3, #0]
 8003d34:	461a      	mov	r2, r3
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003d3e:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	6a1b      	ldr	r3, [r3, #32]
 8003d44:	1c9a      	adds	r2, r3, #2
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	621a      	str	r2, [r3, #32]
 8003d4a:	e008      	b.n	8003d5e <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	6a1b      	ldr	r3, [r3, #32]
 8003d50:	1c59      	adds	r1, r3, #1
 8003d52:	687a      	ldr	r2, [r7, #4]
 8003d54:	6211      	str	r1, [r2, #32]
 8003d56:	781a      	ldrb	r2, [r3, #0]
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003d62:	b29b      	uxth	r3, r3
 8003d64:	3b01      	subs	r3, #1
 8003d66:	b29b      	uxth	r3, r3
 8003d68:	687a      	ldr	r2, [r7, #4]
 8003d6a:	4619      	mov	r1, r3
 8003d6c:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8003d6e:	2b00      	cmp	r3, #0
 8003d70:	d10f      	bne.n	8003d92 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	68da      	ldr	r2, [r3, #12]
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003d80:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	68da      	ldr	r2, [r3, #12]
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003d90:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8003d92:	2300      	movs	r3, #0
 8003d94:	e000      	b.n	8003d98 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8003d96:	2302      	movs	r3, #2
  }
}
 8003d98:	4618      	mov	r0, r3
 8003d9a:	3714      	adds	r7, #20
 8003d9c:	46bd      	mov	sp, r7
 8003d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003da2:	4770      	bx	lr

08003da4 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8003da4:	b580      	push	{r7, lr}
 8003da6:	b082      	sub	sp, #8
 8003da8:	af00      	add	r7, sp, #0
 8003daa:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	68da      	ldr	r2, [r3, #12]
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003dba:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	2220      	movs	r2, #32
 8003dc0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8003dc4:	6878      	ldr	r0, [r7, #4]
 8003dc6:	f7ff fe73 	bl	8003ab0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8003dca:	2300      	movs	r3, #0
}
 8003dcc:	4618      	mov	r0, r3
 8003dce:	3708      	adds	r7, #8
 8003dd0:	46bd      	mov	sp, r7
 8003dd2:	bd80      	pop	{r7, pc}

08003dd4 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8003dd4:	b580      	push	{r7, lr}
 8003dd6:	b08c      	sub	sp, #48	@ 0x30
 8003dd8:	af00      	add	r7, sp, #0
 8003dda:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003de2:	b2db      	uxtb	r3, r3
 8003de4:	2b22      	cmp	r3, #34	@ 0x22
 8003de6:	f040 80ae 	bne.w	8003f46 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	689b      	ldr	r3, [r3, #8]
 8003dee:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003df2:	d117      	bne.n	8003e24 <UART_Receive_IT+0x50>
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	691b      	ldr	r3, [r3, #16]
 8003df8:	2b00      	cmp	r3, #0
 8003dfa:	d113      	bne.n	8003e24 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8003dfc:	2300      	movs	r3, #0
 8003dfe:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e04:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	685b      	ldr	r3, [r3, #4]
 8003e0c:	b29b      	uxth	r3, r3
 8003e0e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003e12:	b29a      	uxth	r2, r3
 8003e14:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003e16:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e1c:	1c9a      	adds	r2, r3, #2
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	629a      	str	r2, [r3, #40]	@ 0x28
 8003e22:	e026      	b.n	8003e72 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e28:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8003e2a:	2300      	movs	r3, #0
 8003e2c:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	689b      	ldr	r3, [r3, #8]
 8003e32:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003e36:	d007      	beq.n	8003e48 <UART_Receive_IT+0x74>
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	689b      	ldr	r3, [r3, #8]
 8003e3c:	2b00      	cmp	r3, #0
 8003e3e:	d10a      	bne.n	8003e56 <UART_Receive_IT+0x82>
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	691b      	ldr	r3, [r3, #16]
 8003e44:	2b00      	cmp	r3, #0
 8003e46:	d106      	bne.n	8003e56 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	685b      	ldr	r3, [r3, #4]
 8003e4e:	b2da      	uxtb	r2, r3
 8003e50:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003e52:	701a      	strb	r2, [r3, #0]
 8003e54:	e008      	b.n	8003e68 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	685b      	ldr	r3, [r3, #4]
 8003e5c:	b2db      	uxtb	r3, r3
 8003e5e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003e62:	b2da      	uxtb	r2, r3
 8003e64:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003e66:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e6c:	1c5a      	adds	r2, r3, #1
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003e76:	b29b      	uxth	r3, r3
 8003e78:	3b01      	subs	r3, #1
 8003e7a:	b29b      	uxth	r3, r3
 8003e7c:	687a      	ldr	r2, [r7, #4]
 8003e7e:	4619      	mov	r1, r3
 8003e80:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8003e82:	2b00      	cmp	r3, #0
 8003e84:	d15d      	bne.n	8003f42 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	68da      	ldr	r2, [r3, #12]
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	f022 0220 	bic.w	r2, r2, #32
 8003e94:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	68da      	ldr	r2, [r3, #12]
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003ea4:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	695a      	ldr	r2, [r3, #20]
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	f022 0201 	bic.w	r2, r2, #1
 8003eb4:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	2220      	movs	r2, #32
 8003eba:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	2200      	movs	r2, #0
 8003ec2:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ec8:	2b01      	cmp	r3, #1
 8003eca:	d135      	bne.n	8003f38 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	2200      	movs	r2, #0
 8003ed0:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	330c      	adds	r3, #12
 8003ed8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003eda:	697b      	ldr	r3, [r7, #20]
 8003edc:	e853 3f00 	ldrex	r3, [r3]
 8003ee0:	613b      	str	r3, [r7, #16]
   return(result);
 8003ee2:	693b      	ldr	r3, [r7, #16]
 8003ee4:	f023 0310 	bic.w	r3, r3, #16
 8003ee8:	627b      	str	r3, [r7, #36]	@ 0x24
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	330c      	adds	r3, #12
 8003ef0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003ef2:	623a      	str	r2, [r7, #32]
 8003ef4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ef6:	69f9      	ldr	r1, [r7, #28]
 8003ef8:	6a3a      	ldr	r2, [r7, #32]
 8003efa:	e841 2300 	strex	r3, r2, [r1]
 8003efe:	61bb      	str	r3, [r7, #24]
   return(result);
 8003f00:	69bb      	ldr	r3, [r7, #24]
 8003f02:	2b00      	cmp	r3, #0
 8003f04:	d1e5      	bne.n	8003ed2 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	f003 0310 	and.w	r3, r3, #16
 8003f10:	2b10      	cmp	r3, #16
 8003f12:	d10a      	bne.n	8003f2a <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003f14:	2300      	movs	r3, #0
 8003f16:	60fb      	str	r3, [r7, #12]
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	60fb      	str	r3, [r7, #12]
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	685b      	ldr	r3, [r3, #4]
 8003f26:	60fb      	str	r3, [r7, #12]
 8003f28:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8003f2e:	4619      	mov	r1, r3
 8003f30:	6878      	ldr	r0, [r7, #4]
 8003f32:	f7ff fdd1 	bl	8003ad8 <HAL_UARTEx_RxEventCallback>
 8003f36:	e002      	b.n	8003f3e <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8003f38:	6878      	ldr	r0, [r7, #4]
 8003f3a:	f7fc feff 	bl	8000d3c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8003f3e:	2300      	movs	r3, #0
 8003f40:	e002      	b.n	8003f48 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8003f42:	2300      	movs	r3, #0
 8003f44:	e000      	b.n	8003f48 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8003f46:	2302      	movs	r3, #2
  }
}
 8003f48:	4618      	mov	r0, r3
 8003f4a:	3730      	adds	r7, #48	@ 0x30
 8003f4c:	46bd      	mov	sp, r7
 8003f4e:	bd80      	pop	{r7, pc}

08003f50 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003f50:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003f54:	b0c0      	sub	sp, #256	@ 0x100
 8003f56:	af00      	add	r7, sp, #0
 8003f58:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003f5c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	691b      	ldr	r3, [r3, #16]
 8003f64:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8003f68:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003f6c:	68d9      	ldr	r1, [r3, #12]
 8003f6e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003f72:	681a      	ldr	r2, [r3, #0]
 8003f74:	ea40 0301 	orr.w	r3, r0, r1
 8003f78:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003f7a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003f7e:	689a      	ldr	r2, [r3, #8]
 8003f80:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003f84:	691b      	ldr	r3, [r3, #16]
 8003f86:	431a      	orrs	r2, r3
 8003f88:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003f8c:	695b      	ldr	r3, [r3, #20]
 8003f8e:	431a      	orrs	r2, r3
 8003f90:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003f94:	69db      	ldr	r3, [r3, #28]
 8003f96:	4313      	orrs	r3, r2
 8003f98:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8003f9c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	68db      	ldr	r3, [r3, #12]
 8003fa4:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8003fa8:	f021 010c 	bic.w	r1, r1, #12
 8003fac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003fb0:	681a      	ldr	r2, [r3, #0]
 8003fb2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8003fb6:	430b      	orrs	r3, r1
 8003fb8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003fba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	695b      	ldr	r3, [r3, #20]
 8003fc2:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8003fc6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003fca:	6999      	ldr	r1, [r3, #24]
 8003fcc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003fd0:	681a      	ldr	r2, [r3, #0]
 8003fd2:	ea40 0301 	orr.w	r3, r0, r1
 8003fd6:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003fd8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003fdc:	681a      	ldr	r2, [r3, #0]
 8003fde:	4b8f      	ldr	r3, [pc, #572]	@ (800421c <UART_SetConfig+0x2cc>)
 8003fe0:	429a      	cmp	r2, r3
 8003fe2:	d005      	beq.n	8003ff0 <UART_SetConfig+0xa0>
 8003fe4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003fe8:	681a      	ldr	r2, [r3, #0]
 8003fea:	4b8d      	ldr	r3, [pc, #564]	@ (8004220 <UART_SetConfig+0x2d0>)
 8003fec:	429a      	cmp	r2, r3
 8003fee:	d104      	bne.n	8003ffa <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003ff0:	f7ff f9b8 	bl	8003364 <HAL_RCC_GetPCLK2Freq>
 8003ff4:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8003ff8:	e003      	b.n	8004002 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8003ffa:	f7ff f99f 	bl	800333c <HAL_RCC_GetPCLK1Freq>
 8003ffe:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004002:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004006:	69db      	ldr	r3, [r3, #28]
 8004008:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800400c:	f040 810c 	bne.w	8004228 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004010:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004014:	2200      	movs	r2, #0
 8004016:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800401a:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800401e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8004022:	4622      	mov	r2, r4
 8004024:	462b      	mov	r3, r5
 8004026:	1891      	adds	r1, r2, r2
 8004028:	65b9      	str	r1, [r7, #88]	@ 0x58
 800402a:	415b      	adcs	r3, r3
 800402c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800402e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8004032:	4621      	mov	r1, r4
 8004034:	eb12 0801 	adds.w	r8, r2, r1
 8004038:	4629      	mov	r1, r5
 800403a:	eb43 0901 	adc.w	r9, r3, r1
 800403e:	f04f 0200 	mov.w	r2, #0
 8004042:	f04f 0300 	mov.w	r3, #0
 8004046:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800404a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800404e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004052:	4690      	mov	r8, r2
 8004054:	4699      	mov	r9, r3
 8004056:	4623      	mov	r3, r4
 8004058:	eb18 0303 	adds.w	r3, r8, r3
 800405c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8004060:	462b      	mov	r3, r5
 8004062:	eb49 0303 	adc.w	r3, r9, r3
 8004066:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800406a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800406e:	685b      	ldr	r3, [r3, #4]
 8004070:	2200      	movs	r2, #0
 8004072:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8004076:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800407a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800407e:	460b      	mov	r3, r1
 8004080:	18db      	adds	r3, r3, r3
 8004082:	653b      	str	r3, [r7, #80]	@ 0x50
 8004084:	4613      	mov	r3, r2
 8004086:	eb42 0303 	adc.w	r3, r2, r3
 800408a:	657b      	str	r3, [r7, #84]	@ 0x54
 800408c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8004090:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8004094:	f7fc f8fc 	bl	8000290 <__aeabi_uldivmod>
 8004098:	4602      	mov	r2, r0
 800409a:	460b      	mov	r3, r1
 800409c:	4b61      	ldr	r3, [pc, #388]	@ (8004224 <UART_SetConfig+0x2d4>)
 800409e:	fba3 2302 	umull	r2, r3, r3, r2
 80040a2:	095b      	lsrs	r3, r3, #5
 80040a4:	011c      	lsls	r4, r3, #4
 80040a6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80040aa:	2200      	movs	r2, #0
 80040ac:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80040b0:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80040b4:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80040b8:	4642      	mov	r2, r8
 80040ba:	464b      	mov	r3, r9
 80040bc:	1891      	adds	r1, r2, r2
 80040be:	64b9      	str	r1, [r7, #72]	@ 0x48
 80040c0:	415b      	adcs	r3, r3
 80040c2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80040c4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80040c8:	4641      	mov	r1, r8
 80040ca:	eb12 0a01 	adds.w	sl, r2, r1
 80040ce:	4649      	mov	r1, r9
 80040d0:	eb43 0b01 	adc.w	fp, r3, r1
 80040d4:	f04f 0200 	mov.w	r2, #0
 80040d8:	f04f 0300 	mov.w	r3, #0
 80040dc:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80040e0:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80040e4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80040e8:	4692      	mov	sl, r2
 80040ea:	469b      	mov	fp, r3
 80040ec:	4643      	mov	r3, r8
 80040ee:	eb1a 0303 	adds.w	r3, sl, r3
 80040f2:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80040f6:	464b      	mov	r3, r9
 80040f8:	eb4b 0303 	adc.w	r3, fp, r3
 80040fc:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8004100:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004104:	685b      	ldr	r3, [r3, #4]
 8004106:	2200      	movs	r2, #0
 8004108:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800410c:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8004110:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8004114:	460b      	mov	r3, r1
 8004116:	18db      	adds	r3, r3, r3
 8004118:	643b      	str	r3, [r7, #64]	@ 0x40
 800411a:	4613      	mov	r3, r2
 800411c:	eb42 0303 	adc.w	r3, r2, r3
 8004120:	647b      	str	r3, [r7, #68]	@ 0x44
 8004122:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8004126:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800412a:	f7fc f8b1 	bl	8000290 <__aeabi_uldivmod>
 800412e:	4602      	mov	r2, r0
 8004130:	460b      	mov	r3, r1
 8004132:	4611      	mov	r1, r2
 8004134:	4b3b      	ldr	r3, [pc, #236]	@ (8004224 <UART_SetConfig+0x2d4>)
 8004136:	fba3 2301 	umull	r2, r3, r3, r1
 800413a:	095b      	lsrs	r3, r3, #5
 800413c:	2264      	movs	r2, #100	@ 0x64
 800413e:	fb02 f303 	mul.w	r3, r2, r3
 8004142:	1acb      	subs	r3, r1, r3
 8004144:	00db      	lsls	r3, r3, #3
 8004146:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800414a:	4b36      	ldr	r3, [pc, #216]	@ (8004224 <UART_SetConfig+0x2d4>)
 800414c:	fba3 2302 	umull	r2, r3, r3, r2
 8004150:	095b      	lsrs	r3, r3, #5
 8004152:	005b      	lsls	r3, r3, #1
 8004154:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8004158:	441c      	add	r4, r3
 800415a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800415e:	2200      	movs	r2, #0
 8004160:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004164:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8004168:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 800416c:	4642      	mov	r2, r8
 800416e:	464b      	mov	r3, r9
 8004170:	1891      	adds	r1, r2, r2
 8004172:	63b9      	str	r1, [r7, #56]	@ 0x38
 8004174:	415b      	adcs	r3, r3
 8004176:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004178:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800417c:	4641      	mov	r1, r8
 800417e:	1851      	adds	r1, r2, r1
 8004180:	6339      	str	r1, [r7, #48]	@ 0x30
 8004182:	4649      	mov	r1, r9
 8004184:	414b      	adcs	r3, r1
 8004186:	637b      	str	r3, [r7, #52]	@ 0x34
 8004188:	f04f 0200 	mov.w	r2, #0
 800418c:	f04f 0300 	mov.w	r3, #0
 8004190:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8004194:	4659      	mov	r1, fp
 8004196:	00cb      	lsls	r3, r1, #3
 8004198:	4651      	mov	r1, sl
 800419a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800419e:	4651      	mov	r1, sl
 80041a0:	00ca      	lsls	r2, r1, #3
 80041a2:	4610      	mov	r0, r2
 80041a4:	4619      	mov	r1, r3
 80041a6:	4603      	mov	r3, r0
 80041a8:	4642      	mov	r2, r8
 80041aa:	189b      	adds	r3, r3, r2
 80041ac:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80041b0:	464b      	mov	r3, r9
 80041b2:	460a      	mov	r2, r1
 80041b4:	eb42 0303 	adc.w	r3, r2, r3
 80041b8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80041bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80041c0:	685b      	ldr	r3, [r3, #4]
 80041c2:	2200      	movs	r2, #0
 80041c4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80041c8:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80041cc:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80041d0:	460b      	mov	r3, r1
 80041d2:	18db      	adds	r3, r3, r3
 80041d4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80041d6:	4613      	mov	r3, r2
 80041d8:	eb42 0303 	adc.w	r3, r2, r3
 80041dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80041de:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80041e2:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80041e6:	f7fc f853 	bl	8000290 <__aeabi_uldivmod>
 80041ea:	4602      	mov	r2, r0
 80041ec:	460b      	mov	r3, r1
 80041ee:	4b0d      	ldr	r3, [pc, #52]	@ (8004224 <UART_SetConfig+0x2d4>)
 80041f0:	fba3 1302 	umull	r1, r3, r3, r2
 80041f4:	095b      	lsrs	r3, r3, #5
 80041f6:	2164      	movs	r1, #100	@ 0x64
 80041f8:	fb01 f303 	mul.w	r3, r1, r3
 80041fc:	1ad3      	subs	r3, r2, r3
 80041fe:	00db      	lsls	r3, r3, #3
 8004200:	3332      	adds	r3, #50	@ 0x32
 8004202:	4a08      	ldr	r2, [pc, #32]	@ (8004224 <UART_SetConfig+0x2d4>)
 8004204:	fba2 2303 	umull	r2, r3, r2, r3
 8004208:	095b      	lsrs	r3, r3, #5
 800420a:	f003 0207 	and.w	r2, r3, #7
 800420e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	4422      	add	r2, r4
 8004216:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8004218:	e106      	b.n	8004428 <UART_SetConfig+0x4d8>
 800421a:	bf00      	nop
 800421c:	40011000 	.word	0x40011000
 8004220:	40011400 	.word	0x40011400
 8004224:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004228:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800422c:	2200      	movs	r2, #0
 800422e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8004232:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8004236:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800423a:	4642      	mov	r2, r8
 800423c:	464b      	mov	r3, r9
 800423e:	1891      	adds	r1, r2, r2
 8004240:	6239      	str	r1, [r7, #32]
 8004242:	415b      	adcs	r3, r3
 8004244:	627b      	str	r3, [r7, #36]	@ 0x24
 8004246:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800424a:	4641      	mov	r1, r8
 800424c:	1854      	adds	r4, r2, r1
 800424e:	4649      	mov	r1, r9
 8004250:	eb43 0501 	adc.w	r5, r3, r1
 8004254:	f04f 0200 	mov.w	r2, #0
 8004258:	f04f 0300 	mov.w	r3, #0
 800425c:	00eb      	lsls	r3, r5, #3
 800425e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004262:	00e2      	lsls	r2, r4, #3
 8004264:	4614      	mov	r4, r2
 8004266:	461d      	mov	r5, r3
 8004268:	4643      	mov	r3, r8
 800426a:	18e3      	adds	r3, r4, r3
 800426c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004270:	464b      	mov	r3, r9
 8004272:	eb45 0303 	adc.w	r3, r5, r3
 8004276:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800427a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800427e:	685b      	ldr	r3, [r3, #4]
 8004280:	2200      	movs	r2, #0
 8004282:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8004286:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800428a:	f04f 0200 	mov.w	r2, #0
 800428e:	f04f 0300 	mov.w	r3, #0
 8004292:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8004296:	4629      	mov	r1, r5
 8004298:	008b      	lsls	r3, r1, #2
 800429a:	4621      	mov	r1, r4
 800429c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80042a0:	4621      	mov	r1, r4
 80042a2:	008a      	lsls	r2, r1, #2
 80042a4:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80042a8:	f7fb fff2 	bl	8000290 <__aeabi_uldivmod>
 80042ac:	4602      	mov	r2, r0
 80042ae:	460b      	mov	r3, r1
 80042b0:	4b60      	ldr	r3, [pc, #384]	@ (8004434 <UART_SetConfig+0x4e4>)
 80042b2:	fba3 2302 	umull	r2, r3, r3, r2
 80042b6:	095b      	lsrs	r3, r3, #5
 80042b8:	011c      	lsls	r4, r3, #4
 80042ba:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80042be:	2200      	movs	r2, #0
 80042c0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80042c4:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80042c8:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80042cc:	4642      	mov	r2, r8
 80042ce:	464b      	mov	r3, r9
 80042d0:	1891      	adds	r1, r2, r2
 80042d2:	61b9      	str	r1, [r7, #24]
 80042d4:	415b      	adcs	r3, r3
 80042d6:	61fb      	str	r3, [r7, #28]
 80042d8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80042dc:	4641      	mov	r1, r8
 80042de:	1851      	adds	r1, r2, r1
 80042e0:	6139      	str	r1, [r7, #16]
 80042e2:	4649      	mov	r1, r9
 80042e4:	414b      	adcs	r3, r1
 80042e6:	617b      	str	r3, [r7, #20]
 80042e8:	f04f 0200 	mov.w	r2, #0
 80042ec:	f04f 0300 	mov.w	r3, #0
 80042f0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80042f4:	4659      	mov	r1, fp
 80042f6:	00cb      	lsls	r3, r1, #3
 80042f8:	4651      	mov	r1, sl
 80042fa:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80042fe:	4651      	mov	r1, sl
 8004300:	00ca      	lsls	r2, r1, #3
 8004302:	4610      	mov	r0, r2
 8004304:	4619      	mov	r1, r3
 8004306:	4603      	mov	r3, r0
 8004308:	4642      	mov	r2, r8
 800430a:	189b      	adds	r3, r3, r2
 800430c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004310:	464b      	mov	r3, r9
 8004312:	460a      	mov	r2, r1
 8004314:	eb42 0303 	adc.w	r3, r2, r3
 8004318:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800431c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004320:	685b      	ldr	r3, [r3, #4]
 8004322:	2200      	movs	r2, #0
 8004324:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004326:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8004328:	f04f 0200 	mov.w	r2, #0
 800432c:	f04f 0300 	mov.w	r3, #0
 8004330:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8004334:	4649      	mov	r1, r9
 8004336:	008b      	lsls	r3, r1, #2
 8004338:	4641      	mov	r1, r8
 800433a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800433e:	4641      	mov	r1, r8
 8004340:	008a      	lsls	r2, r1, #2
 8004342:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8004346:	f7fb ffa3 	bl	8000290 <__aeabi_uldivmod>
 800434a:	4602      	mov	r2, r0
 800434c:	460b      	mov	r3, r1
 800434e:	4611      	mov	r1, r2
 8004350:	4b38      	ldr	r3, [pc, #224]	@ (8004434 <UART_SetConfig+0x4e4>)
 8004352:	fba3 2301 	umull	r2, r3, r3, r1
 8004356:	095b      	lsrs	r3, r3, #5
 8004358:	2264      	movs	r2, #100	@ 0x64
 800435a:	fb02 f303 	mul.w	r3, r2, r3
 800435e:	1acb      	subs	r3, r1, r3
 8004360:	011b      	lsls	r3, r3, #4
 8004362:	3332      	adds	r3, #50	@ 0x32
 8004364:	4a33      	ldr	r2, [pc, #204]	@ (8004434 <UART_SetConfig+0x4e4>)
 8004366:	fba2 2303 	umull	r2, r3, r2, r3
 800436a:	095b      	lsrs	r3, r3, #5
 800436c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004370:	441c      	add	r4, r3
 8004372:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004376:	2200      	movs	r2, #0
 8004378:	673b      	str	r3, [r7, #112]	@ 0x70
 800437a:	677a      	str	r2, [r7, #116]	@ 0x74
 800437c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8004380:	4642      	mov	r2, r8
 8004382:	464b      	mov	r3, r9
 8004384:	1891      	adds	r1, r2, r2
 8004386:	60b9      	str	r1, [r7, #8]
 8004388:	415b      	adcs	r3, r3
 800438a:	60fb      	str	r3, [r7, #12]
 800438c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004390:	4641      	mov	r1, r8
 8004392:	1851      	adds	r1, r2, r1
 8004394:	6039      	str	r1, [r7, #0]
 8004396:	4649      	mov	r1, r9
 8004398:	414b      	adcs	r3, r1
 800439a:	607b      	str	r3, [r7, #4]
 800439c:	f04f 0200 	mov.w	r2, #0
 80043a0:	f04f 0300 	mov.w	r3, #0
 80043a4:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80043a8:	4659      	mov	r1, fp
 80043aa:	00cb      	lsls	r3, r1, #3
 80043ac:	4651      	mov	r1, sl
 80043ae:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80043b2:	4651      	mov	r1, sl
 80043b4:	00ca      	lsls	r2, r1, #3
 80043b6:	4610      	mov	r0, r2
 80043b8:	4619      	mov	r1, r3
 80043ba:	4603      	mov	r3, r0
 80043bc:	4642      	mov	r2, r8
 80043be:	189b      	adds	r3, r3, r2
 80043c0:	66bb      	str	r3, [r7, #104]	@ 0x68
 80043c2:	464b      	mov	r3, r9
 80043c4:	460a      	mov	r2, r1
 80043c6:	eb42 0303 	adc.w	r3, r2, r3
 80043ca:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80043cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80043d0:	685b      	ldr	r3, [r3, #4]
 80043d2:	2200      	movs	r2, #0
 80043d4:	663b      	str	r3, [r7, #96]	@ 0x60
 80043d6:	667a      	str	r2, [r7, #100]	@ 0x64
 80043d8:	f04f 0200 	mov.w	r2, #0
 80043dc:	f04f 0300 	mov.w	r3, #0
 80043e0:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80043e4:	4649      	mov	r1, r9
 80043e6:	008b      	lsls	r3, r1, #2
 80043e8:	4641      	mov	r1, r8
 80043ea:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80043ee:	4641      	mov	r1, r8
 80043f0:	008a      	lsls	r2, r1, #2
 80043f2:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80043f6:	f7fb ff4b 	bl	8000290 <__aeabi_uldivmod>
 80043fa:	4602      	mov	r2, r0
 80043fc:	460b      	mov	r3, r1
 80043fe:	4b0d      	ldr	r3, [pc, #52]	@ (8004434 <UART_SetConfig+0x4e4>)
 8004400:	fba3 1302 	umull	r1, r3, r3, r2
 8004404:	095b      	lsrs	r3, r3, #5
 8004406:	2164      	movs	r1, #100	@ 0x64
 8004408:	fb01 f303 	mul.w	r3, r1, r3
 800440c:	1ad3      	subs	r3, r2, r3
 800440e:	011b      	lsls	r3, r3, #4
 8004410:	3332      	adds	r3, #50	@ 0x32
 8004412:	4a08      	ldr	r2, [pc, #32]	@ (8004434 <UART_SetConfig+0x4e4>)
 8004414:	fba2 2303 	umull	r2, r3, r2, r3
 8004418:	095b      	lsrs	r3, r3, #5
 800441a:	f003 020f 	and.w	r2, r3, #15
 800441e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	4422      	add	r2, r4
 8004426:	609a      	str	r2, [r3, #8]
}
 8004428:	bf00      	nop
 800442a:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800442e:	46bd      	mov	sp, r7
 8004430:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004434:	51eb851f 	.word	0x51eb851f

08004438 <std>:
 8004438:	2300      	movs	r3, #0
 800443a:	b510      	push	{r4, lr}
 800443c:	4604      	mov	r4, r0
 800443e:	e9c0 3300 	strd	r3, r3, [r0]
 8004442:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004446:	6083      	str	r3, [r0, #8]
 8004448:	8181      	strh	r1, [r0, #12]
 800444a:	6643      	str	r3, [r0, #100]	@ 0x64
 800444c:	81c2      	strh	r2, [r0, #14]
 800444e:	6183      	str	r3, [r0, #24]
 8004450:	4619      	mov	r1, r3
 8004452:	2208      	movs	r2, #8
 8004454:	305c      	adds	r0, #92	@ 0x5c
 8004456:	f000 fa19 	bl	800488c <memset>
 800445a:	4b0d      	ldr	r3, [pc, #52]	@ (8004490 <std+0x58>)
 800445c:	6263      	str	r3, [r4, #36]	@ 0x24
 800445e:	4b0d      	ldr	r3, [pc, #52]	@ (8004494 <std+0x5c>)
 8004460:	62a3      	str	r3, [r4, #40]	@ 0x28
 8004462:	4b0d      	ldr	r3, [pc, #52]	@ (8004498 <std+0x60>)
 8004464:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8004466:	4b0d      	ldr	r3, [pc, #52]	@ (800449c <std+0x64>)
 8004468:	6323      	str	r3, [r4, #48]	@ 0x30
 800446a:	4b0d      	ldr	r3, [pc, #52]	@ (80044a0 <std+0x68>)
 800446c:	6224      	str	r4, [r4, #32]
 800446e:	429c      	cmp	r4, r3
 8004470:	d006      	beq.n	8004480 <std+0x48>
 8004472:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8004476:	4294      	cmp	r4, r2
 8004478:	d002      	beq.n	8004480 <std+0x48>
 800447a:	33d0      	adds	r3, #208	@ 0xd0
 800447c:	429c      	cmp	r4, r3
 800447e:	d105      	bne.n	800448c <std+0x54>
 8004480:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8004484:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004488:	f000 bad4 	b.w	8004a34 <__retarget_lock_init_recursive>
 800448c:	bd10      	pop	{r4, pc}
 800448e:	bf00      	nop
 8004490:	080046dd 	.word	0x080046dd
 8004494:	080046ff 	.word	0x080046ff
 8004498:	08004737 	.word	0x08004737
 800449c:	0800475b 	.word	0x0800475b
 80044a0:	20000244 	.word	0x20000244

080044a4 <stdio_exit_handler>:
 80044a4:	4a02      	ldr	r2, [pc, #8]	@ (80044b0 <stdio_exit_handler+0xc>)
 80044a6:	4903      	ldr	r1, [pc, #12]	@ (80044b4 <stdio_exit_handler+0x10>)
 80044a8:	4803      	ldr	r0, [pc, #12]	@ (80044b8 <stdio_exit_handler+0x14>)
 80044aa:	f000 b869 	b.w	8004580 <_fwalk_sglue>
 80044ae:	bf00      	nop
 80044b0:	20000010 	.word	0x20000010
 80044b4:	080055e1 	.word	0x080055e1
 80044b8:	20000020 	.word	0x20000020

080044bc <cleanup_stdio>:
 80044bc:	6841      	ldr	r1, [r0, #4]
 80044be:	4b0c      	ldr	r3, [pc, #48]	@ (80044f0 <cleanup_stdio+0x34>)
 80044c0:	4299      	cmp	r1, r3
 80044c2:	b510      	push	{r4, lr}
 80044c4:	4604      	mov	r4, r0
 80044c6:	d001      	beq.n	80044cc <cleanup_stdio+0x10>
 80044c8:	f001 f88a 	bl	80055e0 <_fflush_r>
 80044cc:	68a1      	ldr	r1, [r4, #8]
 80044ce:	4b09      	ldr	r3, [pc, #36]	@ (80044f4 <cleanup_stdio+0x38>)
 80044d0:	4299      	cmp	r1, r3
 80044d2:	d002      	beq.n	80044da <cleanup_stdio+0x1e>
 80044d4:	4620      	mov	r0, r4
 80044d6:	f001 f883 	bl	80055e0 <_fflush_r>
 80044da:	68e1      	ldr	r1, [r4, #12]
 80044dc:	4b06      	ldr	r3, [pc, #24]	@ (80044f8 <cleanup_stdio+0x3c>)
 80044de:	4299      	cmp	r1, r3
 80044e0:	d004      	beq.n	80044ec <cleanup_stdio+0x30>
 80044e2:	4620      	mov	r0, r4
 80044e4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80044e8:	f001 b87a 	b.w	80055e0 <_fflush_r>
 80044ec:	bd10      	pop	{r4, pc}
 80044ee:	bf00      	nop
 80044f0:	20000244 	.word	0x20000244
 80044f4:	200002ac 	.word	0x200002ac
 80044f8:	20000314 	.word	0x20000314

080044fc <global_stdio_init.part.0>:
 80044fc:	b510      	push	{r4, lr}
 80044fe:	4b0b      	ldr	r3, [pc, #44]	@ (800452c <global_stdio_init.part.0+0x30>)
 8004500:	4c0b      	ldr	r4, [pc, #44]	@ (8004530 <global_stdio_init.part.0+0x34>)
 8004502:	4a0c      	ldr	r2, [pc, #48]	@ (8004534 <global_stdio_init.part.0+0x38>)
 8004504:	601a      	str	r2, [r3, #0]
 8004506:	4620      	mov	r0, r4
 8004508:	2200      	movs	r2, #0
 800450a:	2104      	movs	r1, #4
 800450c:	f7ff ff94 	bl	8004438 <std>
 8004510:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8004514:	2201      	movs	r2, #1
 8004516:	2109      	movs	r1, #9
 8004518:	f7ff ff8e 	bl	8004438 <std>
 800451c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8004520:	2202      	movs	r2, #2
 8004522:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004526:	2112      	movs	r1, #18
 8004528:	f7ff bf86 	b.w	8004438 <std>
 800452c:	2000037c 	.word	0x2000037c
 8004530:	20000244 	.word	0x20000244
 8004534:	080044a5 	.word	0x080044a5

08004538 <__sfp_lock_acquire>:
 8004538:	4801      	ldr	r0, [pc, #4]	@ (8004540 <__sfp_lock_acquire+0x8>)
 800453a:	f000 ba7c 	b.w	8004a36 <__retarget_lock_acquire_recursive>
 800453e:	bf00      	nop
 8004540:	20000385 	.word	0x20000385

08004544 <__sfp_lock_release>:
 8004544:	4801      	ldr	r0, [pc, #4]	@ (800454c <__sfp_lock_release+0x8>)
 8004546:	f000 ba77 	b.w	8004a38 <__retarget_lock_release_recursive>
 800454a:	bf00      	nop
 800454c:	20000385 	.word	0x20000385

08004550 <__sinit>:
 8004550:	b510      	push	{r4, lr}
 8004552:	4604      	mov	r4, r0
 8004554:	f7ff fff0 	bl	8004538 <__sfp_lock_acquire>
 8004558:	6a23      	ldr	r3, [r4, #32]
 800455a:	b11b      	cbz	r3, 8004564 <__sinit+0x14>
 800455c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004560:	f7ff bff0 	b.w	8004544 <__sfp_lock_release>
 8004564:	4b04      	ldr	r3, [pc, #16]	@ (8004578 <__sinit+0x28>)
 8004566:	6223      	str	r3, [r4, #32]
 8004568:	4b04      	ldr	r3, [pc, #16]	@ (800457c <__sinit+0x2c>)
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	2b00      	cmp	r3, #0
 800456e:	d1f5      	bne.n	800455c <__sinit+0xc>
 8004570:	f7ff ffc4 	bl	80044fc <global_stdio_init.part.0>
 8004574:	e7f2      	b.n	800455c <__sinit+0xc>
 8004576:	bf00      	nop
 8004578:	080044bd 	.word	0x080044bd
 800457c:	2000037c 	.word	0x2000037c

08004580 <_fwalk_sglue>:
 8004580:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004584:	4607      	mov	r7, r0
 8004586:	4688      	mov	r8, r1
 8004588:	4614      	mov	r4, r2
 800458a:	2600      	movs	r6, #0
 800458c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004590:	f1b9 0901 	subs.w	r9, r9, #1
 8004594:	d505      	bpl.n	80045a2 <_fwalk_sglue+0x22>
 8004596:	6824      	ldr	r4, [r4, #0]
 8004598:	2c00      	cmp	r4, #0
 800459a:	d1f7      	bne.n	800458c <_fwalk_sglue+0xc>
 800459c:	4630      	mov	r0, r6
 800459e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80045a2:	89ab      	ldrh	r3, [r5, #12]
 80045a4:	2b01      	cmp	r3, #1
 80045a6:	d907      	bls.n	80045b8 <_fwalk_sglue+0x38>
 80045a8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80045ac:	3301      	adds	r3, #1
 80045ae:	d003      	beq.n	80045b8 <_fwalk_sglue+0x38>
 80045b0:	4629      	mov	r1, r5
 80045b2:	4638      	mov	r0, r7
 80045b4:	47c0      	blx	r8
 80045b6:	4306      	orrs	r6, r0
 80045b8:	3568      	adds	r5, #104	@ 0x68
 80045ba:	e7e9      	b.n	8004590 <_fwalk_sglue+0x10>

080045bc <iprintf>:
 80045bc:	b40f      	push	{r0, r1, r2, r3}
 80045be:	b507      	push	{r0, r1, r2, lr}
 80045c0:	4906      	ldr	r1, [pc, #24]	@ (80045dc <iprintf+0x20>)
 80045c2:	ab04      	add	r3, sp, #16
 80045c4:	6808      	ldr	r0, [r1, #0]
 80045c6:	f853 2b04 	ldr.w	r2, [r3], #4
 80045ca:	6881      	ldr	r1, [r0, #8]
 80045cc:	9301      	str	r3, [sp, #4]
 80045ce:	f000 fcdd 	bl	8004f8c <_vfiprintf_r>
 80045d2:	b003      	add	sp, #12
 80045d4:	f85d eb04 	ldr.w	lr, [sp], #4
 80045d8:	b004      	add	sp, #16
 80045da:	4770      	bx	lr
 80045dc:	2000001c 	.word	0x2000001c

080045e0 <_puts_r>:
 80045e0:	6a03      	ldr	r3, [r0, #32]
 80045e2:	b570      	push	{r4, r5, r6, lr}
 80045e4:	6884      	ldr	r4, [r0, #8]
 80045e6:	4605      	mov	r5, r0
 80045e8:	460e      	mov	r6, r1
 80045ea:	b90b      	cbnz	r3, 80045f0 <_puts_r+0x10>
 80045ec:	f7ff ffb0 	bl	8004550 <__sinit>
 80045f0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80045f2:	07db      	lsls	r3, r3, #31
 80045f4:	d405      	bmi.n	8004602 <_puts_r+0x22>
 80045f6:	89a3      	ldrh	r3, [r4, #12]
 80045f8:	0598      	lsls	r0, r3, #22
 80045fa:	d402      	bmi.n	8004602 <_puts_r+0x22>
 80045fc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80045fe:	f000 fa1a 	bl	8004a36 <__retarget_lock_acquire_recursive>
 8004602:	89a3      	ldrh	r3, [r4, #12]
 8004604:	0719      	lsls	r1, r3, #28
 8004606:	d502      	bpl.n	800460e <_puts_r+0x2e>
 8004608:	6923      	ldr	r3, [r4, #16]
 800460a:	2b00      	cmp	r3, #0
 800460c:	d135      	bne.n	800467a <_puts_r+0x9a>
 800460e:	4621      	mov	r1, r4
 8004610:	4628      	mov	r0, r5
 8004612:	f000 f8e5 	bl	80047e0 <__swsetup_r>
 8004616:	b380      	cbz	r0, 800467a <_puts_r+0x9a>
 8004618:	f04f 35ff 	mov.w	r5, #4294967295
 800461c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800461e:	07da      	lsls	r2, r3, #31
 8004620:	d405      	bmi.n	800462e <_puts_r+0x4e>
 8004622:	89a3      	ldrh	r3, [r4, #12]
 8004624:	059b      	lsls	r3, r3, #22
 8004626:	d402      	bmi.n	800462e <_puts_r+0x4e>
 8004628:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800462a:	f000 fa05 	bl	8004a38 <__retarget_lock_release_recursive>
 800462e:	4628      	mov	r0, r5
 8004630:	bd70      	pop	{r4, r5, r6, pc}
 8004632:	2b00      	cmp	r3, #0
 8004634:	da04      	bge.n	8004640 <_puts_r+0x60>
 8004636:	69a2      	ldr	r2, [r4, #24]
 8004638:	429a      	cmp	r2, r3
 800463a:	dc17      	bgt.n	800466c <_puts_r+0x8c>
 800463c:	290a      	cmp	r1, #10
 800463e:	d015      	beq.n	800466c <_puts_r+0x8c>
 8004640:	6823      	ldr	r3, [r4, #0]
 8004642:	1c5a      	adds	r2, r3, #1
 8004644:	6022      	str	r2, [r4, #0]
 8004646:	7019      	strb	r1, [r3, #0]
 8004648:	68a3      	ldr	r3, [r4, #8]
 800464a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800464e:	3b01      	subs	r3, #1
 8004650:	60a3      	str	r3, [r4, #8]
 8004652:	2900      	cmp	r1, #0
 8004654:	d1ed      	bne.n	8004632 <_puts_r+0x52>
 8004656:	2b00      	cmp	r3, #0
 8004658:	da11      	bge.n	800467e <_puts_r+0x9e>
 800465a:	4622      	mov	r2, r4
 800465c:	210a      	movs	r1, #10
 800465e:	4628      	mov	r0, r5
 8004660:	f000 f87f 	bl	8004762 <__swbuf_r>
 8004664:	3001      	adds	r0, #1
 8004666:	d0d7      	beq.n	8004618 <_puts_r+0x38>
 8004668:	250a      	movs	r5, #10
 800466a:	e7d7      	b.n	800461c <_puts_r+0x3c>
 800466c:	4622      	mov	r2, r4
 800466e:	4628      	mov	r0, r5
 8004670:	f000 f877 	bl	8004762 <__swbuf_r>
 8004674:	3001      	adds	r0, #1
 8004676:	d1e7      	bne.n	8004648 <_puts_r+0x68>
 8004678:	e7ce      	b.n	8004618 <_puts_r+0x38>
 800467a:	3e01      	subs	r6, #1
 800467c:	e7e4      	b.n	8004648 <_puts_r+0x68>
 800467e:	6823      	ldr	r3, [r4, #0]
 8004680:	1c5a      	adds	r2, r3, #1
 8004682:	6022      	str	r2, [r4, #0]
 8004684:	220a      	movs	r2, #10
 8004686:	701a      	strb	r2, [r3, #0]
 8004688:	e7ee      	b.n	8004668 <_puts_r+0x88>
	...

0800468c <puts>:
 800468c:	4b02      	ldr	r3, [pc, #8]	@ (8004698 <puts+0xc>)
 800468e:	4601      	mov	r1, r0
 8004690:	6818      	ldr	r0, [r3, #0]
 8004692:	f7ff bfa5 	b.w	80045e0 <_puts_r>
 8004696:	bf00      	nop
 8004698:	2000001c 	.word	0x2000001c

0800469c <siprintf>:
 800469c:	b40e      	push	{r1, r2, r3}
 800469e:	b500      	push	{lr}
 80046a0:	b09c      	sub	sp, #112	@ 0x70
 80046a2:	ab1d      	add	r3, sp, #116	@ 0x74
 80046a4:	9002      	str	r0, [sp, #8]
 80046a6:	9006      	str	r0, [sp, #24]
 80046a8:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80046ac:	4809      	ldr	r0, [pc, #36]	@ (80046d4 <siprintf+0x38>)
 80046ae:	9107      	str	r1, [sp, #28]
 80046b0:	9104      	str	r1, [sp, #16]
 80046b2:	4909      	ldr	r1, [pc, #36]	@ (80046d8 <siprintf+0x3c>)
 80046b4:	f853 2b04 	ldr.w	r2, [r3], #4
 80046b8:	9105      	str	r1, [sp, #20]
 80046ba:	6800      	ldr	r0, [r0, #0]
 80046bc:	9301      	str	r3, [sp, #4]
 80046be:	a902      	add	r1, sp, #8
 80046c0:	f000 fb3e 	bl	8004d40 <_svfiprintf_r>
 80046c4:	9b02      	ldr	r3, [sp, #8]
 80046c6:	2200      	movs	r2, #0
 80046c8:	701a      	strb	r2, [r3, #0]
 80046ca:	b01c      	add	sp, #112	@ 0x70
 80046cc:	f85d eb04 	ldr.w	lr, [sp], #4
 80046d0:	b003      	add	sp, #12
 80046d2:	4770      	bx	lr
 80046d4:	2000001c 	.word	0x2000001c
 80046d8:	ffff0208 	.word	0xffff0208

080046dc <__sread>:
 80046dc:	b510      	push	{r4, lr}
 80046de:	460c      	mov	r4, r1
 80046e0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80046e4:	f000 f958 	bl	8004998 <_read_r>
 80046e8:	2800      	cmp	r0, #0
 80046ea:	bfab      	itete	ge
 80046ec:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80046ee:	89a3      	ldrhlt	r3, [r4, #12]
 80046f0:	181b      	addge	r3, r3, r0
 80046f2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80046f6:	bfac      	ite	ge
 80046f8:	6563      	strge	r3, [r4, #84]	@ 0x54
 80046fa:	81a3      	strhlt	r3, [r4, #12]
 80046fc:	bd10      	pop	{r4, pc}

080046fe <__swrite>:
 80046fe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004702:	461f      	mov	r7, r3
 8004704:	898b      	ldrh	r3, [r1, #12]
 8004706:	05db      	lsls	r3, r3, #23
 8004708:	4605      	mov	r5, r0
 800470a:	460c      	mov	r4, r1
 800470c:	4616      	mov	r6, r2
 800470e:	d505      	bpl.n	800471c <__swrite+0x1e>
 8004710:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004714:	2302      	movs	r3, #2
 8004716:	2200      	movs	r2, #0
 8004718:	f000 f92c 	bl	8004974 <_lseek_r>
 800471c:	89a3      	ldrh	r3, [r4, #12]
 800471e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004722:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004726:	81a3      	strh	r3, [r4, #12]
 8004728:	4632      	mov	r2, r6
 800472a:	463b      	mov	r3, r7
 800472c:	4628      	mov	r0, r5
 800472e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004732:	f000 b943 	b.w	80049bc <_write_r>

08004736 <__sseek>:
 8004736:	b510      	push	{r4, lr}
 8004738:	460c      	mov	r4, r1
 800473a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800473e:	f000 f919 	bl	8004974 <_lseek_r>
 8004742:	1c43      	adds	r3, r0, #1
 8004744:	89a3      	ldrh	r3, [r4, #12]
 8004746:	bf15      	itete	ne
 8004748:	6560      	strne	r0, [r4, #84]	@ 0x54
 800474a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800474e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8004752:	81a3      	strheq	r3, [r4, #12]
 8004754:	bf18      	it	ne
 8004756:	81a3      	strhne	r3, [r4, #12]
 8004758:	bd10      	pop	{r4, pc}

0800475a <__sclose>:
 800475a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800475e:	f000 b8f9 	b.w	8004954 <_close_r>

08004762 <__swbuf_r>:
 8004762:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004764:	460e      	mov	r6, r1
 8004766:	4614      	mov	r4, r2
 8004768:	4605      	mov	r5, r0
 800476a:	b118      	cbz	r0, 8004774 <__swbuf_r+0x12>
 800476c:	6a03      	ldr	r3, [r0, #32]
 800476e:	b90b      	cbnz	r3, 8004774 <__swbuf_r+0x12>
 8004770:	f7ff feee 	bl	8004550 <__sinit>
 8004774:	69a3      	ldr	r3, [r4, #24]
 8004776:	60a3      	str	r3, [r4, #8]
 8004778:	89a3      	ldrh	r3, [r4, #12]
 800477a:	071a      	lsls	r2, r3, #28
 800477c:	d501      	bpl.n	8004782 <__swbuf_r+0x20>
 800477e:	6923      	ldr	r3, [r4, #16]
 8004780:	b943      	cbnz	r3, 8004794 <__swbuf_r+0x32>
 8004782:	4621      	mov	r1, r4
 8004784:	4628      	mov	r0, r5
 8004786:	f000 f82b 	bl	80047e0 <__swsetup_r>
 800478a:	b118      	cbz	r0, 8004794 <__swbuf_r+0x32>
 800478c:	f04f 37ff 	mov.w	r7, #4294967295
 8004790:	4638      	mov	r0, r7
 8004792:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004794:	6823      	ldr	r3, [r4, #0]
 8004796:	6922      	ldr	r2, [r4, #16]
 8004798:	1a98      	subs	r0, r3, r2
 800479a:	6963      	ldr	r3, [r4, #20]
 800479c:	b2f6      	uxtb	r6, r6
 800479e:	4283      	cmp	r3, r0
 80047a0:	4637      	mov	r7, r6
 80047a2:	dc05      	bgt.n	80047b0 <__swbuf_r+0x4e>
 80047a4:	4621      	mov	r1, r4
 80047a6:	4628      	mov	r0, r5
 80047a8:	f000 ff1a 	bl	80055e0 <_fflush_r>
 80047ac:	2800      	cmp	r0, #0
 80047ae:	d1ed      	bne.n	800478c <__swbuf_r+0x2a>
 80047b0:	68a3      	ldr	r3, [r4, #8]
 80047b2:	3b01      	subs	r3, #1
 80047b4:	60a3      	str	r3, [r4, #8]
 80047b6:	6823      	ldr	r3, [r4, #0]
 80047b8:	1c5a      	adds	r2, r3, #1
 80047ba:	6022      	str	r2, [r4, #0]
 80047bc:	701e      	strb	r6, [r3, #0]
 80047be:	6962      	ldr	r2, [r4, #20]
 80047c0:	1c43      	adds	r3, r0, #1
 80047c2:	429a      	cmp	r2, r3
 80047c4:	d004      	beq.n	80047d0 <__swbuf_r+0x6e>
 80047c6:	89a3      	ldrh	r3, [r4, #12]
 80047c8:	07db      	lsls	r3, r3, #31
 80047ca:	d5e1      	bpl.n	8004790 <__swbuf_r+0x2e>
 80047cc:	2e0a      	cmp	r6, #10
 80047ce:	d1df      	bne.n	8004790 <__swbuf_r+0x2e>
 80047d0:	4621      	mov	r1, r4
 80047d2:	4628      	mov	r0, r5
 80047d4:	f000 ff04 	bl	80055e0 <_fflush_r>
 80047d8:	2800      	cmp	r0, #0
 80047da:	d0d9      	beq.n	8004790 <__swbuf_r+0x2e>
 80047dc:	e7d6      	b.n	800478c <__swbuf_r+0x2a>
	...

080047e0 <__swsetup_r>:
 80047e0:	b538      	push	{r3, r4, r5, lr}
 80047e2:	4b29      	ldr	r3, [pc, #164]	@ (8004888 <__swsetup_r+0xa8>)
 80047e4:	4605      	mov	r5, r0
 80047e6:	6818      	ldr	r0, [r3, #0]
 80047e8:	460c      	mov	r4, r1
 80047ea:	b118      	cbz	r0, 80047f4 <__swsetup_r+0x14>
 80047ec:	6a03      	ldr	r3, [r0, #32]
 80047ee:	b90b      	cbnz	r3, 80047f4 <__swsetup_r+0x14>
 80047f0:	f7ff feae 	bl	8004550 <__sinit>
 80047f4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80047f8:	0719      	lsls	r1, r3, #28
 80047fa:	d422      	bmi.n	8004842 <__swsetup_r+0x62>
 80047fc:	06da      	lsls	r2, r3, #27
 80047fe:	d407      	bmi.n	8004810 <__swsetup_r+0x30>
 8004800:	2209      	movs	r2, #9
 8004802:	602a      	str	r2, [r5, #0]
 8004804:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004808:	81a3      	strh	r3, [r4, #12]
 800480a:	f04f 30ff 	mov.w	r0, #4294967295
 800480e:	e033      	b.n	8004878 <__swsetup_r+0x98>
 8004810:	0758      	lsls	r0, r3, #29
 8004812:	d512      	bpl.n	800483a <__swsetup_r+0x5a>
 8004814:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004816:	b141      	cbz	r1, 800482a <__swsetup_r+0x4a>
 8004818:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800481c:	4299      	cmp	r1, r3
 800481e:	d002      	beq.n	8004826 <__swsetup_r+0x46>
 8004820:	4628      	mov	r0, r5
 8004822:	f000 f931 	bl	8004a88 <_free_r>
 8004826:	2300      	movs	r3, #0
 8004828:	6363      	str	r3, [r4, #52]	@ 0x34
 800482a:	89a3      	ldrh	r3, [r4, #12]
 800482c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8004830:	81a3      	strh	r3, [r4, #12]
 8004832:	2300      	movs	r3, #0
 8004834:	6063      	str	r3, [r4, #4]
 8004836:	6923      	ldr	r3, [r4, #16]
 8004838:	6023      	str	r3, [r4, #0]
 800483a:	89a3      	ldrh	r3, [r4, #12]
 800483c:	f043 0308 	orr.w	r3, r3, #8
 8004840:	81a3      	strh	r3, [r4, #12]
 8004842:	6923      	ldr	r3, [r4, #16]
 8004844:	b94b      	cbnz	r3, 800485a <__swsetup_r+0x7a>
 8004846:	89a3      	ldrh	r3, [r4, #12]
 8004848:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800484c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004850:	d003      	beq.n	800485a <__swsetup_r+0x7a>
 8004852:	4621      	mov	r1, r4
 8004854:	4628      	mov	r0, r5
 8004856:	f000 ff23 	bl	80056a0 <__smakebuf_r>
 800485a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800485e:	f013 0201 	ands.w	r2, r3, #1
 8004862:	d00a      	beq.n	800487a <__swsetup_r+0x9a>
 8004864:	2200      	movs	r2, #0
 8004866:	60a2      	str	r2, [r4, #8]
 8004868:	6962      	ldr	r2, [r4, #20]
 800486a:	4252      	negs	r2, r2
 800486c:	61a2      	str	r2, [r4, #24]
 800486e:	6922      	ldr	r2, [r4, #16]
 8004870:	b942      	cbnz	r2, 8004884 <__swsetup_r+0xa4>
 8004872:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8004876:	d1c5      	bne.n	8004804 <__swsetup_r+0x24>
 8004878:	bd38      	pop	{r3, r4, r5, pc}
 800487a:	0799      	lsls	r1, r3, #30
 800487c:	bf58      	it	pl
 800487e:	6962      	ldrpl	r2, [r4, #20]
 8004880:	60a2      	str	r2, [r4, #8]
 8004882:	e7f4      	b.n	800486e <__swsetup_r+0x8e>
 8004884:	2000      	movs	r0, #0
 8004886:	e7f7      	b.n	8004878 <__swsetup_r+0x98>
 8004888:	2000001c 	.word	0x2000001c

0800488c <memset>:
 800488c:	4402      	add	r2, r0
 800488e:	4603      	mov	r3, r0
 8004890:	4293      	cmp	r3, r2
 8004892:	d100      	bne.n	8004896 <memset+0xa>
 8004894:	4770      	bx	lr
 8004896:	f803 1b01 	strb.w	r1, [r3], #1
 800489a:	e7f9      	b.n	8004890 <memset+0x4>

0800489c <strtok>:
 800489c:	4b16      	ldr	r3, [pc, #88]	@ (80048f8 <strtok+0x5c>)
 800489e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80048a2:	681f      	ldr	r7, [r3, #0]
 80048a4:	6c7c      	ldr	r4, [r7, #68]	@ 0x44
 80048a6:	4605      	mov	r5, r0
 80048a8:	460e      	mov	r6, r1
 80048aa:	b9ec      	cbnz	r4, 80048e8 <strtok+0x4c>
 80048ac:	2050      	movs	r0, #80	@ 0x50
 80048ae:	f000 f935 	bl	8004b1c <malloc>
 80048b2:	4602      	mov	r2, r0
 80048b4:	6478      	str	r0, [r7, #68]	@ 0x44
 80048b6:	b920      	cbnz	r0, 80048c2 <strtok+0x26>
 80048b8:	4b10      	ldr	r3, [pc, #64]	@ (80048fc <strtok+0x60>)
 80048ba:	4811      	ldr	r0, [pc, #68]	@ (8004900 <strtok+0x64>)
 80048bc:	215b      	movs	r1, #91	@ 0x5b
 80048be:	f000 f8c5 	bl	8004a4c <__assert_func>
 80048c2:	e9c0 4400 	strd	r4, r4, [r0]
 80048c6:	e9c0 4402 	strd	r4, r4, [r0, #8]
 80048ca:	e9c0 4404 	strd	r4, r4, [r0, #16]
 80048ce:	e9c0 440a 	strd	r4, r4, [r0, #40]	@ 0x28
 80048d2:	e9c0 440c 	strd	r4, r4, [r0, #48]	@ 0x30
 80048d6:	e9c0 440e 	strd	r4, r4, [r0, #56]	@ 0x38
 80048da:	e9c0 4410 	strd	r4, r4, [r0, #64]	@ 0x40
 80048de:	e9c0 4412 	strd	r4, r4, [r0, #72]	@ 0x48
 80048e2:	6184      	str	r4, [r0, #24]
 80048e4:	7704      	strb	r4, [r0, #28]
 80048e6:	6244      	str	r4, [r0, #36]	@ 0x24
 80048e8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80048ea:	4631      	mov	r1, r6
 80048ec:	4628      	mov	r0, r5
 80048ee:	2301      	movs	r3, #1
 80048f0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80048f4:	f000 b806 	b.w	8004904 <__strtok_r>
 80048f8:	2000001c 	.word	0x2000001c
 80048fc:	080059c4 	.word	0x080059c4
 8004900:	080059db 	.word	0x080059db

08004904 <__strtok_r>:
 8004904:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004906:	4604      	mov	r4, r0
 8004908:	b908      	cbnz	r0, 800490e <__strtok_r+0xa>
 800490a:	6814      	ldr	r4, [r2, #0]
 800490c:	b144      	cbz	r4, 8004920 <__strtok_r+0x1c>
 800490e:	4620      	mov	r0, r4
 8004910:	f814 5b01 	ldrb.w	r5, [r4], #1
 8004914:	460f      	mov	r7, r1
 8004916:	f817 6b01 	ldrb.w	r6, [r7], #1
 800491a:	b91e      	cbnz	r6, 8004924 <__strtok_r+0x20>
 800491c:	b965      	cbnz	r5, 8004938 <__strtok_r+0x34>
 800491e:	6015      	str	r5, [r2, #0]
 8004920:	2000      	movs	r0, #0
 8004922:	e005      	b.n	8004930 <__strtok_r+0x2c>
 8004924:	42b5      	cmp	r5, r6
 8004926:	d1f6      	bne.n	8004916 <__strtok_r+0x12>
 8004928:	2b00      	cmp	r3, #0
 800492a:	d1f0      	bne.n	800490e <__strtok_r+0xa>
 800492c:	6014      	str	r4, [r2, #0]
 800492e:	7003      	strb	r3, [r0, #0]
 8004930:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004932:	461c      	mov	r4, r3
 8004934:	e00c      	b.n	8004950 <__strtok_r+0x4c>
 8004936:	b915      	cbnz	r5, 800493e <__strtok_r+0x3a>
 8004938:	f814 3b01 	ldrb.w	r3, [r4], #1
 800493c:	460e      	mov	r6, r1
 800493e:	f816 5b01 	ldrb.w	r5, [r6], #1
 8004942:	42ab      	cmp	r3, r5
 8004944:	d1f7      	bne.n	8004936 <__strtok_r+0x32>
 8004946:	2b00      	cmp	r3, #0
 8004948:	d0f3      	beq.n	8004932 <__strtok_r+0x2e>
 800494a:	2300      	movs	r3, #0
 800494c:	f804 3c01 	strb.w	r3, [r4, #-1]
 8004950:	6014      	str	r4, [r2, #0]
 8004952:	e7ed      	b.n	8004930 <__strtok_r+0x2c>

08004954 <_close_r>:
 8004954:	b538      	push	{r3, r4, r5, lr}
 8004956:	4d06      	ldr	r5, [pc, #24]	@ (8004970 <_close_r+0x1c>)
 8004958:	2300      	movs	r3, #0
 800495a:	4604      	mov	r4, r0
 800495c:	4608      	mov	r0, r1
 800495e:	602b      	str	r3, [r5, #0]
 8004960:	f7fc fc56 	bl	8001210 <_close>
 8004964:	1c43      	adds	r3, r0, #1
 8004966:	d102      	bne.n	800496e <_close_r+0x1a>
 8004968:	682b      	ldr	r3, [r5, #0]
 800496a:	b103      	cbz	r3, 800496e <_close_r+0x1a>
 800496c:	6023      	str	r3, [r4, #0]
 800496e:	bd38      	pop	{r3, r4, r5, pc}
 8004970:	20000380 	.word	0x20000380

08004974 <_lseek_r>:
 8004974:	b538      	push	{r3, r4, r5, lr}
 8004976:	4d07      	ldr	r5, [pc, #28]	@ (8004994 <_lseek_r+0x20>)
 8004978:	4604      	mov	r4, r0
 800497a:	4608      	mov	r0, r1
 800497c:	4611      	mov	r1, r2
 800497e:	2200      	movs	r2, #0
 8004980:	602a      	str	r2, [r5, #0]
 8004982:	461a      	mov	r2, r3
 8004984:	f7fc fc6b 	bl	800125e <_lseek>
 8004988:	1c43      	adds	r3, r0, #1
 800498a:	d102      	bne.n	8004992 <_lseek_r+0x1e>
 800498c:	682b      	ldr	r3, [r5, #0]
 800498e:	b103      	cbz	r3, 8004992 <_lseek_r+0x1e>
 8004990:	6023      	str	r3, [r4, #0]
 8004992:	bd38      	pop	{r3, r4, r5, pc}
 8004994:	20000380 	.word	0x20000380

08004998 <_read_r>:
 8004998:	b538      	push	{r3, r4, r5, lr}
 800499a:	4d07      	ldr	r5, [pc, #28]	@ (80049b8 <_read_r+0x20>)
 800499c:	4604      	mov	r4, r0
 800499e:	4608      	mov	r0, r1
 80049a0:	4611      	mov	r1, r2
 80049a2:	2200      	movs	r2, #0
 80049a4:	602a      	str	r2, [r5, #0]
 80049a6:	461a      	mov	r2, r3
 80049a8:	f7fc fbf9 	bl	800119e <_read>
 80049ac:	1c43      	adds	r3, r0, #1
 80049ae:	d102      	bne.n	80049b6 <_read_r+0x1e>
 80049b0:	682b      	ldr	r3, [r5, #0]
 80049b2:	b103      	cbz	r3, 80049b6 <_read_r+0x1e>
 80049b4:	6023      	str	r3, [r4, #0]
 80049b6:	bd38      	pop	{r3, r4, r5, pc}
 80049b8:	20000380 	.word	0x20000380

080049bc <_write_r>:
 80049bc:	b538      	push	{r3, r4, r5, lr}
 80049be:	4d07      	ldr	r5, [pc, #28]	@ (80049dc <_write_r+0x20>)
 80049c0:	4604      	mov	r4, r0
 80049c2:	4608      	mov	r0, r1
 80049c4:	4611      	mov	r1, r2
 80049c6:	2200      	movs	r2, #0
 80049c8:	602a      	str	r2, [r5, #0]
 80049ca:	461a      	mov	r2, r3
 80049cc:	f7fc fc04 	bl	80011d8 <_write>
 80049d0:	1c43      	adds	r3, r0, #1
 80049d2:	d102      	bne.n	80049da <_write_r+0x1e>
 80049d4:	682b      	ldr	r3, [r5, #0]
 80049d6:	b103      	cbz	r3, 80049da <_write_r+0x1e>
 80049d8:	6023      	str	r3, [r4, #0]
 80049da:	bd38      	pop	{r3, r4, r5, pc}
 80049dc:	20000380 	.word	0x20000380

080049e0 <__errno>:
 80049e0:	4b01      	ldr	r3, [pc, #4]	@ (80049e8 <__errno+0x8>)
 80049e2:	6818      	ldr	r0, [r3, #0]
 80049e4:	4770      	bx	lr
 80049e6:	bf00      	nop
 80049e8:	2000001c 	.word	0x2000001c

080049ec <__libc_init_array>:
 80049ec:	b570      	push	{r4, r5, r6, lr}
 80049ee:	4d0d      	ldr	r5, [pc, #52]	@ (8004a24 <__libc_init_array+0x38>)
 80049f0:	4c0d      	ldr	r4, [pc, #52]	@ (8004a28 <__libc_init_array+0x3c>)
 80049f2:	1b64      	subs	r4, r4, r5
 80049f4:	10a4      	asrs	r4, r4, #2
 80049f6:	2600      	movs	r6, #0
 80049f8:	42a6      	cmp	r6, r4
 80049fa:	d109      	bne.n	8004a10 <__libc_init_array+0x24>
 80049fc:	4d0b      	ldr	r5, [pc, #44]	@ (8004a2c <__libc_init_array+0x40>)
 80049fe:	4c0c      	ldr	r4, [pc, #48]	@ (8004a30 <__libc_init_array+0x44>)
 8004a00:	f000 ff66 	bl	80058d0 <_init>
 8004a04:	1b64      	subs	r4, r4, r5
 8004a06:	10a4      	asrs	r4, r4, #2
 8004a08:	2600      	movs	r6, #0
 8004a0a:	42a6      	cmp	r6, r4
 8004a0c:	d105      	bne.n	8004a1a <__libc_init_array+0x2e>
 8004a0e:	bd70      	pop	{r4, r5, r6, pc}
 8004a10:	f855 3b04 	ldr.w	r3, [r5], #4
 8004a14:	4798      	blx	r3
 8004a16:	3601      	adds	r6, #1
 8004a18:	e7ee      	b.n	80049f8 <__libc_init_array+0xc>
 8004a1a:	f855 3b04 	ldr.w	r3, [r5], #4
 8004a1e:	4798      	blx	r3
 8004a20:	3601      	adds	r6, #1
 8004a22:	e7f2      	b.n	8004a0a <__libc_init_array+0x1e>
 8004a24:	08005aac 	.word	0x08005aac
 8004a28:	08005aac 	.word	0x08005aac
 8004a2c:	08005aac 	.word	0x08005aac
 8004a30:	08005ab0 	.word	0x08005ab0

08004a34 <__retarget_lock_init_recursive>:
 8004a34:	4770      	bx	lr

08004a36 <__retarget_lock_acquire_recursive>:
 8004a36:	4770      	bx	lr

08004a38 <__retarget_lock_release_recursive>:
 8004a38:	4770      	bx	lr

08004a3a <strcpy>:
 8004a3a:	4603      	mov	r3, r0
 8004a3c:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004a40:	f803 2b01 	strb.w	r2, [r3], #1
 8004a44:	2a00      	cmp	r2, #0
 8004a46:	d1f9      	bne.n	8004a3c <strcpy+0x2>
 8004a48:	4770      	bx	lr
	...

08004a4c <__assert_func>:
 8004a4c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8004a4e:	4614      	mov	r4, r2
 8004a50:	461a      	mov	r2, r3
 8004a52:	4b09      	ldr	r3, [pc, #36]	@ (8004a78 <__assert_func+0x2c>)
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	4605      	mov	r5, r0
 8004a58:	68d8      	ldr	r0, [r3, #12]
 8004a5a:	b954      	cbnz	r4, 8004a72 <__assert_func+0x26>
 8004a5c:	4b07      	ldr	r3, [pc, #28]	@ (8004a7c <__assert_func+0x30>)
 8004a5e:	461c      	mov	r4, r3
 8004a60:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8004a64:	9100      	str	r1, [sp, #0]
 8004a66:	462b      	mov	r3, r5
 8004a68:	4905      	ldr	r1, [pc, #20]	@ (8004a80 <__assert_func+0x34>)
 8004a6a:	f000 fde1 	bl	8005630 <fiprintf>
 8004a6e:	f000 fead 	bl	80057cc <abort>
 8004a72:	4b04      	ldr	r3, [pc, #16]	@ (8004a84 <__assert_func+0x38>)
 8004a74:	e7f4      	b.n	8004a60 <__assert_func+0x14>
 8004a76:	bf00      	nop
 8004a78:	2000001c 	.word	0x2000001c
 8004a7c:	08005a70 	.word	0x08005a70
 8004a80:	08005a42 	.word	0x08005a42
 8004a84:	08005a35 	.word	0x08005a35

08004a88 <_free_r>:
 8004a88:	b538      	push	{r3, r4, r5, lr}
 8004a8a:	4605      	mov	r5, r0
 8004a8c:	2900      	cmp	r1, #0
 8004a8e:	d041      	beq.n	8004b14 <_free_r+0x8c>
 8004a90:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004a94:	1f0c      	subs	r4, r1, #4
 8004a96:	2b00      	cmp	r3, #0
 8004a98:	bfb8      	it	lt
 8004a9a:	18e4      	addlt	r4, r4, r3
 8004a9c:	f000 f8e8 	bl	8004c70 <__malloc_lock>
 8004aa0:	4a1d      	ldr	r2, [pc, #116]	@ (8004b18 <_free_r+0x90>)
 8004aa2:	6813      	ldr	r3, [r2, #0]
 8004aa4:	b933      	cbnz	r3, 8004ab4 <_free_r+0x2c>
 8004aa6:	6063      	str	r3, [r4, #4]
 8004aa8:	6014      	str	r4, [r2, #0]
 8004aaa:	4628      	mov	r0, r5
 8004aac:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004ab0:	f000 b8e4 	b.w	8004c7c <__malloc_unlock>
 8004ab4:	42a3      	cmp	r3, r4
 8004ab6:	d908      	bls.n	8004aca <_free_r+0x42>
 8004ab8:	6820      	ldr	r0, [r4, #0]
 8004aba:	1821      	adds	r1, r4, r0
 8004abc:	428b      	cmp	r3, r1
 8004abe:	bf01      	itttt	eq
 8004ac0:	6819      	ldreq	r1, [r3, #0]
 8004ac2:	685b      	ldreq	r3, [r3, #4]
 8004ac4:	1809      	addeq	r1, r1, r0
 8004ac6:	6021      	streq	r1, [r4, #0]
 8004ac8:	e7ed      	b.n	8004aa6 <_free_r+0x1e>
 8004aca:	461a      	mov	r2, r3
 8004acc:	685b      	ldr	r3, [r3, #4]
 8004ace:	b10b      	cbz	r3, 8004ad4 <_free_r+0x4c>
 8004ad0:	42a3      	cmp	r3, r4
 8004ad2:	d9fa      	bls.n	8004aca <_free_r+0x42>
 8004ad4:	6811      	ldr	r1, [r2, #0]
 8004ad6:	1850      	adds	r0, r2, r1
 8004ad8:	42a0      	cmp	r0, r4
 8004ada:	d10b      	bne.n	8004af4 <_free_r+0x6c>
 8004adc:	6820      	ldr	r0, [r4, #0]
 8004ade:	4401      	add	r1, r0
 8004ae0:	1850      	adds	r0, r2, r1
 8004ae2:	4283      	cmp	r3, r0
 8004ae4:	6011      	str	r1, [r2, #0]
 8004ae6:	d1e0      	bne.n	8004aaa <_free_r+0x22>
 8004ae8:	6818      	ldr	r0, [r3, #0]
 8004aea:	685b      	ldr	r3, [r3, #4]
 8004aec:	6053      	str	r3, [r2, #4]
 8004aee:	4408      	add	r0, r1
 8004af0:	6010      	str	r0, [r2, #0]
 8004af2:	e7da      	b.n	8004aaa <_free_r+0x22>
 8004af4:	d902      	bls.n	8004afc <_free_r+0x74>
 8004af6:	230c      	movs	r3, #12
 8004af8:	602b      	str	r3, [r5, #0]
 8004afa:	e7d6      	b.n	8004aaa <_free_r+0x22>
 8004afc:	6820      	ldr	r0, [r4, #0]
 8004afe:	1821      	adds	r1, r4, r0
 8004b00:	428b      	cmp	r3, r1
 8004b02:	bf04      	itt	eq
 8004b04:	6819      	ldreq	r1, [r3, #0]
 8004b06:	685b      	ldreq	r3, [r3, #4]
 8004b08:	6063      	str	r3, [r4, #4]
 8004b0a:	bf04      	itt	eq
 8004b0c:	1809      	addeq	r1, r1, r0
 8004b0e:	6021      	streq	r1, [r4, #0]
 8004b10:	6054      	str	r4, [r2, #4]
 8004b12:	e7ca      	b.n	8004aaa <_free_r+0x22>
 8004b14:	bd38      	pop	{r3, r4, r5, pc}
 8004b16:	bf00      	nop
 8004b18:	2000038c 	.word	0x2000038c

08004b1c <malloc>:
 8004b1c:	4b02      	ldr	r3, [pc, #8]	@ (8004b28 <malloc+0xc>)
 8004b1e:	4601      	mov	r1, r0
 8004b20:	6818      	ldr	r0, [r3, #0]
 8004b22:	f000 b825 	b.w	8004b70 <_malloc_r>
 8004b26:	bf00      	nop
 8004b28:	2000001c 	.word	0x2000001c

08004b2c <sbrk_aligned>:
 8004b2c:	b570      	push	{r4, r5, r6, lr}
 8004b2e:	4e0f      	ldr	r6, [pc, #60]	@ (8004b6c <sbrk_aligned+0x40>)
 8004b30:	460c      	mov	r4, r1
 8004b32:	6831      	ldr	r1, [r6, #0]
 8004b34:	4605      	mov	r5, r0
 8004b36:	b911      	cbnz	r1, 8004b3e <sbrk_aligned+0x12>
 8004b38:	f000 fe2a 	bl	8005790 <_sbrk_r>
 8004b3c:	6030      	str	r0, [r6, #0]
 8004b3e:	4621      	mov	r1, r4
 8004b40:	4628      	mov	r0, r5
 8004b42:	f000 fe25 	bl	8005790 <_sbrk_r>
 8004b46:	1c43      	adds	r3, r0, #1
 8004b48:	d103      	bne.n	8004b52 <sbrk_aligned+0x26>
 8004b4a:	f04f 34ff 	mov.w	r4, #4294967295
 8004b4e:	4620      	mov	r0, r4
 8004b50:	bd70      	pop	{r4, r5, r6, pc}
 8004b52:	1cc4      	adds	r4, r0, #3
 8004b54:	f024 0403 	bic.w	r4, r4, #3
 8004b58:	42a0      	cmp	r0, r4
 8004b5a:	d0f8      	beq.n	8004b4e <sbrk_aligned+0x22>
 8004b5c:	1a21      	subs	r1, r4, r0
 8004b5e:	4628      	mov	r0, r5
 8004b60:	f000 fe16 	bl	8005790 <_sbrk_r>
 8004b64:	3001      	adds	r0, #1
 8004b66:	d1f2      	bne.n	8004b4e <sbrk_aligned+0x22>
 8004b68:	e7ef      	b.n	8004b4a <sbrk_aligned+0x1e>
 8004b6a:	bf00      	nop
 8004b6c:	20000388 	.word	0x20000388

08004b70 <_malloc_r>:
 8004b70:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004b74:	1ccd      	adds	r5, r1, #3
 8004b76:	f025 0503 	bic.w	r5, r5, #3
 8004b7a:	3508      	adds	r5, #8
 8004b7c:	2d0c      	cmp	r5, #12
 8004b7e:	bf38      	it	cc
 8004b80:	250c      	movcc	r5, #12
 8004b82:	2d00      	cmp	r5, #0
 8004b84:	4606      	mov	r6, r0
 8004b86:	db01      	blt.n	8004b8c <_malloc_r+0x1c>
 8004b88:	42a9      	cmp	r1, r5
 8004b8a:	d904      	bls.n	8004b96 <_malloc_r+0x26>
 8004b8c:	230c      	movs	r3, #12
 8004b8e:	6033      	str	r3, [r6, #0]
 8004b90:	2000      	movs	r0, #0
 8004b92:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004b96:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8004c6c <_malloc_r+0xfc>
 8004b9a:	f000 f869 	bl	8004c70 <__malloc_lock>
 8004b9e:	f8d8 3000 	ldr.w	r3, [r8]
 8004ba2:	461c      	mov	r4, r3
 8004ba4:	bb44      	cbnz	r4, 8004bf8 <_malloc_r+0x88>
 8004ba6:	4629      	mov	r1, r5
 8004ba8:	4630      	mov	r0, r6
 8004baa:	f7ff ffbf 	bl	8004b2c <sbrk_aligned>
 8004bae:	1c43      	adds	r3, r0, #1
 8004bb0:	4604      	mov	r4, r0
 8004bb2:	d158      	bne.n	8004c66 <_malloc_r+0xf6>
 8004bb4:	f8d8 4000 	ldr.w	r4, [r8]
 8004bb8:	4627      	mov	r7, r4
 8004bba:	2f00      	cmp	r7, #0
 8004bbc:	d143      	bne.n	8004c46 <_malloc_r+0xd6>
 8004bbe:	2c00      	cmp	r4, #0
 8004bc0:	d04b      	beq.n	8004c5a <_malloc_r+0xea>
 8004bc2:	6823      	ldr	r3, [r4, #0]
 8004bc4:	4639      	mov	r1, r7
 8004bc6:	4630      	mov	r0, r6
 8004bc8:	eb04 0903 	add.w	r9, r4, r3
 8004bcc:	f000 fde0 	bl	8005790 <_sbrk_r>
 8004bd0:	4581      	cmp	r9, r0
 8004bd2:	d142      	bne.n	8004c5a <_malloc_r+0xea>
 8004bd4:	6821      	ldr	r1, [r4, #0]
 8004bd6:	1a6d      	subs	r5, r5, r1
 8004bd8:	4629      	mov	r1, r5
 8004bda:	4630      	mov	r0, r6
 8004bdc:	f7ff ffa6 	bl	8004b2c <sbrk_aligned>
 8004be0:	3001      	adds	r0, #1
 8004be2:	d03a      	beq.n	8004c5a <_malloc_r+0xea>
 8004be4:	6823      	ldr	r3, [r4, #0]
 8004be6:	442b      	add	r3, r5
 8004be8:	6023      	str	r3, [r4, #0]
 8004bea:	f8d8 3000 	ldr.w	r3, [r8]
 8004bee:	685a      	ldr	r2, [r3, #4]
 8004bf0:	bb62      	cbnz	r2, 8004c4c <_malloc_r+0xdc>
 8004bf2:	f8c8 7000 	str.w	r7, [r8]
 8004bf6:	e00f      	b.n	8004c18 <_malloc_r+0xa8>
 8004bf8:	6822      	ldr	r2, [r4, #0]
 8004bfa:	1b52      	subs	r2, r2, r5
 8004bfc:	d420      	bmi.n	8004c40 <_malloc_r+0xd0>
 8004bfe:	2a0b      	cmp	r2, #11
 8004c00:	d917      	bls.n	8004c32 <_malloc_r+0xc2>
 8004c02:	1961      	adds	r1, r4, r5
 8004c04:	42a3      	cmp	r3, r4
 8004c06:	6025      	str	r5, [r4, #0]
 8004c08:	bf18      	it	ne
 8004c0a:	6059      	strne	r1, [r3, #4]
 8004c0c:	6863      	ldr	r3, [r4, #4]
 8004c0e:	bf08      	it	eq
 8004c10:	f8c8 1000 	streq.w	r1, [r8]
 8004c14:	5162      	str	r2, [r4, r5]
 8004c16:	604b      	str	r3, [r1, #4]
 8004c18:	4630      	mov	r0, r6
 8004c1a:	f000 f82f 	bl	8004c7c <__malloc_unlock>
 8004c1e:	f104 000b 	add.w	r0, r4, #11
 8004c22:	1d23      	adds	r3, r4, #4
 8004c24:	f020 0007 	bic.w	r0, r0, #7
 8004c28:	1ac2      	subs	r2, r0, r3
 8004c2a:	bf1c      	itt	ne
 8004c2c:	1a1b      	subne	r3, r3, r0
 8004c2e:	50a3      	strne	r3, [r4, r2]
 8004c30:	e7af      	b.n	8004b92 <_malloc_r+0x22>
 8004c32:	6862      	ldr	r2, [r4, #4]
 8004c34:	42a3      	cmp	r3, r4
 8004c36:	bf0c      	ite	eq
 8004c38:	f8c8 2000 	streq.w	r2, [r8]
 8004c3c:	605a      	strne	r2, [r3, #4]
 8004c3e:	e7eb      	b.n	8004c18 <_malloc_r+0xa8>
 8004c40:	4623      	mov	r3, r4
 8004c42:	6864      	ldr	r4, [r4, #4]
 8004c44:	e7ae      	b.n	8004ba4 <_malloc_r+0x34>
 8004c46:	463c      	mov	r4, r7
 8004c48:	687f      	ldr	r7, [r7, #4]
 8004c4a:	e7b6      	b.n	8004bba <_malloc_r+0x4a>
 8004c4c:	461a      	mov	r2, r3
 8004c4e:	685b      	ldr	r3, [r3, #4]
 8004c50:	42a3      	cmp	r3, r4
 8004c52:	d1fb      	bne.n	8004c4c <_malloc_r+0xdc>
 8004c54:	2300      	movs	r3, #0
 8004c56:	6053      	str	r3, [r2, #4]
 8004c58:	e7de      	b.n	8004c18 <_malloc_r+0xa8>
 8004c5a:	230c      	movs	r3, #12
 8004c5c:	6033      	str	r3, [r6, #0]
 8004c5e:	4630      	mov	r0, r6
 8004c60:	f000 f80c 	bl	8004c7c <__malloc_unlock>
 8004c64:	e794      	b.n	8004b90 <_malloc_r+0x20>
 8004c66:	6005      	str	r5, [r0, #0]
 8004c68:	e7d6      	b.n	8004c18 <_malloc_r+0xa8>
 8004c6a:	bf00      	nop
 8004c6c:	2000038c 	.word	0x2000038c

08004c70 <__malloc_lock>:
 8004c70:	4801      	ldr	r0, [pc, #4]	@ (8004c78 <__malloc_lock+0x8>)
 8004c72:	f7ff bee0 	b.w	8004a36 <__retarget_lock_acquire_recursive>
 8004c76:	bf00      	nop
 8004c78:	20000384 	.word	0x20000384

08004c7c <__malloc_unlock>:
 8004c7c:	4801      	ldr	r0, [pc, #4]	@ (8004c84 <__malloc_unlock+0x8>)
 8004c7e:	f7ff bedb 	b.w	8004a38 <__retarget_lock_release_recursive>
 8004c82:	bf00      	nop
 8004c84:	20000384 	.word	0x20000384

08004c88 <__ssputs_r>:
 8004c88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004c8c:	688e      	ldr	r6, [r1, #8]
 8004c8e:	461f      	mov	r7, r3
 8004c90:	42be      	cmp	r6, r7
 8004c92:	680b      	ldr	r3, [r1, #0]
 8004c94:	4682      	mov	sl, r0
 8004c96:	460c      	mov	r4, r1
 8004c98:	4690      	mov	r8, r2
 8004c9a:	d82d      	bhi.n	8004cf8 <__ssputs_r+0x70>
 8004c9c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8004ca0:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8004ca4:	d026      	beq.n	8004cf4 <__ssputs_r+0x6c>
 8004ca6:	6965      	ldr	r5, [r4, #20]
 8004ca8:	6909      	ldr	r1, [r1, #16]
 8004caa:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004cae:	eba3 0901 	sub.w	r9, r3, r1
 8004cb2:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8004cb6:	1c7b      	adds	r3, r7, #1
 8004cb8:	444b      	add	r3, r9
 8004cba:	106d      	asrs	r5, r5, #1
 8004cbc:	429d      	cmp	r5, r3
 8004cbe:	bf38      	it	cc
 8004cc0:	461d      	movcc	r5, r3
 8004cc2:	0553      	lsls	r3, r2, #21
 8004cc4:	d527      	bpl.n	8004d16 <__ssputs_r+0x8e>
 8004cc6:	4629      	mov	r1, r5
 8004cc8:	f7ff ff52 	bl	8004b70 <_malloc_r>
 8004ccc:	4606      	mov	r6, r0
 8004cce:	b360      	cbz	r0, 8004d2a <__ssputs_r+0xa2>
 8004cd0:	6921      	ldr	r1, [r4, #16]
 8004cd2:	464a      	mov	r2, r9
 8004cd4:	f000 fd6c 	bl	80057b0 <memcpy>
 8004cd8:	89a3      	ldrh	r3, [r4, #12]
 8004cda:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8004cde:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004ce2:	81a3      	strh	r3, [r4, #12]
 8004ce4:	6126      	str	r6, [r4, #16]
 8004ce6:	6165      	str	r5, [r4, #20]
 8004ce8:	444e      	add	r6, r9
 8004cea:	eba5 0509 	sub.w	r5, r5, r9
 8004cee:	6026      	str	r6, [r4, #0]
 8004cf0:	60a5      	str	r5, [r4, #8]
 8004cf2:	463e      	mov	r6, r7
 8004cf4:	42be      	cmp	r6, r7
 8004cf6:	d900      	bls.n	8004cfa <__ssputs_r+0x72>
 8004cf8:	463e      	mov	r6, r7
 8004cfa:	6820      	ldr	r0, [r4, #0]
 8004cfc:	4632      	mov	r2, r6
 8004cfe:	4641      	mov	r1, r8
 8004d00:	f000 fd0a 	bl	8005718 <memmove>
 8004d04:	68a3      	ldr	r3, [r4, #8]
 8004d06:	1b9b      	subs	r3, r3, r6
 8004d08:	60a3      	str	r3, [r4, #8]
 8004d0a:	6823      	ldr	r3, [r4, #0]
 8004d0c:	4433      	add	r3, r6
 8004d0e:	6023      	str	r3, [r4, #0]
 8004d10:	2000      	movs	r0, #0
 8004d12:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004d16:	462a      	mov	r2, r5
 8004d18:	f000 fd5f 	bl	80057da <_realloc_r>
 8004d1c:	4606      	mov	r6, r0
 8004d1e:	2800      	cmp	r0, #0
 8004d20:	d1e0      	bne.n	8004ce4 <__ssputs_r+0x5c>
 8004d22:	6921      	ldr	r1, [r4, #16]
 8004d24:	4650      	mov	r0, sl
 8004d26:	f7ff feaf 	bl	8004a88 <_free_r>
 8004d2a:	230c      	movs	r3, #12
 8004d2c:	f8ca 3000 	str.w	r3, [sl]
 8004d30:	89a3      	ldrh	r3, [r4, #12]
 8004d32:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004d36:	81a3      	strh	r3, [r4, #12]
 8004d38:	f04f 30ff 	mov.w	r0, #4294967295
 8004d3c:	e7e9      	b.n	8004d12 <__ssputs_r+0x8a>
	...

08004d40 <_svfiprintf_r>:
 8004d40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004d44:	4698      	mov	r8, r3
 8004d46:	898b      	ldrh	r3, [r1, #12]
 8004d48:	061b      	lsls	r3, r3, #24
 8004d4a:	b09d      	sub	sp, #116	@ 0x74
 8004d4c:	4607      	mov	r7, r0
 8004d4e:	460d      	mov	r5, r1
 8004d50:	4614      	mov	r4, r2
 8004d52:	d510      	bpl.n	8004d76 <_svfiprintf_r+0x36>
 8004d54:	690b      	ldr	r3, [r1, #16]
 8004d56:	b973      	cbnz	r3, 8004d76 <_svfiprintf_r+0x36>
 8004d58:	2140      	movs	r1, #64	@ 0x40
 8004d5a:	f7ff ff09 	bl	8004b70 <_malloc_r>
 8004d5e:	6028      	str	r0, [r5, #0]
 8004d60:	6128      	str	r0, [r5, #16]
 8004d62:	b930      	cbnz	r0, 8004d72 <_svfiprintf_r+0x32>
 8004d64:	230c      	movs	r3, #12
 8004d66:	603b      	str	r3, [r7, #0]
 8004d68:	f04f 30ff 	mov.w	r0, #4294967295
 8004d6c:	b01d      	add	sp, #116	@ 0x74
 8004d6e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004d72:	2340      	movs	r3, #64	@ 0x40
 8004d74:	616b      	str	r3, [r5, #20]
 8004d76:	2300      	movs	r3, #0
 8004d78:	9309      	str	r3, [sp, #36]	@ 0x24
 8004d7a:	2320      	movs	r3, #32
 8004d7c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8004d80:	f8cd 800c 	str.w	r8, [sp, #12]
 8004d84:	2330      	movs	r3, #48	@ 0x30
 8004d86:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8004f24 <_svfiprintf_r+0x1e4>
 8004d8a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8004d8e:	f04f 0901 	mov.w	r9, #1
 8004d92:	4623      	mov	r3, r4
 8004d94:	469a      	mov	sl, r3
 8004d96:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004d9a:	b10a      	cbz	r2, 8004da0 <_svfiprintf_r+0x60>
 8004d9c:	2a25      	cmp	r2, #37	@ 0x25
 8004d9e:	d1f9      	bne.n	8004d94 <_svfiprintf_r+0x54>
 8004da0:	ebba 0b04 	subs.w	fp, sl, r4
 8004da4:	d00b      	beq.n	8004dbe <_svfiprintf_r+0x7e>
 8004da6:	465b      	mov	r3, fp
 8004da8:	4622      	mov	r2, r4
 8004daa:	4629      	mov	r1, r5
 8004dac:	4638      	mov	r0, r7
 8004dae:	f7ff ff6b 	bl	8004c88 <__ssputs_r>
 8004db2:	3001      	adds	r0, #1
 8004db4:	f000 80a7 	beq.w	8004f06 <_svfiprintf_r+0x1c6>
 8004db8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004dba:	445a      	add	r2, fp
 8004dbc:	9209      	str	r2, [sp, #36]	@ 0x24
 8004dbe:	f89a 3000 	ldrb.w	r3, [sl]
 8004dc2:	2b00      	cmp	r3, #0
 8004dc4:	f000 809f 	beq.w	8004f06 <_svfiprintf_r+0x1c6>
 8004dc8:	2300      	movs	r3, #0
 8004dca:	f04f 32ff 	mov.w	r2, #4294967295
 8004dce:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004dd2:	f10a 0a01 	add.w	sl, sl, #1
 8004dd6:	9304      	str	r3, [sp, #16]
 8004dd8:	9307      	str	r3, [sp, #28]
 8004dda:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8004dde:	931a      	str	r3, [sp, #104]	@ 0x68
 8004de0:	4654      	mov	r4, sl
 8004de2:	2205      	movs	r2, #5
 8004de4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004de8:	484e      	ldr	r0, [pc, #312]	@ (8004f24 <_svfiprintf_r+0x1e4>)
 8004dea:	f7fb fa01 	bl	80001f0 <memchr>
 8004dee:	9a04      	ldr	r2, [sp, #16]
 8004df0:	b9d8      	cbnz	r0, 8004e2a <_svfiprintf_r+0xea>
 8004df2:	06d0      	lsls	r0, r2, #27
 8004df4:	bf44      	itt	mi
 8004df6:	2320      	movmi	r3, #32
 8004df8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004dfc:	0711      	lsls	r1, r2, #28
 8004dfe:	bf44      	itt	mi
 8004e00:	232b      	movmi	r3, #43	@ 0x2b
 8004e02:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004e06:	f89a 3000 	ldrb.w	r3, [sl]
 8004e0a:	2b2a      	cmp	r3, #42	@ 0x2a
 8004e0c:	d015      	beq.n	8004e3a <_svfiprintf_r+0xfa>
 8004e0e:	9a07      	ldr	r2, [sp, #28]
 8004e10:	4654      	mov	r4, sl
 8004e12:	2000      	movs	r0, #0
 8004e14:	f04f 0c0a 	mov.w	ip, #10
 8004e18:	4621      	mov	r1, r4
 8004e1a:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004e1e:	3b30      	subs	r3, #48	@ 0x30
 8004e20:	2b09      	cmp	r3, #9
 8004e22:	d94b      	bls.n	8004ebc <_svfiprintf_r+0x17c>
 8004e24:	b1b0      	cbz	r0, 8004e54 <_svfiprintf_r+0x114>
 8004e26:	9207      	str	r2, [sp, #28]
 8004e28:	e014      	b.n	8004e54 <_svfiprintf_r+0x114>
 8004e2a:	eba0 0308 	sub.w	r3, r0, r8
 8004e2e:	fa09 f303 	lsl.w	r3, r9, r3
 8004e32:	4313      	orrs	r3, r2
 8004e34:	9304      	str	r3, [sp, #16]
 8004e36:	46a2      	mov	sl, r4
 8004e38:	e7d2      	b.n	8004de0 <_svfiprintf_r+0xa0>
 8004e3a:	9b03      	ldr	r3, [sp, #12]
 8004e3c:	1d19      	adds	r1, r3, #4
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	9103      	str	r1, [sp, #12]
 8004e42:	2b00      	cmp	r3, #0
 8004e44:	bfbb      	ittet	lt
 8004e46:	425b      	neglt	r3, r3
 8004e48:	f042 0202 	orrlt.w	r2, r2, #2
 8004e4c:	9307      	strge	r3, [sp, #28]
 8004e4e:	9307      	strlt	r3, [sp, #28]
 8004e50:	bfb8      	it	lt
 8004e52:	9204      	strlt	r2, [sp, #16]
 8004e54:	7823      	ldrb	r3, [r4, #0]
 8004e56:	2b2e      	cmp	r3, #46	@ 0x2e
 8004e58:	d10a      	bne.n	8004e70 <_svfiprintf_r+0x130>
 8004e5a:	7863      	ldrb	r3, [r4, #1]
 8004e5c:	2b2a      	cmp	r3, #42	@ 0x2a
 8004e5e:	d132      	bne.n	8004ec6 <_svfiprintf_r+0x186>
 8004e60:	9b03      	ldr	r3, [sp, #12]
 8004e62:	1d1a      	adds	r2, r3, #4
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	9203      	str	r2, [sp, #12]
 8004e68:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8004e6c:	3402      	adds	r4, #2
 8004e6e:	9305      	str	r3, [sp, #20]
 8004e70:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8004f34 <_svfiprintf_r+0x1f4>
 8004e74:	7821      	ldrb	r1, [r4, #0]
 8004e76:	2203      	movs	r2, #3
 8004e78:	4650      	mov	r0, sl
 8004e7a:	f7fb f9b9 	bl	80001f0 <memchr>
 8004e7e:	b138      	cbz	r0, 8004e90 <_svfiprintf_r+0x150>
 8004e80:	9b04      	ldr	r3, [sp, #16]
 8004e82:	eba0 000a 	sub.w	r0, r0, sl
 8004e86:	2240      	movs	r2, #64	@ 0x40
 8004e88:	4082      	lsls	r2, r0
 8004e8a:	4313      	orrs	r3, r2
 8004e8c:	3401      	adds	r4, #1
 8004e8e:	9304      	str	r3, [sp, #16]
 8004e90:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004e94:	4824      	ldr	r0, [pc, #144]	@ (8004f28 <_svfiprintf_r+0x1e8>)
 8004e96:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8004e9a:	2206      	movs	r2, #6
 8004e9c:	f7fb f9a8 	bl	80001f0 <memchr>
 8004ea0:	2800      	cmp	r0, #0
 8004ea2:	d036      	beq.n	8004f12 <_svfiprintf_r+0x1d2>
 8004ea4:	4b21      	ldr	r3, [pc, #132]	@ (8004f2c <_svfiprintf_r+0x1ec>)
 8004ea6:	bb1b      	cbnz	r3, 8004ef0 <_svfiprintf_r+0x1b0>
 8004ea8:	9b03      	ldr	r3, [sp, #12]
 8004eaa:	3307      	adds	r3, #7
 8004eac:	f023 0307 	bic.w	r3, r3, #7
 8004eb0:	3308      	adds	r3, #8
 8004eb2:	9303      	str	r3, [sp, #12]
 8004eb4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004eb6:	4433      	add	r3, r6
 8004eb8:	9309      	str	r3, [sp, #36]	@ 0x24
 8004eba:	e76a      	b.n	8004d92 <_svfiprintf_r+0x52>
 8004ebc:	fb0c 3202 	mla	r2, ip, r2, r3
 8004ec0:	460c      	mov	r4, r1
 8004ec2:	2001      	movs	r0, #1
 8004ec4:	e7a8      	b.n	8004e18 <_svfiprintf_r+0xd8>
 8004ec6:	2300      	movs	r3, #0
 8004ec8:	3401      	adds	r4, #1
 8004eca:	9305      	str	r3, [sp, #20]
 8004ecc:	4619      	mov	r1, r3
 8004ece:	f04f 0c0a 	mov.w	ip, #10
 8004ed2:	4620      	mov	r0, r4
 8004ed4:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004ed8:	3a30      	subs	r2, #48	@ 0x30
 8004eda:	2a09      	cmp	r2, #9
 8004edc:	d903      	bls.n	8004ee6 <_svfiprintf_r+0x1a6>
 8004ede:	2b00      	cmp	r3, #0
 8004ee0:	d0c6      	beq.n	8004e70 <_svfiprintf_r+0x130>
 8004ee2:	9105      	str	r1, [sp, #20]
 8004ee4:	e7c4      	b.n	8004e70 <_svfiprintf_r+0x130>
 8004ee6:	fb0c 2101 	mla	r1, ip, r1, r2
 8004eea:	4604      	mov	r4, r0
 8004eec:	2301      	movs	r3, #1
 8004eee:	e7f0      	b.n	8004ed2 <_svfiprintf_r+0x192>
 8004ef0:	ab03      	add	r3, sp, #12
 8004ef2:	9300      	str	r3, [sp, #0]
 8004ef4:	462a      	mov	r2, r5
 8004ef6:	4b0e      	ldr	r3, [pc, #56]	@ (8004f30 <_svfiprintf_r+0x1f0>)
 8004ef8:	a904      	add	r1, sp, #16
 8004efa:	4638      	mov	r0, r7
 8004efc:	f3af 8000 	nop.w
 8004f00:	1c42      	adds	r2, r0, #1
 8004f02:	4606      	mov	r6, r0
 8004f04:	d1d6      	bne.n	8004eb4 <_svfiprintf_r+0x174>
 8004f06:	89ab      	ldrh	r3, [r5, #12]
 8004f08:	065b      	lsls	r3, r3, #25
 8004f0a:	f53f af2d 	bmi.w	8004d68 <_svfiprintf_r+0x28>
 8004f0e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8004f10:	e72c      	b.n	8004d6c <_svfiprintf_r+0x2c>
 8004f12:	ab03      	add	r3, sp, #12
 8004f14:	9300      	str	r3, [sp, #0]
 8004f16:	462a      	mov	r2, r5
 8004f18:	4b05      	ldr	r3, [pc, #20]	@ (8004f30 <_svfiprintf_r+0x1f0>)
 8004f1a:	a904      	add	r1, sp, #16
 8004f1c:	4638      	mov	r0, r7
 8004f1e:	f000 f9bb 	bl	8005298 <_printf_i>
 8004f22:	e7ed      	b.n	8004f00 <_svfiprintf_r+0x1c0>
 8004f24:	08005a71 	.word	0x08005a71
 8004f28:	08005a7b 	.word	0x08005a7b
 8004f2c:	00000000 	.word	0x00000000
 8004f30:	08004c89 	.word	0x08004c89
 8004f34:	08005a77 	.word	0x08005a77

08004f38 <__sfputc_r>:
 8004f38:	6893      	ldr	r3, [r2, #8]
 8004f3a:	3b01      	subs	r3, #1
 8004f3c:	2b00      	cmp	r3, #0
 8004f3e:	b410      	push	{r4}
 8004f40:	6093      	str	r3, [r2, #8]
 8004f42:	da08      	bge.n	8004f56 <__sfputc_r+0x1e>
 8004f44:	6994      	ldr	r4, [r2, #24]
 8004f46:	42a3      	cmp	r3, r4
 8004f48:	db01      	blt.n	8004f4e <__sfputc_r+0x16>
 8004f4a:	290a      	cmp	r1, #10
 8004f4c:	d103      	bne.n	8004f56 <__sfputc_r+0x1e>
 8004f4e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004f52:	f7ff bc06 	b.w	8004762 <__swbuf_r>
 8004f56:	6813      	ldr	r3, [r2, #0]
 8004f58:	1c58      	adds	r0, r3, #1
 8004f5a:	6010      	str	r0, [r2, #0]
 8004f5c:	7019      	strb	r1, [r3, #0]
 8004f5e:	4608      	mov	r0, r1
 8004f60:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004f64:	4770      	bx	lr

08004f66 <__sfputs_r>:
 8004f66:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004f68:	4606      	mov	r6, r0
 8004f6a:	460f      	mov	r7, r1
 8004f6c:	4614      	mov	r4, r2
 8004f6e:	18d5      	adds	r5, r2, r3
 8004f70:	42ac      	cmp	r4, r5
 8004f72:	d101      	bne.n	8004f78 <__sfputs_r+0x12>
 8004f74:	2000      	movs	r0, #0
 8004f76:	e007      	b.n	8004f88 <__sfputs_r+0x22>
 8004f78:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004f7c:	463a      	mov	r2, r7
 8004f7e:	4630      	mov	r0, r6
 8004f80:	f7ff ffda 	bl	8004f38 <__sfputc_r>
 8004f84:	1c43      	adds	r3, r0, #1
 8004f86:	d1f3      	bne.n	8004f70 <__sfputs_r+0xa>
 8004f88:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08004f8c <_vfiprintf_r>:
 8004f8c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004f90:	460d      	mov	r5, r1
 8004f92:	b09d      	sub	sp, #116	@ 0x74
 8004f94:	4614      	mov	r4, r2
 8004f96:	4698      	mov	r8, r3
 8004f98:	4606      	mov	r6, r0
 8004f9a:	b118      	cbz	r0, 8004fa4 <_vfiprintf_r+0x18>
 8004f9c:	6a03      	ldr	r3, [r0, #32]
 8004f9e:	b90b      	cbnz	r3, 8004fa4 <_vfiprintf_r+0x18>
 8004fa0:	f7ff fad6 	bl	8004550 <__sinit>
 8004fa4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004fa6:	07d9      	lsls	r1, r3, #31
 8004fa8:	d405      	bmi.n	8004fb6 <_vfiprintf_r+0x2a>
 8004faa:	89ab      	ldrh	r3, [r5, #12]
 8004fac:	059a      	lsls	r2, r3, #22
 8004fae:	d402      	bmi.n	8004fb6 <_vfiprintf_r+0x2a>
 8004fb0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004fb2:	f7ff fd40 	bl	8004a36 <__retarget_lock_acquire_recursive>
 8004fb6:	89ab      	ldrh	r3, [r5, #12]
 8004fb8:	071b      	lsls	r3, r3, #28
 8004fba:	d501      	bpl.n	8004fc0 <_vfiprintf_r+0x34>
 8004fbc:	692b      	ldr	r3, [r5, #16]
 8004fbe:	b99b      	cbnz	r3, 8004fe8 <_vfiprintf_r+0x5c>
 8004fc0:	4629      	mov	r1, r5
 8004fc2:	4630      	mov	r0, r6
 8004fc4:	f7ff fc0c 	bl	80047e0 <__swsetup_r>
 8004fc8:	b170      	cbz	r0, 8004fe8 <_vfiprintf_r+0x5c>
 8004fca:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004fcc:	07dc      	lsls	r4, r3, #31
 8004fce:	d504      	bpl.n	8004fda <_vfiprintf_r+0x4e>
 8004fd0:	f04f 30ff 	mov.w	r0, #4294967295
 8004fd4:	b01d      	add	sp, #116	@ 0x74
 8004fd6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004fda:	89ab      	ldrh	r3, [r5, #12]
 8004fdc:	0598      	lsls	r0, r3, #22
 8004fde:	d4f7      	bmi.n	8004fd0 <_vfiprintf_r+0x44>
 8004fe0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004fe2:	f7ff fd29 	bl	8004a38 <__retarget_lock_release_recursive>
 8004fe6:	e7f3      	b.n	8004fd0 <_vfiprintf_r+0x44>
 8004fe8:	2300      	movs	r3, #0
 8004fea:	9309      	str	r3, [sp, #36]	@ 0x24
 8004fec:	2320      	movs	r3, #32
 8004fee:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8004ff2:	f8cd 800c 	str.w	r8, [sp, #12]
 8004ff6:	2330      	movs	r3, #48	@ 0x30
 8004ff8:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80051a8 <_vfiprintf_r+0x21c>
 8004ffc:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8005000:	f04f 0901 	mov.w	r9, #1
 8005004:	4623      	mov	r3, r4
 8005006:	469a      	mov	sl, r3
 8005008:	f813 2b01 	ldrb.w	r2, [r3], #1
 800500c:	b10a      	cbz	r2, 8005012 <_vfiprintf_r+0x86>
 800500e:	2a25      	cmp	r2, #37	@ 0x25
 8005010:	d1f9      	bne.n	8005006 <_vfiprintf_r+0x7a>
 8005012:	ebba 0b04 	subs.w	fp, sl, r4
 8005016:	d00b      	beq.n	8005030 <_vfiprintf_r+0xa4>
 8005018:	465b      	mov	r3, fp
 800501a:	4622      	mov	r2, r4
 800501c:	4629      	mov	r1, r5
 800501e:	4630      	mov	r0, r6
 8005020:	f7ff ffa1 	bl	8004f66 <__sfputs_r>
 8005024:	3001      	adds	r0, #1
 8005026:	f000 80a7 	beq.w	8005178 <_vfiprintf_r+0x1ec>
 800502a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800502c:	445a      	add	r2, fp
 800502e:	9209      	str	r2, [sp, #36]	@ 0x24
 8005030:	f89a 3000 	ldrb.w	r3, [sl]
 8005034:	2b00      	cmp	r3, #0
 8005036:	f000 809f 	beq.w	8005178 <_vfiprintf_r+0x1ec>
 800503a:	2300      	movs	r3, #0
 800503c:	f04f 32ff 	mov.w	r2, #4294967295
 8005040:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005044:	f10a 0a01 	add.w	sl, sl, #1
 8005048:	9304      	str	r3, [sp, #16]
 800504a:	9307      	str	r3, [sp, #28]
 800504c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8005050:	931a      	str	r3, [sp, #104]	@ 0x68
 8005052:	4654      	mov	r4, sl
 8005054:	2205      	movs	r2, #5
 8005056:	f814 1b01 	ldrb.w	r1, [r4], #1
 800505a:	4853      	ldr	r0, [pc, #332]	@ (80051a8 <_vfiprintf_r+0x21c>)
 800505c:	f7fb f8c8 	bl	80001f0 <memchr>
 8005060:	9a04      	ldr	r2, [sp, #16]
 8005062:	b9d8      	cbnz	r0, 800509c <_vfiprintf_r+0x110>
 8005064:	06d1      	lsls	r1, r2, #27
 8005066:	bf44      	itt	mi
 8005068:	2320      	movmi	r3, #32
 800506a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800506e:	0713      	lsls	r3, r2, #28
 8005070:	bf44      	itt	mi
 8005072:	232b      	movmi	r3, #43	@ 0x2b
 8005074:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005078:	f89a 3000 	ldrb.w	r3, [sl]
 800507c:	2b2a      	cmp	r3, #42	@ 0x2a
 800507e:	d015      	beq.n	80050ac <_vfiprintf_r+0x120>
 8005080:	9a07      	ldr	r2, [sp, #28]
 8005082:	4654      	mov	r4, sl
 8005084:	2000      	movs	r0, #0
 8005086:	f04f 0c0a 	mov.w	ip, #10
 800508a:	4621      	mov	r1, r4
 800508c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005090:	3b30      	subs	r3, #48	@ 0x30
 8005092:	2b09      	cmp	r3, #9
 8005094:	d94b      	bls.n	800512e <_vfiprintf_r+0x1a2>
 8005096:	b1b0      	cbz	r0, 80050c6 <_vfiprintf_r+0x13a>
 8005098:	9207      	str	r2, [sp, #28]
 800509a:	e014      	b.n	80050c6 <_vfiprintf_r+0x13a>
 800509c:	eba0 0308 	sub.w	r3, r0, r8
 80050a0:	fa09 f303 	lsl.w	r3, r9, r3
 80050a4:	4313      	orrs	r3, r2
 80050a6:	9304      	str	r3, [sp, #16]
 80050a8:	46a2      	mov	sl, r4
 80050aa:	e7d2      	b.n	8005052 <_vfiprintf_r+0xc6>
 80050ac:	9b03      	ldr	r3, [sp, #12]
 80050ae:	1d19      	adds	r1, r3, #4
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	9103      	str	r1, [sp, #12]
 80050b4:	2b00      	cmp	r3, #0
 80050b6:	bfbb      	ittet	lt
 80050b8:	425b      	neglt	r3, r3
 80050ba:	f042 0202 	orrlt.w	r2, r2, #2
 80050be:	9307      	strge	r3, [sp, #28]
 80050c0:	9307      	strlt	r3, [sp, #28]
 80050c2:	bfb8      	it	lt
 80050c4:	9204      	strlt	r2, [sp, #16]
 80050c6:	7823      	ldrb	r3, [r4, #0]
 80050c8:	2b2e      	cmp	r3, #46	@ 0x2e
 80050ca:	d10a      	bne.n	80050e2 <_vfiprintf_r+0x156>
 80050cc:	7863      	ldrb	r3, [r4, #1]
 80050ce:	2b2a      	cmp	r3, #42	@ 0x2a
 80050d0:	d132      	bne.n	8005138 <_vfiprintf_r+0x1ac>
 80050d2:	9b03      	ldr	r3, [sp, #12]
 80050d4:	1d1a      	adds	r2, r3, #4
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	9203      	str	r2, [sp, #12]
 80050da:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80050de:	3402      	adds	r4, #2
 80050e0:	9305      	str	r3, [sp, #20]
 80050e2:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80051b8 <_vfiprintf_r+0x22c>
 80050e6:	7821      	ldrb	r1, [r4, #0]
 80050e8:	2203      	movs	r2, #3
 80050ea:	4650      	mov	r0, sl
 80050ec:	f7fb f880 	bl	80001f0 <memchr>
 80050f0:	b138      	cbz	r0, 8005102 <_vfiprintf_r+0x176>
 80050f2:	9b04      	ldr	r3, [sp, #16]
 80050f4:	eba0 000a 	sub.w	r0, r0, sl
 80050f8:	2240      	movs	r2, #64	@ 0x40
 80050fa:	4082      	lsls	r2, r0
 80050fc:	4313      	orrs	r3, r2
 80050fe:	3401      	adds	r4, #1
 8005100:	9304      	str	r3, [sp, #16]
 8005102:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005106:	4829      	ldr	r0, [pc, #164]	@ (80051ac <_vfiprintf_r+0x220>)
 8005108:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800510c:	2206      	movs	r2, #6
 800510e:	f7fb f86f 	bl	80001f0 <memchr>
 8005112:	2800      	cmp	r0, #0
 8005114:	d03f      	beq.n	8005196 <_vfiprintf_r+0x20a>
 8005116:	4b26      	ldr	r3, [pc, #152]	@ (80051b0 <_vfiprintf_r+0x224>)
 8005118:	bb1b      	cbnz	r3, 8005162 <_vfiprintf_r+0x1d6>
 800511a:	9b03      	ldr	r3, [sp, #12]
 800511c:	3307      	adds	r3, #7
 800511e:	f023 0307 	bic.w	r3, r3, #7
 8005122:	3308      	adds	r3, #8
 8005124:	9303      	str	r3, [sp, #12]
 8005126:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005128:	443b      	add	r3, r7
 800512a:	9309      	str	r3, [sp, #36]	@ 0x24
 800512c:	e76a      	b.n	8005004 <_vfiprintf_r+0x78>
 800512e:	fb0c 3202 	mla	r2, ip, r2, r3
 8005132:	460c      	mov	r4, r1
 8005134:	2001      	movs	r0, #1
 8005136:	e7a8      	b.n	800508a <_vfiprintf_r+0xfe>
 8005138:	2300      	movs	r3, #0
 800513a:	3401      	adds	r4, #1
 800513c:	9305      	str	r3, [sp, #20]
 800513e:	4619      	mov	r1, r3
 8005140:	f04f 0c0a 	mov.w	ip, #10
 8005144:	4620      	mov	r0, r4
 8005146:	f810 2b01 	ldrb.w	r2, [r0], #1
 800514a:	3a30      	subs	r2, #48	@ 0x30
 800514c:	2a09      	cmp	r2, #9
 800514e:	d903      	bls.n	8005158 <_vfiprintf_r+0x1cc>
 8005150:	2b00      	cmp	r3, #0
 8005152:	d0c6      	beq.n	80050e2 <_vfiprintf_r+0x156>
 8005154:	9105      	str	r1, [sp, #20]
 8005156:	e7c4      	b.n	80050e2 <_vfiprintf_r+0x156>
 8005158:	fb0c 2101 	mla	r1, ip, r1, r2
 800515c:	4604      	mov	r4, r0
 800515e:	2301      	movs	r3, #1
 8005160:	e7f0      	b.n	8005144 <_vfiprintf_r+0x1b8>
 8005162:	ab03      	add	r3, sp, #12
 8005164:	9300      	str	r3, [sp, #0]
 8005166:	462a      	mov	r2, r5
 8005168:	4b12      	ldr	r3, [pc, #72]	@ (80051b4 <_vfiprintf_r+0x228>)
 800516a:	a904      	add	r1, sp, #16
 800516c:	4630      	mov	r0, r6
 800516e:	f3af 8000 	nop.w
 8005172:	4607      	mov	r7, r0
 8005174:	1c78      	adds	r0, r7, #1
 8005176:	d1d6      	bne.n	8005126 <_vfiprintf_r+0x19a>
 8005178:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800517a:	07d9      	lsls	r1, r3, #31
 800517c:	d405      	bmi.n	800518a <_vfiprintf_r+0x1fe>
 800517e:	89ab      	ldrh	r3, [r5, #12]
 8005180:	059a      	lsls	r2, r3, #22
 8005182:	d402      	bmi.n	800518a <_vfiprintf_r+0x1fe>
 8005184:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005186:	f7ff fc57 	bl	8004a38 <__retarget_lock_release_recursive>
 800518a:	89ab      	ldrh	r3, [r5, #12]
 800518c:	065b      	lsls	r3, r3, #25
 800518e:	f53f af1f 	bmi.w	8004fd0 <_vfiprintf_r+0x44>
 8005192:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005194:	e71e      	b.n	8004fd4 <_vfiprintf_r+0x48>
 8005196:	ab03      	add	r3, sp, #12
 8005198:	9300      	str	r3, [sp, #0]
 800519a:	462a      	mov	r2, r5
 800519c:	4b05      	ldr	r3, [pc, #20]	@ (80051b4 <_vfiprintf_r+0x228>)
 800519e:	a904      	add	r1, sp, #16
 80051a0:	4630      	mov	r0, r6
 80051a2:	f000 f879 	bl	8005298 <_printf_i>
 80051a6:	e7e4      	b.n	8005172 <_vfiprintf_r+0x1e6>
 80051a8:	08005a71 	.word	0x08005a71
 80051ac:	08005a7b 	.word	0x08005a7b
 80051b0:	00000000 	.word	0x00000000
 80051b4:	08004f67 	.word	0x08004f67
 80051b8:	08005a77 	.word	0x08005a77

080051bc <_printf_common>:
 80051bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80051c0:	4616      	mov	r6, r2
 80051c2:	4698      	mov	r8, r3
 80051c4:	688a      	ldr	r2, [r1, #8]
 80051c6:	690b      	ldr	r3, [r1, #16]
 80051c8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80051cc:	4293      	cmp	r3, r2
 80051ce:	bfb8      	it	lt
 80051d0:	4613      	movlt	r3, r2
 80051d2:	6033      	str	r3, [r6, #0]
 80051d4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80051d8:	4607      	mov	r7, r0
 80051da:	460c      	mov	r4, r1
 80051dc:	b10a      	cbz	r2, 80051e2 <_printf_common+0x26>
 80051de:	3301      	adds	r3, #1
 80051e0:	6033      	str	r3, [r6, #0]
 80051e2:	6823      	ldr	r3, [r4, #0]
 80051e4:	0699      	lsls	r1, r3, #26
 80051e6:	bf42      	ittt	mi
 80051e8:	6833      	ldrmi	r3, [r6, #0]
 80051ea:	3302      	addmi	r3, #2
 80051ec:	6033      	strmi	r3, [r6, #0]
 80051ee:	6825      	ldr	r5, [r4, #0]
 80051f0:	f015 0506 	ands.w	r5, r5, #6
 80051f4:	d106      	bne.n	8005204 <_printf_common+0x48>
 80051f6:	f104 0a19 	add.w	sl, r4, #25
 80051fa:	68e3      	ldr	r3, [r4, #12]
 80051fc:	6832      	ldr	r2, [r6, #0]
 80051fe:	1a9b      	subs	r3, r3, r2
 8005200:	42ab      	cmp	r3, r5
 8005202:	dc26      	bgt.n	8005252 <_printf_common+0x96>
 8005204:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005208:	6822      	ldr	r2, [r4, #0]
 800520a:	3b00      	subs	r3, #0
 800520c:	bf18      	it	ne
 800520e:	2301      	movne	r3, #1
 8005210:	0692      	lsls	r2, r2, #26
 8005212:	d42b      	bmi.n	800526c <_printf_common+0xb0>
 8005214:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005218:	4641      	mov	r1, r8
 800521a:	4638      	mov	r0, r7
 800521c:	47c8      	blx	r9
 800521e:	3001      	adds	r0, #1
 8005220:	d01e      	beq.n	8005260 <_printf_common+0xa4>
 8005222:	6823      	ldr	r3, [r4, #0]
 8005224:	6922      	ldr	r2, [r4, #16]
 8005226:	f003 0306 	and.w	r3, r3, #6
 800522a:	2b04      	cmp	r3, #4
 800522c:	bf02      	ittt	eq
 800522e:	68e5      	ldreq	r5, [r4, #12]
 8005230:	6833      	ldreq	r3, [r6, #0]
 8005232:	1aed      	subeq	r5, r5, r3
 8005234:	68a3      	ldr	r3, [r4, #8]
 8005236:	bf0c      	ite	eq
 8005238:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800523c:	2500      	movne	r5, #0
 800523e:	4293      	cmp	r3, r2
 8005240:	bfc4      	itt	gt
 8005242:	1a9b      	subgt	r3, r3, r2
 8005244:	18ed      	addgt	r5, r5, r3
 8005246:	2600      	movs	r6, #0
 8005248:	341a      	adds	r4, #26
 800524a:	42b5      	cmp	r5, r6
 800524c:	d11a      	bne.n	8005284 <_printf_common+0xc8>
 800524e:	2000      	movs	r0, #0
 8005250:	e008      	b.n	8005264 <_printf_common+0xa8>
 8005252:	2301      	movs	r3, #1
 8005254:	4652      	mov	r2, sl
 8005256:	4641      	mov	r1, r8
 8005258:	4638      	mov	r0, r7
 800525a:	47c8      	blx	r9
 800525c:	3001      	adds	r0, #1
 800525e:	d103      	bne.n	8005268 <_printf_common+0xac>
 8005260:	f04f 30ff 	mov.w	r0, #4294967295
 8005264:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005268:	3501      	adds	r5, #1
 800526a:	e7c6      	b.n	80051fa <_printf_common+0x3e>
 800526c:	18e1      	adds	r1, r4, r3
 800526e:	1c5a      	adds	r2, r3, #1
 8005270:	2030      	movs	r0, #48	@ 0x30
 8005272:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8005276:	4422      	add	r2, r4
 8005278:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800527c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005280:	3302      	adds	r3, #2
 8005282:	e7c7      	b.n	8005214 <_printf_common+0x58>
 8005284:	2301      	movs	r3, #1
 8005286:	4622      	mov	r2, r4
 8005288:	4641      	mov	r1, r8
 800528a:	4638      	mov	r0, r7
 800528c:	47c8      	blx	r9
 800528e:	3001      	adds	r0, #1
 8005290:	d0e6      	beq.n	8005260 <_printf_common+0xa4>
 8005292:	3601      	adds	r6, #1
 8005294:	e7d9      	b.n	800524a <_printf_common+0x8e>
	...

08005298 <_printf_i>:
 8005298:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800529c:	7e0f      	ldrb	r7, [r1, #24]
 800529e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80052a0:	2f78      	cmp	r7, #120	@ 0x78
 80052a2:	4691      	mov	r9, r2
 80052a4:	4680      	mov	r8, r0
 80052a6:	460c      	mov	r4, r1
 80052a8:	469a      	mov	sl, r3
 80052aa:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80052ae:	d807      	bhi.n	80052c0 <_printf_i+0x28>
 80052b0:	2f62      	cmp	r7, #98	@ 0x62
 80052b2:	d80a      	bhi.n	80052ca <_printf_i+0x32>
 80052b4:	2f00      	cmp	r7, #0
 80052b6:	f000 80d2 	beq.w	800545e <_printf_i+0x1c6>
 80052ba:	2f58      	cmp	r7, #88	@ 0x58
 80052bc:	f000 80b9 	beq.w	8005432 <_printf_i+0x19a>
 80052c0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80052c4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80052c8:	e03a      	b.n	8005340 <_printf_i+0xa8>
 80052ca:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80052ce:	2b15      	cmp	r3, #21
 80052d0:	d8f6      	bhi.n	80052c0 <_printf_i+0x28>
 80052d2:	a101      	add	r1, pc, #4	@ (adr r1, 80052d8 <_printf_i+0x40>)
 80052d4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80052d8:	08005331 	.word	0x08005331
 80052dc:	08005345 	.word	0x08005345
 80052e0:	080052c1 	.word	0x080052c1
 80052e4:	080052c1 	.word	0x080052c1
 80052e8:	080052c1 	.word	0x080052c1
 80052ec:	080052c1 	.word	0x080052c1
 80052f0:	08005345 	.word	0x08005345
 80052f4:	080052c1 	.word	0x080052c1
 80052f8:	080052c1 	.word	0x080052c1
 80052fc:	080052c1 	.word	0x080052c1
 8005300:	080052c1 	.word	0x080052c1
 8005304:	08005445 	.word	0x08005445
 8005308:	0800536f 	.word	0x0800536f
 800530c:	080053ff 	.word	0x080053ff
 8005310:	080052c1 	.word	0x080052c1
 8005314:	080052c1 	.word	0x080052c1
 8005318:	08005467 	.word	0x08005467
 800531c:	080052c1 	.word	0x080052c1
 8005320:	0800536f 	.word	0x0800536f
 8005324:	080052c1 	.word	0x080052c1
 8005328:	080052c1 	.word	0x080052c1
 800532c:	08005407 	.word	0x08005407
 8005330:	6833      	ldr	r3, [r6, #0]
 8005332:	1d1a      	adds	r2, r3, #4
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	6032      	str	r2, [r6, #0]
 8005338:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800533c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005340:	2301      	movs	r3, #1
 8005342:	e09d      	b.n	8005480 <_printf_i+0x1e8>
 8005344:	6833      	ldr	r3, [r6, #0]
 8005346:	6820      	ldr	r0, [r4, #0]
 8005348:	1d19      	adds	r1, r3, #4
 800534a:	6031      	str	r1, [r6, #0]
 800534c:	0606      	lsls	r6, r0, #24
 800534e:	d501      	bpl.n	8005354 <_printf_i+0xbc>
 8005350:	681d      	ldr	r5, [r3, #0]
 8005352:	e003      	b.n	800535c <_printf_i+0xc4>
 8005354:	0645      	lsls	r5, r0, #25
 8005356:	d5fb      	bpl.n	8005350 <_printf_i+0xb8>
 8005358:	f9b3 5000 	ldrsh.w	r5, [r3]
 800535c:	2d00      	cmp	r5, #0
 800535e:	da03      	bge.n	8005368 <_printf_i+0xd0>
 8005360:	232d      	movs	r3, #45	@ 0x2d
 8005362:	426d      	negs	r5, r5
 8005364:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005368:	4859      	ldr	r0, [pc, #356]	@ (80054d0 <_printf_i+0x238>)
 800536a:	230a      	movs	r3, #10
 800536c:	e011      	b.n	8005392 <_printf_i+0xfa>
 800536e:	6821      	ldr	r1, [r4, #0]
 8005370:	6833      	ldr	r3, [r6, #0]
 8005372:	0608      	lsls	r0, r1, #24
 8005374:	f853 5b04 	ldr.w	r5, [r3], #4
 8005378:	d402      	bmi.n	8005380 <_printf_i+0xe8>
 800537a:	0649      	lsls	r1, r1, #25
 800537c:	bf48      	it	mi
 800537e:	b2ad      	uxthmi	r5, r5
 8005380:	2f6f      	cmp	r7, #111	@ 0x6f
 8005382:	4853      	ldr	r0, [pc, #332]	@ (80054d0 <_printf_i+0x238>)
 8005384:	6033      	str	r3, [r6, #0]
 8005386:	bf14      	ite	ne
 8005388:	230a      	movne	r3, #10
 800538a:	2308      	moveq	r3, #8
 800538c:	2100      	movs	r1, #0
 800538e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8005392:	6866      	ldr	r6, [r4, #4]
 8005394:	60a6      	str	r6, [r4, #8]
 8005396:	2e00      	cmp	r6, #0
 8005398:	bfa2      	ittt	ge
 800539a:	6821      	ldrge	r1, [r4, #0]
 800539c:	f021 0104 	bicge.w	r1, r1, #4
 80053a0:	6021      	strge	r1, [r4, #0]
 80053a2:	b90d      	cbnz	r5, 80053a8 <_printf_i+0x110>
 80053a4:	2e00      	cmp	r6, #0
 80053a6:	d04b      	beq.n	8005440 <_printf_i+0x1a8>
 80053a8:	4616      	mov	r6, r2
 80053aa:	fbb5 f1f3 	udiv	r1, r5, r3
 80053ae:	fb03 5711 	mls	r7, r3, r1, r5
 80053b2:	5dc7      	ldrb	r7, [r0, r7]
 80053b4:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80053b8:	462f      	mov	r7, r5
 80053ba:	42bb      	cmp	r3, r7
 80053bc:	460d      	mov	r5, r1
 80053be:	d9f4      	bls.n	80053aa <_printf_i+0x112>
 80053c0:	2b08      	cmp	r3, #8
 80053c2:	d10b      	bne.n	80053dc <_printf_i+0x144>
 80053c4:	6823      	ldr	r3, [r4, #0]
 80053c6:	07df      	lsls	r7, r3, #31
 80053c8:	d508      	bpl.n	80053dc <_printf_i+0x144>
 80053ca:	6923      	ldr	r3, [r4, #16]
 80053cc:	6861      	ldr	r1, [r4, #4]
 80053ce:	4299      	cmp	r1, r3
 80053d0:	bfde      	ittt	le
 80053d2:	2330      	movle	r3, #48	@ 0x30
 80053d4:	f806 3c01 	strble.w	r3, [r6, #-1]
 80053d8:	f106 36ff 	addle.w	r6, r6, #4294967295
 80053dc:	1b92      	subs	r2, r2, r6
 80053de:	6122      	str	r2, [r4, #16]
 80053e0:	f8cd a000 	str.w	sl, [sp]
 80053e4:	464b      	mov	r3, r9
 80053e6:	aa03      	add	r2, sp, #12
 80053e8:	4621      	mov	r1, r4
 80053ea:	4640      	mov	r0, r8
 80053ec:	f7ff fee6 	bl	80051bc <_printf_common>
 80053f0:	3001      	adds	r0, #1
 80053f2:	d14a      	bne.n	800548a <_printf_i+0x1f2>
 80053f4:	f04f 30ff 	mov.w	r0, #4294967295
 80053f8:	b004      	add	sp, #16
 80053fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80053fe:	6823      	ldr	r3, [r4, #0]
 8005400:	f043 0320 	orr.w	r3, r3, #32
 8005404:	6023      	str	r3, [r4, #0]
 8005406:	4833      	ldr	r0, [pc, #204]	@ (80054d4 <_printf_i+0x23c>)
 8005408:	2778      	movs	r7, #120	@ 0x78
 800540a:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800540e:	6823      	ldr	r3, [r4, #0]
 8005410:	6831      	ldr	r1, [r6, #0]
 8005412:	061f      	lsls	r7, r3, #24
 8005414:	f851 5b04 	ldr.w	r5, [r1], #4
 8005418:	d402      	bmi.n	8005420 <_printf_i+0x188>
 800541a:	065f      	lsls	r7, r3, #25
 800541c:	bf48      	it	mi
 800541e:	b2ad      	uxthmi	r5, r5
 8005420:	6031      	str	r1, [r6, #0]
 8005422:	07d9      	lsls	r1, r3, #31
 8005424:	bf44      	itt	mi
 8005426:	f043 0320 	orrmi.w	r3, r3, #32
 800542a:	6023      	strmi	r3, [r4, #0]
 800542c:	b11d      	cbz	r5, 8005436 <_printf_i+0x19e>
 800542e:	2310      	movs	r3, #16
 8005430:	e7ac      	b.n	800538c <_printf_i+0xf4>
 8005432:	4827      	ldr	r0, [pc, #156]	@ (80054d0 <_printf_i+0x238>)
 8005434:	e7e9      	b.n	800540a <_printf_i+0x172>
 8005436:	6823      	ldr	r3, [r4, #0]
 8005438:	f023 0320 	bic.w	r3, r3, #32
 800543c:	6023      	str	r3, [r4, #0]
 800543e:	e7f6      	b.n	800542e <_printf_i+0x196>
 8005440:	4616      	mov	r6, r2
 8005442:	e7bd      	b.n	80053c0 <_printf_i+0x128>
 8005444:	6833      	ldr	r3, [r6, #0]
 8005446:	6825      	ldr	r5, [r4, #0]
 8005448:	6961      	ldr	r1, [r4, #20]
 800544a:	1d18      	adds	r0, r3, #4
 800544c:	6030      	str	r0, [r6, #0]
 800544e:	062e      	lsls	r6, r5, #24
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	d501      	bpl.n	8005458 <_printf_i+0x1c0>
 8005454:	6019      	str	r1, [r3, #0]
 8005456:	e002      	b.n	800545e <_printf_i+0x1c6>
 8005458:	0668      	lsls	r0, r5, #25
 800545a:	d5fb      	bpl.n	8005454 <_printf_i+0x1bc>
 800545c:	8019      	strh	r1, [r3, #0]
 800545e:	2300      	movs	r3, #0
 8005460:	6123      	str	r3, [r4, #16]
 8005462:	4616      	mov	r6, r2
 8005464:	e7bc      	b.n	80053e0 <_printf_i+0x148>
 8005466:	6833      	ldr	r3, [r6, #0]
 8005468:	1d1a      	adds	r2, r3, #4
 800546a:	6032      	str	r2, [r6, #0]
 800546c:	681e      	ldr	r6, [r3, #0]
 800546e:	6862      	ldr	r2, [r4, #4]
 8005470:	2100      	movs	r1, #0
 8005472:	4630      	mov	r0, r6
 8005474:	f7fa febc 	bl	80001f0 <memchr>
 8005478:	b108      	cbz	r0, 800547e <_printf_i+0x1e6>
 800547a:	1b80      	subs	r0, r0, r6
 800547c:	6060      	str	r0, [r4, #4]
 800547e:	6863      	ldr	r3, [r4, #4]
 8005480:	6123      	str	r3, [r4, #16]
 8005482:	2300      	movs	r3, #0
 8005484:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005488:	e7aa      	b.n	80053e0 <_printf_i+0x148>
 800548a:	6923      	ldr	r3, [r4, #16]
 800548c:	4632      	mov	r2, r6
 800548e:	4649      	mov	r1, r9
 8005490:	4640      	mov	r0, r8
 8005492:	47d0      	blx	sl
 8005494:	3001      	adds	r0, #1
 8005496:	d0ad      	beq.n	80053f4 <_printf_i+0x15c>
 8005498:	6823      	ldr	r3, [r4, #0]
 800549a:	079b      	lsls	r3, r3, #30
 800549c:	d413      	bmi.n	80054c6 <_printf_i+0x22e>
 800549e:	68e0      	ldr	r0, [r4, #12]
 80054a0:	9b03      	ldr	r3, [sp, #12]
 80054a2:	4298      	cmp	r0, r3
 80054a4:	bfb8      	it	lt
 80054a6:	4618      	movlt	r0, r3
 80054a8:	e7a6      	b.n	80053f8 <_printf_i+0x160>
 80054aa:	2301      	movs	r3, #1
 80054ac:	4632      	mov	r2, r6
 80054ae:	4649      	mov	r1, r9
 80054b0:	4640      	mov	r0, r8
 80054b2:	47d0      	blx	sl
 80054b4:	3001      	adds	r0, #1
 80054b6:	d09d      	beq.n	80053f4 <_printf_i+0x15c>
 80054b8:	3501      	adds	r5, #1
 80054ba:	68e3      	ldr	r3, [r4, #12]
 80054bc:	9903      	ldr	r1, [sp, #12]
 80054be:	1a5b      	subs	r3, r3, r1
 80054c0:	42ab      	cmp	r3, r5
 80054c2:	dcf2      	bgt.n	80054aa <_printf_i+0x212>
 80054c4:	e7eb      	b.n	800549e <_printf_i+0x206>
 80054c6:	2500      	movs	r5, #0
 80054c8:	f104 0619 	add.w	r6, r4, #25
 80054cc:	e7f5      	b.n	80054ba <_printf_i+0x222>
 80054ce:	bf00      	nop
 80054d0:	08005a82 	.word	0x08005a82
 80054d4:	08005a93 	.word	0x08005a93

080054d8 <__sflush_r>:
 80054d8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80054dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80054e0:	0716      	lsls	r6, r2, #28
 80054e2:	4605      	mov	r5, r0
 80054e4:	460c      	mov	r4, r1
 80054e6:	d454      	bmi.n	8005592 <__sflush_r+0xba>
 80054e8:	684b      	ldr	r3, [r1, #4]
 80054ea:	2b00      	cmp	r3, #0
 80054ec:	dc02      	bgt.n	80054f4 <__sflush_r+0x1c>
 80054ee:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80054f0:	2b00      	cmp	r3, #0
 80054f2:	dd48      	ble.n	8005586 <__sflush_r+0xae>
 80054f4:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80054f6:	2e00      	cmp	r6, #0
 80054f8:	d045      	beq.n	8005586 <__sflush_r+0xae>
 80054fa:	2300      	movs	r3, #0
 80054fc:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8005500:	682f      	ldr	r7, [r5, #0]
 8005502:	6a21      	ldr	r1, [r4, #32]
 8005504:	602b      	str	r3, [r5, #0]
 8005506:	d030      	beq.n	800556a <__sflush_r+0x92>
 8005508:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800550a:	89a3      	ldrh	r3, [r4, #12]
 800550c:	0759      	lsls	r1, r3, #29
 800550e:	d505      	bpl.n	800551c <__sflush_r+0x44>
 8005510:	6863      	ldr	r3, [r4, #4]
 8005512:	1ad2      	subs	r2, r2, r3
 8005514:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8005516:	b10b      	cbz	r3, 800551c <__sflush_r+0x44>
 8005518:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800551a:	1ad2      	subs	r2, r2, r3
 800551c:	2300      	movs	r3, #0
 800551e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8005520:	6a21      	ldr	r1, [r4, #32]
 8005522:	4628      	mov	r0, r5
 8005524:	47b0      	blx	r6
 8005526:	1c43      	adds	r3, r0, #1
 8005528:	89a3      	ldrh	r3, [r4, #12]
 800552a:	d106      	bne.n	800553a <__sflush_r+0x62>
 800552c:	6829      	ldr	r1, [r5, #0]
 800552e:	291d      	cmp	r1, #29
 8005530:	d82b      	bhi.n	800558a <__sflush_r+0xb2>
 8005532:	4a2a      	ldr	r2, [pc, #168]	@ (80055dc <__sflush_r+0x104>)
 8005534:	410a      	asrs	r2, r1
 8005536:	07d6      	lsls	r6, r2, #31
 8005538:	d427      	bmi.n	800558a <__sflush_r+0xb2>
 800553a:	2200      	movs	r2, #0
 800553c:	6062      	str	r2, [r4, #4]
 800553e:	04d9      	lsls	r1, r3, #19
 8005540:	6922      	ldr	r2, [r4, #16]
 8005542:	6022      	str	r2, [r4, #0]
 8005544:	d504      	bpl.n	8005550 <__sflush_r+0x78>
 8005546:	1c42      	adds	r2, r0, #1
 8005548:	d101      	bne.n	800554e <__sflush_r+0x76>
 800554a:	682b      	ldr	r3, [r5, #0]
 800554c:	b903      	cbnz	r3, 8005550 <__sflush_r+0x78>
 800554e:	6560      	str	r0, [r4, #84]	@ 0x54
 8005550:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005552:	602f      	str	r7, [r5, #0]
 8005554:	b1b9      	cbz	r1, 8005586 <__sflush_r+0xae>
 8005556:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800555a:	4299      	cmp	r1, r3
 800555c:	d002      	beq.n	8005564 <__sflush_r+0x8c>
 800555e:	4628      	mov	r0, r5
 8005560:	f7ff fa92 	bl	8004a88 <_free_r>
 8005564:	2300      	movs	r3, #0
 8005566:	6363      	str	r3, [r4, #52]	@ 0x34
 8005568:	e00d      	b.n	8005586 <__sflush_r+0xae>
 800556a:	2301      	movs	r3, #1
 800556c:	4628      	mov	r0, r5
 800556e:	47b0      	blx	r6
 8005570:	4602      	mov	r2, r0
 8005572:	1c50      	adds	r0, r2, #1
 8005574:	d1c9      	bne.n	800550a <__sflush_r+0x32>
 8005576:	682b      	ldr	r3, [r5, #0]
 8005578:	2b00      	cmp	r3, #0
 800557a:	d0c6      	beq.n	800550a <__sflush_r+0x32>
 800557c:	2b1d      	cmp	r3, #29
 800557e:	d001      	beq.n	8005584 <__sflush_r+0xac>
 8005580:	2b16      	cmp	r3, #22
 8005582:	d11e      	bne.n	80055c2 <__sflush_r+0xea>
 8005584:	602f      	str	r7, [r5, #0]
 8005586:	2000      	movs	r0, #0
 8005588:	e022      	b.n	80055d0 <__sflush_r+0xf8>
 800558a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800558e:	b21b      	sxth	r3, r3
 8005590:	e01b      	b.n	80055ca <__sflush_r+0xf2>
 8005592:	690f      	ldr	r7, [r1, #16]
 8005594:	2f00      	cmp	r7, #0
 8005596:	d0f6      	beq.n	8005586 <__sflush_r+0xae>
 8005598:	0793      	lsls	r3, r2, #30
 800559a:	680e      	ldr	r6, [r1, #0]
 800559c:	bf08      	it	eq
 800559e:	694b      	ldreq	r3, [r1, #20]
 80055a0:	600f      	str	r7, [r1, #0]
 80055a2:	bf18      	it	ne
 80055a4:	2300      	movne	r3, #0
 80055a6:	eba6 0807 	sub.w	r8, r6, r7
 80055aa:	608b      	str	r3, [r1, #8]
 80055ac:	f1b8 0f00 	cmp.w	r8, #0
 80055b0:	dde9      	ble.n	8005586 <__sflush_r+0xae>
 80055b2:	6a21      	ldr	r1, [r4, #32]
 80055b4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80055b6:	4643      	mov	r3, r8
 80055b8:	463a      	mov	r2, r7
 80055ba:	4628      	mov	r0, r5
 80055bc:	47b0      	blx	r6
 80055be:	2800      	cmp	r0, #0
 80055c0:	dc08      	bgt.n	80055d4 <__sflush_r+0xfc>
 80055c2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80055c6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80055ca:	81a3      	strh	r3, [r4, #12]
 80055cc:	f04f 30ff 	mov.w	r0, #4294967295
 80055d0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80055d4:	4407      	add	r7, r0
 80055d6:	eba8 0800 	sub.w	r8, r8, r0
 80055da:	e7e7      	b.n	80055ac <__sflush_r+0xd4>
 80055dc:	dfbffffe 	.word	0xdfbffffe

080055e0 <_fflush_r>:
 80055e0:	b538      	push	{r3, r4, r5, lr}
 80055e2:	690b      	ldr	r3, [r1, #16]
 80055e4:	4605      	mov	r5, r0
 80055e6:	460c      	mov	r4, r1
 80055e8:	b913      	cbnz	r3, 80055f0 <_fflush_r+0x10>
 80055ea:	2500      	movs	r5, #0
 80055ec:	4628      	mov	r0, r5
 80055ee:	bd38      	pop	{r3, r4, r5, pc}
 80055f0:	b118      	cbz	r0, 80055fa <_fflush_r+0x1a>
 80055f2:	6a03      	ldr	r3, [r0, #32]
 80055f4:	b90b      	cbnz	r3, 80055fa <_fflush_r+0x1a>
 80055f6:	f7fe ffab 	bl	8004550 <__sinit>
 80055fa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80055fe:	2b00      	cmp	r3, #0
 8005600:	d0f3      	beq.n	80055ea <_fflush_r+0xa>
 8005602:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8005604:	07d0      	lsls	r0, r2, #31
 8005606:	d404      	bmi.n	8005612 <_fflush_r+0x32>
 8005608:	0599      	lsls	r1, r3, #22
 800560a:	d402      	bmi.n	8005612 <_fflush_r+0x32>
 800560c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800560e:	f7ff fa12 	bl	8004a36 <__retarget_lock_acquire_recursive>
 8005612:	4628      	mov	r0, r5
 8005614:	4621      	mov	r1, r4
 8005616:	f7ff ff5f 	bl	80054d8 <__sflush_r>
 800561a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800561c:	07da      	lsls	r2, r3, #31
 800561e:	4605      	mov	r5, r0
 8005620:	d4e4      	bmi.n	80055ec <_fflush_r+0xc>
 8005622:	89a3      	ldrh	r3, [r4, #12]
 8005624:	059b      	lsls	r3, r3, #22
 8005626:	d4e1      	bmi.n	80055ec <_fflush_r+0xc>
 8005628:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800562a:	f7ff fa05 	bl	8004a38 <__retarget_lock_release_recursive>
 800562e:	e7dd      	b.n	80055ec <_fflush_r+0xc>

08005630 <fiprintf>:
 8005630:	b40e      	push	{r1, r2, r3}
 8005632:	b503      	push	{r0, r1, lr}
 8005634:	4601      	mov	r1, r0
 8005636:	ab03      	add	r3, sp, #12
 8005638:	4805      	ldr	r0, [pc, #20]	@ (8005650 <fiprintf+0x20>)
 800563a:	f853 2b04 	ldr.w	r2, [r3], #4
 800563e:	6800      	ldr	r0, [r0, #0]
 8005640:	9301      	str	r3, [sp, #4]
 8005642:	f7ff fca3 	bl	8004f8c <_vfiprintf_r>
 8005646:	b002      	add	sp, #8
 8005648:	f85d eb04 	ldr.w	lr, [sp], #4
 800564c:	b003      	add	sp, #12
 800564e:	4770      	bx	lr
 8005650:	2000001c 	.word	0x2000001c

08005654 <__swhatbuf_r>:
 8005654:	b570      	push	{r4, r5, r6, lr}
 8005656:	460c      	mov	r4, r1
 8005658:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800565c:	2900      	cmp	r1, #0
 800565e:	b096      	sub	sp, #88	@ 0x58
 8005660:	4615      	mov	r5, r2
 8005662:	461e      	mov	r6, r3
 8005664:	da0d      	bge.n	8005682 <__swhatbuf_r+0x2e>
 8005666:	89a3      	ldrh	r3, [r4, #12]
 8005668:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800566c:	f04f 0100 	mov.w	r1, #0
 8005670:	bf14      	ite	ne
 8005672:	2340      	movne	r3, #64	@ 0x40
 8005674:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8005678:	2000      	movs	r0, #0
 800567a:	6031      	str	r1, [r6, #0]
 800567c:	602b      	str	r3, [r5, #0]
 800567e:	b016      	add	sp, #88	@ 0x58
 8005680:	bd70      	pop	{r4, r5, r6, pc}
 8005682:	466a      	mov	r2, sp
 8005684:	f000 f862 	bl	800574c <_fstat_r>
 8005688:	2800      	cmp	r0, #0
 800568a:	dbec      	blt.n	8005666 <__swhatbuf_r+0x12>
 800568c:	9901      	ldr	r1, [sp, #4]
 800568e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8005692:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8005696:	4259      	negs	r1, r3
 8005698:	4159      	adcs	r1, r3
 800569a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800569e:	e7eb      	b.n	8005678 <__swhatbuf_r+0x24>

080056a0 <__smakebuf_r>:
 80056a0:	898b      	ldrh	r3, [r1, #12]
 80056a2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80056a4:	079d      	lsls	r5, r3, #30
 80056a6:	4606      	mov	r6, r0
 80056a8:	460c      	mov	r4, r1
 80056aa:	d507      	bpl.n	80056bc <__smakebuf_r+0x1c>
 80056ac:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80056b0:	6023      	str	r3, [r4, #0]
 80056b2:	6123      	str	r3, [r4, #16]
 80056b4:	2301      	movs	r3, #1
 80056b6:	6163      	str	r3, [r4, #20]
 80056b8:	b003      	add	sp, #12
 80056ba:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80056bc:	ab01      	add	r3, sp, #4
 80056be:	466a      	mov	r2, sp
 80056c0:	f7ff ffc8 	bl	8005654 <__swhatbuf_r>
 80056c4:	9f00      	ldr	r7, [sp, #0]
 80056c6:	4605      	mov	r5, r0
 80056c8:	4639      	mov	r1, r7
 80056ca:	4630      	mov	r0, r6
 80056cc:	f7ff fa50 	bl	8004b70 <_malloc_r>
 80056d0:	b948      	cbnz	r0, 80056e6 <__smakebuf_r+0x46>
 80056d2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80056d6:	059a      	lsls	r2, r3, #22
 80056d8:	d4ee      	bmi.n	80056b8 <__smakebuf_r+0x18>
 80056da:	f023 0303 	bic.w	r3, r3, #3
 80056de:	f043 0302 	orr.w	r3, r3, #2
 80056e2:	81a3      	strh	r3, [r4, #12]
 80056e4:	e7e2      	b.n	80056ac <__smakebuf_r+0xc>
 80056e6:	89a3      	ldrh	r3, [r4, #12]
 80056e8:	6020      	str	r0, [r4, #0]
 80056ea:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80056ee:	81a3      	strh	r3, [r4, #12]
 80056f0:	9b01      	ldr	r3, [sp, #4]
 80056f2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80056f6:	b15b      	cbz	r3, 8005710 <__smakebuf_r+0x70>
 80056f8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80056fc:	4630      	mov	r0, r6
 80056fe:	f000 f837 	bl	8005770 <_isatty_r>
 8005702:	b128      	cbz	r0, 8005710 <__smakebuf_r+0x70>
 8005704:	89a3      	ldrh	r3, [r4, #12]
 8005706:	f023 0303 	bic.w	r3, r3, #3
 800570a:	f043 0301 	orr.w	r3, r3, #1
 800570e:	81a3      	strh	r3, [r4, #12]
 8005710:	89a3      	ldrh	r3, [r4, #12]
 8005712:	431d      	orrs	r5, r3
 8005714:	81a5      	strh	r5, [r4, #12]
 8005716:	e7cf      	b.n	80056b8 <__smakebuf_r+0x18>

08005718 <memmove>:
 8005718:	4288      	cmp	r0, r1
 800571a:	b510      	push	{r4, lr}
 800571c:	eb01 0402 	add.w	r4, r1, r2
 8005720:	d902      	bls.n	8005728 <memmove+0x10>
 8005722:	4284      	cmp	r4, r0
 8005724:	4623      	mov	r3, r4
 8005726:	d807      	bhi.n	8005738 <memmove+0x20>
 8005728:	1e43      	subs	r3, r0, #1
 800572a:	42a1      	cmp	r1, r4
 800572c:	d008      	beq.n	8005740 <memmove+0x28>
 800572e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005732:	f803 2f01 	strb.w	r2, [r3, #1]!
 8005736:	e7f8      	b.n	800572a <memmove+0x12>
 8005738:	4402      	add	r2, r0
 800573a:	4601      	mov	r1, r0
 800573c:	428a      	cmp	r2, r1
 800573e:	d100      	bne.n	8005742 <memmove+0x2a>
 8005740:	bd10      	pop	{r4, pc}
 8005742:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005746:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800574a:	e7f7      	b.n	800573c <memmove+0x24>

0800574c <_fstat_r>:
 800574c:	b538      	push	{r3, r4, r5, lr}
 800574e:	4d07      	ldr	r5, [pc, #28]	@ (800576c <_fstat_r+0x20>)
 8005750:	2300      	movs	r3, #0
 8005752:	4604      	mov	r4, r0
 8005754:	4608      	mov	r0, r1
 8005756:	4611      	mov	r1, r2
 8005758:	602b      	str	r3, [r5, #0]
 800575a:	f7fb fd65 	bl	8001228 <_fstat>
 800575e:	1c43      	adds	r3, r0, #1
 8005760:	d102      	bne.n	8005768 <_fstat_r+0x1c>
 8005762:	682b      	ldr	r3, [r5, #0]
 8005764:	b103      	cbz	r3, 8005768 <_fstat_r+0x1c>
 8005766:	6023      	str	r3, [r4, #0]
 8005768:	bd38      	pop	{r3, r4, r5, pc}
 800576a:	bf00      	nop
 800576c:	20000380 	.word	0x20000380

08005770 <_isatty_r>:
 8005770:	b538      	push	{r3, r4, r5, lr}
 8005772:	4d06      	ldr	r5, [pc, #24]	@ (800578c <_isatty_r+0x1c>)
 8005774:	2300      	movs	r3, #0
 8005776:	4604      	mov	r4, r0
 8005778:	4608      	mov	r0, r1
 800577a:	602b      	str	r3, [r5, #0]
 800577c:	f7fb fd64 	bl	8001248 <_isatty>
 8005780:	1c43      	adds	r3, r0, #1
 8005782:	d102      	bne.n	800578a <_isatty_r+0x1a>
 8005784:	682b      	ldr	r3, [r5, #0]
 8005786:	b103      	cbz	r3, 800578a <_isatty_r+0x1a>
 8005788:	6023      	str	r3, [r4, #0]
 800578a:	bd38      	pop	{r3, r4, r5, pc}
 800578c:	20000380 	.word	0x20000380

08005790 <_sbrk_r>:
 8005790:	b538      	push	{r3, r4, r5, lr}
 8005792:	4d06      	ldr	r5, [pc, #24]	@ (80057ac <_sbrk_r+0x1c>)
 8005794:	2300      	movs	r3, #0
 8005796:	4604      	mov	r4, r0
 8005798:	4608      	mov	r0, r1
 800579a:	602b      	str	r3, [r5, #0]
 800579c:	f7fb fd6c 	bl	8001278 <_sbrk>
 80057a0:	1c43      	adds	r3, r0, #1
 80057a2:	d102      	bne.n	80057aa <_sbrk_r+0x1a>
 80057a4:	682b      	ldr	r3, [r5, #0]
 80057a6:	b103      	cbz	r3, 80057aa <_sbrk_r+0x1a>
 80057a8:	6023      	str	r3, [r4, #0]
 80057aa:	bd38      	pop	{r3, r4, r5, pc}
 80057ac:	20000380 	.word	0x20000380

080057b0 <memcpy>:
 80057b0:	440a      	add	r2, r1
 80057b2:	4291      	cmp	r1, r2
 80057b4:	f100 33ff 	add.w	r3, r0, #4294967295
 80057b8:	d100      	bne.n	80057bc <memcpy+0xc>
 80057ba:	4770      	bx	lr
 80057bc:	b510      	push	{r4, lr}
 80057be:	f811 4b01 	ldrb.w	r4, [r1], #1
 80057c2:	f803 4f01 	strb.w	r4, [r3, #1]!
 80057c6:	4291      	cmp	r1, r2
 80057c8:	d1f9      	bne.n	80057be <memcpy+0xe>
 80057ca:	bd10      	pop	{r4, pc}

080057cc <abort>:
 80057cc:	b508      	push	{r3, lr}
 80057ce:	2006      	movs	r0, #6
 80057d0:	f000 f85a 	bl	8005888 <raise>
 80057d4:	2001      	movs	r0, #1
 80057d6:	f7fb fcd7 	bl	8001188 <_exit>

080057da <_realloc_r>:
 80057da:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80057de:	4680      	mov	r8, r0
 80057e0:	4615      	mov	r5, r2
 80057e2:	460c      	mov	r4, r1
 80057e4:	b921      	cbnz	r1, 80057f0 <_realloc_r+0x16>
 80057e6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80057ea:	4611      	mov	r1, r2
 80057ec:	f7ff b9c0 	b.w	8004b70 <_malloc_r>
 80057f0:	b92a      	cbnz	r2, 80057fe <_realloc_r+0x24>
 80057f2:	f7ff f949 	bl	8004a88 <_free_r>
 80057f6:	2400      	movs	r4, #0
 80057f8:	4620      	mov	r0, r4
 80057fa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80057fe:	f000 f85f 	bl	80058c0 <_malloc_usable_size_r>
 8005802:	4285      	cmp	r5, r0
 8005804:	4606      	mov	r6, r0
 8005806:	d802      	bhi.n	800580e <_realloc_r+0x34>
 8005808:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800580c:	d8f4      	bhi.n	80057f8 <_realloc_r+0x1e>
 800580e:	4629      	mov	r1, r5
 8005810:	4640      	mov	r0, r8
 8005812:	f7ff f9ad 	bl	8004b70 <_malloc_r>
 8005816:	4607      	mov	r7, r0
 8005818:	2800      	cmp	r0, #0
 800581a:	d0ec      	beq.n	80057f6 <_realloc_r+0x1c>
 800581c:	42b5      	cmp	r5, r6
 800581e:	462a      	mov	r2, r5
 8005820:	4621      	mov	r1, r4
 8005822:	bf28      	it	cs
 8005824:	4632      	movcs	r2, r6
 8005826:	f7ff ffc3 	bl	80057b0 <memcpy>
 800582a:	4621      	mov	r1, r4
 800582c:	4640      	mov	r0, r8
 800582e:	f7ff f92b 	bl	8004a88 <_free_r>
 8005832:	463c      	mov	r4, r7
 8005834:	e7e0      	b.n	80057f8 <_realloc_r+0x1e>

08005836 <_raise_r>:
 8005836:	291f      	cmp	r1, #31
 8005838:	b538      	push	{r3, r4, r5, lr}
 800583a:	4605      	mov	r5, r0
 800583c:	460c      	mov	r4, r1
 800583e:	d904      	bls.n	800584a <_raise_r+0x14>
 8005840:	2316      	movs	r3, #22
 8005842:	6003      	str	r3, [r0, #0]
 8005844:	f04f 30ff 	mov.w	r0, #4294967295
 8005848:	bd38      	pop	{r3, r4, r5, pc}
 800584a:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800584c:	b112      	cbz	r2, 8005854 <_raise_r+0x1e>
 800584e:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8005852:	b94b      	cbnz	r3, 8005868 <_raise_r+0x32>
 8005854:	4628      	mov	r0, r5
 8005856:	f000 f831 	bl	80058bc <_getpid_r>
 800585a:	4622      	mov	r2, r4
 800585c:	4601      	mov	r1, r0
 800585e:	4628      	mov	r0, r5
 8005860:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005864:	f000 b818 	b.w	8005898 <_kill_r>
 8005868:	2b01      	cmp	r3, #1
 800586a:	d00a      	beq.n	8005882 <_raise_r+0x4c>
 800586c:	1c59      	adds	r1, r3, #1
 800586e:	d103      	bne.n	8005878 <_raise_r+0x42>
 8005870:	2316      	movs	r3, #22
 8005872:	6003      	str	r3, [r0, #0]
 8005874:	2001      	movs	r0, #1
 8005876:	e7e7      	b.n	8005848 <_raise_r+0x12>
 8005878:	2100      	movs	r1, #0
 800587a:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800587e:	4620      	mov	r0, r4
 8005880:	4798      	blx	r3
 8005882:	2000      	movs	r0, #0
 8005884:	e7e0      	b.n	8005848 <_raise_r+0x12>
	...

08005888 <raise>:
 8005888:	4b02      	ldr	r3, [pc, #8]	@ (8005894 <raise+0xc>)
 800588a:	4601      	mov	r1, r0
 800588c:	6818      	ldr	r0, [r3, #0]
 800588e:	f7ff bfd2 	b.w	8005836 <_raise_r>
 8005892:	bf00      	nop
 8005894:	2000001c 	.word	0x2000001c

08005898 <_kill_r>:
 8005898:	b538      	push	{r3, r4, r5, lr}
 800589a:	4d07      	ldr	r5, [pc, #28]	@ (80058b8 <_kill_r+0x20>)
 800589c:	2300      	movs	r3, #0
 800589e:	4604      	mov	r4, r0
 80058a0:	4608      	mov	r0, r1
 80058a2:	4611      	mov	r1, r2
 80058a4:	602b      	str	r3, [r5, #0]
 80058a6:	f7fb fc5f 	bl	8001168 <_kill>
 80058aa:	1c43      	adds	r3, r0, #1
 80058ac:	d102      	bne.n	80058b4 <_kill_r+0x1c>
 80058ae:	682b      	ldr	r3, [r5, #0]
 80058b0:	b103      	cbz	r3, 80058b4 <_kill_r+0x1c>
 80058b2:	6023      	str	r3, [r4, #0]
 80058b4:	bd38      	pop	{r3, r4, r5, pc}
 80058b6:	bf00      	nop
 80058b8:	20000380 	.word	0x20000380

080058bc <_getpid_r>:
 80058bc:	f7fb bc4c 	b.w	8001158 <_getpid>

080058c0 <_malloc_usable_size_r>:
 80058c0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80058c4:	1f18      	subs	r0, r3, #4
 80058c6:	2b00      	cmp	r3, #0
 80058c8:	bfbc      	itt	lt
 80058ca:	580b      	ldrlt	r3, [r1, r0]
 80058cc:	18c0      	addlt	r0, r0, r3
 80058ce:	4770      	bx	lr

080058d0 <_init>:
 80058d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80058d2:	bf00      	nop
 80058d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80058d6:	bc08      	pop	{r3}
 80058d8:	469e      	mov	lr, r3
 80058da:	4770      	bx	lr

080058dc <_fini>:
 80058dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80058de:	bf00      	nop
 80058e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80058e2:	bc08      	pop	{r3}
 80058e4:	469e      	mov	lr, r3
 80058e6:	4770      	bx	lr
