<profile>

<section name = "Vitis HLS Report for 'unpack_blk_to_stream'" level="0">
<item name = "Date">Sun Jan 19 20:57:19 2025
</item>
<item name = "Version">2024.1 (Build 5069499 on May 21 2024)</item>
<item name = "Project">SoC_hls_component</item>
<item name = "Solution">hls (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00 ns, 3.544 ns, 0 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, 0, 0, loop auto-rewind stp(delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_255_1">?, ?, 6, 3, 1, ?, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 38, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">0, -, 36, 40, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, 0, 108, -</column>
<column name="Register">-, -, 110, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="CTRL_s_axi_U">CTRL_s_axi, 0, 0, 36, 40, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ap_block_state2_pp0_stage1_iter0">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state4_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state6_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op32_read_state2">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op37_write_state3">and, 0, 0, 2, 1, 1</column>
<column name="grp_nbreadreq_fu_76_p3">and, 0, 0, 2, 1, 0</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage0_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage1_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage1_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage2_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage2_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_pp0_stage2_iter0">or, 0, 0, 2, 1, 1</column>
<column name="last_seen_3_fu_161_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln255_fu_127_p2">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="axis_data_last_fu_156_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln255_fu_121_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">20, 4, 1, 4</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="blk_stream_TDATA_blk_n">9, 2, 1, 2</column>
<column name="float_stream_TDATA_blk_n">9, 2, 1, 2</column>
<column name="float_stream_TDATA_int_regslice">20, 4, 32, 128</column>
<column name="float_stream_TLAST_int_regslice">14, 3, 1, 3</column>
<column name="last_seen_fu_72">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="axis_data_last_reg_216">1, 0, 1, 0</column>
<column name="last_seen_2_reg_183">1, 0, 1, 0</column>
<column name="last_seen_fu_72">1, 0, 1, 0</column>
<column name="or_ln255_reg_188">1, 0, 1, 0</column>
<column name="tmp_1_reg_192">1, 0, 1, 0</column>
<column name="tmp_1_reg_192_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="tmp_2_reg_206">32, 0, 32, 0</column>
<column name="tmp_4_reg_211">1, 0, 1, 0</column>
<column name="tmp_reg_178">1, 0, 1, 0</column>
<column name="tmp_s_reg_201">32, 0, 32, 0</column>
<column name="trunc_ln257_reg_196">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_CTRL_AWVALID">in, 1, s_axi, CTRL, return void</column>
<column name="s_axi_CTRL_AWREADY">out, 1, s_axi, CTRL, return void</column>
<column name="s_axi_CTRL_AWADDR">in, 4, s_axi, CTRL, return void</column>
<column name="s_axi_CTRL_WVALID">in, 1, s_axi, CTRL, return void</column>
<column name="s_axi_CTRL_WREADY">out, 1, s_axi, CTRL, return void</column>
<column name="s_axi_CTRL_WDATA">in, 32, s_axi, CTRL, return void</column>
<column name="s_axi_CTRL_WSTRB">in, 4, s_axi, CTRL, return void</column>
<column name="s_axi_CTRL_ARVALID">in, 1, s_axi, CTRL, return void</column>
<column name="s_axi_CTRL_ARREADY">out, 1, s_axi, CTRL, return void</column>
<column name="s_axi_CTRL_ARADDR">in, 4, s_axi, CTRL, return void</column>
<column name="s_axi_CTRL_RVALID">out, 1, s_axi, CTRL, return void</column>
<column name="s_axi_CTRL_RREADY">in, 1, s_axi, CTRL, return void</column>
<column name="s_axi_CTRL_RDATA">out, 32, s_axi, CTRL, return void</column>
<column name="s_axi_CTRL_RRESP">out, 2, s_axi, CTRL, return void</column>
<column name="s_axi_CTRL_BVALID">out, 1, s_axi, CTRL, return void</column>
<column name="s_axi_CTRL_BREADY">in, 1, s_axi, CTRL, return void</column>
<column name="s_axi_CTRL_BRESP">out, 2, s_axi, CTRL, return void</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, unpack_blk_to_stream, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, unpack_blk_to_stream, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, unpack_blk_to_stream, return value</column>
<column name="float_stream_TREADY">in, 1, axis, float_stream_V_last_V, pointer</column>
<column name="float_stream_TVALID">out, 1, axis, float_stream_V_last_V, pointer</column>
<column name="float_stream_TLAST">out, 1, axis, float_stream_V_last_V, pointer</column>
<column name="blk_stream_TDATA">in, 96, axis, blk_stream, pointer</column>
<column name="blk_stream_TVALID">in, 1, axis, blk_stream, pointer</column>
<column name="blk_stream_TREADY">out, 1, axis, blk_stream, pointer</column>
<column name="float_stream_TDATA">out, 32, axis, float_stream_V_data_V, pointer</column>
<column name="float_stream_TKEEP">out, 4, axis, float_stream_V_keep_V, pointer</column>
<column name="float_stream_TSTRB">out, 4, axis, float_stream_V_strb_V, pointer</column>
<column name="float_stream_TUSER">out, 32, axis, float_stream_V_user_V, pointer</column>
</table>
</item>
</section>
</profile>
