#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000018fa7cbd180 .scope module, "labtest" "labtest" 2 18;
 .timescale 0 0;
v0000018fa7d54810_0 .net "FA", 0 0, v0000018fa7cf8ba0_0;  1 drivers
v0000018fa7d54770_0 .net "FB", 0 0, v0000018fa7d54b30_0;  1 drivers
v0000018fa7d54130_0 .var "clk", 0 0;
v0000018fa7d54310_0 .var "reset", 0 0;
v0000018fa7d548b0_0 .net "state", 1 0, L_0000018fa7d541d0;  1 drivers
v0000018fa7d549f0_0 .var "x", 0 0;
L_0000018fa7d541d0 .concat [ 1 1 0 0], v0000018fa7d54b30_0, v0000018fa7cf8ba0_0;
S_0000018fa7cbd310 .scope module, "p" "hello" 2 23, 2 1 0, S_0000018fa7cbd180;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "FA";
    .port_info 1 /OUTPUT 1 "FB";
    .port_info 2 /INPUT 1 "x_in";
    .port_info 3 /INPUT 1 "clock";
    .port_info 4 /INPUT 1 "reset";
L_0000018fa7cf6880 .functor BUFZ 1, v0000018fa7d549f0_0, C4<0>, C4<0>, C4<0>;
L_0000018fa7cf61f0 .functor NOT 1, v0000018fa7d549f0_0, C4<0>, C4<0>, C4<0>;
L_0000018fa7cf6260 .functor AND 1, v0000018fa7d54b30_0, L_0000018fa7cf61f0, C4<1>, C4<1>;
L_0000018fa7cf6490 .functor AND 1, v0000018fa7cf8ba0_0, v0000018fa7d54b30_0, C4<1>, C4<1>;
L_0000018fa7cf6650 .functor OR 1, L_0000018fa7cf6260, L_0000018fa7cf6490, C4<0>, C4<0>;
L_0000018fa7cf67a0 .functor NOT 1, v0000018fa7cf8ba0_0, C4<0>, C4<0>, C4<0>;
L_0000018fa7cf68f0 .functor NOT 1, v0000018fa7d54b30_0, C4<0>, C4<0>, C4<0>;
L_0000018fa7cf6500 .functor AND 1, L_0000018fa7cf67a0, L_0000018fa7cf68f0, C4<1>, C4<1>;
L_0000018fa7cf62d0 .functor AND 1, L_0000018fa7cf6500, v0000018fa7d549f0_0, C4<1>, C4<1>;
L_0000018fa7cf65e0 .functor OR 1, L_0000018fa7cf6650, L_0000018fa7cf62d0, C4<0>, C4<0>;
v0000018fa7d54ef0_0 .net "DA", 0 0, L_0000018fa7cf6880;  1 drivers
v0000018fa7d544f0_0 .net "DB", 0 0, L_0000018fa7cf65e0;  1 drivers
v0000018fa7d54c70_0 .net "FA", 0 0, v0000018fa7cf8ba0_0;  alias, 1 drivers
v0000018fa7d54630_0 .net "FB", 0 0, v0000018fa7d54b30_0;  alias, 1 drivers
v0000018fa7d54db0_0 .net *"_ivl_10", 0 0, L_0000018fa7cf67a0;  1 drivers
v0000018fa7d54bd0_0 .net *"_ivl_12", 0 0, L_0000018fa7cf68f0;  1 drivers
v0000018fa7d54590_0 .net *"_ivl_14", 0 0, L_0000018fa7cf6500;  1 drivers
v0000018fa7d54f90_0 .net *"_ivl_16", 0 0, L_0000018fa7cf62d0;  1 drivers
v0000018fa7d54090_0 .net *"_ivl_2", 0 0, L_0000018fa7cf61f0;  1 drivers
v0000018fa7d54d10_0 .net *"_ivl_4", 0 0, L_0000018fa7cf6260;  1 drivers
v0000018fa7d54a90_0 .net *"_ivl_6", 0 0, L_0000018fa7cf6490;  1 drivers
v0000018fa7d54e50_0 .net *"_ivl_8", 0 0, L_0000018fa7cf6650;  1 drivers
v0000018fa7d543b0_0 .net "clock", 0 0, v0000018fa7d54130_0;  1 drivers
v0000018fa7d546d0_0 .net "reset", 0 0, v0000018fa7d54310_0;  1 drivers
v0000018fa7d54950_0 .net "x_in", 0 0, v0000018fa7d549f0_0;  1 drivers
S_0000018fa7cbc7f0 .scope module, "D_A" "DFF" 2 8, 2 12 0, S_0000018fa7cbd310;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "D";
    .port_info 2 /INPUT 1 "Clk";
    .port_info 3 /INPUT 1 "rst";
v0000018fa7cf8b00_0 .net "Clk", 0 0, v0000018fa7d54130_0;  alias, 1 drivers
v0000018fa7cb6fe0_0 .net "D", 0 0, L_0000018fa7cf6880;  alias, 1 drivers
v0000018fa7cf8ba0_0 .var "Q", 0 0;
v0000018fa7cbd4a0_0 .net "rst", 0 0, v0000018fa7d54310_0;  alias, 1 drivers
E_0000018fa7cf5c60/0 .event negedge, v0000018fa7cbd4a0_0;
E_0000018fa7cf5c60/1 .event posedge, v0000018fa7cf8b00_0;
E_0000018fa7cf5c60 .event/or E_0000018fa7cf5c60/0, E_0000018fa7cf5c60/1;
S_0000018fa7cbc980 .scope module, "D_B" "DFF" 2 9, 2 12 0, S_0000018fa7cbd310;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "D";
    .port_info 2 /INPUT 1 "Clk";
    .port_info 3 /INPUT 1 "rst";
v0000018fa7cbd540_0 .net "Clk", 0 0, v0000018fa7d54130_0;  alias, 1 drivers
v0000018fa7cbcb10_0 .net "D", 0 0, L_0000018fa7cf65e0;  alias, 1 drivers
v0000018fa7d54b30_0 .var "Q", 0 0;
v0000018fa7d54270_0 .net "rst", 0 0, v0000018fa7d54310_0;  alias, 1 drivers
    .scope S_0000018fa7cbc7f0;
T_0 ;
    %wait E_0000018fa7cf5c60;
    %load/vec4 v0000018fa7cbd4a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018fa7cf8ba0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000018fa7cb6fe0_0;
    %assign/vec4 v0000018fa7cf8ba0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000018fa7cbc980;
T_1 ;
    %wait E_0000018fa7cf5c60;
    %load/vec4 v0000018fa7d54270_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018fa7d54b30_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000018fa7cbcb10_0;
    %assign/vec4 v0000018fa7d54b30_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000018fa7cbd180;
T_2 ;
    %vpi_call 2 28 "$dumpfile", "hello.vcd" {0 0 0};
    %vpi_call 2 29 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000018fa7cbd180 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0000018fa7cbd180;
T_3 ;
    %delay 150, 0;
    %vpi_call 2 33 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0000018fa7cbd180;
T_4 ;
    %fork t_1, S_0000018fa7cbd180;
    %fork t_2, S_0000018fa7cbd180;
    %fork t_3, S_0000018fa7cbd180;
    %join;
    %join;
    %join;
    %jmp t_0;
t_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018fa7d54310_0, 0, 1;
    %pushi/vec4 2, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 5, 0;
    %load/vec4 v0000018fa7d54310_0;
    %inv;
    %store/vec4 v0000018fa7d54310_0, 0, 1;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %end;
t_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018fa7d54130_0, 0, 1;
    %pushi/vec4 28, 0, 32;
T_4.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.3, 5;
    %jmp/1 T_4.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 5, 0;
    %load/vec4 v0000018fa7d54130_0;
    %inv;
    %store/vec4 v0000018fa7d54130_0, 0, 1;
    %jmp T_4.2;
T_4.3 ;
    %pop/vec4 1;
    %end;
t_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018fa7d549f0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018fa7d549f0_0, 0, 1;
    %delay 20, 0;
    %load/vec4 v0000018fa7d549f0_0;
    %inv;
    %store/vec4 v0000018fa7d549f0_0, 0, 1;
    %end;
    .scope S_0000018fa7cbd180;
t_0 ;
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "labtest.v";
