Classic Timing Analyzer report for Q6
Mon Apr 29 10:40:52 2024
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Parallel Compilation
  5. tpd
  6. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                 ;
+------------------------------+-------+---------------+-------------+------+------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From ; To   ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+------+------+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 12.449 ns   ; A[0] ; x[3] ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;      ;      ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+------+------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------+
; tpd                                                       ;
+-------+-------------------+-----------------+------+------+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To   ;
+-------+-------------------+-----------------+------+------+
; N/A   ; None              ; 12.449 ns       ; A[0] ; x[3] ;
; N/A   ; None              ; 11.984 ns       ; A[0] ; x[5] ;
; N/A   ; None              ; 11.834 ns       ; B[1] ; x[3] ;
; N/A   ; None              ; 11.613 ns       ; A[0] ; x[2] ;
; N/A   ; None              ; 11.593 ns       ; A[1] ; x[3] ;
; N/A   ; None              ; 11.471 ns       ; A[0] ; x[4] ;
; N/A   ; None              ; 11.461 ns       ; A[2] ; x[3] ;
; N/A   ; None              ; 11.425 ns       ; B[0] ; x[3] ;
; N/A   ; None              ; 11.369 ns       ; B[1] ; x[5] ;
; N/A   ; None              ; 11.304 ns       ; B[2] ; x[3] ;
; N/A   ; None              ; 11.128 ns       ; A[1] ; x[5] ;
; N/A   ; None              ; 11.011 ns       ; A[2] ; x[5] ;
; N/A   ; None              ; 10.998 ns       ; B[1] ; x[2] ;
; N/A   ; None              ; 10.960 ns       ; B[0] ; x[5] ;
; N/A   ; None              ; 10.856 ns       ; B[1] ; x[4] ;
; N/A   ; None              ; 10.839 ns       ; B[2] ; x[5] ;
; N/A   ; None              ; 10.757 ns       ; A[1] ; x[2] ;
; N/A   ; None              ; 10.625 ns       ; A[2] ; x[2] ;
; N/A   ; None              ; 10.615 ns       ; A[1] ; x[4] ;
; N/A   ; None              ; 10.589 ns       ; B[0] ; x[2] ;
; N/A   ; None              ; 10.484 ns       ; A[2] ; x[4] ;
; N/A   ; None              ; 10.466 ns       ; B[2] ; x[2] ;
; N/A   ; None              ; 10.447 ns       ; B[0] ; x[4] ;
; N/A   ; None              ; 10.326 ns       ; B[2] ; x[4] ;
; N/A   ; None              ; 8.856 ns        ; A[0] ; x[1] ;
; N/A   ; None              ; 8.713 ns        ; A[0] ; x[0] ;
; N/A   ; None              ; 8.248 ns        ; B[1] ; x[1] ;
; N/A   ; None              ; 8.057 ns        ; B[0] ; x[0] ;
; N/A   ; None              ; 8.021 ns        ; A[1] ; x[1] ;
; N/A   ; None              ; 7.845 ns        ; B[0] ; x[1] ;
+-------+-------------------+-----------------+------+------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Mon Apr 29 10:40:51 2024
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Q6 -c Q6 --timing_analysis_only
Info: Longest tpd from source pin "A[0]" to destination pin "x[3]" is 12.449 ns
    Info: 1: + IC(0.000 ns) + CELL(0.837 ns) = 0.837 ns; Loc. = PIN_Y14; Fanout = 5; PIN Node = 'A[0]'
    Info: 2: + IC(4.870 ns) + CELL(0.436 ns) = 6.143 ns; Loc. = LCCOMB_X37_Y2_N16; Fanout = 2; COMB Node = 'adder3Bit:ad0|Add0~2'
    Info: 3: + IC(0.000 ns) + CELL(0.125 ns) = 6.268 ns; Loc. = LCCOMB_X37_Y2_N18; Fanout = 2; COMB Node = 'adder3Bit:ad0|Add0~5'
    Info: 4: + IC(0.302 ns) + CELL(0.516 ns) = 7.086 ns; Loc. = LCCOMB_X37_Y2_N0; Fanout = 2; COMB Node = 'Add0~2'
    Info: 5: + IC(0.000 ns) + CELL(0.125 ns) = 7.211 ns; Loc. = LCCOMB_X37_Y2_N2; Fanout = 1; COMB Node = 'Add0~5'
    Info: 6: + IC(3.306 ns) + CELL(1.932 ns) = 12.449 ns; Loc. = PIN_G15; Fanout = 0; PIN Node = 'x[3]'
    Info: Total cell delay = 3.971 ns ( 31.90 % )
    Info: Total interconnect delay = 8.478 ns ( 68.10 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 98 megabytes
    Info: Processing ended: Mon Apr 29 10:40:52 2024
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


