0.7
2020.2
Oct 14 2022
05:20:55
C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week3/week3/week3.gen/sources_1/ip/fifo_8b/sim/fifo_8b.v,1690975009,verilog,,C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week3/week3/week3.gen/sources_1/ip/mmcm_uart/mmcm_uart_clk_wiz.v,,fifo_8b,,uvm,../../../../week3.gen/sources_1/ip/mmcm_uart,,,,,
C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week3/week3/week3.gen/sources_1/ip/ila/sim/ila.v,1690974886,verilog,,C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week3/week3/week3.gen/sources_1/ip/vio/sim/vio.v,,ila,,uvm,../../../../week3.gen/sources_1/ip/mmcm_uart,,,,,
C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week3/week3/week3.gen/sources_1/ip/mmcm_uart/mmcm_uart.v,1690975910,verilog,,,,mmcm_uart,,uvm,../../../../week3.gen/sources_1/ip/mmcm_uart,,,,,
C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week3/week3/week3.gen/sources_1/ip/mmcm_uart/mmcm_uart_clk_wiz.v,1690975910,verilog,,C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week3/week3/week3.gen/sources_1/ip/mmcm_uart/mmcm_uart.v,,mmcm_uart_clk_wiz,,uvm,../../../../week3.gen/sources_1/ip/mmcm_uart,,,,,
C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week3/week3/week3.gen/sources_1/ip/vio/sim/vio.v,1690974822,verilog,,C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week3/week3/week3.gen/sources_1/ip/fifo_8b/sim/fifo_8b.v,,vio,,uvm,../../../../week3.gen/sources_1/ip/mmcm_uart,,,,,
C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week3/week3/week3.sim/sim_1/behav/xsim/glbl.v,1665704903,verilog,,,,glbl,,uvm,,,,,,
C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week3/week3/week3.srcs/sources_1/new/top.sv,1690977062,systemVerilog,,,,top,,uvm,../../../../week3.gen/sources_1/ip/mmcm_uart,,,,,
C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week3/week3/week3.srcs/sources_1/new/uart_rx.sv,1690975838,systemVerilog,,C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week3/week3/week3.srcs/sources_1/new/uart_tx.sv,,uart_rx,,uvm,../../../../week3.gen/sources_1/ip/mmcm_uart,,,,,
C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week3/week3/week3.srcs/sources_1/new/uart_tx.sv,1688915981,systemVerilog,,C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week3/week3/week3.srcs/sources_1/new/top.sv,,uart_tx,,uvm,../../../../week3.gen/sources_1/ip/mmcm_uart,,,,,
