-- ==============================================================
-- Generated by Vitis HLS v2024.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity myproject_relu_ap_fixed_11_9_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s is
port (
    ap_ready : OUT STD_LOGIC;
    data_8_val : IN STD_LOGIC_VECTOR (10 downto 0);
    data_15_val : IN STD_LOGIC_VECTOR (10 downto 0);
    data_23_val : IN STD_LOGIC_VECTOR (10 downto 0);
    data_26_val : IN STD_LOGIC_VECTOR (10 downto 0);
    ap_return_0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (8 downto 0);
    ap_return_2 : OUT STD_LOGIC_VECTOR (8 downto 0);
    ap_return_3 : OUT STD_LOGIC_VECTOR (8 downto 0);
    ap_rst : IN STD_LOGIC );
end;


architecture behav of myproject_relu_ap_fixed_11_9_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_logic_0 : STD_LOGIC := '0';

attribute shreg_extract : string;
    signal icmp_ln45_fu_48_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln46_fu_54_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal icmp_ln45_8_fu_66_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln46_8_fu_72_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal icmp_ln45_9_fu_84_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln46_9_fu_90_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal icmp_ln45_10_fu_102_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln46_10_fu_108_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln45_fu_58_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln45_8_fu_76_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln45_9_fu_94_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln45_10_fu_112_p3 : STD_LOGIC_VECTOR (8 downto 0);


begin



    ap_ready <= ap_const_logic_1;
    ap_return_0 <= select_ln45_fu_58_p3;
    ap_return_1 <= select_ln45_8_fu_76_p3;
    ap_return_2 <= select_ln45_9_fu_94_p3;
    ap_return_3 <= select_ln45_10_fu_112_p3;
    icmp_ln45_10_fu_102_p2 <= "1" when (signed(data_26_val) > signed(ap_const_lv11_0)) else "0";
    icmp_ln45_8_fu_66_p2 <= "1" when (signed(data_15_val) > signed(ap_const_lv11_0)) else "0";
    icmp_ln45_9_fu_84_p2 <= "1" when (signed(data_23_val) > signed(ap_const_lv11_0)) else "0";
    icmp_ln45_fu_48_p2 <= "1" when (signed(data_8_val) > signed(ap_const_lv11_0)) else "0";
    select_ln45_10_fu_112_p3 <= 
        trunc_ln46_10_fu_108_p1 when (icmp_ln45_10_fu_102_p2(0) = '1') else 
        ap_const_lv9_0;
    select_ln45_8_fu_76_p3 <= 
        trunc_ln46_8_fu_72_p1 when (icmp_ln45_8_fu_66_p2(0) = '1') else 
        ap_const_lv9_0;
    select_ln45_9_fu_94_p3 <= 
        trunc_ln46_9_fu_90_p1 when (icmp_ln45_9_fu_84_p2(0) = '1') else 
        ap_const_lv9_0;
    select_ln45_fu_58_p3 <= 
        trunc_ln46_fu_54_p1 when (icmp_ln45_fu_48_p2(0) = '1') else 
        ap_const_lv9_0;
    trunc_ln46_10_fu_108_p1 <= data_26_val(9 - 1 downto 0);
    trunc_ln46_8_fu_72_p1 <= data_15_val(9 - 1 downto 0);
    trunc_ln46_9_fu_90_p1 <= data_23_val(9 - 1 downto 0);
    trunc_ln46_fu_54_p1 <= data_8_val(9 - 1 downto 0);
end behav;
