vendor_name = ModelSim
source_file = 1, C:/ECE 385/Lab5/testbench.sv
source_file = 1, C:/ECE 385/Lab5/test_memory.sv
source_file = 1, C:/ECE 385/Lab5/synchronizers.sv
source_file = 1, C:/ECE 385/Lab5/slc3_testtop.sv
source_file = 1, C:/ECE 385/Lab5/slc3_sramtop.sv
source_file = 1, C:/ECE 385/Lab5/SLC3_2.sv
source_file = 1, C:/ECE 385/Lab5/slc3.sv
source_file = 1, C:/ECE 385/Lab5/memory_contents.sv
source_file = 1, C:/ECE 385/Lab5/Mem2IO.sv
source_file = 1, C:/ECE 385/Lab5/ISDU.sv
source_file = 1, C:/ECE 385/Lab5/Instantiateram.sv
source_file = 1, C:/ECE 385/Lab5/HexDriver.sv
source_file = 1, C:/ECE 385/Lab5/datapath.sv
source_file = 1, C:/ECE 385/Lab5/register_file.sv
source_file = 1, C:/ECE 385/Lab5/ram.qip
source_file = 1, C:/ECE 385/Lab5/ram.v
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/ECE 385/Lab5/db/altsyncram_hag1.tdf
design_name = slc3_sramtop
instance = comp, \~QUARTUS_CREATED_GND~I , ~QUARTUS_CREATED_GND~I, slc3_sramtop, 1
instance = comp, \LED[0]~output , LED[0]~output, slc3_sramtop, 1
instance = comp, \LED[1]~output , LED[1]~output, slc3_sramtop, 1
instance = comp, \LED[2]~output , LED[2]~output, slc3_sramtop, 1
instance = comp, \LED[3]~output , LED[3]~output, slc3_sramtop, 1
instance = comp, \LED[4]~output , LED[4]~output, slc3_sramtop, 1
instance = comp, \LED[5]~output , LED[5]~output, slc3_sramtop, 1
instance = comp, \LED[6]~output , LED[6]~output, slc3_sramtop, 1
instance = comp, \LED[7]~output , LED[7]~output, slc3_sramtop, 1
instance = comp, \LED[8]~output , LED[8]~output, slc3_sramtop, 1
instance = comp, \LED[9]~output , LED[9]~output, slc3_sramtop, 1
instance = comp, \HEX0[0]~output , HEX0[0]~output, slc3_sramtop, 1
instance = comp, \HEX0[1]~output , HEX0[1]~output, slc3_sramtop, 1
instance = comp, \HEX0[2]~output , HEX0[2]~output, slc3_sramtop, 1
instance = comp, \HEX0[3]~output , HEX0[3]~output, slc3_sramtop, 1
instance = comp, \HEX0[4]~output , HEX0[4]~output, slc3_sramtop, 1
instance = comp, \HEX0[5]~output , HEX0[5]~output, slc3_sramtop, 1
instance = comp, \HEX0[6]~output , HEX0[6]~output, slc3_sramtop, 1
instance = comp, \HEX1[0]~output , HEX1[0]~output, slc3_sramtop, 1
instance = comp, \HEX1[1]~output , HEX1[1]~output, slc3_sramtop, 1
instance = comp, \HEX1[2]~output , HEX1[2]~output, slc3_sramtop, 1
instance = comp, \HEX1[3]~output , HEX1[3]~output, slc3_sramtop, 1
instance = comp, \HEX1[4]~output , HEX1[4]~output, slc3_sramtop, 1
instance = comp, \HEX1[5]~output , HEX1[5]~output, slc3_sramtop, 1
instance = comp, \HEX1[6]~output , HEX1[6]~output, slc3_sramtop, 1
instance = comp, \HEX2[0]~output , HEX2[0]~output, slc3_sramtop, 1
instance = comp, \HEX2[1]~output , HEX2[1]~output, slc3_sramtop, 1
instance = comp, \HEX2[2]~output , HEX2[2]~output, slc3_sramtop, 1
instance = comp, \HEX2[3]~output , HEX2[3]~output, slc3_sramtop, 1
instance = comp, \HEX2[4]~output , HEX2[4]~output, slc3_sramtop, 1
instance = comp, \HEX2[5]~output , HEX2[5]~output, slc3_sramtop, 1
instance = comp, \HEX2[6]~output , HEX2[6]~output, slc3_sramtop, 1
instance = comp, \HEX3[0]~output , HEX3[0]~output, slc3_sramtop, 1
instance = comp, \HEX3[1]~output , HEX3[1]~output, slc3_sramtop, 1
instance = comp, \HEX3[2]~output , HEX3[2]~output, slc3_sramtop, 1
instance = comp, \HEX3[3]~output , HEX3[3]~output, slc3_sramtop, 1
instance = comp, \HEX3[4]~output , HEX3[4]~output, slc3_sramtop, 1
instance = comp, \HEX3[5]~output , HEX3[5]~output, slc3_sramtop, 1
instance = comp, \HEX3[6]~output , HEX3[6]~output, slc3_sramtop, 1
instance = comp, \Clk~input , Clk~input, slc3_sramtop, 1
instance = comp, \Clk~inputclkctrl , Clk~inputclkctrl, slc3_sramtop, 1
instance = comp, \Run~input , Run~input, slc3_sramtop, 1
instance = comp, \button_sync[1]|q , button_sync[1]|q, slc3_sramtop, 1
instance = comp, \Continue~input , Continue~input, slc3_sramtop, 1
instance = comp, \button_sync[0]|q~feeder , button_sync[0]|q~feeder, slc3_sramtop, 1
instance = comp, \button_sync[0]|q , button_sync[0]|q, slc3_sramtop, 1
instance = comp, \slc|state_controller|State~64 , slc|state_controller|State~64, slc3_sramtop, 1
instance = comp, \slc|state_controller|State.S_32 , slc|state_controller|State.S_32, slc3_sramtop, 1
instance = comp, \slc|state_controller|Decoder0~2 , slc|state_controller|Decoder0~2, slc3_sramtop, 1
instance = comp, \slc|state_controller|State~68 , slc|state_controller|State~68, slc3_sramtop, 1
instance = comp, \slc|state_controller|State.S_12 , slc|state_controller|State.S_12, slc3_sramtop, 1
instance = comp, \slc|d0|Add0~75 , slc|d0|Add0~75, slc3_sramtop, 1
instance = comp, \slc|d0|Add0~74 , slc|d0|Add0~74, slc3_sramtop, 1
instance = comp, \slc|state_controller|Decoder0~6 , slc|state_controller|Decoder0~6, slc3_sramtop, 1
instance = comp, \slc|state_controller|State~72 , slc|state_controller|State~72, slc3_sramtop, 1
instance = comp, \slc|state_controller|State.S_07 , slc|state_controller|State.S_07, slc3_sramtop, 1
instance = comp, \slc|state_controller|State~52 , slc|state_controller|State~52, slc3_sramtop, 1
instance = comp, \slc|state_controller|State.S_23 , slc|state_controller|State.S_23, slc3_sramtop, 1
instance = comp, \slc|state_controller|State~55 , slc|state_controller|State~55, slc3_sramtop, 1
instance = comp, \slc|state_controller|State.S_16_1 , slc|state_controller|State.S_16_1, slc3_sramtop, 1
instance = comp, \slc|state_controller|State~56 , slc|state_controller|State~56, slc3_sramtop, 1
instance = comp, \slc|state_controller|State.S_16_2 , slc|state_controller|State.S_16_2, slc3_sramtop, 1
instance = comp, \slc|state_controller|State~57 , slc|state_controller|State~57, slc3_sramtop, 1
instance = comp, \slc|state_controller|State.S_16_3 , slc|state_controller|State.S_16_3, slc3_sramtop, 1
instance = comp, \instaRam|address[0]~45 , instaRam|address[0]~45, slc3_sramtop, 1
instance = comp, \instaRam|address[0] , instaRam|address[0], slc3_sramtop, 1
instance = comp, \instaRam|address[1]~15 , instaRam|address[1]~15, slc3_sramtop, 1
instance = comp, \instaRam|address[1] , instaRam|address[1], slc3_sramtop, 1
instance = comp, \instaRam|address[2]~17 , instaRam|address[2]~17, slc3_sramtop, 1
instance = comp, \instaRam|address[2] , instaRam|address[2], slc3_sramtop, 1
instance = comp, \instaRam|address[3]~19 , instaRam|address[3]~19, slc3_sramtop, 1
instance = comp, \instaRam|address[3] , instaRam|address[3], slc3_sramtop, 1
instance = comp, \instaRam|address[4]~21 , instaRam|address[4]~21, slc3_sramtop, 1
instance = comp, \instaRam|address[4] , instaRam|address[4], slc3_sramtop, 1
instance = comp, \instaRam|address[5]~23 , instaRam|address[5]~23, slc3_sramtop, 1
instance = comp, \instaRam|address[5] , instaRam|address[5], slc3_sramtop, 1
instance = comp, \instaRam|address[6]~25 , instaRam|address[6]~25, slc3_sramtop, 1
instance = comp, \instaRam|address[6] , instaRam|address[6], slc3_sramtop, 1
instance = comp, \instaRam|address[7]~27 , instaRam|address[7]~27, slc3_sramtop, 1
instance = comp, \instaRam|address[7] , instaRam|address[7], slc3_sramtop, 1
instance = comp, \instaRam|Equal0~4 , instaRam|Equal0~4, slc3_sramtop, 1
instance = comp, \instaRam|Equal0~2 , instaRam|Equal0~2, slc3_sramtop, 1
instance = comp, \instaRam|address[8]~29 , instaRam|address[8]~29, slc3_sramtop, 1
instance = comp, \instaRam|address[8] , instaRam|address[8], slc3_sramtop, 1
instance = comp, \instaRam|address[9]~31 , instaRam|address[9]~31, slc3_sramtop, 1
instance = comp, \instaRam|address[9] , instaRam|address[9], slc3_sramtop, 1
instance = comp, \instaRam|address[10]~33 , instaRam|address[10]~33, slc3_sramtop, 1
instance = comp, \instaRam|address[10] , instaRam|address[10], slc3_sramtop, 1
instance = comp, \instaRam|address[11]~35 , instaRam|address[11]~35, slc3_sramtop, 1
instance = comp, \instaRam|address[11] , instaRam|address[11], slc3_sramtop, 1
instance = comp, \instaRam|Equal129~0 , instaRam|Equal129~0, slc3_sramtop, 1
instance = comp, \instaRam|address[12]~37 , instaRam|address[12]~37, slc3_sramtop, 1
instance = comp, \instaRam|address[12] , instaRam|address[12], slc3_sramtop, 1
instance = comp, \instaRam|address[13]~39 , instaRam|address[13]~39, slc3_sramtop, 1
instance = comp, \instaRam|address[13] , instaRam|address[13], slc3_sramtop, 1
instance = comp, \instaRam|address[14]~41 , instaRam|address[14]~41, slc3_sramtop, 1
instance = comp, \instaRam|address[14] , instaRam|address[14], slc3_sramtop, 1
instance = comp, \instaRam|address[15]~43 , instaRam|address[15]~43, slc3_sramtop, 1
instance = comp, \instaRam|address[15] , instaRam|address[15], slc3_sramtop, 1
instance = comp, \instaRam|Equal129~1 , instaRam|Equal129~1, slc3_sramtop, 1
instance = comp, \instaRam|Equal0~1 , instaRam|Equal0~1, slc3_sramtop, 1
instance = comp, \instaRam|state.mem_write~0 , instaRam|state.mem_write~0, slc3_sramtop, 1
instance = comp, \instaRam|state.mem_write , instaRam|state.mem_write, slc3_sramtop, 1
instance = comp, \WE~0 , WE~0, slc3_sramtop, 1
instance = comp, \slc|state_controller|WideOr23~0 , slc|state_controller|WideOr23~0, slc3_sramtop, 1
instance = comp, \slc|state_controller|WideOr23 , slc|state_controller|WideOr23, slc3_sramtop, 1
instance = comp, \instaRam|Equal3~0 , instaRam|Equal3~0, slc3_sramtop, 1
instance = comp, \instaRam|Equal2~0 , instaRam|Equal2~0, slc3_sramtop, 1
instance = comp, \instaRam|Equal6~2 , instaRam|Equal6~2, slc3_sramtop, 1
instance = comp, \instaRam|WideOr6~10 , instaRam|WideOr6~10, slc3_sramtop, 1
instance = comp, \instaRam|Equal10~4 , instaRam|Equal10~4, slc3_sramtop, 1
instance = comp, \instaRam|Equal0~3 , instaRam|Equal0~3, slc3_sramtop, 1
instance = comp, \instaRam|Equal31~0 , instaRam|Equal31~0, slc3_sramtop, 1
instance = comp, \instaRam|Equal33~0 , instaRam|Equal33~0, slc3_sramtop, 1
instance = comp, \instaRam|Equal65~2 , instaRam|Equal65~2, slc3_sramtop, 1
instance = comp, \instaRam|Equal129~2 , instaRam|Equal129~2, slc3_sramtop, 1
instance = comp, \instaRam|Equal164~0 , instaRam|Equal164~0, slc3_sramtop, 1
instance = comp, \instaRam|WideOr6~11 , instaRam|WideOr6~11, slc3_sramtop, 1
instance = comp, \instaRam|WideOr6~12 , instaRam|WideOr6~12, slc3_sramtop, 1
instance = comp, \instaRam|Equal41~0 , instaRam|Equal41~0, slc3_sramtop, 1
instance = comp, \instaRam|Equal9~0 , instaRam|Equal9~0, slc3_sramtop, 1
instance = comp, \instaRam|Equal6~3 , instaRam|Equal6~3, slc3_sramtop, 1
instance = comp, \instaRam|Equal16~0 , instaRam|Equal16~0, slc3_sramtop, 1
instance = comp, \instaRam|WideOr6~2 , instaRam|WideOr6~2, slc3_sramtop, 1
instance = comp, \instaRam|Equal105~0 , instaRam|Equal105~0, slc3_sramtop, 1
instance = comp, \instaRam|Equal5~0 , instaRam|Equal5~0, slc3_sramtop, 1
instance = comp, \instaRam|Equal7~5 , instaRam|Equal7~5, slc3_sramtop, 1
instance = comp, \instaRam|Equal15~0 , instaRam|Equal15~0, slc3_sramtop, 1
instance = comp, \instaRam|Equal1~6 , instaRam|Equal1~6, slc3_sramtop, 1
instance = comp, \instaRam|WideOr6~7 , instaRam|WideOr6~7, slc3_sramtop, 1
instance = comp, \instaRam|Equal9~1 , instaRam|Equal9~1, slc3_sramtop, 1
instance = comp, \instaRam|Equal1~4 , instaRam|Equal1~4, slc3_sramtop, 1
instance = comp, \instaRam|Equal9~3 , instaRam|Equal9~3, slc3_sramtop, 1
instance = comp, \instaRam|Equal1~5 , instaRam|Equal1~5, slc3_sramtop, 1
instance = comp, \instaRam|Equal130~2 , instaRam|Equal130~2, slc3_sramtop, 1
instance = comp, \instaRam|Equal3~1 , instaRam|Equal3~1, slc3_sramtop, 1
instance = comp, \instaRam|Equal71~0 , instaRam|Equal71~0, slc3_sramtop, 1
instance = comp, \instaRam|WideOr4~2 , instaRam|WideOr4~2, slc3_sramtop, 1
instance = comp, \instaRam|Equal41~2 , instaRam|Equal41~2, slc3_sramtop, 1
instance = comp, \instaRam|Equal169~0 , instaRam|Equal169~0, slc3_sramtop, 1
instance = comp, \instaRam|Equal34~0 , instaRam|Equal34~0, slc3_sramtop, 1
instance = comp, \instaRam|Equal174~0 , instaRam|Equal174~0, slc3_sramtop, 1
instance = comp, \instaRam|WideOr5~8 , instaRam|WideOr5~8, slc3_sramtop, 1
instance = comp, \instaRam|WideOr6~8 , instaRam|WideOr6~8, slc3_sramtop, 1
instance = comp, \instaRam|Equal23~2 , instaRam|Equal23~2, slc3_sramtop, 1
instance = comp, \instaRam|Equal49~0 , instaRam|Equal49~0, slc3_sramtop, 1
instance = comp, \instaRam|Equal17~0 , instaRam|Equal17~0, slc3_sramtop, 1
instance = comp, \instaRam|Equal24~0 , instaRam|Equal24~0, slc3_sramtop, 1
instance = comp, \instaRam|WideOr6~3 , instaRam|WideOr6~3, slc3_sramtop, 1
instance = comp, \instaRam|Equal2~1 , instaRam|Equal2~1, slc3_sramtop, 1
instance = comp, \instaRam|Equal1~7 , instaRam|Equal1~7, slc3_sramtop, 1
instance = comp, \instaRam|WideOr6~4 , instaRam|WideOr6~4, slc3_sramtop, 1
instance = comp, \instaRam|Equal8~0 , instaRam|Equal8~0, slc3_sramtop, 1
instance = comp, \instaRam|Equal0~0 , instaRam|Equal0~0, slc3_sramtop, 1
instance = comp, \instaRam|Equal32~0 , instaRam|Equal32~0, slc3_sramtop, 1
instance = comp, \instaRam|WideOr6~5 , instaRam|WideOr6~5, slc3_sramtop, 1
instance = comp, \instaRam|WideOr6~6 , instaRam|WideOr6~6, slc3_sramtop, 1
instance = comp, \instaRam|WideOr6~9 , instaRam|WideOr6~9, slc3_sramtop, 1
instance = comp, \instaRam|Equal11~0 , instaRam|Equal11~0, slc3_sramtop, 1
instance = comp, \instaRam|Equal11~1 , instaRam|Equal11~1, slc3_sramtop, 1
instance = comp, \instaRam|Equal12~0 , instaRam|Equal12~0, slc3_sramtop, 1
instance = comp, \instaRam|Equal17~1 , instaRam|Equal17~1, slc3_sramtop, 1
instance = comp, \instaRam|Equal97~0 , instaRam|Equal97~0, slc3_sramtop, 1
instance = comp, \instaRam|Equal170~0 , instaRam|Equal170~0, slc3_sramtop, 1
instance = comp, \instaRam|Equal13~0 , instaRam|Equal13~0, slc3_sramtop, 1
instance = comp, \instaRam|Equal166~0 , instaRam|Equal166~0, slc3_sramtop, 1
instance = comp, \instaRam|WideOr13~5 , instaRam|WideOr13~5, slc3_sramtop, 1
instance = comp, \instaRam|WideOr6~13 , instaRam|WideOr6~13, slc3_sramtop, 1
instance = comp, \instaRam|WideOr6~14 , instaRam|WideOr6~14, slc3_sramtop, 1
instance = comp, \instaRam|WideOr4~0 , instaRam|WideOr4~0, slc3_sramtop, 1
instance = comp, \instaRam|WideOr6~19 , instaRam|WideOr6~19, slc3_sramtop, 1
instance = comp, \instaRam|Equal113~0 , instaRam|Equal113~0, slc3_sramtop, 1
instance = comp, \instaRam|Equal120~0 , instaRam|Equal120~0, slc3_sramtop, 1
instance = comp, \instaRam|Equal122~0 , instaRam|Equal122~0, slc3_sramtop, 1
instance = comp, \instaRam|Equal141~0 , instaRam|Equal141~0, slc3_sramtop, 1
instance = comp, \instaRam|Equal69~2 , instaRam|Equal69~2, slc3_sramtop, 1
instance = comp, \instaRam|Equal18~0 , instaRam|Equal18~0, slc3_sramtop, 1
instance = comp, \instaRam|WideOr6~15 , instaRam|WideOr6~15, slc3_sramtop, 1
instance = comp, \instaRam|WideOr6~16 , instaRam|WideOr6~16, slc3_sramtop, 1
instance = comp, \instaRam|WideOr6~17 , instaRam|WideOr6~17, slc3_sramtop, 1
instance = comp, \instaRam|WideOr6~18 , instaRam|WideOr6~18, slc3_sramtop, 1
instance = comp, \slc|state_controller|WideOr31~0 , slc|state_controller|WideOr31~0, slc3_sramtop, 1
instance = comp, \slc|d0|MDR_reg|Data_out~35 , slc|d0|MDR_reg|Data_out~35, slc3_sramtop, 1
instance = comp, \slc|d0|MAR_reg|Data_out[7]~6 , slc|d0|MAR_reg|Data_out[7]~6, slc3_sramtop, 1
instance = comp, \slc|d0|MAR_reg|Data_out[7]~8 , slc|d0|MAR_reg|Data_out[7]~8, slc3_sramtop, 1
instance = comp, \slc|d0|MAR_reg|Data_out[0] , slc|d0|MAR_reg|Data_out[0], slc3_sramtop, 1
instance = comp, \ADDR[0]~0 , ADDR[0]~0, slc3_sramtop, 1
instance = comp, \slc|d0|IR_reg|Data_out~41 , slc|d0|IR_reg|Data_out~41, slc3_sramtop, 1
instance = comp, \slc|d0|IR_reg|Data_out[3]~30 , slc|d0|IR_reg|Data_out[3]~30, slc3_sramtop, 1
instance = comp, \slc|d0|IR_reg|Data_out[10] , slc|d0|IR_reg|Data_out[10], slc3_sramtop, 1
instance = comp, \slc|state_controller|Decoder0~1 , slc|state_controller|Decoder0~1, slc3_sramtop, 1
instance = comp, \slc|state_controller|State~67 , slc|state_controller|State~67, slc3_sramtop, 1
instance = comp, \slc|state_controller|State.S_09 , slc|state_controller|State.S_09, slc3_sramtop, 1
instance = comp, \slc|state_controller|Decoder0~4 , slc|state_controller|Decoder0~4, slc3_sramtop, 1
instance = comp, \slc|state_controller|State~70 , slc|state_controller|State~70, slc3_sramtop, 1
instance = comp, \slc|state_controller|State.S_05 , slc|state_controller|State.S_05, slc3_sramtop, 1
instance = comp, \slc|state_controller|WideOr28~0 , slc|state_controller|WideOr28~0, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~226 , slc|d0|registerfile|registers~226, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~227 , slc|d0|registerfile|registers~227, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~37 , slc|d0|registerfile|registers~37, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~53feeder , slc|d0|registerfile|registers~53feeder, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~230 , slc|d0|registerfile|registers~230, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~53 , slc|d0|registerfile|registers~53, slc3_sramtop, 1
instance = comp, \slc|d0|MAR_reg|Data_out[14]~feeder , slc|d0|MAR_reg|Data_out[14]~feeder, slc3_sramtop, 1
instance = comp, \slc|d0|MAR_reg|Data_out[14] , slc|d0|MAR_reg|Data_out[14], slc3_sramtop, 1
instance = comp, \slc|d0|MAR_reg|Data_out[13]~feeder , slc|d0|MAR_reg|Data_out[13]~feeder, slc3_sramtop, 1
instance = comp, \slc|d0|MAR_reg|Data_out[13] , slc|d0|MAR_reg|Data_out[13], slc3_sramtop, 1
instance = comp, \slc|d0|MAR_reg|Data_out[15] , slc|d0|MAR_reg|Data_out[15], slc3_sramtop, 1
instance = comp, \slc|d0|MAR_reg|Data_out[12]~feeder , slc|d0|MAR_reg|Data_out[12]~feeder, slc3_sramtop, 1
instance = comp, \slc|d0|MAR_reg|Data_out[12] , slc|d0|MAR_reg|Data_out[12], slc3_sramtop, 1
instance = comp, \slc|memory_subsystem|Equal0~3 , slc|memory_subsystem|Equal0~3, slc3_sramtop, 1
instance = comp, \SW[0]~input , SW[0]~input, slc3_sramtop, 1
instance = comp, \slc|d0|MDR_reg|Data_out~6 , slc|d0|MDR_reg|Data_out~6, slc3_sramtop, 1
instance = comp, \slc|d0|IR_reg|Data_out~33 , slc|d0|IR_reg|Data_out~33, slc3_sramtop, 1
instance = comp, \slc|d0|MAR_reg|Data_out[2] , slc|d0|MAR_reg|Data_out[2], slc3_sramtop, 1
instance = comp, \ADDR[2]~2 , ADDR[2]~2, slc3_sramtop, 1
instance = comp, \ADDR[3]~3 , ADDR[3]~3, slc3_sramtop, 1
instance = comp, \SW[4]~input , SW[4]~input, slc3_sramtop, 1
instance = comp, \slc|d0|MAR_reg|Data_out[5] , slc|d0|MAR_reg|Data_out[5], slc3_sramtop, 1
instance = comp, \ADDR[5]~5 , ADDR[5]~5, slc3_sramtop, 1
instance = comp, \slc|d0|MAR_reg|Data_out[6] , slc|d0|MAR_reg|Data_out[6], slc3_sramtop, 1
instance = comp, \ADDR[6]~6 , ADDR[6]~6, slc3_sramtop, 1
instance = comp, \slc|d0|MAR_reg|Data_out[7] , slc|d0|MAR_reg|Data_out[7], slc3_sramtop, 1
instance = comp, \ADDR[7]~7 , ADDR[7]~7, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~56feeder , slc|d0|registerfile|registers~56feeder, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~56 , slc|d0|registerfile|registers~56, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~40feeder , slc|d0|registerfile|registers~40feeder, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~40 , slc|d0|registerfile|registers~40, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~8feeder , slc|d0|registerfile|registers~8feeder, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~212 , slc|d0|registerfile|registers~212, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~229 , slc|d0|registerfile|registers~229, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~8 , slc|d0|registerfile|registers~8, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~24feeder , slc|d0|registerfile|registers~24feeder, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~228 , slc|d0|registerfile|registers~228, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~24 , slc|d0|registerfile|registers~24, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~194 , slc|d0|registerfile|registers~194, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~195 , slc|d0|registerfile|registers~195, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~210 , slc|d0|registerfile|registers~210, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~225 , slc|d0|registerfile|registers~225, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~120 , slc|d0|registerfile|registers~120, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~88feeder , slc|d0|registerfile|registers~88feeder, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~88 , slc|d0|registerfile|registers~88, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~213 , slc|d0|registerfile|registers~213, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~72 , slc|d0|registerfile|registers~72, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~211 , slc|d0|registerfile|registers~211, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~104 , slc|d0|registerfile|registers~104, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~192 , slc|d0|registerfile|registers~192, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~193 , slc|d0|registerfile|registers~193, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~196 , slc|d0|registerfile|registers~196, slc3_sramtop, 1
instance = comp, \slc|d0|ADDR1_out[8]~44 , slc|d0|ADDR1_out[8]~44, slc3_sramtop, 1
instance = comp, \slc|d0|IR_reg|Data_out[8] , slc|d0|IR_reg|Data_out[8], slc3_sramtop, 1
instance = comp, \slc|d0|Mux39~0 , slc|d0|Mux39~0, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~55 , slc|d0|registerfile|registers~55, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~39 , slc|d0|registerfile|registers~39, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~23 , slc|d0|registerfile|registers~23, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~7 , slc|d0|registerfile|registers~7, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~185 , slc|d0|registerfile|registers~185, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~186 , slc|d0|registerfile|registers~186, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~119 , slc|d0|registerfile|registers~119, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~87 , slc|d0|registerfile|registers~87, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~71feeder , slc|d0|registerfile|registers~71feeder, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~71 , slc|d0|registerfile|registers~71, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~103 , slc|d0|registerfile|registers~103, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~183 , slc|d0|registerfile|registers~183, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~184 , slc|d0|registerfile|registers~184, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~187 , slc|d0|registerfile|registers~187, slc3_sramtop, 1
instance = comp, \slc|d0|ADDR1_out[7]~43 , slc|d0|ADDR1_out[7]~43, slc3_sramtop, 1
instance = comp, \slc|d0|Mux41~1 , slc|d0|Mux41~1, slc3_sramtop, 1
instance = comp, \slc|d0|ADDR2_out[5]~5 , slc|d0|ADDR2_out[5]~5, slc3_sramtop, 1
instance = comp, \slc|d0|IR_reg|Data_out[4] , slc|d0|IR_reg|Data_out[4], slc3_sramtop, 1
instance = comp, \slc|d0|ADDR2_out[4]~4 , slc|d0|ADDR2_out[4]~4, slc3_sramtop, 1
instance = comp, \slc|d0|IR_reg|Data_out[3] , slc|d0|IR_reg|Data_out[3], slc3_sramtop, 1
instance = comp, \slc|d0|ADDR2_out[3]~3 , slc|d0|ADDR2_out[3]~3, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~99feeder , slc|d0|registerfile|registers~99feeder, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~99 , slc|d0|registerfile|registers~99, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~67 , slc|d0|registerfile|registers~67, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~147 , slc|d0|registerfile|registers~147, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~115feeder , slc|d0|registerfile|registers~115feeder, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~115 , slc|d0|registerfile|registers~115, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~83 , slc|d0|registerfile|registers~83, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~148 , slc|d0|registerfile|registers~148, slc3_sramtop, 1
instance = comp, \slc|d0|ADDR1_out[3]~39 , slc|d0|ADDR1_out[3]~39, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~51 , slc|d0|registerfile|registers~51, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~35 , slc|d0|registerfile|registers~35, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~3 , slc|d0|registerfile|registers~3, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~19 , slc|d0|registerfile|registers~19, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~149 , slc|d0|registerfile|registers~149, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~150 , slc|d0|registerfile|registers~150, slc3_sramtop, 1
instance = comp, \slc|d0|ADDR1_out[3]~35 , slc|d0|ADDR1_out[3]~35, slc3_sramtop, 1
instance = comp, \slc|d0|IR_reg|Data_out[2] , slc|d0|IR_reg|Data_out[2], slc3_sramtop, 1
instance = comp, \slc|d0|ADDR2_out[2]~2 , slc|d0|ADDR2_out[2]~2, slc3_sramtop, 1
instance = comp, \slc|d0|IR_reg|Data_out[1] , slc|d0|IR_reg|Data_out[1], slc3_sramtop, 1
instance = comp, \slc|d0|ADDR2_out[1]~1 , slc|d0|ADDR2_out[1]~1, slc3_sramtop, 1
instance = comp, \slc|d0|ADDR2_out[0]~0 , slc|d0|ADDR2_out[0]~0, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~48 , slc|d0|registerfile|registers~48, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~32 , slc|d0|registerfile|registers~32, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~16feeder , slc|d0|registerfile|registers~16feeder, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~16 , slc|d0|registerfile|registers~16, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~0 , slc|d0|registerfile|registers~0, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~130 , slc|d0|registerfile|registers~130, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~131 , slc|d0|registerfile|registers~131, slc3_sramtop, 1
instance = comp, \slc|d0|MARMUX_out[0]~0 , slc|d0|MARMUX_out[0]~0, slc3_sramtop, 1
instance = comp, \slc|d0|Add0~8 , slc|d0|Add0~8, slc3_sramtop, 1
instance = comp, \slc|d0|Add0~10 , slc|d0|Add0~10, slc3_sramtop, 1
instance = comp, \slc|d0|Add0~11 , slc|d0|Add0~11, slc3_sramtop, 1
instance = comp, \slc|d0|PC_reg|Data_out[7]~1 , slc|d0|PC_reg|Data_out[7]~1, slc3_sramtop, 1
instance = comp, \slc|d0|PC_reg|Data_out[0] , slc|d0|PC_reg|Data_out[0], slc3_sramtop, 1
instance = comp, \slc|d0|ADDR1_out[0]~36 , slc|d0|ADDR1_out[0]~36, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~80feeder , slc|d0|registerfile|registers~80feeder, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~80 , slc|d0|registerfile|registers~80, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~112 , slc|d0|registerfile|registers~112, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~128 , slc|d0|registerfile|registers~128, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~64feeder , slc|d0|registerfile|registers~64feeder, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~64 , slc|d0|registerfile|registers~64, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~96 , slc|d0|registerfile|registers~96, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~129 , slc|d0|registerfile|registers~129, slc3_sramtop, 1
instance = comp, \slc|d0|ADDR1_out[0]~32 , slc|d0|ADDR1_out[0]~32, slc3_sramtop, 1
instance = comp, \slc|d0|MARMUX_out[1]~2 , slc|d0|MARMUX_out[1]~2, slc3_sramtop, 1
instance = comp, \slc|d0|MARMUX_out[2]~4 , slc|d0|MARMUX_out[2]~4, slc3_sramtop, 1
instance = comp, \slc|d0|MARMUX_out[3]~6 , slc|d0|MARMUX_out[3]~6, slc3_sramtop, 1
instance = comp, \slc|d0|MARMUX_out[4]~8 , slc|d0|MARMUX_out[4]~8, slc3_sramtop, 1
instance = comp, \slc|d0|Add0~20 , slc|d0|Add0~20, slc3_sramtop, 1
instance = comp, \slc|d0|Add0~24 , slc|d0|Add0~24, slc3_sramtop, 1
instance = comp, \slc|d0|Add0~26 , slc|d0|Add0~26, slc3_sramtop, 1
instance = comp, \slc|d0|Add0~27 , slc|d0|Add0~27, slc3_sramtop, 1
instance = comp, \slc|d0|PC_reg|Data_out[4] , slc|d0|PC_reg|Data_out[4], slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~84feeder , slc|d0|registerfile|registers~84feeder, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~84 , slc|d0|registerfile|registers~84, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~116 , slc|d0|registerfile|registers~116, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~100feeder , slc|d0|registerfile|registers~100feeder, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~100 , slc|d0|registerfile|registers~100, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~68feeder , slc|d0|registerfile|registers~68feeder, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~68 , slc|d0|registerfile|registers~68, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~156 , slc|d0|registerfile|registers~156, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~157 , slc|d0|registerfile|registers~157, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~52feeder , slc|d0|registerfile|registers~52feeder, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~52 , slc|d0|registerfile|registers~52, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~36 , slc|d0|registerfile|registers~36, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~20 , slc|d0|registerfile|registers~20, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~4 , slc|d0|registerfile|registers~4, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~158 , slc|d0|registerfile|registers~158, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~159 , slc|d0|registerfile|registers~159, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~160 , slc|d0|registerfile|registers~160, slc3_sramtop, 1
instance = comp, \slc|d0|ADDR1_out[4]~40 , slc|d0|ADDR1_out[4]~40, slc3_sramtop, 1
instance = comp, \slc|d0|MARMUX_out[5]~10 , slc|d0|MARMUX_out[5]~10, slc3_sramtop, 1
instance = comp, \slc|d0|MARMUX_out[6]~12 , slc|d0|MARMUX_out[6]~12, slc3_sramtop, 1
instance = comp, \slc|d0|Add0~28 , slc|d0|Add0~28, slc3_sramtop, 1
instance = comp, \slc|d0|Add0~32 , slc|d0|Add0~32, slc3_sramtop, 1
instance = comp, \slc|d0|Add0~34 , slc|d0|Add0~34, slc3_sramtop, 1
instance = comp, \slc|d0|Add0~35 , slc|d0|Add0~35, slc3_sramtop, 1
instance = comp, \slc|d0|PC_reg|Data_out[6] , slc|d0|PC_reg|Data_out[6], slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~38 , slc|d0|registerfile|registers~38, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~54 , slc|d0|registerfile|registers~54, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~6 , slc|d0|registerfile|registers~6, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~22feeder , slc|d0|registerfile|registers~22feeder, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~22 , slc|d0|registerfile|registers~22, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~176 , slc|d0|registerfile|registers~176, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~177 , slc|d0|registerfile|registers~177, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~118 , slc|d0|registerfile|registers~118, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~86 , slc|d0|registerfile|registers~86, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~70 , slc|d0|registerfile|registers~70, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~102 , slc|d0|registerfile|registers~102, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~174 , slc|d0|registerfile|registers~174, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~175 , slc|d0|registerfile|registers~175, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~178 , slc|d0|registerfile|registers~178, slc3_sramtop, 1
instance = comp, \slc|d0|ADDR1_out[6]~42 , slc|d0|ADDR1_out[6]~42, slc3_sramtop, 1
instance = comp, \slc|d0|MARMUX_out[7]~14 , slc|d0|MARMUX_out[7]~14, slc3_sramtop, 1
instance = comp, \slc|d0|MARMUX_out[8]~16 , slc|d0|MARMUX_out[8]~16, slc3_sramtop, 1
instance = comp, \slc|d0|Add0~36 , slc|d0|Add0~36, slc3_sramtop, 1
instance = comp, \slc|d0|Add0~40 , slc|d0|Add0~40, slc3_sramtop, 1
instance = comp, \slc|d0|Add0~42 , slc|d0|Add0~42, slc3_sramtop, 1
instance = comp, \slc|d0|Add0~43 , slc|d0|Add0~43, slc3_sramtop, 1
instance = comp, \slc|d0|PC_reg|Data_out[8] , slc|d0|PC_reg|Data_out[8], slc3_sramtop, 1
instance = comp, \slc|d0|MAR_reg|Data_out[9] , slc|d0|MAR_reg|Data_out[9], slc3_sramtop, 1
instance = comp, \ADDR[9]~9 , ADDR[9]~9, slc3_sramtop, 1
instance = comp, \SW[1]~input , SW[1]~input, slc3_sramtop, 1
instance = comp, \instaRam|Equal9~2 , instaRam|Equal9~2, slc3_sramtop, 1
instance = comp, \instaRam|Equal81~4 , instaRam|Equal81~4, slc3_sramtop, 1
instance = comp, \instaRam|Equal138~0 , instaRam|Equal138~0, slc3_sramtop, 1
instance = comp, \instaRam|WideNor0~28 , instaRam|WideNor0~28, slc3_sramtop, 1
instance = comp, \instaRam|Equal73~0 , instaRam|Equal73~0, slc3_sramtop, 1
instance = comp, \instaRam|Equal75~0 , instaRam|Equal75~0, slc3_sramtop, 1
instance = comp, \instaRam|Equal88~4 , instaRam|Equal88~4, slc3_sramtop, 1
instance = comp, \instaRam|WideNor0~29 , instaRam|WideNor0~29, slc3_sramtop, 1
instance = comp, \instaRam|Equal165~0 , instaRam|Equal165~0, slc3_sramtop, 1
instance = comp, \instaRam|Equal167~0 , instaRam|Equal167~0, slc3_sramtop, 1
instance = comp, \instaRam|Equal90~0 , instaRam|Equal90~0, slc3_sramtop, 1
instance = comp, \instaRam|WideOr13~7 , instaRam|WideOr13~7, slc3_sramtop, 1
instance = comp, \instaRam|Equal83~4 , instaRam|Equal83~4, slc3_sramtop, 1
instance = comp, \instaRam|Equal131~0 , instaRam|Equal131~0, slc3_sramtop, 1
instance = comp, \instaRam|Equal52~0 , instaRam|Equal52~0, slc3_sramtop, 1
instance = comp, \instaRam|WideOr13~6 , instaRam|WideOr13~6, slc3_sramtop, 1
instance = comp, \instaRam|Equal132~0 , instaRam|Equal132~0, slc3_sramtop, 1
instance = comp, \instaRam|Equal148~2 , instaRam|Equal148~2, slc3_sramtop, 1
instance = comp, \instaRam|Equal25~0 , instaRam|Equal25~0, slc3_sramtop, 1
instance = comp, \instaRam|Equal58~0 , instaRam|Equal58~0, slc3_sramtop, 1
instance = comp, \instaRam|WideOr5~9 , instaRam|WideOr5~9, slc3_sramtop, 1
instance = comp, \instaRam|WideOr1~1 , instaRam|WideOr1~1, slc3_sramtop, 1
instance = comp, \instaRam|WideNor0~41 , instaRam|WideNor0~41, slc3_sramtop, 1
instance = comp, \instaRam|WideOr13~8 , instaRam|WideOr13~8, slc3_sramtop, 1
instance = comp, \instaRam|WideOr13~15 , instaRam|WideOr13~15, slc3_sramtop, 1
instance = comp, \instaRam|Equal70~0 , instaRam|Equal70~0, slc3_sramtop, 1
instance = comp, \instaRam|Equal35~0 , instaRam|Equal35~0, slc3_sramtop, 1
instance = comp, \instaRam|Equal59~0 , instaRam|Equal59~0, slc3_sramtop, 1
instance = comp, \instaRam|WideOr13~9 , instaRam|WideOr13~9, slc3_sramtop, 1
instance = comp, \instaRam|WideOr13~11 , instaRam|WideOr13~11, slc3_sramtop, 1
instance = comp, \instaRam|Equal161~0 , instaRam|Equal161~0, slc3_sramtop, 1
instance = comp, \instaRam|Equal163~0 , instaRam|Equal163~0, slc3_sramtop, 1
instance = comp, \instaRam|WideOr13~12 , instaRam|WideOr13~12, slc3_sramtop, 1
instance = comp, \instaRam|Equal97~1 , instaRam|Equal97~1, slc3_sramtop, 1
instance = comp, \instaRam|Equal162~0 , instaRam|Equal162~0, slc3_sramtop, 1
instance = comp, \instaRam|WideOr13~4 , instaRam|WideOr13~4, slc3_sramtop, 1
instance = comp, \instaRam|Equal30~0 , instaRam|Equal30~0, slc3_sramtop, 1
instance = comp, \instaRam|WideOr13~10 , instaRam|WideOr13~10, slc3_sramtop, 1
instance = comp, \instaRam|Equal84~4 , instaRam|Equal84~4, slc3_sramtop, 1
instance = comp, \instaRam|Equal78~0 , instaRam|Equal78~0, slc3_sramtop, 1
instance = comp, \instaRam|WideNor0~17 , instaRam|WideNor0~17, slc3_sramtop, 1
instance = comp, \instaRam|WideOr13~14 , instaRam|WideOr13~14, slc3_sramtop, 1
instance = comp, \instaRam|WideOr13~13 , instaRam|WideOr13~13, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[2]~21 , Data_to_SRAM[2]~21, slc3_sramtop, 1
instance = comp, \SW[3]~input , SW[3]~input, slc3_sramtop, 1
instance = comp, \instaRam|Equal22~0 , instaRam|Equal22~0, slc3_sramtop, 1
instance = comp, \instaRam|Equal57~2 , instaRam|Equal57~2, slc3_sramtop, 1
instance = comp, \instaRam|WideOr9~2 , instaRam|WideOr9~2, slc3_sramtop, 1
instance = comp, \instaRam|WideNor0~6 , instaRam|WideNor0~6, slc3_sramtop, 1
instance = comp, \instaRam|WideNor0~47 , instaRam|WideNor0~47, slc3_sramtop, 1
instance = comp, \instaRam|WideNor0~42 , instaRam|WideNor0~42, slc3_sramtop, 1
instance = comp, \instaRam|WideOr8~5 , instaRam|WideOr8~5, slc3_sramtop, 1
instance = comp, \instaRam|WideOr5~10 , instaRam|WideOr5~10, slc3_sramtop, 1
instance = comp, \instaRam|WideNor0~43 , instaRam|WideNor0~43, slc3_sramtop, 1
instance = comp, \instaRam|WideOr11~1 , instaRam|WideOr11~1, slc3_sramtop, 1
instance = comp, \instaRam|Equal129~3 , instaRam|Equal129~3, slc3_sramtop, 1
instance = comp, \instaRam|Equal153~2 , instaRam|Equal153~2, slc3_sramtop, 1
instance = comp, \instaRam|WideOr11~0 , instaRam|WideOr11~0, slc3_sramtop, 1
instance = comp, \instaRam|Equal173~0 , instaRam|Equal173~0, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[12]~4 , Data_to_SRAM[12]~4, slc3_sramtop, 1
instance = comp, \instaRam|Equal36~0 , instaRam|Equal36~0, slc3_sramtop, 1
instance = comp, \instaRam|WideOr5~4 , instaRam|WideOr5~4, slc3_sramtop, 1
instance = comp, \instaRam|WideOr14~10 , instaRam|WideOr14~10, slc3_sramtop, 1
instance = comp, \instaRam|WideOr10~6 , instaRam|WideOr10~6, slc3_sramtop, 1
instance = comp, \instaRam|Equal93~2 , instaRam|Equal93~2, slc3_sramtop, 1
instance = comp, \instaRam|WideOr10~7 , instaRam|WideOr10~7, slc3_sramtop, 1
instance = comp, \instaRam|WideOr11~2 , instaRam|WideOr11~2, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[4]~26 , Data_to_SRAM[4]~26, slc3_sramtop, 1
instance = comp, \SW[5]~input , SW[5]~input, slc3_sramtop, 1
instance = comp, \instaRam|Equal66~0 , instaRam|Equal66~0, slc3_sramtop, 1
instance = comp, \instaRam|WideOr10~0 , instaRam|WideOr10~0, slc3_sramtop, 1
instance = comp, \instaRam|WideOr7~2 , instaRam|WideOr7~2, slc3_sramtop, 1
instance = comp, \instaRam|Equal65~3 , instaRam|Equal65~3, slc3_sramtop, 1
instance = comp, \instaRam|WideOr0~10 , instaRam|WideOr0~10, slc3_sramtop, 1
instance = comp, \instaRam|WideOr7~3 , instaRam|WideOr7~3, slc3_sramtop, 1
instance = comp, \instaRam|Equal123~0 , instaRam|Equal123~0, slc3_sramtop, 1
instance = comp, \instaRam|WideOr4~1 , instaRam|WideOr4~1, slc3_sramtop, 1
instance = comp, \instaRam|Equal68~0 , instaRam|Equal68~0, slc3_sramtop, 1
instance = comp, \instaRam|WideNor0~24 , instaRam|WideNor0~24, slc3_sramtop, 1
instance = comp, \instaRam|Equal152~2 , instaRam|Equal152~2, slc3_sramtop, 1
instance = comp, \instaRam|WideOr10~1 , instaRam|WideOr10~1, slc3_sramtop, 1
instance = comp, \instaRam|WideOr10~2 , instaRam|WideOr10~2, slc3_sramtop, 1
instance = comp, \instaRam|WideNor0~25 , instaRam|WideNor0~25, slc3_sramtop, 1
instance = comp, \instaRam|WideNor0~26 , instaRam|WideNor0~26, slc3_sramtop, 1
instance = comp, \instaRam|WideNor0~21 , instaRam|WideNor0~21, slc3_sramtop, 1
instance = comp, \instaRam|WideNor0~22 , instaRam|WideNor0~22, slc3_sramtop, 1
instance = comp, \instaRam|WideNor0~23 , instaRam|WideNor0~23, slc3_sramtop, 1
instance = comp, \instaRam|WideOr8~1 , instaRam|WideOr8~1, slc3_sramtop, 1
instance = comp, \instaRam|Equal27~0 , instaRam|Equal27~0, slc3_sramtop, 1
instance = comp, \instaRam|Equal60~0 , instaRam|Equal60~0, slc3_sramtop, 1
instance = comp, \instaRam|WideOr1~0 , instaRam|WideOr1~0, slc3_sramtop, 1
instance = comp, \instaRam|Equal149~0 , instaRam|Equal149~0, slc3_sramtop, 1
instance = comp, \instaRam|WideOr8~2 , instaRam|WideOr8~2, slc3_sramtop, 1
instance = comp, \instaRam|Equal151~2 , instaRam|Equal151~2, slc3_sramtop, 1
instance = comp, \instaRam|WideOr5~5 , instaRam|WideOr5~5, slc3_sramtop, 1
instance = comp, \instaRam|Equal33~1 , instaRam|Equal33~1, slc3_sramtop, 1
instance = comp, \instaRam|WideOr8~3 , instaRam|WideOr8~3, slc3_sramtop, 1
instance = comp, \instaRam|Equal26~0 , instaRam|Equal26~0, slc3_sramtop, 1
instance = comp, \instaRam|WideOr5~1 , instaRam|WideOr5~1, slc3_sramtop, 1
instance = comp, \instaRam|WideOr5~2 , instaRam|WideOr5~2, slc3_sramtop, 1
instance = comp, \instaRam|WideOr5~3 , instaRam|WideOr5~3, slc3_sramtop, 1
instance = comp, \instaRam|WideOr5~6 , instaRam|WideOr5~6, slc3_sramtop, 1
instance = comp, \instaRam|WideNor0~27 , instaRam|WideNor0~27, slc3_sramtop, 1
instance = comp, \instaRam|WideOr14~3 , instaRam|WideOr14~3, slc3_sramtop, 1
instance = comp, \instaRam|WideOr5~7 , instaRam|WideOr5~7, slc3_sramtop, 1
instance = comp, \instaRam|Equal155~2 , instaRam|Equal155~2, slc3_sramtop, 1
instance = comp, \instaRam|Equal137~0 , instaRam|Equal137~0, slc3_sramtop, 1
instance = comp, \instaRam|WideOr0~2 , instaRam|WideOr0~2, slc3_sramtop, 1
instance = comp, \instaRam|WideOr0~3 , instaRam|WideOr0~3, slc3_sramtop, 1
instance = comp, \instaRam|WideOr0~4 , instaRam|WideOr0~4, slc3_sramtop, 1
instance = comp, \instaRam|WideNor0~33 , instaRam|WideNor0~33, slc3_sramtop, 1
instance = comp, \instaRam|WideNor0~31 , instaRam|WideNor0~31, slc3_sramtop, 1
instance = comp, \instaRam|WideNor0~30 , instaRam|WideNor0~30, slc3_sramtop, 1
instance = comp, \instaRam|WideNor0~32 , instaRam|WideNor0~32, slc3_sramtop, 1
instance = comp, \instaRam|WideNor0~34 , instaRam|WideNor0~34, slc3_sramtop, 1
instance = comp, \instaRam|WideNor0~45 , instaRam|WideNor0~45, slc3_sramtop, 1
instance = comp, \instaRam|Equal123~1 , instaRam|Equal123~1, slc3_sramtop, 1
instance = comp, \instaRam|WideOr8~6 , instaRam|WideOr8~6, slc3_sramtop, 1
instance = comp, \instaRam|WideOr9~5 , instaRam|WideOr9~5, slc3_sramtop, 1
instance = comp, \instaRam|WideOr9~3 , instaRam|WideOr9~3, slc3_sramtop, 1
instance = comp, \instaRam|WideOr9~4 , instaRam|WideOr9~4, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[6]~28 , Data_to_SRAM[6]~28, slc3_sramtop, 1
instance = comp, \instaRam|Equal53~4 , instaRam|Equal53~4, slc3_sramtop, 1
instance = comp, \instaRam|WideOr7~13 , instaRam|WideOr7~13, slc3_sramtop, 1
instance = comp, \instaRam|WideOr7~9 , instaRam|WideOr7~9, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[0]~14 , Data_to_SRAM[0]~14, slc3_sramtop, 1
instance = comp, \instaRam|WideOr7~11 , instaRam|WideOr7~11, slc3_sramtop, 1
instance = comp, \instaRam|Equal94~4 , instaRam|Equal94~4, slc3_sramtop, 1
instance = comp, \instaRam|Equal146~2 , instaRam|Equal146~2, slc3_sramtop, 1
instance = comp, \instaRam|WideNor0~15 , instaRam|WideNor0~15, slc3_sramtop, 1
instance = comp, \instaRam|WideNor0~16 , instaRam|WideNor0~16, slc3_sramtop, 1
instance = comp, \instaRam|WideOr7~10 , instaRam|WideOr7~10, slc3_sramtop, 1
instance = comp, \instaRam|WideOr7~12 , instaRam|WideOr7~12, slc3_sramtop, 1
instance = comp, \instaRam|WideOr7~6 , instaRam|WideOr7~6, slc3_sramtop, 1
instance = comp, \instaRam|WideOr7~4 , instaRam|WideOr7~4, slc3_sramtop, 1
instance = comp, \instaRam|WideOr10~11 , instaRam|WideOr10~11, slc3_sramtop, 1
instance = comp, \instaRam|WideOr7~5 , instaRam|WideOr7~5, slc3_sramtop, 1
instance = comp, \instaRam|WideOr7~7 , instaRam|WideOr7~7, slc3_sramtop, 1
instance = comp, \instaRam|WideOr7~8 , instaRam|WideOr7~8, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[8]~32 , Data_to_SRAM[8]~32, slc3_sramtop, 1
instance = comp, \ram0|altsyncram_component|auto_generated|ram_block1a0 , ram0|altsyncram_component|auto_generated|ram_block1a0, slc3_sramtop, 1
instance = comp, \SW[7]~input , SW[7]~input, slc3_sramtop, 1
instance = comp, \slc|d0|MDR_reg|Data_out~22 , slc|d0|MDR_reg|Data_out~22, slc3_sramtop, 1
instance = comp, \slc|d0|MDR_reg|Data_out~23 , slc|d0|MDR_reg|Data_out~23, slc3_sramtop, 1
instance = comp, \slc|d0|MDR_reg|Data_out[4]~9 , slc|d0|MDR_reg|Data_out[4]~9, slc3_sramtop, 1
instance = comp, \slc|d0|MDR_reg|Data_out[7] , slc|d0|MDR_reg|Data_out[7], slc3_sramtop, 1
instance = comp, \instaRam|WideOr14~4 , instaRam|WideOr14~4, slc3_sramtop, 1
instance = comp, \instaRam|WideOr10~3 , instaRam|WideOr10~3, slc3_sramtop, 1
instance = comp, \instaRam|WideOr8~4 , instaRam|WideOr8~4, slc3_sramtop, 1
instance = comp, \instaRam|Equal10~2 , instaRam|Equal10~2, slc3_sramtop, 1
instance = comp, \instaRam|Equal74~2 , instaRam|Equal74~2, slc3_sramtop, 1
instance = comp, \instaRam|WideOr8~0 , instaRam|WideOr8~0, slc3_sramtop, 1
instance = comp, \instaRam|Equal29~0 , instaRam|Equal29~0, slc3_sramtop, 1
instance = comp, \instaRam|WideNor0~19 , instaRam|WideNor0~19, slc3_sramtop, 1
instance = comp, \instaRam|WideOr8~7 , instaRam|WideOr8~7, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[7]~29 , Data_to_SRAM[7]~29, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[7]~30 , Data_to_SRAM[7]~30, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[7]~31 , Data_to_SRAM[7]~31, slc3_sramtop, 1
instance = comp, \slc|d0|MDR_reg|Data_out~18 , slc|d0|MDR_reg|Data_out~18, slc3_sramtop, 1
instance = comp, \slc|d0|MDR_reg|Data_out~19 , slc|d0|MDR_reg|Data_out~19, slc3_sramtop, 1
instance = comp, \slc|d0|MDR_reg|Data_out[5] , slc|d0|MDR_reg|Data_out[5], slc3_sramtop, 1
instance = comp, \instaRam|WideOr1~5 , instaRam|WideOr1~5, slc3_sramtop, 1
instance = comp, \instaRam|WideNor0~44 , instaRam|WideNor0~44, slc3_sramtop, 1
instance = comp, \instaRam|Equal87~4 , instaRam|Equal87~4, slc3_sramtop, 1
instance = comp, \instaRam|Equal121~4 , instaRam|Equal121~4, slc3_sramtop, 1
instance = comp, \instaRam|WideOr10~8 , instaRam|WideOr10~8, slc3_sramtop, 1
instance = comp, \instaRam|WideOr10~9 , instaRam|WideOr10~9, slc3_sramtop, 1
instance = comp, \instaRam|WideOr10~10 , instaRam|WideOr10~10, slc3_sramtop, 1
instance = comp, \instaRam|WideOr10~4 , instaRam|WideOr10~4, slc3_sramtop, 1
instance = comp, \instaRam|WideNor0~9 , instaRam|WideNor0~9, slc3_sramtop, 1
instance = comp, \instaRam|WideNor0~8 , instaRam|WideNor0~8, slc3_sramtop, 1
instance = comp, \instaRam|Equal43~0 , instaRam|Equal43~0, slc3_sramtop, 1
instance = comp, \instaRam|WideNor0~7 , instaRam|WideNor0~7, slc3_sramtop, 1
instance = comp, \instaRam|WideOr1~2 , instaRam|WideOr1~2, slc3_sramtop, 1
instance = comp, \instaRam|WideOr1~3 , instaRam|WideOr1~3, slc3_sramtop, 1
instance = comp, \instaRam|WideOr1~4 , instaRam|WideOr1~4, slc3_sramtop, 1
instance = comp, \instaRam|WideOr10~5 , instaRam|WideOr10~5, slc3_sramtop, 1
instance = comp, \instaRam|WideOr10~12 , instaRam|WideOr10~12, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[5]~27 , Data_to_SRAM[5]~27, slc3_sramtop, 1
instance = comp, \slc|d0|MDR_reg|Data_out~14 , slc|d0|MDR_reg|Data_out~14, slc3_sramtop, 1
instance = comp, \slc|d0|MDR_reg|Data_out~15 , slc|d0|MDR_reg|Data_out~15, slc3_sramtop, 1
instance = comp, \slc|d0|MDR_reg|Data_out[3] , slc|d0|MDR_reg|Data_out[3], slc3_sramtop, 1
instance = comp, \instaRam|WideOr12~2 , instaRam|WideOr12~2, slc3_sramtop, 1
instance = comp, \instaRam|WideOr12~4 , instaRam|WideOr12~4, slc3_sramtop, 1
instance = comp, \instaRam|WideOr14~8 , instaRam|WideOr14~8, slc3_sramtop, 1
instance = comp, \instaRam|WideNor0~11 , instaRam|WideNor0~11, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[12]~22 , Data_to_SRAM[12]~22, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[12]~23 , Data_to_SRAM[12]~23, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[12]~24 , Data_to_SRAM[12]~24, slc3_sramtop, 1
instance = comp, \instaRam|WideOr12~3 , instaRam|WideOr12~3, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[3]~25 , Data_to_SRAM[3]~25, slc3_sramtop, 1
instance = comp, \slc|d0|MDR_reg|Data_out~10 , slc|d0|MDR_reg|Data_out~10, slc3_sramtop, 1
instance = comp, \slc|d0|MDR_reg|Data_out~11 , slc|d0|MDR_reg|Data_out~11, slc3_sramtop, 1
instance = comp, \slc|d0|MDR_reg|Data_out[1] , slc|d0|MDR_reg|Data_out[1], slc3_sramtop, 1
instance = comp, \instaRam|Equal72~0 , instaRam|Equal72~0, slc3_sramtop, 1
instance = comp, \instaRam|WideOr14~11 , instaRam|WideOr14~11, slc3_sramtop, 1
instance = comp, \instaRam|Equal128~0 , instaRam|Equal128~0, slc3_sramtop, 1
instance = comp, \instaRam|WideOr14~13 , instaRam|WideOr14~13, slc3_sramtop, 1
instance = comp, \instaRam|Equal168~0 , instaRam|Equal168~0, slc3_sramtop, 1
instance = comp, \instaRam|WideOr14~2 , instaRam|WideOr14~2, slc3_sramtop, 1
instance = comp, \instaRam|WideOr14~9 , instaRam|WideOr14~9, slc3_sramtop, 1
instance = comp, \instaRam|Equal10~3 , instaRam|Equal10~3, slc3_sramtop, 1
instance = comp, \instaRam|WideOr5~0 , instaRam|WideOr5~0, slc3_sramtop, 1
instance = comp, \instaRam|WideOr0~15 , instaRam|WideOr0~15, slc3_sramtop, 1
instance = comp, \instaRam|Equal140~0 , instaRam|Equal140~0, slc3_sramtop, 1
instance = comp, \instaRam|WideOr0~5 , instaRam|WideOr0~5, slc3_sramtop, 1
instance = comp, \instaRam|WideOr0~6 , instaRam|WideOr0~6, slc3_sramtop, 1
instance = comp, \instaRam|WideOr14~5 , instaRam|WideOr14~5, slc3_sramtop, 1
instance = comp, \instaRam|WideOr14~6 , instaRam|WideOr14~6, slc3_sramtop, 1
instance = comp, \instaRam|WideOr14~7 , instaRam|WideOr14~7, slc3_sramtop, 1
instance = comp, \instaRam|WideOr14~12 , instaRam|WideOr14~12, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[1]~20 , Data_to_SRAM[1]~20, slc3_sramtop, 1
instance = comp, \SW[8]~input , SW[8]~input, slc3_sramtop, 1
instance = comp, \slc|d0|MDR_reg|Data_out~24 , slc|d0|MDR_reg|Data_out~24, slc3_sramtop, 1
instance = comp, \slc|d0|MDR_reg|Data_out~25 , slc|d0|MDR_reg|Data_out~25, slc3_sramtop, 1
instance = comp, \slc|d0|MDR_reg|Data_out[8] , slc|d0|MDR_reg|Data_out[8], slc3_sramtop, 1
instance = comp, \slc|d0|Mux15~2 , slc|d0|Mux15~2, slc3_sramtop, 1
instance = comp, \slc|d0|Mux7~1 , slc|d0|Mux7~1, slc3_sramtop, 1
instance = comp, \slc|d0|Mux15~4 , slc|d0|Mux15~4, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~197 , slc|d0|registerfile|registers~197, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~198 , slc|d0|registerfile|registers~198, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~199 , slc|d0|registerfile|registers~199, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~200 , slc|d0|registerfile|registers~200, slc3_sramtop, 1
instance = comp, \slc|d0|B[8]~21 , slc|d0|B[8]~21, slc3_sramtop, 1
instance = comp, \slc|d0|B[8]~22 , slc|d0|B[8]~22, slc3_sramtop, 1
instance = comp, \slc|state_controller|WideOr25 , slc|state_controller|WideOr25, slc3_sramtop, 1
instance = comp, \slc|state_controller|WideOr26~0 , slc|state_controller|WideOr26~0, slc3_sramtop, 1
instance = comp, \slc|d0|Mux7~0 , slc|d0|Mux7~0, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~190 , slc|d0|registerfile|registers~190, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~191 , slc|d0|registerfile|registers~191, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~188 , slc|d0|registerfile|registers~188, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~189 , slc|d0|registerfile|registers~189, slc3_sramtop, 1
instance = comp, \slc|d0|B[7]~19 , slc|d0|B[7]~19, slc3_sramtop, 1
instance = comp, \slc|d0|B[7]~20 , slc|d0|B[7]~20, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~179 , slc|d0|registerfile|registers~179, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~180 , slc|d0|registerfile|registers~180, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~181 , slc|d0|registerfile|registers~181, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~182 , slc|d0|registerfile|registers~182, slc3_sramtop, 1
instance = comp, \slc|d0|B[6]~17 , slc|d0|B[6]~17, slc3_sramtop, 1
instance = comp, \slc|d0|B[6]~18 , slc|d0|B[6]~18, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~117 , slc|d0|registerfile|registers~117, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~85 , slc|d0|registerfile|registers~85, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~101 , slc|d0|registerfile|registers~101, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~69 , slc|d0|registerfile|registers~69, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~170 , slc|d0|registerfile|registers~170, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~171 , slc|d0|registerfile|registers~171, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~21 , slc|d0|registerfile|registers~21, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~5 , slc|d0|registerfile|registers~5, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~172 , slc|d0|registerfile|registers~172, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~173 , slc|d0|registerfile|registers~173, slc3_sramtop, 1
instance = comp, \slc|d0|B[5]~15 , slc|d0|B[5]~15, slc3_sramtop, 1
instance = comp, \slc|d0|B[5]~16 , slc|d0|B[5]~16, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~163 , slc|d0|registerfile|registers~163, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~164 , slc|d0|registerfile|registers~164, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~161 , slc|d0|registerfile|registers~161, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~162 , slc|d0|registerfile|registers~162, slc3_sramtop, 1
instance = comp, \slc|d0|B[4]~13 , slc|d0|B[4]~13, slc3_sramtop, 1
instance = comp, \slc|d0|B[4]~14 , slc|d0|B[4]~14, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~151 , slc|d0|registerfile|registers~151, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~152 , slc|d0|registerfile|registers~152, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~153 , slc|d0|registerfile|registers~153, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~154 , slc|d0|registerfile|registers~154, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~155 , slc|d0|registerfile|registers~155, slc3_sramtop, 1
instance = comp, \slc|d0|B[3]~11 , slc|d0|B[3]~11, slc3_sramtop, 1
instance = comp, \slc|d0|B[3]~12 , slc|d0|B[3]~12, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~114 , slc|d0|registerfile|registers~114, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~98 , slc|d0|registerfile|registers~98, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~138 , slc|d0|registerfile|registers~138, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~82feeder , slc|d0|registerfile|registers~82feeder, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~82 , slc|d0|registerfile|registers~82, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~139 , slc|d0|registerfile|registers~139, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~50 , slc|d0|registerfile|registers~50, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~34feeder , slc|d0|registerfile|registers~34feeder, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~34 , slc|d0|registerfile|registers~34, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~2 , slc|d0|registerfile|registers~2, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~18 , slc|d0|registerfile|registers~18, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~140 , slc|d0|registerfile|registers~140, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~141 , slc|d0|registerfile|registers~141, slc3_sramtop, 1
instance = comp, \slc|d0|B[2]~10 , slc|d0|B[2]~10, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~144 , slc|d0|registerfile|registers~144, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~145 , slc|d0|registerfile|registers~145, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~146 , slc|d0|registerfile|registers~146, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~49 , slc|d0|registerfile|registers~49, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~33 , slc|d0|registerfile|registers~33, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~17 , slc|d0|registerfile|registers~17, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~1 , slc|d0|registerfile|registers~1, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~135 , slc|d0|registerfile|registers~135, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~136 , slc|d0|registerfile|registers~136, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~137 , slc|d0|registerfile|registers~137, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~113feeder , slc|d0|registerfile|registers~113feeder, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~113 , slc|d0|registerfile|registers~113, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~97feeder , slc|d0|registerfile|registers~97feeder, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~97 , slc|d0|registerfile|registers~97, slc3_sramtop, 1
instance = comp, \slc|d0|B[1]~7 , slc|d0|B[1]~7, slc3_sramtop, 1
instance = comp, \slc|d0|B[1]~8 , slc|d0|B[1]~8, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~65 , slc|d0|registerfile|registers~65, slc3_sramtop, 1
instance = comp, \slc|d0|B[1]~5 , slc|d0|B[1]~5, slc3_sramtop, 1
instance = comp, \slc|d0|B[1]~6 , slc|d0|B[1]~6, slc3_sramtop, 1
instance = comp, \slc|d0|B[1]~9 , slc|d0|B[1]~9, slc3_sramtop, 1
instance = comp, \slc|d0|B[0]~2 , slc|d0|B[0]~2, slc3_sramtop, 1
instance = comp, \slc|d0|B[0]~3 , slc|d0|B[0]~3, slc3_sramtop, 1
instance = comp, \slc|d0|B[0]~0 , slc|d0|B[0]~0, slc3_sramtop, 1
instance = comp, \slc|d0|B[0]~1 , slc|d0|B[0]~1, slc3_sramtop, 1
instance = comp, \slc|d0|B[0]~4 , slc|d0|B[0]~4, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~132 , slc|d0|registerfile|registers~132, slc3_sramtop, 1
instance = comp, \slc|d0|Add2~0 , slc|d0|Add2~0, slc3_sramtop, 1
instance = comp, \slc|d0|Add2~2 , slc|d0|Add2~2, slc3_sramtop, 1
instance = comp, \slc|d0|Add2~4 , slc|d0|Add2~4, slc3_sramtop, 1
instance = comp, \slc|d0|Add2~6 , slc|d0|Add2~6, slc3_sramtop, 1
instance = comp, \slc|d0|Add2~8 , slc|d0|Add2~8, slc3_sramtop, 1
instance = comp, \slc|d0|Add2~10 , slc|d0|Add2~10, slc3_sramtop, 1
instance = comp, \slc|d0|Add2~12 , slc|d0|Add2~12, slc3_sramtop, 1
instance = comp, \slc|d0|Add2~14 , slc|d0|Add2~14, slc3_sramtop, 1
instance = comp, \slc|d0|Add2~16 , slc|d0|Add2~16, slc3_sramtop, 1
instance = comp, \slc|d0|Mux7~2 , slc|d0|Mux7~2, slc3_sramtop, 1
instance = comp, \slc|d0|Mux7~3 , slc|d0|Mux7~3, slc3_sramtop, 1
instance = comp, \slc|d0|Mux7~4 , slc|d0|Mux7~4, slc3_sramtop, 1
instance = comp, \slc|d0|IR_reg|Data_out~39 , slc|d0|IR_reg|Data_out~39, slc3_sramtop, 1
instance = comp, \slc|d0|MAR_reg|Data_out[8] , slc|d0|MAR_reg|Data_out[8], slc3_sramtop, 1
instance = comp, \ADDR[8]~8 , ADDR[8]~8, slc3_sramtop, 1
instance = comp, \slc|d0|MDR_reg|Data_out~16 , slc|d0|MDR_reg|Data_out~16, slc3_sramtop, 1
instance = comp, \slc|d0|MDR_reg|Data_out~17 , slc|d0|MDR_reg|Data_out~17, slc3_sramtop, 1
instance = comp, \slc|d0|MDR_reg|Data_out[4] , slc|d0|MDR_reg|Data_out[4], slc3_sramtop, 1
instance = comp, \slc|d0|Mux11~0 , slc|d0|Mux11~0, slc3_sramtop, 1
instance = comp, \slc|d0|Mux11~1 , slc|d0|Mux11~1, slc3_sramtop, 1
instance = comp, \slc|d0|Mux11~2 , slc|d0|Mux11~2, slc3_sramtop, 1
instance = comp, \slc|d0|Mux11~3 , slc|d0|Mux11~3, slc3_sramtop, 1
instance = comp, \slc|d0|IR_reg|Data_out~35 , slc|d0|IR_reg|Data_out~35, slc3_sramtop, 1
instance = comp, \slc|d0|MAR_reg|Data_out[4] , slc|d0|MAR_reg|Data_out[4], slc3_sramtop, 1
instance = comp, \ADDR[4]~4 , ADDR[4]~4, slc3_sramtop, 1
instance = comp, \slc|d0|MDR_reg|Data_out~7 , slc|d0|MDR_reg|Data_out~7, slc3_sramtop, 1
instance = comp, \slc|d0|MDR_reg|Data_out~8 , slc|d0|MDR_reg|Data_out~8, slc3_sramtop, 1
instance = comp, \slc|d0|MDR_reg|Data_out[0] , slc|d0|MDR_reg|Data_out[0], slc3_sramtop, 1
instance = comp, \Data_to_SRAM[0]~15 , Data_to_SRAM[0]~15, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[0]~16 , Data_to_SRAM[0]~16, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[0]~17 , Data_to_SRAM[0]~17, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[0]~18 , Data_to_SRAM[0]~18, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[12]~6 , Data_to_SRAM[12]~6, slc3_sramtop, 1
instance = comp, \instaRam|Equal51~0 , instaRam|Equal51~0, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[12]~0 , Data_to_SRAM[12]~0, slc3_sramtop, 1
instance = comp, \instaRam|Equal161~1 , instaRam|Equal161~1, slc3_sramtop, 1
instance = comp, \instaRam|Equal92~4 , instaRam|Equal92~4, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[12]~1 , Data_to_SRAM[12]~1, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[12]~2 , Data_to_SRAM[12]~2, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[12]~3 , Data_to_SRAM[12]~3, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[12]~7 , Data_to_SRAM[12]~7, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[12]~8 , Data_to_SRAM[12]~8, slc3_sramtop, 1
instance = comp, \instaRam|Equal41~1 , instaRam|Equal41~1, slc3_sramtop, 1
instance = comp, \instaRam|WideNor0~2 , instaRam|WideNor0~2, slc3_sramtop, 1
instance = comp, \instaRam|WideNor0~3 , instaRam|WideNor0~3, slc3_sramtop, 1
instance = comp, \instaRam|WideNor0~4 , instaRam|WideNor0~4, slc3_sramtop, 1
instance = comp, \instaRam|WideNor0~5 , instaRam|WideNor0~5, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[12]~5 , Data_to_SRAM[12]~5, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[12]~9 , Data_to_SRAM[12]~9, slc3_sramtop, 1
instance = comp, \instaRam|WideNor0~12 , instaRam|WideNor0~12, slc3_sramtop, 1
instance = comp, \instaRam|WideNor0~13 , instaRam|WideNor0~13, slc3_sramtop, 1
instance = comp, \instaRam|WideNor0~10 , instaRam|WideNor0~10, slc3_sramtop, 1
instance = comp, \instaRam|WideOr0~8 , instaRam|WideOr0~8, slc3_sramtop, 1
instance = comp, \instaRam|Equal7~4 , instaRam|Equal7~4, slc3_sramtop, 1
instance = comp, \instaRam|WideOr0~7 , instaRam|WideOr0~7, slc3_sramtop, 1
instance = comp, \instaRam|WideOr0~9 , instaRam|WideOr0~9, slc3_sramtop, 1
instance = comp, \instaRam|WideNor0~14 , instaRam|WideNor0~14, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[12]~10 , Data_to_SRAM[12]~10, slc3_sramtop, 1
instance = comp, \instaRam|Equal175~0 , instaRam|Equal175~0, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[12]~11 , Data_to_SRAM[12]~11, slc3_sramtop, 1
instance = comp, \instaRam|WideNor0~18 , instaRam|WideNor0~18, slc3_sramtop, 1
instance = comp, \instaRam|WideNor0~20 , instaRam|WideNor0~20, slc3_sramtop, 1
instance = comp, \instaRam|WideNor0~36 , instaRam|WideNor0~36, slc3_sramtop, 1
instance = comp, \instaRam|WideNor0~37 , instaRam|WideNor0~37, slc3_sramtop, 1
instance = comp, \instaRam|Equal165~1 , instaRam|Equal165~1, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[12]~12 , Data_to_SRAM[12]~12, slc3_sramtop, 1
instance = comp, \instaRam|WideNor0~38 , instaRam|WideNor0~38, slc3_sramtop, 1
instance = comp, \instaRam|WideNor0~39 , instaRam|WideNor0~39, slc3_sramtop, 1
instance = comp, \instaRam|WideNor0~35 , instaRam|WideNor0~35, slc3_sramtop, 1
instance = comp, \instaRam|WideNor0~40 , instaRam|WideNor0~40, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[12]~13 , Data_to_SRAM[12]~13, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[0]~19 , Data_to_SRAM[0]~19, slc3_sramtop, 1
instance = comp, \SW[2]~input , SW[2]~input, slc3_sramtop, 1
instance = comp, \slc|d0|MDR_reg|Data_out~12 , slc|d0|MDR_reg|Data_out~12, slc3_sramtop, 1
instance = comp, \slc|d0|MDR_reg|Data_out~13 , slc|d0|MDR_reg|Data_out~13, slc3_sramtop, 1
instance = comp, \slc|d0|MDR_reg|Data_out[2] , slc|d0|MDR_reg|Data_out[2], slc3_sramtop, 1
instance = comp, \slc|d0|Mux13~0 , slc|d0|Mux13~0, slc3_sramtop, 1
instance = comp, \slc|d0|Mux13~1 , slc|d0|Mux13~1, slc3_sramtop, 1
instance = comp, \slc|d0|Mux13~2 , slc|d0|Mux13~2, slc3_sramtop, 1
instance = comp, \slc|d0|Mux13~3 , slc|d0|Mux13~3, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~66feeder , slc|d0|registerfile|registers~66feeder, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~66 , slc|d0|registerfile|registers~66, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~142 , slc|d0|registerfile|registers~142, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~143 , slc|d0|registerfile|registers~143, slc3_sramtop, 1
instance = comp, \slc|d0|ADDR1_out[2]~38 , slc|d0|ADDR1_out[2]~38, slc3_sramtop, 1
instance = comp, \slc|d0|ADDR1_out[2]~34 , slc|d0|ADDR1_out[2]~34, slc3_sramtop, 1
instance = comp, \slc|d0|Add0~12 , slc|d0|Add0~12, slc3_sramtop, 1
instance = comp, \slc|d0|Add0~16 , slc|d0|Add0~16, slc3_sramtop, 1
instance = comp, \slc|d0|Add0~18 , slc|d0|Add0~18, slc3_sramtop, 1
instance = comp, \slc|d0|Add0~19 , slc|d0|Add0~19, slc3_sramtop, 1
instance = comp, \slc|d0|PC_reg|Data_out[2] , slc|d0|PC_reg|Data_out[2], slc3_sramtop, 1
instance = comp, \slc|d0|Add0~22 , slc|d0|Add0~22, slc3_sramtop, 1
instance = comp, \slc|d0|Add0~23 , slc|d0|Add0~23, slc3_sramtop, 1
instance = comp, \slc|d0|PC_reg|Data_out[3] , slc|d0|PC_reg|Data_out[3], slc3_sramtop, 1
instance = comp, \slc|d0|Mux12~1 , slc|d0|Mux12~1, slc3_sramtop, 1
instance = comp, \slc|d0|Mux12~0 , slc|d0|Mux12~0, slc3_sramtop, 1
instance = comp, \slc|d0|Mux12~2 , slc|d0|Mux12~2, slc3_sramtop, 1
instance = comp, \slc|d0|Mux12~3 , slc|d0|Mux12~3, slc3_sramtop, 1
instance = comp, \slc|d0|Mux12~4 , slc|d0|Mux12~4, slc3_sramtop, 1
instance = comp, \slc|d0|IR_reg|Data_out~34 , slc|d0|IR_reg|Data_out~34, slc3_sramtop, 1
instance = comp, \slc|d0|MAR_reg|Data_out[3] , slc|d0|MAR_reg|Data_out[3], slc3_sramtop, 1
instance = comp, \slc|memory_subsystem|Equal0~0 , slc|memory_subsystem|Equal0~0, slc3_sramtop, 1
instance = comp, \slc|memory_subsystem|Equal0~1 , slc|memory_subsystem|Equal0~1, slc3_sramtop, 1
instance = comp, \slc|d0|MAR_reg|Data_out[11] , slc|d0|MAR_reg|Data_out[11], slc3_sramtop, 1
instance = comp, \slc|d0|MAR_reg|Data_out[10] , slc|d0|MAR_reg|Data_out[10], slc3_sramtop, 1
instance = comp, \slc|memory_subsystem|Equal0~2 , slc|memory_subsystem|Equal0~2, slc3_sramtop, 1
instance = comp, \slc|memory_subsystem|Equal0~4 , slc|memory_subsystem|Equal0~4, slc3_sramtop, 1
instance = comp, \SW[6]~input , SW[6]~input, slc3_sramtop, 1
instance = comp, \slc|d0|MDR_reg|Data_out~20 , slc|d0|MDR_reg|Data_out~20, slc3_sramtop, 1
instance = comp, \slc|d0|MDR_reg|Data_out~21 , slc|d0|MDR_reg|Data_out~21, slc3_sramtop, 1
instance = comp, \slc|d0|MDR_reg|Data_out[6] , slc|d0|MDR_reg|Data_out[6], slc3_sramtop, 1
instance = comp, \slc|d0|Mux9~1 , slc|d0|Mux9~1, slc3_sramtop, 1
instance = comp, \slc|d0|Mux9~0 , slc|d0|Mux9~0, slc3_sramtop, 1
instance = comp, \slc|d0|Mux9~2 , slc|d0|Mux9~2, slc3_sramtop, 1
instance = comp, \slc|d0|Mux9~3 , slc|d0|Mux9~3, slc3_sramtop, 1
instance = comp, \slc|d0|Mux9~4 , slc|d0|Mux9~4, slc3_sramtop, 1
instance = comp, \slc|d0|IR_reg|Data_out~37 , slc|d0|IR_reg|Data_out~37, slc3_sramtop, 1
instance = comp, \slc|d0|IR_reg|Data_out[6] , slc|d0|IR_reg|Data_out[6], slc3_sramtop, 1
instance = comp, \slc|d0|SR1[0]~0 , slc|d0|SR1[0]~0, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~167 , slc|d0|registerfile|registers~167, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~168 , slc|d0|registerfile|registers~168, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~165 , slc|d0|registerfile|registers~165, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~166 , slc|d0|registerfile|registers~166, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~169 , slc|d0|registerfile|registers~169, slc3_sramtop, 1
instance = comp, \slc|d0|ADDR1_out[5]~41 , slc|d0|ADDR1_out[5]~41, slc3_sramtop, 1
instance = comp, \slc|d0|Add0~30 , slc|d0|Add0~30, slc3_sramtop, 1
instance = comp, \slc|d0|Add0~31 , slc|d0|Add0~31, slc3_sramtop, 1
instance = comp, \slc|d0|PC_reg|Data_out[5] , slc|d0|PC_reg|Data_out[5], slc3_sramtop, 1
instance = comp, \slc|d0|Mux10~1 , slc|d0|Mux10~1, slc3_sramtop, 1
instance = comp, \slc|d0|Mux10~0 , slc|d0|Mux10~0, slc3_sramtop, 1
instance = comp, \slc|d0|Mux10~2 , slc|d0|Mux10~2, slc3_sramtop, 1
instance = comp, \slc|d0|Mux10~3 , slc|d0|Mux10~3, slc3_sramtop, 1
instance = comp, \slc|d0|Mux10~4 , slc|d0|Mux10~4, slc3_sramtop, 1
instance = comp, \slc|d0|IR_reg|Data_out~36 , slc|d0|IR_reg|Data_out~36, slc3_sramtop, 1
instance = comp, \slc|d0|IR_reg|Data_out[5] , slc|d0|IR_reg|Data_out[5], slc3_sramtop, 1
instance = comp, \slc|d0|Mux41~0 , slc|d0|Mux41~0, slc3_sramtop, 1
instance = comp, \slc|d0|Mux40~0 , slc|d0|Mux40~0, slc3_sramtop, 1
instance = comp, \slc|d0|Add0~38 , slc|d0|Add0~38, slc3_sramtop, 1
instance = comp, \slc|d0|Add0~39 , slc|d0|Add0~39, slc3_sramtop, 1
instance = comp, \slc|d0|PC_reg|Data_out[7] , slc|d0|PC_reg|Data_out[7], slc3_sramtop, 1
instance = comp, \slc|d0|Mux8~3 , slc|d0|Mux8~3, slc3_sramtop, 1
instance = comp, \slc|d0|Mux8~1 , slc|d0|Mux8~1, slc3_sramtop, 1
instance = comp, \slc|d0|Mux8~0 , slc|d0|Mux8~0, slc3_sramtop, 1
instance = comp, \slc|d0|Mux8~2 , slc|d0|Mux8~2, slc3_sramtop, 1
instance = comp, \slc|d0|Mux8~4 , slc|d0|Mux8~4, slc3_sramtop, 1
instance = comp, \slc|d0|IR_reg|Data_out~38 , slc|d0|IR_reg|Data_out~38, slc3_sramtop, 1
instance = comp, \slc|d0|IR_reg|Data_out[7] , slc|d0|IR_reg|Data_out[7], slc3_sramtop, 1
instance = comp, \slc|d0|SR1[1]~1 , slc|d0|SR1[1]~1, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~41 , slc|d0|registerfile|registers~41, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~57feeder , slc|d0|registerfile|registers~57feeder, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~57 , slc|d0|registerfile|registers~57, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~9 , slc|d0|registerfile|registers~9, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~25 , slc|d0|registerfile|registers~25, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~203 , slc|d0|registerfile|registers~203, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~204 , slc|d0|registerfile|registers~204, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~89feeder , slc|d0|registerfile|registers~89feeder, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~89 , slc|d0|registerfile|registers~89, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~121feeder , slc|d0|registerfile|registers~121feeder, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~121 , slc|d0|registerfile|registers~121, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~73feeder , slc|d0|registerfile|registers~73feeder, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~73 , slc|d0|registerfile|registers~73, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~105 , slc|d0|registerfile|registers~105, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~201 , slc|d0|registerfile|registers~201, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~202 , slc|d0|registerfile|registers~202, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~205 , slc|d0|registerfile|registers~205, slc3_sramtop, 1
instance = comp, \slc|d0|ADDR1_out[9]~45 , slc|d0|ADDR1_out[9]~45, slc3_sramtop, 1
instance = comp, \slc|d0|Mux38~0 , slc|d0|Mux38~0, slc3_sramtop, 1
instance = comp, \slc|d0|Mux38~1 , slc|d0|Mux38~1, slc3_sramtop, 1
instance = comp, \slc|d0|MARMUX_out[9]~18 , slc|d0|MARMUX_out[9]~18, slc3_sramtop, 1
instance = comp, \slc|d0|Add0~44 , slc|d0|Add0~44, slc3_sramtop, 1
instance = comp, \slc|d0|Add0~46 , slc|d0|Add0~46, slc3_sramtop, 1
instance = comp, \slc|d0|Add0~47 , slc|d0|Add0~47, slc3_sramtop, 1
instance = comp, \slc|d0|PC_reg|Data_out[9] , slc|d0|PC_reg|Data_out[9], slc3_sramtop, 1
instance = comp, \slc|d0|Mux6~1 , slc|d0|Mux6~1, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~206 , slc|d0|registerfile|registers~206, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~207 , slc|d0|registerfile|registers~207, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~208 , slc|d0|registerfile|registers~208, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~209 , slc|d0|registerfile|registers~209, slc3_sramtop, 1
instance = comp, \slc|d0|B[9]~23 , slc|d0|B[9]~23, slc3_sramtop, 1
instance = comp, \slc|d0|B[9]~24 , slc|d0|B[9]~24, slc3_sramtop, 1
instance = comp, \slc|d0|Add2~18 , slc|d0|Add2~18, slc3_sramtop, 1
instance = comp, \slc|d0|Mux6~0 , slc|d0|Mux6~0, slc3_sramtop, 1
instance = comp, \slc|d0|Mux6~2 , slc|d0|Mux6~2, slc3_sramtop, 1
instance = comp, \slc|d0|Mux6~3 , slc|d0|Mux6~3, slc3_sramtop, 1
instance = comp, \slc|d0|Mux6~4 , slc|d0|Mux6~4, slc3_sramtop, 1
instance = comp, \slc|d0|IR_reg|Data_out~40 , slc|d0|IR_reg|Data_out~40, slc3_sramtop, 1
instance = comp, \slc|d0|IR_reg|Data_out[9] , slc|d0|IR_reg|Data_out[9], slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~223 , slc|d0|registerfile|registers~223, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~224 , slc|d0|registerfile|registers~224, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~81 , slc|d0|registerfile|registers~81, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~133 , slc|d0|registerfile|registers~133, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~134 , slc|d0|registerfile|registers~134, slc3_sramtop, 1
instance = comp, \slc|d0|ADDR1_out[1]~37 , slc|d0|ADDR1_out[1]~37, slc3_sramtop, 1
instance = comp, \slc|d0|ADDR1_out[1]~33 , slc|d0|ADDR1_out[1]~33, slc3_sramtop, 1
instance = comp, \slc|d0|Add0~14 , slc|d0|Add0~14, slc3_sramtop, 1
instance = comp, \slc|d0|Add0~15 , slc|d0|Add0~15, slc3_sramtop, 1
instance = comp, \slc|d0|PC_reg|Data_out[1] , slc|d0|PC_reg|Data_out[1], slc3_sramtop, 1
instance = comp, \slc|d0|Mux14~3 , slc|d0|Mux14~3, slc3_sramtop, 1
instance = comp, \slc|d0|Mux14~1 , slc|d0|Mux14~1, slc3_sramtop, 1
instance = comp, \slc|d0|Mux14~0 , slc|d0|Mux14~0, slc3_sramtop, 1
instance = comp, \slc|d0|Mux14~2 , slc|d0|Mux14~2, slc3_sramtop, 1
instance = comp, \slc|d0|Mux14~4 , slc|d0|Mux14~4, slc3_sramtop, 1
instance = comp, \slc|d0|IR_reg|Data_out~32 , slc|d0|IR_reg|Data_out~32, slc3_sramtop, 1
instance = comp, \slc|d0|MAR_reg|Data_out[1] , slc|d0|MAR_reg|Data_out[1], slc3_sramtop, 1
instance = comp, \ADDR[1]~1 , ADDR[1]~1, slc3_sramtop, 1
instance = comp, \slc|d0|MDR_reg|Data_out~28 , slc|d0|MDR_reg|Data_out~28, slc3_sramtop, 1
instance = comp, \instaRam|WideOr4~4 , instaRam|WideOr4~4, slc3_sramtop, 1
instance = comp, \instaRam|WideOr4~3 , instaRam|WideOr4~3, slc3_sramtop, 1
instance = comp, \instaRam|WideOr4~5 , instaRam|WideOr4~5, slc3_sramtop, 1
instance = comp, \instaRam|WideOr4~6 , instaRam|WideOr4~6, slc3_sramtop, 1
instance = comp, \instaRam|WideNor0~46 , instaRam|WideNor0~46, slc3_sramtop, 1
instance = comp, \instaRam|WideOr4~7 , instaRam|WideOr4~7, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[11]~35 , Data_to_SRAM[11]~35, slc3_sramtop, 1
instance = comp, \slc|d0|MDR_reg|Data_out~36 , slc|d0|MDR_reg|Data_out~36, slc3_sramtop, 1
instance = comp, \ram0|altsyncram_component|auto_generated|ram_block1a9 , ram0|altsyncram_component|auto_generated|ram_block1a9, slc3_sramtop, 1
instance = comp, \slc|d0|MDR_reg|Data_out~34 , slc|d0|MDR_reg|Data_out~34, slc3_sramtop, 1
instance = comp, \slc|d0|MDR_reg|Data_out[15] , slc|d0|MDR_reg|Data_out[15], slc3_sramtop, 1
instance = comp, \instaRam|WideOr0~12 , instaRam|WideOr0~12, slc3_sramtop, 1
instance = comp, \instaRam|WideOr0~13 , instaRam|WideOr0~13, slc3_sramtop, 1
instance = comp, \instaRam|WideOr0~14 , instaRam|WideOr0~14, slc3_sramtop, 1
instance = comp, \instaRam|WideOr0~11 , instaRam|WideOr0~11, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[15]~42 , Data_to_SRAM[15]~42, slc3_sramtop, 1
instance = comp, \slc|d0|MDR_reg|Data_out~33 , slc|d0|MDR_reg|Data_out~33, slc3_sramtop, 1
instance = comp, \slc|d0|MDR_reg|Data_out[14] , slc|d0|MDR_reg|Data_out[14], slc3_sramtop, 1
instance = comp, \instaRam|WideOr1~6 , instaRam|WideOr1~6, slc3_sramtop, 1
instance = comp, \instaRam|WideOr1~7 , instaRam|WideOr1~7, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[14]~41 , Data_to_SRAM[14]~41, slc3_sramtop, 1
instance = comp, \slc|d0|MDR_reg|Data_out~32 , slc|d0|MDR_reg|Data_out~32, slc3_sramtop, 1
instance = comp, \slc|d0|MDR_reg|Data_out[13] , slc|d0|MDR_reg|Data_out[13], slc3_sramtop, 1
instance = comp, \instaRam|WideOr2~0 , instaRam|WideOr2~0, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[13]~40 , Data_to_SRAM[13]~40, slc3_sramtop, 1
instance = comp, \slc|d0|MDR_reg|Data_out~31 , slc|d0|MDR_reg|Data_out~31, slc3_sramtop, 1
instance = comp, \slc|d0|MDR_reg|Data_out[12] , slc|d0|MDR_reg|Data_out[12], slc3_sramtop, 1
instance = comp, \instaRam|Equal14~0 , instaRam|Equal14~0, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[12]~36 , Data_to_SRAM[12]~36, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[12]~37 , Data_to_SRAM[12]~37, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[12]~38 , Data_to_SRAM[12]~38, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[12]~39 , Data_to_SRAM[12]~39, slc3_sramtop, 1
instance = comp, \slc|d0|MDR_reg|Data_out~29 , slc|d0|MDR_reg|Data_out~29, slc3_sramtop, 1
instance = comp, \slc|d0|MDR_reg|Data_out[10] , slc|d0|MDR_reg|Data_out[10], slc3_sramtop, 1
instance = comp, \instaRam|WideOr5~11 , instaRam|WideOr5~11, slc3_sramtop, 1
instance = comp, \instaRam|WideOr5~12 , instaRam|WideOr5~12, slc3_sramtop, 1
instance = comp, \instaRam|WideOr5 , instaRam|WideOr5, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[10]~34 , Data_to_SRAM[10]~34, slc3_sramtop, 1
instance = comp, \SW[9]~input , SW[9]~input, slc3_sramtop, 1
instance = comp, \slc|d0|MDR_reg|Data_out~26 , slc|d0|MDR_reg|Data_out~26, slc3_sramtop, 1
instance = comp, \slc|d0|MDR_reg|Data_out~27 , slc|d0|MDR_reg|Data_out~27, slc3_sramtop, 1
instance = comp, \slc|d0|MDR_reg|Data_out[9] , slc|d0|MDR_reg|Data_out[9], slc3_sramtop, 1
instance = comp, \Data_to_SRAM[9]~33 , Data_to_SRAM[9]~33, slc3_sramtop, 1
instance = comp, \slc|d0|MDR_reg|Data_out~30 , slc|d0|MDR_reg|Data_out~30, slc3_sramtop, 1
instance = comp, \slc|d0|MDR_reg|Data_out[11] , slc|d0|MDR_reg|Data_out[11], slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~43 , slc|d0|registerfile|registers~43, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~59 , slc|d0|registerfile|registers~59, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~27 , slc|d0|registerfile|registers~27, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~11 , slc|d0|registerfile|registers~11, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~233 , slc|d0|registerfile|registers~233, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~234 , slc|d0|registerfile|registers~234, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~123 , slc|d0|registerfile|registers~123, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~91 , slc|d0|registerfile|registers~91, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~107 , slc|d0|registerfile|registers~107, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~75 , slc|d0|registerfile|registers~75, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~231 , slc|d0|registerfile|registers~231, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~232 , slc|d0|registerfile|registers~232, slc3_sramtop, 1
instance = comp, \slc|d0|Mux4~1 , slc|d0|Mux4~1, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~238 , slc|d0|registerfile|registers~238, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~239 , slc|d0|registerfile|registers~239, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~236 , slc|d0|registerfile|registers~236, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~237 , slc|d0|registerfile|registers~237, slc3_sramtop, 1
instance = comp, \slc|d0|B[11]~27 , slc|d0|B[11]~27, slc3_sramtop, 1
instance = comp, \slc|d0|B[11]~28 , slc|d0|B[11]~28, slc3_sramtop, 1
instance = comp, \slc|d0|Mux4~0 , slc|d0|Mux4~0, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~90 , slc|d0|registerfile|registers~90, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~122feeder , slc|d0|registerfile|registers~122feeder, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~122 , slc|d0|registerfile|registers~122, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~106feeder , slc|d0|registerfile|registers~106feeder, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~106 , slc|d0|registerfile|registers~106, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~74feeder , slc|d0|registerfile|registers~74feeder, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~74 , slc|d0|registerfile|registers~74, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~219 , slc|d0|registerfile|registers~219, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~220 , slc|d0|registerfile|registers~220, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~58feeder , slc|d0|registerfile|registers~58feeder, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~58 , slc|d0|registerfile|registers~58, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~42 , slc|d0|registerfile|registers~42, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~26 , slc|d0|registerfile|registers~26, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~10 , slc|d0|registerfile|registers~10, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~221 , slc|d0|registerfile|registers~221, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~222 , slc|d0|registerfile|registers~222, slc3_sramtop, 1
instance = comp, \slc|d0|B[10]~25 , slc|d0|B[10]~25, slc3_sramtop, 1
instance = comp, \slc|d0|B[10]~26 , slc|d0|B[10]~26, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~216 , slc|d0|registerfile|registers~216, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~217 , slc|d0|registerfile|registers~217, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~214 , slc|d0|registerfile|registers~214, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~215 , slc|d0|registerfile|registers~215, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~218 , slc|d0|registerfile|registers~218, slc3_sramtop, 1
instance = comp, \slc|d0|Add2~20 , slc|d0|Add2~20, slc3_sramtop, 1
instance = comp, \slc|d0|Add2~22 , slc|d0|Add2~22, slc3_sramtop, 1
instance = comp, \slc|d0|Mux4~2 , slc|d0|Mux4~2, slc3_sramtop, 1
instance = comp, \slc|d0|Mux4~3 , slc|d0|Mux4~3, slc3_sramtop, 1
instance = comp, \slc|d0|Mux4~4 , slc|d0|Mux4~4, slc3_sramtop, 1
instance = comp, \slc|d0|MAR_reg|Data_out~7 , slc|d0|MAR_reg|Data_out~7, slc3_sramtop, 1
instance = comp, \slc|d0|IR_reg|Data_out[11] , slc|d0|IR_reg|Data_out[11], slc3_sramtop, 1
instance = comp, \slc|d0|SR1[2]~2 , slc|d0|SR1[2]~2, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~235 , slc|d0|registerfile|registers~235, slc3_sramtop, 1
instance = comp, \slc|d0|ADDR1_out[11]~47 , slc|d0|ADDR1_out[11]~47, slc3_sramtop, 1
instance = comp, \slc|d0|Add0~48 , slc|d0|Add0~48, slc3_sramtop, 1
instance = comp, \slc|d0|Add0~50 , slc|d0|Add0~50, slc3_sramtop, 1
instance = comp, \slc|d0|MARMUX_out[10]~20 , slc|d0|MARMUX_out[10]~20, slc3_sramtop, 1
instance = comp, \slc|d0|Add0~51 , slc|d0|Add0~51, slc3_sramtop, 1
instance = comp, \slc|d0|PC_reg|Data_out[10] , slc|d0|PC_reg|Data_out[10], slc3_sramtop, 1
instance = comp, \slc|d0|ADDR1_out[10]~46 , slc|d0|ADDR1_out[10]~46, slc3_sramtop, 1
instance = comp, \slc|d0|MARMUX_out[11]~22 , slc|d0|MARMUX_out[11]~22, slc3_sramtop, 1
instance = comp, \slc|d0|Add0~52 , slc|d0|Add0~52, slc3_sramtop, 1
instance = comp, \slc|d0|Add0~54 , slc|d0|Add0~54, slc3_sramtop, 1
instance = comp, \slc|d0|Add0~55 , slc|d0|Add0~55, slc3_sramtop, 1
instance = comp, \slc|d0|PC_reg|Data_out[11] , slc|d0|PC_reg|Data_out[11], slc3_sramtop, 1
instance = comp, \slc|d0|Add0~56 , slc|d0|Add0~56, slc3_sramtop, 1
instance = comp, \slc|d0|Add0~58 , slc|d0|Add0~58, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~124 , slc|d0|registerfile|registers~124, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~92feeder , slc|d0|registerfile|registers~92feeder, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~92 , slc|d0|registerfile|registers~92, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~76 , slc|d0|registerfile|registers~76, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~108 , slc|d0|registerfile|registers~108, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~240 , slc|d0|registerfile|registers~240, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~241 , slc|d0|registerfile|registers~241, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~28 , slc|d0|registerfile|registers~28, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~12 , slc|d0|registerfile|registers~12, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~242 , slc|d0|registerfile|registers~242, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~60 , slc|d0|registerfile|registers~60, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~44 , slc|d0|registerfile|registers~44, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~243 , slc|d0|registerfile|registers~243, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~244 , slc|d0|registerfile|registers~244, slc3_sramtop, 1
instance = comp, \slc|d0|ADDR1_out[12]~48 , slc|d0|ADDR1_out[12]~48, slc3_sramtop, 1
instance = comp, \slc|d0|MARMUX_out[12]~24 , slc|d0|MARMUX_out[12]~24, slc3_sramtop, 1
instance = comp, \slc|d0|Add0~59 , slc|d0|Add0~59, slc3_sramtop, 1
instance = comp, \slc|d0|PC_reg|Data_out[12] , slc|d0|PC_reg|Data_out[12], slc3_sramtop, 1
instance = comp, \slc|d0|Add0~60 , slc|d0|Add0~60, slc3_sramtop, 1
instance = comp, \slc|d0|Add0~65 , slc|d0|Add0~65, slc3_sramtop, 1
instance = comp, \slc|d0|Add0~67 , slc|d0|Add0~67, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~126feeder , slc|d0|registerfile|registers~126feeder, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~126 , slc|d0|registerfile|registers~126, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~94 , slc|d0|registerfile|registers~94, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~110feeder , slc|d0|registerfile|registers~110feeder, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~110 , slc|d0|registerfile|registers~110, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~78feeder , slc|d0|registerfile|registers~78feeder, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~78 , slc|d0|registerfile|registers~78, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~258 , slc|d0|registerfile|registers~258, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~259 , slc|d0|registerfile|registers~259, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~46 , slc|d0|registerfile|registers~46, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~62feeder , slc|d0|registerfile|registers~62feeder, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~62 , slc|d0|registerfile|registers~62, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~14 , slc|d0|registerfile|registers~14, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~30 , slc|d0|registerfile|registers~30, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~260 , slc|d0|registerfile|registers~260, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~261 , slc|d0|registerfile|registers~261, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~262 , slc|d0|registerfile|registers~262, slc3_sramtop, 1
instance = comp, \slc|d0|ADDR1_out[14]~50 , slc|d0|ADDR1_out[14]~50, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~61 , slc|d0|registerfile|registers~61, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~45 , slc|d0|registerfile|registers~45, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~29 , slc|d0|registerfile|registers~29, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~13 , slc|d0|registerfile|registers~13, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~251 , slc|d0|registerfile|registers~251, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~252 , slc|d0|registerfile|registers~252, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~93feeder , slc|d0|registerfile|registers~93feeder, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~93 , slc|d0|registerfile|registers~93, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~125 , slc|d0|registerfile|registers~125, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~77 , slc|d0|registerfile|registers~77, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~109 , slc|d0|registerfile|registers~109, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~249 , slc|d0|registerfile|registers~249, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~250 , slc|d0|registerfile|registers~250, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~253 , slc|d0|registerfile|registers~253, slc3_sramtop, 1
instance = comp, \slc|d0|ADDR1_out[13]~49 , slc|d0|ADDR1_out[13]~49, slc3_sramtop, 1
instance = comp, \slc|d0|MARMUX_out[13]~26 , slc|d0|MARMUX_out[13]~26, slc3_sramtop, 1
instance = comp, \slc|d0|MARMUX_out[14]~28 , slc|d0|MARMUX_out[14]~28, slc3_sramtop, 1
instance = comp, \slc|d0|Add0~68 , slc|d0|Add0~68, slc3_sramtop, 1
instance = comp, \slc|d0|PC_reg|Data_out[14] , slc|d0|PC_reg|Data_out[14], slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~263 , slc|d0|registerfile|registers~263, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~264 , slc|d0|registerfile|registers~264, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~265 , slc|d0|registerfile|registers~265, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~266 , slc|d0|registerfile|registers~266, slc3_sramtop, 1
instance = comp, \slc|d0|B[14]~33 , slc|d0|B[14]~33, slc3_sramtop, 1
instance = comp, \slc|d0|B[14]~34 , slc|d0|B[14]~34, slc3_sramtop, 1
instance = comp, \slc|d0|Mux1~0 , slc|d0|Mux1~0, slc3_sramtop, 1
instance = comp, \slc|d0|Mux1~1 , slc|d0|Mux1~1, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~254 , slc|d0|registerfile|registers~254, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~255 , slc|d0|registerfile|registers~255, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~256 , slc|d0|registerfile|registers~256, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~257 , slc|d0|registerfile|registers~257, slc3_sramtop, 1
instance = comp, \slc|d0|B[13]~31 , slc|d0|B[13]~31, slc3_sramtop, 1
instance = comp, \slc|d0|B[13]~32 , slc|d0|B[13]~32, slc3_sramtop, 1
instance = comp, \slc|d0|Add2~24 , slc|d0|Add2~24, slc3_sramtop, 1
instance = comp, \slc|d0|Add2~26 , slc|d0|Add2~26, slc3_sramtop, 1
instance = comp, \slc|d0|Add2~28 , slc|d0|Add2~28, slc3_sramtop, 1
instance = comp, \slc|d0|Mux1~2 , slc|d0|Mux1~2, slc3_sramtop, 1
instance = comp, \slc|d0|Mux1~3 , slc|d0|Mux1~3, slc3_sramtop, 1
instance = comp, \slc|d0|Mux1~4 , slc|d0|Mux1~4, slc3_sramtop, 1
instance = comp, \slc|d0|IR_reg|Data_out~44 , slc|d0|IR_reg|Data_out~44, slc3_sramtop, 1
instance = comp, \slc|d0|IR_reg|Data_out[14] , slc|d0|IR_reg|Data_out[14], slc3_sramtop, 1
instance = comp, \slc|state_controller|Decoder0~3 , slc|state_controller|Decoder0~3, slc3_sramtop, 1
instance = comp, \slc|state_controller|State~69 , slc|state_controller|State~69, slc3_sramtop, 1
instance = comp, \slc|state_controller|State.S_01 , slc|state_controller|State.S_01, slc3_sramtop, 1
instance = comp, \slc|state_controller|SR2MUX~0 , slc|state_controller|SR2MUX~0, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~245 , slc|d0|registerfile|registers~245, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~246 , slc|d0|registerfile|registers~246, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~247 , slc|d0|registerfile|registers~247, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~248 , slc|d0|registerfile|registers~248, slc3_sramtop, 1
instance = comp, \slc|d0|B[12]~29 , slc|d0|B[12]~29, slc3_sramtop, 1
instance = comp, \slc|d0|B[12]~30 , slc|d0|B[12]~30, slc3_sramtop, 1
instance = comp, \slc|d0|Mux3~0 , slc|d0|Mux3~0, slc3_sramtop, 1
instance = comp, \slc|d0|Mux3~1 , slc|d0|Mux3~1, slc3_sramtop, 1
instance = comp, \slc|d0|Mux3~2 , slc|d0|Mux3~2, slc3_sramtop, 1
instance = comp, \slc|d0|Mux3~3 , slc|d0|Mux3~3, slc3_sramtop, 1
instance = comp, \slc|d0|IR_reg|Data_out~42 , slc|d0|IR_reg|Data_out~42, slc3_sramtop, 1
instance = comp, \slc|d0|IR_reg|Data_out[12] , slc|d0|IR_reg|Data_out[12], slc3_sramtop, 1
instance = comp, \slc|state_controller|Decoder0~8 , slc|state_controller|Decoder0~8, slc3_sramtop, 1
instance = comp, \slc|state_controller|Selector0~0 , slc|state_controller|Selector0~0, slc3_sramtop, 1
instance = comp, \slc|state_controller|State.PauseIR1 , slc|state_controller|State.PauseIR1, slc3_sramtop, 1
instance = comp, \slc|state_controller|State~65 , slc|state_controller|State~65, slc3_sramtop, 1
instance = comp, \slc|state_controller|State.PauseIR2 , slc|state_controller|State.PauseIR2, slc3_sramtop, 1
instance = comp, \slc|state_controller|State.Halted~0 , slc|state_controller|State.Halted~0, slc3_sramtop, 1
instance = comp, \slc|state_controller|State.Halted , slc|state_controller|State.Halted, slc3_sramtop, 1
instance = comp, \slc|state_controller|Selector2~2 , slc|state_controller|Selector2~2, slc3_sramtop, 1
instance = comp, \slc|state_controller|WideOr0~0 , slc|state_controller|WideOr0~0, slc3_sramtop, 1
instance = comp, \slc|state_controller|Decoder0~7 , slc|state_controller|Decoder0~7, slc3_sramtop, 1
instance = comp, \slc|state_controller|State~73 , slc|state_controller|State~73, slc3_sramtop, 1
instance = comp, \slc|state_controller|State.S_00 , slc|state_controller|State.S_00, slc3_sramtop, 1
instance = comp, \slc|state_controller|Selector2~0 , slc|state_controller|Selector2~0, slc3_sramtop, 1
instance = comp, \slc|state_controller|Selector2~1 , slc|state_controller|Selector2~1, slc3_sramtop, 1
instance = comp, \slc|state_controller|Selector2~3 , slc|state_controller|Selector2~3, slc3_sramtop, 1
instance = comp, \slc|state_controller|State.S_18 , slc|state_controller|State.S_18, slc3_sramtop, 1
instance = comp, \slc|state_controller|State~60 , slc|state_controller|State~60, slc3_sramtop, 1
instance = comp, \slc|state_controller|State.S_33_1 , slc|state_controller|State.S_33_1, slc3_sramtop, 1
instance = comp, \slc|state_controller|State~61 , slc|state_controller|State~61, slc3_sramtop, 1
instance = comp, \slc|state_controller|State.S_33_2 , slc|state_controller|State.S_33_2, slc3_sramtop, 1
instance = comp, \slc|state_controller|State~58 , slc|state_controller|State~58, slc3_sramtop, 1
instance = comp, \slc|state_controller|State.S_33_3 , slc|state_controller|State.S_33_3, slc3_sramtop, 1
instance = comp, \slc|state_controller|State~50 , slc|state_controller|State~50, slc3_sramtop, 1
instance = comp, \slc|state_controller|State.S_35 , slc|state_controller|State.S_35, slc3_sramtop, 1
instance = comp, \slc|d0|Mux15~6 , slc|d0|Mux15~6, slc3_sramtop, 1
instance = comp, \slc|d0|Mux15~7 , slc|d0|Mux15~7, slc3_sramtop, 1
instance = comp, \slc|d0|Mux5~0 , slc|d0|Mux5~0, slc3_sramtop, 1
instance = comp, \slc|d0|Mux5~1 , slc|d0|Mux5~1, slc3_sramtop, 1
instance = comp, \slc|d0|Mux5~2 , slc|d0|Mux5~2, slc3_sramtop, 1
instance = comp, \slc|d0|Mux5~3 , slc|d0|Mux5~3, slc3_sramtop, 1
instance = comp, \slc|d0|P~0 , slc|d0|P~0, slc3_sramtop, 1
instance = comp, \slc|d0|Equal0~1 , slc|d0|Equal0~1, slc3_sramtop, 1
instance = comp, \slc|d0|P~1 , slc|d0|P~1, slc3_sramtop, 1
instance = comp, \slc|d0|Equal0~0 , slc|d0|Equal0~0, slc3_sramtop, 1
instance = comp, \slc|d0|P~2 , slc|d0|P~2, slc3_sramtop, 1
instance = comp, \slc|d0|P , slc|d0|P, slc3_sramtop, 1
instance = comp, \slc|d0|BEN~0 , slc|d0|BEN~0, slc3_sramtop, 1
instance = comp, \slc|d0|N , slc|d0|N, slc3_sramtop, 1
instance = comp, \slc|d0|Equal0~2 , slc|d0|Equal0~2, slc3_sramtop, 1
instance = comp, \slc|d0|Equal0~3 , slc|d0|Equal0~3, slc3_sramtop, 1
instance = comp, \slc|d0|Z , slc|d0|Z, slc3_sramtop, 1
instance = comp, \slc|d0|BEN~1 , slc|d0|BEN~1, slc3_sramtop, 1
instance = comp, \slc|d0|BEN~2 , slc|d0|BEN~2, slc3_sramtop, 1
instance = comp, \slc|d0|BEN , slc|d0|BEN, slc3_sramtop, 1
instance = comp, \slc|state_controller|State~53 , slc|state_controller|State~53, slc3_sramtop, 1
instance = comp, \slc|state_controller|State.S_22 , slc|state_controller|State.S_22, slc3_sramtop, 1
instance = comp, \slc|d0|Mux32~0 , slc|d0|Mux32~0, slc3_sramtop, 1
instance = comp, \slc|d0|Mux32~1 , slc|d0|Mux32~1, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~47 , slc|d0|registerfile|registers~47, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~63 , slc|d0|registerfile|registers~63, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~31 , slc|d0|registerfile|registers~31, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~15 , slc|d0|registerfile|registers~15, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~269 , slc|d0|registerfile|registers~269, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~270 , slc|d0|registerfile|registers~270, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~127 , slc|d0|registerfile|registers~127, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~111 , slc|d0|registerfile|registers~111, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~79 , slc|d0|registerfile|registers~79, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~267 , slc|d0|registerfile|registers~267, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~95 , slc|d0|registerfile|registers~95, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~268 , slc|d0|registerfile|registers~268, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~271 , slc|d0|registerfile|registers~271, slc3_sramtop, 1
instance = comp, \slc|d0|ADDR1_out[15]~51 , slc|d0|ADDR1_out[15]~51, slc3_sramtop, 1
instance = comp, \slc|d0|MARMUX_out[15]~30 , slc|d0|MARMUX_out[15]~30, slc3_sramtop, 1
instance = comp, \slc|d0|Add0~69 , slc|d0|Add0~69, slc3_sramtop, 1
instance = comp, \slc|d0|Mux0~1 , slc|d0|Mux0~1, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~272 , slc|d0|registerfile|registers~272, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~273 , slc|d0|registerfile|registers~273, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~274 , slc|d0|registerfile|registers~274, slc3_sramtop, 1
instance = comp, \slc|d0|registerfile|registers~275 , slc|d0|registerfile|registers~275, slc3_sramtop, 1
instance = comp, \slc|d0|B[15]~35 , slc|d0|B[15]~35, slc3_sramtop, 1
instance = comp, \slc|d0|B[15]~36 , slc|d0|B[15]~36, slc3_sramtop, 1
instance = comp, \slc|d0|Mux0~0 , slc|d0|Mux0~0, slc3_sramtop, 1
instance = comp, \slc|d0|Add2~30 , slc|d0|Add2~30, slc3_sramtop, 1
instance = comp, \slc|d0|Mux0~2 , slc|d0|Mux0~2, slc3_sramtop, 1
instance = comp, \slc|d0|Mux0~3 , slc|d0|Mux0~3, slc3_sramtop, 1
instance = comp, \slc|d0|Add0~71 , slc|d0|Add0~71, slc3_sramtop, 1
instance = comp, \slc|d0|Add0~72 , slc|d0|Add0~72, slc3_sramtop, 1
instance = comp, \slc|d0|Add0~73 , slc|d0|Add0~73, slc3_sramtop, 1
instance = comp, \slc|d0|PC_reg|Data_out[15] , slc|d0|PC_reg|Data_out[15], slc3_sramtop, 1
instance = comp, \slc|d0|Mux0~4 , slc|d0|Mux0~4, slc3_sramtop, 1
instance = comp, \slc|d0|IR_reg|Data_out~45 , slc|d0|IR_reg|Data_out~45, slc3_sramtop, 1
instance = comp, \slc|d0|IR_reg|Data_out[15] , slc|d0|IR_reg|Data_out[15], slc3_sramtop, 1
instance = comp, \slc|state_controller|Decoder0~0 , slc|state_controller|Decoder0~0, slc3_sramtop, 1
instance = comp, \slc|state_controller|State~66 , slc|state_controller|State~66, slc3_sramtop, 1
instance = comp, \slc|state_controller|State.S_04 , slc|state_controller|State.S_04, slc3_sramtop, 1
instance = comp, \slc|state_controller|State~54 , slc|state_controller|State~54, slc3_sramtop, 1
instance = comp, \slc|state_controller|State.S_21 , slc|state_controller|State.S_21, slc3_sramtop, 1
instance = comp, \slc|d0|PC_reg|Data_out[7]~0 , slc|d0|PC_reg|Data_out[7]~0, slc3_sramtop, 1
instance = comp, \slc|d0|Mux2~1 , slc|d0|Mux2~1, slc3_sramtop, 1
instance = comp, \slc|d0|Mux2~0 , slc|d0|Mux2~0, slc3_sramtop, 1
instance = comp, \slc|d0|Mux2~2 , slc|d0|Mux2~2, slc3_sramtop, 1
instance = comp, \slc|d0|Mux2~3 , slc|d0|Mux2~3, slc3_sramtop, 1
instance = comp, \slc|d0|Add0~62 , slc|d0|Add0~62, slc3_sramtop, 1
instance = comp, \slc|d0|Add0~63 , slc|d0|Add0~63, slc3_sramtop, 1
instance = comp, \slc|d0|Add0~64 , slc|d0|Add0~64, slc3_sramtop, 1
instance = comp, \slc|d0|PC_reg|Data_out[13] , slc|d0|PC_reg|Data_out[13], slc3_sramtop, 1
instance = comp, \slc|d0|Mux2~4 , slc|d0|Mux2~4, slc3_sramtop, 1
instance = comp, \slc|d0|IR_reg|Data_out~43 , slc|d0|IR_reg|Data_out~43, slc3_sramtop, 1
instance = comp, \slc|d0|IR_reg|Data_out[13] , slc|d0|IR_reg|Data_out[13], slc3_sramtop, 1
instance = comp, \slc|state_controller|Decoder0~5 , slc|state_controller|Decoder0~5, slc3_sramtop, 1
instance = comp, \slc|state_controller|State~71 , slc|state_controller|State~71, slc3_sramtop, 1
instance = comp, \slc|state_controller|State.S_06 , slc|state_controller|State.S_06, slc3_sramtop, 1
instance = comp, \slc|state_controller|State~62 , slc|state_controller|State~62, slc3_sramtop, 1
instance = comp, \slc|state_controller|State.S_25_1 , slc|state_controller|State.S_25_1, slc3_sramtop, 1
instance = comp, \slc|state_controller|State~63 , slc|state_controller|State~63, slc3_sramtop, 1
instance = comp, \slc|state_controller|State.S_25_2 , slc|state_controller|State.S_25_2, slc3_sramtop, 1
instance = comp, \slc|state_controller|State~59 , slc|state_controller|State~59, slc3_sramtop, 1
instance = comp, \slc|state_controller|State.S_25_3 , slc|state_controller|State.S_25_3, slc3_sramtop, 1
instance = comp, \slc|state_controller|State~51 , slc|state_controller|State~51, slc3_sramtop, 1
instance = comp, \slc|state_controller|State.S_27 , slc|state_controller|State.S_27, slc3_sramtop, 1
instance = comp, \slc|d0|Mux15~0 , slc|d0|Mux15~0, slc3_sramtop, 1
instance = comp, \slc|d0|Mux15~1 , slc|d0|Mux15~1, slc3_sramtop, 1
instance = comp, \slc|d0|Mux15~3 , slc|d0|Mux15~3, slc3_sramtop, 1
instance = comp, \slc|d0|Mux15~5 , slc|d0|Mux15~5, slc3_sramtop, 1
instance = comp, \slc|d0|Mux15~8 , slc|d0|Mux15~8, slc3_sramtop, 1
instance = comp, \slc|d0|Mux15~9 , slc|d0|Mux15~9, slc3_sramtop, 1
instance = comp, \slc|d0|IR_reg|Data_out~31 , slc|d0|IR_reg|Data_out~31, slc3_sramtop, 1
instance = comp, \slc|d0|IR_reg|Data_out[0] , slc|d0|IR_reg|Data_out[0], slc3_sramtop, 1
instance = comp, \slc|memory_subsystem|hex_data~4 , slc|memory_subsystem|hex_data~4, slc3_sramtop, 1
instance = comp, \slc|memory_subsystem|hex_data[13]~18 , slc|memory_subsystem|hex_data[13]~18, slc3_sramtop, 1
instance = comp, \slc|memory_subsystem|hex_data[2] , slc|memory_subsystem|hex_data[2], slc3_sramtop, 1
instance = comp, \slc|memory_subsystem|hex_data~3 , slc|memory_subsystem|hex_data~3, slc3_sramtop, 1
instance = comp, \slc|memory_subsystem|hex_data[1] , slc|memory_subsystem|hex_data[1], slc3_sramtop, 1
instance = comp, \slc|memory_subsystem|hex_data~5 , slc|memory_subsystem|hex_data~5, slc3_sramtop, 1
instance = comp, \slc|memory_subsystem|hex_data[3] , slc|memory_subsystem|hex_data[3], slc3_sramtop, 1
instance = comp, \slc|memory_subsystem|hex_data~2 , slc|memory_subsystem|hex_data~2, slc3_sramtop, 1
instance = comp, \slc|memory_subsystem|hex_data[0] , slc|memory_subsystem|hex_data[0], slc3_sramtop, 1
instance = comp, \slc|hex_drivers[0]|WideOr6~0 , slc|hex_drivers[0]|WideOr6~0, slc3_sramtop, 1
instance = comp, \slc|hex_drivers[0]|WideOr5~0 , slc|hex_drivers[0]|WideOr5~0, slc3_sramtop, 1
instance = comp, \slc|hex_drivers[0]|WideOr4~0 , slc|hex_drivers[0]|WideOr4~0, slc3_sramtop, 1
instance = comp, \slc|hex_drivers[0]|WideOr3~0 , slc|hex_drivers[0]|WideOr3~0, slc3_sramtop, 1
instance = comp, \slc|hex_drivers[0]|WideOr2~0 , slc|hex_drivers[0]|WideOr2~0, slc3_sramtop, 1
instance = comp, \slc|hex_drivers[0]|WideOr1~0 , slc|hex_drivers[0]|WideOr1~0, slc3_sramtop, 1
instance = comp, \slc|hex_drivers[0]|WideOr0~0 , slc|hex_drivers[0]|WideOr0~0, slc3_sramtop, 1
instance = comp, \slc|memory_subsystem|hex_data~7 , slc|memory_subsystem|hex_data~7, slc3_sramtop, 1
instance = comp, \slc|memory_subsystem|hex_data[5] , slc|memory_subsystem|hex_data[5], slc3_sramtop, 1
instance = comp, \slc|memory_subsystem|hex_data~8 , slc|memory_subsystem|hex_data~8, slc3_sramtop, 1
instance = comp, \slc|memory_subsystem|hex_data[6] , slc|memory_subsystem|hex_data[6], slc3_sramtop, 1
instance = comp, \slc|memory_subsystem|hex_data~9 , slc|memory_subsystem|hex_data~9, slc3_sramtop, 1
instance = comp, \slc|memory_subsystem|hex_data[7] , slc|memory_subsystem|hex_data[7], slc3_sramtop, 1
instance = comp, \slc|memory_subsystem|hex_data~6 , slc|memory_subsystem|hex_data~6, slc3_sramtop, 1
instance = comp, \slc|memory_subsystem|hex_data[4] , slc|memory_subsystem|hex_data[4], slc3_sramtop, 1
instance = comp, \slc|hex_drivers[1]|WideOr6~0 , slc|hex_drivers[1]|WideOr6~0, slc3_sramtop, 1
instance = comp, \slc|hex_drivers[1]|WideOr5~0 , slc|hex_drivers[1]|WideOr5~0, slc3_sramtop, 1
instance = comp, \slc|hex_drivers[1]|WideOr4~0 , slc|hex_drivers[1]|WideOr4~0, slc3_sramtop, 1
instance = comp, \slc|hex_drivers[1]|WideOr3~0 , slc|hex_drivers[1]|WideOr3~0, slc3_sramtop, 1
instance = comp, \slc|hex_drivers[1]|WideOr2~0 , slc|hex_drivers[1]|WideOr2~0, slc3_sramtop, 1
instance = comp, \slc|hex_drivers[1]|WideOr1~0 , slc|hex_drivers[1]|WideOr1~0, slc3_sramtop, 1
instance = comp, \slc|hex_drivers[1]|WideOr0~0 , slc|hex_drivers[1]|WideOr0~0, slc3_sramtop, 1
instance = comp, \slc|memory_subsystem|hex_data~10 , slc|memory_subsystem|hex_data~10, slc3_sramtop, 1
instance = comp, \slc|memory_subsystem|hex_data[8] , slc|memory_subsystem|hex_data[8], slc3_sramtop, 1
instance = comp, \slc|memory_subsystem|hex_data~11 , slc|memory_subsystem|hex_data~11, slc3_sramtop, 1
instance = comp, \slc|memory_subsystem|hex_data[9] , slc|memory_subsystem|hex_data[9], slc3_sramtop, 1
instance = comp, \slc|memory_subsystem|hex_data~13 , slc|memory_subsystem|hex_data~13, slc3_sramtop, 1
instance = comp, \slc|memory_subsystem|hex_data[11] , slc|memory_subsystem|hex_data[11], slc3_sramtop, 1
instance = comp, \slc|memory_subsystem|hex_data~12 , slc|memory_subsystem|hex_data~12, slc3_sramtop, 1
instance = comp, \slc|memory_subsystem|hex_data[10] , slc|memory_subsystem|hex_data[10], slc3_sramtop, 1
instance = comp, \slc|hex_drivers[2]|WideOr6~0 , slc|hex_drivers[2]|WideOr6~0, slc3_sramtop, 1
instance = comp, \slc|hex_drivers[2]|WideOr5~0 , slc|hex_drivers[2]|WideOr5~0, slc3_sramtop, 1
instance = comp, \slc|hex_drivers[2]|WideOr4~0 , slc|hex_drivers[2]|WideOr4~0, slc3_sramtop, 1
instance = comp, \slc|hex_drivers[2]|WideOr3~0 , slc|hex_drivers[2]|WideOr3~0, slc3_sramtop, 1
instance = comp, \slc|hex_drivers[2]|WideOr2~0 , slc|hex_drivers[2]|WideOr2~0, slc3_sramtop, 1
instance = comp, \slc|hex_drivers[2]|WideOr1~0 , slc|hex_drivers[2]|WideOr1~0, slc3_sramtop, 1
instance = comp, \slc|hex_drivers[2]|WideOr0~0 , slc|hex_drivers[2]|WideOr0~0, slc3_sramtop, 1
instance = comp, \slc|memory_subsystem|hex_data~17 , slc|memory_subsystem|hex_data~17, slc3_sramtop, 1
instance = comp, \slc|memory_subsystem|hex_data[15] , slc|memory_subsystem|hex_data[15], slc3_sramtop, 1
instance = comp, \slc|memory_subsystem|hex_data~15 , slc|memory_subsystem|hex_data~15, slc3_sramtop, 1
instance = comp, \slc|memory_subsystem|hex_data[13] , slc|memory_subsystem|hex_data[13], slc3_sramtop, 1
instance = comp, \slc|memory_subsystem|hex_data~16 , slc|memory_subsystem|hex_data~16, slc3_sramtop, 1
instance = comp, \slc|memory_subsystem|hex_data[14] , slc|memory_subsystem|hex_data[14], slc3_sramtop, 1
instance = comp, \slc|memory_subsystem|hex_data~14 , slc|memory_subsystem|hex_data~14, slc3_sramtop, 1
instance = comp, \slc|memory_subsystem|hex_data[12] , slc|memory_subsystem|hex_data[12], slc3_sramtop, 1
instance = comp, \slc|hex_drivers[3]|WideOr6~0 , slc|hex_drivers[3]|WideOr6~0, slc3_sramtop, 1
instance = comp, \slc|hex_drivers[3]|WideOr5~0 , slc|hex_drivers[3]|WideOr5~0, slc3_sramtop, 1
instance = comp, \slc|hex_drivers[3]|WideOr4~0 , slc|hex_drivers[3]|WideOr4~0, slc3_sramtop, 1
instance = comp, \slc|hex_drivers[3]|WideOr3~0 , slc|hex_drivers[3]|WideOr3~0, slc3_sramtop, 1
instance = comp, \slc|hex_drivers[3]|WideOr2~0 , slc|hex_drivers[3]|WideOr2~0, slc3_sramtop, 1
instance = comp, \slc|hex_drivers[3]|WideOr1~0 , slc|hex_drivers[3]|WideOr1~0, slc3_sramtop, 1
instance = comp, \slc|hex_drivers[3]|WideOr0~0 , slc|hex_drivers[3]|WideOr0~0, slc3_sramtop, 1
instance = comp, \~QUARTUS_CREATED_UNVM~ , ~QUARTUS_CREATED_UNVM~, slc3_sramtop, 1
instance = comp, \~QUARTUS_CREATED_ADC1~ , ~QUARTUS_CREATED_ADC1~, slc3_sramtop, 1
instance = comp, \~QUARTUS_CREATED_ADC2~ , ~QUARTUS_CREATED_ADC2~, slc3_sramtop, 1
design_name = hard_block
instance = comp, \~ALTERA_TMS~~ibuf , ~ALTERA_TMS~~ibuf, hard_block, 1
instance = comp, \~ALTERA_TCK~~ibuf , ~ALTERA_TCK~~ibuf, hard_block, 1
instance = comp, \~ALTERA_TDI~~ibuf , ~ALTERA_TDI~~ibuf, hard_block, 1
instance = comp, \~ALTERA_CONFIG_SEL~~ibuf , ~ALTERA_CONFIG_SEL~~ibuf, hard_block, 1
instance = comp, \~ALTERA_nCONFIG~~ibuf , ~ALTERA_nCONFIG~~ibuf, hard_block, 1
instance = comp, \~ALTERA_nSTATUS~~ibuf , ~ALTERA_nSTATUS~~ibuf, hard_block, 1
instance = comp, \~ALTERA_CONF_DONE~~ibuf , ~ALTERA_CONF_DONE~~ibuf, hard_block, 1
