# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../DCTAV1.srcs/sources_1/imports/new/DCT4.vhd" \
"../../../../DCTAV1.srcs/sim_1/imports/new/DCT4_TB.vhd" \

# Do not sort compile order
nosort
