
badanie-ogniw-blackpill.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00017f0c  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00002414  080180b0  080180b0  000190b0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801a4c4  0801a4c4  0001c408  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0801a4c4  0801a4c4  0001b4c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801a4cc  0801a4cc  0001c408  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801a4cc  0801a4cc  0001b4cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0801a4d0  0801a4d0  0001b4d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000408  20000000  0801a4d4  0001c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000048a0  20000408  0801a8dc  0001c408  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20004ca8  0801a8dc  0001cca8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0001c408  2**0
                  CONTENTS, READONLY
 12 .debug_info   00025b4e  00000000  00000000  0001c438  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000665d  00000000  00000000  00041f86  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000020e8  00000000  00000000  000485e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001913  00000000  00000000  0004a6d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000221a4  00000000  00000000  0004bfe3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00031c23  00000000  00000000  0006e187  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a7396  00000000  00000000  0009fdaa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00147140  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00009de8  00000000  00000000  00147184  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000009e  00000000  00000000  00150f6c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000408 	.word	0x20000408
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08018094 	.word	0x08018094

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	2000040c 	.word	0x2000040c
 80001dc:	08018094 	.word	0x08018094

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2uiz>:
 8000bb8:	004a      	lsls	r2, r1, #1
 8000bba:	d211      	bcs.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bc0:	d211      	bcs.n	8000be6 <__aeabi_d2uiz+0x2e>
 8000bc2:	d50d      	bpl.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d40e      	bmi.n	8000bec <__aeabi_d2uiz+0x34>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	fa23 f002 	lsr.w	r0, r3, r2
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bea:	d102      	bne.n	8000bf2 <__aeabi_d2uiz+0x3a>
 8000bec:	f04f 30ff 	mov.w	r0, #4294967295
 8000bf0:	4770      	bx	lr
 8000bf2:	f04f 0000 	mov.w	r0, #0
 8000bf6:	4770      	bx	lr

08000bf8 <__aeabi_d2f>:
 8000bf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c00:	bf24      	itt	cs
 8000c02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c0a:	d90d      	bls.n	8000c28 <__aeabi_d2f+0x30>
 8000c0c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c18:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c20:	bf08      	it	eq
 8000c22:	f020 0001 	biceq.w	r0, r0, #1
 8000c26:	4770      	bx	lr
 8000c28:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c2c:	d121      	bne.n	8000c72 <__aeabi_d2f+0x7a>
 8000c2e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c32:	bfbc      	itt	lt
 8000c34:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c38:	4770      	bxlt	lr
 8000c3a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c42:	f1c2 0218 	rsb	r2, r2, #24
 8000c46:	f1c2 0c20 	rsb	ip, r2, #32
 8000c4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c52:	bf18      	it	ne
 8000c54:	f040 0001 	orrne.w	r0, r0, #1
 8000c58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c64:	ea40 000c 	orr.w	r0, r0, ip
 8000c68:	fa23 f302 	lsr.w	r3, r3, r2
 8000c6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c70:	e7cc      	b.n	8000c0c <__aeabi_d2f+0x14>
 8000c72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c76:	d107      	bne.n	8000c88 <__aeabi_d2f+0x90>
 8000c78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c7c:	bf1e      	ittt	ne
 8000c7e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c82:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c86:	4770      	bxne	lr
 8000c88:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c8c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c90:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop

08000c98 <__aeabi_ldivmod>:
 8000c98:	b97b      	cbnz	r3, 8000cba <__aeabi_ldivmod+0x22>
 8000c9a:	b972      	cbnz	r2, 8000cba <__aeabi_ldivmod+0x22>
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	bfbe      	ittt	lt
 8000ca0:	2000      	movlt	r0, #0
 8000ca2:	f04f 4100 	movlt.w	r1, #2147483648	@ 0x80000000
 8000ca6:	e006      	blt.n	8000cb6 <__aeabi_ldivmod+0x1e>
 8000ca8:	bf08      	it	eq
 8000caa:	2800      	cmpeq	r0, #0
 8000cac:	bf1c      	itt	ne
 8000cae:	f06f 4100 	mvnne.w	r1, #2147483648	@ 0x80000000
 8000cb2:	f04f 30ff 	movne.w	r0, #4294967295
 8000cb6:	f000 ba09 	b.w	80010cc <__aeabi_idiv0>
 8000cba:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cbe:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cc2:	2900      	cmp	r1, #0
 8000cc4:	db09      	blt.n	8000cda <__aeabi_ldivmod+0x42>
 8000cc6:	2b00      	cmp	r3, #0
 8000cc8:	db1a      	blt.n	8000d00 <__aeabi_ldivmod+0x68>
 8000cca:	f000 f883 	bl	8000dd4 <__udivmoddi4>
 8000cce:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cd2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cd6:	b004      	add	sp, #16
 8000cd8:	4770      	bx	lr
 8000cda:	4240      	negs	r0, r0
 8000cdc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ce0:	2b00      	cmp	r3, #0
 8000ce2:	db1b      	blt.n	8000d1c <__aeabi_ldivmod+0x84>
 8000ce4:	f000 f876 	bl	8000dd4 <__udivmoddi4>
 8000ce8:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cec:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cf0:	b004      	add	sp, #16
 8000cf2:	4240      	negs	r0, r0
 8000cf4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cf8:	4252      	negs	r2, r2
 8000cfa:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000cfe:	4770      	bx	lr
 8000d00:	4252      	negs	r2, r2
 8000d02:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d06:	f000 f865 	bl	8000dd4 <__udivmoddi4>
 8000d0a:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d0e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d12:	b004      	add	sp, #16
 8000d14:	4240      	negs	r0, r0
 8000d16:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d1a:	4770      	bx	lr
 8000d1c:	4252      	negs	r2, r2
 8000d1e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d22:	f000 f857 	bl	8000dd4 <__udivmoddi4>
 8000d26:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d2a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d2e:	b004      	add	sp, #16
 8000d30:	4252      	negs	r2, r2
 8000d32:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d36:	4770      	bx	lr

08000d38 <__aeabi_uldivmod>:
 8000d38:	b953      	cbnz	r3, 8000d50 <__aeabi_uldivmod+0x18>
 8000d3a:	b94a      	cbnz	r2, 8000d50 <__aeabi_uldivmod+0x18>
 8000d3c:	2900      	cmp	r1, #0
 8000d3e:	bf08      	it	eq
 8000d40:	2800      	cmpeq	r0, #0
 8000d42:	bf1c      	itt	ne
 8000d44:	f04f 31ff 	movne.w	r1, #4294967295
 8000d48:	f04f 30ff 	movne.w	r0, #4294967295
 8000d4c:	f000 b9be 	b.w	80010cc <__aeabi_idiv0>
 8000d50:	f1ad 0c08 	sub.w	ip, sp, #8
 8000d54:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000d58:	f000 f83c 	bl	8000dd4 <__udivmoddi4>
 8000d5c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d60:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d64:	b004      	add	sp, #16
 8000d66:	4770      	bx	lr

08000d68 <__aeabi_d2lz>:
 8000d68:	b538      	push	{r3, r4, r5, lr}
 8000d6a:	2200      	movs	r2, #0
 8000d6c:	2300      	movs	r3, #0
 8000d6e:	4604      	mov	r4, r0
 8000d70:	460d      	mov	r5, r1
 8000d72:	f7ff febb 	bl	8000aec <__aeabi_dcmplt>
 8000d76:	b928      	cbnz	r0, 8000d84 <__aeabi_d2lz+0x1c>
 8000d78:	4620      	mov	r0, r4
 8000d7a:	4629      	mov	r1, r5
 8000d7c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d80:	f000 b80a 	b.w	8000d98 <__aeabi_d2ulz>
 8000d84:	4620      	mov	r0, r4
 8000d86:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000d8a:	f000 f805 	bl	8000d98 <__aeabi_d2ulz>
 8000d8e:	4240      	negs	r0, r0
 8000d90:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d94:	bd38      	pop	{r3, r4, r5, pc}
 8000d96:	bf00      	nop

08000d98 <__aeabi_d2ulz>:
 8000d98:	b5d0      	push	{r4, r6, r7, lr}
 8000d9a:	4b0c      	ldr	r3, [pc, #48]	@ (8000dcc <__aeabi_d2ulz+0x34>)
 8000d9c:	2200      	movs	r2, #0
 8000d9e:	4606      	mov	r6, r0
 8000da0:	460f      	mov	r7, r1
 8000da2:	f7ff fc31 	bl	8000608 <__aeabi_dmul>
 8000da6:	f7ff ff07 	bl	8000bb8 <__aeabi_d2uiz>
 8000daa:	4604      	mov	r4, r0
 8000dac:	f7ff fbb2 	bl	8000514 <__aeabi_ui2d>
 8000db0:	4b07      	ldr	r3, [pc, #28]	@ (8000dd0 <__aeabi_d2ulz+0x38>)
 8000db2:	2200      	movs	r2, #0
 8000db4:	f7ff fc28 	bl	8000608 <__aeabi_dmul>
 8000db8:	4602      	mov	r2, r0
 8000dba:	460b      	mov	r3, r1
 8000dbc:	4630      	mov	r0, r6
 8000dbe:	4639      	mov	r1, r7
 8000dc0:	f7ff fa6a 	bl	8000298 <__aeabi_dsub>
 8000dc4:	f7ff fef8 	bl	8000bb8 <__aeabi_d2uiz>
 8000dc8:	4621      	mov	r1, r4
 8000dca:	bdd0      	pop	{r4, r6, r7, pc}
 8000dcc:	3df00000 	.word	0x3df00000
 8000dd0:	41f00000 	.word	0x41f00000

08000dd4 <__udivmoddi4>:
 8000dd4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000dd8:	9d08      	ldr	r5, [sp, #32]
 8000dda:	468e      	mov	lr, r1
 8000ddc:	4604      	mov	r4, r0
 8000dde:	4688      	mov	r8, r1
 8000de0:	2b00      	cmp	r3, #0
 8000de2:	d14a      	bne.n	8000e7a <__udivmoddi4+0xa6>
 8000de4:	428a      	cmp	r2, r1
 8000de6:	4617      	mov	r7, r2
 8000de8:	d962      	bls.n	8000eb0 <__udivmoddi4+0xdc>
 8000dea:	fab2 f682 	clz	r6, r2
 8000dee:	b14e      	cbz	r6, 8000e04 <__udivmoddi4+0x30>
 8000df0:	f1c6 0320 	rsb	r3, r6, #32
 8000df4:	fa01 f806 	lsl.w	r8, r1, r6
 8000df8:	fa20 f303 	lsr.w	r3, r0, r3
 8000dfc:	40b7      	lsls	r7, r6
 8000dfe:	ea43 0808 	orr.w	r8, r3, r8
 8000e02:	40b4      	lsls	r4, r6
 8000e04:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e08:	fa1f fc87 	uxth.w	ip, r7
 8000e0c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000e10:	0c23      	lsrs	r3, r4, #16
 8000e12:	fb0e 8811 	mls	r8, lr, r1, r8
 8000e16:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000e1a:	fb01 f20c 	mul.w	r2, r1, ip
 8000e1e:	429a      	cmp	r2, r3
 8000e20:	d909      	bls.n	8000e36 <__udivmoddi4+0x62>
 8000e22:	18fb      	adds	r3, r7, r3
 8000e24:	f101 30ff 	add.w	r0, r1, #4294967295
 8000e28:	f080 80ea 	bcs.w	8001000 <__udivmoddi4+0x22c>
 8000e2c:	429a      	cmp	r2, r3
 8000e2e:	f240 80e7 	bls.w	8001000 <__udivmoddi4+0x22c>
 8000e32:	3902      	subs	r1, #2
 8000e34:	443b      	add	r3, r7
 8000e36:	1a9a      	subs	r2, r3, r2
 8000e38:	b2a3      	uxth	r3, r4
 8000e3a:	fbb2 f0fe 	udiv	r0, r2, lr
 8000e3e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000e42:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e46:	fb00 fc0c 	mul.w	ip, r0, ip
 8000e4a:	459c      	cmp	ip, r3
 8000e4c:	d909      	bls.n	8000e62 <__udivmoddi4+0x8e>
 8000e4e:	18fb      	adds	r3, r7, r3
 8000e50:	f100 32ff 	add.w	r2, r0, #4294967295
 8000e54:	f080 80d6 	bcs.w	8001004 <__udivmoddi4+0x230>
 8000e58:	459c      	cmp	ip, r3
 8000e5a:	f240 80d3 	bls.w	8001004 <__udivmoddi4+0x230>
 8000e5e:	443b      	add	r3, r7
 8000e60:	3802      	subs	r0, #2
 8000e62:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000e66:	eba3 030c 	sub.w	r3, r3, ip
 8000e6a:	2100      	movs	r1, #0
 8000e6c:	b11d      	cbz	r5, 8000e76 <__udivmoddi4+0xa2>
 8000e6e:	40f3      	lsrs	r3, r6
 8000e70:	2200      	movs	r2, #0
 8000e72:	e9c5 3200 	strd	r3, r2, [r5]
 8000e76:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e7a:	428b      	cmp	r3, r1
 8000e7c:	d905      	bls.n	8000e8a <__udivmoddi4+0xb6>
 8000e7e:	b10d      	cbz	r5, 8000e84 <__udivmoddi4+0xb0>
 8000e80:	e9c5 0100 	strd	r0, r1, [r5]
 8000e84:	2100      	movs	r1, #0
 8000e86:	4608      	mov	r0, r1
 8000e88:	e7f5      	b.n	8000e76 <__udivmoddi4+0xa2>
 8000e8a:	fab3 f183 	clz	r1, r3
 8000e8e:	2900      	cmp	r1, #0
 8000e90:	d146      	bne.n	8000f20 <__udivmoddi4+0x14c>
 8000e92:	4573      	cmp	r3, lr
 8000e94:	d302      	bcc.n	8000e9c <__udivmoddi4+0xc8>
 8000e96:	4282      	cmp	r2, r0
 8000e98:	f200 8105 	bhi.w	80010a6 <__udivmoddi4+0x2d2>
 8000e9c:	1a84      	subs	r4, r0, r2
 8000e9e:	eb6e 0203 	sbc.w	r2, lr, r3
 8000ea2:	2001      	movs	r0, #1
 8000ea4:	4690      	mov	r8, r2
 8000ea6:	2d00      	cmp	r5, #0
 8000ea8:	d0e5      	beq.n	8000e76 <__udivmoddi4+0xa2>
 8000eaa:	e9c5 4800 	strd	r4, r8, [r5]
 8000eae:	e7e2      	b.n	8000e76 <__udivmoddi4+0xa2>
 8000eb0:	2a00      	cmp	r2, #0
 8000eb2:	f000 8090 	beq.w	8000fd6 <__udivmoddi4+0x202>
 8000eb6:	fab2 f682 	clz	r6, r2
 8000eba:	2e00      	cmp	r6, #0
 8000ebc:	f040 80a4 	bne.w	8001008 <__udivmoddi4+0x234>
 8000ec0:	1a8a      	subs	r2, r1, r2
 8000ec2:	0c03      	lsrs	r3, r0, #16
 8000ec4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ec8:	b280      	uxth	r0, r0
 8000eca:	b2bc      	uxth	r4, r7
 8000ecc:	2101      	movs	r1, #1
 8000ece:	fbb2 fcfe 	udiv	ip, r2, lr
 8000ed2:	fb0e 221c 	mls	r2, lr, ip, r2
 8000ed6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000eda:	fb04 f20c 	mul.w	r2, r4, ip
 8000ede:	429a      	cmp	r2, r3
 8000ee0:	d907      	bls.n	8000ef2 <__udivmoddi4+0x11e>
 8000ee2:	18fb      	adds	r3, r7, r3
 8000ee4:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000ee8:	d202      	bcs.n	8000ef0 <__udivmoddi4+0x11c>
 8000eea:	429a      	cmp	r2, r3
 8000eec:	f200 80e0 	bhi.w	80010b0 <__udivmoddi4+0x2dc>
 8000ef0:	46c4      	mov	ip, r8
 8000ef2:	1a9b      	subs	r3, r3, r2
 8000ef4:	fbb3 f2fe 	udiv	r2, r3, lr
 8000ef8:	fb0e 3312 	mls	r3, lr, r2, r3
 8000efc:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000f00:	fb02 f404 	mul.w	r4, r2, r4
 8000f04:	429c      	cmp	r4, r3
 8000f06:	d907      	bls.n	8000f18 <__udivmoddi4+0x144>
 8000f08:	18fb      	adds	r3, r7, r3
 8000f0a:	f102 30ff 	add.w	r0, r2, #4294967295
 8000f0e:	d202      	bcs.n	8000f16 <__udivmoddi4+0x142>
 8000f10:	429c      	cmp	r4, r3
 8000f12:	f200 80ca 	bhi.w	80010aa <__udivmoddi4+0x2d6>
 8000f16:	4602      	mov	r2, r0
 8000f18:	1b1b      	subs	r3, r3, r4
 8000f1a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000f1e:	e7a5      	b.n	8000e6c <__udivmoddi4+0x98>
 8000f20:	f1c1 0620 	rsb	r6, r1, #32
 8000f24:	408b      	lsls	r3, r1
 8000f26:	fa22 f706 	lsr.w	r7, r2, r6
 8000f2a:	431f      	orrs	r7, r3
 8000f2c:	fa0e f401 	lsl.w	r4, lr, r1
 8000f30:	fa20 f306 	lsr.w	r3, r0, r6
 8000f34:	fa2e fe06 	lsr.w	lr, lr, r6
 8000f38:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000f3c:	4323      	orrs	r3, r4
 8000f3e:	fa00 f801 	lsl.w	r8, r0, r1
 8000f42:	fa1f fc87 	uxth.w	ip, r7
 8000f46:	fbbe f0f9 	udiv	r0, lr, r9
 8000f4a:	0c1c      	lsrs	r4, r3, #16
 8000f4c:	fb09 ee10 	mls	lr, r9, r0, lr
 8000f50:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000f54:	fb00 fe0c 	mul.w	lr, r0, ip
 8000f58:	45a6      	cmp	lr, r4
 8000f5a:	fa02 f201 	lsl.w	r2, r2, r1
 8000f5e:	d909      	bls.n	8000f74 <__udivmoddi4+0x1a0>
 8000f60:	193c      	adds	r4, r7, r4
 8000f62:	f100 3aff 	add.w	sl, r0, #4294967295
 8000f66:	f080 809c 	bcs.w	80010a2 <__udivmoddi4+0x2ce>
 8000f6a:	45a6      	cmp	lr, r4
 8000f6c:	f240 8099 	bls.w	80010a2 <__udivmoddi4+0x2ce>
 8000f70:	3802      	subs	r0, #2
 8000f72:	443c      	add	r4, r7
 8000f74:	eba4 040e 	sub.w	r4, r4, lr
 8000f78:	fa1f fe83 	uxth.w	lr, r3
 8000f7c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000f80:	fb09 4413 	mls	r4, r9, r3, r4
 8000f84:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000f88:	fb03 fc0c 	mul.w	ip, r3, ip
 8000f8c:	45a4      	cmp	ip, r4
 8000f8e:	d908      	bls.n	8000fa2 <__udivmoddi4+0x1ce>
 8000f90:	193c      	adds	r4, r7, r4
 8000f92:	f103 3eff 	add.w	lr, r3, #4294967295
 8000f96:	f080 8082 	bcs.w	800109e <__udivmoddi4+0x2ca>
 8000f9a:	45a4      	cmp	ip, r4
 8000f9c:	d97f      	bls.n	800109e <__udivmoddi4+0x2ca>
 8000f9e:	3b02      	subs	r3, #2
 8000fa0:	443c      	add	r4, r7
 8000fa2:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000fa6:	eba4 040c 	sub.w	r4, r4, ip
 8000faa:	fba0 ec02 	umull	lr, ip, r0, r2
 8000fae:	4564      	cmp	r4, ip
 8000fb0:	4673      	mov	r3, lr
 8000fb2:	46e1      	mov	r9, ip
 8000fb4:	d362      	bcc.n	800107c <__udivmoddi4+0x2a8>
 8000fb6:	d05f      	beq.n	8001078 <__udivmoddi4+0x2a4>
 8000fb8:	b15d      	cbz	r5, 8000fd2 <__udivmoddi4+0x1fe>
 8000fba:	ebb8 0203 	subs.w	r2, r8, r3
 8000fbe:	eb64 0409 	sbc.w	r4, r4, r9
 8000fc2:	fa04 f606 	lsl.w	r6, r4, r6
 8000fc6:	fa22 f301 	lsr.w	r3, r2, r1
 8000fca:	431e      	orrs	r6, r3
 8000fcc:	40cc      	lsrs	r4, r1
 8000fce:	e9c5 6400 	strd	r6, r4, [r5]
 8000fd2:	2100      	movs	r1, #0
 8000fd4:	e74f      	b.n	8000e76 <__udivmoddi4+0xa2>
 8000fd6:	fbb1 fcf2 	udiv	ip, r1, r2
 8000fda:	0c01      	lsrs	r1, r0, #16
 8000fdc:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000fe0:	b280      	uxth	r0, r0
 8000fe2:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000fe6:	463b      	mov	r3, r7
 8000fe8:	4638      	mov	r0, r7
 8000fea:	463c      	mov	r4, r7
 8000fec:	46b8      	mov	r8, r7
 8000fee:	46be      	mov	lr, r7
 8000ff0:	2620      	movs	r6, #32
 8000ff2:	fbb1 f1f7 	udiv	r1, r1, r7
 8000ff6:	eba2 0208 	sub.w	r2, r2, r8
 8000ffa:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000ffe:	e766      	b.n	8000ece <__udivmoddi4+0xfa>
 8001000:	4601      	mov	r1, r0
 8001002:	e718      	b.n	8000e36 <__udivmoddi4+0x62>
 8001004:	4610      	mov	r0, r2
 8001006:	e72c      	b.n	8000e62 <__udivmoddi4+0x8e>
 8001008:	f1c6 0220 	rsb	r2, r6, #32
 800100c:	fa2e f302 	lsr.w	r3, lr, r2
 8001010:	40b7      	lsls	r7, r6
 8001012:	40b1      	lsls	r1, r6
 8001014:	fa20 f202 	lsr.w	r2, r0, r2
 8001018:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800101c:	430a      	orrs	r2, r1
 800101e:	fbb3 f8fe 	udiv	r8, r3, lr
 8001022:	b2bc      	uxth	r4, r7
 8001024:	fb0e 3318 	mls	r3, lr, r8, r3
 8001028:	0c11      	lsrs	r1, r2, #16
 800102a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800102e:	fb08 f904 	mul.w	r9, r8, r4
 8001032:	40b0      	lsls	r0, r6
 8001034:	4589      	cmp	r9, r1
 8001036:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800103a:	b280      	uxth	r0, r0
 800103c:	d93e      	bls.n	80010bc <__udivmoddi4+0x2e8>
 800103e:	1879      	adds	r1, r7, r1
 8001040:	f108 3cff 	add.w	ip, r8, #4294967295
 8001044:	d201      	bcs.n	800104a <__udivmoddi4+0x276>
 8001046:	4589      	cmp	r9, r1
 8001048:	d81f      	bhi.n	800108a <__udivmoddi4+0x2b6>
 800104a:	eba1 0109 	sub.w	r1, r1, r9
 800104e:	fbb1 f9fe 	udiv	r9, r1, lr
 8001052:	fb09 f804 	mul.w	r8, r9, r4
 8001056:	fb0e 1119 	mls	r1, lr, r9, r1
 800105a:	b292      	uxth	r2, r2
 800105c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8001060:	4542      	cmp	r2, r8
 8001062:	d229      	bcs.n	80010b8 <__udivmoddi4+0x2e4>
 8001064:	18ba      	adds	r2, r7, r2
 8001066:	f109 31ff 	add.w	r1, r9, #4294967295
 800106a:	d2c4      	bcs.n	8000ff6 <__udivmoddi4+0x222>
 800106c:	4542      	cmp	r2, r8
 800106e:	d2c2      	bcs.n	8000ff6 <__udivmoddi4+0x222>
 8001070:	f1a9 0102 	sub.w	r1, r9, #2
 8001074:	443a      	add	r2, r7
 8001076:	e7be      	b.n	8000ff6 <__udivmoddi4+0x222>
 8001078:	45f0      	cmp	r8, lr
 800107a:	d29d      	bcs.n	8000fb8 <__udivmoddi4+0x1e4>
 800107c:	ebbe 0302 	subs.w	r3, lr, r2
 8001080:	eb6c 0c07 	sbc.w	ip, ip, r7
 8001084:	3801      	subs	r0, #1
 8001086:	46e1      	mov	r9, ip
 8001088:	e796      	b.n	8000fb8 <__udivmoddi4+0x1e4>
 800108a:	eba7 0909 	sub.w	r9, r7, r9
 800108e:	4449      	add	r1, r9
 8001090:	f1a8 0c02 	sub.w	ip, r8, #2
 8001094:	fbb1 f9fe 	udiv	r9, r1, lr
 8001098:	fb09 f804 	mul.w	r8, r9, r4
 800109c:	e7db      	b.n	8001056 <__udivmoddi4+0x282>
 800109e:	4673      	mov	r3, lr
 80010a0:	e77f      	b.n	8000fa2 <__udivmoddi4+0x1ce>
 80010a2:	4650      	mov	r0, sl
 80010a4:	e766      	b.n	8000f74 <__udivmoddi4+0x1a0>
 80010a6:	4608      	mov	r0, r1
 80010a8:	e6fd      	b.n	8000ea6 <__udivmoddi4+0xd2>
 80010aa:	443b      	add	r3, r7
 80010ac:	3a02      	subs	r2, #2
 80010ae:	e733      	b.n	8000f18 <__udivmoddi4+0x144>
 80010b0:	f1ac 0c02 	sub.w	ip, ip, #2
 80010b4:	443b      	add	r3, r7
 80010b6:	e71c      	b.n	8000ef2 <__udivmoddi4+0x11e>
 80010b8:	4649      	mov	r1, r9
 80010ba:	e79c      	b.n	8000ff6 <__udivmoddi4+0x222>
 80010bc:	eba1 0109 	sub.w	r1, r1, r9
 80010c0:	46c4      	mov	ip, r8
 80010c2:	fbb1 f9fe 	udiv	r9, r1, lr
 80010c6:	fb09 f804 	mul.w	r8, r9, r4
 80010ca:	e7c4      	b.n	8001056 <__udivmoddi4+0x282>

080010cc <__aeabi_idiv0>:
 80010cc:	4770      	bx	lr
 80010ce:	bf00      	nop

080010d0 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80010d0:	b580      	push	{r7, lr}
 80010d2:	b084      	sub	sp, #16
 80010d4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80010d6:	463b      	mov	r3, r7
 80010d8:	2200      	movs	r2, #0
 80010da:	601a      	str	r2, [r3, #0]
 80010dc:	605a      	str	r2, [r3, #4]
 80010de:	609a      	str	r2, [r3, #8]
 80010e0:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80010e2:	4b21      	ldr	r3, [pc, #132]	@ (8001168 <MX_ADC1_Init+0x98>)
 80010e4:	4a21      	ldr	r2, [pc, #132]	@ (800116c <MX_ADC1_Init+0x9c>)
 80010e6:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 80010e8:	4b1f      	ldr	r3, [pc, #124]	@ (8001168 <MX_ADC1_Init+0x98>)
 80010ea:	2200      	movs	r2, #0
 80010ec:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80010ee:	4b1e      	ldr	r3, [pc, #120]	@ (8001168 <MX_ADC1_Init+0x98>)
 80010f0:	2200      	movs	r2, #0
 80010f2:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 80010f4:	4b1c      	ldr	r3, [pc, #112]	@ (8001168 <MX_ADC1_Init+0x98>)
 80010f6:	2200      	movs	r2, #0
 80010f8:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80010fa:	4b1b      	ldr	r3, [pc, #108]	@ (8001168 <MX_ADC1_Init+0x98>)
 80010fc:	2200      	movs	r2, #0
 80010fe:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001100:	4b19      	ldr	r3, [pc, #100]	@ (8001168 <MX_ADC1_Init+0x98>)
 8001102:	2200      	movs	r2, #0
 8001104:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001108:	4b17      	ldr	r3, [pc, #92]	@ (8001168 <MX_ADC1_Init+0x98>)
 800110a:	2200      	movs	r2, #0
 800110c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800110e:	4b16      	ldr	r3, [pc, #88]	@ (8001168 <MX_ADC1_Init+0x98>)
 8001110:	4a17      	ldr	r2, [pc, #92]	@ (8001170 <MX_ADC1_Init+0xa0>)
 8001112:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001114:	4b14      	ldr	r3, [pc, #80]	@ (8001168 <MX_ADC1_Init+0x98>)
 8001116:	2200      	movs	r2, #0
 8001118:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 800111a:	4b13      	ldr	r3, [pc, #76]	@ (8001168 <MX_ADC1_Init+0x98>)
 800111c:	2201      	movs	r2, #1
 800111e:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001120:	4b11      	ldr	r3, [pc, #68]	@ (8001168 <MX_ADC1_Init+0x98>)
 8001122:	2200      	movs	r2, #0
 8001124:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001128:	4b0f      	ldr	r3, [pc, #60]	@ (8001168 <MX_ADC1_Init+0x98>)
 800112a:	2201      	movs	r2, #1
 800112c:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800112e:	480e      	ldr	r0, [pc, #56]	@ (8001168 <MX_ADC1_Init+0x98>)
 8001130:	f004 fb68 	bl	8005804 <HAL_ADC_Init>
 8001134:	4603      	mov	r3, r0
 8001136:	2b00      	cmp	r3, #0
 8001138:	d001      	beq.n	800113e <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 800113a:	f000 fc45 	bl	80019c8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_9;
 800113e:	2309      	movs	r3, #9
 8001140:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001142:	2301      	movs	r3, #1
 8001144:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001146:	2300      	movs	r3, #0
 8001148:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800114a:	463b      	mov	r3, r7
 800114c:	4619      	mov	r1, r3
 800114e:	4806      	ldr	r0, [pc, #24]	@ (8001168 <MX_ADC1_Init+0x98>)
 8001150:	f004 fce8 	bl	8005b24 <HAL_ADC_ConfigChannel>
 8001154:	4603      	mov	r3, r0
 8001156:	2b00      	cmp	r3, #0
 8001158:	d001      	beq.n	800115e <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 800115a:	f000 fc35 	bl	80019c8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800115e:	bf00      	nop
 8001160:	3710      	adds	r7, #16
 8001162:	46bd      	mov	sp, r7
 8001164:	bd80      	pop	{r7, pc}
 8001166:	bf00      	nop
 8001168:	20000424 	.word	0x20000424
 800116c:	40012000 	.word	0x40012000
 8001170:	0f000001 	.word	0x0f000001

08001174 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001174:	b580      	push	{r7, lr}
 8001176:	b08a      	sub	sp, #40	@ 0x28
 8001178:	af00      	add	r7, sp, #0
 800117a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800117c:	f107 0314 	add.w	r3, r7, #20
 8001180:	2200      	movs	r2, #0
 8001182:	601a      	str	r2, [r3, #0]
 8001184:	605a      	str	r2, [r3, #4]
 8001186:	609a      	str	r2, [r3, #8]
 8001188:	60da      	str	r2, [r3, #12]
 800118a:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	681b      	ldr	r3, [r3, #0]
 8001190:	4a17      	ldr	r2, [pc, #92]	@ (80011f0 <HAL_ADC_MspInit+0x7c>)
 8001192:	4293      	cmp	r3, r2
 8001194:	d127      	bne.n	80011e6 <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001196:	2300      	movs	r3, #0
 8001198:	613b      	str	r3, [r7, #16]
 800119a:	4b16      	ldr	r3, [pc, #88]	@ (80011f4 <HAL_ADC_MspInit+0x80>)
 800119c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800119e:	4a15      	ldr	r2, [pc, #84]	@ (80011f4 <HAL_ADC_MspInit+0x80>)
 80011a0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80011a4:	6453      	str	r3, [r2, #68]	@ 0x44
 80011a6:	4b13      	ldr	r3, [pc, #76]	@ (80011f4 <HAL_ADC_MspInit+0x80>)
 80011a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80011aa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80011ae:	613b      	str	r3, [r7, #16]
 80011b0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80011b2:	2300      	movs	r3, #0
 80011b4:	60fb      	str	r3, [r7, #12]
 80011b6:	4b0f      	ldr	r3, [pc, #60]	@ (80011f4 <HAL_ADC_MspInit+0x80>)
 80011b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011ba:	4a0e      	ldr	r2, [pc, #56]	@ (80011f4 <HAL_ADC_MspInit+0x80>)
 80011bc:	f043 0302 	orr.w	r3, r3, #2
 80011c0:	6313      	str	r3, [r2, #48]	@ 0x30
 80011c2:	4b0c      	ldr	r3, [pc, #48]	@ (80011f4 <HAL_ADC_MspInit+0x80>)
 80011c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011c6:	f003 0302 	and.w	r3, r3, #2
 80011ca:	60fb      	str	r3, [r7, #12]
 80011cc:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80011ce:	2302      	movs	r3, #2
 80011d0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80011d2:	2303      	movs	r3, #3
 80011d4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011d6:	2300      	movs	r3, #0
 80011d8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011da:	f107 0314 	add.w	r3, r7, #20
 80011de:	4619      	mov	r1, r3
 80011e0:	4805      	ldr	r0, [pc, #20]	@ (80011f8 <HAL_ADC_MspInit+0x84>)
 80011e2:	f005 faeb 	bl	80067bc <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80011e6:	bf00      	nop
 80011e8:	3728      	adds	r7, #40	@ 0x28
 80011ea:	46bd      	mov	sp, r7
 80011ec:	bd80      	pop	{r7, pc}
 80011ee:	bf00      	nop
 80011f0:	40012000 	.word	0x40012000
 80011f4:	40023800 	.word	0x40023800
 80011f8:	40020400 	.word	0x40020400

080011fc <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80011fc:	b580      	push	{r7, lr}
 80011fe:	b082      	sub	sp, #8
 8001200:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001202:	2300      	movs	r3, #0
 8001204:	607b      	str	r3, [r7, #4]
 8001206:	4b0c      	ldr	r3, [pc, #48]	@ (8001238 <MX_DMA_Init+0x3c>)
 8001208:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800120a:	4a0b      	ldr	r2, [pc, #44]	@ (8001238 <MX_DMA_Init+0x3c>)
 800120c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001210:	6313      	str	r3, [r2, #48]	@ 0x30
 8001212:	4b09      	ldr	r3, [pc, #36]	@ (8001238 <MX_DMA_Init+0x3c>)
 8001214:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001216:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800121a:	607b      	str	r3, [r7, #4]
 800121c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 800121e:	2200      	movs	r2, #0
 8001220:	2100      	movs	r1, #0
 8001222:	203a      	movs	r0, #58	@ 0x3a
 8001224:	f004 ff87 	bl	8006136 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8001228:	203a      	movs	r0, #58	@ 0x3a
 800122a:	f004 ffa0 	bl	800616e <HAL_NVIC_EnableIRQ>

}
 800122e:	bf00      	nop
 8001230:	3708      	adds	r7, #8
 8001232:	46bd      	mov	sp, r7
 8001234:	bd80      	pop	{r7, pc}
 8001236:	bf00      	nop
 8001238:	40023800 	.word	0x40023800

0800123c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800123c:	b580      	push	{r7, lr}
 800123e:	b08a      	sub	sp, #40	@ 0x28
 8001240:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001242:	f107 0314 	add.w	r3, r7, #20
 8001246:	2200      	movs	r2, #0
 8001248:	601a      	str	r2, [r3, #0]
 800124a:	605a      	str	r2, [r3, #4]
 800124c:	609a      	str	r2, [r3, #8]
 800124e:	60da      	str	r2, [r3, #12]
 8001250:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001252:	2300      	movs	r3, #0
 8001254:	613b      	str	r3, [r7, #16]
 8001256:	4b61      	ldr	r3, [pc, #388]	@ (80013dc <MX_GPIO_Init+0x1a0>)
 8001258:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800125a:	4a60      	ldr	r2, [pc, #384]	@ (80013dc <MX_GPIO_Init+0x1a0>)
 800125c:	f043 0304 	orr.w	r3, r3, #4
 8001260:	6313      	str	r3, [r2, #48]	@ 0x30
 8001262:	4b5e      	ldr	r3, [pc, #376]	@ (80013dc <MX_GPIO_Init+0x1a0>)
 8001264:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001266:	f003 0304 	and.w	r3, r3, #4
 800126a:	613b      	str	r3, [r7, #16]
 800126c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800126e:	2300      	movs	r3, #0
 8001270:	60fb      	str	r3, [r7, #12]
 8001272:	4b5a      	ldr	r3, [pc, #360]	@ (80013dc <MX_GPIO_Init+0x1a0>)
 8001274:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001276:	4a59      	ldr	r2, [pc, #356]	@ (80013dc <MX_GPIO_Init+0x1a0>)
 8001278:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800127c:	6313      	str	r3, [r2, #48]	@ 0x30
 800127e:	4b57      	ldr	r3, [pc, #348]	@ (80013dc <MX_GPIO_Init+0x1a0>)
 8001280:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001282:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001286:	60fb      	str	r3, [r7, #12]
 8001288:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800128a:	2300      	movs	r3, #0
 800128c:	60bb      	str	r3, [r7, #8]
 800128e:	4b53      	ldr	r3, [pc, #332]	@ (80013dc <MX_GPIO_Init+0x1a0>)
 8001290:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001292:	4a52      	ldr	r2, [pc, #328]	@ (80013dc <MX_GPIO_Init+0x1a0>)
 8001294:	f043 0301 	orr.w	r3, r3, #1
 8001298:	6313      	str	r3, [r2, #48]	@ 0x30
 800129a:	4b50      	ldr	r3, [pc, #320]	@ (80013dc <MX_GPIO_Init+0x1a0>)
 800129c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800129e:	f003 0301 	and.w	r3, r3, #1
 80012a2:	60bb      	str	r3, [r7, #8]
 80012a4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80012a6:	2300      	movs	r3, #0
 80012a8:	607b      	str	r3, [r7, #4]
 80012aa:	4b4c      	ldr	r3, [pc, #304]	@ (80013dc <MX_GPIO_Init+0x1a0>)
 80012ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012ae:	4a4b      	ldr	r2, [pc, #300]	@ (80013dc <MX_GPIO_Init+0x1a0>)
 80012b0:	f043 0302 	orr.w	r3, r3, #2
 80012b4:	6313      	str	r3, [r2, #48]	@ 0x30
 80012b6:	4b49      	ldr	r3, [pc, #292]	@ (80013dc <MX_GPIO_Init+0x1a0>)
 80012b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012ba:	f003 0302 	and.w	r3, r3, #2
 80012be:	607b      	str	r3, [r7, #4]
 80012c0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
 80012c2:	2201      	movs	r2, #1
 80012c4:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80012c8:	4845      	ldr	r0, [pc, #276]	@ (80013e0 <MX_GPIO_Init+0x1a4>)
 80012ca:	f005 fbfb 	bl	8006ac4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, oled_CS_Pin|sd_CS_Pin, GPIO_PIN_SET);
 80012ce:	2201      	movs	r2, #1
 80012d0:	2112      	movs	r1, #18
 80012d2:	4844      	ldr	r0, [pc, #272]	@ (80013e4 <MX_GPIO_Init+0x1a8>)
 80012d4:	f005 fbf6 	bl	8006ac4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, oled_DC_Pin|oled_RST_Pin, GPIO_PIN_RESET);
 80012d8:	2200      	movs	r2, #0
 80012da:	210c      	movs	r1, #12
 80012dc:	4841      	ldr	r0, [pc, #260]	@ (80013e4 <MX_GPIO_Init+0x1a8>)
 80012de:	f005 fbf1 	bl	8006ac4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, bmp2_CS_Pin|bmp1_CS_Pin|bmp3_CS_Pin, GPIO_PIN_SET);
 80012e2:	2201      	movs	r2, #1
 80012e4:	f44f 7194 	mov.w	r1, #296	@ 0x128
 80012e8:	483f      	ldr	r0, [pc, #252]	@ (80013e8 <MX_GPIO_Init+0x1ac>)
 80012ea:	f005 fbeb 	bl	8006ac4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 80012ee:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80012f2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012f4:	2301      	movs	r3, #1
 80012f6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012f8:	2300      	movs	r3, #0
 80012fa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012fc:	2300      	movs	r3, #0
 80012fe:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8001300:	f107 0314 	add.w	r3, r7, #20
 8001304:	4619      	mov	r1, r3
 8001306:	4836      	ldr	r0, [pc, #216]	@ (80013e0 <MX_GPIO_Init+0x1a4>)
 8001308:	f005 fa58 	bl	80067bc <HAL_GPIO_Init>

  /*Configure GPIO pin : KEY_Pin */
  GPIO_InitStruct.Pin = KEY_Pin;
 800130c:	2301      	movs	r3, #1
 800130e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001310:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8001314:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001316:	2301      	movs	r3, #1
 8001318:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(KEY_GPIO_Port, &GPIO_InitStruct);
 800131a:	f107 0314 	add.w	r3, r7, #20
 800131e:	4619      	mov	r1, r3
 8001320:	4830      	ldr	r0, [pc, #192]	@ (80013e4 <MX_GPIO_Init+0x1a8>)
 8001322:	f005 fa4b 	bl	80067bc <HAL_GPIO_Init>

  /*Configure GPIO pin : oled_CS_Pin */
  GPIO_InitStruct.Pin = oled_CS_Pin;
 8001326:	2302      	movs	r3, #2
 8001328:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800132a:	2301      	movs	r3, #1
 800132c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800132e:	2301      	movs	r3, #1
 8001330:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001332:	2300      	movs	r3, #0
 8001334:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(oled_CS_GPIO_Port, &GPIO_InitStruct);
 8001336:	f107 0314 	add.w	r3, r7, #20
 800133a:	4619      	mov	r1, r3
 800133c:	4829      	ldr	r0, [pc, #164]	@ (80013e4 <MX_GPIO_Init+0x1a8>)
 800133e:	f005 fa3d 	bl	80067bc <HAL_GPIO_Init>

  /*Configure GPIO pins : oled_DC_Pin oled_RST_Pin */
  GPIO_InitStruct.Pin = oled_DC_Pin|oled_RST_Pin;
 8001342:	230c      	movs	r3, #12
 8001344:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001346:	2301      	movs	r3, #1
 8001348:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800134a:	2300      	movs	r3, #0
 800134c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800134e:	2300      	movs	r3, #0
 8001350:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001352:	f107 0314 	add.w	r3, r7, #20
 8001356:	4619      	mov	r1, r3
 8001358:	4822      	ldr	r0, [pc, #136]	@ (80013e4 <MX_GPIO_Init+0x1a8>)
 800135a:	f005 fa2f 	bl	80067bc <HAL_GPIO_Init>

  /*Configure GPIO pin : sd_CS_Pin */
  GPIO_InitStruct.Pin = sd_CS_Pin;
 800135e:	2310      	movs	r3, #16
 8001360:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001362:	2301      	movs	r3, #1
 8001364:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001366:	2301      	movs	r3, #1
 8001368:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800136a:	2302      	movs	r3, #2
 800136c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(sd_CS_GPIO_Port, &GPIO_InitStruct);
 800136e:	f107 0314 	add.w	r3, r7, #20
 8001372:	4619      	mov	r1, r3
 8001374:	481b      	ldr	r0, [pc, #108]	@ (80013e4 <MX_GPIO_Init+0x1a8>)
 8001376:	f005 fa21 	bl	80067bc <HAL_GPIO_Init>

  /*Configure GPIO pin : enc_KEY_Pin */
  GPIO_InitStruct.Pin = enc_KEY_Pin;
 800137a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800137e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001380:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8001384:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001386:	2300      	movs	r3, #0
 8001388:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(enc_KEY_GPIO_Port, &GPIO_InitStruct);
 800138a:	f107 0314 	add.w	r3, r7, #20
 800138e:	4619      	mov	r1, r3
 8001390:	4814      	ldr	r0, [pc, #80]	@ (80013e4 <MX_GPIO_Init+0x1a8>)
 8001392:	f005 fa13 	bl	80067bc <HAL_GPIO_Init>

  /*Configure GPIO pins : bmp2_CS_Pin bmp1_CS_Pin bmp3_CS_Pin */
  GPIO_InitStruct.Pin = bmp2_CS_Pin|bmp1_CS_Pin|bmp3_CS_Pin;
 8001396:	f44f 7394 	mov.w	r3, #296	@ 0x128
 800139a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800139c:	2301      	movs	r3, #1
 800139e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80013a0:	2301      	movs	r3, #1
 80013a2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013a4:	2300      	movs	r3, #0
 80013a6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013a8:	f107 0314 	add.w	r3, r7, #20
 80013ac:	4619      	mov	r1, r3
 80013ae:	480e      	ldr	r0, [pc, #56]	@ (80013e8 <MX_GPIO_Init+0x1ac>)
 80013b0:	f005 fa04 	bl	80067bc <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 80013b4:	2200      	movs	r2, #0
 80013b6:	2100      	movs	r1, #0
 80013b8:	2006      	movs	r0, #6
 80013ba:	f004 febc 	bl	8006136 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 80013be:	2006      	movs	r0, #6
 80013c0:	f004 fed5 	bl	800616e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80013c4:	2200      	movs	r2, #0
 80013c6:	2100      	movs	r1, #0
 80013c8:	2028      	movs	r0, #40	@ 0x28
 80013ca:	f004 feb4 	bl	8006136 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80013ce:	2028      	movs	r0, #40	@ 0x28
 80013d0:	f004 fecd 	bl	800616e <HAL_NVIC_EnableIRQ>

}
 80013d4:	bf00      	nop
 80013d6:	3728      	adds	r7, #40	@ 0x28
 80013d8:	46bd      	mov	sp, r7
 80013da:	bd80      	pop	{r7, pc}
 80013dc:	40023800 	.word	0x40023800
 80013e0:	40020800 	.word	0x40020800
 80013e4:	40020000 	.word	0x40020000
 80013e8:	40020400 	.word	0x40020400

080013ec <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80013ec:	b580      	push	{r7, lr}
 80013ee:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80013f0:	4b12      	ldr	r3, [pc, #72]	@ (800143c <MX_I2C1_Init+0x50>)
 80013f2:	4a13      	ldr	r2, [pc, #76]	@ (8001440 <MX_I2C1_Init+0x54>)
 80013f4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80013f6:	4b11      	ldr	r3, [pc, #68]	@ (800143c <MX_I2C1_Init+0x50>)
 80013f8:	4a12      	ldr	r2, [pc, #72]	@ (8001444 <MX_I2C1_Init+0x58>)
 80013fa:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80013fc:	4b0f      	ldr	r3, [pc, #60]	@ (800143c <MX_I2C1_Init+0x50>)
 80013fe:	2200      	movs	r2, #0
 8001400:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001402:	4b0e      	ldr	r3, [pc, #56]	@ (800143c <MX_I2C1_Init+0x50>)
 8001404:	2200      	movs	r2, #0
 8001406:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001408:	4b0c      	ldr	r3, [pc, #48]	@ (800143c <MX_I2C1_Init+0x50>)
 800140a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800140e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001410:	4b0a      	ldr	r3, [pc, #40]	@ (800143c <MX_I2C1_Init+0x50>)
 8001412:	2200      	movs	r2, #0
 8001414:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001416:	4b09      	ldr	r3, [pc, #36]	@ (800143c <MX_I2C1_Init+0x50>)
 8001418:	2200      	movs	r2, #0
 800141a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800141c:	4b07      	ldr	r3, [pc, #28]	@ (800143c <MX_I2C1_Init+0x50>)
 800141e:	2200      	movs	r2, #0
 8001420:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001422:	4b06      	ldr	r3, [pc, #24]	@ (800143c <MX_I2C1_Init+0x50>)
 8001424:	2200      	movs	r2, #0
 8001426:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001428:	4804      	ldr	r0, [pc, #16]	@ (800143c <MX_I2C1_Init+0x50>)
 800142a:	f005 fb7d 	bl	8006b28 <HAL_I2C_Init>
 800142e:	4603      	mov	r3, r0
 8001430:	2b00      	cmp	r3, #0
 8001432:	d001      	beq.n	8001438 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001434:	f000 fac8 	bl	80019c8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001438:	bf00      	nop
 800143a:	bd80      	pop	{r7, pc}
 800143c:	2000046c 	.word	0x2000046c
 8001440:	40005400 	.word	0x40005400
 8001444:	000186a0 	.word	0x000186a0

08001448 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001448:	b580      	push	{r7, lr}
 800144a:	b08a      	sub	sp, #40	@ 0x28
 800144c:	af00      	add	r7, sp, #0
 800144e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001450:	f107 0314 	add.w	r3, r7, #20
 8001454:	2200      	movs	r2, #0
 8001456:	601a      	str	r2, [r3, #0]
 8001458:	605a      	str	r2, [r3, #4]
 800145a:	609a      	str	r2, [r3, #8]
 800145c:	60da      	str	r2, [r3, #12]
 800145e:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	681b      	ldr	r3, [r3, #0]
 8001464:	4a19      	ldr	r2, [pc, #100]	@ (80014cc <HAL_I2C_MspInit+0x84>)
 8001466:	4293      	cmp	r3, r2
 8001468:	d12b      	bne.n	80014c2 <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800146a:	2300      	movs	r3, #0
 800146c:	613b      	str	r3, [r7, #16]
 800146e:	4b18      	ldr	r3, [pc, #96]	@ (80014d0 <HAL_I2C_MspInit+0x88>)
 8001470:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001472:	4a17      	ldr	r2, [pc, #92]	@ (80014d0 <HAL_I2C_MspInit+0x88>)
 8001474:	f043 0302 	orr.w	r3, r3, #2
 8001478:	6313      	str	r3, [r2, #48]	@ 0x30
 800147a:	4b15      	ldr	r3, [pc, #84]	@ (80014d0 <HAL_I2C_MspInit+0x88>)
 800147c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800147e:	f003 0302 	and.w	r3, r3, #2
 8001482:	613b      	str	r3, [r7, #16]
 8001484:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001486:	23c0      	movs	r3, #192	@ 0xc0
 8001488:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800148a:	2312      	movs	r3, #18
 800148c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800148e:	2300      	movs	r3, #0
 8001490:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001492:	2303      	movs	r3, #3
 8001494:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001496:	2304      	movs	r3, #4
 8001498:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800149a:	f107 0314 	add.w	r3, r7, #20
 800149e:	4619      	mov	r1, r3
 80014a0:	480c      	ldr	r0, [pc, #48]	@ (80014d4 <HAL_I2C_MspInit+0x8c>)
 80014a2:	f005 f98b 	bl	80067bc <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80014a6:	2300      	movs	r3, #0
 80014a8:	60fb      	str	r3, [r7, #12]
 80014aa:	4b09      	ldr	r3, [pc, #36]	@ (80014d0 <HAL_I2C_MspInit+0x88>)
 80014ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014ae:	4a08      	ldr	r2, [pc, #32]	@ (80014d0 <HAL_I2C_MspInit+0x88>)
 80014b0:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80014b4:	6413      	str	r3, [r2, #64]	@ 0x40
 80014b6:	4b06      	ldr	r3, [pc, #24]	@ (80014d0 <HAL_I2C_MspInit+0x88>)
 80014b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014ba:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80014be:	60fb      	str	r3, [r7, #12]
 80014c0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80014c2:	bf00      	nop
 80014c4:	3728      	adds	r7, #40	@ 0x28
 80014c6:	46bd      	mov	sp, r7
 80014c8:	bd80      	pop	{r7, pc}
 80014ca:	bf00      	nop
 80014cc:	40005400 	.word	0x40005400
 80014d0:	40023800 	.word	0x40023800
 80014d4:	40020400 	.word	0x40020400

080014d8 <get_adc_percentage>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void get_adc_percentage(void) {
 80014d8:	b580      	push	{r7, lr}
 80014da:	ed2d 8b02 	vpush	{d8}
 80014de:	b082      	sub	sp, #8
 80014e0:	af00      	add	r7, sp, #0
	uint16_t adc_position;

	HAL_ADC_Start(&hadc1);
 80014e2:	482c      	ldr	r0, [pc, #176]	@ (8001594 <get_adc_percentage+0xbc>)
 80014e4:	f004 f9d2 	bl	800588c <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&hadc1, 1);
 80014e8:	2101      	movs	r1, #1
 80014ea:	482a      	ldr	r0, [pc, #168]	@ (8001594 <get_adc_percentage+0xbc>)
 80014ec:	f004 fa82 	bl	80059f4 <HAL_ADC_PollForConversion>
	adc_position = HAL_ADC_GetValue(&hadc1);
 80014f0:	4828      	ldr	r0, [pc, #160]	@ (8001594 <get_adc_percentage+0xbc>)
 80014f2:	f004 fb0a 	bl	8005b0a <HAL_ADC_GetValue>
 80014f6:	4603      	mov	r3, r0
 80014f8:	80fb      	strh	r3, [r7, #6]
	adc_position = ((adc_position - 150.0f) / (3700.0f - 150.0f)) * 100.0f;
 80014fa:	88fb      	ldrh	r3, [r7, #6]
 80014fc:	ee07 3a90 	vmov	s15, r3
 8001500:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001504:	ed9f 7a24 	vldr	s14, [pc, #144]	@ 8001598 <get_adc_percentage+0xc0>
 8001508:	ee37 7ac7 	vsub.f32	s14, s15, s14
 800150c:	eddf 6a23 	vldr	s13, [pc, #140]	@ 800159c <get_adc_percentage+0xc4>
 8001510:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001514:	ed9f 7a22 	vldr	s14, [pc, #136]	@ 80015a0 <get_adc_percentage+0xc8>
 8001518:	ee67 7a87 	vmul.f32	s15, s15, s14
 800151c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001520:	ee17 3a90 	vmov	r3, s15
 8001524:	80fb      	strh	r3, [r7, #6]
	adc_position = adc_position - fmodf(adc_position, 5.0f);
 8001526:	88fb      	ldrh	r3, [r7, #6]
 8001528:	ee07 3a90 	vmov	s15, r3
 800152c:	eeb8 8ae7 	vcvt.f32.s32	s16, s15
 8001530:	88fb      	ldrh	r3, [r7, #6]
 8001532:	ee07 3a90 	vmov	s15, r3
 8001536:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800153a:	eef1 0a04 	vmov.f32	s1, #20	@ 0x40a00000  5.0
 800153e:	eeb0 0a67 	vmov.f32	s0, s15
 8001542:	f016 fcaf 	bl	8017ea4 <fmodf>
 8001546:	eef0 7a40 	vmov.f32	s15, s0
 800154a:	ee78 7a67 	vsub.f32	s15, s16, s15
 800154e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001552:	ee17 3a90 	vmov	r3, s15
 8001556:	80fb      	strh	r3, [r7, #6]
	s.adc_percentage = fminf(fmaxf(adc_position, 0.0f), 100.0f);
 8001558:	88fb      	ldrh	r3, [r7, #6]
 800155a:	ee07 3a90 	vmov	s15, r3
 800155e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001562:	eddf 0a10 	vldr	s1, [pc, #64]	@ 80015a4 <get_adc_percentage+0xcc>
 8001566:	eeb0 0a67 	vmov.f32	s0, s15
 800156a:	f016 fcbb 	bl	8017ee4 <fmaxf>
 800156e:	eef0 7a40 	vmov.f32	s15, s0
 8001572:	eddf 0a0b 	vldr	s1, [pc, #44]	@ 80015a0 <get_adc_percentage+0xc8>
 8001576:	eeb0 0a67 	vmov.f32	s0, s15
 800157a:	f016 fcd0 	bl	8017f1e <fminf>
 800157e:	eef0 7a40 	vmov.f32	s15, s0
 8001582:	4b09      	ldr	r3, [pc, #36]	@ (80015a8 <get_adc_percentage+0xd0>)
 8001584:	edc3 7a0a 	vstr	s15, [r3, #40]	@ 0x28
}
 8001588:	bf00      	nop
 800158a:	3708      	adds	r7, #8
 800158c:	46bd      	mov	sp, r7
 800158e:	ecbd 8b02 	vpop	{d8}
 8001592:	bd80      	pop	{r7, pc}
 8001594:	20000424 	.word	0x20000424
 8001598:	43160000 	.word	0x43160000
 800159c:	455de000 	.word	0x455de000
 80015a0:	42c80000 	.word	0x42c80000
 80015a4:	00000000 	.word	0x00000000
 80015a8:	200004c0 	.word	0x200004c0

080015ac <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80015ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80015b0:	b08f      	sub	sp, #60	@ 0x3c
 80015b2:	af0a      	add	r7, sp, #40	@ 0x28
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80015b4:	f004 f890 	bl	80056d8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80015b8:	f000 f926 	bl	8001808 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80015bc:	f7ff fe3e 	bl	800123c <MX_GPIO_Init>
  MX_DMA_Init();
 80015c0:	f7ff fe1c 	bl	80011fc <MX_DMA_Init>
  MX_ADC1_Init();
 80015c4:	f7ff fd84 	bl	80010d0 <MX_ADC1_Init>
  MX_I2C1_Init();
 80015c8:	f7ff ff10 	bl	80013ec <MX_I2C1_Init>
  MX_SPI1_Init();
 80015cc:	f000 fa02 	bl	80019d4 <MX_SPI1_Init>
  MX_USB_DEVICE_Init();
 80015d0:	f011 fb40 	bl	8012c54 <MX_USB_DEVICE_Init>
  MX_TIM3_Init();
 80015d4:	f000 fc9c 	bl	8001f10 <MX_TIM3_Init>
  MX_TIM4_Init();
 80015d8:	f000 fd10 	bl	8001ffc <MX_TIM4_Init>
  MX_FATFS_Init();
 80015dc:	f00c f8d4 	bl	800d788 <MX_FATFS_Init>
  MX_TIM1_Init();
 80015e0:	f000 fc3e 	bl	8001e60 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
	// TIMER
    HAL_TIM_Encoder_Start_IT(&htim1, TIM_CHANNEL_ALL);
 80015e4:	213c      	movs	r1, #60	@ 0x3c
 80015e6:	4875      	ldr	r0, [pc, #468]	@ (80017bc <main+0x210>)
 80015e8:	f009 fee6 	bl	800b3b8 <HAL_TIM_Encoder_Start_IT>
	HAL_TIM_Base_Start_IT(&htim4);
 80015ec:	4874      	ldr	r0, [pc, #464]	@ (80017c0 <main+0x214>)
 80015ee:	f009 fcd1 	bl	800af94 <HAL_TIM_Base_Start_IT>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 80015f2:	2100      	movs	r1, #0
 80015f4:	4873      	ldr	r0, [pc, #460]	@ (80017c4 <main+0x218>)
 80015f6:	f009 fd89 	bl	800b10c <HAL_TIM_PWM_Start>

	// OLED
	ST7735_Init();
 80015fa:	f003 fe4f 	bl	800529c <ST7735_Init>
	ST7735_FillScreen(ST7735_BLACK);
 80015fe:	2000      	movs	r0, #0
 8001600:	f004 f81e 	bl	8005640 <ST7735_FillScreen>

	// BMP x3
	for (uint8_t index = 0; index < BMP_SENSOR_COUNT; ++index) {
 8001604:	2300      	movs	r3, #0
 8001606:	73fb      	strb	r3, [r7, #15]
 8001608:	e010      	b.n	800162c <main+0x80>
		if (!BMP280_Init(&hspi1, BMP280_TEMPERATURE_16BIT, BMP280_STANDARD, BMP280_FORCEDMODE, index)) {
 800160a:	7bfb      	ldrb	r3, [r7, #15]
 800160c:	9300      	str	r3, [sp, #0]
 800160e:	2301      	movs	r3, #1
 8001610:	2203      	movs	r2, #3
 8001612:	2101      	movs	r1, #1
 8001614:	486c      	ldr	r0, [pc, #432]	@ (80017c8 <main+0x21c>)
 8001616:	f001 fd3b 	bl	8003090 <BMP280_Init>
 800161a:	4603      	mov	r3, r0
 800161c:	2b00      	cmp	r3, #0
 800161e:	d102      	bne.n	8001626 <main+0x7a>
			printf("BMP280 sensor error\r\n");
 8001620:	486a      	ldr	r0, [pc, #424]	@ (80017cc <main+0x220>)
 8001622:	f013 f873 	bl	801470c <puts>
	for (uint8_t index = 0; index < BMP_SENSOR_COUNT; ++index) {
 8001626:	7bfb      	ldrb	r3, [r7, #15]
 8001628:	3301      	adds	r3, #1
 800162a:	73fb      	strb	r3, [r7, #15]
 800162c:	7bfb      	ldrb	r3, [r7, #15]
 800162e:	2b02      	cmp	r3, #2
 8001630:	d9eb      	bls.n	800160a <main+0x5e>
		}
	}

	// SGP
	if (sgp_probe() != STATUS_OK) {
 8001632:	f003 fc8d 	bl	8004f50 <sgp_probe>
 8001636:	4603      	mov	r3, r0
 8001638:	2b00      	cmp	r3, #0
 800163a:	d002      	beq.n	8001642 <main+0x96>
		printf("SGP sensor error\r\n");
 800163c:	4864      	ldr	r0, [pc, #400]	@ (80017d0 <main+0x224>)
 800163e:	f013 f865 	bl	801470c <puts>
	}
	// INA
	if (!INA219_Init(&myina219, &hi2c1, INA219_ADDRESS)){
 8001642:	2240      	movs	r2, #64	@ 0x40
 8001644:	4963      	ldr	r1, [pc, #396]	@ (80017d4 <main+0x228>)
 8001646:	4864      	ldr	r0, [pc, #400]	@ (80017d8 <main+0x22c>)
 8001648:	f002 fbce 	bl	8003de8 <INA219_Init>
 800164c:	4603      	mov	r3, r0
 800164e:	2b00      	cmp	r3, #0
 8001650:	d102      	bne.n	8001658 <main+0xac>
		printf("INA sensor error\r\n");
 8001652:	4862      	ldr	r0, [pc, #392]	@ (80017dc <main+0x230>)
 8001654:	f013 f85a 	bl	801470c <puts>
	}

	// SD
	SDcardInit(&sd,"test.txt");
 8001658:	4961      	ldr	r1, [pc, #388]	@ (80017e0 <main+0x234>)
 800165a:	4862      	ldr	r0, [pc, #392]	@ (80017e4 <main+0x238>)
 800165c:	f001 fa10 	bl	8002a80 <SDcardInit>

	st.is_program_started = true;
 8001660:	4b61      	ldr	r3, [pc, #388]	@ (80017e8 <main+0x23c>)
 8001662:	2201      	movs	r2, #1
 8001664:	729a      	strb	r2, [r3, #10]
	{
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
		// menu poczatkowe
		if (st.is_measurements_started == false) {
 8001666:	4b60      	ldr	r3, [pc, #384]	@ (80017e8 <main+0x23c>)
 8001668:	7a5b      	ldrb	r3, [r3, #9]
 800166a:	f083 0301 	eor.w	r3, r3, #1
 800166e:	b2db      	uxtb	r3, r3
 8001670:	2b00      	cmp	r3, #0
 8001672:	d003      	beq.n	800167c <main+0xd0>
			OLED_manage(&st, &s);
 8001674:	495d      	ldr	r1, [pc, #372]	@ (80017ec <main+0x240>)
 8001676:	485c      	ldr	r0, [pc, #368]	@ (80017e8 <main+0x23c>)
 8001678:	f000 fdd6 	bl	8002228 <OLED_manage>
		}
		// stele probkowanie
		if (st._interrupt_flag == true && st.is_measurements_started == true) {
 800167c:	4b5a      	ldr	r3, [pc, #360]	@ (80017e8 <main+0x23c>)
 800167e:	7a1b      	ldrb	r3, [r3, #8]
 8001680:	2b00      	cmp	r3, #0
 8001682:	d0f0      	beq.n	8001666 <main+0xba>
 8001684:	4b58      	ldr	r3, [pc, #352]	@ (80017e8 <main+0x23c>)
 8001686:	7a5b      	ldrb	r3, [r3, #9]
 8001688:	2b00      	cmp	r3, #0
 800168a:	d0ec      	beq.n	8001666 <main+0xba>
			// ADC
			get_adc_percentage();
 800168c:	f7ff ff24 	bl	80014d8 <get_adc_percentage>
			__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, s.adc_percentage*10);
 8001690:	4b56      	ldr	r3, [pc, #344]	@ (80017ec <main+0x240>)
 8001692:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 8001696:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 800169a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800169e:	4b49      	ldr	r3, [pc, #292]	@ (80017c4 <main+0x218>)
 80016a0:	681b      	ldr	r3, [r3, #0]
 80016a2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80016a6:	ee17 2a90 	vmov	r2, s15
 80016aa:	635a      	str	r2, [r3, #52]	@ 0x34


			// BMP
			for (uint8_t index = 0; index < BMP_SENSOR_COUNT; ++index) {
 80016ac:	2300      	movs	r3, #0
 80016ae:	73bb      	strb	r3, [r7, #14]
 80016b0:	e010      	b.n	80016d4 <main+0x128>
				BMP280_ReadTemperatureAndPressure(&s.BMP280temperature[index], &s.BMP280pressure[index], index);
 80016b2:	7bbb      	ldrb	r3, [r7, #14]
 80016b4:	009b      	lsls	r3, r3, #2
 80016b6:	4a4d      	ldr	r2, [pc, #308]	@ (80017ec <main+0x240>)
 80016b8:	1898      	adds	r0, r3, r2
 80016ba:	7bbb      	ldrb	r3, [r7, #14]
 80016bc:	3302      	adds	r3, #2
 80016be:	009b      	lsls	r3, r3, #2
 80016c0:	4a4a      	ldr	r2, [pc, #296]	@ (80017ec <main+0x240>)
 80016c2:	4413      	add	r3, r2
 80016c4:	3304      	adds	r3, #4
 80016c6:	7bba      	ldrb	r2, [r7, #14]
 80016c8:	4619      	mov	r1, r3
 80016ca:	f001 ff33 	bl	8003534 <BMP280_ReadTemperatureAndPressure>
			for (uint8_t index = 0; index < BMP_SENSOR_COUNT; ++index) {
 80016ce:	7bbb      	ldrb	r3, [r7, #14]
 80016d0:	3301      	adds	r3, #1
 80016d2:	73bb      	strb	r3, [r7, #14]
 80016d4:	7bbb      	ldrb	r3, [r7, #14]
 80016d6:	2b02      	cmp	r3, #2
 80016d8:	d9eb      	bls.n	80016b2 <main+0x106>
			}

			// SGP
			sgp_measure_iaq_blocking_read(&s.tvoc_ppb, &s.co2_eq_ppm);
 80016da:	4945      	ldr	r1, [pc, #276]	@ (80017f0 <main+0x244>)
 80016dc:	4845      	ldr	r0, [pc, #276]	@ (80017f4 <main+0x248>)
 80016de:	f003 fbef 	bl	8004ec0 <sgp_measure_iaq_blocking_read>
			sgp_measure_signals_blocking_read(&s.scaled_ethanol_signal, &s.scaled_h2_signal);
 80016e2:	4945      	ldr	r1, [pc, #276]	@ (80017f8 <main+0x24c>)
 80016e4:	4845      	ldr	r0, [pc, #276]	@ (80017fc <main+0x250>)
 80016e6:	f003 fc09 	bl	8004efc <sgp_measure_signals_blocking_read>
			//sgp_set_absolute_humidity()

			// INA219
			s.INA219_Current = INA219_ReadCurrent_raw(&myina219);
 80016ea:	483b      	ldr	r0, [pc, #236]	@ (80017d8 <main+0x22c>)
 80016ec:	f002 fab1 	bl	8003c52 <INA219_ReadCurrent_raw>
 80016f0:	4603      	mov	r3, r0
 80016f2:	461a      	mov	r2, r3
 80016f4:	4b3d      	ldr	r3, [pc, #244]	@ (80017ec <main+0x240>)
 80016f6:	845a      	strh	r2, [r3, #34]	@ 0x22
			s.INA219_Voltage = INA219_ReadBusVoltage(&myina219);
 80016f8:	4837      	ldr	r0, [pc, #220]	@ (80017d8 <main+0x22c>)
 80016fa:	f002 fa97 	bl	8003c2c <INA219_ReadBusVoltage>
 80016fe:	4603      	mov	r3, r0
 8001700:	461a      	mov	r2, r3
 8001702:	4b3a      	ldr	r3, [pc, #232]	@ (80017ec <main+0x240>)
 8001704:	841a      	strh	r2, [r3, #32]
			s.INA219_Power = INA219_ReadPower(&myina219);
 8001706:	4834      	ldr	r0, [pc, #208]	@ (80017d8 <main+0x22c>)
 8001708:	f002 fab4 	bl	8003c74 <INA219_ReadPower>
 800170c:	4603      	mov	r3, r0
 800170e:	461a      	mov	r2, r3
 8001710:	4b36      	ldr	r3, [pc, #216]	@ (80017ec <main+0x240>)
 8001712:	849a      	strh	r2, [r3, #36]	@ 0x24

			// OLED
			OLED_manage(&st, &s);
 8001714:	4935      	ldr	r1, [pc, #212]	@ (80017ec <main+0x240>)
 8001716:	4834      	ldr	r0, [pc, #208]	@ (80017e8 <main+0x23c>)
 8001718:	f000 fd86 	bl	8002228 <OLED_manage>

			// SD
			SDcardWriteData(&sd, &s);
 800171c:	4933      	ldr	r1, [pc, #204]	@ (80017ec <main+0x240>)
 800171e:	4831      	ldr	r0, [pc, #196]	@ (80017e4 <main+0x238>)
 8001720:	f001 fa86 	bl	8002c30 <SDcardWriteData>

			// Transmit ofer uart
			printf("{%u,%u,%.2f,%.2f,%.2f,%ld,%u,%d,%u}\r\n",
					s.tvoc_ppb, s.co2_eq_ppm, s.scaled_ethanol_signal/512.0f, s.scaled_h2_signal/512.0f, s.BMP280temperature[0], s.BMP280pressure[0], s.INA219_Voltage, s.INA219_Current, s.INA219_Power);
 8001724:	4b31      	ldr	r3, [pc, #196]	@ (80017ec <main+0x240>)
 8001726:	8b1b      	ldrh	r3, [r3, #24]
			printf("{%u,%u,%.2f,%.2f,%.2f,%ld,%u,%d,%u}\r\n",
 8001728:	469a      	mov	sl, r3
					s.tvoc_ppb, s.co2_eq_ppm, s.scaled_ethanol_signal/512.0f, s.scaled_h2_signal/512.0f, s.BMP280temperature[0], s.BMP280pressure[0], s.INA219_Voltage, s.INA219_Current, s.INA219_Power);
 800172a:	4b30      	ldr	r3, [pc, #192]	@ (80017ec <main+0x240>)
 800172c:	8b5b      	ldrh	r3, [r3, #26]
			printf("{%u,%u,%.2f,%.2f,%.2f,%ld,%u,%d,%u}\r\n",
 800172e:	469b      	mov	fp, r3
					s.tvoc_ppb, s.co2_eq_ppm, s.scaled_ethanol_signal/512.0f, s.scaled_h2_signal/512.0f, s.BMP280temperature[0], s.BMP280pressure[0], s.INA219_Voltage, s.INA219_Current, s.INA219_Power);
 8001730:	4b2e      	ldr	r3, [pc, #184]	@ (80017ec <main+0x240>)
 8001732:	8b9b      	ldrh	r3, [r3, #28]
 8001734:	ee07 3a90 	vmov	s15, r3
 8001738:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800173c:	ed9f 7a30 	vldr	s14, [pc, #192]	@ 8001800 <main+0x254>
 8001740:	eec7 6a87 	vdiv.f32	s13, s15, s14
			printf("{%u,%u,%.2f,%.2f,%.2f,%ld,%u,%d,%u}\r\n",
 8001744:	ee16 0a90 	vmov	r0, s13
 8001748:	f7fe ff06 	bl	8000558 <__aeabi_f2d>
 800174c:	4604      	mov	r4, r0
 800174e:	460d      	mov	r5, r1
					s.tvoc_ppb, s.co2_eq_ppm, s.scaled_ethanol_signal/512.0f, s.scaled_h2_signal/512.0f, s.BMP280temperature[0], s.BMP280pressure[0], s.INA219_Voltage, s.INA219_Current, s.INA219_Power);
 8001750:	4b26      	ldr	r3, [pc, #152]	@ (80017ec <main+0x240>)
 8001752:	8bdb      	ldrh	r3, [r3, #30]
 8001754:	ee07 3a90 	vmov	s15, r3
 8001758:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800175c:	ed9f 7a28 	vldr	s14, [pc, #160]	@ 8001800 <main+0x254>
 8001760:	eec7 6a87 	vdiv.f32	s13, s15, s14
			printf("{%u,%u,%.2f,%.2f,%.2f,%ld,%u,%d,%u}\r\n",
 8001764:	ee16 0a90 	vmov	r0, s13
 8001768:	f7fe fef6 	bl	8000558 <__aeabi_f2d>
 800176c:	4680      	mov	r8, r0
 800176e:	4689      	mov	r9, r1
					s.tvoc_ppb, s.co2_eq_ppm, s.scaled_ethanol_signal/512.0f, s.scaled_h2_signal/512.0f, s.BMP280temperature[0], s.BMP280pressure[0], s.INA219_Voltage, s.INA219_Current, s.INA219_Power);
 8001770:	4b1e      	ldr	r3, [pc, #120]	@ (80017ec <main+0x240>)
 8001772:	681b      	ldr	r3, [r3, #0]
			printf("{%u,%u,%.2f,%.2f,%.2f,%ld,%u,%d,%u}\r\n",
 8001774:	4618      	mov	r0, r3
 8001776:	f7fe feef 	bl	8000558 <__aeabi_f2d>
 800177a:	4602      	mov	r2, r0
 800177c:	460b      	mov	r3, r1
 800177e:	491b      	ldr	r1, [pc, #108]	@ (80017ec <main+0x240>)
 8001780:	68c9      	ldr	r1, [r1, #12]
					s.tvoc_ppb, s.co2_eq_ppm, s.scaled_ethanol_signal/512.0f, s.scaled_h2_signal/512.0f, s.BMP280temperature[0], s.BMP280pressure[0], s.INA219_Voltage, s.INA219_Current, s.INA219_Power);
 8001782:	481a      	ldr	r0, [pc, #104]	@ (80017ec <main+0x240>)
 8001784:	8c00      	ldrh	r0, [r0, #32]
			printf("{%u,%u,%.2f,%.2f,%.2f,%ld,%u,%d,%u}\r\n",
 8001786:	4606      	mov	r6, r0
					s.tvoc_ppb, s.co2_eq_ppm, s.scaled_ethanol_signal/512.0f, s.scaled_h2_signal/512.0f, s.BMP280temperature[0], s.BMP280pressure[0], s.INA219_Voltage, s.INA219_Current, s.INA219_Power);
 8001788:	4818      	ldr	r0, [pc, #96]	@ (80017ec <main+0x240>)
 800178a:	f9b0 0022 	ldrsh.w	r0, [r0, #34]	@ 0x22
			printf("{%u,%u,%.2f,%.2f,%.2f,%ld,%u,%d,%u}\r\n",
 800178e:	6078      	str	r0, [r7, #4]
					s.tvoc_ppb, s.co2_eq_ppm, s.scaled_ethanol_signal/512.0f, s.scaled_h2_signal/512.0f, s.BMP280temperature[0], s.BMP280pressure[0], s.INA219_Voltage, s.INA219_Current, s.INA219_Power);
 8001790:	4816      	ldr	r0, [pc, #88]	@ (80017ec <main+0x240>)
 8001792:	8c80      	ldrh	r0, [r0, #36]	@ 0x24
			printf("{%u,%u,%.2f,%.2f,%.2f,%ld,%u,%d,%u}\r\n",
 8001794:	9009      	str	r0, [sp, #36]	@ 0x24
 8001796:	6878      	ldr	r0, [r7, #4]
 8001798:	9008      	str	r0, [sp, #32]
 800179a:	9607      	str	r6, [sp, #28]
 800179c:	9106      	str	r1, [sp, #24]
 800179e:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80017a2:	e9cd 8902 	strd	r8, r9, [sp, #8]
 80017a6:	e9cd 4500 	strd	r4, r5, [sp]
 80017aa:	465a      	mov	r2, fp
 80017ac:	4651      	mov	r1, sl
 80017ae:	4815      	ldr	r0, [pc, #84]	@ (8001804 <main+0x258>)
 80017b0:	f012 ff44 	bl	801463c <iprintf>

			st._interrupt_flag = false;
 80017b4:	4b0c      	ldr	r3, [pc, #48]	@ (80017e8 <main+0x23c>)
 80017b6:	2200      	movs	r2, #0
 80017b8:	721a      	strb	r2, [r3, #8]
		if (st.is_measurements_started == false) {
 80017ba:	e754      	b.n	8001666 <main+0xba>
 80017bc:	20002624 	.word	0x20002624
 80017c0:	200026b4 	.word	0x200026b4
 80017c4:	2000266c 	.word	0x2000266c
 80017c8:	20002564 	.word	0x20002564
 80017cc:	080180e0 	.word	0x080180e0
 80017d0:	080180f8 	.word	0x080180f8
 80017d4:	2000046c 	.word	0x2000046c
 80017d8:	20002558 	.word	0x20002558
 80017dc:	0801810c 	.word	0x0801810c
 80017e0:	08018120 	.word	0x08018120
 80017e4:	200004ec 	.word	0x200004ec
 80017e8:	20000000 	.word	0x20000000
 80017ec:	200004c0 	.word	0x200004c0
 80017f0:	200004da 	.word	0x200004da
 80017f4:	200004d8 	.word	0x200004d8
 80017f8:	200004de 	.word	0x200004de
 80017fc:	200004dc 	.word	0x200004dc
 8001800:	44000000 	.word	0x44000000
 8001804:	0801812c 	.word	0x0801812c

08001808 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001808:	b580      	push	{r7, lr}
 800180a:	b094      	sub	sp, #80	@ 0x50
 800180c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800180e:	f107 0320 	add.w	r3, r7, #32
 8001812:	2230      	movs	r2, #48	@ 0x30
 8001814:	2100      	movs	r1, #0
 8001816:	4618      	mov	r0, r3
 8001818:	f013 f8b0 	bl	801497c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800181c:	f107 030c 	add.w	r3, r7, #12
 8001820:	2200      	movs	r2, #0
 8001822:	601a      	str	r2, [r3, #0]
 8001824:	605a      	str	r2, [r3, #4]
 8001826:	609a      	str	r2, [r3, #8]
 8001828:	60da      	str	r2, [r3, #12]
 800182a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800182c:	2300      	movs	r3, #0
 800182e:	60bb      	str	r3, [r7, #8]
 8001830:	4b27      	ldr	r3, [pc, #156]	@ (80018d0 <SystemClock_Config+0xc8>)
 8001832:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001834:	4a26      	ldr	r2, [pc, #152]	@ (80018d0 <SystemClock_Config+0xc8>)
 8001836:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800183a:	6413      	str	r3, [r2, #64]	@ 0x40
 800183c:	4b24      	ldr	r3, [pc, #144]	@ (80018d0 <SystemClock_Config+0xc8>)
 800183e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001840:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001844:	60bb      	str	r3, [r7, #8]
 8001846:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001848:	2300      	movs	r3, #0
 800184a:	607b      	str	r3, [r7, #4]
 800184c:	4b21      	ldr	r3, [pc, #132]	@ (80018d4 <SystemClock_Config+0xcc>)
 800184e:	681b      	ldr	r3, [r3, #0]
 8001850:	4a20      	ldr	r2, [pc, #128]	@ (80018d4 <SystemClock_Config+0xcc>)
 8001852:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001856:	6013      	str	r3, [r2, #0]
 8001858:	4b1e      	ldr	r3, [pc, #120]	@ (80018d4 <SystemClock_Config+0xcc>)
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001860:	607b      	str	r3, [r7, #4]
 8001862:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001864:	2301      	movs	r3, #1
 8001866:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001868:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800186c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800186e:	2302      	movs	r3, #2
 8001870:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001872:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001876:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 8001878:	2319      	movs	r3, #25
 800187a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 144;
 800187c:	2390      	movs	r3, #144	@ 0x90
 800187e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001880:	2302      	movs	r3, #2
 8001882:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 3;
 8001884:	2303      	movs	r3, #3
 8001886:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001888:	f107 0320 	add.w	r3, r7, #32
 800188c:	4618      	mov	r0, r3
 800188e:	f008 f96f 	bl	8009b70 <HAL_RCC_OscConfig>
 8001892:	4603      	mov	r3, r0
 8001894:	2b00      	cmp	r3, #0
 8001896:	d001      	beq.n	800189c <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001898:	f000 f896 	bl	80019c8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800189c:	230f      	movs	r3, #15
 800189e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80018a0:	2302      	movs	r3, #2
 80018a2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80018a4:	2300      	movs	r3, #0
 80018a6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80018a8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80018ac:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80018ae:	2300      	movs	r3, #0
 80018b0:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80018b2:	f107 030c 	add.w	r3, r7, #12
 80018b6:	2102      	movs	r1, #2
 80018b8:	4618      	mov	r0, r3
 80018ba:	f008 fbd1 	bl	800a060 <HAL_RCC_ClockConfig>
 80018be:	4603      	mov	r3, r0
 80018c0:	2b00      	cmp	r3, #0
 80018c2:	d001      	beq.n	80018c8 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 80018c4:	f000 f880 	bl	80019c8 <Error_Handler>
  }
}
 80018c8:	bf00      	nop
 80018ca:	3750      	adds	r7, #80	@ 0x50
 80018cc:	46bd      	mov	sp, r7
 80018ce:	bd80      	pop	{r7, pc}
 80018d0:	40023800 	.word	0x40023800
 80018d4:	40007000 	.word	0x40007000

080018d8 <HAL_TIM_IC_CaptureCallback>:

/* USER CODE BEGIN 4 */
// encoder
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim) {
 80018d8:	b480      	push	{r7}
 80018da:	b085      	sub	sp, #20
 80018dc:	af00      	add	r7, sp, #0
 80018de:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM1) {
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	4a13      	ldr	r2, [pc, #76]	@ (8001934 <HAL_TIM_IC_CaptureCallback+0x5c>)
 80018e6:	4293      	cmp	r3, r2
 80018e8:	d11e      	bne.n	8001928 <HAL_TIM_IC_CaptureCallback+0x50>
    	uint16_t enc_count = __HAL_TIM_GET_COUNTER(htim) / 4;
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	681b      	ldr	r3, [r3, #0]
 80018ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80018f0:	089b      	lsrs	r3, r3, #2
 80018f2:	81fb      	strh	r3, [r7, #14]
    	st.sensor_current = (enum SensorScreen)(enc_count % SENSOR_SCREEN_COUNT);
 80018f4:	89fb      	ldrh	r3, [r7, #14]
 80018f6:	f003 0301 	and.w	r3, r3, #1
 80018fa:	b29b      	uxth	r3, r3
 80018fc:	b2da      	uxtb	r2, r3
 80018fe:	4b0e      	ldr	r3, [pc, #56]	@ (8001938 <HAL_TIM_IC_CaptureCallback+0x60>)
 8001900:	70da      	strb	r2, [r3, #3]
    	st.menu_current_ptr = (enum MenuScreen)(1 + (enc_count % (MENU_SCREEN_COUNT - 1)));
 8001902:	89fb      	ldrh	r3, [r7, #14]
 8001904:	b2db      	uxtb	r3, r3
 8001906:	f003 0303 	and.w	r3, r3, #3
 800190a:	b2db      	uxtb	r3, r3
 800190c:	3301      	adds	r3, #1
 800190e:	b2da      	uxtb	r2, r3
 8001910:	4b09      	ldr	r3, [pc, #36]	@ (8001938 <HAL_TIM_IC_CaptureCallback+0x60>)
 8001912:	709a      	strb	r2, [r3, #2]
    	st.battery_ptr = enc_count % BATERYS_NUM;
 8001914:	89fb      	ldrh	r3, [r7, #14]
 8001916:	b2db      	uxtb	r3, r3
 8001918:	f003 0301 	and.w	r3, r3, #1
 800191c:	b2da      	uxtb	r2, r3
 800191e:	4b06      	ldr	r3, [pc, #24]	@ (8001938 <HAL_TIM_IC_CaptureCallback+0x60>)
 8001920:	719a      	strb	r2, [r3, #6]

    	st.screen_clear = true;
 8001922:	4b05      	ldr	r3, [pc, #20]	@ (8001938 <HAL_TIM_IC_CaptureCallback+0x60>)
 8001924:	2201      	movs	r2, #1
 8001926:	739a      	strb	r2, [r3, #14]
    }
}
 8001928:	bf00      	nop
 800192a:	3714      	adds	r7, #20
 800192c:	46bd      	mov	sp, r7
 800192e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001932:	4770      	bx	lr
 8001934:	40010000 	.word	0x40010000
 8001938:	20000000 	.word	0x20000000

0800193c <HAL_TIM_PeriodElapsedCallback>:

// main loop sensor data
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 800193c:	b580      	push	{r7, lr}
 800193e:	b082      	sub	sp, #8
 8001940:	af00      	add	r7, sp, #0
 8001942:	6078      	str	r0, [r7, #4]
	if (htim == &htim4 && st.is_program_started == true){
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	4a0b      	ldr	r2, [pc, #44]	@ (8001974 <HAL_TIM_PeriodElapsedCallback+0x38>)
 8001948:	4293      	cmp	r3, r2
 800194a:	d10e      	bne.n	800196a <HAL_TIM_PeriodElapsedCallback+0x2e>
 800194c:	4b0a      	ldr	r3, [pc, #40]	@ (8001978 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 800194e:	7a9b      	ldrb	r3, [r3, #10]
 8001950:	2b00      	cmp	r3, #0
 8001952:	d00a      	beq.n	800196a <HAL_TIM_PeriodElapsedCallback+0x2e>
		if (st._interrupt_flag == true){
 8001954:	4b08      	ldr	r3, [pc, #32]	@ (8001978 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 8001956:	7a1b      	ldrb	r3, [r3, #8]
 8001958:	2b00      	cmp	r3, #0
 800195a:	d003      	beq.n	8001964 <HAL_TIM_PeriodElapsedCallback+0x28>
			printf("Flaga _interrupt_flag jest juz 1\r\n");
 800195c:	4807      	ldr	r0, [pc, #28]	@ (800197c <HAL_TIM_PeriodElapsedCallback+0x40>)
 800195e:	f012 fed5 	bl	801470c <puts>
		}
		else{
			st._interrupt_flag = true;
		}
	}
}
 8001962:	e002      	b.n	800196a <HAL_TIM_PeriodElapsedCallback+0x2e>
			st._interrupt_flag = true;
 8001964:	4b04      	ldr	r3, [pc, #16]	@ (8001978 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 8001966:	2201      	movs	r2, #1
 8001968:	721a      	strb	r2, [r3, #8]
}
 800196a:	bf00      	nop
 800196c:	3708      	adds	r7, #8
 800196e:	46bd      	mov	sp, r7
 8001970:	bd80      	pop	{r7, pc}
 8001972:	bf00      	nop
 8001974:	200026b4 	.word	0x200026b4
 8001978:	20000000 	.word	0x20000000
 800197c:	08018154 	.word	0x08018154

08001980 <HAL_GPIO_EXTI_Callback>:

// User Button
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8001980:	b580      	push	{r7, lr}
 8001982:	b084      	sub	sp, #16
 8001984:	af00      	add	r7, sp, #0
 8001986:	4603      	mov	r3, r0
 8001988:	80fb      	strh	r3, [r7, #6]
    static uint32_t last_press_time = 0;
    uint32_t now = HAL_GetTick();
 800198a:	f003 ff0b 	bl	80057a4 <HAL_GetTick>
 800198e:	60f8      	str	r0, [r7, #12]

    if (GPIO_Pin == enc_KEY_Pin) {
 8001990:	88fb      	ldrh	r3, [r7, #6]
 8001992:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001996:	d10e      	bne.n	80019b6 <HAL_GPIO_EXTI_Callback+0x36>
        // debounce
        if (now - last_press_time >= 150) {
 8001998:	4b09      	ldr	r3, [pc, #36]	@ (80019c0 <HAL_GPIO_EXTI_Callback+0x40>)
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	68fa      	ldr	r2, [r7, #12]
 800199e:	1ad3      	subs	r3, r2, r3
 80019a0:	2b95      	cmp	r3, #149	@ 0x95
 80019a2:	d908      	bls.n	80019b6 <HAL_GPIO_EXTI_Callback+0x36>
            st.is_enc_pressed = true;
 80019a4:	4b07      	ldr	r3, [pc, #28]	@ (80019c4 <HAL_GPIO_EXTI_Callback+0x44>)
 80019a6:	2201      	movs	r2, #1
 80019a8:	72da      	strb	r2, [r3, #11]
            st.screen_clear = true;
 80019aa:	4b06      	ldr	r3, [pc, #24]	@ (80019c4 <HAL_GPIO_EXTI_Callback+0x44>)
 80019ac:	2201      	movs	r2, #1
 80019ae:	739a      	strb	r2, [r3, #14]
            last_press_time = now;
 80019b0:	4a03      	ldr	r2, [pc, #12]	@ (80019c0 <HAL_GPIO_EXTI_Callback+0x40>)
 80019b2:	68fb      	ldr	r3, [r7, #12]
 80019b4:	6013      	str	r3, [r2, #0]
        }
    }
}
 80019b6:	bf00      	nop
 80019b8:	3710      	adds	r7, #16
 80019ba:	46bd      	mov	sp, r7
 80019bc:	bd80      	pop	{r7, pc}
 80019be:	bf00      	nop
 80019c0:	20002560 	.word	0x20002560
 80019c4:	20000000 	.word	0x20000000

080019c8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80019c8:	b480      	push	{r7}
 80019ca:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80019cc:	b672      	cpsid	i
}
 80019ce:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 80019d0:	bf00      	nop
 80019d2:	e7fd      	b.n	80019d0 <Error_Handler+0x8>

080019d4 <MX_SPI1_Init>:
SPI_HandleTypeDef hspi1;
DMA_HandleTypeDef hdma_spi1_tx;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 80019d4:	b580      	push	{r7, lr}
 80019d6:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 80019d8:	4b17      	ldr	r3, [pc, #92]	@ (8001a38 <MX_SPI1_Init+0x64>)
 80019da:	4a18      	ldr	r2, [pc, #96]	@ (8001a3c <MX_SPI1_Init+0x68>)
 80019dc:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80019de:	4b16      	ldr	r3, [pc, #88]	@ (8001a38 <MX_SPI1_Init+0x64>)
 80019e0:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80019e4:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80019e6:	4b14      	ldr	r3, [pc, #80]	@ (8001a38 <MX_SPI1_Init+0x64>)
 80019e8:	2200      	movs	r2, #0
 80019ea:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80019ec:	4b12      	ldr	r3, [pc, #72]	@ (8001a38 <MX_SPI1_Init+0x64>)
 80019ee:	2200      	movs	r2, #0
 80019f0:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80019f2:	4b11      	ldr	r3, [pc, #68]	@ (8001a38 <MX_SPI1_Init+0x64>)
 80019f4:	2200      	movs	r2, #0
 80019f6:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80019f8:	4b0f      	ldr	r3, [pc, #60]	@ (8001a38 <MX_SPI1_Init+0x64>)
 80019fa:	2200      	movs	r2, #0
 80019fc:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80019fe:	4b0e      	ldr	r3, [pc, #56]	@ (8001a38 <MX_SPI1_Init+0x64>)
 8001a00:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001a04:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8001a06:	4b0c      	ldr	r3, [pc, #48]	@ (8001a38 <MX_SPI1_Init+0x64>)
 8001a08:	2210      	movs	r2, #16
 8001a0a:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001a0c:	4b0a      	ldr	r3, [pc, #40]	@ (8001a38 <MX_SPI1_Init+0x64>)
 8001a0e:	2200      	movs	r2, #0
 8001a10:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001a12:	4b09      	ldr	r3, [pc, #36]	@ (8001a38 <MX_SPI1_Init+0x64>)
 8001a14:	2200      	movs	r2, #0
 8001a16:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001a18:	4b07      	ldr	r3, [pc, #28]	@ (8001a38 <MX_SPI1_Init+0x64>)
 8001a1a:	2200      	movs	r2, #0
 8001a1c:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001a1e:	4b06      	ldr	r3, [pc, #24]	@ (8001a38 <MX_SPI1_Init+0x64>)
 8001a20:	220a      	movs	r2, #10
 8001a22:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001a24:	4804      	ldr	r0, [pc, #16]	@ (8001a38 <MX_SPI1_Init+0x64>)
 8001a26:	f008 fce7 	bl	800a3f8 <HAL_SPI_Init>
 8001a2a:	4603      	mov	r3, r0
 8001a2c:	2b00      	cmp	r3, #0
 8001a2e:	d001      	beq.n	8001a34 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001a30:	f7ff ffca 	bl	80019c8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001a34:	bf00      	nop
 8001a36:	bd80      	pop	{r7, pc}
 8001a38:	20002564 	.word	0x20002564
 8001a3c:	40013000 	.word	0x40013000

08001a40 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001a40:	b580      	push	{r7, lr}
 8001a42:	b08a      	sub	sp, #40	@ 0x28
 8001a44:	af00      	add	r7, sp, #0
 8001a46:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a48:	f107 0314 	add.w	r3, r7, #20
 8001a4c:	2200      	movs	r2, #0
 8001a4e:	601a      	str	r2, [r3, #0]
 8001a50:	605a      	str	r2, [r3, #4]
 8001a52:	609a      	str	r2, [r3, #8]
 8001a54:	60da      	str	r2, [r3, #12]
 8001a56:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	4a34      	ldr	r2, [pc, #208]	@ (8001b30 <HAL_SPI_MspInit+0xf0>)
 8001a5e:	4293      	cmp	r3, r2
 8001a60:	d161      	bne.n	8001b26 <HAL_SPI_MspInit+0xe6>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001a62:	2300      	movs	r3, #0
 8001a64:	613b      	str	r3, [r7, #16]
 8001a66:	4b33      	ldr	r3, [pc, #204]	@ (8001b34 <HAL_SPI_MspInit+0xf4>)
 8001a68:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a6a:	4a32      	ldr	r2, [pc, #200]	@ (8001b34 <HAL_SPI_MspInit+0xf4>)
 8001a6c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001a70:	6453      	str	r3, [r2, #68]	@ 0x44
 8001a72:	4b30      	ldr	r3, [pc, #192]	@ (8001b34 <HAL_SPI_MspInit+0xf4>)
 8001a74:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a76:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001a7a:	613b      	str	r3, [r7, #16]
 8001a7c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a7e:	2300      	movs	r3, #0
 8001a80:	60fb      	str	r3, [r7, #12]
 8001a82:	4b2c      	ldr	r3, [pc, #176]	@ (8001b34 <HAL_SPI_MspInit+0xf4>)
 8001a84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a86:	4a2b      	ldr	r2, [pc, #172]	@ (8001b34 <HAL_SPI_MspInit+0xf4>)
 8001a88:	f043 0301 	orr.w	r3, r3, #1
 8001a8c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a8e:	4b29      	ldr	r3, [pc, #164]	@ (8001b34 <HAL_SPI_MspInit+0xf4>)
 8001a90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a92:	f003 0301 	and.w	r3, r3, #1
 8001a96:	60fb      	str	r3, [r7, #12]
 8001a98:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8001a9a:	23e0      	movs	r3, #224	@ 0xe0
 8001a9c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a9e:	2302      	movs	r3, #2
 8001aa0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001aa2:	2300      	movs	r3, #0
 8001aa4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001aa6:	2303      	movs	r3, #3
 8001aa8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001aaa:	2305      	movs	r3, #5
 8001aac:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001aae:	f107 0314 	add.w	r3, r7, #20
 8001ab2:	4619      	mov	r1, r3
 8001ab4:	4820      	ldr	r0, [pc, #128]	@ (8001b38 <HAL_SPI_MspInit+0xf8>)
 8001ab6:	f004 fe81 	bl	80067bc <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA2_Stream2;
 8001aba:	4b20      	ldr	r3, [pc, #128]	@ (8001b3c <HAL_SPI_MspInit+0xfc>)
 8001abc:	4a20      	ldr	r2, [pc, #128]	@ (8001b40 <HAL_SPI_MspInit+0x100>)
 8001abe:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Channel = DMA_CHANNEL_2;
 8001ac0:	4b1e      	ldr	r3, [pc, #120]	@ (8001b3c <HAL_SPI_MspInit+0xfc>)
 8001ac2:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8001ac6:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001ac8:	4b1c      	ldr	r3, [pc, #112]	@ (8001b3c <HAL_SPI_MspInit+0xfc>)
 8001aca:	2240      	movs	r2, #64	@ 0x40
 8001acc:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001ace:	4b1b      	ldr	r3, [pc, #108]	@ (8001b3c <HAL_SPI_MspInit+0xfc>)
 8001ad0:	2200      	movs	r2, #0
 8001ad2:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001ad4:	4b19      	ldr	r3, [pc, #100]	@ (8001b3c <HAL_SPI_MspInit+0xfc>)
 8001ad6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001ada:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001adc:	4b17      	ldr	r3, [pc, #92]	@ (8001b3c <HAL_SPI_MspInit+0xfc>)
 8001ade:	2200      	movs	r2, #0
 8001ae0:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001ae2:	4b16      	ldr	r3, [pc, #88]	@ (8001b3c <HAL_SPI_MspInit+0xfc>)
 8001ae4:	2200      	movs	r2, #0
 8001ae6:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 8001ae8:	4b14      	ldr	r3, [pc, #80]	@ (8001b3c <HAL_SPI_MspInit+0xfc>)
 8001aea:	2200      	movs	r2, #0
 8001aec:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001aee:	4b13      	ldr	r3, [pc, #76]	@ (8001b3c <HAL_SPI_MspInit+0xfc>)
 8001af0:	2200      	movs	r2, #0
 8001af2:	621a      	str	r2, [r3, #32]
    hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001af4:	4b11      	ldr	r3, [pc, #68]	@ (8001b3c <HAL_SPI_MspInit+0xfc>)
 8001af6:	2200      	movs	r2, #0
 8001af8:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8001afa:	4810      	ldr	r0, [pc, #64]	@ (8001b3c <HAL_SPI_MspInit+0xfc>)
 8001afc:	f004 fb52 	bl	80061a4 <HAL_DMA_Init>
 8001b00:	4603      	mov	r3, r0
 8001b02:	2b00      	cmp	r3, #0
 8001b04:	d001      	beq.n	8001b0a <HAL_SPI_MspInit+0xca>
    {
      Error_Handler();
 8001b06:	f7ff ff5f 	bl	80019c8 <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi1_tx);
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	4a0b      	ldr	r2, [pc, #44]	@ (8001b3c <HAL_SPI_MspInit+0xfc>)
 8001b0e:	649a      	str	r2, [r3, #72]	@ 0x48
 8001b10:	4a0a      	ldr	r2, [pc, #40]	@ (8001b3c <HAL_SPI_MspInit+0xfc>)
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 8001b16:	2200      	movs	r2, #0
 8001b18:	2100      	movs	r1, #0
 8001b1a:	2023      	movs	r0, #35	@ 0x23
 8001b1c:	f004 fb0b 	bl	8006136 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8001b20:	2023      	movs	r0, #35	@ 0x23
 8001b22:	f004 fb24 	bl	800616e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8001b26:	bf00      	nop
 8001b28:	3728      	adds	r7, #40	@ 0x28
 8001b2a:	46bd      	mov	sp, r7
 8001b2c:	bd80      	pop	{r7, pc}
 8001b2e:	bf00      	nop
 8001b30:	40013000 	.word	0x40013000
 8001b34:	40023800 	.word	0x40023800
 8001b38:	40020000 	.word	0x40020000
 8001b3c:	200025bc 	.word	0x200025bc
 8001b40:	40026440 	.word	0x40026440

08001b44 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001b44:	b480      	push	{r7}
 8001b46:	b083      	sub	sp, #12
 8001b48:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001b4a:	2300      	movs	r3, #0
 8001b4c:	607b      	str	r3, [r7, #4]
 8001b4e:	4b10      	ldr	r3, [pc, #64]	@ (8001b90 <HAL_MspInit+0x4c>)
 8001b50:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b52:	4a0f      	ldr	r2, [pc, #60]	@ (8001b90 <HAL_MspInit+0x4c>)
 8001b54:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001b58:	6453      	str	r3, [r2, #68]	@ 0x44
 8001b5a:	4b0d      	ldr	r3, [pc, #52]	@ (8001b90 <HAL_MspInit+0x4c>)
 8001b5c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b5e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001b62:	607b      	str	r3, [r7, #4]
 8001b64:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001b66:	2300      	movs	r3, #0
 8001b68:	603b      	str	r3, [r7, #0]
 8001b6a:	4b09      	ldr	r3, [pc, #36]	@ (8001b90 <HAL_MspInit+0x4c>)
 8001b6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b6e:	4a08      	ldr	r2, [pc, #32]	@ (8001b90 <HAL_MspInit+0x4c>)
 8001b70:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001b74:	6413      	str	r3, [r2, #64]	@ 0x40
 8001b76:	4b06      	ldr	r3, [pc, #24]	@ (8001b90 <HAL_MspInit+0x4c>)
 8001b78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b7a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001b7e:	603b      	str	r3, [r7, #0]
 8001b80:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001b82:	bf00      	nop
 8001b84:	370c      	adds	r7, #12
 8001b86:	46bd      	mov	sp, r7
 8001b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b8c:	4770      	bx	lr
 8001b8e:	bf00      	nop
 8001b90:	40023800 	.word	0x40023800

08001b94 <SDTimer_Handler>:
/* USER CODE BEGIN 0 */
volatile uint8_t FatFsCnt = 0;
volatile uint8_t Timer1, Timer2;

void SDTimer_Handler(void)
{
 8001b94:	b480      	push	{r7}
 8001b96:	af00      	add	r7, sp, #0
	if (Timer1 > 0)
 8001b98:	4b0e      	ldr	r3, [pc, #56]	@ (8001bd4 <SDTimer_Handler+0x40>)
 8001b9a:	781b      	ldrb	r3, [r3, #0]
 8001b9c:	b2db      	uxtb	r3, r3
 8001b9e:	2b00      	cmp	r3, #0
 8001ba0:	d006      	beq.n	8001bb0 <SDTimer_Handler+0x1c>
	{
		Timer1--;
 8001ba2:	4b0c      	ldr	r3, [pc, #48]	@ (8001bd4 <SDTimer_Handler+0x40>)
 8001ba4:	781b      	ldrb	r3, [r3, #0]
 8001ba6:	b2db      	uxtb	r3, r3
 8001ba8:	3b01      	subs	r3, #1
 8001baa:	b2da      	uxtb	r2, r3
 8001bac:	4b09      	ldr	r3, [pc, #36]	@ (8001bd4 <SDTimer_Handler+0x40>)
 8001bae:	701a      	strb	r2, [r3, #0]
	}
	if (Timer2 > 0)
 8001bb0:	4b09      	ldr	r3, [pc, #36]	@ (8001bd8 <SDTimer_Handler+0x44>)
 8001bb2:	781b      	ldrb	r3, [r3, #0]
 8001bb4:	b2db      	uxtb	r3, r3
 8001bb6:	2b00      	cmp	r3, #0
 8001bb8:	d006      	beq.n	8001bc8 <SDTimer_Handler+0x34>
	{
		Timer2--;
 8001bba:	4b07      	ldr	r3, [pc, #28]	@ (8001bd8 <SDTimer_Handler+0x44>)
 8001bbc:	781b      	ldrb	r3, [r3, #0]
 8001bbe:	b2db      	uxtb	r3, r3
 8001bc0:	3b01      	subs	r3, #1
 8001bc2:	b2da      	uxtb	r2, r3
 8001bc4:	4b04      	ldr	r3, [pc, #16]	@ (8001bd8 <SDTimer_Handler+0x44>)
 8001bc6:	701a      	strb	r2, [r3, #0]
	}
}
 8001bc8:	bf00      	nop
 8001bca:	46bd      	mov	sp, r7
 8001bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bd0:	4770      	bx	lr
 8001bd2:	bf00      	nop
 8001bd4:	2000261d 	.word	0x2000261d
 8001bd8:	2000261e 	.word	0x2000261e

08001bdc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001bdc:	b480      	push	{r7}
 8001bde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001be0:	bf00      	nop
 8001be2:	e7fd      	b.n	8001be0 <NMI_Handler+0x4>

08001be4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001be4:	b480      	push	{r7}
 8001be6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001be8:	bf00      	nop
 8001bea:	e7fd      	b.n	8001be8 <HardFault_Handler+0x4>

08001bec <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001bec:	b480      	push	{r7}
 8001bee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001bf0:	bf00      	nop
 8001bf2:	e7fd      	b.n	8001bf0 <MemManage_Handler+0x4>

08001bf4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001bf4:	b480      	push	{r7}
 8001bf6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001bf8:	bf00      	nop
 8001bfa:	e7fd      	b.n	8001bf8 <BusFault_Handler+0x4>

08001bfc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001bfc:	b480      	push	{r7}
 8001bfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001c00:	bf00      	nop
 8001c02:	e7fd      	b.n	8001c00 <UsageFault_Handler+0x4>

08001c04 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001c04:	b480      	push	{r7}
 8001c06:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001c08:	bf00      	nop
 8001c0a:	46bd      	mov	sp, r7
 8001c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c10:	4770      	bx	lr

08001c12 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001c12:	b480      	push	{r7}
 8001c14:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001c16:	bf00      	nop
 8001c18:	46bd      	mov	sp, r7
 8001c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c1e:	4770      	bx	lr

08001c20 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001c20:	b480      	push	{r7}
 8001c22:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001c24:	bf00      	nop
 8001c26:	46bd      	mov	sp, r7
 8001c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c2c:	4770      	bx	lr
	...

08001c30 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001c30:	b580      	push	{r7, lr}
 8001c32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */
	FatFsCnt++;
 8001c34:	4b0a      	ldr	r3, [pc, #40]	@ (8001c60 <SysTick_Handler+0x30>)
 8001c36:	781b      	ldrb	r3, [r3, #0]
 8001c38:	b2db      	uxtb	r3, r3
 8001c3a:	3301      	adds	r3, #1
 8001c3c:	b2da      	uxtb	r2, r3
 8001c3e:	4b08      	ldr	r3, [pc, #32]	@ (8001c60 <SysTick_Handler+0x30>)
 8001c40:	701a      	strb	r2, [r3, #0]
	if (FatFsCnt >= 10)
 8001c42:	4b07      	ldr	r3, [pc, #28]	@ (8001c60 <SysTick_Handler+0x30>)
 8001c44:	781b      	ldrb	r3, [r3, #0]
 8001c46:	b2db      	uxtb	r3, r3
 8001c48:	2b09      	cmp	r3, #9
 8001c4a:	d904      	bls.n	8001c56 <SysTick_Handler+0x26>
	{
		FatFsCnt = 0;
 8001c4c:	4b04      	ldr	r3, [pc, #16]	@ (8001c60 <SysTick_Handler+0x30>)
 8001c4e:	2200      	movs	r2, #0
 8001c50:	701a      	strb	r2, [r3, #0]
		SDTimer_Handler();
 8001c52:	f7ff ff9f 	bl	8001b94 <SDTimer_Handler>
	}

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001c56:	f003 fd91 	bl	800577c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001c5a:	bf00      	nop
 8001c5c:	bd80      	pop	{r7, pc}
 8001c5e:	bf00      	nop
 8001c60:	2000261c 	.word	0x2000261c

08001c64 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8001c64:	b580      	push	{r7, lr}
 8001c66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(KEY_Pin);
 8001c68:	2001      	movs	r0, #1
 8001c6a:	f004 ff45 	bl	8006af8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8001c6e:	bf00      	nop
 8001c70:	bd80      	pop	{r7, pc}
	...

08001c74 <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 8001c74:	b580      	push	{r7, lr}
 8001c76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001c78:	4802      	ldr	r0, [pc, #8]	@ (8001c84 <TIM1_CC_IRQHandler+0x10>)
 8001c7a:	f009 fc4b 	bl	800b514 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 8001c7e:	bf00      	nop
 8001c80:	bd80      	pop	{r7, pc}
 8001c82:	bf00      	nop
 8001c84:	20002624 	.word	0x20002624

08001c88 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8001c88:	b580      	push	{r7, lr}
 8001c8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8001c8c:	4802      	ldr	r0, [pc, #8]	@ (8001c98 <TIM4_IRQHandler+0x10>)
 8001c8e:	f009 fc41 	bl	800b514 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8001c92:	bf00      	nop
 8001c94:	bd80      	pop	{r7, pc}
 8001c96:	bf00      	nop
 8001c98:	200026b4 	.word	0x200026b4

08001c9c <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8001c9c:	b580      	push	{r7, lr}
 8001c9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8001ca0:	4802      	ldr	r0, [pc, #8]	@ (8001cac <SPI1_IRQHandler+0x10>)
 8001ca2:	f008 ff1f 	bl	800aae4 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 8001ca6:	bf00      	nop
 8001ca8:	bd80      	pop	{r7, pc}
 8001caa:	bf00      	nop
 8001cac:	20002564 	.word	0x20002564

08001cb0 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001cb0:	b580      	push	{r7, lr}
 8001cb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(enc_KEY_Pin);
 8001cb4:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8001cb8:	f004 ff1e 	bl	8006af8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001cbc:	bf00      	nop
 8001cbe:	bd80      	pop	{r7, pc}

08001cc0 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8001cc0:	b580      	push	{r7, lr}
 8001cc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8001cc4:	4802      	ldr	r0, [pc, #8]	@ (8001cd0 <DMA2_Stream2_IRQHandler+0x10>)
 8001cc6:	f004 fb3d 	bl	8006344 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 8001cca:	bf00      	nop
 8001ccc:	bd80      	pop	{r7, pc}
 8001cce:	bf00      	nop
 8001cd0:	200025bc 	.word	0x200025bc

08001cd4 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8001cd4:	b580      	push	{r7, lr}
 8001cd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8001cd8:	4802      	ldr	r0, [pc, #8]	@ (8001ce4 <OTG_FS_IRQHandler+0x10>)
 8001cda:	f006 fe3b 	bl	8008954 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8001cde:	bf00      	nop
 8001ce0:	bd80      	pop	{r7, pc}
 8001ce2:	bf00      	nop
 8001ce4:	20004458 	.word	0x20004458

08001ce8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001ce8:	b480      	push	{r7}
 8001cea:	af00      	add	r7, sp, #0
  return 1;
 8001cec:	2301      	movs	r3, #1
}
 8001cee:	4618      	mov	r0, r3
 8001cf0:	46bd      	mov	sp, r7
 8001cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cf6:	4770      	bx	lr

08001cf8 <_kill>:

int _kill(int pid, int sig)
{
 8001cf8:	b580      	push	{r7, lr}
 8001cfa:	b082      	sub	sp, #8
 8001cfc:	af00      	add	r7, sp, #0
 8001cfe:	6078      	str	r0, [r7, #4]
 8001d00:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001d02:	f012 fe9d 	bl	8014a40 <__errno>
 8001d06:	4603      	mov	r3, r0
 8001d08:	2216      	movs	r2, #22
 8001d0a:	601a      	str	r2, [r3, #0]
  return -1;
 8001d0c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001d10:	4618      	mov	r0, r3
 8001d12:	3708      	adds	r7, #8
 8001d14:	46bd      	mov	sp, r7
 8001d16:	bd80      	pop	{r7, pc}

08001d18 <_exit>:

void _exit (int status)
{
 8001d18:	b580      	push	{r7, lr}
 8001d1a:	b082      	sub	sp, #8
 8001d1c:	af00      	add	r7, sp, #0
 8001d1e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001d20:	f04f 31ff 	mov.w	r1, #4294967295
 8001d24:	6878      	ldr	r0, [r7, #4]
 8001d26:	f7ff ffe7 	bl	8001cf8 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001d2a:	bf00      	nop
 8001d2c:	e7fd      	b.n	8001d2a <_exit+0x12>

08001d2e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001d2e:	b580      	push	{r7, lr}
 8001d30:	b086      	sub	sp, #24
 8001d32:	af00      	add	r7, sp, #0
 8001d34:	60f8      	str	r0, [r7, #12]
 8001d36:	60b9      	str	r1, [r7, #8]
 8001d38:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d3a:	2300      	movs	r3, #0
 8001d3c:	617b      	str	r3, [r7, #20]
 8001d3e:	e00a      	b.n	8001d56 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001d40:	f3af 8000 	nop.w
 8001d44:	4601      	mov	r1, r0
 8001d46:	68bb      	ldr	r3, [r7, #8]
 8001d48:	1c5a      	adds	r2, r3, #1
 8001d4a:	60ba      	str	r2, [r7, #8]
 8001d4c:	b2ca      	uxtb	r2, r1
 8001d4e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d50:	697b      	ldr	r3, [r7, #20]
 8001d52:	3301      	adds	r3, #1
 8001d54:	617b      	str	r3, [r7, #20]
 8001d56:	697a      	ldr	r2, [r7, #20]
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	429a      	cmp	r2, r3
 8001d5c:	dbf0      	blt.n	8001d40 <_read+0x12>
  }

  return len;
 8001d5e:	687b      	ldr	r3, [r7, #4]
}
 8001d60:	4618      	mov	r0, r3
 8001d62:	3718      	adds	r7, #24
 8001d64:	46bd      	mov	sp, r7
 8001d66:	bd80      	pop	{r7, pc}

08001d68 <_close>:
  }
  return len;
}

int _close(int file)
{
 8001d68:	b480      	push	{r7}
 8001d6a:	b083      	sub	sp, #12
 8001d6c:	af00      	add	r7, sp, #0
 8001d6e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001d70:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001d74:	4618      	mov	r0, r3
 8001d76:	370c      	adds	r7, #12
 8001d78:	46bd      	mov	sp, r7
 8001d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d7e:	4770      	bx	lr

08001d80 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001d80:	b480      	push	{r7}
 8001d82:	b083      	sub	sp, #12
 8001d84:	af00      	add	r7, sp, #0
 8001d86:	6078      	str	r0, [r7, #4]
 8001d88:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001d8a:	683b      	ldr	r3, [r7, #0]
 8001d8c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001d90:	605a      	str	r2, [r3, #4]
  return 0;
 8001d92:	2300      	movs	r3, #0
}
 8001d94:	4618      	mov	r0, r3
 8001d96:	370c      	adds	r7, #12
 8001d98:	46bd      	mov	sp, r7
 8001d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d9e:	4770      	bx	lr

08001da0 <_isatty>:

int _isatty(int file)
{
 8001da0:	b480      	push	{r7}
 8001da2:	b083      	sub	sp, #12
 8001da4:	af00      	add	r7, sp, #0
 8001da6:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001da8:	2301      	movs	r3, #1
}
 8001daa:	4618      	mov	r0, r3
 8001dac:	370c      	adds	r7, #12
 8001dae:	46bd      	mov	sp, r7
 8001db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001db4:	4770      	bx	lr

08001db6 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001db6:	b480      	push	{r7}
 8001db8:	b085      	sub	sp, #20
 8001dba:	af00      	add	r7, sp, #0
 8001dbc:	60f8      	str	r0, [r7, #12]
 8001dbe:	60b9      	str	r1, [r7, #8]
 8001dc0:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001dc2:	2300      	movs	r3, #0
}
 8001dc4:	4618      	mov	r0, r3
 8001dc6:	3714      	adds	r7, #20
 8001dc8:	46bd      	mov	sp, r7
 8001dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dce:	4770      	bx	lr

08001dd0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001dd0:	b580      	push	{r7, lr}
 8001dd2:	b086      	sub	sp, #24
 8001dd4:	af00      	add	r7, sp, #0
 8001dd6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001dd8:	4a14      	ldr	r2, [pc, #80]	@ (8001e2c <_sbrk+0x5c>)
 8001dda:	4b15      	ldr	r3, [pc, #84]	@ (8001e30 <_sbrk+0x60>)
 8001ddc:	1ad3      	subs	r3, r2, r3
 8001dde:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001de0:	697b      	ldr	r3, [r7, #20]
 8001de2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001de4:	4b13      	ldr	r3, [pc, #76]	@ (8001e34 <_sbrk+0x64>)
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	2b00      	cmp	r3, #0
 8001dea:	d102      	bne.n	8001df2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001dec:	4b11      	ldr	r3, [pc, #68]	@ (8001e34 <_sbrk+0x64>)
 8001dee:	4a12      	ldr	r2, [pc, #72]	@ (8001e38 <_sbrk+0x68>)
 8001df0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001df2:	4b10      	ldr	r3, [pc, #64]	@ (8001e34 <_sbrk+0x64>)
 8001df4:	681a      	ldr	r2, [r3, #0]
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	4413      	add	r3, r2
 8001dfa:	693a      	ldr	r2, [r7, #16]
 8001dfc:	429a      	cmp	r2, r3
 8001dfe:	d207      	bcs.n	8001e10 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001e00:	f012 fe1e 	bl	8014a40 <__errno>
 8001e04:	4603      	mov	r3, r0
 8001e06:	220c      	movs	r2, #12
 8001e08:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001e0a:	f04f 33ff 	mov.w	r3, #4294967295
 8001e0e:	e009      	b.n	8001e24 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001e10:	4b08      	ldr	r3, [pc, #32]	@ (8001e34 <_sbrk+0x64>)
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001e16:	4b07      	ldr	r3, [pc, #28]	@ (8001e34 <_sbrk+0x64>)
 8001e18:	681a      	ldr	r2, [r3, #0]
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	4413      	add	r3, r2
 8001e1e:	4a05      	ldr	r2, [pc, #20]	@ (8001e34 <_sbrk+0x64>)
 8001e20:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001e22:	68fb      	ldr	r3, [r7, #12]
}
 8001e24:	4618      	mov	r0, r3
 8001e26:	3718      	adds	r7, #24
 8001e28:	46bd      	mov	sp, r7
 8001e2a:	bd80      	pop	{r7, pc}
 8001e2c:	20020000 	.word	0x20020000
 8001e30:	00000400 	.word	0x00000400
 8001e34:	20002620 	.word	0x20002620
 8001e38:	20004ca8 	.word	0x20004ca8

08001e3c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001e3c:	b480      	push	{r7}
 8001e3e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001e40:	4b06      	ldr	r3, [pc, #24]	@ (8001e5c <SystemInit+0x20>)
 8001e42:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001e46:	4a05      	ldr	r2, [pc, #20]	@ (8001e5c <SystemInit+0x20>)
 8001e48:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001e4c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001e50:	bf00      	nop
 8001e52:	46bd      	mov	sp, r7
 8001e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e58:	4770      	bx	lr
 8001e5a:	bf00      	nop
 8001e5c:	e000ed00 	.word	0xe000ed00

08001e60 <MX_TIM1_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim4;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001e60:	b580      	push	{r7, lr}
 8001e62:	b08c      	sub	sp, #48	@ 0x30
 8001e64:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001e66:	f107 030c 	add.w	r3, r7, #12
 8001e6a:	2224      	movs	r2, #36	@ 0x24
 8001e6c:	2100      	movs	r1, #0
 8001e6e:	4618      	mov	r0, r3
 8001e70:	f012 fd84 	bl	801497c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001e74:	1d3b      	adds	r3, r7, #4
 8001e76:	2200      	movs	r2, #0
 8001e78:	601a      	str	r2, [r3, #0]
 8001e7a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001e7c:	4b22      	ldr	r3, [pc, #136]	@ (8001f08 <MX_TIM1_Init+0xa8>)
 8001e7e:	4a23      	ldr	r2, [pc, #140]	@ (8001f0c <MX_TIM1_Init+0xac>)
 8001e80:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8001e82:	4b21      	ldr	r3, [pc, #132]	@ (8001f08 <MX_TIM1_Init+0xa8>)
 8001e84:	2200      	movs	r2, #0
 8001e86:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e88:	4b1f      	ldr	r3, [pc, #124]	@ (8001f08 <MX_TIM1_Init+0xa8>)
 8001e8a:	2200      	movs	r2, #0
 8001e8c:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8001e8e:	4b1e      	ldr	r3, [pc, #120]	@ (8001f08 <MX_TIM1_Init+0xa8>)
 8001e90:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001e94:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001e96:	4b1c      	ldr	r3, [pc, #112]	@ (8001f08 <MX_TIM1_Init+0xa8>)
 8001e98:	2200      	movs	r2, #0
 8001e9a:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001e9c:	4b1a      	ldr	r3, [pc, #104]	@ (8001f08 <MX_TIM1_Init+0xa8>)
 8001e9e:	2200      	movs	r2, #0
 8001ea0:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001ea2:	4b19      	ldr	r3, [pc, #100]	@ (8001f08 <MX_TIM1_Init+0xa8>)
 8001ea4:	2200      	movs	r2, #0
 8001ea6:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001ea8:	2303      	movs	r3, #3
 8001eaa:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_FALLING;
 8001eac:	2302      	movs	r3, #2
 8001eae:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001eb0:	2301      	movs	r3, #1
 8001eb2:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001eb4:	2300      	movs	r3, #0
 8001eb6:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001eb8:	2300      	movs	r3, #0
 8001eba:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_FALLING;
 8001ebc:	2302      	movs	r3, #2
 8001ebe:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001ec0:	2301      	movs	r3, #1
 8001ec2:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001ec4:	2300      	movs	r3, #0
 8001ec6:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8001ec8:	2300      	movs	r3, #0
 8001eca:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 8001ecc:	f107 030c 	add.w	r3, r7, #12
 8001ed0:	4619      	mov	r1, r3
 8001ed2:	480d      	ldr	r0, [pc, #52]	@ (8001f08 <MX_TIM1_Init+0xa8>)
 8001ed4:	f009 f9ca 	bl	800b26c <HAL_TIM_Encoder_Init>
 8001ed8:	4603      	mov	r3, r0
 8001eda:	2b00      	cmp	r3, #0
 8001edc:	d001      	beq.n	8001ee2 <MX_TIM1_Init+0x82>
  {
    Error_Handler();
 8001ede:	f7ff fd73 	bl	80019c8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001ee2:	2300      	movs	r3, #0
 8001ee4:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001ee6:	2300      	movs	r3, #0
 8001ee8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001eea:	1d3b      	adds	r3, r7, #4
 8001eec:	4619      	mov	r1, r3
 8001eee:	4806      	ldr	r0, [pc, #24]	@ (8001f08 <MX_TIM1_Init+0xa8>)
 8001ef0:	f00a f87a 	bl	800bfe8 <HAL_TIMEx_MasterConfigSynchronization>
 8001ef4:	4603      	mov	r3, r0
 8001ef6:	2b00      	cmp	r3, #0
 8001ef8:	d001      	beq.n	8001efe <MX_TIM1_Init+0x9e>
  {
    Error_Handler();
 8001efa:	f7ff fd65 	bl	80019c8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8001efe:	bf00      	nop
 8001f00:	3730      	adds	r7, #48	@ 0x30
 8001f02:	46bd      	mov	sp, r7
 8001f04:	bd80      	pop	{r7, pc}
 8001f06:	bf00      	nop
 8001f08:	20002624 	.word	0x20002624
 8001f0c:	40010000 	.word	0x40010000

08001f10 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001f10:	b580      	push	{r7, lr}
 8001f12:	b08e      	sub	sp, #56	@ 0x38
 8001f14:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001f16:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001f1a:	2200      	movs	r2, #0
 8001f1c:	601a      	str	r2, [r3, #0]
 8001f1e:	605a      	str	r2, [r3, #4]
 8001f20:	609a      	str	r2, [r3, #8]
 8001f22:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001f24:	f107 0320 	add.w	r3, r7, #32
 8001f28:	2200      	movs	r2, #0
 8001f2a:	601a      	str	r2, [r3, #0]
 8001f2c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001f2e:	1d3b      	adds	r3, r7, #4
 8001f30:	2200      	movs	r2, #0
 8001f32:	601a      	str	r2, [r3, #0]
 8001f34:	605a      	str	r2, [r3, #4]
 8001f36:	609a      	str	r2, [r3, #8]
 8001f38:	60da      	str	r2, [r3, #12]
 8001f3a:	611a      	str	r2, [r3, #16]
 8001f3c:	615a      	str	r2, [r3, #20]
 8001f3e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001f40:	4b2c      	ldr	r3, [pc, #176]	@ (8001ff4 <MX_TIM3_Init+0xe4>)
 8001f42:	4a2d      	ldr	r2, [pc, #180]	@ (8001ff8 <MX_TIM3_Init+0xe8>)
 8001f44:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 71;
 8001f46:	4b2b      	ldr	r3, [pc, #172]	@ (8001ff4 <MX_TIM3_Init+0xe4>)
 8001f48:	2247      	movs	r2, #71	@ 0x47
 8001f4a:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001f4c:	4b29      	ldr	r3, [pc, #164]	@ (8001ff4 <MX_TIM3_Init+0xe4>)
 8001f4e:	2200      	movs	r2, #0
 8001f50:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 499;
 8001f52:	4b28      	ldr	r3, [pc, #160]	@ (8001ff4 <MX_TIM3_Init+0xe4>)
 8001f54:	f240 12f3 	movw	r2, #499	@ 0x1f3
 8001f58:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001f5a:	4b26      	ldr	r3, [pc, #152]	@ (8001ff4 <MX_TIM3_Init+0xe4>)
 8001f5c:	2200      	movs	r2, #0
 8001f5e:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001f60:	4b24      	ldr	r3, [pc, #144]	@ (8001ff4 <MX_TIM3_Init+0xe4>)
 8001f62:	2200      	movs	r2, #0
 8001f64:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001f66:	4823      	ldr	r0, [pc, #140]	@ (8001ff4 <MX_TIM3_Init+0xe4>)
 8001f68:	f008 ffc4 	bl	800aef4 <HAL_TIM_Base_Init>
 8001f6c:	4603      	mov	r3, r0
 8001f6e:	2b00      	cmp	r3, #0
 8001f70:	d001      	beq.n	8001f76 <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 8001f72:	f7ff fd29 	bl	80019c8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001f76:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001f7a:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001f7c:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001f80:	4619      	mov	r1, r3
 8001f82:	481c      	ldr	r0, [pc, #112]	@ (8001ff4 <MX_TIM3_Init+0xe4>)
 8001f84:	f009 fc78 	bl	800b878 <HAL_TIM_ConfigClockSource>
 8001f88:	4603      	mov	r3, r0
 8001f8a:	2b00      	cmp	r3, #0
 8001f8c:	d001      	beq.n	8001f92 <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 8001f8e:	f7ff fd1b 	bl	80019c8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001f92:	4818      	ldr	r0, [pc, #96]	@ (8001ff4 <MX_TIM3_Init+0xe4>)
 8001f94:	f009 f860 	bl	800b058 <HAL_TIM_PWM_Init>
 8001f98:	4603      	mov	r3, r0
 8001f9a:	2b00      	cmp	r3, #0
 8001f9c:	d001      	beq.n	8001fa2 <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 8001f9e:	f7ff fd13 	bl	80019c8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001fa2:	2300      	movs	r3, #0
 8001fa4:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001fa6:	2300      	movs	r3, #0
 8001fa8:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001faa:	f107 0320 	add.w	r3, r7, #32
 8001fae:	4619      	mov	r1, r3
 8001fb0:	4810      	ldr	r0, [pc, #64]	@ (8001ff4 <MX_TIM3_Init+0xe4>)
 8001fb2:	f00a f819 	bl	800bfe8 <HAL_TIMEx_MasterConfigSynchronization>
 8001fb6:	4603      	mov	r3, r0
 8001fb8:	2b00      	cmp	r3, #0
 8001fba:	d001      	beq.n	8001fc0 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8001fbc:	f7ff fd04 	bl	80019c8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001fc0:	2360      	movs	r3, #96	@ 0x60
 8001fc2:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001fc4:	2300      	movs	r3, #0
 8001fc6:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001fc8:	2300      	movs	r3, #0
 8001fca:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001fcc:	2300      	movs	r3, #0
 8001fce:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001fd0:	1d3b      	adds	r3, r7, #4
 8001fd2:	2200      	movs	r2, #0
 8001fd4:	4619      	mov	r1, r3
 8001fd6:	4807      	ldr	r0, [pc, #28]	@ (8001ff4 <MX_TIM3_Init+0xe4>)
 8001fd8:	f009 fb8c 	bl	800b6f4 <HAL_TIM_PWM_ConfigChannel>
 8001fdc:	4603      	mov	r3, r0
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	d001      	beq.n	8001fe6 <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 8001fe2:	f7ff fcf1 	bl	80019c8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001fe6:	4803      	ldr	r0, [pc, #12]	@ (8001ff4 <MX_TIM3_Init+0xe4>)
 8001fe8:	f000 f8e4 	bl	80021b4 <HAL_TIM_MspPostInit>

}
 8001fec:	bf00      	nop
 8001fee:	3738      	adds	r7, #56	@ 0x38
 8001ff0:	46bd      	mov	sp, r7
 8001ff2:	bd80      	pop	{r7, pc}
 8001ff4:	2000266c 	.word	0x2000266c
 8001ff8:	40000400 	.word	0x40000400

08001ffc <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8001ffc:	b580      	push	{r7, lr}
 8001ffe:	b086      	sub	sp, #24
 8002000:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002002:	f107 0308 	add.w	r3, r7, #8
 8002006:	2200      	movs	r2, #0
 8002008:	601a      	str	r2, [r3, #0]
 800200a:	605a      	str	r2, [r3, #4]
 800200c:	609a      	str	r2, [r3, #8]
 800200e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002010:	463b      	mov	r3, r7
 8002012:	2200      	movs	r2, #0
 8002014:	601a      	str	r2, [r3, #0]
 8002016:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8002018:	4b1d      	ldr	r3, [pc, #116]	@ (8002090 <MX_TIM4_Init+0x94>)
 800201a:	4a1e      	ldr	r2, [pc, #120]	@ (8002094 <MX_TIM4_Init+0x98>)
 800201c:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 7199;
 800201e:	4b1c      	ldr	r3, [pc, #112]	@ (8002090 <MX_TIM4_Init+0x94>)
 8002020:	f641 421f 	movw	r2, #7199	@ 0x1c1f
 8002024:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002026:	4b1a      	ldr	r3, [pc, #104]	@ (8002090 <MX_TIM4_Init+0x94>)
 8002028:	2200      	movs	r2, #0
 800202a:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 19999;
 800202c:	4b18      	ldr	r3, [pc, #96]	@ (8002090 <MX_TIM4_Init+0x94>)
 800202e:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 8002032:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002034:	4b16      	ldr	r3, [pc, #88]	@ (8002090 <MX_TIM4_Init+0x94>)
 8002036:	2200      	movs	r2, #0
 8002038:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800203a:	4b15      	ldr	r3, [pc, #84]	@ (8002090 <MX_TIM4_Init+0x94>)
 800203c:	2200      	movs	r2, #0
 800203e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8002040:	4813      	ldr	r0, [pc, #76]	@ (8002090 <MX_TIM4_Init+0x94>)
 8002042:	f008 ff57 	bl	800aef4 <HAL_TIM_Base_Init>
 8002046:	4603      	mov	r3, r0
 8002048:	2b00      	cmp	r3, #0
 800204a:	d001      	beq.n	8002050 <MX_TIM4_Init+0x54>
  {
    Error_Handler();
 800204c:	f7ff fcbc 	bl	80019c8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002050:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002054:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8002056:	f107 0308 	add.w	r3, r7, #8
 800205a:	4619      	mov	r1, r3
 800205c:	480c      	ldr	r0, [pc, #48]	@ (8002090 <MX_TIM4_Init+0x94>)
 800205e:	f009 fc0b 	bl	800b878 <HAL_TIM_ConfigClockSource>
 8002062:	4603      	mov	r3, r0
 8002064:	2b00      	cmp	r3, #0
 8002066:	d001      	beq.n	800206c <MX_TIM4_Init+0x70>
  {
    Error_Handler();
 8002068:	f7ff fcae 	bl	80019c8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800206c:	2300      	movs	r3, #0
 800206e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002070:	2300      	movs	r3, #0
 8002072:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8002074:	463b      	mov	r3, r7
 8002076:	4619      	mov	r1, r3
 8002078:	4805      	ldr	r0, [pc, #20]	@ (8002090 <MX_TIM4_Init+0x94>)
 800207a:	f009 ffb5 	bl	800bfe8 <HAL_TIMEx_MasterConfigSynchronization>
 800207e:	4603      	mov	r3, r0
 8002080:	2b00      	cmp	r3, #0
 8002082:	d001      	beq.n	8002088 <MX_TIM4_Init+0x8c>
  {
    Error_Handler();
 8002084:	f7ff fca0 	bl	80019c8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8002088:	bf00      	nop
 800208a:	3718      	adds	r7, #24
 800208c:	46bd      	mov	sp, r7
 800208e:	bd80      	pop	{r7, pc}
 8002090:	200026b4 	.word	0x200026b4
 8002094:	40000800 	.word	0x40000800

08002098 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8002098:	b580      	push	{r7, lr}
 800209a:	b08a      	sub	sp, #40	@ 0x28
 800209c:	af00      	add	r7, sp, #0
 800209e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020a0:	f107 0314 	add.w	r3, r7, #20
 80020a4:	2200      	movs	r2, #0
 80020a6:	601a      	str	r2, [r3, #0]
 80020a8:	605a      	str	r2, [r3, #4]
 80020aa:	609a      	str	r2, [r3, #8]
 80020ac:	60da      	str	r2, [r3, #12]
 80020ae:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM1)
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	4a1d      	ldr	r2, [pc, #116]	@ (800212c <HAL_TIM_Encoder_MspInit+0x94>)
 80020b6:	4293      	cmp	r3, r2
 80020b8:	d134      	bne.n	8002124 <HAL_TIM_Encoder_MspInit+0x8c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80020ba:	2300      	movs	r3, #0
 80020bc:	613b      	str	r3, [r7, #16]
 80020be:	4b1c      	ldr	r3, [pc, #112]	@ (8002130 <HAL_TIM_Encoder_MspInit+0x98>)
 80020c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020c2:	4a1b      	ldr	r2, [pc, #108]	@ (8002130 <HAL_TIM_Encoder_MspInit+0x98>)
 80020c4:	f043 0301 	orr.w	r3, r3, #1
 80020c8:	6453      	str	r3, [r2, #68]	@ 0x44
 80020ca:	4b19      	ldr	r3, [pc, #100]	@ (8002130 <HAL_TIM_Encoder_MspInit+0x98>)
 80020cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020ce:	f003 0301 	and.w	r3, r3, #1
 80020d2:	613b      	str	r3, [r7, #16]
 80020d4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80020d6:	2300      	movs	r3, #0
 80020d8:	60fb      	str	r3, [r7, #12]
 80020da:	4b15      	ldr	r3, [pc, #84]	@ (8002130 <HAL_TIM_Encoder_MspInit+0x98>)
 80020dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020de:	4a14      	ldr	r2, [pc, #80]	@ (8002130 <HAL_TIM_Encoder_MspInit+0x98>)
 80020e0:	f043 0301 	orr.w	r3, r3, #1
 80020e4:	6313      	str	r3, [r2, #48]	@ 0x30
 80020e6:	4b12      	ldr	r3, [pc, #72]	@ (8002130 <HAL_TIM_Encoder_MspInit+0x98>)
 80020e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020ea:	f003 0301 	and.w	r3, r3, #1
 80020ee:	60fb      	str	r3, [r7, #12]
 80020f0:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80020f2:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80020f6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020f8:	2302      	movs	r3, #2
 80020fa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020fc:	2300      	movs	r3, #0
 80020fe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002100:	2300      	movs	r3, #0
 8002102:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8002104:	2301      	movs	r3, #1
 8002106:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002108:	f107 0314 	add.w	r3, r7, #20
 800210c:	4619      	mov	r1, r3
 800210e:	4809      	ldr	r0, [pc, #36]	@ (8002134 <HAL_TIM_Encoder_MspInit+0x9c>)
 8002110:	f004 fb54 	bl	80067bc <HAL_GPIO_Init>

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 8002114:	2200      	movs	r2, #0
 8002116:	2100      	movs	r1, #0
 8002118:	201b      	movs	r0, #27
 800211a:	f004 f80c 	bl	8006136 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 800211e:	201b      	movs	r0, #27
 8002120:	f004 f825 	bl	800616e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 8002124:	bf00      	nop
 8002126:	3728      	adds	r7, #40	@ 0x28
 8002128:	46bd      	mov	sp, r7
 800212a:	bd80      	pop	{r7, pc}
 800212c:	40010000 	.word	0x40010000
 8002130:	40023800 	.word	0x40023800
 8002134:	40020000 	.word	0x40020000

08002138 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002138:	b580      	push	{r7, lr}
 800213a:	b084      	sub	sp, #16
 800213c:	af00      	add	r7, sp, #0
 800213e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM3)
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	4a18      	ldr	r2, [pc, #96]	@ (80021a8 <HAL_TIM_Base_MspInit+0x70>)
 8002146:	4293      	cmp	r3, r2
 8002148:	d10e      	bne.n	8002168 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800214a:	2300      	movs	r3, #0
 800214c:	60fb      	str	r3, [r7, #12]
 800214e:	4b17      	ldr	r3, [pc, #92]	@ (80021ac <HAL_TIM_Base_MspInit+0x74>)
 8002150:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002152:	4a16      	ldr	r2, [pc, #88]	@ (80021ac <HAL_TIM_Base_MspInit+0x74>)
 8002154:	f043 0302 	orr.w	r3, r3, #2
 8002158:	6413      	str	r3, [r2, #64]	@ 0x40
 800215a:	4b14      	ldr	r3, [pc, #80]	@ (80021ac <HAL_TIM_Base_MspInit+0x74>)
 800215c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800215e:	f003 0302 	and.w	r3, r3, #2
 8002162:	60fb      	str	r3, [r7, #12]
 8002164:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 8002166:	e01a      	b.n	800219e <HAL_TIM_Base_MspInit+0x66>
  else if(tim_baseHandle->Instance==TIM4)
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	4a10      	ldr	r2, [pc, #64]	@ (80021b0 <HAL_TIM_Base_MspInit+0x78>)
 800216e:	4293      	cmp	r3, r2
 8002170:	d115      	bne.n	800219e <HAL_TIM_Base_MspInit+0x66>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002172:	2300      	movs	r3, #0
 8002174:	60bb      	str	r3, [r7, #8]
 8002176:	4b0d      	ldr	r3, [pc, #52]	@ (80021ac <HAL_TIM_Base_MspInit+0x74>)
 8002178:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800217a:	4a0c      	ldr	r2, [pc, #48]	@ (80021ac <HAL_TIM_Base_MspInit+0x74>)
 800217c:	f043 0304 	orr.w	r3, r3, #4
 8002180:	6413      	str	r3, [r2, #64]	@ 0x40
 8002182:	4b0a      	ldr	r3, [pc, #40]	@ (80021ac <HAL_TIM_Base_MspInit+0x74>)
 8002184:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002186:	f003 0304 	and.w	r3, r3, #4
 800218a:	60bb      	str	r3, [r7, #8]
 800218c:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 800218e:	2200      	movs	r2, #0
 8002190:	2100      	movs	r1, #0
 8002192:	201e      	movs	r0, #30
 8002194:	f003 ffcf 	bl	8006136 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8002198:	201e      	movs	r0, #30
 800219a:	f003 ffe8 	bl	800616e <HAL_NVIC_EnableIRQ>
}
 800219e:	bf00      	nop
 80021a0:	3710      	adds	r7, #16
 80021a2:	46bd      	mov	sp, r7
 80021a4:	bd80      	pop	{r7, pc}
 80021a6:	bf00      	nop
 80021a8:	40000400 	.word	0x40000400
 80021ac:	40023800 	.word	0x40023800
 80021b0:	40000800 	.word	0x40000800

080021b4 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80021b4:	b580      	push	{r7, lr}
 80021b6:	b088      	sub	sp, #32
 80021b8:	af00      	add	r7, sp, #0
 80021ba:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021bc:	f107 030c 	add.w	r3, r7, #12
 80021c0:	2200      	movs	r2, #0
 80021c2:	601a      	str	r2, [r3, #0]
 80021c4:	605a      	str	r2, [r3, #4]
 80021c6:	609a      	str	r2, [r3, #8]
 80021c8:	60da      	str	r2, [r3, #12]
 80021ca:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM3)
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	4a12      	ldr	r2, [pc, #72]	@ (800221c <HAL_TIM_MspPostInit+0x68>)
 80021d2:	4293      	cmp	r3, r2
 80021d4:	d11d      	bne.n	8002212 <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80021d6:	2300      	movs	r3, #0
 80021d8:	60bb      	str	r3, [r7, #8]
 80021da:	4b11      	ldr	r3, [pc, #68]	@ (8002220 <HAL_TIM_MspPostInit+0x6c>)
 80021dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021de:	4a10      	ldr	r2, [pc, #64]	@ (8002220 <HAL_TIM_MspPostInit+0x6c>)
 80021e0:	f043 0302 	orr.w	r3, r3, #2
 80021e4:	6313      	str	r3, [r2, #48]	@ 0x30
 80021e6:	4b0e      	ldr	r3, [pc, #56]	@ (8002220 <HAL_TIM_MspPostInit+0x6c>)
 80021e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021ea:	f003 0302 	and.w	r3, r3, #2
 80021ee:	60bb      	str	r3, [r7, #8]
 80021f0:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PB4     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80021f2:	2310      	movs	r3, #16
 80021f4:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021f6:	2302      	movs	r3, #2
 80021f8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021fa:	2300      	movs	r3, #0
 80021fc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021fe:	2300      	movs	r3, #0
 8002200:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002202:	2302      	movs	r3, #2
 8002204:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002206:	f107 030c 	add.w	r3, r7, #12
 800220a:	4619      	mov	r1, r3
 800220c:	4805      	ldr	r0, [pc, #20]	@ (8002224 <HAL_TIM_MspPostInit+0x70>)
 800220e:	f004 fad5 	bl	80067bc <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8002212:	bf00      	nop
 8002214:	3720      	adds	r7, #32
 8002216:	46bd      	mov	sp, r7
 8002218:	bd80      	pop	{r7, pc}
 800221a:	bf00      	nop
 800221c:	40000400 	.word	0x40000400
 8002220:	40023800 	.word	0x40023800
 8002224:	40020400 	.word	0x40020400

08002228 <OLED_manage>:
	action_menu_battery_type,
	action_menu_adc,
	action_menu_stop
};

void OLED_manage(struct state *st, struct sensors *s) {
 8002228:	b580      	push	{r7, lr}
 800222a:	b082      	sub	sp, #8
 800222c:	af00      	add	r7, sp, #0
 800222e:	6078      	str	r0, [r7, #4]
 8002230:	6039      	str	r1, [r7, #0]


	switch (st->current_screen_type) {
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	781b      	ldrb	r3, [r3, #0]
 8002236:	2b00      	cmp	r3, #0
 8002238:	d002      	beq.n	8002240 <OLED_manage+0x18>
 800223a:	2b01      	cmp	r3, #1
 800223c:	d026      	beq.n	800228c <OLED_manage+0x64>
	    if (st->sensor_current < sizeof(sensor_display)/sizeof(sensor_display[0])) {
	        sensor_display[st->sensor_current](s);
	    }
	    break;
	default:
		break;
 800223e:	e03f      	b.n	80022c0 <OLED_manage+0x98>
		if (st->is_enc_pressed || st->update_actions){
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	7adb      	ldrb	r3, [r3, #11]
 8002244:	2b00      	cmp	r3, #0
 8002246:	d103      	bne.n	8002250 <OLED_manage+0x28>
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	7b1b      	ldrb	r3, [r3, #12]
 800224c:	2b00      	cmp	r3, #0
 800224e:	d00a      	beq.n	8002266 <OLED_manage+0x3e>
			st->is_enc_pressed = false;
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	2200      	movs	r2, #0
 8002254:	72da      	strb	r2, [r3, #11]
			menu_actions[st->menu_current](st);
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	785b      	ldrb	r3, [r3, #1]
 800225a:	461a      	mov	r2, r3
 800225c:	4b1a      	ldr	r3, [pc, #104]	@ (80022c8 <OLED_manage+0xa0>)
 800225e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002262:	6878      	ldr	r0, [r7, #4]
 8002264:	4798      	blx	r3
		if (st->screen_clear == true){
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	7b9b      	ldrb	r3, [r3, #14]
 800226a:	2b00      	cmp	r3, #0
 800226c:	d025      	beq.n	80022ba <OLED_manage+0x92>
			st->screen_clear = false;
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	2200      	movs	r2, #0
 8002272:	739a      	strb	r2, [r3, #14]
			ST7735_FillScreenFast(ST7735_BLACK);
 8002274:	2000      	movs	r0, #0
 8002276:	f003 f9f4 	bl	8005662 <ST7735_FillScreenFast>
			menu_display[st->menu_current](st);
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	785b      	ldrb	r3, [r3, #1]
 800227e:	461a      	mov	r2, r3
 8002280:	4b12      	ldr	r3, [pc, #72]	@ (80022cc <OLED_manage+0xa4>)
 8002282:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002286:	6878      	ldr	r0, [r7, #4]
 8002288:	4798      	blx	r3
	    break;
 800228a:	e016      	b.n	80022ba <OLED_manage+0x92>
		if (st->screen_clear == true) {
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	7b9b      	ldrb	r3, [r3, #14]
 8002290:	2b00      	cmp	r3, #0
 8002292:	d005      	beq.n	80022a0 <OLED_manage+0x78>
			st->screen_clear = false;
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	2200      	movs	r2, #0
 8002298:	739a      	strb	r2, [r3, #14]
			ST7735_FillScreenFast(ST7735_BLACK);
 800229a:	2000      	movs	r0, #0
 800229c:	f003 f9e1 	bl	8005662 <ST7735_FillScreenFast>
	    if (st->sensor_current < sizeof(sensor_display)/sizeof(sensor_display[0])) {
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	78db      	ldrb	r3, [r3, #3]
 80022a4:	2b01      	cmp	r3, #1
 80022a6:	d80a      	bhi.n	80022be <OLED_manage+0x96>
	        sensor_display[st->sensor_current](s);
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	78db      	ldrb	r3, [r3, #3]
 80022ac:	461a      	mov	r2, r3
 80022ae:	4b08      	ldr	r3, [pc, #32]	@ (80022d0 <OLED_manage+0xa8>)
 80022b0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80022b4:	6838      	ldr	r0, [r7, #0]
 80022b6:	4798      	blx	r3
	    break;
 80022b8:	e001      	b.n	80022be <OLED_manage+0x96>
	    break;
 80022ba:	bf00      	nop
 80022bc:	e000      	b.n	80022c0 <OLED_manage+0x98>
	    break;
 80022be:	bf00      	nop
	}
}
 80022c0:	bf00      	nop
 80022c2:	3708      	adds	r7, #8
 80022c4:	46bd      	mov	sp, r7
 80022c6:	bd80      	pop	{r7, pc}
 80022c8:	20000048 	.word	0x20000048
 80022cc:	20000034 	.word	0x20000034
 80022d0:	2000002c 	.word	0x2000002c

080022d4 <display_sensor_first>:



void display_sensor_first(struct sensors *s) {
 80022d4:	b580      	push	{r7, lr}
 80022d6:	b0ae      	sub	sp, #184	@ 0xb8
 80022d8:	af04      	add	r7, sp, #16
 80022da:	6078      	str	r0, [r7, #4]
	char buffer[150];

	// Temperatura
	snprintf(buffer, sizeof(buffer), "Temp: %5.2f C ", s->BMP280temperature[0]);
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	4618      	mov	r0, r3
 80022e2:	f7fe f939 	bl	8000558 <__aeabi_f2d>
 80022e6:	4602      	mov	r2, r0
 80022e8:	460b      	mov	r3, r1
 80022ea:	f107 0008 	add.w	r0, r7, #8
 80022ee:	e9cd 2300 	strd	r2, r3, [sp]
 80022f2:	4a86      	ldr	r2, [pc, #536]	@ (800250c <display_sensor_first+0x238>)
 80022f4:	2196      	movs	r1, #150	@ 0x96
 80022f6:	f012 fa11 	bl	801471c <sniprintf>
	ST7735_WriteString(5, 5, buffer, Font_7x10, ST7735_WHITE, ST7735_BLACK);
 80022fa:	4b85      	ldr	r3, [pc, #532]	@ (8002510 <display_sensor_first+0x23c>)
 80022fc:	f107 0108 	add.w	r1, r7, #8
 8002300:	2200      	movs	r2, #0
 8002302:	9202      	str	r2, [sp, #8]
 8002304:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002308:	9201      	str	r2, [sp, #4]
 800230a:	685a      	ldr	r2, [r3, #4]
 800230c:	9200      	str	r2, [sp, #0]
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	460a      	mov	r2, r1
 8002312:	2105      	movs	r1, #5
 8002314:	2005      	movs	r0, #5
 8002316:	f003 f852 	bl	80053be <ST7735_WriteString>

	// Cinienie
	snprintf(buffer, sizeof(buffer), "Prs:  %6.4f bar", (float)s->BMP280pressure[0] / 100000.0f);
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	68db      	ldr	r3, [r3, #12]
 800231e:	ee07 3a90 	vmov	s15, r3
 8002322:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002326:	ed9f 7a7b 	vldr	s14, [pc, #492]	@ 8002514 <display_sensor_first+0x240>
 800232a:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800232e:	ee16 0a90 	vmov	r0, s13
 8002332:	f7fe f911 	bl	8000558 <__aeabi_f2d>
 8002336:	4602      	mov	r2, r0
 8002338:	460b      	mov	r3, r1
 800233a:	f107 0008 	add.w	r0, r7, #8
 800233e:	e9cd 2300 	strd	r2, r3, [sp]
 8002342:	4a75      	ldr	r2, [pc, #468]	@ (8002518 <display_sensor_first+0x244>)
 8002344:	2196      	movs	r1, #150	@ 0x96
 8002346:	f012 f9e9 	bl	801471c <sniprintf>
	ST7735_WriteString(5,  20, buffer, Font_7x10, ST7735_WHITE, ST7735_BLACK);
 800234a:	4b71      	ldr	r3, [pc, #452]	@ (8002510 <display_sensor_first+0x23c>)
 800234c:	f107 0108 	add.w	r1, r7, #8
 8002350:	2200      	movs	r2, #0
 8002352:	9202      	str	r2, [sp, #8]
 8002354:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002358:	9201      	str	r2, [sp, #4]
 800235a:	685a      	ldr	r2, [r3, #4]
 800235c:	9200      	str	r2, [sp, #0]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	460a      	mov	r2, r1
 8002362:	2114      	movs	r1, #20
 8002364:	2005      	movs	r0, #5
 8002366:	f003 f82a 	bl	80053be <ST7735_WriteString>

	// TVOC
	snprintf(buffer, sizeof(buffer), "TVOC: %6u ppb", s->tvoc_ppb);
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	8b1b      	ldrh	r3, [r3, #24]
 800236e:	f107 0008 	add.w	r0, r7, #8
 8002372:	4a6a      	ldr	r2, [pc, #424]	@ (800251c <display_sensor_first+0x248>)
 8002374:	2196      	movs	r1, #150	@ 0x96
 8002376:	f012 f9d1 	bl	801471c <sniprintf>
	ST7735_WriteString(5,  35, buffer, Font_7x10, ST7735_WHITE, ST7735_BLACK);
 800237a:	4b65      	ldr	r3, [pc, #404]	@ (8002510 <display_sensor_first+0x23c>)
 800237c:	f107 0108 	add.w	r1, r7, #8
 8002380:	2200      	movs	r2, #0
 8002382:	9202      	str	r2, [sp, #8]
 8002384:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002388:	9201      	str	r2, [sp, #4]
 800238a:	685a      	ldr	r2, [r3, #4]
 800238c:	9200      	str	r2, [sp, #0]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	460a      	mov	r2, r1
 8002392:	2123      	movs	r1, #35	@ 0x23
 8002394:	2005      	movs	r0, #5
 8002396:	f003 f812 	bl	80053be <ST7735_WriteString>

	// CO2eq
	snprintf(buffer, sizeof(buffer), "CO2:  %6u ppm", s->co2_eq_ppm);
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	8b5b      	ldrh	r3, [r3, #26]
 800239e:	f107 0008 	add.w	r0, r7, #8
 80023a2:	4a5f      	ldr	r2, [pc, #380]	@ (8002520 <display_sensor_first+0x24c>)
 80023a4:	2196      	movs	r1, #150	@ 0x96
 80023a6:	f012 f9b9 	bl	801471c <sniprintf>
	ST7735_WriteString(5,  50, buffer, Font_7x10, ST7735_WHITE, ST7735_BLACK);
 80023aa:	4b59      	ldr	r3, [pc, #356]	@ (8002510 <display_sensor_first+0x23c>)
 80023ac:	f107 0108 	add.w	r1, r7, #8
 80023b0:	2200      	movs	r2, #0
 80023b2:	9202      	str	r2, [sp, #8]
 80023b4:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80023b8:	9201      	str	r2, [sp, #4]
 80023ba:	685a      	ldr	r2, [r3, #4]
 80023bc:	9200      	str	r2, [sp, #0]
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	460a      	mov	r2, r1
 80023c2:	2132      	movs	r1, #50	@ 0x32
 80023c4:	2005      	movs	r0, #5
 80023c6:	f002 fffa 	bl	80053be <ST7735_WriteString>

	// Etanol/512.0
	float ethanol = s->scaled_ethanol_signal / 512.0f;
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	8b9b      	ldrh	r3, [r3, #28]
 80023ce:	ee07 3a90 	vmov	s15, r3
 80023d2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80023d6:	eddf 6a53 	vldr	s13, [pc, #332]	@ 8002524 <display_sensor_first+0x250>
 80023da:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80023de:	edc7 7a29 	vstr	s15, [r7, #164]	@ 0xa4
	snprintf(buffer, sizeof(buffer), "EtOH: %6.2f", ethanol);
 80023e2:	f8d7 00a4 	ldr.w	r0, [r7, #164]	@ 0xa4
 80023e6:	f7fe f8b7 	bl	8000558 <__aeabi_f2d>
 80023ea:	4602      	mov	r2, r0
 80023ec:	460b      	mov	r3, r1
 80023ee:	f107 0008 	add.w	r0, r7, #8
 80023f2:	e9cd 2300 	strd	r2, r3, [sp]
 80023f6:	4a4c      	ldr	r2, [pc, #304]	@ (8002528 <display_sensor_first+0x254>)
 80023f8:	2196      	movs	r1, #150	@ 0x96
 80023fa:	f012 f98f 	bl	801471c <sniprintf>
	ST7735_WriteString(5,  65, buffer, Font_7x10, ST7735_WHITE, ST7735_BLACK);
 80023fe:	4b44      	ldr	r3, [pc, #272]	@ (8002510 <display_sensor_first+0x23c>)
 8002400:	f107 0108 	add.w	r1, r7, #8
 8002404:	2200      	movs	r2, #0
 8002406:	9202      	str	r2, [sp, #8]
 8002408:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800240c:	9201      	str	r2, [sp, #4]
 800240e:	685a      	ldr	r2, [r3, #4]
 8002410:	9200      	str	r2, [sp, #0]
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	460a      	mov	r2, r1
 8002416:	2141      	movs	r1, #65	@ 0x41
 8002418:	2005      	movs	r0, #5
 800241a:	f002 ffd0 	bl	80053be <ST7735_WriteString>

	// H2/512.0
	float h2 = s->scaled_h2_signal / 512.0f;
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	8bdb      	ldrh	r3, [r3, #30]
 8002422:	ee07 3a90 	vmov	s15, r3
 8002426:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800242a:	eddf 6a3e 	vldr	s13, [pc, #248]	@ 8002524 <display_sensor_first+0x250>
 800242e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002432:	edc7 7a28 	vstr	s15, [r7, #160]	@ 0xa0
	snprintf(buffer, sizeof(buffer), "H2:   %6.2f", h2);
 8002436:	f8d7 00a0 	ldr.w	r0, [r7, #160]	@ 0xa0
 800243a:	f7fe f88d 	bl	8000558 <__aeabi_f2d>
 800243e:	4602      	mov	r2, r0
 8002440:	460b      	mov	r3, r1
 8002442:	f107 0008 	add.w	r0, r7, #8
 8002446:	e9cd 2300 	strd	r2, r3, [sp]
 800244a:	4a38      	ldr	r2, [pc, #224]	@ (800252c <display_sensor_first+0x258>)
 800244c:	2196      	movs	r1, #150	@ 0x96
 800244e:	f012 f965 	bl	801471c <sniprintf>
	ST7735_WriteString(5,  80, buffer, Font_7x10, ST7735_WHITE, ST7735_BLACK);
 8002452:	4b2f      	ldr	r3, [pc, #188]	@ (8002510 <display_sensor_first+0x23c>)
 8002454:	f107 0108 	add.w	r1, r7, #8
 8002458:	2200      	movs	r2, #0
 800245a:	9202      	str	r2, [sp, #8]
 800245c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002460:	9201      	str	r2, [sp, #4]
 8002462:	685a      	ldr	r2, [r3, #4]
 8002464:	9200      	str	r2, [sp, #0]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	460a      	mov	r2, r1
 800246a:	2150      	movs	r1, #80	@ 0x50
 800246c:	2005      	movs	r0, #5
 800246e:	f002 ffa6 	bl	80053be <ST7735_WriteString>

	// INA219_Current
	snprintf(buffer, sizeof(buffer), "Current:  %4d mA", s->INA219_Current);
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	f9b3 3022 	ldrsh.w	r3, [r3, #34]	@ 0x22
 8002478:	f107 0008 	add.w	r0, r7, #8
 800247c:	4a2c      	ldr	r2, [pc, #176]	@ (8002530 <display_sensor_first+0x25c>)
 800247e:	2196      	movs	r1, #150	@ 0x96
 8002480:	f012 f94c 	bl	801471c <sniprintf>
	ST7735_WriteString(5,  95, buffer, Font_7x10, ST7735_WHITE, ST7735_BLACK);
 8002484:	4b22      	ldr	r3, [pc, #136]	@ (8002510 <display_sensor_first+0x23c>)
 8002486:	f107 0108 	add.w	r1, r7, #8
 800248a:	2200      	movs	r2, #0
 800248c:	9202      	str	r2, [sp, #8]
 800248e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002492:	9201      	str	r2, [sp, #4]
 8002494:	685a      	ldr	r2, [r3, #4]
 8002496:	9200      	str	r2, [sp, #0]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	460a      	mov	r2, r1
 800249c:	215f      	movs	r1, #95	@ 0x5f
 800249e:	2005      	movs	r0, #5
 80024a0:	f002 ff8d 	bl	80053be <ST7735_WriteString>

	// INA219_Voltage
	snprintf(buffer, sizeof(buffer), "Voltage:  %4u mV", s->INA219_Voltage);
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	8c1b      	ldrh	r3, [r3, #32]
 80024a8:	f107 0008 	add.w	r0, r7, #8
 80024ac:	4a21      	ldr	r2, [pc, #132]	@ (8002534 <display_sensor_first+0x260>)
 80024ae:	2196      	movs	r1, #150	@ 0x96
 80024b0:	f012 f934 	bl	801471c <sniprintf>
	ST7735_WriteString(5,  110, buffer, Font_7x10, ST7735_WHITE, ST7735_BLACK);
 80024b4:	4b16      	ldr	r3, [pc, #88]	@ (8002510 <display_sensor_first+0x23c>)
 80024b6:	f107 0108 	add.w	r1, r7, #8
 80024ba:	2200      	movs	r2, #0
 80024bc:	9202      	str	r2, [sp, #8]
 80024be:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80024c2:	9201      	str	r2, [sp, #4]
 80024c4:	685a      	ldr	r2, [r3, #4]
 80024c6:	9200      	str	r2, [sp, #0]
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	460a      	mov	r2, r1
 80024cc:	216e      	movs	r1, #110	@ 0x6e
 80024ce:	2005      	movs	r0, #5
 80024d0:	f002 ff75 	bl	80053be <ST7735_WriteString>

	// INA219_Power
	snprintf(buffer, sizeof(buffer), "Power:  %4u mW", s->INA219_Power);
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 80024d8:	f107 0008 	add.w	r0, r7, #8
 80024dc:	4a16      	ldr	r2, [pc, #88]	@ (8002538 <display_sensor_first+0x264>)
 80024de:	2196      	movs	r1, #150	@ 0x96
 80024e0:	f012 f91c 	bl	801471c <sniprintf>
	ST7735_WriteString(5,  125, buffer, Font_7x10, ST7735_WHITE, ST7735_BLACK);
 80024e4:	4b0a      	ldr	r3, [pc, #40]	@ (8002510 <display_sensor_first+0x23c>)
 80024e6:	f107 0108 	add.w	r1, r7, #8
 80024ea:	2200      	movs	r2, #0
 80024ec:	9202      	str	r2, [sp, #8]
 80024ee:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80024f2:	9201      	str	r2, [sp, #4]
 80024f4:	685a      	ldr	r2, [r3, #4]
 80024f6:	9200      	str	r2, [sp, #0]
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	460a      	mov	r2, r1
 80024fc:	217d      	movs	r1, #125	@ 0x7d
 80024fe:	2005      	movs	r0, #5
 8002500:	f002 ff5d 	bl	80053be <ST7735_WriteString>
}
 8002504:	bf00      	nop
 8002506:	37a8      	adds	r7, #168	@ 0xa8
 8002508:	46bd      	mov	sp, r7
 800250a:	bd80      	pop	{r7, pc}
 800250c:	08018178 	.word	0x08018178
 8002510:	200000d8 	.word	0x200000d8
 8002514:	47c35000 	.word	0x47c35000
 8002518:	08018188 	.word	0x08018188
 800251c:	08018198 	.word	0x08018198
 8002520:	080181a8 	.word	0x080181a8
 8002524:	44000000 	.word	0x44000000
 8002528:	080181b8 	.word	0x080181b8
 800252c:	080181c4 	.word	0x080181c4
 8002530:	080181d0 	.word	0x080181d0
 8002534:	080181e4 	.word	0x080181e4
 8002538:	080181f8 	.word	0x080181f8

0800253c <display_sensor_second>:

void display_sensor_second(struct sensors *s) {
 800253c:	b580      	push	{r7, lr}
 800253e:	b0ac      	sub	sp, #176	@ 0xb0
 8002540:	af04      	add	r7, sp, #16
 8002542:	6078      	str	r0, [r7, #4]
	char buffer[150];

	// Temperatura 1
	snprintf(buffer, sizeof(buffer), "Temp1: %5.2f C ", s->BMP280temperature[0]);
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	4618      	mov	r0, r3
 800254a:	f7fe f805 	bl	8000558 <__aeabi_f2d>
 800254e:	4602      	mov	r2, r0
 8002550:	460b      	mov	r3, r1
 8002552:	f107 0008 	add.w	r0, r7, #8
 8002556:	e9cd 2300 	strd	r2, r3, [sp]
 800255a:	4a3a      	ldr	r2, [pc, #232]	@ (8002644 <display_sensor_second+0x108>)
 800255c:	2196      	movs	r1, #150	@ 0x96
 800255e:	f012 f8dd 	bl	801471c <sniprintf>
	ST7735_WriteString(5, 5, buffer, Font_7x10, ST7735_WHITE, ST7735_BLACK);
 8002562:	4b39      	ldr	r3, [pc, #228]	@ (8002648 <display_sensor_second+0x10c>)
 8002564:	f107 0108 	add.w	r1, r7, #8
 8002568:	2200      	movs	r2, #0
 800256a:	9202      	str	r2, [sp, #8]
 800256c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002570:	9201      	str	r2, [sp, #4]
 8002572:	685a      	ldr	r2, [r3, #4]
 8002574:	9200      	str	r2, [sp, #0]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	460a      	mov	r2, r1
 800257a:	2105      	movs	r1, #5
 800257c:	2005      	movs	r0, #5
 800257e:	f002 ff1e 	bl	80053be <ST7735_WriteString>

	// Temperatura 2
	snprintf(buffer, sizeof(buffer), "Temp2: %5.2f C ", s->BMP280temperature[1]);
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	685b      	ldr	r3, [r3, #4]
 8002586:	4618      	mov	r0, r3
 8002588:	f7fd ffe6 	bl	8000558 <__aeabi_f2d>
 800258c:	4602      	mov	r2, r0
 800258e:	460b      	mov	r3, r1
 8002590:	f107 0008 	add.w	r0, r7, #8
 8002594:	e9cd 2300 	strd	r2, r3, [sp]
 8002598:	4a2c      	ldr	r2, [pc, #176]	@ (800264c <display_sensor_second+0x110>)
 800259a:	2196      	movs	r1, #150	@ 0x96
 800259c:	f012 f8be 	bl	801471c <sniprintf>
	ST7735_WriteString(5, 20, buffer, Font_7x10, ST7735_WHITE, ST7735_BLACK);
 80025a0:	4b29      	ldr	r3, [pc, #164]	@ (8002648 <display_sensor_second+0x10c>)
 80025a2:	f107 0108 	add.w	r1, r7, #8
 80025a6:	2200      	movs	r2, #0
 80025a8:	9202      	str	r2, [sp, #8]
 80025aa:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80025ae:	9201      	str	r2, [sp, #4]
 80025b0:	685a      	ldr	r2, [r3, #4]
 80025b2:	9200      	str	r2, [sp, #0]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	460a      	mov	r2, r1
 80025b8:	2114      	movs	r1, #20
 80025ba:	2005      	movs	r0, #5
 80025bc:	f002 feff 	bl	80053be <ST7735_WriteString>

	// Temperatura 3
	snprintf(buffer, sizeof(buffer), "Temp3: %5.2f C ", s->BMP280temperature[2]);
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	689b      	ldr	r3, [r3, #8]
 80025c4:	4618      	mov	r0, r3
 80025c6:	f7fd ffc7 	bl	8000558 <__aeabi_f2d>
 80025ca:	4602      	mov	r2, r0
 80025cc:	460b      	mov	r3, r1
 80025ce:	f107 0008 	add.w	r0, r7, #8
 80025d2:	e9cd 2300 	strd	r2, r3, [sp]
 80025d6:	4a1e      	ldr	r2, [pc, #120]	@ (8002650 <display_sensor_second+0x114>)
 80025d8:	2196      	movs	r1, #150	@ 0x96
 80025da:	f012 f89f 	bl	801471c <sniprintf>
	ST7735_WriteString(5, 35, buffer, Font_7x10, ST7735_WHITE, ST7735_BLACK);
 80025de:	4b1a      	ldr	r3, [pc, #104]	@ (8002648 <display_sensor_second+0x10c>)
 80025e0:	f107 0108 	add.w	r1, r7, #8
 80025e4:	2200      	movs	r2, #0
 80025e6:	9202      	str	r2, [sp, #8]
 80025e8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80025ec:	9201      	str	r2, [sp, #4]
 80025ee:	685a      	ldr	r2, [r3, #4]
 80025f0:	9200      	str	r2, [sp, #0]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	460a      	mov	r2, r1
 80025f6:	2123      	movs	r1, #35	@ 0x23
 80025f8:	2005      	movs	r0, #5
 80025fa:	f002 fee0 	bl	80053be <ST7735_WriteString>

	// PWM "ADC: %.2f%%\r\n",
	snprintf(buffer, sizeof(buffer), "PWM: %.2f%% ", s->adc_percentage);
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002602:	4618      	mov	r0, r3
 8002604:	f7fd ffa8 	bl	8000558 <__aeabi_f2d>
 8002608:	4602      	mov	r2, r0
 800260a:	460b      	mov	r3, r1
 800260c:	f107 0008 	add.w	r0, r7, #8
 8002610:	e9cd 2300 	strd	r2, r3, [sp]
 8002614:	4a0f      	ldr	r2, [pc, #60]	@ (8002654 <display_sensor_second+0x118>)
 8002616:	2196      	movs	r1, #150	@ 0x96
 8002618:	f012 f880 	bl	801471c <sniprintf>
	ST7735_WriteString(5, 50, buffer, Font_7x10, ST7735_WHITE, ST7735_BLACK);
 800261c:	4b0a      	ldr	r3, [pc, #40]	@ (8002648 <display_sensor_second+0x10c>)
 800261e:	f107 0108 	add.w	r1, r7, #8
 8002622:	2200      	movs	r2, #0
 8002624:	9202      	str	r2, [sp, #8]
 8002626:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800262a:	9201      	str	r2, [sp, #4]
 800262c:	685a      	ldr	r2, [r3, #4]
 800262e:	9200      	str	r2, [sp, #0]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	460a      	mov	r2, r1
 8002634:	2132      	movs	r1, #50	@ 0x32
 8002636:	2005      	movs	r0, #5
 8002638:	f002 fec1 	bl	80053be <ST7735_WriteString>
}
 800263c:	bf00      	nop
 800263e:	37a0      	adds	r7, #160	@ 0xa0
 8002640:	46bd      	mov	sp, r7
 8002642:	bd80      	pop	{r7, pc}
 8002644:	08018208 	.word	0x08018208
 8002648:	200000d8 	.word	0x200000d8
 800264c:	08018218 	.word	0x08018218
 8002650:	08018228 	.word	0x08018228
 8002654:	08018238 	.word	0x08018238

08002658 <display_menu_main>:

void display_menu_main(struct state *st) {
 8002658:	b590      	push	{r4, r7, lr}
 800265a:	b097      	sub	sp, #92	@ 0x5c
 800265c:	af04      	add	r7, sp, #16
 800265e:	6078      	str	r0, [r7, #4]
	char buffer[50];
    uint8_t first_visible;
    uint8_t ptr_pose;  // pointer position {up, middle, down}

    if (st->menu_current_ptr == MENU_START) {  // first position
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	789b      	ldrb	r3, [r3, #2]
 8002664:	2b01      	cmp	r3, #1
 8002666:	d106      	bne.n	8002676 <display_menu_main+0x1e>
    	first_visible = 0;
 8002668:	2300      	movs	r3, #0
 800266a:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    	ptr_pose = 0;
 800266e:	2300      	movs	r3, #0
 8002670:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
 8002674:	e012      	b.n	800269c <display_menu_main+0x44>
    }
    else if (st->menu_current_ptr == MENU_SCREEN_COUNT - 1) {  // last position
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	789b      	ldrb	r3, [r3, #2]
 800267a:	2b04      	cmp	r3, #4
 800267c:	d106      	bne.n	800268c <display_menu_main+0x34>
    	first_visible = SCREENS_MENU_NUM - SCREENS_MENU_VISIBLE_ITEMS;
 800267e:	2301      	movs	r3, #1
 8002680:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
        ptr_pose = SCREENS_MENU_VISIBLE_ITEMS - 1;
 8002684:	2302      	movs	r3, #2
 8002686:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
 800268a:	e007      	b.n	800269c <display_menu_main+0x44>
    }
    else {  // middle position
    	first_visible = st->menu_current_ptr - 2;
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	789b      	ldrb	r3, [r3, #2]
 8002690:	3b02      	subs	r3, #2
 8002692:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    	ptr_pose = 1;
 8002696:	2301      	movs	r3, #1
 8002698:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
    }

    for (uint8_t i = 0; i < SCREENS_MENU_VISIBLE_ITEMS; i++) {
 800269c:	2300      	movs	r3, #0
 800269e:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
 80026a2:	e06b      	b.n	800277c <display_menu_main+0x124>
    	snprintf(buffer, sizeof(buffer), "%s", menu[first_visible + i]);
 80026a4:	f897 2047 	ldrb.w	r2, [r7, #71]	@ 0x47
 80026a8:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 80026ac:	4413      	add	r3, r2
 80026ae:	4a38      	ldr	r2, [pc, #224]	@ (8002790 <display_menu_main+0x138>)
 80026b0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80026b4:	f107 000c 	add.w	r0, r7, #12
 80026b8:	4a36      	ldr	r2, [pc, #216]	@ (8002794 <display_menu_main+0x13c>)
 80026ba:	2132      	movs	r1, #50	@ 0x32
 80026bc:	f012 f82e 	bl	801471c <sniprintf>

        if (first_visible + i >= SCREENS_MENU_NUM) break; // zabezpieczenie
 80026c0:	f897 2047 	ldrb.w	r2, [r7, #71]	@ 0x47
 80026c4:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 80026c8:	4413      	add	r3, r2
 80026ca:	2b03      	cmp	r3, #3
 80026cc:	dc5b      	bgt.n	8002786 <display_menu_main+0x12e>

    	uint16_t x_pos = (ST7735_WIDTH - (strlen(buffer) * Font_11x18.width)) / 2;
 80026ce:	f107 030c 	add.w	r3, r7, #12
 80026d2:	4618      	mov	r0, r3
 80026d4:	f7fd fdd4 	bl	8000280 <strlen>
 80026d8:	4603      	mov	r3, r0
 80026da:	4a2f      	ldr	r2, [pc, #188]	@ (8002798 <display_menu_main+0x140>)
 80026dc:	7812      	ldrb	r2, [r2, #0]
 80026de:	fb02 f303 	mul.w	r3, r2, r3
 80026e2:	f1c3 0380 	rsb	r3, r3, #128	@ 0x80
 80026e6:	085b      	lsrs	r3, r3, #1
 80026e8:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
    	uint16_t y_pos = i*(Font_11x18.height+26)+26;
 80026ec:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 80026f0:	b29a      	uxth	r2, r3
 80026f2:	4b29      	ldr	r3, [pc, #164]	@ (8002798 <display_menu_main+0x140>)
 80026f4:	785b      	ldrb	r3, [r3, #1]
 80026f6:	331a      	adds	r3, #26
 80026f8:	b29b      	uxth	r3, r3
 80026fa:	fb12 f303 	smulbb	r3, r2, r3
 80026fe:	b29b      	uxth	r3, r3
 8002700:	331a      	adds	r3, #26
 8002702:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
    	ST7735_WriteString(x_pos, y_pos, buffer, Font_11x18, ST7735_WHITE, ST7735_BLACK);
 8002706:	4b24      	ldr	r3, [pc, #144]	@ (8002798 <display_menu_main+0x140>)
 8002708:	f107 040c 	add.w	r4, r7, #12
 800270c:	f8b7 1040 	ldrh.w	r1, [r7, #64]	@ 0x40
 8002710:	f8b7 0042 	ldrh.w	r0, [r7, #66]	@ 0x42
 8002714:	2200      	movs	r2, #0
 8002716:	9202      	str	r2, [sp, #8]
 8002718:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800271c:	9201      	str	r2, [sp, #4]
 800271e:	685a      	ldr	r2, [r3, #4]
 8002720:	9200      	str	r2, [sp, #0]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	4622      	mov	r2, r4
 8002726:	f002 fe4a 	bl	80053be <ST7735_WriteString>
        // cursor
    	if ( ptr_pose == i ) {
 800272a:	f897 2046 	ldrb.w	r2, [r7, #70]	@ 0x46
 800272e:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 8002732:	429a      	cmp	r2, r3
 8002734:	d11d      	bne.n	8002772 <display_menu_main+0x11a>
    		ST7735_FillRectangle(x_pos, y_pos + Font_11x18.height + 1, strlen(buffer)*Font_11x18.width, 2, ST7735_WHITE);
 8002736:	4b18      	ldr	r3, [pc, #96]	@ (8002798 <display_menu_main+0x140>)
 8002738:	785b      	ldrb	r3, [r3, #1]
 800273a:	461a      	mov	r2, r3
 800273c:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8002740:	4413      	add	r3, r2
 8002742:	b29b      	uxth	r3, r3
 8002744:	3301      	adds	r3, #1
 8002746:	b29c      	uxth	r4, r3
 8002748:	f107 030c 	add.w	r3, r7, #12
 800274c:	4618      	mov	r0, r3
 800274e:	f7fd fd97 	bl	8000280 <strlen>
 8002752:	4603      	mov	r3, r0
 8002754:	b29b      	uxth	r3, r3
 8002756:	4a10      	ldr	r2, [pc, #64]	@ (8002798 <display_menu_main+0x140>)
 8002758:	7812      	ldrb	r2, [r2, #0]
 800275a:	fb13 f302 	smulbb	r3, r3, r2
 800275e:	b29a      	uxth	r2, r3
 8002760:	f8b7 0042 	ldrh.w	r0, [r7, #66]	@ 0x42
 8002764:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002768:	9300      	str	r3, [sp, #0]
 800276a:	2302      	movs	r3, #2
 800276c:	4621      	mov	r1, r4
 800276e:	f002 fe71 	bl	8005454 <ST7735_FillRectangle>
    for (uint8_t i = 0; i < SCREENS_MENU_VISIBLE_ITEMS; i++) {
 8002772:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 8002776:	3301      	adds	r3, #1
 8002778:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
 800277c:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 8002780:	2b02      	cmp	r3, #2
 8002782:	d98f      	bls.n	80026a4 <display_menu_main+0x4c>
    	}
    }
}
 8002784:	e000      	b.n	8002788 <display_menu_main+0x130>
        if (first_visible + i >= SCREENS_MENU_NUM) break; // zabezpieczenie
 8002786:	bf00      	nop
}
 8002788:	bf00      	nop
 800278a:	374c      	adds	r7, #76	@ 0x4c
 800278c:	46bd      	mov	sp, r7
 800278e:	bd90      	pop	{r4, r7, pc}
 8002790:	20000010 	.word	0x20000010
 8002794:	08018248 	.word	0x08018248
 8002798:	200000e0 	.word	0x200000e0

0800279c <display_menu_start>:

void display_menu_start(struct state *st) {
 800279c:	b590      	push	{r4, r7, lr}
 800279e:	b08d      	sub	sp, #52	@ 0x34
 80027a0:	af04      	add	r7, sp, #16
 80027a2:	6078      	str	r0, [r7, #4]
	char buffer[] = "Press to start";
 80027a4:	4b18      	ldr	r3, [pc, #96]	@ (8002808 <display_menu_start+0x6c>)
 80027a6:	f107 040c 	add.w	r4, r7, #12
 80027aa:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80027ac:	c407      	stmia	r4!, {r0, r1, r2}
 80027ae:	8023      	strh	r3, [r4, #0]
 80027b0:	3402      	adds	r4, #2
 80027b2:	0c1b      	lsrs	r3, r3, #16
 80027b4:	7023      	strb	r3, [r4, #0]

	//snprintf(buffer, sizeof(buffer), "Press to start");
	uint16_t x_pos = (ST7735_WIDTH - (strlen(buffer) * Font_7x10.width)) / 2;
 80027b6:	f107 030c 	add.w	r3, r7, #12
 80027ba:	4618      	mov	r0, r3
 80027bc:	f7fd fd60 	bl	8000280 <strlen>
 80027c0:	4603      	mov	r3, r0
 80027c2:	4a12      	ldr	r2, [pc, #72]	@ (800280c <display_menu_start+0x70>)
 80027c4:	7812      	ldrb	r2, [r2, #0]
 80027c6:	fb02 f303 	mul.w	r3, r2, r3
 80027ca:	f1c3 0380 	rsb	r3, r3, #128	@ 0x80
 80027ce:	085b      	lsrs	r3, r3, #1
 80027d0:	83fb      	strh	r3, [r7, #30]
	uint16_t y_pos = (ST7735_WIDTH + Font_7x10.height)/2;
 80027d2:	4b0e      	ldr	r3, [pc, #56]	@ (800280c <display_menu_start+0x70>)
 80027d4:	785b      	ldrb	r3, [r3, #1]
 80027d6:	3380      	adds	r3, #128	@ 0x80
 80027d8:	0fda      	lsrs	r2, r3, #31
 80027da:	4413      	add	r3, r2
 80027dc:	105b      	asrs	r3, r3, #1
 80027de:	83bb      	strh	r3, [r7, #28]
	ST7735_WriteString(x_pos, y_pos, buffer, Font_7x10, ST7735_WHITE, ST7735_BLACK);
 80027e0:	4b0a      	ldr	r3, [pc, #40]	@ (800280c <display_menu_start+0x70>)
 80027e2:	f107 040c 	add.w	r4, r7, #12
 80027e6:	8bb9      	ldrh	r1, [r7, #28]
 80027e8:	8bf8      	ldrh	r0, [r7, #30]
 80027ea:	2200      	movs	r2, #0
 80027ec:	9202      	str	r2, [sp, #8]
 80027ee:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80027f2:	9201      	str	r2, [sp, #4]
 80027f4:	685a      	ldr	r2, [r3, #4]
 80027f6:	9200      	str	r2, [sp, #0]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	4622      	mov	r2, r4
 80027fc:	f002 fddf 	bl	80053be <ST7735_WriteString>
}
 8002800:	bf00      	nop
 8002802:	3724      	adds	r7, #36	@ 0x24
 8002804:	46bd      	mov	sp, r7
 8002806:	bd90      	pop	{r4, r7, pc}
 8002808:	0801824c 	.word	0x0801824c
 800280c:	200000d8 	.word	0x200000d8

08002810 <display_menu_battery_type>:

void display_menu_battery_type(struct state *st) {
 8002810:	b590      	push	{r4, r7, lr}
 8002812:	b095      	sub	sp, #84	@ 0x54
 8002814:	af04      	add	r7, sp, #16
 8002816:	6078      	str	r0, [r7, #4]
	char buffer[50];

    for (uint8_t i = 0; i < 2; i++) {
 8002818:	2300      	movs	r3, #0
 800281a:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 800281e:	e060      	b.n	80028e2 <display_menu_battery_type+0xd2>
    	snprintf(buffer, sizeof(buffer), "%s", batteries[i]);
 8002820:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8002824:	4a33      	ldr	r2, [pc, #204]	@ (80028f4 <display_menu_battery_type+0xe4>)
 8002826:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800282a:	f107 0008 	add.w	r0, r7, #8
 800282e:	4a32      	ldr	r2, [pc, #200]	@ (80028f8 <display_menu_battery_type+0xe8>)
 8002830:	2132      	movs	r1, #50	@ 0x32
 8002832:	f011 ff73 	bl	801471c <sniprintf>

    	uint16_t x_pos = (ST7735_WIDTH - (strlen(buffer) * Font_11x18.width)) / 2;
 8002836:	f107 0308 	add.w	r3, r7, #8
 800283a:	4618      	mov	r0, r3
 800283c:	f7fd fd20 	bl	8000280 <strlen>
 8002840:	4603      	mov	r3, r0
 8002842:	4a2e      	ldr	r2, [pc, #184]	@ (80028fc <display_menu_battery_type+0xec>)
 8002844:	7812      	ldrb	r2, [r2, #0]
 8002846:	fb02 f303 	mul.w	r3, r2, r3
 800284a:	f1c3 0380 	rsb	r3, r3, #128	@ 0x80
 800284e:	085b      	lsrs	r3, r3, #1
 8002850:	87bb      	strh	r3, [r7, #60]	@ 0x3c
    	uint16_t y_pos = (ST7735_HEIGHT - (2 * Font_11x18.height))/2 + (2*Font_11x18.height*i);
 8002852:	4b2a      	ldr	r3, [pc, #168]	@ (80028fc <display_menu_battery_type+0xec>)
 8002854:	785b      	ldrb	r3, [r3, #1]
 8002856:	461a      	mov	r2, r3
 8002858:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800285c:	b29b      	uxth	r3, r3
 800285e:	fb12 f303 	smulbb	r3, r2, r3
 8002862:	b29b      	uxth	r3, r3
 8002864:	005b      	lsls	r3, r3, #1
 8002866:	b29b      	uxth	r3, r3
 8002868:	4a24      	ldr	r2, [pc, #144]	@ (80028fc <display_menu_battery_type+0xec>)
 800286a:	7852      	ldrb	r2, [r2, #1]
 800286c:	1a9b      	subs	r3, r3, r2
 800286e:	b29b      	uxth	r3, r3
 8002870:	3350      	adds	r3, #80	@ 0x50
 8002872:	877b      	strh	r3, [r7, #58]	@ 0x3a
    	ST7735_WriteString(x_pos, y_pos, buffer, Font_11x18, ST7735_WHITE, ST7735_BLACK);
 8002874:	4b21      	ldr	r3, [pc, #132]	@ (80028fc <display_menu_battery_type+0xec>)
 8002876:	f107 0408 	add.w	r4, r7, #8
 800287a:	8f79      	ldrh	r1, [r7, #58]	@ 0x3a
 800287c:	8fb8      	ldrh	r0, [r7, #60]	@ 0x3c
 800287e:	2200      	movs	r2, #0
 8002880:	9202      	str	r2, [sp, #8]
 8002882:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002886:	9201      	str	r2, [sp, #4]
 8002888:	685a      	ldr	r2, [r3, #4]
 800288a:	9200      	str	r2, [sp, #0]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	4622      	mov	r2, r4
 8002890:	f002 fd95 	bl	80053be <ST7735_WriteString>
        // cursor
    	if ( st->battery_ptr == i ) {
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	799b      	ldrb	r3, [r3, #6]
 8002898:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 800289c:	429a      	cmp	r2, r3
 800289e:	d11b      	bne.n	80028d8 <display_menu_battery_type+0xc8>
    		ST7735_FillRectangle(x_pos, y_pos + Font_11x18.height + 1, strlen(buffer)*Font_11x18.width, 2, ST7735_WHITE);
 80028a0:	4b16      	ldr	r3, [pc, #88]	@ (80028fc <display_menu_battery_type+0xec>)
 80028a2:	785b      	ldrb	r3, [r3, #1]
 80028a4:	461a      	mov	r2, r3
 80028a6:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 80028a8:	4413      	add	r3, r2
 80028aa:	b29b      	uxth	r3, r3
 80028ac:	3301      	adds	r3, #1
 80028ae:	b29c      	uxth	r4, r3
 80028b0:	f107 0308 	add.w	r3, r7, #8
 80028b4:	4618      	mov	r0, r3
 80028b6:	f7fd fce3 	bl	8000280 <strlen>
 80028ba:	4603      	mov	r3, r0
 80028bc:	b29b      	uxth	r3, r3
 80028be:	4a0f      	ldr	r2, [pc, #60]	@ (80028fc <display_menu_battery_type+0xec>)
 80028c0:	7812      	ldrb	r2, [r2, #0]
 80028c2:	fb13 f302 	smulbb	r3, r3, r2
 80028c6:	b29a      	uxth	r2, r3
 80028c8:	8fb8      	ldrh	r0, [r7, #60]	@ 0x3c
 80028ca:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80028ce:	9300      	str	r3, [sp, #0]
 80028d0:	2302      	movs	r3, #2
 80028d2:	4621      	mov	r1, r4
 80028d4:	f002 fdbe 	bl	8005454 <ST7735_FillRectangle>
    for (uint8_t i = 0; i < 2; i++) {
 80028d8:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80028dc:	3301      	adds	r3, #1
 80028de:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 80028e2:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80028e6:	2b01      	cmp	r3, #1
 80028e8:	d99a      	bls.n	8002820 <display_menu_battery_type+0x10>
    	}
    }
}
 80028ea:	bf00      	nop
 80028ec:	bf00      	nop
 80028ee:	3744      	adds	r7, #68	@ 0x44
 80028f0:	46bd      	mov	sp, r7
 80028f2:	bd90      	pop	{r4, r7, pc}
 80028f4:	20000020 	.word	0x20000020
 80028f8:	08018248 	.word	0x08018248
 80028fc:	200000e0 	.word	0x200000e0

08002900 <display_menu_adc>:

void display_menu_adc(struct state *st) {
 8002900:	b590      	push	{r4, r7, lr}
 8002902:	b08d      	sub	sp, #52	@ 0x34
 8002904:	af04      	add	r7, sp, #16
 8002906:	6078      	str	r0, [r7, #4]
	char buffer[20];

	snprintf(buffer, sizeof(buffer), "PWM: %.1f", s.adc_percentage);
 8002908:	4b1d      	ldr	r3, [pc, #116]	@ (8002980 <display_menu_adc+0x80>)
 800290a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800290c:	4618      	mov	r0, r3
 800290e:	f7fd fe23 	bl	8000558 <__aeabi_f2d>
 8002912:	4602      	mov	r2, r0
 8002914:	460b      	mov	r3, r1
 8002916:	f107 0008 	add.w	r0, r7, #8
 800291a:	e9cd 2300 	strd	r2, r3, [sp]
 800291e:	4a19      	ldr	r2, [pc, #100]	@ (8002984 <display_menu_adc+0x84>)
 8002920:	2114      	movs	r1, #20
 8002922:	f011 fefb 	bl	801471c <sniprintf>
	uint16_t x_pos = (ST7735_WIDTH - (strlen(buffer) * Font_7x10.width)) / 2;
 8002926:	f107 0308 	add.w	r3, r7, #8
 800292a:	4618      	mov	r0, r3
 800292c:	f7fd fca8 	bl	8000280 <strlen>
 8002930:	4603      	mov	r3, r0
 8002932:	4a15      	ldr	r2, [pc, #84]	@ (8002988 <display_menu_adc+0x88>)
 8002934:	7812      	ldrb	r2, [r2, #0]
 8002936:	fb02 f303 	mul.w	r3, r2, r3
 800293a:	f1c3 0380 	rsb	r3, r3, #128	@ 0x80
 800293e:	085b      	lsrs	r3, r3, #1
 8002940:	83fb      	strh	r3, [r7, #30]
	uint16_t y_pos = (ST7735_WIDTH + Font_7x10.height)/2;
 8002942:	4b11      	ldr	r3, [pc, #68]	@ (8002988 <display_menu_adc+0x88>)
 8002944:	785b      	ldrb	r3, [r3, #1]
 8002946:	3380      	adds	r3, #128	@ 0x80
 8002948:	0fda      	lsrs	r2, r3, #31
 800294a:	4413      	add	r3, r2
 800294c:	105b      	asrs	r3, r3, #1
 800294e:	83bb      	strh	r3, [r7, #28]
	ST7735_WriteString(x_pos, y_pos, buffer, Font_7x10, ST7735_WHITE, ST7735_BLACK);
 8002950:	4b0d      	ldr	r3, [pc, #52]	@ (8002988 <display_menu_adc+0x88>)
 8002952:	f107 0408 	add.w	r4, r7, #8
 8002956:	8bb9      	ldrh	r1, [r7, #28]
 8002958:	8bf8      	ldrh	r0, [r7, #30]
 800295a:	2200      	movs	r2, #0
 800295c:	9202      	str	r2, [sp, #8]
 800295e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002962:	9201      	str	r2, [sp, #4]
 8002964:	685a      	ldr	r2, [r3, #4]
 8002966:	9200      	str	r2, [sp, #0]
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	4622      	mov	r2, r4
 800296c:	f002 fd27 	bl	80053be <ST7735_WriteString>
	st->update_actions = true;
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	2201      	movs	r2, #1
 8002974:	731a      	strb	r2, [r3, #12]
}
 8002976:	bf00      	nop
 8002978:	3724      	adds	r7, #36	@ 0x24
 800297a:	46bd      	mov	sp, r7
 800297c:	bd90      	pop	{r4, r7, pc}
 800297e:	bf00      	nop
 8002980:	200004c0 	.word	0x200004c0
 8002984:	0801825c 	.word	0x0801825c
 8002988:	200000d8 	.word	0x200000d8

0800298c <display_menu_stop>:

void display_menu_stop(struct state *st) {
 800298c:	b480      	push	{r7}
 800298e:	b083      	sub	sp, #12
 8002990:	af00      	add	r7, sp, #0
 8002992:	6078      	str	r0, [r7, #4]

}
 8002994:	bf00      	nop
 8002996:	370c      	adds	r7, #12
 8002998:	46bd      	mov	sp, r7
 800299a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800299e:	4770      	bx	lr

080029a0 <action_menu_main>:

/*
 *  click action
 */

void action_menu_main(struct state *st) {
 80029a0:	b480      	push	{r7}
 80029a2:	b083      	sub	sp, #12
 80029a4:	af00      	add	r7, sp, #0
 80029a6:	6078      	str	r0, [r7, #4]
	st->menu_current = st->menu_current_ptr;
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	789a      	ldrb	r2, [r3, #2]
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	705a      	strb	r2, [r3, #1]
}
 80029b0:	bf00      	nop
 80029b2:	370c      	adds	r7, #12
 80029b4:	46bd      	mov	sp, r7
 80029b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ba:	4770      	bx	lr

080029bc <action_menu_start>:

void action_menu_start(struct state *st) {
 80029bc:	b480      	push	{r7}
 80029be:	b083      	sub	sp, #12
 80029c0:	af00      	add	r7, sp, #0
 80029c2:	6078      	str	r0, [r7, #4]
	st->current_screen_type = SCREEN_SENSOR;
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	2201      	movs	r2, #1
 80029c8:	701a      	strb	r2, [r3, #0]
	st->is_measurements_started = true;
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	2201      	movs	r2, #1
 80029ce:	725a      	strb	r2, [r3, #9]

	st->menu_current = MENU_MAIN;
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	2200      	movs	r2, #0
 80029d4:	705a      	strb	r2, [r3, #1]
}
 80029d6:	bf00      	nop
 80029d8:	370c      	adds	r7, #12
 80029da:	46bd      	mov	sp, r7
 80029dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029e0:	4770      	bx	lr

080029e2 <action_menu_battery_type>:

void action_menu_battery_type(struct state *st) {
 80029e2:	b480      	push	{r7}
 80029e4:	b083      	sub	sp, #12
 80029e6:	af00      	add	r7, sp, #0
 80029e8:	6078      	str	r0, [r7, #4]
	st->battery_current = st->battery_ptr;
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	799a      	ldrb	r2, [r3, #6]
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	71da      	strb	r2, [r3, #7]

	st->current_screen_type = SCREEN_MENU;
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	2200      	movs	r2, #0
 80029f6:	701a      	strb	r2, [r3, #0]
	st->menu_current = MENU_MAIN;
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	2200      	movs	r2, #0
 80029fc:	705a      	strb	r2, [r3, #1]
}
 80029fe:	bf00      	nop
 8002a00:	370c      	adds	r7, #12
 8002a02:	46bd      	mov	sp, r7
 8002a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a08:	4770      	bx	lr
	...

08002a0c <action_menu_adc>:

void action_menu_adc(struct state *st) {
 8002a0c:	b580      	push	{r7, lr}
 8002a0e:	b084      	sub	sp, #16
 8002a10:	af00      	add	r7, sp, #0
 8002a12:	6078      	str	r0, [r7, #4]
	if (st->update_actions == true) {
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	7b1b      	ldrb	r3, [r3, #12]
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	d014      	beq.n	8002a46 <action_menu_adc+0x3a>
		// update adc every 1s
	    static uint32_t last_update = 0;
	    uint32_t now = HAL_GetTick();
 8002a1c:	f002 fec2 	bl	80057a4 <HAL_GetTick>
 8002a20:	60f8      	str	r0, [r7, #12]

	    if (now - last_update >= 1000) {
 8002a22:	4b11      	ldr	r3, [pc, #68]	@ (8002a68 <action_menu_adc+0x5c>)
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	68fa      	ldr	r2, [r7, #12]
 8002a28:	1ad3      	subs	r3, r2, r3
 8002a2a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002a2e:	d30a      	bcc.n	8002a46 <action_menu_adc+0x3a>
	        last_update = now;
 8002a30:	4a0d      	ldr	r2, [pc, #52]	@ (8002a68 <action_menu_adc+0x5c>)
 8002a32:	68fb      	ldr	r3, [r7, #12]
 8002a34:	6013      	str	r3, [r2, #0]
			get_adc_percentage();
 8002a36:	f7fe fd4f 	bl	80014d8 <get_adc_percentage>

			// refresh adc val
			st->screen_clear = true;
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	2201      	movs	r2, #1
 8002a3e:	739a      	strb	r2, [r3, #14]
			st->update_actions = false;
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	2200      	movs	r2, #0
 8002a44:	731a      	strb	r2, [r3, #12]
	    }
	}
	if (st->is_enc_pressed == true) {
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	7adb      	ldrb	r3, [r3, #11]
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	d008      	beq.n	8002a60 <action_menu_adc+0x54>
		st->update_actions = false;
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	2200      	movs	r2, #0
 8002a52:	731a      	strb	r2, [r3, #12]
		st->menu_current = MENU_MAIN;
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	2200      	movs	r2, #0
 8002a58:	705a      	strb	r2, [r3, #1]
		st->current_screen_type = SCREEN_MENU;
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	2200      	movs	r2, #0
 8002a5e:	701a      	strb	r2, [r3, #0]
	}
}
 8002a60:	bf00      	nop
 8002a62:	3710      	adds	r7, #16
 8002a64:	46bd      	mov	sp, r7
 8002a66:	bd80      	pop	{r7, pc}
 8002a68:	200026fc 	.word	0x200026fc

08002a6c <action_menu_stop>:

void action_menu_stop(struct state *st) {
 8002a6c:	b480      	push	{r7}
 8002a6e:	b083      	sub	sp, #12
 8002a70:	af00      	add	r7, sp, #0
 8002a72:	6078      	str	r0, [r7, #4]

}
 8002a74:	bf00      	nop
 8002a76:	370c      	adds	r7, #12
 8002a78:	46bd      	mov	sp, r7
 8002a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a7e:	4770      	bx	lr

08002a80 <SDcardInit>:
 */

#include "logic/user_SDcard.h"


void SDcardInit(SDcard_t* sd, char* folder_name) {
 8002a80:	b580      	push	{r7, lr}
 8002a82:	b088      	sub	sp, #32
 8002a84:	af04      	add	r7, sp, #16
 8002a86:	6078      	str	r0, [r7, #4]
 8002a88:	6039      	str	r1, [r7, #0]
	uint8_t retry_count = 1;
 8002a8a:	2301      	movs	r3, #1
 8002a8c:	73fb      	strb	r3, [r7, #15]
	while (retry_count--) {
 8002a8e:	e02e      	b.n	8002aee <SDcardInit+0x6e>
		sd->res = f_mount(&sd->fs, "", 1);
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	2201      	movs	r2, #1
 8002a94:	495d      	ldr	r1, [pc, #372]	@ (8002c0c <SDcardInit+0x18c>)
 8002a96:	4618      	mov	r0, r3
 8002a98:	f00f f8b0 	bl	8011bfc <f_mount>
 8002a9c:	4603      	mov	r3, r0
 8002a9e:	461a      	mov	r2, r3
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8002aa6:	f883 2068 	strb.w	r2, [r3, #104]	@ 0x68
		if (sd->res == FR_OK) {
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8002ab0:	f893 3068 	ldrb.w	r3, [r3, #104]	@ 0x68
 8002ab4:	2b00      	cmp	r3, #0
 8002ab6:	d020      	beq.n	8002afa <SDcardInit+0x7a>
			break;
		}
		printf("Error mounting filesystem! (%d). Retrying...\r\n", sd->res);
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8002abe:	f893 3068 	ldrb.w	r3, [r3, #104]	@ 0x68
 8002ac2:	4619      	mov	r1, r3
 8002ac4:	4852      	ldr	r0, [pc, #328]	@ (8002c10 <SDcardInit+0x190>)
 8002ac6:	f011 fdb9 	bl	801463c <iprintf>
		ST7735_WriteString(10, 140, "Error in file!", Font_7x10, ST7735_RED, ST7735_BLACK);
 8002aca:	4b52      	ldr	r3, [pc, #328]	@ (8002c14 <SDcardInit+0x194>)
 8002acc:	2200      	movs	r2, #0
 8002ace:	9202      	str	r2, [sp, #8]
 8002ad0:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 8002ad4:	9201      	str	r2, [sp, #4]
 8002ad6:	685a      	ldr	r2, [r3, #4]
 8002ad8:	9200      	str	r2, [sp, #0]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	4a4e      	ldr	r2, [pc, #312]	@ (8002c18 <SDcardInit+0x198>)
 8002ade:	218c      	movs	r1, #140	@ 0x8c
 8002ae0:	200a      	movs	r0, #10
 8002ae2:	f002 fc6c 	bl	80053be <ST7735_WriteString>
		HAL_Delay(RETRY_DELAY_MS);
 8002ae6:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8002aea:	f002 fe67 	bl	80057bc <HAL_Delay>
	while (retry_count--) {
 8002aee:	7bfb      	ldrb	r3, [r7, #15]
 8002af0:	1e5a      	subs	r2, r3, #1
 8002af2:	73fa      	strb	r2, [r7, #15]
 8002af4:	2b00      	cmp	r3, #0
 8002af6:	d1cb      	bne.n	8002a90 <SDcardInit+0x10>
 8002af8:	e000      	b.n	8002afc <SDcardInit+0x7c>
			break;
 8002afa:	bf00      	nop
	}

	retry_count = 1;
 8002afc:	2301      	movs	r3, #1
 8002afe:	73fb      	strb	r3, [r7, #15]
	while (retry_count--) {
 8002b00:	e031      	b.n	8002b66 <SDcardInit+0xe6>
		sd->res = f_open(&sd->fil, "test.csv", FA_OPEN_ALWAYS | FA_WRITE);
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	f503 5381 	add.w	r3, r3, #4128	@ 0x1020
 8002b08:	3318      	adds	r3, #24
 8002b0a:	2212      	movs	r2, #18
 8002b0c:	4943      	ldr	r1, [pc, #268]	@ (8002c1c <SDcardInit+0x19c>)
 8002b0e:	4618      	mov	r0, r3
 8002b10:	f00f f8ba 	bl	8011c88 <f_open>
 8002b14:	4603      	mov	r3, r0
 8002b16:	461a      	mov	r2, r3
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8002b1e:	f883 2068 	strb.w	r2, [r3, #104]	@ 0x68
		if (sd->res == FR_OK) {
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8002b28:	f893 3068 	ldrb.w	r3, [r3, #104]	@ 0x68
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	d020      	beq.n	8002b72 <SDcardInit+0xf2>
			break;
		}
		printf( "Error opening SDcard file! (%d). Retrying...\r\n", sd->res);
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8002b36:	f893 3068 	ldrb.w	r3, [r3, #104]	@ 0x68
 8002b3a:	4619      	mov	r1, r3
 8002b3c:	4838      	ldr	r0, [pc, #224]	@ (8002c20 <SDcardInit+0x1a0>)
 8002b3e:	f011 fd7d 	bl	801463c <iprintf>
		ST7735_WriteString(10, 140, "Error in file!", Font_7x10, ST7735_RED, ST7735_BLACK);
 8002b42:	4b34      	ldr	r3, [pc, #208]	@ (8002c14 <SDcardInit+0x194>)
 8002b44:	2200      	movs	r2, #0
 8002b46:	9202      	str	r2, [sp, #8]
 8002b48:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 8002b4c:	9201      	str	r2, [sp, #4]
 8002b4e:	685a      	ldr	r2, [r3, #4]
 8002b50:	9200      	str	r2, [sp, #0]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	4a30      	ldr	r2, [pc, #192]	@ (8002c18 <SDcardInit+0x198>)
 8002b56:	218c      	movs	r1, #140	@ 0x8c
 8002b58:	200a      	movs	r0, #10
 8002b5a:	f002 fc30 	bl	80053be <ST7735_WriteString>
		HAL_Delay(RETRY_DELAY_MS);
 8002b5e:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8002b62:	f002 fe2b 	bl	80057bc <HAL_Delay>
	while (retry_count--) {
 8002b66:	7bfb      	ldrb	r3, [r7, #15]
 8002b68:	1e5a      	subs	r2, r3, #1
 8002b6a:	73fa      	strb	r2, [r7, #15]
 8002b6c:	2b00      	cmp	r3, #0
 8002b6e:	d1c8      	bne.n	8002b02 <SDcardInit+0x82>
 8002b70:	e000      	b.n	8002b74 <SDcardInit+0xf4>
			break;
 8002b72:	bf00      	nop
	}

	sd->res = f_lseek(&sd->fil, f_size(&sd->fil));
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	f503 5381 	add.w	r3, r3, #4128	@ 0x1020
 8002b7a:	3318      	adds	r3, #24
 8002b7c:	687a      	ldr	r2, [r7, #4]
 8002b7e:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8002b82:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8002b84:	4611      	mov	r1, r2
 8002b86:	4618      	mov	r0, r3
 8002b88:	f00f fc82 	bl	8012490 <f_lseek>
 8002b8c:	4603      	mov	r3, r0
 8002b8e:	461a      	mov	r2, r3
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8002b96:	f883 2068 	strb.w	r2, [r3, #104]	@ 0x68
	if (sd->res != FR_OK) {
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8002ba0:	f893 3068 	ldrb.w	r3, [r3, #104]	@ 0x68
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	d010      	beq.n	8002bca <SDcardInit+0x14a>
		printf("Error seeking to end of file! (%d)\r\n", sd->res);
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8002bae:	f893 3068 	ldrb.w	r3, [r3, #104]	@ 0x68
 8002bb2:	4619      	mov	r1, r3
 8002bb4:	481b      	ldr	r0, [pc, #108]	@ (8002c24 <SDcardInit+0x1a4>)
 8002bb6:	f011 fd41 	bl	801463c <iprintf>
		f_close(&sd->fil);
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	f503 5381 	add.w	r3, r3, #4128	@ 0x1020
 8002bc0:	3318      	adds	r3, #24
 8002bc2:	4618      	mov	r0, r3
 8002bc4:	f00f fc3a 	bl	801243c <f_close>
		return;
 8002bc8:	e01c      	b.n	8002c04 <SDcardInit+0x184>
	}
	if (retry_count == 0) {
 8002bca:	7bfb      	ldrb	r3, [r7, #15]
 8002bcc:	2b00      	cmp	r3, #0
 8002bce:	d102      	bne.n	8002bd6 <SDcardInit+0x156>
		SDcardClose(sd);
 8002bd0:	6878      	ldr	r0, [r7, #4]
 8002bd2:	f000 f8d7 	bl	8002d84 <SDcardClose>
	}

	f_puts("\n--- Nowy pomiar ---\n", &sd->fil);
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	f503 5381 	add.w	r3, r3, #4128	@ 0x1020
 8002bdc:	3318      	adds	r3, #24
 8002bde:	4619      	mov	r1, r3
 8002be0:	4811      	ldr	r0, [pc, #68]	@ (8002c28 <SDcardInit+0x1a8>)
 8002be2:	f00f fef0 	bl	80129c6 <f_puts>
	f_puts("TVOC_ppb,CO2_eq_ppm,Ethanol_signal,H2_signal,Temperatura,Cisnienie,Napiecie_mV,Prad_mA,Moc_mW\n", &sd->fil);
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	f503 5381 	add.w	r3, r3, #4128	@ 0x1020
 8002bec:	3318      	adds	r3, #24
 8002bee:	4619      	mov	r1, r3
 8002bf0:	480e      	ldr	r0, [pc, #56]	@ (8002c2c <SDcardInit+0x1ac>)
 8002bf2:	f00f fee8 	bl	80129c6 <f_puts>

	f_sync(&sd->fil);
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	f503 5381 	add.w	r3, r3, #4128	@ 0x1020
 8002bfc:	3318      	adds	r3, #24
 8002bfe:	4618      	mov	r0, r3
 8002c00:	f00f fb9e 	bl	8012340 <f_sync>
}
 8002c04:	3710      	adds	r7, #16
 8002c06:	46bd      	mov	sp, r7
 8002c08:	bd80      	pop	{r7, pc}
 8002c0a:	bf00      	nop
 8002c0c:	08018268 	.word	0x08018268
 8002c10:	0801826c 	.word	0x0801826c
 8002c14:	200000d8 	.word	0x200000d8
 8002c18:	0801829c 	.word	0x0801829c
 8002c1c:	080182ac 	.word	0x080182ac
 8002c20:	080182b8 	.word	0x080182b8
 8002c24:	080182e8 	.word	0x080182e8
 8002c28:	08018310 	.word	0x08018310
 8002c2c:	08018328 	.word	0x08018328

08002c30 <SDcardWriteData>:

void SDcardWriteData(SDcard_t* sd, struct sensors *s) {
 8002c30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002c34:	b0c3      	sub	sp, #268	@ 0x10c
 8002c36:	af0c      	add	r7, sp, #48	@ 0x30
 8002c38:	60f8      	str	r0, [r7, #12]
 8002c3a:	60b9      	str	r1, [r7, #8]
	// ERROR SDcard -> OLED
	if (f_lseek(&sd->fil, f_size(&sd->fil)) != FR_OK) {
 8002c3c:	68fb      	ldr	r3, [r7, #12]
 8002c3e:	f503 5381 	add.w	r3, r3, #4128	@ 0x1020
 8002c42:	3318      	adds	r3, #24
 8002c44:	68fa      	ldr	r2, [r7, #12]
 8002c46:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8002c4a:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8002c4c:	4611      	mov	r1, r2
 8002c4e:	4618      	mov	r0, r3
 8002c50:	f00f fc1e 	bl	8012490 <f_lseek>
 8002c54:	4603      	mov	r3, r0
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	d011      	beq.n	8002c7e <SDcardWriteData+0x4e>
		printf("Error seeking in file!\r\n");
 8002c5a:	4843      	ldr	r0, [pc, #268]	@ (8002d68 <SDcardWriteData+0x138>)
 8002c5c:	f011 fd56 	bl	801470c <puts>
		ST7735_WriteString(10, 140, "Error in file!", Font_7x10, ST7735_RED, ST7735_BLACK);
 8002c60:	4b42      	ldr	r3, [pc, #264]	@ (8002d6c <SDcardWriteData+0x13c>)
 8002c62:	2200      	movs	r2, #0
 8002c64:	9202      	str	r2, [sp, #8]
 8002c66:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 8002c6a:	9201      	str	r2, [sp, #4]
 8002c6c:	685a      	ldr	r2, [r3, #4]
 8002c6e:	9200      	str	r2, [sp, #0]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	4a3f      	ldr	r2, [pc, #252]	@ (8002d70 <SDcardWriteData+0x140>)
 8002c74:	218c      	movs	r1, #140	@ 0x8c
 8002c76:	200a      	movs	r0, #10
 8002c78:	f002 fba1 	bl	80053be <ST7735_WriteString>
 8002c7c:	e06f      	b.n	8002d5e <SDcardWriteData+0x12e>
		return;
	}

	char buffer[200];
	snprintf(buffer, sizeof(buffer), "%u,%u,%.2f,%.2f,%.2f,%ld,%u,%d,%u\n",
			s->tvoc_ppb, s->co2_eq_ppm, s->scaled_ethanol_signal/512.0f, s->scaled_h2_signal/512.0f, s->BMP280temperature[0], s->BMP280pressure[0],s->INA219_Voltage, s->INA219_Current, s->INA219_Power);
 8002c7e:	68bb      	ldr	r3, [r7, #8]
 8002c80:	8b1b      	ldrh	r3, [r3, #24]
	snprintf(buffer, sizeof(buffer), "%u,%u,%.2f,%.2f,%.2f,%ld,%u,%d,%u\n",
 8002c82:	469a      	mov	sl, r3
			s->tvoc_ppb, s->co2_eq_ppm, s->scaled_ethanol_signal/512.0f, s->scaled_h2_signal/512.0f, s->BMP280temperature[0], s->BMP280pressure[0],s->INA219_Voltage, s->INA219_Current, s->INA219_Power);
 8002c84:	68bb      	ldr	r3, [r7, #8]
 8002c86:	8b5b      	ldrh	r3, [r3, #26]
	snprintf(buffer, sizeof(buffer), "%u,%u,%.2f,%.2f,%.2f,%ld,%u,%d,%u\n",
 8002c88:	461e      	mov	r6, r3
			s->tvoc_ppb, s->co2_eq_ppm, s->scaled_ethanol_signal/512.0f, s->scaled_h2_signal/512.0f, s->BMP280temperature[0], s->BMP280pressure[0],s->INA219_Voltage, s->INA219_Current, s->INA219_Power);
 8002c8a:	68bb      	ldr	r3, [r7, #8]
 8002c8c:	8b9b      	ldrh	r3, [r3, #28]
 8002c8e:	ee07 3a90 	vmov	s15, r3
 8002c92:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002c96:	ed9f 7a37 	vldr	s14, [pc, #220]	@ 8002d74 <SDcardWriteData+0x144>
 8002c9a:	eec7 6a87 	vdiv.f32	s13, s15, s14
	snprintf(buffer, sizeof(buffer), "%u,%u,%.2f,%.2f,%.2f,%ld,%u,%d,%u\n",
 8002c9e:	ee16 0a90 	vmov	r0, s13
 8002ca2:	f7fd fc59 	bl	8000558 <__aeabi_f2d>
 8002ca6:	4604      	mov	r4, r0
 8002ca8:	460d      	mov	r5, r1
			s->tvoc_ppb, s->co2_eq_ppm, s->scaled_ethanol_signal/512.0f, s->scaled_h2_signal/512.0f, s->BMP280temperature[0], s->BMP280pressure[0],s->INA219_Voltage, s->INA219_Current, s->INA219_Power);
 8002caa:	68bb      	ldr	r3, [r7, #8]
 8002cac:	8bdb      	ldrh	r3, [r3, #30]
 8002cae:	ee07 3a90 	vmov	s15, r3
 8002cb2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002cb6:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 8002d74 <SDcardWriteData+0x144>
 8002cba:	eec7 6a87 	vdiv.f32	s13, s15, s14
	snprintf(buffer, sizeof(buffer), "%u,%u,%.2f,%.2f,%.2f,%ld,%u,%d,%u\n",
 8002cbe:	ee16 0a90 	vmov	r0, s13
 8002cc2:	f7fd fc49 	bl	8000558 <__aeabi_f2d>
 8002cc6:	4680      	mov	r8, r0
 8002cc8:	4689      	mov	r9, r1
			s->tvoc_ppb, s->co2_eq_ppm, s->scaled_ethanol_signal/512.0f, s->scaled_h2_signal/512.0f, s->BMP280temperature[0], s->BMP280pressure[0],s->INA219_Voltage, s->INA219_Current, s->INA219_Power);
 8002cca:	68bb      	ldr	r3, [r7, #8]
 8002ccc:	681b      	ldr	r3, [r3, #0]
	snprintf(buffer, sizeof(buffer), "%u,%u,%.2f,%.2f,%.2f,%ld,%u,%d,%u\n",
 8002cce:	4618      	mov	r0, r3
 8002cd0:	f7fd fc42 	bl	8000558 <__aeabi_f2d>
 8002cd4:	4683      	mov	fp, r0
 8002cd6:	468c      	mov	ip, r1
 8002cd8:	68b9      	ldr	r1, [r7, #8]
 8002cda:	68c9      	ldr	r1, [r1, #12]
			s->tvoc_ppb, s->co2_eq_ppm, s->scaled_ethanol_signal/512.0f, s->scaled_h2_signal/512.0f, s->BMP280temperature[0], s->BMP280pressure[0],s->INA219_Voltage, s->INA219_Current, s->INA219_Power);
 8002cdc:	68b8      	ldr	r0, [r7, #8]
 8002cde:	8c00      	ldrh	r0, [r0, #32]
	snprintf(buffer, sizeof(buffer), "%u,%u,%.2f,%.2f,%.2f,%ld,%u,%d,%u\n",
 8002ce0:	6078      	str	r0, [r7, #4]
			s->tvoc_ppb, s->co2_eq_ppm, s->scaled_ethanol_signal/512.0f, s->scaled_h2_signal/512.0f, s->BMP280temperature[0], s->BMP280pressure[0],s->INA219_Voltage, s->INA219_Current, s->INA219_Power);
 8002ce2:	68b8      	ldr	r0, [r7, #8]
 8002ce4:	f9b0 0022 	ldrsh.w	r0, [r0, #34]	@ 0x22
	snprintf(buffer, sizeof(buffer), "%u,%u,%.2f,%.2f,%.2f,%ld,%u,%d,%u\n",
 8002ce8:	4602      	mov	r2, r0
			s->tvoc_ppb, s->co2_eq_ppm, s->scaled_ethanol_signal/512.0f, s->scaled_h2_signal/512.0f, s->BMP280temperature[0], s->BMP280pressure[0],s->INA219_Voltage, s->INA219_Current, s->INA219_Power);
 8002cea:	68b8      	ldr	r0, [r7, #8]
 8002cec:	8c80      	ldrh	r0, [r0, #36]	@ 0x24
	snprintf(buffer, sizeof(buffer), "%u,%u,%.2f,%.2f,%.2f,%ld,%u,%d,%u\n",
 8002cee:	4603      	mov	r3, r0
 8002cf0:	f107 0010 	add.w	r0, r7, #16
 8002cf4:	930b      	str	r3, [sp, #44]	@ 0x2c
 8002cf6:	920a      	str	r2, [sp, #40]	@ 0x28
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	9309      	str	r3, [sp, #36]	@ 0x24
 8002cfc:	9108      	str	r1, [sp, #32]
 8002cfe:	e9cd bc06 	strd	fp, ip, [sp, #24]
 8002d02:	e9cd 8904 	strd	r8, r9, [sp, #16]
 8002d06:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8002d0a:	9600      	str	r6, [sp, #0]
 8002d0c:	4653      	mov	r3, sl
 8002d0e:	4a1a      	ldr	r2, [pc, #104]	@ (8002d78 <SDcardWriteData+0x148>)
 8002d10:	21c8      	movs	r1, #200	@ 0xc8
 8002d12:	f011 fd03 	bl	801471c <sniprintf>


	if (f_puts(buffer, &sd->fil) < 0) {
 8002d16:	68fb      	ldr	r3, [r7, #12]
 8002d18:	f503 5381 	add.w	r3, r3, #4128	@ 0x1020
 8002d1c:	3318      	adds	r3, #24
 8002d1e:	f107 0210 	add.w	r2, r7, #16
 8002d22:	4619      	mov	r1, r3
 8002d24:	4610      	mov	r0, r2
 8002d26:	f00f fe4e 	bl	80129c6 <f_puts>
 8002d2a:	4603      	mov	r3, r0
 8002d2c:	2b00      	cmp	r3, #0
 8002d2e:	da02      	bge.n	8002d36 <SDcardWriteData+0x106>
		printf("Error writing to file!\r\n");
 8002d30:	4812      	ldr	r0, [pc, #72]	@ (8002d7c <SDcardWriteData+0x14c>)
 8002d32:	f011 fceb 	bl	801470c <puts>
	}

	if (f_sync(&sd->fil) != FR_OK) {
 8002d36:	68fb      	ldr	r3, [r7, #12]
 8002d38:	f503 5381 	add.w	r3, r3, #4128	@ 0x1020
 8002d3c:	3318      	adds	r3, #24
 8002d3e:	4618      	mov	r0, r3
 8002d40:	f00f fafe 	bl	8012340 <f_sync>
 8002d44:	4603      	mov	r3, r0
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	d002      	beq.n	8002d50 <SDcardWriteData+0x120>
		printf("Error syncing file!\r\n");
 8002d4a:	480d      	ldr	r0, [pc, #52]	@ (8002d80 <SDcardWriteData+0x150>)
 8002d4c:	f011 fcde 	bl	801470c <puts>
	}
	f_sync(&sd->fil);
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	f503 5381 	add.w	r3, r3, #4128	@ 0x1020
 8002d56:	3318      	adds	r3, #24
 8002d58:	4618      	mov	r0, r3
 8002d5a:	f00f faf1 	bl	8012340 <f_sync>
}
 8002d5e:	37dc      	adds	r7, #220	@ 0xdc
 8002d60:	46bd      	mov	sp, r7
 8002d62:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002d66:	bf00      	nop
 8002d68:	08018388 	.word	0x08018388
 8002d6c:	200000d8 	.word	0x200000d8
 8002d70:	0801829c 	.word	0x0801829c
 8002d74:	44000000 	.word	0x44000000
 8002d78:	080183a0 	.word	0x080183a0
 8002d7c:	080183c4 	.word	0x080183c4
 8002d80:	080183dc 	.word	0x080183dc

08002d84 <SDcardClose>:

void SDcardClose(SDcard_t* sd) {
 8002d84:	b580      	push	{r7, lr}
 8002d86:	b082      	sub	sp, #8
 8002d88:	af00      	add	r7, sp, #0
 8002d8a:	6078      	str	r0, [r7, #4]
	if (f_close(&sd->fil) == FR_OK) {
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	f503 5381 	add.w	r3, r3, #4128	@ 0x1020
 8002d92:	3318      	adds	r3, #24
 8002d94:	4618      	mov	r0, r3
 8002d96:	f00f fb51 	bl	801243c <f_close>
 8002d9a:	4603      	mov	r3, r0
 8002d9c:	2b00      	cmp	r3, #0
 8002d9e:	d103      	bne.n	8002da8 <SDcardClose+0x24>
		printf("Closing file!\r\n");
 8002da0:	4805      	ldr	r0, [pc, #20]	@ (8002db8 <SDcardClose+0x34>)
 8002da2:	f011 fcb3 	bl	801470c <puts>
	}
	else {
		printf("Error closing file!\r\n");
	}
}
 8002da6:	e002      	b.n	8002dae <SDcardClose+0x2a>
		printf("Error closing file!\r\n");
 8002da8:	4804      	ldr	r0, [pc, #16]	@ (8002dbc <SDcardClose+0x38>)
 8002daa:	f011 fcaf 	bl	801470c <puts>
}
 8002dae:	bf00      	nop
 8002db0:	3708      	adds	r7, #8
 8002db2:	46bd      	mov	sp, r7
 8002db4:	bd80      	pop	{r7, pc}
 8002db6:	bf00      	nop
 8002db8:	080183f4 	.word	0x080183f4
 8002dbc:	08018404 	.word	0x08018404

08002dc0 <BMP280_Read8>:

//
//	Functions
//
uint8_t BMP280_Read8(uint8_t addr, uint8_t index)
{
 8002dc0:	b580      	push	{r7, lr}
 8002dc2:	b086      	sub	sp, #24
 8002dc4:	af02      	add	r7, sp, #8
 8002dc6:	4603      	mov	r3, r0
 8002dc8:	460a      	mov	r2, r1
 8002dca:	71fb      	strb	r3, [r7, #7]
 8002dcc:	4613      	mov	r3, r2
 8002dce:	71bb      	strb	r3, [r7, #6]
    uint8_t tmp[2];
	tmp[0] = addr;
 8002dd0:	79fb      	ldrb	r3, [r7, #7]
 8002dd2:	733b      	strb	r3, [r7, #12]
	tmp[0] |= (1<<7);
 8002dd4:	7b3b      	ldrb	r3, [r7, #12]
 8002dd6:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8002dda:	b2db      	uxtb	r3, r3
 8002ddc:	733b      	strb	r3, [r7, #12]
	HAL_GPIO_WritePin(sensors[index].CS_Port, sensors[index].CS_Pin, GPIO_PIN_RESET);
 8002dde:	79ba      	ldrb	r2, [r7, #6]
 8002de0:	491c      	ldr	r1, [pc, #112]	@ (8002e54 <BMP280_Read8+0x94>)
 8002de2:	4613      	mov	r3, r2
 8002de4:	009b      	lsls	r3, r3, #2
 8002de6:	4413      	add	r3, r2
 8002de8:	00db      	lsls	r3, r3, #3
 8002dea:	440b      	add	r3, r1
 8002dec:	6818      	ldr	r0, [r3, #0]
 8002dee:	79ba      	ldrb	r2, [r7, #6]
 8002df0:	4918      	ldr	r1, [pc, #96]	@ (8002e54 <BMP280_Read8+0x94>)
 8002df2:	4613      	mov	r3, r2
 8002df4:	009b      	lsls	r3, r3, #2
 8002df6:	4413      	add	r3, r2
 8002df8:	00db      	lsls	r3, r3, #3
 8002dfa:	440b      	add	r3, r1
 8002dfc:	3304      	adds	r3, #4
 8002dfe:	881b      	ldrh	r3, [r3, #0]
 8002e00:	2200      	movs	r2, #0
 8002e02:	4619      	mov	r1, r3
 8002e04:	f003 fe5e 	bl	8006ac4 <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(spi_h, tmp, tmp, 2, 10);
 8002e08:	4b13      	ldr	r3, [pc, #76]	@ (8002e58 <BMP280_Read8+0x98>)
 8002e0a:	6818      	ldr	r0, [r3, #0]
 8002e0c:	f107 020c 	add.w	r2, r7, #12
 8002e10:	f107 010c 	add.w	r1, r7, #12
 8002e14:	230a      	movs	r3, #10
 8002e16:	9300      	str	r3, [sp, #0]
 8002e18:	2302      	movs	r3, #2
 8002e1a:	f007 fcba 	bl	800a792 <HAL_SPI_TransmitReceive>
	HAL_GPIO_WritePin(sensors[index].CS_Port, sensors[index].CS_Pin, GPIO_PIN_SET);
 8002e1e:	79ba      	ldrb	r2, [r7, #6]
 8002e20:	490c      	ldr	r1, [pc, #48]	@ (8002e54 <BMP280_Read8+0x94>)
 8002e22:	4613      	mov	r3, r2
 8002e24:	009b      	lsls	r3, r3, #2
 8002e26:	4413      	add	r3, r2
 8002e28:	00db      	lsls	r3, r3, #3
 8002e2a:	440b      	add	r3, r1
 8002e2c:	6818      	ldr	r0, [r3, #0]
 8002e2e:	79ba      	ldrb	r2, [r7, #6]
 8002e30:	4908      	ldr	r1, [pc, #32]	@ (8002e54 <BMP280_Read8+0x94>)
 8002e32:	4613      	mov	r3, r2
 8002e34:	009b      	lsls	r3, r3, #2
 8002e36:	4413      	add	r3, r2
 8002e38:	00db      	lsls	r3, r3, #3
 8002e3a:	440b      	add	r3, r1
 8002e3c:	3304      	adds	r3, #4
 8002e3e:	881b      	ldrh	r3, [r3, #0]
 8002e40:	2201      	movs	r2, #1
 8002e42:	4619      	mov	r1, r3
 8002e44:	f003 fe3e 	bl	8006ac4 <HAL_GPIO_WritePin>
	return tmp[1];
 8002e48:	7b7b      	ldrb	r3, [r7, #13]
}
 8002e4a:	4618      	mov	r0, r3
 8002e4c:	3710      	adds	r7, #16
 8002e4e:	46bd      	mov	sp, r7
 8002e50:	bd80      	pop	{r7, pc}
 8002e52:	bf00      	nop
 8002e54:	2000005c 	.word	0x2000005c
 8002e58:	20002700 	.word	0x20002700

08002e5c <BMP280_Read16>:
uint16_t BMP280_Read16(uint8_t addr, uint8_t index)
{
 8002e5c:	b580      	push	{r7, lr}
 8002e5e:	b086      	sub	sp, #24
 8002e60:	af02      	add	r7, sp, #8
 8002e62:	4603      	mov	r3, r0
 8002e64:	460a      	mov	r2, r1
 8002e66:	71fb      	strb	r3, [r7, #7]
 8002e68:	4613      	mov	r3, r2
 8002e6a:	71bb      	strb	r3, [r7, #6]
	uint8_t tmp[3];
	tmp[0] = addr;
 8002e6c:	79fb      	ldrb	r3, [r7, #7]
 8002e6e:	733b      	strb	r3, [r7, #12]
	tmp[0] |= (1<<7);
 8002e70:	7b3b      	ldrb	r3, [r7, #12]
 8002e72:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8002e76:	b2db      	uxtb	r3, r3
 8002e78:	733b      	strb	r3, [r7, #12]
	HAL_GPIO_WritePin(sensors[index].CS_Port, sensors[index].CS_Pin, GPIO_PIN_RESET);
 8002e7a:	79ba      	ldrb	r2, [r7, #6]
 8002e7c:	4920      	ldr	r1, [pc, #128]	@ (8002f00 <BMP280_Read16+0xa4>)
 8002e7e:	4613      	mov	r3, r2
 8002e80:	009b      	lsls	r3, r3, #2
 8002e82:	4413      	add	r3, r2
 8002e84:	00db      	lsls	r3, r3, #3
 8002e86:	440b      	add	r3, r1
 8002e88:	6818      	ldr	r0, [r3, #0]
 8002e8a:	79ba      	ldrb	r2, [r7, #6]
 8002e8c:	491c      	ldr	r1, [pc, #112]	@ (8002f00 <BMP280_Read16+0xa4>)
 8002e8e:	4613      	mov	r3, r2
 8002e90:	009b      	lsls	r3, r3, #2
 8002e92:	4413      	add	r3, r2
 8002e94:	00db      	lsls	r3, r3, #3
 8002e96:	440b      	add	r3, r1
 8002e98:	3304      	adds	r3, #4
 8002e9a:	881b      	ldrh	r3, [r3, #0]
 8002e9c:	2200      	movs	r2, #0
 8002e9e:	4619      	mov	r1, r3
 8002ea0:	f003 fe10 	bl	8006ac4 <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(spi_h, tmp, tmp, 3, 10);
 8002ea4:	4b17      	ldr	r3, [pc, #92]	@ (8002f04 <BMP280_Read16+0xa8>)
 8002ea6:	6818      	ldr	r0, [r3, #0]
 8002ea8:	f107 020c 	add.w	r2, r7, #12
 8002eac:	f107 010c 	add.w	r1, r7, #12
 8002eb0:	230a      	movs	r3, #10
 8002eb2:	9300      	str	r3, [sp, #0]
 8002eb4:	2303      	movs	r3, #3
 8002eb6:	f007 fc6c 	bl	800a792 <HAL_SPI_TransmitReceive>
	HAL_GPIO_WritePin(sensors[index].CS_Port, sensors[index].CS_Pin, GPIO_PIN_SET);
 8002eba:	79ba      	ldrb	r2, [r7, #6]
 8002ebc:	4910      	ldr	r1, [pc, #64]	@ (8002f00 <BMP280_Read16+0xa4>)
 8002ebe:	4613      	mov	r3, r2
 8002ec0:	009b      	lsls	r3, r3, #2
 8002ec2:	4413      	add	r3, r2
 8002ec4:	00db      	lsls	r3, r3, #3
 8002ec6:	440b      	add	r3, r1
 8002ec8:	6818      	ldr	r0, [r3, #0]
 8002eca:	79ba      	ldrb	r2, [r7, #6]
 8002ecc:	490c      	ldr	r1, [pc, #48]	@ (8002f00 <BMP280_Read16+0xa4>)
 8002ece:	4613      	mov	r3, r2
 8002ed0:	009b      	lsls	r3, r3, #2
 8002ed2:	4413      	add	r3, r2
 8002ed4:	00db      	lsls	r3, r3, #3
 8002ed6:	440b      	add	r3, r1
 8002ed8:	3304      	adds	r3, #4
 8002eda:	881b      	ldrh	r3, [r3, #0]
 8002edc:	2201      	movs	r2, #1
 8002ede:	4619      	mov	r1, r3
 8002ee0:	f003 fdf0 	bl	8006ac4 <HAL_GPIO_WritePin>
	return ((tmp[1] << 8) | tmp[2]);
 8002ee4:	7b7b      	ldrb	r3, [r7, #13]
 8002ee6:	b21b      	sxth	r3, r3
 8002ee8:	021b      	lsls	r3, r3, #8
 8002eea:	b21a      	sxth	r2, r3
 8002eec:	7bbb      	ldrb	r3, [r7, #14]
 8002eee:	b21b      	sxth	r3, r3
 8002ef0:	4313      	orrs	r3, r2
 8002ef2:	b21b      	sxth	r3, r3
 8002ef4:	b29b      	uxth	r3, r3
}
 8002ef6:	4618      	mov	r0, r3
 8002ef8:	3710      	adds	r7, #16
 8002efa:	46bd      	mov	sp, r7
 8002efc:	bd80      	pop	{r7, pc}
 8002efe:	bf00      	nop
 8002f00:	2000005c 	.word	0x2000005c
 8002f04:	20002700 	.word	0x20002700

08002f08 <BMP280_Read16LE>:

uint16_t BMP280_Read16LE(uint8_t addr, uint8_t index)
{
 8002f08:	b580      	push	{r7, lr}
 8002f0a:	b084      	sub	sp, #16
 8002f0c:	af00      	add	r7, sp, #0
 8002f0e:	4603      	mov	r3, r0
 8002f10:	460a      	mov	r2, r1
 8002f12:	71fb      	strb	r3, [r7, #7]
 8002f14:	4613      	mov	r3, r2
 8002f16:	71bb      	strb	r3, [r7, #6]
	uint16_t tmp;

	tmp = BMP280_Read16(addr, index);
 8002f18:	79ba      	ldrb	r2, [r7, #6]
 8002f1a:	79fb      	ldrb	r3, [r7, #7]
 8002f1c:	4611      	mov	r1, r2
 8002f1e:	4618      	mov	r0, r3
 8002f20:	f7ff ff9c 	bl	8002e5c <BMP280_Read16>
 8002f24:	4603      	mov	r3, r0
 8002f26:	81fb      	strh	r3, [r7, #14]
	return (tmp >> 8) | (tmp << 8);
 8002f28:	89fb      	ldrh	r3, [r7, #14]
 8002f2a:	0a1b      	lsrs	r3, r3, #8
 8002f2c:	b29b      	uxth	r3, r3
 8002f2e:	b21a      	sxth	r2, r3
 8002f30:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002f34:	021b      	lsls	r3, r3, #8
 8002f36:	b21b      	sxth	r3, r3
 8002f38:	4313      	orrs	r3, r2
 8002f3a:	b21b      	sxth	r3, r3
 8002f3c:	b29b      	uxth	r3, r3
}
 8002f3e:	4618      	mov	r0, r3
 8002f40:	3710      	adds	r7, #16
 8002f42:	46bd      	mov	sp, r7
 8002f44:	bd80      	pop	{r7, pc}
	...

08002f48 <BMP280_Write8>:

void BMP280_Write8(uint8_t address, uint8_t data, uint8_t index)
{
 8002f48:	b580      	push	{r7, lr}
 8002f4a:	b086      	sub	sp, #24
 8002f4c:	af02      	add	r7, sp, #8
 8002f4e:	4603      	mov	r3, r0
 8002f50:	71fb      	strb	r3, [r7, #7]
 8002f52:	460b      	mov	r3, r1
 8002f54:	71bb      	strb	r3, [r7, #6]
 8002f56:	4613      	mov	r3, r2
 8002f58:	717b      	strb	r3, [r7, #5]
	uint8_t tmp[2];
	tmp[0] = address;
 8002f5a:	79fb      	ldrb	r3, [r7, #7]
 8002f5c:	733b      	strb	r3, [r7, #12]
	tmp[0] &= ~(1<<7);
 8002f5e:	7b3b      	ldrb	r3, [r7, #12]
 8002f60:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002f64:	b2db      	uxtb	r3, r3
 8002f66:	733b      	strb	r3, [r7, #12]
	tmp[1] = data;
 8002f68:	79bb      	ldrb	r3, [r7, #6]
 8002f6a:	737b      	strb	r3, [r7, #13]
	HAL_GPIO_WritePin(sensors[index].CS_Port, sensors[index].CS_Pin, GPIO_PIN_RESET);
 8002f6c:	797a      	ldrb	r2, [r7, #5]
 8002f6e:	491c      	ldr	r1, [pc, #112]	@ (8002fe0 <BMP280_Write8+0x98>)
 8002f70:	4613      	mov	r3, r2
 8002f72:	009b      	lsls	r3, r3, #2
 8002f74:	4413      	add	r3, r2
 8002f76:	00db      	lsls	r3, r3, #3
 8002f78:	440b      	add	r3, r1
 8002f7a:	6818      	ldr	r0, [r3, #0]
 8002f7c:	797a      	ldrb	r2, [r7, #5]
 8002f7e:	4918      	ldr	r1, [pc, #96]	@ (8002fe0 <BMP280_Write8+0x98>)
 8002f80:	4613      	mov	r3, r2
 8002f82:	009b      	lsls	r3, r3, #2
 8002f84:	4413      	add	r3, r2
 8002f86:	00db      	lsls	r3, r3, #3
 8002f88:	440b      	add	r3, r1
 8002f8a:	3304      	adds	r3, #4
 8002f8c:	881b      	ldrh	r3, [r3, #0]
 8002f8e:	2200      	movs	r2, #0
 8002f90:	4619      	mov	r1, r3
 8002f92:	f003 fd97 	bl	8006ac4 <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(spi_h, tmp, tmp, 2, 10);
 8002f96:	4b13      	ldr	r3, [pc, #76]	@ (8002fe4 <BMP280_Write8+0x9c>)
 8002f98:	6818      	ldr	r0, [r3, #0]
 8002f9a:	f107 020c 	add.w	r2, r7, #12
 8002f9e:	f107 010c 	add.w	r1, r7, #12
 8002fa2:	230a      	movs	r3, #10
 8002fa4:	9300      	str	r3, [sp, #0]
 8002fa6:	2302      	movs	r3, #2
 8002fa8:	f007 fbf3 	bl	800a792 <HAL_SPI_TransmitReceive>
	HAL_GPIO_WritePin(sensors[index].CS_Port, sensors[index].CS_Pin, GPIO_PIN_SET);
 8002fac:	797a      	ldrb	r2, [r7, #5]
 8002fae:	490c      	ldr	r1, [pc, #48]	@ (8002fe0 <BMP280_Write8+0x98>)
 8002fb0:	4613      	mov	r3, r2
 8002fb2:	009b      	lsls	r3, r3, #2
 8002fb4:	4413      	add	r3, r2
 8002fb6:	00db      	lsls	r3, r3, #3
 8002fb8:	440b      	add	r3, r1
 8002fba:	6818      	ldr	r0, [r3, #0]
 8002fbc:	797a      	ldrb	r2, [r7, #5]
 8002fbe:	4908      	ldr	r1, [pc, #32]	@ (8002fe0 <BMP280_Write8+0x98>)
 8002fc0:	4613      	mov	r3, r2
 8002fc2:	009b      	lsls	r3, r3, #2
 8002fc4:	4413      	add	r3, r2
 8002fc6:	00db      	lsls	r3, r3, #3
 8002fc8:	440b      	add	r3, r1
 8002fca:	3304      	adds	r3, #4
 8002fcc:	881b      	ldrh	r3, [r3, #0]
 8002fce:	2201      	movs	r2, #1
 8002fd0:	4619      	mov	r1, r3
 8002fd2:	f003 fd77 	bl	8006ac4 <HAL_GPIO_WritePin>
}
 8002fd6:	bf00      	nop
 8002fd8:	3710      	adds	r7, #16
 8002fda:	46bd      	mov	sp, r7
 8002fdc:	bd80      	pop	{r7, pc}
 8002fde:	bf00      	nop
 8002fe0:	2000005c 	.word	0x2000005c
 8002fe4:	20002700 	.word	0x20002700

08002fe8 <BMP280_Read24>:

uint32_t BMP280_Read24(uint8_t addr, uint8_t index)
{
 8002fe8:	b580      	push	{r7, lr}
 8002fea:	b086      	sub	sp, #24
 8002fec:	af02      	add	r7, sp, #8
 8002fee:	4603      	mov	r3, r0
 8002ff0:	460a      	mov	r2, r1
 8002ff2:	71fb      	strb	r3, [r7, #7]
 8002ff4:	4613      	mov	r3, r2
 8002ff6:	71bb      	strb	r3, [r7, #6]
	uint8_t tmp[4];
	tmp[0] = addr;
 8002ff8:	79fb      	ldrb	r3, [r7, #7]
 8002ffa:	733b      	strb	r3, [r7, #12]
	tmp[0] |= (1<<7);
 8002ffc:	7b3b      	ldrb	r3, [r7, #12]
 8002ffe:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8003002:	b2db      	uxtb	r3, r3
 8003004:	733b      	strb	r3, [r7, #12]
	HAL_GPIO_WritePin(sensors[index].CS_Port, sensors[index].CS_Pin, GPIO_PIN_RESET);
 8003006:	79ba      	ldrb	r2, [r7, #6]
 8003008:	491f      	ldr	r1, [pc, #124]	@ (8003088 <BMP280_Read24+0xa0>)
 800300a:	4613      	mov	r3, r2
 800300c:	009b      	lsls	r3, r3, #2
 800300e:	4413      	add	r3, r2
 8003010:	00db      	lsls	r3, r3, #3
 8003012:	440b      	add	r3, r1
 8003014:	6818      	ldr	r0, [r3, #0]
 8003016:	79ba      	ldrb	r2, [r7, #6]
 8003018:	491b      	ldr	r1, [pc, #108]	@ (8003088 <BMP280_Read24+0xa0>)
 800301a:	4613      	mov	r3, r2
 800301c:	009b      	lsls	r3, r3, #2
 800301e:	4413      	add	r3, r2
 8003020:	00db      	lsls	r3, r3, #3
 8003022:	440b      	add	r3, r1
 8003024:	3304      	adds	r3, #4
 8003026:	881b      	ldrh	r3, [r3, #0]
 8003028:	2200      	movs	r2, #0
 800302a:	4619      	mov	r1, r3
 800302c:	f003 fd4a 	bl	8006ac4 <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(spi_h, tmp, tmp, 3, 10);
 8003030:	4b16      	ldr	r3, [pc, #88]	@ (800308c <BMP280_Read24+0xa4>)
 8003032:	6818      	ldr	r0, [r3, #0]
 8003034:	f107 020c 	add.w	r2, r7, #12
 8003038:	f107 010c 	add.w	r1, r7, #12
 800303c:	230a      	movs	r3, #10
 800303e:	9300      	str	r3, [sp, #0]
 8003040:	2303      	movs	r3, #3
 8003042:	f007 fba6 	bl	800a792 <HAL_SPI_TransmitReceive>
	HAL_GPIO_WritePin(sensors[index].CS_Port, sensors[index].CS_Pin, GPIO_PIN_SET);
 8003046:	79ba      	ldrb	r2, [r7, #6]
 8003048:	490f      	ldr	r1, [pc, #60]	@ (8003088 <BMP280_Read24+0xa0>)
 800304a:	4613      	mov	r3, r2
 800304c:	009b      	lsls	r3, r3, #2
 800304e:	4413      	add	r3, r2
 8003050:	00db      	lsls	r3, r3, #3
 8003052:	440b      	add	r3, r1
 8003054:	6818      	ldr	r0, [r3, #0]
 8003056:	79ba      	ldrb	r2, [r7, #6]
 8003058:	490b      	ldr	r1, [pc, #44]	@ (8003088 <BMP280_Read24+0xa0>)
 800305a:	4613      	mov	r3, r2
 800305c:	009b      	lsls	r3, r3, #2
 800305e:	4413      	add	r3, r2
 8003060:	00db      	lsls	r3, r3, #3
 8003062:	440b      	add	r3, r1
 8003064:	3304      	adds	r3, #4
 8003066:	881b      	ldrh	r3, [r3, #0]
 8003068:	2201      	movs	r2, #1
 800306a:	4619      	mov	r1, r3
 800306c:	f003 fd2a 	bl	8006ac4 <HAL_GPIO_WritePin>
	return ((tmp[1] << 16) | tmp[2] << 8 | tmp[3]);
 8003070:	7b7b      	ldrb	r3, [r7, #13]
 8003072:	041a      	lsls	r2, r3, #16
 8003074:	7bbb      	ldrb	r3, [r7, #14]
 8003076:	021b      	lsls	r3, r3, #8
 8003078:	4313      	orrs	r3, r2
 800307a:	7bfa      	ldrb	r2, [r7, #15]
 800307c:	4313      	orrs	r3, r2
}
 800307e:	4618      	mov	r0, r3
 8003080:	3710      	adds	r7, #16
 8003082:	46bd      	mov	sp, r7
 8003084:	bd80      	pop	{r7, pc}
 8003086:	bf00      	nop
 8003088:	2000005c 	.word	0x2000005c
 800308c:	20002700 	.word	0x20002700

08003090 <BMP280_Init>:
{
	BMP280_Write8(BMP280_CONFIG, (((standby_time & 0x7) << 5) | ((filter & 0x7) << 2)) & 0xFC, index);
}

uint8_t BMP280_Init(SPI_HandleTypeDef *spi_handler, uint8_t temperature_resolution, uint8_t pressure_oversampling, uint8_t mode, uint8_t index)
{
 8003090:	b590      	push	{r4, r7, lr}
 8003092:	b085      	sub	sp, #20
 8003094:	af00      	add	r7, sp, #0
 8003096:	6078      	str	r0, [r7, #4]
 8003098:	4608      	mov	r0, r1
 800309a:	4611      	mov	r1, r2
 800309c:	461a      	mov	r2, r3
 800309e:	4603      	mov	r3, r0
 80030a0:	70fb      	strb	r3, [r7, #3]
 80030a2:	460b      	mov	r3, r1
 80030a4:	70bb      	strb	r3, [r7, #2]
 80030a6:	4613      	mov	r3, r2
 80030a8:	707b      	strb	r3, [r7, #1]
	spi_h = spi_handler;
 80030aa:	4abb      	ldr	r2, [pc, #748]	@ (8003398 <BMP280_Init+0x308>)
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	6013      	str	r3, [r2, #0]
	HAL_GPIO_WritePin(sensors[index].CS_Port, sensors[index].CS_Pin, GPIO_PIN_RESET);
 80030b0:	f897 2020 	ldrb.w	r2, [r7, #32]
 80030b4:	49b9      	ldr	r1, [pc, #740]	@ (800339c <BMP280_Init+0x30c>)
 80030b6:	4613      	mov	r3, r2
 80030b8:	009b      	lsls	r3, r3, #2
 80030ba:	4413      	add	r3, r2
 80030bc:	00db      	lsls	r3, r3, #3
 80030be:	440b      	add	r3, r1
 80030c0:	6818      	ldr	r0, [r3, #0]
 80030c2:	f897 2020 	ldrb.w	r2, [r7, #32]
 80030c6:	49b5      	ldr	r1, [pc, #724]	@ (800339c <BMP280_Init+0x30c>)
 80030c8:	4613      	mov	r3, r2
 80030ca:	009b      	lsls	r3, r3, #2
 80030cc:	4413      	add	r3, r2
 80030ce:	00db      	lsls	r3, r3, #3
 80030d0:	440b      	add	r3, r1
 80030d2:	3304      	adds	r3, #4
 80030d4:	881b      	ldrh	r3, [r3, #0]
 80030d6:	2200      	movs	r2, #0
 80030d8:	4619      	mov	r1, r3
 80030da:	f003 fcf3 	bl	8006ac4 <HAL_GPIO_WritePin>
	HAL_Delay(5);
 80030de:	2005      	movs	r0, #5
 80030e0:	f002 fb6c 	bl	80057bc <HAL_Delay>
	HAL_GPIO_WritePin(sensors[index].CS_Port, sensors[index].CS_Pin, GPIO_PIN_SET);
 80030e4:	f897 2020 	ldrb.w	r2, [r7, #32]
 80030e8:	49ac      	ldr	r1, [pc, #688]	@ (800339c <BMP280_Init+0x30c>)
 80030ea:	4613      	mov	r3, r2
 80030ec:	009b      	lsls	r3, r3, #2
 80030ee:	4413      	add	r3, r2
 80030f0:	00db      	lsls	r3, r3, #3
 80030f2:	440b      	add	r3, r1
 80030f4:	6818      	ldr	r0, [r3, #0]
 80030f6:	f897 2020 	ldrb.w	r2, [r7, #32]
 80030fa:	49a8      	ldr	r1, [pc, #672]	@ (800339c <BMP280_Init+0x30c>)
 80030fc:	4613      	mov	r3, r2
 80030fe:	009b      	lsls	r3, r3, #2
 8003100:	4413      	add	r3, r2
 8003102:	00db      	lsls	r3, r3, #3
 8003104:	440b      	add	r3, r1
 8003106:	3304      	adds	r3, #4
 8003108:	881b      	ldrh	r3, [r3, #0]
 800310a:	2201      	movs	r2, #1
 800310c:	4619      	mov	r1, r3
 800310e:	f003 fcd9 	bl	8006ac4 <HAL_GPIO_WritePin>

	if (mode > BMP280_NORMALMODE)
 8003112:	787b      	ldrb	r3, [r7, #1]
 8003114:	2b03      	cmp	r3, #3
 8003116:	d901      	bls.n	800311c <BMP280_Init+0x8c>
	    mode = BMP280_NORMALMODE;
 8003118:	2303      	movs	r3, #3
 800311a:	707b      	strb	r3, [r7, #1]
	sensors[index]._mode = mode;
 800311c:	f897 2020 	ldrb.w	r2, [r7, #32]
 8003120:	499e      	ldr	r1, [pc, #632]	@ (800339c <BMP280_Init+0x30c>)
 8003122:	4613      	mov	r3, r2
 8003124:	009b      	lsls	r3, r3, #2
 8003126:	4413      	add	r3, r2
 8003128:	00db      	lsls	r3, r3, #3
 800312a:	440b      	add	r3, r1
 800312c:	3308      	adds	r3, #8
 800312e:	787a      	ldrb	r2, [r7, #1]
 8003130:	701a      	strb	r2, [r3, #0]
	if(mode == BMP280_FORCEDMODE)
 8003132:	787b      	ldrb	r3, [r7, #1]
 8003134:	2b01      	cmp	r3, #1
 8003136:	d101      	bne.n	800313c <BMP280_Init+0xac>
		mode = BMP280_SLEEPMODE;
 8003138:	2300      	movs	r3, #0
 800313a:	707b      	strb	r3, [r7, #1]
	if (temperature_resolution > BMP280_TEMPERATURE_20BIT)
 800313c:	78fb      	ldrb	r3, [r7, #3]
 800313e:	2b05      	cmp	r3, #5
 8003140:	d901      	bls.n	8003146 <BMP280_Init+0xb6>
		temperature_resolution = BMP280_TEMPERATURE_20BIT;
 8003142:	2305      	movs	r3, #5
 8003144:	70fb      	strb	r3, [r7, #3]
	sensors[index]._temperature_res = temperature_resolution;
 8003146:	f897 2020 	ldrb.w	r2, [r7, #32]
 800314a:	4994      	ldr	r1, [pc, #592]	@ (800339c <BMP280_Init+0x30c>)
 800314c:	4613      	mov	r3, r2
 800314e:	009b      	lsls	r3, r3, #2
 8003150:	4413      	add	r3, r2
 8003152:	00db      	lsls	r3, r3, #3
 8003154:	440b      	add	r3, r1
 8003156:	3306      	adds	r3, #6
 8003158:	78fa      	ldrb	r2, [r7, #3]
 800315a:	701a      	strb	r2, [r3, #0]
	if (pressure_oversampling > BMP280_ULTRAHIGHRES)
 800315c:	78bb      	ldrb	r3, [r7, #2]
 800315e:	2b05      	cmp	r3, #5
 8003160:	d901      	bls.n	8003166 <BMP280_Init+0xd6>
		pressure_oversampling = BMP280_ULTRAHIGHRES;
 8003162:	2305      	movs	r3, #5
 8003164:	70bb      	strb	r3, [r7, #2]
	sensors[index]._pressure_oversampling = pressure_oversampling;
 8003166:	f897 2020 	ldrb.w	r2, [r7, #32]
 800316a:	498c      	ldr	r1, [pc, #560]	@ (800339c <BMP280_Init+0x30c>)
 800316c:	4613      	mov	r3, r2
 800316e:	009b      	lsls	r3, r3, #2
 8003170:	4413      	add	r3, r2
 8003172:	00db      	lsls	r3, r3, #3
 8003174:	440b      	add	r3, r1
 8003176:	3307      	adds	r3, #7
 8003178:	78ba      	ldrb	r2, [r7, #2]
 800317a:	701a      	strb	r2, [r3, #0]

	uint8_t loop_count = 0;
 800317c:	2300      	movs	r3, #0
 800317e:	73fb      	strb	r3, [r7, #15]
	while(BMP280_Read8(BMP280_CHIPID, index) != 0x58)
 8003180:	e002      	b.n	8003188 <BMP280_Init+0xf8>
	{
		loop_count++;
 8003182:	7bfb      	ldrb	r3, [r7, #15]
 8003184:	3301      	adds	r3, #1
 8003186:	73fb      	strb	r3, [r7, #15]
	while(BMP280_Read8(BMP280_CHIPID, index) != 0x58)
 8003188:	f897 3020 	ldrb.w	r3, [r7, #32]
 800318c:	4619      	mov	r1, r3
 800318e:	20d0      	movs	r0, #208	@ 0xd0
 8003190:	f7ff fe16 	bl	8002dc0 <BMP280_Read8>
 8003194:	4603      	mov	r3, r0
 8003196:	2b58      	cmp	r3, #88	@ 0x58
 8003198:	d1f3      	bne.n	8003182 <BMP280_Init+0xf2>
			return 0;
		}
	}

	/* read calibration data */
	sensors[index].t1 = BMP280_Read16LE(BMP280_DIG_T1, index);
 800319a:	f897 4020 	ldrb.w	r4, [r7, #32]
 800319e:	f897 3020 	ldrb.w	r3, [r7, #32]
 80031a2:	4619      	mov	r1, r3
 80031a4:	2088      	movs	r0, #136	@ 0x88
 80031a6:	f7ff feaf 	bl	8002f08 <BMP280_Read16LE>
 80031aa:	4603      	mov	r3, r0
 80031ac:	4619      	mov	r1, r3
 80031ae:	4a7b      	ldr	r2, [pc, #492]	@ (800339c <BMP280_Init+0x30c>)
 80031b0:	4623      	mov	r3, r4
 80031b2:	009b      	lsls	r3, r3, #2
 80031b4:	4423      	add	r3, r4
 80031b6:	00db      	lsls	r3, r3, #3
 80031b8:	4413      	add	r3, r2
 80031ba:	331e      	adds	r3, #30
 80031bc:	460a      	mov	r2, r1
 80031be:	801a      	strh	r2, [r3, #0]
	sensors[index].t2 = BMP280_Read16LE(BMP280_DIG_T2, index);
 80031c0:	f897 3020 	ldrb.w	r3, [r7, #32]
 80031c4:	4619      	mov	r1, r3
 80031c6:	208a      	movs	r0, #138	@ 0x8a
 80031c8:	f7ff fe9e 	bl	8002f08 <BMP280_Read16LE>
 80031cc:	4603      	mov	r3, r0
 80031ce:	f897 2020 	ldrb.w	r2, [r7, #32]
 80031d2:	b218      	sxth	r0, r3
 80031d4:	4971      	ldr	r1, [pc, #452]	@ (800339c <BMP280_Init+0x30c>)
 80031d6:	4613      	mov	r3, r2
 80031d8:	009b      	lsls	r3, r3, #2
 80031da:	4413      	add	r3, r2
 80031dc:	00db      	lsls	r3, r3, #3
 80031de:	440b      	add	r3, r1
 80031e0:	330a      	adds	r3, #10
 80031e2:	4602      	mov	r2, r0
 80031e4:	801a      	strh	r2, [r3, #0]
	sensors[index].t3 = BMP280_Read16LE(BMP280_DIG_T3, index);
 80031e6:	f897 3020 	ldrb.w	r3, [r7, #32]
 80031ea:	4619      	mov	r1, r3
 80031ec:	208c      	movs	r0, #140	@ 0x8c
 80031ee:	f7ff fe8b 	bl	8002f08 <BMP280_Read16LE>
 80031f2:	4603      	mov	r3, r0
 80031f4:	f897 2020 	ldrb.w	r2, [r7, #32]
 80031f8:	b218      	sxth	r0, r3
 80031fa:	4968      	ldr	r1, [pc, #416]	@ (800339c <BMP280_Init+0x30c>)
 80031fc:	4613      	mov	r3, r2
 80031fe:	009b      	lsls	r3, r3, #2
 8003200:	4413      	add	r3, r2
 8003202:	00db      	lsls	r3, r3, #3
 8003204:	440b      	add	r3, r1
 8003206:	330c      	adds	r3, #12
 8003208:	4602      	mov	r2, r0
 800320a:	801a      	strh	r2, [r3, #0]

	sensors[index].p1 = BMP280_Read16LE(BMP280_DIG_P1, index);
 800320c:	f897 4020 	ldrb.w	r4, [r7, #32]
 8003210:	f897 3020 	ldrb.w	r3, [r7, #32]
 8003214:	4619      	mov	r1, r3
 8003216:	208e      	movs	r0, #142	@ 0x8e
 8003218:	f7ff fe76 	bl	8002f08 <BMP280_Read16LE>
 800321c:	4603      	mov	r3, r0
 800321e:	4619      	mov	r1, r3
 8003220:	4a5e      	ldr	r2, [pc, #376]	@ (800339c <BMP280_Init+0x30c>)
 8003222:	4623      	mov	r3, r4
 8003224:	009b      	lsls	r3, r3, #2
 8003226:	4423      	add	r3, r4
 8003228:	00db      	lsls	r3, r3, #3
 800322a:	4413      	add	r3, r2
 800322c:	3320      	adds	r3, #32
 800322e:	460a      	mov	r2, r1
 8003230:	801a      	strh	r2, [r3, #0]
	sensors[index].p2 = BMP280_Read16LE(BMP280_DIG_P2, index);
 8003232:	f897 3020 	ldrb.w	r3, [r7, #32]
 8003236:	4619      	mov	r1, r3
 8003238:	2090      	movs	r0, #144	@ 0x90
 800323a:	f7ff fe65 	bl	8002f08 <BMP280_Read16LE>
 800323e:	4603      	mov	r3, r0
 8003240:	f897 2020 	ldrb.w	r2, [r7, #32]
 8003244:	b218      	sxth	r0, r3
 8003246:	4955      	ldr	r1, [pc, #340]	@ (800339c <BMP280_Init+0x30c>)
 8003248:	4613      	mov	r3, r2
 800324a:	009b      	lsls	r3, r3, #2
 800324c:	4413      	add	r3, r2
 800324e:	00db      	lsls	r3, r3, #3
 8003250:	440b      	add	r3, r1
 8003252:	330e      	adds	r3, #14
 8003254:	4602      	mov	r2, r0
 8003256:	801a      	strh	r2, [r3, #0]
	sensors[index].p3 = BMP280_Read16LE(BMP280_DIG_P3, index);
 8003258:	f897 3020 	ldrb.w	r3, [r7, #32]
 800325c:	4619      	mov	r1, r3
 800325e:	2092      	movs	r0, #146	@ 0x92
 8003260:	f7ff fe52 	bl	8002f08 <BMP280_Read16LE>
 8003264:	4603      	mov	r3, r0
 8003266:	f897 2020 	ldrb.w	r2, [r7, #32]
 800326a:	b218      	sxth	r0, r3
 800326c:	494b      	ldr	r1, [pc, #300]	@ (800339c <BMP280_Init+0x30c>)
 800326e:	4613      	mov	r3, r2
 8003270:	009b      	lsls	r3, r3, #2
 8003272:	4413      	add	r3, r2
 8003274:	00db      	lsls	r3, r3, #3
 8003276:	440b      	add	r3, r1
 8003278:	3310      	adds	r3, #16
 800327a:	4602      	mov	r2, r0
 800327c:	801a      	strh	r2, [r3, #0]
	sensors[index].p4 = BMP280_Read16LE(BMP280_DIG_P4, index);
 800327e:	f897 3020 	ldrb.w	r3, [r7, #32]
 8003282:	4619      	mov	r1, r3
 8003284:	2094      	movs	r0, #148	@ 0x94
 8003286:	f7ff fe3f 	bl	8002f08 <BMP280_Read16LE>
 800328a:	4603      	mov	r3, r0
 800328c:	f897 2020 	ldrb.w	r2, [r7, #32]
 8003290:	b218      	sxth	r0, r3
 8003292:	4942      	ldr	r1, [pc, #264]	@ (800339c <BMP280_Init+0x30c>)
 8003294:	4613      	mov	r3, r2
 8003296:	009b      	lsls	r3, r3, #2
 8003298:	4413      	add	r3, r2
 800329a:	00db      	lsls	r3, r3, #3
 800329c:	440b      	add	r3, r1
 800329e:	3312      	adds	r3, #18
 80032a0:	4602      	mov	r2, r0
 80032a2:	801a      	strh	r2, [r3, #0]
	sensors[index].p5 = BMP280_Read16LE(BMP280_DIG_P5, index);
 80032a4:	f897 3020 	ldrb.w	r3, [r7, #32]
 80032a8:	4619      	mov	r1, r3
 80032aa:	2096      	movs	r0, #150	@ 0x96
 80032ac:	f7ff fe2c 	bl	8002f08 <BMP280_Read16LE>
 80032b0:	4603      	mov	r3, r0
 80032b2:	f897 2020 	ldrb.w	r2, [r7, #32]
 80032b6:	b218      	sxth	r0, r3
 80032b8:	4938      	ldr	r1, [pc, #224]	@ (800339c <BMP280_Init+0x30c>)
 80032ba:	4613      	mov	r3, r2
 80032bc:	009b      	lsls	r3, r3, #2
 80032be:	4413      	add	r3, r2
 80032c0:	00db      	lsls	r3, r3, #3
 80032c2:	440b      	add	r3, r1
 80032c4:	3314      	adds	r3, #20
 80032c6:	4602      	mov	r2, r0
 80032c8:	801a      	strh	r2, [r3, #0]
	sensors[index].p6 = BMP280_Read16LE(BMP280_DIG_P6, index);
 80032ca:	f897 3020 	ldrb.w	r3, [r7, #32]
 80032ce:	4619      	mov	r1, r3
 80032d0:	2098      	movs	r0, #152	@ 0x98
 80032d2:	f7ff fe19 	bl	8002f08 <BMP280_Read16LE>
 80032d6:	4603      	mov	r3, r0
 80032d8:	f897 2020 	ldrb.w	r2, [r7, #32]
 80032dc:	b218      	sxth	r0, r3
 80032de:	492f      	ldr	r1, [pc, #188]	@ (800339c <BMP280_Init+0x30c>)
 80032e0:	4613      	mov	r3, r2
 80032e2:	009b      	lsls	r3, r3, #2
 80032e4:	4413      	add	r3, r2
 80032e6:	00db      	lsls	r3, r3, #3
 80032e8:	440b      	add	r3, r1
 80032ea:	3316      	adds	r3, #22
 80032ec:	4602      	mov	r2, r0
 80032ee:	801a      	strh	r2, [r3, #0]
	sensors[index].p7 = BMP280_Read16LE(BMP280_DIG_P7, index);
 80032f0:	f897 3020 	ldrb.w	r3, [r7, #32]
 80032f4:	4619      	mov	r1, r3
 80032f6:	209a      	movs	r0, #154	@ 0x9a
 80032f8:	f7ff fe06 	bl	8002f08 <BMP280_Read16LE>
 80032fc:	4603      	mov	r3, r0
 80032fe:	f897 2020 	ldrb.w	r2, [r7, #32]
 8003302:	b218      	sxth	r0, r3
 8003304:	4925      	ldr	r1, [pc, #148]	@ (800339c <BMP280_Init+0x30c>)
 8003306:	4613      	mov	r3, r2
 8003308:	009b      	lsls	r3, r3, #2
 800330a:	4413      	add	r3, r2
 800330c:	00db      	lsls	r3, r3, #3
 800330e:	440b      	add	r3, r1
 8003310:	3318      	adds	r3, #24
 8003312:	4602      	mov	r2, r0
 8003314:	801a      	strh	r2, [r3, #0]
	sensors[index].p8 = BMP280_Read16LE(BMP280_DIG_P8, index);
 8003316:	f897 3020 	ldrb.w	r3, [r7, #32]
 800331a:	4619      	mov	r1, r3
 800331c:	209c      	movs	r0, #156	@ 0x9c
 800331e:	f7ff fdf3 	bl	8002f08 <BMP280_Read16LE>
 8003322:	4603      	mov	r3, r0
 8003324:	f897 2020 	ldrb.w	r2, [r7, #32]
 8003328:	b218      	sxth	r0, r3
 800332a:	491c      	ldr	r1, [pc, #112]	@ (800339c <BMP280_Init+0x30c>)
 800332c:	4613      	mov	r3, r2
 800332e:	009b      	lsls	r3, r3, #2
 8003330:	4413      	add	r3, r2
 8003332:	00db      	lsls	r3, r3, #3
 8003334:	440b      	add	r3, r1
 8003336:	331a      	adds	r3, #26
 8003338:	4602      	mov	r2, r0
 800333a:	801a      	strh	r2, [r3, #0]
	sensors[index].p9 = BMP280_Read16LE(BMP280_DIG_P9, index);
 800333c:	f897 3020 	ldrb.w	r3, [r7, #32]
 8003340:	4619      	mov	r1, r3
 8003342:	209e      	movs	r0, #158	@ 0x9e
 8003344:	f7ff fde0 	bl	8002f08 <BMP280_Read16LE>
 8003348:	4603      	mov	r3, r0
 800334a:	f897 2020 	ldrb.w	r2, [r7, #32]
 800334e:	b218      	sxth	r0, r3
 8003350:	4912      	ldr	r1, [pc, #72]	@ (800339c <BMP280_Init+0x30c>)
 8003352:	4613      	mov	r3, r2
 8003354:	009b      	lsls	r3, r3, #2
 8003356:	4413      	add	r3, r2
 8003358:	00db      	lsls	r3, r3, #3
 800335a:	440b      	add	r3, r1
 800335c:	331c      	adds	r3, #28
 800335e:	4602      	mov	r2, r0
 8003360:	801a      	strh	r2, [r3, #0]

	BMP280_Write8(BMP280_CONTROL, ((temperature_resolution<<5) | (pressure_oversampling<<2) | mode), index);
 8003362:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003366:	015b      	lsls	r3, r3, #5
 8003368:	b25a      	sxtb	r2, r3
 800336a:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800336e:	009b      	lsls	r3, r3, #2
 8003370:	b25b      	sxtb	r3, r3
 8003372:	4313      	orrs	r3, r2
 8003374:	b25a      	sxtb	r2, r3
 8003376:	f997 3001 	ldrsb.w	r3, [r7, #1]
 800337a:	4313      	orrs	r3, r2
 800337c:	b25b      	sxtb	r3, r3
 800337e:	b2db      	uxtb	r3, r3
 8003380:	f897 2020 	ldrb.w	r2, [r7, #32]
 8003384:	4619      	mov	r1, r3
 8003386:	20f4      	movs	r0, #244	@ 0xf4
 8003388:	f7ff fdde 	bl	8002f48 <BMP280_Write8>
	return 1;
 800338c:	2301      	movs	r3, #1
}
 800338e:	4618      	mov	r0, r3
 8003390:	3714      	adds	r7, #20
 8003392:	46bd      	mov	sp, r7
 8003394:	bd90      	pop	{r4, r7, pc}
 8003396:	bf00      	nop
 8003398:	20002700 	.word	0x20002700
 800339c:	2000005c 	.word	0x2000005c

080033a0 <BMP280_ReadTemperature>:

float BMP280_ReadTemperature(uint8_t index)
{
 80033a0:	b590      	push	{r4, r7, lr}
 80033a2:	b089      	sub	sp, #36	@ 0x24
 80033a4:	af00      	add	r7, sp, #0
 80033a6:	4603      	mov	r3, r0
 80033a8:	71fb      	strb	r3, [r7, #7]
  int32_t var1, var2;

  if(sensors[index]._mode == BMP280_FORCEDMODE)
 80033aa:	79fa      	ldrb	r2, [r7, #7]
 80033ac:	495e      	ldr	r1, [pc, #376]	@ (8003528 <BMP280_ReadTemperature+0x188>)
 80033ae:	4613      	mov	r3, r2
 80033b0:	009b      	lsls	r3, r3, #2
 80033b2:	4413      	add	r3, r2
 80033b4:	00db      	lsls	r3, r3, #3
 80033b6:	440b      	add	r3, r1
 80033b8:	3308      	adds	r3, #8
 80033ba:	781b      	ldrb	r3, [r3, #0]
 80033bc:	2b01      	cmp	r3, #1
 80033be:	f040 80a9 	bne.w	8003514 <BMP280_ReadTemperature+0x174>
  {
	  uint8_t mode;
	  uint8_t ctrl = BMP280_Read8(BMP280_CONTROL, index);
 80033c2:	79fb      	ldrb	r3, [r7, #7]
 80033c4:	4619      	mov	r1, r3
 80033c6:	20f4      	movs	r0, #244	@ 0xf4
 80033c8:	f7ff fcfa 	bl	8002dc0 <BMP280_Read8>
 80033cc:	4603      	mov	r3, r0
 80033ce:	77fb      	strb	r3, [r7, #31]
	  ctrl &= ~(0x03);
 80033d0:	7ffb      	ldrb	r3, [r7, #31]
 80033d2:	f023 0303 	bic.w	r3, r3, #3
 80033d6:	77fb      	strb	r3, [r7, #31]
	  ctrl |= BMP280_FORCEDMODE;
 80033d8:	7ffb      	ldrb	r3, [r7, #31]
 80033da:	f043 0301 	orr.w	r3, r3, #1
 80033de:	77fb      	strb	r3, [r7, #31]
	  BMP280_Write8(BMP280_CONTROL, ctrl, index);
 80033e0:	79fa      	ldrb	r2, [r7, #7]
 80033e2:	7ffb      	ldrb	r3, [r7, #31]
 80033e4:	4619      	mov	r1, r3
 80033e6:	20f4      	movs	r0, #244	@ 0xf4
 80033e8:	f7ff fdae 	bl	8002f48 <BMP280_Write8>

	  mode = BMP280_Read8(BMP280_CONTROL, index); 	// Read written mode
 80033ec:	79fb      	ldrb	r3, [r7, #7]
 80033ee:	4619      	mov	r1, r3
 80033f0:	20f4      	movs	r0, #244	@ 0xf4
 80033f2:	f7ff fce5 	bl	8002dc0 <BMP280_Read8>
 80033f6:	4603      	mov	r3, r0
 80033f8:	77bb      	strb	r3, [r7, #30]
	  mode &= 0x03;							// Do not work without it...
 80033fa:	7fbb      	ldrb	r3, [r7, #30]
 80033fc:	f003 0303 	and.w	r3, r3, #3
 8003400:	77bb      	strb	r3, [r7, #30]

	  if(mode == BMP280_FORCEDMODE)
 8003402:	7fbb      	ldrb	r3, [r7, #30]
 8003404:	2b01      	cmp	r3, #1
 8003406:	f040 8085 	bne.w	8003514 <BMP280_ReadTemperature+0x174>
	  {
		  while(1) // Wait for end of conversion
		  {
			  mode = BMP280_Read8(BMP280_CONTROL, index);
 800340a:	79fb      	ldrb	r3, [r7, #7]
 800340c:	4619      	mov	r1, r3
 800340e:	20f4      	movs	r0, #244	@ 0xf4
 8003410:	f7ff fcd6 	bl	8002dc0 <BMP280_Read8>
 8003414:	4603      	mov	r3, r0
 8003416:	77bb      	strb	r3, [r7, #30]
			  mode &= 0x03;
 8003418:	7fbb      	ldrb	r3, [r7, #30]
 800341a:	f003 0303 	and.w	r3, r3, #3
 800341e:	77bb      	strb	r3, [r7, #30]
			  if(mode == BMP280_SLEEPMODE)
 8003420:	7fbb      	ldrb	r3, [r7, #30]
 8003422:	2b00      	cmp	r3, #0
 8003424:	d000      	beq.n	8003428 <BMP280_ReadTemperature+0x88>
			  mode = BMP280_Read8(BMP280_CONTROL, index);
 8003426:	e7f0      	b.n	800340a <BMP280_ReadTemperature+0x6a>
				  break;
 8003428:	bf00      	nop
		  }

		  int32_t adc_T = BMP280_Read24(BMP280_TEMPDATA, index);
 800342a:	79fb      	ldrb	r3, [r7, #7]
 800342c:	4619      	mov	r1, r3
 800342e:	20fa      	movs	r0, #250	@ 0xfa
 8003430:	f7ff fdda 	bl	8002fe8 <BMP280_Read24>
 8003434:	4603      	mov	r3, r0
 8003436:	61bb      	str	r3, [r7, #24]
		  adc_T >>= 4;
 8003438:	69bb      	ldr	r3, [r7, #24]
 800343a:	111b      	asrs	r3, r3, #4
 800343c:	61bb      	str	r3, [r7, #24]

		  var1  = ((((adc_T>>3) - ((int32_t)sensors[index].t1 <<1))) *
 800343e:	69bb      	ldr	r3, [r7, #24]
 8003440:	10d9      	asrs	r1, r3, #3
 8003442:	79fa      	ldrb	r2, [r7, #7]
 8003444:	4838      	ldr	r0, [pc, #224]	@ (8003528 <BMP280_ReadTemperature+0x188>)
 8003446:	4613      	mov	r3, r2
 8003448:	009b      	lsls	r3, r3, #2
 800344a:	4413      	add	r3, r2
 800344c:	00db      	lsls	r3, r3, #3
 800344e:	4403      	add	r3, r0
 8003450:	331e      	adds	r3, #30
 8003452:	881b      	ldrh	r3, [r3, #0]
 8003454:	005b      	lsls	r3, r3, #1
 8003456:	1ac9      	subs	r1, r1, r3
				  ((int32_t)sensors[index].t2)) >> 11;
 8003458:	79fa      	ldrb	r2, [r7, #7]
 800345a:	4833      	ldr	r0, [pc, #204]	@ (8003528 <BMP280_ReadTemperature+0x188>)
 800345c:	4613      	mov	r3, r2
 800345e:	009b      	lsls	r3, r3, #2
 8003460:	4413      	add	r3, r2
 8003462:	00db      	lsls	r3, r3, #3
 8003464:	4403      	add	r3, r0
 8003466:	330a      	adds	r3, #10
 8003468:	f9b3 3000 	ldrsh.w	r3, [r3]
		  var1  = ((((adc_T>>3) - ((int32_t)sensors[index].t1 <<1))) *
 800346c:	fb01 f303 	mul.w	r3, r1, r3
 8003470:	12db      	asrs	r3, r3, #11
 8003472:	617b      	str	r3, [r7, #20]

		  var2  = (((((adc_T>>4) - ((int32_t)sensors[index].t1)) *
 8003474:	69bb      	ldr	r3, [r7, #24]
 8003476:	1119      	asrs	r1, r3, #4
 8003478:	79fa      	ldrb	r2, [r7, #7]
 800347a:	482b      	ldr	r0, [pc, #172]	@ (8003528 <BMP280_ReadTemperature+0x188>)
 800347c:	4613      	mov	r3, r2
 800347e:	009b      	lsls	r3, r3, #2
 8003480:	4413      	add	r3, r2
 8003482:	00db      	lsls	r3, r3, #3
 8003484:	4403      	add	r3, r0
 8003486:	331e      	adds	r3, #30
 8003488:	881b      	ldrh	r3, [r3, #0]
 800348a:	1ac9      	subs	r1, r1, r3
				  ((adc_T>>4) - ((int32_t)sensors[index].t1))) >> 12) *
 800348c:	69bb      	ldr	r3, [r7, #24]
 800348e:	1118      	asrs	r0, r3, #4
 8003490:	79fa      	ldrb	r2, [r7, #7]
 8003492:	4c25      	ldr	r4, [pc, #148]	@ (8003528 <BMP280_ReadTemperature+0x188>)
 8003494:	4613      	mov	r3, r2
 8003496:	009b      	lsls	r3, r3, #2
 8003498:	4413      	add	r3, r2
 800349a:	00db      	lsls	r3, r3, #3
 800349c:	4423      	add	r3, r4
 800349e:	331e      	adds	r3, #30
 80034a0:	881b      	ldrh	r3, [r3, #0]
 80034a2:	1ac3      	subs	r3, r0, r3
		  var2  = (((((adc_T>>4) - ((int32_t)sensors[index].t1)) *
 80034a4:	fb01 f303 	mul.w	r3, r1, r3
				  ((adc_T>>4) - ((int32_t)sensors[index].t1))) >> 12) *
 80034a8:	1319      	asrs	r1, r3, #12
				  ((int32_t)sensors[index].t3)) >> 14;
 80034aa:	79fa      	ldrb	r2, [r7, #7]
 80034ac:	481e      	ldr	r0, [pc, #120]	@ (8003528 <BMP280_ReadTemperature+0x188>)
 80034ae:	4613      	mov	r3, r2
 80034b0:	009b      	lsls	r3, r3, #2
 80034b2:	4413      	add	r3, r2
 80034b4:	00db      	lsls	r3, r3, #3
 80034b6:	4403      	add	r3, r0
 80034b8:	330c      	adds	r3, #12
 80034ba:	f9b3 3000 	ldrsh.w	r3, [r3]
				  ((adc_T>>4) - ((int32_t)sensors[index].t1))) >> 12) *
 80034be:	fb01 f303 	mul.w	r3, r1, r3
		  var2  = (((((adc_T>>4) - ((int32_t)sensors[index].t1)) *
 80034c2:	139b      	asrs	r3, r3, #14
 80034c4:	613b      	str	r3, [r7, #16]

		  sensors[index].t_fine = var1 + var2;
 80034c6:	79fa      	ldrb	r2, [r7, #7]
 80034c8:	6979      	ldr	r1, [r7, #20]
 80034ca:	693b      	ldr	r3, [r7, #16]
 80034cc:	4419      	add	r1, r3
 80034ce:	4816      	ldr	r0, [pc, #88]	@ (8003528 <BMP280_ReadTemperature+0x188>)
 80034d0:	4613      	mov	r3, r2
 80034d2:	009b      	lsls	r3, r3, #2
 80034d4:	4413      	add	r3, r2
 80034d6:	00db      	lsls	r3, r3, #3
 80034d8:	4403      	add	r3, r0
 80034da:	3324      	adds	r3, #36	@ 0x24
 80034dc:	6019      	str	r1, [r3, #0]

		  float T  = (sensors[index].t_fine * 5 + 128) >> 8;
 80034de:	79fa      	ldrb	r2, [r7, #7]
 80034e0:	4911      	ldr	r1, [pc, #68]	@ (8003528 <BMP280_ReadTemperature+0x188>)
 80034e2:	4613      	mov	r3, r2
 80034e4:	009b      	lsls	r3, r3, #2
 80034e6:	4413      	add	r3, r2
 80034e8:	00db      	lsls	r3, r3, #3
 80034ea:	440b      	add	r3, r1
 80034ec:	3324      	adds	r3, #36	@ 0x24
 80034ee:	681a      	ldr	r2, [r3, #0]
 80034f0:	4613      	mov	r3, r2
 80034f2:	009b      	lsls	r3, r3, #2
 80034f4:	4413      	add	r3, r2
 80034f6:	3380      	adds	r3, #128	@ 0x80
 80034f8:	121b      	asrs	r3, r3, #8
 80034fa:	ee07 3a90 	vmov	s15, r3
 80034fe:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003502:	edc7 7a03 	vstr	s15, [r7, #12]
		  return T/100;
 8003506:	edd7 7a03 	vldr	s15, [r7, #12]
 800350a:	eddf 6a08 	vldr	s13, [pc, #32]	@ 800352c <BMP280_ReadTemperature+0x18c>
 800350e:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8003512:	e001      	b.n	8003518 <BMP280_ReadTemperature+0x178>
	  }
  }

  return -99;
 8003514:	ed9f 7a06 	vldr	s14, [pc, #24]	@ 8003530 <BMP280_ReadTemperature+0x190>
}
 8003518:	eef0 7a47 	vmov.f32	s15, s14
 800351c:	eeb0 0a67 	vmov.f32	s0, s15
 8003520:	3724      	adds	r7, #36	@ 0x24
 8003522:	46bd      	mov	sp, r7
 8003524:	bd90      	pop	{r4, r7, pc}
 8003526:	bf00      	nop
 8003528:	2000005c 	.word	0x2000005c
 800352c:	42c80000 	.word	0x42c80000
 8003530:	c2c60000 	.word	0xc2c60000

08003534 <BMP280_ReadTemperatureAndPressure>:


uint8_t BMP280_ReadTemperatureAndPressure(float *temperature, int32_t *pressure, uint8_t index)
{
 8003534:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003538:	b0ce      	sub	sp, #312	@ 0x138
 800353a:	af00      	add	r7, sp, #0
 800353c:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
 8003540:	f8c7 1110 	str.w	r1, [r7, #272]	@ 0x110
 8003544:	4613      	mov	r3, r2
 8003546:	f887 310f 	strb.w	r3, [r7, #271]	@ 0x10f
	  int64_t var1, var2, p;

	  // Must be done first to get the t_fine variable set up
	  *temperature = BMP280_ReadTemperature(index);
 800354a:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 800354e:	4618      	mov	r0, r3
 8003550:	f7ff ff26 	bl	80033a0 <BMP280_ReadTemperature>
 8003554:	eef0 7a40 	vmov.f32	s15, s0
 8003558:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800355c:	edc3 7a00 	vstr	s15, [r3]

	  if(*temperature == -99)
 8003560:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003564:	edd3 7a00 	vldr	s15, [r3]
 8003568:	ed9f 7ad1 	vldr	s14, [pc, #836]	@ 80038b0 <BMP280_ReadTemperatureAndPressure+0x37c>
 800356c:	eef4 7a47 	vcmp.f32	s15, s14
 8003570:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003574:	d101      	bne.n	800357a <BMP280_ReadTemperatureAndPressure+0x46>
		  return -1;
 8003576:	23ff      	movs	r3, #255	@ 0xff
 8003578:	e307      	b.n	8003b8a <BMP280_ReadTemperatureAndPressure+0x656>

	  int32_t adc_P = BMP280_Read24(BMP280_PRESSUREDATA, index);
 800357a:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 800357e:	4619      	mov	r1, r3
 8003580:	20f7      	movs	r0, #247	@ 0xf7
 8003582:	f7ff fd31 	bl	8002fe8 <BMP280_Read24>
 8003586:	4603      	mov	r3, r0
 8003588:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
	  adc_P >>= 4;
 800358c:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8003590:	111b      	asrs	r3, r3, #4
 8003592:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134

	  var1 = ((int64_t)sensors[index].t_fine) - 128000;
 8003596:	f897 210f 	ldrb.w	r2, [r7, #271]	@ 0x10f
 800359a:	49c6      	ldr	r1, [pc, #792]	@ (80038b4 <BMP280_ReadTemperatureAndPressure+0x380>)
 800359c:	4613      	mov	r3, r2
 800359e:	009b      	lsls	r3, r3, #2
 80035a0:	4413      	add	r3, r2
 80035a2:	00db      	lsls	r3, r3, #3
 80035a4:	440b      	add	r3, r1
 80035a6:	3324      	adds	r3, #36	@ 0x24
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	17da      	asrs	r2, r3, #31
 80035ac:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80035b0:	f8c7 20cc 	str.w	r2, [r7, #204]	@ 0xcc
 80035b4:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 80035b8:	460b      	mov	r3, r1
 80035ba:	f5b3 33fa 	subs.w	r3, r3, #128000	@ 0x1f400
 80035be:	64bb      	str	r3, [r7, #72]	@ 0x48
 80035c0:	4613      	mov	r3, r2
 80035c2:	f143 33ff 	adc.w	r3, r3, #4294967295
 80035c6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80035c8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80035cc:	e9c7 234a 	strd	r2, r3, [r7, #296]	@ 0x128
	  var2 = var1 * var1 * (int64_t)sensors[index].p6;
 80035d0:	f8d7 212c 	ldr.w	r2, [r7, #300]	@ 0x12c
 80035d4:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80035d8:	fb03 f102 	mul.w	r1, r3, r2
 80035dc:	f8d7 212c 	ldr.w	r2, [r7, #300]	@ 0x12c
 80035e0:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80035e4:	fb02 f303 	mul.w	r3, r2, r3
 80035e8:	18ca      	adds	r2, r1, r3
 80035ea:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80035ee:	fba3 4503 	umull	r4, r5, r3, r3
 80035f2:	1953      	adds	r3, r2, r5
 80035f4:	461d      	mov	r5, r3
 80035f6:	f897 210f 	ldrb.w	r2, [r7, #271]	@ 0x10f
 80035fa:	49ae      	ldr	r1, [pc, #696]	@ (80038b4 <BMP280_ReadTemperatureAndPressure+0x380>)
 80035fc:	4613      	mov	r3, r2
 80035fe:	009b      	lsls	r3, r3, #2
 8003600:	4413      	add	r3, r2
 8003602:	00db      	lsls	r3, r3, #3
 8003604:	440b      	add	r3, r1
 8003606:	3316      	adds	r3, #22
 8003608:	f9b3 3000 	ldrsh.w	r3, [r3]
 800360c:	b21b      	sxth	r3, r3
 800360e:	17da      	asrs	r2, r3, #31
 8003610:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003614:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8003618:	e9d7 0130 	ldrd	r0, r1, [r7, #192]	@ 0xc0
 800361c:	4603      	mov	r3, r0
 800361e:	fb03 f205 	mul.w	r2, r3, r5
 8003622:	460b      	mov	r3, r1
 8003624:	fb04 f303 	mul.w	r3, r4, r3
 8003628:	4413      	add	r3, r2
 800362a:	4602      	mov	r2, r0
 800362c:	fba4 8902 	umull	r8, r9, r4, r2
 8003630:	444b      	add	r3, r9
 8003632:	4699      	mov	r9, r3
 8003634:	e9c7 8948 	strd	r8, r9, [r7, #288]	@ 0x120
 8003638:	e9c7 8948 	strd	r8, r9, [r7, #288]	@ 0x120
	  var2 = var2 + ((var1*(int64_t)sensors[index].p5)<<17);
 800363c:	f897 210f 	ldrb.w	r2, [r7, #271]	@ 0x10f
 8003640:	499c      	ldr	r1, [pc, #624]	@ (80038b4 <BMP280_ReadTemperatureAndPressure+0x380>)
 8003642:	4613      	mov	r3, r2
 8003644:	009b      	lsls	r3, r3, #2
 8003646:	4413      	add	r3, r2
 8003648:	00db      	lsls	r3, r3, #3
 800364a:	440b      	add	r3, r1
 800364c:	3314      	adds	r3, #20
 800364e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003652:	b21b      	sxth	r3, r3
 8003654:	17da      	asrs	r2, r3, #31
 8003656:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800365a:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800365e:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8003662:	e9d7 452e 	ldrd	r4, r5, [r7, #184]	@ 0xb8
 8003666:	462a      	mov	r2, r5
 8003668:	fb02 f203 	mul.w	r2, r2, r3
 800366c:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8003670:	4621      	mov	r1, r4
 8003672:	fb01 f303 	mul.w	r3, r1, r3
 8003676:	441a      	add	r2, r3
 8003678:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800367c:	4621      	mov	r1, r4
 800367e:	fba3 ab01 	umull	sl, fp, r3, r1
 8003682:	eb02 030b 	add.w	r3, r2, fp
 8003686:	469b      	mov	fp, r3
 8003688:	f04f 0000 	mov.w	r0, #0
 800368c:	f04f 0100 	mov.w	r1, #0
 8003690:	ea4f 414b 	mov.w	r1, fp, lsl #17
 8003694:	ea41 31da 	orr.w	r1, r1, sl, lsr #15
 8003698:	ea4f 404a 	mov.w	r0, sl, lsl #17
 800369c:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 80036a0:	1814      	adds	r4, r2, r0
 80036a2:	643c      	str	r4, [r7, #64]	@ 0x40
 80036a4:	414b      	adcs	r3, r1
 80036a6:	647b      	str	r3, [r7, #68]	@ 0x44
 80036a8:	e9d7 3410 	ldrd	r3, r4, [r7, #64]	@ 0x40
 80036ac:	e9c7 3448 	strd	r3, r4, [r7, #288]	@ 0x120
	  var2 = var2 + (((int64_t)sensors[index].p4)<<35);
 80036b0:	f897 210f 	ldrb.w	r2, [r7, #271]	@ 0x10f
 80036b4:	497f      	ldr	r1, [pc, #508]	@ (80038b4 <BMP280_ReadTemperatureAndPressure+0x380>)
 80036b6:	4613      	mov	r3, r2
 80036b8:	009b      	lsls	r3, r3, #2
 80036ba:	4413      	add	r3, r2
 80036bc:	00db      	lsls	r3, r3, #3
 80036be:	440b      	add	r3, r1
 80036c0:	3312      	adds	r3, #18
 80036c2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80036c6:	b21b      	sxth	r3, r3
 80036c8:	17da      	asrs	r2, r3, #31
 80036ca:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80036ce:	f8c7 20b4 	str.w	r2, [r7, #180]	@ 0xb4
 80036d2:	f04f 0000 	mov.w	r0, #0
 80036d6:	f04f 0100 	mov.w	r1, #0
 80036da:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80036de:	00d9      	lsls	r1, r3, #3
 80036e0:	2000      	movs	r0, #0
 80036e2:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 80036e6:	1814      	adds	r4, r2, r0
 80036e8:	63bc      	str	r4, [r7, #56]	@ 0x38
 80036ea:	414b      	adcs	r3, r1
 80036ec:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80036ee:	e9d7 340e 	ldrd	r3, r4, [r7, #56]	@ 0x38
 80036f2:	e9c7 3448 	strd	r3, r4, [r7, #288]	@ 0x120
	  var1 = ((var1 * var1 * (int64_t)sensors[index].p3)>>8) +
 80036f6:	f8d7 212c 	ldr.w	r2, [r7, #300]	@ 0x12c
 80036fa:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80036fe:	fb03 f102 	mul.w	r1, r3, r2
 8003702:	f8d7 212c 	ldr.w	r2, [r7, #300]	@ 0x12c
 8003706:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800370a:	fb02 f303 	mul.w	r3, r2, r3
 800370e:	18ca      	adds	r2, r1, r3
 8003710:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8003714:	fba3 1303 	umull	r1, r3, r3, r3
 8003718:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 800371c:	460b      	mov	r3, r1
 800371e:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8003722:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003726:	18d3      	adds	r3, r2, r3
 8003728:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 800372c:	f897 210f 	ldrb.w	r2, [r7, #271]	@ 0x10f
 8003730:	4960      	ldr	r1, [pc, #384]	@ (80038b4 <BMP280_ReadTemperatureAndPressure+0x380>)
 8003732:	4613      	mov	r3, r2
 8003734:	009b      	lsls	r3, r3, #2
 8003736:	4413      	add	r3, r2
 8003738:	00db      	lsls	r3, r3, #3
 800373a:	440b      	add	r3, r1
 800373c:	3310      	adds	r3, #16
 800373e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003742:	b21b      	sxth	r3, r3
 8003744:	17da      	asrs	r2, r3, #31
 8003746:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800374a:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800374e:	e9d7 4540 	ldrd	r4, r5, [r7, #256]	@ 0x100
 8003752:	462b      	mov	r3, r5
 8003754:	e9d7 892a 	ldrd	r8, r9, [r7, #168]	@ 0xa8
 8003758:	4642      	mov	r2, r8
 800375a:	fb02 f203 	mul.w	r2, r2, r3
 800375e:	464b      	mov	r3, r9
 8003760:	4621      	mov	r1, r4
 8003762:	fb01 f303 	mul.w	r3, r1, r3
 8003766:	4413      	add	r3, r2
 8003768:	4622      	mov	r2, r4
 800376a:	4641      	mov	r1, r8
 800376c:	fba2 1201 	umull	r1, r2, r2, r1
 8003770:	f8c7 20fc 	str.w	r2, [r7, #252]	@ 0xfc
 8003774:	460a      	mov	r2, r1
 8003776:	f8c7 20f8 	str.w	r2, [r7, #248]	@ 0xf8
 800377a:	f8d7 20fc 	ldr.w	r2, [r7, #252]	@ 0xfc
 800377e:	4413      	add	r3, r2
 8003780:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8003784:	f04f 0000 	mov.w	r0, #0
 8003788:	f04f 0100 	mov.w	r1, #0
 800378c:	e9d7 453e 	ldrd	r4, r5, [r7, #248]	@ 0xf8
 8003790:	4623      	mov	r3, r4
 8003792:	0a18      	lsrs	r0, r3, #8
 8003794:	462b      	mov	r3, r5
 8003796:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
 800379a:	462b      	mov	r3, r5
 800379c:	1219      	asrs	r1, r3, #8
	    ((var1 * (int64_t)sensors[index].p2)<<12);
 800379e:	f897 210f 	ldrb.w	r2, [r7, #271]	@ 0x10f
 80037a2:	4c44      	ldr	r4, [pc, #272]	@ (80038b4 <BMP280_ReadTemperatureAndPressure+0x380>)
 80037a4:	4613      	mov	r3, r2
 80037a6:	009b      	lsls	r3, r3, #2
 80037a8:	4413      	add	r3, r2
 80037aa:	00db      	lsls	r3, r3, #3
 80037ac:	4423      	add	r3, r4
 80037ae:	330e      	adds	r3, #14
 80037b0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80037b4:	b21b      	sxth	r3, r3
 80037b6:	17da      	asrs	r2, r3, #31
 80037b8:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80037bc:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80037c0:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80037c4:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80037c8:	464a      	mov	r2, r9
 80037ca:	fb02 f203 	mul.w	r2, r2, r3
 80037ce:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80037d2:	4644      	mov	r4, r8
 80037d4:	fb04 f303 	mul.w	r3, r4, r3
 80037d8:	441a      	add	r2, r3
 80037da:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80037de:	4644      	mov	r4, r8
 80037e0:	fba3 4304 	umull	r4, r3, r3, r4
 80037e4:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 80037e8:	4623      	mov	r3, r4
 80037ea:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 80037ee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80037f2:	18d3      	adds	r3, r2, r3
 80037f4:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 80037f8:	f04f 0200 	mov.w	r2, #0
 80037fc:	f04f 0300 	mov.w	r3, #0
 8003800:	e9d7 893c 	ldrd	r8, r9, [r7, #240]	@ 0xf0
 8003804:	464c      	mov	r4, r9
 8003806:	0323      	lsls	r3, r4, #12
 8003808:	4644      	mov	r4, r8
 800380a:	ea43 5314 	orr.w	r3, r3, r4, lsr #20
 800380e:	4644      	mov	r4, r8
 8003810:	0322      	lsls	r2, r4, #12
	  var1 = ((var1 * var1 * (int64_t)sensors[index].p3)>>8) +
 8003812:	1884      	adds	r4, r0, r2
 8003814:	633c      	str	r4, [r7, #48]	@ 0x30
 8003816:	eb41 0303 	adc.w	r3, r1, r3
 800381a:	637b      	str	r3, [r7, #52]	@ 0x34
 800381c:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	@ 0x30
 8003820:	e9c7 344a 	strd	r3, r4, [r7, #296]	@ 0x128
	  var1 = (((((int64_t)1)<<47)+var1))*((int64_t)sensors[index].p1)>>33;
 8003824:	e9d7 234a 	ldrd	r2, r3, [r7, #296]	@ 0x128
 8003828:	f503 4100 	add.w	r1, r3, #32768	@ 0x8000
 800382c:	f8c7 109c 	str.w	r1, [r7, #156]	@ 0x9c
 8003830:	f8c7 2098 	str.w	r2, [r7, #152]	@ 0x98
 8003834:	f897 210f 	ldrb.w	r2, [r7, #271]	@ 0x10f
 8003838:	491e      	ldr	r1, [pc, #120]	@ (80038b4 <BMP280_ReadTemperatureAndPressure+0x380>)
 800383a:	4613      	mov	r3, r2
 800383c:	009b      	lsls	r3, r3, #2
 800383e:	4413      	add	r3, r2
 8003840:	00db      	lsls	r3, r3, #3
 8003842:	440b      	add	r3, r1
 8003844:	3320      	adds	r3, #32
 8003846:	881b      	ldrh	r3, [r3, #0]
 8003848:	b29b      	uxth	r3, r3
 800384a:	2200      	movs	r2, #0
 800384c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8003850:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8003854:	e9d7 4526 	ldrd	r4, r5, [r7, #152]	@ 0x98
 8003858:	462b      	mov	r3, r5
 800385a:	e9d7 8924 	ldrd	r8, r9, [r7, #144]	@ 0x90
 800385e:	4642      	mov	r2, r8
 8003860:	fb02 f203 	mul.w	r2, r2, r3
 8003864:	464b      	mov	r3, r9
 8003866:	4621      	mov	r1, r4
 8003868:	fb01 f303 	mul.w	r3, r1, r3
 800386c:	4413      	add	r3, r2
 800386e:	4622      	mov	r2, r4
 8003870:	4641      	mov	r1, r8
 8003872:	fba2 1201 	umull	r1, r2, r2, r1
 8003876:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800387a:	460a      	mov	r2, r1
 800387c:	f8c7 20e8 	str.w	r2, [r7, #232]	@ 0xe8
 8003880:	f8d7 20ec 	ldr.w	r2, [r7, #236]	@ 0xec
 8003884:	4413      	add	r3, r2
 8003886:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 800388a:	f04f 0200 	mov.w	r2, #0
 800388e:	f04f 0300 	mov.w	r3, #0
 8003892:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8003896:	4629      	mov	r1, r5
 8003898:	104a      	asrs	r2, r1, #1
 800389a:	4629      	mov	r1, r5
 800389c:	17cb      	asrs	r3, r1, #31
 800389e:	e9c7 234a 	strd	r2, r3, [r7, #296]	@ 0x128

	  if (var1 == 0) {
 80038a2:	e9d7 234a 	ldrd	r2, r3, [r7, #296]	@ 0x128
 80038a6:	4313      	orrs	r3, r2
 80038a8:	d106      	bne.n	80038b8 <BMP280_ReadTemperatureAndPressure+0x384>
	    return 0;  // avoid exception caused by division by zero
 80038aa:	2300      	movs	r3, #0
 80038ac:	e16d      	b.n	8003b8a <BMP280_ReadTemperatureAndPressure+0x656>
 80038ae:	bf00      	nop
 80038b0:	c2c60000 	.word	0xc2c60000
 80038b4:	2000005c 	.word	0x2000005c
	  }
	  p = 1048576 - adc_P;
 80038b8:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 80038bc:	f5c3 1380 	rsb	r3, r3, #1048576	@ 0x100000
 80038c0:	17da      	asrs	r2, r3, #31
 80038c2:	62bb      	str	r3, [r7, #40]	@ 0x28
 80038c4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80038c6:	e9d7 340a 	ldrd	r3, r4, [r7, #40]	@ 0x28
 80038ca:	e9c7 3446 	strd	r3, r4, [r7, #280]	@ 0x118
	  p = (((p<<31) - var2)*3125) / var1;
 80038ce:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 80038d2:	105b      	asrs	r3, r3, #1
 80038d4:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80038d8:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 80038dc:	07db      	lsls	r3, r3, #31
 80038de:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80038e2:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 80038e6:	e9d7 4522 	ldrd	r4, r5, [r7, #136]	@ 0x88
 80038ea:	4621      	mov	r1, r4
 80038ec:	1a89      	subs	r1, r1, r2
 80038ee:	f8c7 1080 	str.w	r1, [r7, #128]	@ 0x80
 80038f2:	4629      	mov	r1, r5
 80038f4:	eb61 0303 	sbc.w	r3, r1, r3
 80038f8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80038fc:	e9d7 4520 	ldrd	r4, r5, [r7, #128]	@ 0x80
 8003900:	4622      	mov	r2, r4
 8003902:	462b      	mov	r3, r5
 8003904:	1891      	adds	r1, r2, r2
 8003906:	6239      	str	r1, [r7, #32]
 8003908:	415b      	adcs	r3, r3
 800390a:	627b      	str	r3, [r7, #36]	@ 0x24
 800390c:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003910:	4621      	mov	r1, r4
 8003912:	1851      	adds	r1, r2, r1
 8003914:	61b9      	str	r1, [r7, #24]
 8003916:	4629      	mov	r1, r5
 8003918:	414b      	adcs	r3, r1
 800391a:	61fb      	str	r3, [r7, #28]
 800391c:	f04f 0200 	mov.w	r2, #0
 8003920:	f04f 0300 	mov.w	r3, #0
 8003924:	e9d7 8906 	ldrd	r8, r9, [r7, #24]
 8003928:	4649      	mov	r1, r9
 800392a:	018b      	lsls	r3, r1, #6
 800392c:	4641      	mov	r1, r8
 800392e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003932:	4641      	mov	r1, r8
 8003934:	018a      	lsls	r2, r1, #6
 8003936:	4641      	mov	r1, r8
 8003938:	1889      	adds	r1, r1, r2
 800393a:	6139      	str	r1, [r7, #16]
 800393c:	4649      	mov	r1, r9
 800393e:	eb43 0101 	adc.w	r1, r3, r1
 8003942:	6179      	str	r1, [r7, #20]
 8003944:	f04f 0200 	mov.w	r2, #0
 8003948:	f04f 0300 	mov.w	r3, #0
 800394c:	e9d7 8904 	ldrd	r8, r9, [r7, #16]
 8003950:	4649      	mov	r1, r9
 8003952:	008b      	lsls	r3, r1, #2
 8003954:	4641      	mov	r1, r8
 8003956:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800395a:	4641      	mov	r1, r8
 800395c:	008a      	lsls	r2, r1, #2
 800395e:	4610      	mov	r0, r2
 8003960:	4619      	mov	r1, r3
 8003962:	4603      	mov	r3, r0
 8003964:	4622      	mov	r2, r4
 8003966:	189b      	adds	r3, r3, r2
 8003968:	60bb      	str	r3, [r7, #8]
 800396a:	460b      	mov	r3, r1
 800396c:	462a      	mov	r2, r5
 800396e:	eb42 0303 	adc.w	r3, r2, r3
 8003972:	60fb      	str	r3, [r7, #12]
 8003974:	f04f 0200 	mov.w	r2, #0
 8003978:	f04f 0300 	mov.w	r3, #0
 800397c:	e9d7 8902 	ldrd	r8, r9, [r7, #8]
 8003980:	4649      	mov	r1, r9
 8003982:	008b      	lsls	r3, r1, #2
 8003984:	4641      	mov	r1, r8
 8003986:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800398a:	4641      	mov	r1, r8
 800398c:	008a      	lsls	r2, r1, #2
 800398e:	4610      	mov	r0, r2
 8003990:	4619      	mov	r1, r3
 8003992:	4603      	mov	r3, r0
 8003994:	4622      	mov	r2, r4
 8003996:	189b      	adds	r3, r3, r2
 8003998:	67bb      	str	r3, [r7, #120]	@ 0x78
 800399a:	462b      	mov	r3, r5
 800399c:	460a      	mov	r2, r1
 800399e:	eb42 0303 	adc.w	r3, r2, r3
 80039a2:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80039a4:	e9d7 234a 	ldrd	r2, r3, [r7, #296]	@ 0x128
 80039a8:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	@ 0x78
 80039ac:	f7fd f974 	bl	8000c98 <__aeabi_ldivmod>
 80039b0:	4602      	mov	r2, r0
 80039b2:	460b      	mov	r3, r1
 80039b4:	e9c7 2346 	strd	r2, r3, [r7, #280]	@ 0x118
	  var1 = (((int64_t)sensors[index].p9) * (p>>13) * (p>>13)) >> 25;
 80039b8:	f897 210f 	ldrb.w	r2, [r7, #271]	@ 0x10f
 80039bc:	4976      	ldr	r1, [pc, #472]	@ (8003b98 <BMP280_ReadTemperatureAndPressure+0x664>)
 80039be:	4613      	mov	r3, r2
 80039c0:	009b      	lsls	r3, r3, #2
 80039c2:	4413      	add	r3, r2
 80039c4:	00db      	lsls	r3, r3, #3
 80039c6:	440b      	add	r3, r1
 80039c8:	331c      	adds	r3, #28
 80039ca:	f9b3 3000 	ldrsh.w	r3, [r3]
 80039ce:	b21b      	sxth	r3, r3
 80039d0:	17da      	asrs	r2, r3, #31
 80039d2:	673b      	str	r3, [r7, #112]	@ 0x70
 80039d4:	677a      	str	r2, [r7, #116]	@ 0x74
 80039d6:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	@ 0x118
 80039da:	f04f 0000 	mov.w	r0, #0
 80039de:	f04f 0100 	mov.w	r1, #0
 80039e2:	0b50      	lsrs	r0, r2, #13
 80039e4:	ea40 40c3 	orr.w	r0, r0, r3, lsl #19
 80039e8:	1359      	asrs	r1, r3, #13
 80039ea:	e9d7 451c 	ldrd	r4, r5, [r7, #112]	@ 0x70
 80039ee:	462b      	mov	r3, r5
 80039f0:	fb00 f203 	mul.w	r2, r0, r3
 80039f4:	4623      	mov	r3, r4
 80039f6:	fb03 f301 	mul.w	r3, r3, r1
 80039fa:	4413      	add	r3, r2
 80039fc:	4622      	mov	r2, r4
 80039fe:	fba2 1200 	umull	r1, r2, r2, r0
 8003a02:	f8c7 20e4 	str.w	r2, [r7, #228]	@ 0xe4
 8003a06:	460a      	mov	r2, r1
 8003a08:	f8c7 20e0 	str.w	r2, [r7, #224]	@ 0xe0
 8003a0c:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8003a10:	4413      	add	r3, r2
 8003a12:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8003a16:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	@ 0x118
 8003a1a:	f04f 0000 	mov.w	r0, #0
 8003a1e:	f04f 0100 	mov.w	r1, #0
 8003a22:	0b50      	lsrs	r0, r2, #13
 8003a24:	ea40 40c3 	orr.w	r0, r0, r3, lsl #19
 8003a28:	1359      	asrs	r1, r3, #13
 8003a2a:	e9d7 4538 	ldrd	r4, r5, [r7, #224]	@ 0xe0
 8003a2e:	462b      	mov	r3, r5
 8003a30:	fb00 f203 	mul.w	r2, r0, r3
 8003a34:	4623      	mov	r3, r4
 8003a36:	fb03 f301 	mul.w	r3, r3, r1
 8003a3a:	4413      	add	r3, r2
 8003a3c:	4622      	mov	r2, r4
 8003a3e:	fba2 1200 	umull	r1, r2, r2, r0
 8003a42:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8003a46:	460a      	mov	r2, r1
 8003a48:	f8c7 20d8 	str.w	r2, [r7, #216]	@ 0xd8
 8003a4c:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8003a50:	4413      	add	r3, r2
 8003a52:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8003a56:	f04f 0200 	mov.w	r2, #0
 8003a5a:	f04f 0300 	mov.w	r3, #0
 8003a5e:	e9d7 4536 	ldrd	r4, r5, [r7, #216]	@ 0xd8
 8003a62:	4621      	mov	r1, r4
 8003a64:	0e4a      	lsrs	r2, r1, #25
 8003a66:	4629      	mov	r1, r5
 8003a68:	ea42 12c1 	orr.w	r2, r2, r1, lsl #7
 8003a6c:	4629      	mov	r1, r5
 8003a6e:	164b      	asrs	r3, r1, #25
 8003a70:	e9c7 234a 	strd	r2, r3, [r7, #296]	@ 0x128
	  var2 = (((int64_t)sensors[index].p8) * p) >> 19;
 8003a74:	f897 210f 	ldrb.w	r2, [r7, #271]	@ 0x10f
 8003a78:	4947      	ldr	r1, [pc, #284]	@ (8003b98 <BMP280_ReadTemperatureAndPressure+0x664>)
 8003a7a:	4613      	mov	r3, r2
 8003a7c:	009b      	lsls	r3, r3, #2
 8003a7e:	4413      	add	r3, r2
 8003a80:	00db      	lsls	r3, r3, #3
 8003a82:	440b      	add	r3, r1
 8003a84:	331a      	adds	r3, #26
 8003a86:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003a8a:	b21b      	sxth	r3, r3
 8003a8c:	17da      	asrs	r2, r3, #31
 8003a8e:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003a90:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8003a92:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8003a96:	e9d7 451a 	ldrd	r4, r5, [r7, #104]	@ 0x68
 8003a9a:	462a      	mov	r2, r5
 8003a9c:	fb02 f203 	mul.w	r2, r2, r3
 8003aa0:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003aa4:	4621      	mov	r1, r4
 8003aa6:	fb01 f303 	mul.w	r3, r1, r3
 8003aaa:	4413      	add	r3, r2
 8003aac:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 8003ab0:	4621      	mov	r1, r4
 8003ab2:	fba2 1201 	umull	r1, r2, r2, r1
 8003ab6:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8003aba:	460a      	mov	r2, r1
 8003abc:	f8c7 20d0 	str.w	r2, [r7, #208]	@ 0xd0
 8003ac0:	f8d7 20d4 	ldr.w	r2, [r7, #212]	@ 0xd4
 8003ac4:	4413      	add	r3, r2
 8003ac6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8003aca:	f04f 0200 	mov.w	r2, #0
 8003ace:	f04f 0300 	mov.w	r3, #0
 8003ad2:	e9d7 4534 	ldrd	r4, r5, [r7, #208]	@ 0xd0
 8003ad6:	4621      	mov	r1, r4
 8003ad8:	0cca      	lsrs	r2, r1, #19
 8003ada:	4629      	mov	r1, r5
 8003adc:	ea42 3241 	orr.w	r2, r2, r1, lsl #13
 8003ae0:	4629      	mov	r1, r5
 8003ae2:	14cb      	asrs	r3, r1, #19
 8003ae4:	e9c7 2348 	strd	r2, r3, [r7, #288]	@ 0x120

	  p = ((p + var1 + var2) >> 8) + (((int64_t)sensors[index].p7)<<4);
 8003ae8:	e9d7 0146 	ldrd	r0, r1, [r7, #280]	@ 0x118
 8003aec:	e9d7 234a 	ldrd	r2, r3, [r7, #296]	@ 0x128
 8003af0:	1884      	adds	r4, r0, r2
 8003af2:	663c      	str	r4, [r7, #96]	@ 0x60
 8003af4:	eb41 0303 	adc.w	r3, r1, r3
 8003af8:	667b      	str	r3, [r7, #100]	@ 0x64
 8003afa:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 8003afe:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8003b02:	4621      	mov	r1, r4
 8003b04:	1889      	adds	r1, r1, r2
 8003b06:	65b9      	str	r1, [r7, #88]	@ 0x58
 8003b08:	4629      	mov	r1, r5
 8003b0a:	eb43 0101 	adc.w	r1, r3, r1
 8003b0e:	65f9      	str	r1, [r7, #92]	@ 0x5c
 8003b10:	f04f 0000 	mov.w	r0, #0
 8003b14:	f04f 0100 	mov.w	r1, #0
 8003b18:	e9d7 4516 	ldrd	r4, r5, [r7, #88]	@ 0x58
 8003b1c:	4623      	mov	r3, r4
 8003b1e:	0a18      	lsrs	r0, r3, #8
 8003b20:	462b      	mov	r3, r5
 8003b22:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
 8003b26:	462b      	mov	r3, r5
 8003b28:	1219      	asrs	r1, r3, #8
 8003b2a:	f897 210f 	ldrb.w	r2, [r7, #271]	@ 0x10f
 8003b2e:	4c1a      	ldr	r4, [pc, #104]	@ (8003b98 <BMP280_ReadTemperatureAndPressure+0x664>)
 8003b30:	4613      	mov	r3, r2
 8003b32:	009b      	lsls	r3, r3, #2
 8003b34:	4413      	add	r3, r2
 8003b36:	00db      	lsls	r3, r3, #3
 8003b38:	4423      	add	r3, r4
 8003b3a:	3318      	adds	r3, #24
 8003b3c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003b40:	b21b      	sxth	r3, r3
 8003b42:	17da      	asrs	r2, r3, #31
 8003b44:	653b      	str	r3, [r7, #80]	@ 0x50
 8003b46:	657a      	str	r2, [r7, #84]	@ 0x54
 8003b48:	f04f 0200 	mov.w	r2, #0
 8003b4c:	f04f 0300 	mov.w	r3, #0
 8003b50:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 8003b54:	464c      	mov	r4, r9
 8003b56:	0123      	lsls	r3, r4, #4
 8003b58:	4644      	mov	r4, r8
 8003b5a:	ea43 7314 	orr.w	r3, r3, r4, lsr #28
 8003b5e:	4644      	mov	r4, r8
 8003b60:	0122      	lsls	r2, r4, #4
 8003b62:	1884      	adds	r4, r0, r2
 8003b64:	603c      	str	r4, [r7, #0]
 8003b66:	eb41 0303 	adc.w	r3, r1, r3
 8003b6a:	607b      	str	r3, [r7, #4]
 8003b6c:	e9d7 3400 	ldrd	r3, r4, [r7]
 8003b70:	e9c7 3446 	strd	r3, r4, [r7, #280]	@ 0x118
	  *pressure = (int32_t)p/256;
 8003b74:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8003b78:	2b00      	cmp	r3, #0
 8003b7a:	da00      	bge.n	8003b7e <BMP280_ReadTemperatureAndPressure+0x64a>
 8003b7c:	33ff      	adds	r3, #255	@ 0xff
 8003b7e:	121b      	asrs	r3, r3, #8
 8003b80:	461a      	mov	r2, r3
 8003b82:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8003b86:	601a      	str	r2, [r3, #0]

	  return 0;
 8003b88:	2300      	movs	r3, #0
}
 8003b8a:	4618      	mov	r0, r3
 8003b8c:	f507 779c 	add.w	r7, r7, #312	@ 0x138
 8003b90:	46bd      	mov	sp, r7
 8003b92:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003b96:	bf00      	nop
 8003b98:	2000005c 	.word	0x2000005c

08003b9c <Read16>:
 * @param:		Pointer to the device object that was made from the struct. EX:  (&ina219)
 * @param:		register address in hexadecimal
 * @retval:		16 bit unsigned integer that represents the register's contents.
 */
uint16_t Read16(INA219_t *ina219, uint8_t Register)
{
 8003b9c:	b580      	push	{r7, lr}
 8003b9e:	b088      	sub	sp, #32
 8003ba0:	af04      	add	r7, sp, #16
 8003ba2:	6078      	str	r0, [r7, #4]
 8003ba4:	460b      	mov	r3, r1
 8003ba6:	70fb      	strb	r3, [r7, #3]
	uint8_t Value[2];

	HAL_I2C_Mem_Read(ina219->ina219_i2c, (INA219_ADDRESS<<1), Register, 1, Value, 2, 1000);
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	6818      	ldr	r0, [r3, #0]
 8003bac:	78fb      	ldrb	r3, [r7, #3]
 8003bae:	b29a      	uxth	r2, r3
 8003bb0:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003bb4:	9302      	str	r3, [sp, #8]
 8003bb6:	2302      	movs	r3, #2
 8003bb8:	9301      	str	r3, [sp, #4]
 8003bba:	f107 030c 	add.w	r3, r7, #12
 8003bbe:	9300      	str	r3, [sp, #0]
 8003bc0:	2301      	movs	r3, #1
 8003bc2:	2180      	movs	r1, #128	@ 0x80
 8003bc4:	f003 fd1e 	bl	8007604 <HAL_I2C_Mem_Read>

	return ((Value[0] << 8) | Value[1]);
 8003bc8:	7b3b      	ldrb	r3, [r7, #12]
 8003bca:	b21b      	sxth	r3, r3
 8003bcc:	021b      	lsls	r3, r3, #8
 8003bce:	b21a      	sxth	r2, r3
 8003bd0:	7b7b      	ldrb	r3, [r7, #13]
 8003bd2:	b21b      	sxth	r3, r3
 8003bd4:	4313      	orrs	r3, r2
 8003bd6:	b21b      	sxth	r3, r3
 8003bd8:	b29b      	uxth	r3, r3
}
 8003bda:	4618      	mov	r0, r3
 8003bdc:	3710      	adds	r7, #16
 8003bde:	46bd      	mov	sp, r7
 8003be0:	bd80      	pop	{r7, pc}

08003be2 <Write16>:
				  HAL_BUSY     = 0x02U,
				  HAL_TIMEOUT  = 0x03U
				} HAL_StatusTypeDef;
 */
HAL_StatusTypeDef Write16(INA219_t *ina219, uint8_t Register, uint16_t Value)
{
 8003be2:	b580      	push	{r7, lr}
 8003be4:	b088      	sub	sp, #32
 8003be6:	af04      	add	r7, sp, #16
 8003be8:	6078      	str	r0, [r7, #4]
 8003bea:	460b      	mov	r3, r1
 8003bec:	70fb      	strb	r3, [r7, #3]
 8003bee:	4613      	mov	r3, r2
 8003bf0:	803b      	strh	r3, [r7, #0]
	uint8_t addr[2];
	addr[0] = (Value >> 8) & 0xff;  // upper byte
 8003bf2:	883b      	ldrh	r3, [r7, #0]
 8003bf4:	0a1b      	lsrs	r3, r3, #8
 8003bf6:	b29b      	uxth	r3, r3
 8003bf8:	b2db      	uxtb	r3, r3
 8003bfa:	733b      	strb	r3, [r7, #12]
	addr[1] = (Value >> 0) & 0xff; // lower byte
 8003bfc:	883b      	ldrh	r3, [r7, #0]
 8003bfe:	b2db      	uxtb	r3, r3
 8003c00:	737b      	strb	r3, [r7, #13]
	return HAL_I2C_Mem_Write(ina219->ina219_i2c, (INA219_ADDRESS<<1), Register, 1, (uint8_t*)addr, 2, 1000);
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	6818      	ldr	r0, [r3, #0]
 8003c06:	78fb      	ldrb	r3, [r7, #3]
 8003c08:	b29a      	uxth	r2, r3
 8003c0a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003c0e:	9302      	str	r3, [sp, #8]
 8003c10:	2302      	movs	r3, #2
 8003c12:	9301      	str	r3, [sp, #4]
 8003c14:	f107 030c 	add.w	r3, r7, #12
 8003c18:	9300      	str	r3, [sp, #0]
 8003c1a:	2301      	movs	r3, #1
 8003c1c:	2180      	movs	r1, #128	@ 0x80
 8003c1e:	f003 fbf7 	bl	8007410 <HAL_I2C_Mem_Write>
 8003c22:	4603      	mov	r3, r0
}
 8003c24:	4618      	mov	r0, r3
 8003c26:	3710      	adds	r7, #16
 8003c28:	46bd      	mov	sp, r7
 8003c2a:	bd80      	pop	{r7, pc}

08003c2c <INA219_ReadBusVoltage>:
 * @brief: 		This function will read the battery voltage level being read.
 * @param:		Pointer to the device object that was made from the struct. EX:  (&ina219)
 * @retval:		Returns voltage level in mili-volts
 */
uint16_t INA219_ReadBusVoltage(INA219_t *ina219)
{
 8003c2c:	b580      	push	{r7, lr}
 8003c2e:	b084      	sub	sp, #16
 8003c30:	af00      	add	r7, sp, #0
 8003c32:	6078      	str	r0, [r7, #4]
	uint16_t result = Read16(ina219, INA219_REG_BUSVOLTAGE);
 8003c34:	2102      	movs	r1, #2
 8003c36:	6878      	ldr	r0, [r7, #4]
 8003c38:	f7ff ffb0 	bl	8003b9c <Read16>
 8003c3c:	4603      	mov	r3, r0
 8003c3e:	81fb      	strh	r3, [r7, #14]

	return ((result >> 3  ) * 4);
 8003c40:	89fb      	ldrh	r3, [r7, #14]
 8003c42:	08db      	lsrs	r3, r3, #3
 8003c44:	b29b      	uxth	r3, r3
 8003c46:	009b      	lsls	r3, r3, #2
 8003c48:	b29b      	uxth	r3, r3

}
 8003c4a:	4618      	mov	r0, r3
 8003c4c:	3710      	adds	r7, #16
 8003c4e:	46bd      	mov	sp, r7
 8003c50:	bd80      	pop	{r7, pc}

08003c52 <INA219_ReadCurrent_raw>:
 *  @brief:	  	Gets the raw current value (16-bit signed integer, so +-32767)
 *  @param:		Pointer to the device object that was made from the struct. EX:  (&ina219)
 *  @retval:	The raw current reading
 */
int16_t INA219_ReadCurrent_raw(INA219_t *ina219)
{
 8003c52:	b580      	push	{r7, lr}
 8003c54:	b084      	sub	sp, #16
 8003c56:	af00      	add	r7, sp, #0
 8003c58:	6078      	str	r0, [r7, #4]
	int16_t result = Read16(ina219, INA219_REG_CURRENT);
 8003c5a:	2104      	movs	r1, #4
 8003c5c:	6878      	ldr	r0, [r7, #4]
 8003c5e:	f7ff ff9d 	bl	8003b9c <Read16>
 8003c62:	4603      	mov	r3, r0
 8003c64:	81fb      	strh	r3, [r7, #14]

	return (result );
 8003c66:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
}
 8003c6a:	4618      	mov	r0, r3
 8003c6c:	3710      	adds	r7, #16
 8003c6e:	46bd      	mov	sp, r7
 8003c70:	bd80      	pop	{r7, pc}
	...

08003c74 <INA219_ReadPower>:
 * 			Power multiplier is initialize in the calibration function.
 * @param:	Pointer to the device object that was made from the struct. EX:  (&ina219)
 * @retval:	Returns power level in mili-watts
 */
uint16_t INA219_ReadPower(INA219_t *ina219)
{
 8003c74:	b580      	push	{r7, lr}
 8003c76:	b084      	sub	sp, #16
 8003c78:	af00      	add	r7, sp, #0
 8003c7a:	6078      	str	r0, [r7, #4]
	uint16_t result = Read16(ina219, INA219_REG_POWER );
 8003c7c:	2103      	movs	r1, #3
 8003c7e:	6878      	ldr	r0, [r7, #4]
 8003c80:	f7ff ff8c 	bl	8003b9c <Read16>
 8003c84:	4603      	mov	r3, r0
 8003c86:	81fb      	strh	r3, [r7, #14]
	result = result * ina219_powerMultiplier_mW; // power is the power register times the power_LSB (power multiplier)
 8003c88:	4b06      	ldr	r3, [pc, #24]	@ (8003ca4 <INA219_ReadPower+0x30>)
 8003c8a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003c8e:	b29b      	uxth	r3, r3
 8003c90:	89fa      	ldrh	r2, [r7, #14]
 8003c92:	fb12 f303 	smulbb	r3, r2, r3
 8003c96:	81fb      	strh	r3, [r7, #14]
	return (result);
 8003c98:	89fb      	ldrh	r3, [r7, #14]
}
 8003c9a:	4618      	mov	r0, r3
 8003c9c:	3710      	adds	r7, #16
 8003c9e:	46bd      	mov	sp, r7
 8003ca0:	bd80      	pop	{r7, pc}
 8003ca2:	bf00      	nop
 8003ca4:	2000270a 	.word	0x2000270a

08003ca8 <INA219_HealthCheck>:
 * 				the program that called the health check function what state our battery is
 * 				at and whether we have entered a "LOW" state. This way the program can take
 * 				appropriate action.
 */
enum BatteryState INA219_HealthCheck(INA219_t *ina219,float batteryPercentageThreshold,float batteryPercentage)
{
 8003ca8:	b480      	push	{r7}
 8003caa:	b085      	sub	sp, #20
 8003cac:	af00      	add	r7, sp, #0
 8003cae:	60f8      	str	r0, [r7, #12]
 8003cb0:	ed87 0a02 	vstr	s0, [r7, #8]
 8003cb4:	edc7 0a01 	vstr	s1, [r7, #4]
	switch(batteryState)
 8003cb8:	4b1e      	ldr	r3, [pc, #120]	@ (8003d34 <INA219_HealthCheck+0x8c>)
 8003cba:	781b      	ldrb	r3, [r3, #0]
 8003cbc:	2b02      	cmp	r3, #2
 8003cbe:	d01b      	beq.n	8003cf8 <INA219_HealthCheck+0x50>
 8003cc0:	2b02      	cmp	r3, #2
 8003cc2:	dc2a      	bgt.n	8003d1a <INA219_HealthCheck+0x72>
 8003cc4:	2b00      	cmp	r3, #0
 8003cc6:	d002      	beq.n	8003cce <INA219_HealthCheck+0x26>
 8003cc8:	2b01      	cmp	r3, #1
 8003cca:	d004      	beq.n	8003cd6 <INA219_HealthCheck+0x2e>
 8003ccc:	e025      	b.n	8003d1a <INA219_HealthCheck+0x72>
	{
		case (Battery_START):
			/* Enter your start up functionality here */
			batteryState = Battery_OK;
 8003cce:	4b19      	ldr	r3, [pc, #100]	@ (8003d34 <INA219_HealthCheck+0x8c>)
 8003cd0:	2201      	movs	r2, #1
 8003cd2:	701a      	strb	r2, [r3, #0]
			break;
 8003cd4:	e025      	b.n	8003d22 <INA219_HealthCheck+0x7a>
		case (Battery_OK):
			/* Enter your battery OK state functionality here */
			if(batteryPercentage > batteryPercentageThreshold) // is battery life below given threshold?
 8003cd6:	ed97 7a01 	vldr	s14, [r7, #4]
 8003cda:	edd7 7a02 	vldr	s15, [r7, #8]
 8003cde:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003ce2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003ce6:	dd03      	ble.n	8003cf0 <INA219_HealthCheck+0x48>
			{
				batteryState = Battery_OK;
 8003ce8:	4b12      	ldr	r3, [pc, #72]	@ (8003d34 <INA219_HealthCheck+0x8c>)
 8003cea:	2201      	movs	r2, #1
 8003cec:	701a      	strb	r2, [r3, #0]
			}
			else
			{
				 batteryState = Battery_LOW;
			}
			break;
 8003cee:	e018      	b.n	8003d22 <INA219_HealthCheck+0x7a>
				 batteryState = Battery_LOW;
 8003cf0:	4b10      	ldr	r3, [pc, #64]	@ (8003d34 <INA219_HealthCheck+0x8c>)
 8003cf2:	2202      	movs	r2, #2
 8003cf4:	701a      	strb	r2, [r3, #0]
			break;
 8003cf6:	e014      	b.n	8003d22 <INA219_HealthCheck+0x7a>
		case (Battery_LOW):
			/* Enter your battery LOW state functionality here */
			if(batteryPercentage > batteryPercentageThreshold) // is battery life below given threshold?
 8003cf8:	ed97 7a01 	vldr	s14, [r7, #4]
 8003cfc:	edd7 7a02 	vldr	s15, [r7, #8]
 8003d00:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003d04:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003d08:	dd03      	ble.n	8003d12 <INA219_HealthCheck+0x6a>
			{
				batteryState = Battery_OK;
 8003d0a:	4b0a      	ldr	r3, [pc, #40]	@ (8003d34 <INA219_HealthCheck+0x8c>)
 8003d0c:	2201      	movs	r2, #1
 8003d0e:	701a      	strb	r2, [r3, #0]
			}
			else
			{
				 batteryState = Battery_LOW;
			}
			break;
 8003d10:	e007      	b.n	8003d22 <INA219_HealthCheck+0x7a>
				 batteryState = Battery_LOW;
 8003d12:	4b08      	ldr	r3, [pc, #32]	@ (8003d34 <INA219_HealthCheck+0x8c>)
 8003d14:	2202      	movs	r2, #2
 8003d16:	701a      	strb	r2, [r3, #0]
			break;
 8003d18:	e003      	b.n	8003d22 <INA219_HealthCheck+0x7a>
		default:
			/*
			 * If program encounters a bug or a value outside what is expected we go here.
			 * Feel free to add functionality if needed.
			*/
			batteryState = Battery_START;
 8003d1a:	4b06      	ldr	r3, [pc, #24]	@ (8003d34 <INA219_HealthCheck+0x8c>)
 8003d1c:	2200      	movs	r2, #0
 8003d1e:	701a      	strb	r2, [r3, #0]
			break;
 8003d20:	bf00      	nop
	}
	return batteryState;
 8003d22:	4b04      	ldr	r3, [pc, #16]	@ (8003d34 <INA219_HealthCheck+0x8c>)
 8003d24:	781b      	ldrb	r3, [r3, #0]

}
 8003d26:	4618      	mov	r0, r3
 8003d28:	3714      	adds	r7, #20
 8003d2a:	46bd      	mov	sp, r7
 8003d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d30:	4770      	bx	lr
 8003d32:	bf00      	nop
 8003d34:	20002704 	.word	0x20002704

08003d38 <INA219_Reset>:

void INA219_Reset(INA219_t *ina219)
{
 8003d38:	b580      	push	{r7, lr}
 8003d3a:	b082      	sub	sp, #8
 8003d3c:	af00      	add	r7, sp, #0
 8003d3e:	6078      	str	r0, [r7, #4]
	Write16(ina219, INA219_REG_CONFIG, INA219_CONFIG_RESET);
 8003d40:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8003d44:	2100      	movs	r1, #0
 8003d46:	6878      	ldr	r0, [r7, #4]
 8003d48:	f7ff ff4b 	bl	8003be2 <Write16>
	HAL_Delay(1);
 8003d4c:	2001      	movs	r0, #1
 8003d4e:	f001 fd35 	bl	80057bc <HAL_Delay>
}
 8003d52:	bf00      	nop
 8003d54:	3708      	adds	r7, #8
 8003d56:	46bd      	mov	sp, r7
 8003d58:	bd80      	pop	{r7, pc}

08003d5a <INA219_setCalibration>:

void INA219_setCalibration(INA219_t *ina219, uint16_t CalibrationData)
{
 8003d5a:	b580      	push	{r7, lr}
 8003d5c:	b082      	sub	sp, #8
 8003d5e:	af00      	add	r7, sp, #0
 8003d60:	6078      	str	r0, [r7, #4]
 8003d62:	460b      	mov	r3, r1
 8003d64:	807b      	strh	r3, [r7, #2]
	Write16(ina219, INA219_REG_CALIBRATION, CalibrationData);
 8003d66:	887b      	ldrh	r3, [r7, #2]
 8003d68:	461a      	mov	r2, r3
 8003d6a:	2105      	movs	r1, #5
 8003d6c:	6878      	ldr	r0, [r7, #4]
 8003d6e:	f7ff ff38 	bl	8003be2 <Write16>
}
 8003d72:	bf00      	nop
 8003d74:	3708      	adds	r7, #8
 8003d76:	46bd      	mov	sp, r7
 8003d78:	bd80      	pop	{r7, pc}

08003d7a <INA219_setConfig>:
	uint16_t result = Read16(ina219, INA219_REG_CONFIG);
	return result;
}

void INA219_setConfig(INA219_t *ina219, uint16_t Config)
{
 8003d7a:	b580      	push	{r7, lr}
 8003d7c:	b082      	sub	sp, #8
 8003d7e:	af00      	add	r7, sp, #0
 8003d80:	6078      	str	r0, [r7, #4]
 8003d82:	460b      	mov	r3, r1
 8003d84:	807b      	strh	r3, [r7, #2]
	Write16(ina219, INA219_REG_CONFIG, Config);
 8003d86:	887b      	ldrh	r3, [r7, #2]
 8003d88:	461a      	mov	r2, r3
 8003d8a:	2100      	movs	r1, #0
 8003d8c:	6878      	ldr	r0, [r7, #4]
 8003d8e:	f7ff ff28 	bl	8003be2 <Write16>
}
 8003d92:	bf00      	nop
 8003d94:	3708      	adds	r7, #8
 8003d96:	46bd      	mov	sp, r7
 8003d98:	bd80      	pop	{r7, pc}
	...

08003d9c <INA219_setCalibration_16V_400mA>:
	INA219_setCalibration(ina219, ina219_calibrationValue);
	INA219_setConfig(ina219, config);
}

void INA219_setCalibration_16V_400mA(INA219_t *ina219)
{
 8003d9c:	b580      	push	{r7, lr}
 8003d9e:	b084      	sub	sp, #16
 8003da0:	af00      	add	r7, sp, #0
 8003da2:	6078      	str	r0, [r7, #4]
	uint16_t config = INA219_CONFIG_BVOLTAGERANGE_16V |
 8003da4:	f240 139f 	movw	r3, #415	@ 0x19f
 8003da8:	81fb      	strh	r3, [r7, #14]
	                    INA219_CONFIG_GAIN_1_40MV | INA219_CONFIG_BADCRES_12BIT |
	                    INA219_CONFIG_SADCRES_12BIT_1S_532US |
	                    INA219_CONFIG_MODE_SANDBVOLT_CONTINUOUS;

	ina219_calibrationValue = 8192;
 8003daa:	4b0c      	ldr	r3, [pc, #48]	@ (8003ddc <INA219_setCalibration_16V_400mA+0x40>)
 8003dac:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003db0:	801a      	strh	r2, [r3, #0]
	ina219_currentDivider_mA = 20;    // Current LSB = 50uA per bit (1000/50 = 20)
 8003db2:	4b0b      	ldr	r3, [pc, #44]	@ (8003de0 <INA219_setCalibration_16V_400mA+0x44>)
 8003db4:	2214      	movs	r2, #20
 8003db6:	801a      	strh	r2, [r3, #0]
	ina219_powerMultiplier_mW = 1.0f; // Power LSB = 1mW per bit
 8003db8:	4b0a      	ldr	r3, [pc, #40]	@ (8003de4 <INA219_setCalibration_16V_400mA+0x48>)
 8003dba:	2201      	movs	r2, #1
 8003dbc:	801a      	strh	r2, [r3, #0]

	INA219_setCalibration(ina219, ina219_calibrationValue);
 8003dbe:	4b07      	ldr	r3, [pc, #28]	@ (8003ddc <INA219_setCalibration_16V_400mA+0x40>)
 8003dc0:	881b      	ldrh	r3, [r3, #0]
 8003dc2:	4619      	mov	r1, r3
 8003dc4:	6878      	ldr	r0, [r7, #4]
 8003dc6:	f7ff ffc8 	bl	8003d5a <INA219_setCalibration>
	INA219_setConfig(ina219, config);
 8003dca:	89fb      	ldrh	r3, [r7, #14]
 8003dcc:	4619      	mov	r1, r3
 8003dce:	6878      	ldr	r0, [r7, #4]
 8003dd0:	f7ff ffd3 	bl	8003d7a <INA219_setConfig>
}
 8003dd4:	bf00      	nop
 8003dd6:	3710      	adds	r7, #16
 8003dd8:	46bd      	mov	sp, r7
 8003dda:	bd80      	pop	{r7, pc}
 8003ddc:	20002706 	.word	0x20002706
 8003de0:	20002708 	.word	0x20002708
 8003de4:	2000270a 	.word	0x2000270a

08003de8 <INA219_Init>:
			break;
	}
}

uint8_t INA219_Init(INA219_t *ina219, I2C_HandleTypeDef *i2c, uint8_t Address)
{
 8003de8:	b580      	push	{r7, lr}
 8003dea:	b086      	sub	sp, #24
 8003dec:	af00      	add	r7, sp, #0
 8003dee:	60f8      	str	r0, [r7, #12]
 8003df0:	60b9      	str	r1, [r7, #8]
 8003df2:	4613      	mov	r3, r2
 8003df4:	71fb      	strb	r3, [r7, #7]
	isFirst = false; // set global var used by INA219_GetMiliWattMinutes
 8003df6:	4b1a      	ldr	r3, [pc, #104]	@ (8003e60 <INA219_Init+0x78>)
 8003df8:	2200      	movs	r2, #0
 8003dfa:	701a      	strb	r2, [r3, #0]
	ina219->ina219_i2c = i2c;
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	68ba      	ldr	r2, [r7, #8]
 8003e00:	601a      	str	r2, [r3, #0]
	ina219->Address = Address;
 8003e02:	68fb      	ldr	r3, [r7, #12]
 8003e04:	79fa      	ldrb	r2, [r7, #7]
 8003e06:	711a      	strb	r2, [r3, #4]

	ina219_currentDivider_mA = 0;
 8003e08:	4b16      	ldr	r3, [pc, #88]	@ (8003e64 <INA219_Init+0x7c>)
 8003e0a:	2200      	movs	r2, #0
 8003e0c:	801a      	strh	r2, [r3, #0]
	ina219_powerMultiplier_mW = 0;
 8003e0e:	4b16      	ldr	r3, [pc, #88]	@ (8003e68 <INA219_Init+0x80>)
 8003e10:	2200      	movs	r2, #0
 8003e12:	801a      	strh	r2, [r3, #0]

	uint8_t ina219_isReady = HAL_I2C_IsDeviceReady(i2c, (Address << 1), 3, 2);
 8003e14:	79fb      	ldrb	r3, [r7, #7]
 8003e16:	b29b      	uxth	r3, r3
 8003e18:	005b      	lsls	r3, r3, #1
 8003e1a:	b299      	uxth	r1, r3
 8003e1c:	2302      	movs	r3, #2
 8003e1e:	2203      	movs	r2, #3
 8003e20:	68b8      	ldr	r0, [r7, #8]
 8003e22:	f003 fe21 	bl	8007a68 <HAL_I2C_IsDeviceReady>
 8003e26:	4603      	mov	r3, r0
 8003e28:	75fb      	strb	r3, [r7, #23]

	if(ina219_isReady == HAL_OK)
 8003e2a:	7dfb      	ldrb	r3, [r7, #23]
 8003e2c:	2b00      	cmp	r3, #0
 8003e2e:	d111      	bne.n	8003e54 <INA219_Init+0x6c>
	{
		// just to initialize our state machine.
		//The numbers 0.0f and 1.0f is just to call the healthcheck function.
		//Feel free to change this if you want. This function should be called in your main function to be polled.
		batteryState = Battery_START; // go to starting position.
 8003e30:	4b0e      	ldr	r3, [pc, #56]	@ (8003e6c <INA219_Init+0x84>)
 8003e32:	2200      	movs	r2, #0
 8003e34:	701a      	strb	r2, [r3, #0]
		INA219_HealthCheck(ina219,0.0f,1.0f );
 8003e36:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 8003e3a:	ed9f 0a0d 	vldr	s0, [pc, #52]	@ 8003e70 <INA219_Init+0x88>
 8003e3e:	68f8      	ldr	r0, [r7, #12]
 8003e40:	f7ff ff32 	bl	8003ca8 <INA219_HealthCheck>
		INA219_Reset(ina219);
 8003e44:	68f8      	ldr	r0, [r7, #12]
 8003e46:	f7ff ff77 	bl	8003d38 <INA219_Reset>
		//INA219_setCalibration_32V_2A(ina219);
		INA219_setCalibration_16V_400mA(ina219);
 8003e4a:	68f8      	ldr	r0, [r7, #12]
 8003e4c:	f7ff ffa6 	bl	8003d9c <INA219_setCalibration_16V_400mA>


		return 1;
 8003e50:	2301      	movs	r3, #1
 8003e52:	e000      	b.n	8003e56 <INA219_Init+0x6e>
	}

	else
	{
		return 0;
 8003e54:	2300      	movs	r3, #0
	}
}
 8003e56:	4618      	mov	r0, r3
 8003e58:	3718      	adds	r7, #24
 8003e5a:	46bd      	mov	sp, r7
 8003e5c:	bd80      	pop	{r7, pc}
 8003e5e:	bf00      	nop
 8003e60:	20002705 	.word	0x20002705
 8003e64:	20002708 	.word	0x20002708
 8003e68:	2000270a 	.word	0x2000270a
 8003e6c:	20002704 	.word	0x20002704
 8003e70:	00000000 	.word	0x00000000

08003e74 <SELECT>:
#define SD_CS_GPIO_Port GPIOA
#define SD_CS_Pin GPIO_PIN_4

/* SPI Chip Select */
static void SELECT(void)
{
 8003e74:	b580      	push	{r7, lr}
 8003e76:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(SD_CS_GPIO_Port, SD_CS_Pin, GPIO_PIN_RESET);
 8003e78:	2200      	movs	r2, #0
 8003e7a:	2110      	movs	r1, #16
 8003e7c:	4802      	ldr	r0, [pc, #8]	@ (8003e88 <SELECT+0x14>)
 8003e7e:	f002 fe21 	bl	8006ac4 <HAL_GPIO_WritePin>
}
 8003e82:	bf00      	nop
 8003e84:	bd80      	pop	{r7, pc}
 8003e86:	bf00      	nop
 8003e88:	40020000 	.word	0x40020000

08003e8c <DESELECT>:

/* SPI Chip Deselect */
static void DESELECT(void)
{
 8003e8c:	b580      	push	{r7, lr}
 8003e8e:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(SD_CS_GPIO_Port, SD_CS_Pin, GPIO_PIN_SET);
 8003e90:	2201      	movs	r2, #1
 8003e92:	2110      	movs	r1, #16
 8003e94:	4802      	ldr	r0, [pc, #8]	@ (8003ea0 <DESELECT+0x14>)
 8003e96:	f002 fe15 	bl	8006ac4 <HAL_GPIO_WritePin>
}
 8003e9a:	bf00      	nop
 8003e9c:	bd80      	pop	{r7, pc}
 8003e9e:	bf00      	nop
 8003ea0:	40020000 	.word	0x40020000

08003ea4 <SPI_TxByte>:


static void SPI_TxByte(BYTE data)
{
 8003ea4:	b580      	push	{r7, lr}
 8003ea6:	b082      	sub	sp, #8
 8003ea8:	af00      	add	r7, sp, #0
 8003eaa:	4603      	mov	r3, r0
 8003eac:	71fb      	strb	r3, [r7, #7]
  while (HAL_SPI_GetState(&hspi1) != HAL_SPI_STATE_READY);
 8003eae:	bf00      	nop
 8003eb0:	4808      	ldr	r0, [pc, #32]	@ (8003ed4 <SPI_TxByte+0x30>)
 8003eb2:	f006 ff21 	bl	800acf8 <HAL_SPI_GetState>
 8003eb6:	4603      	mov	r3, r0
 8003eb8:	2b01      	cmp	r3, #1
 8003eba:	d1f9      	bne.n	8003eb0 <SPI_TxByte+0xc>
  HAL_SPI_Transmit(&hspi1, &data, 1, SPI_TIMEOUT);
 8003ebc:	1df9      	adds	r1, r7, #7
 8003ebe:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003ec2:	2201      	movs	r2, #1
 8003ec4:	4803      	ldr	r0, [pc, #12]	@ (8003ed4 <SPI_TxByte+0x30>)
 8003ec6:	f006 fb20 	bl	800a50a <HAL_SPI_Transmit>
}
 8003eca:	bf00      	nop
 8003ecc:	3708      	adds	r7, #8
 8003ece:	46bd      	mov	sp, r7
 8003ed0:	bd80      	pop	{r7, pc}
 8003ed2:	bf00      	nop
 8003ed4:	20002564 	.word	0x20002564

08003ed8 <SPI_RxByte>:


static uint8_t SPI_RxByte(void)
{
 8003ed8:	b580      	push	{r7, lr}
 8003eda:	b084      	sub	sp, #16
 8003edc:	af02      	add	r7, sp, #8
  uint8_t dummy, data;
  dummy = 0xFF;
 8003ede:	23ff      	movs	r3, #255	@ 0xff
 8003ee0:	71fb      	strb	r3, [r7, #7]
  data = 0;
 8003ee2:	2300      	movs	r3, #0
 8003ee4:	71bb      	strb	r3, [r7, #6]

  while ((HAL_SPI_GetState(&hspi1) != HAL_SPI_STATE_READY));
 8003ee6:	bf00      	nop
 8003ee8:	4809      	ldr	r0, [pc, #36]	@ (8003f10 <SPI_RxByte+0x38>)
 8003eea:	f006 ff05 	bl	800acf8 <HAL_SPI_GetState>
 8003eee:	4603      	mov	r3, r0
 8003ef0:	2b01      	cmp	r3, #1
 8003ef2:	d1f9      	bne.n	8003ee8 <SPI_RxByte+0x10>
  HAL_SPI_TransmitReceive(&hspi1, &dummy, &data, 1, SPI_TIMEOUT);
 8003ef4:	1dba      	adds	r2, r7, #6
 8003ef6:	1df9      	adds	r1, r7, #7
 8003ef8:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003efc:	9300      	str	r3, [sp, #0]
 8003efe:	2301      	movs	r3, #1
 8003f00:	4803      	ldr	r0, [pc, #12]	@ (8003f10 <SPI_RxByte+0x38>)
 8003f02:	f006 fc46 	bl	800a792 <HAL_SPI_TransmitReceive>

  return data;
 8003f06:	79bb      	ldrb	r3, [r7, #6]
}
 8003f08:	4618      	mov	r0, r3
 8003f0a:	3708      	adds	r7, #8
 8003f0c:	46bd      	mov	sp, r7
 8003f0e:	bd80      	pop	{r7, pc}
 8003f10:	20002564 	.word	0x20002564

08003f14 <SPI_RxBytePtr>:


static void SPI_RxBytePtr(uint8_t *buff)
{
 8003f14:	b580      	push	{r7, lr}
 8003f16:	b082      	sub	sp, #8
 8003f18:	af00      	add	r7, sp, #0
 8003f1a:	6078      	str	r0, [r7, #4]
  *buff = SPI_RxByte();
 8003f1c:	f7ff ffdc 	bl	8003ed8 <SPI_RxByte>
 8003f20:	4603      	mov	r3, r0
 8003f22:	461a      	mov	r2, r3
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	701a      	strb	r2, [r3, #0]
}
 8003f28:	bf00      	nop
 8003f2a:	3708      	adds	r7, #8
 8003f2c:	46bd      	mov	sp, r7
 8003f2e:	bd80      	pop	{r7, pc}

08003f30 <SD_ReadyWait>:


static uint8_t SD_ReadyWait(void)
{
 8003f30:	b580      	push	{r7, lr}
 8003f32:	b082      	sub	sp, #8
 8003f34:	af00      	add	r7, sp, #0
  uint8_t res;

   Timer2 = 50;
 8003f36:	4b0b      	ldr	r3, [pc, #44]	@ (8003f64 <SD_ReadyWait+0x34>)
 8003f38:	2232      	movs	r2, #50	@ 0x32
 8003f3a:	701a      	strb	r2, [r3, #0]
  SPI_RxByte();
 8003f3c:	f7ff ffcc 	bl	8003ed8 <SPI_RxByte>

  do
  {
     res = SPI_RxByte();
 8003f40:	f7ff ffca 	bl	8003ed8 <SPI_RxByte>
 8003f44:	4603      	mov	r3, r0
 8003f46:	71fb      	strb	r3, [r7, #7]
  } while ((res != 0xFF) && Timer2);
 8003f48:	79fb      	ldrb	r3, [r7, #7]
 8003f4a:	2bff      	cmp	r3, #255	@ 0xff
 8003f4c:	d004      	beq.n	8003f58 <SD_ReadyWait+0x28>
 8003f4e:	4b05      	ldr	r3, [pc, #20]	@ (8003f64 <SD_ReadyWait+0x34>)
 8003f50:	781b      	ldrb	r3, [r3, #0]
 8003f52:	b2db      	uxtb	r3, r3
 8003f54:	2b00      	cmp	r3, #0
 8003f56:	d1f3      	bne.n	8003f40 <SD_ReadyWait+0x10>

  return res;
 8003f58:	79fb      	ldrb	r3, [r7, #7]
}
 8003f5a:	4618      	mov	r0, r3
 8003f5c:	3708      	adds	r7, #8
 8003f5e:	46bd      	mov	sp, r7
 8003f60:	bd80      	pop	{r7, pc}
 8003f62:	bf00      	nop
 8003f64:	2000261e 	.word	0x2000261e

08003f68 <SD_PowerOn>:

 static void SD_PowerOn(void)
{
 8003f68:	b580      	push	{r7, lr}
 8003f6a:	b086      	sub	sp, #24
 8003f6c:	af00      	add	r7, sp, #0
  uint8_t cmd_arg[6];
  uint32_t Count = 0x1FFF;
 8003f6e:	f641 73ff 	movw	r3, #8191	@ 0x1fff
 8003f72:	617b      	str	r3, [r7, #20]

   DESELECT();
 8003f74:	f7ff ff8a 	bl	8003e8c <DESELECT>

  for(int i = 0; i < 10; i++)
 8003f78:	2300      	movs	r3, #0
 8003f7a:	613b      	str	r3, [r7, #16]
 8003f7c:	e005      	b.n	8003f8a <SD_PowerOn+0x22>
  {
    SPI_TxByte(0xFF);
 8003f7e:	20ff      	movs	r0, #255	@ 0xff
 8003f80:	f7ff ff90 	bl	8003ea4 <SPI_TxByte>
  for(int i = 0; i < 10; i++)
 8003f84:	693b      	ldr	r3, [r7, #16]
 8003f86:	3301      	adds	r3, #1
 8003f88:	613b      	str	r3, [r7, #16]
 8003f8a:	693b      	ldr	r3, [r7, #16]
 8003f8c:	2b09      	cmp	r3, #9
 8003f8e:	ddf6      	ble.n	8003f7e <SD_PowerOn+0x16>
  }

  /* SPI Chips Select */
  SELECT();
 8003f90:	f7ff ff70 	bl	8003e74 <SELECT>

   cmd_arg[0] = (CMD0 | 0x40);
 8003f94:	2340      	movs	r3, #64	@ 0x40
 8003f96:	713b      	strb	r3, [r7, #4]
  cmd_arg[1] = 0;
 8003f98:	2300      	movs	r3, #0
 8003f9a:	717b      	strb	r3, [r7, #5]
  cmd_arg[2] = 0;
 8003f9c:	2300      	movs	r3, #0
 8003f9e:	71bb      	strb	r3, [r7, #6]
  cmd_arg[3] = 0;
 8003fa0:	2300      	movs	r3, #0
 8003fa2:	71fb      	strb	r3, [r7, #7]
  cmd_arg[4] = 0;
 8003fa4:	2300      	movs	r3, #0
 8003fa6:	723b      	strb	r3, [r7, #8]
  cmd_arg[5] = 0x95;
 8003fa8:	2395      	movs	r3, #149	@ 0x95
 8003faa:	727b      	strb	r3, [r7, #9]

   for (int i = 0; i < 6; i++)
 8003fac:	2300      	movs	r3, #0
 8003fae:	60fb      	str	r3, [r7, #12]
 8003fb0:	e009      	b.n	8003fc6 <SD_PowerOn+0x5e>
  {
    SPI_TxByte(cmd_arg[i]);
 8003fb2:	1d3a      	adds	r2, r7, #4
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	4413      	add	r3, r2
 8003fb8:	781b      	ldrb	r3, [r3, #0]
 8003fba:	4618      	mov	r0, r3
 8003fbc:	f7ff ff72 	bl	8003ea4 <SPI_TxByte>
   for (int i = 0; i < 6; i++)
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	3301      	adds	r3, #1
 8003fc4:	60fb      	str	r3, [r7, #12]
 8003fc6:	68fb      	ldr	r3, [r7, #12]
 8003fc8:	2b05      	cmp	r3, #5
 8003fca:	ddf2      	ble.n	8003fb2 <SD_PowerOn+0x4a>
  }

   while ((SPI_RxByte() != 0x01) && Count)
 8003fcc:	e002      	b.n	8003fd4 <SD_PowerOn+0x6c>
  {
    Count--;
 8003fce:	697b      	ldr	r3, [r7, #20]
 8003fd0:	3b01      	subs	r3, #1
 8003fd2:	617b      	str	r3, [r7, #20]
   while ((SPI_RxByte() != 0x01) && Count)
 8003fd4:	f7ff ff80 	bl	8003ed8 <SPI_RxByte>
 8003fd8:	4603      	mov	r3, r0
 8003fda:	2b01      	cmp	r3, #1
 8003fdc:	d002      	beq.n	8003fe4 <SD_PowerOn+0x7c>
 8003fde:	697b      	ldr	r3, [r7, #20]
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	d1f4      	bne.n	8003fce <SD_PowerOn+0x66>
  }

  DESELECT();
 8003fe4:	f7ff ff52 	bl	8003e8c <DESELECT>
  SPI_TxByte(0XFF);
 8003fe8:	20ff      	movs	r0, #255	@ 0xff
 8003fea:	f7ff ff5b 	bl	8003ea4 <SPI_TxByte>

  PowerFlag = 1;
 8003fee:	4b03      	ldr	r3, [pc, #12]	@ (8003ffc <SD_PowerOn+0x94>)
 8003ff0:	2201      	movs	r2, #1
 8003ff2:	701a      	strb	r2, [r3, #0]
}
 8003ff4:	bf00      	nop
 8003ff6:	3718      	adds	r7, #24
 8003ff8:	46bd      	mov	sp, r7
 8003ffa:	bd80      	pop	{r7, pc}
 8003ffc:	2000270d 	.word	0x2000270d

08004000 <SD_PowerOff>:

 static void SD_PowerOff(void)
{
 8004000:	b480      	push	{r7}
 8004002:	af00      	add	r7, sp, #0
  PowerFlag = 0;
 8004004:	4b03      	ldr	r3, [pc, #12]	@ (8004014 <SD_PowerOff+0x14>)
 8004006:	2200      	movs	r2, #0
 8004008:	701a      	strb	r2, [r3, #0]
}
 800400a:	bf00      	nop
 800400c:	46bd      	mov	sp, r7
 800400e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004012:	4770      	bx	lr
 8004014:	2000270d 	.word	0x2000270d

08004018 <SD_CheckPower>:

 static uint8_t SD_CheckPower(void)
{
 8004018:	b480      	push	{r7}
 800401a:	af00      	add	r7, sp, #0
  /*  0=off, 1=on */
  return PowerFlag;
 800401c:	4b03      	ldr	r3, [pc, #12]	@ (800402c <SD_CheckPower+0x14>)
 800401e:	781b      	ldrb	r3, [r3, #0]
}
 8004020:	4618      	mov	r0, r3
 8004022:	46bd      	mov	sp, r7
 8004024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004028:	4770      	bx	lr
 800402a:	bf00      	nop
 800402c:	2000270d 	.word	0x2000270d

08004030 <SD_RxDataBlock>:

 static bool SD_RxDataBlock(BYTE *buff, UINT btr)
{
 8004030:	b580      	push	{r7, lr}
 8004032:	b084      	sub	sp, #16
 8004034:	af00      	add	r7, sp, #0
 8004036:	6078      	str	r0, [r7, #4]
 8004038:	6039      	str	r1, [r7, #0]
  uint8_t token;

   Timer1 = 10;
 800403a:	4b17      	ldr	r3, [pc, #92]	@ (8004098 <SD_RxDataBlock+0x68>)
 800403c:	220a      	movs	r2, #10
 800403e:	701a      	strb	r2, [r3, #0]

  do
  {
    token = SPI_RxByte();
 8004040:	f7ff ff4a 	bl	8003ed8 <SPI_RxByte>
 8004044:	4603      	mov	r3, r0
 8004046:	73fb      	strb	r3, [r7, #15]
  } while((token == 0xFF) && Timer1);
 8004048:	7bfb      	ldrb	r3, [r7, #15]
 800404a:	2bff      	cmp	r3, #255	@ 0xff
 800404c:	d104      	bne.n	8004058 <SD_RxDataBlock+0x28>
 800404e:	4b12      	ldr	r3, [pc, #72]	@ (8004098 <SD_RxDataBlock+0x68>)
 8004050:	781b      	ldrb	r3, [r3, #0]
 8004052:	b2db      	uxtb	r3, r3
 8004054:	2b00      	cmp	r3, #0
 8004056:	d1f3      	bne.n	8004040 <SD_RxDataBlock+0x10>


  if(token != 0xFE)
 8004058:	7bfb      	ldrb	r3, [r7, #15]
 800405a:	2bfe      	cmp	r3, #254	@ 0xfe
 800405c:	d001      	beq.n	8004062 <SD_RxDataBlock+0x32>
    return FALSE;
 800405e:	2300      	movs	r3, #0
 8004060:	e016      	b.n	8004090 <SD_RxDataBlock+0x60>

  do
  {
    SPI_RxBytePtr(buff++);
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	1c5a      	adds	r2, r3, #1
 8004066:	607a      	str	r2, [r7, #4]
 8004068:	4618      	mov	r0, r3
 800406a:	f7ff ff53 	bl	8003f14 <SPI_RxBytePtr>
    SPI_RxBytePtr(buff++);
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	1c5a      	adds	r2, r3, #1
 8004072:	607a      	str	r2, [r7, #4]
 8004074:	4618      	mov	r0, r3
 8004076:	f7ff ff4d 	bl	8003f14 <SPI_RxBytePtr>
  } while(btr -= 2);
 800407a:	683b      	ldr	r3, [r7, #0]
 800407c:	3b02      	subs	r3, #2
 800407e:	603b      	str	r3, [r7, #0]
 8004080:	683b      	ldr	r3, [r7, #0]
 8004082:	2b00      	cmp	r3, #0
 8004084:	d1ed      	bne.n	8004062 <SD_RxDataBlock+0x32>

  SPI_RxByte();
 8004086:	f7ff ff27 	bl	8003ed8 <SPI_RxByte>
  SPI_RxByte();
 800408a:	f7ff ff25 	bl	8003ed8 <SPI_RxByte>

  return TRUE;
 800408e:	2301      	movs	r3, #1
}
 8004090:	4618      	mov	r0, r3
 8004092:	3710      	adds	r7, #16
 8004094:	46bd      	mov	sp, r7
 8004096:	bd80      	pop	{r7, pc}
 8004098:	2000261d 	.word	0x2000261d

0800409c <SD_TxDataBlock>:


#if _READONLY == 0
static bool SD_TxDataBlock(const BYTE *buff, BYTE token)
{
 800409c:	b580      	push	{r7, lr}
 800409e:	b084      	sub	sp, #16
 80040a0:	af00      	add	r7, sp, #0
 80040a2:	6078      	str	r0, [r7, #4]
 80040a4:	460b      	mov	r3, r1
 80040a6:	70fb      	strb	r3, [r7, #3]
  uint8_t resp = 0, wc = 0;
 80040a8:	2300      	movs	r3, #0
 80040aa:	73fb      	strb	r3, [r7, #15]
 80040ac:	2300      	movs	r3, #0
 80040ae:	73bb      	strb	r3, [r7, #14]
  uint8_t i = 0;
 80040b0:	2300      	movs	r3, #0
 80040b2:	737b      	strb	r3, [r7, #13]

  if (SD_ReadyWait() != 0xFF)
 80040b4:	f7ff ff3c 	bl	8003f30 <SD_ReadyWait>
 80040b8:	4603      	mov	r3, r0
 80040ba:	2bff      	cmp	r3, #255	@ 0xff
 80040bc:	d001      	beq.n	80040c2 <SD_TxDataBlock+0x26>
    return FALSE;
 80040be:	2300      	movs	r3, #0
 80040c0:	e040      	b.n	8004144 <SD_TxDataBlock+0xa8>

  SPI_TxByte(token);
 80040c2:	78fb      	ldrb	r3, [r7, #3]
 80040c4:	4618      	mov	r0, r3
 80040c6:	f7ff feed 	bl	8003ea4 <SPI_TxByte>

  if (token != 0xFD)
 80040ca:	78fb      	ldrb	r3, [r7, #3]
 80040cc:	2bfd      	cmp	r3, #253	@ 0xfd
 80040ce:	d031      	beq.n	8004134 <SD_TxDataBlock+0x98>
  {
    wc = 0;
 80040d0:	2300      	movs	r3, #0
 80040d2:	73bb      	strb	r3, [r7, #14]

    do
    {
      SPI_TxByte(*buff++);
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	1c5a      	adds	r2, r3, #1
 80040d8:	607a      	str	r2, [r7, #4]
 80040da:	781b      	ldrb	r3, [r3, #0]
 80040dc:	4618      	mov	r0, r3
 80040de:	f7ff fee1 	bl	8003ea4 <SPI_TxByte>
      SPI_TxByte(*buff++);
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	1c5a      	adds	r2, r3, #1
 80040e6:	607a      	str	r2, [r7, #4]
 80040e8:	781b      	ldrb	r3, [r3, #0]
 80040ea:	4618      	mov	r0, r3
 80040ec:	f7ff feda 	bl	8003ea4 <SPI_TxByte>
    } while (--wc);
 80040f0:	7bbb      	ldrb	r3, [r7, #14]
 80040f2:	3b01      	subs	r3, #1
 80040f4:	73bb      	strb	r3, [r7, #14]
 80040f6:	7bbb      	ldrb	r3, [r7, #14]
 80040f8:	2b00      	cmp	r3, #0
 80040fa:	d1eb      	bne.n	80040d4 <SD_TxDataBlock+0x38>

    SPI_RxByte();
 80040fc:	f7ff feec 	bl	8003ed8 <SPI_RxByte>
    SPI_RxByte();
 8004100:	f7ff feea 	bl	8003ed8 <SPI_RxByte>

    while (i <= 64)
 8004104:	e00b      	b.n	800411e <SD_TxDataBlock+0x82>
    {
      resp = SPI_RxByte();
 8004106:	f7ff fee7 	bl	8003ed8 <SPI_RxByte>
 800410a:	4603      	mov	r3, r0
 800410c:	73fb      	strb	r3, [r7, #15]

      if ((resp & 0x1F) == 0x05)
 800410e:	7bfb      	ldrb	r3, [r7, #15]
 8004110:	f003 031f 	and.w	r3, r3, #31
 8004114:	2b05      	cmp	r3, #5
 8004116:	d006      	beq.n	8004126 <SD_TxDataBlock+0x8a>
        break;

      i++;
 8004118:	7b7b      	ldrb	r3, [r7, #13]
 800411a:	3301      	adds	r3, #1
 800411c:	737b      	strb	r3, [r7, #13]
    while (i <= 64)
 800411e:	7b7b      	ldrb	r3, [r7, #13]
 8004120:	2b40      	cmp	r3, #64	@ 0x40
 8004122:	d9f0      	bls.n	8004106 <SD_TxDataBlock+0x6a>
 8004124:	e000      	b.n	8004128 <SD_TxDataBlock+0x8c>
        break;
 8004126:	bf00      	nop
    }

    while (SPI_RxByte() == 0);
 8004128:	bf00      	nop
 800412a:	f7ff fed5 	bl	8003ed8 <SPI_RxByte>
 800412e:	4603      	mov	r3, r0
 8004130:	2b00      	cmp	r3, #0
 8004132:	d0fa      	beq.n	800412a <SD_TxDataBlock+0x8e>
  }

  if ((resp & 0x1F) == 0x05)
 8004134:	7bfb      	ldrb	r3, [r7, #15]
 8004136:	f003 031f 	and.w	r3, r3, #31
 800413a:	2b05      	cmp	r3, #5
 800413c:	d101      	bne.n	8004142 <SD_TxDataBlock+0xa6>
    return TRUE;
 800413e:	2301      	movs	r3, #1
 8004140:	e000      	b.n	8004144 <SD_TxDataBlock+0xa8>
  else
    return FALSE;
 8004142:	2300      	movs	r3, #0
}
 8004144:	4618      	mov	r0, r3
 8004146:	3710      	adds	r7, #16
 8004148:	46bd      	mov	sp, r7
 800414a:	bd80      	pop	{r7, pc}

0800414c <SD_SendCmd>:
#endif /* _READONLY */

static BYTE SD_SendCmd(BYTE cmd, DWORD arg)
{
 800414c:	b580      	push	{r7, lr}
 800414e:	b084      	sub	sp, #16
 8004150:	af00      	add	r7, sp, #0
 8004152:	4603      	mov	r3, r0
 8004154:	6039      	str	r1, [r7, #0]
 8004156:	71fb      	strb	r3, [r7, #7]
  uint8_t crc, res;

  if (SD_ReadyWait() != 0xFF)
 8004158:	f7ff feea 	bl	8003f30 <SD_ReadyWait>
 800415c:	4603      	mov	r3, r0
 800415e:	2bff      	cmp	r3, #255	@ 0xff
 8004160:	d001      	beq.n	8004166 <SD_SendCmd+0x1a>
    return 0xFF;
 8004162:	23ff      	movs	r3, #255	@ 0xff
 8004164:	e040      	b.n	80041e8 <SD_SendCmd+0x9c>

  SPI_TxByte(cmd); 			/* Command */
 8004166:	79fb      	ldrb	r3, [r7, #7]
 8004168:	4618      	mov	r0, r3
 800416a:	f7ff fe9b 	bl	8003ea4 <SPI_TxByte>
  SPI_TxByte((BYTE) (arg >> 24)); 	/* Argument[31..24] */
 800416e:	683b      	ldr	r3, [r7, #0]
 8004170:	0e1b      	lsrs	r3, r3, #24
 8004172:	b2db      	uxtb	r3, r3
 8004174:	4618      	mov	r0, r3
 8004176:	f7ff fe95 	bl	8003ea4 <SPI_TxByte>
  SPI_TxByte((BYTE) (arg >> 16)); 	/* Argument[23..16] */
 800417a:	683b      	ldr	r3, [r7, #0]
 800417c:	0c1b      	lsrs	r3, r3, #16
 800417e:	b2db      	uxtb	r3, r3
 8004180:	4618      	mov	r0, r3
 8004182:	f7ff fe8f 	bl	8003ea4 <SPI_TxByte>
  SPI_TxByte((BYTE) (arg >> 8)); 	/* Argument[15..8] */
 8004186:	683b      	ldr	r3, [r7, #0]
 8004188:	0a1b      	lsrs	r3, r3, #8
 800418a:	b2db      	uxtb	r3, r3
 800418c:	4618      	mov	r0, r3
 800418e:	f7ff fe89 	bl	8003ea4 <SPI_TxByte>
  SPI_TxByte((BYTE) arg); 		/* Argument[7..0] */
 8004192:	683b      	ldr	r3, [r7, #0]
 8004194:	b2db      	uxtb	r3, r3
 8004196:	4618      	mov	r0, r3
 8004198:	f7ff fe84 	bl	8003ea4 <SPI_TxByte>

  crc = 0;
 800419c:	2300      	movs	r3, #0
 800419e:	73fb      	strb	r3, [r7, #15]
  if (cmd == CMD0)
 80041a0:	79fb      	ldrb	r3, [r7, #7]
 80041a2:	2b40      	cmp	r3, #64	@ 0x40
 80041a4:	d101      	bne.n	80041aa <SD_SendCmd+0x5e>
    crc = 0x95; /* CRC for CMD0(0) */
 80041a6:	2395      	movs	r3, #149	@ 0x95
 80041a8:	73fb      	strb	r3, [r7, #15]

  if (cmd == CMD8)
 80041aa:	79fb      	ldrb	r3, [r7, #7]
 80041ac:	2b48      	cmp	r3, #72	@ 0x48
 80041ae:	d101      	bne.n	80041b4 <SD_SendCmd+0x68>
    crc = 0x87; /* CRC for CMD8(0x1AA) */
 80041b0:	2387      	movs	r3, #135	@ 0x87
 80041b2:	73fb      	strb	r3, [r7, #15]

  /* CRC */
  SPI_TxByte(crc);
 80041b4:	7bfb      	ldrb	r3, [r7, #15]
 80041b6:	4618      	mov	r0, r3
 80041b8:	f7ff fe74 	bl	8003ea4 <SPI_TxByte>

  if (cmd == CMD12)
 80041bc:	79fb      	ldrb	r3, [r7, #7]
 80041be:	2b4c      	cmp	r3, #76	@ 0x4c
 80041c0:	d101      	bne.n	80041c6 <SD_SendCmd+0x7a>
    SPI_RxByte();
 80041c2:	f7ff fe89 	bl	8003ed8 <SPI_RxByte>

  uint8_t n = 10;
 80041c6:	230a      	movs	r3, #10
 80041c8:	73bb      	strb	r3, [r7, #14]
  do
  {
    res = SPI_RxByte();
 80041ca:	f7ff fe85 	bl	8003ed8 <SPI_RxByte>
 80041ce:	4603      	mov	r3, r0
 80041d0:	737b      	strb	r3, [r7, #13]
  } while ((res & 0x80) && --n);
 80041d2:	f997 300d 	ldrsb.w	r3, [r7, #13]
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	da05      	bge.n	80041e6 <SD_SendCmd+0x9a>
 80041da:	7bbb      	ldrb	r3, [r7, #14]
 80041dc:	3b01      	subs	r3, #1
 80041de:	73bb      	strb	r3, [r7, #14]
 80041e0:	7bbb      	ldrb	r3, [r7, #14]
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	d1f1      	bne.n	80041ca <SD_SendCmd+0x7e>

  return res;
 80041e6:	7b7b      	ldrb	r3, [r7, #13]
}
 80041e8:	4618      	mov	r0, r3
 80041ea:	3710      	adds	r7, #16
 80041ec:	46bd      	mov	sp, r7
 80041ee:	bd80      	pop	{r7, pc}

080041f0 <SD_disk_initialize>:


DSTATUS SD_disk_initialize(BYTE drv)
{
 80041f0:	b590      	push	{r4, r7, lr}
 80041f2:	b085      	sub	sp, #20
 80041f4:	af00      	add	r7, sp, #0
 80041f6:	4603      	mov	r3, r0
 80041f8:	71fb      	strb	r3, [r7, #7]
  uint8_t n, type, ocr[4];

  if(drv)
 80041fa:	79fb      	ldrb	r3, [r7, #7]
 80041fc:	2b00      	cmp	r3, #0
 80041fe:	d001      	beq.n	8004204 <SD_disk_initialize+0x14>
    return STA_NOINIT;
 8004200:	2301      	movs	r3, #1
 8004202:	e0d5      	b.n	80043b0 <SD_disk_initialize+0x1c0>

  if(Stat & STA_NODISK)
 8004204:	4b6c      	ldr	r3, [pc, #432]	@ (80043b8 <SD_disk_initialize+0x1c8>)
 8004206:	781b      	ldrb	r3, [r3, #0]
 8004208:	b2db      	uxtb	r3, r3
 800420a:	f003 0302 	and.w	r3, r3, #2
 800420e:	2b00      	cmp	r3, #0
 8004210:	d003      	beq.n	800421a <SD_disk_initialize+0x2a>
    return Stat;
 8004212:	4b69      	ldr	r3, [pc, #420]	@ (80043b8 <SD_disk_initialize+0x1c8>)
 8004214:	781b      	ldrb	r3, [r3, #0]
 8004216:	b2db      	uxtb	r3, r3
 8004218:	e0ca      	b.n	80043b0 <SD_disk_initialize+0x1c0>

  SD_PowerOn();
 800421a:	f7ff fea5 	bl	8003f68 <SD_PowerOn>

  SELECT();
 800421e:	f7ff fe29 	bl	8003e74 <SELECT>

  type = 0;
 8004222:	2300      	movs	r3, #0
 8004224:	73bb      	strb	r3, [r7, #14]

  if (SD_SendCmd(CMD0, 0) == 1)
 8004226:	2100      	movs	r1, #0
 8004228:	2040      	movs	r0, #64	@ 0x40
 800422a:	f7ff ff8f 	bl	800414c <SD_SendCmd>
 800422e:	4603      	mov	r3, r0
 8004230:	2b01      	cmp	r3, #1
 8004232:	f040 80a5 	bne.w	8004380 <SD_disk_initialize+0x190>
  {
    Timer1 = 100;
 8004236:	4b61      	ldr	r3, [pc, #388]	@ (80043bc <SD_disk_initialize+0x1cc>)
 8004238:	2264      	movs	r2, #100	@ 0x64
 800423a:	701a      	strb	r2, [r3, #0]

    if (SD_SendCmd(CMD8, 0x1AA) == 1)
 800423c:	f44f 71d5 	mov.w	r1, #426	@ 0x1aa
 8004240:	2048      	movs	r0, #72	@ 0x48
 8004242:	f7ff ff83 	bl	800414c <SD_SendCmd>
 8004246:	4603      	mov	r3, r0
 8004248:	2b01      	cmp	r3, #1
 800424a:	d158      	bne.n	80042fe <SD_disk_initialize+0x10e>
    {
      /* SDC Ver2+ */
      for (n = 0; n < 4; n++)
 800424c:	2300      	movs	r3, #0
 800424e:	73fb      	strb	r3, [r7, #15]
 8004250:	e00c      	b.n	800426c <SD_disk_initialize+0x7c>
      {
        ocr[n] = SPI_RxByte();
 8004252:	7bfc      	ldrb	r4, [r7, #15]
 8004254:	f7ff fe40 	bl	8003ed8 <SPI_RxByte>
 8004258:	4603      	mov	r3, r0
 800425a:	461a      	mov	r2, r3
 800425c:	f104 0310 	add.w	r3, r4, #16
 8004260:	443b      	add	r3, r7
 8004262:	f803 2c08 	strb.w	r2, [r3, #-8]
      for (n = 0; n < 4; n++)
 8004266:	7bfb      	ldrb	r3, [r7, #15]
 8004268:	3301      	adds	r3, #1
 800426a:	73fb      	strb	r3, [r7, #15]
 800426c:	7bfb      	ldrb	r3, [r7, #15]
 800426e:	2b03      	cmp	r3, #3
 8004270:	d9ef      	bls.n	8004252 <SD_disk_initialize+0x62>
      }

      if (ocr[2] == 0x01 && ocr[3] == 0xAA)
 8004272:	7abb      	ldrb	r3, [r7, #10]
 8004274:	2b01      	cmp	r3, #1
 8004276:	f040 8083 	bne.w	8004380 <SD_disk_initialize+0x190>
 800427a:	7afb      	ldrb	r3, [r7, #11]
 800427c:	2baa      	cmp	r3, #170	@ 0xaa
 800427e:	d17f      	bne.n	8004380 <SD_disk_initialize+0x190>
      {
        do {
          if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 1UL << 30) == 0)
 8004280:	2100      	movs	r1, #0
 8004282:	2077      	movs	r0, #119	@ 0x77
 8004284:	f7ff ff62 	bl	800414c <SD_SendCmd>
 8004288:	4603      	mov	r3, r0
 800428a:	2b01      	cmp	r3, #1
 800428c:	d807      	bhi.n	800429e <SD_disk_initialize+0xae>
 800428e:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 8004292:	2069      	movs	r0, #105	@ 0x69
 8004294:	f7ff ff5a 	bl	800414c <SD_SendCmd>
 8004298:	4603      	mov	r3, r0
 800429a:	2b00      	cmp	r3, #0
 800429c:	d005      	beq.n	80042aa <SD_disk_initialize+0xba>
            break; /* ACMD41 with HCS bit */
        } while (Timer1);
 800429e:	4b47      	ldr	r3, [pc, #284]	@ (80043bc <SD_disk_initialize+0x1cc>)
 80042a0:	781b      	ldrb	r3, [r3, #0]
 80042a2:	b2db      	uxtb	r3, r3
 80042a4:	2b00      	cmp	r3, #0
 80042a6:	d1eb      	bne.n	8004280 <SD_disk_initialize+0x90>
 80042a8:	e000      	b.n	80042ac <SD_disk_initialize+0xbc>
            break; /* ACMD41 with HCS bit */
 80042aa:	bf00      	nop

        if (Timer1 && SD_SendCmd(CMD58, 0) == 0)
 80042ac:	4b43      	ldr	r3, [pc, #268]	@ (80043bc <SD_disk_initialize+0x1cc>)
 80042ae:	781b      	ldrb	r3, [r3, #0]
 80042b0:	b2db      	uxtb	r3, r3
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	d064      	beq.n	8004380 <SD_disk_initialize+0x190>
 80042b6:	2100      	movs	r1, #0
 80042b8:	207a      	movs	r0, #122	@ 0x7a
 80042ba:	f7ff ff47 	bl	800414c <SD_SendCmd>
 80042be:	4603      	mov	r3, r0
 80042c0:	2b00      	cmp	r3, #0
 80042c2:	d15d      	bne.n	8004380 <SD_disk_initialize+0x190>
        {
          /* Check CCS bit */
          for (n = 0; n < 4; n++)
 80042c4:	2300      	movs	r3, #0
 80042c6:	73fb      	strb	r3, [r7, #15]
 80042c8:	e00c      	b.n	80042e4 <SD_disk_initialize+0xf4>
          {
            ocr[n] = SPI_RxByte();
 80042ca:	7bfc      	ldrb	r4, [r7, #15]
 80042cc:	f7ff fe04 	bl	8003ed8 <SPI_RxByte>
 80042d0:	4603      	mov	r3, r0
 80042d2:	461a      	mov	r2, r3
 80042d4:	f104 0310 	add.w	r3, r4, #16
 80042d8:	443b      	add	r3, r7
 80042da:	f803 2c08 	strb.w	r2, [r3, #-8]
          for (n = 0; n < 4; n++)
 80042de:	7bfb      	ldrb	r3, [r7, #15]
 80042e0:	3301      	adds	r3, #1
 80042e2:	73fb      	strb	r3, [r7, #15]
 80042e4:	7bfb      	ldrb	r3, [r7, #15]
 80042e6:	2b03      	cmp	r3, #3
 80042e8:	d9ef      	bls.n	80042ca <SD_disk_initialize+0xda>
          }

          type = (ocr[0] & 0x40) ? 6 : 2;
 80042ea:	7a3b      	ldrb	r3, [r7, #8]
 80042ec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80042f0:	2b00      	cmp	r3, #0
 80042f2:	d001      	beq.n	80042f8 <SD_disk_initialize+0x108>
 80042f4:	2306      	movs	r3, #6
 80042f6:	e000      	b.n	80042fa <SD_disk_initialize+0x10a>
 80042f8:	2302      	movs	r3, #2
 80042fa:	73bb      	strb	r3, [r7, #14]
 80042fc:	e040      	b.n	8004380 <SD_disk_initialize+0x190>
      }
    }
    else
    {
      /* SDC Ver1 or MMC */
      type = (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 0) <= 1) ? 2 : 1; /* SDC : MMC */
 80042fe:	2100      	movs	r1, #0
 8004300:	2077      	movs	r0, #119	@ 0x77
 8004302:	f7ff ff23 	bl	800414c <SD_SendCmd>
 8004306:	4603      	mov	r3, r0
 8004308:	2b01      	cmp	r3, #1
 800430a:	d808      	bhi.n	800431e <SD_disk_initialize+0x12e>
 800430c:	2100      	movs	r1, #0
 800430e:	2069      	movs	r0, #105	@ 0x69
 8004310:	f7ff ff1c 	bl	800414c <SD_SendCmd>
 8004314:	4603      	mov	r3, r0
 8004316:	2b01      	cmp	r3, #1
 8004318:	d801      	bhi.n	800431e <SD_disk_initialize+0x12e>
 800431a:	2302      	movs	r3, #2
 800431c:	e000      	b.n	8004320 <SD_disk_initialize+0x130>
 800431e:	2301      	movs	r3, #1
 8004320:	73bb      	strb	r3, [r7, #14]

      do {
        if (type == 2)
 8004322:	7bbb      	ldrb	r3, [r7, #14]
 8004324:	2b02      	cmp	r3, #2
 8004326:	d10e      	bne.n	8004346 <SD_disk_initialize+0x156>
        {
          if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 0) == 0)
 8004328:	2100      	movs	r1, #0
 800432a:	2077      	movs	r0, #119	@ 0x77
 800432c:	f7ff ff0e 	bl	800414c <SD_SendCmd>
 8004330:	4603      	mov	r3, r0
 8004332:	2b01      	cmp	r3, #1
 8004334:	d80e      	bhi.n	8004354 <SD_disk_initialize+0x164>
 8004336:	2100      	movs	r1, #0
 8004338:	2069      	movs	r0, #105	@ 0x69
 800433a:	f7ff ff07 	bl	800414c <SD_SendCmd>
 800433e:	4603      	mov	r3, r0
 8004340:	2b00      	cmp	r3, #0
 8004342:	d107      	bne.n	8004354 <SD_disk_initialize+0x164>
            break; /* ACMD41 */
 8004344:	e00d      	b.n	8004362 <SD_disk_initialize+0x172>
        }
        else
        {
          if (SD_SendCmd(CMD1, 0) == 0)
 8004346:	2100      	movs	r1, #0
 8004348:	2041      	movs	r0, #65	@ 0x41
 800434a:	f7ff feff 	bl	800414c <SD_SendCmd>
 800434e:	4603      	mov	r3, r0
 8004350:	2b00      	cmp	r3, #0
 8004352:	d005      	beq.n	8004360 <SD_disk_initialize+0x170>
            break; /* CMD1 */
        }
      } while (Timer1);
 8004354:	4b19      	ldr	r3, [pc, #100]	@ (80043bc <SD_disk_initialize+0x1cc>)
 8004356:	781b      	ldrb	r3, [r3, #0]
 8004358:	b2db      	uxtb	r3, r3
 800435a:	2b00      	cmp	r3, #0
 800435c:	d1e1      	bne.n	8004322 <SD_disk_initialize+0x132>
 800435e:	e000      	b.n	8004362 <SD_disk_initialize+0x172>
            break; /* CMD1 */
 8004360:	bf00      	nop

      if (!Timer1 || SD_SendCmd(CMD16, 512) != 0)
 8004362:	4b16      	ldr	r3, [pc, #88]	@ (80043bc <SD_disk_initialize+0x1cc>)
 8004364:	781b      	ldrb	r3, [r3, #0]
 8004366:	b2db      	uxtb	r3, r3
 8004368:	2b00      	cmp	r3, #0
 800436a:	d007      	beq.n	800437c <SD_disk_initialize+0x18c>
 800436c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8004370:	2050      	movs	r0, #80	@ 0x50
 8004372:	f7ff feeb 	bl	800414c <SD_SendCmd>
 8004376:	4603      	mov	r3, r0
 8004378:	2b00      	cmp	r3, #0
 800437a:	d001      	beq.n	8004380 <SD_disk_initialize+0x190>
      {
        type = 0;
 800437c:	2300      	movs	r3, #0
 800437e:	73bb      	strb	r3, [r7, #14]
      }
    }
  }

  CardType = type;
 8004380:	4a0f      	ldr	r2, [pc, #60]	@ (80043c0 <SD_disk_initialize+0x1d0>)
 8004382:	7bbb      	ldrb	r3, [r7, #14]
 8004384:	7013      	strb	r3, [r2, #0]

  DESELECT();
 8004386:	f7ff fd81 	bl	8003e8c <DESELECT>

  SPI_RxByte();
 800438a:	f7ff fda5 	bl	8003ed8 <SPI_RxByte>

  if (type)
 800438e:	7bbb      	ldrb	r3, [r7, #14]
 8004390:	2b00      	cmp	r3, #0
 8004392:	d008      	beq.n	80043a6 <SD_disk_initialize+0x1b6>
  {
    /* Clear STA_NOINIT */
    Stat &= ~STA_NOINIT;
 8004394:	4b08      	ldr	r3, [pc, #32]	@ (80043b8 <SD_disk_initialize+0x1c8>)
 8004396:	781b      	ldrb	r3, [r3, #0]
 8004398:	b2db      	uxtb	r3, r3
 800439a:	f023 0301 	bic.w	r3, r3, #1
 800439e:	b2da      	uxtb	r2, r3
 80043a0:	4b05      	ldr	r3, [pc, #20]	@ (80043b8 <SD_disk_initialize+0x1c8>)
 80043a2:	701a      	strb	r2, [r3, #0]
 80043a4:	e001      	b.n	80043aa <SD_disk_initialize+0x1ba>
  }
  else
  {
    /* Initialization failed */
    SD_PowerOff();
 80043a6:	f7ff fe2b 	bl	8004000 <SD_PowerOff>
  }

  return Stat;
 80043aa:	4b03      	ldr	r3, [pc, #12]	@ (80043b8 <SD_disk_initialize+0x1c8>)
 80043ac:	781b      	ldrb	r3, [r3, #0]
 80043ae:	b2db      	uxtb	r3, r3
}
 80043b0:	4618      	mov	r0, r3
 80043b2:	3714      	adds	r7, #20
 80043b4:	46bd      	mov	sp, r7
 80043b6:	bd90      	pop	{r4, r7, pc}
 80043b8:	200000d4 	.word	0x200000d4
 80043bc:	2000261d 	.word	0x2000261d
 80043c0:	2000270c 	.word	0x2000270c

080043c4 <SD_disk_status>:

DSTATUS SD_disk_status(BYTE drv)
{
 80043c4:	b480      	push	{r7}
 80043c6:	b083      	sub	sp, #12
 80043c8:	af00      	add	r7, sp, #0
 80043ca:	4603      	mov	r3, r0
 80043cc:	71fb      	strb	r3, [r7, #7]
  if (drv)
 80043ce:	79fb      	ldrb	r3, [r7, #7]
 80043d0:	2b00      	cmp	r3, #0
 80043d2:	d001      	beq.n	80043d8 <SD_disk_status+0x14>
    return STA_NOINIT;
 80043d4:	2301      	movs	r3, #1
 80043d6:	e002      	b.n	80043de <SD_disk_status+0x1a>

  return Stat;
 80043d8:	4b04      	ldr	r3, [pc, #16]	@ (80043ec <SD_disk_status+0x28>)
 80043da:	781b      	ldrb	r3, [r3, #0]
 80043dc:	b2db      	uxtb	r3, r3
}
 80043de:	4618      	mov	r0, r3
 80043e0:	370c      	adds	r7, #12
 80043e2:	46bd      	mov	sp, r7
 80043e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043e8:	4770      	bx	lr
 80043ea:	bf00      	nop
 80043ec:	200000d4 	.word	0x200000d4

080043f0 <SD_disk_read>:

DRESULT SD_disk_read(BYTE pdrv, BYTE* buff, DWORD sector, UINT count)
{
 80043f0:	b580      	push	{r7, lr}
 80043f2:	b084      	sub	sp, #16
 80043f4:	af00      	add	r7, sp, #0
 80043f6:	60b9      	str	r1, [r7, #8]
 80043f8:	607a      	str	r2, [r7, #4]
 80043fa:	603b      	str	r3, [r7, #0]
 80043fc:	4603      	mov	r3, r0
 80043fe:	73fb      	strb	r3, [r7, #15]
  if (pdrv || !count)
 8004400:	7bfb      	ldrb	r3, [r7, #15]
 8004402:	2b00      	cmp	r3, #0
 8004404:	d102      	bne.n	800440c <SD_disk_read+0x1c>
 8004406:	683b      	ldr	r3, [r7, #0]
 8004408:	2b00      	cmp	r3, #0
 800440a:	d101      	bne.n	8004410 <SD_disk_read+0x20>
    return RES_PARERR;
 800440c:	2304      	movs	r3, #4
 800440e:	e051      	b.n	80044b4 <SD_disk_read+0xc4>

  if (Stat & STA_NOINIT)
 8004410:	4b2a      	ldr	r3, [pc, #168]	@ (80044bc <SD_disk_read+0xcc>)
 8004412:	781b      	ldrb	r3, [r3, #0]
 8004414:	b2db      	uxtb	r3, r3
 8004416:	f003 0301 	and.w	r3, r3, #1
 800441a:	2b00      	cmp	r3, #0
 800441c:	d001      	beq.n	8004422 <SD_disk_read+0x32>
    return RES_NOTRDY;
 800441e:	2303      	movs	r3, #3
 8004420:	e048      	b.n	80044b4 <SD_disk_read+0xc4>

  if (!(CardType & 4))
 8004422:	4b27      	ldr	r3, [pc, #156]	@ (80044c0 <SD_disk_read+0xd0>)
 8004424:	781b      	ldrb	r3, [r3, #0]
 8004426:	f003 0304 	and.w	r3, r3, #4
 800442a:	2b00      	cmp	r3, #0
 800442c:	d102      	bne.n	8004434 <SD_disk_read+0x44>
    sector *= 512;
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	025b      	lsls	r3, r3, #9
 8004432:	607b      	str	r3, [r7, #4]

  SELECT();
 8004434:	f7ff fd1e 	bl	8003e74 <SELECT>

  if (count == 1)
 8004438:	683b      	ldr	r3, [r7, #0]
 800443a:	2b01      	cmp	r3, #1
 800443c:	d111      	bne.n	8004462 <SD_disk_read+0x72>
  {

    if ((SD_SendCmd(CMD17, sector) == 0) && SD_RxDataBlock(buff, 512))
 800443e:	6879      	ldr	r1, [r7, #4]
 8004440:	2051      	movs	r0, #81	@ 0x51
 8004442:	f7ff fe83 	bl	800414c <SD_SendCmd>
 8004446:	4603      	mov	r3, r0
 8004448:	2b00      	cmp	r3, #0
 800444a:	d129      	bne.n	80044a0 <SD_disk_read+0xb0>
 800444c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8004450:	68b8      	ldr	r0, [r7, #8]
 8004452:	f7ff fded 	bl	8004030 <SD_RxDataBlock>
 8004456:	4603      	mov	r3, r0
 8004458:	2b00      	cmp	r3, #0
 800445a:	d021      	beq.n	80044a0 <SD_disk_read+0xb0>
      count = 0;
 800445c:	2300      	movs	r3, #0
 800445e:	603b      	str	r3, [r7, #0]
 8004460:	e01e      	b.n	80044a0 <SD_disk_read+0xb0>
  }
  else
  {
    if (SD_SendCmd(CMD18, sector) == 0)
 8004462:	6879      	ldr	r1, [r7, #4]
 8004464:	2052      	movs	r0, #82	@ 0x52
 8004466:	f7ff fe71 	bl	800414c <SD_SendCmd>
 800446a:	4603      	mov	r3, r0
 800446c:	2b00      	cmp	r3, #0
 800446e:	d117      	bne.n	80044a0 <SD_disk_read+0xb0>
    {
      do {
        if (!SD_RxDataBlock(buff, 512))
 8004470:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8004474:	68b8      	ldr	r0, [r7, #8]
 8004476:	f7ff fddb 	bl	8004030 <SD_RxDataBlock>
 800447a:	4603      	mov	r3, r0
 800447c:	2b00      	cmp	r3, #0
 800447e:	d00a      	beq.n	8004496 <SD_disk_read+0xa6>
          break;

        buff += 512;
 8004480:	68bb      	ldr	r3, [r7, #8]
 8004482:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8004486:	60bb      	str	r3, [r7, #8]
      } while (--count);
 8004488:	683b      	ldr	r3, [r7, #0]
 800448a:	3b01      	subs	r3, #1
 800448c:	603b      	str	r3, [r7, #0]
 800448e:	683b      	ldr	r3, [r7, #0]
 8004490:	2b00      	cmp	r3, #0
 8004492:	d1ed      	bne.n	8004470 <SD_disk_read+0x80>
 8004494:	e000      	b.n	8004498 <SD_disk_read+0xa8>
          break;
 8004496:	bf00      	nop

      SD_SendCmd(CMD12, 0);
 8004498:	2100      	movs	r1, #0
 800449a:	204c      	movs	r0, #76	@ 0x4c
 800449c:	f7ff fe56 	bl	800414c <SD_SendCmd>
    }
  }

  DESELECT();
 80044a0:	f7ff fcf4 	bl	8003e8c <DESELECT>
  SPI_RxByte();
 80044a4:	f7ff fd18 	bl	8003ed8 <SPI_RxByte>

  return count ? RES_ERROR : RES_OK;
 80044a8:	683b      	ldr	r3, [r7, #0]
 80044aa:	2b00      	cmp	r3, #0
 80044ac:	bf14      	ite	ne
 80044ae:	2301      	movne	r3, #1
 80044b0:	2300      	moveq	r3, #0
 80044b2:	b2db      	uxtb	r3, r3
}
 80044b4:	4618      	mov	r0, r3
 80044b6:	3710      	adds	r7, #16
 80044b8:	46bd      	mov	sp, r7
 80044ba:	bd80      	pop	{r7, pc}
 80044bc:	200000d4 	.word	0x200000d4
 80044c0:	2000270c 	.word	0x2000270c

080044c4 <SD_disk_write>:

#if _READONLY == 0
DRESULT SD_disk_write(BYTE pdrv, const BYTE* buff, DWORD sector, UINT count)
{
 80044c4:	b580      	push	{r7, lr}
 80044c6:	b084      	sub	sp, #16
 80044c8:	af00      	add	r7, sp, #0
 80044ca:	60b9      	str	r1, [r7, #8]
 80044cc:	607a      	str	r2, [r7, #4]
 80044ce:	603b      	str	r3, [r7, #0]
 80044d0:	4603      	mov	r3, r0
 80044d2:	73fb      	strb	r3, [r7, #15]
  if (pdrv || !count)
 80044d4:	7bfb      	ldrb	r3, [r7, #15]
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	d102      	bne.n	80044e0 <SD_disk_write+0x1c>
 80044da:	683b      	ldr	r3, [r7, #0]
 80044dc:	2b00      	cmp	r3, #0
 80044de:	d101      	bne.n	80044e4 <SD_disk_write+0x20>
    return RES_PARERR;
 80044e0:	2304      	movs	r3, #4
 80044e2:	e06b      	b.n	80045bc <SD_disk_write+0xf8>

  if (Stat & STA_NOINIT)
 80044e4:	4b37      	ldr	r3, [pc, #220]	@ (80045c4 <SD_disk_write+0x100>)
 80044e6:	781b      	ldrb	r3, [r3, #0]
 80044e8:	b2db      	uxtb	r3, r3
 80044ea:	f003 0301 	and.w	r3, r3, #1
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d001      	beq.n	80044f6 <SD_disk_write+0x32>
    return RES_NOTRDY;
 80044f2:	2303      	movs	r3, #3
 80044f4:	e062      	b.n	80045bc <SD_disk_write+0xf8>

  if (Stat & STA_PROTECT)
 80044f6:	4b33      	ldr	r3, [pc, #204]	@ (80045c4 <SD_disk_write+0x100>)
 80044f8:	781b      	ldrb	r3, [r3, #0]
 80044fa:	b2db      	uxtb	r3, r3
 80044fc:	f003 0304 	and.w	r3, r3, #4
 8004500:	2b00      	cmp	r3, #0
 8004502:	d001      	beq.n	8004508 <SD_disk_write+0x44>
    return RES_WRPRT;
 8004504:	2302      	movs	r3, #2
 8004506:	e059      	b.n	80045bc <SD_disk_write+0xf8>

  if (!(CardType & 4))
 8004508:	4b2f      	ldr	r3, [pc, #188]	@ (80045c8 <SD_disk_write+0x104>)
 800450a:	781b      	ldrb	r3, [r3, #0]
 800450c:	f003 0304 	and.w	r3, r3, #4
 8004510:	2b00      	cmp	r3, #0
 8004512:	d102      	bne.n	800451a <SD_disk_write+0x56>
    sector *= 512;
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	025b      	lsls	r3, r3, #9
 8004518:	607b      	str	r3, [r7, #4]

  SELECT();
 800451a:	f7ff fcab 	bl	8003e74 <SELECT>

  if (count == 1)
 800451e:	683b      	ldr	r3, [r7, #0]
 8004520:	2b01      	cmp	r3, #1
 8004522:	d110      	bne.n	8004546 <SD_disk_write+0x82>
  {
    if ((SD_SendCmd(CMD24, sector) == 0) && SD_TxDataBlock(buff, 0xFE))
 8004524:	6879      	ldr	r1, [r7, #4]
 8004526:	2058      	movs	r0, #88	@ 0x58
 8004528:	f7ff fe10 	bl	800414c <SD_SendCmd>
 800452c:	4603      	mov	r3, r0
 800452e:	2b00      	cmp	r3, #0
 8004530:	d13a      	bne.n	80045a8 <SD_disk_write+0xe4>
 8004532:	21fe      	movs	r1, #254	@ 0xfe
 8004534:	68b8      	ldr	r0, [r7, #8]
 8004536:	f7ff fdb1 	bl	800409c <SD_TxDataBlock>
 800453a:	4603      	mov	r3, r0
 800453c:	2b00      	cmp	r3, #0
 800453e:	d033      	beq.n	80045a8 <SD_disk_write+0xe4>
      count = 0;
 8004540:	2300      	movs	r3, #0
 8004542:	603b      	str	r3, [r7, #0]
 8004544:	e030      	b.n	80045a8 <SD_disk_write+0xe4>
  }
  else
  {
    if (CardType & 2)
 8004546:	4b20      	ldr	r3, [pc, #128]	@ (80045c8 <SD_disk_write+0x104>)
 8004548:	781b      	ldrb	r3, [r3, #0]
 800454a:	f003 0302 	and.w	r3, r3, #2
 800454e:	2b00      	cmp	r3, #0
 8004550:	d007      	beq.n	8004562 <SD_disk_write+0x9e>
    {
      SD_SendCmd(CMD55, 0);
 8004552:	2100      	movs	r1, #0
 8004554:	2077      	movs	r0, #119	@ 0x77
 8004556:	f7ff fdf9 	bl	800414c <SD_SendCmd>
      SD_SendCmd(CMD23, count); /* ACMD23 */
 800455a:	6839      	ldr	r1, [r7, #0]
 800455c:	2057      	movs	r0, #87	@ 0x57
 800455e:	f7ff fdf5 	bl	800414c <SD_SendCmd>
    }

    if (SD_SendCmd(CMD25, sector) == 0)
 8004562:	6879      	ldr	r1, [r7, #4]
 8004564:	2059      	movs	r0, #89	@ 0x59
 8004566:	f7ff fdf1 	bl	800414c <SD_SendCmd>
 800456a:	4603      	mov	r3, r0
 800456c:	2b00      	cmp	r3, #0
 800456e:	d11b      	bne.n	80045a8 <SD_disk_write+0xe4>
    {
      do {
        if(!SD_TxDataBlock(buff, 0xFC))
 8004570:	21fc      	movs	r1, #252	@ 0xfc
 8004572:	68b8      	ldr	r0, [r7, #8]
 8004574:	f7ff fd92 	bl	800409c <SD_TxDataBlock>
 8004578:	4603      	mov	r3, r0
 800457a:	2b00      	cmp	r3, #0
 800457c:	d00a      	beq.n	8004594 <SD_disk_write+0xd0>
          break;

        buff += 512;
 800457e:	68bb      	ldr	r3, [r7, #8]
 8004580:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8004584:	60bb      	str	r3, [r7, #8]
      } while (--count);
 8004586:	683b      	ldr	r3, [r7, #0]
 8004588:	3b01      	subs	r3, #1
 800458a:	603b      	str	r3, [r7, #0]
 800458c:	683b      	ldr	r3, [r7, #0]
 800458e:	2b00      	cmp	r3, #0
 8004590:	d1ee      	bne.n	8004570 <SD_disk_write+0xac>
 8004592:	e000      	b.n	8004596 <SD_disk_write+0xd2>
          break;
 8004594:	bf00      	nop

      if(!SD_TxDataBlock(0, 0xFD))
 8004596:	21fd      	movs	r1, #253	@ 0xfd
 8004598:	2000      	movs	r0, #0
 800459a:	f7ff fd7f 	bl	800409c <SD_TxDataBlock>
 800459e:	4603      	mov	r3, r0
 80045a0:	2b00      	cmp	r3, #0
 80045a2:	d101      	bne.n	80045a8 <SD_disk_write+0xe4>
      {
        count = 1;
 80045a4:	2301      	movs	r3, #1
 80045a6:	603b      	str	r3, [r7, #0]
      }
    }
  }

  DESELECT();
 80045a8:	f7ff fc70 	bl	8003e8c <DESELECT>
  SPI_RxByte();
 80045ac:	f7ff fc94 	bl	8003ed8 <SPI_RxByte>

  return count ? RES_ERROR : RES_OK;
 80045b0:	683b      	ldr	r3, [r7, #0]
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	bf14      	ite	ne
 80045b6:	2301      	movne	r3, #1
 80045b8:	2300      	moveq	r3, #0
 80045ba:	b2db      	uxtb	r3, r3
}
 80045bc:	4618      	mov	r0, r3
 80045be:	3710      	adds	r7, #16
 80045c0:	46bd      	mov	sp, r7
 80045c2:	bd80      	pop	{r7, pc}
 80045c4:	200000d4 	.word	0x200000d4
 80045c8:	2000270c 	.word	0x2000270c

080045cc <SD_disk_ioctl>:
#endif /* _READONLY */

DRESULT SD_disk_ioctl(BYTE drv, BYTE ctrl, void *buff)
{
 80045cc:	b590      	push	{r4, r7, lr}
 80045ce:	b08b      	sub	sp, #44	@ 0x2c
 80045d0:	af00      	add	r7, sp, #0
 80045d2:	4603      	mov	r3, r0
 80045d4:	603a      	str	r2, [r7, #0]
 80045d6:	71fb      	strb	r3, [r7, #7]
 80045d8:	460b      	mov	r3, r1
 80045da:	71bb      	strb	r3, [r7, #6]
  DRESULT res;
  BYTE n, csd[16], *ptr = buff;
 80045dc:	683b      	ldr	r3, [r7, #0]
 80045de:	623b      	str	r3, [r7, #32]
  WORD csize;

  if (drv)
 80045e0:	79fb      	ldrb	r3, [r7, #7]
 80045e2:	2b00      	cmp	r3, #0
 80045e4:	d001      	beq.n	80045ea <SD_disk_ioctl+0x1e>
    return RES_PARERR;
 80045e6:	2304      	movs	r3, #4
 80045e8:	e119      	b.n	800481e <SD_disk_ioctl+0x252>

  res = RES_ERROR;
 80045ea:	2301      	movs	r3, #1
 80045ec:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  if (ctrl == CTRL_POWER)
 80045f0:	79bb      	ldrb	r3, [r7, #6]
 80045f2:	2b05      	cmp	r3, #5
 80045f4:	d129      	bne.n	800464a <SD_disk_ioctl+0x7e>
  {
    switch (*ptr)
 80045f6:	6a3b      	ldr	r3, [r7, #32]
 80045f8:	781b      	ldrb	r3, [r3, #0]
 80045fa:	2b02      	cmp	r3, #2
 80045fc:	d017      	beq.n	800462e <SD_disk_ioctl+0x62>
 80045fe:	2b02      	cmp	r3, #2
 8004600:	dc1f      	bgt.n	8004642 <SD_disk_ioctl+0x76>
 8004602:	2b00      	cmp	r3, #0
 8004604:	d002      	beq.n	800460c <SD_disk_ioctl+0x40>
 8004606:	2b01      	cmp	r3, #1
 8004608:	d00b      	beq.n	8004622 <SD_disk_ioctl+0x56>
 800460a:	e01a      	b.n	8004642 <SD_disk_ioctl+0x76>
    {
    case 0:
      if (SD_CheckPower())
 800460c:	f7ff fd04 	bl	8004018 <SD_CheckPower>
 8004610:	4603      	mov	r3, r0
 8004612:	2b00      	cmp	r3, #0
 8004614:	d001      	beq.n	800461a <SD_disk_ioctl+0x4e>
        SD_PowerOff();          /* Power Off */
 8004616:	f7ff fcf3 	bl	8004000 <SD_PowerOff>
      res = RES_OK;
 800461a:	2300      	movs	r3, #0
 800461c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      break;
 8004620:	e0fb      	b.n	800481a <SD_disk_ioctl+0x24e>
    case 1:
      SD_PowerOn();             /* Power On */
 8004622:	f7ff fca1 	bl	8003f68 <SD_PowerOn>
      res = RES_OK;
 8004626:	2300      	movs	r3, #0
 8004628:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      break;
 800462c:	e0f5      	b.n	800481a <SD_disk_ioctl+0x24e>
    case 2:
      *(ptr + 1) = (BYTE) SD_CheckPower();
 800462e:	6a3b      	ldr	r3, [r7, #32]
 8004630:	1c5c      	adds	r4, r3, #1
 8004632:	f7ff fcf1 	bl	8004018 <SD_CheckPower>
 8004636:	4603      	mov	r3, r0
 8004638:	7023      	strb	r3, [r4, #0]
      res = RES_OK;             /* Power Check */
 800463a:	2300      	movs	r3, #0
 800463c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      break;
 8004640:	e0eb      	b.n	800481a <SD_disk_ioctl+0x24e>
    default:
      res = RES_PARERR;
 8004642:	2304      	movs	r3, #4
 8004644:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8004648:	e0e7      	b.n	800481a <SD_disk_ioctl+0x24e>
    }
  }
  else
  {
    if (Stat & STA_NOINIT)
 800464a:	4b77      	ldr	r3, [pc, #476]	@ (8004828 <SD_disk_ioctl+0x25c>)
 800464c:	781b      	ldrb	r3, [r3, #0]
 800464e:	b2db      	uxtb	r3, r3
 8004650:	f003 0301 	and.w	r3, r3, #1
 8004654:	2b00      	cmp	r3, #0
 8004656:	d001      	beq.n	800465c <SD_disk_ioctl+0x90>
      return RES_NOTRDY;
 8004658:	2303      	movs	r3, #3
 800465a:	e0e0      	b.n	800481e <SD_disk_ioctl+0x252>

    SELECT();
 800465c:	f7ff fc0a 	bl	8003e74 <SELECT>

    switch (ctrl)
 8004660:	79bb      	ldrb	r3, [r7, #6]
 8004662:	2b0d      	cmp	r3, #13
 8004664:	f200 80ca 	bhi.w	80047fc <SD_disk_ioctl+0x230>
 8004668:	a201      	add	r2, pc, #4	@ (adr r2, 8004670 <SD_disk_ioctl+0xa4>)
 800466a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800466e:	bf00      	nop
 8004670:	08004767 	.word	0x08004767
 8004674:	080046a9 	.word	0x080046a9
 8004678:	08004757 	.word	0x08004757
 800467c:	080047fd 	.word	0x080047fd
 8004680:	080047fd 	.word	0x080047fd
 8004684:	080047fd 	.word	0x080047fd
 8004688:	080047fd 	.word	0x080047fd
 800468c:	080047fd 	.word	0x080047fd
 8004690:	080047fd 	.word	0x080047fd
 8004694:	080047fd 	.word	0x080047fd
 8004698:	080047fd 	.word	0x080047fd
 800469c:	08004779 	.word	0x08004779
 80046a0:	0800479d 	.word	0x0800479d
 80046a4:	080047c1 	.word	0x080047c1
    {
    case GET_SECTOR_COUNT:
      if ((SD_SendCmd(CMD9, 0) == 0) && SD_RxDataBlock(csd, 16))
 80046a8:	2100      	movs	r1, #0
 80046aa:	2049      	movs	r0, #73	@ 0x49
 80046ac:	f7ff fd4e 	bl	800414c <SD_SendCmd>
 80046b0:	4603      	mov	r3, r0
 80046b2:	2b00      	cmp	r3, #0
 80046b4:	f040 80a6 	bne.w	8004804 <SD_disk_ioctl+0x238>
 80046b8:	f107 030c 	add.w	r3, r7, #12
 80046bc:	2110      	movs	r1, #16
 80046be:	4618      	mov	r0, r3
 80046c0:	f7ff fcb6 	bl	8004030 <SD_RxDataBlock>
 80046c4:	4603      	mov	r3, r0
 80046c6:	2b00      	cmp	r3, #0
 80046c8:	f000 809c 	beq.w	8004804 <SD_disk_ioctl+0x238>
      {
        if ((csd[0] >> 6) == 1)
 80046cc:	7b3b      	ldrb	r3, [r7, #12]
 80046ce:	099b      	lsrs	r3, r3, #6
 80046d0:	b2db      	uxtb	r3, r3
 80046d2:	2b01      	cmp	r3, #1
 80046d4:	d10d      	bne.n	80046f2 <SD_disk_ioctl+0x126>
        {
          /* SDC ver 2.00 */
          csize = csd[9] + ((WORD) csd[8] << 8) + 1;
 80046d6:	7d7b      	ldrb	r3, [r7, #21]
 80046d8:	461a      	mov	r2, r3
 80046da:	7d3b      	ldrb	r3, [r7, #20]
 80046dc:	021b      	lsls	r3, r3, #8
 80046de:	b29b      	uxth	r3, r3
 80046e0:	4413      	add	r3, r2
 80046e2:	b29b      	uxth	r3, r3
 80046e4:	3301      	adds	r3, #1
 80046e6:	83fb      	strh	r3, [r7, #30]
          *(DWORD*) buff = (DWORD) csize << 10;
 80046e8:	8bfb      	ldrh	r3, [r7, #30]
 80046ea:	029a      	lsls	r2, r3, #10
 80046ec:	683b      	ldr	r3, [r7, #0]
 80046ee:	601a      	str	r2, [r3, #0]
 80046f0:	e02d      	b.n	800474e <SD_disk_ioctl+0x182>
        }
        else
        {
          /* MMC or SDC ver 1.XX */
          n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 80046f2:	7c7b      	ldrb	r3, [r7, #17]
 80046f4:	f003 030f 	and.w	r3, r3, #15
 80046f8:	b2da      	uxtb	r2, r3
 80046fa:	7dbb      	ldrb	r3, [r7, #22]
 80046fc:	09db      	lsrs	r3, r3, #7
 80046fe:	b2db      	uxtb	r3, r3
 8004700:	4413      	add	r3, r2
 8004702:	b2da      	uxtb	r2, r3
 8004704:	7d7b      	ldrb	r3, [r7, #21]
 8004706:	005b      	lsls	r3, r3, #1
 8004708:	b2db      	uxtb	r3, r3
 800470a:	f003 0306 	and.w	r3, r3, #6
 800470e:	b2db      	uxtb	r3, r3
 8004710:	4413      	add	r3, r2
 8004712:	b2db      	uxtb	r3, r3
 8004714:	3302      	adds	r3, #2
 8004716:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
          csize = (csd[8] >> 6) + ((WORD) csd[7] << 2) + ((WORD) (csd[6] & 3) << 10) + 1;
 800471a:	7d3b      	ldrb	r3, [r7, #20]
 800471c:	099b      	lsrs	r3, r3, #6
 800471e:	b2db      	uxtb	r3, r3
 8004720:	461a      	mov	r2, r3
 8004722:	7cfb      	ldrb	r3, [r7, #19]
 8004724:	009b      	lsls	r3, r3, #2
 8004726:	b29b      	uxth	r3, r3
 8004728:	4413      	add	r3, r2
 800472a:	b29a      	uxth	r2, r3
 800472c:	7cbb      	ldrb	r3, [r7, #18]
 800472e:	029b      	lsls	r3, r3, #10
 8004730:	b29b      	uxth	r3, r3
 8004732:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8004736:	b29b      	uxth	r3, r3
 8004738:	4413      	add	r3, r2
 800473a:	b29b      	uxth	r3, r3
 800473c:	3301      	adds	r3, #1
 800473e:	83fb      	strh	r3, [r7, #30]
          *(DWORD*) buff = (DWORD) csize << (n - 9);
 8004740:	8bfa      	ldrh	r2, [r7, #30]
 8004742:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8004746:	3b09      	subs	r3, #9
 8004748:	409a      	lsls	r2, r3
 800474a:	683b      	ldr	r3, [r7, #0]
 800474c:	601a      	str	r2, [r3, #0]
        }

        res = RES_OK;
 800474e:	2300      	movs	r3, #0
 8004750:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      }
      break;
 8004754:	e056      	b.n	8004804 <SD_disk_ioctl+0x238>

    case GET_SECTOR_SIZE:
      *(WORD*) buff = 512;
 8004756:	683b      	ldr	r3, [r7, #0]
 8004758:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800475c:	801a      	strh	r2, [r3, #0]
      res = RES_OK;
 800475e:	2300      	movs	r3, #0
 8004760:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      break;
 8004764:	e055      	b.n	8004812 <SD_disk_ioctl+0x246>

    case CTRL_SYNC:
      if (SD_ReadyWait() == 0xFF)
 8004766:	f7ff fbe3 	bl	8003f30 <SD_ReadyWait>
 800476a:	4603      	mov	r3, r0
 800476c:	2bff      	cmp	r3, #255	@ 0xff
 800476e:	d14b      	bne.n	8004808 <SD_disk_ioctl+0x23c>
        res = RES_OK;
 8004770:	2300      	movs	r3, #0
 8004772:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      break;
 8004776:	e047      	b.n	8004808 <SD_disk_ioctl+0x23c>

    case MMC_GET_CSD:
      if (SD_SendCmd(CMD9, 0) == 0 && SD_RxDataBlock(ptr, 16))
 8004778:	2100      	movs	r1, #0
 800477a:	2049      	movs	r0, #73	@ 0x49
 800477c:	f7ff fce6 	bl	800414c <SD_SendCmd>
 8004780:	4603      	mov	r3, r0
 8004782:	2b00      	cmp	r3, #0
 8004784:	d142      	bne.n	800480c <SD_disk_ioctl+0x240>
 8004786:	2110      	movs	r1, #16
 8004788:	6a38      	ldr	r0, [r7, #32]
 800478a:	f7ff fc51 	bl	8004030 <SD_RxDataBlock>
 800478e:	4603      	mov	r3, r0
 8004790:	2b00      	cmp	r3, #0
 8004792:	d03b      	beq.n	800480c <SD_disk_ioctl+0x240>
        res = RES_OK;
 8004794:	2300      	movs	r3, #0
 8004796:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      break;
 800479a:	e037      	b.n	800480c <SD_disk_ioctl+0x240>

    case MMC_GET_CID:
      if (SD_SendCmd(CMD10, 0) == 0 && SD_RxDataBlock(ptr, 16))
 800479c:	2100      	movs	r1, #0
 800479e:	204a      	movs	r0, #74	@ 0x4a
 80047a0:	f7ff fcd4 	bl	800414c <SD_SendCmd>
 80047a4:	4603      	mov	r3, r0
 80047a6:	2b00      	cmp	r3, #0
 80047a8:	d132      	bne.n	8004810 <SD_disk_ioctl+0x244>
 80047aa:	2110      	movs	r1, #16
 80047ac:	6a38      	ldr	r0, [r7, #32]
 80047ae:	f7ff fc3f 	bl	8004030 <SD_RxDataBlock>
 80047b2:	4603      	mov	r3, r0
 80047b4:	2b00      	cmp	r3, #0
 80047b6:	d02b      	beq.n	8004810 <SD_disk_ioctl+0x244>
        res = RES_OK;
 80047b8:	2300      	movs	r3, #0
 80047ba:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      break;
 80047be:	e027      	b.n	8004810 <SD_disk_ioctl+0x244>

    case MMC_GET_OCR:
      if (SD_SendCmd(CMD58, 0) == 0)
 80047c0:	2100      	movs	r1, #0
 80047c2:	207a      	movs	r0, #122	@ 0x7a
 80047c4:	f7ff fcc2 	bl	800414c <SD_SendCmd>
 80047c8:	4603      	mov	r3, r0
 80047ca:	2b00      	cmp	r3, #0
 80047cc:	d116      	bne.n	80047fc <SD_disk_ioctl+0x230>
      {
        for (n = 0; n < 4; n++)
 80047ce:	2300      	movs	r3, #0
 80047d0:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 80047d4:	e00b      	b.n	80047ee <SD_disk_ioctl+0x222>
        {
          *ptr++ = SPI_RxByte();
 80047d6:	6a3c      	ldr	r4, [r7, #32]
 80047d8:	1c63      	adds	r3, r4, #1
 80047da:	623b      	str	r3, [r7, #32]
 80047dc:	f7ff fb7c 	bl	8003ed8 <SPI_RxByte>
 80047e0:	4603      	mov	r3, r0
 80047e2:	7023      	strb	r3, [r4, #0]
        for (n = 0; n < 4; n++)
 80047e4:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80047e8:	3301      	adds	r3, #1
 80047ea:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 80047ee:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80047f2:	2b03      	cmp	r3, #3
 80047f4:	d9ef      	bls.n	80047d6 <SD_disk_ioctl+0x20a>
        }

        res = RES_OK;
 80047f6:	2300      	movs	r3, #0
 80047f8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      }

    default:
      res = RES_PARERR;
 80047fc:	2304      	movs	r3, #4
 80047fe:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8004802:	e006      	b.n	8004812 <SD_disk_ioctl+0x246>
      break;
 8004804:	bf00      	nop
 8004806:	e004      	b.n	8004812 <SD_disk_ioctl+0x246>
      break;
 8004808:	bf00      	nop
 800480a:	e002      	b.n	8004812 <SD_disk_ioctl+0x246>
      break;
 800480c:	bf00      	nop
 800480e:	e000      	b.n	8004812 <SD_disk_ioctl+0x246>
      break;
 8004810:	bf00      	nop
    }

    DESELECT();
 8004812:	f7ff fb3b 	bl	8003e8c <DESELECT>
    SPI_RxByte();
 8004816:	f7ff fb5f 	bl	8003ed8 <SPI_RxByte>
  }

  return res;
 800481a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800481e:	4618      	mov	r0, r3
 8004820:	372c      	adds	r7, #44	@ 0x2c
 8004822:	46bd      	mov	sp, r7
 8004824:	bd90      	pop	{r4, r7, pc}
 8004826:	bf00      	nop
 8004828:	200000d4 	.word	0x200000d4

0800482c <_write>:
	return CDC_Transmit_FS(message, strlen((const char*)message));
}


int _write(int fd, unsigned char *buf, int len)
{
 800482c:	b580      	push	{r7, lr}
 800482e:	b084      	sub	sp, #16
 8004830:	af00      	add	r7, sp, #0
 8004832:	60f8      	str	r0, [r7, #12]
 8004834:	60b9      	str	r1, [r7, #8]
 8004836:	607a      	str	r2, [r7, #4]
	CDC_Transmit_FS(buf, len);
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	b29b      	uxth	r3, r3
 800483c:	4619      	mov	r1, r3
 800483e:	68b8      	ldr	r0, [r7, #8]
 8004840:	f00e fac6 	bl	8012dd0 <CDC_Transmit_FS>
    //serial_transmit((uint8_t*)buf);
    return len;
 8004844:	687b      	ldr	r3, [r7, #4]
}
 8004846:	4618      	mov	r0, r3
 8004848:	3710      	adds	r7, #16
 800484a:	46bd      	mov	sp, r7
 800484c:	bd80      	pop	{r7, pc}

0800484e <sensirion_common_generate_crc>:
 */

#include "sensors/sensirion_common.h"

u8 sensirion_common_generate_crc(u8 *data, u16 count)
{
 800484e:	b480      	push	{r7}
 8004850:	b085      	sub	sp, #20
 8004852:	af00      	add	r7, sp, #0
 8004854:	6078      	str	r0, [r7, #4]
 8004856:	460b      	mov	r3, r1
 8004858:	807b      	strh	r3, [r7, #2]
    u16 current_byte;
    u8 crc = CRC8_INIT;
 800485a:	23ff      	movs	r3, #255	@ 0xff
 800485c:	737b      	strb	r3, [r7, #13]
    u8 crc_bit;

    /* calculates 8-Bit checksum with given polynomial */
    for (current_byte = 0; current_byte < count; ++current_byte) {
 800485e:	2300      	movs	r3, #0
 8004860:	81fb      	strh	r3, [r7, #14]
 8004862:	e022      	b.n	80048aa <sensirion_common_generate_crc+0x5c>
        crc ^= (data[current_byte]);
 8004864:	89fb      	ldrh	r3, [r7, #14]
 8004866:	687a      	ldr	r2, [r7, #4]
 8004868:	4413      	add	r3, r2
 800486a:	781a      	ldrb	r2, [r3, #0]
 800486c:	7b7b      	ldrb	r3, [r7, #13]
 800486e:	4053      	eors	r3, r2
 8004870:	737b      	strb	r3, [r7, #13]
        for (crc_bit = 8; crc_bit > 0; --crc_bit) {
 8004872:	2308      	movs	r3, #8
 8004874:	733b      	strb	r3, [r7, #12]
 8004876:	e012      	b.n	800489e <sensirion_common_generate_crc+0x50>
            if (crc & 0x80)
 8004878:	f997 300d 	ldrsb.w	r3, [r7, #13]
 800487c:	2b00      	cmp	r3, #0
 800487e:	da08      	bge.n	8004892 <sensirion_common_generate_crc+0x44>
                crc = (crc << 1) ^ CRC8_POLYNOMIAL;
 8004880:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8004884:	005b      	lsls	r3, r3, #1
 8004886:	b25b      	sxtb	r3, r3
 8004888:	f083 0331 	eor.w	r3, r3, #49	@ 0x31
 800488c:	b25b      	sxtb	r3, r3
 800488e:	737b      	strb	r3, [r7, #13]
 8004890:	e002      	b.n	8004898 <sensirion_common_generate_crc+0x4a>
            else
                crc = (crc << 1);
 8004892:	7b7b      	ldrb	r3, [r7, #13]
 8004894:	005b      	lsls	r3, r3, #1
 8004896:	737b      	strb	r3, [r7, #13]
        for (crc_bit = 8; crc_bit > 0; --crc_bit) {
 8004898:	7b3b      	ldrb	r3, [r7, #12]
 800489a:	3b01      	subs	r3, #1
 800489c:	733b      	strb	r3, [r7, #12]
 800489e:	7b3b      	ldrb	r3, [r7, #12]
 80048a0:	2b00      	cmp	r3, #0
 80048a2:	d1e9      	bne.n	8004878 <sensirion_common_generate_crc+0x2a>
    for (current_byte = 0; current_byte < count; ++current_byte) {
 80048a4:	89fb      	ldrh	r3, [r7, #14]
 80048a6:	3301      	adds	r3, #1
 80048a8:	81fb      	strh	r3, [r7, #14]
 80048aa:	89fa      	ldrh	r2, [r7, #14]
 80048ac:	887b      	ldrh	r3, [r7, #2]
 80048ae:	429a      	cmp	r2, r3
 80048b0:	d3d8      	bcc.n	8004864 <sensirion_common_generate_crc+0x16>
        }
    }
    return crc;
 80048b2:	7b7b      	ldrb	r3, [r7, #13]
}
 80048b4:	4618      	mov	r0, r3
 80048b6:	3714      	adds	r7, #20
 80048b8:	46bd      	mov	sp, r7
 80048ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048be:	4770      	bx	lr

080048c0 <sensirion_common_check_crc>:

s8 sensirion_common_check_crc(u8 *data, u16 count, u8 checksum)
{
 80048c0:	b580      	push	{r7, lr}
 80048c2:	b082      	sub	sp, #8
 80048c4:	af00      	add	r7, sp, #0
 80048c6:	6078      	str	r0, [r7, #4]
 80048c8:	460b      	mov	r3, r1
 80048ca:	807b      	strh	r3, [r7, #2]
 80048cc:	4613      	mov	r3, r2
 80048ce:	707b      	strb	r3, [r7, #1]
    if (sensirion_common_generate_crc(data, count) != checksum)
 80048d0:	887b      	ldrh	r3, [r7, #2]
 80048d2:	4619      	mov	r1, r3
 80048d4:	6878      	ldr	r0, [r7, #4]
 80048d6:	f7ff ffba 	bl	800484e <sensirion_common_generate_crc>
 80048da:	4603      	mov	r3, r0
 80048dc:	461a      	mov	r2, r3
 80048de:	787b      	ldrb	r3, [r7, #1]
 80048e0:	4293      	cmp	r3, r2
 80048e2:	d002      	beq.n	80048ea <sensirion_common_check_crc+0x2a>
        return STATUS_FAIL;
 80048e4:	f04f 33ff 	mov.w	r3, #4294967295
 80048e8:	e000      	b.n	80048ec <sensirion_common_check_crc+0x2c>
    return STATUS_OK;
 80048ea:	2300      	movs	r3, #0
}
 80048ec:	4618      	mov	r0, r3
 80048ee:	3708      	adds	r7, #8
 80048f0:	46bd      	mov	sp, r7
 80048f2:	bd80      	pop	{r7, pc}

080048f4 <sensirion_i2c_read>:
 * @param data    pointer to the buffer where the data is to be stored
 * @param count   number of bytes to read from I2C and store in the buffer
 * @returns 0 on success, error code otherwise
 */
int8_t sensirion_i2c_read(uint8_t address, uint8_t* data, uint16_t count)
{
 80048f4:	b580      	push	{r7, lr}
 80048f6:	b084      	sub	sp, #16
 80048f8:	af02      	add	r7, sp, #8
 80048fa:	4603      	mov	r3, r0
 80048fc:	6039      	str	r1, [r7, #0]
 80048fe:	71fb      	strb	r3, [r7, #7]
 8004900:	4613      	mov	r3, r2
 8004902:	80bb      	strh	r3, [r7, #4]
	return HAL_I2C_Master_Receive(&hi2c1, address<<1, data, count, 100);
 8004904:	79fb      	ldrb	r3, [r7, #7]
 8004906:	b29b      	uxth	r3, r3
 8004908:	005b      	lsls	r3, r3, #1
 800490a:	b299      	uxth	r1, r3
 800490c:	88bb      	ldrh	r3, [r7, #4]
 800490e:	2264      	movs	r2, #100	@ 0x64
 8004910:	9200      	str	r2, [sp, #0]
 8004912:	683a      	ldr	r2, [r7, #0]
 8004914:	4804      	ldr	r0, [pc, #16]	@ (8004928 <sensirion_i2c_read+0x34>)
 8004916:	f002 fb49 	bl	8006fac <HAL_I2C_Master_Receive>
 800491a:	4603      	mov	r3, r0
 800491c:	b25b      	sxtb	r3, r3
}
 800491e:	4618      	mov	r0, r3
 8004920:	3708      	adds	r7, #8
 8004922:	46bd      	mov	sp, r7
 8004924:	bd80      	pop	{r7, pc}
 8004926:	bf00      	nop
 8004928:	2000046c 	.word	0x2000046c

0800492c <sensirion_i2c_write>:
 * @param data    pointer to the buffer containing the data to write
 * @param count   number of bytes to read from the buffer and send over I2C
 * @returns 0 on success, error code otherwise
 */
int8_t sensirion_i2c_write(uint8_t address, uint8_t* data, uint16_t count)
{
 800492c:	b580      	push	{r7, lr}
 800492e:	b084      	sub	sp, #16
 8004930:	af02      	add	r7, sp, #8
 8004932:	4603      	mov	r3, r0
 8004934:	6039      	str	r1, [r7, #0]
 8004936:	71fb      	strb	r3, [r7, #7]
 8004938:	4613      	mov	r3, r2
 800493a:	80bb      	strh	r3, [r7, #4]
	return HAL_I2C_Master_Transmit(&hi2c1, address<<1, data, count, 100);  // data is the start pointer of our array
 800493c:	79fb      	ldrb	r3, [r7, #7]
 800493e:	b29b      	uxth	r3, r3
 8004940:	005b      	lsls	r3, r3, #1
 8004942:	b299      	uxth	r1, r3
 8004944:	88bb      	ldrh	r3, [r7, #4]
 8004946:	2264      	movs	r2, #100	@ 0x64
 8004948:	9200      	str	r2, [sp, #0]
 800494a:	683a      	ldr	r2, [r7, #0]
 800494c:	4804      	ldr	r0, [pc, #16]	@ (8004960 <sensirion_i2c_write+0x34>)
 800494e:	f002 fa2f 	bl	8006db0 <HAL_I2C_Master_Transmit>
 8004952:	4603      	mov	r3, r0
 8004954:	b25b      	sxtb	r3, r3
}
 8004956:	4618      	mov	r0, r3
 8004958:	3708      	adds	r7, #8
 800495a:	46bd      	mov	sp, r7
 800495c:	bd80      	pop	{r7, pc}
 800495e:	bf00      	nop
 8004960:	2000046c 	.word	0x2000046c

08004964 <sensirion_sleep_usec>:
 * execution for at least the given time, but may also sleep longer.
 *
 * @param useconds the sleep time in microseconds
 */
void sensirion_sleep_usec(uint32_t useconds)
{
 8004964:	b580      	push	{r7, lr}
 8004966:	b082      	sub	sp, #8
 8004968:	af00      	add	r7, sp, #0
 800496a:	6078      	str	r0, [r7, #4]
	if(useconds >= 1000)
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8004972:	d308      	bcc.n	8004986 <sensirion_sleep_usec+0x22>
	{
		HAL_Delay(useconds / (uint32_t)1000);
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	4a07      	ldr	r2, [pc, #28]	@ (8004994 <sensirion_sleep_usec+0x30>)
 8004978:	fba2 2303 	umull	r2, r3, r2, r3
 800497c:	099b      	lsrs	r3, r3, #6
 800497e:	4618      	mov	r0, r3
 8004980:	f000 ff1c 	bl	80057bc <HAL_Delay>
	}
	else
	{
		HAL_Delay(1);
	}
}
 8004984:	e002      	b.n	800498c <sensirion_sleep_usec+0x28>
		HAL_Delay(1);
 8004986:	2001      	movs	r0, #1
 8004988:	f000 ff18 	bl	80057bc <HAL_Delay>
}
 800498c:	bf00      	nop
 800498e:	3708      	adds	r7, #8
 8004990:	46bd      	mov	sp, r7
 8004992:	bd80      	pop	{r7, pc}
 8004994:	10624dd3 	.word	0x10624dd3

08004998 <sgp_i2c_read_words>:
 *              The buffer may also have been modified on STATUS_FAIL return.
 * @data_words: Number of data words to read (without CRC bytes)
 *
 * Return:      STATUS_OK on success, STATUS_FAIL otherwise
 */
static s16 sgp_i2c_read_words(u16 *data, u16 data_words) {
 8004998:	b580      	push	{r7, lr}
 800499a:	f5ad 6d83 	sub.w	sp, sp, #1048	@ 0x418
 800499e:	af00      	add	r7, sp, #0
 80049a0:	f507 6383 	add.w	r3, r7, #1048	@ 0x418
 80049a4:	f2a3 4314 	subw	r3, r3, #1044	@ 0x414
 80049a8:	6018      	str	r0, [r3, #0]
 80049aa:	460a      	mov	r2, r1
 80049ac:	f507 6383 	add.w	r3, r7, #1048	@ 0x418
 80049b0:	f2a3 4316 	subw	r3, r3, #1046	@ 0x416
 80049b4:	801a      	strh	r2, [r3, #0]
    s16 ret;
    u16 i, j;
    u16 size = data_words * (SGP_WORD_LEN + CRC8_LEN);
 80049b6:	f507 6383 	add.w	r3, r7, #1048	@ 0x418
 80049ba:	f2a3 4316 	subw	r3, r3, #1046	@ 0x416
 80049be:	881b      	ldrh	r3, [r3, #0]
 80049c0:	461a      	mov	r2, r3
 80049c2:	0052      	lsls	r2, r2, #1
 80049c4:	4413      	add	r3, r2
 80049c6:	f8a7 3412 	strh.w	r3, [r7, #1042]	@ 0x412
    u16 word_buf[SGP_MAX_PROFILE_RET_LEN / sizeof(u16)];
    u8 * const buf8 = (u8 *)word_buf;
 80049ca:	f107 0308 	add.w	r3, r7, #8
 80049ce:	f8c7 340c 	str.w	r3, [r7, #1036]	@ 0x40c

    ret = sensirion_i2c_read(SGP_I2C_ADDRESS, buf8, size);
 80049d2:	2058      	movs	r0, #88	@ 0x58
 80049d4:	f8b7 3412 	ldrh.w	r3, [r7, #1042]	@ 0x412
 80049d8:	461a      	mov	r2, r3
 80049da:	f8d7 140c 	ldr.w	r1, [r7, #1036]	@ 0x40c
 80049de:	f7ff ff89 	bl	80048f4 <sensirion_i2c_read>
 80049e2:	4603      	mov	r3, r0
 80049e4:	f8a7 340a 	strh.w	r3, [r7, #1034]	@ 0x40a

    if (ret != 0)
 80049e8:	f9b7 340a 	ldrsh.w	r3, [r7, #1034]	@ 0x40a
 80049ec:	2b00      	cmp	r3, #0
 80049ee:	d002      	beq.n	80049f6 <sgp_i2c_read_words+0x5e>
        return STATUS_FAIL;
 80049f0:	f04f 33ff 	mov.w	r3, #4294967295
 80049f4:	e04e      	b.n	8004a94 <sgp_i2c_read_words+0xfc>

    /* check the CRC for each word */
    for (i = 0, j = 0;
 80049f6:	2300      	movs	r3, #0
 80049f8:	f8a7 3416 	strh.w	r3, [r7, #1046]	@ 0x416
 80049fc:	2300      	movs	r3, #0
 80049fe:	f8a7 3414 	strh.w	r3, [r7, #1044]	@ 0x414
 8004a02:	e040      	b.n	8004a86 <sgp_i2c_read_words+0xee>
         i < size;
         i += SGP_WORD_LEN + CRC8_LEN, j += SGP_WORD_LEN) {

        if (sensirion_common_check_crc(&buf8[i], SGP_WORD_LEN,
 8004a04:	f8b7 3416 	ldrh.w	r3, [r7, #1046]	@ 0x416
 8004a08:	f8d7 240c 	ldr.w	r2, [r7, #1036]	@ 0x40c
 8004a0c:	18d0      	adds	r0, r2, r3
                                       buf8[i + SGP_WORD_LEN]) == STATUS_FAIL) {
 8004a0e:	f8b7 3416 	ldrh.w	r3, [r7, #1046]	@ 0x416
 8004a12:	3302      	adds	r3, #2
 8004a14:	f8d7 240c 	ldr.w	r2, [r7, #1036]	@ 0x40c
 8004a18:	4413      	add	r3, r2
        if (sensirion_common_check_crc(&buf8[i], SGP_WORD_LEN,
 8004a1a:	781b      	ldrb	r3, [r3, #0]
 8004a1c:	461a      	mov	r2, r3
 8004a1e:	2102      	movs	r1, #2
 8004a20:	f7ff ff4e 	bl	80048c0 <sensirion_common_check_crc>
 8004a24:	4603      	mov	r3, r0
 8004a26:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a2a:	d102      	bne.n	8004a32 <sgp_i2c_read_words+0x9a>
            return STATUS_FAIL;
 8004a2c:	f04f 33ff 	mov.w	r3, #4294967295
 8004a30:	e030      	b.n	8004a94 <sgp_i2c_read_words+0xfc>
        }
        ((u8 *)data)[j]     = buf8[i];
 8004a32:	f8b7 3416 	ldrh.w	r3, [r7, #1046]	@ 0x416
 8004a36:	f8d7 240c 	ldr.w	r2, [r7, #1036]	@ 0x40c
 8004a3a:	441a      	add	r2, r3
 8004a3c:	f8b7 3414 	ldrh.w	r3, [r7, #1044]	@ 0x414
 8004a40:	f507 6183 	add.w	r1, r7, #1048	@ 0x418
 8004a44:	f2a1 4114 	subw	r1, r1, #1044	@ 0x414
 8004a48:	6809      	ldr	r1, [r1, #0]
 8004a4a:	440b      	add	r3, r1
 8004a4c:	7812      	ldrb	r2, [r2, #0]
 8004a4e:	701a      	strb	r2, [r3, #0]
        ((u8 *)data)[j + 1] = buf8[i + 1];
 8004a50:	f8b7 3416 	ldrh.w	r3, [r7, #1046]	@ 0x416
 8004a54:	3301      	adds	r3, #1
 8004a56:	f8d7 240c 	ldr.w	r2, [r7, #1036]	@ 0x40c
 8004a5a:	441a      	add	r2, r3
 8004a5c:	f8b7 3414 	ldrh.w	r3, [r7, #1044]	@ 0x414
 8004a60:	3301      	adds	r3, #1
 8004a62:	f507 6183 	add.w	r1, r7, #1048	@ 0x418
 8004a66:	f2a1 4114 	subw	r1, r1, #1044	@ 0x414
 8004a6a:	6809      	ldr	r1, [r1, #0]
 8004a6c:	440b      	add	r3, r1
 8004a6e:	7812      	ldrb	r2, [r2, #0]
 8004a70:	701a      	strb	r2, [r3, #0]
         i += SGP_WORD_LEN + CRC8_LEN, j += SGP_WORD_LEN) {
 8004a72:	f8b7 3416 	ldrh.w	r3, [r7, #1046]	@ 0x416
 8004a76:	3303      	adds	r3, #3
 8004a78:	f8a7 3416 	strh.w	r3, [r7, #1046]	@ 0x416
 8004a7c:	f8b7 3414 	ldrh.w	r3, [r7, #1044]	@ 0x414
 8004a80:	3302      	adds	r3, #2
 8004a82:	f8a7 3414 	strh.w	r3, [r7, #1044]	@ 0x414
         i < size;
 8004a86:	f8b7 2416 	ldrh.w	r2, [r7, #1046]	@ 0x416
 8004a8a:	f8b7 3412 	ldrh.w	r3, [r7, #1042]	@ 0x412
 8004a8e:	429a      	cmp	r2, r3
 8004a90:	d3b8      	bcc.n	8004a04 <sgp_i2c_read_words+0x6c>
    }

    return STATUS_OK;
 8004a92:	2300      	movs	r3, #0
}
 8004a94:	4618      	mov	r0, r3
 8004a96:	f507 6783 	add.w	r7, r7, #1048	@ 0x418
 8004a9a:	46bd      	mov	sp, r7
 8004a9c:	bd80      	pop	{r7, pc}

08004a9e <sgp_i2c_write>:
 * sgp_i2c_write() - writes to the SGP sensor
 * @command:     Command
 *
 * Return:      STATUS_OK on success.
 */
static s16 sgp_i2c_write(const sgp_command* command) {
 8004a9e:	b580      	push	{r7, lr}
 8004aa0:	b084      	sub	sp, #16
 8004aa2:	af00      	add	r7, sp, #0
 8004aa4:	6078      	str	r0, [r7, #4]
    s8 ret;

    ret = sensirion_i2c_write(SGP_I2C_ADDRESS, (uint8_t*)command->buf, SGP_COMMAND_LEN);
 8004aa6:	2058      	movs	r0, #88	@ 0x58
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	2202      	movs	r2, #2
 8004aac:	4619      	mov	r1, r3
 8004aae:	f7ff ff3d 	bl	800492c <sensirion_i2c_write>
 8004ab2:	4603      	mov	r3, r0
 8004ab4:	73fb      	strb	r3, [r7, #15]
    if (ret != 0)
 8004ab6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004aba:	2b00      	cmp	r3, #0
 8004abc:	d002      	beq.n	8004ac4 <sgp_i2c_write+0x26>
        return STATUS_FAIL;
 8004abe:	f04f 33ff 	mov.w	r3, #4294967295
 8004ac2:	e000      	b.n	8004ac6 <sgp_i2c_write+0x28>

    return STATUS_OK;
 8004ac4:	2300      	movs	r3, #0
}
 8004ac6:	4618      	mov	r0, r3
 8004ac8:	3710      	adds	r7, #16
 8004aca:	46bd      	mov	sp, r7
 8004acc:	bd80      	pop	{r7, pc}
	...

08004ad0 <unpack_signals>:

/**
 * unpack_signals() - unpack signals which are stored in client_data.word_buf
 * @profile:    The profile
 */
static void unpack_signals(const struct sgp_profile *profile) {
 8004ad0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8004ad4:	b089      	sub	sp, #36	@ 0x24
 8004ad6:	af00      	add	r7, sp, #0
 8004ad8:	6078      	str	r0, [r7, #4]
 8004ada:	466b      	mov	r3, sp
 8004adc:	461e      	mov	r6, r3
    s16 i, j;
    const struct sgp_signal *signal;
    u16 data_words = profile->number_of_signals;
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	891b      	ldrh	r3, [r3, #8]
 8004ae2:	837b      	strh	r3, [r7, #26]
    u16 word_buf[data_words];
 8004ae4:	8b79      	ldrh	r1, [r7, #26]
 8004ae6:	460b      	mov	r3, r1
 8004ae8:	3b01      	subs	r3, #1
 8004aea:	617b      	str	r3, [r7, #20]
 8004aec:	b28b      	uxth	r3, r1
 8004aee:	2200      	movs	r2, #0
 8004af0:	4698      	mov	r8, r3
 8004af2:	4691      	mov	r9, r2
 8004af4:	f04f 0200 	mov.w	r2, #0
 8004af8:	f04f 0300 	mov.w	r3, #0
 8004afc:	ea4f 1309 	mov.w	r3, r9, lsl #4
 8004b00:	ea43 7318 	orr.w	r3, r3, r8, lsr #28
 8004b04:	ea4f 1208 	mov.w	r2, r8, lsl #4
 8004b08:	b28b      	uxth	r3, r1
 8004b0a:	2200      	movs	r2, #0
 8004b0c:	461c      	mov	r4, r3
 8004b0e:	4615      	mov	r5, r2
 8004b10:	f04f 0200 	mov.w	r2, #0
 8004b14:	f04f 0300 	mov.w	r3, #0
 8004b18:	012b      	lsls	r3, r5, #4
 8004b1a:	ea43 7314 	orr.w	r3, r3, r4, lsr #28
 8004b1e:	0122      	lsls	r2, r4, #4
 8004b20:	460b      	mov	r3, r1
 8004b22:	005b      	lsls	r3, r3, #1
 8004b24:	3307      	adds	r3, #7
 8004b26:	08db      	lsrs	r3, r3, #3
 8004b28:	00db      	lsls	r3, r3, #3
 8004b2a:	ebad 0d03 	sub.w	sp, sp, r3
 8004b2e:	466b      	mov	r3, sp
 8004b30:	3301      	adds	r3, #1
 8004b32:	085b      	lsrs	r3, r3, #1
 8004b34:	005b      	lsls	r3, r3, #1
 8004b36:	613b      	str	r3, [r7, #16]
    u16 value;

    /* copy buffer */
    for (i = 0; i < data_words; i++)
 8004b38:	2300      	movs	r3, #0
 8004b3a:	83fb      	strh	r3, [r7, #30]
 8004b3c:	e011      	b.n	8004b62 <unpack_signals+0x92>
        word_buf[i] = client_data.word_buf[i];
 8004b3e:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8004b42:	f9b7 201e 	ldrsh.w	r2, [r7, #30]
 8004b46:	4936      	ldr	r1, [pc, #216]	@ (8004c20 <unpack_signals+0x150>)
 8004b48:	330c      	adds	r3, #12
 8004b4a:	005b      	lsls	r3, r3, #1
 8004b4c:	440b      	add	r3, r1
 8004b4e:	8899      	ldrh	r1, [r3, #4]
 8004b50:	693b      	ldr	r3, [r7, #16]
 8004b52:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
    for (i = 0; i < data_words; i++)
 8004b56:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8004b5a:	b29b      	uxth	r3, r3
 8004b5c:	3301      	adds	r3, #1
 8004b5e:	b29b      	uxth	r3, r3
 8004b60:	83fb      	strh	r3, [r7, #30]
 8004b62:	f9b7 201e 	ldrsh.w	r2, [r7, #30]
 8004b66:	8b7b      	ldrh	r3, [r7, #26]
 8004b68:	429a      	cmp	r2, r3
 8004b6a:	dbe8      	blt.n	8004b3e <unpack_signals+0x6e>

    /* signals are in reverse order in the data buffer */
    for (i = profile->number_of_signals - 1, j = 0; i >= 0; i -= 1, j += 1) {
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	891b      	ldrh	r3, [r3, #8]
 8004b70:	3b01      	subs	r3, #1
 8004b72:	b29b      	uxth	r3, r3
 8004b74:	83fb      	strh	r3, [r7, #30]
 8004b76:	2300      	movs	r3, #0
 8004b78:	83bb      	strh	r3, [r7, #28]
 8004b7a:	e046      	b.n	8004c0a <unpack_signals+0x13a>
        signal = profile->signals[profile->number_of_signals - i - 1];
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	685a      	ldr	r2, [r3, #4]
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	891b      	ldrh	r3, [r3, #8]
 8004b84:	4619      	mov	r1, r3
 8004b86:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8004b8a:	1acb      	subs	r3, r1, r3
 8004b8c:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8004b90:	3b01      	subs	r3, #1
 8004b92:	009b      	lsls	r3, r3, #2
 8004b94:	4413      	add	r3, r2
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	60fb      	str	r3, [r7, #12]
        value = be16_to_cpu(word_buf[i]);
 8004b9a:	f9b7 201e 	ldrsh.w	r2, [r7, #30]
 8004b9e:	693b      	ldr	r3, [r7, #16]
 8004ba0:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8004ba4:	b21b      	sxth	r3, r3
 8004ba6:	021b      	lsls	r3, r3, #8
 8004ba8:	b21a      	sxth	r2, r3
 8004baa:	f9b7 101e 	ldrsh.w	r1, [r7, #30]
 8004bae:	693b      	ldr	r3, [r7, #16]
 8004bb0:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
 8004bb4:	0a1b      	lsrs	r3, r3, #8
 8004bb6:	b29b      	uxth	r3, r3
 8004bb8:	b21b      	sxth	r3, r3
 8004bba:	4313      	orrs	r3, r2
 8004bbc:	b21b      	sxth	r3, r3
 8004bbe:	817b      	strh	r3, [r7, #10]

        if (signal->conversion_function != NULL)
 8004bc0:	68fb      	ldr	r3, [r7, #12]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	2b00      	cmp	r3, #0
 8004bc6:	d010      	beq.n	8004bea <unpack_signals+0x11a>
            client_data.word_buf[j] = signal->conversion_function(value);
 8004bc8:	68fb      	ldr	r3, [r7, #12]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	f9b7 401c 	ldrsh.w	r4, [r7, #28]
 8004bd0:	897a      	ldrh	r2, [r7, #10]
 8004bd2:	4610      	mov	r0, r2
 8004bd4:	4798      	blx	r3
 8004bd6:	4603      	mov	r3, r0
 8004bd8:	4619      	mov	r1, r3
 8004bda:	4a11      	ldr	r2, [pc, #68]	@ (8004c20 <unpack_signals+0x150>)
 8004bdc:	f104 030c 	add.w	r3, r4, #12
 8004be0:	005b      	lsls	r3, r3, #1
 8004be2:	4413      	add	r3, r2
 8004be4:	460a      	mov	r2, r1
 8004be6:	809a      	strh	r2, [r3, #4]
 8004be8:	e007      	b.n	8004bfa <unpack_signals+0x12a>
        else
            client_data.word_buf[j] = value;
 8004bea:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8004bee:	4a0c      	ldr	r2, [pc, #48]	@ (8004c20 <unpack_signals+0x150>)
 8004bf0:	330c      	adds	r3, #12
 8004bf2:	005b      	lsls	r3, r3, #1
 8004bf4:	4413      	add	r3, r2
 8004bf6:	897a      	ldrh	r2, [r7, #10]
 8004bf8:	809a      	strh	r2, [r3, #4]
    for (i = profile->number_of_signals - 1, j = 0; i >= 0; i -= 1, j += 1) {
 8004bfa:	8bfb      	ldrh	r3, [r7, #30]
 8004bfc:	3b01      	subs	r3, #1
 8004bfe:	b29b      	uxth	r3, r3
 8004c00:	83fb      	strh	r3, [r7, #30]
 8004c02:	8bbb      	ldrh	r3, [r7, #28]
 8004c04:	3301      	adds	r3, #1
 8004c06:	b29b      	uxth	r3, r3
 8004c08:	83bb      	strh	r3, [r7, #28]
 8004c0a:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8004c0e:	2b00      	cmp	r3, #0
 8004c10:	dab4      	bge.n	8004b7c <unpack_signals+0xac>
 8004c12:	46b5      	mov	sp, r6
    }
}
 8004c14:	bf00      	nop
 8004c16:	3724      	adds	r7, #36	@ 0x24
 8004c18:	46bd      	mov	sp, r7
 8004c1a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8004c1e:	bf00      	nop
 8004c20:	20002710 	.word	0x20002710

08004c24 <read_measurement>:
/**
 * read_measurement() - reads the result of a profile measurement
 *
 * Return:  Length of the written data to the buffer. Negative if it fails.
 */
static s16 read_measurement(const struct sgp_profile *profile) {
 8004c24:	b580      	push	{r7, lr}
 8004c26:	b084      	sub	sp, #16
 8004c28:	af00      	add	r7, sp, #0
 8004c2a:	6078      	str	r0, [r7, #4]

    s16 ret;

    switch (client_data.current_state) {
 8004c2c:	4b10      	ldr	r3, [pc, #64]	@ (8004c70 <read_measurement+0x4c>)
 8004c2e:	781b      	ldrb	r3, [r3, #0]
 8004c30:	2b01      	cmp	r3, #1
 8004c32:	d116      	bne.n	8004c62 <read_measurement+0x3e>

        case MEASURING_PROFILE_STATE:
            ret = sgp_i2c_read_words(client_data.word_buf,
                                     profile->number_of_signals);
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	891b      	ldrh	r3, [r3, #8]
            ret = sgp_i2c_read_words(client_data.word_buf,
 8004c38:	4619      	mov	r1, r3
 8004c3a:	480e      	ldr	r0, [pc, #56]	@ (8004c74 <read_measurement+0x50>)
 8004c3c:	f7ff feac 	bl	8004998 <sgp_i2c_read_words>
 8004c40:	4603      	mov	r3, r0
 8004c42:	81fb      	strh	r3, [r7, #14]

            if (ret)
 8004c44:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8004c48:	2b00      	cmp	r3, #0
 8004c4a:	d002      	beq.n	8004c52 <read_measurement+0x2e>
                /* Measurement in progress */
                return STATUS_FAIL;
 8004c4c:	f04f 33ff 	mov.w	r3, #4294967295
 8004c50:	e009      	b.n	8004c66 <read_measurement+0x42>

            unpack_signals(profile);
 8004c52:	6878      	ldr	r0, [r7, #4]
 8004c54:	f7ff ff3c 	bl	8004ad0 <unpack_signals>
            client_data.current_state = WAIT_STATE;
 8004c58:	4b05      	ldr	r3, [pc, #20]	@ (8004c70 <read_measurement+0x4c>)
 8004c5a:	2200      	movs	r2, #0
 8004c5c:	701a      	strb	r2, [r3, #0]

            return STATUS_OK;
 8004c5e:	2300      	movs	r3, #0
 8004c60:	e001      	b.n	8004c66 <read_measurement+0x42>

        default:
            /* No command issued */
            return STATUS_FAIL;
 8004c62:	f04f 33ff 	mov.w	r3, #4294967295
    }
}
 8004c66:	4618      	mov	r0, r3
 8004c68:	3710      	adds	r7, #16
 8004c6a:	46bd      	mov	sp, r7
 8004c6c:	bd80      	pop	{r7, pc}
 8004c6e:	bf00      	nop
 8004c70:	20002710 	.word	0x20002710
 8004c74:	2000272c 	.word	0x2000272c

08004c78 <sgp_i2c_read_words_from_cmd>:
 * Return:      STATUS_OK on success, else STATUS_FAIL
 */
static s16 sgp_i2c_read_words_from_cmd(const sgp_command *cmd,
                                       u32 duration_us,
                                       u16 *data_words,
                                       u16 num_words) {
 8004c78:	b580      	push	{r7, lr}
 8004c7a:	b084      	sub	sp, #16
 8004c7c:	af00      	add	r7, sp, #0
 8004c7e:	60f8      	str	r0, [r7, #12]
 8004c80:	60b9      	str	r1, [r7, #8]
 8004c82:	607a      	str	r2, [r7, #4]
 8004c84:	807b      	strh	r3, [r7, #2]

    if (sgp_i2c_write(cmd) == STATUS_FAIL)
 8004c86:	68f8      	ldr	r0, [r7, #12]
 8004c88:	f7ff ff09 	bl	8004a9e <sgp_i2c_write>
 8004c8c:	4603      	mov	r3, r0
 8004c8e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c92:	d102      	bne.n	8004c9a <sgp_i2c_read_words_from_cmd+0x22>
        return STATUS_FAIL;
 8004c94:	f04f 33ff 	mov.w	r3, #4294967295
 8004c98:	e008      	b.n	8004cac <sgp_i2c_read_words_from_cmd+0x34>

    /* the chip needs some time to write the data into the RAM */
    sensirion_sleep_usec(duration_us);
 8004c9a:	68b8      	ldr	r0, [r7, #8]
 8004c9c:	f7ff fe62 	bl	8004964 <sensirion_sleep_usec>
    return sgp_i2c_read_words(data_words, num_words);
 8004ca0:	887b      	ldrh	r3, [r7, #2]
 8004ca2:	4619      	mov	r1, r3
 8004ca4:	6878      	ldr	r0, [r7, #4]
 8004ca6:	f7ff fe77 	bl	8004998 <sgp_i2c_read_words>
 8004caa:	4603      	mov	r3, r0
}
 8004cac:	4618      	mov	r0, r3
 8004cae:	3710      	adds	r7, #16
 8004cb0:	46bd      	mov	sp, r7
 8004cb2:	bd80      	pop	{r7, pc}

08004cb4 <sgp_run_profile>:
 * sgp_run_profile() - run a profile and read write its return to client_data
 * @profile     A pointer to the profile
 *
 * Return:      STATUS_OK on success, else STATUS_FAIL
 */
static s16 sgp_run_profile(const struct sgp_profile *profile) {
 8004cb4:	b580      	push	{r7, lr}
 8004cb6:	b084      	sub	sp, #16
 8004cb8:	af00      	add	r7, sp, #0
 8004cba:	6078      	str	r0, [r7, #4]
    u32 duration_us = profile->duration_us + 5;
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	3305      	adds	r3, #5
 8004cc2:	60fb      	str	r3, [r7, #12]

    if (sgp_i2c_write(&profile->command) == STATUS_FAIL)
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	330c      	adds	r3, #12
 8004cc8:	4618      	mov	r0, r3
 8004cca:	f7ff fee8 	bl	8004a9e <sgp_i2c_write>
 8004cce:	4603      	mov	r3, r0
 8004cd0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004cd4:	d102      	bne.n	8004cdc <sgp_run_profile+0x28>
        return STATUS_FAIL;
 8004cd6:	f04f 33ff 	mov.w	r3, #4294967295
 8004cda:	e00f      	b.n	8004cfc <sgp_run_profile+0x48>

    sensirion_sleep_usec(duration_us);
 8004cdc:	68f8      	ldr	r0, [r7, #12]
 8004cde:	f7ff fe41 	bl	8004964 <sensirion_sleep_usec>

    if (profile->number_of_signals > 0) {
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	891b      	ldrh	r3, [r3, #8]
 8004ce6:	2b00      	cmp	r3, #0
 8004ce8:	d007      	beq.n	8004cfa <sgp_run_profile+0x46>
        client_data.current_state = MEASURING_PROFILE_STATE;
 8004cea:	4b06      	ldr	r3, [pc, #24]	@ (8004d04 <sgp_run_profile+0x50>)
 8004cec:	2201      	movs	r2, #1
 8004cee:	701a      	strb	r2, [r3, #0]
        return read_measurement(profile);
 8004cf0:	6878      	ldr	r0, [r7, #4]
 8004cf2:	f7ff ff97 	bl	8004c24 <read_measurement>
 8004cf6:	4603      	mov	r3, r0
 8004cf8:	e000      	b.n	8004cfc <sgp_run_profile+0x48>
    }

    return STATUS_OK;
 8004cfa:	2300      	movs	r3, #0
}
 8004cfc:	4618      	mov	r0, r3
 8004cfe:	3710      	adds	r7, #16
 8004d00:	46bd      	mov	sp, r7
 8004d02:	bd80      	pop	{r7, pc}
 8004d04:	20002710 	.word	0x20002710

08004d08 <sgp_get_profile_by_number>:
 * sgp_get_profile_by_number() - get a profile by its identifier number
 * @number      The number that identifies the profile
 *
 * Return:      A pointer to the profile or NULL if the profile does not exists
 */
static const struct sgp_profile *sgp_get_profile_by_number(u16 number) {
 8004d08:	b480      	push	{r7}
 8004d0a:	b085      	sub	sp, #20
 8004d0c:	af00      	add	r7, sp, #0
 8004d0e:	4603      	mov	r3, r0
 8004d10:	80fb      	strh	r3, [r7, #6]
    u8 i;
    const struct sgp_profile *profile = NULL;
 8004d12:	2300      	movs	r3, #0
 8004d14:	60bb      	str	r3, [r7, #8]

    for (i = 0; i < client_data.otp_features->number_of_profiles; i++) {
 8004d16:	2300      	movs	r3, #0
 8004d18:	73fb      	strb	r3, [r7, #15]
 8004d1a:	e010      	b.n	8004d3e <sgp_get_profile_by_number+0x36>
        profile = client_data.otp_features->profiles[i];
 8004d1c:	4b14      	ldr	r3, [pc, #80]	@ (8004d70 <sgp_get_profile_by_number+0x68>)
 8004d1e:	699b      	ldr	r3, [r3, #24]
 8004d20:	681a      	ldr	r2, [r3, #0]
 8004d22:	7bfb      	ldrb	r3, [r7, #15]
 8004d24:	009b      	lsls	r3, r3, #2
 8004d26:	4413      	add	r3, r2
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	60bb      	str	r3, [r7, #8]
        if (number == profile->number)
 8004d2c:	68bb      	ldr	r3, [r7, #8]
 8004d2e:	7a9b      	ldrb	r3, [r3, #10]
 8004d30:	461a      	mov	r2, r3
 8004d32:	88fb      	ldrh	r3, [r7, #6]
 8004d34:	4293      	cmp	r3, r2
 8004d36:	d00a      	beq.n	8004d4e <sgp_get_profile_by_number+0x46>
    for (i = 0; i < client_data.otp_features->number_of_profiles; i++) {
 8004d38:	7bfb      	ldrb	r3, [r7, #15]
 8004d3a:	3301      	adds	r3, #1
 8004d3c:	73fb      	strb	r3, [r7, #15]
 8004d3e:	7bfb      	ldrb	r3, [r7, #15]
 8004d40:	b29a      	uxth	r2, r3
 8004d42:	4b0b      	ldr	r3, [pc, #44]	@ (8004d70 <sgp_get_profile_by_number+0x68>)
 8004d44:	699b      	ldr	r3, [r3, #24]
 8004d46:	889b      	ldrh	r3, [r3, #4]
 8004d48:	429a      	cmp	r2, r3
 8004d4a:	d3e7      	bcc.n	8004d1c <sgp_get_profile_by_number+0x14>
 8004d4c:	e000      	b.n	8004d50 <sgp_get_profile_by_number+0x48>
            break;
 8004d4e:	bf00      	nop
    }

    if (i == client_data.otp_features->number_of_profiles) {
 8004d50:	7bfb      	ldrb	r3, [r7, #15]
 8004d52:	b29a      	uxth	r2, r3
 8004d54:	4b06      	ldr	r3, [pc, #24]	@ (8004d70 <sgp_get_profile_by_number+0x68>)
 8004d56:	699b      	ldr	r3, [r3, #24]
 8004d58:	889b      	ldrh	r3, [r3, #4]
 8004d5a:	429a      	cmp	r2, r3
 8004d5c:	d101      	bne.n	8004d62 <sgp_get_profile_by_number+0x5a>
        return NULL;
 8004d5e:	2300      	movs	r3, #0
 8004d60:	e000      	b.n	8004d64 <sgp_get_profile_by_number+0x5c>
    }

    return profile;
 8004d62:	68bb      	ldr	r3, [r7, #8]
}
 8004d64:	4618      	mov	r0, r3
 8004d66:	3714      	adds	r7, #20
 8004d68:	46bd      	mov	sp, r7
 8004d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d6e:	4770      	bx	lr
 8004d70:	20002710 	.word	0x20002710

08004d74 <sgp_run_profile_by_number>:
 * sgp_run_profile_by_number() - run a profile by its identifier number
 * @number:     The number that identifies the profile
 *
 * Return:      STATUS_OK on success, else STATUS_FAIL
 */
static s16 sgp_run_profile_by_number(u16 number) {
 8004d74:	b580      	push	{r7, lr}
 8004d76:	b084      	sub	sp, #16
 8004d78:	af00      	add	r7, sp, #0
 8004d7a:	4603      	mov	r3, r0
 8004d7c:	80fb      	strh	r3, [r7, #6]
    const struct sgp_profile *profile;

    profile = sgp_get_profile_by_number(number);
 8004d7e:	88fb      	ldrh	r3, [r7, #6]
 8004d80:	4618      	mov	r0, r3
 8004d82:	f7ff ffc1 	bl	8004d08 <sgp_get_profile_by_number>
 8004d86:	60f8      	str	r0, [r7, #12]
    if (profile == NULL)
 8004d88:	68fb      	ldr	r3, [r7, #12]
 8004d8a:	2b00      	cmp	r3, #0
 8004d8c:	d102      	bne.n	8004d94 <sgp_run_profile_by_number+0x20>
        return STATUS_FAIL;
 8004d8e:	f04f 33ff 	mov.w	r3, #4294967295
 8004d92:	e00a      	b.n	8004daa <sgp_run_profile_by_number+0x36>

    if (sgp_run_profile(profile) == STATUS_FAIL)
 8004d94:	68f8      	ldr	r0, [r7, #12]
 8004d96:	f7ff ff8d 	bl	8004cb4 <sgp_run_profile>
 8004d9a:	4603      	mov	r3, r0
 8004d9c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004da0:	d102      	bne.n	8004da8 <sgp_run_profile_by_number+0x34>
        return STATUS_FAIL;
 8004da2:	f04f 33ff 	mov.w	r3, #4294967295
 8004da6:	e000      	b.n	8004daa <sgp_run_profile_by_number+0x36>

    return STATUS_OK;
 8004da8:	2300      	movs	r3, #0
}
 8004daa:	4618      	mov	r0, r3
 8004dac:	3710      	adds	r7, #16
 8004dae:	46bd      	mov	sp, r7
 8004db0:	bd80      	pop	{r7, pc}
	...

08004db4 <sgp_detect_featureset_version>:
 *
 * @featureset:  Pointer to the featureset bits
 *
 * Return:    STATUS_OK on success
 */
static s16 sgp_detect_featureset_version(u16 *featureset) {
 8004db4:	b480      	push	{r7}
 8004db6:	b087      	sub	sp, #28
 8004db8:	af00      	add	r7, sp, #0
 8004dba:	6078      	str	r0, [r7, #4]
    s16 i, j;
    s16 ret = STATUS_FAIL;
 8004dbc:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8004dc0:	827b      	strh	r3, [r7, #18]
    u16 feature_set_version = be16_to_cpu(*featureset);
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	881b      	ldrh	r3, [r3, #0]
 8004dc6:	b21b      	sxth	r3, r3
 8004dc8:	021b      	lsls	r3, r3, #8
 8004dca:	b21a      	sxth	r2, r3
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	881b      	ldrh	r3, [r3, #0]
 8004dd0:	0a1b      	lsrs	r3, r3, #8
 8004dd2:	b29b      	uxth	r3, r3
 8004dd4:	b21b      	sxth	r3, r3
 8004dd6:	4313      	orrs	r3, r2
 8004dd8:	b21b      	sxth	r3, r3
 8004dda:	823b      	strh	r3, [r7, #16]
    const struct sgp_otp_featureset *sgp_featureset;

    client_data.info.feature_set_version = feature_set_version;
 8004ddc:	4a35      	ldr	r2, [pc, #212]	@ (8004eb4 <sgp_detect_featureset_version+0x100>)
 8004dde:	8a3b      	ldrh	r3, [r7, #16]
 8004de0:	8213      	strh	r3, [r2, #16]
    client_data.otp_features = &sgp_features_unknown;
 8004de2:	4b34      	ldr	r3, [pc, #208]	@ (8004eb4 <sgp_detect_featureset_version+0x100>)
 8004de4:	4a34      	ldr	r2, [pc, #208]	@ (8004eb8 <sgp_detect_featureset_version+0x104>)
 8004de6:	619a      	str	r2, [r3, #24]
    for (i = 0; i < sgp_supported_featuresets.number_of_supported_featuresets; ++i) {
 8004de8:	2300      	movs	r3, #0
 8004dea:	82fb      	strh	r3, [r7, #22]
 8004dec:	e054      	b.n	8004e98 <sgp_detect_featureset_version+0xe4>
        sgp_featureset = sgp_supported_featuresets.featuresets[i];
 8004dee:	4b33      	ldr	r3, [pc, #204]	@ (8004ebc <sgp_detect_featureset_version+0x108>)
 8004df0:	681a      	ldr	r2, [r3, #0]
 8004df2:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8004df6:	009b      	lsls	r3, r3, #2
 8004df8:	4413      	add	r3, r2
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	60fb      	str	r3, [r7, #12]
        for (j = 0; j < sgp_featureset->number_of_supported_featureset_versions; ++j) {
 8004dfe:	2300      	movs	r3, #0
 8004e00:	82bb      	strh	r3, [r7, #20]
 8004e02:	e03f      	b.n	8004e84 <sgp_detect_featureset_version+0xd0>
            if (SGP_FS_COMPAT(feature_set_version,
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	689a      	ldr	r2, [r3, #8]
 8004e08:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8004e0c:	005b      	lsls	r3, r3, #1
 8004e0e:	4413      	add	r3, r2
 8004e10:	881b      	ldrh	r3, [r3, #0]
 8004e12:	f003 03e0 	and.w	r3, r3, #224	@ 0xe0
 8004e16:	2b00      	cmp	r3, #0
 8004e18:	dd0f      	ble.n	8004e3a <sgp_detect_featureset_version+0x86>
 8004e1a:	68fb      	ldr	r3, [r7, #12]
 8004e1c:	689a      	ldr	r2, [r3, #8]
 8004e1e:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8004e22:	005b      	lsls	r3, r3, #1
 8004e24:	4413      	add	r3, r2
 8004e26:	881a      	ldrh	r2, [r3, #0]
 8004e28:	8a3b      	ldrh	r3, [r7, #16]
 8004e2a:	4053      	eors	r3, r2
 8004e2c:	b29b      	uxth	r3, r3
 8004e2e:	461a      	mov	r2, r3
 8004e30:	f24f 13e0 	movw	r3, #61920	@ 0xf1e0
 8004e34:	4013      	ands	r3, r2
 8004e36:	2b00      	cmp	r3, #0
 8004e38:	d01a      	beq.n	8004e70 <sgp_detect_featureset_version+0xbc>
 8004e3a:	68fb      	ldr	r3, [r7, #12]
 8004e3c:	689a      	ldr	r2, [r3, #8]
 8004e3e:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8004e42:	005b      	lsls	r3, r3, #1
 8004e44:	4413      	add	r3, r2
 8004e46:	881b      	ldrh	r3, [r3, #0]
 8004e48:	f003 03e0 	and.w	r3, r3, #224	@ 0xe0
 8004e4c:	2b00      	cmp	r3, #0
 8004e4e:	d115      	bne.n	8004e7c <sgp_detect_featureset_version+0xc8>
 8004e50:	68fb      	ldr	r3, [r7, #12]
 8004e52:	689a      	ldr	r2, [r3, #8]
 8004e54:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8004e58:	005b      	lsls	r3, r3, #1
 8004e5a:	4413      	add	r3, r2
 8004e5c:	881a      	ldrh	r2, [r3, #0]
 8004e5e:	8a3b      	ldrh	r3, [r7, #16]
 8004e60:	4053      	eors	r3, r2
 8004e62:	b29b      	uxth	r3, r3
 8004e64:	461a      	mov	r2, r3
 8004e66:	f24f 13ff 	movw	r3, #61951	@ 0xf1ff
 8004e6a:	4013      	ands	r3, r2
 8004e6c:	2b00      	cmp	r3, #0
 8004e6e:	d105      	bne.n	8004e7c <sgp_detect_featureset_version+0xc8>
                              sgp_featureset->supported_featureset_versions[j])) {
                client_data.otp_features = sgp_featureset;
 8004e70:	4a10      	ldr	r2, [pc, #64]	@ (8004eb4 <sgp_detect_featureset_version+0x100>)
 8004e72:	68fb      	ldr	r3, [r7, #12]
 8004e74:	6193      	str	r3, [r2, #24]
                ret = STATUS_OK;
 8004e76:	2300      	movs	r3, #0
 8004e78:	827b      	strh	r3, [r7, #18]
                break;
 8004e7a:	e009      	b.n	8004e90 <sgp_detect_featureset_version+0xdc>
        for (j = 0; j < sgp_featureset->number_of_supported_featureset_versions; ++j) {
 8004e7c:	8abb      	ldrh	r3, [r7, #20]
 8004e7e:	3301      	adds	r3, #1
 8004e80:	b29b      	uxth	r3, r3
 8004e82:	82bb      	strh	r3, [r7, #20]
 8004e84:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8004e88:	68fa      	ldr	r2, [r7, #12]
 8004e8a:	8992      	ldrh	r2, [r2, #12]
 8004e8c:	4293      	cmp	r3, r2
 8004e8e:	dbb9      	blt.n	8004e04 <sgp_detect_featureset_version+0x50>
    for (i = 0; i < sgp_supported_featuresets.number_of_supported_featuresets; ++i) {
 8004e90:	8afb      	ldrh	r3, [r7, #22]
 8004e92:	3301      	adds	r3, #1
 8004e94:	b29b      	uxth	r3, r3
 8004e96:	82fb      	strh	r3, [r7, #22]
 8004e98:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8004e9c:	4a07      	ldr	r2, [pc, #28]	@ (8004ebc <sgp_detect_featureset_version+0x108>)
 8004e9e:	8892      	ldrh	r2, [r2, #4]
 8004ea0:	4293      	cmp	r3, r2
 8004ea2:	dba4      	blt.n	8004dee <sgp_detect_featureset_version+0x3a>
            }
        }
    }
    return ret;
 8004ea4:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
}
 8004ea8:	4618      	mov	r0, r3
 8004eaa:	371c      	adds	r7, #28
 8004eac:	46bd      	mov	sp, r7
 8004eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eb2:	4770      	bx	lr
 8004eb4:	20002710 	.word	0x20002710
 8004eb8:	08019994 	.word	0x08019994
 8004ebc:	08019bc8 	.word	0x08019bc8

08004ec0 <sgp_measure_iaq_blocking_read>:
 *
 * The profile is executed synchronously.
 *
 * Return:      STATUS_OK on success, else STATUS_FAIL
 */
s16 sgp_measure_iaq_blocking_read(u16 *tvoc_ppb, u16 *co2_eq_ppm) {
 8004ec0:	b580      	push	{r7, lr}
 8004ec2:	b082      	sub	sp, #8
 8004ec4:	af00      	add	r7, sp, #0
 8004ec6:	6078      	str	r0, [r7, #4]
 8004ec8:	6039      	str	r1, [r7, #0]
    if (sgp_run_profile_by_number(PROFILE_NUMBER_IAQ_MEASURE) == STATUS_FAIL)
 8004eca:	2001      	movs	r0, #1
 8004ecc:	f7ff ff52 	bl	8004d74 <sgp_run_profile_by_number>
 8004ed0:	4603      	mov	r3, r0
 8004ed2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ed6:	d102      	bne.n	8004ede <sgp_measure_iaq_blocking_read+0x1e>
        return STATUS_FAIL;
 8004ed8:	f04f 33ff 	mov.w	r3, #4294967295
 8004edc:	e008      	b.n	8004ef0 <sgp_measure_iaq_blocking_read+0x30>

    *tvoc_ppb = client_data.word_buf[0];
 8004ede:	4b06      	ldr	r3, [pc, #24]	@ (8004ef8 <sgp_measure_iaq_blocking_read+0x38>)
 8004ee0:	8b9a      	ldrh	r2, [r3, #28]
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	801a      	strh	r2, [r3, #0]
    *co2_eq_ppm = client_data.word_buf[1];
 8004ee6:	4b04      	ldr	r3, [pc, #16]	@ (8004ef8 <sgp_measure_iaq_blocking_read+0x38>)
 8004ee8:	8bda      	ldrh	r2, [r3, #30]
 8004eea:	683b      	ldr	r3, [r7, #0]
 8004eec:	801a      	strh	r2, [r3, #0]

    return STATUS_OK;
 8004eee:	2300      	movs	r3, #0
}
 8004ef0:	4618      	mov	r0, r3
 8004ef2:	3708      	adds	r7, #8
 8004ef4:	46bd      	mov	sp, r7
 8004ef6:	bd80      	pop	{r7, pc}
 8004ef8:	20002710 	.word	0x20002710

08004efc <sgp_measure_signals_blocking_read>:
 *                    value by 512 to get the real signal.
 *
 * Return:      STATUS_OK on success, else STATUS_FAIL
 */
s16 sgp_measure_signals_blocking_read(u16 *scaled_ethanol_signal,
                                      u16 *scaled_h2_signal) {
 8004efc:	b580      	push	{r7, lr}
 8004efe:	b082      	sub	sp, #8
 8004f00:	af00      	add	r7, sp, #0
 8004f02:	6078      	str	r0, [r7, #4]
 8004f04:	6039      	str	r1, [r7, #0]

    if (sgp_run_profile_by_number(PROFILE_NUMBER_MEASURE_SIGNALS) == STATUS_FAIL)
 8004f06:	4b0c      	ldr	r3, [pc, #48]	@ (8004f38 <sgp_measure_signals_blocking_read+0x3c>)
 8004f08:	781b      	ldrb	r3, [r3, #0]
 8004f0a:	4618      	mov	r0, r3
 8004f0c:	f7ff ff32 	bl	8004d74 <sgp_run_profile_by_number>
 8004f10:	4603      	mov	r3, r0
 8004f12:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f16:	d102      	bne.n	8004f1e <sgp_measure_signals_blocking_read+0x22>
        return STATUS_FAIL;
 8004f18:	f04f 33ff 	mov.w	r3, #4294967295
 8004f1c:	e008      	b.n	8004f30 <sgp_measure_signals_blocking_read+0x34>

    *scaled_ethanol_signal = client_data.word_buf[0];
 8004f1e:	4b07      	ldr	r3, [pc, #28]	@ (8004f3c <sgp_measure_signals_blocking_read+0x40>)
 8004f20:	8b9a      	ldrh	r2, [r3, #28]
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	801a      	strh	r2, [r3, #0]
    *scaled_h2_signal = client_data.word_buf[1];
 8004f26:	4b05      	ldr	r3, [pc, #20]	@ (8004f3c <sgp_measure_signals_blocking_read+0x40>)
 8004f28:	8bda      	ldrh	r2, [r3, #30]
 8004f2a:	683b      	ldr	r3, [r7, #0]
 8004f2c:	801a      	strh	r2, [r3, #0]

    return STATUS_OK;
 8004f2e:	2300      	movs	r3, #0
}
 8004f30:	4618      	mov	r0, r3
 8004f32:	3708      	adds	r7, #8
 8004f34:	46bd      	mov	sp, r7
 8004f36:	bd80      	pop	{r7, pc}
 8004f38:	080199a4 	.word	0x080199a4
 8004f3c:	20002710 	.word	0x20002710

08004f40 <sgp_iaq_init>:
/**
 * sgp_iaq_init() - reset the SGP's internal IAQ baselines
 *
 * Return:  STATUS_OK on success.
 */
s16 sgp_iaq_init() {
 8004f40:	b580      	push	{r7, lr}
 8004f42:	af00      	add	r7, sp, #0
    return sgp_run_profile_by_number(PROFILE_NUMBER_IAQ_INIT);
 8004f44:	2000      	movs	r0, #0
 8004f46:	f7ff ff15 	bl	8004d74 <sgp_run_profile_by_number>
 8004f4a:	4603      	mov	r3, r0
}
 8004f4c:	4618      	mov	r0, r3
 8004f4e:	bd80      	pop	{r7, pc}

08004f50 <sgp_probe>:
 *
 * This call aleady initializes the IAQ baselines (sgp_iaq_init())
 *
 * Return:  STATUS_OK on success.
 */
s16 sgp_probe() {
 8004f50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004f54:	b083      	sub	sp, #12
 8004f56:	af00      	add	r7, sp, #0
    s16 err;
    const u64 *serial_buf = (const u64 *)client_data.word_buf;
 8004f58:	4b5d      	ldr	r3, [pc, #372]	@ (80050d0 <sgp_probe+0x180>)
 8004f5a:	607b      	str	r3, [r7, #4]

    client_data.current_state = WAIT_STATE;
 8004f5c:	4b5d      	ldr	r3, [pc, #372]	@ (80050d4 <sgp_probe+0x184>)
 8004f5e:	2200      	movs	r2, #0
 8004f60:	701a      	strb	r2, [r3, #0]

    /* try to read the serial ID */
    err = sgp_i2c_read_words_from_cmd(&sgp_cmd_get_serial_id,
 8004f62:	2302      	movs	r3, #2
 8004f64:	4a5a      	ldr	r2, [pc, #360]	@ (80050d0 <sgp_probe+0x180>)
 8004f66:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 8004f6a:	485b      	ldr	r0, [pc, #364]	@ (80050d8 <sgp_probe+0x188>)
 8004f6c:	f7ff fe84 	bl	8004c78 <sgp_i2c_read_words_from_cmd>
 8004f70:	4603      	mov	r3, r0
 8004f72:	807b      	strh	r3, [r7, #2]
                                      SGP_CMD_GET_SERIAL_ID_DURATION_US,
                                      client_data.word_buf,
                                      SGP_CMD_GET_SERIAL_ID_WORDS);
    if (err == STATUS_FAIL)
 8004f74:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8004f78:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f7c:	d102      	bne.n	8004f84 <sgp_probe+0x34>
        return err;
 8004f7e:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8004f82:	e09f      	b.n	80050c4 <sgp_probe+0x174>

    client_data.info.serial_id = be64_to_cpu(*serial_buf) >> 16;
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f8a:	b293      	uxth	r3, r2
 8004f8c:	0219      	lsls	r1, r3, #8
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f94:	b293      	uxth	r3, r2
 8004f96:	0a1b      	lsrs	r3, r3, #8
 8004f98:	b29b      	uxth	r3, r3
 8004f9a:	430b      	orrs	r3, r1
 8004f9c:	041e      	lsls	r6, r3, #16
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	e9d3 0100 	ldrd	r0, r1, [r3]
 8004fa4:	f04f 0200 	mov.w	r2, #0
 8004fa8:	f04f 0300 	mov.w	r3, #0
 8004fac:	0c02      	lsrs	r2, r0, #16
 8004fae:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8004fb2:	0c0b      	lsrs	r3, r1, #16
 8004fb4:	b293      	uxth	r3, r2
 8004fb6:	ea4f 2c03 	mov.w	ip, r3, lsl #8
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	e9d3 0100 	ldrd	r0, r1, [r3]
 8004fc0:	f04f 0200 	mov.w	r2, #0
 8004fc4:	f04f 0300 	mov.w	r3, #0
 8004fc8:	0c02      	lsrs	r2, r0, #16
 8004fca:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8004fce:	0c0b      	lsrs	r3, r1, #16
 8004fd0:	b293      	uxth	r3, r2
 8004fd2:	0a1b      	lsrs	r3, r3, #8
 8004fd4:	b29b      	uxth	r3, r3
 8004fd6:	ea4c 0303 	orr.w	r3, ip, r3
 8004fda:	b29b      	uxth	r3, r3
 8004fdc:	4333      	orrs	r3, r6
 8004fde:	2200      	movs	r2, #0
 8004fe0:	469a      	mov	sl, r3
 8004fe2:	4693      	mov	fp, r2
 8004fe4:	f04f 0200 	mov.w	r2, #0
 8004fe8:	f04f 0300 	mov.w	r3, #0
 8004fec:	4653      	mov	r3, sl
 8004fee:	2200      	movs	r2, #0
 8004ff0:	6879      	ldr	r1, [r7, #4]
 8004ff2:	e9d1 ab00 	ldrd	sl, fp, [r1]
 8004ff6:	f04f 0000 	mov.w	r0, #0
 8004ffa:	f04f 0100 	mov.w	r1, #0
 8004ffe:	4658      	mov	r0, fp
 8005000:	2100      	movs	r1, #0
 8005002:	b281      	uxth	r1, r0
 8005004:	020e      	lsls	r6, r1, #8
 8005006:	6879      	ldr	r1, [r7, #4]
 8005008:	e9d1 ab00 	ldrd	sl, fp, [r1]
 800500c:	f04f 0000 	mov.w	r0, #0
 8005010:	f04f 0100 	mov.w	r1, #0
 8005014:	4658      	mov	r0, fp
 8005016:	2100      	movs	r1, #0
 8005018:	b281      	uxth	r1, r0
 800501a:	0a09      	lsrs	r1, r1, #8
 800501c:	b289      	uxth	r1, r1
 800501e:	4331      	orrs	r1, r6
 8005020:	040e      	lsls	r6, r1, #16
 8005022:	6879      	ldr	r1, [r7, #4]
 8005024:	e9d1 ab00 	ldrd	sl, fp, [r1]
 8005028:	f04f 0000 	mov.w	r0, #0
 800502c:	f04f 0100 	mov.w	r1, #0
 8005030:	ea4f 401b 	mov.w	r0, fp, lsr #16
 8005034:	2100      	movs	r1, #0
 8005036:	b281      	uxth	r1, r0
 8005038:	ea4f 2c01 	mov.w	ip, r1, lsl #8
 800503c:	6879      	ldr	r1, [r7, #4]
 800503e:	e9d1 ab00 	ldrd	sl, fp, [r1]
 8005042:	f04f 0000 	mov.w	r0, #0
 8005046:	f04f 0100 	mov.w	r1, #0
 800504a:	ea4f 401b 	mov.w	r0, fp, lsr #16
 800504e:	2100      	movs	r1, #0
 8005050:	b281      	uxth	r1, r0
 8005052:	0a09      	lsrs	r1, r1, #8
 8005054:	b289      	uxth	r1, r1
 8005056:	ea4c 0101 	orr.w	r1, ip, r1
 800505a:	b289      	uxth	r1, r1
 800505c:	4331      	orrs	r1, r6
 800505e:	2000      	movs	r0, #0
 8005060:	4688      	mov	r8, r1
 8005062:	4681      	mov	r9, r0
 8005064:	ea42 0408 	orr.w	r4, r2, r8
 8005068:	ea43 0509 	orr.w	r5, r3, r9
 800506c:	f04f 0200 	mov.w	r2, #0
 8005070:	f04f 0300 	mov.w	r3, #0
 8005074:	0c22      	lsrs	r2, r4, #16
 8005076:	ea42 4205 	orr.w	r2, r2, r5, lsl #16
 800507a:	0c2b      	lsrs	r3, r5, #16
 800507c:	4915      	ldr	r1, [pc, #84]	@ (80050d4 <sgp_probe+0x184>)
 800507e:	e9c1 2302 	strd	r2, r3, [r1, #8]

    /* read the featureset version */
    err = sgp_i2c_read_words_from_cmd(&sgp_cmd_get_featureset,
 8005082:	2301      	movs	r3, #1
 8005084:	4a12      	ldr	r2, [pc, #72]	@ (80050d0 <sgp_probe+0x180>)
 8005086:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800508a:	4814      	ldr	r0, [pc, #80]	@ (80050dc <sgp_probe+0x18c>)
 800508c:	f7ff fdf4 	bl	8004c78 <sgp_i2c_read_words_from_cmd>
 8005090:	4603      	mov	r3, r0
 8005092:	807b      	strh	r3, [r7, #2]
                                      SGP_CMD_GET_FEATURESET_DURATION_US,
                                      client_data.word_buf,
                                      SGP_CMD_GET_FEATURESET_WORDS);
    if (err == STATUS_FAIL)
 8005094:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8005098:	f1b3 3fff 	cmp.w	r3, #4294967295
 800509c:	d102      	bne.n	80050a4 <sgp_probe+0x154>
        return STATUS_FAIL;
 800509e:	f04f 33ff 	mov.w	r3, #4294967295
 80050a2:	e00f      	b.n	80050c4 <sgp_probe+0x174>

    err = sgp_detect_featureset_version(client_data.word_buf);
 80050a4:	480a      	ldr	r0, [pc, #40]	@ (80050d0 <sgp_probe+0x180>)
 80050a6:	f7ff fe85 	bl	8004db4 <sgp_detect_featureset_version>
 80050aa:	4603      	mov	r3, r0
 80050ac:	807b      	strh	r3, [r7, #2]
    if (err == STATUS_FAIL)
 80050ae:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80050b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80050b6:	d102      	bne.n	80050be <sgp_probe+0x16e>
        return STATUS_FAIL;
 80050b8:	f04f 33ff 	mov.w	r3, #4294967295
 80050bc:	e002      	b.n	80050c4 <sgp_probe+0x174>

    return sgp_iaq_init();
 80050be:	f7ff ff3f 	bl	8004f40 <sgp_iaq_init>
 80050c2:	4603      	mov	r3, r0
}
 80050c4:	4618      	mov	r0, r3
 80050c6:	370c      	adds	r7, #12
 80050c8:	46bd      	mov	sp, r7
 80050ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80050ce:	bf00      	nop
 80050d0:	2000272c 	.word	0x2000272c
 80050d4:	20002710 	.word	0x20002710
 80050d8:	0801998c 	.word	0x0801998c
 80050dc:	08019990 	.word	0x08019990

080050e0 <ST7735_Select>:
    ST7735_NORON  ,    DELAY, //  3: Normal display on, no args, w/delay
      10,                     //     10 ms delay
    ST7735_DISPON ,    DELAY, //  4: Main screen turn on, no args w/delay
      100 };                  //     100 ms delay

static void ST7735_Select() {
 80050e0:	b580      	push	{r7, lr}
 80050e2:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(ST7735_CS_GPIO_Port, ST7735_CS_Pin, GPIO_PIN_RESET);
 80050e4:	2200      	movs	r2, #0
 80050e6:	2102      	movs	r1, #2
 80050e8:	4802      	ldr	r0, [pc, #8]	@ (80050f4 <ST7735_Select+0x14>)
 80050ea:	f001 fceb 	bl	8006ac4 <HAL_GPIO_WritePin>
}
 80050ee:	bf00      	nop
 80050f0:	bd80      	pop	{r7, pc}
 80050f2:	bf00      	nop
 80050f4:	40020000 	.word	0x40020000

080050f8 <ST7735_Unselect>:

void ST7735_Unselect() {
 80050f8:	b580      	push	{r7, lr}
 80050fa:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(ST7735_CS_GPIO_Port, ST7735_CS_Pin, GPIO_PIN_SET);
 80050fc:	2201      	movs	r2, #1
 80050fe:	2102      	movs	r1, #2
 8005100:	4802      	ldr	r0, [pc, #8]	@ (800510c <ST7735_Unselect+0x14>)
 8005102:	f001 fcdf 	bl	8006ac4 <HAL_GPIO_WritePin>
}
 8005106:	bf00      	nop
 8005108:	bd80      	pop	{r7, pc}
 800510a:	bf00      	nop
 800510c:	40020000 	.word	0x40020000

08005110 <ST7735_Reset>:

static void ST7735_Reset() {
 8005110:	b580      	push	{r7, lr}
 8005112:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(ST7735_RES_GPIO_Port, ST7735_RES_Pin, GPIO_PIN_RESET);
 8005114:	2200      	movs	r2, #0
 8005116:	2108      	movs	r1, #8
 8005118:	4806      	ldr	r0, [pc, #24]	@ (8005134 <ST7735_Reset+0x24>)
 800511a:	f001 fcd3 	bl	8006ac4 <HAL_GPIO_WritePin>
    HAL_Delay(5);
 800511e:	2005      	movs	r0, #5
 8005120:	f000 fb4c 	bl	80057bc <HAL_Delay>
    HAL_GPIO_WritePin(ST7735_RES_GPIO_Port, ST7735_RES_Pin, GPIO_PIN_SET);
 8005124:	2201      	movs	r2, #1
 8005126:	2108      	movs	r1, #8
 8005128:	4802      	ldr	r0, [pc, #8]	@ (8005134 <ST7735_Reset+0x24>)
 800512a:	f001 fccb 	bl	8006ac4 <HAL_GPIO_WritePin>
}
 800512e:	bf00      	nop
 8005130:	bd80      	pop	{r7, pc}
 8005132:	bf00      	nop
 8005134:	40020000 	.word	0x40020000

08005138 <ST7735_WriteCommand>:

static void ST7735_WriteCommand(uint8_t cmd) {
 8005138:	b580      	push	{r7, lr}
 800513a:	b082      	sub	sp, #8
 800513c:	af00      	add	r7, sp, #0
 800513e:	4603      	mov	r3, r0
 8005140:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(ST7735_DC_GPIO_Port, ST7735_DC_Pin, GPIO_PIN_RESET);
 8005142:	2200      	movs	r2, #0
 8005144:	2104      	movs	r1, #4
 8005146:	4807      	ldr	r0, [pc, #28]	@ (8005164 <ST7735_WriteCommand+0x2c>)
 8005148:	f001 fcbc 	bl	8006ac4 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&ST7735_SPI_PORT, &cmd, sizeof(cmd), HAL_MAX_DELAY);
 800514c:	1df9      	adds	r1, r7, #7
 800514e:	f04f 33ff 	mov.w	r3, #4294967295
 8005152:	2201      	movs	r2, #1
 8005154:	4804      	ldr	r0, [pc, #16]	@ (8005168 <ST7735_WriteCommand+0x30>)
 8005156:	f005 f9d8 	bl	800a50a <HAL_SPI_Transmit>
}
 800515a:	bf00      	nop
 800515c:	3708      	adds	r7, #8
 800515e:	46bd      	mov	sp, r7
 8005160:	bd80      	pop	{r7, pc}
 8005162:	bf00      	nop
 8005164:	40020000 	.word	0x40020000
 8005168:	20002564 	.word	0x20002564

0800516c <ST7735_WriteData>:

static void ST7735_WriteData(uint8_t* buff, size_t buff_size) {
 800516c:	b580      	push	{r7, lr}
 800516e:	b082      	sub	sp, #8
 8005170:	af00      	add	r7, sp, #0
 8005172:	6078      	str	r0, [r7, #4]
 8005174:	6039      	str	r1, [r7, #0]
    HAL_GPIO_WritePin(ST7735_DC_GPIO_Port, ST7735_DC_Pin, GPIO_PIN_SET);
 8005176:	2201      	movs	r2, #1
 8005178:	2104      	movs	r1, #4
 800517a:	4807      	ldr	r0, [pc, #28]	@ (8005198 <ST7735_WriteData+0x2c>)
 800517c:	f001 fca2 	bl	8006ac4 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&ST7735_SPI_PORT, buff, buff_size, HAL_MAX_DELAY);
 8005180:	683b      	ldr	r3, [r7, #0]
 8005182:	b29a      	uxth	r2, r3
 8005184:	f04f 33ff 	mov.w	r3, #4294967295
 8005188:	6879      	ldr	r1, [r7, #4]
 800518a:	4804      	ldr	r0, [pc, #16]	@ (800519c <ST7735_WriteData+0x30>)
 800518c:	f005 f9bd 	bl	800a50a <HAL_SPI_Transmit>
}
 8005190:	bf00      	nop
 8005192:	3708      	adds	r7, #8
 8005194:	46bd      	mov	sp, r7
 8005196:	bd80      	pop	{r7, pc}
 8005198:	40020000 	.word	0x40020000
 800519c:	20002564 	.word	0x20002564

080051a0 <ST7735_ExecuteCommandList>:

static void ST7735_ExecuteCommandList(const uint8_t *addr) {
 80051a0:	b580      	push	{r7, lr}
 80051a2:	b084      	sub	sp, #16
 80051a4:	af00      	add	r7, sp, #0
 80051a6:	6078      	str	r0, [r7, #4]
    uint8_t numCommands, numArgs;
    uint16_t ms;

    numCommands = *addr++;
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	1c5a      	adds	r2, r3, #1
 80051ac:	607a      	str	r2, [r7, #4]
 80051ae:	781b      	ldrb	r3, [r3, #0]
 80051b0:	73fb      	strb	r3, [r7, #15]
    while(numCommands--) {
 80051b2:	e034      	b.n	800521e <ST7735_ExecuteCommandList+0x7e>
        uint8_t cmd = *addr++;
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	1c5a      	adds	r2, r3, #1
 80051b8:	607a      	str	r2, [r7, #4]
 80051ba:	781b      	ldrb	r3, [r3, #0]
 80051bc:	72fb      	strb	r3, [r7, #11]
        ST7735_WriteCommand(cmd);
 80051be:	7afb      	ldrb	r3, [r7, #11]
 80051c0:	4618      	mov	r0, r3
 80051c2:	f7ff ffb9 	bl	8005138 <ST7735_WriteCommand>

        numArgs = *addr++;
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	1c5a      	adds	r2, r3, #1
 80051ca:	607a      	str	r2, [r7, #4]
 80051cc:	781b      	ldrb	r3, [r3, #0]
 80051ce:	72bb      	strb	r3, [r7, #10]
        // If high bit set, delay follows args
        ms = numArgs & DELAY;
 80051d0:	7abb      	ldrb	r3, [r7, #10]
 80051d2:	b29b      	uxth	r3, r3
 80051d4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80051d8:	81bb      	strh	r3, [r7, #12]
        numArgs &= ~DELAY;
 80051da:	7abb      	ldrb	r3, [r7, #10]
 80051dc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80051e0:	72bb      	strb	r3, [r7, #10]
        if(numArgs) {
 80051e2:	7abb      	ldrb	r3, [r7, #10]
 80051e4:	2b00      	cmp	r3, #0
 80051e6:	d008      	beq.n	80051fa <ST7735_ExecuteCommandList+0x5a>
            ST7735_WriteData((uint8_t*)addr, numArgs);
 80051e8:	7abb      	ldrb	r3, [r7, #10]
 80051ea:	4619      	mov	r1, r3
 80051ec:	6878      	ldr	r0, [r7, #4]
 80051ee:	f7ff ffbd 	bl	800516c <ST7735_WriteData>
            addr += numArgs;
 80051f2:	7abb      	ldrb	r3, [r7, #10]
 80051f4:	687a      	ldr	r2, [r7, #4]
 80051f6:	4413      	add	r3, r2
 80051f8:	607b      	str	r3, [r7, #4]
        }

        if(ms) {
 80051fa:	89bb      	ldrh	r3, [r7, #12]
 80051fc:	2b00      	cmp	r3, #0
 80051fe:	d00e      	beq.n	800521e <ST7735_ExecuteCommandList+0x7e>
            ms = *addr++;
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	1c5a      	adds	r2, r3, #1
 8005204:	607a      	str	r2, [r7, #4]
 8005206:	781b      	ldrb	r3, [r3, #0]
 8005208:	81bb      	strh	r3, [r7, #12]
            if(ms == 255) ms = 500;
 800520a:	89bb      	ldrh	r3, [r7, #12]
 800520c:	2bff      	cmp	r3, #255	@ 0xff
 800520e:	d102      	bne.n	8005216 <ST7735_ExecuteCommandList+0x76>
 8005210:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8005214:	81bb      	strh	r3, [r7, #12]
            HAL_Delay(ms);
 8005216:	89bb      	ldrh	r3, [r7, #12]
 8005218:	4618      	mov	r0, r3
 800521a:	f000 facf 	bl	80057bc <HAL_Delay>
    while(numCommands--) {
 800521e:	7bfb      	ldrb	r3, [r7, #15]
 8005220:	1e5a      	subs	r2, r3, #1
 8005222:	73fa      	strb	r2, [r7, #15]
 8005224:	2b00      	cmp	r3, #0
 8005226:	d1c5      	bne.n	80051b4 <ST7735_ExecuteCommandList+0x14>
        }
    }
}
 8005228:	bf00      	nop
 800522a:	bf00      	nop
 800522c:	3710      	adds	r7, #16
 800522e:	46bd      	mov	sp, r7
 8005230:	bd80      	pop	{r7, pc}

08005232 <ST7735_SetAddressWindow>:

static void ST7735_SetAddressWindow(uint8_t x0, uint8_t y0, uint8_t x1, uint8_t y1) {
 8005232:	b590      	push	{r4, r7, lr}
 8005234:	b085      	sub	sp, #20
 8005236:	af00      	add	r7, sp, #0
 8005238:	4604      	mov	r4, r0
 800523a:	4608      	mov	r0, r1
 800523c:	4611      	mov	r1, r2
 800523e:	461a      	mov	r2, r3
 8005240:	4623      	mov	r3, r4
 8005242:	71fb      	strb	r3, [r7, #7]
 8005244:	4603      	mov	r3, r0
 8005246:	71bb      	strb	r3, [r7, #6]
 8005248:	460b      	mov	r3, r1
 800524a:	717b      	strb	r3, [r7, #5]
 800524c:	4613      	mov	r3, r2
 800524e:	713b      	strb	r3, [r7, #4]
    // column address set
    ST7735_WriteCommand(ST7735_CASET);
 8005250:	202a      	movs	r0, #42	@ 0x2a
 8005252:	f7ff ff71 	bl	8005138 <ST7735_WriteCommand>
    uint8_t data[] = { 0x00, x0 + ST7735_XSTART, 0x00, x1 + ST7735_XSTART };
 8005256:	2300      	movs	r3, #0
 8005258:	733b      	strb	r3, [r7, #12]
 800525a:	79fb      	ldrb	r3, [r7, #7]
 800525c:	737b      	strb	r3, [r7, #13]
 800525e:	2300      	movs	r3, #0
 8005260:	73bb      	strb	r3, [r7, #14]
 8005262:	797b      	ldrb	r3, [r7, #5]
 8005264:	73fb      	strb	r3, [r7, #15]
    ST7735_WriteData(data, sizeof(data));
 8005266:	f107 030c 	add.w	r3, r7, #12
 800526a:	2104      	movs	r1, #4
 800526c:	4618      	mov	r0, r3
 800526e:	f7ff ff7d 	bl	800516c <ST7735_WriteData>

    // row address set
    ST7735_WriteCommand(ST7735_RASET);
 8005272:	202b      	movs	r0, #43	@ 0x2b
 8005274:	f7ff ff60 	bl	8005138 <ST7735_WriteCommand>
    data[1] = y0 + ST7735_YSTART;
 8005278:	79bb      	ldrb	r3, [r7, #6]
 800527a:	737b      	strb	r3, [r7, #13]
    data[3] = y1 + ST7735_YSTART;
 800527c:	793b      	ldrb	r3, [r7, #4]
 800527e:	73fb      	strb	r3, [r7, #15]
    ST7735_WriteData(data, sizeof(data));
 8005280:	f107 030c 	add.w	r3, r7, #12
 8005284:	2104      	movs	r1, #4
 8005286:	4618      	mov	r0, r3
 8005288:	f7ff ff70 	bl	800516c <ST7735_WriteData>

    // write to RAM
    ST7735_WriteCommand(ST7735_RAMWR);
 800528c:	202c      	movs	r0, #44	@ 0x2c
 800528e:	f7ff ff53 	bl	8005138 <ST7735_WriteCommand>
}
 8005292:	bf00      	nop
 8005294:	3714      	adds	r7, #20
 8005296:	46bd      	mov	sp, r7
 8005298:	bd90      	pop	{r4, r7, pc}
	...

0800529c <ST7735_Init>:

void ST7735_Init() {
 800529c:	b580      	push	{r7, lr}
 800529e:	af00      	add	r7, sp, #0
    ST7735_Select();
 80052a0:	f7ff ff1e 	bl	80050e0 <ST7735_Select>
    ST7735_Reset();
 80052a4:	f7ff ff34 	bl	8005110 <ST7735_Reset>
    ST7735_ExecuteCommandList(init_cmds1);
 80052a8:	4806      	ldr	r0, [pc, #24]	@ (80052c4 <ST7735_Init+0x28>)
 80052aa:	f7ff ff79 	bl	80051a0 <ST7735_ExecuteCommandList>
    ST7735_ExecuteCommandList(init_cmds2);
 80052ae:	4806      	ldr	r0, [pc, #24]	@ (80052c8 <ST7735_Init+0x2c>)
 80052b0:	f7ff ff76 	bl	80051a0 <ST7735_ExecuteCommandList>
    ST7735_ExecuteCommandList(init_cmds3);
 80052b4:	4805      	ldr	r0, [pc, #20]	@ (80052cc <ST7735_Init+0x30>)
 80052b6:	f7ff ff73 	bl	80051a0 <ST7735_ExecuteCommandList>
    ST7735_Unselect();
 80052ba:	f7ff ff1d 	bl	80050f8 <ST7735_Unselect>
}
 80052be:	bf00      	nop
 80052c0:	bd80      	pop	{r7, pc}
 80052c2:	bf00      	nop
 80052c4:	08019bd0 	.word	0x08019bd0
 80052c8:	08019c0c 	.word	0x08019c0c
 80052cc:	08019c1c 	.word	0x08019c1c

080052d0 <ST7735_WriteChar>:
    ST7735_WriteData(data, sizeof(data));

    ST7735_Unselect();
}

static void ST7735_WriteChar(uint16_t x, uint16_t y, char ch, FontDef font, uint16_t color, uint16_t bgcolor) {
 80052d0:	b082      	sub	sp, #8
 80052d2:	b590      	push	{r4, r7, lr}
 80052d4:	b089      	sub	sp, #36	@ 0x24
 80052d6:	af00      	add	r7, sp, #0
 80052d8:	637b      	str	r3, [r7, #52]	@ 0x34
 80052da:	4603      	mov	r3, r0
 80052dc:	80fb      	strh	r3, [r7, #6]
 80052de:	460b      	mov	r3, r1
 80052e0:	80bb      	strh	r3, [r7, #4]
 80052e2:	4613      	mov	r3, r2
 80052e4:	70fb      	strb	r3, [r7, #3]
    uint32_t i, b, j;

    ST7735_SetAddressWindow(x, y, x+font.width-1, y+font.height-1);
 80052e6:	88fb      	ldrh	r3, [r7, #6]
 80052e8:	b2d8      	uxtb	r0, r3
 80052ea:	88bb      	ldrh	r3, [r7, #4]
 80052ec:	b2d9      	uxtb	r1, r3
 80052ee:	88fb      	ldrh	r3, [r7, #6]
 80052f0:	b2da      	uxtb	r2, r3
 80052f2:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 80052f6:	4413      	add	r3, r2
 80052f8:	b2db      	uxtb	r3, r3
 80052fa:	3b01      	subs	r3, #1
 80052fc:	b2dc      	uxtb	r4, r3
 80052fe:	88bb      	ldrh	r3, [r7, #4]
 8005300:	b2da      	uxtb	r2, r3
 8005302:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 8005306:	4413      	add	r3, r2
 8005308:	b2db      	uxtb	r3, r3
 800530a:	3b01      	subs	r3, #1
 800530c:	b2db      	uxtb	r3, r3
 800530e:	4622      	mov	r2, r4
 8005310:	f7ff ff8f 	bl	8005232 <ST7735_SetAddressWindow>

    for(i = 0; i < font.height; i++) {
 8005314:	2300      	movs	r3, #0
 8005316:	61fb      	str	r3, [r7, #28]
 8005318:	e043      	b.n	80053a2 <ST7735_WriteChar+0xd2>
        b = font.data[(ch - 32) * font.height + i];
 800531a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800531c:	78fb      	ldrb	r3, [r7, #3]
 800531e:	3b20      	subs	r3, #32
 8005320:	f897 1035 	ldrb.w	r1, [r7, #53]	@ 0x35
 8005324:	fb01 f303 	mul.w	r3, r1, r3
 8005328:	4619      	mov	r1, r3
 800532a:	69fb      	ldr	r3, [r7, #28]
 800532c:	440b      	add	r3, r1
 800532e:	005b      	lsls	r3, r3, #1
 8005330:	4413      	add	r3, r2
 8005332:	881b      	ldrh	r3, [r3, #0]
 8005334:	617b      	str	r3, [r7, #20]
        for(j = 0; j < font.width; j++) {
 8005336:	2300      	movs	r3, #0
 8005338:	61bb      	str	r3, [r7, #24]
 800533a:	e029      	b.n	8005390 <ST7735_WriteChar+0xc0>
            if((b << j) & 0x8000)  {
 800533c:	697a      	ldr	r2, [r7, #20]
 800533e:	69bb      	ldr	r3, [r7, #24]
 8005340:	fa02 f303 	lsl.w	r3, r2, r3
 8005344:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005348:	2b00      	cmp	r3, #0
 800534a:	d00e      	beq.n	800536a <ST7735_WriteChar+0x9a>
                uint8_t data[] = { color >> 8, color & 0xFF };
 800534c:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800534e:	0a1b      	lsrs	r3, r3, #8
 8005350:	b29b      	uxth	r3, r3
 8005352:	b2db      	uxtb	r3, r3
 8005354:	743b      	strb	r3, [r7, #16]
 8005356:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8005358:	b2db      	uxtb	r3, r3
 800535a:	747b      	strb	r3, [r7, #17]
                ST7735_WriteData(data, sizeof(data));
 800535c:	f107 0310 	add.w	r3, r7, #16
 8005360:	2102      	movs	r1, #2
 8005362:	4618      	mov	r0, r3
 8005364:	f7ff ff02 	bl	800516c <ST7735_WriteData>
 8005368:	e00f      	b.n	800538a <ST7735_WriteChar+0xba>
            } else {
                uint8_t data[] = { bgcolor >> 8, bgcolor & 0xFF };
 800536a:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 800536e:	0a1b      	lsrs	r3, r3, #8
 8005370:	b29b      	uxth	r3, r3
 8005372:	b2db      	uxtb	r3, r3
 8005374:	733b      	strb	r3, [r7, #12]
 8005376:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 800537a:	b2db      	uxtb	r3, r3
 800537c:	737b      	strb	r3, [r7, #13]
                ST7735_WriteData(data, sizeof(data));
 800537e:	f107 030c 	add.w	r3, r7, #12
 8005382:	2102      	movs	r1, #2
 8005384:	4618      	mov	r0, r3
 8005386:	f7ff fef1 	bl	800516c <ST7735_WriteData>
        for(j = 0; j < font.width; j++) {
 800538a:	69bb      	ldr	r3, [r7, #24]
 800538c:	3301      	adds	r3, #1
 800538e:	61bb      	str	r3, [r7, #24]
 8005390:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8005394:	461a      	mov	r2, r3
 8005396:	69bb      	ldr	r3, [r7, #24]
 8005398:	4293      	cmp	r3, r2
 800539a:	d3cf      	bcc.n	800533c <ST7735_WriteChar+0x6c>
    for(i = 0; i < font.height; i++) {
 800539c:	69fb      	ldr	r3, [r7, #28]
 800539e:	3301      	adds	r3, #1
 80053a0:	61fb      	str	r3, [r7, #28]
 80053a2:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 80053a6:	461a      	mov	r2, r3
 80053a8:	69fb      	ldr	r3, [r7, #28]
 80053aa:	4293      	cmp	r3, r2
 80053ac:	d3b5      	bcc.n	800531a <ST7735_WriteChar+0x4a>
            }
        }
    }
}
 80053ae:	bf00      	nop
 80053b0:	bf00      	nop
 80053b2:	3724      	adds	r7, #36	@ 0x24
 80053b4:	46bd      	mov	sp, r7
 80053b6:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 80053ba:	b002      	add	sp, #8
 80053bc:	4770      	bx	lr

080053be <ST7735_WriteString>:
        }
    }
}
*/

void ST7735_WriteString(uint16_t x, uint16_t y, const char* str, FontDef font, uint16_t color, uint16_t bgcolor) {
 80053be:	b082      	sub	sp, #8
 80053c0:	b580      	push	{r7, lr}
 80053c2:	b086      	sub	sp, #24
 80053c4:	af04      	add	r7, sp, #16
 80053c6:	603a      	str	r2, [r7, #0]
 80053c8:	617b      	str	r3, [r7, #20]
 80053ca:	4603      	mov	r3, r0
 80053cc:	80fb      	strh	r3, [r7, #6]
 80053ce:	460b      	mov	r3, r1
 80053d0:	80bb      	strh	r3, [r7, #4]
    ST7735_Select();
 80053d2:	f7ff fe85 	bl	80050e0 <ST7735_Select>

    while(*str) {
 80053d6:	e02d      	b.n	8005434 <ST7735_WriteString+0x76>
        if(x + font.width >= ST7735_WIDTH) {
 80053d8:	88fb      	ldrh	r3, [r7, #6]
 80053da:	7d3a      	ldrb	r2, [r7, #20]
 80053dc:	4413      	add	r3, r2
 80053de:	2b7f      	cmp	r3, #127	@ 0x7f
 80053e0:	dd13      	ble.n	800540a <ST7735_WriteString+0x4c>
            x = 0;
 80053e2:	2300      	movs	r3, #0
 80053e4:	80fb      	strh	r3, [r7, #6]
            y += font.height;
 80053e6:	7d7b      	ldrb	r3, [r7, #21]
 80053e8:	461a      	mov	r2, r3
 80053ea:	88bb      	ldrh	r3, [r7, #4]
 80053ec:	4413      	add	r3, r2
 80053ee:	80bb      	strh	r3, [r7, #4]
            if(y + font.height >= ST7735_HEIGHT) {
 80053f0:	88bb      	ldrh	r3, [r7, #4]
 80053f2:	7d7a      	ldrb	r2, [r7, #21]
 80053f4:	4413      	add	r3, r2
 80053f6:	2b9f      	cmp	r3, #159	@ 0x9f
 80053f8:	dc21      	bgt.n	800543e <ST7735_WriteString+0x80>
                break;
            }

            if(*str == ' ') {
 80053fa:	683b      	ldr	r3, [r7, #0]
 80053fc:	781b      	ldrb	r3, [r3, #0]
 80053fe:	2b20      	cmp	r3, #32
 8005400:	d103      	bne.n	800540a <ST7735_WriteString+0x4c>
                // skip spaces in the beginning of the new line
                str++;
 8005402:	683b      	ldr	r3, [r7, #0]
 8005404:	3301      	adds	r3, #1
 8005406:	603b      	str	r3, [r7, #0]
                continue;
 8005408:	e014      	b.n	8005434 <ST7735_WriteString+0x76>
            }
        }

        ST7735_WriteChar(x, y, *str, font, color, bgcolor);
 800540a:	683b      	ldr	r3, [r7, #0]
 800540c:	781a      	ldrb	r2, [r3, #0]
 800540e:	88b9      	ldrh	r1, [r7, #4]
 8005410:	88f8      	ldrh	r0, [r7, #6]
 8005412:	8c3b      	ldrh	r3, [r7, #32]
 8005414:	9302      	str	r3, [sp, #8]
 8005416:	8bbb      	ldrh	r3, [r7, #28]
 8005418:	9301      	str	r3, [sp, #4]
 800541a:	69bb      	ldr	r3, [r7, #24]
 800541c:	9300      	str	r3, [sp, #0]
 800541e:	697b      	ldr	r3, [r7, #20]
 8005420:	f7ff ff56 	bl	80052d0 <ST7735_WriteChar>
        x += font.width;
 8005424:	7d3b      	ldrb	r3, [r7, #20]
 8005426:	461a      	mov	r2, r3
 8005428:	88fb      	ldrh	r3, [r7, #6]
 800542a:	4413      	add	r3, r2
 800542c:	80fb      	strh	r3, [r7, #6]
        str++;
 800542e:	683b      	ldr	r3, [r7, #0]
 8005430:	3301      	adds	r3, #1
 8005432:	603b      	str	r3, [r7, #0]
    while(*str) {
 8005434:	683b      	ldr	r3, [r7, #0]
 8005436:	781b      	ldrb	r3, [r3, #0]
 8005438:	2b00      	cmp	r3, #0
 800543a:	d1cd      	bne.n	80053d8 <ST7735_WriteString+0x1a>
 800543c:	e000      	b.n	8005440 <ST7735_WriteString+0x82>
                break;
 800543e:	bf00      	nop
    }

    ST7735_Unselect();
 8005440:	f7ff fe5a 	bl	80050f8 <ST7735_Unselect>
}
 8005444:	bf00      	nop
 8005446:	3708      	adds	r7, #8
 8005448:	46bd      	mov	sp, r7
 800544a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800544e:	b002      	add	sp, #8
 8005450:	4770      	bx	lr
	...

08005454 <ST7735_FillRectangle>:

void ST7735_FillRectangle(uint16_t x, uint16_t y, uint16_t w, uint16_t h, uint16_t color) {
 8005454:	b590      	push	{r4, r7, lr}
 8005456:	b085      	sub	sp, #20
 8005458:	af00      	add	r7, sp, #0
 800545a:	4604      	mov	r4, r0
 800545c:	4608      	mov	r0, r1
 800545e:	4611      	mov	r1, r2
 8005460:	461a      	mov	r2, r3
 8005462:	4623      	mov	r3, r4
 8005464:	80fb      	strh	r3, [r7, #6]
 8005466:	4603      	mov	r3, r0
 8005468:	80bb      	strh	r3, [r7, #4]
 800546a:	460b      	mov	r3, r1
 800546c:	807b      	strh	r3, [r7, #2]
 800546e:	4613      	mov	r3, r2
 8005470:	803b      	strh	r3, [r7, #0]
    // clipping
    if((x >= ST7735_WIDTH) || (y >= ST7735_HEIGHT)) return;
 8005472:	88fb      	ldrh	r3, [r7, #6]
 8005474:	2b7f      	cmp	r3, #127	@ 0x7f
 8005476:	d857      	bhi.n	8005528 <ST7735_FillRectangle+0xd4>
 8005478:	88bb      	ldrh	r3, [r7, #4]
 800547a:	2b9f      	cmp	r3, #159	@ 0x9f
 800547c:	d854      	bhi.n	8005528 <ST7735_FillRectangle+0xd4>
    if((x + w - 1) >= ST7735_WIDTH) w = ST7735_WIDTH - x;
 800547e:	88fa      	ldrh	r2, [r7, #6]
 8005480:	887b      	ldrh	r3, [r7, #2]
 8005482:	4413      	add	r3, r2
 8005484:	2b80      	cmp	r3, #128	@ 0x80
 8005486:	dd03      	ble.n	8005490 <ST7735_FillRectangle+0x3c>
 8005488:	88fb      	ldrh	r3, [r7, #6]
 800548a:	f1c3 0380 	rsb	r3, r3, #128	@ 0x80
 800548e:	807b      	strh	r3, [r7, #2]
    if((y + h - 1) >= ST7735_HEIGHT) h = ST7735_HEIGHT - y;
 8005490:	88ba      	ldrh	r2, [r7, #4]
 8005492:	883b      	ldrh	r3, [r7, #0]
 8005494:	4413      	add	r3, r2
 8005496:	2ba0      	cmp	r3, #160	@ 0xa0
 8005498:	dd03      	ble.n	80054a2 <ST7735_FillRectangle+0x4e>
 800549a:	88bb      	ldrh	r3, [r7, #4]
 800549c:	f1c3 03a0 	rsb	r3, r3, #160	@ 0xa0
 80054a0:	803b      	strh	r3, [r7, #0]

    ST7735_Select();
 80054a2:	f7ff fe1d 	bl	80050e0 <ST7735_Select>
    ST7735_SetAddressWindow(x, y, x+w-1, y+h-1);
 80054a6:	88fb      	ldrh	r3, [r7, #6]
 80054a8:	b2d8      	uxtb	r0, r3
 80054aa:	88bb      	ldrh	r3, [r7, #4]
 80054ac:	b2d9      	uxtb	r1, r3
 80054ae:	88fb      	ldrh	r3, [r7, #6]
 80054b0:	b2da      	uxtb	r2, r3
 80054b2:	887b      	ldrh	r3, [r7, #2]
 80054b4:	b2db      	uxtb	r3, r3
 80054b6:	4413      	add	r3, r2
 80054b8:	b2db      	uxtb	r3, r3
 80054ba:	3b01      	subs	r3, #1
 80054bc:	b2dc      	uxtb	r4, r3
 80054be:	88bb      	ldrh	r3, [r7, #4]
 80054c0:	b2da      	uxtb	r2, r3
 80054c2:	883b      	ldrh	r3, [r7, #0]
 80054c4:	b2db      	uxtb	r3, r3
 80054c6:	4413      	add	r3, r2
 80054c8:	b2db      	uxtb	r3, r3
 80054ca:	3b01      	subs	r3, #1
 80054cc:	b2db      	uxtb	r3, r3
 80054ce:	4622      	mov	r2, r4
 80054d0:	f7ff feaf 	bl	8005232 <ST7735_SetAddressWindow>

    uint8_t data[] = { color >> 8, color & 0xFF };
 80054d4:	8c3b      	ldrh	r3, [r7, #32]
 80054d6:	0a1b      	lsrs	r3, r3, #8
 80054d8:	b29b      	uxth	r3, r3
 80054da:	b2db      	uxtb	r3, r3
 80054dc:	733b      	strb	r3, [r7, #12]
 80054de:	8c3b      	ldrh	r3, [r7, #32]
 80054e0:	b2db      	uxtb	r3, r3
 80054e2:	737b      	strb	r3, [r7, #13]
    HAL_GPIO_WritePin(ST7735_DC_GPIO_Port, ST7735_DC_Pin, GPIO_PIN_SET);
 80054e4:	2201      	movs	r2, #1
 80054e6:	2104      	movs	r1, #4
 80054e8:	4811      	ldr	r0, [pc, #68]	@ (8005530 <ST7735_FillRectangle+0xdc>)
 80054ea:	f001 faeb 	bl	8006ac4 <HAL_GPIO_WritePin>
    for(y = h; y > 0; y--) {
 80054ee:	883b      	ldrh	r3, [r7, #0]
 80054f0:	80bb      	strh	r3, [r7, #4]
 80054f2:	e013      	b.n	800551c <ST7735_FillRectangle+0xc8>
        for(x = w; x > 0; x--) {
 80054f4:	887b      	ldrh	r3, [r7, #2]
 80054f6:	80fb      	strh	r3, [r7, #6]
 80054f8:	e00a      	b.n	8005510 <ST7735_FillRectangle+0xbc>
            HAL_SPI_Transmit(&ST7735_SPI_PORT, data, sizeof(data), HAL_MAX_DELAY);
 80054fa:	f107 010c 	add.w	r1, r7, #12
 80054fe:	f04f 33ff 	mov.w	r3, #4294967295
 8005502:	2202      	movs	r2, #2
 8005504:	480b      	ldr	r0, [pc, #44]	@ (8005534 <ST7735_FillRectangle+0xe0>)
 8005506:	f005 f800 	bl	800a50a <HAL_SPI_Transmit>
        for(x = w; x > 0; x--) {
 800550a:	88fb      	ldrh	r3, [r7, #6]
 800550c:	3b01      	subs	r3, #1
 800550e:	80fb      	strh	r3, [r7, #6]
 8005510:	88fb      	ldrh	r3, [r7, #6]
 8005512:	2b00      	cmp	r3, #0
 8005514:	d1f1      	bne.n	80054fa <ST7735_FillRectangle+0xa6>
    for(y = h; y > 0; y--) {
 8005516:	88bb      	ldrh	r3, [r7, #4]
 8005518:	3b01      	subs	r3, #1
 800551a:	80bb      	strh	r3, [r7, #4]
 800551c:	88bb      	ldrh	r3, [r7, #4]
 800551e:	2b00      	cmp	r3, #0
 8005520:	d1e8      	bne.n	80054f4 <ST7735_FillRectangle+0xa0>
        }
    }

    ST7735_Unselect();
 8005522:	f7ff fde9 	bl	80050f8 <ST7735_Unselect>
 8005526:	e000      	b.n	800552a <ST7735_FillRectangle+0xd6>
    if((x >= ST7735_WIDTH) || (y >= ST7735_HEIGHT)) return;
 8005528:	bf00      	nop
}
 800552a:	3714      	adds	r7, #20
 800552c:	46bd      	mov	sp, r7
 800552e:	bd90      	pop	{r4, r7, pc}
 8005530:	40020000 	.word	0x40020000
 8005534:	20002564 	.word	0x20002564

08005538 <ST7735_FillRectangleFast>:

void ST7735_FillRectangleFast(uint16_t x, uint16_t y, uint16_t w, uint16_t h, uint16_t color) {
 8005538:	b590      	push	{r4, r7, lr}
 800553a:	b085      	sub	sp, #20
 800553c:	af00      	add	r7, sp, #0
 800553e:	4604      	mov	r4, r0
 8005540:	4608      	mov	r0, r1
 8005542:	4611      	mov	r1, r2
 8005544:	461a      	mov	r2, r3
 8005546:	4623      	mov	r3, r4
 8005548:	80fb      	strh	r3, [r7, #6]
 800554a:	4603      	mov	r3, r0
 800554c:	80bb      	strh	r3, [r7, #4]
 800554e:	460b      	mov	r3, r1
 8005550:	807b      	strh	r3, [r7, #2]
 8005552:	4613      	mov	r3, r2
 8005554:	803b      	strh	r3, [r7, #0]
    // clipping
    if((x >= ST7735_WIDTH) || (y >= ST7735_HEIGHT)) return;
 8005556:	88fb      	ldrh	r3, [r7, #6]
 8005558:	2b7f      	cmp	r3, #127	@ 0x7f
 800555a:	d869      	bhi.n	8005630 <ST7735_FillRectangleFast+0xf8>
 800555c:	88bb      	ldrh	r3, [r7, #4]
 800555e:	2b9f      	cmp	r3, #159	@ 0x9f
 8005560:	d866      	bhi.n	8005630 <ST7735_FillRectangleFast+0xf8>
    if((x + w - 1) >= ST7735_WIDTH) w = ST7735_WIDTH - x;
 8005562:	88fa      	ldrh	r2, [r7, #6]
 8005564:	887b      	ldrh	r3, [r7, #2]
 8005566:	4413      	add	r3, r2
 8005568:	2b80      	cmp	r3, #128	@ 0x80
 800556a:	dd03      	ble.n	8005574 <ST7735_FillRectangleFast+0x3c>
 800556c:	88fb      	ldrh	r3, [r7, #6]
 800556e:	f1c3 0380 	rsb	r3, r3, #128	@ 0x80
 8005572:	807b      	strh	r3, [r7, #2]
    if((y + h - 1) >= ST7735_HEIGHT) h = ST7735_HEIGHT - y;
 8005574:	88ba      	ldrh	r2, [r7, #4]
 8005576:	883b      	ldrh	r3, [r7, #0]
 8005578:	4413      	add	r3, r2
 800557a:	2ba0      	cmp	r3, #160	@ 0xa0
 800557c:	dd03      	ble.n	8005586 <ST7735_FillRectangleFast+0x4e>
 800557e:	88bb      	ldrh	r3, [r7, #4]
 8005580:	f1c3 03a0 	rsb	r3, r3, #160	@ 0xa0
 8005584:	803b      	strh	r3, [r7, #0]

    ST7735_Select();
 8005586:	f7ff fdab 	bl	80050e0 <ST7735_Select>
    ST7735_SetAddressWindow(x, y, x+w-1, y+h-1);
 800558a:	88fb      	ldrh	r3, [r7, #6]
 800558c:	b2d8      	uxtb	r0, r3
 800558e:	88bb      	ldrh	r3, [r7, #4]
 8005590:	b2d9      	uxtb	r1, r3
 8005592:	88fb      	ldrh	r3, [r7, #6]
 8005594:	b2da      	uxtb	r2, r3
 8005596:	887b      	ldrh	r3, [r7, #2]
 8005598:	b2db      	uxtb	r3, r3
 800559a:	4413      	add	r3, r2
 800559c:	b2db      	uxtb	r3, r3
 800559e:	3b01      	subs	r3, #1
 80055a0:	b2dc      	uxtb	r4, r3
 80055a2:	88bb      	ldrh	r3, [r7, #4]
 80055a4:	b2da      	uxtb	r2, r3
 80055a6:	883b      	ldrh	r3, [r7, #0]
 80055a8:	b2db      	uxtb	r3, r3
 80055aa:	4413      	add	r3, r2
 80055ac:	b2db      	uxtb	r3, r3
 80055ae:	3b01      	subs	r3, #1
 80055b0:	b2db      	uxtb	r3, r3
 80055b2:	4622      	mov	r2, r4
 80055b4:	f7ff fe3d 	bl	8005232 <ST7735_SetAddressWindow>

    // Prepare whole line in a single buffer
    uint8_t pixel[] = { color >> 8, color & 0xFF };
 80055b8:	8c3b      	ldrh	r3, [r7, #32]
 80055ba:	0a1b      	lsrs	r3, r3, #8
 80055bc:	b29b      	uxth	r3, r3
 80055be:	b2db      	uxtb	r3, r3
 80055c0:	723b      	strb	r3, [r7, #8]
 80055c2:	8c3b      	ldrh	r3, [r7, #32]
 80055c4:	b2db      	uxtb	r3, r3
 80055c6:	727b      	strb	r3, [r7, #9]
    uint8_t *line = malloc(w * sizeof(pixel));
 80055c8:	887b      	ldrh	r3, [r7, #2]
 80055ca:	005b      	lsls	r3, r3, #1
 80055cc:	4618      	mov	r0, r3
 80055ce:	f00e f851 	bl	8013674 <malloc>
 80055d2:	4603      	mov	r3, r0
 80055d4:	60fb      	str	r3, [r7, #12]
    for(x = 0; x < w; ++x)
 80055d6:	2300      	movs	r3, #0
 80055d8:	80fb      	strh	r3, [r7, #6]
 80055da:	e008      	b.n	80055ee <ST7735_FillRectangleFast+0xb6>
    	memcpy(line + x * sizeof(pixel), pixel, sizeof(pixel));
 80055dc:	88fb      	ldrh	r3, [r7, #6]
 80055de:	005b      	lsls	r3, r3, #1
 80055e0:	68fa      	ldr	r2, [r7, #12]
 80055e2:	4413      	add	r3, r2
 80055e4:	893a      	ldrh	r2, [r7, #8]
 80055e6:	801a      	strh	r2, [r3, #0]
    for(x = 0; x < w; ++x)
 80055e8:	88fb      	ldrh	r3, [r7, #6]
 80055ea:	3301      	adds	r3, #1
 80055ec:	80fb      	strh	r3, [r7, #6]
 80055ee:	88fa      	ldrh	r2, [r7, #6]
 80055f0:	887b      	ldrh	r3, [r7, #2]
 80055f2:	429a      	cmp	r2, r3
 80055f4:	d3f2      	bcc.n	80055dc <ST7735_FillRectangleFast+0xa4>

    HAL_GPIO_WritePin(ST7735_DC_GPIO_Port, ST7735_DC_Pin, GPIO_PIN_SET);
 80055f6:	2201      	movs	r2, #1
 80055f8:	2104      	movs	r1, #4
 80055fa:	480f      	ldr	r0, [pc, #60]	@ (8005638 <ST7735_FillRectangleFast+0x100>)
 80055fc:	f001 fa62 	bl	8006ac4 <HAL_GPIO_WritePin>
    for(y = h; y > 0; y--)
 8005600:	883b      	ldrh	r3, [r7, #0]
 8005602:	80bb      	strh	r3, [r7, #4]
 8005604:	e00b      	b.n	800561e <ST7735_FillRectangleFast+0xe6>
        HAL_SPI_Transmit(&ST7735_SPI_PORT, line, w * sizeof(pixel), HAL_MAX_DELAY);
 8005606:	887b      	ldrh	r3, [r7, #2]
 8005608:	005b      	lsls	r3, r3, #1
 800560a:	b29a      	uxth	r2, r3
 800560c:	f04f 33ff 	mov.w	r3, #4294967295
 8005610:	68f9      	ldr	r1, [r7, #12]
 8005612:	480a      	ldr	r0, [pc, #40]	@ (800563c <ST7735_FillRectangleFast+0x104>)
 8005614:	f004 ff79 	bl	800a50a <HAL_SPI_Transmit>
    for(y = h; y > 0; y--)
 8005618:	88bb      	ldrh	r3, [r7, #4]
 800561a:	3b01      	subs	r3, #1
 800561c:	80bb      	strh	r3, [r7, #4]
 800561e:	88bb      	ldrh	r3, [r7, #4]
 8005620:	2b00      	cmp	r3, #0
 8005622:	d1f0      	bne.n	8005606 <ST7735_FillRectangleFast+0xce>

    free(line);
 8005624:	68f8      	ldr	r0, [r7, #12]
 8005626:	f00e f82d 	bl	8013684 <free>
    ST7735_Unselect();
 800562a:	f7ff fd65 	bl	80050f8 <ST7735_Unselect>
 800562e:	e000      	b.n	8005632 <ST7735_FillRectangleFast+0xfa>
    if((x >= ST7735_WIDTH) || (y >= ST7735_HEIGHT)) return;
 8005630:	bf00      	nop
}
 8005632:	3714      	adds	r7, #20
 8005634:	46bd      	mov	sp, r7
 8005636:	bd90      	pop	{r4, r7, pc}
 8005638:	40020000 	.word	0x40020000
 800563c:	20002564 	.word	0x20002564

08005640 <ST7735_FillScreen>:

void ST7735_FillScreen(uint16_t color) {
 8005640:	b580      	push	{r7, lr}
 8005642:	b084      	sub	sp, #16
 8005644:	af02      	add	r7, sp, #8
 8005646:	4603      	mov	r3, r0
 8005648:	80fb      	strh	r3, [r7, #6]
    ST7735_FillRectangle(0, 0, ST7735_WIDTH, ST7735_HEIGHT, color);
 800564a:	88fb      	ldrh	r3, [r7, #6]
 800564c:	9300      	str	r3, [sp, #0]
 800564e:	23a0      	movs	r3, #160	@ 0xa0
 8005650:	2280      	movs	r2, #128	@ 0x80
 8005652:	2100      	movs	r1, #0
 8005654:	2000      	movs	r0, #0
 8005656:	f7ff fefd 	bl	8005454 <ST7735_FillRectangle>
}
 800565a:	bf00      	nop
 800565c:	3708      	adds	r7, #8
 800565e:	46bd      	mov	sp, r7
 8005660:	bd80      	pop	{r7, pc}

08005662 <ST7735_FillScreenFast>:

void ST7735_FillScreenFast(uint16_t color) {
 8005662:	b580      	push	{r7, lr}
 8005664:	b084      	sub	sp, #16
 8005666:	af02      	add	r7, sp, #8
 8005668:	4603      	mov	r3, r0
 800566a:	80fb      	strh	r3, [r7, #6]
    ST7735_FillRectangleFast(0, 0, ST7735_WIDTH, ST7735_HEIGHT, color);
 800566c:	88fb      	ldrh	r3, [r7, #6]
 800566e:	9300      	str	r3, [sp, #0]
 8005670:	23a0      	movs	r3, #160	@ 0xa0
 8005672:	2280      	movs	r2, #128	@ 0x80
 8005674:	2100      	movs	r1, #0
 8005676:	2000      	movs	r0, #0
 8005678:	f7ff ff5e 	bl	8005538 <ST7735_FillRectangleFast>
}
 800567c:	bf00      	nop
 800567e:	3708      	adds	r7, #8
 8005680:	46bd      	mov	sp, r7
 8005682:	bd80      	pop	{r7, pc}

08005684 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8005684:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80056bc <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8005688:	f7fc fbd8 	bl	8001e3c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800568c:	480c      	ldr	r0, [pc, #48]	@ (80056c0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800568e:	490d      	ldr	r1, [pc, #52]	@ (80056c4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8005690:	4a0d      	ldr	r2, [pc, #52]	@ (80056c8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8005692:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8005694:	e002      	b.n	800569c <LoopCopyDataInit>

08005696 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8005696:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8005698:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800569a:	3304      	adds	r3, #4

0800569c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800569c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800569e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80056a0:	d3f9      	bcc.n	8005696 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80056a2:	4a0a      	ldr	r2, [pc, #40]	@ (80056cc <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80056a4:	4c0a      	ldr	r4, [pc, #40]	@ (80056d0 <LoopFillZerobss+0x22>)
  movs r3, #0
 80056a6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80056a8:	e001      	b.n	80056ae <LoopFillZerobss>

080056aa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80056aa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80056ac:	3204      	adds	r2, #4

080056ae <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80056ae:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80056b0:	d3fb      	bcc.n	80056aa <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80056b2:	f00f f9cb 	bl	8014a4c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80056b6:	f7fb ff79 	bl	80015ac <main>
  bx  lr    
 80056ba:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80056bc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80056c0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80056c4:	20000408 	.word	0x20000408
  ldr r2, =_sidata
 80056c8:	0801a4d4 	.word	0x0801a4d4
  ldr r2, =_sbss
 80056cc:	20000408 	.word	0x20000408
  ldr r4, =_ebss
 80056d0:	20004ca8 	.word	0x20004ca8

080056d4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80056d4:	e7fe      	b.n	80056d4 <ADC_IRQHandler>
	...

080056d8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80056d8:	b580      	push	{r7, lr}
 80056da:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80056dc:	4b0e      	ldr	r3, [pc, #56]	@ (8005718 <HAL_Init+0x40>)
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	4a0d      	ldr	r2, [pc, #52]	@ (8005718 <HAL_Init+0x40>)
 80056e2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80056e6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80056e8:	4b0b      	ldr	r3, [pc, #44]	@ (8005718 <HAL_Init+0x40>)
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	4a0a      	ldr	r2, [pc, #40]	@ (8005718 <HAL_Init+0x40>)
 80056ee:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80056f2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80056f4:	4b08      	ldr	r3, [pc, #32]	@ (8005718 <HAL_Init+0x40>)
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	4a07      	ldr	r2, [pc, #28]	@ (8005718 <HAL_Init+0x40>)
 80056fa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80056fe:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005700:	2003      	movs	r0, #3
 8005702:	f000 fd0d 	bl	8006120 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8005706:	200f      	movs	r0, #15
 8005708:	f000 f808 	bl	800571c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800570c:	f7fc fa1a 	bl	8001b44 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8005710:	2300      	movs	r3, #0
}
 8005712:	4618      	mov	r0, r3
 8005714:	bd80      	pop	{r7, pc}
 8005716:	bf00      	nop
 8005718:	40023c00 	.word	0x40023c00

0800571c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800571c:	b580      	push	{r7, lr}
 800571e:	b082      	sub	sp, #8
 8005720:	af00      	add	r7, sp, #0
 8005722:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8005724:	4b12      	ldr	r3, [pc, #72]	@ (8005770 <HAL_InitTick+0x54>)
 8005726:	681a      	ldr	r2, [r3, #0]
 8005728:	4b12      	ldr	r3, [pc, #72]	@ (8005774 <HAL_InitTick+0x58>)
 800572a:	781b      	ldrb	r3, [r3, #0]
 800572c:	4619      	mov	r1, r3
 800572e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8005732:	fbb3 f3f1 	udiv	r3, r3, r1
 8005736:	fbb2 f3f3 	udiv	r3, r2, r3
 800573a:	4618      	mov	r0, r3
 800573c:	f000 fd25 	bl	800618a <HAL_SYSTICK_Config>
 8005740:	4603      	mov	r3, r0
 8005742:	2b00      	cmp	r3, #0
 8005744:	d001      	beq.n	800574a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8005746:	2301      	movs	r3, #1
 8005748:	e00e      	b.n	8005768 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	2b0f      	cmp	r3, #15
 800574e:	d80a      	bhi.n	8005766 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8005750:	2200      	movs	r2, #0
 8005752:	6879      	ldr	r1, [r7, #4]
 8005754:	f04f 30ff 	mov.w	r0, #4294967295
 8005758:	f000 fced 	bl	8006136 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800575c:	4a06      	ldr	r2, [pc, #24]	@ (8005778 <HAL_InitTick+0x5c>)
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8005762:	2300      	movs	r3, #0
 8005764:	e000      	b.n	8005768 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8005766:	2301      	movs	r3, #1
}
 8005768:	4618      	mov	r0, r3
 800576a:	3708      	adds	r7, #8
 800576c:	46bd      	mov	sp, r7
 800576e:	bd80      	pop	{r7, pc}
 8005770:	20000028 	.word	0x20000028
 8005774:	20000138 	.word	0x20000138
 8005778:	20000134 	.word	0x20000134

0800577c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800577c:	b480      	push	{r7}
 800577e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8005780:	4b06      	ldr	r3, [pc, #24]	@ (800579c <HAL_IncTick+0x20>)
 8005782:	781b      	ldrb	r3, [r3, #0]
 8005784:	461a      	mov	r2, r3
 8005786:	4b06      	ldr	r3, [pc, #24]	@ (80057a0 <HAL_IncTick+0x24>)
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	4413      	add	r3, r2
 800578c:	4a04      	ldr	r2, [pc, #16]	@ (80057a0 <HAL_IncTick+0x24>)
 800578e:	6013      	str	r3, [r2, #0]
}
 8005790:	bf00      	nop
 8005792:	46bd      	mov	sp, r7
 8005794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005798:	4770      	bx	lr
 800579a:	bf00      	nop
 800579c:	20000138 	.word	0x20000138
 80057a0:	20002d38 	.word	0x20002d38

080057a4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80057a4:	b480      	push	{r7}
 80057a6:	af00      	add	r7, sp, #0
  return uwTick;
 80057a8:	4b03      	ldr	r3, [pc, #12]	@ (80057b8 <HAL_GetTick+0x14>)
 80057aa:	681b      	ldr	r3, [r3, #0]
}
 80057ac:	4618      	mov	r0, r3
 80057ae:	46bd      	mov	sp, r7
 80057b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057b4:	4770      	bx	lr
 80057b6:	bf00      	nop
 80057b8:	20002d38 	.word	0x20002d38

080057bc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80057bc:	b580      	push	{r7, lr}
 80057be:	b084      	sub	sp, #16
 80057c0:	af00      	add	r7, sp, #0
 80057c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80057c4:	f7ff ffee 	bl	80057a4 <HAL_GetTick>
 80057c8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80057ce:	68fb      	ldr	r3, [r7, #12]
 80057d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80057d4:	d005      	beq.n	80057e2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80057d6:	4b0a      	ldr	r3, [pc, #40]	@ (8005800 <HAL_Delay+0x44>)
 80057d8:	781b      	ldrb	r3, [r3, #0]
 80057da:	461a      	mov	r2, r3
 80057dc:	68fb      	ldr	r3, [r7, #12]
 80057de:	4413      	add	r3, r2
 80057e0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80057e2:	bf00      	nop
 80057e4:	f7ff ffde 	bl	80057a4 <HAL_GetTick>
 80057e8:	4602      	mov	r2, r0
 80057ea:	68bb      	ldr	r3, [r7, #8]
 80057ec:	1ad3      	subs	r3, r2, r3
 80057ee:	68fa      	ldr	r2, [r7, #12]
 80057f0:	429a      	cmp	r2, r3
 80057f2:	d8f7      	bhi.n	80057e4 <HAL_Delay+0x28>
  {
  }
}
 80057f4:	bf00      	nop
 80057f6:	bf00      	nop
 80057f8:	3710      	adds	r7, #16
 80057fa:	46bd      	mov	sp, r7
 80057fc:	bd80      	pop	{r7, pc}
 80057fe:	bf00      	nop
 8005800:	20000138 	.word	0x20000138

08005804 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8005804:	b580      	push	{r7, lr}
 8005806:	b084      	sub	sp, #16
 8005808:	af00      	add	r7, sp, #0
 800580a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800580c:	2300      	movs	r3, #0
 800580e:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	2b00      	cmp	r3, #0
 8005814:	d101      	bne.n	800581a <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8005816:	2301      	movs	r3, #1
 8005818:	e033      	b.n	8005882 <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800581e:	2b00      	cmp	r3, #0
 8005820:	d109      	bne.n	8005836 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8005822:	6878      	ldr	r0, [r7, #4]
 8005824:	f7fb fca6 	bl	8001174 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	2200      	movs	r2, #0
 800582c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	2200      	movs	r2, #0
 8005832:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800583a:	f003 0310 	and.w	r3, r3, #16
 800583e:	2b00      	cmp	r3, #0
 8005840:	d118      	bne.n	8005874 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005846:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800584a:	f023 0302 	bic.w	r3, r3, #2
 800584e:	f043 0202 	orr.w	r2, r3, #2
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8005856:	6878      	ldr	r0, [r7, #4]
 8005858:	f000 fa96 	bl	8005d88 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	2200      	movs	r2, #0
 8005860:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005866:	f023 0303 	bic.w	r3, r3, #3
 800586a:	f043 0201 	orr.w	r2, r3, #1
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	641a      	str	r2, [r3, #64]	@ 0x40
 8005872:	e001      	b.n	8005878 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8005874:	2301      	movs	r3, #1
 8005876:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	2200      	movs	r2, #0
 800587c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8005880:	7bfb      	ldrb	r3, [r7, #15]
}
 8005882:	4618      	mov	r0, r3
 8005884:	3710      	adds	r7, #16
 8005886:	46bd      	mov	sp, r7
 8005888:	bd80      	pop	{r7, pc}
	...

0800588c <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 800588c:	b480      	push	{r7}
 800588e:	b085      	sub	sp, #20
 8005890:	af00      	add	r7, sp, #0
 8005892:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8005894:	2300      	movs	r3, #0
 8005896:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800589e:	2b01      	cmp	r3, #1
 80058a0:	d101      	bne.n	80058a6 <HAL_ADC_Start+0x1a>
 80058a2:	2302      	movs	r3, #2
 80058a4:	e097      	b.n	80059d6 <HAL_ADC_Start+0x14a>
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	2201      	movs	r2, #1
 80058aa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	689b      	ldr	r3, [r3, #8]
 80058b4:	f003 0301 	and.w	r3, r3, #1
 80058b8:	2b01      	cmp	r3, #1
 80058ba:	d018      	beq.n	80058ee <HAL_ADC_Start+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	689a      	ldr	r2, [r3, #8]
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	681b      	ldr	r3, [r3, #0]
 80058c6:	f042 0201 	orr.w	r2, r2, #1
 80058ca:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80058cc:	4b45      	ldr	r3, [pc, #276]	@ (80059e4 <HAL_ADC_Start+0x158>)
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	4a45      	ldr	r2, [pc, #276]	@ (80059e8 <HAL_ADC_Start+0x15c>)
 80058d2:	fba2 2303 	umull	r2, r3, r2, r3
 80058d6:	0c9a      	lsrs	r2, r3, #18
 80058d8:	4613      	mov	r3, r2
 80058da:	005b      	lsls	r3, r3, #1
 80058dc:	4413      	add	r3, r2
 80058de:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 80058e0:	e002      	b.n	80058e8 <HAL_ADC_Start+0x5c>
    {
      counter--;
 80058e2:	68bb      	ldr	r3, [r7, #8]
 80058e4:	3b01      	subs	r3, #1
 80058e6:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 80058e8:	68bb      	ldr	r3, [r7, #8]
 80058ea:	2b00      	cmp	r3, #0
 80058ec:	d1f9      	bne.n	80058e2 <HAL_ADC_Start+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	689b      	ldr	r3, [r3, #8]
 80058f4:	f003 0301 	and.w	r3, r3, #1
 80058f8:	2b01      	cmp	r3, #1
 80058fa:	d15f      	bne.n	80059bc <HAL_ADC_Start+0x130>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005900:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8005904:	f023 0301 	bic.w	r3, r3, #1
 8005908:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	685b      	ldr	r3, [r3, #4]
 8005916:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800591a:	2b00      	cmp	r3, #0
 800591c:	d007      	beq.n	800592e <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005922:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8005926:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005932:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005936:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800593a:	d106      	bne.n	800594a <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005940:	f023 0206 	bic.w	r2, r3, #6
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	645a      	str	r2, [r3, #68]	@ 0x44
 8005948:	e002      	b.n	8005950 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	2200      	movs	r2, #0
 800594e:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	2200      	movs	r2, #0
 8005954:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8005958:	4b24      	ldr	r3, [pc, #144]	@ (80059ec <HAL_ADC_Start+0x160>)
 800595a:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8005964:	601a      	str	r2, [r3, #0]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8005966:	68fb      	ldr	r3, [r7, #12]
 8005968:	685b      	ldr	r3, [r3, #4]
 800596a:	f003 031f 	and.w	r3, r3, #31
 800596e:	2b00      	cmp	r3, #0
 8005970:	d10f      	bne.n	8005992 <HAL_ADC_Start+0x106>
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	681b      	ldr	r3, [r3, #0]
 8005976:	689b      	ldr	r3, [r3, #8]
 8005978:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800597c:	2b00      	cmp	r3, #0
 800597e:	d129      	bne.n	80059d4 <HAL_ADC_Start+0x148>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	689a      	ldr	r2, [r3, #8]
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 800598e:	609a      	str	r2, [r3, #8]
 8005990:	e020      	b.n	80059d4 <HAL_ADC_Start+0x148>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	681b      	ldr	r3, [r3, #0]
 8005996:	4a16      	ldr	r2, [pc, #88]	@ (80059f0 <HAL_ADC_Start+0x164>)
 8005998:	4293      	cmp	r3, r2
 800599a:	d11b      	bne.n	80059d4 <HAL_ADC_Start+0x148>
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	689b      	ldr	r3, [r3, #8]
 80059a2:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80059a6:	2b00      	cmp	r3, #0
 80059a8:	d114      	bne.n	80059d4 <HAL_ADC_Start+0x148>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	689a      	ldr	r2, [r3, #8]
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	681b      	ldr	r3, [r3, #0]
 80059b4:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 80059b8:	609a      	str	r2, [r3, #8]
 80059ba:	e00b      	b.n	80059d4 <HAL_ADC_Start+0x148>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80059c0:	f043 0210 	orr.w	r2, r3, #16
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80059cc:	f043 0201 	orr.w	r2, r3, #1
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 80059d4:	2300      	movs	r3, #0
}
 80059d6:	4618      	mov	r0, r3
 80059d8:	3714      	adds	r7, #20
 80059da:	46bd      	mov	sp, r7
 80059dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059e0:	4770      	bx	lr
 80059e2:	bf00      	nop
 80059e4:	20000028 	.word	0x20000028
 80059e8:	431bde83 	.word	0x431bde83
 80059ec:	40012300 	.word	0x40012300
 80059f0:	40012000 	.word	0x40012000

080059f4 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 80059f4:	b580      	push	{r7, lr}
 80059f6:	b084      	sub	sp, #16
 80059f8:	af00      	add	r7, sp, #0
 80059fa:	6078      	str	r0, [r7, #4]
 80059fc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80059fe:	2300      	movs	r3, #0
 8005a00:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	689b      	ldr	r3, [r3, #8]
 8005a08:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005a0c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005a10:	d113      	bne.n	8005a3a <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	689b      	ldr	r3, [r3, #8]
 8005a18:	f403 7380 	and.w	r3, r3, #256	@ 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8005a1c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005a20:	d10b      	bne.n	8005a3a <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a26:	f043 0220 	orr.w	r2, r3, #32
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	2200      	movs	r2, #0
 8005a32:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8005a36:	2301      	movs	r3, #1
 8005a38:	e063      	b.n	8005b02 <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */
  tickstart = HAL_GetTick();
 8005a3a:	f7ff feb3 	bl	80057a4 <HAL_GetTick>
 8005a3e:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8005a40:	e021      	b.n	8005a86 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8005a42:	683b      	ldr	r3, [r7, #0]
 8005a44:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a48:	d01d      	beq.n	8005a86 <HAL_ADC_PollForConversion+0x92>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8005a4a:	683b      	ldr	r3, [r7, #0]
 8005a4c:	2b00      	cmp	r3, #0
 8005a4e:	d007      	beq.n	8005a60 <HAL_ADC_PollForConversion+0x6c>
 8005a50:	f7ff fea8 	bl	80057a4 <HAL_GetTick>
 8005a54:	4602      	mov	r2, r0
 8005a56:	68fb      	ldr	r3, [r7, #12]
 8005a58:	1ad3      	subs	r3, r2, r3
 8005a5a:	683a      	ldr	r2, [r7, #0]
 8005a5c:	429a      	cmp	r2, r3
 8005a5e:	d212      	bcs.n	8005a86 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	f003 0302 	and.w	r3, r3, #2
 8005a6a:	2b02      	cmp	r3, #2
 8005a6c:	d00b      	beq.n	8005a86 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a72:	f043 0204 	orr.w	r2, r3, #4
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	2200      	movs	r2, #0
 8005a7e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_TIMEOUT;
 8005a82:	2303      	movs	r3, #3
 8005a84:	e03d      	b.n	8005b02 <HAL_ADC_PollForConversion+0x10e>
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	f003 0302 	and.w	r3, r3, #2
 8005a90:	2b02      	cmp	r3, #2
 8005a92:	d1d6      	bne.n	8005a42 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }

  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	f06f 0212 	mvn.w	r2, #18
 8005a9c:	601a      	str	r2, [r3, #0]

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005aa2:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	641a      	str	r2, [r3, #64]	@ 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	689b      	ldr	r3, [r3, #8]
 8005ab0:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8005ab4:	2b00      	cmp	r3, #0
 8005ab6:	d123      	bne.n	8005b00 <HAL_ADC_PollForConversion+0x10c>
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	7e1b      	ldrb	r3, [r3, #24]
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8005abc:	2b00      	cmp	r3, #0
 8005abe:	d11f      	bne.n	8005b00 <HAL_ADC_PollForConversion+0x10c>
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ac6:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8005aca:	2b00      	cmp	r3, #0
 8005acc:	d006      	beq.n	8005adc <HAL_ADC_PollForConversion+0xe8>
       HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	689b      	ldr	r3, [r3, #8]
 8005ad4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8005ad8:	2b00      	cmp	r3, #0
 8005ada:	d111      	bne.n	8005b00 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ae0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	641a      	str	r2, [r3, #64]	@ 0x40

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005aec:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005af0:	2b00      	cmp	r3, #0
 8005af2:	d105      	bne.n	8005b00 <HAL_ADC_PollForConversion+0x10c>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005af8:	f043 0201 	orr.w	r2, r3, #1
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  /* Return ADC state */
  return HAL_OK;
 8005b00:	2300      	movs	r3, #0
}
 8005b02:	4618      	mov	r0, r3
 8005b04:	3710      	adds	r7, #16
 8005b06:	46bd      	mov	sp, r7
 8005b08:	bd80      	pop	{r7, pc}

08005b0a <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8005b0a:	b480      	push	{r7}
 8005b0c:	b083      	sub	sp, #12
 8005b0e:	af00      	add	r7, sp, #0
 8005b10:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8005b18:	4618      	mov	r0, r3
 8005b1a:	370c      	adds	r7, #12
 8005b1c:	46bd      	mov	sp, r7
 8005b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b22:	4770      	bx	lr

08005b24 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8005b24:	b480      	push	{r7}
 8005b26:	b085      	sub	sp, #20
 8005b28:	af00      	add	r7, sp, #0
 8005b2a:	6078      	str	r0, [r7, #4]
 8005b2c:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8005b2e:	2300      	movs	r3, #0
 8005b30:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005b38:	2b01      	cmp	r3, #1
 8005b3a:	d101      	bne.n	8005b40 <HAL_ADC_ConfigChannel+0x1c>
 8005b3c:	2302      	movs	r3, #2
 8005b3e:	e113      	b.n	8005d68 <HAL_ADC_ConfigChannel+0x244>
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	2201      	movs	r2, #1
 8005b44:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8005b48:	683b      	ldr	r3, [r7, #0]
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	2b09      	cmp	r3, #9
 8005b4e:	d925      	bls.n	8005b9c <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	68d9      	ldr	r1, [r3, #12]
 8005b56:	683b      	ldr	r3, [r7, #0]
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	b29b      	uxth	r3, r3
 8005b5c:	461a      	mov	r2, r3
 8005b5e:	4613      	mov	r3, r2
 8005b60:	005b      	lsls	r3, r3, #1
 8005b62:	4413      	add	r3, r2
 8005b64:	3b1e      	subs	r3, #30
 8005b66:	2207      	movs	r2, #7
 8005b68:	fa02 f303 	lsl.w	r3, r2, r3
 8005b6c:	43da      	mvns	r2, r3
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	400a      	ands	r2, r1
 8005b74:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	68d9      	ldr	r1, [r3, #12]
 8005b7c:	683b      	ldr	r3, [r7, #0]
 8005b7e:	689a      	ldr	r2, [r3, #8]
 8005b80:	683b      	ldr	r3, [r7, #0]
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	b29b      	uxth	r3, r3
 8005b86:	4618      	mov	r0, r3
 8005b88:	4603      	mov	r3, r0
 8005b8a:	005b      	lsls	r3, r3, #1
 8005b8c:	4403      	add	r3, r0
 8005b8e:	3b1e      	subs	r3, #30
 8005b90:	409a      	lsls	r2, r3
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	681b      	ldr	r3, [r3, #0]
 8005b96:	430a      	orrs	r2, r1
 8005b98:	60da      	str	r2, [r3, #12]
 8005b9a:	e022      	b.n	8005be2 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	6919      	ldr	r1, [r3, #16]
 8005ba2:	683b      	ldr	r3, [r7, #0]
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	b29b      	uxth	r3, r3
 8005ba8:	461a      	mov	r2, r3
 8005baa:	4613      	mov	r3, r2
 8005bac:	005b      	lsls	r3, r3, #1
 8005bae:	4413      	add	r3, r2
 8005bb0:	2207      	movs	r2, #7
 8005bb2:	fa02 f303 	lsl.w	r3, r2, r3
 8005bb6:	43da      	mvns	r2, r3
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	400a      	ands	r2, r1
 8005bbe:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	6919      	ldr	r1, [r3, #16]
 8005bc6:	683b      	ldr	r3, [r7, #0]
 8005bc8:	689a      	ldr	r2, [r3, #8]
 8005bca:	683b      	ldr	r3, [r7, #0]
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	b29b      	uxth	r3, r3
 8005bd0:	4618      	mov	r0, r3
 8005bd2:	4603      	mov	r3, r0
 8005bd4:	005b      	lsls	r3, r3, #1
 8005bd6:	4403      	add	r3, r0
 8005bd8:	409a      	lsls	r2, r3
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	430a      	orrs	r2, r1
 8005be0:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8005be2:	683b      	ldr	r3, [r7, #0]
 8005be4:	685b      	ldr	r3, [r3, #4]
 8005be6:	2b06      	cmp	r3, #6
 8005be8:	d824      	bhi.n	8005c34 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8005bf0:	683b      	ldr	r3, [r7, #0]
 8005bf2:	685a      	ldr	r2, [r3, #4]
 8005bf4:	4613      	mov	r3, r2
 8005bf6:	009b      	lsls	r3, r3, #2
 8005bf8:	4413      	add	r3, r2
 8005bfa:	3b05      	subs	r3, #5
 8005bfc:	221f      	movs	r2, #31
 8005bfe:	fa02 f303 	lsl.w	r3, r2, r3
 8005c02:	43da      	mvns	r2, r3
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	400a      	ands	r2, r1
 8005c0a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8005c12:	683b      	ldr	r3, [r7, #0]
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	b29b      	uxth	r3, r3
 8005c18:	4618      	mov	r0, r3
 8005c1a:	683b      	ldr	r3, [r7, #0]
 8005c1c:	685a      	ldr	r2, [r3, #4]
 8005c1e:	4613      	mov	r3, r2
 8005c20:	009b      	lsls	r3, r3, #2
 8005c22:	4413      	add	r3, r2
 8005c24:	3b05      	subs	r3, #5
 8005c26:	fa00 f203 	lsl.w	r2, r0, r3
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	430a      	orrs	r2, r1
 8005c30:	635a      	str	r2, [r3, #52]	@ 0x34
 8005c32:	e04c      	b.n	8005cce <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8005c34:	683b      	ldr	r3, [r7, #0]
 8005c36:	685b      	ldr	r3, [r3, #4]
 8005c38:	2b0c      	cmp	r3, #12
 8005c3a:	d824      	bhi.n	8005c86 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8005c42:	683b      	ldr	r3, [r7, #0]
 8005c44:	685a      	ldr	r2, [r3, #4]
 8005c46:	4613      	mov	r3, r2
 8005c48:	009b      	lsls	r3, r3, #2
 8005c4a:	4413      	add	r3, r2
 8005c4c:	3b23      	subs	r3, #35	@ 0x23
 8005c4e:	221f      	movs	r2, #31
 8005c50:	fa02 f303 	lsl.w	r3, r2, r3
 8005c54:	43da      	mvns	r2, r3
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	681b      	ldr	r3, [r3, #0]
 8005c5a:	400a      	ands	r2, r1
 8005c5c:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8005c64:	683b      	ldr	r3, [r7, #0]
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	b29b      	uxth	r3, r3
 8005c6a:	4618      	mov	r0, r3
 8005c6c:	683b      	ldr	r3, [r7, #0]
 8005c6e:	685a      	ldr	r2, [r3, #4]
 8005c70:	4613      	mov	r3, r2
 8005c72:	009b      	lsls	r3, r3, #2
 8005c74:	4413      	add	r3, r2
 8005c76:	3b23      	subs	r3, #35	@ 0x23
 8005c78:	fa00 f203 	lsl.w	r2, r0, r3
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	430a      	orrs	r2, r1
 8005c82:	631a      	str	r2, [r3, #48]	@ 0x30
 8005c84:	e023      	b.n	8005cce <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8005c8c:	683b      	ldr	r3, [r7, #0]
 8005c8e:	685a      	ldr	r2, [r3, #4]
 8005c90:	4613      	mov	r3, r2
 8005c92:	009b      	lsls	r3, r3, #2
 8005c94:	4413      	add	r3, r2
 8005c96:	3b41      	subs	r3, #65	@ 0x41
 8005c98:	221f      	movs	r2, #31
 8005c9a:	fa02 f303 	lsl.w	r3, r2, r3
 8005c9e:	43da      	mvns	r2, r3
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	400a      	ands	r2, r1
 8005ca6:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8005cae:	683b      	ldr	r3, [r7, #0]
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	b29b      	uxth	r3, r3
 8005cb4:	4618      	mov	r0, r3
 8005cb6:	683b      	ldr	r3, [r7, #0]
 8005cb8:	685a      	ldr	r2, [r3, #4]
 8005cba:	4613      	mov	r3, r2
 8005cbc:	009b      	lsls	r3, r3, #2
 8005cbe:	4413      	add	r3, r2
 8005cc0:	3b41      	subs	r3, #65	@ 0x41
 8005cc2:	fa00 f203 	lsl.w	r2, r0, r3
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	430a      	orrs	r2, r1
 8005ccc:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8005cce:	4b29      	ldr	r3, [pc, #164]	@ (8005d74 <HAL_ADC_ConfigChannel+0x250>)
 8005cd0:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	4a28      	ldr	r2, [pc, #160]	@ (8005d78 <HAL_ADC_ConfigChannel+0x254>)
 8005cd8:	4293      	cmp	r3, r2
 8005cda:	d10f      	bne.n	8005cfc <HAL_ADC_ConfigChannel+0x1d8>
 8005cdc:	683b      	ldr	r3, [r7, #0]
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	2b12      	cmp	r3, #18
 8005ce2:	d10b      	bne.n	8005cfc <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8005ce4:	68fb      	ldr	r3, [r7, #12]
 8005ce6:	685b      	ldr	r3, [r3, #4]
 8005ce8:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 8005cec:	68fb      	ldr	r3, [r7, #12]
 8005cee:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8005cf0:	68fb      	ldr	r3, [r7, #12]
 8005cf2:	685b      	ldr	r3, [r3, #4]
 8005cf4:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8005cf8:	68fb      	ldr	r3, [r7, #12]
 8005cfa:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	4a1d      	ldr	r2, [pc, #116]	@ (8005d78 <HAL_ADC_ConfigChannel+0x254>)
 8005d02:	4293      	cmp	r3, r2
 8005d04:	d12b      	bne.n	8005d5e <HAL_ADC_ConfigChannel+0x23a>
 8005d06:	683b      	ldr	r3, [r7, #0]
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	4a1c      	ldr	r2, [pc, #112]	@ (8005d7c <HAL_ADC_ConfigChannel+0x258>)
 8005d0c:	4293      	cmp	r3, r2
 8005d0e:	d003      	beq.n	8005d18 <HAL_ADC_ConfigChannel+0x1f4>
 8005d10:	683b      	ldr	r3, [r7, #0]
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	2b11      	cmp	r3, #17
 8005d16:	d122      	bne.n	8005d5e <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8005d18:	68fb      	ldr	r3, [r7, #12]
 8005d1a:	685b      	ldr	r3, [r3, #4]
 8005d1c:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8005d20:	68fb      	ldr	r3, [r7, #12]
 8005d22:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8005d24:	68fb      	ldr	r3, [r7, #12]
 8005d26:	685b      	ldr	r3, [r3, #4]
 8005d28:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8005d2c:	68fb      	ldr	r3, [r7, #12]
 8005d2e:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8005d30:	683b      	ldr	r3, [r7, #0]
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	4a11      	ldr	r2, [pc, #68]	@ (8005d7c <HAL_ADC_ConfigChannel+0x258>)
 8005d36:	4293      	cmp	r3, r2
 8005d38:	d111      	bne.n	8005d5e <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8005d3a:	4b11      	ldr	r3, [pc, #68]	@ (8005d80 <HAL_ADC_ConfigChannel+0x25c>)
 8005d3c:	681b      	ldr	r3, [r3, #0]
 8005d3e:	4a11      	ldr	r2, [pc, #68]	@ (8005d84 <HAL_ADC_ConfigChannel+0x260>)
 8005d40:	fba2 2303 	umull	r2, r3, r2, r3
 8005d44:	0c9a      	lsrs	r2, r3, #18
 8005d46:	4613      	mov	r3, r2
 8005d48:	009b      	lsls	r3, r3, #2
 8005d4a:	4413      	add	r3, r2
 8005d4c:	005b      	lsls	r3, r3, #1
 8005d4e:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8005d50:	e002      	b.n	8005d58 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8005d52:	68bb      	ldr	r3, [r7, #8]
 8005d54:	3b01      	subs	r3, #1
 8005d56:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8005d58:	68bb      	ldr	r3, [r7, #8]
 8005d5a:	2b00      	cmp	r3, #0
 8005d5c:	d1f9      	bne.n	8005d52 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	2200      	movs	r2, #0
 8005d62:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8005d66:	2300      	movs	r3, #0
}
 8005d68:	4618      	mov	r0, r3
 8005d6a:	3714      	adds	r7, #20
 8005d6c:	46bd      	mov	sp, r7
 8005d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d72:	4770      	bx	lr
 8005d74:	40012300 	.word	0x40012300
 8005d78:	40012000 	.word	0x40012000
 8005d7c:	10000012 	.word	0x10000012
 8005d80:	20000028 	.word	0x20000028
 8005d84:	431bde83 	.word	0x431bde83

08005d88 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8005d88:	b480      	push	{r7}
 8005d8a:	b085      	sub	sp, #20
 8005d8c:	af00      	add	r7, sp, #0
 8005d8e:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8005d90:	4b79      	ldr	r3, [pc, #484]	@ (8005f78 <ADC_Init+0x1f0>)
 8005d92:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8005d94:	68fb      	ldr	r3, [r7, #12]
 8005d96:	685b      	ldr	r3, [r3, #4]
 8005d98:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8005d9c:	68fb      	ldr	r3, [r7, #12]
 8005d9e:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8005da0:	68fb      	ldr	r3, [r7, #12]
 8005da2:	685a      	ldr	r2, [r3, #4]
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	685b      	ldr	r3, [r3, #4]
 8005da8:	431a      	orrs	r2, r3
 8005daa:	68fb      	ldr	r3, [r7, #12]
 8005dac:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	681b      	ldr	r3, [r3, #0]
 8005db2:	685a      	ldr	r2, [r3, #4]
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005dbc:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	681b      	ldr	r3, [r3, #0]
 8005dc2:	6859      	ldr	r1, [r3, #4]
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	691b      	ldr	r3, [r3, #16]
 8005dc8:	021a      	lsls	r2, r3, #8
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	430a      	orrs	r2, r1
 8005dd0:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	685a      	ldr	r2, [r3, #4]
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8005de0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	6859      	ldr	r1, [r3, #4]
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	689a      	ldr	r2, [r3, #8]
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	430a      	orrs	r2, r1
 8005df2:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	681b      	ldr	r3, [r3, #0]
 8005df8:	689a      	ldr	r2, [r3, #8]
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005e02:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	6899      	ldr	r1, [r3, #8]
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	68da      	ldr	r2, [r3, #12]
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	430a      	orrs	r2, r1
 8005e14:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e1a:	4a58      	ldr	r2, [pc, #352]	@ (8005f7c <ADC_Init+0x1f4>)
 8005e1c:	4293      	cmp	r3, r2
 8005e1e:	d022      	beq.n	8005e66 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	681b      	ldr	r3, [r3, #0]
 8005e24:	689a      	ldr	r2, [r3, #8]
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	681b      	ldr	r3, [r3, #0]
 8005e2a:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8005e2e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	681b      	ldr	r3, [r3, #0]
 8005e34:	6899      	ldr	r1, [r3, #8]
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	430a      	orrs	r2, r1
 8005e40:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	689a      	ldr	r2, [r3, #8]
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8005e50:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	681b      	ldr	r3, [r3, #0]
 8005e56:	6899      	ldr	r1, [r3, #8]
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	430a      	orrs	r2, r1
 8005e62:	609a      	str	r2, [r3, #8]
 8005e64:	e00f      	b.n	8005e86 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	681b      	ldr	r3, [r3, #0]
 8005e6a:	689a      	ldr	r2, [r3, #8]
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8005e74:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	681b      	ldr	r3, [r3, #0]
 8005e7a:	689a      	ldr	r2, [r3, #8]
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8005e84:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	689a      	ldr	r2, [r3, #8]
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	f022 0202 	bic.w	r2, r2, #2
 8005e94:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	681b      	ldr	r3, [r3, #0]
 8005e9a:	6899      	ldr	r1, [r3, #8]
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	7e1b      	ldrb	r3, [r3, #24]
 8005ea0:	005a      	lsls	r2, r3, #1
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	430a      	orrs	r2, r1
 8005ea8:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005eb0:	2b00      	cmp	r3, #0
 8005eb2:	d01b      	beq.n	8005eec <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	685a      	ldr	r2, [r3, #4]
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005ec2:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	681b      	ldr	r3, [r3, #0]
 8005ec8:	685a      	ldr	r2, [r3, #4]
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	681b      	ldr	r3, [r3, #0]
 8005ece:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8005ed2:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	6859      	ldr	r1, [r3, #4]
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ede:	3b01      	subs	r3, #1
 8005ee0:	035a      	lsls	r2, r3, #13
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	681b      	ldr	r3, [r3, #0]
 8005ee6:	430a      	orrs	r2, r1
 8005ee8:	605a      	str	r2, [r3, #4]
 8005eea:	e007      	b.n	8005efc <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	681b      	ldr	r3, [r3, #0]
 8005ef0:	685a      	ldr	r2, [r3, #4]
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	681b      	ldr	r3, [r3, #0]
 8005ef6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005efa:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	681b      	ldr	r3, [r3, #0]
 8005f06:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8005f0a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	69db      	ldr	r3, [r3, #28]
 8005f16:	3b01      	subs	r3, #1
 8005f18:	051a      	lsls	r2, r3, #20
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	430a      	orrs	r2, r1
 8005f20:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	689a      	ldr	r2, [r3, #8]
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	681b      	ldr	r3, [r3, #0]
 8005f2c:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8005f30:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	681b      	ldr	r3, [r3, #0]
 8005f36:	6899      	ldr	r1, [r3, #8]
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8005f3e:	025a      	lsls	r2, r3, #9
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	681b      	ldr	r3, [r3, #0]
 8005f44:	430a      	orrs	r2, r1
 8005f46:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	681b      	ldr	r3, [r3, #0]
 8005f4c:	689a      	ldr	r2, [r3, #8]
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005f56:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	6899      	ldr	r1, [r3, #8]
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	695b      	ldr	r3, [r3, #20]
 8005f62:	029a      	lsls	r2, r3, #10
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	430a      	orrs	r2, r1
 8005f6a:	609a      	str	r2, [r3, #8]
}
 8005f6c:	bf00      	nop
 8005f6e:	3714      	adds	r7, #20
 8005f70:	46bd      	mov	sp, r7
 8005f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f76:	4770      	bx	lr
 8005f78:	40012300 	.word	0x40012300
 8005f7c:	0f000001 	.word	0x0f000001

08005f80 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005f80:	b480      	push	{r7}
 8005f82:	b085      	sub	sp, #20
 8005f84:	af00      	add	r7, sp, #0
 8005f86:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	f003 0307 	and.w	r3, r3, #7
 8005f8e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005f90:	4b0c      	ldr	r3, [pc, #48]	@ (8005fc4 <__NVIC_SetPriorityGrouping+0x44>)
 8005f92:	68db      	ldr	r3, [r3, #12]
 8005f94:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005f96:	68ba      	ldr	r2, [r7, #8]
 8005f98:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8005f9c:	4013      	ands	r3, r2
 8005f9e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005fa0:	68fb      	ldr	r3, [r7, #12]
 8005fa2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005fa4:	68bb      	ldr	r3, [r7, #8]
 8005fa6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005fa8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8005fac:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005fb0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005fb2:	4a04      	ldr	r2, [pc, #16]	@ (8005fc4 <__NVIC_SetPriorityGrouping+0x44>)
 8005fb4:	68bb      	ldr	r3, [r7, #8]
 8005fb6:	60d3      	str	r3, [r2, #12]
}
 8005fb8:	bf00      	nop
 8005fba:	3714      	adds	r7, #20
 8005fbc:	46bd      	mov	sp, r7
 8005fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fc2:	4770      	bx	lr
 8005fc4:	e000ed00 	.word	0xe000ed00

08005fc8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005fc8:	b480      	push	{r7}
 8005fca:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005fcc:	4b04      	ldr	r3, [pc, #16]	@ (8005fe0 <__NVIC_GetPriorityGrouping+0x18>)
 8005fce:	68db      	ldr	r3, [r3, #12]
 8005fd0:	0a1b      	lsrs	r3, r3, #8
 8005fd2:	f003 0307 	and.w	r3, r3, #7
}
 8005fd6:	4618      	mov	r0, r3
 8005fd8:	46bd      	mov	sp, r7
 8005fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fde:	4770      	bx	lr
 8005fe0:	e000ed00 	.word	0xe000ed00

08005fe4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005fe4:	b480      	push	{r7}
 8005fe6:	b083      	sub	sp, #12
 8005fe8:	af00      	add	r7, sp, #0
 8005fea:	4603      	mov	r3, r0
 8005fec:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005fee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005ff2:	2b00      	cmp	r3, #0
 8005ff4:	db0b      	blt.n	800600e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005ff6:	79fb      	ldrb	r3, [r7, #7]
 8005ff8:	f003 021f 	and.w	r2, r3, #31
 8005ffc:	4907      	ldr	r1, [pc, #28]	@ (800601c <__NVIC_EnableIRQ+0x38>)
 8005ffe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006002:	095b      	lsrs	r3, r3, #5
 8006004:	2001      	movs	r0, #1
 8006006:	fa00 f202 	lsl.w	r2, r0, r2
 800600a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800600e:	bf00      	nop
 8006010:	370c      	adds	r7, #12
 8006012:	46bd      	mov	sp, r7
 8006014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006018:	4770      	bx	lr
 800601a:	bf00      	nop
 800601c:	e000e100 	.word	0xe000e100

08006020 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8006020:	b480      	push	{r7}
 8006022:	b083      	sub	sp, #12
 8006024:	af00      	add	r7, sp, #0
 8006026:	4603      	mov	r3, r0
 8006028:	6039      	str	r1, [r7, #0]
 800602a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800602c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006030:	2b00      	cmp	r3, #0
 8006032:	db0a      	blt.n	800604a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006034:	683b      	ldr	r3, [r7, #0]
 8006036:	b2da      	uxtb	r2, r3
 8006038:	490c      	ldr	r1, [pc, #48]	@ (800606c <__NVIC_SetPriority+0x4c>)
 800603a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800603e:	0112      	lsls	r2, r2, #4
 8006040:	b2d2      	uxtb	r2, r2
 8006042:	440b      	add	r3, r1
 8006044:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8006048:	e00a      	b.n	8006060 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800604a:	683b      	ldr	r3, [r7, #0]
 800604c:	b2da      	uxtb	r2, r3
 800604e:	4908      	ldr	r1, [pc, #32]	@ (8006070 <__NVIC_SetPriority+0x50>)
 8006050:	79fb      	ldrb	r3, [r7, #7]
 8006052:	f003 030f 	and.w	r3, r3, #15
 8006056:	3b04      	subs	r3, #4
 8006058:	0112      	lsls	r2, r2, #4
 800605a:	b2d2      	uxtb	r2, r2
 800605c:	440b      	add	r3, r1
 800605e:	761a      	strb	r2, [r3, #24]
}
 8006060:	bf00      	nop
 8006062:	370c      	adds	r7, #12
 8006064:	46bd      	mov	sp, r7
 8006066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800606a:	4770      	bx	lr
 800606c:	e000e100 	.word	0xe000e100
 8006070:	e000ed00 	.word	0xe000ed00

08006074 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8006074:	b480      	push	{r7}
 8006076:	b089      	sub	sp, #36	@ 0x24
 8006078:	af00      	add	r7, sp, #0
 800607a:	60f8      	str	r0, [r7, #12]
 800607c:	60b9      	str	r1, [r7, #8]
 800607e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8006080:	68fb      	ldr	r3, [r7, #12]
 8006082:	f003 0307 	and.w	r3, r3, #7
 8006086:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8006088:	69fb      	ldr	r3, [r7, #28]
 800608a:	f1c3 0307 	rsb	r3, r3, #7
 800608e:	2b04      	cmp	r3, #4
 8006090:	bf28      	it	cs
 8006092:	2304      	movcs	r3, #4
 8006094:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8006096:	69fb      	ldr	r3, [r7, #28]
 8006098:	3304      	adds	r3, #4
 800609a:	2b06      	cmp	r3, #6
 800609c:	d902      	bls.n	80060a4 <NVIC_EncodePriority+0x30>
 800609e:	69fb      	ldr	r3, [r7, #28]
 80060a0:	3b03      	subs	r3, #3
 80060a2:	e000      	b.n	80060a6 <NVIC_EncodePriority+0x32>
 80060a4:	2300      	movs	r3, #0
 80060a6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80060a8:	f04f 32ff 	mov.w	r2, #4294967295
 80060ac:	69bb      	ldr	r3, [r7, #24]
 80060ae:	fa02 f303 	lsl.w	r3, r2, r3
 80060b2:	43da      	mvns	r2, r3
 80060b4:	68bb      	ldr	r3, [r7, #8]
 80060b6:	401a      	ands	r2, r3
 80060b8:	697b      	ldr	r3, [r7, #20]
 80060ba:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80060bc:	f04f 31ff 	mov.w	r1, #4294967295
 80060c0:	697b      	ldr	r3, [r7, #20]
 80060c2:	fa01 f303 	lsl.w	r3, r1, r3
 80060c6:	43d9      	mvns	r1, r3
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80060cc:	4313      	orrs	r3, r2
         );
}
 80060ce:	4618      	mov	r0, r3
 80060d0:	3724      	adds	r7, #36	@ 0x24
 80060d2:	46bd      	mov	sp, r7
 80060d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060d8:	4770      	bx	lr
	...

080060dc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80060dc:	b580      	push	{r7, lr}
 80060de:	b082      	sub	sp, #8
 80060e0:	af00      	add	r7, sp, #0
 80060e2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	3b01      	subs	r3, #1
 80060e8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80060ec:	d301      	bcc.n	80060f2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80060ee:	2301      	movs	r3, #1
 80060f0:	e00f      	b.n	8006112 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80060f2:	4a0a      	ldr	r2, [pc, #40]	@ (800611c <SysTick_Config+0x40>)
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	3b01      	subs	r3, #1
 80060f8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80060fa:	210f      	movs	r1, #15
 80060fc:	f04f 30ff 	mov.w	r0, #4294967295
 8006100:	f7ff ff8e 	bl	8006020 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8006104:	4b05      	ldr	r3, [pc, #20]	@ (800611c <SysTick_Config+0x40>)
 8006106:	2200      	movs	r2, #0
 8006108:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800610a:	4b04      	ldr	r3, [pc, #16]	@ (800611c <SysTick_Config+0x40>)
 800610c:	2207      	movs	r2, #7
 800610e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8006110:	2300      	movs	r3, #0
}
 8006112:	4618      	mov	r0, r3
 8006114:	3708      	adds	r7, #8
 8006116:	46bd      	mov	sp, r7
 8006118:	bd80      	pop	{r7, pc}
 800611a:	bf00      	nop
 800611c:	e000e010 	.word	0xe000e010

08006120 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006120:	b580      	push	{r7, lr}
 8006122:	b082      	sub	sp, #8
 8006124:	af00      	add	r7, sp, #0
 8006126:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8006128:	6878      	ldr	r0, [r7, #4]
 800612a:	f7ff ff29 	bl	8005f80 <__NVIC_SetPriorityGrouping>
}
 800612e:	bf00      	nop
 8006130:	3708      	adds	r7, #8
 8006132:	46bd      	mov	sp, r7
 8006134:	bd80      	pop	{r7, pc}

08006136 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8006136:	b580      	push	{r7, lr}
 8006138:	b086      	sub	sp, #24
 800613a:	af00      	add	r7, sp, #0
 800613c:	4603      	mov	r3, r0
 800613e:	60b9      	str	r1, [r7, #8]
 8006140:	607a      	str	r2, [r7, #4]
 8006142:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8006144:	2300      	movs	r3, #0
 8006146:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8006148:	f7ff ff3e 	bl	8005fc8 <__NVIC_GetPriorityGrouping>
 800614c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800614e:	687a      	ldr	r2, [r7, #4]
 8006150:	68b9      	ldr	r1, [r7, #8]
 8006152:	6978      	ldr	r0, [r7, #20]
 8006154:	f7ff ff8e 	bl	8006074 <NVIC_EncodePriority>
 8006158:	4602      	mov	r2, r0
 800615a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800615e:	4611      	mov	r1, r2
 8006160:	4618      	mov	r0, r3
 8006162:	f7ff ff5d 	bl	8006020 <__NVIC_SetPriority>
}
 8006166:	bf00      	nop
 8006168:	3718      	adds	r7, #24
 800616a:	46bd      	mov	sp, r7
 800616c:	bd80      	pop	{r7, pc}

0800616e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800616e:	b580      	push	{r7, lr}
 8006170:	b082      	sub	sp, #8
 8006172:	af00      	add	r7, sp, #0
 8006174:	4603      	mov	r3, r0
 8006176:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8006178:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800617c:	4618      	mov	r0, r3
 800617e:	f7ff ff31 	bl	8005fe4 <__NVIC_EnableIRQ>
}
 8006182:	bf00      	nop
 8006184:	3708      	adds	r7, #8
 8006186:	46bd      	mov	sp, r7
 8006188:	bd80      	pop	{r7, pc}

0800618a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800618a:	b580      	push	{r7, lr}
 800618c:	b082      	sub	sp, #8
 800618e:	af00      	add	r7, sp, #0
 8006190:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8006192:	6878      	ldr	r0, [r7, #4]
 8006194:	f7ff ffa2 	bl	80060dc <SysTick_Config>
 8006198:	4603      	mov	r3, r0
}
 800619a:	4618      	mov	r0, r3
 800619c:	3708      	adds	r7, #8
 800619e:	46bd      	mov	sp, r7
 80061a0:	bd80      	pop	{r7, pc}
	...

080061a4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80061a4:	b580      	push	{r7, lr}
 80061a6:	b086      	sub	sp, #24
 80061a8:	af00      	add	r7, sp, #0
 80061aa:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80061ac:	2300      	movs	r3, #0
 80061ae:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80061b0:	f7ff faf8 	bl	80057a4 <HAL_GetTick>
 80061b4:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	2b00      	cmp	r3, #0
 80061ba:	d101      	bne.n	80061c0 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80061bc:	2301      	movs	r3, #1
 80061be:	e099      	b.n	80062f4 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	2202      	movs	r2, #2
 80061c4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	2200      	movs	r2, #0
 80061cc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	681a      	ldr	r2, [r3, #0]
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	681b      	ldr	r3, [r3, #0]
 80061da:	f022 0201 	bic.w	r2, r2, #1
 80061de:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80061e0:	e00f      	b.n	8006202 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80061e2:	f7ff fadf 	bl	80057a4 <HAL_GetTick>
 80061e6:	4602      	mov	r2, r0
 80061e8:	693b      	ldr	r3, [r7, #16]
 80061ea:	1ad3      	subs	r3, r2, r3
 80061ec:	2b05      	cmp	r3, #5
 80061ee:	d908      	bls.n	8006202 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	2220      	movs	r2, #32
 80061f4:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	2203      	movs	r2, #3
 80061fa:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 80061fe:	2303      	movs	r3, #3
 8006200:	e078      	b.n	80062f4 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	f003 0301 	and.w	r3, r3, #1
 800620c:	2b00      	cmp	r3, #0
 800620e:	d1e8      	bne.n	80061e2 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8006218:	697a      	ldr	r2, [r7, #20]
 800621a:	4b38      	ldr	r3, [pc, #224]	@ (80062fc <HAL_DMA_Init+0x158>)
 800621c:	4013      	ands	r3, r2
 800621e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	685a      	ldr	r2, [r3, #4]
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	689b      	ldr	r3, [r3, #8]
 8006228:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800622e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	691b      	ldr	r3, [r3, #16]
 8006234:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800623a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	699b      	ldr	r3, [r3, #24]
 8006240:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006246:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	6a1b      	ldr	r3, [r3, #32]
 800624c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800624e:	697a      	ldr	r2, [r7, #20]
 8006250:	4313      	orrs	r3, r2
 8006252:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006258:	2b04      	cmp	r3, #4
 800625a:	d107      	bne.n	800626c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006264:	4313      	orrs	r3, r2
 8006266:	697a      	ldr	r2, [r7, #20]
 8006268:	4313      	orrs	r3, r2
 800626a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	697a      	ldr	r2, [r7, #20]
 8006272:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	695b      	ldr	r3, [r3, #20]
 800627a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800627c:	697b      	ldr	r3, [r7, #20]
 800627e:	f023 0307 	bic.w	r3, r3, #7
 8006282:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006288:	697a      	ldr	r2, [r7, #20]
 800628a:	4313      	orrs	r3, r2
 800628c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006292:	2b04      	cmp	r3, #4
 8006294:	d117      	bne.n	80062c6 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800629a:	697a      	ldr	r2, [r7, #20]
 800629c:	4313      	orrs	r3, r2
 800629e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80062a4:	2b00      	cmp	r3, #0
 80062a6:	d00e      	beq.n	80062c6 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80062a8:	6878      	ldr	r0, [r7, #4]
 80062aa:	f000 fa0b 	bl	80066c4 <DMA_CheckFifoParam>
 80062ae:	4603      	mov	r3, r0
 80062b0:	2b00      	cmp	r3, #0
 80062b2:	d008      	beq.n	80062c6 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	2240      	movs	r2, #64	@ 0x40
 80062b8:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	2201      	movs	r2, #1
 80062be:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 80062c2:	2301      	movs	r3, #1
 80062c4:	e016      	b.n	80062f4 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	681b      	ldr	r3, [r3, #0]
 80062ca:	697a      	ldr	r2, [r7, #20]
 80062cc:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80062ce:	6878      	ldr	r0, [r7, #4]
 80062d0:	f000 f9c2 	bl	8006658 <DMA_CalcBaseAndBitshift>
 80062d4:	4603      	mov	r3, r0
 80062d6:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80062dc:	223f      	movs	r2, #63	@ 0x3f
 80062de:	409a      	lsls	r2, r3
 80062e0:	68fb      	ldr	r3, [r7, #12]
 80062e2:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	2200      	movs	r2, #0
 80062e8:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	2201      	movs	r2, #1
 80062ee:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 80062f2:	2300      	movs	r3, #0
}
 80062f4:	4618      	mov	r0, r3
 80062f6:	3718      	adds	r7, #24
 80062f8:	46bd      	mov	sp, r7
 80062fa:	bd80      	pop	{r7, pc}
 80062fc:	f010803f 	.word	0xf010803f

08006300 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8006300:	b480      	push	{r7}
 8006302:	b083      	sub	sp, #12
 8006304:	af00      	add	r7, sp, #0
 8006306:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800630e:	b2db      	uxtb	r3, r3
 8006310:	2b02      	cmp	r3, #2
 8006312:	d004      	beq.n	800631e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	2280      	movs	r2, #128	@ 0x80
 8006318:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 800631a:	2301      	movs	r3, #1
 800631c:	e00c      	b.n	8006338 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	2205      	movs	r2, #5
 8006322:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	681b      	ldr	r3, [r3, #0]
 800632a:	681a      	ldr	r2, [r3, #0]
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	681b      	ldr	r3, [r3, #0]
 8006330:	f022 0201 	bic.w	r2, r2, #1
 8006334:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8006336:	2300      	movs	r3, #0
}
 8006338:	4618      	mov	r0, r3
 800633a:	370c      	adds	r7, #12
 800633c:	46bd      	mov	sp, r7
 800633e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006342:	4770      	bx	lr

08006344 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8006344:	b580      	push	{r7, lr}
 8006346:	b086      	sub	sp, #24
 8006348:	af00      	add	r7, sp, #0
 800634a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 800634c:	2300      	movs	r3, #0
 800634e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8006350:	4b8e      	ldr	r3, [pc, #568]	@ (800658c <HAL_DMA_IRQHandler+0x248>)
 8006352:	681b      	ldr	r3, [r3, #0]
 8006354:	4a8e      	ldr	r2, [pc, #568]	@ (8006590 <HAL_DMA_IRQHandler+0x24c>)
 8006356:	fba2 2303 	umull	r2, r3, r2, r3
 800635a:	0a9b      	lsrs	r3, r3, #10
 800635c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006362:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8006364:	693b      	ldr	r3, [r7, #16]
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800636e:	2208      	movs	r2, #8
 8006370:	409a      	lsls	r2, r3
 8006372:	68fb      	ldr	r3, [r7, #12]
 8006374:	4013      	ands	r3, r2
 8006376:	2b00      	cmp	r3, #0
 8006378:	d01a      	beq.n	80063b0 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	681b      	ldr	r3, [r3, #0]
 800637e:	681b      	ldr	r3, [r3, #0]
 8006380:	f003 0304 	and.w	r3, r3, #4
 8006384:	2b00      	cmp	r3, #0
 8006386:	d013      	beq.n	80063b0 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	681b      	ldr	r3, [r3, #0]
 800638c:	681a      	ldr	r2, [r3, #0]
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	681b      	ldr	r3, [r3, #0]
 8006392:	f022 0204 	bic.w	r2, r2, #4
 8006396:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800639c:	2208      	movs	r2, #8
 800639e:	409a      	lsls	r2, r3
 80063a0:	693b      	ldr	r3, [r7, #16]
 80063a2:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80063a8:	f043 0201 	orr.w	r2, r3, #1
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80063b4:	2201      	movs	r2, #1
 80063b6:	409a      	lsls	r2, r3
 80063b8:	68fb      	ldr	r3, [r7, #12]
 80063ba:	4013      	ands	r3, r2
 80063bc:	2b00      	cmp	r3, #0
 80063be:	d012      	beq.n	80063e6 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	681b      	ldr	r3, [r3, #0]
 80063c4:	695b      	ldr	r3, [r3, #20]
 80063c6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80063ca:	2b00      	cmp	r3, #0
 80063cc:	d00b      	beq.n	80063e6 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80063d2:	2201      	movs	r2, #1
 80063d4:	409a      	lsls	r2, r3
 80063d6:	693b      	ldr	r3, [r7, #16]
 80063d8:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80063de:	f043 0202 	orr.w	r2, r3, #2
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80063ea:	2204      	movs	r2, #4
 80063ec:	409a      	lsls	r2, r3
 80063ee:	68fb      	ldr	r3, [r7, #12]
 80063f0:	4013      	ands	r3, r2
 80063f2:	2b00      	cmp	r3, #0
 80063f4:	d012      	beq.n	800641c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	681b      	ldr	r3, [r3, #0]
 80063fa:	681b      	ldr	r3, [r3, #0]
 80063fc:	f003 0302 	and.w	r3, r3, #2
 8006400:	2b00      	cmp	r3, #0
 8006402:	d00b      	beq.n	800641c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006408:	2204      	movs	r2, #4
 800640a:	409a      	lsls	r2, r3
 800640c:	693b      	ldr	r3, [r7, #16]
 800640e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006414:	f043 0204 	orr.w	r2, r3, #4
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006420:	2210      	movs	r2, #16
 8006422:	409a      	lsls	r2, r3
 8006424:	68fb      	ldr	r3, [r7, #12]
 8006426:	4013      	ands	r3, r2
 8006428:	2b00      	cmp	r3, #0
 800642a:	d043      	beq.n	80064b4 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	681b      	ldr	r3, [r3, #0]
 8006430:	681b      	ldr	r3, [r3, #0]
 8006432:	f003 0308 	and.w	r3, r3, #8
 8006436:	2b00      	cmp	r3, #0
 8006438:	d03c      	beq.n	80064b4 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800643e:	2210      	movs	r2, #16
 8006440:	409a      	lsls	r2, r3
 8006442:	693b      	ldr	r3, [r7, #16]
 8006444:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	681b      	ldr	r3, [r3, #0]
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006450:	2b00      	cmp	r3, #0
 8006452:	d018      	beq.n	8006486 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	681b      	ldr	r3, [r3, #0]
 8006458:	681b      	ldr	r3, [r3, #0]
 800645a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800645e:	2b00      	cmp	r3, #0
 8006460:	d108      	bne.n	8006474 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006466:	2b00      	cmp	r3, #0
 8006468:	d024      	beq.n	80064b4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800646e:	6878      	ldr	r0, [r7, #4]
 8006470:	4798      	blx	r3
 8006472:	e01f      	b.n	80064b4 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006478:	2b00      	cmp	r3, #0
 800647a:	d01b      	beq.n	80064b4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006480:	6878      	ldr	r0, [r7, #4]
 8006482:	4798      	blx	r3
 8006484:	e016      	b.n	80064b4 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	681b      	ldr	r3, [r3, #0]
 800648a:	681b      	ldr	r3, [r3, #0]
 800648c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006490:	2b00      	cmp	r3, #0
 8006492:	d107      	bne.n	80064a4 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	681b      	ldr	r3, [r3, #0]
 8006498:	681a      	ldr	r2, [r3, #0]
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	681b      	ldr	r3, [r3, #0]
 800649e:	f022 0208 	bic.w	r2, r2, #8
 80064a2:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80064a8:	2b00      	cmp	r3, #0
 80064aa:	d003      	beq.n	80064b4 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80064b0:	6878      	ldr	r0, [r7, #4]
 80064b2:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80064b8:	2220      	movs	r2, #32
 80064ba:	409a      	lsls	r2, r3
 80064bc:	68fb      	ldr	r3, [r7, #12]
 80064be:	4013      	ands	r3, r2
 80064c0:	2b00      	cmp	r3, #0
 80064c2:	f000 808f 	beq.w	80065e4 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	681b      	ldr	r3, [r3, #0]
 80064ca:	681b      	ldr	r3, [r3, #0]
 80064cc:	f003 0310 	and.w	r3, r3, #16
 80064d0:	2b00      	cmp	r3, #0
 80064d2:	f000 8087 	beq.w	80065e4 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80064da:	2220      	movs	r2, #32
 80064dc:	409a      	lsls	r2, r3
 80064de:	693b      	ldr	r3, [r7, #16]
 80064e0:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80064e8:	b2db      	uxtb	r3, r3
 80064ea:	2b05      	cmp	r3, #5
 80064ec:	d136      	bne.n	800655c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	681b      	ldr	r3, [r3, #0]
 80064f2:	681a      	ldr	r2, [r3, #0]
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	f022 0216 	bic.w	r2, r2, #22
 80064fc:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	695a      	ldr	r2, [r3, #20]
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	681b      	ldr	r3, [r3, #0]
 8006508:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800650c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006512:	2b00      	cmp	r3, #0
 8006514:	d103      	bne.n	800651e <HAL_DMA_IRQHandler+0x1da>
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800651a:	2b00      	cmp	r3, #0
 800651c:	d007      	beq.n	800652e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	681b      	ldr	r3, [r3, #0]
 8006522:	681a      	ldr	r2, [r3, #0]
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	681b      	ldr	r3, [r3, #0]
 8006528:	f022 0208 	bic.w	r2, r2, #8
 800652c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006532:	223f      	movs	r2, #63	@ 0x3f
 8006534:	409a      	lsls	r2, r3
 8006536:	693b      	ldr	r3, [r7, #16]
 8006538:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	2201      	movs	r2, #1
 800653e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	2200      	movs	r2, #0
 8006546:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800654e:	2b00      	cmp	r3, #0
 8006550:	d07e      	beq.n	8006650 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006556:	6878      	ldr	r0, [r7, #4]
 8006558:	4798      	blx	r3
        }
        return;
 800655a:	e079      	b.n	8006650 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	681b      	ldr	r3, [r3, #0]
 8006560:	681b      	ldr	r3, [r3, #0]
 8006562:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006566:	2b00      	cmp	r3, #0
 8006568:	d01d      	beq.n	80065a6 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	681b      	ldr	r3, [r3, #0]
 800656e:	681b      	ldr	r3, [r3, #0]
 8006570:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8006574:	2b00      	cmp	r3, #0
 8006576:	d10d      	bne.n	8006594 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800657c:	2b00      	cmp	r3, #0
 800657e:	d031      	beq.n	80065e4 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006584:	6878      	ldr	r0, [r7, #4]
 8006586:	4798      	blx	r3
 8006588:	e02c      	b.n	80065e4 <HAL_DMA_IRQHandler+0x2a0>
 800658a:	bf00      	nop
 800658c:	20000028 	.word	0x20000028
 8006590:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006598:	2b00      	cmp	r3, #0
 800659a:	d023      	beq.n	80065e4 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80065a0:	6878      	ldr	r0, [r7, #4]
 80065a2:	4798      	blx	r3
 80065a4:	e01e      	b.n	80065e4 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	681b      	ldr	r3, [r3, #0]
 80065aa:	681b      	ldr	r3, [r3, #0]
 80065ac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80065b0:	2b00      	cmp	r3, #0
 80065b2:	d10f      	bne.n	80065d4 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	681a      	ldr	r2, [r3, #0]
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	681b      	ldr	r3, [r3, #0]
 80065be:	f022 0210 	bic.w	r2, r2, #16
 80065c2:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	2201      	movs	r2, #1
 80065c8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	2200      	movs	r2, #0
 80065d0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80065d8:	2b00      	cmp	r3, #0
 80065da:	d003      	beq.n	80065e4 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80065e0:	6878      	ldr	r0, [r7, #4]
 80065e2:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80065e8:	2b00      	cmp	r3, #0
 80065ea:	d032      	beq.n	8006652 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80065f0:	f003 0301 	and.w	r3, r3, #1
 80065f4:	2b00      	cmp	r3, #0
 80065f6:	d022      	beq.n	800663e <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	2205      	movs	r2, #5
 80065fc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	681b      	ldr	r3, [r3, #0]
 8006604:	681a      	ldr	r2, [r3, #0]
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	f022 0201 	bic.w	r2, r2, #1
 800660e:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8006610:	68bb      	ldr	r3, [r7, #8]
 8006612:	3301      	adds	r3, #1
 8006614:	60bb      	str	r3, [r7, #8]
 8006616:	697a      	ldr	r2, [r7, #20]
 8006618:	429a      	cmp	r2, r3
 800661a:	d307      	bcc.n	800662c <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	681b      	ldr	r3, [r3, #0]
 8006620:	681b      	ldr	r3, [r3, #0]
 8006622:	f003 0301 	and.w	r3, r3, #1
 8006626:	2b00      	cmp	r3, #0
 8006628:	d1f2      	bne.n	8006610 <HAL_DMA_IRQHandler+0x2cc>
 800662a:	e000      	b.n	800662e <HAL_DMA_IRQHandler+0x2ea>
          break;
 800662c:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	2201      	movs	r2, #1
 8006632:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	2200      	movs	r2, #0
 800663a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006642:	2b00      	cmp	r3, #0
 8006644:	d005      	beq.n	8006652 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800664a:	6878      	ldr	r0, [r7, #4]
 800664c:	4798      	blx	r3
 800664e:	e000      	b.n	8006652 <HAL_DMA_IRQHandler+0x30e>
        return;
 8006650:	bf00      	nop
    }
  }
}
 8006652:	3718      	adds	r7, #24
 8006654:	46bd      	mov	sp, r7
 8006656:	bd80      	pop	{r7, pc}

08006658 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8006658:	b480      	push	{r7}
 800665a:	b085      	sub	sp, #20
 800665c:	af00      	add	r7, sp, #0
 800665e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	b2db      	uxtb	r3, r3
 8006666:	3b10      	subs	r3, #16
 8006668:	4a14      	ldr	r2, [pc, #80]	@ (80066bc <DMA_CalcBaseAndBitshift+0x64>)
 800666a:	fba2 2303 	umull	r2, r3, r2, r3
 800666e:	091b      	lsrs	r3, r3, #4
 8006670:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8006672:	4a13      	ldr	r2, [pc, #76]	@ (80066c0 <DMA_CalcBaseAndBitshift+0x68>)
 8006674:	68fb      	ldr	r3, [r7, #12]
 8006676:	4413      	add	r3, r2
 8006678:	781b      	ldrb	r3, [r3, #0]
 800667a:	461a      	mov	r2, r3
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8006680:	68fb      	ldr	r3, [r7, #12]
 8006682:	2b03      	cmp	r3, #3
 8006684:	d909      	bls.n	800669a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800668e:	f023 0303 	bic.w	r3, r3, #3
 8006692:	1d1a      	adds	r2, r3, #4
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	659a      	str	r2, [r3, #88]	@ 0x58
 8006698:	e007      	b.n	80066aa <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	681b      	ldr	r3, [r3, #0]
 800669e:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80066a2:	f023 0303 	bic.w	r3, r3, #3
 80066a6:	687a      	ldr	r2, [r7, #4]
 80066a8:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 80066ae:	4618      	mov	r0, r3
 80066b0:	3714      	adds	r7, #20
 80066b2:	46bd      	mov	sp, r7
 80066b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066b8:	4770      	bx	lr
 80066ba:	bf00      	nop
 80066bc:	aaaaaaab 	.word	0xaaaaaaab
 80066c0:	08019c48 	.word	0x08019c48

080066c4 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80066c4:	b480      	push	{r7}
 80066c6:	b085      	sub	sp, #20
 80066c8:	af00      	add	r7, sp, #0
 80066ca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80066cc:	2300      	movs	r3, #0
 80066ce:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80066d4:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	699b      	ldr	r3, [r3, #24]
 80066da:	2b00      	cmp	r3, #0
 80066dc:	d11f      	bne.n	800671e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80066de:	68bb      	ldr	r3, [r7, #8]
 80066e0:	2b03      	cmp	r3, #3
 80066e2:	d856      	bhi.n	8006792 <DMA_CheckFifoParam+0xce>
 80066e4:	a201      	add	r2, pc, #4	@ (adr r2, 80066ec <DMA_CheckFifoParam+0x28>)
 80066e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80066ea:	bf00      	nop
 80066ec:	080066fd 	.word	0x080066fd
 80066f0:	0800670f 	.word	0x0800670f
 80066f4:	080066fd 	.word	0x080066fd
 80066f8:	08006793 	.word	0x08006793
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006700:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006704:	2b00      	cmp	r3, #0
 8006706:	d046      	beq.n	8006796 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8006708:	2301      	movs	r3, #1
 800670a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800670c:	e043      	b.n	8006796 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006712:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8006716:	d140      	bne.n	800679a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8006718:	2301      	movs	r3, #1
 800671a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800671c:	e03d      	b.n	800679a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	699b      	ldr	r3, [r3, #24]
 8006722:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006726:	d121      	bne.n	800676c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8006728:	68bb      	ldr	r3, [r7, #8]
 800672a:	2b03      	cmp	r3, #3
 800672c:	d837      	bhi.n	800679e <DMA_CheckFifoParam+0xda>
 800672e:	a201      	add	r2, pc, #4	@ (adr r2, 8006734 <DMA_CheckFifoParam+0x70>)
 8006730:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006734:	08006745 	.word	0x08006745
 8006738:	0800674b 	.word	0x0800674b
 800673c:	08006745 	.word	0x08006745
 8006740:	0800675d 	.word	0x0800675d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8006744:	2301      	movs	r3, #1
 8006746:	73fb      	strb	r3, [r7, #15]
      break;
 8006748:	e030      	b.n	80067ac <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800674e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006752:	2b00      	cmp	r3, #0
 8006754:	d025      	beq.n	80067a2 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8006756:	2301      	movs	r3, #1
 8006758:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800675a:	e022      	b.n	80067a2 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006760:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8006764:	d11f      	bne.n	80067a6 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8006766:	2301      	movs	r3, #1
 8006768:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800676a:	e01c      	b.n	80067a6 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800676c:	68bb      	ldr	r3, [r7, #8]
 800676e:	2b02      	cmp	r3, #2
 8006770:	d903      	bls.n	800677a <DMA_CheckFifoParam+0xb6>
 8006772:	68bb      	ldr	r3, [r7, #8]
 8006774:	2b03      	cmp	r3, #3
 8006776:	d003      	beq.n	8006780 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8006778:	e018      	b.n	80067ac <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800677a:	2301      	movs	r3, #1
 800677c:	73fb      	strb	r3, [r7, #15]
      break;
 800677e:	e015      	b.n	80067ac <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006784:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006788:	2b00      	cmp	r3, #0
 800678a:	d00e      	beq.n	80067aa <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 800678c:	2301      	movs	r3, #1
 800678e:	73fb      	strb	r3, [r7, #15]
      break;
 8006790:	e00b      	b.n	80067aa <DMA_CheckFifoParam+0xe6>
      break;
 8006792:	bf00      	nop
 8006794:	e00a      	b.n	80067ac <DMA_CheckFifoParam+0xe8>
      break;
 8006796:	bf00      	nop
 8006798:	e008      	b.n	80067ac <DMA_CheckFifoParam+0xe8>
      break;
 800679a:	bf00      	nop
 800679c:	e006      	b.n	80067ac <DMA_CheckFifoParam+0xe8>
      break;
 800679e:	bf00      	nop
 80067a0:	e004      	b.n	80067ac <DMA_CheckFifoParam+0xe8>
      break;
 80067a2:	bf00      	nop
 80067a4:	e002      	b.n	80067ac <DMA_CheckFifoParam+0xe8>
      break;   
 80067a6:	bf00      	nop
 80067a8:	e000      	b.n	80067ac <DMA_CheckFifoParam+0xe8>
      break;
 80067aa:	bf00      	nop
    }
  } 
  
  return status; 
 80067ac:	7bfb      	ldrb	r3, [r7, #15]
}
 80067ae:	4618      	mov	r0, r3
 80067b0:	3714      	adds	r7, #20
 80067b2:	46bd      	mov	sp, r7
 80067b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067b8:	4770      	bx	lr
 80067ba:	bf00      	nop

080067bc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80067bc:	b480      	push	{r7}
 80067be:	b089      	sub	sp, #36	@ 0x24
 80067c0:	af00      	add	r7, sp, #0
 80067c2:	6078      	str	r0, [r7, #4]
 80067c4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80067c6:	2300      	movs	r3, #0
 80067c8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80067ca:	2300      	movs	r3, #0
 80067cc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80067ce:	2300      	movs	r3, #0
 80067d0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80067d2:	2300      	movs	r3, #0
 80067d4:	61fb      	str	r3, [r7, #28]
 80067d6:	e159      	b.n	8006a8c <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80067d8:	2201      	movs	r2, #1
 80067da:	69fb      	ldr	r3, [r7, #28]
 80067dc:	fa02 f303 	lsl.w	r3, r2, r3
 80067e0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80067e2:	683b      	ldr	r3, [r7, #0]
 80067e4:	681b      	ldr	r3, [r3, #0]
 80067e6:	697a      	ldr	r2, [r7, #20]
 80067e8:	4013      	ands	r3, r2
 80067ea:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80067ec:	693a      	ldr	r2, [r7, #16]
 80067ee:	697b      	ldr	r3, [r7, #20]
 80067f0:	429a      	cmp	r2, r3
 80067f2:	f040 8148 	bne.w	8006a86 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80067f6:	683b      	ldr	r3, [r7, #0]
 80067f8:	685b      	ldr	r3, [r3, #4]
 80067fa:	f003 0303 	and.w	r3, r3, #3
 80067fe:	2b01      	cmp	r3, #1
 8006800:	d005      	beq.n	800680e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8006802:	683b      	ldr	r3, [r7, #0]
 8006804:	685b      	ldr	r3, [r3, #4]
 8006806:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800680a:	2b02      	cmp	r3, #2
 800680c:	d130      	bne.n	8006870 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	689b      	ldr	r3, [r3, #8]
 8006812:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8006814:	69fb      	ldr	r3, [r7, #28]
 8006816:	005b      	lsls	r3, r3, #1
 8006818:	2203      	movs	r2, #3
 800681a:	fa02 f303 	lsl.w	r3, r2, r3
 800681e:	43db      	mvns	r3, r3
 8006820:	69ba      	ldr	r2, [r7, #24]
 8006822:	4013      	ands	r3, r2
 8006824:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8006826:	683b      	ldr	r3, [r7, #0]
 8006828:	68da      	ldr	r2, [r3, #12]
 800682a:	69fb      	ldr	r3, [r7, #28]
 800682c:	005b      	lsls	r3, r3, #1
 800682e:	fa02 f303 	lsl.w	r3, r2, r3
 8006832:	69ba      	ldr	r2, [r7, #24]
 8006834:	4313      	orrs	r3, r2
 8006836:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	69ba      	ldr	r2, [r7, #24]
 800683c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	685b      	ldr	r3, [r3, #4]
 8006842:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8006844:	2201      	movs	r2, #1
 8006846:	69fb      	ldr	r3, [r7, #28]
 8006848:	fa02 f303 	lsl.w	r3, r2, r3
 800684c:	43db      	mvns	r3, r3
 800684e:	69ba      	ldr	r2, [r7, #24]
 8006850:	4013      	ands	r3, r2
 8006852:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8006854:	683b      	ldr	r3, [r7, #0]
 8006856:	685b      	ldr	r3, [r3, #4]
 8006858:	091b      	lsrs	r3, r3, #4
 800685a:	f003 0201 	and.w	r2, r3, #1
 800685e:	69fb      	ldr	r3, [r7, #28]
 8006860:	fa02 f303 	lsl.w	r3, r2, r3
 8006864:	69ba      	ldr	r2, [r7, #24]
 8006866:	4313      	orrs	r3, r2
 8006868:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	69ba      	ldr	r2, [r7, #24]
 800686e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8006870:	683b      	ldr	r3, [r7, #0]
 8006872:	685b      	ldr	r3, [r3, #4]
 8006874:	f003 0303 	and.w	r3, r3, #3
 8006878:	2b03      	cmp	r3, #3
 800687a:	d017      	beq.n	80068ac <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	68db      	ldr	r3, [r3, #12]
 8006880:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8006882:	69fb      	ldr	r3, [r7, #28]
 8006884:	005b      	lsls	r3, r3, #1
 8006886:	2203      	movs	r2, #3
 8006888:	fa02 f303 	lsl.w	r3, r2, r3
 800688c:	43db      	mvns	r3, r3
 800688e:	69ba      	ldr	r2, [r7, #24]
 8006890:	4013      	ands	r3, r2
 8006892:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8006894:	683b      	ldr	r3, [r7, #0]
 8006896:	689a      	ldr	r2, [r3, #8]
 8006898:	69fb      	ldr	r3, [r7, #28]
 800689a:	005b      	lsls	r3, r3, #1
 800689c:	fa02 f303 	lsl.w	r3, r2, r3
 80068a0:	69ba      	ldr	r2, [r7, #24]
 80068a2:	4313      	orrs	r3, r2
 80068a4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	69ba      	ldr	r2, [r7, #24]
 80068aa:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80068ac:	683b      	ldr	r3, [r7, #0]
 80068ae:	685b      	ldr	r3, [r3, #4]
 80068b0:	f003 0303 	and.w	r3, r3, #3
 80068b4:	2b02      	cmp	r3, #2
 80068b6:	d123      	bne.n	8006900 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80068b8:	69fb      	ldr	r3, [r7, #28]
 80068ba:	08da      	lsrs	r2, r3, #3
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	3208      	adds	r2, #8
 80068c0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80068c4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80068c6:	69fb      	ldr	r3, [r7, #28]
 80068c8:	f003 0307 	and.w	r3, r3, #7
 80068cc:	009b      	lsls	r3, r3, #2
 80068ce:	220f      	movs	r2, #15
 80068d0:	fa02 f303 	lsl.w	r3, r2, r3
 80068d4:	43db      	mvns	r3, r3
 80068d6:	69ba      	ldr	r2, [r7, #24]
 80068d8:	4013      	ands	r3, r2
 80068da:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80068dc:	683b      	ldr	r3, [r7, #0]
 80068de:	691a      	ldr	r2, [r3, #16]
 80068e0:	69fb      	ldr	r3, [r7, #28]
 80068e2:	f003 0307 	and.w	r3, r3, #7
 80068e6:	009b      	lsls	r3, r3, #2
 80068e8:	fa02 f303 	lsl.w	r3, r2, r3
 80068ec:	69ba      	ldr	r2, [r7, #24]
 80068ee:	4313      	orrs	r3, r2
 80068f0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80068f2:	69fb      	ldr	r3, [r7, #28]
 80068f4:	08da      	lsrs	r2, r3, #3
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	3208      	adds	r2, #8
 80068fa:	69b9      	ldr	r1, [r7, #24]
 80068fc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	681b      	ldr	r3, [r3, #0]
 8006904:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8006906:	69fb      	ldr	r3, [r7, #28]
 8006908:	005b      	lsls	r3, r3, #1
 800690a:	2203      	movs	r2, #3
 800690c:	fa02 f303 	lsl.w	r3, r2, r3
 8006910:	43db      	mvns	r3, r3
 8006912:	69ba      	ldr	r2, [r7, #24]
 8006914:	4013      	ands	r3, r2
 8006916:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8006918:	683b      	ldr	r3, [r7, #0]
 800691a:	685b      	ldr	r3, [r3, #4]
 800691c:	f003 0203 	and.w	r2, r3, #3
 8006920:	69fb      	ldr	r3, [r7, #28]
 8006922:	005b      	lsls	r3, r3, #1
 8006924:	fa02 f303 	lsl.w	r3, r2, r3
 8006928:	69ba      	ldr	r2, [r7, #24]
 800692a:	4313      	orrs	r3, r2
 800692c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	69ba      	ldr	r2, [r7, #24]
 8006932:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8006934:	683b      	ldr	r3, [r7, #0]
 8006936:	685b      	ldr	r3, [r3, #4]
 8006938:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800693c:	2b00      	cmp	r3, #0
 800693e:	f000 80a2 	beq.w	8006a86 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006942:	2300      	movs	r3, #0
 8006944:	60fb      	str	r3, [r7, #12]
 8006946:	4b57      	ldr	r3, [pc, #348]	@ (8006aa4 <HAL_GPIO_Init+0x2e8>)
 8006948:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800694a:	4a56      	ldr	r2, [pc, #344]	@ (8006aa4 <HAL_GPIO_Init+0x2e8>)
 800694c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8006950:	6453      	str	r3, [r2, #68]	@ 0x44
 8006952:	4b54      	ldr	r3, [pc, #336]	@ (8006aa4 <HAL_GPIO_Init+0x2e8>)
 8006954:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006956:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800695a:	60fb      	str	r3, [r7, #12]
 800695c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800695e:	4a52      	ldr	r2, [pc, #328]	@ (8006aa8 <HAL_GPIO_Init+0x2ec>)
 8006960:	69fb      	ldr	r3, [r7, #28]
 8006962:	089b      	lsrs	r3, r3, #2
 8006964:	3302      	adds	r3, #2
 8006966:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800696a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800696c:	69fb      	ldr	r3, [r7, #28]
 800696e:	f003 0303 	and.w	r3, r3, #3
 8006972:	009b      	lsls	r3, r3, #2
 8006974:	220f      	movs	r2, #15
 8006976:	fa02 f303 	lsl.w	r3, r2, r3
 800697a:	43db      	mvns	r3, r3
 800697c:	69ba      	ldr	r2, [r7, #24]
 800697e:	4013      	ands	r3, r2
 8006980:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	4a49      	ldr	r2, [pc, #292]	@ (8006aac <HAL_GPIO_Init+0x2f0>)
 8006986:	4293      	cmp	r3, r2
 8006988:	d019      	beq.n	80069be <HAL_GPIO_Init+0x202>
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	4a48      	ldr	r2, [pc, #288]	@ (8006ab0 <HAL_GPIO_Init+0x2f4>)
 800698e:	4293      	cmp	r3, r2
 8006990:	d013      	beq.n	80069ba <HAL_GPIO_Init+0x1fe>
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	4a47      	ldr	r2, [pc, #284]	@ (8006ab4 <HAL_GPIO_Init+0x2f8>)
 8006996:	4293      	cmp	r3, r2
 8006998:	d00d      	beq.n	80069b6 <HAL_GPIO_Init+0x1fa>
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	4a46      	ldr	r2, [pc, #280]	@ (8006ab8 <HAL_GPIO_Init+0x2fc>)
 800699e:	4293      	cmp	r3, r2
 80069a0:	d007      	beq.n	80069b2 <HAL_GPIO_Init+0x1f6>
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	4a45      	ldr	r2, [pc, #276]	@ (8006abc <HAL_GPIO_Init+0x300>)
 80069a6:	4293      	cmp	r3, r2
 80069a8:	d101      	bne.n	80069ae <HAL_GPIO_Init+0x1f2>
 80069aa:	2304      	movs	r3, #4
 80069ac:	e008      	b.n	80069c0 <HAL_GPIO_Init+0x204>
 80069ae:	2307      	movs	r3, #7
 80069b0:	e006      	b.n	80069c0 <HAL_GPIO_Init+0x204>
 80069b2:	2303      	movs	r3, #3
 80069b4:	e004      	b.n	80069c0 <HAL_GPIO_Init+0x204>
 80069b6:	2302      	movs	r3, #2
 80069b8:	e002      	b.n	80069c0 <HAL_GPIO_Init+0x204>
 80069ba:	2301      	movs	r3, #1
 80069bc:	e000      	b.n	80069c0 <HAL_GPIO_Init+0x204>
 80069be:	2300      	movs	r3, #0
 80069c0:	69fa      	ldr	r2, [r7, #28]
 80069c2:	f002 0203 	and.w	r2, r2, #3
 80069c6:	0092      	lsls	r2, r2, #2
 80069c8:	4093      	lsls	r3, r2
 80069ca:	69ba      	ldr	r2, [r7, #24]
 80069cc:	4313      	orrs	r3, r2
 80069ce:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80069d0:	4935      	ldr	r1, [pc, #212]	@ (8006aa8 <HAL_GPIO_Init+0x2ec>)
 80069d2:	69fb      	ldr	r3, [r7, #28]
 80069d4:	089b      	lsrs	r3, r3, #2
 80069d6:	3302      	adds	r3, #2
 80069d8:	69ba      	ldr	r2, [r7, #24]
 80069da:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80069de:	4b38      	ldr	r3, [pc, #224]	@ (8006ac0 <HAL_GPIO_Init+0x304>)
 80069e0:	689b      	ldr	r3, [r3, #8]
 80069e2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80069e4:	693b      	ldr	r3, [r7, #16]
 80069e6:	43db      	mvns	r3, r3
 80069e8:	69ba      	ldr	r2, [r7, #24]
 80069ea:	4013      	ands	r3, r2
 80069ec:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80069ee:	683b      	ldr	r3, [r7, #0]
 80069f0:	685b      	ldr	r3, [r3, #4]
 80069f2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80069f6:	2b00      	cmp	r3, #0
 80069f8:	d003      	beq.n	8006a02 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80069fa:	69ba      	ldr	r2, [r7, #24]
 80069fc:	693b      	ldr	r3, [r7, #16]
 80069fe:	4313      	orrs	r3, r2
 8006a00:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8006a02:	4a2f      	ldr	r2, [pc, #188]	@ (8006ac0 <HAL_GPIO_Init+0x304>)
 8006a04:	69bb      	ldr	r3, [r7, #24]
 8006a06:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8006a08:	4b2d      	ldr	r3, [pc, #180]	@ (8006ac0 <HAL_GPIO_Init+0x304>)
 8006a0a:	68db      	ldr	r3, [r3, #12]
 8006a0c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006a0e:	693b      	ldr	r3, [r7, #16]
 8006a10:	43db      	mvns	r3, r3
 8006a12:	69ba      	ldr	r2, [r7, #24]
 8006a14:	4013      	ands	r3, r2
 8006a16:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8006a18:	683b      	ldr	r3, [r7, #0]
 8006a1a:	685b      	ldr	r3, [r3, #4]
 8006a1c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006a20:	2b00      	cmp	r3, #0
 8006a22:	d003      	beq.n	8006a2c <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8006a24:	69ba      	ldr	r2, [r7, #24]
 8006a26:	693b      	ldr	r3, [r7, #16]
 8006a28:	4313      	orrs	r3, r2
 8006a2a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8006a2c:	4a24      	ldr	r2, [pc, #144]	@ (8006ac0 <HAL_GPIO_Init+0x304>)
 8006a2e:	69bb      	ldr	r3, [r7, #24]
 8006a30:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8006a32:	4b23      	ldr	r3, [pc, #140]	@ (8006ac0 <HAL_GPIO_Init+0x304>)
 8006a34:	685b      	ldr	r3, [r3, #4]
 8006a36:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006a38:	693b      	ldr	r3, [r7, #16]
 8006a3a:	43db      	mvns	r3, r3
 8006a3c:	69ba      	ldr	r2, [r7, #24]
 8006a3e:	4013      	ands	r3, r2
 8006a40:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8006a42:	683b      	ldr	r3, [r7, #0]
 8006a44:	685b      	ldr	r3, [r3, #4]
 8006a46:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006a4a:	2b00      	cmp	r3, #0
 8006a4c:	d003      	beq.n	8006a56 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8006a4e:	69ba      	ldr	r2, [r7, #24]
 8006a50:	693b      	ldr	r3, [r7, #16]
 8006a52:	4313      	orrs	r3, r2
 8006a54:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8006a56:	4a1a      	ldr	r2, [pc, #104]	@ (8006ac0 <HAL_GPIO_Init+0x304>)
 8006a58:	69bb      	ldr	r3, [r7, #24]
 8006a5a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8006a5c:	4b18      	ldr	r3, [pc, #96]	@ (8006ac0 <HAL_GPIO_Init+0x304>)
 8006a5e:	681b      	ldr	r3, [r3, #0]
 8006a60:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006a62:	693b      	ldr	r3, [r7, #16]
 8006a64:	43db      	mvns	r3, r3
 8006a66:	69ba      	ldr	r2, [r7, #24]
 8006a68:	4013      	ands	r3, r2
 8006a6a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8006a6c:	683b      	ldr	r3, [r7, #0]
 8006a6e:	685b      	ldr	r3, [r3, #4]
 8006a70:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006a74:	2b00      	cmp	r3, #0
 8006a76:	d003      	beq.n	8006a80 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8006a78:	69ba      	ldr	r2, [r7, #24]
 8006a7a:	693b      	ldr	r3, [r7, #16]
 8006a7c:	4313      	orrs	r3, r2
 8006a7e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8006a80:	4a0f      	ldr	r2, [pc, #60]	@ (8006ac0 <HAL_GPIO_Init+0x304>)
 8006a82:	69bb      	ldr	r3, [r7, #24]
 8006a84:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8006a86:	69fb      	ldr	r3, [r7, #28]
 8006a88:	3301      	adds	r3, #1
 8006a8a:	61fb      	str	r3, [r7, #28]
 8006a8c:	69fb      	ldr	r3, [r7, #28]
 8006a8e:	2b0f      	cmp	r3, #15
 8006a90:	f67f aea2 	bls.w	80067d8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8006a94:	bf00      	nop
 8006a96:	bf00      	nop
 8006a98:	3724      	adds	r7, #36	@ 0x24
 8006a9a:	46bd      	mov	sp, r7
 8006a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aa0:	4770      	bx	lr
 8006aa2:	bf00      	nop
 8006aa4:	40023800 	.word	0x40023800
 8006aa8:	40013800 	.word	0x40013800
 8006aac:	40020000 	.word	0x40020000
 8006ab0:	40020400 	.word	0x40020400
 8006ab4:	40020800 	.word	0x40020800
 8006ab8:	40020c00 	.word	0x40020c00
 8006abc:	40021000 	.word	0x40021000
 8006ac0:	40013c00 	.word	0x40013c00

08006ac4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006ac4:	b480      	push	{r7}
 8006ac6:	b083      	sub	sp, #12
 8006ac8:	af00      	add	r7, sp, #0
 8006aca:	6078      	str	r0, [r7, #4]
 8006acc:	460b      	mov	r3, r1
 8006ace:	807b      	strh	r3, [r7, #2]
 8006ad0:	4613      	mov	r3, r2
 8006ad2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8006ad4:	787b      	ldrb	r3, [r7, #1]
 8006ad6:	2b00      	cmp	r3, #0
 8006ad8:	d003      	beq.n	8006ae2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8006ada:	887a      	ldrh	r2, [r7, #2]
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8006ae0:	e003      	b.n	8006aea <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8006ae2:	887b      	ldrh	r3, [r7, #2]
 8006ae4:	041a      	lsls	r2, r3, #16
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	619a      	str	r2, [r3, #24]
}
 8006aea:	bf00      	nop
 8006aec:	370c      	adds	r7, #12
 8006aee:	46bd      	mov	sp, r7
 8006af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006af4:	4770      	bx	lr
	...

08006af8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8006af8:	b580      	push	{r7, lr}
 8006afa:	b082      	sub	sp, #8
 8006afc:	af00      	add	r7, sp, #0
 8006afe:	4603      	mov	r3, r0
 8006b00:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8006b02:	4b08      	ldr	r3, [pc, #32]	@ (8006b24 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8006b04:	695a      	ldr	r2, [r3, #20]
 8006b06:	88fb      	ldrh	r3, [r7, #6]
 8006b08:	4013      	ands	r3, r2
 8006b0a:	2b00      	cmp	r3, #0
 8006b0c:	d006      	beq.n	8006b1c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8006b0e:	4a05      	ldr	r2, [pc, #20]	@ (8006b24 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8006b10:	88fb      	ldrh	r3, [r7, #6]
 8006b12:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8006b14:	88fb      	ldrh	r3, [r7, #6]
 8006b16:	4618      	mov	r0, r3
 8006b18:	f7fa ff32 	bl	8001980 <HAL_GPIO_EXTI_Callback>
  }
}
 8006b1c:	bf00      	nop
 8006b1e:	3708      	adds	r7, #8
 8006b20:	46bd      	mov	sp, r7
 8006b22:	bd80      	pop	{r7, pc}
 8006b24:	40013c00 	.word	0x40013c00

08006b28 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8006b28:	b580      	push	{r7, lr}
 8006b2a:	b084      	sub	sp, #16
 8006b2c:	af00      	add	r7, sp, #0
 8006b2e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	2b00      	cmp	r3, #0
 8006b34:	d101      	bne.n	8006b3a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8006b36:	2301      	movs	r3, #1
 8006b38:	e12b      	b.n	8006d92 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006b40:	b2db      	uxtb	r3, r3
 8006b42:	2b00      	cmp	r3, #0
 8006b44:	d106      	bne.n	8006b54 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	2200      	movs	r2, #0
 8006b4a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8006b4e:	6878      	ldr	r0, [r7, #4]
 8006b50:	f7fa fc7a 	bl	8001448 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	2224      	movs	r2, #36	@ 0x24
 8006b58:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	681b      	ldr	r3, [r3, #0]
 8006b60:	681a      	ldr	r2, [r3, #0]
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	681b      	ldr	r3, [r3, #0]
 8006b66:	f022 0201 	bic.w	r2, r2, #1
 8006b6a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	681b      	ldr	r3, [r3, #0]
 8006b70:	681a      	ldr	r2, [r3, #0]
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	681b      	ldr	r3, [r3, #0]
 8006b76:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8006b7a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	681b      	ldr	r3, [r3, #0]
 8006b80:	681a      	ldr	r2, [r3, #0]
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	681b      	ldr	r3, [r3, #0]
 8006b86:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8006b8a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8006b8c:	f003 fc20 	bl	800a3d0 <HAL_RCC_GetPCLK1Freq>
 8006b90:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	685b      	ldr	r3, [r3, #4]
 8006b96:	4a81      	ldr	r2, [pc, #516]	@ (8006d9c <HAL_I2C_Init+0x274>)
 8006b98:	4293      	cmp	r3, r2
 8006b9a:	d807      	bhi.n	8006bac <HAL_I2C_Init+0x84>
 8006b9c:	68fb      	ldr	r3, [r7, #12]
 8006b9e:	4a80      	ldr	r2, [pc, #512]	@ (8006da0 <HAL_I2C_Init+0x278>)
 8006ba0:	4293      	cmp	r3, r2
 8006ba2:	bf94      	ite	ls
 8006ba4:	2301      	movls	r3, #1
 8006ba6:	2300      	movhi	r3, #0
 8006ba8:	b2db      	uxtb	r3, r3
 8006baa:	e006      	b.n	8006bba <HAL_I2C_Init+0x92>
 8006bac:	68fb      	ldr	r3, [r7, #12]
 8006bae:	4a7d      	ldr	r2, [pc, #500]	@ (8006da4 <HAL_I2C_Init+0x27c>)
 8006bb0:	4293      	cmp	r3, r2
 8006bb2:	bf94      	ite	ls
 8006bb4:	2301      	movls	r3, #1
 8006bb6:	2300      	movhi	r3, #0
 8006bb8:	b2db      	uxtb	r3, r3
 8006bba:	2b00      	cmp	r3, #0
 8006bbc:	d001      	beq.n	8006bc2 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8006bbe:	2301      	movs	r3, #1
 8006bc0:	e0e7      	b.n	8006d92 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8006bc2:	68fb      	ldr	r3, [r7, #12]
 8006bc4:	4a78      	ldr	r2, [pc, #480]	@ (8006da8 <HAL_I2C_Init+0x280>)
 8006bc6:	fba2 2303 	umull	r2, r3, r2, r3
 8006bca:	0c9b      	lsrs	r3, r3, #18
 8006bcc:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	681b      	ldr	r3, [r3, #0]
 8006bd2:	685b      	ldr	r3, [r3, #4]
 8006bd4:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	681b      	ldr	r3, [r3, #0]
 8006bdc:	68ba      	ldr	r2, [r7, #8]
 8006bde:	430a      	orrs	r2, r1
 8006be0:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	681b      	ldr	r3, [r3, #0]
 8006be6:	6a1b      	ldr	r3, [r3, #32]
 8006be8:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	685b      	ldr	r3, [r3, #4]
 8006bf0:	4a6a      	ldr	r2, [pc, #424]	@ (8006d9c <HAL_I2C_Init+0x274>)
 8006bf2:	4293      	cmp	r3, r2
 8006bf4:	d802      	bhi.n	8006bfc <HAL_I2C_Init+0xd4>
 8006bf6:	68bb      	ldr	r3, [r7, #8]
 8006bf8:	3301      	adds	r3, #1
 8006bfa:	e009      	b.n	8006c10 <HAL_I2C_Init+0xe8>
 8006bfc:	68bb      	ldr	r3, [r7, #8]
 8006bfe:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8006c02:	fb02 f303 	mul.w	r3, r2, r3
 8006c06:	4a69      	ldr	r2, [pc, #420]	@ (8006dac <HAL_I2C_Init+0x284>)
 8006c08:	fba2 2303 	umull	r2, r3, r2, r3
 8006c0c:	099b      	lsrs	r3, r3, #6
 8006c0e:	3301      	adds	r3, #1
 8006c10:	687a      	ldr	r2, [r7, #4]
 8006c12:	6812      	ldr	r2, [r2, #0]
 8006c14:	430b      	orrs	r3, r1
 8006c16:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	681b      	ldr	r3, [r3, #0]
 8006c1c:	69db      	ldr	r3, [r3, #28]
 8006c1e:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8006c22:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	685b      	ldr	r3, [r3, #4]
 8006c2a:	495c      	ldr	r1, [pc, #368]	@ (8006d9c <HAL_I2C_Init+0x274>)
 8006c2c:	428b      	cmp	r3, r1
 8006c2e:	d819      	bhi.n	8006c64 <HAL_I2C_Init+0x13c>
 8006c30:	68fb      	ldr	r3, [r7, #12]
 8006c32:	1e59      	subs	r1, r3, #1
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	685b      	ldr	r3, [r3, #4]
 8006c38:	005b      	lsls	r3, r3, #1
 8006c3a:	fbb1 f3f3 	udiv	r3, r1, r3
 8006c3e:	1c59      	adds	r1, r3, #1
 8006c40:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8006c44:	400b      	ands	r3, r1
 8006c46:	2b00      	cmp	r3, #0
 8006c48:	d00a      	beq.n	8006c60 <HAL_I2C_Init+0x138>
 8006c4a:	68fb      	ldr	r3, [r7, #12]
 8006c4c:	1e59      	subs	r1, r3, #1
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	685b      	ldr	r3, [r3, #4]
 8006c52:	005b      	lsls	r3, r3, #1
 8006c54:	fbb1 f3f3 	udiv	r3, r1, r3
 8006c58:	3301      	adds	r3, #1
 8006c5a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006c5e:	e051      	b.n	8006d04 <HAL_I2C_Init+0x1dc>
 8006c60:	2304      	movs	r3, #4
 8006c62:	e04f      	b.n	8006d04 <HAL_I2C_Init+0x1dc>
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	689b      	ldr	r3, [r3, #8]
 8006c68:	2b00      	cmp	r3, #0
 8006c6a:	d111      	bne.n	8006c90 <HAL_I2C_Init+0x168>
 8006c6c:	68fb      	ldr	r3, [r7, #12]
 8006c6e:	1e58      	subs	r0, r3, #1
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	6859      	ldr	r1, [r3, #4]
 8006c74:	460b      	mov	r3, r1
 8006c76:	005b      	lsls	r3, r3, #1
 8006c78:	440b      	add	r3, r1
 8006c7a:	fbb0 f3f3 	udiv	r3, r0, r3
 8006c7e:	3301      	adds	r3, #1
 8006c80:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006c84:	2b00      	cmp	r3, #0
 8006c86:	bf0c      	ite	eq
 8006c88:	2301      	moveq	r3, #1
 8006c8a:	2300      	movne	r3, #0
 8006c8c:	b2db      	uxtb	r3, r3
 8006c8e:	e012      	b.n	8006cb6 <HAL_I2C_Init+0x18e>
 8006c90:	68fb      	ldr	r3, [r7, #12]
 8006c92:	1e58      	subs	r0, r3, #1
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	6859      	ldr	r1, [r3, #4]
 8006c98:	460b      	mov	r3, r1
 8006c9a:	009b      	lsls	r3, r3, #2
 8006c9c:	440b      	add	r3, r1
 8006c9e:	0099      	lsls	r1, r3, #2
 8006ca0:	440b      	add	r3, r1
 8006ca2:	fbb0 f3f3 	udiv	r3, r0, r3
 8006ca6:	3301      	adds	r3, #1
 8006ca8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006cac:	2b00      	cmp	r3, #0
 8006cae:	bf0c      	ite	eq
 8006cb0:	2301      	moveq	r3, #1
 8006cb2:	2300      	movne	r3, #0
 8006cb4:	b2db      	uxtb	r3, r3
 8006cb6:	2b00      	cmp	r3, #0
 8006cb8:	d001      	beq.n	8006cbe <HAL_I2C_Init+0x196>
 8006cba:	2301      	movs	r3, #1
 8006cbc:	e022      	b.n	8006d04 <HAL_I2C_Init+0x1dc>
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	689b      	ldr	r3, [r3, #8]
 8006cc2:	2b00      	cmp	r3, #0
 8006cc4:	d10e      	bne.n	8006ce4 <HAL_I2C_Init+0x1bc>
 8006cc6:	68fb      	ldr	r3, [r7, #12]
 8006cc8:	1e58      	subs	r0, r3, #1
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	6859      	ldr	r1, [r3, #4]
 8006cce:	460b      	mov	r3, r1
 8006cd0:	005b      	lsls	r3, r3, #1
 8006cd2:	440b      	add	r3, r1
 8006cd4:	fbb0 f3f3 	udiv	r3, r0, r3
 8006cd8:	3301      	adds	r3, #1
 8006cda:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006cde:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006ce2:	e00f      	b.n	8006d04 <HAL_I2C_Init+0x1dc>
 8006ce4:	68fb      	ldr	r3, [r7, #12]
 8006ce6:	1e58      	subs	r0, r3, #1
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	6859      	ldr	r1, [r3, #4]
 8006cec:	460b      	mov	r3, r1
 8006cee:	009b      	lsls	r3, r3, #2
 8006cf0:	440b      	add	r3, r1
 8006cf2:	0099      	lsls	r1, r3, #2
 8006cf4:	440b      	add	r3, r1
 8006cf6:	fbb0 f3f3 	udiv	r3, r0, r3
 8006cfa:	3301      	adds	r3, #1
 8006cfc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006d00:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8006d04:	6879      	ldr	r1, [r7, #4]
 8006d06:	6809      	ldr	r1, [r1, #0]
 8006d08:	4313      	orrs	r3, r2
 8006d0a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	681b      	ldr	r3, [r3, #0]
 8006d10:	681b      	ldr	r3, [r3, #0]
 8006d12:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	69da      	ldr	r2, [r3, #28]
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	6a1b      	ldr	r3, [r3, #32]
 8006d1e:	431a      	orrs	r2, r3
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	681b      	ldr	r3, [r3, #0]
 8006d24:	430a      	orrs	r2, r1
 8006d26:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	681b      	ldr	r3, [r3, #0]
 8006d2c:	689b      	ldr	r3, [r3, #8]
 8006d2e:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8006d32:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8006d36:	687a      	ldr	r2, [r7, #4]
 8006d38:	6911      	ldr	r1, [r2, #16]
 8006d3a:	687a      	ldr	r2, [r7, #4]
 8006d3c:	68d2      	ldr	r2, [r2, #12]
 8006d3e:	4311      	orrs	r1, r2
 8006d40:	687a      	ldr	r2, [r7, #4]
 8006d42:	6812      	ldr	r2, [r2, #0]
 8006d44:	430b      	orrs	r3, r1
 8006d46:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	681b      	ldr	r3, [r3, #0]
 8006d4c:	68db      	ldr	r3, [r3, #12]
 8006d4e:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	695a      	ldr	r2, [r3, #20]
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	699b      	ldr	r3, [r3, #24]
 8006d5a:	431a      	orrs	r2, r3
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	681b      	ldr	r3, [r3, #0]
 8006d60:	430a      	orrs	r2, r1
 8006d62:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	681b      	ldr	r3, [r3, #0]
 8006d68:	681a      	ldr	r2, [r3, #0]
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	681b      	ldr	r3, [r3, #0]
 8006d6e:	f042 0201 	orr.w	r2, r2, #1
 8006d72:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	2200      	movs	r2, #0
 8006d78:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	2220      	movs	r2, #32
 8006d7e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	2200      	movs	r2, #0
 8006d86:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	2200      	movs	r2, #0
 8006d8c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8006d90:	2300      	movs	r3, #0
}
 8006d92:	4618      	mov	r0, r3
 8006d94:	3710      	adds	r7, #16
 8006d96:	46bd      	mov	sp, r7
 8006d98:	bd80      	pop	{r7, pc}
 8006d9a:	bf00      	nop
 8006d9c:	000186a0 	.word	0x000186a0
 8006da0:	001e847f 	.word	0x001e847f
 8006da4:	003d08ff 	.word	0x003d08ff
 8006da8:	431bde83 	.word	0x431bde83
 8006dac:	10624dd3 	.word	0x10624dd3

08006db0 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006db0:	b580      	push	{r7, lr}
 8006db2:	b088      	sub	sp, #32
 8006db4:	af02      	add	r7, sp, #8
 8006db6:	60f8      	str	r0, [r7, #12]
 8006db8:	607a      	str	r2, [r7, #4]
 8006dba:	461a      	mov	r2, r3
 8006dbc:	460b      	mov	r3, r1
 8006dbe:	817b      	strh	r3, [r7, #10]
 8006dc0:	4613      	mov	r3, r2
 8006dc2:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8006dc4:	f7fe fcee 	bl	80057a4 <HAL_GetTick>
 8006dc8:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006dca:	68fb      	ldr	r3, [r7, #12]
 8006dcc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006dd0:	b2db      	uxtb	r3, r3
 8006dd2:	2b20      	cmp	r3, #32
 8006dd4:	f040 80e0 	bne.w	8006f98 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8006dd8:	697b      	ldr	r3, [r7, #20]
 8006dda:	9300      	str	r3, [sp, #0]
 8006ddc:	2319      	movs	r3, #25
 8006dde:	2201      	movs	r2, #1
 8006de0:	4970      	ldr	r1, [pc, #448]	@ (8006fa4 <HAL_I2C_Master_Transmit+0x1f4>)
 8006de2:	68f8      	ldr	r0, [r7, #12]
 8006de4:	f001 fa3c 	bl	8008260 <I2C_WaitOnFlagUntilTimeout>
 8006de8:	4603      	mov	r3, r0
 8006dea:	2b00      	cmp	r3, #0
 8006dec:	d001      	beq.n	8006df2 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8006dee:	2302      	movs	r3, #2
 8006df0:	e0d3      	b.n	8006f9a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006df2:	68fb      	ldr	r3, [r7, #12]
 8006df4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006df8:	2b01      	cmp	r3, #1
 8006dfa:	d101      	bne.n	8006e00 <HAL_I2C_Master_Transmit+0x50>
 8006dfc:	2302      	movs	r3, #2
 8006dfe:	e0cc      	b.n	8006f9a <HAL_I2C_Master_Transmit+0x1ea>
 8006e00:	68fb      	ldr	r3, [r7, #12]
 8006e02:	2201      	movs	r2, #1
 8006e04:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8006e08:	68fb      	ldr	r3, [r7, #12]
 8006e0a:	681b      	ldr	r3, [r3, #0]
 8006e0c:	681b      	ldr	r3, [r3, #0]
 8006e0e:	f003 0301 	and.w	r3, r3, #1
 8006e12:	2b01      	cmp	r3, #1
 8006e14:	d007      	beq.n	8006e26 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8006e16:	68fb      	ldr	r3, [r7, #12]
 8006e18:	681b      	ldr	r3, [r3, #0]
 8006e1a:	681a      	ldr	r2, [r3, #0]
 8006e1c:	68fb      	ldr	r3, [r7, #12]
 8006e1e:	681b      	ldr	r3, [r3, #0]
 8006e20:	f042 0201 	orr.w	r2, r2, #1
 8006e24:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006e26:	68fb      	ldr	r3, [r7, #12]
 8006e28:	681b      	ldr	r3, [r3, #0]
 8006e2a:	681a      	ldr	r2, [r3, #0]
 8006e2c:	68fb      	ldr	r3, [r7, #12]
 8006e2e:	681b      	ldr	r3, [r3, #0]
 8006e30:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006e34:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8006e36:	68fb      	ldr	r3, [r7, #12]
 8006e38:	2221      	movs	r2, #33	@ 0x21
 8006e3a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8006e3e:	68fb      	ldr	r3, [r7, #12]
 8006e40:	2210      	movs	r2, #16
 8006e42:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8006e46:	68fb      	ldr	r3, [r7, #12]
 8006e48:	2200      	movs	r2, #0
 8006e4a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8006e4c:	68fb      	ldr	r3, [r7, #12]
 8006e4e:	687a      	ldr	r2, [r7, #4]
 8006e50:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8006e52:	68fb      	ldr	r3, [r7, #12]
 8006e54:	893a      	ldrh	r2, [r7, #8]
 8006e56:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8006e58:	68fb      	ldr	r3, [r7, #12]
 8006e5a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006e5c:	b29a      	uxth	r2, r3
 8006e5e:	68fb      	ldr	r3, [r7, #12]
 8006e60:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006e62:	68fb      	ldr	r3, [r7, #12]
 8006e64:	4a50      	ldr	r2, [pc, #320]	@ (8006fa8 <HAL_I2C_Master_Transmit+0x1f8>)
 8006e66:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8006e68:	8979      	ldrh	r1, [r7, #10]
 8006e6a:	697b      	ldr	r3, [r7, #20]
 8006e6c:	6a3a      	ldr	r2, [r7, #32]
 8006e6e:	68f8      	ldr	r0, [r7, #12]
 8006e70:	f000 ff28 	bl	8007cc4 <I2C_MasterRequestWrite>
 8006e74:	4603      	mov	r3, r0
 8006e76:	2b00      	cmp	r3, #0
 8006e78:	d001      	beq.n	8006e7e <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8006e7a:	2301      	movs	r3, #1
 8006e7c:	e08d      	b.n	8006f9a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006e7e:	2300      	movs	r3, #0
 8006e80:	613b      	str	r3, [r7, #16]
 8006e82:	68fb      	ldr	r3, [r7, #12]
 8006e84:	681b      	ldr	r3, [r3, #0]
 8006e86:	695b      	ldr	r3, [r3, #20]
 8006e88:	613b      	str	r3, [r7, #16]
 8006e8a:	68fb      	ldr	r3, [r7, #12]
 8006e8c:	681b      	ldr	r3, [r3, #0]
 8006e8e:	699b      	ldr	r3, [r3, #24]
 8006e90:	613b      	str	r3, [r7, #16]
 8006e92:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8006e94:	e066      	b.n	8006f64 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006e96:	697a      	ldr	r2, [r7, #20]
 8006e98:	6a39      	ldr	r1, [r7, #32]
 8006e9a:	68f8      	ldr	r0, [r7, #12]
 8006e9c:	f001 fafa 	bl	8008494 <I2C_WaitOnTXEFlagUntilTimeout>
 8006ea0:	4603      	mov	r3, r0
 8006ea2:	2b00      	cmp	r3, #0
 8006ea4:	d00d      	beq.n	8006ec2 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006ea6:	68fb      	ldr	r3, [r7, #12]
 8006ea8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006eaa:	2b04      	cmp	r3, #4
 8006eac:	d107      	bne.n	8006ebe <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006eae:	68fb      	ldr	r3, [r7, #12]
 8006eb0:	681b      	ldr	r3, [r3, #0]
 8006eb2:	681a      	ldr	r2, [r3, #0]
 8006eb4:	68fb      	ldr	r3, [r7, #12]
 8006eb6:	681b      	ldr	r3, [r3, #0]
 8006eb8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006ebc:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8006ebe:	2301      	movs	r3, #1
 8006ec0:	e06b      	b.n	8006f9a <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006ec2:	68fb      	ldr	r3, [r7, #12]
 8006ec4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ec6:	781a      	ldrb	r2, [r3, #0]
 8006ec8:	68fb      	ldr	r3, [r7, #12]
 8006eca:	681b      	ldr	r3, [r3, #0]
 8006ecc:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006ece:	68fb      	ldr	r3, [r7, #12]
 8006ed0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ed2:	1c5a      	adds	r2, r3, #1
 8006ed4:	68fb      	ldr	r3, [r7, #12]
 8006ed6:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8006ed8:	68fb      	ldr	r3, [r7, #12]
 8006eda:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006edc:	b29b      	uxth	r3, r3
 8006ede:	3b01      	subs	r3, #1
 8006ee0:	b29a      	uxth	r2, r3
 8006ee2:	68fb      	ldr	r3, [r7, #12]
 8006ee4:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8006ee6:	68fb      	ldr	r3, [r7, #12]
 8006ee8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006eea:	3b01      	subs	r3, #1
 8006eec:	b29a      	uxth	r2, r3
 8006eee:	68fb      	ldr	r3, [r7, #12]
 8006ef0:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8006ef2:	68fb      	ldr	r3, [r7, #12]
 8006ef4:	681b      	ldr	r3, [r3, #0]
 8006ef6:	695b      	ldr	r3, [r3, #20]
 8006ef8:	f003 0304 	and.w	r3, r3, #4
 8006efc:	2b04      	cmp	r3, #4
 8006efe:	d11b      	bne.n	8006f38 <HAL_I2C_Master_Transmit+0x188>
 8006f00:	68fb      	ldr	r3, [r7, #12]
 8006f02:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006f04:	2b00      	cmp	r3, #0
 8006f06:	d017      	beq.n	8006f38 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006f08:	68fb      	ldr	r3, [r7, #12]
 8006f0a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006f0c:	781a      	ldrb	r2, [r3, #0]
 8006f0e:	68fb      	ldr	r3, [r7, #12]
 8006f10:	681b      	ldr	r3, [r3, #0]
 8006f12:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8006f14:	68fb      	ldr	r3, [r7, #12]
 8006f16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006f18:	1c5a      	adds	r2, r3, #1
 8006f1a:	68fb      	ldr	r3, [r7, #12]
 8006f1c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8006f1e:	68fb      	ldr	r3, [r7, #12]
 8006f20:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006f22:	b29b      	uxth	r3, r3
 8006f24:	3b01      	subs	r3, #1
 8006f26:	b29a      	uxth	r2, r3
 8006f28:	68fb      	ldr	r3, [r7, #12]
 8006f2a:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8006f2c:	68fb      	ldr	r3, [r7, #12]
 8006f2e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006f30:	3b01      	subs	r3, #1
 8006f32:	b29a      	uxth	r2, r3
 8006f34:	68fb      	ldr	r3, [r7, #12]
 8006f36:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006f38:	697a      	ldr	r2, [r7, #20]
 8006f3a:	6a39      	ldr	r1, [r7, #32]
 8006f3c:	68f8      	ldr	r0, [r7, #12]
 8006f3e:	f001 faf1 	bl	8008524 <I2C_WaitOnBTFFlagUntilTimeout>
 8006f42:	4603      	mov	r3, r0
 8006f44:	2b00      	cmp	r3, #0
 8006f46:	d00d      	beq.n	8006f64 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006f48:	68fb      	ldr	r3, [r7, #12]
 8006f4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f4c:	2b04      	cmp	r3, #4
 8006f4e:	d107      	bne.n	8006f60 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006f50:	68fb      	ldr	r3, [r7, #12]
 8006f52:	681b      	ldr	r3, [r3, #0]
 8006f54:	681a      	ldr	r2, [r3, #0]
 8006f56:	68fb      	ldr	r3, [r7, #12]
 8006f58:	681b      	ldr	r3, [r3, #0]
 8006f5a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006f5e:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8006f60:	2301      	movs	r3, #1
 8006f62:	e01a      	b.n	8006f9a <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8006f64:	68fb      	ldr	r3, [r7, #12]
 8006f66:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006f68:	2b00      	cmp	r3, #0
 8006f6a:	d194      	bne.n	8006e96 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006f6c:	68fb      	ldr	r3, [r7, #12]
 8006f6e:	681b      	ldr	r3, [r3, #0]
 8006f70:	681a      	ldr	r2, [r3, #0]
 8006f72:	68fb      	ldr	r3, [r7, #12]
 8006f74:	681b      	ldr	r3, [r3, #0]
 8006f76:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006f7a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006f7c:	68fb      	ldr	r3, [r7, #12]
 8006f7e:	2220      	movs	r2, #32
 8006f80:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006f84:	68fb      	ldr	r3, [r7, #12]
 8006f86:	2200      	movs	r2, #0
 8006f88:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006f8c:	68fb      	ldr	r3, [r7, #12]
 8006f8e:	2200      	movs	r2, #0
 8006f90:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8006f94:	2300      	movs	r3, #0
 8006f96:	e000      	b.n	8006f9a <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8006f98:	2302      	movs	r3, #2
  }
}
 8006f9a:	4618      	mov	r0, r3
 8006f9c:	3718      	adds	r7, #24
 8006f9e:	46bd      	mov	sp, r7
 8006fa0:	bd80      	pop	{r7, pc}
 8006fa2:	bf00      	nop
 8006fa4:	00100002 	.word	0x00100002
 8006fa8:	ffff0000 	.word	0xffff0000

08006fac <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006fac:	b580      	push	{r7, lr}
 8006fae:	b08c      	sub	sp, #48	@ 0x30
 8006fb0:	af02      	add	r7, sp, #8
 8006fb2:	60f8      	str	r0, [r7, #12]
 8006fb4:	607a      	str	r2, [r7, #4]
 8006fb6:	461a      	mov	r2, r3
 8006fb8:	460b      	mov	r3, r1
 8006fba:	817b      	strh	r3, [r7, #10]
 8006fbc:	4613      	mov	r3, r2
 8006fbe:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8006fc0:	f7fe fbf0 	bl	80057a4 <HAL_GetTick>
 8006fc4:	6278      	str	r0, [r7, #36]	@ 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006fc6:	68fb      	ldr	r3, [r7, #12]
 8006fc8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006fcc:	b2db      	uxtb	r3, r3
 8006fce:	2b20      	cmp	r3, #32
 8006fd0:	f040 8217 	bne.w	8007402 <HAL_I2C_Master_Receive+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8006fd4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006fd6:	9300      	str	r3, [sp, #0]
 8006fd8:	2319      	movs	r3, #25
 8006fda:	2201      	movs	r2, #1
 8006fdc:	497c      	ldr	r1, [pc, #496]	@ (80071d0 <HAL_I2C_Master_Receive+0x224>)
 8006fde:	68f8      	ldr	r0, [r7, #12]
 8006fe0:	f001 f93e 	bl	8008260 <I2C_WaitOnFlagUntilTimeout>
 8006fe4:	4603      	mov	r3, r0
 8006fe6:	2b00      	cmp	r3, #0
 8006fe8:	d001      	beq.n	8006fee <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 8006fea:	2302      	movs	r3, #2
 8006fec:	e20a      	b.n	8007404 <HAL_I2C_Master_Receive+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006fee:	68fb      	ldr	r3, [r7, #12]
 8006ff0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006ff4:	2b01      	cmp	r3, #1
 8006ff6:	d101      	bne.n	8006ffc <HAL_I2C_Master_Receive+0x50>
 8006ff8:	2302      	movs	r3, #2
 8006ffa:	e203      	b.n	8007404 <HAL_I2C_Master_Receive+0x458>
 8006ffc:	68fb      	ldr	r3, [r7, #12]
 8006ffe:	2201      	movs	r2, #1
 8007000:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8007004:	68fb      	ldr	r3, [r7, #12]
 8007006:	681b      	ldr	r3, [r3, #0]
 8007008:	681b      	ldr	r3, [r3, #0]
 800700a:	f003 0301 	and.w	r3, r3, #1
 800700e:	2b01      	cmp	r3, #1
 8007010:	d007      	beq.n	8007022 <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8007012:	68fb      	ldr	r3, [r7, #12]
 8007014:	681b      	ldr	r3, [r3, #0]
 8007016:	681a      	ldr	r2, [r3, #0]
 8007018:	68fb      	ldr	r3, [r7, #12]
 800701a:	681b      	ldr	r3, [r3, #0]
 800701c:	f042 0201 	orr.w	r2, r2, #1
 8007020:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8007022:	68fb      	ldr	r3, [r7, #12]
 8007024:	681b      	ldr	r3, [r3, #0]
 8007026:	681a      	ldr	r2, [r3, #0]
 8007028:	68fb      	ldr	r3, [r7, #12]
 800702a:	681b      	ldr	r3, [r3, #0]
 800702c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8007030:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8007032:	68fb      	ldr	r3, [r7, #12]
 8007034:	2222      	movs	r2, #34	@ 0x22
 8007036:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800703a:	68fb      	ldr	r3, [r7, #12]
 800703c:	2210      	movs	r2, #16
 800703e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8007042:	68fb      	ldr	r3, [r7, #12]
 8007044:	2200      	movs	r2, #0
 8007046:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8007048:	68fb      	ldr	r3, [r7, #12]
 800704a:	687a      	ldr	r2, [r7, #4]
 800704c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800704e:	68fb      	ldr	r3, [r7, #12]
 8007050:	893a      	ldrh	r2, [r7, #8]
 8007052:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8007054:	68fb      	ldr	r3, [r7, #12]
 8007056:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007058:	b29a      	uxth	r2, r3
 800705a:	68fb      	ldr	r3, [r7, #12]
 800705c:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800705e:	68fb      	ldr	r3, [r7, #12]
 8007060:	4a5c      	ldr	r2, [pc, #368]	@ (80071d4 <HAL_I2C_Master_Receive+0x228>)
 8007062:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8007064:	8979      	ldrh	r1, [r7, #10]
 8007066:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007068:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800706a:	68f8      	ldr	r0, [r7, #12]
 800706c:	f000 feac 	bl	8007dc8 <I2C_MasterRequestRead>
 8007070:	4603      	mov	r3, r0
 8007072:	2b00      	cmp	r3, #0
 8007074:	d001      	beq.n	800707a <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 8007076:	2301      	movs	r3, #1
 8007078:	e1c4      	b.n	8007404 <HAL_I2C_Master_Receive+0x458>
    }

    if (hi2c->XferSize == 0U)
 800707a:	68fb      	ldr	r3, [r7, #12]
 800707c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800707e:	2b00      	cmp	r3, #0
 8007080:	d113      	bne.n	80070aa <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007082:	2300      	movs	r3, #0
 8007084:	623b      	str	r3, [r7, #32]
 8007086:	68fb      	ldr	r3, [r7, #12]
 8007088:	681b      	ldr	r3, [r3, #0]
 800708a:	695b      	ldr	r3, [r3, #20]
 800708c:	623b      	str	r3, [r7, #32]
 800708e:	68fb      	ldr	r3, [r7, #12]
 8007090:	681b      	ldr	r3, [r3, #0]
 8007092:	699b      	ldr	r3, [r3, #24]
 8007094:	623b      	str	r3, [r7, #32]
 8007096:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007098:	68fb      	ldr	r3, [r7, #12]
 800709a:	681b      	ldr	r3, [r3, #0]
 800709c:	681a      	ldr	r2, [r3, #0]
 800709e:	68fb      	ldr	r3, [r7, #12]
 80070a0:	681b      	ldr	r3, [r3, #0]
 80070a2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80070a6:	601a      	str	r2, [r3, #0]
 80070a8:	e198      	b.n	80073dc <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 1U)
 80070aa:	68fb      	ldr	r3, [r7, #12]
 80070ac:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80070ae:	2b01      	cmp	r3, #1
 80070b0:	d11b      	bne.n	80070ea <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80070b2:	68fb      	ldr	r3, [r7, #12]
 80070b4:	681b      	ldr	r3, [r3, #0]
 80070b6:	681a      	ldr	r2, [r3, #0]
 80070b8:	68fb      	ldr	r3, [r7, #12]
 80070ba:	681b      	ldr	r3, [r3, #0]
 80070bc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80070c0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80070c2:	2300      	movs	r3, #0
 80070c4:	61fb      	str	r3, [r7, #28]
 80070c6:	68fb      	ldr	r3, [r7, #12]
 80070c8:	681b      	ldr	r3, [r3, #0]
 80070ca:	695b      	ldr	r3, [r3, #20]
 80070cc:	61fb      	str	r3, [r7, #28]
 80070ce:	68fb      	ldr	r3, [r7, #12]
 80070d0:	681b      	ldr	r3, [r3, #0]
 80070d2:	699b      	ldr	r3, [r3, #24]
 80070d4:	61fb      	str	r3, [r7, #28]
 80070d6:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80070d8:	68fb      	ldr	r3, [r7, #12]
 80070da:	681b      	ldr	r3, [r3, #0]
 80070dc:	681a      	ldr	r2, [r3, #0]
 80070de:	68fb      	ldr	r3, [r7, #12]
 80070e0:	681b      	ldr	r3, [r3, #0]
 80070e2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80070e6:	601a      	str	r2, [r3, #0]
 80070e8:	e178      	b.n	80073dc <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 2U)
 80070ea:	68fb      	ldr	r3, [r7, #12]
 80070ec:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80070ee:	2b02      	cmp	r3, #2
 80070f0:	d11b      	bne.n	800712a <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80070f2:	68fb      	ldr	r3, [r7, #12]
 80070f4:	681b      	ldr	r3, [r3, #0]
 80070f6:	681a      	ldr	r2, [r3, #0]
 80070f8:	68fb      	ldr	r3, [r7, #12]
 80070fa:	681b      	ldr	r3, [r3, #0]
 80070fc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007100:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8007102:	68fb      	ldr	r3, [r7, #12]
 8007104:	681b      	ldr	r3, [r3, #0]
 8007106:	681a      	ldr	r2, [r3, #0]
 8007108:	68fb      	ldr	r3, [r7, #12]
 800710a:	681b      	ldr	r3, [r3, #0]
 800710c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007110:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007112:	2300      	movs	r3, #0
 8007114:	61bb      	str	r3, [r7, #24]
 8007116:	68fb      	ldr	r3, [r7, #12]
 8007118:	681b      	ldr	r3, [r3, #0]
 800711a:	695b      	ldr	r3, [r3, #20]
 800711c:	61bb      	str	r3, [r7, #24]
 800711e:	68fb      	ldr	r3, [r7, #12]
 8007120:	681b      	ldr	r3, [r3, #0]
 8007122:	699b      	ldr	r3, [r3, #24]
 8007124:	61bb      	str	r3, [r7, #24]
 8007126:	69bb      	ldr	r3, [r7, #24]
 8007128:	e158      	b.n	80073dc <HAL_I2C_Master_Receive+0x430>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800712a:	68fb      	ldr	r3, [r7, #12]
 800712c:	681b      	ldr	r3, [r3, #0]
 800712e:	681a      	ldr	r2, [r3, #0]
 8007130:	68fb      	ldr	r3, [r7, #12]
 8007132:	681b      	ldr	r3, [r3, #0]
 8007134:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8007138:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800713a:	2300      	movs	r3, #0
 800713c:	617b      	str	r3, [r7, #20]
 800713e:	68fb      	ldr	r3, [r7, #12]
 8007140:	681b      	ldr	r3, [r3, #0]
 8007142:	695b      	ldr	r3, [r3, #20]
 8007144:	617b      	str	r3, [r7, #20]
 8007146:	68fb      	ldr	r3, [r7, #12]
 8007148:	681b      	ldr	r3, [r3, #0]
 800714a:	699b      	ldr	r3, [r3, #24]
 800714c:	617b      	str	r3, [r7, #20]
 800714e:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8007150:	e144      	b.n	80073dc <HAL_I2C_Master_Receive+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8007152:	68fb      	ldr	r3, [r7, #12]
 8007154:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007156:	2b03      	cmp	r3, #3
 8007158:	f200 80f1 	bhi.w	800733e <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 800715c:	68fb      	ldr	r3, [r7, #12]
 800715e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007160:	2b01      	cmp	r3, #1
 8007162:	d123      	bne.n	80071ac <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007164:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007166:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8007168:	68f8      	ldr	r0, [r7, #12]
 800716a:	f001 fa23 	bl	80085b4 <I2C_WaitOnRXNEFlagUntilTimeout>
 800716e:	4603      	mov	r3, r0
 8007170:	2b00      	cmp	r3, #0
 8007172:	d001      	beq.n	8007178 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 8007174:	2301      	movs	r3, #1
 8007176:	e145      	b.n	8007404 <HAL_I2C_Master_Receive+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007178:	68fb      	ldr	r3, [r7, #12]
 800717a:	681b      	ldr	r3, [r3, #0]
 800717c:	691a      	ldr	r2, [r3, #16]
 800717e:	68fb      	ldr	r3, [r7, #12]
 8007180:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007182:	b2d2      	uxtb	r2, r2
 8007184:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007186:	68fb      	ldr	r3, [r7, #12]
 8007188:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800718a:	1c5a      	adds	r2, r3, #1
 800718c:	68fb      	ldr	r3, [r7, #12]
 800718e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007190:	68fb      	ldr	r3, [r7, #12]
 8007192:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007194:	3b01      	subs	r3, #1
 8007196:	b29a      	uxth	r2, r3
 8007198:	68fb      	ldr	r3, [r7, #12]
 800719a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800719c:	68fb      	ldr	r3, [r7, #12]
 800719e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80071a0:	b29b      	uxth	r3, r3
 80071a2:	3b01      	subs	r3, #1
 80071a4:	b29a      	uxth	r2, r3
 80071a6:	68fb      	ldr	r3, [r7, #12]
 80071a8:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80071aa:	e117      	b.n	80073dc <HAL_I2C_Master_Receive+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80071ac:	68fb      	ldr	r3, [r7, #12]
 80071ae:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80071b0:	2b02      	cmp	r3, #2
 80071b2:	d14e      	bne.n	8007252 <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80071b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80071b6:	9300      	str	r3, [sp, #0]
 80071b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80071ba:	2200      	movs	r2, #0
 80071bc:	4906      	ldr	r1, [pc, #24]	@ (80071d8 <HAL_I2C_Master_Receive+0x22c>)
 80071be:	68f8      	ldr	r0, [r7, #12]
 80071c0:	f001 f84e 	bl	8008260 <I2C_WaitOnFlagUntilTimeout>
 80071c4:	4603      	mov	r3, r0
 80071c6:	2b00      	cmp	r3, #0
 80071c8:	d008      	beq.n	80071dc <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 80071ca:	2301      	movs	r3, #1
 80071cc:	e11a      	b.n	8007404 <HAL_I2C_Master_Receive+0x458>
 80071ce:	bf00      	nop
 80071d0:	00100002 	.word	0x00100002
 80071d4:	ffff0000 	.word	0xffff0000
 80071d8:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80071dc:	68fb      	ldr	r3, [r7, #12]
 80071de:	681b      	ldr	r3, [r3, #0]
 80071e0:	681a      	ldr	r2, [r3, #0]
 80071e2:	68fb      	ldr	r3, [r7, #12]
 80071e4:	681b      	ldr	r3, [r3, #0]
 80071e6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80071ea:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80071ec:	68fb      	ldr	r3, [r7, #12]
 80071ee:	681b      	ldr	r3, [r3, #0]
 80071f0:	691a      	ldr	r2, [r3, #16]
 80071f2:	68fb      	ldr	r3, [r7, #12]
 80071f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80071f6:	b2d2      	uxtb	r2, r2
 80071f8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80071fa:	68fb      	ldr	r3, [r7, #12]
 80071fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80071fe:	1c5a      	adds	r2, r3, #1
 8007200:	68fb      	ldr	r3, [r7, #12]
 8007202:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007204:	68fb      	ldr	r3, [r7, #12]
 8007206:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007208:	3b01      	subs	r3, #1
 800720a:	b29a      	uxth	r2, r3
 800720c:	68fb      	ldr	r3, [r7, #12]
 800720e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8007210:	68fb      	ldr	r3, [r7, #12]
 8007212:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007214:	b29b      	uxth	r3, r3
 8007216:	3b01      	subs	r3, #1
 8007218:	b29a      	uxth	r2, r3
 800721a:	68fb      	ldr	r3, [r7, #12]
 800721c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800721e:	68fb      	ldr	r3, [r7, #12]
 8007220:	681b      	ldr	r3, [r3, #0]
 8007222:	691a      	ldr	r2, [r3, #16]
 8007224:	68fb      	ldr	r3, [r7, #12]
 8007226:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007228:	b2d2      	uxtb	r2, r2
 800722a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800722c:	68fb      	ldr	r3, [r7, #12]
 800722e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007230:	1c5a      	adds	r2, r3, #1
 8007232:	68fb      	ldr	r3, [r7, #12]
 8007234:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007236:	68fb      	ldr	r3, [r7, #12]
 8007238:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800723a:	3b01      	subs	r3, #1
 800723c:	b29a      	uxth	r2, r3
 800723e:	68fb      	ldr	r3, [r7, #12]
 8007240:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8007242:	68fb      	ldr	r3, [r7, #12]
 8007244:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007246:	b29b      	uxth	r3, r3
 8007248:	3b01      	subs	r3, #1
 800724a:	b29a      	uxth	r2, r3
 800724c:	68fb      	ldr	r3, [r7, #12]
 800724e:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8007250:	e0c4      	b.n	80073dc <HAL_I2C_Master_Receive+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8007252:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007254:	9300      	str	r3, [sp, #0]
 8007256:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007258:	2200      	movs	r2, #0
 800725a:	496c      	ldr	r1, [pc, #432]	@ (800740c <HAL_I2C_Master_Receive+0x460>)
 800725c:	68f8      	ldr	r0, [r7, #12]
 800725e:	f000 ffff 	bl	8008260 <I2C_WaitOnFlagUntilTimeout>
 8007262:	4603      	mov	r3, r0
 8007264:	2b00      	cmp	r3, #0
 8007266:	d001      	beq.n	800726c <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 8007268:	2301      	movs	r3, #1
 800726a:	e0cb      	b.n	8007404 <HAL_I2C_Master_Receive+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800726c:	68fb      	ldr	r3, [r7, #12]
 800726e:	681b      	ldr	r3, [r3, #0]
 8007270:	681a      	ldr	r2, [r3, #0]
 8007272:	68fb      	ldr	r3, [r7, #12]
 8007274:	681b      	ldr	r3, [r3, #0]
 8007276:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800727a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800727c:	68fb      	ldr	r3, [r7, #12]
 800727e:	681b      	ldr	r3, [r3, #0]
 8007280:	691a      	ldr	r2, [r3, #16]
 8007282:	68fb      	ldr	r3, [r7, #12]
 8007284:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007286:	b2d2      	uxtb	r2, r2
 8007288:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800728a:	68fb      	ldr	r3, [r7, #12]
 800728c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800728e:	1c5a      	adds	r2, r3, #1
 8007290:	68fb      	ldr	r3, [r7, #12]
 8007292:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007294:	68fb      	ldr	r3, [r7, #12]
 8007296:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007298:	3b01      	subs	r3, #1
 800729a:	b29a      	uxth	r2, r3
 800729c:	68fb      	ldr	r3, [r7, #12]
 800729e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80072a0:	68fb      	ldr	r3, [r7, #12]
 80072a2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80072a4:	b29b      	uxth	r3, r3
 80072a6:	3b01      	subs	r3, #1
 80072a8:	b29a      	uxth	r2, r3
 80072aa:	68fb      	ldr	r3, [r7, #12]
 80072ac:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80072ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80072b0:	9300      	str	r3, [sp, #0]
 80072b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80072b4:	2200      	movs	r2, #0
 80072b6:	4955      	ldr	r1, [pc, #340]	@ (800740c <HAL_I2C_Master_Receive+0x460>)
 80072b8:	68f8      	ldr	r0, [r7, #12]
 80072ba:	f000 ffd1 	bl	8008260 <I2C_WaitOnFlagUntilTimeout>
 80072be:	4603      	mov	r3, r0
 80072c0:	2b00      	cmp	r3, #0
 80072c2:	d001      	beq.n	80072c8 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 80072c4:	2301      	movs	r3, #1
 80072c6:	e09d      	b.n	8007404 <HAL_I2C_Master_Receive+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80072c8:	68fb      	ldr	r3, [r7, #12]
 80072ca:	681b      	ldr	r3, [r3, #0]
 80072cc:	681a      	ldr	r2, [r3, #0]
 80072ce:	68fb      	ldr	r3, [r7, #12]
 80072d0:	681b      	ldr	r3, [r3, #0]
 80072d2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80072d6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80072d8:	68fb      	ldr	r3, [r7, #12]
 80072da:	681b      	ldr	r3, [r3, #0]
 80072dc:	691a      	ldr	r2, [r3, #16]
 80072de:	68fb      	ldr	r3, [r7, #12]
 80072e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80072e2:	b2d2      	uxtb	r2, r2
 80072e4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80072e6:	68fb      	ldr	r3, [r7, #12]
 80072e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80072ea:	1c5a      	adds	r2, r3, #1
 80072ec:	68fb      	ldr	r3, [r7, #12]
 80072ee:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80072f0:	68fb      	ldr	r3, [r7, #12]
 80072f2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80072f4:	3b01      	subs	r3, #1
 80072f6:	b29a      	uxth	r2, r3
 80072f8:	68fb      	ldr	r3, [r7, #12]
 80072fa:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80072fc:	68fb      	ldr	r3, [r7, #12]
 80072fe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007300:	b29b      	uxth	r3, r3
 8007302:	3b01      	subs	r3, #1
 8007304:	b29a      	uxth	r2, r3
 8007306:	68fb      	ldr	r3, [r7, #12]
 8007308:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800730a:	68fb      	ldr	r3, [r7, #12]
 800730c:	681b      	ldr	r3, [r3, #0]
 800730e:	691a      	ldr	r2, [r3, #16]
 8007310:	68fb      	ldr	r3, [r7, #12]
 8007312:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007314:	b2d2      	uxtb	r2, r2
 8007316:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007318:	68fb      	ldr	r3, [r7, #12]
 800731a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800731c:	1c5a      	adds	r2, r3, #1
 800731e:	68fb      	ldr	r3, [r7, #12]
 8007320:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007322:	68fb      	ldr	r3, [r7, #12]
 8007324:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007326:	3b01      	subs	r3, #1
 8007328:	b29a      	uxth	r2, r3
 800732a:	68fb      	ldr	r3, [r7, #12]
 800732c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800732e:	68fb      	ldr	r3, [r7, #12]
 8007330:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007332:	b29b      	uxth	r3, r3
 8007334:	3b01      	subs	r3, #1
 8007336:	b29a      	uxth	r2, r3
 8007338:	68fb      	ldr	r3, [r7, #12]
 800733a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800733c:	e04e      	b.n	80073dc <HAL_I2C_Master_Receive+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800733e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007340:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8007342:	68f8      	ldr	r0, [r7, #12]
 8007344:	f001 f936 	bl	80085b4 <I2C_WaitOnRXNEFlagUntilTimeout>
 8007348:	4603      	mov	r3, r0
 800734a:	2b00      	cmp	r3, #0
 800734c:	d001      	beq.n	8007352 <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 800734e:	2301      	movs	r3, #1
 8007350:	e058      	b.n	8007404 <HAL_I2C_Master_Receive+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007352:	68fb      	ldr	r3, [r7, #12]
 8007354:	681b      	ldr	r3, [r3, #0]
 8007356:	691a      	ldr	r2, [r3, #16]
 8007358:	68fb      	ldr	r3, [r7, #12]
 800735a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800735c:	b2d2      	uxtb	r2, r2
 800735e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8007360:	68fb      	ldr	r3, [r7, #12]
 8007362:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007364:	1c5a      	adds	r2, r3, #1
 8007366:	68fb      	ldr	r3, [r7, #12]
 8007368:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800736a:	68fb      	ldr	r3, [r7, #12]
 800736c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800736e:	3b01      	subs	r3, #1
 8007370:	b29a      	uxth	r2, r3
 8007372:	68fb      	ldr	r3, [r7, #12]
 8007374:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8007376:	68fb      	ldr	r3, [r7, #12]
 8007378:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800737a:	b29b      	uxth	r3, r3
 800737c:	3b01      	subs	r3, #1
 800737e:	b29a      	uxth	r2, r3
 8007380:	68fb      	ldr	r3, [r7, #12]
 8007382:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8007384:	68fb      	ldr	r3, [r7, #12]
 8007386:	681b      	ldr	r3, [r3, #0]
 8007388:	695b      	ldr	r3, [r3, #20]
 800738a:	f003 0304 	and.w	r3, r3, #4
 800738e:	2b04      	cmp	r3, #4
 8007390:	d124      	bne.n	80073dc <HAL_I2C_Master_Receive+0x430>
        {

          if (hi2c->XferSize == 3U)
 8007392:	68fb      	ldr	r3, [r7, #12]
 8007394:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007396:	2b03      	cmp	r3, #3
 8007398:	d107      	bne.n	80073aa <HAL_I2C_Master_Receive+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800739a:	68fb      	ldr	r3, [r7, #12]
 800739c:	681b      	ldr	r3, [r3, #0]
 800739e:	681a      	ldr	r2, [r3, #0]
 80073a0:	68fb      	ldr	r3, [r7, #12]
 80073a2:	681b      	ldr	r3, [r3, #0]
 80073a4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80073a8:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80073aa:	68fb      	ldr	r3, [r7, #12]
 80073ac:	681b      	ldr	r3, [r3, #0]
 80073ae:	691a      	ldr	r2, [r3, #16]
 80073b0:	68fb      	ldr	r3, [r7, #12]
 80073b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80073b4:	b2d2      	uxtb	r2, r2
 80073b6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80073b8:	68fb      	ldr	r3, [r7, #12]
 80073ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80073bc:	1c5a      	adds	r2, r3, #1
 80073be:	68fb      	ldr	r3, [r7, #12]
 80073c0:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80073c2:	68fb      	ldr	r3, [r7, #12]
 80073c4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80073c6:	3b01      	subs	r3, #1
 80073c8:	b29a      	uxth	r2, r3
 80073ca:	68fb      	ldr	r3, [r7, #12]
 80073cc:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80073ce:	68fb      	ldr	r3, [r7, #12]
 80073d0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80073d2:	b29b      	uxth	r3, r3
 80073d4:	3b01      	subs	r3, #1
 80073d6:	b29a      	uxth	r2, r3
 80073d8:	68fb      	ldr	r3, [r7, #12]
 80073da:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80073dc:	68fb      	ldr	r3, [r7, #12]
 80073de:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80073e0:	2b00      	cmp	r3, #0
 80073e2:	f47f aeb6 	bne.w	8007152 <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80073e6:	68fb      	ldr	r3, [r7, #12]
 80073e8:	2220      	movs	r2, #32
 80073ea:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80073ee:	68fb      	ldr	r3, [r7, #12]
 80073f0:	2200      	movs	r2, #0
 80073f2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80073f6:	68fb      	ldr	r3, [r7, #12]
 80073f8:	2200      	movs	r2, #0
 80073fa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80073fe:	2300      	movs	r3, #0
 8007400:	e000      	b.n	8007404 <HAL_I2C_Master_Receive+0x458>
  }
  else
  {
    return HAL_BUSY;
 8007402:	2302      	movs	r3, #2
  }
}
 8007404:	4618      	mov	r0, r3
 8007406:	3728      	adds	r7, #40	@ 0x28
 8007408:	46bd      	mov	sp, r7
 800740a:	bd80      	pop	{r7, pc}
 800740c:	00010004 	.word	0x00010004

08007410 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007410:	b580      	push	{r7, lr}
 8007412:	b088      	sub	sp, #32
 8007414:	af02      	add	r7, sp, #8
 8007416:	60f8      	str	r0, [r7, #12]
 8007418:	4608      	mov	r0, r1
 800741a:	4611      	mov	r1, r2
 800741c:	461a      	mov	r2, r3
 800741e:	4603      	mov	r3, r0
 8007420:	817b      	strh	r3, [r7, #10]
 8007422:	460b      	mov	r3, r1
 8007424:	813b      	strh	r3, [r7, #8]
 8007426:	4613      	mov	r3, r2
 8007428:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800742a:	f7fe f9bb 	bl	80057a4 <HAL_GetTick>
 800742e:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007430:	68fb      	ldr	r3, [r7, #12]
 8007432:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007436:	b2db      	uxtb	r3, r3
 8007438:	2b20      	cmp	r3, #32
 800743a:	f040 80d9 	bne.w	80075f0 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800743e:	697b      	ldr	r3, [r7, #20]
 8007440:	9300      	str	r3, [sp, #0]
 8007442:	2319      	movs	r3, #25
 8007444:	2201      	movs	r2, #1
 8007446:	496d      	ldr	r1, [pc, #436]	@ (80075fc <HAL_I2C_Mem_Write+0x1ec>)
 8007448:	68f8      	ldr	r0, [r7, #12]
 800744a:	f000 ff09 	bl	8008260 <I2C_WaitOnFlagUntilTimeout>
 800744e:	4603      	mov	r3, r0
 8007450:	2b00      	cmp	r3, #0
 8007452:	d001      	beq.n	8007458 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8007454:	2302      	movs	r3, #2
 8007456:	e0cc      	b.n	80075f2 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007458:	68fb      	ldr	r3, [r7, #12]
 800745a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800745e:	2b01      	cmp	r3, #1
 8007460:	d101      	bne.n	8007466 <HAL_I2C_Mem_Write+0x56>
 8007462:	2302      	movs	r3, #2
 8007464:	e0c5      	b.n	80075f2 <HAL_I2C_Mem_Write+0x1e2>
 8007466:	68fb      	ldr	r3, [r7, #12]
 8007468:	2201      	movs	r2, #1
 800746a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800746e:	68fb      	ldr	r3, [r7, #12]
 8007470:	681b      	ldr	r3, [r3, #0]
 8007472:	681b      	ldr	r3, [r3, #0]
 8007474:	f003 0301 	and.w	r3, r3, #1
 8007478:	2b01      	cmp	r3, #1
 800747a:	d007      	beq.n	800748c <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800747c:	68fb      	ldr	r3, [r7, #12]
 800747e:	681b      	ldr	r3, [r3, #0]
 8007480:	681a      	ldr	r2, [r3, #0]
 8007482:	68fb      	ldr	r3, [r7, #12]
 8007484:	681b      	ldr	r3, [r3, #0]
 8007486:	f042 0201 	orr.w	r2, r2, #1
 800748a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800748c:	68fb      	ldr	r3, [r7, #12]
 800748e:	681b      	ldr	r3, [r3, #0]
 8007490:	681a      	ldr	r2, [r3, #0]
 8007492:	68fb      	ldr	r3, [r7, #12]
 8007494:	681b      	ldr	r3, [r3, #0]
 8007496:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800749a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800749c:	68fb      	ldr	r3, [r7, #12]
 800749e:	2221      	movs	r2, #33	@ 0x21
 80074a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80074a4:	68fb      	ldr	r3, [r7, #12]
 80074a6:	2240      	movs	r2, #64	@ 0x40
 80074a8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80074ac:	68fb      	ldr	r3, [r7, #12]
 80074ae:	2200      	movs	r2, #0
 80074b0:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80074b2:	68fb      	ldr	r3, [r7, #12]
 80074b4:	6a3a      	ldr	r2, [r7, #32]
 80074b6:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80074b8:	68fb      	ldr	r3, [r7, #12]
 80074ba:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80074bc:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80074be:	68fb      	ldr	r3, [r7, #12]
 80074c0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80074c2:	b29a      	uxth	r2, r3
 80074c4:	68fb      	ldr	r3, [r7, #12]
 80074c6:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80074c8:	68fb      	ldr	r3, [r7, #12]
 80074ca:	4a4d      	ldr	r2, [pc, #308]	@ (8007600 <HAL_I2C_Mem_Write+0x1f0>)
 80074cc:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80074ce:	88f8      	ldrh	r0, [r7, #6]
 80074d0:	893a      	ldrh	r2, [r7, #8]
 80074d2:	8979      	ldrh	r1, [r7, #10]
 80074d4:	697b      	ldr	r3, [r7, #20]
 80074d6:	9301      	str	r3, [sp, #4]
 80074d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80074da:	9300      	str	r3, [sp, #0]
 80074dc:	4603      	mov	r3, r0
 80074de:	68f8      	ldr	r0, [r7, #12]
 80074e0:	f000 fd40 	bl	8007f64 <I2C_RequestMemoryWrite>
 80074e4:	4603      	mov	r3, r0
 80074e6:	2b00      	cmp	r3, #0
 80074e8:	d052      	beq.n	8007590 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 80074ea:	2301      	movs	r3, #1
 80074ec:	e081      	b.n	80075f2 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80074ee:	697a      	ldr	r2, [r7, #20]
 80074f0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80074f2:	68f8      	ldr	r0, [r7, #12]
 80074f4:	f000 ffce 	bl	8008494 <I2C_WaitOnTXEFlagUntilTimeout>
 80074f8:	4603      	mov	r3, r0
 80074fa:	2b00      	cmp	r3, #0
 80074fc:	d00d      	beq.n	800751a <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80074fe:	68fb      	ldr	r3, [r7, #12]
 8007500:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007502:	2b04      	cmp	r3, #4
 8007504:	d107      	bne.n	8007516 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007506:	68fb      	ldr	r3, [r7, #12]
 8007508:	681b      	ldr	r3, [r3, #0]
 800750a:	681a      	ldr	r2, [r3, #0]
 800750c:	68fb      	ldr	r3, [r7, #12]
 800750e:	681b      	ldr	r3, [r3, #0]
 8007510:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007514:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8007516:	2301      	movs	r3, #1
 8007518:	e06b      	b.n	80075f2 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800751a:	68fb      	ldr	r3, [r7, #12]
 800751c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800751e:	781a      	ldrb	r2, [r3, #0]
 8007520:	68fb      	ldr	r3, [r7, #12]
 8007522:	681b      	ldr	r3, [r3, #0]
 8007524:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007526:	68fb      	ldr	r3, [r7, #12]
 8007528:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800752a:	1c5a      	adds	r2, r3, #1
 800752c:	68fb      	ldr	r3, [r7, #12]
 800752e:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8007530:	68fb      	ldr	r3, [r7, #12]
 8007532:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007534:	3b01      	subs	r3, #1
 8007536:	b29a      	uxth	r2, r3
 8007538:	68fb      	ldr	r3, [r7, #12]
 800753a:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800753c:	68fb      	ldr	r3, [r7, #12]
 800753e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007540:	b29b      	uxth	r3, r3
 8007542:	3b01      	subs	r3, #1
 8007544:	b29a      	uxth	r2, r3
 8007546:	68fb      	ldr	r3, [r7, #12]
 8007548:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800754a:	68fb      	ldr	r3, [r7, #12]
 800754c:	681b      	ldr	r3, [r3, #0]
 800754e:	695b      	ldr	r3, [r3, #20]
 8007550:	f003 0304 	and.w	r3, r3, #4
 8007554:	2b04      	cmp	r3, #4
 8007556:	d11b      	bne.n	8007590 <HAL_I2C_Mem_Write+0x180>
 8007558:	68fb      	ldr	r3, [r7, #12]
 800755a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800755c:	2b00      	cmp	r3, #0
 800755e:	d017      	beq.n	8007590 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8007560:	68fb      	ldr	r3, [r7, #12]
 8007562:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007564:	781a      	ldrb	r2, [r3, #0]
 8007566:	68fb      	ldr	r3, [r7, #12]
 8007568:	681b      	ldr	r3, [r3, #0]
 800756a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800756c:	68fb      	ldr	r3, [r7, #12]
 800756e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007570:	1c5a      	adds	r2, r3, #1
 8007572:	68fb      	ldr	r3, [r7, #12]
 8007574:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8007576:	68fb      	ldr	r3, [r7, #12]
 8007578:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800757a:	3b01      	subs	r3, #1
 800757c:	b29a      	uxth	r2, r3
 800757e:	68fb      	ldr	r3, [r7, #12]
 8007580:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8007582:	68fb      	ldr	r3, [r7, #12]
 8007584:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007586:	b29b      	uxth	r3, r3
 8007588:	3b01      	subs	r3, #1
 800758a:	b29a      	uxth	r2, r3
 800758c:	68fb      	ldr	r3, [r7, #12]
 800758e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8007590:	68fb      	ldr	r3, [r7, #12]
 8007592:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007594:	2b00      	cmp	r3, #0
 8007596:	d1aa      	bne.n	80074ee <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007598:	697a      	ldr	r2, [r7, #20]
 800759a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800759c:	68f8      	ldr	r0, [r7, #12]
 800759e:	f000 ffc1 	bl	8008524 <I2C_WaitOnBTFFlagUntilTimeout>
 80075a2:	4603      	mov	r3, r0
 80075a4:	2b00      	cmp	r3, #0
 80075a6:	d00d      	beq.n	80075c4 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80075a8:	68fb      	ldr	r3, [r7, #12]
 80075aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80075ac:	2b04      	cmp	r3, #4
 80075ae:	d107      	bne.n	80075c0 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80075b0:	68fb      	ldr	r3, [r7, #12]
 80075b2:	681b      	ldr	r3, [r3, #0]
 80075b4:	681a      	ldr	r2, [r3, #0]
 80075b6:	68fb      	ldr	r3, [r7, #12]
 80075b8:	681b      	ldr	r3, [r3, #0]
 80075ba:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80075be:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80075c0:	2301      	movs	r3, #1
 80075c2:	e016      	b.n	80075f2 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80075c4:	68fb      	ldr	r3, [r7, #12]
 80075c6:	681b      	ldr	r3, [r3, #0]
 80075c8:	681a      	ldr	r2, [r3, #0]
 80075ca:	68fb      	ldr	r3, [r7, #12]
 80075cc:	681b      	ldr	r3, [r3, #0]
 80075ce:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80075d2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80075d4:	68fb      	ldr	r3, [r7, #12]
 80075d6:	2220      	movs	r2, #32
 80075d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80075dc:	68fb      	ldr	r3, [r7, #12]
 80075de:	2200      	movs	r2, #0
 80075e0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80075e4:	68fb      	ldr	r3, [r7, #12]
 80075e6:	2200      	movs	r2, #0
 80075e8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80075ec:	2300      	movs	r3, #0
 80075ee:	e000      	b.n	80075f2 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 80075f0:	2302      	movs	r3, #2
  }
}
 80075f2:	4618      	mov	r0, r3
 80075f4:	3718      	adds	r7, #24
 80075f6:	46bd      	mov	sp, r7
 80075f8:	bd80      	pop	{r7, pc}
 80075fa:	bf00      	nop
 80075fc:	00100002 	.word	0x00100002
 8007600:	ffff0000 	.word	0xffff0000

08007604 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007604:	b580      	push	{r7, lr}
 8007606:	b08c      	sub	sp, #48	@ 0x30
 8007608:	af02      	add	r7, sp, #8
 800760a:	60f8      	str	r0, [r7, #12]
 800760c:	4608      	mov	r0, r1
 800760e:	4611      	mov	r1, r2
 8007610:	461a      	mov	r2, r3
 8007612:	4603      	mov	r3, r0
 8007614:	817b      	strh	r3, [r7, #10]
 8007616:	460b      	mov	r3, r1
 8007618:	813b      	strh	r3, [r7, #8]
 800761a:	4613      	mov	r3, r2
 800761c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800761e:	f7fe f8c1 	bl	80057a4 <HAL_GetTick>
 8007622:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007624:	68fb      	ldr	r3, [r7, #12]
 8007626:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800762a:	b2db      	uxtb	r3, r3
 800762c:	2b20      	cmp	r3, #32
 800762e:	f040 8214 	bne.w	8007a5a <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8007632:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007634:	9300      	str	r3, [sp, #0]
 8007636:	2319      	movs	r3, #25
 8007638:	2201      	movs	r2, #1
 800763a:	497b      	ldr	r1, [pc, #492]	@ (8007828 <HAL_I2C_Mem_Read+0x224>)
 800763c:	68f8      	ldr	r0, [r7, #12]
 800763e:	f000 fe0f 	bl	8008260 <I2C_WaitOnFlagUntilTimeout>
 8007642:	4603      	mov	r3, r0
 8007644:	2b00      	cmp	r3, #0
 8007646:	d001      	beq.n	800764c <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8007648:	2302      	movs	r3, #2
 800764a:	e207      	b.n	8007a5c <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800764c:	68fb      	ldr	r3, [r7, #12]
 800764e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007652:	2b01      	cmp	r3, #1
 8007654:	d101      	bne.n	800765a <HAL_I2C_Mem_Read+0x56>
 8007656:	2302      	movs	r3, #2
 8007658:	e200      	b.n	8007a5c <HAL_I2C_Mem_Read+0x458>
 800765a:	68fb      	ldr	r3, [r7, #12]
 800765c:	2201      	movs	r2, #1
 800765e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8007662:	68fb      	ldr	r3, [r7, #12]
 8007664:	681b      	ldr	r3, [r3, #0]
 8007666:	681b      	ldr	r3, [r3, #0]
 8007668:	f003 0301 	and.w	r3, r3, #1
 800766c:	2b01      	cmp	r3, #1
 800766e:	d007      	beq.n	8007680 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8007670:	68fb      	ldr	r3, [r7, #12]
 8007672:	681b      	ldr	r3, [r3, #0]
 8007674:	681a      	ldr	r2, [r3, #0]
 8007676:	68fb      	ldr	r3, [r7, #12]
 8007678:	681b      	ldr	r3, [r3, #0]
 800767a:	f042 0201 	orr.w	r2, r2, #1
 800767e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8007680:	68fb      	ldr	r3, [r7, #12]
 8007682:	681b      	ldr	r3, [r3, #0]
 8007684:	681a      	ldr	r2, [r3, #0]
 8007686:	68fb      	ldr	r3, [r7, #12]
 8007688:	681b      	ldr	r3, [r3, #0]
 800768a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800768e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8007690:	68fb      	ldr	r3, [r7, #12]
 8007692:	2222      	movs	r2, #34	@ 0x22
 8007694:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8007698:	68fb      	ldr	r3, [r7, #12]
 800769a:	2240      	movs	r2, #64	@ 0x40
 800769c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80076a0:	68fb      	ldr	r3, [r7, #12]
 80076a2:	2200      	movs	r2, #0
 80076a4:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80076a6:	68fb      	ldr	r3, [r7, #12]
 80076a8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80076aa:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80076ac:	68fb      	ldr	r3, [r7, #12]
 80076ae:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 80076b0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80076b2:	68fb      	ldr	r3, [r7, #12]
 80076b4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80076b6:	b29a      	uxth	r2, r3
 80076b8:	68fb      	ldr	r3, [r7, #12]
 80076ba:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80076bc:	68fb      	ldr	r3, [r7, #12]
 80076be:	4a5b      	ldr	r2, [pc, #364]	@ (800782c <HAL_I2C_Mem_Read+0x228>)
 80076c0:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80076c2:	88f8      	ldrh	r0, [r7, #6]
 80076c4:	893a      	ldrh	r2, [r7, #8]
 80076c6:	8979      	ldrh	r1, [r7, #10]
 80076c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80076ca:	9301      	str	r3, [sp, #4]
 80076cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80076ce:	9300      	str	r3, [sp, #0]
 80076d0:	4603      	mov	r3, r0
 80076d2:	68f8      	ldr	r0, [r7, #12]
 80076d4:	f000 fcdc 	bl	8008090 <I2C_RequestMemoryRead>
 80076d8:	4603      	mov	r3, r0
 80076da:	2b00      	cmp	r3, #0
 80076dc:	d001      	beq.n	80076e2 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 80076de:	2301      	movs	r3, #1
 80076e0:	e1bc      	b.n	8007a5c <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 80076e2:	68fb      	ldr	r3, [r7, #12]
 80076e4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80076e6:	2b00      	cmp	r3, #0
 80076e8:	d113      	bne.n	8007712 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80076ea:	2300      	movs	r3, #0
 80076ec:	623b      	str	r3, [r7, #32]
 80076ee:	68fb      	ldr	r3, [r7, #12]
 80076f0:	681b      	ldr	r3, [r3, #0]
 80076f2:	695b      	ldr	r3, [r3, #20]
 80076f4:	623b      	str	r3, [r7, #32]
 80076f6:	68fb      	ldr	r3, [r7, #12]
 80076f8:	681b      	ldr	r3, [r3, #0]
 80076fa:	699b      	ldr	r3, [r3, #24]
 80076fc:	623b      	str	r3, [r7, #32]
 80076fe:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007700:	68fb      	ldr	r3, [r7, #12]
 8007702:	681b      	ldr	r3, [r3, #0]
 8007704:	681a      	ldr	r2, [r3, #0]
 8007706:	68fb      	ldr	r3, [r7, #12]
 8007708:	681b      	ldr	r3, [r3, #0]
 800770a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800770e:	601a      	str	r2, [r3, #0]
 8007710:	e190      	b.n	8007a34 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8007712:	68fb      	ldr	r3, [r7, #12]
 8007714:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007716:	2b01      	cmp	r3, #1
 8007718:	d11b      	bne.n	8007752 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800771a:	68fb      	ldr	r3, [r7, #12]
 800771c:	681b      	ldr	r3, [r3, #0]
 800771e:	681a      	ldr	r2, [r3, #0]
 8007720:	68fb      	ldr	r3, [r7, #12]
 8007722:	681b      	ldr	r3, [r3, #0]
 8007724:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007728:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800772a:	2300      	movs	r3, #0
 800772c:	61fb      	str	r3, [r7, #28]
 800772e:	68fb      	ldr	r3, [r7, #12]
 8007730:	681b      	ldr	r3, [r3, #0]
 8007732:	695b      	ldr	r3, [r3, #20]
 8007734:	61fb      	str	r3, [r7, #28]
 8007736:	68fb      	ldr	r3, [r7, #12]
 8007738:	681b      	ldr	r3, [r3, #0]
 800773a:	699b      	ldr	r3, [r3, #24]
 800773c:	61fb      	str	r3, [r7, #28]
 800773e:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007740:	68fb      	ldr	r3, [r7, #12]
 8007742:	681b      	ldr	r3, [r3, #0]
 8007744:	681a      	ldr	r2, [r3, #0]
 8007746:	68fb      	ldr	r3, [r7, #12]
 8007748:	681b      	ldr	r3, [r3, #0]
 800774a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800774e:	601a      	str	r2, [r3, #0]
 8007750:	e170      	b.n	8007a34 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8007752:	68fb      	ldr	r3, [r7, #12]
 8007754:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007756:	2b02      	cmp	r3, #2
 8007758:	d11b      	bne.n	8007792 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800775a:	68fb      	ldr	r3, [r7, #12]
 800775c:	681b      	ldr	r3, [r3, #0]
 800775e:	681a      	ldr	r2, [r3, #0]
 8007760:	68fb      	ldr	r3, [r7, #12]
 8007762:	681b      	ldr	r3, [r3, #0]
 8007764:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007768:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800776a:	68fb      	ldr	r3, [r7, #12]
 800776c:	681b      	ldr	r3, [r3, #0]
 800776e:	681a      	ldr	r2, [r3, #0]
 8007770:	68fb      	ldr	r3, [r7, #12]
 8007772:	681b      	ldr	r3, [r3, #0]
 8007774:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007778:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800777a:	2300      	movs	r3, #0
 800777c:	61bb      	str	r3, [r7, #24]
 800777e:	68fb      	ldr	r3, [r7, #12]
 8007780:	681b      	ldr	r3, [r3, #0]
 8007782:	695b      	ldr	r3, [r3, #20]
 8007784:	61bb      	str	r3, [r7, #24]
 8007786:	68fb      	ldr	r3, [r7, #12]
 8007788:	681b      	ldr	r3, [r3, #0]
 800778a:	699b      	ldr	r3, [r3, #24]
 800778c:	61bb      	str	r3, [r7, #24]
 800778e:	69bb      	ldr	r3, [r7, #24]
 8007790:	e150      	b.n	8007a34 <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007792:	2300      	movs	r3, #0
 8007794:	617b      	str	r3, [r7, #20]
 8007796:	68fb      	ldr	r3, [r7, #12]
 8007798:	681b      	ldr	r3, [r3, #0]
 800779a:	695b      	ldr	r3, [r3, #20]
 800779c:	617b      	str	r3, [r7, #20]
 800779e:	68fb      	ldr	r3, [r7, #12]
 80077a0:	681b      	ldr	r3, [r3, #0]
 80077a2:	699b      	ldr	r3, [r3, #24]
 80077a4:	617b      	str	r3, [r7, #20]
 80077a6:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 80077a8:	e144      	b.n	8007a34 <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 80077aa:	68fb      	ldr	r3, [r7, #12]
 80077ac:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80077ae:	2b03      	cmp	r3, #3
 80077b0:	f200 80f1 	bhi.w	8007996 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80077b4:	68fb      	ldr	r3, [r7, #12]
 80077b6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80077b8:	2b01      	cmp	r3, #1
 80077ba:	d123      	bne.n	8007804 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80077bc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80077be:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80077c0:	68f8      	ldr	r0, [r7, #12]
 80077c2:	f000 fef7 	bl	80085b4 <I2C_WaitOnRXNEFlagUntilTimeout>
 80077c6:	4603      	mov	r3, r0
 80077c8:	2b00      	cmp	r3, #0
 80077ca:	d001      	beq.n	80077d0 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 80077cc:	2301      	movs	r3, #1
 80077ce:	e145      	b.n	8007a5c <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80077d0:	68fb      	ldr	r3, [r7, #12]
 80077d2:	681b      	ldr	r3, [r3, #0]
 80077d4:	691a      	ldr	r2, [r3, #16]
 80077d6:	68fb      	ldr	r3, [r7, #12]
 80077d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80077da:	b2d2      	uxtb	r2, r2
 80077dc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80077de:	68fb      	ldr	r3, [r7, #12]
 80077e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80077e2:	1c5a      	adds	r2, r3, #1
 80077e4:	68fb      	ldr	r3, [r7, #12]
 80077e6:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80077e8:	68fb      	ldr	r3, [r7, #12]
 80077ea:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80077ec:	3b01      	subs	r3, #1
 80077ee:	b29a      	uxth	r2, r3
 80077f0:	68fb      	ldr	r3, [r7, #12]
 80077f2:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80077f4:	68fb      	ldr	r3, [r7, #12]
 80077f6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80077f8:	b29b      	uxth	r3, r3
 80077fa:	3b01      	subs	r3, #1
 80077fc:	b29a      	uxth	r2, r3
 80077fe:	68fb      	ldr	r3, [r7, #12]
 8007800:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8007802:	e117      	b.n	8007a34 <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8007804:	68fb      	ldr	r3, [r7, #12]
 8007806:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007808:	2b02      	cmp	r3, #2
 800780a:	d14e      	bne.n	80078aa <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800780c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800780e:	9300      	str	r3, [sp, #0]
 8007810:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007812:	2200      	movs	r2, #0
 8007814:	4906      	ldr	r1, [pc, #24]	@ (8007830 <HAL_I2C_Mem_Read+0x22c>)
 8007816:	68f8      	ldr	r0, [r7, #12]
 8007818:	f000 fd22 	bl	8008260 <I2C_WaitOnFlagUntilTimeout>
 800781c:	4603      	mov	r3, r0
 800781e:	2b00      	cmp	r3, #0
 8007820:	d008      	beq.n	8007834 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8007822:	2301      	movs	r3, #1
 8007824:	e11a      	b.n	8007a5c <HAL_I2C_Mem_Read+0x458>
 8007826:	bf00      	nop
 8007828:	00100002 	.word	0x00100002
 800782c:	ffff0000 	.word	0xffff0000
 8007830:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007834:	68fb      	ldr	r3, [r7, #12]
 8007836:	681b      	ldr	r3, [r3, #0]
 8007838:	681a      	ldr	r2, [r3, #0]
 800783a:	68fb      	ldr	r3, [r7, #12]
 800783c:	681b      	ldr	r3, [r3, #0]
 800783e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007842:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007844:	68fb      	ldr	r3, [r7, #12]
 8007846:	681b      	ldr	r3, [r3, #0]
 8007848:	691a      	ldr	r2, [r3, #16]
 800784a:	68fb      	ldr	r3, [r7, #12]
 800784c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800784e:	b2d2      	uxtb	r2, r2
 8007850:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007852:	68fb      	ldr	r3, [r7, #12]
 8007854:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007856:	1c5a      	adds	r2, r3, #1
 8007858:	68fb      	ldr	r3, [r7, #12]
 800785a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800785c:	68fb      	ldr	r3, [r7, #12]
 800785e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007860:	3b01      	subs	r3, #1
 8007862:	b29a      	uxth	r2, r3
 8007864:	68fb      	ldr	r3, [r7, #12]
 8007866:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8007868:	68fb      	ldr	r3, [r7, #12]
 800786a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800786c:	b29b      	uxth	r3, r3
 800786e:	3b01      	subs	r3, #1
 8007870:	b29a      	uxth	r2, r3
 8007872:	68fb      	ldr	r3, [r7, #12]
 8007874:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007876:	68fb      	ldr	r3, [r7, #12]
 8007878:	681b      	ldr	r3, [r3, #0]
 800787a:	691a      	ldr	r2, [r3, #16]
 800787c:	68fb      	ldr	r3, [r7, #12]
 800787e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007880:	b2d2      	uxtb	r2, r2
 8007882:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007884:	68fb      	ldr	r3, [r7, #12]
 8007886:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007888:	1c5a      	adds	r2, r3, #1
 800788a:	68fb      	ldr	r3, [r7, #12]
 800788c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800788e:	68fb      	ldr	r3, [r7, #12]
 8007890:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007892:	3b01      	subs	r3, #1
 8007894:	b29a      	uxth	r2, r3
 8007896:	68fb      	ldr	r3, [r7, #12]
 8007898:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800789a:	68fb      	ldr	r3, [r7, #12]
 800789c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800789e:	b29b      	uxth	r3, r3
 80078a0:	3b01      	subs	r3, #1
 80078a2:	b29a      	uxth	r2, r3
 80078a4:	68fb      	ldr	r3, [r7, #12]
 80078a6:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80078a8:	e0c4      	b.n	8007a34 <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80078aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80078ac:	9300      	str	r3, [sp, #0]
 80078ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80078b0:	2200      	movs	r2, #0
 80078b2:	496c      	ldr	r1, [pc, #432]	@ (8007a64 <HAL_I2C_Mem_Read+0x460>)
 80078b4:	68f8      	ldr	r0, [r7, #12]
 80078b6:	f000 fcd3 	bl	8008260 <I2C_WaitOnFlagUntilTimeout>
 80078ba:	4603      	mov	r3, r0
 80078bc:	2b00      	cmp	r3, #0
 80078be:	d001      	beq.n	80078c4 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 80078c0:	2301      	movs	r3, #1
 80078c2:	e0cb      	b.n	8007a5c <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80078c4:	68fb      	ldr	r3, [r7, #12]
 80078c6:	681b      	ldr	r3, [r3, #0]
 80078c8:	681a      	ldr	r2, [r3, #0]
 80078ca:	68fb      	ldr	r3, [r7, #12]
 80078cc:	681b      	ldr	r3, [r3, #0]
 80078ce:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80078d2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80078d4:	68fb      	ldr	r3, [r7, #12]
 80078d6:	681b      	ldr	r3, [r3, #0]
 80078d8:	691a      	ldr	r2, [r3, #16]
 80078da:	68fb      	ldr	r3, [r7, #12]
 80078dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80078de:	b2d2      	uxtb	r2, r2
 80078e0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80078e2:	68fb      	ldr	r3, [r7, #12]
 80078e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80078e6:	1c5a      	adds	r2, r3, #1
 80078e8:	68fb      	ldr	r3, [r7, #12]
 80078ea:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80078ec:	68fb      	ldr	r3, [r7, #12]
 80078ee:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80078f0:	3b01      	subs	r3, #1
 80078f2:	b29a      	uxth	r2, r3
 80078f4:	68fb      	ldr	r3, [r7, #12]
 80078f6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80078f8:	68fb      	ldr	r3, [r7, #12]
 80078fa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80078fc:	b29b      	uxth	r3, r3
 80078fe:	3b01      	subs	r3, #1
 8007900:	b29a      	uxth	r2, r3
 8007902:	68fb      	ldr	r3, [r7, #12]
 8007904:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8007906:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007908:	9300      	str	r3, [sp, #0]
 800790a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800790c:	2200      	movs	r2, #0
 800790e:	4955      	ldr	r1, [pc, #340]	@ (8007a64 <HAL_I2C_Mem_Read+0x460>)
 8007910:	68f8      	ldr	r0, [r7, #12]
 8007912:	f000 fca5 	bl	8008260 <I2C_WaitOnFlagUntilTimeout>
 8007916:	4603      	mov	r3, r0
 8007918:	2b00      	cmp	r3, #0
 800791a:	d001      	beq.n	8007920 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 800791c:	2301      	movs	r3, #1
 800791e:	e09d      	b.n	8007a5c <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007920:	68fb      	ldr	r3, [r7, #12]
 8007922:	681b      	ldr	r3, [r3, #0]
 8007924:	681a      	ldr	r2, [r3, #0]
 8007926:	68fb      	ldr	r3, [r7, #12]
 8007928:	681b      	ldr	r3, [r3, #0]
 800792a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800792e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007930:	68fb      	ldr	r3, [r7, #12]
 8007932:	681b      	ldr	r3, [r3, #0]
 8007934:	691a      	ldr	r2, [r3, #16]
 8007936:	68fb      	ldr	r3, [r7, #12]
 8007938:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800793a:	b2d2      	uxtb	r2, r2
 800793c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800793e:	68fb      	ldr	r3, [r7, #12]
 8007940:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007942:	1c5a      	adds	r2, r3, #1
 8007944:	68fb      	ldr	r3, [r7, #12]
 8007946:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007948:	68fb      	ldr	r3, [r7, #12]
 800794a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800794c:	3b01      	subs	r3, #1
 800794e:	b29a      	uxth	r2, r3
 8007950:	68fb      	ldr	r3, [r7, #12]
 8007952:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8007954:	68fb      	ldr	r3, [r7, #12]
 8007956:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007958:	b29b      	uxth	r3, r3
 800795a:	3b01      	subs	r3, #1
 800795c:	b29a      	uxth	r2, r3
 800795e:	68fb      	ldr	r3, [r7, #12]
 8007960:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007962:	68fb      	ldr	r3, [r7, #12]
 8007964:	681b      	ldr	r3, [r3, #0]
 8007966:	691a      	ldr	r2, [r3, #16]
 8007968:	68fb      	ldr	r3, [r7, #12]
 800796a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800796c:	b2d2      	uxtb	r2, r2
 800796e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007970:	68fb      	ldr	r3, [r7, #12]
 8007972:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007974:	1c5a      	adds	r2, r3, #1
 8007976:	68fb      	ldr	r3, [r7, #12]
 8007978:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800797a:	68fb      	ldr	r3, [r7, #12]
 800797c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800797e:	3b01      	subs	r3, #1
 8007980:	b29a      	uxth	r2, r3
 8007982:	68fb      	ldr	r3, [r7, #12]
 8007984:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8007986:	68fb      	ldr	r3, [r7, #12]
 8007988:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800798a:	b29b      	uxth	r3, r3
 800798c:	3b01      	subs	r3, #1
 800798e:	b29a      	uxth	r2, r3
 8007990:	68fb      	ldr	r3, [r7, #12]
 8007992:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8007994:	e04e      	b.n	8007a34 <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007996:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007998:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800799a:	68f8      	ldr	r0, [r7, #12]
 800799c:	f000 fe0a 	bl	80085b4 <I2C_WaitOnRXNEFlagUntilTimeout>
 80079a0:	4603      	mov	r3, r0
 80079a2:	2b00      	cmp	r3, #0
 80079a4:	d001      	beq.n	80079aa <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 80079a6:	2301      	movs	r3, #1
 80079a8:	e058      	b.n	8007a5c <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80079aa:	68fb      	ldr	r3, [r7, #12]
 80079ac:	681b      	ldr	r3, [r3, #0]
 80079ae:	691a      	ldr	r2, [r3, #16]
 80079b0:	68fb      	ldr	r3, [r7, #12]
 80079b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80079b4:	b2d2      	uxtb	r2, r2
 80079b6:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80079b8:	68fb      	ldr	r3, [r7, #12]
 80079ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80079bc:	1c5a      	adds	r2, r3, #1
 80079be:	68fb      	ldr	r3, [r7, #12]
 80079c0:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80079c2:	68fb      	ldr	r3, [r7, #12]
 80079c4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80079c6:	3b01      	subs	r3, #1
 80079c8:	b29a      	uxth	r2, r3
 80079ca:	68fb      	ldr	r3, [r7, #12]
 80079cc:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80079ce:	68fb      	ldr	r3, [r7, #12]
 80079d0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80079d2:	b29b      	uxth	r3, r3
 80079d4:	3b01      	subs	r3, #1
 80079d6:	b29a      	uxth	r2, r3
 80079d8:	68fb      	ldr	r3, [r7, #12]
 80079da:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80079dc:	68fb      	ldr	r3, [r7, #12]
 80079de:	681b      	ldr	r3, [r3, #0]
 80079e0:	695b      	ldr	r3, [r3, #20]
 80079e2:	f003 0304 	and.w	r3, r3, #4
 80079e6:	2b04      	cmp	r3, #4
 80079e8:	d124      	bne.n	8007a34 <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 80079ea:	68fb      	ldr	r3, [r7, #12]
 80079ec:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80079ee:	2b03      	cmp	r3, #3
 80079f0:	d107      	bne.n	8007a02 <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80079f2:	68fb      	ldr	r3, [r7, #12]
 80079f4:	681b      	ldr	r3, [r3, #0]
 80079f6:	681a      	ldr	r2, [r3, #0]
 80079f8:	68fb      	ldr	r3, [r7, #12]
 80079fa:	681b      	ldr	r3, [r3, #0]
 80079fc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007a00:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007a02:	68fb      	ldr	r3, [r7, #12]
 8007a04:	681b      	ldr	r3, [r3, #0]
 8007a06:	691a      	ldr	r2, [r3, #16]
 8007a08:	68fb      	ldr	r3, [r7, #12]
 8007a0a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007a0c:	b2d2      	uxtb	r2, r2
 8007a0e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007a10:	68fb      	ldr	r3, [r7, #12]
 8007a12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007a14:	1c5a      	adds	r2, r3, #1
 8007a16:	68fb      	ldr	r3, [r7, #12]
 8007a18:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007a1a:	68fb      	ldr	r3, [r7, #12]
 8007a1c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007a1e:	3b01      	subs	r3, #1
 8007a20:	b29a      	uxth	r2, r3
 8007a22:	68fb      	ldr	r3, [r7, #12]
 8007a24:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8007a26:	68fb      	ldr	r3, [r7, #12]
 8007a28:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007a2a:	b29b      	uxth	r3, r3
 8007a2c:	3b01      	subs	r3, #1
 8007a2e:	b29a      	uxth	r2, r3
 8007a30:	68fb      	ldr	r3, [r7, #12]
 8007a32:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8007a34:	68fb      	ldr	r3, [r7, #12]
 8007a36:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007a38:	2b00      	cmp	r3, #0
 8007a3a:	f47f aeb6 	bne.w	80077aa <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8007a3e:	68fb      	ldr	r3, [r7, #12]
 8007a40:	2220      	movs	r2, #32
 8007a42:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8007a46:	68fb      	ldr	r3, [r7, #12]
 8007a48:	2200      	movs	r2, #0
 8007a4a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007a4e:	68fb      	ldr	r3, [r7, #12]
 8007a50:	2200      	movs	r2, #0
 8007a52:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8007a56:	2300      	movs	r3, #0
 8007a58:	e000      	b.n	8007a5c <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 8007a5a:	2302      	movs	r3, #2
  }
}
 8007a5c:	4618      	mov	r0, r3
 8007a5e:	3728      	adds	r7, #40	@ 0x28
 8007a60:	46bd      	mov	sp, r7
 8007a62:	bd80      	pop	{r7, pc}
 8007a64:	00010004 	.word	0x00010004

08007a68 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8007a68:	b580      	push	{r7, lr}
 8007a6a:	b08a      	sub	sp, #40	@ 0x28
 8007a6c:	af02      	add	r7, sp, #8
 8007a6e:	60f8      	str	r0, [r7, #12]
 8007a70:	607a      	str	r2, [r7, #4]
 8007a72:	603b      	str	r3, [r7, #0]
 8007a74:	460b      	mov	r3, r1
 8007a76:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8007a78:	f7fd fe94 	bl	80057a4 <HAL_GetTick>
 8007a7c:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 8007a7e:	2300      	movs	r3, #0
 8007a80:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007a82:	68fb      	ldr	r3, [r7, #12]
 8007a84:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007a88:	b2db      	uxtb	r3, r3
 8007a8a:	2b20      	cmp	r3, #32
 8007a8c:	f040 8111 	bne.w	8007cb2 <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8007a90:	69fb      	ldr	r3, [r7, #28]
 8007a92:	9300      	str	r3, [sp, #0]
 8007a94:	2319      	movs	r3, #25
 8007a96:	2201      	movs	r2, #1
 8007a98:	4988      	ldr	r1, [pc, #544]	@ (8007cbc <HAL_I2C_IsDeviceReady+0x254>)
 8007a9a:	68f8      	ldr	r0, [r7, #12]
 8007a9c:	f000 fbe0 	bl	8008260 <I2C_WaitOnFlagUntilTimeout>
 8007aa0:	4603      	mov	r3, r0
 8007aa2:	2b00      	cmp	r3, #0
 8007aa4:	d001      	beq.n	8007aaa <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 8007aa6:	2302      	movs	r3, #2
 8007aa8:	e104      	b.n	8007cb4 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007aaa:	68fb      	ldr	r3, [r7, #12]
 8007aac:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007ab0:	2b01      	cmp	r3, #1
 8007ab2:	d101      	bne.n	8007ab8 <HAL_I2C_IsDeviceReady+0x50>
 8007ab4:	2302      	movs	r3, #2
 8007ab6:	e0fd      	b.n	8007cb4 <HAL_I2C_IsDeviceReady+0x24c>
 8007ab8:	68fb      	ldr	r3, [r7, #12]
 8007aba:	2201      	movs	r2, #1
 8007abc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8007ac0:	68fb      	ldr	r3, [r7, #12]
 8007ac2:	681b      	ldr	r3, [r3, #0]
 8007ac4:	681b      	ldr	r3, [r3, #0]
 8007ac6:	f003 0301 	and.w	r3, r3, #1
 8007aca:	2b01      	cmp	r3, #1
 8007acc:	d007      	beq.n	8007ade <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8007ace:	68fb      	ldr	r3, [r7, #12]
 8007ad0:	681b      	ldr	r3, [r3, #0]
 8007ad2:	681a      	ldr	r2, [r3, #0]
 8007ad4:	68fb      	ldr	r3, [r7, #12]
 8007ad6:	681b      	ldr	r3, [r3, #0]
 8007ad8:	f042 0201 	orr.w	r2, r2, #1
 8007adc:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8007ade:	68fb      	ldr	r3, [r7, #12]
 8007ae0:	681b      	ldr	r3, [r3, #0]
 8007ae2:	681a      	ldr	r2, [r3, #0]
 8007ae4:	68fb      	ldr	r3, [r7, #12]
 8007ae6:	681b      	ldr	r3, [r3, #0]
 8007ae8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8007aec:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8007aee:	68fb      	ldr	r3, [r7, #12]
 8007af0:	2224      	movs	r2, #36	@ 0x24
 8007af2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007af6:	68fb      	ldr	r3, [r7, #12]
 8007af8:	2200      	movs	r2, #0
 8007afa:	641a      	str	r2, [r3, #64]	@ 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8007afc:	68fb      	ldr	r3, [r7, #12]
 8007afe:	4a70      	ldr	r2, [pc, #448]	@ (8007cc0 <HAL_I2C_IsDeviceReady+0x258>)
 8007b00:	62da      	str	r2, [r3, #44]	@ 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007b02:	68fb      	ldr	r3, [r7, #12]
 8007b04:	681b      	ldr	r3, [r3, #0]
 8007b06:	681a      	ldr	r2, [r3, #0]
 8007b08:	68fb      	ldr	r3, [r7, #12]
 8007b0a:	681b      	ldr	r3, [r3, #0]
 8007b0c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8007b10:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8007b12:	69fb      	ldr	r3, [r7, #28]
 8007b14:	9300      	str	r3, [sp, #0]
 8007b16:	683b      	ldr	r3, [r7, #0]
 8007b18:	2200      	movs	r2, #0
 8007b1a:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8007b1e:	68f8      	ldr	r0, [r7, #12]
 8007b20:	f000 fb9e 	bl	8008260 <I2C_WaitOnFlagUntilTimeout>
 8007b24:	4603      	mov	r3, r0
 8007b26:	2b00      	cmp	r3, #0
 8007b28:	d00d      	beq.n	8007b46 <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8007b2a:	68fb      	ldr	r3, [r7, #12]
 8007b2c:	681b      	ldr	r3, [r3, #0]
 8007b2e:	681b      	ldr	r3, [r3, #0]
 8007b30:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007b34:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007b38:	d103      	bne.n	8007b42 <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8007b3a:	68fb      	ldr	r3, [r7, #12]
 8007b3c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007b40:	641a      	str	r2, [r3, #64]	@ 0x40
        }
        return HAL_TIMEOUT;
 8007b42:	2303      	movs	r3, #3
 8007b44:	e0b6      	b.n	8007cb4 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8007b46:	897b      	ldrh	r3, [r7, #10]
 8007b48:	b2db      	uxtb	r3, r3
 8007b4a:	461a      	mov	r2, r3
 8007b4c:	68fb      	ldr	r3, [r7, #12]
 8007b4e:	681b      	ldr	r3, [r3, #0]
 8007b50:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8007b54:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8007b56:	f7fd fe25 	bl	80057a4 <HAL_GetTick>
 8007b5a:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8007b5c:	68fb      	ldr	r3, [r7, #12]
 8007b5e:	681b      	ldr	r3, [r3, #0]
 8007b60:	695b      	ldr	r3, [r3, #20]
 8007b62:	f003 0302 	and.w	r3, r3, #2
 8007b66:	2b02      	cmp	r3, #2
 8007b68:	bf0c      	ite	eq
 8007b6a:	2301      	moveq	r3, #1
 8007b6c:	2300      	movne	r3, #0
 8007b6e:	b2db      	uxtb	r3, r3
 8007b70:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8007b72:	68fb      	ldr	r3, [r7, #12]
 8007b74:	681b      	ldr	r3, [r3, #0]
 8007b76:	695b      	ldr	r3, [r3, #20]
 8007b78:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007b7c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007b80:	bf0c      	ite	eq
 8007b82:	2301      	moveq	r3, #1
 8007b84:	2300      	movne	r3, #0
 8007b86:	b2db      	uxtb	r3, r3
 8007b88:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8007b8a:	e025      	b.n	8007bd8 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8007b8c:	f7fd fe0a 	bl	80057a4 <HAL_GetTick>
 8007b90:	4602      	mov	r2, r0
 8007b92:	69fb      	ldr	r3, [r7, #28]
 8007b94:	1ad3      	subs	r3, r2, r3
 8007b96:	683a      	ldr	r2, [r7, #0]
 8007b98:	429a      	cmp	r2, r3
 8007b9a:	d302      	bcc.n	8007ba2 <HAL_I2C_IsDeviceReady+0x13a>
 8007b9c:	683b      	ldr	r3, [r7, #0]
 8007b9e:	2b00      	cmp	r3, #0
 8007ba0:	d103      	bne.n	8007baa <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8007ba2:	68fb      	ldr	r3, [r7, #12]
 8007ba4:	22a0      	movs	r2, #160	@ 0xa0
 8007ba6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8007baa:	68fb      	ldr	r3, [r7, #12]
 8007bac:	681b      	ldr	r3, [r3, #0]
 8007bae:	695b      	ldr	r3, [r3, #20]
 8007bb0:	f003 0302 	and.w	r3, r3, #2
 8007bb4:	2b02      	cmp	r3, #2
 8007bb6:	bf0c      	ite	eq
 8007bb8:	2301      	moveq	r3, #1
 8007bba:	2300      	movne	r3, #0
 8007bbc:	b2db      	uxtb	r3, r3
 8007bbe:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8007bc0:	68fb      	ldr	r3, [r7, #12]
 8007bc2:	681b      	ldr	r3, [r3, #0]
 8007bc4:	695b      	ldr	r3, [r3, #20]
 8007bc6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007bca:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007bce:	bf0c      	ite	eq
 8007bd0:	2301      	moveq	r3, #1
 8007bd2:	2300      	movne	r3, #0
 8007bd4:	b2db      	uxtb	r3, r3
 8007bd6:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8007bd8:	68fb      	ldr	r3, [r7, #12]
 8007bda:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007bde:	b2db      	uxtb	r3, r3
 8007be0:	2ba0      	cmp	r3, #160	@ 0xa0
 8007be2:	d005      	beq.n	8007bf0 <HAL_I2C_IsDeviceReady+0x188>
 8007be4:	7dfb      	ldrb	r3, [r7, #23]
 8007be6:	2b00      	cmp	r3, #0
 8007be8:	d102      	bne.n	8007bf0 <HAL_I2C_IsDeviceReady+0x188>
 8007bea:	7dbb      	ldrb	r3, [r7, #22]
 8007bec:	2b00      	cmp	r3, #0
 8007bee:	d0cd      	beq.n	8007b8c <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8007bf0:	68fb      	ldr	r3, [r7, #12]
 8007bf2:	2220      	movs	r2, #32
 8007bf4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8007bf8:	68fb      	ldr	r3, [r7, #12]
 8007bfa:	681b      	ldr	r3, [r3, #0]
 8007bfc:	695b      	ldr	r3, [r3, #20]
 8007bfe:	f003 0302 	and.w	r3, r3, #2
 8007c02:	2b02      	cmp	r3, #2
 8007c04:	d129      	bne.n	8007c5a <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007c06:	68fb      	ldr	r3, [r7, #12]
 8007c08:	681b      	ldr	r3, [r3, #0]
 8007c0a:	681a      	ldr	r2, [r3, #0]
 8007c0c:	68fb      	ldr	r3, [r7, #12]
 8007c0e:	681b      	ldr	r3, [r3, #0]
 8007c10:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007c14:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007c16:	2300      	movs	r3, #0
 8007c18:	613b      	str	r3, [r7, #16]
 8007c1a:	68fb      	ldr	r3, [r7, #12]
 8007c1c:	681b      	ldr	r3, [r3, #0]
 8007c1e:	695b      	ldr	r3, [r3, #20]
 8007c20:	613b      	str	r3, [r7, #16]
 8007c22:	68fb      	ldr	r3, [r7, #12]
 8007c24:	681b      	ldr	r3, [r3, #0]
 8007c26:	699b      	ldr	r3, [r3, #24]
 8007c28:	613b      	str	r3, [r7, #16]
 8007c2a:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8007c2c:	69fb      	ldr	r3, [r7, #28]
 8007c2e:	9300      	str	r3, [sp, #0]
 8007c30:	2319      	movs	r3, #25
 8007c32:	2201      	movs	r2, #1
 8007c34:	4921      	ldr	r1, [pc, #132]	@ (8007cbc <HAL_I2C_IsDeviceReady+0x254>)
 8007c36:	68f8      	ldr	r0, [r7, #12]
 8007c38:	f000 fb12 	bl	8008260 <I2C_WaitOnFlagUntilTimeout>
 8007c3c:	4603      	mov	r3, r0
 8007c3e:	2b00      	cmp	r3, #0
 8007c40:	d001      	beq.n	8007c46 <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 8007c42:	2301      	movs	r3, #1
 8007c44:	e036      	b.n	8007cb4 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 8007c46:	68fb      	ldr	r3, [r7, #12]
 8007c48:	2220      	movs	r2, #32
 8007c4a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007c4e:	68fb      	ldr	r3, [r7, #12]
 8007c50:	2200      	movs	r2, #0
 8007c52:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_OK;
 8007c56:	2300      	movs	r3, #0
 8007c58:	e02c      	b.n	8007cb4 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007c5a:	68fb      	ldr	r3, [r7, #12]
 8007c5c:	681b      	ldr	r3, [r3, #0]
 8007c5e:	681a      	ldr	r2, [r3, #0]
 8007c60:	68fb      	ldr	r3, [r7, #12]
 8007c62:	681b      	ldr	r3, [r3, #0]
 8007c64:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007c68:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007c6a:	68fb      	ldr	r3, [r7, #12]
 8007c6c:	681b      	ldr	r3, [r3, #0]
 8007c6e:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8007c72:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8007c74:	69fb      	ldr	r3, [r7, #28]
 8007c76:	9300      	str	r3, [sp, #0]
 8007c78:	2319      	movs	r3, #25
 8007c7a:	2201      	movs	r2, #1
 8007c7c:	490f      	ldr	r1, [pc, #60]	@ (8007cbc <HAL_I2C_IsDeviceReady+0x254>)
 8007c7e:	68f8      	ldr	r0, [r7, #12]
 8007c80:	f000 faee 	bl	8008260 <I2C_WaitOnFlagUntilTimeout>
 8007c84:	4603      	mov	r3, r0
 8007c86:	2b00      	cmp	r3, #0
 8007c88:	d001      	beq.n	8007c8e <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 8007c8a:	2301      	movs	r3, #1
 8007c8c:	e012      	b.n	8007cb4 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8007c8e:	69bb      	ldr	r3, [r7, #24]
 8007c90:	3301      	adds	r3, #1
 8007c92:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8007c94:	69ba      	ldr	r2, [r7, #24]
 8007c96:	687b      	ldr	r3, [r7, #4]
 8007c98:	429a      	cmp	r2, r3
 8007c9a:	f4ff af32 	bcc.w	8007b02 <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 8007c9e:	68fb      	ldr	r3, [r7, #12]
 8007ca0:	2220      	movs	r2, #32
 8007ca2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007ca6:	68fb      	ldr	r3, [r7, #12]
 8007ca8:	2200      	movs	r2, #0
 8007caa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8007cae:	2301      	movs	r3, #1
 8007cb0:	e000      	b.n	8007cb4 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 8007cb2:	2302      	movs	r3, #2
  }
}
 8007cb4:	4618      	mov	r0, r3
 8007cb6:	3720      	adds	r7, #32
 8007cb8:	46bd      	mov	sp, r7
 8007cba:	bd80      	pop	{r7, pc}
 8007cbc:	00100002 	.word	0x00100002
 8007cc0:	ffff0000 	.word	0xffff0000

08007cc4 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8007cc4:	b580      	push	{r7, lr}
 8007cc6:	b088      	sub	sp, #32
 8007cc8:	af02      	add	r7, sp, #8
 8007cca:	60f8      	str	r0, [r7, #12]
 8007ccc:	607a      	str	r2, [r7, #4]
 8007cce:	603b      	str	r3, [r7, #0]
 8007cd0:	460b      	mov	r3, r1
 8007cd2:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8007cd4:	68fb      	ldr	r3, [r7, #12]
 8007cd6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007cd8:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8007cda:	697b      	ldr	r3, [r7, #20]
 8007cdc:	2b08      	cmp	r3, #8
 8007cde:	d006      	beq.n	8007cee <I2C_MasterRequestWrite+0x2a>
 8007ce0:	697b      	ldr	r3, [r7, #20]
 8007ce2:	2b01      	cmp	r3, #1
 8007ce4:	d003      	beq.n	8007cee <I2C_MasterRequestWrite+0x2a>
 8007ce6:	697b      	ldr	r3, [r7, #20]
 8007ce8:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8007cec:	d108      	bne.n	8007d00 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007cee:	68fb      	ldr	r3, [r7, #12]
 8007cf0:	681b      	ldr	r3, [r3, #0]
 8007cf2:	681a      	ldr	r2, [r3, #0]
 8007cf4:	68fb      	ldr	r3, [r7, #12]
 8007cf6:	681b      	ldr	r3, [r3, #0]
 8007cf8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8007cfc:	601a      	str	r2, [r3, #0]
 8007cfe:	e00b      	b.n	8007d18 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8007d00:	68fb      	ldr	r3, [r7, #12]
 8007d02:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007d04:	2b12      	cmp	r3, #18
 8007d06:	d107      	bne.n	8007d18 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007d08:	68fb      	ldr	r3, [r7, #12]
 8007d0a:	681b      	ldr	r3, [r3, #0]
 8007d0c:	681a      	ldr	r2, [r3, #0]
 8007d0e:	68fb      	ldr	r3, [r7, #12]
 8007d10:	681b      	ldr	r3, [r3, #0]
 8007d12:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8007d16:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8007d18:	683b      	ldr	r3, [r7, #0]
 8007d1a:	9300      	str	r3, [sp, #0]
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	2200      	movs	r2, #0
 8007d20:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8007d24:	68f8      	ldr	r0, [r7, #12]
 8007d26:	f000 fa9b 	bl	8008260 <I2C_WaitOnFlagUntilTimeout>
 8007d2a:	4603      	mov	r3, r0
 8007d2c:	2b00      	cmp	r3, #0
 8007d2e:	d00d      	beq.n	8007d4c <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8007d30:	68fb      	ldr	r3, [r7, #12]
 8007d32:	681b      	ldr	r3, [r3, #0]
 8007d34:	681b      	ldr	r3, [r3, #0]
 8007d36:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007d3a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007d3e:	d103      	bne.n	8007d48 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8007d40:	68fb      	ldr	r3, [r7, #12]
 8007d42:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007d46:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8007d48:	2303      	movs	r3, #3
 8007d4a:	e035      	b.n	8007db8 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8007d4c:	68fb      	ldr	r3, [r7, #12]
 8007d4e:	691b      	ldr	r3, [r3, #16]
 8007d50:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007d54:	d108      	bne.n	8007d68 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8007d56:	897b      	ldrh	r3, [r7, #10]
 8007d58:	b2db      	uxtb	r3, r3
 8007d5a:	461a      	mov	r2, r3
 8007d5c:	68fb      	ldr	r3, [r7, #12]
 8007d5e:	681b      	ldr	r3, [r3, #0]
 8007d60:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8007d64:	611a      	str	r2, [r3, #16]
 8007d66:	e01b      	b.n	8007da0 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8007d68:	897b      	ldrh	r3, [r7, #10]
 8007d6a:	11db      	asrs	r3, r3, #7
 8007d6c:	b2db      	uxtb	r3, r3
 8007d6e:	f003 0306 	and.w	r3, r3, #6
 8007d72:	b2db      	uxtb	r3, r3
 8007d74:	f063 030f 	orn	r3, r3, #15
 8007d78:	b2da      	uxtb	r2, r3
 8007d7a:	68fb      	ldr	r3, [r7, #12]
 8007d7c:	681b      	ldr	r3, [r3, #0]
 8007d7e:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8007d80:	683b      	ldr	r3, [r7, #0]
 8007d82:	687a      	ldr	r2, [r7, #4]
 8007d84:	490e      	ldr	r1, [pc, #56]	@ (8007dc0 <I2C_MasterRequestWrite+0xfc>)
 8007d86:	68f8      	ldr	r0, [r7, #12]
 8007d88:	f000 fae4 	bl	8008354 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007d8c:	4603      	mov	r3, r0
 8007d8e:	2b00      	cmp	r3, #0
 8007d90:	d001      	beq.n	8007d96 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8007d92:	2301      	movs	r3, #1
 8007d94:	e010      	b.n	8007db8 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8007d96:	897b      	ldrh	r3, [r7, #10]
 8007d98:	b2da      	uxtb	r2, r3
 8007d9a:	68fb      	ldr	r3, [r7, #12]
 8007d9c:	681b      	ldr	r3, [r3, #0]
 8007d9e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8007da0:	683b      	ldr	r3, [r7, #0]
 8007da2:	687a      	ldr	r2, [r7, #4]
 8007da4:	4907      	ldr	r1, [pc, #28]	@ (8007dc4 <I2C_MasterRequestWrite+0x100>)
 8007da6:	68f8      	ldr	r0, [r7, #12]
 8007da8:	f000 fad4 	bl	8008354 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007dac:	4603      	mov	r3, r0
 8007dae:	2b00      	cmp	r3, #0
 8007db0:	d001      	beq.n	8007db6 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8007db2:	2301      	movs	r3, #1
 8007db4:	e000      	b.n	8007db8 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8007db6:	2300      	movs	r3, #0
}
 8007db8:	4618      	mov	r0, r3
 8007dba:	3718      	adds	r7, #24
 8007dbc:	46bd      	mov	sp, r7
 8007dbe:	bd80      	pop	{r7, pc}
 8007dc0:	00010008 	.word	0x00010008
 8007dc4:	00010002 	.word	0x00010002

08007dc8 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8007dc8:	b580      	push	{r7, lr}
 8007dca:	b088      	sub	sp, #32
 8007dcc:	af02      	add	r7, sp, #8
 8007dce:	60f8      	str	r0, [r7, #12]
 8007dd0:	607a      	str	r2, [r7, #4]
 8007dd2:	603b      	str	r3, [r7, #0]
 8007dd4:	460b      	mov	r3, r1
 8007dd6:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8007dd8:	68fb      	ldr	r3, [r7, #12]
 8007dda:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007ddc:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007dde:	68fb      	ldr	r3, [r7, #12]
 8007de0:	681b      	ldr	r3, [r3, #0]
 8007de2:	681a      	ldr	r2, [r3, #0]
 8007de4:	68fb      	ldr	r3, [r7, #12]
 8007de6:	681b      	ldr	r3, [r3, #0]
 8007de8:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8007dec:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8007dee:	697b      	ldr	r3, [r7, #20]
 8007df0:	2b08      	cmp	r3, #8
 8007df2:	d006      	beq.n	8007e02 <I2C_MasterRequestRead+0x3a>
 8007df4:	697b      	ldr	r3, [r7, #20]
 8007df6:	2b01      	cmp	r3, #1
 8007df8:	d003      	beq.n	8007e02 <I2C_MasterRequestRead+0x3a>
 8007dfa:	697b      	ldr	r3, [r7, #20]
 8007dfc:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8007e00:	d108      	bne.n	8007e14 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007e02:	68fb      	ldr	r3, [r7, #12]
 8007e04:	681b      	ldr	r3, [r3, #0]
 8007e06:	681a      	ldr	r2, [r3, #0]
 8007e08:	68fb      	ldr	r3, [r7, #12]
 8007e0a:	681b      	ldr	r3, [r3, #0]
 8007e0c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8007e10:	601a      	str	r2, [r3, #0]
 8007e12:	e00b      	b.n	8007e2c <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8007e14:	68fb      	ldr	r3, [r7, #12]
 8007e16:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007e18:	2b11      	cmp	r3, #17
 8007e1a:	d107      	bne.n	8007e2c <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007e1c:	68fb      	ldr	r3, [r7, #12]
 8007e1e:	681b      	ldr	r3, [r3, #0]
 8007e20:	681a      	ldr	r2, [r3, #0]
 8007e22:	68fb      	ldr	r3, [r7, #12]
 8007e24:	681b      	ldr	r3, [r3, #0]
 8007e26:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8007e2a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8007e2c:	683b      	ldr	r3, [r7, #0]
 8007e2e:	9300      	str	r3, [sp, #0]
 8007e30:	687b      	ldr	r3, [r7, #4]
 8007e32:	2200      	movs	r2, #0
 8007e34:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8007e38:	68f8      	ldr	r0, [r7, #12]
 8007e3a:	f000 fa11 	bl	8008260 <I2C_WaitOnFlagUntilTimeout>
 8007e3e:	4603      	mov	r3, r0
 8007e40:	2b00      	cmp	r3, #0
 8007e42:	d00d      	beq.n	8007e60 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8007e44:	68fb      	ldr	r3, [r7, #12]
 8007e46:	681b      	ldr	r3, [r3, #0]
 8007e48:	681b      	ldr	r3, [r3, #0]
 8007e4a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007e4e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007e52:	d103      	bne.n	8007e5c <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8007e54:	68fb      	ldr	r3, [r7, #12]
 8007e56:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007e5a:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8007e5c:	2303      	movs	r3, #3
 8007e5e:	e079      	b.n	8007f54 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8007e60:	68fb      	ldr	r3, [r7, #12]
 8007e62:	691b      	ldr	r3, [r3, #16]
 8007e64:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007e68:	d108      	bne.n	8007e7c <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8007e6a:	897b      	ldrh	r3, [r7, #10]
 8007e6c:	b2db      	uxtb	r3, r3
 8007e6e:	f043 0301 	orr.w	r3, r3, #1
 8007e72:	b2da      	uxtb	r2, r3
 8007e74:	68fb      	ldr	r3, [r7, #12]
 8007e76:	681b      	ldr	r3, [r3, #0]
 8007e78:	611a      	str	r2, [r3, #16]
 8007e7a:	e05f      	b.n	8007f3c <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8007e7c:	897b      	ldrh	r3, [r7, #10]
 8007e7e:	11db      	asrs	r3, r3, #7
 8007e80:	b2db      	uxtb	r3, r3
 8007e82:	f003 0306 	and.w	r3, r3, #6
 8007e86:	b2db      	uxtb	r3, r3
 8007e88:	f063 030f 	orn	r3, r3, #15
 8007e8c:	b2da      	uxtb	r2, r3
 8007e8e:	68fb      	ldr	r3, [r7, #12]
 8007e90:	681b      	ldr	r3, [r3, #0]
 8007e92:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8007e94:	683b      	ldr	r3, [r7, #0]
 8007e96:	687a      	ldr	r2, [r7, #4]
 8007e98:	4930      	ldr	r1, [pc, #192]	@ (8007f5c <I2C_MasterRequestRead+0x194>)
 8007e9a:	68f8      	ldr	r0, [r7, #12]
 8007e9c:	f000 fa5a 	bl	8008354 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007ea0:	4603      	mov	r3, r0
 8007ea2:	2b00      	cmp	r3, #0
 8007ea4:	d001      	beq.n	8007eaa <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8007ea6:	2301      	movs	r3, #1
 8007ea8:	e054      	b.n	8007f54 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8007eaa:	897b      	ldrh	r3, [r7, #10]
 8007eac:	b2da      	uxtb	r2, r3
 8007eae:	68fb      	ldr	r3, [r7, #12]
 8007eb0:	681b      	ldr	r3, [r3, #0]
 8007eb2:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8007eb4:	683b      	ldr	r3, [r7, #0]
 8007eb6:	687a      	ldr	r2, [r7, #4]
 8007eb8:	4929      	ldr	r1, [pc, #164]	@ (8007f60 <I2C_MasterRequestRead+0x198>)
 8007eba:	68f8      	ldr	r0, [r7, #12]
 8007ebc:	f000 fa4a 	bl	8008354 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007ec0:	4603      	mov	r3, r0
 8007ec2:	2b00      	cmp	r3, #0
 8007ec4:	d001      	beq.n	8007eca <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8007ec6:	2301      	movs	r3, #1
 8007ec8:	e044      	b.n	8007f54 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007eca:	2300      	movs	r3, #0
 8007ecc:	613b      	str	r3, [r7, #16]
 8007ece:	68fb      	ldr	r3, [r7, #12]
 8007ed0:	681b      	ldr	r3, [r3, #0]
 8007ed2:	695b      	ldr	r3, [r3, #20]
 8007ed4:	613b      	str	r3, [r7, #16]
 8007ed6:	68fb      	ldr	r3, [r7, #12]
 8007ed8:	681b      	ldr	r3, [r3, #0]
 8007eda:	699b      	ldr	r3, [r3, #24]
 8007edc:	613b      	str	r3, [r7, #16]
 8007ede:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007ee0:	68fb      	ldr	r3, [r7, #12]
 8007ee2:	681b      	ldr	r3, [r3, #0]
 8007ee4:	681a      	ldr	r2, [r3, #0]
 8007ee6:	68fb      	ldr	r3, [r7, #12]
 8007ee8:	681b      	ldr	r3, [r3, #0]
 8007eea:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8007eee:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8007ef0:	683b      	ldr	r3, [r7, #0]
 8007ef2:	9300      	str	r3, [sp, #0]
 8007ef4:	687b      	ldr	r3, [r7, #4]
 8007ef6:	2200      	movs	r2, #0
 8007ef8:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8007efc:	68f8      	ldr	r0, [r7, #12]
 8007efe:	f000 f9af 	bl	8008260 <I2C_WaitOnFlagUntilTimeout>
 8007f02:	4603      	mov	r3, r0
 8007f04:	2b00      	cmp	r3, #0
 8007f06:	d00d      	beq.n	8007f24 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8007f08:	68fb      	ldr	r3, [r7, #12]
 8007f0a:	681b      	ldr	r3, [r3, #0]
 8007f0c:	681b      	ldr	r3, [r3, #0]
 8007f0e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007f12:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007f16:	d103      	bne.n	8007f20 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8007f18:	68fb      	ldr	r3, [r7, #12]
 8007f1a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007f1e:	641a      	str	r2, [r3, #64]	@ 0x40
      }
      return HAL_TIMEOUT;
 8007f20:	2303      	movs	r3, #3
 8007f22:	e017      	b.n	8007f54 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8007f24:	897b      	ldrh	r3, [r7, #10]
 8007f26:	11db      	asrs	r3, r3, #7
 8007f28:	b2db      	uxtb	r3, r3
 8007f2a:	f003 0306 	and.w	r3, r3, #6
 8007f2e:	b2db      	uxtb	r3, r3
 8007f30:	f063 030e 	orn	r3, r3, #14
 8007f34:	b2da      	uxtb	r2, r3
 8007f36:	68fb      	ldr	r3, [r7, #12]
 8007f38:	681b      	ldr	r3, [r3, #0]
 8007f3a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8007f3c:	683b      	ldr	r3, [r7, #0]
 8007f3e:	687a      	ldr	r2, [r7, #4]
 8007f40:	4907      	ldr	r1, [pc, #28]	@ (8007f60 <I2C_MasterRequestRead+0x198>)
 8007f42:	68f8      	ldr	r0, [r7, #12]
 8007f44:	f000 fa06 	bl	8008354 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007f48:	4603      	mov	r3, r0
 8007f4a:	2b00      	cmp	r3, #0
 8007f4c:	d001      	beq.n	8007f52 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8007f4e:	2301      	movs	r3, #1
 8007f50:	e000      	b.n	8007f54 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8007f52:	2300      	movs	r3, #0
}
 8007f54:	4618      	mov	r0, r3
 8007f56:	3718      	adds	r7, #24
 8007f58:	46bd      	mov	sp, r7
 8007f5a:	bd80      	pop	{r7, pc}
 8007f5c:	00010008 	.word	0x00010008
 8007f60:	00010002 	.word	0x00010002

08007f64 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8007f64:	b580      	push	{r7, lr}
 8007f66:	b088      	sub	sp, #32
 8007f68:	af02      	add	r7, sp, #8
 8007f6a:	60f8      	str	r0, [r7, #12]
 8007f6c:	4608      	mov	r0, r1
 8007f6e:	4611      	mov	r1, r2
 8007f70:	461a      	mov	r2, r3
 8007f72:	4603      	mov	r3, r0
 8007f74:	817b      	strh	r3, [r7, #10]
 8007f76:	460b      	mov	r3, r1
 8007f78:	813b      	strh	r3, [r7, #8]
 8007f7a:	4613      	mov	r3, r2
 8007f7c:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007f7e:	68fb      	ldr	r3, [r7, #12]
 8007f80:	681b      	ldr	r3, [r3, #0]
 8007f82:	681a      	ldr	r2, [r3, #0]
 8007f84:	68fb      	ldr	r3, [r7, #12]
 8007f86:	681b      	ldr	r3, [r3, #0]
 8007f88:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8007f8c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8007f8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f90:	9300      	str	r3, [sp, #0]
 8007f92:	6a3b      	ldr	r3, [r7, #32]
 8007f94:	2200      	movs	r2, #0
 8007f96:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8007f9a:	68f8      	ldr	r0, [r7, #12]
 8007f9c:	f000 f960 	bl	8008260 <I2C_WaitOnFlagUntilTimeout>
 8007fa0:	4603      	mov	r3, r0
 8007fa2:	2b00      	cmp	r3, #0
 8007fa4:	d00d      	beq.n	8007fc2 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8007fa6:	68fb      	ldr	r3, [r7, #12]
 8007fa8:	681b      	ldr	r3, [r3, #0]
 8007faa:	681b      	ldr	r3, [r3, #0]
 8007fac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007fb0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007fb4:	d103      	bne.n	8007fbe <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8007fb6:	68fb      	ldr	r3, [r7, #12]
 8007fb8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007fbc:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8007fbe:	2303      	movs	r3, #3
 8007fc0:	e05f      	b.n	8008082 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8007fc2:	897b      	ldrh	r3, [r7, #10]
 8007fc4:	b2db      	uxtb	r3, r3
 8007fc6:	461a      	mov	r2, r3
 8007fc8:	68fb      	ldr	r3, [r7, #12]
 8007fca:	681b      	ldr	r3, [r3, #0]
 8007fcc:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8007fd0:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8007fd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007fd4:	6a3a      	ldr	r2, [r7, #32]
 8007fd6:	492d      	ldr	r1, [pc, #180]	@ (800808c <I2C_RequestMemoryWrite+0x128>)
 8007fd8:	68f8      	ldr	r0, [r7, #12]
 8007fda:	f000 f9bb 	bl	8008354 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007fde:	4603      	mov	r3, r0
 8007fe0:	2b00      	cmp	r3, #0
 8007fe2:	d001      	beq.n	8007fe8 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8007fe4:	2301      	movs	r3, #1
 8007fe6:	e04c      	b.n	8008082 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007fe8:	2300      	movs	r3, #0
 8007fea:	617b      	str	r3, [r7, #20]
 8007fec:	68fb      	ldr	r3, [r7, #12]
 8007fee:	681b      	ldr	r3, [r3, #0]
 8007ff0:	695b      	ldr	r3, [r3, #20]
 8007ff2:	617b      	str	r3, [r7, #20]
 8007ff4:	68fb      	ldr	r3, [r7, #12]
 8007ff6:	681b      	ldr	r3, [r3, #0]
 8007ff8:	699b      	ldr	r3, [r3, #24]
 8007ffa:	617b      	str	r3, [r7, #20]
 8007ffc:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007ffe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008000:	6a39      	ldr	r1, [r7, #32]
 8008002:	68f8      	ldr	r0, [r7, #12]
 8008004:	f000 fa46 	bl	8008494 <I2C_WaitOnTXEFlagUntilTimeout>
 8008008:	4603      	mov	r3, r0
 800800a:	2b00      	cmp	r3, #0
 800800c:	d00d      	beq.n	800802a <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800800e:	68fb      	ldr	r3, [r7, #12]
 8008010:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008012:	2b04      	cmp	r3, #4
 8008014:	d107      	bne.n	8008026 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008016:	68fb      	ldr	r3, [r7, #12]
 8008018:	681b      	ldr	r3, [r3, #0]
 800801a:	681a      	ldr	r2, [r3, #0]
 800801c:	68fb      	ldr	r3, [r7, #12]
 800801e:	681b      	ldr	r3, [r3, #0]
 8008020:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008024:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8008026:	2301      	movs	r3, #1
 8008028:	e02b      	b.n	8008082 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800802a:	88fb      	ldrh	r3, [r7, #6]
 800802c:	2b01      	cmp	r3, #1
 800802e:	d105      	bne.n	800803c <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8008030:	893b      	ldrh	r3, [r7, #8]
 8008032:	b2da      	uxtb	r2, r3
 8008034:	68fb      	ldr	r3, [r7, #12]
 8008036:	681b      	ldr	r3, [r3, #0]
 8008038:	611a      	str	r2, [r3, #16]
 800803a:	e021      	b.n	8008080 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 800803c:	893b      	ldrh	r3, [r7, #8]
 800803e:	0a1b      	lsrs	r3, r3, #8
 8008040:	b29b      	uxth	r3, r3
 8008042:	b2da      	uxtb	r2, r3
 8008044:	68fb      	ldr	r3, [r7, #12]
 8008046:	681b      	ldr	r3, [r3, #0]
 8008048:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800804a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800804c:	6a39      	ldr	r1, [r7, #32]
 800804e:	68f8      	ldr	r0, [r7, #12]
 8008050:	f000 fa20 	bl	8008494 <I2C_WaitOnTXEFlagUntilTimeout>
 8008054:	4603      	mov	r3, r0
 8008056:	2b00      	cmp	r3, #0
 8008058:	d00d      	beq.n	8008076 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800805a:	68fb      	ldr	r3, [r7, #12]
 800805c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800805e:	2b04      	cmp	r3, #4
 8008060:	d107      	bne.n	8008072 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008062:	68fb      	ldr	r3, [r7, #12]
 8008064:	681b      	ldr	r3, [r3, #0]
 8008066:	681a      	ldr	r2, [r3, #0]
 8008068:	68fb      	ldr	r3, [r7, #12]
 800806a:	681b      	ldr	r3, [r3, #0]
 800806c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008070:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8008072:	2301      	movs	r3, #1
 8008074:	e005      	b.n	8008082 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8008076:	893b      	ldrh	r3, [r7, #8]
 8008078:	b2da      	uxtb	r2, r3
 800807a:	68fb      	ldr	r3, [r7, #12]
 800807c:	681b      	ldr	r3, [r3, #0]
 800807e:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8008080:	2300      	movs	r3, #0
}
 8008082:	4618      	mov	r0, r3
 8008084:	3718      	adds	r7, #24
 8008086:	46bd      	mov	sp, r7
 8008088:	bd80      	pop	{r7, pc}
 800808a:	bf00      	nop
 800808c:	00010002 	.word	0x00010002

08008090 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8008090:	b580      	push	{r7, lr}
 8008092:	b088      	sub	sp, #32
 8008094:	af02      	add	r7, sp, #8
 8008096:	60f8      	str	r0, [r7, #12]
 8008098:	4608      	mov	r0, r1
 800809a:	4611      	mov	r1, r2
 800809c:	461a      	mov	r2, r3
 800809e:	4603      	mov	r3, r0
 80080a0:	817b      	strh	r3, [r7, #10]
 80080a2:	460b      	mov	r3, r1
 80080a4:	813b      	strh	r3, [r7, #8]
 80080a6:	4613      	mov	r3, r2
 80080a8:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80080aa:	68fb      	ldr	r3, [r7, #12]
 80080ac:	681b      	ldr	r3, [r3, #0]
 80080ae:	681a      	ldr	r2, [r3, #0]
 80080b0:	68fb      	ldr	r3, [r7, #12]
 80080b2:	681b      	ldr	r3, [r3, #0]
 80080b4:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80080b8:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80080ba:	68fb      	ldr	r3, [r7, #12]
 80080bc:	681b      	ldr	r3, [r3, #0]
 80080be:	681a      	ldr	r2, [r3, #0]
 80080c0:	68fb      	ldr	r3, [r7, #12]
 80080c2:	681b      	ldr	r3, [r3, #0]
 80080c4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80080c8:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80080ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80080cc:	9300      	str	r3, [sp, #0]
 80080ce:	6a3b      	ldr	r3, [r7, #32]
 80080d0:	2200      	movs	r2, #0
 80080d2:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80080d6:	68f8      	ldr	r0, [r7, #12]
 80080d8:	f000 f8c2 	bl	8008260 <I2C_WaitOnFlagUntilTimeout>
 80080dc:	4603      	mov	r3, r0
 80080de:	2b00      	cmp	r3, #0
 80080e0:	d00d      	beq.n	80080fe <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80080e2:	68fb      	ldr	r3, [r7, #12]
 80080e4:	681b      	ldr	r3, [r3, #0]
 80080e6:	681b      	ldr	r3, [r3, #0]
 80080e8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80080ec:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80080f0:	d103      	bne.n	80080fa <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80080f2:	68fb      	ldr	r3, [r7, #12]
 80080f4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80080f8:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80080fa:	2303      	movs	r3, #3
 80080fc:	e0aa      	b.n	8008254 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80080fe:	897b      	ldrh	r3, [r7, #10]
 8008100:	b2db      	uxtb	r3, r3
 8008102:	461a      	mov	r2, r3
 8008104:	68fb      	ldr	r3, [r7, #12]
 8008106:	681b      	ldr	r3, [r3, #0]
 8008108:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800810c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800810e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008110:	6a3a      	ldr	r2, [r7, #32]
 8008112:	4952      	ldr	r1, [pc, #328]	@ (800825c <I2C_RequestMemoryRead+0x1cc>)
 8008114:	68f8      	ldr	r0, [r7, #12]
 8008116:	f000 f91d 	bl	8008354 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800811a:	4603      	mov	r3, r0
 800811c:	2b00      	cmp	r3, #0
 800811e:	d001      	beq.n	8008124 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8008120:	2301      	movs	r3, #1
 8008122:	e097      	b.n	8008254 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008124:	2300      	movs	r3, #0
 8008126:	617b      	str	r3, [r7, #20]
 8008128:	68fb      	ldr	r3, [r7, #12]
 800812a:	681b      	ldr	r3, [r3, #0]
 800812c:	695b      	ldr	r3, [r3, #20]
 800812e:	617b      	str	r3, [r7, #20]
 8008130:	68fb      	ldr	r3, [r7, #12]
 8008132:	681b      	ldr	r3, [r3, #0]
 8008134:	699b      	ldr	r3, [r3, #24]
 8008136:	617b      	str	r3, [r7, #20]
 8008138:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800813a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800813c:	6a39      	ldr	r1, [r7, #32]
 800813e:	68f8      	ldr	r0, [r7, #12]
 8008140:	f000 f9a8 	bl	8008494 <I2C_WaitOnTXEFlagUntilTimeout>
 8008144:	4603      	mov	r3, r0
 8008146:	2b00      	cmp	r3, #0
 8008148:	d00d      	beq.n	8008166 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800814a:	68fb      	ldr	r3, [r7, #12]
 800814c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800814e:	2b04      	cmp	r3, #4
 8008150:	d107      	bne.n	8008162 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008152:	68fb      	ldr	r3, [r7, #12]
 8008154:	681b      	ldr	r3, [r3, #0]
 8008156:	681a      	ldr	r2, [r3, #0]
 8008158:	68fb      	ldr	r3, [r7, #12]
 800815a:	681b      	ldr	r3, [r3, #0]
 800815c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008160:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8008162:	2301      	movs	r3, #1
 8008164:	e076      	b.n	8008254 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8008166:	88fb      	ldrh	r3, [r7, #6]
 8008168:	2b01      	cmp	r3, #1
 800816a:	d105      	bne.n	8008178 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800816c:	893b      	ldrh	r3, [r7, #8]
 800816e:	b2da      	uxtb	r2, r3
 8008170:	68fb      	ldr	r3, [r7, #12]
 8008172:	681b      	ldr	r3, [r3, #0]
 8008174:	611a      	str	r2, [r3, #16]
 8008176:	e021      	b.n	80081bc <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8008178:	893b      	ldrh	r3, [r7, #8]
 800817a:	0a1b      	lsrs	r3, r3, #8
 800817c:	b29b      	uxth	r3, r3
 800817e:	b2da      	uxtb	r2, r3
 8008180:	68fb      	ldr	r3, [r7, #12]
 8008182:	681b      	ldr	r3, [r3, #0]
 8008184:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8008186:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008188:	6a39      	ldr	r1, [r7, #32]
 800818a:	68f8      	ldr	r0, [r7, #12]
 800818c:	f000 f982 	bl	8008494 <I2C_WaitOnTXEFlagUntilTimeout>
 8008190:	4603      	mov	r3, r0
 8008192:	2b00      	cmp	r3, #0
 8008194:	d00d      	beq.n	80081b2 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8008196:	68fb      	ldr	r3, [r7, #12]
 8008198:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800819a:	2b04      	cmp	r3, #4
 800819c:	d107      	bne.n	80081ae <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800819e:	68fb      	ldr	r3, [r7, #12]
 80081a0:	681b      	ldr	r3, [r3, #0]
 80081a2:	681a      	ldr	r2, [r3, #0]
 80081a4:	68fb      	ldr	r3, [r7, #12]
 80081a6:	681b      	ldr	r3, [r3, #0]
 80081a8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80081ac:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80081ae:	2301      	movs	r3, #1
 80081b0:	e050      	b.n	8008254 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80081b2:	893b      	ldrh	r3, [r7, #8]
 80081b4:	b2da      	uxtb	r2, r3
 80081b6:	68fb      	ldr	r3, [r7, #12]
 80081b8:	681b      	ldr	r3, [r3, #0]
 80081ba:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80081bc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80081be:	6a39      	ldr	r1, [r7, #32]
 80081c0:	68f8      	ldr	r0, [r7, #12]
 80081c2:	f000 f967 	bl	8008494 <I2C_WaitOnTXEFlagUntilTimeout>
 80081c6:	4603      	mov	r3, r0
 80081c8:	2b00      	cmp	r3, #0
 80081ca:	d00d      	beq.n	80081e8 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80081cc:	68fb      	ldr	r3, [r7, #12]
 80081ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80081d0:	2b04      	cmp	r3, #4
 80081d2:	d107      	bne.n	80081e4 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80081d4:	68fb      	ldr	r3, [r7, #12]
 80081d6:	681b      	ldr	r3, [r3, #0]
 80081d8:	681a      	ldr	r2, [r3, #0]
 80081da:	68fb      	ldr	r3, [r7, #12]
 80081dc:	681b      	ldr	r3, [r3, #0]
 80081de:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80081e2:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80081e4:	2301      	movs	r3, #1
 80081e6:	e035      	b.n	8008254 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80081e8:	68fb      	ldr	r3, [r7, #12]
 80081ea:	681b      	ldr	r3, [r3, #0]
 80081ec:	681a      	ldr	r2, [r3, #0]
 80081ee:	68fb      	ldr	r3, [r7, #12]
 80081f0:	681b      	ldr	r3, [r3, #0]
 80081f2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80081f6:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80081f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80081fa:	9300      	str	r3, [sp, #0]
 80081fc:	6a3b      	ldr	r3, [r7, #32]
 80081fe:	2200      	movs	r2, #0
 8008200:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8008204:	68f8      	ldr	r0, [r7, #12]
 8008206:	f000 f82b 	bl	8008260 <I2C_WaitOnFlagUntilTimeout>
 800820a:	4603      	mov	r3, r0
 800820c:	2b00      	cmp	r3, #0
 800820e:	d00d      	beq.n	800822c <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8008210:	68fb      	ldr	r3, [r7, #12]
 8008212:	681b      	ldr	r3, [r3, #0]
 8008214:	681b      	ldr	r3, [r3, #0]
 8008216:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800821a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800821e:	d103      	bne.n	8008228 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8008220:	68fb      	ldr	r3, [r7, #12]
 8008222:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008226:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8008228:	2303      	movs	r3, #3
 800822a:	e013      	b.n	8008254 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 800822c:	897b      	ldrh	r3, [r7, #10]
 800822e:	b2db      	uxtb	r3, r3
 8008230:	f043 0301 	orr.w	r3, r3, #1
 8008234:	b2da      	uxtb	r2, r3
 8008236:	68fb      	ldr	r3, [r7, #12]
 8008238:	681b      	ldr	r3, [r3, #0]
 800823a:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800823c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800823e:	6a3a      	ldr	r2, [r7, #32]
 8008240:	4906      	ldr	r1, [pc, #24]	@ (800825c <I2C_RequestMemoryRead+0x1cc>)
 8008242:	68f8      	ldr	r0, [r7, #12]
 8008244:	f000 f886 	bl	8008354 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8008248:	4603      	mov	r3, r0
 800824a:	2b00      	cmp	r3, #0
 800824c:	d001      	beq.n	8008252 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 800824e:	2301      	movs	r3, #1
 8008250:	e000      	b.n	8008254 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8008252:	2300      	movs	r3, #0
}
 8008254:	4618      	mov	r0, r3
 8008256:	3718      	adds	r7, #24
 8008258:	46bd      	mov	sp, r7
 800825a:	bd80      	pop	{r7, pc}
 800825c:	00010002 	.word	0x00010002

08008260 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8008260:	b580      	push	{r7, lr}
 8008262:	b084      	sub	sp, #16
 8008264:	af00      	add	r7, sp, #0
 8008266:	60f8      	str	r0, [r7, #12]
 8008268:	60b9      	str	r1, [r7, #8]
 800826a:	603b      	str	r3, [r7, #0]
 800826c:	4613      	mov	r3, r2
 800826e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8008270:	e048      	b.n	8008304 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008272:	683b      	ldr	r3, [r7, #0]
 8008274:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008278:	d044      	beq.n	8008304 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800827a:	f7fd fa93 	bl	80057a4 <HAL_GetTick>
 800827e:	4602      	mov	r2, r0
 8008280:	69bb      	ldr	r3, [r7, #24]
 8008282:	1ad3      	subs	r3, r2, r3
 8008284:	683a      	ldr	r2, [r7, #0]
 8008286:	429a      	cmp	r2, r3
 8008288:	d302      	bcc.n	8008290 <I2C_WaitOnFlagUntilTimeout+0x30>
 800828a:	683b      	ldr	r3, [r7, #0]
 800828c:	2b00      	cmp	r3, #0
 800828e:	d139      	bne.n	8008304 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8008290:	68bb      	ldr	r3, [r7, #8]
 8008292:	0c1b      	lsrs	r3, r3, #16
 8008294:	b2db      	uxtb	r3, r3
 8008296:	2b01      	cmp	r3, #1
 8008298:	d10d      	bne.n	80082b6 <I2C_WaitOnFlagUntilTimeout+0x56>
 800829a:	68fb      	ldr	r3, [r7, #12]
 800829c:	681b      	ldr	r3, [r3, #0]
 800829e:	695b      	ldr	r3, [r3, #20]
 80082a0:	43da      	mvns	r2, r3
 80082a2:	68bb      	ldr	r3, [r7, #8]
 80082a4:	4013      	ands	r3, r2
 80082a6:	b29b      	uxth	r3, r3
 80082a8:	2b00      	cmp	r3, #0
 80082aa:	bf0c      	ite	eq
 80082ac:	2301      	moveq	r3, #1
 80082ae:	2300      	movne	r3, #0
 80082b0:	b2db      	uxtb	r3, r3
 80082b2:	461a      	mov	r2, r3
 80082b4:	e00c      	b.n	80082d0 <I2C_WaitOnFlagUntilTimeout+0x70>
 80082b6:	68fb      	ldr	r3, [r7, #12]
 80082b8:	681b      	ldr	r3, [r3, #0]
 80082ba:	699b      	ldr	r3, [r3, #24]
 80082bc:	43da      	mvns	r2, r3
 80082be:	68bb      	ldr	r3, [r7, #8]
 80082c0:	4013      	ands	r3, r2
 80082c2:	b29b      	uxth	r3, r3
 80082c4:	2b00      	cmp	r3, #0
 80082c6:	bf0c      	ite	eq
 80082c8:	2301      	moveq	r3, #1
 80082ca:	2300      	movne	r3, #0
 80082cc:	b2db      	uxtb	r3, r3
 80082ce:	461a      	mov	r2, r3
 80082d0:	79fb      	ldrb	r3, [r7, #7]
 80082d2:	429a      	cmp	r2, r3
 80082d4:	d116      	bne.n	8008304 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 80082d6:	68fb      	ldr	r3, [r7, #12]
 80082d8:	2200      	movs	r2, #0
 80082da:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80082dc:	68fb      	ldr	r3, [r7, #12]
 80082de:	2220      	movs	r2, #32
 80082e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80082e4:	68fb      	ldr	r3, [r7, #12]
 80082e6:	2200      	movs	r2, #0
 80082e8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80082ec:	68fb      	ldr	r3, [r7, #12]
 80082ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80082f0:	f043 0220 	orr.w	r2, r3, #32
 80082f4:	68fb      	ldr	r3, [r7, #12]
 80082f6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80082f8:	68fb      	ldr	r3, [r7, #12]
 80082fa:	2200      	movs	r2, #0
 80082fc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8008300:	2301      	movs	r3, #1
 8008302:	e023      	b.n	800834c <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8008304:	68bb      	ldr	r3, [r7, #8]
 8008306:	0c1b      	lsrs	r3, r3, #16
 8008308:	b2db      	uxtb	r3, r3
 800830a:	2b01      	cmp	r3, #1
 800830c:	d10d      	bne.n	800832a <I2C_WaitOnFlagUntilTimeout+0xca>
 800830e:	68fb      	ldr	r3, [r7, #12]
 8008310:	681b      	ldr	r3, [r3, #0]
 8008312:	695b      	ldr	r3, [r3, #20]
 8008314:	43da      	mvns	r2, r3
 8008316:	68bb      	ldr	r3, [r7, #8]
 8008318:	4013      	ands	r3, r2
 800831a:	b29b      	uxth	r3, r3
 800831c:	2b00      	cmp	r3, #0
 800831e:	bf0c      	ite	eq
 8008320:	2301      	moveq	r3, #1
 8008322:	2300      	movne	r3, #0
 8008324:	b2db      	uxtb	r3, r3
 8008326:	461a      	mov	r2, r3
 8008328:	e00c      	b.n	8008344 <I2C_WaitOnFlagUntilTimeout+0xe4>
 800832a:	68fb      	ldr	r3, [r7, #12]
 800832c:	681b      	ldr	r3, [r3, #0]
 800832e:	699b      	ldr	r3, [r3, #24]
 8008330:	43da      	mvns	r2, r3
 8008332:	68bb      	ldr	r3, [r7, #8]
 8008334:	4013      	ands	r3, r2
 8008336:	b29b      	uxth	r3, r3
 8008338:	2b00      	cmp	r3, #0
 800833a:	bf0c      	ite	eq
 800833c:	2301      	moveq	r3, #1
 800833e:	2300      	movne	r3, #0
 8008340:	b2db      	uxtb	r3, r3
 8008342:	461a      	mov	r2, r3
 8008344:	79fb      	ldrb	r3, [r7, #7]
 8008346:	429a      	cmp	r2, r3
 8008348:	d093      	beq.n	8008272 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800834a:	2300      	movs	r3, #0
}
 800834c:	4618      	mov	r0, r3
 800834e:	3710      	adds	r7, #16
 8008350:	46bd      	mov	sp, r7
 8008352:	bd80      	pop	{r7, pc}

08008354 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8008354:	b580      	push	{r7, lr}
 8008356:	b084      	sub	sp, #16
 8008358:	af00      	add	r7, sp, #0
 800835a:	60f8      	str	r0, [r7, #12]
 800835c:	60b9      	str	r1, [r7, #8]
 800835e:	607a      	str	r2, [r7, #4]
 8008360:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8008362:	e071      	b.n	8008448 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8008364:	68fb      	ldr	r3, [r7, #12]
 8008366:	681b      	ldr	r3, [r3, #0]
 8008368:	695b      	ldr	r3, [r3, #20]
 800836a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800836e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008372:	d123      	bne.n	80083bc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008374:	68fb      	ldr	r3, [r7, #12]
 8008376:	681b      	ldr	r3, [r3, #0]
 8008378:	681a      	ldr	r2, [r3, #0]
 800837a:	68fb      	ldr	r3, [r7, #12]
 800837c:	681b      	ldr	r3, [r3, #0]
 800837e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008382:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008384:	68fb      	ldr	r3, [r7, #12]
 8008386:	681b      	ldr	r3, [r3, #0]
 8008388:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800838c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800838e:	68fb      	ldr	r3, [r7, #12]
 8008390:	2200      	movs	r2, #0
 8008392:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8008394:	68fb      	ldr	r3, [r7, #12]
 8008396:	2220      	movs	r2, #32
 8008398:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800839c:	68fb      	ldr	r3, [r7, #12]
 800839e:	2200      	movs	r2, #0
 80083a0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80083a4:	68fb      	ldr	r3, [r7, #12]
 80083a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80083a8:	f043 0204 	orr.w	r2, r3, #4
 80083ac:	68fb      	ldr	r3, [r7, #12]
 80083ae:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80083b0:	68fb      	ldr	r3, [r7, #12]
 80083b2:	2200      	movs	r2, #0
 80083b4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80083b8:	2301      	movs	r3, #1
 80083ba:	e067      	b.n	800848c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	f1b3 3fff 	cmp.w	r3, #4294967295
 80083c2:	d041      	beq.n	8008448 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80083c4:	f7fd f9ee 	bl	80057a4 <HAL_GetTick>
 80083c8:	4602      	mov	r2, r0
 80083ca:	683b      	ldr	r3, [r7, #0]
 80083cc:	1ad3      	subs	r3, r2, r3
 80083ce:	687a      	ldr	r2, [r7, #4]
 80083d0:	429a      	cmp	r2, r3
 80083d2:	d302      	bcc.n	80083da <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80083d4:	687b      	ldr	r3, [r7, #4]
 80083d6:	2b00      	cmp	r3, #0
 80083d8:	d136      	bne.n	8008448 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80083da:	68bb      	ldr	r3, [r7, #8]
 80083dc:	0c1b      	lsrs	r3, r3, #16
 80083de:	b2db      	uxtb	r3, r3
 80083e0:	2b01      	cmp	r3, #1
 80083e2:	d10c      	bne.n	80083fe <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80083e4:	68fb      	ldr	r3, [r7, #12]
 80083e6:	681b      	ldr	r3, [r3, #0]
 80083e8:	695b      	ldr	r3, [r3, #20]
 80083ea:	43da      	mvns	r2, r3
 80083ec:	68bb      	ldr	r3, [r7, #8]
 80083ee:	4013      	ands	r3, r2
 80083f0:	b29b      	uxth	r3, r3
 80083f2:	2b00      	cmp	r3, #0
 80083f4:	bf14      	ite	ne
 80083f6:	2301      	movne	r3, #1
 80083f8:	2300      	moveq	r3, #0
 80083fa:	b2db      	uxtb	r3, r3
 80083fc:	e00b      	b.n	8008416 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80083fe:	68fb      	ldr	r3, [r7, #12]
 8008400:	681b      	ldr	r3, [r3, #0]
 8008402:	699b      	ldr	r3, [r3, #24]
 8008404:	43da      	mvns	r2, r3
 8008406:	68bb      	ldr	r3, [r7, #8]
 8008408:	4013      	ands	r3, r2
 800840a:	b29b      	uxth	r3, r3
 800840c:	2b00      	cmp	r3, #0
 800840e:	bf14      	ite	ne
 8008410:	2301      	movne	r3, #1
 8008412:	2300      	moveq	r3, #0
 8008414:	b2db      	uxtb	r3, r3
 8008416:	2b00      	cmp	r3, #0
 8008418:	d016      	beq.n	8008448 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800841a:	68fb      	ldr	r3, [r7, #12]
 800841c:	2200      	movs	r2, #0
 800841e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8008420:	68fb      	ldr	r3, [r7, #12]
 8008422:	2220      	movs	r2, #32
 8008424:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008428:	68fb      	ldr	r3, [r7, #12]
 800842a:	2200      	movs	r2, #0
 800842c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8008430:	68fb      	ldr	r3, [r7, #12]
 8008432:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008434:	f043 0220 	orr.w	r2, r3, #32
 8008438:	68fb      	ldr	r3, [r7, #12]
 800843a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800843c:	68fb      	ldr	r3, [r7, #12]
 800843e:	2200      	movs	r2, #0
 8008440:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8008444:	2301      	movs	r3, #1
 8008446:	e021      	b.n	800848c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8008448:	68bb      	ldr	r3, [r7, #8]
 800844a:	0c1b      	lsrs	r3, r3, #16
 800844c:	b2db      	uxtb	r3, r3
 800844e:	2b01      	cmp	r3, #1
 8008450:	d10c      	bne.n	800846c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8008452:	68fb      	ldr	r3, [r7, #12]
 8008454:	681b      	ldr	r3, [r3, #0]
 8008456:	695b      	ldr	r3, [r3, #20]
 8008458:	43da      	mvns	r2, r3
 800845a:	68bb      	ldr	r3, [r7, #8]
 800845c:	4013      	ands	r3, r2
 800845e:	b29b      	uxth	r3, r3
 8008460:	2b00      	cmp	r3, #0
 8008462:	bf14      	ite	ne
 8008464:	2301      	movne	r3, #1
 8008466:	2300      	moveq	r3, #0
 8008468:	b2db      	uxtb	r3, r3
 800846a:	e00b      	b.n	8008484 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 800846c:	68fb      	ldr	r3, [r7, #12]
 800846e:	681b      	ldr	r3, [r3, #0]
 8008470:	699b      	ldr	r3, [r3, #24]
 8008472:	43da      	mvns	r2, r3
 8008474:	68bb      	ldr	r3, [r7, #8]
 8008476:	4013      	ands	r3, r2
 8008478:	b29b      	uxth	r3, r3
 800847a:	2b00      	cmp	r3, #0
 800847c:	bf14      	ite	ne
 800847e:	2301      	movne	r3, #1
 8008480:	2300      	moveq	r3, #0
 8008482:	b2db      	uxtb	r3, r3
 8008484:	2b00      	cmp	r3, #0
 8008486:	f47f af6d 	bne.w	8008364 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 800848a:	2300      	movs	r3, #0
}
 800848c:	4618      	mov	r0, r3
 800848e:	3710      	adds	r7, #16
 8008490:	46bd      	mov	sp, r7
 8008492:	bd80      	pop	{r7, pc}

08008494 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8008494:	b580      	push	{r7, lr}
 8008496:	b084      	sub	sp, #16
 8008498:	af00      	add	r7, sp, #0
 800849a:	60f8      	str	r0, [r7, #12]
 800849c:	60b9      	str	r1, [r7, #8]
 800849e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80084a0:	e034      	b.n	800850c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80084a2:	68f8      	ldr	r0, [r7, #12]
 80084a4:	f000 f8e3 	bl	800866e <I2C_IsAcknowledgeFailed>
 80084a8:	4603      	mov	r3, r0
 80084aa:	2b00      	cmp	r3, #0
 80084ac:	d001      	beq.n	80084b2 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80084ae:	2301      	movs	r3, #1
 80084b0:	e034      	b.n	800851c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80084b2:	68bb      	ldr	r3, [r7, #8]
 80084b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80084b8:	d028      	beq.n	800850c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80084ba:	f7fd f973 	bl	80057a4 <HAL_GetTick>
 80084be:	4602      	mov	r2, r0
 80084c0:	687b      	ldr	r3, [r7, #4]
 80084c2:	1ad3      	subs	r3, r2, r3
 80084c4:	68ba      	ldr	r2, [r7, #8]
 80084c6:	429a      	cmp	r2, r3
 80084c8:	d302      	bcc.n	80084d0 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80084ca:	68bb      	ldr	r3, [r7, #8]
 80084cc:	2b00      	cmp	r3, #0
 80084ce:	d11d      	bne.n	800850c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80084d0:	68fb      	ldr	r3, [r7, #12]
 80084d2:	681b      	ldr	r3, [r3, #0]
 80084d4:	695b      	ldr	r3, [r3, #20]
 80084d6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80084da:	2b80      	cmp	r3, #128	@ 0x80
 80084dc:	d016      	beq.n	800850c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80084de:	68fb      	ldr	r3, [r7, #12]
 80084e0:	2200      	movs	r2, #0
 80084e2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80084e4:	68fb      	ldr	r3, [r7, #12]
 80084e6:	2220      	movs	r2, #32
 80084e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80084ec:	68fb      	ldr	r3, [r7, #12]
 80084ee:	2200      	movs	r2, #0
 80084f0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80084f4:	68fb      	ldr	r3, [r7, #12]
 80084f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80084f8:	f043 0220 	orr.w	r2, r3, #32
 80084fc:	68fb      	ldr	r3, [r7, #12]
 80084fe:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8008500:	68fb      	ldr	r3, [r7, #12]
 8008502:	2200      	movs	r2, #0
 8008504:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8008508:	2301      	movs	r3, #1
 800850a:	e007      	b.n	800851c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800850c:	68fb      	ldr	r3, [r7, #12]
 800850e:	681b      	ldr	r3, [r3, #0]
 8008510:	695b      	ldr	r3, [r3, #20]
 8008512:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008516:	2b80      	cmp	r3, #128	@ 0x80
 8008518:	d1c3      	bne.n	80084a2 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800851a:	2300      	movs	r3, #0
}
 800851c:	4618      	mov	r0, r3
 800851e:	3710      	adds	r7, #16
 8008520:	46bd      	mov	sp, r7
 8008522:	bd80      	pop	{r7, pc}

08008524 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8008524:	b580      	push	{r7, lr}
 8008526:	b084      	sub	sp, #16
 8008528:	af00      	add	r7, sp, #0
 800852a:	60f8      	str	r0, [r7, #12]
 800852c:	60b9      	str	r1, [r7, #8]
 800852e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8008530:	e034      	b.n	800859c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8008532:	68f8      	ldr	r0, [r7, #12]
 8008534:	f000 f89b 	bl	800866e <I2C_IsAcknowledgeFailed>
 8008538:	4603      	mov	r3, r0
 800853a:	2b00      	cmp	r3, #0
 800853c:	d001      	beq.n	8008542 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800853e:	2301      	movs	r3, #1
 8008540:	e034      	b.n	80085ac <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008542:	68bb      	ldr	r3, [r7, #8]
 8008544:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008548:	d028      	beq.n	800859c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800854a:	f7fd f92b 	bl	80057a4 <HAL_GetTick>
 800854e:	4602      	mov	r2, r0
 8008550:	687b      	ldr	r3, [r7, #4]
 8008552:	1ad3      	subs	r3, r2, r3
 8008554:	68ba      	ldr	r2, [r7, #8]
 8008556:	429a      	cmp	r2, r3
 8008558:	d302      	bcc.n	8008560 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800855a:	68bb      	ldr	r3, [r7, #8]
 800855c:	2b00      	cmp	r3, #0
 800855e:	d11d      	bne.n	800859c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8008560:	68fb      	ldr	r3, [r7, #12]
 8008562:	681b      	ldr	r3, [r3, #0]
 8008564:	695b      	ldr	r3, [r3, #20]
 8008566:	f003 0304 	and.w	r3, r3, #4
 800856a:	2b04      	cmp	r3, #4
 800856c:	d016      	beq.n	800859c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800856e:	68fb      	ldr	r3, [r7, #12]
 8008570:	2200      	movs	r2, #0
 8008572:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8008574:	68fb      	ldr	r3, [r7, #12]
 8008576:	2220      	movs	r2, #32
 8008578:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800857c:	68fb      	ldr	r3, [r7, #12]
 800857e:	2200      	movs	r2, #0
 8008580:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8008584:	68fb      	ldr	r3, [r7, #12]
 8008586:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008588:	f043 0220 	orr.w	r2, r3, #32
 800858c:	68fb      	ldr	r3, [r7, #12]
 800858e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8008590:	68fb      	ldr	r3, [r7, #12]
 8008592:	2200      	movs	r2, #0
 8008594:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8008598:	2301      	movs	r3, #1
 800859a:	e007      	b.n	80085ac <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800859c:	68fb      	ldr	r3, [r7, #12]
 800859e:	681b      	ldr	r3, [r3, #0]
 80085a0:	695b      	ldr	r3, [r3, #20]
 80085a2:	f003 0304 	and.w	r3, r3, #4
 80085a6:	2b04      	cmp	r3, #4
 80085a8:	d1c3      	bne.n	8008532 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80085aa:	2300      	movs	r3, #0
}
 80085ac:	4618      	mov	r0, r3
 80085ae:	3710      	adds	r7, #16
 80085b0:	46bd      	mov	sp, r7
 80085b2:	bd80      	pop	{r7, pc}

080085b4 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80085b4:	b580      	push	{r7, lr}
 80085b6:	b084      	sub	sp, #16
 80085b8:	af00      	add	r7, sp, #0
 80085ba:	60f8      	str	r0, [r7, #12]
 80085bc:	60b9      	str	r1, [r7, #8]
 80085be:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80085c0:	e049      	b.n	8008656 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80085c2:	68fb      	ldr	r3, [r7, #12]
 80085c4:	681b      	ldr	r3, [r3, #0]
 80085c6:	695b      	ldr	r3, [r3, #20]
 80085c8:	f003 0310 	and.w	r3, r3, #16
 80085cc:	2b10      	cmp	r3, #16
 80085ce:	d119      	bne.n	8008604 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80085d0:	68fb      	ldr	r3, [r7, #12]
 80085d2:	681b      	ldr	r3, [r3, #0]
 80085d4:	f06f 0210 	mvn.w	r2, #16
 80085d8:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80085da:	68fb      	ldr	r3, [r7, #12]
 80085dc:	2200      	movs	r2, #0
 80085de:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80085e0:	68fb      	ldr	r3, [r7, #12]
 80085e2:	2220      	movs	r2, #32
 80085e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80085e8:	68fb      	ldr	r3, [r7, #12]
 80085ea:	2200      	movs	r2, #0
 80085ec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80085f0:	68fb      	ldr	r3, [r7, #12]
 80085f2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80085f4:	68fb      	ldr	r3, [r7, #12]
 80085f6:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80085f8:	68fb      	ldr	r3, [r7, #12]
 80085fa:	2200      	movs	r2, #0
 80085fc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8008600:	2301      	movs	r3, #1
 8008602:	e030      	b.n	8008666 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008604:	f7fd f8ce 	bl	80057a4 <HAL_GetTick>
 8008608:	4602      	mov	r2, r0
 800860a:	687b      	ldr	r3, [r7, #4]
 800860c:	1ad3      	subs	r3, r2, r3
 800860e:	68ba      	ldr	r2, [r7, #8]
 8008610:	429a      	cmp	r2, r3
 8008612:	d302      	bcc.n	800861a <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8008614:	68bb      	ldr	r3, [r7, #8]
 8008616:	2b00      	cmp	r3, #0
 8008618:	d11d      	bne.n	8008656 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 800861a:	68fb      	ldr	r3, [r7, #12]
 800861c:	681b      	ldr	r3, [r3, #0]
 800861e:	695b      	ldr	r3, [r3, #20]
 8008620:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008624:	2b40      	cmp	r3, #64	@ 0x40
 8008626:	d016      	beq.n	8008656 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8008628:	68fb      	ldr	r3, [r7, #12]
 800862a:	2200      	movs	r2, #0
 800862c:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800862e:	68fb      	ldr	r3, [r7, #12]
 8008630:	2220      	movs	r2, #32
 8008632:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008636:	68fb      	ldr	r3, [r7, #12]
 8008638:	2200      	movs	r2, #0
 800863a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800863e:	68fb      	ldr	r3, [r7, #12]
 8008640:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008642:	f043 0220 	orr.w	r2, r3, #32
 8008646:	68fb      	ldr	r3, [r7, #12]
 8008648:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800864a:	68fb      	ldr	r3, [r7, #12]
 800864c:	2200      	movs	r2, #0
 800864e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8008652:	2301      	movs	r3, #1
 8008654:	e007      	b.n	8008666 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8008656:	68fb      	ldr	r3, [r7, #12]
 8008658:	681b      	ldr	r3, [r3, #0]
 800865a:	695b      	ldr	r3, [r3, #20]
 800865c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008660:	2b40      	cmp	r3, #64	@ 0x40
 8008662:	d1ae      	bne.n	80085c2 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8008664:	2300      	movs	r3, #0
}
 8008666:	4618      	mov	r0, r3
 8008668:	3710      	adds	r7, #16
 800866a:	46bd      	mov	sp, r7
 800866c:	bd80      	pop	{r7, pc}

0800866e <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800866e:	b480      	push	{r7}
 8008670:	b083      	sub	sp, #12
 8008672:	af00      	add	r7, sp, #0
 8008674:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8008676:	687b      	ldr	r3, [r7, #4]
 8008678:	681b      	ldr	r3, [r3, #0]
 800867a:	695b      	ldr	r3, [r3, #20]
 800867c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008680:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008684:	d11b      	bne.n	80086be <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008686:	687b      	ldr	r3, [r7, #4]
 8008688:	681b      	ldr	r3, [r3, #0]
 800868a:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800868e:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8008690:	687b      	ldr	r3, [r7, #4]
 8008692:	2200      	movs	r2, #0
 8008694:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8008696:	687b      	ldr	r3, [r7, #4]
 8008698:	2220      	movs	r2, #32
 800869a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800869e:	687b      	ldr	r3, [r7, #4]
 80086a0:	2200      	movs	r2, #0
 80086a2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80086a6:	687b      	ldr	r3, [r7, #4]
 80086a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80086aa:	f043 0204 	orr.w	r2, r3, #4
 80086ae:	687b      	ldr	r3, [r7, #4]
 80086b0:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80086b2:	687b      	ldr	r3, [r7, #4]
 80086b4:	2200      	movs	r2, #0
 80086b6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80086ba:	2301      	movs	r3, #1
 80086bc:	e000      	b.n	80086c0 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80086be:	2300      	movs	r3, #0
}
 80086c0:	4618      	mov	r0, r3
 80086c2:	370c      	adds	r7, #12
 80086c4:	46bd      	mov	sp, r7
 80086c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086ca:	4770      	bx	lr

080086cc <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80086cc:	b580      	push	{r7, lr}
 80086ce:	b086      	sub	sp, #24
 80086d0:	af02      	add	r7, sp, #8
 80086d2:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80086d4:	687b      	ldr	r3, [r7, #4]
 80086d6:	2b00      	cmp	r3, #0
 80086d8:	d101      	bne.n	80086de <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80086da:	2301      	movs	r3, #1
 80086dc:	e101      	b.n	80088e2 <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 80086de:	687b      	ldr	r3, [r7, #4]
 80086e0:	681b      	ldr	r3, [r3, #0]
 80086e2:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80086e4:	687b      	ldr	r3, [r7, #4]
 80086e6:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 80086ea:	b2db      	uxtb	r3, r3
 80086ec:	2b00      	cmp	r3, #0
 80086ee:	d106      	bne.n	80086fe <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80086f0:	687b      	ldr	r3, [r7, #4]
 80086f2:	2200      	movs	r2, #0
 80086f4:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80086f8:	6878      	ldr	r0, [r7, #4]
 80086fa:	f00a fcb1 	bl	8013060 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80086fe:	687b      	ldr	r3, [r7, #4]
 8008700:	2203      	movs	r2, #3
 8008702:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8008706:	68bb      	ldr	r3, [r7, #8]
 8008708:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800870c:	d102      	bne.n	8008714 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 800870e:	687b      	ldr	r3, [r7, #4]
 8008710:	2200      	movs	r2, #0
 8008712:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8008714:	687b      	ldr	r3, [r7, #4]
 8008716:	681b      	ldr	r3, [r3, #0]
 8008718:	4618      	mov	r0, r3
 800871a:	f003 fdfe 	bl	800c31a <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800871e:	687b      	ldr	r3, [r7, #4]
 8008720:	6818      	ldr	r0, [r3, #0]
 8008722:	687b      	ldr	r3, [r7, #4]
 8008724:	7c1a      	ldrb	r2, [r3, #16]
 8008726:	f88d 2000 	strb.w	r2, [sp]
 800872a:	3304      	adds	r3, #4
 800872c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800872e:	f003 fcdd 	bl	800c0ec <USB_CoreInit>
 8008732:	4603      	mov	r3, r0
 8008734:	2b00      	cmp	r3, #0
 8008736:	d005      	beq.n	8008744 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8008738:	687b      	ldr	r3, [r7, #4]
 800873a:	2202      	movs	r2, #2
 800873c:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8008740:	2301      	movs	r3, #1
 8008742:	e0ce      	b.n	80088e2 <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8008744:	687b      	ldr	r3, [r7, #4]
 8008746:	681b      	ldr	r3, [r3, #0]
 8008748:	2100      	movs	r1, #0
 800874a:	4618      	mov	r0, r3
 800874c:	f003 fdf6 	bl	800c33c <USB_SetCurrentMode>
 8008750:	4603      	mov	r3, r0
 8008752:	2b00      	cmp	r3, #0
 8008754:	d005      	beq.n	8008762 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8008756:	687b      	ldr	r3, [r7, #4]
 8008758:	2202      	movs	r2, #2
 800875a:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800875e:	2301      	movs	r3, #1
 8008760:	e0bf      	b.n	80088e2 <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8008762:	2300      	movs	r3, #0
 8008764:	73fb      	strb	r3, [r7, #15]
 8008766:	e04a      	b.n	80087fe <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8008768:	7bfa      	ldrb	r2, [r7, #15]
 800876a:	6879      	ldr	r1, [r7, #4]
 800876c:	4613      	mov	r3, r2
 800876e:	00db      	lsls	r3, r3, #3
 8008770:	4413      	add	r3, r2
 8008772:	009b      	lsls	r3, r3, #2
 8008774:	440b      	add	r3, r1
 8008776:	3315      	adds	r3, #21
 8008778:	2201      	movs	r2, #1
 800877a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800877c:	7bfa      	ldrb	r2, [r7, #15]
 800877e:	6879      	ldr	r1, [r7, #4]
 8008780:	4613      	mov	r3, r2
 8008782:	00db      	lsls	r3, r3, #3
 8008784:	4413      	add	r3, r2
 8008786:	009b      	lsls	r3, r3, #2
 8008788:	440b      	add	r3, r1
 800878a:	3314      	adds	r3, #20
 800878c:	7bfa      	ldrb	r2, [r7, #15]
 800878e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8008790:	7bfa      	ldrb	r2, [r7, #15]
 8008792:	7bfb      	ldrb	r3, [r7, #15]
 8008794:	b298      	uxth	r0, r3
 8008796:	6879      	ldr	r1, [r7, #4]
 8008798:	4613      	mov	r3, r2
 800879a:	00db      	lsls	r3, r3, #3
 800879c:	4413      	add	r3, r2
 800879e:	009b      	lsls	r3, r3, #2
 80087a0:	440b      	add	r3, r1
 80087a2:	332e      	adds	r3, #46	@ 0x2e
 80087a4:	4602      	mov	r2, r0
 80087a6:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80087a8:	7bfa      	ldrb	r2, [r7, #15]
 80087aa:	6879      	ldr	r1, [r7, #4]
 80087ac:	4613      	mov	r3, r2
 80087ae:	00db      	lsls	r3, r3, #3
 80087b0:	4413      	add	r3, r2
 80087b2:	009b      	lsls	r3, r3, #2
 80087b4:	440b      	add	r3, r1
 80087b6:	3318      	adds	r3, #24
 80087b8:	2200      	movs	r2, #0
 80087ba:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80087bc:	7bfa      	ldrb	r2, [r7, #15]
 80087be:	6879      	ldr	r1, [r7, #4]
 80087c0:	4613      	mov	r3, r2
 80087c2:	00db      	lsls	r3, r3, #3
 80087c4:	4413      	add	r3, r2
 80087c6:	009b      	lsls	r3, r3, #2
 80087c8:	440b      	add	r3, r1
 80087ca:	331c      	adds	r3, #28
 80087cc:	2200      	movs	r2, #0
 80087ce:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80087d0:	7bfa      	ldrb	r2, [r7, #15]
 80087d2:	6879      	ldr	r1, [r7, #4]
 80087d4:	4613      	mov	r3, r2
 80087d6:	00db      	lsls	r3, r3, #3
 80087d8:	4413      	add	r3, r2
 80087da:	009b      	lsls	r3, r3, #2
 80087dc:	440b      	add	r3, r1
 80087de:	3320      	adds	r3, #32
 80087e0:	2200      	movs	r2, #0
 80087e2:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80087e4:	7bfa      	ldrb	r2, [r7, #15]
 80087e6:	6879      	ldr	r1, [r7, #4]
 80087e8:	4613      	mov	r3, r2
 80087ea:	00db      	lsls	r3, r3, #3
 80087ec:	4413      	add	r3, r2
 80087ee:	009b      	lsls	r3, r3, #2
 80087f0:	440b      	add	r3, r1
 80087f2:	3324      	adds	r3, #36	@ 0x24
 80087f4:	2200      	movs	r2, #0
 80087f6:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80087f8:	7bfb      	ldrb	r3, [r7, #15]
 80087fa:	3301      	adds	r3, #1
 80087fc:	73fb      	strb	r3, [r7, #15]
 80087fe:	687b      	ldr	r3, [r7, #4]
 8008800:	791b      	ldrb	r3, [r3, #4]
 8008802:	7bfa      	ldrb	r2, [r7, #15]
 8008804:	429a      	cmp	r2, r3
 8008806:	d3af      	bcc.n	8008768 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8008808:	2300      	movs	r3, #0
 800880a:	73fb      	strb	r3, [r7, #15]
 800880c:	e044      	b.n	8008898 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800880e:	7bfa      	ldrb	r2, [r7, #15]
 8008810:	6879      	ldr	r1, [r7, #4]
 8008812:	4613      	mov	r3, r2
 8008814:	00db      	lsls	r3, r3, #3
 8008816:	4413      	add	r3, r2
 8008818:	009b      	lsls	r3, r3, #2
 800881a:	440b      	add	r3, r1
 800881c:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8008820:	2200      	movs	r2, #0
 8008822:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8008824:	7bfa      	ldrb	r2, [r7, #15]
 8008826:	6879      	ldr	r1, [r7, #4]
 8008828:	4613      	mov	r3, r2
 800882a:	00db      	lsls	r3, r3, #3
 800882c:	4413      	add	r3, r2
 800882e:	009b      	lsls	r3, r3, #2
 8008830:	440b      	add	r3, r1
 8008832:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8008836:	7bfa      	ldrb	r2, [r7, #15]
 8008838:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800883a:	7bfa      	ldrb	r2, [r7, #15]
 800883c:	6879      	ldr	r1, [r7, #4]
 800883e:	4613      	mov	r3, r2
 8008840:	00db      	lsls	r3, r3, #3
 8008842:	4413      	add	r3, r2
 8008844:	009b      	lsls	r3, r3, #2
 8008846:	440b      	add	r3, r1
 8008848:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 800884c:	2200      	movs	r2, #0
 800884e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8008850:	7bfa      	ldrb	r2, [r7, #15]
 8008852:	6879      	ldr	r1, [r7, #4]
 8008854:	4613      	mov	r3, r2
 8008856:	00db      	lsls	r3, r3, #3
 8008858:	4413      	add	r3, r2
 800885a:	009b      	lsls	r3, r3, #2
 800885c:	440b      	add	r3, r1
 800885e:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8008862:	2200      	movs	r2, #0
 8008864:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8008866:	7bfa      	ldrb	r2, [r7, #15]
 8008868:	6879      	ldr	r1, [r7, #4]
 800886a:	4613      	mov	r3, r2
 800886c:	00db      	lsls	r3, r3, #3
 800886e:	4413      	add	r3, r2
 8008870:	009b      	lsls	r3, r3, #2
 8008872:	440b      	add	r3, r1
 8008874:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8008878:	2200      	movs	r2, #0
 800887a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800887c:	7bfa      	ldrb	r2, [r7, #15]
 800887e:	6879      	ldr	r1, [r7, #4]
 8008880:	4613      	mov	r3, r2
 8008882:	00db      	lsls	r3, r3, #3
 8008884:	4413      	add	r3, r2
 8008886:	009b      	lsls	r3, r3, #2
 8008888:	440b      	add	r3, r1
 800888a:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 800888e:	2200      	movs	r2, #0
 8008890:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8008892:	7bfb      	ldrb	r3, [r7, #15]
 8008894:	3301      	adds	r3, #1
 8008896:	73fb      	strb	r3, [r7, #15]
 8008898:	687b      	ldr	r3, [r7, #4]
 800889a:	791b      	ldrb	r3, [r3, #4]
 800889c:	7bfa      	ldrb	r2, [r7, #15]
 800889e:	429a      	cmp	r2, r3
 80088a0:	d3b5      	bcc.n	800880e <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80088a2:	687b      	ldr	r3, [r7, #4]
 80088a4:	6818      	ldr	r0, [r3, #0]
 80088a6:	687b      	ldr	r3, [r7, #4]
 80088a8:	7c1a      	ldrb	r2, [r3, #16]
 80088aa:	f88d 2000 	strb.w	r2, [sp]
 80088ae:	3304      	adds	r3, #4
 80088b0:	cb0e      	ldmia	r3, {r1, r2, r3}
 80088b2:	f003 fd8f 	bl	800c3d4 <USB_DevInit>
 80088b6:	4603      	mov	r3, r0
 80088b8:	2b00      	cmp	r3, #0
 80088ba:	d005      	beq.n	80088c8 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80088bc:	687b      	ldr	r3, [r7, #4]
 80088be:	2202      	movs	r2, #2
 80088c0:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80088c4:	2301      	movs	r3, #1
 80088c6:	e00c      	b.n	80088e2 <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 80088c8:	687b      	ldr	r3, [r7, #4]
 80088ca:	2200      	movs	r2, #0
 80088cc:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 80088ce:	687b      	ldr	r3, [r7, #4]
 80088d0:	2201      	movs	r2, #1
 80088d2:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 80088d6:	687b      	ldr	r3, [r7, #4]
 80088d8:	681b      	ldr	r3, [r3, #0]
 80088da:	4618      	mov	r0, r3
 80088dc:	f004 fdd9 	bl	800d492 <USB_DevDisconnect>

  return HAL_OK;
 80088e0:	2300      	movs	r3, #0
}
 80088e2:	4618      	mov	r0, r3
 80088e4:	3710      	adds	r7, #16
 80088e6:	46bd      	mov	sp, r7
 80088e8:	bd80      	pop	{r7, pc}

080088ea <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 80088ea:	b580      	push	{r7, lr}
 80088ec:	b084      	sub	sp, #16
 80088ee:	af00      	add	r7, sp, #0
 80088f0:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80088f2:	687b      	ldr	r3, [r7, #4]
 80088f4:	681b      	ldr	r3, [r3, #0]
 80088f6:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 80088f8:	687b      	ldr	r3, [r7, #4]
 80088fa:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80088fe:	2b01      	cmp	r3, #1
 8008900:	d101      	bne.n	8008906 <HAL_PCD_Start+0x1c>
 8008902:	2302      	movs	r3, #2
 8008904:	e022      	b.n	800894c <HAL_PCD_Start+0x62>
 8008906:	687b      	ldr	r3, [r7, #4]
 8008908:	2201      	movs	r2, #1
 800890a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 800890e:	68fb      	ldr	r3, [r7, #12]
 8008910:	68db      	ldr	r3, [r3, #12]
 8008912:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008916:	2b00      	cmp	r3, #0
 8008918:	d009      	beq.n	800892e <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 800891a:	687b      	ldr	r3, [r7, #4]
 800891c:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 800891e:	2b01      	cmp	r3, #1
 8008920:	d105      	bne.n	800892e <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8008922:	68fb      	ldr	r3, [r7, #12]
 8008924:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008926:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800892a:	68fb      	ldr	r3, [r7, #12]
 800892c:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 800892e:	687b      	ldr	r3, [r7, #4]
 8008930:	681b      	ldr	r3, [r3, #0]
 8008932:	4618      	mov	r0, r3
 8008934:	f003 fce0 	bl	800c2f8 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	681b      	ldr	r3, [r3, #0]
 800893c:	4618      	mov	r0, r3
 800893e:	f004 fd87 	bl	800d450 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8008942:	687b      	ldr	r3, [r7, #4]
 8008944:	2200      	movs	r2, #0
 8008946:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800894a:	2300      	movs	r3, #0
}
 800894c:	4618      	mov	r0, r3
 800894e:	3710      	adds	r7, #16
 8008950:	46bd      	mov	sp, r7
 8008952:	bd80      	pop	{r7, pc}

08008954 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8008954:	b590      	push	{r4, r7, lr}
 8008956:	b08d      	sub	sp, #52	@ 0x34
 8008958:	af00      	add	r7, sp, #0
 800895a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800895c:	687b      	ldr	r3, [r7, #4]
 800895e:	681b      	ldr	r3, [r3, #0]
 8008960:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008962:	6a3b      	ldr	r3, [r7, #32]
 8008964:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8008966:	687b      	ldr	r3, [r7, #4]
 8008968:	681b      	ldr	r3, [r3, #0]
 800896a:	4618      	mov	r0, r3
 800896c:	f004 fe45 	bl	800d5fa <USB_GetMode>
 8008970:	4603      	mov	r3, r0
 8008972:	2b00      	cmp	r3, #0
 8008974:	f040 848c 	bne.w	8009290 <HAL_PCD_IRQHandler+0x93c>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8008978:	687b      	ldr	r3, [r7, #4]
 800897a:	681b      	ldr	r3, [r3, #0]
 800897c:	4618      	mov	r0, r3
 800897e:	f004 fda9 	bl	800d4d4 <USB_ReadInterrupts>
 8008982:	4603      	mov	r3, r0
 8008984:	2b00      	cmp	r3, #0
 8008986:	f000 8482 	beq.w	800928e <HAL_PCD_IRQHandler+0x93a>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 800898a:	69fb      	ldr	r3, [r7, #28]
 800898c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008990:	689b      	ldr	r3, [r3, #8]
 8008992:	0a1b      	lsrs	r3, r3, #8
 8008994:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8008998:	687b      	ldr	r3, [r7, #4]
 800899a:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 800899e:	687b      	ldr	r3, [r7, #4]
 80089a0:	681b      	ldr	r3, [r3, #0]
 80089a2:	4618      	mov	r0, r3
 80089a4:	f004 fd96 	bl	800d4d4 <USB_ReadInterrupts>
 80089a8:	4603      	mov	r3, r0
 80089aa:	f003 0302 	and.w	r3, r3, #2
 80089ae:	2b02      	cmp	r3, #2
 80089b0:	d107      	bne.n	80089c2 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 80089b2:	687b      	ldr	r3, [r7, #4]
 80089b4:	681b      	ldr	r3, [r3, #0]
 80089b6:	695a      	ldr	r2, [r3, #20]
 80089b8:	687b      	ldr	r3, [r7, #4]
 80089ba:	681b      	ldr	r3, [r3, #0]
 80089bc:	f002 0202 	and.w	r2, r2, #2
 80089c0:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 80089c2:	687b      	ldr	r3, [r7, #4]
 80089c4:	681b      	ldr	r3, [r3, #0]
 80089c6:	4618      	mov	r0, r3
 80089c8:	f004 fd84 	bl	800d4d4 <USB_ReadInterrupts>
 80089cc:	4603      	mov	r3, r0
 80089ce:	f003 0310 	and.w	r3, r3, #16
 80089d2:	2b10      	cmp	r3, #16
 80089d4:	d161      	bne.n	8008a9a <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80089d6:	687b      	ldr	r3, [r7, #4]
 80089d8:	681b      	ldr	r3, [r3, #0]
 80089da:	699a      	ldr	r2, [r3, #24]
 80089dc:	687b      	ldr	r3, [r7, #4]
 80089de:	681b      	ldr	r3, [r3, #0]
 80089e0:	f022 0210 	bic.w	r2, r2, #16
 80089e4:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 80089e6:	6a3b      	ldr	r3, [r7, #32]
 80089e8:	6a1b      	ldr	r3, [r3, #32]
 80089ea:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 80089ec:	69bb      	ldr	r3, [r7, #24]
 80089ee:	f003 020f 	and.w	r2, r3, #15
 80089f2:	4613      	mov	r3, r2
 80089f4:	00db      	lsls	r3, r3, #3
 80089f6:	4413      	add	r3, r2
 80089f8:	009b      	lsls	r3, r3, #2
 80089fa:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80089fe:	687a      	ldr	r2, [r7, #4]
 8008a00:	4413      	add	r3, r2
 8008a02:	3304      	adds	r3, #4
 8008a04:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8008a06:	69bb      	ldr	r3, [r7, #24]
 8008a08:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8008a0c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8008a10:	d124      	bne.n	8008a5c <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8008a12:	69ba      	ldr	r2, [r7, #24]
 8008a14:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 8008a18:	4013      	ands	r3, r2
 8008a1a:	2b00      	cmp	r3, #0
 8008a1c:	d035      	beq.n	8008a8a <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8008a1e:	697b      	ldr	r3, [r7, #20]
 8008a20:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8008a22:	69bb      	ldr	r3, [r7, #24]
 8008a24:	091b      	lsrs	r3, r3, #4
 8008a26:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8008a28:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8008a2c:	b29b      	uxth	r3, r3
 8008a2e:	461a      	mov	r2, r3
 8008a30:	6a38      	ldr	r0, [r7, #32]
 8008a32:	f004 fbbb 	bl	800d1ac <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8008a36:	697b      	ldr	r3, [r7, #20]
 8008a38:	68da      	ldr	r2, [r3, #12]
 8008a3a:	69bb      	ldr	r3, [r7, #24]
 8008a3c:	091b      	lsrs	r3, r3, #4
 8008a3e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8008a42:	441a      	add	r2, r3
 8008a44:	697b      	ldr	r3, [r7, #20]
 8008a46:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8008a48:	697b      	ldr	r3, [r7, #20]
 8008a4a:	695a      	ldr	r2, [r3, #20]
 8008a4c:	69bb      	ldr	r3, [r7, #24]
 8008a4e:	091b      	lsrs	r3, r3, #4
 8008a50:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8008a54:	441a      	add	r2, r3
 8008a56:	697b      	ldr	r3, [r7, #20]
 8008a58:	615a      	str	r2, [r3, #20]
 8008a5a:	e016      	b.n	8008a8a <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8008a5c:	69bb      	ldr	r3, [r7, #24]
 8008a5e:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8008a62:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8008a66:	d110      	bne.n	8008a8a <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8008a68:	687b      	ldr	r3, [r7, #4]
 8008a6a:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8008a6e:	2208      	movs	r2, #8
 8008a70:	4619      	mov	r1, r3
 8008a72:	6a38      	ldr	r0, [r7, #32]
 8008a74:	f004 fb9a 	bl	800d1ac <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8008a78:	697b      	ldr	r3, [r7, #20]
 8008a7a:	695a      	ldr	r2, [r3, #20]
 8008a7c:	69bb      	ldr	r3, [r7, #24]
 8008a7e:	091b      	lsrs	r3, r3, #4
 8008a80:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8008a84:	441a      	add	r2, r3
 8008a86:	697b      	ldr	r3, [r7, #20]
 8008a88:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8008a8a:	687b      	ldr	r3, [r7, #4]
 8008a8c:	681b      	ldr	r3, [r3, #0]
 8008a8e:	699a      	ldr	r2, [r3, #24]
 8008a90:	687b      	ldr	r3, [r7, #4]
 8008a92:	681b      	ldr	r3, [r3, #0]
 8008a94:	f042 0210 	orr.w	r2, r2, #16
 8008a98:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8008a9a:	687b      	ldr	r3, [r7, #4]
 8008a9c:	681b      	ldr	r3, [r3, #0]
 8008a9e:	4618      	mov	r0, r3
 8008aa0:	f004 fd18 	bl	800d4d4 <USB_ReadInterrupts>
 8008aa4:	4603      	mov	r3, r0
 8008aa6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8008aaa:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8008aae:	f040 80a7 	bne.w	8008c00 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8008ab2:	2300      	movs	r3, #0
 8008ab4:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8008ab6:	687b      	ldr	r3, [r7, #4]
 8008ab8:	681b      	ldr	r3, [r3, #0]
 8008aba:	4618      	mov	r0, r3
 8008abc:	f004 fd1d 	bl	800d4fa <USB_ReadDevAllOutEpInterrupt>
 8008ac0:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 8008ac2:	e099      	b.n	8008bf8 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8008ac4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008ac6:	f003 0301 	and.w	r3, r3, #1
 8008aca:	2b00      	cmp	r3, #0
 8008acc:	f000 808e 	beq.w	8008bec <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8008ad0:	687b      	ldr	r3, [r7, #4]
 8008ad2:	681b      	ldr	r3, [r3, #0]
 8008ad4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008ad6:	b2d2      	uxtb	r2, r2
 8008ad8:	4611      	mov	r1, r2
 8008ada:	4618      	mov	r0, r3
 8008adc:	f004 fd41 	bl	800d562 <USB_ReadDevOutEPInterrupt>
 8008ae0:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8008ae2:	693b      	ldr	r3, [r7, #16]
 8008ae4:	f003 0301 	and.w	r3, r3, #1
 8008ae8:	2b00      	cmp	r3, #0
 8008aea:	d00c      	beq.n	8008b06 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8008aec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008aee:	015a      	lsls	r2, r3, #5
 8008af0:	69fb      	ldr	r3, [r7, #28]
 8008af2:	4413      	add	r3, r2
 8008af4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008af8:	461a      	mov	r2, r3
 8008afa:	2301      	movs	r3, #1
 8008afc:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8008afe:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8008b00:	6878      	ldr	r0, [r7, #4]
 8008b02:	f000 fea3 	bl	800984c <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8008b06:	693b      	ldr	r3, [r7, #16]
 8008b08:	f003 0308 	and.w	r3, r3, #8
 8008b0c:	2b00      	cmp	r3, #0
 8008b0e:	d00c      	beq.n	8008b2a <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8008b10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b12:	015a      	lsls	r2, r3, #5
 8008b14:	69fb      	ldr	r3, [r7, #28]
 8008b16:	4413      	add	r3, r2
 8008b18:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008b1c:	461a      	mov	r2, r3
 8008b1e:	2308      	movs	r3, #8
 8008b20:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8008b22:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8008b24:	6878      	ldr	r0, [r7, #4]
 8008b26:	f000 ff79 	bl	8009a1c <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8008b2a:	693b      	ldr	r3, [r7, #16]
 8008b2c:	f003 0310 	and.w	r3, r3, #16
 8008b30:	2b00      	cmp	r3, #0
 8008b32:	d008      	beq.n	8008b46 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8008b34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b36:	015a      	lsls	r2, r3, #5
 8008b38:	69fb      	ldr	r3, [r7, #28]
 8008b3a:	4413      	add	r3, r2
 8008b3c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008b40:	461a      	mov	r2, r3
 8008b42:	2310      	movs	r3, #16
 8008b44:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8008b46:	693b      	ldr	r3, [r7, #16]
 8008b48:	f003 0302 	and.w	r3, r3, #2
 8008b4c:	2b00      	cmp	r3, #0
 8008b4e:	d030      	beq.n	8008bb2 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8008b50:	6a3b      	ldr	r3, [r7, #32]
 8008b52:	695b      	ldr	r3, [r3, #20]
 8008b54:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008b58:	2b80      	cmp	r3, #128	@ 0x80
 8008b5a:	d109      	bne.n	8008b70 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8008b5c:	69fb      	ldr	r3, [r7, #28]
 8008b5e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008b62:	685b      	ldr	r3, [r3, #4]
 8008b64:	69fa      	ldr	r2, [r7, #28]
 8008b66:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008b6a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8008b6e:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8008b70:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008b72:	4613      	mov	r3, r2
 8008b74:	00db      	lsls	r3, r3, #3
 8008b76:	4413      	add	r3, r2
 8008b78:	009b      	lsls	r3, r3, #2
 8008b7a:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8008b7e:	687a      	ldr	r2, [r7, #4]
 8008b80:	4413      	add	r3, r2
 8008b82:	3304      	adds	r3, #4
 8008b84:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8008b86:	697b      	ldr	r3, [r7, #20]
 8008b88:	78db      	ldrb	r3, [r3, #3]
 8008b8a:	2b01      	cmp	r3, #1
 8008b8c:	d108      	bne.n	8008ba0 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8008b8e:	697b      	ldr	r3, [r7, #20]
 8008b90:	2200      	movs	r2, #0
 8008b92:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8008b94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b96:	b2db      	uxtb	r3, r3
 8008b98:	4619      	mov	r1, r3
 8008b9a:	6878      	ldr	r0, [r7, #4]
 8008b9c:	f00a fb5c 	bl	8013258 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8008ba0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ba2:	015a      	lsls	r2, r3, #5
 8008ba4:	69fb      	ldr	r3, [r7, #28]
 8008ba6:	4413      	add	r3, r2
 8008ba8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008bac:	461a      	mov	r2, r3
 8008bae:	2302      	movs	r3, #2
 8008bb0:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8008bb2:	693b      	ldr	r3, [r7, #16]
 8008bb4:	f003 0320 	and.w	r3, r3, #32
 8008bb8:	2b00      	cmp	r3, #0
 8008bba:	d008      	beq.n	8008bce <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8008bbc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008bbe:	015a      	lsls	r2, r3, #5
 8008bc0:	69fb      	ldr	r3, [r7, #28]
 8008bc2:	4413      	add	r3, r2
 8008bc4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008bc8:	461a      	mov	r2, r3
 8008bca:	2320      	movs	r3, #32
 8008bcc:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8008bce:	693b      	ldr	r3, [r7, #16]
 8008bd0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8008bd4:	2b00      	cmp	r3, #0
 8008bd6:	d009      	beq.n	8008bec <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8008bd8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008bda:	015a      	lsls	r2, r3, #5
 8008bdc:	69fb      	ldr	r3, [r7, #28]
 8008bde:	4413      	add	r3, r2
 8008be0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008be4:	461a      	mov	r2, r3
 8008be6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8008bea:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8008bec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008bee:	3301      	adds	r3, #1
 8008bf0:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8008bf2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008bf4:	085b      	lsrs	r3, r3, #1
 8008bf6:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8008bf8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008bfa:	2b00      	cmp	r3, #0
 8008bfc:	f47f af62 	bne.w	8008ac4 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8008c00:	687b      	ldr	r3, [r7, #4]
 8008c02:	681b      	ldr	r3, [r3, #0]
 8008c04:	4618      	mov	r0, r3
 8008c06:	f004 fc65 	bl	800d4d4 <USB_ReadInterrupts>
 8008c0a:	4603      	mov	r3, r0
 8008c0c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8008c10:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8008c14:	f040 80db 	bne.w	8008dce <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8008c18:	687b      	ldr	r3, [r7, #4]
 8008c1a:	681b      	ldr	r3, [r3, #0]
 8008c1c:	4618      	mov	r0, r3
 8008c1e:	f004 fc86 	bl	800d52e <USB_ReadDevAllInEpInterrupt>
 8008c22:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 8008c24:	2300      	movs	r3, #0
 8008c26:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 8008c28:	e0cd      	b.n	8008dc6 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8008c2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008c2c:	f003 0301 	and.w	r3, r3, #1
 8008c30:	2b00      	cmp	r3, #0
 8008c32:	f000 80c2 	beq.w	8008dba <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8008c36:	687b      	ldr	r3, [r7, #4]
 8008c38:	681b      	ldr	r3, [r3, #0]
 8008c3a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008c3c:	b2d2      	uxtb	r2, r2
 8008c3e:	4611      	mov	r1, r2
 8008c40:	4618      	mov	r0, r3
 8008c42:	f004 fcac 	bl	800d59e <USB_ReadDevInEPInterrupt>
 8008c46:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8008c48:	693b      	ldr	r3, [r7, #16]
 8008c4a:	f003 0301 	and.w	r3, r3, #1
 8008c4e:	2b00      	cmp	r3, #0
 8008c50:	d057      	beq.n	8008d02 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8008c52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c54:	f003 030f 	and.w	r3, r3, #15
 8008c58:	2201      	movs	r2, #1
 8008c5a:	fa02 f303 	lsl.w	r3, r2, r3
 8008c5e:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8008c60:	69fb      	ldr	r3, [r7, #28]
 8008c62:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008c66:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008c68:	68fb      	ldr	r3, [r7, #12]
 8008c6a:	43db      	mvns	r3, r3
 8008c6c:	69f9      	ldr	r1, [r7, #28]
 8008c6e:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008c72:	4013      	ands	r3, r2
 8008c74:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8008c76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c78:	015a      	lsls	r2, r3, #5
 8008c7a:	69fb      	ldr	r3, [r7, #28]
 8008c7c:	4413      	add	r3, r2
 8008c7e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008c82:	461a      	mov	r2, r3
 8008c84:	2301      	movs	r3, #1
 8008c86:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8008c88:	687b      	ldr	r3, [r7, #4]
 8008c8a:	799b      	ldrb	r3, [r3, #6]
 8008c8c:	2b01      	cmp	r3, #1
 8008c8e:	d132      	bne.n	8008cf6 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8008c90:	6879      	ldr	r1, [r7, #4]
 8008c92:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008c94:	4613      	mov	r3, r2
 8008c96:	00db      	lsls	r3, r3, #3
 8008c98:	4413      	add	r3, r2
 8008c9a:	009b      	lsls	r3, r3, #2
 8008c9c:	440b      	add	r3, r1
 8008c9e:	3320      	adds	r3, #32
 8008ca0:	6819      	ldr	r1, [r3, #0]
 8008ca2:	6878      	ldr	r0, [r7, #4]
 8008ca4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008ca6:	4613      	mov	r3, r2
 8008ca8:	00db      	lsls	r3, r3, #3
 8008caa:	4413      	add	r3, r2
 8008cac:	009b      	lsls	r3, r3, #2
 8008cae:	4403      	add	r3, r0
 8008cb0:	331c      	adds	r3, #28
 8008cb2:	681b      	ldr	r3, [r3, #0]
 8008cb4:	4419      	add	r1, r3
 8008cb6:	6878      	ldr	r0, [r7, #4]
 8008cb8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008cba:	4613      	mov	r3, r2
 8008cbc:	00db      	lsls	r3, r3, #3
 8008cbe:	4413      	add	r3, r2
 8008cc0:	009b      	lsls	r3, r3, #2
 8008cc2:	4403      	add	r3, r0
 8008cc4:	3320      	adds	r3, #32
 8008cc6:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8008cc8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008cca:	2b00      	cmp	r3, #0
 8008ccc:	d113      	bne.n	8008cf6 <HAL_PCD_IRQHandler+0x3a2>
 8008cce:	6879      	ldr	r1, [r7, #4]
 8008cd0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008cd2:	4613      	mov	r3, r2
 8008cd4:	00db      	lsls	r3, r3, #3
 8008cd6:	4413      	add	r3, r2
 8008cd8:	009b      	lsls	r3, r3, #2
 8008cda:	440b      	add	r3, r1
 8008cdc:	3324      	adds	r3, #36	@ 0x24
 8008cde:	681b      	ldr	r3, [r3, #0]
 8008ce0:	2b00      	cmp	r3, #0
 8008ce2:	d108      	bne.n	8008cf6 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8008ce4:	687b      	ldr	r3, [r7, #4]
 8008ce6:	6818      	ldr	r0, [r3, #0]
 8008ce8:	687b      	ldr	r3, [r7, #4]
 8008cea:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8008cee:	461a      	mov	r2, r3
 8008cf0:	2101      	movs	r1, #1
 8008cf2:	f004 fcb3 	bl	800d65c <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8008cf6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008cf8:	b2db      	uxtb	r3, r3
 8008cfa:	4619      	mov	r1, r3
 8008cfc:	6878      	ldr	r0, [r7, #4]
 8008cfe:	f00a fa30 	bl	8013162 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8008d02:	693b      	ldr	r3, [r7, #16]
 8008d04:	f003 0308 	and.w	r3, r3, #8
 8008d08:	2b00      	cmp	r3, #0
 8008d0a:	d008      	beq.n	8008d1e <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8008d0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d0e:	015a      	lsls	r2, r3, #5
 8008d10:	69fb      	ldr	r3, [r7, #28]
 8008d12:	4413      	add	r3, r2
 8008d14:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008d18:	461a      	mov	r2, r3
 8008d1a:	2308      	movs	r3, #8
 8008d1c:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8008d1e:	693b      	ldr	r3, [r7, #16]
 8008d20:	f003 0310 	and.w	r3, r3, #16
 8008d24:	2b00      	cmp	r3, #0
 8008d26:	d008      	beq.n	8008d3a <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8008d28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d2a:	015a      	lsls	r2, r3, #5
 8008d2c:	69fb      	ldr	r3, [r7, #28]
 8008d2e:	4413      	add	r3, r2
 8008d30:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008d34:	461a      	mov	r2, r3
 8008d36:	2310      	movs	r3, #16
 8008d38:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8008d3a:	693b      	ldr	r3, [r7, #16]
 8008d3c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008d40:	2b00      	cmp	r3, #0
 8008d42:	d008      	beq.n	8008d56 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8008d44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d46:	015a      	lsls	r2, r3, #5
 8008d48:	69fb      	ldr	r3, [r7, #28]
 8008d4a:	4413      	add	r3, r2
 8008d4c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008d50:	461a      	mov	r2, r3
 8008d52:	2340      	movs	r3, #64	@ 0x40
 8008d54:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8008d56:	693b      	ldr	r3, [r7, #16]
 8008d58:	f003 0302 	and.w	r3, r3, #2
 8008d5c:	2b00      	cmp	r3, #0
 8008d5e:	d023      	beq.n	8008da8 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8008d60:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8008d62:	6a38      	ldr	r0, [r7, #32]
 8008d64:	f003 fc9a 	bl	800c69c <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8008d68:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008d6a:	4613      	mov	r3, r2
 8008d6c:	00db      	lsls	r3, r3, #3
 8008d6e:	4413      	add	r3, r2
 8008d70:	009b      	lsls	r3, r3, #2
 8008d72:	3310      	adds	r3, #16
 8008d74:	687a      	ldr	r2, [r7, #4]
 8008d76:	4413      	add	r3, r2
 8008d78:	3304      	adds	r3, #4
 8008d7a:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8008d7c:	697b      	ldr	r3, [r7, #20]
 8008d7e:	78db      	ldrb	r3, [r3, #3]
 8008d80:	2b01      	cmp	r3, #1
 8008d82:	d108      	bne.n	8008d96 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8008d84:	697b      	ldr	r3, [r7, #20]
 8008d86:	2200      	movs	r2, #0
 8008d88:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8008d8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d8c:	b2db      	uxtb	r3, r3
 8008d8e:	4619      	mov	r1, r3
 8008d90:	6878      	ldr	r0, [r7, #4]
 8008d92:	f00a fa73 	bl	801327c <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8008d96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d98:	015a      	lsls	r2, r3, #5
 8008d9a:	69fb      	ldr	r3, [r7, #28]
 8008d9c:	4413      	add	r3, r2
 8008d9e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008da2:	461a      	mov	r2, r3
 8008da4:	2302      	movs	r3, #2
 8008da6:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8008da8:	693b      	ldr	r3, [r7, #16]
 8008daa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008dae:	2b00      	cmp	r3, #0
 8008db0:	d003      	beq.n	8008dba <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8008db2:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8008db4:	6878      	ldr	r0, [r7, #4]
 8008db6:	f000 fcbd 	bl	8009734 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8008dba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008dbc:	3301      	adds	r3, #1
 8008dbe:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8008dc0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008dc2:	085b      	lsrs	r3, r3, #1
 8008dc4:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8008dc6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008dc8:	2b00      	cmp	r3, #0
 8008dca:	f47f af2e 	bne.w	8008c2a <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8008dce:	687b      	ldr	r3, [r7, #4]
 8008dd0:	681b      	ldr	r3, [r3, #0]
 8008dd2:	4618      	mov	r0, r3
 8008dd4:	f004 fb7e 	bl	800d4d4 <USB_ReadInterrupts>
 8008dd8:	4603      	mov	r3, r0
 8008dda:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008dde:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008de2:	d122      	bne.n	8008e2a <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8008de4:	69fb      	ldr	r3, [r7, #28]
 8008de6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008dea:	685b      	ldr	r3, [r3, #4]
 8008dec:	69fa      	ldr	r2, [r7, #28]
 8008dee:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008df2:	f023 0301 	bic.w	r3, r3, #1
 8008df6:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8008df8:	687b      	ldr	r3, [r7, #4]
 8008dfa:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 8008dfe:	2b01      	cmp	r3, #1
 8008e00:	d108      	bne.n	8008e14 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8008e02:	687b      	ldr	r3, [r7, #4]
 8008e04:	2200      	movs	r2, #0
 8008e06:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8008e0a:	2100      	movs	r1, #0
 8008e0c:	6878      	ldr	r0, [r7, #4]
 8008e0e:	f000 fea3 	bl	8009b58 <HAL_PCDEx_LPM_Callback>
 8008e12:	e002      	b.n	8008e1a <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8008e14:	6878      	ldr	r0, [r7, #4]
 8008e16:	f00a fa11 	bl	801323c <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8008e1a:	687b      	ldr	r3, [r7, #4]
 8008e1c:	681b      	ldr	r3, [r3, #0]
 8008e1e:	695a      	ldr	r2, [r3, #20]
 8008e20:	687b      	ldr	r3, [r7, #4]
 8008e22:	681b      	ldr	r3, [r3, #0]
 8008e24:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 8008e28:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8008e2a:	687b      	ldr	r3, [r7, #4]
 8008e2c:	681b      	ldr	r3, [r3, #0]
 8008e2e:	4618      	mov	r0, r3
 8008e30:	f004 fb50 	bl	800d4d4 <USB_ReadInterrupts>
 8008e34:	4603      	mov	r3, r0
 8008e36:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008e3a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008e3e:	d112      	bne.n	8008e66 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8008e40:	69fb      	ldr	r3, [r7, #28]
 8008e42:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008e46:	689b      	ldr	r3, [r3, #8]
 8008e48:	f003 0301 	and.w	r3, r3, #1
 8008e4c:	2b01      	cmp	r3, #1
 8008e4e:	d102      	bne.n	8008e56 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8008e50:	6878      	ldr	r0, [r7, #4]
 8008e52:	f00a f9cd 	bl	80131f0 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8008e56:	687b      	ldr	r3, [r7, #4]
 8008e58:	681b      	ldr	r3, [r3, #0]
 8008e5a:	695a      	ldr	r2, [r3, #20]
 8008e5c:	687b      	ldr	r3, [r7, #4]
 8008e5e:	681b      	ldr	r3, [r3, #0]
 8008e60:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 8008e64:	615a      	str	r2, [r3, #20]
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8008e66:	687b      	ldr	r3, [r7, #4]
 8008e68:	681b      	ldr	r3, [r3, #0]
 8008e6a:	4618      	mov	r0, r3
 8008e6c:	f004 fb32 	bl	800d4d4 <USB_ReadInterrupts>
 8008e70:	4603      	mov	r3, r0
 8008e72:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8008e76:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008e7a:	f040 80b7 	bne.w	8008fec <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8008e7e:	69fb      	ldr	r3, [r7, #28]
 8008e80:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008e84:	685b      	ldr	r3, [r3, #4]
 8008e86:	69fa      	ldr	r2, [r7, #28]
 8008e88:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008e8c:	f023 0301 	bic.w	r3, r3, #1
 8008e90:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8008e92:	687b      	ldr	r3, [r7, #4]
 8008e94:	681b      	ldr	r3, [r3, #0]
 8008e96:	2110      	movs	r1, #16
 8008e98:	4618      	mov	r0, r3
 8008e9a:	f003 fbff 	bl	800c69c <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8008e9e:	2300      	movs	r3, #0
 8008ea0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008ea2:	e046      	b.n	8008f32 <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8008ea4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008ea6:	015a      	lsls	r2, r3, #5
 8008ea8:	69fb      	ldr	r3, [r7, #28]
 8008eaa:	4413      	add	r3, r2
 8008eac:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008eb0:	461a      	mov	r2, r3
 8008eb2:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8008eb6:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8008eb8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008eba:	015a      	lsls	r2, r3, #5
 8008ebc:	69fb      	ldr	r3, [r7, #28]
 8008ebe:	4413      	add	r3, r2
 8008ec0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008ec4:	681b      	ldr	r3, [r3, #0]
 8008ec6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008ec8:	0151      	lsls	r1, r2, #5
 8008eca:	69fa      	ldr	r2, [r7, #28]
 8008ecc:	440a      	add	r2, r1
 8008ece:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008ed2:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8008ed6:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8008ed8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008eda:	015a      	lsls	r2, r3, #5
 8008edc:	69fb      	ldr	r3, [r7, #28]
 8008ede:	4413      	add	r3, r2
 8008ee0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008ee4:	461a      	mov	r2, r3
 8008ee6:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8008eea:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8008eec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008eee:	015a      	lsls	r2, r3, #5
 8008ef0:	69fb      	ldr	r3, [r7, #28]
 8008ef2:	4413      	add	r3, r2
 8008ef4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008ef8:	681b      	ldr	r3, [r3, #0]
 8008efa:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008efc:	0151      	lsls	r1, r2, #5
 8008efe:	69fa      	ldr	r2, [r7, #28]
 8008f00:	440a      	add	r2, r1
 8008f02:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008f06:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8008f0a:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8008f0c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008f0e:	015a      	lsls	r2, r3, #5
 8008f10:	69fb      	ldr	r3, [r7, #28]
 8008f12:	4413      	add	r3, r2
 8008f14:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008f18:	681b      	ldr	r3, [r3, #0]
 8008f1a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008f1c:	0151      	lsls	r1, r2, #5
 8008f1e:	69fa      	ldr	r2, [r7, #28]
 8008f20:	440a      	add	r2, r1
 8008f22:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008f26:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8008f2a:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8008f2c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008f2e:	3301      	adds	r3, #1
 8008f30:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008f32:	687b      	ldr	r3, [r7, #4]
 8008f34:	791b      	ldrb	r3, [r3, #4]
 8008f36:	461a      	mov	r2, r3
 8008f38:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008f3a:	4293      	cmp	r3, r2
 8008f3c:	d3b2      	bcc.n	8008ea4 <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8008f3e:	69fb      	ldr	r3, [r7, #28]
 8008f40:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008f44:	69db      	ldr	r3, [r3, #28]
 8008f46:	69fa      	ldr	r2, [r7, #28]
 8008f48:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008f4c:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 8008f50:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8008f52:	687b      	ldr	r3, [r7, #4]
 8008f54:	7bdb      	ldrb	r3, [r3, #15]
 8008f56:	2b00      	cmp	r3, #0
 8008f58:	d016      	beq.n	8008f88 <HAL_PCD_IRQHandler+0x634>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8008f5a:	69fb      	ldr	r3, [r7, #28]
 8008f5c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008f60:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008f64:	69fa      	ldr	r2, [r7, #28]
 8008f66:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008f6a:	f043 030b 	orr.w	r3, r3, #11
 8008f6e:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8008f72:	69fb      	ldr	r3, [r7, #28]
 8008f74:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008f78:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008f7a:	69fa      	ldr	r2, [r7, #28]
 8008f7c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008f80:	f043 030b 	orr.w	r3, r3, #11
 8008f84:	6453      	str	r3, [r2, #68]	@ 0x44
 8008f86:	e015      	b.n	8008fb4 <HAL_PCD_IRQHandler+0x660>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8008f88:	69fb      	ldr	r3, [r7, #28]
 8008f8a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008f8e:	695b      	ldr	r3, [r3, #20]
 8008f90:	69fa      	ldr	r2, [r7, #28]
 8008f92:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008f96:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8008f9a:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 8008f9e:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8008fa0:	69fb      	ldr	r3, [r7, #28]
 8008fa2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008fa6:	691b      	ldr	r3, [r3, #16]
 8008fa8:	69fa      	ldr	r2, [r7, #28]
 8008faa:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008fae:	f043 030b 	orr.w	r3, r3, #11
 8008fb2:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8008fb4:	69fb      	ldr	r3, [r7, #28]
 8008fb6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008fba:	681b      	ldr	r3, [r3, #0]
 8008fbc:	69fa      	ldr	r2, [r7, #28]
 8008fbe:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008fc2:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8008fc6:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8008fc8:	687b      	ldr	r3, [r7, #4]
 8008fca:	6818      	ldr	r0, [r3, #0]
 8008fcc:	687b      	ldr	r3, [r7, #4]
 8008fce:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 8008fd0:	687b      	ldr	r3, [r7, #4]
 8008fd2:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8008fd6:	461a      	mov	r2, r3
 8008fd8:	f004 fb40 	bl	800d65c <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8008fdc:	687b      	ldr	r3, [r7, #4]
 8008fde:	681b      	ldr	r3, [r3, #0]
 8008fe0:	695a      	ldr	r2, [r3, #20]
 8008fe2:	687b      	ldr	r3, [r7, #4]
 8008fe4:	681b      	ldr	r3, [r3, #0]
 8008fe6:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 8008fea:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8008fec:	687b      	ldr	r3, [r7, #4]
 8008fee:	681b      	ldr	r3, [r3, #0]
 8008ff0:	4618      	mov	r0, r3
 8008ff2:	f004 fa6f 	bl	800d4d4 <USB_ReadInterrupts>
 8008ff6:	4603      	mov	r3, r0
 8008ff8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8008ffc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009000:	d123      	bne.n	800904a <HAL_PCD_IRQHandler+0x6f6>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8009002:	687b      	ldr	r3, [r7, #4]
 8009004:	681b      	ldr	r3, [r3, #0]
 8009006:	4618      	mov	r0, r3
 8009008:	f004 fb05 	bl	800d616 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 800900c:	687b      	ldr	r3, [r7, #4]
 800900e:	681b      	ldr	r3, [r3, #0]
 8009010:	4618      	mov	r0, r3
 8009012:	f003 fbbc 	bl	800c78e <USB_GetDevSpeed>
 8009016:	4603      	mov	r3, r0
 8009018:	461a      	mov	r2, r3
 800901a:	687b      	ldr	r3, [r7, #4]
 800901c:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800901e:	687b      	ldr	r3, [r7, #4]
 8009020:	681c      	ldr	r4, [r3, #0]
 8009022:	f001 f9c9 	bl	800a3b8 <HAL_RCC_GetHCLKFreq>
 8009026:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8009028:	687b      	ldr	r3, [r7, #4]
 800902a:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800902c:	461a      	mov	r2, r3
 800902e:	4620      	mov	r0, r4
 8009030:	f003 f8c0 	bl	800c1b4 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8009034:	6878      	ldr	r0, [r7, #4]
 8009036:	f00a f8bc 	bl	80131b2 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 800903a:	687b      	ldr	r3, [r7, #4]
 800903c:	681b      	ldr	r3, [r3, #0]
 800903e:	695a      	ldr	r2, [r3, #20]
 8009040:	687b      	ldr	r3, [r7, #4]
 8009042:	681b      	ldr	r3, [r3, #0]
 8009044:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 8009048:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 800904a:	687b      	ldr	r3, [r7, #4]
 800904c:	681b      	ldr	r3, [r3, #0]
 800904e:	4618      	mov	r0, r3
 8009050:	f004 fa40 	bl	800d4d4 <USB_ReadInterrupts>
 8009054:	4603      	mov	r3, r0
 8009056:	f003 0308 	and.w	r3, r3, #8
 800905a:	2b08      	cmp	r3, #8
 800905c:	d10a      	bne.n	8009074 <HAL_PCD_IRQHandler+0x720>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 800905e:	6878      	ldr	r0, [r7, #4]
 8009060:	f00a f899 	bl	8013196 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8009064:	687b      	ldr	r3, [r7, #4]
 8009066:	681b      	ldr	r3, [r3, #0]
 8009068:	695a      	ldr	r2, [r3, #20]
 800906a:	687b      	ldr	r3, [r7, #4]
 800906c:	681b      	ldr	r3, [r3, #0]
 800906e:	f002 0208 	and.w	r2, r2, #8
 8009072:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8009074:	687b      	ldr	r3, [r7, #4]
 8009076:	681b      	ldr	r3, [r3, #0]
 8009078:	4618      	mov	r0, r3
 800907a:	f004 fa2b 	bl	800d4d4 <USB_ReadInterrupts>
 800907e:	4603      	mov	r3, r0
 8009080:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009084:	2b80      	cmp	r3, #128	@ 0x80
 8009086:	d123      	bne.n	80090d0 <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8009088:	6a3b      	ldr	r3, [r7, #32]
 800908a:	699b      	ldr	r3, [r3, #24]
 800908c:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8009090:	6a3b      	ldr	r3, [r7, #32]
 8009092:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8009094:	2301      	movs	r3, #1
 8009096:	627b      	str	r3, [r7, #36]	@ 0x24
 8009098:	e014      	b.n	80090c4 <HAL_PCD_IRQHandler+0x770>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 800909a:	6879      	ldr	r1, [r7, #4]
 800909c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800909e:	4613      	mov	r3, r2
 80090a0:	00db      	lsls	r3, r3, #3
 80090a2:	4413      	add	r3, r2
 80090a4:	009b      	lsls	r3, r3, #2
 80090a6:	440b      	add	r3, r1
 80090a8:	f203 2357 	addw	r3, r3, #599	@ 0x257
 80090ac:	781b      	ldrb	r3, [r3, #0]
 80090ae:	2b01      	cmp	r3, #1
 80090b0:	d105      	bne.n	80090be <HAL_PCD_IRQHandler+0x76a>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 80090b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80090b4:	b2db      	uxtb	r3, r3
 80090b6:	4619      	mov	r1, r3
 80090b8:	6878      	ldr	r0, [r7, #4]
 80090ba:	f000 fb0a 	bl	80096d2 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80090be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80090c0:	3301      	adds	r3, #1
 80090c2:	627b      	str	r3, [r7, #36]	@ 0x24
 80090c4:	687b      	ldr	r3, [r7, #4]
 80090c6:	791b      	ldrb	r3, [r3, #4]
 80090c8:	461a      	mov	r2, r3
 80090ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80090cc:	4293      	cmp	r3, r2
 80090ce:	d3e4      	bcc.n	800909a <HAL_PCD_IRQHandler+0x746>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 80090d0:	687b      	ldr	r3, [r7, #4]
 80090d2:	681b      	ldr	r3, [r3, #0]
 80090d4:	4618      	mov	r0, r3
 80090d6:	f004 f9fd 	bl	800d4d4 <USB_ReadInterrupts>
 80090da:	4603      	mov	r3, r0
 80090dc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80090e0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80090e4:	d13c      	bne.n	8009160 <HAL_PCD_IRQHandler+0x80c>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80090e6:	2301      	movs	r3, #1
 80090e8:	627b      	str	r3, [r7, #36]	@ 0x24
 80090ea:	e02b      	b.n	8009144 <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 80090ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80090ee:	015a      	lsls	r2, r3, #5
 80090f0:	69fb      	ldr	r3, [r7, #28]
 80090f2:	4413      	add	r3, r2
 80090f4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80090f8:	681b      	ldr	r3, [r3, #0]
 80090fa:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80090fc:	6879      	ldr	r1, [r7, #4]
 80090fe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009100:	4613      	mov	r3, r2
 8009102:	00db      	lsls	r3, r3, #3
 8009104:	4413      	add	r3, r2
 8009106:	009b      	lsls	r3, r3, #2
 8009108:	440b      	add	r3, r1
 800910a:	3318      	adds	r3, #24
 800910c:	781b      	ldrb	r3, [r3, #0]
 800910e:	2b01      	cmp	r3, #1
 8009110:	d115      	bne.n	800913e <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8009112:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8009114:	2b00      	cmp	r3, #0
 8009116:	da12      	bge.n	800913e <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8009118:	6879      	ldr	r1, [r7, #4]
 800911a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800911c:	4613      	mov	r3, r2
 800911e:	00db      	lsls	r3, r3, #3
 8009120:	4413      	add	r3, r2
 8009122:	009b      	lsls	r3, r3, #2
 8009124:	440b      	add	r3, r1
 8009126:	3317      	adds	r3, #23
 8009128:	2201      	movs	r2, #1
 800912a:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 800912c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800912e:	b2db      	uxtb	r3, r3
 8009130:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8009134:	b2db      	uxtb	r3, r3
 8009136:	4619      	mov	r1, r3
 8009138:	6878      	ldr	r0, [r7, #4]
 800913a:	f000 faca 	bl	80096d2 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800913e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009140:	3301      	adds	r3, #1
 8009142:	627b      	str	r3, [r7, #36]	@ 0x24
 8009144:	687b      	ldr	r3, [r7, #4]
 8009146:	791b      	ldrb	r3, [r3, #4]
 8009148:	461a      	mov	r2, r3
 800914a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800914c:	4293      	cmp	r3, r2
 800914e:	d3cd      	bcc.n	80090ec <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8009150:	687b      	ldr	r3, [r7, #4]
 8009152:	681b      	ldr	r3, [r3, #0]
 8009154:	695a      	ldr	r2, [r3, #20]
 8009156:	687b      	ldr	r3, [r7, #4]
 8009158:	681b      	ldr	r3, [r3, #0]
 800915a:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 800915e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8009160:	687b      	ldr	r3, [r7, #4]
 8009162:	681b      	ldr	r3, [r3, #0]
 8009164:	4618      	mov	r0, r3
 8009166:	f004 f9b5 	bl	800d4d4 <USB_ReadInterrupts>
 800916a:	4603      	mov	r3, r0
 800916c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8009170:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8009174:	d156      	bne.n	8009224 <HAL_PCD_IRQHandler+0x8d0>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8009176:	2301      	movs	r3, #1
 8009178:	627b      	str	r3, [r7, #36]	@ 0x24
 800917a:	e045      	b.n	8009208 <HAL_PCD_IRQHandler+0x8b4>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 800917c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800917e:	015a      	lsls	r2, r3, #5
 8009180:	69fb      	ldr	r3, [r7, #28]
 8009182:	4413      	add	r3, r2
 8009184:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009188:	681b      	ldr	r3, [r3, #0]
 800918a:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 800918c:	6879      	ldr	r1, [r7, #4]
 800918e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009190:	4613      	mov	r3, r2
 8009192:	00db      	lsls	r3, r3, #3
 8009194:	4413      	add	r3, r2
 8009196:	009b      	lsls	r3, r3, #2
 8009198:	440b      	add	r3, r1
 800919a:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 800919e:	781b      	ldrb	r3, [r3, #0]
 80091a0:	2b01      	cmp	r3, #1
 80091a2:	d12e      	bne.n	8009202 <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 80091a4:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 80091a6:	2b00      	cmp	r3, #0
 80091a8:	da2b      	bge.n	8009202 <HAL_PCD_IRQHandler+0x8ae>
            (((RegVal & (0x1U << 16)) >> 16U) == (hpcd->FrameNumber & 0x1U)))
 80091aa:	69bb      	ldr	r3, [r7, #24]
 80091ac:	0c1a      	lsrs	r2, r3, #16
 80091ae:	687b      	ldr	r3, [r7, #4]
 80091b0:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 80091b4:	4053      	eors	r3, r2
 80091b6:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 80091ba:	2b00      	cmp	r3, #0
 80091bc:	d121      	bne.n	8009202 <HAL_PCD_IRQHandler+0x8ae>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 80091be:	6879      	ldr	r1, [r7, #4]
 80091c0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80091c2:	4613      	mov	r3, r2
 80091c4:	00db      	lsls	r3, r3, #3
 80091c6:	4413      	add	r3, r2
 80091c8:	009b      	lsls	r3, r3, #2
 80091ca:	440b      	add	r3, r1
 80091cc:	f203 2357 	addw	r3, r3, #599	@ 0x257
 80091d0:	2201      	movs	r2, #1
 80091d2:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 80091d4:	6a3b      	ldr	r3, [r7, #32]
 80091d6:	699b      	ldr	r3, [r3, #24]
 80091d8:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80091dc:	6a3b      	ldr	r3, [r7, #32]
 80091de:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 80091e0:	6a3b      	ldr	r3, [r7, #32]
 80091e2:	695b      	ldr	r3, [r3, #20]
 80091e4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80091e8:	2b00      	cmp	r3, #0
 80091ea:	d10a      	bne.n	8009202 <HAL_PCD_IRQHandler+0x8ae>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 80091ec:	69fb      	ldr	r3, [r7, #28]
 80091ee:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80091f2:	685b      	ldr	r3, [r3, #4]
 80091f4:	69fa      	ldr	r2, [r7, #28]
 80091f6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80091fa:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80091fe:	6053      	str	r3, [r2, #4]
            break;
 8009200:	e008      	b.n	8009214 <HAL_PCD_IRQHandler+0x8c0>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8009202:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009204:	3301      	adds	r3, #1
 8009206:	627b      	str	r3, [r7, #36]	@ 0x24
 8009208:	687b      	ldr	r3, [r7, #4]
 800920a:	791b      	ldrb	r3, [r3, #4]
 800920c:	461a      	mov	r2, r3
 800920e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009210:	4293      	cmp	r3, r2
 8009212:	d3b3      	bcc.n	800917c <HAL_PCD_IRQHandler+0x828>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8009214:	687b      	ldr	r3, [r7, #4]
 8009216:	681b      	ldr	r3, [r3, #0]
 8009218:	695a      	ldr	r2, [r3, #20]
 800921a:	687b      	ldr	r3, [r7, #4]
 800921c:	681b      	ldr	r3, [r3, #0]
 800921e:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 8009222:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8009224:	687b      	ldr	r3, [r7, #4]
 8009226:	681b      	ldr	r3, [r3, #0]
 8009228:	4618      	mov	r0, r3
 800922a:	f004 f953 	bl	800d4d4 <USB_ReadInterrupts>
 800922e:	4603      	mov	r3, r0
 8009230:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8009234:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009238:	d10a      	bne.n	8009250 <HAL_PCD_IRQHandler+0x8fc>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 800923a:	6878      	ldr	r0, [r7, #4]
 800923c:	f00a f830 	bl	80132a0 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8009240:	687b      	ldr	r3, [r7, #4]
 8009242:	681b      	ldr	r3, [r3, #0]
 8009244:	695a      	ldr	r2, [r3, #20]
 8009246:	687b      	ldr	r3, [r7, #4]
 8009248:	681b      	ldr	r3, [r3, #0]
 800924a:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 800924e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8009250:	687b      	ldr	r3, [r7, #4]
 8009252:	681b      	ldr	r3, [r3, #0]
 8009254:	4618      	mov	r0, r3
 8009256:	f004 f93d 	bl	800d4d4 <USB_ReadInterrupts>
 800925a:	4603      	mov	r3, r0
 800925c:	f003 0304 	and.w	r3, r3, #4
 8009260:	2b04      	cmp	r3, #4
 8009262:	d115      	bne.n	8009290 <HAL_PCD_IRQHandler+0x93c>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8009264:	687b      	ldr	r3, [r7, #4]
 8009266:	681b      	ldr	r3, [r3, #0]
 8009268:	685b      	ldr	r3, [r3, #4]
 800926a:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 800926c:	69bb      	ldr	r3, [r7, #24]
 800926e:	f003 0304 	and.w	r3, r3, #4
 8009272:	2b00      	cmp	r3, #0
 8009274:	d002      	beq.n	800927c <HAL_PCD_IRQHandler+0x928>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8009276:	6878      	ldr	r0, [r7, #4]
 8009278:	f00a f820 	bl	80132bc <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 800927c:	687b      	ldr	r3, [r7, #4]
 800927e:	681b      	ldr	r3, [r3, #0]
 8009280:	6859      	ldr	r1, [r3, #4]
 8009282:	687b      	ldr	r3, [r7, #4]
 8009284:	681b      	ldr	r3, [r3, #0]
 8009286:	69ba      	ldr	r2, [r7, #24]
 8009288:	430a      	orrs	r2, r1
 800928a:	605a      	str	r2, [r3, #4]
 800928c:	e000      	b.n	8009290 <HAL_PCD_IRQHandler+0x93c>
      return;
 800928e:	bf00      	nop
    }
  }
}
 8009290:	3734      	adds	r7, #52	@ 0x34
 8009292:	46bd      	mov	sp, r7
 8009294:	bd90      	pop	{r4, r7, pc}

08009296 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8009296:	b580      	push	{r7, lr}
 8009298:	b082      	sub	sp, #8
 800929a:	af00      	add	r7, sp, #0
 800929c:	6078      	str	r0, [r7, #4]
 800929e:	460b      	mov	r3, r1
 80092a0:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 80092a2:	687b      	ldr	r3, [r7, #4]
 80092a4:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80092a8:	2b01      	cmp	r3, #1
 80092aa:	d101      	bne.n	80092b0 <HAL_PCD_SetAddress+0x1a>
 80092ac:	2302      	movs	r3, #2
 80092ae:	e012      	b.n	80092d6 <HAL_PCD_SetAddress+0x40>
 80092b0:	687b      	ldr	r3, [r7, #4]
 80092b2:	2201      	movs	r2, #1
 80092b4:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 80092b8:	687b      	ldr	r3, [r7, #4]
 80092ba:	78fa      	ldrb	r2, [r7, #3]
 80092bc:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 80092be:	687b      	ldr	r3, [r7, #4]
 80092c0:	681b      	ldr	r3, [r3, #0]
 80092c2:	78fa      	ldrb	r2, [r7, #3]
 80092c4:	4611      	mov	r1, r2
 80092c6:	4618      	mov	r0, r3
 80092c8:	f004 f89c 	bl	800d404 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 80092cc:	687b      	ldr	r3, [r7, #4]
 80092ce:	2200      	movs	r2, #0
 80092d0:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80092d4:	2300      	movs	r3, #0
}
 80092d6:	4618      	mov	r0, r3
 80092d8:	3708      	adds	r7, #8
 80092da:	46bd      	mov	sp, r7
 80092dc:	bd80      	pop	{r7, pc}

080092de <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 80092de:	b580      	push	{r7, lr}
 80092e0:	b084      	sub	sp, #16
 80092e2:	af00      	add	r7, sp, #0
 80092e4:	6078      	str	r0, [r7, #4]
 80092e6:	4608      	mov	r0, r1
 80092e8:	4611      	mov	r1, r2
 80092ea:	461a      	mov	r2, r3
 80092ec:	4603      	mov	r3, r0
 80092ee:	70fb      	strb	r3, [r7, #3]
 80092f0:	460b      	mov	r3, r1
 80092f2:	803b      	strh	r3, [r7, #0]
 80092f4:	4613      	mov	r3, r2
 80092f6:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 80092f8:	2300      	movs	r3, #0
 80092fa:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80092fc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8009300:	2b00      	cmp	r3, #0
 8009302:	da0f      	bge.n	8009324 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8009304:	78fb      	ldrb	r3, [r7, #3]
 8009306:	f003 020f 	and.w	r2, r3, #15
 800930a:	4613      	mov	r3, r2
 800930c:	00db      	lsls	r3, r3, #3
 800930e:	4413      	add	r3, r2
 8009310:	009b      	lsls	r3, r3, #2
 8009312:	3310      	adds	r3, #16
 8009314:	687a      	ldr	r2, [r7, #4]
 8009316:	4413      	add	r3, r2
 8009318:	3304      	adds	r3, #4
 800931a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800931c:	68fb      	ldr	r3, [r7, #12]
 800931e:	2201      	movs	r2, #1
 8009320:	705a      	strb	r2, [r3, #1]
 8009322:	e00f      	b.n	8009344 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8009324:	78fb      	ldrb	r3, [r7, #3]
 8009326:	f003 020f 	and.w	r2, r3, #15
 800932a:	4613      	mov	r3, r2
 800932c:	00db      	lsls	r3, r3, #3
 800932e:	4413      	add	r3, r2
 8009330:	009b      	lsls	r3, r3, #2
 8009332:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8009336:	687a      	ldr	r2, [r7, #4]
 8009338:	4413      	add	r3, r2
 800933a:	3304      	adds	r3, #4
 800933c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800933e:	68fb      	ldr	r3, [r7, #12]
 8009340:	2200      	movs	r2, #0
 8009342:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8009344:	78fb      	ldrb	r3, [r7, #3]
 8009346:	f003 030f 	and.w	r3, r3, #15
 800934a:	b2da      	uxtb	r2, r3
 800934c:	68fb      	ldr	r3, [r7, #12]
 800934e:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8009350:	883b      	ldrh	r3, [r7, #0]
 8009352:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8009356:	68fb      	ldr	r3, [r7, #12]
 8009358:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 800935a:	68fb      	ldr	r3, [r7, #12]
 800935c:	78ba      	ldrb	r2, [r7, #2]
 800935e:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8009360:	68fb      	ldr	r3, [r7, #12]
 8009362:	785b      	ldrb	r3, [r3, #1]
 8009364:	2b00      	cmp	r3, #0
 8009366:	d004      	beq.n	8009372 <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8009368:	68fb      	ldr	r3, [r7, #12]
 800936a:	781b      	ldrb	r3, [r3, #0]
 800936c:	461a      	mov	r2, r3
 800936e:	68fb      	ldr	r3, [r7, #12]
 8009370:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8009372:	78bb      	ldrb	r3, [r7, #2]
 8009374:	2b02      	cmp	r3, #2
 8009376:	d102      	bne.n	800937e <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 8009378:	68fb      	ldr	r3, [r7, #12]
 800937a:	2200      	movs	r2, #0
 800937c:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 800937e:	687b      	ldr	r3, [r7, #4]
 8009380:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8009384:	2b01      	cmp	r3, #1
 8009386:	d101      	bne.n	800938c <HAL_PCD_EP_Open+0xae>
 8009388:	2302      	movs	r3, #2
 800938a:	e00e      	b.n	80093aa <HAL_PCD_EP_Open+0xcc>
 800938c:	687b      	ldr	r3, [r7, #4]
 800938e:	2201      	movs	r2, #1
 8009390:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8009394:	687b      	ldr	r3, [r7, #4]
 8009396:	681b      	ldr	r3, [r3, #0]
 8009398:	68f9      	ldr	r1, [r7, #12]
 800939a:	4618      	mov	r0, r3
 800939c:	f003 fa1c 	bl	800c7d8 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80093a0:	687b      	ldr	r3, [r7, #4]
 80093a2:	2200      	movs	r2, #0
 80093a4:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 80093a8:	7afb      	ldrb	r3, [r7, #11]
}
 80093aa:	4618      	mov	r0, r3
 80093ac:	3710      	adds	r7, #16
 80093ae:	46bd      	mov	sp, r7
 80093b0:	bd80      	pop	{r7, pc}

080093b2 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80093b2:	b580      	push	{r7, lr}
 80093b4:	b084      	sub	sp, #16
 80093b6:	af00      	add	r7, sp, #0
 80093b8:	6078      	str	r0, [r7, #4]
 80093ba:	460b      	mov	r3, r1
 80093bc:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80093be:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80093c2:	2b00      	cmp	r3, #0
 80093c4:	da0f      	bge.n	80093e6 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80093c6:	78fb      	ldrb	r3, [r7, #3]
 80093c8:	f003 020f 	and.w	r2, r3, #15
 80093cc:	4613      	mov	r3, r2
 80093ce:	00db      	lsls	r3, r3, #3
 80093d0:	4413      	add	r3, r2
 80093d2:	009b      	lsls	r3, r3, #2
 80093d4:	3310      	adds	r3, #16
 80093d6:	687a      	ldr	r2, [r7, #4]
 80093d8:	4413      	add	r3, r2
 80093da:	3304      	adds	r3, #4
 80093dc:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80093de:	68fb      	ldr	r3, [r7, #12]
 80093e0:	2201      	movs	r2, #1
 80093e2:	705a      	strb	r2, [r3, #1]
 80093e4:	e00f      	b.n	8009406 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80093e6:	78fb      	ldrb	r3, [r7, #3]
 80093e8:	f003 020f 	and.w	r2, r3, #15
 80093ec:	4613      	mov	r3, r2
 80093ee:	00db      	lsls	r3, r3, #3
 80093f0:	4413      	add	r3, r2
 80093f2:	009b      	lsls	r3, r3, #2
 80093f4:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80093f8:	687a      	ldr	r2, [r7, #4]
 80093fa:	4413      	add	r3, r2
 80093fc:	3304      	adds	r3, #4
 80093fe:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8009400:	68fb      	ldr	r3, [r7, #12]
 8009402:	2200      	movs	r2, #0
 8009404:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8009406:	78fb      	ldrb	r3, [r7, #3]
 8009408:	f003 030f 	and.w	r3, r3, #15
 800940c:	b2da      	uxtb	r2, r3
 800940e:	68fb      	ldr	r3, [r7, #12]
 8009410:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8009412:	687b      	ldr	r3, [r7, #4]
 8009414:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8009418:	2b01      	cmp	r3, #1
 800941a:	d101      	bne.n	8009420 <HAL_PCD_EP_Close+0x6e>
 800941c:	2302      	movs	r3, #2
 800941e:	e00e      	b.n	800943e <HAL_PCD_EP_Close+0x8c>
 8009420:	687b      	ldr	r3, [r7, #4]
 8009422:	2201      	movs	r2, #1
 8009424:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8009428:	687b      	ldr	r3, [r7, #4]
 800942a:	681b      	ldr	r3, [r3, #0]
 800942c:	68f9      	ldr	r1, [r7, #12]
 800942e:	4618      	mov	r0, r3
 8009430:	f003 fa5a 	bl	800c8e8 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8009434:	687b      	ldr	r3, [r7, #4]
 8009436:	2200      	movs	r2, #0
 8009438:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 800943c:	2300      	movs	r3, #0
}
 800943e:	4618      	mov	r0, r3
 8009440:	3710      	adds	r7, #16
 8009442:	46bd      	mov	sp, r7
 8009444:	bd80      	pop	{r7, pc}

08009446 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8009446:	b580      	push	{r7, lr}
 8009448:	b086      	sub	sp, #24
 800944a:	af00      	add	r7, sp, #0
 800944c:	60f8      	str	r0, [r7, #12]
 800944e:	607a      	str	r2, [r7, #4]
 8009450:	603b      	str	r3, [r7, #0]
 8009452:	460b      	mov	r3, r1
 8009454:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8009456:	7afb      	ldrb	r3, [r7, #11]
 8009458:	f003 020f 	and.w	r2, r3, #15
 800945c:	4613      	mov	r3, r2
 800945e:	00db      	lsls	r3, r3, #3
 8009460:	4413      	add	r3, r2
 8009462:	009b      	lsls	r3, r3, #2
 8009464:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8009468:	68fa      	ldr	r2, [r7, #12]
 800946a:	4413      	add	r3, r2
 800946c:	3304      	adds	r3, #4
 800946e:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8009470:	697b      	ldr	r3, [r7, #20]
 8009472:	687a      	ldr	r2, [r7, #4]
 8009474:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8009476:	697b      	ldr	r3, [r7, #20]
 8009478:	683a      	ldr	r2, [r7, #0]
 800947a:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 800947c:	697b      	ldr	r3, [r7, #20]
 800947e:	2200      	movs	r2, #0
 8009480:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 8009482:	697b      	ldr	r3, [r7, #20]
 8009484:	2200      	movs	r2, #0
 8009486:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8009488:	7afb      	ldrb	r3, [r7, #11]
 800948a:	f003 030f 	and.w	r3, r3, #15
 800948e:	b2da      	uxtb	r2, r3
 8009490:	697b      	ldr	r3, [r7, #20]
 8009492:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8009494:	68fb      	ldr	r3, [r7, #12]
 8009496:	799b      	ldrb	r3, [r3, #6]
 8009498:	2b01      	cmp	r3, #1
 800949a:	d102      	bne.n	80094a2 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800949c:	687a      	ldr	r2, [r7, #4]
 800949e:	697b      	ldr	r3, [r7, #20]
 80094a0:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80094a2:	68fb      	ldr	r3, [r7, #12]
 80094a4:	6818      	ldr	r0, [r3, #0]
 80094a6:	68fb      	ldr	r3, [r7, #12]
 80094a8:	799b      	ldrb	r3, [r3, #6]
 80094aa:	461a      	mov	r2, r3
 80094ac:	6979      	ldr	r1, [r7, #20]
 80094ae:	f003 faf7 	bl	800caa0 <USB_EPStartXfer>

  return HAL_OK;
 80094b2:	2300      	movs	r3, #0
}
 80094b4:	4618      	mov	r0, r3
 80094b6:	3718      	adds	r7, #24
 80094b8:	46bd      	mov	sp, r7
 80094ba:	bd80      	pop	{r7, pc}

080094bc <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 80094bc:	b480      	push	{r7}
 80094be:	b083      	sub	sp, #12
 80094c0:	af00      	add	r7, sp, #0
 80094c2:	6078      	str	r0, [r7, #4]
 80094c4:	460b      	mov	r3, r1
 80094c6:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 80094c8:	78fb      	ldrb	r3, [r7, #3]
 80094ca:	f003 020f 	and.w	r2, r3, #15
 80094ce:	6879      	ldr	r1, [r7, #4]
 80094d0:	4613      	mov	r3, r2
 80094d2:	00db      	lsls	r3, r3, #3
 80094d4:	4413      	add	r3, r2
 80094d6:	009b      	lsls	r3, r3, #2
 80094d8:	440b      	add	r3, r1
 80094da:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 80094de:	681b      	ldr	r3, [r3, #0]
}
 80094e0:	4618      	mov	r0, r3
 80094e2:	370c      	adds	r7, #12
 80094e4:	46bd      	mov	sp, r7
 80094e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094ea:	4770      	bx	lr

080094ec <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80094ec:	b580      	push	{r7, lr}
 80094ee:	b086      	sub	sp, #24
 80094f0:	af00      	add	r7, sp, #0
 80094f2:	60f8      	str	r0, [r7, #12]
 80094f4:	607a      	str	r2, [r7, #4]
 80094f6:	603b      	str	r3, [r7, #0]
 80094f8:	460b      	mov	r3, r1
 80094fa:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80094fc:	7afb      	ldrb	r3, [r7, #11]
 80094fe:	f003 020f 	and.w	r2, r3, #15
 8009502:	4613      	mov	r3, r2
 8009504:	00db      	lsls	r3, r3, #3
 8009506:	4413      	add	r3, r2
 8009508:	009b      	lsls	r3, r3, #2
 800950a:	3310      	adds	r3, #16
 800950c:	68fa      	ldr	r2, [r7, #12]
 800950e:	4413      	add	r3, r2
 8009510:	3304      	adds	r3, #4
 8009512:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8009514:	697b      	ldr	r3, [r7, #20]
 8009516:	687a      	ldr	r2, [r7, #4]
 8009518:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800951a:	697b      	ldr	r3, [r7, #20]
 800951c:	683a      	ldr	r2, [r7, #0]
 800951e:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8009520:	697b      	ldr	r3, [r7, #20]
 8009522:	2200      	movs	r2, #0
 8009524:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 8009526:	697b      	ldr	r3, [r7, #20]
 8009528:	2201      	movs	r2, #1
 800952a:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800952c:	7afb      	ldrb	r3, [r7, #11]
 800952e:	f003 030f 	and.w	r3, r3, #15
 8009532:	b2da      	uxtb	r2, r3
 8009534:	697b      	ldr	r3, [r7, #20]
 8009536:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8009538:	68fb      	ldr	r3, [r7, #12]
 800953a:	799b      	ldrb	r3, [r3, #6]
 800953c:	2b01      	cmp	r3, #1
 800953e:	d102      	bne.n	8009546 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8009540:	687a      	ldr	r2, [r7, #4]
 8009542:	697b      	ldr	r3, [r7, #20]
 8009544:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8009546:	68fb      	ldr	r3, [r7, #12]
 8009548:	6818      	ldr	r0, [r3, #0]
 800954a:	68fb      	ldr	r3, [r7, #12]
 800954c:	799b      	ldrb	r3, [r3, #6]
 800954e:	461a      	mov	r2, r3
 8009550:	6979      	ldr	r1, [r7, #20]
 8009552:	f003 faa5 	bl	800caa0 <USB_EPStartXfer>

  return HAL_OK;
 8009556:	2300      	movs	r3, #0
}
 8009558:	4618      	mov	r0, r3
 800955a:	3718      	adds	r7, #24
 800955c:	46bd      	mov	sp, r7
 800955e:	bd80      	pop	{r7, pc}

08009560 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8009560:	b580      	push	{r7, lr}
 8009562:	b084      	sub	sp, #16
 8009564:	af00      	add	r7, sp, #0
 8009566:	6078      	str	r0, [r7, #4]
 8009568:	460b      	mov	r3, r1
 800956a:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 800956c:	78fb      	ldrb	r3, [r7, #3]
 800956e:	f003 030f 	and.w	r3, r3, #15
 8009572:	687a      	ldr	r2, [r7, #4]
 8009574:	7912      	ldrb	r2, [r2, #4]
 8009576:	4293      	cmp	r3, r2
 8009578:	d901      	bls.n	800957e <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 800957a:	2301      	movs	r3, #1
 800957c:	e04f      	b.n	800961e <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800957e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8009582:	2b00      	cmp	r3, #0
 8009584:	da0f      	bge.n	80095a6 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8009586:	78fb      	ldrb	r3, [r7, #3]
 8009588:	f003 020f 	and.w	r2, r3, #15
 800958c:	4613      	mov	r3, r2
 800958e:	00db      	lsls	r3, r3, #3
 8009590:	4413      	add	r3, r2
 8009592:	009b      	lsls	r3, r3, #2
 8009594:	3310      	adds	r3, #16
 8009596:	687a      	ldr	r2, [r7, #4]
 8009598:	4413      	add	r3, r2
 800959a:	3304      	adds	r3, #4
 800959c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800959e:	68fb      	ldr	r3, [r7, #12]
 80095a0:	2201      	movs	r2, #1
 80095a2:	705a      	strb	r2, [r3, #1]
 80095a4:	e00d      	b.n	80095c2 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80095a6:	78fa      	ldrb	r2, [r7, #3]
 80095a8:	4613      	mov	r3, r2
 80095aa:	00db      	lsls	r3, r3, #3
 80095ac:	4413      	add	r3, r2
 80095ae:	009b      	lsls	r3, r3, #2
 80095b0:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80095b4:	687a      	ldr	r2, [r7, #4]
 80095b6:	4413      	add	r3, r2
 80095b8:	3304      	adds	r3, #4
 80095ba:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80095bc:	68fb      	ldr	r3, [r7, #12]
 80095be:	2200      	movs	r2, #0
 80095c0:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 80095c2:	68fb      	ldr	r3, [r7, #12]
 80095c4:	2201      	movs	r2, #1
 80095c6:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80095c8:	78fb      	ldrb	r3, [r7, #3]
 80095ca:	f003 030f 	and.w	r3, r3, #15
 80095ce:	b2da      	uxtb	r2, r3
 80095d0:	68fb      	ldr	r3, [r7, #12]
 80095d2:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80095d4:	687b      	ldr	r3, [r7, #4]
 80095d6:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80095da:	2b01      	cmp	r3, #1
 80095dc:	d101      	bne.n	80095e2 <HAL_PCD_EP_SetStall+0x82>
 80095de:	2302      	movs	r3, #2
 80095e0:	e01d      	b.n	800961e <HAL_PCD_EP_SetStall+0xbe>
 80095e2:	687b      	ldr	r3, [r7, #4]
 80095e4:	2201      	movs	r2, #1
 80095e6:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 80095ea:	687b      	ldr	r3, [r7, #4]
 80095ec:	681b      	ldr	r3, [r3, #0]
 80095ee:	68f9      	ldr	r1, [r7, #12]
 80095f0:	4618      	mov	r0, r3
 80095f2:	f003 fe33 	bl	800d25c <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80095f6:	78fb      	ldrb	r3, [r7, #3]
 80095f8:	f003 030f 	and.w	r3, r3, #15
 80095fc:	2b00      	cmp	r3, #0
 80095fe:	d109      	bne.n	8009614 <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8009600:	687b      	ldr	r3, [r7, #4]
 8009602:	6818      	ldr	r0, [r3, #0]
 8009604:	687b      	ldr	r3, [r7, #4]
 8009606:	7999      	ldrb	r1, [r3, #6]
 8009608:	687b      	ldr	r3, [r7, #4]
 800960a:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800960e:	461a      	mov	r2, r3
 8009610:	f004 f824 	bl	800d65c <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8009614:	687b      	ldr	r3, [r7, #4]
 8009616:	2200      	movs	r2, #0
 8009618:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800961c:	2300      	movs	r3, #0
}
 800961e:	4618      	mov	r0, r3
 8009620:	3710      	adds	r7, #16
 8009622:	46bd      	mov	sp, r7
 8009624:	bd80      	pop	{r7, pc}

08009626 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8009626:	b580      	push	{r7, lr}
 8009628:	b084      	sub	sp, #16
 800962a:	af00      	add	r7, sp, #0
 800962c:	6078      	str	r0, [r7, #4]
 800962e:	460b      	mov	r3, r1
 8009630:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8009632:	78fb      	ldrb	r3, [r7, #3]
 8009634:	f003 030f 	and.w	r3, r3, #15
 8009638:	687a      	ldr	r2, [r7, #4]
 800963a:	7912      	ldrb	r2, [r2, #4]
 800963c:	4293      	cmp	r3, r2
 800963e:	d901      	bls.n	8009644 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8009640:	2301      	movs	r3, #1
 8009642:	e042      	b.n	80096ca <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8009644:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8009648:	2b00      	cmp	r3, #0
 800964a:	da0f      	bge.n	800966c <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800964c:	78fb      	ldrb	r3, [r7, #3]
 800964e:	f003 020f 	and.w	r2, r3, #15
 8009652:	4613      	mov	r3, r2
 8009654:	00db      	lsls	r3, r3, #3
 8009656:	4413      	add	r3, r2
 8009658:	009b      	lsls	r3, r3, #2
 800965a:	3310      	adds	r3, #16
 800965c:	687a      	ldr	r2, [r7, #4]
 800965e:	4413      	add	r3, r2
 8009660:	3304      	adds	r3, #4
 8009662:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8009664:	68fb      	ldr	r3, [r7, #12]
 8009666:	2201      	movs	r2, #1
 8009668:	705a      	strb	r2, [r3, #1]
 800966a:	e00f      	b.n	800968c <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800966c:	78fb      	ldrb	r3, [r7, #3]
 800966e:	f003 020f 	and.w	r2, r3, #15
 8009672:	4613      	mov	r3, r2
 8009674:	00db      	lsls	r3, r3, #3
 8009676:	4413      	add	r3, r2
 8009678:	009b      	lsls	r3, r3, #2
 800967a:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800967e:	687a      	ldr	r2, [r7, #4]
 8009680:	4413      	add	r3, r2
 8009682:	3304      	adds	r3, #4
 8009684:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8009686:	68fb      	ldr	r3, [r7, #12]
 8009688:	2200      	movs	r2, #0
 800968a:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 800968c:	68fb      	ldr	r3, [r7, #12]
 800968e:	2200      	movs	r2, #0
 8009690:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8009692:	78fb      	ldrb	r3, [r7, #3]
 8009694:	f003 030f 	and.w	r3, r3, #15
 8009698:	b2da      	uxtb	r2, r3
 800969a:	68fb      	ldr	r3, [r7, #12]
 800969c:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800969e:	687b      	ldr	r3, [r7, #4]
 80096a0:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80096a4:	2b01      	cmp	r3, #1
 80096a6:	d101      	bne.n	80096ac <HAL_PCD_EP_ClrStall+0x86>
 80096a8:	2302      	movs	r3, #2
 80096aa:	e00e      	b.n	80096ca <HAL_PCD_EP_ClrStall+0xa4>
 80096ac:	687b      	ldr	r3, [r7, #4]
 80096ae:	2201      	movs	r2, #1
 80096b0:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 80096b4:	687b      	ldr	r3, [r7, #4]
 80096b6:	681b      	ldr	r3, [r3, #0]
 80096b8:	68f9      	ldr	r1, [r7, #12]
 80096ba:	4618      	mov	r0, r3
 80096bc:	f003 fe3c 	bl	800d338 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 80096c0:	687b      	ldr	r3, [r7, #4]
 80096c2:	2200      	movs	r2, #0
 80096c4:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80096c8:	2300      	movs	r3, #0
}
 80096ca:	4618      	mov	r0, r3
 80096cc:	3710      	adds	r7, #16
 80096ce:	46bd      	mov	sp, r7
 80096d0:	bd80      	pop	{r7, pc}

080096d2 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80096d2:	b580      	push	{r7, lr}
 80096d4:	b084      	sub	sp, #16
 80096d6:	af00      	add	r7, sp, #0
 80096d8:	6078      	str	r0, [r7, #4]
 80096da:	460b      	mov	r3, r1
 80096dc:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 80096de:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80096e2:	2b00      	cmp	r3, #0
 80096e4:	da0c      	bge.n	8009700 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80096e6:	78fb      	ldrb	r3, [r7, #3]
 80096e8:	f003 020f 	and.w	r2, r3, #15
 80096ec:	4613      	mov	r3, r2
 80096ee:	00db      	lsls	r3, r3, #3
 80096f0:	4413      	add	r3, r2
 80096f2:	009b      	lsls	r3, r3, #2
 80096f4:	3310      	adds	r3, #16
 80096f6:	687a      	ldr	r2, [r7, #4]
 80096f8:	4413      	add	r3, r2
 80096fa:	3304      	adds	r3, #4
 80096fc:	60fb      	str	r3, [r7, #12]
 80096fe:	e00c      	b.n	800971a <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8009700:	78fb      	ldrb	r3, [r7, #3]
 8009702:	f003 020f 	and.w	r2, r3, #15
 8009706:	4613      	mov	r3, r2
 8009708:	00db      	lsls	r3, r3, #3
 800970a:	4413      	add	r3, r2
 800970c:	009b      	lsls	r3, r3, #2
 800970e:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8009712:	687a      	ldr	r2, [r7, #4]
 8009714:	4413      	add	r3, r2
 8009716:	3304      	adds	r3, #4
 8009718:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 800971a:	687b      	ldr	r3, [r7, #4]
 800971c:	681b      	ldr	r3, [r3, #0]
 800971e:	68f9      	ldr	r1, [r7, #12]
 8009720:	4618      	mov	r0, r3
 8009722:	f003 fc5b 	bl	800cfdc <USB_EPStopXfer>
 8009726:	4603      	mov	r3, r0
 8009728:	72fb      	strb	r3, [r7, #11]

  return ret;
 800972a:	7afb      	ldrb	r3, [r7, #11]
}
 800972c:	4618      	mov	r0, r3
 800972e:	3710      	adds	r7, #16
 8009730:	46bd      	mov	sp, r7
 8009732:	bd80      	pop	{r7, pc}

08009734 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8009734:	b580      	push	{r7, lr}
 8009736:	b08a      	sub	sp, #40	@ 0x28
 8009738:	af02      	add	r7, sp, #8
 800973a:	6078      	str	r0, [r7, #4]
 800973c:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800973e:	687b      	ldr	r3, [r7, #4]
 8009740:	681b      	ldr	r3, [r3, #0]
 8009742:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009744:	697b      	ldr	r3, [r7, #20]
 8009746:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8009748:	683a      	ldr	r2, [r7, #0]
 800974a:	4613      	mov	r3, r2
 800974c:	00db      	lsls	r3, r3, #3
 800974e:	4413      	add	r3, r2
 8009750:	009b      	lsls	r3, r3, #2
 8009752:	3310      	adds	r3, #16
 8009754:	687a      	ldr	r2, [r7, #4]
 8009756:	4413      	add	r3, r2
 8009758:	3304      	adds	r3, #4
 800975a:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 800975c:	68fb      	ldr	r3, [r7, #12]
 800975e:	695a      	ldr	r2, [r3, #20]
 8009760:	68fb      	ldr	r3, [r7, #12]
 8009762:	691b      	ldr	r3, [r3, #16]
 8009764:	429a      	cmp	r2, r3
 8009766:	d901      	bls.n	800976c <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8009768:	2301      	movs	r3, #1
 800976a:	e06b      	b.n	8009844 <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 800976c:	68fb      	ldr	r3, [r7, #12]
 800976e:	691a      	ldr	r2, [r3, #16]
 8009770:	68fb      	ldr	r3, [r7, #12]
 8009772:	695b      	ldr	r3, [r3, #20]
 8009774:	1ad3      	subs	r3, r2, r3
 8009776:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8009778:	68fb      	ldr	r3, [r7, #12]
 800977a:	689b      	ldr	r3, [r3, #8]
 800977c:	69fa      	ldr	r2, [r7, #28]
 800977e:	429a      	cmp	r2, r3
 8009780:	d902      	bls.n	8009788 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8009782:	68fb      	ldr	r3, [r7, #12]
 8009784:	689b      	ldr	r3, [r3, #8]
 8009786:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8009788:	69fb      	ldr	r3, [r7, #28]
 800978a:	3303      	adds	r3, #3
 800978c:	089b      	lsrs	r3, r3, #2
 800978e:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8009790:	e02a      	b.n	80097e8 <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8009792:	68fb      	ldr	r3, [r7, #12]
 8009794:	691a      	ldr	r2, [r3, #16]
 8009796:	68fb      	ldr	r3, [r7, #12]
 8009798:	695b      	ldr	r3, [r3, #20]
 800979a:	1ad3      	subs	r3, r2, r3
 800979c:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 800979e:	68fb      	ldr	r3, [r7, #12]
 80097a0:	689b      	ldr	r3, [r3, #8]
 80097a2:	69fa      	ldr	r2, [r7, #28]
 80097a4:	429a      	cmp	r2, r3
 80097a6:	d902      	bls.n	80097ae <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 80097a8:	68fb      	ldr	r3, [r7, #12]
 80097aa:	689b      	ldr	r3, [r3, #8]
 80097ac:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 80097ae:	69fb      	ldr	r3, [r7, #28]
 80097b0:	3303      	adds	r3, #3
 80097b2:	089b      	lsrs	r3, r3, #2
 80097b4:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80097b6:	68fb      	ldr	r3, [r7, #12]
 80097b8:	68d9      	ldr	r1, [r3, #12]
 80097ba:	683b      	ldr	r3, [r7, #0]
 80097bc:	b2da      	uxtb	r2, r3
 80097be:	69fb      	ldr	r3, [r7, #28]
 80097c0:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 80097c2:	687b      	ldr	r3, [r7, #4]
 80097c4:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80097c6:	9300      	str	r3, [sp, #0]
 80097c8:	4603      	mov	r3, r0
 80097ca:	6978      	ldr	r0, [r7, #20]
 80097cc:	f003 fcb0 	bl	800d130 <USB_WritePacket>

    ep->xfer_buff  += len;
 80097d0:	68fb      	ldr	r3, [r7, #12]
 80097d2:	68da      	ldr	r2, [r3, #12]
 80097d4:	69fb      	ldr	r3, [r7, #28]
 80097d6:	441a      	add	r2, r3
 80097d8:	68fb      	ldr	r3, [r7, #12]
 80097da:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 80097dc:	68fb      	ldr	r3, [r7, #12]
 80097de:	695a      	ldr	r2, [r3, #20]
 80097e0:	69fb      	ldr	r3, [r7, #28]
 80097e2:	441a      	add	r2, r3
 80097e4:	68fb      	ldr	r3, [r7, #12]
 80097e6:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80097e8:	683b      	ldr	r3, [r7, #0]
 80097ea:	015a      	lsls	r2, r3, #5
 80097ec:	693b      	ldr	r3, [r7, #16]
 80097ee:	4413      	add	r3, r2
 80097f0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80097f4:	699b      	ldr	r3, [r3, #24]
 80097f6:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80097f8:	69ba      	ldr	r2, [r7, #24]
 80097fa:	429a      	cmp	r2, r3
 80097fc:	d809      	bhi.n	8009812 <PCD_WriteEmptyTxFifo+0xde>
 80097fe:	68fb      	ldr	r3, [r7, #12]
 8009800:	695a      	ldr	r2, [r3, #20]
 8009802:	68fb      	ldr	r3, [r7, #12]
 8009804:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8009806:	429a      	cmp	r2, r3
 8009808:	d203      	bcs.n	8009812 <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800980a:	68fb      	ldr	r3, [r7, #12]
 800980c:	691b      	ldr	r3, [r3, #16]
 800980e:	2b00      	cmp	r3, #0
 8009810:	d1bf      	bne.n	8009792 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8009812:	68fb      	ldr	r3, [r7, #12]
 8009814:	691a      	ldr	r2, [r3, #16]
 8009816:	68fb      	ldr	r3, [r7, #12]
 8009818:	695b      	ldr	r3, [r3, #20]
 800981a:	429a      	cmp	r2, r3
 800981c:	d811      	bhi.n	8009842 <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800981e:	683b      	ldr	r3, [r7, #0]
 8009820:	f003 030f 	and.w	r3, r3, #15
 8009824:	2201      	movs	r2, #1
 8009826:	fa02 f303 	lsl.w	r3, r2, r3
 800982a:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800982c:	693b      	ldr	r3, [r7, #16]
 800982e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009832:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009834:	68bb      	ldr	r3, [r7, #8]
 8009836:	43db      	mvns	r3, r3
 8009838:	6939      	ldr	r1, [r7, #16]
 800983a:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800983e:	4013      	ands	r3, r2
 8009840:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 8009842:	2300      	movs	r3, #0
}
 8009844:	4618      	mov	r0, r3
 8009846:	3720      	adds	r7, #32
 8009848:	46bd      	mov	sp, r7
 800984a:	bd80      	pop	{r7, pc}

0800984c <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800984c:	b580      	push	{r7, lr}
 800984e:	b088      	sub	sp, #32
 8009850:	af00      	add	r7, sp, #0
 8009852:	6078      	str	r0, [r7, #4]
 8009854:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8009856:	687b      	ldr	r3, [r7, #4]
 8009858:	681b      	ldr	r3, [r3, #0]
 800985a:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800985c:	69fb      	ldr	r3, [r7, #28]
 800985e:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8009860:	69fb      	ldr	r3, [r7, #28]
 8009862:	333c      	adds	r3, #60	@ 0x3c
 8009864:	3304      	adds	r3, #4
 8009866:	681b      	ldr	r3, [r3, #0]
 8009868:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800986a:	683b      	ldr	r3, [r7, #0]
 800986c:	015a      	lsls	r2, r3, #5
 800986e:	69bb      	ldr	r3, [r7, #24]
 8009870:	4413      	add	r3, r2
 8009872:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009876:	689b      	ldr	r3, [r3, #8]
 8009878:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 800987a:	687b      	ldr	r3, [r7, #4]
 800987c:	799b      	ldrb	r3, [r3, #6]
 800987e:	2b01      	cmp	r3, #1
 8009880:	d17b      	bne.n	800997a <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8009882:	693b      	ldr	r3, [r7, #16]
 8009884:	f003 0308 	and.w	r3, r3, #8
 8009888:	2b00      	cmp	r3, #0
 800988a:	d015      	beq.n	80098b8 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800988c:	697b      	ldr	r3, [r7, #20]
 800988e:	4a61      	ldr	r2, [pc, #388]	@ (8009a14 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8009890:	4293      	cmp	r3, r2
 8009892:	f240 80b9 	bls.w	8009a08 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8009896:	693b      	ldr	r3, [r7, #16]
 8009898:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800989c:	2b00      	cmp	r3, #0
 800989e:	f000 80b3 	beq.w	8009a08 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80098a2:	683b      	ldr	r3, [r7, #0]
 80098a4:	015a      	lsls	r2, r3, #5
 80098a6:	69bb      	ldr	r3, [r7, #24]
 80098a8:	4413      	add	r3, r2
 80098aa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80098ae:	461a      	mov	r2, r3
 80098b0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80098b4:	6093      	str	r3, [r2, #8]
 80098b6:	e0a7      	b.n	8009a08 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 80098b8:	693b      	ldr	r3, [r7, #16]
 80098ba:	f003 0320 	and.w	r3, r3, #32
 80098be:	2b00      	cmp	r3, #0
 80098c0:	d009      	beq.n	80098d6 <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80098c2:	683b      	ldr	r3, [r7, #0]
 80098c4:	015a      	lsls	r2, r3, #5
 80098c6:	69bb      	ldr	r3, [r7, #24]
 80098c8:	4413      	add	r3, r2
 80098ca:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80098ce:	461a      	mov	r2, r3
 80098d0:	2320      	movs	r3, #32
 80098d2:	6093      	str	r3, [r2, #8]
 80098d4:	e098      	b.n	8009a08 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 80098d6:	693b      	ldr	r3, [r7, #16]
 80098d8:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 80098dc:	2b00      	cmp	r3, #0
 80098de:	f040 8093 	bne.w	8009a08 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80098e2:	697b      	ldr	r3, [r7, #20]
 80098e4:	4a4b      	ldr	r2, [pc, #300]	@ (8009a14 <PCD_EP_OutXfrComplete_int+0x1c8>)
 80098e6:	4293      	cmp	r3, r2
 80098e8:	d90f      	bls.n	800990a <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80098ea:	693b      	ldr	r3, [r7, #16]
 80098ec:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80098f0:	2b00      	cmp	r3, #0
 80098f2:	d00a      	beq.n	800990a <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80098f4:	683b      	ldr	r3, [r7, #0]
 80098f6:	015a      	lsls	r2, r3, #5
 80098f8:	69bb      	ldr	r3, [r7, #24]
 80098fa:	4413      	add	r3, r2
 80098fc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009900:	461a      	mov	r2, r3
 8009902:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009906:	6093      	str	r3, [r2, #8]
 8009908:	e07e      	b.n	8009a08 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 800990a:	683a      	ldr	r2, [r7, #0]
 800990c:	4613      	mov	r3, r2
 800990e:	00db      	lsls	r3, r3, #3
 8009910:	4413      	add	r3, r2
 8009912:	009b      	lsls	r3, r3, #2
 8009914:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8009918:	687a      	ldr	r2, [r7, #4]
 800991a:	4413      	add	r3, r2
 800991c:	3304      	adds	r3, #4
 800991e:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8009920:	68fb      	ldr	r3, [r7, #12]
 8009922:	6a1a      	ldr	r2, [r3, #32]
 8009924:	683b      	ldr	r3, [r7, #0]
 8009926:	0159      	lsls	r1, r3, #5
 8009928:	69bb      	ldr	r3, [r7, #24]
 800992a:	440b      	add	r3, r1
 800992c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009930:	691b      	ldr	r3, [r3, #16]
 8009932:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009936:	1ad2      	subs	r2, r2, r3
 8009938:	68fb      	ldr	r3, [r7, #12]
 800993a:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 800993c:	683b      	ldr	r3, [r7, #0]
 800993e:	2b00      	cmp	r3, #0
 8009940:	d114      	bne.n	800996c <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 8009942:	68fb      	ldr	r3, [r7, #12]
 8009944:	691b      	ldr	r3, [r3, #16]
 8009946:	2b00      	cmp	r3, #0
 8009948:	d109      	bne.n	800995e <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800994a:	687b      	ldr	r3, [r7, #4]
 800994c:	6818      	ldr	r0, [r3, #0]
 800994e:	687b      	ldr	r3, [r7, #4]
 8009950:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8009954:	461a      	mov	r2, r3
 8009956:	2101      	movs	r1, #1
 8009958:	f003 fe80 	bl	800d65c <USB_EP0_OutStart>
 800995c:	e006      	b.n	800996c <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 800995e:	68fb      	ldr	r3, [r7, #12]
 8009960:	68da      	ldr	r2, [r3, #12]
 8009962:	68fb      	ldr	r3, [r7, #12]
 8009964:	695b      	ldr	r3, [r3, #20]
 8009966:	441a      	add	r2, r3
 8009968:	68fb      	ldr	r3, [r7, #12]
 800996a:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800996c:	683b      	ldr	r3, [r7, #0]
 800996e:	b2db      	uxtb	r3, r3
 8009970:	4619      	mov	r1, r3
 8009972:	6878      	ldr	r0, [r7, #4]
 8009974:	f009 fbda 	bl	801312c <HAL_PCD_DataOutStageCallback>
 8009978:	e046      	b.n	8009a08 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 800997a:	697b      	ldr	r3, [r7, #20]
 800997c:	4a26      	ldr	r2, [pc, #152]	@ (8009a18 <PCD_EP_OutXfrComplete_int+0x1cc>)
 800997e:	4293      	cmp	r3, r2
 8009980:	d124      	bne.n	80099cc <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8009982:	693b      	ldr	r3, [r7, #16]
 8009984:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8009988:	2b00      	cmp	r3, #0
 800998a:	d00a      	beq.n	80099a2 <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800998c:	683b      	ldr	r3, [r7, #0]
 800998e:	015a      	lsls	r2, r3, #5
 8009990:	69bb      	ldr	r3, [r7, #24]
 8009992:	4413      	add	r3, r2
 8009994:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009998:	461a      	mov	r2, r3
 800999a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800999e:	6093      	str	r3, [r2, #8]
 80099a0:	e032      	b.n	8009a08 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80099a2:	693b      	ldr	r3, [r7, #16]
 80099a4:	f003 0320 	and.w	r3, r3, #32
 80099a8:	2b00      	cmp	r3, #0
 80099aa:	d008      	beq.n	80099be <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80099ac:	683b      	ldr	r3, [r7, #0]
 80099ae:	015a      	lsls	r2, r3, #5
 80099b0:	69bb      	ldr	r3, [r7, #24]
 80099b2:	4413      	add	r3, r2
 80099b4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80099b8:	461a      	mov	r2, r3
 80099ba:	2320      	movs	r3, #32
 80099bc:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80099be:	683b      	ldr	r3, [r7, #0]
 80099c0:	b2db      	uxtb	r3, r3
 80099c2:	4619      	mov	r1, r3
 80099c4:	6878      	ldr	r0, [r7, #4]
 80099c6:	f009 fbb1 	bl	801312c <HAL_PCD_DataOutStageCallback>
 80099ca:	e01d      	b.n	8009a08 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 80099cc:	683b      	ldr	r3, [r7, #0]
 80099ce:	2b00      	cmp	r3, #0
 80099d0:	d114      	bne.n	80099fc <PCD_EP_OutXfrComplete_int+0x1b0>
 80099d2:	6879      	ldr	r1, [r7, #4]
 80099d4:	683a      	ldr	r2, [r7, #0]
 80099d6:	4613      	mov	r3, r2
 80099d8:	00db      	lsls	r3, r3, #3
 80099da:	4413      	add	r3, r2
 80099dc:	009b      	lsls	r3, r3, #2
 80099de:	440b      	add	r3, r1
 80099e0:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 80099e4:	681b      	ldr	r3, [r3, #0]
 80099e6:	2b00      	cmp	r3, #0
 80099e8:	d108      	bne.n	80099fc <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 80099ea:	687b      	ldr	r3, [r7, #4]
 80099ec:	6818      	ldr	r0, [r3, #0]
 80099ee:	687b      	ldr	r3, [r7, #4]
 80099f0:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80099f4:	461a      	mov	r2, r3
 80099f6:	2100      	movs	r1, #0
 80099f8:	f003 fe30 	bl	800d65c <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80099fc:	683b      	ldr	r3, [r7, #0]
 80099fe:	b2db      	uxtb	r3, r3
 8009a00:	4619      	mov	r1, r3
 8009a02:	6878      	ldr	r0, [r7, #4]
 8009a04:	f009 fb92 	bl	801312c <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8009a08:	2300      	movs	r3, #0
}
 8009a0a:	4618      	mov	r0, r3
 8009a0c:	3720      	adds	r7, #32
 8009a0e:	46bd      	mov	sp, r7
 8009a10:	bd80      	pop	{r7, pc}
 8009a12:	bf00      	nop
 8009a14:	4f54300a 	.word	0x4f54300a
 8009a18:	4f54310a 	.word	0x4f54310a

08009a1c <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8009a1c:	b580      	push	{r7, lr}
 8009a1e:	b086      	sub	sp, #24
 8009a20:	af00      	add	r7, sp, #0
 8009a22:	6078      	str	r0, [r7, #4]
 8009a24:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8009a26:	687b      	ldr	r3, [r7, #4]
 8009a28:	681b      	ldr	r3, [r3, #0]
 8009a2a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009a2c:	697b      	ldr	r3, [r7, #20]
 8009a2e:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8009a30:	697b      	ldr	r3, [r7, #20]
 8009a32:	333c      	adds	r3, #60	@ 0x3c
 8009a34:	3304      	adds	r3, #4
 8009a36:	681b      	ldr	r3, [r3, #0]
 8009a38:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8009a3a:	683b      	ldr	r3, [r7, #0]
 8009a3c:	015a      	lsls	r2, r3, #5
 8009a3e:	693b      	ldr	r3, [r7, #16]
 8009a40:	4413      	add	r3, r2
 8009a42:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009a46:	689b      	ldr	r3, [r3, #8]
 8009a48:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8009a4a:	68fb      	ldr	r3, [r7, #12]
 8009a4c:	4a15      	ldr	r2, [pc, #84]	@ (8009aa4 <PCD_EP_OutSetupPacket_int+0x88>)
 8009a4e:	4293      	cmp	r3, r2
 8009a50:	d90e      	bls.n	8009a70 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8009a52:	68bb      	ldr	r3, [r7, #8]
 8009a54:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8009a58:	2b00      	cmp	r3, #0
 8009a5a:	d009      	beq.n	8009a70 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8009a5c:	683b      	ldr	r3, [r7, #0]
 8009a5e:	015a      	lsls	r2, r3, #5
 8009a60:	693b      	ldr	r3, [r7, #16]
 8009a62:	4413      	add	r3, r2
 8009a64:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009a68:	461a      	mov	r2, r3
 8009a6a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009a6e:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8009a70:	6878      	ldr	r0, [r7, #4]
 8009a72:	f009 fb49 	bl	8013108 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8009a76:	68fb      	ldr	r3, [r7, #12]
 8009a78:	4a0a      	ldr	r2, [pc, #40]	@ (8009aa4 <PCD_EP_OutSetupPacket_int+0x88>)
 8009a7a:	4293      	cmp	r3, r2
 8009a7c:	d90c      	bls.n	8009a98 <PCD_EP_OutSetupPacket_int+0x7c>
 8009a7e:	687b      	ldr	r3, [r7, #4]
 8009a80:	799b      	ldrb	r3, [r3, #6]
 8009a82:	2b01      	cmp	r3, #1
 8009a84:	d108      	bne.n	8009a98 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8009a86:	687b      	ldr	r3, [r7, #4]
 8009a88:	6818      	ldr	r0, [r3, #0]
 8009a8a:	687b      	ldr	r3, [r7, #4]
 8009a8c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8009a90:	461a      	mov	r2, r3
 8009a92:	2101      	movs	r1, #1
 8009a94:	f003 fde2 	bl	800d65c <USB_EP0_OutStart>
  }

  return HAL_OK;
 8009a98:	2300      	movs	r3, #0
}
 8009a9a:	4618      	mov	r0, r3
 8009a9c:	3718      	adds	r7, #24
 8009a9e:	46bd      	mov	sp, r7
 8009aa0:	bd80      	pop	{r7, pc}
 8009aa2:	bf00      	nop
 8009aa4:	4f54300a 	.word	0x4f54300a

08009aa8 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8009aa8:	b480      	push	{r7}
 8009aaa:	b085      	sub	sp, #20
 8009aac:	af00      	add	r7, sp, #0
 8009aae:	6078      	str	r0, [r7, #4]
 8009ab0:	460b      	mov	r3, r1
 8009ab2:	70fb      	strb	r3, [r7, #3]
 8009ab4:	4613      	mov	r3, r2
 8009ab6:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8009ab8:	687b      	ldr	r3, [r7, #4]
 8009aba:	681b      	ldr	r3, [r3, #0]
 8009abc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009abe:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8009ac0:	78fb      	ldrb	r3, [r7, #3]
 8009ac2:	2b00      	cmp	r3, #0
 8009ac4:	d107      	bne.n	8009ad6 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8009ac6:	883b      	ldrh	r3, [r7, #0]
 8009ac8:	0419      	lsls	r1, r3, #16
 8009aca:	687b      	ldr	r3, [r7, #4]
 8009acc:	681b      	ldr	r3, [r3, #0]
 8009ace:	68ba      	ldr	r2, [r7, #8]
 8009ad0:	430a      	orrs	r2, r1
 8009ad2:	629a      	str	r2, [r3, #40]	@ 0x28
 8009ad4:	e028      	b.n	8009b28 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8009ad6:	687b      	ldr	r3, [r7, #4]
 8009ad8:	681b      	ldr	r3, [r3, #0]
 8009ada:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009adc:	0c1b      	lsrs	r3, r3, #16
 8009ade:	68ba      	ldr	r2, [r7, #8]
 8009ae0:	4413      	add	r3, r2
 8009ae2:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8009ae4:	2300      	movs	r3, #0
 8009ae6:	73fb      	strb	r3, [r7, #15]
 8009ae8:	e00d      	b.n	8009b06 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8009aea:	687b      	ldr	r3, [r7, #4]
 8009aec:	681a      	ldr	r2, [r3, #0]
 8009aee:	7bfb      	ldrb	r3, [r7, #15]
 8009af0:	3340      	adds	r3, #64	@ 0x40
 8009af2:	009b      	lsls	r3, r3, #2
 8009af4:	4413      	add	r3, r2
 8009af6:	685b      	ldr	r3, [r3, #4]
 8009af8:	0c1b      	lsrs	r3, r3, #16
 8009afa:	68ba      	ldr	r2, [r7, #8]
 8009afc:	4413      	add	r3, r2
 8009afe:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8009b00:	7bfb      	ldrb	r3, [r7, #15]
 8009b02:	3301      	adds	r3, #1
 8009b04:	73fb      	strb	r3, [r7, #15]
 8009b06:	7bfa      	ldrb	r2, [r7, #15]
 8009b08:	78fb      	ldrb	r3, [r7, #3]
 8009b0a:	3b01      	subs	r3, #1
 8009b0c:	429a      	cmp	r2, r3
 8009b0e:	d3ec      	bcc.n	8009aea <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8009b10:	883b      	ldrh	r3, [r7, #0]
 8009b12:	0418      	lsls	r0, r3, #16
 8009b14:	687b      	ldr	r3, [r7, #4]
 8009b16:	6819      	ldr	r1, [r3, #0]
 8009b18:	78fb      	ldrb	r3, [r7, #3]
 8009b1a:	3b01      	subs	r3, #1
 8009b1c:	68ba      	ldr	r2, [r7, #8]
 8009b1e:	4302      	orrs	r2, r0
 8009b20:	3340      	adds	r3, #64	@ 0x40
 8009b22:	009b      	lsls	r3, r3, #2
 8009b24:	440b      	add	r3, r1
 8009b26:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8009b28:	2300      	movs	r3, #0
}
 8009b2a:	4618      	mov	r0, r3
 8009b2c:	3714      	adds	r7, #20
 8009b2e:	46bd      	mov	sp, r7
 8009b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b34:	4770      	bx	lr

08009b36 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8009b36:	b480      	push	{r7}
 8009b38:	b083      	sub	sp, #12
 8009b3a:	af00      	add	r7, sp, #0
 8009b3c:	6078      	str	r0, [r7, #4]
 8009b3e:	460b      	mov	r3, r1
 8009b40:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8009b42:	687b      	ldr	r3, [r7, #4]
 8009b44:	681b      	ldr	r3, [r3, #0]
 8009b46:	887a      	ldrh	r2, [r7, #2]
 8009b48:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8009b4a:	2300      	movs	r3, #0
}
 8009b4c:	4618      	mov	r0, r3
 8009b4e:	370c      	adds	r7, #12
 8009b50:	46bd      	mov	sp, r7
 8009b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b56:	4770      	bx	lr

08009b58 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8009b58:	b480      	push	{r7}
 8009b5a:	b083      	sub	sp, #12
 8009b5c:	af00      	add	r7, sp, #0
 8009b5e:	6078      	str	r0, [r7, #4]
 8009b60:	460b      	mov	r3, r1
 8009b62:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8009b64:	bf00      	nop
 8009b66:	370c      	adds	r7, #12
 8009b68:	46bd      	mov	sp, r7
 8009b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b6e:	4770      	bx	lr

08009b70 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8009b70:	b580      	push	{r7, lr}
 8009b72:	b086      	sub	sp, #24
 8009b74:	af00      	add	r7, sp, #0
 8009b76:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8009b78:	687b      	ldr	r3, [r7, #4]
 8009b7a:	2b00      	cmp	r3, #0
 8009b7c:	d101      	bne.n	8009b82 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8009b7e:	2301      	movs	r3, #1
 8009b80:	e267      	b.n	800a052 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8009b82:	687b      	ldr	r3, [r7, #4]
 8009b84:	681b      	ldr	r3, [r3, #0]
 8009b86:	f003 0301 	and.w	r3, r3, #1
 8009b8a:	2b00      	cmp	r3, #0
 8009b8c:	d075      	beq.n	8009c7a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8009b8e:	4b88      	ldr	r3, [pc, #544]	@ (8009db0 <HAL_RCC_OscConfig+0x240>)
 8009b90:	689b      	ldr	r3, [r3, #8]
 8009b92:	f003 030c 	and.w	r3, r3, #12
 8009b96:	2b04      	cmp	r3, #4
 8009b98:	d00c      	beq.n	8009bb4 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8009b9a:	4b85      	ldr	r3, [pc, #532]	@ (8009db0 <HAL_RCC_OscConfig+0x240>)
 8009b9c:	689b      	ldr	r3, [r3, #8]
 8009b9e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8009ba2:	2b08      	cmp	r3, #8
 8009ba4:	d112      	bne.n	8009bcc <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8009ba6:	4b82      	ldr	r3, [pc, #520]	@ (8009db0 <HAL_RCC_OscConfig+0x240>)
 8009ba8:	685b      	ldr	r3, [r3, #4]
 8009baa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8009bae:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8009bb2:	d10b      	bne.n	8009bcc <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009bb4:	4b7e      	ldr	r3, [pc, #504]	@ (8009db0 <HAL_RCC_OscConfig+0x240>)
 8009bb6:	681b      	ldr	r3, [r3, #0]
 8009bb8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009bbc:	2b00      	cmp	r3, #0
 8009bbe:	d05b      	beq.n	8009c78 <HAL_RCC_OscConfig+0x108>
 8009bc0:	687b      	ldr	r3, [r7, #4]
 8009bc2:	685b      	ldr	r3, [r3, #4]
 8009bc4:	2b00      	cmp	r3, #0
 8009bc6:	d157      	bne.n	8009c78 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8009bc8:	2301      	movs	r3, #1
 8009bca:	e242      	b.n	800a052 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8009bcc:	687b      	ldr	r3, [r7, #4]
 8009bce:	685b      	ldr	r3, [r3, #4]
 8009bd0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009bd4:	d106      	bne.n	8009be4 <HAL_RCC_OscConfig+0x74>
 8009bd6:	4b76      	ldr	r3, [pc, #472]	@ (8009db0 <HAL_RCC_OscConfig+0x240>)
 8009bd8:	681b      	ldr	r3, [r3, #0]
 8009bda:	4a75      	ldr	r2, [pc, #468]	@ (8009db0 <HAL_RCC_OscConfig+0x240>)
 8009bdc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009be0:	6013      	str	r3, [r2, #0]
 8009be2:	e01d      	b.n	8009c20 <HAL_RCC_OscConfig+0xb0>
 8009be4:	687b      	ldr	r3, [r7, #4]
 8009be6:	685b      	ldr	r3, [r3, #4]
 8009be8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8009bec:	d10c      	bne.n	8009c08 <HAL_RCC_OscConfig+0x98>
 8009bee:	4b70      	ldr	r3, [pc, #448]	@ (8009db0 <HAL_RCC_OscConfig+0x240>)
 8009bf0:	681b      	ldr	r3, [r3, #0]
 8009bf2:	4a6f      	ldr	r2, [pc, #444]	@ (8009db0 <HAL_RCC_OscConfig+0x240>)
 8009bf4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8009bf8:	6013      	str	r3, [r2, #0]
 8009bfa:	4b6d      	ldr	r3, [pc, #436]	@ (8009db0 <HAL_RCC_OscConfig+0x240>)
 8009bfc:	681b      	ldr	r3, [r3, #0]
 8009bfe:	4a6c      	ldr	r2, [pc, #432]	@ (8009db0 <HAL_RCC_OscConfig+0x240>)
 8009c00:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009c04:	6013      	str	r3, [r2, #0]
 8009c06:	e00b      	b.n	8009c20 <HAL_RCC_OscConfig+0xb0>
 8009c08:	4b69      	ldr	r3, [pc, #420]	@ (8009db0 <HAL_RCC_OscConfig+0x240>)
 8009c0a:	681b      	ldr	r3, [r3, #0]
 8009c0c:	4a68      	ldr	r2, [pc, #416]	@ (8009db0 <HAL_RCC_OscConfig+0x240>)
 8009c0e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009c12:	6013      	str	r3, [r2, #0]
 8009c14:	4b66      	ldr	r3, [pc, #408]	@ (8009db0 <HAL_RCC_OscConfig+0x240>)
 8009c16:	681b      	ldr	r3, [r3, #0]
 8009c18:	4a65      	ldr	r2, [pc, #404]	@ (8009db0 <HAL_RCC_OscConfig+0x240>)
 8009c1a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8009c1e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8009c20:	687b      	ldr	r3, [r7, #4]
 8009c22:	685b      	ldr	r3, [r3, #4]
 8009c24:	2b00      	cmp	r3, #0
 8009c26:	d013      	beq.n	8009c50 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009c28:	f7fb fdbc 	bl	80057a4 <HAL_GetTick>
 8009c2c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8009c2e:	e008      	b.n	8009c42 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8009c30:	f7fb fdb8 	bl	80057a4 <HAL_GetTick>
 8009c34:	4602      	mov	r2, r0
 8009c36:	693b      	ldr	r3, [r7, #16]
 8009c38:	1ad3      	subs	r3, r2, r3
 8009c3a:	2b64      	cmp	r3, #100	@ 0x64
 8009c3c:	d901      	bls.n	8009c42 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8009c3e:	2303      	movs	r3, #3
 8009c40:	e207      	b.n	800a052 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8009c42:	4b5b      	ldr	r3, [pc, #364]	@ (8009db0 <HAL_RCC_OscConfig+0x240>)
 8009c44:	681b      	ldr	r3, [r3, #0]
 8009c46:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009c4a:	2b00      	cmp	r3, #0
 8009c4c:	d0f0      	beq.n	8009c30 <HAL_RCC_OscConfig+0xc0>
 8009c4e:	e014      	b.n	8009c7a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009c50:	f7fb fda8 	bl	80057a4 <HAL_GetTick>
 8009c54:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8009c56:	e008      	b.n	8009c6a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8009c58:	f7fb fda4 	bl	80057a4 <HAL_GetTick>
 8009c5c:	4602      	mov	r2, r0
 8009c5e:	693b      	ldr	r3, [r7, #16]
 8009c60:	1ad3      	subs	r3, r2, r3
 8009c62:	2b64      	cmp	r3, #100	@ 0x64
 8009c64:	d901      	bls.n	8009c6a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8009c66:	2303      	movs	r3, #3
 8009c68:	e1f3      	b.n	800a052 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8009c6a:	4b51      	ldr	r3, [pc, #324]	@ (8009db0 <HAL_RCC_OscConfig+0x240>)
 8009c6c:	681b      	ldr	r3, [r3, #0]
 8009c6e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009c72:	2b00      	cmp	r3, #0
 8009c74:	d1f0      	bne.n	8009c58 <HAL_RCC_OscConfig+0xe8>
 8009c76:	e000      	b.n	8009c7a <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009c78:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8009c7a:	687b      	ldr	r3, [r7, #4]
 8009c7c:	681b      	ldr	r3, [r3, #0]
 8009c7e:	f003 0302 	and.w	r3, r3, #2
 8009c82:	2b00      	cmp	r3, #0
 8009c84:	d063      	beq.n	8009d4e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8009c86:	4b4a      	ldr	r3, [pc, #296]	@ (8009db0 <HAL_RCC_OscConfig+0x240>)
 8009c88:	689b      	ldr	r3, [r3, #8]
 8009c8a:	f003 030c 	and.w	r3, r3, #12
 8009c8e:	2b00      	cmp	r3, #0
 8009c90:	d00b      	beq.n	8009caa <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8009c92:	4b47      	ldr	r3, [pc, #284]	@ (8009db0 <HAL_RCC_OscConfig+0x240>)
 8009c94:	689b      	ldr	r3, [r3, #8]
 8009c96:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8009c9a:	2b08      	cmp	r3, #8
 8009c9c:	d11c      	bne.n	8009cd8 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8009c9e:	4b44      	ldr	r3, [pc, #272]	@ (8009db0 <HAL_RCC_OscConfig+0x240>)
 8009ca0:	685b      	ldr	r3, [r3, #4]
 8009ca2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8009ca6:	2b00      	cmp	r3, #0
 8009ca8:	d116      	bne.n	8009cd8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8009caa:	4b41      	ldr	r3, [pc, #260]	@ (8009db0 <HAL_RCC_OscConfig+0x240>)
 8009cac:	681b      	ldr	r3, [r3, #0]
 8009cae:	f003 0302 	and.w	r3, r3, #2
 8009cb2:	2b00      	cmp	r3, #0
 8009cb4:	d005      	beq.n	8009cc2 <HAL_RCC_OscConfig+0x152>
 8009cb6:	687b      	ldr	r3, [r7, #4]
 8009cb8:	68db      	ldr	r3, [r3, #12]
 8009cba:	2b01      	cmp	r3, #1
 8009cbc:	d001      	beq.n	8009cc2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8009cbe:	2301      	movs	r3, #1
 8009cc0:	e1c7      	b.n	800a052 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009cc2:	4b3b      	ldr	r3, [pc, #236]	@ (8009db0 <HAL_RCC_OscConfig+0x240>)
 8009cc4:	681b      	ldr	r3, [r3, #0]
 8009cc6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8009cca:	687b      	ldr	r3, [r7, #4]
 8009ccc:	691b      	ldr	r3, [r3, #16]
 8009cce:	00db      	lsls	r3, r3, #3
 8009cd0:	4937      	ldr	r1, [pc, #220]	@ (8009db0 <HAL_RCC_OscConfig+0x240>)
 8009cd2:	4313      	orrs	r3, r2
 8009cd4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8009cd6:	e03a      	b.n	8009d4e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8009cd8:	687b      	ldr	r3, [r7, #4]
 8009cda:	68db      	ldr	r3, [r3, #12]
 8009cdc:	2b00      	cmp	r3, #0
 8009cde:	d020      	beq.n	8009d22 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8009ce0:	4b34      	ldr	r3, [pc, #208]	@ (8009db4 <HAL_RCC_OscConfig+0x244>)
 8009ce2:	2201      	movs	r2, #1
 8009ce4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009ce6:	f7fb fd5d 	bl	80057a4 <HAL_GetTick>
 8009cea:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8009cec:	e008      	b.n	8009d00 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8009cee:	f7fb fd59 	bl	80057a4 <HAL_GetTick>
 8009cf2:	4602      	mov	r2, r0
 8009cf4:	693b      	ldr	r3, [r7, #16]
 8009cf6:	1ad3      	subs	r3, r2, r3
 8009cf8:	2b02      	cmp	r3, #2
 8009cfa:	d901      	bls.n	8009d00 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8009cfc:	2303      	movs	r3, #3
 8009cfe:	e1a8      	b.n	800a052 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8009d00:	4b2b      	ldr	r3, [pc, #172]	@ (8009db0 <HAL_RCC_OscConfig+0x240>)
 8009d02:	681b      	ldr	r3, [r3, #0]
 8009d04:	f003 0302 	and.w	r3, r3, #2
 8009d08:	2b00      	cmp	r3, #0
 8009d0a:	d0f0      	beq.n	8009cee <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009d0c:	4b28      	ldr	r3, [pc, #160]	@ (8009db0 <HAL_RCC_OscConfig+0x240>)
 8009d0e:	681b      	ldr	r3, [r3, #0]
 8009d10:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8009d14:	687b      	ldr	r3, [r7, #4]
 8009d16:	691b      	ldr	r3, [r3, #16]
 8009d18:	00db      	lsls	r3, r3, #3
 8009d1a:	4925      	ldr	r1, [pc, #148]	@ (8009db0 <HAL_RCC_OscConfig+0x240>)
 8009d1c:	4313      	orrs	r3, r2
 8009d1e:	600b      	str	r3, [r1, #0]
 8009d20:	e015      	b.n	8009d4e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8009d22:	4b24      	ldr	r3, [pc, #144]	@ (8009db4 <HAL_RCC_OscConfig+0x244>)
 8009d24:	2200      	movs	r2, #0
 8009d26:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009d28:	f7fb fd3c 	bl	80057a4 <HAL_GetTick>
 8009d2c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8009d2e:	e008      	b.n	8009d42 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8009d30:	f7fb fd38 	bl	80057a4 <HAL_GetTick>
 8009d34:	4602      	mov	r2, r0
 8009d36:	693b      	ldr	r3, [r7, #16]
 8009d38:	1ad3      	subs	r3, r2, r3
 8009d3a:	2b02      	cmp	r3, #2
 8009d3c:	d901      	bls.n	8009d42 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8009d3e:	2303      	movs	r3, #3
 8009d40:	e187      	b.n	800a052 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8009d42:	4b1b      	ldr	r3, [pc, #108]	@ (8009db0 <HAL_RCC_OscConfig+0x240>)
 8009d44:	681b      	ldr	r3, [r3, #0]
 8009d46:	f003 0302 	and.w	r3, r3, #2
 8009d4a:	2b00      	cmp	r3, #0
 8009d4c:	d1f0      	bne.n	8009d30 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8009d4e:	687b      	ldr	r3, [r7, #4]
 8009d50:	681b      	ldr	r3, [r3, #0]
 8009d52:	f003 0308 	and.w	r3, r3, #8
 8009d56:	2b00      	cmp	r3, #0
 8009d58:	d036      	beq.n	8009dc8 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8009d5a:	687b      	ldr	r3, [r7, #4]
 8009d5c:	695b      	ldr	r3, [r3, #20]
 8009d5e:	2b00      	cmp	r3, #0
 8009d60:	d016      	beq.n	8009d90 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8009d62:	4b15      	ldr	r3, [pc, #84]	@ (8009db8 <HAL_RCC_OscConfig+0x248>)
 8009d64:	2201      	movs	r2, #1
 8009d66:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009d68:	f7fb fd1c 	bl	80057a4 <HAL_GetTick>
 8009d6c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8009d6e:	e008      	b.n	8009d82 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8009d70:	f7fb fd18 	bl	80057a4 <HAL_GetTick>
 8009d74:	4602      	mov	r2, r0
 8009d76:	693b      	ldr	r3, [r7, #16]
 8009d78:	1ad3      	subs	r3, r2, r3
 8009d7a:	2b02      	cmp	r3, #2
 8009d7c:	d901      	bls.n	8009d82 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8009d7e:	2303      	movs	r3, #3
 8009d80:	e167      	b.n	800a052 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8009d82:	4b0b      	ldr	r3, [pc, #44]	@ (8009db0 <HAL_RCC_OscConfig+0x240>)
 8009d84:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009d86:	f003 0302 	and.w	r3, r3, #2
 8009d8a:	2b00      	cmp	r3, #0
 8009d8c:	d0f0      	beq.n	8009d70 <HAL_RCC_OscConfig+0x200>
 8009d8e:	e01b      	b.n	8009dc8 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8009d90:	4b09      	ldr	r3, [pc, #36]	@ (8009db8 <HAL_RCC_OscConfig+0x248>)
 8009d92:	2200      	movs	r2, #0
 8009d94:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8009d96:	f7fb fd05 	bl	80057a4 <HAL_GetTick>
 8009d9a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8009d9c:	e00e      	b.n	8009dbc <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8009d9e:	f7fb fd01 	bl	80057a4 <HAL_GetTick>
 8009da2:	4602      	mov	r2, r0
 8009da4:	693b      	ldr	r3, [r7, #16]
 8009da6:	1ad3      	subs	r3, r2, r3
 8009da8:	2b02      	cmp	r3, #2
 8009daa:	d907      	bls.n	8009dbc <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8009dac:	2303      	movs	r3, #3
 8009dae:	e150      	b.n	800a052 <HAL_RCC_OscConfig+0x4e2>
 8009db0:	40023800 	.word	0x40023800
 8009db4:	42470000 	.word	0x42470000
 8009db8:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8009dbc:	4b88      	ldr	r3, [pc, #544]	@ (8009fe0 <HAL_RCC_OscConfig+0x470>)
 8009dbe:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009dc0:	f003 0302 	and.w	r3, r3, #2
 8009dc4:	2b00      	cmp	r3, #0
 8009dc6:	d1ea      	bne.n	8009d9e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8009dc8:	687b      	ldr	r3, [r7, #4]
 8009dca:	681b      	ldr	r3, [r3, #0]
 8009dcc:	f003 0304 	and.w	r3, r3, #4
 8009dd0:	2b00      	cmp	r3, #0
 8009dd2:	f000 8097 	beq.w	8009f04 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8009dd6:	2300      	movs	r3, #0
 8009dd8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8009dda:	4b81      	ldr	r3, [pc, #516]	@ (8009fe0 <HAL_RCC_OscConfig+0x470>)
 8009ddc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009dde:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009de2:	2b00      	cmp	r3, #0
 8009de4:	d10f      	bne.n	8009e06 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8009de6:	2300      	movs	r3, #0
 8009de8:	60bb      	str	r3, [r7, #8]
 8009dea:	4b7d      	ldr	r3, [pc, #500]	@ (8009fe0 <HAL_RCC_OscConfig+0x470>)
 8009dec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009dee:	4a7c      	ldr	r2, [pc, #496]	@ (8009fe0 <HAL_RCC_OscConfig+0x470>)
 8009df0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009df4:	6413      	str	r3, [r2, #64]	@ 0x40
 8009df6:	4b7a      	ldr	r3, [pc, #488]	@ (8009fe0 <HAL_RCC_OscConfig+0x470>)
 8009df8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009dfa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009dfe:	60bb      	str	r3, [r7, #8]
 8009e00:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8009e02:	2301      	movs	r3, #1
 8009e04:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8009e06:	4b77      	ldr	r3, [pc, #476]	@ (8009fe4 <HAL_RCC_OscConfig+0x474>)
 8009e08:	681b      	ldr	r3, [r3, #0]
 8009e0a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009e0e:	2b00      	cmp	r3, #0
 8009e10:	d118      	bne.n	8009e44 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8009e12:	4b74      	ldr	r3, [pc, #464]	@ (8009fe4 <HAL_RCC_OscConfig+0x474>)
 8009e14:	681b      	ldr	r3, [r3, #0]
 8009e16:	4a73      	ldr	r2, [pc, #460]	@ (8009fe4 <HAL_RCC_OscConfig+0x474>)
 8009e18:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009e1c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8009e1e:	f7fb fcc1 	bl	80057a4 <HAL_GetTick>
 8009e22:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8009e24:	e008      	b.n	8009e38 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009e26:	f7fb fcbd 	bl	80057a4 <HAL_GetTick>
 8009e2a:	4602      	mov	r2, r0
 8009e2c:	693b      	ldr	r3, [r7, #16]
 8009e2e:	1ad3      	subs	r3, r2, r3
 8009e30:	2b02      	cmp	r3, #2
 8009e32:	d901      	bls.n	8009e38 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8009e34:	2303      	movs	r3, #3
 8009e36:	e10c      	b.n	800a052 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8009e38:	4b6a      	ldr	r3, [pc, #424]	@ (8009fe4 <HAL_RCC_OscConfig+0x474>)
 8009e3a:	681b      	ldr	r3, [r3, #0]
 8009e3c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009e40:	2b00      	cmp	r3, #0
 8009e42:	d0f0      	beq.n	8009e26 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8009e44:	687b      	ldr	r3, [r7, #4]
 8009e46:	689b      	ldr	r3, [r3, #8]
 8009e48:	2b01      	cmp	r3, #1
 8009e4a:	d106      	bne.n	8009e5a <HAL_RCC_OscConfig+0x2ea>
 8009e4c:	4b64      	ldr	r3, [pc, #400]	@ (8009fe0 <HAL_RCC_OscConfig+0x470>)
 8009e4e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009e50:	4a63      	ldr	r2, [pc, #396]	@ (8009fe0 <HAL_RCC_OscConfig+0x470>)
 8009e52:	f043 0301 	orr.w	r3, r3, #1
 8009e56:	6713      	str	r3, [r2, #112]	@ 0x70
 8009e58:	e01c      	b.n	8009e94 <HAL_RCC_OscConfig+0x324>
 8009e5a:	687b      	ldr	r3, [r7, #4]
 8009e5c:	689b      	ldr	r3, [r3, #8]
 8009e5e:	2b05      	cmp	r3, #5
 8009e60:	d10c      	bne.n	8009e7c <HAL_RCC_OscConfig+0x30c>
 8009e62:	4b5f      	ldr	r3, [pc, #380]	@ (8009fe0 <HAL_RCC_OscConfig+0x470>)
 8009e64:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009e66:	4a5e      	ldr	r2, [pc, #376]	@ (8009fe0 <HAL_RCC_OscConfig+0x470>)
 8009e68:	f043 0304 	orr.w	r3, r3, #4
 8009e6c:	6713      	str	r3, [r2, #112]	@ 0x70
 8009e6e:	4b5c      	ldr	r3, [pc, #368]	@ (8009fe0 <HAL_RCC_OscConfig+0x470>)
 8009e70:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009e72:	4a5b      	ldr	r2, [pc, #364]	@ (8009fe0 <HAL_RCC_OscConfig+0x470>)
 8009e74:	f043 0301 	orr.w	r3, r3, #1
 8009e78:	6713      	str	r3, [r2, #112]	@ 0x70
 8009e7a:	e00b      	b.n	8009e94 <HAL_RCC_OscConfig+0x324>
 8009e7c:	4b58      	ldr	r3, [pc, #352]	@ (8009fe0 <HAL_RCC_OscConfig+0x470>)
 8009e7e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009e80:	4a57      	ldr	r2, [pc, #348]	@ (8009fe0 <HAL_RCC_OscConfig+0x470>)
 8009e82:	f023 0301 	bic.w	r3, r3, #1
 8009e86:	6713      	str	r3, [r2, #112]	@ 0x70
 8009e88:	4b55      	ldr	r3, [pc, #340]	@ (8009fe0 <HAL_RCC_OscConfig+0x470>)
 8009e8a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009e8c:	4a54      	ldr	r2, [pc, #336]	@ (8009fe0 <HAL_RCC_OscConfig+0x470>)
 8009e8e:	f023 0304 	bic.w	r3, r3, #4
 8009e92:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8009e94:	687b      	ldr	r3, [r7, #4]
 8009e96:	689b      	ldr	r3, [r3, #8]
 8009e98:	2b00      	cmp	r3, #0
 8009e9a:	d015      	beq.n	8009ec8 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009e9c:	f7fb fc82 	bl	80057a4 <HAL_GetTick>
 8009ea0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8009ea2:	e00a      	b.n	8009eba <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009ea4:	f7fb fc7e 	bl	80057a4 <HAL_GetTick>
 8009ea8:	4602      	mov	r2, r0
 8009eaa:	693b      	ldr	r3, [r7, #16]
 8009eac:	1ad3      	subs	r3, r2, r3
 8009eae:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009eb2:	4293      	cmp	r3, r2
 8009eb4:	d901      	bls.n	8009eba <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8009eb6:	2303      	movs	r3, #3
 8009eb8:	e0cb      	b.n	800a052 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8009eba:	4b49      	ldr	r3, [pc, #292]	@ (8009fe0 <HAL_RCC_OscConfig+0x470>)
 8009ebc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009ebe:	f003 0302 	and.w	r3, r3, #2
 8009ec2:	2b00      	cmp	r3, #0
 8009ec4:	d0ee      	beq.n	8009ea4 <HAL_RCC_OscConfig+0x334>
 8009ec6:	e014      	b.n	8009ef2 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8009ec8:	f7fb fc6c 	bl	80057a4 <HAL_GetTick>
 8009ecc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8009ece:	e00a      	b.n	8009ee6 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009ed0:	f7fb fc68 	bl	80057a4 <HAL_GetTick>
 8009ed4:	4602      	mov	r2, r0
 8009ed6:	693b      	ldr	r3, [r7, #16]
 8009ed8:	1ad3      	subs	r3, r2, r3
 8009eda:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009ede:	4293      	cmp	r3, r2
 8009ee0:	d901      	bls.n	8009ee6 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8009ee2:	2303      	movs	r3, #3
 8009ee4:	e0b5      	b.n	800a052 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8009ee6:	4b3e      	ldr	r3, [pc, #248]	@ (8009fe0 <HAL_RCC_OscConfig+0x470>)
 8009ee8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009eea:	f003 0302 	and.w	r3, r3, #2
 8009eee:	2b00      	cmp	r3, #0
 8009ef0:	d1ee      	bne.n	8009ed0 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8009ef2:	7dfb      	ldrb	r3, [r7, #23]
 8009ef4:	2b01      	cmp	r3, #1
 8009ef6:	d105      	bne.n	8009f04 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8009ef8:	4b39      	ldr	r3, [pc, #228]	@ (8009fe0 <HAL_RCC_OscConfig+0x470>)
 8009efa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009efc:	4a38      	ldr	r2, [pc, #224]	@ (8009fe0 <HAL_RCC_OscConfig+0x470>)
 8009efe:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009f02:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8009f04:	687b      	ldr	r3, [r7, #4]
 8009f06:	699b      	ldr	r3, [r3, #24]
 8009f08:	2b00      	cmp	r3, #0
 8009f0a:	f000 80a1 	beq.w	800a050 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8009f0e:	4b34      	ldr	r3, [pc, #208]	@ (8009fe0 <HAL_RCC_OscConfig+0x470>)
 8009f10:	689b      	ldr	r3, [r3, #8]
 8009f12:	f003 030c 	and.w	r3, r3, #12
 8009f16:	2b08      	cmp	r3, #8
 8009f18:	d05c      	beq.n	8009fd4 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8009f1a:	687b      	ldr	r3, [r7, #4]
 8009f1c:	699b      	ldr	r3, [r3, #24]
 8009f1e:	2b02      	cmp	r3, #2
 8009f20:	d141      	bne.n	8009fa6 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009f22:	4b31      	ldr	r3, [pc, #196]	@ (8009fe8 <HAL_RCC_OscConfig+0x478>)
 8009f24:	2200      	movs	r2, #0
 8009f26:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009f28:	f7fb fc3c 	bl	80057a4 <HAL_GetTick>
 8009f2c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009f2e:	e008      	b.n	8009f42 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009f30:	f7fb fc38 	bl	80057a4 <HAL_GetTick>
 8009f34:	4602      	mov	r2, r0
 8009f36:	693b      	ldr	r3, [r7, #16]
 8009f38:	1ad3      	subs	r3, r2, r3
 8009f3a:	2b02      	cmp	r3, #2
 8009f3c:	d901      	bls.n	8009f42 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8009f3e:	2303      	movs	r3, #3
 8009f40:	e087      	b.n	800a052 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009f42:	4b27      	ldr	r3, [pc, #156]	@ (8009fe0 <HAL_RCC_OscConfig+0x470>)
 8009f44:	681b      	ldr	r3, [r3, #0]
 8009f46:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009f4a:	2b00      	cmp	r3, #0
 8009f4c:	d1f0      	bne.n	8009f30 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8009f4e:	687b      	ldr	r3, [r7, #4]
 8009f50:	69da      	ldr	r2, [r3, #28]
 8009f52:	687b      	ldr	r3, [r7, #4]
 8009f54:	6a1b      	ldr	r3, [r3, #32]
 8009f56:	431a      	orrs	r2, r3
 8009f58:	687b      	ldr	r3, [r7, #4]
 8009f5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009f5c:	019b      	lsls	r3, r3, #6
 8009f5e:	431a      	orrs	r2, r3
 8009f60:	687b      	ldr	r3, [r7, #4]
 8009f62:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009f64:	085b      	lsrs	r3, r3, #1
 8009f66:	3b01      	subs	r3, #1
 8009f68:	041b      	lsls	r3, r3, #16
 8009f6a:	431a      	orrs	r2, r3
 8009f6c:	687b      	ldr	r3, [r7, #4]
 8009f6e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009f70:	061b      	lsls	r3, r3, #24
 8009f72:	491b      	ldr	r1, [pc, #108]	@ (8009fe0 <HAL_RCC_OscConfig+0x470>)
 8009f74:	4313      	orrs	r3, r2
 8009f76:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8009f78:	4b1b      	ldr	r3, [pc, #108]	@ (8009fe8 <HAL_RCC_OscConfig+0x478>)
 8009f7a:	2201      	movs	r2, #1
 8009f7c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009f7e:	f7fb fc11 	bl	80057a4 <HAL_GetTick>
 8009f82:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8009f84:	e008      	b.n	8009f98 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009f86:	f7fb fc0d 	bl	80057a4 <HAL_GetTick>
 8009f8a:	4602      	mov	r2, r0
 8009f8c:	693b      	ldr	r3, [r7, #16]
 8009f8e:	1ad3      	subs	r3, r2, r3
 8009f90:	2b02      	cmp	r3, #2
 8009f92:	d901      	bls.n	8009f98 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8009f94:	2303      	movs	r3, #3
 8009f96:	e05c      	b.n	800a052 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8009f98:	4b11      	ldr	r3, [pc, #68]	@ (8009fe0 <HAL_RCC_OscConfig+0x470>)
 8009f9a:	681b      	ldr	r3, [r3, #0]
 8009f9c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009fa0:	2b00      	cmp	r3, #0
 8009fa2:	d0f0      	beq.n	8009f86 <HAL_RCC_OscConfig+0x416>
 8009fa4:	e054      	b.n	800a050 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009fa6:	4b10      	ldr	r3, [pc, #64]	@ (8009fe8 <HAL_RCC_OscConfig+0x478>)
 8009fa8:	2200      	movs	r2, #0
 8009faa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009fac:	f7fb fbfa 	bl	80057a4 <HAL_GetTick>
 8009fb0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009fb2:	e008      	b.n	8009fc6 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009fb4:	f7fb fbf6 	bl	80057a4 <HAL_GetTick>
 8009fb8:	4602      	mov	r2, r0
 8009fba:	693b      	ldr	r3, [r7, #16]
 8009fbc:	1ad3      	subs	r3, r2, r3
 8009fbe:	2b02      	cmp	r3, #2
 8009fc0:	d901      	bls.n	8009fc6 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8009fc2:	2303      	movs	r3, #3
 8009fc4:	e045      	b.n	800a052 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009fc6:	4b06      	ldr	r3, [pc, #24]	@ (8009fe0 <HAL_RCC_OscConfig+0x470>)
 8009fc8:	681b      	ldr	r3, [r3, #0]
 8009fca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009fce:	2b00      	cmp	r3, #0
 8009fd0:	d1f0      	bne.n	8009fb4 <HAL_RCC_OscConfig+0x444>
 8009fd2:	e03d      	b.n	800a050 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8009fd4:	687b      	ldr	r3, [r7, #4]
 8009fd6:	699b      	ldr	r3, [r3, #24]
 8009fd8:	2b01      	cmp	r3, #1
 8009fda:	d107      	bne.n	8009fec <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8009fdc:	2301      	movs	r3, #1
 8009fde:	e038      	b.n	800a052 <HAL_RCC_OscConfig+0x4e2>
 8009fe0:	40023800 	.word	0x40023800
 8009fe4:	40007000 	.word	0x40007000
 8009fe8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8009fec:	4b1b      	ldr	r3, [pc, #108]	@ (800a05c <HAL_RCC_OscConfig+0x4ec>)
 8009fee:	685b      	ldr	r3, [r3, #4]
 8009ff0:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8009ff2:	687b      	ldr	r3, [r7, #4]
 8009ff4:	699b      	ldr	r3, [r3, #24]
 8009ff6:	2b01      	cmp	r3, #1
 8009ff8:	d028      	beq.n	800a04c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8009ffa:	68fb      	ldr	r3, [r7, #12]
 8009ffc:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800a000:	687b      	ldr	r3, [r7, #4]
 800a002:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800a004:	429a      	cmp	r2, r3
 800a006:	d121      	bne.n	800a04c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800a008:	68fb      	ldr	r3, [r7, #12]
 800a00a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800a00e:	687b      	ldr	r3, [r7, #4]
 800a010:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800a012:	429a      	cmp	r2, r3
 800a014:	d11a      	bne.n	800a04c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800a016:	68fa      	ldr	r2, [r7, #12]
 800a018:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800a01c:	4013      	ands	r3, r2
 800a01e:	687a      	ldr	r2, [r7, #4]
 800a020:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800a022:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800a024:	4293      	cmp	r3, r2
 800a026:	d111      	bne.n	800a04c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800a028:	68fb      	ldr	r3, [r7, #12]
 800a02a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800a02e:	687b      	ldr	r3, [r7, #4]
 800a030:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a032:	085b      	lsrs	r3, r3, #1
 800a034:	3b01      	subs	r3, #1
 800a036:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800a038:	429a      	cmp	r2, r3
 800a03a:	d107      	bne.n	800a04c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800a03c:	68fb      	ldr	r3, [r7, #12]
 800a03e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800a042:	687b      	ldr	r3, [r7, #4]
 800a044:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a046:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800a048:	429a      	cmp	r2, r3
 800a04a:	d001      	beq.n	800a050 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 800a04c:	2301      	movs	r3, #1
 800a04e:	e000      	b.n	800a052 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800a050:	2300      	movs	r3, #0
}
 800a052:	4618      	mov	r0, r3
 800a054:	3718      	adds	r7, #24
 800a056:	46bd      	mov	sp, r7
 800a058:	bd80      	pop	{r7, pc}
 800a05a:	bf00      	nop
 800a05c:	40023800 	.word	0x40023800

0800a060 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800a060:	b580      	push	{r7, lr}
 800a062:	b084      	sub	sp, #16
 800a064:	af00      	add	r7, sp, #0
 800a066:	6078      	str	r0, [r7, #4]
 800a068:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800a06a:	687b      	ldr	r3, [r7, #4]
 800a06c:	2b00      	cmp	r3, #0
 800a06e:	d101      	bne.n	800a074 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800a070:	2301      	movs	r3, #1
 800a072:	e0cc      	b.n	800a20e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800a074:	4b68      	ldr	r3, [pc, #416]	@ (800a218 <HAL_RCC_ClockConfig+0x1b8>)
 800a076:	681b      	ldr	r3, [r3, #0]
 800a078:	f003 0307 	and.w	r3, r3, #7
 800a07c:	683a      	ldr	r2, [r7, #0]
 800a07e:	429a      	cmp	r2, r3
 800a080:	d90c      	bls.n	800a09c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800a082:	4b65      	ldr	r3, [pc, #404]	@ (800a218 <HAL_RCC_ClockConfig+0x1b8>)
 800a084:	683a      	ldr	r2, [r7, #0]
 800a086:	b2d2      	uxtb	r2, r2
 800a088:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800a08a:	4b63      	ldr	r3, [pc, #396]	@ (800a218 <HAL_RCC_ClockConfig+0x1b8>)
 800a08c:	681b      	ldr	r3, [r3, #0]
 800a08e:	f003 0307 	and.w	r3, r3, #7
 800a092:	683a      	ldr	r2, [r7, #0]
 800a094:	429a      	cmp	r2, r3
 800a096:	d001      	beq.n	800a09c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800a098:	2301      	movs	r3, #1
 800a09a:	e0b8      	b.n	800a20e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800a09c:	687b      	ldr	r3, [r7, #4]
 800a09e:	681b      	ldr	r3, [r3, #0]
 800a0a0:	f003 0302 	and.w	r3, r3, #2
 800a0a4:	2b00      	cmp	r3, #0
 800a0a6:	d020      	beq.n	800a0ea <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800a0a8:	687b      	ldr	r3, [r7, #4]
 800a0aa:	681b      	ldr	r3, [r3, #0]
 800a0ac:	f003 0304 	and.w	r3, r3, #4
 800a0b0:	2b00      	cmp	r3, #0
 800a0b2:	d005      	beq.n	800a0c0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800a0b4:	4b59      	ldr	r3, [pc, #356]	@ (800a21c <HAL_RCC_ClockConfig+0x1bc>)
 800a0b6:	689b      	ldr	r3, [r3, #8]
 800a0b8:	4a58      	ldr	r2, [pc, #352]	@ (800a21c <HAL_RCC_ClockConfig+0x1bc>)
 800a0ba:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800a0be:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800a0c0:	687b      	ldr	r3, [r7, #4]
 800a0c2:	681b      	ldr	r3, [r3, #0]
 800a0c4:	f003 0308 	and.w	r3, r3, #8
 800a0c8:	2b00      	cmp	r3, #0
 800a0ca:	d005      	beq.n	800a0d8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800a0cc:	4b53      	ldr	r3, [pc, #332]	@ (800a21c <HAL_RCC_ClockConfig+0x1bc>)
 800a0ce:	689b      	ldr	r3, [r3, #8]
 800a0d0:	4a52      	ldr	r2, [pc, #328]	@ (800a21c <HAL_RCC_ClockConfig+0x1bc>)
 800a0d2:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800a0d6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800a0d8:	4b50      	ldr	r3, [pc, #320]	@ (800a21c <HAL_RCC_ClockConfig+0x1bc>)
 800a0da:	689b      	ldr	r3, [r3, #8]
 800a0dc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800a0e0:	687b      	ldr	r3, [r7, #4]
 800a0e2:	689b      	ldr	r3, [r3, #8]
 800a0e4:	494d      	ldr	r1, [pc, #308]	@ (800a21c <HAL_RCC_ClockConfig+0x1bc>)
 800a0e6:	4313      	orrs	r3, r2
 800a0e8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800a0ea:	687b      	ldr	r3, [r7, #4]
 800a0ec:	681b      	ldr	r3, [r3, #0]
 800a0ee:	f003 0301 	and.w	r3, r3, #1
 800a0f2:	2b00      	cmp	r3, #0
 800a0f4:	d044      	beq.n	800a180 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800a0f6:	687b      	ldr	r3, [r7, #4]
 800a0f8:	685b      	ldr	r3, [r3, #4]
 800a0fa:	2b01      	cmp	r3, #1
 800a0fc:	d107      	bne.n	800a10e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800a0fe:	4b47      	ldr	r3, [pc, #284]	@ (800a21c <HAL_RCC_ClockConfig+0x1bc>)
 800a100:	681b      	ldr	r3, [r3, #0]
 800a102:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a106:	2b00      	cmp	r3, #0
 800a108:	d119      	bne.n	800a13e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800a10a:	2301      	movs	r3, #1
 800a10c:	e07f      	b.n	800a20e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800a10e:	687b      	ldr	r3, [r7, #4]
 800a110:	685b      	ldr	r3, [r3, #4]
 800a112:	2b02      	cmp	r3, #2
 800a114:	d003      	beq.n	800a11e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800a116:	687b      	ldr	r3, [r7, #4]
 800a118:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800a11a:	2b03      	cmp	r3, #3
 800a11c:	d107      	bne.n	800a12e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800a11e:	4b3f      	ldr	r3, [pc, #252]	@ (800a21c <HAL_RCC_ClockConfig+0x1bc>)
 800a120:	681b      	ldr	r3, [r3, #0]
 800a122:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a126:	2b00      	cmp	r3, #0
 800a128:	d109      	bne.n	800a13e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800a12a:	2301      	movs	r3, #1
 800a12c:	e06f      	b.n	800a20e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800a12e:	4b3b      	ldr	r3, [pc, #236]	@ (800a21c <HAL_RCC_ClockConfig+0x1bc>)
 800a130:	681b      	ldr	r3, [r3, #0]
 800a132:	f003 0302 	and.w	r3, r3, #2
 800a136:	2b00      	cmp	r3, #0
 800a138:	d101      	bne.n	800a13e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800a13a:	2301      	movs	r3, #1
 800a13c:	e067      	b.n	800a20e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800a13e:	4b37      	ldr	r3, [pc, #220]	@ (800a21c <HAL_RCC_ClockConfig+0x1bc>)
 800a140:	689b      	ldr	r3, [r3, #8]
 800a142:	f023 0203 	bic.w	r2, r3, #3
 800a146:	687b      	ldr	r3, [r7, #4]
 800a148:	685b      	ldr	r3, [r3, #4]
 800a14a:	4934      	ldr	r1, [pc, #208]	@ (800a21c <HAL_RCC_ClockConfig+0x1bc>)
 800a14c:	4313      	orrs	r3, r2
 800a14e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800a150:	f7fb fb28 	bl	80057a4 <HAL_GetTick>
 800a154:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800a156:	e00a      	b.n	800a16e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800a158:	f7fb fb24 	bl	80057a4 <HAL_GetTick>
 800a15c:	4602      	mov	r2, r0
 800a15e:	68fb      	ldr	r3, [r7, #12]
 800a160:	1ad3      	subs	r3, r2, r3
 800a162:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a166:	4293      	cmp	r3, r2
 800a168:	d901      	bls.n	800a16e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800a16a:	2303      	movs	r3, #3
 800a16c:	e04f      	b.n	800a20e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800a16e:	4b2b      	ldr	r3, [pc, #172]	@ (800a21c <HAL_RCC_ClockConfig+0x1bc>)
 800a170:	689b      	ldr	r3, [r3, #8]
 800a172:	f003 020c 	and.w	r2, r3, #12
 800a176:	687b      	ldr	r3, [r7, #4]
 800a178:	685b      	ldr	r3, [r3, #4]
 800a17a:	009b      	lsls	r3, r3, #2
 800a17c:	429a      	cmp	r2, r3
 800a17e:	d1eb      	bne.n	800a158 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800a180:	4b25      	ldr	r3, [pc, #148]	@ (800a218 <HAL_RCC_ClockConfig+0x1b8>)
 800a182:	681b      	ldr	r3, [r3, #0]
 800a184:	f003 0307 	and.w	r3, r3, #7
 800a188:	683a      	ldr	r2, [r7, #0]
 800a18a:	429a      	cmp	r2, r3
 800a18c:	d20c      	bcs.n	800a1a8 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800a18e:	4b22      	ldr	r3, [pc, #136]	@ (800a218 <HAL_RCC_ClockConfig+0x1b8>)
 800a190:	683a      	ldr	r2, [r7, #0]
 800a192:	b2d2      	uxtb	r2, r2
 800a194:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800a196:	4b20      	ldr	r3, [pc, #128]	@ (800a218 <HAL_RCC_ClockConfig+0x1b8>)
 800a198:	681b      	ldr	r3, [r3, #0]
 800a19a:	f003 0307 	and.w	r3, r3, #7
 800a19e:	683a      	ldr	r2, [r7, #0]
 800a1a0:	429a      	cmp	r2, r3
 800a1a2:	d001      	beq.n	800a1a8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800a1a4:	2301      	movs	r3, #1
 800a1a6:	e032      	b.n	800a20e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800a1a8:	687b      	ldr	r3, [r7, #4]
 800a1aa:	681b      	ldr	r3, [r3, #0]
 800a1ac:	f003 0304 	and.w	r3, r3, #4
 800a1b0:	2b00      	cmp	r3, #0
 800a1b2:	d008      	beq.n	800a1c6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800a1b4:	4b19      	ldr	r3, [pc, #100]	@ (800a21c <HAL_RCC_ClockConfig+0x1bc>)
 800a1b6:	689b      	ldr	r3, [r3, #8]
 800a1b8:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800a1bc:	687b      	ldr	r3, [r7, #4]
 800a1be:	68db      	ldr	r3, [r3, #12]
 800a1c0:	4916      	ldr	r1, [pc, #88]	@ (800a21c <HAL_RCC_ClockConfig+0x1bc>)
 800a1c2:	4313      	orrs	r3, r2
 800a1c4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800a1c6:	687b      	ldr	r3, [r7, #4]
 800a1c8:	681b      	ldr	r3, [r3, #0]
 800a1ca:	f003 0308 	and.w	r3, r3, #8
 800a1ce:	2b00      	cmp	r3, #0
 800a1d0:	d009      	beq.n	800a1e6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800a1d2:	4b12      	ldr	r3, [pc, #72]	@ (800a21c <HAL_RCC_ClockConfig+0x1bc>)
 800a1d4:	689b      	ldr	r3, [r3, #8]
 800a1d6:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800a1da:	687b      	ldr	r3, [r7, #4]
 800a1dc:	691b      	ldr	r3, [r3, #16]
 800a1de:	00db      	lsls	r3, r3, #3
 800a1e0:	490e      	ldr	r1, [pc, #56]	@ (800a21c <HAL_RCC_ClockConfig+0x1bc>)
 800a1e2:	4313      	orrs	r3, r2
 800a1e4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800a1e6:	f000 f821 	bl	800a22c <HAL_RCC_GetSysClockFreq>
 800a1ea:	4602      	mov	r2, r0
 800a1ec:	4b0b      	ldr	r3, [pc, #44]	@ (800a21c <HAL_RCC_ClockConfig+0x1bc>)
 800a1ee:	689b      	ldr	r3, [r3, #8]
 800a1f0:	091b      	lsrs	r3, r3, #4
 800a1f2:	f003 030f 	and.w	r3, r3, #15
 800a1f6:	490a      	ldr	r1, [pc, #40]	@ (800a220 <HAL_RCC_ClockConfig+0x1c0>)
 800a1f8:	5ccb      	ldrb	r3, [r1, r3]
 800a1fa:	fa22 f303 	lsr.w	r3, r2, r3
 800a1fe:	4a09      	ldr	r2, [pc, #36]	@ (800a224 <HAL_RCC_ClockConfig+0x1c4>)
 800a200:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800a202:	4b09      	ldr	r3, [pc, #36]	@ (800a228 <HAL_RCC_ClockConfig+0x1c8>)
 800a204:	681b      	ldr	r3, [r3, #0]
 800a206:	4618      	mov	r0, r3
 800a208:	f7fb fa88 	bl	800571c <HAL_InitTick>

  return HAL_OK;
 800a20c:	2300      	movs	r3, #0
}
 800a20e:	4618      	mov	r0, r3
 800a210:	3710      	adds	r7, #16
 800a212:	46bd      	mov	sp, r7
 800a214:	bd80      	pop	{r7, pc}
 800a216:	bf00      	nop
 800a218:	40023c00 	.word	0x40023c00
 800a21c:	40023800 	.word	0x40023800
 800a220:	080184ac 	.word	0x080184ac
 800a224:	20000028 	.word	0x20000028
 800a228:	20000134 	.word	0x20000134

0800a22c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800a22c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800a230:	b090      	sub	sp, #64	@ 0x40
 800a232:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 800a234:	2300      	movs	r3, #0
 800a236:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 800a238:	2300      	movs	r3, #0
 800a23a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 800a23c:	2300      	movs	r3, #0
 800a23e:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 800a240:	2300      	movs	r3, #0
 800a242:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800a244:	4b59      	ldr	r3, [pc, #356]	@ (800a3ac <HAL_RCC_GetSysClockFreq+0x180>)
 800a246:	689b      	ldr	r3, [r3, #8]
 800a248:	f003 030c 	and.w	r3, r3, #12
 800a24c:	2b08      	cmp	r3, #8
 800a24e:	d00d      	beq.n	800a26c <HAL_RCC_GetSysClockFreq+0x40>
 800a250:	2b08      	cmp	r3, #8
 800a252:	f200 80a1 	bhi.w	800a398 <HAL_RCC_GetSysClockFreq+0x16c>
 800a256:	2b00      	cmp	r3, #0
 800a258:	d002      	beq.n	800a260 <HAL_RCC_GetSysClockFreq+0x34>
 800a25a:	2b04      	cmp	r3, #4
 800a25c:	d003      	beq.n	800a266 <HAL_RCC_GetSysClockFreq+0x3a>
 800a25e:	e09b      	b.n	800a398 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800a260:	4b53      	ldr	r3, [pc, #332]	@ (800a3b0 <HAL_RCC_GetSysClockFreq+0x184>)
 800a262:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800a264:	e09b      	b.n	800a39e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800a266:	4b53      	ldr	r3, [pc, #332]	@ (800a3b4 <HAL_RCC_GetSysClockFreq+0x188>)
 800a268:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800a26a:	e098      	b.n	800a39e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800a26c:	4b4f      	ldr	r3, [pc, #316]	@ (800a3ac <HAL_RCC_GetSysClockFreq+0x180>)
 800a26e:	685b      	ldr	r3, [r3, #4]
 800a270:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800a274:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800a276:	4b4d      	ldr	r3, [pc, #308]	@ (800a3ac <HAL_RCC_GetSysClockFreq+0x180>)
 800a278:	685b      	ldr	r3, [r3, #4]
 800a27a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800a27e:	2b00      	cmp	r3, #0
 800a280:	d028      	beq.n	800a2d4 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800a282:	4b4a      	ldr	r3, [pc, #296]	@ (800a3ac <HAL_RCC_GetSysClockFreq+0x180>)
 800a284:	685b      	ldr	r3, [r3, #4]
 800a286:	099b      	lsrs	r3, r3, #6
 800a288:	2200      	movs	r2, #0
 800a28a:	623b      	str	r3, [r7, #32]
 800a28c:	627a      	str	r2, [r7, #36]	@ 0x24
 800a28e:	6a3b      	ldr	r3, [r7, #32]
 800a290:	f3c3 0008 	ubfx	r0, r3, #0, #9
 800a294:	2100      	movs	r1, #0
 800a296:	4b47      	ldr	r3, [pc, #284]	@ (800a3b4 <HAL_RCC_GetSysClockFreq+0x188>)
 800a298:	fb03 f201 	mul.w	r2, r3, r1
 800a29c:	2300      	movs	r3, #0
 800a29e:	fb00 f303 	mul.w	r3, r0, r3
 800a2a2:	4413      	add	r3, r2
 800a2a4:	4a43      	ldr	r2, [pc, #268]	@ (800a3b4 <HAL_RCC_GetSysClockFreq+0x188>)
 800a2a6:	fba0 1202 	umull	r1, r2, r0, r2
 800a2aa:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800a2ac:	460a      	mov	r2, r1
 800a2ae:	62ba      	str	r2, [r7, #40]	@ 0x28
 800a2b0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a2b2:	4413      	add	r3, r2
 800a2b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800a2b6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a2b8:	2200      	movs	r2, #0
 800a2ba:	61bb      	str	r3, [r7, #24]
 800a2bc:	61fa      	str	r2, [r7, #28]
 800a2be:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800a2c2:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800a2c6:	f7f6 fd37 	bl	8000d38 <__aeabi_uldivmod>
 800a2ca:	4602      	mov	r2, r0
 800a2cc:	460b      	mov	r3, r1
 800a2ce:	4613      	mov	r3, r2
 800a2d0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a2d2:	e053      	b.n	800a37c <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800a2d4:	4b35      	ldr	r3, [pc, #212]	@ (800a3ac <HAL_RCC_GetSysClockFreq+0x180>)
 800a2d6:	685b      	ldr	r3, [r3, #4]
 800a2d8:	099b      	lsrs	r3, r3, #6
 800a2da:	2200      	movs	r2, #0
 800a2dc:	613b      	str	r3, [r7, #16]
 800a2de:	617a      	str	r2, [r7, #20]
 800a2e0:	693b      	ldr	r3, [r7, #16]
 800a2e2:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 800a2e6:	f04f 0b00 	mov.w	fp, #0
 800a2ea:	4652      	mov	r2, sl
 800a2ec:	465b      	mov	r3, fp
 800a2ee:	f04f 0000 	mov.w	r0, #0
 800a2f2:	f04f 0100 	mov.w	r1, #0
 800a2f6:	0159      	lsls	r1, r3, #5
 800a2f8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800a2fc:	0150      	lsls	r0, r2, #5
 800a2fe:	4602      	mov	r2, r0
 800a300:	460b      	mov	r3, r1
 800a302:	ebb2 080a 	subs.w	r8, r2, sl
 800a306:	eb63 090b 	sbc.w	r9, r3, fp
 800a30a:	f04f 0200 	mov.w	r2, #0
 800a30e:	f04f 0300 	mov.w	r3, #0
 800a312:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800a316:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 800a31a:	ea4f 1288 	mov.w	r2, r8, lsl #6
 800a31e:	ebb2 0408 	subs.w	r4, r2, r8
 800a322:	eb63 0509 	sbc.w	r5, r3, r9
 800a326:	f04f 0200 	mov.w	r2, #0
 800a32a:	f04f 0300 	mov.w	r3, #0
 800a32e:	00eb      	lsls	r3, r5, #3
 800a330:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800a334:	00e2      	lsls	r2, r4, #3
 800a336:	4614      	mov	r4, r2
 800a338:	461d      	mov	r5, r3
 800a33a:	eb14 030a 	adds.w	r3, r4, sl
 800a33e:	603b      	str	r3, [r7, #0]
 800a340:	eb45 030b 	adc.w	r3, r5, fp
 800a344:	607b      	str	r3, [r7, #4]
 800a346:	f04f 0200 	mov.w	r2, #0
 800a34a:	f04f 0300 	mov.w	r3, #0
 800a34e:	e9d7 4500 	ldrd	r4, r5, [r7]
 800a352:	4629      	mov	r1, r5
 800a354:	028b      	lsls	r3, r1, #10
 800a356:	4621      	mov	r1, r4
 800a358:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800a35c:	4621      	mov	r1, r4
 800a35e:	028a      	lsls	r2, r1, #10
 800a360:	4610      	mov	r0, r2
 800a362:	4619      	mov	r1, r3
 800a364:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a366:	2200      	movs	r2, #0
 800a368:	60bb      	str	r3, [r7, #8]
 800a36a:	60fa      	str	r2, [r7, #12]
 800a36c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800a370:	f7f6 fce2 	bl	8000d38 <__aeabi_uldivmod>
 800a374:	4602      	mov	r2, r0
 800a376:	460b      	mov	r3, r1
 800a378:	4613      	mov	r3, r2
 800a37a:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 800a37c:	4b0b      	ldr	r3, [pc, #44]	@ (800a3ac <HAL_RCC_GetSysClockFreq+0x180>)
 800a37e:	685b      	ldr	r3, [r3, #4]
 800a380:	0c1b      	lsrs	r3, r3, #16
 800a382:	f003 0303 	and.w	r3, r3, #3
 800a386:	3301      	adds	r3, #1
 800a388:	005b      	lsls	r3, r3, #1
 800a38a:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 800a38c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800a38e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a390:	fbb2 f3f3 	udiv	r3, r2, r3
 800a394:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800a396:	e002      	b.n	800a39e <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800a398:	4b05      	ldr	r3, [pc, #20]	@ (800a3b0 <HAL_RCC_GetSysClockFreq+0x184>)
 800a39a:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800a39c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800a39e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 800a3a0:	4618      	mov	r0, r3
 800a3a2:	3740      	adds	r7, #64	@ 0x40
 800a3a4:	46bd      	mov	sp, r7
 800a3a6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800a3aa:	bf00      	nop
 800a3ac:	40023800 	.word	0x40023800
 800a3b0:	00f42400 	.word	0x00f42400
 800a3b4:	017d7840 	.word	0x017d7840

0800a3b8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800a3b8:	b480      	push	{r7}
 800a3ba:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800a3bc:	4b03      	ldr	r3, [pc, #12]	@ (800a3cc <HAL_RCC_GetHCLKFreq+0x14>)
 800a3be:	681b      	ldr	r3, [r3, #0]
}
 800a3c0:	4618      	mov	r0, r3
 800a3c2:	46bd      	mov	sp, r7
 800a3c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3c8:	4770      	bx	lr
 800a3ca:	bf00      	nop
 800a3cc:	20000028 	.word	0x20000028

0800a3d0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800a3d0:	b580      	push	{r7, lr}
 800a3d2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800a3d4:	f7ff fff0 	bl	800a3b8 <HAL_RCC_GetHCLKFreq>
 800a3d8:	4602      	mov	r2, r0
 800a3da:	4b05      	ldr	r3, [pc, #20]	@ (800a3f0 <HAL_RCC_GetPCLK1Freq+0x20>)
 800a3dc:	689b      	ldr	r3, [r3, #8]
 800a3de:	0a9b      	lsrs	r3, r3, #10
 800a3e0:	f003 0307 	and.w	r3, r3, #7
 800a3e4:	4903      	ldr	r1, [pc, #12]	@ (800a3f4 <HAL_RCC_GetPCLK1Freq+0x24>)
 800a3e6:	5ccb      	ldrb	r3, [r1, r3]
 800a3e8:	fa22 f303 	lsr.w	r3, r2, r3
}
 800a3ec:	4618      	mov	r0, r3
 800a3ee:	bd80      	pop	{r7, pc}
 800a3f0:	40023800 	.word	0x40023800
 800a3f4:	080184bc 	.word	0x080184bc

0800a3f8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800a3f8:	b580      	push	{r7, lr}
 800a3fa:	b082      	sub	sp, #8
 800a3fc:	af00      	add	r7, sp, #0
 800a3fe:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800a400:	687b      	ldr	r3, [r7, #4]
 800a402:	2b00      	cmp	r3, #0
 800a404:	d101      	bne.n	800a40a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800a406:	2301      	movs	r3, #1
 800a408:	e07b      	b.n	800a502 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800a40a:	687b      	ldr	r3, [r7, #4]
 800a40c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a40e:	2b00      	cmp	r3, #0
 800a410:	d108      	bne.n	800a424 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800a412:	687b      	ldr	r3, [r7, #4]
 800a414:	685b      	ldr	r3, [r3, #4]
 800a416:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800a41a:	d009      	beq.n	800a430 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800a41c:	687b      	ldr	r3, [r7, #4]
 800a41e:	2200      	movs	r2, #0
 800a420:	61da      	str	r2, [r3, #28]
 800a422:	e005      	b.n	800a430 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800a424:	687b      	ldr	r3, [r7, #4]
 800a426:	2200      	movs	r2, #0
 800a428:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800a42a:	687b      	ldr	r3, [r7, #4]
 800a42c:	2200      	movs	r2, #0
 800a42e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800a430:	687b      	ldr	r3, [r7, #4]
 800a432:	2200      	movs	r2, #0
 800a434:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800a436:	687b      	ldr	r3, [r7, #4]
 800a438:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800a43c:	b2db      	uxtb	r3, r3
 800a43e:	2b00      	cmp	r3, #0
 800a440:	d106      	bne.n	800a450 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800a442:	687b      	ldr	r3, [r7, #4]
 800a444:	2200      	movs	r2, #0
 800a446:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800a44a:	6878      	ldr	r0, [r7, #4]
 800a44c:	f7f7 faf8 	bl	8001a40 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800a450:	687b      	ldr	r3, [r7, #4]
 800a452:	2202      	movs	r2, #2
 800a454:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800a458:	687b      	ldr	r3, [r7, #4]
 800a45a:	681b      	ldr	r3, [r3, #0]
 800a45c:	681a      	ldr	r2, [r3, #0]
 800a45e:	687b      	ldr	r3, [r7, #4]
 800a460:	681b      	ldr	r3, [r3, #0]
 800a462:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800a466:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800a468:	687b      	ldr	r3, [r7, #4]
 800a46a:	685b      	ldr	r3, [r3, #4]
 800a46c:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800a470:	687b      	ldr	r3, [r7, #4]
 800a472:	689b      	ldr	r3, [r3, #8]
 800a474:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800a478:	431a      	orrs	r2, r3
 800a47a:	687b      	ldr	r3, [r7, #4]
 800a47c:	68db      	ldr	r3, [r3, #12]
 800a47e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800a482:	431a      	orrs	r2, r3
 800a484:	687b      	ldr	r3, [r7, #4]
 800a486:	691b      	ldr	r3, [r3, #16]
 800a488:	f003 0302 	and.w	r3, r3, #2
 800a48c:	431a      	orrs	r2, r3
 800a48e:	687b      	ldr	r3, [r7, #4]
 800a490:	695b      	ldr	r3, [r3, #20]
 800a492:	f003 0301 	and.w	r3, r3, #1
 800a496:	431a      	orrs	r2, r3
 800a498:	687b      	ldr	r3, [r7, #4]
 800a49a:	699b      	ldr	r3, [r3, #24]
 800a49c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a4a0:	431a      	orrs	r2, r3
 800a4a2:	687b      	ldr	r3, [r7, #4]
 800a4a4:	69db      	ldr	r3, [r3, #28]
 800a4a6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800a4aa:	431a      	orrs	r2, r3
 800a4ac:	687b      	ldr	r3, [r7, #4]
 800a4ae:	6a1b      	ldr	r3, [r3, #32]
 800a4b0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a4b4:	ea42 0103 	orr.w	r1, r2, r3
 800a4b8:	687b      	ldr	r3, [r7, #4]
 800a4ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a4bc:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800a4c0:	687b      	ldr	r3, [r7, #4]
 800a4c2:	681b      	ldr	r3, [r3, #0]
 800a4c4:	430a      	orrs	r2, r1
 800a4c6:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800a4c8:	687b      	ldr	r3, [r7, #4]
 800a4ca:	699b      	ldr	r3, [r3, #24]
 800a4cc:	0c1b      	lsrs	r3, r3, #16
 800a4ce:	f003 0104 	and.w	r1, r3, #4
 800a4d2:	687b      	ldr	r3, [r7, #4]
 800a4d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a4d6:	f003 0210 	and.w	r2, r3, #16
 800a4da:	687b      	ldr	r3, [r7, #4]
 800a4dc:	681b      	ldr	r3, [r3, #0]
 800a4de:	430a      	orrs	r2, r1
 800a4e0:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800a4e2:	687b      	ldr	r3, [r7, #4]
 800a4e4:	681b      	ldr	r3, [r3, #0]
 800a4e6:	69da      	ldr	r2, [r3, #28]
 800a4e8:	687b      	ldr	r3, [r7, #4]
 800a4ea:	681b      	ldr	r3, [r3, #0]
 800a4ec:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800a4f0:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800a4f2:	687b      	ldr	r3, [r7, #4]
 800a4f4:	2200      	movs	r2, #0
 800a4f6:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800a4f8:	687b      	ldr	r3, [r7, #4]
 800a4fa:	2201      	movs	r2, #1
 800a4fc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 800a500:	2300      	movs	r3, #0
}
 800a502:	4618      	mov	r0, r3
 800a504:	3708      	adds	r7, #8
 800a506:	46bd      	mov	sp, r7
 800a508:	bd80      	pop	{r7, pc}

0800a50a <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800a50a:	b580      	push	{r7, lr}
 800a50c:	b088      	sub	sp, #32
 800a50e:	af00      	add	r7, sp, #0
 800a510:	60f8      	str	r0, [r7, #12]
 800a512:	60b9      	str	r1, [r7, #8]
 800a514:	603b      	str	r3, [r7, #0]
 800a516:	4613      	mov	r3, r2
 800a518:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800a51a:	f7fb f943 	bl	80057a4 <HAL_GetTick>
 800a51e:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 800a520:	88fb      	ldrh	r3, [r7, #6]
 800a522:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 800a524:	68fb      	ldr	r3, [r7, #12]
 800a526:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800a52a:	b2db      	uxtb	r3, r3
 800a52c:	2b01      	cmp	r3, #1
 800a52e:	d001      	beq.n	800a534 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 800a530:	2302      	movs	r3, #2
 800a532:	e12a      	b.n	800a78a <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 800a534:	68bb      	ldr	r3, [r7, #8]
 800a536:	2b00      	cmp	r3, #0
 800a538:	d002      	beq.n	800a540 <HAL_SPI_Transmit+0x36>
 800a53a:	88fb      	ldrh	r3, [r7, #6]
 800a53c:	2b00      	cmp	r3, #0
 800a53e:	d101      	bne.n	800a544 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 800a540:	2301      	movs	r3, #1
 800a542:	e122      	b.n	800a78a <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800a544:	68fb      	ldr	r3, [r7, #12]
 800a546:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800a54a:	2b01      	cmp	r3, #1
 800a54c:	d101      	bne.n	800a552 <HAL_SPI_Transmit+0x48>
 800a54e:	2302      	movs	r3, #2
 800a550:	e11b      	b.n	800a78a <HAL_SPI_Transmit+0x280>
 800a552:	68fb      	ldr	r3, [r7, #12]
 800a554:	2201      	movs	r2, #1
 800a556:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800a55a:	68fb      	ldr	r3, [r7, #12]
 800a55c:	2203      	movs	r2, #3
 800a55e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800a562:	68fb      	ldr	r3, [r7, #12]
 800a564:	2200      	movs	r2, #0
 800a566:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800a568:	68fb      	ldr	r3, [r7, #12]
 800a56a:	68ba      	ldr	r2, [r7, #8]
 800a56c:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 800a56e:	68fb      	ldr	r3, [r7, #12]
 800a570:	88fa      	ldrh	r2, [r7, #6]
 800a572:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 800a574:	68fb      	ldr	r3, [r7, #12]
 800a576:	88fa      	ldrh	r2, [r7, #6]
 800a578:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800a57a:	68fb      	ldr	r3, [r7, #12]
 800a57c:	2200      	movs	r2, #0
 800a57e:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 800a580:	68fb      	ldr	r3, [r7, #12]
 800a582:	2200      	movs	r2, #0
 800a584:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 800a586:	68fb      	ldr	r3, [r7, #12]
 800a588:	2200      	movs	r2, #0
 800a58a:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 800a58c:	68fb      	ldr	r3, [r7, #12]
 800a58e:	2200      	movs	r2, #0
 800a590:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 800a592:	68fb      	ldr	r3, [r7, #12]
 800a594:	2200      	movs	r2, #0
 800a596:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800a598:	68fb      	ldr	r3, [r7, #12]
 800a59a:	689b      	ldr	r3, [r3, #8]
 800a59c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a5a0:	d10f      	bne.n	800a5c2 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800a5a2:	68fb      	ldr	r3, [r7, #12]
 800a5a4:	681b      	ldr	r3, [r3, #0]
 800a5a6:	681a      	ldr	r2, [r3, #0]
 800a5a8:	68fb      	ldr	r3, [r7, #12]
 800a5aa:	681b      	ldr	r3, [r3, #0]
 800a5ac:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800a5b0:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800a5b2:	68fb      	ldr	r3, [r7, #12]
 800a5b4:	681b      	ldr	r3, [r3, #0]
 800a5b6:	681a      	ldr	r2, [r3, #0]
 800a5b8:	68fb      	ldr	r3, [r7, #12]
 800a5ba:	681b      	ldr	r3, [r3, #0]
 800a5bc:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800a5c0:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800a5c2:	68fb      	ldr	r3, [r7, #12]
 800a5c4:	681b      	ldr	r3, [r3, #0]
 800a5c6:	681b      	ldr	r3, [r3, #0]
 800a5c8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a5cc:	2b40      	cmp	r3, #64	@ 0x40
 800a5ce:	d007      	beq.n	800a5e0 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800a5d0:	68fb      	ldr	r3, [r7, #12]
 800a5d2:	681b      	ldr	r3, [r3, #0]
 800a5d4:	681a      	ldr	r2, [r3, #0]
 800a5d6:	68fb      	ldr	r3, [r7, #12]
 800a5d8:	681b      	ldr	r3, [r3, #0]
 800a5da:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800a5de:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800a5e0:	68fb      	ldr	r3, [r7, #12]
 800a5e2:	68db      	ldr	r3, [r3, #12]
 800a5e4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a5e8:	d152      	bne.n	800a690 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800a5ea:	68fb      	ldr	r3, [r7, #12]
 800a5ec:	685b      	ldr	r3, [r3, #4]
 800a5ee:	2b00      	cmp	r3, #0
 800a5f0:	d002      	beq.n	800a5f8 <HAL_SPI_Transmit+0xee>
 800a5f2:	8b7b      	ldrh	r3, [r7, #26]
 800a5f4:	2b01      	cmp	r3, #1
 800a5f6:	d145      	bne.n	800a684 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800a5f8:	68fb      	ldr	r3, [r7, #12]
 800a5fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a5fc:	881a      	ldrh	r2, [r3, #0]
 800a5fe:	68fb      	ldr	r3, [r7, #12]
 800a600:	681b      	ldr	r3, [r3, #0]
 800a602:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800a604:	68fb      	ldr	r3, [r7, #12]
 800a606:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a608:	1c9a      	adds	r2, r3, #2
 800a60a:	68fb      	ldr	r3, [r7, #12]
 800a60c:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800a60e:	68fb      	ldr	r3, [r7, #12]
 800a610:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800a612:	b29b      	uxth	r3, r3
 800a614:	3b01      	subs	r3, #1
 800a616:	b29a      	uxth	r2, r3
 800a618:	68fb      	ldr	r3, [r7, #12]
 800a61a:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800a61c:	e032      	b.n	800a684 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800a61e:	68fb      	ldr	r3, [r7, #12]
 800a620:	681b      	ldr	r3, [r3, #0]
 800a622:	689b      	ldr	r3, [r3, #8]
 800a624:	f003 0302 	and.w	r3, r3, #2
 800a628:	2b02      	cmp	r3, #2
 800a62a:	d112      	bne.n	800a652 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800a62c:	68fb      	ldr	r3, [r7, #12]
 800a62e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a630:	881a      	ldrh	r2, [r3, #0]
 800a632:	68fb      	ldr	r3, [r7, #12]
 800a634:	681b      	ldr	r3, [r3, #0]
 800a636:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800a638:	68fb      	ldr	r3, [r7, #12]
 800a63a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a63c:	1c9a      	adds	r2, r3, #2
 800a63e:	68fb      	ldr	r3, [r7, #12]
 800a640:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800a642:	68fb      	ldr	r3, [r7, #12]
 800a644:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800a646:	b29b      	uxth	r3, r3
 800a648:	3b01      	subs	r3, #1
 800a64a:	b29a      	uxth	r2, r3
 800a64c:	68fb      	ldr	r3, [r7, #12]
 800a64e:	86da      	strh	r2, [r3, #54]	@ 0x36
 800a650:	e018      	b.n	800a684 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800a652:	f7fb f8a7 	bl	80057a4 <HAL_GetTick>
 800a656:	4602      	mov	r2, r0
 800a658:	69fb      	ldr	r3, [r7, #28]
 800a65a:	1ad3      	subs	r3, r2, r3
 800a65c:	683a      	ldr	r2, [r7, #0]
 800a65e:	429a      	cmp	r2, r3
 800a660:	d803      	bhi.n	800a66a <HAL_SPI_Transmit+0x160>
 800a662:	683b      	ldr	r3, [r7, #0]
 800a664:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a668:	d102      	bne.n	800a670 <HAL_SPI_Transmit+0x166>
 800a66a:	683b      	ldr	r3, [r7, #0]
 800a66c:	2b00      	cmp	r3, #0
 800a66e:	d109      	bne.n	800a684 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800a670:	68fb      	ldr	r3, [r7, #12]
 800a672:	2201      	movs	r2, #1
 800a674:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800a678:	68fb      	ldr	r3, [r7, #12]
 800a67a:	2200      	movs	r2, #0
 800a67c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800a680:	2303      	movs	r3, #3
 800a682:	e082      	b.n	800a78a <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 800a684:	68fb      	ldr	r3, [r7, #12]
 800a686:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800a688:	b29b      	uxth	r3, r3
 800a68a:	2b00      	cmp	r3, #0
 800a68c:	d1c7      	bne.n	800a61e <HAL_SPI_Transmit+0x114>
 800a68e:	e053      	b.n	800a738 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800a690:	68fb      	ldr	r3, [r7, #12]
 800a692:	685b      	ldr	r3, [r3, #4]
 800a694:	2b00      	cmp	r3, #0
 800a696:	d002      	beq.n	800a69e <HAL_SPI_Transmit+0x194>
 800a698:	8b7b      	ldrh	r3, [r7, #26]
 800a69a:	2b01      	cmp	r3, #1
 800a69c:	d147      	bne.n	800a72e <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800a69e:	68fb      	ldr	r3, [r7, #12]
 800a6a0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800a6a2:	68fb      	ldr	r3, [r7, #12]
 800a6a4:	681b      	ldr	r3, [r3, #0]
 800a6a6:	330c      	adds	r3, #12
 800a6a8:	7812      	ldrb	r2, [r2, #0]
 800a6aa:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800a6ac:	68fb      	ldr	r3, [r7, #12]
 800a6ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a6b0:	1c5a      	adds	r2, r3, #1
 800a6b2:	68fb      	ldr	r3, [r7, #12]
 800a6b4:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800a6b6:	68fb      	ldr	r3, [r7, #12]
 800a6b8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800a6ba:	b29b      	uxth	r3, r3
 800a6bc:	3b01      	subs	r3, #1
 800a6be:	b29a      	uxth	r2, r3
 800a6c0:	68fb      	ldr	r3, [r7, #12]
 800a6c2:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 800a6c4:	e033      	b.n	800a72e <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800a6c6:	68fb      	ldr	r3, [r7, #12]
 800a6c8:	681b      	ldr	r3, [r3, #0]
 800a6ca:	689b      	ldr	r3, [r3, #8]
 800a6cc:	f003 0302 	and.w	r3, r3, #2
 800a6d0:	2b02      	cmp	r3, #2
 800a6d2:	d113      	bne.n	800a6fc <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800a6d4:	68fb      	ldr	r3, [r7, #12]
 800a6d6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800a6d8:	68fb      	ldr	r3, [r7, #12]
 800a6da:	681b      	ldr	r3, [r3, #0]
 800a6dc:	330c      	adds	r3, #12
 800a6de:	7812      	ldrb	r2, [r2, #0]
 800a6e0:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800a6e2:	68fb      	ldr	r3, [r7, #12]
 800a6e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a6e6:	1c5a      	adds	r2, r3, #1
 800a6e8:	68fb      	ldr	r3, [r7, #12]
 800a6ea:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800a6ec:	68fb      	ldr	r3, [r7, #12]
 800a6ee:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800a6f0:	b29b      	uxth	r3, r3
 800a6f2:	3b01      	subs	r3, #1
 800a6f4:	b29a      	uxth	r2, r3
 800a6f6:	68fb      	ldr	r3, [r7, #12]
 800a6f8:	86da      	strh	r2, [r3, #54]	@ 0x36
 800a6fa:	e018      	b.n	800a72e <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800a6fc:	f7fb f852 	bl	80057a4 <HAL_GetTick>
 800a700:	4602      	mov	r2, r0
 800a702:	69fb      	ldr	r3, [r7, #28]
 800a704:	1ad3      	subs	r3, r2, r3
 800a706:	683a      	ldr	r2, [r7, #0]
 800a708:	429a      	cmp	r2, r3
 800a70a:	d803      	bhi.n	800a714 <HAL_SPI_Transmit+0x20a>
 800a70c:	683b      	ldr	r3, [r7, #0]
 800a70e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a712:	d102      	bne.n	800a71a <HAL_SPI_Transmit+0x210>
 800a714:	683b      	ldr	r3, [r7, #0]
 800a716:	2b00      	cmp	r3, #0
 800a718:	d109      	bne.n	800a72e <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800a71a:	68fb      	ldr	r3, [r7, #12]
 800a71c:	2201      	movs	r2, #1
 800a71e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800a722:	68fb      	ldr	r3, [r7, #12]
 800a724:	2200      	movs	r2, #0
 800a726:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800a72a:	2303      	movs	r3, #3
 800a72c:	e02d      	b.n	800a78a <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 800a72e:	68fb      	ldr	r3, [r7, #12]
 800a730:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800a732:	b29b      	uxth	r3, r3
 800a734:	2b00      	cmp	r3, #0
 800a736:	d1c6      	bne.n	800a6c6 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800a738:	69fa      	ldr	r2, [r7, #28]
 800a73a:	6839      	ldr	r1, [r7, #0]
 800a73c:	68f8      	ldr	r0, [r7, #12]
 800a73e:	f000 fb85 	bl	800ae4c <SPI_EndRxTxTransaction>
 800a742:	4603      	mov	r3, r0
 800a744:	2b00      	cmp	r3, #0
 800a746:	d002      	beq.n	800a74e <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800a748:	68fb      	ldr	r3, [r7, #12]
 800a74a:	2220      	movs	r2, #32
 800a74c:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800a74e:	68fb      	ldr	r3, [r7, #12]
 800a750:	689b      	ldr	r3, [r3, #8]
 800a752:	2b00      	cmp	r3, #0
 800a754:	d10a      	bne.n	800a76c <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800a756:	2300      	movs	r3, #0
 800a758:	617b      	str	r3, [r7, #20]
 800a75a:	68fb      	ldr	r3, [r7, #12]
 800a75c:	681b      	ldr	r3, [r3, #0]
 800a75e:	68db      	ldr	r3, [r3, #12]
 800a760:	617b      	str	r3, [r7, #20]
 800a762:	68fb      	ldr	r3, [r7, #12]
 800a764:	681b      	ldr	r3, [r3, #0]
 800a766:	689b      	ldr	r3, [r3, #8]
 800a768:	617b      	str	r3, [r7, #20]
 800a76a:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 800a76c:	68fb      	ldr	r3, [r7, #12]
 800a76e:	2201      	movs	r2, #1
 800a770:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800a774:	68fb      	ldr	r3, [r7, #12]
 800a776:	2200      	movs	r2, #0
 800a778:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800a77c:	68fb      	ldr	r3, [r7, #12]
 800a77e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a780:	2b00      	cmp	r3, #0
 800a782:	d001      	beq.n	800a788 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 800a784:	2301      	movs	r3, #1
 800a786:	e000      	b.n	800a78a <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 800a788:	2300      	movs	r3, #0
  }
}
 800a78a:	4618      	mov	r0, r3
 800a78c:	3720      	adds	r7, #32
 800a78e:	46bd      	mov	sp, r7
 800a790:	bd80      	pop	{r7, pc}

0800a792 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 800a792:	b580      	push	{r7, lr}
 800a794:	b08a      	sub	sp, #40	@ 0x28
 800a796:	af00      	add	r7, sp, #0
 800a798:	60f8      	str	r0, [r7, #12]
 800a79a:	60b9      	str	r1, [r7, #8]
 800a79c:	607a      	str	r2, [r7, #4]
 800a79e:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800a7a0:	2301      	movs	r3, #1
 800a7a2:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800a7a4:	f7fa fffe 	bl	80057a4 <HAL_GetTick>
 800a7a8:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800a7aa:	68fb      	ldr	r3, [r7, #12]
 800a7ac:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800a7b0:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 800a7b2:	68fb      	ldr	r3, [r7, #12]
 800a7b4:	685b      	ldr	r3, [r3, #4]
 800a7b6:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 800a7b8:	887b      	ldrh	r3, [r7, #2]
 800a7ba:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800a7bc:	7ffb      	ldrb	r3, [r7, #31]
 800a7be:	2b01      	cmp	r3, #1
 800a7c0:	d00c      	beq.n	800a7dc <HAL_SPI_TransmitReceive+0x4a>
 800a7c2:	69bb      	ldr	r3, [r7, #24]
 800a7c4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800a7c8:	d106      	bne.n	800a7d8 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 800a7ca:	68fb      	ldr	r3, [r7, #12]
 800a7cc:	689b      	ldr	r3, [r3, #8]
 800a7ce:	2b00      	cmp	r3, #0
 800a7d0:	d102      	bne.n	800a7d8 <HAL_SPI_TransmitReceive+0x46>
 800a7d2:	7ffb      	ldrb	r3, [r7, #31]
 800a7d4:	2b04      	cmp	r3, #4
 800a7d6:	d001      	beq.n	800a7dc <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 800a7d8:	2302      	movs	r3, #2
 800a7da:	e17f      	b.n	800aadc <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800a7dc:	68bb      	ldr	r3, [r7, #8]
 800a7de:	2b00      	cmp	r3, #0
 800a7e0:	d005      	beq.n	800a7ee <HAL_SPI_TransmitReceive+0x5c>
 800a7e2:	687b      	ldr	r3, [r7, #4]
 800a7e4:	2b00      	cmp	r3, #0
 800a7e6:	d002      	beq.n	800a7ee <HAL_SPI_TransmitReceive+0x5c>
 800a7e8:	887b      	ldrh	r3, [r7, #2]
 800a7ea:	2b00      	cmp	r3, #0
 800a7ec:	d101      	bne.n	800a7f2 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 800a7ee:	2301      	movs	r3, #1
 800a7f0:	e174      	b.n	800aadc <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800a7f2:	68fb      	ldr	r3, [r7, #12]
 800a7f4:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800a7f8:	2b01      	cmp	r3, #1
 800a7fa:	d101      	bne.n	800a800 <HAL_SPI_TransmitReceive+0x6e>
 800a7fc:	2302      	movs	r3, #2
 800a7fe:	e16d      	b.n	800aadc <HAL_SPI_TransmitReceive+0x34a>
 800a800:	68fb      	ldr	r3, [r7, #12]
 800a802:	2201      	movs	r2, #1
 800a804:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800a808:	68fb      	ldr	r3, [r7, #12]
 800a80a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800a80e:	b2db      	uxtb	r3, r3
 800a810:	2b04      	cmp	r3, #4
 800a812:	d003      	beq.n	800a81c <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800a814:	68fb      	ldr	r3, [r7, #12]
 800a816:	2205      	movs	r2, #5
 800a818:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800a81c:	68fb      	ldr	r3, [r7, #12]
 800a81e:	2200      	movs	r2, #0
 800a820:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800a822:	68fb      	ldr	r3, [r7, #12]
 800a824:	687a      	ldr	r2, [r7, #4]
 800a826:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 800a828:	68fb      	ldr	r3, [r7, #12]
 800a82a:	887a      	ldrh	r2, [r7, #2]
 800a82c:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 800a82e:	68fb      	ldr	r3, [r7, #12]
 800a830:	887a      	ldrh	r2, [r7, #2]
 800a832:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 800a834:	68fb      	ldr	r3, [r7, #12]
 800a836:	68ba      	ldr	r2, [r7, #8]
 800a838:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 800a83a:	68fb      	ldr	r3, [r7, #12]
 800a83c:	887a      	ldrh	r2, [r7, #2]
 800a83e:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 800a840:	68fb      	ldr	r3, [r7, #12]
 800a842:	887a      	ldrh	r2, [r7, #2]
 800a844:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800a846:	68fb      	ldr	r3, [r7, #12]
 800a848:	2200      	movs	r2, #0
 800a84a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 800a84c:	68fb      	ldr	r3, [r7, #12]
 800a84e:	2200      	movs	r2, #0
 800a850:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800a852:	68fb      	ldr	r3, [r7, #12]
 800a854:	681b      	ldr	r3, [r3, #0]
 800a856:	681b      	ldr	r3, [r3, #0]
 800a858:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a85c:	2b40      	cmp	r3, #64	@ 0x40
 800a85e:	d007      	beq.n	800a870 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800a860:	68fb      	ldr	r3, [r7, #12]
 800a862:	681b      	ldr	r3, [r3, #0]
 800a864:	681a      	ldr	r2, [r3, #0]
 800a866:	68fb      	ldr	r3, [r7, #12]
 800a868:	681b      	ldr	r3, [r3, #0]
 800a86a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800a86e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800a870:	68fb      	ldr	r3, [r7, #12]
 800a872:	68db      	ldr	r3, [r3, #12]
 800a874:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a878:	d17e      	bne.n	800a978 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800a87a:	68fb      	ldr	r3, [r7, #12]
 800a87c:	685b      	ldr	r3, [r3, #4]
 800a87e:	2b00      	cmp	r3, #0
 800a880:	d002      	beq.n	800a888 <HAL_SPI_TransmitReceive+0xf6>
 800a882:	8afb      	ldrh	r3, [r7, #22]
 800a884:	2b01      	cmp	r3, #1
 800a886:	d16c      	bne.n	800a962 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800a888:	68fb      	ldr	r3, [r7, #12]
 800a88a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a88c:	881a      	ldrh	r2, [r3, #0]
 800a88e:	68fb      	ldr	r3, [r7, #12]
 800a890:	681b      	ldr	r3, [r3, #0]
 800a892:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800a894:	68fb      	ldr	r3, [r7, #12]
 800a896:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a898:	1c9a      	adds	r2, r3, #2
 800a89a:	68fb      	ldr	r3, [r7, #12]
 800a89c:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800a89e:	68fb      	ldr	r3, [r7, #12]
 800a8a0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800a8a2:	b29b      	uxth	r3, r3
 800a8a4:	3b01      	subs	r3, #1
 800a8a6:	b29a      	uxth	r2, r3
 800a8a8:	68fb      	ldr	r3, [r7, #12]
 800a8aa:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800a8ac:	e059      	b.n	800a962 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800a8ae:	68fb      	ldr	r3, [r7, #12]
 800a8b0:	681b      	ldr	r3, [r3, #0]
 800a8b2:	689b      	ldr	r3, [r3, #8]
 800a8b4:	f003 0302 	and.w	r3, r3, #2
 800a8b8:	2b02      	cmp	r3, #2
 800a8ba:	d11b      	bne.n	800a8f4 <HAL_SPI_TransmitReceive+0x162>
 800a8bc:	68fb      	ldr	r3, [r7, #12]
 800a8be:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800a8c0:	b29b      	uxth	r3, r3
 800a8c2:	2b00      	cmp	r3, #0
 800a8c4:	d016      	beq.n	800a8f4 <HAL_SPI_TransmitReceive+0x162>
 800a8c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a8c8:	2b01      	cmp	r3, #1
 800a8ca:	d113      	bne.n	800a8f4 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800a8cc:	68fb      	ldr	r3, [r7, #12]
 800a8ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a8d0:	881a      	ldrh	r2, [r3, #0]
 800a8d2:	68fb      	ldr	r3, [r7, #12]
 800a8d4:	681b      	ldr	r3, [r3, #0]
 800a8d6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800a8d8:	68fb      	ldr	r3, [r7, #12]
 800a8da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a8dc:	1c9a      	adds	r2, r3, #2
 800a8de:	68fb      	ldr	r3, [r7, #12]
 800a8e0:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800a8e2:	68fb      	ldr	r3, [r7, #12]
 800a8e4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800a8e6:	b29b      	uxth	r3, r3
 800a8e8:	3b01      	subs	r3, #1
 800a8ea:	b29a      	uxth	r2, r3
 800a8ec:	68fb      	ldr	r3, [r7, #12]
 800a8ee:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800a8f0:	2300      	movs	r3, #0
 800a8f2:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800a8f4:	68fb      	ldr	r3, [r7, #12]
 800a8f6:	681b      	ldr	r3, [r3, #0]
 800a8f8:	689b      	ldr	r3, [r3, #8]
 800a8fa:	f003 0301 	and.w	r3, r3, #1
 800a8fe:	2b01      	cmp	r3, #1
 800a900:	d119      	bne.n	800a936 <HAL_SPI_TransmitReceive+0x1a4>
 800a902:	68fb      	ldr	r3, [r7, #12]
 800a904:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a906:	b29b      	uxth	r3, r3
 800a908:	2b00      	cmp	r3, #0
 800a90a:	d014      	beq.n	800a936 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800a90c:	68fb      	ldr	r3, [r7, #12]
 800a90e:	681b      	ldr	r3, [r3, #0]
 800a910:	68da      	ldr	r2, [r3, #12]
 800a912:	68fb      	ldr	r3, [r7, #12]
 800a914:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a916:	b292      	uxth	r2, r2
 800a918:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800a91a:	68fb      	ldr	r3, [r7, #12]
 800a91c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a91e:	1c9a      	adds	r2, r3, #2
 800a920:	68fb      	ldr	r3, [r7, #12]
 800a922:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800a924:	68fb      	ldr	r3, [r7, #12]
 800a926:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a928:	b29b      	uxth	r3, r3
 800a92a:	3b01      	subs	r3, #1
 800a92c:	b29a      	uxth	r2, r3
 800a92e:	68fb      	ldr	r3, [r7, #12]
 800a930:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800a932:	2301      	movs	r3, #1
 800a934:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800a936:	f7fa ff35 	bl	80057a4 <HAL_GetTick>
 800a93a:	4602      	mov	r2, r0
 800a93c:	6a3b      	ldr	r3, [r7, #32]
 800a93e:	1ad3      	subs	r3, r2, r3
 800a940:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a942:	429a      	cmp	r2, r3
 800a944:	d80d      	bhi.n	800a962 <HAL_SPI_TransmitReceive+0x1d0>
 800a946:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a948:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a94c:	d009      	beq.n	800a962 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800a94e:	68fb      	ldr	r3, [r7, #12]
 800a950:	2201      	movs	r2, #1
 800a952:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 800a956:	68fb      	ldr	r3, [r7, #12]
 800a958:	2200      	movs	r2, #0
 800a95a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 800a95e:	2303      	movs	r3, #3
 800a960:	e0bc      	b.n	800aadc <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800a962:	68fb      	ldr	r3, [r7, #12]
 800a964:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800a966:	b29b      	uxth	r3, r3
 800a968:	2b00      	cmp	r3, #0
 800a96a:	d1a0      	bne.n	800a8ae <HAL_SPI_TransmitReceive+0x11c>
 800a96c:	68fb      	ldr	r3, [r7, #12]
 800a96e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a970:	b29b      	uxth	r3, r3
 800a972:	2b00      	cmp	r3, #0
 800a974:	d19b      	bne.n	800a8ae <HAL_SPI_TransmitReceive+0x11c>
 800a976:	e082      	b.n	800aa7e <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800a978:	68fb      	ldr	r3, [r7, #12]
 800a97a:	685b      	ldr	r3, [r3, #4]
 800a97c:	2b00      	cmp	r3, #0
 800a97e:	d002      	beq.n	800a986 <HAL_SPI_TransmitReceive+0x1f4>
 800a980:	8afb      	ldrh	r3, [r7, #22]
 800a982:	2b01      	cmp	r3, #1
 800a984:	d171      	bne.n	800aa6a <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800a986:	68fb      	ldr	r3, [r7, #12]
 800a988:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800a98a:	68fb      	ldr	r3, [r7, #12]
 800a98c:	681b      	ldr	r3, [r3, #0]
 800a98e:	330c      	adds	r3, #12
 800a990:	7812      	ldrb	r2, [r2, #0]
 800a992:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800a994:	68fb      	ldr	r3, [r7, #12]
 800a996:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a998:	1c5a      	adds	r2, r3, #1
 800a99a:	68fb      	ldr	r3, [r7, #12]
 800a99c:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800a99e:	68fb      	ldr	r3, [r7, #12]
 800a9a0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800a9a2:	b29b      	uxth	r3, r3
 800a9a4:	3b01      	subs	r3, #1
 800a9a6:	b29a      	uxth	r2, r3
 800a9a8:	68fb      	ldr	r3, [r7, #12]
 800a9aa:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800a9ac:	e05d      	b.n	800aa6a <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800a9ae:	68fb      	ldr	r3, [r7, #12]
 800a9b0:	681b      	ldr	r3, [r3, #0]
 800a9b2:	689b      	ldr	r3, [r3, #8]
 800a9b4:	f003 0302 	and.w	r3, r3, #2
 800a9b8:	2b02      	cmp	r3, #2
 800a9ba:	d11c      	bne.n	800a9f6 <HAL_SPI_TransmitReceive+0x264>
 800a9bc:	68fb      	ldr	r3, [r7, #12]
 800a9be:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800a9c0:	b29b      	uxth	r3, r3
 800a9c2:	2b00      	cmp	r3, #0
 800a9c4:	d017      	beq.n	800a9f6 <HAL_SPI_TransmitReceive+0x264>
 800a9c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a9c8:	2b01      	cmp	r3, #1
 800a9ca:	d114      	bne.n	800a9f6 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800a9cc:	68fb      	ldr	r3, [r7, #12]
 800a9ce:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800a9d0:	68fb      	ldr	r3, [r7, #12]
 800a9d2:	681b      	ldr	r3, [r3, #0]
 800a9d4:	330c      	adds	r3, #12
 800a9d6:	7812      	ldrb	r2, [r2, #0]
 800a9d8:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800a9da:	68fb      	ldr	r3, [r7, #12]
 800a9dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a9de:	1c5a      	adds	r2, r3, #1
 800a9e0:	68fb      	ldr	r3, [r7, #12]
 800a9e2:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800a9e4:	68fb      	ldr	r3, [r7, #12]
 800a9e6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800a9e8:	b29b      	uxth	r3, r3
 800a9ea:	3b01      	subs	r3, #1
 800a9ec:	b29a      	uxth	r2, r3
 800a9ee:	68fb      	ldr	r3, [r7, #12]
 800a9f0:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800a9f2:	2300      	movs	r3, #0
 800a9f4:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800a9f6:	68fb      	ldr	r3, [r7, #12]
 800a9f8:	681b      	ldr	r3, [r3, #0]
 800a9fa:	689b      	ldr	r3, [r3, #8]
 800a9fc:	f003 0301 	and.w	r3, r3, #1
 800aa00:	2b01      	cmp	r3, #1
 800aa02:	d119      	bne.n	800aa38 <HAL_SPI_TransmitReceive+0x2a6>
 800aa04:	68fb      	ldr	r3, [r7, #12]
 800aa06:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800aa08:	b29b      	uxth	r3, r3
 800aa0a:	2b00      	cmp	r3, #0
 800aa0c:	d014      	beq.n	800aa38 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800aa0e:	68fb      	ldr	r3, [r7, #12]
 800aa10:	681b      	ldr	r3, [r3, #0]
 800aa12:	68da      	ldr	r2, [r3, #12]
 800aa14:	68fb      	ldr	r3, [r7, #12]
 800aa16:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800aa18:	b2d2      	uxtb	r2, r2
 800aa1a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800aa1c:	68fb      	ldr	r3, [r7, #12]
 800aa1e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800aa20:	1c5a      	adds	r2, r3, #1
 800aa22:	68fb      	ldr	r3, [r7, #12]
 800aa24:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800aa26:	68fb      	ldr	r3, [r7, #12]
 800aa28:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800aa2a:	b29b      	uxth	r3, r3
 800aa2c:	3b01      	subs	r3, #1
 800aa2e:	b29a      	uxth	r2, r3
 800aa30:	68fb      	ldr	r3, [r7, #12]
 800aa32:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800aa34:	2301      	movs	r3, #1
 800aa36:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800aa38:	f7fa feb4 	bl	80057a4 <HAL_GetTick>
 800aa3c:	4602      	mov	r2, r0
 800aa3e:	6a3b      	ldr	r3, [r7, #32]
 800aa40:	1ad3      	subs	r3, r2, r3
 800aa42:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800aa44:	429a      	cmp	r2, r3
 800aa46:	d803      	bhi.n	800aa50 <HAL_SPI_TransmitReceive+0x2be>
 800aa48:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aa4a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800aa4e:	d102      	bne.n	800aa56 <HAL_SPI_TransmitReceive+0x2c4>
 800aa50:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aa52:	2b00      	cmp	r3, #0
 800aa54:	d109      	bne.n	800aa6a <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800aa56:	68fb      	ldr	r3, [r7, #12]
 800aa58:	2201      	movs	r2, #1
 800aa5a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 800aa5e:	68fb      	ldr	r3, [r7, #12]
 800aa60:	2200      	movs	r2, #0
 800aa62:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 800aa66:	2303      	movs	r3, #3
 800aa68:	e038      	b.n	800aadc <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800aa6a:	68fb      	ldr	r3, [r7, #12]
 800aa6c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800aa6e:	b29b      	uxth	r3, r3
 800aa70:	2b00      	cmp	r3, #0
 800aa72:	d19c      	bne.n	800a9ae <HAL_SPI_TransmitReceive+0x21c>
 800aa74:	68fb      	ldr	r3, [r7, #12]
 800aa76:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800aa78:	b29b      	uxth	r3, r3
 800aa7a:	2b00      	cmp	r3, #0
 800aa7c:	d197      	bne.n	800a9ae <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800aa7e:	6a3a      	ldr	r2, [r7, #32]
 800aa80:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800aa82:	68f8      	ldr	r0, [r7, #12]
 800aa84:	f000 f9e2 	bl	800ae4c <SPI_EndRxTxTransaction>
 800aa88:	4603      	mov	r3, r0
 800aa8a:	2b00      	cmp	r3, #0
 800aa8c:	d008      	beq.n	800aaa0 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800aa8e:	68fb      	ldr	r3, [r7, #12]
 800aa90:	2220      	movs	r2, #32
 800aa92:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 800aa94:	68fb      	ldr	r3, [r7, #12]
 800aa96:	2200      	movs	r2, #0
 800aa98:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 800aa9c:	2301      	movs	r3, #1
 800aa9e:	e01d      	b.n	800aadc <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800aaa0:	68fb      	ldr	r3, [r7, #12]
 800aaa2:	689b      	ldr	r3, [r3, #8]
 800aaa4:	2b00      	cmp	r3, #0
 800aaa6:	d10a      	bne.n	800aabe <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800aaa8:	2300      	movs	r3, #0
 800aaaa:	613b      	str	r3, [r7, #16]
 800aaac:	68fb      	ldr	r3, [r7, #12]
 800aaae:	681b      	ldr	r3, [r3, #0]
 800aab0:	68db      	ldr	r3, [r3, #12]
 800aab2:	613b      	str	r3, [r7, #16]
 800aab4:	68fb      	ldr	r3, [r7, #12]
 800aab6:	681b      	ldr	r3, [r3, #0]
 800aab8:	689b      	ldr	r3, [r3, #8]
 800aaba:	613b      	str	r3, [r7, #16]
 800aabc:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 800aabe:	68fb      	ldr	r3, [r7, #12]
 800aac0:	2201      	movs	r2, #1
 800aac2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800aac6:	68fb      	ldr	r3, [r7, #12]
 800aac8:	2200      	movs	r2, #0
 800aaca:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800aace:	68fb      	ldr	r3, [r7, #12]
 800aad0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800aad2:	2b00      	cmp	r3, #0
 800aad4:	d001      	beq.n	800aada <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 800aad6:	2301      	movs	r3, #1
 800aad8:	e000      	b.n	800aadc <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 800aada:	2300      	movs	r3, #0
  }
}
 800aadc:	4618      	mov	r0, r3
 800aade:	3728      	adds	r7, #40	@ 0x28
 800aae0:	46bd      	mov	sp, r7
 800aae2:	bd80      	pop	{r7, pc}

0800aae4 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 800aae4:	b580      	push	{r7, lr}
 800aae6:	b088      	sub	sp, #32
 800aae8:	af00      	add	r7, sp, #0
 800aaea:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 800aaec:	687b      	ldr	r3, [r7, #4]
 800aaee:	681b      	ldr	r3, [r3, #0]
 800aaf0:	685b      	ldr	r3, [r3, #4]
 800aaf2:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 800aaf4:	687b      	ldr	r3, [r7, #4]
 800aaf6:	681b      	ldr	r3, [r3, #0]
 800aaf8:	689b      	ldr	r3, [r3, #8]
 800aafa:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800aafc:	69bb      	ldr	r3, [r7, #24]
 800aafe:	099b      	lsrs	r3, r3, #6
 800ab00:	f003 0301 	and.w	r3, r3, #1
 800ab04:	2b00      	cmp	r3, #0
 800ab06:	d10f      	bne.n	800ab28 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800ab08:	69bb      	ldr	r3, [r7, #24]
 800ab0a:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800ab0e:	2b00      	cmp	r3, #0
 800ab10:	d00a      	beq.n	800ab28 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800ab12:	69fb      	ldr	r3, [r7, #28]
 800ab14:	099b      	lsrs	r3, r3, #6
 800ab16:	f003 0301 	and.w	r3, r3, #1
 800ab1a:	2b00      	cmp	r3, #0
 800ab1c:	d004      	beq.n	800ab28 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 800ab1e:	687b      	ldr	r3, [r7, #4]
 800ab20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ab22:	6878      	ldr	r0, [r7, #4]
 800ab24:	4798      	blx	r3
    return;
 800ab26:	e0d7      	b.n	800acd8 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 800ab28:	69bb      	ldr	r3, [r7, #24]
 800ab2a:	085b      	lsrs	r3, r3, #1
 800ab2c:	f003 0301 	and.w	r3, r3, #1
 800ab30:	2b00      	cmp	r3, #0
 800ab32:	d00a      	beq.n	800ab4a <HAL_SPI_IRQHandler+0x66>
 800ab34:	69fb      	ldr	r3, [r7, #28]
 800ab36:	09db      	lsrs	r3, r3, #7
 800ab38:	f003 0301 	and.w	r3, r3, #1
 800ab3c:	2b00      	cmp	r3, #0
 800ab3e:	d004      	beq.n	800ab4a <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 800ab40:	687b      	ldr	r3, [r7, #4]
 800ab42:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ab44:	6878      	ldr	r0, [r7, #4]
 800ab46:	4798      	blx	r3
    return;
 800ab48:	e0c6      	b.n	800acd8 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800ab4a:	69bb      	ldr	r3, [r7, #24]
 800ab4c:	095b      	lsrs	r3, r3, #5
 800ab4e:	f003 0301 	and.w	r3, r3, #1
 800ab52:	2b00      	cmp	r3, #0
 800ab54:	d10c      	bne.n	800ab70 <HAL_SPI_IRQHandler+0x8c>
 800ab56:	69bb      	ldr	r3, [r7, #24]
 800ab58:	099b      	lsrs	r3, r3, #6
 800ab5a:	f003 0301 	and.w	r3, r3, #1
 800ab5e:	2b00      	cmp	r3, #0
 800ab60:	d106      	bne.n	800ab70 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 800ab62:	69bb      	ldr	r3, [r7, #24]
 800ab64:	0a1b      	lsrs	r3, r3, #8
 800ab66:	f003 0301 	and.w	r3, r3, #1
 800ab6a:	2b00      	cmp	r3, #0
 800ab6c:	f000 80b4 	beq.w	800acd8 <HAL_SPI_IRQHandler+0x1f4>
 800ab70:	69fb      	ldr	r3, [r7, #28]
 800ab72:	095b      	lsrs	r3, r3, #5
 800ab74:	f003 0301 	and.w	r3, r3, #1
 800ab78:	2b00      	cmp	r3, #0
 800ab7a:	f000 80ad 	beq.w	800acd8 <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800ab7e:	69bb      	ldr	r3, [r7, #24]
 800ab80:	099b      	lsrs	r3, r3, #6
 800ab82:	f003 0301 	and.w	r3, r3, #1
 800ab86:	2b00      	cmp	r3, #0
 800ab88:	d023      	beq.n	800abd2 <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800ab8a:	687b      	ldr	r3, [r7, #4]
 800ab8c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800ab90:	b2db      	uxtb	r3, r3
 800ab92:	2b03      	cmp	r3, #3
 800ab94:	d011      	beq.n	800abba <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800ab96:	687b      	ldr	r3, [r7, #4]
 800ab98:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ab9a:	f043 0204 	orr.w	r2, r3, #4
 800ab9e:	687b      	ldr	r3, [r7, #4]
 800aba0:	655a      	str	r2, [r3, #84]	@ 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800aba2:	2300      	movs	r3, #0
 800aba4:	617b      	str	r3, [r7, #20]
 800aba6:	687b      	ldr	r3, [r7, #4]
 800aba8:	681b      	ldr	r3, [r3, #0]
 800abaa:	68db      	ldr	r3, [r3, #12]
 800abac:	617b      	str	r3, [r7, #20]
 800abae:	687b      	ldr	r3, [r7, #4]
 800abb0:	681b      	ldr	r3, [r3, #0]
 800abb2:	689b      	ldr	r3, [r3, #8]
 800abb4:	617b      	str	r3, [r7, #20]
 800abb6:	697b      	ldr	r3, [r7, #20]
 800abb8:	e00b      	b.n	800abd2 <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800abba:	2300      	movs	r3, #0
 800abbc:	613b      	str	r3, [r7, #16]
 800abbe:	687b      	ldr	r3, [r7, #4]
 800abc0:	681b      	ldr	r3, [r3, #0]
 800abc2:	68db      	ldr	r3, [r3, #12]
 800abc4:	613b      	str	r3, [r7, #16]
 800abc6:	687b      	ldr	r3, [r7, #4]
 800abc8:	681b      	ldr	r3, [r3, #0]
 800abca:	689b      	ldr	r3, [r3, #8]
 800abcc:	613b      	str	r3, [r7, #16]
 800abce:	693b      	ldr	r3, [r7, #16]
        return;
 800abd0:	e082      	b.n	800acd8 <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 800abd2:	69bb      	ldr	r3, [r7, #24]
 800abd4:	095b      	lsrs	r3, r3, #5
 800abd6:	f003 0301 	and.w	r3, r3, #1
 800abda:	2b00      	cmp	r3, #0
 800abdc:	d014      	beq.n	800ac08 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800abde:	687b      	ldr	r3, [r7, #4]
 800abe0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800abe2:	f043 0201 	orr.w	r2, r3, #1
 800abe6:	687b      	ldr	r3, [r7, #4]
 800abe8:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800abea:	2300      	movs	r3, #0
 800abec:	60fb      	str	r3, [r7, #12]
 800abee:	687b      	ldr	r3, [r7, #4]
 800abf0:	681b      	ldr	r3, [r3, #0]
 800abf2:	689b      	ldr	r3, [r3, #8]
 800abf4:	60fb      	str	r3, [r7, #12]
 800abf6:	687b      	ldr	r3, [r7, #4]
 800abf8:	681b      	ldr	r3, [r3, #0]
 800abfa:	681a      	ldr	r2, [r3, #0]
 800abfc:	687b      	ldr	r3, [r7, #4]
 800abfe:	681b      	ldr	r3, [r3, #0]
 800ac00:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800ac04:	601a      	str	r2, [r3, #0]
 800ac06:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 800ac08:	69bb      	ldr	r3, [r7, #24]
 800ac0a:	0a1b      	lsrs	r3, r3, #8
 800ac0c:	f003 0301 	and.w	r3, r3, #1
 800ac10:	2b00      	cmp	r3, #0
 800ac12:	d00c      	beq.n	800ac2e <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800ac14:	687b      	ldr	r3, [r7, #4]
 800ac16:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ac18:	f043 0208 	orr.w	r2, r3, #8
 800ac1c:	687b      	ldr	r3, [r7, #4]
 800ac1e:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 800ac20:	2300      	movs	r3, #0
 800ac22:	60bb      	str	r3, [r7, #8]
 800ac24:	687b      	ldr	r3, [r7, #4]
 800ac26:	681b      	ldr	r3, [r3, #0]
 800ac28:	689b      	ldr	r3, [r3, #8]
 800ac2a:	60bb      	str	r3, [r7, #8]
 800ac2c:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800ac2e:	687b      	ldr	r3, [r7, #4]
 800ac30:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ac32:	2b00      	cmp	r3, #0
 800ac34:	d04f      	beq.n	800acd6 <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 800ac36:	687b      	ldr	r3, [r7, #4]
 800ac38:	681b      	ldr	r3, [r3, #0]
 800ac3a:	685a      	ldr	r2, [r3, #4]
 800ac3c:	687b      	ldr	r3, [r7, #4]
 800ac3e:	681b      	ldr	r3, [r3, #0]
 800ac40:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800ac44:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 800ac46:	687b      	ldr	r3, [r7, #4]
 800ac48:	2201      	movs	r2, #1
 800ac4a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 800ac4e:	69fb      	ldr	r3, [r7, #28]
 800ac50:	f003 0302 	and.w	r3, r3, #2
 800ac54:	2b00      	cmp	r3, #0
 800ac56:	d104      	bne.n	800ac62 <HAL_SPI_IRQHandler+0x17e>
 800ac58:	69fb      	ldr	r3, [r7, #28]
 800ac5a:	f003 0301 	and.w	r3, r3, #1
 800ac5e:	2b00      	cmp	r3, #0
 800ac60:	d034      	beq.n	800accc <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 800ac62:	687b      	ldr	r3, [r7, #4]
 800ac64:	681b      	ldr	r3, [r3, #0]
 800ac66:	685a      	ldr	r2, [r3, #4]
 800ac68:	687b      	ldr	r3, [r7, #4]
 800ac6a:	681b      	ldr	r3, [r3, #0]
 800ac6c:	f022 0203 	bic.w	r2, r2, #3
 800ac70:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 800ac72:	687b      	ldr	r3, [r7, #4]
 800ac74:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ac76:	2b00      	cmp	r3, #0
 800ac78:	d011      	beq.n	800ac9e <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 800ac7a:	687b      	ldr	r3, [r7, #4]
 800ac7c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ac7e:	4a18      	ldr	r2, [pc, #96]	@ (800ace0 <HAL_SPI_IRQHandler+0x1fc>)
 800ac80:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 800ac82:	687b      	ldr	r3, [r7, #4]
 800ac84:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ac86:	4618      	mov	r0, r3
 800ac88:	f7fb fb3a 	bl	8006300 <HAL_DMA_Abort_IT>
 800ac8c:	4603      	mov	r3, r0
 800ac8e:	2b00      	cmp	r3, #0
 800ac90:	d005      	beq.n	800ac9e <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800ac92:	687b      	ldr	r3, [r7, #4]
 800ac94:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ac96:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800ac9a:	687b      	ldr	r3, [r7, #4]
 800ac9c:	655a      	str	r2, [r3, #84]	@ 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 800ac9e:	687b      	ldr	r3, [r7, #4]
 800aca0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800aca2:	2b00      	cmp	r3, #0
 800aca4:	d016      	beq.n	800acd4 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 800aca6:	687b      	ldr	r3, [r7, #4]
 800aca8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800acaa:	4a0d      	ldr	r2, [pc, #52]	@ (800ace0 <HAL_SPI_IRQHandler+0x1fc>)
 800acac:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 800acae:	687b      	ldr	r3, [r7, #4]
 800acb0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800acb2:	4618      	mov	r0, r3
 800acb4:	f7fb fb24 	bl	8006300 <HAL_DMA_Abort_IT>
 800acb8:	4603      	mov	r3, r0
 800acba:	2b00      	cmp	r3, #0
 800acbc:	d00a      	beq.n	800acd4 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800acbe:	687b      	ldr	r3, [r7, #4]
 800acc0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800acc2:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800acc6:	687b      	ldr	r3, [r7, #4]
 800acc8:	655a      	str	r2, [r3, #84]	@ 0x54
        if (hspi->hdmatx != NULL)
 800acca:	e003      	b.n	800acd4 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 800accc:	6878      	ldr	r0, [r7, #4]
 800acce:	f000 f809 	bl	800ace4 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 800acd2:	e000      	b.n	800acd6 <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 800acd4:	bf00      	nop
    return;
 800acd6:	bf00      	nop
  }
}
 800acd8:	3720      	adds	r7, #32
 800acda:	46bd      	mov	sp, r7
 800acdc:	bd80      	pop	{r7, pc}
 800acde:	bf00      	nop
 800ace0:	0800ad15 	.word	0x0800ad15

0800ace4 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 800ace4:	b480      	push	{r7}
 800ace6:	b083      	sub	sp, #12
 800ace8:	af00      	add	r7, sp, #0
 800acea:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 800acec:	bf00      	nop
 800acee:	370c      	adds	r7, #12
 800acf0:	46bd      	mov	sp, r7
 800acf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acf6:	4770      	bx	lr

0800acf8 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(const SPI_HandleTypeDef *hspi)
{
 800acf8:	b480      	push	{r7}
 800acfa:	b083      	sub	sp, #12
 800acfc:	af00      	add	r7, sp, #0
 800acfe:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 800ad00:	687b      	ldr	r3, [r7, #4]
 800ad02:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800ad06:	b2db      	uxtb	r3, r3
}
 800ad08:	4618      	mov	r0, r3
 800ad0a:	370c      	adds	r7, #12
 800ad0c:	46bd      	mov	sp, r7
 800ad0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad12:	4770      	bx	lr

0800ad14 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800ad14:	b580      	push	{r7, lr}
 800ad16:	b084      	sub	sp, #16
 800ad18:	af00      	add	r7, sp, #0
 800ad1a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800ad1c:	687b      	ldr	r3, [r7, #4]
 800ad1e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ad20:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 800ad22:	68fb      	ldr	r3, [r7, #12]
 800ad24:	2200      	movs	r2, #0
 800ad26:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferCount = 0U;
 800ad28:	68fb      	ldr	r3, [r7, #12]
 800ad2a:	2200      	movs	r2, #0
 800ad2c:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800ad2e:	68f8      	ldr	r0, [r7, #12]
 800ad30:	f7ff ffd8 	bl	800ace4 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800ad34:	bf00      	nop
 800ad36:	3710      	adds	r7, #16
 800ad38:	46bd      	mov	sp, r7
 800ad3a:	bd80      	pop	{r7, pc}

0800ad3c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800ad3c:	b580      	push	{r7, lr}
 800ad3e:	b088      	sub	sp, #32
 800ad40:	af00      	add	r7, sp, #0
 800ad42:	60f8      	str	r0, [r7, #12]
 800ad44:	60b9      	str	r1, [r7, #8]
 800ad46:	603b      	str	r3, [r7, #0]
 800ad48:	4613      	mov	r3, r2
 800ad4a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800ad4c:	f7fa fd2a 	bl	80057a4 <HAL_GetTick>
 800ad50:	4602      	mov	r2, r0
 800ad52:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ad54:	1a9b      	subs	r3, r3, r2
 800ad56:	683a      	ldr	r2, [r7, #0]
 800ad58:	4413      	add	r3, r2
 800ad5a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800ad5c:	f7fa fd22 	bl	80057a4 <HAL_GetTick>
 800ad60:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800ad62:	4b39      	ldr	r3, [pc, #228]	@ (800ae48 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800ad64:	681b      	ldr	r3, [r3, #0]
 800ad66:	015b      	lsls	r3, r3, #5
 800ad68:	0d1b      	lsrs	r3, r3, #20
 800ad6a:	69fa      	ldr	r2, [r7, #28]
 800ad6c:	fb02 f303 	mul.w	r3, r2, r3
 800ad70:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800ad72:	e055      	b.n	800ae20 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 800ad74:	683b      	ldr	r3, [r7, #0]
 800ad76:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ad7a:	d051      	beq.n	800ae20 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800ad7c:	f7fa fd12 	bl	80057a4 <HAL_GetTick>
 800ad80:	4602      	mov	r2, r0
 800ad82:	69bb      	ldr	r3, [r7, #24]
 800ad84:	1ad3      	subs	r3, r2, r3
 800ad86:	69fa      	ldr	r2, [r7, #28]
 800ad88:	429a      	cmp	r2, r3
 800ad8a:	d902      	bls.n	800ad92 <SPI_WaitFlagStateUntilTimeout+0x56>
 800ad8c:	69fb      	ldr	r3, [r7, #28]
 800ad8e:	2b00      	cmp	r3, #0
 800ad90:	d13d      	bne.n	800ae0e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800ad92:	68fb      	ldr	r3, [r7, #12]
 800ad94:	681b      	ldr	r3, [r3, #0]
 800ad96:	685a      	ldr	r2, [r3, #4]
 800ad98:	68fb      	ldr	r3, [r7, #12]
 800ad9a:	681b      	ldr	r3, [r3, #0]
 800ad9c:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800ada0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800ada2:	68fb      	ldr	r3, [r7, #12]
 800ada4:	685b      	ldr	r3, [r3, #4]
 800ada6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800adaa:	d111      	bne.n	800add0 <SPI_WaitFlagStateUntilTimeout+0x94>
 800adac:	68fb      	ldr	r3, [r7, #12]
 800adae:	689b      	ldr	r3, [r3, #8]
 800adb0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800adb4:	d004      	beq.n	800adc0 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800adb6:	68fb      	ldr	r3, [r7, #12]
 800adb8:	689b      	ldr	r3, [r3, #8]
 800adba:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800adbe:	d107      	bne.n	800add0 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800adc0:	68fb      	ldr	r3, [r7, #12]
 800adc2:	681b      	ldr	r3, [r3, #0]
 800adc4:	681a      	ldr	r2, [r3, #0]
 800adc6:	68fb      	ldr	r3, [r7, #12]
 800adc8:	681b      	ldr	r3, [r3, #0]
 800adca:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800adce:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800add0:	68fb      	ldr	r3, [r7, #12]
 800add2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800add4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800add8:	d10f      	bne.n	800adfa <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800adda:	68fb      	ldr	r3, [r7, #12]
 800addc:	681b      	ldr	r3, [r3, #0]
 800adde:	681a      	ldr	r2, [r3, #0]
 800ade0:	68fb      	ldr	r3, [r7, #12]
 800ade2:	681b      	ldr	r3, [r3, #0]
 800ade4:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800ade8:	601a      	str	r2, [r3, #0]
 800adea:	68fb      	ldr	r3, [r7, #12]
 800adec:	681b      	ldr	r3, [r3, #0]
 800adee:	681a      	ldr	r2, [r3, #0]
 800adf0:	68fb      	ldr	r3, [r7, #12]
 800adf2:	681b      	ldr	r3, [r3, #0]
 800adf4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800adf8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800adfa:	68fb      	ldr	r3, [r7, #12]
 800adfc:	2201      	movs	r2, #1
 800adfe:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800ae02:	68fb      	ldr	r3, [r7, #12]
 800ae04:	2200      	movs	r2, #0
 800ae06:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 800ae0a:	2303      	movs	r3, #3
 800ae0c:	e018      	b.n	800ae40 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800ae0e:	697b      	ldr	r3, [r7, #20]
 800ae10:	2b00      	cmp	r3, #0
 800ae12:	d102      	bne.n	800ae1a <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 800ae14:	2300      	movs	r3, #0
 800ae16:	61fb      	str	r3, [r7, #28]
 800ae18:	e002      	b.n	800ae20 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 800ae1a:	697b      	ldr	r3, [r7, #20]
 800ae1c:	3b01      	subs	r3, #1
 800ae1e:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800ae20:	68fb      	ldr	r3, [r7, #12]
 800ae22:	681b      	ldr	r3, [r3, #0]
 800ae24:	689a      	ldr	r2, [r3, #8]
 800ae26:	68bb      	ldr	r3, [r7, #8]
 800ae28:	4013      	ands	r3, r2
 800ae2a:	68ba      	ldr	r2, [r7, #8]
 800ae2c:	429a      	cmp	r2, r3
 800ae2e:	bf0c      	ite	eq
 800ae30:	2301      	moveq	r3, #1
 800ae32:	2300      	movne	r3, #0
 800ae34:	b2db      	uxtb	r3, r3
 800ae36:	461a      	mov	r2, r3
 800ae38:	79fb      	ldrb	r3, [r7, #7]
 800ae3a:	429a      	cmp	r2, r3
 800ae3c:	d19a      	bne.n	800ad74 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 800ae3e:	2300      	movs	r3, #0
}
 800ae40:	4618      	mov	r0, r3
 800ae42:	3720      	adds	r7, #32
 800ae44:	46bd      	mov	sp, r7
 800ae46:	bd80      	pop	{r7, pc}
 800ae48:	20000028 	.word	0x20000028

0800ae4c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800ae4c:	b580      	push	{r7, lr}
 800ae4e:	b088      	sub	sp, #32
 800ae50:	af02      	add	r7, sp, #8
 800ae52:	60f8      	str	r0, [r7, #12]
 800ae54:	60b9      	str	r1, [r7, #8]
 800ae56:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 800ae58:	687b      	ldr	r3, [r7, #4]
 800ae5a:	9300      	str	r3, [sp, #0]
 800ae5c:	68bb      	ldr	r3, [r7, #8]
 800ae5e:	2201      	movs	r2, #1
 800ae60:	2102      	movs	r1, #2
 800ae62:	68f8      	ldr	r0, [r7, #12]
 800ae64:	f7ff ff6a 	bl	800ad3c <SPI_WaitFlagStateUntilTimeout>
 800ae68:	4603      	mov	r3, r0
 800ae6a:	2b00      	cmp	r3, #0
 800ae6c:	d007      	beq.n	800ae7e <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800ae6e:	68fb      	ldr	r3, [r7, #12]
 800ae70:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ae72:	f043 0220 	orr.w	r2, r3, #32
 800ae76:	68fb      	ldr	r3, [r7, #12]
 800ae78:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 800ae7a:	2303      	movs	r3, #3
 800ae7c:	e032      	b.n	800aee4 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800ae7e:	4b1b      	ldr	r3, [pc, #108]	@ (800aeec <SPI_EndRxTxTransaction+0xa0>)
 800ae80:	681b      	ldr	r3, [r3, #0]
 800ae82:	4a1b      	ldr	r2, [pc, #108]	@ (800aef0 <SPI_EndRxTxTransaction+0xa4>)
 800ae84:	fba2 2303 	umull	r2, r3, r2, r3
 800ae88:	0d5b      	lsrs	r3, r3, #21
 800ae8a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800ae8e:	fb02 f303 	mul.w	r3, r2, r3
 800ae92:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800ae94:	68fb      	ldr	r3, [r7, #12]
 800ae96:	685b      	ldr	r3, [r3, #4]
 800ae98:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800ae9c:	d112      	bne.n	800aec4 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800ae9e:	687b      	ldr	r3, [r7, #4]
 800aea0:	9300      	str	r3, [sp, #0]
 800aea2:	68bb      	ldr	r3, [r7, #8]
 800aea4:	2200      	movs	r2, #0
 800aea6:	2180      	movs	r1, #128	@ 0x80
 800aea8:	68f8      	ldr	r0, [r7, #12]
 800aeaa:	f7ff ff47 	bl	800ad3c <SPI_WaitFlagStateUntilTimeout>
 800aeae:	4603      	mov	r3, r0
 800aeb0:	2b00      	cmp	r3, #0
 800aeb2:	d016      	beq.n	800aee2 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800aeb4:	68fb      	ldr	r3, [r7, #12]
 800aeb6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800aeb8:	f043 0220 	orr.w	r2, r3, #32
 800aebc:	68fb      	ldr	r3, [r7, #12]
 800aebe:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 800aec0:	2303      	movs	r3, #3
 800aec2:	e00f      	b.n	800aee4 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800aec4:	697b      	ldr	r3, [r7, #20]
 800aec6:	2b00      	cmp	r3, #0
 800aec8:	d00a      	beq.n	800aee0 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 800aeca:	697b      	ldr	r3, [r7, #20]
 800aecc:	3b01      	subs	r3, #1
 800aece:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800aed0:	68fb      	ldr	r3, [r7, #12]
 800aed2:	681b      	ldr	r3, [r3, #0]
 800aed4:	689b      	ldr	r3, [r3, #8]
 800aed6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800aeda:	2b80      	cmp	r3, #128	@ 0x80
 800aedc:	d0f2      	beq.n	800aec4 <SPI_EndRxTxTransaction+0x78>
 800aede:	e000      	b.n	800aee2 <SPI_EndRxTxTransaction+0x96>
        break;
 800aee0:	bf00      	nop
  }

  return HAL_OK;
 800aee2:	2300      	movs	r3, #0
}
 800aee4:	4618      	mov	r0, r3
 800aee6:	3718      	adds	r7, #24
 800aee8:	46bd      	mov	sp, r7
 800aeea:	bd80      	pop	{r7, pc}
 800aeec:	20000028 	.word	0x20000028
 800aef0:	165e9f81 	.word	0x165e9f81

0800aef4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800aef4:	b580      	push	{r7, lr}
 800aef6:	b082      	sub	sp, #8
 800aef8:	af00      	add	r7, sp, #0
 800aefa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800aefc:	687b      	ldr	r3, [r7, #4]
 800aefe:	2b00      	cmp	r3, #0
 800af00:	d101      	bne.n	800af06 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800af02:	2301      	movs	r3, #1
 800af04:	e041      	b.n	800af8a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800af06:	687b      	ldr	r3, [r7, #4]
 800af08:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800af0c:	b2db      	uxtb	r3, r3
 800af0e:	2b00      	cmp	r3, #0
 800af10:	d106      	bne.n	800af20 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800af12:	687b      	ldr	r3, [r7, #4]
 800af14:	2200      	movs	r2, #0
 800af16:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800af1a:	6878      	ldr	r0, [r7, #4]
 800af1c:	f7f7 f90c 	bl	8002138 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800af20:	687b      	ldr	r3, [r7, #4]
 800af22:	2202      	movs	r2, #2
 800af24:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800af28:	687b      	ldr	r3, [r7, #4]
 800af2a:	681a      	ldr	r2, [r3, #0]
 800af2c:	687b      	ldr	r3, [r7, #4]
 800af2e:	3304      	adds	r3, #4
 800af30:	4619      	mov	r1, r3
 800af32:	4610      	mov	r0, r2
 800af34:	f000 fd86 	bl	800ba44 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800af38:	687b      	ldr	r3, [r7, #4]
 800af3a:	2201      	movs	r2, #1
 800af3c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800af40:	687b      	ldr	r3, [r7, #4]
 800af42:	2201      	movs	r2, #1
 800af44:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800af48:	687b      	ldr	r3, [r7, #4]
 800af4a:	2201      	movs	r2, #1
 800af4c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800af50:	687b      	ldr	r3, [r7, #4]
 800af52:	2201      	movs	r2, #1
 800af54:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800af58:	687b      	ldr	r3, [r7, #4]
 800af5a:	2201      	movs	r2, #1
 800af5c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800af60:	687b      	ldr	r3, [r7, #4]
 800af62:	2201      	movs	r2, #1
 800af64:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800af68:	687b      	ldr	r3, [r7, #4]
 800af6a:	2201      	movs	r2, #1
 800af6c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800af70:	687b      	ldr	r3, [r7, #4]
 800af72:	2201      	movs	r2, #1
 800af74:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800af78:	687b      	ldr	r3, [r7, #4]
 800af7a:	2201      	movs	r2, #1
 800af7c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800af80:	687b      	ldr	r3, [r7, #4]
 800af82:	2201      	movs	r2, #1
 800af84:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800af88:	2300      	movs	r3, #0
}
 800af8a:	4618      	mov	r0, r3
 800af8c:	3708      	adds	r7, #8
 800af8e:	46bd      	mov	sp, r7
 800af90:	bd80      	pop	{r7, pc}
	...

0800af94 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800af94:	b480      	push	{r7}
 800af96:	b085      	sub	sp, #20
 800af98:	af00      	add	r7, sp, #0
 800af9a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800af9c:	687b      	ldr	r3, [r7, #4]
 800af9e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800afa2:	b2db      	uxtb	r3, r3
 800afa4:	2b01      	cmp	r3, #1
 800afa6:	d001      	beq.n	800afac <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800afa8:	2301      	movs	r3, #1
 800afaa:	e044      	b.n	800b036 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800afac:	687b      	ldr	r3, [r7, #4]
 800afae:	2202      	movs	r2, #2
 800afb0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800afb4:	687b      	ldr	r3, [r7, #4]
 800afb6:	681b      	ldr	r3, [r3, #0]
 800afb8:	68da      	ldr	r2, [r3, #12]
 800afba:	687b      	ldr	r3, [r7, #4]
 800afbc:	681b      	ldr	r3, [r3, #0]
 800afbe:	f042 0201 	orr.w	r2, r2, #1
 800afc2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800afc4:	687b      	ldr	r3, [r7, #4]
 800afc6:	681b      	ldr	r3, [r3, #0]
 800afc8:	4a1e      	ldr	r2, [pc, #120]	@ (800b044 <HAL_TIM_Base_Start_IT+0xb0>)
 800afca:	4293      	cmp	r3, r2
 800afcc:	d018      	beq.n	800b000 <HAL_TIM_Base_Start_IT+0x6c>
 800afce:	687b      	ldr	r3, [r7, #4]
 800afd0:	681b      	ldr	r3, [r3, #0]
 800afd2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800afd6:	d013      	beq.n	800b000 <HAL_TIM_Base_Start_IT+0x6c>
 800afd8:	687b      	ldr	r3, [r7, #4]
 800afda:	681b      	ldr	r3, [r3, #0]
 800afdc:	4a1a      	ldr	r2, [pc, #104]	@ (800b048 <HAL_TIM_Base_Start_IT+0xb4>)
 800afde:	4293      	cmp	r3, r2
 800afe0:	d00e      	beq.n	800b000 <HAL_TIM_Base_Start_IT+0x6c>
 800afe2:	687b      	ldr	r3, [r7, #4]
 800afe4:	681b      	ldr	r3, [r3, #0]
 800afe6:	4a19      	ldr	r2, [pc, #100]	@ (800b04c <HAL_TIM_Base_Start_IT+0xb8>)
 800afe8:	4293      	cmp	r3, r2
 800afea:	d009      	beq.n	800b000 <HAL_TIM_Base_Start_IT+0x6c>
 800afec:	687b      	ldr	r3, [r7, #4]
 800afee:	681b      	ldr	r3, [r3, #0]
 800aff0:	4a17      	ldr	r2, [pc, #92]	@ (800b050 <HAL_TIM_Base_Start_IT+0xbc>)
 800aff2:	4293      	cmp	r3, r2
 800aff4:	d004      	beq.n	800b000 <HAL_TIM_Base_Start_IT+0x6c>
 800aff6:	687b      	ldr	r3, [r7, #4]
 800aff8:	681b      	ldr	r3, [r3, #0]
 800affa:	4a16      	ldr	r2, [pc, #88]	@ (800b054 <HAL_TIM_Base_Start_IT+0xc0>)
 800affc:	4293      	cmp	r3, r2
 800affe:	d111      	bne.n	800b024 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800b000:	687b      	ldr	r3, [r7, #4]
 800b002:	681b      	ldr	r3, [r3, #0]
 800b004:	689b      	ldr	r3, [r3, #8]
 800b006:	f003 0307 	and.w	r3, r3, #7
 800b00a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b00c:	68fb      	ldr	r3, [r7, #12]
 800b00e:	2b06      	cmp	r3, #6
 800b010:	d010      	beq.n	800b034 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 800b012:	687b      	ldr	r3, [r7, #4]
 800b014:	681b      	ldr	r3, [r3, #0]
 800b016:	681a      	ldr	r2, [r3, #0]
 800b018:	687b      	ldr	r3, [r7, #4]
 800b01a:	681b      	ldr	r3, [r3, #0]
 800b01c:	f042 0201 	orr.w	r2, r2, #1
 800b020:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b022:	e007      	b.n	800b034 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800b024:	687b      	ldr	r3, [r7, #4]
 800b026:	681b      	ldr	r3, [r3, #0]
 800b028:	681a      	ldr	r2, [r3, #0]
 800b02a:	687b      	ldr	r3, [r7, #4]
 800b02c:	681b      	ldr	r3, [r3, #0]
 800b02e:	f042 0201 	orr.w	r2, r2, #1
 800b032:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800b034:	2300      	movs	r3, #0
}
 800b036:	4618      	mov	r0, r3
 800b038:	3714      	adds	r7, #20
 800b03a:	46bd      	mov	sp, r7
 800b03c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b040:	4770      	bx	lr
 800b042:	bf00      	nop
 800b044:	40010000 	.word	0x40010000
 800b048:	40000400 	.word	0x40000400
 800b04c:	40000800 	.word	0x40000800
 800b050:	40000c00 	.word	0x40000c00
 800b054:	40014000 	.word	0x40014000

0800b058 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800b058:	b580      	push	{r7, lr}
 800b05a:	b082      	sub	sp, #8
 800b05c:	af00      	add	r7, sp, #0
 800b05e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800b060:	687b      	ldr	r3, [r7, #4]
 800b062:	2b00      	cmp	r3, #0
 800b064:	d101      	bne.n	800b06a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800b066:	2301      	movs	r3, #1
 800b068:	e041      	b.n	800b0ee <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800b06a:	687b      	ldr	r3, [r7, #4]
 800b06c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b070:	b2db      	uxtb	r3, r3
 800b072:	2b00      	cmp	r3, #0
 800b074:	d106      	bne.n	800b084 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800b076:	687b      	ldr	r3, [r7, #4]
 800b078:	2200      	movs	r2, #0
 800b07a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800b07e:	6878      	ldr	r0, [r7, #4]
 800b080:	f000 f839 	bl	800b0f6 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b084:	687b      	ldr	r3, [r7, #4]
 800b086:	2202      	movs	r2, #2
 800b088:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800b08c:	687b      	ldr	r3, [r7, #4]
 800b08e:	681a      	ldr	r2, [r3, #0]
 800b090:	687b      	ldr	r3, [r7, #4]
 800b092:	3304      	adds	r3, #4
 800b094:	4619      	mov	r1, r3
 800b096:	4610      	mov	r0, r2
 800b098:	f000 fcd4 	bl	800ba44 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800b09c:	687b      	ldr	r3, [r7, #4]
 800b09e:	2201      	movs	r2, #1
 800b0a0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b0a4:	687b      	ldr	r3, [r7, #4]
 800b0a6:	2201      	movs	r2, #1
 800b0a8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800b0ac:	687b      	ldr	r3, [r7, #4]
 800b0ae:	2201      	movs	r2, #1
 800b0b0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800b0b4:	687b      	ldr	r3, [r7, #4]
 800b0b6:	2201      	movs	r2, #1
 800b0b8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800b0bc:	687b      	ldr	r3, [r7, #4]
 800b0be:	2201      	movs	r2, #1
 800b0c0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b0c4:	687b      	ldr	r3, [r7, #4]
 800b0c6:	2201      	movs	r2, #1
 800b0c8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800b0cc:	687b      	ldr	r3, [r7, #4]
 800b0ce:	2201      	movs	r2, #1
 800b0d0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800b0d4:	687b      	ldr	r3, [r7, #4]
 800b0d6:	2201      	movs	r2, #1
 800b0d8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800b0dc:	687b      	ldr	r3, [r7, #4]
 800b0de:	2201      	movs	r2, #1
 800b0e0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800b0e4:	687b      	ldr	r3, [r7, #4]
 800b0e6:	2201      	movs	r2, #1
 800b0e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800b0ec:	2300      	movs	r3, #0
}
 800b0ee:	4618      	mov	r0, r3
 800b0f0:	3708      	adds	r7, #8
 800b0f2:	46bd      	mov	sp, r7
 800b0f4:	bd80      	pop	{r7, pc}

0800b0f6 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800b0f6:	b480      	push	{r7}
 800b0f8:	b083      	sub	sp, #12
 800b0fa:	af00      	add	r7, sp, #0
 800b0fc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800b0fe:	bf00      	nop
 800b100:	370c      	adds	r7, #12
 800b102:	46bd      	mov	sp, r7
 800b104:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b108:	4770      	bx	lr
	...

0800b10c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800b10c:	b580      	push	{r7, lr}
 800b10e:	b084      	sub	sp, #16
 800b110:	af00      	add	r7, sp, #0
 800b112:	6078      	str	r0, [r7, #4]
 800b114:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800b116:	683b      	ldr	r3, [r7, #0]
 800b118:	2b00      	cmp	r3, #0
 800b11a:	d109      	bne.n	800b130 <HAL_TIM_PWM_Start+0x24>
 800b11c:	687b      	ldr	r3, [r7, #4]
 800b11e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800b122:	b2db      	uxtb	r3, r3
 800b124:	2b01      	cmp	r3, #1
 800b126:	bf14      	ite	ne
 800b128:	2301      	movne	r3, #1
 800b12a:	2300      	moveq	r3, #0
 800b12c:	b2db      	uxtb	r3, r3
 800b12e:	e022      	b.n	800b176 <HAL_TIM_PWM_Start+0x6a>
 800b130:	683b      	ldr	r3, [r7, #0]
 800b132:	2b04      	cmp	r3, #4
 800b134:	d109      	bne.n	800b14a <HAL_TIM_PWM_Start+0x3e>
 800b136:	687b      	ldr	r3, [r7, #4]
 800b138:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800b13c:	b2db      	uxtb	r3, r3
 800b13e:	2b01      	cmp	r3, #1
 800b140:	bf14      	ite	ne
 800b142:	2301      	movne	r3, #1
 800b144:	2300      	moveq	r3, #0
 800b146:	b2db      	uxtb	r3, r3
 800b148:	e015      	b.n	800b176 <HAL_TIM_PWM_Start+0x6a>
 800b14a:	683b      	ldr	r3, [r7, #0]
 800b14c:	2b08      	cmp	r3, #8
 800b14e:	d109      	bne.n	800b164 <HAL_TIM_PWM_Start+0x58>
 800b150:	687b      	ldr	r3, [r7, #4]
 800b152:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800b156:	b2db      	uxtb	r3, r3
 800b158:	2b01      	cmp	r3, #1
 800b15a:	bf14      	ite	ne
 800b15c:	2301      	movne	r3, #1
 800b15e:	2300      	moveq	r3, #0
 800b160:	b2db      	uxtb	r3, r3
 800b162:	e008      	b.n	800b176 <HAL_TIM_PWM_Start+0x6a>
 800b164:	687b      	ldr	r3, [r7, #4]
 800b166:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b16a:	b2db      	uxtb	r3, r3
 800b16c:	2b01      	cmp	r3, #1
 800b16e:	bf14      	ite	ne
 800b170:	2301      	movne	r3, #1
 800b172:	2300      	moveq	r3, #0
 800b174:	b2db      	uxtb	r3, r3
 800b176:	2b00      	cmp	r3, #0
 800b178:	d001      	beq.n	800b17e <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800b17a:	2301      	movs	r3, #1
 800b17c:	e068      	b.n	800b250 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800b17e:	683b      	ldr	r3, [r7, #0]
 800b180:	2b00      	cmp	r3, #0
 800b182:	d104      	bne.n	800b18e <HAL_TIM_PWM_Start+0x82>
 800b184:	687b      	ldr	r3, [r7, #4]
 800b186:	2202      	movs	r2, #2
 800b188:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800b18c:	e013      	b.n	800b1b6 <HAL_TIM_PWM_Start+0xaa>
 800b18e:	683b      	ldr	r3, [r7, #0]
 800b190:	2b04      	cmp	r3, #4
 800b192:	d104      	bne.n	800b19e <HAL_TIM_PWM_Start+0x92>
 800b194:	687b      	ldr	r3, [r7, #4]
 800b196:	2202      	movs	r2, #2
 800b198:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800b19c:	e00b      	b.n	800b1b6 <HAL_TIM_PWM_Start+0xaa>
 800b19e:	683b      	ldr	r3, [r7, #0]
 800b1a0:	2b08      	cmp	r3, #8
 800b1a2:	d104      	bne.n	800b1ae <HAL_TIM_PWM_Start+0xa2>
 800b1a4:	687b      	ldr	r3, [r7, #4]
 800b1a6:	2202      	movs	r2, #2
 800b1a8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800b1ac:	e003      	b.n	800b1b6 <HAL_TIM_PWM_Start+0xaa>
 800b1ae:	687b      	ldr	r3, [r7, #4]
 800b1b0:	2202      	movs	r2, #2
 800b1b2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800b1b6:	687b      	ldr	r3, [r7, #4]
 800b1b8:	681b      	ldr	r3, [r3, #0]
 800b1ba:	2201      	movs	r2, #1
 800b1bc:	6839      	ldr	r1, [r7, #0]
 800b1be:	4618      	mov	r0, r3
 800b1c0:	f000 feec 	bl	800bf9c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800b1c4:	687b      	ldr	r3, [r7, #4]
 800b1c6:	681b      	ldr	r3, [r3, #0]
 800b1c8:	4a23      	ldr	r2, [pc, #140]	@ (800b258 <HAL_TIM_PWM_Start+0x14c>)
 800b1ca:	4293      	cmp	r3, r2
 800b1cc:	d107      	bne.n	800b1de <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800b1ce:	687b      	ldr	r3, [r7, #4]
 800b1d0:	681b      	ldr	r3, [r3, #0]
 800b1d2:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800b1d4:	687b      	ldr	r3, [r7, #4]
 800b1d6:	681b      	ldr	r3, [r3, #0]
 800b1d8:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800b1dc:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b1de:	687b      	ldr	r3, [r7, #4]
 800b1e0:	681b      	ldr	r3, [r3, #0]
 800b1e2:	4a1d      	ldr	r2, [pc, #116]	@ (800b258 <HAL_TIM_PWM_Start+0x14c>)
 800b1e4:	4293      	cmp	r3, r2
 800b1e6:	d018      	beq.n	800b21a <HAL_TIM_PWM_Start+0x10e>
 800b1e8:	687b      	ldr	r3, [r7, #4]
 800b1ea:	681b      	ldr	r3, [r3, #0]
 800b1ec:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b1f0:	d013      	beq.n	800b21a <HAL_TIM_PWM_Start+0x10e>
 800b1f2:	687b      	ldr	r3, [r7, #4]
 800b1f4:	681b      	ldr	r3, [r3, #0]
 800b1f6:	4a19      	ldr	r2, [pc, #100]	@ (800b25c <HAL_TIM_PWM_Start+0x150>)
 800b1f8:	4293      	cmp	r3, r2
 800b1fa:	d00e      	beq.n	800b21a <HAL_TIM_PWM_Start+0x10e>
 800b1fc:	687b      	ldr	r3, [r7, #4]
 800b1fe:	681b      	ldr	r3, [r3, #0]
 800b200:	4a17      	ldr	r2, [pc, #92]	@ (800b260 <HAL_TIM_PWM_Start+0x154>)
 800b202:	4293      	cmp	r3, r2
 800b204:	d009      	beq.n	800b21a <HAL_TIM_PWM_Start+0x10e>
 800b206:	687b      	ldr	r3, [r7, #4]
 800b208:	681b      	ldr	r3, [r3, #0]
 800b20a:	4a16      	ldr	r2, [pc, #88]	@ (800b264 <HAL_TIM_PWM_Start+0x158>)
 800b20c:	4293      	cmp	r3, r2
 800b20e:	d004      	beq.n	800b21a <HAL_TIM_PWM_Start+0x10e>
 800b210:	687b      	ldr	r3, [r7, #4]
 800b212:	681b      	ldr	r3, [r3, #0]
 800b214:	4a14      	ldr	r2, [pc, #80]	@ (800b268 <HAL_TIM_PWM_Start+0x15c>)
 800b216:	4293      	cmp	r3, r2
 800b218:	d111      	bne.n	800b23e <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800b21a:	687b      	ldr	r3, [r7, #4]
 800b21c:	681b      	ldr	r3, [r3, #0]
 800b21e:	689b      	ldr	r3, [r3, #8]
 800b220:	f003 0307 	and.w	r3, r3, #7
 800b224:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b226:	68fb      	ldr	r3, [r7, #12]
 800b228:	2b06      	cmp	r3, #6
 800b22a:	d010      	beq.n	800b24e <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 800b22c:	687b      	ldr	r3, [r7, #4]
 800b22e:	681b      	ldr	r3, [r3, #0]
 800b230:	681a      	ldr	r2, [r3, #0]
 800b232:	687b      	ldr	r3, [r7, #4]
 800b234:	681b      	ldr	r3, [r3, #0]
 800b236:	f042 0201 	orr.w	r2, r2, #1
 800b23a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b23c:	e007      	b.n	800b24e <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800b23e:	687b      	ldr	r3, [r7, #4]
 800b240:	681b      	ldr	r3, [r3, #0]
 800b242:	681a      	ldr	r2, [r3, #0]
 800b244:	687b      	ldr	r3, [r7, #4]
 800b246:	681b      	ldr	r3, [r3, #0]
 800b248:	f042 0201 	orr.w	r2, r2, #1
 800b24c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800b24e:	2300      	movs	r3, #0
}
 800b250:	4618      	mov	r0, r3
 800b252:	3710      	adds	r7, #16
 800b254:	46bd      	mov	sp, r7
 800b256:	bd80      	pop	{r7, pc}
 800b258:	40010000 	.word	0x40010000
 800b25c:	40000400 	.word	0x40000400
 800b260:	40000800 	.word	0x40000800
 800b264:	40000c00 	.word	0x40000c00
 800b268:	40014000 	.word	0x40014000

0800b26c <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 800b26c:	b580      	push	{r7, lr}
 800b26e:	b086      	sub	sp, #24
 800b270:	af00      	add	r7, sp, #0
 800b272:	6078      	str	r0, [r7, #4]
 800b274:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800b276:	687b      	ldr	r3, [r7, #4]
 800b278:	2b00      	cmp	r3, #0
 800b27a:	d101      	bne.n	800b280 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800b27c:	2301      	movs	r3, #1
 800b27e:	e097      	b.n	800b3b0 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 800b280:	687b      	ldr	r3, [r7, #4]
 800b282:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b286:	b2db      	uxtb	r3, r3
 800b288:	2b00      	cmp	r3, #0
 800b28a:	d106      	bne.n	800b29a <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800b28c:	687b      	ldr	r3, [r7, #4]
 800b28e:	2200      	movs	r2, #0
 800b290:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 800b294:	6878      	ldr	r0, [r7, #4]
 800b296:	f7f6 feff 	bl	8002098 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b29a:	687b      	ldr	r3, [r7, #4]
 800b29c:	2202      	movs	r2, #2
 800b29e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800b2a2:	687b      	ldr	r3, [r7, #4]
 800b2a4:	681b      	ldr	r3, [r3, #0]
 800b2a6:	689b      	ldr	r3, [r3, #8]
 800b2a8:	687a      	ldr	r2, [r7, #4]
 800b2aa:	6812      	ldr	r2, [r2, #0]
 800b2ac:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800b2b0:	f023 0307 	bic.w	r3, r3, #7
 800b2b4:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800b2b6:	687b      	ldr	r3, [r7, #4]
 800b2b8:	681a      	ldr	r2, [r3, #0]
 800b2ba:	687b      	ldr	r3, [r7, #4]
 800b2bc:	3304      	adds	r3, #4
 800b2be:	4619      	mov	r1, r3
 800b2c0:	4610      	mov	r0, r2
 800b2c2:	f000 fbbf 	bl	800ba44 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800b2c6:	687b      	ldr	r3, [r7, #4]
 800b2c8:	681b      	ldr	r3, [r3, #0]
 800b2ca:	689b      	ldr	r3, [r3, #8]
 800b2cc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800b2ce:	687b      	ldr	r3, [r7, #4]
 800b2d0:	681b      	ldr	r3, [r3, #0]
 800b2d2:	699b      	ldr	r3, [r3, #24]
 800b2d4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800b2d6:	687b      	ldr	r3, [r7, #4]
 800b2d8:	681b      	ldr	r3, [r3, #0]
 800b2da:	6a1b      	ldr	r3, [r3, #32]
 800b2dc:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800b2de:	683b      	ldr	r3, [r7, #0]
 800b2e0:	681b      	ldr	r3, [r3, #0]
 800b2e2:	697a      	ldr	r2, [r7, #20]
 800b2e4:	4313      	orrs	r3, r2
 800b2e6:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 800b2e8:	693b      	ldr	r3, [r7, #16]
 800b2ea:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800b2ee:	f023 0303 	bic.w	r3, r3, #3
 800b2f2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800b2f4:	683b      	ldr	r3, [r7, #0]
 800b2f6:	689a      	ldr	r2, [r3, #8]
 800b2f8:	683b      	ldr	r3, [r7, #0]
 800b2fa:	699b      	ldr	r3, [r3, #24]
 800b2fc:	021b      	lsls	r3, r3, #8
 800b2fe:	4313      	orrs	r3, r2
 800b300:	693a      	ldr	r2, [r7, #16]
 800b302:	4313      	orrs	r3, r2
 800b304:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800b306:	693b      	ldr	r3, [r7, #16]
 800b308:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 800b30c:	f023 030c 	bic.w	r3, r3, #12
 800b310:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800b312:	693b      	ldr	r3, [r7, #16]
 800b314:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800b318:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800b31c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800b31e:	683b      	ldr	r3, [r7, #0]
 800b320:	68da      	ldr	r2, [r3, #12]
 800b322:	683b      	ldr	r3, [r7, #0]
 800b324:	69db      	ldr	r3, [r3, #28]
 800b326:	021b      	lsls	r3, r3, #8
 800b328:	4313      	orrs	r3, r2
 800b32a:	693a      	ldr	r2, [r7, #16]
 800b32c:	4313      	orrs	r3, r2
 800b32e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800b330:	683b      	ldr	r3, [r7, #0]
 800b332:	691b      	ldr	r3, [r3, #16]
 800b334:	011a      	lsls	r2, r3, #4
 800b336:	683b      	ldr	r3, [r7, #0]
 800b338:	6a1b      	ldr	r3, [r3, #32]
 800b33a:	031b      	lsls	r3, r3, #12
 800b33c:	4313      	orrs	r3, r2
 800b33e:	693a      	ldr	r2, [r7, #16]
 800b340:	4313      	orrs	r3, r2
 800b342:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 800b344:	68fb      	ldr	r3, [r7, #12]
 800b346:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 800b34a:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 800b34c:	68fb      	ldr	r3, [r7, #12]
 800b34e:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 800b352:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800b354:	683b      	ldr	r3, [r7, #0]
 800b356:	685a      	ldr	r2, [r3, #4]
 800b358:	683b      	ldr	r3, [r7, #0]
 800b35a:	695b      	ldr	r3, [r3, #20]
 800b35c:	011b      	lsls	r3, r3, #4
 800b35e:	4313      	orrs	r3, r2
 800b360:	68fa      	ldr	r2, [r7, #12]
 800b362:	4313      	orrs	r3, r2
 800b364:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800b366:	687b      	ldr	r3, [r7, #4]
 800b368:	681b      	ldr	r3, [r3, #0]
 800b36a:	697a      	ldr	r2, [r7, #20]
 800b36c:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800b36e:	687b      	ldr	r3, [r7, #4]
 800b370:	681b      	ldr	r3, [r3, #0]
 800b372:	693a      	ldr	r2, [r7, #16]
 800b374:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800b376:	687b      	ldr	r3, [r7, #4]
 800b378:	681b      	ldr	r3, [r3, #0]
 800b37a:	68fa      	ldr	r2, [r7, #12]
 800b37c:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800b37e:	687b      	ldr	r3, [r7, #4]
 800b380:	2201      	movs	r2, #1
 800b382:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800b386:	687b      	ldr	r3, [r7, #4]
 800b388:	2201      	movs	r2, #1
 800b38a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800b38e:	687b      	ldr	r3, [r7, #4]
 800b390:	2201      	movs	r2, #1
 800b392:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800b396:	687b      	ldr	r3, [r7, #4]
 800b398:	2201      	movs	r2, #1
 800b39a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800b39e:	687b      	ldr	r3, [r7, #4]
 800b3a0:	2201      	movs	r2, #1
 800b3a2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800b3a6:	687b      	ldr	r3, [r7, #4]
 800b3a8:	2201      	movs	r2, #1
 800b3aa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800b3ae:	2300      	movs	r3, #0
}
 800b3b0:	4618      	mov	r0, r3
 800b3b2:	3718      	adds	r7, #24
 800b3b4:	46bd      	mov	sp, r7
 800b3b6:	bd80      	pop	{r7, pc}

0800b3b8 <HAL_TIM_Encoder_Start_IT>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800b3b8:	b580      	push	{r7, lr}
 800b3ba:	b084      	sub	sp, #16
 800b3bc:	af00      	add	r7, sp, #0
 800b3be:	6078      	str	r0, [r7, #4]
 800b3c0:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800b3c2:	687b      	ldr	r3, [r7, #4]
 800b3c4:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800b3c8:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800b3ca:	687b      	ldr	r3, [r7, #4]
 800b3cc:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800b3d0:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800b3d2:	687b      	ldr	r3, [r7, #4]
 800b3d4:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800b3d8:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800b3da:	687b      	ldr	r3, [r7, #4]
 800b3dc:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800b3e0:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 800b3e2:	683b      	ldr	r3, [r7, #0]
 800b3e4:	2b00      	cmp	r3, #0
 800b3e6:	d110      	bne.n	800b40a <HAL_TIM_Encoder_Start_IT+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800b3e8:	7bfb      	ldrb	r3, [r7, #15]
 800b3ea:	2b01      	cmp	r3, #1
 800b3ec:	d102      	bne.n	800b3f4 <HAL_TIM_Encoder_Start_IT+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 800b3ee:	7b7b      	ldrb	r3, [r7, #13]
 800b3f0:	2b01      	cmp	r3, #1
 800b3f2:	d001      	beq.n	800b3f8 <HAL_TIM_Encoder_Start_IT+0x40>
    {
      return HAL_ERROR;
 800b3f4:	2301      	movs	r3, #1
 800b3f6:	e089      	b.n	800b50c <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800b3f8:	687b      	ldr	r3, [r7, #4]
 800b3fa:	2202      	movs	r2, #2
 800b3fc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800b400:	687b      	ldr	r3, [r7, #4]
 800b402:	2202      	movs	r2, #2
 800b404:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800b408:	e031      	b.n	800b46e <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 800b40a:	683b      	ldr	r3, [r7, #0]
 800b40c:	2b04      	cmp	r3, #4
 800b40e:	d110      	bne.n	800b432 <HAL_TIM_Encoder_Start_IT+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800b410:	7bbb      	ldrb	r3, [r7, #14]
 800b412:	2b01      	cmp	r3, #1
 800b414:	d102      	bne.n	800b41c <HAL_TIM_Encoder_Start_IT+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800b416:	7b3b      	ldrb	r3, [r7, #12]
 800b418:	2b01      	cmp	r3, #1
 800b41a:	d001      	beq.n	800b420 <HAL_TIM_Encoder_Start_IT+0x68>
    {
      return HAL_ERROR;
 800b41c:	2301      	movs	r3, #1
 800b41e:	e075      	b.n	800b50c <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800b420:	687b      	ldr	r3, [r7, #4]
 800b422:	2202      	movs	r2, #2
 800b424:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800b428:	687b      	ldr	r3, [r7, #4]
 800b42a:	2202      	movs	r2, #2
 800b42c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800b430:	e01d      	b.n	800b46e <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800b432:	7bfb      	ldrb	r3, [r7, #15]
 800b434:	2b01      	cmp	r3, #1
 800b436:	d108      	bne.n	800b44a <HAL_TIM_Encoder_Start_IT+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800b438:	7bbb      	ldrb	r3, [r7, #14]
 800b43a:	2b01      	cmp	r3, #1
 800b43c:	d105      	bne.n	800b44a <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800b43e:	7b7b      	ldrb	r3, [r7, #13]
 800b440:	2b01      	cmp	r3, #1
 800b442:	d102      	bne.n	800b44a <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800b444:	7b3b      	ldrb	r3, [r7, #12]
 800b446:	2b01      	cmp	r3, #1
 800b448:	d001      	beq.n	800b44e <HAL_TIM_Encoder_Start_IT+0x96>
    {
      return HAL_ERROR;
 800b44a:	2301      	movs	r3, #1
 800b44c:	e05e      	b.n	800b50c <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800b44e:	687b      	ldr	r3, [r7, #4]
 800b450:	2202      	movs	r2, #2
 800b452:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800b456:	687b      	ldr	r3, [r7, #4]
 800b458:	2202      	movs	r2, #2
 800b45a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800b45e:	687b      	ldr	r3, [r7, #4]
 800b460:	2202      	movs	r2, #2
 800b462:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800b466:	687b      	ldr	r3, [r7, #4]
 800b468:	2202      	movs	r2, #2
 800b46a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    }
  }

  /* Enable the encoder interface channels */
  /* Enable the capture compare Interrupts 1 and/or 2 */
  switch (Channel)
 800b46e:	683b      	ldr	r3, [r7, #0]
 800b470:	2b00      	cmp	r3, #0
 800b472:	d003      	beq.n	800b47c <HAL_TIM_Encoder_Start_IT+0xc4>
 800b474:	683b      	ldr	r3, [r7, #0]
 800b476:	2b04      	cmp	r3, #4
 800b478:	d010      	beq.n	800b49c <HAL_TIM_Encoder_Start_IT+0xe4>
 800b47a:	e01f      	b.n	800b4bc <HAL_TIM_Encoder_Start_IT+0x104>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800b47c:	687b      	ldr	r3, [r7, #4]
 800b47e:	681b      	ldr	r3, [r3, #0]
 800b480:	2201      	movs	r2, #1
 800b482:	2100      	movs	r1, #0
 800b484:	4618      	mov	r0, r3
 800b486:	f000 fd89 	bl	800bf9c <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800b48a:	687b      	ldr	r3, [r7, #4]
 800b48c:	681b      	ldr	r3, [r3, #0]
 800b48e:	68da      	ldr	r2, [r3, #12]
 800b490:	687b      	ldr	r3, [r7, #4]
 800b492:	681b      	ldr	r3, [r3, #0]
 800b494:	f042 0202 	orr.w	r2, r2, #2
 800b498:	60da      	str	r2, [r3, #12]
      break;
 800b49a:	e02e      	b.n	800b4fa <HAL_TIM_Encoder_Start_IT+0x142>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800b49c:	687b      	ldr	r3, [r7, #4]
 800b49e:	681b      	ldr	r3, [r3, #0]
 800b4a0:	2201      	movs	r2, #1
 800b4a2:	2104      	movs	r1, #4
 800b4a4:	4618      	mov	r0, r3
 800b4a6:	f000 fd79 	bl	800bf9c <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800b4aa:	687b      	ldr	r3, [r7, #4]
 800b4ac:	681b      	ldr	r3, [r3, #0]
 800b4ae:	68da      	ldr	r2, [r3, #12]
 800b4b0:	687b      	ldr	r3, [r7, #4]
 800b4b2:	681b      	ldr	r3, [r3, #0]
 800b4b4:	f042 0204 	orr.w	r2, r2, #4
 800b4b8:	60da      	str	r2, [r3, #12]
      break;
 800b4ba:	e01e      	b.n	800b4fa <HAL_TIM_Encoder_Start_IT+0x142>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800b4bc:	687b      	ldr	r3, [r7, #4]
 800b4be:	681b      	ldr	r3, [r3, #0]
 800b4c0:	2201      	movs	r2, #1
 800b4c2:	2100      	movs	r1, #0
 800b4c4:	4618      	mov	r0, r3
 800b4c6:	f000 fd69 	bl	800bf9c <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800b4ca:	687b      	ldr	r3, [r7, #4]
 800b4cc:	681b      	ldr	r3, [r3, #0]
 800b4ce:	2201      	movs	r2, #1
 800b4d0:	2104      	movs	r1, #4
 800b4d2:	4618      	mov	r0, r3
 800b4d4:	f000 fd62 	bl	800bf9c <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800b4d8:	687b      	ldr	r3, [r7, #4]
 800b4da:	681b      	ldr	r3, [r3, #0]
 800b4dc:	68da      	ldr	r2, [r3, #12]
 800b4de:	687b      	ldr	r3, [r7, #4]
 800b4e0:	681b      	ldr	r3, [r3, #0]
 800b4e2:	f042 0202 	orr.w	r2, r2, #2
 800b4e6:	60da      	str	r2, [r3, #12]
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800b4e8:	687b      	ldr	r3, [r7, #4]
 800b4ea:	681b      	ldr	r3, [r3, #0]
 800b4ec:	68da      	ldr	r2, [r3, #12]
 800b4ee:	687b      	ldr	r3, [r7, #4]
 800b4f0:	681b      	ldr	r3, [r3, #0]
 800b4f2:	f042 0204 	orr.w	r2, r2, #4
 800b4f6:	60da      	str	r2, [r3, #12]
      break;
 800b4f8:	bf00      	nop
    }
  }

  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800b4fa:	687b      	ldr	r3, [r7, #4]
 800b4fc:	681b      	ldr	r3, [r3, #0]
 800b4fe:	681a      	ldr	r2, [r3, #0]
 800b500:	687b      	ldr	r3, [r7, #4]
 800b502:	681b      	ldr	r3, [r3, #0]
 800b504:	f042 0201 	orr.w	r2, r2, #1
 800b508:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800b50a:	2300      	movs	r3, #0
}
 800b50c:	4618      	mov	r0, r3
 800b50e:	3710      	adds	r7, #16
 800b510:	46bd      	mov	sp, r7
 800b512:	bd80      	pop	{r7, pc}

0800b514 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800b514:	b580      	push	{r7, lr}
 800b516:	b084      	sub	sp, #16
 800b518:	af00      	add	r7, sp, #0
 800b51a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800b51c:	687b      	ldr	r3, [r7, #4]
 800b51e:	681b      	ldr	r3, [r3, #0]
 800b520:	68db      	ldr	r3, [r3, #12]
 800b522:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800b524:	687b      	ldr	r3, [r7, #4]
 800b526:	681b      	ldr	r3, [r3, #0]
 800b528:	691b      	ldr	r3, [r3, #16]
 800b52a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800b52c:	68bb      	ldr	r3, [r7, #8]
 800b52e:	f003 0302 	and.w	r3, r3, #2
 800b532:	2b00      	cmp	r3, #0
 800b534:	d020      	beq.n	800b578 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800b536:	68fb      	ldr	r3, [r7, #12]
 800b538:	f003 0302 	and.w	r3, r3, #2
 800b53c:	2b00      	cmp	r3, #0
 800b53e:	d01b      	beq.n	800b578 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800b540:	687b      	ldr	r3, [r7, #4]
 800b542:	681b      	ldr	r3, [r3, #0]
 800b544:	f06f 0202 	mvn.w	r2, #2
 800b548:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800b54a:	687b      	ldr	r3, [r7, #4]
 800b54c:	2201      	movs	r2, #1
 800b54e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800b550:	687b      	ldr	r3, [r7, #4]
 800b552:	681b      	ldr	r3, [r3, #0]
 800b554:	699b      	ldr	r3, [r3, #24]
 800b556:	f003 0303 	and.w	r3, r3, #3
 800b55a:	2b00      	cmp	r3, #0
 800b55c:	d003      	beq.n	800b566 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800b55e:	6878      	ldr	r0, [r7, #4]
 800b560:	f7f6 f9ba 	bl	80018d8 <HAL_TIM_IC_CaptureCallback>
 800b564:	e005      	b.n	800b572 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800b566:	6878      	ldr	r0, [r7, #4]
 800b568:	f000 fa4d 	bl	800ba06 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b56c:	6878      	ldr	r0, [r7, #4]
 800b56e:	f000 fa54 	bl	800ba1a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b572:	687b      	ldr	r3, [r7, #4]
 800b574:	2200      	movs	r2, #0
 800b576:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800b578:	68bb      	ldr	r3, [r7, #8]
 800b57a:	f003 0304 	and.w	r3, r3, #4
 800b57e:	2b00      	cmp	r3, #0
 800b580:	d020      	beq.n	800b5c4 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800b582:	68fb      	ldr	r3, [r7, #12]
 800b584:	f003 0304 	and.w	r3, r3, #4
 800b588:	2b00      	cmp	r3, #0
 800b58a:	d01b      	beq.n	800b5c4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800b58c:	687b      	ldr	r3, [r7, #4]
 800b58e:	681b      	ldr	r3, [r3, #0]
 800b590:	f06f 0204 	mvn.w	r2, #4
 800b594:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800b596:	687b      	ldr	r3, [r7, #4]
 800b598:	2202      	movs	r2, #2
 800b59a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800b59c:	687b      	ldr	r3, [r7, #4]
 800b59e:	681b      	ldr	r3, [r3, #0]
 800b5a0:	699b      	ldr	r3, [r3, #24]
 800b5a2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800b5a6:	2b00      	cmp	r3, #0
 800b5a8:	d003      	beq.n	800b5b2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800b5aa:	6878      	ldr	r0, [r7, #4]
 800b5ac:	f7f6 f994 	bl	80018d8 <HAL_TIM_IC_CaptureCallback>
 800b5b0:	e005      	b.n	800b5be <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800b5b2:	6878      	ldr	r0, [r7, #4]
 800b5b4:	f000 fa27 	bl	800ba06 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b5b8:	6878      	ldr	r0, [r7, #4]
 800b5ba:	f000 fa2e 	bl	800ba1a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b5be:	687b      	ldr	r3, [r7, #4]
 800b5c0:	2200      	movs	r2, #0
 800b5c2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800b5c4:	68bb      	ldr	r3, [r7, #8]
 800b5c6:	f003 0308 	and.w	r3, r3, #8
 800b5ca:	2b00      	cmp	r3, #0
 800b5cc:	d020      	beq.n	800b610 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800b5ce:	68fb      	ldr	r3, [r7, #12]
 800b5d0:	f003 0308 	and.w	r3, r3, #8
 800b5d4:	2b00      	cmp	r3, #0
 800b5d6:	d01b      	beq.n	800b610 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800b5d8:	687b      	ldr	r3, [r7, #4]
 800b5da:	681b      	ldr	r3, [r3, #0]
 800b5dc:	f06f 0208 	mvn.w	r2, #8
 800b5e0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800b5e2:	687b      	ldr	r3, [r7, #4]
 800b5e4:	2204      	movs	r2, #4
 800b5e6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800b5e8:	687b      	ldr	r3, [r7, #4]
 800b5ea:	681b      	ldr	r3, [r3, #0]
 800b5ec:	69db      	ldr	r3, [r3, #28]
 800b5ee:	f003 0303 	and.w	r3, r3, #3
 800b5f2:	2b00      	cmp	r3, #0
 800b5f4:	d003      	beq.n	800b5fe <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800b5f6:	6878      	ldr	r0, [r7, #4]
 800b5f8:	f7f6 f96e 	bl	80018d8 <HAL_TIM_IC_CaptureCallback>
 800b5fc:	e005      	b.n	800b60a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800b5fe:	6878      	ldr	r0, [r7, #4]
 800b600:	f000 fa01 	bl	800ba06 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b604:	6878      	ldr	r0, [r7, #4]
 800b606:	f000 fa08 	bl	800ba1a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b60a:	687b      	ldr	r3, [r7, #4]
 800b60c:	2200      	movs	r2, #0
 800b60e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800b610:	68bb      	ldr	r3, [r7, #8]
 800b612:	f003 0310 	and.w	r3, r3, #16
 800b616:	2b00      	cmp	r3, #0
 800b618:	d020      	beq.n	800b65c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800b61a:	68fb      	ldr	r3, [r7, #12]
 800b61c:	f003 0310 	and.w	r3, r3, #16
 800b620:	2b00      	cmp	r3, #0
 800b622:	d01b      	beq.n	800b65c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800b624:	687b      	ldr	r3, [r7, #4]
 800b626:	681b      	ldr	r3, [r3, #0]
 800b628:	f06f 0210 	mvn.w	r2, #16
 800b62c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800b62e:	687b      	ldr	r3, [r7, #4]
 800b630:	2208      	movs	r2, #8
 800b632:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800b634:	687b      	ldr	r3, [r7, #4]
 800b636:	681b      	ldr	r3, [r3, #0]
 800b638:	69db      	ldr	r3, [r3, #28]
 800b63a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800b63e:	2b00      	cmp	r3, #0
 800b640:	d003      	beq.n	800b64a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800b642:	6878      	ldr	r0, [r7, #4]
 800b644:	f7f6 f948 	bl	80018d8 <HAL_TIM_IC_CaptureCallback>
 800b648:	e005      	b.n	800b656 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800b64a:	6878      	ldr	r0, [r7, #4]
 800b64c:	f000 f9db 	bl	800ba06 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b650:	6878      	ldr	r0, [r7, #4]
 800b652:	f000 f9e2 	bl	800ba1a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b656:	687b      	ldr	r3, [r7, #4]
 800b658:	2200      	movs	r2, #0
 800b65a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800b65c:	68bb      	ldr	r3, [r7, #8]
 800b65e:	f003 0301 	and.w	r3, r3, #1
 800b662:	2b00      	cmp	r3, #0
 800b664:	d00c      	beq.n	800b680 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800b666:	68fb      	ldr	r3, [r7, #12]
 800b668:	f003 0301 	and.w	r3, r3, #1
 800b66c:	2b00      	cmp	r3, #0
 800b66e:	d007      	beq.n	800b680 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800b670:	687b      	ldr	r3, [r7, #4]
 800b672:	681b      	ldr	r3, [r3, #0]
 800b674:	f06f 0201 	mvn.w	r2, #1
 800b678:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800b67a:	6878      	ldr	r0, [r7, #4]
 800b67c:	f7f6 f95e 	bl	800193c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800b680:	68bb      	ldr	r3, [r7, #8]
 800b682:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b686:	2b00      	cmp	r3, #0
 800b688:	d00c      	beq.n	800b6a4 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800b68a:	68fb      	ldr	r3, [r7, #12]
 800b68c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b690:	2b00      	cmp	r3, #0
 800b692:	d007      	beq.n	800b6a4 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800b694:	687b      	ldr	r3, [r7, #4]
 800b696:	681b      	ldr	r3, [r3, #0]
 800b698:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 800b69c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800b69e:	6878      	ldr	r0, [r7, #4]
 800b6a0:	f000 fd1a 	bl	800c0d8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800b6a4:	68bb      	ldr	r3, [r7, #8]
 800b6a6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b6aa:	2b00      	cmp	r3, #0
 800b6ac:	d00c      	beq.n	800b6c8 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800b6ae:	68fb      	ldr	r3, [r7, #12]
 800b6b0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b6b4:	2b00      	cmp	r3, #0
 800b6b6:	d007      	beq.n	800b6c8 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800b6b8:	687b      	ldr	r3, [r7, #4]
 800b6ba:	681b      	ldr	r3, [r3, #0]
 800b6bc:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800b6c0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800b6c2:	6878      	ldr	r0, [r7, #4]
 800b6c4:	f000 f9b3 	bl	800ba2e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800b6c8:	68bb      	ldr	r3, [r7, #8]
 800b6ca:	f003 0320 	and.w	r3, r3, #32
 800b6ce:	2b00      	cmp	r3, #0
 800b6d0:	d00c      	beq.n	800b6ec <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800b6d2:	68fb      	ldr	r3, [r7, #12]
 800b6d4:	f003 0320 	and.w	r3, r3, #32
 800b6d8:	2b00      	cmp	r3, #0
 800b6da:	d007      	beq.n	800b6ec <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800b6dc:	687b      	ldr	r3, [r7, #4]
 800b6de:	681b      	ldr	r3, [r3, #0]
 800b6e0:	f06f 0220 	mvn.w	r2, #32
 800b6e4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800b6e6:	6878      	ldr	r0, [r7, #4]
 800b6e8:	f000 fcec 	bl	800c0c4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800b6ec:	bf00      	nop
 800b6ee:	3710      	adds	r7, #16
 800b6f0:	46bd      	mov	sp, r7
 800b6f2:	bd80      	pop	{r7, pc}

0800b6f4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800b6f4:	b580      	push	{r7, lr}
 800b6f6:	b086      	sub	sp, #24
 800b6f8:	af00      	add	r7, sp, #0
 800b6fa:	60f8      	str	r0, [r7, #12]
 800b6fc:	60b9      	str	r1, [r7, #8]
 800b6fe:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800b700:	2300      	movs	r3, #0
 800b702:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800b704:	68fb      	ldr	r3, [r7, #12]
 800b706:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800b70a:	2b01      	cmp	r3, #1
 800b70c:	d101      	bne.n	800b712 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800b70e:	2302      	movs	r3, #2
 800b710:	e0ae      	b.n	800b870 <HAL_TIM_PWM_ConfigChannel+0x17c>
 800b712:	68fb      	ldr	r3, [r7, #12]
 800b714:	2201      	movs	r2, #1
 800b716:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800b71a:	687b      	ldr	r3, [r7, #4]
 800b71c:	2b0c      	cmp	r3, #12
 800b71e:	f200 809f 	bhi.w	800b860 <HAL_TIM_PWM_ConfigChannel+0x16c>
 800b722:	a201      	add	r2, pc, #4	@ (adr r2, 800b728 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800b724:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b728:	0800b75d 	.word	0x0800b75d
 800b72c:	0800b861 	.word	0x0800b861
 800b730:	0800b861 	.word	0x0800b861
 800b734:	0800b861 	.word	0x0800b861
 800b738:	0800b79d 	.word	0x0800b79d
 800b73c:	0800b861 	.word	0x0800b861
 800b740:	0800b861 	.word	0x0800b861
 800b744:	0800b861 	.word	0x0800b861
 800b748:	0800b7df 	.word	0x0800b7df
 800b74c:	0800b861 	.word	0x0800b861
 800b750:	0800b861 	.word	0x0800b861
 800b754:	0800b861 	.word	0x0800b861
 800b758:	0800b81f 	.word	0x0800b81f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800b75c:	68fb      	ldr	r3, [r7, #12]
 800b75e:	681b      	ldr	r3, [r3, #0]
 800b760:	68b9      	ldr	r1, [r7, #8]
 800b762:	4618      	mov	r0, r3
 800b764:	f000 f9f4 	bl	800bb50 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800b768:	68fb      	ldr	r3, [r7, #12]
 800b76a:	681b      	ldr	r3, [r3, #0]
 800b76c:	699a      	ldr	r2, [r3, #24]
 800b76e:	68fb      	ldr	r3, [r7, #12]
 800b770:	681b      	ldr	r3, [r3, #0]
 800b772:	f042 0208 	orr.w	r2, r2, #8
 800b776:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800b778:	68fb      	ldr	r3, [r7, #12]
 800b77a:	681b      	ldr	r3, [r3, #0]
 800b77c:	699a      	ldr	r2, [r3, #24]
 800b77e:	68fb      	ldr	r3, [r7, #12]
 800b780:	681b      	ldr	r3, [r3, #0]
 800b782:	f022 0204 	bic.w	r2, r2, #4
 800b786:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800b788:	68fb      	ldr	r3, [r7, #12]
 800b78a:	681b      	ldr	r3, [r3, #0]
 800b78c:	6999      	ldr	r1, [r3, #24]
 800b78e:	68bb      	ldr	r3, [r7, #8]
 800b790:	691a      	ldr	r2, [r3, #16]
 800b792:	68fb      	ldr	r3, [r7, #12]
 800b794:	681b      	ldr	r3, [r3, #0]
 800b796:	430a      	orrs	r2, r1
 800b798:	619a      	str	r2, [r3, #24]
      break;
 800b79a:	e064      	b.n	800b866 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800b79c:	68fb      	ldr	r3, [r7, #12]
 800b79e:	681b      	ldr	r3, [r3, #0]
 800b7a0:	68b9      	ldr	r1, [r7, #8]
 800b7a2:	4618      	mov	r0, r3
 800b7a4:	f000 fa3a 	bl	800bc1c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800b7a8:	68fb      	ldr	r3, [r7, #12]
 800b7aa:	681b      	ldr	r3, [r3, #0]
 800b7ac:	699a      	ldr	r2, [r3, #24]
 800b7ae:	68fb      	ldr	r3, [r7, #12]
 800b7b0:	681b      	ldr	r3, [r3, #0]
 800b7b2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800b7b6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800b7b8:	68fb      	ldr	r3, [r7, #12]
 800b7ba:	681b      	ldr	r3, [r3, #0]
 800b7bc:	699a      	ldr	r2, [r3, #24]
 800b7be:	68fb      	ldr	r3, [r7, #12]
 800b7c0:	681b      	ldr	r3, [r3, #0]
 800b7c2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800b7c6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800b7c8:	68fb      	ldr	r3, [r7, #12]
 800b7ca:	681b      	ldr	r3, [r3, #0]
 800b7cc:	6999      	ldr	r1, [r3, #24]
 800b7ce:	68bb      	ldr	r3, [r7, #8]
 800b7d0:	691b      	ldr	r3, [r3, #16]
 800b7d2:	021a      	lsls	r2, r3, #8
 800b7d4:	68fb      	ldr	r3, [r7, #12]
 800b7d6:	681b      	ldr	r3, [r3, #0]
 800b7d8:	430a      	orrs	r2, r1
 800b7da:	619a      	str	r2, [r3, #24]
      break;
 800b7dc:	e043      	b.n	800b866 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800b7de:	68fb      	ldr	r3, [r7, #12]
 800b7e0:	681b      	ldr	r3, [r3, #0]
 800b7e2:	68b9      	ldr	r1, [r7, #8]
 800b7e4:	4618      	mov	r0, r3
 800b7e6:	f000 fa85 	bl	800bcf4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800b7ea:	68fb      	ldr	r3, [r7, #12]
 800b7ec:	681b      	ldr	r3, [r3, #0]
 800b7ee:	69da      	ldr	r2, [r3, #28]
 800b7f0:	68fb      	ldr	r3, [r7, #12]
 800b7f2:	681b      	ldr	r3, [r3, #0]
 800b7f4:	f042 0208 	orr.w	r2, r2, #8
 800b7f8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800b7fa:	68fb      	ldr	r3, [r7, #12]
 800b7fc:	681b      	ldr	r3, [r3, #0]
 800b7fe:	69da      	ldr	r2, [r3, #28]
 800b800:	68fb      	ldr	r3, [r7, #12]
 800b802:	681b      	ldr	r3, [r3, #0]
 800b804:	f022 0204 	bic.w	r2, r2, #4
 800b808:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800b80a:	68fb      	ldr	r3, [r7, #12]
 800b80c:	681b      	ldr	r3, [r3, #0]
 800b80e:	69d9      	ldr	r1, [r3, #28]
 800b810:	68bb      	ldr	r3, [r7, #8]
 800b812:	691a      	ldr	r2, [r3, #16]
 800b814:	68fb      	ldr	r3, [r7, #12]
 800b816:	681b      	ldr	r3, [r3, #0]
 800b818:	430a      	orrs	r2, r1
 800b81a:	61da      	str	r2, [r3, #28]
      break;
 800b81c:	e023      	b.n	800b866 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800b81e:	68fb      	ldr	r3, [r7, #12]
 800b820:	681b      	ldr	r3, [r3, #0]
 800b822:	68b9      	ldr	r1, [r7, #8]
 800b824:	4618      	mov	r0, r3
 800b826:	f000 facf 	bl	800bdc8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800b82a:	68fb      	ldr	r3, [r7, #12]
 800b82c:	681b      	ldr	r3, [r3, #0]
 800b82e:	69da      	ldr	r2, [r3, #28]
 800b830:	68fb      	ldr	r3, [r7, #12]
 800b832:	681b      	ldr	r3, [r3, #0]
 800b834:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800b838:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800b83a:	68fb      	ldr	r3, [r7, #12]
 800b83c:	681b      	ldr	r3, [r3, #0]
 800b83e:	69da      	ldr	r2, [r3, #28]
 800b840:	68fb      	ldr	r3, [r7, #12]
 800b842:	681b      	ldr	r3, [r3, #0]
 800b844:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800b848:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800b84a:	68fb      	ldr	r3, [r7, #12]
 800b84c:	681b      	ldr	r3, [r3, #0]
 800b84e:	69d9      	ldr	r1, [r3, #28]
 800b850:	68bb      	ldr	r3, [r7, #8]
 800b852:	691b      	ldr	r3, [r3, #16]
 800b854:	021a      	lsls	r2, r3, #8
 800b856:	68fb      	ldr	r3, [r7, #12]
 800b858:	681b      	ldr	r3, [r3, #0]
 800b85a:	430a      	orrs	r2, r1
 800b85c:	61da      	str	r2, [r3, #28]
      break;
 800b85e:	e002      	b.n	800b866 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 800b860:	2301      	movs	r3, #1
 800b862:	75fb      	strb	r3, [r7, #23]
      break;
 800b864:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800b866:	68fb      	ldr	r3, [r7, #12]
 800b868:	2200      	movs	r2, #0
 800b86a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800b86e:	7dfb      	ldrb	r3, [r7, #23]
}
 800b870:	4618      	mov	r0, r3
 800b872:	3718      	adds	r7, #24
 800b874:	46bd      	mov	sp, r7
 800b876:	bd80      	pop	{r7, pc}

0800b878 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800b878:	b580      	push	{r7, lr}
 800b87a:	b084      	sub	sp, #16
 800b87c:	af00      	add	r7, sp, #0
 800b87e:	6078      	str	r0, [r7, #4]
 800b880:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800b882:	2300      	movs	r3, #0
 800b884:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800b886:	687b      	ldr	r3, [r7, #4]
 800b888:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800b88c:	2b01      	cmp	r3, #1
 800b88e:	d101      	bne.n	800b894 <HAL_TIM_ConfigClockSource+0x1c>
 800b890:	2302      	movs	r3, #2
 800b892:	e0b4      	b.n	800b9fe <HAL_TIM_ConfigClockSource+0x186>
 800b894:	687b      	ldr	r3, [r7, #4]
 800b896:	2201      	movs	r2, #1
 800b898:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800b89c:	687b      	ldr	r3, [r7, #4]
 800b89e:	2202      	movs	r2, #2
 800b8a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800b8a4:	687b      	ldr	r3, [r7, #4]
 800b8a6:	681b      	ldr	r3, [r3, #0]
 800b8a8:	689b      	ldr	r3, [r3, #8]
 800b8aa:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800b8ac:	68bb      	ldr	r3, [r7, #8]
 800b8ae:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800b8b2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800b8b4:	68bb      	ldr	r3, [r7, #8]
 800b8b6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800b8ba:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800b8bc:	687b      	ldr	r3, [r7, #4]
 800b8be:	681b      	ldr	r3, [r3, #0]
 800b8c0:	68ba      	ldr	r2, [r7, #8]
 800b8c2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800b8c4:	683b      	ldr	r3, [r7, #0]
 800b8c6:	681b      	ldr	r3, [r3, #0]
 800b8c8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800b8cc:	d03e      	beq.n	800b94c <HAL_TIM_ConfigClockSource+0xd4>
 800b8ce:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800b8d2:	f200 8087 	bhi.w	800b9e4 <HAL_TIM_ConfigClockSource+0x16c>
 800b8d6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b8da:	f000 8086 	beq.w	800b9ea <HAL_TIM_ConfigClockSource+0x172>
 800b8de:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b8e2:	d87f      	bhi.n	800b9e4 <HAL_TIM_ConfigClockSource+0x16c>
 800b8e4:	2b70      	cmp	r3, #112	@ 0x70
 800b8e6:	d01a      	beq.n	800b91e <HAL_TIM_ConfigClockSource+0xa6>
 800b8e8:	2b70      	cmp	r3, #112	@ 0x70
 800b8ea:	d87b      	bhi.n	800b9e4 <HAL_TIM_ConfigClockSource+0x16c>
 800b8ec:	2b60      	cmp	r3, #96	@ 0x60
 800b8ee:	d050      	beq.n	800b992 <HAL_TIM_ConfigClockSource+0x11a>
 800b8f0:	2b60      	cmp	r3, #96	@ 0x60
 800b8f2:	d877      	bhi.n	800b9e4 <HAL_TIM_ConfigClockSource+0x16c>
 800b8f4:	2b50      	cmp	r3, #80	@ 0x50
 800b8f6:	d03c      	beq.n	800b972 <HAL_TIM_ConfigClockSource+0xfa>
 800b8f8:	2b50      	cmp	r3, #80	@ 0x50
 800b8fa:	d873      	bhi.n	800b9e4 <HAL_TIM_ConfigClockSource+0x16c>
 800b8fc:	2b40      	cmp	r3, #64	@ 0x40
 800b8fe:	d058      	beq.n	800b9b2 <HAL_TIM_ConfigClockSource+0x13a>
 800b900:	2b40      	cmp	r3, #64	@ 0x40
 800b902:	d86f      	bhi.n	800b9e4 <HAL_TIM_ConfigClockSource+0x16c>
 800b904:	2b30      	cmp	r3, #48	@ 0x30
 800b906:	d064      	beq.n	800b9d2 <HAL_TIM_ConfigClockSource+0x15a>
 800b908:	2b30      	cmp	r3, #48	@ 0x30
 800b90a:	d86b      	bhi.n	800b9e4 <HAL_TIM_ConfigClockSource+0x16c>
 800b90c:	2b20      	cmp	r3, #32
 800b90e:	d060      	beq.n	800b9d2 <HAL_TIM_ConfigClockSource+0x15a>
 800b910:	2b20      	cmp	r3, #32
 800b912:	d867      	bhi.n	800b9e4 <HAL_TIM_ConfigClockSource+0x16c>
 800b914:	2b00      	cmp	r3, #0
 800b916:	d05c      	beq.n	800b9d2 <HAL_TIM_ConfigClockSource+0x15a>
 800b918:	2b10      	cmp	r3, #16
 800b91a:	d05a      	beq.n	800b9d2 <HAL_TIM_ConfigClockSource+0x15a>
 800b91c:	e062      	b.n	800b9e4 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800b91e:	687b      	ldr	r3, [r7, #4]
 800b920:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800b922:	683b      	ldr	r3, [r7, #0]
 800b924:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800b926:	683b      	ldr	r3, [r7, #0]
 800b928:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800b92a:	683b      	ldr	r3, [r7, #0]
 800b92c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800b92e:	f000 fb15 	bl	800bf5c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800b932:	687b      	ldr	r3, [r7, #4]
 800b934:	681b      	ldr	r3, [r3, #0]
 800b936:	689b      	ldr	r3, [r3, #8]
 800b938:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800b93a:	68bb      	ldr	r3, [r7, #8]
 800b93c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800b940:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800b942:	687b      	ldr	r3, [r7, #4]
 800b944:	681b      	ldr	r3, [r3, #0]
 800b946:	68ba      	ldr	r2, [r7, #8]
 800b948:	609a      	str	r2, [r3, #8]
      break;
 800b94a:	e04f      	b.n	800b9ec <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800b94c:	687b      	ldr	r3, [r7, #4]
 800b94e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800b950:	683b      	ldr	r3, [r7, #0]
 800b952:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800b954:	683b      	ldr	r3, [r7, #0]
 800b956:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800b958:	683b      	ldr	r3, [r7, #0]
 800b95a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800b95c:	f000 fafe 	bl	800bf5c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800b960:	687b      	ldr	r3, [r7, #4]
 800b962:	681b      	ldr	r3, [r3, #0]
 800b964:	689a      	ldr	r2, [r3, #8]
 800b966:	687b      	ldr	r3, [r7, #4]
 800b968:	681b      	ldr	r3, [r3, #0]
 800b96a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800b96e:	609a      	str	r2, [r3, #8]
      break;
 800b970:	e03c      	b.n	800b9ec <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800b972:	687b      	ldr	r3, [r7, #4]
 800b974:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800b976:	683b      	ldr	r3, [r7, #0]
 800b978:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800b97a:	683b      	ldr	r3, [r7, #0]
 800b97c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800b97e:	461a      	mov	r2, r3
 800b980:	f000 fa72 	bl	800be68 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800b984:	687b      	ldr	r3, [r7, #4]
 800b986:	681b      	ldr	r3, [r3, #0]
 800b988:	2150      	movs	r1, #80	@ 0x50
 800b98a:	4618      	mov	r0, r3
 800b98c:	f000 facb 	bl	800bf26 <TIM_ITRx_SetConfig>
      break;
 800b990:	e02c      	b.n	800b9ec <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800b992:	687b      	ldr	r3, [r7, #4]
 800b994:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800b996:	683b      	ldr	r3, [r7, #0]
 800b998:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800b99a:	683b      	ldr	r3, [r7, #0]
 800b99c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800b99e:	461a      	mov	r2, r3
 800b9a0:	f000 fa91 	bl	800bec6 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800b9a4:	687b      	ldr	r3, [r7, #4]
 800b9a6:	681b      	ldr	r3, [r3, #0]
 800b9a8:	2160      	movs	r1, #96	@ 0x60
 800b9aa:	4618      	mov	r0, r3
 800b9ac:	f000 fabb 	bl	800bf26 <TIM_ITRx_SetConfig>
      break;
 800b9b0:	e01c      	b.n	800b9ec <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800b9b2:	687b      	ldr	r3, [r7, #4]
 800b9b4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800b9b6:	683b      	ldr	r3, [r7, #0]
 800b9b8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800b9ba:	683b      	ldr	r3, [r7, #0]
 800b9bc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800b9be:	461a      	mov	r2, r3
 800b9c0:	f000 fa52 	bl	800be68 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800b9c4:	687b      	ldr	r3, [r7, #4]
 800b9c6:	681b      	ldr	r3, [r3, #0]
 800b9c8:	2140      	movs	r1, #64	@ 0x40
 800b9ca:	4618      	mov	r0, r3
 800b9cc:	f000 faab 	bl	800bf26 <TIM_ITRx_SetConfig>
      break;
 800b9d0:	e00c      	b.n	800b9ec <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800b9d2:	687b      	ldr	r3, [r7, #4]
 800b9d4:	681a      	ldr	r2, [r3, #0]
 800b9d6:	683b      	ldr	r3, [r7, #0]
 800b9d8:	681b      	ldr	r3, [r3, #0]
 800b9da:	4619      	mov	r1, r3
 800b9dc:	4610      	mov	r0, r2
 800b9de:	f000 faa2 	bl	800bf26 <TIM_ITRx_SetConfig>
      break;
 800b9e2:	e003      	b.n	800b9ec <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800b9e4:	2301      	movs	r3, #1
 800b9e6:	73fb      	strb	r3, [r7, #15]
      break;
 800b9e8:	e000      	b.n	800b9ec <HAL_TIM_ConfigClockSource+0x174>
      break;
 800b9ea:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800b9ec:	687b      	ldr	r3, [r7, #4]
 800b9ee:	2201      	movs	r2, #1
 800b9f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800b9f4:	687b      	ldr	r3, [r7, #4]
 800b9f6:	2200      	movs	r2, #0
 800b9f8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800b9fc:	7bfb      	ldrb	r3, [r7, #15]
}
 800b9fe:	4618      	mov	r0, r3
 800ba00:	3710      	adds	r7, #16
 800ba02:	46bd      	mov	sp, r7
 800ba04:	bd80      	pop	{r7, pc}

0800ba06 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800ba06:	b480      	push	{r7}
 800ba08:	b083      	sub	sp, #12
 800ba0a:	af00      	add	r7, sp, #0
 800ba0c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800ba0e:	bf00      	nop
 800ba10:	370c      	adds	r7, #12
 800ba12:	46bd      	mov	sp, r7
 800ba14:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba18:	4770      	bx	lr

0800ba1a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800ba1a:	b480      	push	{r7}
 800ba1c:	b083      	sub	sp, #12
 800ba1e:	af00      	add	r7, sp, #0
 800ba20:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800ba22:	bf00      	nop
 800ba24:	370c      	adds	r7, #12
 800ba26:	46bd      	mov	sp, r7
 800ba28:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba2c:	4770      	bx	lr

0800ba2e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800ba2e:	b480      	push	{r7}
 800ba30:	b083      	sub	sp, #12
 800ba32:	af00      	add	r7, sp, #0
 800ba34:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800ba36:	bf00      	nop
 800ba38:	370c      	adds	r7, #12
 800ba3a:	46bd      	mov	sp, r7
 800ba3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba40:	4770      	bx	lr
	...

0800ba44 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800ba44:	b480      	push	{r7}
 800ba46:	b085      	sub	sp, #20
 800ba48:	af00      	add	r7, sp, #0
 800ba4a:	6078      	str	r0, [r7, #4]
 800ba4c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800ba4e:	687b      	ldr	r3, [r7, #4]
 800ba50:	681b      	ldr	r3, [r3, #0]
 800ba52:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800ba54:	687b      	ldr	r3, [r7, #4]
 800ba56:	4a37      	ldr	r2, [pc, #220]	@ (800bb34 <TIM_Base_SetConfig+0xf0>)
 800ba58:	4293      	cmp	r3, r2
 800ba5a:	d00f      	beq.n	800ba7c <TIM_Base_SetConfig+0x38>
 800ba5c:	687b      	ldr	r3, [r7, #4]
 800ba5e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ba62:	d00b      	beq.n	800ba7c <TIM_Base_SetConfig+0x38>
 800ba64:	687b      	ldr	r3, [r7, #4]
 800ba66:	4a34      	ldr	r2, [pc, #208]	@ (800bb38 <TIM_Base_SetConfig+0xf4>)
 800ba68:	4293      	cmp	r3, r2
 800ba6a:	d007      	beq.n	800ba7c <TIM_Base_SetConfig+0x38>
 800ba6c:	687b      	ldr	r3, [r7, #4]
 800ba6e:	4a33      	ldr	r2, [pc, #204]	@ (800bb3c <TIM_Base_SetConfig+0xf8>)
 800ba70:	4293      	cmp	r3, r2
 800ba72:	d003      	beq.n	800ba7c <TIM_Base_SetConfig+0x38>
 800ba74:	687b      	ldr	r3, [r7, #4]
 800ba76:	4a32      	ldr	r2, [pc, #200]	@ (800bb40 <TIM_Base_SetConfig+0xfc>)
 800ba78:	4293      	cmp	r3, r2
 800ba7a:	d108      	bne.n	800ba8e <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800ba7c:	68fb      	ldr	r3, [r7, #12]
 800ba7e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ba82:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800ba84:	683b      	ldr	r3, [r7, #0]
 800ba86:	685b      	ldr	r3, [r3, #4]
 800ba88:	68fa      	ldr	r2, [r7, #12]
 800ba8a:	4313      	orrs	r3, r2
 800ba8c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800ba8e:	687b      	ldr	r3, [r7, #4]
 800ba90:	4a28      	ldr	r2, [pc, #160]	@ (800bb34 <TIM_Base_SetConfig+0xf0>)
 800ba92:	4293      	cmp	r3, r2
 800ba94:	d01b      	beq.n	800bace <TIM_Base_SetConfig+0x8a>
 800ba96:	687b      	ldr	r3, [r7, #4]
 800ba98:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ba9c:	d017      	beq.n	800bace <TIM_Base_SetConfig+0x8a>
 800ba9e:	687b      	ldr	r3, [r7, #4]
 800baa0:	4a25      	ldr	r2, [pc, #148]	@ (800bb38 <TIM_Base_SetConfig+0xf4>)
 800baa2:	4293      	cmp	r3, r2
 800baa4:	d013      	beq.n	800bace <TIM_Base_SetConfig+0x8a>
 800baa6:	687b      	ldr	r3, [r7, #4]
 800baa8:	4a24      	ldr	r2, [pc, #144]	@ (800bb3c <TIM_Base_SetConfig+0xf8>)
 800baaa:	4293      	cmp	r3, r2
 800baac:	d00f      	beq.n	800bace <TIM_Base_SetConfig+0x8a>
 800baae:	687b      	ldr	r3, [r7, #4]
 800bab0:	4a23      	ldr	r2, [pc, #140]	@ (800bb40 <TIM_Base_SetConfig+0xfc>)
 800bab2:	4293      	cmp	r3, r2
 800bab4:	d00b      	beq.n	800bace <TIM_Base_SetConfig+0x8a>
 800bab6:	687b      	ldr	r3, [r7, #4]
 800bab8:	4a22      	ldr	r2, [pc, #136]	@ (800bb44 <TIM_Base_SetConfig+0x100>)
 800baba:	4293      	cmp	r3, r2
 800babc:	d007      	beq.n	800bace <TIM_Base_SetConfig+0x8a>
 800babe:	687b      	ldr	r3, [r7, #4]
 800bac0:	4a21      	ldr	r2, [pc, #132]	@ (800bb48 <TIM_Base_SetConfig+0x104>)
 800bac2:	4293      	cmp	r3, r2
 800bac4:	d003      	beq.n	800bace <TIM_Base_SetConfig+0x8a>
 800bac6:	687b      	ldr	r3, [r7, #4]
 800bac8:	4a20      	ldr	r2, [pc, #128]	@ (800bb4c <TIM_Base_SetConfig+0x108>)
 800baca:	4293      	cmp	r3, r2
 800bacc:	d108      	bne.n	800bae0 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800bace:	68fb      	ldr	r3, [r7, #12]
 800bad0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800bad4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800bad6:	683b      	ldr	r3, [r7, #0]
 800bad8:	68db      	ldr	r3, [r3, #12]
 800bada:	68fa      	ldr	r2, [r7, #12]
 800badc:	4313      	orrs	r3, r2
 800bade:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800bae0:	68fb      	ldr	r3, [r7, #12]
 800bae2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800bae6:	683b      	ldr	r3, [r7, #0]
 800bae8:	695b      	ldr	r3, [r3, #20]
 800baea:	4313      	orrs	r3, r2
 800baec:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800baee:	683b      	ldr	r3, [r7, #0]
 800baf0:	689a      	ldr	r2, [r3, #8]
 800baf2:	687b      	ldr	r3, [r7, #4]
 800baf4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800baf6:	683b      	ldr	r3, [r7, #0]
 800baf8:	681a      	ldr	r2, [r3, #0]
 800bafa:	687b      	ldr	r3, [r7, #4]
 800bafc:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800bafe:	687b      	ldr	r3, [r7, #4]
 800bb00:	4a0c      	ldr	r2, [pc, #48]	@ (800bb34 <TIM_Base_SetConfig+0xf0>)
 800bb02:	4293      	cmp	r3, r2
 800bb04:	d103      	bne.n	800bb0e <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800bb06:	683b      	ldr	r3, [r7, #0]
 800bb08:	691a      	ldr	r2, [r3, #16]
 800bb0a:	687b      	ldr	r3, [r7, #4]
 800bb0c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800bb0e:	687b      	ldr	r3, [r7, #4]
 800bb10:	681b      	ldr	r3, [r3, #0]
 800bb12:	f043 0204 	orr.w	r2, r3, #4
 800bb16:	687b      	ldr	r3, [r7, #4]
 800bb18:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800bb1a:	687b      	ldr	r3, [r7, #4]
 800bb1c:	2201      	movs	r2, #1
 800bb1e:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800bb20:	687b      	ldr	r3, [r7, #4]
 800bb22:	68fa      	ldr	r2, [r7, #12]
 800bb24:	601a      	str	r2, [r3, #0]
}
 800bb26:	bf00      	nop
 800bb28:	3714      	adds	r7, #20
 800bb2a:	46bd      	mov	sp, r7
 800bb2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb30:	4770      	bx	lr
 800bb32:	bf00      	nop
 800bb34:	40010000 	.word	0x40010000
 800bb38:	40000400 	.word	0x40000400
 800bb3c:	40000800 	.word	0x40000800
 800bb40:	40000c00 	.word	0x40000c00
 800bb44:	40014000 	.word	0x40014000
 800bb48:	40014400 	.word	0x40014400
 800bb4c:	40014800 	.word	0x40014800

0800bb50 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800bb50:	b480      	push	{r7}
 800bb52:	b087      	sub	sp, #28
 800bb54:	af00      	add	r7, sp, #0
 800bb56:	6078      	str	r0, [r7, #4]
 800bb58:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800bb5a:	687b      	ldr	r3, [r7, #4]
 800bb5c:	6a1b      	ldr	r3, [r3, #32]
 800bb5e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800bb60:	687b      	ldr	r3, [r7, #4]
 800bb62:	6a1b      	ldr	r3, [r3, #32]
 800bb64:	f023 0201 	bic.w	r2, r3, #1
 800bb68:	687b      	ldr	r3, [r7, #4]
 800bb6a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800bb6c:	687b      	ldr	r3, [r7, #4]
 800bb6e:	685b      	ldr	r3, [r3, #4]
 800bb70:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800bb72:	687b      	ldr	r3, [r7, #4]
 800bb74:	699b      	ldr	r3, [r3, #24]
 800bb76:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800bb78:	68fb      	ldr	r3, [r7, #12]
 800bb7a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800bb7e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800bb80:	68fb      	ldr	r3, [r7, #12]
 800bb82:	f023 0303 	bic.w	r3, r3, #3
 800bb86:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800bb88:	683b      	ldr	r3, [r7, #0]
 800bb8a:	681b      	ldr	r3, [r3, #0]
 800bb8c:	68fa      	ldr	r2, [r7, #12]
 800bb8e:	4313      	orrs	r3, r2
 800bb90:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800bb92:	697b      	ldr	r3, [r7, #20]
 800bb94:	f023 0302 	bic.w	r3, r3, #2
 800bb98:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800bb9a:	683b      	ldr	r3, [r7, #0]
 800bb9c:	689b      	ldr	r3, [r3, #8]
 800bb9e:	697a      	ldr	r2, [r7, #20]
 800bba0:	4313      	orrs	r3, r2
 800bba2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800bba4:	687b      	ldr	r3, [r7, #4]
 800bba6:	4a1c      	ldr	r2, [pc, #112]	@ (800bc18 <TIM_OC1_SetConfig+0xc8>)
 800bba8:	4293      	cmp	r3, r2
 800bbaa:	d10c      	bne.n	800bbc6 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800bbac:	697b      	ldr	r3, [r7, #20]
 800bbae:	f023 0308 	bic.w	r3, r3, #8
 800bbb2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800bbb4:	683b      	ldr	r3, [r7, #0]
 800bbb6:	68db      	ldr	r3, [r3, #12]
 800bbb8:	697a      	ldr	r2, [r7, #20]
 800bbba:	4313      	orrs	r3, r2
 800bbbc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800bbbe:	697b      	ldr	r3, [r7, #20]
 800bbc0:	f023 0304 	bic.w	r3, r3, #4
 800bbc4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800bbc6:	687b      	ldr	r3, [r7, #4]
 800bbc8:	4a13      	ldr	r2, [pc, #76]	@ (800bc18 <TIM_OC1_SetConfig+0xc8>)
 800bbca:	4293      	cmp	r3, r2
 800bbcc:	d111      	bne.n	800bbf2 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800bbce:	693b      	ldr	r3, [r7, #16]
 800bbd0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800bbd4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800bbd6:	693b      	ldr	r3, [r7, #16]
 800bbd8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800bbdc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800bbde:	683b      	ldr	r3, [r7, #0]
 800bbe0:	695b      	ldr	r3, [r3, #20]
 800bbe2:	693a      	ldr	r2, [r7, #16]
 800bbe4:	4313      	orrs	r3, r2
 800bbe6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800bbe8:	683b      	ldr	r3, [r7, #0]
 800bbea:	699b      	ldr	r3, [r3, #24]
 800bbec:	693a      	ldr	r2, [r7, #16]
 800bbee:	4313      	orrs	r3, r2
 800bbf0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800bbf2:	687b      	ldr	r3, [r7, #4]
 800bbf4:	693a      	ldr	r2, [r7, #16]
 800bbf6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800bbf8:	687b      	ldr	r3, [r7, #4]
 800bbfa:	68fa      	ldr	r2, [r7, #12]
 800bbfc:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800bbfe:	683b      	ldr	r3, [r7, #0]
 800bc00:	685a      	ldr	r2, [r3, #4]
 800bc02:	687b      	ldr	r3, [r7, #4]
 800bc04:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800bc06:	687b      	ldr	r3, [r7, #4]
 800bc08:	697a      	ldr	r2, [r7, #20]
 800bc0a:	621a      	str	r2, [r3, #32]
}
 800bc0c:	bf00      	nop
 800bc0e:	371c      	adds	r7, #28
 800bc10:	46bd      	mov	sp, r7
 800bc12:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc16:	4770      	bx	lr
 800bc18:	40010000 	.word	0x40010000

0800bc1c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800bc1c:	b480      	push	{r7}
 800bc1e:	b087      	sub	sp, #28
 800bc20:	af00      	add	r7, sp, #0
 800bc22:	6078      	str	r0, [r7, #4]
 800bc24:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800bc26:	687b      	ldr	r3, [r7, #4]
 800bc28:	6a1b      	ldr	r3, [r3, #32]
 800bc2a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800bc2c:	687b      	ldr	r3, [r7, #4]
 800bc2e:	6a1b      	ldr	r3, [r3, #32]
 800bc30:	f023 0210 	bic.w	r2, r3, #16
 800bc34:	687b      	ldr	r3, [r7, #4]
 800bc36:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800bc38:	687b      	ldr	r3, [r7, #4]
 800bc3a:	685b      	ldr	r3, [r3, #4]
 800bc3c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800bc3e:	687b      	ldr	r3, [r7, #4]
 800bc40:	699b      	ldr	r3, [r3, #24]
 800bc42:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800bc44:	68fb      	ldr	r3, [r7, #12]
 800bc46:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800bc4a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800bc4c:	68fb      	ldr	r3, [r7, #12]
 800bc4e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800bc52:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800bc54:	683b      	ldr	r3, [r7, #0]
 800bc56:	681b      	ldr	r3, [r3, #0]
 800bc58:	021b      	lsls	r3, r3, #8
 800bc5a:	68fa      	ldr	r2, [r7, #12]
 800bc5c:	4313      	orrs	r3, r2
 800bc5e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800bc60:	697b      	ldr	r3, [r7, #20]
 800bc62:	f023 0320 	bic.w	r3, r3, #32
 800bc66:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800bc68:	683b      	ldr	r3, [r7, #0]
 800bc6a:	689b      	ldr	r3, [r3, #8]
 800bc6c:	011b      	lsls	r3, r3, #4
 800bc6e:	697a      	ldr	r2, [r7, #20]
 800bc70:	4313      	orrs	r3, r2
 800bc72:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800bc74:	687b      	ldr	r3, [r7, #4]
 800bc76:	4a1e      	ldr	r2, [pc, #120]	@ (800bcf0 <TIM_OC2_SetConfig+0xd4>)
 800bc78:	4293      	cmp	r3, r2
 800bc7a:	d10d      	bne.n	800bc98 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800bc7c:	697b      	ldr	r3, [r7, #20]
 800bc7e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800bc82:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800bc84:	683b      	ldr	r3, [r7, #0]
 800bc86:	68db      	ldr	r3, [r3, #12]
 800bc88:	011b      	lsls	r3, r3, #4
 800bc8a:	697a      	ldr	r2, [r7, #20]
 800bc8c:	4313      	orrs	r3, r2
 800bc8e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800bc90:	697b      	ldr	r3, [r7, #20]
 800bc92:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800bc96:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800bc98:	687b      	ldr	r3, [r7, #4]
 800bc9a:	4a15      	ldr	r2, [pc, #84]	@ (800bcf0 <TIM_OC2_SetConfig+0xd4>)
 800bc9c:	4293      	cmp	r3, r2
 800bc9e:	d113      	bne.n	800bcc8 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800bca0:	693b      	ldr	r3, [r7, #16]
 800bca2:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800bca6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800bca8:	693b      	ldr	r3, [r7, #16]
 800bcaa:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800bcae:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800bcb0:	683b      	ldr	r3, [r7, #0]
 800bcb2:	695b      	ldr	r3, [r3, #20]
 800bcb4:	009b      	lsls	r3, r3, #2
 800bcb6:	693a      	ldr	r2, [r7, #16]
 800bcb8:	4313      	orrs	r3, r2
 800bcba:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800bcbc:	683b      	ldr	r3, [r7, #0]
 800bcbe:	699b      	ldr	r3, [r3, #24]
 800bcc0:	009b      	lsls	r3, r3, #2
 800bcc2:	693a      	ldr	r2, [r7, #16]
 800bcc4:	4313      	orrs	r3, r2
 800bcc6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800bcc8:	687b      	ldr	r3, [r7, #4]
 800bcca:	693a      	ldr	r2, [r7, #16]
 800bccc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800bcce:	687b      	ldr	r3, [r7, #4]
 800bcd0:	68fa      	ldr	r2, [r7, #12]
 800bcd2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800bcd4:	683b      	ldr	r3, [r7, #0]
 800bcd6:	685a      	ldr	r2, [r3, #4]
 800bcd8:	687b      	ldr	r3, [r7, #4]
 800bcda:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800bcdc:	687b      	ldr	r3, [r7, #4]
 800bcde:	697a      	ldr	r2, [r7, #20]
 800bce0:	621a      	str	r2, [r3, #32]
}
 800bce2:	bf00      	nop
 800bce4:	371c      	adds	r7, #28
 800bce6:	46bd      	mov	sp, r7
 800bce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bcec:	4770      	bx	lr
 800bcee:	bf00      	nop
 800bcf0:	40010000 	.word	0x40010000

0800bcf4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800bcf4:	b480      	push	{r7}
 800bcf6:	b087      	sub	sp, #28
 800bcf8:	af00      	add	r7, sp, #0
 800bcfa:	6078      	str	r0, [r7, #4]
 800bcfc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800bcfe:	687b      	ldr	r3, [r7, #4]
 800bd00:	6a1b      	ldr	r3, [r3, #32]
 800bd02:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800bd04:	687b      	ldr	r3, [r7, #4]
 800bd06:	6a1b      	ldr	r3, [r3, #32]
 800bd08:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800bd0c:	687b      	ldr	r3, [r7, #4]
 800bd0e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800bd10:	687b      	ldr	r3, [r7, #4]
 800bd12:	685b      	ldr	r3, [r3, #4]
 800bd14:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800bd16:	687b      	ldr	r3, [r7, #4]
 800bd18:	69db      	ldr	r3, [r3, #28]
 800bd1a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800bd1c:	68fb      	ldr	r3, [r7, #12]
 800bd1e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800bd22:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800bd24:	68fb      	ldr	r3, [r7, #12]
 800bd26:	f023 0303 	bic.w	r3, r3, #3
 800bd2a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800bd2c:	683b      	ldr	r3, [r7, #0]
 800bd2e:	681b      	ldr	r3, [r3, #0]
 800bd30:	68fa      	ldr	r2, [r7, #12]
 800bd32:	4313      	orrs	r3, r2
 800bd34:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800bd36:	697b      	ldr	r3, [r7, #20]
 800bd38:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800bd3c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800bd3e:	683b      	ldr	r3, [r7, #0]
 800bd40:	689b      	ldr	r3, [r3, #8]
 800bd42:	021b      	lsls	r3, r3, #8
 800bd44:	697a      	ldr	r2, [r7, #20]
 800bd46:	4313      	orrs	r3, r2
 800bd48:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800bd4a:	687b      	ldr	r3, [r7, #4]
 800bd4c:	4a1d      	ldr	r2, [pc, #116]	@ (800bdc4 <TIM_OC3_SetConfig+0xd0>)
 800bd4e:	4293      	cmp	r3, r2
 800bd50:	d10d      	bne.n	800bd6e <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800bd52:	697b      	ldr	r3, [r7, #20]
 800bd54:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800bd58:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800bd5a:	683b      	ldr	r3, [r7, #0]
 800bd5c:	68db      	ldr	r3, [r3, #12]
 800bd5e:	021b      	lsls	r3, r3, #8
 800bd60:	697a      	ldr	r2, [r7, #20]
 800bd62:	4313      	orrs	r3, r2
 800bd64:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800bd66:	697b      	ldr	r3, [r7, #20]
 800bd68:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800bd6c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800bd6e:	687b      	ldr	r3, [r7, #4]
 800bd70:	4a14      	ldr	r2, [pc, #80]	@ (800bdc4 <TIM_OC3_SetConfig+0xd0>)
 800bd72:	4293      	cmp	r3, r2
 800bd74:	d113      	bne.n	800bd9e <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800bd76:	693b      	ldr	r3, [r7, #16]
 800bd78:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800bd7c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800bd7e:	693b      	ldr	r3, [r7, #16]
 800bd80:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800bd84:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800bd86:	683b      	ldr	r3, [r7, #0]
 800bd88:	695b      	ldr	r3, [r3, #20]
 800bd8a:	011b      	lsls	r3, r3, #4
 800bd8c:	693a      	ldr	r2, [r7, #16]
 800bd8e:	4313      	orrs	r3, r2
 800bd90:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800bd92:	683b      	ldr	r3, [r7, #0]
 800bd94:	699b      	ldr	r3, [r3, #24]
 800bd96:	011b      	lsls	r3, r3, #4
 800bd98:	693a      	ldr	r2, [r7, #16]
 800bd9a:	4313      	orrs	r3, r2
 800bd9c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800bd9e:	687b      	ldr	r3, [r7, #4]
 800bda0:	693a      	ldr	r2, [r7, #16]
 800bda2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800bda4:	687b      	ldr	r3, [r7, #4]
 800bda6:	68fa      	ldr	r2, [r7, #12]
 800bda8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800bdaa:	683b      	ldr	r3, [r7, #0]
 800bdac:	685a      	ldr	r2, [r3, #4]
 800bdae:	687b      	ldr	r3, [r7, #4]
 800bdb0:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800bdb2:	687b      	ldr	r3, [r7, #4]
 800bdb4:	697a      	ldr	r2, [r7, #20]
 800bdb6:	621a      	str	r2, [r3, #32]
}
 800bdb8:	bf00      	nop
 800bdba:	371c      	adds	r7, #28
 800bdbc:	46bd      	mov	sp, r7
 800bdbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bdc2:	4770      	bx	lr
 800bdc4:	40010000 	.word	0x40010000

0800bdc8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800bdc8:	b480      	push	{r7}
 800bdca:	b087      	sub	sp, #28
 800bdcc:	af00      	add	r7, sp, #0
 800bdce:	6078      	str	r0, [r7, #4]
 800bdd0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800bdd2:	687b      	ldr	r3, [r7, #4]
 800bdd4:	6a1b      	ldr	r3, [r3, #32]
 800bdd6:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800bdd8:	687b      	ldr	r3, [r7, #4]
 800bdda:	6a1b      	ldr	r3, [r3, #32]
 800bddc:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800bde0:	687b      	ldr	r3, [r7, #4]
 800bde2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800bde4:	687b      	ldr	r3, [r7, #4]
 800bde6:	685b      	ldr	r3, [r3, #4]
 800bde8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800bdea:	687b      	ldr	r3, [r7, #4]
 800bdec:	69db      	ldr	r3, [r3, #28]
 800bdee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800bdf0:	68fb      	ldr	r3, [r7, #12]
 800bdf2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800bdf6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800bdf8:	68fb      	ldr	r3, [r7, #12]
 800bdfa:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800bdfe:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800be00:	683b      	ldr	r3, [r7, #0]
 800be02:	681b      	ldr	r3, [r3, #0]
 800be04:	021b      	lsls	r3, r3, #8
 800be06:	68fa      	ldr	r2, [r7, #12]
 800be08:	4313      	orrs	r3, r2
 800be0a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800be0c:	693b      	ldr	r3, [r7, #16]
 800be0e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800be12:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800be14:	683b      	ldr	r3, [r7, #0]
 800be16:	689b      	ldr	r3, [r3, #8]
 800be18:	031b      	lsls	r3, r3, #12
 800be1a:	693a      	ldr	r2, [r7, #16]
 800be1c:	4313      	orrs	r3, r2
 800be1e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800be20:	687b      	ldr	r3, [r7, #4]
 800be22:	4a10      	ldr	r2, [pc, #64]	@ (800be64 <TIM_OC4_SetConfig+0x9c>)
 800be24:	4293      	cmp	r3, r2
 800be26:	d109      	bne.n	800be3c <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800be28:	697b      	ldr	r3, [r7, #20]
 800be2a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800be2e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800be30:	683b      	ldr	r3, [r7, #0]
 800be32:	695b      	ldr	r3, [r3, #20]
 800be34:	019b      	lsls	r3, r3, #6
 800be36:	697a      	ldr	r2, [r7, #20]
 800be38:	4313      	orrs	r3, r2
 800be3a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800be3c:	687b      	ldr	r3, [r7, #4]
 800be3e:	697a      	ldr	r2, [r7, #20]
 800be40:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800be42:	687b      	ldr	r3, [r7, #4]
 800be44:	68fa      	ldr	r2, [r7, #12]
 800be46:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800be48:	683b      	ldr	r3, [r7, #0]
 800be4a:	685a      	ldr	r2, [r3, #4]
 800be4c:	687b      	ldr	r3, [r7, #4]
 800be4e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800be50:	687b      	ldr	r3, [r7, #4]
 800be52:	693a      	ldr	r2, [r7, #16]
 800be54:	621a      	str	r2, [r3, #32]
}
 800be56:	bf00      	nop
 800be58:	371c      	adds	r7, #28
 800be5a:	46bd      	mov	sp, r7
 800be5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be60:	4770      	bx	lr
 800be62:	bf00      	nop
 800be64:	40010000 	.word	0x40010000

0800be68 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800be68:	b480      	push	{r7}
 800be6a:	b087      	sub	sp, #28
 800be6c:	af00      	add	r7, sp, #0
 800be6e:	60f8      	str	r0, [r7, #12]
 800be70:	60b9      	str	r1, [r7, #8]
 800be72:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800be74:	68fb      	ldr	r3, [r7, #12]
 800be76:	6a1b      	ldr	r3, [r3, #32]
 800be78:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800be7a:	68fb      	ldr	r3, [r7, #12]
 800be7c:	6a1b      	ldr	r3, [r3, #32]
 800be7e:	f023 0201 	bic.w	r2, r3, #1
 800be82:	68fb      	ldr	r3, [r7, #12]
 800be84:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800be86:	68fb      	ldr	r3, [r7, #12]
 800be88:	699b      	ldr	r3, [r3, #24]
 800be8a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800be8c:	693b      	ldr	r3, [r7, #16]
 800be8e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800be92:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800be94:	687b      	ldr	r3, [r7, #4]
 800be96:	011b      	lsls	r3, r3, #4
 800be98:	693a      	ldr	r2, [r7, #16]
 800be9a:	4313      	orrs	r3, r2
 800be9c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800be9e:	697b      	ldr	r3, [r7, #20]
 800bea0:	f023 030a 	bic.w	r3, r3, #10
 800bea4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800bea6:	697a      	ldr	r2, [r7, #20]
 800bea8:	68bb      	ldr	r3, [r7, #8]
 800beaa:	4313      	orrs	r3, r2
 800beac:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800beae:	68fb      	ldr	r3, [r7, #12]
 800beb0:	693a      	ldr	r2, [r7, #16]
 800beb2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800beb4:	68fb      	ldr	r3, [r7, #12]
 800beb6:	697a      	ldr	r2, [r7, #20]
 800beb8:	621a      	str	r2, [r3, #32]
}
 800beba:	bf00      	nop
 800bebc:	371c      	adds	r7, #28
 800bebe:	46bd      	mov	sp, r7
 800bec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bec4:	4770      	bx	lr

0800bec6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800bec6:	b480      	push	{r7}
 800bec8:	b087      	sub	sp, #28
 800beca:	af00      	add	r7, sp, #0
 800becc:	60f8      	str	r0, [r7, #12]
 800bece:	60b9      	str	r1, [r7, #8]
 800bed0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800bed2:	68fb      	ldr	r3, [r7, #12]
 800bed4:	6a1b      	ldr	r3, [r3, #32]
 800bed6:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800bed8:	68fb      	ldr	r3, [r7, #12]
 800beda:	6a1b      	ldr	r3, [r3, #32]
 800bedc:	f023 0210 	bic.w	r2, r3, #16
 800bee0:	68fb      	ldr	r3, [r7, #12]
 800bee2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800bee4:	68fb      	ldr	r3, [r7, #12]
 800bee6:	699b      	ldr	r3, [r3, #24]
 800bee8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800beea:	693b      	ldr	r3, [r7, #16]
 800beec:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800bef0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800bef2:	687b      	ldr	r3, [r7, #4]
 800bef4:	031b      	lsls	r3, r3, #12
 800bef6:	693a      	ldr	r2, [r7, #16]
 800bef8:	4313      	orrs	r3, r2
 800befa:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800befc:	697b      	ldr	r3, [r7, #20]
 800befe:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800bf02:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800bf04:	68bb      	ldr	r3, [r7, #8]
 800bf06:	011b      	lsls	r3, r3, #4
 800bf08:	697a      	ldr	r2, [r7, #20]
 800bf0a:	4313      	orrs	r3, r2
 800bf0c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800bf0e:	68fb      	ldr	r3, [r7, #12]
 800bf10:	693a      	ldr	r2, [r7, #16]
 800bf12:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800bf14:	68fb      	ldr	r3, [r7, #12]
 800bf16:	697a      	ldr	r2, [r7, #20]
 800bf18:	621a      	str	r2, [r3, #32]
}
 800bf1a:	bf00      	nop
 800bf1c:	371c      	adds	r7, #28
 800bf1e:	46bd      	mov	sp, r7
 800bf20:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf24:	4770      	bx	lr

0800bf26 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800bf26:	b480      	push	{r7}
 800bf28:	b085      	sub	sp, #20
 800bf2a:	af00      	add	r7, sp, #0
 800bf2c:	6078      	str	r0, [r7, #4]
 800bf2e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800bf30:	687b      	ldr	r3, [r7, #4]
 800bf32:	689b      	ldr	r3, [r3, #8]
 800bf34:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800bf36:	68fb      	ldr	r3, [r7, #12]
 800bf38:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800bf3c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800bf3e:	683a      	ldr	r2, [r7, #0]
 800bf40:	68fb      	ldr	r3, [r7, #12]
 800bf42:	4313      	orrs	r3, r2
 800bf44:	f043 0307 	orr.w	r3, r3, #7
 800bf48:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800bf4a:	687b      	ldr	r3, [r7, #4]
 800bf4c:	68fa      	ldr	r2, [r7, #12]
 800bf4e:	609a      	str	r2, [r3, #8]
}
 800bf50:	bf00      	nop
 800bf52:	3714      	adds	r7, #20
 800bf54:	46bd      	mov	sp, r7
 800bf56:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf5a:	4770      	bx	lr

0800bf5c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800bf5c:	b480      	push	{r7}
 800bf5e:	b087      	sub	sp, #28
 800bf60:	af00      	add	r7, sp, #0
 800bf62:	60f8      	str	r0, [r7, #12]
 800bf64:	60b9      	str	r1, [r7, #8]
 800bf66:	607a      	str	r2, [r7, #4]
 800bf68:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800bf6a:	68fb      	ldr	r3, [r7, #12]
 800bf6c:	689b      	ldr	r3, [r3, #8]
 800bf6e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800bf70:	697b      	ldr	r3, [r7, #20]
 800bf72:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800bf76:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800bf78:	683b      	ldr	r3, [r7, #0]
 800bf7a:	021a      	lsls	r2, r3, #8
 800bf7c:	687b      	ldr	r3, [r7, #4]
 800bf7e:	431a      	orrs	r2, r3
 800bf80:	68bb      	ldr	r3, [r7, #8]
 800bf82:	4313      	orrs	r3, r2
 800bf84:	697a      	ldr	r2, [r7, #20]
 800bf86:	4313      	orrs	r3, r2
 800bf88:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800bf8a:	68fb      	ldr	r3, [r7, #12]
 800bf8c:	697a      	ldr	r2, [r7, #20]
 800bf8e:	609a      	str	r2, [r3, #8]
}
 800bf90:	bf00      	nop
 800bf92:	371c      	adds	r7, #28
 800bf94:	46bd      	mov	sp, r7
 800bf96:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf9a:	4770      	bx	lr

0800bf9c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800bf9c:	b480      	push	{r7}
 800bf9e:	b087      	sub	sp, #28
 800bfa0:	af00      	add	r7, sp, #0
 800bfa2:	60f8      	str	r0, [r7, #12]
 800bfa4:	60b9      	str	r1, [r7, #8]
 800bfa6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800bfa8:	68bb      	ldr	r3, [r7, #8]
 800bfaa:	f003 031f 	and.w	r3, r3, #31
 800bfae:	2201      	movs	r2, #1
 800bfb0:	fa02 f303 	lsl.w	r3, r2, r3
 800bfb4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800bfb6:	68fb      	ldr	r3, [r7, #12]
 800bfb8:	6a1a      	ldr	r2, [r3, #32]
 800bfba:	697b      	ldr	r3, [r7, #20]
 800bfbc:	43db      	mvns	r3, r3
 800bfbe:	401a      	ands	r2, r3
 800bfc0:	68fb      	ldr	r3, [r7, #12]
 800bfc2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800bfc4:	68fb      	ldr	r3, [r7, #12]
 800bfc6:	6a1a      	ldr	r2, [r3, #32]
 800bfc8:	68bb      	ldr	r3, [r7, #8]
 800bfca:	f003 031f 	and.w	r3, r3, #31
 800bfce:	6879      	ldr	r1, [r7, #4]
 800bfd0:	fa01 f303 	lsl.w	r3, r1, r3
 800bfd4:	431a      	orrs	r2, r3
 800bfd6:	68fb      	ldr	r3, [r7, #12]
 800bfd8:	621a      	str	r2, [r3, #32]
}
 800bfda:	bf00      	nop
 800bfdc:	371c      	adds	r7, #28
 800bfde:	46bd      	mov	sp, r7
 800bfe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfe4:	4770      	bx	lr
	...

0800bfe8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800bfe8:	b480      	push	{r7}
 800bfea:	b085      	sub	sp, #20
 800bfec:	af00      	add	r7, sp, #0
 800bfee:	6078      	str	r0, [r7, #4]
 800bff0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800bff2:	687b      	ldr	r3, [r7, #4]
 800bff4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800bff8:	2b01      	cmp	r3, #1
 800bffa:	d101      	bne.n	800c000 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800bffc:	2302      	movs	r3, #2
 800bffe:	e050      	b.n	800c0a2 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 800c000:	687b      	ldr	r3, [r7, #4]
 800c002:	2201      	movs	r2, #1
 800c004:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c008:	687b      	ldr	r3, [r7, #4]
 800c00a:	2202      	movs	r2, #2
 800c00c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800c010:	687b      	ldr	r3, [r7, #4]
 800c012:	681b      	ldr	r3, [r3, #0]
 800c014:	685b      	ldr	r3, [r3, #4]
 800c016:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800c018:	687b      	ldr	r3, [r7, #4]
 800c01a:	681b      	ldr	r3, [r3, #0]
 800c01c:	689b      	ldr	r3, [r3, #8]
 800c01e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800c020:	68fb      	ldr	r3, [r7, #12]
 800c022:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c026:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800c028:	683b      	ldr	r3, [r7, #0]
 800c02a:	681b      	ldr	r3, [r3, #0]
 800c02c:	68fa      	ldr	r2, [r7, #12]
 800c02e:	4313      	orrs	r3, r2
 800c030:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800c032:	687b      	ldr	r3, [r7, #4]
 800c034:	681b      	ldr	r3, [r3, #0]
 800c036:	68fa      	ldr	r2, [r7, #12]
 800c038:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800c03a:	687b      	ldr	r3, [r7, #4]
 800c03c:	681b      	ldr	r3, [r3, #0]
 800c03e:	4a1c      	ldr	r2, [pc, #112]	@ (800c0b0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 800c040:	4293      	cmp	r3, r2
 800c042:	d018      	beq.n	800c076 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800c044:	687b      	ldr	r3, [r7, #4]
 800c046:	681b      	ldr	r3, [r3, #0]
 800c048:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c04c:	d013      	beq.n	800c076 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800c04e:	687b      	ldr	r3, [r7, #4]
 800c050:	681b      	ldr	r3, [r3, #0]
 800c052:	4a18      	ldr	r2, [pc, #96]	@ (800c0b4 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 800c054:	4293      	cmp	r3, r2
 800c056:	d00e      	beq.n	800c076 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800c058:	687b      	ldr	r3, [r7, #4]
 800c05a:	681b      	ldr	r3, [r3, #0]
 800c05c:	4a16      	ldr	r2, [pc, #88]	@ (800c0b8 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 800c05e:	4293      	cmp	r3, r2
 800c060:	d009      	beq.n	800c076 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800c062:	687b      	ldr	r3, [r7, #4]
 800c064:	681b      	ldr	r3, [r3, #0]
 800c066:	4a15      	ldr	r2, [pc, #84]	@ (800c0bc <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 800c068:	4293      	cmp	r3, r2
 800c06a:	d004      	beq.n	800c076 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800c06c:	687b      	ldr	r3, [r7, #4]
 800c06e:	681b      	ldr	r3, [r3, #0]
 800c070:	4a13      	ldr	r2, [pc, #76]	@ (800c0c0 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 800c072:	4293      	cmp	r3, r2
 800c074:	d10c      	bne.n	800c090 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800c076:	68bb      	ldr	r3, [r7, #8]
 800c078:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800c07c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800c07e:	683b      	ldr	r3, [r7, #0]
 800c080:	685b      	ldr	r3, [r3, #4]
 800c082:	68ba      	ldr	r2, [r7, #8]
 800c084:	4313      	orrs	r3, r2
 800c086:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800c088:	687b      	ldr	r3, [r7, #4]
 800c08a:	681b      	ldr	r3, [r3, #0]
 800c08c:	68ba      	ldr	r2, [r7, #8]
 800c08e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800c090:	687b      	ldr	r3, [r7, #4]
 800c092:	2201      	movs	r2, #1
 800c094:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800c098:	687b      	ldr	r3, [r7, #4]
 800c09a:	2200      	movs	r2, #0
 800c09c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800c0a0:	2300      	movs	r3, #0
}
 800c0a2:	4618      	mov	r0, r3
 800c0a4:	3714      	adds	r7, #20
 800c0a6:	46bd      	mov	sp, r7
 800c0a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0ac:	4770      	bx	lr
 800c0ae:	bf00      	nop
 800c0b0:	40010000 	.word	0x40010000
 800c0b4:	40000400 	.word	0x40000400
 800c0b8:	40000800 	.word	0x40000800
 800c0bc:	40000c00 	.word	0x40000c00
 800c0c0:	40014000 	.word	0x40014000

0800c0c4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800c0c4:	b480      	push	{r7}
 800c0c6:	b083      	sub	sp, #12
 800c0c8:	af00      	add	r7, sp, #0
 800c0ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800c0cc:	bf00      	nop
 800c0ce:	370c      	adds	r7, #12
 800c0d0:	46bd      	mov	sp, r7
 800c0d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0d6:	4770      	bx	lr

0800c0d8 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800c0d8:	b480      	push	{r7}
 800c0da:	b083      	sub	sp, #12
 800c0dc:	af00      	add	r7, sp, #0
 800c0de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800c0e0:	bf00      	nop
 800c0e2:	370c      	adds	r7, #12
 800c0e4:	46bd      	mov	sp, r7
 800c0e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0ea:	4770      	bx	lr

0800c0ec <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800c0ec:	b084      	sub	sp, #16
 800c0ee:	b580      	push	{r7, lr}
 800c0f0:	b084      	sub	sp, #16
 800c0f2:	af00      	add	r7, sp, #0
 800c0f4:	6078      	str	r0, [r7, #4]
 800c0f6:	f107 001c 	add.w	r0, r7, #28
 800c0fa:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800c0fe:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 800c102:	2b01      	cmp	r3, #1
 800c104:	d123      	bne.n	800c14e <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800c106:	687b      	ldr	r3, [r7, #4]
 800c108:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c10a:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800c10e:	687b      	ldr	r3, [r7, #4]
 800c110:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800c112:	687b      	ldr	r3, [r7, #4]
 800c114:	68db      	ldr	r3, [r3, #12]
 800c116:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 800c11a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c11e:	687a      	ldr	r2, [r7, #4]
 800c120:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800c122:	687b      	ldr	r3, [r7, #4]
 800c124:	68db      	ldr	r3, [r3, #12]
 800c126:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800c12a:	687b      	ldr	r3, [r7, #4]
 800c12c:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800c12e:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800c132:	2b01      	cmp	r3, #1
 800c134:	d105      	bne.n	800c142 <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800c136:	687b      	ldr	r3, [r7, #4]
 800c138:	68db      	ldr	r3, [r3, #12]
 800c13a:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800c13e:	687b      	ldr	r3, [r7, #4]
 800c140:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800c142:	6878      	ldr	r0, [r7, #4]
 800c144:	f001 fae8 	bl	800d718 <USB_CoreReset>
 800c148:	4603      	mov	r3, r0
 800c14a:	73fb      	strb	r3, [r7, #15]
 800c14c:	e01b      	b.n	800c186 <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800c14e:	687b      	ldr	r3, [r7, #4]
 800c150:	68db      	ldr	r3, [r3, #12]
 800c152:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800c156:	687b      	ldr	r3, [r7, #4]
 800c158:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800c15a:	6878      	ldr	r0, [r7, #4]
 800c15c:	f001 fadc 	bl	800d718 <USB_CoreReset>
 800c160:	4603      	mov	r3, r0
 800c162:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 800c164:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800c168:	2b00      	cmp	r3, #0
 800c16a:	d106      	bne.n	800c17a <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800c16c:	687b      	ldr	r3, [r7, #4]
 800c16e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c170:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800c174:	687b      	ldr	r3, [r7, #4]
 800c176:	639a      	str	r2, [r3, #56]	@ 0x38
 800c178:	e005      	b.n	800c186 <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800c17a:	687b      	ldr	r3, [r7, #4]
 800c17c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c17e:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800c182:	687b      	ldr	r3, [r7, #4]
 800c184:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800c186:	7fbb      	ldrb	r3, [r7, #30]
 800c188:	2b01      	cmp	r3, #1
 800c18a:	d10b      	bne.n	800c1a4 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800c18c:	687b      	ldr	r3, [r7, #4]
 800c18e:	689b      	ldr	r3, [r3, #8]
 800c190:	f043 0206 	orr.w	r2, r3, #6
 800c194:	687b      	ldr	r3, [r7, #4]
 800c196:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800c198:	687b      	ldr	r3, [r7, #4]
 800c19a:	689b      	ldr	r3, [r3, #8]
 800c19c:	f043 0220 	orr.w	r2, r3, #32
 800c1a0:	687b      	ldr	r3, [r7, #4]
 800c1a2:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800c1a4:	7bfb      	ldrb	r3, [r7, #15]
}
 800c1a6:	4618      	mov	r0, r3
 800c1a8:	3710      	adds	r7, #16
 800c1aa:	46bd      	mov	sp, r7
 800c1ac:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800c1b0:	b004      	add	sp, #16
 800c1b2:	4770      	bx	lr

0800c1b4 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 800c1b4:	b480      	push	{r7}
 800c1b6:	b087      	sub	sp, #28
 800c1b8:	af00      	add	r7, sp, #0
 800c1ba:	60f8      	str	r0, [r7, #12]
 800c1bc:	60b9      	str	r1, [r7, #8]
 800c1be:	4613      	mov	r3, r2
 800c1c0:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 800c1c2:	79fb      	ldrb	r3, [r7, #7]
 800c1c4:	2b02      	cmp	r3, #2
 800c1c6:	d165      	bne.n	800c294 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 800c1c8:	68bb      	ldr	r3, [r7, #8]
 800c1ca:	4a41      	ldr	r2, [pc, #260]	@ (800c2d0 <USB_SetTurnaroundTime+0x11c>)
 800c1cc:	4293      	cmp	r3, r2
 800c1ce:	d906      	bls.n	800c1de <USB_SetTurnaroundTime+0x2a>
 800c1d0:	68bb      	ldr	r3, [r7, #8]
 800c1d2:	4a40      	ldr	r2, [pc, #256]	@ (800c2d4 <USB_SetTurnaroundTime+0x120>)
 800c1d4:	4293      	cmp	r3, r2
 800c1d6:	d202      	bcs.n	800c1de <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 800c1d8:	230f      	movs	r3, #15
 800c1da:	617b      	str	r3, [r7, #20]
 800c1dc:	e062      	b.n	800c2a4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800c1de:	68bb      	ldr	r3, [r7, #8]
 800c1e0:	4a3c      	ldr	r2, [pc, #240]	@ (800c2d4 <USB_SetTurnaroundTime+0x120>)
 800c1e2:	4293      	cmp	r3, r2
 800c1e4:	d306      	bcc.n	800c1f4 <USB_SetTurnaroundTime+0x40>
 800c1e6:	68bb      	ldr	r3, [r7, #8]
 800c1e8:	4a3b      	ldr	r2, [pc, #236]	@ (800c2d8 <USB_SetTurnaroundTime+0x124>)
 800c1ea:	4293      	cmp	r3, r2
 800c1ec:	d202      	bcs.n	800c1f4 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 800c1ee:	230e      	movs	r3, #14
 800c1f0:	617b      	str	r3, [r7, #20]
 800c1f2:	e057      	b.n	800c2a4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 800c1f4:	68bb      	ldr	r3, [r7, #8]
 800c1f6:	4a38      	ldr	r2, [pc, #224]	@ (800c2d8 <USB_SetTurnaroundTime+0x124>)
 800c1f8:	4293      	cmp	r3, r2
 800c1fa:	d306      	bcc.n	800c20a <USB_SetTurnaroundTime+0x56>
 800c1fc:	68bb      	ldr	r3, [r7, #8]
 800c1fe:	4a37      	ldr	r2, [pc, #220]	@ (800c2dc <USB_SetTurnaroundTime+0x128>)
 800c200:	4293      	cmp	r3, r2
 800c202:	d202      	bcs.n	800c20a <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 800c204:	230d      	movs	r3, #13
 800c206:	617b      	str	r3, [r7, #20]
 800c208:	e04c      	b.n	800c2a4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800c20a:	68bb      	ldr	r3, [r7, #8]
 800c20c:	4a33      	ldr	r2, [pc, #204]	@ (800c2dc <USB_SetTurnaroundTime+0x128>)
 800c20e:	4293      	cmp	r3, r2
 800c210:	d306      	bcc.n	800c220 <USB_SetTurnaroundTime+0x6c>
 800c212:	68bb      	ldr	r3, [r7, #8]
 800c214:	4a32      	ldr	r2, [pc, #200]	@ (800c2e0 <USB_SetTurnaroundTime+0x12c>)
 800c216:	4293      	cmp	r3, r2
 800c218:	d802      	bhi.n	800c220 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 800c21a:	230c      	movs	r3, #12
 800c21c:	617b      	str	r3, [r7, #20]
 800c21e:	e041      	b.n	800c2a4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 800c220:	68bb      	ldr	r3, [r7, #8]
 800c222:	4a2f      	ldr	r2, [pc, #188]	@ (800c2e0 <USB_SetTurnaroundTime+0x12c>)
 800c224:	4293      	cmp	r3, r2
 800c226:	d906      	bls.n	800c236 <USB_SetTurnaroundTime+0x82>
 800c228:	68bb      	ldr	r3, [r7, #8]
 800c22a:	4a2e      	ldr	r2, [pc, #184]	@ (800c2e4 <USB_SetTurnaroundTime+0x130>)
 800c22c:	4293      	cmp	r3, r2
 800c22e:	d802      	bhi.n	800c236 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 800c230:	230b      	movs	r3, #11
 800c232:	617b      	str	r3, [r7, #20]
 800c234:	e036      	b.n	800c2a4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 800c236:	68bb      	ldr	r3, [r7, #8]
 800c238:	4a2a      	ldr	r2, [pc, #168]	@ (800c2e4 <USB_SetTurnaroundTime+0x130>)
 800c23a:	4293      	cmp	r3, r2
 800c23c:	d906      	bls.n	800c24c <USB_SetTurnaroundTime+0x98>
 800c23e:	68bb      	ldr	r3, [r7, #8]
 800c240:	4a29      	ldr	r2, [pc, #164]	@ (800c2e8 <USB_SetTurnaroundTime+0x134>)
 800c242:	4293      	cmp	r3, r2
 800c244:	d802      	bhi.n	800c24c <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 800c246:	230a      	movs	r3, #10
 800c248:	617b      	str	r3, [r7, #20]
 800c24a:	e02b      	b.n	800c2a4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 800c24c:	68bb      	ldr	r3, [r7, #8]
 800c24e:	4a26      	ldr	r2, [pc, #152]	@ (800c2e8 <USB_SetTurnaroundTime+0x134>)
 800c250:	4293      	cmp	r3, r2
 800c252:	d906      	bls.n	800c262 <USB_SetTurnaroundTime+0xae>
 800c254:	68bb      	ldr	r3, [r7, #8]
 800c256:	4a25      	ldr	r2, [pc, #148]	@ (800c2ec <USB_SetTurnaroundTime+0x138>)
 800c258:	4293      	cmp	r3, r2
 800c25a:	d202      	bcs.n	800c262 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 800c25c:	2309      	movs	r3, #9
 800c25e:	617b      	str	r3, [r7, #20]
 800c260:	e020      	b.n	800c2a4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800c262:	68bb      	ldr	r3, [r7, #8]
 800c264:	4a21      	ldr	r2, [pc, #132]	@ (800c2ec <USB_SetTurnaroundTime+0x138>)
 800c266:	4293      	cmp	r3, r2
 800c268:	d306      	bcc.n	800c278 <USB_SetTurnaroundTime+0xc4>
 800c26a:	68bb      	ldr	r3, [r7, #8]
 800c26c:	4a20      	ldr	r2, [pc, #128]	@ (800c2f0 <USB_SetTurnaroundTime+0x13c>)
 800c26e:	4293      	cmp	r3, r2
 800c270:	d802      	bhi.n	800c278 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 800c272:	2308      	movs	r3, #8
 800c274:	617b      	str	r3, [r7, #20]
 800c276:	e015      	b.n	800c2a4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 800c278:	68bb      	ldr	r3, [r7, #8]
 800c27a:	4a1d      	ldr	r2, [pc, #116]	@ (800c2f0 <USB_SetTurnaroundTime+0x13c>)
 800c27c:	4293      	cmp	r3, r2
 800c27e:	d906      	bls.n	800c28e <USB_SetTurnaroundTime+0xda>
 800c280:	68bb      	ldr	r3, [r7, #8]
 800c282:	4a1c      	ldr	r2, [pc, #112]	@ (800c2f4 <USB_SetTurnaroundTime+0x140>)
 800c284:	4293      	cmp	r3, r2
 800c286:	d202      	bcs.n	800c28e <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 800c288:	2307      	movs	r3, #7
 800c28a:	617b      	str	r3, [r7, #20]
 800c28c:	e00a      	b.n	800c2a4 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800c28e:	2306      	movs	r3, #6
 800c290:	617b      	str	r3, [r7, #20]
 800c292:	e007      	b.n	800c2a4 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 800c294:	79fb      	ldrb	r3, [r7, #7]
 800c296:	2b00      	cmp	r3, #0
 800c298:	d102      	bne.n	800c2a0 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 800c29a:	2309      	movs	r3, #9
 800c29c:	617b      	str	r3, [r7, #20]
 800c29e:	e001      	b.n	800c2a4 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 800c2a0:	2309      	movs	r3, #9
 800c2a2:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 800c2a4:	68fb      	ldr	r3, [r7, #12]
 800c2a6:	68db      	ldr	r3, [r3, #12]
 800c2a8:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 800c2ac:	68fb      	ldr	r3, [r7, #12]
 800c2ae:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 800c2b0:	68fb      	ldr	r3, [r7, #12]
 800c2b2:	68da      	ldr	r2, [r3, #12]
 800c2b4:	697b      	ldr	r3, [r7, #20]
 800c2b6:	029b      	lsls	r3, r3, #10
 800c2b8:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 800c2bc:	431a      	orrs	r2, r3
 800c2be:	68fb      	ldr	r3, [r7, #12]
 800c2c0:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800c2c2:	2300      	movs	r3, #0
}
 800c2c4:	4618      	mov	r0, r3
 800c2c6:	371c      	adds	r7, #28
 800c2c8:	46bd      	mov	sp, r7
 800c2ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2ce:	4770      	bx	lr
 800c2d0:	00d8acbf 	.word	0x00d8acbf
 800c2d4:	00e4e1c0 	.word	0x00e4e1c0
 800c2d8:	00f42400 	.word	0x00f42400
 800c2dc:	01067380 	.word	0x01067380
 800c2e0:	011a499f 	.word	0x011a499f
 800c2e4:	01312cff 	.word	0x01312cff
 800c2e8:	014ca43f 	.word	0x014ca43f
 800c2ec:	016e3600 	.word	0x016e3600
 800c2f0:	01a6ab1f 	.word	0x01a6ab1f
 800c2f4:	01e84800 	.word	0x01e84800

0800c2f8 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800c2f8:	b480      	push	{r7}
 800c2fa:	b083      	sub	sp, #12
 800c2fc:	af00      	add	r7, sp, #0
 800c2fe:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800c300:	687b      	ldr	r3, [r7, #4]
 800c302:	689b      	ldr	r3, [r3, #8]
 800c304:	f043 0201 	orr.w	r2, r3, #1
 800c308:	687b      	ldr	r3, [r7, #4]
 800c30a:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800c30c:	2300      	movs	r3, #0
}
 800c30e:	4618      	mov	r0, r3
 800c310:	370c      	adds	r7, #12
 800c312:	46bd      	mov	sp, r7
 800c314:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c318:	4770      	bx	lr

0800c31a <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800c31a:	b480      	push	{r7}
 800c31c:	b083      	sub	sp, #12
 800c31e:	af00      	add	r7, sp, #0
 800c320:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800c322:	687b      	ldr	r3, [r7, #4]
 800c324:	689b      	ldr	r3, [r3, #8]
 800c326:	f023 0201 	bic.w	r2, r3, #1
 800c32a:	687b      	ldr	r3, [r7, #4]
 800c32c:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800c32e:	2300      	movs	r3, #0
}
 800c330:	4618      	mov	r0, r3
 800c332:	370c      	adds	r7, #12
 800c334:	46bd      	mov	sp, r7
 800c336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c33a:	4770      	bx	lr

0800c33c <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800c33c:	b580      	push	{r7, lr}
 800c33e:	b084      	sub	sp, #16
 800c340:	af00      	add	r7, sp, #0
 800c342:	6078      	str	r0, [r7, #4]
 800c344:	460b      	mov	r3, r1
 800c346:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800c348:	2300      	movs	r3, #0
 800c34a:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800c34c:	687b      	ldr	r3, [r7, #4]
 800c34e:	68db      	ldr	r3, [r3, #12]
 800c350:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 800c354:	687b      	ldr	r3, [r7, #4]
 800c356:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800c358:	78fb      	ldrb	r3, [r7, #3]
 800c35a:	2b01      	cmp	r3, #1
 800c35c:	d115      	bne.n	800c38a <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800c35e:	687b      	ldr	r3, [r7, #4]
 800c360:	68db      	ldr	r3, [r3, #12]
 800c362:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800c366:	687b      	ldr	r3, [r7, #4]
 800c368:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800c36a:	200a      	movs	r0, #10
 800c36c:	f7f9 fa26 	bl	80057bc <HAL_Delay>
      ms += 10U;
 800c370:	68fb      	ldr	r3, [r7, #12]
 800c372:	330a      	adds	r3, #10
 800c374:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800c376:	6878      	ldr	r0, [r7, #4]
 800c378:	f001 f93f 	bl	800d5fa <USB_GetMode>
 800c37c:	4603      	mov	r3, r0
 800c37e:	2b01      	cmp	r3, #1
 800c380:	d01e      	beq.n	800c3c0 <USB_SetCurrentMode+0x84>
 800c382:	68fb      	ldr	r3, [r7, #12]
 800c384:	2bc7      	cmp	r3, #199	@ 0xc7
 800c386:	d9f0      	bls.n	800c36a <USB_SetCurrentMode+0x2e>
 800c388:	e01a      	b.n	800c3c0 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800c38a:	78fb      	ldrb	r3, [r7, #3]
 800c38c:	2b00      	cmp	r3, #0
 800c38e:	d115      	bne.n	800c3bc <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800c390:	687b      	ldr	r3, [r7, #4]
 800c392:	68db      	ldr	r3, [r3, #12]
 800c394:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800c398:	687b      	ldr	r3, [r7, #4]
 800c39a:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800c39c:	200a      	movs	r0, #10
 800c39e:	f7f9 fa0d 	bl	80057bc <HAL_Delay>
      ms += 10U;
 800c3a2:	68fb      	ldr	r3, [r7, #12]
 800c3a4:	330a      	adds	r3, #10
 800c3a6:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800c3a8:	6878      	ldr	r0, [r7, #4]
 800c3aa:	f001 f926 	bl	800d5fa <USB_GetMode>
 800c3ae:	4603      	mov	r3, r0
 800c3b0:	2b00      	cmp	r3, #0
 800c3b2:	d005      	beq.n	800c3c0 <USB_SetCurrentMode+0x84>
 800c3b4:	68fb      	ldr	r3, [r7, #12]
 800c3b6:	2bc7      	cmp	r3, #199	@ 0xc7
 800c3b8:	d9f0      	bls.n	800c39c <USB_SetCurrentMode+0x60>
 800c3ba:	e001      	b.n	800c3c0 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800c3bc:	2301      	movs	r3, #1
 800c3be:	e005      	b.n	800c3cc <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 800c3c0:	68fb      	ldr	r3, [r7, #12]
 800c3c2:	2bc8      	cmp	r3, #200	@ 0xc8
 800c3c4:	d101      	bne.n	800c3ca <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800c3c6:	2301      	movs	r3, #1
 800c3c8:	e000      	b.n	800c3cc <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800c3ca:	2300      	movs	r3, #0
}
 800c3cc:	4618      	mov	r0, r3
 800c3ce:	3710      	adds	r7, #16
 800c3d0:	46bd      	mov	sp, r7
 800c3d2:	bd80      	pop	{r7, pc}

0800c3d4 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800c3d4:	b084      	sub	sp, #16
 800c3d6:	b580      	push	{r7, lr}
 800c3d8:	b086      	sub	sp, #24
 800c3da:	af00      	add	r7, sp, #0
 800c3dc:	6078      	str	r0, [r7, #4]
 800c3de:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800c3e2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800c3e6:	2300      	movs	r3, #0
 800c3e8:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c3ea:	687b      	ldr	r3, [r7, #4]
 800c3ec:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800c3ee:	2300      	movs	r3, #0
 800c3f0:	613b      	str	r3, [r7, #16]
 800c3f2:	e009      	b.n	800c408 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800c3f4:	687a      	ldr	r2, [r7, #4]
 800c3f6:	693b      	ldr	r3, [r7, #16]
 800c3f8:	3340      	adds	r3, #64	@ 0x40
 800c3fa:	009b      	lsls	r3, r3, #2
 800c3fc:	4413      	add	r3, r2
 800c3fe:	2200      	movs	r2, #0
 800c400:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800c402:	693b      	ldr	r3, [r7, #16]
 800c404:	3301      	adds	r3, #1
 800c406:	613b      	str	r3, [r7, #16]
 800c408:	693b      	ldr	r3, [r7, #16]
 800c40a:	2b0e      	cmp	r3, #14
 800c40c:	d9f2      	bls.n	800c3f4 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800c40e:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800c412:	2b00      	cmp	r3, #0
 800c414:	d11c      	bne.n	800c450 <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800c416:	68fb      	ldr	r3, [r7, #12]
 800c418:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c41c:	685b      	ldr	r3, [r3, #4]
 800c41e:	68fa      	ldr	r2, [r7, #12]
 800c420:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800c424:	f043 0302 	orr.w	r3, r3, #2
 800c428:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 800c42a:	687b      	ldr	r3, [r7, #4]
 800c42c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c42e:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800c432:	687b      	ldr	r3, [r7, #4]
 800c434:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 800c436:	687b      	ldr	r3, [r7, #4]
 800c438:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c43a:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 800c43e:	687b      	ldr	r3, [r7, #4]
 800c440:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 800c442:	687b      	ldr	r3, [r7, #4]
 800c444:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c446:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 800c44a:	687b      	ldr	r3, [r7, #4]
 800c44c:	639a      	str	r2, [r3, #56]	@ 0x38
 800c44e:	e00b      	b.n	800c468 <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 800c450:	687b      	ldr	r3, [r7, #4]
 800c452:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c454:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 800c458:	687b      	ldr	r3, [r7, #4]
 800c45a:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 800c45c:	687b      	ldr	r3, [r7, #4]
 800c45e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c460:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 800c464:	687b      	ldr	r3, [r7, #4]
 800c466:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800c468:	68fb      	ldr	r3, [r7, #12]
 800c46a:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800c46e:	461a      	mov	r2, r3
 800c470:	2300      	movs	r3, #0
 800c472:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800c474:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 800c478:	2b01      	cmp	r3, #1
 800c47a:	d10d      	bne.n	800c498 <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800c47c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c480:	2b00      	cmp	r3, #0
 800c482:	d104      	bne.n	800c48e <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800c484:	2100      	movs	r1, #0
 800c486:	6878      	ldr	r0, [r7, #4]
 800c488:	f000 f968 	bl	800c75c <USB_SetDevSpeed>
 800c48c:	e008      	b.n	800c4a0 <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800c48e:	2101      	movs	r1, #1
 800c490:	6878      	ldr	r0, [r7, #4]
 800c492:	f000 f963 	bl	800c75c <USB_SetDevSpeed>
 800c496:	e003      	b.n	800c4a0 <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800c498:	2103      	movs	r1, #3
 800c49a:	6878      	ldr	r0, [r7, #4]
 800c49c:	f000 f95e 	bl	800c75c <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800c4a0:	2110      	movs	r1, #16
 800c4a2:	6878      	ldr	r0, [r7, #4]
 800c4a4:	f000 f8fa 	bl	800c69c <USB_FlushTxFifo>
 800c4a8:	4603      	mov	r3, r0
 800c4aa:	2b00      	cmp	r3, #0
 800c4ac:	d001      	beq.n	800c4b2 <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 800c4ae:	2301      	movs	r3, #1
 800c4b0:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800c4b2:	6878      	ldr	r0, [r7, #4]
 800c4b4:	f000 f924 	bl	800c700 <USB_FlushRxFifo>
 800c4b8:	4603      	mov	r3, r0
 800c4ba:	2b00      	cmp	r3, #0
 800c4bc:	d001      	beq.n	800c4c2 <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 800c4be:	2301      	movs	r3, #1
 800c4c0:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800c4c2:	68fb      	ldr	r3, [r7, #12]
 800c4c4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c4c8:	461a      	mov	r2, r3
 800c4ca:	2300      	movs	r3, #0
 800c4cc:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800c4ce:	68fb      	ldr	r3, [r7, #12]
 800c4d0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c4d4:	461a      	mov	r2, r3
 800c4d6:	2300      	movs	r3, #0
 800c4d8:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800c4da:	68fb      	ldr	r3, [r7, #12]
 800c4dc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c4e0:	461a      	mov	r2, r3
 800c4e2:	2300      	movs	r3, #0
 800c4e4:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800c4e6:	2300      	movs	r3, #0
 800c4e8:	613b      	str	r3, [r7, #16]
 800c4ea:	e043      	b.n	800c574 <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800c4ec:	693b      	ldr	r3, [r7, #16]
 800c4ee:	015a      	lsls	r2, r3, #5
 800c4f0:	68fb      	ldr	r3, [r7, #12]
 800c4f2:	4413      	add	r3, r2
 800c4f4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c4f8:	681b      	ldr	r3, [r3, #0]
 800c4fa:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800c4fe:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800c502:	d118      	bne.n	800c536 <USB_DevInit+0x162>
    {
      if (i == 0U)
 800c504:	693b      	ldr	r3, [r7, #16]
 800c506:	2b00      	cmp	r3, #0
 800c508:	d10a      	bne.n	800c520 <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800c50a:	693b      	ldr	r3, [r7, #16]
 800c50c:	015a      	lsls	r2, r3, #5
 800c50e:	68fb      	ldr	r3, [r7, #12]
 800c510:	4413      	add	r3, r2
 800c512:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c516:	461a      	mov	r2, r3
 800c518:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800c51c:	6013      	str	r3, [r2, #0]
 800c51e:	e013      	b.n	800c548 <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800c520:	693b      	ldr	r3, [r7, #16]
 800c522:	015a      	lsls	r2, r3, #5
 800c524:	68fb      	ldr	r3, [r7, #12]
 800c526:	4413      	add	r3, r2
 800c528:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c52c:	461a      	mov	r2, r3
 800c52e:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800c532:	6013      	str	r3, [r2, #0]
 800c534:	e008      	b.n	800c548 <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800c536:	693b      	ldr	r3, [r7, #16]
 800c538:	015a      	lsls	r2, r3, #5
 800c53a:	68fb      	ldr	r3, [r7, #12]
 800c53c:	4413      	add	r3, r2
 800c53e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c542:	461a      	mov	r2, r3
 800c544:	2300      	movs	r3, #0
 800c546:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800c548:	693b      	ldr	r3, [r7, #16]
 800c54a:	015a      	lsls	r2, r3, #5
 800c54c:	68fb      	ldr	r3, [r7, #12]
 800c54e:	4413      	add	r3, r2
 800c550:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c554:	461a      	mov	r2, r3
 800c556:	2300      	movs	r3, #0
 800c558:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800c55a:	693b      	ldr	r3, [r7, #16]
 800c55c:	015a      	lsls	r2, r3, #5
 800c55e:	68fb      	ldr	r3, [r7, #12]
 800c560:	4413      	add	r3, r2
 800c562:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c566:	461a      	mov	r2, r3
 800c568:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800c56c:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800c56e:	693b      	ldr	r3, [r7, #16]
 800c570:	3301      	adds	r3, #1
 800c572:	613b      	str	r3, [r7, #16]
 800c574:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800c578:	461a      	mov	r2, r3
 800c57a:	693b      	ldr	r3, [r7, #16]
 800c57c:	4293      	cmp	r3, r2
 800c57e:	d3b5      	bcc.n	800c4ec <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800c580:	2300      	movs	r3, #0
 800c582:	613b      	str	r3, [r7, #16]
 800c584:	e043      	b.n	800c60e <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800c586:	693b      	ldr	r3, [r7, #16]
 800c588:	015a      	lsls	r2, r3, #5
 800c58a:	68fb      	ldr	r3, [r7, #12]
 800c58c:	4413      	add	r3, r2
 800c58e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c592:	681b      	ldr	r3, [r3, #0]
 800c594:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800c598:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800c59c:	d118      	bne.n	800c5d0 <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 800c59e:	693b      	ldr	r3, [r7, #16]
 800c5a0:	2b00      	cmp	r3, #0
 800c5a2:	d10a      	bne.n	800c5ba <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800c5a4:	693b      	ldr	r3, [r7, #16]
 800c5a6:	015a      	lsls	r2, r3, #5
 800c5a8:	68fb      	ldr	r3, [r7, #12]
 800c5aa:	4413      	add	r3, r2
 800c5ac:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c5b0:	461a      	mov	r2, r3
 800c5b2:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800c5b6:	6013      	str	r3, [r2, #0]
 800c5b8:	e013      	b.n	800c5e2 <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800c5ba:	693b      	ldr	r3, [r7, #16]
 800c5bc:	015a      	lsls	r2, r3, #5
 800c5be:	68fb      	ldr	r3, [r7, #12]
 800c5c0:	4413      	add	r3, r2
 800c5c2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c5c6:	461a      	mov	r2, r3
 800c5c8:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800c5cc:	6013      	str	r3, [r2, #0]
 800c5ce:	e008      	b.n	800c5e2 <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800c5d0:	693b      	ldr	r3, [r7, #16]
 800c5d2:	015a      	lsls	r2, r3, #5
 800c5d4:	68fb      	ldr	r3, [r7, #12]
 800c5d6:	4413      	add	r3, r2
 800c5d8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c5dc:	461a      	mov	r2, r3
 800c5de:	2300      	movs	r3, #0
 800c5e0:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800c5e2:	693b      	ldr	r3, [r7, #16]
 800c5e4:	015a      	lsls	r2, r3, #5
 800c5e6:	68fb      	ldr	r3, [r7, #12]
 800c5e8:	4413      	add	r3, r2
 800c5ea:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c5ee:	461a      	mov	r2, r3
 800c5f0:	2300      	movs	r3, #0
 800c5f2:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800c5f4:	693b      	ldr	r3, [r7, #16]
 800c5f6:	015a      	lsls	r2, r3, #5
 800c5f8:	68fb      	ldr	r3, [r7, #12]
 800c5fa:	4413      	add	r3, r2
 800c5fc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c600:	461a      	mov	r2, r3
 800c602:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800c606:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800c608:	693b      	ldr	r3, [r7, #16]
 800c60a:	3301      	adds	r3, #1
 800c60c:	613b      	str	r3, [r7, #16]
 800c60e:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800c612:	461a      	mov	r2, r3
 800c614:	693b      	ldr	r3, [r7, #16]
 800c616:	4293      	cmp	r3, r2
 800c618:	d3b5      	bcc.n	800c586 <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800c61a:	68fb      	ldr	r3, [r7, #12]
 800c61c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c620:	691b      	ldr	r3, [r3, #16]
 800c622:	68fa      	ldr	r2, [r7, #12]
 800c624:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800c628:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800c62c:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800c62e:	687b      	ldr	r3, [r7, #4]
 800c630:	2200      	movs	r2, #0
 800c632:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800c634:	687b      	ldr	r3, [r7, #4]
 800c636:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 800c63a:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800c63c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800c640:	2b00      	cmp	r3, #0
 800c642:	d105      	bne.n	800c650 <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800c644:	687b      	ldr	r3, [r7, #4]
 800c646:	699b      	ldr	r3, [r3, #24]
 800c648:	f043 0210 	orr.w	r2, r3, #16
 800c64c:	687b      	ldr	r3, [r7, #4]
 800c64e:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800c650:	687b      	ldr	r3, [r7, #4]
 800c652:	699a      	ldr	r2, [r3, #24]
 800c654:	4b10      	ldr	r3, [pc, #64]	@ (800c698 <USB_DevInit+0x2c4>)
 800c656:	4313      	orrs	r3, r2
 800c658:	687a      	ldr	r2, [r7, #4]
 800c65a:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800c65c:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800c660:	2b00      	cmp	r3, #0
 800c662:	d005      	beq.n	800c670 <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800c664:	687b      	ldr	r3, [r7, #4]
 800c666:	699b      	ldr	r3, [r3, #24]
 800c668:	f043 0208 	orr.w	r2, r3, #8
 800c66c:	687b      	ldr	r3, [r7, #4]
 800c66e:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800c670:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800c674:	2b01      	cmp	r3, #1
 800c676:	d107      	bne.n	800c688 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800c678:	687b      	ldr	r3, [r7, #4]
 800c67a:	699b      	ldr	r3, [r3, #24]
 800c67c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800c680:	f043 0304 	orr.w	r3, r3, #4
 800c684:	687a      	ldr	r2, [r7, #4]
 800c686:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800c688:	7dfb      	ldrb	r3, [r7, #23]
}
 800c68a:	4618      	mov	r0, r3
 800c68c:	3718      	adds	r7, #24
 800c68e:	46bd      	mov	sp, r7
 800c690:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800c694:	b004      	add	sp, #16
 800c696:	4770      	bx	lr
 800c698:	803c3800 	.word	0x803c3800

0800c69c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800c69c:	b480      	push	{r7}
 800c69e:	b085      	sub	sp, #20
 800c6a0:	af00      	add	r7, sp, #0
 800c6a2:	6078      	str	r0, [r7, #4]
 800c6a4:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800c6a6:	2300      	movs	r3, #0
 800c6a8:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800c6aa:	68fb      	ldr	r3, [r7, #12]
 800c6ac:	3301      	adds	r3, #1
 800c6ae:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800c6b0:	68fb      	ldr	r3, [r7, #12]
 800c6b2:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800c6b6:	d901      	bls.n	800c6bc <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800c6b8:	2303      	movs	r3, #3
 800c6ba:	e01b      	b.n	800c6f4 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800c6bc:	687b      	ldr	r3, [r7, #4]
 800c6be:	691b      	ldr	r3, [r3, #16]
 800c6c0:	2b00      	cmp	r3, #0
 800c6c2:	daf2      	bge.n	800c6aa <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800c6c4:	2300      	movs	r3, #0
 800c6c6:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800c6c8:	683b      	ldr	r3, [r7, #0]
 800c6ca:	019b      	lsls	r3, r3, #6
 800c6cc:	f043 0220 	orr.w	r2, r3, #32
 800c6d0:	687b      	ldr	r3, [r7, #4]
 800c6d2:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800c6d4:	68fb      	ldr	r3, [r7, #12]
 800c6d6:	3301      	adds	r3, #1
 800c6d8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800c6da:	68fb      	ldr	r3, [r7, #12]
 800c6dc:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800c6e0:	d901      	bls.n	800c6e6 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800c6e2:	2303      	movs	r3, #3
 800c6e4:	e006      	b.n	800c6f4 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800c6e6:	687b      	ldr	r3, [r7, #4]
 800c6e8:	691b      	ldr	r3, [r3, #16]
 800c6ea:	f003 0320 	and.w	r3, r3, #32
 800c6ee:	2b20      	cmp	r3, #32
 800c6f0:	d0f0      	beq.n	800c6d4 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800c6f2:	2300      	movs	r3, #0
}
 800c6f4:	4618      	mov	r0, r3
 800c6f6:	3714      	adds	r7, #20
 800c6f8:	46bd      	mov	sp, r7
 800c6fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6fe:	4770      	bx	lr

0800c700 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800c700:	b480      	push	{r7}
 800c702:	b085      	sub	sp, #20
 800c704:	af00      	add	r7, sp, #0
 800c706:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800c708:	2300      	movs	r3, #0
 800c70a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800c70c:	68fb      	ldr	r3, [r7, #12]
 800c70e:	3301      	adds	r3, #1
 800c710:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800c712:	68fb      	ldr	r3, [r7, #12]
 800c714:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800c718:	d901      	bls.n	800c71e <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800c71a:	2303      	movs	r3, #3
 800c71c:	e018      	b.n	800c750 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800c71e:	687b      	ldr	r3, [r7, #4]
 800c720:	691b      	ldr	r3, [r3, #16]
 800c722:	2b00      	cmp	r3, #0
 800c724:	daf2      	bge.n	800c70c <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800c726:	2300      	movs	r3, #0
 800c728:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800c72a:	687b      	ldr	r3, [r7, #4]
 800c72c:	2210      	movs	r2, #16
 800c72e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800c730:	68fb      	ldr	r3, [r7, #12]
 800c732:	3301      	adds	r3, #1
 800c734:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800c736:	68fb      	ldr	r3, [r7, #12]
 800c738:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800c73c:	d901      	bls.n	800c742 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800c73e:	2303      	movs	r3, #3
 800c740:	e006      	b.n	800c750 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800c742:	687b      	ldr	r3, [r7, #4]
 800c744:	691b      	ldr	r3, [r3, #16]
 800c746:	f003 0310 	and.w	r3, r3, #16
 800c74a:	2b10      	cmp	r3, #16
 800c74c:	d0f0      	beq.n	800c730 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800c74e:	2300      	movs	r3, #0
}
 800c750:	4618      	mov	r0, r3
 800c752:	3714      	adds	r7, #20
 800c754:	46bd      	mov	sp, r7
 800c756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c75a:	4770      	bx	lr

0800c75c <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800c75c:	b480      	push	{r7}
 800c75e:	b085      	sub	sp, #20
 800c760:	af00      	add	r7, sp, #0
 800c762:	6078      	str	r0, [r7, #4]
 800c764:	460b      	mov	r3, r1
 800c766:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c768:	687b      	ldr	r3, [r7, #4]
 800c76a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800c76c:	68fb      	ldr	r3, [r7, #12]
 800c76e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c772:	681a      	ldr	r2, [r3, #0]
 800c774:	78fb      	ldrb	r3, [r7, #3]
 800c776:	68f9      	ldr	r1, [r7, #12]
 800c778:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800c77c:	4313      	orrs	r3, r2
 800c77e:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800c780:	2300      	movs	r3, #0
}
 800c782:	4618      	mov	r0, r3
 800c784:	3714      	adds	r7, #20
 800c786:	46bd      	mov	sp, r7
 800c788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c78c:	4770      	bx	lr

0800c78e <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 800c78e:	b480      	push	{r7}
 800c790:	b087      	sub	sp, #28
 800c792:	af00      	add	r7, sp, #0
 800c794:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c796:	687b      	ldr	r3, [r7, #4]
 800c798:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800c79a:	693b      	ldr	r3, [r7, #16]
 800c79c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c7a0:	689b      	ldr	r3, [r3, #8]
 800c7a2:	f003 0306 	and.w	r3, r3, #6
 800c7a6:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 800c7a8:	68fb      	ldr	r3, [r7, #12]
 800c7aa:	2b00      	cmp	r3, #0
 800c7ac:	d102      	bne.n	800c7b4 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 800c7ae:	2300      	movs	r3, #0
 800c7b0:	75fb      	strb	r3, [r7, #23]
 800c7b2:	e00a      	b.n	800c7ca <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 800c7b4:	68fb      	ldr	r3, [r7, #12]
 800c7b6:	2b02      	cmp	r3, #2
 800c7b8:	d002      	beq.n	800c7c0 <USB_GetDevSpeed+0x32>
 800c7ba:	68fb      	ldr	r3, [r7, #12]
 800c7bc:	2b06      	cmp	r3, #6
 800c7be:	d102      	bne.n	800c7c6 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 800c7c0:	2302      	movs	r3, #2
 800c7c2:	75fb      	strb	r3, [r7, #23]
 800c7c4:	e001      	b.n	800c7ca <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 800c7c6:	230f      	movs	r3, #15
 800c7c8:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 800c7ca:	7dfb      	ldrb	r3, [r7, #23]
}
 800c7cc:	4618      	mov	r0, r3
 800c7ce:	371c      	adds	r7, #28
 800c7d0:	46bd      	mov	sp, r7
 800c7d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7d6:	4770      	bx	lr

0800c7d8 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800c7d8:	b480      	push	{r7}
 800c7da:	b085      	sub	sp, #20
 800c7dc:	af00      	add	r7, sp, #0
 800c7de:	6078      	str	r0, [r7, #4]
 800c7e0:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c7e2:	687b      	ldr	r3, [r7, #4]
 800c7e4:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800c7e6:	683b      	ldr	r3, [r7, #0]
 800c7e8:	781b      	ldrb	r3, [r3, #0]
 800c7ea:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800c7ec:	683b      	ldr	r3, [r7, #0]
 800c7ee:	785b      	ldrb	r3, [r3, #1]
 800c7f0:	2b01      	cmp	r3, #1
 800c7f2:	d13a      	bne.n	800c86a <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 800c7f4:	68fb      	ldr	r3, [r7, #12]
 800c7f6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c7fa:	69da      	ldr	r2, [r3, #28]
 800c7fc:	683b      	ldr	r3, [r7, #0]
 800c7fe:	781b      	ldrb	r3, [r3, #0]
 800c800:	f003 030f 	and.w	r3, r3, #15
 800c804:	2101      	movs	r1, #1
 800c806:	fa01 f303 	lsl.w	r3, r1, r3
 800c80a:	b29b      	uxth	r3, r3
 800c80c:	68f9      	ldr	r1, [r7, #12]
 800c80e:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800c812:	4313      	orrs	r3, r2
 800c814:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800c816:	68bb      	ldr	r3, [r7, #8]
 800c818:	015a      	lsls	r2, r3, #5
 800c81a:	68fb      	ldr	r3, [r7, #12]
 800c81c:	4413      	add	r3, r2
 800c81e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c822:	681b      	ldr	r3, [r3, #0]
 800c824:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800c828:	2b00      	cmp	r3, #0
 800c82a:	d155      	bne.n	800c8d8 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800c82c:	68bb      	ldr	r3, [r7, #8]
 800c82e:	015a      	lsls	r2, r3, #5
 800c830:	68fb      	ldr	r3, [r7, #12]
 800c832:	4413      	add	r3, r2
 800c834:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c838:	681a      	ldr	r2, [r3, #0]
 800c83a:	683b      	ldr	r3, [r7, #0]
 800c83c:	689b      	ldr	r3, [r3, #8]
 800c83e:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800c842:	683b      	ldr	r3, [r7, #0]
 800c844:	791b      	ldrb	r3, [r3, #4]
 800c846:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800c848:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800c84a:	68bb      	ldr	r3, [r7, #8]
 800c84c:	059b      	lsls	r3, r3, #22
 800c84e:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800c850:	4313      	orrs	r3, r2
 800c852:	68ba      	ldr	r2, [r7, #8]
 800c854:	0151      	lsls	r1, r2, #5
 800c856:	68fa      	ldr	r2, [r7, #12]
 800c858:	440a      	add	r2, r1
 800c85a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800c85e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800c862:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c866:	6013      	str	r3, [r2, #0]
 800c868:	e036      	b.n	800c8d8 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800c86a:	68fb      	ldr	r3, [r7, #12]
 800c86c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c870:	69da      	ldr	r2, [r3, #28]
 800c872:	683b      	ldr	r3, [r7, #0]
 800c874:	781b      	ldrb	r3, [r3, #0]
 800c876:	f003 030f 	and.w	r3, r3, #15
 800c87a:	2101      	movs	r1, #1
 800c87c:	fa01 f303 	lsl.w	r3, r1, r3
 800c880:	041b      	lsls	r3, r3, #16
 800c882:	68f9      	ldr	r1, [r7, #12]
 800c884:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800c888:	4313      	orrs	r3, r2
 800c88a:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800c88c:	68bb      	ldr	r3, [r7, #8]
 800c88e:	015a      	lsls	r2, r3, #5
 800c890:	68fb      	ldr	r3, [r7, #12]
 800c892:	4413      	add	r3, r2
 800c894:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c898:	681b      	ldr	r3, [r3, #0]
 800c89a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800c89e:	2b00      	cmp	r3, #0
 800c8a0:	d11a      	bne.n	800c8d8 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800c8a2:	68bb      	ldr	r3, [r7, #8]
 800c8a4:	015a      	lsls	r2, r3, #5
 800c8a6:	68fb      	ldr	r3, [r7, #12]
 800c8a8:	4413      	add	r3, r2
 800c8aa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c8ae:	681a      	ldr	r2, [r3, #0]
 800c8b0:	683b      	ldr	r3, [r7, #0]
 800c8b2:	689b      	ldr	r3, [r3, #8]
 800c8b4:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 800c8b8:	683b      	ldr	r3, [r7, #0]
 800c8ba:	791b      	ldrb	r3, [r3, #4]
 800c8bc:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800c8be:	430b      	orrs	r3, r1
 800c8c0:	4313      	orrs	r3, r2
 800c8c2:	68ba      	ldr	r2, [r7, #8]
 800c8c4:	0151      	lsls	r1, r2, #5
 800c8c6:	68fa      	ldr	r2, [r7, #12]
 800c8c8:	440a      	add	r2, r1
 800c8ca:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800c8ce:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800c8d2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c8d6:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 800c8d8:	2300      	movs	r3, #0
}
 800c8da:	4618      	mov	r0, r3
 800c8dc:	3714      	adds	r7, #20
 800c8de:	46bd      	mov	sp, r7
 800c8e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8e4:	4770      	bx	lr
	...

0800c8e8 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800c8e8:	b480      	push	{r7}
 800c8ea:	b085      	sub	sp, #20
 800c8ec:	af00      	add	r7, sp, #0
 800c8ee:	6078      	str	r0, [r7, #4]
 800c8f0:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c8f2:	687b      	ldr	r3, [r7, #4]
 800c8f4:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800c8f6:	683b      	ldr	r3, [r7, #0]
 800c8f8:	781b      	ldrb	r3, [r3, #0]
 800c8fa:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 800c8fc:	683b      	ldr	r3, [r7, #0]
 800c8fe:	785b      	ldrb	r3, [r3, #1]
 800c900:	2b01      	cmp	r3, #1
 800c902:	d161      	bne.n	800c9c8 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800c904:	68bb      	ldr	r3, [r7, #8]
 800c906:	015a      	lsls	r2, r3, #5
 800c908:	68fb      	ldr	r3, [r7, #12]
 800c90a:	4413      	add	r3, r2
 800c90c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c910:	681b      	ldr	r3, [r3, #0]
 800c912:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800c916:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800c91a:	d11f      	bne.n	800c95c <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 800c91c:	68bb      	ldr	r3, [r7, #8]
 800c91e:	015a      	lsls	r2, r3, #5
 800c920:	68fb      	ldr	r3, [r7, #12]
 800c922:	4413      	add	r3, r2
 800c924:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c928:	681b      	ldr	r3, [r3, #0]
 800c92a:	68ba      	ldr	r2, [r7, #8]
 800c92c:	0151      	lsls	r1, r2, #5
 800c92e:	68fa      	ldr	r2, [r7, #12]
 800c930:	440a      	add	r2, r1
 800c932:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800c936:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800c93a:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 800c93c:	68bb      	ldr	r3, [r7, #8]
 800c93e:	015a      	lsls	r2, r3, #5
 800c940:	68fb      	ldr	r3, [r7, #12]
 800c942:	4413      	add	r3, r2
 800c944:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c948:	681b      	ldr	r3, [r3, #0]
 800c94a:	68ba      	ldr	r2, [r7, #8]
 800c94c:	0151      	lsls	r1, r2, #5
 800c94e:	68fa      	ldr	r2, [r7, #12]
 800c950:	440a      	add	r2, r1
 800c952:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800c956:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800c95a:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800c95c:	68fb      	ldr	r3, [r7, #12]
 800c95e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c962:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800c964:	683b      	ldr	r3, [r7, #0]
 800c966:	781b      	ldrb	r3, [r3, #0]
 800c968:	f003 030f 	and.w	r3, r3, #15
 800c96c:	2101      	movs	r1, #1
 800c96e:	fa01 f303 	lsl.w	r3, r1, r3
 800c972:	b29b      	uxth	r3, r3
 800c974:	43db      	mvns	r3, r3
 800c976:	68f9      	ldr	r1, [r7, #12]
 800c978:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800c97c:	4013      	ands	r3, r2
 800c97e:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800c980:	68fb      	ldr	r3, [r7, #12]
 800c982:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c986:	69da      	ldr	r2, [r3, #28]
 800c988:	683b      	ldr	r3, [r7, #0]
 800c98a:	781b      	ldrb	r3, [r3, #0]
 800c98c:	f003 030f 	and.w	r3, r3, #15
 800c990:	2101      	movs	r1, #1
 800c992:	fa01 f303 	lsl.w	r3, r1, r3
 800c996:	b29b      	uxth	r3, r3
 800c998:	43db      	mvns	r3, r3
 800c99a:	68f9      	ldr	r1, [r7, #12]
 800c99c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800c9a0:	4013      	ands	r3, r2
 800c9a2:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 800c9a4:	68bb      	ldr	r3, [r7, #8]
 800c9a6:	015a      	lsls	r2, r3, #5
 800c9a8:	68fb      	ldr	r3, [r7, #12]
 800c9aa:	4413      	add	r3, r2
 800c9ac:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c9b0:	681a      	ldr	r2, [r3, #0]
 800c9b2:	68bb      	ldr	r3, [r7, #8]
 800c9b4:	0159      	lsls	r1, r3, #5
 800c9b6:	68fb      	ldr	r3, [r7, #12]
 800c9b8:	440b      	add	r3, r1
 800c9ba:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c9be:	4619      	mov	r1, r3
 800c9c0:	4b35      	ldr	r3, [pc, #212]	@ (800ca98 <USB_DeactivateEndpoint+0x1b0>)
 800c9c2:	4013      	ands	r3, r2
 800c9c4:	600b      	str	r3, [r1, #0]
 800c9c6:	e060      	b.n	800ca8a <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800c9c8:	68bb      	ldr	r3, [r7, #8]
 800c9ca:	015a      	lsls	r2, r3, #5
 800c9cc:	68fb      	ldr	r3, [r7, #12]
 800c9ce:	4413      	add	r3, r2
 800c9d0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c9d4:	681b      	ldr	r3, [r3, #0]
 800c9d6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800c9da:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800c9de:	d11f      	bne.n	800ca20 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800c9e0:	68bb      	ldr	r3, [r7, #8]
 800c9e2:	015a      	lsls	r2, r3, #5
 800c9e4:	68fb      	ldr	r3, [r7, #12]
 800c9e6:	4413      	add	r3, r2
 800c9e8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c9ec:	681b      	ldr	r3, [r3, #0]
 800c9ee:	68ba      	ldr	r2, [r7, #8]
 800c9f0:	0151      	lsls	r1, r2, #5
 800c9f2:	68fa      	ldr	r2, [r7, #12]
 800c9f4:	440a      	add	r2, r1
 800c9f6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800c9fa:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800c9fe:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 800ca00:	68bb      	ldr	r3, [r7, #8]
 800ca02:	015a      	lsls	r2, r3, #5
 800ca04:	68fb      	ldr	r3, [r7, #12]
 800ca06:	4413      	add	r3, r2
 800ca08:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ca0c:	681b      	ldr	r3, [r3, #0]
 800ca0e:	68ba      	ldr	r2, [r7, #8]
 800ca10:	0151      	lsls	r1, r2, #5
 800ca12:	68fa      	ldr	r2, [r7, #12]
 800ca14:	440a      	add	r2, r1
 800ca16:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800ca1a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800ca1e:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800ca20:	68fb      	ldr	r3, [r7, #12]
 800ca22:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ca26:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800ca28:	683b      	ldr	r3, [r7, #0]
 800ca2a:	781b      	ldrb	r3, [r3, #0]
 800ca2c:	f003 030f 	and.w	r3, r3, #15
 800ca30:	2101      	movs	r1, #1
 800ca32:	fa01 f303 	lsl.w	r3, r1, r3
 800ca36:	041b      	lsls	r3, r3, #16
 800ca38:	43db      	mvns	r3, r3
 800ca3a:	68f9      	ldr	r1, [r7, #12]
 800ca3c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800ca40:	4013      	ands	r3, r2
 800ca42:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800ca44:	68fb      	ldr	r3, [r7, #12]
 800ca46:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ca4a:	69da      	ldr	r2, [r3, #28]
 800ca4c:	683b      	ldr	r3, [r7, #0]
 800ca4e:	781b      	ldrb	r3, [r3, #0]
 800ca50:	f003 030f 	and.w	r3, r3, #15
 800ca54:	2101      	movs	r1, #1
 800ca56:	fa01 f303 	lsl.w	r3, r1, r3
 800ca5a:	041b      	lsls	r3, r3, #16
 800ca5c:	43db      	mvns	r3, r3
 800ca5e:	68f9      	ldr	r1, [r7, #12]
 800ca60:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800ca64:	4013      	ands	r3, r2
 800ca66:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 800ca68:	68bb      	ldr	r3, [r7, #8]
 800ca6a:	015a      	lsls	r2, r3, #5
 800ca6c:	68fb      	ldr	r3, [r7, #12]
 800ca6e:	4413      	add	r3, r2
 800ca70:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ca74:	681a      	ldr	r2, [r3, #0]
 800ca76:	68bb      	ldr	r3, [r7, #8]
 800ca78:	0159      	lsls	r1, r3, #5
 800ca7a:	68fb      	ldr	r3, [r7, #12]
 800ca7c:	440b      	add	r3, r1
 800ca7e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ca82:	4619      	mov	r1, r3
 800ca84:	4b05      	ldr	r3, [pc, #20]	@ (800ca9c <USB_DeactivateEndpoint+0x1b4>)
 800ca86:	4013      	ands	r3, r2
 800ca88:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 800ca8a:	2300      	movs	r3, #0
}
 800ca8c:	4618      	mov	r0, r3
 800ca8e:	3714      	adds	r7, #20
 800ca90:	46bd      	mov	sp, r7
 800ca92:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca96:	4770      	bx	lr
 800ca98:	ec337800 	.word	0xec337800
 800ca9c:	eff37800 	.word	0xeff37800

0800caa0 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800caa0:	b580      	push	{r7, lr}
 800caa2:	b08a      	sub	sp, #40	@ 0x28
 800caa4:	af02      	add	r7, sp, #8
 800caa6:	60f8      	str	r0, [r7, #12]
 800caa8:	60b9      	str	r1, [r7, #8]
 800caaa:	4613      	mov	r3, r2
 800caac:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800caae:	68fb      	ldr	r3, [r7, #12]
 800cab0:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 800cab2:	68bb      	ldr	r3, [r7, #8]
 800cab4:	781b      	ldrb	r3, [r3, #0]
 800cab6:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 800cab8:	68bb      	ldr	r3, [r7, #8]
 800caba:	785b      	ldrb	r3, [r3, #1]
 800cabc:	2b01      	cmp	r3, #1
 800cabe:	f040 817f 	bne.w	800cdc0 <USB_EPStartXfer+0x320>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800cac2:	68bb      	ldr	r3, [r7, #8]
 800cac4:	691b      	ldr	r3, [r3, #16]
 800cac6:	2b00      	cmp	r3, #0
 800cac8:	d132      	bne.n	800cb30 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800caca:	69bb      	ldr	r3, [r7, #24]
 800cacc:	015a      	lsls	r2, r3, #5
 800cace:	69fb      	ldr	r3, [r7, #28]
 800cad0:	4413      	add	r3, r2
 800cad2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800cad6:	691b      	ldr	r3, [r3, #16]
 800cad8:	69ba      	ldr	r2, [r7, #24]
 800cada:	0151      	lsls	r1, r2, #5
 800cadc:	69fa      	ldr	r2, [r7, #28]
 800cade:	440a      	add	r2, r1
 800cae0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800cae4:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800cae8:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800caec:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800caee:	69bb      	ldr	r3, [r7, #24]
 800caf0:	015a      	lsls	r2, r3, #5
 800caf2:	69fb      	ldr	r3, [r7, #28]
 800caf4:	4413      	add	r3, r2
 800caf6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800cafa:	691b      	ldr	r3, [r3, #16]
 800cafc:	69ba      	ldr	r2, [r7, #24]
 800cafe:	0151      	lsls	r1, r2, #5
 800cb00:	69fa      	ldr	r2, [r7, #28]
 800cb02:	440a      	add	r2, r1
 800cb04:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800cb08:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800cb0c:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800cb0e:	69bb      	ldr	r3, [r7, #24]
 800cb10:	015a      	lsls	r2, r3, #5
 800cb12:	69fb      	ldr	r3, [r7, #28]
 800cb14:	4413      	add	r3, r2
 800cb16:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800cb1a:	691b      	ldr	r3, [r3, #16]
 800cb1c:	69ba      	ldr	r2, [r7, #24]
 800cb1e:	0151      	lsls	r1, r2, #5
 800cb20:	69fa      	ldr	r2, [r7, #28]
 800cb22:	440a      	add	r2, r1
 800cb24:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800cb28:	0cdb      	lsrs	r3, r3, #19
 800cb2a:	04db      	lsls	r3, r3, #19
 800cb2c:	6113      	str	r3, [r2, #16]
 800cb2e:	e097      	b.n	800cc60 <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800cb30:	69bb      	ldr	r3, [r7, #24]
 800cb32:	015a      	lsls	r2, r3, #5
 800cb34:	69fb      	ldr	r3, [r7, #28]
 800cb36:	4413      	add	r3, r2
 800cb38:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800cb3c:	691b      	ldr	r3, [r3, #16]
 800cb3e:	69ba      	ldr	r2, [r7, #24]
 800cb40:	0151      	lsls	r1, r2, #5
 800cb42:	69fa      	ldr	r2, [r7, #28]
 800cb44:	440a      	add	r2, r1
 800cb46:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800cb4a:	0cdb      	lsrs	r3, r3, #19
 800cb4c:	04db      	lsls	r3, r3, #19
 800cb4e:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800cb50:	69bb      	ldr	r3, [r7, #24]
 800cb52:	015a      	lsls	r2, r3, #5
 800cb54:	69fb      	ldr	r3, [r7, #28]
 800cb56:	4413      	add	r3, r2
 800cb58:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800cb5c:	691b      	ldr	r3, [r3, #16]
 800cb5e:	69ba      	ldr	r2, [r7, #24]
 800cb60:	0151      	lsls	r1, r2, #5
 800cb62:	69fa      	ldr	r2, [r7, #28]
 800cb64:	440a      	add	r2, r1
 800cb66:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800cb6a:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800cb6e:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800cb72:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 800cb74:	69bb      	ldr	r3, [r7, #24]
 800cb76:	2b00      	cmp	r3, #0
 800cb78:	d11a      	bne.n	800cbb0 <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 800cb7a:	68bb      	ldr	r3, [r7, #8]
 800cb7c:	691a      	ldr	r2, [r3, #16]
 800cb7e:	68bb      	ldr	r3, [r7, #8]
 800cb80:	689b      	ldr	r3, [r3, #8]
 800cb82:	429a      	cmp	r2, r3
 800cb84:	d903      	bls.n	800cb8e <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 800cb86:	68bb      	ldr	r3, [r7, #8]
 800cb88:	689a      	ldr	r2, [r3, #8]
 800cb8a:	68bb      	ldr	r3, [r7, #8]
 800cb8c:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800cb8e:	69bb      	ldr	r3, [r7, #24]
 800cb90:	015a      	lsls	r2, r3, #5
 800cb92:	69fb      	ldr	r3, [r7, #28]
 800cb94:	4413      	add	r3, r2
 800cb96:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800cb9a:	691b      	ldr	r3, [r3, #16]
 800cb9c:	69ba      	ldr	r2, [r7, #24]
 800cb9e:	0151      	lsls	r1, r2, #5
 800cba0:	69fa      	ldr	r2, [r7, #28]
 800cba2:	440a      	add	r2, r1
 800cba4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800cba8:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800cbac:	6113      	str	r3, [r2, #16]
 800cbae:	e044      	b.n	800cc3a <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800cbb0:	68bb      	ldr	r3, [r7, #8]
 800cbb2:	691a      	ldr	r2, [r3, #16]
 800cbb4:	68bb      	ldr	r3, [r7, #8]
 800cbb6:	689b      	ldr	r3, [r3, #8]
 800cbb8:	4413      	add	r3, r2
 800cbba:	1e5a      	subs	r2, r3, #1
 800cbbc:	68bb      	ldr	r3, [r7, #8]
 800cbbe:	689b      	ldr	r3, [r3, #8]
 800cbc0:	fbb2 f3f3 	udiv	r3, r2, r3
 800cbc4:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19));
 800cbc6:	69bb      	ldr	r3, [r7, #24]
 800cbc8:	015a      	lsls	r2, r3, #5
 800cbca:	69fb      	ldr	r3, [r7, #28]
 800cbcc:	4413      	add	r3, r2
 800cbce:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800cbd2:	691a      	ldr	r2, [r3, #16]
 800cbd4:	8afb      	ldrh	r3, [r7, #22]
 800cbd6:	04d9      	lsls	r1, r3, #19
 800cbd8:	4ba4      	ldr	r3, [pc, #656]	@ (800ce6c <USB_EPStartXfer+0x3cc>)
 800cbda:	400b      	ands	r3, r1
 800cbdc:	69b9      	ldr	r1, [r7, #24]
 800cbde:	0148      	lsls	r0, r1, #5
 800cbe0:	69f9      	ldr	r1, [r7, #28]
 800cbe2:	4401      	add	r1, r0
 800cbe4:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800cbe8:	4313      	orrs	r3, r2
 800cbea:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 800cbec:	68bb      	ldr	r3, [r7, #8]
 800cbee:	791b      	ldrb	r3, [r3, #4]
 800cbf0:	2b01      	cmp	r3, #1
 800cbf2:	d122      	bne.n	800cc3a <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800cbf4:	69bb      	ldr	r3, [r7, #24]
 800cbf6:	015a      	lsls	r2, r3, #5
 800cbf8:	69fb      	ldr	r3, [r7, #28]
 800cbfa:	4413      	add	r3, r2
 800cbfc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800cc00:	691b      	ldr	r3, [r3, #16]
 800cc02:	69ba      	ldr	r2, [r7, #24]
 800cc04:	0151      	lsls	r1, r2, #5
 800cc06:	69fa      	ldr	r2, [r7, #28]
 800cc08:	440a      	add	r2, r1
 800cc0a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800cc0e:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 800cc12:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & ((uint32_t)pktcnt << 29));
 800cc14:	69bb      	ldr	r3, [r7, #24]
 800cc16:	015a      	lsls	r2, r3, #5
 800cc18:	69fb      	ldr	r3, [r7, #28]
 800cc1a:	4413      	add	r3, r2
 800cc1c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800cc20:	691a      	ldr	r2, [r3, #16]
 800cc22:	8afb      	ldrh	r3, [r7, #22]
 800cc24:	075b      	lsls	r3, r3, #29
 800cc26:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 800cc2a:	69b9      	ldr	r1, [r7, #24]
 800cc2c:	0148      	lsls	r0, r1, #5
 800cc2e:	69f9      	ldr	r1, [r7, #28]
 800cc30:	4401      	add	r1, r0
 800cc32:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800cc36:	4313      	orrs	r3, r2
 800cc38:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800cc3a:	69bb      	ldr	r3, [r7, #24]
 800cc3c:	015a      	lsls	r2, r3, #5
 800cc3e:	69fb      	ldr	r3, [r7, #28]
 800cc40:	4413      	add	r3, r2
 800cc42:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800cc46:	691a      	ldr	r2, [r3, #16]
 800cc48:	68bb      	ldr	r3, [r7, #8]
 800cc4a:	691b      	ldr	r3, [r3, #16]
 800cc4c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800cc50:	69b9      	ldr	r1, [r7, #24]
 800cc52:	0148      	lsls	r0, r1, #5
 800cc54:	69f9      	ldr	r1, [r7, #28]
 800cc56:	4401      	add	r1, r0
 800cc58:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800cc5c:	4313      	orrs	r3, r2
 800cc5e:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800cc60:	79fb      	ldrb	r3, [r7, #7]
 800cc62:	2b01      	cmp	r3, #1
 800cc64:	d14b      	bne.n	800ccfe <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800cc66:	68bb      	ldr	r3, [r7, #8]
 800cc68:	69db      	ldr	r3, [r3, #28]
 800cc6a:	2b00      	cmp	r3, #0
 800cc6c:	d009      	beq.n	800cc82 <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800cc6e:	69bb      	ldr	r3, [r7, #24]
 800cc70:	015a      	lsls	r2, r3, #5
 800cc72:	69fb      	ldr	r3, [r7, #28]
 800cc74:	4413      	add	r3, r2
 800cc76:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800cc7a:	461a      	mov	r2, r3
 800cc7c:	68bb      	ldr	r3, [r7, #8]
 800cc7e:	69db      	ldr	r3, [r3, #28]
 800cc80:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 800cc82:	68bb      	ldr	r3, [r7, #8]
 800cc84:	791b      	ldrb	r3, [r3, #4]
 800cc86:	2b01      	cmp	r3, #1
 800cc88:	d128      	bne.n	800ccdc <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800cc8a:	69fb      	ldr	r3, [r7, #28]
 800cc8c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800cc90:	689b      	ldr	r3, [r3, #8]
 800cc92:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800cc96:	2b00      	cmp	r3, #0
 800cc98:	d110      	bne.n	800ccbc <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800cc9a:	69bb      	ldr	r3, [r7, #24]
 800cc9c:	015a      	lsls	r2, r3, #5
 800cc9e:	69fb      	ldr	r3, [r7, #28]
 800cca0:	4413      	add	r3, r2
 800cca2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800cca6:	681b      	ldr	r3, [r3, #0]
 800cca8:	69ba      	ldr	r2, [r7, #24]
 800ccaa:	0151      	lsls	r1, r2, #5
 800ccac:	69fa      	ldr	r2, [r7, #28]
 800ccae:	440a      	add	r2, r1
 800ccb0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800ccb4:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800ccb8:	6013      	str	r3, [r2, #0]
 800ccba:	e00f      	b.n	800ccdc <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800ccbc:	69bb      	ldr	r3, [r7, #24]
 800ccbe:	015a      	lsls	r2, r3, #5
 800ccc0:	69fb      	ldr	r3, [r7, #28]
 800ccc2:	4413      	add	r3, r2
 800ccc4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ccc8:	681b      	ldr	r3, [r3, #0]
 800ccca:	69ba      	ldr	r2, [r7, #24]
 800cccc:	0151      	lsls	r1, r2, #5
 800ccce:	69fa      	ldr	r2, [r7, #28]
 800ccd0:	440a      	add	r2, r1
 800ccd2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800ccd6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800ccda:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800ccdc:	69bb      	ldr	r3, [r7, #24]
 800ccde:	015a      	lsls	r2, r3, #5
 800cce0:	69fb      	ldr	r3, [r7, #28]
 800cce2:	4413      	add	r3, r2
 800cce4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800cce8:	681b      	ldr	r3, [r3, #0]
 800ccea:	69ba      	ldr	r2, [r7, #24]
 800ccec:	0151      	lsls	r1, r2, #5
 800ccee:	69fa      	ldr	r2, [r7, #28]
 800ccf0:	440a      	add	r2, r1
 800ccf2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800ccf6:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800ccfa:	6013      	str	r3, [r2, #0]
 800ccfc:	e166      	b.n	800cfcc <USB_EPStartXfer+0x52c>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800ccfe:	69bb      	ldr	r3, [r7, #24]
 800cd00:	015a      	lsls	r2, r3, #5
 800cd02:	69fb      	ldr	r3, [r7, #28]
 800cd04:	4413      	add	r3, r2
 800cd06:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800cd0a:	681b      	ldr	r3, [r3, #0]
 800cd0c:	69ba      	ldr	r2, [r7, #24]
 800cd0e:	0151      	lsls	r1, r2, #5
 800cd10:	69fa      	ldr	r2, [r7, #28]
 800cd12:	440a      	add	r2, r1
 800cd14:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800cd18:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800cd1c:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800cd1e:	68bb      	ldr	r3, [r7, #8]
 800cd20:	791b      	ldrb	r3, [r3, #4]
 800cd22:	2b01      	cmp	r3, #1
 800cd24:	d015      	beq.n	800cd52 <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 800cd26:	68bb      	ldr	r3, [r7, #8]
 800cd28:	691b      	ldr	r3, [r3, #16]
 800cd2a:	2b00      	cmp	r3, #0
 800cd2c:	f000 814e 	beq.w	800cfcc <USB_EPStartXfer+0x52c>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800cd30:	69fb      	ldr	r3, [r7, #28]
 800cd32:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800cd36:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800cd38:	68bb      	ldr	r3, [r7, #8]
 800cd3a:	781b      	ldrb	r3, [r3, #0]
 800cd3c:	f003 030f 	and.w	r3, r3, #15
 800cd40:	2101      	movs	r1, #1
 800cd42:	fa01 f303 	lsl.w	r3, r1, r3
 800cd46:	69f9      	ldr	r1, [r7, #28]
 800cd48:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800cd4c:	4313      	orrs	r3, r2
 800cd4e:	634b      	str	r3, [r1, #52]	@ 0x34
 800cd50:	e13c      	b.n	800cfcc <USB_EPStartXfer+0x52c>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800cd52:	69fb      	ldr	r3, [r7, #28]
 800cd54:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800cd58:	689b      	ldr	r3, [r3, #8]
 800cd5a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800cd5e:	2b00      	cmp	r3, #0
 800cd60:	d110      	bne.n	800cd84 <USB_EPStartXfer+0x2e4>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800cd62:	69bb      	ldr	r3, [r7, #24]
 800cd64:	015a      	lsls	r2, r3, #5
 800cd66:	69fb      	ldr	r3, [r7, #28]
 800cd68:	4413      	add	r3, r2
 800cd6a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800cd6e:	681b      	ldr	r3, [r3, #0]
 800cd70:	69ba      	ldr	r2, [r7, #24]
 800cd72:	0151      	lsls	r1, r2, #5
 800cd74:	69fa      	ldr	r2, [r7, #28]
 800cd76:	440a      	add	r2, r1
 800cd78:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800cd7c:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800cd80:	6013      	str	r3, [r2, #0]
 800cd82:	e00f      	b.n	800cda4 <USB_EPStartXfer+0x304>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800cd84:	69bb      	ldr	r3, [r7, #24]
 800cd86:	015a      	lsls	r2, r3, #5
 800cd88:	69fb      	ldr	r3, [r7, #28]
 800cd8a:	4413      	add	r3, r2
 800cd8c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800cd90:	681b      	ldr	r3, [r3, #0]
 800cd92:	69ba      	ldr	r2, [r7, #24]
 800cd94:	0151      	lsls	r1, r2, #5
 800cd96:	69fa      	ldr	r2, [r7, #28]
 800cd98:	440a      	add	r2, r1
 800cd9a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800cd9e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800cda2:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 800cda4:	68bb      	ldr	r3, [r7, #8]
 800cda6:	68d9      	ldr	r1, [r3, #12]
 800cda8:	68bb      	ldr	r3, [r7, #8]
 800cdaa:	781a      	ldrb	r2, [r3, #0]
 800cdac:	68bb      	ldr	r3, [r7, #8]
 800cdae:	691b      	ldr	r3, [r3, #16]
 800cdb0:	b298      	uxth	r0, r3
 800cdb2:	79fb      	ldrb	r3, [r7, #7]
 800cdb4:	9300      	str	r3, [sp, #0]
 800cdb6:	4603      	mov	r3, r0
 800cdb8:	68f8      	ldr	r0, [r7, #12]
 800cdba:	f000 f9b9 	bl	800d130 <USB_WritePacket>
 800cdbe:	e105      	b.n	800cfcc <USB_EPStartXfer+0x52c>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800cdc0:	69bb      	ldr	r3, [r7, #24]
 800cdc2:	015a      	lsls	r2, r3, #5
 800cdc4:	69fb      	ldr	r3, [r7, #28]
 800cdc6:	4413      	add	r3, r2
 800cdc8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800cdcc:	691b      	ldr	r3, [r3, #16]
 800cdce:	69ba      	ldr	r2, [r7, #24]
 800cdd0:	0151      	lsls	r1, r2, #5
 800cdd2:	69fa      	ldr	r2, [r7, #28]
 800cdd4:	440a      	add	r2, r1
 800cdd6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800cdda:	0cdb      	lsrs	r3, r3, #19
 800cddc:	04db      	lsls	r3, r3, #19
 800cdde:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800cde0:	69bb      	ldr	r3, [r7, #24]
 800cde2:	015a      	lsls	r2, r3, #5
 800cde4:	69fb      	ldr	r3, [r7, #28]
 800cde6:	4413      	add	r3, r2
 800cde8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800cdec:	691b      	ldr	r3, [r3, #16]
 800cdee:	69ba      	ldr	r2, [r7, #24]
 800cdf0:	0151      	lsls	r1, r2, #5
 800cdf2:	69fa      	ldr	r2, [r7, #28]
 800cdf4:	440a      	add	r2, r1
 800cdf6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800cdfa:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800cdfe:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800ce02:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 800ce04:	69bb      	ldr	r3, [r7, #24]
 800ce06:	2b00      	cmp	r3, #0
 800ce08:	d132      	bne.n	800ce70 <USB_EPStartXfer+0x3d0>
    {
      if (ep->xfer_len > 0U)
 800ce0a:	68bb      	ldr	r3, [r7, #8]
 800ce0c:	691b      	ldr	r3, [r3, #16]
 800ce0e:	2b00      	cmp	r3, #0
 800ce10:	d003      	beq.n	800ce1a <USB_EPStartXfer+0x37a>
      {
        ep->xfer_len = ep->maxpacket;
 800ce12:	68bb      	ldr	r3, [r7, #8]
 800ce14:	689a      	ldr	r2, [r3, #8]
 800ce16:	68bb      	ldr	r3, [r7, #8]
 800ce18:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 800ce1a:	68bb      	ldr	r3, [r7, #8]
 800ce1c:	689a      	ldr	r2, [r3, #8]
 800ce1e:	68bb      	ldr	r3, [r7, #8]
 800ce20:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 800ce22:	69bb      	ldr	r3, [r7, #24]
 800ce24:	015a      	lsls	r2, r3, #5
 800ce26:	69fb      	ldr	r3, [r7, #28]
 800ce28:	4413      	add	r3, r2
 800ce2a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ce2e:	691a      	ldr	r2, [r3, #16]
 800ce30:	68bb      	ldr	r3, [r7, #8]
 800ce32:	6a1b      	ldr	r3, [r3, #32]
 800ce34:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800ce38:	69b9      	ldr	r1, [r7, #24]
 800ce3a:	0148      	lsls	r0, r1, #5
 800ce3c:	69f9      	ldr	r1, [r7, #28]
 800ce3e:	4401      	add	r1, r0
 800ce40:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800ce44:	4313      	orrs	r3, r2
 800ce46:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800ce48:	69bb      	ldr	r3, [r7, #24]
 800ce4a:	015a      	lsls	r2, r3, #5
 800ce4c:	69fb      	ldr	r3, [r7, #28]
 800ce4e:	4413      	add	r3, r2
 800ce50:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ce54:	691b      	ldr	r3, [r3, #16]
 800ce56:	69ba      	ldr	r2, [r7, #24]
 800ce58:	0151      	lsls	r1, r2, #5
 800ce5a:	69fa      	ldr	r2, [r7, #28]
 800ce5c:	440a      	add	r2, r1
 800ce5e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800ce62:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800ce66:	6113      	str	r3, [r2, #16]
 800ce68:	e062      	b.n	800cf30 <USB_EPStartXfer+0x490>
 800ce6a:	bf00      	nop
 800ce6c:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      if (ep->xfer_len == 0U)
 800ce70:	68bb      	ldr	r3, [r7, #8]
 800ce72:	691b      	ldr	r3, [r3, #16]
 800ce74:	2b00      	cmp	r3, #0
 800ce76:	d123      	bne.n	800cec0 <USB_EPStartXfer+0x420>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800ce78:	69bb      	ldr	r3, [r7, #24]
 800ce7a:	015a      	lsls	r2, r3, #5
 800ce7c:	69fb      	ldr	r3, [r7, #28]
 800ce7e:	4413      	add	r3, r2
 800ce80:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ce84:	691a      	ldr	r2, [r3, #16]
 800ce86:	68bb      	ldr	r3, [r7, #8]
 800ce88:	689b      	ldr	r3, [r3, #8]
 800ce8a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800ce8e:	69b9      	ldr	r1, [r7, #24]
 800ce90:	0148      	lsls	r0, r1, #5
 800ce92:	69f9      	ldr	r1, [r7, #28]
 800ce94:	4401      	add	r1, r0
 800ce96:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800ce9a:	4313      	orrs	r3, r2
 800ce9c:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800ce9e:	69bb      	ldr	r3, [r7, #24]
 800cea0:	015a      	lsls	r2, r3, #5
 800cea2:	69fb      	ldr	r3, [r7, #28]
 800cea4:	4413      	add	r3, r2
 800cea6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ceaa:	691b      	ldr	r3, [r3, #16]
 800ceac:	69ba      	ldr	r2, [r7, #24]
 800ceae:	0151      	lsls	r1, r2, #5
 800ceb0:	69fa      	ldr	r2, [r7, #28]
 800ceb2:	440a      	add	r2, r1
 800ceb4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800ceb8:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800cebc:	6113      	str	r3, [r2, #16]
 800cebe:	e037      	b.n	800cf30 <USB_EPStartXfer+0x490>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800cec0:	68bb      	ldr	r3, [r7, #8]
 800cec2:	691a      	ldr	r2, [r3, #16]
 800cec4:	68bb      	ldr	r3, [r7, #8]
 800cec6:	689b      	ldr	r3, [r3, #8]
 800cec8:	4413      	add	r3, r2
 800ceca:	1e5a      	subs	r2, r3, #1
 800cecc:	68bb      	ldr	r3, [r7, #8]
 800cece:	689b      	ldr	r3, [r3, #8]
 800ced0:	fbb2 f3f3 	udiv	r3, r2, r3
 800ced4:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 800ced6:	68bb      	ldr	r3, [r7, #8]
 800ced8:	689b      	ldr	r3, [r3, #8]
 800ceda:	8afa      	ldrh	r2, [r7, #22]
 800cedc:	fb03 f202 	mul.w	r2, r3, r2
 800cee0:	68bb      	ldr	r3, [r7, #8]
 800cee2:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800cee4:	69bb      	ldr	r3, [r7, #24]
 800cee6:	015a      	lsls	r2, r3, #5
 800cee8:	69fb      	ldr	r3, [r7, #28]
 800ceea:	4413      	add	r3, r2
 800ceec:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800cef0:	691a      	ldr	r2, [r3, #16]
 800cef2:	8afb      	ldrh	r3, [r7, #22]
 800cef4:	04d9      	lsls	r1, r3, #19
 800cef6:	4b38      	ldr	r3, [pc, #224]	@ (800cfd8 <USB_EPStartXfer+0x538>)
 800cef8:	400b      	ands	r3, r1
 800cefa:	69b9      	ldr	r1, [r7, #24]
 800cefc:	0148      	lsls	r0, r1, #5
 800cefe:	69f9      	ldr	r1, [r7, #28]
 800cf00:	4401      	add	r1, r0
 800cf02:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800cf06:	4313      	orrs	r3, r2
 800cf08:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 800cf0a:	69bb      	ldr	r3, [r7, #24]
 800cf0c:	015a      	lsls	r2, r3, #5
 800cf0e:	69fb      	ldr	r3, [r7, #28]
 800cf10:	4413      	add	r3, r2
 800cf12:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800cf16:	691a      	ldr	r2, [r3, #16]
 800cf18:	68bb      	ldr	r3, [r7, #8]
 800cf1a:	6a1b      	ldr	r3, [r3, #32]
 800cf1c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800cf20:	69b9      	ldr	r1, [r7, #24]
 800cf22:	0148      	lsls	r0, r1, #5
 800cf24:	69f9      	ldr	r1, [r7, #28]
 800cf26:	4401      	add	r1, r0
 800cf28:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800cf2c:	4313      	orrs	r3, r2
 800cf2e:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 800cf30:	79fb      	ldrb	r3, [r7, #7]
 800cf32:	2b01      	cmp	r3, #1
 800cf34:	d10d      	bne.n	800cf52 <USB_EPStartXfer+0x4b2>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800cf36:	68bb      	ldr	r3, [r7, #8]
 800cf38:	68db      	ldr	r3, [r3, #12]
 800cf3a:	2b00      	cmp	r3, #0
 800cf3c:	d009      	beq.n	800cf52 <USB_EPStartXfer+0x4b2>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800cf3e:	68bb      	ldr	r3, [r7, #8]
 800cf40:	68d9      	ldr	r1, [r3, #12]
 800cf42:	69bb      	ldr	r3, [r7, #24]
 800cf44:	015a      	lsls	r2, r3, #5
 800cf46:	69fb      	ldr	r3, [r7, #28]
 800cf48:	4413      	add	r3, r2
 800cf4a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800cf4e:	460a      	mov	r2, r1
 800cf50:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 800cf52:	68bb      	ldr	r3, [r7, #8]
 800cf54:	791b      	ldrb	r3, [r3, #4]
 800cf56:	2b01      	cmp	r3, #1
 800cf58:	d128      	bne.n	800cfac <USB_EPStartXfer+0x50c>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800cf5a:	69fb      	ldr	r3, [r7, #28]
 800cf5c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800cf60:	689b      	ldr	r3, [r3, #8]
 800cf62:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800cf66:	2b00      	cmp	r3, #0
 800cf68:	d110      	bne.n	800cf8c <USB_EPStartXfer+0x4ec>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800cf6a:	69bb      	ldr	r3, [r7, #24]
 800cf6c:	015a      	lsls	r2, r3, #5
 800cf6e:	69fb      	ldr	r3, [r7, #28]
 800cf70:	4413      	add	r3, r2
 800cf72:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800cf76:	681b      	ldr	r3, [r3, #0]
 800cf78:	69ba      	ldr	r2, [r7, #24]
 800cf7a:	0151      	lsls	r1, r2, #5
 800cf7c:	69fa      	ldr	r2, [r7, #28]
 800cf7e:	440a      	add	r2, r1
 800cf80:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800cf84:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800cf88:	6013      	str	r3, [r2, #0]
 800cf8a:	e00f      	b.n	800cfac <USB_EPStartXfer+0x50c>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800cf8c:	69bb      	ldr	r3, [r7, #24]
 800cf8e:	015a      	lsls	r2, r3, #5
 800cf90:	69fb      	ldr	r3, [r7, #28]
 800cf92:	4413      	add	r3, r2
 800cf94:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800cf98:	681b      	ldr	r3, [r3, #0]
 800cf9a:	69ba      	ldr	r2, [r7, #24]
 800cf9c:	0151      	lsls	r1, r2, #5
 800cf9e:	69fa      	ldr	r2, [r7, #28]
 800cfa0:	440a      	add	r2, r1
 800cfa2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800cfa6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800cfaa:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800cfac:	69bb      	ldr	r3, [r7, #24]
 800cfae:	015a      	lsls	r2, r3, #5
 800cfb0:	69fb      	ldr	r3, [r7, #28]
 800cfb2:	4413      	add	r3, r2
 800cfb4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800cfb8:	681b      	ldr	r3, [r3, #0]
 800cfba:	69ba      	ldr	r2, [r7, #24]
 800cfbc:	0151      	lsls	r1, r2, #5
 800cfbe:	69fa      	ldr	r2, [r7, #28]
 800cfc0:	440a      	add	r2, r1
 800cfc2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800cfc6:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800cfca:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800cfcc:	2300      	movs	r3, #0
}
 800cfce:	4618      	mov	r0, r3
 800cfd0:	3720      	adds	r7, #32
 800cfd2:	46bd      	mov	sp, r7
 800cfd4:	bd80      	pop	{r7, pc}
 800cfd6:	bf00      	nop
 800cfd8:	1ff80000 	.word	0x1ff80000

0800cfdc <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800cfdc:	b480      	push	{r7}
 800cfde:	b087      	sub	sp, #28
 800cfe0:	af00      	add	r7, sp, #0
 800cfe2:	6078      	str	r0, [r7, #4]
 800cfe4:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800cfe6:	2300      	movs	r3, #0
 800cfe8:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 800cfea:	2300      	movs	r3, #0
 800cfec:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800cfee:	687b      	ldr	r3, [r7, #4]
 800cff0:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800cff2:	683b      	ldr	r3, [r7, #0]
 800cff4:	785b      	ldrb	r3, [r3, #1]
 800cff6:	2b01      	cmp	r3, #1
 800cff8:	d14a      	bne.n	800d090 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800cffa:	683b      	ldr	r3, [r7, #0]
 800cffc:	781b      	ldrb	r3, [r3, #0]
 800cffe:	015a      	lsls	r2, r3, #5
 800d000:	693b      	ldr	r3, [r7, #16]
 800d002:	4413      	add	r3, r2
 800d004:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d008:	681b      	ldr	r3, [r3, #0]
 800d00a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800d00e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800d012:	f040 8086 	bne.w	800d122 <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 800d016:	683b      	ldr	r3, [r7, #0]
 800d018:	781b      	ldrb	r3, [r3, #0]
 800d01a:	015a      	lsls	r2, r3, #5
 800d01c:	693b      	ldr	r3, [r7, #16]
 800d01e:	4413      	add	r3, r2
 800d020:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d024:	681b      	ldr	r3, [r3, #0]
 800d026:	683a      	ldr	r2, [r7, #0]
 800d028:	7812      	ldrb	r2, [r2, #0]
 800d02a:	0151      	lsls	r1, r2, #5
 800d02c:	693a      	ldr	r2, [r7, #16]
 800d02e:	440a      	add	r2, r1
 800d030:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800d034:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800d038:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 800d03a:	683b      	ldr	r3, [r7, #0]
 800d03c:	781b      	ldrb	r3, [r3, #0]
 800d03e:	015a      	lsls	r2, r3, #5
 800d040:	693b      	ldr	r3, [r7, #16]
 800d042:	4413      	add	r3, r2
 800d044:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d048:	681b      	ldr	r3, [r3, #0]
 800d04a:	683a      	ldr	r2, [r7, #0]
 800d04c:	7812      	ldrb	r2, [r2, #0]
 800d04e:	0151      	lsls	r1, r2, #5
 800d050:	693a      	ldr	r2, [r7, #16]
 800d052:	440a      	add	r2, r1
 800d054:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800d058:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800d05c:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800d05e:	68fb      	ldr	r3, [r7, #12]
 800d060:	3301      	adds	r3, #1
 800d062:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800d064:	68fb      	ldr	r3, [r7, #12]
 800d066:	f242 7210 	movw	r2, #10000	@ 0x2710
 800d06a:	4293      	cmp	r3, r2
 800d06c:	d902      	bls.n	800d074 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 800d06e:	2301      	movs	r3, #1
 800d070:	75fb      	strb	r3, [r7, #23]
          break;
 800d072:	e056      	b.n	800d122 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 800d074:	683b      	ldr	r3, [r7, #0]
 800d076:	781b      	ldrb	r3, [r3, #0]
 800d078:	015a      	lsls	r2, r3, #5
 800d07a:	693b      	ldr	r3, [r7, #16]
 800d07c:	4413      	add	r3, r2
 800d07e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d082:	681b      	ldr	r3, [r3, #0]
 800d084:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800d088:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800d08c:	d0e7      	beq.n	800d05e <USB_EPStopXfer+0x82>
 800d08e:	e048      	b.n	800d122 <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800d090:	683b      	ldr	r3, [r7, #0]
 800d092:	781b      	ldrb	r3, [r3, #0]
 800d094:	015a      	lsls	r2, r3, #5
 800d096:	693b      	ldr	r3, [r7, #16]
 800d098:	4413      	add	r3, r2
 800d09a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d09e:	681b      	ldr	r3, [r3, #0]
 800d0a0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800d0a4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800d0a8:	d13b      	bne.n	800d122 <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 800d0aa:	683b      	ldr	r3, [r7, #0]
 800d0ac:	781b      	ldrb	r3, [r3, #0]
 800d0ae:	015a      	lsls	r2, r3, #5
 800d0b0:	693b      	ldr	r3, [r7, #16]
 800d0b2:	4413      	add	r3, r2
 800d0b4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d0b8:	681b      	ldr	r3, [r3, #0]
 800d0ba:	683a      	ldr	r2, [r7, #0]
 800d0bc:	7812      	ldrb	r2, [r2, #0]
 800d0be:	0151      	lsls	r1, r2, #5
 800d0c0:	693a      	ldr	r2, [r7, #16]
 800d0c2:	440a      	add	r2, r1
 800d0c4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800d0c8:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800d0cc:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 800d0ce:	683b      	ldr	r3, [r7, #0]
 800d0d0:	781b      	ldrb	r3, [r3, #0]
 800d0d2:	015a      	lsls	r2, r3, #5
 800d0d4:	693b      	ldr	r3, [r7, #16]
 800d0d6:	4413      	add	r3, r2
 800d0d8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d0dc:	681b      	ldr	r3, [r3, #0]
 800d0de:	683a      	ldr	r2, [r7, #0]
 800d0e0:	7812      	ldrb	r2, [r2, #0]
 800d0e2:	0151      	lsls	r1, r2, #5
 800d0e4:	693a      	ldr	r2, [r7, #16]
 800d0e6:	440a      	add	r2, r1
 800d0e8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800d0ec:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800d0f0:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800d0f2:	68fb      	ldr	r3, [r7, #12]
 800d0f4:	3301      	adds	r3, #1
 800d0f6:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800d0f8:	68fb      	ldr	r3, [r7, #12]
 800d0fa:	f242 7210 	movw	r2, #10000	@ 0x2710
 800d0fe:	4293      	cmp	r3, r2
 800d100:	d902      	bls.n	800d108 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 800d102:	2301      	movs	r3, #1
 800d104:	75fb      	strb	r3, [r7, #23]
          break;
 800d106:	e00c      	b.n	800d122 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 800d108:	683b      	ldr	r3, [r7, #0]
 800d10a:	781b      	ldrb	r3, [r3, #0]
 800d10c:	015a      	lsls	r2, r3, #5
 800d10e:	693b      	ldr	r3, [r7, #16]
 800d110:	4413      	add	r3, r2
 800d112:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d116:	681b      	ldr	r3, [r3, #0]
 800d118:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800d11c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800d120:	d0e7      	beq.n	800d0f2 <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 800d122:	7dfb      	ldrb	r3, [r7, #23]
}
 800d124:	4618      	mov	r0, r3
 800d126:	371c      	adds	r7, #28
 800d128:	46bd      	mov	sp, r7
 800d12a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d12e:	4770      	bx	lr

0800d130 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800d130:	b480      	push	{r7}
 800d132:	b089      	sub	sp, #36	@ 0x24
 800d134:	af00      	add	r7, sp, #0
 800d136:	60f8      	str	r0, [r7, #12]
 800d138:	60b9      	str	r1, [r7, #8]
 800d13a:	4611      	mov	r1, r2
 800d13c:	461a      	mov	r2, r3
 800d13e:	460b      	mov	r3, r1
 800d140:	71fb      	strb	r3, [r7, #7]
 800d142:	4613      	mov	r3, r2
 800d144:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d146:	68fb      	ldr	r3, [r7, #12]
 800d148:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 800d14a:	68bb      	ldr	r3, [r7, #8]
 800d14c:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 800d14e:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800d152:	2b00      	cmp	r3, #0
 800d154:	d123      	bne.n	800d19e <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800d156:	88bb      	ldrh	r3, [r7, #4]
 800d158:	3303      	adds	r3, #3
 800d15a:	089b      	lsrs	r3, r3, #2
 800d15c:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800d15e:	2300      	movs	r3, #0
 800d160:	61bb      	str	r3, [r7, #24]
 800d162:	e018      	b.n	800d196 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800d164:	79fb      	ldrb	r3, [r7, #7]
 800d166:	031a      	lsls	r2, r3, #12
 800d168:	697b      	ldr	r3, [r7, #20]
 800d16a:	4413      	add	r3, r2
 800d16c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800d170:	461a      	mov	r2, r3
 800d172:	69fb      	ldr	r3, [r7, #28]
 800d174:	681b      	ldr	r3, [r3, #0]
 800d176:	6013      	str	r3, [r2, #0]
      pSrc++;
 800d178:	69fb      	ldr	r3, [r7, #28]
 800d17a:	3301      	adds	r3, #1
 800d17c:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800d17e:	69fb      	ldr	r3, [r7, #28]
 800d180:	3301      	adds	r3, #1
 800d182:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800d184:	69fb      	ldr	r3, [r7, #28]
 800d186:	3301      	adds	r3, #1
 800d188:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800d18a:	69fb      	ldr	r3, [r7, #28]
 800d18c:	3301      	adds	r3, #1
 800d18e:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800d190:	69bb      	ldr	r3, [r7, #24]
 800d192:	3301      	adds	r3, #1
 800d194:	61bb      	str	r3, [r7, #24]
 800d196:	69ba      	ldr	r2, [r7, #24]
 800d198:	693b      	ldr	r3, [r7, #16]
 800d19a:	429a      	cmp	r2, r3
 800d19c:	d3e2      	bcc.n	800d164 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800d19e:	2300      	movs	r3, #0
}
 800d1a0:	4618      	mov	r0, r3
 800d1a2:	3724      	adds	r7, #36	@ 0x24
 800d1a4:	46bd      	mov	sp, r7
 800d1a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1aa:	4770      	bx	lr

0800d1ac <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800d1ac:	b480      	push	{r7}
 800d1ae:	b08b      	sub	sp, #44	@ 0x2c
 800d1b0:	af00      	add	r7, sp, #0
 800d1b2:	60f8      	str	r0, [r7, #12]
 800d1b4:	60b9      	str	r1, [r7, #8]
 800d1b6:	4613      	mov	r3, r2
 800d1b8:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d1ba:	68fb      	ldr	r3, [r7, #12]
 800d1bc:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800d1be:	68bb      	ldr	r3, [r7, #8]
 800d1c0:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800d1c2:	88fb      	ldrh	r3, [r7, #6]
 800d1c4:	089b      	lsrs	r3, r3, #2
 800d1c6:	b29b      	uxth	r3, r3
 800d1c8:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800d1ca:	88fb      	ldrh	r3, [r7, #6]
 800d1cc:	f003 0303 	and.w	r3, r3, #3
 800d1d0:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800d1d2:	2300      	movs	r3, #0
 800d1d4:	623b      	str	r3, [r7, #32]
 800d1d6:	e014      	b.n	800d202 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800d1d8:	69bb      	ldr	r3, [r7, #24]
 800d1da:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800d1de:	681a      	ldr	r2, [r3, #0]
 800d1e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d1e2:	601a      	str	r2, [r3, #0]
    pDest++;
 800d1e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d1e6:	3301      	adds	r3, #1
 800d1e8:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800d1ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d1ec:	3301      	adds	r3, #1
 800d1ee:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800d1f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d1f2:	3301      	adds	r3, #1
 800d1f4:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800d1f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d1f8:	3301      	adds	r3, #1
 800d1fa:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 800d1fc:	6a3b      	ldr	r3, [r7, #32]
 800d1fe:	3301      	adds	r3, #1
 800d200:	623b      	str	r3, [r7, #32]
 800d202:	6a3a      	ldr	r2, [r7, #32]
 800d204:	697b      	ldr	r3, [r7, #20]
 800d206:	429a      	cmp	r2, r3
 800d208:	d3e6      	bcc.n	800d1d8 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800d20a:	8bfb      	ldrh	r3, [r7, #30]
 800d20c:	2b00      	cmp	r3, #0
 800d20e:	d01e      	beq.n	800d24e <USB_ReadPacket+0xa2>
  {
    i = 0U;
 800d210:	2300      	movs	r3, #0
 800d212:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800d214:	69bb      	ldr	r3, [r7, #24]
 800d216:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800d21a:	461a      	mov	r2, r3
 800d21c:	f107 0310 	add.w	r3, r7, #16
 800d220:	6812      	ldr	r2, [r2, #0]
 800d222:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800d224:	693a      	ldr	r2, [r7, #16]
 800d226:	6a3b      	ldr	r3, [r7, #32]
 800d228:	b2db      	uxtb	r3, r3
 800d22a:	00db      	lsls	r3, r3, #3
 800d22c:	fa22 f303 	lsr.w	r3, r2, r3
 800d230:	b2da      	uxtb	r2, r3
 800d232:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d234:	701a      	strb	r2, [r3, #0]
      i++;
 800d236:	6a3b      	ldr	r3, [r7, #32]
 800d238:	3301      	adds	r3, #1
 800d23a:	623b      	str	r3, [r7, #32]
      pDest++;
 800d23c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d23e:	3301      	adds	r3, #1
 800d240:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 800d242:	8bfb      	ldrh	r3, [r7, #30]
 800d244:	3b01      	subs	r3, #1
 800d246:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 800d248:	8bfb      	ldrh	r3, [r7, #30]
 800d24a:	2b00      	cmp	r3, #0
 800d24c:	d1ea      	bne.n	800d224 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800d24e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800d250:	4618      	mov	r0, r3
 800d252:	372c      	adds	r7, #44	@ 0x2c
 800d254:	46bd      	mov	sp, r7
 800d256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d25a:	4770      	bx	lr

0800d25c <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800d25c:	b480      	push	{r7}
 800d25e:	b085      	sub	sp, #20
 800d260:	af00      	add	r7, sp, #0
 800d262:	6078      	str	r0, [r7, #4]
 800d264:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d266:	687b      	ldr	r3, [r7, #4]
 800d268:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800d26a:	683b      	ldr	r3, [r7, #0]
 800d26c:	781b      	ldrb	r3, [r3, #0]
 800d26e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800d270:	683b      	ldr	r3, [r7, #0]
 800d272:	785b      	ldrb	r3, [r3, #1]
 800d274:	2b01      	cmp	r3, #1
 800d276:	d12c      	bne.n	800d2d2 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800d278:	68bb      	ldr	r3, [r7, #8]
 800d27a:	015a      	lsls	r2, r3, #5
 800d27c:	68fb      	ldr	r3, [r7, #12]
 800d27e:	4413      	add	r3, r2
 800d280:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d284:	681b      	ldr	r3, [r3, #0]
 800d286:	2b00      	cmp	r3, #0
 800d288:	db12      	blt.n	800d2b0 <USB_EPSetStall+0x54>
 800d28a:	68bb      	ldr	r3, [r7, #8]
 800d28c:	2b00      	cmp	r3, #0
 800d28e:	d00f      	beq.n	800d2b0 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800d290:	68bb      	ldr	r3, [r7, #8]
 800d292:	015a      	lsls	r2, r3, #5
 800d294:	68fb      	ldr	r3, [r7, #12]
 800d296:	4413      	add	r3, r2
 800d298:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d29c:	681b      	ldr	r3, [r3, #0]
 800d29e:	68ba      	ldr	r2, [r7, #8]
 800d2a0:	0151      	lsls	r1, r2, #5
 800d2a2:	68fa      	ldr	r2, [r7, #12]
 800d2a4:	440a      	add	r2, r1
 800d2a6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800d2aa:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800d2ae:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800d2b0:	68bb      	ldr	r3, [r7, #8]
 800d2b2:	015a      	lsls	r2, r3, #5
 800d2b4:	68fb      	ldr	r3, [r7, #12]
 800d2b6:	4413      	add	r3, r2
 800d2b8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d2bc:	681b      	ldr	r3, [r3, #0]
 800d2be:	68ba      	ldr	r2, [r7, #8]
 800d2c0:	0151      	lsls	r1, r2, #5
 800d2c2:	68fa      	ldr	r2, [r7, #12]
 800d2c4:	440a      	add	r2, r1
 800d2c6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800d2ca:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800d2ce:	6013      	str	r3, [r2, #0]
 800d2d0:	e02b      	b.n	800d32a <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800d2d2:	68bb      	ldr	r3, [r7, #8]
 800d2d4:	015a      	lsls	r2, r3, #5
 800d2d6:	68fb      	ldr	r3, [r7, #12]
 800d2d8:	4413      	add	r3, r2
 800d2da:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d2de:	681b      	ldr	r3, [r3, #0]
 800d2e0:	2b00      	cmp	r3, #0
 800d2e2:	db12      	blt.n	800d30a <USB_EPSetStall+0xae>
 800d2e4:	68bb      	ldr	r3, [r7, #8]
 800d2e6:	2b00      	cmp	r3, #0
 800d2e8:	d00f      	beq.n	800d30a <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800d2ea:	68bb      	ldr	r3, [r7, #8]
 800d2ec:	015a      	lsls	r2, r3, #5
 800d2ee:	68fb      	ldr	r3, [r7, #12]
 800d2f0:	4413      	add	r3, r2
 800d2f2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d2f6:	681b      	ldr	r3, [r3, #0]
 800d2f8:	68ba      	ldr	r2, [r7, #8]
 800d2fa:	0151      	lsls	r1, r2, #5
 800d2fc:	68fa      	ldr	r2, [r7, #12]
 800d2fe:	440a      	add	r2, r1
 800d300:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800d304:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800d308:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800d30a:	68bb      	ldr	r3, [r7, #8]
 800d30c:	015a      	lsls	r2, r3, #5
 800d30e:	68fb      	ldr	r3, [r7, #12]
 800d310:	4413      	add	r3, r2
 800d312:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d316:	681b      	ldr	r3, [r3, #0]
 800d318:	68ba      	ldr	r2, [r7, #8]
 800d31a:	0151      	lsls	r1, r2, #5
 800d31c:	68fa      	ldr	r2, [r7, #12]
 800d31e:	440a      	add	r2, r1
 800d320:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800d324:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800d328:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800d32a:	2300      	movs	r3, #0
}
 800d32c:	4618      	mov	r0, r3
 800d32e:	3714      	adds	r7, #20
 800d330:	46bd      	mov	sp, r7
 800d332:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d336:	4770      	bx	lr

0800d338 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800d338:	b480      	push	{r7}
 800d33a:	b085      	sub	sp, #20
 800d33c:	af00      	add	r7, sp, #0
 800d33e:	6078      	str	r0, [r7, #4]
 800d340:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d342:	687b      	ldr	r3, [r7, #4]
 800d344:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800d346:	683b      	ldr	r3, [r7, #0]
 800d348:	781b      	ldrb	r3, [r3, #0]
 800d34a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800d34c:	683b      	ldr	r3, [r7, #0]
 800d34e:	785b      	ldrb	r3, [r3, #1]
 800d350:	2b01      	cmp	r3, #1
 800d352:	d128      	bne.n	800d3a6 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800d354:	68bb      	ldr	r3, [r7, #8]
 800d356:	015a      	lsls	r2, r3, #5
 800d358:	68fb      	ldr	r3, [r7, #12]
 800d35a:	4413      	add	r3, r2
 800d35c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d360:	681b      	ldr	r3, [r3, #0]
 800d362:	68ba      	ldr	r2, [r7, #8]
 800d364:	0151      	lsls	r1, r2, #5
 800d366:	68fa      	ldr	r2, [r7, #12]
 800d368:	440a      	add	r2, r1
 800d36a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800d36e:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800d372:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800d374:	683b      	ldr	r3, [r7, #0]
 800d376:	791b      	ldrb	r3, [r3, #4]
 800d378:	2b03      	cmp	r3, #3
 800d37a:	d003      	beq.n	800d384 <USB_EPClearStall+0x4c>
 800d37c:	683b      	ldr	r3, [r7, #0]
 800d37e:	791b      	ldrb	r3, [r3, #4]
 800d380:	2b02      	cmp	r3, #2
 800d382:	d138      	bne.n	800d3f6 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800d384:	68bb      	ldr	r3, [r7, #8]
 800d386:	015a      	lsls	r2, r3, #5
 800d388:	68fb      	ldr	r3, [r7, #12]
 800d38a:	4413      	add	r3, r2
 800d38c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d390:	681b      	ldr	r3, [r3, #0]
 800d392:	68ba      	ldr	r2, [r7, #8]
 800d394:	0151      	lsls	r1, r2, #5
 800d396:	68fa      	ldr	r2, [r7, #12]
 800d398:	440a      	add	r2, r1
 800d39a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800d39e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800d3a2:	6013      	str	r3, [r2, #0]
 800d3a4:	e027      	b.n	800d3f6 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800d3a6:	68bb      	ldr	r3, [r7, #8]
 800d3a8:	015a      	lsls	r2, r3, #5
 800d3aa:	68fb      	ldr	r3, [r7, #12]
 800d3ac:	4413      	add	r3, r2
 800d3ae:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d3b2:	681b      	ldr	r3, [r3, #0]
 800d3b4:	68ba      	ldr	r2, [r7, #8]
 800d3b6:	0151      	lsls	r1, r2, #5
 800d3b8:	68fa      	ldr	r2, [r7, #12]
 800d3ba:	440a      	add	r2, r1
 800d3bc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800d3c0:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800d3c4:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800d3c6:	683b      	ldr	r3, [r7, #0]
 800d3c8:	791b      	ldrb	r3, [r3, #4]
 800d3ca:	2b03      	cmp	r3, #3
 800d3cc:	d003      	beq.n	800d3d6 <USB_EPClearStall+0x9e>
 800d3ce:	683b      	ldr	r3, [r7, #0]
 800d3d0:	791b      	ldrb	r3, [r3, #4]
 800d3d2:	2b02      	cmp	r3, #2
 800d3d4:	d10f      	bne.n	800d3f6 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800d3d6:	68bb      	ldr	r3, [r7, #8]
 800d3d8:	015a      	lsls	r2, r3, #5
 800d3da:	68fb      	ldr	r3, [r7, #12]
 800d3dc:	4413      	add	r3, r2
 800d3de:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d3e2:	681b      	ldr	r3, [r3, #0]
 800d3e4:	68ba      	ldr	r2, [r7, #8]
 800d3e6:	0151      	lsls	r1, r2, #5
 800d3e8:	68fa      	ldr	r2, [r7, #12]
 800d3ea:	440a      	add	r2, r1
 800d3ec:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800d3f0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800d3f4:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800d3f6:	2300      	movs	r3, #0
}
 800d3f8:	4618      	mov	r0, r3
 800d3fa:	3714      	adds	r7, #20
 800d3fc:	46bd      	mov	sp, r7
 800d3fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d402:	4770      	bx	lr

0800d404 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 800d404:	b480      	push	{r7}
 800d406:	b085      	sub	sp, #20
 800d408:	af00      	add	r7, sp, #0
 800d40a:	6078      	str	r0, [r7, #4]
 800d40c:	460b      	mov	r3, r1
 800d40e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d410:	687b      	ldr	r3, [r7, #4]
 800d412:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800d414:	68fb      	ldr	r3, [r7, #12]
 800d416:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800d41a:	681b      	ldr	r3, [r3, #0]
 800d41c:	68fa      	ldr	r2, [r7, #12]
 800d41e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800d422:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 800d426:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800d428:	68fb      	ldr	r3, [r7, #12]
 800d42a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800d42e:	681a      	ldr	r2, [r3, #0]
 800d430:	78fb      	ldrb	r3, [r7, #3]
 800d432:	011b      	lsls	r3, r3, #4
 800d434:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 800d438:	68f9      	ldr	r1, [r7, #12]
 800d43a:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800d43e:	4313      	orrs	r3, r2
 800d440:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800d442:	2300      	movs	r3, #0
}
 800d444:	4618      	mov	r0, r3
 800d446:	3714      	adds	r7, #20
 800d448:	46bd      	mov	sp, r7
 800d44a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d44e:	4770      	bx	lr

0800d450 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800d450:	b480      	push	{r7}
 800d452:	b085      	sub	sp, #20
 800d454:	af00      	add	r7, sp, #0
 800d456:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d458:	687b      	ldr	r3, [r7, #4]
 800d45a:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800d45c:	68fb      	ldr	r3, [r7, #12]
 800d45e:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800d462:	681b      	ldr	r3, [r3, #0]
 800d464:	68fa      	ldr	r2, [r7, #12]
 800d466:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800d46a:	f023 0303 	bic.w	r3, r3, #3
 800d46e:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800d470:	68fb      	ldr	r3, [r7, #12]
 800d472:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800d476:	685b      	ldr	r3, [r3, #4]
 800d478:	68fa      	ldr	r2, [r7, #12]
 800d47a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800d47e:	f023 0302 	bic.w	r3, r3, #2
 800d482:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800d484:	2300      	movs	r3, #0
}
 800d486:	4618      	mov	r0, r3
 800d488:	3714      	adds	r7, #20
 800d48a:	46bd      	mov	sp, r7
 800d48c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d490:	4770      	bx	lr

0800d492 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800d492:	b480      	push	{r7}
 800d494:	b085      	sub	sp, #20
 800d496:	af00      	add	r7, sp, #0
 800d498:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d49a:	687b      	ldr	r3, [r7, #4]
 800d49c:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800d49e:	68fb      	ldr	r3, [r7, #12]
 800d4a0:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800d4a4:	681b      	ldr	r3, [r3, #0]
 800d4a6:	68fa      	ldr	r2, [r7, #12]
 800d4a8:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800d4ac:	f023 0303 	bic.w	r3, r3, #3
 800d4b0:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800d4b2:	68fb      	ldr	r3, [r7, #12]
 800d4b4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800d4b8:	685b      	ldr	r3, [r3, #4]
 800d4ba:	68fa      	ldr	r2, [r7, #12]
 800d4bc:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800d4c0:	f043 0302 	orr.w	r3, r3, #2
 800d4c4:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800d4c6:	2300      	movs	r3, #0
}
 800d4c8:	4618      	mov	r0, r3
 800d4ca:	3714      	adds	r7, #20
 800d4cc:	46bd      	mov	sp, r7
 800d4ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d4d2:	4770      	bx	lr

0800d4d4 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 800d4d4:	b480      	push	{r7}
 800d4d6:	b085      	sub	sp, #20
 800d4d8:	af00      	add	r7, sp, #0
 800d4da:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800d4dc:	687b      	ldr	r3, [r7, #4]
 800d4de:	695b      	ldr	r3, [r3, #20]
 800d4e0:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800d4e2:	687b      	ldr	r3, [r7, #4]
 800d4e4:	699b      	ldr	r3, [r3, #24]
 800d4e6:	68fa      	ldr	r2, [r7, #12]
 800d4e8:	4013      	ands	r3, r2
 800d4ea:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800d4ec:	68fb      	ldr	r3, [r7, #12]
}
 800d4ee:	4618      	mov	r0, r3
 800d4f0:	3714      	adds	r7, #20
 800d4f2:	46bd      	mov	sp, r7
 800d4f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d4f8:	4770      	bx	lr

0800d4fa <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800d4fa:	b480      	push	{r7}
 800d4fc:	b085      	sub	sp, #20
 800d4fe:	af00      	add	r7, sp, #0
 800d500:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d502:	687b      	ldr	r3, [r7, #4]
 800d504:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800d506:	68fb      	ldr	r3, [r7, #12]
 800d508:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800d50c:	699b      	ldr	r3, [r3, #24]
 800d50e:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800d510:	68fb      	ldr	r3, [r7, #12]
 800d512:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800d516:	69db      	ldr	r3, [r3, #28]
 800d518:	68ba      	ldr	r2, [r7, #8]
 800d51a:	4013      	ands	r3, r2
 800d51c:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800d51e:	68bb      	ldr	r3, [r7, #8]
 800d520:	0c1b      	lsrs	r3, r3, #16
}
 800d522:	4618      	mov	r0, r3
 800d524:	3714      	adds	r7, #20
 800d526:	46bd      	mov	sp, r7
 800d528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d52c:	4770      	bx	lr

0800d52e <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800d52e:	b480      	push	{r7}
 800d530:	b085      	sub	sp, #20
 800d532:	af00      	add	r7, sp, #0
 800d534:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d536:	687b      	ldr	r3, [r7, #4]
 800d538:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800d53a:	68fb      	ldr	r3, [r7, #12]
 800d53c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800d540:	699b      	ldr	r3, [r3, #24]
 800d542:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800d544:	68fb      	ldr	r3, [r7, #12]
 800d546:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800d54a:	69db      	ldr	r3, [r3, #28]
 800d54c:	68ba      	ldr	r2, [r7, #8]
 800d54e:	4013      	ands	r3, r2
 800d550:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800d552:	68bb      	ldr	r3, [r7, #8]
 800d554:	b29b      	uxth	r3, r3
}
 800d556:	4618      	mov	r0, r3
 800d558:	3714      	adds	r7, #20
 800d55a:	46bd      	mov	sp, r7
 800d55c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d560:	4770      	bx	lr

0800d562 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800d562:	b480      	push	{r7}
 800d564:	b085      	sub	sp, #20
 800d566:	af00      	add	r7, sp, #0
 800d568:	6078      	str	r0, [r7, #4]
 800d56a:	460b      	mov	r3, r1
 800d56c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d56e:	687b      	ldr	r3, [r7, #4]
 800d570:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800d572:	78fb      	ldrb	r3, [r7, #3]
 800d574:	015a      	lsls	r2, r3, #5
 800d576:	68fb      	ldr	r3, [r7, #12]
 800d578:	4413      	add	r3, r2
 800d57a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d57e:	689b      	ldr	r3, [r3, #8]
 800d580:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800d582:	68fb      	ldr	r3, [r7, #12]
 800d584:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800d588:	695b      	ldr	r3, [r3, #20]
 800d58a:	68ba      	ldr	r2, [r7, #8]
 800d58c:	4013      	ands	r3, r2
 800d58e:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800d590:	68bb      	ldr	r3, [r7, #8]
}
 800d592:	4618      	mov	r0, r3
 800d594:	3714      	adds	r7, #20
 800d596:	46bd      	mov	sp, r7
 800d598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d59c:	4770      	bx	lr

0800d59e <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800d59e:	b480      	push	{r7}
 800d5a0:	b087      	sub	sp, #28
 800d5a2:	af00      	add	r7, sp, #0
 800d5a4:	6078      	str	r0, [r7, #4]
 800d5a6:	460b      	mov	r3, r1
 800d5a8:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d5aa:	687b      	ldr	r3, [r7, #4]
 800d5ac:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 800d5ae:	697b      	ldr	r3, [r7, #20]
 800d5b0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800d5b4:	691b      	ldr	r3, [r3, #16]
 800d5b6:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800d5b8:	697b      	ldr	r3, [r7, #20]
 800d5ba:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800d5be:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d5c0:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800d5c2:	78fb      	ldrb	r3, [r7, #3]
 800d5c4:	f003 030f 	and.w	r3, r3, #15
 800d5c8:	68fa      	ldr	r2, [r7, #12]
 800d5ca:	fa22 f303 	lsr.w	r3, r2, r3
 800d5ce:	01db      	lsls	r3, r3, #7
 800d5d0:	b2db      	uxtb	r3, r3
 800d5d2:	693a      	ldr	r2, [r7, #16]
 800d5d4:	4313      	orrs	r3, r2
 800d5d6:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800d5d8:	78fb      	ldrb	r3, [r7, #3]
 800d5da:	015a      	lsls	r2, r3, #5
 800d5dc:	697b      	ldr	r3, [r7, #20]
 800d5de:	4413      	add	r3, r2
 800d5e0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d5e4:	689b      	ldr	r3, [r3, #8]
 800d5e6:	693a      	ldr	r2, [r7, #16]
 800d5e8:	4013      	ands	r3, r2
 800d5ea:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800d5ec:	68bb      	ldr	r3, [r7, #8]
}
 800d5ee:	4618      	mov	r0, r3
 800d5f0:	371c      	adds	r7, #28
 800d5f2:	46bd      	mov	sp, r7
 800d5f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5f8:	4770      	bx	lr

0800d5fa <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 800d5fa:	b480      	push	{r7}
 800d5fc:	b083      	sub	sp, #12
 800d5fe:	af00      	add	r7, sp, #0
 800d600:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800d602:	687b      	ldr	r3, [r7, #4]
 800d604:	695b      	ldr	r3, [r3, #20]
 800d606:	f003 0301 	and.w	r3, r3, #1
}
 800d60a:	4618      	mov	r0, r3
 800d60c:	370c      	adds	r7, #12
 800d60e:	46bd      	mov	sp, r7
 800d610:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d614:	4770      	bx	lr

0800d616 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 800d616:	b480      	push	{r7}
 800d618:	b085      	sub	sp, #20
 800d61a:	af00      	add	r7, sp, #0
 800d61c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d61e:	687b      	ldr	r3, [r7, #4]
 800d620:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800d622:	68fb      	ldr	r3, [r7, #12]
 800d624:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d628:	681b      	ldr	r3, [r3, #0]
 800d62a:	68fa      	ldr	r2, [r7, #12]
 800d62c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800d630:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 800d634:	f023 0307 	bic.w	r3, r3, #7
 800d638:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800d63a:	68fb      	ldr	r3, [r7, #12]
 800d63c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800d640:	685b      	ldr	r3, [r3, #4]
 800d642:	68fa      	ldr	r2, [r7, #12]
 800d644:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800d648:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800d64c:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800d64e:	2300      	movs	r3, #0
}
 800d650:	4618      	mov	r0, r3
 800d652:	3714      	adds	r7, #20
 800d654:	46bd      	mov	sp, r7
 800d656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d65a:	4770      	bx	lr

0800d65c <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 800d65c:	b480      	push	{r7}
 800d65e:	b087      	sub	sp, #28
 800d660:	af00      	add	r7, sp, #0
 800d662:	60f8      	str	r0, [r7, #12]
 800d664:	460b      	mov	r3, r1
 800d666:	607a      	str	r2, [r7, #4]
 800d668:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d66a:	68fb      	ldr	r3, [r7, #12]
 800d66c:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800d66e:	68fb      	ldr	r3, [r7, #12]
 800d670:	333c      	adds	r3, #60	@ 0x3c
 800d672:	3304      	adds	r3, #4
 800d674:	681b      	ldr	r3, [r3, #0]
 800d676:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800d678:	693b      	ldr	r3, [r7, #16]
 800d67a:	4a26      	ldr	r2, [pc, #152]	@ (800d714 <USB_EP0_OutStart+0xb8>)
 800d67c:	4293      	cmp	r3, r2
 800d67e:	d90a      	bls.n	800d696 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800d680:	697b      	ldr	r3, [r7, #20]
 800d682:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d686:	681b      	ldr	r3, [r3, #0]
 800d688:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800d68c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800d690:	d101      	bne.n	800d696 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 800d692:	2300      	movs	r3, #0
 800d694:	e037      	b.n	800d706 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800d696:	697b      	ldr	r3, [r7, #20]
 800d698:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d69c:	461a      	mov	r2, r3
 800d69e:	2300      	movs	r3, #0
 800d6a0:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800d6a2:	697b      	ldr	r3, [r7, #20]
 800d6a4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d6a8:	691b      	ldr	r3, [r3, #16]
 800d6aa:	697a      	ldr	r2, [r7, #20]
 800d6ac:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800d6b0:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800d6b4:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800d6b6:	697b      	ldr	r3, [r7, #20]
 800d6b8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d6bc:	691b      	ldr	r3, [r3, #16]
 800d6be:	697a      	ldr	r2, [r7, #20]
 800d6c0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800d6c4:	f043 0318 	orr.w	r3, r3, #24
 800d6c8:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800d6ca:	697b      	ldr	r3, [r7, #20]
 800d6cc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d6d0:	691b      	ldr	r3, [r3, #16]
 800d6d2:	697a      	ldr	r2, [r7, #20]
 800d6d4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800d6d8:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 800d6dc:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800d6de:	7afb      	ldrb	r3, [r7, #11]
 800d6e0:	2b01      	cmp	r3, #1
 800d6e2:	d10f      	bne.n	800d704 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 800d6e4:	697b      	ldr	r3, [r7, #20]
 800d6e6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d6ea:	461a      	mov	r2, r3
 800d6ec:	687b      	ldr	r3, [r7, #4]
 800d6ee:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 800d6f0:	697b      	ldr	r3, [r7, #20]
 800d6f2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d6f6:	681b      	ldr	r3, [r3, #0]
 800d6f8:	697a      	ldr	r2, [r7, #20]
 800d6fa:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800d6fe:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 800d702:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800d704:	2300      	movs	r3, #0
}
 800d706:	4618      	mov	r0, r3
 800d708:	371c      	adds	r7, #28
 800d70a:	46bd      	mov	sp, r7
 800d70c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d710:	4770      	bx	lr
 800d712:	bf00      	nop
 800d714:	4f54300a 	.word	0x4f54300a

0800d718 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800d718:	b480      	push	{r7}
 800d71a:	b085      	sub	sp, #20
 800d71c:	af00      	add	r7, sp, #0
 800d71e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800d720:	2300      	movs	r3, #0
 800d722:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800d724:	68fb      	ldr	r3, [r7, #12]
 800d726:	3301      	adds	r3, #1
 800d728:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800d72a:	68fb      	ldr	r3, [r7, #12]
 800d72c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800d730:	d901      	bls.n	800d736 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800d732:	2303      	movs	r3, #3
 800d734:	e022      	b.n	800d77c <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800d736:	687b      	ldr	r3, [r7, #4]
 800d738:	691b      	ldr	r3, [r3, #16]
 800d73a:	2b00      	cmp	r3, #0
 800d73c:	daf2      	bge.n	800d724 <USB_CoreReset+0xc>

  count = 10U;
 800d73e:	230a      	movs	r3, #10
 800d740:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 800d742:	e002      	b.n	800d74a <USB_CoreReset+0x32>
  {
    count--;
 800d744:	68fb      	ldr	r3, [r7, #12]
 800d746:	3b01      	subs	r3, #1
 800d748:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 800d74a:	68fb      	ldr	r3, [r7, #12]
 800d74c:	2b00      	cmp	r3, #0
 800d74e:	d1f9      	bne.n	800d744 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800d750:	687b      	ldr	r3, [r7, #4]
 800d752:	691b      	ldr	r3, [r3, #16]
 800d754:	f043 0201 	orr.w	r2, r3, #1
 800d758:	687b      	ldr	r3, [r7, #4]
 800d75a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800d75c:	68fb      	ldr	r3, [r7, #12]
 800d75e:	3301      	adds	r3, #1
 800d760:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800d762:	68fb      	ldr	r3, [r7, #12]
 800d764:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800d768:	d901      	bls.n	800d76e <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 800d76a:	2303      	movs	r3, #3
 800d76c:	e006      	b.n	800d77c <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800d76e:	687b      	ldr	r3, [r7, #4]
 800d770:	691b      	ldr	r3, [r3, #16]
 800d772:	f003 0301 	and.w	r3, r3, #1
 800d776:	2b01      	cmp	r3, #1
 800d778:	d0f0      	beq.n	800d75c <USB_CoreReset+0x44>

  return HAL_OK;
 800d77a:	2300      	movs	r3, #0
}
 800d77c:	4618      	mov	r0, r3
 800d77e:	3714      	adds	r7, #20
 800d780:	46bd      	mov	sp, r7
 800d782:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d786:	4770      	bx	lr

0800d788 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 800d788:	b580      	push	{r7, lr}
 800d78a:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 800d78c:	4904      	ldr	r1, [pc, #16]	@ (800d7a0 <MX_FATFS_Init+0x18>)
 800d78e:	4805      	ldr	r0, [pc, #20]	@ (800d7a4 <MX_FATFS_Init+0x1c>)
 800d790:	f005 f98a 	bl	8012aa8 <FATFS_LinkDriver>
 800d794:	4603      	mov	r3, r0
 800d796:	461a      	mov	r2, r3
 800d798:	4b03      	ldr	r3, [pc, #12]	@ (800d7a8 <MX_FATFS_Init+0x20>)
 800d79a:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 800d79c:	bf00      	nop
 800d79e:	bd80      	pop	{r7, pc}
 800d7a0:	20002d40 	.word	0x20002d40
 800d7a4:	2000013c 	.word	0x2000013c
 800d7a8:	20002d3c 	.word	0x20002d3c

0800d7ac <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 800d7ac:	b480      	push	{r7}
 800d7ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 800d7b0:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 800d7b2:	4618      	mov	r0, r3
 800d7b4:	46bd      	mov	sp, r7
 800d7b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7ba:	4770      	bx	lr

0800d7bc <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 800d7bc:	b580      	push	{r7, lr}
 800d7be:	b082      	sub	sp, #8
 800d7c0:	af00      	add	r7, sp, #0
 800d7c2:	4603      	mov	r3, r0
 800d7c4:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
    return SD_disk_initialize(pdrv);
 800d7c6:	79fb      	ldrb	r3, [r7, #7]
 800d7c8:	4618      	mov	r0, r3
 800d7ca:	f7f6 fd11 	bl	80041f0 <SD_disk_initialize>
 800d7ce:	4603      	mov	r3, r0
  /* USER CODE END INIT */
}
 800d7d0:	4618      	mov	r0, r3
 800d7d2:	3708      	adds	r7, #8
 800d7d4:	46bd      	mov	sp, r7
 800d7d6:	bd80      	pop	{r7, pc}

0800d7d8 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 800d7d8:	b580      	push	{r7, lr}
 800d7da:	b082      	sub	sp, #8
 800d7dc:	af00      	add	r7, sp, #0
 800d7de:	4603      	mov	r3, r0
 800d7e0:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
    return SD_disk_status(pdrv);
 800d7e2:	79fb      	ldrb	r3, [r7, #7]
 800d7e4:	4618      	mov	r0, r3
 800d7e6:	f7f6 fded 	bl	80043c4 <SD_disk_status>
 800d7ea:	4603      	mov	r3, r0
  /* USER CODE END STATUS */
}
 800d7ec:	4618      	mov	r0, r3
 800d7ee:	3708      	adds	r7, #8
 800d7f0:	46bd      	mov	sp, r7
 800d7f2:	bd80      	pop	{r7, pc}

0800d7f4 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 800d7f4:	b580      	push	{r7, lr}
 800d7f6:	b084      	sub	sp, #16
 800d7f8:	af00      	add	r7, sp, #0
 800d7fa:	60b9      	str	r1, [r7, #8]
 800d7fc:	607a      	str	r2, [r7, #4]
 800d7fe:	603b      	str	r3, [r7, #0]
 800d800:	4603      	mov	r3, r0
 800d802:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
    return SD_disk_read(pdrv, buff, sector, count);
 800d804:	7bf8      	ldrb	r0, [r7, #15]
 800d806:	683b      	ldr	r3, [r7, #0]
 800d808:	687a      	ldr	r2, [r7, #4]
 800d80a:	68b9      	ldr	r1, [r7, #8]
 800d80c:	f7f6 fdf0 	bl	80043f0 <SD_disk_read>
 800d810:	4603      	mov	r3, r0
  /* USER CODE END READ */
}
 800d812:	4618      	mov	r0, r3
 800d814:	3710      	adds	r7, #16
 800d816:	46bd      	mov	sp, r7
 800d818:	bd80      	pop	{r7, pc}

0800d81a <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 800d81a:	b580      	push	{r7, lr}
 800d81c:	b084      	sub	sp, #16
 800d81e:	af00      	add	r7, sp, #0
 800d820:	60b9      	str	r1, [r7, #8]
 800d822:	607a      	str	r2, [r7, #4]
 800d824:	603b      	str	r3, [r7, #0]
 800d826:	4603      	mov	r3, r0
 800d828:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
    return SD_disk_write(pdrv, buff, sector, count);
 800d82a:	7bf8      	ldrb	r0, [r7, #15]
 800d82c:	683b      	ldr	r3, [r7, #0]
 800d82e:	687a      	ldr	r2, [r7, #4]
 800d830:	68b9      	ldr	r1, [r7, #8]
 800d832:	f7f6 fe47 	bl	80044c4 <SD_disk_write>
 800d836:	4603      	mov	r3, r0
  /* USER CODE END WRITE */
}
 800d838:	4618      	mov	r0, r3
 800d83a:	3710      	adds	r7, #16
 800d83c:	46bd      	mov	sp, r7
 800d83e:	bd80      	pop	{r7, pc}

0800d840 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 800d840:	b580      	push	{r7, lr}
 800d842:	b082      	sub	sp, #8
 800d844:	af00      	add	r7, sp, #0
 800d846:	4603      	mov	r3, r0
 800d848:	603a      	str	r2, [r7, #0]
 800d84a:	71fb      	strb	r3, [r7, #7]
 800d84c:	460b      	mov	r3, r1
 800d84e:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
    return SD_disk_ioctl(pdrv, cmd, buff);
 800d850:	79b9      	ldrb	r1, [r7, #6]
 800d852:	79fb      	ldrb	r3, [r7, #7]
 800d854:	683a      	ldr	r2, [r7, #0]
 800d856:	4618      	mov	r0, r3
 800d858:	f7f6 feb8 	bl	80045cc <SD_disk_ioctl>
 800d85c:	4603      	mov	r3, r0
  /* USER CODE END IOCTL */
}
 800d85e:	4618      	mov	r0, r3
 800d860:	3708      	adds	r7, #8
 800d862:	46bd      	mov	sp, r7
 800d864:	bd80      	pop	{r7, pc}
	...

0800d868 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800d868:	b580      	push	{r7, lr}
 800d86a:	b084      	sub	sp, #16
 800d86c:	af00      	add	r7, sp, #0
 800d86e:	6078      	str	r0, [r7, #4]
 800d870:	460b      	mov	r3, r1
 800d872:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800d874:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 800d878:	f005 feb8 	bl	80135ec <USBD_static_malloc>
 800d87c:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 800d87e:	68fb      	ldr	r3, [r7, #12]
 800d880:	2b00      	cmp	r3, #0
 800d882:	d109      	bne.n	800d898 <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800d884:	687b      	ldr	r3, [r7, #4]
 800d886:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800d88a:	687b      	ldr	r3, [r7, #4]
 800d88c:	32b0      	adds	r2, #176	@ 0xb0
 800d88e:	2100      	movs	r1, #0
 800d890:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 800d894:	2302      	movs	r3, #2
 800d896:	e0d4      	b.n	800da42 <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 800d898:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 800d89c:	2100      	movs	r1, #0
 800d89e:	68f8      	ldr	r0, [r7, #12]
 800d8a0:	f007 f86c 	bl	801497c <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 800d8a4:	687b      	ldr	r3, [r7, #4]
 800d8a6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800d8aa:	687b      	ldr	r3, [r7, #4]
 800d8ac:	32b0      	adds	r2, #176	@ 0xb0
 800d8ae:	68f9      	ldr	r1, [r7, #12]
 800d8b0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 800d8b4:	687b      	ldr	r3, [r7, #4]
 800d8b6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800d8ba:	687b      	ldr	r3, [r7, #4]
 800d8bc:	32b0      	adds	r2, #176	@ 0xb0
 800d8be:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800d8c2:	687b      	ldr	r3, [r7, #4]
 800d8c4:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800d8c8:	687b      	ldr	r3, [r7, #4]
 800d8ca:	7c1b      	ldrb	r3, [r3, #16]
 800d8cc:	2b00      	cmp	r3, #0
 800d8ce:	d138      	bne.n	800d942 <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800d8d0:	4b5e      	ldr	r3, [pc, #376]	@ (800da4c <USBD_CDC_Init+0x1e4>)
 800d8d2:	7819      	ldrb	r1, [r3, #0]
 800d8d4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800d8d8:	2202      	movs	r2, #2
 800d8da:	6878      	ldr	r0, [r7, #4]
 800d8dc:	f005 fd63 	bl	80133a6 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800d8e0:	4b5a      	ldr	r3, [pc, #360]	@ (800da4c <USBD_CDC_Init+0x1e4>)
 800d8e2:	781b      	ldrb	r3, [r3, #0]
 800d8e4:	f003 020f 	and.w	r2, r3, #15
 800d8e8:	6879      	ldr	r1, [r7, #4]
 800d8ea:	4613      	mov	r3, r2
 800d8ec:	009b      	lsls	r3, r3, #2
 800d8ee:	4413      	add	r3, r2
 800d8f0:	009b      	lsls	r3, r3, #2
 800d8f2:	440b      	add	r3, r1
 800d8f4:	3323      	adds	r3, #35	@ 0x23
 800d8f6:	2201      	movs	r2, #1
 800d8f8:	701a      	strb	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800d8fa:	4b55      	ldr	r3, [pc, #340]	@ (800da50 <USBD_CDC_Init+0x1e8>)
 800d8fc:	7819      	ldrb	r1, [r3, #0]
 800d8fe:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800d902:	2202      	movs	r2, #2
 800d904:	6878      	ldr	r0, [r7, #4]
 800d906:	f005 fd4e 	bl	80133a6 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800d90a:	4b51      	ldr	r3, [pc, #324]	@ (800da50 <USBD_CDC_Init+0x1e8>)
 800d90c:	781b      	ldrb	r3, [r3, #0]
 800d90e:	f003 020f 	and.w	r2, r3, #15
 800d912:	6879      	ldr	r1, [r7, #4]
 800d914:	4613      	mov	r3, r2
 800d916:	009b      	lsls	r3, r3, #2
 800d918:	4413      	add	r3, r2
 800d91a:	009b      	lsls	r3, r3, #2
 800d91c:	440b      	add	r3, r1
 800d91e:	f203 1363 	addw	r3, r3, #355	@ 0x163
 800d922:	2201      	movs	r2, #1
 800d924:	701a      	strb	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800d926:	4b4b      	ldr	r3, [pc, #300]	@ (800da54 <USBD_CDC_Init+0x1ec>)
 800d928:	781b      	ldrb	r3, [r3, #0]
 800d92a:	f003 020f 	and.w	r2, r3, #15
 800d92e:	6879      	ldr	r1, [r7, #4]
 800d930:	4613      	mov	r3, r2
 800d932:	009b      	lsls	r3, r3, #2
 800d934:	4413      	add	r3, r2
 800d936:	009b      	lsls	r3, r3, #2
 800d938:	440b      	add	r3, r1
 800d93a:	331c      	adds	r3, #28
 800d93c:	2210      	movs	r2, #16
 800d93e:	601a      	str	r2, [r3, #0]
 800d940:	e035      	b.n	800d9ae <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800d942:	4b42      	ldr	r3, [pc, #264]	@ (800da4c <USBD_CDC_Init+0x1e4>)
 800d944:	7819      	ldrb	r1, [r3, #0]
 800d946:	2340      	movs	r3, #64	@ 0x40
 800d948:	2202      	movs	r2, #2
 800d94a:	6878      	ldr	r0, [r7, #4]
 800d94c:	f005 fd2b 	bl	80133a6 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800d950:	4b3e      	ldr	r3, [pc, #248]	@ (800da4c <USBD_CDC_Init+0x1e4>)
 800d952:	781b      	ldrb	r3, [r3, #0]
 800d954:	f003 020f 	and.w	r2, r3, #15
 800d958:	6879      	ldr	r1, [r7, #4]
 800d95a:	4613      	mov	r3, r2
 800d95c:	009b      	lsls	r3, r3, #2
 800d95e:	4413      	add	r3, r2
 800d960:	009b      	lsls	r3, r3, #2
 800d962:	440b      	add	r3, r1
 800d964:	3323      	adds	r3, #35	@ 0x23
 800d966:	2201      	movs	r2, #1
 800d968:	701a      	strb	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800d96a:	4b39      	ldr	r3, [pc, #228]	@ (800da50 <USBD_CDC_Init+0x1e8>)
 800d96c:	7819      	ldrb	r1, [r3, #0]
 800d96e:	2340      	movs	r3, #64	@ 0x40
 800d970:	2202      	movs	r2, #2
 800d972:	6878      	ldr	r0, [r7, #4]
 800d974:	f005 fd17 	bl	80133a6 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800d978:	4b35      	ldr	r3, [pc, #212]	@ (800da50 <USBD_CDC_Init+0x1e8>)
 800d97a:	781b      	ldrb	r3, [r3, #0]
 800d97c:	f003 020f 	and.w	r2, r3, #15
 800d980:	6879      	ldr	r1, [r7, #4]
 800d982:	4613      	mov	r3, r2
 800d984:	009b      	lsls	r3, r3, #2
 800d986:	4413      	add	r3, r2
 800d988:	009b      	lsls	r3, r3, #2
 800d98a:	440b      	add	r3, r1
 800d98c:	f203 1363 	addw	r3, r3, #355	@ 0x163
 800d990:	2201      	movs	r2, #1
 800d992:	701a      	strb	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800d994:	4b2f      	ldr	r3, [pc, #188]	@ (800da54 <USBD_CDC_Init+0x1ec>)
 800d996:	781b      	ldrb	r3, [r3, #0]
 800d998:	f003 020f 	and.w	r2, r3, #15
 800d99c:	6879      	ldr	r1, [r7, #4]
 800d99e:	4613      	mov	r3, r2
 800d9a0:	009b      	lsls	r3, r3, #2
 800d9a2:	4413      	add	r3, r2
 800d9a4:	009b      	lsls	r3, r3, #2
 800d9a6:	440b      	add	r3, r1
 800d9a8:	331c      	adds	r3, #28
 800d9aa:	2210      	movs	r2, #16
 800d9ac:	601a      	str	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800d9ae:	4b29      	ldr	r3, [pc, #164]	@ (800da54 <USBD_CDC_Init+0x1ec>)
 800d9b0:	7819      	ldrb	r1, [r3, #0]
 800d9b2:	2308      	movs	r3, #8
 800d9b4:	2203      	movs	r2, #3
 800d9b6:	6878      	ldr	r0, [r7, #4]
 800d9b8:	f005 fcf5 	bl	80133a6 <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 800d9bc:	4b25      	ldr	r3, [pc, #148]	@ (800da54 <USBD_CDC_Init+0x1ec>)
 800d9be:	781b      	ldrb	r3, [r3, #0]
 800d9c0:	f003 020f 	and.w	r2, r3, #15
 800d9c4:	6879      	ldr	r1, [r7, #4]
 800d9c6:	4613      	mov	r3, r2
 800d9c8:	009b      	lsls	r3, r3, #2
 800d9ca:	4413      	add	r3, r2
 800d9cc:	009b      	lsls	r3, r3, #2
 800d9ce:	440b      	add	r3, r1
 800d9d0:	3323      	adds	r3, #35	@ 0x23
 800d9d2:	2201      	movs	r2, #1
 800d9d4:	701a      	strb	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 800d9d6:	68fb      	ldr	r3, [r7, #12]
 800d9d8:	2200      	movs	r2, #0
 800d9da:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 800d9de:	687b      	ldr	r3, [r7, #4]
 800d9e0:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800d9e4:	687a      	ldr	r2, [r7, #4]
 800d9e6:	33b0      	adds	r3, #176	@ 0xb0
 800d9e8:	009b      	lsls	r3, r3, #2
 800d9ea:	4413      	add	r3, r2
 800d9ec:	685b      	ldr	r3, [r3, #4]
 800d9ee:	681b      	ldr	r3, [r3, #0]
 800d9f0:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800d9f2:	68fb      	ldr	r3, [r7, #12]
 800d9f4:	2200      	movs	r2, #0
 800d9f6:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 800d9fa:	68fb      	ldr	r3, [r7, #12]
 800d9fc:	2200      	movs	r2, #0
 800d9fe:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 800da02:	68fb      	ldr	r3, [r7, #12]
 800da04:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 800da08:	2b00      	cmp	r3, #0
 800da0a:	d101      	bne.n	800da10 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 800da0c:	2302      	movs	r3, #2
 800da0e:	e018      	b.n	800da42 <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800da10:	687b      	ldr	r3, [r7, #4]
 800da12:	7c1b      	ldrb	r3, [r3, #16]
 800da14:	2b00      	cmp	r3, #0
 800da16:	d10a      	bne.n	800da2e <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800da18:	4b0d      	ldr	r3, [pc, #52]	@ (800da50 <USBD_CDC_Init+0x1e8>)
 800da1a:	7819      	ldrb	r1, [r3, #0]
 800da1c:	68fb      	ldr	r3, [r7, #12]
 800da1e:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800da22:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800da26:	6878      	ldr	r0, [r7, #4]
 800da28:	f005 fdac 	bl	8013584 <USBD_LL_PrepareReceive>
 800da2c:	e008      	b.n	800da40 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800da2e:	4b08      	ldr	r3, [pc, #32]	@ (800da50 <USBD_CDC_Init+0x1e8>)
 800da30:	7819      	ldrb	r1, [r3, #0]
 800da32:	68fb      	ldr	r3, [r7, #12]
 800da34:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800da38:	2340      	movs	r3, #64	@ 0x40
 800da3a:	6878      	ldr	r0, [r7, #4]
 800da3c:	f005 fda2 	bl	8013584 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800da40:	2300      	movs	r3, #0
}
 800da42:	4618      	mov	r0, r3
 800da44:	3710      	adds	r7, #16
 800da46:	46bd      	mov	sp, r7
 800da48:	bd80      	pop	{r7, pc}
 800da4a:	bf00      	nop
 800da4c:	200001d7 	.word	0x200001d7
 800da50:	200001d8 	.word	0x200001d8
 800da54:	200001d9 	.word	0x200001d9

0800da58 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800da58:	b580      	push	{r7, lr}
 800da5a:	b082      	sub	sp, #8
 800da5c:	af00      	add	r7, sp, #0
 800da5e:	6078      	str	r0, [r7, #4]
 800da60:	460b      	mov	r3, r1
 800da62:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 800da64:	4b3a      	ldr	r3, [pc, #232]	@ (800db50 <USBD_CDC_DeInit+0xf8>)
 800da66:	781b      	ldrb	r3, [r3, #0]
 800da68:	4619      	mov	r1, r3
 800da6a:	6878      	ldr	r0, [r7, #4]
 800da6c:	f005 fcc1 	bl	80133f2 <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 800da70:	4b37      	ldr	r3, [pc, #220]	@ (800db50 <USBD_CDC_DeInit+0xf8>)
 800da72:	781b      	ldrb	r3, [r3, #0]
 800da74:	f003 020f 	and.w	r2, r3, #15
 800da78:	6879      	ldr	r1, [r7, #4]
 800da7a:	4613      	mov	r3, r2
 800da7c:	009b      	lsls	r3, r3, #2
 800da7e:	4413      	add	r3, r2
 800da80:	009b      	lsls	r3, r3, #2
 800da82:	440b      	add	r3, r1
 800da84:	3323      	adds	r3, #35	@ 0x23
 800da86:	2200      	movs	r2, #0
 800da88:	701a      	strb	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 800da8a:	4b32      	ldr	r3, [pc, #200]	@ (800db54 <USBD_CDC_DeInit+0xfc>)
 800da8c:	781b      	ldrb	r3, [r3, #0]
 800da8e:	4619      	mov	r1, r3
 800da90:	6878      	ldr	r0, [r7, #4]
 800da92:	f005 fcae 	bl	80133f2 <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 800da96:	4b2f      	ldr	r3, [pc, #188]	@ (800db54 <USBD_CDC_DeInit+0xfc>)
 800da98:	781b      	ldrb	r3, [r3, #0]
 800da9a:	f003 020f 	and.w	r2, r3, #15
 800da9e:	6879      	ldr	r1, [r7, #4]
 800daa0:	4613      	mov	r3, r2
 800daa2:	009b      	lsls	r3, r3, #2
 800daa4:	4413      	add	r3, r2
 800daa6:	009b      	lsls	r3, r3, #2
 800daa8:	440b      	add	r3, r1
 800daaa:	f203 1363 	addw	r3, r3, #355	@ 0x163
 800daae:	2200      	movs	r2, #0
 800dab0:	701a      	strb	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 800dab2:	4b29      	ldr	r3, [pc, #164]	@ (800db58 <USBD_CDC_DeInit+0x100>)
 800dab4:	781b      	ldrb	r3, [r3, #0]
 800dab6:	4619      	mov	r1, r3
 800dab8:	6878      	ldr	r0, [r7, #4]
 800daba:	f005 fc9a 	bl	80133f2 <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 800dabe:	4b26      	ldr	r3, [pc, #152]	@ (800db58 <USBD_CDC_DeInit+0x100>)
 800dac0:	781b      	ldrb	r3, [r3, #0]
 800dac2:	f003 020f 	and.w	r2, r3, #15
 800dac6:	6879      	ldr	r1, [r7, #4]
 800dac8:	4613      	mov	r3, r2
 800daca:	009b      	lsls	r3, r3, #2
 800dacc:	4413      	add	r3, r2
 800dace:	009b      	lsls	r3, r3, #2
 800dad0:	440b      	add	r3, r1
 800dad2:	3323      	adds	r3, #35	@ 0x23
 800dad4:	2200      	movs	r2, #0
 800dad6:	701a      	strb	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 800dad8:	4b1f      	ldr	r3, [pc, #124]	@ (800db58 <USBD_CDC_DeInit+0x100>)
 800dada:	781b      	ldrb	r3, [r3, #0]
 800dadc:	f003 020f 	and.w	r2, r3, #15
 800dae0:	6879      	ldr	r1, [r7, #4]
 800dae2:	4613      	mov	r3, r2
 800dae4:	009b      	lsls	r3, r3, #2
 800dae6:	4413      	add	r3, r2
 800dae8:	009b      	lsls	r3, r3, #2
 800daea:	440b      	add	r3, r1
 800daec:	331c      	adds	r3, #28
 800daee:	2200      	movs	r2, #0
 800daf0:	601a      	str	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 800daf2:	687b      	ldr	r3, [r7, #4]
 800daf4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800daf8:	687b      	ldr	r3, [r7, #4]
 800dafa:	32b0      	adds	r2, #176	@ 0xb0
 800dafc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800db00:	2b00      	cmp	r3, #0
 800db02:	d01f      	beq.n	800db44 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 800db04:	687b      	ldr	r3, [r7, #4]
 800db06:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800db0a:	687a      	ldr	r2, [r7, #4]
 800db0c:	33b0      	adds	r3, #176	@ 0xb0
 800db0e:	009b      	lsls	r3, r3, #2
 800db10:	4413      	add	r3, r2
 800db12:	685b      	ldr	r3, [r3, #4]
 800db14:	685b      	ldr	r3, [r3, #4]
 800db16:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 800db18:	687b      	ldr	r3, [r7, #4]
 800db1a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800db1e:	687b      	ldr	r3, [r7, #4]
 800db20:	32b0      	adds	r2, #176	@ 0xb0
 800db22:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800db26:	4618      	mov	r0, r3
 800db28:	f005 fd6e 	bl	8013608 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800db2c:	687b      	ldr	r3, [r7, #4]
 800db2e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800db32:	687b      	ldr	r3, [r7, #4]
 800db34:	32b0      	adds	r2, #176	@ 0xb0
 800db36:	2100      	movs	r1, #0
 800db38:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 800db3c:	687b      	ldr	r3, [r7, #4]
 800db3e:	2200      	movs	r2, #0
 800db40:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 800db44:	2300      	movs	r3, #0
}
 800db46:	4618      	mov	r0, r3
 800db48:	3708      	adds	r7, #8
 800db4a:	46bd      	mov	sp, r7
 800db4c:	bd80      	pop	{r7, pc}
 800db4e:	bf00      	nop
 800db50:	200001d7 	.word	0x200001d7
 800db54:	200001d8 	.word	0x200001d8
 800db58:	200001d9 	.word	0x200001d9

0800db5c <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 800db5c:	b580      	push	{r7, lr}
 800db5e:	b086      	sub	sp, #24
 800db60:	af00      	add	r7, sp, #0
 800db62:	6078      	str	r0, [r7, #4]
 800db64:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800db66:	687b      	ldr	r3, [r7, #4]
 800db68:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800db6c:	687b      	ldr	r3, [r7, #4]
 800db6e:	32b0      	adds	r2, #176	@ 0xb0
 800db70:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800db74:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 800db76:	2300      	movs	r3, #0
 800db78:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800db7a:	2300      	movs	r3, #0
 800db7c:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 800db7e:	2300      	movs	r3, #0
 800db80:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 800db82:	693b      	ldr	r3, [r7, #16]
 800db84:	2b00      	cmp	r3, #0
 800db86:	d101      	bne.n	800db8c <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 800db88:	2303      	movs	r3, #3
 800db8a:	e0bf      	b.n	800dd0c <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800db8c:	683b      	ldr	r3, [r7, #0]
 800db8e:	781b      	ldrb	r3, [r3, #0]
 800db90:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800db94:	2b00      	cmp	r3, #0
 800db96:	d050      	beq.n	800dc3a <USBD_CDC_Setup+0xde>
 800db98:	2b20      	cmp	r3, #32
 800db9a:	f040 80af 	bne.w	800dcfc <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 800db9e:	683b      	ldr	r3, [r7, #0]
 800dba0:	88db      	ldrh	r3, [r3, #6]
 800dba2:	2b00      	cmp	r3, #0
 800dba4:	d03a      	beq.n	800dc1c <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 800dba6:	683b      	ldr	r3, [r7, #0]
 800dba8:	781b      	ldrb	r3, [r3, #0]
 800dbaa:	b25b      	sxtb	r3, r3
 800dbac:	2b00      	cmp	r3, #0
 800dbae:	da1b      	bge.n	800dbe8 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800dbb0:	687b      	ldr	r3, [r7, #4]
 800dbb2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800dbb6:	687a      	ldr	r2, [r7, #4]
 800dbb8:	33b0      	adds	r3, #176	@ 0xb0
 800dbba:	009b      	lsls	r3, r3, #2
 800dbbc:	4413      	add	r3, r2
 800dbbe:	685b      	ldr	r3, [r3, #4]
 800dbc0:	689b      	ldr	r3, [r3, #8]
 800dbc2:	683a      	ldr	r2, [r7, #0]
 800dbc4:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 800dbc6:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800dbc8:	683a      	ldr	r2, [r7, #0]
 800dbca:	88d2      	ldrh	r2, [r2, #6]
 800dbcc:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 800dbce:	683b      	ldr	r3, [r7, #0]
 800dbd0:	88db      	ldrh	r3, [r3, #6]
 800dbd2:	2b07      	cmp	r3, #7
 800dbd4:	bf28      	it	cs
 800dbd6:	2307      	movcs	r3, #7
 800dbd8:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 800dbda:	693b      	ldr	r3, [r7, #16]
 800dbdc:	89fa      	ldrh	r2, [r7, #14]
 800dbde:	4619      	mov	r1, r3
 800dbe0:	6878      	ldr	r0, [r7, #4]
 800dbe2:	f001 fda9 	bl	800f738 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 800dbe6:	e090      	b.n	800dd0a <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 800dbe8:	683b      	ldr	r3, [r7, #0]
 800dbea:	785a      	ldrb	r2, [r3, #1]
 800dbec:	693b      	ldr	r3, [r7, #16]
 800dbee:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 800dbf2:	683b      	ldr	r3, [r7, #0]
 800dbf4:	88db      	ldrh	r3, [r3, #6]
 800dbf6:	2b3f      	cmp	r3, #63	@ 0x3f
 800dbf8:	d803      	bhi.n	800dc02 <USBD_CDC_Setup+0xa6>
 800dbfa:	683b      	ldr	r3, [r7, #0]
 800dbfc:	88db      	ldrh	r3, [r3, #6]
 800dbfe:	b2da      	uxtb	r2, r3
 800dc00:	e000      	b.n	800dc04 <USBD_CDC_Setup+0xa8>
 800dc02:	2240      	movs	r2, #64	@ 0x40
 800dc04:	693b      	ldr	r3, [r7, #16]
 800dc06:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 800dc0a:	6939      	ldr	r1, [r7, #16]
 800dc0c:	693b      	ldr	r3, [r7, #16]
 800dc0e:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 800dc12:	461a      	mov	r2, r3
 800dc14:	6878      	ldr	r0, [r7, #4]
 800dc16:	f001 fdbe 	bl	800f796 <USBD_CtlPrepareRx>
      break;
 800dc1a:	e076      	b.n	800dd0a <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800dc1c:	687b      	ldr	r3, [r7, #4]
 800dc1e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800dc22:	687a      	ldr	r2, [r7, #4]
 800dc24:	33b0      	adds	r3, #176	@ 0xb0
 800dc26:	009b      	lsls	r3, r3, #2
 800dc28:	4413      	add	r3, r2
 800dc2a:	685b      	ldr	r3, [r3, #4]
 800dc2c:	689b      	ldr	r3, [r3, #8]
 800dc2e:	683a      	ldr	r2, [r7, #0]
 800dc30:	7850      	ldrb	r0, [r2, #1]
 800dc32:	2200      	movs	r2, #0
 800dc34:	6839      	ldr	r1, [r7, #0]
 800dc36:	4798      	blx	r3
      break;
 800dc38:	e067      	b.n	800dd0a <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800dc3a:	683b      	ldr	r3, [r7, #0]
 800dc3c:	785b      	ldrb	r3, [r3, #1]
 800dc3e:	2b0b      	cmp	r3, #11
 800dc40:	d851      	bhi.n	800dce6 <USBD_CDC_Setup+0x18a>
 800dc42:	a201      	add	r2, pc, #4	@ (adr r2, 800dc48 <USBD_CDC_Setup+0xec>)
 800dc44:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dc48:	0800dc79 	.word	0x0800dc79
 800dc4c:	0800dcf5 	.word	0x0800dcf5
 800dc50:	0800dce7 	.word	0x0800dce7
 800dc54:	0800dce7 	.word	0x0800dce7
 800dc58:	0800dce7 	.word	0x0800dce7
 800dc5c:	0800dce7 	.word	0x0800dce7
 800dc60:	0800dce7 	.word	0x0800dce7
 800dc64:	0800dce7 	.word	0x0800dce7
 800dc68:	0800dce7 	.word	0x0800dce7
 800dc6c:	0800dce7 	.word	0x0800dce7
 800dc70:	0800dca3 	.word	0x0800dca3
 800dc74:	0800dccd 	.word	0x0800dccd
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800dc78:	687b      	ldr	r3, [r7, #4]
 800dc7a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800dc7e:	b2db      	uxtb	r3, r3
 800dc80:	2b03      	cmp	r3, #3
 800dc82:	d107      	bne.n	800dc94 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800dc84:	f107 030a 	add.w	r3, r7, #10
 800dc88:	2202      	movs	r2, #2
 800dc8a:	4619      	mov	r1, r3
 800dc8c:	6878      	ldr	r0, [r7, #4]
 800dc8e:	f001 fd53 	bl	800f738 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800dc92:	e032      	b.n	800dcfa <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800dc94:	6839      	ldr	r1, [r7, #0]
 800dc96:	6878      	ldr	r0, [r7, #4]
 800dc98:	f001 fcd1 	bl	800f63e <USBD_CtlError>
            ret = USBD_FAIL;
 800dc9c:	2303      	movs	r3, #3
 800dc9e:	75fb      	strb	r3, [r7, #23]
          break;
 800dca0:	e02b      	b.n	800dcfa <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800dca2:	687b      	ldr	r3, [r7, #4]
 800dca4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800dca8:	b2db      	uxtb	r3, r3
 800dcaa:	2b03      	cmp	r3, #3
 800dcac:	d107      	bne.n	800dcbe <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800dcae:	f107 030d 	add.w	r3, r7, #13
 800dcb2:	2201      	movs	r2, #1
 800dcb4:	4619      	mov	r1, r3
 800dcb6:	6878      	ldr	r0, [r7, #4]
 800dcb8:	f001 fd3e 	bl	800f738 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800dcbc:	e01d      	b.n	800dcfa <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800dcbe:	6839      	ldr	r1, [r7, #0]
 800dcc0:	6878      	ldr	r0, [r7, #4]
 800dcc2:	f001 fcbc 	bl	800f63e <USBD_CtlError>
            ret = USBD_FAIL;
 800dcc6:	2303      	movs	r3, #3
 800dcc8:	75fb      	strb	r3, [r7, #23]
          break;
 800dcca:	e016      	b.n	800dcfa <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800dccc:	687b      	ldr	r3, [r7, #4]
 800dcce:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800dcd2:	b2db      	uxtb	r3, r3
 800dcd4:	2b03      	cmp	r3, #3
 800dcd6:	d00f      	beq.n	800dcf8 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 800dcd8:	6839      	ldr	r1, [r7, #0]
 800dcda:	6878      	ldr	r0, [r7, #4]
 800dcdc:	f001 fcaf 	bl	800f63e <USBD_CtlError>
            ret = USBD_FAIL;
 800dce0:	2303      	movs	r3, #3
 800dce2:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800dce4:	e008      	b.n	800dcf8 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800dce6:	6839      	ldr	r1, [r7, #0]
 800dce8:	6878      	ldr	r0, [r7, #4]
 800dcea:	f001 fca8 	bl	800f63e <USBD_CtlError>
          ret = USBD_FAIL;
 800dcee:	2303      	movs	r3, #3
 800dcf0:	75fb      	strb	r3, [r7, #23]
          break;
 800dcf2:	e002      	b.n	800dcfa <USBD_CDC_Setup+0x19e>
          break;
 800dcf4:	bf00      	nop
 800dcf6:	e008      	b.n	800dd0a <USBD_CDC_Setup+0x1ae>
          break;
 800dcf8:	bf00      	nop
      }
      break;
 800dcfa:	e006      	b.n	800dd0a <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 800dcfc:	6839      	ldr	r1, [r7, #0]
 800dcfe:	6878      	ldr	r0, [r7, #4]
 800dd00:	f001 fc9d 	bl	800f63e <USBD_CtlError>
      ret = USBD_FAIL;
 800dd04:	2303      	movs	r3, #3
 800dd06:	75fb      	strb	r3, [r7, #23]
      break;
 800dd08:	bf00      	nop
  }

  return (uint8_t)ret;
 800dd0a:	7dfb      	ldrb	r3, [r7, #23]
}
 800dd0c:	4618      	mov	r0, r3
 800dd0e:	3718      	adds	r7, #24
 800dd10:	46bd      	mov	sp, r7
 800dd12:	bd80      	pop	{r7, pc}

0800dd14 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800dd14:	b580      	push	{r7, lr}
 800dd16:	b084      	sub	sp, #16
 800dd18:	af00      	add	r7, sp, #0
 800dd1a:	6078      	str	r0, [r7, #4]
 800dd1c:	460b      	mov	r3, r1
 800dd1e:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 800dd20:	687b      	ldr	r3, [r7, #4]
 800dd22:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800dd26:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800dd28:	687b      	ldr	r3, [r7, #4]
 800dd2a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800dd2e:	687b      	ldr	r3, [r7, #4]
 800dd30:	32b0      	adds	r2, #176	@ 0xb0
 800dd32:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800dd36:	2b00      	cmp	r3, #0
 800dd38:	d101      	bne.n	800dd3e <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 800dd3a:	2303      	movs	r3, #3
 800dd3c:	e065      	b.n	800de0a <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800dd3e:	687b      	ldr	r3, [r7, #4]
 800dd40:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800dd44:	687b      	ldr	r3, [r7, #4]
 800dd46:	32b0      	adds	r2, #176	@ 0xb0
 800dd48:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800dd4c:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800dd4e:	78fb      	ldrb	r3, [r7, #3]
 800dd50:	f003 020f 	and.w	r2, r3, #15
 800dd54:	6879      	ldr	r1, [r7, #4]
 800dd56:	4613      	mov	r3, r2
 800dd58:	009b      	lsls	r3, r3, #2
 800dd5a:	4413      	add	r3, r2
 800dd5c:	009b      	lsls	r3, r3, #2
 800dd5e:	440b      	add	r3, r1
 800dd60:	3314      	adds	r3, #20
 800dd62:	681b      	ldr	r3, [r3, #0]
 800dd64:	2b00      	cmp	r3, #0
 800dd66:	d02f      	beq.n	800ddc8 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 800dd68:	78fb      	ldrb	r3, [r7, #3]
 800dd6a:	f003 020f 	and.w	r2, r3, #15
 800dd6e:	6879      	ldr	r1, [r7, #4]
 800dd70:	4613      	mov	r3, r2
 800dd72:	009b      	lsls	r3, r3, #2
 800dd74:	4413      	add	r3, r2
 800dd76:	009b      	lsls	r3, r3, #2
 800dd78:	440b      	add	r3, r1
 800dd7a:	3314      	adds	r3, #20
 800dd7c:	681a      	ldr	r2, [r3, #0]
 800dd7e:	78fb      	ldrb	r3, [r7, #3]
 800dd80:	f003 010f 	and.w	r1, r3, #15
 800dd84:	68f8      	ldr	r0, [r7, #12]
 800dd86:	460b      	mov	r3, r1
 800dd88:	00db      	lsls	r3, r3, #3
 800dd8a:	440b      	add	r3, r1
 800dd8c:	009b      	lsls	r3, r3, #2
 800dd8e:	4403      	add	r3, r0
 800dd90:	331c      	adds	r3, #28
 800dd92:	681b      	ldr	r3, [r3, #0]
 800dd94:	fbb2 f1f3 	udiv	r1, r2, r3
 800dd98:	fb01 f303 	mul.w	r3, r1, r3
 800dd9c:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800dd9e:	2b00      	cmp	r3, #0
 800dda0:	d112      	bne.n	800ddc8 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 800dda2:	78fb      	ldrb	r3, [r7, #3]
 800dda4:	f003 020f 	and.w	r2, r3, #15
 800dda8:	6879      	ldr	r1, [r7, #4]
 800ddaa:	4613      	mov	r3, r2
 800ddac:	009b      	lsls	r3, r3, #2
 800ddae:	4413      	add	r3, r2
 800ddb0:	009b      	lsls	r3, r3, #2
 800ddb2:	440b      	add	r3, r1
 800ddb4:	3314      	adds	r3, #20
 800ddb6:	2200      	movs	r2, #0
 800ddb8:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800ddba:	78f9      	ldrb	r1, [r7, #3]
 800ddbc:	2300      	movs	r3, #0
 800ddbe:	2200      	movs	r2, #0
 800ddc0:	6878      	ldr	r0, [r7, #4]
 800ddc2:	f005 fbbe 	bl	8013542 <USBD_LL_Transmit>
 800ddc6:	e01f      	b.n	800de08 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 800ddc8:	68bb      	ldr	r3, [r7, #8]
 800ddca:	2200      	movs	r2, #0
 800ddcc:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 800ddd0:	687b      	ldr	r3, [r7, #4]
 800ddd2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800ddd6:	687a      	ldr	r2, [r7, #4]
 800ddd8:	33b0      	adds	r3, #176	@ 0xb0
 800ddda:	009b      	lsls	r3, r3, #2
 800dddc:	4413      	add	r3, r2
 800ddde:	685b      	ldr	r3, [r3, #4]
 800dde0:	691b      	ldr	r3, [r3, #16]
 800dde2:	2b00      	cmp	r3, #0
 800dde4:	d010      	beq.n	800de08 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800dde6:	687b      	ldr	r3, [r7, #4]
 800dde8:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800ddec:	687a      	ldr	r2, [r7, #4]
 800ddee:	33b0      	adds	r3, #176	@ 0xb0
 800ddf0:	009b      	lsls	r3, r3, #2
 800ddf2:	4413      	add	r3, r2
 800ddf4:	685b      	ldr	r3, [r3, #4]
 800ddf6:	691b      	ldr	r3, [r3, #16]
 800ddf8:	68ba      	ldr	r2, [r7, #8]
 800ddfa:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 800ddfe:	68ba      	ldr	r2, [r7, #8]
 800de00:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 800de04:	78fa      	ldrb	r2, [r7, #3]
 800de06:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 800de08:	2300      	movs	r3, #0
}
 800de0a:	4618      	mov	r0, r3
 800de0c:	3710      	adds	r7, #16
 800de0e:	46bd      	mov	sp, r7
 800de10:	bd80      	pop	{r7, pc}

0800de12 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800de12:	b580      	push	{r7, lr}
 800de14:	b084      	sub	sp, #16
 800de16:	af00      	add	r7, sp, #0
 800de18:	6078      	str	r0, [r7, #4]
 800de1a:	460b      	mov	r3, r1
 800de1c:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800de1e:	687b      	ldr	r3, [r7, #4]
 800de20:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800de24:	687b      	ldr	r3, [r7, #4]
 800de26:	32b0      	adds	r2, #176	@ 0xb0
 800de28:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800de2c:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800de2e:	687b      	ldr	r3, [r7, #4]
 800de30:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800de34:	687b      	ldr	r3, [r7, #4]
 800de36:	32b0      	adds	r2, #176	@ 0xb0
 800de38:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800de3c:	2b00      	cmp	r3, #0
 800de3e:	d101      	bne.n	800de44 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 800de40:	2303      	movs	r3, #3
 800de42:	e01a      	b.n	800de7a <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800de44:	78fb      	ldrb	r3, [r7, #3]
 800de46:	4619      	mov	r1, r3
 800de48:	6878      	ldr	r0, [r7, #4]
 800de4a:	f005 fbbc 	bl	80135c6 <USBD_LL_GetRxDataSize>
 800de4e:	4602      	mov	r2, r0
 800de50:	68fb      	ldr	r3, [r7, #12]
 800de52:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800de56:	687b      	ldr	r3, [r7, #4]
 800de58:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800de5c:	687a      	ldr	r2, [r7, #4]
 800de5e:	33b0      	adds	r3, #176	@ 0xb0
 800de60:	009b      	lsls	r3, r3, #2
 800de62:	4413      	add	r3, r2
 800de64:	685b      	ldr	r3, [r3, #4]
 800de66:	68db      	ldr	r3, [r3, #12]
 800de68:	68fa      	ldr	r2, [r7, #12]
 800de6a:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 800de6e:	68fa      	ldr	r2, [r7, #12]
 800de70:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 800de74:	4611      	mov	r1, r2
 800de76:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800de78:	2300      	movs	r3, #0
}
 800de7a:	4618      	mov	r0, r3
 800de7c:	3710      	adds	r7, #16
 800de7e:	46bd      	mov	sp, r7
 800de80:	bd80      	pop	{r7, pc}

0800de82 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800de82:	b580      	push	{r7, lr}
 800de84:	b084      	sub	sp, #16
 800de86:	af00      	add	r7, sp, #0
 800de88:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800de8a:	687b      	ldr	r3, [r7, #4]
 800de8c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800de90:	687b      	ldr	r3, [r7, #4]
 800de92:	32b0      	adds	r2, #176	@ 0xb0
 800de94:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800de98:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800de9a:	68fb      	ldr	r3, [r7, #12]
 800de9c:	2b00      	cmp	r3, #0
 800de9e:	d101      	bne.n	800dea4 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800dea0:	2303      	movs	r3, #3
 800dea2:	e024      	b.n	800deee <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800dea4:	687b      	ldr	r3, [r7, #4]
 800dea6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800deaa:	687a      	ldr	r2, [r7, #4]
 800deac:	33b0      	adds	r3, #176	@ 0xb0
 800deae:	009b      	lsls	r3, r3, #2
 800deb0:	4413      	add	r3, r2
 800deb2:	685b      	ldr	r3, [r3, #4]
 800deb4:	2b00      	cmp	r3, #0
 800deb6:	d019      	beq.n	800deec <USBD_CDC_EP0_RxReady+0x6a>
 800deb8:	68fb      	ldr	r3, [r7, #12]
 800deba:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 800debe:	2bff      	cmp	r3, #255	@ 0xff
 800dec0:	d014      	beq.n	800deec <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800dec2:	687b      	ldr	r3, [r7, #4]
 800dec4:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800dec8:	687a      	ldr	r2, [r7, #4]
 800deca:	33b0      	adds	r3, #176	@ 0xb0
 800decc:	009b      	lsls	r3, r3, #2
 800dece:	4413      	add	r3, r2
 800ded0:	685b      	ldr	r3, [r3, #4]
 800ded2:	689b      	ldr	r3, [r3, #8]
 800ded4:	68fa      	ldr	r2, [r7, #12]
 800ded6:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 800deda:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 800dedc:	68fa      	ldr	r2, [r7, #12]
 800dede:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800dee2:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800dee4:	68fb      	ldr	r3, [r7, #12]
 800dee6:	22ff      	movs	r2, #255	@ 0xff
 800dee8:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 800deec:	2300      	movs	r3, #0
}
 800deee:	4618      	mov	r0, r3
 800def0:	3710      	adds	r7, #16
 800def2:	46bd      	mov	sp, r7
 800def4:	bd80      	pop	{r7, pc}
	...

0800def8 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800def8:	b580      	push	{r7, lr}
 800defa:	b086      	sub	sp, #24
 800defc:	af00      	add	r7, sp, #0
 800defe:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800df00:	2182      	movs	r1, #130	@ 0x82
 800df02:	4818      	ldr	r0, [pc, #96]	@ (800df64 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800df04:	f000 fd62 	bl	800e9cc <USBD_GetEpDesc>
 800df08:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800df0a:	2101      	movs	r1, #1
 800df0c:	4815      	ldr	r0, [pc, #84]	@ (800df64 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800df0e:	f000 fd5d 	bl	800e9cc <USBD_GetEpDesc>
 800df12:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800df14:	2181      	movs	r1, #129	@ 0x81
 800df16:	4813      	ldr	r0, [pc, #76]	@ (800df64 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800df18:	f000 fd58 	bl	800e9cc <USBD_GetEpDesc>
 800df1c:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800df1e:	697b      	ldr	r3, [r7, #20]
 800df20:	2b00      	cmp	r3, #0
 800df22:	d002      	beq.n	800df2a <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800df24:	697b      	ldr	r3, [r7, #20]
 800df26:	2210      	movs	r2, #16
 800df28:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800df2a:	693b      	ldr	r3, [r7, #16]
 800df2c:	2b00      	cmp	r3, #0
 800df2e:	d006      	beq.n	800df3e <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800df30:	693b      	ldr	r3, [r7, #16]
 800df32:	2200      	movs	r2, #0
 800df34:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800df38:	711a      	strb	r2, [r3, #4]
 800df3a:	2200      	movs	r2, #0
 800df3c:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800df3e:	68fb      	ldr	r3, [r7, #12]
 800df40:	2b00      	cmp	r3, #0
 800df42:	d006      	beq.n	800df52 <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800df44:	68fb      	ldr	r3, [r7, #12]
 800df46:	2200      	movs	r2, #0
 800df48:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800df4c:	711a      	strb	r2, [r3, #4]
 800df4e:	2200      	movs	r2, #0
 800df50:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800df52:	687b      	ldr	r3, [r7, #4]
 800df54:	2243      	movs	r2, #67	@ 0x43
 800df56:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800df58:	4b02      	ldr	r3, [pc, #8]	@ (800df64 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 800df5a:	4618      	mov	r0, r3
 800df5c:	3718      	adds	r7, #24
 800df5e:	46bd      	mov	sp, r7
 800df60:	bd80      	pop	{r7, pc}
 800df62:	bf00      	nop
 800df64:	20000194 	.word	0x20000194

0800df68 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800df68:	b580      	push	{r7, lr}
 800df6a:	b086      	sub	sp, #24
 800df6c:	af00      	add	r7, sp, #0
 800df6e:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800df70:	2182      	movs	r1, #130	@ 0x82
 800df72:	4818      	ldr	r0, [pc, #96]	@ (800dfd4 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800df74:	f000 fd2a 	bl	800e9cc <USBD_GetEpDesc>
 800df78:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800df7a:	2101      	movs	r1, #1
 800df7c:	4815      	ldr	r0, [pc, #84]	@ (800dfd4 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800df7e:	f000 fd25 	bl	800e9cc <USBD_GetEpDesc>
 800df82:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800df84:	2181      	movs	r1, #129	@ 0x81
 800df86:	4813      	ldr	r0, [pc, #76]	@ (800dfd4 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800df88:	f000 fd20 	bl	800e9cc <USBD_GetEpDesc>
 800df8c:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800df8e:	697b      	ldr	r3, [r7, #20]
 800df90:	2b00      	cmp	r3, #0
 800df92:	d002      	beq.n	800df9a <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 800df94:	697b      	ldr	r3, [r7, #20]
 800df96:	2210      	movs	r2, #16
 800df98:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800df9a:	693b      	ldr	r3, [r7, #16]
 800df9c:	2b00      	cmp	r3, #0
 800df9e:	d006      	beq.n	800dfae <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800dfa0:	693b      	ldr	r3, [r7, #16]
 800dfa2:	2200      	movs	r2, #0
 800dfa4:	711a      	strb	r2, [r3, #4]
 800dfa6:	2200      	movs	r2, #0
 800dfa8:	f042 0202 	orr.w	r2, r2, #2
 800dfac:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800dfae:	68fb      	ldr	r3, [r7, #12]
 800dfb0:	2b00      	cmp	r3, #0
 800dfb2:	d006      	beq.n	800dfc2 <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800dfb4:	68fb      	ldr	r3, [r7, #12]
 800dfb6:	2200      	movs	r2, #0
 800dfb8:	711a      	strb	r2, [r3, #4]
 800dfba:	2200      	movs	r2, #0
 800dfbc:	f042 0202 	orr.w	r2, r2, #2
 800dfc0:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800dfc2:	687b      	ldr	r3, [r7, #4]
 800dfc4:	2243      	movs	r2, #67	@ 0x43
 800dfc6:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800dfc8:	4b02      	ldr	r3, [pc, #8]	@ (800dfd4 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 800dfca:	4618      	mov	r0, r3
 800dfcc:	3718      	adds	r7, #24
 800dfce:	46bd      	mov	sp, r7
 800dfd0:	bd80      	pop	{r7, pc}
 800dfd2:	bf00      	nop
 800dfd4:	20000194 	.word	0x20000194

0800dfd8 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800dfd8:	b580      	push	{r7, lr}
 800dfda:	b086      	sub	sp, #24
 800dfdc:	af00      	add	r7, sp, #0
 800dfde:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800dfe0:	2182      	movs	r1, #130	@ 0x82
 800dfe2:	4818      	ldr	r0, [pc, #96]	@ (800e044 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800dfe4:	f000 fcf2 	bl	800e9cc <USBD_GetEpDesc>
 800dfe8:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800dfea:	2101      	movs	r1, #1
 800dfec:	4815      	ldr	r0, [pc, #84]	@ (800e044 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800dfee:	f000 fced 	bl	800e9cc <USBD_GetEpDesc>
 800dff2:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800dff4:	2181      	movs	r1, #129	@ 0x81
 800dff6:	4813      	ldr	r0, [pc, #76]	@ (800e044 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800dff8:	f000 fce8 	bl	800e9cc <USBD_GetEpDesc>
 800dffc:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800dffe:	697b      	ldr	r3, [r7, #20]
 800e000:	2b00      	cmp	r3, #0
 800e002:	d002      	beq.n	800e00a <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800e004:	697b      	ldr	r3, [r7, #20]
 800e006:	2210      	movs	r2, #16
 800e008:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800e00a:	693b      	ldr	r3, [r7, #16]
 800e00c:	2b00      	cmp	r3, #0
 800e00e:	d006      	beq.n	800e01e <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800e010:	693b      	ldr	r3, [r7, #16]
 800e012:	2200      	movs	r2, #0
 800e014:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800e018:	711a      	strb	r2, [r3, #4]
 800e01a:	2200      	movs	r2, #0
 800e01c:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800e01e:	68fb      	ldr	r3, [r7, #12]
 800e020:	2b00      	cmp	r3, #0
 800e022:	d006      	beq.n	800e032 <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800e024:	68fb      	ldr	r3, [r7, #12]
 800e026:	2200      	movs	r2, #0
 800e028:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800e02c:	711a      	strb	r2, [r3, #4]
 800e02e:	2200      	movs	r2, #0
 800e030:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800e032:	687b      	ldr	r3, [r7, #4]
 800e034:	2243      	movs	r2, #67	@ 0x43
 800e036:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800e038:	4b02      	ldr	r3, [pc, #8]	@ (800e044 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 800e03a:	4618      	mov	r0, r3
 800e03c:	3718      	adds	r7, #24
 800e03e:	46bd      	mov	sp, r7
 800e040:	bd80      	pop	{r7, pc}
 800e042:	bf00      	nop
 800e044:	20000194 	.word	0x20000194

0800e048 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800e048:	b480      	push	{r7}
 800e04a:	b083      	sub	sp, #12
 800e04c:	af00      	add	r7, sp, #0
 800e04e:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800e050:	687b      	ldr	r3, [r7, #4]
 800e052:	220a      	movs	r2, #10
 800e054:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800e056:	4b03      	ldr	r3, [pc, #12]	@ (800e064 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800e058:	4618      	mov	r0, r3
 800e05a:	370c      	adds	r7, #12
 800e05c:	46bd      	mov	sp, r7
 800e05e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e062:	4770      	bx	lr
 800e064:	20000150 	.word	0x20000150

0800e068 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 800e068:	b480      	push	{r7}
 800e06a:	b083      	sub	sp, #12
 800e06c:	af00      	add	r7, sp, #0
 800e06e:	6078      	str	r0, [r7, #4]
 800e070:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800e072:	683b      	ldr	r3, [r7, #0]
 800e074:	2b00      	cmp	r3, #0
 800e076:	d101      	bne.n	800e07c <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800e078:	2303      	movs	r3, #3
 800e07a:	e009      	b.n	800e090 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 800e07c:	687b      	ldr	r3, [r7, #4]
 800e07e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800e082:	687a      	ldr	r2, [r7, #4]
 800e084:	33b0      	adds	r3, #176	@ 0xb0
 800e086:	009b      	lsls	r3, r3, #2
 800e088:	4413      	add	r3, r2
 800e08a:	683a      	ldr	r2, [r7, #0]
 800e08c:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 800e08e:	2300      	movs	r3, #0
}
 800e090:	4618      	mov	r0, r3
 800e092:	370c      	adds	r7, #12
 800e094:	46bd      	mov	sp, r7
 800e096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e09a:	4770      	bx	lr

0800e09c <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800e09c:	b480      	push	{r7}
 800e09e:	b087      	sub	sp, #28
 800e0a0:	af00      	add	r7, sp, #0
 800e0a2:	60f8      	str	r0, [r7, #12]
 800e0a4:	60b9      	str	r1, [r7, #8]
 800e0a6:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800e0a8:	68fb      	ldr	r3, [r7, #12]
 800e0aa:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800e0ae:	68fb      	ldr	r3, [r7, #12]
 800e0b0:	32b0      	adds	r2, #176	@ 0xb0
 800e0b2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e0b6:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 800e0b8:	697b      	ldr	r3, [r7, #20]
 800e0ba:	2b00      	cmp	r3, #0
 800e0bc:	d101      	bne.n	800e0c2 <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 800e0be:	2303      	movs	r3, #3
 800e0c0:	e008      	b.n	800e0d4 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 800e0c2:	697b      	ldr	r3, [r7, #20]
 800e0c4:	68ba      	ldr	r2, [r7, #8]
 800e0c6:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 800e0ca:	697b      	ldr	r3, [r7, #20]
 800e0cc:	687a      	ldr	r2, [r7, #4]
 800e0ce:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 800e0d2:	2300      	movs	r3, #0
}
 800e0d4:	4618      	mov	r0, r3
 800e0d6:	371c      	adds	r7, #28
 800e0d8:	46bd      	mov	sp, r7
 800e0da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e0de:	4770      	bx	lr

0800e0e0 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800e0e0:	b480      	push	{r7}
 800e0e2:	b085      	sub	sp, #20
 800e0e4:	af00      	add	r7, sp, #0
 800e0e6:	6078      	str	r0, [r7, #4]
 800e0e8:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800e0ea:	687b      	ldr	r3, [r7, #4]
 800e0ec:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800e0f0:	687b      	ldr	r3, [r7, #4]
 800e0f2:	32b0      	adds	r2, #176	@ 0xb0
 800e0f4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e0f8:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800e0fa:	68fb      	ldr	r3, [r7, #12]
 800e0fc:	2b00      	cmp	r3, #0
 800e0fe:	d101      	bne.n	800e104 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 800e100:	2303      	movs	r3, #3
 800e102:	e004      	b.n	800e10e <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 800e104:	68fb      	ldr	r3, [r7, #12]
 800e106:	683a      	ldr	r2, [r7, #0]
 800e108:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 800e10c:	2300      	movs	r3, #0
}
 800e10e:	4618      	mov	r0, r3
 800e110:	3714      	adds	r7, #20
 800e112:	46bd      	mov	sp, r7
 800e114:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e118:	4770      	bx	lr
	...

0800e11c <USBD_CDC_TransmitPacket>:
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev, uint8_t ClassId)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 800e11c:	b580      	push	{r7, lr}
 800e11e:	b084      	sub	sp, #16
 800e120:	af00      	add	r7, sp, #0
 800e122:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800e124:	687b      	ldr	r3, [r7, #4]
 800e126:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800e12a:	687b      	ldr	r3, [r7, #4]
 800e12c:	32b0      	adds	r2, #176	@ 0xb0
 800e12e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e132:	60bb      	str	r3, [r7, #8]
#endif  /* USE_USBD_COMPOSITE */

  USBD_StatusTypeDef ret = USBD_BUSY;
 800e134:	2301      	movs	r3, #1
 800e136:	73fb      	strb	r3, [r7, #15]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, ClassId);
#endif  /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 800e138:	68bb      	ldr	r3, [r7, #8]
 800e13a:	2b00      	cmp	r3, #0
 800e13c:	d101      	bne.n	800e142 <USBD_CDC_TransmitPacket+0x26>
  {
    return (uint8_t)USBD_FAIL;
 800e13e:	2303      	movs	r3, #3
 800e140:	e025      	b.n	800e18e <USBD_CDC_TransmitPacket+0x72>
  }

  if (hcdc->TxState == 0U)
 800e142:	68bb      	ldr	r3, [r7, #8]
 800e144:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800e148:	2b00      	cmp	r3, #0
 800e14a:	d11f      	bne.n	800e18c <USBD_CDC_TransmitPacket+0x70>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 800e14c:	68bb      	ldr	r3, [r7, #8]
 800e14e:	2201      	movs	r2, #1
 800e150:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 800e154:	4b10      	ldr	r3, [pc, #64]	@ (800e198 <USBD_CDC_TransmitPacket+0x7c>)
 800e156:	781b      	ldrb	r3, [r3, #0]
 800e158:	f003 020f 	and.w	r2, r3, #15
 800e15c:	68bb      	ldr	r3, [r7, #8]
 800e15e:	f8d3 1210 	ldr.w	r1, [r3, #528]	@ 0x210
 800e162:	6878      	ldr	r0, [r7, #4]
 800e164:	4613      	mov	r3, r2
 800e166:	009b      	lsls	r3, r3, #2
 800e168:	4413      	add	r3, r2
 800e16a:	009b      	lsls	r3, r3, #2
 800e16c:	4403      	add	r3, r0
 800e16e:	3314      	adds	r3, #20
 800e170:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 800e172:	4b09      	ldr	r3, [pc, #36]	@ (800e198 <USBD_CDC_TransmitPacket+0x7c>)
 800e174:	7819      	ldrb	r1, [r3, #0]
 800e176:	68bb      	ldr	r3, [r7, #8]
 800e178:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 800e17c:	68bb      	ldr	r3, [r7, #8]
 800e17e:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 800e182:	6878      	ldr	r0, [r7, #4]
 800e184:	f005 f9dd 	bl	8013542 <USBD_LL_Transmit>

    ret = USBD_OK;
 800e188:	2300      	movs	r3, #0
 800e18a:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 800e18c:	7bfb      	ldrb	r3, [r7, #15]
}
 800e18e:	4618      	mov	r0, r3
 800e190:	3710      	adds	r7, #16
 800e192:	46bd      	mov	sp, r7
 800e194:	bd80      	pop	{r7, pc}
 800e196:	bf00      	nop
 800e198:	200001d7 	.word	0x200001d7

0800e19c <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800e19c:	b580      	push	{r7, lr}
 800e19e:	b084      	sub	sp, #16
 800e1a0:	af00      	add	r7, sp, #0
 800e1a2:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800e1a4:	687b      	ldr	r3, [r7, #4]
 800e1a6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800e1aa:	687b      	ldr	r3, [r7, #4]
 800e1ac:	32b0      	adds	r2, #176	@ 0xb0
 800e1ae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e1b2:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800e1b4:	687b      	ldr	r3, [r7, #4]
 800e1b6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800e1ba:	687b      	ldr	r3, [r7, #4]
 800e1bc:	32b0      	adds	r2, #176	@ 0xb0
 800e1be:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e1c2:	2b00      	cmp	r3, #0
 800e1c4:	d101      	bne.n	800e1ca <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 800e1c6:	2303      	movs	r3, #3
 800e1c8:	e018      	b.n	800e1fc <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800e1ca:	687b      	ldr	r3, [r7, #4]
 800e1cc:	7c1b      	ldrb	r3, [r3, #16]
 800e1ce:	2b00      	cmp	r3, #0
 800e1d0:	d10a      	bne.n	800e1e8 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800e1d2:	4b0c      	ldr	r3, [pc, #48]	@ (800e204 <USBD_CDC_ReceivePacket+0x68>)
 800e1d4:	7819      	ldrb	r1, [r3, #0]
 800e1d6:	68fb      	ldr	r3, [r7, #12]
 800e1d8:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800e1dc:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800e1e0:	6878      	ldr	r0, [r7, #4]
 800e1e2:	f005 f9cf 	bl	8013584 <USBD_LL_PrepareReceive>
 800e1e6:	e008      	b.n	800e1fa <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800e1e8:	4b06      	ldr	r3, [pc, #24]	@ (800e204 <USBD_CDC_ReceivePacket+0x68>)
 800e1ea:	7819      	ldrb	r1, [r3, #0]
 800e1ec:	68fb      	ldr	r3, [r7, #12]
 800e1ee:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800e1f2:	2340      	movs	r3, #64	@ 0x40
 800e1f4:	6878      	ldr	r0, [r7, #4]
 800e1f6:	f005 f9c5 	bl	8013584 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800e1fa:	2300      	movs	r3, #0
}
 800e1fc:	4618      	mov	r0, r3
 800e1fe:	3710      	adds	r7, #16
 800e200:	46bd      	mov	sp, r7
 800e202:	bd80      	pop	{r7, pc}
 800e204:	200001d8 	.word	0x200001d8

0800e208 <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800e208:	b580      	push	{r7, lr}
 800e20a:	b086      	sub	sp, #24
 800e20c:	af00      	add	r7, sp, #0
 800e20e:	60f8      	str	r0, [r7, #12]
 800e210:	60b9      	str	r1, [r7, #8]
 800e212:	4613      	mov	r3, r2
 800e214:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800e216:	68fb      	ldr	r3, [r7, #12]
 800e218:	2b00      	cmp	r3, #0
 800e21a:	d101      	bne.n	800e220 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800e21c:	2303      	movs	r3, #3
 800e21e:	e01f      	b.n	800e260 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 800e220:	68fb      	ldr	r3, [r7, #12]
 800e222:	2200      	movs	r2, #0
 800e224:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 800e228:	68fb      	ldr	r3, [r7, #12]
 800e22a:	2200      	movs	r2, #0
 800e22c:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 800e230:	68fb      	ldr	r3, [r7, #12]
 800e232:	2200      	movs	r2, #0
 800e234:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800e238:	68bb      	ldr	r3, [r7, #8]
 800e23a:	2b00      	cmp	r3, #0
 800e23c:	d003      	beq.n	800e246 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800e23e:	68fb      	ldr	r3, [r7, #12]
 800e240:	68ba      	ldr	r2, [r7, #8]
 800e242:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800e246:	68fb      	ldr	r3, [r7, #12]
 800e248:	2201      	movs	r2, #1
 800e24a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 800e24e:	68fb      	ldr	r3, [r7, #12]
 800e250:	79fa      	ldrb	r2, [r7, #7]
 800e252:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800e254:	68f8      	ldr	r0, [r7, #12]
 800e256:	f005 f83f 	bl	80132d8 <USBD_LL_Init>
 800e25a:	4603      	mov	r3, r0
 800e25c:	75fb      	strb	r3, [r7, #23]

  return ret;
 800e25e:	7dfb      	ldrb	r3, [r7, #23]
}
 800e260:	4618      	mov	r0, r3
 800e262:	3718      	adds	r7, #24
 800e264:	46bd      	mov	sp, r7
 800e266:	bd80      	pop	{r7, pc}

0800e268 <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800e268:	b580      	push	{r7, lr}
 800e26a:	b084      	sub	sp, #16
 800e26c:	af00      	add	r7, sp, #0
 800e26e:	6078      	str	r0, [r7, #4]
 800e270:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800e272:	2300      	movs	r3, #0
 800e274:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800e276:	683b      	ldr	r3, [r7, #0]
 800e278:	2b00      	cmp	r3, #0
 800e27a:	d101      	bne.n	800e280 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800e27c:	2303      	movs	r3, #3
 800e27e:	e025      	b.n	800e2cc <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 800e280:	687b      	ldr	r3, [r7, #4]
 800e282:	683a      	ldr	r2, [r7, #0]
 800e284:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 800e288:	687b      	ldr	r3, [r7, #4]
 800e28a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800e28e:	687b      	ldr	r3, [r7, #4]
 800e290:	32ae      	adds	r2, #174	@ 0xae
 800e292:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e296:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e298:	2b00      	cmp	r3, #0
 800e29a:	d00f      	beq.n	800e2bc <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 800e29c:	687b      	ldr	r3, [r7, #4]
 800e29e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800e2a2:	687b      	ldr	r3, [r7, #4]
 800e2a4:	32ae      	adds	r2, #174	@ 0xae
 800e2a6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e2aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e2ac:	f107 020e 	add.w	r2, r7, #14
 800e2b0:	4610      	mov	r0, r2
 800e2b2:	4798      	blx	r3
 800e2b4:	4602      	mov	r2, r0
 800e2b6:	687b      	ldr	r3, [r7, #4]
 800e2b8:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 800e2bc:	687b      	ldr	r3, [r7, #4]
 800e2be:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800e2c2:	1c5a      	adds	r2, r3, #1
 800e2c4:	687b      	ldr	r3, [r7, #4]
 800e2c6:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 800e2ca:	2300      	movs	r3, #0
}
 800e2cc:	4618      	mov	r0, r3
 800e2ce:	3710      	adds	r7, #16
 800e2d0:	46bd      	mov	sp, r7
 800e2d2:	bd80      	pop	{r7, pc}

0800e2d4 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800e2d4:	b580      	push	{r7, lr}
 800e2d6:	b082      	sub	sp, #8
 800e2d8:	af00      	add	r7, sp, #0
 800e2da:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800e2dc:	6878      	ldr	r0, [r7, #4]
 800e2de:	f005 f847 	bl	8013370 <USBD_LL_Start>
 800e2e2:	4603      	mov	r3, r0
}
 800e2e4:	4618      	mov	r0, r3
 800e2e6:	3708      	adds	r7, #8
 800e2e8:	46bd      	mov	sp, r7
 800e2ea:	bd80      	pop	{r7, pc}

0800e2ec <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 800e2ec:	b480      	push	{r7}
 800e2ee:	b083      	sub	sp, #12
 800e2f0:	af00      	add	r7, sp, #0
 800e2f2:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800e2f4:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 800e2f6:	4618      	mov	r0, r3
 800e2f8:	370c      	adds	r7, #12
 800e2fa:	46bd      	mov	sp, r7
 800e2fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e300:	4770      	bx	lr

0800e302 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800e302:	b580      	push	{r7, lr}
 800e304:	b084      	sub	sp, #16
 800e306:	af00      	add	r7, sp, #0
 800e308:	6078      	str	r0, [r7, #4]
 800e30a:	460b      	mov	r3, r1
 800e30c:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800e30e:	2300      	movs	r3, #0
 800e310:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800e312:	687b      	ldr	r3, [r7, #4]
 800e314:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e318:	2b00      	cmp	r3, #0
 800e31a:	d009      	beq.n	800e330 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 800e31c:	687b      	ldr	r3, [r7, #4]
 800e31e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e322:	681b      	ldr	r3, [r3, #0]
 800e324:	78fa      	ldrb	r2, [r7, #3]
 800e326:	4611      	mov	r1, r2
 800e328:	6878      	ldr	r0, [r7, #4]
 800e32a:	4798      	blx	r3
 800e32c:	4603      	mov	r3, r0
 800e32e:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800e330:	7bfb      	ldrb	r3, [r7, #15]
}
 800e332:	4618      	mov	r0, r3
 800e334:	3710      	adds	r7, #16
 800e336:	46bd      	mov	sp, r7
 800e338:	bd80      	pop	{r7, pc}

0800e33a <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800e33a:	b580      	push	{r7, lr}
 800e33c:	b084      	sub	sp, #16
 800e33e:	af00      	add	r7, sp, #0
 800e340:	6078      	str	r0, [r7, #4]
 800e342:	460b      	mov	r3, r1
 800e344:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800e346:	2300      	movs	r3, #0
 800e348:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 800e34a:	687b      	ldr	r3, [r7, #4]
 800e34c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e350:	685b      	ldr	r3, [r3, #4]
 800e352:	78fa      	ldrb	r2, [r7, #3]
 800e354:	4611      	mov	r1, r2
 800e356:	6878      	ldr	r0, [r7, #4]
 800e358:	4798      	blx	r3
 800e35a:	4603      	mov	r3, r0
 800e35c:	2b00      	cmp	r3, #0
 800e35e:	d001      	beq.n	800e364 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 800e360:	2303      	movs	r3, #3
 800e362:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800e364:	7bfb      	ldrb	r3, [r7, #15]
}
 800e366:	4618      	mov	r0, r3
 800e368:	3710      	adds	r7, #16
 800e36a:	46bd      	mov	sp, r7
 800e36c:	bd80      	pop	{r7, pc}

0800e36e <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800e36e:	b580      	push	{r7, lr}
 800e370:	b084      	sub	sp, #16
 800e372:	af00      	add	r7, sp, #0
 800e374:	6078      	str	r0, [r7, #4]
 800e376:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800e378:	687b      	ldr	r3, [r7, #4]
 800e37a:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800e37e:	6839      	ldr	r1, [r7, #0]
 800e380:	4618      	mov	r0, r3
 800e382:	f001 f922 	bl	800f5ca <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800e386:	687b      	ldr	r3, [r7, #4]
 800e388:	2201      	movs	r2, #1
 800e38a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800e38e:	687b      	ldr	r3, [r7, #4]
 800e390:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 800e394:	461a      	mov	r2, r3
 800e396:	687b      	ldr	r3, [r7, #4]
 800e398:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800e39c:	687b      	ldr	r3, [r7, #4]
 800e39e:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800e3a2:	f003 031f 	and.w	r3, r3, #31
 800e3a6:	2b02      	cmp	r3, #2
 800e3a8:	d01a      	beq.n	800e3e0 <USBD_LL_SetupStage+0x72>
 800e3aa:	2b02      	cmp	r3, #2
 800e3ac:	d822      	bhi.n	800e3f4 <USBD_LL_SetupStage+0x86>
 800e3ae:	2b00      	cmp	r3, #0
 800e3b0:	d002      	beq.n	800e3b8 <USBD_LL_SetupStage+0x4a>
 800e3b2:	2b01      	cmp	r3, #1
 800e3b4:	d00a      	beq.n	800e3cc <USBD_LL_SetupStage+0x5e>
 800e3b6:	e01d      	b.n	800e3f4 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800e3b8:	687b      	ldr	r3, [r7, #4]
 800e3ba:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800e3be:	4619      	mov	r1, r3
 800e3c0:	6878      	ldr	r0, [r7, #4]
 800e3c2:	f000 fb77 	bl	800eab4 <USBD_StdDevReq>
 800e3c6:	4603      	mov	r3, r0
 800e3c8:	73fb      	strb	r3, [r7, #15]
      break;
 800e3ca:	e020      	b.n	800e40e <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800e3cc:	687b      	ldr	r3, [r7, #4]
 800e3ce:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800e3d2:	4619      	mov	r1, r3
 800e3d4:	6878      	ldr	r0, [r7, #4]
 800e3d6:	f000 fbdf 	bl	800eb98 <USBD_StdItfReq>
 800e3da:	4603      	mov	r3, r0
 800e3dc:	73fb      	strb	r3, [r7, #15]
      break;
 800e3de:	e016      	b.n	800e40e <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800e3e0:	687b      	ldr	r3, [r7, #4]
 800e3e2:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800e3e6:	4619      	mov	r1, r3
 800e3e8:	6878      	ldr	r0, [r7, #4]
 800e3ea:	f000 fc41 	bl	800ec70 <USBD_StdEPReq>
 800e3ee:	4603      	mov	r3, r0
 800e3f0:	73fb      	strb	r3, [r7, #15]
      break;
 800e3f2:	e00c      	b.n	800e40e <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800e3f4:	687b      	ldr	r3, [r7, #4]
 800e3f6:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800e3fa:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800e3fe:	b2db      	uxtb	r3, r3
 800e400:	4619      	mov	r1, r3
 800e402:	6878      	ldr	r0, [r7, #4]
 800e404:	f005 f814 	bl	8013430 <USBD_LL_StallEP>
 800e408:	4603      	mov	r3, r0
 800e40a:	73fb      	strb	r3, [r7, #15]
      break;
 800e40c:	bf00      	nop
  }

  return ret;
 800e40e:	7bfb      	ldrb	r3, [r7, #15]
}
 800e410:	4618      	mov	r0, r3
 800e412:	3710      	adds	r7, #16
 800e414:	46bd      	mov	sp, r7
 800e416:	bd80      	pop	{r7, pc}

0800e418 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800e418:	b580      	push	{r7, lr}
 800e41a:	b086      	sub	sp, #24
 800e41c:	af00      	add	r7, sp, #0
 800e41e:	60f8      	str	r0, [r7, #12]
 800e420:	460b      	mov	r3, r1
 800e422:	607a      	str	r2, [r7, #4]
 800e424:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 800e426:	2300      	movs	r3, #0
 800e428:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 800e42a:	7afb      	ldrb	r3, [r7, #11]
 800e42c:	2b00      	cmp	r3, #0
 800e42e:	d177      	bne.n	800e520 <USBD_LL_DataOutStage+0x108>
  {
    pep = &pdev->ep_out[0];
 800e430:	68fb      	ldr	r3, [r7, #12]
 800e432:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 800e436:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800e438:	68fb      	ldr	r3, [r7, #12]
 800e43a:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800e43e:	2b03      	cmp	r3, #3
 800e440:	f040 80a1 	bne.w	800e586 <USBD_LL_DataOutStage+0x16e>
    {
      if (pep->rem_length > pep->maxpacket)
 800e444:	693b      	ldr	r3, [r7, #16]
 800e446:	685b      	ldr	r3, [r3, #4]
 800e448:	693a      	ldr	r2, [r7, #16]
 800e44a:	8992      	ldrh	r2, [r2, #12]
 800e44c:	4293      	cmp	r3, r2
 800e44e:	d91c      	bls.n	800e48a <USBD_LL_DataOutStage+0x72>
      {
        pep->rem_length -= pep->maxpacket;
 800e450:	693b      	ldr	r3, [r7, #16]
 800e452:	685b      	ldr	r3, [r3, #4]
 800e454:	693a      	ldr	r2, [r7, #16]
 800e456:	8992      	ldrh	r2, [r2, #12]
 800e458:	1a9a      	subs	r2, r3, r2
 800e45a:	693b      	ldr	r3, [r7, #16]
 800e45c:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 800e45e:	693b      	ldr	r3, [r7, #16]
 800e460:	691b      	ldr	r3, [r3, #16]
 800e462:	693a      	ldr	r2, [r7, #16]
 800e464:	8992      	ldrh	r2, [r2, #12]
 800e466:	441a      	add	r2, r3
 800e468:	693b      	ldr	r3, [r7, #16]
 800e46a:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueRx(pdev, pep->pbuffer, MAX(pep->rem_length, pep->maxpacket));
 800e46c:	693b      	ldr	r3, [r7, #16]
 800e46e:	6919      	ldr	r1, [r3, #16]
 800e470:	693b      	ldr	r3, [r7, #16]
 800e472:	899b      	ldrh	r3, [r3, #12]
 800e474:	461a      	mov	r2, r3
 800e476:	693b      	ldr	r3, [r7, #16]
 800e478:	685b      	ldr	r3, [r3, #4]
 800e47a:	4293      	cmp	r3, r2
 800e47c:	bf38      	it	cc
 800e47e:	4613      	movcc	r3, r2
 800e480:	461a      	mov	r2, r3
 800e482:	68f8      	ldr	r0, [r7, #12]
 800e484:	f001 f9a8 	bl	800f7d8 <USBD_CtlContinueRx>
 800e488:	e07d      	b.n	800e586 <USBD_LL_DataOutStage+0x16e>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 800e48a:	68fb      	ldr	r3, [r7, #12]
 800e48c:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800e490:	f003 031f 	and.w	r3, r3, #31
 800e494:	2b02      	cmp	r3, #2
 800e496:	d014      	beq.n	800e4c2 <USBD_LL_DataOutStage+0xaa>
 800e498:	2b02      	cmp	r3, #2
 800e49a:	d81d      	bhi.n	800e4d8 <USBD_LL_DataOutStage+0xc0>
 800e49c:	2b00      	cmp	r3, #0
 800e49e:	d002      	beq.n	800e4a6 <USBD_LL_DataOutStage+0x8e>
 800e4a0:	2b01      	cmp	r3, #1
 800e4a2:	d003      	beq.n	800e4ac <USBD_LL_DataOutStage+0x94>
 800e4a4:	e018      	b.n	800e4d8 <USBD_LL_DataOutStage+0xc0>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 800e4a6:	2300      	movs	r3, #0
 800e4a8:	75bb      	strb	r3, [r7, #22]
            break;
 800e4aa:	e018      	b.n	800e4de <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 800e4ac:	68fb      	ldr	r3, [r7, #12]
 800e4ae:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800e4b2:	b2db      	uxtb	r3, r3
 800e4b4:	4619      	mov	r1, r3
 800e4b6:	68f8      	ldr	r0, [r7, #12]
 800e4b8:	f000 fa6e 	bl	800e998 <USBD_CoreFindIF>
 800e4bc:	4603      	mov	r3, r0
 800e4be:	75bb      	strb	r3, [r7, #22]
            break;
 800e4c0:	e00d      	b.n	800e4de <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 800e4c2:	68fb      	ldr	r3, [r7, #12]
 800e4c4:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800e4c8:	b2db      	uxtb	r3, r3
 800e4ca:	4619      	mov	r1, r3
 800e4cc:	68f8      	ldr	r0, [r7, #12]
 800e4ce:	f000 fa70 	bl	800e9b2 <USBD_CoreFindEP>
 800e4d2:	4603      	mov	r3, r0
 800e4d4:	75bb      	strb	r3, [r7, #22]
            break;
 800e4d6:	e002      	b.n	800e4de <USBD_LL_DataOutStage+0xc6>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 800e4d8:	2300      	movs	r3, #0
 800e4da:	75bb      	strb	r3, [r7, #22]
            break;
 800e4dc:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 800e4de:	7dbb      	ldrb	r3, [r7, #22]
 800e4e0:	2b00      	cmp	r3, #0
 800e4e2:	d119      	bne.n	800e518 <USBD_LL_DataOutStage+0x100>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e4e4:	68fb      	ldr	r3, [r7, #12]
 800e4e6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e4ea:	b2db      	uxtb	r3, r3
 800e4ec:	2b03      	cmp	r3, #3
 800e4ee:	d113      	bne.n	800e518 <USBD_LL_DataOutStage+0x100>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 800e4f0:	7dba      	ldrb	r2, [r7, #22]
 800e4f2:	68fb      	ldr	r3, [r7, #12]
 800e4f4:	32ae      	adds	r2, #174	@ 0xae
 800e4f6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e4fa:	691b      	ldr	r3, [r3, #16]
 800e4fc:	2b00      	cmp	r3, #0
 800e4fe:	d00b      	beq.n	800e518 <USBD_LL_DataOutStage+0x100>
            {
              pdev->classId = idx;
 800e500:	7dba      	ldrb	r2, [r7, #22]
 800e502:	68fb      	ldr	r3, [r7, #12]
 800e504:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 800e508:	7dba      	ldrb	r2, [r7, #22]
 800e50a:	68fb      	ldr	r3, [r7, #12]
 800e50c:	32ae      	adds	r2, #174	@ 0xae
 800e50e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e512:	691b      	ldr	r3, [r3, #16]
 800e514:	68f8      	ldr	r0, [r7, #12]
 800e516:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800e518:	68f8      	ldr	r0, [r7, #12]
 800e51a:	f001 f96e 	bl	800f7fa <USBD_CtlSendStatus>
 800e51e:	e032      	b.n	800e586 <USBD_LL_DataOutStage+0x16e>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 800e520:	7afb      	ldrb	r3, [r7, #11]
 800e522:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800e526:	b2db      	uxtb	r3, r3
 800e528:	4619      	mov	r1, r3
 800e52a:	68f8      	ldr	r0, [r7, #12]
 800e52c:	f000 fa41 	bl	800e9b2 <USBD_CoreFindEP>
 800e530:	4603      	mov	r3, r0
 800e532:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800e534:	7dbb      	ldrb	r3, [r7, #22]
 800e536:	2bff      	cmp	r3, #255	@ 0xff
 800e538:	d025      	beq.n	800e586 <USBD_LL_DataOutStage+0x16e>
 800e53a:	7dbb      	ldrb	r3, [r7, #22]
 800e53c:	2b00      	cmp	r3, #0
 800e53e:	d122      	bne.n	800e586 <USBD_LL_DataOutStage+0x16e>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e540:	68fb      	ldr	r3, [r7, #12]
 800e542:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e546:	b2db      	uxtb	r3, r3
 800e548:	2b03      	cmp	r3, #3
 800e54a:	d117      	bne.n	800e57c <USBD_LL_DataOutStage+0x164>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 800e54c:	7dba      	ldrb	r2, [r7, #22]
 800e54e:	68fb      	ldr	r3, [r7, #12]
 800e550:	32ae      	adds	r2, #174	@ 0xae
 800e552:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e556:	699b      	ldr	r3, [r3, #24]
 800e558:	2b00      	cmp	r3, #0
 800e55a:	d00f      	beq.n	800e57c <USBD_LL_DataOutStage+0x164>
        {
          pdev->classId = idx;
 800e55c:	7dba      	ldrb	r2, [r7, #22]
 800e55e:	68fb      	ldr	r3, [r7, #12]
 800e560:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 800e564:	7dba      	ldrb	r2, [r7, #22]
 800e566:	68fb      	ldr	r3, [r7, #12]
 800e568:	32ae      	adds	r2, #174	@ 0xae
 800e56a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e56e:	699b      	ldr	r3, [r3, #24]
 800e570:	7afa      	ldrb	r2, [r7, #11]
 800e572:	4611      	mov	r1, r2
 800e574:	68f8      	ldr	r0, [r7, #12]
 800e576:	4798      	blx	r3
 800e578:	4603      	mov	r3, r0
 800e57a:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 800e57c:	7dfb      	ldrb	r3, [r7, #23]
 800e57e:	2b00      	cmp	r3, #0
 800e580:	d001      	beq.n	800e586 <USBD_LL_DataOutStage+0x16e>
      {
        return ret;
 800e582:	7dfb      	ldrb	r3, [r7, #23]
 800e584:	e000      	b.n	800e588 <USBD_LL_DataOutStage+0x170>
      }
    }
  }

  return USBD_OK;
 800e586:	2300      	movs	r3, #0
}
 800e588:	4618      	mov	r0, r3
 800e58a:	3718      	adds	r7, #24
 800e58c:	46bd      	mov	sp, r7
 800e58e:	bd80      	pop	{r7, pc}

0800e590 <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800e590:	b580      	push	{r7, lr}
 800e592:	b086      	sub	sp, #24
 800e594:	af00      	add	r7, sp, #0
 800e596:	60f8      	str	r0, [r7, #12]
 800e598:	460b      	mov	r3, r1
 800e59a:	607a      	str	r2, [r7, #4]
 800e59c:	72fb      	strb	r3, [r7, #11]
  USBD_StatusTypeDef ret;
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 800e59e:	7afb      	ldrb	r3, [r7, #11]
 800e5a0:	2b00      	cmp	r3, #0
 800e5a2:	d178      	bne.n	800e696 <USBD_LL_DataInStage+0x106>
  {
    pep = &pdev->ep_in[0];
 800e5a4:	68fb      	ldr	r3, [r7, #12]
 800e5a6:	3314      	adds	r3, #20
 800e5a8:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800e5aa:	68fb      	ldr	r3, [r7, #12]
 800e5ac:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800e5b0:	2b02      	cmp	r3, #2
 800e5b2:	d163      	bne.n	800e67c <USBD_LL_DataInStage+0xec>
    {
      if (pep->rem_length > pep->maxpacket)
 800e5b4:	693b      	ldr	r3, [r7, #16]
 800e5b6:	685b      	ldr	r3, [r3, #4]
 800e5b8:	693a      	ldr	r2, [r7, #16]
 800e5ba:	8992      	ldrh	r2, [r2, #12]
 800e5bc:	4293      	cmp	r3, r2
 800e5be:	d91c      	bls.n	800e5fa <USBD_LL_DataInStage+0x6a>
      {
        pep->rem_length -= pep->maxpacket;
 800e5c0:	693b      	ldr	r3, [r7, #16]
 800e5c2:	685b      	ldr	r3, [r3, #4]
 800e5c4:	693a      	ldr	r2, [r7, #16]
 800e5c6:	8992      	ldrh	r2, [r2, #12]
 800e5c8:	1a9a      	subs	r2, r3, r2
 800e5ca:	693b      	ldr	r3, [r7, #16]
 800e5cc:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 800e5ce:	693b      	ldr	r3, [r7, #16]
 800e5d0:	691b      	ldr	r3, [r3, #16]
 800e5d2:	693a      	ldr	r2, [r7, #16]
 800e5d4:	8992      	ldrh	r2, [r2, #12]
 800e5d6:	441a      	add	r2, r3
 800e5d8:	693b      	ldr	r3, [r7, #16]
 800e5da:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueSendData(pdev, pep->pbuffer, pep->rem_length);
 800e5dc:	693b      	ldr	r3, [r7, #16]
 800e5de:	6919      	ldr	r1, [r3, #16]
 800e5e0:	693b      	ldr	r3, [r7, #16]
 800e5e2:	685b      	ldr	r3, [r3, #4]
 800e5e4:	461a      	mov	r2, r3
 800e5e6:	68f8      	ldr	r0, [r7, #12]
 800e5e8:	f001 f8c4 	bl	800f774 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800e5ec:	2300      	movs	r3, #0
 800e5ee:	2200      	movs	r2, #0
 800e5f0:	2100      	movs	r1, #0
 800e5f2:	68f8      	ldr	r0, [r7, #12]
 800e5f4:	f004 ffc6 	bl	8013584 <USBD_LL_PrepareReceive>
 800e5f8:	e040      	b.n	800e67c <USBD_LL_DataInStage+0xec>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800e5fa:	693b      	ldr	r3, [r7, #16]
 800e5fc:	899b      	ldrh	r3, [r3, #12]
 800e5fe:	461a      	mov	r2, r3
 800e600:	693b      	ldr	r3, [r7, #16]
 800e602:	685b      	ldr	r3, [r3, #4]
 800e604:	429a      	cmp	r2, r3
 800e606:	d11c      	bne.n	800e642 <USBD_LL_DataInStage+0xb2>
            (pep->total_length >= pep->maxpacket) &&
 800e608:	693b      	ldr	r3, [r7, #16]
 800e60a:	681b      	ldr	r3, [r3, #0]
 800e60c:	693a      	ldr	r2, [r7, #16]
 800e60e:	8992      	ldrh	r2, [r2, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800e610:	4293      	cmp	r3, r2
 800e612:	d316      	bcc.n	800e642 <USBD_LL_DataInStage+0xb2>
            (pep->total_length < pdev->ep0_data_len))
 800e614:	693b      	ldr	r3, [r7, #16]
 800e616:	681a      	ldr	r2, [r3, #0]
 800e618:	68fb      	ldr	r3, [r7, #12]
 800e61a:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 800e61e:	429a      	cmp	r2, r3
 800e620:	d20f      	bcs.n	800e642 <USBD_LL_DataInStage+0xb2>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800e622:	2200      	movs	r2, #0
 800e624:	2100      	movs	r1, #0
 800e626:	68f8      	ldr	r0, [r7, #12]
 800e628:	f001 f8a4 	bl	800f774 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800e62c:	68fb      	ldr	r3, [r7, #12]
 800e62e:	2200      	movs	r2, #0
 800e630:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800e634:	2300      	movs	r3, #0
 800e636:	2200      	movs	r2, #0
 800e638:	2100      	movs	r1, #0
 800e63a:	68f8      	ldr	r0, [r7, #12]
 800e63c:	f004 ffa2 	bl	8013584 <USBD_LL_PrepareReceive>
 800e640:	e01c      	b.n	800e67c <USBD_LL_DataInStage+0xec>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e642:	68fb      	ldr	r3, [r7, #12]
 800e644:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e648:	b2db      	uxtb	r3, r3
 800e64a:	2b03      	cmp	r3, #3
 800e64c:	d10f      	bne.n	800e66e <USBD_LL_DataInStage+0xde>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 800e64e:	68fb      	ldr	r3, [r7, #12]
 800e650:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e654:	68db      	ldr	r3, [r3, #12]
 800e656:	2b00      	cmp	r3, #0
 800e658:	d009      	beq.n	800e66e <USBD_LL_DataInStage+0xde>
            {
              pdev->classId = 0U;
 800e65a:	68fb      	ldr	r3, [r7, #12]
 800e65c:	2200      	movs	r2, #0
 800e65e:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 800e662:	68fb      	ldr	r3, [r7, #12]
 800e664:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e668:	68db      	ldr	r3, [r3, #12]
 800e66a:	68f8      	ldr	r0, [r7, #12]
 800e66c:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800e66e:	2180      	movs	r1, #128	@ 0x80
 800e670:	68f8      	ldr	r0, [r7, #12]
 800e672:	f004 fedd 	bl	8013430 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800e676:	68f8      	ldr	r0, [r7, #12]
 800e678:	f001 f8d2 	bl	800f820 <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 800e67c:	68fb      	ldr	r3, [r7, #12]
 800e67e:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 800e682:	2b00      	cmp	r3, #0
 800e684:	d03a      	beq.n	800e6fc <USBD_LL_DataInStage+0x16c>
    {
      (void)USBD_RunTestMode(pdev);
 800e686:	68f8      	ldr	r0, [r7, #12]
 800e688:	f7ff fe30 	bl	800e2ec <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800e68c:	68fb      	ldr	r3, [r7, #12]
 800e68e:	2200      	movs	r2, #0
 800e690:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 800e694:	e032      	b.n	800e6fc <USBD_LL_DataInStage+0x16c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 800e696:	7afb      	ldrb	r3, [r7, #11]
 800e698:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800e69c:	b2db      	uxtb	r3, r3
 800e69e:	4619      	mov	r1, r3
 800e6a0:	68f8      	ldr	r0, [r7, #12]
 800e6a2:	f000 f986 	bl	800e9b2 <USBD_CoreFindEP>
 800e6a6:	4603      	mov	r3, r0
 800e6a8:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800e6aa:	7dfb      	ldrb	r3, [r7, #23]
 800e6ac:	2bff      	cmp	r3, #255	@ 0xff
 800e6ae:	d025      	beq.n	800e6fc <USBD_LL_DataInStage+0x16c>
 800e6b0:	7dfb      	ldrb	r3, [r7, #23]
 800e6b2:	2b00      	cmp	r3, #0
 800e6b4:	d122      	bne.n	800e6fc <USBD_LL_DataInStage+0x16c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e6b6:	68fb      	ldr	r3, [r7, #12]
 800e6b8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e6bc:	b2db      	uxtb	r3, r3
 800e6be:	2b03      	cmp	r3, #3
 800e6c0:	d11c      	bne.n	800e6fc <USBD_LL_DataInStage+0x16c>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 800e6c2:	7dfa      	ldrb	r2, [r7, #23]
 800e6c4:	68fb      	ldr	r3, [r7, #12]
 800e6c6:	32ae      	adds	r2, #174	@ 0xae
 800e6c8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e6cc:	695b      	ldr	r3, [r3, #20]
 800e6ce:	2b00      	cmp	r3, #0
 800e6d0:	d014      	beq.n	800e6fc <USBD_LL_DataInStage+0x16c>
        {
          pdev->classId = idx;
 800e6d2:	7dfa      	ldrb	r2, [r7, #23]
 800e6d4:	68fb      	ldr	r3, [r7, #12]
 800e6d6:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 800e6da:	7dfa      	ldrb	r2, [r7, #23]
 800e6dc:	68fb      	ldr	r3, [r7, #12]
 800e6de:	32ae      	adds	r2, #174	@ 0xae
 800e6e0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e6e4:	695b      	ldr	r3, [r3, #20]
 800e6e6:	7afa      	ldrb	r2, [r7, #11]
 800e6e8:	4611      	mov	r1, r2
 800e6ea:	68f8      	ldr	r0, [r7, #12]
 800e6ec:	4798      	blx	r3
 800e6ee:	4603      	mov	r3, r0
 800e6f0:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 800e6f2:	7dbb      	ldrb	r3, [r7, #22]
 800e6f4:	2b00      	cmp	r3, #0
 800e6f6:	d001      	beq.n	800e6fc <USBD_LL_DataInStage+0x16c>
          {
            return ret;
 800e6f8:	7dbb      	ldrb	r3, [r7, #22]
 800e6fa:	e000      	b.n	800e6fe <USBD_LL_DataInStage+0x16e>
        }
      }
    }
  }

  return USBD_OK;
 800e6fc:	2300      	movs	r3, #0
}
 800e6fe:	4618      	mov	r0, r3
 800e700:	3718      	adds	r7, #24
 800e702:	46bd      	mov	sp, r7
 800e704:	bd80      	pop	{r7, pc}

0800e706 <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800e706:	b580      	push	{r7, lr}
 800e708:	b084      	sub	sp, #16
 800e70a:	af00      	add	r7, sp, #0
 800e70c:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 800e70e:	2300      	movs	r3, #0
 800e710:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800e712:	687b      	ldr	r3, [r7, #4]
 800e714:	2201      	movs	r2, #1
 800e716:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800e71a:	687b      	ldr	r3, [r7, #4]
 800e71c:	2200      	movs	r2, #0
 800e71e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 800e722:	687b      	ldr	r3, [r7, #4]
 800e724:	2200      	movs	r2, #0
 800e726:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800e728:	687b      	ldr	r3, [r7, #4]
 800e72a:	2200      	movs	r2, #0
 800e72c:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 800e730:	687b      	ldr	r3, [r7, #4]
 800e732:	2200      	movs	r2, #0
 800e734:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 800e738:	687b      	ldr	r3, [r7, #4]
 800e73a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e73e:	2b00      	cmp	r3, #0
 800e740:	d014      	beq.n	800e76c <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 800e742:	687b      	ldr	r3, [r7, #4]
 800e744:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e748:	685b      	ldr	r3, [r3, #4]
 800e74a:	2b00      	cmp	r3, #0
 800e74c:	d00e      	beq.n	800e76c <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 800e74e:	687b      	ldr	r3, [r7, #4]
 800e750:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e754:	685b      	ldr	r3, [r3, #4]
 800e756:	687a      	ldr	r2, [r7, #4]
 800e758:	6852      	ldr	r2, [r2, #4]
 800e75a:	b2d2      	uxtb	r2, r2
 800e75c:	4611      	mov	r1, r2
 800e75e:	6878      	ldr	r0, [r7, #4]
 800e760:	4798      	blx	r3
 800e762:	4603      	mov	r3, r0
 800e764:	2b00      	cmp	r3, #0
 800e766:	d001      	beq.n	800e76c <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 800e768:	2303      	movs	r3, #3
 800e76a:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800e76c:	2340      	movs	r3, #64	@ 0x40
 800e76e:	2200      	movs	r2, #0
 800e770:	2100      	movs	r1, #0
 800e772:	6878      	ldr	r0, [r7, #4]
 800e774:	f004 fe17 	bl	80133a6 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800e778:	687b      	ldr	r3, [r7, #4]
 800e77a:	2201      	movs	r2, #1
 800e77c:	f883 2163 	strb.w	r2, [r3, #355]	@ 0x163

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800e780:	687b      	ldr	r3, [r7, #4]
 800e782:	2240      	movs	r2, #64	@ 0x40
 800e784:	f8a3 2160 	strh.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800e788:	2340      	movs	r3, #64	@ 0x40
 800e78a:	2200      	movs	r2, #0
 800e78c:	2180      	movs	r1, #128	@ 0x80
 800e78e:	6878      	ldr	r0, [r7, #4]
 800e790:	f004 fe09 	bl	80133a6 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800e794:	687b      	ldr	r3, [r7, #4]
 800e796:	2201      	movs	r2, #1
 800e798:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800e79c:	687b      	ldr	r3, [r7, #4]
 800e79e:	2240      	movs	r2, #64	@ 0x40
 800e7a0:	841a      	strh	r2, [r3, #32]

  return ret;
 800e7a2:	7bfb      	ldrb	r3, [r7, #15]
}
 800e7a4:	4618      	mov	r0, r3
 800e7a6:	3710      	adds	r7, #16
 800e7a8:	46bd      	mov	sp, r7
 800e7aa:	bd80      	pop	{r7, pc}

0800e7ac <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800e7ac:	b480      	push	{r7}
 800e7ae:	b083      	sub	sp, #12
 800e7b0:	af00      	add	r7, sp, #0
 800e7b2:	6078      	str	r0, [r7, #4]
 800e7b4:	460b      	mov	r3, r1
 800e7b6:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800e7b8:	687b      	ldr	r3, [r7, #4]
 800e7ba:	78fa      	ldrb	r2, [r7, #3]
 800e7bc:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800e7be:	2300      	movs	r3, #0
}
 800e7c0:	4618      	mov	r0, r3
 800e7c2:	370c      	adds	r7, #12
 800e7c4:	46bd      	mov	sp, r7
 800e7c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e7ca:	4770      	bx	lr

0800e7cc <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800e7cc:	b480      	push	{r7}
 800e7ce:	b083      	sub	sp, #12
 800e7d0:	af00      	add	r7, sp, #0
 800e7d2:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 800e7d4:	687b      	ldr	r3, [r7, #4]
 800e7d6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e7da:	b2db      	uxtb	r3, r3
 800e7dc:	2b04      	cmp	r3, #4
 800e7de:	d006      	beq.n	800e7ee <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 800e7e0:	687b      	ldr	r3, [r7, #4]
 800e7e2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e7e6:	b2da      	uxtb	r2, r3
 800e7e8:	687b      	ldr	r3, [r7, #4]
 800e7ea:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 800e7ee:	687b      	ldr	r3, [r7, #4]
 800e7f0:	2204      	movs	r2, #4
 800e7f2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 800e7f6:	2300      	movs	r3, #0
}
 800e7f8:	4618      	mov	r0, r3
 800e7fa:	370c      	adds	r7, #12
 800e7fc:	46bd      	mov	sp, r7
 800e7fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e802:	4770      	bx	lr

0800e804 <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800e804:	b480      	push	{r7}
 800e806:	b083      	sub	sp, #12
 800e808:	af00      	add	r7, sp, #0
 800e80a:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800e80c:	687b      	ldr	r3, [r7, #4]
 800e80e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e812:	b2db      	uxtb	r3, r3
 800e814:	2b04      	cmp	r3, #4
 800e816:	d106      	bne.n	800e826 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800e818:	687b      	ldr	r3, [r7, #4]
 800e81a:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 800e81e:	b2da      	uxtb	r2, r3
 800e820:	687b      	ldr	r3, [r7, #4]
 800e822:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 800e826:	2300      	movs	r3, #0
}
 800e828:	4618      	mov	r0, r3
 800e82a:	370c      	adds	r7, #12
 800e82c:	46bd      	mov	sp, r7
 800e82e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e832:	4770      	bx	lr

0800e834 <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800e834:	b580      	push	{r7, lr}
 800e836:	b082      	sub	sp, #8
 800e838:	af00      	add	r7, sp, #0
 800e83a:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e83c:	687b      	ldr	r3, [r7, #4]
 800e83e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e842:	b2db      	uxtb	r3, r3
 800e844:	2b03      	cmp	r3, #3
 800e846:	d110      	bne.n	800e86a <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 800e848:	687b      	ldr	r3, [r7, #4]
 800e84a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e84e:	2b00      	cmp	r3, #0
 800e850:	d00b      	beq.n	800e86a <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 800e852:	687b      	ldr	r3, [r7, #4]
 800e854:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e858:	69db      	ldr	r3, [r3, #28]
 800e85a:	2b00      	cmp	r3, #0
 800e85c:	d005      	beq.n	800e86a <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 800e85e:	687b      	ldr	r3, [r7, #4]
 800e860:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e864:	69db      	ldr	r3, [r3, #28]
 800e866:	6878      	ldr	r0, [r7, #4]
 800e868:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 800e86a:	2300      	movs	r3, #0
}
 800e86c:	4618      	mov	r0, r3
 800e86e:	3708      	adds	r7, #8
 800e870:	46bd      	mov	sp, r7
 800e872:	bd80      	pop	{r7, pc}

0800e874 <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800e874:	b580      	push	{r7, lr}
 800e876:	b082      	sub	sp, #8
 800e878:	af00      	add	r7, sp, #0
 800e87a:	6078      	str	r0, [r7, #4]
 800e87c:	460b      	mov	r3, r1
 800e87e:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800e880:	687b      	ldr	r3, [r7, #4]
 800e882:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800e886:	687b      	ldr	r3, [r7, #4]
 800e888:	32ae      	adds	r2, #174	@ 0xae
 800e88a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e88e:	2b00      	cmp	r3, #0
 800e890:	d101      	bne.n	800e896 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 800e892:	2303      	movs	r3, #3
 800e894:	e01c      	b.n	800e8d0 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e896:	687b      	ldr	r3, [r7, #4]
 800e898:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e89c:	b2db      	uxtb	r3, r3
 800e89e:	2b03      	cmp	r3, #3
 800e8a0:	d115      	bne.n	800e8ce <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 800e8a2:	687b      	ldr	r3, [r7, #4]
 800e8a4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800e8a8:	687b      	ldr	r3, [r7, #4]
 800e8aa:	32ae      	adds	r2, #174	@ 0xae
 800e8ac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e8b0:	6a1b      	ldr	r3, [r3, #32]
 800e8b2:	2b00      	cmp	r3, #0
 800e8b4:	d00b      	beq.n	800e8ce <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 800e8b6:	687b      	ldr	r3, [r7, #4]
 800e8b8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800e8bc:	687b      	ldr	r3, [r7, #4]
 800e8be:	32ae      	adds	r2, #174	@ 0xae
 800e8c0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e8c4:	6a1b      	ldr	r3, [r3, #32]
 800e8c6:	78fa      	ldrb	r2, [r7, #3]
 800e8c8:	4611      	mov	r1, r2
 800e8ca:	6878      	ldr	r0, [r7, #4]
 800e8cc:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800e8ce:	2300      	movs	r3, #0
}
 800e8d0:	4618      	mov	r0, r3
 800e8d2:	3708      	adds	r7, #8
 800e8d4:	46bd      	mov	sp, r7
 800e8d6:	bd80      	pop	{r7, pc}

0800e8d8 <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800e8d8:	b580      	push	{r7, lr}
 800e8da:	b082      	sub	sp, #8
 800e8dc:	af00      	add	r7, sp, #0
 800e8de:	6078      	str	r0, [r7, #4]
 800e8e0:	460b      	mov	r3, r1
 800e8e2:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800e8e4:	687b      	ldr	r3, [r7, #4]
 800e8e6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800e8ea:	687b      	ldr	r3, [r7, #4]
 800e8ec:	32ae      	adds	r2, #174	@ 0xae
 800e8ee:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e8f2:	2b00      	cmp	r3, #0
 800e8f4:	d101      	bne.n	800e8fa <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 800e8f6:	2303      	movs	r3, #3
 800e8f8:	e01c      	b.n	800e934 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e8fa:	687b      	ldr	r3, [r7, #4]
 800e8fc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e900:	b2db      	uxtb	r3, r3
 800e902:	2b03      	cmp	r3, #3
 800e904:	d115      	bne.n	800e932 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 800e906:	687b      	ldr	r3, [r7, #4]
 800e908:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800e90c:	687b      	ldr	r3, [r7, #4]
 800e90e:	32ae      	adds	r2, #174	@ 0xae
 800e910:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e914:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e916:	2b00      	cmp	r3, #0
 800e918:	d00b      	beq.n	800e932 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 800e91a:	687b      	ldr	r3, [r7, #4]
 800e91c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800e920:	687b      	ldr	r3, [r7, #4]
 800e922:	32ae      	adds	r2, #174	@ 0xae
 800e924:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e928:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e92a:	78fa      	ldrb	r2, [r7, #3]
 800e92c:	4611      	mov	r1, r2
 800e92e:	6878      	ldr	r0, [r7, #4]
 800e930:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800e932:	2300      	movs	r3, #0
}
 800e934:	4618      	mov	r0, r3
 800e936:	3708      	adds	r7, #8
 800e938:	46bd      	mov	sp, r7
 800e93a:	bd80      	pop	{r7, pc}

0800e93c <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800e93c:	b480      	push	{r7}
 800e93e:	b083      	sub	sp, #12
 800e940:	af00      	add	r7, sp, #0
 800e942:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800e944:	2300      	movs	r3, #0
}
 800e946:	4618      	mov	r0, r3
 800e948:	370c      	adds	r7, #12
 800e94a:	46bd      	mov	sp, r7
 800e94c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e950:	4770      	bx	lr

0800e952 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800e952:	b580      	push	{r7, lr}
 800e954:	b084      	sub	sp, #16
 800e956:	af00      	add	r7, sp, #0
 800e958:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 800e95a:	2300      	movs	r3, #0
 800e95c:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800e95e:	687b      	ldr	r3, [r7, #4]
 800e960:	2201      	movs	r2, #1
 800e962:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800e966:	687b      	ldr	r3, [r7, #4]
 800e968:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e96c:	2b00      	cmp	r3, #0
 800e96e:	d00e      	beq.n	800e98e <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 800e970:	687b      	ldr	r3, [r7, #4]
 800e972:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e976:	685b      	ldr	r3, [r3, #4]
 800e978:	687a      	ldr	r2, [r7, #4]
 800e97a:	6852      	ldr	r2, [r2, #4]
 800e97c:	b2d2      	uxtb	r2, r2
 800e97e:	4611      	mov	r1, r2
 800e980:	6878      	ldr	r0, [r7, #4]
 800e982:	4798      	blx	r3
 800e984:	4603      	mov	r3, r0
 800e986:	2b00      	cmp	r3, #0
 800e988:	d001      	beq.n	800e98e <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 800e98a:	2303      	movs	r3, #3
 800e98c:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800e98e:	7bfb      	ldrb	r3, [r7, #15]
}
 800e990:	4618      	mov	r0, r3
 800e992:	3710      	adds	r7, #16
 800e994:	46bd      	mov	sp, r7
 800e996:	bd80      	pop	{r7, pc}

0800e998 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800e998:	b480      	push	{r7}
 800e99a:	b083      	sub	sp, #12
 800e99c:	af00      	add	r7, sp, #0
 800e99e:	6078      	str	r0, [r7, #4]
 800e9a0:	460b      	mov	r3, r1
 800e9a2:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800e9a4:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800e9a6:	4618      	mov	r0, r3
 800e9a8:	370c      	adds	r7, #12
 800e9aa:	46bd      	mov	sp, r7
 800e9ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e9b0:	4770      	bx	lr

0800e9b2 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800e9b2:	b480      	push	{r7}
 800e9b4:	b083      	sub	sp, #12
 800e9b6:	af00      	add	r7, sp, #0
 800e9b8:	6078      	str	r0, [r7, #4]
 800e9ba:	460b      	mov	r3, r1
 800e9bc:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800e9be:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800e9c0:	4618      	mov	r0, r3
 800e9c2:	370c      	adds	r7, #12
 800e9c4:	46bd      	mov	sp, r7
 800e9c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e9ca:	4770      	bx	lr

0800e9cc <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 800e9cc:	b580      	push	{r7, lr}
 800e9ce:	b086      	sub	sp, #24
 800e9d0:	af00      	add	r7, sp, #0
 800e9d2:	6078      	str	r0, [r7, #4]
 800e9d4:	460b      	mov	r3, r1
 800e9d6:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 800e9d8:	687b      	ldr	r3, [r7, #4]
 800e9da:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 800e9dc:	687b      	ldr	r3, [r7, #4]
 800e9de:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 800e9e0:	2300      	movs	r3, #0
 800e9e2:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 800e9e4:	68fb      	ldr	r3, [r7, #12]
 800e9e6:	885b      	ldrh	r3, [r3, #2]
 800e9e8:	b29b      	uxth	r3, r3
 800e9ea:	68fa      	ldr	r2, [r7, #12]
 800e9ec:	7812      	ldrb	r2, [r2, #0]
 800e9ee:	4293      	cmp	r3, r2
 800e9f0:	d91f      	bls.n	800ea32 <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 800e9f2:	68fb      	ldr	r3, [r7, #12]
 800e9f4:	781b      	ldrb	r3, [r3, #0]
 800e9f6:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 800e9f8:	e013      	b.n	800ea22 <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 800e9fa:	f107 030a 	add.w	r3, r7, #10
 800e9fe:	4619      	mov	r1, r3
 800ea00:	6978      	ldr	r0, [r7, #20]
 800ea02:	f000 f81b 	bl	800ea3c <USBD_GetNextDesc>
 800ea06:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800ea08:	697b      	ldr	r3, [r7, #20]
 800ea0a:	785b      	ldrb	r3, [r3, #1]
 800ea0c:	2b05      	cmp	r3, #5
 800ea0e:	d108      	bne.n	800ea22 <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 800ea10:	697b      	ldr	r3, [r7, #20]
 800ea12:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 800ea14:	693b      	ldr	r3, [r7, #16]
 800ea16:	789b      	ldrb	r3, [r3, #2]
 800ea18:	78fa      	ldrb	r2, [r7, #3]
 800ea1a:	429a      	cmp	r2, r3
 800ea1c:	d008      	beq.n	800ea30 <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 800ea1e:	2300      	movs	r3, #0
 800ea20:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 800ea22:	68fb      	ldr	r3, [r7, #12]
 800ea24:	885b      	ldrh	r3, [r3, #2]
 800ea26:	b29a      	uxth	r2, r3
 800ea28:	897b      	ldrh	r3, [r7, #10]
 800ea2a:	429a      	cmp	r2, r3
 800ea2c:	d8e5      	bhi.n	800e9fa <USBD_GetEpDesc+0x2e>
 800ea2e:	e000      	b.n	800ea32 <USBD_GetEpDesc+0x66>
          break;
 800ea30:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 800ea32:	693b      	ldr	r3, [r7, #16]
}
 800ea34:	4618      	mov	r0, r3
 800ea36:	3718      	adds	r7, #24
 800ea38:	46bd      	mov	sp, r7
 800ea3a:	bd80      	pop	{r7, pc}

0800ea3c <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 800ea3c:	b480      	push	{r7}
 800ea3e:	b085      	sub	sp, #20
 800ea40:	af00      	add	r7, sp, #0
 800ea42:	6078      	str	r0, [r7, #4]
 800ea44:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 800ea46:	687b      	ldr	r3, [r7, #4]
 800ea48:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 800ea4a:	683b      	ldr	r3, [r7, #0]
 800ea4c:	881b      	ldrh	r3, [r3, #0]
 800ea4e:	68fa      	ldr	r2, [r7, #12]
 800ea50:	7812      	ldrb	r2, [r2, #0]
 800ea52:	4413      	add	r3, r2
 800ea54:	b29a      	uxth	r2, r3
 800ea56:	683b      	ldr	r3, [r7, #0]
 800ea58:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 800ea5a:	68fb      	ldr	r3, [r7, #12]
 800ea5c:	781b      	ldrb	r3, [r3, #0]
 800ea5e:	461a      	mov	r2, r3
 800ea60:	687b      	ldr	r3, [r7, #4]
 800ea62:	4413      	add	r3, r2
 800ea64:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800ea66:	68fb      	ldr	r3, [r7, #12]
}
 800ea68:	4618      	mov	r0, r3
 800ea6a:	3714      	adds	r7, #20
 800ea6c:	46bd      	mov	sp, r7
 800ea6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea72:	4770      	bx	lr

0800ea74 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800ea74:	b480      	push	{r7}
 800ea76:	b087      	sub	sp, #28
 800ea78:	af00      	add	r7, sp, #0
 800ea7a:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 800ea7c:	687b      	ldr	r3, [r7, #4]
 800ea7e:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800ea80:	697b      	ldr	r3, [r7, #20]
 800ea82:	781b      	ldrb	r3, [r3, #0]
 800ea84:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800ea86:	697b      	ldr	r3, [r7, #20]
 800ea88:	3301      	adds	r3, #1
 800ea8a:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800ea8c:	697b      	ldr	r3, [r7, #20]
 800ea8e:	781b      	ldrb	r3, [r3, #0]
 800ea90:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800ea92:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800ea96:	021b      	lsls	r3, r3, #8
 800ea98:	b21a      	sxth	r2, r3
 800ea9a:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800ea9e:	4313      	orrs	r3, r2
 800eaa0:	b21b      	sxth	r3, r3
 800eaa2:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800eaa4:	89fb      	ldrh	r3, [r7, #14]
}
 800eaa6:	4618      	mov	r0, r3
 800eaa8:	371c      	adds	r7, #28
 800eaaa:	46bd      	mov	sp, r7
 800eaac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eab0:	4770      	bx	lr
	...

0800eab4 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800eab4:	b580      	push	{r7, lr}
 800eab6:	b084      	sub	sp, #16
 800eab8:	af00      	add	r7, sp, #0
 800eaba:	6078      	str	r0, [r7, #4]
 800eabc:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800eabe:	2300      	movs	r3, #0
 800eac0:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800eac2:	683b      	ldr	r3, [r7, #0]
 800eac4:	781b      	ldrb	r3, [r3, #0]
 800eac6:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800eaca:	2b40      	cmp	r3, #64	@ 0x40
 800eacc:	d005      	beq.n	800eada <USBD_StdDevReq+0x26>
 800eace:	2b40      	cmp	r3, #64	@ 0x40
 800ead0:	d857      	bhi.n	800eb82 <USBD_StdDevReq+0xce>
 800ead2:	2b00      	cmp	r3, #0
 800ead4:	d00f      	beq.n	800eaf6 <USBD_StdDevReq+0x42>
 800ead6:	2b20      	cmp	r3, #32
 800ead8:	d153      	bne.n	800eb82 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 800eada:	687b      	ldr	r3, [r7, #4]
 800eadc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800eae0:	687b      	ldr	r3, [r7, #4]
 800eae2:	32ae      	adds	r2, #174	@ 0xae
 800eae4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800eae8:	689b      	ldr	r3, [r3, #8]
 800eaea:	6839      	ldr	r1, [r7, #0]
 800eaec:	6878      	ldr	r0, [r7, #4]
 800eaee:	4798      	blx	r3
 800eaf0:	4603      	mov	r3, r0
 800eaf2:	73fb      	strb	r3, [r7, #15]
      break;
 800eaf4:	e04a      	b.n	800eb8c <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800eaf6:	683b      	ldr	r3, [r7, #0]
 800eaf8:	785b      	ldrb	r3, [r3, #1]
 800eafa:	2b09      	cmp	r3, #9
 800eafc:	d83b      	bhi.n	800eb76 <USBD_StdDevReq+0xc2>
 800eafe:	a201      	add	r2, pc, #4	@ (adr r2, 800eb04 <USBD_StdDevReq+0x50>)
 800eb00:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800eb04:	0800eb59 	.word	0x0800eb59
 800eb08:	0800eb6d 	.word	0x0800eb6d
 800eb0c:	0800eb77 	.word	0x0800eb77
 800eb10:	0800eb63 	.word	0x0800eb63
 800eb14:	0800eb77 	.word	0x0800eb77
 800eb18:	0800eb37 	.word	0x0800eb37
 800eb1c:	0800eb2d 	.word	0x0800eb2d
 800eb20:	0800eb77 	.word	0x0800eb77
 800eb24:	0800eb4f 	.word	0x0800eb4f
 800eb28:	0800eb41 	.word	0x0800eb41
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800eb2c:	6839      	ldr	r1, [r7, #0]
 800eb2e:	6878      	ldr	r0, [r7, #4]
 800eb30:	f000 fa3e 	bl	800efb0 <USBD_GetDescriptor>
          break;
 800eb34:	e024      	b.n	800eb80 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800eb36:	6839      	ldr	r1, [r7, #0]
 800eb38:	6878      	ldr	r0, [r7, #4]
 800eb3a:	f000 fba3 	bl	800f284 <USBD_SetAddress>
          break;
 800eb3e:	e01f      	b.n	800eb80 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800eb40:	6839      	ldr	r1, [r7, #0]
 800eb42:	6878      	ldr	r0, [r7, #4]
 800eb44:	f000 fbe2 	bl	800f30c <USBD_SetConfig>
 800eb48:	4603      	mov	r3, r0
 800eb4a:	73fb      	strb	r3, [r7, #15]
          break;
 800eb4c:	e018      	b.n	800eb80 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800eb4e:	6839      	ldr	r1, [r7, #0]
 800eb50:	6878      	ldr	r0, [r7, #4]
 800eb52:	f000 fc85 	bl	800f460 <USBD_GetConfig>
          break;
 800eb56:	e013      	b.n	800eb80 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800eb58:	6839      	ldr	r1, [r7, #0]
 800eb5a:	6878      	ldr	r0, [r7, #4]
 800eb5c:	f000 fcb6 	bl	800f4cc <USBD_GetStatus>
          break;
 800eb60:	e00e      	b.n	800eb80 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800eb62:	6839      	ldr	r1, [r7, #0]
 800eb64:	6878      	ldr	r0, [r7, #4]
 800eb66:	f000 fce5 	bl	800f534 <USBD_SetFeature>
          break;
 800eb6a:	e009      	b.n	800eb80 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800eb6c:	6839      	ldr	r1, [r7, #0]
 800eb6e:	6878      	ldr	r0, [r7, #4]
 800eb70:	f000 fd09 	bl	800f586 <USBD_ClrFeature>
          break;
 800eb74:	e004      	b.n	800eb80 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 800eb76:	6839      	ldr	r1, [r7, #0]
 800eb78:	6878      	ldr	r0, [r7, #4]
 800eb7a:	f000 fd60 	bl	800f63e <USBD_CtlError>
          break;
 800eb7e:	bf00      	nop
      }
      break;
 800eb80:	e004      	b.n	800eb8c <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 800eb82:	6839      	ldr	r1, [r7, #0]
 800eb84:	6878      	ldr	r0, [r7, #4]
 800eb86:	f000 fd5a 	bl	800f63e <USBD_CtlError>
      break;
 800eb8a:	bf00      	nop
  }

  return ret;
 800eb8c:	7bfb      	ldrb	r3, [r7, #15]
}
 800eb8e:	4618      	mov	r0, r3
 800eb90:	3710      	adds	r7, #16
 800eb92:	46bd      	mov	sp, r7
 800eb94:	bd80      	pop	{r7, pc}
 800eb96:	bf00      	nop

0800eb98 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800eb98:	b580      	push	{r7, lr}
 800eb9a:	b084      	sub	sp, #16
 800eb9c:	af00      	add	r7, sp, #0
 800eb9e:	6078      	str	r0, [r7, #4]
 800eba0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800eba2:	2300      	movs	r3, #0
 800eba4:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800eba6:	683b      	ldr	r3, [r7, #0]
 800eba8:	781b      	ldrb	r3, [r3, #0]
 800ebaa:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800ebae:	2b40      	cmp	r3, #64	@ 0x40
 800ebb0:	d005      	beq.n	800ebbe <USBD_StdItfReq+0x26>
 800ebb2:	2b40      	cmp	r3, #64	@ 0x40
 800ebb4:	d852      	bhi.n	800ec5c <USBD_StdItfReq+0xc4>
 800ebb6:	2b00      	cmp	r3, #0
 800ebb8:	d001      	beq.n	800ebbe <USBD_StdItfReq+0x26>
 800ebba:	2b20      	cmp	r3, #32
 800ebbc:	d14e      	bne.n	800ec5c <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800ebbe:	687b      	ldr	r3, [r7, #4]
 800ebc0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ebc4:	b2db      	uxtb	r3, r3
 800ebc6:	3b01      	subs	r3, #1
 800ebc8:	2b02      	cmp	r3, #2
 800ebca:	d840      	bhi.n	800ec4e <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800ebcc:	683b      	ldr	r3, [r7, #0]
 800ebce:	889b      	ldrh	r3, [r3, #4]
 800ebd0:	b2db      	uxtb	r3, r3
 800ebd2:	2b01      	cmp	r3, #1
 800ebd4:	d836      	bhi.n	800ec44 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 800ebd6:	683b      	ldr	r3, [r7, #0]
 800ebd8:	889b      	ldrh	r3, [r3, #4]
 800ebda:	b2db      	uxtb	r3, r3
 800ebdc:	4619      	mov	r1, r3
 800ebde:	6878      	ldr	r0, [r7, #4]
 800ebe0:	f7ff feda 	bl	800e998 <USBD_CoreFindIF>
 800ebe4:	4603      	mov	r3, r0
 800ebe6:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800ebe8:	7bbb      	ldrb	r3, [r7, #14]
 800ebea:	2bff      	cmp	r3, #255	@ 0xff
 800ebec:	d01d      	beq.n	800ec2a <USBD_StdItfReq+0x92>
 800ebee:	7bbb      	ldrb	r3, [r7, #14]
 800ebf0:	2b00      	cmp	r3, #0
 800ebf2:	d11a      	bne.n	800ec2a <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 800ebf4:	7bba      	ldrb	r2, [r7, #14]
 800ebf6:	687b      	ldr	r3, [r7, #4]
 800ebf8:	32ae      	adds	r2, #174	@ 0xae
 800ebfa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ebfe:	689b      	ldr	r3, [r3, #8]
 800ec00:	2b00      	cmp	r3, #0
 800ec02:	d00f      	beq.n	800ec24 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 800ec04:	7bba      	ldrb	r2, [r7, #14]
 800ec06:	687b      	ldr	r3, [r7, #4]
 800ec08:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800ec0c:	7bba      	ldrb	r2, [r7, #14]
 800ec0e:	687b      	ldr	r3, [r7, #4]
 800ec10:	32ae      	adds	r2, #174	@ 0xae
 800ec12:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ec16:	689b      	ldr	r3, [r3, #8]
 800ec18:	6839      	ldr	r1, [r7, #0]
 800ec1a:	6878      	ldr	r0, [r7, #4]
 800ec1c:	4798      	blx	r3
 800ec1e:	4603      	mov	r3, r0
 800ec20:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800ec22:	e004      	b.n	800ec2e <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 800ec24:	2303      	movs	r3, #3
 800ec26:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800ec28:	e001      	b.n	800ec2e <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 800ec2a:	2303      	movs	r3, #3
 800ec2c:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800ec2e:	683b      	ldr	r3, [r7, #0]
 800ec30:	88db      	ldrh	r3, [r3, #6]
 800ec32:	2b00      	cmp	r3, #0
 800ec34:	d110      	bne.n	800ec58 <USBD_StdItfReq+0xc0>
 800ec36:	7bfb      	ldrb	r3, [r7, #15]
 800ec38:	2b00      	cmp	r3, #0
 800ec3a:	d10d      	bne.n	800ec58 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 800ec3c:	6878      	ldr	r0, [r7, #4]
 800ec3e:	f000 fddc 	bl	800f7fa <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800ec42:	e009      	b.n	800ec58 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 800ec44:	6839      	ldr	r1, [r7, #0]
 800ec46:	6878      	ldr	r0, [r7, #4]
 800ec48:	f000 fcf9 	bl	800f63e <USBD_CtlError>
          break;
 800ec4c:	e004      	b.n	800ec58 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 800ec4e:	6839      	ldr	r1, [r7, #0]
 800ec50:	6878      	ldr	r0, [r7, #4]
 800ec52:	f000 fcf4 	bl	800f63e <USBD_CtlError>
          break;
 800ec56:	e000      	b.n	800ec5a <USBD_StdItfReq+0xc2>
          break;
 800ec58:	bf00      	nop
      }
      break;
 800ec5a:	e004      	b.n	800ec66 <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 800ec5c:	6839      	ldr	r1, [r7, #0]
 800ec5e:	6878      	ldr	r0, [r7, #4]
 800ec60:	f000 fced 	bl	800f63e <USBD_CtlError>
      break;
 800ec64:	bf00      	nop
  }

  return ret;
 800ec66:	7bfb      	ldrb	r3, [r7, #15]
}
 800ec68:	4618      	mov	r0, r3
 800ec6a:	3710      	adds	r7, #16
 800ec6c:	46bd      	mov	sp, r7
 800ec6e:	bd80      	pop	{r7, pc}

0800ec70 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ec70:	b580      	push	{r7, lr}
 800ec72:	b084      	sub	sp, #16
 800ec74:	af00      	add	r7, sp, #0
 800ec76:	6078      	str	r0, [r7, #4]
 800ec78:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 800ec7a:	2300      	movs	r3, #0
 800ec7c:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 800ec7e:	683b      	ldr	r3, [r7, #0]
 800ec80:	889b      	ldrh	r3, [r3, #4]
 800ec82:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800ec84:	683b      	ldr	r3, [r7, #0]
 800ec86:	781b      	ldrb	r3, [r3, #0]
 800ec88:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800ec8c:	2b40      	cmp	r3, #64	@ 0x40
 800ec8e:	d007      	beq.n	800eca0 <USBD_StdEPReq+0x30>
 800ec90:	2b40      	cmp	r3, #64	@ 0x40
 800ec92:	f200 8181 	bhi.w	800ef98 <USBD_StdEPReq+0x328>
 800ec96:	2b00      	cmp	r3, #0
 800ec98:	d02a      	beq.n	800ecf0 <USBD_StdEPReq+0x80>
 800ec9a:	2b20      	cmp	r3, #32
 800ec9c:	f040 817c 	bne.w	800ef98 <USBD_StdEPReq+0x328>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 800eca0:	7bbb      	ldrb	r3, [r7, #14]
 800eca2:	4619      	mov	r1, r3
 800eca4:	6878      	ldr	r0, [r7, #4]
 800eca6:	f7ff fe84 	bl	800e9b2 <USBD_CoreFindEP>
 800ecaa:	4603      	mov	r3, r0
 800ecac:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800ecae:	7b7b      	ldrb	r3, [r7, #13]
 800ecb0:	2bff      	cmp	r3, #255	@ 0xff
 800ecb2:	f000 8176 	beq.w	800efa2 <USBD_StdEPReq+0x332>
 800ecb6:	7b7b      	ldrb	r3, [r7, #13]
 800ecb8:	2b00      	cmp	r3, #0
 800ecba:	f040 8172 	bne.w	800efa2 <USBD_StdEPReq+0x332>
      {
        pdev->classId = idx;
 800ecbe:	7b7a      	ldrb	r2, [r7, #13]
 800ecc0:	687b      	ldr	r3, [r7, #4]
 800ecc2:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 800ecc6:	7b7a      	ldrb	r2, [r7, #13]
 800ecc8:	687b      	ldr	r3, [r7, #4]
 800ecca:	32ae      	adds	r2, #174	@ 0xae
 800eccc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ecd0:	689b      	ldr	r3, [r3, #8]
 800ecd2:	2b00      	cmp	r3, #0
 800ecd4:	f000 8165 	beq.w	800efa2 <USBD_StdEPReq+0x332>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 800ecd8:	7b7a      	ldrb	r2, [r7, #13]
 800ecda:	687b      	ldr	r3, [r7, #4]
 800ecdc:	32ae      	adds	r2, #174	@ 0xae
 800ecde:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ece2:	689b      	ldr	r3, [r3, #8]
 800ece4:	6839      	ldr	r1, [r7, #0]
 800ece6:	6878      	ldr	r0, [r7, #4]
 800ece8:	4798      	blx	r3
 800ecea:	4603      	mov	r3, r0
 800ecec:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800ecee:	e158      	b.n	800efa2 <USBD_StdEPReq+0x332>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800ecf0:	683b      	ldr	r3, [r7, #0]
 800ecf2:	785b      	ldrb	r3, [r3, #1]
 800ecf4:	2b03      	cmp	r3, #3
 800ecf6:	d008      	beq.n	800ed0a <USBD_StdEPReq+0x9a>
 800ecf8:	2b03      	cmp	r3, #3
 800ecfa:	f300 8147 	bgt.w	800ef8c <USBD_StdEPReq+0x31c>
 800ecfe:	2b00      	cmp	r3, #0
 800ed00:	f000 809b 	beq.w	800ee3a <USBD_StdEPReq+0x1ca>
 800ed04:	2b01      	cmp	r3, #1
 800ed06:	d03c      	beq.n	800ed82 <USBD_StdEPReq+0x112>
 800ed08:	e140      	b.n	800ef8c <USBD_StdEPReq+0x31c>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800ed0a:	687b      	ldr	r3, [r7, #4]
 800ed0c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ed10:	b2db      	uxtb	r3, r3
 800ed12:	2b02      	cmp	r3, #2
 800ed14:	d002      	beq.n	800ed1c <USBD_StdEPReq+0xac>
 800ed16:	2b03      	cmp	r3, #3
 800ed18:	d016      	beq.n	800ed48 <USBD_StdEPReq+0xd8>
 800ed1a:	e02c      	b.n	800ed76 <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800ed1c:	7bbb      	ldrb	r3, [r7, #14]
 800ed1e:	2b00      	cmp	r3, #0
 800ed20:	d00d      	beq.n	800ed3e <USBD_StdEPReq+0xce>
 800ed22:	7bbb      	ldrb	r3, [r7, #14]
 800ed24:	2b80      	cmp	r3, #128	@ 0x80
 800ed26:	d00a      	beq.n	800ed3e <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800ed28:	7bbb      	ldrb	r3, [r7, #14]
 800ed2a:	4619      	mov	r1, r3
 800ed2c:	6878      	ldr	r0, [r7, #4]
 800ed2e:	f004 fb7f 	bl	8013430 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800ed32:	2180      	movs	r1, #128	@ 0x80
 800ed34:	6878      	ldr	r0, [r7, #4]
 800ed36:	f004 fb7b 	bl	8013430 <USBD_LL_StallEP>
 800ed3a:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800ed3c:	e020      	b.n	800ed80 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 800ed3e:	6839      	ldr	r1, [r7, #0]
 800ed40:	6878      	ldr	r0, [r7, #4]
 800ed42:	f000 fc7c 	bl	800f63e <USBD_CtlError>
              break;
 800ed46:	e01b      	b.n	800ed80 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800ed48:	683b      	ldr	r3, [r7, #0]
 800ed4a:	885b      	ldrh	r3, [r3, #2]
 800ed4c:	2b00      	cmp	r3, #0
 800ed4e:	d10e      	bne.n	800ed6e <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800ed50:	7bbb      	ldrb	r3, [r7, #14]
 800ed52:	2b00      	cmp	r3, #0
 800ed54:	d00b      	beq.n	800ed6e <USBD_StdEPReq+0xfe>
 800ed56:	7bbb      	ldrb	r3, [r7, #14]
 800ed58:	2b80      	cmp	r3, #128	@ 0x80
 800ed5a:	d008      	beq.n	800ed6e <USBD_StdEPReq+0xfe>
 800ed5c:	683b      	ldr	r3, [r7, #0]
 800ed5e:	88db      	ldrh	r3, [r3, #6]
 800ed60:	2b00      	cmp	r3, #0
 800ed62:	d104      	bne.n	800ed6e <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800ed64:	7bbb      	ldrb	r3, [r7, #14]
 800ed66:	4619      	mov	r1, r3
 800ed68:	6878      	ldr	r0, [r7, #4]
 800ed6a:	f004 fb61 	bl	8013430 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800ed6e:	6878      	ldr	r0, [r7, #4]
 800ed70:	f000 fd43 	bl	800f7fa <USBD_CtlSendStatus>

              break;
 800ed74:	e004      	b.n	800ed80 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 800ed76:	6839      	ldr	r1, [r7, #0]
 800ed78:	6878      	ldr	r0, [r7, #4]
 800ed7a:	f000 fc60 	bl	800f63e <USBD_CtlError>
              break;
 800ed7e:	bf00      	nop
          }
          break;
 800ed80:	e109      	b.n	800ef96 <USBD_StdEPReq+0x326>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800ed82:	687b      	ldr	r3, [r7, #4]
 800ed84:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ed88:	b2db      	uxtb	r3, r3
 800ed8a:	2b02      	cmp	r3, #2
 800ed8c:	d002      	beq.n	800ed94 <USBD_StdEPReq+0x124>
 800ed8e:	2b03      	cmp	r3, #3
 800ed90:	d016      	beq.n	800edc0 <USBD_StdEPReq+0x150>
 800ed92:	e04b      	b.n	800ee2c <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800ed94:	7bbb      	ldrb	r3, [r7, #14]
 800ed96:	2b00      	cmp	r3, #0
 800ed98:	d00d      	beq.n	800edb6 <USBD_StdEPReq+0x146>
 800ed9a:	7bbb      	ldrb	r3, [r7, #14]
 800ed9c:	2b80      	cmp	r3, #128	@ 0x80
 800ed9e:	d00a      	beq.n	800edb6 <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800eda0:	7bbb      	ldrb	r3, [r7, #14]
 800eda2:	4619      	mov	r1, r3
 800eda4:	6878      	ldr	r0, [r7, #4]
 800eda6:	f004 fb43 	bl	8013430 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800edaa:	2180      	movs	r1, #128	@ 0x80
 800edac:	6878      	ldr	r0, [r7, #4]
 800edae:	f004 fb3f 	bl	8013430 <USBD_LL_StallEP>
 800edb2:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800edb4:	e040      	b.n	800ee38 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 800edb6:	6839      	ldr	r1, [r7, #0]
 800edb8:	6878      	ldr	r0, [r7, #4]
 800edba:	f000 fc40 	bl	800f63e <USBD_CtlError>
              break;
 800edbe:	e03b      	b.n	800ee38 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800edc0:	683b      	ldr	r3, [r7, #0]
 800edc2:	885b      	ldrh	r3, [r3, #2]
 800edc4:	2b00      	cmp	r3, #0
 800edc6:	d136      	bne.n	800ee36 <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800edc8:	7bbb      	ldrb	r3, [r7, #14]
 800edca:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800edce:	2b00      	cmp	r3, #0
 800edd0:	d004      	beq.n	800eddc <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800edd2:	7bbb      	ldrb	r3, [r7, #14]
 800edd4:	4619      	mov	r1, r3
 800edd6:	6878      	ldr	r0, [r7, #4]
 800edd8:	f004 fb49 	bl	801346e <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800eddc:	6878      	ldr	r0, [r7, #4]
 800edde:	f000 fd0c 	bl	800f7fa <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 800ede2:	7bbb      	ldrb	r3, [r7, #14]
 800ede4:	4619      	mov	r1, r3
 800ede6:	6878      	ldr	r0, [r7, #4]
 800ede8:	f7ff fde3 	bl	800e9b2 <USBD_CoreFindEP>
 800edec:	4603      	mov	r3, r0
 800edee:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800edf0:	7b7b      	ldrb	r3, [r7, #13]
 800edf2:	2bff      	cmp	r3, #255	@ 0xff
 800edf4:	d01f      	beq.n	800ee36 <USBD_StdEPReq+0x1c6>
 800edf6:	7b7b      	ldrb	r3, [r7, #13]
 800edf8:	2b00      	cmp	r3, #0
 800edfa:	d11c      	bne.n	800ee36 <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 800edfc:	7b7a      	ldrb	r2, [r7, #13]
 800edfe:	687b      	ldr	r3, [r7, #4]
 800ee00:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 800ee04:	7b7a      	ldrb	r2, [r7, #13]
 800ee06:	687b      	ldr	r3, [r7, #4]
 800ee08:	32ae      	adds	r2, #174	@ 0xae
 800ee0a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ee0e:	689b      	ldr	r3, [r3, #8]
 800ee10:	2b00      	cmp	r3, #0
 800ee12:	d010      	beq.n	800ee36 <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800ee14:	7b7a      	ldrb	r2, [r7, #13]
 800ee16:	687b      	ldr	r3, [r7, #4]
 800ee18:	32ae      	adds	r2, #174	@ 0xae
 800ee1a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ee1e:	689b      	ldr	r3, [r3, #8]
 800ee20:	6839      	ldr	r1, [r7, #0]
 800ee22:	6878      	ldr	r0, [r7, #4]
 800ee24:	4798      	blx	r3
 800ee26:	4603      	mov	r3, r0
 800ee28:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 800ee2a:	e004      	b.n	800ee36 <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 800ee2c:	6839      	ldr	r1, [r7, #0]
 800ee2e:	6878      	ldr	r0, [r7, #4]
 800ee30:	f000 fc05 	bl	800f63e <USBD_CtlError>
              break;
 800ee34:	e000      	b.n	800ee38 <USBD_StdEPReq+0x1c8>
              break;
 800ee36:	bf00      	nop
          }
          break;
 800ee38:	e0ad      	b.n	800ef96 <USBD_StdEPReq+0x326>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800ee3a:	687b      	ldr	r3, [r7, #4]
 800ee3c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ee40:	b2db      	uxtb	r3, r3
 800ee42:	2b02      	cmp	r3, #2
 800ee44:	d002      	beq.n	800ee4c <USBD_StdEPReq+0x1dc>
 800ee46:	2b03      	cmp	r3, #3
 800ee48:	d033      	beq.n	800eeb2 <USBD_StdEPReq+0x242>
 800ee4a:	e099      	b.n	800ef80 <USBD_StdEPReq+0x310>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800ee4c:	7bbb      	ldrb	r3, [r7, #14]
 800ee4e:	2b00      	cmp	r3, #0
 800ee50:	d007      	beq.n	800ee62 <USBD_StdEPReq+0x1f2>
 800ee52:	7bbb      	ldrb	r3, [r7, #14]
 800ee54:	2b80      	cmp	r3, #128	@ 0x80
 800ee56:	d004      	beq.n	800ee62 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 800ee58:	6839      	ldr	r1, [r7, #0]
 800ee5a:	6878      	ldr	r0, [r7, #4]
 800ee5c:	f000 fbef 	bl	800f63e <USBD_CtlError>
                break;
 800ee60:	e093      	b.n	800ef8a <USBD_StdEPReq+0x31a>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800ee62:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800ee66:	2b00      	cmp	r3, #0
 800ee68:	da0b      	bge.n	800ee82 <USBD_StdEPReq+0x212>
 800ee6a:	7bbb      	ldrb	r3, [r7, #14]
 800ee6c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800ee70:	4613      	mov	r3, r2
 800ee72:	009b      	lsls	r3, r3, #2
 800ee74:	4413      	add	r3, r2
 800ee76:	009b      	lsls	r3, r3, #2
 800ee78:	3310      	adds	r3, #16
 800ee7a:	687a      	ldr	r2, [r7, #4]
 800ee7c:	4413      	add	r3, r2
 800ee7e:	3304      	adds	r3, #4
 800ee80:	e00b      	b.n	800ee9a <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800ee82:	7bbb      	ldrb	r3, [r7, #14]
 800ee84:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800ee88:	4613      	mov	r3, r2
 800ee8a:	009b      	lsls	r3, r3, #2
 800ee8c:	4413      	add	r3, r2
 800ee8e:	009b      	lsls	r3, r3, #2
 800ee90:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800ee94:	687a      	ldr	r2, [r7, #4]
 800ee96:	4413      	add	r3, r2
 800ee98:	3304      	adds	r3, #4
 800ee9a:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800ee9c:	68bb      	ldr	r3, [r7, #8]
 800ee9e:	2200      	movs	r2, #0
 800eea0:	739a      	strb	r2, [r3, #14]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800eea2:	68bb      	ldr	r3, [r7, #8]
 800eea4:	330e      	adds	r3, #14
 800eea6:	2202      	movs	r2, #2
 800eea8:	4619      	mov	r1, r3
 800eeaa:	6878      	ldr	r0, [r7, #4]
 800eeac:	f000 fc44 	bl	800f738 <USBD_CtlSendData>
              break;
 800eeb0:	e06b      	b.n	800ef8a <USBD_StdEPReq+0x31a>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800eeb2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800eeb6:	2b00      	cmp	r3, #0
 800eeb8:	da11      	bge.n	800eede <USBD_StdEPReq+0x26e>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800eeba:	7bbb      	ldrb	r3, [r7, #14]
 800eebc:	f003 020f 	and.w	r2, r3, #15
 800eec0:	6879      	ldr	r1, [r7, #4]
 800eec2:	4613      	mov	r3, r2
 800eec4:	009b      	lsls	r3, r3, #2
 800eec6:	4413      	add	r3, r2
 800eec8:	009b      	lsls	r3, r3, #2
 800eeca:	440b      	add	r3, r1
 800eecc:	3323      	adds	r3, #35	@ 0x23
 800eece:	781b      	ldrb	r3, [r3, #0]
 800eed0:	2b00      	cmp	r3, #0
 800eed2:	d117      	bne.n	800ef04 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 800eed4:	6839      	ldr	r1, [r7, #0]
 800eed6:	6878      	ldr	r0, [r7, #4]
 800eed8:	f000 fbb1 	bl	800f63e <USBD_CtlError>
                  break;
 800eedc:	e055      	b.n	800ef8a <USBD_StdEPReq+0x31a>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800eede:	7bbb      	ldrb	r3, [r7, #14]
 800eee0:	f003 020f 	and.w	r2, r3, #15
 800eee4:	6879      	ldr	r1, [r7, #4]
 800eee6:	4613      	mov	r3, r2
 800eee8:	009b      	lsls	r3, r3, #2
 800eeea:	4413      	add	r3, r2
 800eeec:	009b      	lsls	r3, r3, #2
 800eeee:	440b      	add	r3, r1
 800eef0:	f203 1363 	addw	r3, r3, #355	@ 0x163
 800eef4:	781b      	ldrb	r3, [r3, #0]
 800eef6:	2b00      	cmp	r3, #0
 800eef8:	d104      	bne.n	800ef04 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 800eefa:	6839      	ldr	r1, [r7, #0]
 800eefc:	6878      	ldr	r0, [r7, #4]
 800eefe:	f000 fb9e 	bl	800f63e <USBD_CtlError>
                  break;
 800ef02:	e042      	b.n	800ef8a <USBD_StdEPReq+0x31a>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800ef04:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800ef08:	2b00      	cmp	r3, #0
 800ef0a:	da0b      	bge.n	800ef24 <USBD_StdEPReq+0x2b4>
 800ef0c:	7bbb      	ldrb	r3, [r7, #14]
 800ef0e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800ef12:	4613      	mov	r3, r2
 800ef14:	009b      	lsls	r3, r3, #2
 800ef16:	4413      	add	r3, r2
 800ef18:	009b      	lsls	r3, r3, #2
 800ef1a:	3310      	adds	r3, #16
 800ef1c:	687a      	ldr	r2, [r7, #4]
 800ef1e:	4413      	add	r3, r2
 800ef20:	3304      	adds	r3, #4
 800ef22:	e00b      	b.n	800ef3c <USBD_StdEPReq+0x2cc>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800ef24:	7bbb      	ldrb	r3, [r7, #14]
 800ef26:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800ef2a:	4613      	mov	r3, r2
 800ef2c:	009b      	lsls	r3, r3, #2
 800ef2e:	4413      	add	r3, r2
 800ef30:	009b      	lsls	r3, r3, #2
 800ef32:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800ef36:	687a      	ldr	r2, [r7, #4]
 800ef38:	4413      	add	r3, r2
 800ef3a:	3304      	adds	r3, #4
 800ef3c:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800ef3e:	7bbb      	ldrb	r3, [r7, #14]
 800ef40:	2b00      	cmp	r3, #0
 800ef42:	d002      	beq.n	800ef4a <USBD_StdEPReq+0x2da>
 800ef44:	7bbb      	ldrb	r3, [r7, #14]
 800ef46:	2b80      	cmp	r3, #128	@ 0x80
 800ef48:	d103      	bne.n	800ef52 <USBD_StdEPReq+0x2e2>
              {
                pep->status = 0x0000U;
 800ef4a:	68bb      	ldr	r3, [r7, #8]
 800ef4c:	2200      	movs	r2, #0
 800ef4e:	739a      	strb	r2, [r3, #14]
 800ef50:	e00e      	b.n	800ef70 <USBD_StdEPReq+0x300>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800ef52:	7bbb      	ldrb	r3, [r7, #14]
 800ef54:	4619      	mov	r1, r3
 800ef56:	6878      	ldr	r0, [r7, #4]
 800ef58:	f004 faa8 	bl	80134ac <USBD_LL_IsStallEP>
 800ef5c:	4603      	mov	r3, r0
 800ef5e:	2b00      	cmp	r3, #0
 800ef60:	d003      	beq.n	800ef6a <USBD_StdEPReq+0x2fa>
              {
                pep->status = 0x0001U;
 800ef62:	68bb      	ldr	r3, [r7, #8]
 800ef64:	2201      	movs	r2, #1
 800ef66:	739a      	strb	r2, [r3, #14]
 800ef68:	e002      	b.n	800ef70 <USBD_StdEPReq+0x300>
              }
              else
              {
                pep->status = 0x0000U;
 800ef6a:	68bb      	ldr	r3, [r7, #8]
 800ef6c:	2200      	movs	r2, #0
 800ef6e:	739a      	strb	r2, [r3, #14]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800ef70:	68bb      	ldr	r3, [r7, #8]
 800ef72:	330e      	adds	r3, #14
 800ef74:	2202      	movs	r2, #2
 800ef76:	4619      	mov	r1, r3
 800ef78:	6878      	ldr	r0, [r7, #4]
 800ef7a:	f000 fbdd 	bl	800f738 <USBD_CtlSendData>
              break;
 800ef7e:	e004      	b.n	800ef8a <USBD_StdEPReq+0x31a>

            default:
              USBD_CtlError(pdev, req);
 800ef80:	6839      	ldr	r1, [r7, #0]
 800ef82:	6878      	ldr	r0, [r7, #4]
 800ef84:	f000 fb5b 	bl	800f63e <USBD_CtlError>
              break;
 800ef88:	bf00      	nop
          }
          break;
 800ef8a:	e004      	b.n	800ef96 <USBD_StdEPReq+0x326>

        default:
          USBD_CtlError(pdev, req);
 800ef8c:	6839      	ldr	r1, [r7, #0]
 800ef8e:	6878      	ldr	r0, [r7, #4]
 800ef90:	f000 fb55 	bl	800f63e <USBD_CtlError>
          break;
 800ef94:	bf00      	nop
      }
      break;
 800ef96:	e005      	b.n	800efa4 <USBD_StdEPReq+0x334>

    default:
      USBD_CtlError(pdev, req);
 800ef98:	6839      	ldr	r1, [r7, #0]
 800ef9a:	6878      	ldr	r0, [r7, #4]
 800ef9c:	f000 fb4f 	bl	800f63e <USBD_CtlError>
      break;
 800efa0:	e000      	b.n	800efa4 <USBD_StdEPReq+0x334>
      break;
 800efa2:	bf00      	nop
  }

  return ret;
 800efa4:	7bfb      	ldrb	r3, [r7, #15]
}
 800efa6:	4618      	mov	r0, r3
 800efa8:	3710      	adds	r7, #16
 800efaa:	46bd      	mov	sp, r7
 800efac:	bd80      	pop	{r7, pc}
	...

0800efb0 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800efb0:	b580      	push	{r7, lr}
 800efb2:	b084      	sub	sp, #16
 800efb4:	af00      	add	r7, sp, #0
 800efb6:	6078      	str	r0, [r7, #4]
 800efb8:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800efba:	2300      	movs	r3, #0
 800efbc:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800efbe:	2300      	movs	r3, #0
 800efc0:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800efc2:	2300      	movs	r3, #0
 800efc4:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800efc6:	683b      	ldr	r3, [r7, #0]
 800efc8:	885b      	ldrh	r3, [r3, #2]
 800efca:	0a1b      	lsrs	r3, r3, #8
 800efcc:	b29b      	uxth	r3, r3
 800efce:	3b01      	subs	r3, #1
 800efd0:	2b06      	cmp	r3, #6
 800efd2:	f200 8128 	bhi.w	800f226 <USBD_GetDescriptor+0x276>
 800efd6:	a201      	add	r2, pc, #4	@ (adr r2, 800efdc <USBD_GetDescriptor+0x2c>)
 800efd8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800efdc:	0800eff9 	.word	0x0800eff9
 800efe0:	0800f011 	.word	0x0800f011
 800efe4:	0800f051 	.word	0x0800f051
 800efe8:	0800f227 	.word	0x0800f227
 800efec:	0800f227 	.word	0x0800f227
 800eff0:	0800f1c7 	.word	0x0800f1c7
 800eff4:	0800f1f3 	.word	0x0800f1f3
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800eff8:	687b      	ldr	r3, [r7, #4]
 800effa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800effe:	681b      	ldr	r3, [r3, #0]
 800f000:	687a      	ldr	r2, [r7, #4]
 800f002:	7c12      	ldrb	r2, [r2, #16]
 800f004:	f107 0108 	add.w	r1, r7, #8
 800f008:	4610      	mov	r0, r2
 800f00a:	4798      	blx	r3
 800f00c:	60f8      	str	r0, [r7, #12]
      break;
 800f00e:	e112      	b.n	800f236 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800f010:	687b      	ldr	r3, [r7, #4]
 800f012:	7c1b      	ldrb	r3, [r3, #16]
 800f014:	2b00      	cmp	r3, #0
 800f016:	d10d      	bne.n	800f034 <USBD_GetDescriptor+0x84>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 800f018:	687b      	ldr	r3, [r7, #4]
 800f01a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f01e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f020:	f107 0208 	add.w	r2, r7, #8
 800f024:	4610      	mov	r0, r2
 800f026:	4798      	blx	r3
 800f028:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800f02a:	68fb      	ldr	r3, [r7, #12]
 800f02c:	3301      	adds	r3, #1
 800f02e:	2202      	movs	r2, #2
 800f030:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800f032:	e100      	b.n	800f236 <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 800f034:	687b      	ldr	r3, [r7, #4]
 800f036:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f03a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f03c:	f107 0208 	add.w	r2, r7, #8
 800f040:	4610      	mov	r0, r2
 800f042:	4798      	blx	r3
 800f044:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800f046:	68fb      	ldr	r3, [r7, #12]
 800f048:	3301      	adds	r3, #1
 800f04a:	2202      	movs	r2, #2
 800f04c:	701a      	strb	r2, [r3, #0]
      break;
 800f04e:	e0f2      	b.n	800f236 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800f050:	683b      	ldr	r3, [r7, #0]
 800f052:	885b      	ldrh	r3, [r3, #2]
 800f054:	b2db      	uxtb	r3, r3
 800f056:	2b05      	cmp	r3, #5
 800f058:	f200 80ac 	bhi.w	800f1b4 <USBD_GetDescriptor+0x204>
 800f05c:	a201      	add	r2, pc, #4	@ (adr r2, 800f064 <USBD_GetDescriptor+0xb4>)
 800f05e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f062:	bf00      	nop
 800f064:	0800f07d 	.word	0x0800f07d
 800f068:	0800f0b1 	.word	0x0800f0b1
 800f06c:	0800f0e5 	.word	0x0800f0e5
 800f070:	0800f119 	.word	0x0800f119
 800f074:	0800f14d 	.word	0x0800f14d
 800f078:	0800f181 	.word	0x0800f181
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800f07c:	687b      	ldr	r3, [r7, #4]
 800f07e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800f082:	685b      	ldr	r3, [r3, #4]
 800f084:	2b00      	cmp	r3, #0
 800f086:	d00b      	beq.n	800f0a0 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800f088:	687b      	ldr	r3, [r7, #4]
 800f08a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800f08e:	685b      	ldr	r3, [r3, #4]
 800f090:	687a      	ldr	r2, [r7, #4]
 800f092:	7c12      	ldrb	r2, [r2, #16]
 800f094:	f107 0108 	add.w	r1, r7, #8
 800f098:	4610      	mov	r0, r2
 800f09a:	4798      	blx	r3
 800f09c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800f09e:	e091      	b.n	800f1c4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800f0a0:	6839      	ldr	r1, [r7, #0]
 800f0a2:	6878      	ldr	r0, [r7, #4]
 800f0a4:	f000 facb 	bl	800f63e <USBD_CtlError>
            err++;
 800f0a8:	7afb      	ldrb	r3, [r7, #11]
 800f0aa:	3301      	adds	r3, #1
 800f0ac:	72fb      	strb	r3, [r7, #11]
          break;
 800f0ae:	e089      	b.n	800f1c4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800f0b0:	687b      	ldr	r3, [r7, #4]
 800f0b2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800f0b6:	689b      	ldr	r3, [r3, #8]
 800f0b8:	2b00      	cmp	r3, #0
 800f0ba:	d00b      	beq.n	800f0d4 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800f0bc:	687b      	ldr	r3, [r7, #4]
 800f0be:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800f0c2:	689b      	ldr	r3, [r3, #8]
 800f0c4:	687a      	ldr	r2, [r7, #4]
 800f0c6:	7c12      	ldrb	r2, [r2, #16]
 800f0c8:	f107 0108 	add.w	r1, r7, #8
 800f0cc:	4610      	mov	r0, r2
 800f0ce:	4798      	blx	r3
 800f0d0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800f0d2:	e077      	b.n	800f1c4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800f0d4:	6839      	ldr	r1, [r7, #0]
 800f0d6:	6878      	ldr	r0, [r7, #4]
 800f0d8:	f000 fab1 	bl	800f63e <USBD_CtlError>
            err++;
 800f0dc:	7afb      	ldrb	r3, [r7, #11]
 800f0de:	3301      	adds	r3, #1
 800f0e0:	72fb      	strb	r3, [r7, #11]
          break;
 800f0e2:	e06f      	b.n	800f1c4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800f0e4:	687b      	ldr	r3, [r7, #4]
 800f0e6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800f0ea:	68db      	ldr	r3, [r3, #12]
 800f0ec:	2b00      	cmp	r3, #0
 800f0ee:	d00b      	beq.n	800f108 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800f0f0:	687b      	ldr	r3, [r7, #4]
 800f0f2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800f0f6:	68db      	ldr	r3, [r3, #12]
 800f0f8:	687a      	ldr	r2, [r7, #4]
 800f0fa:	7c12      	ldrb	r2, [r2, #16]
 800f0fc:	f107 0108 	add.w	r1, r7, #8
 800f100:	4610      	mov	r0, r2
 800f102:	4798      	blx	r3
 800f104:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800f106:	e05d      	b.n	800f1c4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800f108:	6839      	ldr	r1, [r7, #0]
 800f10a:	6878      	ldr	r0, [r7, #4]
 800f10c:	f000 fa97 	bl	800f63e <USBD_CtlError>
            err++;
 800f110:	7afb      	ldrb	r3, [r7, #11]
 800f112:	3301      	adds	r3, #1
 800f114:	72fb      	strb	r3, [r7, #11]
          break;
 800f116:	e055      	b.n	800f1c4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800f118:	687b      	ldr	r3, [r7, #4]
 800f11a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800f11e:	691b      	ldr	r3, [r3, #16]
 800f120:	2b00      	cmp	r3, #0
 800f122:	d00b      	beq.n	800f13c <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800f124:	687b      	ldr	r3, [r7, #4]
 800f126:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800f12a:	691b      	ldr	r3, [r3, #16]
 800f12c:	687a      	ldr	r2, [r7, #4]
 800f12e:	7c12      	ldrb	r2, [r2, #16]
 800f130:	f107 0108 	add.w	r1, r7, #8
 800f134:	4610      	mov	r0, r2
 800f136:	4798      	blx	r3
 800f138:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800f13a:	e043      	b.n	800f1c4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800f13c:	6839      	ldr	r1, [r7, #0]
 800f13e:	6878      	ldr	r0, [r7, #4]
 800f140:	f000 fa7d 	bl	800f63e <USBD_CtlError>
            err++;
 800f144:	7afb      	ldrb	r3, [r7, #11]
 800f146:	3301      	adds	r3, #1
 800f148:	72fb      	strb	r3, [r7, #11]
          break;
 800f14a:	e03b      	b.n	800f1c4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800f14c:	687b      	ldr	r3, [r7, #4]
 800f14e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800f152:	695b      	ldr	r3, [r3, #20]
 800f154:	2b00      	cmp	r3, #0
 800f156:	d00b      	beq.n	800f170 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800f158:	687b      	ldr	r3, [r7, #4]
 800f15a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800f15e:	695b      	ldr	r3, [r3, #20]
 800f160:	687a      	ldr	r2, [r7, #4]
 800f162:	7c12      	ldrb	r2, [r2, #16]
 800f164:	f107 0108 	add.w	r1, r7, #8
 800f168:	4610      	mov	r0, r2
 800f16a:	4798      	blx	r3
 800f16c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800f16e:	e029      	b.n	800f1c4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800f170:	6839      	ldr	r1, [r7, #0]
 800f172:	6878      	ldr	r0, [r7, #4]
 800f174:	f000 fa63 	bl	800f63e <USBD_CtlError>
            err++;
 800f178:	7afb      	ldrb	r3, [r7, #11]
 800f17a:	3301      	adds	r3, #1
 800f17c:	72fb      	strb	r3, [r7, #11]
          break;
 800f17e:	e021      	b.n	800f1c4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800f180:	687b      	ldr	r3, [r7, #4]
 800f182:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800f186:	699b      	ldr	r3, [r3, #24]
 800f188:	2b00      	cmp	r3, #0
 800f18a:	d00b      	beq.n	800f1a4 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800f18c:	687b      	ldr	r3, [r7, #4]
 800f18e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800f192:	699b      	ldr	r3, [r3, #24]
 800f194:	687a      	ldr	r2, [r7, #4]
 800f196:	7c12      	ldrb	r2, [r2, #16]
 800f198:	f107 0108 	add.w	r1, r7, #8
 800f19c:	4610      	mov	r0, r2
 800f19e:	4798      	blx	r3
 800f1a0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800f1a2:	e00f      	b.n	800f1c4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800f1a4:	6839      	ldr	r1, [r7, #0]
 800f1a6:	6878      	ldr	r0, [r7, #4]
 800f1a8:	f000 fa49 	bl	800f63e <USBD_CtlError>
            err++;
 800f1ac:	7afb      	ldrb	r3, [r7, #11]
 800f1ae:	3301      	adds	r3, #1
 800f1b0:	72fb      	strb	r3, [r7, #11]
          break;
 800f1b2:	e007      	b.n	800f1c4 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800f1b4:	6839      	ldr	r1, [r7, #0]
 800f1b6:	6878      	ldr	r0, [r7, #4]
 800f1b8:	f000 fa41 	bl	800f63e <USBD_CtlError>
          err++;
 800f1bc:	7afb      	ldrb	r3, [r7, #11]
 800f1be:	3301      	adds	r3, #1
 800f1c0:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 800f1c2:	bf00      	nop
      }
      break;
 800f1c4:	e037      	b.n	800f236 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800f1c6:	687b      	ldr	r3, [r7, #4]
 800f1c8:	7c1b      	ldrb	r3, [r3, #16]
 800f1ca:	2b00      	cmp	r3, #0
 800f1cc:	d109      	bne.n	800f1e2 <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 800f1ce:	687b      	ldr	r3, [r7, #4]
 800f1d0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f1d4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800f1d6:	f107 0208 	add.w	r2, r7, #8
 800f1da:	4610      	mov	r0, r2
 800f1dc:	4798      	blx	r3
 800f1de:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800f1e0:	e029      	b.n	800f236 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800f1e2:	6839      	ldr	r1, [r7, #0]
 800f1e4:	6878      	ldr	r0, [r7, #4]
 800f1e6:	f000 fa2a 	bl	800f63e <USBD_CtlError>
        err++;
 800f1ea:	7afb      	ldrb	r3, [r7, #11]
 800f1ec:	3301      	adds	r3, #1
 800f1ee:	72fb      	strb	r3, [r7, #11]
      break;
 800f1f0:	e021      	b.n	800f236 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800f1f2:	687b      	ldr	r3, [r7, #4]
 800f1f4:	7c1b      	ldrb	r3, [r3, #16]
 800f1f6:	2b00      	cmp	r3, #0
 800f1f8:	d10d      	bne.n	800f216 <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800f1fa:	687b      	ldr	r3, [r7, #4]
 800f1fc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f200:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f202:	f107 0208 	add.w	r2, r7, #8
 800f206:	4610      	mov	r0, r2
 800f208:	4798      	blx	r3
 800f20a:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800f20c:	68fb      	ldr	r3, [r7, #12]
 800f20e:	3301      	adds	r3, #1
 800f210:	2207      	movs	r2, #7
 800f212:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800f214:	e00f      	b.n	800f236 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800f216:	6839      	ldr	r1, [r7, #0]
 800f218:	6878      	ldr	r0, [r7, #4]
 800f21a:	f000 fa10 	bl	800f63e <USBD_CtlError>
        err++;
 800f21e:	7afb      	ldrb	r3, [r7, #11]
 800f220:	3301      	adds	r3, #1
 800f222:	72fb      	strb	r3, [r7, #11]
      break;
 800f224:	e007      	b.n	800f236 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800f226:	6839      	ldr	r1, [r7, #0]
 800f228:	6878      	ldr	r0, [r7, #4]
 800f22a:	f000 fa08 	bl	800f63e <USBD_CtlError>
      err++;
 800f22e:	7afb      	ldrb	r3, [r7, #11]
 800f230:	3301      	adds	r3, #1
 800f232:	72fb      	strb	r3, [r7, #11]
      break;
 800f234:	bf00      	nop
  }

  if (err != 0U)
 800f236:	7afb      	ldrb	r3, [r7, #11]
 800f238:	2b00      	cmp	r3, #0
 800f23a:	d11e      	bne.n	800f27a <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 800f23c:	683b      	ldr	r3, [r7, #0]
 800f23e:	88db      	ldrh	r3, [r3, #6]
 800f240:	2b00      	cmp	r3, #0
 800f242:	d016      	beq.n	800f272 <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 800f244:	893b      	ldrh	r3, [r7, #8]
 800f246:	2b00      	cmp	r3, #0
 800f248:	d00e      	beq.n	800f268 <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 800f24a:	683b      	ldr	r3, [r7, #0]
 800f24c:	88da      	ldrh	r2, [r3, #6]
 800f24e:	893b      	ldrh	r3, [r7, #8]
 800f250:	4293      	cmp	r3, r2
 800f252:	bf28      	it	cs
 800f254:	4613      	movcs	r3, r2
 800f256:	b29b      	uxth	r3, r3
 800f258:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800f25a:	893b      	ldrh	r3, [r7, #8]
 800f25c:	461a      	mov	r2, r3
 800f25e:	68f9      	ldr	r1, [r7, #12]
 800f260:	6878      	ldr	r0, [r7, #4]
 800f262:	f000 fa69 	bl	800f738 <USBD_CtlSendData>
 800f266:	e009      	b.n	800f27c <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800f268:	6839      	ldr	r1, [r7, #0]
 800f26a:	6878      	ldr	r0, [r7, #4]
 800f26c:	f000 f9e7 	bl	800f63e <USBD_CtlError>
 800f270:	e004      	b.n	800f27c <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800f272:	6878      	ldr	r0, [r7, #4]
 800f274:	f000 fac1 	bl	800f7fa <USBD_CtlSendStatus>
 800f278:	e000      	b.n	800f27c <USBD_GetDescriptor+0x2cc>
    return;
 800f27a:	bf00      	nop
  }
}
 800f27c:	3710      	adds	r7, #16
 800f27e:	46bd      	mov	sp, r7
 800f280:	bd80      	pop	{r7, pc}
 800f282:	bf00      	nop

0800f284 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f284:	b580      	push	{r7, lr}
 800f286:	b084      	sub	sp, #16
 800f288:	af00      	add	r7, sp, #0
 800f28a:	6078      	str	r0, [r7, #4]
 800f28c:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800f28e:	683b      	ldr	r3, [r7, #0]
 800f290:	889b      	ldrh	r3, [r3, #4]
 800f292:	2b00      	cmp	r3, #0
 800f294:	d131      	bne.n	800f2fa <USBD_SetAddress+0x76>
 800f296:	683b      	ldr	r3, [r7, #0]
 800f298:	88db      	ldrh	r3, [r3, #6]
 800f29a:	2b00      	cmp	r3, #0
 800f29c:	d12d      	bne.n	800f2fa <USBD_SetAddress+0x76>
 800f29e:	683b      	ldr	r3, [r7, #0]
 800f2a0:	885b      	ldrh	r3, [r3, #2]
 800f2a2:	2b7f      	cmp	r3, #127	@ 0x7f
 800f2a4:	d829      	bhi.n	800f2fa <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800f2a6:	683b      	ldr	r3, [r7, #0]
 800f2a8:	885b      	ldrh	r3, [r3, #2]
 800f2aa:	b2db      	uxtb	r3, r3
 800f2ac:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800f2b0:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800f2b2:	687b      	ldr	r3, [r7, #4]
 800f2b4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800f2b8:	b2db      	uxtb	r3, r3
 800f2ba:	2b03      	cmp	r3, #3
 800f2bc:	d104      	bne.n	800f2c8 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800f2be:	6839      	ldr	r1, [r7, #0]
 800f2c0:	6878      	ldr	r0, [r7, #4]
 800f2c2:	f000 f9bc 	bl	800f63e <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800f2c6:	e01d      	b.n	800f304 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800f2c8:	687b      	ldr	r3, [r7, #4]
 800f2ca:	7bfa      	ldrb	r2, [r7, #15]
 800f2cc:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800f2d0:	7bfb      	ldrb	r3, [r7, #15]
 800f2d2:	4619      	mov	r1, r3
 800f2d4:	6878      	ldr	r0, [r7, #4]
 800f2d6:	f004 f915 	bl	8013504 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800f2da:	6878      	ldr	r0, [r7, #4]
 800f2dc:	f000 fa8d 	bl	800f7fa <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800f2e0:	7bfb      	ldrb	r3, [r7, #15]
 800f2e2:	2b00      	cmp	r3, #0
 800f2e4:	d004      	beq.n	800f2f0 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800f2e6:	687b      	ldr	r3, [r7, #4]
 800f2e8:	2202      	movs	r2, #2
 800f2ea:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800f2ee:	e009      	b.n	800f304 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800f2f0:	687b      	ldr	r3, [r7, #4]
 800f2f2:	2201      	movs	r2, #1
 800f2f4:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800f2f8:	e004      	b.n	800f304 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800f2fa:	6839      	ldr	r1, [r7, #0]
 800f2fc:	6878      	ldr	r0, [r7, #4]
 800f2fe:	f000 f99e 	bl	800f63e <USBD_CtlError>
  }
}
 800f302:	bf00      	nop
 800f304:	bf00      	nop
 800f306:	3710      	adds	r7, #16
 800f308:	46bd      	mov	sp, r7
 800f30a:	bd80      	pop	{r7, pc}

0800f30c <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f30c:	b580      	push	{r7, lr}
 800f30e:	b084      	sub	sp, #16
 800f310:	af00      	add	r7, sp, #0
 800f312:	6078      	str	r0, [r7, #4]
 800f314:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800f316:	2300      	movs	r3, #0
 800f318:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800f31a:	683b      	ldr	r3, [r7, #0]
 800f31c:	885b      	ldrh	r3, [r3, #2]
 800f31e:	b2da      	uxtb	r2, r3
 800f320:	4b4e      	ldr	r3, [pc, #312]	@ (800f45c <USBD_SetConfig+0x150>)
 800f322:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800f324:	4b4d      	ldr	r3, [pc, #308]	@ (800f45c <USBD_SetConfig+0x150>)
 800f326:	781b      	ldrb	r3, [r3, #0]
 800f328:	2b01      	cmp	r3, #1
 800f32a:	d905      	bls.n	800f338 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800f32c:	6839      	ldr	r1, [r7, #0]
 800f32e:	6878      	ldr	r0, [r7, #4]
 800f330:	f000 f985 	bl	800f63e <USBD_CtlError>
    return USBD_FAIL;
 800f334:	2303      	movs	r3, #3
 800f336:	e08c      	b.n	800f452 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 800f338:	687b      	ldr	r3, [r7, #4]
 800f33a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800f33e:	b2db      	uxtb	r3, r3
 800f340:	2b02      	cmp	r3, #2
 800f342:	d002      	beq.n	800f34a <USBD_SetConfig+0x3e>
 800f344:	2b03      	cmp	r3, #3
 800f346:	d029      	beq.n	800f39c <USBD_SetConfig+0x90>
 800f348:	e075      	b.n	800f436 <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800f34a:	4b44      	ldr	r3, [pc, #272]	@ (800f45c <USBD_SetConfig+0x150>)
 800f34c:	781b      	ldrb	r3, [r3, #0]
 800f34e:	2b00      	cmp	r3, #0
 800f350:	d020      	beq.n	800f394 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 800f352:	4b42      	ldr	r3, [pc, #264]	@ (800f45c <USBD_SetConfig+0x150>)
 800f354:	781b      	ldrb	r3, [r3, #0]
 800f356:	461a      	mov	r2, r3
 800f358:	687b      	ldr	r3, [r7, #4]
 800f35a:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800f35c:	4b3f      	ldr	r3, [pc, #252]	@ (800f45c <USBD_SetConfig+0x150>)
 800f35e:	781b      	ldrb	r3, [r3, #0]
 800f360:	4619      	mov	r1, r3
 800f362:	6878      	ldr	r0, [r7, #4]
 800f364:	f7fe ffcd 	bl	800e302 <USBD_SetClassConfig>
 800f368:	4603      	mov	r3, r0
 800f36a:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800f36c:	7bfb      	ldrb	r3, [r7, #15]
 800f36e:	2b00      	cmp	r3, #0
 800f370:	d008      	beq.n	800f384 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 800f372:	6839      	ldr	r1, [r7, #0]
 800f374:	6878      	ldr	r0, [r7, #4]
 800f376:	f000 f962 	bl	800f63e <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800f37a:	687b      	ldr	r3, [r7, #4]
 800f37c:	2202      	movs	r2, #2
 800f37e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800f382:	e065      	b.n	800f450 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800f384:	6878      	ldr	r0, [r7, #4]
 800f386:	f000 fa38 	bl	800f7fa <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800f38a:	687b      	ldr	r3, [r7, #4]
 800f38c:	2203      	movs	r2, #3
 800f38e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800f392:	e05d      	b.n	800f450 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800f394:	6878      	ldr	r0, [r7, #4]
 800f396:	f000 fa30 	bl	800f7fa <USBD_CtlSendStatus>
      break;
 800f39a:	e059      	b.n	800f450 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800f39c:	4b2f      	ldr	r3, [pc, #188]	@ (800f45c <USBD_SetConfig+0x150>)
 800f39e:	781b      	ldrb	r3, [r3, #0]
 800f3a0:	2b00      	cmp	r3, #0
 800f3a2:	d112      	bne.n	800f3ca <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800f3a4:	687b      	ldr	r3, [r7, #4]
 800f3a6:	2202      	movs	r2, #2
 800f3a8:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 800f3ac:	4b2b      	ldr	r3, [pc, #172]	@ (800f45c <USBD_SetConfig+0x150>)
 800f3ae:	781b      	ldrb	r3, [r3, #0]
 800f3b0:	461a      	mov	r2, r3
 800f3b2:	687b      	ldr	r3, [r7, #4]
 800f3b4:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800f3b6:	4b29      	ldr	r3, [pc, #164]	@ (800f45c <USBD_SetConfig+0x150>)
 800f3b8:	781b      	ldrb	r3, [r3, #0]
 800f3ba:	4619      	mov	r1, r3
 800f3bc:	6878      	ldr	r0, [r7, #4]
 800f3be:	f7fe ffbc 	bl	800e33a <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800f3c2:	6878      	ldr	r0, [r7, #4]
 800f3c4:	f000 fa19 	bl	800f7fa <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800f3c8:	e042      	b.n	800f450 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 800f3ca:	4b24      	ldr	r3, [pc, #144]	@ (800f45c <USBD_SetConfig+0x150>)
 800f3cc:	781b      	ldrb	r3, [r3, #0]
 800f3ce:	461a      	mov	r2, r3
 800f3d0:	687b      	ldr	r3, [r7, #4]
 800f3d2:	685b      	ldr	r3, [r3, #4]
 800f3d4:	429a      	cmp	r2, r3
 800f3d6:	d02a      	beq.n	800f42e <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800f3d8:	687b      	ldr	r3, [r7, #4]
 800f3da:	685b      	ldr	r3, [r3, #4]
 800f3dc:	b2db      	uxtb	r3, r3
 800f3de:	4619      	mov	r1, r3
 800f3e0:	6878      	ldr	r0, [r7, #4]
 800f3e2:	f7fe ffaa 	bl	800e33a <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800f3e6:	4b1d      	ldr	r3, [pc, #116]	@ (800f45c <USBD_SetConfig+0x150>)
 800f3e8:	781b      	ldrb	r3, [r3, #0]
 800f3ea:	461a      	mov	r2, r3
 800f3ec:	687b      	ldr	r3, [r7, #4]
 800f3ee:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800f3f0:	4b1a      	ldr	r3, [pc, #104]	@ (800f45c <USBD_SetConfig+0x150>)
 800f3f2:	781b      	ldrb	r3, [r3, #0]
 800f3f4:	4619      	mov	r1, r3
 800f3f6:	6878      	ldr	r0, [r7, #4]
 800f3f8:	f7fe ff83 	bl	800e302 <USBD_SetClassConfig>
 800f3fc:	4603      	mov	r3, r0
 800f3fe:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800f400:	7bfb      	ldrb	r3, [r7, #15]
 800f402:	2b00      	cmp	r3, #0
 800f404:	d00f      	beq.n	800f426 <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 800f406:	6839      	ldr	r1, [r7, #0]
 800f408:	6878      	ldr	r0, [r7, #4]
 800f40a:	f000 f918 	bl	800f63e <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800f40e:	687b      	ldr	r3, [r7, #4]
 800f410:	685b      	ldr	r3, [r3, #4]
 800f412:	b2db      	uxtb	r3, r3
 800f414:	4619      	mov	r1, r3
 800f416:	6878      	ldr	r0, [r7, #4]
 800f418:	f7fe ff8f 	bl	800e33a <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800f41c:	687b      	ldr	r3, [r7, #4]
 800f41e:	2202      	movs	r2, #2
 800f420:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800f424:	e014      	b.n	800f450 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800f426:	6878      	ldr	r0, [r7, #4]
 800f428:	f000 f9e7 	bl	800f7fa <USBD_CtlSendStatus>
      break;
 800f42c:	e010      	b.n	800f450 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800f42e:	6878      	ldr	r0, [r7, #4]
 800f430:	f000 f9e3 	bl	800f7fa <USBD_CtlSendStatus>
      break;
 800f434:	e00c      	b.n	800f450 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 800f436:	6839      	ldr	r1, [r7, #0]
 800f438:	6878      	ldr	r0, [r7, #4]
 800f43a:	f000 f900 	bl	800f63e <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800f43e:	4b07      	ldr	r3, [pc, #28]	@ (800f45c <USBD_SetConfig+0x150>)
 800f440:	781b      	ldrb	r3, [r3, #0]
 800f442:	4619      	mov	r1, r3
 800f444:	6878      	ldr	r0, [r7, #4]
 800f446:	f7fe ff78 	bl	800e33a <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800f44a:	2303      	movs	r3, #3
 800f44c:	73fb      	strb	r3, [r7, #15]
      break;
 800f44e:	bf00      	nop
  }

  return ret;
 800f450:	7bfb      	ldrb	r3, [r7, #15]
}
 800f452:	4618      	mov	r0, r3
 800f454:	3710      	adds	r7, #16
 800f456:	46bd      	mov	sp, r7
 800f458:	bd80      	pop	{r7, pc}
 800f45a:	bf00      	nop
 800f45c:	20002d44 	.word	0x20002d44

0800f460 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f460:	b580      	push	{r7, lr}
 800f462:	b082      	sub	sp, #8
 800f464:	af00      	add	r7, sp, #0
 800f466:	6078      	str	r0, [r7, #4]
 800f468:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800f46a:	683b      	ldr	r3, [r7, #0]
 800f46c:	88db      	ldrh	r3, [r3, #6]
 800f46e:	2b01      	cmp	r3, #1
 800f470:	d004      	beq.n	800f47c <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800f472:	6839      	ldr	r1, [r7, #0]
 800f474:	6878      	ldr	r0, [r7, #4]
 800f476:	f000 f8e2 	bl	800f63e <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800f47a:	e023      	b.n	800f4c4 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800f47c:	687b      	ldr	r3, [r7, #4]
 800f47e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800f482:	b2db      	uxtb	r3, r3
 800f484:	2b02      	cmp	r3, #2
 800f486:	dc02      	bgt.n	800f48e <USBD_GetConfig+0x2e>
 800f488:	2b00      	cmp	r3, #0
 800f48a:	dc03      	bgt.n	800f494 <USBD_GetConfig+0x34>
 800f48c:	e015      	b.n	800f4ba <USBD_GetConfig+0x5a>
 800f48e:	2b03      	cmp	r3, #3
 800f490:	d00b      	beq.n	800f4aa <USBD_GetConfig+0x4a>
 800f492:	e012      	b.n	800f4ba <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800f494:	687b      	ldr	r3, [r7, #4]
 800f496:	2200      	movs	r2, #0
 800f498:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800f49a:	687b      	ldr	r3, [r7, #4]
 800f49c:	3308      	adds	r3, #8
 800f49e:	2201      	movs	r2, #1
 800f4a0:	4619      	mov	r1, r3
 800f4a2:	6878      	ldr	r0, [r7, #4]
 800f4a4:	f000 f948 	bl	800f738 <USBD_CtlSendData>
        break;
 800f4a8:	e00c      	b.n	800f4c4 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800f4aa:	687b      	ldr	r3, [r7, #4]
 800f4ac:	3304      	adds	r3, #4
 800f4ae:	2201      	movs	r2, #1
 800f4b0:	4619      	mov	r1, r3
 800f4b2:	6878      	ldr	r0, [r7, #4]
 800f4b4:	f000 f940 	bl	800f738 <USBD_CtlSendData>
        break;
 800f4b8:	e004      	b.n	800f4c4 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800f4ba:	6839      	ldr	r1, [r7, #0]
 800f4bc:	6878      	ldr	r0, [r7, #4]
 800f4be:	f000 f8be 	bl	800f63e <USBD_CtlError>
        break;
 800f4c2:	bf00      	nop
}
 800f4c4:	bf00      	nop
 800f4c6:	3708      	adds	r7, #8
 800f4c8:	46bd      	mov	sp, r7
 800f4ca:	bd80      	pop	{r7, pc}

0800f4cc <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f4cc:	b580      	push	{r7, lr}
 800f4ce:	b082      	sub	sp, #8
 800f4d0:	af00      	add	r7, sp, #0
 800f4d2:	6078      	str	r0, [r7, #4]
 800f4d4:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800f4d6:	687b      	ldr	r3, [r7, #4]
 800f4d8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800f4dc:	b2db      	uxtb	r3, r3
 800f4de:	3b01      	subs	r3, #1
 800f4e0:	2b02      	cmp	r3, #2
 800f4e2:	d81e      	bhi.n	800f522 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800f4e4:	683b      	ldr	r3, [r7, #0]
 800f4e6:	88db      	ldrh	r3, [r3, #6]
 800f4e8:	2b02      	cmp	r3, #2
 800f4ea:	d004      	beq.n	800f4f6 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800f4ec:	6839      	ldr	r1, [r7, #0]
 800f4ee:	6878      	ldr	r0, [r7, #4]
 800f4f0:	f000 f8a5 	bl	800f63e <USBD_CtlError>
        break;
 800f4f4:	e01a      	b.n	800f52c <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800f4f6:	687b      	ldr	r3, [r7, #4]
 800f4f8:	2201      	movs	r2, #1
 800f4fa:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 800f4fc:	687b      	ldr	r3, [r7, #4]
 800f4fe:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 800f502:	2b00      	cmp	r3, #0
 800f504:	d005      	beq.n	800f512 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800f506:	687b      	ldr	r3, [r7, #4]
 800f508:	68db      	ldr	r3, [r3, #12]
 800f50a:	f043 0202 	orr.w	r2, r3, #2
 800f50e:	687b      	ldr	r3, [r7, #4]
 800f510:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800f512:	687b      	ldr	r3, [r7, #4]
 800f514:	330c      	adds	r3, #12
 800f516:	2202      	movs	r2, #2
 800f518:	4619      	mov	r1, r3
 800f51a:	6878      	ldr	r0, [r7, #4]
 800f51c:	f000 f90c 	bl	800f738 <USBD_CtlSendData>
      break;
 800f520:	e004      	b.n	800f52c <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800f522:	6839      	ldr	r1, [r7, #0]
 800f524:	6878      	ldr	r0, [r7, #4]
 800f526:	f000 f88a 	bl	800f63e <USBD_CtlError>
      break;
 800f52a:	bf00      	nop
  }
}
 800f52c:	bf00      	nop
 800f52e:	3708      	adds	r7, #8
 800f530:	46bd      	mov	sp, r7
 800f532:	bd80      	pop	{r7, pc}

0800f534 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f534:	b580      	push	{r7, lr}
 800f536:	b082      	sub	sp, #8
 800f538:	af00      	add	r7, sp, #0
 800f53a:	6078      	str	r0, [r7, #4]
 800f53c:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800f53e:	683b      	ldr	r3, [r7, #0]
 800f540:	885b      	ldrh	r3, [r3, #2]
 800f542:	2b01      	cmp	r3, #1
 800f544:	d107      	bne.n	800f556 <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 800f546:	687b      	ldr	r3, [r7, #4]
 800f548:	2201      	movs	r2, #1
 800f54a:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800f54e:	6878      	ldr	r0, [r7, #4]
 800f550:	f000 f953 	bl	800f7fa <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 800f554:	e013      	b.n	800f57e <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800f556:	683b      	ldr	r3, [r7, #0]
 800f558:	885b      	ldrh	r3, [r3, #2]
 800f55a:	2b02      	cmp	r3, #2
 800f55c:	d10b      	bne.n	800f576 <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 800f55e:	683b      	ldr	r3, [r7, #0]
 800f560:	889b      	ldrh	r3, [r3, #4]
 800f562:	0a1b      	lsrs	r3, r3, #8
 800f564:	b29b      	uxth	r3, r3
 800f566:	b2da      	uxtb	r2, r3
 800f568:	687b      	ldr	r3, [r7, #4]
 800f56a:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800f56e:	6878      	ldr	r0, [r7, #4]
 800f570:	f000 f943 	bl	800f7fa <USBD_CtlSendStatus>
}
 800f574:	e003      	b.n	800f57e <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 800f576:	6839      	ldr	r1, [r7, #0]
 800f578:	6878      	ldr	r0, [r7, #4]
 800f57a:	f000 f860 	bl	800f63e <USBD_CtlError>
}
 800f57e:	bf00      	nop
 800f580:	3708      	adds	r7, #8
 800f582:	46bd      	mov	sp, r7
 800f584:	bd80      	pop	{r7, pc}

0800f586 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f586:	b580      	push	{r7, lr}
 800f588:	b082      	sub	sp, #8
 800f58a:	af00      	add	r7, sp, #0
 800f58c:	6078      	str	r0, [r7, #4]
 800f58e:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800f590:	687b      	ldr	r3, [r7, #4]
 800f592:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800f596:	b2db      	uxtb	r3, r3
 800f598:	3b01      	subs	r3, #1
 800f59a:	2b02      	cmp	r3, #2
 800f59c:	d80b      	bhi.n	800f5b6 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800f59e:	683b      	ldr	r3, [r7, #0]
 800f5a0:	885b      	ldrh	r3, [r3, #2]
 800f5a2:	2b01      	cmp	r3, #1
 800f5a4:	d10c      	bne.n	800f5c0 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800f5a6:	687b      	ldr	r3, [r7, #4]
 800f5a8:	2200      	movs	r2, #0
 800f5aa:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800f5ae:	6878      	ldr	r0, [r7, #4]
 800f5b0:	f000 f923 	bl	800f7fa <USBD_CtlSendStatus>
      }
      break;
 800f5b4:	e004      	b.n	800f5c0 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800f5b6:	6839      	ldr	r1, [r7, #0]
 800f5b8:	6878      	ldr	r0, [r7, #4]
 800f5ba:	f000 f840 	bl	800f63e <USBD_CtlError>
      break;
 800f5be:	e000      	b.n	800f5c2 <USBD_ClrFeature+0x3c>
      break;
 800f5c0:	bf00      	nop
  }
}
 800f5c2:	bf00      	nop
 800f5c4:	3708      	adds	r7, #8
 800f5c6:	46bd      	mov	sp, r7
 800f5c8:	bd80      	pop	{r7, pc}

0800f5ca <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800f5ca:	b580      	push	{r7, lr}
 800f5cc:	b084      	sub	sp, #16
 800f5ce:	af00      	add	r7, sp, #0
 800f5d0:	6078      	str	r0, [r7, #4]
 800f5d2:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800f5d4:	683b      	ldr	r3, [r7, #0]
 800f5d6:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800f5d8:	68fb      	ldr	r3, [r7, #12]
 800f5da:	781a      	ldrb	r2, [r3, #0]
 800f5dc:	687b      	ldr	r3, [r7, #4]
 800f5de:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800f5e0:	68fb      	ldr	r3, [r7, #12]
 800f5e2:	3301      	adds	r3, #1
 800f5e4:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800f5e6:	68fb      	ldr	r3, [r7, #12]
 800f5e8:	781a      	ldrb	r2, [r3, #0]
 800f5ea:	687b      	ldr	r3, [r7, #4]
 800f5ec:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800f5ee:	68fb      	ldr	r3, [r7, #12]
 800f5f0:	3301      	adds	r3, #1
 800f5f2:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800f5f4:	68f8      	ldr	r0, [r7, #12]
 800f5f6:	f7ff fa3d 	bl	800ea74 <SWAPBYTE>
 800f5fa:	4603      	mov	r3, r0
 800f5fc:	461a      	mov	r2, r3
 800f5fe:	687b      	ldr	r3, [r7, #4]
 800f600:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800f602:	68fb      	ldr	r3, [r7, #12]
 800f604:	3301      	adds	r3, #1
 800f606:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800f608:	68fb      	ldr	r3, [r7, #12]
 800f60a:	3301      	adds	r3, #1
 800f60c:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800f60e:	68f8      	ldr	r0, [r7, #12]
 800f610:	f7ff fa30 	bl	800ea74 <SWAPBYTE>
 800f614:	4603      	mov	r3, r0
 800f616:	461a      	mov	r2, r3
 800f618:	687b      	ldr	r3, [r7, #4]
 800f61a:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800f61c:	68fb      	ldr	r3, [r7, #12]
 800f61e:	3301      	adds	r3, #1
 800f620:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800f622:	68fb      	ldr	r3, [r7, #12]
 800f624:	3301      	adds	r3, #1
 800f626:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800f628:	68f8      	ldr	r0, [r7, #12]
 800f62a:	f7ff fa23 	bl	800ea74 <SWAPBYTE>
 800f62e:	4603      	mov	r3, r0
 800f630:	461a      	mov	r2, r3
 800f632:	687b      	ldr	r3, [r7, #4]
 800f634:	80da      	strh	r2, [r3, #6]
}
 800f636:	bf00      	nop
 800f638:	3710      	adds	r7, #16
 800f63a:	46bd      	mov	sp, r7
 800f63c:	bd80      	pop	{r7, pc}

0800f63e <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f63e:	b580      	push	{r7, lr}
 800f640:	b082      	sub	sp, #8
 800f642:	af00      	add	r7, sp, #0
 800f644:	6078      	str	r0, [r7, #4]
 800f646:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800f648:	2180      	movs	r1, #128	@ 0x80
 800f64a:	6878      	ldr	r0, [r7, #4]
 800f64c:	f003 fef0 	bl	8013430 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800f650:	2100      	movs	r1, #0
 800f652:	6878      	ldr	r0, [r7, #4]
 800f654:	f003 feec 	bl	8013430 <USBD_LL_StallEP>
}
 800f658:	bf00      	nop
 800f65a:	3708      	adds	r7, #8
 800f65c:	46bd      	mov	sp, r7
 800f65e:	bd80      	pop	{r7, pc}

0800f660 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800f660:	b580      	push	{r7, lr}
 800f662:	b086      	sub	sp, #24
 800f664:	af00      	add	r7, sp, #0
 800f666:	60f8      	str	r0, [r7, #12]
 800f668:	60b9      	str	r1, [r7, #8]
 800f66a:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800f66c:	2300      	movs	r3, #0
 800f66e:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800f670:	68fb      	ldr	r3, [r7, #12]
 800f672:	2b00      	cmp	r3, #0
 800f674:	d042      	beq.n	800f6fc <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 800f676:	68fb      	ldr	r3, [r7, #12]
 800f678:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 800f67a:	6938      	ldr	r0, [r7, #16]
 800f67c:	f000 f842 	bl	800f704 <USBD_GetLen>
 800f680:	4603      	mov	r3, r0
 800f682:	3301      	adds	r3, #1
 800f684:	005b      	lsls	r3, r3, #1
 800f686:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800f68a:	d808      	bhi.n	800f69e <USBD_GetString+0x3e>
 800f68c:	6938      	ldr	r0, [r7, #16]
 800f68e:	f000 f839 	bl	800f704 <USBD_GetLen>
 800f692:	4603      	mov	r3, r0
 800f694:	3301      	adds	r3, #1
 800f696:	b29b      	uxth	r3, r3
 800f698:	005b      	lsls	r3, r3, #1
 800f69a:	b29a      	uxth	r2, r3
 800f69c:	e001      	b.n	800f6a2 <USBD_GetString+0x42>
 800f69e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800f6a2:	687b      	ldr	r3, [r7, #4]
 800f6a4:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800f6a6:	7dfb      	ldrb	r3, [r7, #23]
 800f6a8:	68ba      	ldr	r2, [r7, #8]
 800f6aa:	4413      	add	r3, r2
 800f6ac:	687a      	ldr	r2, [r7, #4]
 800f6ae:	7812      	ldrb	r2, [r2, #0]
 800f6b0:	701a      	strb	r2, [r3, #0]
  idx++;
 800f6b2:	7dfb      	ldrb	r3, [r7, #23]
 800f6b4:	3301      	adds	r3, #1
 800f6b6:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800f6b8:	7dfb      	ldrb	r3, [r7, #23]
 800f6ba:	68ba      	ldr	r2, [r7, #8]
 800f6bc:	4413      	add	r3, r2
 800f6be:	2203      	movs	r2, #3
 800f6c0:	701a      	strb	r2, [r3, #0]
  idx++;
 800f6c2:	7dfb      	ldrb	r3, [r7, #23]
 800f6c4:	3301      	adds	r3, #1
 800f6c6:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800f6c8:	e013      	b.n	800f6f2 <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 800f6ca:	7dfb      	ldrb	r3, [r7, #23]
 800f6cc:	68ba      	ldr	r2, [r7, #8]
 800f6ce:	4413      	add	r3, r2
 800f6d0:	693a      	ldr	r2, [r7, #16]
 800f6d2:	7812      	ldrb	r2, [r2, #0]
 800f6d4:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800f6d6:	693b      	ldr	r3, [r7, #16]
 800f6d8:	3301      	adds	r3, #1
 800f6da:	613b      	str	r3, [r7, #16]
    idx++;
 800f6dc:	7dfb      	ldrb	r3, [r7, #23]
 800f6de:	3301      	adds	r3, #1
 800f6e0:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800f6e2:	7dfb      	ldrb	r3, [r7, #23]
 800f6e4:	68ba      	ldr	r2, [r7, #8]
 800f6e6:	4413      	add	r3, r2
 800f6e8:	2200      	movs	r2, #0
 800f6ea:	701a      	strb	r2, [r3, #0]
    idx++;
 800f6ec:	7dfb      	ldrb	r3, [r7, #23]
 800f6ee:	3301      	adds	r3, #1
 800f6f0:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800f6f2:	693b      	ldr	r3, [r7, #16]
 800f6f4:	781b      	ldrb	r3, [r3, #0]
 800f6f6:	2b00      	cmp	r3, #0
 800f6f8:	d1e7      	bne.n	800f6ca <USBD_GetString+0x6a>
 800f6fa:	e000      	b.n	800f6fe <USBD_GetString+0x9e>
    return;
 800f6fc:	bf00      	nop
  }
}
 800f6fe:	3718      	adds	r7, #24
 800f700:	46bd      	mov	sp, r7
 800f702:	bd80      	pop	{r7, pc}

0800f704 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800f704:	b480      	push	{r7}
 800f706:	b085      	sub	sp, #20
 800f708:	af00      	add	r7, sp, #0
 800f70a:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800f70c:	2300      	movs	r3, #0
 800f70e:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800f710:	687b      	ldr	r3, [r7, #4]
 800f712:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800f714:	e005      	b.n	800f722 <USBD_GetLen+0x1e>
  {
    len++;
 800f716:	7bfb      	ldrb	r3, [r7, #15]
 800f718:	3301      	adds	r3, #1
 800f71a:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800f71c:	68bb      	ldr	r3, [r7, #8]
 800f71e:	3301      	adds	r3, #1
 800f720:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800f722:	68bb      	ldr	r3, [r7, #8]
 800f724:	781b      	ldrb	r3, [r3, #0]
 800f726:	2b00      	cmp	r3, #0
 800f728:	d1f5      	bne.n	800f716 <USBD_GetLen+0x12>
  }

  return len;
 800f72a:	7bfb      	ldrb	r3, [r7, #15]
}
 800f72c:	4618      	mov	r0, r3
 800f72e:	3714      	adds	r7, #20
 800f730:	46bd      	mov	sp, r7
 800f732:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f736:	4770      	bx	lr

0800f738 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800f738:	b580      	push	{r7, lr}
 800f73a:	b084      	sub	sp, #16
 800f73c:	af00      	add	r7, sp, #0
 800f73e:	60f8      	str	r0, [r7, #12]
 800f740:	60b9      	str	r1, [r7, #8]
 800f742:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800f744:	68fb      	ldr	r3, [r7, #12]
 800f746:	2202      	movs	r2, #2
 800f748:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800f74c:	68fb      	ldr	r3, [r7, #12]
 800f74e:	687a      	ldr	r2, [r7, #4]
 800f750:	615a      	str	r2, [r3, #20]
  pdev->ep_in[0].pbuffer = pbuf;
 800f752:	68fb      	ldr	r3, [r7, #12]
 800f754:	68ba      	ldr	r2, [r7, #8]
 800f756:	625a      	str	r2, [r3, #36]	@ 0x24

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800f758:	68fb      	ldr	r3, [r7, #12]
 800f75a:	687a      	ldr	r2, [r7, #4]
 800f75c:	619a      	str	r2, [r3, #24]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800f75e:	687b      	ldr	r3, [r7, #4]
 800f760:	68ba      	ldr	r2, [r7, #8]
 800f762:	2100      	movs	r1, #0
 800f764:	68f8      	ldr	r0, [r7, #12]
 800f766:	f003 feec 	bl	8013542 <USBD_LL_Transmit>

  return USBD_OK;
 800f76a:	2300      	movs	r3, #0
}
 800f76c:	4618      	mov	r0, r3
 800f76e:	3710      	adds	r7, #16
 800f770:	46bd      	mov	sp, r7
 800f772:	bd80      	pop	{r7, pc}

0800f774 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800f774:	b580      	push	{r7, lr}
 800f776:	b084      	sub	sp, #16
 800f778:	af00      	add	r7, sp, #0
 800f77a:	60f8      	str	r0, [r7, #12]
 800f77c:	60b9      	str	r1, [r7, #8]
 800f77e:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800f780:	687b      	ldr	r3, [r7, #4]
 800f782:	68ba      	ldr	r2, [r7, #8]
 800f784:	2100      	movs	r1, #0
 800f786:	68f8      	ldr	r0, [r7, #12]
 800f788:	f003 fedb 	bl	8013542 <USBD_LL_Transmit>

  return USBD_OK;
 800f78c:	2300      	movs	r3, #0
}
 800f78e:	4618      	mov	r0, r3
 800f790:	3710      	adds	r7, #16
 800f792:	46bd      	mov	sp, r7
 800f794:	bd80      	pop	{r7, pc}

0800f796 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800f796:	b580      	push	{r7, lr}
 800f798:	b084      	sub	sp, #16
 800f79a:	af00      	add	r7, sp, #0
 800f79c:	60f8      	str	r0, [r7, #12]
 800f79e:	60b9      	str	r1, [r7, #8]
 800f7a0:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800f7a2:	68fb      	ldr	r3, [r7, #12]
 800f7a4:	2203      	movs	r2, #3
 800f7a6:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 800f7aa:	68fb      	ldr	r3, [r7, #12]
 800f7ac:	687a      	ldr	r2, [r7, #4]
 800f7ae:	f8c3 2154 	str.w	r2, [r3, #340]	@ 0x154
  pdev->ep_out[0].pbuffer = pbuf;
 800f7b2:	68fb      	ldr	r3, [r7, #12]
 800f7b4:	68ba      	ldr	r2, [r7, #8]
 800f7b6:	f8c3 2164 	str.w	r2, [r3, #356]	@ 0x164

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800f7ba:	68fb      	ldr	r3, [r7, #12]
 800f7bc:	687a      	ldr	r2, [r7, #4]
 800f7be:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800f7c2:	687b      	ldr	r3, [r7, #4]
 800f7c4:	68ba      	ldr	r2, [r7, #8]
 800f7c6:	2100      	movs	r1, #0
 800f7c8:	68f8      	ldr	r0, [r7, #12]
 800f7ca:	f003 fedb 	bl	8013584 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800f7ce:	2300      	movs	r3, #0
}
 800f7d0:	4618      	mov	r0, r3
 800f7d2:	3710      	adds	r7, #16
 800f7d4:	46bd      	mov	sp, r7
 800f7d6:	bd80      	pop	{r7, pc}

0800f7d8 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800f7d8:	b580      	push	{r7, lr}
 800f7da:	b084      	sub	sp, #16
 800f7dc:	af00      	add	r7, sp, #0
 800f7de:	60f8      	str	r0, [r7, #12]
 800f7e0:	60b9      	str	r1, [r7, #8]
 800f7e2:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800f7e4:	687b      	ldr	r3, [r7, #4]
 800f7e6:	68ba      	ldr	r2, [r7, #8]
 800f7e8:	2100      	movs	r1, #0
 800f7ea:	68f8      	ldr	r0, [r7, #12]
 800f7ec:	f003 feca 	bl	8013584 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800f7f0:	2300      	movs	r3, #0
}
 800f7f2:	4618      	mov	r0, r3
 800f7f4:	3710      	adds	r7, #16
 800f7f6:	46bd      	mov	sp, r7
 800f7f8:	bd80      	pop	{r7, pc}

0800f7fa <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800f7fa:	b580      	push	{r7, lr}
 800f7fc:	b082      	sub	sp, #8
 800f7fe:	af00      	add	r7, sp, #0
 800f800:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800f802:	687b      	ldr	r3, [r7, #4]
 800f804:	2204      	movs	r2, #4
 800f806:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800f80a:	2300      	movs	r3, #0
 800f80c:	2200      	movs	r2, #0
 800f80e:	2100      	movs	r1, #0
 800f810:	6878      	ldr	r0, [r7, #4]
 800f812:	f003 fe96 	bl	8013542 <USBD_LL_Transmit>

  return USBD_OK;
 800f816:	2300      	movs	r3, #0
}
 800f818:	4618      	mov	r0, r3
 800f81a:	3708      	adds	r7, #8
 800f81c:	46bd      	mov	sp, r7
 800f81e:	bd80      	pop	{r7, pc}

0800f820 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800f820:	b580      	push	{r7, lr}
 800f822:	b082      	sub	sp, #8
 800f824:	af00      	add	r7, sp, #0
 800f826:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800f828:	687b      	ldr	r3, [r7, #4]
 800f82a:	2205      	movs	r2, #5
 800f82c:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800f830:	2300      	movs	r3, #0
 800f832:	2200      	movs	r2, #0
 800f834:	2100      	movs	r1, #0
 800f836:	6878      	ldr	r0, [r7, #4]
 800f838:	f003 fea4 	bl	8013584 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800f83c:	2300      	movs	r3, #0
}
 800f83e:	4618      	mov	r0, r3
 800f840:	3708      	adds	r7, #8
 800f842:	46bd      	mov	sp, r7
 800f844:	bd80      	pop	{r7, pc}
	...

0800f848 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 800f848:	b580      	push	{r7, lr}
 800f84a:	b084      	sub	sp, #16
 800f84c:	af00      	add	r7, sp, #0
 800f84e:	4603      	mov	r3, r0
 800f850:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 800f852:	79fb      	ldrb	r3, [r7, #7]
 800f854:	4a08      	ldr	r2, [pc, #32]	@ (800f878 <disk_status+0x30>)
 800f856:	009b      	lsls	r3, r3, #2
 800f858:	4413      	add	r3, r2
 800f85a:	685b      	ldr	r3, [r3, #4]
 800f85c:	685b      	ldr	r3, [r3, #4]
 800f85e:	79fa      	ldrb	r2, [r7, #7]
 800f860:	4905      	ldr	r1, [pc, #20]	@ (800f878 <disk_status+0x30>)
 800f862:	440a      	add	r2, r1
 800f864:	7a12      	ldrb	r2, [r2, #8]
 800f866:	4610      	mov	r0, r2
 800f868:	4798      	blx	r3
 800f86a:	4603      	mov	r3, r0
 800f86c:	73fb      	strb	r3, [r7, #15]
  return stat;
 800f86e:	7bfb      	ldrb	r3, [r7, #15]
}
 800f870:	4618      	mov	r0, r3
 800f872:	3710      	adds	r7, #16
 800f874:	46bd      	mov	sp, r7
 800f876:	bd80      	pop	{r7, pc}
 800f878:	20002f70 	.word	0x20002f70

0800f87c <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 800f87c:	b580      	push	{r7, lr}
 800f87e:	b084      	sub	sp, #16
 800f880:	af00      	add	r7, sp, #0
 800f882:	4603      	mov	r3, r0
 800f884:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 800f886:	2300      	movs	r3, #0
 800f888:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 800f88a:	79fb      	ldrb	r3, [r7, #7]
 800f88c:	4a0e      	ldr	r2, [pc, #56]	@ (800f8c8 <disk_initialize+0x4c>)
 800f88e:	5cd3      	ldrb	r3, [r2, r3]
 800f890:	2b00      	cmp	r3, #0
 800f892:	d114      	bne.n	800f8be <disk_initialize+0x42>
  {
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 800f894:	79fb      	ldrb	r3, [r7, #7]
 800f896:	4a0c      	ldr	r2, [pc, #48]	@ (800f8c8 <disk_initialize+0x4c>)
 800f898:	009b      	lsls	r3, r3, #2
 800f89a:	4413      	add	r3, r2
 800f89c:	685b      	ldr	r3, [r3, #4]
 800f89e:	681b      	ldr	r3, [r3, #0]
 800f8a0:	79fa      	ldrb	r2, [r7, #7]
 800f8a2:	4909      	ldr	r1, [pc, #36]	@ (800f8c8 <disk_initialize+0x4c>)
 800f8a4:	440a      	add	r2, r1
 800f8a6:	7a12      	ldrb	r2, [r2, #8]
 800f8a8:	4610      	mov	r0, r2
 800f8aa:	4798      	blx	r3
 800f8ac:	4603      	mov	r3, r0
 800f8ae:	73fb      	strb	r3, [r7, #15]
    if(stat == RES_OK)
 800f8b0:	7bfb      	ldrb	r3, [r7, #15]
 800f8b2:	2b00      	cmp	r3, #0
 800f8b4:	d103      	bne.n	800f8be <disk_initialize+0x42>
    {
      disk.is_initialized[pdrv] = 1;
 800f8b6:	79fb      	ldrb	r3, [r7, #7]
 800f8b8:	4a03      	ldr	r2, [pc, #12]	@ (800f8c8 <disk_initialize+0x4c>)
 800f8ba:	2101      	movs	r1, #1
 800f8bc:	54d1      	strb	r1, [r2, r3]
    }
  }
  return stat;
 800f8be:	7bfb      	ldrb	r3, [r7, #15]
}
 800f8c0:	4618      	mov	r0, r3
 800f8c2:	3710      	adds	r7, #16
 800f8c4:	46bd      	mov	sp, r7
 800f8c6:	bd80      	pop	{r7, pc}
 800f8c8:	20002f70 	.word	0x20002f70

0800f8cc <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 800f8cc:	b590      	push	{r4, r7, lr}
 800f8ce:	b087      	sub	sp, #28
 800f8d0:	af00      	add	r7, sp, #0
 800f8d2:	60b9      	str	r1, [r7, #8]
 800f8d4:	607a      	str	r2, [r7, #4]
 800f8d6:	603b      	str	r3, [r7, #0]
 800f8d8:	4603      	mov	r3, r0
 800f8da:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 800f8dc:	7bfb      	ldrb	r3, [r7, #15]
 800f8de:	4a0a      	ldr	r2, [pc, #40]	@ (800f908 <disk_read+0x3c>)
 800f8e0:	009b      	lsls	r3, r3, #2
 800f8e2:	4413      	add	r3, r2
 800f8e4:	685b      	ldr	r3, [r3, #4]
 800f8e6:	689c      	ldr	r4, [r3, #8]
 800f8e8:	7bfb      	ldrb	r3, [r7, #15]
 800f8ea:	4a07      	ldr	r2, [pc, #28]	@ (800f908 <disk_read+0x3c>)
 800f8ec:	4413      	add	r3, r2
 800f8ee:	7a18      	ldrb	r0, [r3, #8]
 800f8f0:	683b      	ldr	r3, [r7, #0]
 800f8f2:	687a      	ldr	r2, [r7, #4]
 800f8f4:	68b9      	ldr	r1, [r7, #8]
 800f8f6:	47a0      	blx	r4
 800f8f8:	4603      	mov	r3, r0
 800f8fa:	75fb      	strb	r3, [r7, #23]
  return res;
 800f8fc:	7dfb      	ldrb	r3, [r7, #23]
}
 800f8fe:	4618      	mov	r0, r3
 800f900:	371c      	adds	r7, #28
 800f902:	46bd      	mov	sp, r7
 800f904:	bd90      	pop	{r4, r7, pc}
 800f906:	bf00      	nop
 800f908:	20002f70 	.word	0x20002f70

0800f90c <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 800f90c:	b590      	push	{r4, r7, lr}
 800f90e:	b087      	sub	sp, #28
 800f910:	af00      	add	r7, sp, #0
 800f912:	60b9      	str	r1, [r7, #8]
 800f914:	607a      	str	r2, [r7, #4]
 800f916:	603b      	str	r3, [r7, #0]
 800f918:	4603      	mov	r3, r0
 800f91a:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 800f91c:	7bfb      	ldrb	r3, [r7, #15]
 800f91e:	4a0a      	ldr	r2, [pc, #40]	@ (800f948 <disk_write+0x3c>)
 800f920:	009b      	lsls	r3, r3, #2
 800f922:	4413      	add	r3, r2
 800f924:	685b      	ldr	r3, [r3, #4]
 800f926:	68dc      	ldr	r4, [r3, #12]
 800f928:	7bfb      	ldrb	r3, [r7, #15]
 800f92a:	4a07      	ldr	r2, [pc, #28]	@ (800f948 <disk_write+0x3c>)
 800f92c:	4413      	add	r3, r2
 800f92e:	7a18      	ldrb	r0, [r3, #8]
 800f930:	683b      	ldr	r3, [r7, #0]
 800f932:	687a      	ldr	r2, [r7, #4]
 800f934:	68b9      	ldr	r1, [r7, #8]
 800f936:	47a0      	blx	r4
 800f938:	4603      	mov	r3, r0
 800f93a:	75fb      	strb	r3, [r7, #23]
  return res;
 800f93c:	7dfb      	ldrb	r3, [r7, #23]
}
 800f93e:	4618      	mov	r0, r3
 800f940:	371c      	adds	r7, #28
 800f942:	46bd      	mov	sp, r7
 800f944:	bd90      	pop	{r4, r7, pc}
 800f946:	bf00      	nop
 800f948:	20002f70 	.word	0x20002f70

0800f94c <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 800f94c:	b580      	push	{r7, lr}
 800f94e:	b084      	sub	sp, #16
 800f950:	af00      	add	r7, sp, #0
 800f952:	4603      	mov	r3, r0
 800f954:	603a      	str	r2, [r7, #0]
 800f956:	71fb      	strb	r3, [r7, #7]
 800f958:	460b      	mov	r3, r1
 800f95a:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 800f95c:	79fb      	ldrb	r3, [r7, #7]
 800f95e:	4a09      	ldr	r2, [pc, #36]	@ (800f984 <disk_ioctl+0x38>)
 800f960:	009b      	lsls	r3, r3, #2
 800f962:	4413      	add	r3, r2
 800f964:	685b      	ldr	r3, [r3, #4]
 800f966:	691b      	ldr	r3, [r3, #16]
 800f968:	79fa      	ldrb	r2, [r7, #7]
 800f96a:	4906      	ldr	r1, [pc, #24]	@ (800f984 <disk_ioctl+0x38>)
 800f96c:	440a      	add	r2, r1
 800f96e:	7a10      	ldrb	r0, [r2, #8]
 800f970:	79b9      	ldrb	r1, [r7, #6]
 800f972:	683a      	ldr	r2, [r7, #0]
 800f974:	4798      	blx	r3
 800f976:	4603      	mov	r3, r0
 800f978:	73fb      	strb	r3, [r7, #15]
  return res;
 800f97a:	7bfb      	ldrb	r3, [r7, #15]
}
 800f97c:	4618      	mov	r0, r3
 800f97e:	3710      	adds	r7, #16
 800f980:	46bd      	mov	sp, r7
 800f982:	bd80      	pop	{r7, pc}
 800f984:	20002f70 	.word	0x20002f70

0800f988 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 800f988:	b480      	push	{r7}
 800f98a:	b085      	sub	sp, #20
 800f98c:	af00      	add	r7, sp, #0
 800f98e:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 800f990:	687b      	ldr	r3, [r7, #4]
 800f992:	3301      	adds	r3, #1
 800f994:	781b      	ldrb	r3, [r3, #0]
 800f996:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 800f998:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800f99c:	021b      	lsls	r3, r3, #8
 800f99e:	b21a      	sxth	r2, r3
 800f9a0:	687b      	ldr	r3, [r7, #4]
 800f9a2:	781b      	ldrb	r3, [r3, #0]
 800f9a4:	b21b      	sxth	r3, r3
 800f9a6:	4313      	orrs	r3, r2
 800f9a8:	b21b      	sxth	r3, r3
 800f9aa:	81fb      	strh	r3, [r7, #14]
	return rv;
 800f9ac:	89fb      	ldrh	r3, [r7, #14]
}
 800f9ae:	4618      	mov	r0, r3
 800f9b0:	3714      	adds	r7, #20
 800f9b2:	46bd      	mov	sp, r7
 800f9b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f9b8:	4770      	bx	lr

0800f9ba <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 800f9ba:	b480      	push	{r7}
 800f9bc:	b085      	sub	sp, #20
 800f9be:	af00      	add	r7, sp, #0
 800f9c0:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 800f9c2:	687b      	ldr	r3, [r7, #4]
 800f9c4:	3303      	adds	r3, #3
 800f9c6:	781b      	ldrb	r3, [r3, #0]
 800f9c8:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 800f9ca:	68fb      	ldr	r3, [r7, #12]
 800f9cc:	021b      	lsls	r3, r3, #8
 800f9ce:	687a      	ldr	r2, [r7, #4]
 800f9d0:	3202      	adds	r2, #2
 800f9d2:	7812      	ldrb	r2, [r2, #0]
 800f9d4:	4313      	orrs	r3, r2
 800f9d6:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 800f9d8:	68fb      	ldr	r3, [r7, #12]
 800f9da:	021b      	lsls	r3, r3, #8
 800f9dc:	687a      	ldr	r2, [r7, #4]
 800f9de:	3201      	adds	r2, #1
 800f9e0:	7812      	ldrb	r2, [r2, #0]
 800f9e2:	4313      	orrs	r3, r2
 800f9e4:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 800f9e6:	68fb      	ldr	r3, [r7, #12]
 800f9e8:	021b      	lsls	r3, r3, #8
 800f9ea:	687a      	ldr	r2, [r7, #4]
 800f9ec:	7812      	ldrb	r2, [r2, #0]
 800f9ee:	4313      	orrs	r3, r2
 800f9f0:	60fb      	str	r3, [r7, #12]
	return rv;
 800f9f2:	68fb      	ldr	r3, [r7, #12]
}
 800f9f4:	4618      	mov	r0, r3
 800f9f6:	3714      	adds	r7, #20
 800f9f8:	46bd      	mov	sp, r7
 800f9fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f9fe:	4770      	bx	lr

0800fa00 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 800fa00:	b480      	push	{r7}
 800fa02:	b083      	sub	sp, #12
 800fa04:	af00      	add	r7, sp, #0
 800fa06:	6078      	str	r0, [r7, #4]
 800fa08:	460b      	mov	r3, r1
 800fa0a:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 800fa0c:	687b      	ldr	r3, [r7, #4]
 800fa0e:	1c5a      	adds	r2, r3, #1
 800fa10:	607a      	str	r2, [r7, #4]
 800fa12:	887a      	ldrh	r2, [r7, #2]
 800fa14:	b2d2      	uxtb	r2, r2
 800fa16:	701a      	strb	r2, [r3, #0]
 800fa18:	887b      	ldrh	r3, [r7, #2]
 800fa1a:	0a1b      	lsrs	r3, r3, #8
 800fa1c:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 800fa1e:	687b      	ldr	r3, [r7, #4]
 800fa20:	1c5a      	adds	r2, r3, #1
 800fa22:	607a      	str	r2, [r7, #4]
 800fa24:	887a      	ldrh	r2, [r7, #2]
 800fa26:	b2d2      	uxtb	r2, r2
 800fa28:	701a      	strb	r2, [r3, #0]
}
 800fa2a:	bf00      	nop
 800fa2c:	370c      	adds	r7, #12
 800fa2e:	46bd      	mov	sp, r7
 800fa30:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa34:	4770      	bx	lr

0800fa36 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 800fa36:	b480      	push	{r7}
 800fa38:	b083      	sub	sp, #12
 800fa3a:	af00      	add	r7, sp, #0
 800fa3c:	6078      	str	r0, [r7, #4]
 800fa3e:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800fa40:	687b      	ldr	r3, [r7, #4]
 800fa42:	1c5a      	adds	r2, r3, #1
 800fa44:	607a      	str	r2, [r7, #4]
 800fa46:	683a      	ldr	r2, [r7, #0]
 800fa48:	b2d2      	uxtb	r2, r2
 800fa4a:	701a      	strb	r2, [r3, #0]
 800fa4c:	683b      	ldr	r3, [r7, #0]
 800fa4e:	0a1b      	lsrs	r3, r3, #8
 800fa50:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800fa52:	687b      	ldr	r3, [r7, #4]
 800fa54:	1c5a      	adds	r2, r3, #1
 800fa56:	607a      	str	r2, [r7, #4]
 800fa58:	683a      	ldr	r2, [r7, #0]
 800fa5a:	b2d2      	uxtb	r2, r2
 800fa5c:	701a      	strb	r2, [r3, #0]
 800fa5e:	683b      	ldr	r3, [r7, #0]
 800fa60:	0a1b      	lsrs	r3, r3, #8
 800fa62:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800fa64:	687b      	ldr	r3, [r7, #4]
 800fa66:	1c5a      	adds	r2, r3, #1
 800fa68:	607a      	str	r2, [r7, #4]
 800fa6a:	683a      	ldr	r2, [r7, #0]
 800fa6c:	b2d2      	uxtb	r2, r2
 800fa6e:	701a      	strb	r2, [r3, #0]
 800fa70:	683b      	ldr	r3, [r7, #0]
 800fa72:	0a1b      	lsrs	r3, r3, #8
 800fa74:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 800fa76:	687b      	ldr	r3, [r7, #4]
 800fa78:	1c5a      	adds	r2, r3, #1
 800fa7a:	607a      	str	r2, [r7, #4]
 800fa7c:	683a      	ldr	r2, [r7, #0]
 800fa7e:	b2d2      	uxtb	r2, r2
 800fa80:	701a      	strb	r2, [r3, #0]
}
 800fa82:	bf00      	nop
 800fa84:	370c      	adds	r7, #12
 800fa86:	46bd      	mov	sp, r7
 800fa88:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa8c:	4770      	bx	lr

0800fa8e <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 800fa8e:	b480      	push	{r7}
 800fa90:	b087      	sub	sp, #28
 800fa92:	af00      	add	r7, sp, #0
 800fa94:	60f8      	str	r0, [r7, #12]
 800fa96:	60b9      	str	r1, [r7, #8]
 800fa98:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800fa9a:	68fb      	ldr	r3, [r7, #12]
 800fa9c:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 800fa9e:	68bb      	ldr	r3, [r7, #8]
 800faa0:	613b      	str	r3, [r7, #16]

	if (cnt) {
 800faa2:	687b      	ldr	r3, [r7, #4]
 800faa4:	2b00      	cmp	r3, #0
 800faa6:	d00d      	beq.n	800fac4 <mem_cpy+0x36>
		do {
			*d++ = *s++;
 800faa8:	693a      	ldr	r2, [r7, #16]
 800faaa:	1c53      	adds	r3, r2, #1
 800faac:	613b      	str	r3, [r7, #16]
 800faae:	697b      	ldr	r3, [r7, #20]
 800fab0:	1c59      	adds	r1, r3, #1
 800fab2:	6179      	str	r1, [r7, #20]
 800fab4:	7812      	ldrb	r2, [r2, #0]
 800fab6:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 800fab8:	687b      	ldr	r3, [r7, #4]
 800faba:	3b01      	subs	r3, #1
 800fabc:	607b      	str	r3, [r7, #4]
 800fabe:	687b      	ldr	r3, [r7, #4]
 800fac0:	2b00      	cmp	r3, #0
 800fac2:	d1f1      	bne.n	800faa8 <mem_cpy+0x1a>
	}
}
 800fac4:	bf00      	nop
 800fac6:	371c      	adds	r7, #28
 800fac8:	46bd      	mov	sp, r7
 800faca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800face:	4770      	bx	lr

0800fad0 <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 800fad0:	b480      	push	{r7}
 800fad2:	b087      	sub	sp, #28
 800fad4:	af00      	add	r7, sp, #0
 800fad6:	60f8      	str	r0, [r7, #12]
 800fad8:	60b9      	str	r1, [r7, #8]
 800fada:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800fadc:	68fb      	ldr	r3, [r7, #12]
 800fade:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 800fae0:	697b      	ldr	r3, [r7, #20]
 800fae2:	1c5a      	adds	r2, r3, #1
 800fae4:	617a      	str	r2, [r7, #20]
 800fae6:	68ba      	ldr	r2, [r7, #8]
 800fae8:	b2d2      	uxtb	r2, r2
 800faea:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 800faec:	687b      	ldr	r3, [r7, #4]
 800faee:	3b01      	subs	r3, #1
 800faf0:	607b      	str	r3, [r7, #4]
 800faf2:	687b      	ldr	r3, [r7, #4]
 800faf4:	2b00      	cmp	r3, #0
 800faf6:	d1f3      	bne.n	800fae0 <mem_set+0x10>
}
 800faf8:	bf00      	nop
 800fafa:	bf00      	nop
 800fafc:	371c      	adds	r7, #28
 800fafe:	46bd      	mov	sp, r7
 800fb00:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb04:	4770      	bx	lr

0800fb06 <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 800fb06:	b480      	push	{r7}
 800fb08:	b089      	sub	sp, #36	@ 0x24
 800fb0a:	af00      	add	r7, sp, #0
 800fb0c:	60f8      	str	r0, [r7, #12]
 800fb0e:	60b9      	str	r1, [r7, #8]
 800fb10:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 800fb12:	68fb      	ldr	r3, [r7, #12]
 800fb14:	61fb      	str	r3, [r7, #28]
 800fb16:	68bb      	ldr	r3, [r7, #8]
 800fb18:	61bb      	str	r3, [r7, #24]
	int r = 0;
 800fb1a:	2300      	movs	r3, #0
 800fb1c:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 800fb1e:	69fb      	ldr	r3, [r7, #28]
 800fb20:	1c5a      	adds	r2, r3, #1
 800fb22:	61fa      	str	r2, [r7, #28]
 800fb24:	781b      	ldrb	r3, [r3, #0]
 800fb26:	4619      	mov	r1, r3
 800fb28:	69bb      	ldr	r3, [r7, #24]
 800fb2a:	1c5a      	adds	r2, r3, #1
 800fb2c:	61ba      	str	r2, [r7, #24]
 800fb2e:	781b      	ldrb	r3, [r3, #0]
 800fb30:	1acb      	subs	r3, r1, r3
 800fb32:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 800fb34:	687b      	ldr	r3, [r7, #4]
 800fb36:	3b01      	subs	r3, #1
 800fb38:	607b      	str	r3, [r7, #4]
 800fb3a:	687b      	ldr	r3, [r7, #4]
 800fb3c:	2b00      	cmp	r3, #0
 800fb3e:	d002      	beq.n	800fb46 <mem_cmp+0x40>
 800fb40:	697b      	ldr	r3, [r7, #20]
 800fb42:	2b00      	cmp	r3, #0
 800fb44:	d0eb      	beq.n	800fb1e <mem_cmp+0x18>

	return r;
 800fb46:	697b      	ldr	r3, [r7, #20]
}
 800fb48:	4618      	mov	r0, r3
 800fb4a:	3724      	adds	r7, #36	@ 0x24
 800fb4c:	46bd      	mov	sp, r7
 800fb4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb52:	4770      	bx	lr

0800fb54 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 800fb54:	b480      	push	{r7}
 800fb56:	b083      	sub	sp, #12
 800fb58:	af00      	add	r7, sp, #0
 800fb5a:	6078      	str	r0, [r7, #4]
 800fb5c:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 800fb5e:	e002      	b.n	800fb66 <chk_chr+0x12>
 800fb60:	687b      	ldr	r3, [r7, #4]
 800fb62:	3301      	adds	r3, #1
 800fb64:	607b      	str	r3, [r7, #4]
 800fb66:	687b      	ldr	r3, [r7, #4]
 800fb68:	781b      	ldrb	r3, [r3, #0]
 800fb6a:	2b00      	cmp	r3, #0
 800fb6c:	d005      	beq.n	800fb7a <chk_chr+0x26>
 800fb6e:	687b      	ldr	r3, [r7, #4]
 800fb70:	781b      	ldrb	r3, [r3, #0]
 800fb72:	461a      	mov	r2, r3
 800fb74:	683b      	ldr	r3, [r7, #0]
 800fb76:	4293      	cmp	r3, r2
 800fb78:	d1f2      	bne.n	800fb60 <chk_chr+0xc>
	return *str;
 800fb7a:	687b      	ldr	r3, [r7, #4]
 800fb7c:	781b      	ldrb	r3, [r3, #0]
}
 800fb7e:	4618      	mov	r0, r3
 800fb80:	370c      	adds	r7, #12
 800fb82:	46bd      	mov	sp, r7
 800fb84:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb88:	4770      	bx	lr
	...

0800fb8c <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800fb8c:	b480      	push	{r7}
 800fb8e:	b085      	sub	sp, #20
 800fb90:	af00      	add	r7, sp, #0
 800fb92:	6078      	str	r0, [r7, #4]
 800fb94:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 800fb96:	2300      	movs	r3, #0
 800fb98:	60bb      	str	r3, [r7, #8]
 800fb9a:	68bb      	ldr	r3, [r7, #8]
 800fb9c:	60fb      	str	r3, [r7, #12]
 800fb9e:	e029      	b.n	800fbf4 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 800fba0:	4a27      	ldr	r2, [pc, #156]	@ (800fc40 <chk_lock+0xb4>)
 800fba2:	68fb      	ldr	r3, [r7, #12]
 800fba4:	011b      	lsls	r3, r3, #4
 800fba6:	4413      	add	r3, r2
 800fba8:	681b      	ldr	r3, [r3, #0]
 800fbaa:	2b00      	cmp	r3, #0
 800fbac:	d01d      	beq.n	800fbea <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800fbae:	4a24      	ldr	r2, [pc, #144]	@ (800fc40 <chk_lock+0xb4>)
 800fbb0:	68fb      	ldr	r3, [r7, #12]
 800fbb2:	011b      	lsls	r3, r3, #4
 800fbb4:	4413      	add	r3, r2
 800fbb6:	681a      	ldr	r2, [r3, #0]
 800fbb8:	687b      	ldr	r3, [r7, #4]
 800fbba:	681b      	ldr	r3, [r3, #0]
 800fbbc:	429a      	cmp	r2, r3
 800fbbe:	d116      	bne.n	800fbee <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 800fbc0:	4a1f      	ldr	r2, [pc, #124]	@ (800fc40 <chk_lock+0xb4>)
 800fbc2:	68fb      	ldr	r3, [r7, #12]
 800fbc4:	011b      	lsls	r3, r3, #4
 800fbc6:	4413      	add	r3, r2
 800fbc8:	3304      	adds	r3, #4
 800fbca:	681a      	ldr	r2, [r3, #0]
 800fbcc:	687b      	ldr	r3, [r7, #4]
 800fbce:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800fbd0:	429a      	cmp	r2, r3
 800fbd2:	d10c      	bne.n	800fbee <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800fbd4:	4a1a      	ldr	r2, [pc, #104]	@ (800fc40 <chk_lock+0xb4>)
 800fbd6:	68fb      	ldr	r3, [r7, #12]
 800fbd8:	011b      	lsls	r3, r3, #4
 800fbda:	4413      	add	r3, r2
 800fbdc:	3308      	adds	r3, #8
 800fbde:	681a      	ldr	r2, [r3, #0]
 800fbe0:	687b      	ldr	r3, [r7, #4]
 800fbe2:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 800fbe4:	429a      	cmp	r2, r3
 800fbe6:	d102      	bne.n	800fbee <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800fbe8:	e007      	b.n	800fbfa <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 800fbea:	2301      	movs	r3, #1
 800fbec:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 800fbee:	68fb      	ldr	r3, [r7, #12]
 800fbf0:	3301      	adds	r3, #1
 800fbf2:	60fb      	str	r3, [r7, #12]
 800fbf4:	68fb      	ldr	r3, [r7, #12]
 800fbf6:	2b01      	cmp	r3, #1
 800fbf8:	d9d2      	bls.n	800fba0 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 800fbfa:	68fb      	ldr	r3, [r7, #12]
 800fbfc:	2b02      	cmp	r3, #2
 800fbfe:	d109      	bne.n	800fc14 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 800fc00:	68bb      	ldr	r3, [r7, #8]
 800fc02:	2b00      	cmp	r3, #0
 800fc04:	d102      	bne.n	800fc0c <chk_lock+0x80>
 800fc06:	683b      	ldr	r3, [r7, #0]
 800fc08:	2b02      	cmp	r3, #2
 800fc0a:	d101      	bne.n	800fc10 <chk_lock+0x84>
 800fc0c:	2300      	movs	r3, #0
 800fc0e:	e010      	b.n	800fc32 <chk_lock+0xa6>
 800fc10:	2312      	movs	r3, #18
 800fc12:	e00e      	b.n	800fc32 <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 800fc14:	683b      	ldr	r3, [r7, #0]
 800fc16:	2b00      	cmp	r3, #0
 800fc18:	d108      	bne.n	800fc2c <chk_lock+0xa0>
 800fc1a:	4a09      	ldr	r2, [pc, #36]	@ (800fc40 <chk_lock+0xb4>)
 800fc1c:	68fb      	ldr	r3, [r7, #12]
 800fc1e:	011b      	lsls	r3, r3, #4
 800fc20:	4413      	add	r3, r2
 800fc22:	330c      	adds	r3, #12
 800fc24:	881b      	ldrh	r3, [r3, #0]
 800fc26:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800fc2a:	d101      	bne.n	800fc30 <chk_lock+0xa4>
 800fc2c:	2310      	movs	r3, #16
 800fc2e:	e000      	b.n	800fc32 <chk_lock+0xa6>
 800fc30:	2300      	movs	r3, #0
}
 800fc32:	4618      	mov	r0, r3
 800fc34:	3714      	adds	r7, #20
 800fc36:	46bd      	mov	sp, r7
 800fc38:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc3c:	4770      	bx	lr
 800fc3e:	bf00      	nop
 800fc40:	20002d50 	.word	0x20002d50

0800fc44 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 800fc44:	b480      	push	{r7}
 800fc46:	b083      	sub	sp, #12
 800fc48:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800fc4a:	2300      	movs	r3, #0
 800fc4c:	607b      	str	r3, [r7, #4]
 800fc4e:	e002      	b.n	800fc56 <enq_lock+0x12>
 800fc50:	687b      	ldr	r3, [r7, #4]
 800fc52:	3301      	adds	r3, #1
 800fc54:	607b      	str	r3, [r7, #4]
 800fc56:	687b      	ldr	r3, [r7, #4]
 800fc58:	2b01      	cmp	r3, #1
 800fc5a:	d806      	bhi.n	800fc6a <enq_lock+0x26>
 800fc5c:	4a09      	ldr	r2, [pc, #36]	@ (800fc84 <enq_lock+0x40>)
 800fc5e:	687b      	ldr	r3, [r7, #4]
 800fc60:	011b      	lsls	r3, r3, #4
 800fc62:	4413      	add	r3, r2
 800fc64:	681b      	ldr	r3, [r3, #0]
 800fc66:	2b00      	cmp	r3, #0
 800fc68:	d1f2      	bne.n	800fc50 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 800fc6a:	687b      	ldr	r3, [r7, #4]
 800fc6c:	2b02      	cmp	r3, #2
 800fc6e:	bf14      	ite	ne
 800fc70:	2301      	movne	r3, #1
 800fc72:	2300      	moveq	r3, #0
 800fc74:	b2db      	uxtb	r3, r3
}
 800fc76:	4618      	mov	r0, r3
 800fc78:	370c      	adds	r7, #12
 800fc7a:	46bd      	mov	sp, r7
 800fc7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc80:	4770      	bx	lr
 800fc82:	bf00      	nop
 800fc84:	20002d50 	.word	0x20002d50

0800fc88 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800fc88:	b480      	push	{r7}
 800fc8a:	b085      	sub	sp, #20
 800fc8c:	af00      	add	r7, sp, #0
 800fc8e:	6078      	str	r0, [r7, #4]
 800fc90:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800fc92:	2300      	movs	r3, #0
 800fc94:	60fb      	str	r3, [r7, #12]
 800fc96:	e01f      	b.n	800fcd8 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 800fc98:	4a41      	ldr	r2, [pc, #260]	@ (800fda0 <inc_lock+0x118>)
 800fc9a:	68fb      	ldr	r3, [r7, #12]
 800fc9c:	011b      	lsls	r3, r3, #4
 800fc9e:	4413      	add	r3, r2
 800fca0:	681a      	ldr	r2, [r3, #0]
 800fca2:	687b      	ldr	r3, [r7, #4]
 800fca4:	681b      	ldr	r3, [r3, #0]
 800fca6:	429a      	cmp	r2, r3
 800fca8:	d113      	bne.n	800fcd2 <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 800fcaa:	4a3d      	ldr	r2, [pc, #244]	@ (800fda0 <inc_lock+0x118>)
 800fcac:	68fb      	ldr	r3, [r7, #12]
 800fcae:	011b      	lsls	r3, r3, #4
 800fcb0:	4413      	add	r3, r2
 800fcb2:	3304      	adds	r3, #4
 800fcb4:	681a      	ldr	r2, [r3, #0]
 800fcb6:	687b      	ldr	r3, [r7, #4]
 800fcb8:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 800fcba:	429a      	cmp	r2, r3
 800fcbc:	d109      	bne.n	800fcd2 <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 800fcbe:	4a38      	ldr	r2, [pc, #224]	@ (800fda0 <inc_lock+0x118>)
 800fcc0:	68fb      	ldr	r3, [r7, #12]
 800fcc2:	011b      	lsls	r3, r3, #4
 800fcc4:	4413      	add	r3, r2
 800fcc6:	3308      	adds	r3, #8
 800fcc8:	681a      	ldr	r2, [r3, #0]
 800fcca:	687b      	ldr	r3, [r7, #4]
 800fccc:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 800fcce:	429a      	cmp	r2, r3
 800fcd0:	d006      	beq.n	800fce0 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800fcd2:	68fb      	ldr	r3, [r7, #12]
 800fcd4:	3301      	adds	r3, #1
 800fcd6:	60fb      	str	r3, [r7, #12]
 800fcd8:	68fb      	ldr	r3, [r7, #12]
 800fcda:	2b01      	cmp	r3, #1
 800fcdc:	d9dc      	bls.n	800fc98 <inc_lock+0x10>
 800fcde:	e000      	b.n	800fce2 <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 800fce0:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 800fce2:	68fb      	ldr	r3, [r7, #12]
 800fce4:	2b02      	cmp	r3, #2
 800fce6:	d132      	bne.n	800fd4e <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800fce8:	2300      	movs	r3, #0
 800fcea:	60fb      	str	r3, [r7, #12]
 800fcec:	e002      	b.n	800fcf4 <inc_lock+0x6c>
 800fcee:	68fb      	ldr	r3, [r7, #12]
 800fcf0:	3301      	adds	r3, #1
 800fcf2:	60fb      	str	r3, [r7, #12]
 800fcf4:	68fb      	ldr	r3, [r7, #12]
 800fcf6:	2b01      	cmp	r3, #1
 800fcf8:	d806      	bhi.n	800fd08 <inc_lock+0x80>
 800fcfa:	4a29      	ldr	r2, [pc, #164]	@ (800fda0 <inc_lock+0x118>)
 800fcfc:	68fb      	ldr	r3, [r7, #12]
 800fcfe:	011b      	lsls	r3, r3, #4
 800fd00:	4413      	add	r3, r2
 800fd02:	681b      	ldr	r3, [r3, #0]
 800fd04:	2b00      	cmp	r3, #0
 800fd06:	d1f2      	bne.n	800fcee <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 800fd08:	68fb      	ldr	r3, [r7, #12]
 800fd0a:	2b02      	cmp	r3, #2
 800fd0c:	d101      	bne.n	800fd12 <inc_lock+0x8a>
 800fd0e:	2300      	movs	r3, #0
 800fd10:	e040      	b.n	800fd94 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 800fd12:	687b      	ldr	r3, [r7, #4]
 800fd14:	681a      	ldr	r2, [r3, #0]
 800fd16:	4922      	ldr	r1, [pc, #136]	@ (800fda0 <inc_lock+0x118>)
 800fd18:	68fb      	ldr	r3, [r7, #12]
 800fd1a:	011b      	lsls	r3, r3, #4
 800fd1c:	440b      	add	r3, r1
 800fd1e:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 800fd20:	687b      	ldr	r3, [r7, #4]
 800fd22:	689a      	ldr	r2, [r3, #8]
 800fd24:	491e      	ldr	r1, [pc, #120]	@ (800fda0 <inc_lock+0x118>)
 800fd26:	68fb      	ldr	r3, [r7, #12]
 800fd28:	011b      	lsls	r3, r3, #4
 800fd2a:	440b      	add	r3, r1
 800fd2c:	3304      	adds	r3, #4
 800fd2e:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 800fd30:	687b      	ldr	r3, [r7, #4]
 800fd32:	695a      	ldr	r2, [r3, #20]
 800fd34:	491a      	ldr	r1, [pc, #104]	@ (800fda0 <inc_lock+0x118>)
 800fd36:	68fb      	ldr	r3, [r7, #12]
 800fd38:	011b      	lsls	r3, r3, #4
 800fd3a:	440b      	add	r3, r1
 800fd3c:	3308      	adds	r3, #8
 800fd3e:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 800fd40:	4a17      	ldr	r2, [pc, #92]	@ (800fda0 <inc_lock+0x118>)
 800fd42:	68fb      	ldr	r3, [r7, #12]
 800fd44:	011b      	lsls	r3, r3, #4
 800fd46:	4413      	add	r3, r2
 800fd48:	330c      	adds	r3, #12
 800fd4a:	2200      	movs	r2, #0
 800fd4c:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 800fd4e:	683b      	ldr	r3, [r7, #0]
 800fd50:	2b00      	cmp	r3, #0
 800fd52:	d009      	beq.n	800fd68 <inc_lock+0xe0>
 800fd54:	4a12      	ldr	r2, [pc, #72]	@ (800fda0 <inc_lock+0x118>)
 800fd56:	68fb      	ldr	r3, [r7, #12]
 800fd58:	011b      	lsls	r3, r3, #4
 800fd5a:	4413      	add	r3, r2
 800fd5c:	330c      	adds	r3, #12
 800fd5e:	881b      	ldrh	r3, [r3, #0]
 800fd60:	2b00      	cmp	r3, #0
 800fd62:	d001      	beq.n	800fd68 <inc_lock+0xe0>
 800fd64:	2300      	movs	r3, #0
 800fd66:	e015      	b.n	800fd94 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 800fd68:	683b      	ldr	r3, [r7, #0]
 800fd6a:	2b00      	cmp	r3, #0
 800fd6c:	d108      	bne.n	800fd80 <inc_lock+0xf8>
 800fd6e:	4a0c      	ldr	r2, [pc, #48]	@ (800fda0 <inc_lock+0x118>)
 800fd70:	68fb      	ldr	r3, [r7, #12]
 800fd72:	011b      	lsls	r3, r3, #4
 800fd74:	4413      	add	r3, r2
 800fd76:	330c      	adds	r3, #12
 800fd78:	881b      	ldrh	r3, [r3, #0]
 800fd7a:	3301      	adds	r3, #1
 800fd7c:	b29a      	uxth	r2, r3
 800fd7e:	e001      	b.n	800fd84 <inc_lock+0xfc>
 800fd80:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800fd84:	4906      	ldr	r1, [pc, #24]	@ (800fda0 <inc_lock+0x118>)
 800fd86:	68fb      	ldr	r3, [r7, #12]
 800fd88:	011b      	lsls	r3, r3, #4
 800fd8a:	440b      	add	r3, r1
 800fd8c:	330c      	adds	r3, #12
 800fd8e:	801a      	strh	r2, [r3, #0]

	return i + 1;
 800fd90:	68fb      	ldr	r3, [r7, #12]
 800fd92:	3301      	adds	r3, #1
}
 800fd94:	4618      	mov	r0, r3
 800fd96:	3714      	adds	r7, #20
 800fd98:	46bd      	mov	sp, r7
 800fd9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd9e:	4770      	bx	lr
 800fda0:	20002d50 	.word	0x20002d50

0800fda4 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 800fda4:	b480      	push	{r7}
 800fda6:	b085      	sub	sp, #20
 800fda8:	af00      	add	r7, sp, #0
 800fdaa:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 800fdac:	687b      	ldr	r3, [r7, #4]
 800fdae:	3b01      	subs	r3, #1
 800fdb0:	607b      	str	r3, [r7, #4]
 800fdb2:	687b      	ldr	r3, [r7, #4]
 800fdb4:	2b01      	cmp	r3, #1
 800fdb6:	d825      	bhi.n	800fe04 <dec_lock+0x60>
		n = Files[i].ctr;
 800fdb8:	4a17      	ldr	r2, [pc, #92]	@ (800fe18 <dec_lock+0x74>)
 800fdba:	687b      	ldr	r3, [r7, #4]
 800fdbc:	011b      	lsls	r3, r3, #4
 800fdbe:	4413      	add	r3, r2
 800fdc0:	330c      	adds	r3, #12
 800fdc2:	881b      	ldrh	r3, [r3, #0]
 800fdc4:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 800fdc6:	89fb      	ldrh	r3, [r7, #14]
 800fdc8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800fdcc:	d101      	bne.n	800fdd2 <dec_lock+0x2e>
 800fdce:	2300      	movs	r3, #0
 800fdd0:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 800fdd2:	89fb      	ldrh	r3, [r7, #14]
 800fdd4:	2b00      	cmp	r3, #0
 800fdd6:	d002      	beq.n	800fdde <dec_lock+0x3a>
 800fdd8:	89fb      	ldrh	r3, [r7, #14]
 800fdda:	3b01      	subs	r3, #1
 800fddc:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 800fdde:	4a0e      	ldr	r2, [pc, #56]	@ (800fe18 <dec_lock+0x74>)
 800fde0:	687b      	ldr	r3, [r7, #4]
 800fde2:	011b      	lsls	r3, r3, #4
 800fde4:	4413      	add	r3, r2
 800fde6:	330c      	adds	r3, #12
 800fde8:	89fa      	ldrh	r2, [r7, #14]
 800fdea:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 800fdec:	89fb      	ldrh	r3, [r7, #14]
 800fdee:	2b00      	cmp	r3, #0
 800fdf0:	d105      	bne.n	800fdfe <dec_lock+0x5a>
 800fdf2:	4a09      	ldr	r2, [pc, #36]	@ (800fe18 <dec_lock+0x74>)
 800fdf4:	687b      	ldr	r3, [r7, #4]
 800fdf6:	011b      	lsls	r3, r3, #4
 800fdf8:	4413      	add	r3, r2
 800fdfa:	2200      	movs	r2, #0
 800fdfc:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 800fdfe:	2300      	movs	r3, #0
 800fe00:	737b      	strb	r3, [r7, #13]
 800fe02:	e001      	b.n	800fe08 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 800fe04:	2302      	movs	r3, #2
 800fe06:	737b      	strb	r3, [r7, #13]
	}
	return res;
 800fe08:	7b7b      	ldrb	r3, [r7, #13]
}
 800fe0a:	4618      	mov	r0, r3
 800fe0c:	3714      	adds	r7, #20
 800fe0e:	46bd      	mov	sp, r7
 800fe10:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fe14:	4770      	bx	lr
 800fe16:	bf00      	nop
 800fe18:	20002d50 	.word	0x20002d50

0800fe1c <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 800fe1c:	b480      	push	{r7}
 800fe1e:	b085      	sub	sp, #20
 800fe20:	af00      	add	r7, sp, #0
 800fe22:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 800fe24:	2300      	movs	r3, #0
 800fe26:	60fb      	str	r3, [r7, #12]
 800fe28:	e010      	b.n	800fe4c <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 800fe2a:	4a0d      	ldr	r2, [pc, #52]	@ (800fe60 <clear_lock+0x44>)
 800fe2c:	68fb      	ldr	r3, [r7, #12]
 800fe2e:	011b      	lsls	r3, r3, #4
 800fe30:	4413      	add	r3, r2
 800fe32:	681b      	ldr	r3, [r3, #0]
 800fe34:	687a      	ldr	r2, [r7, #4]
 800fe36:	429a      	cmp	r2, r3
 800fe38:	d105      	bne.n	800fe46 <clear_lock+0x2a>
 800fe3a:	4a09      	ldr	r2, [pc, #36]	@ (800fe60 <clear_lock+0x44>)
 800fe3c:	68fb      	ldr	r3, [r7, #12]
 800fe3e:	011b      	lsls	r3, r3, #4
 800fe40:	4413      	add	r3, r2
 800fe42:	2200      	movs	r2, #0
 800fe44:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 800fe46:	68fb      	ldr	r3, [r7, #12]
 800fe48:	3301      	adds	r3, #1
 800fe4a:	60fb      	str	r3, [r7, #12]
 800fe4c:	68fb      	ldr	r3, [r7, #12]
 800fe4e:	2b01      	cmp	r3, #1
 800fe50:	d9eb      	bls.n	800fe2a <clear_lock+0xe>
	}
}
 800fe52:	bf00      	nop
 800fe54:	bf00      	nop
 800fe56:	3714      	adds	r7, #20
 800fe58:	46bd      	mov	sp, r7
 800fe5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fe5e:	4770      	bx	lr
 800fe60:	20002d50 	.word	0x20002d50

0800fe64 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 800fe64:	b580      	push	{r7, lr}
 800fe66:	b086      	sub	sp, #24
 800fe68:	af00      	add	r7, sp, #0
 800fe6a:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 800fe6c:	2300      	movs	r3, #0
 800fe6e:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 800fe70:	687b      	ldr	r3, [r7, #4]
 800fe72:	78db      	ldrb	r3, [r3, #3]
 800fe74:	2b00      	cmp	r3, #0
 800fe76:	d034      	beq.n	800fee2 <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 800fe78:	687b      	ldr	r3, [r7, #4]
 800fe7a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800fe7c:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800fe7e:	687b      	ldr	r3, [r7, #4]
 800fe80:	7858      	ldrb	r0, [r3, #1]
 800fe82:	687b      	ldr	r3, [r7, #4]
 800fe84:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 800fe88:	2301      	movs	r3, #1
 800fe8a:	697a      	ldr	r2, [r7, #20]
 800fe8c:	f7ff fd3e 	bl	800f90c <disk_write>
 800fe90:	4603      	mov	r3, r0
 800fe92:	2b00      	cmp	r3, #0
 800fe94:	d002      	beq.n	800fe9c <sync_window+0x38>
			res = FR_DISK_ERR;
 800fe96:	2301      	movs	r3, #1
 800fe98:	73fb      	strb	r3, [r7, #15]
 800fe9a:	e022      	b.n	800fee2 <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 800fe9c:	687b      	ldr	r3, [r7, #4]
 800fe9e:	2200      	movs	r2, #0
 800fea0:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800fea2:	687b      	ldr	r3, [r7, #4]
 800fea4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fea6:	697a      	ldr	r2, [r7, #20]
 800fea8:	1ad2      	subs	r2, r2, r3
 800feaa:	687b      	ldr	r3, [r7, #4]
 800feac:	6a1b      	ldr	r3, [r3, #32]
 800feae:	429a      	cmp	r2, r3
 800feb0:	d217      	bcs.n	800fee2 <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800feb2:	687b      	ldr	r3, [r7, #4]
 800feb4:	789b      	ldrb	r3, [r3, #2]
 800feb6:	613b      	str	r3, [r7, #16]
 800feb8:	e010      	b.n	800fedc <sync_window+0x78>
					wsect += fs->fsize;
 800feba:	687b      	ldr	r3, [r7, #4]
 800febc:	6a1b      	ldr	r3, [r3, #32]
 800febe:	697a      	ldr	r2, [r7, #20]
 800fec0:	4413      	add	r3, r2
 800fec2:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 800fec4:	687b      	ldr	r3, [r7, #4]
 800fec6:	7858      	ldrb	r0, [r3, #1]
 800fec8:	687b      	ldr	r3, [r7, #4]
 800feca:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 800fece:	2301      	movs	r3, #1
 800fed0:	697a      	ldr	r2, [r7, #20]
 800fed2:	f7ff fd1b 	bl	800f90c <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800fed6:	693b      	ldr	r3, [r7, #16]
 800fed8:	3b01      	subs	r3, #1
 800feda:	613b      	str	r3, [r7, #16]
 800fedc:	693b      	ldr	r3, [r7, #16]
 800fede:	2b01      	cmp	r3, #1
 800fee0:	d8eb      	bhi.n	800feba <sync_window+0x56>
				}
			}
		}
	}
	return res;
 800fee2:	7bfb      	ldrb	r3, [r7, #15]
}
 800fee4:	4618      	mov	r0, r3
 800fee6:	3718      	adds	r7, #24
 800fee8:	46bd      	mov	sp, r7
 800feea:	bd80      	pop	{r7, pc}

0800feec <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 800feec:	b580      	push	{r7, lr}
 800feee:	b084      	sub	sp, #16
 800fef0:	af00      	add	r7, sp, #0
 800fef2:	6078      	str	r0, [r7, #4]
 800fef4:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 800fef6:	2300      	movs	r3, #0
 800fef8:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 800fefa:	687b      	ldr	r3, [r7, #4]
 800fefc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800fefe:	683a      	ldr	r2, [r7, #0]
 800ff00:	429a      	cmp	r2, r3
 800ff02:	d01b      	beq.n	800ff3c <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 800ff04:	6878      	ldr	r0, [r7, #4]
 800ff06:	f7ff ffad 	bl	800fe64 <sync_window>
 800ff0a:	4603      	mov	r3, r0
 800ff0c:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 800ff0e:	7bfb      	ldrb	r3, [r7, #15]
 800ff10:	2b00      	cmp	r3, #0
 800ff12:	d113      	bne.n	800ff3c <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 800ff14:	687b      	ldr	r3, [r7, #4]
 800ff16:	7858      	ldrb	r0, [r3, #1]
 800ff18:	687b      	ldr	r3, [r7, #4]
 800ff1a:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 800ff1e:	2301      	movs	r3, #1
 800ff20:	683a      	ldr	r2, [r7, #0]
 800ff22:	f7ff fcd3 	bl	800f8cc <disk_read>
 800ff26:	4603      	mov	r3, r0
 800ff28:	2b00      	cmp	r3, #0
 800ff2a:	d004      	beq.n	800ff36 <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 800ff2c:	f04f 33ff 	mov.w	r3, #4294967295
 800ff30:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 800ff32:	2301      	movs	r3, #1
 800ff34:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 800ff36:	687b      	ldr	r3, [r7, #4]
 800ff38:	683a      	ldr	r2, [r7, #0]
 800ff3a:	635a      	str	r2, [r3, #52]	@ 0x34
		}
	}
	return res;
 800ff3c:	7bfb      	ldrb	r3, [r7, #15]
}
 800ff3e:	4618      	mov	r0, r3
 800ff40:	3710      	adds	r7, #16
 800ff42:	46bd      	mov	sp, r7
 800ff44:	bd80      	pop	{r7, pc}
	...

0800ff48 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 800ff48:	b580      	push	{r7, lr}
 800ff4a:	b084      	sub	sp, #16
 800ff4c:	af00      	add	r7, sp, #0
 800ff4e:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 800ff50:	6878      	ldr	r0, [r7, #4]
 800ff52:	f7ff ff87 	bl	800fe64 <sync_window>
 800ff56:	4603      	mov	r3, r0
 800ff58:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800ff5a:	7bfb      	ldrb	r3, [r7, #15]
 800ff5c:	2b00      	cmp	r3, #0
 800ff5e:	d159      	bne.n	8010014 <sync_fs+0xcc>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 800ff60:	687b      	ldr	r3, [r7, #4]
 800ff62:	781b      	ldrb	r3, [r3, #0]
 800ff64:	2b03      	cmp	r3, #3
 800ff66:	d149      	bne.n	800fffc <sync_fs+0xb4>
 800ff68:	687b      	ldr	r3, [r7, #4]
 800ff6a:	791b      	ldrb	r3, [r3, #4]
 800ff6c:	2b01      	cmp	r3, #1
 800ff6e:	d145      	bne.n	800fffc <sync_fs+0xb4>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 800ff70:	687b      	ldr	r3, [r7, #4]
 800ff72:	f103 0038 	add.w	r0, r3, #56	@ 0x38
 800ff76:	687b      	ldr	r3, [r7, #4]
 800ff78:	899b      	ldrh	r3, [r3, #12]
 800ff7a:	461a      	mov	r2, r3
 800ff7c:	2100      	movs	r1, #0
 800ff7e:	f7ff fda7 	bl	800fad0 <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 800ff82:	687b      	ldr	r3, [r7, #4]
 800ff84:	3338      	adds	r3, #56	@ 0x38
 800ff86:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800ff8a:	f64a 2155 	movw	r1, #43605	@ 0xaa55
 800ff8e:	4618      	mov	r0, r3
 800ff90:	f7ff fd36 	bl	800fa00 <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 800ff94:	687b      	ldr	r3, [r7, #4]
 800ff96:	3338      	adds	r3, #56	@ 0x38
 800ff98:	4921      	ldr	r1, [pc, #132]	@ (8010020 <sync_fs+0xd8>)
 800ff9a:	4618      	mov	r0, r3
 800ff9c:	f7ff fd4b 	bl	800fa36 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 800ffa0:	687b      	ldr	r3, [r7, #4]
 800ffa2:	3338      	adds	r3, #56	@ 0x38
 800ffa4:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 800ffa8:	491e      	ldr	r1, [pc, #120]	@ (8010024 <sync_fs+0xdc>)
 800ffaa:	4618      	mov	r0, r3
 800ffac:	f7ff fd43 	bl	800fa36 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 800ffb0:	687b      	ldr	r3, [r7, #4]
 800ffb2:	3338      	adds	r3, #56	@ 0x38
 800ffb4:	f503 72f4 	add.w	r2, r3, #488	@ 0x1e8
 800ffb8:	687b      	ldr	r3, [r7, #4]
 800ffba:	699b      	ldr	r3, [r3, #24]
 800ffbc:	4619      	mov	r1, r3
 800ffbe:	4610      	mov	r0, r2
 800ffc0:	f7ff fd39 	bl	800fa36 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 800ffc4:	687b      	ldr	r3, [r7, #4]
 800ffc6:	3338      	adds	r3, #56	@ 0x38
 800ffc8:	f503 72f6 	add.w	r2, r3, #492	@ 0x1ec
 800ffcc:	687b      	ldr	r3, [r7, #4]
 800ffce:	695b      	ldr	r3, [r3, #20]
 800ffd0:	4619      	mov	r1, r3
 800ffd2:	4610      	mov	r0, r2
 800ffd4:	f7ff fd2f 	bl	800fa36 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 800ffd8:	687b      	ldr	r3, [r7, #4]
 800ffda:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ffdc:	1c5a      	adds	r2, r3, #1
 800ffde:	687b      	ldr	r3, [r7, #4]
 800ffe0:	635a      	str	r2, [r3, #52]	@ 0x34
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 800ffe2:	687b      	ldr	r3, [r7, #4]
 800ffe4:	7858      	ldrb	r0, [r3, #1]
 800ffe6:	687b      	ldr	r3, [r7, #4]
 800ffe8:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 800ffec:	687b      	ldr	r3, [r7, #4]
 800ffee:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800fff0:	2301      	movs	r3, #1
 800fff2:	f7ff fc8b 	bl	800f90c <disk_write>
			fs->fsi_flag = 0;
 800fff6:	687b      	ldr	r3, [r7, #4]
 800fff8:	2200      	movs	r2, #0
 800fffa:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 800fffc:	687b      	ldr	r3, [r7, #4]
 800fffe:	785b      	ldrb	r3, [r3, #1]
 8010000:	2200      	movs	r2, #0
 8010002:	2100      	movs	r1, #0
 8010004:	4618      	mov	r0, r3
 8010006:	f7ff fca1 	bl	800f94c <disk_ioctl>
 801000a:	4603      	mov	r3, r0
 801000c:	2b00      	cmp	r3, #0
 801000e:	d001      	beq.n	8010014 <sync_fs+0xcc>
 8010010:	2301      	movs	r3, #1
 8010012:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 8010014:	7bfb      	ldrb	r3, [r7, #15]
}
 8010016:	4618      	mov	r0, r3
 8010018:	3710      	adds	r7, #16
 801001a:	46bd      	mov	sp, r7
 801001c:	bd80      	pop	{r7, pc}
 801001e:	bf00      	nop
 8010020:	41615252 	.word	0x41615252
 8010024:	61417272 	.word	0x61417272

08010028 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 8010028:	b480      	push	{r7}
 801002a:	b083      	sub	sp, #12
 801002c:	af00      	add	r7, sp, #0
 801002e:	6078      	str	r0, [r7, #4]
 8010030:	6039      	str	r1, [r7, #0]
	clst -= 2;
 8010032:	683b      	ldr	r3, [r7, #0]
 8010034:	3b02      	subs	r3, #2
 8010036:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8010038:	687b      	ldr	r3, [r7, #4]
 801003a:	69db      	ldr	r3, [r3, #28]
 801003c:	3b02      	subs	r3, #2
 801003e:	683a      	ldr	r2, [r7, #0]
 8010040:	429a      	cmp	r2, r3
 8010042:	d301      	bcc.n	8010048 <clust2sect+0x20>
 8010044:	2300      	movs	r3, #0
 8010046:	e008      	b.n	801005a <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 8010048:	687b      	ldr	r3, [r7, #4]
 801004a:	895b      	ldrh	r3, [r3, #10]
 801004c:	461a      	mov	r2, r3
 801004e:	683b      	ldr	r3, [r7, #0]
 8010050:	fb03 f202 	mul.w	r2, r3, r2
 8010054:	687b      	ldr	r3, [r7, #4]
 8010056:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8010058:	4413      	add	r3, r2
}
 801005a:	4618      	mov	r0, r3
 801005c:	370c      	adds	r7, #12
 801005e:	46bd      	mov	sp, r7
 8010060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010064:	4770      	bx	lr

08010066 <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 8010066:	b580      	push	{r7, lr}
 8010068:	b086      	sub	sp, #24
 801006a:	af00      	add	r7, sp, #0
 801006c:	6078      	str	r0, [r7, #4]
 801006e:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 8010070:	687b      	ldr	r3, [r7, #4]
 8010072:	681b      	ldr	r3, [r3, #0]
 8010074:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 8010076:	683b      	ldr	r3, [r7, #0]
 8010078:	2b01      	cmp	r3, #1
 801007a:	d904      	bls.n	8010086 <get_fat+0x20>
 801007c:	693b      	ldr	r3, [r7, #16]
 801007e:	69db      	ldr	r3, [r3, #28]
 8010080:	683a      	ldr	r2, [r7, #0]
 8010082:	429a      	cmp	r2, r3
 8010084:	d302      	bcc.n	801008c <get_fat+0x26>
		val = 1;	/* Internal error */
 8010086:	2301      	movs	r3, #1
 8010088:	617b      	str	r3, [r7, #20]
 801008a:	e0ba      	b.n	8010202 <get_fat+0x19c>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 801008c:	f04f 33ff 	mov.w	r3, #4294967295
 8010090:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 8010092:	693b      	ldr	r3, [r7, #16]
 8010094:	781b      	ldrb	r3, [r3, #0]
 8010096:	2b03      	cmp	r3, #3
 8010098:	f000 8082 	beq.w	80101a0 <get_fat+0x13a>
 801009c:	2b03      	cmp	r3, #3
 801009e:	f300 80a6 	bgt.w	80101ee <get_fat+0x188>
 80100a2:	2b01      	cmp	r3, #1
 80100a4:	d002      	beq.n	80100ac <get_fat+0x46>
 80100a6:	2b02      	cmp	r3, #2
 80100a8:	d055      	beq.n	8010156 <get_fat+0xf0>
 80100aa:	e0a0      	b.n	80101ee <get_fat+0x188>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 80100ac:	683b      	ldr	r3, [r7, #0]
 80100ae:	60fb      	str	r3, [r7, #12]
 80100b0:	68fb      	ldr	r3, [r7, #12]
 80100b2:	085b      	lsrs	r3, r3, #1
 80100b4:	68fa      	ldr	r2, [r7, #12]
 80100b6:	4413      	add	r3, r2
 80100b8:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80100ba:	693b      	ldr	r3, [r7, #16]
 80100bc:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80100be:	693b      	ldr	r3, [r7, #16]
 80100c0:	899b      	ldrh	r3, [r3, #12]
 80100c2:	4619      	mov	r1, r3
 80100c4:	68fb      	ldr	r3, [r7, #12]
 80100c6:	fbb3 f3f1 	udiv	r3, r3, r1
 80100ca:	4413      	add	r3, r2
 80100cc:	4619      	mov	r1, r3
 80100ce:	6938      	ldr	r0, [r7, #16]
 80100d0:	f7ff ff0c 	bl	800feec <move_window>
 80100d4:	4603      	mov	r3, r0
 80100d6:	2b00      	cmp	r3, #0
 80100d8:	f040 808c 	bne.w	80101f4 <get_fat+0x18e>
			wc = fs->win[bc++ % SS(fs)];
 80100dc:	68fb      	ldr	r3, [r7, #12]
 80100de:	1c5a      	adds	r2, r3, #1
 80100e0:	60fa      	str	r2, [r7, #12]
 80100e2:	693a      	ldr	r2, [r7, #16]
 80100e4:	8992      	ldrh	r2, [r2, #12]
 80100e6:	fbb3 f1f2 	udiv	r1, r3, r2
 80100ea:	fb01 f202 	mul.w	r2, r1, r2
 80100ee:	1a9b      	subs	r3, r3, r2
 80100f0:	693a      	ldr	r2, [r7, #16]
 80100f2:	4413      	add	r3, r2
 80100f4:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80100f8:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80100fa:	693b      	ldr	r3, [r7, #16]
 80100fc:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80100fe:	693b      	ldr	r3, [r7, #16]
 8010100:	899b      	ldrh	r3, [r3, #12]
 8010102:	4619      	mov	r1, r3
 8010104:	68fb      	ldr	r3, [r7, #12]
 8010106:	fbb3 f3f1 	udiv	r3, r3, r1
 801010a:	4413      	add	r3, r2
 801010c:	4619      	mov	r1, r3
 801010e:	6938      	ldr	r0, [r7, #16]
 8010110:	f7ff feec 	bl	800feec <move_window>
 8010114:	4603      	mov	r3, r0
 8010116:	2b00      	cmp	r3, #0
 8010118:	d16e      	bne.n	80101f8 <get_fat+0x192>
			wc |= fs->win[bc % SS(fs)] << 8;
 801011a:	693b      	ldr	r3, [r7, #16]
 801011c:	899b      	ldrh	r3, [r3, #12]
 801011e:	461a      	mov	r2, r3
 8010120:	68fb      	ldr	r3, [r7, #12]
 8010122:	fbb3 f1f2 	udiv	r1, r3, r2
 8010126:	fb01 f202 	mul.w	r2, r1, r2
 801012a:	1a9b      	subs	r3, r3, r2
 801012c:	693a      	ldr	r2, [r7, #16]
 801012e:	4413      	add	r3, r2
 8010130:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8010134:	021b      	lsls	r3, r3, #8
 8010136:	68ba      	ldr	r2, [r7, #8]
 8010138:	4313      	orrs	r3, r2
 801013a:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 801013c:	683b      	ldr	r3, [r7, #0]
 801013e:	f003 0301 	and.w	r3, r3, #1
 8010142:	2b00      	cmp	r3, #0
 8010144:	d002      	beq.n	801014c <get_fat+0xe6>
 8010146:	68bb      	ldr	r3, [r7, #8]
 8010148:	091b      	lsrs	r3, r3, #4
 801014a:	e002      	b.n	8010152 <get_fat+0xec>
 801014c:	68bb      	ldr	r3, [r7, #8]
 801014e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8010152:	617b      	str	r3, [r7, #20]
			break;
 8010154:	e055      	b.n	8010202 <get_fat+0x19c>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8010156:	693b      	ldr	r3, [r7, #16]
 8010158:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 801015a:	693b      	ldr	r3, [r7, #16]
 801015c:	899b      	ldrh	r3, [r3, #12]
 801015e:	085b      	lsrs	r3, r3, #1
 8010160:	b29b      	uxth	r3, r3
 8010162:	4619      	mov	r1, r3
 8010164:	683b      	ldr	r3, [r7, #0]
 8010166:	fbb3 f3f1 	udiv	r3, r3, r1
 801016a:	4413      	add	r3, r2
 801016c:	4619      	mov	r1, r3
 801016e:	6938      	ldr	r0, [r7, #16]
 8010170:	f7ff febc 	bl	800feec <move_window>
 8010174:	4603      	mov	r3, r0
 8010176:	2b00      	cmp	r3, #0
 8010178:	d140      	bne.n	80101fc <get_fat+0x196>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 801017a:	693b      	ldr	r3, [r7, #16]
 801017c:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8010180:	683b      	ldr	r3, [r7, #0]
 8010182:	005b      	lsls	r3, r3, #1
 8010184:	693a      	ldr	r2, [r7, #16]
 8010186:	8992      	ldrh	r2, [r2, #12]
 8010188:	fbb3 f0f2 	udiv	r0, r3, r2
 801018c:	fb00 f202 	mul.w	r2, r0, r2
 8010190:	1a9b      	subs	r3, r3, r2
 8010192:	440b      	add	r3, r1
 8010194:	4618      	mov	r0, r3
 8010196:	f7ff fbf7 	bl	800f988 <ld_word>
 801019a:	4603      	mov	r3, r0
 801019c:	617b      	str	r3, [r7, #20]
			break;
 801019e:	e030      	b.n	8010202 <get_fat+0x19c>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 80101a0:	693b      	ldr	r3, [r7, #16]
 80101a2:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80101a4:	693b      	ldr	r3, [r7, #16]
 80101a6:	899b      	ldrh	r3, [r3, #12]
 80101a8:	089b      	lsrs	r3, r3, #2
 80101aa:	b29b      	uxth	r3, r3
 80101ac:	4619      	mov	r1, r3
 80101ae:	683b      	ldr	r3, [r7, #0]
 80101b0:	fbb3 f3f1 	udiv	r3, r3, r1
 80101b4:	4413      	add	r3, r2
 80101b6:	4619      	mov	r1, r3
 80101b8:	6938      	ldr	r0, [r7, #16]
 80101ba:	f7ff fe97 	bl	800feec <move_window>
 80101be:	4603      	mov	r3, r0
 80101c0:	2b00      	cmp	r3, #0
 80101c2:	d11d      	bne.n	8010200 <get_fat+0x19a>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 80101c4:	693b      	ldr	r3, [r7, #16]
 80101c6:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 80101ca:	683b      	ldr	r3, [r7, #0]
 80101cc:	009b      	lsls	r3, r3, #2
 80101ce:	693a      	ldr	r2, [r7, #16]
 80101d0:	8992      	ldrh	r2, [r2, #12]
 80101d2:	fbb3 f0f2 	udiv	r0, r3, r2
 80101d6:	fb00 f202 	mul.w	r2, r0, r2
 80101da:	1a9b      	subs	r3, r3, r2
 80101dc:	440b      	add	r3, r1
 80101de:	4618      	mov	r0, r3
 80101e0:	f7ff fbeb 	bl	800f9ba <ld_dword>
 80101e4:	4603      	mov	r3, r0
 80101e6:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 80101ea:	617b      	str	r3, [r7, #20]
			break;
 80101ec:	e009      	b.n	8010202 <get_fat+0x19c>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 80101ee:	2301      	movs	r3, #1
 80101f0:	617b      	str	r3, [r7, #20]
 80101f2:	e006      	b.n	8010202 <get_fat+0x19c>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80101f4:	bf00      	nop
 80101f6:	e004      	b.n	8010202 <get_fat+0x19c>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80101f8:	bf00      	nop
 80101fa:	e002      	b.n	8010202 <get_fat+0x19c>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 80101fc:	bf00      	nop
 80101fe:	e000      	b.n	8010202 <get_fat+0x19c>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8010200:	bf00      	nop
		}
	}

	return val;
 8010202:	697b      	ldr	r3, [r7, #20]
}
 8010204:	4618      	mov	r0, r3
 8010206:	3718      	adds	r7, #24
 8010208:	46bd      	mov	sp, r7
 801020a:	bd80      	pop	{r7, pc}

0801020c <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 801020c:	b590      	push	{r4, r7, lr}
 801020e:	b089      	sub	sp, #36	@ 0x24
 8010210:	af00      	add	r7, sp, #0
 8010212:	60f8      	str	r0, [r7, #12]
 8010214:	60b9      	str	r1, [r7, #8]
 8010216:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 8010218:	2302      	movs	r3, #2
 801021a:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 801021c:	68bb      	ldr	r3, [r7, #8]
 801021e:	2b01      	cmp	r3, #1
 8010220:	f240 8109 	bls.w	8010436 <put_fat+0x22a>
 8010224:	68fb      	ldr	r3, [r7, #12]
 8010226:	69db      	ldr	r3, [r3, #28]
 8010228:	68ba      	ldr	r2, [r7, #8]
 801022a:	429a      	cmp	r2, r3
 801022c:	f080 8103 	bcs.w	8010436 <put_fat+0x22a>
		switch (fs->fs_type) {
 8010230:	68fb      	ldr	r3, [r7, #12]
 8010232:	781b      	ldrb	r3, [r3, #0]
 8010234:	2b03      	cmp	r3, #3
 8010236:	f000 80b6 	beq.w	80103a6 <put_fat+0x19a>
 801023a:	2b03      	cmp	r3, #3
 801023c:	f300 80fb 	bgt.w	8010436 <put_fat+0x22a>
 8010240:	2b01      	cmp	r3, #1
 8010242:	d003      	beq.n	801024c <put_fat+0x40>
 8010244:	2b02      	cmp	r3, #2
 8010246:	f000 8083 	beq.w	8010350 <put_fat+0x144>
 801024a:	e0f4      	b.n	8010436 <put_fat+0x22a>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 801024c:	68bb      	ldr	r3, [r7, #8]
 801024e:	61bb      	str	r3, [r7, #24]
 8010250:	69bb      	ldr	r3, [r7, #24]
 8010252:	085b      	lsrs	r3, r3, #1
 8010254:	69ba      	ldr	r2, [r7, #24]
 8010256:	4413      	add	r3, r2
 8010258:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 801025a:	68fb      	ldr	r3, [r7, #12]
 801025c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 801025e:	68fb      	ldr	r3, [r7, #12]
 8010260:	899b      	ldrh	r3, [r3, #12]
 8010262:	4619      	mov	r1, r3
 8010264:	69bb      	ldr	r3, [r7, #24]
 8010266:	fbb3 f3f1 	udiv	r3, r3, r1
 801026a:	4413      	add	r3, r2
 801026c:	4619      	mov	r1, r3
 801026e:	68f8      	ldr	r0, [r7, #12]
 8010270:	f7ff fe3c 	bl	800feec <move_window>
 8010274:	4603      	mov	r3, r0
 8010276:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8010278:	7ffb      	ldrb	r3, [r7, #31]
 801027a:	2b00      	cmp	r3, #0
 801027c:	f040 80d4 	bne.w	8010428 <put_fat+0x21c>
			p = fs->win + bc++ % SS(fs);
 8010280:	68fb      	ldr	r3, [r7, #12]
 8010282:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8010286:	69bb      	ldr	r3, [r7, #24]
 8010288:	1c5a      	adds	r2, r3, #1
 801028a:	61ba      	str	r2, [r7, #24]
 801028c:	68fa      	ldr	r2, [r7, #12]
 801028e:	8992      	ldrh	r2, [r2, #12]
 8010290:	fbb3 f0f2 	udiv	r0, r3, r2
 8010294:	fb00 f202 	mul.w	r2, r0, r2
 8010298:	1a9b      	subs	r3, r3, r2
 801029a:	440b      	add	r3, r1
 801029c:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 801029e:	68bb      	ldr	r3, [r7, #8]
 80102a0:	f003 0301 	and.w	r3, r3, #1
 80102a4:	2b00      	cmp	r3, #0
 80102a6:	d00d      	beq.n	80102c4 <put_fat+0xb8>
 80102a8:	697b      	ldr	r3, [r7, #20]
 80102aa:	781b      	ldrb	r3, [r3, #0]
 80102ac:	b25b      	sxtb	r3, r3
 80102ae:	f003 030f 	and.w	r3, r3, #15
 80102b2:	b25a      	sxtb	r2, r3
 80102b4:	687b      	ldr	r3, [r7, #4]
 80102b6:	b25b      	sxtb	r3, r3
 80102b8:	011b      	lsls	r3, r3, #4
 80102ba:	b25b      	sxtb	r3, r3
 80102bc:	4313      	orrs	r3, r2
 80102be:	b25b      	sxtb	r3, r3
 80102c0:	b2db      	uxtb	r3, r3
 80102c2:	e001      	b.n	80102c8 <put_fat+0xbc>
 80102c4:	687b      	ldr	r3, [r7, #4]
 80102c6:	b2db      	uxtb	r3, r3
 80102c8:	697a      	ldr	r2, [r7, #20]
 80102ca:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 80102cc:	68fb      	ldr	r3, [r7, #12]
 80102ce:	2201      	movs	r2, #1
 80102d0:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 80102d2:	68fb      	ldr	r3, [r7, #12]
 80102d4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80102d6:	68fb      	ldr	r3, [r7, #12]
 80102d8:	899b      	ldrh	r3, [r3, #12]
 80102da:	4619      	mov	r1, r3
 80102dc:	69bb      	ldr	r3, [r7, #24]
 80102de:	fbb3 f3f1 	udiv	r3, r3, r1
 80102e2:	4413      	add	r3, r2
 80102e4:	4619      	mov	r1, r3
 80102e6:	68f8      	ldr	r0, [r7, #12]
 80102e8:	f7ff fe00 	bl	800feec <move_window>
 80102ec:	4603      	mov	r3, r0
 80102ee:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80102f0:	7ffb      	ldrb	r3, [r7, #31]
 80102f2:	2b00      	cmp	r3, #0
 80102f4:	f040 809a 	bne.w	801042c <put_fat+0x220>
			p = fs->win + bc % SS(fs);
 80102f8:	68fb      	ldr	r3, [r7, #12]
 80102fa:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 80102fe:	68fb      	ldr	r3, [r7, #12]
 8010300:	899b      	ldrh	r3, [r3, #12]
 8010302:	461a      	mov	r2, r3
 8010304:	69bb      	ldr	r3, [r7, #24]
 8010306:	fbb3 f0f2 	udiv	r0, r3, r2
 801030a:	fb00 f202 	mul.w	r2, r0, r2
 801030e:	1a9b      	subs	r3, r3, r2
 8010310:	440b      	add	r3, r1
 8010312:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 8010314:	68bb      	ldr	r3, [r7, #8]
 8010316:	f003 0301 	and.w	r3, r3, #1
 801031a:	2b00      	cmp	r3, #0
 801031c:	d003      	beq.n	8010326 <put_fat+0x11a>
 801031e:	687b      	ldr	r3, [r7, #4]
 8010320:	091b      	lsrs	r3, r3, #4
 8010322:	b2db      	uxtb	r3, r3
 8010324:	e00e      	b.n	8010344 <put_fat+0x138>
 8010326:	697b      	ldr	r3, [r7, #20]
 8010328:	781b      	ldrb	r3, [r3, #0]
 801032a:	b25b      	sxtb	r3, r3
 801032c:	f023 030f 	bic.w	r3, r3, #15
 8010330:	b25a      	sxtb	r2, r3
 8010332:	687b      	ldr	r3, [r7, #4]
 8010334:	0a1b      	lsrs	r3, r3, #8
 8010336:	b25b      	sxtb	r3, r3
 8010338:	f003 030f 	and.w	r3, r3, #15
 801033c:	b25b      	sxtb	r3, r3
 801033e:	4313      	orrs	r3, r2
 8010340:	b25b      	sxtb	r3, r3
 8010342:	b2db      	uxtb	r3, r3
 8010344:	697a      	ldr	r2, [r7, #20]
 8010346:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8010348:	68fb      	ldr	r3, [r7, #12]
 801034a:	2201      	movs	r2, #1
 801034c:	70da      	strb	r2, [r3, #3]
			break;
 801034e:	e072      	b.n	8010436 <put_fat+0x22a>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 8010350:	68fb      	ldr	r3, [r7, #12]
 8010352:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8010354:	68fb      	ldr	r3, [r7, #12]
 8010356:	899b      	ldrh	r3, [r3, #12]
 8010358:	085b      	lsrs	r3, r3, #1
 801035a:	b29b      	uxth	r3, r3
 801035c:	4619      	mov	r1, r3
 801035e:	68bb      	ldr	r3, [r7, #8]
 8010360:	fbb3 f3f1 	udiv	r3, r3, r1
 8010364:	4413      	add	r3, r2
 8010366:	4619      	mov	r1, r3
 8010368:	68f8      	ldr	r0, [r7, #12]
 801036a:	f7ff fdbf 	bl	800feec <move_window>
 801036e:	4603      	mov	r3, r0
 8010370:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8010372:	7ffb      	ldrb	r3, [r7, #31]
 8010374:	2b00      	cmp	r3, #0
 8010376:	d15b      	bne.n	8010430 <put_fat+0x224>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 8010378:	68fb      	ldr	r3, [r7, #12]
 801037a:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 801037e:	68bb      	ldr	r3, [r7, #8]
 8010380:	005b      	lsls	r3, r3, #1
 8010382:	68fa      	ldr	r2, [r7, #12]
 8010384:	8992      	ldrh	r2, [r2, #12]
 8010386:	fbb3 f0f2 	udiv	r0, r3, r2
 801038a:	fb00 f202 	mul.w	r2, r0, r2
 801038e:	1a9b      	subs	r3, r3, r2
 8010390:	440b      	add	r3, r1
 8010392:	687a      	ldr	r2, [r7, #4]
 8010394:	b292      	uxth	r2, r2
 8010396:	4611      	mov	r1, r2
 8010398:	4618      	mov	r0, r3
 801039a:	f7ff fb31 	bl	800fa00 <st_word>
			fs->wflag = 1;
 801039e:	68fb      	ldr	r3, [r7, #12]
 80103a0:	2201      	movs	r2, #1
 80103a2:	70da      	strb	r2, [r3, #3]
			break;
 80103a4:	e047      	b.n	8010436 <put_fat+0x22a>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 80103a6:	68fb      	ldr	r3, [r7, #12]
 80103a8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80103aa:	68fb      	ldr	r3, [r7, #12]
 80103ac:	899b      	ldrh	r3, [r3, #12]
 80103ae:	089b      	lsrs	r3, r3, #2
 80103b0:	b29b      	uxth	r3, r3
 80103b2:	4619      	mov	r1, r3
 80103b4:	68bb      	ldr	r3, [r7, #8]
 80103b6:	fbb3 f3f1 	udiv	r3, r3, r1
 80103ba:	4413      	add	r3, r2
 80103bc:	4619      	mov	r1, r3
 80103be:	68f8      	ldr	r0, [r7, #12]
 80103c0:	f7ff fd94 	bl	800feec <move_window>
 80103c4:	4603      	mov	r3, r0
 80103c6:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80103c8:	7ffb      	ldrb	r3, [r7, #31]
 80103ca:	2b00      	cmp	r3, #0
 80103cc:	d132      	bne.n	8010434 <put_fat+0x228>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 80103ce:	687b      	ldr	r3, [r7, #4]
 80103d0:	f023 4470 	bic.w	r4, r3, #4026531840	@ 0xf0000000
 80103d4:	68fb      	ldr	r3, [r7, #12]
 80103d6:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 80103da:	68bb      	ldr	r3, [r7, #8]
 80103dc:	009b      	lsls	r3, r3, #2
 80103de:	68fa      	ldr	r2, [r7, #12]
 80103e0:	8992      	ldrh	r2, [r2, #12]
 80103e2:	fbb3 f0f2 	udiv	r0, r3, r2
 80103e6:	fb00 f202 	mul.w	r2, r0, r2
 80103ea:	1a9b      	subs	r3, r3, r2
 80103ec:	440b      	add	r3, r1
 80103ee:	4618      	mov	r0, r3
 80103f0:	f7ff fae3 	bl	800f9ba <ld_dword>
 80103f4:	4603      	mov	r3, r0
 80103f6:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 80103fa:	4323      	orrs	r3, r4
 80103fc:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 80103fe:	68fb      	ldr	r3, [r7, #12]
 8010400:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8010404:	68bb      	ldr	r3, [r7, #8]
 8010406:	009b      	lsls	r3, r3, #2
 8010408:	68fa      	ldr	r2, [r7, #12]
 801040a:	8992      	ldrh	r2, [r2, #12]
 801040c:	fbb3 f0f2 	udiv	r0, r3, r2
 8010410:	fb00 f202 	mul.w	r2, r0, r2
 8010414:	1a9b      	subs	r3, r3, r2
 8010416:	440b      	add	r3, r1
 8010418:	6879      	ldr	r1, [r7, #4]
 801041a:	4618      	mov	r0, r3
 801041c:	f7ff fb0b 	bl	800fa36 <st_dword>
			fs->wflag = 1;
 8010420:	68fb      	ldr	r3, [r7, #12]
 8010422:	2201      	movs	r2, #1
 8010424:	70da      	strb	r2, [r3, #3]
			break;
 8010426:	e006      	b.n	8010436 <put_fat+0x22a>
			if (res != FR_OK) break;
 8010428:	bf00      	nop
 801042a:	e004      	b.n	8010436 <put_fat+0x22a>
			if (res != FR_OK) break;
 801042c:	bf00      	nop
 801042e:	e002      	b.n	8010436 <put_fat+0x22a>
			if (res != FR_OK) break;
 8010430:	bf00      	nop
 8010432:	e000      	b.n	8010436 <put_fat+0x22a>
			if (res != FR_OK) break;
 8010434:	bf00      	nop
		}
	}
	return res;
 8010436:	7ffb      	ldrb	r3, [r7, #31]
}
 8010438:	4618      	mov	r0, r3
 801043a:	3724      	adds	r7, #36	@ 0x24
 801043c:	46bd      	mov	sp, r7
 801043e:	bd90      	pop	{r4, r7, pc}

08010440 <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 8010440:	b580      	push	{r7, lr}
 8010442:	b088      	sub	sp, #32
 8010444:	af00      	add	r7, sp, #0
 8010446:	60f8      	str	r0, [r7, #12]
 8010448:	60b9      	str	r1, [r7, #8]
 801044a:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 801044c:	2300      	movs	r3, #0
 801044e:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 8010450:	68fb      	ldr	r3, [r7, #12]
 8010452:	681b      	ldr	r3, [r3, #0]
 8010454:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 8010456:	68bb      	ldr	r3, [r7, #8]
 8010458:	2b01      	cmp	r3, #1
 801045a:	d904      	bls.n	8010466 <remove_chain+0x26>
 801045c:	69bb      	ldr	r3, [r7, #24]
 801045e:	69db      	ldr	r3, [r3, #28]
 8010460:	68ba      	ldr	r2, [r7, #8]
 8010462:	429a      	cmp	r2, r3
 8010464:	d301      	bcc.n	801046a <remove_chain+0x2a>
 8010466:	2302      	movs	r3, #2
 8010468:	e04b      	b.n	8010502 <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 801046a:	687b      	ldr	r3, [r7, #4]
 801046c:	2b00      	cmp	r3, #0
 801046e:	d00c      	beq.n	801048a <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 8010470:	f04f 32ff 	mov.w	r2, #4294967295
 8010474:	6879      	ldr	r1, [r7, #4]
 8010476:	69b8      	ldr	r0, [r7, #24]
 8010478:	f7ff fec8 	bl	801020c <put_fat>
 801047c:	4603      	mov	r3, r0
 801047e:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 8010480:	7ffb      	ldrb	r3, [r7, #31]
 8010482:	2b00      	cmp	r3, #0
 8010484:	d001      	beq.n	801048a <remove_chain+0x4a>
 8010486:	7ffb      	ldrb	r3, [r7, #31]
 8010488:	e03b      	b.n	8010502 <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 801048a:	68b9      	ldr	r1, [r7, #8]
 801048c:	68f8      	ldr	r0, [r7, #12]
 801048e:	f7ff fdea 	bl	8010066 <get_fat>
 8010492:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 8010494:	697b      	ldr	r3, [r7, #20]
 8010496:	2b00      	cmp	r3, #0
 8010498:	d031      	beq.n	80104fe <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 801049a:	697b      	ldr	r3, [r7, #20]
 801049c:	2b01      	cmp	r3, #1
 801049e:	d101      	bne.n	80104a4 <remove_chain+0x64>
 80104a0:	2302      	movs	r3, #2
 80104a2:	e02e      	b.n	8010502 <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 80104a4:	697b      	ldr	r3, [r7, #20]
 80104a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80104aa:	d101      	bne.n	80104b0 <remove_chain+0x70>
 80104ac:	2301      	movs	r3, #1
 80104ae:	e028      	b.n	8010502 <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 80104b0:	2200      	movs	r2, #0
 80104b2:	68b9      	ldr	r1, [r7, #8]
 80104b4:	69b8      	ldr	r0, [r7, #24]
 80104b6:	f7ff fea9 	bl	801020c <put_fat>
 80104ba:	4603      	mov	r3, r0
 80104bc:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 80104be:	7ffb      	ldrb	r3, [r7, #31]
 80104c0:	2b00      	cmp	r3, #0
 80104c2:	d001      	beq.n	80104c8 <remove_chain+0x88>
 80104c4:	7ffb      	ldrb	r3, [r7, #31]
 80104c6:	e01c      	b.n	8010502 <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 80104c8:	69bb      	ldr	r3, [r7, #24]
 80104ca:	699a      	ldr	r2, [r3, #24]
 80104cc:	69bb      	ldr	r3, [r7, #24]
 80104ce:	69db      	ldr	r3, [r3, #28]
 80104d0:	3b02      	subs	r3, #2
 80104d2:	429a      	cmp	r2, r3
 80104d4:	d20b      	bcs.n	80104ee <remove_chain+0xae>
			fs->free_clst++;
 80104d6:	69bb      	ldr	r3, [r7, #24]
 80104d8:	699b      	ldr	r3, [r3, #24]
 80104da:	1c5a      	adds	r2, r3, #1
 80104dc:	69bb      	ldr	r3, [r7, #24]
 80104de:	619a      	str	r2, [r3, #24]
			fs->fsi_flag |= 1;
 80104e0:	69bb      	ldr	r3, [r7, #24]
 80104e2:	791b      	ldrb	r3, [r3, #4]
 80104e4:	f043 0301 	orr.w	r3, r3, #1
 80104e8:	b2da      	uxtb	r2, r3
 80104ea:	69bb      	ldr	r3, [r7, #24]
 80104ec:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 80104ee:	697b      	ldr	r3, [r7, #20]
 80104f0:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 80104f2:	69bb      	ldr	r3, [r7, #24]
 80104f4:	69db      	ldr	r3, [r3, #28]
 80104f6:	68ba      	ldr	r2, [r7, #8]
 80104f8:	429a      	cmp	r2, r3
 80104fa:	d3c6      	bcc.n	801048a <remove_chain+0x4a>
 80104fc:	e000      	b.n	8010500 <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 80104fe:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 8010500:	2300      	movs	r3, #0
}
 8010502:	4618      	mov	r0, r3
 8010504:	3720      	adds	r7, #32
 8010506:	46bd      	mov	sp, r7
 8010508:	bd80      	pop	{r7, pc}

0801050a <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 801050a:	b580      	push	{r7, lr}
 801050c:	b088      	sub	sp, #32
 801050e:	af00      	add	r7, sp, #0
 8010510:	6078      	str	r0, [r7, #4]
 8010512:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 8010514:	687b      	ldr	r3, [r7, #4]
 8010516:	681b      	ldr	r3, [r3, #0]
 8010518:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 801051a:	683b      	ldr	r3, [r7, #0]
 801051c:	2b00      	cmp	r3, #0
 801051e:	d10d      	bne.n	801053c <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 8010520:	693b      	ldr	r3, [r7, #16]
 8010522:	695b      	ldr	r3, [r3, #20]
 8010524:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 8010526:	69bb      	ldr	r3, [r7, #24]
 8010528:	2b00      	cmp	r3, #0
 801052a:	d004      	beq.n	8010536 <create_chain+0x2c>
 801052c:	693b      	ldr	r3, [r7, #16]
 801052e:	69db      	ldr	r3, [r3, #28]
 8010530:	69ba      	ldr	r2, [r7, #24]
 8010532:	429a      	cmp	r2, r3
 8010534:	d31b      	bcc.n	801056e <create_chain+0x64>
 8010536:	2301      	movs	r3, #1
 8010538:	61bb      	str	r3, [r7, #24]
 801053a:	e018      	b.n	801056e <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 801053c:	6839      	ldr	r1, [r7, #0]
 801053e:	6878      	ldr	r0, [r7, #4]
 8010540:	f7ff fd91 	bl	8010066 <get_fat>
 8010544:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 8010546:	68fb      	ldr	r3, [r7, #12]
 8010548:	2b01      	cmp	r3, #1
 801054a:	d801      	bhi.n	8010550 <create_chain+0x46>
 801054c:	2301      	movs	r3, #1
 801054e:	e070      	b.n	8010632 <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 8010550:	68fb      	ldr	r3, [r7, #12]
 8010552:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010556:	d101      	bne.n	801055c <create_chain+0x52>
 8010558:	68fb      	ldr	r3, [r7, #12]
 801055a:	e06a      	b.n	8010632 <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 801055c:	693b      	ldr	r3, [r7, #16]
 801055e:	69db      	ldr	r3, [r3, #28]
 8010560:	68fa      	ldr	r2, [r7, #12]
 8010562:	429a      	cmp	r2, r3
 8010564:	d201      	bcs.n	801056a <create_chain+0x60>
 8010566:	68fb      	ldr	r3, [r7, #12]
 8010568:	e063      	b.n	8010632 <create_chain+0x128>
		scl = clst;
 801056a:	683b      	ldr	r3, [r7, #0]
 801056c:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 801056e:	69bb      	ldr	r3, [r7, #24]
 8010570:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 8010572:	69fb      	ldr	r3, [r7, #28]
 8010574:	3301      	adds	r3, #1
 8010576:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 8010578:	693b      	ldr	r3, [r7, #16]
 801057a:	69db      	ldr	r3, [r3, #28]
 801057c:	69fa      	ldr	r2, [r7, #28]
 801057e:	429a      	cmp	r2, r3
 8010580:	d307      	bcc.n	8010592 <create_chain+0x88>
				ncl = 2;
 8010582:	2302      	movs	r3, #2
 8010584:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 8010586:	69fa      	ldr	r2, [r7, #28]
 8010588:	69bb      	ldr	r3, [r7, #24]
 801058a:	429a      	cmp	r2, r3
 801058c:	d901      	bls.n	8010592 <create_chain+0x88>
 801058e:	2300      	movs	r3, #0
 8010590:	e04f      	b.n	8010632 <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 8010592:	69f9      	ldr	r1, [r7, #28]
 8010594:	6878      	ldr	r0, [r7, #4]
 8010596:	f7ff fd66 	bl	8010066 <get_fat>
 801059a:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 801059c:	68fb      	ldr	r3, [r7, #12]
 801059e:	2b00      	cmp	r3, #0
 80105a0:	d00e      	beq.n	80105c0 <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 80105a2:	68fb      	ldr	r3, [r7, #12]
 80105a4:	2b01      	cmp	r3, #1
 80105a6:	d003      	beq.n	80105b0 <create_chain+0xa6>
 80105a8:	68fb      	ldr	r3, [r7, #12]
 80105aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80105ae:	d101      	bne.n	80105b4 <create_chain+0xaa>
 80105b0:	68fb      	ldr	r3, [r7, #12]
 80105b2:	e03e      	b.n	8010632 <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 80105b4:	69fa      	ldr	r2, [r7, #28]
 80105b6:	69bb      	ldr	r3, [r7, #24]
 80105b8:	429a      	cmp	r2, r3
 80105ba:	d1da      	bne.n	8010572 <create_chain+0x68>
 80105bc:	2300      	movs	r3, #0
 80105be:	e038      	b.n	8010632 <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 80105c0:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 80105c2:	f04f 32ff 	mov.w	r2, #4294967295
 80105c6:	69f9      	ldr	r1, [r7, #28]
 80105c8:	6938      	ldr	r0, [r7, #16]
 80105ca:	f7ff fe1f 	bl	801020c <put_fat>
 80105ce:	4603      	mov	r3, r0
 80105d0:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 80105d2:	7dfb      	ldrb	r3, [r7, #23]
 80105d4:	2b00      	cmp	r3, #0
 80105d6:	d109      	bne.n	80105ec <create_chain+0xe2>
 80105d8:	683b      	ldr	r3, [r7, #0]
 80105da:	2b00      	cmp	r3, #0
 80105dc:	d006      	beq.n	80105ec <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 80105de:	69fa      	ldr	r2, [r7, #28]
 80105e0:	6839      	ldr	r1, [r7, #0]
 80105e2:	6938      	ldr	r0, [r7, #16]
 80105e4:	f7ff fe12 	bl	801020c <put_fat>
 80105e8:	4603      	mov	r3, r0
 80105ea:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 80105ec:	7dfb      	ldrb	r3, [r7, #23]
 80105ee:	2b00      	cmp	r3, #0
 80105f0:	d116      	bne.n	8010620 <create_chain+0x116>
		fs->last_clst = ncl;
 80105f2:	693b      	ldr	r3, [r7, #16]
 80105f4:	69fa      	ldr	r2, [r7, #28]
 80105f6:	615a      	str	r2, [r3, #20]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 80105f8:	693b      	ldr	r3, [r7, #16]
 80105fa:	699a      	ldr	r2, [r3, #24]
 80105fc:	693b      	ldr	r3, [r7, #16]
 80105fe:	69db      	ldr	r3, [r3, #28]
 8010600:	3b02      	subs	r3, #2
 8010602:	429a      	cmp	r2, r3
 8010604:	d804      	bhi.n	8010610 <create_chain+0x106>
 8010606:	693b      	ldr	r3, [r7, #16]
 8010608:	699b      	ldr	r3, [r3, #24]
 801060a:	1e5a      	subs	r2, r3, #1
 801060c:	693b      	ldr	r3, [r7, #16]
 801060e:	619a      	str	r2, [r3, #24]
		fs->fsi_flag |= 1;
 8010610:	693b      	ldr	r3, [r7, #16]
 8010612:	791b      	ldrb	r3, [r3, #4]
 8010614:	f043 0301 	orr.w	r3, r3, #1
 8010618:	b2da      	uxtb	r2, r3
 801061a:	693b      	ldr	r3, [r7, #16]
 801061c:	711a      	strb	r2, [r3, #4]
 801061e:	e007      	b.n	8010630 <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 8010620:	7dfb      	ldrb	r3, [r7, #23]
 8010622:	2b01      	cmp	r3, #1
 8010624:	d102      	bne.n	801062c <create_chain+0x122>
 8010626:	f04f 33ff 	mov.w	r3, #4294967295
 801062a:	e000      	b.n	801062e <create_chain+0x124>
 801062c:	2301      	movs	r3, #1
 801062e:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 8010630:	69fb      	ldr	r3, [r7, #28]
}
 8010632:	4618      	mov	r0, r3
 8010634:	3720      	adds	r7, #32
 8010636:	46bd      	mov	sp, r7
 8010638:	bd80      	pop	{r7, pc}

0801063a <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 801063a:	b480      	push	{r7}
 801063c:	b087      	sub	sp, #28
 801063e:	af00      	add	r7, sp, #0
 8010640:	6078      	str	r0, [r7, #4]
 8010642:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 8010644:	687b      	ldr	r3, [r7, #4]
 8010646:	681b      	ldr	r3, [r3, #0]
 8010648:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 801064a:	687b      	ldr	r3, [r7, #4]
 801064c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801064e:	3304      	adds	r3, #4
 8010650:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 8010652:	68fb      	ldr	r3, [r7, #12]
 8010654:	899b      	ldrh	r3, [r3, #12]
 8010656:	461a      	mov	r2, r3
 8010658:	683b      	ldr	r3, [r7, #0]
 801065a:	fbb3 f3f2 	udiv	r3, r3, r2
 801065e:	68fa      	ldr	r2, [r7, #12]
 8010660:	8952      	ldrh	r2, [r2, #10]
 8010662:	fbb3 f3f2 	udiv	r3, r3, r2
 8010666:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8010668:	693b      	ldr	r3, [r7, #16]
 801066a:	1d1a      	adds	r2, r3, #4
 801066c:	613a      	str	r2, [r7, #16]
 801066e:	681b      	ldr	r3, [r3, #0]
 8010670:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 8010672:	68bb      	ldr	r3, [r7, #8]
 8010674:	2b00      	cmp	r3, #0
 8010676:	d101      	bne.n	801067c <clmt_clust+0x42>
 8010678:	2300      	movs	r3, #0
 801067a:	e010      	b.n	801069e <clmt_clust+0x64>
		if (cl < ncl) break;	/* In this fragment? */
 801067c:	697a      	ldr	r2, [r7, #20]
 801067e:	68bb      	ldr	r3, [r7, #8]
 8010680:	429a      	cmp	r2, r3
 8010682:	d307      	bcc.n	8010694 <clmt_clust+0x5a>
		cl -= ncl; tbl++;		/* Next fragment */
 8010684:	697a      	ldr	r2, [r7, #20]
 8010686:	68bb      	ldr	r3, [r7, #8]
 8010688:	1ad3      	subs	r3, r2, r3
 801068a:	617b      	str	r3, [r7, #20]
 801068c:	693b      	ldr	r3, [r7, #16]
 801068e:	3304      	adds	r3, #4
 8010690:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8010692:	e7e9      	b.n	8010668 <clmt_clust+0x2e>
		if (cl < ncl) break;	/* In this fragment? */
 8010694:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 8010696:	693b      	ldr	r3, [r7, #16]
 8010698:	681a      	ldr	r2, [r3, #0]
 801069a:	697b      	ldr	r3, [r7, #20]
 801069c:	4413      	add	r3, r2
}
 801069e:	4618      	mov	r0, r3
 80106a0:	371c      	adds	r7, #28
 80106a2:	46bd      	mov	sp, r7
 80106a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80106a8:	4770      	bx	lr

080106aa <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 80106aa:	b580      	push	{r7, lr}
 80106ac:	b086      	sub	sp, #24
 80106ae:	af00      	add	r7, sp, #0
 80106b0:	6078      	str	r0, [r7, #4]
 80106b2:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 80106b4:	687b      	ldr	r3, [r7, #4]
 80106b6:	681b      	ldr	r3, [r3, #0]
 80106b8:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 80106ba:	683b      	ldr	r3, [r7, #0]
 80106bc:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80106c0:	d204      	bcs.n	80106cc <dir_sdi+0x22>
 80106c2:	683b      	ldr	r3, [r7, #0]
 80106c4:	f003 031f 	and.w	r3, r3, #31
 80106c8:	2b00      	cmp	r3, #0
 80106ca:	d001      	beq.n	80106d0 <dir_sdi+0x26>
		return FR_INT_ERR;
 80106cc:	2302      	movs	r3, #2
 80106ce:	e071      	b.n	80107b4 <dir_sdi+0x10a>
	}
	dp->dptr = ofs;				/* Set current offset */
 80106d0:	687b      	ldr	r3, [r7, #4]
 80106d2:	683a      	ldr	r2, [r7, #0]
 80106d4:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 80106d6:	687b      	ldr	r3, [r7, #4]
 80106d8:	689b      	ldr	r3, [r3, #8]
 80106da:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 80106dc:	697b      	ldr	r3, [r7, #20]
 80106de:	2b00      	cmp	r3, #0
 80106e0:	d106      	bne.n	80106f0 <dir_sdi+0x46>
 80106e2:	693b      	ldr	r3, [r7, #16]
 80106e4:	781b      	ldrb	r3, [r3, #0]
 80106e6:	2b02      	cmp	r3, #2
 80106e8:	d902      	bls.n	80106f0 <dir_sdi+0x46>
		clst = fs->dirbase;
 80106ea:	693b      	ldr	r3, [r7, #16]
 80106ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80106ee:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 80106f0:	697b      	ldr	r3, [r7, #20]
 80106f2:	2b00      	cmp	r3, #0
 80106f4:	d10c      	bne.n	8010710 <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 80106f6:	683b      	ldr	r3, [r7, #0]
 80106f8:	095b      	lsrs	r3, r3, #5
 80106fa:	693a      	ldr	r2, [r7, #16]
 80106fc:	8912      	ldrh	r2, [r2, #8]
 80106fe:	4293      	cmp	r3, r2
 8010700:	d301      	bcc.n	8010706 <dir_sdi+0x5c>
 8010702:	2302      	movs	r3, #2
 8010704:	e056      	b.n	80107b4 <dir_sdi+0x10a>
		dp->sect = fs->dirbase;
 8010706:	693b      	ldr	r3, [r7, #16]
 8010708:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801070a:	687b      	ldr	r3, [r7, #4]
 801070c:	61da      	str	r2, [r3, #28]
 801070e:	e02d      	b.n	801076c <dir_sdi+0xc2>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 8010710:	693b      	ldr	r3, [r7, #16]
 8010712:	895b      	ldrh	r3, [r3, #10]
 8010714:	461a      	mov	r2, r3
 8010716:	693b      	ldr	r3, [r7, #16]
 8010718:	899b      	ldrh	r3, [r3, #12]
 801071a:	fb02 f303 	mul.w	r3, r2, r3
 801071e:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 8010720:	e019      	b.n	8010756 <dir_sdi+0xac>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 8010722:	687b      	ldr	r3, [r7, #4]
 8010724:	6979      	ldr	r1, [r7, #20]
 8010726:	4618      	mov	r0, r3
 8010728:	f7ff fc9d 	bl	8010066 <get_fat>
 801072c:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 801072e:	697b      	ldr	r3, [r7, #20]
 8010730:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010734:	d101      	bne.n	801073a <dir_sdi+0x90>
 8010736:	2301      	movs	r3, #1
 8010738:	e03c      	b.n	80107b4 <dir_sdi+0x10a>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 801073a:	697b      	ldr	r3, [r7, #20]
 801073c:	2b01      	cmp	r3, #1
 801073e:	d904      	bls.n	801074a <dir_sdi+0xa0>
 8010740:	693b      	ldr	r3, [r7, #16]
 8010742:	69db      	ldr	r3, [r3, #28]
 8010744:	697a      	ldr	r2, [r7, #20]
 8010746:	429a      	cmp	r2, r3
 8010748:	d301      	bcc.n	801074e <dir_sdi+0xa4>
 801074a:	2302      	movs	r3, #2
 801074c:	e032      	b.n	80107b4 <dir_sdi+0x10a>
			ofs -= csz;
 801074e:	683a      	ldr	r2, [r7, #0]
 8010750:	68fb      	ldr	r3, [r7, #12]
 8010752:	1ad3      	subs	r3, r2, r3
 8010754:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 8010756:	683a      	ldr	r2, [r7, #0]
 8010758:	68fb      	ldr	r3, [r7, #12]
 801075a:	429a      	cmp	r2, r3
 801075c:	d2e1      	bcs.n	8010722 <dir_sdi+0x78>
		}
		dp->sect = clust2sect(fs, clst);
 801075e:	6979      	ldr	r1, [r7, #20]
 8010760:	6938      	ldr	r0, [r7, #16]
 8010762:	f7ff fc61 	bl	8010028 <clust2sect>
 8010766:	4602      	mov	r2, r0
 8010768:	687b      	ldr	r3, [r7, #4]
 801076a:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 801076c:	687b      	ldr	r3, [r7, #4]
 801076e:	697a      	ldr	r2, [r7, #20]
 8010770:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 8010772:	687b      	ldr	r3, [r7, #4]
 8010774:	69db      	ldr	r3, [r3, #28]
 8010776:	2b00      	cmp	r3, #0
 8010778:	d101      	bne.n	801077e <dir_sdi+0xd4>
 801077a:	2302      	movs	r3, #2
 801077c:	e01a      	b.n	80107b4 <dir_sdi+0x10a>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 801077e:	687b      	ldr	r3, [r7, #4]
 8010780:	69da      	ldr	r2, [r3, #28]
 8010782:	693b      	ldr	r3, [r7, #16]
 8010784:	899b      	ldrh	r3, [r3, #12]
 8010786:	4619      	mov	r1, r3
 8010788:	683b      	ldr	r3, [r7, #0]
 801078a:	fbb3 f3f1 	udiv	r3, r3, r1
 801078e:	441a      	add	r2, r3
 8010790:	687b      	ldr	r3, [r7, #4]
 8010792:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 8010794:	693b      	ldr	r3, [r7, #16]
 8010796:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 801079a:	693b      	ldr	r3, [r7, #16]
 801079c:	899b      	ldrh	r3, [r3, #12]
 801079e:	461a      	mov	r2, r3
 80107a0:	683b      	ldr	r3, [r7, #0]
 80107a2:	fbb3 f0f2 	udiv	r0, r3, r2
 80107a6:	fb00 f202 	mul.w	r2, r0, r2
 80107aa:	1a9b      	subs	r3, r3, r2
 80107ac:	18ca      	adds	r2, r1, r3
 80107ae:	687b      	ldr	r3, [r7, #4]
 80107b0:	621a      	str	r2, [r3, #32]

	return FR_OK;
 80107b2:	2300      	movs	r3, #0
}
 80107b4:	4618      	mov	r0, r3
 80107b6:	3718      	adds	r7, #24
 80107b8:	46bd      	mov	sp, r7
 80107ba:	bd80      	pop	{r7, pc}

080107bc <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 80107bc:	b580      	push	{r7, lr}
 80107be:	b086      	sub	sp, #24
 80107c0:	af00      	add	r7, sp, #0
 80107c2:	6078      	str	r0, [r7, #4]
 80107c4:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 80107c6:	687b      	ldr	r3, [r7, #4]
 80107c8:	681b      	ldr	r3, [r3, #0]
 80107ca:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 80107cc:	687b      	ldr	r3, [r7, #4]
 80107ce:	695b      	ldr	r3, [r3, #20]
 80107d0:	3320      	adds	r3, #32
 80107d2:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 80107d4:	687b      	ldr	r3, [r7, #4]
 80107d6:	69db      	ldr	r3, [r3, #28]
 80107d8:	2b00      	cmp	r3, #0
 80107da:	d003      	beq.n	80107e4 <dir_next+0x28>
 80107dc:	68bb      	ldr	r3, [r7, #8]
 80107de:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80107e2:	d301      	bcc.n	80107e8 <dir_next+0x2c>
 80107e4:	2304      	movs	r3, #4
 80107e6:	e0bb      	b.n	8010960 <dir_next+0x1a4>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 80107e8:	68fb      	ldr	r3, [r7, #12]
 80107ea:	899b      	ldrh	r3, [r3, #12]
 80107ec:	461a      	mov	r2, r3
 80107ee:	68bb      	ldr	r3, [r7, #8]
 80107f0:	fbb3 f1f2 	udiv	r1, r3, r2
 80107f4:	fb01 f202 	mul.w	r2, r1, r2
 80107f8:	1a9b      	subs	r3, r3, r2
 80107fa:	2b00      	cmp	r3, #0
 80107fc:	f040 809d 	bne.w	801093a <dir_next+0x17e>
		dp->sect++;				/* Next sector */
 8010800:	687b      	ldr	r3, [r7, #4]
 8010802:	69db      	ldr	r3, [r3, #28]
 8010804:	1c5a      	adds	r2, r3, #1
 8010806:	687b      	ldr	r3, [r7, #4]
 8010808:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 801080a:	687b      	ldr	r3, [r7, #4]
 801080c:	699b      	ldr	r3, [r3, #24]
 801080e:	2b00      	cmp	r3, #0
 8010810:	d10b      	bne.n	801082a <dir_next+0x6e>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 8010812:	68bb      	ldr	r3, [r7, #8]
 8010814:	095b      	lsrs	r3, r3, #5
 8010816:	68fa      	ldr	r2, [r7, #12]
 8010818:	8912      	ldrh	r2, [r2, #8]
 801081a:	4293      	cmp	r3, r2
 801081c:	f0c0 808d 	bcc.w	801093a <dir_next+0x17e>
				dp->sect = 0; return FR_NO_FILE;
 8010820:	687b      	ldr	r3, [r7, #4]
 8010822:	2200      	movs	r2, #0
 8010824:	61da      	str	r2, [r3, #28]
 8010826:	2304      	movs	r3, #4
 8010828:	e09a      	b.n	8010960 <dir_next+0x1a4>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 801082a:	68fb      	ldr	r3, [r7, #12]
 801082c:	899b      	ldrh	r3, [r3, #12]
 801082e:	461a      	mov	r2, r3
 8010830:	68bb      	ldr	r3, [r7, #8]
 8010832:	fbb3 f3f2 	udiv	r3, r3, r2
 8010836:	68fa      	ldr	r2, [r7, #12]
 8010838:	8952      	ldrh	r2, [r2, #10]
 801083a:	3a01      	subs	r2, #1
 801083c:	4013      	ands	r3, r2
 801083e:	2b00      	cmp	r3, #0
 8010840:	d17b      	bne.n	801093a <dir_next+0x17e>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 8010842:	687a      	ldr	r2, [r7, #4]
 8010844:	687b      	ldr	r3, [r7, #4]
 8010846:	699b      	ldr	r3, [r3, #24]
 8010848:	4619      	mov	r1, r3
 801084a:	4610      	mov	r0, r2
 801084c:	f7ff fc0b 	bl	8010066 <get_fat>
 8010850:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 8010852:	697b      	ldr	r3, [r7, #20]
 8010854:	2b01      	cmp	r3, #1
 8010856:	d801      	bhi.n	801085c <dir_next+0xa0>
 8010858:	2302      	movs	r3, #2
 801085a:	e081      	b.n	8010960 <dir_next+0x1a4>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 801085c:	697b      	ldr	r3, [r7, #20]
 801085e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010862:	d101      	bne.n	8010868 <dir_next+0xac>
 8010864:	2301      	movs	r3, #1
 8010866:	e07b      	b.n	8010960 <dir_next+0x1a4>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 8010868:	68fb      	ldr	r3, [r7, #12]
 801086a:	69db      	ldr	r3, [r3, #28]
 801086c:	697a      	ldr	r2, [r7, #20]
 801086e:	429a      	cmp	r2, r3
 8010870:	d359      	bcc.n	8010926 <dir_next+0x16a>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 8010872:	683b      	ldr	r3, [r7, #0]
 8010874:	2b00      	cmp	r3, #0
 8010876:	d104      	bne.n	8010882 <dir_next+0xc6>
						dp->sect = 0; return FR_NO_FILE;
 8010878:	687b      	ldr	r3, [r7, #4]
 801087a:	2200      	movs	r2, #0
 801087c:	61da      	str	r2, [r3, #28]
 801087e:	2304      	movs	r3, #4
 8010880:	e06e      	b.n	8010960 <dir_next+0x1a4>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 8010882:	687a      	ldr	r2, [r7, #4]
 8010884:	687b      	ldr	r3, [r7, #4]
 8010886:	699b      	ldr	r3, [r3, #24]
 8010888:	4619      	mov	r1, r3
 801088a:	4610      	mov	r0, r2
 801088c:	f7ff fe3d 	bl	801050a <create_chain>
 8010890:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 8010892:	697b      	ldr	r3, [r7, #20]
 8010894:	2b00      	cmp	r3, #0
 8010896:	d101      	bne.n	801089c <dir_next+0xe0>
 8010898:	2307      	movs	r3, #7
 801089a:	e061      	b.n	8010960 <dir_next+0x1a4>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 801089c:	697b      	ldr	r3, [r7, #20]
 801089e:	2b01      	cmp	r3, #1
 80108a0:	d101      	bne.n	80108a6 <dir_next+0xea>
 80108a2:	2302      	movs	r3, #2
 80108a4:	e05c      	b.n	8010960 <dir_next+0x1a4>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 80108a6:	697b      	ldr	r3, [r7, #20]
 80108a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80108ac:	d101      	bne.n	80108b2 <dir_next+0xf6>
 80108ae:	2301      	movs	r3, #1
 80108b0:	e056      	b.n	8010960 <dir_next+0x1a4>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 80108b2:	68f8      	ldr	r0, [r7, #12]
 80108b4:	f7ff fad6 	bl	800fe64 <sync_window>
 80108b8:	4603      	mov	r3, r0
 80108ba:	2b00      	cmp	r3, #0
 80108bc:	d001      	beq.n	80108c2 <dir_next+0x106>
 80108be:	2301      	movs	r3, #1
 80108c0:	e04e      	b.n	8010960 <dir_next+0x1a4>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 80108c2:	68fb      	ldr	r3, [r7, #12]
 80108c4:	f103 0038 	add.w	r0, r3, #56	@ 0x38
 80108c8:	68fb      	ldr	r3, [r7, #12]
 80108ca:	899b      	ldrh	r3, [r3, #12]
 80108cc:	461a      	mov	r2, r3
 80108ce:	2100      	movs	r1, #0
 80108d0:	f7ff f8fe 	bl	800fad0 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 80108d4:	2300      	movs	r3, #0
 80108d6:	613b      	str	r3, [r7, #16]
 80108d8:	6979      	ldr	r1, [r7, #20]
 80108da:	68f8      	ldr	r0, [r7, #12]
 80108dc:	f7ff fba4 	bl	8010028 <clust2sect>
 80108e0:	4602      	mov	r2, r0
 80108e2:	68fb      	ldr	r3, [r7, #12]
 80108e4:	635a      	str	r2, [r3, #52]	@ 0x34
 80108e6:	e012      	b.n	801090e <dir_next+0x152>
						fs->wflag = 1;
 80108e8:	68fb      	ldr	r3, [r7, #12]
 80108ea:	2201      	movs	r2, #1
 80108ec:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 80108ee:	68f8      	ldr	r0, [r7, #12]
 80108f0:	f7ff fab8 	bl	800fe64 <sync_window>
 80108f4:	4603      	mov	r3, r0
 80108f6:	2b00      	cmp	r3, #0
 80108f8:	d001      	beq.n	80108fe <dir_next+0x142>
 80108fa:	2301      	movs	r3, #1
 80108fc:	e030      	b.n	8010960 <dir_next+0x1a4>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 80108fe:	693b      	ldr	r3, [r7, #16]
 8010900:	3301      	adds	r3, #1
 8010902:	613b      	str	r3, [r7, #16]
 8010904:	68fb      	ldr	r3, [r7, #12]
 8010906:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8010908:	1c5a      	adds	r2, r3, #1
 801090a:	68fb      	ldr	r3, [r7, #12]
 801090c:	635a      	str	r2, [r3, #52]	@ 0x34
 801090e:	68fb      	ldr	r3, [r7, #12]
 8010910:	895b      	ldrh	r3, [r3, #10]
 8010912:	461a      	mov	r2, r3
 8010914:	693b      	ldr	r3, [r7, #16]
 8010916:	4293      	cmp	r3, r2
 8010918:	d3e6      	bcc.n	80108e8 <dir_next+0x12c>
					}
					fs->winsect -= n;							/* Restore window offset */
 801091a:	68fb      	ldr	r3, [r7, #12]
 801091c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 801091e:	693b      	ldr	r3, [r7, #16]
 8010920:	1ad2      	subs	r2, r2, r3
 8010922:	68fb      	ldr	r3, [r7, #12]
 8010924:	635a      	str	r2, [r3, #52]	@ 0x34
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 8010926:	687b      	ldr	r3, [r7, #4]
 8010928:	697a      	ldr	r2, [r7, #20]
 801092a:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 801092c:	6979      	ldr	r1, [r7, #20]
 801092e:	68f8      	ldr	r0, [r7, #12]
 8010930:	f7ff fb7a 	bl	8010028 <clust2sect>
 8010934:	4602      	mov	r2, r0
 8010936:	687b      	ldr	r3, [r7, #4]
 8010938:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 801093a:	687b      	ldr	r3, [r7, #4]
 801093c:	68ba      	ldr	r2, [r7, #8]
 801093e:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 8010940:	68fb      	ldr	r3, [r7, #12]
 8010942:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8010946:	68fb      	ldr	r3, [r7, #12]
 8010948:	899b      	ldrh	r3, [r3, #12]
 801094a:	461a      	mov	r2, r3
 801094c:	68bb      	ldr	r3, [r7, #8]
 801094e:	fbb3 f0f2 	udiv	r0, r3, r2
 8010952:	fb00 f202 	mul.w	r2, r0, r2
 8010956:	1a9b      	subs	r3, r3, r2
 8010958:	18ca      	adds	r2, r1, r3
 801095a:	687b      	ldr	r3, [r7, #4]
 801095c:	621a      	str	r2, [r3, #32]

	return FR_OK;
 801095e:	2300      	movs	r3, #0
}
 8010960:	4618      	mov	r0, r3
 8010962:	3718      	adds	r7, #24
 8010964:	46bd      	mov	sp, r7
 8010966:	bd80      	pop	{r7, pc}

08010968 <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 8010968:	b580      	push	{r7, lr}
 801096a:	b086      	sub	sp, #24
 801096c:	af00      	add	r7, sp, #0
 801096e:	6078      	str	r0, [r7, #4]
 8010970:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 8010972:	687b      	ldr	r3, [r7, #4]
 8010974:	681b      	ldr	r3, [r3, #0]
 8010976:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 8010978:	2100      	movs	r1, #0
 801097a:	6878      	ldr	r0, [r7, #4]
 801097c:	f7ff fe95 	bl	80106aa <dir_sdi>
 8010980:	4603      	mov	r3, r0
 8010982:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8010984:	7dfb      	ldrb	r3, [r7, #23]
 8010986:	2b00      	cmp	r3, #0
 8010988:	d12b      	bne.n	80109e2 <dir_alloc+0x7a>
		n = 0;
 801098a:	2300      	movs	r3, #0
 801098c:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 801098e:	687b      	ldr	r3, [r7, #4]
 8010990:	69db      	ldr	r3, [r3, #28]
 8010992:	4619      	mov	r1, r3
 8010994:	68f8      	ldr	r0, [r7, #12]
 8010996:	f7ff faa9 	bl	800feec <move_window>
 801099a:	4603      	mov	r3, r0
 801099c:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 801099e:	7dfb      	ldrb	r3, [r7, #23]
 80109a0:	2b00      	cmp	r3, #0
 80109a2:	d11d      	bne.n	80109e0 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 80109a4:	687b      	ldr	r3, [r7, #4]
 80109a6:	6a1b      	ldr	r3, [r3, #32]
 80109a8:	781b      	ldrb	r3, [r3, #0]
 80109aa:	2be5      	cmp	r3, #229	@ 0xe5
 80109ac:	d004      	beq.n	80109b8 <dir_alloc+0x50>
 80109ae:	687b      	ldr	r3, [r7, #4]
 80109b0:	6a1b      	ldr	r3, [r3, #32]
 80109b2:	781b      	ldrb	r3, [r3, #0]
 80109b4:	2b00      	cmp	r3, #0
 80109b6:	d107      	bne.n	80109c8 <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 80109b8:	693b      	ldr	r3, [r7, #16]
 80109ba:	3301      	adds	r3, #1
 80109bc:	613b      	str	r3, [r7, #16]
 80109be:	693a      	ldr	r2, [r7, #16]
 80109c0:	683b      	ldr	r3, [r7, #0]
 80109c2:	429a      	cmp	r2, r3
 80109c4:	d102      	bne.n	80109cc <dir_alloc+0x64>
 80109c6:	e00c      	b.n	80109e2 <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 80109c8:	2300      	movs	r3, #0
 80109ca:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 80109cc:	2101      	movs	r1, #1
 80109ce:	6878      	ldr	r0, [r7, #4]
 80109d0:	f7ff fef4 	bl	80107bc <dir_next>
 80109d4:	4603      	mov	r3, r0
 80109d6:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 80109d8:	7dfb      	ldrb	r3, [r7, #23]
 80109da:	2b00      	cmp	r3, #0
 80109dc:	d0d7      	beq.n	801098e <dir_alloc+0x26>
 80109de:	e000      	b.n	80109e2 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 80109e0:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 80109e2:	7dfb      	ldrb	r3, [r7, #23]
 80109e4:	2b04      	cmp	r3, #4
 80109e6:	d101      	bne.n	80109ec <dir_alloc+0x84>
 80109e8:	2307      	movs	r3, #7
 80109ea:	75fb      	strb	r3, [r7, #23]
	return res;
 80109ec:	7dfb      	ldrb	r3, [r7, #23]
}
 80109ee:	4618      	mov	r0, r3
 80109f0:	3718      	adds	r7, #24
 80109f2:	46bd      	mov	sp, r7
 80109f4:	bd80      	pop	{r7, pc}

080109f6 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 80109f6:	b580      	push	{r7, lr}
 80109f8:	b084      	sub	sp, #16
 80109fa:	af00      	add	r7, sp, #0
 80109fc:	6078      	str	r0, [r7, #4]
 80109fe:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 8010a00:	683b      	ldr	r3, [r7, #0]
 8010a02:	331a      	adds	r3, #26
 8010a04:	4618      	mov	r0, r3
 8010a06:	f7fe ffbf 	bl	800f988 <ld_word>
 8010a0a:	4603      	mov	r3, r0
 8010a0c:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 8010a0e:	687b      	ldr	r3, [r7, #4]
 8010a10:	781b      	ldrb	r3, [r3, #0]
 8010a12:	2b03      	cmp	r3, #3
 8010a14:	d109      	bne.n	8010a2a <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 8010a16:	683b      	ldr	r3, [r7, #0]
 8010a18:	3314      	adds	r3, #20
 8010a1a:	4618      	mov	r0, r3
 8010a1c:	f7fe ffb4 	bl	800f988 <ld_word>
 8010a20:	4603      	mov	r3, r0
 8010a22:	041b      	lsls	r3, r3, #16
 8010a24:	68fa      	ldr	r2, [r7, #12]
 8010a26:	4313      	orrs	r3, r2
 8010a28:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 8010a2a:	68fb      	ldr	r3, [r7, #12]
}
 8010a2c:	4618      	mov	r0, r3
 8010a2e:	3710      	adds	r7, #16
 8010a30:	46bd      	mov	sp, r7
 8010a32:	bd80      	pop	{r7, pc}

08010a34 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 8010a34:	b580      	push	{r7, lr}
 8010a36:	b084      	sub	sp, #16
 8010a38:	af00      	add	r7, sp, #0
 8010a3a:	60f8      	str	r0, [r7, #12]
 8010a3c:	60b9      	str	r1, [r7, #8]
 8010a3e:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 8010a40:	68bb      	ldr	r3, [r7, #8]
 8010a42:	331a      	adds	r3, #26
 8010a44:	687a      	ldr	r2, [r7, #4]
 8010a46:	b292      	uxth	r2, r2
 8010a48:	4611      	mov	r1, r2
 8010a4a:	4618      	mov	r0, r3
 8010a4c:	f7fe ffd8 	bl	800fa00 <st_word>
	if (fs->fs_type == FS_FAT32) {
 8010a50:	68fb      	ldr	r3, [r7, #12]
 8010a52:	781b      	ldrb	r3, [r3, #0]
 8010a54:	2b03      	cmp	r3, #3
 8010a56:	d109      	bne.n	8010a6c <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 8010a58:	68bb      	ldr	r3, [r7, #8]
 8010a5a:	f103 0214 	add.w	r2, r3, #20
 8010a5e:	687b      	ldr	r3, [r7, #4]
 8010a60:	0c1b      	lsrs	r3, r3, #16
 8010a62:	b29b      	uxth	r3, r3
 8010a64:	4619      	mov	r1, r3
 8010a66:	4610      	mov	r0, r2
 8010a68:	f7fe ffca 	bl	800fa00 <st_word>
	}
}
 8010a6c:	bf00      	nop
 8010a6e:	3710      	adds	r7, #16
 8010a70:	46bd      	mov	sp, r7
 8010a72:	bd80      	pop	{r7, pc}

08010a74 <cmp_lfn>:
static
int cmp_lfn (				/* 1:matched, 0:not matched */
	const WCHAR* lfnbuf,	/* Pointer to the LFN working buffer to be compared */
	BYTE* dir				/* Pointer to the directory entry containing the part of LFN */
)
{
 8010a74:	b590      	push	{r4, r7, lr}
 8010a76:	b087      	sub	sp, #28
 8010a78:	af00      	add	r7, sp, #0
 8010a7a:	6078      	str	r0, [r7, #4]
 8010a7c:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO */
 8010a7e:	683b      	ldr	r3, [r7, #0]
 8010a80:	331a      	adds	r3, #26
 8010a82:	4618      	mov	r0, r3
 8010a84:	f7fe ff80 	bl	800f988 <ld_word>
 8010a88:	4603      	mov	r3, r0
 8010a8a:	2b00      	cmp	r3, #0
 8010a8c:	d001      	beq.n	8010a92 <cmp_lfn+0x1e>
 8010a8e:	2300      	movs	r3, #0
 8010a90:	e059      	b.n	8010b46 <cmp_lfn+0xd2>

	i = ((dir[LDIR_Ord] & 0x3F) - 1) * 13;	/* Offset in the LFN buffer */
 8010a92:	683b      	ldr	r3, [r7, #0]
 8010a94:	781b      	ldrb	r3, [r3, #0]
 8010a96:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8010a9a:	1e5a      	subs	r2, r3, #1
 8010a9c:	4613      	mov	r3, r2
 8010a9e:	005b      	lsls	r3, r3, #1
 8010aa0:	4413      	add	r3, r2
 8010aa2:	009b      	lsls	r3, r3, #2
 8010aa4:	4413      	add	r3, r2
 8010aa6:	617b      	str	r3, [r7, #20]

	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 8010aa8:	2301      	movs	r3, #1
 8010aaa:	81fb      	strh	r3, [r7, #14]
 8010aac:	2300      	movs	r3, #0
 8010aae:	613b      	str	r3, [r7, #16]
 8010ab0:	e033      	b.n	8010b1a <cmp_lfn+0xa6>
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 8010ab2:	4a27      	ldr	r2, [pc, #156]	@ (8010b50 <cmp_lfn+0xdc>)
 8010ab4:	693b      	ldr	r3, [r7, #16]
 8010ab6:	4413      	add	r3, r2
 8010ab8:	781b      	ldrb	r3, [r3, #0]
 8010aba:	461a      	mov	r2, r3
 8010abc:	683b      	ldr	r3, [r7, #0]
 8010abe:	4413      	add	r3, r2
 8010ac0:	4618      	mov	r0, r3
 8010ac2:	f7fe ff61 	bl	800f988 <ld_word>
 8010ac6:	4603      	mov	r3, r0
 8010ac8:	81bb      	strh	r3, [r7, #12]
		if (wc) {
 8010aca:	89fb      	ldrh	r3, [r7, #14]
 8010acc:	2b00      	cmp	r3, #0
 8010ace:	d01a      	beq.n	8010b06 <cmp_lfn+0x92>
			if (i >= _MAX_LFN || ff_wtoupper(uc) != ff_wtoupper(lfnbuf[i++])) {	/* Compare it */
 8010ad0:	697b      	ldr	r3, [r7, #20]
 8010ad2:	2bfe      	cmp	r3, #254	@ 0xfe
 8010ad4:	d812      	bhi.n	8010afc <cmp_lfn+0x88>
 8010ad6:	89bb      	ldrh	r3, [r7, #12]
 8010ad8:	4618      	mov	r0, r3
 8010ada:	f002 f831 	bl	8012b40 <ff_wtoupper>
 8010ade:	4603      	mov	r3, r0
 8010ae0:	461c      	mov	r4, r3
 8010ae2:	697b      	ldr	r3, [r7, #20]
 8010ae4:	1c5a      	adds	r2, r3, #1
 8010ae6:	617a      	str	r2, [r7, #20]
 8010ae8:	005b      	lsls	r3, r3, #1
 8010aea:	687a      	ldr	r2, [r7, #4]
 8010aec:	4413      	add	r3, r2
 8010aee:	881b      	ldrh	r3, [r3, #0]
 8010af0:	4618      	mov	r0, r3
 8010af2:	f002 f825 	bl	8012b40 <ff_wtoupper>
 8010af6:	4603      	mov	r3, r0
 8010af8:	429c      	cmp	r4, r3
 8010afa:	d001      	beq.n	8010b00 <cmp_lfn+0x8c>
				return 0;					/* Not matched */
 8010afc:	2300      	movs	r3, #0
 8010afe:	e022      	b.n	8010b46 <cmp_lfn+0xd2>
			}
			wc = uc;
 8010b00:	89bb      	ldrh	r3, [r7, #12]
 8010b02:	81fb      	strh	r3, [r7, #14]
 8010b04:	e006      	b.n	8010b14 <cmp_lfn+0xa0>
		} else {
			if (uc != 0xFFFF) return 0;		/* Check filler */
 8010b06:	89bb      	ldrh	r3, [r7, #12]
 8010b08:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8010b0c:	4293      	cmp	r3, r2
 8010b0e:	d001      	beq.n	8010b14 <cmp_lfn+0xa0>
 8010b10:	2300      	movs	r3, #0
 8010b12:	e018      	b.n	8010b46 <cmp_lfn+0xd2>
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 8010b14:	693b      	ldr	r3, [r7, #16]
 8010b16:	3301      	adds	r3, #1
 8010b18:	613b      	str	r3, [r7, #16]
 8010b1a:	693b      	ldr	r3, [r7, #16]
 8010b1c:	2b0c      	cmp	r3, #12
 8010b1e:	d9c8      	bls.n	8010ab2 <cmp_lfn+0x3e>
		}
	}

	if ((dir[LDIR_Ord] & LLEF) && wc && lfnbuf[i]) return 0;	/* Last segment matched but different length */
 8010b20:	683b      	ldr	r3, [r7, #0]
 8010b22:	781b      	ldrb	r3, [r3, #0]
 8010b24:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8010b28:	2b00      	cmp	r3, #0
 8010b2a:	d00b      	beq.n	8010b44 <cmp_lfn+0xd0>
 8010b2c:	89fb      	ldrh	r3, [r7, #14]
 8010b2e:	2b00      	cmp	r3, #0
 8010b30:	d008      	beq.n	8010b44 <cmp_lfn+0xd0>
 8010b32:	697b      	ldr	r3, [r7, #20]
 8010b34:	005b      	lsls	r3, r3, #1
 8010b36:	687a      	ldr	r2, [r7, #4]
 8010b38:	4413      	add	r3, r2
 8010b3a:	881b      	ldrh	r3, [r3, #0]
 8010b3c:	2b00      	cmp	r3, #0
 8010b3e:	d001      	beq.n	8010b44 <cmp_lfn+0xd0>
 8010b40:	2300      	movs	r3, #0
 8010b42:	e000      	b.n	8010b46 <cmp_lfn+0xd2>

	return 1;		/* The part of LFN matched */
 8010b44:	2301      	movs	r3, #1
}
 8010b46:	4618      	mov	r0, r3
 8010b48:	371c      	adds	r7, #28
 8010b4a:	46bd      	mov	sp, r7
 8010b4c:	bd90      	pop	{r4, r7, pc}
 8010b4e:	bf00      	nop
 8010b50:	08019cd0 	.word	0x08019cd0

08010b54 <put_lfn>:
	const WCHAR* lfn,	/* Pointer to the LFN */
	BYTE* dir,			/* Pointer to the LFN entry to be created */
	BYTE ord,			/* LFN order (1-20) */
	BYTE sum			/* Checksum of the corresponding SFN */
)
{
 8010b54:	b580      	push	{r7, lr}
 8010b56:	b088      	sub	sp, #32
 8010b58:	af00      	add	r7, sp, #0
 8010b5a:	60f8      	str	r0, [r7, #12]
 8010b5c:	60b9      	str	r1, [r7, #8]
 8010b5e:	4611      	mov	r1, r2
 8010b60:	461a      	mov	r2, r3
 8010b62:	460b      	mov	r3, r1
 8010b64:	71fb      	strb	r3, [r7, #7]
 8010b66:	4613      	mov	r3, r2
 8010b68:	71bb      	strb	r3, [r7, #6]
	UINT i, s;
	WCHAR wc;


	dir[LDIR_Chksum] = sum;			/* Set checksum */
 8010b6a:	68bb      	ldr	r3, [r7, #8]
 8010b6c:	330d      	adds	r3, #13
 8010b6e:	79ba      	ldrb	r2, [r7, #6]
 8010b70:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Attr] = AM_LFN;		/* Set attribute. LFN entry */
 8010b72:	68bb      	ldr	r3, [r7, #8]
 8010b74:	330b      	adds	r3, #11
 8010b76:	220f      	movs	r2, #15
 8010b78:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Type] = 0;
 8010b7a:	68bb      	ldr	r3, [r7, #8]
 8010b7c:	330c      	adds	r3, #12
 8010b7e:	2200      	movs	r2, #0
 8010b80:	701a      	strb	r2, [r3, #0]
	st_word(dir + LDIR_FstClusLO, 0);
 8010b82:	68bb      	ldr	r3, [r7, #8]
 8010b84:	331a      	adds	r3, #26
 8010b86:	2100      	movs	r1, #0
 8010b88:	4618      	mov	r0, r3
 8010b8a:	f7fe ff39 	bl	800fa00 <st_word>

	i = (ord - 1) * 13;				/* Get offset in the LFN working buffer */
 8010b8e:	79fb      	ldrb	r3, [r7, #7]
 8010b90:	1e5a      	subs	r2, r3, #1
 8010b92:	4613      	mov	r3, r2
 8010b94:	005b      	lsls	r3, r3, #1
 8010b96:	4413      	add	r3, r2
 8010b98:	009b      	lsls	r3, r3, #2
 8010b9a:	4413      	add	r3, r2
 8010b9c:	61fb      	str	r3, [r7, #28]
	s = wc = 0;
 8010b9e:	2300      	movs	r3, #0
 8010ba0:	82fb      	strh	r3, [r7, #22]
 8010ba2:	2300      	movs	r3, #0
 8010ba4:	61bb      	str	r3, [r7, #24]
	do {
		if (wc != 0xFFFF) wc = lfn[i++];	/* Get an effective character */
 8010ba6:	8afb      	ldrh	r3, [r7, #22]
 8010ba8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8010bac:	4293      	cmp	r3, r2
 8010bae:	d007      	beq.n	8010bc0 <put_lfn+0x6c>
 8010bb0:	69fb      	ldr	r3, [r7, #28]
 8010bb2:	1c5a      	adds	r2, r3, #1
 8010bb4:	61fa      	str	r2, [r7, #28]
 8010bb6:	005b      	lsls	r3, r3, #1
 8010bb8:	68fa      	ldr	r2, [r7, #12]
 8010bba:	4413      	add	r3, r2
 8010bbc:	881b      	ldrh	r3, [r3, #0]
 8010bbe:	82fb      	strh	r3, [r7, #22]
		st_word(dir + LfnOfs[s], wc);		/* Put it */
 8010bc0:	4a17      	ldr	r2, [pc, #92]	@ (8010c20 <put_lfn+0xcc>)
 8010bc2:	69bb      	ldr	r3, [r7, #24]
 8010bc4:	4413      	add	r3, r2
 8010bc6:	781b      	ldrb	r3, [r3, #0]
 8010bc8:	461a      	mov	r2, r3
 8010bca:	68bb      	ldr	r3, [r7, #8]
 8010bcc:	4413      	add	r3, r2
 8010bce:	8afa      	ldrh	r2, [r7, #22]
 8010bd0:	4611      	mov	r1, r2
 8010bd2:	4618      	mov	r0, r3
 8010bd4:	f7fe ff14 	bl	800fa00 <st_word>
		if (wc == 0) wc = 0xFFFF;		/* Padding characters for left locations */
 8010bd8:	8afb      	ldrh	r3, [r7, #22]
 8010bda:	2b00      	cmp	r3, #0
 8010bdc:	d102      	bne.n	8010be4 <put_lfn+0x90>
 8010bde:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8010be2:	82fb      	strh	r3, [r7, #22]
	} while (++s < 13);
 8010be4:	69bb      	ldr	r3, [r7, #24]
 8010be6:	3301      	adds	r3, #1
 8010be8:	61bb      	str	r3, [r7, #24]
 8010bea:	69bb      	ldr	r3, [r7, #24]
 8010bec:	2b0c      	cmp	r3, #12
 8010bee:	d9da      	bls.n	8010ba6 <put_lfn+0x52>
	if (wc == 0xFFFF || !lfn[i]) ord |= LLEF;	/* Last LFN part is the start of LFN sequence */
 8010bf0:	8afb      	ldrh	r3, [r7, #22]
 8010bf2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8010bf6:	4293      	cmp	r3, r2
 8010bf8:	d006      	beq.n	8010c08 <put_lfn+0xb4>
 8010bfa:	69fb      	ldr	r3, [r7, #28]
 8010bfc:	005b      	lsls	r3, r3, #1
 8010bfe:	68fa      	ldr	r2, [r7, #12]
 8010c00:	4413      	add	r3, r2
 8010c02:	881b      	ldrh	r3, [r3, #0]
 8010c04:	2b00      	cmp	r3, #0
 8010c06:	d103      	bne.n	8010c10 <put_lfn+0xbc>
 8010c08:	79fb      	ldrb	r3, [r7, #7]
 8010c0a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010c0e:	71fb      	strb	r3, [r7, #7]
	dir[LDIR_Ord] = ord;			/* Set the LFN order */
 8010c10:	68bb      	ldr	r3, [r7, #8]
 8010c12:	79fa      	ldrb	r2, [r7, #7]
 8010c14:	701a      	strb	r2, [r3, #0]
}
 8010c16:	bf00      	nop
 8010c18:	3720      	adds	r7, #32
 8010c1a:	46bd      	mov	sp, r7
 8010c1c:	bd80      	pop	{r7, pc}
 8010c1e:	bf00      	nop
 8010c20:	08019cd0 	.word	0x08019cd0

08010c24 <gen_numname>:
	BYTE* dst,			/* Pointer to the buffer to store numbered SFN */
	const BYTE* src,	/* Pointer to SFN */
	const WCHAR* lfn,	/* Pointer to LFN */
	UINT seq			/* Sequence number */
)
{
 8010c24:	b580      	push	{r7, lr}
 8010c26:	b08c      	sub	sp, #48	@ 0x30
 8010c28:	af00      	add	r7, sp, #0
 8010c2a:	60f8      	str	r0, [r7, #12]
 8010c2c:	60b9      	str	r1, [r7, #8]
 8010c2e:	607a      	str	r2, [r7, #4]
 8010c30:	603b      	str	r3, [r7, #0]
	UINT i, j;
	WCHAR wc;
	DWORD sr;


	mem_cpy(dst, src, 11);
 8010c32:	220b      	movs	r2, #11
 8010c34:	68b9      	ldr	r1, [r7, #8]
 8010c36:	68f8      	ldr	r0, [r7, #12]
 8010c38:	f7fe ff29 	bl	800fa8e <mem_cpy>

	if (seq > 5) {	/* In case of many collisions, generate a hash number instead of sequential number */
 8010c3c:	683b      	ldr	r3, [r7, #0]
 8010c3e:	2b05      	cmp	r3, #5
 8010c40:	d92b      	bls.n	8010c9a <gen_numname+0x76>
		sr = seq;
 8010c42:	683b      	ldr	r3, [r7, #0]
 8010c44:	61fb      	str	r3, [r7, #28]
		while (*lfn) {	/* Create a CRC */
 8010c46:	e022      	b.n	8010c8e <gen_numname+0x6a>
			wc = *lfn++;
 8010c48:	687b      	ldr	r3, [r7, #4]
 8010c4a:	1c9a      	adds	r2, r3, #2
 8010c4c:	607a      	str	r2, [r7, #4]
 8010c4e:	881b      	ldrh	r3, [r3, #0]
 8010c50:	847b      	strh	r3, [r7, #34]	@ 0x22
			for (i = 0; i < 16; i++) {
 8010c52:	2300      	movs	r3, #0
 8010c54:	62bb      	str	r3, [r7, #40]	@ 0x28
 8010c56:	e017      	b.n	8010c88 <gen_numname+0x64>
				sr = (sr << 1) + (wc & 1);
 8010c58:	69fb      	ldr	r3, [r7, #28]
 8010c5a:	005a      	lsls	r2, r3, #1
 8010c5c:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8010c5e:	f003 0301 	and.w	r3, r3, #1
 8010c62:	4413      	add	r3, r2
 8010c64:	61fb      	str	r3, [r7, #28]
				wc >>= 1;
 8010c66:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8010c68:	085b      	lsrs	r3, r3, #1
 8010c6a:	847b      	strh	r3, [r7, #34]	@ 0x22
				if (sr & 0x10000) sr ^= 0x11021;
 8010c6c:	69fb      	ldr	r3, [r7, #28]
 8010c6e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8010c72:	2b00      	cmp	r3, #0
 8010c74:	d005      	beq.n	8010c82 <gen_numname+0x5e>
 8010c76:	69fb      	ldr	r3, [r7, #28]
 8010c78:	f483 3388 	eor.w	r3, r3, #69632	@ 0x11000
 8010c7c:	f083 0321 	eor.w	r3, r3, #33	@ 0x21
 8010c80:	61fb      	str	r3, [r7, #28]
			for (i = 0; i < 16; i++) {
 8010c82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010c84:	3301      	adds	r3, #1
 8010c86:	62bb      	str	r3, [r7, #40]	@ 0x28
 8010c88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010c8a:	2b0f      	cmp	r3, #15
 8010c8c:	d9e4      	bls.n	8010c58 <gen_numname+0x34>
		while (*lfn) {	/* Create a CRC */
 8010c8e:	687b      	ldr	r3, [r7, #4]
 8010c90:	881b      	ldrh	r3, [r3, #0]
 8010c92:	2b00      	cmp	r3, #0
 8010c94:	d1d8      	bne.n	8010c48 <gen_numname+0x24>
			}
		}
		seq = (UINT)sr;
 8010c96:	69fb      	ldr	r3, [r7, #28]
 8010c98:	603b      	str	r3, [r7, #0]
	}

	/* itoa (hexdecimal) */
	i = 7;
 8010c9a:	2307      	movs	r3, #7
 8010c9c:	62bb      	str	r3, [r7, #40]	@ 0x28
	do {
		c = (BYTE)((seq % 16) + '0');
 8010c9e:	683b      	ldr	r3, [r7, #0]
 8010ca0:	b2db      	uxtb	r3, r3
 8010ca2:	f003 030f 	and.w	r3, r3, #15
 8010ca6:	b2db      	uxtb	r3, r3
 8010ca8:	3330      	adds	r3, #48	@ 0x30
 8010caa:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (c > '9') c += 7;
 8010cae:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8010cb2:	2b39      	cmp	r3, #57	@ 0x39
 8010cb4:	d904      	bls.n	8010cc0 <gen_numname+0x9c>
 8010cb6:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8010cba:	3307      	adds	r3, #7
 8010cbc:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		ns[i--] = c;
 8010cc0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010cc2:	1e5a      	subs	r2, r3, #1
 8010cc4:	62ba      	str	r2, [r7, #40]	@ 0x28
 8010cc6:	3330      	adds	r3, #48	@ 0x30
 8010cc8:	443b      	add	r3, r7
 8010cca:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8010cce:	f803 2c1c 	strb.w	r2, [r3, #-28]
		seq /= 16;
 8010cd2:	683b      	ldr	r3, [r7, #0]
 8010cd4:	091b      	lsrs	r3, r3, #4
 8010cd6:	603b      	str	r3, [r7, #0]
	} while (seq);
 8010cd8:	683b      	ldr	r3, [r7, #0]
 8010cda:	2b00      	cmp	r3, #0
 8010cdc:	d1df      	bne.n	8010c9e <gen_numname+0x7a>
	ns[i] = '~';
 8010cde:	f107 0214 	add.w	r2, r7, #20
 8010ce2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010ce4:	4413      	add	r3, r2
 8010ce6:	227e      	movs	r2, #126	@ 0x7e
 8010ce8:	701a      	strb	r2, [r3, #0]

	/* Append the number */
	for (j = 0; j < i && dst[j] != ' '; j++) {
 8010cea:	2300      	movs	r3, #0
 8010cec:	627b      	str	r3, [r7, #36]	@ 0x24
 8010cee:	e002      	b.n	8010cf6 <gen_numname+0xd2>
 8010cf0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010cf2:	3301      	adds	r3, #1
 8010cf4:	627b      	str	r3, [r7, #36]	@ 0x24
 8010cf6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8010cf8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010cfa:	429a      	cmp	r2, r3
 8010cfc:	d205      	bcs.n	8010d0a <gen_numname+0xe6>
 8010cfe:	68fa      	ldr	r2, [r7, #12]
 8010d00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010d02:	4413      	add	r3, r2
 8010d04:	781b      	ldrb	r3, [r3, #0]
 8010d06:	2b20      	cmp	r3, #32
 8010d08:	d1f2      	bne.n	8010cf0 <gen_numname+0xcc>
			if (j == i - 1) break;
			j++;
		}
	}
	do {
		dst[j++] = (i < 8) ? ns[i++] : ' ';
 8010d0a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010d0c:	2b07      	cmp	r3, #7
 8010d0e:	d807      	bhi.n	8010d20 <gen_numname+0xfc>
 8010d10:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010d12:	1c5a      	adds	r2, r3, #1
 8010d14:	62ba      	str	r2, [r7, #40]	@ 0x28
 8010d16:	3330      	adds	r3, #48	@ 0x30
 8010d18:	443b      	add	r3, r7
 8010d1a:	f813 1c1c 	ldrb.w	r1, [r3, #-28]
 8010d1e:	e000      	b.n	8010d22 <gen_numname+0xfe>
 8010d20:	2120      	movs	r1, #32
 8010d22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010d24:	1c5a      	adds	r2, r3, #1
 8010d26:	627a      	str	r2, [r7, #36]	@ 0x24
 8010d28:	68fa      	ldr	r2, [r7, #12]
 8010d2a:	4413      	add	r3, r2
 8010d2c:	460a      	mov	r2, r1
 8010d2e:	701a      	strb	r2, [r3, #0]
	} while (j < 8);
 8010d30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010d32:	2b07      	cmp	r3, #7
 8010d34:	d9e9      	bls.n	8010d0a <gen_numname+0xe6>
}
 8010d36:	bf00      	nop
 8010d38:	bf00      	nop
 8010d3a:	3730      	adds	r7, #48	@ 0x30
 8010d3c:	46bd      	mov	sp, r7
 8010d3e:	bd80      	pop	{r7, pc}

08010d40 <sum_sfn>:

static
BYTE sum_sfn (
	const BYTE* dir		/* Pointer to the SFN entry */
)
{
 8010d40:	b480      	push	{r7}
 8010d42:	b085      	sub	sp, #20
 8010d44:	af00      	add	r7, sp, #0
 8010d46:	6078      	str	r0, [r7, #4]
	BYTE sum = 0;
 8010d48:	2300      	movs	r3, #0
 8010d4a:	73fb      	strb	r3, [r7, #15]
	UINT n = 11;
 8010d4c:	230b      	movs	r3, #11
 8010d4e:	60bb      	str	r3, [r7, #8]

	do {
		sum = (sum >> 1) + (sum << 7) + *dir++;
 8010d50:	7bfb      	ldrb	r3, [r7, #15]
 8010d52:	b2da      	uxtb	r2, r3
 8010d54:	0852      	lsrs	r2, r2, #1
 8010d56:	01db      	lsls	r3, r3, #7
 8010d58:	4313      	orrs	r3, r2
 8010d5a:	b2da      	uxtb	r2, r3
 8010d5c:	687b      	ldr	r3, [r7, #4]
 8010d5e:	1c59      	adds	r1, r3, #1
 8010d60:	6079      	str	r1, [r7, #4]
 8010d62:	781b      	ldrb	r3, [r3, #0]
 8010d64:	4413      	add	r3, r2
 8010d66:	73fb      	strb	r3, [r7, #15]
	} while (--n);
 8010d68:	68bb      	ldr	r3, [r7, #8]
 8010d6a:	3b01      	subs	r3, #1
 8010d6c:	60bb      	str	r3, [r7, #8]
 8010d6e:	68bb      	ldr	r3, [r7, #8]
 8010d70:	2b00      	cmp	r3, #0
 8010d72:	d1ed      	bne.n	8010d50 <sum_sfn+0x10>
	return sum;
 8010d74:	7bfb      	ldrb	r3, [r7, #15]
}
 8010d76:	4618      	mov	r0, r3
 8010d78:	3714      	adds	r7, #20
 8010d7a:	46bd      	mov	sp, r7
 8010d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010d80:	4770      	bx	lr

08010d82 <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 8010d82:	b580      	push	{r7, lr}
 8010d84:	b086      	sub	sp, #24
 8010d86:	af00      	add	r7, sp, #0
 8010d88:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8010d8a:	687b      	ldr	r3, [r7, #4]
 8010d8c:	681b      	ldr	r3, [r3, #0]
 8010d8e:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 8010d90:	2100      	movs	r1, #0
 8010d92:	6878      	ldr	r0, [r7, #4]
 8010d94:	f7ff fc89 	bl	80106aa <dir_sdi>
 8010d98:	4603      	mov	r3, r0
 8010d9a:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 8010d9c:	7dfb      	ldrb	r3, [r7, #23]
 8010d9e:	2b00      	cmp	r3, #0
 8010da0:	d001      	beq.n	8010da6 <dir_find+0x24>
 8010da2:	7dfb      	ldrb	r3, [r7, #23]
 8010da4:	e0a9      	b.n	8010efa <dir_find+0x178>
		return res;
	}
#endif
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 8010da6:	23ff      	movs	r3, #255	@ 0xff
 8010da8:	753b      	strb	r3, [r7, #20]
 8010daa:	7d3b      	ldrb	r3, [r7, #20]
 8010dac:	757b      	strb	r3, [r7, #21]
 8010dae:	687b      	ldr	r3, [r7, #4]
 8010db0:	f04f 32ff 	mov.w	r2, #4294967295
 8010db4:	631a      	str	r2, [r3, #48]	@ 0x30
#endif
	do {
		res = move_window(fs, dp->sect);
 8010db6:	687b      	ldr	r3, [r7, #4]
 8010db8:	69db      	ldr	r3, [r3, #28]
 8010dba:	4619      	mov	r1, r3
 8010dbc:	6938      	ldr	r0, [r7, #16]
 8010dbe:	f7ff f895 	bl	800feec <move_window>
 8010dc2:	4603      	mov	r3, r0
 8010dc4:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8010dc6:	7dfb      	ldrb	r3, [r7, #23]
 8010dc8:	2b00      	cmp	r3, #0
 8010dca:	f040 8090 	bne.w	8010eee <dir_find+0x16c>
		c = dp->dir[DIR_Name];
 8010dce:	687b      	ldr	r3, [r7, #4]
 8010dd0:	6a1b      	ldr	r3, [r3, #32]
 8010dd2:	781b      	ldrb	r3, [r3, #0]
 8010dd4:	75bb      	strb	r3, [r7, #22]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 8010dd6:	7dbb      	ldrb	r3, [r7, #22]
 8010dd8:	2b00      	cmp	r3, #0
 8010dda:	d102      	bne.n	8010de2 <dir_find+0x60>
 8010ddc:	2304      	movs	r3, #4
 8010dde:	75fb      	strb	r3, [r7, #23]
 8010de0:	e08a      	b.n	8010ef8 <dir_find+0x176>
#if _USE_LFN != 0	/* LFN configuration */
		dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;
 8010de2:	687b      	ldr	r3, [r7, #4]
 8010de4:	6a1b      	ldr	r3, [r3, #32]
 8010de6:	330b      	adds	r3, #11
 8010de8:	781b      	ldrb	r3, [r3, #0]
 8010dea:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8010dee:	73fb      	strb	r3, [r7, #15]
 8010df0:	687b      	ldr	r3, [r7, #4]
 8010df2:	7bfa      	ldrb	r2, [r7, #15]
 8010df4:	719a      	strb	r2, [r3, #6]
		if (c == DDEM || ((a & AM_VOL) && a != AM_LFN)) {	/* An entry without valid data */
 8010df6:	7dbb      	ldrb	r3, [r7, #22]
 8010df8:	2be5      	cmp	r3, #229	@ 0xe5
 8010dfa:	d007      	beq.n	8010e0c <dir_find+0x8a>
 8010dfc:	7bfb      	ldrb	r3, [r7, #15]
 8010dfe:	f003 0308 	and.w	r3, r3, #8
 8010e02:	2b00      	cmp	r3, #0
 8010e04:	d009      	beq.n	8010e1a <dir_find+0x98>
 8010e06:	7bfb      	ldrb	r3, [r7, #15]
 8010e08:	2b0f      	cmp	r3, #15
 8010e0a:	d006      	beq.n	8010e1a <dir_find+0x98>
			ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 8010e0c:	23ff      	movs	r3, #255	@ 0xff
 8010e0e:	757b      	strb	r3, [r7, #21]
 8010e10:	687b      	ldr	r3, [r7, #4]
 8010e12:	f04f 32ff 	mov.w	r2, #4294967295
 8010e16:	631a      	str	r2, [r3, #48]	@ 0x30
 8010e18:	e05e      	b.n	8010ed8 <dir_find+0x156>
		} else {
			if (a == AM_LFN) {			/* An LFN entry is found */
 8010e1a:	7bfb      	ldrb	r3, [r7, #15]
 8010e1c:	2b0f      	cmp	r3, #15
 8010e1e:	d136      	bne.n	8010e8e <dir_find+0x10c>
				if (!(dp->fn[NSFLAG] & NS_NOLFN)) {
 8010e20:	687b      	ldr	r3, [r7, #4]
 8010e22:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8010e26:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8010e2a:	2b00      	cmp	r3, #0
 8010e2c:	d154      	bne.n	8010ed8 <dir_find+0x156>
					if (c & LLEF) {		/* Is it start of LFN sequence? */
 8010e2e:	7dbb      	ldrb	r3, [r7, #22]
 8010e30:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8010e34:	2b00      	cmp	r3, #0
 8010e36:	d00d      	beq.n	8010e54 <dir_find+0xd2>
						sum = dp->dir[LDIR_Chksum];
 8010e38:	687b      	ldr	r3, [r7, #4]
 8010e3a:	6a1b      	ldr	r3, [r3, #32]
 8010e3c:	7b5b      	ldrb	r3, [r3, #13]
 8010e3e:	753b      	strb	r3, [r7, #20]
						c &= (BYTE)~LLEF; ord = c;	/* LFN start order */
 8010e40:	7dbb      	ldrb	r3, [r7, #22]
 8010e42:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8010e46:	75bb      	strb	r3, [r7, #22]
 8010e48:	7dbb      	ldrb	r3, [r7, #22]
 8010e4a:	757b      	strb	r3, [r7, #21]
						dp->blk_ofs = dp->dptr;	/* Start offset of LFN */
 8010e4c:	687b      	ldr	r3, [r7, #4]
 8010e4e:	695a      	ldr	r2, [r3, #20]
 8010e50:	687b      	ldr	r3, [r7, #4]
 8010e52:	631a      	str	r2, [r3, #48]	@ 0x30
					}
					/* Check validity of the LFN entry and compare it with given name */
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && cmp_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 8010e54:	7dba      	ldrb	r2, [r7, #22]
 8010e56:	7d7b      	ldrb	r3, [r7, #21]
 8010e58:	429a      	cmp	r2, r3
 8010e5a:	d115      	bne.n	8010e88 <dir_find+0x106>
 8010e5c:	687b      	ldr	r3, [r7, #4]
 8010e5e:	6a1b      	ldr	r3, [r3, #32]
 8010e60:	330d      	adds	r3, #13
 8010e62:	781b      	ldrb	r3, [r3, #0]
 8010e64:	7d3a      	ldrb	r2, [r7, #20]
 8010e66:	429a      	cmp	r2, r3
 8010e68:	d10e      	bne.n	8010e88 <dir_find+0x106>
 8010e6a:	693b      	ldr	r3, [r7, #16]
 8010e6c:	691a      	ldr	r2, [r3, #16]
 8010e6e:	687b      	ldr	r3, [r7, #4]
 8010e70:	6a1b      	ldr	r3, [r3, #32]
 8010e72:	4619      	mov	r1, r3
 8010e74:	4610      	mov	r0, r2
 8010e76:	f7ff fdfd 	bl	8010a74 <cmp_lfn>
 8010e7a:	4603      	mov	r3, r0
 8010e7c:	2b00      	cmp	r3, #0
 8010e7e:	d003      	beq.n	8010e88 <dir_find+0x106>
 8010e80:	7d7b      	ldrb	r3, [r7, #21]
 8010e82:	3b01      	subs	r3, #1
 8010e84:	b2db      	uxtb	r3, r3
 8010e86:	e000      	b.n	8010e8a <dir_find+0x108>
 8010e88:	23ff      	movs	r3, #255	@ 0xff
 8010e8a:	757b      	strb	r3, [r7, #21]
 8010e8c:	e024      	b.n	8010ed8 <dir_find+0x156>
				}
			} else {					/* An SFN entry is found */
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 8010e8e:	7d7b      	ldrb	r3, [r7, #21]
 8010e90:	2b00      	cmp	r3, #0
 8010e92:	d109      	bne.n	8010ea8 <dir_find+0x126>
 8010e94:	687b      	ldr	r3, [r7, #4]
 8010e96:	6a1b      	ldr	r3, [r3, #32]
 8010e98:	4618      	mov	r0, r3
 8010e9a:	f7ff ff51 	bl	8010d40 <sum_sfn>
 8010e9e:	4603      	mov	r3, r0
 8010ea0:	461a      	mov	r2, r3
 8010ea2:	7d3b      	ldrb	r3, [r7, #20]
 8010ea4:	4293      	cmp	r3, r2
 8010ea6:	d024      	beq.n	8010ef2 <dir_find+0x170>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 8010ea8:	687b      	ldr	r3, [r7, #4]
 8010eaa:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8010eae:	f003 0301 	and.w	r3, r3, #1
 8010eb2:	2b00      	cmp	r3, #0
 8010eb4:	d10a      	bne.n	8010ecc <dir_find+0x14a>
 8010eb6:	687b      	ldr	r3, [r7, #4]
 8010eb8:	6a18      	ldr	r0, [r3, #32]
 8010eba:	687b      	ldr	r3, [r7, #4]
 8010ebc:	3324      	adds	r3, #36	@ 0x24
 8010ebe:	220b      	movs	r2, #11
 8010ec0:	4619      	mov	r1, r3
 8010ec2:	f7fe fe20 	bl	800fb06 <mem_cmp>
 8010ec6:	4603      	mov	r3, r0
 8010ec8:	2b00      	cmp	r3, #0
 8010eca:	d014      	beq.n	8010ef6 <dir_find+0x174>
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 8010ecc:	23ff      	movs	r3, #255	@ 0xff
 8010ece:	757b      	strb	r3, [r7, #21]
 8010ed0:	687b      	ldr	r3, [r7, #4]
 8010ed2:	f04f 32ff 	mov.w	r2, #4294967295
 8010ed6:	631a      	str	r2, [r3, #48]	@ 0x30
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
#endif
		res = dir_next(dp, 0);	/* Next entry */
 8010ed8:	2100      	movs	r1, #0
 8010eda:	6878      	ldr	r0, [r7, #4]
 8010edc:	f7ff fc6e 	bl	80107bc <dir_next>
 8010ee0:	4603      	mov	r3, r0
 8010ee2:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 8010ee4:	7dfb      	ldrb	r3, [r7, #23]
 8010ee6:	2b00      	cmp	r3, #0
 8010ee8:	f43f af65 	beq.w	8010db6 <dir_find+0x34>
 8010eec:	e004      	b.n	8010ef8 <dir_find+0x176>
		if (res != FR_OK) break;
 8010eee:	bf00      	nop
 8010ef0:	e002      	b.n	8010ef8 <dir_find+0x176>
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 8010ef2:	bf00      	nop
 8010ef4:	e000      	b.n	8010ef8 <dir_find+0x176>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 8010ef6:	bf00      	nop

	return res;
 8010ef8:	7dfb      	ldrb	r3, [r7, #23]
}
 8010efa:	4618      	mov	r0, r3
 8010efc:	3718      	adds	r7, #24
 8010efe:	46bd      	mov	sp, r7
 8010f00:	bd80      	pop	{r7, pc}
	...

08010f04 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 8010f04:	b580      	push	{r7, lr}
 8010f06:	b08c      	sub	sp, #48	@ 0x30
 8010f08:	af00      	add	r7, sp, #0
 8010f0a:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8010f0c:	687b      	ldr	r3, [r7, #4]
 8010f0e:	681b      	ldr	r3, [r3, #0]
 8010f10:	61fb      	str	r3, [r7, #28]
#if _USE_LFN != 0	/* LFN configuration */
	UINT n, nlen, nent;
	BYTE sn[12], sum;


	if (dp->fn[NSFLAG] & (NS_DOT | NS_NONAME)) return FR_INVALID_NAME;	/* Check name validity */
 8010f12:	687b      	ldr	r3, [r7, #4]
 8010f14:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8010f18:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 8010f1c:	2b00      	cmp	r3, #0
 8010f1e:	d001      	beq.n	8010f24 <dir_register+0x20>
 8010f20:	2306      	movs	r3, #6
 8010f22:	e0e0      	b.n	80110e6 <dir_register+0x1e2>
	for (nlen = 0; fs->lfnbuf[nlen]; nlen++) ;	/* Get lfn length */
 8010f24:	2300      	movs	r3, #0
 8010f26:	627b      	str	r3, [r7, #36]	@ 0x24
 8010f28:	e002      	b.n	8010f30 <dir_register+0x2c>
 8010f2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010f2c:	3301      	adds	r3, #1
 8010f2e:	627b      	str	r3, [r7, #36]	@ 0x24
 8010f30:	69fb      	ldr	r3, [r7, #28]
 8010f32:	691a      	ldr	r2, [r3, #16]
 8010f34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010f36:	005b      	lsls	r3, r3, #1
 8010f38:	4413      	add	r3, r2
 8010f3a:	881b      	ldrh	r3, [r3, #0]
 8010f3c:	2b00      	cmp	r3, #0
 8010f3e:	d1f4      	bne.n	8010f2a <dir_register+0x26>
		create_xdir(fs->dirbuf, fs->lfnbuf);	/* Create on-memory directory block to be written later */
		return FR_OK;
	}
#endif
	/* On the FAT12/16/32 volume */
	mem_cpy(sn, dp->fn, 12);
 8010f40:	687b      	ldr	r3, [r7, #4]
 8010f42:	f103 0124 	add.w	r1, r3, #36	@ 0x24
 8010f46:	f107 030c 	add.w	r3, r7, #12
 8010f4a:	220c      	movs	r2, #12
 8010f4c:	4618      	mov	r0, r3
 8010f4e:	f7fe fd9e 	bl	800fa8e <mem_cpy>
	if (sn[NSFLAG] & NS_LOSS) {			/* When LFN is out of 8.3 format, generate a numbered name */
 8010f52:	7dfb      	ldrb	r3, [r7, #23]
 8010f54:	f003 0301 	and.w	r3, r3, #1
 8010f58:	2b00      	cmp	r3, #0
 8010f5a:	d032      	beq.n	8010fc2 <dir_register+0xbe>
		dp->fn[NSFLAG] = NS_NOLFN;		/* Find only SFN */
 8010f5c:	687b      	ldr	r3, [r7, #4]
 8010f5e:	2240      	movs	r2, #64	@ 0x40
 8010f60:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
		for (n = 1; n < 100; n++) {
 8010f64:	2301      	movs	r3, #1
 8010f66:	62bb      	str	r3, [r7, #40]	@ 0x28
 8010f68:	e016      	b.n	8010f98 <dir_register+0x94>
			gen_numname(dp->fn, sn, fs->lfnbuf, n);	/* Generate a numbered name */
 8010f6a:	687b      	ldr	r3, [r7, #4]
 8010f6c:	f103 0024 	add.w	r0, r3, #36	@ 0x24
 8010f70:	69fb      	ldr	r3, [r7, #28]
 8010f72:	691a      	ldr	r2, [r3, #16]
 8010f74:	f107 010c 	add.w	r1, r7, #12
 8010f78:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010f7a:	f7ff fe53 	bl	8010c24 <gen_numname>
			res = dir_find(dp);				/* Check if the name collides with existing SFN */
 8010f7e:	6878      	ldr	r0, [r7, #4]
 8010f80:	f7ff feff 	bl	8010d82 <dir_find>
 8010f84:	4603      	mov	r3, r0
 8010f86:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			if (res != FR_OK) break;
 8010f8a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8010f8e:	2b00      	cmp	r3, #0
 8010f90:	d106      	bne.n	8010fa0 <dir_register+0x9c>
		for (n = 1; n < 100; n++) {
 8010f92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010f94:	3301      	adds	r3, #1
 8010f96:	62bb      	str	r3, [r7, #40]	@ 0x28
 8010f98:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010f9a:	2b63      	cmp	r3, #99	@ 0x63
 8010f9c:	d9e5      	bls.n	8010f6a <dir_register+0x66>
 8010f9e:	e000      	b.n	8010fa2 <dir_register+0x9e>
			if (res != FR_OK) break;
 8010fa0:	bf00      	nop
		}
		if (n == 100) return FR_DENIED;		/* Abort if too many collisions */
 8010fa2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010fa4:	2b64      	cmp	r3, #100	@ 0x64
 8010fa6:	d101      	bne.n	8010fac <dir_register+0xa8>
 8010fa8:	2307      	movs	r3, #7
 8010faa:	e09c      	b.n	80110e6 <dir_register+0x1e2>
		if (res != FR_NO_FILE) return res;	/* Abort if the result is other than 'not collided' */
 8010fac:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8010fb0:	2b04      	cmp	r3, #4
 8010fb2:	d002      	beq.n	8010fba <dir_register+0xb6>
 8010fb4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8010fb8:	e095      	b.n	80110e6 <dir_register+0x1e2>
		dp->fn[NSFLAG] = sn[NSFLAG];
 8010fba:	7dfa      	ldrb	r2, [r7, #23]
 8010fbc:	687b      	ldr	r3, [r7, #4]
 8010fbe:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
	}

	/* Create an SFN with/without LFNs. */
	nent = (sn[NSFLAG] & NS_LFN) ? (nlen + 12) / 13 + 1 : 1;	/* Number of entries to allocate */
 8010fc2:	7dfb      	ldrb	r3, [r7, #23]
 8010fc4:	f003 0302 	and.w	r3, r3, #2
 8010fc8:	2b00      	cmp	r3, #0
 8010fca:	d007      	beq.n	8010fdc <dir_register+0xd8>
 8010fcc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010fce:	330c      	adds	r3, #12
 8010fd0:	4a47      	ldr	r2, [pc, #284]	@ (80110f0 <dir_register+0x1ec>)
 8010fd2:	fba2 2303 	umull	r2, r3, r2, r3
 8010fd6:	089b      	lsrs	r3, r3, #2
 8010fd8:	3301      	adds	r3, #1
 8010fda:	e000      	b.n	8010fde <dir_register+0xda>
 8010fdc:	2301      	movs	r3, #1
 8010fde:	623b      	str	r3, [r7, #32]
	res = dir_alloc(dp, nent);		/* Allocate entries */
 8010fe0:	6a39      	ldr	r1, [r7, #32]
 8010fe2:	6878      	ldr	r0, [r7, #4]
 8010fe4:	f7ff fcc0 	bl	8010968 <dir_alloc>
 8010fe8:	4603      	mov	r3, r0
 8010fea:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	if (res == FR_OK && --nent) {	/* Set LFN entry if needed */
 8010fee:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8010ff2:	2b00      	cmp	r3, #0
 8010ff4:	d148      	bne.n	8011088 <dir_register+0x184>
 8010ff6:	6a3b      	ldr	r3, [r7, #32]
 8010ff8:	3b01      	subs	r3, #1
 8010ffa:	623b      	str	r3, [r7, #32]
 8010ffc:	6a3b      	ldr	r3, [r7, #32]
 8010ffe:	2b00      	cmp	r3, #0
 8011000:	d042      	beq.n	8011088 <dir_register+0x184>
		res = dir_sdi(dp, dp->dptr - nent * SZDIRE);
 8011002:	687b      	ldr	r3, [r7, #4]
 8011004:	695a      	ldr	r2, [r3, #20]
 8011006:	6a3b      	ldr	r3, [r7, #32]
 8011008:	015b      	lsls	r3, r3, #5
 801100a:	1ad3      	subs	r3, r2, r3
 801100c:	4619      	mov	r1, r3
 801100e:	6878      	ldr	r0, [r7, #4]
 8011010:	f7ff fb4b 	bl	80106aa <dir_sdi>
 8011014:	4603      	mov	r3, r0
 8011016:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (res == FR_OK) {
 801101a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 801101e:	2b00      	cmp	r3, #0
 8011020:	d132      	bne.n	8011088 <dir_register+0x184>
			sum = sum_sfn(dp->fn);	/* Checksum value of the SFN tied to the LFN */
 8011022:	687b      	ldr	r3, [r7, #4]
 8011024:	3324      	adds	r3, #36	@ 0x24
 8011026:	4618      	mov	r0, r3
 8011028:	f7ff fe8a 	bl	8010d40 <sum_sfn>
 801102c:	4603      	mov	r3, r0
 801102e:	76fb      	strb	r3, [r7, #27]
			do {					/* Store LFN entries in bottom first */
				res = move_window(fs, dp->sect);
 8011030:	687b      	ldr	r3, [r7, #4]
 8011032:	69db      	ldr	r3, [r3, #28]
 8011034:	4619      	mov	r1, r3
 8011036:	69f8      	ldr	r0, [r7, #28]
 8011038:	f7fe ff58 	bl	800feec <move_window>
 801103c:	4603      	mov	r3, r0
 801103e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
				if (res != FR_OK) break;
 8011042:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8011046:	2b00      	cmp	r3, #0
 8011048:	d11d      	bne.n	8011086 <dir_register+0x182>
				put_lfn(fs->lfnbuf, dp->dir, (BYTE)nent, sum);
 801104a:	69fb      	ldr	r3, [r7, #28]
 801104c:	6918      	ldr	r0, [r3, #16]
 801104e:	687b      	ldr	r3, [r7, #4]
 8011050:	6a19      	ldr	r1, [r3, #32]
 8011052:	6a3b      	ldr	r3, [r7, #32]
 8011054:	b2da      	uxtb	r2, r3
 8011056:	7efb      	ldrb	r3, [r7, #27]
 8011058:	f7ff fd7c 	bl	8010b54 <put_lfn>
				fs->wflag = 1;
 801105c:	69fb      	ldr	r3, [r7, #28]
 801105e:	2201      	movs	r2, #1
 8011060:	70da      	strb	r2, [r3, #3]
				res = dir_next(dp, 0);	/* Next entry */
 8011062:	2100      	movs	r1, #0
 8011064:	6878      	ldr	r0, [r7, #4]
 8011066:	f7ff fba9 	bl	80107bc <dir_next>
 801106a:	4603      	mov	r3, r0
 801106c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			} while (res == FR_OK && --nent);
 8011070:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8011074:	2b00      	cmp	r3, #0
 8011076:	d107      	bne.n	8011088 <dir_register+0x184>
 8011078:	6a3b      	ldr	r3, [r7, #32]
 801107a:	3b01      	subs	r3, #1
 801107c:	623b      	str	r3, [r7, #32]
 801107e:	6a3b      	ldr	r3, [r7, #32]
 8011080:	2b00      	cmp	r3, #0
 8011082:	d1d5      	bne.n	8011030 <dir_register+0x12c>
 8011084:	e000      	b.n	8011088 <dir_register+0x184>
				if (res != FR_OK) break;
 8011086:	bf00      	nop
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 8011088:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 801108c:	2b00      	cmp	r3, #0
 801108e:	d128      	bne.n	80110e2 <dir_register+0x1de>
		res = move_window(fs, dp->sect);
 8011090:	687b      	ldr	r3, [r7, #4]
 8011092:	69db      	ldr	r3, [r3, #28]
 8011094:	4619      	mov	r1, r3
 8011096:	69f8      	ldr	r0, [r7, #28]
 8011098:	f7fe ff28 	bl	800feec <move_window>
 801109c:	4603      	mov	r3, r0
 801109e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (res == FR_OK) {
 80110a2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80110a6:	2b00      	cmp	r3, #0
 80110a8:	d11b      	bne.n	80110e2 <dir_register+0x1de>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 80110aa:	687b      	ldr	r3, [r7, #4]
 80110ac:	6a1b      	ldr	r3, [r3, #32]
 80110ae:	2220      	movs	r2, #32
 80110b0:	2100      	movs	r1, #0
 80110b2:	4618      	mov	r0, r3
 80110b4:	f7fe fd0c 	bl	800fad0 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 80110b8:	687b      	ldr	r3, [r7, #4]
 80110ba:	6a18      	ldr	r0, [r3, #32]
 80110bc:	687b      	ldr	r3, [r7, #4]
 80110be:	3324      	adds	r3, #36	@ 0x24
 80110c0:	220b      	movs	r2, #11
 80110c2:	4619      	mov	r1, r3
 80110c4:	f7fe fce3 	bl	800fa8e <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
 80110c8:	687b      	ldr	r3, [r7, #4]
 80110ca:	f893 202f 	ldrb.w	r2, [r3, #47]	@ 0x2f
 80110ce:	687b      	ldr	r3, [r7, #4]
 80110d0:	6a1b      	ldr	r3, [r3, #32]
 80110d2:	330c      	adds	r3, #12
 80110d4:	f002 0218 	and.w	r2, r2, #24
 80110d8:	b2d2      	uxtb	r2, r2
 80110da:	701a      	strb	r2, [r3, #0]
#endif
			fs->wflag = 1;
 80110dc:	69fb      	ldr	r3, [r7, #28]
 80110de:	2201      	movs	r2, #1
 80110e0:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 80110e2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 80110e6:	4618      	mov	r0, r3
 80110e8:	3730      	adds	r7, #48	@ 0x30
 80110ea:	46bd      	mov	sp, r7
 80110ec:	bd80      	pop	{r7, pc}
 80110ee:	bf00      	nop
 80110f0:	4ec4ec4f 	.word	0x4ec4ec4f

080110f4 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 80110f4:	b580      	push	{r7, lr}
 80110f6:	b08a      	sub	sp, #40	@ 0x28
 80110f8:	af00      	add	r7, sp, #0
 80110fa:	6078      	str	r0, [r7, #4]
 80110fc:	6039      	str	r1, [r7, #0]
	WCHAR w, *lfn;
	UINT i, ni, si, di;
	const TCHAR *p;

	/* Create LFN in Unicode */
	p = *path; lfn = dp->obj.fs->lfnbuf; si = di = 0;
 80110fe:	683b      	ldr	r3, [r7, #0]
 8011100:	681b      	ldr	r3, [r3, #0]
 8011102:	613b      	str	r3, [r7, #16]
 8011104:	687b      	ldr	r3, [r7, #4]
 8011106:	681b      	ldr	r3, [r3, #0]
 8011108:	691b      	ldr	r3, [r3, #16]
 801110a:	60fb      	str	r3, [r7, #12]
 801110c:	2300      	movs	r3, #0
 801110e:	617b      	str	r3, [r7, #20]
 8011110:	697b      	ldr	r3, [r7, #20]
 8011112:	61bb      	str	r3, [r7, #24]
	for (;;) {
		w = p[si++];					/* Get a character */
 8011114:	69bb      	ldr	r3, [r7, #24]
 8011116:	1c5a      	adds	r2, r3, #1
 8011118:	61ba      	str	r2, [r7, #24]
 801111a:	693a      	ldr	r2, [r7, #16]
 801111c:	4413      	add	r3, r2
 801111e:	781b      	ldrb	r3, [r3, #0]
 8011120:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (w < ' ') break;				/* Break if end of the path name */
 8011122:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8011124:	2b1f      	cmp	r3, #31
 8011126:	d940      	bls.n	80111aa <create_name+0xb6>
		if (w == '/' || w == '\\') {	/* Break if a separator is found */
 8011128:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801112a:	2b2f      	cmp	r3, #47	@ 0x2f
 801112c:	d006      	beq.n	801113c <create_name+0x48>
 801112e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8011130:	2b5c      	cmp	r3, #92	@ 0x5c
 8011132:	d110      	bne.n	8011156 <create_name+0x62>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 8011134:	e002      	b.n	801113c <create_name+0x48>
 8011136:	69bb      	ldr	r3, [r7, #24]
 8011138:	3301      	adds	r3, #1
 801113a:	61bb      	str	r3, [r7, #24]
 801113c:	693a      	ldr	r2, [r7, #16]
 801113e:	69bb      	ldr	r3, [r7, #24]
 8011140:	4413      	add	r3, r2
 8011142:	781b      	ldrb	r3, [r3, #0]
 8011144:	2b2f      	cmp	r3, #47	@ 0x2f
 8011146:	d0f6      	beq.n	8011136 <create_name+0x42>
 8011148:	693a      	ldr	r2, [r7, #16]
 801114a:	69bb      	ldr	r3, [r7, #24]
 801114c:	4413      	add	r3, r2
 801114e:	781b      	ldrb	r3, [r3, #0]
 8011150:	2b5c      	cmp	r3, #92	@ 0x5c
 8011152:	d0f0      	beq.n	8011136 <create_name+0x42>
			break;
 8011154:	e02a      	b.n	80111ac <create_name+0xb8>
		}
		if (di >= _MAX_LFN) return FR_INVALID_NAME;	/* Reject too long name */
 8011156:	697b      	ldr	r3, [r7, #20]
 8011158:	2bfe      	cmp	r3, #254	@ 0xfe
 801115a:	d901      	bls.n	8011160 <create_name+0x6c>
 801115c:	2306      	movs	r3, #6
 801115e:	e17d      	b.n	801145c <create_name+0x368>
#if !_LFN_UNICODE
		w &= 0xFF;
 8011160:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8011162:	b2db      	uxtb	r3, r3
 8011164:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (IsDBCS1(w)) {				/* Check if it is a DBC 1st byte (always false on SBCS cfg) */
			b = (BYTE)p[si++];			/* Get 2nd byte */
			w = (w << 8) + b;			/* Create a DBC */
			if (!IsDBCS2(b)) return FR_INVALID_NAME;	/* Reject invalid sequence */
		}
		w = ff_convert(w, 1);			/* Convert ANSI/OEM to Unicode */
 8011166:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8011168:	2101      	movs	r1, #1
 801116a:	4618      	mov	r0, r3
 801116c:	f001 fcac 	bl	8012ac8 <ff_convert>
 8011170:	4603      	mov	r3, r0
 8011172:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (!w) return FR_INVALID_NAME;	/* Reject invalid code */
 8011174:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8011176:	2b00      	cmp	r3, #0
 8011178:	d101      	bne.n	801117e <create_name+0x8a>
 801117a:	2306      	movs	r3, #6
 801117c:	e16e      	b.n	801145c <create_name+0x368>
#endif
		if (w < 0x80 && chk_chr("\"*:<>\?|\x7F", w)) return FR_INVALID_NAME;	/* Reject illegal characters for LFN */
 801117e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8011180:	2b7f      	cmp	r3, #127	@ 0x7f
 8011182:	d809      	bhi.n	8011198 <create_name+0xa4>
 8011184:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8011186:	4619      	mov	r1, r3
 8011188:	488d      	ldr	r0, [pc, #564]	@ (80113c0 <create_name+0x2cc>)
 801118a:	f7fe fce3 	bl	800fb54 <chk_chr>
 801118e:	4603      	mov	r3, r0
 8011190:	2b00      	cmp	r3, #0
 8011192:	d001      	beq.n	8011198 <create_name+0xa4>
 8011194:	2306      	movs	r3, #6
 8011196:	e161      	b.n	801145c <create_name+0x368>
		lfn[di++] = w;					/* Store the Unicode character */
 8011198:	697b      	ldr	r3, [r7, #20]
 801119a:	1c5a      	adds	r2, r3, #1
 801119c:	617a      	str	r2, [r7, #20]
 801119e:	005b      	lsls	r3, r3, #1
 80111a0:	68fa      	ldr	r2, [r7, #12]
 80111a2:	4413      	add	r3, r2
 80111a4:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80111a6:	801a      	strh	r2, [r3, #0]
		w = p[si++];					/* Get a character */
 80111a8:	e7b4      	b.n	8011114 <create_name+0x20>
		if (w < ' ') break;				/* Break if end of the path name */
 80111aa:	bf00      	nop
	}
	*path = &p[si];						/* Return pointer to the next segment */
 80111ac:	693a      	ldr	r2, [r7, #16]
 80111ae:	69bb      	ldr	r3, [r7, #24]
 80111b0:	441a      	add	r2, r3
 80111b2:	683b      	ldr	r3, [r7, #0]
 80111b4:	601a      	str	r2, [r3, #0]
	cf = (w < ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 80111b6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80111b8:	2b1f      	cmp	r3, #31
 80111ba:	d801      	bhi.n	80111c0 <create_name+0xcc>
 80111bc:	2304      	movs	r3, #4
 80111be:	e000      	b.n	80111c2 <create_name+0xce>
 80111c0:	2300      	movs	r3, #0
 80111c2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			dp->fn[i] = (i < di) ? '.' : ' ';
		dp->fn[i] = cf | NS_DOT;		/* This is a dot entry */
		return FR_OK;
	}
#endif
	while (di) {						/* Snip off trailing spaces and dots if exist */
 80111c6:	e011      	b.n	80111ec <create_name+0xf8>
		w = lfn[di - 1];
 80111c8:	697b      	ldr	r3, [r7, #20]
 80111ca:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 80111ce:	3b01      	subs	r3, #1
 80111d0:	005b      	lsls	r3, r3, #1
 80111d2:	68fa      	ldr	r2, [r7, #12]
 80111d4:	4413      	add	r3, r2
 80111d6:	881b      	ldrh	r3, [r3, #0]
 80111d8:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (w != ' ' && w != '.') break;
 80111da:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80111dc:	2b20      	cmp	r3, #32
 80111de:	d002      	beq.n	80111e6 <create_name+0xf2>
 80111e0:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80111e2:	2b2e      	cmp	r3, #46	@ 0x2e
 80111e4:	d106      	bne.n	80111f4 <create_name+0x100>
		di--;
 80111e6:	697b      	ldr	r3, [r7, #20]
 80111e8:	3b01      	subs	r3, #1
 80111ea:	617b      	str	r3, [r7, #20]
	while (di) {						/* Snip off trailing spaces and dots if exist */
 80111ec:	697b      	ldr	r3, [r7, #20]
 80111ee:	2b00      	cmp	r3, #0
 80111f0:	d1ea      	bne.n	80111c8 <create_name+0xd4>
 80111f2:	e000      	b.n	80111f6 <create_name+0x102>
		if (w != ' ' && w != '.') break;
 80111f4:	bf00      	nop
	}
	lfn[di] = 0;						/* LFN is created */
 80111f6:	697b      	ldr	r3, [r7, #20]
 80111f8:	005b      	lsls	r3, r3, #1
 80111fa:	68fa      	ldr	r2, [r7, #12]
 80111fc:	4413      	add	r3, r2
 80111fe:	2200      	movs	r2, #0
 8011200:	801a      	strh	r2, [r3, #0]
	if (di == 0) return FR_INVALID_NAME;	/* Reject nul name */
 8011202:	697b      	ldr	r3, [r7, #20]
 8011204:	2b00      	cmp	r3, #0
 8011206:	d101      	bne.n	801120c <create_name+0x118>
 8011208:	2306      	movs	r3, #6
 801120a:	e127      	b.n	801145c <create_name+0x368>

	/* Create SFN in directory form */
	mem_set(dp->fn, ' ', 11);
 801120c:	687b      	ldr	r3, [r7, #4]
 801120e:	3324      	adds	r3, #36	@ 0x24
 8011210:	220b      	movs	r2, #11
 8011212:	2120      	movs	r1, #32
 8011214:	4618      	mov	r0, r3
 8011216:	f7fe fc5b 	bl	800fad0 <mem_set>
	for (si = 0; lfn[si] == ' ' || lfn[si] == '.'; si++) ;	/* Strip leading spaces and dots */
 801121a:	2300      	movs	r3, #0
 801121c:	61bb      	str	r3, [r7, #24]
 801121e:	e002      	b.n	8011226 <create_name+0x132>
 8011220:	69bb      	ldr	r3, [r7, #24]
 8011222:	3301      	adds	r3, #1
 8011224:	61bb      	str	r3, [r7, #24]
 8011226:	69bb      	ldr	r3, [r7, #24]
 8011228:	005b      	lsls	r3, r3, #1
 801122a:	68fa      	ldr	r2, [r7, #12]
 801122c:	4413      	add	r3, r2
 801122e:	881b      	ldrh	r3, [r3, #0]
 8011230:	2b20      	cmp	r3, #32
 8011232:	d0f5      	beq.n	8011220 <create_name+0x12c>
 8011234:	69bb      	ldr	r3, [r7, #24]
 8011236:	005b      	lsls	r3, r3, #1
 8011238:	68fa      	ldr	r2, [r7, #12]
 801123a:	4413      	add	r3, r2
 801123c:	881b      	ldrh	r3, [r3, #0]
 801123e:	2b2e      	cmp	r3, #46	@ 0x2e
 8011240:	d0ee      	beq.n	8011220 <create_name+0x12c>
	if (si) cf |= NS_LOSS | NS_LFN;
 8011242:	69bb      	ldr	r3, [r7, #24]
 8011244:	2b00      	cmp	r3, #0
 8011246:	d009      	beq.n	801125c <create_name+0x168>
 8011248:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801124c:	f043 0303 	orr.w	r3, r3, #3
 8011250:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	while (di && lfn[di - 1] != '.') di--;	/* Find extension (di<=si: no extension) */
 8011254:	e002      	b.n	801125c <create_name+0x168>
 8011256:	697b      	ldr	r3, [r7, #20]
 8011258:	3b01      	subs	r3, #1
 801125a:	617b      	str	r3, [r7, #20]
 801125c:	697b      	ldr	r3, [r7, #20]
 801125e:	2b00      	cmp	r3, #0
 8011260:	d009      	beq.n	8011276 <create_name+0x182>
 8011262:	697b      	ldr	r3, [r7, #20]
 8011264:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 8011268:	3b01      	subs	r3, #1
 801126a:	005b      	lsls	r3, r3, #1
 801126c:	68fa      	ldr	r2, [r7, #12]
 801126e:	4413      	add	r3, r2
 8011270:	881b      	ldrh	r3, [r3, #0]
 8011272:	2b2e      	cmp	r3, #46	@ 0x2e
 8011274:	d1ef      	bne.n	8011256 <create_name+0x162>

	i = b = 0; ni = 8;
 8011276:	2300      	movs	r3, #0
 8011278:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 801127c:	2300      	movs	r3, #0
 801127e:	623b      	str	r3, [r7, #32]
 8011280:	2308      	movs	r3, #8
 8011282:	61fb      	str	r3, [r7, #28]
	for (;;) {
		w = lfn[si++];					/* Get an LFN character */
 8011284:	69bb      	ldr	r3, [r7, #24]
 8011286:	1c5a      	adds	r2, r3, #1
 8011288:	61ba      	str	r2, [r7, #24]
 801128a:	005b      	lsls	r3, r3, #1
 801128c:	68fa      	ldr	r2, [r7, #12]
 801128e:	4413      	add	r3, r2
 8011290:	881b      	ldrh	r3, [r3, #0]
 8011292:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (!w) break;					/* Break on end of the LFN */
 8011294:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8011296:	2b00      	cmp	r3, #0
 8011298:	f000 8090 	beq.w	80113bc <create_name+0x2c8>
		if (w == ' ' || (w == '.' && si != di)) {	/* Remove spaces and dots */
 801129c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801129e:	2b20      	cmp	r3, #32
 80112a0:	d006      	beq.n	80112b0 <create_name+0x1bc>
 80112a2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80112a4:	2b2e      	cmp	r3, #46	@ 0x2e
 80112a6:	d10a      	bne.n	80112be <create_name+0x1ca>
 80112a8:	69ba      	ldr	r2, [r7, #24]
 80112aa:	697b      	ldr	r3, [r7, #20]
 80112ac:	429a      	cmp	r2, r3
 80112ae:	d006      	beq.n	80112be <create_name+0x1ca>
			cf |= NS_LOSS | NS_LFN; continue;
 80112b0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80112b4:	f043 0303 	orr.w	r3, r3, #3
 80112b8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80112bc:	e07d      	b.n	80113ba <create_name+0x2c6>
		}

		if (i >= ni || si == di) {		/* Extension or end of SFN */
 80112be:	6a3a      	ldr	r2, [r7, #32]
 80112c0:	69fb      	ldr	r3, [r7, #28]
 80112c2:	429a      	cmp	r2, r3
 80112c4:	d203      	bcs.n	80112ce <create_name+0x1da>
 80112c6:	69ba      	ldr	r2, [r7, #24]
 80112c8:	697b      	ldr	r3, [r7, #20]
 80112ca:	429a      	cmp	r2, r3
 80112cc:	d123      	bne.n	8011316 <create_name+0x222>
			if (ni == 11) {				/* Long extension */
 80112ce:	69fb      	ldr	r3, [r7, #28]
 80112d0:	2b0b      	cmp	r3, #11
 80112d2:	d106      	bne.n	80112e2 <create_name+0x1ee>
				cf |= NS_LOSS | NS_LFN; break;
 80112d4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80112d8:	f043 0303 	orr.w	r3, r3, #3
 80112dc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80112e0:	e075      	b.n	80113ce <create_name+0x2da>
			}
			if (si != di) cf |= NS_LOSS | NS_LFN;	/* Out of 8.3 format */
 80112e2:	69ba      	ldr	r2, [r7, #24]
 80112e4:	697b      	ldr	r3, [r7, #20]
 80112e6:	429a      	cmp	r2, r3
 80112e8:	d005      	beq.n	80112f6 <create_name+0x202>
 80112ea:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80112ee:	f043 0303 	orr.w	r3, r3, #3
 80112f2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			if (si > di) break;			/* No extension */
 80112f6:	69ba      	ldr	r2, [r7, #24]
 80112f8:	697b      	ldr	r3, [r7, #20]
 80112fa:	429a      	cmp	r2, r3
 80112fc:	d866      	bhi.n	80113cc <create_name+0x2d8>
			si = di; i = 8; ni = 11;	/* Enter extension section */
 80112fe:	697b      	ldr	r3, [r7, #20]
 8011300:	61bb      	str	r3, [r7, #24]
 8011302:	2308      	movs	r3, #8
 8011304:	623b      	str	r3, [r7, #32]
 8011306:	230b      	movs	r3, #11
 8011308:	61fb      	str	r3, [r7, #28]
			b <<= 2; continue;
 801130a:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 801130e:	009b      	lsls	r3, r3, #2
 8011310:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8011314:	e051      	b.n	80113ba <create_name+0x2c6>
		}

		if (w >= 0x80) {				/* Non ASCII character */
 8011316:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8011318:	2b7f      	cmp	r3, #127	@ 0x7f
 801131a:	d914      	bls.n	8011346 <create_name+0x252>
#ifdef _EXCVT
			w = ff_convert(w, 0);		/* Unicode -> OEM code */
 801131c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801131e:	2100      	movs	r1, #0
 8011320:	4618      	mov	r0, r3
 8011322:	f001 fbd1 	bl	8012ac8 <ff_convert>
 8011326:	4603      	mov	r3, r0
 8011328:	84bb      	strh	r3, [r7, #36]	@ 0x24
			if (w) w = ExCvt[w - 0x80];	/* Convert extended character to upper (SBCS) */
 801132a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801132c:	2b00      	cmp	r3, #0
 801132e:	d004      	beq.n	801133a <create_name+0x246>
 8011330:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8011332:	3b80      	subs	r3, #128	@ 0x80
 8011334:	4a23      	ldr	r2, [pc, #140]	@ (80113c4 <create_name+0x2d0>)
 8011336:	5cd3      	ldrb	r3, [r2, r3]
 8011338:	84bb      	strh	r3, [r7, #36]	@ 0x24
#else
			w = ff_convert(ff_wtoupper(w), 0);	/* Upper converted Unicode -> OEM code */
#endif
			cf |= NS_LFN;				/* Force create LFN entry */
 801133a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801133e:	f043 0302 	orr.w	r3, r3, #2
 8011342:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			if (i >= ni - 1) {
				cf |= NS_LOSS | NS_LFN; i = ni; continue;
			}
			dp->fn[i++] = (BYTE)(w >> 8);
		} else {						/* SBC */
			if (!w || chk_chr("+,;=[]", w)) {	/* Replace illegal characters for SFN */
 8011346:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8011348:	2b00      	cmp	r3, #0
 801134a:	d007      	beq.n	801135c <create_name+0x268>
 801134c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801134e:	4619      	mov	r1, r3
 8011350:	481d      	ldr	r0, [pc, #116]	@ (80113c8 <create_name+0x2d4>)
 8011352:	f7fe fbff 	bl	800fb54 <chk_chr>
 8011356:	4603      	mov	r3, r0
 8011358:	2b00      	cmp	r3, #0
 801135a:	d008      	beq.n	801136e <create_name+0x27a>
				w = '_'; cf |= NS_LOSS | NS_LFN;/* Lossy conversion */
 801135c:	235f      	movs	r3, #95	@ 0x5f
 801135e:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8011360:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8011364:	f043 0303 	orr.w	r3, r3, #3
 8011368:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 801136c:	e01b      	b.n	80113a6 <create_name+0x2b2>
			} else {
				if (IsUpper(w)) {		/* ASCII large capital */
 801136e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8011370:	2b40      	cmp	r3, #64	@ 0x40
 8011372:	d909      	bls.n	8011388 <create_name+0x294>
 8011374:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8011376:	2b5a      	cmp	r3, #90	@ 0x5a
 8011378:	d806      	bhi.n	8011388 <create_name+0x294>
					b |= 2;
 801137a:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 801137e:	f043 0302 	orr.w	r3, r3, #2
 8011382:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8011386:	e00e      	b.n	80113a6 <create_name+0x2b2>
				} else {
					if (IsLower(w)) {	/* ASCII small capital */
 8011388:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801138a:	2b60      	cmp	r3, #96	@ 0x60
 801138c:	d90b      	bls.n	80113a6 <create_name+0x2b2>
 801138e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8011390:	2b7a      	cmp	r3, #122	@ 0x7a
 8011392:	d808      	bhi.n	80113a6 <create_name+0x2b2>
						b |= 1; w -= 0x20;
 8011394:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8011398:	f043 0301 	orr.w	r3, r3, #1
 801139c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 80113a0:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80113a2:	3b20      	subs	r3, #32
 80113a4:	84bb      	strh	r3, [r7, #36]	@ 0x24
					}
				}
			}
		}
		dp->fn[i++] = (BYTE)w;
 80113a6:	6a3b      	ldr	r3, [r7, #32]
 80113a8:	1c5a      	adds	r2, r3, #1
 80113aa:	623a      	str	r2, [r7, #32]
 80113ac:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80113ae:	b2d1      	uxtb	r1, r2
 80113b0:	687a      	ldr	r2, [r7, #4]
 80113b2:	4413      	add	r3, r2
 80113b4:	460a      	mov	r2, r1
 80113b6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
		w = lfn[si++];					/* Get an LFN character */
 80113ba:	e763      	b.n	8011284 <create_name+0x190>
		if (!w) break;					/* Break on end of the LFN */
 80113bc:	bf00      	nop
 80113be:	e006      	b.n	80113ce <create_name+0x2da>
 80113c0:	0801841c 	.word	0x0801841c
 80113c4:	08019c50 	.word	0x08019c50
 80113c8:	08018428 	.word	0x08018428
			if (si > di) break;			/* No extension */
 80113cc:	bf00      	nop
	}

	if (dp->fn[0] == DDEM) dp->fn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 80113ce:	687b      	ldr	r3, [r7, #4]
 80113d0:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80113d4:	2be5      	cmp	r3, #229	@ 0xe5
 80113d6:	d103      	bne.n	80113e0 <create_name+0x2ec>
 80113d8:	687b      	ldr	r3, [r7, #4]
 80113da:	2205      	movs	r2, #5
 80113dc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

	if (ni == 8) b <<= 2;
 80113e0:	69fb      	ldr	r3, [r7, #28]
 80113e2:	2b08      	cmp	r3, #8
 80113e4:	d104      	bne.n	80113f0 <create_name+0x2fc>
 80113e6:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80113ea:	009b      	lsls	r3, r3, #2
 80113ec:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
	if ((b & 0x0C) == 0x0C || (b & 0x03) == 0x03) cf |= NS_LFN;	/* Create LFN entry when there are composite capitals */
 80113f0:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80113f4:	f003 030c 	and.w	r3, r3, #12
 80113f8:	2b0c      	cmp	r3, #12
 80113fa:	d005      	beq.n	8011408 <create_name+0x314>
 80113fc:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8011400:	f003 0303 	and.w	r3, r3, #3
 8011404:	2b03      	cmp	r3, #3
 8011406:	d105      	bne.n	8011414 <create_name+0x320>
 8011408:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801140c:	f043 0302 	orr.w	r3, r3, #2
 8011410:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	if (!(cf & NS_LFN)) {						/* When LFN is in 8.3 format without extended character, NT flags are created */
 8011414:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8011418:	f003 0302 	and.w	r3, r3, #2
 801141c:	2b00      	cmp	r3, #0
 801141e:	d117      	bne.n	8011450 <create_name+0x35c>
		if ((b & 0x03) == 0x01) cf |= NS_EXT;	/* NT flag (Extension has only small capital) */
 8011420:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8011424:	f003 0303 	and.w	r3, r3, #3
 8011428:	2b01      	cmp	r3, #1
 801142a:	d105      	bne.n	8011438 <create_name+0x344>
 801142c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8011430:	f043 0310 	orr.w	r3, r3, #16
 8011434:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
		if ((b & 0x0C) == 0x04) cf |= NS_BODY;	/* NT flag (Filename has only small capital) */
 8011438:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 801143c:	f003 030c 	and.w	r3, r3, #12
 8011440:	2b04      	cmp	r3, #4
 8011442:	d105      	bne.n	8011450 <create_name+0x35c>
 8011444:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8011448:	f043 0308 	orr.w	r3, r3, #8
 801144c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	}

	dp->fn[NSFLAG] = cf;	/* SFN is created */
 8011450:	687b      	ldr	r3, [r7, #4]
 8011452:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8011456:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f

	return FR_OK;
 801145a:	2300      	movs	r3, #0
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */

	return FR_OK;
#endif /* _USE_LFN != 0 */
}
 801145c:	4618      	mov	r0, r3
 801145e:	3728      	adds	r7, #40	@ 0x28
 8011460:	46bd      	mov	sp, r7
 8011462:	bd80      	pop	{r7, pc}

08011464 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 8011464:	b580      	push	{r7, lr}
 8011466:	b086      	sub	sp, #24
 8011468:	af00      	add	r7, sp, #0
 801146a:	6078      	str	r0, [r7, #4]
 801146c:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 801146e:	687b      	ldr	r3, [r7, #4]
 8011470:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 8011472:	693b      	ldr	r3, [r7, #16]
 8011474:	681b      	ldr	r3, [r3, #0]
 8011476:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 8011478:	e002      	b.n	8011480 <follow_path+0x1c>
 801147a:	683b      	ldr	r3, [r7, #0]
 801147c:	3301      	adds	r3, #1
 801147e:	603b      	str	r3, [r7, #0]
 8011480:	683b      	ldr	r3, [r7, #0]
 8011482:	781b      	ldrb	r3, [r3, #0]
 8011484:	2b2f      	cmp	r3, #47	@ 0x2f
 8011486:	d0f8      	beq.n	801147a <follow_path+0x16>
 8011488:	683b      	ldr	r3, [r7, #0]
 801148a:	781b      	ldrb	r3, [r3, #0]
 801148c:	2b5c      	cmp	r3, #92	@ 0x5c
 801148e:	d0f4      	beq.n	801147a <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 8011490:	693b      	ldr	r3, [r7, #16]
 8011492:	2200      	movs	r2, #0
 8011494:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 8011496:	683b      	ldr	r3, [r7, #0]
 8011498:	781b      	ldrb	r3, [r3, #0]
 801149a:	2b1f      	cmp	r3, #31
 801149c:	d80a      	bhi.n	80114b4 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 801149e:	687b      	ldr	r3, [r7, #4]
 80114a0:	2280      	movs	r2, #128	@ 0x80
 80114a2:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
		res = dir_sdi(dp, 0);
 80114a6:	2100      	movs	r1, #0
 80114a8:	6878      	ldr	r0, [r7, #4]
 80114aa:	f7ff f8fe 	bl	80106aa <dir_sdi>
 80114ae:	4603      	mov	r3, r0
 80114b0:	75fb      	strb	r3, [r7, #23]
 80114b2:	e048      	b.n	8011546 <follow_path+0xe2>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 80114b4:	463b      	mov	r3, r7
 80114b6:	4619      	mov	r1, r3
 80114b8:	6878      	ldr	r0, [r7, #4]
 80114ba:	f7ff fe1b 	bl	80110f4 <create_name>
 80114be:	4603      	mov	r3, r0
 80114c0:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 80114c2:	7dfb      	ldrb	r3, [r7, #23]
 80114c4:	2b00      	cmp	r3, #0
 80114c6:	d139      	bne.n	801153c <follow_path+0xd8>
			res = dir_find(dp);				/* Find an object with the segment name */
 80114c8:	6878      	ldr	r0, [r7, #4]
 80114ca:	f7ff fc5a 	bl	8010d82 <dir_find>
 80114ce:	4603      	mov	r3, r0
 80114d0:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 80114d2:	687b      	ldr	r3, [r7, #4]
 80114d4:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 80114d8:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 80114da:	7dfb      	ldrb	r3, [r7, #23]
 80114dc:	2b00      	cmp	r3, #0
 80114de:	d00a      	beq.n	80114f6 <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 80114e0:	7dfb      	ldrb	r3, [r7, #23]
 80114e2:	2b04      	cmp	r3, #4
 80114e4:	d12c      	bne.n	8011540 <follow_path+0xdc>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 80114e6:	7afb      	ldrb	r3, [r7, #11]
 80114e8:	f003 0304 	and.w	r3, r3, #4
 80114ec:	2b00      	cmp	r3, #0
 80114ee:	d127      	bne.n	8011540 <follow_path+0xdc>
 80114f0:	2305      	movs	r3, #5
 80114f2:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 80114f4:	e024      	b.n	8011540 <follow_path+0xdc>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 80114f6:	7afb      	ldrb	r3, [r7, #11]
 80114f8:	f003 0304 	and.w	r3, r3, #4
 80114fc:	2b00      	cmp	r3, #0
 80114fe:	d121      	bne.n	8011544 <follow_path+0xe0>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 8011500:	693b      	ldr	r3, [r7, #16]
 8011502:	799b      	ldrb	r3, [r3, #6]
 8011504:	f003 0310 	and.w	r3, r3, #16
 8011508:	2b00      	cmp	r3, #0
 801150a:	d102      	bne.n	8011512 <follow_path+0xae>
				res = FR_NO_PATH; break;
 801150c:	2305      	movs	r3, #5
 801150e:	75fb      	strb	r3, [r7, #23]
 8011510:	e019      	b.n	8011546 <follow_path+0xe2>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 8011512:	68fb      	ldr	r3, [r7, #12]
 8011514:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8011518:	687b      	ldr	r3, [r7, #4]
 801151a:	695b      	ldr	r3, [r3, #20]
 801151c:	68fa      	ldr	r2, [r7, #12]
 801151e:	8992      	ldrh	r2, [r2, #12]
 8011520:	fbb3 f0f2 	udiv	r0, r3, r2
 8011524:	fb00 f202 	mul.w	r2, r0, r2
 8011528:	1a9b      	subs	r3, r3, r2
 801152a:	440b      	add	r3, r1
 801152c:	4619      	mov	r1, r3
 801152e:	68f8      	ldr	r0, [r7, #12]
 8011530:	f7ff fa61 	bl	80109f6 <ld_clust>
 8011534:	4602      	mov	r2, r0
 8011536:	693b      	ldr	r3, [r7, #16]
 8011538:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 801153a:	e7bb      	b.n	80114b4 <follow_path+0x50>
			if (res != FR_OK) break;
 801153c:	bf00      	nop
 801153e:	e002      	b.n	8011546 <follow_path+0xe2>
				break;
 8011540:	bf00      	nop
 8011542:	e000      	b.n	8011546 <follow_path+0xe2>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8011544:	bf00      	nop
			}
		}
	}

	return res;
 8011546:	7dfb      	ldrb	r3, [r7, #23]
}
 8011548:	4618      	mov	r0, r3
 801154a:	3718      	adds	r7, #24
 801154c:	46bd      	mov	sp, r7
 801154e:	bd80      	pop	{r7, pc}

08011550 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 8011550:	b480      	push	{r7}
 8011552:	b087      	sub	sp, #28
 8011554:	af00      	add	r7, sp, #0
 8011556:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 8011558:	f04f 33ff 	mov.w	r3, #4294967295
 801155c:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 801155e:	687b      	ldr	r3, [r7, #4]
 8011560:	681b      	ldr	r3, [r3, #0]
 8011562:	2b00      	cmp	r3, #0
 8011564:	d031      	beq.n	80115ca <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 8011566:	687b      	ldr	r3, [r7, #4]
 8011568:	681b      	ldr	r3, [r3, #0]
 801156a:	617b      	str	r3, [r7, #20]
 801156c:	e002      	b.n	8011574 <get_ldnumber+0x24>
 801156e:	697b      	ldr	r3, [r7, #20]
 8011570:	3301      	adds	r3, #1
 8011572:	617b      	str	r3, [r7, #20]
 8011574:	697b      	ldr	r3, [r7, #20]
 8011576:	781b      	ldrb	r3, [r3, #0]
 8011578:	2b1f      	cmp	r3, #31
 801157a:	d903      	bls.n	8011584 <get_ldnumber+0x34>
 801157c:	697b      	ldr	r3, [r7, #20]
 801157e:	781b      	ldrb	r3, [r3, #0]
 8011580:	2b3a      	cmp	r3, #58	@ 0x3a
 8011582:	d1f4      	bne.n	801156e <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 8011584:	697b      	ldr	r3, [r7, #20]
 8011586:	781b      	ldrb	r3, [r3, #0]
 8011588:	2b3a      	cmp	r3, #58	@ 0x3a
 801158a:	d11c      	bne.n	80115c6 <get_ldnumber+0x76>
			tp = *path;
 801158c:	687b      	ldr	r3, [r7, #4]
 801158e:	681b      	ldr	r3, [r3, #0]
 8011590:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 8011592:	68fb      	ldr	r3, [r7, #12]
 8011594:	1c5a      	adds	r2, r3, #1
 8011596:	60fa      	str	r2, [r7, #12]
 8011598:	781b      	ldrb	r3, [r3, #0]
 801159a:	3b30      	subs	r3, #48	@ 0x30
 801159c:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 801159e:	68bb      	ldr	r3, [r7, #8]
 80115a0:	2b09      	cmp	r3, #9
 80115a2:	d80e      	bhi.n	80115c2 <get_ldnumber+0x72>
 80115a4:	68fa      	ldr	r2, [r7, #12]
 80115a6:	697b      	ldr	r3, [r7, #20]
 80115a8:	429a      	cmp	r2, r3
 80115aa:	d10a      	bne.n	80115c2 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 80115ac:	68bb      	ldr	r3, [r7, #8]
 80115ae:	2b00      	cmp	r3, #0
 80115b0:	d107      	bne.n	80115c2 <get_ldnumber+0x72>
					vol = (int)i;
 80115b2:	68bb      	ldr	r3, [r7, #8]
 80115b4:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 80115b6:	697b      	ldr	r3, [r7, #20]
 80115b8:	3301      	adds	r3, #1
 80115ba:	617b      	str	r3, [r7, #20]
 80115bc:	687b      	ldr	r3, [r7, #4]
 80115be:	697a      	ldr	r2, [r7, #20]
 80115c0:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 80115c2:	693b      	ldr	r3, [r7, #16]
 80115c4:	e002      	b.n	80115cc <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 80115c6:	2300      	movs	r3, #0
 80115c8:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 80115ca:	693b      	ldr	r3, [r7, #16]
}
 80115cc:	4618      	mov	r0, r3
 80115ce:	371c      	adds	r7, #28
 80115d0:	46bd      	mov	sp, r7
 80115d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80115d6:	4770      	bx	lr

080115d8 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 80115d8:	b580      	push	{r7, lr}
 80115da:	b082      	sub	sp, #8
 80115dc:	af00      	add	r7, sp, #0
 80115de:	6078      	str	r0, [r7, #4]
 80115e0:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 80115e2:	687b      	ldr	r3, [r7, #4]
 80115e4:	2200      	movs	r2, #0
 80115e6:	70da      	strb	r2, [r3, #3]
 80115e8:	687b      	ldr	r3, [r7, #4]
 80115ea:	f04f 32ff 	mov.w	r2, #4294967295
 80115ee:	635a      	str	r2, [r3, #52]	@ 0x34
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 80115f0:	6839      	ldr	r1, [r7, #0]
 80115f2:	6878      	ldr	r0, [r7, #4]
 80115f4:	f7fe fc7a 	bl	800feec <move_window>
 80115f8:	4603      	mov	r3, r0
 80115fa:	2b00      	cmp	r3, #0
 80115fc:	d001      	beq.n	8011602 <check_fs+0x2a>
 80115fe:	2304      	movs	r3, #4
 8011600:	e038      	b.n	8011674 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 8011602:	687b      	ldr	r3, [r7, #4]
 8011604:	3338      	adds	r3, #56	@ 0x38
 8011606:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 801160a:	4618      	mov	r0, r3
 801160c:	f7fe f9bc 	bl	800f988 <ld_word>
 8011610:	4603      	mov	r3, r0
 8011612:	461a      	mov	r2, r3
 8011614:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 8011618:	429a      	cmp	r2, r3
 801161a:	d001      	beq.n	8011620 <check_fs+0x48>
 801161c:	2303      	movs	r3, #3
 801161e:	e029      	b.n	8011674 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 8011620:	687b      	ldr	r3, [r7, #4]
 8011622:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8011626:	2be9      	cmp	r3, #233	@ 0xe9
 8011628:	d009      	beq.n	801163e <check_fs+0x66>
 801162a:	687b      	ldr	r3, [r7, #4]
 801162c:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8011630:	2beb      	cmp	r3, #235	@ 0xeb
 8011632:	d11e      	bne.n	8011672 <check_fs+0x9a>
 8011634:	687b      	ldr	r3, [r7, #4]
 8011636:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 801163a:	2b90      	cmp	r3, #144	@ 0x90
 801163c:	d119      	bne.n	8011672 <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 801163e:	687b      	ldr	r3, [r7, #4]
 8011640:	3338      	adds	r3, #56	@ 0x38
 8011642:	3336      	adds	r3, #54	@ 0x36
 8011644:	4618      	mov	r0, r3
 8011646:	f7fe f9b8 	bl	800f9ba <ld_dword>
 801164a:	4603      	mov	r3, r0
 801164c:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8011650:	4a0a      	ldr	r2, [pc, #40]	@ (801167c <check_fs+0xa4>)
 8011652:	4293      	cmp	r3, r2
 8011654:	d101      	bne.n	801165a <check_fs+0x82>
 8011656:	2300      	movs	r3, #0
 8011658:	e00c      	b.n	8011674 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 801165a:	687b      	ldr	r3, [r7, #4]
 801165c:	3338      	adds	r3, #56	@ 0x38
 801165e:	3352      	adds	r3, #82	@ 0x52
 8011660:	4618      	mov	r0, r3
 8011662:	f7fe f9aa 	bl	800f9ba <ld_dword>
 8011666:	4603      	mov	r3, r0
 8011668:	4a05      	ldr	r2, [pc, #20]	@ (8011680 <check_fs+0xa8>)
 801166a:	4293      	cmp	r3, r2
 801166c:	d101      	bne.n	8011672 <check_fs+0x9a>
 801166e:	2300      	movs	r3, #0
 8011670:	e000      	b.n	8011674 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 8011672:	2302      	movs	r3, #2
}
 8011674:	4618      	mov	r0, r3
 8011676:	3708      	adds	r7, #8
 8011678:	46bd      	mov	sp, r7
 801167a:	bd80      	pop	{r7, pc}
 801167c:	00544146 	.word	0x00544146
 8011680:	33544146 	.word	0x33544146

08011684 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 8011684:	b580      	push	{r7, lr}
 8011686:	b096      	sub	sp, #88	@ 0x58
 8011688:	af00      	add	r7, sp, #0
 801168a:	60f8      	str	r0, [r7, #12]
 801168c:	60b9      	str	r1, [r7, #8]
 801168e:	4613      	mov	r3, r2
 8011690:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 8011692:	68bb      	ldr	r3, [r7, #8]
 8011694:	2200      	movs	r2, #0
 8011696:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 8011698:	68f8      	ldr	r0, [r7, #12]
 801169a:	f7ff ff59 	bl	8011550 <get_ldnumber>
 801169e:	63f8      	str	r0, [r7, #60]	@ 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 80116a0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80116a2:	2b00      	cmp	r3, #0
 80116a4:	da01      	bge.n	80116aa <find_volume+0x26>
 80116a6:	230b      	movs	r3, #11
 80116a8:	e265      	b.n	8011b76 <find_volume+0x4f2>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 80116aa:	4a9f      	ldr	r2, [pc, #636]	@ (8011928 <find_volume+0x2a4>)
 80116ac:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80116ae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80116b2:	63bb      	str	r3, [r7, #56]	@ 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 80116b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80116b6:	2b00      	cmp	r3, #0
 80116b8:	d101      	bne.n	80116be <find_volume+0x3a>
 80116ba:	230c      	movs	r3, #12
 80116bc:	e25b      	b.n	8011b76 <find_volume+0x4f2>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 80116be:	68bb      	ldr	r3, [r7, #8]
 80116c0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80116c2:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 80116c4:	79fb      	ldrb	r3, [r7, #7]
 80116c6:	f023 0301 	bic.w	r3, r3, #1
 80116ca:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 80116cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80116ce:	781b      	ldrb	r3, [r3, #0]
 80116d0:	2b00      	cmp	r3, #0
 80116d2:	d01a      	beq.n	801170a <find_volume+0x86>
		stat = disk_status(fs->drv);
 80116d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80116d6:	785b      	ldrb	r3, [r3, #1]
 80116d8:	4618      	mov	r0, r3
 80116da:	f7fe f8b5 	bl	800f848 <disk_status>
 80116de:	4603      	mov	r3, r0
 80116e0:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 80116e4:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80116e8:	f003 0301 	and.w	r3, r3, #1
 80116ec:	2b00      	cmp	r3, #0
 80116ee:	d10c      	bne.n	801170a <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 80116f0:	79fb      	ldrb	r3, [r7, #7]
 80116f2:	2b00      	cmp	r3, #0
 80116f4:	d007      	beq.n	8011706 <find_volume+0x82>
 80116f6:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80116fa:	f003 0304 	and.w	r3, r3, #4
 80116fe:	2b00      	cmp	r3, #0
 8011700:	d001      	beq.n	8011706 <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 8011702:	230a      	movs	r3, #10
 8011704:	e237      	b.n	8011b76 <find_volume+0x4f2>
			}
			return FR_OK;				/* The file system object is valid */
 8011706:	2300      	movs	r3, #0
 8011708:	e235      	b.n	8011b76 <find_volume+0x4f2>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 801170a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801170c:	2200      	movs	r2, #0
 801170e:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8011710:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011712:	b2da      	uxtb	r2, r3
 8011714:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011716:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 8011718:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801171a:	785b      	ldrb	r3, [r3, #1]
 801171c:	4618      	mov	r0, r3
 801171e:	f7fe f8ad 	bl	800f87c <disk_initialize>
 8011722:	4603      	mov	r3, r0
 8011724:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 8011728:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 801172c:	f003 0301 	and.w	r3, r3, #1
 8011730:	2b00      	cmp	r3, #0
 8011732:	d001      	beq.n	8011738 <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 8011734:	2303      	movs	r3, #3
 8011736:	e21e      	b.n	8011b76 <find_volume+0x4f2>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 8011738:	79fb      	ldrb	r3, [r7, #7]
 801173a:	2b00      	cmp	r3, #0
 801173c:	d007      	beq.n	801174e <find_volume+0xca>
 801173e:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8011742:	f003 0304 	and.w	r3, r3, #4
 8011746:	2b00      	cmp	r3, #0
 8011748:	d001      	beq.n	801174e <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 801174a:	230a      	movs	r3, #10
 801174c:	e213      	b.n	8011b76 <find_volume+0x4f2>
	}
#if _MAX_SS != _MIN_SS					/* Get sector size (multiple sector size cfg only) */
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
 801174e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011750:	7858      	ldrb	r0, [r3, #1]
 8011752:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011754:	330c      	adds	r3, #12
 8011756:	461a      	mov	r2, r3
 8011758:	2102      	movs	r1, #2
 801175a:	f7fe f8f7 	bl	800f94c <disk_ioctl>
 801175e:	4603      	mov	r3, r0
 8011760:	2b00      	cmp	r3, #0
 8011762:	d001      	beq.n	8011768 <find_volume+0xe4>
 8011764:	2301      	movs	r3, #1
 8011766:	e206      	b.n	8011b76 <find_volume+0x4f2>
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
 8011768:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801176a:	899b      	ldrh	r3, [r3, #12]
 801176c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8011770:	d80d      	bhi.n	801178e <find_volume+0x10a>
 8011772:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011774:	899b      	ldrh	r3, [r3, #12]
 8011776:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801177a:	d308      	bcc.n	801178e <find_volume+0x10a>
 801177c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801177e:	899b      	ldrh	r3, [r3, #12]
 8011780:	461a      	mov	r2, r3
 8011782:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011784:	899b      	ldrh	r3, [r3, #12]
 8011786:	3b01      	subs	r3, #1
 8011788:	4013      	ands	r3, r2
 801178a:	2b00      	cmp	r3, #0
 801178c:	d001      	beq.n	8011792 <find_volume+0x10e>
 801178e:	2301      	movs	r3, #1
 8011790:	e1f1      	b.n	8011b76 <find_volume+0x4f2>
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 8011792:	2300      	movs	r3, #0
 8011794:	653b      	str	r3, [r7, #80]	@ 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 8011796:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8011798:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 801179a:	f7ff ff1d 	bl	80115d8 <check_fs>
 801179e:	4603      	mov	r3, r0
 80117a0:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 80117a4:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80117a8:	2b02      	cmp	r3, #2
 80117aa:	d149      	bne.n	8011840 <find_volume+0x1bc>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 80117ac:	2300      	movs	r3, #0
 80117ae:	643b      	str	r3, [r7, #64]	@ 0x40
 80117b0:	e01e      	b.n	80117f0 <find_volume+0x16c>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 80117b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80117b4:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 80117b8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80117ba:	011b      	lsls	r3, r3, #4
 80117bc:	f503 73df 	add.w	r3, r3, #446	@ 0x1be
 80117c0:	4413      	add	r3, r2
 80117c2:	633b      	str	r3, [r7, #48]	@ 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 80117c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80117c6:	3304      	adds	r3, #4
 80117c8:	781b      	ldrb	r3, [r3, #0]
 80117ca:	2b00      	cmp	r3, #0
 80117cc:	d006      	beq.n	80117dc <find_volume+0x158>
 80117ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80117d0:	3308      	adds	r3, #8
 80117d2:	4618      	mov	r0, r3
 80117d4:	f7fe f8f1 	bl	800f9ba <ld_dword>
 80117d8:	4602      	mov	r2, r0
 80117da:	e000      	b.n	80117de <find_volume+0x15a>
 80117dc:	2200      	movs	r2, #0
 80117de:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80117e0:	009b      	lsls	r3, r3, #2
 80117e2:	3358      	adds	r3, #88	@ 0x58
 80117e4:	443b      	add	r3, r7
 80117e6:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 80117ea:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80117ec:	3301      	adds	r3, #1
 80117ee:	643b      	str	r3, [r7, #64]	@ 0x40
 80117f0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80117f2:	2b03      	cmp	r3, #3
 80117f4:	d9dd      	bls.n	80117b2 <find_volume+0x12e>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 80117f6:	2300      	movs	r3, #0
 80117f8:	643b      	str	r3, [r7, #64]	@ 0x40
		if (i) i--;
 80117fa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80117fc:	2b00      	cmp	r3, #0
 80117fe:	d002      	beq.n	8011806 <find_volume+0x182>
 8011800:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8011802:	3b01      	subs	r3, #1
 8011804:	643b      	str	r3, [r7, #64]	@ 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 8011806:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8011808:	009b      	lsls	r3, r3, #2
 801180a:	3358      	adds	r3, #88	@ 0x58
 801180c:	443b      	add	r3, r7
 801180e:	f853 3c44 	ldr.w	r3, [r3, #-68]
 8011812:	653b      	str	r3, [r7, #80]	@ 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 8011814:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8011816:	2b00      	cmp	r3, #0
 8011818:	d005      	beq.n	8011826 <find_volume+0x1a2>
 801181a:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 801181c:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 801181e:	f7ff fedb 	bl	80115d8 <check_fs>
 8011822:	4603      	mov	r3, r0
 8011824:	e000      	b.n	8011828 <find_volume+0x1a4>
 8011826:	2303      	movs	r3, #3
 8011828:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 801182c:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8011830:	2b01      	cmp	r3, #1
 8011832:	d905      	bls.n	8011840 <find_volume+0x1bc>
 8011834:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8011836:	3301      	adds	r3, #1
 8011838:	643b      	str	r3, [r7, #64]	@ 0x40
 801183a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801183c:	2b03      	cmp	r3, #3
 801183e:	d9e2      	bls.n	8011806 <find_volume+0x182>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 8011840:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8011844:	2b04      	cmp	r3, #4
 8011846:	d101      	bne.n	801184c <find_volume+0x1c8>
 8011848:	2301      	movs	r3, #1
 801184a:	e194      	b.n	8011b76 <find_volume+0x4f2>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 801184c:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8011850:	2b01      	cmp	r3, #1
 8011852:	d901      	bls.n	8011858 <find_volume+0x1d4>
 8011854:	230d      	movs	r3, #13
 8011856:	e18e      	b.n	8011b76 <find_volume+0x4f2>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 8011858:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801185a:	3338      	adds	r3, #56	@ 0x38
 801185c:	330b      	adds	r3, #11
 801185e:	4618      	mov	r0, r3
 8011860:	f7fe f892 	bl	800f988 <ld_word>
 8011864:	4603      	mov	r3, r0
 8011866:	461a      	mov	r2, r3
 8011868:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801186a:	899b      	ldrh	r3, [r3, #12]
 801186c:	429a      	cmp	r2, r3
 801186e:	d001      	beq.n	8011874 <find_volume+0x1f0>
 8011870:	230d      	movs	r3, #13
 8011872:	e180      	b.n	8011b76 <find_volume+0x4f2>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 8011874:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011876:	3338      	adds	r3, #56	@ 0x38
 8011878:	3316      	adds	r3, #22
 801187a:	4618      	mov	r0, r3
 801187c:	f7fe f884 	bl	800f988 <ld_word>
 8011880:	4603      	mov	r3, r0
 8011882:	64fb      	str	r3, [r7, #76]	@ 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 8011884:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8011886:	2b00      	cmp	r3, #0
 8011888:	d106      	bne.n	8011898 <find_volume+0x214>
 801188a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801188c:	3338      	adds	r3, #56	@ 0x38
 801188e:	3324      	adds	r3, #36	@ 0x24
 8011890:	4618      	mov	r0, r3
 8011892:	f7fe f892 	bl	800f9ba <ld_dword>
 8011896:	64f8      	str	r0, [r7, #76]	@ 0x4c
		fs->fsize = fasize;
 8011898:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801189a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 801189c:	621a      	str	r2, [r3, #32]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 801189e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80118a0:	f893 2048 	ldrb.w	r2, [r3, #72]	@ 0x48
 80118a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80118a6:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 80118a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80118aa:	789b      	ldrb	r3, [r3, #2]
 80118ac:	2b01      	cmp	r3, #1
 80118ae:	d005      	beq.n	80118bc <find_volume+0x238>
 80118b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80118b2:	789b      	ldrb	r3, [r3, #2]
 80118b4:	2b02      	cmp	r3, #2
 80118b6:	d001      	beq.n	80118bc <find_volume+0x238>
 80118b8:	230d      	movs	r3, #13
 80118ba:	e15c      	b.n	8011b76 <find_volume+0x4f2>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 80118bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80118be:	789b      	ldrb	r3, [r3, #2]
 80118c0:	461a      	mov	r2, r3
 80118c2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80118c4:	fb02 f303 	mul.w	r3, r2, r3
 80118c8:	64fb      	str	r3, [r7, #76]	@ 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 80118ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80118cc:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80118d0:	461a      	mov	r2, r3
 80118d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80118d4:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 80118d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80118d8:	895b      	ldrh	r3, [r3, #10]
 80118da:	2b00      	cmp	r3, #0
 80118dc:	d008      	beq.n	80118f0 <find_volume+0x26c>
 80118de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80118e0:	895b      	ldrh	r3, [r3, #10]
 80118e2:	461a      	mov	r2, r3
 80118e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80118e6:	895b      	ldrh	r3, [r3, #10]
 80118e8:	3b01      	subs	r3, #1
 80118ea:	4013      	ands	r3, r2
 80118ec:	2b00      	cmp	r3, #0
 80118ee:	d001      	beq.n	80118f4 <find_volume+0x270>
 80118f0:	230d      	movs	r3, #13
 80118f2:	e140      	b.n	8011b76 <find_volume+0x4f2>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 80118f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80118f6:	3338      	adds	r3, #56	@ 0x38
 80118f8:	3311      	adds	r3, #17
 80118fa:	4618      	mov	r0, r3
 80118fc:	f7fe f844 	bl	800f988 <ld_word>
 8011900:	4603      	mov	r3, r0
 8011902:	461a      	mov	r2, r3
 8011904:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011906:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 8011908:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801190a:	891b      	ldrh	r3, [r3, #8]
 801190c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801190e:	8992      	ldrh	r2, [r2, #12]
 8011910:	0952      	lsrs	r2, r2, #5
 8011912:	b292      	uxth	r2, r2
 8011914:	fbb3 f1f2 	udiv	r1, r3, r2
 8011918:	fb01 f202 	mul.w	r2, r1, r2
 801191c:	1a9b      	subs	r3, r3, r2
 801191e:	b29b      	uxth	r3, r3
 8011920:	2b00      	cmp	r3, #0
 8011922:	d003      	beq.n	801192c <find_volume+0x2a8>
 8011924:	230d      	movs	r3, #13
 8011926:	e126      	b.n	8011b76 <find_volume+0x4f2>
 8011928:	20002d48 	.word	0x20002d48

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 801192c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801192e:	3338      	adds	r3, #56	@ 0x38
 8011930:	3313      	adds	r3, #19
 8011932:	4618      	mov	r0, r3
 8011934:	f7fe f828 	bl	800f988 <ld_word>
 8011938:	4603      	mov	r3, r0
 801193a:	64bb      	str	r3, [r7, #72]	@ 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 801193c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801193e:	2b00      	cmp	r3, #0
 8011940:	d106      	bne.n	8011950 <find_volume+0x2cc>
 8011942:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011944:	3338      	adds	r3, #56	@ 0x38
 8011946:	3320      	adds	r3, #32
 8011948:	4618      	mov	r0, r3
 801194a:	f7fe f836 	bl	800f9ba <ld_dword>
 801194e:	64b8      	str	r0, [r7, #72]	@ 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 8011950:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011952:	3338      	adds	r3, #56	@ 0x38
 8011954:	330e      	adds	r3, #14
 8011956:	4618      	mov	r0, r3
 8011958:	f7fe f816 	bl	800f988 <ld_word>
 801195c:	4603      	mov	r3, r0
 801195e:	85fb      	strh	r3, [r7, #46]	@ 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 8011960:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8011962:	2b00      	cmp	r3, #0
 8011964:	d101      	bne.n	801196a <find_volume+0x2e6>
 8011966:	230d      	movs	r3, #13
 8011968:	e105      	b.n	8011b76 <find_volume+0x4f2>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 801196a:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 801196c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801196e:	4413      	add	r3, r2
 8011970:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8011972:	8911      	ldrh	r1, [r2, #8]
 8011974:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8011976:	8992      	ldrh	r2, [r2, #12]
 8011978:	0952      	lsrs	r2, r2, #5
 801197a:	b292      	uxth	r2, r2
 801197c:	fbb1 f2f2 	udiv	r2, r1, r2
 8011980:	b292      	uxth	r2, r2
 8011982:	4413      	add	r3, r2
 8011984:	62bb      	str	r3, [r7, #40]	@ 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 8011986:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8011988:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801198a:	429a      	cmp	r2, r3
 801198c:	d201      	bcs.n	8011992 <find_volume+0x30e>
 801198e:	230d      	movs	r3, #13
 8011990:	e0f1      	b.n	8011b76 <find_volume+0x4f2>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 8011992:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8011994:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011996:	1ad3      	subs	r3, r2, r3
 8011998:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801199a:	8952      	ldrh	r2, [r2, #10]
 801199c:	fbb3 f3f2 	udiv	r3, r3, r2
 80119a0:	627b      	str	r3, [r7, #36]	@ 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 80119a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80119a4:	2b00      	cmp	r3, #0
 80119a6:	d101      	bne.n	80119ac <find_volume+0x328>
 80119a8:	230d      	movs	r3, #13
 80119aa:	e0e4      	b.n	8011b76 <find_volume+0x4f2>
		fmt = FS_FAT32;
 80119ac:	2303      	movs	r3, #3
 80119ae:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 80119b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80119b4:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 80119b8:	4293      	cmp	r3, r2
 80119ba:	d802      	bhi.n	80119c2 <find_volume+0x33e>
 80119bc:	2302      	movs	r3, #2
 80119be:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 80119c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80119c4:	f640 72f5 	movw	r2, #4085	@ 0xff5
 80119c8:	4293      	cmp	r3, r2
 80119ca:	d802      	bhi.n	80119d2 <find_volume+0x34e>
 80119cc:	2301      	movs	r3, #1
 80119ce:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 80119d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80119d4:	1c9a      	adds	r2, r3, #2
 80119d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80119d8:	61da      	str	r2, [r3, #28]
		fs->volbase = bsect;							/* Volume start sector */
 80119da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80119dc:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80119de:	625a      	str	r2, [r3, #36]	@ 0x24
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 80119e0:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 80119e2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80119e4:	441a      	add	r2, r3
 80119e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80119e8:	629a      	str	r2, [r3, #40]	@ 0x28
		fs->database = bsect + sysect;					/* Data start sector */
 80119ea:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80119ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80119ee:	441a      	add	r2, r3
 80119f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80119f2:	631a      	str	r2, [r3, #48]	@ 0x30
		if (fmt == FS_FAT32) {
 80119f4:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80119f8:	2b03      	cmp	r3, #3
 80119fa:	d11e      	bne.n	8011a3a <find_volume+0x3b6>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 80119fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80119fe:	3338      	adds	r3, #56	@ 0x38
 8011a00:	332a      	adds	r3, #42	@ 0x2a
 8011a02:	4618      	mov	r0, r3
 8011a04:	f7fd ffc0 	bl	800f988 <ld_word>
 8011a08:	4603      	mov	r3, r0
 8011a0a:	2b00      	cmp	r3, #0
 8011a0c:	d001      	beq.n	8011a12 <find_volume+0x38e>
 8011a0e:	230d      	movs	r3, #13
 8011a10:	e0b1      	b.n	8011b76 <find_volume+0x4f2>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 8011a12:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011a14:	891b      	ldrh	r3, [r3, #8]
 8011a16:	2b00      	cmp	r3, #0
 8011a18:	d001      	beq.n	8011a1e <find_volume+0x39a>
 8011a1a:	230d      	movs	r3, #13
 8011a1c:	e0ab      	b.n	8011b76 <find_volume+0x4f2>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 8011a1e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011a20:	3338      	adds	r3, #56	@ 0x38
 8011a22:	332c      	adds	r3, #44	@ 0x2c
 8011a24:	4618      	mov	r0, r3
 8011a26:	f7fd ffc8 	bl	800f9ba <ld_dword>
 8011a2a:	4602      	mov	r2, r0
 8011a2c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011a2e:	62da      	str	r2, [r3, #44]	@ 0x2c
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 8011a30:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011a32:	69db      	ldr	r3, [r3, #28]
 8011a34:	009b      	lsls	r3, r3, #2
 8011a36:	647b      	str	r3, [r7, #68]	@ 0x44
 8011a38:	e01f      	b.n	8011a7a <find_volume+0x3f6>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 8011a3a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011a3c:	891b      	ldrh	r3, [r3, #8]
 8011a3e:	2b00      	cmp	r3, #0
 8011a40:	d101      	bne.n	8011a46 <find_volume+0x3c2>
 8011a42:	230d      	movs	r3, #13
 8011a44:	e097      	b.n	8011b76 <find_volume+0x4f2>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 8011a46:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011a48:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8011a4a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8011a4c:	441a      	add	r2, r3
 8011a4e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011a50:	62da      	str	r2, [r3, #44]	@ 0x2c
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8011a52:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8011a56:	2b02      	cmp	r3, #2
 8011a58:	d103      	bne.n	8011a62 <find_volume+0x3de>
 8011a5a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011a5c:	69db      	ldr	r3, [r3, #28]
 8011a5e:	005b      	lsls	r3, r3, #1
 8011a60:	e00a      	b.n	8011a78 <find_volume+0x3f4>
 8011a62:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011a64:	69da      	ldr	r2, [r3, #28]
 8011a66:	4613      	mov	r3, r2
 8011a68:	005b      	lsls	r3, r3, #1
 8011a6a:	4413      	add	r3, r2
 8011a6c:	085a      	lsrs	r2, r3, #1
 8011a6e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011a70:	69db      	ldr	r3, [r3, #28]
 8011a72:	f003 0301 	and.w	r3, r3, #1
 8011a76:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 8011a78:	647b      	str	r3, [r7, #68]	@ 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 8011a7a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011a7c:	6a1a      	ldr	r2, [r3, #32]
 8011a7e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011a80:	899b      	ldrh	r3, [r3, #12]
 8011a82:	4619      	mov	r1, r3
 8011a84:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8011a86:	440b      	add	r3, r1
 8011a88:	3b01      	subs	r3, #1
 8011a8a:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8011a8c:	8989      	ldrh	r1, [r1, #12]
 8011a8e:	fbb3 f3f1 	udiv	r3, r3, r1
 8011a92:	429a      	cmp	r2, r3
 8011a94:	d201      	bcs.n	8011a9a <find_volume+0x416>
 8011a96:	230d      	movs	r3, #13
 8011a98:	e06d      	b.n	8011b76 <find_volume+0x4f2>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 8011a9a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011a9c:	f04f 32ff 	mov.w	r2, #4294967295
 8011aa0:	619a      	str	r2, [r3, #24]
 8011aa2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011aa4:	699a      	ldr	r2, [r3, #24]
 8011aa6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011aa8:	615a      	str	r2, [r3, #20]
		fs->fsi_flag = 0x80;
 8011aaa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011aac:	2280      	movs	r2, #128	@ 0x80
 8011aae:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 8011ab0:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8011ab4:	2b03      	cmp	r3, #3
 8011ab6:	d149      	bne.n	8011b4c <find_volume+0x4c8>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 8011ab8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011aba:	3338      	adds	r3, #56	@ 0x38
 8011abc:	3330      	adds	r3, #48	@ 0x30
 8011abe:	4618      	mov	r0, r3
 8011ac0:	f7fd ff62 	bl	800f988 <ld_word>
 8011ac4:	4603      	mov	r3, r0
 8011ac6:	2b01      	cmp	r3, #1
 8011ac8:	d140      	bne.n	8011b4c <find_volume+0x4c8>
			&& move_window(fs, bsect + 1) == FR_OK)
 8011aca:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8011acc:	3301      	adds	r3, #1
 8011ace:	4619      	mov	r1, r3
 8011ad0:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8011ad2:	f7fe fa0b 	bl	800feec <move_window>
 8011ad6:	4603      	mov	r3, r0
 8011ad8:	2b00      	cmp	r3, #0
 8011ada:	d137      	bne.n	8011b4c <find_volume+0x4c8>
		{
			fs->fsi_flag = 0;
 8011adc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011ade:	2200      	movs	r2, #0
 8011ae0:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 8011ae2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011ae4:	3338      	adds	r3, #56	@ 0x38
 8011ae6:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 8011aea:	4618      	mov	r0, r3
 8011aec:	f7fd ff4c 	bl	800f988 <ld_word>
 8011af0:	4603      	mov	r3, r0
 8011af2:	461a      	mov	r2, r3
 8011af4:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 8011af8:	429a      	cmp	r2, r3
 8011afa:	d127      	bne.n	8011b4c <find_volume+0x4c8>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 8011afc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011afe:	3338      	adds	r3, #56	@ 0x38
 8011b00:	4618      	mov	r0, r3
 8011b02:	f7fd ff5a 	bl	800f9ba <ld_dword>
 8011b06:	4603      	mov	r3, r0
 8011b08:	4a1d      	ldr	r2, [pc, #116]	@ (8011b80 <find_volume+0x4fc>)
 8011b0a:	4293      	cmp	r3, r2
 8011b0c:	d11e      	bne.n	8011b4c <find_volume+0x4c8>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 8011b0e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011b10:	3338      	adds	r3, #56	@ 0x38
 8011b12:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 8011b16:	4618      	mov	r0, r3
 8011b18:	f7fd ff4f 	bl	800f9ba <ld_dword>
 8011b1c:	4603      	mov	r3, r0
 8011b1e:	4a19      	ldr	r2, [pc, #100]	@ (8011b84 <find_volume+0x500>)
 8011b20:	4293      	cmp	r3, r2
 8011b22:	d113      	bne.n	8011b4c <find_volume+0x4c8>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 8011b24:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011b26:	3338      	adds	r3, #56	@ 0x38
 8011b28:	f503 73f4 	add.w	r3, r3, #488	@ 0x1e8
 8011b2c:	4618      	mov	r0, r3
 8011b2e:	f7fd ff44 	bl	800f9ba <ld_dword>
 8011b32:	4602      	mov	r2, r0
 8011b34:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011b36:	619a      	str	r2, [r3, #24]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 8011b38:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011b3a:	3338      	adds	r3, #56	@ 0x38
 8011b3c:	f503 73f6 	add.w	r3, r3, #492	@ 0x1ec
 8011b40:	4618      	mov	r0, r3
 8011b42:	f7fd ff3a 	bl	800f9ba <ld_dword>
 8011b46:	4602      	mov	r2, r0
 8011b48:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011b4a:	615a      	str	r2, [r3, #20]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 8011b4c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011b4e:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 8011b52:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 8011b54:	4b0c      	ldr	r3, [pc, #48]	@ (8011b88 <find_volume+0x504>)
 8011b56:	881b      	ldrh	r3, [r3, #0]
 8011b58:	3301      	adds	r3, #1
 8011b5a:	b29a      	uxth	r2, r3
 8011b5c:	4b0a      	ldr	r3, [pc, #40]	@ (8011b88 <find_volume+0x504>)
 8011b5e:	801a      	strh	r2, [r3, #0]
 8011b60:	4b09      	ldr	r3, [pc, #36]	@ (8011b88 <find_volume+0x504>)
 8011b62:	881a      	ldrh	r2, [r3, #0]
 8011b64:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011b66:	80da      	strh	r2, [r3, #6]
#if _USE_LFN == 1
	fs->lfnbuf = LfnBuf;	/* Static LFN working buffer */
 8011b68:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011b6a:	4a08      	ldr	r2, [pc, #32]	@ (8011b8c <find_volume+0x508>)
 8011b6c:	611a      	str	r2, [r3, #16]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 8011b6e:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8011b70:	f7fe f954 	bl	800fe1c <clear_lock>
#endif
	return FR_OK;
 8011b74:	2300      	movs	r3, #0
}
 8011b76:	4618      	mov	r0, r3
 8011b78:	3758      	adds	r7, #88	@ 0x58
 8011b7a:	46bd      	mov	sp, r7
 8011b7c:	bd80      	pop	{r7, pc}
 8011b7e:	bf00      	nop
 8011b80:	41615252 	.word	0x41615252
 8011b84:	61417272 	.word	0x61417272
 8011b88:	20002d4c 	.word	0x20002d4c
 8011b8c:	20002d70 	.word	0x20002d70

08011b90 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 8011b90:	b580      	push	{r7, lr}
 8011b92:	b084      	sub	sp, #16
 8011b94:	af00      	add	r7, sp, #0
 8011b96:	6078      	str	r0, [r7, #4]
 8011b98:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 8011b9a:	2309      	movs	r3, #9
 8011b9c:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 8011b9e:	687b      	ldr	r3, [r7, #4]
 8011ba0:	2b00      	cmp	r3, #0
 8011ba2:	d01c      	beq.n	8011bde <validate+0x4e>
 8011ba4:	687b      	ldr	r3, [r7, #4]
 8011ba6:	681b      	ldr	r3, [r3, #0]
 8011ba8:	2b00      	cmp	r3, #0
 8011baa:	d018      	beq.n	8011bde <validate+0x4e>
 8011bac:	687b      	ldr	r3, [r7, #4]
 8011bae:	681b      	ldr	r3, [r3, #0]
 8011bb0:	781b      	ldrb	r3, [r3, #0]
 8011bb2:	2b00      	cmp	r3, #0
 8011bb4:	d013      	beq.n	8011bde <validate+0x4e>
 8011bb6:	687b      	ldr	r3, [r7, #4]
 8011bb8:	889a      	ldrh	r2, [r3, #4]
 8011bba:	687b      	ldr	r3, [r7, #4]
 8011bbc:	681b      	ldr	r3, [r3, #0]
 8011bbe:	88db      	ldrh	r3, [r3, #6]
 8011bc0:	429a      	cmp	r2, r3
 8011bc2:	d10c      	bne.n	8011bde <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 8011bc4:	687b      	ldr	r3, [r7, #4]
 8011bc6:	681b      	ldr	r3, [r3, #0]
 8011bc8:	785b      	ldrb	r3, [r3, #1]
 8011bca:	4618      	mov	r0, r3
 8011bcc:	f7fd fe3c 	bl	800f848 <disk_status>
 8011bd0:	4603      	mov	r3, r0
 8011bd2:	f003 0301 	and.w	r3, r3, #1
 8011bd6:	2b00      	cmp	r3, #0
 8011bd8:	d101      	bne.n	8011bde <validate+0x4e>
			res = FR_OK;
 8011bda:	2300      	movs	r3, #0
 8011bdc:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 8011bde:	7bfb      	ldrb	r3, [r7, #15]
 8011be0:	2b00      	cmp	r3, #0
 8011be2:	d102      	bne.n	8011bea <validate+0x5a>
 8011be4:	687b      	ldr	r3, [r7, #4]
 8011be6:	681b      	ldr	r3, [r3, #0]
 8011be8:	e000      	b.n	8011bec <validate+0x5c>
 8011bea:	2300      	movs	r3, #0
 8011bec:	683a      	ldr	r2, [r7, #0]
 8011bee:	6013      	str	r3, [r2, #0]
	return res;
 8011bf0:	7bfb      	ldrb	r3, [r7, #15]
}
 8011bf2:	4618      	mov	r0, r3
 8011bf4:	3710      	adds	r7, #16
 8011bf6:	46bd      	mov	sp, r7
 8011bf8:	bd80      	pop	{r7, pc}
	...

08011bfc <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 8011bfc:	b580      	push	{r7, lr}
 8011bfe:	b088      	sub	sp, #32
 8011c00:	af00      	add	r7, sp, #0
 8011c02:	60f8      	str	r0, [r7, #12]
 8011c04:	60b9      	str	r1, [r7, #8]
 8011c06:	4613      	mov	r3, r2
 8011c08:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 8011c0a:	68bb      	ldr	r3, [r7, #8]
 8011c0c:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 8011c0e:	f107 0310 	add.w	r3, r7, #16
 8011c12:	4618      	mov	r0, r3
 8011c14:	f7ff fc9c 	bl	8011550 <get_ldnumber>
 8011c18:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 8011c1a:	69fb      	ldr	r3, [r7, #28]
 8011c1c:	2b00      	cmp	r3, #0
 8011c1e:	da01      	bge.n	8011c24 <f_mount+0x28>
 8011c20:	230b      	movs	r3, #11
 8011c22:	e02b      	b.n	8011c7c <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 8011c24:	4a17      	ldr	r2, [pc, #92]	@ (8011c84 <f_mount+0x88>)
 8011c26:	69fb      	ldr	r3, [r7, #28]
 8011c28:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8011c2c:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 8011c2e:	69bb      	ldr	r3, [r7, #24]
 8011c30:	2b00      	cmp	r3, #0
 8011c32:	d005      	beq.n	8011c40 <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 8011c34:	69b8      	ldr	r0, [r7, #24]
 8011c36:	f7fe f8f1 	bl	800fe1c <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 8011c3a:	69bb      	ldr	r3, [r7, #24]
 8011c3c:	2200      	movs	r2, #0
 8011c3e:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 8011c40:	68fb      	ldr	r3, [r7, #12]
 8011c42:	2b00      	cmp	r3, #0
 8011c44:	d002      	beq.n	8011c4c <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 8011c46:	68fb      	ldr	r3, [r7, #12]
 8011c48:	2200      	movs	r2, #0
 8011c4a:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 8011c4c:	68fa      	ldr	r2, [r7, #12]
 8011c4e:	490d      	ldr	r1, [pc, #52]	@ (8011c84 <f_mount+0x88>)
 8011c50:	69fb      	ldr	r3, [r7, #28]
 8011c52:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 8011c56:	68fb      	ldr	r3, [r7, #12]
 8011c58:	2b00      	cmp	r3, #0
 8011c5a:	d002      	beq.n	8011c62 <f_mount+0x66>
 8011c5c:	79fb      	ldrb	r3, [r7, #7]
 8011c5e:	2b01      	cmp	r3, #1
 8011c60:	d001      	beq.n	8011c66 <f_mount+0x6a>
 8011c62:	2300      	movs	r3, #0
 8011c64:	e00a      	b.n	8011c7c <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 8011c66:	f107 010c 	add.w	r1, r7, #12
 8011c6a:	f107 0308 	add.w	r3, r7, #8
 8011c6e:	2200      	movs	r2, #0
 8011c70:	4618      	mov	r0, r3
 8011c72:	f7ff fd07 	bl	8011684 <find_volume>
 8011c76:	4603      	mov	r3, r0
 8011c78:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 8011c7a:	7dfb      	ldrb	r3, [r7, #23]
}
 8011c7c:	4618      	mov	r0, r3
 8011c7e:	3720      	adds	r7, #32
 8011c80:	46bd      	mov	sp, r7
 8011c82:	bd80      	pop	{r7, pc}
 8011c84:	20002d48 	.word	0x20002d48

08011c88 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 8011c88:	b580      	push	{r7, lr}
 8011c8a:	b09a      	sub	sp, #104	@ 0x68
 8011c8c:	af00      	add	r7, sp, #0
 8011c8e:	60f8      	str	r0, [r7, #12]
 8011c90:	60b9      	str	r1, [r7, #8]
 8011c92:	4613      	mov	r3, r2
 8011c94:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 8011c96:	68fb      	ldr	r3, [r7, #12]
 8011c98:	2b00      	cmp	r3, #0
 8011c9a:	d101      	bne.n	8011ca0 <f_open+0x18>
 8011c9c:	2309      	movs	r3, #9
 8011c9e:	e1b7      	b.n	8012010 <f_open+0x388>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 8011ca0:	79fb      	ldrb	r3, [r7, #7]
 8011ca2:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8011ca6:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 8011ca8:	79fa      	ldrb	r2, [r7, #7]
 8011caa:	f107 0114 	add.w	r1, r7, #20
 8011cae:	f107 0308 	add.w	r3, r7, #8
 8011cb2:	4618      	mov	r0, r3
 8011cb4:	f7ff fce6 	bl	8011684 <find_volume>
 8011cb8:	4603      	mov	r3, r0
 8011cba:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
	if (res == FR_OK) {
 8011cbe:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8011cc2:	2b00      	cmp	r3, #0
 8011cc4:	f040 819b 	bne.w	8011ffe <f_open+0x376>
		dj.obj.fs = fs;
 8011cc8:	697b      	ldr	r3, [r7, #20]
 8011cca:	61bb      	str	r3, [r7, #24]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 8011ccc:	68ba      	ldr	r2, [r7, #8]
 8011cce:	f107 0318 	add.w	r3, r7, #24
 8011cd2:	4611      	mov	r1, r2
 8011cd4:	4618      	mov	r0, r3
 8011cd6:	f7ff fbc5 	bl	8011464 <follow_path>
 8011cda:	4603      	mov	r3, r0
 8011cdc:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 8011ce0:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8011ce4:	2b00      	cmp	r3, #0
 8011ce6:	d118      	bne.n	8011d1a <f_open+0x92>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 8011ce8:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8011cec:	b25b      	sxtb	r3, r3
 8011cee:	2b00      	cmp	r3, #0
 8011cf0:	da03      	bge.n	8011cfa <f_open+0x72>
				res = FR_INVALID_NAME;
 8011cf2:	2306      	movs	r3, #6
 8011cf4:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 8011cf8:	e00f      	b.n	8011d1a <f_open+0x92>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8011cfa:	79fb      	ldrb	r3, [r7, #7]
 8011cfc:	2b01      	cmp	r3, #1
 8011cfe:	bf8c      	ite	hi
 8011d00:	2301      	movhi	r3, #1
 8011d02:	2300      	movls	r3, #0
 8011d04:	b2db      	uxtb	r3, r3
 8011d06:	461a      	mov	r2, r3
 8011d08:	f107 0318 	add.w	r3, r7, #24
 8011d0c:	4611      	mov	r1, r2
 8011d0e:	4618      	mov	r0, r3
 8011d10:	f7fd ff3c 	bl	800fb8c <chk_lock>
 8011d14:	4603      	mov	r3, r0
 8011d16:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 8011d1a:	79fb      	ldrb	r3, [r7, #7]
 8011d1c:	f003 031c 	and.w	r3, r3, #28
 8011d20:	2b00      	cmp	r3, #0
 8011d22:	d07f      	beq.n	8011e24 <f_open+0x19c>
			if (res != FR_OK) {					/* No file, create new */
 8011d24:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8011d28:	2b00      	cmp	r3, #0
 8011d2a:	d017      	beq.n	8011d5c <f_open+0xd4>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 8011d2c:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8011d30:	2b04      	cmp	r3, #4
 8011d32:	d10e      	bne.n	8011d52 <f_open+0xca>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 8011d34:	f7fd ff86 	bl	800fc44 <enq_lock>
 8011d38:	4603      	mov	r3, r0
 8011d3a:	2b00      	cmp	r3, #0
 8011d3c:	d006      	beq.n	8011d4c <f_open+0xc4>
 8011d3e:	f107 0318 	add.w	r3, r7, #24
 8011d42:	4618      	mov	r0, r3
 8011d44:	f7ff f8de 	bl	8010f04 <dir_register>
 8011d48:	4603      	mov	r3, r0
 8011d4a:	e000      	b.n	8011d4e <f_open+0xc6>
 8011d4c:	2312      	movs	r3, #18
 8011d4e:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 8011d52:	79fb      	ldrb	r3, [r7, #7]
 8011d54:	f043 0308 	orr.w	r3, r3, #8
 8011d58:	71fb      	strb	r3, [r7, #7]
 8011d5a:	e010      	b.n	8011d7e <f_open+0xf6>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 8011d5c:	7fbb      	ldrb	r3, [r7, #30]
 8011d5e:	f003 0311 	and.w	r3, r3, #17
 8011d62:	2b00      	cmp	r3, #0
 8011d64:	d003      	beq.n	8011d6e <f_open+0xe6>
					res = FR_DENIED;
 8011d66:	2307      	movs	r3, #7
 8011d68:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 8011d6c:	e007      	b.n	8011d7e <f_open+0xf6>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 8011d6e:	79fb      	ldrb	r3, [r7, #7]
 8011d70:	f003 0304 	and.w	r3, r3, #4
 8011d74:	2b00      	cmp	r3, #0
 8011d76:	d002      	beq.n	8011d7e <f_open+0xf6>
 8011d78:	2308      	movs	r3, #8
 8011d7a:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 8011d7e:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8011d82:	2b00      	cmp	r3, #0
 8011d84:	d168      	bne.n	8011e58 <f_open+0x1d0>
 8011d86:	79fb      	ldrb	r3, [r7, #7]
 8011d88:	f003 0308 	and.w	r3, r3, #8
 8011d8c:	2b00      	cmp	r3, #0
 8011d8e:	d063      	beq.n	8011e58 <f_open+0x1d0>
				dw = GET_FATTIME();
 8011d90:	f7fb fd0c 	bl	800d7ac <get_fattime>
 8011d94:	65b8      	str	r0, [r7, #88]	@ 0x58
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 8011d96:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011d98:	330e      	adds	r3, #14
 8011d9a:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8011d9c:	4618      	mov	r0, r3
 8011d9e:	f7fd fe4a 	bl	800fa36 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 8011da2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011da4:	3316      	adds	r3, #22
 8011da6:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8011da8:	4618      	mov	r0, r3
 8011daa:	f7fd fe44 	bl	800fa36 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 8011dae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011db0:	330b      	adds	r3, #11
 8011db2:	2220      	movs	r2, #32
 8011db4:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 8011db6:	697b      	ldr	r3, [r7, #20]
 8011db8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8011dba:	4611      	mov	r1, r2
 8011dbc:	4618      	mov	r0, r3
 8011dbe:	f7fe fe1a 	bl	80109f6 <ld_clust>
 8011dc2:	6578      	str	r0, [r7, #84]	@ 0x54
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 8011dc4:	697b      	ldr	r3, [r7, #20]
 8011dc6:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8011dc8:	2200      	movs	r2, #0
 8011dca:	4618      	mov	r0, r3
 8011dcc:	f7fe fe32 	bl	8010a34 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 8011dd0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011dd2:	331c      	adds	r3, #28
 8011dd4:	2100      	movs	r1, #0
 8011dd6:	4618      	mov	r0, r3
 8011dd8:	f7fd fe2d 	bl	800fa36 <st_dword>
					fs->wflag = 1;
 8011ddc:	697b      	ldr	r3, [r7, #20]
 8011dde:	2201      	movs	r2, #1
 8011de0:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 8011de2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8011de4:	2b00      	cmp	r3, #0
 8011de6:	d037      	beq.n	8011e58 <f_open+0x1d0>
						dw = fs->winsect;
 8011de8:	697b      	ldr	r3, [r7, #20]
 8011dea:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011dec:	65bb      	str	r3, [r7, #88]	@ 0x58
						res = remove_chain(&dj.obj, cl, 0);
 8011dee:	f107 0318 	add.w	r3, r7, #24
 8011df2:	2200      	movs	r2, #0
 8011df4:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8011df6:	4618      	mov	r0, r3
 8011df8:	f7fe fb22 	bl	8010440 <remove_chain>
 8011dfc:	4603      	mov	r3, r0
 8011dfe:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
						if (res == FR_OK) {
 8011e02:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8011e06:	2b00      	cmp	r3, #0
 8011e08:	d126      	bne.n	8011e58 <f_open+0x1d0>
							res = move_window(fs, dw);
 8011e0a:	697b      	ldr	r3, [r7, #20]
 8011e0c:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8011e0e:	4618      	mov	r0, r3
 8011e10:	f7fe f86c 	bl	800feec <move_window>
 8011e14:	4603      	mov	r3, r0
 8011e16:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 8011e1a:	697b      	ldr	r3, [r7, #20]
 8011e1c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8011e1e:	3a01      	subs	r2, #1
 8011e20:	615a      	str	r2, [r3, #20]
 8011e22:	e019      	b.n	8011e58 <f_open+0x1d0>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 8011e24:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8011e28:	2b00      	cmp	r3, #0
 8011e2a:	d115      	bne.n	8011e58 <f_open+0x1d0>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 8011e2c:	7fbb      	ldrb	r3, [r7, #30]
 8011e2e:	f003 0310 	and.w	r3, r3, #16
 8011e32:	2b00      	cmp	r3, #0
 8011e34:	d003      	beq.n	8011e3e <f_open+0x1b6>
					res = FR_NO_FILE;
 8011e36:	2304      	movs	r3, #4
 8011e38:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 8011e3c:	e00c      	b.n	8011e58 <f_open+0x1d0>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 8011e3e:	79fb      	ldrb	r3, [r7, #7]
 8011e40:	f003 0302 	and.w	r3, r3, #2
 8011e44:	2b00      	cmp	r3, #0
 8011e46:	d007      	beq.n	8011e58 <f_open+0x1d0>
 8011e48:	7fbb      	ldrb	r3, [r7, #30]
 8011e4a:	f003 0301 	and.w	r3, r3, #1
 8011e4e:	2b00      	cmp	r3, #0
 8011e50:	d002      	beq.n	8011e58 <f_open+0x1d0>
						res = FR_DENIED;
 8011e52:	2307      	movs	r3, #7
 8011e54:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
					}
				}
			}
		}
		if (res == FR_OK) {
 8011e58:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8011e5c:	2b00      	cmp	r3, #0
 8011e5e:	d126      	bne.n	8011eae <f_open+0x226>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 8011e60:	79fb      	ldrb	r3, [r7, #7]
 8011e62:	f003 0308 	and.w	r3, r3, #8
 8011e66:	2b00      	cmp	r3, #0
 8011e68:	d003      	beq.n	8011e72 <f_open+0x1ea>
				mode |= FA_MODIFIED;
 8011e6a:	79fb      	ldrb	r3, [r7, #7]
 8011e6c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8011e70:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 8011e72:	697b      	ldr	r3, [r7, #20]
 8011e74:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8011e76:	68fb      	ldr	r3, [r7, #12]
 8011e78:	625a      	str	r2, [r3, #36]	@ 0x24
			fp->dir_ptr = dj.dir;
 8011e7a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8011e7c:	68fb      	ldr	r3, [r7, #12]
 8011e7e:	629a      	str	r2, [r3, #40]	@ 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8011e80:	79fb      	ldrb	r3, [r7, #7]
 8011e82:	2b01      	cmp	r3, #1
 8011e84:	bf8c      	ite	hi
 8011e86:	2301      	movhi	r3, #1
 8011e88:	2300      	movls	r3, #0
 8011e8a:	b2db      	uxtb	r3, r3
 8011e8c:	461a      	mov	r2, r3
 8011e8e:	f107 0318 	add.w	r3, r7, #24
 8011e92:	4611      	mov	r1, r2
 8011e94:	4618      	mov	r0, r3
 8011e96:	f7fd fef7 	bl	800fc88 <inc_lock>
 8011e9a:	4602      	mov	r2, r0
 8011e9c:	68fb      	ldr	r3, [r7, #12]
 8011e9e:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 8011ea0:	68fb      	ldr	r3, [r7, #12]
 8011ea2:	691b      	ldr	r3, [r3, #16]
 8011ea4:	2b00      	cmp	r3, #0
 8011ea6:	d102      	bne.n	8011eae <f_open+0x226>
 8011ea8:	2302      	movs	r3, #2
 8011eaa:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
				}
			}
		}
#endif

		if (res == FR_OK) {
 8011eae:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8011eb2:	2b00      	cmp	r3, #0
 8011eb4:	f040 80a3 	bne.w	8011ffe <f_open+0x376>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 8011eb8:	697b      	ldr	r3, [r7, #20]
 8011eba:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8011ebc:	4611      	mov	r1, r2
 8011ebe:	4618      	mov	r0, r3
 8011ec0:	f7fe fd99 	bl	80109f6 <ld_clust>
 8011ec4:	4602      	mov	r2, r0
 8011ec6:	68fb      	ldr	r3, [r7, #12]
 8011ec8:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 8011eca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011ecc:	331c      	adds	r3, #28
 8011ece:	4618      	mov	r0, r3
 8011ed0:	f7fd fd73 	bl	800f9ba <ld_dword>
 8011ed4:	4602      	mov	r2, r0
 8011ed6:	68fb      	ldr	r3, [r7, #12]
 8011ed8:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 8011eda:	68fb      	ldr	r3, [r7, #12]
 8011edc:	2200      	movs	r2, #0
 8011ede:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 8011ee0:	697a      	ldr	r2, [r7, #20]
 8011ee2:	68fb      	ldr	r3, [r7, #12]
 8011ee4:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 8011ee6:	697b      	ldr	r3, [r7, #20]
 8011ee8:	88da      	ldrh	r2, [r3, #6]
 8011eea:	68fb      	ldr	r3, [r7, #12]
 8011eec:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 8011eee:	68fb      	ldr	r3, [r7, #12]
 8011ef0:	79fa      	ldrb	r2, [r7, #7]
 8011ef2:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 8011ef4:	68fb      	ldr	r3, [r7, #12]
 8011ef6:	2200      	movs	r2, #0
 8011ef8:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 8011efa:	68fb      	ldr	r3, [r7, #12]
 8011efc:	2200      	movs	r2, #0
 8011efe:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 8011f00:	68fb      	ldr	r3, [r7, #12]
 8011f02:	2200      	movs	r2, #0
 8011f04:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 8011f06:	68fb      	ldr	r3, [r7, #12]
 8011f08:	3330      	adds	r3, #48	@ 0x30
 8011f0a:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8011f0e:	2100      	movs	r1, #0
 8011f10:	4618      	mov	r0, r3
 8011f12:	f7fd fddd 	bl	800fad0 <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 8011f16:	79fb      	ldrb	r3, [r7, #7]
 8011f18:	f003 0320 	and.w	r3, r3, #32
 8011f1c:	2b00      	cmp	r3, #0
 8011f1e:	d06e      	beq.n	8011ffe <f_open+0x376>
 8011f20:	68fb      	ldr	r3, [r7, #12]
 8011f22:	68db      	ldr	r3, [r3, #12]
 8011f24:	2b00      	cmp	r3, #0
 8011f26:	d06a      	beq.n	8011ffe <f_open+0x376>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 8011f28:	68fb      	ldr	r3, [r7, #12]
 8011f2a:	68da      	ldr	r2, [r3, #12]
 8011f2c:	68fb      	ldr	r3, [r7, #12]
 8011f2e:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 8011f30:	697b      	ldr	r3, [r7, #20]
 8011f32:	895b      	ldrh	r3, [r3, #10]
 8011f34:	461a      	mov	r2, r3
 8011f36:	697b      	ldr	r3, [r7, #20]
 8011f38:	899b      	ldrh	r3, [r3, #12]
 8011f3a:	fb02 f303 	mul.w	r3, r2, r3
 8011f3e:	653b      	str	r3, [r7, #80]	@ 0x50
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 8011f40:	68fb      	ldr	r3, [r7, #12]
 8011f42:	689b      	ldr	r3, [r3, #8]
 8011f44:	663b      	str	r3, [r7, #96]	@ 0x60
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8011f46:	68fb      	ldr	r3, [r7, #12]
 8011f48:	68db      	ldr	r3, [r3, #12]
 8011f4a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8011f4c:	e016      	b.n	8011f7c <f_open+0x2f4>
					clst = get_fat(&fp->obj, clst);
 8011f4e:	68fb      	ldr	r3, [r7, #12]
 8011f50:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 8011f52:	4618      	mov	r0, r3
 8011f54:	f7fe f887 	bl	8010066 <get_fat>
 8011f58:	6638      	str	r0, [r7, #96]	@ 0x60
					if (clst <= 1) res = FR_INT_ERR;
 8011f5a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8011f5c:	2b01      	cmp	r3, #1
 8011f5e:	d802      	bhi.n	8011f66 <f_open+0x2de>
 8011f60:	2302      	movs	r3, #2
 8011f62:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 8011f66:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8011f68:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011f6c:	d102      	bne.n	8011f74 <f_open+0x2ec>
 8011f6e:	2301      	movs	r3, #1
 8011f70:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8011f74:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8011f76:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8011f78:	1ad3      	subs	r3, r2, r3
 8011f7a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8011f7c:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8011f80:	2b00      	cmp	r3, #0
 8011f82:	d103      	bne.n	8011f8c <f_open+0x304>
 8011f84:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8011f86:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8011f88:	429a      	cmp	r2, r3
 8011f8a:	d8e0      	bhi.n	8011f4e <f_open+0x2c6>
				}
				fp->clust = clst;
 8011f8c:	68fb      	ldr	r3, [r7, #12]
 8011f8e:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8011f90:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 8011f92:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8011f96:	2b00      	cmp	r3, #0
 8011f98:	d131      	bne.n	8011ffe <f_open+0x376>
 8011f9a:	697b      	ldr	r3, [r7, #20]
 8011f9c:	899b      	ldrh	r3, [r3, #12]
 8011f9e:	461a      	mov	r2, r3
 8011fa0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8011fa2:	fbb3 f1f2 	udiv	r1, r3, r2
 8011fa6:	fb01 f202 	mul.w	r2, r1, r2
 8011faa:	1a9b      	subs	r3, r3, r2
 8011fac:	2b00      	cmp	r3, #0
 8011fae:	d026      	beq.n	8011ffe <f_open+0x376>
					if ((sc = clust2sect(fs, clst)) == 0) {
 8011fb0:	697b      	ldr	r3, [r7, #20]
 8011fb2:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 8011fb4:	4618      	mov	r0, r3
 8011fb6:	f7fe f837 	bl	8010028 <clust2sect>
 8011fba:	64f8      	str	r0, [r7, #76]	@ 0x4c
 8011fbc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8011fbe:	2b00      	cmp	r3, #0
 8011fc0:	d103      	bne.n	8011fca <f_open+0x342>
						res = FR_INT_ERR;
 8011fc2:	2302      	movs	r3, #2
 8011fc4:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 8011fc8:	e019      	b.n	8011ffe <f_open+0x376>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 8011fca:	697b      	ldr	r3, [r7, #20]
 8011fcc:	899b      	ldrh	r3, [r3, #12]
 8011fce:	461a      	mov	r2, r3
 8011fd0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8011fd2:	fbb3 f2f2 	udiv	r2, r3, r2
 8011fd6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8011fd8:	441a      	add	r2, r3
 8011fda:	68fb      	ldr	r3, [r7, #12]
 8011fdc:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 8011fde:	697b      	ldr	r3, [r7, #20]
 8011fe0:	7858      	ldrb	r0, [r3, #1]
 8011fe2:	68fb      	ldr	r3, [r7, #12]
 8011fe4:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8011fe8:	68fb      	ldr	r3, [r7, #12]
 8011fea:	6a1a      	ldr	r2, [r3, #32]
 8011fec:	2301      	movs	r3, #1
 8011fee:	f7fd fc6d 	bl	800f8cc <disk_read>
 8011ff2:	4603      	mov	r3, r0
 8011ff4:	2b00      	cmp	r3, #0
 8011ff6:	d002      	beq.n	8011ffe <f_open+0x376>
 8011ff8:	2301      	movs	r3, #1
 8011ffa:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 8011ffe:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8012002:	2b00      	cmp	r3, #0
 8012004:	d002      	beq.n	801200c <f_open+0x384>
 8012006:	68fb      	ldr	r3, [r7, #12]
 8012008:	2200      	movs	r2, #0
 801200a:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 801200c:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
}
 8012010:	4618      	mov	r0, r3
 8012012:	3768      	adds	r7, #104	@ 0x68
 8012014:	46bd      	mov	sp, r7
 8012016:	bd80      	pop	{r7, pc}

08012018 <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 8012018:	b580      	push	{r7, lr}
 801201a:	b08c      	sub	sp, #48	@ 0x30
 801201c:	af00      	add	r7, sp, #0
 801201e:	60f8      	str	r0, [r7, #12]
 8012020:	60b9      	str	r1, [r7, #8]
 8012022:	607a      	str	r2, [r7, #4]
 8012024:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 8012026:	68bb      	ldr	r3, [r7, #8]
 8012028:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 801202a:	683b      	ldr	r3, [r7, #0]
 801202c:	2200      	movs	r2, #0
 801202e:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 8012030:	68fb      	ldr	r3, [r7, #12]
 8012032:	f107 0210 	add.w	r2, r7, #16
 8012036:	4611      	mov	r1, r2
 8012038:	4618      	mov	r0, r3
 801203a:	f7ff fda9 	bl	8011b90 <validate>
 801203e:	4603      	mov	r3, r0
 8012040:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 8012044:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8012048:	2b00      	cmp	r3, #0
 801204a:	d107      	bne.n	801205c <f_write+0x44>
 801204c:	68fb      	ldr	r3, [r7, #12]
 801204e:	7d5b      	ldrb	r3, [r3, #21]
 8012050:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8012054:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8012058:	2b00      	cmp	r3, #0
 801205a:	d002      	beq.n	8012062 <f_write+0x4a>
 801205c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8012060:	e16a      	b.n	8012338 <f_write+0x320>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 8012062:	68fb      	ldr	r3, [r7, #12]
 8012064:	7d1b      	ldrb	r3, [r3, #20]
 8012066:	f003 0302 	and.w	r3, r3, #2
 801206a:	2b00      	cmp	r3, #0
 801206c:	d101      	bne.n	8012072 <f_write+0x5a>
 801206e:	2307      	movs	r3, #7
 8012070:	e162      	b.n	8012338 <f_write+0x320>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 8012072:	68fb      	ldr	r3, [r7, #12]
 8012074:	699a      	ldr	r2, [r3, #24]
 8012076:	687b      	ldr	r3, [r7, #4]
 8012078:	441a      	add	r2, r3
 801207a:	68fb      	ldr	r3, [r7, #12]
 801207c:	699b      	ldr	r3, [r3, #24]
 801207e:	429a      	cmp	r2, r3
 8012080:	f080 814c 	bcs.w	801231c <f_write+0x304>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 8012084:	68fb      	ldr	r3, [r7, #12]
 8012086:	699b      	ldr	r3, [r3, #24]
 8012088:	43db      	mvns	r3, r3
 801208a:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 801208c:	e146      	b.n	801231c <f_write+0x304>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 801208e:	68fb      	ldr	r3, [r7, #12]
 8012090:	699b      	ldr	r3, [r3, #24]
 8012092:	693a      	ldr	r2, [r7, #16]
 8012094:	8992      	ldrh	r2, [r2, #12]
 8012096:	fbb3 f1f2 	udiv	r1, r3, r2
 801209a:	fb01 f202 	mul.w	r2, r1, r2
 801209e:	1a9b      	subs	r3, r3, r2
 80120a0:	2b00      	cmp	r3, #0
 80120a2:	f040 80f1 	bne.w	8012288 <f_write+0x270>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 80120a6:	68fb      	ldr	r3, [r7, #12]
 80120a8:	699b      	ldr	r3, [r3, #24]
 80120aa:	693a      	ldr	r2, [r7, #16]
 80120ac:	8992      	ldrh	r2, [r2, #12]
 80120ae:	fbb3 f3f2 	udiv	r3, r3, r2
 80120b2:	693a      	ldr	r2, [r7, #16]
 80120b4:	8952      	ldrh	r2, [r2, #10]
 80120b6:	3a01      	subs	r2, #1
 80120b8:	4013      	ands	r3, r2
 80120ba:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 80120bc:	69bb      	ldr	r3, [r7, #24]
 80120be:	2b00      	cmp	r3, #0
 80120c0:	d143      	bne.n	801214a <f_write+0x132>
				if (fp->fptr == 0) {		/* On the top of the file? */
 80120c2:	68fb      	ldr	r3, [r7, #12]
 80120c4:	699b      	ldr	r3, [r3, #24]
 80120c6:	2b00      	cmp	r3, #0
 80120c8:	d10c      	bne.n	80120e4 <f_write+0xcc>
					clst = fp->obj.sclust;	/* Follow from the origin */
 80120ca:	68fb      	ldr	r3, [r7, #12]
 80120cc:	689b      	ldr	r3, [r3, #8]
 80120ce:	62bb      	str	r3, [r7, #40]	@ 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 80120d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80120d2:	2b00      	cmp	r3, #0
 80120d4:	d11a      	bne.n	801210c <f_write+0xf4>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 80120d6:	68fb      	ldr	r3, [r7, #12]
 80120d8:	2100      	movs	r1, #0
 80120da:	4618      	mov	r0, r3
 80120dc:	f7fe fa15 	bl	801050a <create_chain>
 80120e0:	62b8      	str	r0, [r7, #40]	@ 0x28
 80120e2:	e013      	b.n	801210c <f_write+0xf4>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 80120e4:	68fb      	ldr	r3, [r7, #12]
 80120e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80120e8:	2b00      	cmp	r3, #0
 80120ea:	d007      	beq.n	80120fc <f_write+0xe4>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 80120ec:	68fb      	ldr	r3, [r7, #12]
 80120ee:	699b      	ldr	r3, [r3, #24]
 80120f0:	4619      	mov	r1, r3
 80120f2:	68f8      	ldr	r0, [r7, #12]
 80120f4:	f7fe faa1 	bl	801063a <clmt_clust>
 80120f8:	62b8      	str	r0, [r7, #40]	@ 0x28
 80120fa:	e007      	b.n	801210c <f_write+0xf4>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 80120fc:	68fa      	ldr	r2, [r7, #12]
 80120fe:	68fb      	ldr	r3, [r7, #12]
 8012100:	69db      	ldr	r3, [r3, #28]
 8012102:	4619      	mov	r1, r3
 8012104:	4610      	mov	r0, r2
 8012106:	f7fe fa00 	bl	801050a <create_chain>
 801210a:	62b8      	str	r0, [r7, #40]	@ 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 801210c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801210e:	2b00      	cmp	r3, #0
 8012110:	f000 8109 	beq.w	8012326 <f_write+0x30e>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 8012114:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012116:	2b01      	cmp	r3, #1
 8012118:	d104      	bne.n	8012124 <f_write+0x10c>
 801211a:	68fb      	ldr	r3, [r7, #12]
 801211c:	2202      	movs	r2, #2
 801211e:	755a      	strb	r2, [r3, #21]
 8012120:	2302      	movs	r3, #2
 8012122:	e109      	b.n	8012338 <f_write+0x320>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8012124:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012126:	f1b3 3fff 	cmp.w	r3, #4294967295
 801212a:	d104      	bne.n	8012136 <f_write+0x11e>
 801212c:	68fb      	ldr	r3, [r7, #12]
 801212e:	2201      	movs	r2, #1
 8012130:	755a      	strb	r2, [r3, #21]
 8012132:	2301      	movs	r3, #1
 8012134:	e100      	b.n	8012338 <f_write+0x320>
				fp->clust = clst;			/* Update current cluster */
 8012136:	68fb      	ldr	r3, [r7, #12]
 8012138:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801213a:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 801213c:	68fb      	ldr	r3, [r7, #12]
 801213e:	689b      	ldr	r3, [r3, #8]
 8012140:	2b00      	cmp	r3, #0
 8012142:	d102      	bne.n	801214a <f_write+0x132>
 8012144:	68fb      	ldr	r3, [r7, #12]
 8012146:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8012148:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 801214a:	68fb      	ldr	r3, [r7, #12]
 801214c:	7d1b      	ldrb	r3, [r3, #20]
 801214e:	b25b      	sxtb	r3, r3
 8012150:	2b00      	cmp	r3, #0
 8012152:	da18      	bge.n	8012186 <f_write+0x16e>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8012154:	693b      	ldr	r3, [r7, #16]
 8012156:	7858      	ldrb	r0, [r3, #1]
 8012158:	68fb      	ldr	r3, [r7, #12]
 801215a:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 801215e:	68fb      	ldr	r3, [r7, #12]
 8012160:	6a1a      	ldr	r2, [r3, #32]
 8012162:	2301      	movs	r3, #1
 8012164:	f7fd fbd2 	bl	800f90c <disk_write>
 8012168:	4603      	mov	r3, r0
 801216a:	2b00      	cmp	r3, #0
 801216c:	d004      	beq.n	8012178 <f_write+0x160>
 801216e:	68fb      	ldr	r3, [r7, #12]
 8012170:	2201      	movs	r2, #1
 8012172:	755a      	strb	r2, [r3, #21]
 8012174:	2301      	movs	r3, #1
 8012176:	e0df      	b.n	8012338 <f_write+0x320>
				fp->flag &= (BYTE)~FA_DIRTY;
 8012178:	68fb      	ldr	r3, [r7, #12]
 801217a:	7d1b      	ldrb	r3, [r3, #20]
 801217c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8012180:	b2da      	uxtb	r2, r3
 8012182:	68fb      	ldr	r3, [r7, #12]
 8012184:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 8012186:	693a      	ldr	r2, [r7, #16]
 8012188:	68fb      	ldr	r3, [r7, #12]
 801218a:	69db      	ldr	r3, [r3, #28]
 801218c:	4619      	mov	r1, r3
 801218e:	4610      	mov	r0, r2
 8012190:	f7fd ff4a 	bl	8010028 <clust2sect>
 8012194:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 8012196:	697b      	ldr	r3, [r7, #20]
 8012198:	2b00      	cmp	r3, #0
 801219a:	d104      	bne.n	80121a6 <f_write+0x18e>
 801219c:	68fb      	ldr	r3, [r7, #12]
 801219e:	2202      	movs	r2, #2
 80121a0:	755a      	strb	r2, [r3, #21]
 80121a2:	2302      	movs	r3, #2
 80121a4:	e0c8      	b.n	8012338 <f_write+0x320>
			sect += csect;
 80121a6:	697a      	ldr	r2, [r7, #20]
 80121a8:	69bb      	ldr	r3, [r7, #24]
 80121aa:	4413      	add	r3, r2
 80121ac:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 80121ae:	693b      	ldr	r3, [r7, #16]
 80121b0:	899b      	ldrh	r3, [r3, #12]
 80121b2:	461a      	mov	r2, r3
 80121b4:	687b      	ldr	r3, [r7, #4]
 80121b6:	fbb3 f3f2 	udiv	r3, r3, r2
 80121ba:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 80121bc:	6a3b      	ldr	r3, [r7, #32]
 80121be:	2b00      	cmp	r3, #0
 80121c0:	d043      	beq.n	801224a <f_write+0x232>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 80121c2:	69ba      	ldr	r2, [r7, #24]
 80121c4:	6a3b      	ldr	r3, [r7, #32]
 80121c6:	4413      	add	r3, r2
 80121c8:	693a      	ldr	r2, [r7, #16]
 80121ca:	8952      	ldrh	r2, [r2, #10]
 80121cc:	4293      	cmp	r3, r2
 80121ce:	d905      	bls.n	80121dc <f_write+0x1c4>
					cc = fs->csize - csect;
 80121d0:	693b      	ldr	r3, [r7, #16]
 80121d2:	895b      	ldrh	r3, [r3, #10]
 80121d4:	461a      	mov	r2, r3
 80121d6:	69bb      	ldr	r3, [r7, #24]
 80121d8:	1ad3      	subs	r3, r2, r3
 80121da:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 80121dc:	693b      	ldr	r3, [r7, #16]
 80121de:	7858      	ldrb	r0, [r3, #1]
 80121e0:	6a3b      	ldr	r3, [r7, #32]
 80121e2:	697a      	ldr	r2, [r7, #20]
 80121e4:	69f9      	ldr	r1, [r7, #28]
 80121e6:	f7fd fb91 	bl	800f90c <disk_write>
 80121ea:	4603      	mov	r3, r0
 80121ec:	2b00      	cmp	r3, #0
 80121ee:	d004      	beq.n	80121fa <f_write+0x1e2>
 80121f0:	68fb      	ldr	r3, [r7, #12]
 80121f2:	2201      	movs	r2, #1
 80121f4:	755a      	strb	r2, [r3, #21]
 80121f6:	2301      	movs	r3, #1
 80121f8:	e09e      	b.n	8012338 <f_write+0x320>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 80121fa:	68fb      	ldr	r3, [r7, #12]
 80121fc:	6a1a      	ldr	r2, [r3, #32]
 80121fe:	697b      	ldr	r3, [r7, #20]
 8012200:	1ad3      	subs	r3, r2, r3
 8012202:	6a3a      	ldr	r2, [r7, #32]
 8012204:	429a      	cmp	r2, r3
 8012206:	d918      	bls.n	801223a <f_write+0x222>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 8012208:	68fb      	ldr	r3, [r7, #12]
 801220a:	f103 0030 	add.w	r0, r3, #48	@ 0x30
 801220e:	68fb      	ldr	r3, [r7, #12]
 8012210:	6a1a      	ldr	r2, [r3, #32]
 8012212:	697b      	ldr	r3, [r7, #20]
 8012214:	1ad3      	subs	r3, r2, r3
 8012216:	693a      	ldr	r2, [r7, #16]
 8012218:	8992      	ldrh	r2, [r2, #12]
 801221a:	fb02 f303 	mul.w	r3, r2, r3
 801221e:	69fa      	ldr	r2, [r7, #28]
 8012220:	18d1      	adds	r1, r2, r3
 8012222:	693b      	ldr	r3, [r7, #16]
 8012224:	899b      	ldrh	r3, [r3, #12]
 8012226:	461a      	mov	r2, r3
 8012228:	f7fd fc31 	bl	800fa8e <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 801222c:	68fb      	ldr	r3, [r7, #12]
 801222e:	7d1b      	ldrb	r3, [r3, #20]
 8012230:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8012234:	b2da      	uxtb	r2, r3
 8012236:	68fb      	ldr	r3, [r7, #12]
 8012238:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 801223a:	693b      	ldr	r3, [r7, #16]
 801223c:	899b      	ldrh	r3, [r3, #12]
 801223e:	461a      	mov	r2, r3
 8012240:	6a3b      	ldr	r3, [r7, #32]
 8012242:	fb02 f303 	mul.w	r3, r2, r3
 8012246:	627b      	str	r3, [r7, #36]	@ 0x24
				continue;
 8012248:	e04b      	b.n	80122e2 <f_write+0x2ca>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 801224a:	68fb      	ldr	r3, [r7, #12]
 801224c:	6a1b      	ldr	r3, [r3, #32]
 801224e:	697a      	ldr	r2, [r7, #20]
 8012250:	429a      	cmp	r2, r3
 8012252:	d016      	beq.n	8012282 <f_write+0x26a>
				fp->fptr < fp->obj.objsize &&
 8012254:	68fb      	ldr	r3, [r7, #12]
 8012256:	699a      	ldr	r2, [r3, #24]
 8012258:	68fb      	ldr	r3, [r7, #12]
 801225a:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 801225c:	429a      	cmp	r2, r3
 801225e:	d210      	bcs.n	8012282 <f_write+0x26a>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 8012260:	693b      	ldr	r3, [r7, #16]
 8012262:	7858      	ldrb	r0, [r3, #1]
 8012264:	68fb      	ldr	r3, [r7, #12]
 8012266:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 801226a:	2301      	movs	r3, #1
 801226c:	697a      	ldr	r2, [r7, #20]
 801226e:	f7fd fb2d 	bl	800f8cc <disk_read>
 8012272:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 8012274:	2b00      	cmp	r3, #0
 8012276:	d004      	beq.n	8012282 <f_write+0x26a>
					ABORT(fs, FR_DISK_ERR);
 8012278:	68fb      	ldr	r3, [r7, #12]
 801227a:	2201      	movs	r2, #1
 801227c:	755a      	strb	r2, [r3, #21]
 801227e:	2301      	movs	r3, #1
 8012280:	e05a      	b.n	8012338 <f_write+0x320>
			}
#endif
			fp->sect = sect;
 8012282:	68fb      	ldr	r3, [r7, #12]
 8012284:	697a      	ldr	r2, [r7, #20]
 8012286:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 8012288:	693b      	ldr	r3, [r7, #16]
 801228a:	899b      	ldrh	r3, [r3, #12]
 801228c:	4618      	mov	r0, r3
 801228e:	68fb      	ldr	r3, [r7, #12]
 8012290:	699b      	ldr	r3, [r3, #24]
 8012292:	693a      	ldr	r2, [r7, #16]
 8012294:	8992      	ldrh	r2, [r2, #12]
 8012296:	fbb3 f1f2 	udiv	r1, r3, r2
 801229a:	fb01 f202 	mul.w	r2, r1, r2
 801229e:	1a9b      	subs	r3, r3, r2
 80122a0:	1ac3      	subs	r3, r0, r3
 80122a2:	627b      	str	r3, [r7, #36]	@ 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 80122a4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80122a6:	687b      	ldr	r3, [r7, #4]
 80122a8:	429a      	cmp	r2, r3
 80122aa:	d901      	bls.n	80122b0 <f_write+0x298>
 80122ac:	687b      	ldr	r3, [r7, #4]
 80122ae:	627b      	str	r3, [r7, #36]	@ 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 80122b0:	68fb      	ldr	r3, [r7, #12]
 80122b2:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 80122b6:	68fb      	ldr	r3, [r7, #12]
 80122b8:	699b      	ldr	r3, [r3, #24]
 80122ba:	693a      	ldr	r2, [r7, #16]
 80122bc:	8992      	ldrh	r2, [r2, #12]
 80122be:	fbb3 f0f2 	udiv	r0, r3, r2
 80122c2:	fb00 f202 	mul.w	r2, r0, r2
 80122c6:	1a9b      	subs	r3, r3, r2
 80122c8:	440b      	add	r3, r1
 80122ca:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80122cc:	69f9      	ldr	r1, [r7, #28]
 80122ce:	4618      	mov	r0, r3
 80122d0:	f7fd fbdd 	bl	800fa8e <mem_cpy>
		fp->flag |= FA_DIRTY;
 80122d4:	68fb      	ldr	r3, [r7, #12]
 80122d6:	7d1b      	ldrb	r3, [r3, #20]
 80122d8:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80122dc:	b2da      	uxtb	r2, r3
 80122de:	68fb      	ldr	r3, [r7, #12]
 80122e0:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 80122e2:	69fa      	ldr	r2, [r7, #28]
 80122e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80122e6:	4413      	add	r3, r2
 80122e8:	61fb      	str	r3, [r7, #28]
 80122ea:	68fb      	ldr	r3, [r7, #12]
 80122ec:	699a      	ldr	r2, [r3, #24]
 80122ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80122f0:	441a      	add	r2, r3
 80122f2:	68fb      	ldr	r3, [r7, #12]
 80122f4:	619a      	str	r2, [r3, #24]
 80122f6:	68fb      	ldr	r3, [r7, #12]
 80122f8:	68da      	ldr	r2, [r3, #12]
 80122fa:	68fb      	ldr	r3, [r7, #12]
 80122fc:	699b      	ldr	r3, [r3, #24]
 80122fe:	429a      	cmp	r2, r3
 8012300:	bf38      	it	cc
 8012302:	461a      	movcc	r2, r3
 8012304:	68fb      	ldr	r3, [r7, #12]
 8012306:	60da      	str	r2, [r3, #12]
 8012308:	683b      	ldr	r3, [r7, #0]
 801230a:	681a      	ldr	r2, [r3, #0]
 801230c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801230e:	441a      	add	r2, r3
 8012310:	683b      	ldr	r3, [r7, #0]
 8012312:	601a      	str	r2, [r3, #0]
 8012314:	687a      	ldr	r2, [r7, #4]
 8012316:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012318:	1ad3      	subs	r3, r2, r3
 801231a:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 801231c:	687b      	ldr	r3, [r7, #4]
 801231e:	2b00      	cmp	r3, #0
 8012320:	f47f aeb5 	bne.w	801208e <f_write+0x76>
 8012324:	e000      	b.n	8012328 <f_write+0x310>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8012326:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 8012328:	68fb      	ldr	r3, [r7, #12]
 801232a:	7d1b      	ldrb	r3, [r3, #20]
 801232c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8012330:	b2da      	uxtb	r2, r3
 8012332:	68fb      	ldr	r3, [r7, #12]
 8012334:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 8012336:	2300      	movs	r3, #0
}
 8012338:	4618      	mov	r0, r3
 801233a:	3730      	adds	r7, #48	@ 0x30
 801233c:	46bd      	mov	sp, r7
 801233e:	bd80      	pop	{r7, pc}

08012340 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 8012340:	b580      	push	{r7, lr}
 8012342:	b086      	sub	sp, #24
 8012344:	af00      	add	r7, sp, #0
 8012346:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 8012348:	687b      	ldr	r3, [r7, #4]
 801234a:	f107 0208 	add.w	r2, r7, #8
 801234e:	4611      	mov	r1, r2
 8012350:	4618      	mov	r0, r3
 8012352:	f7ff fc1d 	bl	8011b90 <validate>
 8012356:	4603      	mov	r3, r0
 8012358:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 801235a:	7dfb      	ldrb	r3, [r7, #23]
 801235c:	2b00      	cmp	r3, #0
 801235e:	d168      	bne.n	8012432 <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 8012360:	687b      	ldr	r3, [r7, #4]
 8012362:	7d1b      	ldrb	r3, [r3, #20]
 8012364:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8012368:	2b00      	cmp	r3, #0
 801236a:	d062      	beq.n	8012432 <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 801236c:	687b      	ldr	r3, [r7, #4]
 801236e:	7d1b      	ldrb	r3, [r3, #20]
 8012370:	b25b      	sxtb	r3, r3
 8012372:	2b00      	cmp	r3, #0
 8012374:	da15      	bge.n	80123a2 <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 8012376:	68bb      	ldr	r3, [r7, #8]
 8012378:	7858      	ldrb	r0, [r3, #1]
 801237a:	687b      	ldr	r3, [r7, #4]
 801237c:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8012380:	687b      	ldr	r3, [r7, #4]
 8012382:	6a1a      	ldr	r2, [r3, #32]
 8012384:	2301      	movs	r3, #1
 8012386:	f7fd fac1 	bl	800f90c <disk_write>
 801238a:	4603      	mov	r3, r0
 801238c:	2b00      	cmp	r3, #0
 801238e:	d001      	beq.n	8012394 <f_sync+0x54>
 8012390:	2301      	movs	r3, #1
 8012392:	e04f      	b.n	8012434 <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 8012394:	687b      	ldr	r3, [r7, #4]
 8012396:	7d1b      	ldrb	r3, [r3, #20]
 8012398:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801239c:	b2da      	uxtb	r2, r3
 801239e:	687b      	ldr	r3, [r7, #4]
 80123a0:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 80123a2:	f7fb fa03 	bl	800d7ac <get_fattime>
 80123a6:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 80123a8:	68ba      	ldr	r2, [r7, #8]
 80123aa:	687b      	ldr	r3, [r7, #4]
 80123ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80123ae:	4619      	mov	r1, r3
 80123b0:	4610      	mov	r0, r2
 80123b2:	f7fd fd9b 	bl	800feec <move_window>
 80123b6:	4603      	mov	r3, r0
 80123b8:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 80123ba:	7dfb      	ldrb	r3, [r7, #23]
 80123bc:	2b00      	cmp	r3, #0
 80123be:	d138      	bne.n	8012432 <f_sync+0xf2>
					dir = fp->dir_ptr;
 80123c0:	687b      	ldr	r3, [r7, #4]
 80123c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80123c4:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 80123c6:	68fb      	ldr	r3, [r7, #12]
 80123c8:	330b      	adds	r3, #11
 80123ca:	781a      	ldrb	r2, [r3, #0]
 80123cc:	68fb      	ldr	r3, [r7, #12]
 80123ce:	330b      	adds	r3, #11
 80123d0:	f042 0220 	orr.w	r2, r2, #32
 80123d4:	b2d2      	uxtb	r2, r2
 80123d6:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 80123d8:	687b      	ldr	r3, [r7, #4]
 80123da:	6818      	ldr	r0, [r3, #0]
 80123dc:	687b      	ldr	r3, [r7, #4]
 80123de:	689b      	ldr	r3, [r3, #8]
 80123e0:	461a      	mov	r2, r3
 80123e2:	68f9      	ldr	r1, [r7, #12]
 80123e4:	f7fe fb26 	bl	8010a34 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 80123e8:	68fb      	ldr	r3, [r7, #12]
 80123ea:	f103 021c 	add.w	r2, r3, #28
 80123ee:	687b      	ldr	r3, [r7, #4]
 80123f0:	68db      	ldr	r3, [r3, #12]
 80123f2:	4619      	mov	r1, r3
 80123f4:	4610      	mov	r0, r2
 80123f6:	f7fd fb1e 	bl	800fa36 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 80123fa:	68fb      	ldr	r3, [r7, #12]
 80123fc:	3316      	adds	r3, #22
 80123fe:	6939      	ldr	r1, [r7, #16]
 8012400:	4618      	mov	r0, r3
 8012402:	f7fd fb18 	bl	800fa36 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 8012406:	68fb      	ldr	r3, [r7, #12]
 8012408:	3312      	adds	r3, #18
 801240a:	2100      	movs	r1, #0
 801240c:	4618      	mov	r0, r3
 801240e:	f7fd faf7 	bl	800fa00 <st_word>
					fs->wflag = 1;
 8012412:	68bb      	ldr	r3, [r7, #8]
 8012414:	2201      	movs	r2, #1
 8012416:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 8012418:	68bb      	ldr	r3, [r7, #8]
 801241a:	4618      	mov	r0, r3
 801241c:	f7fd fd94 	bl	800ff48 <sync_fs>
 8012420:	4603      	mov	r3, r0
 8012422:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 8012424:	687b      	ldr	r3, [r7, #4]
 8012426:	7d1b      	ldrb	r3, [r3, #20]
 8012428:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 801242c:	b2da      	uxtb	r2, r3
 801242e:	687b      	ldr	r3, [r7, #4]
 8012430:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 8012432:	7dfb      	ldrb	r3, [r7, #23]
}
 8012434:	4618      	mov	r0, r3
 8012436:	3718      	adds	r7, #24
 8012438:	46bd      	mov	sp, r7
 801243a:	bd80      	pop	{r7, pc}

0801243c <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 801243c:	b580      	push	{r7, lr}
 801243e:	b084      	sub	sp, #16
 8012440:	af00      	add	r7, sp, #0
 8012442:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 8012444:	6878      	ldr	r0, [r7, #4]
 8012446:	f7ff ff7b 	bl	8012340 <f_sync>
 801244a:	4603      	mov	r3, r0
 801244c:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 801244e:	7bfb      	ldrb	r3, [r7, #15]
 8012450:	2b00      	cmp	r3, #0
 8012452:	d118      	bne.n	8012486 <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 8012454:	687b      	ldr	r3, [r7, #4]
 8012456:	f107 0208 	add.w	r2, r7, #8
 801245a:	4611      	mov	r1, r2
 801245c:	4618      	mov	r0, r3
 801245e:	f7ff fb97 	bl	8011b90 <validate>
 8012462:	4603      	mov	r3, r0
 8012464:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 8012466:	7bfb      	ldrb	r3, [r7, #15]
 8012468:	2b00      	cmp	r3, #0
 801246a:	d10c      	bne.n	8012486 <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 801246c:	687b      	ldr	r3, [r7, #4]
 801246e:	691b      	ldr	r3, [r3, #16]
 8012470:	4618      	mov	r0, r3
 8012472:	f7fd fc97 	bl	800fda4 <dec_lock>
 8012476:	4603      	mov	r3, r0
 8012478:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 801247a:	7bfb      	ldrb	r3, [r7, #15]
 801247c:	2b00      	cmp	r3, #0
 801247e:	d102      	bne.n	8012486 <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 8012480:	687b      	ldr	r3, [r7, #4]
 8012482:	2200      	movs	r2, #0
 8012484:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 8012486:	7bfb      	ldrb	r3, [r7, #15]
}
 8012488:	4618      	mov	r0, r3
 801248a:	3710      	adds	r7, #16
 801248c:	46bd      	mov	sp, r7
 801248e:	bd80      	pop	{r7, pc}

08012490 <f_lseek>:

FRESULT f_lseek (
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File pointer from top of file */
)
{
 8012490:	b580      	push	{r7, lr}
 8012492:	b090      	sub	sp, #64	@ 0x40
 8012494:	af00      	add	r7, sp, #0
 8012496:	6078      	str	r0, [r7, #4]
 8012498:	6039      	str	r1, [r7, #0]
	FSIZE_t ifptr;
#if _USE_FASTSEEK
	DWORD cl, pcl, ncl, tcl, dsc, tlen, ulen, *tbl;
#endif

	res = validate(&fp->obj, &fs);		/* Check validity of the file object */
 801249a:	687b      	ldr	r3, [r7, #4]
 801249c:	f107 0208 	add.w	r2, r7, #8
 80124a0:	4611      	mov	r1, r2
 80124a2:	4618      	mov	r0, r3
 80124a4:	f7ff fb74 	bl	8011b90 <validate>
 80124a8:	4603      	mov	r3, r0
 80124aa:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
	if (res == FR_OK) res = (FRESULT)fp->err;
 80124ae:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80124b2:	2b00      	cmp	r3, #0
 80124b4:	d103      	bne.n	80124be <f_lseek+0x2e>
 80124b6:	687b      	ldr	r3, [r7, #4]
 80124b8:	7d5b      	ldrb	r3, [r3, #21]
 80124ba:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
#if _FS_EXFAT && !_FS_READONLY
	if (res == FR_OK && fs->fs_type == FS_EXFAT) {
		res = fill_last_frag(&fp->obj, fp->clust, 0xFFFFFFFF);	/* Fill last fragment on the FAT if needed */
	}
#endif
	if (res != FR_OK) LEAVE_FF(fs, res);
 80124be:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80124c2:	2b00      	cmp	r3, #0
 80124c4:	d002      	beq.n	80124cc <f_lseek+0x3c>
 80124c6:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80124ca:	e201      	b.n	80128d0 <f_lseek+0x440>

#if _USE_FASTSEEK
	if (fp->cltbl) {	/* Fast seek */
 80124cc:	687b      	ldr	r3, [r7, #4]
 80124ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80124d0:	2b00      	cmp	r3, #0
 80124d2:	f000 80d9 	beq.w	8012688 <f_lseek+0x1f8>
		if (ofs == CREATE_LINKMAP) {	/* Create CLMT */
 80124d6:	683b      	ldr	r3, [r7, #0]
 80124d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80124dc:	d15a      	bne.n	8012594 <f_lseek+0x104>
			tbl = fp->cltbl;
 80124de:	687b      	ldr	r3, [r7, #4]
 80124e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80124e2:	627b      	str	r3, [r7, #36]	@ 0x24
			tlen = *tbl++; ulen = 2;	/* Given table size and required table size */
 80124e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80124e6:	1d1a      	adds	r2, r3, #4
 80124e8:	627a      	str	r2, [r7, #36]	@ 0x24
 80124ea:	681b      	ldr	r3, [r3, #0]
 80124ec:	617b      	str	r3, [r7, #20]
 80124ee:	2302      	movs	r3, #2
 80124f0:	62bb      	str	r3, [r7, #40]	@ 0x28
			cl = fp->obj.sclust;		/* Origin of the chain */
 80124f2:	687b      	ldr	r3, [r7, #4]
 80124f4:	689b      	ldr	r3, [r3, #8]
 80124f6:	633b      	str	r3, [r7, #48]	@ 0x30
			if (cl) {
 80124f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80124fa:	2b00      	cmp	r3, #0
 80124fc:	d03a      	beq.n	8012574 <f_lseek+0xe4>
				do {
					/* Get a fragment */
					tcl = cl; ncl = 0; ulen += 2;	/* Top, length and used items */
 80124fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012500:	613b      	str	r3, [r7, #16]
 8012502:	2300      	movs	r3, #0
 8012504:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8012506:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012508:	3302      	adds	r3, #2
 801250a:	62bb      	str	r3, [r7, #40]	@ 0x28
					do {
						pcl = cl; ncl++;
 801250c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801250e:	60fb      	str	r3, [r7, #12]
 8012510:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012512:	3301      	adds	r3, #1
 8012514:	62fb      	str	r3, [r7, #44]	@ 0x2c
						cl = get_fat(&fp->obj, cl);
 8012516:	687b      	ldr	r3, [r7, #4]
 8012518:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 801251a:	4618      	mov	r0, r3
 801251c:	f7fd fda3 	bl	8010066 <get_fat>
 8012520:	6338      	str	r0, [r7, #48]	@ 0x30
						if (cl <= 1) ABORT(fs, FR_INT_ERR);
 8012522:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012524:	2b01      	cmp	r3, #1
 8012526:	d804      	bhi.n	8012532 <f_lseek+0xa2>
 8012528:	687b      	ldr	r3, [r7, #4]
 801252a:	2202      	movs	r2, #2
 801252c:	755a      	strb	r2, [r3, #21]
 801252e:	2302      	movs	r3, #2
 8012530:	e1ce      	b.n	80128d0 <f_lseek+0x440>
						if (cl == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8012532:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012534:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012538:	d104      	bne.n	8012544 <f_lseek+0xb4>
 801253a:	687b      	ldr	r3, [r7, #4]
 801253c:	2201      	movs	r2, #1
 801253e:	755a      	strb	r2, [r3, #21]
 8012540:	2301      	movs	r3, #1
 8012542:	e1c5      	b.n	80128d0 <f_lseek+0x440>
					} while (cl == pcl + 1);
 8012544:	68fb      	ldr	r3, [r7, #12]
 8012546:	3301      	adds	r3, #1
 8012548:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801254a:	429a      	cmp	r2, r3
 801254c:	d0de      	beq.n	801250c <f_lseek+0x7c>
					if (ulen <= tlen) {		/* Store the length and top of the fragment */
 801254e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8012550:	697b      	ldr	r3, [r7, #20]
 8012552:	429a      	cmp	r2, r3
 8012554:	d809      	bhi.n	801256a <f_lseek+0xda>
						*tbl++ = ncl; *tbl++ = tcl;
 8012556:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012558:	1d1a      	adds	r2, r3, #4
 801255a:	627a      	str	r2, [r7, #36]	@ 0x24
 801255c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801255e:	601a      	str	r2, [r3, #0]
 8012560:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012562:	1d1a      	adds	r2, r3, #4
 8012564:	627a      	str	r2, [r7, #36]	@ 0x24
 8012566:	693a      	ldr	r2, [r7, #16]
 8012568:	601a      	str	r2, [r3, #0]
					}
				} while (cl < fs->n_fatent);	/* Repeat until end of chain */
 801256a:	68bb      	ldr	r3, [r7, #8]
 801256c:	69db      	ldr	r3, [r3, #28]
 801256e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8012570:	429a      	cmp	r2, r3
 8012572:	d3c4      	bcc.n	80124fe <f_lseek+0x6e>
			}
			*fp->cltbl = ulen;	/* Number of items used */
 8012574:	687b      	ldr	r3, [r7, #4]
 8012576:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012578:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801257a:	601a      	str	r2, [r3, #0]
			if (ulen <= tlen) {
 801257c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801257e:	697b      	ldr	r3, [r7, #20]
 8012580:	429a      	cmp	r2, r3
 8012582:	d803      	bhi.n	801258c <f_lseek+0xfc>
				*tbl = 0;		/* Terminate table */
 8012584:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012586:	2200      	movs	r2, #0
 8012588:	601a      	str	r2, [r3, #0]
 801258a:	e19f      	b.n	80128cc <f_lseek+0x43c>
			} else {
				res = FR_NOT_ENOUGH_CORE;	/* Given table size is smaller than required */
 801258c:	2311      	movs	r3, #17
 801258e:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 8012592:	e19b      	b.n	80128cc <f_lseek+0x43c>
			}
		} else {						/* Fast seek */
			if (ofs > fp->obj.objsize) ofs = fp->obj.objsize;	/* Clip offset at the file size */
 8012594:	687b      	ldr	r3, [r7, #4]
 8012596:	68db      	ldr	r3, [r3, #12]
 8012598:	683a      	ldr	r2, [r7, #0]
 801259a:	429a      	cmp	r2, r3
 801259c:	d902      	bls.n	80125a4 <f_lseek+0x114>
 801259e:	687b      	ldr	r3, [r7, #4]
 80125a0:	68db      	ldr	r3, [r3, #12]
 80125a2:	603b      	str	r3, [r7, #0]
			fp->fptr = ofs;				/* Set file pointer */
 80125a4:	687b      	ldr	r3, [r7, #4]
 80125a6:	683a      	ldr	r2, [r7, #0]
 80125a8:	619a      	str	r2, [r3, #24]
			if (ofs) {
 80125aa:	683b      	ldr	r3, [r7, #0]
 80125ac:	2b00      	cmp	r3, #0
 80125ae:	f000 818d 	beq.w	80128cc <f_lseek+0x43c>
				fp->clust = clmt_clust(fp, ofs - 1);
 80125b2:	683b      	ldr	r3, [r7, #0]
 80125b4:	3b01      	subs	r3, #1
 80125b6:	4619      	mov	r1, r3
 80125b8:	6878      	ldr	r0, [r7, #4]
 80125ba:	f7fe f83e 	bl	801063a <clmt_clust>
 80125be:	4602      	mov	r2, r0
 80125c0:	687b      	ldr	r3, [r7, #4]
 80125c2:	61da      	str	r2, [r3, #28]
				dsc = clust2sect(fs, fp->clust);
 80125c4:	68ba      	ldr	r2, [r7, #8]
 80125c6:	687b      	ldr	r3, [r7, #4]
 80125c8:	69db      	ldr	r3, [r3, #28]
 80125ca:	4619      	mov	r1, r3
 80125cc:	4610      	mov	r0, r2
 80125ce:	f7fd fd2b 	bl	8010028 <clust2sect>
 80125d2:	61b8      	str	r0, [r7, #24]
				if (!dsc) ABORT(fs, FR_INT_ERR);
 80125d4:	69bb      	ldr	r3, [r7, #24]
 80125d6:	2b00      	cmp	r3, #0
 80125d8:	d104      	bne.n	80125e4 <f_lseek+0x154>
 80125da:	687b      	ldr	r3, [r7, #4]
 80125dc:	2202      	movs	r2, #2
 80125de:	755a      	strb	r2, [r3, #21]
 80125e0:	2302      	movs	r3, #2
 80125e2:	e175      	b.n	80128d0 <f_lseek+0x440>
				dsc += (DWORD)((ofs - 1) / SS(fs)) & (fs->csize - 1);
 80125e4:	683b      	ldr	r3, [r7, #0]
 80125e6:	3b01      	subs	r3, #1
 80125e8:	68ba      	ldr	r2, [r7, #8]
 80125ea:	8992      	ldrh	r2, [r2, #12]
 80125ec:	fbb3 f3f2 	udiv	r3, r3, r2
 80125f0:	68ba      	ldr	r2, [r7, #8]
 80125f2:	8952      	ldrh	r2, [r2, #10]
 80125f4:	3a01      	subs	r2, #1
 80125f6:	4013      	ands	r3, r2
 80125f8:	69ba      	ldr	r2, [r7, #24]
 80125fa:	4413      	add	r3, r2
 80125fc:	61bb      	str	r3, [r7, #24]
				if (fp->fptr % SS(fs) && dsc != fp->sect) {	/* Refill sector cache if needed */
 80125fe:	687b      	ldr	r3, [r7, #4]
 8012600:	699b      	ldr	r3, [r3, #24]
 8012602:	68ba      	ldr	r2, [r7, #8]
 8012604:	8992      	ldrh	r2, [r2, #12]
 8012606:	fbb3 f1f2 	udiv	r1, r3, r2
 801260a:	fb01 f202 	mul.w	r2, r1, r2
 801260e:	1a9b      	subs	r3, r3, r2
 8012610:	2b00      	cmp	r3, #0
 8012612:	f000 815b 	beq.w	80128cc <f_lseek+0x43c>
 8012616:	687b      	ldr	r3, [r7, #4]
 8012618:	6a1b      	ldr	r3, [r3, #32]
 801261a:	69ba      	ldr	r2, [r7, #24]
 801261c:	429a      	cmp	r2, r3
 801261e:	f000 8155 	beq.w	80128cc <f_lseek+0x43c>
#if !_FS_TINY
#if !_FS_READONLY
					if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 8012622:	687b      	ldr	r3, [r7, #4]
 8012624:	7d1b      	ldrb	r3, [r3, #20]
 8012626:	b25b      	sxtb	r3, r3
 8012628:	2b00      	cmp	r3, #0
 801262a:	da18      	bge.n	801265e <f_lseek+0x1ce>
						if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 801262c:	68bb      	ldr	r3, [r7, #8]
 801262e:	7858      	ldrb	r0, [r3, #1]
 8012630:	687b      	ldr	r3, [r7, #4]
 8012632:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8012636:	687b      	ldr	r3, [r7, #4]
 8012638:	6a1a      	ldr	r2, [r3, #32]
 801263a:	2301      	movs	r3, #1
 801263c:	f7fd f966 	bl	800f90c <disk_write>
 8012640:	4603      	mov	r3, r0
 8012642:	2b00      	cmp	r3, #0
 8012644:	d004      	beq.n	8012650 <f_lseek+0x1c0>
 8012646:	687b      	ldr	r3, [r7, #4]
 8012648:	2201      	movs	r2, #1
 801264a:	755a      	strb	r2, [r3, #21]
 801264c:	2301      	movs	r3, #1
 801264e:	e13f      	b.n	80128d0 <f_lseek+0x440>
						fp->flag &= (BYTE)~FA_DIRTY;
 8012650:	687b      	ldr	r3, [r7, #4]
 8012652:	7d1b      	ldrb	r3, [r3, #20]
 8012654:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8012658:	b2da      	uxtb	r2, r3
 801265a:	687b      	ldr	r3, [r7, #4]
 801265c:	751a      	strb	r2, [r3, #20]
					}
#endif
					if (disk_read(fs->drv, fp->buf, dsc, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Load current sector */
 801265e:	68bb      	ldr	r3, [r7, #8]
 8012660:	7858      	ldrb	r0, [r3, #1]
 8012662:	687b      	ldr	r3, [r7, #4]
 8012664:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8012668:	2301      	movs	r3, #1
 801266a:	69ba      	ldr	r2, [r7, #24]
 801266c:	f7fd f92e 	bl	800f8cc <disk_read>
 8012670:	4603      	mov	r3, r0
 8012672:	2b00      	cmp	r3, #0
 8012674:	d004      	beq.n	8012680 <f_lseek+0x1f0>
 8012676:	687b      	ldr	r3, [r7, #4]
 8012678:	2201      	movs	r2, #1
 801267a:	755a      	strb	r2, [r3, #21]
 801267c:	2301      	movs	r3, #1
 801267e:	e127      	b.n	80128d0 <f_lseek+0x440>
#endif
					fp->sect = dsc;
 8012680:	687b      	ldr	r3, [r7, #4]
 8012682:	69ba      	ldr	r2, [r7, #24]
 8012684:	621a      	str	r2, [r3, #32]
 8012686:	e121      	b.n	80128cc <f_lseek+0x43c>
	/* Normal Seek */
	{
#if _FS_EXFAT
		if (fs->fs_type != FS_EXFAT && ofs >= 0x100000000) ofs = 0xFFFFFFFF;	/* Clip at 4GiB-1 if at FATxx */
#endif
		if (ofs > fp->obj.objsize && (_FS_READONLY || !(fp->flag & FA_WRITE))) {	/* In read-only mode, clip offset with the file size */
 8012688:	687b      	ldr	r3, [r7, #4]
 801268a:	68db      	ldr	r3, [r3, #12]
 801268c:	683a      	ldr	r2, [r7, #0]
 801268e:	429a      	cmp	r2, r3
 8012690:	d908      	bls.n	80126a4 <f_lseek+0x214>
 8012692:	687b      	ldr	r3, [r7, #4]
 8012694:	7d1b      	ldrb	r3, [r3, #20]
 8012696:	f003 0302 	and.w	r3, r3, #2
 801269a:	2b00      	cmp	r3, #0
 801269c:	d102      	bne.n	80126a4 <f_lseek+0x214>
			ofs = fp->obj.objsize;
 801269e:	687b      	ldr	r3, [r7, #4]
 80126a0:	68db      	ldr	r3, [r3, #12]
 80126a2:	603b      	str	r3, [r7, #0]
		}
		ifptr = fp->fptr;
 80126a4:	687b      	ldr	r3, [r7, #4]
 80126a6:	699b      	ldr	r3, [r3, #24]
 80126a8:	623b      	str	r3, [r7, #32]
		fp->fptr = nsect = 0;
 80126aa:	2300      	movs	r3, #0
 80126ac:	637b      	str	r3, [r7, #52]	@ 0x34
 80126ae:	687b      	ldr	r3, [r7, #4]
 80126b0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80126b2:	619a      	str	r2, [r3, #24]
		if (ofs) {
 80126b4:	683b      	ldr	r3, [r7, #0]
 80126b6:	2b00      	cmp	r3, #0
 80126b8:	f000 80b5 	beq.w	8012826 <f_lseek+0x396>
			bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size (byte) */
 80126bc:	68bb      	ldr	r3, [r7, #8]
 80126be:	895b      	ldrh	r3, [r3, #10]
 80126c0:	461a      	mov	r2, r3
 80126c2:	68bb      	ldr	r3, [r7, #8]
 80126c4:	899b      	ldrh	r3, [r3, #12]
 80126c6:	fb02 f303 	mul.w	r3, r2, r3
 80126ca:	61fb      	str	r3, [r7, #28]
			if (ifptr > 0 &&
 80126cc:	6a3b      	ldr	r3, [r7, #32]
 80126ce:	2b00      	cmp	r3, #0
 80126d0:	d01b      	beq.n	801270a <f_lseek+0x27a>
				(ofs - 1) / bcs >= (ifptr - 1) / bcs) {	/* When seek to same or following cluster, */
 80126d2:	683b      	ldr	r3, [r7, #0]
 80126d4:	1e5a      	subs	r2, r3, #1
 80126d6:	69fb      	ldr	r3, [r7, #28]
 80126d8:	fbb2 f2f3 	udiv	r2, r2, r3
 80126dc:	6a3b      	ldr	r3, [r7, #32]
 80126de:	1e59      	subs	r1, r3, #1
 80126e0:	69fb      	ldr	r3, [r7, #28]
 80126e2:	fbb1 f3f3 	udiv	r3, r1, r3
			if (ifptr > 0 &&
 80126e6:	429a      	cmp	r2, r3
 80126e8:	d30f      	bcc.n	801270a <f_lseek+0x27a>
				fp->fptr = (ifptr - 1) & ~(FSIZE_t)(bcs - 1);	/* start from the current cluster */
 80126ea:	6a3b      	ldr	r3, [r7, #32]
 80126ec:	1e5a      	subs	r2, r3, #1
 80126ee:	69fb      	ldr	r3, [r7, #28]
 80126f0:	425b      	negs	r3, r3
 80126f2:	401a      	ands	r2, r3
 80126f4:	687b      	ldr	r3, [r7, #4]
 80126f6:	619a      	str	r2, [r3, #24]
				ofs -= fp->fptr;
 80126f8:	687b      	ldr	r3, [r7, #4]
 80126fa:	699b      	ldr	r3, [r3, #24]
 80126fc:	683a      	ldr	r2, [r7, #0]
 80126fe:	1ad3      	subs	r3, r2, r3
 8012700:	603b      	str	r3, [r7, #0]
				clst = fp->clust;
 8012702:	687b      	ldr	r3, [r7, #4]
 8012704:	69db      	ldr	r3, [r3, #28]
 8012706:	63bb      	str	r3, [r7, #56]	@ 0x38
 8012708:	e022      	b.n	8012750 <f_lseek+0x2c0>
			} else {									/* When seek to back cluster, */
				clst = fp->obj.sclust;					/* start from the first cluster */
 801270a:	687b      	ldr	r3, [r7, #4]
 801270c:	689b      	ldr	r3, [r3, #8]
 801270e:	63bb      	str	r3, [r7, #56]	@ 0x38
#if !_FS_READONLY
				if (clst == 0) {						/* If no cluster chain, create a new chain */
 8012710:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012712:	2b00      	cmp	r3, #0
 8012714:	d119      	bne.n	801274a <f_lseek+0x2ba>
					clst = create_chain(&fp->obj, 0);
 8012716:	687b      	ldr	r3, [r7, #4]
 8012718:	2100      	movs	r1, #0
 801271a:	4618      	mov	r0, r3
 801271c:	f7fd fef5 	bl	801050a <create_chain>
 8012720:	63b8      	str	r0, [r7, #56]	@ 0x38
					if (clst == 1) ABORT(fs, FR_INT_ERR);
 8012722:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012724:	2b01      	cmp	r3, #1
 8012726:	d104      	bne.n	8012732 <f_lseek+0x2a2>
 8012728:	687b      	ldr	r3, [r7, #4]
 801272a:	2202      	movs	r2, #2
 801272c:	755a      	strb	r2, [r3, #21]
 801272e:	2302      	movs	r3, #2
 8012730:	e0ce      	b.n	80128d0 <f_lseek+0x440>
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8012732:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012734:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012738:	d104      	bne.n	8012744 <f_lseek+0x2b4>
 801273a:	687b      	ldr	r3, [r7, #4]
 801273c:	2201      	movs	r2, #1
 801273e:	755a      	strb	r2, [r3, #21]
 8012740:	2301      	movs	r3, #1
 8012742:	e0c5      	b.n	80128d0 <f_lseek+0x440>
					fp->obj.sclust = clst;
 8012744:	687b      	ldr	r3, [r7, #4]
 8012746:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8012748:	609a      	str	r2, [r3, #8]
				}
#endif
				fp->clust = clst;
 801274a:	687b      	ldr	r3, [r7, #4]
 801274c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801274e:	61da      	str	r2, [r3, #28]
			}
			if (clst != 0) {
 8012750:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012752:	2b00      	cmp	r3, #0
 8012754:	d067      	beq.n	8012826 <f_lseek+0x396>
				while (ofs > bcs) {						/* Cluster following loop */
 8012756:	e03a      	b.n	80127ce <f_lseek+0x33e>
					ofs -= bcs; fp->fptr += bcs;
 8012758:	683a      	ldr	r2, [r7, #0]
 801275a:	69fb      	ldr	r3, [r7, #28]
 801275c:	1ad3      	subs	r3, r2, r3
 801275e:	603b      	str	r3, [r7, #0]
 8012760:	687b      	ldr	r3, [r7, #4]
 8012762:	699a      	ldr	r2, [r3, #24]
 8012764:	69fb      	ldr	r3, [r7, #28]
 8012766:	441a      	add	r2, r3
 8012768:	687b      	ldr	r3, [r7, #4]
 801276a:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
					if (fp->flag & FA_WRITE) {			/* Check if in write mode or not */
 801276c:	687b      	ldr	r3, [r7, #4]
 801276e:	7d1b      	ldrb	r3, [r3, #20]
 8012770:	f003 0302 	and.w	r3, r3, #2
 8012774:	2b00      	cmp	r3, #0
 8012776:	d00b      	beq.n	8012790 <f_lseek+0x300>
						if (_FS_EXFAT && fp->fptr > fp->obj.objsize) {	/* No FAT chain object needs correct objsize to generate FAT value */
							fp->obj.objsize = fp->fptr;
							fp->flag |= FA_MODIFIED;
						}
						clst = create_chain(&fp->obj, clst);	/* Follow chain with forceed stretch */
 8012778:	687b      	ldr	r3, [r7, #4]
 801277a:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 801277c:	4618      	mov	r0, r3
 801277e:	f7fd fec4 	bl	801050a <create_chain>
 8012782:	63b8      	str	r0, [r7, #56]	@ 0x38
						if (clst == 0) {				/* Clip file size in case of disk full */
 8012784:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012786:	2b00      	cmp	r3, #0
 8012788:	d108      	bne.n	801279c <f_lseek+0x30c>
							ofs = 0; break;
 801278a:	2300      	movs	r3, #0
 801278c:	603b      	str	r3, [r7, #0]
 801278e:	e022      	b.n	80127d6 <f_lseek+0x346>
						}
					} else
#endif
					{
						clst = get_fat(&fp->obj, clst);	/* Follow cluster chain if not in write mode */
 8012790:	687b      	ldr	r3, [r7, #4]
 8012792:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8012794:	4618      	mov	r0, r3
 8012796:	f7fd fc66 	bl	8010066 <get_fat>
 801279a:	63b8      	str	r0, [r7, #56]	@ 0x38
					}
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 801279c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801279e:	f1b3 3fff 	cmp.w	r3, #4294967295
 80127a2:	d104      	bne.n	80127ae <f_lseek+0x31e>
 80127a4:	687b      	ldr	r3, [r7, #4]
 80127a6:	2201      	movs	r2, #1
 80127a8:	755a      	strb	r2, [r3, #21]
 80127aa:	2301      	movs	r3, #1
 80127ac:	e090      	b.n	80128d0 <f_lseek+0x440>
					if (clst <= 1 || clst >= fs->n_fatent) ABORT(fs, FR_INT_ERR);
 80127ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80127b0:	2b01      	cmp	r3, #1
 80127b2:	d904      	bls.n	80127be <f_lseek+0x32e>
 80127b4:	68bb      	ldr	r3, [r7, #8]
 80127b6:	69db      	ldr	r3, [r3, #28]
 80127b8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80127ba:	429a      	cmp	r2, r3
 80127bc:	d304      	bcc.n	80127c8 <f_lseek+0x338>
 80127be:	687b      	ldr	r3, [r7, #4]
 80127c0:	2202      	movs	r2, #2
 80127c2:	755a      	strb	r2, [r3, #21]
 80127c4:	2302      	movs	r3, #2
 80127c6:	e083      	b.n	80128d0 <f_lseek+0x440>
					fp->clust = clst;
 80127c8:	687b      	ldr	r3, [r7, #4]
 80127ca:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80127cc:	61da      	str	r2, [r3, #28]
				while (ofs > bcs) {						/* Cluster following loop */
 80127ce:	683a      	ldr	r2, [r7, #0]
 80127d0:	69fb      	ldr	r3, [r7, #28]
 80127d2:	429a      	cmp	r2, r3
 80127d4:	d8c0      	bhi.n	8012758 <f_lseek+0x2c8>
				}
				fp->fptr += ofs;
 80127d6:	687b      	ldr	r3, [r7, #4]
 80127d8:	699a      	ldr	r2, [r3, #24]
 80127da:	683b      	ldr	r3, [r7, #0]
 80127dc:	441a      	add	r2, r3
 80127de:	687b      	ldr	r3, [r7, #4]
 80127e0:	619a      	str	r2, [r3, #24]
				if (ofs % SS(fs)) {
 80127e2:	68bb      	ldr	r3, [r7, #8]
 80127e4:	899b      	ldrh	r3, [r3, #12]
 80127e6:	461a      	mov	r2, r3
 80127e8:	683b      	ldr	r3, [r7, #0]
 80127ea:	fbb3 f1f2 	udiv	r1, r3, r2
 80127ee:	fb01 f202 	mul.w	r2, r1, r2
 80127f2:	1a9b      	subs	r3, r3, r2
 80127f4:	2b00      	cmp	r3, #0
 80127f6:	d016      	beq.n	8012826 <f_lseek+0x396>
					nsect = clust2sect(fs, clst);	/* Current sector */
 80127f8:	68bb      	ldr	r3, [r7, #8]
 80127fa:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80127fc:	4618      	mov	r0, r3
 80127fe:	f7fd fc13 	bl	8010028 <clust2sect>
 8012802:	6378      	str	r0, [r7, #52]	@ 0x34
					if (!nsect) ABORT(fs, FR_INT_ERR);
 8012804:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012806:	2b00      	cmp	r3, #0
 8012808:	d104      	bne.n	8012814 <f_lseek+0x384>
 801280a:	687b      	ldr	r3, [r7, #4]
 801280c:	2202      	movs	r2, #2
 801280e:	755a      	strb	r2, [r3, #21]
 8012810:	2302      	movs	r3, #2
 8012812:	e05d      	b.n	80128d0 <f_lseek+0x440>
					nsect += (DWORD)(ofs / SS(fs));
 8012814:	68bb      	ldr	r3, [r7, #8]
 8012816:	899b      	ldrh	r3, [r3, #12]
 8012818:	461a      	mov	r2, r3
 801281a:	683b      	ldr	r3, [r7, #0]
 801281c:	fbb3 f3f2 	udiv	r3, r3, r2
 8012820:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8012822:	4413      	add	r3, r2
 8012824:	637b      	str	r3, [r7, #52]	@ 0x34
				}
			}
		}
		if (!_FS_READONLY && fp->fptr > fp->obj.objsize) {		/* Set file change flag if the file size is extended */
 8012826:	687b      	ldr	r3, [r7, #4]
 8012828:	699a      	ldr	r2, [r3, #24]
 801282a:	687b      	ldr	r3, [r7, #4]
 801282c:	68db      	ldr	r3, [r3, #12]
 801282e:	429a      	cmp	r2, r3
 8012830:	d90a      	bls.n	8012848 <f_lseek+0x3b8>
			fp->obj.objsize = fp->fptr;
 8012832:	687b      	ldr	r3, [r7, #4]
 8012834:	699a      	ldr	r2, [r3, #24]
 8012836:	687b      	ldr	r3, [r7, #4]
 8012838:	60da      	str	r2, [r3, #12]
			fp->flag |= FA_MODIFIED;
 801283a:	687b      	ldr	r3, [r7, #4]
 801283c:	7d1b      	ldrb	r3, [r3, #20]
 801283e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8012842:	b2da      	uxtb	r2, r3
 8012844:	687b      	ldr	r3, [r7, #4]
 8012846:	751a      	strb	r2, [r3, #20]
		}
		if (fp->fptr % SS(fs) && nsect != fp->sect) {	/* Fill sector cache if needed */
 8012848:	687b      	ldr	r3, [r7, #4]
 801284a:	699b      	ldr	r3, [r3, #24]
 801284c:	68ba      	ldr	r2, [r7, #8]
 801284e:	8992      	ldrh	r2, [r2, #12]
 8012850:	fbb3 f1f2 	udiv	r1, r3, r2
 8012854:	fb01 f202 	mul.w	r2, r1, r2
 8012858:	1a9b      	subs	r3, r3, r2
 801285a:	2b00      	cmp	r3, #0
 801285c:	d036      	beq.n	80128cc <f_lseek+0x43c>
 801285e:	687b      	ldr	r3, [r7, #4]
 8012860:	6a1b      	ldr	r3, [r3, #32]
 8012862:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8012864:	429a      	cmp	r2, r3
 8012866:	d031      	beq.n	80128cc <f_lseek+0x43c>
#if !_FS_TINY
#if !_FS_READONLY
			if (fp->flag & FA_DIRTY) {			/* Write-back dirty sector cache */
 8012868:	687b      	ldr	r3, [r7, #4]
 801286a:	7d1b      	ldrb	r3, [r3, #20]
 801286c:	b25b      	sxtb	r3, r3
 801286e:	2b00      	cmp	r3, #0
 8012870:	da18      	bge.n	80128a4 <f_lseek+0x414>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8012872:	68bb      	ldr	r3, [r7, #8]
 8012874:	7858      	ldrb	r0, [r3, #1]
 8012876:	687b      	ldr	r3, [r7, #4]
 8012878:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 801287c:	687b      	ldr	r3, [r7, #4]
 801287e:	6a1a      	ldr	r2, [r3, #32]
 8012880:	2301      	movs	r3, #1
 8012882:	f7fd f843 	bl	800f90c <disk_write>
 8012886:	4603      	mov	r3, r0
 8012888:	2b00      	cmp	r3, #0
 801288a:	d004      	beq.n	8012896 <f_lseek+0x406>
 801288c:	687b      	ldr	r3, [r7, #4]
 801288e:	2201      	movs	r2, #1
 8012890:	755a      	strb	r2, [r3, #21]
 8012892:	2301      	movs	r3, #1
 8012894:	e01c      	b.n	80128d0 <f_lseek+0x440>
				fp->flag &= (BYTE)~FA_DIRTY;
 8012896:	687b      	ldr	r3, [r7, #4]
 8012898:	7d1b      	ldrb	r3, [r3, #20]
 801289a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801289e:	b2da      	uxtb	r2, r3
 80128a0:	687b      	ldr	r3, [r7, #4]
 80128a2:	751a      	strb	r2, [r3, #20]
			}
#endif
			if (disk_read(fs->drv, fp->buf, nsect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 80128a4:	68bb      	ldr	r3, [r7, #8]
 80128a6:	7858      	ldrb	r0, [r3, #1]
 80128a8:	687b      	ldr	r3, [r7, #4]
 80128aa:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 80128ae:	2301      	movs	r3, #1
 80128b0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80128b2:	f7fd f80b 	bl	800f8cc <disk_read>
 80128b6:	4603      	mov	r3, r0
 80128b8:	2b00      	cmp	r3, #0
 80128ba:	d004      	beq.n	80128c6 <f_lseek+0x436>
 80128bc:	687b      	ldr	r3, [r7, #4]
 80128be:	2201      	movs	r2, #1
 80128c0:	755a      	strb	r2, [r3, #21]
 80128c2:	2301      	movs	r3, #1
 80128c4:	e004      	b.n	80128d0 <f_lseek+0x440>
#endif
			fp->sect = nsect;
 80128c6:	687b      	ldr	r3, [r7, #4]
 80128c8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80128ca:	621a      	str	r2, [r3, #32]
		}
	}

	LEAVE_FF(fs, res);
 80128cc:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
}
 80128d0:	4618      	mov	r0, r3
 80128d2:	3740      	adds	r7, #64	@ 0x40
 80128d4:	46bd      	mov	sp, r7
 80128d6:	bd80      	pop	{r7, pc}

080128d8 <putc_bfd>:
static
void putc_bfd (		/* Buffered write with code conversion */
	putbuff* pb,
	TCHAR c
)
{
 80128d8:	b580      	push	{r7, lr}
 80128da:	b084      	sub	sp, #16
 80128dc:	af00      	add	r7, sp, #0
 80128de:	6078      	str	r0, [r7, #4]
 80128e0:	460b      	mov	r3, r1
 80128e2:	70fb      	strb	r3, [r7, #3]
	UINT bw;
	int i;


	if (_USE_STRFUNC == 2 && c == '\n') {	 /* LF -> CRLF conversion */
 80128e4:	78fb      	ldrb	r3, [r7, #3]
 80128e6:	2b0a      	cmp	r3, #10
 80128e8:	d103      	bne.n	80128f2 <putc_bfd+0x1a>
		putc_bfd(pb, '\r');
 80128ea:	210d      	movs	r1, #13
 80128ec:	6878      	ldr	r0, [r7, #4]
 80128ee:	f7ff fff3 	bl	80128d8 <putc_bfd>
	}

	i = pb->idx;		/* Write index of pb->buf[] */
 80128f2:	687b      	ldr	r3, [r7, #4]
 80128f4:	685b      	ldr	r3, [r3, #4]
 80128f6:	60fb      	str	r3, [r7, #12]
	if (i < 0) return;
 80128f8:	68fb      	ldr	r3, [r7, #12]
 80128fa:	2b00      	cmp	r3, #0
 80128fc:	db25      	blt.n	801294a <putc_bfd+0x72>
	if (c >= 0x100)
		pb->buf[i++] = (BYTE)(c >> 8);
	pb->buf[i++] = (BYTE)c;
#endif
#else							/* Write a character without conversion */
	pb->buf[i++] = (BYTE)c;
 80128fe:	68fb      	ldr	r3, [r7, #12]
 8012900:	1c5a      	adds	r2, r3, #1
 8012902:	60fa      	str	r2, [r7, #12]
 8012904:	687a      	ldr	r2, [r7, #4]
 8012906:	4413      	add	r3, r2
 8012908:	78fa      	ldrb	r2, [r7, #3]
 801290a:	731a      	strb	r2, [r3, #12]
#endif

	if (i >= (int)(sizeof pb->buf) - 3) {	/* Write buffered characters to the file */
 801290c:	68fb      	ldr	r3, [r7, #12]
 801290e:	2b3c      	cmp	r3, #60	@ 0x3c
 8012910:	dd12      	ble.n	8012938 <putc_bfd+0x60>
		f_write(pb->fp, pb->buf, (UINT)i, &bw);
 8012912:	687b      	ldr	r3, [r7, #4]
 8012914:	6818      	ldr	r0, [r3, #0]
 8012916:	687b      	ldr	r3, [r7, #4]
 8012918:	f103 010c 	add.w	r1, r3, #12
 801291c:	68fa      	ldr	r2, [r7, #12]
 801291e:	f107 0308 	add.w	r3, r7, #8
 8012922:	f7ff fb79 	bl	8012018 <f_write>
		i = (bw == (UINT)i) ? 0 : -1;
 8012926:	68ba      	ldr	r2, [r7, #8]
 8012928:	68fb      	ldr	r3, [r7, #12]
 801292a:	429a      	cmp	r2, r3
 801292c:	d101      	bne.n	8012932 <putc_bfd+0x5a>
 801292e:	2300      	movs	r3, #0
 8012930:	e001      	b.n	8012936 <putc_bfd+0x5e>
 8012932:	f04f 33ff 	mov.w	r3, #4294967295
 8012936:	60fb      	str	r3, [r7, #12]
	}
	pb->idx = i;
 8012938:	687b      	ldr	r3, [r7, #4]
 801293a:	68fa      	ldr	r2, [r7, #12]
 801293c:	605a      	str	r2, [r3, #4]
	pb->nchr++;
 801293e:	687b      	ldr	r3, [r7, #4]
 8012940:	689b      	ldr	r3, [r3, #8]
 8012942:	1c5a      	adds	r2, r3, #1
 8012944:	687b      	ldr	r3, [r7, #4]
 8012946:	609a      	str	r2, [r3, #8]
 8012948:	e000      	b.n	801294c <putc_bfd+0x74>
	if (i < 0) return;
 801294a:	bf00      	nop
}
 801294c:	3710      	adds	r7, #16
 801294e:	46bd      	mov	sp, r7
 8012950:	bd80      	pop	{r7, pc}

08012952 <putc_flush>:

static
int putc_flush (		/* Flush left characters in the buffer */
	putbuff* pb
)
{
 8012952:	b580      	push	{r7, lr}
 8012954:	b084      	sub	sp, #16
 8012956:	af00      	add	r7, sp, #0
 8012958:	6078      	str	r0, [r7, #4]
	UINT nw;

	if (   pb->idx >= 0	/* Flush buffered characters to the file */
 801295a:	687b      	ldr	r3, [r7, #4]
 801295c:	685b      	ldr	r3, [r3, #4]
 801295e:	2b00      	cmp	r3, #0
 8012960:	db16      	blt.n	8012990 <putc_flush+0x3e>
		&& f_write(pb->fp, pb->buf, (UINT)pb->idx, &nw) == FR_OK
 8012962:	687b      	ldr	r3, [r7, #4]
 8012964:	6818      	ldr	r0, [r3, #0]
 8012966:	687b      	ldr	r3, [r7, #4]
 8012968:	f103 010c 	add.w	r1, r3, #12
 801296c:	687b      	ldr	r3, [r7, #4]
 801296e:	685b      	ldr	r3, [r3, #4]
 8012970:	461a      	mov	r2, r3
 8012972:	f107 030c 	add.w	r3, r7, #12
 8012976:	f7ff fb4f 	bl	8012018 <f_write>
 801297a:	4603      	mov	r3, r0
 801297c:	2b00      	cmp	r3, #0
 801297e:	d107      	bne.n	8012990 <putc_flush+0x3e>
		&& (UINT)pb->idx == nw) return pb->nchr;
 8012980:	687b      	ldr	r3, [r7, #4]
 8012982:	685b      	ldr	r3, [r3, #4]
 8012984:	68fa      	ldr	r2, [r7, #12]
 8012986:	4293      	cmp	r3, r2
 8012988:	d102      	bne.n	8012990 <putc_flush+0x3e>
 801298a:	687b      	ldr	r3, [r7, #4]
 801298c:	689b      	ldr	r3, [r3, #8]
 801298e:	e001      	b.n	8012994 <putc_flush+0x42>
	return EOF;
 8012990:	f04f 33ff 	mov.w	r3, #4294967295
}
 8012994:	4618      	mov	r0, r3
 8012996:	3710      	adds	r7, #16
 8012998:	46bd      	mov	sp, r7
 801299a:	bd80      	pop	{r7, pc}

0801299c <putc_init>:
static
void putc_init (		/* Initialize write buffer */
	putbuff* pb,
	FIL* fp
)
{
 801299c:	b480      	push	{r7}
 801299e:	b083      	sub	sp, #12
 80129a0:	af00      	add	r7, sp, #0
 80129a2:	6078      	str	r0, [r7, #4]
 80129a4:	6039      	str	r1, [r7, #0]
	pb->fp = fp;
 80129a6:	687b      	ldr	r3, [r7, #4]
 80129a8:	683a      	ldr	r2, [r7, #0]
 80129aa:	601a      	str	r2, [r3, #0]
	pb->nchr = pb->idx = 0;
 80129ac:	687b      	ldr	r3, [r7, #4]
 80129ae:	2200      	movs	r2, #0
 80129b0:	605a      	str	r2, [r3, #4]
 80129b2:	687b      	ldr	r3, [r7, #4]
 80129b4:	685a      	ldr	r2, [r3, #4]
 80129b6:	687b      	ldr	r3, [r7, #4]
 80129b8:	609a      	str	r2, [r3, #8]
}
 80129ba:	bf00      	nop
 80129bc:	370c      	adds	r7, #12
 80129be:	46bd      	mov	sp, r7
 80129c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80129c4:	4770      	bx	lr

080129c6 <f_puts>:

int f_puts (
	const TCHAR* str,	/* Pointer to the string to be output */
	FIL* fp				/* Pointer to the file object */
)
{
 80129c6:	b580      	push	{r7, lr}
 80129c8:	b096      	sub	sp, #88	@ 0x58
 80129ca:	af00      	add	r7, sp, #0
 80129cc:	6078      	str	r0, [r7, #4]
 80129ce:	6039      	str	r1, [r7, #0]
	putbuff pb;


	putc_init(&pb, fp);
 80129d0:	f107 030c 	add.w	r3, r7, #12
 80129d4:	6839      	ldr	r1, [r7, #0]
 80129d6:	4618      	mov	r0, r3
 80129d8:	f7ff ffe0 	bl	801299c <putc_init>
	while (*str) putc_bfd(&pb, *str++);		/* Put the string */
 80129dc:	e009      	b.n	80129f2 <f_puts+0x2c>
 80129de:	687b      	ldr	r3, [r7, #4]
 80129e0:	1c5a      	adds	r2, r3, #1
 80129e2:	607a      	str	r2, [r7, #4]
 80129e4:	781a      	ldrb	r2, [r3, #0]
 80129e6:	f107 030c 	add.w	r3, r7, #12
 80129ea:	4611      	mov	r1, r2
 80129ec:	4618      	mov	r0, r3
 80129ee:	f7ff ff73 	bl	80128d8 <putc_bfd>
 80129f2:	687b      	ldr	r3, [r7, #4]
 80129f4:	781b      	ldrb	r3, [r3, #0]
 80129f6:	2b00      	cmp	r3, #0
 80129f8:	d1f1      	bne.n	80129de <f_puts+0x18>
	return putc_flush(&pb);
 80129fa:	f107 030c 	add.w	r3, r7, #12
 80129fe:	4618      	mov	r0, r3
 8012a00:	f7ff ffa7 	bl	8012952 <putc_flush>
 8012a04:	4603      	mov	r3, r0
}
 8012a06:	4618      	mov	r0, r3
 8012a08:	3758      	adds	r7, #88	@ 0x58
 8012a0a:	46bd      	mov	sp, r7
 8012a0c:	bd80      	pop	{r7, pc}
	...

08012a10 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8012a10:	b480      	push	{r7}
 8012a12:	b087      	sub	sp, #28
 8012a14:	af00      	add	r7, sp, #0
 8012a16:	60f8      	str	r0, [r7, #12]
 8012a18:	60b9      	str	r1, [r7, #8]
 8012a1a:	4613      	mov	r3, r2
 8012a1c:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 8012a1e:	2301      	movs	r3, #1
 8012a20:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 8012a22:	2300      	movs	r3, #0
 8012a24:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 8012a26:	4b1f      	ldr	r3, [pc, #124]	@ (8012aa4 <FATFS_LinkDriverEx+0x94>)
 8012a28:	7a5b      	ldrb	r3, [r3, #9]
 8012a2a:	b2db      	uxtb	r3, r3
 8012a2c:	2b00      	cmp	r3, #0
 8012a2e:	d131      	bne.n	8012a94 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 8012a30:	4b1c      	ldr	r3, [pc, #112]	@ (8012aa4 <FATFS_LinkDriverEx+0x94>)
 8012a32:	7a5b      	ldrb	r3, [r3, #9]
 8012a34:	b2db      	uxtb	r3, r3
 8012a36:	461a      	mov	r2, r3
 8012a38:	4b1a      	ldr	r3, [pc, #104]	@ (8012aa4 <FATFS_LinkDriverEx+0x94>)
 8012a3a:	2100      	movs	r1, #0
 8012a3c:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 8012a3e:	4b19      	ldr	r3, [pc, #100]	@ (8012aa4 <FATFS_LinkDriverEx+0x94>)
 8012a40:	7a5b      	ldrb	r3, [r3, #9]
 8012a42:	b2db      	uxtb	r3, r3
 8012a44:	4a17      	ldr	r2, [pc, #92]	@ (8012aa4 <FATFS_LinkDriverEx+0x94>)
 8012a46:	009b      	lsls	r3, r3, #2
 8012a48:	4413      	add	r3, r2
 8012a4a:	68fa      	ldr	r2, [r7, #12]
 8012a4c:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 8012a4e:	4b15      	ldr	r3, [pc, #84]	@ (8012aa4 <FATFS_LinkDriverEx+0x94>)
 8012a50:	7a5b      	ldrb	r3, [r3, #9]
 8012a52:	b2db      	uxtb	r3, r3
 8012a54:	461a      	mov	r2, r3
 8012a56:	4b13      	ldr	r3, [pc, #76]	@ (8012aa4 <FATFS_LinkDriverEx+0x94>)
 8012a58:	4413      	add	r3, r2
 8012a5a:	79fa      	ldrb	r2, [r7, #7]
 8012a5c:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 8012a5e:	4b11      	ldr	r3, [pc, #68]	@ (8012aa4 <FATFS_LinkDriverEx+0x94>)
 8012a60:	7a5b      	ldrb	r3, [r3, #9]
 8012a62:	b2db      	uxtb	r3, r3
 8012a64:	1c5a      	adds	r2, r3, #1
 8012a66:	b2d1      	uxtb	r1, r2
 8012a68:	4a0e      	ldr	r2, [pc, #56]	@ (8012aa4 <FATFS_LinkDriverEx+0x94>)
 8012a6a:	7251      	strb	r1, [r2, #9]
 8012a6c:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 8012a6e:	7dbb      	ldrb	r3, [r7, #22]
 8012a70:	3330      	adds	r3, #48	@ 0x30
 8012a72:	b2da      	uxtb	r2, r3
 8012a74:	68bb      	ldr	r3, [r7, #8]
 8012a76:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8012a78:	68bb      	ldr	r3, [r7, #8]
 8012a7a:	3301      	adds	r3, #1
 8012a7c:	223a      	movs	r2, #58	@ 0x3a
 8012a7e:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 8012a80:	68bb      	ldr	r3, [r7, #8]
 8012a82:	3302      	adds	r3, #2
 8012a84:	222f      	movs	r2, #47	@ 0x2f
 8012a86:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8012a88:	68bb      	ldr	r3, [r7, #8]
 8012a8a:	3303      	adds	r3, #3
 8012a8c:	2200      	movs	r2, #0
 8012a8e:	701a      	strb	r2, [r3, #0]
    ret = 0;
 8012a90:	2300      	movs	r3, #0
 8012a92:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 8012a94:	7dfb      	ldrb	r3, [r7, #23]
}
 8012a96:	4618      	mov	r0, r3
 8012a98:	371c      	adds	r7, #28
 8012a9a:	46bd      	mov	sp, r7
 8012a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012aa0:	4770      	bx	lr
 8012aa2:	bf00      	nop
 8012aa4:	20002f70 	.word	0x20002f70

08012aa8 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 8012aa8:	b580      	push	{r7, lr}
 8012aaa:	b082      	sub	sp, #8
 8012aac:	af00      	add	r7, sp, #0
 8012aae:	6078      	str	r0, [r7, #4]
 8012ab0:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 8012ab2:	2200      	movs	r2, #0
 8012ab4:	6839      	ldr	r1, [r7, #0]
 8012ab6:	6878      	ldr	r0, [r7, #4]
 8012ab8:	f7ff ffaa 	bl	8012a10 <FATFS_LinkDriverEx>
 8012abc:	4603      	mov	r3, r0
}
 8012abe:	4618      	mov	r0, r3
 8012ac0:	3708      	adds	r7, #8
 8012ac2:	46bd      	mov	sp, r7
 8012ac4:	bd80      	pop	{r7, pc}
	...

08012ac8 <ff_convert>:

WCHAR ff_convert (	/* Converted character, Returns zero on error */
	WCHAR	chr,	/* Character code to be converted */
	UINT	dir		/* 0: Unicode to OEM code, 1: OEM code to Unicode */
)
{
 8012ac8:	b480      	push	{r7}
 8012aca:	b085      	sub	sp, #20
 8012acc:	af00      	add	r7, sp, #0
 8012ace:	4603      	mov	r3, r0
 8012ad0:	6039      	str	r1, [r7, #0]
 8012ad2:	80fb      	strh	r3, [r7, #6]
	WCHAR c;


	if (chr < 0x80) {	/* ASCII */
 8012ad4:	88fb      	ldrh	r3, [r7, #6]
 8012ad6:	2b7f      	cmp	r3, #127	@ 0x7f
 8012ad8:	d802      	bhi.n	8012ae0 <ff_convert+0x18>
		c = chr;
 8012ada:	88fb      	ldrh	r3, [r7, #6]
 8012adc:	81fb      	strh	r3, [r7, #14]
 8012ade:	e025      	b.n	8012b2c <ff_convert+0x64>

	} else {
		if (dir) {		/* OEM code to Unicode */
 8012ae0:	683b      	ldr	r3, [r7, #0]
 8012ae2:	2b00      	cmp	r3, #0
 8012ae4:	d00b      	beq.n	8012afe <ff_convert+0x36>
			c = (chr >= 0x100) ? 0 : Tbl[chr - 0x80];
 8012ae6:	88fb      	ldrh	r3, [r7, #6]
 8012ae8:	2bff      	cmp	r3, #255	@ 0xff
 8012aea:	d805      	bhi.n	8012af8 <ff_convert+0x30>
 8012aec:	88fb      	ldrh	r3, [r7, #6]
 8012aee:	3b80      	subs	r3, #128	@ 0x80
 8012af0:	4a12      	ldr	r2, [pc, #72]	@ (8012b3c <ff_convert+0x74>)
 8012af2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8012af6:	e000      	b.n	8012afa <ff_convert+0x32>
 8012af8:	2300      	movs	r3, #0
 8012afa:	81fb      	strh	r3, [r7, #14]
 8012afc:	e016      	b.n	8012b2c <ff_convert+0x64>

		} else {		/* Unicode to OEM code */
			for (c = 0; c < 0x80; c++) {
 8012afe:	2300      	movs	r3, #0
 8012b00:	81fb      	strh	r3, [r7, #14]
 8012b02:	e009      	b.n	8012b18 <ff_convert+0x50>
				if (chr == Tbl[c]) break;
 8012b04:	89fb      	ldrh	r3, [r7, #14]
 8012b06:	4a0d      	ldr	r2, [pc, #52]	@ (8012b3c <ff_convert+0x74>)
 8012b08:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8012b0c:	88fa      	ldrh	r2, [r7, #6]
 8012b0e:	429a      	cmp	r2, r3
 8012b10:	d006      	beq.n	8012b20 <ff_convert+0x58>
			for (c = 0; c < 0x80; c++) {
 8012b12:	89fb      	ldrh	r3, [r7, #14]
 8012b14:	3301      	adds	r3, #1
 8012b16:	81fb      	strh	r3, [r7, #14]
 8012b18:	89fb      	ldrh	r3, [r7, #14]
 8012b1a:	2b7f      	cmp	r3, #127	@ 0x7f
 8012b1c:	d9f2      	bls.n	8012b04 <ff_convert+0x3c>
 8012b1e:	e000      	b.n	8012b22 <ff_convert+0x5a>
				if (chr == Tbl[c]) break;
 8012b20:	bf00      	nop
			}
			c = (c + 0x80) & 0xFF;
 8012b22:	89fb      	ldrh	r3, [r7, #14]
 8012b24:	3380      	adds	r3, #128	@ 0x80
 8012b26:	b29b      	uxth	r3, r3
 8012b28:	b2db      	uxtb	r3, r3
 8012b2a:	81fb      	strh	r3, [r7, #14]
		}
	}

	return c;
 8012b2c:	89fb      	ldrh	r3, [r7, #14]
}
 8012b2e:	4618      	mov	r0, r3
 8012b30:	3714      	adds	r7, #20
 8012b32:	46bd      	mov	sp, r7
 8012b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012b38:	4770      	bx	lr
 8012b3a:	bf00      	nop
 8012b3c:	08019ce0 	.word	0x08019ce0

08012b40 <ff_wtoupper>:


WCHAR ff_wtoupper (	/* Returns upper converted character */
	WCHAR chr		/* Unicode character to be upper converted (BMP only) */
)
{
 8012b40:	b480      	push	{r7}
 8012b42:	b087      	sub	sp, #28
 8012b44:	af00      	add	r7, sp, #0
 8012b46:	4603      	mov	r3, r0
 8012b48:	80fb      	strh	r3, [r7, #6]
	};
	const WCHAR *p;
	WCHAR bc, nc, cmd;


	p = chr < 0x1000 ? cvt1 : cvt2;
 8012b4a:	88fb      	ldrh	r3, [r7, #6]
 8012b4c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8012b50:	d201      	bcs.n	8012b56 <ff_wtoupper+0x16>
 8012b52:	4b3e      	ldr	r3, [pc, #248]	@ (8012c4c <ff_wtoupper+0x10c>)
 8012b54:	e000      	b.n	8012b58 <ff_wtoupper+0x18>
 8012b56:	4b3e      	ldr	r3, [pc, #248]	@ (8012c50 <ff_wtoupper+0x110>)
 8012b58:	617b      	str	r3, [r7, #20]
	for (;;) {
		bc = *p++;								/* Get block base */
 8012b5a:	697b      	ldr	r3, [r7, #20]
 8012b5c:	1c9a      	adds	r2, r3, #2
 8012b5e:	617a      	str	r2, [r7, #20]
 8012b60:	881b      	ldrh	r3, [r3, #0]
 8012b62:	827b      	strh	r3, [r7, #18]
		if (!bc || chr < bc) break;
 8012b64:	8a7b      	ldrh	r3, [r7, #18]
 8012b66:	2b00      	cmp	r3, #0
 8012b68:	d068      	beq.n	8012c3c <ff_wtoupper+0xfc>
 8012b6a:	88fa      	ldrh	r2, [r7, #6]
 8012b6c:	8a7b      	ldrh	r3, [r7, #18]
 8012b6e:	429a      	cmp	r2, r3
 8012b70:	d364      	bcc.n	8012c3c <ff_wtoupper+0xfc>
		nc = *p++; cmd = nc >> 8; nc &= 0xFF;	/* Get processing command and block size */
 8012b72:	697b      	ldr	r3, [r7, #20]
 8012b74:	1c9a      	adds	r2, r3, #2
 8012b76:	617a      	str	r2, [r7, #20]
 8012b78:	881b      	ldrh	r3, [r3, #0]
 8012b7a:	823b      	strh	r3, [r7, #16]
 8012b7c:	8a3b      	ldrh	r3, [r7, #16]
 8012b7e:	0a1b      	lsrs	r3, r3, #8
 8012b80:	81fb      	strh	r3, [r7, #14]
 8012b82:	8a3b      	ldrh	r3, [r7, #16]
 8012b84:	b2db      	uxtb	r3, r3
 8012b86:	823b      	strh	r3, [r7, #16]
		if (chr < bc + nc) {	/* In the block? */
 8012b88:	88fa      	ldrh	r2, [r7, #6]
 8012b8a:	8a79      	ldrh	r1, [r7, #18]
 8012b8c:	8a3b      	ldrh	r3, [r7, #16]
 8012b8e:	440b      	add	r3, r1
 8012b90:	429a      	cmp	r2, r3
 8012b92:	da49      	bge.n	8012c28 <ff_wtoupper+0xe8>
			switch (cmd) {
 8012b94:	89fb      	ldrh	r3, [r7, #14]
 8012b96:	2b08      	cmp	r3, #8
 8012b98:	d84f      	bhi.n	8012c3a <ff_wtoupper+0xfa>
 8012b9a:	a201      	add	r2, pc, #4	@ (adr r2, 8012ba0 <ff_wtoupper+0x60>)
 8012b9c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012ba0:	08012bc5 	.word	0x08012bc5
 8012ba4:	08012bd7 	.word	0x08012bd7
 8012ba8:	08012bed 	.word	0x08012bed
 8012bac:	08012bf5 	.word	0x08012bf5
 8012bb0:	08012bfd 	.word	0x08012bfd
 8012bb4:	08012c05 	.word	0x08012c05
 8012bb8:	08012c0d 	.word	0x08012c0d
 8012bbc:	08012c15 	.word	0x08012c15
 8012bc0:	08012c1d 	.word	0x08012c1d
			case 0:	chr = p[chr - bc]; break;		/* Table conversion */
 8012bc4:	88fa      	ldrh	r2, [r7, #6]
 8012bc6:	8a7b      	ldrh	r3, [r7, #18]
 8012bc8:	1ad3      	subs	r3, r2, r3
 8012bca:	005b      	lsls	r3, r3, #1
 8012bcc:	697a      	ldr	r2, [r7, #20]
 8012bce:	4413      	add	r3, r2
 8012bd0:	881b      	ldrh	r3, [r3, #0]
 8012bd2:	80fb      	strh	r3, [r7, #6]
 8012bd4:	e027      	b.n	8012c26 <ff_wtoupper+0xe6>
			case 1:	chr -= (chr - bc) & 1; break;	/* Case pairs */
 8012bd6:	88fa      	ldrh	r2, [r7, #6]
 8012bd8:	8a7b      	ldrh	r3, [r7, #18]
 8012bda:	1ad3      	subs	r3, r2, r3
 8012bdc:	b29b      	uxth	r3, r3
 8012bde:	f003 0301 	and.w	r3, r3, #1
 8012be2:	b29b      	uxth	r3, r3
 8012be4:	88fa      	ldrh	r2, [r7, #6]
 8012be6:	1ad3      	subs	r3, r2, r3
 8012be8:	80fb      	strh	r3, [r7, #6]
 8012bea:	e01c      	b.n	8012c26 <ff_wtoupper+0xe6>
			case 2: chr -= 16; break;				/* Shift -16 */
 8012bec:	88fb      	ldrh	r3, [r7, #6]
 8012bee:	3b10      	subs	r3, #16
 8012bf0:	80fb      	strh	r3, [r7, #6]
 8012bf2:	e018      	b.n	8012c26 <ff_wtoupper+0xe6>
			case 3:	chr -= 32; break;				/* Shift -32 */
 8012bf4:	88fb      	ldrh	r3, [r7, #6]
 8012bf6:	3b20      	subs	r3, #32
 8012bf8:	80fb      	strh	r3, [r7, #6]
 8012bfa:	e014      	b.n	8012c26 <ff_wtoupper+0xe6>
			case 4:	chr -= 48; break;				/* Shift -48 */
 8012bfc:	88fb      	ldrh	r3, [r7, #6]
 8012bfe:	3b30      	subs	r3, #48	@ 0x30
 8012c00:	80fb      	strh	r3, [r7, #6]
 8012c02:	e010      	b.n	8012c26 <ff_wtoupper+0xe6>
			case 5:	chr -= 26; break;				/* Shift -26 */
 8012c04:	88fb      	ldrh	r3, [r7, #6]
 8012c06:	3b1a      	subs	r3, #26
 8012c08:	80fb      	strh	r3, [r7, #6]
 8012c0a:	e00c      	b.n	8012c26 <ff_wtoupper+0xe6>
			case 6:	chr += 8; break;				/* Shift +8 */
 8012c0c:	88fb      	ldrh	r3, [r7, #6]
 8012c0e:	3308      	adds	r3, #8
 8012c10:	80fb      	strh	r3, [r7, #6]
 8012c12:	e008      	b.n	8012c26 <ff_wtoupper+0xe6>
			case 7: chr -= 80; break;				/* Shift -80 */
 8012c14:	88fb      	ldrh	r3, [r7, #6]
 8012c16:	3b50      	subs	r3, #80	@ 0x50
 8012c18:	80fb      	strh	r3, [r7, #6]
 8012c1a:	e004      	b.n	8012c26 <ff_wtoupper+0xe6>
			case 8:	chr -= 0x1C60; break;			/* Shift -0x1C60 */
 8012c1c:	88fb      	ldrh	r3, [r7, #6]
 8012c1e:	f5a3 53e3 	sub.w	r3, r3, #7264	@ 0x1c60
 8012c22:	80fb      	strh	r3, [r7, #6]
 8012c24:	bf00      	nop
			}
			break;
 8012c26:	e008      	b.n	8012c3a <ff_wtoupper+0xfa>
		}
		if (!cmd) p += nc;
 8012c28:	89fb      	ldrh	r3, [r7, #14]
 8012c2a:	2b00      	cmp	r3, #0
 8012c2c:	d195      	bne.n	8012b5a <ff_wtoupper+0x1a>
 8012c2e:	8a3b      	ldrh	r3, [r7, #16]
 8012c30:	005b      	lsls	r3, r3, #1
 8012c32:	697a      	ldr	r2, [r7, #20]
 8012c34:	4413      	add	r3, r2
 8012c36:	617b      	str	r3, [r7, #20]
		bc = *p++;								/* Get block base */
 8012c38:	e78f      	b.n	8012b5a <ff_wtoupper+0x1a>
			break;
 8012c3a:	bf00      	nop
	}

	return chr;
 8012c3c:	88fb      	ldrh	r3, [r7, #6]
}
 8012c3e:	4618      	mov	r0, r3
 8012c40:	371c      	adds	r7, #28
 8012c42:	46bd      	mov	sp, r7
 8012c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012c48:	4770      	bx	lr
 8012c4a:	bf00      	nop
 8012c4c:	08019de0 	.word	0x08019de0
 8012c50:	08019fd4 	.word	0x08019fd4

08012c54 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8012c54:	b580      	push	{r7, lr}
 8012c56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8012c58:	2200      	movs	r2, #0
 8012c5a:	4912      	ldr	r1, [pc, #72]	@ (8012ca4 <MX_USB_DEVICE_Init+0x50>)
 8012c5c:	4812      	ldr	r0, [pc, #72]	@ (8012ca8 <MX_USB_DEVICE_Init+0x54>)
 8012c5e:	f7fb fad3 	bl	800e208 <USBD_Init>
 8012c62:	4603      	mov	r3, r0
 8012c64:	2b00      	cmp	r3, #0
 8012c66:	d001      	beq.n	8012c6c <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8012c68:	f7ee feae 	bl	80019c8 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8012c6c:	490f      	ldr	r1, [pc, #60]	@ (8012cac <MX_USB_DEVICE_Init+0x58>)
 8012c6e:	480e      	ldr	r0, [pc, #56]	@ (8012ca8 <MX_USB_DEVICE_Init+0x54>)
 8012c70:	f7fb fafa 	bl	800e268 <USBD_RegisterClass>
 8012c74:	4603      	mov	r3, r0
 8012c76:	2b00      	cmp	r3, #0
 8012c78:	d001      	beq.n	8012c7e <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8012c7a:	f7ee fea5 	bl	80019c8 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 8012c7e:	490c      	ldr	r1, [pc, #48]	@ (8012cb0 <MX_USB_DEVICE_Init+0x5c>)
 8012c80:	4809      	ldr	r0, [pc, #36]	@ (8012ca8 <MX_USB_DEVICE_Init+0x54>)
 8012c82:	f7fb f9f1 	bl	800e068 <USBD_CDC_RegisterInterface>
 8012c86:	4603      	mov	r3, r0
 8012c88:	2b00      	cmp	r3, #0
 8012c8a:	d001      	beq.n	8012c90 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8012c8c:	f7ee fe9c 	bl	80019c8 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8012c90:	4805      	ldr	r0, [pc, #20]	@ (8012ca8 <MX_USB_DEVICE_Init+0x54>)
 8012c92:	f7fb fb1f 	bl	800e2d4 <USBD_Start>
 8012c96:	4603      	mov	r3, r0
 8012c98:	2b00      	cmp	r3, #0
 8012c9a:	d001      	beq.n	8012ca0 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8012c9c:	f7ee fe94 	bl	80019c8 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8012ca0:	bf00      	nop
 8012ca2:	bd80      	pop	{r7, pc}
 8012ca4:	200001f0 	.word	0x200001f0
 8012ca8:	20002f7c 	.word	0x20002f7c
 8012cac:	2000015c 	.word	0x2000015c
 8012cb0:	200001dc 	.word	0x200001dc

08012cb4 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8012cb4:	b580      	push	{r7, lr}
 8012cb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8012cb8:	2200      	movs	r2, #0
 8012cba:	4905      	ldr	r1, [pc, #20]	@ (8012cd0 <CDC_Init_FS+0x1c>)
 8012cbc:	4805      	ldr	r0, [pc, #20]	@ (8012cd4 <CDC_Init_FS+0x20>)
 8012cbe:	f7fb f9ed 	bl	800e09c <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8012cc2:	4905      	ldr	r1, [pc, #20]	@ (8012cd8 <CDC_Init_FS+0x24>)
 8012cc4:	4803      	ldr	r0, [pc, #12]	@ (8012cd4 <CDC_Init_FS+0x20>)
 8012cc6:	f7fb fa0b 	bl	800e0e0 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 8012cca:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8012ccc:	4618      	mov	r0, r3
 8012cce:	bd80      	pop	{r7, pc}
 8012cd0:	20003a58 	.word	0x20003a58
 8012cd4:	20002f7c 	.word	0x20002f7c
 8012cd8:	20003258 	.word	0x20003258

08012cdc <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8012cdc:	b480      	push	{r7}
 8012cde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8012ce0:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 8012ce2:	4618      	mov	r0, r3
 8012ce4:	46bd      	mov	sp, r7
 8012ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012cea:	4770      	bx	lr

08012cec <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8012cec:	b480      	push	{r7}
 8012cee:	b083      	sub	sp, #12
 8012cf0:	af00      	add	r7, sp, #0
 8012cf2:	4603      	mov	r3, r0
 8012cf4:	6039      	str	r1, [r7, #0]
 8012cf6:	71fb      	strb	r3, [r7, #7]
 8012cf8:	4613      	mov	r3, r2
 8012cfa:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 8012cfc:	79fb      	ldrb	r3, [r7, #7]
 8012cfe:	2b23      	cmp	r3, #35	@ 0x23
 8012d00:	d84a      	bhi.n	8012d98 <CDC_Control_FS+0xac>
 8012d02:	a201      	add	r2, pc, #4	@ (adr r2, 8012d08 <CDC_Control_FS+0x1c>)
 8012d04:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012d08:	08012d99 	.word	0x08012d99
 8012d0c:	08012d99 	.word	0x08012d99
 8012d10:	08012d99 	.word	0x08012d99
 8012d14:	08012d99 	.word	0x08012d99
 8012d18:	08012d99 	.word	0x08012d99
 8012d1c:	08012d99 	.word	0x08012d99
 8012d20:	08012d99 	.word	0x08012d99
 8012d24:	08012d99 	.word	0x08012d99
 8012d28:	08012d99 	.word	0x08012d99
 8012d2c:	08012d99 	.word	0x08012d99
 8012d30:	08012d99 	.word	0x08012d99
 8012d34:	08012d99 	.word	0x08012d99
 8012d38:	08012d99 	.word	0x08012d99
 8012d3c:	08012d99 	.word	0x08012d99
 8012d40:	08012d99 	.word	0x08012d99
 8012d44:	08012d99 	.word	0x08012d99
 8012d48:	08012d99 	.word	0x08012d99
 8012d4c:	08012d99 	.word	0x08012d99
 8012d50:	08012d99 	.word	0x08012d99
 8012d54:	08012d99 	.word	0x08012d99
 8012d58:	08012d99 	.word	0x08012d99
 8012d5c:	08012d99 	.word	0x08012d99
 8012d60:	08012d99 	.word	0x08012d99
 8012d64:	08012d99 	.word	0x08012d99
 8012d68:	08012d99 	.word	0x08012d99
 8012d6c:	08012d99 	.word	0x08012d99
 8012d70:	08012d99 	.word	0x08012d99
 8012d74:	08012d99 	.word	0x08012d99
 8012d78:	08012d99 	.word	0x08012d99
 8012d7c:	08012d99 	.word	0x08012d99
 8012d80:	08012d99 	.word	0x08012d99
 8012d84:	08012d99 	.word	0x08012d99
 8012d88:	08012d99 	.word	0x08012d99
 8012d8c:	08012d99 	.word	0x08012d99
 8012d90:	08012d99 	.word	0x08012d99
 8012d94:	08012d99 	.word	0x08012d99
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 8012d98:	bf00      	nop
  }

  return (USBD_OK);
 8012d9a:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8012d9c:	4618      	mov	r0, r3
 8012d9e:	370c      	adds	r7, #12
 8012da0:	46bd      	mov	sp, r7
 8012da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012da6:	4770      	bx	lr

08012da8 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8012da8:	b580      	push	{r7, lr}
 8012daa:	b082      	sub	sp, #8
 8012dac:	af00      	add	r7, sp, #0
 8012dae:	6078      	str	r0, [r7, #4]
 8012db0:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8012db2:	6879      	ldr	r1, [r7, #4]
 8012db4:	4805      	ldr	r0, [pc, #20]	@ (8012dcc <CDC_Receive_FS+0x24>)
 8012db6:	f7fb f993 	bl	800e0e0 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8012dba:	4804      	ldr	r0, [pc, #16]	@ (8012dcc <CDC_Receive_FS+0x24>)
 8012dbc:	f7fb f9ee 	bl	800e19c <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 8012dc0:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 8012dc2:	4618      	mov	r0, r3
 8012dc4:	3708      	adds	r7, #8
 8012dc6:	46bd      	mov	sp, r7
 8012dc8:	bd80      	pop	{r7, pc}
 8012dca:	bf00      	nop
 8012dcc:	20002f7c 	.word	0x20002f7c

08012dd0 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 8012dd0:	b580      	push	{r7, lr}
 8012dd2:	b084      	sub	sp, #16
 8012dd4:	af00      	add	r7, sp, #0
 8012dd6:	6078      	str	r0, [r7, #4]
 8012dd8:	460b      	mov	r3, r1
 8012dda:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 8012ddc:	2300      	movs	r3, #0
 8012dde:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 8012de0:	4b0d      	ldr	r3, [pc, #52]	@ (8012e18 <CDC_Transmit_FS+0x48>)
 8012de2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8012de6:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 8012de8:	68bb      	ldr	r3, [r7, #8]
 8012dea:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8012dee:	2b00      	cmp	r3, #0
 8012df0:	d001      	beq.n	8012df6 <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 8012df2:	2301      	movs	r3, #1
 8012df4:	e00b      	b.n	8012e0e <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 8012df6:	887b      	ldrh	r3, [r7, #2]
 8012df8:	461a      	mov	r2, r3
 8012dfa:	6879      	ldr	r1, [r7, #4]
 8012dfc:	4806      	ldr	r0, [pc, #24]	@ (8012e18 <CDC_Transmit_FS+0x48>)
 8012dfe:	f7fb f94d 	bl	800e09c <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 8012e02:	4805      	ldr	r0, [pc, #20]	@ (8012e18 <CDC_Transmit_FS+0x48>)
 8012e04:	f7fb f98a 	bl	800e11c <USBD_CDC_TransmitPacket>
 8012e08:	4603      	mov	r3, r0
 8012e0a:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 8012e0c:	7bfb      	ldrb	r3, [r7, #15]
}
 8012e0e:	4618      	mov	r0, r3
 8012e10:	3710      	adds	r7, #16
 8012e12:	46bd      	mov	sp, r7
 8012e14:	bd80      	pop	{r7, pc}
 8012e16:	bf00      	nop
 8012e18:	20002f7c 	.word	0x20002f7c

08012e1c <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 8012e1c:	b480      	push	{r7}
 8012e1e:	b087      	sub	sp, #28
 8012e20:	af00      	add	r7, sp, #0
 8012e22:	60f8      	str	r0, [r7, #12]
 8012e24:	60b9      	str	r1, [r7, #8]
 8012e26:	4613      	mov	r3, r2
 8012e28:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 8012e2a:	2300      	movs	r3, #0
 8012e2c:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 8012e2e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8012e32:	4618      	mov	r0, r3
 8012e34:	371c      	adds	r7, #28
 8012e36:	46bd      	mov	sp, r7
 8012e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012e3c:	4770      	bx	lr
	...

08012e40 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8012e40:	b480      	push	{r7}
 8012e42:	b083      	sub	sp, #12
 8012e44:	af00      	add	r7, sp, #0
 8012e46:	4603      	mov	r3, r0
 8012e48:	6039      	str	r1, [r7, #0]
 8012e4a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8012e4c:	683b      	ldr	r3, [r7, #0]
 8012e4e:	2212      	movs	r2, #18
 8012e50:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 8012e52:	4b03      	ldr	r3, [pc, #12]	@ (8012e60 <USBD_FS_DeviceDescriptor+0x20>)
}
 8012e54:	4618      	mov	r0, r3
 8012e56:	370c      	adds	r7, #12
 8012e58:	46bd      	mov	sp, r7
 8012e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012e5e:	4770      	bx	lr
 8012e60:	2000020c 	.word	0x2000020c

08012e64 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8012e64:	b480      	push	{r7}
 8012e66:	b083      	sub	sp, #12
 8012e68:	af00      	add	r7, sp, #0
 8012e6a:	4603      	mov	r3, r0
 8012e6c:	6039      	str	r1, [r7, #0]
 8012e6e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8012e70:	683b      	ldr	r3, [r7, #0]
 8012e72:	2204      	movs	r2, #4
 8012e74:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8012e76:	4b03      	ldr	r3, [pc, #12]	@ (8012e84 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8012e78:	4618      	mov	r0, r3
 8012e7a:	370c      	adds	r7, #12
 8012e7c:	46bd      	mov	sp, r7
 8012e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012e82:	4770      	bx	lr
 8012e84:	20000220 	.word	0x20000220

08012e88 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8012e88:	b580      	push	{r7, lr}
 8012e8a:	b082      	sub	sp, #8
 8012e8c:	af00      	add	r7, sp, #0
 8012e8e:	4603      	mov	r3, r0
 8012e90:	6039      	str	r1, [r7, #0]
 8012e92:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8012e94:	79fb      	ldrb	r3, [r7, #7]
 8012e96:	2b00      	cmp	r3, #0
 8012e98:	d105      	bne.n	8012ea6 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8012e9a:	683a      	ldr	r2, [r7, #0]
 8012e9c:	4907      	ldr	r1, [pc, #28]	@ (8012ebc <USBD_FS_ProductStrDescriptor+0x34>)
 8012e9e:	4808      	ldr	r0, [pc, #32]	@ (8012ec0 <USBD_FS_ProductStrDescriptor+0x38>)
 8012ea0:	f7fc fbde 	bl	800f660 <USBD_GetString>
 8012ea4:	e004      	b.n	8012eb0 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8012ea6:	683a      	ldr	r2, [r7, #0]
 8012ea8:	4904      	ldr	r1, [pc, #16]	@ (8012ebc <USBD_FS_ProductStrDescriptor+0x34>)
 8012eaa:	4805      	ldr	r0, [pc, #20]	@ (8012ec0 <USBD_FS_ProductStrDescriptor+0x38>)
 8012eac:	f7fc fbd8 	bl	800f660 <USBD_GetString>
  }
  return USBD_StrDesc;
 8012eb0:	4b02      	ldr	r3, [pc, #8]	@ (8012ebc <USBD_FS_ProductStrDescriptor+0x34>)
}
 8012eb2:	4618      	mov	r0, r3
 8012eb4:	3708      	adds	r7, #8
 8012eb6:	46bd      	mov	sp, r7
 8012eb8:	bd80      	pop	{r7, pc}
 8012eba:	bf00      	nop
 8012ebc:	20004258 	.word	0x20004258
 8012ec0:	08018464 	.word	0x08018464

08012ec4 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8012ec4:	b580      	push	{r7, lr}
 8012ec6:	b082      	sub	sp, #8
 8012ec8:	af00      	add	r7, sp, #0
 8012eca:	4603      	mov	r3, r0
 8012ecc:	6039      	str	r1, [r7, #0]
 8012ece:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8012ed0:	683a      	ldr	r2, [r7, #0]
 8012ed2:	4904      	ldr	r1, [pc, #16]	@ (8012ee4 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8012ed4:	4804      	ldr	r0, [pc, #16]	@ (8012ee8 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 8012ed6:	f7fc fbc3 	bl	800f660 <USBD_GetString>
  return USBD_StrDesc;
 8012eda:	4b02      	ldr	r3, [pc, #8]	@ (8012ee4 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8012edc:	4618      	mov	r0, r3
 8012ede:	3708      	adds	r7, #8
 8012ee0:	46bd      	mov	sp, r7
 8012ee2:	bd80      	pop	{r7, pc}
 8012ee4:	20004258 	.word	0x20004258
 8012ee8:	0801847c 	.word	0x0801847c

08012eec <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8012eec:	b580      	push	{r7, lr}
 8012eee:	b082      	sub	sp, #8
 8012ef0:	af00      	add	r7, sp, #0
 8012ef2:	4603      	mov	r3, r0
 8012ef4:	6039      	str	r1, [r7, #0]
 8012ef6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8012ef8:	683b      	ldr	r3, [r7, #0]
 8012efa:	221a      	movs	r2, #26
 8012efc:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8012efe:	f000 f843 	bl	8012f88 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 8012f02:	4b02      	ldr	r3, [pc, #8]	@ (8012f0c <USBD_FS_SerialStrDescriptor+0x20>)
}
 8012f04:	4618      	mov	r0, r3
 8012f06:	3708      	adds	r7, #8
 8012f08:	46bd      	mov	sp, r7
 8012f0a:	bd80      	pop	{r7, pc}
 8012f0c:	20000224 	.word	0x20000224

08012f10 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8012f10:	b580      	push	{r7, lr}
 8012f12:	b082      	sub	sp, #8
 8012f14:	af00      	add	r7, sp, #0
 8012f16:	4603      	mov	r3, r0
 8012f18:	6039      	str	r1, [r7, #0]
 8012f1a:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8012f1c:	79fb      	ldrb	r3, [r7, #7]
 8012f1e:	2b00      	cmp	r3, #0
 8012f20:	d105      	bne.n	8012f2e <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8012f22:	683a      	ldr	r2, [r7, #0]
 8012f24:	4907      	ldr	r1, [pc, #28]	@ (8012f44 <USBD_FS_ConfigStrDescriptor+0x34>)
 8012f26:	4808      	ldr	r0, [pc, #32]	@ (8012f48 <USBD_FS_ConfigStrDescriptor+0x38>)
 8012f28:	f7fc fb9a 	bl	800f660 <USBD_GetString>
 8012f2c:	e004      	b.n	8012f38 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8012f2e:	683a      	ldr	r2, [r7, #0]
 8012f30:	4904      	ldr	r1, [pc, #16]	@ (8012f44 <USBD_FS_ConfigStrDescriptor+0x34>)
 8012f32:	4805      	ldr	r0, [pc, #20]	@ (8012f48 <USBD_FS_ConfigStrDescriptor+0x38>)
 8012f34:	f7fc fb94 	bl	800f660 <USBD_GetString>
  }
  return USBD_StrDesc;
 8012f38:	4b02      	ldr	r3, [pc, #8]	@ (8012f44 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 8012f3a:	4618      	mov	r0, r3
 8012f3c:	3708      	adds	r7, #8
 8012f3e:	46bd      	mov	sp, r7
 8012f40:	bd80      	pop	{r7, pc}
 8012f42:	bf00      	nop
 8012f44:	20004258 	.word	0x20004258
 8012f48:	08018490 	.word	0x08018490

08012f4c <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8012f4c:	b580      	push	{r7, lr}
 8012f4e:	b082      	sub	sp, #8
 8012f50:	af00      	add	r7, sp, #0
 8012f52:	4603      	mov	r3, r0
 8012f54:	6039      	str	r1, [r7, #0]
 8012f56:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8012f58:	79fb      	ldrb	r3, [r7, #7]
 8012f5a:	2b00      	cmp	r3, #0
 8012f5c:	d105      	bne.n	8012f6a <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8012f5e:	683a      	ldr	r2, [r7, #0]
 8012f60:	4907      	ldr	r1, [pc, #28]	@ (8012f80 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8012f62:	4808      	ldr	r0, [pc, #32]	@ (8012f84 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8012f64:	f7fc fb7c 	bl	800f660 <USBD_GetString>
 8012f68:	e004      	b.n	8012f74 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8012f6a:	683a      	ldr	r2, [r7, #0]
 8012f6c:	4904      	ldr	r1, [pc, #16]	@ (8012f80 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8012f6e:	4805      	ldr	r0, [pc, #20]	@ (8012f84 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8012f70:	f7fc fb76 	bl	800f660 <USBD_GetString>
  }
  return USBD_StrDesc;
 8012f74:	4b02      	ldr	r3, [pc, #8]	@ (8012f80 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 8012f76:	4618      	mov	r0, r3
 8012f78:	3708      	adds	r7, #8
 8012f7a:	46bd      	mov	sp, r7
 8012f7c:	bd80      	pop	{r7, pc}
 8012f7e:	bf00      	nop
 8012f80:	20004258 	.word	0x20004258
 8012f84:	0801849c 	.word	0x0801849c

08012f88 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8012f88:	b580      	push	{r7, lr}
 8012f8a:	b084      	sub	sp, #16
 8012f8c:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8012f8e:	4b0f      	ldr	r3, [pc, #60]	@ (8012fcc <Get_SerialNum+0x44>)
 8012f90:	681b      	ldr	r3, [r3, #0]
 8012f92:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8012f94:	4b0e      	ldr	r3, [pc, #56]	@ (8012fd0 <Get_SerialNum+0x48>)
 8012f96:	681b      	ldr	r3, [r3, #0]
 8012f98:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8012f9a:	4b0e      	ldr	r3, [pc, #56]	@ (8012fd4 <Get_SerialNum+0x4c>)
 8012f9c:	681b      	ldr	r3, [r3, #0]
 8012f9e:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8012fa0:	68fa      	ldr	r2, [r7, #12]
 8012fa2:	687b      	ldr	r3, [r7, #4]
 8012fa4:	4413      	add	r3, r2
 8012fa6:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8012fa8:	68fb      	ldr	r3, [r7, #12]
 8012faa:	2b00      	cmp	r3, #0
 8012fac:	d009      	beq.n	8012fc2 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8012fae:	2208      	movs	r2, #8
 8012fb0:	4909      	ldr	r1, [pc, #36]	@ (8012fd8 <Get_SerialNum+0x50>)
 8012fb2:	68f8      	ldr	r0, [r7, #12]
 8012fb4:	f000 f814 	bl	8012fe0 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8012fb8:	2204      	movs	r2, #4
 8012fba:	4908      	ldr	r1, [pc, #32]	@ (8012fdc <Get_SerialNum+0x54>)
 8012fbc:	68b8      	ldr	r0, [r7, #8]
 8012fbe:	f000 f80f 	bl	8012fe0 <IntToUnicode>
  }
}
 8012fc2:	bf00      	nop
 8012fc4:	3710      	adds	r7, #16
 8012fc6:	46bd      	mov	sp, r7
 8012fc8:	bd80      	pop	{r7, pc}
 8012fca:	bf00      	nop
 8012fcc:	1fff7a10 	.word	0x1fff7a10
 8012fd0:	1fff7a14 	.word	0x1fff7a14
 8012fd4:	1fff7a18 	.word	0x1fff7a18
 8012fd8:	20000226 	.word	0x20000226
 8012fdc:	20000236 	.word	0x20000236

08012fe0 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8012fe0:	b480      	push	{r7}
 8012fe2:	b087      	sub	sp, #28
 8012fe4:	af00      	add	r7, sp, #0
 8012fe6:	60f8      	str	r0, [r7, #12]
 8012fe8:	60b9      	str	r1, [r7, #8]
 8012fea:	4613      	mov	r3, r2
 8012fec:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8012fee:	2300      	movs	r3, #0
 8012ff0:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8012ff2:	2300      	movs	r3, #0
 8012ff4:	75fb      	strb	r3, [r7, #23]
 8012ff6:	e027      	b.n	8013048 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8012ff8:	68fb      	ldr	r3, [r7, #12]
 8012ffa:	0f1b      	lsrs	r3, r3, #28
 8012ffc:	2b09      	cmp	r3, #9
 8012ffe:	d80b      	bhi.n	8013018 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8013000:	68fb      	ldr	r3, [r7, #12]
 8013002:	0f1b      	lsrs	r3, r3, #28
 8013004:	b2da      	uxtb	r2, r3
 8013006:	7dfb      	ldrb	r3, [r7, #23]
 8013008:	005b      	lsls	r3, r3, #1
 801300a:	4619      	mov	r1, r3
 801300c:	68bb      	ldr	r3, [r7, #8]
 801300e:	440b      	add	r3, r1
 8013010:	3230      	adds	r2, #48	@ 0x30
 8013012:	b2d2      	uxtb	r2, r2
 8013014:	701a      	strb	r2, [r3, #0]
 8013016:	e00a      	b.n	801302e <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8013018:	68fb      	ldr	r3, [r7, #12]
 801301a:	0f1b      	lsrs	r3, r3, #28
 801301c:	b2da      	uxtb	r2, r3
 801301e:	7dfb      	ldrb	r3, [r7, #23]
 8013020:	005b      	lsls	r3, r3, #1
 8013022:	4619      	mov	r1, r3
 8013024:	68bb      	ldr	r3, [r7, #8]
 8013026:	440b      	add	r3, r1
 8013028:	3237      	adds	r2, #55	@ 0x37
 801302a:	b2d2      	uxtb	r2, r2
 801302c:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 801302e:	68fb      	ldr	r3, [r7, #12]
 8013030:	011b      	lsls	r3, r3, #4
 8013032:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8013034:	7dfb      	ldrb	r3, [r7, #23]
 8013036:	005b      	lsls	r3, r3, #1
 8013038:	3301      	adds	r3, #1
 801303a:	68ba      	ldr	r2, [r7, #8]
 801303c:	4413      	add	r3, r2
 801303e:	2200      	movs	r2, #0
 8013040:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8013042:	7dfb      	ldrb	r3, [r7, #23]
 8013044:	3301      	adds	r3, #1
 8013046:	75fb      	strb	r3, [r7, #23]
 8013048:	7dfa      	ldrb	r2, [r7, #23]
 801304a:	79fb      	ldrb	r3, [r7, #7]
 801304c:	429a      	cmp	r2, r3
 801304e:	d3d3      	bcc.n	8012ff8 <IntToUnicode+0x18>
  }
}
 8013050:	bf00      	nop
 8013052:	bf00      	nop
 8013054:	371c      	adds	r7, #28
 8013056:	46bd      	mov	sp, r7
 8013058:	f85d 7b04 	ldr.w	r7, [sp], #4
 801305c:	4770      	bx	lr
	...

08013060 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8013060:	b580      	push	{r7, lr}
 8013062:	b08a      	sub	sp, #40	@ 0x28
 8013064:	af00      	add	r7, sp, #0
 8013066:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8013068:	f107 0314 	add.w	r3, r7, #20
 801306c:	2200      	movs	r2, #0
 801306e:	601a      	str	r2, [r3, #0]
 8013070:	605a      	str	r2, [r3, #4]
 8013072:	609a      	str	r2, [r3, #8]
 8013074:	60da      	str	r2, [r3, #12]
 8013076:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 8013078:	687b      	ldr	r3, [r7, #4]
 801307a:	681b      	ldr	r3, [r3, #0]
 801307c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8013080:	d13a      	bne.n	80130f8 <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8013082:	2300      	movs	r3, #0
 8013084:	613b      	str	r3, [r7, #16]
 8013086:	4b1e      	ldr	r3, [pc, #120]	@ (8013100 <HAL_PCD_MspInit+0xa0>)
 8013088:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801308a:	4a1d      	ldr	r2, [pc, #116]	@ (8013100 <HAL_PCD_MspInit+0xa0>)
 801308c:	f043 0301 	orr.w	r3, r3, #1
 8013090:	6313      	str	r3, [r2, #48]	@ 0x30
 8013092:	4b1b      	ldr	r3, [pc, #108]	@ (8013100 <HAL_PCD_MspInit+0xa0>)
 8013094:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8013096:	f003 0301 	and.w	r3, r3, #1
 801309a:	613b      	str	r3, [r7, #16]
 801309c:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 801309e:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 80130a2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80130a4:	2302      	movs	r3, #2
 80130a6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80130a8:	2300      	movs	r3, #0
 80130aa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80130ac:	2303      	movs	r3, #3
 80130ae:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80130b0:	230a      	movs	r3, #10
 80130b2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80130b4:	f107 0314 	add.w	r3, r7, #20
 80130b8:	4619      	mov	r1, r3
 80130ba:	4812      	ldr	r0, [pc, #72]	@ (8013104 <HAL_PCD_MspInit+0xa4>)
 80130bc:	f7f3 fb7e 	bl	80067bc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 80130c0:	4b0f      	ldr	r3, [pc, #60]	@ (8013100 <HAL_PCD_MspInit+0xa0>)
 80130c2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80130c4:	4a0e      	ldr	r2, [pc, #56]	@ (8013100 <HAL_PCD_MspInit+0xa0>)
 80130c6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80130ca:	6353      	str	r3, [r2, #52]	@ 0x34
 80130cc:	2300      	movs	r3, #0
 80130ce:	60fb      	str	r3, [r7, #12]
 80130d0:	4b0b      	ldr	r3, [pc, #44]	@ (8013100 <HAL_PCD_MspInit+0xa0>)
 80130d2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80130d4:	4a0a      	ldr	r2, [pc, #40]	@ (8013100 <HAL_PCD_MspInit+0xa0>)
 80130d6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80130da:	6453      	str	r3, [r2, #68]	@ 0x44
 80130dc:	4b08      	ldr	r3, [pc, #32]	@ (8013100 <HAL_PCD_MspInit+0xa0>)
 80130de:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80130e0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80130e4:	60fb      	str	r3, [r7, #12]
 80130e6:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 80130e8:	2200      	movs	r2, #0
 80130ea:	2100      	movs	r1, #0
 80130ec:	2043      	movs	r0, #67	@ 0x43
 80130ee:	f7f3 f822 	bl	8006136 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 80130f2:	2043      	movs	r0, #67	@ 0x43
 80130f4:	f7f3 f83b 	bl	800616e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 80130f8:	bf00      	nop
 80130fa:	3728      	adds	r7, #40	@ 0x28
 80130fc:	46bd      	mov	sp, r7
 80130fe:	bd80      	pop	{r7, pc}
 8013100:	40023800 	.word	0x40023800
 8013104:	40020000 	.word	0x40020000

08013108 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8013108:	b580      	push	{r7, lr}
 801310a:	b082      	sub	sp, #8
 801310c:	af00      	add	r7, sp, #0
 801310e:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8013110:	687b      	ldr	r3, [r7, #4]
 8013112:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 8013116:	687b      	ldr	r3, [r7, #4]
 8013118:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 801311c:	4619      	mov	r1, r3
 801311e:	4610      	mov	r0, r2
 8013120:	f7fb f925 	bl	800e36e <USBD_LL_SetupStage>
}
 8013124:	bf00      	nop
 8013126:	3708      	adds	r7, #8
 8013128:	46bd      	mov	sp, r7
 801312a:	bd80      	pop	{r7, pc}

0801312c <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801312c:	b580      	push	{r7, lr}
 801312e:	b082      	sub	sp, #8
 8013130:	af00      	add	r7, sp, #0
 8013132:	6078      	str	r0, [r7, #4]
 8013134:	460b      	mov	r3, r1
 8013136:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8013138:	687b      	ldr	r3, [r7, #4]
 801313a:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 801313e:	78fa      	ldrb	r2, [r7, #3]
 8013140:	6879      	ldr	r1, [r7, #4]
 8013142:	4613      	mov	r3, r2
 8013144:	00db      	lsls	r3, r3, #3
 8013146:	4413      	add	r3, r2
 8013148:	009b      	lsls	r3, r3, #2
 801314a:	440b      	add	r3, r1
 801314c:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8013150:	681a      	ldr	r2, [r3, #0]
 8013152:	78fb      	ldrb	r3, [r7, #3]
 8013154:	4619      	mov	r1, r3
 8013156:	f7fb f95f 	bl	800e418 <USBD_LL_DataOutStage>
}
 801315a:	bf00      	nop
 801315c:	3708      	adds	r7, #8
 801315e:	46bd      	mov	sp, r7
 8013160:	bd80      	pop	{r7, pc}

08013162 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8013162:	b580      	push	{r7, lr}
 8013164:	b082      	sub	sp, #8
 8013166:	af00      	add	r7, sp, #0
 8013168:	6078      	str	r0, [r7, #4]
 801316a:	460b      	mov	r3, r1
 801316c:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 801316e:	687b      	ldr	r3, [r7, #4]
 8013170:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 8013174:	78fa      	ldrb	r2, [r7, #3]
 8013176:	6879      	ldr	r1, [r7, #4]
 8013178:	4613      	mov	r3, r2
 801317a:	00db      	lsls	r3, r3, #3
 801317c:	4413      	add	r3, r2
 801317e:	009b      	lsls	r3, r3, #2
 8013180:	440b      	add	r3, r1
 8013182:	3320      	adds	r3, #32
 8013184:	681a      	ldr	r2, [r3, #0]
 8013186:	78fb      	ldrb	r3, [r7, #3]
 8013188:	4619      	mov	r1, r3
 801318a:	f7fb fa01 	bl	800e590 <USBD_LL_DataInStage>
}
 801318e:	bf00      	nop
 8013190:	3708      	adds	r7, #8
 8013192:	46bd      	mov	sp, r7
 8013194:	bd80      	pop	{r7, pc}

08013196 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8013196:	b580      	push	{r7, lr}
 8013198:	b082      	sub	sp, #8
 801319a:	af00      	add	r7, sp, #0
 801319c:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 801319e:	687b      	ldr	r3, [r7, #4]
 80131a0:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80131a4:	4618      	mov	r0, r3
 80131a6:	f7fb fb45 	bl	800e834 <USBD_LL_SOF>
}
 80131aa:	bf00      	nop
 80131ac:	3708      	adds	r7, #8
 80131ae:	46bd      	mov	sp, r7
 80131b0:	bd80      	pop	{r7, pc}

080131b2 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80131b2:	b580      	push	{r7, lr}
 80131b4:	b084      	sub	sp, #16
 80131b6:	af00      	add	r7, sp, #0
 80131b8:	6078      	str	r0, [r7, #4]
   USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 80131ba:	2301      	movs	r3, #1
 80131bc:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 80131be:	687b      	ldr	r3, [r7, #4]
 80131c0:	79db      	ldrb	r3, [r3, #7]
 80131c2:	2b02      	cmp	r3, #2
 80131c4:	d001      	beq.n	80131ca <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 80131c6:	f7ee fbff 	bl	80019c8 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 80131ca:	687b      	ldr	r3, [r7, #4]
 80131cc:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80131d0:	7bfa      	ldrb	r2, [r7, #15]
 80131d2:	4611      	mov	r1, r2
 80131d4:	4618      	mov	r0, r3
 80131d6:	f7fb fae9 	bl	800e7ac <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 80131da:	687b      	ldr	r3, [r7, #4]
 80131dc:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80131e0:	4618      	mov	r0, r3
 80131e2:	f7fb fa90 	bl	800e706 <USBD_LL_Reset>
}
 80131e6:	bf00      	nop
 80131e8:	3710      	adds	r7, #16
 80131ea:	46bd      	mov	sp, r7
 80131ec:	bd80      	pop	{r7, pc}
	...

080131f0 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80131f0:	b580      	push	{r7, lr}
 80131f2:	b082      	sub	sp, #8
 80131f4:	af00      	add	r7, sp, #0
 80131f6:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 80131f8:	687b      	ldr	r3, [r7, #4]
 80131fa:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80131fe:	4618      	mov	r0, r3
 8013200:	f7fb fae4 	bl	800e7cc <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8013204:	687b      	ldr	r3, [r7, #4]
 8013206:	681b      	ldr	r3, [r3, #0]
 8013208:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 801320c:	681b      	ldr	r3, [r3, #0]
 801320e:	687a      	ldr	r2, [r7, #4]
 8013210:	6812      	ldr	r2, [r2, #0]
 8013212:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8013216:	f043 0301 	orr.w	r3, r3, #1
 801321a:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 801321c:	687b      	ldr	r3, [r7, #4]
 801321e:	7adb      	ldrb	r3, [r3, #11]
 8013220:	2b00      	cmp	r3, #0
 8013222:	d005      	beq.n	8013230 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8013224:	4b04      	ldr	r3, [pc, #16]	@ (8013238 <HAL_PCD_SuspendCallback+0x48>)
 8013226:	691b      	ldr	r3, [r3, #16]
 8013228:	4a03      	ldr	r2, [pc, #12]	@ (8013238 <HAL_PCD_SuspendCallback+0x48>)
 801322a:	f043 0306 	orr.w	r3, r3, #6
 801322e:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8013230:	bf00      	nop
 8013232:	3708      	adds	r7, #8
 8013234:	46bd      	mov	sp, r7
 8013236:	bd80      	pop	{r7, pc}
 8013238:	e000ed00 	.word	0xe000ed00

0801323c <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801323c:	b580      	push	{r7, lr}
 801323e:	b082      	sub	sp, #8
 8013240:	af00      	add	r7, sp, #0
 8013242:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8013244:	687b      	ldr	r3, [r7, #4]
 8013246:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 801324a:	4618      	mov	r0, r3
 801324c:	f7fb fada 	bl	800e804 <USBD_LL_Resume>
}
 8013250:	bf00      	nop
 8013252:	3708      	adds	r7, #8
 8013254:	46bd      	mov	sp, r7
 8013256:	bd80      	pop	{r7, pc}

08013258 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8013258:	b580      	push	{r7, lr}
 801325a:	b082      	sub	sp, #8
 801325c:	af00      	add	r7, sp, #0
 801325e:	6078      	str	r0, [r7, #4]
 8013260:	460b      	mov	r3, r1
 8013262:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8013264:	687b      	ldr	r3, [r7, #4]
 8013266:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 801326a:	78fa      	ldrb	r2, [r7, #3]
 801326c:	4611      	mov	r1, r2
 801326e:	4618      	mov	r0, r3
 8013270:	f7fb fb32 	bl	800e8d8 <USBD_LL_IsoOUTIncomplete>
}
 8013274:	bf00      	nop
 8013276:	3708      	adds	r7, #8
 8013278:	46bd      	mov	sp, r7
 801327a:	bd80      	pop	{r7, pc}

0801327c <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801327c:	b580      	push	{r7, lr}
 801327e:	b082      	sub	sp, #8
 8013280:	af00      	add	r7, sp, #0
 8013282:	6078      	str	r0, [r7, #4]
 8013284:	460b      	mov	r3, r1
 8013286:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8013288:	687b      	ldr	r3, [r7, #4]
 801328a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 801328e:	78fa      	ldrb	r2, [r7, #3]
 8013290:	4611      	mov	r1, r2
 8013292:	4618      	mov	r0, r3
 8013294:	f7fb faee 	bl	800e874 <USBD_LL_IsoINIncomplete>
}
 8013298:	bf00      	nop
 801329a:	3708      	adds	r7, #8
 801329c:	46bd      	mov	sp, r7
 801329e:	bd80      	pop	{r7, pc}

080132a0 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80132a0:	b580      	push	{r7, lr}
 80132a2:	b082      	sub	sp, #8
 80132a4:	af00      	add	r7, sp, #0
 80132a6:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 80132a8:	687b      	ldr	r3, [r7, #4]
 80132aa:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80132ae:	4618      	mov	r0, r3
 80132b0:	f7fb fb44 	bl	800e93c <USBD_LL_DevConnected>
}
 80132b4:	bf00      	nop
 80132b6:	3708      	adds	r7, #8
 80132b8:	46bd      	mov	sp, r7
 80132ba:	bd80      	pop	{r7, pc}

080132bc <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80132bc:	b580      	push	{r7, lr}
 80132be:	b082      	sub	sp, #8
 80132c0:	af00      	add	r7, sp, #0
 80132c2:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 80132c4:	687b      	ldr	r3, [r7, #4]
 80132c6:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80132ca:	4618      	mov	r0, r3
 80132cc:	f7fb fb41 	bl	800e952 <USBD_LL_DevDisconnected>
}
 80132d0:	bf00      	nop
 80132d2:	3708      	adds	r7, #8
 80132d4:	46bd      	mov	sp, r7
 80132d6:	bd80      	pop	{r7, pc}

080132d8 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 80132d8:	b580      	push	{r7, lr}
 80132da:	b082      	sub	sp, #8
 80132dc:	af00      	add	r7, sp, #0
 80132de:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 80132e0:	687b      	ldr	r3, [r7, #4]
 80132e2:	781b      	ldrb	r3, [r3, #0]
 80132e4:	2b00      	cmp	r3, #0
 80132e6:	d13c      	bne.n	8013362 <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 80132e8:	4a20      	ldr	r2, [pc, #128]	@ (801336c <USBD_LL_Init+0x94>)
 80132ea:	687b      	ldr	r3, [r7, #4]
 80132ec:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 80132f0:	687b      	ldr	r3, [r7, #4]
 80132f2:	4a1e      	ldr	r2, [pc, #120]	@ (801336c <USBD_LL_Init+0x94>)
 80132f4:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 80132f8:	4b1c      	ldr	r3, [pc, #112]	@ (801336c <USBD_LL_Init+0x94>)
 80132fa:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 80132fe:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 8013300:	4b1a      	ldr	r3, [pc, #104]	@ (801336c <USBD_LL_Init+0x94>)
 8013302:	2204      	movs	r2, #4
 8013304:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8013306:	4b19      	ldr	r3, [pc, #100]	@ (801336c <USBD_LL_Init+0x94>)
 8013308:	2202      	movs	r2, #2
 801330a:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 801330c:	4b17      	ldr	r3, [pc, #92]	@ (801336c <USBD_LL_Init+0x94>)
 801330e:	2200      	movs	r2, #0
 8013310:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8013312:	4b16      	ldr	r3, [pc, #88]	@ (801336c <USBD_LL_Init+0x94>)
 8013314:	2202      	movs	r2, #2
 8013316:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8013318:	4b14      	ldr	r3, [pc, #80]	@ (801336c <USBD_LL_Init+0x94>)
 801331a:	2200      	movs	r2, #0
 801331c:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 801331e:	4b13      	ldr	r3, [pc, #76]	@ (801336c <USBD_LL_Init+0x94>)
 8013320:	2200      	movs	r2, #0
 8013322:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8013324:	4b11      	ldr	r3, [pc, #68]	@ (801336c <USBD_LL_Init+0x94>)
 8013326:	2200      	movs	r2, #0
 8013328:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 801332a:	4b10      	ldr	r3, [pc, #64]	@ (801336c <USBD_LL_Init+0x94>)
 801332c:	2200      	movs	r2, #0
 801332e:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8013330:	4b0e      	ldr	r3, [pc, #56]	@ (801336c <USBD_LL_Init+0x94>)
 8013332:	2200      	movs	r2, #0
 8013334:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8013336:	480d      	ldr	r0, [pc, #52]	@ (801336c <USBD_LL_Init+0x94>)
 8013338:	f7f5 f9c8 	bl	80086cc <HAL_PCD_Init>
 801333c:	4603      	mov	r3, r0
 801333e:	2b00      	cmp	r3, #0
 8013340:	d001      	beq.n	8013346 <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 8013342:	f7ee fb41 	bl	80019c8 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 8013346:	2180      	movs	r1, #128	@ 0x80
 8013348:	4808      	ldr	r0, [pc, #32]	@ (801336c <USBD_LL_Init+0x94>)
 801334a:	f7f6 fbf4 	bl	8009b36 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 801334e:	2240      	movs	r2, #64	@ 0x40
 8013350:	2100      	movs	r1, #0
 8013352:	4806      	ldr	r0, [pc, #24]	@ (801336c <USBD_LL_Init+0x94>)
 8013354:	f7f6 fba8 	bl	8009aa8 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 8013358:	2280      	movs	r2, #128	@ 0x80
 801335a:	2101      	movs	r1, #1
 801335c:	4803      	ldr	r0, [pc, #12]	@ (801336c <USBD_LL_Init+0x94>)
 801335e:	f7f6 fba3 	bl	8009aa8 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 8013362:	2300      	movs	r3, #0
}
 8013364:	4618      	mov	r0, r3
 8013366:	3708      	adds	r7, #8
 8013368:	46bd      	mov	sp, r7
 801336a:	bd80      	pop	{r7, pc}
 801336c:	20004458 	.word	0x20004458

08013370 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8013370:	b580      	push	{r7, lr}
 8013372:	b084      	sub	sp, #16
 8013374:	af00      	add	r7, sp, #0
 8013376:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8013378:	2300      	movs	r3, #0
 801337a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801337c:	2300      	movs	r3, #0
 801337e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8013380:	687b      	ldr	r3, [r7, #4]
 8013382:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8013386:	4618      	mov	r0, r3
 8013388:	f7f5 faaf 	bl	80088ea <HAL_PCD_Start>
 801338c:	4603      	mov	r3, r0
 801338e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8013390:	7bfb      	ldrb	r3, [r7, #15]
 8013392:	4618      	mov	r0, r3
 8013394:	f000 f942 	bl	801361c <USBD_Get_USB_Status>
 8013398:	4603      	mov	r3, r0
 801339a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801339c:	7bbb      	ldrb	r3, [r7, #14]
}
 801339e:	4618      	mov	r0, r3
 80133a0:	3710      	adds	r7, #16
 80133a2:	46bd      	mov	sp, r7
 80133a4:	bd80      	pop	{r7, pc}

080133a6 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 80133a6:	b580      	push	{r7, lr}
 80133a8:	b084      	sub	sp, #16
 80133aa:	af00      	add	r7, sp, #0
 80133ac:	6078      	str	r0, [r7, #4]
 80133ae:	4608      	mov	r0, r1
 80133b0:	4611      	mov	r1, r2
 80133b2:	461a      	mov	r2, r3
 80133b4:	4603      	mov	r3, r0
 80133b6:	70fb      	strb	r3, [r7, #3]
 80133b8:	460b      	mov	r3, r1
 80133ba:	70bb      	strb	r3, [r7, #2]
 80133bc:	4613      	mov	r3, r2
 80133be:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80133c0:	2300      	movs	r3, #0
 80133c2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80133c4:	2300      	movs	r3, #0
 80133c6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 80133c8:	687b      	ldr	r3, [r7, #4]
 80133ca:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 80133ce:	78bb      	ldrb	r3, [r7, #2]
 80133d0:	883a      	ldrh	r2, [r7, #0]
 80133d2:	78f9      	ldrb	r1, [r7, #3]
 80133d4:	f7f5 ff83 	bl	80092de <HAL_PCD_EP_Open>
 80133d8:	4603      	mov	r3, r0
 80133da:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80133dc:	7bfb      	ldrb	r3, [r7, #15]
 80133de:	4618      	mov	r0, r3
 80133e0:	f000 f91c 	bl	801361c <USBD_Get_USB_Status>
 80133e4:	4603      	mov	r3, r0
 80133e6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80133e8:	7bbb      	ldrb	r3, [r7, #14]
}
 80133ea:	4618      	mov	r0, r3
 80133ec:	3710      	adds	r7, #16
 80133ee:	46bd      	mov	sp, r7
 80133f0:	bd80      	pop	{r7, pc}

080133f2 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80133f2:	b580      	push	{r7, lr}
 80133f4:	b084      	sub	sp, #16
 80133f6:	af00      	add	r7, sp, #0
 80133f8:	6078      	str	r0, [r7, #4]
 80133fa:	460b      	mov	r3, r1
 80133fc:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80133fe:	2300      	movs	r3, #0
 8013400:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8013402:	2300      	movs	r3, #0
 8013404:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8013406:	687b      	ldr	r3, [r7, #4]
 8013408:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 801340c:	78fa      	ldrb	r2, [r7, #3]
 801340e:	4611      	mov	r1, r2
 8013410:	4618      	mov	r0, r3
 8013412:	f7f5 ffce 	bl	80093b2 <HAL_PCD_EP_Close>
 8013416:	4603      	mov	r3, r0
 8013418:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801341a:	7bfb      	ldrb	r3, [r7, #15]
 801341c:	4618      	mov	r0, r3
 801341e:	f000 f8fd 	bl	801361c <USBD_Get_USB_Status>
 8013422:	4603      	mov	r3, r0
 8013424:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8013426:	7bbb      	ldrb	r3, [r7, #14]
}
 8013428:	4618      	mov	r0, r3
 801342a:	3710      	adds	r7, #16
 801342c:	46bd      	mov	sp, r7
 801342e:	bd80      	pop	{r7, pc}

08013430 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8013430:	b580      	push	{r7, lr}
 8013432:	b084      	sub	sp, #16
 8013434:	af00      	add	r7, sp, #0
 8013436:	6078      	str	r0, [r7, #4]
 8013438:	460b      	mov	r3, r1
 801343a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801343c:	2300      	movs	r3, #0
 801343e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8013440:	2300      	movs	r3, #0
 8013442:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8013444:	687b      	ldr	r3, [r7, #4]
 8013446:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 801344a:	78fa      	ldrb	r2, [r7, #3]
 801344c:	4611      	mov	r1, r2
 801344e:	4618      	mov	r0, r3
 8013450:	f7f6 f886 	bl	8009560 <HAL_PCD_EP_SetStall>
 8013454:	4603      	mov	r3, r0
 8013456:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8013458:	7bfb      	ldrb	r3, [r7, #15]
 801345a:	4618      	mov	r0, r3
 801345c:	f000 f8de 	bl	801361c <USBD_Get_USB_Status>
 8013460:	4603      	mov	r3, r0
 8013462:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8013464:	7bbb      	ldrb	r3, [r7, #14]
}
 8013466:	4618      	mov	r0, r3
 8013468:	3710      	adds	r7, #16
 801346a:	46bd      	mov	sp, r7
 801346c:	bd80      	pop	{r7, pc}

0801346e <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 801346e:	b580      	push	{r7, lr}
 8013470:	b084      	sub	sp, #16
 8013472:	af00      	add	r7, sp, #0
 8013474:	6078      	str	r0, [r7, #4]
 8013476:	460b      	mov	r3, r1
 8013478:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801347a:	2300      	movs	r3, #0
 801347c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801347e:	2300      	movs	r3, #0
 8013480:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8013482:	687b      	ldr	r3, [r7, #4]
 8013484:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8013488:	78fa      	ldrb	r2, [r7, #3]
 801348a:	4611      	mov	r1, r2
 801348c:	4618      	mov	r0, r3
 801348e:	f7f6 f8ca 	bl	8009626 <HAL_PCD_EP_ClrStall>
 8013492:	4603      	mov	r3, r0
 8013494:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8013496:	7bfb      	ldrb	r3, [r7, #15]
 8013498:	4618      	mov	r0, r3
 801349a:	f000 f8bf 	bl	801361c <USBD_Get_USB_Status>
 801349e:	4603      	mov	r3, r0
 80134a0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80134a2:	7bbb      	ldrb	r3, [r7, #14]
}
 80134a4:	4618      	mov	r0, r3
 80134a6:	3710      	adds	r7, #16
 80134a8:	46bd      	mov	sp, r7
 80134aa:	bd80      	pop	{r7, pc}

080134ac <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80134ac:	b480      	push	{r7}
 80134ae:	b085      	sub	sp, #20
 80134b0:	af00      	add	r7, sp, #0
 80134b2:	6078      	str	r0, [r7, #4]
 80134b4:	460b      	mov	r3, r1
 80134b6:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 80134b8:	687b      	ldr	r3, [r7, #4]
 80134ba:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80134be:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 80134c0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80134c4:	2b00      	cmp	r3, #0
 80134c6:	da0b      	bge.n	80134e0 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 80134c8:	78fb      	ldrb	r3, [r7, #3]
 80134ca:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80134ce:	68f9      	ldr	r1, [r7, #12]
 80134d0:	4613      	mov	r3, r2
 80134d2:	00db      	lsls	r3, r3, #3
 80134d4:	4413      	add	r3, r2
 80134d6:	009b      	lsls	r3, r3, #2
 80134d8:	440b      	add	r3, r1
 80134da:	3316      	adds	r3, #22
 80134dc:	781b      	ldrb	r3, [r3, #0]
 80134de:	e00b      	b.n	80134f8 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 80134e0:	78fb      	ldrb	r3, [r7, #3]
 80134e2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80134e6:	68f9      	ldr	r1, [r7, #12]
 80134e8:	4613      	mov	r3, r2
 80134ea:	00db      	lsls	r3, r3, #3
 80134ec:	4413      	add	r3, r2
 80134ee:	009b      	lsls	r3, r3, #2
 80134f0:	440b      	add	r3, r1
 80134f2:	f203 2356 	addw	r3, r3, #598	@ 0x256
 80134f6:	781b      	ldrb	r3, [r3, #0]
  }
}
 80134f8:	4618      	mov	r0, r3
 80134fa:	3714      	adds	r7, #20
 80134fc:	46bd      	mov	sp, r7
 80134fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013502:	4770      	bx	lr

08013504 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8013504:	b580      	push	{r7, lr}
 8013506:	b084      	sub	sp, #16
 8013508:	af00      	add	r7, sp, #0
 801350a:	6078      	str	r0, [r7, #4]
 801350c:	460b      	mov	r3, r1
 801350e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8013510:	2300      	movs	r3, #0
 8013512:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8013514:	2300      	movs	r3, #0
 8013516:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8013518:	687b      	ldr	r3, [r7, #4]
 801351a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 801351e:	78fa      	ldrb	r2, [r7, #3]
 8013520:	4611      	mov	r1, r2
 8013522:	4618      	mov	r0, r3
 8013524:	f7f5 feb7 	bl	8009296 <HAL_PCD_SetAddress>
 8013528:	4603      	mov	r3, r0
 801352a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801352c:	7bfb      	ldrb	r3, [r7, #15]
 801352e:	4618      	mov	r0, r3
 8013530:	f000 f874 	bl	801361c <USBD_Get_USB_Status>
 8013534:	4603      	mov	r3, r0
 8013536:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8013538:	7bbb      	ldrb	r3, [r7, #14]
}
 801353a:	4618      	mov	r0, r3
 801353c:	3710      	adds	r7, #16
 801353e:	46bd      	mov	sp, r7
 8013540:	bd80      	pop	{r7, pc}

08013542 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8013542:	b580      	push	{r7, lr}
 8013544:	b086      	sub	sp, #24
 8013546:	af00      	add	r7, sp, #0
 8013548:	60f8      	str	r0, [r7, #12]
 801354a:	607a      	str	r2, [r7, #4]
 801354c:	603b      	str	r3, [r7, #0]
 801354e:	460b      	mov	r3, r1
 8013550:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8013552:	2300      	movs	r3, #0
 8013554:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8013556:	2300      	movs	r3, #0
 8013558:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 801355a:	68fb      	ldr	r3, [r7, #12]
 801355c:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8013560:	7af9      	ldrb	r1, [r7, #11]
 8013562:	683b      	ldr	r3, [r7, #0]
 8013564:	687a      	ldr	r2, [r7, #4]
 8013566:	f7f5 ffc1 	bl	80094ec <HAL_PCD_EP_Transmit>
 801356a:	4603      	mov	r3, r0
 801356c:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801356e:	7dfb      	ldrb	r3, [r7, #23]
 8013570:	4618      	mov	r0, r3
 8013572:	f000 f853 	bl	801361c <USBD_Get_USB_Status>
 8013576:	4603      	mov	r3, r0
 8013578:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 801357a:	7dbb      	ldrb	r3, [r7, #22]
}
 801357c:	4618      	mov	r0, r3
 801357e:	3718      	adds	r7, #24
 8013580:	46bd      	mov	sp, r7
 8013582:	bd80      	pop	{r7, pc}

08013584 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8013584:	b580      	push	{r7, lr}
 8013586:	b086      	sub	sp, #24
 8013588:	af00      	add	r7, sp, #0
 801358a:	60f8      	str	r0, [r7, #12]
 801358c:	607a      	str	r2, [r7, #4]
 801358e:	603b      	str	r3, [r7, #0]
 8013590:	460b      	mov	r3, r1
 8013592:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8013594:	2300      	movs	r3, #0
 8013596:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8013598:	2300      	movs	r3, #0
 801359a:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 801359c:	68fb      	ldr	r3, [r7, #12]
 801359e:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 80135a2:	7af9      	ldrb	r1, [r7, #11]
 80135a4:	683b      	ldr	r3, [r7, #0]
 80135a6:	687a      	ldr	r2, [r7, #4]
 80135a8:	f7f5 ff4d 	bl	8009446 <HAL_PCD_EP_Receive>
 80135ac:	4603      	mov	r3, r0
 80135ae:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80135b0:	7dfb      	ldrb	r3, [r7, #23]
 80135b2:	4618      	mov	r0, r3
 80135b4:	f000 f832 	bl	801361c <USBD_Get_USB_Status>
 80135b8:	4603      	mov	r3, r0
 80135ba:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 80135bc:	7dbb      	ldrb	r3, [r7, #22]
}
 80135be:	4618      	mov	r0, r3
 80135c0:	3718      	adds	r7, #24
 80135c2:	46bd      	mov	sp, r7
 80135c4:	bd80      	pop	{r7, pc}

080135c6 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80135c6:	b580      	push	{r7, lr}
 80135c8:	b082      	sub	sp, #8
 80135ca:	af00      	add	r7, sp, #0
 80135cc:	6078      	str	r0, [r7, #4]
 80135ce:	460b      	mov	r3, r1
 80135d0:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 80135d2:	687b      	ldr	r3, [r7, #4]
 80135d4:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80135d8:	78fa      	ldrb	r2, [r7, #3]
 80135da:	4611      	mov	r1, r2
 80135dc:	4618      	mov	r0, r3
 80135de:	f7f5 ff6d 	bl	80094bc <HAL_PCD_EP_GetRxCount>
 80135e2:	4603      	mov	r3, r0
}
 80135e4:	4618      	mov	r0, r3
 80135e6:	3708      	adds	r7, #8
 80135e8:	46bd      	mov	sp, r7
 80135ea:	bd80      	pop	{r7, pc}

080135ec <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 80135ec:	b480      	push	{r7}
 80135ee:	b083      	sub	sp, #12
 80135f0:	af00      	add	r7, sp, #0
 80135f2:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 80135f4:	4b03      	ldr	r3, [pc, #12]	@ (8013604 <USBD_static_malloc+0x18>)
}
 80135f6:	4618      	mov	r0, r3
 80135f8:	370c      	adds	r7, #12
 80135fa:	46bd      	mov	sp, r7
 80135fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013600:	4770      	bx	lr
 8013602:	bf00      	nop
 8013604:	2000493c 	.word	0x2000493c

08013608 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8013608:	b480      	push	{r7}
 801360a:	b083      	sub	sp, #12
 801360c:	af00      	add	r7, sp, #0
 801360e:	6078      	str	r0, [r7, #4]

}
 8013610:	bf00      	nop
 8013612:	370c      	adds	r7, #12
 8013614:	46bd      	mov	sp, r7
 8013616:	f85d 7b04 	ldr.w	r7, [sp], #4
 801361a:	4770      	bx	lr

0801361c <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 801361c:	b480      	push	{r7}
 801361e:	b085      	sub	sp, #20
 8013620:	af00      	add	r7, sp, #0
 8013622:	4603      	mov	r3, r0
 8013624:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8013626:	2300      	movs	r3, #0
 8013628:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 801362a:	79fb      	ldrb	r3, [r7, #7]
 801362c:	2b03      	cmp	r3, #3
 801362e:	d817      	bhi.n	8013660 <USBD_Get_USB_Status+0x44>
 8013630:	a201      	add	r2, pc, #4	@ (adr r2, 8013638 <USBD_Get_USB_Status+0x1c>)
 8013632:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013636:	bf00      	nop
 8013638:	08013649 	.word	0x08013649
 801363c:	0801364f 	.word	0x0801364f
 8013640:	08013655 	.word	0x08013655
 8013644:	0801365b 	.word	0x0801365b
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8013648:	2300      	movs	r3, #0
 801364a:	73fb      	strb	r3, [r7, #15]
    break;
 801364c:	e00b      	b.n	8013666 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 801364e:	2303      	movs	r3, #3
 8013650:	73fb      	strb	r3, [r7, #15]
    break;
 8013652:	e008      	b.n	8013666 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8013654:	2301      	movs	r3, #1
 8013656:	73fb      	strb	r3, [r7, #15]
    break;
 8013658:	e005      	b.n	8013666 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 801365a:	2303      	movs	r3, #3
 801365c:	73fb      	strb	r3, [r7, #15]
    break;
 801365e:	e002      	b.n	8013666 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8013660:	2303      	movs	r3, #3
 8013662:	73fb      	strb	r3, [r7, #15]
    break;
 8013664:	bf00      	nop
  }
  return usb_status;
 8013666:	7bfb      	ldrb	r3, [r7, #15]
}
 8013668:	4618      	mov	r0, r3
 801366a:	3714      	adds	r7, #20
 801366c:	46bd      	mov	sp, r7
 801366e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013672:	4770      	bx	lr

08013674 <malloc>:
 8013674:	4b02      	ldr	r3, [pc, #8]	@ (8013680 <malloc+0xc>)
 8013676:	4601      	mov	r1, r0
 8013678:	6818      	ldr	r0, [r3, #0]
 801367a:	f000 b82d 	b.w	80136d8 <_malloc_r>
 801367e:	bf00      	nop
 8013680:	2000024c 	.word	0x2000024c

08013684 <free>:
 8013684:	4b02      	ldr	r3, [pc, #8]	@ (8013690 <free+0xc>)
 8013686:	4601      	mov	r1, r0
 8013688:	6818      	ldr	r0, [r3, #0]
 801368a:	f002 b865 	b.w	8015758 <_free_r>
 801368e:	bf00      	nop
 8013690:	2000024c 	.word	0x2000024c

08013694 <sbrk_aligned>:
 8013694:	b570      	push	{r4, r5, r6, lr}
 8013696:	4e0f      	ldr	r6, [pc, #60]	@ (80136d4 <sbrk_aligned+0x40>)
 8013698:	460c      	mov	r4, r1
 801369a:	6831      	ldr	r1, [r6, #0]
 801369c:	4605      	mov	r5, r0
 801369e:	b911      	cbnz	r1, 80136a6 <sbrk_aligned+0x12>
 80136a0:	f001 f9ac 	bl	80149fc <_sbrk_r>
 80136a4:	6030      	str	r0, [r6, #0]
 80136a6:	4621      	mov	r1, r4
 80136a8:	4628      	mov	r0, r5
 80136aa:	f001 f9a7 	bl	80149fc <_sbrk_r>
 80136ae:	1c43      	adds	r3, r0, #1
 80136b0:	d103      	bne.n	80136ba <sbrk_aligned+0x26>
 80136b2:	f04f 34ff 	mov.w	r4, #4294967295
 80136b6:	4620      	mov	r0, r4
 80136b8:	bd70      	pop	{r4, r5, r6, pc}
 80136ba:	1cc4      	adds	r4, r0, #3
 80136bc:	f024 0403 	bic.w	r4, r4, #3
 80136c0:	42a0      	cmp	r0, r4
 80136c2:	d0f8      	beq.n	80136b6 <sbrk_aligned+0x22>
 80136c4:	1a21      	subs	r1, r4, r0
 80136c6:	4628      	mov	r0, r5
 80136c8:	f001 f998 	bl	80149fc <_sbrk_r>
 80136cc:	3001      	adds	r0, #1
 80136ce:	d1f2      	bne.n	80136b6 <sbrk_aligned+0x22>
 80136d0:	e7ef      	b.n	80136b2 <sbrk_aligned+0x1e>
 80136d2:	bf00      	nop
 80136d4:	20004b5c 	.word	0x20004b5c

080136d8 <_malloc_r>:
 80136d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80136dc:	1ccd      	adds	r5, r1, #3
 80136de:	f025 0503 	bic.w	r5, r5, #3
 80136e2:	3508      	adds	r5, #8
 80136e4:	2d0c      	cmp	r5, #12
 80136e6:	bf38      	it	cc
 80136e8:	250c      	movcc	r5, #12
 80136ea:	2d00      	cmp	r5, #0
 80136ec:	4606      	mov	r6, r0
 80136ee:	db01      	blt.n	80136f4 <_malloc_r+0x1c>
 80136f0:	42a9      	cmp	r1, r5
 80136f2:	d904      	bls.n	80136fe <_malloc_r+0x26>
 80136f4:	230c      	movs	r3, #12
 80136f6:	6033      	str	r3, [r6, #0]
 80136f8:	2000      	movs	r0, #0
 80136fa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80136fe:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80137d4 <_malloc_r+0xfc>
 8013702:	f000 f869 	bl	80137d8 <__malloc_lock>
 8013706:	f8d8 3000 	ldr.w	r3, [r8]
 801370a:	461c      	mov	r4, r3
 801370c:	bb44      	cbnz	r4, 8013760 <_malloc_r+0x88>
 801370e:	4629      	mov	r1, r5
 8013710:	4630      	mov	r0, r6
 8013712:	f7ff ffbf 	bl	8013694 <sbrk_aligned>
 8013716:	1c43      	adds	r3, r0, #1
 8013718:	4604      	mov	r4, r0
 801371a:	d158      	bne.n	80137ce <_malloc_r+0xf6>
 801371c:	f8d8 4000 	ldr.w	r4, [r8]
 8013720:	4627      	mov	r7, r4
 8013722:	2f00      	cmp	r7, #0
 8013724:	d143      	bne.n	80137ae <_malloc_r+0xd6>
 8013726:	2c00      	cmp	r4, #0
 8013728:	d04b      	beq.n	80137c2 <_malloc_r+0xea>
 801372a:	6823      	ldr	r3, [r4, #0]
 801372c:	4639      	mov	r1, r7
 801372e:	4630      	mov	r0, r6
 8013730:	eb04 0903 	add.w	r9, r4, r3
 8013734:	f001 f962 	bl	80149fc <_sbrk_r>
 8013738:	4581      	cmp	r9, r0
 801373a:	d142      	bne.n	80137c2 <_malloc_r+0xea>
 801373c:	6821      	ldr	r1, [r4, #0]
 801373e:	1a6d      	subs	r5, r5, r1
 8013740:	4629      	mov	r1, r5
 8013742:	4630      	mov	r0, r6
 8013744:	f7ff ffa6 	bl	8013694 <sbrk_aligned>
 8013748:	3001      	adds	r0, #1
 801374a:	d03a      	beq.n	80137c2 <_malloc_r+0xea>
 801374c:	6823      	ldr	r3, [r4, #0]
 801374e:	442b      	add	r3, r5
 8013750:	6023      	str	r3, [r4, #0]
 8013752:	f8d8 3000 	ldr.w	r3, [r8]
 8013756:	685a      	ldr	r2, [r3, #4]
 8013758:	bb62      	cbnz	r2, 80137b4 <_malloc_r+0xdc>
 801375a:	f8c8 7000 	str.w	r7, [r8]
 801375e:	e00f      	b.n	8013780 <_malloc_r+0xa8>
 8013760:	6822      	ldr	r2, [r4, #0]
 8013762:	1b52      	subs	r2, r2, r5
 8013764:	d420      	bmi.n	80137a8 <_malloc_r+0xd0>
 8013766:	2a0b      	cmp	r2, #11
 8013768:	d917      	bls.n	801379a <_malloc_r+0xc2>
 801376a:	1961      	adds	r1, r4, r5
 801376c:	42a3      	cmp	r3, r4
 801376e:	6025      	str	r5, [r4, #0]
 8013770:	bf18      	it	ne
 8013772:	6059      	strne	r1, [r3, #4]
 8013774:	6863      	ldr	r3, [r4, #4]
 8013776:	bf08      	it	eq
 8013778:	f8c8 1000 	streq.w	r1, [r8]
 801377c:	5162      	str	r2, [r4, r5]
 801377e:	604b      	str	r3, [r1, #4]
 8013780:	4630      	mov	r0, r6
 8013782:	f000 f82f 	bl	80137e4 <__malloc_unlock>
 8013786:	f104 000b 	add.w	r0, r4, #11
 801378a:	1d23      	adds	r3, r4, #4
 801378c:	f020 0007 	bic.w	r0, r0, #7
 8013790:	1ac2      	subs	r2, r0, r3
 8013792:	bf1c      	itt	ne
 8013794:	1a1b      	subne	r3, r3, r0
 8013796:	50a3      	strne	r3, [r4, r2]
 8013798:	e7af      	b.n	80136fa <_malloc_r+0x22>
 801379a:	6862      	ldr	r2, [r4, #4]
 801379c:	42a3      	cmp	r3, r4
 801379e:	bf0c      	ite	eq
 80137a0:	f8c8 2000 	streq.w	r2, [r8]
 80137a4:	605a      	strne	r2, [r3, #4]
 80137a6:	e7eb      	b.n	8013780 <_malloc_r+0xa8>
 80137a8:	4623      	mov	r3, r4
 80137aa:	6864      	ldr	r4, [r4, #4]
 80137ac:	e7ae      	b.n	801370c <_malloc_r+0x34>
 80137ae:	463c      	mov	r4, r7
 80137b0:	687f      	ldr	r7, [r7, #4]
 80137b2:	e7b6      	b.n	8013722 <_malloc_r+0x4a>
 80137b4:	461a      	mov	r2, r3
 80137b6:	685b      	ldr	r3, [r3, #4]
 80137b8:	42a3      	cmp	r3, r4
 80137ba:	d1fb      	bne.n	80137b4 <_malloc_r+0xdc>
 80137bc:	2300      	movs	r3, #0
 80137be:	6053      	str	r3, [r2, #4]
 80137c0:	e7de      	b.n	8013780 <_malloc_r+0xa8>
 80137c2:	230c      	movs	r3, #12
 80137c4:	6033      	str	r3, [r6, #0]
 80137c6:	4630      	mov	r0, r6
 80137c8:	f000 f80c 	bl	80137e4 <__malloc_unlock>
 80137cc:	e794      	b.n	80136f8 <_malloc_r+0x20>
 80137ce:	6005      	str	r5, [r0, #0]
 80137d0:	e7d6      	b.n	8013780 <_malloc_r+0xa8>
 80137d2:	bf00      	nop
 80137d4:	20004b60 	.word	0x20004b60

080137d8 <__malloc_lock>:
 80137d8:	4801      	ldr	r0, [pc, #4]	@ (80137e0 <__malloc_lock+0x8>)
 80137da:	f001 b95c 	b.w	8014a96 <__retarget_lock_acquire_recursive>
 80137de:	bf00      	nop
 80137e0:	20004ca4 	.word	0x20004ca4

080137e4 <__malloc_unlock>:
 80137e4:	4801      	ldr	r0, [pc, #4]	@ (80137ec <__malloc_unlock+0x8>)
 80137e6:	f001 b957 	b.w	8014a98 <__retarget_lock_release_recursive>
 80137ea:	bf00      	nop
 80137ec:	20004ca4 	.word	0x20004ca4

080137f0 <__cvt>:
 80137f0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80137f4:	ec57 6b10 	vmov	r6, r7, d0
 80137f8:	2f00      	cmp	r7, #0
 80137fa:	460c      	mov	r4, r1
 80137fc:	4619      	mov	r1, r3
 80137fe:	463b      	mov	r3, r7
 8013800:	bfbb      	ittet	lt
 8013802:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8013806:	461f      	movlt	r7, r3
 8013808:	2300      	movge	r3, #0
 801380a:	232d      	movlt	r3, #45	@ 0x2d
 801380c:	700b      	strb	r3, [r1, #0]
 801380e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8013810:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8013814:	4691      	mov	r9, r2
 8013816:	f023 0820 	bic.w	r8, r3, #32
 801381a:	bfbc      	itt	lt
 801381c:	4632      	movlt	r2, r6
 801381e:	4616      	movlt	r6, r2
 8013820:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8013824:	d005      	beq.n	8013832 <__cvt+0x42>
 8013826:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 801382a:	d100      	bne.n	801382e <__cvt+0x3e>
 801382c:	3401      	adds	r4, #1
 801382e:	2102      	movs	r1, #2
 8013830:	e000      	b.n	8013834 <__cvt+0x44>
 8013832:	2103      	movs	r1, #3
 8013834:	ab03      	add	r3, sp, #12
 8013836:	9301      	str	r3, [sp, #4]
 8013838:	ab02      	add	r3, sp, #8
 801383a:	9300      	str	r3, [sp, #0]
 801383c:	ec47 6b10 	vmov	d0, r6, r7
 8013840:	4653      	mov	r3, sl
 8013842:	4622      	mov	r2, r4
 8013844:	f001 f9b8 	bl	8014bb8 <_dtoa_r>
 8013848:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 801384c:	4605      	mov	r5, r0
 801384e:	d119      	bne.n	8013884 <__cvt+0x94>
 8013850:	f019 0f01 	tst.w	r9, #1
 8013854:	d00e      	beq.n	8013874 <__cvt+0x84>
 8013856:	eb00 0904 	add.w	r9, r0, r4
 801385a:	2200      	movs	r2, #0
 801385c:	2300      	movs	r3, #0
 801385e:	4630      	mov	r0, r6
 8013860:	4639      	mov	r1, r7
 8013862:	f7ed f939 	bl	8000ad8 <__aeabi_dcmpeq>
 8013866:	b108      	cbz	r0, 801386c <__cvt+0x7c>
 8013868:	f8cd 900c 	str.w	r9, [sp, #12]
 801386c:	2230      	movs	r2, #48	@ 0x30
 801386e:	9b03      	ldr	r3, [sp, #12]
 8013870:	454b      	cmp	r3, r9
 8013872:	d31e      	bcc.n	80138b2 <__cvt+0xc2>
 8013874:	9b03      	ldr	r3, [sp, #12]
 8013876:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8013878:	1b5b      	subs	r3, r3, r5
 801387a:	4628      	mov	r0, r5
 801387c:	6013      	str	r3, [r2, #0]
 801387e:	b004      	add	sp, #16
 8013880:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013884:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8013888:	eb00 0904 	add.w	r9, r0, r4
 801388c:	d1e5      	bne.n	801385a <__cvt+0x6a>
 801388e:	7803      	ldrb	r3, [r0, #0]
 8013890:	2b30      	cmp	r3, #48	@ 0x30
 8013892:	d10a      	bne.n	80138aa <__cvt+0xba>
 8013894:	2200      	movs	r2, #0
 8013896:	2300      	movs	r3, #0
 8013898:	4630      	mov	r0, r6
 801389a:	4639      	mov	r1, r7
 801389c:	f7ed f91c 	bl	8000ad8 <__aeabi_dcmpeq>
 80138a0:	b918      	cbnz	r0, 80138aa <__cvt+0xba>
 80138a2:	f1c4 0401 	rsb	r4, r4, #1
 80138a6:	f8ca 4000 	str.w	r4, [sl]
 80138aa:	f8da 3000 	ldr.w	r3, [sl]
 80138ae:	4499      	add	r9, r3
 80138b0:	e7d3      	b.n	801385a <__cvt+0x6a>
 80138b2:	1c59      	adds	r1, r3, #1
 80138b4:	9103      	str	r1, [sp, #12]
 80138b6:	701a      	strb	r2, [r3, #0]
 80138b8:	e7d9      	b.n	801386e <__cvt+0x7e>

080138ba <__exponent>:
 80138ba:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80138bc:	2900      	cmp	r1, #0
 80138be:	bfba      	itte	lt
 80138c0:	4249      	neglt	r1, r1
 80138c2:	232d      	movlt	r3, #45	@ 0x2d
 80138c4:	232b      	movge	r3, #43	@ 0x2b
 80138c6:	2909      	cmp	r1, #9
 80138c8:	7002      	strb	r2, [r0, #0]
 80138ca:	7043      	strb	r3, [r0, #1]
 80138cc:	dd29      	ble.n	8013922 <__exponent+0x68>
 80138ce:	f10d 0307 	add.w	r3, sp, #7
 80138d2:	461d      	mov	r5, r3
 80138d4:	270a      	movs	r7, #10
 80138d6:	461a      	mov	r2, r3
 80138d8:	fbb1 f6f7 	udiv	r6, r1, r7
 80138dc:	fb07 1416 	mls	r4, r7, r6, r1
 80138e0:	3430      	adds	r4, #48	@ 0x30
 80138e2:	f802 4c01 	strb.w	r4, [r2, #-1]
 80138e6:	460c      	mov	r4, r1
 80138e8:	2c63      	cmp	r4, #99	@ 0x63
 80138ea:	f103 33ff 	add.w	r3, r3, #4294967295
 80138ee:	4631      	mov	r1, r6
 80138f0:	dcf1      	bgt.n	80138d6 <__exponent+0x1c>
 80138f2:	3130      	adds	r1, #48	@ 0x30
 80138f4:	1e94      	subs	r4, r2, #2
 80138f6:	f803 1c01 	strb.w	r1, [r3, #-1]
 80138fa:	1c41      	adds	r1, r0, #1
 80138fc:	4623      	mov	r3, r4
 80138fe:	42ab      	cmp	r3, r5
 8013900:	d30a      	bcc.n	8013918 <__exponent+0x5e>
 8013902:	f10d 0309 	add.w	r3, sp, #9
 8013906:	1a9b      	subs	r3, r3, r2
 8013908:	42ac      	cmp	r4, r5
 801390a:	bf88      	it	hi
 801390c:	2300      	movhi	r3, #0
 801390e:	3302      	adds	r3, #2
 8013910:	4403      	add	r3, r0
 8013912:	1a18      	subs	r0, r3, r0
 8013914:	b003      	add	sp, #12
 8013916:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8013918:	f813 6b01 	ldrb.w	r6, [r3], #1
 801391c:	f801 6f01 	strb.w	r6, [r1, #1]!
 8013920:	e7ed      	b.n	80138fe <__exponent+0x44>
 8013922:	2330      	movs	r3, #48	@ 0x30
 8013924:	3130      	adds	r1, #48	@ 0x30
 8013926:	7083      	strb	r3, [r0, #2]
 8013928:	70c1      	strb	r1, [r0, #3]
 801392a:	1d03      	adds	r3, r0, #4
 801392c:	e7f1      	b.n	8013912 <__exponent+0x58>
	...

08013930 <_printf_float>:
 8013930:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013934:	b08d      	sub	sp, #52	@ 0x34
 8013936:	460c      	mov	r4, r1
 8013938:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 801393c:	4616      	mov	r6, r2
 801393e:	461f      	mov	r7, r3
 8013940:	4605      	mov	r5, r0
 8013942:	f001 f823 	bl	801498c <_localeconv_r>
 8013946:	6803      	ldr	r3, [r0, #0]
 8013948:	9304      	str	r3, [sp, #16]
 801394a:	4618      	mov	r0, r3
 801394c:	f7ec fc98 	bl	8000280 <strlen>
 8013950:	2300      	movs	r3, #0
 8013952:	930a      	str	r3, [sp, #40]	@ 0x28
 8013954:	f8d8 3000 	ldr.w	r3, [r8]
 8013958:	9005      	str	r0, [sp, #20]
 801395a:	3307      	adds	r3, #7
 801395c:	f023 0307 	bic.w	r3, r3, #7
 8013960:	f103 0208 	add.w	r2, r3, #8
 8013964:	f894 a018 	ldrb.w	sl, [r4, #24]
 8013968:	f8d4 b000 	ldr.w	fp, [r4]
 801396c:	f8c8 2000 	str.w	r2, [r8]
 8013970:	e9d3 8900 	ldrd	r8, r9, [r3]
 8013974:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8013978:	9307      	str	r3, [sp, #28]
 801397a:	f8cd 8018 	str.w	r8, [sp, #24]
 801397e:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8013982:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8013986:	4b9c      	ldr	r3, [pc, #624]	@ (8013bf8 <_printf_float+0x2c8>)
 8013988:	f04f 32ff 	mov.w	r2, #4294967295
 801398c:	f7ed f8d6 	bl	8000b3c <__aeabi_dcmpun>
 8013990:	bb70      	cbnz	r0, 80139f0 <_printf_float+0xc0>
 8013992:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8013996:	4b98      	ldr	r3, [pc, #608]	@ (8013bf8 <_printf_float+0x2c8>)
 8013998:	f04f 32ff 	mov.w	r2, #4294967295
 801399c:	f7ed f8b0 	bl	8000b00 <__aeabi_dcmple>
 80139a0:	bb30      	cbnz	r0, 80139f0 <_printf_float+0xc0>
 80139a2:	2200      	movs	r2, #0
 80139a4:	2300      	movs	r3, #0
 80139a6:	4640      	mov	r0, r8
 80139a8:	4649      	mov	r1, r9
 80139aa:	f7ed f89f 	bl	8000aec <__aeabi_dcmplt>
 80139ae:	b110      	cbz	r0, 80139b6 <_printf_float+0x86>
 80139b0:	232d      	movs	r3, #45	@ 0x2d
 80139b2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80139b6:	4a91      	ldr	r2, [pc, #580]	@ (8013bfc <_printf_float+0x2cc>)
 80139b8:	4b91      	ldr	r3, [pc, #580]	@ (8013c00 <_printf_float+0x2d0>)
 80139ba:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80139be:	bf8c      	ite	hi
 80139c0:	4690      	movhi	r8, r2
 80139c2:	4698      	movls	r8, r3
 80139c4:	2303      	movs	r3, #3
 80139c6:	6123      	str	r3, [r4, #16]
 80139c8:	f02b 0304 	bic.w	r3, fp, #4
 80139cc:	6023      	str	r3, [r4, #0]
 80139ce:	f04f 0900 	mov.w	r9, #0
 80139d2:	9700      	str	r7, [sp, #0]
 80139d4:	4633      	mov	r3, r6
 80139d6:	aa0b      	add	r2, sp, #44	@ 0x2c
 80139d8:	4621      	mov	r1, r4
 80139da:	4628      	mov	r0, r5
 80139dc:	f000 f9d2 	bl	8013d84 <_printf_common>
 80139e0:	3001      	adds	r0, #1
 80139e2:	f040 808d 	bne.w	8013b00 <_printf_float+0x1d0>
 80139e6:	f04f 30ff 	mov.w	r0, #4294967295
 80139ea:	b00d      	add	sp, #52	@ 0x34
 80139ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80139f0:	4642      	mov	r2, r8
 80139f2:	464b      	mov	r3, r9
 80139f4:	4640      	mov	r0, r8
 80139f6:	4649      	mov	r1, r9
 80139f8:	f7ed f8a0 	bl	8000b3c <__aeabi_dcmpun>
 80139fc:	b140      	cbz	r0, 8013a10 <_printf_float+0xe0>
 80139fe:	464b      	mov	r3, r9
 8013a00:	2b00      	cmp	r3, #0
 8013a02:	bfbc      	itt	lt
 8013a04:	232d      	movlt	r3, #45	@ 0x2d
 8013a06:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8013a0a:	4a7e      	ldr	r2, [pc, #504]	@ (8013c04 <_printf_float+0x2d4>)
 8013a0c:	4b7e      	ldr	r3, [pc, #504]	@ (8013c08 <_printf_float+0x2d8>)
 8013a0e:	e7d4      	b.n	80139ba <_printf_float+0x8a>
 8013a10:	6863      	ldr	r3, [r4, #4]
 8013a12:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8013a16:	9206      	str	r2, [sp, #24]
 8013a18:	1c5a      	adds	r2, r3, #1
 8013a1a:	d13b      	bne.n	8013a94 <_printf_float+0x164>
 8013a1c:	2306      	movs	r3, #6
 8013a1e:	6063      	str	r3, [r4, #4]
 8013a20:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8013a24:	2300      	movs	r3, #0
 8013a26:	6022      	str	r2, [r4, #0]
 8013a28:	9303      	str	r3, [sp, #12]
 8013a2a:	ab0a      	add	r3, sp, #40	@ 0x28
 8013a2c:	e9cd a301 	strd	sl, r3, [sp, #4]
 8013a30:	ab09      	add	r3, sp, #36	@ 0x24
 8013a32:	9300      	str	r3, [sp, #0]
 8013a34:	6861      	ldr	r1, [r4, #4]
 8013a36:	ec49 8b10 	vmov	d0, r8, r9
 8013a3a:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8013a3e:	4628      	mov	r0, r5
 8013a40:	f7ff fed6 	bl	80137f0 <__cvt>
 8013a44:	9b06      	ldr	r3, [sp, #24]
 8013a46:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8013a48:	2b47      	cmp	r3, #71	@ 0x47
 8013a4a:	4680      	mov	r8, r0
 8013a4c:	d129      	bne.n	8013aa2 <_printf_float+0x172>
 8013a4e:	1cc8      	adds	r0, r1, #3
 8013a50:	db02      	blt.n	8013a58 <_printf_float+0x128>
 8013a52:	6863      	ldr	r3, [r4, #4]
 8013a54:	4299      	cmp	r1, r3
 8013a56:	dd41      	ble.n	8013adc <_printf_float+0x1ac>
 8013a58:	f1aa 0a02 	sub.w	sl, sl, #2
 8013a5c:	fa5f fa8a 	uxtb.w	sl, sl
 8013a60:	3901      	subs	r1, #1
 8013a62:	4652      	mov	r2, sl
 8013a64:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8013a68:	9109      	str	r1, [sp, #36]	@ 0x24
 8013a6a:	f7ff ff26 	bl	80138ba <__exponent>
 8013a6e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8013a70:	1813      	adds	r3, r2, r0
 8013a72:	2a01      	cmp	r2, #1
 8013a74:	4681      	mov	r9, r0
 8013a76:	6123      	str	r3, [r4, #16]
 8013a78:	dc02      	bgt.n	8013a80 <_printf_float+0x150>
 8013a7a:	6822      	ldr	r2, [r4, #0]
 8013a7c:	07d2      	lsls	r2, r2, #31
 8013a7e:	d501      	bpl.n	8013a84 <_printf_float+0x154>
 8013a80:	3301      	adds	r3, #1
 8013a82:	6123      	str	r3, [r4, #16]
 8013a84:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8013a88:	2b00      	cmp	r3, #0
 8013a8a:	d0a2      	beq.n	80139d2 <_printf_float+0xa2>
 8013a8c:	232d      	movs	r3, #45	@ 0x2d
 8013a8e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8013a92:	e79e      	b.n	80139d2 <_printf_float+0xa2>
 8013a94:	9a06      	ldr	r2, [sp, #24]
 8013a96:	2a47      	cmp	r2, #71	@ 0x47
 8013a98:	d1c2      	bne.n	8013a20 <_printf_float+0xf0>
 8013a9a:	2b00      	cmp	r3, #0
 8013a9c:	d1c0      	bne.n	8013a20 <_printf_float+0xf0>
 8013a9e:	2301      	movs	r3, #1
 8013aa0:	e7bd      	b.n	8013a1e <_printf_float+0xee>
 8013aa2:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8013aa6:	d9db      	bls.n	8013a60 <_printf_float+0x130>
 8013aa8:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8013aac:	d118      	bne.n	8013ae0 <_printf_float+0x1b0>
 8013aae:	2900      	cmp	r1, #0
 8013ab0:	6863      	ldr	r3, [r4, #4]
 8013ab2:	dd0b      	ble.n	8013acc <_printf_float+0x19c>
 8013ab4:	6121      	str	r1, [r4, #16]
 8013ab6:	b913      	cbnz	r3, 8013abe <_printf_float+0x18e>
 8013ab8:	6822      	ldr	r2, [r4, #0]
 8013aba:	07d0      	lsls	r0, r2, #31
 8013abc:	d502      	bpl.n	8013ac4 <_printf_float+0x194>
 8013abe:	3301      	adds	r3, #1
 8013ac0:	440b      	add	r3, r1
 8013ac2:	6123      	str	r3, [r4, #16]
 8013ac4:	65a1      	str	r1, [r4, #88]	@ 0x58
 8013ac6:	f04f 0900 	mov.w	r9, #0
 8013aca:	e7db      	b.n	8013a84 <_printf_float+0x154>
 8013acc:	b913      	cbnz	r3, 8013ad4 <_printf_float+0x1a4>
 8013ace:	6822      	ldr	r2, [r4, #0]
 8013ad0:	07d2      	lsls	r2, r2, #31
 8013ad2:	d501      	bpl.n	8013ad8 <_printf_float+0x1a8>
 8013ad4:	3302      	adds	r3, #2
 8013ad6:	e7f4      	b.n	8013ac2 <_printf_float+0x192>
 8013ad8:	2301      	movs	r3, #1
 8013ada:	e7f2      	b.n	8013ac2 <_printf_float+0x192>
 8013adc:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8013ae0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8013ae2:	4299      	cmp	r1, r3
 8013ae4:	db05      	blt.n	8013af2 <_printf_float+0x1c2>
 8013ae6:	6823      	ldr	r3, [r4, #0]
 8013ae8:	6121      	str	r1, [r4, #16]
 8013aea:	07d8      	lsls	r0, r3, #31
 8013aec:	d5ea      	bpl.n	8013ac4 <_printf_float+0x194>
 8013aee:	1c4b      	adds	r3, r1, #1
 8013af0:	e7e7      	b.n	8013ac2 <_printf_float+0x192>
 8013af2:	2900      	cmp	r1, #0
 8013af4:	bfd4      	ite	le
 8013af6:	f1c1 0202 	rsble	r2, r1, #2
 8013afa:	2201      	movgt	r2, #1
 8013afc:	4413      	add	r3, r2
 8013afe:	e7e0      	b.n	8013ac2 <_printf_float+0x192>
 8013b00:	6823      	ldr	r3, [r4, #0]
 8013b02:	055a      	lsls	r2, r3, #21
 8013b04:	d407      	bmi.n	8013b16 <_printf_float+0x1e6>
 8013b06:	6923      	ldr	r3, [r4, #16]
 8013b08:	4642      	mov	r2, r8
 8013b0a:	4631      	mov	r1, r6
 8013b0c:	4628      	mov	r0, r5
 8013b0e:	47b8      	blx	r7
 8013b10:	3001      	adds	r0, #1
 8013b12:	d12b      	bne.n	8013b6c <_printf_float+0x23c>
 8013b14:	e767      	b.n	80139e6 <_printf_float+0xb6>
 8013b16:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8013b1a:	f240 80dd 	bls.w	8013cd8 <_printf_float+0x3a8>
 8013b1e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8013b22:	2200      	movs	r2, #0
 8013b24:	2300      	movs	r3, #0
 8013b26:	f7ec ffd7 	bl	8000ad8 <__aeabi_dcmpeq>
 8013b2a:	2800      	cmp	r0, #0
 8013b2c:	d033      	beq.n	8013b96 <_printf_float+0x266>
 8013b2e:	4a37      	ldr	r2, [pc, #220]	@ (8013c0c <_printf_float+0x2dc>)
 8013b30:	2301      	movs	r3, #1
 8013b32:	4631      	mov	r1, r6
 8013b34:	4628      	mov	r0, r5
 8013b36:	47b8      	blx	r7
 8013b38:	3001      	adds	r0, #1
 8013b3a:	f43f af54 	beq.w	80139e6 <_printf_float+0xb6>
 8013b3e:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8013b42:	4543      	cmp	r3, r8
 8013b44:	db02      	blt.n	8013b4c <_printf_float+0x21c>
 8013b46:	6823      	ldr	r3, [r4, #0]
 8013b48:	07d8      	lsls	r0, r3, #31
 8013b4a:	d50f      	bpl.n	8013b6c <_printf_float+0x23c>
 8013b4c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8013b50:	4631      	mov	r1, r6
 8013b52:	4628      	mov	r0, r5
 8013b54:	47b8      	blx	r7
 8013b56:	3001      	adds	r0, #1
 8013b58:	f43f af45 	beq.w	80139e6 <_printf_float+0xb6>
 8013b5c:	f04f 0900 	mov.w	r9, #0
 8013b60:	f108 38ff 	add.w	r8, r8, #4294967295
 8013b64:	f104 0a1a 	add.w	sl, r4, #26
 8013b68:	45c8      	cmp	r8, r9
 8013b6a:	dc09      	bgt.n	8013b80 <_printf_float+0x250>
 8013b6c:	6823      	ldr	r3, [r4, #0]
 8013b6e:	079b      	lsls	r3, r3, #30
 8013b70:	f100 8103 	bmi.w	8013d7a <_printf_float+0x44a>
 8013b74:	68e0      	ldr	r0, [r4, #12]
 8013b76:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8013b78:	4298      	cmp	r0, r3
 8013b7a:	bfb8      	it	lt
 8013b7c:	4618      	movlt	r0, r3
 8013b7e:	e734      	b.n	80139ea <_printf_float+0xba>
 8013b80:	2301      	movs	r3, #1
 8013b82:	4652      	mov	r2, sl
 8013b84:	4631      	mov	r1, r6
 8013b86:	4628      	mov	r0, r5
 8013b88:	47b8      	blx	r7
 8013b8a:	3001      	adds	r0, #1
 8013b8c:	f43f af2b 	beq.w	80139e6 <_printf_float+0xb6>
 8013b90:	f109 0901 	add.w	r9, r9, #1
 8013b94:	e7e8      	b.n	8013b68 <_printf_float+0x238>
 8013b96:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013b98:	2b00      	cmp	r3, #0
 8013b9a:	dc39      	bgt.n	8013c10 <_printf_float+0x2e0>
 8013b9c:	4a1b      	ldr	r2, [pc, #108]	@ (8013c0c <_printf_float+0x2dc>)
 8013b9e:	2301      	movs	r3, #1
 8013ba0:	4631      	mov	r1, r6
 8013ba2:	4628      	mov	r0, r5
 8013ba4:	47b8      	blx	r7
 8013ba6:	3001      	adds	r0, #1
 8013ba8:	f43f af1d 	beq.w	80139e6 <_printf_float+0xb6>
 8013bac:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8013bb0:	ea59 0303 	orrs.w	r3, r9, r3
 8013bb4:	d102      	bne.n	8013bbc <_printf_float+0x28c>
 8013bb6:	6823      	ldr	r3, [r4, #0]
 8013bb8:	07d9      	lsls	r1, r3, #31
 8013bba:	d5d7      	bpl.n	8013b6c <_printf_float+0x23c>
 8013bbc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8013bc0:	4631      	mov	r1, r6
 8013bc2:	4628      	mov	r0, r5
 8013bc4:	47b8      	blx	r7
 8013bc6:	3001      	adds	r0, #1
 8013bc8:	f43f af0d 	beq.w	80139e6 <_printf_float+0xb6>
 8013bcc:	f04f 0a00 	mov.w	sl, #0
 8013bd0:	f104 0b1a 	add.w	fp, r4, #26
 8013bd4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013bd6:	425b      	negs	r3, r3
 8013bd8:	4553      	cmp	r3, sl
 8013bda:	dc01      	bgt.n	8013be0 <_printf_float+0x2b0>
 8013bdc:	464b      	mov	r3, r9
 8013bde:	e793      	b.n	8013b08 <_printf_float+0x1d8>
 8013be0:	2301      	movs	r3, #1
 8013be2:	465a      	mov	r2, fp
 8013be4:	4631      	mov	r1, r6
 8013be6:	4628      	mov	r0, r5
 8013be8:	47b8      	blx	r7
 8013bea:	3001      	adds	r0, #1
 8013bec:	f43f aefb 	beq.w	80139e6 <_printf_float+0xb6>
 8013bf0:	f10a 0a01 	add.w	sl, sl, #1
 8013bf4:	e7ee      	b.n	8013bd4 <_printf_float+0x2a4>
 8013bf6:	bf00      	nop
 8013bf8:	7fefffff 	.word	0x7fefffff
 8013bfc:	0801a094 	.word	0x0801a094
 8013c00:	0801a090 	.word	0x0801a090
 8013c04:	0801a09c 	.word	0x0801a09c
 8013c08:	0801a098 	.word	0x0801a098
 8013c0c:	0801a0a0 	.word	0x0801a0a0
 8013c10:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8013c12:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8013c16:	4553      	cmp	r3, sl
 8013c18:	bfa8      	it	ge
 8013c1a:	4653      	movge	r3, sl
 8013c1c:	2b00      	cmp	r3, #0
 8013c1e:	4699      	mov	r9, r3
 8013c20:	dc36      	bgt.n	8013c90 <_printf_float+0x360>
 8013c22:	f04f 0b00 	mov.w	fp, #0
 8013c26:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8013c2a:	f104 021a 	add.w	r2, r4, #26
 8013c2e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8013c30:	9306      	str	r3, [sp, #24]
 8013c32:	eba3 0309 	sub.w	r3, r3, r9
 8013c36:	455b      	cmp	r3, fp
 8013c38:	dc31      	bgt.n	8013c9e <_printf_float+0x36e>
 8013c3a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013c3c:	459a      	cmp	sl, r3
 8013c3e:	dc3a      	bgt.n	8013cb6 <_printf_float+0x386>
 8013c40:	6823      	ldr	r3, [r4, #0]
 8013c42:	07da      	lsls	r2, r3, #31
 8013c44:	d437      	bmi.n	8013cb6 <_printf_float+0x386>
 8013c46:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013c48:	ebaa 0903 	sub.w	r9, sl, r3
 8013c4c:	9b06      	ldr	r3, [sp, #24]
 8013c4e:	ebaa 0303 	sub.w	r3, sl, r3
 8013c52:	4599      	cmp	r9, r3
 8013c54:	bfa8      	it	ge
 8013c56:	4699      	movge	r9, r3
 8013c58:	f1b9 0f00 	cmp.w	r9, #0
 8013c5c:	dc33      	bgt.n	8013cc6 <_printf_float+0x396>
 8013c5e:	f04f 0800 	mov.w	r8, #0
 8013c62:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8013c66:	f104 0b1a 	add.w	fp, r4, #26
 8013c6a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013c6c:	ebaa 0303 	sub.w	r3, sl, r3
 8013c70:	eba3 0309 	sub.w	r3, r3, r9
 8013c74:	4543      	cmp	r3, r8
 8013c76:	f77f af79 	ble.w	8013b6c <_printf_float+0x23c>
 8013c7a:	2301      	movs	r3, #1
 8013c7c:	465a      	mov	r2, fp
 8013c7e:	4631      	mov	r1, r6
 8013c80:	4628      	mov	r0, r5
 8013c82:	47b8      	blx	r7
 8013c84:	3001      	adds	r0, #1
 8013c86:	f43f aeae 	beq.w	80139e6 <_printf_float+0xb6>
 8013c8a:	f108 0801 	add.w	r8, r8, #1
 8013c8e:	e7ec      	b.n	8013c6a <_printf_float+0x33a>
 8013c90:	4642      	mov	r2, r8
 8013c92:	4631      	mov	r1, r6
 8013c94:	4628      	mov	r0, r5
 8013c96:	47b8      	blx	r7
 8013c98:	3001      	adds	r0, #1
 8013c9a:	d1c2      	bne.n	8013c22 <_printf_float+0x2f2>
 8013c9c:	e6a3      	b.n	80139e6 <_printf_float+0xb6>
 8013c9e:	2301      	movs	r3, #1
 8013ca0:	4631      	mov	r1, r6
 8013ca2:	4628      	mov	r0, r5
 8013ca4:	9206      	str	r2, [sp, #24]
 8013ca6:	47b8      	blx	r7
 8013ca8:	3001      	adds	r0, #1
 8013caa:	f43f ae9c 	beq.w	80139e6 <_printf_float+0xb6>
 8013cae:	9a06      	ldr	r2, [sp, #24]
 8013cb0:	f10b 0b01 	add.w	fp, fp, #1
 8013cb4:	e7bb      	b.n	8013c2e <_printf_float+0x2fe>
 8013cb6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8013cba:	4631      	mov	r1, r6
 8013cbc:	4628      	mov	r0, r5
 8013cbe:	47b8      	blx	r7
 8013cc0:	3001      	adds	r0, #1
 8013cc2:	d1c0      	bne.n	8013c46 <_printf_float+0x316>
 8013cc4:	e68f      	b.n	80139e6 <_printf_float+0xb6>
 8013cc6:	9a06      	ldr	r2, [sp, #24]
 8013cc8:	464b      	mov	r3, r9
 8013cca:	4442      	add	r2, r8
 8013ccc:	4631      	mov	r1, r6
 8013cce:	4628      	mov	r0, r5
 8013cd0:	47b8      	blx	r7
 8013cd2:	3001      	adds	r0, #1
 8013cd4:	d1c3      	bne.n	8013c5e <_printf_float+0x32e>
 8013cd6:	e686      	b.n	80139e6 <_printf_float+0xb6>
 8013cd8:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8013cdc:	f1ba 0f01 	cmp.w	sl, #1
 8013ce0:	dc01      	bgt.n	8013ce6 <_printf_float+0x3b6>
 8013ce2:	07db      	lsls	r3, r3, #31
 8013ce4:	d536      	bpl.n	8013d54 <_printf_float+0x424>
 8013ce6:	2301      	movs	r3, #1
 8013ce8:	4642      	mov	r2, r8
 8013cea:	4631      	mov	r1, r6
 8013cec:	4628      	mov	r0, r5
 8013cee:	47b8      	blx	r7
 8013cf0:	3001      	adds	r0, #1
 8013cf2:	f43f ae78 	beq.w	80139e6 <_printf_float+0xb6>
 8013cf6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8013cfa:	4631      	mov	r1, r6
 8013cfc:	4628      	mov	r0, r5
 8013cfe:	47b8      	blx	r7
 8013d00:	3001      	adds	r0, #1
 8013d02:	f43f ae70 	beq.w	80139e6 <_printf_float+0xb6>
 8013d06:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8013d0a:	2200      	movs	r2, #0
 8013d0c:	2300      	movs	r3, #0
 8013d0e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8013d12:	f7ec fee1 	bl	8000ad8 <__aeabi_dcmpeq>
 8013d16:	b9c0      	cbnz	r0, 8013d4a <_printf_float+0x41a>
 8013d18:	4653      	mov	r3, sl
 8013d1a:	f108 0201 	add.w	r2, r8, #1
 8013d1e:	4631      	mov	r1, r6
 8013d20:	4628      	mov	r0, r5
 8013d22:	47b8      	blx	r7
 8013d24:	3001      	adds	r0, #1
 8013d26:	d10c      	bne.n	8013d42 <_printf_float+0x412>
 8013d28:	e65d      	b.n	80139e6 <_printf_float+0xb6>
 8013d2a:	2301      	movs	r3, #1
 8013d2c:	465a      	mov	r2, fp
 8013d2e:	4631      	mov	r1, r6
 8013d30:	4628      	mov	r0, r5
 8013d32:	47b8      	blx	r7
 8013d34:	3001      	adds	r0, #1
 8013d36:	f43f ae56 	beq.w	80139e6 <_printf_float+0xb6>
 8013d3a:	f108 0801 	add.w	r8, r8, #1
 8013d3e:	45d0      	cmp	r8, sl
 8013d40:	dbf3      	blt.n	8013d2a <_printf_float+0x3fa>
 8013d42:	464b      	mov	r3, r9
 8013d44:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8013d48:	e6df      	b.n	8013b0a <_printf_float+0x1da>
 8013d4a:	f04f 0800 	mov.w	r8, #0
 8013d4e:	f104 0b1a 	add.w	fp, r4, #26
 8013d52:	e7f4      	b.n	8013d3e <_printf_float+0x40e>
 8013d54:	2301      	movs	r3, #1
 8013d56:	4642      	mov	r2, r8
 8013d58:	e7e1      	b.n	8013d1e <_printf_float+0x3ee>
 8013d5a:	2301      	movs	r3, #1
 8013d5c:	464a      	mov	r2, r9
 8013d5e:	4631      	mov	r1, r6
 8013d60:	4628      	mov	r0, r5
 8013d62:	47b8      	blx	r7
 8013d64:	3001      	adds	r0, #1
 8013d66:	f43f ae3e 	beq.w	80139e6 <_printf_float+0xb6>
 8013d6a:	f108 0801 	add.w	r8, r8, #1
 8013d6e:	68e3      	ldr	r3, [r4, #12]
 8013d70:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8013d72:	1a5b      	subs	r3, r3, r1
 8013d74:	4543      	cmp	r3, r8
 8013d76:	dcf0      	bgt.n	8013d5a <_printf_float+0x42a>
 8013d78:	e6fc      	b.n	8013b74 <_printf_float+0x244>
 8013d7a:	f04f 0800 	mov.w	r8, #0
 8013d7e:	f104 0919 	add.w	r9, r4, #25
 8013d82:	e7f4      	b.n	8013d6e <_printf_float+0x43e>

08013d84 <_printf_common>:
 8013d84:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8013d88:	4616      	mov	r6, r2
 8013d8a:	4698      	mov	r8, r3
 8013d8c:	688a      	ldr	r2, [r1, #8]
 8013d8e:	690b      	ldr	r3, [r1, #16]
 8013d90:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8013d94:	4293      	cmp	r3, r2
 8013d96:	bfb8      	it	lt
 8013d98:	4613      	movlt	r3, r2
 8013d9a:	6033      	str	r3, [r6, #0]
 8013d9c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8013da0:	4607      	mov	r7, r0
 8013da2:	460c      	mov	r4, r1
 8013da4:	b10a      	cbz	r2, 8013daa <_printf_common+0x26>
 8013da6:	3301      	adds	r3, #1
 8013da8:	6033      	str	r3, [r6, #0]
 8013daa:	6823      	ldr	r3, [r4, #0]
 8013dac:	0699      	lsls	r1, r3, #26
 8013dae:	bf42      	ittt	mi
 8013db0:	6833      	ldrmi	r3, [r6, #0]
 8013db2:	3302      	addmi	r3, #2
 8013db4:	6033      	strmi	r3, [r6, #0]
 8013db6:	6825      	ldr	r5, [r4, #0]
 8013db8:	f015 0506 	ands.w	r5, r5, #6
 8013dbc:	d106      	bne.n	8013dcc <_printf_common+0x48>
 8013dbe:	f104 0a19 	add.w	sl, r4, #25
 8013dc2:	68e3      	ldr	r3, [r4, #12]
 8013dc4:	6832      	ldr	r2, [r6, #0]
 8013dc6:	1a9b      	subs	r3, r3, r2
 8013dc8:	42ab      	cmp	r3, r5
 8013dca:	dc26      	bgt.n	8013e1a <_printf_common+0x96>
 8013dcc:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8013dd0:	6822      	ldr	r2, [r4, #0]
 8013dd2:	3b00      	subs	r3, #0
 8013dd4:	bf18      	it	ne
 8013dd6:	2301      	movne	r3, #1
 8013dd8:	0692      	lsls	r2, r2, #26
 8013dda:	d42b      	bmi.n	8013e34 <_printf_common+0xb0>
 8013ddc:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8013de0:	4641      	mov	r1, r8
 8013de2:	4638      	mov	r0, r7
 8013de4:	47c8      	blx	r9
 8013de6:	3001      	adds	r0, #1
 8013de8:	d01e      	beq.n	8013e28 <_printf_common+0xa4>
 8013dea:	6823      	ldr	r3, [r4, #0]
 8013dec:	6922      	ldr	r2, [r4, #16]
 8013dee:	f003 0306 	and.w	r3, r3, #6
 8013df2:	2b04      	cmp	r3, #4
 8013df4:	bf02      	ittt	eq
 8013df6:	68e5      	ldreq	r5, [r4, #12]
 8013df8:	6833      	ldreq	r3, [r6, #0]
 8013dfa:	1aed      	subeq	r5, r5, r3
 8013dfc:	68a3      	ldr	r3, [r4, #8]
 8013dfe:	bf0c      	ite	eq
 8013e00:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8013e04:	2500      	movne	r5, #0
 8013e06:	4293      	cmp	r3, r2
 8013e08:	bfc4      	itt	gt
 8013e0a:	1a9b      	subgt	r3, r3, r2
 8013e0c:	18ed      	addgt	r5, r5, r3
 8013e0e:	2600      	movs	r6, #0
 8013e10:	341a      	adds	r4, #26
 8013e12:	42b5      	cmp	r5, r6
 8013e14:	d11a      	bne.n	8013e4c <_printf_common+0xc8>
 8013e16:	2000      	movs	r0, #0
 8013e18:	e008      	b.n	8013e2c <_printf_common+0xa8>
 8013e1a:	2301      	movs	r3, #1
 8013e1c:	4652      	mov	r2, sl
 8013e1e:	4641      	mov	r1, r8
 8013e20:	4638      	mov	r0, r7
 8013e22:	47c8      	blx	r9
 8013e24:	3001      	adds	r0, #1
 8013e26:	d103      	bne.n	8013e30 <_printf_common+0xac>
 8013e28:	f04f 30ff 	mov.w	r0, #4294967295
 8013e2c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013e30:	3501      	adds	r5, #1
 8013e32:	e7c6      	b.n	8013dc2 <_printf_common+0x3e>
 8013e34:	18e1      	adds	r1, r4, r3
 8013e36:	1c5a      	adds	r2, r3, #1
 8013e38:	2030      	movs	r0, #48	@ 0x30
 8013e3a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8013e3e:	4422      	add	r2, r4
 8013e40:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8013e44:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8013e48:	3302      	adds	r3, #2
 8013e4a:	e7c7      	b.n	8013ddc <_printf_common+0x58>
 8013e4c:	2301      	movs	r3, #1
 8013e4e:	4622      	mov	r2, r4
 8013e50:	4641      	mov	r1, r8
 8013e52:	4638      	mov	r0, r7
 8013e54:	47c8      	blx	r9
 8013e56:	3001      	adds	r0, #1
 8013e58:	d0e6      	beq.n	8013e28 <_printf_common+0xa4>
 8013e5a:	3601      	adds	r6, #1
 8013e5c:	e7d9      	b.n	8013e12 <_printf_common+0x8e>
	...

08013e60 <_printf_i>:
 8013e60:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8013e64:	7e0f      	ldrb	r7, [r1, #24]
 8013e66:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8013e68:	2f78      	cmp	r7, #120	@ 0x78
 8013e6a:	4691      	mov	r9, r2
 8013e6c:	4680      	mov	r8, r0
 8013e6e:	460c      	mov	r4, r1
 8013e70:	469a      	mov	sl, r3
 8013e72:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8013e76:	d807      	bhi.n	8013e88 <_printf_i+0x28>
 8013e78:	2f62      	cmp	r7, #98	@ 0x62
 8013e7a:	d80a      	bhi.n	8013e92 <_printf_i+0x32>
 8013e7c:	2f00      	cmp	r7, #0
 8013e7e:	f000 80d1 	beq.w	8014024 <_printf_i+0x1c4>
 8013e82:	2f58      	cmp	r7, #88	@ 0x58
 8013e84:	f000 80b8 	beq.w	8013ff8 <_printf_i+0x198>
 8013e88:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8013e8c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8013e90:	e03a      	b.n	8013f08 <_printf_i+0xa8>
 8013e92:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8013e96:	2b15      	cmp	r3, #21
 8013e98:	d8f6      	bhi.n	8013e88 <_printf_i+0x28>
 8013e9a:	a101      	add	r1, pc, #4	@ (adr r1, 8013ea0 <_printf_i+0x40>)
 8013e9c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8013ea0:	08013ef9 	.word	0x08013ef9
 8013ea4:	08013f0d 	.word	0x08013f0d
 8013ea8:	08013e89 	.word	0x08013e89
 8013eac:	08013e89 	.word	0x08013e89
 8013eb0:	08013e89 	.word	0x08013e89
 8013eb4:	08013e89 	.word	0x08013e89
 8013eb8:	08013f0d 	.word	0x08013f0d
 8013ebc:	08013e89 	.word	0x08013e89
 8013ec0:	08013e89 	.word	0x08013e89
 8013ec4:	08013e89 	.word	0x08013e89
 8013ec8:	08013e89 	.word	0x08013e89
 8013ecc:	0801400b 	.word	0x0801400b
 8013ed0:	08013f37 	.word	0x08013f37
 8013ed4:	08013fc5 	.word	0x08013fc5
 8013ed8:	08013e89 	.word	0x08013e89
 8013edc:	08013e89 	.word	0x08013e89
 8013ee0:	0801402d 	.word	0x0801402d
 8013ee4:	08013e89 	.word	0x08013e89
 8013ee8:	08013f37 	.word	0x08013f37
 8013eec:	08013e89 	.word	0x08013e89
 8013ef0:	08013e89 	.word	0x08013e89
 8013ef4:	08013fcd 	.word	0x08013fcd
 8013ef8:	6833      	ldr	r3, [r6, #0]
 8013efa:	1d1a      	adds	r2, r3, #4
 8013efc:	681b      	ldr	r3, [r3, #0]
 8013efe:	6032      	str	r2, [r6, #0]
 8013f00:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8013f04:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8013f08:	2301      	movs	r3, #1
 8013f0a:	e09c      	b.n	8014046 <_printf_i+0x1e6>
 8013f0c:	6833      	ldr	r3, [r6, #0]
 8013f0e:	6820      	ldr	r0, [r4, #0]
 8013f10:	1d19      	adds	r1, r3, #4
 8013f12:	6031      	str	r1, [r6, #0]
 8013f14:	0606      	lsls	r6, r0, #24
 8013f16:	d501      	bpl.n	8013f1c <_printf_i+0xbc>
 8013f18:	681d      	ldr	r5, [r3, #0]
 8013f1a:	e003      	b.n	8013f24 <_printf_i+0xc4>
 8013f1c:	0645      	lsls	r5, r0, #25
 8013f1e:	d5fb      	bpl.n	8013f18 <_printf_i+0xb8>
 8013f20:	f9b3 5000 	ldrsh.w	r5, [r3]
 8013f24:	2d00      	cmp	r5, #0
 8013f26:	da03      	bge.n	8013f30 <_printf_i+0xd0>
 8013f28:	232d      	movs	r3, #45	@ 0x2d
 8013f2a:	426d      	negs	r5, r5
 8013f2c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8013f30:	4858      	ldr	r0, [pc, #352]	@ (8014094 <_printf_i+0x234>)
 8013f32:	230a      	movs	r3, #10
 8013f34:	e011      	b.n	8013f5a <_printf_i+0xfa>
 8013f36:	6821      	ldr	r1, [r4, #0]
 8013f38:	6833      	ldr	r3, [r6, #0]
 8013f3a:	0608      	lsls	r0, r1, #24
 8013f3c:	f853 5b04 	ldr.w	r5, [r3], #4
 8013f40:	d402      	bmi.n	8013f48 <_printf_i+0xe8>
 8013f42:	0649      	lsls	r1, r1, #25
 8013f44:	bf48      	it	mi
 8013f46:	b2ad      	uxthmi	r5, r5
 8013f48:	2f6f      	cmp	r7, #111	@ 0x6f
 8013f4a:	4852      	ldr	r0, [pc, #328]	@ (8014094 <_printf_i+0x234>)
 8013f4c:	6033      	str	r3, [r6, #0]
 8013f4e:	bf14      	ite	ne
 8013f50:	230a      	movne	r3, #10
 8013f52:	2308      	moveq	r3, #8
 8013f54:	2100      	movs	r1, #0
 8013f56:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8013f5a:	6866      	ldr	r6, [r4, #4]
 8013f5c:	60a6      	str	r6, [r4, #8]
 8013f5e:	2e00      	cmp	r6, #0
 8013f60:	db05      	blt.n	8013f6e <_printf_i+0x10e>
 8013f62:	6821      	ldr	r1, [r4, #0]
 8013f64:	432e      	orrs	r6, r5
 8013f66:	f021 0104 	bic.w	r1, r1, #4
 8013f6a:	6021      	str	r1, [r4, #0]
 8013f6c:	d04b      	beq.n	8014006 <_printf_i+0x1a6>
 8013f6e:	4616      	mov	r6, r2
 8013f70:	fbb5 f1f3 	udiv	r1, r5, r3
 8013f74:	fb03 5711 	mls	r7, r3, r1, r5
 8013f78:	5dc7      	ldrb	r7, [r0, r7]
 8013f7a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8013f7e:	462f      	mov	r7, r5
 8013f80:	42bb      	cmp	r3, r7
 8013f82:	460d      	mov	r5, r1
 8013f84:	d9f4      	bls.n	8013f70 <_printf_i+0x110>
 8013f86:	2b08      	cmp	r3, #8
 8013f88:	d10b      	bne.n	8013fa2 <_printf_i+0x142>
 8013f8a:	6823      	ldr	r3, [r4, #0]
 8013f8c:	07df      	lsls	r7, r3, #31
 8013f8e:	d508      	bpl.n	8013fa2 <_printf_i+0x142>
 8013f90:	6923      	ldr	r3, [r4, #16]
 8013f92:	6861      	ldr	r1, [r4, #4]
 8013f94:	4299      	cmp	r1, r3
 8013f96:	bfde      	ittt	le
 8013f98:	2330      	movle	r3, #48	@ 0x30
 8013f9a:	f806 3c01 	strble.w	r3, [r6, #-1]
 8013f9e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8013fa2:	1b92      	subs	r2, r2, r6
 8013fa4:	6122      	str	r2, [r4, #16]
 8013fa6:	f8cd a000 	str.w	sl, [sp]
 8013faa:	464b      	mov	r3, r9
 8013fac:	aa03      	add	r2, sp, #12
 8013fae:	4621      	mov	r1, r4
 8013fb0:	4640      	mov	r0, r8
 8013fb2:	f7ff fee7 	bl	8013d84 <_printf_common>
 8013fb6:	3001      	adds	r0, #1
 8013fb8:	d14a      	bne.n	8014050 <_printf_i+0x1f0>
 8013fba:	f04f 30ff 	mov.w	r0, #4294967295
 8013fbe:	b004      	add	sp, #16
 8013fc0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013fc4:	6823      	ldr	r3, [r4, #0]
 8013fc6:	f043 0320 	orr.w	r3, r3, #32
 8013fca:	6023      	str	r3, [r4, #0]
 8013fcc:	4832      	ldr	r0, [pc, #200]	@ (8014098 <_printf_i+0x238>)
 8013fce:	2778      	movs	r7, #120	@ 0x78
 8013fd0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8013fd4:	6823      	ldr	r3, [r4, #0]
 8013fd6:	6831      	ldr	r1, [r6, #0]
 8013fd8:	061f      	lsls	r7, r3, #24
 8013fda:	f851 5b04 	ldr.w	r5, [r1], #4
 8013fde:	d402      	bmi.n	8013fe6 <_printf_i+0x186>
 8013fe0:	065f      	lsls	r7, r3, #25
 8013fe2:	bf48      	it	mi
 8013fe4:	b2ad      	uxthmi	r5, r5
 8013fe6:	6031      	str	r1, [r6, #0]
 8013fe8:	07d9      	lsls	r1, r3, #31
 8013fea:	bf44      	itt	mi
 8013fec:	f043 0320 	orrmi.w	r3, r3, #32
 8013ff0:	6023      	strmi	r3, [r4, #0]
 8013ff2:	b11d      	cbz	r5, 8013ffc <_printf_i+0x19c>
 8013ff4:	2310      	movs	r3, #16
 8013ff6:	e7ad      	b.n	8013f54 <_printf_i+0xf4>
 8013ff8:	4826      	ldr	r0, [pc, #152]	@ (8014094 <_printf_i+0x234>)
 8013ffa:	e7e9      	b.n	8013fd0 <_printf_i+0x170>
 8013ffc:	6823      	ldr	r3, [r4, #0]
 8013ffe:	f023 0320 	bic.w	r3, r3, #32
 8014002:	6023      	str	r3, [r4, #0]
 8014004:	e7f6      	b.n	8013ff4 <_printf_i+0x194>
 8014006:	4616      	mov	r6, r2
 8014008:	e7bd      	b.n	8013f86 <_printf_i+0x126>
 801400a:	6833      	ldr	r3, [r6, #0]
 801400c:	6825      	ldr	r5, [r4, #0]
 801400e:	6961      	ldr	r1, [r4, #20]
 8014010:	1d18      	adds	r0, r3, #4
 8014012:	6030      	str	r0, [r6, #0]
 8014014:	062e      	lsls	r6, r5, #24
 8014016:	681b      	ldr	r3, [r3, #0]
 8014018:	d501      	bpl.n	801401e <_printf_i+0x1be>
 801401a:	6019      	str	r1, [r3, #0]
 801401c:	e002      	b.n	8014024 <_printf_i+0x1c4>
 801401e:	0668      	lsls	r0, r5, #25
 8014020:	d5fb      	bpl.n	801401a <_printf_i+0x1ba>
 8014022:	8019      	strh	r1, [r3, #0]
 8014024:	2300      	movs	r3, #0
 8014026:	6123      	str	r3, [r4, #16]
 8014028:	4616      	mov	r6, r2
 801402a:	e7bc      	b.n	8013fa6 <_printf_i+0x146>
 801402c:	6833      	ldr	r3, [r6, #0]
 801402e:	1d1a      	adds	r2, r3, #4
 8014030:	6032      	str	r2, [r6, #0]
 8014032:	681e      	ldr	r6, [r3, #0]
 8014034:	6862      	ldr	r2, [r4, #4]
 8014036:	2100      	movs	r1, #0
 8014038:	4630      	mov	r0, r6
 801403a:	f7ec f8d1 	bl	80001e0 <memchr>
 801403e:	b108      	cbz	r0, 8014044 <_printf_i+0x1e4>
 8014040:	1b80      	subs	r0, r0, r6
 8014042:	6060      	str	r0, [r4, #4]
 8014044:	6863      	ldr	r3, [r4, #4]
 8014046:	6123      	str	r3, [r4, #16]
 8014048:	2300      	movs	r3, #0
 801404a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801404e:	e7aa      	b.n	8013fa6 <_printf_i+0x146>
 8014050:	6923      	ldr	r3, [r4, #16]
 8014052:	4632      	mov	r2, r6
 8014054:	4649      	mov	r1, r9
 8014056:	4640      	mov	r0, r8
 8014058:	47d0      	blx	sl
 801405a:	3001      	adds	r0, #1
 801405c:	d0ad      	beq.n	8013fba <_printf_i+0x15a>
 801405e:	6823      	ldr	r3, [r4, #0]
 8014060:	079b      	lsls	r3, r3, #30
 8014062:	d413      	bmi.n	801408c <_printf_i+0x22c>
 8014064:	68e0      	ldr	r0, [r4, #12]
 8014066:	9b03      	ldr	r3, [sp, #12]
 8014068:	4298      	cmp	r0, r3
 801406a:	bfb8      	it	lt
 801406c:	4618      	movlt	r0, r3
 801406e:	e7a6      	b.n	8013fbe <_printf_i+0x15e>
 8014070:	2301      	movs	r3, #1
 8014072:	4632      	mov	r2, r6
 8014074:	4649      	mov	r1, r9
 8014076:	4640      	mov	r0, r8
 8014078:	47d0      	blx	sl
 801407a:	3001      	adds	r0, #1
 801407c:	d09d      	beq.n	8013fba <_printf_i+0x15a>
 801407e:	3501      	adds	r5, #1
 8014080:	68e3      	ldr	r3, [r4, #12]
 8014082:	9903      	ldr	r1, [sp, #12]
 8014084:	1a5b      	subs	r3, r3, r1
 8014086:	42ab      	cmp	r3, r5
 8014088:	dcf2      	bgt.n	8014070 <_printf_i+0x210>
 801408a:	e7eb      	b.n	8014064 <_printf_i+0x204>
 801408c:	2500      	movs	r5, #0
 801408e:	f104 0619 	add.w	r6, r4, #25
 8014092:	e7f5      	b.n	8014080 <_printf_i+0x220>
 8014094:	0801a0a2 	.word	0x0801a0a2
 8014098:	0801a0b3 	.word	0x0801a0b3

0801409c <_scanf_float>:
 801409c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80140a0:	b087      	sub	sp, #28
 80140a2:	4691      	mov	r9, r2
 80140a4:	9303      	str	r3, [sp, #12]
 80140a6:	688b      	ldr	r3, [r1, #8]
 80140a8:	1e5a      	subs	r2, r3, #1
 80140aa:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 80140ae:	bf81      	itttt	hi
 80140b0:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 80140b4:	eb03 0b05 	addhi.w	fp, r3, r5
 80140b8:	f240 135d 	movwhi	r3, #349	@ 0x15d
 80140bc:	608b      	strhi	r3, [r1, #8]
 80140be:	680b      	ldr	r3, [r1, #0]
 80140c0:	460a      	mov	r2, r1
 80140c2:	f04f 0500 	mov.w	r5, #0
 80140c6:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 80140ca:	f842 3b1c 	str.w	r3, [r2], #28
 80140ce:	e9cd 5504 	strd	r5, r5, [sp, #16]
 80140d2:	4680      	mov	r8, r0
 80140d4:	460c      	mov	r4, r1
 80140d6:	bf98      	it	ls
 80140d8:	f04f 0b00 	movls.w	fp, #0
 80140dc:	9201      	str	r2, [sp, #4]
 80140de:	4616      	mov	r6, r2
 80140e0:	46aa      	mov	sl, r5
 80140e2:	462f      	mov	r7, r5
 80140e4:	9502      	str	r5, [sp, #8]
 80140e6:	68a2      	ldr	r2, [r4, #8]
 80140e8:	b15a      	cbz	r2, 8014102 <_scanf_float+0x66>
 80140ea:	f8d9 3000 	ldr.w	r3, [r9]
 80140ee:	781b      	ldrb	r3, [r3, #0]
 80140f0:	2b4e      	cmp	r3, #78	@ 0x4e
 80140f2:	d863      	bhi.n	80141bc <_scanf_float+0x120>
 80140f4:	2b40      	cmp	r3, #64	@ 0x40
 80140f6:	d83b      	bhi.n	8014170 <_scanf_float+0xd4>
 80140f8:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 80140fc:	b2c8      	uxtb	r0, r1
 80140fe:	280e      	cmp	r0, #14
 8014100:	d939      	bls.n	8014176 <_scanf_float+0xda>
 8014102:	b11f      	cbz	r7, 801410c <_scanf_float+0x70>
 8014104:	6823      	ldr	r3, [r4, #0]
 8014106:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 801410a:	6023      	str	r3, [r4, #0]
 801410c:	f10a 3aff 	add.w	sl, sl, #4294967295
 8014110:	f1ba 0f01 	cmp.w	sl, #1
 8014114:	f200 8114 	bhi.w	8014340 <_scanf_float+0x2a4>
 8014118:	9b01      	ldr	r3, [sp, #4]
 801411a:	429e      	cmp	r6, r3
 801411c:	f200 8105 	bhi.w	801432a <_scanf_float+0x28e>
 8014120:	2001      	movs	r0, #1
 8014122:	b007      	add	sp, #28
 8014124:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014128:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 801412c:	2a0d      	cmp	r2, #13
 801412e:	d8e8      	bhi.n	8014102 <_scanf_float+0x66>
 8014130:	a101      	add	r1, pc, #4	@ (adr r1, 8014138 <_scanf_float+0x9c>)
 8014132:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8014136:	bf00      	nop
 8014138:	08014281 	.word	0x08014281
 801413c:	08014103 	.word	0x08014103
 8014140:	08014103 	.word	0x08014103
 8014144:	08014103 	.word	0x08014103
 8014148:	080142dd 	.word	0x080142dd
 801414c:	080142b7 	.word	0x080142b7
 8014150:	08014103 	.word	0x08014103
 8014154:	08014103 	.word	0x08014103
 8014158:	0801428f 	.word	0x0801428f
 801415c:	08014103 	.word	0x08014103
 8014160:	08014103 	.word	0x08014103
 8014164:	08014103 	.word	0x08014103
 8014168:	08014103 	.word	0x08014103
 801416c:	0801424b 	.word	0x0801424b
 8014170:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8014174:	e7da      	b.n	801412c <_scanf_float+0x90>
 8014176:	290e      	cmp	r1, #14
 8014178:	d8c3      	bhi.n	8014102 <_scanf_float+0x66>
 801417a:	a001      	add	r0, pc, #4	@ (adr r0, 8014180 <_scanf_float+0xe4>)
 801417c:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8014180:	0801423b 	.word	0x0801423b
 8014184:	08014103 	.word	0x08014103
 8014188:	0801423b 	.word	0x0801423b
 801418c:	080142cb 	.word	0x080142cb
 8014190:	08014103 	.word	0x08014103
 8014194:	080141dd 	.word	0x080141dd
 8014198:	08014221 	.word	0x08014221
 801419c:	08014221 	.word	0x08014221
 80141a0:	08014221 	.word	0x08014221
 80141a4:	08014221 	.word	0x08014221
 80141a8:	08014221 	.word	0x08014221
 80141ac:	08014221 	.word	0x08014221
 80141b0:	08014221 	.word	0x08014221
 80141b4:	08014221 	.word	0x08014221
 80141b8:	08014221 	.word	0x08014221
 80141bc:	2b6e      	cmp	r3, #110	@ 0x6e
 80141be:	d809      	bhi.n	80141d4 <_scanf_float+0x138>
 80141c0:	2b60      	cmp	r3, #96	@ 0x60
 80141c2:	d8b1      	bhi.n	8014128 <_scanf_float+0x8c>
 80141c4:	2b54      	cmp	r3, #84	@ 0x54
 80141c6:	d07b      	beq.n	80142c0 <_scanf_float+0x224>
 80141c8:	2b59      	cmp	r3, #89	@ 0x59
 80141ca:	d19a      	bne.n	8014102 <_scanf_float+0x66>
 80141cc:	2d07      	cmp	r5, #7
 80141ce:	d198      	bne.n	8014102 <_scanf_float+0x66>
 80141d0:	2508      	movs	r5, #8
 80141d2:	e02f      	b.n	8014234 <_scanf_float+0x198>
 80141d4:	2b74      	cmp	r3, #116	@ 0x74
 80141d6:	d073      	beq.n	80142c0 <_scanf_float+0x224>
 80141d8:	2b79      	cmp	r3, #121	@ 0x79
 80141da:	e7f6      	b.n	80141ca <_scanf_float+0x12e>
 80141dc:	6821      	ldr	r1, [r4, #0]
 80141de:	05c8      	lsls	r0, r1, #23
 80141e0:	d51e      	bpl.n	8014220 <_scanf_float+0x184>
 80141e2:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 80141e6:	6021      	str	r1, [r4, #0]
 80141e8:	3701      	adds	r7, #1
 80141ea:	f1bb 0f00 	cmp.w	fp, #0
 80141ee:	d003      	beq.n	80141f8 <_scanf_float+0x15c>
 80141f0:	3201      	adds	r2, #1
 80141f2:	f10b 3bff 	add.w	fp, fp, #4294967295
 80141f6:	60a2      	str	r2, [r4, #8]
 80141f8:	68a3      	ldr	r3, [r4, #8]
 80141fa:	3b01      	subs	r3, #1
 80141fc:	60a3      	str	r3, [r4, #8]
 80141fe:	6923      	ldr	r3, [r4, #16]
 8014200:	3301      	adds	r3, #1
 8014202:	6123      	str	r3, [r4, #16]
 8014204:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8014208:	3b01      	subs	r3, #1
 801420a:	2b00      	cmp	r3, #0
 801420c:	f8c9 3004 	str.w	r3, [r9, #4]
 8014210:	f340 8082 	ble.w	8014318 <_scanf_float+0x27c>
 8014214:	f8d9 3000 	ldr.w	r3, [r9]
 8014218:	3301      	adds	r3, #1
 801421a:	f8c9 3000 	str.w	r3, [r9]
 801421e:	e762      	b.n	80140e6 <_scanf_float+0x4a>
 8014220:	eb1a 0105 	adds.w	r1, sl, r5
 8014224:	f47f af6d 	bne.w	8014102 <_scanf_float+0x66>
 8014228:	6822      	ldr	r2, [r4, #0]
 801422a:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 801422e:	6022      	str	r2, [r4, #0]
 8014230:	460d      	mov	r5, r1
 8014232:	468a      	mov	sl, r1
 8014234:	f806 3b01 	strb.w	r3, [r6], #1
 8014238:	e7de      	b.n	80141f8 <_scanf_float+0x15c>
 801423a:	6822      	ldr	r2, [r4, #0]
 801423c:	0610      	lsls	r0, r2, #24
 801423e:	f57f af60 	bpl.w	8014102 <_scanf_float+0x66>
 8014242:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8014246:	6022      	str	r2, [r4, #0]
 8014248:	e7f4      	b.n	8014234 <_scanf_float+0x198>
 801424a:	f1ba 0f00 	cmp.w	sl, #0
 801424e:	d10c      	bne.n	801426a <_scanf_float+0x1ce>
 8014250:	b977      	cbnz	r7, 8014270 <_scanf_float+0x1d4>
 8014252:	6822      	ldr	r2, [r4, #0]
 8014254:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8014258:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 801425c:	d108      	bne.n	8014270 <_scanf_float+0x1d4>
 801425e:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8014262:	6022      	str	r2, [r4, #0]
 8014264:	f04f 0a01 	mov.w	sl, #1
 8014268:	e7e4      	b.n	8014234 <_scanf_float+0x198>
 801426a:	f1ba 0f02 	cmp.w	sl, #2
 801426e:	d050      	beq.n	8014312 <_scanf_float+0x276>
 8014270:	2d01      	cmp	r5, #1
 8014272:	d002      	beq.n	801427a <_scanf_float+0x1de>
 8014274:	2d04      	cmp	r5, #4
 8014276:	f47f af44 	bne.w	8014102 <_scanf_float+0x66>
 801427a:	3501      	adds	r5, #1
 801427c:	b2ed      	uxtb	r5, r5
 801427e:	e7d9      	b.n	8014234 <_scanf_float+0x198>
 8014280:	f1ba 0f01 	cmp.w	sl, #1
 8014284:	f47f af3d 	bne.w	8014102 <_scanf_float+0x66>
 8014288:	f04f 0a02 	mov.w	sl, #2
 801428c:	e7d2      	b.n	8014234 <_scanf_float+0x198>
 801428e:	b975      	cbnz	r5, 80142ae <_scanf_float+0x212>
 8014290:	2f00      	cmp	r7, #0
 8014292:	f47f af37 	bne.w	8014104 <_scanf_float+0x68>
 8014296:	6822      	ldr	r2, [r4, #0]
 8014298:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 801429c:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 80142a0:	f040 8103 	bne.w	80144aa <_scanf_float+0x40e>
 80142a4:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80142a8:	6022      	str	r2, [r4, #0]
 80142aa:	2501      	movs	r5, #1
 80142ac:	e7c2      	b.n	8014234 <_scanf_float+0x198>
 80142ae:	2d03      	cmp	r5, #3
 80142b0:	d0e3      	beq.n	801427a <_scanf_float+0x1de>
 80142b2:	2d05      	cmp	r5, #5
 80142b4:	e7df      	b.n	8014276 <_scanf_float+0x1da>
 80142b6:	2d02      	cmp	r5, #2
 80142b8:	f47f af23 	bne.w	8014102 <_scanf_float+0x66>
 80142bc:	2503      	movs	r5, #3
 80142be:	e7b9      	b.n	8014234 <_scanf_float+0x198>
 80142c0:	2d06      	cmp	r5, #6
 80142c2:	f47f af1e 	bne.w	8014102 <_scanf_float+0x66>
 80142c6:	2507      	movs	r5, #7
 80142c8:	e7b4      	b.n	8014234 <_scanf_float+0x198>
 80142ca:	6822      	ldr	r2, [r4, #0]
 80142cc:	0591      	lsls	r1, r2, #22
 80142ce:	f57f af18 	bpl.w	8014102 <_scanf_float+0x66>
 80142d2:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 80142d6:	6022      	str	r2, [r4, #0]
 80142d8:	9702      	str	r7, [sp, #8]
 80142da:	e7ab      	b.n	8014234 <_scanf_float+0x198>
 80142dc:	6822      	ldr	r2, [r4, #0]
 80142de:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 80142e2:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 80142e6:	d005      	beq.n	80142f4 <_scanf_float+0x258>
 80142e8:	0550      	lsls	r0, r2, #21
 80142ea:	f57f af0a 	bpl.w	8014102 <_scanf_float+0x66>
 80142ee:	2f00      	cmp	r7, #0
 80142f0:	f000 80db 	beq.w	80144aa <_scanf_float+0x40e>
 80142f4:	0591      	lsls	r1, r2, #22
 80142f6:	bf58      	it	pl
 80142f8:	9902      	ldrpl	r1, [sp, #8]
 80142fa:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80142fe:	bf58      	it	pl
 8014300:	1a79      	subpl	r1, r7, r1
 8014302:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 8014306:	bf58      	it	pl
 8014308:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 801430c:	6022      	str	r2, [r4, #0]
 801430e:	2700      	movs	r7, #0
 8014310:	e790      	b.n	8014234 <_scanf_float+0x198>
 8014312:	f04f 0a03 	mov.w	sl, #3
 8014316:	e78d      	b.n	8014234 <_scanf_float+0x198>
 8014318:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 801431c:	4649      	mov	r1, r9
 801431e:	4640      	mov	r0, r8
 8014320:	4798      	blx	r3
 8014322:	2800      	cmp	r0, #0
 8014324:	f43f aedf 	beq.w	80140e6 <_scanf_float+0x4a>
 8014328:	e6eb      	b.n	8014102 <_scanf_float+0x66>
 801432a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 801432e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8014332:	464a      	mov	r2, r9
 8014334:	4640      	mov	r0, r8
 8014336:	4798      	blx	r3
 8014338:	6923      	ldr	r3, [r4, #16]
 801433a:	3b01      	subs	r3, #1
 801433c:	6123      	str	r3, [r4, #16]
 801433e:	e6eb      	b.n	8014118 <_scanf_float+0x7c>
 8014340:	1e6b      	subs	r3, r5, #1
 8014342:	2b06      	cmp	r3, #6
 8014344:	d824      	bhi.n	8014390 <_scanf_float+0x2f4>
 8014346:	2d02      	cmp	r5, #2
 8014348:	d836      	bhi.n	80143b8 <_scanf_float+0x31c>
 801434a:	9b01      	ldr	r3, [sp, #4]
 801434c:	429e      	cmp	r6, r3
 801434e:	f67f aee7 	bls.w	8014120 <_scanf_float+0x84>
 8014352:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8014356:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 801435a:	464a      	mov	r2, r9
 801435c:	4640      	mov	r0, r8
 801435e:	4798      	blx	r3
 8014360:	6923      	ldr	r3, [r4, #16]
 8014362:	3b01      	subs	r3, #1
 8014364:	6123      	str	r3, [r4, #16]
 8014366:	e7f0      	b.n	801434a <_scanf_float+0x2ae>
 8014368:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 801436c:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8014370:	464a      	mov	r2, r9
 8014372:	4640      	mov	r0, r8
 8014374:	4798      	blx	r3
 8014376:	6923      	ldr	r3, [r4, #16]
 8014378:	3b01      	subs	r3, #1
 801437a:	6123      	str	r3, [r4, #16]
 801437c:	f10a 3aff 	add.w	sl, sl, #4294967295
 8014380:	fa5f fa8a 	uxtb.w	sl, sl
 8014384:	f1ba 0f02 	cmp.w	sl, #2
 8014388:	d1ee      	bne.n	8014368 <_scanf_float+0x2cc>
 801438a:	3d03      	subs	r5, #3
 801438c:	b2ed      	uxtb	r5, r5
 801438e:	1b76      	subs	r6, r6, r5
 8014390:	6823      	ldr	r3, [r4, #0]
 8014392:	05da      	lsls	r2, r3, #23
 8014394:	d530      	bpl.n	80143f8 <_scanf_float+0x35c>
 8014396:	055b      	lsls	r3, r3, #21
 8014398:	d511      	bpl.n	80143be <_scanf_float+0x322>
 801439a:	9b01      	ldr	r3, [sp, #4]
 801439c:	429e      	cmp	r6, r3
 801439e:	f67f aebf 	bls.w	8014120 <_scanf_float+0x84>
 80143a2:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80143a6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80143aa:	464a      	mov	r2, r9
 80143ac:	4640      	mov	r0, r8
 80143ae:	4798      	blx	r3
 80143b0:	6923      	ldr	r3, [r4, #16]
 80143b2:	3b01      	subs	r3, #1
 80143b4:	6123      	str	r3, [r4, #16]
 80143b6:	e7f0      	b.n	801439a <_scanf_float+0x2fe>
 80143b8:	46aa      	mov	sl, r5
 80143ba:	46b3      	mov	fp, r6
 80143bc:	e7de      	b.n	801437c <_scanf_float+0x2e0>
 80143be:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 80143c2:	6923      	ldr	r3, [r4, #16]
 80143c4:	2965      	cmp	r1, #101	@ 0x65
 80143c6:	f103 33ff 	add.w	r3, r3, #4294967295
 80143ca:	f106 35ff 	add.w	r5, r6, #4294967295
 80143ce:	6123      	str	r3, [r4, #16]
 80143d0:	d00c      	beq.n	80143ec <_scanf_float+0x350>
 80143d2:	2945      	cmp	r1, #69	@ 0x45
 80143d4:	d00a      	beq.n	80143ec <_scanf_float+0x350>
 80143d6:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80143da:	464a      	mov	r2, r9
 80143dc:	4640      	mov	r0, r8
 80143de:	4798      	blx	r3
 80143e0:	6923      	ldr	r3, [r4, #16]
 80143e2:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 80143e6:	3b01      	subs	r3, #1
 80143e8:	1eb5      	subs	r5, r6, #2
 80143ea:	6123      	str	r3, [r4, #16]
 80143ec:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80143f0:	464a      	mov	r2, r9
 80143f2:	4640      	mov	r0, r8
 80143f4:	4798      	blx	r3
 80143f6:	462e      	mov	r6, r5
 80143f8:	6822      	ldr	r2, [r4, #0]
 80143fa:	f012 0210 	ands.w	r2, r2, #16
 80143fe:	d001      	beq.n	8014404 <_scanf_float+0x368>
 8014400:	2000      	movs	r0, #0
 8014402:	e68e      	b.n	8014122 <_scanf_float+0x86>
 8014404:	7032      	strb	r2, [r6, #0]
 8014406:	6823      	ldr	r3, [r4, #0]
 8014408:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 801440c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8014410:	d125      	bne.n	801445e <_scanf_float+0x3c2>
 8014412:	9b02      	ldr	r3, [sp, #8]
 8014414:	429f      	cmp	r7, r3
 8014416:	d00a      	beq.n	801442e <_scanf_float+0x392>
 8014418:	1bda      	subs	r2, r3, r7
 801441a:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 801441e:	429e      	cmp	r6, r3
 8014420:	bf28      	it	cs
 8014422:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8014426:	4922      	ldr	r1, [pc, #136]	@ (80144b0 <_scanf_float+0x414>)
 8014428:	4630      	mov	r0, r6
 801442a:	f000 f9ad 	bl	8014788 <siprintf>
 801442e:	9901      	ldr	r1, [sp, #4]
 8014430:	2200      	movs	r2, #0
 8014432:	4640      	mov	r0, r8
 8014434:	f002 fc88 	bl	8016d48 <_strtod_r>
 8014438:	9b03      	ldr	r3, [sp, #12]
 801443a:	6821      	ldr	r1, [r4, #0]
 801443c:	681b      	ldr	r3, [r3, #0]
 801443e:	f011 0f02 	tst.w	r1, #2
 8014442:	ec57 6b10 	vmov	r6, r7, d0
 8014446:	f103 0204 	add.w	r2, r3, #4
 801444a:	d015      	beq.n	8014478 <_scanf_float+0x3dc>
 801444c:	9903      	ldr	r1, [sp, #12]
 801444e:	600a      	str	r2, [r1, #0]
 8014450:	681b      	ldr	r3, [r3, #0]
 8014452:	e9c3 6700 	strd	r6, r7, [r3]
 8014456:	68e3      	ldr	r3, [r4, #12]
 8014458:	3301      	adds	r3, #1
 801445a:	60e3      	str	r3, [r4, #12]
 801445c:	e7d0      	b.n	8014400 <_scanf_float+0x364>
 801445e:	9b04      	ldr	r3, [sp, #16]
 8014460:	2b00      	cmp	r3, #0
 8014462:	d0e4      	beq.n	801442e <_scanf_float+0x392>
 8014464:	9905      	ldr	r1, [sp, #20]
 8014466:	230a      	movs	r3, #10
 8014468:	3101      	adds	r1, #1
 801446a:	4640      	mov	r0, r8
 801446c:	f002 fcec 	bl	8016e48 <_strtol_r>
 8014470:	9b04      	ldr	r3, [sp, #16]
 8014472:	9e05      	ldr	r6, [sp, #20]
 8014474:	1ac2      	subs	r2, r0, r3
 8014476:	e7d0      	b.n	801441a <_scanf_float+0x37e>
 8014478:	f011 0f04 	tst.w	r1, #4
 801447c:	9903      	ldr	r1, [sp, #12]
 801447e:	600a      	str	r2, [r1, #0]
 8014480:	d1e6      	bne.n	8014450 <_scanf_float+0x3b4>
 8014482:	681d      	ldr	r5, [r3, #0]
 8014484:	4632      	mov	r2, r6
 8014486:	463b      	mov	r3, r7
 8014488:	4630      	mov	r0, r6
 801448a:	4639      	mov	r1, r7
 801448c:	f7ec fb56 	bl	8000b3c <__aeabi_dcmpun>
 8014490:	b128      	cbz	r0, 801449e <_scanf_float+0x402>
 8014492:	4808      	ldr	r0, [pc, #32]	@ (80144b4 <_scanf_float+0x418>)
 8014494:	f000 fb02 	bl	8014a9c <nanf>
 8014498:	ed85 0a00 	vstr	s0, [r5]
 801449c:	e7db      	b.n	8014456 <_scanf_float+0x3ba>
 801449e:	4630      	mov	r0, r6
 80144a0:	4639      	mov	r1, r7
 80144a2:	f7ec fba9 	bl	8000bf8 <__aeabi_d2f>
 80144a6:	6028      	str	r0, [r5, #0]
 80144a8:	e7d5      	b.n	8014456 <_scanf_float+0x3ba>
 80144aa:	2700      	movs	r7, #0
 80144ac:	e62e      	b.n	801410c <_scanf_float+0x70>
 80144ae:	bf00      	nop
 80144b0:	0801a0c4 	.word	0x0801a0c4
 80144b4:	0801a205 	.word	0x0801a205

080144b8 <std>:
 80144b8:	2300      	movs	r3, #0
 80144ba:	b510      	push	{r4, lr}
 80144bc:	4604      	mov	r4, r0
 80144be:	e9c0 3300 	strd	r3, r3, [r0]
 80144c2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80144c6:	6083      	str	r3, [r0, #8]
 80144c8:	8181      	strh	r1, [r0, #12]
 80144ca:	6643      	str	r3, [r0, #100]	@ 0x64
 80144cc:	81c2      	strh	r2, [r0, #14]
 80144ce:	6183      	str	r3, [r0, #24]
 80144d0:	4619      	mov	r1, r3
 80144d2:	2208      	movs	r2, #8
 80144d4:	305c      	adds	r0, #92	@ 0x5c
 80144d6:	f000 fa51 	bl	801497c <memset>
 80144da:	4b0d      	ldr	r3, [pc, #52]	@ (8014510 <std+0x58>)
 80144dc:	6263      	str	r3, [r4, #36]	@ 0x24
 80144de:	4b0d      	ldr	r3, [pc, #52]	@ (8014514 <std+0x5c>)
 80144e0:	62a3      	str	r3, [r4, #40]	@ 0x28
 80144e2:	4b0d      	ldr	r3, [pc, #52]	@ (8014518 <std+0x60>)
 80144e4:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80144e6:	4b0d      	ldr	r3, [pc, #52]	@ (801451c <std+0x64>)
 80144e8:	6323      	str	r3, [r4, #48]	@ 0x30
 80144ea:	4b0d      	ldr	r3, [pc, #52]	@ (8014520 <std+0x68>)
 80144ec:	6224      	str	r4, [r4, #32]
 80144ee:	429c      	cmp	r4, r3
 80144f0:	d006      	beq.n	8014500 <std+0x48>
 80144f2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80144f6:	4294      	cmp	r4, r2
 80144f8:	d002      	beq.n	8014500 <std+0x48>
 80144fa:	33d0      	adds	r3, #208	@ 0xd0
 80144fc:	429c      	cmp	r4, r3
 80144fe:	d105      	bne.n	801450c <std+0x54>
 8014500:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8014504:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8014508:	f000 bac4 	b.w	8014a94 <__retarget_lock_init_recursive>
 801450c:	bd10      	pop	{r4, pc}
 801450e:	bf00      	nop
 8014510:	080147cd 	.word	0x080147cd
 8014514:	080147ef 	.word	0x080147ef
 8014518:	08014827 	.word	0x08014827
 801451c:	0801484b 	.word	0x0801484b
 8014520:	20004b64 	.word	0x20004b64

08014524 <stdio_exit_handler>:
 8014524:	4a02      	ldr	r2, [pc, #8]	@ (8014530 <stdio_exit_handler+0xc>)
 8014526:	4903      	ldr	r1, [pc, #12]	@ (8014534 <stdio_exit_handler+0x10>)
 8014528:	4803      	ldr	r0, [pc, #12]	@ (8014538 <stdio_exit_handler+0x14>)
 801452a:	f000 b869 	b.w	8014600 <_fwalk_sglue>
 801452e:	bf00      	nop
 8014530:	20000240 	.word	0x20000240
 8014534:	08017489 	.word	0x08017489
 8014538:	20000250 	.word	0x20000250

0801453c <cleanup_stdio>:
 801453c:	6841      	ldr	r1, [r0, #4]
 801453e:	4b0c      	ldr	r3, [pc, #48]	@ (8014570 <cleanup_stdio+0x34>)
 8014540:	4299      	cmp	r1, r3
 8014542:	b510      	push	{r4, lr}
 8014544:	4604      	mov	r4, r0
 8014546:	d001      	beq.n	801454c <cleanup_stdio+0x10>
 8014548:	f002 ff9e 	bl	8017488 <_fflush_r>
 801454c:	68a1      	ldr	r1, [r4, #8]
 801454e:	4b09      	ldr	r3, [pc, #36]	@ (8014574 <cleanup_stdio+0x38>)
 8014550:	4299      	cmp	r1, r3
 8014552:	d002      	beq.n	801455a <cleanup_stdio+0x1e>
 8014554:	4620      	mov	r0, r4
 8014556:	f002 ff97 	bl	8017488 <_fflush_r>
 801455a:	68e1      	ldr	r1, [r4, #12]
 801455c:	4b06      	ldr	r3, [pc, #24]	@ (8014578 <cleanup_stdio+0x3c>)
 801455e:	4299      	cmp	r1, r3
 8014560:	d004      	beq.n	801456c <cleanup_stdio+0x30>
 8014562:	4620      	mov	r0, r4
 8014564:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8014568:	f002 bf8e 	b.w	8017488 <_fflush_r>
 801456c:	bd10      	pop	{r4, pc}
 801456e:	bf00      	nop
 8014570:	20004b64 	.word	0x20004b64
 8014574:	20004bcc 	.word	0x20004bcc
 8014578:	20004c34 	.word	0x20004c34

0801457c <global_stdio_init.part.0>:
 801457c:	b510      	push	{r4, lr}
 801457e:	4b0b      	ldr	r3, [pc, #44]	@ (80145ac <global_stdio_init.part.0+0x30>)
 8014580:	4c0b      	ldr	r4, [pc, #44]	@ (80145b0 <global_stdio_init.part.0+0x34>)
 8014582:	4a0c      	ldr	r2, [pc, #48]	@ (80145b4 <global_stdio_init.part.0+0x38>)
 8014584:	601a      	str	r2, [r3, #0]
 8014586:	4620      	mov	r0, r4
 8014588:	2200      	movs	r2, #0
 801458a:	2104      	movs	r1, #4
 801458c:	f7ff ff94 	bl	80144b8 <std>
 8014590:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8014594:	2201      	movs	r2, #1
 8014596:	2109      	movs	r1, #9
 8014598:	f7ff ff8e 	bl	80144b8 <std>
 801459c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80145a0:	2202      	movs	r2, #2
 80145a2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80145a6:	2112      	movs	r1, #18
 80145a8:	f7ff bf86 	b.w	80144b8 <std>
 80145ac:	20004c9c 	.word	0x20004c9c
 80145b0:	20004b64 	.word	0x20004b64
 80145b4:	08014525 	.word	0x08014525

080145b8 <__sfp_lock_acquire>:
 80145b8:	4801      	ldr	r0, [pc, #4]	@ (80145c0 <__sfp_lock_acquire+0x8>)
 80145ba:	f000 ba6c 	b.w	8014a96 <__retarget_lock_acquire_recursive>
 80145be:	bf00      	nop
 80145c0:	20004ca5 	.word	0x20004ca5

080145c4 <__sfp_lock_release>:
 80145c4:	4801      	ldr	r0, [pc, #4]	@ (80145cc <__sfp_lock_release+0x8>)
 80145c6:	f000 ba67 	b.w	8014a98 <__retarget_lock_release_recursive>
 80145ca:	bf00      	nop
 80145cc:	20004ca5 	.word	0x20004ca5

080145d0 <__sinit>:
 80145d0:	b510      	push	{r4, lr}
 80145d2:	4604      	mov	r4, r0
 80145d4:	f7ff fff0 	bl	80145b8 <__sfp_lock_acquire>
 80145d8:	6a23      	ldr	r3, [r4, #32]
 80145da:	b11b      	cbz	r3, 80145e4 <__sinit+0x14>
 80145dc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80145e0:	f7ff bff0 	b.w	80145c4 <__sfp_lock_release>
 80145e4:	4b04      	ldr	r3, [pc, #16]	@ (80145f8 <__sinit+0x28>)
 80145e6:	6223      	str	r3, [r4, #32]
 80145e8:	4b04      	ldr	r3, [pc, #16]	@ (80145fc <__sinit+0x2c>)
 80145ea:	681b      	ldr	r3, [r3, #0]
 80145ec:	2b00      	cmp	r3, #0
 80145ee:	d1f5      	bne.n	80145dc <__sinit+0xc>
 80145f0:	f7ff ffc4 	bl	801457c <global_stdio_init.part.0>
 80145f4:	e7f2      	b.n	80145dc <__sinit+0xc>
 80145f6:	bf00      	nop
 80145f8:	0801453d 	.word	0x0801453d
 80145fc:	20004c9c 	.word	0x20004c9c

08014600 <_fwalk_sglue>:
 8014600:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8014604:	4607      	mov	r7, r0
 8014606:	4688      	mov	r8, r1
 8014608:	4614      	mov	r4, r2
 801460a:	2600      	movs	r6, #0
 801460c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8014610:	f1b9 0901 	subs.w	r9, r9, #1
 8014614:	d505      	bpl.n	8014622 <_fwalk_sglue+0x22>
 8014616:	6824      	ldr	r4, [r4, #0]
 8014618:	2c00      	cmp	r4, #0
 801461a:	d1f7      	bne.n	801460c <_fwalk_sglue+0xc>
 801461c:	4630      	mov	r0, r6
 801461e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8014622:	89ab      	ldrh	r3, [r5, #12]
 8014624:	2b01      	cmp	r3, #1
 8014626:	d907      	bls.n	8014638 <_fwalk_sglue+0x38>
 8014628:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801462c:	3301      	adds	r3, #1
 801462e:	d003      	beq.n	8014638 <_fwalk_sglue+0x38>
 8014630:	4629      	mov	r1, r5
 8014632:	4638      	mov	r0, r7
 8014634:	47c0      	blx	r8
 8014636:	4306      	orrs	r6, r0
 8014638:	3568      	adds	r5, #104	@ 0x68
 801463a:	e7e9      	b.n	8014610 <_fwalk_sglue+0x10>

0801463c <iprintf>:
 801463c:	b40f      	push	{r0, r1, r2, r3}
 801463e:	b507      	push	{r0, r1, r2, lr}
 8014640:	4906      	ldr	r1, [pc, #24]	@ (801465c <iprintf+0x20>)
 8014642:	ab04      	add	r3, sp, #16
 8014644:	6808      	ldr	r0, [r1, #0]
 8014646:	f853 2b04 	ldr.w	r2, [r3], #4
 801464a:	6881      	ldr	r1, [r0, #8]
 801464c:	9301      	str	r3, [sp, #4]
 801464e:	f002 fd7f 	bl	8017150 <_vfiprintf_r>
 8014652:	b003      	add	sp, #12
 8014654:	f85d eb04 	ldr.w	lr, [sp], #4
 8014658:	b004      	add	sp, #16
 801465a:	4770      	bx	lr
 801465c:	2000024c 	.word	0x2000024c

08014660 <_puts_r>:
 8014660:	6a03      	ldr	r3, [r0, #32]
 8014662:	b570      	push	{r4, r5, r6, lr}
 8014664:	6884      	ldr	r4, [r0, #8]
 8014666:	4605      	mov	r5, r0
 8014668:	460e      	mov	r6, r1
 801466a:	b90b      	cbnz	r3, 8014670 <_puts_r+0x10>
 801466c:	f7ff ffb0 	bl	80145d0 <__sinit>
 8014670:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8014672:	07db      	lsls	r3, r3, #31
 8014674:	d405      	bmi.n	8014682 <_puts_r+0x22>
 8014676:	89a3      	ldrh	r3, [r4, #12]
 8014678:	0598      	lsls	r0, r3, #22
 801467a:	d402      	bmi.n	8014682 <_puts_r+0x22>
 801467c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801467e:	f000 fa0a 	bl	8014a96 <__retarget_lock_acquire_recursive>
 8014682:	89a3      	ldrh	r3, [r4, #12]
 8014684:	0719      	lsls	r1, r3, #28
 8014686:	d502      	bpl.n	801468e <_puts_r+0x2e>
 8014688:	6923      	ldr	r3, [r4, #16]
 801468a:	2b00      	cmp	r3, #0
 801468c:	d135      	bne.n	80146fa <_puts_r+0x9a>
 801468e:	4621      	mov	r1, r4
 8014690:	4628      	mov	r0, r5
 8014692:	f000 f91d 	bl	80148d0 <__swsetup_r>
 8014696:	b380      	cbz	r0, 80146fa <_puts_r+0x9a>
 8014698:	f04f 35ff 	mov.w	r5, #4294967295
 801469c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801469e:	07da      	lsls	r2, r3, #31
 80146a0:	d405      	bmi.n	80146ae <_puts_r+0x4e>
 80146a2:	89a3      	ldrh	r3, [r4, #12]
 80146a4:	059b      	lsls	r3, r3, #22
 80146a6:	d402      	bmi.n	80146ae <_puts_r+0x4e>
 80146a8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80146aa:	f000 f9f5 	bl	8014a98 <__retarget_lock_release_recursive>
 80146ae:	4628      	mov	r0, r5
 80146b0:	bd70      	pop	{r4, r5, r6, pc}
 80146b2:	2b00      	cmp	r3, #0
 80146b4:	da04      	bge.n	80146c0 <_puts_r+0x60>
 80146b6:	69a2      	ldr	r2, [r4, #24]
 80146b8:	429a      	cmp	r2, r3
 80146ba:	dc17      	bgt.n	80146ec <_puts_r+0x8c>
 80146bc:	290a      	cmp	r1, #10
 80146be:	d015      	beq.n	80146ec <_puts_r+0x8c>
 80146c0:	6823      	ldr	r3, [r4, #0]
 80146c2:	1c5a      	adds	r2, r3, #1
 80146c4:	6022      	str	r2, [r4, #0]
 80146c6:	7019      	strb	r1, [r3, #0]
 80146c8:	68a3      	ldr	r3, [r4, #8]
 80146ca:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80146ce:	3b01      	subs	r3, #1
 80146d0:	60a3      	str	r3, [r4, #8]
 80146d2:	2900      	cmp	r1, #0
 80146d4:	d1ed      	bne.n	80146b2 <_puts_r+0x52>
 80146d6:	2b00      	cmp	r3, #0
 80146d8:	da11      	bge.n	80146fe <_puts_r+0x9e>
 80146da:	4622      	mov	r2, r4
 80146dc:	210a      	movs	r1, #10
 80146de:	4628      	mov	r0, r5
 80146e0:	f000 f8b7 	bl	8014852 <__swbuf_r>
 80146e4:	3001      	adds	r0, #1
 80146e6:	d0d7      	beq.n	8014698 <_puts_r+0x38>
 80146e8:	250a      	movs	r5, #10
 80146ea:	e7d7      	b.n	801469c <_puts_r+0x3c>
 80146ec:	4622      	mov	r2, r4
 80146ee:	4628      	mov	r0, r5
 80146f0:	f000 f8af 	bl	8014852 <__swbuf_r>
 80146f4:	3001      	adds	r0, #1
 80146f6:	d1e7      	bne.n	80146c8 <_puts_r+0x68>
 80146f8:	e7ce      	b.n	8014698 <_puts_r+0x38>
 80146fa:	3e01      	subs	r6, #1
 80146fc:	e7e4      	b.n	80146c8 <_puts_r+0x68>
 80146fe:	6823      	ldr	r3, [r4, #0]
 8014700:	1c5a      	adds	r2, r3, #1
 8014702:	6022      	str	r2, [r4, #0]
 8014704:	220a      	movs	r2, #10
 8014706:	701a      	strb	r2, [r3, #0]
 8014708:	e7ee      	b.n	80146e8 <_puts_r+0x88>
	...

0801470c <puts>:
 801470c:	4b02      	ldr	r3, [pc, #8]	@ (8014718 <puts+0xc>)
 801470e:	4601      	mov	r1, r0
 8014710:	6818      	ldr	r0, [r3, #0]
 8014712:	f7ff bfa5 	b.w	8014660 <_puts_r>
 8014716:	bf00      	nop
 8014718:	2000024c 	.word	0x2000024c

0801471c <sniprintf>:
 801471c:	b40c      	push	{r2, r3}
 801471e:	b530      	push	{r4, r5, lr}
 8014720:	4b18      	ldr	r3, [pc, #96]	@ (8014784 <sniprintf+0x68>)
 8014722:	1e0c      	subs	r4, r1, #0
 8014724:	681d      	ldr	r5, [r3, #0]
 8014726:	b09d      	sub	sp, #116	@ 0x74
 8014728:	da08      	bge.n	801473c <sniprintf+0x20>
 801472a:	238b      	movs	r3, #139	@ 0x8b
 801472c:	602b      	str	r3, [r5, #0]
 801472e:	f04f 30ff 	mov.w	r0, #4294967295
 8014732:	b01d      	add	sp, #116	@ 0x74
 8014734:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8014738:	b002      	add	sp, #8
 801473a:	4770      	bx	lr
 801473c:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8014740:	f8ad 3014 	strh.w	r3, [sp, #20]
 8014744:	f04f 0300 	mov.w	r3, #0
 8014748:	931b      	str	r3, [sp, #108]	@ 0x6c
 801474a:	bf14      	ite	ne
 801474c:	f104 33ff 	addne.w	r3, r4, #4294967295
 8014750:	4623      	moveq	r3, r4
 8014752:	9304      	str	r3, [sp, #16]
 8014754:	9307      	str	r3, [sp, #28]
 8014756:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 801475a:	9002      	str	r0, [sp, #8]
 801475c:	9006      	str	r0, [sp, #24]
 801475e:	f8ad 3016 	strh.w	r3, [sp, #22]
 8014762:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8014764:	ab21      	add	r3, sp, #132	@ 0x84
 8014766:	a902      	add	r1, sp, #8
 8014768:	4628      	mov	r0, r5
 801476a:	9301      	str	r3, [sp, #4]
 801476c:	f002 fbca 	bl	8016f04 <_svfiprintf_r>
 8014770:	1c43      	adds	r3, r0, #1
 8014772:	bfbc      	itt	lt
 8014774:	238b      	movlt	r3, #139	@ 0x8b
 8014776:	602b      	strlt	r3, [r5, #0]
 8014778:	2c00      	cmp	r4, #0
 801477a:	d0da      	beq.n	8014732 <sniprintf+0x16>
 801477c:	9b02      	ldr	r3, [sp, #8]
 801477e:	2200      	movs	r2, #0
 8014780:	701a      	strb	r2, [r3, #0]
 8014782:	e7d6      	b.n	8014732 <sniprintf+0x16>
 8014784:	2000024c 	.word	0x2000024c

08014788 <siprintf>:
 8014788:	b40e      	push	{r1, r2, r3}
 801478a:	b510      	push	{r4, lr}
 801478c:	b09d      	sub	sp, #116	@ 0x74
 801478e:	ab1f      	add	r3, sp, #124	@ 0x7c
 8014790:	9002      	str	r0, [sp, #8]
 8014792:	9006      	str	r0, [sp, #24]
 8014794:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8014798:	480a      	ldr	r0, [pc, #40]	@ (80147c4 <siprintf+0x3c>)
 801479a:	9107      	str	r1, [sp, #28]
 801479c:	9104      	str	r1, [sp, #16]
 801479e:	490a      	ldr	r1, [pc, #40]	@ (80147c8 <siprintf+0x40>)
 80147a0:	f853 2b04 	ldr.w	r2, [r3], #4
 80147a4:	9105      	str	r1, [sp, #20]
 80147a6:	2400      	movs	r4, #0
 80147a8:	a902      	add	r1, sp, #8
 80147aa:	6800      	ldr	r0, [r0, #0]
 80147ac:	9301      	str	r3, [sp, #4]
 80147ae:	941b      	str	r4, [sp, #108]	@ 0x6c
 80147b0:	f002 fba8 	bl	8016f04 <_svfiprintf_r>
 80147b4:	9b02      	ldr	r3, [sp, #8]
 80147b6:	701c      	strb	r4, [r3, #0]
 80147b8:	b01d      	add	sp, #116	@ 0x74
 80147ba:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80147be:	b003      	add	sp, #12
 80147c0:	4770      	bx	lr
 80147c2:	bf00      	nop
 80147c4:	2000024c 	.word	0x2000024c
 80147c8:	ffff0208 	.word	0xffff0208

080147cc <__sread>:
 80147cc:	b510      	push	{r4, lr}
 80147ce:	460c      	mov	r4, r1
 80147d0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80147d4:	f000 f900 	bl	80149d8 <_read_r>
 80147d8:	2800      	cmp	r0, #0
 80147da:	bfab      	itete	ge
 80147dc:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80147de:	89a3      	ldrhlt	r3, [r4, #12]
 80147e0:	181b      	addge	r3, r3, r0
 80147e2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80147e6:	bfac      	ite	ge
 80147e8:	6563      	strge	r3, [r4, #84]	@ 0x54
 80147ea:	81a3      	strhlt	r3, [r4, #12]
 80147ec:	bd10      	pop	{r4, pc}

080147ee <__swrite>:
 80147ee:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80147f2:	461f      	mov	r7, r3
 80147f4:	898b      	ldrh	r3, [r1, #12]
 80147f6:	05db      	lsls	r3, r3, #23
 80147f8:	4605      	mov	r5, r0
 80147fa:	460c      	mov	r4, r1
 80147fc:	4616      	mov	r6, r2
 80147fe:	d505      	bpl.n	801480c <__swrite+0x1e>
 8014800:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8014804:	2302      	movs	r3, #2
 8014806:	2200      	movs	r2, #0
 8014808:	f000 f8d4 	bl	80149b4 <_lseek_r>
 801480c:	89a3      	ldrh	r3, [r4, #12]
 801480e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8014812:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8014816:	81a3      	strh	r3, [r4, #12]
 8014818:	4632      	mov	r2, r6
 801481a:	463b      	mov	r3, r7
 801481c:	4628      	mov	r0, r5
 801481e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8014822:	f000 b8fb 	b.w	8014a1c <_write_r>

08014826 <__sseek>:
 8014826:	b510      	push	{r4, lr}
 8014828:	460c      	mov	r4, r1
 801482a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801482e:	f000 f8c1 	bl	80149b4 <_lseek_r>
 8014832:	1c43      	adds	r3, r0, #1
 8014834:	89a3      	ldrh	r3, [r4, #12]
 8014836:	bf15      	itete	ne
 8014838:	6560      	strne	r0, [r4, #84]	@ 0x54
 801483a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 801483e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8014842:	81a3      	strheq	r3, [r4, #12]
 8014844:	bf18      	it	ne
 8014846:	81a3      	strhne	r3, [r4, #12]
 8014848:	bd10      	pop	{r4, pc}

0801484a <__sclose>:
 801484a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801484e:	f000 b8a1 	b.w	8014994 <_close_r>

08014852 <__swbuf_r>:
 8014852:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014854:	460e      	mov	r6, r1
 8014856:	4614      	mov	r4, r2
 8014858:	4605      	mov	r5, r0
 801485a:	b118      	cbz	r0, 8014864 <__swbuf_r+0x12>
 801485c:	6a03      	ldr	r3, [r0, #32]
 801485e:	b90b      	cbnz	r3, 8014864 <__swbuf_r+0x12>
 8014860:	f7ff feb6 	bl	80145d0 <__sinit>
 8014864:	69a3      	ldr	r3, [r4, #24]
 8014866:	60a3      	str	r3, [r4, #8]
 8014868:	89a3      	ldrh	r3, [r4, #12]
 801486a:	071a      	lsls	r2, r3, #28
 801486c:	d501      	bpl.n	8014872 <__swbuf_r+0x20>
 801486e:	6923      	ldr	r3, [r4, #16]
 8014870:	b943      	cbnz	r3, 8014884 <__swbuf_r+0x32>
 8014872:	4621      	mov	r1, r4
 8014874:	4628      	mov	r0, r5
 8014876:	f000 f82b 	bl	80148d0 <__swsetup_r>
 801487a:	b118      	cbz	r0, 8014884 <__swbuf_r+0x32>
 801487c:	f04f 37ff 	mov.w	r7, #4294967295
 8014880:	4638      	mov	r0, r7
 8014882:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8014884:	6823      	ldr	r3, [r4, #0]
 8014886:	6922      	ldr	r2, [r4, #16]
 8014888:	1a98      	subs	r0, r3, r2
 801488a:	6963      	ldr	r3, [r4, #20]
 801488c:	b2f6      	uxtb	r6, r6
 801488e:	4283      	cmp	r3, r0
 8014890:	4637      	mov	r7, r6
 8014892:	dc05      	bgt.n	80148a0 <__swbuf_r+0x4e>
 8014894:	4621      	mov	r1, r4
 8014896:	4628      	mov	r0, r5
 8014898:	f002 fdf6 	bl	8017488 <_fflush_r>
 801489c:	2800      	cmp	r0, #0
 801489e:	d1ed      	bne.n	801487c <__swbuf_r+0x2a>
 80148a0:	68a3      	ldr	r3, [r4, #8]
 80148a2:	3b01      	subs	r3, #1
 80148a4:	60a3      	str	r3, [r4, #8]
 80148a6:	6823      	ldr	r3, [r4, #0]
 80148a8:	1c5a      	adds	r2, r3, #1
 80148aa:	6022      	str	r2, [r4, #0]
 80148ac:	701e      	strb	r6, [r3, #0]
 80148ae:	6962      	ldr	r2, [r4, #20]
 80148b0:	1c43      	adds	r3, r0, #1
 80148b2:	429a      	cmp	r2, r3
 80148b4:	d004      	beq.n	80148c0 <__swbuf_r+0x6e>
 80148b6:	89a3      	ldrh	r3, [r4, #12]
 80148b8:	07db      	lsls	r3, r3, #31
 80148ba:	d5e1      	bpl.n	8014880 <__swbuf_r+0x2e>
 80148bc:	2e0a      	cmp	r6, #10
 80148be:	d1df      	bne.n	8014880 <__swbuf_r+0x2e>
 80148c0:	4621      	mov	r1, r4
 80148c2:	4628      	mov	r0, r5
 80148c4:	f002 fde0 	bl	8017488 <_fflush_r>
 80148c8:	2800      	cmp	r0, #0
 80148ca:	d0d9      	beq.n	8014880 <__swbuf_r+0x2e>
 80148cc:	e7d6      	b.n	801487c <__swbuf_r+0x2a>
	...

080148d0 <__swsetup_r>:
 80148d0:	b538      	push	{r3, r4, r5, lr}
 80148d2:	4b29      	ldr	r3, [pc, #164]	@ (8014978 <__swsetup_r+0xa8>)
 80148d4:	4605      	mov	r5, r0
 80148d6:	6818      	ldr	r0, [r3, #0]
 80148d8:	460c      	mov	r4, r1
 80148da:	b118      	cbz	r0, 80148e4 <__swsetup_r+0x14>
 80148dc:	6a03      	ldr	r3, [r0, #32]
 80148de:	b90b      	cbnz	r3, 80148e4 <__swsetup_r+0x14>
 80148e0:	f7ff fe76 	bl	80145d0 <__sinit>
 80148e4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80148e8:	0719      	lsls	r1, r3, #28
 80148ea:	d422      	bmi.n	8014932 <__swsetup_r+0x62>
 80148ec:	06da      	lsls	r2, r3, #27
 80148ee:	d407      	bmi.n	8014900 <__swsetup_r+0x30>
 80148f0:	2209      	movs	r2, #9
 80148f2:	602a      	str	r2, [r5, #0]
 80148f4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80148f8:	81a3      	strh	r3, [r4, #12]
 80148fa:	f04f 30ff 	mov.w	r0, #4294967295
 80148fe:	e033      	b.n	8014968 <__swsetup_r+0x98>
 8014900:	0758      	lsls	r0, r3, #29
 8014902:	d512      	bpl.n	801492a <__swsetup_r+0x5a>
 8014904:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8014906:	b141      	cbz	r1, 801491a <__swsetup_r+0x4a>
 8014908:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801490c:	4299      	cmp	r1, r3
 801490e:	d002      	beq.n	8014916 <__swsetup_r+0x46>
 8014910:	4628      	mov	r0, r5
 8014912:	f000 ff21 	bl	8015758 <_free_r>
 8014916:	2300      	movs	r3, #0
 8014918:	6363      	str	r3, [r4, #52]	@ 0x34
 801491a:	89a3      	ldrh	r3, [r4, #12]
 801491c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8014920:	81a3      	strh	r3, [r4, #12]
 8014922:	2300      	movs	r3, #0
 8014924:	6063      	str	r3, [r4, #4]
 8014926:	6923      	ldr	r3, [r4, #16]
 8014928:	6023      	str	r3, [r4, #0]
 801492a:	89a3      	ldrh	r3, [r4, #12]
 801492c:	f043 0308 	orr.w	r3, r3, #8
 8014930:	81a3      	strh	r3, [r4, #12]
 8014932:	6923      	ldr	r3, [r4, #16]
 8014934:	b94b      	cbnz	r3, 801494a <__swsetup_r+0x7a>
 8014936:	89a3      	ldrh	r3, [r4, #12]
 8014938:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 801493c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8014940:	d003      	beq.n	801494a <__swsetup_r+0x7a>
 8014942:	4621      	mov	r1, r4
 8014944:	4628      	mov	r0, r5
 8014946:	f002 fded 	bl	8017524 <__smakebuf_r>
 801494a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801494e:	f013 0201 	ands.w	r2, r3, #1
 8014952:	d00a      	beq.n	801496a <__swsetup_r+0x9a>
 8014954:	2200      	movs	r2, #0
 8014956:	60a2      	str	r2, [r4, #8]
 8014958:	6962      	ldr	r2, [r4, #20]
 801495a:	4252      	negs	r2, r2
 801495c:	61a2      	str	r2, [r4, #24]
 801495e:	6922      	ldr	r2, [r4, #16]
 8014960:	b942      	cbnz	r2, 8014974 <__swsetup_r+0xa4>
 8014962:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8014966:	d1c5      	bne.n	80148f4 <__swsetup_r+0x24>
 8014968:	bd38      	pop	{r3, r4, r5, pc}
 801496a:	0799      	lsls	r1, r3, #30
 801496c:	bf58      	it	pl
 801496e:	6962      	ldrpl	r2, [r4, #20]
 8014970:	60a2      	str	r2, [r4, #8]
 8014972:	e7f4      	b.n	801495e <__swsetup_r+0x8e>
 8014974:	2000      	movs	r0, #0
 8014976:	e7f7      	b.n	8014968 <__swsetup_r+0x98>
 8014978:	2000024c 	.word	0x2000024c

0801497c <memset>:
 801497c:	4402      	add	r2, r0
 801497e:	4603      	mov	r3, r0
 8014980:	4293      	cmp	r3, r2
 8014982:	d100      	bne.n	8014986 <memset+0xa>
 8014984:	4770      	bx	lr
 8014986:	f803 1b01 	strb.w	r1, [r3], #1
 801498a:	e7f9      	b.n	8014980 <memset+0x4>

0801498c <_localeconv_r>:
 801498c:	4800      	ldr	r0, [pc, #0]	@ (8014990 <_localeconv_r+0x4>)
 801498e:	4770      	bx	lr
 8014990:	2000038c 	.word	0x2000038c

08014994 <_close_r>:
 8014994:	b538      	push	{r3, r4, r5, lr}
 8014996:	4d06      	ldr	r5, [pc, #24]	@ (80149b0 <_close_r+0x1c>)
 8014998:	2300      	movs	r3, #0
 801499a:	4604      	mov	r4, r0
 801499c:	4608      	mov	r0, r1
 801499e:	602b      	str	r3, [r5, #0]
 80149a0:	f7ed f9e2 	bl	8001d68 <_close>
 80149a4:	1c43      	adds	r3, r0, #1
 80149a6:	d102      	bne.n	80149ae <_close_r+0x1a>
 80149a8:	682b      	ldr	r3, [r5, #0]
 80149aa:	b103      	cbz	r3, 80149ae <_close_r+0x1a>
 80149ac:	6023      	str	r3, [r4, #0]
 80149ae:	bd38      	pop	{r3, r4, r5, pc}
 80149b0:	20004ca0 	.word	0x20004ca0

080149b4 <_lseek_r>:
 80149b4:	b538      	push	{r3, r4, r5, lr}
 80149b6:	4d07      	ldr	r5, [pc, #28]	@ (80149d4 <_lseek_r+0x20>)
 80149b8:	4604      	mov	r4, r0
 80149ba:	4608      	mov	r0, r1
 80149bc:	4611      	mov	r1, r2
 80149be:	2200      	movs	r2, #0
 80149c0:	602a      	str	r2, [r5, #0]
 80149c2:	461a      	mov	r2, r3
 80149c4:	f7ed f9f7 	bl	8001db6 <_lseek>
 80149c8:	1c43      	adds	r3, r0, #1
 80149ca:	d102      	bne.n	80149d2 <_lseek_r+0x1e>
 80149cc:	682b      	ldr	r3, [r5, #0]
 80149ce:	b103      	cbz	r3, 80149d2 <_lseek_r+0x1e>
 80149d0:	6023      	str	r3, [r4, #0]
 80149d2:	bd38      	pop	{r3, r4, r5, pc}
 80149d4:	20004ca0 	.word	0x20004ca0

080149d8 <_read_r>:
 80149d8:	b538      	push	{r3, r4, r5, lr}
 80149da:	4d07      	ldr	r5, [pc, #28]	@ (80149f8 <_read_r+0x20>)
 80149dc:	4604      	mov	r4, r0
 80149de:	4608      	mov	r0, r1
 80149e0:	4611      	mov	r1, r2
 80149e2:	2200      	movs	r2, #0
 80149e4:	602a      	str	r2, [r5, #0]
 80149e6:	461a      	mov	r2, r3
 80149e8:	f7ed f9a1 	bl	8001d2e <_read>
 80149ec:	1c43      	adds	r3, r0, #1
 80149ee:	d102      	bne.n	80149f6 <_read_r+0x1e>
 80149f0:	682b      	ldr	r3, [r5, #0]
 80149f2:	b103      	cbz	r3, 80149f6 <_read_r+0x1e>
 80149f4:	6023      	str	r3, [r4, #0]
 80149f6:	bd38      	pop	{r3, r4, r5, pc}
 80149f8:	20004ca0 	.word	0x20004ca0

080149fc <_sbrk_r>:
 80149fc:	b538      	push	{r3, r4, r5, lr}
 80149fe:	4d06      	ldr	r5, [pc, #24]	@ (8014a18 <_sbrk_r+0x1c>)
 8014a00:	2300      	movs	r3, #0
 8014a02:	4604      	mov	r4, r0
 8014a04:	4608      	mov	r0, r1
 8014a06:	602b      	str	r3, [r5, #0]
 8014a08:	f7ed f9e2 	bl	8001dd0 <_sbrk>
 8014a0c:	1c43      	adds	r3, r0, #1
 8014a0e:	d102      	bne.n	8014a16 <_sbrk_r+0x1a>
 8014a10:	682b      	ldr	r3, [r5, #0]
 8014a12:	b103      	cbz	r3, 8014a16 <_sbrk_r+0x1a>
 8014a14:	6023      	str	r3, [r4, #0]
 8014a16:	bd38      	pop	{r3, r4, r5, pc}
 8014a18:	20004ca0 	.word	0x20004ca0

08014a1c <_write_r>:
 8014a1c:	b538      	push	{r3, r4, r5, lr}
 8014a1e:	4d07      	ldr	r5, [pc, #28]	@ (8014a3c <_write_r+0x20>)
 8014a20:	4604      	mov	r4, r0
 8014a22:	4608      	mov	r0, r1
 8014a24:	4611      	mov	r1, r2
 8014a26:	2200      	movs	r2, #0
 8014a28:	602a      	str	r2, [r5, #0]
 8014a2a:	461a      	mov	r2, r3
 8014a2c:	f7ef fefe 	bl	800482c <_write>
 8014a30:	1c43      	adds	r3, r0, #1
 8014a32:	d102      	bne.n	8014a3a <_write_r+0x1e>
 8014a34:	682b      	ldr	r3, [r5, #0]
 8014a36:	b103      	cbz	r3, 8014a3a <_write_r+0x1e>
 8014a38:	6023      	str	r3, [r4, #0]
 8014a3a:	bd38      	pop	{r3, r4, r5, pc}
 8014a3c:	20004ca0 	.word	0x20004ca0

08014a40 <__errno>:
 8014a40:	4b01      	ldr	r3, [pc, #4]	@ (8014a48 <__errno+0x8>)
 8014a42:	6818      	ldr	r0, [r3, #0]
 8014a44:	4770      	bx	lr
 8014a46:	bf00      	nop
 8014a48:	2000024c 	.word	0x2000024c

08014a4c <__libc_init_array>:
 8014a4c:	b570      	push	{r4, r5, r6, lr}
 8014a4e:	4d0d      	ldr	r5, [pc, #52]	@ (8014a84 <__libc_init_array+0x38>)
 8014a50:	4c0d      	ldr	r4, [pc, #52]	@ (8014a88 <__libc_init_array+0x3c>)
 8014a52:	1b64      	subs	r4, r4, r5
 8014a54:	10a4      	asrs	r4, r4, #2
 8014a56:	2600      	movs	r6, #0
 8014a58:	42a6      	cmp	r6, r4
 8014a5a:	d109      	bne.n	8014a70 <__libc_init_array+0x24>
 8014a5c:	4d0b      	ldr	r5, [pc, #44]	@ (8014a8c <__libc_init_array+0x40>)
 8014a5e:	4c0c      	ldr	r4, [pc, #48]	@ (8014a90 <__libc_init_array+0x44>)
 8014a60:	f003 fb18 	bl	8018094 <_init>
 8014a64:	1b64      	subs	r4, r4, r5
 8014a66:	10a4      	asrs	r4, r4, #2
 8014a68:	2600      	movs	r6, #0
 8014a6a:	42a6      	cmp	r6, r4
 8014a6c:	d105      	bne.n	8014a7a <__libc_init_array+0x2e>
 8014a6e:	bd70      	pop	{r4, r5, r6, pc}
 8014a70:	f855 3b04 	ldr.w	r3, [r5], #4
 8014a74:	4798      	blx	r3
 8014a76:	3601      	adds	r6, #1
 8014a78:	e7ee      	b.n	8014a58 <__libc_init_array+0xc>
 8014a7a:	f855 3b04 	ldr.w	r3, [r5], #4
 8014a7e:	4798      	blx	r3
 8014a80:	3601      	adds	r6, #1
 8014a82:	e7f2      	b.n	8014a6a <__libc_init_array+0x1e>
 8014a84:	0801a4cc 	.word	0x0801a4cc
 8014a88:	0801a4cc 	.word	0x0801a4cc
 8014a8c:	0801a4cc 	.word	0x0801a4cc
 8014a90:	0801a4d0 	.word	0x0801a4d0

08014a94 <__retarget_lock_init_recursive>:
 8014a94:	4770      	bx	lr

08014a96 <__retarget_lock_acquire_recursive>:
 8014a96:	4770      	bx	lr

08014a98 <__retarget_lock_release_recursive>:
 8014a98:	4770      	bx	lr
	...

08014a9c <nanf>:
 8014a9c:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8014aa4 <nanf+0x8>
 8014aa0:	4770      	bx	lr
 8014aa2:	bf00      	nop
 8014aa4:	7fc00000 	.word	0x7fc00000

08014aa8 <quorem>:
 8014aa8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014aac:	6903      	ldr	r3, [r0, #16]
 8014aae:	690c      	ldr	r4, [r1, #16]
 8014ab0:	42a3      	cmp	r3, r4
 8014ab2:	4607      	mov	r7, r0
 8014ab4:	db7e      	blt.n	8014bb4 <quorem+0x10c>
 8014ab6:	3c01      	subs	r4, #1
 8014ab8:	f101 0814 	add.w	r8, r1, #20
 8014abc:	00a3      	lsls	r3, r4, #2
 8014abe:	f100 0514 	add.w	r5, r0, #20
 8014ac2:	9300      	str	r3, [sp, #0]
 8014ac4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8014ac8:	9301      	str	r3, [sp, #4]
 8014aca:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8014ace:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8014ad2:	3301      	adds	r3, #1
 8014ad4:	429a      	cmp	r2, r3
 8014ad6:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8014ada:	fbb2 f6f3 	udiv	r6, r2, r3
 8014ade:	d32e      	bcc.n	8014b3e <quorem+0x96>
 8014ae0:	f04f 0a00 	mov.w	sl, #0
 8014ae4:	46c4      	mov	ip, r8
 8014ae6:	46ae      	mov	lr, r5
 8014ae8:	46d3      	mov	fp, sl
 8014aea:	f85c 3b04 	ldr.w	r3, [ip], #4
 8014aee:	b298      	uxth	r0, r3
 8014af0:	fb06 a000 	mla	r0, r6, r0, sl
 8014af4:	0c02      	lsrs	r2, r0, #16
 8014af6:	0c1b      	lsrs	r3, r3, #16
 8014af8:	fb06 2303 	mla	r3, r6, r3, r2
 8014afc:	f8de 2000 	ldr.w	r2, [lr]
 8014b00:	b280      	uxth	r0, r0
 8014b02:	b292      	uxth	r2, r2
 8014b04:	1a12      	subs	r2, r2, r0
 8014b06:	445a      	add	r2, fp
 8014b08:	f8de 0000 	ldr.w	r0, [lr]
 8014b0c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8014b10:	b29b      	uxth	r3, r3
 8014b12:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8014b16:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8014b1a:	b292      	uxth	r2, r2
 8014b1c:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8014b20:	45e1      	cmp	r9, ip
 8014b22:	f84e 2b04 	str.w	r2, [lr], #4
 8014b26:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8014b2a:	d2de      	bcs.n	8014aea <quorem+0x42>
 8014b2c:	9b00      	ldr	r3, [sp, #0]
 8014b2e:	58eb      	ldr	r3, [r5, r3]
 8014b30:	b92b      	cbnz	r3, 8014b3e <quorem+0x96>
 8014b32:	9b01      	ldr	r3, [sp, #4]
 8014b34:	3b04      	subs	r3, #4
 8014b36:	429d      	cmp	r5, r3
 8014b38:	461a      	mov	r2, r3
 8014b3a:	d32f      	bcc.n	8014b9c <quorem+0xf4>
 8014b3c:	613c      	str	r4, [r7, #16]
 8014b3e:	4638      	mov	r0, r7
 8014b40:	f001 f910 	bl	8015d64 <__mcmp>
 8014b44:	2800      	cmp	r0, #0
 8014b46:	db25      	blt.n	8014b94 <quorem+0xec>
 8014b48:	4629      	mov	r1, r5
 8014b4a:	2000      	movs	r0, #0
 8014b4c:	f858 2b04 	ldr.w	r2, [r8], #4
 8014b50:	f8d1 c000 	ldr.w	ip, [r1]
 8014b54:	fa1f fe82 	uxth.w	lr, r2
 8014b58:	fa1f f38c 	uxth.w	r3, ip
 8014b5c:	eba3 030e 	sub.w	r3, r3, lr
 8014b60:	4403      	add	r3, r0
 8014b62:	0c12      	lsrs	r2, r2, #16
 8014b64:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8014b68:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8014b6c:	b29b      	uxth	r3, r3
 8014b6e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8014b72:	45c1      	cmp	r9, r8
 8014b74:	f841 3b04 	str.w	r3, [r1], #4
 8014b78:	ea4f 4022 	mov.w	r0, r2, asr #16
 8014b7c:	d2e6      	bcs.n	8014b4c <quorem+0xa4>
 8014b7e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8014b82:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8014b86:	b922      	cbnz	r2, 8014b92 <quorem+0xea>
 8014b88:	3b04      	subs	r3, #4
 8014b8a:	429d      	cmp	r5, r3
 8014b8c:	461a      	mov	r2, r3
 8014b8e:	d30b      	bcc.n	8014ba8 <quorem+0x100>
 8014b90:	613c      	str	r4, [r7, #16]
 8014b92:	3601      	adds	r6, #1
 8014b94:	4630      	mov	r0, r6
 8014b96:	b003      	add	sp, #12
 8014b98:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014b9c:	6812      	ldr	r2, [r2, #0]
 8014b9e:	3b04      	subs	r3, #4
 8014ba0:	2a00      	cmp	r2, #0
 8014ba2:	d1cb      	bne.n	8014b3c <quorem+0x94>
 8014ba4:	3c01      	subs	r4, #1
 8014ba6:	e7c6      	b.n	8014b36 <quorem+0x8e>
 8014ba8:	6812      	ldr	r2, [r2, #0]
 8014baa:	3b04      	subs	r3, #4
 8014bac:	2a00      	cmp	r2, #0
 8014bae:	d1ef      	bne.n	8014b90 <quorem+0xe8>
 8014bb0:	3c01      	subs	r4, #1
 8014bb2:	e7ea      	b.n	8014b8a <quorem+0xe2>
 8014bb4:	2000      	movs	r0, #0
 8014bb6:	e7ee      	b.n	8014b96 <quorem+0xee>

08014bb8 <_dtoa_r>:
 8014bb8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014bbc:	69c7      	ldr	r7, [r0, #28]
 8014bbe:	b097      	sub	sp, #92	@ 0x5c
 8014bc0:	ed8d 0b04 	vstr	d0, [sp, #16]
 8014bc4:	ec55 4b10 	vmov	r4, r5, d0
 8014bc8:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8014bca:	9107      	str	r1, [sp, #28]
 8014bcc:	4681      	mov	r9, r0
 8014bce:	920c      	str	r2, [sp, #48]	@ 0x30
 8014bd0:	9311      	str	r3, [sp, #68]	@ 0x44
 8014bd2:	b97f      	cbnz	r7, 8014bf4 <_dtoa_r+0x3c>
 8014bd4:	2010      	movs	r0, #16
 8014bd6:	f7fe fd4d 	bl	8013674 <malloc>
 8014bda:	4602      	mov	r2, r0
 8014bdc:	f8c9 001c 	str.w	r0, [r9, #28]
 8014be0:	b920      	cbnz	r0, 8014bec <_dtoa_r+0x34>
 8014be2:	4ba9      	ldr	r3, [pc, #676]	@ (8014e88 <_dtoa_r+0x2d0>)
 8014be4:	21ef      	movs	r1, #239	@ 0xef
 8014be6:	48a9      	ldr	r0, [pc, #676]	@ (8014e8c <_dtoa_r+0x2d4>)
 8014be8:	f002 fd3e 	bl	8017668 <__assert_func>
 8014bec:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8014bf0:	6007      	str	r7, [r0, #0]
 8014bf2:	60c7      	str	r7, [r0, #12]
 8014bf4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8014bf8:	6819      	ldr	r1, [r3, #0]
 8014bfa:	b159      	cbz	r1, 8014c14 <_dtoa_r+0x5c>
 8014bfc:	685a      	ldr	r2, [r3, #4]
 8014bfe:	604a      	str	r2, [r1, #4]
 8014c00:	2301      	movs	r3, #1
 8014c02:	4093      	lsls	r3, r2
 8014c04:	608b      	str	r3, [r1, #8]
 8014c06:	4648      	mov	r0, r9
 8014c08:	f000 fe30 	bl	801586c <_Bfree>
 8014c0c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8014c10:	2200      	movs	r2, #0
 8014c12:	601a      	str	r2, [r3, #0]
 8014c14:	1e2b      	subs	r3, r5, #0
 8014c16:	bfb9      	ittee	lt
 8014c18:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8014c1c:	9305      	strlt	r3, [sp, #20]
 8014c1e:	2300      	movge	r3, #0
 8014c20:	6033      	strge	r3, [r6, #0]
 8014c22:	9f05      	ldr	r7, [sp, #20]
 8014c24:	4b9a      	ldr	r3, [pc, #616]	@ (8014e90 <_dtoa_r+0x2d8>)
 8014c26:	bfbc      	itt	lt
 8014c28:	2201      	movlt	r2, #1
 8014c2a:	6032      	strlt	r2, [r6, #0]
 8014c2c:	43bb      	bics	r3, r7
 8014c2e:	d112      	bne.n	8014c56 <_dtoa_r+0x9e>
 8014c30:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8014c32:	f242 730f 	movw	r3, #9999	@ 0x270f
 8014c36:	6013      	str	r3, [r2, #0]
 8014c38:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8014c3c:	4323      	orrs	r3, r4
 8014c3e:	f000 855a 	beq.w	80156f6 <_dtoa_r+0xb3e>
 8014c42:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8014c44:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8014ea4 <_dtoa_r+0x2ec>
 8014c48:	2b00      	cmp	r3, #0
 8014c4a:	f000 855c 	beq.w	8015706 <_dtoa_r+0xb4e>
 8014c4e:	f10a 0303 	add.w	r3, sl, #3
 8014c52:	f000 bd56 	b.w	8015702 <_dtoa_r+0xb4a>
 8014c56:	ed9d 7b04 	vldr	d7, [sp, #16]
 8014c5a:	2200      	movs	r2, #0
 8014c5c:	ec51 0b17 	vmov	r0, r1, d7
 8014c60:	2300      	movs	r3, #0
 8014c62:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8014c66:	f7eb ff37 	bl	8000ad8 <__aeabi_dcmpeq>
 8014c6a:	4680      	mov	r8, r0
 8014c6c:	b158      	cbz	r0, 8014c86 <_dtoa_r+0xce>
 8014c6e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8014c70:	2301      	movs	r3, #1
 8014c72:	6013      	str	r3, [r2, #0]
 8014c74:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8014c76:	b113      	cbz	r3, 8014c7e <_dtoa_r+0xc6>
 8014c78:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8014c7a:	4b86      	ldr	r3, [pc, #536]	@ (8014e94 <_dtoa_r+0x2dc>)
 8014c7c:	6013      	str	r3, [r2, #0]
 8014c7e:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8014ea8 <_dtoa_r+0x2f0>
 8014c82:	f000 bd40 	b.w	8015706 <_dtoa_r+0xb4e>
 8014c86:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8014c8a:	aa14      	add	r2, sp, #80	@ 0x50
 8014c8c:	a915      	add	r1, sp, #84	@ 0x54
 8014c8e:	4648      	mov	r0, r9
 8014c90:	f001 f988 	bl	8015fa4 <__d2b>
 8014c94:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8014c98:	9002      	str	r0, [sp, #8]
 8014c9a:	2e00      	cmp	r6, #0
 8014c9c:	d078      	beq.n	8014d90 <_dtoa_r+0x1d8>
 8014c9e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8014ca0:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8014ca4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8014ca8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8014cac:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8014cb0:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8014cb4:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8014cb8:	4619      	mov	r1, r3
 8014cba:	2200      	movs	r2, #0
 8014cbc:	4b76      	ldr	r3, [pc, #472]	@ (8014e98 <_dtoa_r+0x2e0>)
 8014cbe:	f7eb faeb 	bl	8000298 <__aeabi_dsub>
 8014cc2:	a36b      	add	r3, pc, #428	@ (adr r3, 8014e70 <_dtoa_r+0x2b8>)
 8014cc4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014cc8:	f7eb fc9e 	bl	8000608 <__aeabi_dmul>
 8014ccc:	a36a      	add	r3, pc, #424	@ (adr r3, 8014e78 <_dtoa_r+0x2c0>)
 8014cce:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014cd2:	f7eb fae3 	bl	800029c <__adddf3>
 8014cd6:	4604      	mov	r4, r0
 8014cd8:	4630      	mov	r0, r6
 8014cda:	460d      	mov	r5, r1
 8014cdc:	f7eb fc2a 	bl	8000534 <__aeabi_i2d>
 8014ce0:	a367      	add	r3, pc, #412	@ (adr r3, 8014e80 <_dtoa_r+0x2c8>)
 8014ce2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014ce6:	f7eb fc8f 	bl	8000608 <__aeabi_dmul>
 8014cea:	4602      	mov	r2, r0
 8014cec:	460b      	mov	r3, r1
 8014cee:	4620      	mov	r0, r4
 8014cf0:	4629      	mov	r1, r5
 8014cf2:	f7eb fad3 	bl	800029c <__adddf3>
 8014cf6:	4604      	mov	r4, r0
 8014cf8:	460d      	mov	r5, r1
 8014cfa:	f7eb ff35 	bl	8000b68 <__aeabi_d2iz>
 8014cfe:	2200      	movs	r2, #0
 8014d00:	4607      	mov	r7, r0
 8014d02:	2300      	movs	r3, #0
 8014d04:	4620      	mov	r0, r4
 8014d06:	4629      	mov	r1, r5
 8014d08:	f7eb fef0 	bl	8000aec <__aeabi_dcmplt>
 8014d0c:	b140      	cbz	r0, 8014d20 <_dtoa_r+0x168>
 8014d0e:	4638      	mov	r0, r7
 8014d10:	f7eb fc10 	bl	8000534 <__aeabi_i2d>
 8014d14:	4622      	mov	r2, r4
 8014d16:	462b      	mov	r3, r5
 8014d18:	f7eb fede 	bl	8000ad8 <__aeabi_dcmpeq>
 8014d1c:	b900      	cbnz	r0, 8014d20 <_dtoa_r+0x168>
 8014d1e:	3f01      	subs	r7, #1
 8014d20:	2f16      	cmp	r7, #22
 8014d22:	d852      	bhi.n	8014dca <_dtoa_r+0x212>
 8014d24:	4b5d      	ldr	r3, [pc, #372]	@ (8014e9c <_dtoa_r+0x2e4>)
 8014d26:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8014d2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014d2e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8014d32:	f7eb fedb 	bl	8000aec <__aeabi_dcmplt>
 8014d36:	2800      	cmp	r0, #0
 8014d38:	d049      	beq.n	8014dce <_dtoa_r+0x216>
 8014d3a:	3f01      	subs	r7, #1
 8014d3c:	2300      	movs	r3, #0
 8014d3e:	9310      	str	r3, [sp, #64]	@ 0x40
 8014d40:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8014d42:	1b9b      	subs	r3, r3, r6
 8014d44:	1e5a      	subs	r2, r3, #1
 8014d46:	bf45      	ittet	mi
 8014d48:	f1c3 0301 	rsbmi	r3, r3, #1
 8014d4c:	9300      	strmi	r3, [sp, #0]
 8014d4e:	2300      	movpl	r3, #0
 8014d50:	2300      	movmi	r3, #0
 8014d52:	9206      	str	r2, [sp, #24]
 8014d54:	bf54      	ite	pl
 8014d56:	9300      	strpl	r3, [sp, #0]
 8014d58:	9306      	strmi	r3, [sp, #24]
 8014d5a:	2f00      	cmp	r7, #0
 8014d5c:	db39      	blt.n	8014dd2 <_dtoa_r+0x21a>
 8014d5e:	9b06      	ldr	r3, [sp, #24]
 8014d60:	970d      	str	r7, [sp, #52]	@ 0x34
 8014d62:	443b      	add	r3, r7
 8014d64:	9306      	str	r3, [sp, #24]
 8014d66:	2300      	movs	r3, #0
 8014d68:	9308      	str	r3, [sp, #32]
 8014d6a:	9b07      	ldr	r3, [sp, #28]
 8014d6c:	2b09      	cmp	r3, #9
 8014d6e:	d863      	bhi.n	8014e38 <_dtoa_r+0x280>
 8014d70:	2b05      	cmp	r3, #5
 8014d72:	bfc4      	itt	gt
 8014d74:	3b04      	subgt	r3, #4
 8014d76:	9307      	strgt	r3, [sp, #28]
 8014d78:	9b07      	ldr	r3, [sp, #28]
 8014d7a:	f1a3 0302 	sub.w	r3, r3, #2
 8014d7e:	bfcc      	ite	gt
 8014d80:	2400      	movgt	r4, #0
 8014d82:	2401      	movle	r4, #1
 8014d84:	2b03      	cmp	r3, #3
 8014d86:	d863      	bhi.n	8014e50 <_dtoa_r+0x298>
 8014d88:	e8df f003 	tbb	[pc, r3]
 8014d8c:	2b375452 	.word	0x2b375452
 8014d90:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8014d94:	441e      	add	r6, r3
 8014d96:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8014d9a:	2b20      	cmp	r3, #32
 8014d9c:	bfc1      	itttt	gt
 8014d9e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8014da2:	409f      	lslgt	r7, r3
 8014da4:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8014da8:	fa24 f303 	lsrgt.w	r3, r4, r3
 8014dac:	bfd6      	itet	le
 8014dae:	f1c3 0320 	rsble	r3, r3, #32
 8014db2:	ea47 0003 	orrgt.w	r0, r7, r3
 8014db6:	fa04 f003 	lslle.w	r0, r4, r3
 8014dba:	f7eb fbab 	bl	8000514 <__aeabi_ui2d>
 8014dbe:	2201      	movs	r2, #1
 8014dc0:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8014dc4:	3e01      	subs	r6, #1
 8014dc6:	9212      	str	r2, [sp, #72]	@ 0x48
 8014dc8:	e776      	b.n	8014cb8 <_dtoa_r+0x100>
 8014dca:	2301      	movs	r3, #1
 8014dcc:	e7b7      	b.n	8014d3e <_dtoa_r+0x186>
 8014dce:	9010      	str	r0, [sp, #64]	@ 0x40
 8014dd0:	e7b6      	b.n	8014d40 <_dtoa_r+0x188>
 8014dd2:	9b00      	ldr	r3, [sp, #0]
 8014dd4:	1bdb      	subs	r3, r3, r7
 8014dd6:	9300      	str	r3, [sp, #0]
 8014dd8:	427b      	negs	r3, r7
 8014dda:	9308      	str	r3, [sp, #32]
 8014ddc:	2300      	movs	r3, #0
 8014dde:	930d      	str	r3, [sp, #52]	@ 0x34
 8014de0:	e7c3      	b.n	8014d6a <_dtoa_r+0x1b2>
 8014de2:	2301      	movs	r3, #1
 8014de4:	9309      	str	r3, [sp, #36]	@ 0x24
 8014de6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8014de8:	eb07 0b03 	add.w	fp, r7, r3
 8014dec:	f10b 0301 	add.w	r3, fp, #1
 8014df0:	2b01      	cmp	r3, #1
 8014df2:	9303      	str	r3, [sp, #12]
 8014df4:	bfb8      	it	lt
 8014df6:	2301      	movlt	r3, #1
 8014df8:	e006      	b.n	8014e08 <_dtoa_r+0x250>
 8014dfa:	2301      	movs	r3, #1
 8014dfc:	9309      	str	r3, [sp, #36]	@ 0x24
 8014dfe:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8014e00:	2b00      	cmp	r3, #0
 8014e02:	dd28      	ble.n	8014e56 <_dtoa_r+0x29e>
 8014e04:	469b      	mov	fp, r3
 8014e06:	9303      	str	r3, [sp, #12]
 8014e08:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8014e0c:	2100      	movs	r1, #0
 8014e0e:	2204      	movs	r2, #4
 8014e10:	f102 0514 	add.w	r5, r2, #20
 8014e14:	429d      	cmp	r5, r3
 8014e16:	d926      	bls.n	8014e66 <_dtoa_r+0x2ae>
 8014e18:	6041      	str	r1, [r0, #4]
 8014e1a:	4648      	mov	r0, r9
 8014e1c:	f000 fce6 	bl	80157ec <_Balloc>
 8014e20:	4682      	mov	sl, r0
 8014e22:	2800      	cmp	r0, #0
 8014e24:	d142      	bne.n	8014eac <_dtoa_r+0x2f4>
 8014e26:	4b1e      	ldr	r3, [pc, #120]	@ (8014ea0 <_dtoa_r+0x2e8>)
 8014e28:	4602      	mov	r2, r0
 8014e2a:	f240 11af 	movw	r1, #431	@ 0x1af
 8014e2e:	e6da      	b.n	8014be6 <_dtoa_r+0x2e>
 8014e30:	2300      	movs	r3, #0
 8014e32:	e7e3      	b.n	8014dfc <_dtoa_r+0x244>
 8014e34:	2300      	movs	r3, #0
 8014e36:	e7d5      	b.n	8014de4 <_dtoa_r+0x22c>
 8014e38:	2401      	movs	r4, #1
 8014e3a:	2300      	movs	r3, #0
 8014e3c:	9307      	str	r3, [sp, #28]
 8014e3e:	9409      	str	r4, [sp, #36]	@ 0x24
 8014e40:	f04f 3bff 	mov.w	fp, #4294967295
 8014e44:	2200      	movs	r2, #0
 8014e46:	f8cd b00c 	str.w	fp, [sp, #12]
 8014e4a:	2312      	movs	r3, #18
 8014e4c:	920c      	str	r2, [sp, #48]	@ 0x30
 8014e4e:	e7db      	b.n	8014e08 <_dtoa_r+0x250>
 8014e50:	2301      	movs	r3, #1
 8014e52:	9309      	str	r3, [sp, #36]	@ 0x24
 8014e54:	e7f4      	b.n	8014e40 <_dtoa_r+0x288>
 8014e56:	f04f 0b01 	mov.w	fp, #1
 8014e5a:	f8cd b00c 	str.w	fp, [sp, #12]
 8014e5e:	465b      	mov	r3, fp
 8014e60:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8014e64:	e7d0      	b.n	8014e08 <_dtoa_r+0x250>
 8014e66:	3101      	adds	r1, #1
 8014e68:	0052      	lsls	r2, r2, #1
 8014e6a:	e7d1      	b.n	8014e10 <_dtoa_r+0x258>
 8014e6c:	f3af 8000 	nop.w
 8014e70:	636f4361 	.word	0x636f4361
 8014e74:	3fd287a7 	.word	0x3fd287a7
 8014e78:	8b60c8b3 	.word	0x8b60c8b3
 8014e7c:	3fc68a28 	.word	0x3fc68a28
 8014e80:	509f79fb 	.word	0x509f79fb
 8014e84:	3fd34413 	.word	0x3fd34413
 8014e88:	0801a0d6 	.word	0x0801a0d6
 8014e8c:	0801a0ed 	.word	0x0801a0ed
 8014e90:	7ff00000 	.word	0x7ff00000
 8014e94:	0801a0a1 	.word	0x0801a0a1
 8014e98:	3ff80000 	.word	0x3ff80000
 8014e9c:	0801a2a0 	.word	0x0801a2a0
 8014ea0:	0801a145 	.word	0x0801a145
 8014ea4:	0801a0d2 	.word	0x0801a0d2
 8014ea8:	0801a0a0 	.word	0x0801a0a0
 8014eac:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8014eb0:	6018      	str	r0, [r3, #0]
 8014eb2:	9b03      	ldr	r3, [sp, #12]
 8014eb4:	2b0e      	cmp	r3, #14
 8014eb6:	f200 80a1 	bhi.w	8014ffc <_dtoa_r+0x444>
 8014eba:	2c00      	cmp	r4, #0
 8014ebc:	f000 809e 	beq.w	8014ffc <_dtoa_r+0x444>
 8014ec0:	2f00      	cmp	r7, #0
 8014ec2:	dd33      	ble.n	8014f2c <_dtoa_r+0x374>
 8014ec4:	4b9c      	ldr	r3, [pc, #624]	@ (8015138 <_dtoa_r+0x580>)
 8014ec6:	f007 020f 	and.w	r2, r7, #15
 8014eca:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8014ece:	ed93 7b00 	vldr	d7, [r3]
 8014ed2:	05f8      	lsls	r0, r7, #23
 8014ed4:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8014ed8:	ea4f 1427 	mov.w	r4, r7, asr #4
 8014edc:	d516      	bpl.n	8014f0c <_dtoa_r+0x354>
 8014ede:	4b97      	ldr	r3, [pc, #604]	@ (801513c <_dtoa_r+0x584>)
 8014ee0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8014ee4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8014ee8:	f7eb fcb8 	bl	800085c <__aeabi_ddiv>
 8014eec:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8014ef0:	f004 040f 	and.w	r4, r4, #15
 8014ef4:	2603      	movs	r6, #3
 8014ef6:	4d91      	ldr	r5, [pc, #580]	@ (801513c <_dtoa_r+0x584>)
 8014ef8:	b954      	cbnz	r4, 8014f10 <_dtoa_r+0x358>
 8014efa:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8014efe:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8014f02:	f7eb fcab 	bl	800085c <__aeabi_ddiv>
 8014f06:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8014f0a:	e028      	b.n	8014f5e <_dtoa_r+0x3a6>
 8014f0c:	2602      	movs	r6, #2
 8014f0e:	e7f2      	b.n	8014ef6 <_dtoa_r+0x33e>
 8014f10:	07e1      	lsls	r1, r4, #31
 8014f12:	d508      	bpl.n	8014f26 <_dtoa_r+0x36e>
 8014f14:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8014f18:	e9d5 2300 	ldrd	r2, r3, [r5]
 8014f1c:	f7eb fb74 	bl	8000608 <__aeabi_dmul>
 8014f20:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8014f24:	3601      	adds	r6, #1
 8014f26:	1064      	asrs	r4, r4, #1
 8014f28:	3508      	adds	r5, #8
 8014f2a:	e7e5      	b.n	8014ef8 <_dtoa_r+0x340>
 8014f2c:	f000 80af 	beq.w	801508e <_dtoa_r+0x4d6>
 8014f30:	427c      	negs	r4, r7
 8014f32:	4b81      	ldr	r3, [pc, #516]	@ (8015138 <_dtoa_r+0x580>)
 8014f34:	4d81      	ldr	r5, [pc, #516]	@ (801513c <_dtoa_r+0x584>)
 8014f36:	f004 020f 	and.w	r2, r4, #15
 8014f3a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8014f3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014f42:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8014f46:	f7eb fb5f 	bl	8000608 <__aeabi_dmul>
 8014f4a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8014f4e:	1124      	asrs	r4, r4, #4
 8014f50:	2300      	movs	r3, #0
 8014f52:	2602      	movs	r6, #2
 8014f54:	2c00      	cmp	r4, #0
 8014f56:	f040 808f 	bne.w	8015078 <_dtoa_r+0x4c0>
 8014f5a:	2b00      	cmp	r3, #0
 8014f5c:	d1d3      	bne.n	8014f06 <_dtoa_r+0x34e>
 8014f5e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8014f60:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8014f64:	2b00      	cmp	r3, #0
 8014f66:	f000 8094 	beq.w	8015092 <_dtoa_r+0x4da>
 8014f6a:	4b75      	ldr	r3, [pc, #468]	@ (8015140 <_dtoa_r+0x588>)
 8014f6c:	2200      	movs	r2, #0
 8014f6e:	4620      	mov	r0, r4
 8014f70:	4629      	mov	r1, r5
 8014f72:	f7eb fdbb 	bl	8000aec <__aeabi_dcmplt>
 8014f76:	2800      	cmp	r0, #0
 8014f78:	f000 808b 	beq.w	8015092 <_dtoa_r+0x4da>
 8014f7c:	9b03      	ldr	r3, [sp, #12]
 8014f7e:	2b00      	cmp	r3, #0
 8014f80:	f000 8087 	beq.w	8015092 <_dtoa_r+0x4da>
 8014f84:	f1bb 0f00 	cmp.w	fp, #0
 8014f88:	dd34      	ble.n	8014ff4 <_dtoa_r+0x43c>
 8014f8a:	4620      	mov	r0, r4
 8014f8c:	4b6d      	ldr	r3, [pc, #436]	@ (8015144 <_dtoa_r+0x58c>)
 8014f8e:	2200      	movs	r2, #0
 8014f90:	4629      	mov	r1, r5
 8014f92:	f7eb fb39 	bl	8000608 <__aeabi_dmul>
 8014f96:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8014f9a:	f107 38ff 	add.w	r8, r7, #4294967295
 8014f9e:	3601      	adds	r6, #1
 8014fa0:	465c      	mov	r4, fp
 8014fa2:	4630      	mov	r0, r6
 8014fa4:	f7eb fac6 	bl	8000534 <__aeabi_i2d>
 8014fa8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8014fac:	f7eb fb2c 	bl	8000608 <__aeabi_dmul>
 8014fb0:	4b65      	ldr	r3, [pc, #404]	@ (8015148 <_dtoa_r+0x590>)
 8014fb2:	2200      	movs	r2, #0
 8014fb4:	f7eb f972 	bl	800029c <__adddf3>
 8014fb8:	4605      	mov	r5, r0
 8014fba:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8014fbe:	2c00      	cmp	r4, #0
 8014fc0:	d16a      	bne.n	8015098 <_dtoa_r+0x4e0>
 8014fc2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8014fc6:	4b61      	ldr	r3, [pc, #388]	@ (801514c <_dtoa_r+0x594>)
 8014fc8:	2200      	movs	r2, #0
 8014fca:	f7eb f965 	bl	8000298 <__aeabi_dsub>
 8014fce:	4602      	mov	r2, r0
 8014fd0:	460b      	mov	r3, r1
 8014fd2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8014fd6:	462a      	mov	r2, r5
 8014fd8:	4633      	mov	r3, r6
 8014fda:	f7eb fda5 	bl	8000b28 <__aeabi_dcmpgt>
 8014fde:	2800      	cmp	r0, #0
 8014fe0:	f040 8298 	bne.w	8015514 <_dtoa_r+0x95c>
 8014fe4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8014fe8:	462a      	mov	r2, r5
 8014fea:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8014fee:	f7eb fd7d 	bl	8000aec <__aeabi_dcmplt>
 8014ff2:	bb38      	cbnz	r0, 8015044 <_dtoa_r+0x48c>
 8014ff4:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8014ff8:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8014ffc:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8014ffe:	2b00      	cmp	r3, #0
 8015000:	f2c0 8157 	blt.w	80152b2 <_dtoa_r+0x6fa>
 8015004:	2f0e      	cmp	r7, #14
 8015006:	f300 8154 	bgt.w	80152b2 <_dtoa_r+0x6fa>
 801500a:	4b4b      	ldr	r3, [pc, #300]	@ (8015138 <_dtoa_r+0x580>)
 801500c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8015010:	ed93 7b00 	vldr	d7, [r3]
 8015014:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8015016:	2b00      	cmp	r3, #0
 8015018:	ed8d 7b00 	vstr	d7, [sp]
 801501c:	f280 80e5 	bge.w	80151ea <_dtoa_r+0x632>
 8015020:	9b03      	ldr	r3, [sp, #12]
 8015022:	2b00      	cmp	r3, #0
 8015024:	f300 80e1 	bgt.w	80151ea <_dtoa_r+0x632>
 8015028:	d10c      	bne.n	8015044 <_dtoa_r+0x48c>
 801502a:	4b48      	ldr	r3, [pc, #288]	@ (801514c <_dtoa_r+0x594>)
 801502c:	2200      	movs	r2, #0
 801502e:	ec51 0b17 	vmov	r0, r1, d7
 8015032:	f7eb fae9 	bl	8000608 <__aeabi_dmul>
 8015036:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801503a:	f7eb fd6b 	bl	8000b14 <__aeabi_dcmpge>
 801503e:	2800      	cmp	r0, #0
 8015040:	f000 8266 	beq.w	8015510 <_dtoa_r+0x958>
 8015044:	2400      	movs	r4, #0
 8015046:	4625      	mov	r5, r4
 8015048:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801504a:	4656      	mov	r6, sl
 801504c:	ea6f 0803 	mvn.w	r8, r3
 8015050:	2700      	movs	r7, #0
 8015052:	4621      	mov	r1, r4
 8015054:	4648      	mov	r0, r9
 8015056:	f000 fc09 	bl	801586c <_Bfree>
 801505a:	2d00      	cmp	r5, #0
 801505c:	f000 80bd 	beq.w	80151da <_dtoa_r+0x622>
 8015060:	b12f      	cbz	r7, 801506e <_dtoa_r+0x4b6>
 8015062:	42af      	cmp	r7, r5
 8015064:	d003      	beq.n	801506e <_dtoa_r+0x4b6>
 8015066:	4639      	mov	r1, r7
 8015068:	4648      	mov	r0, r9
 801506a:	f000 fbff 	bl	801586c <_Bfree>
 801506e:	4629      	mov	r1, r5
 8015070:	4648      	mov	r0, r9
 8015072:	f000 fbfb 	bl	801586c <_Bfree>
 8015076:	e0b0      	b.n	80151da <_dtoa_r+0x622>
 8015078:	07e2      	lsls	r2, r4, #31
 801507a:	d505      	bpl.n	8015088 <_dtoa_r+0x4d0>
 801507c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8015080:	f7eb fac2 	bl	8000608 <__aeabi_dmul>
 8015084:	3601      	adds	r6, #1
 8015086:	2301      	movs	r3, #1
 8015088:	1064      	asrs	r4, r4, #1
 801508a:	3508      	adds	r5, #8
 801508c:	e762      	b.n	8014f54 <_dtoa_r+0x39c>
 801508e:	2602      	movs	r6, #2
 8015090:	e765      	b.n	8014f5e <_dtoa_r+0x3a6>
 8015092:	9c03      	ldr	r4, [sp, #12]
 8015094:	46b8      	mov	r8, r7
 8015096:	e784      	b.n	8014fa2 <_dtoa_r+0x3ea>
 8015098:	4b27      	ldr	r3, [pc, #156]	@ (8015138 <_dtoa_r+0x580>)
 801509a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 801509c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80150a0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80150a4:	4454      	add	r4, sl
 80150a6:	2900      	cmp	r1, #0
 80150a8:	d054      	beq.n	8015154 <_dtoa_r+0x59c>
 80150aa:	4929      	ldr	r1, [pc, #164]	@ (8015150 <_dtoa_r+0x598>)
 80150ac:	2000      	movs	r0, #0
 80150ae:	f7eb fbd5 	bl	800085c <__aeabi_ddiv>
 80150b2:	4633      	mov	r3, r6
 80150b4:	462a      	mov	r2, r5
 80150b6:	f7eb f8ef 	bl	8000298 <__aeabi_dsub>
 80150ba:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80150be:	4656      	mov	r6, sl
 80150c0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80150c4:	f7eb fd50 	bl	8000b68 <__aeabi_d2iz>
 80150c8:	4605      	mov	r5, r0
 80150ca:	f7eb fa33 	bl	8000534 <__aeabi_i2d>
 80150ce:	4602      	mov	r2, r0
 80150d0:	460b      	mov	r3, r1
 80150d2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80150d6:	f7eb f8df 	bl	8000298 <__aeabi_dsub>
 80150da:	3530      	adds	r5, #48	@ 0x30
 80150dc:	4602      	mov	r2, r0
 80150de:	460b      	mov	r3, r1
 80150e0:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80150e4:	f806 5b01 	strb.w	r5, [r6], #1
 80150e8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80150ec:	f7eb fcfe 	bl	8000aec <__aeabi_dcmplt>
 80150f0:	2800      	cmp	r0, #0
 80150f2:	d172      	bne.n	80151da <_dtoa_r+0x622>
 80150f4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80150f8:	4911      	ldr	r1, [pc, #68]	@ (8015140 <_dtoa_r+0x588>)
 80150fa:	2000      	movs	r0, #0
 80150fc:	f7eb f8cc 	bl	8000298 <__aeabi_dsub>
 8015100:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8015104:	f7eb fcf2 	bl	8000aec <__aeabi_dcmplt>
 8015108:	2800      	cmp	r0, #0
 801510a:	f040 80b4 	bne.w	8015276 <_dtoa_r+0x6be>
 801510e:	42a6      	cmp	r6, r4
 8015110:	f43f af70 	beq.w	8014ff4 <_dtoa_r+0x43c>
 8015114:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8015118:	4b0a      	ldr	r3, [pc, #40]	@ (8015144 <_dtoa_r+0x58c>)
 801511a:	2200      	movs	r2, #0
 801511c:	f7eb fa74 	bl	8000608 <__aeabi_dmul>
 8015120:	4b08      	ldr	r3, [pc, #32]	@ (8015144 <_dtoa_r+0x58c>)
 8015122:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8015126:	2200      	movs	r2, #0
 8015128:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801512c:	f7eb fa6c 	bl	8000608 <__aeabi_dmul>
 8015130:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8015134:	e7c4      	b.n	80150c0 <_dtoa_r+0x508>
 8015136:	bf00      	nop
 8015138:	0801a2a0 	.word	0x0801a2a0
 801513c:	0801a278 	.word	0x0801a278
 8015140:	3ff00000 	.word	0x3ff00000
 8015144:	40240000 	.word	0x40240000
 8015148:	401c0000 	.word	0x401c0000
 801514c:	40140000 	.word	0x40140000
 8015150:	3fe00000 	.word	0x3fe00000
 8015154:	4631      	mov	r1, r6
 8015156:	4628      	mov	r0, r5
 8015158:	f7eb fa56 	bl	8000608 <__aeabi_dmul>
 801515c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8015160:	9413      	str	r4, [sp, #76]	@ 0x4c
 8015162:	4656      	mov	r6, sl
 8015164:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8015168:	f7eb fcfe 	bl	8000b68 <__aeabi_d2iz>
 801516c:	4605      	mov	r5, r0
 801516e:	f7eb f9e1 	bl	8000534 <__aeabi_i2d>
 8015172:	4602      	mov	r2, r0
 8015174:	460b      	mov	r3, r1
 8015176:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801517a:	f7eb f88d 	bl	8000298 <__aeabi_dsub>
 801517e:	3530      	adds	r5, #48	@ 0x30
 8015180:	f806 5b01 	strb.w	r5, [r6], #1
 8015184:	4602      	mov	r2, r0
 8015186:	460b      	mov	r3, r1
 8015188:	42a6      	cmp	r6, r4
 801518a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 801518e:	f04f 0200 	mov.w	r2, #0
 8015192:	d124      	bne.n	80151de <_dtoa_r+0x626>
 8015194:	4baf      	ldr	r3, [pc, #700]	@ (8015454 <_dtoa_r+0x89c>)
 8015196:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 801519a:	f7eb f87f 	bl	800029c <__adddf3>
 801519e:	4602      	mov	r2, r0
 80151a0:	460b      	mov	r3, r1
 80151a2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80151a6:	f7eb fcbf 	bl	8000b28 <__aeabi_dcmpgt>
 80151aa:	2800      	cmp	r0, #0
 80151ac:	d163      	bne.n	8015276 <_dtoa_r+0x6be>
 80151ae:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80151b2:	49a8      	ldr	r1, [pc, #672]	@ (8015454 <_dtoa_r+0x89c>)
 80151b4:	2000      	movs	r0, #0
 80151b6:	f7eb f86f 	bl	8000298 <__aeabi_dsub>
 80151ba:	4602      	mov	r2, r0
 80151bc:	460b      	mov	r3, r1
 80151be:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80151c2:	f7eb fc93 	bl	8000aec <__aeabi_dcmplt>
 80151c6:	2800      	cmp	r0, #0
 80151c8:	f43f af14 	beq.w	8014ff4 <_dtoa_r+0x43c>
 80151cc:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 80151ce:	1e73      	subs	r3, r6, #1
 80151d0:	9313      	str	r3, [sp, #76]	@ 0x4c
 80151d2:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80151d6:	2b30      	cmp	r3, #48	@ 0x30
 80151d8:	d0f8      	beq.n	80151cc <_dtoa_r+0x614>
 80151da:	4647      	mov	r7, r8
 80151dc:	e03b      	b.n	8015256 <_dtoa_r+0x69e>
 80151de:	4b9e      	ldr	r3, [pc, #632]	@ (8015458 <_dtoa_r+0x8a0>)
 80151e0:	f7eb fa12 	bl	8000608 <__aeabi_dmul>
 80151e4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80151e8:	e7bc      	b.n	8015164 <_dtoa_r+0x5ac>
 80151ea:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 80151ee:	4656      	mov	r6, sl
 80151f0:	e9dd 2300 	ldrd	r2, r3, [sp]
 80151f4:	4620      	mov	r0, r4
 80151f6:	4629      	mov	r1, r5
 80151f8:	f7eb fb30 	bl	800085c <__aeabi_ddiv>
 80151fc:	f7eb fcb4 	bl	8000b68 <__aeabi_d2iz>
 8015200:	4680      	mov	r8, r0
 8015202:	f7eb f997 	bl	8000534 <__aeabi_i2d>
 8015206:	e9dd 2300 	ldrd	r2, r3, [sp]
 801520a:	f7eb f9fd 	bl	8000608 <__aeabi_dmul>
 801520e:	4602      	mov	r2, r0
 8015210:	460b      	mov	r3, r1
 8015212:	4620      	mov	r0, r4
 8015214:	4629      	mov	r1, r5
 8015216:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 801521a:	f7eb f83d 	bl	8000298 <__aeabi_dsub>
 801521e:	f806 4b01 	strb.w	r4, [r6], #1
 8015222:	9d03      	ldr	r5, [sp, #12]
 8015224:	eba6 040a 	sub.w	r4, r6, sl
 8015228:	42a5      	cmp	r5, r4
 801522a:	4602      	mov	r2, r0
 801522c:	460b      	mov	r3, r1
 801522e:	d133      	bne.n	8015298 <_dtoa_r+0x6e0>
 8015230:	f7eb f834 	bl	800029c <__adddf3>
 8015234:	e9dd 2300 	ldrd	r2, r3, [sp]
 8015238:	4604      	mov	r4, r0
 801523a:	460d      	mov	r5, r1
 801523c:	f7eb fc74 	bl	8000b28 <__aeabi_dcmpgt>
 8015240:	b9c0      	cbnz	r0, 8015274 <_dtoa_r+0x6bc>
 8015242:	e9dd 2300 	ldrd	r2, r3, [sp]
 8015246:	4620      	mov	r0, r4
 8015248:	4629      	mov	r1, r5
 801524a:	f7eb fc45 	bl	8000ad8 <__aeabi_dcmpeq>
 801524e:	b110      	cbz	r0, 8015256 <_dtoa_r+0x69e>
 8015250:	f018 0f01 	tst.w	r8, #1
 8015254:	d10e      	bne.n	8015274 <_dtoa_r+0x6bc>
 8015256:	9902      	ldr	r1, [sp, #8]
 8015258:	4648      	mov	r0, r9
 801525a:	f000 fb07 	bl	801586c <_Bfree>
 801525e:	2300      	movs	r3, #0
 8015260:	7033      	strb	r3, [r6, #0]
 8015262:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8015264:	3701      	adds	r7, #1
 8015266:	601f      	str	r7, [r3, #0]
 8015268:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 801526a:	2b00      	cmp	r3, #0
 801526c:	f000 824b 	beq.w	8015706 <_dtoa_r+0xb4e>
 8015270:	601e      	str	r6, [r3, #0]
 8015272:	e248      	b.n	8015706 <_dtoa_r+0xb4e>
 8015274:	46b8      	mov	r8, r7
 8015276:	4633      	mov	r3, r6
 8015278:	461e      	mov	r6, r3
 801527a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801527e:	2a39      	cmp	r2, #57	@ 0x39
 8015280:	d106      	bne.n	8015290 <_dtoa_r+0x6d8>
 8015282:	459a      	cmp	sl, r3
 8015284:	d1f8      	bne.n	8015278 <_dtoa_r+0x6c0>
 8015286:	2230      	movs	r2, #48	@ 0x30
 8015288:	f108 0801 	add.w	r8, r8, #1
 801528c:	f88a 2000 	strb.w	r2, [sl]
 8015290:	781a      	ldrb	r2, [r3, #0]
 8015292:	3201      	adds	r2, #1
 8015294:	701a      	strb	r2, [r3, #0]
 8015296:	e7a0      	b.n	80151da <_dtoa_r+0x622>
 8015298:	4b6f      	ldr	r3, [pc, #444]	@ (8015458 <_dtoa_r+0x8a0>)
 801529a:	2200      	movs	r2, #0
 801529c:	f7eb f9b4 	bl	8000608 <__aeabi_dmul>
 80152a0:	2200      	movs	r2, #0
 80152a2:	2300      	movs	r3, #0
 80152a4:	4604      	mov	r4, r0
 80152a6:	460d      	mov	r5, r1
 80152a8:	f7eb fc16 	bl	8000ad8 <__aeabi_dcmpeq>
 80152ac:	2800      	cmp	r0, #0
 80152ae:	d09f      	beq.n	80151f0 <_dtoa_r+0x638>
 80152b0:	e7d1      	b.n	8015256 <_dtoa_r+0x69e>
 80152b2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80152b4:	2a00      	cmp	r2, #0
 80152b6:	f000 80ea 	beq.w	801548e <_dtoa_r+0x8d6>
 80152ba:	9a07      	ldr	r2, [sp, #28]
 80152bc:	2a01      	cmp	r2, #1
 80152be:	f300 80cd 	bgt.w	801545c <_dtoa_r+0x8a4>
 80152c2:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80152c4:	2a00      	cmp	r2, #0
 80152c6:	f000 80c1 	beq.w	801544c <_dtoa_r+0x894>
 80152ca:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 80152ce:	9c08      	ldr	r4, [sp, #32]
 80152d0:	9e00      	ldr	r6, [sp, #0]
 80152d2:	9a00      	ldr	r2, [sp, #0]
 80152d4:	441a      	add	r2, r3
 80152d6:	9200      	str	r2, [sp, #0]
 80152d8:	9a06      	ldr	r2, [sp, #24]
 80152da:	2101      	movs	r1, #1
 80152dc:	441a      	add	r2, r3
 80152de:	4648      	mov	r0, r9
 80152e0:	9206      	str	r2, [sp, #24]
 80152e2:	f000 fbc1 	bl	8015a68 <__i2b>
 80152e6:	4605      	mov	r5, r0
 80152e8:	b166      	cbz	r6, 8015304 <_dtoa_r+0x74c>
 80152ea:	9b06      	ldr	r3, [sp, #24]
 80152ec:	2b00      	cmp	r3, #0
 80152ee:	dd09      	ble.n	8015304 <_dtoa_r+0x74c>
 80152f0:	42b3      	cmp	r3, r6
 80152f2:	9a00      	ldr	r2, [sp, #0]
 80152f4:	bfa8      	it	ge
 80152f6:	4633      	movge	r3, r6
 80152f8:	1ad2      	subs	r2, r2, r3
 80152fa:	9200      	str	r2, [sp, #0]
 80152fc:	9a06      	ldr	r2, [sp, #24]
 80152fe:	1af6      	subs	r6, r6, r3
 8015300:	1ad3      	subs	r3, r2, r3
 8015302:	9306      	str	r3, [sp, #24]
 8015304:	9b08      	ldr	r3, [sp, #32]
 8015306:	b30b      	cbz	r3, 801534c <_dtoa_r+0x794>
 8015308:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801530a:	2b00      	cmp	r3, #0
 801530c:	f000 80c6 	beq.w	801549c <_dtoa_r+0x8e4>
 8015310:	2c00      	cmp	r4, #0
 8015312:	f000 80c0 	beq.w	8015496 <_dtoa_r+0x8de>
 8015316:	4629      	mov	r1, r5
 8015318:	4622      	mov	r2, r4
 801531a:	4648      	mov	r0, r9
 801531c:	f000 fc5c 	bl	8015bd8 <__pow5mult>
 8015320:	9a02      	ldr	r2, [sp, #8]
 8015322:	4601      	mov	r1, r0
 8015324:	4605      	mov	r5, r0
 8015326:	4648      	mov	r0, r9
 8015328:	f000 fbb4 	bl	8015a94 <__multiply>
 801532c:	9902      	ldr	r1, [sp, #8]
 801532e:	4680      	mov	r8, r0
 8015330:	4648      	mov	r0, r9
 8015332:	f000 fa9b 	bl	801586c <_Bfree>
 8015336:	9b08      	ldr	r3, [sp, #32]
 8015338:	1b1b      	subs	r3, r3, r4
 801533a:	9308      	str	r3, [sp, #32]
 801533c:	f000 80b1 	beq.w	80154a2 <_dtoa_r+0x8ea>
 8015340:	9a08      	ldr	r2, [sp, #32]
 8015342:	4641      	mov	r1, r8
 8015344:	4648      	mov	r0, r9
 8015346:	f000 fc47 	bl	8015bd8 <__pow5mult>
 801534a:	9002      	str	r0, [sp, #8]
 801534c:	2101      	movs	r1, #1
 801534e:	4648      	mov	r0, r9
 8015350:	f000 fb8a 	bl	8015a68 <__i2b>
 8015354:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8015356:	4604      	mov	r4, r0
 8015358:	2b00      	cmp	r3, #0
 801535a:	f000 81d8 	beq.w	801570e <_dtoa_r+0xb56>
 801535e:	461a      	mov	r2, r3
 8015360:	4601      	mov	r1, r0
 8015362:	4648      	mov	r0, r9
 8015364:	f000 fc38 	bl	8015bd8 <__pow5mult>
 8015368:	9b07      	ldr	r3, [sp, #28]
 801536a:	2b01      	cmp	r3, #1
 801536c:	4604      	mov	r4, r0
 801536e:	f300 809f 	bgt.w	80154b0 <_dtoa_r+0x8f8>
 8015372:	9b04      	ldr	r3, [sp, #16]
 8015374:	2b00      	cmp	r3, #0
 8015376:	f040 8097 	bne.w	80154a8 <_dtoa_r+0x8f0>
 801537a:	9b05      	ldr	r3, [sp, #20]
 801537c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8015380:	2b00      	cmp	r3, #0
 8015382:	f040 8093 	bne.w	80154ac <_dtoa_r+0x8f4>
 8015386:	9b05      	ldr	r3, [sp, #20]
 8015388:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 801538c:	0d1b      	lsrs	r3, r3, #20
 801538e:	051b      	lsls	r3, r3, #20
 8015390:	b133      	cbz	r3, 80153a0 <_dtoa_r+0x7e8>
 8015392:	9b00      	ldr	r3, [sp, #0]
 8015394:	3301      	adds	r3, #1
 8015396:	9300      	str	r3, [sp, #0]
 8015398:	9b06      	ldr	r3, [sp, #24]
 801539a:	3301      	adds	r3, #1
 801539c:	9306      	str	r3, [sp, #24]
 801539e:	2301      	movs	r3, #1
 80153a0:	9308      	str	r3, [sp, #32]
 80153a2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80153a4:	2b00      	cmp	r3, #0
 80153a6:	f000 81b8 	beq.w	801571a <_dtoa_r+0xb62>
 80153aa:	6923      	ldr	r3, [r4, #16]
 80153ac:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80153b0:	6918      	ldr	r0, [r3, #16]
 80153b2:	f000 fb0d 	bl	80159d0 <__hi0bits>
 80153b6:	f1c0 0020 	rsb	r0, r0, #32
 80153ba:	9b06      	ldr	r3, [sp, #24]
 80153bc:	4418      	add	r0, r3
 80153be:	f010 001f 	ands.w	r0, r0, #31
 80153c2:	f000 8082 	beq.w	80154ca <_dtoa_r+0x912>
 80153c6:	f1c0 0320 	rsb	r3, r0, #32
 80153ca:	2b04      	cmp	r3, #4
 80153cc:	dd73      	ble.n	80154b6 <_dtoa_r+0x8fe>
 80153ce:	9b00      	ldr	r3, [sp, #0]
 80153d0:	f1c0 001c 	rsb	r0, r0, #28
 80153d4:	4403      	add	r3, r0
 80153d6:	9300      	str	r3, [sp, #0]
 80153d8:	9b06      	ldr	r3, [sp, #24]
 80153da:	4403      	add	r3, r0
 80153dc:	4406      	add	r6, r0
 80153de:	9306      	str	r3, [sp, #24]
 80153e0:	9b00      	ldr	r3, [sp, #0]
 80153e2:	2b00      	cmp	r3, #0
 80153e4:	dd05      	ble.n	80153f2 <_dtoa_r+0x83a>
 80153e6:	9902      	ldr	r1, [sp, #8]
 80153e8:	461a      	mov	r2, r3
 80153ea:	4648      	mov	r0, r9
 80153ec:	f000 fc4e 	bl	8015c8c <__lshift>
 80153f0:	9002      	str	r0, [sp, #8]
 80153f2:	9b06      	ldr	r3, [sp, #24]
 80153f4:	2b00      	cmp	r3, #0
 80153f6:	dd05      	ble.n	8015404 <_dtoa_r+0x84c>
 80153f8:	4621      	mov	r1, r4
 80153fa:	461a      	mov	r2, r3
 80153fc:	4648      	mov	r0, r9
 80153fe:	f000 fc45 	bl	8015c8c <__lshift>
 8015402:	4604      	mov	r4, r0
 8015404:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8015406:	2b00      	cmp	r3, #0
 8015408:	d061      	beq.n	80154ce <_dtoa_r+0x916>
 801540a:	9802      	ldr	r0, [sp, #8]
 801540c:	4621      	mov	r1, r4
 801540e:	f000 fca9 	bl	8015d64 <__mcmp>
 8015412:	2800      	cmp	r0, #0
 8015414:	da5b      	bge.n	80154ce <_dtoa_r+0x916>
 8015416:	2300      	movs	r3, #0
 8015418:	9902      	ldr	r1, [sp, #8]
 801541a:	220a      	movs	r2, #10
 801541c:	4648      	mov	r0, r9
 801541e:	f000 fa47 	bl	80158b0 <__multadd>
 8015422:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8015424:	9002      	str	r0, [sp, #8]
 8015426:	f107 38ff 	add.w	r8, r7, #4294967295
 801542a:	2b00      	cmp	r3, #0
 801542c:	f000 8177 	beq.w	801571e <_dtoa_r+0xb66>
 8015430:	4629      	mov	r1, r5
 8015432:	2300      	movs	r3, #0
 8015434:	220a      	movs	r2, #10
 8015436:	4648      	mov	r0, r9
 8015438:	f000 fa3a 	bl	80158b0 <__multadd>
 801543c:	f1bb 0f00 	cmp.w	fp, #0
 8015440:	4605      	mov	r5, r0
 8015442:	dc6f      	bgt.n	8015524 <_dtoa_r+0x96c>
 8015444:	9b07      	ldr	r3, [sp, #28]
 8015446:	2b02      	cmp	r3, #2
 8015448:	dc49      	bgt.n	80154de <_dtoa_r+0x926>
 801544a:	e06b      	b.n	8015524 <_dtoa_r+0x96c>
 801544c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 801544e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8015452:	e73c      	b.n	80152ce <_dtoa_r+0x716>
 8015454:	3fe00000 	.word	0x3fe00000
 8015458:	40240000 	.word	0x40240000
 801545c:	9b03      	ldr	r3, [sp, #12]
 801545e:	1e5c      	subs	r4, r3, #1
 8015460:	9b08      	ldr	r3, [sp, #32]
 8015462:	42a3      	cmp	r3, r4
 8015464:	db09      	blt.n	801547a <_dtoa_r+0x8c2>
 8015466:	1b1c      	subs	r4, r3, r4
 8015468:	9b03      	ldr	r3, [sp, #12]
 801546a:	2b00      	cmp	r3, #0
 801546c:	f6bf af30 	bge.w	80152d0 <_dtoa_r+0x718>
 8015470:	9b00      	ldr	r3, [sp, #0]
 8015472:	9a03      	ldr	r2, [sp, #12]
 8015474:	1a9e      	subs	r6, r3, r2
 8015476:	2300      	movs	r3, #0
 8015478:	e72b      	b.n	80152d2 <_dtoa_r+0x71a>
 801547a:	9b08      	ldr	r3, [sp, #32]
 801547c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 801547e:	9408      	str	r4, [sp, #32]
 8015480:	1ae3      	subs	r3, r4, r3
 8015482:	441a      	add	r2, r3
 8015484:	9e00      	ldr	r6, [sp, #0]
 8015486:	9b03      	ldr	r3, [sp, #12]
 8015488:	920d      	str	r2, [sp, #52]	@ 0x34
 801548a:	2400      	movs	r4, #0
 801548c:	e721      	b.n	80152d2 <_dtoa_r+0x71a>
 801548e:	9c08      	ldr	r4, [sp, #32]
 8015490:	9e00      	ldr	r6, [sp, #0]
 8015492:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8015494:	e728      	b.n	80152e8 <_dtoa_r+0x730>
 8015496:	f8dd 8008 	ldr.w	r8, [sp, #8]
 801549a:	e751      	b.n	8015340 <_dtoa_r+0x788>
 801549c:	9a08      	ldr	r2, [sp, #32]
 801549e:	9902      	ldr	r1, [sp, #8]
 80154a0:	e750      	b.n	8015344 <_dtoa_r+0x78c>
 80154a2:	f8cd 8008 	str.w	r8, [sp, #8]
 80154a6:	e751      	b.n	801534c <_dtoa_r+0x794>
 80154a8:	2300      	movs	r3, #0
 80154aa:	e779      	b.n	80153a0 <_dtoa_r+0x7e8>
 80154ac:	9b04      	ldr	r3, [sp, #16]
 80154ae:	e777      	b.n	80153a0 <_dtoa_r+0x7e8>
 80154b0:	2300      	movs	r3, #0
 80154b2:	9308      	str	r3, [sp, #32]
 80154b4:	e779      	b.n	80153aa <_dtoa_r+0x7f2>
 80154b6:	d093      	beq.n	80153e0 <_dtoa_r+0x828>
 80154b8:	9a00      	ldr	r2, [sp, #0]
 80154ba:	331c      	adds	r3, #28
 80154bc:	441a      	add	r2, r3
 80154be:	9200      	str	r2, [sp, #0]
 80154c0:	9a06      	ldr	r2, [sp, #24]
 80154c2:	441a      	add	r2, r3
 80154c4:	441e      	add	r6, r3
 80154c6:	9206      	str	r2, [sp, #24]
 80154c8:	e78a      	b.n	80153e0 <_dtoa_r+0x828>
 80154ca:	4603      	mov	r3, r0
 80154cc:	e7f4      	b.n	80154b8 <_dtoa_r+0x900>
 80154ce:	9b03      	ldr	r3, [sp, #12]
 80154d0:	2b00      	cmp	r3, #0
 80154d2:	46b8      	mov	r8, r7
 80154d4:	dc20      	bgt.n	8015518 <_dtoa_r+0x960>
 80154d6:	469b      	mov	fp, r3
 80154d8:	9b07      	ldr	r3, [sp, #28]
 80154da:	2b02      	cmp	r3, #2
 80154dc:	dd1e      	ble.n	801551c <_dtoa_r+0x964>
 80154de:	f1bb 0f00 	cmp.w	fp, #0
 80154e2:	f47f adb1 	bne.w	8015048 <_dtoa_r+0x490>
 80154e6:	4621      	mov	r1, r4
 80154e8:	465b      	mov	r3, fp
 80154ea:	2205      	movs	r2, #5
 80154ec:	4648      	mov	r0, r9
 80154ee:	f000 f9df 	bl	80158b0 <__multadd>
 80154f2:	4601      	mov	r1, r0
 80154f4:	4604      	mov	r4, r0
 80154f6:	9802      	ldr	r0, [sp, #8]
 80154f8:	f000 fc34 	bl	8015d64 <__mcmp>
 80154fc:	2800      	cmp	r0, #0
 80154fe:	f77f ada3 	ble.w	8015048 <_dtoa_r+0x490>
 8015502:	4656      	mov	r6, sl
 8015504:	2331      	movs	r3, #49	@ 0x31
 8015506:	f806 3b01 	strb.w	r3, [r6], #1
 801550a:	f108 0801 	add.w	r8, r8, #1
 801550e:	e59f      	b.n	8015050 <_dtoa_r+0x498>
 8015510:	9c03      	ldr	r4, [sp, #12]
 8015512:	46b8      	mov	r8, r7
 8015514:	4625      	mov	r5, r4
 8015516:	e7f4      	b.n	8015502 <_dtoa_r+0x94a>
 8015518:	f8dd b00c 	ldr.w	fp, [sp, #12]
 801551c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801551e:	2b00      	cmp	r3, #0
 8015520:	f000 8101 	beq.w	8015726 <_dtoa_r+0xb6e>
 8015524:	2e00      	cmp	r6, #0
 8015526:	dd05      	ble.n	8015534 <_dtoa_r+0x97c>
 8015528:	4629      	mov	r1, r5
 801552a:	4632      	mov	r2, r6
 801552c:	4648      	mov	r0, r9
 801552e:	f000 fbad 	bl	8015c8c <__lshift>
 8015532:	4605      	mov	r5, r0
 8015534:	9b08      	ldr	r3, [sp, #32]
 8015536:	2b00      	cmp	r3, #0
 8015538:	d05c      	beq.n	80155f4 <_dtoa_r+0xa3c>
 801553a:	6869      	ldr	r1, [r5, #4]
 801553c:	4648      	mov	r0, r9
 801553e:	f000 f955 	bl	80157ec <_Balloc>
 8015542:	4606      	mov	r6, r0
 8015544:	b928      	cbnz	r0, 8015552 <_dtoa_r+0x99a>
 8015546:	4b82      	ldr	r3, [pc, #520]	@ (8015750 <_dtoa_r+0xb98>)
 8015548:	4602      	mov	r2, r0
 801554a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 801554e:	f7ff bb4a 	b.w	8014be6 <_dtoa_r+0x2e>
 8015552:	692a      	ldr	r2, [r5, #16]
 8015554:	3202      	adds	r2, #2
 8015556:	0092      	lsls	r2, r2, #2
 8015558:	f105 010c 	add.w	r1, r5, #12
 801555c:	300c      	adds	r0, #12
 801555e:	f002 f86b 	bl	8017638 <memcpy>
 8015562:	2201      	movs	r2, #1
 8015564:	4631      	mov	r1, r6
 8015566:	4648      	mov	r0, r9
 8015568:	f000 fb90 	bl	8015c8c <__lshift>
 801556c:	f10a 0301 	add.w	r3, sl, #1
 8015570:	9300      	str	r3, [sp, #0]
 8015572:	eb0a 030b 	add.w	r3, sl, fp
 8015576:	9308      	str	r3, [sp, #32]
 8015578:	9b04      	ldr	r3, [sp, #16]
 801557a:	f003 0301 	and.w	r3, r3, #1
 801557e:	462f      	mov	r7, r5
 8015580:	9306      	str	r3, [sp, #24]
 8015582:	4605      	mov	r5, r0
 8015584:	9b00      	ldr	r3, [sp, #0]
 8015586:	9802      	ldr	r0, [sp, #8]
 8015588:	4621      	mov	r1, r4
 801558a:	f103 3bff 	add.w	fp, r3, #4294967295
 801558e:	f7ff fa8b 	bl	8014aa8 <quorem>
 8015592:	4603      	mov	r3, r0
 8015594:	3330      	adds	r3, #48	@ 0x30
 8015596:	9003      	str	r0, [sp, #12]
 8015598:	4639      	mov	r1, r7
 801559a:	9802      	ldr	r0, [sp, #8]
 801559c:	9309      	str	r3, [sp, #36]	@ 0x24
 801559e:	f000 fbe1 	bl	8015d64 <__mcmp>
 80155a2:	462a      	mov	r2, r5
 80155a4:	9004      	str	r0, [sp, #16]
 80155a6:	4621      	mov	r1, r4
 80155a8:	4648      	mov	r0, r9
 80155aa:	f000 fbf7 	bl	8015d9c <__mdiff>
 80155ae:	68c2      	ldr	r2, [r0, #12]
 80155b0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80155b2:	4606      	mov	r6, r0
 80155b4:	bb02      	cbnz	r2, 80155f8 <_dtoa_r+0xa40>
 80155b6:	4601      	mov	r1, r0
 80155b8:	9802      	ldr	r0, [sp, #8]
 80155ba:	f000 fbd3 	bl	8015d64 <__mcmp>
 80155be:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80155c0:	4602      	mov	r2, r0
 80155c2:	4631      	mov	r1, r6
 80155c4:	4648      	mov	r0, r9
 80155c6:	920c      	str	r2, [sp, #48]	@ 0x30
 80155c8:	9309      	str	r3, [sp, #36]	@ 0x24
 80155ca:	f000 f94f 	bl	801586c <_Bfree>
 80155ce:	9b07      	ldr	r3, [sp, #28]
 80155d0:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80155d2:	9e00      	ldr	r6, [sp, #0]
 80155d4:	ea42 0103 	orr.w	r1, r2, r3
 80155d8:	9b06      	ldr	r3, [sp, #24]
 80155da:	4319      	orrs	r1, r3
 80155dc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80155de:	d10d      	bne.n	80155fc <_dtoa_r+0xa44>
 80155e0:	2b39      	cmp	r3, #57	@ 0x39
 80155e2:	d027      	beq.n	8015634 <_dtoa_r+0xa7c>
 80155e4:	9a04      	ldr	r2, [sp, #16]
 80155e6:	2a00      	cmp	r2, #0
 80155e8:	dd01      	ble.n	80155ee <_dtoa_r+0xa36>
 80155ea:	9b03      	ldr	r3, [sp, #12]
 80155ec:	3331      	adds	r3, #49	@ 0x31
 80155ee:	f88b 3000 	strb.w	r3, [fp]
 80155f2:	e52e      	b.n	8015052 <_dtoa_r+0x49a>
 80155f4:	4628      	mov	r0, r5
 80155f6:	e7b9      	b.n	801556c <_dtoa_r+0x9b4>
 80155f8:	2201      	movs	r2, #1
 80155fa:	e7e2      	b.n	80155c2 <_dtoa_r+0xa0a>
 80155fc:	9904      	ldr	r1, [sp, #16]
 80155fe:	2900      	cmp	r1, #0
 8015600:	db04      	blt.n	801560c <_dtoa_r+0xa54>
 8015602:	9807      	ldr	r0, [sp, #28]
 8015604:	4301      	orrs	r1, r0
 8015606:	9806      	ldr	r0, [sp, #24]
 8015608:	4301      	orrs	r1, r0
 801560a:	d120      	bne.n	801564e <_dtoa_r+0xa96>
 801560c:	2a00      	cmp	r2, #0
 801560e:	ddee      	ble.n	80155ee <_dtoa_r+0xa36>
 8015610:	9902      	ldr	r1, [sp, #8]
 8015612:	9300      	str	r3, [sp, #0]
 8015614:	2201      	movs	r2, #1
 8015616:	4648      	mov	r0, r9
 8015618:	f000 fb38 	bl	8015c8c <__lshift>
 801561c:	4621      	mov	r1, r4
 801561e:	9002      	str	r0, [sp, #8]
 8015620:	f000 fba0 	bl	8015d64 <__mcmp>
 8015624:	2800      	cmp	r0, #0
 8015626:	9b00      	ldr	r3, [sp, #0]
 8015628:	dc02      	bgt.n	8015630 <_dtoa_r+0xa78>
 801562a:	d1e0      	bne.n	80155ee <_dtoa_r+0xa36>
 801562c:	07da      	lsls	r2, r3, #31
 801562e:	d5de      	bpl.n	80155ee <_dtoa_r+0xa36>
 8015630:	2b39      	cmp	r3, #57	@ 0x39
 8015632:	d1da      	bne.n	80155ea <_dtoa_r+0xa32>
 8015634:	2339      	movs	r3, #57	@ 0x39
 8015636:	f88b 3000 	strb.w	r3, [fp]
 801563a:	4633      	mov	r3, r6
 801563c:	461e      	mov	r6, r3
 801563e:	3b01      	subs	r3, #1
 8015640:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8015644:	2a39      	cmp	r2, #57	@ 0x39
 8015646:	d04e      	beq.n	80156e6 <_dtoa_r+0xb2e>
 8015648:	3201      	adds	r2, #1
 801564a:	701a      	strb	r2, [r3, #0]
 801564c:	e501      	b.n	8015052 <_dtoa_r+0x49a>
 801564e:	2a00      	cmp	r2, #0
 8015650:	dd03      	ble.n	801565a <_dtoa_r+0xaa2>
 8015652:	2b39      	cmp	r3, #57	@ 0x39
 8015654:	d0ee      	beq.n	8015634 <_dtoa_r+0xa7c>
 8015656:	3301      	adds	r3, #1
 8015658:	e7c9      	b.n	80155ee <_dtoa_r+0xa36>
 801565a:	9a00      	ldr	r2, [sp, #0]
 801565c:	9908      	ldr	r1, [sp, #32]
 801565e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8015662:	428a      	cmp	r2, r1
 8015664:	d028      	beq.n	80156b8 <_dtoa_r+0xb00>
 8015666:	9902      	ldr	r1, [sp, #8]
 8015668:	2300      	movs	r3, #0
 801566a:	220a      	movs	r2, #10
 801566c:	4648      	mov	r0, r9
 801566e:	f000 f91f 	bl	80158b0 <__multadd>
 8015672:	42af      	cmp	r7, r5
 8015674:	9002      	str	r0, [sp, #8]
 8015676:	f04f 0300 	mov.w	r3, #0
 801567a:	f04f 020a 	mov.w	r2, #10
 801567e:	4639      	mov	r1, r7
 8015680:	4648      	mov	r0, r9
 8015682:	d107      	bne.n	8015694 <_dtoa_r+0xadc>
 8015684:	f000 f914 	bl	80158b0 <__multadd>
 8015688:	4607      	mov	r7, r0
 801568a:	4605      	mov	r5, r0
 801568c:	9b00      	ldr	r3, [sp, #0]
 801568e:	3301      	adds	r3, #1
 8015690:	9300      	str	r3, [sp, #0]
 8015692:	e777      	b.n	8015584 <_dtoa_r+0x9cc>
 8015694:	f000 f90c 	bl	80158b0 <__multadd>
 8015698:	4629      	mov	r1, r5
 801569a:	4607      	mov	r7, r0
 801569c:	2300      	movs	r3, #0
 801569e:	220a      	movs	r2, #10
 80156a0:	4648      	mov	r0, r9
 80156a2:	f000 f905 	bl	80158b0 <__multadd>
 80156a6:	4605      	mov	r5, r0
 80156a8:	e7f0      	b.n	801568c <_dtoa_r+0xad4>
 80156aa:	f1bb 0f00 	cmp.w	fp, #0
 80156ae:	bfcc      	ite	gt
 80156b0:	465e      	movgt	r6, fp
 80156b2:	2601      	movle	r6, #1
 80156b4:	4456      	add	r6, sl
 80156b6:	2700      	movs	r7, #0
 80156b8:	9902      	ldr	r1, [sp, #8]
 80156ba:	9300      	str	r3, [sp, #0]
 80156bc:	2201      	movs	r2, #1
 80156be:	4648      	mov	r0, r9
 80156c0:	f000 fae4 	bl	8015c8c <__lshift>
 80156c4:	4621      	mov	r1, r4
 80156c6:	9002      	str	r0, [sp, #8]
 80156c8:	f000 fb4c 	bl	8015d64 <__mcmp>
 80156cc:	2800      	cmp	r0, #0
 80156ce:	dcb4      	bgt.n	801563a <_dtoa_r+0xa82>
 80156d0:	d102      	bne.n	80156d8 <_dtoa_r+0xb20>
 80156d2:	9b00      	ldr	r3, [sp, #0]
 80156d4:	07db      	lsls	r3, r3, #31
 80156d6:	d4b0      	bmi.n	801563a <_dtoa_r+0xa82>
 80156d8:	4633      	mov	r3, r6
 80156da:	461e      	mov	r6, r3
 80156dc:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80156e0:	2a30      	cmp	r2, #48	@ 0x30
 80156e2:	d0fa      	beq.n	80156da <_dtoa_r+0xb22>
 80156e4:	e4b5      	b.n	8015052 <_dtoa_r+0x49a>
 80156e6:	459a      	cmp	sl, r3
 80156e8:	d1a8      	bne.n	801563c <_dtoa_r+0xa84>
 80156ea:	2331      	movs	r3, #49	@ 0x31
 80156ec:	f108 0801 	add.w	r8, r8, #1
 80156f0:	f88a 3000 	strb.w	r3, [sl]
 80156f4:	e4ad      	b.n	8015052 <_dtoa_r+0x49a>
 80156f6:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80156f8:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8015754 <_dtoa_r+0xb9c>
 80156fc:	b11b      	cbz	r3, 8015706 <_dtoa_r+0xb4e>
 80156fe:	f10a 0308 	add.w	r3, sl, #8
 8015702:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8015704:	6013      	str	r3, [r2, #0]
 8015706:	4650      	mov	r0, sl
 8015708:	b017      	add	sp, #92	@ 0x5c
 801570a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801570e:	9b07      	ldr	r3, [sp, #28]
 8015710:	2b01      	cmp	r3, #1
 8015712:	f77f ae2e 	ble.w	8015372 <_dtoa_r+0x7ba>
 8015716:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8015718:	9308      	str	r3, [sp, #32]
 801571a:	2001      	movs	r0, #1
 801571c:	e64d      	b.n	80153ba <_dtoa_r+0x802>
 801571e:	f1bb 0f00 	cmp.w	fp, #0
 8015722:	f77f aed9 	ble.w	80154d8 <_dtoa_r+0x920>
 8015726:	4656      	mov	r6, sl
 8015728:	9802      	ldr	r0, [sp, #8]
 801572a:	4621      	mov	r1, r4
 801572c:	f7ff f9bc 	bl	8014aa8 <quorem>
 8015730:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8015734:	f806 3b01 	strb.w	r3, [r6], #1
 8015738:	eba6 020a 	sub.w	r2, r6, sl
 801573c:	4593      	cmp	fp, r2
 801573e:	ddb4      	ble.n	80156aa <_dtoa_r+0xaf2>
 8015740:	9902      	ldr	r1, [sp, #8]
 8015742:	2300      	movs	r3, #0
 8015744:	220a      	movs	r2, #10
 8015746:	4648      	mov	r0, r9
 8015748:	f000 f8b2 	bl	80158b0 <__multadd>
 801574c:	9002      	str	r0, [sp, #8]
 801574e:	e7eb      	b.n	8015728 <_dtoa_r+0xb70>
 8015750:	0801a145 	.word	0x0801a145
 8015754:	0801a0c9 	.word	0x0801a0c9

08015758 <_free_r>:
 8015758:	b538      	push	{r3, r4, r5, lr}
 801575a:	4605      	mov	r5, r0
 801575c:	2900      	cmp	r1, #0
 801575e:	d041      	beq.n	80157e4 <_free_r+0x8c>
 8015760:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8015764:	1f0c      	subs	r4, r1, #4
 8015766:	2b00      	cmp	r3, #0
 8015768:	bfb8      	it	lt
 801576a:	18e4      	addlt	r4, r4, r3
 801576c:	f7fe f834 	bl	80137d8 <__malloc_lock>
 8015770:	4a1d      	ldr	r2, [pc, #116]	@ (80157e8 <_free_r+0x90>)
 8015772:	6813      	ldr	r3, [r2, #0]
 8015774:	b933      	cbnz	r3, 8015784 <_free_r+0x2c>
 8015776:	6063      	str	r3, [r4, #4]
 8015778:	6014      	str	r4, [r2, #0]
 801577a:	4628      	mov	r0, r5
 801577c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8015780:	f7fe b830 	b.w	80137e4 <__malloc_unlock>
 8015784:	42a3      	cmp	r3, r4
 8015786:	d908      	bls.n	801579a <_free_r+0x42>
 8015788:	6820      	ldr	r0, [r4, #0]
 801578a:	1821      	adds	r1, r4, r0
 801578c:	428b      	cmp	r3, r1
 801578e:	bf01      	itttt	eq
 8015790:	6819      	ldreq	r1, [r3, #0]
 8015792:	685b      	ldreq	r3, [r3, #4]
 8015794:	1809      	addeq	r1, r1, r0
 8015796:	6021      	streq	r1, [r4, #0]
 8015798:	e7ed      	b.n	8015776 <_free_r+0x1e>
 801579a:	461a      	mov	r2, r3
 801579c:	685b      	ldr	r3, [r3, #4]
 801579e:	b10b      	cbz	r3, 80157a4 <_free_r+0x4c>
 80157a0:	42a3      	cmp	r3, r4
 80157a2:	d9fa      	bls.n	801579a <_free_r+0x42>
 80157a4:	6811      	ldr	r1, [r2, #0]
 80157a6:	1850      	adds	r0, r2, r1
 80157a8:	42a0      	cmp	r0, r4
 80157aa:	d10b      	bne.n	80157c4 <_free_r+0x6c>
 80157ac:	6820      	ldr	r0, [r4, #0]
 80157ae:	4401      	add	r1, r0
 80157b0:	1850      	adds	r0, r2, r1
 80157b2:	4283      	cmp	r3, r0
 80157b4:	6011      	str	r1, [r2, #0]
 80157b6:	d1e0      	bne.n	801577a <_free_r+0x22>
 80157b8:	6818      	ldr	r0, [r3, #0]
 80157ba:	685b      	ldr	r3, [r3, #4]
 80157bc:	6053      	str	r3, [r2, #4]
 80157be:	4408      	add	r0, r1
 80157c0:	6010      	str	r0, [r2, #0]
 80157c2:	e7da      	b.n	801577a <_free_r+0x22>
 80157c4:	d902      	bls.n	80157cc <_free_r+0x74>
 80157c6:	230c      	movs	r3, #12
 80157c8:	602b      	str	r3, [r5, #0]
 80157ca:	e7d6      	b.n	801577a <_free_r+0x22>
 80157cc:	6820      	ldr	r0, [r4, #0]
 80157ce:	1821      	adds	r1, r4, r0
 80157d0:	428b      	cmp	r3, r1
 80157d2:	bf04      	itt	eq
 80157d4:	6819      	ldreq	r1, [r3, #0]
 80157d6:	685b      	ldreq	r3, [r3, #4]
 80157d8:	6063      	str	r3, [r4, #4]
 80157da:	bf04      	itt	eq
 80157dc:	1809      	addeq	r1, r1, r0
 80157de:	6021      	streq	r1, [r4, #0]
 80157e0:	6054      	str	r4, [r2, #4]
 80157e2:	e7ca      	b.n	801577a <_free_r+0x22>
 80157e4:	bd38      	pop	{r3, r4, r5, pc}
 80157e6:	bf00      	nop
 80157e8:	20004b60 	.word	0x20004b60

080157ec <_Balloc>:
 80157ec:	b570      	push	{r4, r5, r6, lr}
 80157ee:	69c6      	ldr	r6, [r0, #28]
 80157f0:	4604      	mov	r4, r0
 80157f2:	460d      	mov	r5, r1
 80157f4:	b976      	cbnz	r6, 8015814 <_Balloc+0x28>
 80157f6:	2010      	movs	r0, #16
 80157f8:	f7fd ff3c 	bl	8013674 <malloc>
 80157fc:	4602      	mov	r2, r0
 80157fe:	61e0      	str	r0, [r4, #28]
 8015800:	b920      	cbnz	r0, 801580c <_Balloc+0x20>
 8015802:	4b18      	ldr	r3, [pc, #96]	@ (8015864 <_Balloc+0x78>)
 8015804:	4818      	ldr	r0, [pc, #96]	@ (8015868 <_Balloc+0x7c>)
 8015806:	216b      	movs	r1, #107	@ 0x6b
 8015808:	f001 ff2e 	bl	8017668 <__assert_func>
 801580c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8015810:	6006      	str	r6, [r0, #0]
 8015812:	60c6      	str	r6, [r0, #12]
 8015814:	69e6      	ldr	r6, [r4, #28]
 8015816:	68f3      	ldr	r3, [r6, #12]
 8015818:	b183      	cbz	r3, 801583c <_Balloc+0x50>
 801581a:	69e3      	ldr	r3, [r4, #28]
 801581c:	68db      	ldr	r3, [r3, #12]
 801581e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8015822:	b9b8      	cbnz	r0, 8015854 <_Balloc+0x68>
 8015824:	2101      	movs	r1, #1
 8015826:	fa01 f605 	lsl.w	r6, r1, r5
 801582a:	1d72      	adds	r2, r6, #5
 801582c:	0092      	lsls	r2, r2, #2
 801582e:	4620      	mov	r0, r4
 8015830:	f001 ff38 	bl	80176a4 <_calloc_r>
 8015834:	b160      	cbz	r0, 8015850 <_Balloc+0x64>
 8015836:	e9c0 5601 	strd	r5, r6, [r0, #4]
 801583a:	e00e      	b.n	801585a <_Balloc+0x6e>
 801583c:	2221      	movs	r2, #33	@ 0x21
 801583e:	2104      	movs	r1, #4
 8015840:	4620      	mov	r0, r4
 8015842:	f001 ff2f 	bl	80176a4 <_calloc_r>
 8015846:	69e3      	ldr	r3, [r4, #28]
 8015848:	60f0      	str	r0, [r6, #12]
 801584a:	68db      	ldr	r3, [r3, #12]
 801584c:	2b00      	cmp	r3, #0
 801584e:	d1e4      	bne.n	801581a <_Balloc+0x2e>
 8015850:	2000      	movs	r0, #0
 8015852:	bd70      	pop	{r4, r5, r6, pc}
 8015854:	6802      	ldr	r2, [r0, #0]
 8015856:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 801585a:	2300      	movs	r3, #0
 801585c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8015860:	e7f7      	b.n	8015852 <_Balloc+0x66>
 8015862:	bf00      	nop
 8015864:	0801a0d6 	.word	0x0801a0d6
 8015868:	0801a156 	.word	0x0801a156

0801586c <_Bfree>:
 801586c:	b570      	push	{r4, r5, r6, lr}
 801586e:	69c6      	ldr	r6, [r0, #28]
 8015870:	4605      	mov	r5, r0
 8015872:	460c      	mov	r4, r1
 8015874:	b976      	cbnz	r6, 8015894 <_Bfree+0x28>
 8015876:	2010      	movs	r0, #16
 8015878:	f7fd fefc 	bl	8013674 <malloc>
 801587c:	4602      	mov	r2, r0
 801587e:	61e8      	str	r0, [r5, #28]
 8015880:	b920      	cbnz	r0, 801588c <_Bfree+0x20>
 8015882:	4b09      	ldr	r3, [pc, #36]	@ (80158a8 <_Bfree+0x3c>)
 8015884:	4809      	ldr	r0, [pc, #36]	@ (80158ac <_Bfree+0x40>)
 8015886:	218f      	movs	r1, #143	@ 0x8f
 8015888:	f001 feee 	bl	8017668 <__assert_func>
 801588c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8015890:	6006      	str	r6, [r0, #0]
 8015892:	60c6      	str	r6, [r0, #12]
 8015894:	b13c      	cbz	r4, 80158a6 <_Bfree+0x3a>
 8015896:	69eb      	ldr	r3, [r5, #28]
 8015898:	6862      	ldr	r2, [r4, #4]
 801589a:	68db      	ldr	r3, [r3, #12]
 801589c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80158a0:	6021      	str	r1, [r4, #0]
 80158a2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80158a6:	bd70      	pop	{r4, r5, r6, pc}
 80158a8:	0801a0d6 	.word	0x0801a0d6
 80158ac:	0801a156 	.word	0x0801a156

080158b0 <__multadd>:
 80158b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80158b4:	690d      	ldr	r5, [r1, #16]
 80158b6:	4607      	mov	r7, r0
 80158b8:	460c      	mov	r4, r1
 80158ba:	461e      	mov	r6, r3
 80158bc:	f101 0c14 	add.w	ip, r1, #20
 80158c0:	2000      	movs	r0, #0
 80158c2:	f8dc 3000 	ldr.w	r3, [ip]
 80158c6:	b299      	uxth	r1, r3
 80158c8:	fb02 6101 	mla	r1, r2, r1, r6
 80158cc:	0c1e      	lsrs	r6, r3, #16
 80158ce:	0c0b      	lsrs	r3, r1, #16
 80158d0:	fb02 3306 	mla	r3, r2, r6, r3
 80158d4:	b289      	uxth	r1, r1
 80158d6:	3001      	adds	r0, #1
 80158d8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80158dc:	4285      	cmp	r5, r0
 80158de:	f84c 1b04 	str.w	r1, [ip], #4
 80158e2:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80158e6:	dcec      	bgt.n	80158c2 <__multadd+0x12>
 80158e8:	b30e      	cbz	r6, 801592e <__multadd+0x7e>
 80158ea:	68a3      	ldr	r3, [r4, #8]
 80158ec:	42ab      	cmp	r3, r5
 80158ee:	dc19      	bgt.n	8015924 <__multadd+0x74>
 80158f0:	6861      	ldr	r1, [r4, #4]
 80158f2:	4638      	mov	r0, r7
 80158f4:	3101      	adds	r1, #1
 80158f6:	f7ff ff79 	bl	80157ec <_Balloc>
 80158fa:	4680      	mov	r8, r0
 80158fc:	b928      	cbnz	r0, 801590a <__multadd+0x5a>
 80158fe:	4602      	mov	r2, r0
 8015900:	4b0c      	ldr	r3, [pc, #48]	@ (8015934 <__multadd+0x84>)
 8015902:	480d      	ldr	r0, [pc, #52]	@ (8015938 <__multadd+0x88>)
 8015904:	21ba      	movs	r1, #186	@ 0xba
 8015906:	f001 feaf 	bl	8017668 <__assert_func>
 801590a:	6922      	ldr	r2, [r4, #16]
 801590c:	3202      	adds	r2, #2
 801590e:	f104 010c 	add.w	r1, r4, #12
 8015912:	0092      	lsls	r2, r2, #2
 8015914:	300c      	adds	r0, #12
 8015916:	f001 fe8f 	bl	8017638 <memcpy>
 801591a:	4621      	mov	r1, r4
 801591c:	4638      	mov	r0, r7
 801591e:	f7ff ffa5 	bl	801586c <_Bfree>
 8015922:	4644      	mov	r4, r8
 8015924:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8015928:	3501      	adds	r5, #1
 801592a:	615e      	str	r6, [r3, #20]
 801592c:	6125      	str	r5, [r4, #16]
 801592e:	4620      	mov	r0, r4
 8015930:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015934:	0801a145 	.word	0x0801a145
 8015938:	0801a156 	.word	0x0801a156

0801593c <__s2b>:
 801593c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8015940:	460c      	mov	r4, r1
 8015942:	4615      	mov	r5, r2
 8015944:	461f      	mov	r7, r3
 8015946:	2209      	movs	r2, #9
 8015948:	3308      	adds	r3, #8
 801594a:	4606      	mov	r6, r0
 801594c:	fb93 f3f2 	sdiv	r3, r3, r2
 8015950:	2100      	movs	r1, #0
 8015952:	2201      	movs	r2, #1
 8015954:	429a      	cmp	r2, r3
 8015956:	db09      	blt.n	801596c <__s2b+0x30>
 8015958:	4630      	mov	r0, r6
 801595a:	f7ff ff47 	bl	80157ec <_Balloc>
 801595e:	b940      	cbnz	r0, 8015972 <__s2b+0x36>
 8015960:	4602      	mov	r2, r0
 8015962:	4b19      	ldr	r3, [pc, #100]	@ (80159c8 <__s2b+0x8c>)
 8015964:	4819      	ldr	r0, [pc, #100]	@ (80159cc <__s2b+0x90>)
 8015966:	21d3      	movs	r1, #211	@ 0xd3
 8015968:	f001 fe7e 	bl	8017668 <__assert_func>
 801596c:	0052      	lsls	r2, r2, #1
 801596e:	3101      	adds	r1, #1
 8015970:	e7f0      	b.n	8015954 <__s2b+0x18>
 8015972:	9b08      	ldr	r3, [sp, #32]
 8015974:	6143      	str	r3, [r0, #20]
 8015976:	2d09      	cmp	r5, #9
 8015978:	f04f 0301 	mov.w	r3, #1
 801597c:	6103      	str	r3, [r0, #16]
 801597e:	dd16      	ble.n	80159ae <__s2b+0x72>
 8015980:	f104 0909 	add.w	r9, r4, #9
 8015984:	46c8      	mov	r8, r9
 8015986:	442c      	add	r4, r5
 8015988:	f818 3b01 	ldrb.w	r3, [r8], #1
 801598c:	4601      	mov	r1, r0
 801598e:	3b30      	subs	r3, #48	@ 0x30
 8015990:	220a      	movs	r2, #10
 8015992:	4630      	mov	r0, r6
 8015994:	f7ff ff8c 	bl	80158b0 <__multadd>
 8015998:	45a0      	cmp	r8, r4
 801599a:	d1f5      	bne.n	8015988 <__s2b+0x4c>
 801599c:	f1a5 0408 	sub.w	r4, r5, #8
 80159a0:	444c      	add	r4, r9
 80159a2:	1b2d      	subs	r5, r5, r4
 80159a4:	1963      	adds	r3, r4, r5
 80159a6:	42bb      	cmp	r3, r7
 80159a8:	db04      	blt.n	80159b4 <__s2b+0x78>
 80159aa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80159ae:	340a      	adds	r4, #10
 80159b0:	2509      	movs	r5, #9
 80159b2:	e7f6      	b.n	80159a2 <__s2b+0x66>
 80159b4:	f814 3b01 	ldrb.w	r3, [r4], #1
 80159b8:	4601      	mov	r1, r0
 80159ba:	3b30      	subs	r3, #48	@ 0x30
 80159bc:	220a      	movs	r2, #10
 80159be:	4630      	mov	r0, r6
 80159c0:	f7ff ff76 	bl	80158b0 <__multadd>
 80159c4:	e7ee      	b.n	80159a4 <__s2b+0x68>
 80159c6:	bf00      	nop
 80159c8:	0801a145 	.word	0x0801a145
 80159cc:	0801a156 	.word	0x0801a156

080159d0 <__hi0bits>:
 80159d0:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80159d4:	4603      	mov	r3, r0
 80159d6:	bf36      	itet	cc
 80159d8:	0403      	lslcc	r3, r0, #16
 80159da:	2000      	movcs	r0, #0
 80159dc:	2010      	movcc	r0, #16
 80159de:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80159e2:	bf3c      	itt	cc
 80159e4:	021b      	lslcc	r3, r3, #8
 80159e6:	3008      	addcc	r0, #8
 80159e8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80159ec:	bf3c      	itt	cc
 80159ee:	011b      	lslcc	r3, r3, #4
 80159f0:	3004      	addcc	r0, #4
 80159f2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80159f6:	bf3c      	itt	cc
 80159f8:	009b      	lslcc	r3, r3, #2
 80159fa:	3002      	addcc	r0, #2
 80159fc:	2b00      	cmp	r3, #0
 80159fe:	db05      	blt.n	8015a0c <__hi0bits+0x3c>
 8015a00:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8015a04:	f100 0001 	add.w	r0, r0, #1
 8015a08:	bf08      	it	eq
 8015a0a:	2020      	moveq	r0, #32
 8015a0c:	4770      	bx	lr

08015a0e <__lo0bits>:
 8015a0e:	6803      	ldr	r3, [r0, #0]
 8015a10:	4602      	mov	r2, r0
 8015a12:	f013 0007 	ands.w	r0, r3, #7
 8015a16:	d00b      	beq.n	8015a30 <__lo0bits+0x22>
 8015a18:	07d9      	lsls	r1, r3, #31
 8015a1a:	d421      	bmi.n	8015a60 <__lo0bits+0x52>
 8015a1c:	0798      	lsls	r0, r3, #30
 8015a1e:	bf49      	itett	mi
 8015a20:	085b      	lsrmi	r3, r3, #1
 8015a22:	089b      	lsrpl	r3, r3, #2
 8015a24:	2001      	movmi	r0, #1
 8015a26:	6013      	strmi	r3, [r2, #0]
 8015a28:	bf5c      	itt	pl
 8015a2a:	6013      	strpl	r3, [r2, #0]
 8015a2c:	2002      	movpl	r0, #2
 8015a2e:	4770      	bx	lr
 8015a30:	b299      	uxth	r1, r3
 8015a32:	b909      	cbnz	r1, 8015a38 <__lo0bits+0x2a>
 8015a34:	0c1b      	lsrs	r3, r3, #16
 8015a36:	2010      	movs	r0, #16
 8015a38:	b2d9      	uxtb	r1, r3
 8015a3a:	b909      	cbnz	r1, 8015a40 <__lo0bits+0x32>
 8015a3c:	3008      	adds	r0, #8
 8015a3e:	0a1b      	lsrs	r3, r3, #8
 8015a40:	0719      	lsls	r1, r3, #28
 8015a42:	bf04      	itt	eq
 8015a44:	091b      	lsreq	r3, r3, #4
 8015a46:	3004      	addeq	r0, #4
 8015a48:	0799      	lsls	r1, r3, #30
 8015a4a:	bf04      	itt	eq
 8015a4c:	089b      	lsreq	r3, r3, #2
 8015a4e:	3002      	addeq	r0, #2
 8015a50:	07d9      	lsls	r1, r3, #31
 8015a52:	d403      	bmi.n	8015a5c <__lo0bits+0x4e>
 8015a54:	085b      	lsrs	r3, r3, #1
 8015a56:	f100 0001 	add.w	r0, r0, #1
 8015a5a:	d003      	beq.n	8015a64 <__lo0bits+0x56>
 8015a5c:	6013      	str	r3, [r2, #0]
 8015a5e:	4770      	bx	lr
 8015a60:	2000      	movs	r0, #0
 8015a62:	4770      	bx	lr
 8015a64:	2020      	movs	r0, #32
 8015a66:	4770      	bx	lr

08015a68 <__i2b>:
 8015a68:	b510      	push	{r4, lr}
 8015a6a:	460c      	mov	r4, r1
 8015a6c:	2101      	movs	r1, #1
 8015a6e:	f7ff febd 	bl	80157ec <_Balloc>
 8015a72:	4602      	mov	r2, r0
 8015a74:	b928      	cbnz	r0, 8015a82 <__i2b+0x1a>
 8015a76:	4b05      	ldr	r3, [pc, #20]	@ (8015a8c <__i2b+0x24>)
 8015a78:	4805      	ldr	r0, [pc, #20]	@ (8015a90 <__i2b+0x28>)
 8015a7a:	f240 1145 	movw	r1, #325	@ 0x145
 8015a7e:	f001 fdf3 	bl	8017668 <__assert_func>
 8015a82:	2301      	movs	r3, #1
 8015a84:	6144      	str	r4, [r0, #20]
 8015a86:	6103      	str	r3, [r0, #16]
 8015a88:	bd10      	pop	{r4, pc}
 8015a8a:	bf00      	nop
 8015a8c:	0801a145 	.word	0x0801a145
 8015a90:	0801a156 	.word	0x0801a156

08015a94 <__multiply>:
 8015a94:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015a98:	4617      	mov	r7, r2
 8015a9a:	690a      	ldr	r2, [r1, #16]
 8015a9c:	693b      	ldr	r3, [r7, #16]
 8015a9e:	429a      	cmp	r2, r3
 8015aa0:	bfa8      	it	ge
 8015aa2:	463b      	movge	r3, r7
 8015aa4:	4689      	mov	r9, r1
 8015aa6:	bfa4      	itt	ge
 8015aa8:	460f      	movge	r7, r1
 8015aaa:	4699      	movge	r9, r3
 8015aac:	693d      	ldr	r5, [r7, #16]
 8015aae:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8015ab2:	68bb      	ldr	r3, [r7, #8]
 8015ab4:	6879      	ldr	r1, [r7, #4]
 8015ab6:	eb05 060a 	add.w	r6, r5, sl
 8015aba:	42b3      	cmp	r3, r6
 8015abc:	b085      	sub	sp, #20
 8015abe:	bfb8      	it	lt
 8015ac0:	3101      	addlt	r1, #1
 8015ac2:	f7ff fe93 	bl	80157ec <_Balloc>
 8015ac6:	b930      	cbnz	r0, 8015ad6 <__multiply+0x42>
 8015ac8:	4602      	mov	r2, r0
 8015aca:	4b41      	ldr	r3, [pc, #260]	@ (8015bd0 <__multiply+0x13c>)
 8015acc:	4841      	ldr	r0, [pc, #260]	@ (8015bd4 <__multiply+0x140>)
 8015ace:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8015ad2:	f001 fdc9 	bl	8017668 <__assert_func>
 8015ad6:	f100 0414 	add.w	r4, r0, #20
 8015ada:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8015ade:	4623      	mov	r3, r4
 8015ae0:	2200      	movs	r2, #0
 8015ae2:	4573      	cmp	r3, lr
 8015ae4:	d320      	bcc.n	8015b28 <__multiply+0x94>
 8015ae6:	f107 0814 	add.w	r8, r7, #20
 8015aea:	f109 0114 	add.w	r1, r9, #20
 8015aee:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8015af2:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8015af6:	9302      	str	r3, [sp, #8]
 8015af8:	1beb      	subs	r3, r5, r7
 8015afa:	3b15      	subs	r3, #21
 8015afc:	f023 0303 	bic.w	r3, r3, #3
 8015b00:	3304      	adds	r3, #4
 8015b02:	3715      	adds	r7, #21
 8015b04:	42bd      	cmp	r5, r7
 8015b06:	bf38      	it	cc
 8015b08:	2304      	movcc	r3, #4
 8015b0a:	9301      	str	r3, [sp, #4]
 8015b0c:	9b02      	ldr	r3, [sp, #8]
 8015b0e:	9103      	str	r1, [sp, #12]
 8015b10:	428b      	cmp	r3, r1
 8015b12:	d80c      	bhi.n	8015b2e <__multiply+0x9a>
 8015b14:	2e00      	cmp	r6, #0
 8015b16:	dd03      	ble.n	8015b20 <__multiply+0x8c>
 8015b18:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8015b1c:	2b00      	cmp	r3, #0
 8015b1e:	d055      	beq.n	8015bcc <__multiply+0x138>
 8015b20:	6106      	str	r6, [r0, #16]
 8015b22:	b005      	add	sp, #20
 8015b24:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015b28:	f843 2b04 	str.w	r2, [r3], #4
 8015b2c:	e7d9      	b.n	8015ae2 <__multiply+0x4e>
 8015b2e:	f8b1 a000 	ldrh.w	sl, [r1]
 8015b32:	f1ba 0f00 	cmp.w	sl, #0
 8015b36:	d01f      	beq.n	8015b78 <__multiply+0xe4>
 8015b38:	46c4      	mov	ip, r8
 8015b3a:	46a1      	mov	r9, r4
 8015b3c:	2700      	movs	r7, #0
 8015b3e:	f85c 2b04 	ldr.w	r2, [ip], #4
 8015b42:	f8d9 3000 	ldr.w	r3, [r9]
 8015b46:	fa1f fb82 	uxth.w	fp, r2
 8015b4a:	b29b      	uxth	r3, r3
 8015b4c:	fb0a 330b 	mla	r3, sl, fp, r3
 8015b50:	443b      	add	r3, r7
 8015b52:	f8d9 7000 	ldr.w	r7, [r9]
 8015b56:	0c12      	lsrs	r2, r2, #16
 8015b58:	0c3f      	lsrs	r7, r7, #16
 8015b5a:	fb0a 7202 	mla	r2, sl, r2, r7
 8015b5e:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8015b62:	b29b      	uxth	r3, r3
 8015b64:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8015b68:	4565      	cmp	r5, ip
 8015b6a:	f849 3b04 	str.w	r3, [r9], #4
 8015b6e:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8015b72:	d8e4      	bhi.n	8015b3e <__multiply+0xaa>
 8015b74:	9b01      	ldr	r3, [sp, #4]
 8015b76:	50e7      	str	r7, [r4, r3]
 8015b78:	9b03      	ldr	r3, [sp, #12]
 8015b7a:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8015b7e:	3104      	adds	r1, #4
 8015b80:	f1b9 0f00 	cmp.w	r9, #0
 8015b84:	d020      	beq.n	8015bc8 <__multiply+0x134>
 8015b86:	6823      	ldr	r3, [r4, #0]
 8015b88:	4647      	mov	r7, r8
 8015b8a:	46a4      	mov	ip, r4
 8015b8c:	f04f 0a00 	mov.w	sl, #0
 8015b90:	f8b7 b000 	ldrh.w	fp, [r7]
 8015b94:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8015b98:	fb09 220b 	mla	r2, r9, fp, r2
 8015b9c:	4452      	add	r2, sl
 8015b9e:	b29b      	uxth	r3, r3
 8015ba0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8015ba4:	f84c 3b04 	str.w	r3, [ip], #4
 8015ba8:	f857 3b04 	ldr.w	r3, [r7], #4
 8015bac:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8015bb0:	f8bc 3000 	ldrh.w	r3, [ip]
 8015bb4:	fb09 330a 	mla	r3, r9, sl, r3
 8015bb8:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8015bbc:	42bd      	cmp	r5, r7
 8015bbe:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8015bc2:	d8e5      	bhi.n	8015b90 <__multiply+0xfc>
 8015bc4:	9a01      	ldr	r2, [sp, #4]
 8015bc6:	50a3      	str	r3, [r4, r2]
 8015bc8:	3404      	adds	r4, #4
 8015bca:	e79f      	b.n	8015b0c <__multiply+0x78>
 8015bcc:	3e01      	subs	r6, #1
 8015bce:	e7a1      	b.n	8015b14 <__multiply+0x80>
 8015bd0:	0801a145 	.word	0x0801a145
 8015bd4:	0801a156 	.word	0x0801a156

08015bd8 <__pow5mult>:
 8015bd8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8015bdc:	4615      	mov	r5, r2
 8015bde:	f012 0203 	ands.w	r2, r2, #3
 8015be2:	4607      	mov	r7, r0
 8015be4:	460e      	mov	r6, r1
 8015be6:	d007      	beq.n	8015bf8 <__pow5mult+0x20>
 8015be8:	4c25      	ldr	r4, [pc, #148]	@ (8015c80 <__pow5mult+0xa8>)
 8015bea:	3a01      	subs	r2, #1
 8015bec:	2300      	movs	r3, #0
 8015bee:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8015bf2:	f7ff fe5d 	bl	80158b0 <__multadd>
 8015bf6:	4606      	mov	r6, r0
 8015bf8:	10ad      	asrs	r5, r5, #2
 8015bfa:	d03d      	beq.n	8015c78 <__pow5mult+0xa0>
 8015bfc:	69fc      	ldr	r4, [r7, #28]
 8015bfe:	b97c      	cbnz	r4, 8015c20 <__pow5mult+0x48>
 8015c00:	2010      	movs	r0, #16
 8015c02:	f7fd fd37 	bl	8013674 <malloc>
 8015c06:	4602      	mov	r2, r0
 8015c08:	61f8      	str	r0, [r7, #28]
 8015c0a:	b928      	cbnz	r0, 8015c18 <__pow5mult+0x40>
 8015c0c:	4b1d      	ldr	r3, [pc, #116]	@ (8015c84 <__pow5mult+0xac>)
 8015c0e:	481e      	ldr	r0, [pc, #120]	@ (8015c88 <__pow5mult+0xb0>)
 8015c10:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8015c14:	f001 fd28 	bl	8017668 <__assert_func>
 8015c18:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8015c1c:	6004      	str	r4, [r0, #0]
 8015c1e:	60c4      	str	r4, [r0, #12]
 8015c20:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8015c24:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8015c28:	b94c      	cbnz	r4, 8015c3e <__pow5mult+0x66>
 8015c2a:	f240 2171 	movw	r1, #625	@ 0x271
 8015c2e:	4638      	mov	r0, r7
 8015c30:	f7ff ff1a 	bl	8015a68 <__i2b>
 8015c34:	2300      	movs	r3, #0
 8015c36:	f8c8 0008 	str.w	r0, [r8, #8]
 8015c3a:	4604      	mov	r4, r0
 8015c3c:	6003      	str	r3, [r0, #0]
 8015c3e:	f04f 0900 	mov.w	r9, #0
 8015c42:	07eb      	lsls	r3, r5, #31
 8015c44:	d50a      	bpl.n	8015c5c <__pow5mult+0x84>
 8015c46:	4631      	mov	r1, r6
 8015c48:	4622      	mov	r2, r4
 8015c4a:	4638      	mov	r0, r7
 8015c4c:	f7ff ff22 	bl	8015a94 <__multiply>
 8015c50:	4631      	mov	r1, r6
 8015c52:	4680      	mov	r8, r0
 8015c54:	4638      	mov	r0, r7
 8015c56:	f7ff fe09 	bl	801586c <_Bfree>
 8015c5a:	4646      	mov	r6, r8
 8015c5c:	106d      	asrs	r5, r5, #1
 8015c5e:	d00b      	beq.n	8015c78 <__pow5mult+0xa0>
 8015c60:	6820      	ldr	r0, [r4, #0]
 8015c62:	b938      	cbnz	r0, 8015c74 <__pow5mult+0x9c>
 8015c64:	4622      	mov	r2, r4
 8015c66:	4621      	mov	r1, r4
 8015c68:	4638      	mov	r0, r7
 8015c6a:	f7ff ff13 	bl	8015a94 <__multiply>
 8015c6e:	6020      	str	r0, [r4, #0]
 8015c70:	f8c0 9000 	str.w	r9, [r0]
 8015c74:	4604      	mov	r4, r0
 8015c76:	e7e4      	b.n	8015c42 <__pow5mult+0x6a>
 8015c78:	4630      	mov	r0, r6
 8015c7a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8015c7e:	bf00      	nop
 8015c80:	0801a268 	.word	0x0801a268
 8015c84:	0801a0d6 	.word	0x0801a0d6
 8015c88:	0801a156 	.word	0x0801a156

08015c8c <__lshift>:
 8015c8c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8015c90:	460c      	mov	r4, r1
 8015c92:	6849      	ldr	r1, [r1, #4]
 8015c94:	6923      	ldr	r3, [r4, #16]
 8015c96:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8015c9a:	68a3      	ldr	r3, [r4, #8]
 8015c9c:	4607      	mov	r7, r0
 8015c9e:	4691      	mov	r9, r2
 8015ca0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8015ca4:	f108 0601 	add.w	r6, r8, #1
 8015ca8:	42b3      	cmp	r3, r6
 8015caa:	db0b      	blt.n	8015cc4 <__lshift+0x38>
 8015cac:	4638      	mov	r0, r7
 8015cae:	f7ff fd9d 	bl	80157ec <_Balloc>
 8015cb2:	4605      	mov	r5, r0
 8015cb4:	b948      	cbnz	r0, 8015cca <__lshift+0x3e>
 8015cb6:	4602      	mov	r2, r0
 8015cb8:	4b28      	ldr	r3, [pc, #160]	@ (8015d5c <__lshift+0xd0>)
 8015cba:	4829      	ldr	r0, [pc, #164]	@ (8015d60 <__lshift+0xd4>)
 8015cbc:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8015cc0:	f001 fcd2 	bl	8017668 <__assert_func>
 8015cc4:	3101      	adds	r1, #1
 8015cc6:	005b      	lsls	r3, r3, #1
 8015cc8:	e7ee      	b.n	8015ca8 <__lshift+0x1c>
 8015cca:	2300      	movs	r3, #0
 8015ccc:	f100 0114 	add.w	r1, r0, #20
 8015cd0:	f100 0210 	add.w	r2, r0, #16
 8015cd4:	4618      	mov	r0, r3
 8015cd6:	4553      	cmp	r3, sl
 8015cd8:	db33      	blt.n	8015d42 <__lshift+0xb6>
 8015cda:	6920      	ldr	r0, [r4, #16]
 8015cdc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8015ce0:	f104 0314 	add.w	r3, r4, #20
 8015ce4:	f019 091f 	ands.w	r9, r9, #31
 8015ce8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8015cec:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8015cf0:	d02b      	beq.n	8015d4a <__lshift+0xbe>
 8015cf2:	f1c9 0e20 	rsb	lr, r9, #32
 8015cf6:	468a      	mov	sl, r1
 8015cf8:	2200      	movs	r2, #0
 8015cfa:	6818      	ldr	r0, [r3, #0]
 8015cfc:	fa00 f009 	lsl.w	r0, r0, r9
 8015d00:	4310      	orrs	r0, r2
 8015d02:	f84a 0b04 	str.w	r0, [sl], #4
 8015d06:	f853 2b04 	ldr.w	r2, [r3], #4
 8015d0a:	459c      	cmp	ip, r3
 8015d0c:	fa22 f20e 	lsr.w	r2, r2, lr
 8015d10:	d8f3      	bhi.n	8015cfa <__lshift+0x6e>
 8015d12:	ebac 0304 	sub.w	r3, ip, r4
 8015d16:	3b15      	subs	r3, #21
 8015d18:	f023 0303 	bic.w	r3, r3, #3
 8015d1c:	3304      	adds	r3, #4
 8015d1e:	f104 0015 	add.w	r0, r4, #21
 8015d22:	4560      	cmp	r0, ip
 8015d24:	bf88      	it	hi
 8015d26:	2304      	movhi	r3, #4
 8015d28:	50ca      	str	r2, [r1, r3]
 8015d2a:	b10a      	cbz	r2, 8015d30 <__lshift+0xa4>
 8015d2c:	f108 0602 	add.w	r6, r8, #2
 8015d30:	3e01      	subs	r6, #1
 8015d32:	4638      	mov	r0, r7
 8015d34:	612e      	str	r6, [r5, #16]
 8015d36:	4621      	mov	r1, r4
 8015d38:	f7ff fd98 	bl	801586c <_Bfree>
 8015d3c:	4628      	mov	r0, r5
 8015d3e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8015d42:	f842 0f04 	str.w	r0, [r2, #4]!
 8015d46:	3301      	adds	r3, #1
 8015d48:	e7c5      	b.n	8015cd6 <__lshift+0x4a>
 8015d4a:	3904      	subs	r1, #4
 8015d4c:	f853 2b04 	ldr.w	r2, [r3], #4
 8015d50:	f841 2f04 	str.w	r2, [r1, #4]!
 8015d54:	459c      	cmp	ip, r3
 8015d56:	d8f9      	bhi.n	8015d4c <__lshift+0xc0>
 8015d58:	e7ea      	b.n	8015d30 <__lshift+0xa4>
 8015d5a:	bf00      	nop
 8015d5c:	0801a145 	.word	0x0801a145
 8015d60:	0801a156 	.word	0x0801a156

08015d64 <__mcmp>:
 8015d64:	690a      	ldr	r2, [r1, #16]
 8015d66:	4603      	mov	r3, r0
 8015d68:	6900      	ldr	r0, [r0, #16]
 8015d6a:	1a80      	subs	r0, r0, r2
 8015d6c:	b530      	push	{r4, r5, lr}
 8015d6e:	d10e      	bne.n	8015d8e <__mcmp+0x2a>
 8015d70:	3314      	adds	r3, #20
 8015d72:	3114      	adds	r1, #20
 8015d74:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8015d78:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8015d7c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8015d80:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8015d84:	4295      	cmp	r5, r2
 8015d86:	d003      	beq.n	8015d90 <__mcmp+0x2c>
 8015d88:	d205      	bcs.n	8015d96 <__mcmp+0x32>
 8015d8a:	f04f 30ff 	mov.w	r0, #4294967295
 8015d8e:	bd30      	pop	{r4, r5, pc}
 8015d90:	42a3      	cmp	r3, r4
 8015d92:	d3f3      	bcc.n	8015d7c <__mcmp+0x18>
 8015d94:	e7fb      	b.n	8015d8e <__mcmp+0x2a>
 8015d96:	2001      	movs	r0, #1
 8015d98:	e7f9      	b.n	8015d8e <__mcmp+0x2a>
	...

08015d9c <__mdiff>:
 8015d9c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015da0:	4689      	mov	r9, r1
 8015da2:	4606      	mov	r6, r0
 8015da4:	4611      	mov	r1, r2
 8015da6:	4648      	mov	r0, r9
 8015da8:	4614      	mov	r4, r2
 8015daa:	f7ff ffdb 	bl	8015d64 <__mcmp>
 8015dae:	1e05      	subs	r5, r0, #0
 8015db0:	d112      	bne.n	8015dd8 <__mdiff+0x3c>
 8015db2:	4629      	mov	r1, r5
 8015db4:	4630      	mov	r0, r6
 8015db6:	f7ff fd19 	bl	80157ec <_Balloc>
 8015dba:	4602      	mov	r2, r0
 8015dbc:	b928      	cbnz	r0, 8015dca <__mdiff+0x2e>
 8015dbe:	4b3f      	ldr	r3, [pc, #252]	@ (8015ebc <__mdiff+0x120>)
 8015dc0:	f240 2137 	movw	r1, #567	@ 0x237
 8015dc4:	483e      	ldr	r0, [pc, #248]	@ (8015ec0 <__mdiff+0x124>)
 8015dc6:	f001 fc4f 	bl	8017668 <__assert_func>
 8015dca:	2301      	movs	r3, #1
 8015dcc:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8015dd0:	4610      	mov	r0, r2
 8015dd2:	b003      	add	sp, #12
 8015dd4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015dd8:	bfbc      	itt	lt
 8015dda:	464b      	movlt	r3, r9
 8015ddc:	46a1      	movlt	r9, r4
 8015dde:	4630      	mov	r0, r6
 8015de0:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8015de4:	bfba      	itte	lt
 8015de6:	461c      	movlt	r4, r3
 8015de8:	2501      	movlt	r5, #1
 8015dea:	2500      	movge	r5, #0
 8015dec:	f7ff fcfe 	bl	80157ec <_Balloc>
 8015df0:	4602      	mov	r2, r0
 8015df2:	b918      	cbnz	r0, 8015dfc <__mdiff+0x60>
 8015df4:	4b31      	ldr	r3, [pc, #196]	@ (8015ebc <__mdiff+0x120>)
 8015df6:	f240 2145 	movw	r1, #581	@ 0x245
 8015dfa:	e7e3      	b.n	8015dc4 <__mdiff+0x28>
 8015dfc:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8015e00:	6926      	ldr	r6, [r4, #16]
 8015e02:	60c5      	str	r5, [r0, #12]
 8015e04:	f109 0310 	add.w	r3, r9, #16
 8015e08:	f109 0514 	add.w	r5, r9, #20
 8015e0c:	f104 0e14 	add.w	lr, r4, #20
 8015e10:	f100 0b14 	add.w	fp, r0, #20
 8015e14:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8015e18:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8015e1c:	9301      	str	r3, [sp, #4]
 8015e1e:	46d9      	mov	r9, fp
 8015e20:	f04f 0c00 	mov.w	ip, #0
 8015e24:	9b01      	ldr	r3, [sp, #4]
 8015e26:	f85e 0b04 	ldr.w	r0, [lr], #4
 8015e2a:	f853 af04 	ldr.w	sl, [r3, #4]!
 8015e2e:	9301      	str	r3, [sp, #4]
 8015e30:	fa1f f38a 	uxth.w	r3, sl
 8015e34:	4619      	mov	r1, r3
 8015e36:	b283      	uxth	r3, r0
 8015e38:	1acb      	subs	r3, r1, r3
 8015e3a:	0c00      	lsrs	r0, r0, #16
 8015e3c:	4463      	add	r3, ip
 8015e3e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8015e42:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8015e46:	b29b      	uxth	r3, r3
 8015e48:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8015e4c:	4576      	cmp	r6, lr
 8015e4e:	f849 3b04 	str.w	r3, [r9], #4
 8015e52:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8015e56:	d8e5      	bhi.n	8015e24 <__mdiff+0x88>
 8015e58:	1b33      	subs	r3, r6, r4
 8015e5a:	3b15      	subs	r3, #21
 8015e5c:	f023 0303 	bic.w	r3, r3, #3
 8015e60:	3415      	adds	r4, #21
 8015e62:	3304      	adds	r3, #4
 8015e64:	42a6      	cmp	r6, r4
 8015e66:	bf38      	it	cc
 8015e68:	2304      	movcc	r3, #4
 8015e6a:	441d      	add	r5, r3
 8015e6c:	445b      	add	r3, fp
 8015e6e:	461e      	mov	r6, r3
 8015e70:	462c      	mov	r4, r5
 8015e72:	4544      	cmp	r4, r8
 8015e74:	d30e      	bcc.n	8015e94 <__mdiff+0xf8>
 8015e76:	f108 0103 	add.w	r1, r8, #3
 8015e7a:	1b49      	subs	r1, r1, r5
 8015e7c:	f021 0103 	bic.w	r1, r1, #3
 8015e80:	3d03      	subs	r5, #3
 8015e82:	45a8      	cmp	r8, r5
 8015e84:	bf38      	it	cc
 8015e86:	2100      	movcc	r1, #0
 8015e88:	440b      	add	r3, r1
 8015e8a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8015e8e:	b191      	cbz	r1, 8015eb6 <__mdiff+0x11a>
 8015e90:	6117      	str	r7, [r2, #16]
 8015e92:	e79d      	b.n	8015dd0 <__mdiff+0x34>
 8015e94:	f854 1b04 	ldr.w	r1, [r4], #4
 8015e98:	46e6      	mov	lr, ip
 8015e9a:	0c08      	lsrs	r0, r1, #16
 8015e9c:	fa1c fc81 	uxtah	ip, ip, r1
 8015ea0:	4471      	add	r1, lr
 8015ea2:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8015ea6:	b289      	uxth	r1, r1
 8015ea8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8015eac:	f846 1b04 	str.w	r1, [r6], #4
 8015eb0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8015eb4:	e7dd      	b.n	8015e72 <__mdiff+0xd6>
 8015eb6:	3f01      	subs	r7, #1
 8015eb8:	e7e7      	b.n	8015e8a <__mdiff+0xee>
 8015eba:	bf00      	nop
 8015ebc:	0801a145 	.word	0x0801a145
 8015ec0:	0801a156 	.word	0x0801a156

08015ec4 <__ulp>:
 8015ec4:	b082      	sub	sp, #8
 8015ec6:	ed8d 0b00 	vstr	d0, [sp]
 8015eca:	9a01      	ldr	r2, [sp, #4]
 8015ecc:	4b0f      	ldr	r3, [pc, #60]	@ (8015f0c <__ulp+0x48>)
 8015ece:	4013      	ands	r3, r2
 8015ed0:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8015ed4:	2b00      	cmp	r3, #0
 8015ed6:	dc08      	bgt.n	8015eea <__ulp+0x26>
 8015ed8:	425b      	negs	r3, r3
 8015eda:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8015ede:	ea4f 5223 	mov.w	r2, r3, asr #20
 8015ee2:	da04      	bge.n	8015eee <__ulp+0x2a>
 8015ee4:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8015ee8:	4113      	asrs	r3, r2
 8015eea:	2200      	movs	r2, #0
 8015eec:	e008      	b.n	8015f00 <__ulp+0x3c>
 8015eee:	f1a2 0314 	sub.w	r3, r2, #20
 8015ef2:	2b1e      	cmp	r3, #30
 8015ef4:	bfda      	itte	le
 8015ef6:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 8015efa:	40da      	lsrle	r2, r3
 8015efc:	2201      	movgt	r2, #1
 8015efe:	2300      	movs	r3, #0
 8015f00:	4619      	mov	r1, r3
 8015f02:	4610      	mov	r0, r2
 8015f04:	ec41 0b10 	vmov	d0, r0, r1
 8015f08:	b002      	add	sp, #8
 8015f0a:	4770      	bx	lr
 8015f0c:	7ff00000 	.word	0x7ff00000

08015f10 <__b2d>:
 8015f10:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8015f14:	6906      	ldr	r6, [r0, #16]
 8015f16:	f100 0814 	add.w	r8, r0, #20
 8015f1a:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 8015f1e:	1f37      	subs	r7, r6, #4
 8015f20:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8015f24:	4610      	mov	r0, r2
 8015f26:	f7ff fd53 	bl	80159d0 <__hi0bits>
 8015f2a:	f1c0 0320 	rsb	r3, r0, #32
 8015f2e:	280a      	cmp	r0, #10
 8015f30:	600b      	str	r3, [r1, #0]
 8015f32:	491b      	ldr	r1, [pc, #108]	@ (8015fa0 <__b2d+0x90>)
 8015f34:	dc15      	bgt.n	8015f62 <__b2d+0x52>
 8015f36:	f1c0 0c0b 	rsb	ip, r0, #11
 8015f3a:	fa22 f30c 	lsr.w	r3, r2, ip
 8015f3e:	45b8      	cmp	r8, r7
 8015f40:	ea43 0501 	orr.w	r5, r3, r1
 8015f44:	bf34      	ite	cc
 8015f46:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8015f4a:	2300      	movcs	r3, #0
 8015f4c:	3015      	adds	r0, #21
 8015f4e:	fa02 f000 	lsl.w	r0, r2, r0
 8015f52:	fa23 f30c 	lsr.w	r3, r3, ip
 8015f56:	4303      	orrs	r3, r0
 8015f58:	461c      	mov	r4, r3
 8015f5a:	ec45 4b10 	vmov	d0, r4, r5
 8015f5e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015f62:	45b8      	cmp	r8, r7
 8015f64:	bf3a      	itte	cc
 8015f66:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8015f6a:	f1a6 0708 	subcc.w	r7, r6, #8
 8015f6e:	2300      	movcs	r3, #0
 8015f70:	380b      	subs	r0, #11
 8015f72:	d012      	beq.n	8015f9a <__b2d+0x8a>
 8015f74:	f1c0 0120 	rsb	r1, r0, #32
 8015f78:	fa23 f401 	lsr.w	r4, r3, r1
 8015f7c:	4082      	lsls	r2, r0
 8015f7e:	4322      	orrs	r2, r4
 8015f80:	4547      	cmp	r7, r8
 8015f82:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 8015f86:	bf8c      	ite	hi
 8015f88:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8015f8c:	2200      	movls	r2, #0
 8015f8e:	4083      	lsls	r3, r0
 8015f90:	40ca      	lsrs	r2, r1
 8015f92:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 8015f96:	4313      	orrs	r3, r2
 8015f98:	e7de      	b.n	8015f58 <__b2d+0x48>
 8015f9a:	ea42 0501 	orr.w	r5, r2, r1
 8015f9e:	e7db      	b.n	8015f58 <__b2d+0x48>
 8015fa0:	3ff00000 	.word	0x3ff00000

08015fa4 <__d2b>:
 8015fa4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8015fa8:	460f      	mov	r7, r1
 8015faa:	2101      	movs	r1, #1
 8015fac:	ec59 8b10 	vmov	r8, r9, d0
 8015fb0:	4616      	mov	r6, r2
 8015fb2:	f7ff fc1b 	bl	80157ec <_Balloc>
 8015fb6:	4604      	mov	r4, r0
 8015fb8:	b930      	cbnz	r0, 8015fc8 <__d2b+0x24>
 8015fba:	4602      	mov	r2, r0
 8015fbc:	4b23      	ldr	r3, [pc, #140]	@ (801604c <__d2b+0xa8>)
 8015fbe:	4824      	ldr	r0, [pc, #144]	@ (8016050 <__d2b+0xac>)
 8015fc0:	f240 310f 	movw	r1, #783	@ 0x30f
 8015fc4:	f001 fb50 	bl	8017668 <__assert_func>
 8015fc8:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8015fcc:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8015fd0:	b10d      	cbz	r5, 8015fd6 <__d2b+0x32>
 8015fd2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8015fd6:	9301      	str	r3, [sp, #4]
 8015fd8:	f1b8 0300 	subs.w	r3, r8, #0
 8015fdc:	d023      	beq.n	8016026 <__d2b+0x82>
 8015fde:	4668      	mov	r0, sp
 8015fe0:	9300      	str	r3, [sp, #0]
 8015fe2:	f7ff fd14 	bl	8015a0e <__lo0bits>
 8015fe6:	e9dd 1200 	ldrd	r1, r2, [sp]
 8015fea:	b1d0      	cbz	r0, 8016022 <__d2b+0x7e>
 8015fec:	f1c0 0320 	rsb	r3, r0, #32
 8015ff0:	fa02 f303 	lsl.w	r3, r2, r3
 8015ff4:	430b      	orrs	r3, r1
 8015ff6:	40c2      	lsrs	r2, r0
 8015ff8:	6163      	str	r3, [r4, #20]
 8015ffa:	9201      	str	r2, [sp, #4]
 8015ffc:	9b01      	ldr	r3, [sp, #4]
 8015ffe:	61a3      	str	r3, [r4, #24]
 8016000:	2b00      	cmp	r3, #0
 8016002:	bf0c      	ite	eq
 8016004:	2201      	moveq	r2, #1
 8016006:	2202      	movne	r2, #2
 8016008:	6122      	str	r2, [r4, #16]
 801600a:	b1a5      	cbz	r5, 8016036 <__d2b+0x92>
 801600c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8016010:	4405      	add	r5, r0
 8016012:	603d      	str	r5, [r7, #0]
 8016014:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8016018:	6030      	str	r0, [r6, #0]
 801601a:	4620      	mov	r0, r4
 801601c:	b003      	add	sp, #12
 801601e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8016022:	6161      	str	r1, [r4, #20]
 8016024:	e7ea      	b.n	8015ffc <__d2b+0x58>
 8016026:	a801      	add	r0, sp, #4
 8016028:	f7ff fcf1 	bl	8015a0e <__lo0bits>
 801602c:	9b01      	ldr	r3, [sp, #4]
 801602e:	6163      	str	r3, [r4, #20]
 8016030:	3020      	adds	r0, #32
 8016032:	2201      	movs	r2, #1
 8016034:	e7e8      	b.n	8016008 <__d2b+0x64>
 8016036:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 801603a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 801603e:	6038      	str	r0, [r7, #0]
 8016040:	6918      	ldr	r0, [r3, #16]
 8016042:	f7ff fcc5 	bl	80159d0 <__hi0bits>
 8016046:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 801604a:	e7e5      	b.n	8016018 <__d2b+0x74>
 801604c:	0801a145 	.word	0x0801a145
 8016050:	0801a156 	.word	0x0801a156

08016054 <__ratio>:
 8016054:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016058:	b085      	sub	sp, #20
 801605a:	e9cd 1000 	strd	r1, r0, [sp]
 801605e:	a902      	add	r1, sp, #8
 8016060:	f7ff ff56 	bl	8015f10 <__b2d>
 8016064:	9800      	ldr	r0, [sp, #0]
 8016066:	a903      	add	r1, sp, #12
 8016068:	ec55 4b10 	vmov	r4, r5, d0
 801606c:	f7ff ff50 	bl	8015f10 <__b2d>
 8016070:	9b01      	ldr	r3, [sp, #4]
 8016072:	6919      	ldr	r1, [r3, #16]
 8016074:	9b00      	ldr	r3, [sp, #0]
 8016076:	691b      	ldr	r3, [r3, #16]
 8016078:	1ac9      	subs	r1, r1, r3
 801607a:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 801607e:	1a9b      	subs	r3, r3, r2
 8016080:	ec5b ab10 	vmov	sl, fp, d0
 8016084:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 8016088:	2b00      	cmp	r3, #0
 801608a:	bfce      	itee	gt
 801608c:	462a      	movgt	r2, r5
 801608e:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8016092:	465a      	movle	r2, fp
 8016094:	462f      	mov	r7, r5
 8016096:	46d9      	mov	r9, fp
 8016098:	bfcc      	ite	gt
 801609a:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 801609e:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 80160a2:	464b      	mov	r3, r9
 80160a4:	4652      	mov	r2, sl
 80160a6:	4620      	mov	r0, r4
 80160a8:	4639      	mov	r1, r7
 80160aa:	f7ea fbd7 	bl	800085c <__aeabi_ddiv>
 80160ae:	ec41 0b10 	vmov	d0, r0, r1
 80160b2:	b005      	add	sp, #20
 80160b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080160b8 <__copybits>:
 80160b8:	3901      	subs	r1, #1
 80160ba:	b570      	push	{r4, r5, r6, lr}
 80160bc:	1149      	asrs	r1, r1, #5
 80160be:	6914      	ldr	r4, [r2, #16]
 80160c0:	3101      	adds	r1, #1
 80160c2:	f102 0314 	add.w	r3, r2, #20
 80160c6:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 80160ca:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80160ce:	1f05      	subs	r5, r0, #4
 80160d0:	42a3      	cmp	r3, r4
 80160d2:	d30c      	bcc.n	80160ee <__copybits+0x36>
 80160d4:	1aa3      	subs	r3, r4, r2
 80160d6:	3b11      	subs	r3, #17
 80160d8:	f023 0303 	bic.w	r3, r3, #3
 80160dc:	3211      	adds	r2, #17
 80160de:	42a2      	cmp	r2, r4
 80160e0:	bf88      	it	hi
 80160e2:	2300      	movhi	r3, #0
 80160e4:	4418      	add	r0, r3
 80160e6:	2300      	movs	r3, #0
 80160e8:	4288      	cmp	r0, r1
 80160ea:	d305      	bcc.n	80160f8 <__copybits+0x40>
 80160ec:	bd70      	pop	{r4, r5, r6, pc}
 80160ee:	f853 6b04 	ldr.w	r6, [r3], #4
 80160f2:	f845 6f04 	str.w	r6, [r5, #4]!
 80160f6:	e7eb      	b.n	80160d0 <__copybits+0x18>
 80160f8:	f840 3b04 	str.w	r3, [r0], #4
 80160fc:	e7f4      	b.n	80160e8 <__copybits+0x30>

080160fe <__any_on>:
 80160fe:	f100 0214 	add.w	r2, r0, #20
 8016102:	6900      	ldr	r0, [r0, #16]
 8016104:	114b      	asrs	r3, r1, #5
 8016106:	4298      	cmp	r0, r3
 8016108:	b510      	push	{r4, lr}
 801610a:	db11      	blt.n	8016130 <__any_on+0x32>
 801610c:	dd0a      	ble.n	8016124 <__any_on+0x26>
 801610e:	f011 011f 	ands.w	r1, r1, #31
 8016112:	d007      	beq.n	8016124 <__any_on+0x26>
 8016114:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8016118:	fa24 f001 	lsr.w	r0, r4, r1
 801611c:	fa00 f101 	lsl.w	r1, r0, r1
 8016120:	428c      	cmp	r4, r1
 8016122:	d10b      	bne.n	801613c <__any_on+0x3e>
 8016124:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8016128:	4293      	cmp	r3, r2
 801612a:	d803      	bhi.n	8016134 <__any_on+0x36>
 801612c:	2000      	movs	r0, #0
 801612e:	bd10      	pop	{r4, pc}
 8016130:	4603      	mov	r3, r0
 8016132:	e7f7      	b.n	8016124 <__any_on+0x26>
 8016134:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8016138:	2900      	cmp	r1, #0
 801613a:	d0f5      	beq.n	8016128 <__any_on+0x2a>
 801613c:	2001      	movs	r0, #1
 801613e:	e7f6      	b.n	801612e <__any_on+0x30>

08016140 <sulp>:
 8016140:	b570      	push	{r4, r5, r6, lr}
 8016142:	4604      	mov	r4, r0
 8016144:	460d      	mov	r5, r1
 8016146:	ec45 4b10 	vmov	d0, r4, r5
 801614a:	4616      	mov	r6, r2
 801614c:	f7ff feba 	bl	8015ec4 <__ulp>
 8016150:	ec51 0b10 	vmov	r0, r1, d0
 8016154:	b17e      	cbz	r6, 8016176 <sulp+0x36>
 8016156:	f3c5 530a 	ubfx	r3, r5, #20, #11
 801615a:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 801615e:	2b00      	cmp	r3, #0
 8016160:	dd09      	ble.n	8016176 <sulp+0x36>
 8016162:	051b      	lsls	r3, r3, #20
 8016164:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8016168:	2400      	movs	r4, #0
 801616a:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 801616e:	4622      	mov	r2, r4
 8016170:	462b      	mov	r3, r5
 8016172:	f7ea fa49 	bl	8000608 <__aeabi_dmul>
 8016176:	ec41 0b10 	vmov	d0, r0, r1
 801617a:	bd70      	pop	{r4, r5, r6, pc}
 801617c:	0000      	movs	r0, r0
	...

08016180 <_strtod_l>:
 8016180:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016184:	b09f      	sub	sp, #124	@ 0x7c
 8016186:	460c      	mov	r4, r1
 8016188:	9217      	str	r2, [sp, #92]	@ 0x5c
 801618a:	2200      	movs	r2, #0
 801618c:	921a      	str	r2, [sp, #104]	@ 0x68
 801618e:	9005      	str	r0, [sp, #20]
 8016190:	f04f 0a00 	mov.w	sl, #0
 8016194:	f04f 0b00 	mov.w	fp, #0
 8016198:	460a      	mov	r2, r1
 801619a:	9219      	str	r2, [sp, #100]	@ 0x64
 801619c:	7811      	ldrb	r1, [r2, #0]
 801619e:	292b      	cmp	r1, #43	@ 0x2b
 80161a0:	d04a      	beq.n	8016238 <_strtod_l+0xb8>
 80161a2:	d838      	bhi.n	8016216 <_strtod_l+0x96>
 80161a4:	290d      	cmp	r1, #13
 80161a6:	d832      	bhi.n	801620e <_strtod_l+0x8e>
 80161a8:	2908      	cmp	r1, #8
 80161aa:	d832      	bhi.n	8016212 <_strtod_l+0x92>
 80161ac:	2900      	cmp	r1, #0
 80161ae:	d03b      	beq.n	8016228 <_strtod_l+0xa8>
 80161b0:	2200      	movs	r2, #0
 80161b2:	920e      	str	r2, [sp, #56]	@ 0x38
 80161b4:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 80161b6:	782a      	ldrb	r2, [r5, #0]
 80161b8:	2a30      	cmp	r2, #48	@ 0x30
 80161ba:	f040 80b2 	bne.w	8016322 <_strtod_l+0x1a2>
 80161be:	786a      	ldrb	r2, [r5, #1]
 80161c0:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80161c4:	2a58      	cmp	r2, #88	@ 0x58
 80161c6:	d16e      	bne.n	80162a6 <_strtod_l+0x126>
 80161c8:	9302      	str	r3, [sp, #8]
 80161ca:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80161cc:	9301      	str	r3, [sp, #4]
 80161ce:	ab1a      	add	r3, sp, #104	@ 0x68
 80161d0:	9300      	str	r3, [sp, #0]
 80161d2:	4a8f      	ldr	r2, [pc, #572]	@ (8016410 <_strtod_l+0x290>)
 80161d4:	9805      	ldr	r0, [sp, #20]
 80161d6:	ab1b      	add	r3, sp, #108	@ 0x6c
 80161d8:	a919      	add	r1, sp, #100	@ 0x64
 80161da:	f001 fadf 	bl	801779c <__gethex>
 80161de:	f010 060f 	ands.w	r6, r0, #15
 80161e2:	4604      	mov	r4, r0
 80161e4:	d005      	beq.n	80161f2 <_strtod_l+0x72>
 80161e6:	2e06      	cmp	r6, #6
 80161e8:	d128      	bne.n	801623c <_strtod_l+0xbc>
 80161ea:	3501      	adds	r5, #1
 80161ec:	2300      	movs	r3, #0
 80161ee:	9519      	str	r5, [sp, #100]	@ 0x64
 80161f0:	930e      	str	r3, [sp, #56]	@ 0x38
 80161f2:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80161f4:	2b00      	cmp	r3, #0
 80161f6:	f040 858e 	bne.w	8016d16 <_strtod_l+0xb96>
 80161fa:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80161fc:	b1cb      	cbz	r3, 8016232 <_strtod_l+0xb2>
 80161fe:	4652      	mov	r2, sl
 8016200:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 8016204:	ec43 2b10 	vmov	d0, r2, r3
 8016208:	b01f      	add	sp, #124	@ 0x7c
 801620a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801620e:	2920      	cmp	r1, #32
 8016210:	d1ce      	bne.n	80161b0 <_strtod_l+0x30>
 8016212:	3201      	adds	r2, #1
 8016214:	e7c1      	b.n	801619a <_strtod_l+0x1a>
 8016216:	292d      	cmp	r1, #45	@ 0x2d
 8016218:	d1ca      	bne.n	80161b0 <_strtod_l+0x30>
 801621a:	2101      	movs	r1, #1
 801621c:	910e      	str	r1, [sp, #56]	@ 0x38
 801621e:	1c51      	adds	r1, r2, #1
 8016220:	9119      	str	r1, [sp, #100]	@ 0x64
 8016222:	7852      	ldrb	r2, [r2, #1]
 8016224:	2a00      	cmp	r2, #0
 8016226:	d1c5      	bne.n	80161b4 <_strtod_l+0x34>
 8016228:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 801622a:	9419      	str	r4, [sp, #100]	@ 0x64
 801622c:	2b00      	cmp	r3, #0
 801622e:	f040 8570 	bne.w	8016d12 <_strtod_l+0xb92>
 8016232:	4652      	mov	r2, sl
 8016234:	465b      	mov	r3, fp
 8016236:	e7e5      	b.n	8016204 <_strtod_l+0x84>
 8016238:	2100      	movs	r1, #0
 801623a:	e7ef      	b.n	801621c <_strtod_l+0x9c>
 801623c:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 801623e:	b13a      	cbz	r2, 8016250 <_strtod_l+0xd0>
 8016240:	2135      	movs	r1, #53	@ 0x35
 8016242:	a81c      	add	r0, sp, #112	@ 0x70
 8016244:	f7ff ff38 	bl	80160b8 <__copybits>
 8016248:	991a      	ldr	r1, [sp, #104]	@ 0x68
 801624a:	9805      	ldr	r0, [sp, #20]
 801624c:	f7ff fb0e 	bl	801586c <_Bfree>
 8016250:	3e01      	subs	r6, #1
 8016252:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8016254:	2e04      	cmp	r6, #4
 8016256:	d806      	bhi.n	8016266 <_strtod_l+0xe6>
 8016258:	e8df f006 	tbb	[pc, r6]
 801625c:	201d0314 	.word	0x201d0314
 8016260:	14          	.byte	0x14
 8016261:	00          	.byte	0x00
 8016262:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 8016266:	05e1      	lsls	r1, r4, #23
 8016268:	bf48      	it	mi
 801626a:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 801626e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8016272:	0d1b      	lsrs	r3, r3, #20
 8016274:	051b      	lsls	r3, r3, #20
 8016276:	2b00      	cmp	r3, #0
 8016278:	d1bb      	bne.n	80161f2 <_strtod_l+0x72>
 801627a:	f7fe fbe1 	bl	8014a40 <__errno>
 801627e:	2322      	movs	r3, #34	@ 0x22
 8016280:	6003      	str	r3, [r0, #0]
 8016282:	e7b6      	b.n	80161f2 <_strtod_l+0x72>
 8016284:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8016288:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 801628c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8016290:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8016294:	e7e7      	b.n	8016266 <_strtod_l+0xe6>
 8016296:	f8df b180 	ldr.w	fp, [pc, #384]	@ 8016418 <_strtod_l+0x298>
 801629a:	e7e4      	b.n	8016266 <_strtod_l+0xe6>
 801629c:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 80162a0:	f04f 3aff 	mov.w	sl, #4294967295
 80162a4:	e7df      	b.n	8016266 <_strtod_l+0xe6>
 80162a6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80162a8:	1c5a      	adds	r2, r3, #1
 80162aa:	9219      	str	r2, [sp, #100]	@ 0x64
 80162ac:	785b      	ldrb	r3, [r3, #1]
 80162ae:	2b30      	cmp	r3, #48	@ 0x30
 80162b0:	d0f9      	beq.n	80162a6 <_strtod_l+0x126>
 80162b2:	2b00      	cmp	r3, #0
 80162b4:	d09d      	beq.n	80161f2 <_strtod_l+0x72>
 80162b6:	2301      	movs	r3, #1
 80162b8:	2700      	movs	r7, #0
 80162ba:	9308      	str	r3, [sp, #32]
 80162bc:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80162be:	930c      	str	r3, [sp, #48]	@ 0x30
 80162c0:	970b      	str	r7, [sp, #44]	@ 0x2c
 80162c2:	46b9      	mov	r9, r7
 80162c4:	220a      	movs	r2, #10
 80162c6:	9819      	ldr	r0, [sp, #100]	@ 0x64
 80162c8:	7805      	ldrb	r5, [r0, #0]
 80162ca:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 80162ce:	b2d9      	uxtb	r1, r3
 80162d0:	2909      	cmp	r1, #9
 80162d2:	d928      	bls.n	8016326 <_strtod_l+0x1a6>
 80162d4:	494f      	ldr	r1, [pc, #316]	@ (8016414 <_strtod_l+0x294>)
 80162d6:	2201      	movs	r2, #1
 80162d8:	f001 f97a 	bl	80175d0 <strncmp>
 80162dc:	2800      	cmp	r0, #0
 80162de:	d032      	beq.n	8016346 <_strtod_l+0x1c6>
 80162e0:	2000      	movs	r0, #0
 80162e2:	462a      	mov	r2, r5
 80162e4:	900a      	str	r0, [sp, #40]	@ 0x28
 80162e6:	464d      	mov	r5, r9
 80162e8:	4603      	mov	r3, r0
 80162ea:	2a65      	cmp	r2, #101	@ 0x65
 80162ec:	d001      	beq.n	80162f2 <_strtod_l+0x172>
 80162ee:	2a45      	cmp	r2, #69	@ 0x45
 80162f0:	d114      	bne.n	801631c <_strtod_l+0x19c>
 80162f2:	b91d      	cbnz	r5, 80162fc <_strtod_l+0x17c>
 80162f4:	9a08      	ldr	r2, [sp, #32]
 80162f6:	4302      	orrs	r2, r0
 80162f8:	d096      	beq.n	8016228 <_strtod_l+0xa8>
 80162fa:	2500      	movs	r5, #0
 80162fc:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 80162fe:	1c62      	adds	r2, r4, #1
 8016300:	9219      	str	r2, [sp, #100]	@ 0x64
 8016302:	7862      	ldrb	r2, [r4, #1]
 8016304:	2a2b      	cmp	r2, #43	@ 0x2b
 8016306:	d07a      	beq.n	80163fe <_strtod_l+0x27e>
 8016308:	2a2d      	cmp	r2, #45	@ 0x2d
 801630a:	d07e      	beq.n	801640a <_strtod_l+0x28a>
 801630c:	f04f 0c00 	mov.w	ip, #0
 8016310:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8016314:	2909      	cmp	r1, #9
 8016316:	f240 8085 	bls.w	8016424 <_strtod_l+0x2a4>
 801631a:	9419      	str	r4, [sp, #100]	@ 0x64
 801631c:	f04f 0800 	mov.w	r8, #0
 8016320:	e0a5      	b.n	801646e <_strtod_l+0x2ee>
 8016322:	2300      	movs	r3, #0
 8016324:	e7c8      	b.n	80162b8 <_strtod_l+0x138>
 8016326:	f1b9 0f08 	cmp.w	r9, #8
 801632a:	bfd8      	it	le
 801632c:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 801632e:	f100 0001 	add.w	r0, r0, #1
 8016332:	bfda      	itte	le
 8016334:	fb02 3301 	mlale	r3, r2, r1, r3
 8016338:	930b      	strle	r3, [sp, #44]	@ 0x2c
 801633a:	fb02 3707 	mlagt	r7, r2, r7, r3
 801633e:	f109 0901 	add.w	r9, r9, #1
 8016342:	9019      	str	r0, [sp, #100]	@ 0x64
 8016344:	e7bf      	b.n	80162c6 <_strtod_l+0x146>
 8016346:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8016348:	1c5a      	adds	r2, r3, #1
 801634a:	9219      	str	r2, [sp, #100]	@ 0x64
 801634c:	785a      	ldrb	r2, [r3, #1]
 801634e:	f1b9 0f00 	cmp.w	r9, #0
 8016352:	d03b      	beq.n	80163cc <_strtod_l+0x24c>
 8016354:	900a      	str	r0, [sp, #40]	@ 0x28
 8016356:	464d      	mov	r5, r9
 8016358:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 801635c:	2b09      	cmp	r3, #9
 801635e:	d912      	bls.n	8016386 <_strtod_l+0x206>
 8016360:	2301      	movs	r3, #1
 8016362:	e7c2      	b.n	80162ea <_strtod_l+0x16a>
 8016364:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8016366:	1c5a      	adds	r2, r3, #1
 8016368:	9219      	str	r2, [sp, #100]	@ 0x64
 801636a:	785a      	ldrb	r2, [r3, #1]
 801636c:	3001      	adds	r0, #1
 801636e:	2a30      	cmp	r2, #48	@ 0x30
 8016370:	d0f8      	beq.n	8016364 <_strtod_l+0x1e4>
 8016372:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8016376:	2b08      	cmp	r3, #8
 8016378:	f200 84d2 	bhi.w	8016d20 <_strtod_l+0xba0>
 801637c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801637e:	900a      	str	r0, [sp, #40]	@ 0x28
 8016380:	2000      	movs	r0, #0
 8016382:	930c      	str	r3, [sp, #48]	@ 0x30
 8016384:	4605      	mov	r5, r0
 8016386:	3a30      	subs	r2, #48	@ 0x30
 8016388:	f100 0301 	add.w	r3, r0, #1
 801638c:	d018      	beq.n	80163c0 <_strtod_l+0x240>
 801638e:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8016390:	4419      	add	r1, r3
 8016392:	910a      	str	r1, [sp, #40]	@ 0x28
 8016394:	462e      	mov	r6, r5
 8016396:	f04f 0e0a 	mov.w	lr, #10
 801639a:	1c71      	adds	r1, r6, #1
 801639c:	eba1 0c05 	sub.w	ip, r1, r5
 80163a0:	4563      	cmp	r3, ip
 80163a2:	dc15      	bgt.n	80163d0 <_strtod_l+0x250>
 80163a4:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 80163a8:	182b      	adds	r3, r5, r0
 80163aa:	2b08      	cmp	r3, #8
 80163ac:	f105 0501 	add.w	r5, r5, #1
 80163b0:	4405      	add	r5, r0
 80163b2:	dc1a      	bgt.n	80163ea <_strtod_l+0x26a>
 80163b4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80163b6:	230a      	movs	r3, #10
 80163b8:	fb03 2301 	mla	r3, r3, r1, r2
 80163bc:	930b      	str	r3, [sp, #44]	@ 0x2c
 80163be:	2300      	movs	r3, #0
 80163c0:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80163c2:	1c51      	adds	r1, r2, #1
 80163c4:	9119      	str	r1, [sp, #100]	@ 0x64
 80163c6:	7852      	ldrb	r2, [r2, #1]
 80163c8:	4618      	mov	r0, r3
 80163ca:	e7c5      	b.n	8016358 <_strtod_l+0x1d8>
 80163cc:	4648      	mov	r0, r9
 80163ce:	e7ce      	b.n	801636e <_strtod_l+0x1ee>
 80163d0:	2e08      	cmp	r6, #8
 80163d2:	dc05      	bgt.n	80163e0 <_strtod_l+0x260>
 80163d4:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 80163d6:	fb0e f606 	mul.w	r6, lr, r6
 80163da:	960b      	str	r6, [sp, #44]	@ 0x2c
 80163dc:	460e      	mov	r6, r1
 80163de:	e7dc      	b.n	801639a <_strtod_l+0x21a>
 80163e0:	2910      	cmp	r1, #16
 80163e2:	bfd8      	it	le
 80163e4:	fb0e f707 	mulle.w	r7, lr, r7
 80163e8:	e7f8      	b.n	80163dc <_strtod_l+0x25c>
 80163ea:	2b0f      	cmp	r3, #15
 80163ec:	bfdc      	itt	le
 80163ee:	230a      	movle	r3, #10
 80163f0:	fb03 2707 	mlale	r7, r3, r7, r2
 80163f4:	e7e3      	b.n	80163be <_strtod_l+0x23e>
 80163f6:	2300      	movs	r3, #0
 80163f8:	930a      	str	r3, [sp, #40]	@ 0x28
 80163fa:	2301      	movs	r3, #1
 80163fc:	e77a      	b.n	80162f4 <_strtod_l+0x174>
 80163fe:	f04f 0c00 	mov.w	ip, #0
 8016402:	1ca2      	adds	r2, r4, #2
 8016404:	9219      	str	r2, [sp, #100]	@ 0x64
 8016406:	78a2      	ldrb	r2, [r4, #2]
 8016408:	e782      	b.n	8016310 <_strtod_l+0x190>
 801640a:	f04f 0c01 	mov.w	ip, #1
 801640e:	e7f8      	b.n	8016402 <_strtod_l+0x282>
 8016410:	0801a37c 	.word	0x0801a37c
 8016414:	0801a1af 	.word	0x0801a1af
 8016418:	7ff00000 	.word	0x7ff00000
 801641c:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 801641e:	1c51      	adds	r1, r2, #1
 8016420:	9119      	str	r1, [sp, #100]	@ 0x64
 8016422:	7852      	ldrb	r2, [r2, #1]
 8016424:	2a30      	cmp	r2, #48	@ 0x30
 8016426:	d0f9      	beq.n	801641c <_strtod_l+0x29c>
 8016428:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 801642c:	2908      	cmp	r1, #8
 801642e:	f63f af75 	bhi.w	801631c <_strtod_l+0x19c>
 8016432:	3a30      	subs	r2, #48	@ 0x30
 8016434:	9209      	str	r2, [sp, #36]	@ 0x24
 8016436:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8016438:	920f      	str	r2, [sp, #60]	@ 0x3c
 801643a:	f04f 080a 	mov.w	r8, #10
 801643e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8016440:	1c56      	adds	r6, r2, #1
 8016442:	9619      	str	r6, [sp, #100]	@ 0x64
 8016444:	7852      	ldrb	r2, [r2, #1]
 8016446:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 801644a:	f1be 0f09 	cmp.w	lr, #9
 801644e:	d939      	bls.n	80164c4 <_strtod_l+0x344>
 8016450:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8016452:	1a76      	subs	r6, r6, r1
 8016454:	2e08      	cmp	r6, #8
 8016456:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 801645a:	dc03      	bgt.n	8016464 <_strtod_l+0x2e4>
 801645c:	9909      	ldr	r1, [sp, #36]	@ 0x24
 801645e:	4588      	cmp	r8, r1
 8016460:	bfa8      	it	ge
 8016462:	4688      	movge	r8, r1
 8016464:	f1bc 0f00 	cmp.w	ip, #0
 8016468:	d001      	beq.n	801646e <_strtod_l+0x2ee>
 801646a:	f1c8 0800 	rsb	r8, r8, #0
 801646e:	2d00      	cmp	r5, #0
 8016470:	d14e      	bne.n	8016510 <_strtod_l+0x390>
 8016472:	9908      	ldr	r1, [sp, #32]
 8016474:	4308      	orrs	r0, r1
 8016476:	f47f aebc 	bne.w	80161f2 <_strtod_l+0x72>
 801647a:	2b00      	cmp	r3, #0
 801647c:	f47f aed4 	bne.w	8016228 <_strtod_l+0xa8>
 8016480:	2a69      	cmp	r2, #105	@ 0x69
 8016482:	d028      	beq.n	80164d6 <_strtod_l+0x356>
 8016484:	dc25      	bgt.n	80164d2 <_strtod_l+0x352>
 8016486:	2a49      	cmp	r2, #73	@ 0x49
 8016488:	d025      	beq.n	80164d6 <_strtod_l+0x356>
 801648a:	2a4e      	cmp	r2, #78	@ 0x4e
 801648c:	f47f aecc 	bne.w	8016228 <_strtod_l+0xa8>
 8016490:	499a      	ldr	r1, [pc, #616]	@ (80166fc <_strtod_l+0x57c>)
 8016492:	a819      	add	r0, sp, #100	@ 0x64
 8016494:	f001 fba4 	bl	8017be0 <__match>
 8016498:	2800      	cmp	r0, #0
 801649a:	f43f aec5 	beq.w	8016228 <_strtod_l+0xa8>
 801649e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80164a0:	781b      	ldrb	r3, [r3, #0]
 80164a2:	2b28      	cmp	r3, #40	@ 0x28
 80164a4:	d12e      	bne.n	8016504 <_strtod_l+0x384>
 80164a6:	4996      	ldr	r1, [pc, #600]	@ (8016700 <_strtod_l+0x580>)
 80164a8:	aa1c      	add	r2, sp, #112	@ 0x70
 80164aa:	a819      	add	r0, sp, #100	@ 0x64
 80164ac:	f001 fbac 	bl	8017c08 <__hexnan>
 80164b0:	2805      	cmp	r0, #5
 80164b2:	d127      	bne.n	8016504 <_strtod_l+0x384>
 80164b4:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80164b6:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 80164ba:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 80164be:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 80164c2:	e696      	b.n	80161f2 <_strtod_l+0x72>
 80164c4:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80164c6:	fb08 2101 	mla	r1, r8, r1, r2
 80164ca:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 80164ce:	9209      	str	r2, [sp, #36]	@ 0x24
 80164d0:	e7b5      	b.n	801643e <_strtod_l+0x2be>
 80164d2:	2a6e      	cmp	r2, #110	@ 0x6e
 80164d4:	e7da      	b.n	801648c <_strtod_l+0x30c>
 80164d6:	498b      	ldr	r1, [pc, #556]	@ (8016704 <_strtod_l+0x584>)
 80164d8:	a819      	add	r0, sp, #100	@ 0x64
 80164da:	f001 fb81 	bl	8017be0 <__match>
 80164de:	2800      	cmp	r0, #0
 80164e0:	f43f aea2 	beq.w	8016228 <_strtod_l+0xa8>
 80164e4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80164e6:	4988      	ldr	r1, [pc, #544]	@ (8016708 <_strtod_l+0x588>)
 80164e8:	3b01      	subs	r3, #1
 80164ea:	a819      	add	r0, sp, #100	@ 0x64
 80164ec:	9319      	str	r3, [sp, #100]	@ 0x64
 80164ee:	f001 fb77 	bl	8017be0 <__match>
 80164f2:	b910      	cbnz	r0, 80164fa <_strtod_l+0x37a>
 80164f4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80164f6:	3301      	adds	r3, #1
 80164f8:	9319      	str	r3, [sp, #100]	@ 0x64
 80164fa:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 8016718 <_strtod_l+0x598>
 80164fe:	f04f 0a00 	mov.w	sl, #0
 8016502:	e676      	b.n	80161f2 <_strtod_l+0x72>
 8016504:	4881      	ldr	r0, [pc, #516]	@ (801670c <_strtod_l+0x58c>)
 8016506:	f001 f8a7 	bl	8017658 <nan>
 801650a:	ec5b ab10 	vmov	sl, fp, d0
 801650e:	e670      	b.n	80161f2 <_strtod_l+0x72>
 8016510:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8016512:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 8016514:	eba8 0303 	sub.w	r3, r8, r3
 8016518:	f1b9 0f00 	cmp.w	r9, #0
 801651c:	bf08      	it	eq
 801651e:	46a9      	moveq	r9, r5
 8016520:	2d10      	cmp	r5, #16
 8016522:	9309      	str	r3, [sp, #36]	@ 0x24
 8016524:	462c      	mov	r4, r5
 8016526:	bfa8      	it	ge
 8016528:	2410      	movge	r4, #16
 801652a:	f7e9 fff3 	bl	8000514 <__aeabi_ui2d>
 801652e:	2d09      	cmp	r5, #9
 8016530:	4682      	mov	sl, r0
 8016532:	468b      	mov	fp, r1
 8016534:	dc13      	bgt.n	801655e <_strtod_l+0x3de>
 8016536:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8016538:	2b00      	cmp	r3, #0
 801653a:	f43f ae5a 	beq.w	80161f2 <_strtod_l+0x72>
 801653e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8016540:	dd78      	ble.n	8016634 <_strtod_l+0x4b4>
 8016542:	2b16      	cmp	r3, #22
 8016544:	dc5f      	bgt.n	8016606 <_strtod_l+0x486>
 8016546:	4972      	ldr	r1, [pc, #456]	@ (8016710 <_strtod_l+0x590>)
 8016548:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 801654c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8016550:	4652      	mov	r2, sl
 8016552:	465b      	mov	r3, fp
 8016554:	f7ea f858 	bl	8000608 <__aeabi_dmul>
 8016558:	4682      	mov	sl, r0
 801655a:	468b      	mov	fp, r1
 801655c:	e649      	b.n	80161f2 <_strtod_l+0x72>
 801655e:	4b6c      	ldr	r3, [pc, #432]	@ (8016710 <_strtod_l+0x590>)
 8016560:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8016564:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8016568:	f7ea f84e 	bl	8000608 <__aeabi_dmul>
 801656c:	4682      	mov	sl, r0
 801656e:	4638      	mov	r0, r7
 8016570:	468b      	mov	fp, r1
 8016572:	f7e9 ffcf 	bl	8000514 <__aeabi_ui2d>
 8016576:	4602      	mov	r2, r0
 8016578:	460b      	mov	r3, r1
 801657a:	4650      	mov	r0, sl
 801657c:	4659      	mov	r1, fp
 801657e:	f7e9 fe8d 	bl	800029c <__adddf3>
 8016582:	2d0f      	cmp	r5, #15
 8016584:	4682      	mov	sl, r0
 8016586:	468b      	mov	fp, r1
 8016588:	ddd5      	ble.n	8016536 <_strtod_l+0x3b6>
 801658a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801658c:	1b2c      	subs	r4, r5, r4
 801658e:	441c      	add	r4, r3
 8016590:	2c00      	cmp	r4, #0
 8016592:	f340 8093 	ble.w	80166bc <_strtod_l+0x53c>
 8016596:	f014 030f 	ands.w	r3, r4, #15
 801659a:	d00a      	beq.n	80165b2 <_strtod_l+0x432>
 801659c:	495c      	ldr	r1, [pc, #368]	@ (8016710 <_strtod_l+0x590>)
 801659e:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80165a2:	4652      	mov	r2, sl
 80165a4:	465b      	mov	r3, fp
 80165a6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80165aa:	f7ea f82d 	bl	8000608 <__aeabi_dmul>
 80165ae:	4682      	mov	sl, r0
 80165b0:	468b      	mov	fp, r1
 80165b2:	f034 040f 	bics.w	r4, r4, #15
 80165b6:	d073      	beq.n	80166a0 <_strtod_l+0x520>
 80165b8:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 80165bc:	dd49      	ble.n	8016652 <_strtod_l+0x4d2>
 80165be:	2400      	movs	r4, #0
 80165c0:	46a0      	mov	r8, r4
 80165c2:	940b      	str	r4, [sp, #44]	@ 0x2c
 80165c4:	46a1      	mov	r9, r4
 80165c6:	9a05      	ldr	r2, [sp, #20]
 80165c8:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 8016718 <_strtod_l+0x598>
 80165cc:	2322      	movs	r3, #34	@ 0x22
 80165ce:	6013      	str	r3, [r2, #0]
 80165d0:	f04f 0a00 	mov.w	sl, #0
 80165d4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80165d6:	2b00      	cmp	r3, #0
 80165d8:	f43f ae0b 	beq.w	80161f2 <_strtod_l+0x72>
 80165dc:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80165de:	9805      	ldr	r0, [sp, #20]
 80165e0:	f7ff f944 	bl	801586c <_Bfree>
 80165e4:	9805      	ldr	r0, [sp, #20]
 80165e6:	4649      	mov	r1, r9
 80165e8:	f7ff f940 	bl	801586c <_Bfree>
 80165ec:	9805      	ldr	r0, [sp, #20]
 80165ee:	4641      	mov	r1, r8
 80165f0:	f7ff f93c 	bl	801586c <_Bfree>
 80165f4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80165f6:	9805      	ldr	r0, [sp, #20]
 80165f8:	f7ff f938 	bl	801586c <_Bfree>
 80165fc:	9805      	ldr	r0, [sp, #20]
 80165fe:	4621      	mov	r1, r4
 8016600:	f7ff f934 	bl	801586c <_Bfree>
 8016604:	e5f5      	b.n	80161f2 <_strtod_l+0x72>
 8016606:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8016608:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 801660c:	4293      	cmp	r3, r2
 801660e:	dbbc      	blt.n	801658a <_strtod_l+0x40a>
 8016610:	4c3f      	ldr	r4, [pc, #252]	@ (8016710 <_strtod_l+0x590>)
 8016612:	f1c5 050f 	rsb	r5, r5, #15
 8016616:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 801661a:	4652      	mov	r2, sl
 801661c:	465b      	mov	r3, fp
 801661e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8016622:	f7e9 fff1 	bl	8000608 <__aeabi_dmul>
 8016626:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8016628:	1b5d      	subs	r5, r3, r5
 801662a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 801662e:	e9d4 2300 	ldrd	r2, r3, [r4]
 8016632:	e78f      	b.n	8016554 <_strtod_l+0x3d4>
 8016634:	3316      	adds	r3, #22
 8016636:	dba8      	blt.n	801658a <_strtod_l+0x40a>
 8016638:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801663a:	eba3 0808 	sub.w	r8, r3, r8
 801663e:	4b34      	ldr	r3, [pc, #208]	@ (8016710 <_strtod_l+0x590>)
 8016640:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 8016644:	e9d8 2300 	ldrd	r2, r3, [r8]
 8016648:	4650      	mov	r0, sl
 801664a:	4659      	mov	r1, fp
 801664c:	f7ea f906 	bl	800085c <__aeabi_ddiv>
 8016650:	e782      	b.n	8016558 <_strtod_l+0x3d8>
 8016652:	2300      	movs	r3, #0
 8016654:	4f2f      	ldr	r7, [pc, #188]	@ (8016714 <_strtod_l+0x594>)
 8016656:	1124      	asrs	r4, r4, #4
 8016658:	4650      	mov	r0, sl
 801665a:	4659      	mov	r1, fp
 801665c:	461e      	mov	r6, r3
 801665e:	2c01      	cmp	r4, #1
 8016660:	dc21      	bgt.n	80166a6 <_strtod_l+0x526>
 8016662:	b10b      	cbz	r3, 8016668 <_strtod_l+0x4e8>
 8016664:	4682      	mov	sl, r0
 8016666:	468b      	mov	fp, r1
 8016668:	492a      	ldr	r1, [pc, #168]	@ (8016714 <_strtod_l+0x594>)
 801666a:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 801666e:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8016672:	4652      	mov	r2, sl
 8016674:	465b      	mov	r3, fp
 8016676:	e9d1 0100 	ldrd	r0, r1, [r1]
 801667a:	f7e9 ffc5 	bl	8000608 <__aeabi_dmul>
 801667e:	4b26      	ldr	r3, [pc, #152]	@ (8016718 <_strtod_l+0x598>)
 8016680:	460a      	mov	r2, r1
 8016682:	400b      	ands	r3, r1
 8016684:	4925      	ldr	r1, [pc, #148]	@ (801671c <_strtod_l+0x59c>)
 8016686:	428b      	cmp	r3, r1
 8016688:	4682      	mov	sl, r0
 801668a:	d898      	bhi.n	80165be <_strtod_l+0x43e>
 801668c:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8016690:	428b      	cmp	r3, r1
 8016692:	bf86      	itte	hi
 8016694:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 8016720 <_strtod_l+0x5a0>
 8016698:	f04f 3aff 	movhi.w	sl, #4294967295
 801669c:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 80166a0:	2300      	movs	r3, #0
 80166a2:	9308      	str	r3, [sp, #32]
 80166a4:	e076      	b.n	8016794 <_strtod_l+0x614>
 80166a6:	07e2      	lsls	r2, r4, #31
 80166a8:	d504      	bpl.n	80166b4 <_strtod_l+0x534>
 80166aa:	e9d7 2300 	ldrd	r2, r3, [r7]
 80166ae:	f7e9 ffab 	bl	8000608 <__aeabi_dmul>
 80166b2:	2301      	movs	r3, #1
 80166b4:	3601      	adds	r6, #1
 80166b6:	1064      	asrs	r4, r4, #1
 80166b8:	3708      	adds	r7, #8
 80166ba:	e7d0      	b.n	801665e <_strtod_l+0x4de>
 80166bc:	d0f0      	beq.n	80166a0 <_strtod_l+0x520>
 80166be:	4264      	negs	r4, r4
 80166c0:	f014 020f 	ands.w	r2, r4, #15
 80166c4:	d00a      	beq.n	80166dc <_strtod_l+0x55c>
 80166c6:	4b12      	ldr	r3, [pc, #72]	@ (8016710 <_strtod_l+0x590>)
 80166c8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80166cc:	4650      	mov	r0, sl
 80166ce:	4659      	mov	r1, fp
 80166d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80166d4:	f7ea f8c2 	bl	800085c <__aeabi_ddiv>
 80166d8:	4682      	mov	sl, r0
 80166da:	468b      	mov	fp, r1
 80166dc:	1124      	asrs	r4, r4, #4
 80166de:	d0df      	beq.n	80166a0 <_strtod_l+0x520>
 80166e0:	2c1f      	cmp	r4, #31
 80166e2:	dd1f      	ble.n	8016724 <_strtod_l+0x5a4>
 80166e4:	2400      	movs	r4, #0
 80166e6:	46a0      	mov	r8, r4
 80166e8:	940b      	str	r4, [sp, #44]	@ 0x2c
 80166ea:	46a1      	mov	r9, r4
 80166ec:	9a05      	ldr	r2, [sp, #20]
 80166ee:	2322      	movs	r3, #34	@ 0x22
 80166f0:	f04f 0a00 	mov.w	sl, #0
 80166f4:	f04f 0b00 	mov.w	fp, #0
 80166f8:	6013      	str	r3, [r2, #0]
 80166fa:	e76b      	b.n	80165d4 <_strtod_l+0x454>
 80166fc:	0801a09d 	.word	0x0801a09d
 8016700:	0801a368 	.word	0x0801a368
 8016704:	0801a095 	.word	0x0801a095
 8016708:	0801a0cc 	.word	0x0801a0cc
 801670c:	0801a205 	.word	0x0801a205
 8016710:	0801a2a0 	.word	0x0801a2a0
 8016714:	0801a278 	.word	0x0801a278
 8016718:	7ff00000 	.word	0x7ff00000
 801671c:	7ca00000 	.word	0x7ca00000
 8016720:	7fefffff 	.word	0x7fefffff
 8016724:	f014 0310 	ands.w	r3, r4, #16
 8016728:	bf18      	it	ne
 801672a:	236a      	movne	r3, #106	@ 0x6a
 801672c:	4ea9      	ldr	r6, [pc, #676]	@ (80169d4 <_strtod_l+0x854>)
 801672e:	9308      	str	r3, [sp, #32]
 8016730:	4650      	mov	r0, sl
 8016732:	4659      	mov	r1, fp
 8016734:	2300      	movs	r3, #0
 8016736:	07e7      	lsls	r7, r4, #31
 8016738:	d504      	bpl.n	8016744 <_strtod_l+0x5c4>
 801673a:	e9d6 2300 	ldrd	r2, r3, [r6]
 801673e:	f7e9 ff63 	bl	8000608 <__aeabi_dmul>
 8016742:	2301      	movs	r3, #1
 8016744:	1064      	asrs	r4, r4, #1
 8016746:	f106 0608 	add.w	r6, r6, #8
 801674a:	d1f4      	bne.n	8016736 <_strtod_l+0x5b6>
 801674c:	b10b      	cbz	r3, 8016752 <_strtod_l+0x5d2>
 801674e:	4682      	mov	sl, r0
 8016750:	468b      	mov	fp, r1
 8016752:	9b08      	ldr	r3, [sp, #32]
 8016754:	b1b3      	cbz	r3, 8016784 <_strtod_l+0x604>
 8016756:	f3cb 520a 	ubfx	r2, fp, #20, #11
 801675a:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 801675e:	2b00      	cmp	r3, #0
 8016760:	4659      	mov	r1, fp
 8016762:	dd0f      	ble.n	8016784 <_strtod_l+0x604>
 8016764:	2b1f      	cmp	r3, #31
 8016766:	dd56      	ble.n	8016816 <_strtod_l+0x696>
 8016768:	2b34      	cmp	r3, #52	@ 0x34
 801676a:	bfde      	ittt	le
 801676c:	f04f 33ff 	movle.w	r3, #4294967295
 8016770:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 8016774:	4093      	lslle	r3, r2
 8016776:	f04f 0a00 	mov.w	sl, #0
 801677a:	bfcc      	ite	gt
 801677c:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8016780:	ea03 0b01 	andle.w	fp, r3, r1
 8016784:	2200      	movs	r2, #0
 8016786:	2300      	movs	r3, #0
 8016788:	4650      	mov	r0, sl
 801678a:	4659      	mov	r1, fp
 801678c:	f7ea f9a4 	bl	8000ad8 <__aeabi_dcmpeq>
 8016790:	2800      	cmp	r0, #0
 8016792:	d1a7      	bne.n	80166e4 <_strtod_l+0x564>
 8016794:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8016796:	9300      	str	r3, [sp, #0]
 8016798:	990c      	ldr	r1, [sp, #48]	@ 0x30
 801679a:	9805      	ldr	r0, [sp, #20]
 801679c:	462b      	mov	r3, r5
 801679e:	464a      	mov	r2, r9
 80167a0:	f7ff f8cc 	bl	801593c <__s2b>
 80167a4:	900b      	str	r0, [sp, #44]	@ 0x2c
 80167a6:	2800      	cmp	r0, #0
 80167a8:	f43f af09 	beq.w	80165be <_strtod_l+0x43e>
 80167ac:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80167ae:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80167b0:	2a00      	cmp	r2, #0
 80167b2:	eba3 0308 	sub.w	r3, r3, r8
 80167b6:	bfa8      	it	ge
 80167b8:	2300      	movge	r3, #0
 80167ba:	9312      	str	r3, [sp, #72]	@ 0x48
 80167bc:	2400      	movs	r4, #0
 80167be:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 80167c2:	9316      	str	r3, [sp, #88]	@ 0x58
 80167c4:	46a0      	mov	r8, r4
 80167c6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80167c8:	9805      	ldr	r0, [sp, #20]
 80167ca:	6859      	ldr	r1, [r3, #4]
 80167cc:	f7ff f80e 	bl	80157ec <_Balloc>
 80167d0:	4681      	mov	r9, r0
 80167d2:	2800      	cmp	r0, #0
 80167d4:	f43f aef7 	beq.w	80165c6 <_strtod_l+0x446>
 80167d8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80167da:	691a      	ldr	r2, [r3, #16]
 80167dc:	3202      	adds	r2, #2
 80167de:	f103 010c 	add.w	r1, r3, #12
 80167e2:	0092      	lsls	r2, r2, #2
 80167e4:	300c      	adds	r0, #12
 80167e6:	f000 ff27 	bl	8017638 <memcpy>
 80167ea:	ec4b ab10 	vmov	d0, sl, fp
 80167ee:	9805      	ldr	r0, [sp, #20]
 80167f0:	aa1c      	add	r2, sp, #112	@ 0x70
 80167f2:	a91b      	add	r1, sp, #108	@ 0x6c
 80167f4:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 80167f8:	f7ff fbd4 	bl	8015fa4 <__d2b>
 80167fc:	901a      	str	r0, [sp, #104]	@ 0x68
 80167fe:	2800      	cmp	r0, #0
 8016800:	f43f aee1 	beq.w	80165c6 <_strtod_l+0x446>
 8016804:	9805      	ldr	r0, [sp, #20]
 8016806:	2101      	movs	r1, #1
 8016808:	f7ff f92e 	bl	8015a68 <__i2b>
 801680c:	4680      	mov	r8, r0
 801680e:	b948      	cbnz	r0, 8016824 <_strtod_l+0x6a4>
 8016810:	f04f 0800 	mov.w	r8, #0
 8016814:	e6d7      	b.n	80165c6 <_strtod_l+0x446>
 8016816:	f04f 32ff 	mov.w	r2, #4294967295
 801681a:	fa02 f303 	lsl.w	r3, r2, r3
 801681e:	ea03 0a0a 	and.w	sl, r3, sl
 8016822:	e7af      	b.n	8016784 <_strtod_l+0x604>
 8016824:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 8016826:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8016828:	2d00      	cmp	r5, #0
 801682a:	bfab      	itete	ge
 801682c:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 801682e:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8016830:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8016832:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 8016834:	bfac      	ite	ge
 8016836:	18ef      	addge	r7, r5, r3
 8016838:	1b5e      	sublt	r6, r3, r5
 801683a:	9b08      	ldr	r3, [sp, #32]
 801683c:	1aed      	subs	r5, r5, r3
 801683e:	4415      	add	r5, r2
 8016840:	4b65      	ldr	r3, [pc, #404]	@ (80169d8 <_strtod_l+0x858>)
 8016842:	3d01      	subs	r5, #1
 8016844:	429d      	cmp	r5, r3
 8016846:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 801684a:	da50      	bge.n	80168ee <_strtod_l+0x76e>
 801684c:	1b5b      	subs	r3, r3, r5
 801684e:	2b1f      	cmp	r3, #31
 8016850:	eba2 0203 	sub.w	r2, r2, r3
 8016854:	f04f 0101 	mov.w	r1, #1
 8016858:	dc3d      	bgt.n	80168d6 <_strtod_l+0x756>
 801685a:	fa01 f303 	lsl.w	r3, r1, r3
 801685e:	9313      	str	r3, [sp, #76]	@ 0x4c
 8016860:	2300      	movs	r3, #0
 8016862:	9310      	str	r3, [sp, #64]	@ 0x40
 8016864:	18bd      	adds	r5, r7, r2
 8016866:	9b08      	ldr	r3, [sp, #32]
 8016868:	42af      	cmp	r7, r5
 801686a:	4416      	add	r6, r2
 801686c:	441e      	add	r6, r3
 801686e:	463b      	mov	r3, r7
 8016870:	bfa8      	it	ge
 8016872:	462b      	movge	r3, r5
 8016874:	42b3      	cmp	r3, r6
 8016876:	bfa8      	it	ge
 8016878:	4633      	movge	r3, r6
 801687a:	2b00      	cmp	r3, #0
 801687c:	bfc2      	ittt	gt
 801687e:	1aed      	subgt	r5, r5, r3
 8016880:	1af6      	subgt	r6, r6, r3
 8016882:	1aff      	subgt	r7, r7, r3
 8016884:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8016886:	2b00      	cmp	r3, #0
 8016888:	dd16      	ble.n	80168b8 <_strtod_l+0x738>
 801688a:	4641      	mov	r1, r8
 801688c:	9805      	ldr	r0, [sp, #20]
 801688e:	461a      	mov	r2, r3
 8016890:	f7ff f9a2 	bl	8015bd8 <__pow5mult>
 8016894:	4680      	mov	r8, r0
 8016896:	2800      	cmp	r0, #0
 8016898:	d0ba      	beq.n	8016810 <_strtod_l+0x690>
 801689a:	4601      	mov	r1, r0
 801689c:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 801689e:	9805      	ldr	r0, [sp, #20]
 80168a0:	f7ff f8f8 	bl	8015a94 <__multiply>
 80168a4:	900a      	str	r0, [sp, #40]	@ 0x28
 80168a6:	2800      	cmp	r0, #0
 80168a8:	f43f ae8d 	beq.w	80165c6 <_strtod_l+0x446>
 80168ac:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80168ae:	9805      	ldr	r0, [sp, #20]
 80168b0:	f7fe ffdc 	bl	801586c <_Bfree>
 80168b4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80168b6:	931a      	str	r3, [sp, #104]	@ 0x68
 80168b8:	2d00      	cmp	r5, #0
 80168ba:	dc1d      	bgt.n	80168f8 <_strtod_l+0x778>
 80168bc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80168be:	2b00      	cmp	r3, #0
 80168c0:	dd23      	ble.n	801690a <_strtod_l+0x78a>
 80168c2:	4649      	mov	r1, r9
 80168c4:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 80168c6:	9805      	ldr	r0, [sp, #20]
 80168c8:	f7ff f986 	bl	8015bd8 <__pow5mult>
 80168cc:	4681      	mov	r9, r0
 80168ce:	b9e0      	cbnz	r0, 801690a <_strtod_l+0x78a>
 80168d0:	f04f 0900 	mov.w	r9, #0
 80168d4:	e677      	b.n	80165c6 <_strtod_l+0x446>
 80168d6:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 80168da:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 80168de:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 80168e2:	35e2      	adds	r5, #226	@ 0xe2
 80168e4:	fa01 f305 	lsl.w	r3, r1, r5
 80168e8:	9310      	str	r3, [sp, #64]	@ 0x40
 80168ea:	9113      	str	r1, [sp, #76]	@ 0x4c
 80168ec:	e7ba      	b.n	8016864 <_strtod_l+0x6e4>
 80168ee:	2300      	movs	r3, #0
 80168f0:	9310      	str	r3, [sp, #64]	@ 0x40
 80168f2:	2301      	movs	r3, #1
 80168f4:	9313      	str	r3, [sp, #76]	@ 0x4c
 80168f6:	e7b5      	b.n	8016864 <_strtod_l+0x6e4>
 80168f8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80168fa:	9805      	ldr	r0, [sp, #20]
 80168fc:	462a      	mov	r2, r5
 80168fe:	f7ff f9c5 	bl	8015c8c <__lshift>
 8016902:	901a      	str	r0, [sp, #104]	@ 0x68
 8016904:	2800      	cmp	r0, #0
 8016906:	d1d9      	bne.n	80168bc <_strtod_l+0x73c>
 8016908:	e65d      	b.n	80165c6 <_strtod_l+0x446>
 801690a:	2e00      	cmp	r6, #0
 801690c:	dd07      	ble.n	801691e <_strtod_l+0x79e>
 801690e:	4649      	mov	r1, r9
 8016910:	9805      	ldr	r0, [sp, #20]
 8016912:	4632      	mov	r2, r6
 8016914:	f7ff f9ba 	bl	8015c8c <__lshift>
 8016918:	4681      	mov	r9, r0
 801691a:	2800      	cmp	r0, #0
 801691c:	d0d8      	beq.n	80168d0 <_strtod_l+0x750>
 801691e:	2f00      	cmp	r7, #0
 8016920:	dd08      	ble.n	8016934 <_strtod_l+0x7b4>
 8016922:	4641      	mov	r1, r8
 8016924:	9805      	ldr	r0, [sp, #20]
 8016926:	463a      	mov	r2, r7
 8016928:	f7ff f9b0 	bl	8015c8c <__lshift>
 801692c:	4680      	mov	r8, r0
 801692e:	2800      	cmp	r0, #0
 8016930:	f43f ae49 	beq.w	80165c6 <_strtod_l+0x446>
 8016934:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8016936:	9805      	ldr	r0, [sp, #20]
 8016938:	464a      	mov	r2, r9
 801693a:	f7ff fa2f 	bl	8015d9c <__mdiff>
 801693e:	4604      	mov	r4, r0
 8016940:	2800      	cmp	r0, #0
 8016942:	f43f ae40 	beq.w	80165c6 <_strtod_l+0x446>
 8016946:	68c3      	ldr	r3, [r0, #12]
 8016948:	930f      	str	r3, [sp, #60]	@ 0x3c
 801694a:	2300      	movs	r3, #0
 801694c:	60c3      	str	r3, [r0, #12]
 801694e:	4641      	mov	r1, r8
 8016950:	f7ff fa08 	bl	8015d64 <__mcmp>
 8016954:	2800      	cmp	r0, #0
 8016956:	da45      	bge.n	80169e4 <_strtod_l+0x864>
 8016958:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801695a:	ea53 030a 	orrs.w	r3, r3, sl
 801695e:	d16b      	bne.n	8016a38 <_strtod_l+0x8b8>
 8016960:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8016964:	2b00      	cmp	r3, #0
 8016966:	d167      	bne.n	8016a38 <_strtod_l+0x8b8>
 8016968:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 801696c:	0d1b      	lsrs	r3, r3, #20
 801696e:	051b      	lsls	r3, r3, #20
 8016970:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8016974:	d960      	bls.n	8016a38 <_strtod_l+0x8b8>
 8016976:	6963      	ldr	r3, [r4, #20]
 8016978:	b913      	cbnz	r3, 8016980 <_strtod_l+0x800>
 801697a:	6923      	ldr	r3, [r4, #16]
 801697c:	2b01      	cmp	r3, #1
 801697e:	dd5b      	ble.n	8016a38 <_strtod_l+0x8b8>
 8016980:	4621      	mov	r1, r4
 8016982:	2201      	movs	r2, #1
 8016984:	9805      	ldr	r0, [sp, #20]
 8016986:	f7ff f981 	bl	8015c8c <__lshift>
 801698a:	4641      	mov	r1, r8
 801698c:	4604      	mov	r4, r0
 801698e:	f7ff f9e9 	bl	8015d64 <__mcmp>
 8016992:	2800      	cmp	r0, #0
 8016994:	dd50      	ble.n	8016a38 <_strtod_l+0x8b8>
 8016996:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 801699a:	9a08      	ldr	r2, [sp, #32]
 801699c:	0d1b      	lsrs	r3, r3, #20
 801699e:	051b      	lsls	r3, r3, #20
 80169a0:	2a00      	cmp	r2, #0
 80169a2:	d06a      	beq.n	8016a7a <_strtod_l+0x8fa>
 80169a4:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 80169a8:	d867      	bhi.n	8016a7a <_strtod_l+0x8fa>
 80169aa:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 80169ae:	f67f ae9d 	bls.w	80166ec <_strtod_l+0x56c>
 80169b2:	4b0a      	ldr	r3, [pc, #40]	@ (80169dc <_strtod_l+0x85c>)
 80169b4:	4650      	mov	r0, sl
 80169b6:	4659      	mov	r1, fp
 80169b8:	2200      	movs	r2, #0
 80169ba:	f7e9 fe25 	bl	8000608 <__aeabi_dmul>
 80169be:	4b08      	ldr	r3, [pc, #32]	@ (80169e0 <_strtod_l+0x860>)
 80169c0:	400b      	ands	r3, r1
 80169c2:	4682      	mov	sl, r0
 80169c4:	468b      	mov	fp, r1
 80169c6:	2b00      	cmp	r3, #0
 80169c8:	f47f ae08 	bne.w	80165dc <_strtod_l+0x45c>
 80169cc:	9a05      	ldr	r2, [sp, #20]
 80169ce:	2322      	movs	r3, #34	@ 0x22
 80169d0:	6013      	str	r3, [r2, #0]
 80169d2:	e603      	b.n	80165dc <_strtod_l+0x45c>
 80169d4:	0801a390 	.word	0x0801a390
 80169d8:	fffffc02 	.word	0xfffffc02
 80169dc:	39500000 	.word	0x39500000
 80169e0:	7ff00000 	.word	0x7ff00000
 80169e4:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 80169e8:	d165      	bne.n	8016ab6 <_strtod_l+0x936>
 80169ea:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 80169ec:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80169f0:	b35a      	cbz	r2, 8016a4a <_strtod_l+0x8ca>
 80169f2:	4a9f      	ldr	r2, [pc, #636]	@ (8016c70 <_strtod_l+0xaf0>)
 80169f4:	4293      	cmp	r3, r2
 80169f6:	d12b      	bne.n	8016a50 <_strtod_l+0x8d0>
 80169f8:	9b08      	ldr	r3, [sp, #32]
 80169fa:	4651      	mov	r1, sl
 80169fc:	b303      	cbz	r3, 8016a40 <_strtod_l+0x8c0>
 80169fe:	4b9d      	ldr	r3, [pc, #628]	@ (8016c74 <_strtod_l+0xaf4>)
 8016a00:	465a      	mov	r2, fp
 8016a02:	4013      	ands	r3, r2
 8016a04:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8016a08:	f04f 32ff 	mov.w	r2, #4294967295
 8016a0c:	d81b      	bhi.n	8016a46 <_strtod_l+0x8c6>
 8016a0e:	0d1b      	lsrs	r3, r3, #20
 8016a10:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8016a14:	fa02 f303 	lsl.w	r3, r2, r3
 8016a18:	4299      	cmp	r1, r3
 8016a1a:	d119      	bne.n	8016a50 <_strtod_l+0x8d0>
 8016a1c:	4b96      	ldr	r3, [pc, #600]	@ (8016c78 <_strtod_l+0xaf8>)
 8016a1e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8016a20:	429a      	cmp	r2, r3
 8016a22:	d102      	bne.n	8016a2a <_strtod_l+0x8aa>
 8016a24:	3101      	adds	r1, #1
 8016a26:	f43f adce 	beq.w	80165c6 <_strtod_l+0x446>
 8016a2a:	4b92      	ldr	r3, [pc, #584]	@ (8016c74 <_strtod_l+0xaf4>)
 8016a2c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8016a2e:	401a      	ands	r2, r3
 8016a30:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 8016a34:	f04f 0a00 	mov.w	sl, #0
 8016a38:	9b08      	ldr	r3, [sp, #32]
 8016a3a:	2b00      	cmp	r3, #0
 8016a3c:	d1b9      	bne.n	80169b2 <_strtod_l+0x832>
 8016a3e:	e5cd      	b.n	80165dc <_strtod_l+0x45c>
 8016a40:	f04f 33ff 	mov.w	r3, #4294967295
 8016a44:	e7e8      	b.n	8016a18 <_strtod_l+0x898>
 8016a46:	4613      	mov	r3, r2
 8016a48:	e7e6      	b.n	8016a18 <_strtod_l+0x898>
 8016a4a:	ea53 030a 	orrs.w	r3, r3, sl
 8016a4e:	d0a2      	beq.n	8016996 <_strtod_l+0x816>
 8016a50:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8016a52:	b1db      	cbz	r3, 8016a8c <_strtod_l+0x90c>
 8016a54:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8016a56:	4213      	tst	r3, r2
 8016a58:	d0ee      	beq.n	8016a38 <_strtod_l+0x8b8>
 8016a5a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8016a5c:	9a08      	ldr	r2, [sp, #32]
 8016a5e:	4650      	mov	r0, sl
 8016a60:	4659      	mov	r1, fp
 8016a62:	b1bb      	cbz	r3, 8016a94 <_strtod_l+0x914>
 8016a64:	f7ff fb6c 	bl	8016140 <sulp>
 8016a68:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8016a6c:	ec53 2b10 	vmov	r2, r3, d0
 8016a70:	f7e9 fc14 	bl	800029c <__adddf3>
 8016a74:	4682      	mov	sl, r0
 8016a76:	468b      	mov	fp, r1
 8016a78:	e7de      	b.n	8016a38 <_strtod_l+0x8b8>
 8016a7a:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8016a7e:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8016a82:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8016a86:	f04f 3aff 	mov.w	sl, #4294967295
 8016a8a:	e7d5      	b.n	8016a38 <_strtod_l+0x8b8>
 8016a8c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8016a8e:	ea13 0f0a 	tst.w	r3, sl
 8016a92:	e7e1      	b.n	8016a58 <_strtod_l+0x8d8>
 8016a94:	f7ff fb54 	bl	8016140 <sulp>
 8016a98:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8016a9c:	ec53 2b10 	vmov	r2, r3, d0
 8016aa0:	f7e9 fbfa 	bl	8000298 <__aeabi_dsub>
 8016aa4:	2200      	movs	r2, #0
 8016aa6:	2300      	movs	r3, #0
 8016aa8:	4682      	mov	sl, r0
 8016aaa:	468b      	mov	fp, r1
 8016aac:	f7ea f814 	bl	8000ad8 <__aeabi_dcmpeq>
 8016ab0:	2800      	cmp	r0, #0
 8016ab2:	d0c1      	beq.n	8016a38 <_strtod_l+0x8b8>
 8016ab4:	e61a      	b.n	80166ec <_strtod_l+0x56c>
 8016ab6:	4641      	mov	r1, r8
 8016ab8:	4620      	mov	r0, r4
 8016aba:	f7ff facb 	bl	8016054 <__ratio>
 8016abe:	ec57 6b10 	vmov	r6, r7, d0
 8016ac2:	2200      	movs	r2, #0
 8016ac4:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8016ac8:	4630      	mov	r0, r6
 8016aca:	4639      	mov	r1, r7
 8016acc:	f7ea f818 	bl	8000b00 <__aeabi_dcmple>
 8016ad0:	2800      	cmp	r0, #0
 8016ad2:	d06f      	beq.n	8016bb4 <_strtod_l+0xa34>
 8016ad4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8016ad6:	2b00      	cmp	r3, #0
 8016ad8:	d17a      	bne.n	8016bd0 <_strtod_l+0xa50>
 8016ada:	f1ba 0f00 	cmp.w	sl, #0
 8016ade:	d158      	bne.n	8016b92 <_strtod_l+0xa12>
 8016ae0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8016ae2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8016ae6:	2b00      	cmp	r3, #0
 8016ae8:	d15a      	bne.n	8016ba0 <_strtod_l+0xa20>
 8016aea:	4b64      	ldr	r3, [pc, #400]	@ (8016c7c <_strtod_l+0xafc>)
 8016aec:	2200      	movs	r2, #0
 8016aee:	4630      	mov	r0, r6
 8016af0:	4639      	mov	r1, r7
 8016af2:	f7e9 fffb 	bl	8000aec <__aeabi_dcmplt>
 8016af6:	2800      	cmp	r0, #0
 8016af8:	d159      	bne.n	8016bae <_strtod_l+0xa2e>
 8016afa:	4630      	mov	r0, r6
 8016afc:	4639      	mov	r1, r7
 8016afe:	4b60      	ldr	r3, [pc, #384]	@ (8016c80 <_strtod_l+0xb00>)
 8016b00:	2200      	movs	r2, #0
 8016b02:	f7e9 fd81 	bl	8000608 <__aeabi_dmul>
 8016b06:	4606      	mov	r6, r0
 8016b08:	460f      	mov	r7, r1
 8016b0a:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 8016b0e:	9606      	str	r6, [sp, #24]
 8016b10:	9307      	str	r3, [sp, #28]
 8016b12:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8016b16:	4d57      	ldr	r5, [pc, #348]	@ (8016c74 <_strtod_l+0xaf4>)
 8016b18:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8016b1c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8016b1e:	401d      	ands	r5, r3
 8016b20:	4b58      	ldr	r3, [pc, #352]	@ (8016c84 <_strtod_l+0xb04>)
 8016b22:	429d      	cmp	r5, r3
 8016b24:	f040 80b2 	bne.w	8016c8c <_strtod_l+0xb0c>
 8016b28:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8016b2a:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 8016b2e:	ec4b ab10 	vmov	d0, sl, fp
 8016b32:	f7ff f9c7 	bl	8015ec4 <__ulp>
 8016b36:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8016b3a:	ec51 0b10 	vmov	r0, r1, d0
 8016b3e:	f7e9 fd63 	bl	8000608 <__aeabi_dmul>
 8016b42:	4652      	mov	r2, sl
 8016b44:	465b      	mov	r3, fp
 8016b46:	f7e9 fba9 	bl	800029c <__adddf3>
 8016b4a:	460b      	mov	r3, r1
 8016b4c:	4949      	ldr	r1, [pc, #292]	@ (8016c74 <_strtod_l+0xaf4>)
 8016b4e:	4a4e      	ldr	r2, [pc, #312]	@ (8016c88 <_strtod_l+0xb08>)
 8016b50:	4019      	ands	r1, r3
 8016b52:	4291      	cmp	r1, r2
 8016b54:	4682      	mov	sl, r0
 8016b56:	d942      	bls.n	8016bde <_strtod_l+0xa5e>
 8016b58:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8016b5a:	4b47      	ldr	r3, [pc, #284]	@ (8016c78 <_strtod_l+0xaf8>)
 8016b5c:	429a      	cmp	r2, r3
 8016b5e:	d103      	bne.n	8016b68 <_strtod_l+0x9e8>
 8016b60:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8016b62:	3301      	adds	r3, #1
 8016b64:	f43f ad2f 	beq.w	80165c6 <_strtod_l+0x446>
 8016b68:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 8016c78 <_strtod_l+0xaf8>
 8016b6c:	f04f 3aff 	mov.w	sl, #4294967295
 8016b70:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8016b72:	9805      	ldr	r0, [sp, #20]
 8016b74:	f7fe fe7a 	bl	801586c <_Bfree>
 8016b78:	9805      	ldr	r0, [sp, #20]
 8016b7a:	4649      	mov	r1, r9
 8016b7c:	f7fe fe76 	bl	801586c <_Bfree>
 8016b80:	9805      	ldr	r0, [sp, #20]
 8016b82:	4641      	mov	r1, r8
 8016b84:	f7fe fe72 	bl	801586c <_Bfree>
 8016b88:	9805      	ldr	r0, [sp, #20]
 8016b8a:	4621      	mov	r1, r4
 8016b8c:	f7fe fe6e 	bl	801586c <_Bfree>
 8016b90:	e619      	b.n	80167c6 <_strtod_l+0x646>
 8016b92:	f1ba 0f01 	cmp.w	sl, #1
 8016b96:	d103      	bne.n	8016ba0 <_strtod_l+0xa20>
 8016b98:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8016b9a:	2b00      	cmp	r3, #0
 8016b9c:	f43f ada6 	beq.w	80166ec <_strtod_l+0x56c>
 8016ba0:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 8016c50 <_strtod_l+0xad0>
 8016ba4:	4f35      	ldr	r7, [pc, #212]	@ (8016c7c <_strtod_l+0xafc>)
 8016ba6:	ed8d 7b06 	vstr	d7, [sp, #24]
 8016baa:	2600      	movs	r6, #0
 8016bac:	e7b1      	b.n	8016b12 <_strtod_l+0x992>
 8016bae:	4f34      	ldr	r7, [pc, #208]	@ (8016c80 <_strtod_l+0xb00>)
 8016bb0:	2600      	movs	r6, #0
 8016bb2:	e7aa      	b.n	8016b0a <_strtod_l+0x98a>
 8016bb4:	4b32      	ldr	r3, [pc, #200]	@ (8016c80 <_strtod_l+0xb00>)
 8016bb6:	4630      	mov	r0, r6
 8016bb8:	4639      	mov	r1, r7
 8016bba:	2200      	movs	r2, #0
 8016bbc:	f7e9 fd24 	bl	8000608 <__aeabi_dmul>
 8016bc0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8016bc2:	4606      	mov	r6, r0
 8016bc4:	460f      	mov	r7, r1
 8016bc6:	2b00      	cmp	r3, #0
 8016bc8:	d09f      	beq.n	8016b0a <_strtod_l+0x98a>
 8016bca:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8016bce:	e7a0      	b.n	8016b12 <_strtod_l+0x992>
 8016bd0:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 8016c58 <_strtod_l+0xad8>
 8016bd4:	ed8d 7b06 	vstr	d7, [sp, #24]
 8016bd8:	ec57 6b17 	vmov	r6, r7, d7
 8016bdc:	e799      	b.n	8016b12 <_strtod_l+0x992>
 8016bde:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 8016be2:	9b08      	ldr	r3, [sp, #32]
 8016be4:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8016be8:	2b00      	cmp	r3, #0
 8016bea:	d1c1      	bne.n	8016b70 <_strtod_l+0x9f0>
 8016bec:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8016bf0:	0d1b      	lsrs	r3, r3, #20
 8016bf2:	051b      	lsls	r3, r3, #20
 8016bf4:	429d      	cmp	r5, r3
 8016bf6:	d1bb      	bne.n	8016b70 <_strtod_l+0x9f0>
 8016bf8:	4630      	mov	r0, r6
 8016bfa:	4639      	mov	r1, r7
 8016bfc:	f7ea f8b4 	bl	8000d68 <__aeabi_d2lz>
 8016c00:	f7e9 fcd4 	bl	80005ac <__aeabi_l2d>
 8016c04:	4602      	mov	r2, r0
 8016c06:	460b      	mov	r3, r1
 8016c08:	4630      	mov	r0, r6
 8016c0a:	4639      	mov	r1, r7
 8016c0c:	f7e9 fb44 	bl	8000298 <__aeabi_dsub>
 8016c10:	460b      	mov	r3, r1
 8016c12:	4602      	mov	r2, r0
 8016c14:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8016c18:	f3cb 0613 	ubfx	r6, fp, #0, #20
 8016c1c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8016c1e:	ea46 060a 	orr.w	r6, r6, sl
 8016c22:	431e      	orrs	r6, r3
 8016c24:	d06f      	beq.n	8016d06 <_strtod_l+0xb86>
 8016c26:	a30e      	add	r3, pc, #56	@ (adr r3, 8016c60 <_strtod_l+0xae0>)
 8016c28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016c2c:	f7e9 ff5e 	bl	8000aec <__aeabi_dcmplt>
 8016c30:	2800      	cmp	r0, #0
 8016c32:	f47f acd3 	bne.w	80165dc <_strtod_l+0x45c>
 8016c36:	a30c      	add	r3, pc, #48	@ (adr r3, 8016c68 <_strtod_l+0xae8>)
 8016c38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016c3c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8016c40:	f7e9 ff72 	bl	8000b28 <__aeabi_dcmpgt>
 8016c44:	2800      	cmp	r0, #0
 8016c46:	d093      	beq.n	8016b70 <_strtod_l+0x9f0>
 8016c48:	e4c8      	b.n	80165dc <_strtod_l+0x45c>
 8016c4a:	bf00      	nop
 8016c4c:	f3af 8000 	nop.w
 8016c50:	00000000 	.word	0x00000000
 8016c54:	bff00000 	.word	0xbff00000
 8016c58:	00000000 	.word	0x00000000
 8016c5c:	3ff00000 	.word	0x3ff00000
 8016c60:	94a03595 	.word	0x94a03595
 8016c64:	3fdfffff 	.word	0x3fdfffff
 8016c68:	35afe535 	.word	0x35afe535
 8016c6c:	3fe00000 	.word	0x3fe00000
 8016c70:	000fffff 	.word	0x000fffff
 8016c74:	7ff00000 	.word	0x7ff00000
 8016c78:	7fefffff 	.word	0x7fefffff
 8016c7c:	3ff00000 	.word	0x3ff00000
 8016c80:	3fe00000 	.word	0x3fe00000
 8016c84:	7fe00000 	.word	0x7fe00000
 8016c88:	7c9fffff 	.word	0x7c9fffff
 8016c8c:	9b08      	ldr	r3, [sp, #32]
 8016c8e:	b323      	cbz	r3, 8016cda <_strtod_l+0xb5a>
 8016c90:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 8016c94:	d821      	bhi.n	8016cda <_strtod_l+0xb5a>
 8016c96:	a328      	add	r3, pc, #160	@ (adr r3, 8016d38 <_strtod_l+0xbb8>)
 8016c98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016c9c:	4630      	mov	r0, r6
 8016c9e:	4639      	mov	r1, r7
 8016ca0:	f7e9 ff2e 	bl	8000b00 <__aeabi_dcmple>
 8016ca4:	b1a0      	cbz	r0, 8016cd0 <_strtod_l+0xb50>
 8016ca6:	4639      	mov	r1, r7
 8016ca8:	4630      	mov	r0, r6
 8016caa:	f7e9 ff85 	bl	8000bb8 <__aeabi_d2uiz>
 8016cae:	2801      	cmp	r0, #1
 8016cb0:	bf38      	it	cc
 8016cb2:	2001      	movcc	r0, #1
 8016cb4:	f7e9 fc2e 	bl	8000514 <__aeabi_ui2d>
 8016cb8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8016cba:	4606      	mov	r6, r0
 8016cbc:	460f      	mov	r7, r1
 8016cbe:	b9fb      	cbnz	r3, 8016d00 <_strtod_l+0xb80>
 8016cc0:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8016cc4:	9014      	str	r0, [sp, #80]	@ 0x50
 8016cc6:	9315      	str	r3, [sp, #84]	@ 0x54
 8016cc8:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 8016ccc:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8016cd0:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8016cd2:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 8016cd6:	1b5b      	subs	r3, r3, r5
 8016cd8:	9311      	str	r3, [sp, #68]	@ 0x44
 8016cda:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8016cde:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 8016ce2:	f7ff f8ef 	bl	8015ec4 <__ulp>
 8016ce6:	4650      	mov	r0, sl
 8016ce8:	ec53 2b10 	vmov	r2, r3, d0
 8016cec:	4659      	mov	r1, fp
 8016cee:	f7e9 fc8b 	bl	8000608 <__aeabi_dmul>
 8016cf2:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8016cf6:	f7e9 fad1 	bl	800029c <__adddf3>
 8016cfa:	4682      	mov	sl, r0
 8016cfc:	468b      	mov	fp, r1
 8016cfe:	e770      	b.n	8016be2 <_strtod_l+0xa62>
 8016d00:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 8016d04:	e7e0      	b.n	8016cc8 <_strtod_l+0xb48>
 8016d06:	a30e      	add	r3, pc, #56	@ (adr r3, 8016d40 <_strtod_l+0xbc0>)
 8016d08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016d0c:	f7e9 feee 	bl	8000aec <__aeabi_dcmplt>
 8016d10:	e798      	b.n	8016c44 <_strtod_l+0xac4>
 8016d12:	2300      	movs	r3, #0
 8016d14:	930e      	str	r3, [sp, #56]	@ 0x38
 8016d16:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8016d18:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8016d1a:	6013      	str	r3, [r2, #0]
 8016d1c:	f7ff ba6d 	b.w	80161fa <_strtod_l+0x7a>
 8016d20:	2a65      	cmp	r2, #101	@ 0x65
 8016d22:	f43f ab68 	beq.w	80163f6 <_strtod_l+0x276>
 8016d26:	2a45      	cmp	r2, #69	@ 0x45
 8016d28:	f43f ab65 	beq.w	80163f6 <_strtod_l+0x276>
 8016d2c:	2301      	movs	r3, #1
 8016d2e:	f7ff bba0 	b.w	8016472 <_strtod_l+0x2f2>
 8016d32:	bf00      	nop
 8016d34:	f3af 8000 	nop.w
 8016d38:	ffc00000 	.word	0xffc00000
 8016d3c:	41dfffff 	.word	0x41dfffff
 8016d40:	94a03595 	.word	0x94a03595
 8016d44:	3fcfffff 	.word	0x3fcfffff

08016d48 <_strtod_r>:
 8016d48:	4b01      	ldr	r3, [pc, #4]	@ (8016d50 <_strtod_r+0x8>)
 8016d4a:	f7ff ba19 	b.w	8016180 <_strtod_l>
 8016d4e:	bf00      	nop
 8016d50:	2000029c 	.word	0x2000029c

08016d54 <_strtol_l.isra.0>:
 8016d54:	2b24      	cmp	r3, #36	@ 0x24
 8016d56:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8016d5a:	4686      	mov	lr, r0
 8016d5c:	4690      	mov	r8, r2
 8016d5e:	d801      	bhi.n	8016d64 <_strtol_l.isra.0+0x10>
 8016d60:	2b01      	cmp	r3, #1
 8016d62:	d106      	bne.n	8016d72 <_strtol_l.isra.0+0x1e>
 8016d64:	f7fd fe6c 	bl	8014a40 <__errno>
 8016d68:	2316      	movs	r3, #22
 8016d6a:	6003      	str	r3, [r0, #0]
 8016d6c:	2000      	movs	r0, #0
 8016d6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8016d72:	4834      	ldr	r0, [pc, #208]	@ (8016e44 <_strtol_l.isra.0+0xf0>)
 8016d74:	460d      	mov	r5, r1
 8016d76:	462a      	mov	r2, r5
 8016d78:	f815 4b01 	ldrb.w	r4, [r5], #1
 8016d7c:	5d06      	ldrb	r6, [r0, r4]
 8016d7e:	f016 0608 	ands.w	r6, r6, #8
 8016d82:	d1f8      	bne.n	8016d76 <_strtol_l.isra.0+0x22>
 8016d84:	2c2d      	cmp	r4, #45	@ 0x2d
 8016d86:	d110      	bne.n	8016daa <_strtol_l.isra.0+0x56>
 8016d88:	782c      	ldrb	r4, [r5, #0]
 8016d8a:	2601      	movs	r6, #1
 8016d8c:	1c95      	adds	r5, r2, #2
 8016d8e:	f033 0210 	bics.w	r2, r3, #16
 8016d92:	d115      	bne.n	8016dc0 <_strtol_l.isra.0+0x6c>
 8016d94:	2c30      	cmp	r4, #48	@ 0x30
 8016d96:	d10d      	bne.n	8016db4 <_strtol_l.isra.0+0x60>
 8016d98:	782a      	ldrb	r2, [r5, #0]
 8016d9a:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8016d9e:	2a58      	cmp	r2, #88	@ 0x58
 8016da0:	d108      	bne.n	8016db4 <_strtol_l.isra.0+0x60>
 8016da2:	786c      	ldrb	r4, [r5, #1]
 8016da4:	3502      	adds	r5, #2
 8016da6:	2310      	movs	r3, #16
 8016da8:	e00a      	b.n	8016dc0 <_strtol_l.isra.0+0x6c>
 8016daa:	2c2b      	cmp	r4, #43	@ 0x2b
 8016dac:	bf04      	itt	eq
 8016dae:	782c      	ldrbeq	r4, [r5, #0]
 8016db0:	1c95      	addeq	r5, r2, #2
 8016db2:	e7ec      	b.n	8016d8e <_strtol_l.isra.0+0x3a>
 8016db4:	2b00      	cmp	r3, #0
 8016db6:	d1f6      	bne.n	8016da6 <_strtol_l.isra.0+0x52>
 8016db8:	2c30      	cmp	r4, #48	@ 0x30
 8016dba:	bf14      	ite	ne
 8016dbc:	230a      	movne	r3, #10
 8016dbe:	2308      	moveq	r3, #8
 8016dc0:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8016dc4:	f10c 3cff 	add.w	ip, ip, #4294967295
 8016dc8:	2200      	movs	r2, #0
 8016dca:	fbbc f9f3 	udiv	r9, ip, r3
 8016dce:	4610      	mov	r0, r2
 8016dd0:	fb03 ca19 	mls	sl, r3, r9, ip
 8016dd4:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8016dd8:	2f09      	cmp	r7, #9
 8016dda:	d80f      	bhi.n	8016dfc <_strtol_l.isra.0+0xa8>
 8016ddc:	463c      	mov	r4, r7
 8016dde:	42a3      	cmp	r3, r4
 8016de0:	dd1b      	ble.n	8016e1a <_strtol_l.isra.0+0xc6>
 8016de2:	1c57      	adds	r7, r2, #1
 8016de4:	d007      	beq.n	8016df6 <_strtol_l.isra.0+0xa2>
 8016de6:	4581      	cmp	r9, r0
 8016de8:	d314      	bcc.n	8016e14 <_strtol_l.isra.0+0xc0>
 8016dea:	d101      	bne.n	8016df0 <_strtol_l.isra.0+0x9c>
 8016dec:	45a2      	cmp	sl, r4
 8016dee:	db11      	blt.n	8016e14 <_strtol_l.isra.0+0xc0>
 8016df0:	fb00 4003 	mla	r0, r0, r3, r4
 8016df4:	2201      	movs	r2, #1
 8016df6:	f815 4b01 	ldrb.w	r4, [r5], #1
 8016dfa:	e7eb      	b.n	8016dd4 <_strtol_l.isra.0+0x80>
 8016dfc:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8016e00:	2f19      	cmp	r7, #25
 8016e02:	d801      	bhi.n	8016e08 <_strtol_l.isra.0+0xb4>
 8016e04:	3c37      	subs	r4, #55	@ 0x37
 8016e06:	e7ea      	b.n	8016dde <_strtol_l.isra.0+0x8a>
 8016e08:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8016e0c:	2f19      	cmp	r7, #25
 8016e0e:	d804      	bhi.n	8016e1a <_strtol_l.isra.0+0xc6>
 8016e10:	3c57      	subs	r4, #87	@ 0x57
 8016e12:	e7e4      	b.n	8016dde <_strtol_l.isra.0+0x8a>
 8016e14:	f04f 32ff 	mov.w	r2, #4294967295
 8016e18:	e7ed      	b.n	8016df6 <_strtol_l.isra.0+0xa2>
 8016e1a:	1c53      	adds	r3, r2, #1
 8016e1c:	d108      	bne.n	8016e30 <_strtol_l.isra.0+0xdc>
 8016e1e:	2322      	movs	r3, #34	@ 0x22
 8016e20:	f8ce 3000 	str.w	r3, [lr]
 8016e24:	4660      	mov	r0, ip
 8016e26:	f1b8 0f00 	cmp.w	r8, #0
 8016e2a:	d0a0      	beq.n	8016d6e <_strtol_l.isra.0+0x1a>
 8016e2c:	1e69      	subs	r1, r5, #1
 8016e2e:	e006      	b.n	8016e3e <_strtol_l.isra.0+0xea>
 8016e30:	b106      	cbz	r6, 8016e34 <_strtol_l.isra.0+0xe0>
 8016e32:	4240      	negs	r0, r0
 8016e34:	f1b8 0f00 	cmp.w	r8, #0
 8016e38:	d099      	beq.n	8016d6e <_strtol_l.isra.0+0x1a>
 8016e3a:	2a00      	cmp	r2, #0
 8016e3c:	d1f6      	bne.n	8016e2c <_strtol_l.isra.0+0xd8>
 8016e3e:	f8c8 1000 	str.w	r1, [r8]
 8016e42:	e794      	b.n	8016d6e <_strtol_l.isra.0+0x1a>
 8016e44:	0801a3b9 	.word	0x0801a3b9

08016e48 <_strtol_r>:
 8016e48:	f7ff bf84 	b.w	8016d54 <_strtol_l.isra.0>

08016e4c <__ssputs_r>:
 8016e4c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8016e50:	688e      	ldr	r6, [r1, #8]
 8016e52:	461f      	mov	r7, r3
 8016e54:	42be      	cmp	r6, r7
 8016e56:	680b      	ldr	r3, [r1, #0]
 8016e58:	4682      	mov	sl, r0
 8016e5a:	460c      	mov	r4, r1
 8016e5c:	4690      	mov	r8, r2
 8016e5e:	d82d      	bhi.n	8016ebc <__ssputs_r+0x70>
 8016e60:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8016e64:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8016e68:	d026      	beq.n	8016eb8 <__ssputs_r+0x6c>
 8016e6a:	6965      	ldr	r5, [r4, #20]
 8016e6c:	6909      	ldr	r1, [r1, #16]
 8016e6e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8016e72:	eba3 0901 	sub.w	r9, r3, r1
 8016e76:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8016e7a:	1c7b      	adds	r3, r7, #1
 8016e7c:	444b      	add	r3, r9
 8016e7e:	106d      	asrs	r5, r5, #1
 8016e80:	429d      	cmp	r5, r3
 8016e82:	bf38      	it	cc
 8016e84:	461d      	movcc	r5, r3
 8016e86:	0553      	lsls	r3, r2, #21
 8016e88:	d527      	bpl.n	8016eda <__ssputs_r+0x8e>
 8016e8a:	4629      	mov	r1, r5
 8016e8c:	f7fc fc24 	bl	80136d8 <_malloc_r>
 8016e90:	4606      	mov	r6, r0
 8016e92:	b360      	cbz	r0, 8016eee <__ssputs_r+0xa2>
 8016e94:	6921      	ldr	r1, [r4, #16]
 8016e96:	464a      	mov	r2, r9
 8016e98:	f000 fbce 	bl	8017638 <memcpy>
 8016e9c:	89a3      	ldrh	r3, [r4, #12]
 8016e9e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8016ea2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8016ea6:	81a3      	strh	r3, [r4, #12]
 8016ea8:	6126      	str	r6, [r4, #16]
 8016eaa:	6165      	str	r5, [r4, #20]
 8016eac:	444e      	add	r6, r9
 8016eae:	eba5 0509 	sub.w	r5, r5, r9
 8016eb2:	6026      	str	r6, [r4, #0]
 8016eb4:	60a5      	str	r5, [r4, #8]
 8016eb6:	463e      	mov	r6, r7
 8016eb8:	42be      	cmp	r6, r7
 8016eba:	d900      	bls.n	8016ebe <__ssputs_r+0x72>
 8016ebc:	463e      	mov	r6, r7
 8016ebe:	6820      	ldr	r0, [r4, #0]
 8016ec0:	4632      	mov	r2, r6
 8016ec2:	4641      	mov	r1, r8
 8016ec4:	f000 fb6a 	bl	801759c <memmove>
 8016ec8:	68a3      	ldr	r3, [r4, #8]
 8016eca:	1b9b      	subs	r3, r3, r6
 8016ecc:	60a3      	str	r3, [r4, #8]
 8016ece:	6823      	ldr	r3, [r4, #0]
 8016ed0:	4433      	add	r3, r6
 8016ed2:	6023      	str	r3, [r4, #0]
 8016ed4:	2000      	movs	r0, #0
 8016ed6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8016eda:	462a      	mov	r2, r5
 8016edc:	f000 ff41 	bl	8017d62 <_realloc_r>
 8016ee0:	4606      	mov	r6, r0
 8016ee2:	2800      	cmp	r0, #0
 8016ee4:	d1e0      	bne.n	8016ea8 <__ssputs_r+0x5c>
 8016ee6:	6921      	ldr	r1, [r4, #16]
 8016ee8:	4650      	mov	r0, sl
 8016eea:	f7fe fc35 	bl	8015758 <_free_r>
 8016eee:	230c      	movs	r3, #12
 8016ef0:	f8ca 3000 	str.w	r3, [sl]
 8016ef4:	89a3      	ldrh	r3, [r4, #12]
 8016ef6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8016efa:	81a3      	strh	r3, [r4, #12]
 8016efc:	f04f 30ff 	mov.w	r0, #4294967295
 8016f00:	e7e9      	b.n	8016ed6 <__ssputs_r+0x8a>
	...

08016f04 <_svfiprintf_r>:
 8016f04:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016f08:	4698      	mov	r8, r3
 8016f0a:	898b      	ldrh	r3, [r1, #12]
 8016f0c:	061b      	lsls	r3, r3, #24
 8016f0e:	b09d      	sub	sp, #116	@ 0x74
 8016f10:	4607      	mov	r7, r0
 8016f12:	460d      	mov	r5, r1
 8016f14:	4614      	mov	r4, r2
 8016f16:	d510      	bpl.n	8016f3a <_svfiprintf_r+0x36>
 8016f18:	690b      	ldr	r3, [r1, #16]
 8016f1a:	b973      	cbnz	r3, 8016f3a <_svfiprintf_r+0x36>
 8016f1c:	2140      	movs	r1, #64	@ 0x40
 8016f1e:	f7fc fbdb 	bl	80136d8 <_malloc_r>
 8016f22:	6028      	str	r0, [r5, #0]
 8016f24:	6128      	str	r0, [r5, #16]
 8016f26:	b930      	cbnz	r0, 8016f36 <_svfiprintf_r+0x32>
 8016f28:	230c      	movs	r3, #12
 8016f2a:	603b      	str	r3, [r7, #0]
 8016f2c:	f04f 30ff 	mov.w	r0, #4294967295
 8016f30:	b01d      	add	sp, #116	@ 0x74
 8016f32:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016f36:	2340      	movs	r3, #64	@ 0x40
 8016f38:	616b      	str	r3, [r5, #20]
 8016f3a:	2300      	movs	r3, #0
 8016f3c:	9309      	str	r3, [sp, #36]	@ 0x24
 8016f3e:	2320      	movs	r3, #32
 8016f40:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8016f44:	f8cd 800c 	str.w	r8, [sp, #12]
 8016f48:	2330      	movs	r3, #48	@ 0x30
 8016f4a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80170e8 <_svfiprintf_r+0x1e4>
 8016f4e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8016f52:	f04f 0901 	mov.w	r9, #1
 8016f56:	4623      	mov	r3, r4
 8016f58:	469a      	mov	sl, r3
 8016f5a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8016f5e:	b10a      	cbz	r2, 8016f64 <_svfiprintf_r+0x60>
 8016f60:	2a25      	cmp	r2, #37	@ 0x25
 8016f62:	d1f9      	bne.n	8016f58 <_svfiprintf_r+0x54>
 8016f64:	ebba 0b04 	subs.w	fp, sl, r4
 8016f68:	d00b      	beq.n	8016f82 <_svfiprintf_r+0x7e>
 8016f6a:	465b      	mov	r3, fp
 8016f6c:	4622      	mov	r2, r4
 8016f6e:	4629      	mov	r1, r5
 8016f70:	4638      	mov	r0, r7
 8016f72:	f7ff ff6b 	bl	8016e4c <__ssputs_r>
 8016f76:	3001      	adds	r0, #1
 8016f78:	f000 80a7 	beq.w	80170ca <_svfiprintf_r+0x1c6>
 8016f7c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8016f7e:	445a      	add	r2, fp
 8016f80:	9209      	str	r2, [sp, #36]	@ 0x24
 8016f82:	f89a 3000 	ldrb.w	r3, [sl]
 8016f86:	2b00      	cmp	r3, #0
 8016f88:	f000 809f 	beq.w	80170ca <_svfiprintf_r+0x1c6>
 8016f8c:	2300      	movs	r3, #0
 8016f8e:	f04f 32ff 	mov.w	r2, #4294967295
 8016f92:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8016f96:	f10a 0a01 	add.w	sl, sl, #1
 8016f9a:	9304      	str	r3, [sp, #16]
 8016f9c:	9307      	str	r3, [sp, #28]
 8016f9e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8016fa2:	931a      	str	r3, [sp, #104]	@ 0x68
 8016fa4:	4654      	mov	r4, sl
 8016fa6:	2205      	movs	r2, #5
 8016fa8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8016fac:	484e      	ldr	r0, [pc, #312]	@ (80170e8 <_svfiprintf_r+0x1e4>)
 8016fae:	f7e9 f917 	bl	80001e0 <memchr>
 8016fb2:	9a04      	ldr	r2, [sp, #16]
 8016fb4:	b9d8      	cbnz	r0, 8016fee <_svfiprintf_r+0xea>
 8016fb6:	06d0      	lsls	r0, r2, #27
 8016fb8:	bf44      	itt	mi
 8016fba:	2320      	movmi	r3, #32
 8016fbc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8016fc0:	0711      	lsls	r1, r2, #28
 8016fc2:	bf44      	itt	mi
 8016fc4:	232b      	movmi	r3, #43	@ 0x2b
 8016fc6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8016fca:	f89a 3000 	ldrb.w	r3, [sl]
 8016fce:	2b2a      	cmp	r3, #42	@ 0x2a
 8016fd0:	d015      	beq.n	8016ffe <_svfiprintf_r+0xfa>
 8016fd2:	9a07      	ldr	r2, [sp, #28]
 8016fd4:	4654      	mov	r4, sl
 8016fd6:	2000      	movs	r0, #0
 8016fd8:	f04f 0c0a 	mov.w	ip, #10
 8016fdc:	4621      	mov	r1, r4
 8016fde:	f811 3b01 	ldrb.w	r3, [r1], #1
 8016fe2:	3b30      	subs	r3, #48	@ 0x30
 8016fe4:	2b09      	cmp	r3, #9
 8016fe6:	d94b      	bls.n	8017080 <_svfiprintf_r+0x17c>
 8016fe8:	b1b0      	cbz	r0, 8017018 <_svfiprintf_r+0x114>
 8016fea:	9207      	str	r2, [sp, #28]
 8016fec:	e014      	b.n	8017018 <_svfiprintf_r+0x114>
 8016fee:	eba0 0308 	sub.w	r3, r0, r8
 8016ff2:	fa09 f303 	lsl.w	r3, r9, r3
 8016ff6:	4313      	orrs	r3, r2
 8016ff8:	9304      	str	r3, [sp, #16]
 8016ffa:	46a2      	mov	sl, r4
 8016ffc:	e7d2      	b.n	8016fa4 <_svfiprintf_r+0xa0>
 8016ffe:	9b03      	ldr	r3, [sp, #12]
 8017000:	1d19      	adds	r1, r3, #4
 8017002:	681b      	ldr	r3, [r3, #0]
 8017004:	9103      	str	r1, [sp, #12]
 8017006:	2b00      	cmp	r3, #0
 8017008:	bfbb      	ittet	lt
 801700a:	425b      	neglt	r3, r3
 801700c:	f042 0202 	orrlt.w	r2, r2, #2
 8017010:	9307      	strge	r3, [sp, #28]
 8017012:	9307      	strlt	r3, [sp, #28]
 8017014:	bfb8      	it	lt
 8017016:	9204      	strlt	r2, [sp, #16]
 8017018:	7823      	ldrb	r3, [r4, #0]
 801701a:	2b2e      	cmp	r3, #46	@ 0x2e
 801701c:	d10a      	bne.n	8017034 <_svfiprintf_r+0x130>
 801701e:	7863      	ldrb	r3, [r4, #1]
 8017020:	2b2a      	cmp	r3, #42	@ 0x2a
 8017022:	d132      	bne.n	801708a <_svfiprintf_r+0x186>
 8017024:	9b03      	ldr	r3, [sp, #12]
 8017026:	1d1a      	adds	r2, r3, #4
 8017028:	681b      	ldr	r3, [r3, #0]
 801702a:	9203      	str	r2, [sp, #12]
 801702c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8017030:	3402      	adds	r4, #2
 8017032:	9305      	str	r3, [sp, #20]
 8017034:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80170f8 <_svfiprintf_r+0x1f4>
 8017038:	7821      	ldrb	r1, [r4, #0]
 801703a:	2203      	movs	r2, #3
 801703c:	4650      	mov	r0, sl
 801703e:	f7e9 f8cf 	bl	80001e0 <memchr>
 8017042:	b138      	cbz	r0, 8017054 <_svfiprintf_r+0x150>
 8017044:	9b04      	ldr	r3, [sp, #16]
 8017046:	eba0 000a 	sub.w	r0, r0, sl
 801704a:	2240      	movs	r2, #64	@ 0x40
 801704c:	4082      	lsls	r2, r0
 801704e:	4313      	orrs	r3, r2
 8017050:	3401      	adds	r4, #1
 8017052:	9304      	str	r3, [sp, #16]
 8017054:	f814 1b01 	ldrb.w	r1, [r4], #1
 8017058:	4824      	ldr	r0, [pc, #144]	@ (80170ec <_svfiprintf_r+0x1e8>)
 801705a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801705e:	2206      	movs	r2, #6
 8017060:	f7e9 f8be 	bl	80001e0 <memchr>
 8017064:	2800      	cmp	r0, #0
 8017066:	d036      	beq.n	80170d6 <_svfiprintf_r+0x1d2>
 8017068:	4b21      	ldr	r3, [pc, #132]	@ (80170f0 <_svfiprintf_r+0x1ec>)
 801706a:	bb1b      	cbnz	r3, 80170b4 <_svfiprintf_r+0x1b0>
 801706c:	9b03      	ldr	r3, [sp, #12]
 801706e:	3307      	adds	r3, #7
 8017070:	f023 0307 	bic.w	r3, r3, #7
 8017074:	3308      	adds	r3, #8
 8017076:	9303      	str	r3, [sp, #12]
 8017078:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801707a:	4433      	add	r3, r6
 801707c:	9309      	str	r3, [sp, #36]	@ 0x24
 801707e:	e76a      	b.n	8016f56 <_svfiprintf_r+0x52>
 8017080:	fb0c 3202 	mla	r2, ip, r2, r3
 8017084:	460c      	mov	r4, r1
 8017086:	2001      	movs	r0, #1
 8017088:	e7a8      	b.n	8016fdc <_svfiprintf_r+0xd8>
 801708a:	2300      	movs	r3, #0
 801708c:	3401      	adds	r4, #1
 801708e:	9305      	str	r3, [sp, #20]
 8017090:	4619      	mov	r1, r3
 8017092:	f04f 0c0a 	mov.w	ip, #10
 8017096:	4620      	mov	r0, r4
 8017098:	f810 2b01 	ldrb.w	r2, [r0], #1
 801709c:	3a30      	subs	r2, #48	@ 0x30
 801709e:	2a09      	cmp	r2, #9
 80170a0:	d903      	bls.n	80170aa <_svfiprintf_r+0x1a6>
 80170a2:	2b00      	cmp	r3, #0
 80170a4:	d0c6      	beq.n	8017034 <_svfiprintf_r+0x130>
 80170a6:	9105      	str	r1, [sp, #20]
 80170a8:	e7c4      	b.n	8017034 <_svfiprintf_r+0x130>
 80170aa:	fb0c 2101 	mla	r1, ip, r1, r2
 80170ae:	4604      	mov	r4, r0
 80170b0:	2301      	movs	r3, #1
 80170b2:	e7f0      	b.n	8017096 <_svfiprintf_r+0x192>
 80170b4:	ab03      	add	r3, sp, #12
 80170b6:	9300      	str	r3, [sp, #0]
 80170b8:	462a      	mov	r2, r5
 80170ba:	4b0e      	ldr	r3, [pc, #56]	@ (80170f4 <_svfiprintf_r+0x1f0>)
 80170bc:	a904      	add	r1, sp, #16
 80170be:	4638      	mov	r0, r7
 80170c0:	f7fc fc36 	bl	8013930 <_printf_float>
 80170c4:	1c42      	adds	r2, r0, #1
 80170c6:	4606      	mov	r6, r0
 80170c8:	d1d6      	bne.n	8017078 <_svfiprintf_r+0x174>
 80170ca:	89ab      	ldrh	r3, [r5, #12]
 80170cc:	065b      	lsls	r3, r3, #25
 80170ce:	f53f af2d 	bmi.w	8016f2c <_svfiprintf_r+0x28>
 80170d2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80170d4:	e72c      	b.n	8016f30 <_svfiprintf_r+0x2c>
 80170d6:	ab03      	add	r3, sp, #12
 80170d8:	9300      	str	r3, [sp, #0]
 80170da:	462a      	mov	r2, r5
 80170dc:	4b05      	ldr	r3, [pc, #20]	@ (80170f4 <_svfiprintf_r+0x1f0>)
 80170de:	a904      	add	r1, sp, #16
 80170e0:	4638      	mov	r0, r7
 80170e2:	f7fc febd 	bl	8013e60 <_printf_i>
 80170e6:	e7ed      	b.n	80170c4 <_svfiprintf_r+0x1c0>
 80170e8:	0801a1b1 	.word	0x0801a1b1
 80170ec:	0801a1bb 	.word	0x0801a1bb
 80170f0:	08013931 	.word	0x08013931
 80170f4:	08016e4d 	.word	0x08016e4d
 80170f8:	0801a1b7 	.word	0x0801a1b7

080170fc <__sfputc_r>:
 80170fc:	6893      	ldr	r3, [r2, #8]
 80170fe:	3b01      	subs	r3, #1
 8017100:	2b00      	cmp	r3, #0
 8017102:	b410      	push	{r4}
 8017104:	6093      	str	r3, [r2, #8]
 8017106:	da08      	bge.n	801711a <__sfputc_r+0x1e>
 8017108:	6994      	ldr	r4, [r2, #24]
 801710a:	42a3      	cmp	r3, r4
 801710c:	db01      	blt.n	8017112 <__sfputc_r+0x16>
 801710e:	290a      	cmp	r1, #10
 8017110:	d103      	bne.n	801711a <__sfputc_r+0x1e>
 8017112:	f85d 4b04 	ldr.w	r4, [sp], #4
 8017116:	f7fd bb9c 	b.w	8014852 <__swbuf_r>
 801711a:	6813      	ldr	r3, [r2, #0]
 801711c:	1c58      	adds	r0, r3, #1
 801711e:	6010      	str	r0, [r2, #0]
 8017120:	7019      	strb	r1, [r3, #0]
 8017122:	4608      	mov	r0, r1
 8017124:	f85d 4b04 	ldr.w	r4, [sp], #4
 8017128:	4770      	bx	lr

0801712a <__sfputs_r>:
 801712a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801712c:	4606      	mov	r6, r0
 801712e:	460f      	mov	r7, r1
 8017130:	4614      	mov	r4, r2
 8017132:	18d5      	adds	r5, r2, r3
 8017134:	42ac      	cmp	r4, r5
 8017136:	d101      	bne.n	801713c <__sfputs_r+0x12>
 8017138:	2000      	movs	r0, #0
 801713a:	e007      	b.n	801714c <__sfputs_r+0x22>
 801713c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8017140:	463a      	mov	r2, r7
 8017142:	4630      	mov	r0, r6
 8017144:	f7ff ffda 	bl	80170fc <__sfputc_r>
 8017148:	1c43      	adds	r3, r0, #1
 801714a:	d1f3      	bne.n	8017134 <__sfputs_r+0xa>
 801714c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08017150 <_vfiprintf_r>:
 8017150:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017154:	460d      	mov	r5, r1
 8017156:	b09d      	sub	sp, #116	@ 0x74
 8017158:	4614      	mov	r4, r2
 801715a:	4698      	mov	r8, r3
 801715c:	4606      	mov	r6, r0
 801715e:	b118      	cbz	r0, 8017168 <_vfiprintf_r+0x18>
 8017160:	6a03      	ldr	r3, [r0, #32]
 8017162:	b90b      	cbnz	r3, 8017168 <_vfiprintf_r+0x18>
 8017164:	f7fd fa34 	bl	80145d0 <__sinit>
 8017168:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801716a:	07d9      	lsls	r1, r3, #31
 801716c:	d405      	bmi.n	801717a <_vfiprintf_r+0x2a>
 801716e:	89ab      	ldrh	r3, [r5, #12]
 8017170:	059a      	lsls	r2, r3, #22
 8017172:	d402      	bmi.n	801717a <_vfiprintf_r+0x2a>
 8017174:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8017176:	f7fd fc8e 	bl	8014a96 <__retarget_lock_acquire_recursive>
 801717a:	89ab      	ldrh	r3, [r5, #12]
 801717c:	071b      	lsls	r3, r3, #28
 801717e:	d501      	bpl.n	8017184 <_vfiprintf_r+0x34>
 8017180:	692b      	ldr	r3, [r5, #16]
 8017182:	b99b      	cbnz	r3, 80171ac <_vfiprintf_r+0x5c>
 8017184:	4629      	mov	r1, r5
 8017186:	4630      	mov	r0, r6
 8017188:	f7fd fba2 	bl	80148d0 <__swsetup_r>
 801718c:	b170      	cbz	r0, 80171ac <_vfiprintf_r+0x5c>
 801718e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8017190:	07dc      	lsls	r4, r3, #31
 8017192:	d504      	bpl.n	801719e <_vfiprintf_r+0x4e>
 8017194:	f04f 30ff 	mov.w	r0, #4294967295
 8017198:	b01d      	add	sp, #116	@ 0x74
 801719a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801719e:	89ab      	ldrh	r3, [r5, #12]
 80171a0:	0598      	lsls	r0, r3, #22
 80171a2:	d4f7      	bmi.n	8017194 <_vfiprintf_r+0x44>
 80171a4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80171a6:	f7fd fc77 	bl	8014a98 <__retarget_lock_release_recursive>
 80171aa:	e7f3      	b.n	8017194 <_vfiprintf_r+0x44>
 80171ac:	2300      	movs	r3, #0
 80171ae:	9309      	str	r3, [sp, #36]	@ 0x24
 80171b0:	2320      	movs	r3, #32
 80171b2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80171b6:	f8cd 800c 	str.w	r8, [sp, #12]
 80171ba:	2330      	movs	r3, #48	@ 0x30
 80171bc:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 801736c <_vfiprintf_r+0x21c>
 80171c0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80171c4:	f04f 0901 	mov.w	r9, #1
 80171c8:	4623      	mov	r3, r4
 80171ca:	469a      	mov	sl, r3
 80171cc:	f813 2b01 	ldrb.w	r2, [r3], #1
 80171d0:	b10a      	cbz	r2, 80171d6 <_vfiprintf_r+0x86>
 80171d2:	2a25      	cmp	r2, #37	@ 0x25
 80171d4:	d1f9      	bne.n	80171ca <_vfiprintf_r+0x7a>
 80171d6:	ebba 0b04 	subs.w	fp, sl, r4
 80171da:	d00b      	beq.n	80171f4 <_vfiprintf_r+0xa4>
 80171dc:	465b      	mov	r3, fp
 80171de:	4622      	mov	r2, r4
 80171e0:	4629      	mov	r1, r5
 80171e2:	4630      	mov	r0, r6
 80171e4:	f7ff ffa1 	bl	801712a <__sfputs_r>
 80171e8:	3001      	adds	r0, #1
 80171ea:	f000 80a7 	beq.w	801733c <_vfiprintf_r+0x1ec>
 80171ee:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80171f0:	445a      	add	r2, fp
 80171f2:	9209      	str	r2, [sp, #36]	@ 0x24
 80171f4:	f89a 3000 	ldrb.w	r3, [sl]
 80171f8:	2b00      	cmp	r3, #0
 80171fa:	f000 809f 	beq.w	801733c <_vfiprintf_r+0x1ec>
 80171fe:	2300      	movs	r3, #0
 8017200:	f04f 32ff 	mov.w	r2, #4294967295
 8017204:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8017208:	f10a 0a01 	add.w	sl, sl, #1
 801720c:	9304      	str	r3, [sp, #16]
 801720e:	9307      	str	r3, [sp, #28]
 8017210:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8017214:	931a      	str	r3, [sp, #104]	@ 0x68
 8017216:	4654      	mov	r4, sl
 8017218:	2205      	movs	r2, #5
 801721a:	f814 1b01 	ldrb.w	r1, [r4], #1
 801721e:	4853      	ldr	r0, [pc, #332]	@ (801736c <_vfiprintf_r+0x21c>)
 8017220:	f7e8 ffde 	bl	80001e0 <memchr>
 8017224:	9a04      	ldr	r2, [sp, #16]
 8017226:	b9d8      	cbnz	r0, 8017260 <_vfiprintf_r+0x110>
 8017228:	06d1      	lsls	r1, r2, #27
 801722a:	bf44      	itt	mi
 801722c:	2320      	movmi	r3, #32
 801722e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8017232:	0713      	lsls	r3, r2, #28
 8017234:	bf44      	itt	mi
 8017236:	232b      	movmi	r3, #43	@ 0x2b
 8017238:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801723c:	f89a 3000 	ldrb.w	r3, [sl]
 8017240:	2b2a      	cmp	r3, #42	@ 0x2a
 8017242:	d015      	beq.n	8017270 <_vfiprintf_r+0x120>
 8017244:	9a07      	ldr	r2, [sp, #28]
 8017246:	4654      	mov	r4, sl
 8017248:	2000      	movs	r0, #0
 801724a:	f04f 0c0a 	mov.w	ip, #10
 801724e:	4621      	mov	r1, r4
 8017250:	f811 3b01 	ldrb.w	r3, [r1], #1
 8017254:	3b30      	subs	r3, #48	@ 0x30
 8017256:	2b09      	cmp	r3, #9
 8017258:	d94b      	bls.n	80172f2 <_vfiprintf_r+0x1a2>
 801725a:	b1b0      	cbz	r0, 801728a <_vfiprintf_r+0x13a>
 801725c:	9207      	str	r2, [sp, #28]
 801725e:	e014      	b.n	801728a <_vfiprintf_r+0x13a>
 8017260:	eba0 0308 	sub.w	r3, r0, r8
 8017264:	fa09 f303 	lsl.w	r3, r9, r3
 8017268:	4313      	orrs	r3, r2
 801726a:	9304      	str	r3, [sp, #16]
 801726c:	46a2      	mov	sl, r4
 801726e:	e7d2      	b.n	8017216 <_vfiprintf_r+0xc6>
 8017270:	9b03      	ldr	r3, [sp, #12]
 8017272:	1d19      	adds	r1, r3, #4
 8017274:	681b      	ldr	r3, [r3, #0]
 8017276:	9103      	str	r1, [sp, #12]
 8017278:	2b00      	cmp	r3, #0
 801727a:	bfbb      	ittet	lt
 801727c:	425b      	neglt	r3, r3
 801727e:	f042 0202 	orrlt.w	r2, r2, #2
 8017282:	9307      	strge	r3, [sp, #28]
 8017284:	9307      	strlt	r3, [sp, #28]
 8017286:	bfb8      	it	lt
 8017288:	9204      	strlt	r2, [sp, #16]
 801728a:	7823      	ldrb	r3, [r4, #0]
 801728c:	2b2e      	cmp	r3, #46	@ 0x2e
 801728e:	d10a      	bne.n	80172a6 <_vfiprintf_r+0x156>
 8017290:	7863      	ldrb	r3, [r4, #1]
 8017292:	2b2a      	cmp	r3, #42	@ 0x2a
 8017294:	d132      	bne.n	80172fc <_vfiprintf_r+0x1ac>
 8017296:	9b03      	ldr	r3, [sp, #12]
 8017298:	1d1a      	adds	r2, r3, #4
 801729a:	681b      	ldr	r3, [r3, #0]
 801729c:	9203      	str	r2, [sp, #12]
 801729e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80172a2:	3402      	adds	r4, #2
 80172a4:	9305      	str	r3, [sp, #20]
 80172a6:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 801737c <_vfiprintf_r+0x22c>
 80172aa:	7821      	ldrb	r1, [r4, #0]
 80172ac:	2203      	movs	r2, #3
 80172ae:	4650      	mov	r0, sl
 80172b0:	f7e8 ff96 	bl	80001e0 <memchr>
 80172b4:	b138      	cbz	r0, 80172c6 <_vfiprintf_r+0x176>
 80172b6:	9b04      	ldr	r3, [sp, #16]
 80172b8:	eba0 000a 	sub.w	r0, r0, sl
 80172bc:	2240      	movs	r2, #64	@ 0x40
 80172be:	4082      	lsls	r2, r0
 80172c0:	4313      	orrs	r3, r2
 80172c2:	3401      	adds	r4, #1
 80172c4:	9304      	str	r3, [sp, #16]
 80172c6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80172ca:	4829      	ldr	r0, [pc, #164]	@ (8017370 <_vfiprintf_r+0x220>)
 80172cc:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80172d0:	2206      	movs	r2, #6
 80172d2:	f7e8 ff85 	bl	80001e0 <memchr>
 80172d6:	2800      	cmp	r0, #0
 80172d8:	d03f      	beq.n	801735a <_vfiprintf_r+0x20a>
 80172da:	4b26      	ldr	r3, [pc, #152]	@ (8017374 <_vfiprintf_r+0x224>)
 80172dc:	bb1b      	cbnz	r3, 8017326 <_vfiprintf_r+0x1d6>
 80172de:	9b03      	ldr	r3, [sp, #12]
 80172e0:	3307      	adds	r3, #7
 80172e2:	f023 0307 	bic.w	r3, r3, #7
 80172e6:	3308      	adds	r3, #8
 80172e8:	9303      	str	r3, [sp, #12]
 80172ea:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80172ec:	443b      	add	r3, r7
 80172ee:	9309      	str	r3, [sp, #36]	@ 0x24
 80172f0:	e76a      	b.n	80171c8 <_vfiprintf_r+0x78>
 80172f2:	fb0c 3202 	mla	r2, ip, r2, r3
 80172f6:	460c      	mov	r4, r1
 80172f8:	2001      	movs	r0, #1
 80172fa:	e7a8      	b.n	801724e <_vfiprintf_r+0xfe>
 80172fc:	2300      	movs	r3, #0
 80172fe:	3401      	adds	r4, #1
 8017300:	9305      	str	r3, [sp, #20]
 8017302:	4619      	mov	r1, r3
 8017304:	f04f 0c0a 	mov.w	ip, #10
 8017308:	4620      	mov	r0, r4
 801730a:	f810 2b01 	ldrb.w	r2, [r0], #1
 801730e:	3a30      	subs	r2, #48	@ 0x30
 8017310:	2a09      	cmp	r2, #9
 8017312:	d903      	bls.n	801731c <_vfiprintf_r+0x1cc>
 8017314:	2b00      	cmp	r3, #0
 8017316:	d0c6      	beq.n	80172a6 <_vfiprintf_r+0x156>
 8017318:	9105      	str	r1, [sp, #20]
 801731a:	e7c4      	b.n	80172a6 <_vfiprintf_r+0x156>
 801731c:	fb0c 2101 	mla	r1, ip, r1, r2
 8017320:	4604      	mov	r4, r0
 8017322:	2301      	movs	r3, #1
 8017324:	e7f0      	b.n	8017308 <_vfiprintf_r+0x1b8>
 8017326:	ab03      	add	r3, sp, #12
 8017328:	9300      	str	r3, [sp, #0]
 801732a:	462a      	mov	r2, r5
 801732c:	4b12      	ldr	r3, [pc, #72]	@ (8017378 <_vfiprintf_r+0x228>)
 801732e:	a904      	add	r1, sp, #16
 8017330:	4630      	mov	r0, r6
 8017332:	f7fc fafd 	bl	8013930 <_printf_float>
 8017336:	4607      	mov	r7, r0
 8017338:	1c78      	adds	r0, r7, #1
 801733a:	d1d6      	bne.n	80172ea <_vfiprintf_r+0x19a>
 801733c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801733e:	07d9      	lsls	r1, r3, #31
 8017340:	d405      	bmi.n	801734e <_vfiprintf_r+0x1fe>
 8017342:	89ab      	ldrh	r3, [r5, #12]
 8017344:	059a      	lsls	r2, r3, #22
 8017346:	d402      	bmi.n	801734e <_vfiprintf_r+0x1fe>
 8017348:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801734a:	f7fd fba5 	bl	8014a98 <__retarget_lock_release_recursive>
 801734e:	89ab      	ldrh	r3, [r5, #12]
 8017350:	065b      	lsls	r3, r3, #25
 8017352:	f53f af1f 	bmi.w	8017194 <_vfiprintf_r+0x44>
 8017356:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8017358:	e71e      	b.n	8017198 <_vfiprintf_r+0x48>
 801735a:	ab03      	add	r3, sp, #12
 801735c:	9300      	str	r3, [sp, #0]
 801735e:	462a      	mov	r2, r5
 8017360:	4b05      	ldr	r3, [pc, #20]	@ (8017378 <_vfiprintf_r+0x228>)
 8017362:	a904      	add	r1, sp, #16
 8017364:	4630      	mov	r0, r6
 8017366:	f7fc fd7b 	bl	8013e60 <_printf_i>
 801736a:	e7e4      	b.n	8017336 <_vfiprintf_r+0x1e6>
 801736c:	0801a1b1 	.word	0x0801a1b1
 8017370:	0801a1bb 	.word	0x0801a1bb
 8017374:	08013931 	.word	0x08013931
 8017378:	0801712b 	.word	0x0801712b
 801737c:	0801a1b7 	.word	0x0801a1b7

08017380 <__sflush_r>:
 8017380:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8017384:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8017388:	0716      	lsls	r6, r2, #28
 801738a:	4605      	mov	r5, r0
 801738c:	460c      	mov	r4, r1
 801738e:	d454      	bmi.n	801743a <__sflush_r+0xba>
 8017390:	684b      	ldr	r3, [r1, #4]
 8017392:	2b00      	cmp	r3, #0
 8017394:	dc02      	bgt.n	801739c <__sflush_r+0x1c>
 8017396:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8017398:	2b00      	cmp	r3, #0
 801739a:	dd48      	ble.n	801742e <__sflush_r+0xae>
 801739c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801739e:	2e00      	cmp	r6, #0
 80173a0:	d045      	beq.n	801742e <__sflush_r+0xae>
 80173a2:	2300      	movs	r3, #0
 80173a4:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80173a8:	682f      	ldr	r7, [r5, #0]
 80173aa:	6a21      	ldr	r1, [r4, #32]
 80173ac:	602b      	str	r3, [r5, #0]
 80173ae:	d030      	beq.n	8017412 <__sflush_r+0x92>
 80173b0:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80173b2:	89a3      	ldrh	r3, [r4, #12]
 80173b4:	0759      	lsls	r1, r3, #29
 80173b6:	d505      	bpl.n	80173c4 <__sflush_r+0x44>
 80173b8:	6863      	ldr	r3, [r4, #4]
 80173ba:	1ad2      	subs	r2, r2, r3
 80173bc:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80173be:	b10b      	cbz	r3, 80173c4 <__sflush_r+0x44>
 80173c0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80173c2:	1ad2      	subs	r2, r2, r3
 80173c4:	2300      	movs	r3, #0
 80173c6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80173c8:	6a21      	ldr	r1, [r4, #32]
 80173ca:	4628      	mov	r0, r5
 80173cc:	47b0      	blx	r6
 80173ce:	1c43      	adds	r3, r0, #1
 80173d0:	89a3      	ldrh	r3, [r4, #12]
 80173d2:	d106      	bne.n	80173e2 <__sflush_r+0x62>
 80173d4:	6829      	ldr	r1, [r5, #0]
 80173d6:	291d      	cmp	r1, #29
 80173d8:	d82b      	bhi.n	8017432 <__sflush_r+0xb2>
 80173da:	4a2a      	ldr	r2, [pc, #168]	@ (8017484 <__sflush_r+0x104>)
 80173dc:	40ca      	lsrs	r2, r1
 80173de:	07d6      	lsls	r6, r2, #31
 80173e0:	d527      	bpl.n	8017432 <__sflush_r+0xb2>
 80173e2:	2200      	movs	r2, #0
 80173e4:	6062      	str	r2, [r4, #4]
 80173e6:	04d9      	lsls	r1, r3, #19
 80173e8:	6922      	ldr	r2, [r4, #16]
 80173ea:	6022      	str	r2, [r4, #0]
 80173ec:	d504      	bpl.n	80173f8 <__sflush_r+0x78>
 80173ee:	1c42      	adds	r2, r0, #1
 80173f0:	d101      	bne.n	80173f6 <__sflush_r+0x76>
 80173f2:	682b      	ldr	r3, [r5, #0]
 80173f4:	b903      	cbnz	r3, 80173f8 <__sflush_r+0x78>
 80173f6:	6560      	str	r0, [r4, #84]	@ 0x54
 80173f8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80173fa:	602f      	str	r7, [r5, #0]
 80173fc:	b1b9      	cbz	r1, 801742e <__sflush_r+0xae>
 80173fe:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8017402:	4299      	cmp	r1, r3
 8017404:	d002      	beq.n	801740c <__sflush_r+0x8c>
 8017406:	4628      	mov	r0, r5
 8017408:	f7fe f9a6 	bl	8015758 <_free_r>
 801740c:	2300      	movs	r3, #0
 801740e:	6363      	str	r3, [r4, #52]	@ 0x34
 8017410:	e00d      	b.n	801742e <__sflush_r+0xae>
 8017412:	2301      	movs	r3, #1
 8017414:	4628      	mov	r0, r5
 8017416:	47b0      	blx	r6
 8017418:	4602      	mov	r2, r0
 801741a:	1c50      	adds	r0, r2, #1
 801741c:	d1c9      	bne.n	80173b2 <__sflush_r+0x32>
 801741e:	682b      	ldr	r3, [r5, #0]
 8017420:	2b00      	cmp	r3, #0
 8017422:	d0c6      	beq.n	80173b2 <__sflush_r+0x32>
 8017424:	2b1d      	cmp	r3, #29
 8017426:	d001      	beq.n	801742c <__sflush_r+0xac>
 8017428:	2b16      	cmp	r3, #22
 801742a:	d11e      	bne.n	801746a <__sflush_r+0xea>
 801742c:	602f      	str	r7, [r5, #0]
 801742e:	2000      	movs	r0, #0
 8017430:	e022      	b.n	8017478 <__sflush_r+0xf8>
 8017432:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8017436:	b21b      	sxth	r3, r3
 8017438:	e01b      	b.n	8017472 <__sflush_r+0xf2>
 801743a:	690f      	ldr	r7, [r1, #16]
 801743c:	2f00      	cmp	r7, #0
 801743e:	d0f6      	beq.n	801742e <__sflush_r+0xae>
 8017440:	0793      	lsls	r3, r2, #30
 8017442:	680e      	ldr	r6, [r1, #0]
 8017444:	bf08      	it	eq
 8017446:	694b      	ldreq	r3, [r1, #20]
 8017448:	600f      	str	r7, [r1, #0]
 801744a:	bf18      	it	ne
 801744c:	2300      	movne	r3, #0
 801744e:	eba6 0807 	sub.w	r8, r6, r7
 8017452:	608b      	str	r3, [r1, #8]
 8017454:	f1b8 0f00 	cmp.w	r8, #0
 8017458:	dde9      	ble.n	801742e <__sflush_r+0xae>
 801745a:	6a21      	ldr	r1, [r4, #32]
 801745c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 801745e:	4643      	mov	r3, r8
 8017460:	463a      	mov	r2, r7
 8017462:	4628      	mov	r0, r5
 8017464:	47b0      	blx	r6
 8017466:	2800      	cmp	r0, #0
 8017468:	dc08      	bgt.n	801747c <__sflush_r+0xfc>
 801746a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801746e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8017472:	81a3      	strh	r3, [r4, #12]
 8017474:	f04f 30ff 	mov.w	r0, #4294967295
 8017478:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801747c:	4407      	add	r7, r0
 801747e:	eba8 0800 	sub.w	r8, r8, r0
 8017482:	e7e7      	b.n	8017454 <__sflush_r+0xd4>
 8017484:	20400001 	.word	0x20400001

08017488 <_fflush_r>:
 8017488:	b538      	push	{r3, r4, r5, lr}
 801748a:	690b      	ldr	r3, [r1, #16]
 801748c:	4605      	mov	r5, r0
 801748e:	460c      	mov	r4, r1
 8017490:	b913      	cbnz	r3, 8017498 <_fflush_r+0x10>
 8017492:	2500      	movs	r5, #0
 8017494:	4628      	mov	r0, r5
 8017496:	bd38      	pop	{r3, r4, r5, pc}
 8017498:	b118      	cbz	r0, 80174a2 <_fflush_r+0x1a>
 801749a:	6a03      	ldr	r3, [r0, #32]
 801749c:	b90b      	cbnz	r3, 80174a2 <_fflush_r+0x1a>
 801749e:	f7fd f897 	bl	80145d0 <__sinit>
 80174a2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80174a6:	2b00      	cmp	r3, #0
 80174a8:	d0f3      	beq.n	8017492 <_fflush_r+0xa>
 80174aa:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80174ac:	07d0      	lsls	r0, r2, #31
 80174ae:	d404      	bmi.n	80174ba <_fflush_r+0x32>
 80174b0:	0599      	lsls	r1, r3, #22
 80174b2:	d402      	bmi.n	80174ba <_fflush_r+0x32>
 80174b4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80174b6:	f7fd faee 	bl	8014a96 <__retarget_lock_acquire_recursive>
 80174ba:	4628      	mov	r0, r5
 80174bc:	4621      	mov	r1, r4
 80174be:	f7ff ff5f 	bl	8017380 <__sflush_r>
 80174c2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80174c4:	07da      	lsls	r2, r3, #31
 80174c6:	4605      	mov	r5, r0
 80174c8:	d4e4      	bmi.n	8017494 <_fflush_r+0xc>
 80174ca:	89a3      	ldrh	r3, [r4, #12]
 80174cc:	059b      	lsls	r3, r3, #22
 80174ce:	d4e1      	bmi.n	8017494 <_fflush_r+0xc>
 80174d0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80174d2:	f7fd fae1 	bl	8014a98 <__retarget_lock_release_recursive>
 80174d6:	e7dd      	b.n	8017494 <_fflush_r+0xc>

080174d8 <__swhatbuf_r>:
 80174d8:	b570      	push	{r4, r5, r6, lr}
 80174da:	460c      	mov	r4, r1
 80174dc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80174e0:	2900      	cmp	r1, #0
 80174e2:	b096      	sub	sp, #88	@ 0x58
 80174e4:	4615      	mov	r5, r2
 80174e6:	461e      	mov	r6, r3
 80174e8:	da0d      	bge.n	8017506 <__swhatbuf_r+0x2e>
 80174ea:	89a3      	ldrh	r3, [r4, #12]
 80174ec:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80174f0:	f04f 0100 	mov.w	r1, #0
 80174f4:	bf14      	ite	ne
 80174f6:	2340      	movne	r3, #64	@ 0x40
 80174f8:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80174fc:	2000      	movs	r0, #0
 80174fe:	6031      	str	r1, [r6, #0]
 8017500:	602b      	str	r3, [r5, #0]
 8017502:	b016      	add	sp, #88	@ 0x58
 8017504:	bd70      	pop	{r4, r5, r6, pc}
 8017506:	466a      	mov	r2, sp
 8017508:	f000 f874 	bl	80175f4 <_fstat_r>
 801750c:	2800      	cmp	r0, #0
 801750e:	dbec      	blt.n	80174ea <__swhatbuf_r+0x12>
 8017510:	9901      	ldr	r1, [sp, #4]
 8017512:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8017516:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 801751a:	4259      	negs	r1, r3
 801751c:	4159      	adcs	r1, r3
 801751e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8017522:	e7eb      	b.n	80174fc <__swhatbuf_r+0x24>

08017524 <__smakebuf_r>:
 8017524:	898b      	ldrh	r3, [r1, #12]
 8017526:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8017528:	079d      	lsls	r5, r3, #30
 801752a:	4606      	mov	r6, r0
 801752c:	460c      	mov	r4, r1
 801752e:	d507      	bpl.n	8017540 <__smakebuf_r+0x1c>
 8017530:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8017534:	6023      	str	r3, [r4, #0]
 8017536:	6123      	str	r3, [r4, #16]
 8017538:	2301      	movs	r3, #1
 801753a:	6163      	str	r3, [r4, #20]
 801753c:	b003      	add	sp, #12
 801753e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8017540:	ab01      	add	r3, sp, #4
 8017542:	466a      	mov	r2, sp
 8017544:	f7ff ffc8 	bl	80174d8 <__swhatbuf_r>
 8017548:	9f00      	ldr	r7, [sp, #0]
 801754a:	4605      	mov	r5, r0
 801754c:	4639      	mov	r1, r7
 801754e:	4630      	mov	r0, r6
 8017550:	f7fc f8c2 	bl	80136d8 <_malloc_r>
 8017554:	b948      	cbnz	r0, 801756a <__smakebuf_r+0x46>
 8017556:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801755a:	059a      	lsls	r2, r3, #22
 801755c:	d4ee      	bmi.n	801753c <__smakebuf_r+0x18>
 801755e:	f023 0303 	bic.w	r3, r3, #3
 8017562:	f043 0302 	orr.w	r3, r3, #2
 8017566:	81a3      	strh	r3, [r4, #12]
 8017568:	e7e2      	b.n	8017530 <__smakebuf_r+0xc>
 801756a:	89a3      	ldrh	r3, [r4, #12]
 801756c:	6020      	str	r0, [r4, #0]
 801756e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8017572:	81a3      	strh	r3, [r4, #12]
 8017574:	9b01      	ldr	r3, [sp, #4]
 8017576:	e9c4 0704 	strd	r0, r7, [r4, #16]
 801757a:	b15b      	cbz	r3, 8017594 <__smakebuf_r+0x70>
 801757c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8017580:	4630      	mov	r0, r6
 8017582:	f000 f849 	bl	8017618 <_isatty_r>
 8017586:	b128      	cbz	r0, 8017594 <__smakebuf_r+0x70>
 8017588:	89a3      	ldrh	r3, [r4, #12]
 801758a:	f023 0303 	bic.w	r3, r3, #3
 801758e:	f043 0301 	orr.w	r3, r3, #1
 8017592:	81a3      	strh	r3, [r4, #12]
 8017594:	89a3      	ldrh	r3, [r4, #12]
 8017596:	431d      	orrs	r5, r3
 8017598:	81a5      	strh	r5, [r4, #12]
 801759a:	e7cf      	b.n	801753c <__smakebuf_r+0x18>

0801759c <memmove>:
 801759c:	4288      	cmp	r0, r1
 801759e:	b510      	push	{r4, lr}
 80175a0:	eb01 0402 	add.w	r4, r1, r2
 80175a4:	d902      	bls.n	80175ac <memmove+0x10>
 80175a6:	4284      	cmp	r4, r0
 80175a8:	4623      	mov	r3, r4
 80175aa:	d807      	bhi.n	80175bc <memmove+0x20>
 80175ac:	1e43      	subs	r3, r0, #1
 80175ae:	42a1      	cmp	r1, r4
 80175b0:	d008      	beq.n	80175c4 <memmove+0x28>
 80175b2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80175b6:	f803 2f01 	strb.w	r2, [r3, #1]!
 80175ba:	e7f8      	b.n	80175ae <memmove+0x12>
 80175bc:	4402      	add	r2, r0
 80175be:	4601      	mov	r1, r0
 80175c0:	428a      	cmp	r2, r1
 80175c2:	d100      	bne.n	80175c6 <memmove+0x2a>
 80175c4:	bd10      	pop	{r4, pc}
 80175c6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80175ca:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80175ce:	e7f7      	b.n	80175c0 <memmove+0x24>

080175d0 <strncmp>:
 80175d0:	b510      	push	{r4, lr}
 80175d2:	b16a      	cbz	r2, 80175f0 <strncmp+0x20>
 80175d4:	3901      	subs	r1, #1
 80175d6:	1884      	adds	r4, r0, r2
 80175d8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80175dc:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 80175e0:	429a      	cmp	r2, r3
 80175e2:	d103      	bne.n	80175ec <strncmp+0x1c>
 80175e4:	42a0      	cmp	r0, r4
 80175e6:	d001      	beq.n	80175ec <strncmp+0x1c>
 80175e8:	2a00      	cmp	r2, #0
 80175ea:	d1f5      	bne.n	80175d8 <strncmp+0x8>
 80175ec:	1ad0      	subs	r0, r2, r3
 80175ee:	bd10      	pop	{r4, pc}
 80175f0:	4610      	mov	r0, r2
 80175f2:	e7fc      	b.n	80175ee <strncmp+0x1e>

080175f4 <_fstat_r>:
 80175f4:	b538      	push	{r3, r4, r5, lr}
 80175f6:	4d07      	ldr	r5, [pc, #28]	@ (8017614 <_fstat_r+0x20>)
 80175f8:	2300      	movs	r3, #0
 80175fa:	4604      	mov	r4, r0
 80175fc:	4608      	mov	r0, r1
 80175fe:	4611      	mov	r1, r2
 8017600:	602b      	str	r3, [r5, #0]
 8017602:	f7ea fbbd 	bl	8001d80 <_fstat>
 8017606:	1c43      	adds	r3, r0, #1
 8017608:	d102      	bne.n	8017610 <_fstat_r+0x1c>
 801760a:	682b      	ldr	r3, [r5, #0]
 801760c:	b103      	cbz	r3, 8017610 <_fstat_r+0x1c>
 801760e:	6023      	str	r3, [r4, #0]
 8017610:	bd38      	pop	{r3, r4, r5, pc}
 8017612:	bf00      	nop
 8017614:	20004ca0 	.word	0x20004ca0

08017618 <_isatty_r>:
 8017618:	b538      	push	{r3, r4, r5, lr}
 801761a:	4d06      	ldr	r5, [pc, #24]	@ (8017634 <_isatty_r+0x1c>)
 801761c:	2300      	movs	r3, #0
 801761e:	4604      	mov	r4, r0
 8017620:	4608      	mov	r0, r1
 8017622:	602b      	str	r3, [r5, #0]
 8017624:	f7ea fbbc 	bl	8001da0 <_isatty>
 8017628:	1c43      	adds	r3, r0, #1
 801762a:	d102      	bne.n	8017632 <_isatty_r+0x1a>
 801762c:	682b      	ldr	r3, [r5, #0]
 801762e:	b103      	cbz	r3, 8017632 <_isatty_r+0x1a>
 8017630:	6023      	str	r3, [r4, #0]
 8017632:	bd38      	pop	{r3, r4, r5, pc}
 8017634:	20004ca0 	.word	0x20004ca0

08017638 <memcpy>:
 8017638:	440a      	add	r2, r1
 801763a:	4291      	cmp	r1, r2
 801763c:	f100 33ff 	add.w	r3, r0, #4294967295
 8017640:	d100      	bne.n	8017644 <memcpy+0xc>
 8017642:	4770      	bx	lr
 8017644:	b510      	push	{r4, lr}
 8017646:	f811 4b01 	ldrb.w	r4, [r1], #1
 801764a:	f803 4f01 	strb.w	r4, [r3, #1]!
 801764e:	4291      	cmp	r1, r2
 8017650:	d1f9      	bne.n	8017646 <memcpy+0xe>
 8017652:	bd10      	pop	{r4, pc}
 8017654:	0000      	movs	r0, r0
	...

08017658 <nan>:
 8017658:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8017660 <nan+0x8>
 801765c:	4770      	bx	lr
 801765e:	bf00      	nop
 8017660:	00000000 	.word	0x00000000
 8017664:	7ff80000 	.word	0x7ff80000

08017668 <__assert_func>:
 8017668:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801766a:	4614      	mov	r4, r2
 801766c:	461a      	mov	r2, r3
 801766e:	4b09      	ldr	r3, [pc, #36]	@ (8017694 <__assert_func+0x2c>)
 8017670:	681b      	ldr	r3, [r3, #0]
 8017672:	4605      	mov	r5, r0
 8017674:	68d8      	ldr	r0, [r3, #12]
 8017676:	b14c      	cbz	r4, 801768c <__assert_func+0x24>
 8017678:	4b07      	ldr	r3, [pc, #28]	@ (8017698 <__assert_func+0x30>)
 801767a:	9100      	str	r1, [sp, #0]
 801767c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8017680:	4906      	ldr	r1, [pc, #24]	@ (801769c <__assert_func+0x34>)
 8017682:	462b      	mov	r3, r5
 8017684:	f000 fba8 	bl	8017dd8 <fiprintf>
 8017688:	f000 fbb8 	bl	8017dfc <abort>
 801768c:	4b04      	ldr	r3, [pc, #16]	@ (80176a0 <__assert_func+0x38>)
 801768e:	461c      	mov	r4, r3
 8017690:	e7f3      	b.n	801767a <__assert_func+0x12>
 8017692:	bf00      	nop
 8017694:	2000024c 	.word	0x2000024c
 8017698:	0801a1ca 	.word	0x0801a1ca
 801769c:	0801a1d7 	.word	0x0801a1d7
 80176a0:	0801a205 	.word	0x0801a205

080176a4 <_calloc_r>:
 80176a4:	b570      	push	{r4, r5, r6, lr}
 80176a6:	fba1 5402 	umull	r5, r4, r1, r2
 80176aa:	b934      	cbnz	r4, 80176ba <_calloc_r+0x16>
 80176ac:	4629      	mov	r1, r5
 80176ae:	f7fc f813 	bl	80136d8 <_malloc_r>
 80176b2:	4606      	mov	r6, r0
 80176b4:	b928      	cbnz	r0, 80176c2 <_calloc_r+0x1e>
 80176b6:	4630      	mov	r0, r6
 80176b8:	bd70      	pop	{r4, r5, r6, pc}
 80176ba:	220c      	movs	r2, #12
 80176bc:	6002      	str	r2, [r0, #0]
 80176be:	2600      	movs	r6, #0
 80176c0:	e7f9      	b.n	80176b6 <_calloc_r+0x12>
 80176c2:	462a      	mov	r2, r5
 80176c4:	4621      	mov	r1, r4
 80176c6:	f7fd f959 	bl	801497c <memset>
 80176ca:	e7f4      	b.n	80176b6 <_calloc_r+0x12>

080176cc <rshift>:
 80176cc:	6903      	ldr	r3, [r0, #16]
 80176ce:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 80176d2:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80176d6:	ea4f 1261 	mov.w	r2, r1, asr #5
 80176da:	f100 0414 	add.w	r4, r0, #20
 80176de:	dd45      	ble.n	801776c <rshift+0xa0>
 80176e0:	f011 011f 	ands.w	r1, r1, #31
 80176e4:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 80176e8:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 80176ec:	d10c      	bne.n	8017708 <rshift+0x3c>
 80176ee:	f100 0710 	add.w	r7, r0, #16
 80176f2:	4629      	mov	r1, r5
 80176f4:	42b1      	cmp	r1, r6
 80176f6:	d334      	bcc.n	8017762 <rshift+0x96>
 80176f8:	1a9b      	subs	r3, r3, r2
 80176fa:	009b      	lsls	r3, r3, #2
 80176fc:	1eea      	subs	r2, r5, #3
 80176fe:	4296      	cmp	r6, r2
 8017700:	bf38      	it	cc
 8017702:	2300      	movcc	r3, #0
 8017704:	4423      	add	r3, r4
 8017706:	e015      	b.n	8017734 <rshift+0x68>
 8017708:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 801770c:	f1c1 0820 	rsb	r8, r1, #32
 8017710:	40cf      	lsrs	r7, r1
 8017712:	f105 0e04 	add.w	lr, r5, #4
 8017716:	46a1      	mov	r9, r4
 8017718:	4576      	cmp	r6, lr
 801771a:	46f4      	mov	ip, lr
 801771c:	d815      	bhi.n	801774a <rshift+0x7e>
 801771e:	1a9a      	subs	r2, r3, r2
 8017720:	0092      	lsls	r2, r2, #2
 8017722:	3a04      	subs	r2, #4
 8017724:	3501      	adds	r5, #1
 8017726:	42ae      	cmp	r6, r5
 8017728:	bf38      	it	cc
 801772a:	2200      	movcc	r2, #0
 801772c:	18a3      	adds	r3, r4, r2
 801772e:	50a7      	str	r7, [r4, r2]
 8017730:	b107      	cbz	r7, 8017734 <rshift+0x68>
 8017732:	3304      	adds	r3, #4
 8017734:	1b1a      	subs	r2, r3, r4
 8017736:	42a3      	cmp	r3, r4
 8017738:	ea4f 02a2 	mov.w	r2, r2, asr #2
 801773c:	bf08      	it	eq
 801773e:	2300      	moveq	r3, #0
 8017740:	6102      	str	r2, [r0, #16]
 8017742:	bf08      	it	eq
 8017744:	6143      	streq	r3, [r0, #20]
 8017746:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801774a:	f8dc c000 	ldr.w	ip, [ip]
 801774e:	fa0c fc08 	lsl.w	ip, ip, r8
 8017752:	ea4c 0707 	orr.w	r7, ip, r7
 8017756:	f849 7b04 	str.w	r7, [r9], #4
 801775a:	f85e 7b04 	ldr.w	r7, [lr], #4
 801775e:	40cf      	lsrs	r7, r1
 8017760:	e7da      	b.n	8017718 <rshift+0x4c>
 8017762:	f851 cb04 	ldr.w	ip, [r1], #4
 8017766:	f847 cf04 	str.w	ip, [r7, #4]!
 801776a:	e7c3      	b.n	80176f4 <rshift+0x28>
 801776c:	4623      	mov	r3, r4
 801776e:	e7e1      	b.n	8017734 <rshift+0x68>

08017770 <__hexdig_fun>:
 8017770:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 8017774:	2b09      	cmp	r3, #9
 8017776:	d802      	bhi.n	801777e <__hexdig_fun+0xe>
 8017778:	3820      	subs	r0, #32
 801777a:	b2c0      	uxtb	r0, r0
 801777c:	4770      	bx	lr
 801777e:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 8017782:	2b05      	cmp	r3, #5
 8017784:	d801      	bhi.n	801778a <__hexdig_fun+0x1a>
 8017786:	3847      	subs	r0, #71	@ 0x47
 8017788:	e7f7      	b.n	801777a <__hexdig_fun+0xa>
 801778a:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 801778e:	2b05      	cmp	r3, #5
 8017790:	d801      	bhi.n	8017796 <__hexdig_fun+0x26>
 8017792:	3827      	subs	r0, #39	@ 0x27
 8017794:	e7f1      	b.n	801777a <__hexdig_fun+0xa>
 8017796:	2000      	movs	r0, #0
 8017798:	4770      	bx	lr
	...

0801779c <__gethex>:
 801779c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80177a0:	b085      	sub	sp, #20
 80177a2:	468a      	mov	sl, r1
 80177a4:	9302      	str	r3, [sp, #8]
 80177a6:	680b      	ldr	r3, [r1, #0]
 80177a8:	9001      	str	r0, [sp, #4]
 80177aa:	4690      	mov	r8, r2
 80177ac:	1c9c      	adds	r4, r3, #2
 80177ae:	46a1      	mov	r9, r4
 80177b0:	f814 0b01 	ldrb.w	r0, [r4], #1
 80177b4:	2830      	cmp	r0, #48	@ 0x30
 80177b6:	d0fa      	beq.n	80177ae <__gethex+0x12>
 80177b8:	eba9 0303 	sub.w	r3, r9, r3
 80177bc:	f1a3 0b02 	sub.w	fp, r3, #2
 80177c0:	f7ff ffd6 	bl	8017770 <__hexdig_fun>
 80177c4:	4605      	mov	r5, r0
 80177c6:	2800      	cmp	r0, #0
 80177c8:	d168      	bne.n	801789c <__gethex+0x100>
 80177ca:	49a0      	ldr	r1, [pc, #640]	@ (8017a4c <__gethex+0x2b0>)
 80177cc:	2201      	movs	r2, #1
 80177ce:	4648      	mov	r0, r9
 80177d0:	f7ff fefe 	bl	80175d0 <strncmp>
 80177d4:	4607      	mov	r7, r0
 80177d6:	2800      	cmp	r0, #0
 80177d8:	d167      	bne.n	80178aa <__gethex+0x10e>
 80177da:	f899 0001 	ldrb.w	r0, [r9, #1]
 80177de:	4626      	mov	r6, r4
 80177e0:	f7ff ffc6 	bl	8017770 <__hexdig_fun>
 80177e4:	2800      	cmp	r0, #0
 80177e6:	d062      	beq.n	80178ae <__gethex+0x112>
 80177e8:	4623      	mov	r3, r4
 80177ea:	7818      	ldrb	r0, [r3, #0]
 80177ec:	2830      	cmp	r0, #48	@ 0x30
 80177ee:	4699      	mov	r9, r3
 80177f0:	f103 0301 	add.w	r3, r3, #1
 80177f4:	d0f9      	beq.n	80177ea <__gethex+0x4e>
 80177f6:	f7ff ffbb 	bl	8017770 <__hexdig_fun>
 80177fa:	fab0 f580 	clz	r5, r0
 80177fe:	096d      	lsrs	r5, r5, #5
 8017800:	f04f 0b01 	mov.w	fp, #1
 8017804:	464a      	mov	r2, r9
 8017806:	4616      	mov	r6, r2
 8017808:	3201      	adds	r2, #1
 801780a:	7830      	ldrb	r0, [r6, #0]
 801780c:	f7ff ffb0 	bl	8017770 <__hexdig_fun>
 8017810:	2800      	cmp	r0, #0
 8017812:	d1f8      	bne.n	8017806 <__gethex+0x6a>
 8017814:	498d      	ldr	r1, [pc, #564]	@ (8017a4c <__gethex+0x2b0>)
 8017816:	2201      	movs	r2, #1
 8017818:	4630      	mov	r0, r6
 801781a:	f7ff fed9 	bl	80175d0 <strncmp>
 801781e:	2800      	cmp	r0, #0
 8017820:	d13f      	bne.n	80178a2 <__gethex+0x106>
 8017822:	b944      	cbnz	r4, 8017836 <__gethex+0x9a>
 8017824:	1c74      	adds	r4, r6, #1
 8017826:	4622      	mov	r2, r4
 8017828:	4616      	mov	r6, r2
 801782a:	3201      	adds	r2, #1
 801782c:	7830      	ldrb	r0, [r6, #0]
 801782e:	f7ff ff9f 	bl	8017770 <__hexdig_fun>
 8017832:	2800      	cmp	r0, #0
 8017834:	d1f8      	bne.n	8017828 <__gethex+0x8c>
 8017836:	1ba4      	subs	r4, r4, r6
 8017838:	00a7      	lsls	r7, r4, #2
 801783a:	7833      	ldrb	r3, [r6, #0]
 801783c:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8017840:	2b50      	cmp	r3, #80	@ 0x50
 8017842:	d13e      	bne.n	80178c2 <__gethex+0x126>
 8017844:	7873      	ldrb	r3, [r6, #1]
 8017846:	2b2b      	cmp	r3, #43	@ 0x2b
 8017848:	d033      	beq.n	80178b2 <__gethex+0x116>
 801784a:	2b2d      	cmp	r3, #45	@ 0x2d
 801784c:	d034      	beq.n	80178b8 <__gethex+0x11c>
 801784e:	1c71      	adds	r1, r6, #1
 8017850:	2400      	movs	r4, #0
 8017852:	7808      	ldrb	r0, [r1, #0]
 8017854:	f7ff ff8c 	bl	8017770 <__hexdig_fun>
 8017858:	1e43      	subs	r3, r0, #1
 801785a:	b2db      	uxtb	r3, r3
 801785c:	2b18      	cmp	r3, #24
 801785e:	d830      	bhi.n	80178c2 <__gethex+0x126>
 8017860:	f1a0 0210 	sub.w	r2, r0, #16
 8017864:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8017868:	f7ff ff82 	bl	8017770 <__hexdig_fun>
 801786c:	f100 3cff 	add.w	ip, r0, #4294967295
 8017870:	fa5f fc8c 	uxtb.w	ip, ip
 8017874:	f1bc 0f18 	cmp.w	ip, #24
 8017878:	f04f 030a 	mov.w	r3, #10
 801787c:	d91e      	bls.n	80178bc <__gethex+0x120>
 801787e:	b104      	cbz	r4, 8017882 <__gethex+0xe6>
 8017880:	4252      	negs	r2, r2
 8017882:	4417      	add	r7, r2
 8017884:	f8ca 1000 	str.w	r1, [sl]
 8017888:	b1ed      	cbz	r5, 80178c6 <__gethex+0x12a>
 801788a:	f1bb 0f00 	cmp.w	fp, #0
 801788e:	bf0c      	ite	eq
 8017890:	2506      	moveq	r5, #6
 8017892:	2500      	movne	r5, #0
 8017894:	4628      	mov	r0, r5
 8017896:	b005      	add	sp, #20
 8017898:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801789c:	2500      	movs	r5, #0
 801789e:	462c      	mov	r4, r5
 80178a0:	e7b0      	b.n	8017804 <__gethex+0x68>
 80178a2:	2c00      	cmp	r4, #0
 80178a4:	d1c7      	bne.n	8017836 <__gethex+0x9a>
 80178a6:	4627      	mov	r7, r4
 80178a8:	e7c7      	b.n	801783a <__gethex+0x9e>
 80178aa:	464e      	mov	r6, r9
 80178ac:	462f      	mov	r7, r5
 80178ae:	2501      	movs	r5, #1
 80178b0:	e7c3      	b.n	801783a <__gethex+0x9e>
 80178b2:	2400      	movs	r4, #0
 80178b4:	1cb1      	adds	r1, r6, #2
 80178b6:	e7cc      	b.n	8017852 <__gethex+0xb6>
 80178b8:	2401      	movs	r4, #1
 80178ba:	e7fb      	b.n	80178b4 <__gethex+0x118>
 80178bc:	fb03 0002 	mla	r0, r3, r2, r0
 80178c0:	e7ce      	b.n	8017860 <__gethex+0xc4>
 80178c2:	4631      	mov	r1, r6
 80178c4:	e7de      	b.n	8017884 <__gethex+0xe8>
 80178c6:	eba6 0309 	sub.w	r3, r6, r9
 80178ca:	3b01      	subs	r3, #1
 80178cc:	4629      	mov	r1, r5
 80178ce:	2b07      	cmp	r3, #7
 80178d0:	dc0a      	bgt.n	80178e8 <__gethex+0x14c>
 80178d2:	9801      	ldr	r0, [sp, #4]
 80178d4:	f7fd ff8a 	bl	80157ec <_Balloc>
 80178d8:	4604      	mov	r4, r0
 80178da:	b940      	cbnz	r0, 80178ee <__gethex+0x152>
 80178dc:	4b5c      	ldr	r3, [pc, #368]	@ (8017a50 <__gethex+0x2b4>)
 80178de:	4602      	mov	r2, r0
 80178e0:	21e4      	movs	r1, #228	@ 0xe4
 80178e2:	485c      	ldr	r0, [pc, #368]	@ (8017a54 <__gethex+0x2b8>)
 80178e4:	f7ff fec0 	bl	8017668 <__assert_func>
 80178e8:	3101      	adds	r1, #1
 80178ea:	105b      	asrs	r3, r3, #1
 80178ec:	e7ef      	b.n	80178ce <__gethex+0x132>
 80178ee:	f100 0a14 	add.w	sl, r0, #20
 80178f2:	2300      	movs	r3, #0
 80178f4:	4655      	mov	r5, sl
 80178f6:	469b      	mov	fp, r3
 80178f8:	45b1      	cmp	r9, r6
 80178fa:	d337      	bcc.n	801796c <__gethex+0x1d0>
 80178fc:	f845 bb04 	str.w	fp, [r5], #4
 8017900:	eba5 050a 	sub.w	r5, r5, sl
 8017904:	10ad      	asrs	r5, r5, #2
 8017906:	6125      	str	r5, [r4, #16]
 8017908:	4658      	mov	r0, fp
 801790a:	f7fe f861 	bl	80159d0 <__hi0bits>
 801790e:	016d      	lsls	r5, r5, #5
 8017910:	f8d8 6000 	ldr.w	r6, [r8]
 8017914:	1a2d      	subs	r5, r5, r0
 8017916:	42b5      	cmp	r5, r6
 8017918:	dd54      	ble.n	80179c4 <__gethex+0x228>
 801791a:	1bad      	subs	r5, r5, r6
 801791c:	4629      	mov	r1, r5
 801791e:	4620      	mov	r0, r4
 8017920:	f7fe fbed 	bl	80160fe <__any_on>
 8017924:	4681      	mov	r9, r0
 8017926:	b178      	cbz	r0, 8017948 <__gethex+0x1ac>
 8017928:	1e6b      	subs	r3, r5, #1
 801792a:	1159      	asrs	r1, r3, #5
 801792c:	f003 021f 	and.w	r2, r3, #31
 8017930:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8017934:	f04f 0901 	mov.w	r9, #1
 8017938:	fa09 f202 	lsl.w	r2, r9, r2
 801793c:	420a      	tst	r2, r1
 801793e:	d003      	beq.n	8017948 <__gethex+0x1ac>
 8017940:	454b      	cmp	r3, r9
 8017942:	dc36      	bgt.n	80179b2 <__gethex+0x216>
 8017944:	f04f 0902 	mov.w	r9, #2
 8017948:	4629      	mov	r1, r5
 801794a:	4620      	mov	r0, r4
 801794c:	f7ff febe 	bl	80176cc <rshift>
 8017950:	442f      	add	r7, r5
 8017952:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8017956:	42bb      	cmp	r3, r7
 8017958:	da42      	bge.n	80179e0 <__gethex+0x244>
 801795a:	9801      	ldr	r0, [sp, #4]
 801795c:	4621      	mov	r1, r4
 801795e:	f7fd ff85 	bl	801586c <_Bfree>
 8017962:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8017964:	2300      	movs	r3, #0
 8017966:	6013      	str	r3, [r2, #0]
 8017968:	25a3      	movs	r5, #163	@ 0xa3
 801796a:	e793      	b.n	8017894 <__gethex+0xf8>
 801796c:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8017970:	2a2e      	cmp	r2, #46	@ 0x2e
 8017972:	d012      	beq.n	801799a <__gethex+0x1fe>
 8017974:	2b20      	cmp	r3, #32
 8017976:	d104      	bne.n	8017982 <__gethex+0x1e6>
 8017978:	f845 bb04 	str.w	fp, [r5], #4
 801797c:	f04f 0b00 	mov.w	fp, #0
 8017980:	465b      	mov	r3, fp
 8017982:	7830      	ldrb	r0, [r6, #0]
 8017984:	9303      	str	r3, [sp, #12]
 8017986:	f7ff fef3 	bl	8017770 <__hexdig_fun>
 801798a:	9b03      	ldr	r3, [sp, #12]
 801798c:	f000 000f 	and.w	r0, r0, #15
 8017990:	4098      	lsls	r0, r3
 8017992:	ea4b 0b00 	orr.w	fp, fp, r0
 8017996:	3304      	adds	r3, #4
 8017998:	e7ae      	b.n	80178f8 <__gethex+0x15c>
 801799a:	45b1      	cmp	r9, r6
 801799c:	d8ea      	bhi.n	8017974 <__gethex+0x1d8>
 801799e:	492b      	ldr	r1, [pc, #172]	@ (8017a4c <__gethex+0x2b0>)
 80179a0:	9303      	str	r3, [sp, #12]
 80179a2:	2201      	movs	r2, #1
 80179a4:	4630      	mov	r0, r6
 80179a6:	f7ff fe13 	bl	80175d0 <strncmp>
 80179aa:	9b03      	ldr	r3, [sp, #12]
 80179ac:	2800      	cmp	r0, #0
 80179ae:	d1e1      	bne.n	8017974 <__gethex+0x1d8>
 80179b0:	e7a2      	b.n	80178f8 <__gethex+0x15c>
 80179b2:	1ea9      	subs	r1, r5, #2
 80179b4:	4620      	mov	r0, r4
 80179b6:	f7fe fba2 	bl	80160fe <__any_on>
 80179ba:	2800      	cmp	r0, #0
 80179bc:	d0c2      	beq.n	8017944 <__gethex+0x1a8>
 80179be:	f04f 0903 	mov.w	r9, #3
 80179c2:	e7c1      	b.n	8017948 <__gethex+0x1ac>
 80179c4:	da09      	bge.n	80179da <__gethex+0x23e>
 80179c6:	1b75      	subs	r5, r6, r5
 80179c8:	4621      	mov	r1, r4
 80179ca:	9801      	ldr	r0, [sp, #4]
 80179cc:	462a      	mov	r2, r5
 80179ce:	f7fe f95d 	bl	8015c8c <__lshift>
 80179d2:	1b7f      	subs	r7, r7, r5
 80179d4:	4604      	mov	r4, r0
 80179d6:	f100 0a14 	add.w	sl, r0, #20
 80179da:	f04f 0900 	mov.w	r9, #0
 80179de:	e7b8      	b.n	8017952 <__gethex+0x1b6>
 80179e0:	f8d8 5004 	ldr.w	r5, [r8, #4]
 80179e4:	42bd      	cmp	r5, r7
 80179e6:	dd6f      	ble.n	8017ac8 <__gethex+0x32c>
 80179e8:	1bed      	subs	r5, r5, r7
 80179ea:	42ae      	cmp	r6, r5
 80179ec:	dc34      	bgt.n	8017a58 <__gethex+0x2bc>
 80179ee:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80179f2:	2b02      	cmp	r3, #2
 80179f4:	d022      	beq.n	8017a3c <__gethex+0x2a0>
 80179f6:	2b03      	cmp	r3, #3
 80179f8:	d024      	beq.n	8017a44 <__gethex+0x2a8>
 80179fa:	2b01      	cmp	r3, #1
 80179fc:	d115      	bne.n	8017a2a <__gethex+0x28e>
 80179fe:	42ae      	cmp	r6, r5
 8017a00:	d113      	bne.n	8017a2a <__gethex+0x28e>
 8017a02:	2e01      	cmp	r6, #1
 8017a04:	d10b      	bne.n	8017a1e <__gethex+0x282>
 8017a06:	9a02      	ldr	r2, [sp, #8]
 8017a08:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8017a0c:	6013      	str	r3, [r2, #0]
 8017a0e:	2301      	movs	r3, #1
 8017a10:	6123      	str	r3, [r4, #16]
 8017a12:	f8ca 3000 	str.w	r3, [sl]
 8017a16:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8017a18:	2562      	movs	r5, #98	@ 0x62
 8017a1a:	601c      	str	r4, [r3, #0]
 8017a1c:	e73a      	b.n	8017894 <__gethex+0xf8>
 8017a1e:	1e71      	subs	r1, r6, #1
 8017a20:	4620      	mov	r0, r4
 8017a22:	f7fe fb6c 	bl	80160fe <__any_on>
 8017a26:	2800      	cmp	r0, #0
 8017a28:	d1ed      	bne.n	8017a06 <__gethex+0x26a>
 8017a2a:	9801      	ldr	r0, [sp, #4]
 8017a2c:	4621      	mov	r1, r4
 8017a2e:	f7fd ff1d 	bl	801586c <_Bfree>
 8017a32:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8017a34:	2300      	movs	r3, #0
 8017a36:	6013      	str	r3, [r2, #0]
 8017a38:	2550      	movs	r5, #80	@ 0x50
 8017a3a:	e72b      	b.n	8017894 <__gethex+0xf8>
 8017a3c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8017a3e:	2b00      	cmp	r3, #0
 8017a40:	d1f3      	bne.n	8017a2a <__gethex+0x28e>
 8017a42:	e7e0      	b.n	8017a06 <__gethex+0x26a>
 8017a44:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8017a46:	2b00      	cmp	r3, #0
 8017a48:	d1dd      	bne.n	8017a06 <__gethex+0x26a>
 8017a4a:	e7ee      	b.n	8017a2a <__gethex+0x28e>
 8017a4c:	0801a1af 	.word	0x0801a1af
 8017a50:	0801a145 	.word	0x0801a145
 8017a54:	0801a206 	.word	0x0801a206
 8017a58:	1e6f      	subs	r7, r5, #1
 8017a5a:	f1b9 0f00 	cmp.w	r9, #0
 8017a5e:	d130      	bne.n	8017ac2 <__gethex+0x326>
 8017a60:	b127      	cbz	r7, 8017a6c <__gethex+0x2d0>
 8017a62:	4639      	mov	r1, r7
 8017a64:	4620      	mov	r0, r4
 8017a66:	f7fe fb4a 	bl	80160fe <__any_on>
 8017a6a:	4681      	mov	r9, r0
 8017a6c:	117a      	asrs	r2, r7, #5
 8017a6e:	2301      	movs	r3, #1
 8017a70:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8017a74:	f007 071f 	and.w	r7, r7, #31
 8017a78:	40bb      	lsls	r3, r7
 8017a7a:	4213      	tst	r3, r2
 8017a7c:	4629      	mov	r1, r5
 8017a7e:	4620      	mov	r0, r4
 8017a80:	bf18      	it	ne
 8017a82:	f049 0902 	orrne.w	r9, r9, #2
 8017a86:	f7ff fe21 	bl	80176cc <rshift>
 8017a8a:	f8d8 7004 	ldr.w	r7, [r8, #4]
 8017a8e:	1b76      	subs	r6, r6, r5
 8017a90:	2502      	movs	r5, #2
 8017a92:	f1b9 0f00 	cmp.w	r9, #0
 8017a96:	d047      	beq.n	8017b28 <__gethex+0x38c>
 8017a98:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8017a9c:	2b02      	cmp	r3, #2
 8017a9e:	d015      	beq.n	8017acc <__gethex+0x330>
 8017aa0:	2b03      	cmp	r3, #3
 8017aa2:	d017      	beq.n	8017ad4 <__gethex+0x338>
 8017aa4:	2b01      	cmp	r3, #1
 8017aa6:	d109      	bne.n	8017abc <__gethex+0x320>
 8017aa8:	f019 0f02 	tst.w	r9, #2
 8017aac:	d006      	beq.n	8017abc <__gethex+0x320>
 8017aae:	f8da 3000 	ldr.w	r3, [sl]
 8017ab2:	ea49 0903 	orr.w	r9, r9, r3
 8017ab6:	f019 0f01 	tst.w	r9, #1
 8017aba:	d10e      	bne.n	8017ada <__gethex+0x33e>
 8017abc:	f045 0510 	orr.w	r5, r5, #16
 8017ac0:	e032      	b.n	8017b28 <__gethex+0x38c>
 8017ac2:	f04f 0901 	mov.w	r9, #1
 8017ac6:	e7d1      	b.n	8017a6c <__gethex+0x2d0>
 8017ac8:	2501      	movs	r5, #1
 8017aca:	e7e2      	b.n	8017a92 <__gethex+0x2f6>
 8017acc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8017ace:	f1c3 0301 	rsb	r3, r3, #1
 8017ad2:	930f      	str	r3, [sp, #60]	@ 0x3c
 8017ad4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8017ad6:	2b00      	cmp	r3, #0
 8017ad8:	d0f0      	beq.n	8017abc <__gethex+0x320>
 8017ada:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8017ade:	f104 0314 	add.w	r3, r4, #20
 8017ae2:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8017ae6:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8017aea:	f04f 0c00 	mov.w	ip, #0
 8017aee:	4618      	mov	r0, r3
 8017af0:	f853 2b04 	ldr.w	r2, [r3], #4
 8017af4:	f1b2 3fff 	cmp.w	r2, #4294967295
 8017af8:	d01b      	beq.n	8017b32 <__gethex+0x396>
 8017afa:	3201      	adds	r2, #1
 8017afc:	6002      	str	r2, [r0, #0]
 8017afe:	2d02      	cmp	r5, #2
 8017b00:	f104 0314 	add.w	r3, r4, #20
 8017b04:	d13c      	bne.n	8017b80 <__gethex+0x3e4>
 8017b06:	f8d8 2000 	ldr.w	r2, [r8]
 8017b0a:	3a01      	subs	r2, #1
 8017b0c:	42b2      	cmp	r2, r6
 8017b0e:	d109      	bne.n	8017b24 <__gethex+0x388>
 8017b10:	1171      	asrs	r1, r6, #5
 8017b12:	2201      	movs	r2, #1
 8017b14:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8017b18:	f006 061f 	and.w	r6, r6, #31
 8017b1c:	fa02 f606 	lsl.w	r6, r2, r6
 8017b20:	421e      	tst	r6, r3
 8017b22:	d13a      	bne.n	8017b9a <__gethex+0x3fe>
 8017b24:	f045 0520 	orr.w	r5, r5, #32
 8017b28:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8017b2a:	601c      	str	r4, [r3, #0]
 8017b2c:	9b02      	ldr	r3, [sp, #8]
 8017b2e:	601f      	str	r7, [r3, #0]
 8017b30:	e6b0      	b.n	8017894 <__gethex+0xf8>
 8017b32:	4299      	cmp	r1, r3
 8017b34:	f843 cc04 	str.w	ip, [r3, #-4]
 8017b38:	d8d9      	bhi.n	8017aee <__gethex+0x352>
 8017b3a:	68a3      	ldr	r3, [r4, #8]
 8017b3c:	459b      	cmp	fp, r3
 8017b3e:	db17      	blt.n	8017b70 <__gethex+0x3d4>
 8017b40:	6861      	ldr	r1, [r4, #4]
 8017b42:	9801      	ldr	r0, [sp, #4]
 8017b44:	3101      	adds	r1, #1
 8017b46:	f7fd fe51 	bl	80157ec <_Balloc>
 8017b4a:	4681      	mov	r9, r0
 8017b4c:	b918      	cbnz	r0, 8017b56 <__gethex+0x3ba>
 8017b4e:	4b1a      	ldr	r3, [pc, #104]	@ (8017bb8 <__gethex+0x41c>)
 8017b50:	4602      	mov	r2, r0
 8017b52:	2184      	movs	r1, #132	@ 0x84
 8017b54:	e6c5      	b.n	80178e2 <__gethex+0x146>
 8017b56:	6922      	ldr	r2, [r4, #16]
 8017b58:	3202      	adds	r2, #2
 8017b5a:	f104 010c 	add.w	r1, r4, #12
 8017b5e:	0092      	lsls	r2, r2, #2
 8017b60:	300c      	adds	r0, #12
 8017b62:	f7ff fd69 	bl	8017638 <memcpy>
 8017b66:	4621      	mov	r1, r4
 8017b68:	9801      	ldr	r0, [sp, #4]
 8017b6a:	f7fd fe7f 	bl	801586c <_Bfree>
 8017b6e:	464c      	mov	r4, r9
 8017b70:	6923      	ldr	r3, [r4, #16]
 8017b72:	1c5a      	adds	r2, r3, #1
 8017b74:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8017b78:	6122      	str	r2, [r4, #16]
 8017b7a:	2201      	movs	r2, #1
 8017b7c:	615a      	str	r2, [r3, #20]
 8017b7e:	e7be      	b.n	8017afe <__gethex+0x362>
 8017b80:	6922      	ldr	r2, [r4, #16]
 8017b82:	455a      	cmp	r2, fp
 8017b84:	dd0b      	ble.n	8017b9e <__gethex+0x402>
 8017b86:	2101      	movs	r1, #1
 8017b88:	4620      	mov	r0, r4
 8017b8a:	f7ff fd9f 	bl	80176cc <rshift>
 8017b8e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8017b92:	3701      	adds	r7, #1
 8017b94:	42bb      	cmp	r3, r7
 8017b96:	f6ff aee0 	blt.w	801795a <__gethex+0x1be>
 8017b9a:	2501      	movs	r5, #1
 8017b9c:	e7c2      	b.n	8017b24 <__gethex+0x388>
 8017b9e:	f016 061f 	ands.w	r6, r6, #31
 8017ba2:	d0fa      	beq.n	8017b9a <__gethex+0x3fe>
 8017ba4:	4453      	add	r3, sl
 8017ba6:	f1c6 0620 	rsb	r6, r6, #32
 8017baa:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8017bae:	f7fd ff0f 	bl	80159d0 <__hi0bits>
 8017bb2:	42b0      	cmp	r0, r6
 8017bb4:	dbe7      	blt.n	8017b86 <__gethex+0x3ea>
 8017bb6:	e7f0      	b.n	8017b9a <__gethex+0x3fe>
 8017bb8:	0801a145 	.word	0x0801a145

08017bbc <L_shift>:
 8017bbc:	f1c2 0208 	rsb	r2, r2, #8
 8017bc0:	0092      	lsls	r2, r2, #2
 8017bc2:	b570      	push	{r4, r5, r6, lr}
 8017bc4:	f1c2 0620 	rsb	r6, r2, #32
 8017bc8:	6843      	ldr	r3, [r0, #4]
 8017bca:	6804      	ldr	r4, [r0, #0]
 8017bcc:	fa03 f506 	lsl.w	r5, r3, r6
 8017bd0:	432c      	orrs	r4, r5
 8017bd2:	40d3      	lsrs	r3, r2
 8017bd4:	6004      	str	r4, [r0, #0]
 8017bd6:	f840 3f04 	str.w	r3, [r0, #4]!
 8017bda:	4288      	cmp	r0, r1
 8017bdc:	d3f4      	bcc.n	8017bc8 <L_shift+0xc>
 8017bde:	bd70      	pop	{r4, r5, r6, pc}

08017be0 <__match>:
 8017be0:	b530      	push	{r4, r5, lr}
 8017be2:	6803      	ldr	r3, [r0, #0]
 8017be4:	3301      	adds	r3, #1
 8017be6:	f811 4b01 	ldrb.w	r4, [r1], #1
 8017bea:	b914      	cbnz	r4, 8017bf2 <__match+0x12>
 8017bec:	6003      	str	r3, [r0, #0]
 8017bee:	2001      	movs	r0, #1
 8017bf0:	bd30      	pop	{r4, r5, pc}
 8017bf2:	f813 2b01 	ldrb.w	r2, [r3], #1
 8017bf6:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 8017bfa:	2d19      	cmp	r5, #25
 8017bfc:	bf98      	it	ls
 8017bfe:	3220      	addls	r2, #32
 8017c00:	42a2      	cmp	r2, r4
 8017c02:	d0f0      	beq.n	8017be6 <__match+0x6>
 8017c04:	2000      	movs	r0, #0
 8017c06:	e7f3      	b.n	8017bf0 <__match+0x10>

08017c08 <__hexnan>:
 8017c08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017c0c:	680b      	ldr	r3, [r1, #0]
 8017c0e:	6801      	ldr	r1, [r0, #0]
 8017c10:	115e      	asrs	r6, r3, #5
 8017c12:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8017c16:	f013 031f 	ands.w	r3, r3, #31
 8017c1a:	b087      	sub	sp, #28
 8017c1c:	bf18      	it	ne
 8017c1e:	3604      	addne	r6, #4
 8017c20:	2500      	movs	r5, #0
 8017c22:	1f37      	subs	r7, r6, #4
 8017c24:	4682      	mov	sl, r0
 8017c26:	4690      	mov	r8, r2
 8017c28:	9301      	str	r3, [sp, #4]
 8017c2a:	f846 5c04 	str.w	r5, [r6, #-4]
 8017c2e:	46b9      	mov	r9, r7
 8017c30:	463c      	mov	r4, r7
 8017c32:	9502      	str	r5, [sp, #8]
 8017c34:	46ab      	mov	fp, r5
 8017c36:	784a      	ldrb	r2, [r1, #1]
 8017c38:	1c4b      	adds	r3, r1, #1
 8017c3a:	9303      	str	r3, [sp, #12]
 8017c3c:	b342      	cbz	r2, 8017c90 <__hexnan+0x88>
 8017c3e:	4610      	mov	r0, r2
 8017c40:	9105      	str	r1, [sp, #20]
 8017c42:	9204      	str	r2, [sp, #16]
 8017c44:	f7ff fd94 	bl	8017770 <__hexdig_fun>
 8017c48:	2800      	cmp	r0, #0
 8017c4a:	d151      	bne.n	8017cf0 <__hexnan+0xe8>
 8017c4c:	9a04      	ldr	r2, [sp, #16]
 8017c4e:	9905      	ldr	r1, [sp, #20]
 8017c50:	2a20      	cmp	r2, #32
 8017c52:	d818      	bhi.n	8017c86 <__hexnan+0x7e>
 8017c54:	9b02      	ldr	r3, [sp, #8]
 8017c56:	459b      	cmp	fp, r3
 8017c58:	dd13      	ble.n	8017c82 <__hexnan+0x7a>
 8017c5a:	454c      	cmp	r4, r9
 8017c5c:	d206      	bcs.n	8017c6c <__hexnan+0x64>
 8017c5e:	2d07      	cmp	r5, #7
 8017c60:	dc04      	bgt.n	8017c6c <__hexnan+0x64>
 8017c62:	462a      	mov	r2, r5
 8017c64:	4649      	mov	r1, r9
 8017c66:	4620      	mov	r0, r4
 8017c68:	f7ff ffa8 	bl	8017bbc <L_shift>
 8017c6c:	4544      	cmp	r4, r8
 8017c6e:	d952      	bls.n	8017d16 <__hexnan+0x10e>
 8017c70:	2300      	movs	r3, #0
 8017c72:	f1a4 0904 	sub.w	r9, r4, #4
 8017c76:	f844 3c04 	str.w	r3, [r4, #-4]
 8017c7a:	f8cd b008 	str.w	fp, [sp, #8]
 8017c7e:	464c      	mov	r4, r9
 8017c80:	461d      	mov	r5, r3
 8017c82:	9903      	ldr	r1, [sp, #12]
 8017c84:	e7d7      	b.n	8017c36 <__hexnan+0x2e>
 8017c86:	2a29      	cmp	r2, #41	@ 0x29
 8017c88:	d157      	bne.n	8017d3a <__hexnan+0x132>
 8017c8a:	3102      	adds	r1, #2
 8017c8c:	f8ca 1000 	str.w	r1, [sl]
 8017c90:	f1bb 0f00 	cmp.w	fp, #0
 8017c94:	d051      	beq.n	8017d3a <__hexnan+0x132>
 8017c96:	454c      	cmp	r4, r9
 8017c98:	d206      	bcs.n	8017ca8 <__hexnan+0xa0>
 8017c9a:	2d07      	cmp	r5, #7
 8017c9c:	dc04      	bgt.n	8017ca8 <__hexnan+0xa0>
 8017c9e:	462a      	mov	r2, r5
 8017ca0:	4649      	mov	r1, r9
 8017ca2:	4620      	mov	r0, r4
 8017ca4:	f7ff ff8a 	bl	8017bbc <L_shift>
 8017ca8:	4544      	cmp	r4, r8
 8017caa:	d936      	bls.n	8017d1a <__hexnan+0x112>
 8017cac:	f1a8 0204 	sub.w	r2, r8, #4
 8017cb0:	4623      	mov	r3, r4
 8017cb2:	f853 1b04 	ldr.w	r1, [r3], #4
 8017cb6:	f842 1f04 	str.w	r1, [r2, #4]!
 8017cba:	429f      	cmp	r7, r3
 8017cbc:	d2f9      	bcs.n	8017cb2 <__hexnan+0xaa>
 8017cbe:	1b3b      	subs	r3, r7, r4
 8017cc0:	f023 0303 	bic.w	r3, r3, #3
 8017cc4:	3304      	adds	r3, #4
 8017cc6:	3401      	adds	r4, #1
 8017cc8:	3e03      	subs	r6, #3
 8017cca:	42b4      	cmp	r4, r6
 8017ccc:	bf88      	it	hi
 8017cce:	2304      	movhi	r3, #4
 8017cd0:	4443      	add	r3, r8
 8017cd2:	2200      	movs	r2, #0
 8017cd4:	f843 2b04 	str.w	r2, [r3], #4
 8017cd8:	429f      	cmp	r7, r3
 8017cda:	d2fb      	bcs.n	8017cd4 <__hexnan+0xcc>
 8017cdc:	683b      	ldr	r3, [r7, #0]
 8017cde:	b91b      	cbnz	r3, 8017ce8 <__hexnan+0xe0>
 8017ce0:	4547      	cmp	r7, r8
 8017ce2:	d128      	bne.n	8017d36 <__hexnan+0x12e>
 8017ce4:	2301      	movs	r3, #1
 8017ce6:	603b      	str	r3, [r7, #0]
 8017ce8:	2005      	movs	r0, #5
 8017cea:	b007      	add	sp, #28
 8017cec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017cf0:	3501      	adds	r5, #1
 8017cf2:	2d08      	cmp	r5, #8
 8017cf4:	f10b 0b01 	add.w	fp, fp, #1
 8017cf8:	dd06      	ble.n	8017d08 <__hexnan+0x100>
 8017cfa:	4544      	cmp	r4, r8
 8017cfc:	d9c1      	bls.n	8017c82 <__hexnan+0x7a>
 8017cfe:	2300      	movs	r3, #0
 8017d00:	f844 3c04 	str.w	r3, [r4, #-4]
 8017d04:	2501      	movs	r5, #1
 8017d06:	3c04      	subs	r4, #4
 8017d08:	6822      	ldr	r2, [r4, #0]
 8017d0a:	f000 000f 	and.w	r0, r0, #15
 8017d0e:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8017d12:	6020      	str	r0, [r4, #0]
 8017d14:	e7b5      	b.n	8017c82 <__hexnan+0x7a>
 8017d16:	2508      	movs	r5, #8
 8017d18:	e7b3      	b.n	8017c82 <__hexnan+0x7a>
 8017d1a:	9b01      	ldr	r3, [sp, #4]
 8017d1c:	2b00      	cmp	r3, #0
 8017d1e:	d0dd      	beq.n	8017cdc <__hexnan+0xd4>
 8017d20:	f1c3 0320 	rsb	r3, r3, #32
 8017d24:	f04f 32ff 	mov.w	r2, #4294967295
 8017d28:	40da      	lsrs	r2, r3
 8017d2a:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8017d2e:	4013      	ands	r3, r2
 8017d30:	f846 3c04 	str.w	r3, [r6, #-4]
 8017d34:	e7d2      	b.n	8017cdc <__hexnan+0xd4>
 8017d36:	3f04      	subs	r7, #4
 8017d38:	e7d0      	b.n	8017cdc <__hexnan+0xd4>
 8017d3a:	2004      	movs	r0, #4
 8017d3c:	e7d5      	b.n	8017cea <__hexnan+0xe2>

08017d3e <__ascii_mbtowc>:
 8017d3e:	b082      	sub	sp, #8
 8017d40:	b901      	cbnz	r1, 8017d44 <__ascii_mbtowc+0x6>
 8017d42:	a901      	add	r1, sp, #4
 8017d44:	b142      	cbz	r2, 8017d58 <__ascii_mbtowc+0x1a>
 8017d46:	b14b      	cbz	r3, 8017d5c <__ascii_mbtowc+0x1e>
 8017d48:	7813      	ldrb	r3, [r2, #0]
 8017d4a:	600b      	str	r3, [r1, #0]
 8017d4c:	7812      	ldrb	r2, [r2, #0]
 8017d4e:	1e10      	subs	r0, r2, #0
 8017d50:	bf18      	it	ne
 8017d52:	2001      	movne	r0, #1
 8017d54:	b002      	add	sp, #8
 8017d56:	4770      	bx	lr
 8017d58:	4610      	mov	r0, r2
 8017d5a:	e7fb      	b.n	8017d54 <__ascii_mbtowc+0x16>
 8017d5c:	f06f 0001 	mvn.w	r0, #1
 8017d60:	e7f8      	b.n	8017d54 <__ascii_mbtowc+0x16>

08017d62 <_realloc_r>:
 8017d62:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8017d66:	4607      	mov	r7, r0
 8017d68:	4614      	mov	r4, r2
 8017d6a:	460d      	mov	r5, r1
 8017d6c:	b921      	cbnz	r1, 8017d78 <_realloc_r+0x16>
 8017d6e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8017d72:	4611      	mov	r1, r2
 8017d74:	f7fb bcb0 	b.w	80136d8 <_malloc_r>
 8017d78:	b92a      	cbnz	r2, 8017d86 <_realloc_r+0x24>
 8017d7a:	f7fd fced 	bl	8015758 <_free_r>
 8017d7e:	4625      	mov	r5, r4
 8017d80:	4628      	mov	r0, r5
 8017d82:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8017d86:	f000 f840 	bl	8017e0a <_malloc_usable_size_r>
 8017d8a:	4284      	cmp	r4, r0
 8017d8c:	4606      	mov	r6, r0
 8017d8e:	d802      	bhi.n	8017d96 <_realloc_r+0x34>
 8017d90:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8017d94:	d8f4      	bhi.n	8017d80 <_realloc_r+0x1e>
 8017d96:	4621      	mov	r1, r4
 8017d98:	4638      	mov	r0, r7
 8017d9a:	f7fb fc9d 	bl	80136d8 <_malloc_r>
 8017d9e:	4680      	mov	r8, r0
 8017da0:	b908      	cbnz	r0, 8017da6 <_realloc_r+0x44>
 8017da2:	4645      	mov	r5, r8
 8017da4:	e7ec      	b.n	8017d80 <_realloc_r+0x1e>
 8017da6:	42b4      	cmp	r4, r6
 8017da8:	4622      	mov	r2, r4
 8017daa:	4629      	mov	r1, r5
 8017dac:	bf28      	it	cs
 8017dae:	4632      	movcs	r2, r6
 8017db0:	f7ff fc42 	bl	8017638 <memcpy>
 8017db4:	4629      	mov	r1, r5
 8017db6:	4638      	mov	r0, r7
 8017db8:	f7fd fcce 	bl	8015758 <_free_r>
 8017dbc:	e7f1      	b.n	8017da2 <_realloc_r+0x40>

08017dbe <__ascii_wctomb>:
 8017dbe:	4603      	mov	r3, r0
 8017dc0:	4608      	mov	r0, r1
 8017dc2:	b141      	cbz	r1, 8017dd6 <__ascii_wctomb+0x18>
 8017dc4:	2aff      	cmp	r2, #255	@ 0xff
 8017dc6:	d904      	bls.n	8017dd2 <__ascii_wctomb+0x14>
 8017dc8:	228a      	movs	r2, #138	@ 0x8a
 8017dca:	601a      	str	r2, [r3, #0]
 8017dcc:	f04f 30ff 	mov.w	r0, #4294967295
 8017dd0:	4770      	bx	lr
 8017dd2:	700a      	strb	r2, [r1, #0]
 8017dd4:	2001      	movs	r0, #1
 8017dd6:	4770      	bx	lr

08017dd8 <fiprintf>:
 8017dd8:	b40e      	push	{r1, r2, r3}
 8017dda:	b503      	push	{r0, r1, lr}
 8017ddc:	4601      	mov	r1, r0
 8017dde:	ab03      	add	r3, sp, #12
 8017de0:	4805      	ldr	r0, [pc, #20]	@ (8017df8 <fiprintf+0x20>)
 8017de2:	f853 2b04 	ldr.w	r2, [r3], #4
 8017de6:	6800      	ldr	r0, [r0, #0]
 8017de8:	9301      	str	r3, [sp, #4]
 8017dea:	f7ff f9b1 	bl	8017150 <_vfiprintf_r>
 8017dee:	b002      	add	sp, #8
 8017df0:	f85d eb04 	ldr.w	lr, [sp], #4
 8017df4:	b003      	add	sp, #12
 8017df6:	4770      	bx	lr
 8017df8:	2000024c 	.word	0x2000024c

08017dfc <abort>:
 8017dfc:	b508      	push	{r3, lr}
 8017dfe:	2006      	movs	r0, #6
 8017e00:	f000 f834 	bl	8017e6c <raise>
 8017e04:	2001      	movs	r0, #1
 8017e06:	f7e9 ff87 	bl	8001d18 <_exit>

08017e0a <_malloc_usable_size_r>:
 8017e0a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8017e0e:	1f18      	subs	r0, r3, #4
 8017e10:	2b00      	cmp	r3, #0
 8017e12:	bfbc      	itt	lt
 8017e14:	580b      	ldrlt	r3, [r1, r0]
 8017e16:	18c0      	addlt	r0, r0, r3
 8017e18:	4770      	bx	lr

08017e1a <_raise_r>:
 8017e1a:	291f      	cmp	r1, #31
 8017e1c:	b538      	push	{r3, r4, r5, lr}
 8017e1e:	4605      	mov	r5, r0
 8017e20:	460c      	mov	r4, r1
 8017e22:	d904      	bls.n	8017e2e <_raise_r+0x14>
 8017e24:	2316      	movs	r3, #22
 8017e26:	6003      	str	r3, [r0, #0]
 8017e28:	f04f 30ff 	mov.w	r0, #4294967295
 8017e2c:	bd38      	pop	{r3, r4, r5, pc}
 8017e2e:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8017e30:	b112      	cbz	r2, 8017e38 <_raise_r+0x1e>
 8017e32:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8017e36:	b94b      	cbnz	r3, 8017e4c <_raise_r+0x32>
 8017e38:	4628      	mov	r0, r5
 8017e3a:	f000 f831 	bl	8017ea0 <_getpid_r>
 8017e3e:	4622      	mov	r2, r4
 8017e40:	4601      	mov	r1, r0
 8017e42:	4628      	mov	r0, r5
 8017e44:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8017e48:	f000 b818 	b.w	8017e7c <_kill_r>
 8017e4c:	2b01      	cmp	r3, #1
 8017e4e:	d00a      	beq.n	8017e66 <_raise_r+0x4c>
 8017e50:	1c59      	adds	r1, r3, #1
 8017e52:	d103      	bne.n	8017e5c <_raise_r+0x42>
 8017e54:	2316      	movs	r3, #22
 8017e56:	6003      	str	r3, [r0, #0]
 8017e58:	2001      	movs	r0, #1
 8017e5a:	e7e7      	b.n	8017e2c <_raise_r+0x12>
 8017e5c:	2100      	movs	r1, #0
 8017e5e:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8017e62:	4620      	mov	r0, r4
 8017e64:	4798      	blx	r3
 8017e66:	2000      	movs	r0, #0
 8017e68:	e7e0      	b.n	8017e2c <_raise_r+0x12>
	...

08017e6c <raise>:
 8017e6c:	4b02      	ldr	r3, [pc, #8]	@ (8017e78 <raise+0xc>)
 8017e6e:	4601      	mov	r1, r0
 8017e70:	6818      	ldr	r0, [r3, #0]
 8017e72:	f7ff bfd2 	b.w	8017e1a <_raise_r>
 8017e76:	bf00      	nop
 8017e78:	2000024c 	.word	0x2000024c

08017e7c <_kill_r>:
 8017e7c:	b538      	push	{r3, r4, r5, lr}
 8017e7e:	4d07      	ldr	r5, [pc, #28]	@ (8017e9c <_kill_r+0x20>)
 8017e80:	2300      	movs	r3, #0
 8017e82:	4604      	mov	r4, r0
 8017e84:	4608      	mov	r0, r1
 8017e86:	4611      	mov	r1, r2
 8017e88:	602b      	str	r3, [r5, #0]
 8017e8a:	f7e9 ff35 	bl	8001cf8 <_kill>
 8017e8e:	1c43      	adds	r3, r0, #1
 8017e90:	d102      	bne.n	8017e98 <_kill_r+0x1c>
 8017e92:	682b      	ldr	r3, [r5, #0]
 8017e94:	b103      	cbz	r3, 8017e98 <_kill_r+0x1c>
 8017e96:	6023      	str	r3, [r4, #0]
 8017e98:	bd38      	pop	{r3, r4, r5, pc}
 8017e9a:	bf00      	nop
 8017e9c:	20004ca0 	.word	0x20004ca0

08017ea0 <_getpid_r>:
 8017ea0:	f7e9 bf22 	b.w	8001ce8 <_getpid>

08017ea4 <fmodf>:
 8017ea4:	b508      	push	{r3, lr}
 8017ea6:	ed2d 8b02 	vpush	{d8}
 8017eaa:	eef0 8a40 	vmov.f32	s17, s0
 8017eae:	eeb0 8a60 	vmov.f32	s16, s1
 8017eb2:	f000 f86d 	bl	8017f90 <__ieee754_fmodf>
 8017eb6:	eef4 8a48 	vcmp.f32	s17, s16
 8017eba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8017ebe:	d60c      	bvs.n	8017eda <fmodf+0x36>
 8017ec0:	eddf 8a07 	vldr	s17, [pc, #28]	@ 8017ee0 <fmodf+0x3c>
 8017ec4:	eeb4 8a68 	vcmp.f32	s16, s17
 8017ec8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8017ecc:	d105      	bne.n	8017eda <fmodf+0x36>
 8017ece:	f7fc fdb7 	bl	8014a40 <__errno>
 8017ed2:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 8017ed6:	2321      	movs	r3, #33	@ 0x21
 8017ed8:	6003      	str	r3, [r0, #0]
 8017eda:	ecbd 8b02 	vpop	{d8}
 8017ede:	bd08      	pop	{r3, pc}
 8017ee0:	00000000 	.word	0x00000000

08017ee4 <fmaxf>:
 8017ee4:	b508      	push	{r3, lr}
 8017ee6:	ed2d 8b02 	vpush	{d8}
 8017eea:	eeb0 8a40 	vmov.f32	s16, s0
 8017eee:	eef0 8a60 	vmov.f32	s17, s1
 8017ef2:	f000 f831 	bl	8017f58 <__fpclassifyf>
 8017ef6:	b930      	cbnz	r0, 8017f06 <fmaxf+0x22>
 8017ef8:	eeb0 8a68 	vmov.f32	s16, s17
 8017efc:	eeb0 0a48 	vmov.f32	s0, s16
 8017f00:	ecbd 8b02 	vpop	{d8}
 8017f04:	bd08      	pop	{r3, pc}
 8017f06:	eeb0 0a68 	vmov.f32	s0, s17
 8017f0a:	f000 f825 	bl	8017f58 <__fpclassifyf>
 8017f0e:	2800      	cmp	r0, #0
 8017f10:	d0f4      	beq.n	8017efc <fmaxf+0x18>
 8017f12:	eeb4 8ae8 	vcmpe.f32	s16, s17
 8017f16:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8017f1a:	dded      	ble.n	8017ef8 <fmaxf+0x14>
 8017f1c:	e7ee      	b.n	8017efc <fmaxf+0x18>

08017f1e <fminf>:
 8017f1e:	b508      	push	{r3, lr}
 8017f20:	ed2d 8b02 	vpush	{d8}
 8017f24:	eeb0 8a40 	vmov.f32	s16, s0
 8017f28:	eef0 8a60 	vmov.f32	s17, s1
 8017f2c:	f000 f814 	bl	8017f58 <__fpclassifyf>
 8017f30:	b930      	cbnz	r0, 8017f40 <fminf+0x22>
 8017f32:	eeb0 8a68 	vmov.f32	s16, s17
 8017f36:	eeb0 0a48 	vmov.f32	s0, s16
 8017f3a:	ecbd 8b02 	vpop	{d8}
 8017f3e:	bd08      	pop	{r3, pc}
 8017f40:	eeb0 0a68 	vmov.f32	s0, s17
 8017f44:	f000 f808 	bl	8017f58 <__fpclassifyf>
 8017f48:	2800      	cmp	r0, #0
 8017f4a:	d0f4      	beq.n	8017f36 <fminf+0x18>
 8017f4c:	eeb4 8ae8 	vcmpe.f32	s16, s17
 8017f50:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8017f54:	d5ed      	bpl.n	8017f32 <fminf+0x14>
 8017f56:	e7ee      	b.n	8017f36 <fminf+0x18>

08017f58 <__fpclassifyf>:
 8017f58:	ee10 3a10 	vmov	r3, s0
 8017f5c:	f033 4000 	bics.w	r0, r3, #2147483648	@ 0x80000000
 8017f60:	d00d      	beq.n	8017f7e <__fpclassifyf+0x26>
 8017f62:	f5a0 0300 	sub.w	r3, r0, #8388608	@ 0x800000
 8017f66:	f1b3 4ffe 	cmp.w	r3, #2130706432	@ 0x7f000000
 8017f6a:	d30a      	bcc.n	8017f82 <__fpclassifyf+0x2a>
 8017f6c:	4b07      	ldr	r3, [pc, #28]	@ (8017f8c <__fpclassifyf+0x34>)
 8017f6e:	1e42      	subs	r2, r0, #1
 8017f70:	429a      	cmp	r2, r3
 8017f72:	d908      	bls.n	8017f86 <__fpclassifyf+0x2e>
 8017f74:	f1a0 43ff 	sub.w	r3, r0, #2139095040	@ 0x7f800000
 8017f78:	4258      	negs	r0, r3
 8017f7a:	4158      	adcs	r0, r3
 8017f7c:	4770      	bx	lr
 8017f7e:	2002      	movs	r0, #2
 8017f80:	4770      	bx	lr
 8017f82:	2004      	movs	r0, #4
 8017f84:	4770      	bx	lr
 8017f86:	2003      	movs	r0, #3
 8017f88:	4770      	bx	lr
 8017f8a:	bf00      	nop
 8017f8c:	007ffffe 	.word	0x007ffffe

08017f90 <__ieee754_fmodf>:
 8017f90:	b570      	push	{r4, r5, r6, lr}
 8017f92:	ee10 6a90 	vmov	r6, s1
 8017f96:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 8017f9a:	1e5a      	subs	r2, r3, #1
 8017f9c:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 8017fa0:	d206      	bcs.n	8017fb0 <__ieee754_fmodf+0x20>
 8017fa2:	ee10 4a10 	vmov	r4, s0
 8017fa6:	f024 4100 	bic.w	r1, r4, #2147483648	@ 0x80000000
 8017faa:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 8017fae:	d304      	bcc.n	8017fba <__ieee754_fmodf+0x2a>
 8017fb0:	ee60 0a20 	vmul.f32	s1, s0, s1
 8017fb4:	ee80 0aa0 	vdiv.f32	s0, s1, s1
 8017fb8:	bd70      	pop	{r4, r5, r6, pc}
 8017fba:	4299      	cmp	r1, r3
 8017fbc:	dbfc      	blt.n	8017fb8 <__ieee754_fmodf+0x28>
 8017fbe:	f004 4500 	and.w	r5, r4, #2147483648	@ 0x80000000
 8017fc2:	d105      	bne.n	8017fd0 <__ieee754_fmodf+0x40>
 8017fc4:	4b32      	ldr	r3, [pc, #200]	@ (8018090 <__ieee754_fmodf+0x100>)
 8017fc6:	eb03 7355 	add.w	r3, r3, r5, lsr #29
 8017fca:	ed93 0a00 	vldr	s0, [r3]
 8017fce:	e7f3      	b.n	8017fb8 <__ieee754_fmodf+0x28>
 8017fd0:	f014 4fff 	tst.w	r4, #2139095040	@ 0x7f800000
 8017fd4:	d146      	bne.n	8018064 <__ieee754_fmodf+0xd4>
 8017fd6:	020a      	lsls	r2, r1, #8
 8017fd8:	f06f 007d 	mvn.w	r0, #125	@ 0x7d
 8017fdc:	2a00      	cmp	r2, #0
 8017fde:	dc3e      	bgt.n	801805e <__ieee754_fmodf+0xce>
 8017fe0:	f016 4fff 	tst.w	r6, #2139095040	@ 0x7f800000
 8017fe4:	bf01      	itttt	eq
 8017fe6:	021a      	lsleq	r2, r3, #8
 8017fe8:	fab2 f282 	clzeq	r2, r2
 8017fec:	f1c2 22ff 	rsbeq	r2, r2, #4278255360	@ 0xff00ff00
 8017ff0:	f502 027f 	addeq.w	r2, r2, #16711680	@ 0xff0000
 8017ff4:	bf16      	itet	ne
 8017ff6:	15da      	asrne	r2, r3, #23
 8017ff8:	3282      	addeq	r2, #130	@ 0x82
 8017ffa:	3a7f      	subne	r2, #127	@ 0x7f
 8017ffc:	f110 0f7e 	cmn.w	r0, #126	@ 0x7e
 8018000:	bfbb      	ittet	lt
 8018002:	f06f 047d 	mvnlt.w	r4, #125	@ 0x7d
 8018006:	1a24      	sublt	r4, r4, r0
 8018008:	f3c4 0416 	ubfxge	r4, r4, #0, #23
 801800c:	40a1      	lsllt	r1, r4
 801800e:	bfa8      	it	ge
 8018010:	f444 0100 	orrge.w	r1, r4, #8388608	@ 0x800000
 8018014:	f112 0f7e 	cmn.w	r2, #126	@ 0x7e
 8018018:	bfb5      	itete	lt
 801801a:	f06f 047d 	mvnlt.w	r4, #125	@ 0x7d
 801801e:	f3c6 0616 	ubfxge	r6, r6, #0, #23
 8018022:	1aa4      	sublt	r4, r4, r2
 8018024:	f446 0400 	orrge.w	r4, r6, #8388608	@ 0x800000
 8018028:	bfb8      	it	lt
 801802a:	fa03 f404 	lsllt.w	r4, r3, r4
 801802e:	1a80      	subs	r0, r0, r2
 8018030:	1b0b      	subs	r3, r1, r4
 8018032:	b9d0      	cbnz	r0, 801806a <__ieee754_fmodf+0xda>
 8018034:	ea33 0323 	bics.w	r3, r3, r3, asr #32
 8018038:	bf28      	it	cs
 801803a:	460b      	movcs	r3, r1
 801803c:	2b00      	cmp	r3, #0
 801803e:	d0c1      	beq.n	8017fc4 <__ieee754_fmodf+0x34>
 8018040:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8018044:	db19      	blt.n	801807a <__ieee754_fmodf+0xea>
 8018046:	f112 0f7e 	cmn.w	r2, #126	@ 0x7e
 801804a:	db19      	blt.n	8018080 <__ieee754_fmodf+0xf0>
 801804c:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8018050:	327f      	adds	r2, #127	@ 0x7f
 8018052:	432b      	orrs	r3, r5
 8018054:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 8018058:	ee00 3a10 	vmov	s0, r3
 801805c:	e7ac      	b.n	8017fb8 <__ieee754_fmodf+0x28>
 801805e:	3801      	subs	r0, #1
 8018060:	0052      	lsls	r2, r2, #1
 8018062:	e7bb      	b.n	8017fdc <__ieee754_fmodf+0x4c>
 8018064:	15c8      	asrs	r0, r1, #23
 8018066:	387f      	subs	r0, #127	@ 0x7f
 8018068:	e7ba      	b.n	8017fe0 <__ieee754_fmodf+0x50>
 801806a:	2b00      	cmp	r3, #0
 801806c:	da02      	bge.n	8018074 <__ieee754_fmodf+0xe4>
 801806e:	0049      	lsls	r1, r1, #1
 8018070:	3801      	subs	r0, #1
 8018072:	e7dd      	b.n	8018030 <__ieee754_fmodf+0xa0>
 8018074:	d0a6      	beq.n	8017fc4 <__ieee754_fmodf+0x34>
 8018076:	0059      	lsls	r1, r3, #1
 8018078:	e7fa      	b.n	8018070 <__ieee754_fmodf+0xe0>
 801807a:	005b      	lsls	r3, r3, #1
 801807c:	3a01      	subs	r2, #1
 801807e:	e7df      	b.n	8018040 <__ieee754_fmodf+0xb0>
 8018080:	f1c2 22ff 	rsb	r2, r2, #4278255360	@ 0xff00ff00
 8018084:	f502 027f 	add.w	r2, r2, #16711680	@ 0xff0000
 8018088:	3282      	adds	r2, #130	@ 0x82
 801808a:	4113      	asrs	r3, r2
 801808c:	432b      	orrs	r3, r5
 801808e:	e7e3      	b.n	8018058 <__ieee754_fmodf+0xc8>
 8018090:	0801a4bc 	.word	0x0801a4bc

08018094 <_init>:
 8018094:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8018096:	bf00      	nop
 8018098:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801809a:	bc08      	pop	{r3}
 801809c:	469e      	mov	lr, r3
 801809e:	4770      	bx	lr

080180a0 <_fini>:
 80180a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80180a2:	bf00      	nop
 80180a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80180a6:	bc08      	pop	{r3}
 80180a8:	469e      	mov	lr, r3
 80180aa:	4770      	bx	lr
