verilog xil_defaultlib --include "/tools/Xilinx/Vivado/2021.1/data/xilinx_vip/include" --include "../../../../ultra96_vivado_proj.gen/sources_1/bd/system/ipshared/ec67/hdl" --include "../../../../ultra96_vivado_proj.gen/sources_1/bd/system/ipshared/bb17/hdl" --include "../../../../ultra96_vivado_proj.gen/sources_1/bd/system/ipshared/a86c/hdl" --include "../../../../ultra96_vivado_proj.gen/sources_1/bd/system/ipshared/8713/hdl" --include "../../../../ultra96_vivado_proj.gen/sources_1/bd/system/ipshared/6dcf" --include "../../../../ultra96_vivado_proj.gen/sources_1/bd/system/ipshared/66f2/hdl" --include "../../../../ultra96_vivado_proj.gen/sources_1/bd/system/ipshared/80cc/hdl/verilog" --include "../../../../ultra96_vivado_proj.gen/sources_1/bd/system/ipshared/22b9/hdl/verilog" \
"../../../bd/system/ip/system_zynq_ultra_ps_e_0_1/sim/system_zynq_ultra_ps_e_0_1_vip_wrapper.v" \
"../../../bd/system/ip/system_mipi_csi2_rx_subsyst_0_1/bd_0/ip/ip_1/sim/bd_e207_rx_0.v" \
"../../../bd/system/ip/system_mipi_csi2_rx_subsyst_0_1/bd_0/ip/ip_2/ip_0/hdl/bd_e207_phy_0_hssio_rx_mipi_iobuf_rx.v" \
"../../../bd/system/ip/system_mipi_csi2_rx_subsyst_0_1/bd_0/ip/ip_2/ip_0/bd_e207_phy_0_hssio_rx_hssio_wiz_top.v" \
"../../../bd/system/ip/system_mipi_csi2_rx_subsyst_0_1/bd_0/ip/ip_2/ip_0/bd_e207_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_1.v" \
"../../../bd/system/ip/system_mipi_csi2_rx_subsyst_0_1/bd_0/ip/ip_2/ip_0/sim/bd_e207_phy_0_hssio_rx.v" \
"../../../bd/system/ip/system_mipi_csi2_rx_subsyst_0_1/bd_0/ip/ip_2/bd_e207_phy_0/support/bd_e207_phy_0_support.v" \
"../../../bd/system/ip/system_mipi_csi2_rx_subsyst_0_1/bd_0/ip/ip_2/bd_e207_phy_0/support/bd_e207_phy_0_clock_module.v" \
"../../../bd/system/ip/system_mipi_csi2_rx_subsyst_0_1/bd_0/ip/ip_2/bd_e207_phy_0_c1.v" \
"../../../bd/system/ip/system_mipi_csi2_rx_subsyst_0_1/bd_0/ip/ip_2/bd_e207_phy_0_core.v" \
"../../../bd/system/ip/system_mipi_csi2_rx_subsyst_0_1/bd_0/ip/ip_2/bd_e207_phy_0.v" \
"../../../bd/system/ip/system_mipi_csi2_rx_subsyst_0_1/bd_0/ip/ip_3/ip_0/sim/bd_e207_vfb_0_0_axis_converter.v" \
"../../../bd/system/ip/system_mipi_csi2_rx_subsyst_0_1/bd_0/ip/ip_3/bd_e207_vfb_0_0/src/verilog/bd_e207_vfb_0_0_fifo.v" \
"../../../bd/system/ip/system_mipi_csi2_rx_subsyst_0_1/bd_0/ip/ip_3/bd_e207_vfb_0_0/src/verilog/bd_e207_vfb_0_0_axis_ycomp_dconverter.v" \
"../../../bd/system/ip/system_mipi_csi2_rx_subsyst_0_1/bd_0/ip/ip_3/bd_e207_vfb_0_0/src/verilog/bd_e207_vfb_0_0_fifo_ycomp.v" \
"../../../bd/system/ip/system_mipi_csi2_rx_subsyst_0_1/bd_0/ip/ip_3/bd_e207_vfb_0_0/src/verilog/bd_e207_vfb_0_0_YUV420_DT_Demux.v" \
"../../../bd/system/ip/system_mipi_csi2_rx_subsyst_0_1/bd_0/ip/ip_3/bd_e207_vfb_0_0/src/verilog/bd_e207_vfb_0_0_YUV420_DT_Mux.v" \
"../../../bd/system/ip/system_mipi_csi2_rx_subsyst_0_1/bd_0/ip/ip_3/bd_e207_vfb_0_0/src/verilog/bd_e207_vfb_0_0_YUV420_vc4_mux.v" \
"../../../bd/system/ip/system_mipi_csi2_rx_subsyst_0_1/bd_0/ip/ip_3/bd_e207_vfb_0_0/src/verilog/bd_e207_vfb_0_0_YUV420_vc4_demux.v" \
"../../../bd/system/ip/system_mipi_csi2_rx_subsyst_0_1/bd_0/ip/ip_3/bd_e207_vfb_0_0/src/verilog/bd_e207_vfb_0_0_YUV420_vc16_mux.v" \
"../../../bd/system/ip/system_mipi_csi2_rx_subsyst_0_1/bd_0/ip/ip_3/bd_e207_vfb_0_0/src/verilog/bd_e207_vfb_0_0_YUV420_vc16_demux.v" \
"../../../bd/system/ip/system_mipi_csi2_rx_subsyst_0_1/bd_0/ip/ip_3/bd_e207_vfb_0_0/src/verilog/bd_e207_vfb_0_0_fifo_yuv.v" \
"../../../bd/system/ip/system_mipi_csi2_rx_subsyst_0_1/bd_0/ip/ip_3/bd_e207_vfb_0_0/src/verilog/bd_e207_vfb_0_0_fifo_sb.v" \
"../../../bd/system/ip/system_mipi_csi2_rx_subsyst_0_1/bd_0/ip/ip_3/bd_e207_vfb_0_0/src/verilog/bd_e207_vfb_0_0_axis_dconverter.v" \
"../../../bd/system/ip/system_mipi_csi2_rx_subsyst_0_1/bd_0/ip/ip_3/bd_e207_vfb_0_0_core.v" \
"../../../bd/system/ip/system_mipi_csi2_rx_subsyst_0_1/bd_0/ip/ip_3/bd_e207_vfb_0_0.v" \
"../../../bd/system/ip/system_mipi_csi2_rx_subsyst_0_1/bd_0/sim/bd_e207.v" \
"../../../bd/system/ip/system_mipi_csi2_rx_subsyst_0_1/sim/system_mipi_csi2_rx_subsyst_0_1.v" \
"../../../bd/system/ip/system_clk_wiz_2/system_clk_wiz_2_clk_wiz.v" \
"../../../bd/system/ip/system_clk_wiz_2/system_clk_wiz_2.v" \
"../../../bd/system/ip/system_xbar_1/sim/system_xbar_1.v" \
"../../../bd/system/ip/system_v_demosaic_0_1/sim/system_v_demosaic_0_1.v" \
"../../../bd/system/ip/system_axi_smc_0/bd_0/sim/bd_44e3.v" \
"../../../bd/system/ip/system_axi_smc_0/bd_0/ip/ip_0/sim/bd_44e3_one_0.v" \

sv xil_defaultlib --include "/tools/Xilinx/Vivado/2021.1/data/xilinx_vip/include" --include "../../../../ultra96_vivado_proj.gen/sources_1/bd/system/ipshared/ec67/hdl" --include "../../../../ultra96_vivado_proj.gen/sources_1/bd/system/ipshared/bb17/hdl" --include "../../../../ultra96_vivado_proj.gen/sources_1/bd/system/ipshared/a86c/hdl" --include "../../../../ultra96_vivado_proj.gen/sources_1/bd/system/ipshared/8713/hdl" --include "../../../../ultra96_vivado_proj.gen/sources_1/bd/system/ipshared/6dcf" --include "../../../../ultra96_vivado_proj.gen/sources_1/bd/system/ipshared/66f2/hdl" --include "../../../../ultra96_vivado_proj.gen/sources_1/bd/system/ipshared/80cc/hdl/verilog" --include "../../../../ultra96_vivado_proj.gen/sources_1/bd/system/ipshared/22b9/hdl/verilog" \
"../../../bd/system/ip/system_axi_smc_0/bd_0/ip/ip_2/sim/bd_44e3_arsw_0.sv" \
"../../../bd/system/ip/system_axi_smc_0/bd_0/ip/ip_3/sim/bd_44e3_rsw_0.sv" \
"../../../bd/system/ip/system_axi_smc_0/bd_0/ip/ip_4/sim/bd_44e3_awsw_0.sv" \
"../../../bd/system/ip/system_axi_smc_0/bd_0/ip/ip_5/sim/bd_44e3_wsw_0.sv" \
"../../../bd/system/ip/system_axi_smc_0/bd_0/ip/ip_6/sim/bd_44e3_bsw_0.sv" \
"../../../bd/system/ip/system_axi_smc_0/bd_0/ip/ip_7/sim/bd_44e3_s00mmu_0.sv" \
"../../../bd/system/ip/system_axi_smc_0/bd_0/ip/ip_8/sim/bd_44e3_s00tr_0.sv" \
"../../../bd/system/ip/system_axi_smc_0/bd_0/ip/ip_9/sim/bd_44e3_s00sic_0.sv" \
"../../../bd/system/ip/system_axi_smc_0/bd_0/ip/ip_10/sim/bd_44e3_s00a2s_0.sv" \
"../../../bd/system/ip/system_axi_smc_0/bd_0/ip/ip_11/sim/bd_44e3_sarn_0.sv" \
"../../../bd/system/ip/system_axi_smc_0/bd_0/ip/ip_12/sim/bd_44e3_srn_0.sv" \
"../../../bd/system/ip/system_axi_smc_0/bd_0/ip/ip_13/sim/bd_44e3_s01mmu_0.sv" \
"../../../bd/system/ip/system_axi_smc_0/bd_0/ip/ip_14/sim/bd_44e3_s01tr_0.sv" \
"../../../bd/system/ip/system_axi_smc_0/bd_0/ip/ip_15/sim/bd_44e3_s01sic_0.sv" \
"../../../bd/system/ip/system_axi_smc_0/bd_0/ip/ip_16/sim/bd_44e3_s01a2s_0.sv" \
"../../../bd/system/ip/system_axi_smc_0/bd_0/ip/ip_17/sim/bd_44e3_sawn_0.sv" \
"../../../bd/system/ip/system_axi_smc_0/bd_0/ip/ip_18/sim/bd_44e3_swn_0.sv" \
"../../../bd/system/ip/system_axi_smc_0/bd_0/ip/ip_19/sim/bd_44e3_sbn_0.sv" \
"../../../bd/system/ip/system_axi_smc_0/bd_0/ip/ip_20/sim/bd_44e3_m00s2a_0.sv" \
"../../../bd/system/ip/system_axi_smc_0/bd_0/ip/ip_21/sim/bd_44e3_m00arn_0.sv" \
"../../../bd/system/ip/system_axi_smc_0/bd_0/ip/ip_22/sim/bd_44e3_m00rn_0.sv" \
"../../../bd/system/ip/system_axi_smc_0/bd_0/ip/ip_23/sim/bd_44e3_m00awn_0.sv" \
"../../../bd/system/ip/system_axi_smc_0/bd_0/ip/ip_24/sim/bd_44e3_m00wn_0.sv" \
"../../../bd/system/ip/system_axi_smc_0/bd_0/ip/ip_25/sim/bd_44e3_m00bn_0.sv" \
"../../../bd/system/ip/system_axi_smc_0/bd_0/ip/ip_26/sim/bd_44e3_m00e_0.sv" \

verilog xil_defaultlib --include "/tools/Xilinx/Vivado/2021.1/data/xilinx_vip/include" --include "../../../../ultra96_vivado_proj.gen/sources_1/bd/system/ipshared/ec67/hdl" --include "../../../../ultra96_vivado_proj.gen/sources_1/bd/system/ipshared/bb17/hdl" --include "../../../../ultra96_vivado_proj.gen/sources_1/bd/system/ipshared/a86c/hdl" --include "../../../../ultra96_vivado_proj.gen/sources_1/bd/system/ipshared/8713/hdl" --include "../../../../ultra96_vivado_proj.gen/sources_1/bd/system/ipshared/6dcf" --include "../../../../ultra96_vivado_proj.gen/sources_1/bd/system/ipshared/66f2/hdl" --include "../../../../ultra96_vivado_proj.gen/sources_1/bd/system/ipshared/80cc/hdl/verilog" --include "../../../../ultra96_vivado_proj.gen/sources_1/bd/system/ipshared/22b9/hdl/verilog" \
"../../../bd/system/ip/system_axi_smc_0/sim/system_axi_smc_0.v" \
"../../../bd/system/ip/system_v_gamma_lut_0_1/sim/system_v_gamma_lut_0_1.v" \
"../../../bd/system/ip/system_xlconstant_1_0/sim/system_xlconstant_1_0.v" \
"../../../bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0_clk_wiz.v" \
"../../../bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.v" \
"../../../bd/system/ip/system_v_axi4s_vid_out_0_1/sim/system_v_axi4s_vid_out_0_1.v" \
"../../../bd/system/ip/system_v_tpg_0_1/sim/system_v_tpg_0_1.v" \
"../../../bd/system/sim/system.v" \
"../../../bd/system/ip/system_auto_ds_0/sim/system_auto_ds_0.v" \
"../../../bd/system/ip/system_auto_pc_0/sim/system_auto_pc_0.v" \
"../../../bd/system/ip/system_auto_ds_1/sim/system_auto_ds_1.v" \
"../../../bd/system/ip/system_auto_pc_1/sim/system_auto_pc_1.v" \

verilog xil_defaultlib "glbl.v"

nosort
