[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 50000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Initialize SIGNATURE TABLE
ST_SET: 1
ST_WAY: 256
ST_TAG_BIT: 16

Initialize PATTERN TABLE
PT_SET: 512
PT_WAY: 4
SIG_DELTA_BIT: 7
C_SIG_BIT: 4
C_DELTA_BIT: 4

Initialize PREFETCH FILTER
FILTER_SET: 1024
Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 2511007 heartbeat IPC: 3.982 cumulative IPC: 3.982 (Simulation time: 00 hr 03 min 06 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 5014815 heartbeat IPC: 3.994 cumulative IPC: 3.988 (Simulation time: 00 hr 06 min 10 sec)
Heartbeat CPU 0 instructions: 30000005 cycles: 7518791 heartbeat IPC: 3.994 cumulative IPC: 3.99 (Simulation time: 00 hr 09 min 05 sec)
Heartbeat CPU 0 instructions: 40000005 cycles: 10022544 heartbeat IPC: 3.994 cumulative IPC: 3.991 (Simulation time: 00 hr 12 min 22 sec)
Warmup finished CPU 0 instructions: 50000004 cycles: 12526543 cumulative IPC: 3.992 (Simulation time: 00 hr 15 min 40 sec)
Warmup complete CPU 0 instructions: 50000004 cycles: 12526543 cumulative IPC: 3.992 (Simulation time: 00 hr 15 min 40 sec)
Heartbeat CPU 0 instructions: 50000009 cycles: 12526544 heartbeat IPC: 3.994 cumulative IPC: 5 (Simulation time: 00 hr 15 min 40 sec)
Heartbeat CPU 0 instructions: 60000009 cycles: 16124978 heartbeat IPC: 2.779 cumulative IPC: 2.779 (Simulation time: 00 hr 19 min 25 sec)
Heartbeat CPU 0 instructions: 70000010 cycles: 20029174 heartbeat IPC: 2.561 cumulative IPC: 2.666 (Simulation time: 00 hr 23 min 19 sec)
Heartbeat CPU 0 instructions: 80000011 cycles: 24460518 heartbeat IPC: 2.257 cumulative IPC: 2.514 (Simulation time: 00 hr 28 min 16 sec)
Heartbeat CPU 0 instructions: 90000011 cycles: 28238651 heartbeat IPC: 2.647 cumulative IPC: 2.546 (Simulation time: 00 hr 32 min 12 sec)
Heartbeat CPU 0 instructions: 100000014 cycles: 31725489 heartbeat IPC: 2.868 cumulative IPC: 2.604 (Simulation time: 00 hr 36 min 00 sec)
Heartbeat CPU 0 instructions: 110000015 cycles: 34785602 heartbeat IPC: 3.268 cumulative IPC: 2.696 (Simulation time: 00 hr 39 min 42 sec)
Heartbeat CPU 0 instructions: 120000019 cycles: 37767902 heartbeat IPC: 3.353 cumulative IPC: 2.773 (Simulation time: 00 hr 43 min 23 sec)
Heartbeat CPU 0 instructions: 130000020 cycles: 40745853 heartbeat IPC: 3.358 cumulative IPC: 2.835 (Simulation time: 00 hr 46 min 47 sec)
Heartbeat CPU 0 instructions: 140000021 cycles: 43702962 heartbeat IPC: 3.382 cumulative IPC: 2.887 (Simulation time: 00 hr 50 min 20 sec)
Simulation finished CPU 0 instructions: 100000003 cycles: 34134042 cumulative IPC: 2.93 (Simulation time: 00 hr 53 min 38 sec)
Simulation complete CPU 0 instructions: 100000003 cycles: 34134042 cumulative IPC: 2.93 (Simulation time: 00 hr 53 min 38 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ./traces/435.gromacs-228B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 2.93 instructions: 100000003 cycles: 34134042
CPU 0 Branch Prediction Accuracy: 91.55% MPKI: 1.331 Average ROB Occupancy at Mispredict: 99.39
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00116
BRANCH_INDIRECT: 6e-05
BRANCH_CONDITIONAL: 1.327
BRANCH_DIRECT_CALL: 0.001
BRANCH_INDIRECT_CALL: 4e-05
BRANCH_RETURN: 0.00108

cpu0->cpu0_STLB TOTAL        ACCESS:     134503 HIT:     133161 MISS:       1342 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     134503 HIT:     133161 MISS:       1342 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 239.8 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    2203811 HIT:     774913 MISS:    1428898 MSHR_MERGE:     108416
cpu0->cpu0_L2C LOAD         ACCESS:     523308 HIT:     321101 MISS:     202207 MSHR_MERGE:       3261
cpu0->cpu0_L2C RFO          ACCESS:      37463 HIT:       1807 MISS:      35656 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:    1410654 HIT:     296487 MISS:    1114167 MSHR_MERGE:     105155
cpu0->cpu0_L2C WRITE        ACCESS:     231857 HIT:     155246 MISS:      76611 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:        529 HIT:        272 MISS:        257 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:    1629877 ISSUED:    1410654 USEFUL:      92524 USELESS:       8078
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 39.38 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15181580 HIT:   15180175 MISS:       1405 MSHR_MERGE:        479
cpu0->cpu0_L1I LOAD         ACCESS:   15181580 HIT:   15180175 MISS:       1405 MSHR_MERGE:        479
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 156.4 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   25141135 HIT:   23456764 MISS:    1684371 MSHR_MERGE:    1123975
cpu0->cpu0_L1D LOAD         ACCESS:   12876019 HIT:   11632548 MISS:    1243471 MSHR_MERGE:     721070
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   12263767 HIT:   11823396 MISS:     440371 MSHR_MERGE:     402905
cpu0->cpu0_L1D TRANSLATION  ACCESS:       1349 HIT:        820 MISS:        529 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 29.79 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   11851444 HIT:   11851305 MISS:        139 MSHR_MERGE:         83
cpu0->cpu0_ITLB LOAD         ACCESS:   11851444 HIT:   11851305 MISS:        139 MSHR_MERGE:         83
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 337.9 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   22347967 HIT:   22073652 MISS:     274315 MSHR_MERGE:     139868
cpu0->cpu0_DTLB LOAD         ACCESS:   22347967 HIT:   22073652 MISS:     274315 MSHR_MERGE:     139868
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 7.266 cycles
cpu0->LLC TOTAL        ACCESS:    1348900 HIT:    1142019 MISS:     206881 MSHR_MERGE:     101848
cpu0->LLC LOAD         ACCESS:     198939 HIT:     193014 MISS:       5925 MSHR_MERGE:        651
cpu0->LLC RFO          ACCESS:      35656 HIT:       7060 MISS:      28596 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:    1003725 HIT:     831625 MISS:     172100 MSHR_MERGE:     101197
cpu0->LLC WRITE        ACCESS:     110323 HIT:     110218 MISS:        105 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:        257 HIT:        102 MISS:        155 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 236.9 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       4694
  ROW_BUFFER_MISS:     100162
  AVG DBUS CONGESTED CYCLE: 10.13
Channel 0 WQ ROW_BUFFER_HIT:       8831
  ROW_BUFFER_MISS:      29998
  FULL:          0
Channel 0 REFRESHES ISSUED:       2845
