#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Nov 21 13:02:39 2018
# Process ID: 14245
# Current directory: /home/mghorbani/workspace/simulations/kf-hls-work/proj/tb-kf-hls
# Command line: vivado -mode tcl -log vivado_ipcores.log -journal vivado_ipcores.jou
# Log file: /home/mghorbani/workspace/simulations/kf-hls-work/proj/tb-kf-hls/vivado_ipcores.log
# Journal file: /home/mghorbani/workspace/simulations/kf-hls-work/proj/tb-kf-hls/vivado_ipcores.jou
#-----------------------------------------------------------
# Autogenerated project build script
# Wed Nov 21 13:03:09 2018
set outputDir /home/mghorbani/workspace/simulations/kf-hls-work/proj/tb-kf-hls/top
file mkdir $outputDir
create_project top $outputDir -part xcku115-flvb1760-2-e -force
set_property ip_repo_paths {/home/mghorbani/workspace/simulations/kf-hls-work/src/kf/updater/firmware/cgn/HLS_IP_320MHz_KU115} [current_project]
set proj_top [get_projects top]
set_property "default_lib" "xil_defaultlib" $proj_top
set_property "simulator_language" "Mixed" $proj_top
set_property "source_mgmt_mode" "DisplayOnly" $proj_top
set_property "target_language" "VHDL" $proj_top
set_property target_simulator ModelSim [current_project]
set_property compxlib.modelsim_compiled_library_dir /home/mghorbani/.xilinx_sim_libs/2018.2 [current_project]
import_files -norecurse -fileset sources_1 /home/mghorbani/workspace/simulations/kf-hls-work/src/kf/updater/firmware/cgn/KalmanUpdateHLS_IP.xci
import_files -norecurse -fileset sources_1 /home/mghorbani/workspace/simulations/kf-hls-work/src/kf/framework/firmware/cgn/RAM_64x22.xci
import_files -norecurse -fileset sources_1 /home/mghorbani/workspace/simulations/kf-hls-work/src/kf/framework/firmware/cgn/RAM_512x72.xci
import_files -norecurse -fileset sources_1 /home/mghorbani/workspace/simulations/kf-hls-work/src/kf/framework/firmware/cgn/RAM_512x36.xci
upgrade_ip [get_ips KalmanUpdateHLS_IP RAM_64x22 RAM_512x72 RAM_512x36]
generate_target simulation [get_files KalmanUpdateHLS_IP.xci]
generate_target simulation [get_files RAM_64x22.xci]
generate_target simulation [get_files RAM_512x72.xci]
generate_target simulation [get_files RAM_512x36.xci]
set_property top top [get_filesets sim_1]
export_simulation -force -simulator modelsim -directory ipcores_sim -lib_map_path /home/mghorbani/.xilinx_sim_libs/2018.2
quit
