#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Mon Oct 01 13:57:17 2018
# Process ID: 151732
# Current directory: M:/pc/work/inf4431/lab3/src/test_pos_meas/test_pos_viv/test_pos_viv.runs/synth_1
# Command line: vivado.exe -log test_pos_meas.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source test_pos_meas.tcl
# Log file: M:/pc/work/inf4431/lab3/src/test_pos_meas/test_pos_viv/test_pos_viv.runs/synth_1/test_pos_meas.vds
# Journal file: M:/pc/work/inf4431/lab3/src/test_pos_meas/test_pos_viv/test_pos_viv.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source test_pos_meas.tcl -notrace
Command: synth_design -top test_pos_meas -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 151976 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 286.914 ; gain = 76.230
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'test_pos_meas' [M:/pc/work/inf4431/lab3/src/test_pos_meas/test_pos_meas.vhd:22]
INFO: [Synth 8-3491] module 'seg7ctrl' declared at 'M:/pc/work/inf4431/lab3/src/test_pos_meas/seg7ctrl_ent.vhd:4' bound to instance 'seg' of component 'seg7ctrl' [M:/pc/work/inf4431/lab3/src/test_pos_meas/test_pos_meas.vhd:72]
INFO: [Synth 8-638] synthesizing module 'seg7ctrl' [M:/pc/work/inf4431/lab3/src/test_pos_meas/seg7ctrl_rtl.vhd:5]
	Parameter n bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'TIMER' declared at 'M:/pc/work/inf4431/lab3/src/test_pos_meas/timer.vhd:6' bound to instance 'counter' of component 'timer' [M:/pc/work/inf4431/lab3/src/test_pos_meas/seg7ctrl_rtl.vhd:35]
INFO: [Synth 8-638] synthesizing module 'TIMER' [M:/pc/work/inf4431/lab3/src/test_pos_meas/timer.vhd:16]
	Parameter n bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TIMER' (1#1) [M:/pc/work/inf4431/lab3/src/test_pos_meas/timer.vhd:16]
INFO: [Synth 8-3491] module 'DECODER' declared at 'M:/pc/work/inf4431/lab3/src/test_pos_meas/decoder.vhd:5' bound to instance 'dec2to4' of component 'decoder' [M:/pc/work/inf4431/lab3/src/test_pos_meas/seg7ctrl_rtl.vhd:42]
INFO: [Synth 8-638] synthesizing module 'DECODER' [M:/pc/work/inf4431/lab3/src/test_pos_meas/decoder.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'DECODER' (2#1) [M:/pc/work/inf4431/lab3/src/test_pos_meas/decoder.vhd:15]
INFO: [Synth 8-226] default block is never used [M:/pc/work/inf4431/lab3/src/test_pos_meas/subprog_bdy.vhd:63]
INFO: [Synth 8-226] default block is never used [M:/pc/work/inf4431/lab3/src/test_pos_meas/subprog_bdy.vhd:63]
INFO: [Synth 8-226] default block is never used [M:/pc/work/inf4431/lab3/src/test_pos_meas/subprog_bdy.vhd:63]
INFO: [Synth 8-226] default block is never used [M:/pc/work/inf4431/lab3/src/test_pos_meas/subprog_bdy.vhd:63]
INFO: [Synth 8-256] done synthesizing module 'seg7ctrl' (3#1) [M:/pc/work/inf4431/lab3/src/test_pos_meas/seg7ctrl_rtl.vhd:5]
INFO: [Synth 8-3491] module 'pos_meas' declared at 'M:/pc/work/inf4431/lab3/src/test_pos_meas/pos_meas_ent.vhd:5' bound to instance 'posi' of component 'pos_meas' [M:/pc/work/inf4431/lab3/src/test_pos_meas/test_pos_meas.vhd:85]
INFO: [Synth 8-638] synthesizing module 'pos_meas' [M:/pc/work/inf4431/lab3/src/test_pos_meas/pos_meas_rtl.vhd:5]
INFO: [Synth 8-256] done synthesizing module 'pos_meas' (4#1) [M:/pc/work/inf4431/lab3/src/test_pos_meas/pos_meas_rtl.vhd:5]
INFO: [Synth 8-256] done synthesizing module 'test_pos_meas' (5#1) [M:/pc/work/inf4431/lab3/src/test_pos_meas/test_pos_meas.vhd:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 324.402 ; gain = 113.719
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 324.402 ; gain = 113.719
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [M:/pc/work/inf4431/lab3/src/test_pos_meas/test_pos_viv/test_pos_viv.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [M:/pc/work/inf4431/lab3/src/test_pos_meas/test_pos_viv/test_pos_viv.srcs/constrs_1/new/constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [M:/pc/work/inf4431/lab3/src/test_pos_meas/test_pos_viv/test_pos_viv.srcs/constrs_1/new/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/test_pos_meas_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/test_pos_meas_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 642.242 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:18 . Memory (MB): peak = 642.242 ; gain = 431.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:18 . Memory (MB): peak = 642.242 ; gain = 431.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:18 . Memory (MB): peak = 642.242 ; gain = 431.559
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'pres_state_reg' in module 'pos_meas'
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "ARG1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ARG1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ARG1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             start_up_st |                              000 |                              000
              wait_a1_st |                              001 |                              001
              wait_a0_st |                              010 |                              010
              up_down_st |                              011 |                              011
           count_down_st |                              100 |                              101
             count_up_st |                              101 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'pres_state_reg' using encoding 'sequential' in module 'pos_meas'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:18 . Memory (MB): peak = 642.242 ; gain = 431.559
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 5     
	   2 Input      8 Bit       Adders := 5     
+---Registers : 
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 5     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     31 Bit        Muxes := 5     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 8     
	   4 Input      4 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module test_pos_meas 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 5     
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	                4 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     31 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 3     
Module DECODER 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
Module seg7ctrl 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
Module pos_meas 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 5     
	  11 Input      3 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "ARG1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ARG1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ARG1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-3886] merging instance 'posi/sync_rst_i_b_reg' (FDC) to 'd3_reg[0]'
INFO: [Synth 8-3886] merging instance 'd3_reg[0]' (FDC) to 'd3_reg[1]'
INFO: [Synth 8-3886] merging instance 'd3_reg[1]' (FDC) to 'd3_reg[2]'
INFO: [Synth 8-3886] merging instance 'd3_reg[2]' (FDC) to 'd3_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\d3_reg[3] )
WARNING: [Synth 8-3332] Sequential element (posi/sync_rst_i_reg) is unused and will be removed from module test_pos_meas.
WARNING: [Synth 8-3332] Sequential element (d3_reg[3]) is unused and will be removed from module test_pos_meas.
INFO: [Synth 8-3886] merging instance 'd1_reg[3]' (FDC) to 'd2_reg[1]'
INFO: [Synth 8-3886] merging instance 'd2_reg[1]' (FDC) to 'd2_reg[2]'
INFO: [Synth 8-3886] merging instance 'd2_reg[2]' (FDC) to 'd2_reg[3]'
INFO: [Synth 8-3886] merging instance 'd2_reg[3]' (FDC) to 'd0_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\d0_reg[3] )
WARNING: [Synth 8-3332] Sequential element (posi/pos_int_reg[7]) is unused and will be removed from module test_pos_meas.
WARNING: [Synth 8-3332] Sequential element (posi/pos_reg[7]) is unused and will be removed from module test_pos_meas.
WARNING: [Synth 8-3332] Sequential element (d0_reg[3]) is unused and will be removed from module test_pos_meas.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:22 . Memory (MB): peak = 642.242 ; gain = 431.559
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:30 . Memory (MB): peak = 642.242 ; gain = 431.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:30 . Memory (MB): peak = 642.242 ; gain = 431.559
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:30 . Memory (MB): peak = 642.242 ; gain = 431.559
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:30 . Memory (MB): peak = 642.242 ; gain = 431.559
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:30 . Memory (MB): peak = 642.242 ; gain = 431.559
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:30 . Memory (MB): peak = 642.242 ; gain = 431.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:30 . Memory (MB): peak = 642.242 ; gain = 431.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:30 . Memory (MB): peak = 642.242 ; gain = 431.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:30 . Memory (MB): peak = 642.242 ; gain = 431.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     6|
|3     |LUT1   |    23|
|4     |LUT2   |     8|
|5     |LUT3   |     1|
|6     |LUT4   |     2|
|7     |LUT5   |    10|
|8     |LUT6   |    17|
|9     |FDCE   |    56|
|10    |IBUF   |     4|
|11    |OBUF   |    12|
+------+-------+------+

Report Instance Areas: 
+------+------------+---------+------+
|      |Instance    |Module   |Cells |
+------+------------+---------+------+
|1     |top         |         |   140|
|2     |  posi      |pos_meas |    50|
|3     |  seg       |seg7ctrl |    66|
|4     |    counter |TIMER    |    54|
|5     |    dec2to4 |DECODER  |     4|
+------+------------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:31 . Memory (MB): peak = 642.242 ; gain = 431.559
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 642.242 ; gain = 111.348
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:31 . Memory (MB): peak = 642.242 ; gain = 431.559
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
61 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 642.242 ; gain = 431.559
INFO: [Common 17-1381] The checkpoint 'M:/pc/work/inf4431/lab3/src/test_pos_meas/test_pos_viv/test_pos_viv.runs/synth_1/test_pos_meas.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 642.242 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Oct 01 13:57:50 2018...
