// Seed: 4147488455
module module_0 (
    output wire id_0,
    input uwire id_1,
    input uwire id_2,
    input supply1 id_3,
    input supply1 id_4,
    input supply0 id_5,
    input supply0 id_6,
    output wor id_7,
    input tri id_8,
    input tri id_9,
    input tri0 id_10
);
  assign id_7 = id_4;
  logic id_12[-1 : -1];
endmodule
module module_1 #(
    parameter id_1  = 32'd59,
    parameter id_13 = 32'd63,
    parameter id_2  = 32'd26,
    parameter id_3  = 32'd40
) (
    output uwire id_0,
    input  uwire _id_1,
    input  wor   _id_2,
    input  wor   _id_3,
    output uwire id_4,
    input  tri   id_5,
    output wand  id_6,
    input  wire  id_7
);
  logic id_9;
  always id_9 <= id_3;
  wire [id_1 : id_2] id_10;
  wire id_11, id_12, _id_13;
  wire [id_3  |  -1 : (  id_13  )] id_14;
  module_0 modCall_1 (
      id_6,
      id_5,
      id_7,
      id_5,
      id_5,
      id_5,
      id_7,
      id_4,
      id_7,
      id_5,
      id_7
  );
endmodule
