vhdl xil_defaultlib  \
"../../../bd/Block_Design/ip/Block_Design_processing_system7_0_1/Block_Design_processing_system7_0_1_sim_netlist.vhdl" \
"../../../bd/Block_Design/ip/Block_Design_proc_sys_reset_0_1/sim/Block_Design_proc_sys_reset_0_1.vhd" \
"../../../bd/Block_Design/ipshared/0702/hdl/AXI_Plotter_Driver_Interconnection_v1_0_S00_AXI.vhd" \
"../../../bd/Block_Design/ipshared/0702/hdl/AXI_Plotter_Driver_Interconnection_v1_0.vhd" \
"../../../bd/Block_Design/ip/Block_Design_AXI_Plotter_Driver_I_0_1/sim/Block_Design_AXI_Plotter_Driver_I_0_1.vhd" \
"../../../bd/Block_Design/ip/Block_Design_Plotter_Driver_v2_Top_0_1/sim/Block_Design_Plotter_Driver_v2_Top_0_1.vhd" \
"../../../bd/Block_Design/ip/Block_Design_xbar_0/Block_Design_xbar_0_sim_netlist.vhdl" \
"../../../bd/Block_Design/ip/Block_Design_axi_gpio_0_0/sim/Block_Design_axi_gpio_0_0.vhd" \
"../../../bd/Block_Design/ip/Block_Design_auto_pc_0/Block_Design_auto_pc_0_sim_netlist.vhdl" \
"../../../bd/Block_Design/sim/Block_Design.vhd" \

nosort
