<interfaceDefinition version='1.1' language='vhdl' kind='component' name='pt_ufixed_const'>
  <useClause path='work.pt_utility.all' />
  <useClause path='ieee_proposed.fixed_pkg.all' />
  <useClause path='ieee_proposed.math_utility_pkg.all' />
  <useClause path='ieee.numeric_std.all' />
  <useClause path='ieee.std_logic_1164.all' />
    <macroList>

      <macro name='const_high' type='integer' initializer='15' />
      <macro name='const_low' type='integer' initializer='0' />
      <macro name='const_value' type='real' initializer='0.125' />

    </macroList>
    <portList>

      <port name='output' direction='out' type='std_logic_vector (const_high - const_low downto 0)' />

    </portList>
</interfaceDefinition>
