5 10 101 8 *
8 /Users/trevorw/projects/devel/covered/diags/verilog -t main -vcd aedge1.1.vcd -o aedge1.1.cdd -v aedge1.1.v -D DUMP
3 0 $root "$root" NA 0 0 1
3 0 main "main" aedge1.1.v 8 44 1
2 1 13 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 $u0
2 2 19 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 $u1
1 a 10 87000b 1 0 3 0 4 17 0 f f 7 0
1 b 11 87000b 1 0 31 0 32 17 0 ffffffff 1e f 0
4 1 1 0 0
4 2 1 0 0
3 1 main.$u0 "main.$u0" aedge1.1.v 0 17 1
2 3 14 20002 1 0 1008 0 0 32 48 1 0
2 4 14 10002 2 2c 900a 3 0 32 18 0 ffffffff 0 0 0 0
2 5 15 50005 1 0 1008 0 0 32 48 1 0
2 6 15 10001 0 1 1410 0 0 32 1 b
2 7 15 10005 1 37 1a 5 6
2 8 16 b000b 5 1 100c 0 0 4 1 a
2 9 16 b000b 9 29 100a 8 0 1 18 0 1 0 0 0 0
2 10 16 170017 1 0 1008 0 0 32 48 1 0
2 11 16 120012 4 1 1018 0 0 32 1 b
2 12 16 120017 4 f 1218 10 11 32 18 0 ffffffff ffffffff 1e 0 0
2 13 16 e000e 0 1 1410 0 0 32 1 b
2 14 16 e0017 4 37 3a 12 13
4 14 6 9 9
4 9 0 14 0
4 7 0 9 9
4 4 11 7 0
3 1 main.$u1 "main.$u1" aedge1.1.v 0 33 1
2 15 20 50008 1 0 61004 0 0 4 16 0 0
2 16 20 10001 0 1 1410 0 0 4 1 a
2 17 20 10008 1 37 16 15 16
2 18 21 20002 1 0 1008 0 0 32 48 5 0
2 19 21 10002 2 2c 900a 18 0 32 18 0 ffffffff 0 0 0 0
2 20 22 50008 1 0 61008 0 0 4 16 1 0
2 21 22 10001 0 1 1410 0 0 4 1 a
2 22 22 10008 1 37 1a 20 21
2 23 23 20002 1 0 1008 0 0 32 48 5 0
2 24 23 10002 2 2c 900a 23 0 32 18 0 ffffffff 0 0 0 0
2 25 24 50008 1 0 61008 0 0 4 16 1 0
2 26 24 10001 0 1 1410 0 0 4 1 a
2 27 24 10008 1 37 1a 25 26
2 28 25 20002 1 0 1008 0 0 32 48 5 0
2 29 25 10002 2 2c 900a 28 0 32 18 0 ffffffff 0 0 0 0
2 30 26 50008 1 0 61008 0 0 4 16 2 0
2 31 26 10001 0 1 1410 0 0 4 1 a
2 32 26 10008 1 37 1a 30 31
2 33 27 20002 1 0 1008 0 0 32 48 5 0
2 34 27 10002 2 2c 900a 33 0 32 18 0 ffffffff 0 0 0 0
2 35 28 50008 1 0 61008 0 0 4 16 2 0
2 36 28 10001 0 1 1410 0 0 4 1 a
2 37 28 10008 1 37 1a 35 36
2 38 29 20002 1 0 1008 0 0 32 48 5 0
2 39 29 10002 2 2c 900a 38 0 32 18 0 ffffffff 0 0 0 0
2 40 30 50008 1 0 61008 0 0 4 16 4 0
2 41 30 10001 0 1 1410 0 0 4 1 a
2 42 30 10008 1 37 1a 40 41
2 43 31 20002 1 0 1008 0 0 32 48 5 0
2 44 31 10002 2 2c 900a 43 0 32 18 0 ffffffff 0 0 0 0
2 45 32 50008 1 0 61008 0 0 4 16 8 0
2 46 32 10001 0 1 1410 0 0 4 1 a
2 47 32 10008 1 37 1a 45 46
4 47 0 0 0
4 44 0 47 0
4 42 0 44 44
4 39 0 42 0
4 37 0 39 39
4 34 0 37 0
4 32 0 34 34
4 29 0 32 0
4 27 0 29 29
4 24 0 27 0
4 22 0 24 24
4 19 0 22 0
4 17 11 19 19
3 1 main.$u2 "main.$u2" aedge1.1.v 0 42 1
