// Seed: 389605513
module module_0 (
    output tri0 id_0,
    output uwire id_1,
    output tri id_2,
    input wire id_3,
    input tri0 id_4,
    input uwire id_5,
    output supply0 id_6,
    input wor id_7,
    input tri0 id_8,
    input wire id_9,
    input wire id_10,
    output uwire id_11,
    input wor id_12,
    output tri0 id_13,
    output wand id_14,
    input wire id_15,
    input uwire id_16,
    output wand id_17
);
  logic id_19;
  ;
endmodule
module module_1 (
    input tri1 id_0,
    input wire id_1,
    input tri0 id_2,
    input tri id_3,
    output tri0 id_4,
    input tri1 id_5,
    input supply1 id_6,
    input wand id_7,
    input tri1 id_8,
    output uwire id_9,
    input tri id_10,
    input wire id_11,
    output wand id_12,
    input tri id_13,
    input wor id_14,
    input tri0 id_15,
    input wand id_16
);
  assign id_4 = 1 == id_6;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_5,
      id_1,
      id_5,
      id_9,
      id_1,
      id_16,
      id_7,
      id_16,
      id_9,
      id_10,
      id_12,
      id_4,
      id_2,
      id_2,
      id_9
  );
  assign modCall_1.id_8 = 0;
endmodule
