// Generated by CIRCT unknown git version
module Top(	// file.cleaned.mlir:2:3
  input          clock,	// file.cleaned.mlir:2:21
                 reset,	// file.cleaned.mlir:2:37
  input  [6:0]   io_S_AVALON_address,	// file.cleaned.mlir:2:53
  input          io_S_AVALON_chipselect,	// file.cleaned.mlir:2:83
                 io_S_AVALON_write,	// file.cleaned.mlir:2:116
                 io_S_AVALON_read,	// file.cleaned.mlir:2:144
  input  [31:0]  io_S_AVALON_writedata,	// file.cleaned.mlir:2:171
  input          io_M_AXI_0_AWREADY,	// file.cleaned.mlir:2:204
                 io_M_AXI_0_ARREADY,	// file.cleaned.mlir:2:233
                 io_M_AXI_0_WREADY,	// file.cleaned.mlir:2:262
  input  [3:0]   io_M_AXI_0_RID,	// file.cleaned.mlir:2:290
  input  [31:0]  io_M_AXI_0_RUSER,	// file.cleaned.mlir:2:315
  input  [511:0] io_M_AXI_0_RDATA,	// file.cleaned.mlir:2:343
  input  [1:0]   io_M_AXI_0_RRESP,	// file.cleaned.mlir:2:372
  input          io_M_AXI_0_RLAST,	// file.cleaned.mlir:2:399
                 io_M_AXI_0_RVALID,	// file.cleaned.mlir:2:426
  input  [3:0]   io_M_AXI_0_BID,	// file.cleaned.mlir:2:454
  input  [31:0]  io_M_AXI_0_BUSER,	// file.cleaned.mlir:2:479
  input  [1:0]   io_M_AXI_0_BRESP,	// file.cleaned.mlir:2:507
  input          io_M_AXI_0_BVALID,	// file.cleaned.mlir:2:534
  output [31:0]  io_S_AVALON_readdata,	// file.cleaned.mlir:2:563
  output [3:0]   io_M_AXI_0_AWID,	// file.cleaned.mlir:2:595
  output [31:0]  io_M_AXI_0_AWUSER,	// file.cleaned.mlir:2:621
                 io_M_AXI_0_AWADDR,	// file.cleaned.mlir:2:650
  output [7:0]   io_M_AXI_0_AWLEN,	// file.cleaned.mlir:2:679
  output [2:0]   io_M_AXI_0_AWSIZE,	// file.cleaned.mlir:2:706
  output [1:0]   io_M_AXI_0_AWBURST,	// file.cleaned.mlir:2:734
  output         io_M_AXI_0_AWLOCK,	// file.cleaned.mlir:2:763
  output [3:0]   io_M_AXI_0_AWCACHE,	// file.cleaned.mlir:2:791
  output [2:0]   io_M_AXI_0_AWPROT,	// file.cleaned.mlir:2:820
  output [3:0]   io_M_AXI_0_AWQOS,	// file.cleaned.mlir:2:848
  output         io_M_AXI_0_AWVALID,	// file.cleaned.mlir:2:875
  output [3:0]   io_M_AXI_0_ARID,	// file.cleaned.mlir:2:904
  output [31:0]  io_M_AXI_0_ARUSER,	// file.cleaned.mlir:2:930
                 io_M_AXI_0_ARADDR,	// file.cleaned.mlir:2:959
  output [7:0]   io_M_AXI_0_ARLEN,	// file.cleaned.mlir:2:988
  output [2:0]   io_M_AXI_0_ARSIZE,	// file.cleaned.mlir:2:1015
  output [1:0]   io_M_AXI_0_ARBURST,	// file.cleaned.mlir:2:1043
  output         io_M_AXI_0_ARLOCK,	// file.cleaned.mlir:2:1072
  output [3:0]   io_M_AXI_0_ARCACHE,	// file.cleaned.mlir:2:1100
  output [2:0]   io_M_AXI_0_ARPROT,	// file.cleaned.mlir:2:1129
  output [3:0]   io_M_AXI_0_ARQOS,	// file.cleaned.mlir:2:1157
  output         io_M_AXI_0_ARVALID,	// file.cleaned.mlir:2:1184
  output [511:0] io_M_AXI_0_WDATA,	// file.cleaned.mlir:2:1213
  output [63:0]  io_M_AXI_0_WSTRB,	// file.cleaned.mlir:2:1242
  output         io_M_AXI_0_WLAST,	// file.cleaned.mlir:2:1270
                 io_M_AXI_0_WVALID,	// file.cleaned.mlir:2:1297
                 io_M_AXI_0_RREADY,	// file.cleaned.mlir:2:1325
                 io_M_AXI_0_BREADY	// file.cleaned.mlir:2:1353
);

  assign io_S_AVALON_readdata = 32'h0;	// file.cleaned.mlir:3:15, :11:5
  assign io_M_AXI_0_AWID = 4'h0;	// file.cleaned.mlir:6:14, :11:5
  assign io_M_AXI_0_AWUSER = 32'h0;	// file.cleaned.mlir:3:15, :11:5
  assign io_M_AXI_0_AWADDR = 32'h0;	// file.cleaned.mlir:3:15, :11:5
  assign io_M_AXI_0_AWLEN = 8'h0;	// file.cleaned.mlir:5:14, :11:5
  assign io_M_AXI_0_AWSIZE = 3'h0;	// file.cleaned.mlir:9:14, :11:5
  assign io_M_AXI_0_AWBURST = 2'h0;	// file.cleaned.mlir:4:14, :11:5
  assign io_M_AXI_0_AWLOCK = 1'h0;	// file.cleaned.mlir:8:14, :11:5
  assign io_M_AXI_0_AWCACHE = 4'h0;	// file.cleaned.mlir:6:14, :11:5
  assign io_M_AXI_0_AWPROT = 3'h0;	// file.cleaned.mlir:9:14, :11:5
  assign io_M_AXI_0_AWQOS = 4'h0;	// file.cleaned.mlir:6:14, :11:5
  assign io_M_AXI_0_AWVALID = 1'h0;	// file.cleaned.mlir:8:14, :11:5
  assign io_M_AXI_0_ARID = 4'h0;	// file.cleaned.mlir:6:14, :11:5
  assign io_M_AXI_0_ARUSER = 32'h0;	// file.cleaned.mlir:3:15, :11:5
  assign io_M_AXI_0_ARADDR = 32'h0;	// file.cleaned.mlir:3:15, :11:5
  assign io_M_AXI_0_ARLEN = 8'h0;	// file.cleaned.mlir:5:14, :11:5
  assign io_M_AXI_0_ARSIZE = 3'h0;	// file.cleaned.mlir:9:14, :11:5
  assign io_M_AXI_0_ARBURST = 2'h0;	// file.cleaned.mlir:4:14, :11:5
  assign io_M_AXI_0_ARLOCK = 1'h0;	// file.cleaned.mlir:8:14, :11:5
  assign io_M_AXI_0_ARCACHE = 4'h0;	// file.cleaned.mlir:6:14, :11:5
  assign io_M_AXI_0_ARPROT = 3'h0;	// file.cleaned.mlir:9:14, :11:5
  assign io_M_AXI_0_ARQOS = 4'h0;	// file.cleaned.mlir:6:14, :11:5
  assign io_M_AXI_0_ARVALID = 1'h0;	// file.cleaned.mlir:8:14, :11:5
  assign io_M_AXI_0_WDATA = 512'h0;	// file.cleaned.mlir:10:16, :11:5
  assign io_M_AXI_0_WSTRB = 64'h0;	// file.cleaned.mlir:7:15, :11:5
  assign io_M_AXI_0_WLAST = 1'h0;	// file.cleaned.mlir:8:14, :11:5
  assign io_M_AXI_0_WVALID = 1'h0;	// file.cleaned.mlir:8:14, :11:5
  assign io_M_AXI_0_RREADY = 1'h0;	// file.cleaned.mlir:8:14, :11:5
  assign io_M_AXI_0_BREADY = 1'h0;	// file.cleaned.mlir:8:14, :11:5
endmodule

