LSE_CPS_ID_1 "/media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v:502[8:13]"
LSE_CPS_ID_2 "verilog/TinyFPGA_B.v:47[22:39]"
LSE_CPS_ID_3 "/media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v:502[8:13]"
LSE_CPS_ID_4 "verilog/TinyFPGA_B.v:47[22:39]"
LSE_CPS_ID_5 "verilog/TinyFPGA_B.v:77[8] 79[4]"
LSE_CPS_ID_6 "verilog/TinyFPGA_B.v:47[22:39]"
LSE_CPS_ID_7 "verilog/TinyFPGA_B.v:47[22:39]"
LSE_CPS_ID_8 "verilog/TinyFPGA_B.v:3[9:12]"
LSE_CPS_ID_9 "verilog/TinyFPGA_B.v:47[22:39]"
LSE_CPS_ID_10 "verilog/TinyFPGA_B.v:47[22:39]"
LSE_CPS_ID_11 "verilog/TinyFPGA_B.v:47[22:39]"
LSE_CPS_ID_12 "verilog/TinyFPGA_B.v:47[22:39]"
LSE_CPS_ID_13 "verilog/TinyFPGA_B.v:47[22:39]"
LSE_CPS_ID_14 "verilog/TinyFPGA_B.v:47[22:39]"
LSE_CPS_ID_15 "verilog/TinyFPGA_B.v:47[22:39]"
LSE_CPS_ID_16 "verilog/TinyFPGA_B.v:47[22:39]"
LSE_CPS_ID_17 "verilog/TinyFPGA_B.v:47[22:39]"
LSE_CPS_ID_18 "verilog/TinyFPGA_B.v:47[22:39]"
LSE_CPS_ID_19 "verilog/TinyFPGA_B.v:47[22:39]"
LSE_CPS_ID_20 "verilog/TinyFPGA_B.v:47[22:39]"
LSE_CPS_ID_21 "verilog/TinyFPGA_B.v:47[22:39]"
LSE_CPS_ID_22 "verilog/TinyFPGA_B.v:47[22:39]"
LSE_CPS_ID_23 "verilog/TinyFPGA_B.v:47[22:39]"
LSE_CPS_ID_24 "verilog/TinyFPGA_B.v:47[22:39]"
LSE_CPS_ID_25 "verilog/TinyFPGA_B.v:47[22:39]"
LSE_CPS_ID_26 "verilog/TinyFPGA_B.v:47[22:39]"
LSE_CPS_ID_27 "verilog/TinyFPGA_B.v:47[22:39]"
LSE_CPS_ID_28 "verilog/TinyFPGA_B.v:47[22:39]"
LSE_CPS_ID_29 "verilog/TinyFPGA_B.v:47[22:39]"
LSE_CPS_ID_30 "verilog/TinyFPGA_B.v:47[22:39]"
LSE_CPS_ID_31 "/media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v:502[8:13]"
