{
  "name": "rtl_ez_single_ram",
  "tag": "0.1.0",
  "language": "verilog",
  "shell": {
    "ez": {
      "mmio": {
        "base_address": "0xa0000000",
        "size": "0x00010000",
        "values": [
          {
            "name": "control",
            "offset": "0x0",
            "data_type": "int32"
          },
          {
            "name": "a",
            "offset": "0x10",
            "data_type": "int32"
          },
          {
            "name": "y_read_data",
            "offset": "0x18",
            "data_type": "int64"
          },
          {
            "name": "y_read_length",
            "offset": "0x24",
            "data_type": "int32"
          },
          {
            "name": "y_write_data",
            "offset": "0x2c",
            "data_type": "int64"
          },
          {
            "name": "y_write_length",
            "offset": "0x38",
            "data_type": "int32"
          }
        ]
      },
      "register": [
        {
          "name": "a",
          "data_width": "32",
          "state": "read"
        }
      ],
      "ram": [
        {
          "name": "y",
          "data_width": "32",
          "length": "64",
          "state": "readwrite"
        }
      ]
    }
  }
}