// Seed: 1691949547
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  inout reg id_2;
  input wire id_1;
  assign id_2 = 1;
  wire id_5, id_6;
  always id_2 <= id_1;
  rtran (-1, 1'b0 + id_2, "" + id_5, id_3, 1);
  module_0 modCall_1 (
      id_5,
      id_1,
      id_3,
      id_4,
      id_3
  );
endmodule
