{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1644071686757 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1644071686761 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 05 16:34:46 2022 " "Processing started: Sat Feb 05 16:34:46 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1644071686761 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644071686761 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644071686761 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1644071687161 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1644071687161 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tsb.v(12) " "Verilog HDL warning at tsb.v(12): extended using \"x\" or \"z\"" {  } { { "../hdl/regFile/tsb.v" "" { Text "G:/VP/hdl/regFile/tsb.v" 12 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1644071695206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vp/hdl/regfile/tsb.v 1 1 " "Found 1 design units, including 1 entities, in source file /vp/hdl/regfile/tsb.v" { { "Info" "ISGN_ENTITY_NAME" "1 tsb " "Found entity 1: tsb" {  } { { "../hdl/regFile/tsb.v" "" { Text "G:/VP/hdl/regFile/tsb.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644071695207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644071695207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vp/hdl/regfile/regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file /vp/hdl/regfile/regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regFile " "Found entity 1: regFile" {  } { { "../hdl/regFile/regFile.v" "" { Text "G:/VP/hdl/regFile/regFile.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644071695209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644071695209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vp/hdl/regfile/reg.v 1 1 " "Found 1 design units, including 1 entities, in source file /vp/hdl/regfile/reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 regGen " "Found entity 1: regGen" {  } { { "../hdl/regFile/reg.v" "" { Text "G:/VP/hdl/regFile/reg.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644071695210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644071695210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vp/hdl/regfile/dcd3x8.v 1 1 " "Found 1 design units, including 1 entities, in source file /vp/hdl/regfile/dcd3x8.v" { { "Info" "ISGN_ENTITY_NAME" "1 dcd3x8 " "Found entity 1: dcd3x8" {  } { { "../hdl/regFile/dcd3x8.v" "" { Text "G:/VP/hdl/regFile/dcd3x8.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644071695211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644071695211 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ram.v(21) " "Verilog HDL information at ram.v(21): always construct contains both blocking and non-blocking assignments" {  } { { "../hdl/Mem/ram.v" "" { Text "G:/VP/hdl/Mem/ram.v" 21 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1644071695212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vp/hdl/mem/ram.v 1 1 " "Found 1 design units, including 1 entities, in source file /vp/hdl/mem/ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "../hdl/Mem/ram.v" "" { Text "G:/VP/hdl/Mem/ram.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644071695212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644071695212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vp/hdl/mem/irom.v 1 1 " "Found 1 design units, including 1 entities, in source file /vp/hdl/mem/irom.v" { { "Info" "ISGN_ENTITY_NAME" "1 irom " "Found entity 1: irom" {  } { { "../hdl/Mem/irom.v" "" { Text "G:/VP/hdl/Mem/irom.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644071695213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644071695213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vp/hdl/mem/ctr_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /vp/hdl/mem/ctr_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ctr_tb " "Found entity 1: ctr_tb" {  } { { "../hdl/Mem/ctr_tb.v" "" { Text "G:/VP/hdl/Mem/ctr_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644071695215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644071695215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vp/hdl/mem/ctr.v 1 1 " "Found 1 design units, including 1 entities, in source file /vp/hdl/mem/ctr.v" { { "Info" "ISGN_ENTITY_NAME" "1 ctr " "Found entity 1: ctr" {  } { { "../hdl/Mem/ctr.v" "" { Text "G:/VP/hdl/Mem/ctr.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644071695217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644071695217 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "shReg.v(16) " "Verilog HDL information at shReg.v(16): always construct contains both blocking and non-blocking assignments" {  } { { "../hdl/ALU/shReg.v" "" { Text "G:/VP/hdl/ALU/shReg.v" 16 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1644071695218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vp/hdl/alu/shreg.v 1 1 " "Found 1 design units, including 1 entities, in source file /vp/hdl/alu/shreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 shReg " "Found entity 1: shReg" {  } { { "../hdl/ALU/shReg.v" "" { Text "G:/VP/hdl/ALU/shReg.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644071695218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644071695218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vp/hdl/alu/fa.v 1 1 " "Found 1 design units, including 1 entities, in source file /vp/hdl/alu/fa.v" { { "Info" "ISGN_ENTITY_NAME" "1 FA " "Found entity 1: FA" {  } { { "../hdl/ALU/FA.v" "" { Text "G:/VP/hdl/ALU/FA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644071695219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644071695219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vp/hdl/alu/alu_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /vp/hdl/alu/alu_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_tb " "Found entity 1: ALU_tb" {  } { { "../hdl/ALU/ALU_tb.v" "" { Text "G:/VP/hdl/ALU/ALU_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644071695221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644071695221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vp/hdl/alu/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /vp/hdl/alu/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../hdl/ALU/ALU.v" "" { Text "G:/VP/hdl/ALU/ALU.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644071695222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644071695222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vp/hdl/topproc.v 1 1 " "Found 1 design units, including 1 entities, in source file /vp/hdl/topproc.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "../hdl/topProc.v" "" { Text "G:/VP/hdl/topProc.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644071695224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644071695224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vp/hdl/jmpctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /vp/hdl/jmpctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 jmpCtrl " "Found entity 1: jmpCtrl" {  } { { "../hdl/jmpCtrl.v" "" { Text "G:/VP/hdl/jmpCtrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644071695225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644071695225 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "NOT ../hdl/ALU/ALU.v 20 ctrlUnit.v(69) " "Verilog HDL macro warning at ctrlUnit.v(69): overriding existing definition for macro \"NOT\", which was defined in \"../hdl/ALU/ALU.v\", line 20" {  } { { "../hdl/ctrlUnit.v" "" { Text "G:/VP/hdl/ctrlUnit.v" 69 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1644071695226 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "AND ../hdl/ALU/ALU.v 21 ctrlUnit.v(82) " "Verilog HDL macro warning at ctrlUnit.v(82): overriding existing definition for macro \"AND\", which was defined in \"../hdl/ALU/ALU.v\", line 21" {  } { { "../hdl/ctrlUnit.v" "" { Text "G:/VP/hdl/ctrlUnit.v" 82 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1644071695227 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "OR ../hdl/ALU/ALU.v 22 ctrlUnit.v(83) " "Verilog HDL macro warning at ctrlUnit.v(83): overriding existing definition for macro \"OR\", which was defined in \"../hdl/ALU/ALU.v\", line 22" {  } { { "../hdl/ctrlUnit.v" "" { Text "G:/VP/hdl/ctrlUnit.v" 83 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1644071695227 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "XOR ../hdl/ALU/ALU.v 23 ctrlUnit.v(84) " "Verilog HDL macro warning at ctrlUnit.v(84): overriding existing definition for macro \"XOR\", which was defined in \"../hdl/ALU/ALU.v\", line 23" {  } { { "../hdl/ctrlUnit.v" "" { Text "G:/VP/hdl/ctrlUnit.v" 84 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1644071695227 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "XNOR ../hdl/ALU/ALU.v 24 ctrlUnit.v(85) " "Verilog HDL macro warning at ctrlUnit.v(85): overriding existing definition for macro \"XNOR\", which was defined in \"../hdl/ALU/ALU.v\", line 24" {  } { { "../hdl/ctrlUnit.v" "" { Text "G:/VP/hdl/ctrlUnit.v" 85 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1644071695227 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "NOR ../hdl/ALU/ALU.v 25 ctrlUnit.v(86) " "Verilog HDL macro warning at ctrlUnit.v(86): overriding existing definition for macro \"NOR\", which was defined in \"../hdl/ALU/ALU.v\", line 25" {  } { { "../hdl/ctrlUnit.v" "" { Text "G:/VP/hdl/ctrlUnit.v" 86 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1644071695227 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "NAND ../hdl/ALU/ALU.v 26 ctrlUnit.v(87) " "Verilog HDL macro warning at ctrlUnit.v(87): overriding existing definition for macro \"NAND\", which was defined in \"../hdl/ALU/ALU.v\", line 26" {  } { { "../hdl/ctrlUnit.v" "" { Text "G:/VP/hdl/ctrlUnit.v" 87 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1644071695227 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "ADD ../hdl/ALU/ALU.v 29 ctrlUnit.v(88) " "Verilog HDL macro warning at ctrlUnit.v(88): overriding existing definition for macro \"ADD\", which was defined in \"../hdl/ALU/ALU.v\", line 29" {  } { { "../hdl/ctrlUnit.v" "" { Text "G:/VP/hdl/ctrlUnit.v" 88 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1644071695227 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "SUB ../hdl/ALU/ALU.v 30 ctrlUnit.v(89) " "Verilog HDL macro warning at ctrlUnit.v(89): overriding existing definition for macro \"SUB\", which was defined in \"../hdl/ALU/ALU.v\", line 30" {  } { { "../hdl/ctrlUnit.v" "" { Text "G:/VP/hdl/ctrlUnit.v" 89 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1644071695227 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "MUL ../hdl/ALU/ALU.v 31 ctrlUnit.v(90) " "Verilog HDL macro warning at ctrlUnit.v(90): overriding existing definition for macro \"MUL\", which was defined in \"../hdl/ALU/ALU.v\", line 31" {  } { { "../hdl/ctrlUnit.v" "" { Text "G:/VP/hdl/ctrlUnit.v" 90 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1644071695227 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "DIV ../hdl/ALU/ALU.v 32 ctrlUnit.v(91) " "Verilog HDL macro warning at ctrlUnit.v(91): overriding existing definition for macro \"DIV\", which was defined in \"../hdl/ALU/ALU.v\", line 32" {  } { { "../hdl/ctrlUnit.v" "" { Text "G:/VP/hdl/ctrlUnit.v" 91 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1644071695227 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ctrlUnit.v(135) " "Verilog HDL information at ctrlUnit.v(135): always construct contains both blocking and non-blocking assignments" {  } { { "../hdl/ctrlUnit.v" "" { Text "G:/VP/hdl/ctrlUnit.v" 135 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1644071695228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vp/hdl/ctrlunit.v 1 1 " "Found 1 design units, including 1 entities, in source file /vp/hdl/ctrlunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ctrl " "Found entity 1: ctrl" {  } { { "../hdl/ctrlUnit.v" "" { Text "G:/VP/hdl/ctrlUnit.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644071695228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644071695228 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "hlt topProc.v(90) " "Verilog HDL Implicit Net warning at topProc.v(90): created implicit net for \"hlt\"" {  } { { "../hdl/topProc.v" "" { Text "G:/VP/hdl/topProc.v" 90 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644071695228 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "databus1 topProc.v(135) " "Verilog HDL Implicit Net warning at topProc.v(135): created implicit net for \"databus1\"" {  } { { "../hdl/topProc.v" "" { Text "G:/VP/hdl/topProc.v" 135 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644071695229 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1644071695262 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "databus1 topProc.v(135) " "Verilog HDL or VHDL warning at topProc.v(135): object \"databus1\" assigned a value but never read" {  } { { "../hdl/topProc.v" "" { Text "G:/VP/hdl/topProc.v" 135 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1644071695264 "|top"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "memOut topProc.v(32) " "Verilog HDL warning at topProc.v(32): object memOut used but never assigned" {  } { { "../hdl/topProc.v" "" { Text "G:/VP/hdl/topProc.v" 32 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1644071695264 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 topProc.v(135) " "Verilog HDL assignment warning at topProc.v(135): truncated value with size 32 to match size of target (1)" {  } { { "../hdl/topProc.v" "" { Text "G:/VP/hdl/topProc.v" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1644071695264 "|top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memOut 0 topProc.v(32) " "Net \"memOut\" at topProc.v(32) has no driver or initial value, using a default initial value '0'" {  } { { "../hdl/topProc.v" "" { Text "G:/VP/hdl/topProc.v" 32 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1644071695264 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctr ctr:ProgCtr " "Elaborating entity \"ctr\" for hierarchy \"ctr:ProgCtr\"" {  } { { "../hdl/topProc.v" "ProgCtr" { Text "G:/VP/hdl/topProc.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644071695265 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 10 ctr.v(22) " "Verilog HDL assignment warning at ctr.v(22): truncated value with size 11 to match size of target (10)" {  } { { "../hdl/Mem/ctr.v" "" { Text "G:/VP/hdl/Mem/ctr.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1644071695265 "|top|ctr:ProgCtr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ctr.v(28) " "Verilog HDL assignment warning at ctr.v(28): truncated value with size 32 to match size of target (10)" {  } { { "../hdl/Mem/ctr.v" "" { Text "G:/VP/hdl/Mem/ctr.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1644071695265 "|top|ctr:ProgCtr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ctr.v(30) " "Verilog HDL assignment warning at ctr.v(30): truncated value with size 32 to match size of target (10)" {  } { { "../hdl/Mem/ctr.v" "" { Text "G:/VP/hdl/Mem/ctr.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1644071695266 "|top|ctr:ProgCtr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctr ctr:stkCtr " "Elaborating entity \"ctr\" for hierarchy \"ctr:stkCtr\"" {  } { { "../hdl/topProc.v" "stkCtr" { Text "G:/VP/hdl/topProc.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644071695266 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 ctr.v(22) " "Verilog HDL assignment warning at ctr.v(22): truncated value with size 12 to match size of target (11)" {  } { { "../hdl/Mem/ctr.v" "" { Text "G:/VP/hdl/Mem/ctr.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1644071695267 "|top|ctr:stkCtr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 ctr.v(28) " "Verilog HDL assignment warning at ctr.v(28): truncated value with size 32 to match size of target (11)" {  } { { "../hdl/Mem/ctr.v" "" { Text "G:/VP/hdl/Mem/ctr.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1644071695267 "|top|ctr:stkCtr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 ctr.v(30) " "Verilog HDL assignment warning at ctr.v(30): truncated value with size 32 to match size of target (11)" {  } { { "../hdl/Mem/ctr.v" "" { Text "G:/VP/hdl/Mem/ctr.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1644071695267 "|top|ctr:stkCtr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "irom irom:instRom " "Elaborating entity \"irom\" for hierarchy \"irom:instRom\"" {  } { { "../hdl/topProc.v" "instRom" { Text "G:/VP/hdl/topProc.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644071695267 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "rom irom.v(9) " "Verilog HDL warning at irom.v(9): object rom used but never assigned" {  } { { "../hdl/Mem/irom.v" "" { Text "G:/VP/hdl/Mem/irom.v" 9 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1644071695268 "|top|irom:instRom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrl ctrl:ctrl " "Elaborating entity \"ctrl\" for hierarchy \"ctrl:ctrl\"" {  } { { "../hdl/topProc.v" "ctrl" { Text "G:/VP/hdl/topProc.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644071695268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regFile regFile:regFile " "Elaborating entity \"regFile\" for hierarchy \"regFile:regFile\"" {  } { { "../hdl/topProc.v" "regFile" { Text "G:/VP/hdl/topProc.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644071696119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcd3x8 regFile:regFile\|dcd3x8:wdcd " "Elaborating entity \"dcd3x8\" for hierarchy \"regFile:regFile\|dcd3x8:wdcd\"" {  } { { "../hdl/regFile/regFile.v" "wdcd" { Text "G:/VP/hdl/regFile/regFile.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644071696121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tsb regFile:regFile\|tsb:axt1 " "Elaborating entity \"tsb\" for hierarchy \"regFile:regFile\|tsb:axt1\"" {  } { { "../hdl/regFile/regFile.v" "axt1" { Text "G:/VP/hdl/regFile/regFile.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644071696123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regGen regFile:regFile\|regGen:AX " "Elaborating entity \"regGen\" for hierarchy \"regFile:regFile\|regGen:AX\"" {  } { { "../hdl/regFile/regFile.v" "AX" { Text "G:/VP/hdl/regFile/regFile.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644071696129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ALU " "Elaborating entity \"ALU\" for hierarchy \"ALU:ALU\"" {  } { { "../hdl/topProc.v" "ALU" { Text "G:/VP/hdl/topProc.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644071696134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FA ALU:ALU\|FA:uFA " "Elaborating entity \"FA\" for hierarchy \"ALU:ALU\|FA:uFA\"" {  } { { "../hdl/ALU/ALU.v" "uFA" { Text "G:/VP/hdl/ALU/ALU.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644071696136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jmpCtrl jmpCtrl:jmpCtrl " "Elaborating entity \"jmpCtrl\" for hierarchy \"jmpCtrl:jmpCtrl\"" {  } { { "../hdl/topProc.v" "jmpCtrl" { Text "G:/VP/hdl/topProc.v" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644071696137 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "op jmpCtrl.v(30) " "Verilog HDL Always Construct warning at jmpCtrl.v(30): variable \"op\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../hdl/jmpCtrl.v" "" { Text "G:/VP/hdl/jmpCtrl.v" 30 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1644071696138 "|top|jmpCtrl:jmpCtrl"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "zero jmpCtrl.v(32) " "Verilog HDL Always Construct warning at jmpCtrl.v(32): variable \"zero\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../hdl/jmpCtrl.v" "" { Text "G:/VP/hdl/jmpCtrl.v" 32 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1644071696138 "|top|jmpCtrl:jmpCtrl"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "zero jmpCtrl.v(39) " "Verilog HDL Always Construct warning at jmpCtrl.v(39): variable \"zero\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../hdl/jmpCtrl.v" "" { Text "G:/VP/hdl/jmpCtrl.v" 39 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1644071696138 "|top|jmpCtrl:jmpCtrl"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "zero jmpCtrl.v(46) " "Verilog HDL Always Construct warning at jmpCtrl.v(46): variable \"zero\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../hdl/jmpCtrl.v" "" { Text "G:/VP/hdl/jmpCtrl.v" 46 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1644071696138 "|top|jmpCtrl:jmpCtrl"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "zero jmpCtrl.v(52) " "Verilog HDL Always Construct warning at jmpCtrl.v(52): variable \"zero\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../hdl/jmpCtrl.v" "" { Text "G:/VP/hdl/jmpCtrl.v" 52 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1644071696138 "|top|jmpCtrl:jmpCtrl"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sign jmpCtrl.v(59) " "Verilog HDL Always Construct warning at jmpCtrl.v(59): variable \"sign\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../hdl/jmpCtrl.v" "" { Text "G:/VP/hdl/jmpCtrl.v" 59 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1644071696138 "|top|jmpCtrl:jmpCtrl"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "zero jmpCtrl.v(59) " "Verilog HDL Always Construct warning at jmpCtrl.v(59): variable \"zero\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../hdl/jmpCtrl.v" "" { Text "G:/VP/hdl/jmpCtrl.v" 59 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1644071696138 "|top|jmpCtrl:jmpCtrl"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sign jmpCtrl.v(66) " "Verilog HDL Always Construct warning at jmpCtrl.v(66): variable \"sign\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../hdl/jmpCtrl.v" "" { Text "G:/VP/hdl/jmpCtrl.v" 66 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1644071696138 "|top|jmpCtrl:jmpCtrl"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "zero jmpCtrl.v(66) " "Verilog HDL Always Construct warning at jmpCtrl.v(66): variable \"zero\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../hdl/jmpCtrl.v" "" { Text "G:/VP/hdl/jmpCtrl.v" 66 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1644071696138 "|top|jmpCtrl:jmpCtrl"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sign jmpCtrl.v(73) " "Verilog HDL Always Construct warning at jmpCtrl.v(73): variable \"sign\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../hdl/jmpCtrl.v" "" { Text "G:/VP/hdl/jmpCtrl.v" 73 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1644071696138 "|top|jmpCtrl:jmpCtrl"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "zero jmpCtrl.v(73) " "Verilog HDL Always Construct warning at jmpCtrl.v(73): variable \"zero\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../hdl/jmpCtrl.v" "" { Text "G:/VP/hdl/jmpCtrl.v" 73 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1644071696138 "|top|jmpCtrl:jmpCtrl"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sign jmpCtrl.v(79) " "Verilog HDL Always Construct warning at jmpCtrl.v(79): variable \"sign\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../hdl/jmpCtrl.v" "" { Text "G:/VP/hdl/jmpCtrl.v" 79 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1644071696138 "|top|jmpCtrl:jmpCtrl"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "zero jmpCtrl.v(79) " "Verilog HDL Always Construct warning at jmpCtrl.v(79): variable \"zero\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../hdl/jmpCtrl.v" "" { Text "G:/VP/hdl/jmpCtrl.v" 79 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1644071696138 "|top|jmpCtrl:jmpCtrl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "jmp jmpCtrl.v(28) " "Verilog HDL Always Construct warning at jmpCtrl.v(28): inferring latch(es) for variable \"jmp\", which holds its previous value in one or more paths through the always construct" {  } { { "../hdl/jmpCtrl.v" "" { Text "G:/VP/hdl/jmpCtrl.v" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1644071696138 "|top|jmpCtrl:jmpCtrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jmp jmpCtrl.v(93) " "Inferred latch for \"jmp\" at jmpCtrl.v(93)" {  } { { "../hdl/jmpCtrl.v" "" { Text "G:/VP/hdl/jmpCtrl.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644071696138 "|top|jmpCtrl:jmpCtrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram ram:ram " "Elaborating entity \"ram\" for hierarchy \"ram:ram\"" {  } { { "../hdl/topProc.v" "ram" { Text "G:/VP/hdl/topProc.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644071696139 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regFile:regFile\|databus1\[30\]\" " "Converted tri-state node \"regFile:regFile\|databus1\[30\]\" into a selector" {  } { { "../hdl/ALU/ALU.v" "" { Text "G:/VP/hdl/ALU/ALU.v" 101 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1644071706055 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regFile:regFile\|databus1\[29\]\" " "Converted tri-state node \"regFile:regFile\|databus1\[29\]\" into a selector" {  } { { "../hdl/ALU/ALU.v" "" { Text "G:/VP/hdl/ALU/ALU.v" 101 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1644071706055 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regFile:regFile\|databus1\[28\]\" " "Converted tri-state node \"regFile:regFile\|databus1\[28\]\" into a selector" {  } { { "../hdl/ALU/ALU.v" "" { Text "G:/VP/hdl/ALU/ALU.v" 101 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1644071706055 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regFile:regFile\|databus1\[27\]\" " "Converted tri-state node \"regFile:regFile\|databus1\[27\]\" into a selector" {  } { { "../hdl/ALU/ALU.v" "" { Text "G:/VP/hdl/ALU/ALU.v" 101 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1644071706055 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regFile:regFile\|databus1\[26\]\" " "Converted tri-state node \"regFile:regFile\|databus1\[26\]\" into a selector" {  } { { "../hdl/ALU/ALU.v" "" { Text "G:/VP/hdl/ALU/ALU.v" 101 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1644071706055 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regFile:regFile\|databus1\[25\]\" " "Converted tri-state node \"regFile:regFile\|databus1\[25\]\" into a selector" {  } { { "../hdl/ALU/ALU.v" "" { Text "G:/VP/hdl/ALU/ALU.v" 101 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1644071706055 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regFile:regFile\|databus1\[24\]\" " "Converted tri-state node \"regFile:regFile\|databus1\[24\]\" into a selector" {  } { { "../hdl/ALU/ALU.v" "" { Text "G:/VP/hdl/ALU/ALU.v" 101 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1644071706055 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regFile:regFile\|databus1\[23\]\" " "Converted tri-state node \"regFile:regFile\|databus1\[23\]\" into a selector" {  } { { "../hdl/ALU/ALU.v" "" { Text "G:/VP/hdl/ALU/ALU.v" 101 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1644071706055 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regFile:regFile\|databus1\[22\]\" " "Converted tri-state node \"regFile:regFile\|databus1\[22\]\" into a selector" {  } { { "../hdl/ALU/ALU.v" "" { Text "G:/VP/hdl/ALU/ALU.v" 101 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1644071706055 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regFile:regFile\|databus1\[21\]\" " "Converted tri-state node \"regFile:regFile\|databus1\[21\]\" into a selector" {  } { { "../hdl/ALU/ALU.v" "" { Text "G:/VP/hdl/ALU/ALU.v" 101 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1644071706055 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regFile:regFile\|databus1\[20\]\" " "Converted tri-state node \"regFile:regFile\|databus1\[20\]\" into a selector" {  } { { "../hdl/ALU/ALU.v" "" { Text "G:/VP/hdl/ALU/ALU.v" 101 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1644071706055 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regFile:regFile\|databus1\[19\]\" " "Converted tri-state node \"regFile:regFile\|databus1\[19\]\" into a selector" {  } { { "../hdl/ALU/ALU.v" "" { Text "G:/VP/hdl/ALU/ALU.v" 101 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1644071706055 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regFile:regFile\|databus1\[18\]\" " "Converted tri-state node \"regFile:regFile\|databus1\[18\]\" into a selector" {  } { { "../hdl/ALU/ALU.v" "" { Text "G:/VP/hdl/ALU/ALU.v" 101 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1644071706055 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regFile:regFile\|databus1\[17\]\" " "Converted tri-state node \"regFile:regFile\|databus1\[17\]\" into a selector" {  } { { "../hdl/ALU/ALU.v" "" { Text "G:/VP/hdl/ALU/ALU.v" 101 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1644071706055 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regFile:regFile\|databus1\[16\]\" " "Converted tri-state node \"regFile:regFile\|databus1\[16\]\" into a selector" {  } { { "../hdl/ALU/ALU.v" "" { Text "G:/VP/hdl/ALU/ALU.v" 101 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1644071706055 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regFile:regFile\|databus1\[15\]\" " "Converted tri-state node \"regFile:regFile\|databus1\[15\]\" into a selector" {  } { { "../hdl/ALU/ALU.v" "" { Text "G:/VP/hdl/ALU/ALU.v" 101 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1644071706055 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regFile:regFile\|databus1\[14\]\" " "Converted tri-state node \"regFile:regFile\|databus1\[14\]\" into a selector" {  } { { "../hdl/ALU/ALU.v" "" { Text "G:/VP/hdl/ALU/ALU.v" 101 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1644071706055 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regFile:regFile\|databus1\[13\]\" " "Converted tri-state node \"regFile:regFile\|databus1\[13\]\" into a selector" {  } { { "../hdl/ALU/ALU.v" "" { Text "G:/VP/hdl/ALU/ALU.v" 101 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1644071706055 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regFile:regFile\|databus1\[12\]\" " "Converted tri-state node \"regFile:regFile\|databus1\[12\]\" into a selector" {  } { { "../hdl/ALU/ALU.v" "" { Text "G:/VP/hdl/ALU/ALU.v" 101 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1644071706055 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regFile:regFile\|databus1\[11\]\" " "Converted tri-state node \"regFile:regFile\|databus1\[11\]\" into a selector" {  } { { "../hdl/ALU/ALU.v" "" { Text "G:/VP/hdl/ALU/ALU.v" 101 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1644071706055 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regFile:regFile\|databus1\[10\]\" " "Converted tri-state node \"regFile:regFile\|databus1\[10\]\" into a selector" {  } { { "../hdl/ALU/ALU.v" "" { Text "G:/VP/hdl/ALU/ALU.v" 101 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1644071706055 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regFile:regFile\|databus1\[9\]\" " "Converted tri-state node \"regFile:regFile\|databus1\[9\]\" into a selector" {  } { { "../hdl/ALU/ALU.v" "" { Text "G:/VP/hdl/ALU/ALU.v" 101 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1644071706055 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regFile:regFile\|databus1\[8\]\" " "Converted tri-state node \"regFile:regFile\|databus1\[8\]\" into a selector" {  } { { "../hdl/ALU/ALU.v" "" { Text "G:/VP/hdl/ALU/ALU.v" 101 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1644071706055 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regFile:regFile\|databus1\[7\]\" " "Converted tri-state node \"regFile:regFile\|databus1\[7\]\" into a selector" {  } { { "../hdl/ALU/ALU.v" "" { Text "G:/VP/hdl/ALU/ALU.v" 101 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1644071706055 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regFile:regFile\|databus1\[6\]\" " "Converted tri-state node \"regFile:regFile\|databus1\[6\]\" into a selector" {  } { { "../hdl/ALU/ALU.v" "" { Text "G:/VP/hdl/ALU/ALU.v" 101 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1644071706055 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regFile:regFile\|databus1\[5\]\" " "Converted tri-state node \"regFile:regFile\|databus1\[5\]\" into a selector" {  } { { "../hdl/ALU/ALU.v" "" { Text "G:/VP/hdl/ALU/ALU.v" 101 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1644071706055 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regFile:regFile\|databus1\[4\]\" " "Converted tri-state node \"regFile:regFile\|databus1\[4\]\" into a selector" {  } { { "../hdl/ALU/ALU.v" "" { Text "G:/VP/hdl/ALU/ALU.v" 101 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1644071706055 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regFile:regFile\|databus1\[3\]\" " "Converted tri-state node \"regFile:regFile\|databus1\[3\]\" into a selector" {  } { { "../hdl/ALU/ALU.v" "" { Text "G:/VP/hdl/ALU/ALU.v" 101 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1644071706055 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regFile:regFile\|databus1\[2\]\" " "Converted tri-state node \"regFile:regFile\|databus1\[2\]\" into a selector" {  } { { "../hdl/ALU/ALU.v" "" { Text "G:/VP/hdl/ALU/ALU.v" 101 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1644071706055 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regFile:regFile\|databus1\[1\]\" " "Converted tri-state node \"regFile:regFile\|databus1\[1\]\" into a selector" {  } { { "../hdl/ALU/ALU.v" "" { Text "G:/VP/hdl/ALU/ALU.v" 101 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1644071706055 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regFile:regFile\|databus1\[0\]\" " "Converted tri-state node \"regFile:regFile\|databus1\[0\]\" into a selector" {  } { { "../hdl/ALU/ALU.v" "" { Text "G:/VP/hdl/ALU/ALU.v" 101 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1644071706055 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1644071706055 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "port\[0\] " "Inserted always-enabled tri-state buffer between \"port\[0\]\" and its non-tri-state driver." {  } { { "../hdl/topProc.v" "" { Text "G:/VP/hdl/topProc.v" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1644071706280 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "port\[1\] " "Inserted always-enabled tri-state buffer between \"port\[1\]\" and its non-tri-state driver." {  } { { "../hdl/topProc.v" "" { Text "G:/VP/hdl/topProc.v" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1644071706280 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "port\[2\] " "Inserted always-enabled tri-state buffer between \"port\[2\]\" and its non-tri-state driver." {  } { { "../hdl/topProc.v" "" { Text "G:/VP/hdl/topProc.v" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1644071706280 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "port\[3\] " "Inserted always-enabled tri-state buffer between \"port\[3\]\" and its non-tri-state driver." {  } { { "../hdl/topProc.v" "" { Text "G:/VP/hdl/topProc.v" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1644071706280 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "port\[4\] " "Inserted always-enabled tri-state buffer between \"port\[4\]\" and its non-tri-state driver." {  } { { "../hdl/topProc.v" "" { Text "G:/VP/hdl/topProc.v" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1644071706280 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "port\[5\] " "Inserted always-enabled tri-state buffer between \"port\[5\]\" and its non-tri-state driver." {  } { { "../hdl/topProc.v" "" { Text "G:/VP/hdl/topProc.v" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1644071706280 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "port\[6\] " "Inserted always-enabled tri-state buffer between \"port\[6\]\" and its non-tri-state driver." {  } { { "../hdl/topProc.v" "" { Text "G:/VP/hdl/topProc.v" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1644071706280 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "port\[7\] " "Inserted always-enabled tri-state buffer between \"port\[7\]\" and its non-tri-state driver." {  } { { "../hdl/topProc.v" "" { Text "G:/VP/hdl/topProc.v" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1644071706280 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1644071706280 ""}
{ "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS_HDR" "" "Removed fan-outs from the following always-disabled I/O buffers" { { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "regFile:regFile\|tsb:bxt1\|q\[31\] signF " "Removed fan-out from the always-disabled I/O buffer \"regFile:regFile\|tsb:bxt1\|q\[31\]\" to the node \"signF\"" {  } { { "../hdl/regFile/tsb.v" "" { Text "G:/VP/hdl/regFile/tsb.v" 7 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1644071706281 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "regFile:regFile\|tsb:cxt1\|q\[31\] signF " "Removed fan-out from the always-disabled I/O buffer \"regFile:regFile\|tsb:cxt1\|q\[31\]\" to the node \"signF\"" {  } { { "../hdl/regFile/tsb.v" "" { Text "G:/VP/hdl/regFile/tsb.v" 7 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1644071706281 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "regFile:regFile\|tsb:dxt1\|q\[31\] signF " "Removed fan-out from the always-disabled I/O buffer \"regFile:regFile\|tsb:dxt1\|q\[31\]\" to the node \"signF\"" {  } { { "../hdl/regFile/tsb.v" "" { Text "G:/VP/hdl/regFile/tsb.v" 7 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1644071706281 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "regFile:regFile\|tsb:gxt1\|q\[31\] signF " "Removed fan-out from the always-disabled I/O buffer \"regFile:regFile\|tsb:gxt1\|q\[31\]\" to the node \"signF\"" {  } { { "../hdl/regFile/tsb.v" "" { Text "G:/VP/hdl/regFile/tsb.v" 7 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1644071706281 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "regFile:regFile\|tsb:ext1\|q\[31\] signF " "Removed fan-out from the always-disabled I/O buffer \"regFile:regFile\|tsb:ext1\|q\[31\]\" to the node \"signF\"" {  } { { "../hdl/regFile/tsb.v" "" { Text "G:/VP/hdl/regFile/tsb.v" 7 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1644071706281 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "regFile:regFile\|tsb:eyt1\|q\[31\] signF " "Removed fan-out from the always-disabled I/O buffer \"regFile:regFile\|tsb:eyt1\|q\[31\]\" to the node \"signF\"" {  } { { "../hdl/regFile/tsb.v" "" { Text "G:/VP/hdl/regFile/tsb.v" 7 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1644071706281 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "regFile:regFile\|tsb:ezt1\|q\[31\] signF " "Removed fan-out from the always-disabled I/O buffer \"regFile:regFile\|tsb:ezt1\|q\[31\]\" to the node \"signF\"" {  } { { "../hdl/regFile/tsb.v" "" { Text "G:/VP/hdl/regFile/tsb.v" 7 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1644071706281 ""}  } {  } 0 13027 "Removed fan-outs from the following always-disabled I/O buffers" 0 0 "Analysis & Synthesis" 0 -1 1644071706281 ""}
{ "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Always-enabled tri-state buffer(s) removed" { { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "regFile:regFile\|tsb:axt1\|q\[31\] signF " "Converted the fanout from the always-enabled tri-state buffer \"regFile:regFile\|tsb:axt1\|q\[31\]\" to the node \"signF\" into a wire" {  } { { "../hdl/regFile/tsb.v" "" { Text "G:/VP/hdl/regFile/tsb.v" 7 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1644071706281 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "regFile:regFile\|tsb:axt1\|q\[31\] regFile:regFile\|regGen:AX\|qAux " "Converted the fanout from the always-enabled tri-state buffer \"regFile:regFile\|tsb:axt1\|q\[31\]\" to the node \"regFile:regFile\|regGen:AX\|qAux\" into a wire" {  } { { "../hdl/regFile/tsb.v" "" { Text "G:/VP/hdl/regFile/tsb.v" 7 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1644071706281 ""}  } {  } 0 13044 "Always-enabled tri-state buffer(s) removed" 0 0 "Analysis & Synthesis" 0 -1 1644071706281 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "port\[0\]~synth " "Node \"port\[0\]~synth\"" {  } { { "../hdl/topProc.v" "" { Text "G:/VP/hdl/topProc.v" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644071706286 ""} { "Warning" "WMLS_MLS_NODE_NAME" "port\[1\]~synth " "Node \"port\[1\]~synth\"" {  } { { "../hdl/topProc.v" "" { Text "G:/VP/hdl/topProc.v" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644071706286 ""} { "Warning" "WMLS_MLS_NODE_NAME" "port\[2\]~synth " "Node \"port\[2\]~synth\"" {  } { { "../hdl/topProc.v" "" { Text "G:/VP/hdl/topProc.v" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644071706286 ""} { "Warning" "WMLS_MLS_NODE_NAME" "port\[3\]~synth " "Node \"port\[3\]~synth\"" {  } { { "../hdl/topProc.v" "" { Text "G:/VP/hdl/topProc.v" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644071706286 ""} { "Warning" "WMLS_MLS_NODE_NAME" "port\[4\]~synth " "Node \"port\[4\]~synth\"" {  } { { "../hdl/topProc.v" "" { Text "G:/VP/hdl/topProc.v" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644071706286 ""} { "Warning" "WMLS_MLS_NODE_NAME" "port\[5\]~synth " "Node \"port\[5\]~synth\"" {  } { { "../hdl/topProc.v" "" { Text "G:/VP/hdl/topProc.v" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644071706286 ""} { "Warning" "WMLS_MLS_NODE_NAME" "port\[6\]~synth " "Node \"port\[6\]~synth\"" {  } { { "../hdl/topProc.v" "" { Text "G:/VP/hdl/topProc.v" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644071706286 ""} { "Warning" "WMLS_MLS_NODE_NAME" "port\[7\]~synth " "Node \"port\[7\]~synth\"" {  } { { "../hdl/topProc.v" "" { Text "G:/VP/hdl/topProc.v" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644071706286 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1644071706286 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "zeroF GND " "Pin \"zeroF\" is stuck at GND" {  } { { "../hdl/topProc.v" "" { Text "G:/VP/hdl/topProc.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644071706287 "|top|zeroF"} { "Warning" "WMLS_MLS_STUCK_PIN" "signF VCC " "Pin \"signF\" is stuck at VCC" {  } { { "../hdl/topProc.v" "" { Text "G:/VP/hdl/topProc.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644071706287 "|top|signF"} { "Warning" "WMLS_MLS_STUCK_PIN" "regA\[0\] GND " "Pin \"regA\[0\]\" is stuck at GND" {  } { { "../hdl/topProc.v" "" { Text "G:/VP/hdl/topProc.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644071706287 "|top|regA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regA\[1\] GND " "Pin \"regA\[1\]\" is stuck at GND" {  } { { "../hdl/topProc.v" "" { Text "G:/VP/hdl/topProc.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644071706287 "|top|regA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regA\[2\] GND " "Pin \"regA\[2\]\" is stuck at GND" {  } { { "../hdl/topProc.v" "" { Text "G:/VP/hdl/topProc.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644071706287 "|top|regA[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regA\[3\] GND " "Pin \"regA\[3\]\" is stuck at GND" {  } { { "../hdl/topProc.v" "" { Text "G:/VP/hdl/topProc.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644071706287 "|top|regA[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regA\[4\] GND " "Pin \"regA\[4\]\" is stuck at GND" {  } { { "../hdl/topProc.v" "" { Text "G:/VP/hdl/topProc.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644071706287 "|top|regA[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regA\[5\] GND " "Pin \"regA\[5\]\" is stuck at GND" {  } { { "../hdl/topProc.v" "" { Text "G:/VP/hdl/topProc.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644071706287 "|top|regA[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regA\[6\] GND " "Pin \"regA\[6\]\" is stuck at GND" {  } { { "../hdl/topProc.v" "" { Text "G:/VP/hdl/topProc.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644071706287 "|top|regA[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regA\[7\] GND " "Pin \"regA\[7\]\" is stuck at GND" {  } { { "../hdl/topProc.v" "" { Text "G:/VP/hdl/topProc.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644071706287 "|top|regA[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regA\[8\] GND " "Pin \"regA\[8\]\" is stuck at GND" {  } { { "../hdl/topProc.v" "" { Text "G:/VP/hdl/topProc.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644071706287 "|top|regA[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regA\[9\] GND " "Pin \"regA\[9\]\" is stuck at GND" {  } { { "../hdl/topProc.v" "" { Text "G:/VP/hdl/topProc.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644071706287 "|top|regA[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regA\[10\] GND " "Pin \"regA\[10\]\" is stuck at GND" {  } { { "../hdl/topProc.v" "" { Text "G:/VP/hdl/topProc.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644071706287 "|top|regA[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regA\[11\] GND " "Pin \"regA\[11\]\" is stuck at GND" {  } { { "../hdl/topProc.v" "" { Text "G:/VP/hdl/topProc.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644071706287 "|top|regA[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regA\[12\] GND " "Pin \"regA\[12\]\" is stuck at GND" {  } { { "../hdl/topProc.v" "" { Text "G:/VP/hdl/topProc.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644071706287 "|top|regA[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regA\[13\] GND " "Pin \"regA\[13\]\" is stuck at GND" {  } { { "../hdl/topProc.v" "" { Text "G:/VP/hdl/topProc.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644071706287 "|top|regA[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regA\[14\] GND " "Pin \"regA\[14\]\" is stuck at GND" {  } { { "../hdl/topProc.v" "" { Text "G:/VP/hdl/topProc.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644071706287 "|top|regA[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regA\[15\] GND " "Pin \"regA\[15\]\" is stuck at GND" {  } { { "../hdl/topProc.v" "" { Text "G:/VP/hdl/topProc.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644071706287 "|top|regA[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regA\[16\] GND " "Pin \"regA\[16\]\" is stuck at GND" {  } { { "../hdl/topProc.v" "" { Text "G:/VP/hdl/topProc.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644071706287 "|top|regA[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regA\[17\] GND " "Pin \"regA\[17\]\" is stuck at GND" {  } { { "../hdl/topProc.v" "" { Text "G:/VP/hdl/topProc.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644071706287 "|top|regA[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regA\[18\] GND " "Pin \"regA\[18\]\" is stuck at GND" {  } { { "../hdl/topProc.v" "" { Text "G:/VP/hdl/topProc.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644071706287 "|top|regA[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regA\[19\] GND " "Pin \"regA\[19\]\" is stuck at GND" {  } { { "../hdl/topProc.v" "" { Text "G:/VP/hdl/topProc.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644071706287 "|top|regA[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regA\[20\] GND " "Pin \"regA\[20\]\" is stuck at GND" {  } { { "../hdl/topProc.v" "" { Text "G:/VP/hdl/topProc.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644071706287 "|top|regA[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regA\[21\] GND " "Pin \"regA\[21\]\" is stuck at GND" {  } { { "../hdl/topProc.v" "" { Text "G:/VP/hdl/topProc.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644071706287 "|top|regA[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regA\[22\] GND " "Pin \"regA\[22\]\" is stuck at GND" {  } { { "../hdl/topProc.v" "" { Text "G:/VP/hdl/topProc.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644071706287 "|top|regA[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regA\[23\] GND " "Pin \"regA\[23\]\" is stuck at GND" {  } { { "../hdl/topProc.v" "" { Text "G:/VP/hdl/topProc.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644071706287 "|top|regA[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regA\[24\] GND " "Pin \"regA\[24\]\" is stuck at GND" {  } { { "../hdl/topProc.v" "" { Text "G:/VP/hdl/topProc.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644071706287 "|top|regA[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regA\[25\] GND " "Pin \"regA\[25\]\" is stuck at GND" {  } { { "../hdl/topProc.v" "" { Text "G:/VP/hdl/topProc.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644071706287 "|top|regA[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regA\[26\] GND " "Pin \"regA\[26\]\" is stuck at GND" {  } { { "../hdl/topProc.v" "" { Text "G:/VP/hdl/topProc.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644071706287 "|top|regA[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regA\[27\] GND " "Pin \"regA\[27\]\" is stuck at GND" {  } { { "../hdl/topProc.v" "" { Text "G:/VP/hdl/topProc.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644071706287 "|top|regA[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regA\[28\] GND " "Pin \"regA\[28\]\" is stuck at GND" {  } { { "../hdl/topProc.v" "" { Text "G:/VP/hdl/topProc.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644071706287 "|top|regA[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regA\[29\] GND " "Pin \"regA\[29\]\" is stuck at GND" {  } { { "../hdl/topProc.v" "" { Text "G:/VP/hdl/topProc.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644071706287 "|top|regA[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regA\[30\] GND " "Pin \"regA\[30\]\" is stuck at GND" {  } { { "../hdl/topProc.v" "" { Text "G:/VP/hdl/topProc.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644071706287 "|top|regA[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regA\[31\] GND " "Pin \"regA\[31\]\" is stuck at GND" {  } { { "../hdl/topProc.v" "" { Text "G:/VP/hdl/topProc.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644071706287 "|top|regA[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regB\[0\] GND " "Pin \"regB\[0\]\" is stuck at GND" {  } { { "../hdl/topProc.v" "" { Text "G:/VP/hdl/topProc.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644071706287 "|top|regB[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regB\[1\] GND " "Pin \"regB\[1\]\" is stuck at GND" {  } { { "../hdl/topProc.v" "" { Text "G:/VP/hdl/topProc.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644071706287 "|top|regB[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regB\[2\] GND " "Pin \"regB\[2\]\" is stuck at GND" {  } { { "../hdl/topProc.v" "" { Text "G:/VP/hdl/topProc.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644071706287 "|top|regB[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regB\[3\] GND " "Pin \"regB\[3\]\" is stuck at GND" {  } { { "../hdl/topProc.v" "" { Text "G:/VP/hdl/topProc.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644071706287 "|top|regB[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regB\[4\] GND " "Pin \"regB\[4\]\" is stuck at GND" {  } { { "../hdl/topProc.v" "" { Text "G:/VP/hdl/topProc.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644071706287 "|top|regB[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regB\[5\] GND " "Pin \"regB\[5\]\" is stuck at GND" {  } { { "../hdl/topProc.v" "" { Text "G:/VP/hdl/topProc.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644071706287 "|top|regB[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regB\[6\] GND " "Pin \"regB\[6\]\" is stuck at GND" {  } { { "../hdl/topProc.v" "" { Text "G:/VP/hdl/topProc.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644071706287 "|top|regB[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regB\[7\] GND " "Pin \"regB\[7\]\" is stuck at GND" {  } { { "../hdl/topProc.v" "" { Text "G:/VP/hdl/topProc.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644071706287 "|top|regB[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regB\[8\] GND " "Pin \"regB\[8\]\" is stuck at GND" {  } { { "../hdl/topProc.v" "" { Text "G:/VP/hdl/topProc.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644071706287 "|top|regB[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regB\[9\] GND " "Pin \"regB\[9\]\" is stuck at GND" {  } { { "../hdl/topProc.v" "" { Text "G:/VP/hdl/topProc.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644071706287 "|top|regB[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regB\[10\] GND " "Pin \"regB\[10\]\" is stuck at GND" {  } { { "../hdl/topProc.v" "" { Text "G:/VP/hdl/topProc.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644071706287 "|top|regB[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regB\[11\] GND " "Pin \"regB\[11\]\" is stuck at GND" {  } { { "../hdl/topProc.v" "" { Text "G:/VP/hdl/topProc.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644071706287 "|top|regB[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regB\[12\] GND " "Pin \"regB\[12\]\" is stuck at GND" {  } { { "../hdl/topProc.v" "" { Text "G:/VP/hdl/topProc.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644071706287 "|top|regB[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regB\[13\] GND " "Pin \"regB\[13\]\" is stuck at GND" {  } { { "../hdl/topProc.v" "" { Text "G:/VP/hdl/topProc.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644071706287 "|top|regB[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regB\[14\] GND " "Pin \"regB\[14\]\" is stuck at GND" {  } { { "../hdl/topProc.v" "" { Text "G:/VP/hdl/topProc.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644071706287 "|top|regB[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regB\[15\] GND " "Pin \"regB\[15\]\" is stuck at GND" {  } { { "../hdl/topProc.v" "" { Text "G:/VP/hdl/topProc.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644071706287 "|top|regB[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regB\[16\] GND " "Pin \"regB\[16\]\" is stuck at GND" {  } { { "../hdl/topProc.v" "" { Text "G:/VP/hdl/topProc.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644071706287 "|top|regB[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regB\[17\] GND " "Pin \"regB\[17\]\" is stuck at GND" {  } { { "../hdl/topProc.v" "" { Text "G:/VP/hdl/topProc.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644071706287 "|top|regB[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regB\[18\] GND " "Pin \"regB\[18\]\" is stuck at GND" {  } { { "../hdl/topProc.v" "" { Text "G:/VP/hdl/topProc.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644071706287 "|top|regB[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regB\[19\] GND " "Pin \"regB\[19\]\" is stuck at GND" {  } { { "../hdl/topProc.v" "" { Text "G:/VP/hdl/topProc.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644071706287 "|top|regB[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regB\[20\] GND " "Pin \"regB\[20\]\" is stuck at GND" {  } { { "../hdl/topProc.v" "" { Text "G:/VP/hdl/topProc.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644071706287 "|top|regB[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regB\[21\] GND " "Pin \"regB\[21\]\" is stuck at GND" {  } { { "../hdl/topProc.v" "" { Text "G:/VP/hdl/topProc.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644071706287 "|top|regB[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regB\[22\] GND " "Pin \"regB\[22\]\" is stuck at GND" {  } { { "../hdl/topProc.v" "" { Text "G:/VP/hdl/topProc.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644071706287 "|top|regB[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regB\[23\] GND " "Pin \"regB\[23\]\" is stuck at GND" {  } { { "../hdl/topProc.v" "" { Text "G:/VP/hdl/topProc.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644071706287 "|top|regB[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regB\[24\] GND " "Pin \"regB\[24\]\" is stuck at GND" {  } { { "../hdl/topProc.v" "" { Text "G:/VP/hdl/topProc.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644071706287 "|top|regB[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regB\[25\] GND " "Pin \"regB\[25\]\" is stuck at GND" {  } { { "../hdl/topProc.v" "" { Text "G:/VP/hdl/topProc.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644071706287 "|top|regB[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regB\[26\] GND " "Pin \"regB\[26\]\" is stuck at GND" {  } { { "../hdl/topProc.v" "" { Text "G:/VP/hdl/topProc.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644071706287 "|top|regB[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regB\[27\] GND " "Pin \"regB\[27\]\" is stuck at GND" {  } { { "../hdl/topProc.v" "" { Text "G:/VP/hdl/topProc.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644071706287 "|top|regB[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regB\[28\] GND " "Pin \"regB\[28\]\" is stuck at GND" {  } { { "../hdl/topProc.v" "" { Text "G:/VP/hdl/topProc.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644071706287 "|top|regB[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regB\[29\] GND " "Pin \"regB\[29\]\" is stuck at GND" {  } { { "../hdl/topProc.v" "" { Text "G:/VP/hdl/topProc.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644071706287 "|top|regB[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regB\[30\] GND " "Pin \"regB\[30\]\" is stuck at GND" {  } { { "../hdl/topProc.v" "" { Text "G:/VP/hdl/topProc.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644071706287 "|top|regB[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regB\[31\] GND " "Pin \"regB\[31\]\" is stuck at GND" {  } { { "../hdl/topProc.v" "" { Text "G:/VP/hdl/topProc.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644071706287 "|top|regB[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1644071706287 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1644071706350 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "65725 " "65725 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1644071706703 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "G:/VP/synthesis/output_files/top.map.smsg " "Generated suppressed messages file G:/VP/synthesis/output_files/top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644071707298 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1644071707571 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644071707571 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "84 " "Implemented 84 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1644071709000 ""} { "Info" "ICUT_CUT_TM_OPINS" "66 " "Implemented 66 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1644071709000 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1644071709000 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8 " "Implemented 8 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1644071709000 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1644071709000 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 167 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 167 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4954 " "Peak virtual memory: 4954 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1644071709096 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 05 16:35:09 2022 " "Processing ended: Sat Feb 05 16:35:09 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1644071709096 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1644071709096 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1644071709096 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1644071709096 ""}
