/* ========================================================================== */
/*  Project  : cafe                                                           */
/*  Module   : med_clkrst_pin_mux                                             */
/*  File     : med_clkrst_pin_mux.h                                           */
/*                                                                            */
/*  Author   : reggen 1.55                                                    */
/*  Created  :                                                                */
/* -------------------------------------------------------------------------- */
/*  Comments :      !! AUTO-GENERATED-FILE - DO NOT EDIT !!                   */
/*                                                                            */
/*  COPYRIGHT:     Zenverge Inc. Proprietary and Confidential                 */
/*                      Copyright (c) 2015, Zenverge Inc.                     */
/*                            All rights reserved.                            */
/*                                                                            */
/*         Permission to use, modify or copy this code is prohibited          */
/*           without the express written consent of Zenverge Inc.             */
/*                                                                            */
/* ========================================================================== */

#ifndef __MED_CLKRST_PIN_MUX_H__
#define __MED_CLKRST_PIN_MUX_H__

/** @ingroup rdl
 *  @file med_clkrst_pin_mux.h
 */
#define MED_CLKRST_PIN_MUX_SEL_GPIO_0_1            0x00000000
#define MED_CLKRST_PIN_MUX_SEL_GPIO_2_3            0x00000004
#define MED_CLKRST_PIN_MUX_SEL_GPIO_4_6            0x00000008
#define MED_CLKRST_PIN_MUX_SEL_BOOTSEL_AJTAG1      0x0000000C
#define MED_CLKRST_PIN_MUX_SEL_I2C0                0x00000010
#define MED_CLKRST_PIN_MUX_SEL_I2C1                0x00000014
#define MED_CLKRST_PIN_MUX_SEL_MCARD               0x00000018
#define MED_CLKRST_PIN_MUX_SEL_MMC_PTS2            0x0000001C
#define MED_CLKRST_PIN_MUX_SEL_MTR                 0x00000020
#define MED_CLKRST_PIN_MUX_SEL_NAND_MMC            0x00000024
#define MED_CLKRST_PIN_MUX_SEL_PCIE_WAKE_BP_CLK7   0x00000028
#define MED_CLKRST_PIN_MUX_SEL_PTS0                0x0000002C
#define MED_CLKRST_PIN_MUX_SEL_PTS1                0x00000030
#define MED_CLKRST_PIN_MUX_SEL_PTS1PAR             0x00000034
#define MED_CLKRST_PIN_MUX_SEL_RGMII_REFCLK        0x00000038
#define MED_CLKRST_PIN_MUX_SEL_RGMII0              0x0000003C
#define MED_CLKRST_PIN_MUX_SEL_RGMII1_PTS3         0x00000040
#define MED_CLKRST_PIN_MUX_SEL_RGMII1_PTS3PAR      0x00000044
#define MED_CLKRST_PIN_MUX_SEL_SPI_QUAD            0x00000048
#define MED_CLKRST_PIN_MUX_SEL_STS6                0x0000004C
#define MED_CLKRST_PIN_MUX_SEL_STS7                0x00000050
#define MED_CLKRST_PIN_MUX_SEL_UART2               0x00000054
#define MED_CLKRST_PIN_MUX_SEL_STS5_AJTAG0         0x00000058
#define MED_CLKRST_PIN_MUX_SEL_EXTUSB2RCLK_AJTAG1  0x0000005C
#define MED_CLKRST_PIN_MUX_SEL_RGMII1_AJTAG0       0x00000060
#define MED_CLKRST_PIN_MUX_SEL_MDINT_BP_CLK1       0x00000064
#define MED_CLKRST_PIN_MUX_SEL_STS4                0x00000068

#endif
