<?xml version="1" encoding="UTF-8"?>
<!DOCTYPE gowin-fpga-project>
<Project>
    <Template>FPGA</Template>
    <Version>5</Version>
    <Device name="GW1NR-9C" pn="GW1NR-LV9QN88PC6/I5">gw1nr9c-004</Device>
    <FileList>
        <File path="c:/Users/SUSHEMER/OneDrive/Documentos/GitHub/systemverilog-basic/5_Labs/5_1_counter_hello_world/hackathon_top.sv" type="file.verilog" enable="1"/>
        <File path="c:/Users/SUSHEMER/OneDrive/Documentos/GitHub/systemverilog-basic/boards/tang_nano_9k_lcd_480_272_tm1638_hackathon/board_specific_top.sv" type="file.verilog" enable="1"/>
        <File path="c:/Users/SUSHEMER/OneDrive/Documentos/GitHub/systemverilog-basic/boards/tang_nano_9k_lcd_480_272_tm1638_hackathon/gowin_rpll.v" type="file.verilog" enable="1"/>
        <File path="c:/Users/SUSHEMER/OneDrive/Documentos/GitHub/systemverilog-basic/peripherals/audio_pwm.sv" type="file.verilog" enable="1"/>
        <File path="c:/Users/SUSHEMER/OneDrive/Documentos/GitHub/systemverilog-basic/peripherals/digilent_pmod_mic3_spi_receiver.sv" type="file.verilog" enable="1"/>
        <File path="c:/Users/SUSHEMER/OneDrive/Documentos/GitHub/systemverilog-basic/peripherals/dvi.sv" type="file.verilog" enable="1"/>
        <File path="c:/Users/SUSHEMER/OneDrive/Documentos/GitHub/systemverilog-basic/peripherals/hub75e_led_matrix.sv" type="file.verilog" enable="1"/>
        <File path="c:/Users/SUSHEMER/OneDrive/Documentos/GitHub/systemverilog-basic/peripherals/i2s_audio_out.sv" type="file.verilog" enable="1"/>
        <File path="c:/Users/SUSHEMER/OneDrive/Documentos/GitHub/systemverilog-basic/peripherals/imitate_reset_on_power_up.sv" type="file.verilog" enable="1"/>
        <File path="c:/Users/SUSHEMER/OneDrive/Documentos/GitHub/systemverilog-basic/peripherals/inmp441_mic_i2s_receiver.sv" type="file.verilog" enable="1"/>
        <File path="c:/Users/SUSHEMER/OneDrive/Documentos/GitHub/systemverilog-basic/peripherals/inmp441_mic_i2s_receiver_alt.sv" type="file.verilog" enable="1"/>
        <File path="c:/Users/SUSHEMER/OneDrive/Documentos/GitHub/systemverilog-basic/peripherals/inmp441_mic_i2s_receiver_new.sv" type="file.verilog" enable="1"/>
        <File path="c:/Users/SUSHEMER/OneDrive/Documentos/GitHub/systemverilog-basic/peripherals/lcd_480_272.sv" type="file.verilog" enable="1"/>
        <File path="c:/Users/SUSHEMER/OneDrive/Documentos/GitHub/systemverilog-basic/peripherals/lcd_480_272_ml6485.sv" type="file.verilog" enable="1"/>
        <File path="c:/Users/SUSHEMER/OneDrive/Documentos/GitHub/systemverilog-basic/peripherals/lcd_800_480.sv" type="file.verilog" enable="1"/>
        <File path="c:/Users/SUSHEMER/OneDrive/Documentos/GitHub/systemverilog-basic/peripherals/sigma_delta_dac.v" type="file.verilog" enable="1"/>
        <File path="c:/Users/SUSHEMER/OneDrive/Documentos/GitHub/systemverilog-basic/peripherals/slow_clk_gen.sv" type="file.verilog" enable="1"/>
        <File path="c:/Users/SUSHEMER/OneDrive/Documentos/GitHub/systemverilog-basic/peripherals/tm1638_board.sv" type="file.verilog" enable="1"/>
        <File path="c:/Users/SUSHEMER/OneDrive/Documentos/GitHub/systemverilog-basic/peripherals/tm1638_registers.sv" type="file.verilog" enable="1"/>
        <File path="c:/Users/SUSHEMER/OneDrive/Documentos/GitHub/systemverilog-basic/peripherals/tm1638_using_graphics.sv" type="file.verilog" enable="1"/>
        <File path="c:/Users/SUSHEMER/OneDrive/Documentos/GitHub/systemverilog-basic/peripherals/tm1638_virtual_switches.sv" type="file.verilog" enable="1"/>
        <File path="c:/Users/SUSHEMER/OneDrive/Documentos/GitHub/systemverilog-basic/peripherals/vga.sv" type="file.verilog" enable="1"/>
        <File path="c:/Users/SUSHEMER/OneDrive/Documentos/GitHub/systemverilog-basic/labs/common/convert.sv" type="file.verilog" enable="1"/>
        <File path="c:/Users/SUSHEMER/OneDrive/Documentos/GitHub/systemverilog-basic/labs/common/counter_with_enable.sv" type="file.verilog" enable="1"/>
        <File path="c:/Users/SUSHEMER/OneDrive/Documentos/GitHub/systemverilog-basic/labs/common/seven_segment_display.sv" type="file.verilog" enable="1"/>
        <File path="c:/Users/SUSHEMER/OneDrive/Documentos/GitHub/systemverilog-basic/labs/common/shift_reg.sv" type="file.verilog" enable="1"/>
        <File path="c:/Users/SUSHEMER/OneDrive/Documentos/GitHub/systemverilog-basic/labs/common/strobe_gen.sv" type="file.verilog" enable="1"/>
        <File path="c:/Users/SUSHEMER/OneDrive/Documentos/GitHub/systemverilog-basic/labs/common/tb_lcd_display.sv" type="file.verilog" enable="1"/>
        <File path="c:/Users/SUSHEMER/OneDrive/Documentos/GitHub/systemverilog-basic/boards/tang_nano_9k_lcd_480_272_tm1638_hackathon/board_specific.cst" type="file.cst" enable="1"/>
        <File path="c:/Users/SUSHEMER/OneDrive/Documentos/GitHub/systemverilog-basic/boards/tang_nano_9k_lcd_480_272_tm1638_hackathon/board_specific.sdc" type="file.sdc" enable="1"/>
    </FileList>
</Project>
