<dec f='llvm/llvm/lib/Target/ARM/MCTargetDesc/ARMMCTargetDesc.h' l='46' type='llvm::MCSubtargetInfo * llvm::ARM_MC::createARMMCSubtargetInfo(const llvm::Triple &amp; TT, llvm::StringRef CPU, llvm::StringRef FS)'/>
<doc f='llvm/llvm/lib/Target/ARM/MCTargetDesc/ARMMCTargetDesc.h' l='44'>/// Create a ARM MCSubtargetInfo instance. This is exposed so Asm parser, etc.
/// do not need to go through TargetRegistry.</doc>
<def f='llvm/llvm/lib/Target/ARM/MCTargetDesc/ARMMCTargetDesc.cpp' l='164' ll='175' type='llvm::MCSubtargetInfo * llvm::ARM_MC::createARMMCSubtargetInfo(const llvm::Triple &amp; TT, llvm::StringRef CPU, llvm::StringRef FS)'/>
<use f='llvm/llvm/lib/Target/ARM/MCTargetDesc/ARMMCTargetDesc.cpp' l='174' u='c' c='_ZN4llvm6ARM_MC24createARMMCSubtargetInfoERKNS_6TripleENS_9StringRefES4_'/>
<use f='llvm/llvm/lib/Target/ARM/MCTargetDesc/ARMMCTargetDesc.cpp' l='332' u='r' c='LLVMInitializeARMTargetMC'/>
