
---------- Begin Simulation Statistics ----------
final_tick                               2541678790500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 195045                       # Simulator instruction rate (inst/s)
host_mem_usage                                 748864                       # Number of bytes of host memory used
host_op_rate                                   195044                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    21.50                       # Real time elapsed on the host
host_tick_rate                              542782115                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4193113                       # Number of instructions simulated
sim_ops                                       4193113                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.011669                       # Number of seconds simulated
sim_ticks                                 11668945500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             60.553036                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  328301                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               542171                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2625                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             56998                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            865068                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              46552                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          177944                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           131392                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1037031                       # Number of BP lookups
system.cpu.branchPred.loop_predictor.loopPredictorCorrect       642553                       # Number of times the loop predictor is the provider and the prediction is correct
system.cpu.branchPred.loop_predictor.loopPredictorWrong       145711                       # Number of times the loop predictor is the provider and the prediction is wrong
system.cpu.branchPred.tage.bimodalAltMatchProviderCorrect         1851                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct
system.cpu.branchPred.tage.bimodalAltMatchProviderWrong          784                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong
system.cpu.branchPred.tage.tageAltMatchProvider::0       114251                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::1        17552                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::2        14836                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::3        32579                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::4        17003                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::5        14102                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::6         4590                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::7         4925                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::8         1453                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::9          261                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::10          158                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::11          251                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::12            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProviderCorrect         4099                       # Number of times TAGE Alt Match is the provider and the prediction is correct
system.cpu.branchPred.tage.tageAltMatchProviderWouldHaveHit         4127                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct
system.cpu.branchPred.tage.tageAltMatchProviderWrong         2199                       # Number of times TAGE Alt Match is the provider and the prediction is wrong
system.cpu.branchPred.tage.tageBimodalProviderCorrect       556505                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct
system.cpu.branchPred.tage.tageBimodalProviderWrong         7163                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong
system.cpu.branchPred.tage.tageLongestMatchProvider::0            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::1        47359                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::2        32805                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::3        35320                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::4        29288                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::5        34002                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::6        15224                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::7         9827                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::8        14947                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::9         2298                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::10          387                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::11          234                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::12          270                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProviderCorrect       204777                       # Number of times TAGE Longest Match is the provider and the prediction is correct
system.cpu.branchPred.tage.tageLongestMatchProviderWouldHaveHit         1968                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct
system.cpu.branchPred.tage.tageLongestMatchProviderWrong        10886                       # Number of times TAGE Longest Match is the provider and the prediction is wrong
system.cpu.branchPred.usedRAS                   63037                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        25579                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4193113                       # Number of instructions committed
system.cpu.committedOps                       4193113                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.562600                       # CPI: cycles per instruction
system.cpu.discardedOps                        187400                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   605901                       # DTB accesses
system.cpu.dtb.data_acv                           130                       # DTB access violations
system.cpu.dtb.data_hits                      1449221                       # DTB hits
system.cpu.dtb.data_misses                       7556                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   404885                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       847431                       # DTB read hits
system.cpu.dtb.read_misses                       6748                       # DTB read misses
system.cpu.dtb.write_accesses                  201016                       # DTB write accesses
system.cpu.dtb.write_acv                           87                       # DTB write access violations
system.cpu.dtb.write_hits                      601790                       # DTB write hits
system.cpu.dtb.write_misses                       808                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18081                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3384229                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1022466                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           653178                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        16654583                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.179772                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  891289                       # ITB accesses
system.cpu.itb.fetch_acv                          508                       # ITB acv
system.cpu.itb.fetch_hits                      884943                       # ITB hits
system.cpu.itb.fetch_misses                      6346                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.46%      9.46% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.87% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4203     69.29%     79.16% # number of callpals executed
system.cpu.kern.callpal::rdps                      48      0.79%     79.95% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.02% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.07% # number of callpals executed
system.cpu.kern.callpal::rti                      896     14.77%     94.84% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.87%     98.71% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.29%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6066                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14409                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2425     47.40%     47.40% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.50% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      12      0.23%     47.73% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2674     52.27%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5116                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2412     49.82%     49.82% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.93% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       12      0.25%     50.18% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2412     49.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4841                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              10767917500     92.24%     92.24% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 8917500      0.08%     92.32% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                17525500      0.15%     92.47% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               879105500      7.53%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          11673466000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994639                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.902019                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.946247                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 872                      
system.cpu.kern.mode_good::user                   872                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1470                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 872                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.593197                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.744663                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         7928170500     67.92%     67.92% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3745295500     32.08%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         23324609                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85384      2.04%      2.04% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2539779     60.57%     62.61% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3673      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                 838658     20.00%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592169     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104795      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4193113                       # Class of committed instruction
system.cpu.quiesceCycles                        13282                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6670026                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          429                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       154741                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        311084                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2541678790500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2541678790500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22784457                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22784457                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22784457                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22784457                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 116843.369231                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 116843.369231                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 116843.369231                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 116843.369231                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     13023489                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13023489                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     13023489                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13023489                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 66787.123077                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 66787.123077                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 66787.123077                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 66787.123077                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22434960                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22434960                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 116848.750000                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 116848.750000                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12823992                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12823992                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 66791.625000                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 66791.625000                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2541678790500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.293929                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539275420000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.293929                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.205871                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.205871                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2541678790500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             127278                       # Transaction distribution
system.membus.trans_dist::WriteReq                 99                       # Transaction distribution
system.membus.trans_dist::WriteResp                99                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34844                       # Transaction distribution
system.membus.trans_dist::WritebackClean        85765                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34109                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               16                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28986                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28986                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          86355                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         40817                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       258413                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       258413                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          414                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       208386                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       208804                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 467591                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11011712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11011712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          433                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6685824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6686257                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                17709233                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               65                       # Total snoops (count)
system.membus.snoopTraffic                       4160                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            156573                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002746                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052334                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  156143     99.73%     99.73% # Request fanout histogram
system.membus.snoop_fanout::1                     430      0.27%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              156573                       # Request fanout histogram
system.membus.reqLayer0.occupancy              357000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           815875035                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               7.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          375474500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2541678790500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          457786500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2541678790500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2541678790500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2541678790500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2541678790500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2541678790500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2541678790500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2541678790500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2541678790500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2541678790500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2541678790500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2541678790500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2541678790500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2541678790500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2541678790500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2541678790500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2541678790500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2541678790500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2541678790500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2541678790500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2541678790500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2541678790500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2541678790500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2541678790500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2541678790500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2541678790500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2541678790500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2541678790500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2541678790500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5522752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4467072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            9989824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5522752                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5522752                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2230016                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2230016                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           86293                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           69798                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              156091                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34844                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34844                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         473286297                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         382817111                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             856103407                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    473286297                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        473286297                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      191106900                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            191106900                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      191106900                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        473286297                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        382817111                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1047210307                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    118339.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     76471.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69318.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000138555750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7290                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7290                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              404330                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             111103                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      156091                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     120400                       # Number of write requests accepted
system.mem_ctrls.readBursts                    156091                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   120400                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10302                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2061                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8771                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6727                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9578                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7054                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8341                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10054                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8464                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8697                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11499                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9234                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10377                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12111                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8868                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13535                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5569                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6910                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7044                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4567                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8143                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7839                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7631                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9880                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7199                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6883                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10356                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8432                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7720                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8133                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5464                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9982                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3231                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5814                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.74                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1997397250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  728945000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4730941000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13700.60                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32450.60                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   103386                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   79811                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.91                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.44                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                156091                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               120400                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  133582                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   11897                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     310                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    621                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    718                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6620                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7382                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7463                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7383                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7357                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7304                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        80898                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.901481                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.394331                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   225.618660                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        34243     42.33%     42.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        23988     29.65%     71.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10013     12.38%     84.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4575      5.66%     90.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2316      2.86%     92.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1437      1.78%     94.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          935      1.16%     95.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          584      0.72%     96.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2807      3.47%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        80898                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7290                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.997942                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.380745                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.833243                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1309     17.96%     17.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5505     75.51%     93.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           290      3.98%     97.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            89      1.22%     98.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            36      0.49%     99.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            19      0.26%     99.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           17      0.23%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127           10      0.14%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            5      0.07%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            4      0.05%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            2      0.03%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::400-415            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7290                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7290                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.230178                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.215079                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.733137                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6554     89.90%     89.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               85      1.17%     91.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              436      5.98%     97.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              143      1.96%     99.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               68      0.93%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                4      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7290                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9330496                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  659328                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7572352                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 9989824                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7705600                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       799.60                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       648.93                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    856.10                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    660.35                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.32                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.25                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.07                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   11668940500                       # Total gap between requests
system.mem_ctrls.avgGap                      42203.69                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      4894144                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4436352                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7572352                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 419416133.188727319241                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 380184481.965401232243                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 648931987.898992300034                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        86293                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        69798                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       120400                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2486983500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2243957500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 286746504500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28820.22                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32149.31                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2381615.49                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.36                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            313924380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            166828200                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           557655420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          308669040                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     920730720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5101076490                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        185232000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7554116250                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        647.369229                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    431367500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    389480000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  10848098000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            263773020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            140179710                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           483278040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          308950920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     920730720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5040031200                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        236638560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7393582170                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        633.611852                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    564443500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    389480000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  10715022000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2541678790500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 291                       # Transaction distribution
system.iobus.trans_dist::WriteResp                291                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           46                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          414                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     804                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          184                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          433                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12745                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                49000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              315000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy              999457                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              140500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              141000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               16000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     11661745500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2541678790500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1534967                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1534967                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1534967                       # number of overall hits
system.cpu.icache.overall_hits::total         1534967                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        86356                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          86356                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        86356                       # number of overall misses
system.cpu.icache.overall_misses::total         86356                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5314128500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5314128500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5314128500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5314128500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1621323                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1621323                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1621323                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1621323                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.053263                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.053263                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.053263                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.053263                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61537.455417                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61537.455417                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61537.455417                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61537.455417                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        85765                       # number of writebacks
system.cpu.icache.writebacks::total             85765                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        86356                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        86356                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        86356                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        86356                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5227773500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5227773500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5227773500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5227773500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.053263                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.053263                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.053263                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.053263                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60537.466997                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60537.466997                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60537.466997                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60537.466997                       # average overall mshr miss latency
system.cpu.icache.replacements                  85765                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1534967                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1534967                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        86356                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         86356                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5314128500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5314128500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1621323                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1621323                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.053263                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.053263                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61537.455417                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61537.455417                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        86356                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        86356                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5227773500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5227773500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.053263                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.053263                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60537.466997                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60537.466997                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2541678790500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.807678                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1560968                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             85843                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             18.183987                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.807678                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995718                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995718                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           79                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           43                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          386                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3329001                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3329001                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2541678790500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1310310                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1310310                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1310310                       # number of overall hits
system.cpu.dcache.overall_hits::total         1310310                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       105652                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         105652                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       105652                       # number of overall misses
system.cpu.dcache.overall_misses::total        105652                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6774716500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6774716500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6774716500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6774716500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1415962                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1415962                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1415962                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1415962                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.074615                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.074615                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.074615                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.074615                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64122.936622                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64122.936622                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64122.936622                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64122.936622                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34668                       # number of writebacks
system.cpu.dcache.writebacks::total             34668                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36720                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36720                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36720                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36720                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        68932                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        68932                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        68932                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        68932                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4391508500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4391508500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4391508500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4391508500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21610500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21610500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048682                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048682                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048682                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048682                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63707.835258                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63707.835258                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63707.835258                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63707.835258                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 104398.550725                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 104398.550725                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  68774                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       779839                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          779839                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49184                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49184                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3295343500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3295343500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       829023                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       829023                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.059328                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.059328                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67000.315143                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67000.315143                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9252                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9252                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        39932                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        39932                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2668477500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2668477500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21610500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21610500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.048168                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.048168                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66825.540920                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66825.540920                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200097.222222                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200097.222222                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       530471                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         530471                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56468                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56468                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3479373000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3479373000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       586939                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       586939                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096208                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096208                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61616.720975                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61616.720975                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27468                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27468                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        29000                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        29000                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1723031000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1723031000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049409                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049409                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59414.862069                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59414.862069                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10300                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10300                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          884                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          884                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     62218000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     62218000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11184                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11184                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.079041                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.079041                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 70382.352941                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 70382.352941                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          884                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          884                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     61334000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     61334000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.079041                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.079041                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 69382.352941                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 69382.352941                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11118                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11118                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11118                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11118                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2541678790500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.354029                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1377108                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             68774                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.023672                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.354029                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978861                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978861                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           48                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          728                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          248                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2946326                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2946326                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2738247091500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 259082                       # Simulator instruction rate (inst/s)
host_mem_usage                                 749888                       # Number of bytes of host memory used
host_op_rate                                   259082                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   345.06                       # Real time elapsed on the host
host_tick_rate                              563265155                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    89398282                       # Number of instructions simulated
sim_ops                                      89398282                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.194359                       # Number of seconds simulated
sim_ticks                                194358861000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             76.712327                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 5908645                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              7702341                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               4221                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            116036                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           9047026                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             380170                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         1652012                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses          1271842                       # Number of indirect misses.
system.cpu.branchPred.lookups                10053814                       # Number of BP lookups
system.cpu.branchPred.loop_predictor.loopPredictorCorrect      8636185                       # Number of times the loop predictor is the provider and the prediction is correct
system.cpu.branchPred.loop_predictor.loopPredictorWrong       354149                       # Number of times the loop predictor is the provider and the prediction is wrong
system.cpu.branchPred.tage.bimodalAltMatchProviderCorrect          518                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct
system.cpu.branchPred.tage.bimodalAltMatchProviderWrong          195                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong
system.cpu.branchPred.tage.tageAltMatchProvider::0      1259165                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::1       305729                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::2       783716                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::3       200868                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::4       164301                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::5       251172                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::6       293338                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::7       313452                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::8       283761                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::9         8790                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::10       301611                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::11       179797                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::12            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProviderCorrect         5340                       # Number of times TAGE Alt Match is the provider and the prediction is correct
system.cpu.branchPred.tage.tageAltMatchProviderWouldHaveHit         1762                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct
system.cpu.branchPred.tage.tageAltMatchProviderWrong         3129                       # Number of times TAGE Alt Match is the provider and the prediction is wrong
system.cpu.branchPred.tage.tageBimodalProviderCorrect      4097436                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct
system.cpu.branchPred.tage.tageBimodalProviderWrong         1359                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong
system.cpu.branchPred.tage.tageLongestMatchProvider::0            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::1       421222                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::2       941725                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::3       408282                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::4       187683                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::5       632061                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::6       341221                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::7       282590                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::8       350919                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::9        24367                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::10       271635                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::11       106371                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::12       377624                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProviderCorrect      4326972                       # Number of times TAGE Longest Match is the provider and the prediction is correct
system.cpu.branchPred.tage.tageLongestMatchProviderWouldHaveHit         1498                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct
system.cpu.branchPred.tage.tageLongestMatchProviderWrong        10259                       # Number of times TAGE Longest Match is the provider and the prediction is wrong
system.cpu.branchPred.usedRAS                  426553                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        85210                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                    84466209                       # Number of instructions committed
system.cpu.committedOps                      84466209                       # Number of ops (including micro ops) committed
system.cpu.cpi                               4.595584                       # CPI: cycles per instruction
system.cpu.discardedOps                        510555                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                 17048795                       # DTB accesses
system.cpu.dtb.data_acv                            39                       # DTB access violations
system.cpu.dtb.data_hits                     32017430                       # DTB hits
system.cpu.dtb.data_misses                      34695                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                  3632234                       # DTB read accesses
system.cpu.dtb.read_acv                            13                       # DTB read access violations
system.cpu.dtb.read_hits                      8607214                       # DTB read hits
system.cpu.dtb.read_misses                       8559                       # DTB read misses
system.cpu.dtb.write_accesses                13416561                       # DTB write accesses
system.cpu.dtb.write_acv                           26                       # DTB write access violations
system.cpu.dtb.write_hits                    23410216                       # DTB write hits
system.cpu.dtb.write_misses                     26136                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                3792                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           47310130                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           8890121                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         23659775                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       286139189                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.217600                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                12021267                       # ITB accesses
system.cpu.itb.fetch_acv                          104                       # ITB acv
system.cpu.itb.fetch_hits                    12019700                       # ITB hits
system.cpu.itb.fetch_misses                      1567                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   129      0.20%      0.20% # number of callpals executed
system.cpu.kern.callpal::tbi                        8      0.01%      0.21% # number of callpals executed
system.cpu.kern.callpal::swpipl                 54439     85.36%     85.58% # number of callpals executed
system.cpu.kern.callpal::rdps                    1040      1.63%     87.21% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.00%     87.21% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.00%     87.21% # number of callpals executed
system.cpu.kern.callpal::rti                     8040     12.61%     99.82% # number of callpals executed
system.cpu.kern.callpal::callsys                   60      0.09%     99.91% # number of callpals executed
system.cpu.kern.callpal::imb                        3      0.00%     99.92% # number of callpals executed
system.cpu.kern.callpal::rdunique                  53      0.08%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  63775                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      88726                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                      357                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                    29514     46.99%     46.99% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                     125      0.20%     47.19% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     199      0.32%     47.51% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   32965     52.49%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                62803                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                     28221     49.71%     49.71% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                      125      0.22%     49.93% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      199      0.35%     50.29% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                    28221     49.71%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 56766                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             178853398500     92.02%     92.02% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21               231471500      0.12%     92.14% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               217226500      0.11%     92.25% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31             15059183500      7.75%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         194361280000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.956190                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.856090                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.903874                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                6511                      
system.cpu.kern.mode_good::user                  6511                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              8169                       # number of protection mode switches
system.cpu.kern.mode_switch::user                6511                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.797038                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.887057                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel       115794868500     59.58%     59.58% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user          78566411500     40.42%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      129                       # number of times the context was actually changed
system.cpu.numCycles                        388171524                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       357                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass             7026386      8.32%      8.32% # Class of committed instruction
system.cpu.op_class_0::IntAlu                44674129     52.89%     61.21% # Class of committed instruction
system.cpu.op_class_0::IntMult                  61176      0.07%     61.28% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  3266      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                    50      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    1      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                    22      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::MemRead                8707809     10.31%     71.59% # Class of committed instruction
system.cpu.op_class_0::MemWrite              23428102     27.74%     99.33% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead               628      0.00%     99.33% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite              685      0.00%     99.33% # Class of committed instruction
system.cpu.op_class_0::IprAccess               563955      0.67%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 84466209                       # Class of committed instruction
system.cpu.quiesceCycles                       546198                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                       102032335                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                 11354112                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                1381                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                       1391                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          812                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2869723                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       5738721                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 196568301000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 196568301000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide       177780                       # number of demand (read+write) misses
system.iocache.demand_misses::total            177780                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide       177780                       # number of overall misses
system.iocache.overall_misses::total           177780                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide  20982944703                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total  20982944703                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide  20982944703                       # number of overall miss cycles
system.iocache.overall_miss_latency::total  20982944703                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide       177780                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total          177780                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide       177780                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total         177780                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118027.588610                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118027.588610                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118027.588610                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118027.588610                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs          1721                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   43                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    40.023256                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks         177408                       # number of writebacks
system.iocache.writebacks::total               177408                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide       177780                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total       177780                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide       177780                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total       177780                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide  12083956645                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total  12083956645                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide  12083956645                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total  12083956645                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67971.406486                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67971.406486                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67971.406486                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67971.406486                       # average overall mshr miss latency
system.iocache.replacements                    177780                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide          372                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              372                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide     44223381                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     44223381                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide          372                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            372                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 118880.056452                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 118880.056452                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide          372                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          372                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide     25623381                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     25623381                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 68880.056452                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 68880.056452                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide       177408                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total       177408                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide  20938721322                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total  20938721322                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide       177408                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total       177408                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118025.801103                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118025.801103                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide       177408                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total       177408                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide  12058333264                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total  12058333264                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67969.501172                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67969.501172                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 196568301000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                 177780                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs               177780                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses              1600020                       # Number of tag accesses
system.iocache.tags.data_accesses             1600020                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 196568301000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                1515                       # Transaction distribution
system.membus.trans_dist::ReadResp            1013191                       # Transaction distribution
system.membus.trans_dist::WriteReq               2375                       # Transaction distribution
system.membus.trans_dist::WriteResp              2375                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1890853                       # Transaction distribution
system.membus.trans_dist::WritebackClean       412718                       # Transaction distribution
system.membus.trans_dist::CleanEvict           565424                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               30                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1679912                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1679912                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         412719                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        598957                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        177408                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       355570                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       355570                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1238156                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      1238156                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         7780                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      6835505                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      6843285                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                8437011                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port     11354752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total     11354752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     52827968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     52827968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         8657                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port    255483264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total    255491921                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               319674641                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              378                       # Total snoops (count)
system.membus.snoopTraffic                      24192                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2872916                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000281                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.016768                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2872108     99.97%     99.97% # Request fanout histogram
system.membus.snoop_fanout::1                     808      0.03%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2872916                       # Request fanout histogram
system.membus.reqLayer0.occupancy             7370000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         15456998807                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               8.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1983381                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy        12039060000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              6.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 196568301000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         2172602500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              1.1                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 196568301000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 196568301000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 196568301000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 196568301000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 196568301000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 196568301000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 196568301000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 196568301000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 196568301000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 196568301000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 196568301000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 196568301000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 196568301000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 196568301000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 196568301000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 196568301000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 196568301000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 196568301000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 196568301000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 196568301000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 196568301000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 196568301000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 196568301000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 196568301000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 196568301000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 196568301000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 196568301000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 196568301000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       26414016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data      145822784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.tsunami.ide          640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          172237440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     26414016                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      26414016                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    121014592                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       121014592                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          412719                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         2278481                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.tsunami.ide           10                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2691210                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1890853                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1890853                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         135903328                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         750275975                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.tsunami.ide           3293                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             886182596                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    135903328                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        135903328                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      622634807                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            622634807                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      622634807                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        135903328                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        750275975                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.tsunami.ide          3293                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1508817403                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2300424.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    323817.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   2271541.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.tsunami.ide::samples        10.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000152654500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       142408                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       142408                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             7218564                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2164203                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2691210                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2303393                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2691210                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2303393                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  95842                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2969                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            180379                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            147009                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            167848                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            161033                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            153369                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            203830                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            141506                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            145529                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            147362                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            141213                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           155539                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           172653                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           164340                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           177918                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           152300                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           183540                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            154379                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            121136                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            154416                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            158642                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            130316                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            191270                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            124717                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            128810                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            131413                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            122602                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           131021                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           139336                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           139082                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           188659                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           125544                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           159072                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.02                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  25307135750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                12976840000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             73970285750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9750.89                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28500.89                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       700                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2271278                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2004024                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 87.51                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                87.12                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2691210                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2303393                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2546068                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   47582                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1718                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   6603                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 127643                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 131571                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 132380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 132561                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 132022                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 133738                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 133741                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 135571                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 137961                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 141677                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 139899                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 140362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 141284                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 141654                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 143319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 144196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   8518                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   8065                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   7211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   6210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   5528                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   5036                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   4547                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   4171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   3708                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   3412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   3113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2800                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2715                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2556                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2427                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2044                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1971                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   2036                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1905                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1828                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1647                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1524                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1584                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1603                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1496                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   1508                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   1589                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   1607                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   2290                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       620479                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    504.981629                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   308.777087                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   407.911904                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       141870     22.86%     22.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       114895     18.52%     41.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        56290      9.07%     50.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        37247      6.00%     56.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        21914      3.53%     59.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        18512      2.98%     62.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        15069      2.43%     65.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        13001      2.10%     67.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       201681     32.50%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       620479                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       142408                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      18.224833                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     15.257137                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31         128988     90.58%     90.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63         10935      7.68%     98.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95          1186      0.83%     99.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127          723      0.51%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159          494      0.35%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            6      0.00%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287           49      0.03%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319           18      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            8      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        142408                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       142408                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.153692                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.141694                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.704070                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17        135739     95.32%     95.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19          5595      3.93%     99.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21           972      0.68%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23            51      0.04%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25            25      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27            10      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-29             4      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30-31             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-33             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-37             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::42-43             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-45             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::46-47             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-49             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-53             3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-57             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::88-89             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        142408                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              166103552                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 6133888                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               147226560                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               172237440                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            147417152                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       854.62                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       757.50                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    886.18                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    758.48                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.59                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.68                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.92                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  194358861000                       # Total gap between requests
system.mem_ctrls.avgGap                      38913.78                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     20724288                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data    145378624                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.tsunami.ide          640                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    147226560                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 106628984.618303567171                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 747990718.056327819824                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.tsunami.ide 3292.877910001747                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 757498573.733666896820                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       412719                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      2278481                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.tsunami.ide           10                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2303393                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  11060877500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  62908154750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.tsunami.ide      1253500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 4826669521000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26800.02                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     27609.69                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.tsunami.ide    125350.00                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2095460.71                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    87.33                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2234884260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1187842590                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          9245514600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         5933861100                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     15342643680.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      76210748760                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      10457487840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       120612982830                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        620.568479                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  26020671250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   6490120000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 161851084000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           2195550000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1166943525                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          9285691380                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         6074571420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     15342643680.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      76940500950                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       9842942880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       120848843835                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        621.782013                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  24341291000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   6490120000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 163530420500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 196568301000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 1887                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1887                       # Transaction distribution
system.iobus.trans_dist::WriteReq              179783                       # Transaction distribution
system.iobus.trans_dist::WriteResp             179783                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1124                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          124                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          772                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         5712                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         7780                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       355560                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       355560                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  363340                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         4496                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          496                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          386                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         3213                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         8657                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side     11357088                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total     11357088                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                 11365745                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1171000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy               108500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy           178152000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.1                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             5405000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           926506703                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.5                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             5502500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              542000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               46000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 714                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           357                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    283239.684898                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          357    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             357                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    196282701000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED    285600000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 196568301000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     23830125                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         23830125                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     23830125                       # number of overall hits
system.cpu.icache.overall_hits::total        23830125                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       412719                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         412719                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       412719                       # number of overall misses
system.cpu.icache.overall_misses::total        412719                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  24178498000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  24178498000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  24178498000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  24178498000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     24242844                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     24242844                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     24242844                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     24242844                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.017024                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.017024                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.017024                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.017024                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 58583.438126                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 58583.438126                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 58583.438126                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 58583.438126                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       412718                       # number of writebacks
system.cpu.icache.writebacks::total            412718                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       412719                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       412719                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       412719                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       412719                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  23765779000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  23765779000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  23765779000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  23765779000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.017024                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.017024                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.017024                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.017024                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 57583.438126                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 57583.438126                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 57583.438126                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 57583.438126                       # average overall mshr miss latency
system.cpu.icache.replacements                 412718                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     23830125                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        23830125                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       412719                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        412719                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  24178498000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  24178498000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     24242844                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     24242844                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.017024                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.017024                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 58583.438126                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 58583.438126                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       412719                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       412719                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  23765779000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  23765779000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.017024                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.017024                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 57583.438126                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 57583.438126                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 196568301000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.999945                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            24074339                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            412718                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             58.331207                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.999945                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          114                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          287                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           50                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           49                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          48898407                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         48898407                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 196568301000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     27571319                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         27571319                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     27571319                       # number of overall hits
system.cpu.dcache.overall_hits::total        27571319                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      4138967                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        4138967                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      4138967                       # number of overall misses
system.cpu.dcache.overall_misses::total       4138967                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 254242204500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 254242204500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 254242204500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 254242204500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     31710286                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     31710286                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     31710286                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     31710286                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.130524                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.130524                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.130524                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.130524                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 61426.487454                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 61426.487454                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 61426.487454                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 61426.487454                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1713445                       # number of writebacks
system.cpu.dcache.writebacks::total           1713445                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      1865635                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1865635                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      1865635                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1865635                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      2273332                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2273332                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      2273332                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2273332                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         3890                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         3890                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 134278115000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 134278115000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 134278115000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 134278115000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    254467500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    254467500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.071691                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.071691                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.071691                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.071691                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 59066.654145                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 59066.654145                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 59066.654145                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 59066.654145                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 65415.809769                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 65415.809769                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                2278497                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      7634152                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         7634152                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       795272                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        795272                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  48333845000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  48333845000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      8429424                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      8429424                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.094345                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.094345                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 60776.495337                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 60776.495337                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       201880                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       201880                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       593392                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       593392                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1515                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1515                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  35331506000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  35331506000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    254467500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    254467500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.070395                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.070395                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 59541.594764                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 59541.594764                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 167965.346535                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 167965.346535                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data     19937167                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       19937167                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      3343695                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      3343695                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 205908359500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 205908359500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     23280862                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     23280862                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.143624                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.143624                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61581.083053                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61581.083053                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      1663755                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      1663755                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      1679940                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1679940                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         2375                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         2375                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  98946609000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  98946609000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.072160                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.072160                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 58898.894603                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 58898.894603                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data       103276                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total       103276                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         5206                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         5206                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    393060500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    393060500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data       108482                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total       108482                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.047990                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.047990                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 75501.440645                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 75501.440645                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data           11                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total           11                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         5195                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         5195                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    387229500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    387229500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.047888                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.047888                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 74538.883542                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 74538.883542                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data       108384                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total       108384                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data       108384                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total       108384                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 196568301000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            29667734                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2278497                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             13.020747                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           36                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          288                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          657                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           43                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          66132801                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         66132801                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               3043267535500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 506348                       # Simulator instruction rate (inst/s)
host_mem_usage                                 750912                       # Number of bytes of host memory used
host_op_rate                                   506348                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1427.24                       # Real time elapsed on the host
host_tick_rate                              213713874                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   722678636                       # Number of instructions simulated
sim_ops                                     722678636                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.305020                       # Number of seconds simulated
sim_ticks                                305020444000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             93.681356                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                16647933                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             17770807                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect              19409                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           1149117                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          34419516                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             175626                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          825168                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           649542                       # Number of indirect misses.
system.cpu.branchPred.lookups                36425942                       # Number of BP lookups
system.cpu.branchPred.loop_predictor.loopPredictorCorrect     28896752                       # Number of times the loop predictor is the provider and the prediction is correct
system.cpu.branchPred.loop_predictor.loopPredictorWrong      3648455                       # Number of times the loop predictor is the provider and the prediction is wrong
system.cpu.branchPred.tage.bimodalAltMatchProviderCorrect        20133                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct
system.cpu.branchPred.tage.bimodalAltMatchProviderWrong         7961                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong
system.cpu.branchPred.tage.tageAltMatchProvider::0      4001023                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::1      1492800                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::2      1939872                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::3      2203038                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::4      1833438                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::5       980843                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::6       583700                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::7       532186                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::8       465557                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::9       532336                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::10      2118574                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::11      4817796                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::12            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProviderCorrect       468695                       # Number of times TAGE Alt Match is the provider and the prediction is correct
system.cpu.branchPred.tage.tageAltMatchProviderWouldHaveHit       197937                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct
system.cpu.branchPred.tage.tageAltMatchProviderWrong       225377                       # Number of times TAGE Alt Match is the provider and the prediction is wrong
system.cpu.branchPred.tage.tageBimodalProviderCorrect     10964958                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct
system.cpu.branchPred.tage.tageBimodalProviderWrong         9519                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong
system.cpu.branchPred.tage.tageLongestMatchProvider::0            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::1      1457162                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::2      2607221                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::3      2342562                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::4      2252738                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::5      1928394                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::6      1138187                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::7       581441                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::8       459933                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::9       403277                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::10       592412                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::11       445752                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::12      7292084                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProviderCorrect     19981103                       # Number of times TAGE Longest Match is the provider and the prediction is correct
system.cpu.branchPred.tage.tageLongestMatchProviderWouldHaveHit       133002                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct
system.cpu.branchPred.tage.tageLongestMatchProviderWrong       825988                       # Number of times TAGE Longest Match is the provider and the prediction is wrong
system.cpu.branchPred.usedRAS                  229645                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        44375                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   633280354                       # Number of instructions committed
system.cpu.committedOps                     633280354                       # Number of ops (including micro ops) committed
system.cpu.cpi                               0.963303                       # CPI: cycles per instruction
system.cpu.discardedOps                       3687718                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                111343151                       # DTB accesses
system.cpu.dtb.data_acv                             1                       # DTB access violations
system.cpu.dtb.data_hits                    113685909                       # DTB hits
system.cpu.dtb.data_misses                      22956                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                 87419060                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                     88093312                       # DTB read hits
system.cpu.dtb.read_misses                      18423                       # DTB read misses
system.cpu.dtb.write_accesses                23924091                       # DTB write accesses
system.cpu.dtb.write_acv                            1                       # DTB write access violations
system.cpu.dtb.write_hits                    25592597                       # DTB write hits
system.cpu.dtb.write_misses                      4533                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions              173715                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          509036700                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          90657518                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         26219763                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       155668234                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               1.038095                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                84340260                       # ITB accesses
system.cpu.itb.fetch_acv                         2097                       # ITB acv
system.cpu.itb.fetch_hits                    84339397                       # ITB hits
system.cpu.itb.fetch_misses                       863                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   228      0.57%      0.57% # number of callpals executed
system.cpu.kern.callpal::tbi                        1      0.00%      0.57% # number of callpals executed
system.cpu.kern.callpal::swpipl                 13911     34.86%     35.44% # number of callpals executed
system.cpu.kern.callpal::rdps                     658      1.65%     37.09% # number of callpals executed
system.cpu.kern.callpal::rti                     1928      4.83%     41.92% # number of callpals executed
system.cpu.kern.callpal::callsys                  395      0.99%     42.91% # number of callpals executed
system.cpu.kern.callpal::imb                        1      0.00%     42.91% # number of callpals executed
system.cpu.kern.callpal::rdunique               22778     57.09%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  39900                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      58360                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     6375     39.47%     39.47% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     313      1.94%     41.41% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    9464     58.59%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                16152                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      6375     48.80%     48.80% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      313      2.40%     51.20% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     6375     48.80%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 13063                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             298218650000     97.86%     97.86% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               454916000      0.15%     98.01% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              6063012000      1.99%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         304736578000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                         1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.673605                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.808754                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                1909                      
system.cpu.kern.mode_good::user                  1909                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              2156                       # number of protection mode switches
system.cpu.kern.mode_switch::user                1909                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.885436                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.939237                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        22170876500      7.28%      7.28% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         282565598500     92.72%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      228                       # number of times the context was actually changed
system.cpu.numCycles                        610040888                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass            22534891      3.56%      3.56% # Class of committed instruction
system.cpu.op_class_0::IntAlu               497133581     78.50%     82.06% # Class of committed instruction
system.cpu.op_class_0::IntMult                  81424      0.01%     82.07% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     82.07% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                 79447      0.01%     82.09% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     82.09% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                 20871      0.00%     82.09% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     82.09% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     82.09% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  6957      0.00%     82.09% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     82.09% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     82.09% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     82.09% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     82.09% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     82.09% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     82.09% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     82.09% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     82.09% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     82.09% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     82.09% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     82.09% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     82.09% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     82.09% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     82.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     82.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     82.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     82.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     82.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     82.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     82.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     82.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     82.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     82.09% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     82.09% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     82.09% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     82.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     82.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     82.09% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     82.09% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     82.09% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     82.09% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     82.09% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     82.09% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     82.09% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     82.09% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     82.09% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     82.09% # Class of committed instruction
system.cpu.op_class_0::MemRead               87529727     13.82%     95.91% # Class of committed instruction
system.cpu.op_class_0::MemWrite              25550662      4.03%     99.95% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead             27405      0.00%     99.95% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite            27231      0.00%     99.95% # Class of committed instruction
system.cpu.op_class_0::IprAccess               288158      0.05%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                633280354                       # Class of committed instruction
system.cpu.tickCycles                       454372654                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests           67                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1451417                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2902836                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 305020444000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 305020444000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 305020444000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                     16                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 305020444000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1052536                       # Transaction distribution
system.membus.trans_dist::WriteReq                313                       # Transaction distribution
system.membus.trans_dist::WriteResp               313                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       690868                       # Transaction distribution
system.membus.trans_dist::WritebackClean       384162                       # Transaction distribution
system.membus.trans_dist::CleanEvict           376387                       # Transaction distribution
system.membus.trans_dist::ReadExReq            398881                       # Transaction distribution
system.membus.trans_dist::ReadExResp           398881                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         384162                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        668376                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1152486                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      1152486                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          626                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      3201765                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      3202395                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                4354881                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     49172736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     49172736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         2504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port    112519872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total    112522376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               161695112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1451732                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000046                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.006793                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1451665    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      67      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1451732                       # Request fanout histogram
system.membus.reqLayer0.occupancy              782500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          7511613500                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               2.5                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                2500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy         5684822500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              1.9                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 305020444000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         2029999749                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.7                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 305020444000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 305020444000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 305020444000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 305020444000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 305020444000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 305020444000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 305020444000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 305020444000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 305020444000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 305020444000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 305020444000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 305020444000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 305020444000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 305020444000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 305020444000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 305020444000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 305020444000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 305020444000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 305020444000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 305020444000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 305020444000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 305020444000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 305020444000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 305020444000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 305020444000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 305020444000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 305020444000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 305020444000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       24586368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       68304320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           92890688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     24586368                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      24586368                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     44215552                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        44215552                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          384162                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         1067255                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1451417                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       690868                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             690868                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          80605640                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         223933580                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             304539220                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     80605640                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         80605640                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      144959306                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            144959306                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      144959306                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         80605640                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        223933580                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            449498526                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1058865.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    327308.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   1034906.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000358042750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        63451                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        63451                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3804425                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             996463                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1451417                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1075002                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1451417                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1075002                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  89203                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 16137                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            121572                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            119378                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             89863                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             70190                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             79067                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            119681                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             85499                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             89591                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             67372                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            106030                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            61612                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            62850                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            65512                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            70530                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            86209                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            67258                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             99154                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            109586                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             75849                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             52505                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             70746                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             94087                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             68868                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             71873                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             49765                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             84290                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            37755                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            31149                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            50730                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            47338                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            65883                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            49293                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.90                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  15899026750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 6811070000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             41440539250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11671.46                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30421.46                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1017094                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  820795                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.66                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                77.52                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1451417                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1075002                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1287160                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   71902                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3152                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  19873                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  21122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  58356                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  63510                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  64444                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  64195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  64218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  64698                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  64066                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  64069                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  64063                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  64337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  63855                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  63849                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  63690                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  63485                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  63460                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  63452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     81                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       583204                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    265.688603                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   169.044226                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   276.558240                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       209180     35.87%     35.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       162894     27.93%     63.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        74378     12.75%     76.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        36750      6.30%     82.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        23248      3.99%     86.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        15455      2.65%     89.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        17347      2.97%     92.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        10948      1.88%     94.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        33004      5.66%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       583204                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        63451                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      21.468755                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.772138                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     11.851835                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7             157      0.25%      0.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15           7796     12.29%     12.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23         43035     67.82%     80.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31          6292      9.92%     90.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39          2548      4.02%     94.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47          1262      1.99%     96.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55           793      1.25%     97.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63           519      0.82%     98.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71           313      0.49%     98.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79           225      0.35%     99.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87           145      0.23%     99.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95           103      0.16%     99.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103           68      0.11%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111           57      0.09%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119           37      0.06%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127           36      0.06%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135           22      0.03%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143           18      0.03%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151           14      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::152-159            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-167            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::168-175            3      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-183            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-231            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::232-239            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::248-255            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         63451                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        63451                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.688011                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.658979                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.002517                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            42085     66.33%     66.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1281      2.02%     68.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            18356     28.93%     97.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1337      2.11%     99.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              322      0.51%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               62      0.10%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                6      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         63451                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               87181696                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 5708992                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                67767744                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                92890688                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             68800128                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       285.82                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       222.17                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    304.54                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    225.56                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.97                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.23                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.74                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  305020260000                       # Total gap between requests
system.mem_ctrls.avgGap                     120732.25                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     20947712                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     66233984                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     67767744                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 68676419.604188889265                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 217146048.085878461599                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 222174432.347229808569                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       384162                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      1067255                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1075002                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  10626088250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  30814451000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 7290861273500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27660.44                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     28872.62                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6782183.92                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    75.91                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1877734320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            998066025                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          4193843220                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         2172579660                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     24077907360.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     103088838840                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      30316196640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       166725166065                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        546.603250                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  77814852000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  10185240000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 217020352000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           2286285120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1215193155                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          5532364740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         3354726960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     24077907360.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     106131539310                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      27753922560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       170351939205                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        558.493513                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  71173300250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  10185240000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 223661903750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 305020444000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::WriteReq                 313                       # Transaction distribution
system.iobus.trans_dist::WriteResp                313                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          626                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          626                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     626                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         2504                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         2504                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                     2504                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               782500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              313000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    305020444000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 305020444000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     85339440                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         85339440                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     85339440                       # number of overall hits
system.cpu.icache.overall_hits::total        85339440                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       384161                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         384161                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       384161                       # number of overall misses
system.cpu.icache.overall_misses::total        384161                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  23066843000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  23066843000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  23066843000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  23066843000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     85723601                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     85723601                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     85723601                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     85723601                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.004481                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004481                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.004481                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004481                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 60044.728642                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 60044.728642                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 60044.728642                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 60044.728642                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       384162                       # number of writebacks
system.cpu.icache.writebacks::total            384162                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       384161                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       384161                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       384161                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       384161                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  22682681000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  22682681000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  22682681000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  22682681000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.004481                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.004481                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.004481                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.004481                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 59044.726039                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 59044.726039                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 59044.726039                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 59044.726039                       # average overall mshr miss latency
system.cpu.icache.replacements                 384162                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     85339440                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        85339440                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       384161                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        384161                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  23066843000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  23066843000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     85723601                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     85723601                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.004481                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004481                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 60044.728642                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 60044.728642                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       384161                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       384161                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  22682681000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  22682681000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.004481                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.004481                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 59044.726039                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 59044.726039                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 305020444000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            85952170                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            384674                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            223.441590                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          512                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          331                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          152                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           29                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         171831364                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        171831364                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 305020444000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    111229025                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        111229025                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    111229025                       # number of overall hits
system.cpu.dcache.overall_hits::total       111229025                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1545520                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1545520                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1545520                       # number of overall misses
system.cpu.dcache.overall_misses::total       1545520                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  94845514000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  94845514000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  94845514000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  94845514000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    112774545                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    112774545                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    112774545                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    112774545                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.013705                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.013705                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.013705                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.013705                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 61368.027589                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 61368.027589                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 61368.027589                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 61368.027589                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       690868                       # number of writebacks
system.cpu.dcache.writebacks::total            690868                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       482578                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       482578                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       482578                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       482578                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      1062942                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1062942                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      1062942                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1062942                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          313                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          313                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  63972722000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  63972722000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  63972722000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  63972722000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.009425                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.009425                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.009425                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.009425                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 60184.583919                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 60184.583919                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 60184.583919                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 60184.583919                       # average overall mshr miss latency
system.cpu.dcache.replacements                1067255                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     86514240                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        86514240                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       761121                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        761121                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  47274706000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  47274706000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     87275361                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     87275361                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.008721                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.008721                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 62111.945407                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 62111.945407                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        97042                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        97042                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       664079                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       664079                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  40684822000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  40684822000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.007609                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007609                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 61265.033226                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 61265.033226                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     24714785                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       24714785                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       784399                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       784399                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  47570808000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  47570808000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     25499184                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     25499184                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.030762                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.030762                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 60646.186443                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 60646.186443                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       385536                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       385536                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       398863                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       398863                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          313                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          313                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  23287900000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  23287900000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.015642                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.015642                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 58385.711385                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 58385.711385                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        66665                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        66665                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         4315                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         4315                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    304410500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    304410500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        70980                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        70980                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.060792                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.060792                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 70547.045191                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 70547.045191                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         4315                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         4315                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    300095500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    300095500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.060792                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.060792                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 69547.045191                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 69547.045191                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        70926                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        70926                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        70926                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        70926                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 305020444000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           112850727                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1068279                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            105.637878                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          120                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          747                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          133                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         226900157                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        226900157                       # Number of data accesses

---------- End Simulation Statistics   ----------
