
*** Running vivado
    with args -log CPU_tb.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source CPU_tb.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source CPU_tb.tcl -notrace
Command: synth_design -top CPU_tb -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10836 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 673.008 ; gain = 176.676
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'CPU_tb' [C:/ProgramsWorkspace/ENSEA/Projet_2A/fpga_arm/FPGA_ARM/FPGA_ARM.srcs/sources_1/new/CPU_tb.sv:4]
INFO: [Synth 8-6157] synthesizing module 'FrequencyDivider' [C:/ProgramsWorkspace/ENSEA/Projet_2A/fpga_arm/FPGA_ARM/FPGA_ARM.srcs/sources_1/new/FrequencyDivider.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'FrequencyDivider' (1#1) [C:/ProgramsWorkspace/ENSEA/Projet_2A/fpga_arm/FPGA_ARM/FPGA_ARM.srcs/sources_1/new/FrequencyDivider.sv:1]
INFO: [Synth 8-6157] synthesizing module 'CPU' [C:/ProgramsWorkspace/ENSEA/Projet_2A/fpga_arm/verilog/cpu/CPU.sv:3]
INFO: [Synth 8-6157] synthesizing module 'ICache' [C:/ProgramsWorkspace/ENSEA/Projet_2A/fpga_arm/verilog/cpu/ICache.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'ICache' (2#1) [C:/ProgramsWorkspace/ENSEA/Projet_2A/fpga_arm/verilog/cpu/ICache.sv:3]
INFO: [Synth 8-6157] synthesizing module 'LittleEndianInverter' [C:/ProgramsWorkspace/ENSEA/Projet_2A/fpga_arm/verilog/cpu/LittleEndianInverter.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'LittleEndianInverter' (3#1) [C:/ProgramsWorkspace/ENSEA/Projet_2A/fpga_arm/verilog/cpu/LittleEndianInverter.sv:4]
INFO: [Synth 8-6157] synthesizing module 'Fetch' [C:/ProgramsWorkspace/ENSEA/Projet_2A/fpga_arm/verilog/cpu/Fetch.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'Fetch' (4#1) [C:/ProgramsWorkspace/ENSEA/Projet_2A/fpga_arm/verilog/cpu/Fetch.sv:3]
INFO: [Synth 8-6157] synthesizing module 'Decode' [C:/ProgramsWorkspace/ENSEA/Projet_2A/fpga_arm/verilog/cpu/Decode.sv:13]
INFO: [Synth 8-155] case statement is not full and has no default [C:/ProgramsWorkspace/ENSEA/Projet_2A/fpga_arm/verilog/cpu/Decode.sv:40]
INFO: [Synth 8-6155] done synthesizing module 'Decode' (5#1) [C:/ProgramsWorkspace/ENSEA/Projet_2A/fpga_arm/verilog/cpu/Decode.sv:13]
INFO: [Synth 8-6157] synthesizing module 'Execute' [C:/ProgramsWorkspace/ENSEA/Projet_2A/fpga_arm/verilog/cpu/Execute.sv:3]
INFO: [Synth 8-6157] synthesizing module 'RegisterFile' [C:/ProgramsWorkspace/ENSEA/Projet_2A/fpga_arm/verilog/cpu/RegisterFile.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'RegisterFile' (6#1) [C:/ProgramsWorkspace/ENSEA/Projet_2A/fpga_arm/verilog/cpu/RegisterFile.sv:7]
INFO: [Synth 8-6157] synthesizing module 'RegReturnMux' [C:/ProgramsWorkspace/ENSEA/Projet_2A/fpga_arm/verilog/cpu/RegReturnMux.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'RegReturnMux' (7#1) [C:/ProgramsWorkspace/ENSEA/Projet_2A/fpga_arm/verilog/cpu/RegReturnMux.sv:11]
INFO: [Synth 8-6157] synthesizing module 'Mux32' [C:/ProgramsWorkspace/ENSEA/Projet_2A/fpga_arm/verilog/cpu/Mux32.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'Mux32' (8#1) [C:/ProgramsWorkspace/ENSEA/Projet_2A/fpga_arm/verilog/cpu/Mux32.sv:3]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/ProgramsWorkspace/ENSEA/Projet_2A/fpga_arm/verilog/cpu/ALU.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (9#1) [C:/ProgramsWorkspace/ENSEA/Projet_2A/fpga_arm/verilog/cpu/ALU.sv:17]
INFO: [Synth 8-6157] synthesizing module 'BCC' [C:/ProgramsWorkspace/ENSEA/Projet_2A/fpga_arm/verilog/cpu/BCC.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'BCC' (10#1) [C:/ProgramsWorkspace/ENSEA/Projet_2A/fpga_arm/verilog/cpu/BCC.sv:5]
INFO: [Synth 8-6157] synthesizing module 'DCache' [C:/ProgramsWorkspace/ENSEA/Projet_2A/fpga_arm/verilog/cpu/DCache.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'DCache' (11#1) [C:/ProgramsWorkspace/ENSEA/Projet_2A/fpga_arm/verilog/cpu/DCache.sv:6]
INFO: [Synth 8-6157] synthesizing module 'GPIO' [C:/ProgramsWorkspace/ENSEA/Projet_2A/fpga_arm/verilog/cpu/GPIO.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'GPIO' (12#1) [C:/ProgramsWorkspace/ENSEA/Projet_2A/fpga_arm/verilog/cpu/GPIO.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'Execute' (13#1) [C:/ProgramsWorkspace/ENSEA/Projet_2A/fpga_arm/verilog/cpu/Execute.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'CPU' (14#1) [C:/ProgramsWorkspace/ENSEA/Projet_2A/fpga_arm/verilog/cpu/CPU.sv:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/ProgramsWorkspace/ENSEA/Projet_2A/fpga_arm/FPGA_ARM/FPGA_ARM.srcs/sources_1/new/CPU_tb.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'CPU_tb' (15#1) [C:/ProgramsWorkspace/ENSEA/Projet_2A/fpga_arm/FPGA_ARM/FPGA_ARM.srcs/sources_1/new/CPU_tb.sv:4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 737.723 ; gain = 241.391
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 737.723 ; gain = 241.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 737.723 ; gain = 241.391
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/ProgramsWorkspace/ENSEA/Projet_2A/fpga_arm/FPGA_ARM/FPGA_ARM.srcs/constrs_1/imports/new/Basys3.xdc]
Finished Parsing XDC File [C:/ProgramsWorkspace/ENSEA/Projet_2A/fpga_arm/FPGA_ARM/FPGA_ARM.srcs/constrs_1/imports/new/Basys3.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/ProgramsWorkspace/ENSEA/Projet_2A/fpga_arm/FPGA_ARM/FPGA_ARM.srcs/constrs_1/imports/new/Basys3.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/CPU_tb_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/CPU_tb_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 865.094 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 865.094 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 865.094 ; gain = 368.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 865.094 ; gain = 368.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 865.094 ; gain = 368.762
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "flags" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "is_nop" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "flags" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "program_in" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "download_program" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'out_alu_reg' [C:/ProgramsWorkspace/ENSEA/Projet_2A/fpga_arm/verilog/cpu/ALU.sv:51]
WARNING: [Synth 8-327] inferring latch for variable 'flags_out_reg[Z]' [C:/ProgramsWorkspace/ENSEA/Projet_2A/fpga_arm/verilog/cpu/ALU.sv:107]
WARNING: [Synth 8-327] inferring latch for variable 'flags_out_reg[C]' [C:/ProgramsWorkspace/ENSEA/Projet_2A/fpga_arm/verilog/cpu/ALU.sv:107]
WARNING: [Synth 8-327] inferring latch for variable 'flags_out_reg[N]' [C:/ProgramsWorkspace/ENSEA/Projet_2A/fpga_arm/verilog/cpu/ALU.sv:107]
WARNING: [Synth 8-327] inferring latch for variable 'flags_out_reg[V]' [C:/ProgramsWorkspace/ENSEA/Projet_2A/fpga_arm/verilog/cpu/ALU.sv:107]
WARNING: [Synth 8-327] inferring latch for variable 'data_out_reg' [C:/ProgramsWorkspace/ENSEA/Projet_2A/fpga_arm/verilog/cpu/DCache.sv:30]
WARNING: [Synth 8-327] inferring latch for variable 'dcache_block_reg[31]' [C:/ProgramsWorkspace/ENSEA/Projet_2A/fpga_arm/verilog/cpu/DCache.sv:30]
WARNING: [Synth 8-327] inferring latch for variable 'dcache_block_reg[30]' [C:/ProgramsWorkspace/ENSEA/Projet_2A/fpga_arm/verilog/cpu/DCache.sv:30]
WARNING: [Synth 8-327] inferring latch for variable 'dcache_block_reg[29]' [C:/ProgramsWorkspace/ENSEA/Projet_2A/fpga_arm/verilog/cpu/DCache.sv:30]
WARNING: [Synth 8-327] inferring latch for variable 'dcache_block_reg[28]' [C:/ProgramsWorkspace/ENSEA/Projet_2A/fpga_arm/verilog/cpu/DCache.sv:30]
WARNING: [Synth 8-327] inferring latch for variable 'dcache_block_reg[27]' [C:/ProgramsWorkspace/ENSEA/Projet_2A/fpga_arm/verilog/cpu/DCache.sv:30]
WARNING: [Synth 8-327] inferring latch for variable 'dcache_block_reg[26]' [C:/ProgramsWorkspace/ENSEA/Projet_2A/fpga_arm/verilog/cpu/DCache.sv:30]
WARNING: [Synth 8-327] inferring latch for variable 'dcache_block_reg[25]' [C:/ProgramsWorkspace/ENSEA/Projet_2A/fpga_arm/verilog/cpu/DCache.sv:30]
WARNING: [Synth 8-327] inferring latch for variable 'dcache_block_reg[24]' [C:/ProgramsWorkspace/ENSEA/Projet_2A/fpga_arm/verilog/cpu/DCache.sv:30]
WARNING: [Synth 8-327] inferring latch for variable 'dcache_block_reg[23]' [C:/ProgramsWorkspace/ENSEA/Projet_2A/fpga_arm/verilog/cpu/DCache.sv:30]
WARNING: [Synth 8-327] inferring latch for variable 'dcache_block_reg[22]' [C:/ProgramsWorkspace/ENSEA/Projet_2A/fpga_arm/verilog/cpu/DCache.sv:30]
WARNING: [Synth 8-327] inferring latch for variable 'dcache_block_reg[21]' [C:/ProgramsWorkspace/ENSEA/Projet_2A/fpga_arm/verilog/cpu/DCache.sv:30]
WARNING: [Synth 8-327] inferring latch for variable 'dcache_block_reg[20]' [C:/ProgramsWorkspace/ENSEA/Projet_2A/fpga_arm/verilog/cpu/DCache.sv:30]
WARNING: [Synth 8-327] inferring latch for variable 'dcache_block_reg[19]' [C:/ProgramsWorkspace/ENSEA/Projet_2A/fpga_arm/verilog/cpu/DCache.sv:30]
WARNING: [Synth 8-327] inferring latch for variable 'dcache_block_reg[18]' [C:/ProgramsWorkspace/ENSEA/Projet_2A/fpga_arm/verilog/cpu/DCache.sv:30]
WARNING: [Synth 8-327] inferring latch for variable 'dcache_block_reg[17]' [C:/ProgramsWorkspace/ENSEA/Projet_2A/fpga_arm/verilog/cpu/DCache.sv:30]
WARNING: [Synth 8-327] inferring latch for variable 'dcache_block_reg[16]' [C:/ProgramsWorkspace/ENSEA/Projet_2A/fpga_arm/verilog/cpu/DCache.sv:30]
WARNING: [Synth 8-327] inferring latch for variable 'dcache_block_reg[15]' [C:/ProgramsWorkspace/ENSEA/Projet_2A/fpga_arm/verilog/cpu/DCache.sv:30]
WARNING: [Synth 8-327] inferring latch for variable 'dcache_block_reg[14]' [C:/ProgramsWorkspace/ENSEA/Projet_2A/fpga_arm/verilog/cpu/DCache.sv:30]
WARNING: [Synth 8-327] inferring latch for variable 'dcache_block_reg[13]' [C:/ProgramsWorkspace/ENSEA/Projet_2A/fpga_arm/verilog/cpu/DCache.sv:30]
WARNING: [Synth 8-327] inferring latch for variable 'dcache_block_reg[12]' [C:/ProgramsWorkspace/ENSEA/Projet_2A/fpga_arm/verilog/cpu/DCache.sv:30]
WARNING: [Synth 8-327] inferring latch for variable 'dcache_block_reg[11]' [C:/ProgramsWorkspace/ENSEA/Projet_2A/fpga_arm/verilog/cpu/DCache.sv:30]
WARNING: [Synth 8-327] inferring latch for variable 'dcache_block_reg[10]' [C:/ProgramsWorkspace/ENSEA/Projet_2A/fpga_arm/verilog/cpu/DCache.sv:30]
WARNING: [Synth 8-327] inferring latch for variable 'dcache_block_reg[9]' [C:/ProgramsWorkspace/ENSEA/Projet_2A/fpga_arm/verilog/cpu/DCache.sv:30]
WARNING: [Synth 8-327] inferring latch for variable 'dcache_block_reg[8]' [C:/ProgramsWorkspace/ENSEA/Projet_2A/fpga_arm/verilog/cpu/DCache.sv:30]
WARNING: [Synth 8-327] inferring latch for variable 'dcache_block_reg[7]' [C:/ProgramsWorkspace/ENSEA/Projet_2A/fpga_arm/verilog/cpu/DCache.sv:30]
WARNING: [Synth 8-327] inferring latch for variable 'dcache_block_reg[6]' [C:/ProgramsWorkspace/ENSEA/Projet_2A/fpga_arm/verilog/cpu/DCache.sv:30]
WARNING: [Synth 8-327] inferring latch for variable 'dcache_block_reg[5]' [C:/ProgramsWorkspace/ENSEA/Projet_2A/fpga_arm/verilog/cpu/DCache.sv:30]
WARNING: [Synth 8-327] inferring latch for variable 'dcache_block_reg[4]' [C:/ProgramsWorkspace/ENSEA/Projet_2A/fpga_arm/verilog/cpu/DCache.sv:30]
WARNING: [Synth 8-327] inferring latch for variable 'dcache_block_reg[3]' [C:/ProgramsWorkspace/ENSEA/Projet_2A/fpga_arm/verilog/cpu/DCache.sv:30]
WARNING: [Synth 8-327] inferring latch for variable 'dcache_block_reg[2]' [C:/ProgramsWorkspace/ENSEA/Projet_2A/fpga_arm/verilog/cpu/DCache.sv:30]
WARNING: [Synth 8-327] inferring latch for variable 'dcache_block_reg[1]' [C:/ProgramsWorkspace/ENSEA/Projet_2A/fpga_arm/verilog/cpu/DCache.sv:30]
WARNING: [Synth 8-327] inferring latch for variable 'dcache_block_reg[0]' [C:/ProgramsWorkspace/ENSEA/Projet_2A/fpga_arm/verilog/cpu/DCache.sv:30]
WARNING: [Synth 8-327] inferring latch for variable 'last_clock_state_reg' [C:/ProgramsWorkspace/ENSEA/Projet_2A/fpga_arm/verilog/cpu/DCache.sv:24]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:31 . Memory (MB): peak = 865.094 ; gain = 368.762
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
	   3 Input     33 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 5     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 7     
	                1 Bit    Registers := 5     
+---RAMs : 
	               2K Bit         RAMs := 1     
	              480 Bit         RAMs := 1     
+---Muxes : 
	   6 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input     16 Bit        Muxes := 1     
	  10 Input     16 Bit        Muxes := 1     
	  10 Input      8 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 5     
	  10 Input      3 Bit        Muxes := 3     
	   6 Input      3 Bit        Muxes := 3     
	  10 Input      1 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	  11 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 32    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module CPU_tb 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	  10 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	  10 Input      1 Bit        Muxes := 2     
Module FrequencyDivider 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ICache 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module Fetch 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
Module Decode 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                1 Bit    Registers := 1     
+---Muxes : 
	   6 Input     32 Bit        Muxes := 1     
	  10 Input      8 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 5     
	  10 Input      3 Bit        Muxes := 3     
	   6 Input      3 Bit        Muxes := 3     
	  10 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
Module RegisterFile 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 2     
+---RAMs : 
	              480 Bit         RAMs := 1     
Module RegReturnMux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module Mux32 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
	   3 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
	  11 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
Module BCC 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DCache 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 32    
Module GPIO 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "download_program" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "program_in" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM CPU/i_icache/instructions_reg to conserve power
INFO: [Synth 8-3886] merging instance 'CPU/i_decode/sel_p1_reg[3]' (FDR_1) to 'CPU/i_decode/sel_in_reg[3]'
INFO: [Synth 8-3886] merging instance 'CPU/i_decode/sel_in_reg[3]' (FDR_1) to 'CPU/i_decode/sel_p0_reg[3]'
INFO: [Synth 8-3886] merging instance 'CPU/i_decode/sel_p0_reg[3]' (FDR_1) to 'CPU/i_decode/uop_reg[4]'
INFO: [Synth 8-3886] merging instance 'program_in_reg[0]' (FDE_1) to 'program_in_reg[2]'
INFO: [Synth 8-3886] merging instance 'program_in_reg[1]' (FDE_1) to 'program_in_reg[7]'
INFO: [Synth 8-3886] merging instance 'program_in_reg[6]' (FDE_1) to 'program_in_reg[9]'
INFO: [Synth 8-3886] merging instance 'program_in_reg[7]' (FDE_1) to 'program_in_reg[10]'
INFO: [Synth 8-3886] merging instance 'program_in_reg[10]' (FDE_1) to 'program_in_reg[11]'
INFO: [Synth 8-3886] merging instance 'program_in_reg[11]' (FDE_1) to 'program_in_reg[12]'
INFO: [Synth 8-3886] merging instance 'program_in_reg[12]' (FDE_1) to 'program_in_reg[15]'
INFO: [Synth 8-3886] merging instance 'CPU/i_decode/num_reg[31]' (FDR_1) to 'CPU/i_decode/num_reg[10]'
INFO: [Synth 8-3886] merging instance 'CPU/i_decode/num_reg[30]' (FDR_1) to 'CPU/i_decode/num_reg[10]'
INFO: [Synth 8-3886] merging instance 'CPU/i_decode/num_reg[29]' (FDR_1) to 'CPU/i_decode/num_reg[10]'
INFO: [Synth 8-3886] merging instance 'CPU/i_decode/num_reg[28]' (FDR_1) to 'CPU/i_decode/num_reg[10]'
INFO: [Synth 8-3886] merging instance 'CPU/i_decode/num_reg[27]' (FDR_1) to 'CPU/i_decode/num_reg[10]'
INFO: [Synth 8-3886] merging instance 'CPU/i_decode/num_reg[26]' (FDR_1) to 'CPU/i_decode/num_reg[10]'
INFO: [Synth 8-3886] merging instance 'CPU/i_decode/num_reg[25]' (FDR_1) to 'CPU/i_decode/num_reg[10]'
INFO: [Synth 8-3886] merging instance 'CPU/i_decode/num_reg[24]' (FDR_1) to 'CPU/i_decode/num_reg[10]'
INFO: [Synth 8-3886] merging instance 'CPU/i_decode/num_reg[23]' (FDR_1) to 'CPU/i_decode/num_reg[10]'
INFO: [Synth 8-3886] merging instance 'CPU/i_decode/num_reg[22]' (FDR_1) to 'CPU/i_decode/num_reg[10]'
INFO: [Synth 8-3886] merging instance 'CPU/i_decode/num_reg[21]' (FDR_1) to 'CPU/i_decode/num_reg[10]'
INFO: [Synth 8-3886] merging instance 'CPU/i_decode/num_reg[20]' (FDR_1) to 'CPU/i_decode/num_reg[10]'
INFO: [Synth 8-3886] merging instance 'CPU/i_decode/num_reg[19]' (FDR_1) to 'CPU/i_decode/num_reg[10]'
INFO: [Synth 8-3886] merging instance 'CPU/i_decode/num_reg[18]' (FDR_1) to 'CPU/i_decode/num_reg[10]'
INFO: [Synth 8-3886] merging instance 'CPU/i_decode/num_reg[17]' (FDR_1) to 'CPU/i_decode/num_reg[10]'
INFO: [Synth 8-3886] merging instance 'CPU/i_decode/num_reg[16]' (FDR_1) to 'CPU/i_decode/num_reg[10]'
INFO: [Synth 8-3886] merging instance 'CPU/i_decode/num_reg[15]' (FDR_1) to 'CPU/i_decode/num_reg[10]'
INFO: [Synth 8-3886] merging instance 'CPU/i_decode/num_reg[14]' (FDR_1) to 'CPU/i_decode/num_reg[10]'
INFO: [Synth 8-3886] merging instance 'CPU/i_decode/num_reg[13]' (FDR_1) to 'CPU/i_decode/num_reg[10]'
INFO: [Synth 8-3886] merging instance 'CPU/i_decode/num_reg[12]' (FDR_1) to 'CPU/i_decode/num_reg[10]'
INFO: [Synth 8-3886] merging instance 'CPU/i_decode/num_reg[11]' (FDR_1) to 'CPU/i_decode/num_reg[10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CPU/i_decode/uop_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Disable7Seg_reg[0] )
INFO: [Synth 8-3886] merging instance 'Disable7Seg_reg[1]' (FDSE_1) to 'Disable7Seg_reg[3]'
INFO: [Synth 8-3886] merging instance 'Disable7Seg_reg[2]' (FDSE_1) to 'Disable7Seg_reg[3]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\Disable7Seg_reg[3] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:47 . Memory (MB): peak = 865.094 ; gain = 368.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+------------+------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|ICache:     | instructions_reg | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+------------+------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+-------------------------------+-----------+----------------------+---------------+
|Module Name | RTL Object                    | Inference | Size (Depth x Width) | Primitives    | 
+------------+-------------------------------+-----------+----------------------+---------------+
|CPU_tb      | CPU/i_execute/i_regs/regs_reg | Implied   | 16 x 32              | RAM32M x 12   | 
+------------+-------------------------------+-----------+----------------------+---------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance i_0/CPU/i_icache/instructions_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:51 ; elapsed = 00:01:06 . Memory (MB): peak = 865.094 ; gain = 368.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:51 ; elapsed = 00:01:07 . Memory (MB): peak = 865.094 ; gain = 368.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+------------+------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|ICache:     | instructions_reg | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+------------+------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping  Report
+------------+-------------------------------+-----------+----------------------+---------------+
|Module Name | RTL Object                    | Inference | Size (Depth x Width) | Primitives    | 
+------------+-------------------------------+-----------+----------------------+---------------+
|CPU_tb      | CPU/i_execute/i_regs/regs_reg | Implied   | 16 x 32              | RAM32M x 12   | 
+------------+-------------------------------+-----------+----------------------+---------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance CPU/i_icache/instructions_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:53 ; elapsed = 00:01:09 . Memory (MB): peak = 881.824 ; gain = 385.492
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:57 ; elapsed = 00:01:14 . Memory (MB): peak = 887.367 ; gain = 391.035
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:57 ; elapsed = 00:01:14 . Memory (MB): peak = 887.367 ; gain = 391.035
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:57 ; elapsed = 00:01:14 . Memory (MB): peak = 887.367 ; gain = 391.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:57 ; elapsed = 00:01:14 . Memory (MB): peak = 887.367 ; gain = 391.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:58 ; elapsed = 00:01:14 . Memory (MB): peak = 887.406 ; gain = 391.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:58 ; elapsed = 00:01:14 . Memory (MB): peak = 887.406 ; gain = 391.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |    12|
|2     |CARRY4   |    44|
|3     |LUT1     |     5|
|4     |LUT2     |    20|
|5     |LUT3     |   106|
|6     |LUT4     |   161|
|7     |LUT5     |   167|
|8     |LUT6     |   751|
|9     |MUXF7    |    70|
|10    |MUXF8    |     9|
|11    |RAM32M   |    12|
|12    |RAMB18E1 |     1|
|13    |FDRE     |   225|
|14    |FDSE     |     4|
|15    |LD       |  1096|
|16    |LDCP     |     1|
|17    |IBUF     |     1|
|18    |OBUF     |    28|
+------+---------+------+

Report Instance Areas: 
+------+---------------+-------------------+------+
|      |Instance       |Module             |Cells |
+------+---------------+-------------------+------+
|1     |top            |                   |  2713|
|2     |  CPU          |CPU                |  2533|
|3     |    i_decode   |Decode             |   486|
|4     |    i_execute  |Execute            |  1980|
|5     |      i_alu    |ALU                |   150|
|6     |      i_bcc    |BCC                |     1|
|7     |      i_dcache |DCache             |  1455|
|8     |      i_gpio   |GPIO               |    32|
|9     |      i_regs   |RegisterFile       |   341|
|10    |    i_fetch    |Fetch              |    18|
|11    |    i_icache   |ICache             |    49|
|12    |  PLL          |FrequencyDivider   |    51|
|13    |  PLL2         |FrequencyDivider_0 |    49|
+------+---------------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:58 ; elapsed = 00:01:14 . Memory (MB): peak = 887.406 ; gain = 391.074
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 68 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:43 ; elapsed = 00:01:09 . Memory (MB): peak = 887.406 ; gain = 263.703
Synthesis Optimization Complete : Time (s): cpu = 00:00:58 ; elapsed = 00:01:15 . Memory (MB): peak = 887.406 ; gain = 391.074
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1233 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 903.551 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1109 instances were transformed.
  LD => LDCE: 1096 instances
  LDCP => LDCP (GND, LUT3, LUT3, LDCE, VCC): 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 12 instances

INFO: [Common 17-83] Releasing license: Synthesis
90 Infos, 39 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:07 ; elapsed = 00:01:29 . Memory (MB): peak = 903.551 ; gain = 611.812
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 903.551 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/ProgramsWorkspace/ENSEA/Projet_2A/fpga_arm/FPGA_ARM/FPGA_ARM.runs/synth_1/CPU_tb.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file CPU_tb_utilization_synth.rpt -pb CPU_tb_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Mar 20 19:22:01 2025...
