// Seed: 1920306551
module module_0 (
    output wire id_0,
    input tri1 id_1,
    input tri0 id_2,
    input tri id_3,
    input wire id_4,
    output uwire id_5,
    input wor id_6,
    output wor id_7,
    input tri id_8,
    output wire id_9,
    input tri id_10,
    input tri0 id_11,
    input tri id_12,
    output uwire id_13,
    output tri1 id_14,
    input supply1 id_15,
    input tri0 id_16,
    output wor id_17,
    input wand id_18,
    input tri id_19,
    input uwire id_20,
    output tri0 id_21,
    output wor id_22,
    input tri1 id_23,
    output supply1 id_24,
    input uwire id_25,
    input wor id_26,
    input wor id_27
);
  wire id_29, id_30;
endmodule
module module_1 (
    output tri1 id_0,
    output supply0 id_1,
    output tri0 id_2,
    input supply0 id_3,
    input wor id_4,
    input uwire id_5,
    input wor id_6,
    input supply0 id_7,
    input tri1 id_8,
    output tri1 id_9,
    input wor id_10,
    input supply1 id_11,
    input wor id_12,
    input wire id_13,
    output uwire id_14,
    output supply0 id_15,
    output wor id_16,
    input uwire id_17,
    output wire id_18,
    input uwire id_19,
    input tri id_20,
    input supply1 id_21,
    output tri id_22,
    input tri0 id_23,
    output tri id_24,
    output tri1 id_25,
    output wire id_26,
    input wire id_27,
    input tri id_28,
    output tri1 id_29,
    input tri0 id_30,
    input supply1 id_31,
    input wire id_32,
    output wire id_33,
    output wire id_34,
    input wor id_35,
    input supply1 id_36,
    input tri id_37,
    output wand id_38,
    output tri0 id_39,
    input tri0 id_40
    , id_43,
    input wire id_41
);
  wire id_44;
  integer id_45;
  module_0 modCall_1 (
      id_18,
      id_40,
      id_35,
      id_32,
      id_32,
      id_33,
      id_3,
      id_1,
      id_13,
      id_1,
      id_8,
      id_4,
      id_21,
      id_14,
      id_0,
      id_23,
      id_12,
      id_9,
      id_27,
      id_3,
      id_4,
      id_15,
      id_22,
      id_28,
      id_33,
      id_27,
      id_19,
      id_5
  );
  assign modCall_1.id_15 = 0;
  wire id_46;
  wire id_47;
  wire id_48;
  wire id_49;
  wire id_50;
  wire id_51;
  wire id_52;
  id_53(
      .id_0(id_41), .id_1(), .id_2(1 - id_15), .id_3(1'b0), .id_4(id_36)
  );
endmodule
