
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tpu_like.medium_submodules/systolic_data_setup/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tpu_like.medium_submodules/systolic_data_setup
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.medium_submodules/systolic_data_setup.v
# synth_design -part xc7z020clg484-3 -top systolic_data_setup -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top systolic_data_setup -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 271190 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1501.535 ; gain = 27.895 ; free physical = 242139 ; free virtual = 309995
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'systolic_data_setup' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.medium_submodules/systolic_data_setup.v:49]
INFO: [Synth 8-6155] done synthesizing module 'systolic_data_setup' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.medium_submodules/systolic_data_setup.v:49]
WARNING: [Synth 8-3331] design systolic_data_setup has unconnected port address_stride_a[15]
WARNING: [Synth 8-3331] design systolic_data_setup has unconnected port address_stride_a[14]
WARNING: [Synth 8-3331] design systolic_data_setup has unconnected port address_stride_a[13]
WARNING: [Synth 8-3331] design systolic_data_setup has unconnected port address_stride_a[12]
WARNING: [Synth 8-3331] design systolic_data_setup has unconnected port address_stride_a[11]
WARNING: [Synth 8-3331] design systolic_data_setup has unconnected port address_stride_a[10]
WARNING: [Synth 8-3331] design systolic_data_setup has unconnected port address_stride_b[15]
WARNING: [Synth 8-3331] design systolic_data_setup has unconnected port address_stride_b[14]
WARNING: [Synth 8-3331] design systolic_data_setup has unconnected port address_stride_b[13]
WARNING: [Synth 8-3331] design systolic_data_setup has unconnected port address_stride_b[12]
WARNING: [Synth 8-3331] design systolic_data_setup has unconnected port address_stride_b[11]
WARNING: [Synth 8-3331] design systolic_data_setup has unconnected port address_stride_b[10]
WARNING: [Synth 8-3331] design systolic_data_setup has unconnected port final_mat_mul_size[7]
WARNING: [Synth 8-3331] design systolic_data_setup has unconnected port final_mat_mul_size[6]
WARNING: [Synth 8-3331] design systolic_data_setup has unconnected port final_mat_mul_size[5]
WARNING: [Synth 8-3331] design systolic_data_setup has unconnected port final_mat_mul_size[4]
WARNING: [Synth 8-3331] design systolic_data_setup has unconnected port final_mat_mul_size[3]
WARNING: [Synth 8-3331] design systolic_data_setup has unconnected port final_mat_mul_size[2]
WARNING: [Synth 8-3331] design systolic_data_setup has unconnected port final_mat_mul_size[1]
WARNING: [Synth 8-3331] design systolic_data_setup has unconnected port final_mat_mul_size[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1569.301 ; gain = 95.660 ; free physical = 242140 ; free virtual = 309996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1569.301 ; gain = 95.660 ; free physical = 242145 ; free virtual = 310001
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1577.297 ; gain = 103.656 ; free physical = 242145 ; free virtual = 310001
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.medium_submodules/systolic_data_setup.v:299]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.medium_submodules/systolic_data_setup.v:1913]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1618.633 ; gain = 144.992 ; free physical = 242030 ; free virtual = 309887
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 2     
	   3 Input     10 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 994   
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module systolic_data_setup 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 2     
	   3 Input     10 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 994   
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design systolic_data_setup has unconnected port address_stride_a[15]
WARNING: [Synth 8-3331] design systolic_data_setup has unconnected port address_stride_a[14]
WARNING: [Synth 8-3331] design systolic_data_setup has unconnected port address_stride_a[13]
WARNING: [Synth 8-3331] design systolic_data_setup has unconnected port address_stride_a[12]
WARNING: [Synth 8-3331] design systolic_data_setup has unconnected port address_stride_a[11]
WARNING: [Synth 8-3331] design systolic_data_setup has unconnected port address_stride_a[10]
WARNING: [Synth 8-3331] design systolic_data_setup has unconnected port address_stride_b[15]
WARNING: [Synth 8-3331] design systolic_data_setup has unconnected port address_stride_b[14]
WARNING: [Synth 8-3331] design systolic_data_setup has unconnected port address_stride_b[13]
WARNING: [Synth 8-3331] design systolic_data_setup has unconnected port address_stride_b[12]
WARNING: [Synth 8-3331] design systolic_data_setup has unconnected port address_stride_b[11]
WARNING: [Synth 8-3331] design systolic_data_setup has unconnected port address_stride_b[10]
WARNING: [Synth 8-3331] design systolic_data_setup has unconnected port final_mat_mul_size[7]
WARNING: [Synth 8-3331] design systolic_data_setup has unconnected port final_mat_mul_size[6]
WARNING: [Synth 8-3331] design systolic_data_setup has unconnected port final_mat_mul_size[5]
WARNING: [Synth 8-3331] design systolic_data_setup has unconnected port final_mat_mul_size[4]
WARNING: [Synth 8-3331] design systolic_data_setup has unconnected port final_mat_mul_size[3]
WARNING: [Synth 8-3331] design systolic_data_setup has unconnected port final_mat_mul_size[2]
WARNING: [Synth 8-3331] design systolic_data_setup has unconnected port final_mat_mul_size[1]
WARNING: [Synth 8-3331] design systolic_data_setup has unconnected port final_mat_mul_size[0]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 1758.945 ; gain = 285.305 ; free physical = 241914 ; free virtual = 309776
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 1758.945 ; gain = 285.305 ; free physical = 241919 ; free virtual = 309781
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 1758.945 ; gain = 285.305 ; free physical = 241920 ; free virtual = 309783
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1758.945 ; gain = 285.305 ; free physical = 241921 ; free virtual = 309783
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1758.945 ; gain = 285.305 ; free physical = 241921 ; free virtual = 309783
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1758.945 ; gain = 285.305 ; free physical = 241921 ; free virtual = 309783
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1758.945 ; gain = 285.305 ; free physical = 241921 ; free virtual = 309783
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1758.945 ; gain = 285.305 ; free physical = 241921 ; free virtual = 309783
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1758.945 ; gain = 285.305 ; free physical = 241921 ; free virtual = 309783
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+--------------------+----------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name         | RTL Name                   | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+--------------------+----------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|systolic_data_setup | a4_data_delayed_4_reg[7]   | 4      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|systolic_data_setup | b4_data_delayed_4_reg[7]   | 4      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|systolic_data_setup | a5_data_delayed_5_reg[7]   | 5      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|systolic_data_setup | b5_data_delayed_5_reg[7]   | 5      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|systolic_data_setup | a6_data_delayed_6_reg[7]   | 6      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|systolic_data_setup | b6_data_delayed_6_reg[7]   | 6      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|systolic_data_setup | a7_data_delayed_7_reg[7]   | 7      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|systolic_data_setup | b7_data_delayed_7_reg[7]   | 7      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|systolic_data_setup | a8_data_delayed_8_reg[7]   | 8      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|systolic_data_setup | b8_data_delayed_8_reg[7]   | 8      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|systolic_data_setup | a9_data_delayed_9_reg[7]   | 9      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|systolic_data_setup | b9_data_delayed_9_reg[7]   | 9      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|systolic_data_setup | a10_data_delayed_10_reg[7] | 10     | 8     | YES          | NO                 | YES               | 8      | 0       | 
|systolic_data_setup | b10_data_delayed_10_reg[7] | 10     | 8     | YES          | NO                 | YES               | 8      | 0       | 
|systolic_data_setup | a11_data_delayed_11_reg[7] | 11     | 8     | YES          | NO                 | YES               | 8      | 0       | 
|systolic_data_setup | b11_data_delayed_11_reg[7] | 11     | 8     | YES          | NO                 | YES               | 8      | 0       | 
|systolic_data_setup | a12_data_delayed_12_reg[7] | 12     | 8     | YES          | NO                 | YES               | 8      | 0       | 
|systolic_data_setup | b12_data_delayed_12_reg[7] | 12     | 8     | YES          | NO                 | YES               | 8      | 0       | 
|systolic_data_setup | a13_data_delayed_13_reg[7] | 13     | 8     | YES          | NO                 | YES               | 8      | 0       | 
|systolic_data_setup | b13_data_delayed_13_reg[7] | 13     | 8     | YES          | NO                 | YES               | 8      | 0       | 
|systolic_data_setup | a14_data_delayed_14_reg[7] | 14     | 8     | YES          | NO                 | YES               | 8      | 0       | 
|systolic_data_setup | b14_data_delayed_14_reg[7] | 14     | 8     | YES          | NO                 | YES               | 8      | 0       | 
|systolic_data_setup | a15_data_delayed_15_reg[7] | 15     | 8     | YES          | NO                 | YES               | 8      | 0       | 
|systolic_data_setup | b15_data_delayed_15_reg[7] | 15     | 8     | YES          | NO                 | YES               | 8      | 0       | 
|systolic_data_setup | a16_data_delayed_16_reg[7] | 16     | 8     | YES          | NO                 | YES               | 8      | 0       | 
|systolic_data_setup | b16_data_delayed_16_reg[7] | 16     | 8     | YES          | NO                 | YES               | 8      | 0       | 
|systolic_data_setup | a17_data_delayed_17_reg[7] | 17     | 8     | YES          | NO                 | YES               | 8      | 0       | 
|systolic_data_setup | b17_data_delayed_17_reg[7] | 17     | 8     | YES          | NO                 | YES               | 8      | 0       | 
|systolic_data_setup | a18_data_delayed_18_reg[7] | 18     | 8     | YES          | NO                 | YES               | 8      | 0       | 
|systolic_data_setup | b18_data_delayed_18_reg[7] | 18     | 8     | YES          | NO                 | YES               | 8      | 0       | 
|systolic_data_setup | a19_data_delayed_19_reg[7] | 19     | 8     | YES          | NO                 | YES               | 0      | 8       | 
|systolic_data_setup | b19_data_delayed_19_reg[7] | 19     | 8     | YES          | NO                 | YES               | 0      | 8       | 
|systolic_data_setup | a20_data_delayed_20_reg[7] | 20     | 8     | YES          | NO                 | YES               | 0      | 8       | 
|systolic_data_setup | b20_data_delayed_20_reg[7] | 20     | 8     | YES          | NO                 | YES               | 0      | 8       | 
|systolic_data_setup | a21_data_delayed_21_reg[7] | 21     | 8     | YES          | NO                 | YES               | 0      | 8       | 
|systolic_data_setup | b21_data_delayed_21_reg[7] | 21     | 8     | YES          | NO                 | YES               | 0      | 8       | 
|systolic_data_setup | a22_data_delayed_22_reg[7] | 22     | 8     | YES          | NO                 | YES               | 0      | 8       | 
|systolic_data_setup | b22_data_delayed_22_reg[7] | 22     | 8     | YES          | NO                 | YES               | 0      | 8       | 
|systolic_data_setup | a23_data_delayed_23_reg[7] | 23     | 8     | YES          | NO                 | YES               | 0      | 8       | 
|systolic_data_setup | b23_data_delayed_23_reg[7] | 23     | 8     | YES          | NO                 | YES               | 0      | 8       | 
|systolic_data_setup | a24_data_delayed_24_reg[7] | 24     | 8     | YES          | NO                 | YES               | 0      | 8       | 
|systolic_data_setup | b24_data_delayed_24_reg[7] | 24     | 8     | YES          | NO                 | YES               | 0      | 8       | 
|systolic_data_setup | a25_data_delayed_25_reg[7] | 25     | 8     | YES          | NO                 | YES               | 0      | 8       | 
|systolic_data_setup | b25_data_delayed_25_reg[7] | 25     | 8     | YES          | NO                 | YES               | 0      | 8       | 
|systolic_data_setup | a26_data_delayed_26_reg[7] | 26     | 8     | YES          | NO                 | YES               | 0      | 8       | 
|systolic_data_setup | b26_data_delayed_26_reg[7] | 26     | 8     | YES          | NO                 | YES               | 0      | 8       | 
|systolic_data_setup | a27_data_delayed_27_reg[7] | 27     | 8     | YES          | NO                 | YES               | 0      | 8       | 
|systolic_data_setup | b27_data_delayed_27_reg[7] | 27     | 8     | YES          | NO                 | YES               | 0      | 8       | 
|systolic_data_setup | a28_data_delayed_28_reg[7] | 28     | 8     | YES          | NO                 | YES               | 0      | 8       | 
|systolic_data_setup | b28_data_delayed_28_reg[7] | 28     | 8     | YES          | NO                 | YES               | 0      | 8       | 
|systolic_data_setup | a29_data_delayed_29_reg[7] | 29     | 8     | YES          | NO                 | YES               | 0      | 8       | 
|systolic_data_setup | b29_data_delayed_29_reg[7] | 29     | 8     | YES          | NO                 | YES               | 0      | 8       | 
|systolic_data_setup | a30_data_delayed_30_reg[7] | 30     | 8     | YES          | NO                 | YES               | 0      | 8       | 
|systolic_data_setup | b30_data_delayed_30_reg[7] | 30     | 8     | YES          | NO                 | YES               | 0      | 8       | 
|systolic_data_setup | a31_data_delayed_31_reg[7] | 31     | 8     | YES          | NO                 | YES               | 0      | 8       | 
|systolic_data_setup | b31_data_delayed_31_reg[7] | 31     | 8     | YES          | NO                 | YES               | 0      | 8       | 
+--------------------+----------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |    12|
|2     |LUT1    |     4|
|3     |LUT2    |   460|
|4     |LUT3    |   275|
|5     |LUT4    |   285|
|6     |LUT5    |    24|
|7     |LUT6    |    51|
|8     |MUXF7   |     2|
|9     |SRL16E  |   240|
|10    |SRLC32E |   208|
|11    |FDRE    |  1060|
+------+--------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |  2621|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1758.945 ; gain = 285.305 ; free physical = 241921 ; free virtual = 309783
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 40 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1758.945 ; gain = 285.305 ; free physical = 241923 ; free virtual = 309785
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1758.945 ; gain = 285.305 ; free physical = 241932 ; free virtual = 309795
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 14 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'systolic_data_setup' is not ideal for floorplanning, since the cellview 'systolic_data_setup' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1864.102 ; gain = 0.000 ; free physical = 241839 ; free virtual = 309701
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
13 Infos, 41 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 1864.102 ; gain = 390.559 ; free physical = 241891 ; free virtual = 309753
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2423.758 ; gain = 559.656 ; free physical = 241460 ; free virtual = 309322
# create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]
# create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk_cnt]
WARNING: [Constraints 18-619] A clock with name 'clk' already exists, overwriting the previous clock with the same name.
WARNING: [Constraints 18-633] Creating clock clk with 8 sources.
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2423.758 ; gain = 0.000 ; free physical = 241457 ; free virtual = 309319
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2447.770 ; gain = 0.000 ; free physical = 241439 ; free virtual = 309304
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tpu_like.medium_submodules/systolic_data_setup/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tpu_like.medium_submodules/systolic_data_setup/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
0 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2519.832 ; gain = 0.000 ; free physical = 241458 ; free virtual = 309320

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 56ff8d0f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2519.832 ; gain = 0.000 ; free physical = 241458 ; free virtual = 309320

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1879425ae

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2519.832 ; gain = 0.000 ; free physical = 241453 ; free virtual = 309316
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 2 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1879425ae

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2519.832 ; gain = 0.000 ; free physical = 241452 ; free virtual = 309315
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: d78dc0ed

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2519.832 ; gain = 0.000 ; free physical = 241447 ; free virtual = 309310
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: d78dc0ed

Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2519.832 ; gain = 0.000 ; free physical = 241446 ; free virtual = 309308
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: d7916fe9

Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2519.832 ; gain = 0.000 ; free physical = 241452 ; free virtual = 309315
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: d7916fe9

Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.32 . Memory (MB): peak = 2519.832 ; gain = 0.000 ; free physical = 241451 ; free virtual = 309314
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               2  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2519.832 ; gain = 0.000 ; free physical = 241450 ; free virtual = 309313
Ending Logic Optimization Task | Checksum: d7916fe9

Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.33 . Memory (MB): peak = 2519.832 ; gain = 0.000 ; free physical = 241449 ; free virtual = 309312

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: d7916fe9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2519.832 ; gain = 0.000 ; free physical = 241443 ; free virtual = 309306

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: d7916fe9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2519.832 ; gain = 0.000 ; free physical = 241443 ; free virtual = 309306

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2519.832 ; gain = 0.000 ; free physical = 241443 ; free virtual = 309306
Ending Netlist Obfuscation Task | Checksum: d7916fe9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2519.832 ; gain = 0.000 ; free physical = 241443 ; free virtual = 309306
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2519.832 ; gain = 0.000 ; free physical = 241443 ; free virtual = 309306
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
WARNING: [Constraints 18-633] Creating clock clk with 8 sources.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: d7916fe9
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module systolic_data_setup ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
Pre-processing: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2535.824 ; gain = 0.000 ; free physical = 241384 ; free virtual = 309247
INFO: [Pwropt 34-9] Applying IDT optimizations ...
IDT: Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2535.824 ; gain = 0.000 ; free physical = 241376 ; free virtual = 309239
INFO: [Pwropt 34-10] Applying ODC optimizations ...
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.000 | TNS=0.000 |
PSMgr Creation: Time (s): cpu = 00:00:00.75 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2538.812 ; gain = 2.988 ; free physical = 241382 ; free virtual = 309245
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-215] Skipped ODC enables for 0 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.41 . Memory (MB): peak = 2737.004 ; gain = 201.180 ; free physical = 241373 ; free virtual = 309236
Power optimization passes: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.54 . Memory (MB): peak = 2737.004 ; gain = 201.180 ; free physical = 241373 ; free virtual = 309236

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2737.004 ; gain = 0.000 ; free physical = 241407 ; free virtual = 309269


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design systolic_data_setup ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 0 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports

Number of Slice Registers augmented: 0 newly gated: 0 Total: 1060
Number of SRLs augmented: 0  newly gated: 0 Total: 448
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 0
Number of Flops added for Enable Generation: 0

Flops dropped: 0/0 RAMS dropped: 0/0 Clusters dropped: 0/0 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: d7916fe9

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2737.004 ; gain = 0.000 ; free physical = 241405 ; free virtual = 309268
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: d7916fe9
Power optimization: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.73 . Memory (MB): peak = 2737.004 ; gain = 217.172 ; free physical = 241409 ; free virtual = 309272
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 30402512 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: d7916fe9

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2737.004 ; gain = 0.000 ; free physical = 241441 ; free virtual = 309304
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: d7916fe9

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2737.004 ; gain = 0.000 ; free physical = 241446 ; free virtual = 309309
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: d7916fe9

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2737.004 ; gain = 0.000 ; free physical = 241443 ; free virtual = 309305
INFO: [Opt 31-389] Phase Remap created 0 cells and removed 0 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: d7916fe9

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2737.004 ; gain = 0.000 ; free physical = 241441 ; free virtual = 309304
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |               0  |               0  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: d7916fe9

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2737.004 ; gain = 0.000 ; free physical = 241441 ; free virtual = 309304

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2737.004 ; gain = 0.000 ; free physical = 241441 ; free virtual = 309304
Ending Netlist Obfuscation Task | Checksum: d7916fe9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2737.004 ; gain = 0.000 ; free physical = 241441 ; free virtual = 309304
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2737.004 ; gain = 0.000 ; free physical = 241438 ; free virtual = 309301
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1bad49f3

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2737.004 ; gain = 0.000 ; free physical = 241438 ; free virtual = 309301
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2737.004 ; gain = 0.000 ; free physical = 241438 ; free virtual = 309301

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
WARNING: [Constraints 18-633] Creating clock clk with 8 sources.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 3290d688

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.57 . Memory (MB): peak = 2737.004 ; gain = 0.000 ; free physical = 241435 ; free virtual = 309298

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 12c5fa1fc

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.89 . Memory (MB): peak = 2737.004 ; gain = 0.000 ; free physical = 241434 ; free virtual = 309297

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 12c5fa1fc

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.90 . Memory (MB): peak = 2737.004 ; gain = 0.000 ; free physical = 241434 ; free virtual = 309297
Phase 1 Placer Initialization | Checksum: 12c5fa1fc

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.90 . Memory (MB): peak = 2737.004 ; gain = 0.000 ; free physical = 241434 ; free virtual = 309297

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 12c5fa1fc

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.91 . Memory (MB): peak = 2737.004 ; gain = 0.000 ; free physical = 241434 ; free virtual = 309297
WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2 Global Placement | Checksum: a972f8fd

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2737.004 ; gain = 0.000 ; free physical = 241375 ; free virtual = 309237

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: a972f8fd

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2737.004 ; gain = 0.000 ; free physical = 241374 ; free virtual = 309237

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1892b0950

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2737.004 ; gain = 0.000 ; free physical = 241379 ; free virtual = 309242

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: c93ad47d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2737.004 ; gain = 0.000 ; free physical = 241379 ; free virtual = 309242

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: c93ad47d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2737.004 ; gain = 0.000 ; free physical = 241379 ; free virtual = 309242

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: ea461f29

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2737.004 ; gain = 0.000 ; free physical = 241381 ; free virtual = 309244

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: f457d586

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2737.004 ; gain = 0.000 ; free physical = 241378 ; free virtual = 309241

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: f457d586

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2737.004 ; gain = 0.000 ; free physical = 241376 ; free virtual = 309239
Phase 3 Detail Placement | Checksum: f457d586

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2737.004 ; gain = 0.000 ; free physical = 241375 ; free virtual = 309238

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: f457d586

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2737.004 ; gain = 0.000 ; free physical = 241374 ; free virtual = 309237

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: f457d586

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2737.004 ; gain = 0.000 ; free physical = 241381 ; free virtual = 309244

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: f457d586

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2737.004 ; gain = 0.000 ; free physical = 241388 ; free virtual = 309251

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2737.004 ; gain = 0.000 ; free physical = 241388 ; free virtual = 309251
Phase 4.4 Final Placement Cleanup | Checksum: 137189123

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2737.004 ; gain = 0.000 ; free physical = 241388 ; free virtual = 309251
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 137189123

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2737.004 ; gain = 0.000 ; free physical = 241387 ; free virtual = 309249
Ending Placer Task | Checksum: faa00e56

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2737.004 ; gain = 0.000 ; free physical = 241402 ; free virtual = 309265
INFO: [Common 17-83] Releasing license: Implementation
10 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2737.004 ; gain = 0.000 ; free physical = 241401 ; free virtual = 309264
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
WARNING: [Constraints 18-633] Creating clock clk with 8 sources.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2737.004 ; gain = 0.000 ; free physical = 241399 ; free virtual = 309262

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.000 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 26f55ce3a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.65 . Memory (MB): peak = 2737.004 ; gain = 0.000 ; free physical = 241411 ; free virtual = 309274
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.000 | TNS=0.000 |

Phase 2 Fanout Optimization
INFO: [Physopt 32-64] No nets found for fanout-optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 4 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 Fanout Optimization | Checksum: 26f55ce3a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.80 . Memory (MB): peak = 2737.004 ; gain = 0.000 ; free physical = 241409 ; free virtual = 309272

Phase 3 Placement Based Optimization
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 3 Placement Based Optimization | Checksum: 26f55ce3a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.82 . Memory (MB): peak = 2737.004 ; gain = 0.000 ; free physical = 241406 ; free virtual = 309269

Phase 4 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-241] No nets found for rewiring () optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 4 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2737.004 ; gain = 0.000 ; free physical = 241418 ; free virtual = 309281
Phase 4 Rewire | Checksum: 26f55ce3a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.84 . Memory (MB): peak = 2737.004 ; gain = 0.000 ; free physical = 241418 ; free virtual = 309281

Phase 5 Critical Cell Optimization
INFO: [Physopt 32-68] No nets found for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 5 Critical Cell Optimization | Checksum: 26f55ce3a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.86 . Memory (MB): peak = 2737.004 ; gain = 0.000 ; free physical = 241417 ; free virtual = 309280

Phase 6 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 6 DSP Register Optimization | Checksum: 26f55ce3a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.87 . Memory (MB): peak = 2737.004 ; gain = 0.000 ; free physical = 241416 ; free virtual = 309279

Phase 7 BRAM Register Optimization
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 7 BRAM Register Optimization | Checksum: 26f55ce3a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.88 . Memory (MB): peak = 2737.004 ; gain = 0.000 ; free physical = 241415 ; free virtual = 309278

Phase 8 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 8 URAM Register Optimization | Checksum: 26f55ce3a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.90 . Memory (MB): peak = 2737.004 ; gain = 0.000 ; free physical = 241414 ; free virtual = 309277

Phase 9 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 9 Shift Register Optimization | Checksum: 26f55ce3a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2737.004 ; gain = 0.000 ; free physical = 241417 ; free virtual = 309280

Phase 10 Critical Pin Optimization
INFO: [Physopt 32-607] No candidate nets found for critical-pin optimization.
INFO: [Physopt 32-608] Optimized 0 net.  Swapped 0 pin.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 10 Critical Pin Optimization | Checksum: 26f55ce3a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2737.004 ; gain = 0.000 ; free physical = 241417 ; free virtual = 309280

Phase 11 Very High Fanout Optimization
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 11 Very High Fanout Optimization | Checksum: 26f55ce3a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2737.004 ; gain = 0.000 ; free physical = 241417 ; free virtual = 309280

Phase 12 BRAM Enable Optimization
Phase 12 BRAM Enable Optimization | Checksum: 26f55ce3a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2737.004 ; gain = 0.000 ; free physical = 241417 ; free virtual = 309280
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2737.004 ; gain = 0.000 ; free physical = 241417 ; free virtual = 309280
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=0.000 | TNS=0.000 |

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Fanout             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Placement Based    |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Rewire             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register       |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register     |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Pin       |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Enable        |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |          11  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2737.004 ; gain = 0.000 ; free physical = 241417 ; free virtual = 309280
Ending Physical Synthesis Task | Checksum: 26f55ce3a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2737.004 ; gain = 0.000 ; free physical = 241417 ; free virtual = 309280
INFO: [Common 17-83] Releasing license: Implementation
33 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force $outputDir/post_place
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2737.004 ; gain = 0.000 ; free physical = 241419 ; free virtual = 309282
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2737.004 ; gain = 0.000 ; free physical = 241419 ; free virtual = 309282
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2737.004 ; gain = 0.000 ; free physical = 241418 ; free virtual = 309284
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tpu_like.medium_submodules/systolic_data_setup/post_place.dcp' has been generated.
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 854e7c31 ConstDB: 0 ShapeSum: d826b04b RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "validity_mask_a_cols[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "validity_mask_a_cols[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "validity_mask_a_cols[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "validity_mask_a_cols[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "validity_mask_a_cols[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "validity_mask_a_cols[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "validity_mask_a_cols[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "validity_mask_a_cols[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "validity_mask_a_cols[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "validity_mask_a_cols[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_data[168]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_data[168]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "validity_mask_a_rows[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "validity_mask_a_rows[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_data[169]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_data[169]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_data[174]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_data[174]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_data[175]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_data[175]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "validity_mask_a_cols[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "validity_mask_a_cols[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "validity_mask_a_cols[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "validity_mask_a_cols[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "validity_mask_a_cols[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "validity_mask_a_cols[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_data[171]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_data[171]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_data[172]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_data[172]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_data[170]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_data[170]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_data[173]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_data[173]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_data[163]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_data[163]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "validity_mask_a_rows[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "validity_mask_a_rows[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_data[164]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_data[164]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_data[162]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_data[162]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_data[165]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_data[165]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_data[160]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_data[160]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_data[161]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_data[161]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_data[166]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_data[166]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_data[167]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_data[167]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_data[104]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_data[104]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "validity_mask_a_rows[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "validity_mask_a_rows[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_data[105]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_data[105]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_data[106]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_data[106]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_data[107]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_data[107]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_data[108]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_data[108]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_data[109]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_data[109]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_data[110]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_data[110]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_data[111]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_data[111]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_data[96]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_data[96]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "validity_mask_a_rows[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "validity_mask_a_rows[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_data[97]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_data[97]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_data[98]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_data[98]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_data[99]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_data[99]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_data[100]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_data[100]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_data[101]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_data[101]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_data[102]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_data[102]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_data[103]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_data[103]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_data[80]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_data[80]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "validity_mask_a_rows[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "validity_mask_a_rows[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_data[87]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_data[87]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_data[88]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_data[88]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "validity_mask_a_rows[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "validity_mask_a_rows[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_data[89]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_data[89]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_data[90]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_data[90]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_data[91]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_data[91]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_data[92]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_data[92]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_data[93]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_data[93]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_data[94]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_data[94]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_data[95]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_data[95]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_loc[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_loc[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_loc[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_loc[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_loc[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_loc[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_loc[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_loc[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_loc[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_loc[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_loc[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_loc[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_loc[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_loc[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "clk_cnt[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "clk_cnt[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "clk_cnt[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "clk_cnt[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "clk_cnt[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "clk_cnt[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "clk_cnt[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "clk_cnt[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_loc[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_loc[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "clk_cnt[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "clk_cnt[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "clk_cnt[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "clk_cnt[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "clk_cnt[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "clk_cnt[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "clk_cnt[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "clk_cnt[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "validity_mask_a_cols[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "validity_mask_a_cols[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "validity_mask_a_cols[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "validity_mask_a_cols[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "validity_mask_a_cols[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "validity_mask_a_cols[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "validity_mask_a_cols[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "validity_mask_a_cols[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "validity_mask_a_cols[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "validity_mask_a_cols[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "validity_mask_a_cols[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "validity_mask_a_cols[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "validity_mask_a_cols[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "validity_mask_a_cols[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "validity_mask_a_cols[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "validity_mask_a_cols[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "validity_mask_a_cols[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "validity_mask_a_cols[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "validity_mask_a_cols[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "validity_mask_a_cols[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "validity_mask_a_cols[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "validity_mask_a_cols[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "validity_mask_a_cols[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "validity_mask_a_cols[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "validity_mask_a_cols[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "validity_mask_a_cols[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "validity_mask_a_cols[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "validity_mask_a_cols[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "validity_mask_a_cols[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "validity_mask_a_cols[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "validity_mask_a_cols[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "validity_mask_a_cols[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_data[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_data[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "validity_mask_a_rows[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "validity_mask_a_rows[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_data[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_data[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_data[81]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_data[81]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_data[82]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_data[82]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_data[83]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_data[83]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_data[84]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_data[84]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_data[85]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_data[85]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_data[86]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_data[86]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "validity_mask_a_cols[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "validity_mask_a_cols[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "validity_mask_a_cols[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "validity_mask_a_cols[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "validity_mask_a_cols[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "validity_mask_a_cols[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1 Build RT Design | Checksum: 14c92ff1c

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2737.004 ; gain = 0.000 ; free physical = 241261 ; free virtual = 309124
Post Restoration Checksum: NetGraph: 52f008b5 NumContArr: f9a2f667 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 14c92ff1c

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2737.004 ; gain = 0.000 ; free physical = 241226 ; free virtual = 309089

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 14c92ff1c

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2737.004 ; gain = 0.000 ; free physical = 241190 ; free virtual = 309054

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 14c92ff1c

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2737.004 ; gain = 0.000 ; free physical = 241189 ; free virtual = 309053
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1059c002a

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2737.004 ; gain = 0.000 ; free physical = 241185 ; free virtual = 309048
Phase 2 Router Initialization | Checksum: 1059c002a

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2737.004 ; gain = 0.000 ; free physical = 241191 ; free virtual = 309054

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: e6d4e12d

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2737.004 ; gain = 0.000 ; free physical = 241191 ; free virtual = 309055

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 60
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 34e7c08e

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 2737.004 ; gain = 0.000 ; free physical = 241185 ; free virtual = 309049
Phase 4 Rip-up And Reroute | Checksum: 34e7c08e

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 2737.004 ; gain = 0.000 ; free physical = 241185 ; free virtual = 309049

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 34e7c08e

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 2737.004 ; gain = 0.000 ; free physical = 241184 ; free virtual = 309048

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 34e7c08e

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 2737.004 ; gain = 0.000 ; free physical = 241184 ; free virtual = 309048
Phase 5 Delay and Skew Optimization | Checksum: 34e7c08e

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 2737.004 ; gain = 0.000 ; free physical = 241184 ; free virtual = 309048

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 34e7c08e

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2737.004 ; gain = 0.000 ; free physical = 241193 ; free virtual = 309057
Phase 6.1 Hold Fix Iter | Checksum: 34e7c08e

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2737.004 ; gain = 0.000 ; free physical = 241193 ; free virtual = 309056
Phase 6 Post Hold Fix | Checksum: 34e7c08e

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2737.004 ; gain = 0.000 ; free physical = 241193 ; free virtual = 309056

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0716579 %
  Global Horizontal Routing Utilization  = 0.0827417 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 34e7c08e

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2737.004 ; gain = 0.000 ; free physical = 241190 ; free virtual = 309053

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 34e7c08e

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2737.004 ; gain = 0.000 ; free physical = 241188 ; free virtual = 309052

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 328b4aa5

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2737.004 ; gain = 0.000 ; free physical = 241183 ; free virtual = 309047

Phase 10 Post Router Timing
Phase 10 Post Router Timing | Checksum: 328b4aa5

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2737.004 ; gain = 0.000 ; free physical = 241184 ; free virtual = 309047
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2737.004 ; gain = 0.000 ; free physical = 241215 ; free virtual = 309079

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
8 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:23 . Memory (MB): peak = 2737.004 ; gain = 0.000 ; free physical = 241214 ; free virtual = 309078
# write_checkpoint -force $outputDir/post_route
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2737.004 ; gain = 0.000 ; free physical = 241213 ; free virtual = 309077
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2737.004 ; gain = 0.000 ; free physical = 241214 ; free virtual = 309079
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2737.004 ; gain = 0.000 ; free physical = 241205 ; free virtual = 309072
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tpu_like.medium_submodules/systolic_data_setup/post_route.dcp' has been generated.
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_timing -sort_by group -max_paths 100 -path_type summary -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
# report_clock_utilization -file $outputDir/clock_util.rpt
# report_utilization -file $outputDir/post_route_util.rpt
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tpu_like.medium_submodules/systolic_data_setup/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
0 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tpu_like.medium_submodules/systolic_data_setup/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tpu_like.medium_submodules/systolic_data_setup/post_imp_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2746.742 ; gain = 0.000 ; free physical = 241179 ; free virtual = 309044
INFO: [Common 17-206] Exiting Vivado at Thu Jan 13 08:26:14 2022...
