/* 
 * File:	C:\Users\shuni\JUMBLEQ\SigmaDSP\exported_code\oto_no_ita_dsp_ADAU146xSchematic_1_PARAM.h
 * Created:	Monday, 19 January 2026 8:54 AM
 * Description:	ADAU146xSchematic_1 parameter RAM definitions.
 * 
 * This software is distributed in the hope that it will be useful, 
 * but is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR 
 * CONDITIONS OF ANY KIND, without even the implied warranty of 
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. 
 * 
 * This software may only be used to program products purchased from 
 * Analog Devices for incorporation by you into audio products that 
 * are intended for resale to audio product end users.This software 
 * may not be distributed whole or in any part to third parties. 
 * 
 * Copyright Â© 2026 Analog Devices, Inc. All rights reserved.
 */
#ifndef __OTO_NO_ITA_DSP_ADAU146XSCHEMATIC_1_PARAM_H__
#define __OTO_NO_ITA_DSP_ADAU146XSCHEMATIC_1_PARAM_H__

/* Module Safeload - Schematic Params */
#define MOD_SAFELOAD_COUNT                          8
#define MOD_SAFELOAD_SCHEMATIC                      "ADAU146xSchematic_1"
#define MOD_SAFELOAD_DATA_SAFELOAD0_ADDR            24576
#define MOD_SAFELOAD_DATA_SAFELOAD0_MEM_PAGE        0
#define MOD_SAFELOAD_DATA_SAFELOAD1_ADDR            24577
#define MOD_SAFELOAD_DATA_SAFELOAD1_MEM_PAGE        0
#define MOD_SAFELOAD_DATA_SAFELOAD2_ADDR            24578
#define MOD_SAFELOAD_DATA_SAFELOAD2_MEM_PAGE        0
#define MOD_SAFELOAD_DATA_SAFELOAD3_ADDR            24579
#define MOD_SAFELOAD_DATA_SAFELOAD3_MEM_PAGE        0
#define MOD_SAFELOAD_DATA_SAFELOAD4_ADDR            24580
#define MOD_SAFELOAD_DATA_SAFELOAD4_MEM_PAGE        0
#define MOD_SAFELOAD_ADDR_SAFELOAD_ADDR             24581
#define MOD_SAFELOAD_ADDR_SAFELOAD_MEM_PAGE         0
#define MOD_SAFELOAD_NUM_SAFELOAD_LOWER_ADDR        24582
#define MOD_SAFELOAD_NUM_SAFELOAD_LOWER_MEM_PAGE    0
#define MOD_SAFELOAD_NUM_SAFELOAD_UPPER_ADDR        24583
#define MOD_SAFELOAD_NUM_SAFELOAD_UPPER_MEM_PAGE    0




/* Module input_from_ch2 - Single Volume Control */
#define MOD_INPUT_FROM_CH2_COUNT               1
#define MOD_INPUT_FROM_CH2_SCHEMATIC           "ADAU146xSchematic_1"
#define MOD_INPUT_FROM_CH2_GAIN_ADDR           111
#define MOD_INPUT_FROM_CH2_GAIN_FIXPT          0x01000000
#define MOD_INPUT_FROM_CH2_GAIN_VALUE          SIGMASTUDIOTYPE_8_24_CONVERT(1)
#define MOD_INPUT_FROM_CH2_GAIN_TYPE           SIGMASTUDIOTYPE_8_24
#define MOD_INPUT_FROM_CH2_GAIN_DATA_MEMORY    "DM0"
#define MOD_INPUT_FROM_CH2_GAIN_MEM_PAGE       0
#define MOD_INPUT_FROM_CH2_GAIN_DATA_MEMORY    "DM0"
#define MOD_INPUT_FROM_CH2_GAIN_MEM_PAGE       0






/* Module DCInput_0 - DC Input */
#define MOD_DCINPUT_0_COUNT                  1
#define MOD_DCINPUT_0_SCHEMATIC              "ADAU146xSchematic_1"
#define MOD_DCINPUT_0_DCVALUE_ADDR           101
#define MOD_DCINPUT_0_DCVALUE_FIXPT          0x00000000
#define MOD_DCINPUT_0_DCVALUE_VALUE          SIGMASTUDIOTYPE_8_24_CONVERT(0)
#define MOD_DCINPUT_0_DCVALUE_TYPE           SIGMASTUDIOTYPE_8_24
#define MOD_DCINPUT_0_DCVALUE_DATA_MEMORY    "DM0"
#define MOD_DCINPUT_0_DCVALUE_MEM_PAGE       0
#define MOD_DCINPUT_0_DCVALUE_DATA_MEMORY    "DM0"
#define MOD_DCINPUT_0_DCVALUE_MEM_PAGE       0

/* Module Ln_Pn_SW_1 - 2xN Switch */
#define MOD_LN_PN_SW_1_COUNT                         2
#define MOD_LN_PN_SW_1_SCHEMATIC                     "ADAU146xSchematic_1"
#define MOD_LN_PN_SW_1_INDEX_CHANNEL0_ADDR           98
#define MOD_LN_PN_SW_1_INDEX_CHANNEL0_FIXPT          0x00000000
#define MOD_LN_PN_SW_1_INDEX_CHANNEL0_VALUE          SIGMASTUDIOTYPE_8_24_CONVERT(0)
#define MOD_LN_PN_SW_1_INDEX_CHANNEL0_TYPE           SIGMASTUDIOTYPE_8_24
#define MOD_LN_PN_SW_1_INDEX_CHANNEL0_DATA_MEMORY    "DM0"
#define MOD_LN_PN_SW_1_INDEX_CHANNEL0_MEM_PAGE       0
#define MOD_LN_PN_SW_1_INDEX_CHANNEL0_DATA_MEMORY    "DM0"
#define MOD_LN_PN_SW_1_INDEX_CHANNEL0_MEM_PAGE       0
#define MOD_LN_PN_SW_1_INDEX_CHANNEL1_ADDR           99
#define MOD_LN_PN_SW_1_INDEX_CHANNEL1_FIXPT          0x01000000
#define MOD_LN_PN_SW_1_INDEX_CHANNEL1_VALUE          SIGMASTUDIOTYPE_8_24_CONVERT(1)
#define MOD_LN_PN_SW_1_INDEX_CHANNEL1_TYPE           SIGMASTUDIOTYPE_8_24
#define MOD_LN_PN_SW_1_INDEX_CHANNEL1_DATA_MEMORY    "DM0"
#define MOD_LN_PN_SW_1_INDEX_CHANNEL1_MEM_PAGE       0
#define MOD_LN_PN_SW_1_INDEX_CHANNEL1_DATA_MEMORY    "DM0"
#define MOD_LN_PN_SW_1_INDEX_CHANNEL1_MEM_PAGE       0

/* Module SignalMerger_1L - Signal Merger */
#define MOD_SIGNALMERGER_1L_COUNT               1
#define MOD_SIGNALMERGER_1L_SCHEMATIC           "ADAU146xSchematic_1"
#define MOD_SIGNALMERGER_1L_GAIN_ADDR           113
#define MOD_SIGNALMERGER_1L_GAIN_FIXPT          0x0080000000800000
#define MOD_SIGNALMERGER_1L_GAIN_VALUE          SIGMASTUDIOTYPE_8_24_CONVERT(0)
#define MOD_SIGNALMERGER_1L_GAIN_TYPE           SIGMASTUDIOTYPE_8_24
#define MOD_SIGNALMERGER_1L_GAIN_DATA_MEMORY    "DM0"
#define MOD_SIGNALMERGER_1L_GAIN_MEM_PAGE       0
#define MOD_SIGNALMERGER_1L_GAIN_DATA_MEMORY    "DM0"
#define MOD_SIGNALMERGER_1L_GAIN_MEM_PAGE       0

/* Module SignalMerger_1R - Signal Merger */
#define MOD_SIGNALMERGER_1R_COUNT               1
#define MOD_SIGNALMERGER_1R_SCHEMATIC           "ADAU146xSchematic_1"
#define MOD_SIGNALMERGER_1R_GAIN_ADDR           115
#define MOD_SIGNALMERGER_1R_GAIN_FIXPT          0x0080000000800000
#define MOD_SIGNALMERGER_1R_GAIN_VALUE          SIGMASTUDIOTYPE_8_24_CONVERT(0)
#define MOD_SIGNALMERGER_1R_GAIN_TYPE           SIGMASTUDIOTYPE_8_24
#define MOD_SIGNALMERGER_1R_GAIN_DATA_MEMORY    "DM0"
#define MOD_SIGNALMERGER_1R_GAIN_MEM_PAGE       0
#define MOD_SIGNALMERGER_1R_GAIN_DATA_MEMORY    "DM0"
#define MOD_SIGNALMERGER_1R_GAIN_MEM_PAGE       0

/* Module Ph_EQ_1 - Graphical Parametric EQ */
#define MOD_PH_EQ_1_COUNT                    15
#define MOD_PH_EQ_1_SCHEMATIC                "ADAU146xSchematic_1"
#define MOD_PH_EQ_1_STAGE0_B2_ADDR           38
#define MOD_PH_EQ_1_STAGE0_B2_FIXPT          0x00FA2F0A
#define MOD_PH_EQ_1_STAGE0_B2_VALUE          SIGMASTUDIOTYPE_8_24_CONVERT(0.977280264882058)
#define MOD_PH_EQ_1_STAGE0_B2_TYPE           SIGMASTUDIOTYPE_8_24
#define MOD_PH_EQ_1_STAGE0_B2_DATA_MEMORY    "DM0"
#define MOD_PH_EQ_1_STAGE0_B2_MEM_PAGE       0
#define MOD_PH_EQ_1_STAGE0_B2_DATA_MEMORY    "DM0"
#define MOD_PH_EQ_1_STAGE0_B2_MEM_PAGE       0
#define MOD_PH_EQ_1_STAGE0_B1_ADDR           39
#define MOD_PH_EQ_1_STAGE0_B1_FIXPT          0xFE010ED5
#define MOD_PH_EQ_1_STAGE0_B1_VALUE          SIGMASTUDIOTYPE_8_24_CONVERT(-1.99586742913578)
#define MOD_PH_EQ_1_STAGE0_B1_TYPE           SIGMASTUDIOTYPE_8_24
#define MOD_PH_EQ_1_STAGE0_B1_DATA_MEMORY    "DM0"
#define MOD_PH_EQ_1_STAGE0_B1_MEM_PAGE       0
#define MOD_PH_EQ_1_STAGE0_B1_DATA_MEMORY    "DM0"
#define MOD_PH_EQ_1_STAGE0_B1_MEM_PAGE       0
#define MOD_PH_EQ_1_STAGE0_B0_ADDR           40
#define MOD_PH_EQ_1_STAGE0_B0_FIXPT          0x0104C23E
#define MOD_PH_EQ_1_STAGE0_B0_VALUE          SIGMASTUDIOTYPE_8_24_CONVERT(1.01858887418741)
#define MOD_PH_EQ_1_STAGE0_B0_TYPE           SIGMASTUDIOTYPE_8_24
#define MOD_PH_EQ_1_STAGE0_B0_DATA_MEMORY    "DM0"
#define MOD_PH_EQ_1_STAGE0_B0_MEM_PAGE       0
#define MOD_PH_EQ_1_STAGE0_B0_DATA_MEMORY    "DM0"
#define MOD_PH_EQ_1_STAGE0_B0_MEM_PAGE       0
#define MOD_PH_EQ_1_STAGE0_A2_ADDR           41
#define MOD_PH_EQ_1_STAGE0_A2_FIXPT          0xFF010EB8
#define MOD_PH_EQ_1_STAGE0_A2_VALUE          SIGMASTUDIOTYPE_8_24_CONVERT(-0.995869139069465)
#define MOD_PH_EQ_1_STAGE0_A2_TYPE           SIGMASTUDIOTYPE_8_24
#define MOD_PH_EQ_1_STAGE0_A2_DATA_MEMORY    "DM0"
#define MOD_PH_EQ_1_STAGE0_A2_MEM_PAGE       0
#define MOD_PH_EQ_1_STAGE0_A2_DATA_MEMORY    "DM0"
#define MOD_PH_EQ_1_STAGE0_A2_MEM_PAGE       0
#define MOD_PH_EQ_1_STAGE0_A1_ADDR           42
#define MOD_PH_EQ_1_STAGE0_A1_FIXPT          0x01FEF12B
#define MOD_PH_EQ_1_STAGE0_A1_VALUE          SIGMASTUDIOTYPE_8_24_CONVERT(1.99586742913578)
#define MOD_PH_EQ_1_STAGE0_A1_TYPE           SIGMASTUDIOTYPE_8_24
#define MOD_PH_EQ_1_STAGE0_A1_DATA_MEMORY    "DM0"
#define MOD_PH_EQ_1_STAGE0_A1_MEM_PAGE       0
#define MOD_PH_EQ_1_STAGE0_A1_DATA_MEMORY    "DM0"
#define MOD_PH_EQ_1_STAGE0_A1_MEM_PAGE       0
#define MOD_PH_EQ_1_STAGE1_B2_ADDR           24589
#define MOD_PH_EQ_1_STAGE1_B2_FIXPT          0x00FAB43B
#define MOD_PH_EQ_1_STAGE1_B2_VALUE          SIGMASTUDIOTYPE_8_24_CONVERT(0.979312597649272)
#define MOD_PH_EQ_1_STAGE1_B2_TYPE           SIGMASTUDIOTYPE_8_24
#define MOD_PH_EQ_1_STAGE1_B2_DATA_MEMORY    "DM1"
#define MOD_PH_EQ_1_STAGE1_B2_MEM_PAGE       0
#define MOD_PH_EQ_1_STAGE1_B2_DATA_MEMORY    "DM1"
#define MOD_PH_EQ_1_STAGE1_B2_MEM_PAGE       0
#define MOD_PH_EQ_1_STAGE1_B1_ADDR           24590
#define MOD_PH_EQ_1_STAGE1_B1_FIXPT          0xFE06CBC1
#define MOD_PH_EQ_1_STAGE1_B1_VALUE          SIGMASTUDIOTYPE_8_24_CONVERT(-1.97345348628905)
#define MOD_PH_EQ_1_STAGE1_B1_TYPE           SIGMASTUDIOTYPE_8_24
#define MOD_PH_EQ_1_STAGE1_B1_DATA_MEMORY    "DM1"
#define MOD_PH_EQ_1_STAGE1_B1_MEM_PAGE       0
#define MOD_PH_EQ_1_STAGE1_B1_DATA_MEMORY    "DM1"
#define MOD_PH_EQ_1_STAGE1_B1_MEM_PAGE       0
#define MOD_PH_EQ_1_STAGE1_B0_ADDR           24591
#define MOD_PH_EQ_1_STAGE1_B0_FIXPT          0x00FE8435
#define MOD_PH_EQ_1_STAGE1_B0_VALUE          SIGMASTUDIOTYPE_8_24_CONVERT(0.994204837987646)
#define MOD_PH_EQ_1_STAGE1_B0_TYPE           SIGMASTUDIOTYPE_8_24
#define MOD_PH_EQ_1_STAGE1_B0_DATA_MEMORY    "DM1"
#define MOD_PH_EQ_1_STAGE1_B0_MEM_PAGE       0
#define MOD_PH_EQ_1_STAGE1_B0_DATA_MEMORY    "DM1"
#define MOD_PH_EQ_1_STAGE1_B0_MEM_PAGE       0
#define MOD_PH_EQ_1_STAGE1_A2_ADDR           24592
#define MOD_PH_EQ_1_STAGE1_A2_FIXPT          0xFF06C790
#define MOD_PH_EQ_1_STAGE1_A2_VALUE          SIGMASTUDIOTYPE_8_24_CONVERT(-0.973517435636918)
#define MOD_PH_EQ_1_STAGE1_A2_TYPE           SIGMASTUDIOTYPE_8_24
#define MOD_PH_EQ_1_STAGE1_A2_DATA_MEMORY    "DM1"
#define MOD_PH_EQ_1_STAGE1_A2_MEM_PAGE       0
#define MOD_PH_EQ_1_STAGE1_A2_DATA_MEMORY    "DM1"
#define MOD_PH_EQ_1_STAGE1_A2_MEM_PAGE       0
#define MOD_PH_EQ_1_STAGE1_A1_ADDR           24593
#define MOD_PH_EQ_1_STAGE1_A1_FIXPT          0x01F9343F
#define MOD_PH_EQ_1_STAGE1_A1_VALUE          SIGMASTUDIOTYPE_8_24_CONVERT(1.97345348628905)
#define MOD_PH_EQ_1_STAGE1_A1_TYPE           SIGMASTUDIOTYPE_8_24
#define MOD_PH_EQ_1_STAGE1_A1_DATA_MEMORY    "DM1"
#define MOD_PH_EQ_1_STAGE1_A1_MEM_PAGE       0
#define MOD_PH_EQ_1_STAGE1_A1_DATA_MEMORY    "DM1"
#define MOD_PH_EQ_1_STAGE1_A1_MEM_PAGE       0
#define MOD_PH_EQ_1_STAGE2_B2_ADDR           43
#define MOD_PH_EQ_1_STAGE2_B2_FIXPT          0x0020D878
#define MOD_PH_EQ_1_STAGE2_B2_VALUE          SIGMASTUDIOTYPE_8_24_CONVERT(0.128303059105025)
#define MOD_PH_EQ_1_STAGE2_B2_TYPE           SIGMASTUDIOTYPE_8_24
#define MOD_PH_EQ_1_STAGE2_B2_DATA_MEMORY    "DM0"
#define MOD_PH_EQ_1_STAGE2_B2_MEM_PAGE       0
#define MOD_PH_EQ_1_STAGE2_B2_DATA_MEMORY    "DM0"
#define MOD_PH_EQ_1_STAGE2_B2_MEM_PAGE       0
#define MOD_PH_EQ_1_STAGE2_B1_ADDR           44
#define MOD_PH_EQ_1_STAGE2_B1_FIXPT          0xFFE47F26
#define MOD_PH_EQ_1_STAGE2_B1_VALUE          SIGMASTUDIOTYPE_8_24_CONVERT(-0.10743487227554)
#define MOD_PH_EQ_1_STAGE2_B1_TYPE           SIGMASTUDIOTYPE_8_24
#define MOD_PH_EQ_1_STAGE2_B1_DATA_MEMORY    "DM0"
#define MOD_PH_EQ_1_STAGE2_B1_MEM_PAGE       0
#define MOD_PH_EQ_1_STAGE2_B1_DATA_MEMORY    "DM0"
#define MOD_PH_EQ_1_STAGE2_B1_MEM_PAGE       0
#define MOD_PH_EQ_1_STAGE2_B0_ADDR           45
#define MOD_PH_EQ_1_STAGE2_B0_FIXPT          0x00496B4B
#define MOD_PH_EQ_1_STAGE2_B0_VALUE          SIGMASTUDIOTYPE_8_24_CONVERT(0.286793411995021)
#define MOD_PH_EQ_1_STAGE2_B0_TYPE           SIGMASTUDIOTYPE_8_24
#define MOD_PH_EQ_1_STAGE2_B0_DATA_MEMORY    "DM0"
#define MOD_PH_EQ_1_STAGE2_B0_MEM_PAGE       0
#define MOD_PH_EQ_1_STAGE2_B0_DATA_MEMORY    "DM0"
#define MOD_PH_EQ_1_STAGE2_B0_MEM_PAGE       0
#define MOD_PH_EQ_1_STAGE2_A2_ADDR           46
#define MOD_PH_EQ_1_STAGE2_A2_FIXPT          0x0095BC3D
#define MOD_PH_EQ_1_STAGE2_A2_VALUE          SIGMASTUDIOTYPE_8_24_CONVERT(0.584903528899954)
#define MOD_PH_EQ_1_STAGE2_A2_TYPE           SIGMASTUDIOTYPE_8_24
#define MOD_PH_EQ_1_STAGE2_A2_DATA_MEMORY    "DM0"
#define MOD_PH_EQ_1_STAGE2_A2_MEM_PAGE       0
#define MOD_PH_EQ_1_STAGE2_A2_DATA_MEMORY    "DM0"
#define MOD_PH_EQ_1_STAGE2_A2_MEM_PAGE       0
#define MOD_PH_EQ_1_STAGE2_A1_ADDR           47
#define MOD_PH_EQ_1_STAGE2_A1_FIXPT          0x001B80DA
#define MOD_PH_EQ_1_STAGE2_A1_VALUE          SIGMASTUDIOTYPE_8_24_CONVERT(0.10743487227554)
#define MOD_PH_EQ_1_STAGE2_A1_TYPE           SIGMASTUDIOTYPE_8_24
#define MOD_PH_EQ_1_STAGE2_A1_DATA_MEMORY    "DM0"
#define MOD_PH_EQ_1_STAGE2_A1_MEM_PAGE       0
#define MOD_PH_EQ_1_STAGE2_A1_DATA_MEMORY    "DM0"
#define MOD_PH_EQ_1_STAGE2_A1_MEM_PAGE       0

/* Module Ph_EQ_Gain_1 - Single Volume Control */
#define MOD_PH_EQ_GAIN_1_COUNT               1
#define MOD_PH_EQ_GAIN_1_SCHEMATIC           "ADAU146xSchematic_1"
#define MOD_PH_EQ_GAIN_1_GAIN_ADDR           112
#define MOD_PH_EQ_GAIN_1_GAIN_FIXPT          0x3F18820E
#define MOD_PH_EQ_GAIN_1_GAIN_VALUE          SIGMASTUDIOTYPE_8_24_CONVERT(63.0957344480193)
#define MOD_PH_EQ_GAIN_1_GAIN_TYPE           SIGMASTUDIOTYPE_8_24
#define MOD_PH_EQ_GAIN_1_GAIN_DATA_MEMORY    "DM0"
#define MOD_PH_EQ_GAIN_1_GAIN_MEM_PAGE       0
#define MOD_PH_EQ_GAIN_1_GAIN_DATA_MEMORY    "DM0"
#define MOD_PH_EQ_GAIN_1_GAIN_MEM_PAGE       0

/* Module SingleSlewExtVol_0 - External Volume Control (Slew) */
#define MOD_SINGLESLEWEXTVOL_0_COUNT                    1
#define MOD_SINGLESLEWEXTVOL_0_SCHEMATIC                "ADAU146xSchematic_1"
#define MOD_SINGLESLEWEXTVOL_0_SLEW_MODE_ADDR           24597
#define MOD_SINGLESLEWEXTVOL_0_SLEW_MODE_FIXPT          0x00002080
#define MOD_SINGLESLEWEXTVOL_0_SLEW_MODE_VALUE          SIGMASTUDIOTYPE_INTEGER_CONVERT(8320)
#define MOD_SINGLESLEWEXTVOL_0_SLEW_MODE_TYPE           SIGMASTUDIOTYPE_INTEGER
#define MOD_SINGLESLEWEXTVOL_0_SLEW_MODE_DATA_MEMORY    "DM1"
#define MOD_SINGLESLEWEXTVOL_0_SLEW_MODE_MEM_PAGE       0
#define MOD_SINGLESLEWEXTVOL_0_SLEW_MODE_DATA_MEMORY    "DM1"
#define MOD_SINGLESLEWEXTVOL_0_SLEW_MODE_MEM_PAGE       0

/* Module DCInput_1 - DC Input */
#define MOD_DCINPUT_1_COUNT                  1
#define MOD_DCINPUT_1_SCHEMATIC              "ADAU146xSchematic_1"
#define MOD_DCINPUT_1_DCVALUE_ADDR           100
#define MOD_DCINPUT_1_DCVALUE_FIXPT          0x01000000
#define MOD_DCINPUT_1_DCVALUE_VALUE          SIGMASTUDIOTYPE_8_24_CONVERT(1)
#define MOD_DCINPUT_1_DCVALUE_TYPE           SIGMASTUDIOTYPE_8_24
#define MOD_DCINPUT_1_DCVALUE_DATA_MEMORY    "DM0"
#define MOD_DCINPUT_1_DCVALUE_MEM_PAGE       0
#define MOD_DCINPUT_1_DCVALUE_DATA_MEMORY    "DM0"
#define MOD_DCINPUT_1_DCVALUE_MEM_PAGE       0

/* Module SingleSlewExtVol_1 - External Volume Control (Slew) */
#define MOD_SINGLESLEWEXTVOL_1_COUNT                    1
#define MOD_SINGLESLEWEXTVOL_1_SCHEMATIC                "ADAU146xSchematic_1"
#define MOD_SINGLESLEWEXTVOL_1_SLEW_MODE_ADDR           24595
#define MOD_SINGLESLEWEXTVOL_1_SLEW_MODE_FIXPT          0x00002080
#define MOD_SINGLESLEWEXTVOL_1_SLEW_MODE_VALUE          SIGMASTUDIOTYPE_INTEGER_CONVERT(8320)
#define MOD_SINGLESLEWEXTVOL_1_SLEW_MODE_TYPE           SIGMASTUDIOTYPE_INTEGER
#define MOD_SINGLESLEWEXTVOL_1_SLEW_MODE_DATA_MEMORY    "DM1"
#define MOD_SINGLESLEWEXTVOL_1_SLEW_MODE_MEM_PAGE       0
#define MOD_SINGLESLEWEXTVOL_1_SLEW_MODE_DATA_MEMORY    "DM1"
#define MOD_SINGLESLEWEXTVOL_1_SLEW_MODE_MEM_PAGE       0

/* Module SignalMerger_2 - Signal Merger */
#define MOD_SIGNALMERGER_2_COUNT               1
#define MOD_SIGNALMERGER_2_SCHEMATIC           "ADAU146xSchematic_1"
#define MOD_SIGNALMERGER_2_GAIN_ADDR           145
#define MOD_SIGNALMERGER_2_GAIN_FIXPT          0x00400000004000000040000000400000
#define MOD_SIGNALMERGER_2_GAIN_VALUE          SIGMASTUDIOTYPE_8_24_CONVERT(0)
#define MOD_SIGNALMERGER_2_GAIN_TYPE           SIGMASTUDIOTYPE_8_24
#define MOD_SIGNALMERGER_2_GAIN_DATA_MEMORY    "DM0"
#define MOD_SIGNALMERGER_2_GAIN_MEM_PAGE       0
#define MOD_SIGNALMERGER_2_GAIN_DATA_MEMORY    "DM0"
#define MOD_SIGNALMERGER_2_GAIN_MEM_PAGE       0

/* Module SignalMerger_3 - Signal Merger */
#define MOD_SIGNALMERGER_3_COUNT               1
#define MOD_SIGNALMERGER_3_SCHEMATIC           "ADAU146xSchematic_1"
#define MOD_SIGNALMERGER_3_GAIN_ADDR           139
#define MOD_SIGNALMERGER_3_GAIN_FIXPT          0x00400000004000000040000000400000
#define MOD_SIGNALMERGER_3_GAIN_VALUE          SIGMASTUDIOTYPE_8_24_CONVERT(0)
#define MOD_SIGNALMERGER_3_GAIN_TYPE           SIGMASTUDIOTYPE_8_24
#define MOD_SIGNALMERGER_3_GAIN_DATA_MEMORY    "DM0"
#define MOD_SIGNALMERGER_3_GAIN_MEM_PAGE       0
#define MOD_SIGNALMERGER_3_GAIN_DATA_MEMORY    "DM0"
#define MOD_SIGNALMERGER_3_GAIN_MEM_PAGE       0

/* Module input_from_ch1 - Single Volume Control */
#define MOD_INPUT_FROM_CH1_COUNT               1
#define MOD_INPUT_FROM_CH1_SCHEMATIC           "ADAU146xSchematic_1"
#define MOD_INPUT_FROM_CH1_GAIN_ADDR           117
#define MOD_INPUT_FROM_CH1_GAIN_FIXPT          0x01000000
#define MOD_INPUT_FROM_CH1_GAIN_VALUE          SIGMASTUDIOTYPE_8_24_CONVERT(1)
#define MOD_INPUT_FROM_CH1_GAIN_TYPE           SIGMASTUDIOTYPE_8_24
#define MOD_INPUT_FROM_CH1_GAIN_DATA_MEMORY    "DM0"
#define MOD_INPUT_FROM_CH1_GAIN_MEM_PAGE       0
#define MOD_INPUT_FROM_CH1_GAIN_DATA_MEMORY    "DM0"
#define MOD_INPUT_FROM_CH1_GAIN_MEM_PAGE       0

/* Module master_output - Single Volume Control */
#define MOD_MASTER_OUTPUT_COUNT               1
#define MOD_MASTER_OUTPUT_SCHEMATIC           "ADAU146xSchematic_1"
#define MOD_MASTER_OUTPUT_GAIN_ADDR           149
#define MOD_MASTER_OUTPUT_GAIN_FIXPT          0x01000000
#define MOD_MASTER_OUTPUT_GAIN_VALUE          SIGMASTUDIOTYPE_8_24_CONVERT(1)
#define MOD_MASTER_OUTPUT_GAIN_TYPE           SIGMASTUDIOTYPE_8_24
#define MOD_MASTER_OUTPUT_GAIN_DATA_MEMORY    "DM0"
#define MOD_MASTER_OUTPUT_GAIN_MEM_PAGE       0
#define MOD_MASTER_OUTPUT_GAIN_DATA_MEMORY    "DM0"
#define MOD_MASTER_OUTPUT_GAIN_MEM_PAGE       0

/* Module Ln_Pn_SW_2 - 2xN Switch */
#define MOD_LN_PN_SW_2_COUNT                         2
#define MOD_LN_PN_SW_2_SCHEMATIC                     "ADAU146xSchematic_1"
#define MOD_LN_PN_SW_2_INDEX_CHANNEL0_ADDR           96
#define MOD_LN_PN_SW_2_INDEX_CHANNEL0_FIXPT          0x01000000
#define MOD_LN_PN_SW_2_INDEX_CHANNEL0_VALUE          SIGMASTUDIOTYPE_8_24_CONVERT(1)
#define MOD_LN_PN_SW_2_INDEX_CHANNEL0_TYPE           SIGMASTUDIOTYPE_8_24
#define MOD_LN_PN_SW_2_INDEX_CHANNEL0_DATA_MEMORY    "DM0"
#define MOD_LN_PN_SW_2_INDEX_CHANNEL0_MEM_PAGE       0
#define MOD_LN_PN_SW_2_INDEX_CHANNEL0_DATA_MEMORY    "DM0"
#define MOD_LN_PN_SW_2_INDEX_CHANNEL0_MEM_PAGE       0
#define MOD_LN_PN_SW_2_INDEX_CHANNEL1_ADDR           97
#define MOD_LN_PN_SW_2_INDEX_CHANNEL1_FIXPT          0x00000000
#define MOD_LN_PN_SW_2_INDEX_CHANNEL1_VALUE          SIGMASTUDIOTYPE_8_24_CONVERT(0)
#define MOD_LN_PN_SW_2_INDEX_CHANNEL1_TYPE           SIGMASTUDIOTYPE_8_24
#define MOD_LN_PN_SW_2_INDEX_CHANNEL1_DATA_MEMORY    "DM0"
#define MOD_LN_PN_SW_2_INDEX_CHANNEL1_MEM_PAGE       0
#define MOD_LN_PN_SW_2_INDEX_CHANNEL1_DATA_MEMORY    "DM0"
#define MOD_LN_PN_SW_2_INDEX_CHANNEL1_MEM_PAGE       0

/* Module SignalMerger_2L - Signal Merger */
#define MOD_SIGNALMERGER_2L_COUNT               1
#define MOD_SIGNALMERGER_2L_SCHEMATIC           "ADAU146xSchematic_1"
#define MOD_SIGNALMERGER_2L_GAIN_ADDR           107
#define MOD_SIGNALMERGER_2L_GAIN_FIXPT          0x0080000000800000
#define MOD_SIGNALMERGER_2L_GAIN_VALUE          SIGMASTUDIOTYPE_8_24_CONVERT(0)
#define MOD_SIGNALMERGER_2L_GAIN_TYPE           SIGMASTUDIOTYPE_8_24
#define MOD_SIGNALMERGER_2L_GAIN_DATA_MEMORY    "DM0"
#define MOD_SIGNALMERGER_2L_GAIN_MEM_PAGE       0
#define MOD_SIGNALMERGER_2L_GAIN_DATA_MEMORY    "DM0"
#define MOD_SIGNALMERGER_2L_GAIN_MEM_PAGE       0

/* Module SignalMerger_2R - Signal Merger */
#define MOD_SIGNALMERGER_2R_COUNT               1
#define MOD_SIGNALMERGER_2R_SCHEMATIC           "ADAU146xSchematic_1"
#define MOD_SIGNALMERGER_2R_GAIN_ADDR           109
#define MOD_SIGNALMERGER_2R_GAIN_FIXPT          0x0080000000800000
#define MOD_SIGNALMERGER_2R_GAIN_VALUE          SIGMASTUDIOTYPE_8_24_CONVERT(0)
#define MOD_SIGNALMERGER_2R_GAIN_TYPE           SIGMASTUDIOTYPE_8_24
#define MOD_SIGNALMERGER_2R_GAIN_DATA_MEMORY    "DM0"
#define MOD_SIGNALMERGER_2R_GAIN_MEM_PAGE       0
#define MOD_SIGNALMERGER_2R_GAIN_DATA_MEMORY    "DM0"
#define MOD_SIGNALMERGER_2R_GAIN_MEM_PAGE       0

/* Module Ph_EQ_2 - Graphical Parametric EQ */
#define MOD_PH_EQ_2_COUNT                    15
#define MOD_PH_EQ_2_SCHEMATIC                "ADAU146xSchematic_1"
#define MOD_PH_EQ_2_STAGE0_B2_ADDR           28
#define MOD_PH_EQ_2_STAGE0_B2_FIXPT          0x00FA2F0A
#define MOD_PH_EQ_2_STAGE0_B2_VALUE          SIGMASTUDIOTYPE_8_24_CONVERT(0.977280264882058)
#define MOD_PH_EQ_2_STAGE0_B2_TYPE           SIGMASTUDIOTYPE_8_24
#define MOD_PH_EQ_2_STAGE0_B2_DATA_MEMORY    "DM0"
#define MOD_PH_EQ_2_STAGE0_B2_MEM_PAGE       0
#define MOD_PH_EQ_2_STAGE0_B2_DATA_MEMORY    "DM0"
#define MOD_PH_EQ_2_STAGE0_B2_MEM_PAGE       0
#define MOD_PH_EQ_2_STAGE0_B1_ADDR           29
#define MOD_PH_EQ_2_STAGE0_B1_FIXPT          0xFE010ED5
#define MOD_PH_EQ_2_STAGE0_B1_VALUE          SIGMASTUDIOTYPE_8_24_CONVERT(-1.99586742913578)
#define MOD_PH_EQ_2_STAGE0_B1_TYPE           SIGMASTUDIOTYPE_8_24
#define MOD_PH_EQ_2_STAGE0_B1_DATA_MEMORY    "DM0"
#define MOD_PH_EQ_2_STAGE0_B1_MEM_PAGE       0
#define MOD_PH_EQ_2_STAGE0_B1_DATA_MEMORY    "DM0"
#define MOD_PH_EQ_2_STAGE0_B1_MEM_PAGE       0
#define MOD_PH_EQ_2_STAGE0_B0_ADDR           30
#define MOD_PH_EQ_2_STAGE0_B0_FIXPT          0x0104C23E
#define MOD_PH_EQ_2_STAGE0_B0_VALUE          SIGMASTUDIOTYPE_8_24_CONVERT(1.01858887418741)
#define MOD_PH_EQ_2_STAGE0_B0_TYPE           SIGMASTUDIOTYPE_8_24
#define MOD_PH_EQ_2_STAGE0_B0_DATA_MEMORY    "DM0"
#define MOD_PH_EQ_2_STAGE0_B0_MEM_PAGE       0
#define MOD_PH_EQ_2_STAGE0_B0_DATA_MEMORY    "DM0"
#define MOD_PH_EQ_2_STAGE0_B0_MEM_PAGE       0
#define MOD_PH_EQ_2_STAGE0_A2_ADDR           31
#define MOD_PH_EQ_2_STAGE0_A2_FIXPT          0xFF010EB8
#define MOD_PH_EQ_2_STAGE0_A2_VALUE          SIGMASTUDIOTYPE_8_24_CONVERT(-0.995869139069465)
#define MOD_PH_EQ_2_STAGE0_A2_TYPE           SIGMASTUDIOTYPE_8_24
#define MOD_PH_EQ_2_STAGE0_A2_DATA_MEMORY    "DM0"
#define MOD_PH_EQ_2_STAGE0_A2_MEM_PAGE       0
#define MOD_PH_EQ_2_STAGE0_A2_DATA_MEMORY    "DM0"
#define MOD_PH_EQ_2_STAGE0_A2_MEM_PAGE       0
#define MOD_PH_EQ_2_STAGE0_A1_ADDR           32
#define MOD_PH_EQ_2_STAGE0_A1_FIXPT          0x01FEF12B
#define MOD_PH_EQ_2_STAGE0_A1_VALUE          SIGMASTUDIOTYPE_8_24_CONVERT(1.99586742913578)
#define MOD_PH_EQ_2_STAGE0_A1_TYPE           SIGMASTUDIOTYPE_8_24
#define MOD_PH_EQ_2_STAGE0_A1_DATA_MEMORY    "DM0"
#define MOD_PH_EQ_2_STAGE0_A1_MEM_PAGE       0
#define MOD_PH_EQ_2_STAGE0_A1_DATA_MEMORY    "DM0"
#define MOD_PH_EQ_2_STAGE0_A1_MEM_PAGE       0
#define MOD_PH_EQ_2_STAGE1_B2_ADDR           24584
#define MOD_PH_EQ_2_STAGE1_B2_FIXPT          0x00FAB43B
#define MOD_PH_EQ_2_STAGE1_B2_VALUE          SIGMASTUDIOTYPE_8_24_CONVERT(0.979312597649272)
#define MOD_PH_EQ_2_STAGE1_B2_TYPE           SIGMASTUDIOTYPE_8_24
#define MOD_PH_EQ_2_STAGE1_B2_DATA_MEMORY    "DM1"
#define MOD_PH_EQ_2_STAGE1_B2_MEM_PAGE       0
#define MOD_PH_EQ_2_STAGE1_B2_DATA_MEMORY    "DM1"
#define MOD_PH_EQ_2_STAGE1_B2_MEM_PAGE       0
#define MOD_PH_EQ_2_STAGE1_B1_ADDR           24585
#define MOD_PH_EQ_2_STAGE1_B1_FIXPT          0xFE06CBC1
#define MOD_PH_EQ_2_STAGE1_B1_VALUE          SIGMASTUDIOTYPE_8_24_CONVERT(-1.97345348628905)
#define MOD_PH_EQ_2_STAGE1_B1_TYPE           SIGMASTUDIOTYPE_8_24
#define MOD_PH_EQ_2_STAGE1_B1_DATA_MEMORY    "DM1"
#define MOD_PH_EQ_2_STAGE1_B1_MEM_PAGE       0
#define MOD_PH_EQ_2_STAGE1_B1_DATA_MEMORY    "DM1"
#define MOD_PH_EQ_2_STAGE1_B1_MEM_PAGE       0
#define MOD_PH_EQ_2_STAGE1_B0_ADDR           24586
#define MOD_PH_EQ_2_STAGE1_B0_FIXPT          0x00FE8435
#define MOD_PH_EQ_2_STAGE1_B0_VALUE          SIGMASTUDIOTYPE_8_24_CONVERT(0.994204837987646)
#define MOD_PH_EQ_2_STAGE1_B0_TYPE           SIGMASTUDIOTYPE_8_24
#define MOD_PH_EQ_2_STAGE1_B0_DATA_MEMORY    "DM1"
#define MOD_PH_EQ_2_STAGE1_B0_MEM_PAGE       0
#define MOD_PH_EQ_2_STAGE1_B0_DATA_MEMORY    "DM1"
#define MOD_PH_EQ_2_STAGE1_B0_MEM_PAGE       0
#define MOD_PH_EQ_2_STAGE1_A2_ADDR           24587
#define MOD_PH_EQ_2_STAGE1_A2_FIXPT          0xFF06C790
#define MOD_PH_EQ_2_STAGE1_A2_VALUE          SIGMASTUDIOTYPE_8_24_CONVERT(-0.973517435636918)
#define MOD_PH_EQ_2_STAGE1_A2_TYPE           SIGMASTUDIOTYPE_8_24
#define MOD_PH_EQ_2_STAGE1_A2_DATA_MEMORY    "DM1"
#define MOD_PH_EQ_2_STAGE1_A2_MEM_PAGE       0
#define MOD_PH_EQ_2_STAGE1_A2_DATA_MEMORY    "DM1"
#define MOD_PH_EQ_2_STAGE1_A2_MEM_PAGE       0
#define MOD_PH_EQ_2_STAGE1_A1_ADDR           24588
#define MOD_PH_EQ_2_STAGE1_A1_FIXPT          0x01F9343F
#define MOD_PH_EQ_2_STAGE1_A1_VALUE          SIGMASTUDIOTYPE_8_24_CONVERT(1.97345348628905)
#define MOD_PH_EQ_2_STAGE1_A1_TYPE           SIGMASTUDIOTYPE_8_24
#define MOD_PH_EQ_2_STAGE1_A1_DATA_MEMORY    "DM1"
#define MOD_PH_EQ_2_STAGE1_A1_MEM_PAGE       0
#define MOD_PH_EQ_2_STAGE1_A1_DATA_MEMORY    "DM1"
#define MOD_PH_EQ_2_STAGE1_A1_MEM_PAGE       0
#define MOD_PH_EQ_2_STAGE2_B2_ADDR           33
#define MOD_PH_EQ_2_STAGE2_B2_FIXPT          0x0020D878
#define MOD_PH_EQ_2_STAGE2_B2_VALUE          SIGMASTUDIOTYPE_8_24_CONVERT(0.128303059105025)
#define MOD_PH_EQ_2_STAGE2_B2_TYPE           SIGMASTUDIOTYPE_8_24
#define MOD_PH_EQ_2_STAGE2_B2_DATA_MEMORY    "DM0"
#define MOD_PH_EQ_2_STAGE2_B2_MEM_PAGE       0
#define MOD_PH_EQ_2_STAGE2_B2_DATA_MEMORY    "DM0"
#define MOD_PH_EQ_2_STAGE2_B2_MEM_PAGE       0
#define MOD_PH_EQ_2_STAGE2_B1_ADDR           34
#define MOD_PH_EQ_2_STAGE2_B1_FIXPT          0xFFE47F26
#define MOD_PH_EQ_2_STAGE2_B1_VALUE          SIGMASTUDIOTYPE_8_24_CONVERT(-0.10743487227554)
#define MOD_PH_EQ_2_STAGE2_B1_TYPE           SIGMASTUDIOTYPE_8_24
#define MOD_PH_EQ_2_STAGE2_B1_DATA_MEMORY    "DM0"
#define MOD_PH_EQ_2_STAGE2_B1_MEM_PAGE       0
#define MOD_PH_EQ_2_STAGE2_B1_DATA_MEMORY    "DM0"
#define MOD_PH_EQ_2_STAGE2_B1_MEM_PAGE       0
#define MOD_PH_EQ_2_STAGE2_B0_ADDR           35
#define MOD_PH_EQ_2_STAGE2_B0_FIXPT          0x00496B4B
#define MOD_PH_EQ_2_STAGE2_B0_VALUE          SIGMASTUDIOTYPE_8_24_CONVERT(0.286793411995021)
#define MOD_PH_EQ_2_STAGE2_B0_TYPE           SIGMASTUDIOTYPE_8_24
#define MOD_PH_EQ_2_STAGE2_B0_DATA_MEMORY    "DM0"
#define MOD_PH_EQ_2_STAGE2_B0_MEM_PAGE       0
#define MOD_PH_EQ_2_STAGE2_B0_DATA_MEMORY    "DM0"
#define MOD_PH_EQ_2_STAGE2_B0_MEM_PAGE       0
#define MOD_PH_EQ_2_STAGE2_A2_ADDR           36
#define MOD_PH_EQ_2_STAGE2_A2_FIXPT          0x0095BC3D
#define MOD_PH_EQ_2_STAGE2_A2_VALUE          SIGMASTUDIOTYPE_8_24_CONVERT(0.584903528899954)
#define MOD_PH_EQ_2_STAGE2_A2_TYPE           SIGMASTUDIOTYPE_8_24
#define MOD_PH_EQ_2_STAGE2_A2_DATA_MEMORY    "DM0"
#define MOD_PH_EQ_2_STAGE2_A2_MEM_PAGE       0
#define MOD_PH_EQ_2_STAGE2_A2_DATA_MEMORY    "DM0"
#define MOD_PH_EQ_2_STAGE2_A2_MEM_PAGE       0
#define MOD_PH_EQ_2_STAGE2_A1_ADDR           37
#define MOD_PH_EQ_2_STAGE2_A1_FIXPT          0x001B80DA
#define MOD_PH_EQ_2_STAGE2_A1_VALUE          SIGMASTUDIOTYPE_8_24_CONVERT(0.10743487227554)
#define MOD_PH_EQ_2_STAGE2_A1_TYPE           SIGMASTUDIOTYPE_8_24
#define MOD_PH_EQ_2_STAGE2_A1_DATA_MEMORY    "DM0"
#define MOD_PH_EQ_2_STAGE2_A1_MEM_PAGE       0
#define MOD_PH_EQ_2_STAGE2_A1_DATA_MEMORY    "DM0"
#define MOD_PH_EQ_2_STAGE2_A1_MEM_PAGE       0

/* Module Ph_EQ_Gain_2 - Single Volume Control */
#define MOD_PH_EQ_GAIN_2_COUNT               1
#define MOD_PH_EQ_GAIN_2_SCHEMATIC           "ADAU146xSchematic_1"
#define MOD_PH_EQ_GAIN_2_GAIN_ADDR           106
#define MOD_PH_EQ_GAIN_2_GAIN_FIXPT          0x3F18820E
#define MOD_PH_EQ_GAIN_2_GAIN_VALUE          SIGMASTUDIOTYPE_8_24_CONVERT(63.0957344480193)
#define MOD_PH_EQ_GAIN_2_GAIN_TYPE           SIGMASTUDIOTYPE_8_24
#define MOD_PH_EQ_GAIN_2_GAIN_DATA_MEMORY    "DM0"
#define MOD_PH_EQ_GAIN_2_GAIN_MEM_PAGE       0
#define MOD_PH_EQ_GAIN_2_GAIN_DATA_MEMORY    "DM0"
#define MOD_PH_EQ_GAIN_2_GAIN_MEM_PAGE       0

/* Module Snd_SW - Nx2 Switch */
#define MOD_SND_SW_COUNT                1
#define MOD_SND_SW_SCHEMATIC            "ADAU146xSchematic_1"
#define MOD_SND_SW_INDEX_ADDR           143
#define MOD_SND_SW_INDEX_FIXPT          0x00000001
#define MOD_SND_SW_INDEX_VALUE          SIGMASTUDIOTYPE_INTEGER_CONVERT(1)
#define MOD_SND_SW_INDEX_TYPE           SIGMASTUDIOTYPE_INTEGER
#define MOD_SND_SW_INDEX_DATA_MEMORY    "DM0"
#define MOD_SND_SW_INDEX_MEM_PAGE       0
#define MOD_SND_SW_INDEX_DATA_MEMORY    "DM0"
#define MOD_SND_SW_INDEX_MEM_PAGE       0

/* Module send_output - Single Volume Control */
#define MOD_SEND_OUTPUT_COUNT               1
#define MOD_SEND_OUTPUT_SCHEMATIC           "ADAU146xSchematic_1"
#define MOD_SEND_OUTPUT_GAIN_ADDR           144
#define MOD_SEND_OUTPUT_GAIN_FIXPT          0x01000000
#define MOD_SEND_OUTPUT_GAIN_VALUE          SIGMASTUDIOTYPE_8_24_CONVERT(1)
#define MOD_SEND_OUTPUT_GAIN_TYPE           SIGMASTUDIOTYPE_8_24
#define MOD_SEND_OUTPUT_GAIN_DATA_MEMORY    "DM0"
#define MOD_SEND_OUTPUT_GAIN_MEM_PAGE       0
#define MOD_SEND_OUTPUT_GAIN_DATA_MEMORY    "DM0"
#define MOD_SEND_OUTPUT_GAIN_MEM_PAGE       0

/* Module SingleControlSplitter_2 - Single Control Splitter */
#define MOD_SINGLECONTROLSPLITTER_2_COUNT               1
#define MOD_SINGLECONTROLSPLITTER_2_SCHEMATIC           "ADAU146xSchematic_1"
#define MOD_SINGLECONTROLSPLITTER_2_GAIN_ADDR           151
#define MOD_SINGLECONTROLSPLITTER_2_GAIN_FIXPT          0x01000000
#define MOD_SINGLECONTROLSPLITTER_2_GAIN_VALUE          SIGMASTUDIOTYPE_8_24_CONVERT(1)
#define MOD_SINGLECONTROLSPLITTER_2_GAIN_TYPE           SIGMASTUDIOTYPE_8_24
#define MOD_SINGLECONTROLSPLITTER_2_GAIN_DATA_MEMORY    "DM0"
#define MOD_SINGLECONTROLSPLITTER_2_GAIN_MEM_PAGE       0
#define MOD_SINGLECONTROLSPLITTER_2_GAIN_DATA_MEMORY    "DM0"
#define MOD_SINGLECONTROLSPLITTER_2_GAIN_MEM_PAGE       0

/* Module SingleControlSplitter_3 - Single Control Splitter */
#define MOD_SINGLECONTROLSPLITTER_3_COUNT               1
#define MOD_SINGLECONTROLSPLITTER_3_SCHEMATIC           "ADAU146xSchematic_1"
#define MOD_SINGLECONTROLSPLITTER_3_GAIN_ADDR           150
#define MOD_SINGLECONTROLSPLITTER_3_GAIN_FIXPT          0x01000000
#define MOD_SINGLECONTROLSPLITTER_3_GAIN_VALUE          SIGMASTUDIOTYPE_8_24_CONVERT(1)
#define MOD_SINGLECONTROLSPLITTER_3_GAIN_TYPE           SIGMASTUDIOTYPE_8_24
#define MOD_SINGLECONTROLSPLITTER_3_GAIN_DATA_MEMORY    "DM0"
#define MOD_SINGLECONTROLSPLITTER_3_GAIN_MEM_PAGE       0
#define MOD_SINGLECONTROLSPLITTER_3_GAIN_DATA_MEMORY    "DM0"
#define MOD_SINGLECONTROLSPLITTER_3_GAIN_MEM_PAGE       0

/* Module SignalMerger_B - Signal Merger */
#define MOD_SIGNALMERGER_B_COUNT               1
#define MOD_SIGNALMERGER_B_SCHEMATIC           "ADAU146xSchematic_1"
#define MOD_SIGNALMERGER_B_GAIN_ADDR           130
#define MOD_SIGNALMERGER_B_GAIN_FIXPT          0x0080000000800000
#define MOD_SIGNALMERGER_B_GAIN_VALUE          SIGMASTUDIOTYPE_8_24_CONVERT(0)
#define MOD_SIGNALMERGER_B_GAIN_TYPE           SIGMASTUDIOTYPE_8_24
#define MOD_SIGNALMERGER_B_GAIN_DATA_MEMORY    "DM0"
#define MOD_SIGNALMERGER_B_GAIN_MEM_PAGE       0
#define MOD_SIGNALMERGER_B_GAIN_DATA_MEMORY    "DM0"
#define MOD_SIGNALMERGER_B_GAIN_MEM_PAGE       0

/* Module DSPReadBack_B - DSP Readback */
#define MOD_DSPREADBACK_B_COUNT                1
#define MOD_DSPREADBACK_B_SCHEMATIC            "ADAU146xSchematic_1"
#define MOD_DSPREADBACK_B_VALUE_ADDR           67
#define MOD_DSPREADBACK_B_VALUE_FIXPT          0x01000000
#define MOD_DSPREADBACK_B_VALUE_VALUE          SIGMASTUDIOTYPE_8_24_CONVERT(1)
#define MOD_DSPREADBACK_B_VALUE_TYPE           SIGMASTUDIOTYPE_8_24
#define MOD_DSPREADBACK_B_VALUE_DATA_MEMORY    "DM0"
#define MOD_DSPREADBACK_B_VALUE_MEM_PAGE       0
#define MOD_DSPREADBACK_B_VALUE_DATA_MEMORY    "DM0"
#define MOD_DSPREADBACK_B_VALUE_MEM_PAGE       0

/* Module RunningAverage_B - Running Average */
#define MOD_RUNNINGAVERAGE_B_COUNT                      3
#define MOD_RUNNINGAVERAGE_B_SCHEMATIC                  "ADAU146xSchematic_1"
#define MOD_RUNNINGAVERAGE_B_RMSTCINDBPS_ADDR           132
#define MOD_RUNNINGAVERAGE_B_RMSTCINDBPS_FIXPT          0x000012DE
#define MOD_RUNNINGAVERAGE_B_RMSTCINDBPS_VALUE          SIGMASTUDIOTYPE_8_24_CONVERT(0.000287864561677509)
#define MOD_RUNNINGAVERAGE_B_RMSTCINDBPS_TYPE           SIGMASTUDIOTYPE_8_24
#define MOD_RUNNINGAVERAGE_B_RMSTCINDBPS_DATA_MEMORY    "DM0"
#define MOD_RUNNINGAVERAGE_B_RMSTCINDBPS_MEM_PAGE       0
#define MOD_RUNNINGAVERAGE_B_RMSTCINDBPS_DATA_MEMORY    "DM0"
#define MOD_RUNNINGAVERAGE_B_RMSTCINDBPS_MEM_PAGE       0
#define MOD_RUNNINGAVERAGE_B_DECAY_ADDR                 134
#define MOD_RUNNINGAVERAGE_B_DECAY_FIXPT                0x000000DA
#define MOD_RUNNINGAVERAGE_B_DECAY_VALUE                SIGMASTUDIOTYPE_8_24_CONVERT(1.30208333333333E-05)
#define MOD_RUNNINGAVERAGE_B_DECAY_TYPE                 SIGMASTUDIOTYPE_8_24
#define MOD_RUNNINGAVERAGE_B_DECAY_DATA_MEMORY          "DM0"
#define MOD_RUNNINGAVERAGE_B_DECAY_MEM_PAGE             0
#define MOD_RUNNINGAVERAGE_B_DECAY_DATA_MEMORY          "DM0"
#define MOD_RUNNINGAVERAGE_B_DECAY_MEM_PAGE             0
#define MOD_RUNNINGAVERAGE_B_HOLD_ADDR                  133
#define MOD_RUNNINGAVERAGE_B_HOLD_FIXPT                 0x00000000
#define MOD_RUNNINGAVERAGE_B_HOLD_VALUE                 SIGMASTUDIOTYPE_INTEGER_CONVERT(0)
#define MOD_RUNNINGAVERAGE_B_HOLD_TYPE                  SIGMASTUDIOTYPE_INTEGER
#define MOD_RUNNINGAVERAGE_B_HOLD_DATA_MEMORY           "DM0"
#define MOD_RUNNINGAVERAGE_B_HOLD_MEM_PAGE              0
#define MOD_RUNNINGAVERAGE_B_HOLD_DATA_MEMORY           "DM0"
#define MOD_RUNNINGAVERAGE_B_HOLD_MEM_PAGE              0

/* Module xf_assign_sw_B - Nx2 Switch */
#define MOD_XF_ASSIGN_SW_B_COUNT                1
#define MOD_XF_ASSIGN_SW_B_SCHEMATIC            "ADAU146xSchematic_1"
#define MOD_XF_ASSIGN_SW_B_INDEX_ADDR           129
#define MOD_XF_ASSIGN_SW_B_INDEX_FIXPT          0x00000000
#define MOD_XF_ASSIGN_SW_B_INDEX_VALUE          SIGMASTUDIOTYPE_INTEGER_CONVERT(0)
#define MOD_XF_ASSIGN_SW_B_INDEX_TYPE           SIGMASTUDIOTYPE_INTEGER
#define MOD_XF_ASSIGN_SW_B_INDEX_DATA_MEMORY    "DM0"
#define MOD_XF_ASSIGN_SW_B_INDEX_MEM_PAGE       0
#define MOD_XF_ASSIGN_SW_B_INDEX_DATA_MEMORY    "DM0"
#define MOD_XF_ASSIGN_SW_B_INDEX_MEM_PAGE       0

/* Module xf_assign_sw_A - Nx2 Switch */
#define MOD_XF_ASSIGN_SW_A_COUNT                1
#define MOD_XF_ASSIGN_SW_A_SCHEMATIC            "ADAU146xSchematic_1"
#define MOD_XF_ASSIGN_SW_A_INDEX_ADDR           119
#define MOD_XF_ASSIGN_SW_A_INDEX_FIXPT          0x00000001
#define MOD_XF_ASSIGN_SW_A_INDEX_VALUE          SIGMASTUDIOTYPE_INTEGER_CONVERT(1)
#define MOD_XF_ASSIGN_SW_A_INDEX_TYPE           SIGMASTUDIOTYPE_INTEGER
#define MOD_XF_ASSIGN_SW_A_INDEX_DATA_MEMORY    "DM0"
#define MOD_XF_ASSIGN_SW_A_INDEX_MEM_PAGE       0
#define MOD_XF_ASSIGN_SW_A_INDEX_DATA_MEMORY    "DM0"
#define MOD_XF_ASSIGN_SW_A_INDEX_MEM_PAGE       0

/* Module xf_assign_sw_post - Nx2 Switch */
#define MOD_XF_ASSIGN_SW_POST_COUNT                1
#define MOD_XF_ASSIGN_SW_POST_SCHEMATIC            "ADAU146xSchematic_1"
#define MOD_XF_ASSIGN_SW_POST_INDEX_ADDR           118
#define MOD_XF_ASSIGN_SW_POST_INDEX_FIXPT          0x00000002
#define MOD_XF_ASSIGN_SW_POST_INDEX_VALUE          SIGMASTUDIOTYPE_INTEGER_CONVERT(2)
#define MOD_XF_ASSIGN_SW_POST_INDEX_TYPE           SIGMASTUDIOTYPE_INTEGER
#define MOD_XF_ASSIGN_SW_POST_INDEX_DATA_MEMORY    "DM0"
#define MOD_XF_ASSIGN_SW_POST_INDEX_MEM_PAGE       0
#define MOD_XF_ASSIGN_SW_POST_INDEX_DATA_MEMORY    "DM0"
#define MOD_XF_ASSIGN_SW_POST_INDEX_MEM_PAGE       0

/* Module SignalMerger_A - Signal Merger */
#define MOD_SIGNALMERGER_A_COUNT               1
#define MOD_SIGNALMERGER_A_SCHEMATIC           "ADAU146xSchematic_1"
#define MOD_SIGNALMERGER_A_GAIN_ADDR           120
#define MOD_SIGNALMERGER_A_GAIN_FIXPT          0x0080000000800000
#define MOD_SIGNALMERGER_A_GAIN_VALUE          SIGMASTUDIOTYPE_8_24_CONVERT(0)
#define MOD_SIGNALMERGER_A_GAIN_TYPE           SIGMASTUDIOTYPE_8_24
#define MOD_SIGNALMERGER_A_GAIN_DATA_MEMORY    "DM0"
#define MOD_SIGNALMERGER_A_GAIN_MEM_PAGE       0
#define MOD_SIGNALMERGER_A_GAIN_DATA_MEMORY    "DM0"
#define MOD_SIGNALMERGER_A_GAIN_MEM_PAGE       0

/* Module DSPReadBack_A - DSP Readback */
#define MOD_DSPREADBACK_A_COUNT                1
#define MOD_DSPREADBACK_A_SCHEMATIC            "ADAU146xSchematic_1"
#define MOD_DSPREADBACK_A_VALUE_ADDR           60
#define MOD_DSPREADBACK_A_VALUE_FIXPT          0x01000000
#define MOD_DSPREADBACK_A_VALUE_VALUE          SIGMASTUDIOTYPE_8_24_CONVERT(1)
#define MOD_DSPREADBACK_A_VALUE_TYPE           SIGMASTUDIOTYPE_8_24
#define MOD_DSPREADBACK_A_VALUE_DATA_MEMORY    "DM0"
#define MOD_DSPREADBACK_A_VALUE_MEM_PAGE       0
#define MOD_DSPREADBACK_A_VALUE_DATA_MEMORY    "DM0"
#define MOD_DSPREADBACK_A_VALUE_MEM_PAGE       0

/* Module RunningAverage_A - Running Average */
#define MOD_RUNNINGAVERAGE_A_COUNT                      3
#define MOD_RUNNINGAVERAGE_A_SCHEMATIC                  "ADAU146xSchematic_1"
#define MOD_RUNNINGAVERAGE_A_RMSTCINDBPS_ADDR           122
#define MOD_RUNNINGAVERAGE_A_RMSTCINDBPS_FIXPT          0x000012DE
#define MOD_RUNNINGAVERAGE_A_RMSTCINDBPS_VALUE          SIGMASTUDIOTYPE_8_24_CONVERT(0.000287864561677509)
#define MOD_RUNNINGAVERAGE_A_RMSTCINDBPS_TYPE           SIGMASTUDIOTYPE_8_24
#define MOD_RUNNINGAVERAGE_A_RMSTCINDBPS_DATA_MEMORY    "DM0"
#define MOD_RUNNINGAVERAGE_A_RMSTCINDBPS_MEM_PAGE       0
#define MOD_RUNNINGAVERAGE_A_RMSTCINDBPS_DATA_MEMORY    "DM0"
#define MOD_RUNNINGAVERAGE_A_RMSTCINDBPS_MEM_PAGE       0
#define MOD_RUNNINGAVERAGE_A_DECAY_ADDR                 124
#define MOD_RUNNINGAVERAGE_A_DECAY_FIXPT                0x000000DA
#define MOD_RUNNINGAVERAGE_A_DECAY_VALUE                SIGMASTUDIOTYPE_8_24_CONVERT(1.30208333333333E-05)
#define MOD_RUNNINGAVERAGE_A_DECAY_TYPE                 SIGMASTUDIOTYPE_8_24
#define MOD_RUNNINGAVERAGE_A_DECAY_DATA_MEMORY          "DM0"
#define MOD_RUNNINGAVERAGE_A_DECAY_MEM_PAGE             0
#define MOD_RUNNINGAVERAGE_A_DECAY_DATA_MEMORY          "DM0"
#define MOD_RUNNINGAVERAGE_A_DECAY_MEM_PAGE             0
#define MOD_RUNNINGAVERAGE_A_HOLD_ADDR                  123
#define MOD_RUNNINGAVERAGE_A_HOLD_FIXPT                 0x00000000
#define MOD_RUNNINGAVERAGE_A_HOLD_VALUE                 SIGMASTUDIOTYPE_INTEGER_CONVERT(0)
#define MOD_RUNNINGAVERAGE_A_HOLD_TYPE                  SIGMASTUDIOTYPE_INTEGER
#define MOD_RUNNINGAVERAGE_A_HOLD_DATA_MEMORY           "DM0"
#define MOD_RUNNINGAVERAGE_A_HOLD_MEM_PAGE              0
#define MOD_RUNNINGAVERAGE_A_HOLD_DATA_MEMORY           "DM0"
#define MOD_RUNNINGAVERAGE_A_HOLD_MEM_PAGE              0

/* Module input_from_usb1 - Single Volume Control */
#define MOD_INPUT_FROM_USB1_COUNT               1
#define MOD_INPUT_FROM_USB1_SCHEMATIC           "ADAU146xSchematic_1"
#define MOD_INPUT_FROM_USB1_GAIN_ADDR           105
#define MOD_INPUT_FROM_USB1_GAIN_FIXPT          0x01000000
#define MOD_INPUT_FROM_USB1_GAIN_VALUE          SIGMASTUDIOTYPE_8_24_CONVERT(1)
#define MOD_INPUT_FROM_USB1_GAIN_TYPE           SIGMASTUDIOTYPE_8_24
#define MOD_INPUT_FROM_USB1_GAIN_DATA_MEMORY    "DM0"
#define MOD_INPUT_FROM_USB1_GAIN_MEM_PAGE       0
#define MOD_INPUT_FROM_USB1_GAIN_DATA_MEMORY    "DM0"
#define MOD_INPUT_FROM_USB1_GAIN_MEM_PAGE       0

/* Module input_from_usb2 - Single Volume Control */
#define MOD_INPUT_FROM_USB2_COUNT               1
#define MOD_INPUT_FROM_USB2_SCHEMATIC           "ADAU146xSchematic_1"
#define MOD_INPUT_FROM_USB2_GAIN_ADDR           104
#define MOD_INPUT_FROM_USB2_GAIN_FIXPT          0x01000000
#define MOD_INPUT_FROM_USB2_GAIN_VALUE          SIGMASTUDIOTYPE_8_24_CONVERT(1)
#define MOD_INPUT_FROM_USB2_GAIN_TYPE           SIGMASTUDIOTYPE_8_24
#define MOD_INPUT_FROM_USB2_GAIN_DATA_MEMORY    "DM0"
#define MOD_INPUT_FROM_USB2_GAIN_MEM_PAGE       0
#define MOD_INPUT_FROM_USB2_GAIN_DATA_MEMORY    "DM0"
#define MOD_INPUT_FROM_USB2_GAIN_MEM_PAGE       0

/* Module input_from_usb3 - Single Volume Control */
#define MOD_INPUT_FROM_USB3_COUNT               1
#define MOD_INPUT_FROM_USB3_SCHEMATIC           "ADAU146xSchematic_1"
#define MOD_INPUT_FROM_USB3_GAIN_ADDR           103
#define MOD_INPUT_FROM_USB3_GAIN_FIXPT          0x01000000
#define MOD_INPUT_FROM_USB3_GAIN_VALUE          SIGMASTUDIOTYPE_8_24_CONVERT(1)
#define MOD_INPUT_FROM_USB3_GAIN_TYPE           SIGMASTUDIOTYPE_8_24
#define MOD_INPUT_FROM_USB3_GAIN_DATA_MEMORY    "DM0"
#define MOD_INPUT_FROM_USB3_GAIN_MEM_PAGE       0
#define MOD_INPUT_FROM_USB3_GAIN_DATA_MEMORY    "DM0"
#define MOD_INPUT_FROM_USB3_GAIN_MEM_PAGE       0

/* Module input_from_usb4 - Single Volume Control */
#define MOD_INPUT_FROM_USB4_COUNT               1
#define MOD_INPUT_FROM_USB4_SCHEMATIC           "ADAU146xSchematic_1"
#define MOD_INPUT_FROM_USB4_GAIN_ADDR           102
#define MOD_INPUT_FROM_USB4_GAIN_FIXPT          0x01000000
#define MOD_INPUT_FROM_USB4_GAIN_VALUE          SIGMASTUDIOTYPE_8_24_CONVERT(1)
#define MOD_INPUT_FROM_USB4_GAIN_TYPE           SIGMASTUDIOTYPE_8_24
#define MOD_INPUT_FROM_USB4_GAIN_DATA_MEMORY    "DM0"
#define MOD_INPUT_FROM_USB4_GAIN_MEM_PAGE       0
#define MOD_INPUT_FROM_USB4_GAIN_DATA_MEMORY    "DM0"
#define MOD_INPUT_FROM_USB4_GAIN_MEM_PAGE       0

#endif
