 
****************************************
Report : qor
Design : vsdbabysoc
Version: T-2022.03-SP5-1
Date   : Wed Sep 27 18:27:24 2023
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              15.00
  Critical Path Length:          4.54
  Critical Path Slack:          -3.73
  Critical Path Clk Period:      2.00
  Total Negative Slack:      -3954.31
  No. of Violating Paths:     1140.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          1
  Hierarchical Port Count:         12
  Leaf Cell Count:               8193
  Buf/Inv Cell Count:            2148
  Buf Cell Count:                 104
  Inv Cell Count:                2044
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      7001
  Sequential Cell Count:         1192
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    36299.813739
  Noncombinational Area: 25052.749945
  Buf/Inv Area:           8531.932559
  Total Buffer Area:           614.34
  Total Inverter Area:        7917.59
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:             61352.563684
  Design Area:           61352.563684


  Design Rules
  -----------------------------------
  Total Number of Nets:          8238
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: ssirlab03

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.03
  Logic Optimization:                 39.62
  Mapping Optimization:               61.06
  -----------------------------------------
  Overall Compile Time:              123.50
  Overall Compile Wall Clock Time:   125.50

  --------------------------------------------------------------------

  Design  WNS: 3.73  TNS: 3954.31  Number of Violating Paths: 1140


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
