// Seed: 3445725139
module module_0 (
    input tri id_0,
    input wand id_1,
    input supply0 id_2,
    input tri1 id_3,
    output supply1 id_4,
    output tri1 id_5,
    input wire id_6,
    output wire id_7,
    input wand id_8,
    output wor id_9,
    input wire id_10,
    output wire id_11,
    input tri0 id_12,
    input supply1 id_13,
    input supply0 id_14,
    output supply1 id_15,
    output tri0 id_16,
    input tri0 id_17,
    output supply1 id_18
);
  assign id_11 = id_3;
  wire id_20;
  wire id_21;
endmodule
module module_1 (
    output uwire id_0,
    output wand  id_1,
    input  uwire id_2,
    output wand  id_3
);
  wire id_5;
  wire id_6;
  wire id_7;
  module_0(
      id_2,
      id_2,
      id_2,
      id_2,
      id_3,
      id_0,
      id_2,
      id_1,
      id_2,
      id_1,
      id_2,
      id_1,
      id_2,
      id_2,
      id_2,
      id_1,
      id_1,
      id_2,
      id_3
  );
endmodule
