/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [16:0] celloutsig_0_11z;
  wire [6:0] celloutsig_0_12z;
  wire [2:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [19:0] celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  reg [4:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [5:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire [2:0] celloutsig_1_19z;
  wire [15:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [2:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  reg [2:0] celloutsig_1_7z;
  reg [7:0] celloutsig_1_8z;
  wire [10:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_3z = celloutsig_1_0z ? in_data[117] : celloutsig_1_2z;
  assign celloutsig_0_8z = !(celloutsig_0_3z ? in_data[89] : celloutsig_0_7z[1]);
  assign celloutsig_1_2z = in_data[133] | ~(celloutsig_1_0z);
  assign celloutsig_0_3z = celloutsig_0_0z | ~(celloutsig_0_0z);
  assign celloutsig_1_14z = celloutsig_1_2z | celloutsig_1_4z;
  assign celloutsig_1_5z = { celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_4z } / { 1'h1, in_data[176:175] };
  assign celloutsig_0_2z = { in_data[90:88], celloutsig_0_0z } >= celloutsig_0_1z[13:10];
  assign celloutsig_1_0z = in_data[165:156] || in_data[179:170];
  assign celloutsig_0_9z = in_data[92:85] < { celloutsig_0_7z[2:0], celloutsig_0_4z };
  assign celloutsig_1_19z = { celloutsig_1_12z, celloutsig_1_14z, celloutsig_1_15z } % { 1'h1, celloutsig_1_6z, celloutsig_1_12z };
  assign celloutsig_0_10z = { in_data[68:63], celloutsig_0_7z, celloutsig_0_6z } != { celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_9z };
  assign celloutsig_0_7z = ~ { in_data[37], celloutsig_0_4z };
  assign celloutsig_0_12z = ~ { celloutsig_0_7z[1:0], celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_2z };
  assign celloutsig_0_13z = celloutsig_0_11z[13:11] | celloutsig_0_12z[3:1];
  assign celloutsig_1_10z = & { celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_3z, in_data[113:112] };
  assign celloutsig_0_6z = celloutsig_0_4z[4] & celloutsig_0_3z;
  assign celloutsig_0_14z = celloutsig_0_7z[2] & celloutsig_0_10z;
  assign celloutsig_1_4z = in_data[146] & celloutsig_1_3z;
  assign celloutsig_1_6z = celloutsig_1_2z & celloutsig_1_5z[2];
  assign celloutsig_0_5z = | { celloutsig_0_1z[15:11], celloutsig_0_0z };
  assign celloutsig_1_18z = | { celloutsig_1_15z, celloutsig_1_10z, celloutsig_1_4z, celloutsig_1_1z[11:8], celloutsig_1_0z };
  assign celloutsig_0_0z = ~^ in_data[25:18];
  assign celloutsig_1_12z = ~^ { in_data[167:118], celloutsig_1_3z, celloutsig_1_4z };
  assign celloutsig_1_15z = ~^ { celloutsig_1_9z[6:3], 1'h0, celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_10z };
  assign celloutsig_0_11z = { celloutsig_0_1z[9:7], celloutsig_0_4z, celloutsig_0_10z, celloutsig_0_3z, celloutsig_0_10z, celloutsig_0_4z, celloutsig_0_9z } >> { in_data[51:36], celloutsig_0_3z };
  assign celloutsig_0_1z = { in_data[46:29], celloutsig_0_0z, celloutsig_0_0z } - { in_data[41:24], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_1z = in_data[169:154] ^ { in_data[162:150], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_4z = 5'h00;
    else if (celloutsig_1_19z[0]) celloutsig_0_4z = in_data[60:56];
  always_latch
    if (!clkin_data[64]) celloutsig_1_7z = 3'h0;
    else if (!clkin_data[0]) celloutsig_1_7z = celloutsig_1_1z[6:4];
  always_latch
    if (!clkin_data[96]) celloutsig_1_8z = 8'h00;
    else if (!clkin_data[0]) celloutsig_1_8z = celloutsig_1_1z[10:3];
  assign celloutsig_1_9z[10:3] = { celloutsig_1_8z[5:0], celloutsig_1_0z, celloutsig_1_0z } ^ { celloutsig_1_8z[4:2], celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_4z };
  assign celloutsig_1_9z[2:0] = 3'h0;
  assign { out_data[128], out_data[98:96], out_data[34:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_13z, celloutsig_0_14z };
endmodule
