<html><head><title>Icestorm: LD2R (post-index, 8H) measurements</title></head><body><style>body { background-color: #E7F2F8 }</style>
		<style>
		input[type=checkbox] {
			display: none;
		}
		input[type=checkbox]:checked ~ .remove-check {
		    display: none;
		}
		input[type=checkbox] ~ label > p::before {
			content: "\25BC\A0";
			width: 50px;
		font-family: "Arial", monospace;
		}
		input[type=checkbox]:checked ~ label > p::before {
			content: "\25BA\A0";
			width: 50px;
			font-family: "Arial", monospace;
		}
		pre { margin: 0; }
		label {
			cursor: pointer;
		}
		.clicky {
			text-decoration: underline;
		}
		td {
			text-align: right;
		}
		thead > tr > td {
			font-weight: bold;
			text-align: center;
		}
		</style>
		<pre><strong>Apple Microarchitecture Research</strong> by <a href="https://twitter.com/dougallj">Dougall Johnson</a>

M1/A14 P-core (Firestorm): <a href="../../firestorm.html">Overview</a> | <a href="../../firestorm-int.html">Base Instructions</a> | <a href="../../firestorm-simd.html">SIMD and FP Instructions</a>
M1/A14 E-core (Icestorm):  <a href="../../icestorm.html">Overview</a> | <a href="../../icestorm-int.html">Base Instructions</a> | <a href="../../icestorm-simd.html">SIMD and FP Instructions</a>

</pre><h1>LD2R (post-index, 8H)</h1><h2>Test 1: uops</h2><div style="margin-left: 40px"><p>Code:</p><pre>  ld2r { v0.8h, v1.8h }, [x6], x8
  nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop</pre><div><input type="checkbox" id="checkbox-0" checked="checked"><label for="checkbox-0"><p>Initialization</p></label><div class="remove-check">
<pre>  mov x0, 1
  mov x1, 2
  mov x8, 0</pre></div></div><p>(no loop instructions)</p><h3>1000 unrolls and 1 iteration</h3><div style="margin-left: 40px"><p>Retires (minus 60 nops): 3.000</p><p>Issues: 4.002</p><p>Integer unit issues: 1.001</p><p>Load/store unit issues: 1.000</p><p>SIMD/FP unit issues: 2.002</p><div><input type="checkbox" id="checkbox-1" checked="checked"><label for="checkbox-1"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map ldst uop (7d)</td><td>map simd uop (7e)</td><td>map ldst uop inputs (80)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? simd retires (ee)</td></tr></thead><tr><td>63005</td><td>29577</td><td>4033</td><td>1003</td><td>2028</td><td>1002</td><td>1002</td><td>2004</td><td>1000</td><td>3000</td><td>3000</td><td>15274</td><td>4000</td><td>1000</td><td>2000</td><td>2000</td><td>2000</td><td>1001</td><td>1000</td><td>2000</td></tr><tr><td>63004</td><td>29667</td><td>4003</td><td>1001</td><td>2002</td><td>1000</td><td>1000</td><td>2000</td><td>1000</td><td>3000</td><td>3003</td><td>15280</td><td>4000</td><td>1000</td><td>2000</td><td>2000</td><td>2000</td><td>1001</td><td>1000</td><td>2000</td></tr><tr><td>63004</td><td>30002</td><td>4011</td><td>1003</td><td>2006</td><td>1002</td><td>1002</td><td>2004</td><td>1000</td><td>3000</td><td>3000</td><td>15276</td><td>4000</td><td>1000</td><td>2000</td><td>2000</td><td>2000</td><td>1001</td><td>1000</td><td>2000</td></tr><tr><td>63004</td><td>29822</td><td>4003</td><td>1001</td><td>2002</td><td>1000</td><td>1000</td><td>2000</td><td>1000</td><td>3000</td><td>3000</td><td>15274</td><td>4000</td><td>1000</td><td>2000</td><td>2000</td><td>2000</td><td>1001</td><td>1000</td><td>2000</td></tr><tr><td>63004</td><td>29323</td><td>4003</td><td>1001</td><td>2002</td><td>1000</td><td>1000</td><td>2000</td><td>1000</td><td>3000</td><td>3000</td><td>15274</td><td>4000</td><td>1000</td><td>2000</td><td>2000</td><td>2000</td><td>1001</td><td>1000</td><td>2000</td></tr><tr><td>63004</td><td>29303</td><td>4003</td><td>1001</td><td>2002</td><td>1000</td><td>1000</td><td>2000</td><td>1000</td><td>3000</td><td>3000</td><td>15274</td><td>4000</td><td>1000</td><td>2000</td><td>2000</td><td>2000</td><td>1001</td><td>1000</td><td>2000</td></tr><tr><td>63004</td><td>29727</td><td>4003</td><td>1001</td><td>2002</td><td>1000</td><td>1000</td><td>2000</td><td>1000</td><td>3000</td><td>3000</td><td>15274</td><td>4000</td><td>1000</td><td>2000</td><td>2000</td><td>2000</td><td>1001</td><td>1000</td><td>2000</td></tr><tr><td>63004</td><td>29325</td><td>4003</td><td>1001</td><td>2002</td><td>1000</td><td>1000</td><td>2000</td><td>1000</td><td>3000</td><td>3000</td><td>15274</td><td>4000</td><td>1000</td><td>2000</td><td>2000</td><td>2000</td><td>1001</td><td>1000</td><td>2000</td></tr><tr><td>63004</td><td>29301</td><td>4003</td><td>1001</td><td>2002</td><td>1000</td><td>1000</td><td>2000</td><td>1000</td><td>3000</td><td>3000</td><td>15274</td><td>4000</td><td>1000</td><td>2000</td><td>2000</td><td>2000</td><td>1001</td><td>1000</td><td>2000</td></tr><tr><td>63004</td><td>29336</td><td>4003</td><td>1001</td><td>2002</td><td>1000</td><td>1000</td><td>2000</td><td>1000</td><td>3000</td><td>3000</td><td>15274</td><td>4000</td><td>1000</td><td>2000</td><td>2000</td><td>2000</td><td>1001</td><td>1000</td><td>2000</td></tr></table></div></div></div></div><h2>Test 2: Latency 1->3 roundtrip</h2><div style="margin-left: 40px"><p>Chain cycles: 3</p><p>Code:</p><pre>  ld2r { v0.8h, v1.8h }, [x6], x8
  fmov x0, d0
  eor x8, x8, x0
  eor x8, x8, x0
  add x6, x6, x8</pre><div><input type="checkbox" id="checkbox-2" checked="checked"><label for="checkbox-2"><p>Initialization</p></label><div class="remove-check">
<pre>  mov x0, 1
  mov x1, 2
  mov x8, 0</pre></div></div><p>(fused SUBS/B.cc loop)</p><h3>100 unrolls and 100 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code, minus 3 chain cycles): 9.0049</p><div><input type="checkbox" id="checkbox-3" checked="checked"><label for="checkbox-3"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map simd uop (7e)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? simd retires (ee)</td><td>? int retires (ef)</td></tr></thead><tr><td>70205</td><td>120156</td><td>90121</td><td>50102</td><td>30018</td><td>10001</td><td>40132</td><td>30033</td><td>10003</td><td>3199229</td><td>949307</td><td>2906425</td><td>80114</td><td>30208</td><td>10003</td><td>30009</td><td>60216</td><td>20006</td><td>30009</td><td>50001</td><td>10000</td><td>20000</td><td>40100</td></tr><tr><td>70204</td><td>120049</td><td>90107</td><td>50101</td><td>30006</td><td>10000</td><td>40104</td><td>30007</td><td>10003</td><td>3199340</td><td>949450</td><td>2906742</td><td>80114</td><td>30208</td><td>10003</td><td>30009</td><td>60216</td><td>20006</td><td>30009</td><td>50001</td><td>10000</td><td>20000</td><td>40100</td></tr><tr><td>70204</td><td>120049</td><td>90107</td><td>50101</td><td>30006</td><td>10000</td><td>40104</td><td>30007</td><td>10003</td><td>3199340</td><td>949450</td><td>2906742</td><td>80114</td><td>30208</td><td>10003</td><td>30009</td><td>60216</td><td>20006</td><td>30009</td><td>50001</td><td>10000</td><td>20000</td><td>40100</td></tr><tr><td>70204</td><td>120049</td><td>90107</td><td>50101</td><td>30006</td><td>10000</td><td>40104</td><td>30007</td><td>10003</td><td>3199340</td><td>949450</td><td>2906742</td><td>80114</td><td>30208</td><td>10003</td><td>30009</td><td>60216</td><td>20006</td><td>30009</td><td>50001</td><td>10000</td><td>20000</td><td>40100</td></tr><tr><td>70204</td><td>120049</td><td>90107</td><td>50101</td><td>30006</td><td>10000</td><td>40104</td><td>30007</td><td>10003</td><td>3199340</td><td>949450</td><td>2906742</td><td>80114</td><td>30208</td><td>10003</td><td>30009</td><td>60276</td><td>20026</td><td>30037</td><td>50007</td><td>10000</td><td>20000</td><td>40100</td></tr><tr><td>70204</td><td>120049</td><td>90107</td><td>50101</td><td>30006</td><td>10000</td><td>40104</td><td>30007</td><td>10003</td><td>3199340</td><td>949450</td><td>2906742</td><td>80114</td><td>30208</td><td>10003</td><td>30009</td><td>60216</td><td>20006</td><td>30009</td><td>50001</td><td>10000</td><td>20000</td><td>40100</td></tr><tr><td>70204</td><td>120049</td><td>90107</td><td>50101</td><td>30006</td><td>10000</td><td>40104</td><td>30007</td><td>10003</td><td>3199340</td><td>949450</td><td>2906742</td><td>80114</td><td>30208</td><td>10003</td><td>30009</td><td>60216</td><td>20006</td><td>30009</td><td>50001</td><td>10000</td><td>20000</td><td>40100</td></tr><tr><td>70204</td><td>120049</td><td>90107</td><td>50101</td><td>30006</td><td>10000</td><td>40104</td><td>30007</td><td>10003</td><td>3199340</td><td>949450</td><td>2906742</td><td>80114</td><td>30208</td><td>10003</td><td>30009</td><td>60216</td><td>20006</td><td>30009</td><td>50001</td><td>10000</td><td>20000</td><td>40100</td></tr><tr><td>70204</td><td>120049</td><td>90107</td><td>50101</td><td>30006</td><td>10000</td><td>40104</td><td>30007</td><td>10003</td><td>3199340</td><td>949450</td><td>2906742</td><td>80114</td><td>30208</td><td>10003</td><td>30009</td><td>60216</td><td>20006</td><td>30009</td><td>50001</td><td>10000</td><td>20000</td><td>40100</td></tr><tr><td>70204</td><td>120049</td><td>90107</td><td>50101</td><td>30006</td><td>10000</td><td>40104</td><td>30007</td><td>10003</td><td>3199340</td><td>949450</td><td>2906742</td><td>80114</td><td>30208</td><td>10003</td><td>30009</td><td>60280</td><td>20028</td><td>30038</td><td>50009</td><td>10000</td><td>20000</td><td>40100</td></tr></table></div></div></div><h3>1000 unrolls and 10 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code, minus 3 chain cycles): 9.0040</p><div><input type="checkbox" id="checkbox-4" checked="checked"><label for="checkbox-4"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map simd uop (7e)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? simd retires (ee)</td><td>? int retires (ef)</td></tr></thead><tr><td>70025</td><td>120147</td><td>90031</td><td>50012</td><td>30018</td><td>10001</td><td>40042</td><td>30031</td><td>10000</td><td>3199350</td><td>949653</td><td>2909282</td><td>80010</td><td>30020</td><td>10000</td><td>30000</td><td>60020</td><td>20000</td><td>30000</td><td>50001</td><td>10000</td><td>20000</td><td>40010</td></tr><tr><td>70024</td><td>120040</td><td>90014</td><td>50011</td><td>30003</td><td>10000</td><td>40010</td><td>30000</td><td>10000</td><td>3199161</td><td>949597</td><td>2909107</td><td>80010</td><td>30020</td><td>10000</td><td>30000</td><td>60020</td><td>20000</td><td>30000</td><td>50001</td><td>10000</td><td>20000</td><td>40010</td></tr><tr><td>70024</td><td>120040</td><td>90014</td><td>50011</td><td>30003</td><td>10000</td><td>40010</td><td>30000</td><td>10000</td><td>3199161</td><td>949597</td><td>2909107</td><td>80010</td><td>30020</td><td>10000</td><td>30000</td><td>60020</td><td>20000</td><td>30000</td><td>50001</td><td>10000</td><td>20000</td><td>40010</td></tr><tr><td>70024</td><td>120040</td><td>90014</td><td>50011</td><td>30003</td><td>10000</td><td>40010</td><td>30000</td><td>10012</td><td>3199557</td><td>949746</td><td>2909463</td><td>80090</td><td>30057</td><td>10012</td><td>30037</td><td>60020</td><td>20000</td><td>30000</td><td>50001</td><td>10000</td><td>20000</td><td>40010</td></tr><tr><td>70024</td><td>120040</td><td>90014</td><td>50011</td><td>30003</td><td>10000</td><td>40010</td><td>30000</td><td>10000</td><td>3199161</td><td>949597</td><td>2909107</td><td>80010</td><td>30020</td><td>10000</td><td>30000</td><td>60020</td><td>20000</td><td>30000</td><td>50001</td><td>10000</td><td>20000</td><td>40010</td></tr><tr><td>70024</td><td>120040</td><td>90014</td><td>50011</td><td>30003</td><td>10000</td><td>40010</td><td>30000</td><td>10000</td><td>3199161</td><td>949597</td><td>2909107</td><td>80010</td><td>30020</td><td>10000</td><td>30000</td><td>60020</td><td>20000</td><td>30000</td><td>50001</td><td>10000</td><td>20000</td><td>40010</td></tr><tr><td>70024</td><td>120040</td><td>90014</td><td>50011</td><td>30003</td><td>10000</td><td>40010</td><td>30000</td><td>10000</td><td>3199161</td><td>949597</td><td>2909107</td><td>80010</td><td>30020</td><td>10000</td><td>30000</td><td>60020</td><td>20000</td><td>30000</td><td>50001</td><td>10000</td><td>20000</td><td>40010</td></tr><tr><td>70024</td><td>120040</td><td>90014</td><td>50011</td><td>30003</td><td>10000</td><td>40010</td><td>30000</td><td>10000</td><td>3199161</td><td>949597</td><td>2909107</td><td>80010</td><td>30020</td><td>10000</td><td>30000</td><td>60020</td><td>20000</td><td>30000</td><td>50001</td><td>10000</td><td>20000</td><td>40010</td></tr><tr><td>70024</td><td>120040</td><td>90014</td><td>50011</td><td>30003</td><td>10000</td><td>40010</td><td>30000</td><td>10012</td><td>3199572</td><td>949750</td><td>2909597</td><td>80091</td><td>30058</td><td>10013</td><td>30037</td><td>60020</td><td>20000</td><td>30000</td><td>50001</td><td>10000</td><td>20000</td><td>40010</td></tr><tr><td>70024</td><td>120040</td><td>90014</td><td>50011</td><td>30003</td><td>10000</td><td>40010</td><td>30000</td><td>10000</td><td>3199161</td><td>949597</td><td>2909107</td><td>80010</td><td>30020</td><td>10000</td><td>30000</td><td>60020</td><td>20000</td><td>30000</td><td>50001</td><td>10000</td><td>20000</td><td>40010</td></tr></table></div></div></div></div><h2>Test 3: Latency 2->3 roundtrip</h2><div style="margin-left: 40px"><p>Chain cycles: 3</p><p>Code:</p><pre>  ld2r { v0.8h, v1.8h }, [x6], x8
  fmov x1, d1
  eor x8, x8, x1
  eor x8, x8, x1
  add x6, x6, x8</pre><div><input type="checkbox" id="checkbox-5" checked="checked"><label for="checkbox-5"><p>Initialization</p></label><div class="remove-check">
<pre>  mov x0, 1
  mov x1, 2
  mov x8, 0</pre></div></div><p>(fused SUBS/B.cc loop)</p><h3>100 unrolls and 100 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code, minus 3 chain cycles): 9.2444</p><div><input type="checkbox" id="checkbox-6" checked="checked"><label for="checkbox-6"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map simd uop (7e)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? simd retires (ee)</td><td>? int retires (ef)</td></tr></thead><tr><td>70205</td><td>122545</td><td>90121</td><td>50102</td><td>30018</td><td>10001</td><td>40132</td><td>30032</td><td>10003</td><td>3263977</td><td>968490</td><td>2958432</td><td>80115</td><td>30209</td><td>10004</td><td>30009</td><td>60216</td><td>20006</td><td>30009</td><td>50001</td><td>10000</td><td>20000</td><td>40100</td></tr><tr><td>70204</td><td>122442</td><td>90107</td><td>50101</td><td>30006</td><td>10000</td><td>40104</td><td>30007</td><td>10003</td><td>3263907</td><td>968577</td><td>2958603</td><td>80114</td><td>30208</td><td>10003</td><td>30009</td><td>60216</td><td>20006</td><td>30009</td><td>50001</td><td>10000</td><td>20000</td><td>40100</td></tr><tr><td>70204</td><td>122442</td><td>90107</td><td>50101</td><td>30006</td><td>10000</td><td>40104</td><td>30007</td><td>10003</td><td>3263907</td><td>968577</td><td>2958603</td><td>80114</td><td>30208</td><td>10003</td><td>30009</td><td>60276</td><td>20026</td><td>30037</td><td>50006</td><td>10000</td><td>20000</td><td>40100</td></tr><tr><td>70204</td><td>122442</td><td>90107</td><td>50101</td><td>30006</td><td>10000</td><td>40104</td><td>30007</td><td>10003</td><td>3263907</td><td>968577</td><td>2958603</td><td>80114</td><td>30208</td><td>10003</td><td>30009</td><td>60216</td><td>20006</td><td>30009</td><td>50001</td><td>10000</td><td>20000</td><td>40100</td></tr><tr><td>70204</td><td>122442</td><td>90107</td><td>50101</td><td>30006</td><td>10000</td><td>40104</td><td>30007</td><td>10003</td><td>3263907</td><td>968577</td><td>2958603</td><td>80114</td><td>30208</td><td>10003</td><td>30009</td><td>60216</td><td>20006</td><td>30009</td><td>50001</td><td>10000</td><td>20000</td><td>40100</td></tr><tr><td>70204</td><td>122442</td><td>90107</td><td>50101</td><td>30006</td><td>10000</td><td>40104</td><td>30007</td><td>10003</td><td>3263907</td><td>968577</td><td>2958603</td><td>80114</td><td>30208</td><td>10003</td><td>30009</td><td>60216</td><td>20006</td><td>30009</td><td>50001</td><td>10000</td><td>20000</td><td>40100</td></tr><tr><td>70204</td><td>122442</td><td>90107</td><td>50101</td><td>30006</td><td>10000</td><td>40104</td><td>30007</td><td>10003</td><td>3263907</td><td>968577</td><td>2958603</td><td>80114</td><td>30208</td><td>10003</td><td>30009</td><td>60216</td><td>20006</td><td>30009</td><td>50001</td><td>10000</td><td>20000</td><td>40100</td></tr><tr><td>70204</td><td>122442</td><td>90107</td><td>50101</td><td>30006</td><td>10000</td><td>40104</td><td>30007</td><td>10003</td><td>3264101</td><td>968578</td><td>2958650</td><td>80114</td><td>30208</td><td>10003</td><td>30009</td><td>60216</td><td>20006</td><td>30009</td><td>50001</td><td>10000</td><td>20000</td><td>40100</td></tr><tr><td>70204</td><td>122437</td><td>90104</td><td>50101</td><td>30003</td><td>10000</td><td>40104</td><td>30007</td><td>10003</td><td>3263772</td><td>968537</td><td>2958478</td><td>80114</td><td>30208</td><td>10003</td><td>30009</td><td>60216</td><td>20006</td><td>30009</td><td>50001</td><td>10000</td><td>20000</td><td>40100</td></tr><tr><td>70204</td><td>122444</td><td>90104</td><td>50101</td><td>30003</td><td>10000</td><td>40104</td><td>30007</td><td>10003</td><td>3263772</td><td>968537</td><td>2958478</td><td>80114</td><td>30208</td><td>10003</td><td>30009</td><td>60216</td><td>20006</td><td>30009</td><td>50001</td><td>10000</td><td>20000</td><td>40100</td></tr></table></div></div></div><h3>1000 unrolls and 10 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code, minus 3 chain cycles): 9.2917</p><div><input type="checkbox" id="checkbox-7" checked="checked"><label for="checkbox-7"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map simd uop (7e)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? simd retires (ee)</td><td>? int retires (ef)</td></tr></thead><tr><td>70025</td><td>123269</td><td>90031</td><td>50012</td><td>30018</td><td>10001</td><td>40042</td><td>30031</td><td>10000</td><td>3276828</td><td>972607</td><td>2970849</td><td>80010</td><td>30020</td><td>10000</td><td>30000</td><td>60020</td><td>20000</td><td>30000</td><td>50001</td><td>10000</td><td>20000</td><td>40010</td></tr><tr><td>70024</td><td>122917</td><td>90017</td><td>50011</td><td>30006</td><td>10000</td><td>40010</td><td>30000</td><td>10000</td><td>3276828</td><td>972607</td><td>2970849</td><td>80010</td><td>30020</td><td>10000</td><td>30000</td><td>60020</td><td>20000</td><td>30000</td><td>50001</td><td>10000</td><td>20000</td><td>40010</td></tr><tr><td>70024</td><td>122917</td><td>90017</td><td>50011</td><td>30006</td><td>10000</td><td>40010</td><td>30000</td><td>10012</td><td>3280644</td><td>973767</td><td>2974412</td><td>80092</td><td>30059</td><td>10012</td><td>30037</td><td>60020</td><td>20000</td><td>30000</td><td>50001</td><td>10000</td><td>20000</td><td>40010</td></tr><tr><td>70024</td><td>122917</td><td>90017</td><td>50011</td><td>30006</td><td>10000</td><td>40010</td><td>30000</td><td>10000</td><td>3276828</td><td>972607</td><td>2970849</td><td>80010</td><td>30020</td><td>10000</td><td>30000</td><td>60020</td><td>20000</td><td>30000</td><td>50001</td><td>10000</td><td>20000</td><td>40010</td></tr><tr><td>70024</td><td>122917</td><td>90017</td><td>50011</td><td>30006</td><td>10000</td><td>40010</td><td>30000</td><td>10000</td><td>3276828</td><td>972607</td><td>2970849</td><td>80010</td><td>30020</td><td>10000</td><td>30000</td><td>60020</td><td>20000</td><td>30000</td><td>50001</td><td>10000</td><td>20000</td><td>40010</td></tr><tr><td>70024</td><td>122917</td><td>90017</td><td>50011</td><td>30006</td><td>10000</td><td>40010</td><td>30000</td><td>10000</td><td>3276828</td><td>972607</td><td>2970849</td><td>80010</td><td>30020</td><td>10000</td><td>30000</td><td>60020</td><td>20000</td><td>30000</td><td>50001</td><td>10000</td><td>20000</td><td>40010</td></tr><tr><td>70024</td><td>122917</td><td>90017</td><td>50011</td><td>30006</td><td>10000</td><td>40010</td><td>30000</td><td>10000</td><td>3276828</td><td>972607</td><td>2970849</td><td>80010</td><td>30020</td><td>10000</td><td>30000</td><td>60020</td><td>20000</td><td>30000</td><td>50001</td><td>10000</td><td>20000</td><td>40010</td></tr><tr><td>70025</td><td>122974</td><td>90028</td><td>50017</td><td>30010</td><td>10001</td><td>40045</td><td>30034</td><td>10000</td><td>3276828</td><td>972607</td><td>2970849</td><td>80010</td><td>30020</td><td>10000</td><td>30000</td><td>60020</td><td>20000</td><td>30000</td><td>50001</td><td>10000</td><td>20000</td><td>40010</td></tr><tr><td>70024</td><td>122917</td><td>90017</td><td>50011</td><td>30006</td><td>10000</td><td>40010</td><td>30000</td><td>10000</td><td>3276828</td><td>972607</td><td>2970849</td><td>80010</td><td>30020</td><td>10000</td><td>30000</td><td>60020</td><td>20000</td><td>30000</td><td>50001</td><td>10000</td><td>20000</td><td>40010</td></tr><tr><td>70024</td><td>122917</td><td>90017</td><td>50011</td><td>30006</td><td>10000</td><td>40010</td><td>30000</td><td>10000</td><td>3276828</td><td>972607</td><td>2970849</td><td>80010</td><td>30020</td><td>10000</td><td>30000</td><td>60020</td><td>20000</td><td>30000</td><td>50001</td><td>10000</td><td>20000</td><td>40010</td></tr></table></div></div></div></div><h2>Test 4: throughput</h2><div style="margin-left: 40px"><p>Count: 8</p><p>Code:</p><pre>  ld2r { v0.8h, v1.8h }, [x6], x8
  ld2r { v0.8h, v1.8h }, [x6], x8
  ld2r { v0.8h, v1.8h }, [x6], x8
  ld2r { v0.8h, v1.8h }, [x6], x8
  ld2r { v0.8h, v1.8h }, [x6], x8
  ld2r { v0.8h, v1.8h }, [x6], x8
  ld2r { v0.8h, v1.8h }, [x6], x8
  ld2r { v0.8h, v1.8h }, [x6], x8</pre><div><input type="checkbox" id="checkbox-8" checked="checked"><label for="checkbox-8"><p>Initialization</p></label><div class="remove-check">
<pre>  mov x7, x6
  mov x8, x6
  mov x9, x6
  mov x10, x6
  mov x11, x6
  mov x12, x6
  mov x13, x6
  mov x8, 0</pre></div></div><p>(fused SUBS/B.cc loop)</p><h3>100 unrolls and 100 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code divided by count): 1.0012</p><div><input type="checkbox" id="checkbox-9" checked="checked"><label for="checkbox-9"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map simd uop (7e)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? simd retires (ee)</td><td>? int retires (ef)</td></tr></thead><tr><td>240205</td><td>80206</td><td>320248</td><td>80121</td><td>160107</td><td>80020</td><td>80123</td><td>160036</td><td>80006</td><td>354610</td><td>354257</td><td>1255116</td><td>320122</td><td>200</td><td>80006</td><td>160012</td><td>200</td><td>160018</td><td>160017</td><td>80007</td><td>80000</td><td>160000</td><td>100</td></tr><tr><td>240204</td><td>80098</td><td>320141</td><td>80106</td><td>160030</td><td>80005</td><td>80107</td><td>160010</td><td>80008</td><td>336105</td><td>335773</td><td>1270385</td><td>320128</td><td>200</td><td>80008</td><td>160016</td><td>200</td><td>160012</td><td>160010</td><td>80004</td><td>80000</td><td>160000</td><td>100</td></tr><tr><td>240204</td><td>80103</td><td>320137</td><td>80105</td><td>160028</td><td>80004</td><td>80106</td><td>160010</td><td>80007</td><td>332708</td><td>332371</td><td>1271142</td><td>320124</td><td>200</td><td>80007</td><td>160013</td><td>200</td><td>160014</td><td>160013</td><td>80005</td><td>80000</td><td>160000</td><td>100</td></tr><tr><td>240204</td><td>80098</td><td>320141</td><td>80106</td><td>160030</td><td>80005</td><td>80108</td><td>160012</td><td>80007</td><td>337917</td><td>337591</td><td>1283009</td><td>320124</td><td>200</td><td>80007</td><td>160013</td><td>200</td><td>160016</td><td>160016</td><td>80006</td><td>80000</td><td>160000</td><td>100</td></tr><tr><td>240204</td><td>80098</td><td>320141</td><td>80106</td><td>160030</td><td>80005</td><td>80108</td><td>160012</td><td>80007</td><td>338295</td><td>337961</td><td>1273142</td><td>320124</td><td>200</td><td>80007</td><td>160013</td><td>200</td><td>160012</td><td>160010</td><td>80005</td><td>80000</td><td>160000</td><td>100</td></tr><tr><td>240205</td><td>80136</td><td>320252</td><td>80134</td><td>160085</td><td>80033</td><td>80135</td><td>160066</td><td>80007</td><td>332098</td><td>331777</td><td>1269272</td><td>320124</td><td>200</td><td>80007</td><td>160013</td><td>200</td><td>160014</td><td>160013</td><td>80006</td><td>80000</td><td>160000</td><td>100</td></tr><tr><td>240204</td><td>80098</td><td>320139</td><td>80105</td><td>160030</td><td>80004</td><td>80107</td><td>160010</td><td>80008</td><td>334455</td><td>334119</td><td>1271292</td><td>320128</td><td>200</td><td>80008</td><td>160016</td><td>200</td><td>160014</td><td>160013</td><td>80005</td><td>80000</td><td>160000</td><td>100</td></tr><tr><td>240204</td><td>80098</td><td>320138</td><td>80105</td><td>160029</td><td>80004</td><td>80107</td><td>160010</td><td>80008</td><td>340870</td><td>340537</td><td>1279001</td><td>320128</td><td>200</td><td>80008</td><td>160016</td><td>200</td><td>160014</td><td>160013</td><td>80006</td><td>80000</td><td>160000</td><td>100</td></tr><tr><td>240204</td><td>80097</td><td>320133</td><td>80104</td><td>160026</td><td>80003</td><td>80106</td><td>160008</td><td>80007</td><td>332708</td><td>332371</td><td>1271142</td><td>320124</td><td>200</td><td>80007</td><td>160013</td><td>200</td><td>160016</td><td>160016</td><td>80006</td><td>80000</td><td>160000</td><td>100</td></tr><tr><td>240204</td><td>80098</td><td>320141</td><td>80106</td><td>160030</td><td>80005</td><td>80108</td><td>160012</td><td>80007</td><td>335299</td><td>334965</td><td>1272176</td><td>320123</td><td>200</td><td>80007</td><td>160013</td><td>200</td><td>160016</td><td>160016</td><td>80006</td><td>80000</td><td>160000</td><td>100</td></tr></table></div></div></div><h3>1000 unrolls and 10 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code divided by count): 1.0006</p><div><input type="checkbox" id="checkbox-10" checked="checked"><label for="checkbox-10"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map simd uop (7e)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? simd retires (ee)</td><td>? int retires (ef)</td></tr></thead><tr><td>240025</td><td>80165</td><td>320151</td><td>80030</td><td>160102</td><td>80019</td><td>80032</td><td>160034</td><td>80009</td><td>404090</td><td>404062</td><td>1312540</td><td>320042</td><td>20</td><td>80009</td><td>160017</td><td>20</td><td>160000</td><td>160000</td><td>80001</td><td>80000</td><td>160000</td><td>10</td></tr><tr><td>240024</td><td>80048</td><td>320035</td><td>80011</td><td>160024</td><td>80000</td><td>80010</td><td>160000</td><td>80000</td><td>334298</td><td>334273</td><td>1570223</td><td>320010</td><td>20</td><td>80000</td><td>160000</td><td>20</td><td>160000</td><td>160000</td><td>80001</td><td>80000</td><td>160000</td><td>10</td></tr><tr><td>240024</td><td>80048</td><td>320035</td><td>80011</td><td>160024</td><td>80000</td><td>80010</td><td>160000</td><td>80000</td><td>344522</td><td>344497</td><td>1569723</td><td>320010</td><td>20</td><td>80000</td><td>160000</td><td>20</td><td>160000</td><td>160000</td><td>80001</td><td>80000</td><td>160000</td><td>10</td></tr><tr><td>240024</td><td>80048</td><td>320035</td><td>80011</td><td>160024</td><td>80000</td><td>80010</td><td>160000</td><td>80000</td><td>321395</td><td>321371</td><td>1558441</td><td>320010</td><td>20</td><td>80000</td><td>160000</td><td>20</td><td>160000</td><td>160000</td><td>80001</td><td>80000</td><td>160000</td><td>10</td></tr><tr><td>240024</td><td>80048</td><td>320035</td><td>80011</td><td>160024</td><td>80000</td><td>80010</td><td>160000</td><td>80000</td><td>323740</td><td>323715</td><td>1568683</td><td>320010</td><td>20</td><td>80000</td><td>160000</td><td>20</td><td>160000</td><td>160000</td><td>80001</td><td>80000</td><td>160000</td><td>10</td></tr><tr><td>240024</td><td>80048</td><td>320035</td><td>80011</td><td>160024</td><td>80000</td><td>80010</td><td>160000</td><td>80000</td><td>337800</td><td>337777</td><td>1574447</td><td>320010</td><td>20</td><td>80000</td><td>160000</td><td>20</td><td>160000</td><td>160000</td><td>80001</td><td>80000</td><td>160000</td><td>10</td></tr><tr><td>240024</td><td>80048</td><td>320035</td><td>80011</td><td>160024</td><td>80000</td><td>80010</td><td>160000</td><td>80000</td><td>321395</td><td>321371</td><td>1558441</td><td>320010</td><td>20</td><td>80000</td><td>160000</td><td>20</td><td>160000</td><td>160000</td><td>80001</td><td>80000</td><td>160000</td><td>10</td></tr><tr><td>240024</td><td>80048</td><td>320035</td><td>80011</td><td>160024</td><td>80000</td><td>80010</td><td>160000</td><td>80000</td><td>324040</td><td>324014</td><td>1559119</td><td>320010</td><td>20</td><td>80000</td><td>160000</td><td>20</td><td>160000</td><td>160000</td><td>80001</td><td>80000</td><td>160000</td><td>10</td></tr><tr><td>240024</td><td>80048</td><td>320035</td><td>80011</td><td>160024</td><td>80000</td><td>80010</td><td>160000</td><td>80000</td><td>330239</td><td>330215</td><td>1576131</td><td>320010</td><td>20</td><td>80000</td><td>160000</td><td>20</td><td>160000</td><td>160000</td><td>80001</td><td>80000</td><td>160000</td><td>10</td></tr><tr><td>240024</td><td>80048</td><td>320035</td><td>80011</td><td>160024</td><td>80000</td><td>80010</td><td>160000</td><td>80000</td><td>336171</td><td>336145</td><td>1576499</td><td>320010</td><td>20</td><td>80000</td><td>160000</td><td>20</td><td>160000</td><td>160000</td><td>80001</td><td>80000</td><td>160000</td><td>10</td></tr></table></div></div></div></div></body></html>