#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x557a979e7720 .scope module, "EzLogic_tb" "EzLogic_tb" 2 3;
 .timescale -6 -7;
P_0x557a979ec4d0 .param/str "FLAG_TO_TEST" 0 2 4, "0ops{....................................}";
P_0x557a979ec510 .param/l "N" 0 2 5, +C4<00000000000000000000000000101010>;
v0x557a97a1f3f0_0 .var "clk", 0 0;
v0x557a97a1f500_0 .var "counter", 6 0;
v0x557a97a1f5e0_0 .var "counter2", 6 0;
v0x557a97a1f6a0_0 .var "data_in", 7 0;
v0x557a97a1f760_0 .net "data_out", 7 0, L_0x557a97a22dd0;  1 drivers
v0x557a97a1f850_0 .var "data_out_all", 0 335;
L_0x7fa8870e4410 .functor BUFT 1, C4<001100000111100010011101010101101001001011110010111111100010001110111011001011000101110110011110000101100100000001100110010100111011011011001011001000010111110010010101001010011001100011001110000101111011011100010100001101111000100011011001010010011001010100100110100000001011010010111100111001001100001100001010100101101100011101010011>, C4<0>, C4<0>, C4<0>;
v0x557a97a1f910_0 .net "data_std", 0 335, L_0x7fa8870e4410;  1 drivers
L_0x7fa8870e3ba0 .functor BUFT 1, C4<00110000>, C4<0>, C4<0>, C4<0>;
v0x557a97a1f9f0 .array "flag_test_arr", 41 0;
v0x557a97a1f9f0_0 .net v0x557a97a1f9f0 0, 7 0, L_0x7fa8870e3ba0; 1 drivers
L_0x7fa8870e3b58 .functor BUFT 1, C4<01101111>, C4<0>, C4<0>, C4<0>;
v0x557a97a1f9f0_1 .net v0x557a97a1f9f0 1, 7 0, L_0x7fa8870e3b58; 1 drivers
L_0x7fa8870e3b10 .functor BUFT 1, C4<01110000>, C4<0>, C4<0>, C4<0>;
v0x557a97a1f9f0_2 .net v0x557a97a1f9f0 2, 7 0, L_0x7fa8870e3b10; 1 drivers
L_0x7fa8870e3ac8 .functor BUFT 1, C4<01110011>, C4<0>, C4<0>, C4<0>;
v0x557a97a1f9f0_3 .net v0x557a97a1f9f0 3, 7 0, L_0x7fa8870e3ac8; 1 drivers
L_0x7fa8870e3a80 .functor BUFT 1, C4<01111011>, C4<0>, C4<0>, C4<0>;
v0x557a97a1f9f0_4 .net v0x557a97a1f9f0 4, 7 0, L_0x7fa8870e3a80; 1 drivers
L_0x7fa8870e3a38 .functor BUFT 1, C4<00101110>, C4<0>, C4<0>, C4<0>;
v0x557a97a1f9f0_5 .net v0x557a97a1f9f0 5, 7 0, L_0x7fa8870e3a38; 1 drivers
L_0x7fa8870e39f0 .functor BUFT 1, C4<00101110>, C4<0>, C4<0>, C4<0>;
v0x557a97a1f9f0_6 .net v0x557a97a1f9f0 6, 7 0, L_0x7fa8870e39f0; 1 drivers
L_0x7fa8870e39a8 .functor BUFT 1, C4<00101110>, C4<0>, C4<0>, C4<0>;
v0x557a97a1f9f0_7 .net v0x557a97a1f9f0 7, 7 0, L_0x7fa8870e39a8; 1 drivers
L_0x7fa8870e3960 .functor BUFT 1, C4<00101110>, C4<0>, C4<0>, C4<0>;
v0x557a97a1f9f0_8 .net v0x557a97a1f9f0 8, 7 0, L_0x7fa8870e3960; 1 drivers
L_0x7fa8870e3918 .functor BUFT 1, C4<00101110>, C4<0>, C4<0>, C4<0>;
v0x557a97a1f9f0_9 .net v0x557a97a1f9f0 9, 7 0, L_0x7fa8870e3918; 1 drivers
L_0x7fa8870e38d0 .functor BUFT 1, C4<00101110>, C4<0>, C4<0>, C4<0>;
v0x557a97a1f9f0_10 .net v0x557a97a1f9f0 10, 7 0, L_0x7fa8870e38d0; 1 drivers
L_0x7fa8870e3888 .functor BUFT 1, C4<00101110>, C4<0>, C4<0>, C4<0>;
v0x557a97a1f9f0_11 .net v0x557a97a1f9f0 11, 7 0, L_0x7fa8870e3888; 1 drivers
L_0x7fa8870e3840 .functor BUFT 1, C4<00101110>, C4<0>, C4<0>, C4<0>;
v0x557a97a1f9f0_12 .net v0x557a97a1f9f0 12, 7 0, L_0x7fa8870e3840; 1 drivers
L_0x7fa8870e37f8 .functor BUFT 1, C4<00101110>, C4<0>, C4<0>, C4<0>;
v0x557a97a1f9f0_13 .net v0x557a97a1f9f0 13, 7 0, L_0x7fa8870e37f8; 1 drivers
L_0x7fa8870e37b0 .functor BUFT 1, C4<00101110>, C4<0>, C4<0>, C4<0>;
v0x557a97a1f9f0_14 .net v0x557a97a1f9f0 14, 7 0, L_0x7fa8870e37b0; 1 drivers
L_0x7fa8870e3768 .functor BUFT 1, C4<00101110>, C4<0>, C4<0>, C4<0>;
v0x557a97a1f9f0_15 .net v0x557a97a1f9f0 15, 7 0, L_0x7fa8870e3768; 1 drivers
L_0x7fa8870e3720 .functor BUFT 1, C4<00101110>, C4<0>, C4<0>, C4<0>;
v0x557a97a1f9f0_16 .net v0x557a97a1f9f0 16, 7 0, L_0x7fa8870e3720; 1 drivers
L_0x7fa8870e36d8 .functor BUFT 1, C4<00101110>, C4<0>, C4<0>, C4<0>;
v0x557a97a1f9f0_17 .net v0x557a97a1f9f0 17, 7 0, L_0x7fa8870e36d8; 1 drivers
L_0x7fa8870e3690 .functor BUFT 1, C4<00101110>, C4<0>, C4<0>, C4<0>;
v0x557a97a1f9f0_18 .net v0x557a97a1f9f0 18, 7 0, L_0x7fa8870e3690; 1 drivers
L_0x7fa8870e3648 .functor BUFT 1, C4<00101110>, C4<0>, C4<0>, C4<0>;
v0x557a97a1f9f0_19 .net v0x557a97a1f9f0 19, 7 0, L_0x7fa8870e3648; 1 drivers
L_0x7fa8870e3600 .functor BUFT 1, C4<00101110>, C4<0>, C4<0>, C4<0>;
v0x557a97a1f9f0_20 .net v0x557a97a1f9f0 20, 7 0, L_0x7fa8870e3600; 1 drivers
L_0x7fa8870e35b8 .functor BUFT 1, C4<00101110>, C4<0>, C4<0>, C4<0>;
v0x557a97a1f9f0_21 .net v0x557a97a1f9f0 21, 7 0, L_0x7fa8870e35b8; 1 drivers
L_0x7fa8870e3570 .functor BUFT 1, C4<00101110>, C4<0>, C4<0>, C4<0>;
v0x557a97a1f9f0_22 .net v0x557a97a1f9f0 22, 7 0, L_0x7fa8870e3570; 1 drivers
L_0x7fa8870e3528 .functor BUFT 1, C4<00101110>, C4<0>, C4<0>, C4<0>;
v0x557a97a1f9f0_23 .net v0x557a97a1f9f0 23, 7 0, L_0x7fa8870e3528; 1 drivers
L_0x7fa8870e34e0 .functor BUFT 1, C4<00101110>, C4<0>, C4<0>, C4<0>;
v0x557a97a1f9f0_24 .net v0x557a97a1f9f0 24, 7 0, L_0x7fa8870e34e0; 1 drivers
L_0x7fa8870e3498 .functor BUFT 1, C4<00101110>, C4<0>, C4<0>, C4<0>;
v0x557a97a1f9f0_25 .net v0x557a97a1f9f0 25, 7 0, L_0x7fa8870e3498; 1 drivers
L_0x7fa8870e3450 .functor BUFT 1, C4<00101110>, C4<0>, C4<0>, C4<0>;
v0x557a97a1f9f0_26 .net v0x557a97a1f9f0 26, 7 0, L_0x7fa8870e3450; 1 drivers
L_0x7fa8870e3408 .functor BUFT 1, C4<00101110>, C4<0>, C4<0>, C4<0>;
v0x557a97a1f9f0_27 .net v0x557a97a1f9f0 27, 7 0, L_0x7fa8870e3408; 1 drivers
L_0x7fa8870e33c0 .functor BUFT 1, C4<00101110>, C4<0>, C4<0>, C4<0>;
v0x557a97a1f9f0_28 .net v0x557a97a1f9f0 28, 7 0, L_0x7fa8870e33c0; 1 drivers
L_0x7fa8870e3378 .functor BUFT 1, C4<00101110>, C4<0>, C4<0>, C4<0>;
v0x557a97a1f9f0_29 .net v0x557a97a1f9f0 29, 7 0, L_0x7fa8870e3378; 1 drivers
L_0x7fa8870e3330 .functor BUFT 1, C4<00101110>, C4<0>, C4<0>, C4<0>;
v0x557a97a1f9f0_30 .net v0x557a97a1f9f0 30, 7 0, L_0x7fa8870e3330; 1 drivers
L_0x7fa8870e32e8 .functor BUFT 1, C4<00101110>, C4<0>, C4<0>, C4<0>;
v0x557a97a1f9f0_31 .net v0x557a97a1f9f0 31, 7 0, L_0x7fa8870e32e8; 1 drivers
L_0x7fa8870e32a0 .functor BUFT 1, C4<00101110>, C4<0>, C4<0>, C4<0>;
v0x557a97a1f9f0_32 .net v0x557a97a1f9f0 32, 7 0, L_0x7fa8870e32a0; 1 drivers
L_0x7fa8870e3258 .functor BUFT 1, C4<00101110>, C4<0>, C4<0>, C4<0>;
v0x557a97a1f9f0_33 .net v0x557a97a1f9f0 33, 7 0, L_0x7fa8870e3258; 1 drivers
L_0x7fa8870e3210 .functor BUFT 1, C4<00101110>, C4<0>, C4<0>, C4<0>;
v0x557a97a1f9f0_34 .net v0x557a97a1f9f0 34, 7 0, L_0x7fa8870e3210; 1 drivers
L_0x7fa8870e31c8 .functor BUFT 1, C4<00101110>, C4<0>, C4<0>, C4<0>;
v0x557a97a1f9f0_35 .net v0x557a97a1f9f0 35, 7 0, L_0x7fa8870e31c8; 1 drivers
L_0x7fa8870e3180 .functor BUFT 1, C4<00101110>, C4<0>, C4<0>, C4<0>;
v0x557a97a1f9f0_36 .net v0x557a97a1f9f0 36, 7 0, L_0x7fa8870e3180; 1 drivers
L_0x7fa8870e3138 .functor BUFT 1, C4<00101110>, C4<0>, C4<0>, C4<0>;
v0x557a97a1f9f0_37 .net v0x557a97a1f9f0 37, 7 0, L_0x7fa8870e3138; 1 drivers
L_0x7fa8870e30f0 .functor BUFT 1, C4<00101110>, C4<0>, C4<0>, C4<0>;
v0x557a97a1f9f0_38 .net v0x557a97a1f9f0 38, 7 0, L_0x7fa8870e30f0; 1 drivers
L_0x7fa8870e30a8 .functor BUFT 1, C4<00101110>, C4<0>, C4<0>, C4<0>;
v0x557a97a1f9f0_39 .net v0x557a97a1f9f0 39, 7 0, L_0x7fa8870e30a8; 1 drivers
L_0x7fa8870e3060 .functor BUFT 1, C4<00101110>, C4<0>, C4<0>, C4<0>;
v0x557a97a1f9f0_40 .net v0x557a97a1f9f0 40, 7 0, L_0x7fa8870e3060; 1 drivers
L_0x7fa8870e3018 .functor BUFT 1, C4<01111101>, C4<0>, C4<0>, C4<0>;
v0x557a97a1f9f0_41 .net v0x557a97a1f9f0 41, 7 0, L_0x7fa8870e3018; 1 drivers
v0x557a97a20150_0 .var "rst_n", 0 0;
v0x557a97a201f0_0 .var "start", 0 0;
v0x557a97a202b0_0 .net "success", 0 0, L_0x557a97a3c8d0;  1 drivers
v0x557a97a20370_0 .var "valid_in", 0 0;
v0x557a97a20460_0 .net "valid_out", 0 0, L_0x557a97a2c620;  1 drivers
E_0x557a9795da60 .event posedge, v0x557a97a06a00_0;
E_0x557a97928b10 .event negedge, v0x557a97a201f0_0;
L_0x557a97a3c8d0 .cmp/eq 336, L_0x7fa8870e4410, v0x557a97a1f850_0;
S_0x557a979cb2f0 .scope generate, "genblk1[0]" "genblk1[0]" 2 22, 2 22 0, S_0x557a979e7720;
 .timescale -6 -7;
P_0x557a97944ad0 .param/l "i" 0 2 22, +C4<00>;
S_0x557a979cd7d0 .scope generate, "genblk1[1]" "genblk1[1]" 2 22, 2 22 0, S_0x557a979e7720;
 .timescale -6 -7;
P_0x557a97945940 .param/l "i" 0 2 22, +C4<01>;
S_0x557a979d6e00 .scope generate, "genblk1[2]" "genblk1[2]" 2 22, 2 22 0, S_0x557a979e7720;
 .timescale -6 -7;
P_0x557a979467b0 .param/l "i" 0 2 22, +C4<010>;
S_0x557a979d9250 .scope generate, "genblk1[3]" "genblk1[3]" 2 22, 2 22 0, S_0x557a979e7720;
 .timescale -6 -7;
P_0x557a979491e0 .param/l "i" 0 2 22, +C4<011>;
S_0x557a979db730 .scope generate, "genblk1[4]" "genblk1[4]" 2 22, 2 22 0, S_0x557a979e7720;
 .timescale -6 -7;
P_0x557a9794ca80 .param/l "i" 0 2 22, +C4<0100>;
S_0x557a979ddc10 .scope generate, "genblk1[5]" "genblk1[5]" 2 22, 2 22 0, S_0x557a979e7720;
 .timescale -6 -7;
P_0x557a9794f760 .param/l "i" 0 2 22, +C4<0101>;
S_0x557a979e5660 .scope generate, "genblk1[6]" "genblk1[6]" 2 22, 2 22 0, S_0x557a979e7720;
 .timescale -6 -7;
P_0x557a979520e0 .param/l "i" 0 2 22, +C4<0110>;
S_0x557a979c8e10 .scope generate, "genblk1[7]" "genblk1[7]" 2 22, 2 22 0, S_0x557a979e7720;
 .timescale -6 -7;
P_0x557a979c4880 .param/l "i" 0 2 22, +C4<0111>;
S_0x557a979beab0 .scope generate, "genblk1[8]" "genblk1[8]" 2 22, 2 22 0, S_0x557a979e7720;
 .timescale -6 -7;
P_0x557a979c0a70 .param/l "i" 0 2 22, +C4<01000>;
S_0x557a979bfb60 .scope generate, "genblk1[9]" "genblk1[9]" 2 22, 2 22 0, S_0x557a979e7720;
 .timescale -6 -7;
P_0x557a979bc4c0 .param/l "i" 0 2 22, +C4<01001>;
S_0x557a979c07a0 .scope generate, "genblk1[10]" "genblk1[10]" 2 22, 2 22 0, S_0x557a979e7720;
 .timescale -6 -7;
P_0x557a979b0e50 .param/l "i" 0 2 22, +C4<01010>;
S_0x557a979c1c50 .scope generate, "genblk1[11]" "genblk1[11]" 2 22, 2 22 0, S_0x557a979e7720;
 .timescale -6 -7;
P_0x557a979b8160 .param/l "i" 0 2 22, +C4<01011>;
S_0x557a979c3100 .scope generate, "genblk1[12]" "genblk1[12]" 2 22, 2 22 0, S_0x557a979e7720;
 .timescale -6 -7;
P_0x557a979b6470 .param/l "i" 0 2 22, +C4<01100>;
S_0x557a979c45b0 .scope generate, "genblk1[13]" "genblk1[13]" 2 22, 2 22 0, S_0x557a979e7720;
 .timescale -6 -7;
P_0x557a979b39c0 .param/l "i" 0 2 22, +C4<01101>;
S_0x557a979c6840 .scope generate, "genblk1[14]" "genblk1[14]" 2 22, 2 22 0, S_0x557a979e7720;
 .timescale -6 -7;
P_0x557a979b23c0 .param/l "i" 0 2 22, +C4<01110>;
S_0x557a979bd600 .scope generate, "genblk1[15]" "genblk1[15]" 2 22, 2 22 0, S_0x557a979e7720;
 .timescale -6 -7;
P_0x557a979c2470 .param/l "i" 0 2 22, +C4<01111>;
S_0x557a979baaf0 .scope generate, "genblk1[16]" "genblk1[16]" 2 22, 2 22 0, S_0x557a979e7720;
 .timescale -6 -7;
P_0x557a979bc970 .param/l "i" 0 2 22, +C4<010000>;
S_0x557a979bb0b0 .scope generate, "genblk1[17]" "genblk1[17]" 2 22, 2 22 0, S_0x557a979e7720;
 .timescale -6 -7;
P_0x557a979dda00 .param/l "i" 0 2 22, +C4<010001>;
S_0x557a979bc1f0 .scope generate, "genblk1[18]" "genblk1[18]" 2 22, 2 22 0, S_0x557a979e7720;
 .timescale -6 -7;
P_0x557a979d6bf0 .param/l "i" 0 2 22, +C4<010010>;
S_0x557a979e42e0 .scope generate, "genblk1[19]" "genblk1[19]" 2 22, 2 22 0, S_0x557a979e7720;
 .timescale -6 -7;
P_0x557a979c8c00 .param/l "i" 0 2 22, +C4<010011>;
S_0x557a979d4870 .scope generate, "genblk1[20]" "genblk1[20]" 2 22, 2 22 0, S_0x557a979e7720;
 .timescale -6 -7;
P_0x557a97978230 .param/l "i" 0 2 22, +C4<010100>;
S_0x557a979de490 .scope generate, "genblk1[21]" "genblk1[21]" 2 22, 2 22 0, S_0x557a979e7720;
 .timescale -6 -7;
P_0x557a97976e20 .param/l "i" 0 2 22, +C4<010101>;
S_0x557a979e2e10 .scope generate, "genblk1[22]" "genblk1[22]" 2 22, 2 22 0, S_0x557a979e7720;
 .timescale -6 -7;
P_0x557a979750d0 .param/l "i" 0 2 22, +C4<010110>;
S_0x557a979e1c00 .scope generate, "genblk1[23]" "genblk1[23]" 2 22, 2 22 0, S_0x557a979e7720;
 .timescale -6 -7;
P_0x557a979729f0 .param/l "i" 0 2 22, +C4<010111>;
S_0x557a979e0dc0 .scope generate, "genblk1[24]" "genblk1[24]" 2 22, 2 22 0, S_0x557a979e7720;
 .timescale -6 -7;
P_0x557a979730d0 .param/l "i" 0 2 22, +C4<011000>;
S_0x557a979cf2c0 .scope generate, "genblk1[25]" "genblk1[25]" 2 22, 2 22 0, S_0x557a979e7720;
 .timescale -6 -7;
P_0x557a97973770 .param/l "i" 0 2 22, +C4<011001>;
S_0x557a979d2ee0 .scope generate, "genblk1[26]" "genblk1[26]" 2 22, 2 22 0, S_0x557a979e7720;
 .timescale -6 -7;
P_0x557a979707b0 .param/l "i" 0 2 22, +C4<011010>;
S_0x557a979d1d80 .scope generate, "genblk1[27]" "genblk1[27]" 2 22, 2 22 0, S_0x557a979e7720;
 .timescale -6 -7;
P_0x557a97970ec0 .param/l "i" 0 2 22, +C4<011011>;
S_0x557a979d0f40 .scope generate, "genblk1[28]" "genblk1[28]" 2 22, 2 22 0, S_0x557a979e7720;
 .timescale -6 -7;
P_0x557a9796e770 .param/l "i" 0 2 22, +C4<011100>;
S_0x557a979d0100 .scope generate, "genblk1[29]" "genblk1[29]" 2 22, 2 22 0, S_0x557a979e7720;
 .timescale -6 -7;
P_0x557a9796ee90 .param/l "i" 0 2 22, +C4<011101>;
S_0x557a979bf510 .scope generate, "genblk1[30]" "genblk1[30]" 2 22, 2 22 0, S_0x557a979e7720;
 .timescale -6 -7;
P_0x557a9796cb10 .param/l "i" 0 2 22, +C4<011110>;
S_0x557a979af230 .scope generate, "genblk1[31]" "genblk1[31]" 2 22, 2 22 0, S_0x557a979e7720;
 .timescale -6 -7;
P_0x557a9796d230 .param/l "i" 0 2 22, +C4<011111>;
S_0x557a979aed50 .scope generate, "genblk1[32]" "genblk1[32]" 2 22, 2 22 0, S_0x557a979e7720;
 .timescale -6 -7;
P_0x557a9796b460 .param/l "i" 0 2 22, +C4<0100000>;
S_0x557a979ae870 .scope generate, "genblk1[33]" "genblk1[33]" 2 22, 2 22 0, S_0x557a979e7720;
 .timescale -6 -7;
P_0x557a9796a1d0 .param/l "i" 0 2 22, +C4<0100001>;
S_0x557a979df3c0 .scope generate, "genblk1[34]" "genblk1[34]" 2 22, 2 22 0, S_0x557a979e7720;
 .timescale -6 -7;
P_0x557a97968860 .param/l "i" 0 2 22, +C4<0100010>;
S_0x557a979e0020 .scope generate, "genblk1[35]" "genblk1[35]" 2 22, 2 22 0, S_0x557a979e7720;
 .timescale -6 -7;
P_0x557a97962b40 .param/l "i" 0 2 22, +C4<0100011>;
S_0x557a979ba580 .scope generate, "genblk1[36]" "genblk1[36]" 2 22, 2 22 0, S_0x557a979e7720;
 .timescale -6 -7;
P_0x557a97963830 .param/l "i" 0 2 22, +C4<0100100>;
S_0x557a979b9a80 .scope generate, "genblk1[37]" "genblk1[37]" 2 22, 2 22 0, S_0x557a979e7720;
 .timescale -6 -7;
P_0x557a97963f30 .param/l "i" 0 2 22, +C4<0100101>;
S_0x557a979b8f80 .scope generate, "genblk1[38]" "genblk1[38]" 2 22, 2 22 0, S_0x557a979e7720;
 .timescale -6 -7;
P_0x557a9793e480 .param/l "i" 0 2 22, +C4<0100110>;
S_0x557a979b8480 .scope generate, "genblk1[39]" "genblk1[39]" 2 22, 2 22 0, S_0x557a979e7720;
 .timescale -6 -7;
P_0x557a9793e9f0 .param/l "i" 0 2 22, +C4<0100111>;
S_0x557a979b7980 .scope generate, "genblk1[40]" "genblk1[40]" 2 22, 2 22 0, S_0x557a979e7720;
 .timescale -6 -7;
P_0x557a9793e190 .param/l "i" 0 2 22, +C4<0101000>;
S_0x557a979b6fc0 .scope generate, "genblk1[41]" "genblk1[41]" 2 22, 2 22 0, S_0x557a979e7720;
 .timescale -6 -7;
P_0x557a9793f7b0 .param/l "i" 0 2 22, +C4<0101001>;
S_0x557a979b6600 .scope module, "inst" "EzLogic_top" 2 27, 3 16 0, S_0x557a979e7720;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 8 "data_in";
    .port_info 3 /INPUT 1 "valid_in";
    .port_info 4 /OUTPUT 8 "data_out";
    .port_info 5 /OUTPUT 1 "valid_out";
L_0x7fa8870e3be8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557a97a1d190_0 .net "<const0>", 0 0, L_0x7fa8870e3be8;  1 drivers
L_0x7fa8870e3c30 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x557a97a1d250_0 .net "<const1>", 0 0, L_0x7fa8870e3c30;  1 drivers
v0x557a97a1d310_0 .net *"_ivl_115", 0 0, L_0x557a97a27790;  1 drivers
v0x557a97a1d3b0_0 .net *"_ivl_117", 0 0, L_0x557a97a27830;  1 drivers
v0x557a97a1d490_0 .net *"_ivl_119", 0 0, L_0x557a97a27a20;  1 drivers
v0x557a97a1d570_0 .net *"_ivl_121", 0 0, L_0x557a97a27ac0;  1 drivers
v0x557a97a1d650_0 .net *"_ivl_151", 0 0, L_0x557a97a2b340;  1 drivers
v0x557a97a1d730_0 .net *"_ivl_153", 0 0, L_0x557a97a2b5a0;  1 drivers
v0x557a97a1d810_0 .net *"_ivl_155", 0 0, L_0x557a97a2b640;  1 drivers
v0x557a97a1d980_0 .net *"_ivl_160", 2 0, L_0x557a97a2c040;  1 drivers
v0x557a97a1da60_0 .net "clk", 0 0, v0x557a97a1f3f0_0;  1 drivers
v0x557a97a1db00_0 .net "clk_IBUF", 0 0, L_0x557a97a20f90;  1 drivers
v0x557a97a1dba0_0 .net "clk_IBUF_BUFG", 0 0, L_0x557a979ebf30;  1 drivers
v0x557a97a1dc40_0 .net "data_in", 7 0, v0x557a97a1f6a0_0;  1 drivers
v0x557a97a1dd00_0 .net "data_in_IBUF", 7 0, L_0x557a97a21d00;  1 drivers
v0x557a97a1dde0_0 .net "data_out", 7 0, L_0x557a97a22dd0;  alias, 1 drivers
v0x557a97a1dec0_0 .net "data_out_OBUF", 7 0, L_0x557a97a29dc0;  1 drivers
v0x557a97a1e0b0_0 .net "data_reg[3]_i_2_n_0", 0 0, L_0x557a97a1fee0;  1 drivers
v0x557a97a1e150_0 .net "data_reg[3]_i_3_n_0", 0 0, L_0x557a97a23290;  1 drivers
v0x557a97a1e1f0_0 .net "data_reg[3]_i_4_n_0", 0 0, L_0x557a97a23760;  1 drivers
v0x557a97a1e2c0_0 .net "data_reg[3]_i_5_n_0", 0 0, L_0x557a97a23c40;  1 drivers
v0x557a97a1e390_0 .net "data_reg[7]_i_2_n_0", 0 0, L_0x557a97a24040;  1 drivers
v0x557a97a1e430_0 .net "data_reg[7]_i_3_n_0", 0 0, L_0x557a97a241d0;  1 drivers
v0x557a97a1e500_0 .net "data_reg[7]_i_4_n_0", 0 0, L_0x557a97a246d0;  1 drivers
v0x557a97a1e5d0_0 .net "data_reg[7]_i_5_n_0", 0 0, L_0x557a97a24be0;  1 drivers
v0x557a97a1e6a0_0 .net "data_reg[7]_i_6_n_0", 0 0, L_0x557a97a25210;  1 drivers
v0x557a97a1e770_0 .net "data_reg_reg[3]_i_1_n_0", 0 0, L_0x557a97a28070;  1 drivers
v0x557a97a1e840_0 .net "data_reg_reg[3]_i_1_n_1", 0 0, L_0x557a97a281b0;  1 drivers
v0x557a97a1e8e0_0 .net "data_reg_reg[3]_i_1_n_2", 0 0, L_0x557a97a283d0;  1 drivers
v0x557a97a1e980_0 .net "data_reg_reg[3]_i_1_n_3", 0 0, L_0x557a97a28500;  1 drivers
v0x557a97a1ea20_0 .net "data_reg_reg[7]_i_1_n_1", 0 0, L_0x557a97a2bc20;  1 drivers
v0x557a97a1eac0_0 .net "data_reg_reg[7]_i_1_n_2", 0 0, L_0x557a97a2bcc0;  1 drivers
v0x557a97a1eb60_0 .net "data_reg_reg[7]_i_1_n_3", 0 0, L_0x557a97a2bfa0;  1 drivers
v0x557a97a1ee10_0 .net "p_0_in", 7 0, L_0x557a97a2c370;  1 drivers
v0x557a97a1eeb0_0 .net "rst_n", 0 0, v0x557a97a20150_0;  1 drivers
v0x557a97a1ef80_0 .net "rst_n_IBUF", 0 0, L_0x557a97a2c4b0;  1 drivers
v0x557a97a1f070_0 .net "valid_in", 0 0, v0x557a97a20370_0;  1 drivers
v0x557a97a1f110_0 .net "valid_in_IBUF", 0 0, L_0x557a97a2c5b0;  1 drivers
v0x557a97a1f1b0_0 .net "valid_out", 0 0, L_0x557a97a2c620;  alias, 1 drivers
v0x557a97a1f280_0 .net "valid_out_OBUF", 0 0, v0x557a97a1ce80_0;  1 drivers
L_0x557a97a210d0 .part v0x557a97a1f6a0_0, 0, 1;
L_0x557a97a211e0 .part v0x557a97a1f6a0_0, 1, 1;
L_0x557a97a21370 .part v0x557a97a1f6a0_0, 2, 1;
L_0x557a97a21590 .part v0x557a97a1f6a0_0, 3, 1;
L_0x557a97a21700 .part v0x557a97a1f6a0_0, 4, 1;
L_0x557a97a21890 .part v0x557a97a1f6a0_0, 5, 1;
L_0x557a97a21a30 .part v0x557a97a1f6a0_0, 6, 1;
L_0x557a97a21bc0 .part v0x557a97a1f6a0_0, 7, 1;
LS_0x557a97a21d00_0_0 .concat8 [ 1 1 1 1], L_0x557a97a21000, L_0x557a97a21170, L_0x557a97a212d0, L_0x557a97a214f0;
LS_0x557a97a21d00_0_4 .concat8 [ 1 1 1 1], L_0x557a97a21660, L_0x557a97a217f0, L_0x557a97a219c0, L_0x557a97a21b20;
L_0x557a97a21d00 .concat8 [ 4 4 0 0], LS_0x557a97a21d00_0_0, LS_0x557a97a21d00_0_4;
L_0x557a97a220e0 .part L_0x557a97a29dc0, 0, 1;
L_0x557a97a222a0 .part L_0x557a97a29dc0, 1, 1;
L_0x557a97a22400 .part L_0x557a97a29dc0, 2, 1;
L_0x557a97a225d0 .part L_0x557a97a29dc0, 3, 1;
L_0x557a97a22730 .part L_0x557a97a29dc0, 4, 1;
L_0x557a97a22850 .part L_0x557a97a29dc0, 5, 1;
L_0x557a97a229b0 .part L_0x557a97a29dc0, 6, 1;
L_0x557a97a22bd0 .part L_0x557a97a29dc0, 7, 1;
LS_0x557a97a22dd0_0_0 .concat8 [ 1 1 1 1], L_0x557a97a22070, L_0x557a97a22230, L_0x557a97a22390, L_0x557a97a22560;
LS_0x557a97a22dd0_0_4 .concat8 [ 1 1 1 1], L_0x557a97a226c0, L_0x557a97a224f0, L_0x557a97a22940, L_0x557a97a22b30;
L_0x557a97a22dd0 .concat8 [ 4 4 0 0], LS_0x557a97a22dd0_0_0, LS_0x557a97a22dd0_0_4;
L_0x557a97a22fb0 .part L_0x557a97a29dc0, 5, 1;
L_0x557a97a230a0 .part L_0x557a97a21d00, 3, 1;
L_0x557a97a23420 .part L_0x557a97a29dc0, 6, 1;
L_0x557a97a23510 .part L_0x557a97a21d00, 2, 1;
L_0x557a97a238f0 .part L_0x557a97a29dc0, 2, 1;
L_0x557a97a239e0 .part L_0x557a97a21d00, 1, 1;
L_0x557a97a23d80 .part L_0x557a97a29dc0, 4, 1;
L_0x557a97a23e70 .part L_0x557a97a21d00, 0, 1;
L_0x557a97a24360 .part L_0x557a97a29dc0, 7, 1;
L_0x557a97a24450 .part L_0x557a97a21d00, 7, 1;
L_0x557a97a24860 .part L_0x557a97a29dc0, 0, 1;
L_0x557a97a24950 .part L_0x557a97a21d00, 6, 1;
L_0x557a97a24d70 .part L_0x557a97a29dc0, 3, 1;
L_0x557a97a24e60 .part L_0x557a97a21d00, 5, 1;
L_0x557a97a253a0 .part L_0x557a97a29dc0, 1, 1;
L_0x557a97a256a0 .part L_0x557a97a21d00, 4, 1;
L_0x557a97a25aa0 .part L_0x557a97a2c370, 0, 1;
L_0x557a97a25d80 .part L_0x557a97a2c370, 1, 1;
L_0x557a97a260d0 .part L_0x557a97a2c370, 2, 1;
L_0x557a97a263b0 .part L_0x557a97a2c370, 3, 1;
L_0x557a97a27790 .part L_0x557a97a29dc0, 5, 1;
L_0x557a97a27830 .part L_0x557a97a29dc0, 6, 1;
L_0x557a97a27a20 .part L_0x557a97a29dc0, 2, 1;
L_0x557a97a27ac0 .part L_0x557a97a29dc0, 4, 1;
L_0x557a97a27cf0 .concat [ 1 1 1 1], L_0x557a97a27ac0, L_0x557a97a27a20, L_0x557a97a27830, L_0x557a97a27790;
L_0x557a97a27e60 .concat [ 1 1 1 1], L_0x557a97a23c40, L_0x557a97a23760, L_0x557a97a23290, L_0x557a97a1fee0;
L_0x557a97a28070 .part L_0x557a97a273a0, 3, 1;
L_0x557a97a281b0 .part L_0x557a97a273a0, 2, 1;
L_0x557a97a283d0 .part L_0x557a97a273a0, 1, 1;
L_0x557a97a28500 .part L_0x557a97a273a0, 0, 1;
L_0x557a97a28b70 .part L_0x557a97a2c370, 4, 1;
L_0x557a97a29240 .part L_0x557a97a2c370, 5, 1;
L_0x557a97a29780 .part L_0x557a97a2c370, 6, 1;
L_0x557a97a29b20 .part L_0x557a97a2c370, 7, 1;
LS_0x557a97a29dc0_0_0 .concat8 [ 1 1 1 1], v0x557a97a0ff70_0, v0x557a97a111b0_0, v0x557a97a12420_0, v0x557a97a13810_0;
LS_0x557a97a29dc0_0_4 .concat8 [ 1 1 1 1], v0x557a97a16090_0, v0x557a97a172e0_0, v0x557a97a18530_0, v0x557a97a199a0_0;
L_0x557a97a29dc0 .concat8 [ 4 4 0 0], LS_0x557a97a29dc0_0_0, LS_0x557a97a29dc0_0_4;
L_0x557a97a2b340 .part L_0x557a97a29dc0, 0, 1;
L_0x557a97a2b5a0 .part L_0x557a97a29dc0, 3, 1;
L_0x557a97a2b640 .part L_0x557a97a29dc0, 1, 1;
L_0x557a97a2b8b0 .concat [ 1 1 1 1], L_0x557a97a2b640, L_0x557a97a2b5a0, L_0x557a97a2b340, L_0x7fa8870e3be8;
L_0x557a97a2b9a0 .concat [ 1 1 1 1], L_0x557a97a25210, L_0x557a97a24be0, L_0x557a97a246d0, L_0x557a97a241d0;
L_0x557a97a2bc20 .part L_0x557a97a2c040, 2, 1;
L_0x557a97a2bcc0 .part L_0x557a97a2c040, 1, 1;
L_0x557a97a2bfa0 .part L_0x557a97a2c040, 0, 1;
L_0x557a97a2c040 .part L_0x557a97a2ae80, 0, 3;
L_0x557a97a2c370 .concat8 [ 4 4 0 0], L_0x557a97a27330, L_0x557a97a2ae10;
S_0x557a979b5d20 .scope module, "GND" "GND" 3 63, 4 13 0, S_0x557a979b6600;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "G";
v0x557a97953230_0 .net "G", 0 0, L_0x7fa8870e3be8;  alias, 1 drivers
S_0x557a97a06320 .scope module, "VCC" "VCC" 3 65, 5 13 0, S_0x557a979b6600;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "P";
v0x557a97964150_0 .net "P", 0 0, L_0x7fa8870e3c30;  alias, 1 drivers
S_0x557a97a065a0 .scope module, "clk_IBUF_BUFG_inst" "BUFG" 3 67, 6 13 0, S_0x557a979b6600;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "I";
    .port_info 1 /OUTPUT 1 "O";
L_0x557a979ebf30 .functor BUFZ 1, L_0x557a97a20f90, C4<0>, C4<0>, C4<0>;
v0x557a97969240_0 .net "I", 0 0, L_0x557a97a20f90;  alias, 1 drivers
v0x557a979ec090_0 .net "O", 0 0, L_0x557a979ebf30;  alias, 1 drivers
S_0x557a97a06820 .scope module, "clk_IBUF_inst" "IBUF" 3 70, 7 1 0, S_0x557a979b6600;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "I";
    .port_info 1 /OUTPUT 1 "O";
L_0x557a97a20f90 .functor BUFZ 1, v0x557a97a1f3f0_0, C4<0>, C4<0>, C4<0>;
v0x557a97a06a00_0 .net "I", 0 0, v0x557a97a1f3f0_0;  alias, 1 drivers
v0x557a97a06ae0_0 .net "O", 0 0, L_0x557a97a20f90;  alias, 1 drivers
S_0x557a97a06bc0 .scope module, "data_in_IBUF[0]_inst" "IBUF" 3 73, 7 1 0, S_0x557a979b6600;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "I";
    .port_info 1 /OUTPUT 1 "O";
L_0x557a97a21000 .functor BUFZ 1, L_0x557a97a210d0, C4<0>, C4<0>, C4<0>;
v0x557a97a06e30_0 .net "I", 0 0, L_0x557a97a210d0;  1 drivers
v0x557a97a06f10_0 .net "O", 0 0, L_0x557a97a21000;  1 drivers
S_0x557a97a07030 .scope module, "data_in_IBUF[1]_inst" "IBUF" 3 76, 7 1 0, S_0x557a979b6600;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "I";
    .port_info 1 /OUTPUT 1 "O";
L_0x557a97a21170 .functor BUFZ 1, L_0x557a97a211e0, C4<0>, C4<0>, C4<0>;
v0x557a97a07250_0 .net "I", 0 0, L_0x557a97a211e0;  1 drivers
v0x557a97a07330_0 .net "O", 0 0, L_0x557a97a21170;  1 drivers
S_0x557a97a07450 .scope module, "data_in_IBUF[2]_inst" "IBUF" 3 79, 7 1 0, S_0x557a979b6600;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "I";
    .port_info 1 /OUTPUT 1 "O";
L_0x557a97a212d0 .functor BUFZ 1, L_0x557a97a21370, C4<0>, C4<0>, C4<0>;
v0x557a97a07670_0 .net "I", 0 0, L_0x557a97a21370;  1 drivers
v0x557a97a07750_0 .net "O", 0 0, L_0x557a97a212d0;  1 drivers
S_0x557a97a07870 .scope module, "data_in_IBUF[3]_inst" "IBUF" 3 82, 7 1 0, S_0x557a979b6600;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "I";
    .port_info 1 /OUTPUT 1 "O";
L_0x557a97a214f0 .functor BUFZ 1, L_0x557a97a21590, C4<0>, C4<0>, C4<0>;
v0x557a97a07a90_0 .net "I", 0 0, L_0x557a97a21590;  1 drivers
v0x557a97a07b70_0 .net "O", 0 0, L_0x557a97a214f0;  1 drivers
S_0x557a97a07c90 .scope module, "data_in_IBUF[4]_inst" "IBUF" 3 85, 7 1 0, S_0x557a979b6600;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "I";
    .port_info 1 /OUTPUT 1 "O";
L_0x557a97a21660 .functor BUFZ 1, L_0x557a97a21700, C4<0>, C4<0>, C4<0>;
v0x557a97a07eb0_0 .net "I", 0 0, L_0x557a97a21700;  1 drivers
v0x557a97a07f90_0 .net "O", 0 0, L_0x557a97a21660;  1 drivers
S_0x557a97a080b0 .scope module, "data_in_IBUF[5]_inst" "IBUF" 3 88, 7 1 0, S_0x557a979b6600;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "I";
    .port_info 1 /OUTPUT 1 "O";
L_0x557a97a217f0 .functor BUFZ 1, L_0x557a97a21890, C4<0>, C4<0>, C4<0>;
v0x557a97a08280_0 .net "I", 0 0, L_0x557a97a21890;  1 drivers
v0x557a97a08360_0 .net "O", 0 0, L_0x557a97a217f0;  1 drivers
S_0x557a97a08480 .scope module, "data_in_IBUF[6]_inst" "IBUF" 3 91, 7 1 0, S_0x557a979b6600;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "I";
    .port_info 1 /OUTPUT 1 "O";
L_0x557a97a219c0 .functor BUFZ 1, L_0x557a97a21a30, C4<0>, C4<0>, C4<0>;
v0x557a97a086a0_0 .net "I", 0 0, L_0x557a97a21a30;  1 drivers
v0x557a97a08780_0 .net "O", 0 0, L_0x557a97a219c0;  1 drivers
S_0x557a97a088a0 .scope module, "data_in_IBUF[7]_inst" "IBUF" 3 94, 7 1 0, S_0x557a979b6600;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "I";
    .port_info 1 /OUTPUT 1 "O";
L_0x557a97a21b20 .functor BUFZ 1, L_0x557a97a21bc0, C4<0>, C4<0>, C4<0>;
v0x557a97a08ac0_0 .net "I", 0 0, L_0x557a97a21bc0;  1 drivers
v0x557a97a08ba0_0 .net "O", 0 0, L_0x557a97a21b20;  1 drivers
S_0x557a97a08cc0 .scope module, "data_out_OBUF[0]_inst" "OBUF" 3 97, 8 1 0, S_0x557a979b6600;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "I";
    .port_info 1 /OUTPUT 1 "O";
L_0x557a97a22070 .functor BUFZ 1, L_0x557a97a220e0, C4<0>, C4<0>, C4<0>;
v0x557a97a08ee0_0 .net "I", 0 0, L_0x557a97a220e0;  1 drivers
v0x557a97a08fc0_0 .net "O", 0 0, L_0x557a97a22070;  1 drivers
S_0x557a97a090e0 .scope module, "data_out_OBUF[1]_inst" "OBUF" 3 100, 8 1 0, S_0x557a979b6600;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "I";
    .port_info 1 /OUTPUT 1 "O";
L_0x557a97a22230 .functor BUFZ 1, L_0x557a97a222a0, C4<0>, C4<0>, C4<0>;
v0x557a97a09300_0 .net "I", 0 0, L_0x557a97a222a0;  1 drivers
v0x557a97a093e0_0 .net "O", 0 0, L_0x557a97a22230;  1 drivers
S_0x557a97a09500 .scope module, "data_out_OBUF[2]_inst" "OBUF" 3 103, 8 1 0, S_0x557a979b6600;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "I";
    .port_info 1 /OUTPUT 1 "O";
L_0x557a97a22390 .functor BUFZ 1, L_0x557a97a22400, C4<0>, C4<0>, C4<0>;
v0x557a97a09720_0 .net "I", 0 0, L_0x557a97a22400;  1 drivers
v0x557a97a09800_0 .net "O", 0 0, L_0x557a97a22390;  1 drivers
S_0x557a97a09920 .scope module, "data_out_OBUF[3]_inst" "OBUF" 3 106, 8 1 0, S_0x557a979b6600;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "I";
    .port_info 1 /OUTPUT 1 "O";
L_0x557a97a22560 .functor BUFZ 1, L_0x557a97a225d0, C4<0>, C4<0>, C4<0>;
v0x557a97a09b40_0 .net "I", 0 0, L_0x557a97a225d0;  1 drivers
v0x557a97a09c20_0 .net "O", 0 0, L_0x557a97a22560;  1 drivers
S_0x557a97a09d40 .scope module, "data_out_OBUF[4]_inst" "OBUF" 3 109, 8 1 0, S_0x557a979b6600;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "I";
    .port_info 1 /OUTPUT 1 "O";
L_0x557a97a226c0 .functor BUFZ 1, L_0x557a97a22730, C4<0>, C4<0>, C4<0>;
v0x557a97a09f60_0 .net "I", 0 0, L_0x557a97a22730;  1 drivers
v0x557a97a0a040_0 .net "O", 0 0, L_0x557a97a226c0;  1 drivers
S_0x557a97a0a160 .scope module, "data_out_OBUF[5]_inst" "OBUF" 3 112, 8 1 0, S_0x557a979b6600;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "I";
    .port_info 1 /OUTPUT 1 "O";
L_0x557a97a224f0 .functor BUFZ 1, L_0x557a97a22850, C4<0>, C4<0>, C4<0>;
v0x557a97a0a380_0 .net "I", 0 0, L_0x557a97a22850;  1 drivers
v0x557a97a0a460_0 .net "O", 0 0, L_0x557a97a224f0;  1 drivers
S_0x557a97a0a580 .scope module, "data_out_OBUF[6]_inst" "OBUF" 3 115, 8 1 0, S_0x557a979b6600;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "I";
    .port_info 1 /OUTPUT 1 "O";
L_0x557a97a22940 .functor BUFZ 1, L_0x557a97a229b0, C4<0>, C4<0>, C4<0>;
v0x557a97a0a7a0_0 .net "I", 0 0, L_0x557a97a229b0;  1 drivers
v0x557a97a0a880_0 .net "O", 0 0, L_0x557a97a22940;  1 drivers
S_0x557a97a0a9a0 .scope module, "data_out_OBUF[7]_inst" "OBUF" 3 118, 8 1 0, S_0x557a979b6600;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "I";
    .port_info 1 /OUTPUT 1 "O";
L_0x557a97a22b30 .functor BUFZ 1, L_0x557a97a22bd0, C4<0>, C4<0>, C4<0>;
v0x557a97a0abc0_0 .net "I", 0 0, L_0x557a97a22bd0;  1 drivers
v0x557a97a0aca0_0 .net "O", 0 0, L_0x557a97a22b30;  1 drivers
S_0x557a97a0adc0 .scope module, "data_reg[3]_i_2" "LUT2" 3 123, 9 13 0, S_0x557a979b6600;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "I0";
    .port_info 1 /INPUT 1 "I1";
    .port_info 2 /OUTPUT 1 "O";
P_0x557a97a0afa0 .param/l "INIT" 0 9 15, C4<0110>;
v0x557a97a0b0b0_0 .net "I0", 0 0, L_0x557a97a22fb0;  1 drivers
v0x557a97a0b190_0 .net "I1", 0 0, L_0x557a97a230a0;  1 drivers
v0x557a97a0b250_0 .net "O", 0 0, L_0x557a97a1fee0;  alias, 1 drivers
L_0x7fa8870e3c78 .functor BUFT 1, C4<0110>, C4<0>, C4<0>, C4<0>;
v0x557a97a0b2f0_0 .net/2u *"_ivl_2", 3 0, L_0x7fa8870e3c78;  1 drivers
v0x557a97a0b3d0_0 .net "_w_idx", 1 0, L_0x557a97a1fe40;  1 drivers
L_0x557a97a1fe40 .concat [ 1 1 0 0], L_0x557a97a22fb0, L_0x557a97a230a0;
L_0x557a97a1fee0 .part/v L_0x7fa8870e3c78, L_0x557a97a1fe40, 1;
S_0x557a97a0b580 .scope module, "data_reg[3]_i_3" "LUT2" 3 129, 9 13 0, S_0x557a979b6600;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "I0";
    .port_info 1 /INPUT 1 "I1";
    .port_info 2 /OUTPUT 1 "O";
P_0x557a97a0b760 .param/l "INIT" 0 9 15, C4<0110>;
v0x557a97a0b870_0 .net "I0", 0 0, L_0x557a97a23420;  1 drivers
v0x557a97a0b950_0 .net "I1", 0 0, L_0x557a97a23510;  1 drivers
v0x557a97a0ba10_0 .net "O", 0 0, L_0x557a97a23290;  alias, 1 drivers
L_0x7fa8870e3cc0 .functor BUFT 1, C4<0110>, C4<0>, C4<0>, C4<0>;
v0x557a97a0bab0_0 .net/2u *"_ivl_2", 3 0, L_0x7fa8870e3cc0;  1 drivers
v0x557a97a0bb90_0 .net "_w_idx", 1 0, L_0x557a97a1fda0;  1 drivers
L_0x557a97a1fda0 .concat [ 1 1 0 0], L_0x557a97a23420, L_0x557a97a23510;
L_0x557a97a23290 .part/v L_0x7fa8870e3cc0, L_0x557a97a1fda0, 1;
S_0x557a97a0bd40 .scope module, "data_reg[3]_i_4" "LUT2" 3 135, 9 13 0, S_0x557a979b6600;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "I0";
    .port_info 1 /INPUT 1 "I1";
    .port_info 2 /OUTPUT 1 "O";
P_0x557a97a0bf20 .param/l "INIT" 0 9 15, C4<0110>;
v0x557a97a0c030_0 .net "I0", 0 0, L_0x557a97a238f0;  1 drivers
v0x557a97a0c110_0 .net "I1", 0 0, L_0x557a97a239e0;  1 drivers
v0x557a97a0c1d0_0 .net "O", 0 0, L_0x557a97a23760;  alias, 1 drivers
L_0x7fa8870e3d08 .functor BUFT 1, C4<0110>, C4<0>, C4<0>, C4<0>;
v0x557a97a0c270_0 .net/2u *"_ivl_2", 3 0, L_0x7fa8870e3d08;  1 drivers
v0x557a97a0c350_0 .net "_w_idx", 1 0, L_0x557a97a236c0;  1 drivers
L_0x557a97a236c0 .concat [ 1 1 0 0], L_0x557a97a238f0, L_0x557a97a239e0;
L_0x557a97a23760 .part/v L_0x7fa8870e3d08, L_0x557a97a236c0, 1;
S_0x557a97a0c500 .scope module, "data_reg[3]_i_5" "LUT2" 3 141, 9 13 0, S_0x557a979b6600;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "I0";
    .port_info 1 /INPUT 1 "I1";
    .port_info 2 /OUTPUT 1 "O";
P_0x557a97a0c6e0 .param/l "INIT" 0 9 15, C4<0110>;
v0x557a97a0c7f0_0 .net "I0", 0 0, L_0x557a97a23d80;  1 drivers
v0x557a97a0c8d0_0 .net "I1", 0 0, L_0x557a97a23e70;  1 drivers
v0x557a97a0c990_0 .net "O", 0 0, L_0x557a97a23c40;  alias, 1 drivers
L_0x7fa8870e3d50 .functor BUFT 1, C4<0110>, C4<0>, C4<0>, C4<0>;
v0x557a97a0ca30_0 .net/2u *"_ivl_2", 3 0, L_0x7fa8870e3d50;  1 drivers
v0x557a97a0cb10_0 .net "_w_idx", 1 0, L_0x557a97a23ba0;  1 drivers
L_0x557a97a23ba0 .concat [ 1 1 0 0], L_0x557a97a23d80, L_0x557a97a23e70;
L_0x557a97a23c40 .part/v L_0x7fa8870e3d50, L_0x557a97a23ba0, 1;
S_0x557a97a0ccc0 .scope module, "data_reg[7]_i_2" "LUT1" 3 147, 10 13 0, S_0x557a979b6600;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "I0";
    .port_info 1 /OUTPUT 1 "O";
P_0x557a97a0cea0 .param/l "INIT" 0 10 15, C4<01>;
v0x557a97a0cfa0_0 .net "I0", 0 0, L_0x557a97a2c4b0;  alias, 1 drivers
v0x557a97a0d080_0 .net "O", 0 0, L_0x557a97a24040;  alias, 1 drivers
L_0x7fa8870e3d98 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x557a97a0d140_0 .net/2u *"_ivl_0", 1 0, L_0x7fa8870e3d98;  1 drivers
L_0x557a97a24040 .part/v L_0x7fa8870e3d98, L_0x557a97a2c4b0, 1;
S_0x557a97a0d260 .scope module, "data_reg[7]_i_3" "LUT2" 3 152, 9 13 0, S_0x557a979b6600;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "I0";
    .port_info 1 /INPUT 1 "I1";
    .port_info 2 /OUTPUT 1 "O";
P_0x557a97a0d440 .param/l "INIT" 0 9 15, C4<0110>;
v0x557a97a0d550_0 .net "I0", 0 0, L_0x557a97a24360;  1 drivers
v0x557a97a0d630_0 .net "I1", 0 0, L_0x557a97a24450;  1 drivers
v0x557a97a0d6f0_0 .net "O", 0 0, L_0x557a97a241d0;  alias, 1 drivers
L_0x7fa8870e3de0 .functor BUFT 1, C4<0110>, C4<0>, C4<0>, C4<0>;
v0x557a97a0d790_0 .net/2u *"_ivl_2", 3 0, L_0x7fa8870e3de0;  1 drivers
v0x557a97a0d870_0 .net "_w_idx", 1 0, L_0x557a97a24130;  1 drivers
L_0x557a97a24130 .concat [ 1 1 0 0], L_0x557a97a24360, L_0x557a97a24450;
L_0x557a97a241d0 .part/v L_0x7fa8870e3de0, L_0x557a97a24130, 1;
S_0x557a97a0da20 .scope module, "data_reg[7]_i_4" "LUT2" 3 158, 9 13 0, S_0x557a979b6600;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "I0";
    .port_info 1 /INPUT 1 "I1";
    .port_info 2 /OUTPUT 1 "O";
P_0x557a97a0dc00 .param/l "INIT" 0 9 15, C4<0110>;
v0x557a97a0dd10_0 .net "I0", 0 0, L_0x557a97a24860;  1 drivers
v0x557a97a0ddf0_0 .net "I1", 0 0, L_0x557a97a24950;  1 drivers
v0x557a97a0deb0_0 .net "O", 0 0, L_0x557a97a246d0;  alias, 1 drivers
L_0x7fa8870e3e28 .functor BUFT 1, C4<0110>, C4<0>, C4<0>, C4<0>;
v0x557a97a0df50_0 .net/2u *"_ivl_2", 3 0, L_0x7fa8870e3e28;  1 drivers
v0x557a97a0e030_0 .net "_w_idx", 1 0, L_0x557a97a24630;  1 drivers
L_0x557a97a24630 .concat [ 1 1 0 0], L_0x557a97a24860, L_0x557a97a24950;
L_0x557a97a246d0 .part/v L_0x7fa8870e3e28, L_0x557a97a24630, 1;
S_0x557a97a0e1e0 .scope module, "data_reg[7]_i_5" "LUT2" 3 164, 9 13 0, S_0x557a979b6600;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "I0";
    .port_info 1 /INPUT 1 "I1";
    .port_info 2 /OUTPUT 1 "O";
P_0x557a97a0e3c0 .param/l "INIT" 0 9 15, C4<0110>;
v0x557a97a0e4d0_0 .net "I0", 0 0, L_0x557a97a24d70;  1 drivers
v0x557a97a0e5b0_0 .net "I1", 0 0, L_0x557a97a24e60;  1 drivers
v0x557a97a0e670_0 .net "O", 0 0, L_0x557a97a24be0;  alias, 1 drivers
L_0x7fa8870e3e70 .functor BUFT 1, C4<0110>, C4<0>, C4<0>, C4<0>;
v0x557a97a0e710_0 .net/2u *"_ivl_2", 3 0, L_0x7fa8870e3e70;  1 drivers
v0x557a97a0e7f0_0 .net "_w_idx", 1 0, L_0x557a97a24b40;  1 drivers
L_0x557a97a24b40 .concat [ 1 1 0 0], L_0x557a97a24d70, L_0x557a97a24e60;
L_0x557a97a24be0 .part/v L_0x7fa8870e3e70, L_0x557a97a24b40, 1;
S_0x557a97a0e9a0 .scope module, "data_reg[7]_i_6" "LUT2" 3 170, 9 13 0, S_0x557a979b6600;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "I0";
    .port_info 1 /INPUT 1 "I1";
    .port_info 2 /OUTPUT 1 "O";
P_0x557a97a0eb80 .param/l "INIT" 0 9 15, C4<0110>;
v0x557a97a0ec90_0 .net "I0", 0 0, L_0x557a97a253a0;  1 drivers
v0x557a97a0ed70_0 .net "I1", 0 0, L_0x557a97a256a0;  1 drivers
v0x557a97a0ee30_0 .net "O", 0 0, L_0x557a97a25210;  alias, 1 drivers
L_0x7fa8870e3eb8 .functor BUFT 1, C4<0110>, C4<0>, C4<0>, C4<0>;
v0x557a97a0eed0_0 .net/2u *"_ivl_2", 3 0, L_0x7fa8870e3eb8;  1 drivers
v0x557a97a0efb0_0 .net "_w_idx", 1 0, L_0x557a97a25170;  1 drivers
L_0x557a97a25170 .concat [ 1 1 0 0], L_0x557a97a253a0, L_0x557a97a256a0;
L_0x557a97a25210 .part/v L_0x7fa8870e3eb8, L_0x557a97a25170, 1;
S_0x557a97a0f160 .scope module, "data_reg_reg[0]" "FDCE" 3 176, 11 13 0, S_0x557a979b6600;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "C";
    .port_info 1 /INPUT 1 "CE";
    .port_info 2 /INPUT 1 "CLR";
    .port_info 3 /INPUT 1 "D";
    .port_info 4 /OUTPUT 1 "Q";
P_0x557a979e9b40 .param/l "INIT" 0 11 18, C4<0>;
P_0x557a979e9b80 .param/l "IS_CLR_INVERTED" 0 11 17, C4<0>;
P_0x557a979e9bc0 .param/l "IS_C_INVERTED" 0 11 15, C4<0>;
P_0x557a979e9c00 .param/l "IS_D_INVERTED" 0 11 16, C4<0>;
L_0x7fa8870e3f00 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x557a97a258b0 .functor XOR 1, L_0x557a97a24040, L_0x7fa8870e3f00, C4<0>, C4<0>;
L_0x7fa8870e3f48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x557a97a25970 .functor XOR 1, L_0x557a97a25aa0, L_0x7fa8870e3f48, C4<0>, C4<0>;
v0x557a97a0f9e0_0 .net "C", 0 0, L_0x557a979ebf30;  alias, 1 drivers
v0x557a97a0fa80_0 .net "CE", 0 0, L_0x557a97a2c5b0;  alias, 1 drivers
v0x557a97a0fb20_0 .net "CLR", 0 0, L_0x557a97a24040;  alias, 1 drivers
v0x557a97a0fc20_0 .net "D", 0 0, L_0x557a97a25aa0;  1 drivers
v0x557a97a0fcc0_0 .net "Q", 0 0, v0x557a97a0ff70_0;  1 drivers
v0x557a97a0fdb0_0 .net/2u *"_ivl_0", 0 0, L_0x7fa8870e3f00;  1 drivers
v0x557a97a0fe90_0 .net/2u *"_ivl_4", 0 0, L_0x7fa8870e3f48;  1 drivers
v0x557a97a0ff70_0 .var "_r_Q", 0 0;
v0x557a97a10030_0 .net "_w_CLR", 0 0, L_0x557a97a258b0;  1 drivers
v0x557a97a100f0_0 .net "_w_D", 0 0, L_0x557a97a25970;  1 drivers
S_0x557a97a0f580 .scope generate, "GEN_CLK_POS" "GEN_CLK_POS" 11 42, 11 42 0, S_0x557a97a0f160;
 .timescale -12 -12;
E_0x557a97a0f760 .event posedge, v0x557a97a10030_0, v0x557a979ec090_0;
S_0x557a97a0f7e0 .scope begin, "INIT_STATE" "INIT_STATE" 11 37, 11 37 0, S_0x557a97a0f160;
 .timescale -12 -12;
S_0x557a97a10250 .scope module, "data_reg_reg[1]" "FDCE" 3 184, 11 13 0, S_0x557a979b6600;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "C";
    .port_info 1 /INPUT 1 "CE";
    .port_info 2 /INPUT 1 "CLR";
    .port_info 3 /INPUT 1 "D";
    .port_info 4 /OUTPUT 1 "Q";
P_0x557a97a103e0 .param/l "INIT" 0 11 18, C4<0>;
P_0x557a97a10420 .param/l "IS_CLR_INVERTED" 0 11 17, C4<0>;
P_0x557a97a10460 .param/l "IS_C_INVERTED" 0 11 15, C4<0>;
P_0x557a97a104a0 .param/l "IS_D_INVERTED" 0 11 16, C4<0>;
L_0x7fa8870e3f90 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x557a97a25b90 .functor XOR 1, L_0x557a97a24040, L_0x7fa8870e3f90, C4<0>, C4<0>;
L_0x7fa8870e3fd8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x557a97a25c50 .functor XOR 1, L_0x557a97a25d80, L_0x7fa8870e3fd8, C4<0>, C4<0>;
v0x557a97a10bb0_0 .net "C", 0 0, L_0x557a979ebf30;  alias, 1 drivers
v0x557a97a10ca0_0 .net "CE", 0 0, L_0x557a97a2c5b0;  alias, 1 drivers
v0x557a97a10d60_0 .net "CLR", 0 0, L_0x557a97a24040;  alias, 1 drivers
v0x557a97a10e80_0 .net "D", 0 0, L_0x557a97a25d80;  1 drivers
v0x557a97a10f20_0 .net "Q", 0 0, v0x557a97a111b0_0;  1 drivers
v0x557a97a11010_0 .net/2u *"_ivl_0", 0 0, L_0x7fa8870e3f90;  1 drivers
v0x557a97a110d0_0 .net/2u *"_ivl_4", 0 0, L_0x7fa8870e3fd8;  1 drivers
v0x557a97a111b0_0 .var "_r_Q", 0 0;
v0x557a97a11270_0 .net "_w_CLR", 0 0, L_0x557a97a25b90;  1 drivers
v0x557a97a113c0_0 .net "_w_D", 0 0, L_0x557a97a25c50;  1 drivers
S_0x557a97a10750 .scope generate, "GEN_CLK_POS" "GEN_CLK_POS" 11 42, 11 42 0, S_0x557a97a10250;
 .timescale -12 -12;
E_0x557a97a10930 .event posedge, v0x557a97a11270_0, v0x557a979ec090_0;
S_0x557a97a109b0 .scope begin, "INIT_STATE" "INIT_STATE" 11 37, 11 37 0, S_0x557a97a10250;
 .timescale -12 -12;
S_0x557a97a11520 .scope module, "data_reg_reg[2]" "FDCE" 3 192, 11 13 0, S_0x557a979b6600;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "C";
    .port_info 1 /INPUT 1 "CE";
    .port_info 2 /INPUT 1 "CLR";
    .port_info 3 /INPUT 1 "D";
    .port_info 4 /OUTPUT 1 "Q";
P_0x557a97a116b0 .param/l "INIT" 0 11 18, C4<0>;
P_0x557a97a116f0 .param/l "IS_CLR_INVERTED" 0 11 17, C4<0>;
P_0x557a97a11730 .param/l "IS_C_INVERTED" 0 11 15, C4<0>;
P_0x557a97a11770 .param/l "IS_D_INVERTED" 0 11 16, C4<0>;
L_0x7fa8870e4020 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x557a97a25790 .functor XOR 1, L_0x557a97a24040, L_0x7fa8870e4020, C4<0>, C4<0>;
L_0x7fa8870e4068 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x557a97a25ff0 .functor XOR 1, L_0x557a97a260d0, L_0x7fa8870e4068, C4<0>, C4<0>;
v0x557a97a11e80_0 .net "C", 0 0, L_0x557a979ebf30;  alias, 1 drivers
v0x557a97a11f20_0 .net "CE", 0 0, L_0x557a97a2c5b0;  alias, 1 drivers
v0x557a97a12030_0 .net "CLR", 0 0, L_0x557a97a24040;  alias, 1 drivers
v0x557a97a120d0_0 .net "D", 0 0, L_0x557a97a260d0;  1 drivers
v0x557a97a12170_0 .net "Q", 0 0, v0x557a97a12420_0;  1 drivers
v0x557a97a12260_0 .net/2u *"_ivl_0", 0 0, L_0x7fa8870e4020;  1 drivers
v0x557a97a12340_0 .net/2u *"_ivl_4", 0 0, L_0x7fa8870e4068;  1 drivers
v0x557a97a12420_0 .var "_r_Q", 0 0;
v0x557a97a124e0_0 .net "_w_CLR", 0 0, L_0x557a97a25790;  1 drivers
v0x557a97a12630_0 .net "_w_D", 0 0, L_0x557a97a25ff0;  1 drivers
S_0x557a97a11a20 .scope generate, "GEN_CLK_POS" "GEN_CLK_POS" 11 42, 11 42 0, S_0x557a97a11520;
 .timescale -12 -12;
E_0x557a97a11c00 .event posedge, v0x557a97a124e0_0, v0x557a979ec090_0;
S_0x557a97a11c80 .scope begin, "INIT_STATE" "INIT_STATE" 11 37, 11 37 0, S_0x557a97a11520;
 .timescale -12 -12;
S_0x557a97a12790 .scope module, "data_reg_reg[3]" "FDCE" 3 200, 11 13 0, S_0x557a979b6600;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "C";
    .port_info 1 /INPUT 1 "CE";
    .port_info 2 /INPUT 1 "CLR";
    .port_info 3 /INPUT 1 "D";
    .port_info 4 /OUTPUT 1 "Q";
P_0x557a979e9a30 .param/l "INIT" 0 11 18, C4<0>;
P_0x557a979e9a70 .param/l "IS_CLR_INVERTED" 0 11 17, C4<0>;
P_0x557a979e9ab0 .param/l "IS_C_INVERTED" 0 11 15, C4<0>;
P_0x557a979e9af0 .param/l "IS_D_INVERTED" 0 11 16, C4<0>;
L_0x7fa8870e40b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x557a97a261c0 .functor XOR 1, L_0x557a97a24040, L_0x7fa8870e40b0, C4<0>, C4<0>;
L_0x7fa8870e40f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x557a97a26280 .functor XOR 1, L_0x557a97a263b0, L_0x7fa8870e40f8, C4<0>, C4<0>;
v0x557a97a131f0_0 .net "C", 0 0, L_0x557a979ebf30;  alias, 1 drivers
v0x557a97a13320_0 .net "CE", 0 0, L_0x557a97a2c5b0;  alias, 1 drivers
v0x557a97a133e0_0 .net "CLR", 0 0, L_0x557a97a24040;  alias, 1 drivers
v0x557a97a13510_0 .net "D", 0 0, L_0x557a97a263b0;  1 drivers
v0x557a97a135b0_0 .net "Q", 0 0, v0x557a97a13810_0;  1 drivers
v0x557a97a13650_0 .net/2u *"_ivl_0", 0 0, L_0x7fa8870e40b0;  1 drivers
v0x557a97a13730_0 .net/2u *"_ivl_4", 0 0, L_0x7fa8870e40f8;  1 drivers
v0x557a97a13810_0 .var "_r_Q", 0 0;
v0x557a97a138d0_0 .net "_w_CLR", 0 0, L_0x557a97a261c0;  1 drivers
v0x557a97a13a20_0 .net "_w_D", 0 0, L_0x557a97a26280;  1 drivers
S_0x557a97a12d90 .scope generate, "GEN_CLK_POS" "GEN_CLK_POS" 11 42, 11 42 0, S_0x557a97a12790;
 .timescale -12 -12;
E_0x557a97a12f70 .event posedge, v0x557a97a138d0_0, v0x557a979ec090_0;
S_0x557a97a12ff0 .scope begin, "INIT_STATE" "INIT_STATE" 11 37, 11 37 0, S_0x557a97a12790;
 .timescale -12 -12;
S_0x557a97a13b80 .scope module, "data_reg_reg[3]_i_1" "CARRY4" 3 207, 12 13 0, S_0x557a979b6600;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "CI";
    .port_info 1 /INPUT 1 "CYINIT";
    .port_info 2 /INPUT 4 "DI";
    .port_info 3 /INPUT 4 "S";
    .port_info 4 /OUTPUT 4 "CO";
    .port_info 5 /OUTPUT 4 "O";
L_0x557a97a26680 .functor OR 1, L_0x7fa8870e3be8, L_0x7fa8870e3be8, C4<0>, C4<0>;
L_0x557a97a27490 .functor OR 1, L_0x7fa8870e3be8, L_0x7fa8870e3be8, C4<0>, C4<0>;
L_0x557a97a27330 .functor XOR 4, L_0x557a97a27e60, L_0x557a97a27500, C4<0000>, C4<0000>;
v0x557a97a13e10_0 .net "CI", 0 0, L_0x7fa8870e3be8;  alias, 1 drivers
v0x557a97a13ed0_0 .net "CO", 3 0, L_0x557a97a273a0;  1 drivers
v0x557a97a13f90_0 .net "CYINIT", 0 0, L_0x7fa8870e3be8;  alias, 1 drivers
v0x557a97a14060_0 .net "DI", 3 0, L_0x557a97a27cf0;  1 drivers
v0x557a97a14120_0 .net "O", 3 0, L_0x557a97a27330;  1 drivers
v0x557a97a14250_0 .net "S", 3 0, L_0x557a97a27e60;  1 drivers
v0x557a97a14330_0 .net *"_ivl_1", 0 0, L_0x557a97a265e0;  1 drivers
v0x557a97a14410_0 .net *"_ivl_11", 0 0, L_0x557a97a26a80;  1 drivers
v0x557a97a144f0_0 .net *"_ivl_15", 0 0, L_0x557a97a26d40;  1 drivers
v0x557a97a14660_0 .net *"_ivl_17", 0 0, L_0x557a97a26de0;  1 drivers
v0x557a97a14740_0 .net *"_ivl_2", 0 0, L_0x557a97a26680;  1 drivers
v0x557a97a14820_0 .net *"_ivl_21", 0 0, L_0x557a97a27060;  1 drivers
v0x557a97a14900_0 .net *"_ivl_23", 0 0, L_0x557a97a27160;  1 drivers
v0x557a97a149e0_0 .net *"_ivl_28", 0 0, L_0x557a97a27490;  1 drivers
v0x557a97a14ac0_0 .net *"_ivl_30", 3 0, L_0x557a97a27500;  1 drivers
v0x557a97a14ba0_0 .net *"_ivl_5", 0 0, L_0x557a97a266f0;  1 drivers
v0x557a97a14c80_0 .net *"_ivl_9", 0 0, L_0x557a97a26960;  1 drivers
v0x557a97a14e70_0 .net "_w_CO0", 0 0, L_0x557a97a267f0;  1 drivers
v0x557a97a14f30_0 .net "_w_CO1", 0 0, L_0x557a97a26b70;  1 drivers
v0x557a97a14ff0_0 .net "_w_CO2", 0 0, L_0x557a97a26ed0;  1 drivers
v0x557a97a150b0_0 .net "_w_CO3", 0 0, L_0x557a97a27290;  1 drivers
L_0x557a97a265e0 .part L_0x557a97a27e60, 0, 1;
L_0x557a97a266f0 .part L_0x557a97a27cf0, 0, 1;
L_0x557a97a267f0 .functor MUXZ 1, L_0x557a97a266f0, L_0x557a97a26680, L_0x557a97a265e0, C4<>;
L_0x557a97a26960 .part L_0x557a97a27e60, 1, 1;
L_0x557a97a26a80 .part L_0x557a97a27cf0, 1, 1;
L_0x557a97a26b70 .functor MUXZ 1, L_0x557a97a26a80, L_0x557a97a267f0, L_0x557a97a26960, C4<>;
L_0x557a97a26d40 .part L_0x557a97a27e60, 2, 1;
L_0x557a97a26de0 .part L_0x557a97a27cf0, 2, 1;
L_0x557a97a26ed0 .functor MUXZ 1, L_0x557a97a26de0, L_0x557a97a26b70, L_0x557a97a26d40, C4<>;
L_0x557a97a27060 .part L_0x557a97a27e60, 3, 1;
L_0x557a97a27160 .part L_0x557a97a27cf0, 3, 1;
L_0x557a97a27290 .functor MUXZ 1, L_0x557a97a27160, L_0x557a97a26ed0, L_0x557a97a27060, C4<>;
L_0x557a97a273a0 .concat [ 1 1 1 1], L_0x557a97a267f0, L_0x557a97a26b70, L_0x557a97a26ed0, L_0x557a97a27290;
L_0x557a97a27500 .concat [ 1 1 1 1], L_0x557a97a27490, L_0x557a97a267f0, L_0x557a97a26b70, L_0x557a97a26ed0;
S_0x557a97a15270 .scope module, "data_reg_reg[4]" "FDCE" 3 216, 11 13 0, S_0x557a979b6600;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "C";
    .port_info 1 /INPUT 1 "CE";
    .port_info 2 /INPUT 1 "CLR";
    .port_info 3 /INPUT 1 "D";
    .port_info 4 /OUTPUT 1 "Q";
P_0x557a97a15400 .param/l "INIT" 0 11 18, C4<0>;
P_0x557a97a15440 .param/l "IS_CLR_INVERTED" 0 11 17, C4<0>;
P_0x557a97a15480 .param/l "IS_C_INVERTED" 0 11 15, C4<0>;
P_0x557a97a154c0 .param/l "IS_D_INVERTED" 0 11 16, C4<0>;
L_0x7fa8870e4140 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x557a97a28730 .functor XOR 1, L_0x557a97a24040, L_0x7fa8870e4140, C4<0>, C4<0>;
L_0x7fa8870e4188 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x557a97a289b0 .functor XOR 1, L_0x557a97a28b70, L_0x7fa8870e4188, C4<0>, C4<0>;
v0x557a97a15b90_0 .net "C", 0 0, L_0x557a979ebf30;  alias, 1 drivers
v0x557a97a15c30_0 .net "CE", 0 0, L_0x557a97a2c5b0;  alias, 1 drivers
v0x557a97a15cf0_0 .net "CLR", 0 0, L_0x557a97a24040;  alias, 1 drivers
v0x557a97a15d90_0 .net "D", 0 0, L_0x557a97a28b70;  1 drivers
v0x557a97a15e30_0 .net "Q", 0 0, v0x557a97a16090_0;  1 drivers
v0x557a97a15ed0_0 .net/2u *"_ivl_0", 0 0, L_0x7fa8870e4140;  1 drivers
v0x557a97a15fb0_0 .net/2u *"_ivl_4", 0 0, L_0x7fa8870e4188;  1 drivers
v0x557a97a16090_0 .var "_r_Q", 0 0;
v0x557a97a16150_0 .net "_w_CLR", 0 0, L_0x557a97a28730;  1 drivers
v0x557a97a162a0_0 .net "_w_D", 0 0, L_0x557a97a289b0;  1 drivers
S_0x557a97a15770 .scope generate, "GEN_CLK_POS" "GEN_CLK_POS" 11 42, 11 42 0, S_0x557a97a15270;
 .timescale -12 -12;
E_0x557a97a13d30 .event posedge, v0x557a97a16150_0, v0x557a979ec090_0;
S_0x557a97a15990 .scope begin, "INIT_STATE" "INIT_STATE" 11 37, 11 37 0, S_0x557a97a15270;
 .timescale -12 -12;
S_0x557a97a16400 .scope module, "data_reg_reg[5]" "FDCE" 3 224, 11 13 0, S_0x557a979b6600;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "C";
    .port_info 1 /INPUT 1 "CE";
    .port_info 2 /INPUT 1 "CLR";
    .port_info 3 /INPUT 1 "D";
    .port_info 4 /OUTPUT 1 "Q";
P_0x557a97a16590 .param/l "INIT" 0 11 18, C4<0>;
P_0x557a97a165d0 .param/l "IS_CLR_INVERTED" 0 11 17, C4<0>;
P_0x557a97a16610 .param/l "IS_C_INVERTED" 0 11 15, C4<0>;
P_0x557a97a16650 .param/l "IS_D_INVERTED" 0 11 16, C4<0>;
L_0x7fa8870e41d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x557a97a28c60 .functor XOR 1, L_0x557a97a24040, L_0x7fa8870e41d0, C4<0>, C4<0>;
L_0x7fa8870e4218 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x557a97a29160 .functor XOR 1, L_0x557a97a29240, L_0x7fa8870e4218, C4<0>, C4<0>;
v0x557a97a16d60_0 .net "C", 0 0, L_0x557a979ebf30;  alias, 1 drivers
v0x557a97a16e00_0 .net "CE", 0 0, L_0x557a97a2c5b0;  alias, 1 drivers
v0x557a97a16ec0_0 .net "CLR", 0 0, L_0x557a97a24040;  alias, 1 drivers
v0x557a97a16f90_0 .net "D", 0 0, L_0x557a97a29240;  1 drivers
v0x557a97a17030_0 .net "Q", 0 0, v0x557a97a172e0_0;  1 drivers
v0x557a97a17120_0 .net/2u *"_ivl_0", 0 0, L_0x7fa8870e41d0;  1 drivers
v0x557a97a17200_0 .net/2u *"_ivl_4", 0 0, L_0x7fa8870e4218;  1 drivers
v0x557a97a172e0_0 .var "_r_Q", 0 0;
v0x557a97a173a0_0 .net "_w_CLR", 0 0, L_0x557a97a28c60;  1 drivers
v0x557a97a174f0_0 .net "_w_D", 0 0, L_0x557a97a29160;  1 drivers
S_0x557a97a16900 .scope generate, "GEN_CLK_POS" "GEN_CLK_POS" 11 42, 11 42 0, S_0x557a97a16400;
 .timescale -12 -12;
E_0x557a97a16ae0 .event posedge, v0x557a97a173a0_0, v0x557a979ec090_0;
S_0x557a97a16b60 .scope begin, "INIT_STATE" "INIT_STATE" 11 37, 11 37 0, S_0x557a97a16400;
 .timescale -12 -12;
S_0x557a97a17650 .scope module, "data_reg_reg[6]" "FDCE" 3 232, 11 13 0, S_0x557a979b6600;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "C";
    .port_info 1 /INPUT 1 "CE";
    .port_info 2 /INPUT 1 "CLR";
    .port_info 3 /INPUT 1 "D";
    .port_info 4 /OUTPUT 1 "Q";
P_0x557a97a177e0 .param/l "INIT" 0 11 18, C4<0>;
P_0x557a97a17820 .param/l "IS_CLR_INVERTED" 0 11 17, C4<0>;
P_0x557a97a17860 .param/l "IS_C_INVERTED" 0 11 15, C4<0>;
P_0x557a97a178a0 .param/l "IS_D_INVERTED" 0 11 16, C4<0>;
L_0x7fa8870e4260 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x557a97a294d0 .functor XOR 1, L_0x557a97a24040, L_0x7fa8870e4260, C4<0>, C4<0>;
L_0x7fa8870e42a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x557a97a29590 .functor XOR 1, L_0x557a97a29780, L_0x7fa8870e42a8, C4<0>, C4<0>;
v0x557a97a17fb0_0 .net "C", 0 0, L_0x557a979ebf30;  alias, 1 drivers
v0x557a97a18050_0 .net "CE", 0 0, L_0x557a97a2c5b0;  alias, 1 drivers
v0x557a97a18110_0 .net "CLR", 0 0, L_0x557a97a24040;  alias, 1 drivers
v0x557a97a181e0_0 .net "D", 0 0, L_0x557a97a29780;  1 drivers
v0x557a97a18280_0 .net "Q", 0 0, v0x557a97a18530_0;  1 drivers
v0x557a97a18370_0 .net/2u *"_ivl_0", 0 0, L_0x7fa8870e4260;  1 drivers
v0x557a97a18450_0 .net/2u *"_ivl_4", 0 0, L_0x7fa8870e42a8;  1 drivers
v0x557a97a18530_0 .var "_r_Q", 0 0;
v0x557a97a185f0_0 .net "_w_CLR", 0 0, L_0x557a97a294d0;  1 drivers
v0x557a97a18740_0 .net "_w_D", 0 0, L_0x557a97a29590;  1 drivers
S_0x557a97a17b50 .scope generate, "GEN_CLK_POS" "GEN_CLK_POS" 11 42, 11 42 0, S_0x557a97a17650;
 .timescale -12 -12;
E_0x557a97a17d30 .event posedge, v0x557a97a185f0_0, v0x557a979ec090_0;
S_0x557a97a17db0 .scope begin, "INIT_STATE" "INIT_STATE" 11 37, 11 37 0, S_0x557a97a17650;
 .timescale -12 -12;
S_0x557a97a188a0 .scope module, "data_reg_reg[7]" "FDCE" 3 240, 11 13 0, S_0x557a979b6600;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "C";
    .port_info 1 /INPUT 1 "CE";
    .port_info 2 /INPUT 1 "CLR";
    .port_info 3 /INPUT 1 "D";
    .port_info 4 /OUTPUT 1 "Q";
P_0x557a97a18a30 .param/l "INIT" 0 11 18, C4<0>;
P_0x557a97a18a70 .param/l "IS_CLR_INVERTED" 0 11 17, C4<0>;
P_0x557a97a18ab0 .param/l "IS_C_INVERTED" 0 11 15, C4<0>;
P_0x557a97a18af0 .param/l "IS_D_INVERTED" 0 11 16, C4<0>;
L_0x7fa8870e42f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x557a97a29870 .functor XOR 1, L_0x557a97a24040, L_0x7fa8870e42f0, C4<0>, C4<0>;
L_0x7fa8870e4338 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x557a97a29960 .functor XOR 1, L_0x557a97a29b20, L_0x7fa8870e4338, C4<0>, C4<0>;
v0x557a97a19200_0 .net "C", 0 0, L_0x557a979ebf30;  alias, 1 drivers
v0x557a97a193b0_0 .net "CE", 0 0, L_0x557a97a2c5b0;  alias, 1 drivers
v0x557a97a19470_0 .net "CLR", 0 0, L_0x557a97a24040;  alias, 1 drivers
v0x557a97a19650_0 .net "D", 0 0, L_0x557a97a29b20;  1 drivers
v0x557a97a196f0_0 .net "Q", 0 0, v0x557a97a199a0_0;  1 drivers
v0x557a97a197e0_0 .net/2u *"_ivl_0", 0 0, L_0x7fa8870e42f0;  1 drivers
v0x557a97a198c0_0 .net/2u *"_ivl_4", 0 0, L_0x7fa8870e4338;  1 drivers
v0x557a97a199a0_0 .var "_r_Q", 0 0;
v0x557a97a19a60_0 .net "_w_CLR", 0 0, L_0x557a97a29870;  1 drivers
v0x557a97a19b20_0 .net "_w_D", 0 0, L_0x557a97a29960;  1 drivers
S_0x557a97a18da0 .scope generate, "GEN_CLK_POS" "GEN_CLK_POS" 11 42, 11 42 0, S_0x557a97a188a0;
 .timescale -12 -12;
E_0x557a97a18f80 .event posedge, v0x557a97a19a60_0, v0x557a979ec090_0;
S_0x557a97a19000 .scope begin, "INIT_STATE" "INIT_STATE" 11 37, 11 37 0, S_0x557a97a188a0;
 .timescale -12 -12;
S_0x557a97a19c80 .scope module, "data_reg_reg[7]_i_1" "CARRY4" 3 247, 12 13 0, S_0x557a979b6600;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "CI";
    .port_info 1 /INPUT 1 "CYINIT";
    .port_info 2 /INPUT 4 "DI";
    .port_info 3 /INPUT 4 "S";
    .port_info 4 /OUTPUT 4 "CO";
    .port_info 5 /OUTPUT 4 "O";
L_0x557a97a2a1d0 .functor OR 1, L_0x557a97a28070, L_0x7fa8870e3be8, C4<0>, C4<0>;
L_0x557a97a2af70 .functor OR 1, L_0x557a97a28070, L_0x7fa8870e3be8, C4<0>, C4<0>;
L_0x557a97a2ae10 .functor XOR 4, L_0x557a97a2b9a0, L_0x557a97a2b070, C4<0000>, C4<0000>;
v0x557a97a19f60_0 .net "CI", 0 0, L_0x557a97a28070;  alias, 1 drivers
v0x557a97a1a040_0 .net "CO", 3 0, L_0x557a97a2ae80;  1 drivers
v0x557a97a1a120_0 .net "CYINIT", 0 0, L_0x7fa8870e3be8;  alias, 1 drivers
v0x557a97a1a1c0_0 .net "DI", 3 0, L_0x557a97a2b8b0;  1 drivers
v0x557a97a1a280_0 .net "O", 3 0, L_0x557a97a2ae10;  1 drivers
v0x557a97a1a360_0 .net "S", 3 0, L_0x557a97a2b9a0;  1 drivers
v0x557a97a1a440_0 .net *"_ivl_1", 0 0, L_0x557a97a2a130;  1 drivers
v0x557a97a1a520_0 .net *"_ivl_11", 0 0, L_0x557a97a2a560;  1 drivers
v0x557a97a1a600_0 .net *"_ivl_15", 0 0, L_0x557a97a2a820;  1 drivers
v0x557a97a1a6e0_0 .net *"_ivl_17", 0 0, L_0x557a97a2a8c0;  1 drivers
v0x557a97a1a7c0_0 .net *"_ivl_2", 0 0, L_0x557a97a2a1d0;  1 drivers
v0x557a97a1a8a0_0 .net *"_ivl_21", 0 0, L_0x557a97a2ab40;  1 drivers
v0x557a97a1a980_0 .net *"_ivl_23", 0 0, L_0x557a97a2ac40;  1 drivers
v0x557a97a1aa60_0 .net *"_ivl_28", 0 0, L_0x557a97a2af70;  1 drivers
v0x557a97a1ab40_0 .net *"_ivl_30", 3 0, L_0x557a97a2b070;  1 drivers
v0x557a97a1ac20_0 .net *"_ivl_5", 0 0, L_0x557a97a2a240;  1 drivers
v0x557a97a1ad00_0 .net *"_ivl_9", 0 0, L_0x557a97a2a470;  1 drivers
v0x557a97a1aef0_0 .net "_w_CO0", 0 0, L_0x557a97a2a2e0;  1 drivers
v0x557a97a1afb0_0 .net "_w_CO1", 0 0, L_0x557a97a2a650;  1 drivers
v0x557a97a1b070_0 .net "_w_CO2", 0 0, L_0x557a97a2a9b0;  1 drivers
v0x557a97a1b130_0 .net "_w_CO3", 0 0, L_0x557a97a2ad70;  1 drivers
L_0x557a97a2a130 .part L_0x557a97a2b9a0, 0, 1;
L_0x557a97a2a240 .part L_0x557a97a2b8b0, 0, 1;
L_0x557a97a2a2e0 .functor MUXZ 1, L_0x557a97a2a240, L_0x557a97a2a1d0, L_0x557a97a2a130, C4<>;
L_0x557a97a2a470 .part L_0x557a97a2b9a0, 1, 1;
L_0x557a97a2a560 .part L_0x557a97a2b8b0, 1, 1;
L_0x557a97a2a650 .functor MUXZ 1, L_0x557a97a2a560, L_0x557a97a2a2e0, L_0x557a97a2a470, C4<>;
L_0x557a97a2a820 .part L_0x557a97a2b9a0, 2, 1;
L_0x557a97a2a8c0 .part L_0x557a97a2b8b0, 2, 1;
L_0x557a97a2a9b0 .functor MUXZ 1, L_0x557a97a2a8c0, L_0x557a97a2a650, L_0x557a97a2a820, C4<>;
L_0x557a97a2ab40 .part L_0x557a97a2b9a0, 3, 1;
L_0x557a97a2ac40 .part L_0x557a97a2b8b0, 3, 1;
L_0x557a97a2ad70 .functor MUXZ 1, L_0x557a97a2ac40, L_0x557a97a2a9b0, L_0x557a97a2ab40, C4<>;
L_0x557a97a2ae80 .concat [ 1 1 1 1], L_0x557a97a2a2e0, L_0x557a97a2a650, L_0x557a97a2a9b0, L_0x557a97a2ad70;
L_0x557a97a2b070 .concat [ 1 1 1 1], L_0x557a97a2af70, L_0x557a97a2a2e0, L_0x557a97a2a650, L_0x557a97a2a9b0;
S_0x557a97a1b2f0 .scope module, "rst_n_IBUF_inst" "IBUF" 3 254, 7 1 0, S_0x557a979b6600;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "I";
    .port_info 1 /OUTPUT 1 "O";
L_0x557a97a2c4b0 .functor BUFZ 1, v0x557a97a20150_0, C4<0>, C4<0>, C4<0>;
v0x557a97a1b4a0_0 .net "I", 0 0, v0x557a97a20150_0;  alias, 1 drivers
v0x557a97a1b580_0 .net "O", 0 0, L_0x557a97a2c4b0;  alias, 1 drivers
S_0x557a97a1b660 .scope module, "valid_in_IBUF_inst" "IBUF" 3 257, 7 1 0, S_0x557a979b6600;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "I";
    .port_info 1 /OUTPUT 1 "O";
L_0x557a97a2c5b0 .functor BUFZ 1, v0x557a97a20370_0, C4<0>, C4<0>, C4<0>;
v0x557a97a1b880_0 .net "I", 0 0, v0x557a97a20370_0;  alias, 1 drivers
v0x557a97a1b960_0 .net "O", 0 0, L_0x557a97a2c5b0;  alias, 1 drivers
S_0x557a97a1bb70 .scope module, "valid_out_OBUF_inst" "OBUF" 3 260, 8 1 0, S_0x557a979b6600;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "I";
    .port_info 1 /OUTPUT 1 "O";
L_0x557a97a2c620 .functor BUFZ 1, v0x557a97a1ce80_0, C4<0>, C4<0>, C4<0>;
v0x557a97a1bd90_0 .net "I", 0 0, v0x557a97a1ce80_0;  alias, 1 drivers
v0x557a97a1be70_0 .net "O", 0 0, L_0x557a97a2c620;  alias, 1 drivers
S_0x557a97a1bf90 .scope module, "valid_out_reg" "FDCE" 3 265, 11 13 0, S_0x557a979b6600;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "C";
    .port_info 1 /INPUT 1 "CE";
    .port_info 2 /INPUT 1 "CLR";
    .port_info 3 /INPUT 1 "D";
    .port_info 4 /OUTPUT 1 "Q";
P_0x557a97a1c170 .param/l "INIT" 0 11 18, C4<0>;
P_0x557a97a1c1b0 .param/l "IS_CLR_INVERTED" 0 11 17, C4<0>;
P_0x557a97a1c1f0 .param/l "IS_C_INVERTED" 0 11 15, C4<0>;
P_0x557a97a1c230 .param/l "IS_D_INVERTED" 0 11 16, C4<0>;
L_0x7fa8870e4380 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x557a97a2c690 .functor XOR 1, L_0x557a97a24040, L_0x7fa8870e4380, C4<0>, C4<0>;
L_0x7fa8870e43c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x557a97a2c700 .functor XOR 1, L_0x557a97a2c5b0, L_0x7fa8870e43c8, C4<0>, C4<0>;
v0x557a97a1c950_0 .net "C", 0 0, L_0x557a979ebf30;  alias, 1 drivers
v0x557a97a1c9f0_0 .net "CE", 0 0, L_0x7fa8870e3c30;  alias, 1 drivers
v0x557a97a1cae0_0 .net "CLR", 0 0, L_0x557a97a24040;  alias, 1 drivers
v0x557a97a1cbb0_0 .net "D", 0 0, L_0x557a97a2c5b0;  alias, 1 drivers
v0x557a97a1cc50_0 .net "Q", 0 0, v0x557a97a1ce80_0;  alias, 1 drivers
v0x557a97a1cd40_0 .net/2u *"_ivl_0", 0 0, L_0x7fa8870e4380;  1 drivers
v0x557a97a1cde0_0 .net/2u *"_ivl_4", 0 0, L_0x7fa8870e43c8;  1 drivers
v0x557a97a1ce80_0 .var "_r_Q", 0 0;
v0x557a97a1cf40_0 .net "_w_CLR", 0 0, L_0x557a97a2c690;  1 drivers
v0x557a97a1d000_0 .net "_w_D", 0 0, L_0x557a97a2c700;  1 drivers
S_0x557a97a1c4f0 .scope generate, "GEN_CLK_POS" "GEN_CLK_POS" 11 42, 11 42 0, S_0x557a97a1bf90;
 .timescale -12 -12;
E_0x557a97a1c6d0 .event posedge, v0x557a97a1cf40_0, v0x557a979ec090_0;
S_0x557a97a1c750 .scope begin, "INIT_STATE" "INIT_STATE" 11 37, 11 37 0, S_0x557a97a1bf90;
 .timescale -12 -12;
    .scope S_0x557a97a0f580;
T_0 ;
    %wait E_0x557a97a0f760;
    %load/vec4 v0x557a97a10030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557a97a0ff70_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x557a97a0fa80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x557a97a100f0_0;
    %assign/vec4 v0x557a97a0ff70_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x557a97a0f160;
T_1 ;
    %fork t_1, S_0x557a97a0f7e0;
    %jmp t_0;
    .scope S_0x557a97a0f7e0;
t_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557a97a0ff70_0, 0, 1;
    %end;
    .scope S_0x557a97a0f160;
t_0 %join;
    %end;
    .thread T_1;
    .scope S_0x557a97a10750;
T_2 ;
    %wait E_0x557a97a10930;
    %load/vec4 v0x557a97a11270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557a97a111b0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x557a97a10ca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x557a97a113c0_0;
    %assign/vec4 v0x557a97a111b0_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x557a97a10250;
T_3 ;
    %fork t_3, S_0x557a97a109b0;
    %jmp t_2;
    .scope S_0x557a97a109b0;
t_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557a97a111b0_0, 0, 1;
    %end;
    .scope S_0x557a97a10250;
t_2 %join;
    %end;
    .thread T_3;
    .scope S_0x557a97a11a20;
T_4 ;
    %wait E_0x557a97a11c00;
    %load/vec4 v0x557a97a124e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557a97a12420_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x557a97a11f20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x557a97a12630_0;
    %assign/vec4 v0x557a97a12420_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x557a97a11520;
T_5 ;
    %fork t_5, S_0x557a97a11c80;
    %jmp t_4;
    .scope S_0x557a97a11c80;
t_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557a97a12420_0, 0, 1;
    %end;
    .scope S_0x557a97a11520;
t_4 %join;
    %end;
    .thread T_5;
    .scope S_0x557a97a12d90;
T_6 ;
    %wait E_0x557a97a12f70;
    %load/vec4 v0x557a97a138d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557a97a13810_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x557a97a13320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x557a97a13a20_0;
    %assign/vec4 v0x557a97a13810_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x557a97a12790;
T_7 ;
    %fork t_7, S_0x557a97a12ff0;
    %jmp t_6;
    .scope S_0x557a97a12ff0;
t_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557a97a13810_0, 0, 1;
    %end;
    .scope S_0x557a97a12790;
t_6 %join;
    %end;
    .thread T_7;
    .scope S_0x557a97a15770;
T_8 ;
    %wait E_0x557a97a13d30;
    %load/vec4 v0x557a97a16150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557a97a16090_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x557a97a15c30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x557a97a162a0_0;
    %assign/vec4 v0x557a97a16090_0, 0;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x557a97a15270;
T_9 ;
    %fork t_9, S_0x557a97a15990;
    %jmp t_8;
    .scope S_0x557a97a15990;
t_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557a97a16090_0, 0, 1;
    %end;
    .scope S_0x557a97a15270;
t_8 %join;
    %end;
    .thread T_9;
    .scope S_0x557a97a16900;
T_10 ;
    %wait E_0x557a97a16ae0;
    %load/vec4 v0x557a97a173a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557a97a172e0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x557a97a16e00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x557a97a174f0_0;
    %assign/vec4 v0x557a97a172e0_0, 0;
T_10.2 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x557a97a16400;
T_11 ;
    %fork t_11, S_0x557a97a16b60;
    %jmp t_10;
    .scope S_0x557a97a16b60;
t_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557a97a172e0_0, 0, 1;
    %end;
    .scope S_0x557a97a16400;
t_10 %join;
    %end;
    .thread T_11;
    .scope S_0x557a97a17b50;
T_12 ;
    %wait E_0x557a97a17d30;
    %load/vec4 v0x557a97a185f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557a97a18530_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x557a97a18050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x557a97a18740_0;
    %assign/vec4 v0x557a97a18530_0, 0;
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x557a97a17650;
T_13 ;
    %fork t_13, S_0x557a97a17db0;
    %jmp t_12;
    .scope S_0x557a97a17db0;
t_13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557a97a18530_0, 0, 1;
    %end;
    .scope S_0x557a97a17650;
t_12 %join;
    %end;
    .thread T_13;
    .scope S_0x557a97a18da0;
T_14 ;
    %wait E_0x557a97a18f80;
    %load/vec4 v0x557a97a19a60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557a97a199a0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x557a97a193b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x557a97a19b20_0;
    %assign/vec4 v0x557a97a199a0_0, 0;
T_14.2 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x557a97a188a0;
T_15 ;
    %fork t_15, S_0x557a97a19000;
    %jmp t_14;
    .scope S_0x557a97a19000;
t_15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557a97a199a0_0, 0, 1;
    %end;
    .scope S_0x557a97a188a0;
t_14 %join;
    %end;
    .thread T_15;
    .scope S_0x557a97a1c4f0;
T_16 ;
    %wait E_0x557a97a1c6d0;
    %load/vec4 v0x557a97a1cf40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557a97a1ce80_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x557a97a1c9f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0x557a97a1d000_0;
    %assign/vec4 v0x557a97a1ce80_0, 0;
T_16.2 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x557a97a1bf90;
T_17 ;
    %fork t_17, S_0x557a97a1c750;
    %jmp t_16;
    .scope S_0x557a97a1c750;
t_17 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557a97a1ce80_0, 0, 1;
    %end;
    .scope S_0x557a97a1bf90;
t_16 %join;
    %end;
    .thread T_17;
    .scope S_0x557a979e7720;
T_18 ;
    %vpi_call 2 37 "$dumpfile", "EzLogic_tb.vcd" {0 0 0};
    %vpi_call 2 38 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x557a979e7720 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557a97a1f3f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557a97a20150_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x557a97a1f6a0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557a97a20370_0, 0, 1;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x557a97a1f500_0, 0, 7;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x557a97a1f5e0_0, 0, 7;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557a97a201f0_0, 0, 1;
    %pushi/vec4 0, 0, 336;
    %store/vec4 v0x557a97a1f850_0, 0, 336;
    %delay 4000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557a97a20150_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557a97a201f0_0, 0, 1;
    %wait E_0x557a97928b10;
    %delay 4000000, 0;
    %vpi_call 2 52 "$display", "%h", v0x557a97a1f850_0 {0 0 0};
    %load/vec4 v0x557a97a202b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %vpi_call 2 54 "$display", "Great! You've found the correct flag!" {0 0 0};
    %jmp T_18.1;
T_18.0 ;
    %vpi_call 2 57 "$display", "Haha, try again!" {0 0 0};
T_18.1 ;
    %delay 20000000, 0;
    %vpi_call 2 60 "$finish" {0 0 0};
    %end;
    .thread T_18;
    .scope S_0x557a979e7720;
T_19 ;
    %wait E_0x557a9795da60;
    %load/vec4 v0x557a97a201f0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_19.0, 4;
    %load/vec4 v0x557a97a1f500_0;
    %pad/u 32;
    %cmpi/u 42, 0, 32;
    %jmp/0xz  T_19.2, 5;
    %load/vec4 v0x557a97a1f500_0;
    %addi 1, 0, 7;
    %assign/vec4 v0x557a97a1f500_0, 0;
    %ix/getv 4, v0x557a97a1f500_0;
    %load/vec4a v0x557a97a1f9f0, 4;
    %assign/vec4 v0x557a97a1f6a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557a97a20370_0, 0;
    %jmp T_19.3;
T_19.2 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x557a97a1f6a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557a97a20370_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557a97a201f0_0, 0;
T_19.3 ;
T_19.0 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x557a979e7720;
T_20 ;
    %wait E_0x557a9795da60;
    %load/vec4 v0x557a97a20460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %load/vec4 v0x557a97a1f5e0_0;
    %addi 1, 0, 7;
    %assign/vec4 v0x557a97a1f5e0_0, 0;
    %load/vec4 v0x557a97a1f760_0;
    %ix/load 5, 0, 0;
    %pushi/vec4 328, 0, 34;
    %load/vec4 v0x557a97a1f5e0_0;
    %pad/u 32;
    %muli 8, 0, 32;
    %pad/u 34;
    %sub;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0x557a97a1f850_0, 4, 5;
T_20.0 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x557a979e7720;
T_21 ;
    %delay 1000000, 0;
    %load/vec4 v0x557a97a1f3f0_0;
    %inv;
    %store/vec4 v0x557a97a1f3f0_0, 0, 1;
    %jmp T_21;
    .thread T_21;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "./problem/EzLogic_tb.v";
    "./problem/EzLogic_top_synth.v";
    "./behavioral models/GND.v";
    "./behavioral models/VCC.v";
    "./behavioral models/BUFG.v";
    "./behavioral models/IBUF.v";
    "./behavioral models/OBUF.v";
    "./behavioral models/LUT2.v";
    "./behavioral models/LUT1.v";
    "./behavioral models/FDCE.v";
    "./behavioral models/CARRY4.v";
