#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000014c34330410 .scope module, "top" "top" 2 7;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "data";
    .port_info 3 /OUTPUT 1 "write";
    .port_info 4 /OUTPUT 1 "result";
    .port_info 5 /INPUT 8 "moveIn";
P_0000014c34307830 .param/l "N" 0 2 7, +C4<00000000000000000000000000000010>;
L_0000014c34312d60 .functor NOT 1, L_0000014c34392640, C4<0>, C4<0>, C4<0>;
L_0000014c34312dd0 .functor AND 1, L_0000014c34312d60, L_0000014c34312ac0, C4<1>, C4<1>;
o0000014c34337a08 .functor BUFZ 1, C4<z>; HiZ drive
L_0000014c34312eb0 .functor NOT 1, o0000014c34337a08, C4<0>, C4<0>, C4<0>;
L_0000014c34313000 .functor NOT 1, L_0000014c34312ac0, C4<0>, C4<0>, C4<0>;
L_0000014c34313150 .functor AND 1, L_0000014c34312eb0, L_0000014c34313000, C4<1>, C4<1>;
L_0000014c34313460 .functor NOT 1, L_0000014c34392aa0, C4<0>, C4<0>, C4<0>;
L_0000014c34312b30 .functor AND 1, L_0000014c34313150, L_0000014c34313460, C4<1>, C4<1>;
v0000014c34391530_0 .net *"_ivl_14", 0 0, L_0000014c34312eb0;  1 drivers
v0000014c343917b0_0 .net *"_ivl_16", 0 0, L_0000014c34313000;  1 drivers
v0000014c34391850_0 .net *"_ivl_18", 0 0, L_0000014c34313150;  1 drivers
v0000014c343918f0_0 .net *"_ivl_21", 0 0, L_0000014c34392aa0;  1 drivers
v0000014c34391a30_0 .net *"_ivl_22", 0 0, L_0000014c34313460;  1 drivers
v0000014c34391ad0_0 .net *"_ivl_7", 0 0, L_0000014c34392640;  1 drivers
v0000014c34391b70_0 .net *"_ivl_8", 0 0, L_0000014c34312d60;  1 drivers
v0000014c34391cb0_0 .net "addr", 1 0, v0000014c34391710_0;  1 drivers
v0000014c34392320_0 .net "clk", 0 0, o0000014c34337a08;  0 drivers
v0000014c34393900_0 .net "data", 0 0, v0000014c34335b20_0;  1 drivers
v0000014c343925a0_0 .net "instruction", 7 0, L_0000014c34312900;  1 drivers
o0000014c343377c8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0000014c343923c0_0 .net "moveIn", 7 0, o0000014c343377c8;  0 drivers
v0000014c34393040_0 .net "out", 7 0, v0000014c343360c0_0;  1 drivers
v0000014c34392e60_0 .net "result", 0 0, L_0000014c343129e0;  1 drivers
o0000014c343379a8 .functor BUFZ 1, C4<z>; HiZ drive
v0000014c34392460_0 .net "rst", 0 0, o0000014c343379a8;  0 drivers
v0000014c34392140_0 .net "scratch", 7 0, v0000014c34390770_0;  1 drivers
v0000014c343934a0_0 .net "write", 0 0, L_0000014c34312ac0;  1 drivers
L_0000014c34392c80 .part L_0000014c34312900, 4, 4;
L_0000014c34392fa0 .part L_0000014c34312900, 3, 1;
L_0000014c34392960 .part L_0000014c34312900, 0, 3;
L_0000014c34392640 .part L_0000014c34312900, 3, 1;
L_0000014c343920a0 .part L_0000014c34312900, 0, 3;
L_0000014c34392aa0 .part L_0000014c34312900, 3, 1;
L_0000014c343928c0 .part L_0000014c34312900, 0, 3;
S_0000014c343305a0 .scope module, "SysIn" "InSelector" 2 26, 3 1 0, S_0000014c34330410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "inhibit";
    .port_info 2 /OUTPUT 1 "zed";
    .port_info 3 /INPUT 8 "ins";
    .port_info 4 /INPUT 3 "addr";
v0000014c34335f80_0 .net "addr", 2 0, L_0000014c343928c0;  1 drivers
v0000014c34336660_0 .net "enable", 0 0, L_0000014c34312b30;  1 drivers
L_0000014c343d00d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000014c34335e40_0 .net "inhibit", 0 0, L_0000014c343d00d0;  1 drivers
v0000014c34335c60_0 .net "ins", 7 0, o0000014c343377c8;  alias, 0 drivers
v0000014c34335b20_0 .var "zed", 0 0;
E_0000014c34307930 .event anyedge, v0000014c34336660_0, v0000014c34335e40_0, v0000014c34335f80_0, v0000014c34335c60_0;
S_0000014c343259e0 .scope module, "SysOut" "OutSelector" 2 24, 4 1 0, S_0000014c34330410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "data";
    .port_info 2 /INPUT 1 "write";
    .port_info 3 /INPUT 1 "CE";
    .port_info 4 /INPUT 1 "writeDisable";
    .port_info 5 /INPUT 3 "addr";
    .port_info 6 /OUTPUT 8 "outLatch";
v0000014c343358a0_0 .net "CE", 0 0, L_0000014c34312dd0;  1 drivers
v0000014c34336020_0 .net "addr", 2 0, L_0000014c343920a0;  1 drivers
v0000014c343363e0_0 .net "data", 0 0, v0000014c34335b20_0;  alias, 1 drivers
v0000014c343360c0_0 .var "outLatch", 7 0;
v0000014c34336160_0 .net "rst", 0 0, o0000014c343379a8;  alias, 0 drivers
v0000014c34335bc0_0 .net "write", 0 0, L_0000014c34312ac0;  alias, 1 drivers
v0000014c343362a0_0 .net "writeDisable", 0 0, o0000014c34337a08;  alias, 0 drivers
E_0000014c34307df0/0 .event anyedge, v0000014c34336160_0, v0000014c34335bc0_0, v0000014c343358a0_0, v0000014c343362a0_0;
E_0000014c34307df0/1 .event anyedge, v0000014c34335b20_0, v0000014c34336020_0;
E_0000014c34307df0 .event/or E_0000014c34307df0/0, E_0000014c34307df0/1;
S_0000014c34325b70 .scope module, "SysScatch" "OutSelector" 2 23, 4 1 0, S_0000014c34330410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "data";
    .port_info 2 /INPUT 1 "write";
    .port_info 3 /INPUT 1 "CE";
    .port_info 4 /INPUT 1 "writeDisable";
    .port_info 5 /INPUT 3 "addr";
    .port_info 6 /OUTPUT 8 "outLatch";
v0000014c34336340_0 .net "CE", 0 0, L_0000014c34392fa0;  1 drivers
v0000014c34336520_0 .net "addr", 2 0, L_0000014c34392960;  1 drivers
v0000014c34391f30_0 .net "data", 0 0, v0000014c34335b20_0;  alias, 1 drivers
v0000014c34390770_0 .var "outLatch", 7 0;
v0000014c34390090_0 .net "rst", 0 0, o0000014c343379a8;  alias, 0 drivers
v0000014c34391d50_0 .net "write", 0 0, L_0000014c34312ac0;  alias, 1 drivers
v0000014c34390e50_0 .net "writeDisable", 0 0, o0000014c34337a08;  alias, 0 drivers
E_0000014c34307370/0 .event anyedge, v0000014c34336160_0, v0000014c34335bc0_0, v0000014c34336340_0, v0000014c343362a0_0;
E_0000014c34307370/1 .event anyedge, v0000014c34335b20_0, v0000014c34336520_0;
E_0000014c34307370 .event/or E_0000014c34307370/0, E_0000014c34307370/1;
S_0000014c343287c0 .scope module, "controlUnit" "ICU" 2 21, 5 4 0, S_0000014c34330410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 4 "I";
    .port_info 3 /INPUT 1 "data";
    .port_info 4 /OUTPUT 1 "write";
    .port_info 5 /OUTPUT 1 "result";
L_0000014c34313070 .functor AND 1, v0000014c34390d10_0, v0000014c34391170_0, C4<1>, C4<1>;
L_0000014c34312c80 .functor AND 1, v0000014c34390b30_0, v0000014c34390d10_0, C4<1>, C4<1>;
L_0000014c343130e0 .functor OR 1, v0000014c34335b20_0, L_0000014c34312c80, C4<0>, C4<0>;
L_0000014c343129e0 .functor BUFZ 1, v0000014c34390d10_0, C4<0>, C4<0>, C4<0>;
L_0000014c34312ac0 .functor AND 1, v0000014c34390c70_0, v0000014c34390b30_0, C4<1>, C4<1>;
v0000014c343901d0_0 .net "I", 3 0, L_0000014c34392c80;  1 drivers
v0000014c34391c10_0 .net "IEN", 0 0, v0000014c34391170_0;  1 drivers
v0000014c34390810_0 .net "LUOP", 2 0, v0000014c34390ef0_0;  1 drivers
v0000014c34390f90_0 .net "OEN", 0 0, v0000014c34390c70_0;  1 drivers
v0000014c34390270_0 .net "RR", 0 0, v0000014c34390d10_0;  1 drivers
v0000014c343908b0_0 .net "STO", 0 0, v0000014c34390b30_0;  1 drivers
v0000014c34391030_0 .net *"_ivl_2", 0 0, L_0000014c34312c80;  1 drivers
v0000014c34390450_0 .net "clk", 0 0, o0000014c34337a08;  alias, 0 drivers
v0000014c343904f0_0 .net "data", 0 0, v0000014c34335b20_0;  alias, 1 drivers
v0000014c34390db0_0 .net "dataBus", 0 0, L_0000014c343130e0;  1 drivers
v0000014c34391210_0 .var "instReg", 3 0;
v0000014c343912b0_0 .net "result", 0 0, L_0000014c343129e0;  alias, 1 drivers
v0000014c34390310_0 .net "rst", 0 0, o0000014c343379a8;  alias, 0 drivers
v0000014c34390950_0 .net "write", 0 0, L_0000014c34312ac0;  alias, 1 drivers
E_0000014c34307070 .event negedge, v0000014c343362a0_0;
S_0000014c34328950 .scope module, "controller" "CTRL" 5 14, 6 1 0, S_0000014c343287c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 4 "instruction";
    .port_info 3 /INPUT 1 "data";
    .port_info 4 /OUTPUT 3 "LUOP";
    .port_info 5 /OUTPUT 1 "IEN";
    .port_info 6 /OUTPUT 1 "OEN";
    .port_info 7 /OUTPUT 1 "STO";
v0000014c34391170_0 .var "IEN", 0 0;
v0000014c34390ef0_0 .var "LUOP", 2 0;
v0000014c34390c70_0 .var "OEN", 0 0;
v0000014c34390b30_0 .var "STO", 0 0;
v0000014c343903b0_0 .net "clk", 0 0, o0000014c34337a08;  alias, 0 drivers
v0000014c34391e90_0 .net "data", 0 0, L_0000014c343130e0;  alias, 1 drivers
v0000014c34390130_0 .net "instruction", 3 0, v0000014c34391210_0;  1 drivers
v0000014c34390a90_0 .net "rst", 0 0, o0000014c343379a8;  alias, 0 drivers
E_0000014c343079b0 .event posedge, v0000014c343362a0_0;
S_0000014c3432e5e0 .scope module, "operator" "LU" 5 15, 7 1 0, S_0000014c343287c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 3 "LUOP";
    .port_info 5 /OUTPUT 1 "Y";
v0000014c34390bd0_0 .net "A", 0 0, L_0000014c343130e0;  alias, 1 drivers
v0000014c34390590_0 .net "B", 0 0, L_0000014c34313070;  1 drivers
v0000014c34390630_0 .net "LUOP", 2 0, v0000014c34390ef0_0;  alias, 1 drivers
v0000014c34390d10_0 .var "Y", 0 0;
v0000014c343906d0_0 .net "clk", 0 0, o0000014c34337a08;  alias, 0 drivers
v0000014c34391df0_0 .net "rst", 0 0, o0000014c343379a8;  alias, 0 drivers
S_0000014c3432e770 .scope module, "program" "ROM" 2 20, 8 1 0, S_0000014c34330410;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "address";
    .port_info 1 /OUTPUT 8 "data";
P_0000014c34307970 .param/l "N" 0 8 1, +C4<00000000000000000000000000000010>;
L_0000014c34312900 .functor BUFZ 8, L_0000014c34393d60, C4<00000000>, C4<00000000>, C4<00000000>;
v0000014c343910d0_0 .net *"_ivl_0", 7 0, L_0000014c34393d60;  1 drivers
v0000014c343909f0_0 .net *"_ivl_2", 3 0, L_0000014c34392500;  1 drivers
L_0000014c343d0088 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000014c34391670_0 .net *"_ivl_5", 1 0, L_0000014c343d0088;  1 drivers
v0000014c34391990_0 .net "address", 1 0, v0000014c34391710_0;  alias, 1 drivers
v0000014c34391350_0 .net "data", 7 0, L_0000014c34312900;  alias, 1 drivers
v0000014c343913f0 .array "store", 3 0, 7 0;
L_0000014c34393d60 .array/port v0000014c343913f0, L_0000014c34392500;
L_0000014c34392500 .concat [ 2 2 0 0], v0000014c34391710_0, L_0000014c343d0088;
S_0000014c3431d040 .scope module, "programCounter" "counter" 2 19, 9 1 0, S_0000014c34330410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 2 "count";
P_0000014c34307c30 .param/l "N" 0 9 1, +C4<00000000000000000000000000000010>;
v0000014c34391490_0 .net "clk", 0 0, o0000014c34337a08;  alias, 0 drivers
v0000014c34391710_0 .var "count", 1 0;
v0000014c343915d0_0 .net "rst", 0 0, o0000014c343379a8;  alias, 0 drivers
    .scope S_0000014c3431d040;
T_0 ;
    %wait E_0000014c343079b0;
    %load/vec4 v0000014c343915d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000014c34391710_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000014c34391710_0;
    %addi 1, 0, 2;
    %assign/vec4 v0000014c34391710_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000014c3432e770;
T_1 ;
    %pushi/vec4 16, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000014c343913f0, 4, 0;
    %pushi/vec4 48, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000014c343913f0, 4, 0;
    %pushi/vec4 64, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000014c343913f0, 4, 0;
    %pushi/vec4 128, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000014c343913f0, 4, 0;
    %end;
    .thread T_1;
    .scope S_0000014c34328950;
T_2 ;
    %wait E_0000014c343079b0;
    %load/vec4 v0000014c34390a90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000014c34390ef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014c34391170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014c34390c70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014c34390b30_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000014c34390130_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %jmp T_2.15;
T_2.2 ;
    %jmp T_2.15;
T_2.3 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0000014c34390ef0_0, 0;
    %load/vec4 v0000014c34391e90_0;
    %assign/vec4 v0000014c34391170_0, 0;
    %jmp T_2.15;
T_2.4 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0000014c34390ef0_0, 0;
    %load/vec4 v0000014c34391e90_0;
    %assign/vec4 v0000014c34391170_0, 0;
    %jmp T_2.15;
T_2.5 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0000014c34390ef0_0, 0;
    %load/vec4 v0000014c34391e90_0;
    %assign/vec4 v0000014c34391170_0, 0;
    %jmp T_2.15;
T_2.6 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0000014c34390ef0_0, 0;
    %load/vec4 v0000014c34391e90_0;
    %assign/vec4 v0000014c34391170_0, 0;
    %jmp T_2.15;
T_2.7 ;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0000014c34390ef0_0, 0;
    %load/vec4 v0000014c34391e90_0;
    %assign/vec4 v0000014c34391170_0, 0;
    %jmp T_2.15;
T_2.8 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0000014c34390ef0_0, 0;
    %load/vec4 v0000014c34391e90_0;
    %assign/vec4 v0000014c34391170_0, 0;
    %jmp T_2.15;
T_2.9 ;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0000014c34390ef0_0, 0;
    %load/vec4 v0000014c34391e90_0;
    %assign/vec4 v0000014c34391170_0, 0;
    %jmp T_2.15;
T_2.10 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0000014c34390ef0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014c34390b30_0, 0;
    %jmp T_2.15;
T_2.11 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0000014c34390ef0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014c34390b30_0, 0;
    %jmp T_2.15;
T_2.12 ;
    %load/vec4 v0000014c34391e90_0;
    %assign/vec4 v0000014c34391170_0, 0;
    %jmp T_2.15;
T_2.13 ;
    %load/vec4 v0000014c34391e90_0;
    %assign/vec4 v0000014c34390c70_0, 0;
    %jmp T_2.15;
T_2.15 ;
    %pop/vec4 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000014c3432e5e0;
T_3 ;
    %wait E_0000014c343079b0;
    %load/vec4 v0000014c34391df0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014c34390d10_0, 0;
T_3.0 ;
    %load/vec4 v0000014c34390630_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %jmp T_3.10;
T_3.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014c34390d10_0, 0;
    %jmp T_3.10;
T_3.3 ;
    %load/vec4 v0000014c34390bd0_0;
    %assign/vec4 v0000014c34390d10_0, 0;
    %jmp T_3.10;
T_3.4 ;
    %load/vec4 v0000014c34390bd0_0;
    %inv;
    %assign/vec4 v0000014c34390d10_0, 0;
    %jmp T_3.10;
T_3.5 ;
    %load/vec4 v0000014c34390bd0_0;
    %load/vec4 v0000014c34390590_0;
    %and;
    %assign/vec4 v0000014c34390d10_0, 0;
    %jmp T_3.10;
T_3.6 ;
    %load/vec4 v0000014c34390bd0_0;
    %inv;
    %load/vec4 v0000014c34390590_0;
    %and;
    %assign/vec4 v0000014c34390d10_0, 0;
    %jmp T_3.10;
T_3.7 ;
    %load/vec4 v0000014c34390bd0_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/1 T_3.11, 8;
    %load/vec4 v0000014c34390590_0;
    %or;
T_3.11;
    %assign/vec4 v0000014c34390d10_0, 0;
    %jmp T_3.10;
T_3.8 ;
    %load/vec4 v0000014c34390bd0_0;
    %inv;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/1 T_3.12, 8;
    %load/vec4 v0000014c34390590_0;
    %or;
T_3.12;
    %assign/vec4 v0000014c34390d10_0, 0;
    %jmp T_3.10;
T_3.9 ;
    %load/vec4 v0000014c34390bd0_0;
    %load/vec4 v0000014c34390590_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0000014c34390d10_0, 0;
    %jmp T_3.10;
T_3.10 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0000014c343287c0;
T_4 ;
    %wait E_0000014c34307070;
    %load/vec4 v0000014c34390310_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.0, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_4.1, 8;
T_4.0 ; End of true expr.
    %load/vec4 v0000014c343901d0_0;
    %jmp/0 T_4.1, 8;
 ; End of false expr.
    %blend;
T_4.1;
    %assign/vec4 v0000014c34391210_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_0000014c34325b70;
T_5 ;
    %wait E_0000014c34307370;
    %load/vec4 v0000014c34390090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000014c34390770_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000014c34391d50_0;
    %load/vec4 v0000014c34336340_0;
    %and;
    %load/vec4 v0000014c34390e50_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0000014c34391f30_0;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0000014c34336520_0;
    %assign/vec4/off/d v0000014c34390770_0, 4, 5;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0000014c343259e0;
T_6 ;
    %wait E_0000014c34307df0;
    %load/vec4 v0000014c34336160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000014c343360c0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0000014c34335bc0_0;
    %load/vec4 v0000014c343358a0_0;
    %and;
    %load/vec4 v0000014c343362a0_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0000014c343363e0_0;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0000014c34336020_0;
    %assign/vec4/off/d v0000014c343360c0_0, 4, 5;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000014c343305a0;
T_7 ;
    %wait E_0000014c34307930;
    %load/vec4 v0000014c34336660_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 1, 1;
    %assign/vec4 v0000014c34335b20_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0000014c34335e40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014c34335b20_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0000014c34335c60_0;
    %load/vec4 v0000014c34335f80_0;
    %part/u 1;
    %assign/vec4 v0000014c34335b20_0, 0;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "TOP.v";
    "./Data Selection/InputSelector.v";
    "./Data Selection/OutputSelector.v";
    "./Control Unit/ICU.v";
    "./Control Unit/CTRL.v";
    "./Control Unit/LU.v";
    "./Program Hardware/ROM.v";
    "./Program Hardware/COUNTER.v";
