

================================================================
== Vitis HLS Report for 'Loop_row_proc'
================================================================
* Date:           Wed Nov 12 15:15:26 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        Dataflow
* Solution:       hls (Vivado IP Flow Target)
* Product family: aartix7
* Target device:  xa7a15t-cpg236-2I


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.880 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval |                    Pipeline                    |
    |   min   |   max   |    min    |    max    | min | max |                      Type                      |
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |        8|        8|  80.000 ns|  80.000 ns|    4|    4|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- row_col  |        6|        6|         4|          1|          1|     4|       yes|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|    114|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   6|      0|     42|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      0|     81|    -|
|Register         |        -|   -|    340|     64|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   6|    340|    301|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |       50|  45|  20800|  10400|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|  13|      1|      2|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+--------------------+---------+----+---+----+-----+
    |        Instance       |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +-----------------------+--------------------+---------+----+---+----+-----+
    |mul_32s_32s_32_1_1_U1  |mul_32s_32s_32_1_1  |        0|   3|  0|  21|    0|
    |mul_32s_32s_32_1_1_U2  |mul_32s_32s_32_1_1  |        0|   3|  0|  21|    0|
    +-----------------------+--------------------+---------+----+---+----+-----+
    |Total                  |                    |        0|   6|  0|  42|    0|
    +-----------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |ABij_fu_297_p2             |         +|   0|  0|  39|          32|          32|
    |add_ln18_fu_288_p2         |         +|   0|  0|  10|           2|           2|
    |add_ln9_1_fu_255_p2        |         +|   0|  0|  10|           2|           1|
    |add_ln9_fu_163_p2          |         +|   0|  0|  10|           2|           1|
    |j_fu_249_p2                |         +|   0|  0|  10|           2|           1|
    |ap_condition_108           |       and|   0|  0|   2|           1|           1|
    |ap_condition_312           |       and|   0|  0|   2|           1|           1|
    |icmp_ln11_fu_261_p2        |      icmp|   0|  0|  11|           2|           3|
    |icmp_ln9_fu_267_p2         |      icmp|   0|  0|  10|           2|           2|
    |ap_block_pp0_stage0_11001  |        or|   0|  0|   2|           1|           1|
    |i_fu_177_p3                |    select|   0|  0|   2|           1|           2|
    |select_ln9_fu_169_p3       |    select|   0|  0|   2|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    |xor_ln16_fu_226_p2         |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 114|          51|          52|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                            |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter3_reg       |   9|          2|    1|          2|
    |ap_phi_mux_icmp_ln114_phi_fu_124_p4    |   9|          2|    1|          2|
    |ap_sig_allocacmp_i2_load               |   9|          2|    2|          4|
    |ap_sig_allocacmp_indvar_flatten1_load  |   9|          2|    2|          4|
    |ap_sig_allocacmp_j3_load               |   9|          2|    2|          4|
    |i2_fu_50                               |   9|          2|    2|          4|
    |indvar_flatten1_fu_46                  |   9|          2|    2|          4|
    |j3_fu_54                               |   9|          2|    2|          4|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  |  81|         18|   15|         30|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |A_load_1_reg_367                  |  32|   0|   32|          0|
    |A_load_reg_362                    |  32|   0|   32|          0|
    |B_load_1_reg_377                  |  32|   0|   32|          0|
    |B_load_reg_372                    |  32|   0|   32|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |empty_9_reg_328                   |   2|   0|    2|          0|
    |i2_fu_50                          |   2|   0|    2|          0|
    |icmp_ln11_reg_353                 |   1|   0|    1|          0|
    |icmp_ln9_reg_358                  |   1|   0|    1|          0|
    |indvar_flatten1_fu_46             |   2|   0|    2|          0|
    |j3_fu_54                          |   2|   0|    2|          0|
    |mul_ln16_1_reg_387                |  32|   0|   32|          0|
    |mul_ln16_reg_382                  |  32|   0|   32|          0|
    |select_ln9_reg_323                |   2|   0|    2|          0|
    |empty_9_reg_328                   |  64|  32|    2|          0|
    |select_ln9_reg_323                |  64|  32|    2|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 340|  64|  216|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+---------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  | Source Object |    C Type    |
+-------------+-----+-----+------------+---------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|  Loop_row_proc|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|  Loop_row_proc|  return value|
|ap_start     |   in|    1|  ap_ctrl_hs|  Loop_row_proc|  return value|
|ap_done      |  out|    1|  ap_ctrl_hs|  Loop_row_proc|  return value|
|ap_continue  |   in|    1|  ap_ctrl_hs|  Loop_row_proc|  return value|
|ap_idle      |  out|    1|  ap_ctrl_hs|  Loop_row_proc|  return value|
|ap_ready     |  out|    1|  ap_ctrl_hs|  Loop_row_proc|  return value|
|A_address0   |  out|    2|   ap_memory|              A|         array|
|A_ce0        |  out|    1|   ap_memory|              A|         array|
|A_q0         |   in|   32|   ap_memory|              A|         array|
|A_address1   |  out|    2|   ap_memory|              A|         array|
|A_ce1        |  out|    1|   ap_memory|              A|         array|
|A_q1         |   in|   32|   ap_memory|              A|         array|
|B_address0   |  out|    2|   ap_memory|              B|         array|
|B_ce0        |  out|    1|   ap_memory|              B|         array|
|B_q0         |   in|   32|   ap_memory|              B|         array|
|B_address1   |  out|    2|   ap_memory|              B|         array|
|B_ce1        |  out|    1|   ap_memory|              B|         array|
|B_q1         |   in|   32|   ap_memory|              B|         array|
|AB_address0  |  out|    2|   ap_memory|             AB|         array|
|AB_ce0       |  out|    1|   ap_memory|             AB|         array|
|AB_we0       |  out|    1|   ap_memory|             AB|         array|
|AB_d0        |  out|   32|   ap_memory|             AB|         array|
+-------------+-----+-----+------------+---------------+--------------+

