

================================================================
== Vivado HLS Report for 'atan2_cordic_double_s'
================================================================
* Date:           Sun Jul 15 14:57:59 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        svr-vivado-hls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    1|  284|    1|  284|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------+---------------+-----+-----+-----+-----+---------+
        |                          |               |  Latency  |  Interval | Pipeline|
        |         Instance         |     Module    | min | max | min | max |   Type  |
        +--------------------------+---------------+-----+-----+-----+-----+---------+
        |grp_atan2_generic_fu_171  |atan2_generic  |    1|  271|    1|  271|   none  |
        +--------------------------+---------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    439|
|FIFO             |        -|      -|       -|      -|
|Instance         |        4|      3|    5500|   9659|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    275|
|Register         |        -|      -|     630|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        4|      3|    6130|  10373|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        1|      1|       5|     19|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+------+------+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF  |  LUT |
    +--------------------------+----------------------+---------+-------+------+------+
    |grp_atan2_generic_fu_171  |atan2_generic         |        4|      0|  4925|  8041|
    |convert_dcmp_64nstde_U40  |convert_dcmp_64nstde  |        0|      0|   130|   469|
    |convert_dsub_64nssc4_U39  |convert_dsub_64nssc4  |        0|      3|   445|  1149|
    +--------------------------+----------------------+---------+-------+------+------+
    |Total                     |                      |        4|      3|  5500|  9659|
    +--------------------------+----------------------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+-------+---+----+------------+------------+
    |ap_condition_619            |    and   |      0|  0|   2|           1|           1|
    |or_cond1_fu_296_p2          |    and   |      0|  0|   2|           1|           1|
    |or_cond_fu_314_p2           |    and   |      0|  0|   2|           1|           1|
    |tmp_105_demorgan_fu_278_p2  |    and   |      0|  0|   2|           1|           1|
    |tmp_129_demorgan_fu_334_p2  |    and   |      0|  0|   2|           1|           1|
    |tmp_131_demorgan_fu_340_p2  |    and   |      0|  0|   2|           1|           1|
    |tmp_28_fu_414_p2            |    and   |      0|  0|   2|           1|           1|
    |tmp_30_fu_420_p2            |    and   |      0|  0|   2|           1|           1|
    |tmp_demorgan_fu_260_p2      |    and   |      0|  0|   2|           1|           1|
    |notlhs2_fu_402_p2           |   icmp   |      0|  0|  13|          11|           2|
    |notlhs_fu_390_p2            |   icmp   |      0|  0|  13|          11|           2|
    |tmp_43_fu_290_p2            |   icmp   |      0|  0|  29|          52|           1|
    |tmp_44_fu_302_p2            |   icmp   |      0|  0|  13|          11|           1|
    |tmp_45_fu_308_p2            |   icmp   |      0|  0|  29|          52|           1|
    |tmp_i2_55_fu_272_p2         |   icmp   |      0|  0|  29|          52|           1|
    |tmp_i2_fu_266_p2            |   icmp   |      0|  0|  13|          11|           2|
    |tmp_i3_fu_384_p2            |   icmp   |      0|  0|  29|          64|          64|
    |tmp_i_54_fu_254_p2          |   icmp   |      0|  0|  29|          52|           1|
    |tmp_i_fu_248_p2             |   icmp   |      0|  0|  13|          11|           2|
    |tmp_s_fu_284_p2             |   icmp   |      0|  0|  13|          11|           1|
    |tmp_26_fu_396_p2            |    or    |      0|  0|   2|           1|           1|
    |tmp_27_fu_408_p2            |    or    |      0|  0|   2|           1|           1|
    |p_1_fu_426_p3               |  select  |      0|  0|  64|           1|          64|
    |tmp_270_neg_fu_510_p2       |    xor   |      0|  0|  65|          64|          65|
    |tmp_271_neg_fu_523_p2       |    xor   |      0|  0|  65|          64|          65|
    +----------------------------+----------+-------+---+----+------------+------------+
    |Total                       |          |      0|  0| 439|         478|         283|
    +----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |UnifiedRetVal_reg_161                   |   9|          2|   64|        128|
    |ap_NS_fsm                               |  65|         16|    1|         16|
    |ap_phi_mux_UnifiedRetVal_phi_fu_164_p4  |   9|          2|   64|        128|
    |ap_phi_mux_p_s_phi_fu_108_p40           |  15|          3|   64|        192|
    |ap_return                               |   9|          2|   64|        128|
    |c_reg_82                                |  15|          3|   64|        192|
    |grp_atan2_generic_fu_171_x_in           |  15|          3|   64|        192|
    |grp_atan2_generic_fu_171_y_in           |  15|          3|   64|        192|
    |grp_fu_179_p0                           |  15|          3|   64|        192|
    |grp_fu_179_p1                           |  15|          3|   64|        192|
    |p_s_reg_96                              |  93|         19|   64|       1216|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 275|         59|  641|       2768|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+----+----+-----+-----------+
    |                  Name                 | FF | LUT| Bits| Const Bits|
    +---------------------------------------+----+----+-----+-----------+
    |UnifiedRetVal_reg_161                  |  64|   0|   64|          0|
    |a_reg_573                              |  63|   0|   64|          1|
    |ap_CS_fsm                              |  15|   0|   15|          0|
    |ap_return_preg                         |  64|   0|   64|          0|
    |b_reg_579                              |  63|   0|   64|          1|
    |c_reg_82                               |  64|   0|   64|          0|
    |d_reg_631                              |  64|   0|   64|          0|
    |grp_atan2_generic_fu_171_ap_start_reg  |   1|   0|    1|          0|
    |m_reg_561                              |  32|   0|   32|          0|
    |or_cond1_reg_549                       |   1|   0|    1|          0|
    |or_cond_reg_557                        |   1|   0|    1|          0|
    |p_s_reg_96                             |  64|   0|   64|          0|
    |reg_190                                |  64|   0|   64|          0|
    |tmp_102_i_reg_626                      |  64|   0|   64|          0|
    |tmp_105_demorgan_reg_541               |   1|   0|    1|          0|
    |tmp_129_demorgan_reg_565               |   1|   0|    1|          0|
    |tmp_131_demorgan_reg_569               |   1|   0|    1|          0|
    |tmp_44_reg_553                         |   1|   0|    1|          0|
    |tmp_demorgan_reg_537                   |   1|   0|    1|          0|
    |tmp_s_reg_545                          |   1|   0|    1|          0|
    +---------------------------------------+----+----+-----+-----------+
    |Total                                  | 630|   0|  632|          2|
    +---------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+----------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-----------+-----+-----+------------+----------------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs | atan2_cordic<double> | return value |
|ap_rst     |  in |    1| ap_ctrl_hs | atan2_cordic<double> | return value |
|ap_start   |  in |    1| ap_ctrl_hs | atan2_cordic<double> | return value |
|ap_done    | out |    1| ap_ctrl_hs | atan2_cordic<double> | return value |
|ap_idle    | out |    1| ap_ctrl_hs | atan2_cordic<double> | return value |
|ap_ready   | out |    1| ap_ctrl_hs | atan2_cordic<double> | return value |
|ap_return  | out |   64| ap_ctrl_hs | atan2_cordic<double> | return value |
|y_in       |  in |   64|   ap_none  |         y_in         |    scalar    |
|x_in       |  in |   64|   ap_none  |         x_in         |    scalar    |
+-----------+-----+-----+------------+----------------------+--------------+

