digraph "CFG for '_Z43extracunn_MSSECriterion_updateOutput_kernelPfS_S_ii' function" {
	label="CFG for '_Z43extracunn_MSSECriterion_updateOutput_kernelPfS_S_ii' function";

	Node0x5344200 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#eed0c070",label="{%5:\l  %6 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %7 = mul nsw i32 %6, %4\l  %8 = sext i32 %7 to i64\l  %9 = getelementptr inbounds float, float addrspace(1)* %1, i64 %8\l  %10 = getelementptr inbounds float, float addrspace(1)* %2, i64 %8\l  %11 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %12 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %13 = getelementptr i8, i8 addrspace(4)* %12, i64 4\l  %14 = bitcast i8 addrspace(4)* %13 to i16 addrspace(4)*\l  %15 = load i16, i16 addrspace(4)* %14, align 4, !range !5, !invariant.load !6\l  %16 = zext i16 %15 to i32\l  %17 = getelementptr inbounds [128 x float], [128 x float] addrspace(3)*\l... @_ZZ43extracunn_MSSECriterion_updateOutput_kernelPfS_S_iiE6buffer, i32 0, i32\l... %11\l  store float 0.000000e+00, float addrspace(3)* %17, align 4, !tbaa !7\l  %18 = icmp slt i32 %11, %4\l  br i1 %18, label %27, label %20\l|{<s0>T|<s1>F}}"];
	Node0x5344200:s0 -> Node0x5346fb0;
	Node0x5344200:s1 -> Node0x5347040;
	Node0x5347180 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#d4dbe670",label="{%19:\l19:                                               \l  store float %36, float addrspace(3)* %17, align 4, !tbaa !7\l  br label %20\l}"];
	Node0x5347180 -> Node0x5347040;
	Node0x5347040 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#eed0c070",label="{%20:\l20:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %21 = icmp eq i32 %11, 0\l  br i1 %21, label %22, label %99\l|{<s0>T|<s1>F}}"];
	Node0x5347040:s0 -> Node0x5347c40;
	Node0x5347040:s1 -> Node0x5347cd0;
	Node0x5347c40 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#c7d7f070",label="{%22:\l22:                                               \l  %23 = and i32 %16, 7\l  %24 = icmp ult i16 %15, 8\l  br i1 %24, label %39, label %25\l|{<s0>T|<s1>F}}"];
	Node0x5347c40:s0 -> Node0x5347f60;
	Node0x5347c40:s1 -> Node0x5347fb0;
	Node0x5347fb0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#a7c5fe70",label="{%25:\l25:                                               \l  %26 = and i32 %16, 2040\l  br label %61\l}"];
	Node0x5347fb0 -> Node0x53481b0;
	Node0x5346fb0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%27:\l27:                                               \l  %28 = phi float [ %36, %27 ], [ 0.000000e+00, %5 ]\l  %29 = phi i32 [ %37, %27 ], [ %11, %5 ]\l  %30 = zext i32 %29 to i64\l  %31 = getelementptr inbounds float, float addrspace(1)* %9, i64 %30\l  %32 = load float, float addrspace(1)* %31, align 4, !tbaa !7,\l... !amdgpu.noclobber !6\l  %33 = getelementptr inbounds float, float addrspace(1)* %10, i64 %30\l  %34 = load float, float addrspace(1)* %33, align 4, !tbaa !7,\l... !amdgpu.noclobber !6\l  %35 = fsub contract float %32, %34\l  %36 = fadd contract float %28, %35\l  %37 = add nuw nsw i32 %29, %16\l  %38 = icmp slt i32 %37, %4\l  br i1 %38, label %27, label %19, !llvm.loop !11\l|{<s0>T|<s1>F}}"];
	Node0x5346fb0:s0 -> Node0x5346fb0;
	Node0x5346fb0:s1 -> Node0x5347180;
	Node0x5347f60 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#c7d7f070",label="{%39:\l39:                                               \l  %40 = phi float [ undef, %22 ], [ %95, %61 ]\l  %41 = phi i32 [ 0, %22 ], [ %96, %61 ]\l  %42 = phi float [ 0.000000e+00, %22 ], [ %95, %61 ]\l  %43 = icmp eq i32 %23, 0\l  br i1 %43, label %54, label %44\l|{<s0>T|<s1>F}}"];
	Node0x5347f60:s0 -> Node0x5349520;
	Node0x5347f60:s1 -> Node0x53495b0;
	Node0x53495b0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#de614d70",label="{%44:\l44:                                               \l  %45 = phi i32 [ %51, %44 ], [ %41, %39 ]\l  %46 = phi float [ %50, %44 ], [ %42, %39 ]\l  %47 = phi i32 [ %52, %44 ], [ 0, %39 ]\l  %48 = getelementptr inbounds [128 x float], [128 x float] addrspace(3)*\l... @_ZZ43extracunn_MSSECriterion_updateOutput_kernelPfS_S_iiE6buffer, i32 0, i32\l... %45\l  %49 = load float, float addrspace(3)* %48, align 4, !tbaa !7\l  %50 = fadd contract float %49, %46\l  %51 = add nuw nsw i32 %45, 1\l  %52 = add i32 %47, 1\l  %53 = icmp eq i32 %52, %23\l  br i1 %53, label %54, label %44, !llvm.loop !13\l|{<s0>T|<s1>F}}"];
	Node0x53495b0:s0 -> Node0x5349520;
	Node0x53495b0:s1 -> Node0x53495b0;
	Node0x5349520 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#c7d7f070",label="{%54:\l54:                                               \l  %55 = phi float [ %40, %39 ], [ %50, %44 ]\l  %56 = fmul contract float %55, %55\l  %57 = mul nsw i32 %4, -2\l  %58 = mul nsw i32 %57, %4\l  %59 = sitofp i32 %58 to float\l  %60 = fdiv contract float %56, %59\l  store float %60, float addrspace(1)* %0, align 4, !tbaa !7\l  br label %99\l}"];
	Node0x5349520 -> Node0x5347cd0;
	Node0x53481b0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e5705870",label="{%61:\l61:                                               \l  %62 = phi i32 [ 0, %25 ], [ %96, %61 ]\l  %63 = phi float [ 0.000000e+00, %25 ], [ %95, %61 ]\l  %64 = phi i32 [ 0, %25 ], [ %97, %61 ]\l  %65 = getelementptr inbounds [128 x float], [128 x float] addrspace(3)*\l... @_ZZ43extracunn_MSSECriterion_updateOutput_kernelPfS_S_iiE6buffer, i32 0, i32\l... %62\l  %66 = load float, float addrspace(3)* %65, align 16, !tbaa !7\l  %67 = fadd contract float %66, %63\l  %68 = or i32 %62, 1\l  %69 = getelementptr inbounds [128 x float], [128 x float] addrspace(3)*\l... @_ZZ43extracunn_MSSECriterion_updateOutput_kernelPfS_S_iiE6buffer, i32 0, i32\l... %68\l  %70 = load float, float addrspace(3)* %69, align 4, !tbaa !7\l  %71 = fadd contract float %70, %67\l  %72 = or i32 %62, 2\l  %73 = getelementptr inbounds [128 x float], [128 x float] addrspace(3)*\l... @_ZZ43extracunn_MSSECriterion_updateOutput_kernelPfS_S_iiE6buffer, i32 0, i32\l... %72\l  %74 = load float, float addrspace(3)* %73, align 8, !tbaa !7\l  %75 = fadd contract float %74, %71\l  %76 = or i32 %62, 3\l  %77 = getelementptr inbounds [128 x float], [128 x float] addrspace(3)*\l... @_ZZ43extracunn_MSSECriterion_updateOutput_kernelPfS_S_iiE6buffer, i32 0, i32\l... %76\l  %78 = load float, float addrspace(3)* %77, align 4, !tbaa !7\l  %79 = fadd contract float %78, %75\l  %80 = or i32 %62, 4\l  %81 = getelementptr inbounds [128 x float], [128 x float] addrspace(3)*\l... @_ZZ43extracunn_MSSECriterion_updateOutput_kernelPfS_S_iiE6buffer, i32 0, i32\l... %80\l  %82 = load float, float addrspace(3)* %81, align 16, !tbaa !7\l  %83 = fadd contract float %82, %79\l  %84 = or i32 %62, 5\l  %85 = getelementptr inbounds [128 x float], [128 x float] addrspace(3)*\l... @_ZZ43extracunn_MSSECriterion_updateOutput_kernelPfS_S_iiE6buffer, i32 0, i32\l... %84\l  %86 = load float, float addrspace(3)* %85, align 4, !tbaa !7\l  %87 = fadd contract float %86, %83\l  %88 = or i32 %62, 6\l  %89 = getelementptr inbounds [128 x float], [128 x float] addrspace(3)*\l... @_ZZ43extracunn_MSSECriterion_updateOutput_kernelPfS_S_iiE6buffer, i32 0, i32\l... %88\l  %90 = load float, float addrspace(3)* %89, align 8, !tbaa !7\l  %91 = fadd contract float %90, %87\l  %92 = or i32 %62, 7\l  %93 = getelementptr inbounds [128 x float], [128 x float] addrspace(3)*\l... @_ZZ43extracunn_MSSECriterion_updateOutput_kernelPfS_S_iiE6buffer, i32 0, i32\l... %92\l  %94 = load float, float addrspace(3)* %93, align 4, !tbaa !7\l  %95 = fadd contract float %94, %91\l  %96 = add nuw nsw i32 %62, 8\l  %97 = add i32 %64, 8\l  %98 = icmp eq i32 %97, %26\l  br i1 %98, label %39, label %61, !llvm.loop !15\l|{<s0>T|<s1>F}}"];
	Node0x53481b0:s0 -> Node0x5347f60;
	Node0x53481b0:s1 -> Node0x53481b0;
	Node0x5347cd0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#eed0c070",label="{%99:\l99:                                               \l  ret void\l}"];
}
