GowinSynthesis start
Running parser ...
Analyzing Verilog file 'C:\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\SERDES_IP\IPlib\PCIE\data\pcie_controller_encrypt.v'
Analyzing included file 'define.vh'("C:\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\SERDES_IP\IPlib\PCIE\data\pcie_controller_encrypt.v":375)
Back to file 'C:\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\SERDES_IP\IPlib\PCIE\data\pcie_controller_encrypt.v'("C:\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\SERDES_IP\IPlib\PCIE\data\pcie_controller_encrypt.v":375)
Analyzing included file 'C:\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\SERDES_IP\IPlib\PCIE\data\static_macro_define.vh'("C:\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\SERDES_IP\IPlib\PCIE\data\pcie_controller_encrypt.v":375)
Back to file 'C:\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\SERDES_IP\IPlib\PCIE\data\pcie_controller_encrypt.v'("C:\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\SERDES_IP\IPlib\PCIE\data\pcie_controller_encrypt.v":375)
Analyzing Verilog file 'C:\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\SERDES_IP\IPlib\PCIE\data\pcie_controller_top.v'
Analyzing included file 'define.vh'("C:\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\SERDES_IP\IPlib\PCIE\data\pcie_controller_top.v":1)
Back to file 'C:\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\SERDES_IP\IPlib\PCIE\data\pcie_controller_top.v'("C:\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\SERDES_IP\IPlib\PCIE\data\pcie_controller_top.v":1)
Analyzing included file 'C:\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\SERDES_IP\IPlib\PCIE\data\static_macro_define.vh'("C:\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\SERDES_IP\IPlib\PCIE\data\pcie_controller_top.v":2)
Back to file 'C:\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\SERDES_IP\IPlib\PCIE\data\pcie_controller_top.v'("C:\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\SERDES_IP\IPlib\PCIE\data\pcie_controller_top.v":2)
WARN  (EX3073) : Port 'pcie_tl_int_status_i' remains unconnected for this instance("C:\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\SERDES_IP\IPlib\PCIE\data\pcie_controller_top.v":265)
Compiling module 'PCIE_Controller_Top'("C:\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\SERDES_IP\IPlib\PCIE\data\pcie_controller_top.v":4)
Compiling module '**'("C:\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\SERDES_IP\IPlib\PCIE\data\pcie_controller_encrypt.v":0)
Compiling module '**'("C:\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\SERDES_IP\IPlib\PCIE\data\pcie_controller_encrypt.v":0)
WARN  (EX3791) : Expression size ** truncated to fit in target size **("C:\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\SERDES_IP\IPlib\PCIE\data\pcie_controller_encrypt.v":0)
WARN  (EX2565) : Input 'pcie_tl_int_status_i' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("C:\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\SERDES_IP\IPlib\PCIE\data\pcie_controller_top.v":265)
WARN  (EX2565) : Input 'pcie_tl_int_req_i' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("C:\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\SERDES_IP\IPlib\PCIE\data\pcie_controller_top.v":265)
WARN  (EX2565) : Input 'pcie_tl_int_msinum_i[4]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("C:\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\SERDES_IP\IPlib\PCIE\data\pcie_controller_top.v":265)
WARN  (EX2565) : Input 'pcie_tl_int_msinum_i[3]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("C:\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\SERDES_IP\IPlib\PCIE\data\pcie_controller_top.v":265)
WARN  (EX2565) : Input 'pcie_tl_int_msinum_i[2]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("C:\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\SERDES_IP\IPlib\PCIE\data\pcie_controller_top.v":265)
WARN  (EX2565) : Input 'pcie_tl_int_msinum_i[1]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("C:\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\SERDES_IP\IPlib\PCIE\data\pcie_controller_top.v":265)
WARN  (EX2565) : Input 'pcie_tl_int_msinum_i[0]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("C:\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\SERDES_IP\IPlib\PCIE\data\pcie_controller_top.v":265)
NOTE  (EX0101) : Current top module is "PCIE_Controller_Top"
[5%] Running netlist conversion ...
WARN  (CV0016) : Input pcie_tl_int_ack_i is unused("C:\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\SERDES_IP\IPlib\PCIE\data\pcie_controller_top.v":141)
WARN  (CV0020) : Input pcie_pl_test_out_i[31:5] is unused("C:\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\SERDES_IP\IPlib\PCIE\data\pcie_controller_top.v":145)
WARN  (CV0016) : Input fabric_pl_rx_det is unused("C:\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\SERDES_IP\IPlib\PCIE\data\pcie_controller_top.v":149)
WARN  (CV0016) : Input fabric_ln0_pma_rx_lock is unused("C:\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\SERDES_IP\IPlib\PCIE\data\pcie_controller_top.v":150)
WARN  (CV0016) : Input fabric_ln0_astat is unused("C:\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\SERDES_IP\IPlib\PCIE\data\pcie_controller_top.v":151)
WARN  (CV0016) : Input fabric_pl_txdata is unused("C:\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\SERDES_IP\IPlib\PCIE\data\pcie_controller_top.v":152)
WARN  (CV0016) : Input fabric_pl_txdata_h is unused("C:\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\SERDES_IP\IPlib\PCIE\data\pcie_controller_top.v":153)
WARN  (CV0016) : Input fabric_pl_txdatak is unused("C:\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\SERDES_IP\IPlib\PCIE\data\pcie_controller_top.v":154)
WARN  (CV0016) : Input fabric_pl_txdatak_h is unused("C:\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\SERDES_IP\IPlib\PCIE\data\pcie_controller_top.v":155)
WARN  (CV0016) : Input fabric_pl_txdatavalid is unused("C:\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\SERDES_IP\IPlib\PCIE\data\pcie_controller_top.v":156)
WARN  (CV0016) : Input fabric_pl_txdatavalid_h is unused("C:\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\SERDES_IP\IPlib\PCIE\data\pcie_controller_top.v":157)
WARN  (CV0016) : Input fabric_ln0_rxdata is unused("C:\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\SERDES_IP\IPlib\PCIE\data\pcie_controller_top.v":158)
WARN  (CV0018) : Input fabric_ln0_rxdatavalid[0] is unused("C:\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\SERDES_IP\IPlib\PCIE\data\pcie_controller_top.v":159)
WARN  (CV0016) : Input fabric_ln1_rxdata is unused("C:\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\SERDES_IP\IPlib\PCIE\data\pcie_controller_top.v":160)
WARN  (CV0016) : Input fabric_ln2_rxdata is unused("C:\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\SERDES_IP\IPlib\PCIE\data\pcie_controller_top.v":161)
WARN  (CV0016) : Input fabric_ln3_rxdata is unused("C:\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\SERDES_IP\IPlib\PCIE\data\pcie_controller_top.v":162)
WARN  (CV0016) : Input fabric_pl_rate is unused("C:\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\SERDES_IP\IPlib\PCIE\data\pcie_controller_top.v":163)
WARN  (CV0016) : Input fabric_pl_rate_h is unused("C:\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\SERDES_IP\IPlib\PCIE\data\pcie_controller_top.v":164)
WARN  (CV0016) : Input pcie_half_clk_i is unused("C:\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\SERDES_IP\IPlib\PCIE\data\pcie_controller_top.v":165)
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "C:\Gowin\Gowin_V1.9.9_x64\IDE\bin\Documents\EduGraphics_GPU_FPGA\src\serdes\pcie_controller\temp\pcie\pcie_controller.vg" completed
Generate template file "C:\Gowin\Gowin_V1.9.9_x64\IDE\bin\Documents\EduGraphics_GPU_FPGA\src\serdes\pcie_controller\temp\pcie\pcie_controller_tmp.v" completed
[100%] Generate report file "C:\Gowin\Gowin_V1.9.9_x64\IDE\bin\Documents\EduGraphics_GPU_FPGA\src\serdes\pcie_controller\temp\pcie\pcie_controller_syn.rpt.html" completed
GowinSynthesis finish
