# do OACLE2.do 
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module main
# 
# Top level modules:
# 	main
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module main_vlg_sample_tst
# -- Compiling module main_vlg_check_tst
# -- Compiling module main_vlg_vec_tst
# 
# Top level modules:
# 	main_vlg_vec_tst
# vsim -L cycloneii_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate -c -t 1ps -novopt work.main_vlg_vec_tst 
# Loading work.main_vlg_vec_tst
# Loading work.main
# Loading cycloneii_ver.cycloneii_ram_block
# Loading cycloneii_ver.cycloneii_ram_register
# Loading cycloneii_ver.cycloneii_ram_pulse_generator
# Loading cycloneii_ver.cycloneii_lcell_comb
# Loading cycloneii_ver.cycloneii_mac_out
# Loading cycloneii_ver.cycloneii_lcell_ff
# Loading cycloneii_ver.cycloneii_io
# Loading cycloneii_ver.cycloneii_mux21
# Loading cycloneii_ver.cycloneii_dffe
# Loading cycloneii_ver.cycloneii_asynch_io
# Loading cycloneii_ver.cycloneii_clkctrl
# Loading cycloneii_ver.cycloneii_mux41
# Loading cycloneii_ver.cycloneii_ena_reg
# Loading cycloneii_ver.cycloneii_jtag
# Loading cycloneii_ver.cycloneii_mac_mult
# Loading cycloneii_ver.cycloneii_mac_data_reg
# Loading cycloneii_ver.cycloneii_mac_sign_reg
# Loading cycloneii_ver.cycloneii_mac_mult_internal
# Loading work.main_vlg_sample_tst
# Loading work.main_vlg_check_tst
# SDF 10.1d Compiler 2012.11 Nov  2 2012
# 
# Loading instances from OACLE2_v.sdo
# ** Warning: (vsim-3017) OACLE2.vt(10000): [TFMPC] - Too few port connections. Expected 38, found 34.
# 
#         Region: /main_vlg_vec_tst/i1
# ** Warning: (vsim-3722) OACLE2.vt(10000): [TFMPC] - Missing connection for port 'altera_reserved_tms'.
# 
# ** Warning: (vsim-3722) OACLE2.vt(10000): [TFMPC] - Missing connection for port 'altera_reserved_tck'.
# 
# ** Warning: (vsim-3722) OACLE2.vt(10000): [TFMPC] - Missing connection for port 'altera_reserved_tdi'.
# 
# ** Warning: (vsim-3722) OACLE2.vt(10000): [TFMPC] - Missing connection for port 'altera_reserved_tdo'.
# 
# Loading cycloneii_ver.CYCLONEII_PRIM_DFFE
# ** Warning: (vsim-8607) c:/altera/13.0sp1/modelsim_ase/win32aloem/../altera/verilog/src/cycloneii_atoms.v(6778): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) c:/altera/13.0sp1/modelsim_ase/win32aloem/../altera/verilog/src/cycloneii_atoms.v(6779): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) c:/altera/13.0sp1/modelsim_ase/win32aloem/../altera/verilog/src/cycloneii_atoms.v(6778): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) c:/altera/13.0sp1/modelsim_ase/win32aloem/../altera/verilog/src/cycloneii_atoms.v(6779): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) c:/altera/13.0sp1/modelsim_ase/win32aloem/../altera/verilog/src/cycloneii_atoms.v(6778): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) c:/altera/13.0sp1/modelsim_ase/win32aloem/../altera/verilog/src/cycloneii_atoms.v(6779): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) c:/altera/13.0sp1/modelsim_ase/win32aloem/../altera/verilog/src/cycloneii_atoms.v(6778): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) c:/altera/13.0sp1/modelsim_ase/win32aloem/../altera/verilog/src/cycloneii_atoms.v(6779): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: Design size of 4 instances exceeds ModelSim ALTERA recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim Altera version. Expect performance to be adversely affected.
# Loading timing data from OACLE2_v.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /main_vlg_vec_tst File: OACLE2.vt
# ** Error: c:/altera/13.0sp1/modelsim_ase/win32aloem/../altera/verilog/src/cycloneii_atoms.v(5351): $hold( posedge clk &&& nosloadsclr:57895 ps, datain:58107 ps, 266 ps );
#    Time: 58107 ps  Iteration: 0  Instance: /main_vlg_vec_tst/i1/\inst2|altsyncram_component|auto_generated|address_reg_a[1] 
# ** Error: c:/altera/13.0sp1/modelsim_ase/win32aloem/../altera/verilog/src/cycloneii_atoms.v(480): $hold( posedge clk &&& reset:67881 ps, d:67892 ps, 234 ps );
#    Time: 67892 ps  Iteration: 0  Instance: /main_vlg_vec_tst/i1/\inst2|altsyncram_component|auto_generated|ram_block1a123 /addr_a_register
# ** Error: c:/altera/13.0sp1/modelsim_ase/win32aloem/../altera/verilog/src/cycloneii_atoms.v(480): $hold( posedge clk &&& reset:67954 ps, d:68063 ps, 234 ps );
#    Time: 68063 ps  Iteration: 1  Instance: /main_vlg_vec_tst/i1/\inst2|altsyncram_component|auto_generated|ram_block1a104 /addr_a_register
# ** Error: c:/altera/13.0sp1/modelsim_ase/win32aloem/../altera/verilog/src/cycloneii_atoms.v(480): $hold( posedge clk &&& reset:67956 ps, d:68073 ps, 234 ps );
#    Time: 68073 ps  Iteration: 0  Instance: /main_vlg_vec_tst/i1/\inst2|altsyncram_component|auto_generated|ram_block1a113 /addr_a_register
# ** Error: c:/altera/13.0sp1/modelsim_ase/win32aloem/../altera/verilog/src/cycloneii_atoms.v(480): $hold( posedge clk &&& reset:147900 ps, d:147955 ps, 234 ps );
#    Time: 147955 ps  Iteration: 0  Instance: /main_vlg_vec_tst/i1/\inst2|altsyncram_component|auto_generated|ram_block1a2 /addr_a_register
# ** Error: c:/altera/13.0sp1/modelsim_ase/win32aloem/../altera/verilog/src/cycloneii_atoms.v(480): $hold( posedge clk &&& reset:147911 ps, d:147959 ps, 234 ps );
#    Time: 147959 ps  Iteration: 0  Instance: /main_vlg_vec_tst/i1/\inst2|altsyncram_component|auto_generated|ram_block1a11 /addr_a_register
# ** Error: c:/altera/13.0sp1/modelsim_ase/win32aloem/../altera/verilog/src/cycloneii_atoms.v(480): $hold( posedge clk &&& reset:147879 ps, d:147962 ps, 234 ps );
#    Time: 147962 ps  Iteration: 0  Instance: /main_vlg_vec_tst/i1/\inst2|altsyncram_component|auto_generated|ram_block1a31 /addr_a_register
# ** Error: c:/altera/13.0sp1/modelsim_ase/win32aloem/../altera/verilog/src/cycloneii_atoms.v(480): $hold( posedge clk &&& reset:147890 ps, d:147965 ps, 234 ps );
#    Time: 147965 ps  Iteration: 0  Instance: /main_vlg_vec_tst/i1/\inst2|altsyncram_component|auto_generated|ram_block1a30 /addr_a_register
# ** Error: c:/altera/13.0sp1/modelsim_ase/win32aloem/../altera/verilog/src/cycloneii_atoms.v(480): $hold( posedge clk &&& reset:147921 ps, d:147976 ps, 234 ps );
#    Time: 147976 ps  Iteration: 0  Instance: /main_vlg_vec_tst/i1/\inst2|altsyncram_component|auto_generated|ram_block1a6 /addr_a_register
# ** Error: c:/altera/13.0sp1/modelsim_ase/win32aloem/../altera/verilog/src/cycloneii_atoms.v(480): $hold( posedge clk &&& reset:147900 ps, d:147980 ps, 234 ps );
#    Time: 147980 ps  Iteration: 0  Instance: /main_vlg_vec_tst/i1/\inst2|altsyncram_component|auto_generated|ram_block1a23 /addr_a_register
# ** Error: c:/altera/13.0sp1/modelsim_ase/win32aloem/../altera/verilog/src/cycloneii_atoms.v(480): $hold( posedge clk &&& reset:147888 ps, d:148074 ps, 234 ps );
#    Time: 148074 ps  Iteration: 0  Instance: /main_vlg_vec_tst/i1/\inst2|altsyncram_component|auto_generated|ram_block1a14 /addr_a_register
# ** Error: c:/altera/13.0sp1/modelsim_ase/win32aloem/../altera/verilog/src/cycloneii_atoms.v(480): $hold( posedge clk &&& reset:147948 ps, d:148074 ps, 234 ps );
#    Time: 148074 ps  Iteration: 0  Instance: /main_vlg_vec_tst/i1/\inst2|altsyncram_component|auto_generated|ram_block1a4 /addr_a_register
# ** Error: c:/altera/13.0sp1/modelsim_ase/win32aloem/../altera/verilog/src/cycloneii_atoms.v(480): $hold( posedge clk &&& reset:147925 ps, d:148095 ps, 234 ps );
#    Time: 148095 ps  Iteration: 0  Instance: /main_vlg_vec_tst/i1/\inst2|altsyncram_component|auto_generated|ram_block1a15 /addr_a_register
# ** Error: c:/altera/13.0sp1/modelsim_ase/win32aloem/../altera/verilog/src/cycloneii_atoms.v(480): $hold( posedge clk &&& reset:147900 ps, d:148100 ps, 234 ps );
#    Time: 148100 ps  Iteration: 0  Instance: /main_vlg_vec_tst/i1/\inst2|altsyncram_component|auto_generated|ram_block1a23 /addr_a_register
# ** Error: c:/altera/13.0sp1/modelsim_ase/win32aloem/../altera/verilog/src/cycloneii_atoms.v(480): $hold( posedge clk &&& reset:227880 ps, d:228 ns, 234 ps );
#    Time: 228 ns  Iteration: 1  Instance: /main_vlg_vec_tst/i1/\inst2|altsyncram_component|auto_generated|ram_block1a28 /addr_a_register
# ** Error: c:/altera/13.0sp1/modelsim_ase/win32aloem/../altera/verilog/src/cycloneii_atoms.v(480): $hold( posedge clk &&& reset:227893 ps, d:228015 ps, 234 ps );
#    Time: 228015 ps  Iteration: 1  Instance: /main_vlg_vec_tst/i1/\inst2|altsyncram_component|auto_generated|ram_block1a24 /addr_a_register
# ** Error: c:/altera/13.0sp1/modelsim_ase/win32aloem/../altera/verilog/src/cycloneii_atoms.v(480): $hold( posedge clk &&& reset:227904 ps, d:228020 ps, 234 ps );
#    Time: 228020 ps  Iteration: 0  Instance: /main_vlg_vec_tst/i1/\inst2|altsyncram_component|auto_generated|ram_block1a8 /addr_a_register
# ** Error: c:/altera/13.0sp1/modelsim_ase/win32aloem/../altera/verilog/src/cycloneii_atoms.v(480): $hold( posedge clk &&& reset:367885 ps, d[0]:368115 ps, 234 ps );
#    Time: 368115 ps  Iteration: 0  Instance: /main_vlg_vec_tst/i1/\inst2|altsyncram_component|auto_generated|ram_block1a0 /datain_a_register
# ** Error: c:/altera/13.0sp1/modelsim_ase/win32aloem/../altera/verilog/src/cycloneii_atoms.v(5351): $hold( posedge clk &&& nosloadsclr:377895 ps, datain:378107 ps, 266 ps );
#    Time: 378107 ps  Iteration: 0  Instance: /main_vlg_vec_tst/i1/\inst2|altsyncram_component|auto_generated|address_reg_a[1] 
# ** Error: c:/altera/13.0sp1/modelsim_ase/win32aloem/../altera/verilog/src/cycloneii_atoms.v(476): $setup( d:387918 ps, posedge clk &&& reset:387934 ps, 35 ps );
#    Time: 387934 ps  Iteration: 0  Instance: /main_vlg_vec_tst/i1/\inst2|altsyncram_component|auto_generated|ram_block1a119 /addr_a_register
# ** Error: c:/altera/13.0sp1/modelsim_ase/win32aloem/../altera/verilog/src/cycloneii_atoms.v(480): $hold( posedge clk &&& reset:387949 ps, d:387978 ps, 234 ps );
#    Time: 387978 ps  Iteration: 0  Instance: /main_vlg_vec_tst/i1/\inst2|altsyncram_component|auto_generated|ram_block1a122 /addr_a_register
# ** Error: c:/altera/13.0sp1/modelsim_ase/win32aloem/../altera/verilog/src/cycloneii_atoms.v(480): $hold( posedge clk &&& reset:387946 ps, d:387990 ps, 234 ps );
#    Time: 387990 ps  Iteration: 0  Instance: /main_vlg_vec_tst/i1/\inst2|altsyncram_component|auto_generated|ram_block1a108 /addr_a_register
# ** Error: c:/altera/13.0sp1/modelsim_ase/win32aloem/../altera/verilog/src/cycloneii_atoms.v(480): $hold( posedge clk &&& reset:387960 ps, d:388016 ps, 234 ps );
#    Time: 388016 ps  Iteration: 0  Instance: /main_vlg_vec_tst/i1/\inst2|altsyncram_component|auto_generated|ram_block1a97 /addr_a_register
# ** Error: c:/altera/13.0sp1/modelsim_ase/win32aloem/../altera/verilog/src/cycloneii_atoms.v(480): $hold( posedge clk &&& reset:387945 ps, d:388052 ps, 234 ps );
#    Time: 388052 ps  Iteration: 0  Instance: /main_vlg_vec_tst/i1/\inst2|altsyncram_component|auto_generated|ram_block1a111 /addr_a_register
# ** Error: c:/altera/13.0sp1/modelsim_ase/win32aloem/../altera/verilog/src/cycloneii_atoms.v(480): $hold( posedge clk &&& reset:387946 ps, d:388148 ps, 234 ps );
#    Time: 388148 ps  Iteration: 0  Instance: /main_vlg_vec_tst/i1/\inst2|altsyncram_component|auto_generated|ram_block1a107 /addr_a_register
# Simulation passed !
# ** Note: $finish    : OACLE2.vt(9918)
#    Time: 1 us  Iteration: 0  Instance: /main_vlg_vec_tst/tb_out
