{
  "module_name": "pinctrl-imx25.c",
  "hash_id": "9599d3c075905024ea5719223258e3c86dc1adadbfe29efcc9c58f373b46932d",
  "original_prompt": "Ingested from linux-6.6.14/drivers/pinctrl/freescale/pinctrl-imx25.c",
  "human_readable_source": "\n\n\n\n\n\n\n\n\n\n\n\n\n#include <linux/err.h>\n#include <linux/init.h>\n#include <linux/io.h>\n#include <linux/mod_devicetable.h>\n#include <linux/platform_device.h>\n#include <linux/pinctrl/pinctrl.h>\n\n#include \"pinctrl-imx.h\"\n\nenum imx25_pads {\n\tMX25_PAD_RESERVE0 = 0,\n\tMX25_PAD_RESERVE1 = 1,\n\tMX25_PAD_A10 = 2,\n\tMX25_PAD_A13 = 3,\n\tMX25_PAD_A14 = 4,\n\tMX25_PAD_A15 = 5,\n\tMX25_PAD_A16 = 6,\n\tMX25_PAD_A17 = 7,\n\tMX25_PAD_A18 = 8,\n\tMX25_PAD_A19 = 9,\n\tMX25_PAD_A20 = 10,\n\tMX25_PAD_A21 = 11,\n\tMX25_PAD_A22 = 12,\n\tMX25_PAD_A23 = 13,\n\tMX25_PAD_A24 = 14,\n\tMX25_PAD_A25 = 15,\n\tMX25_PAD_EB0 = 16,\n\tMX25_PAD_EB1 = 17,\n\tMX25_PAD_OE = 18,\n\tMX25_PAD_CS0 = 19,\n\tMX25_PAD_CS1 = 20,\n\tMX25_PAD_CS4 = 21,\n\tMX25_PAD_CS5 = 22,\n\tMX25_PAD_NF_CE0 = 23,\n\tMX25_PAD_ECB = 24,\n\tMX25_PAD_LBA = 25,\n\tMX25_PAD_BCLK = 26,\n\tMX25_PAD_RW = 27,\n\tMX25_PAD_NFWE_B = 28,\n\tMX25_PAD_NFRE_B = 29,\n\tMX25_PAD_NFALE = 30,\n\tMX25_PAD_NFCLE = 31,\n\tMX25_PAD_NFWP_B = 32,\n\tMX25_PAD_NFRB = 33,\n\tMX25_PAD_D15 = 34,\n\tMX25_PAD_D14 = 35,\n\tMX25_PAD_D13 = 36,\n\tMX25_PAD_D12 = 37,\n\tMX25_PAD_D11 = 38,\n\tMX25_PAD_D10 = 39,\n\tMX25_PAD_D9 = 40,\n\tMX25_PAD_D8 = 41,\n\tMX25_PAD_D7 = 42,\n\tMX25_PAD_D6 = 43,\n\tMX25_PAD_D5 = 44,\n\tMX25_PAD_D4 = 45,\n\tMX25_PAD_D3 = 46,\n\tMX25_PAD_D2 = 47,\n\tMX25_PAD_D1 = 48,\n\tMX25_PAD_D0 = 49,\n\tMX25_PAD_LD0 = 50,\n\tMX25_PAD_LD1 = 51,\n\tMX25_PAD_LD2 = 52,\n\tMX25_PAD_LD3 = 53,\n\tMX25_PAD_LD4 = 54,\n\tMX25_PAD_LD5 = 55,\n\tMX25_PAD_LD6 = 56,\n\tMX25_PAD_LD7 = 57,\n\tMX25_PAD_LD8 = 58,\n\tMX25_PAD_LD9 = 59,\n\tMX25_PAD_LD10 = 60,\n\tMX25_PAD_LD11 = 61,\n\tMX25_PAD_LD12 = 62,\n\tMX25_PAD_LD13 = 63,\n\tMX25_PAD_LD14 = 64,\n\tMX25_PAD_LD15 = 65,\n\tMX25_PAD_HSYNC = 66,\n\tMX25_PAD_VSYNC = 67,\n\tMX25_PAD_LSCLK = 68,\n\tMX25_PAD_OE_ACD = 69,\n\tMX25_PAD_CONTRAST = 70,\n\tMX25_PAD_PWM = 71,\n\tMX25_PAD_CSI_D2 = 72,\n\tMX25_PAD_CSI_D3 = 73,\n\tMX25_PAD_CSI_D4 = 74,\n\tMX25_PAD_CSI_D5 = 75,\n\tMX25_PAD_CSI_D6 = 76,\n\tMX25_PAD_CSI_D7 = 77,\n\tMX25_PAD_CSI_D8 = 78,\n\tMX25_PAD_CSI_D9 = 79,\n\tMX25_PAD_CSI_MCLK = 80,\n\tMX25_PAD_CSI_VSYNC = 81,\n\tMX25_PAD_CSI_HSYNC = 82,\n\tMX25_PAD_CSI_PIXCLK = 83,\n\tMX25_PAD_I2C1_CLK = 84,\n\tMX25_PAD_I2C1_DAT = 85,\n\tMX25_PAD_CSPI1_MOSI = 86,\n\tMX25_PAD_CSPI1_MISO = 87,\n\tMX25_PAD_CSPI1_SS0 = 88,\n\tMX25_PAD_CSPI1_SS1 = 89,\n\tMX25_PAD_CSPI1_SCLK = 90,\n\tMX25_PAD_CSPI1_RDY = 91,\n\tMX25_PAD_UART1_RXD = 92,\n\tMX25_PAD_UART1_TXD = 93,\n\tMX25_PAD_UART1_RTS = 94,\n\tMX25_PAD_UART1_CTS = 95,\n\tMX25_PAD_UART2_RXD = 96,\n\tMX25_PAD_UART2_TXD = 97,\n\tMX25_PAD_UART2_RTS = 98,\n\tMX25_PAD_UART2_CTS = 99,\n\tMX25_PAD_SD1_CMD = 100,\n\tMX25_PAD_SD1_CLK = 101,\n\tMX25_PAD_SD1_DATA0 = 102,\n\tMX25_PAD_SD1_DATA1 = 103,\n\tMX25_PAD_SD1_DATA2 = 104,\n\tMX25_PAD_SD1_DATA3 = 105,\n\tMX25_PAD_KPP_ROW0 = 106,\n\tMX25_PAD_KPP_ROW1 = 107,\n\tMX25_PAD_KPP_ROW2 = 108,\n\tMX25_PAD_KPP_ROW3 = 109,\n\tMX25_PAD_KPP_COL0 = 110,\n\tMX25_PAD_KPP_COL1 = 111,\n\tMX25_PAD_KPP_COL2 = 112,\n\tMX25_PAD_KPP_COL3 = 113,\n\tMX25_PAD_FEC_MDC = 114,\n\tMX25_PAD_FEC_MDIO = 115,\n\tMX25_PAD_FEC_TDATA0 = 116,\n\tMX25_PAD_FEC_TDATA1 = 117,\n\tMX25_PAD_FEC_TX_EN = 118,\n\tMX25_PAD_FEC_RDATA0 = 119,\n\tMX25_PAD_FEC_RDATA1 = 120,\n\tMX25_PAD_FEC_RX_DV = 121,\n\tMX25_PAD_FEC_TX_CLK = 122,\n\tMX25_PAD_RTCK = 123,\n\tMX25_PAD_DE_B = 124,\n\tMX25_PAD_GPIO_A = 125,\n\tMX25_PAD_GPIO_B = 126,\n\tMX25_PAD_GPIO_C = 127,\n\tMX25_PAD_GPIO_D = 128,\n\tMX25_PAD_GPIO_E = 129,\n\tMX25_PAD_GPIO_F = 130,\n\tMX25_PAD_EXT_ARMCLK = 131,\n\tMX25_PAD_UPLL_BYPCLK = 132,\n\tMX25_PAD_VSTBY_REQ = 133,\n\tMX25_PAD_VSTBY_ACK = 134,\n\tMX25_PAD_POWER_FAIL  = 135,\n\tMX25_PAD_CLKO = 136,\n\tMX25_PAD_BOOT_MODE0 = 137,\n\tMX25_PAD_BOOT_MODE1 = 138,\n};\n\n \nstatic const struct pinctrl_pin_desc imx25_pinctrl_pads[] = {\n\tIMX_PINCTRL_PIN(MX25_PAD_RESERVE0),\n\tIMX_PINCTRL_PIN(MX25_PAD_RESERVE1),\n\tIMX_PINCTRL_PIN(MX25_PAD_A10),\n\tIMX_PINCTRL_PIN(MX25_PAD_A13),\n\tIMX_PINCTRL_PIN(MX25_PAD_A14),\n\tIMX_PINCTRL_PIN(MX25_PAD_A15),\n\tIMX_PINCTRL_PIN(MX25_PAD_A16),\n\tIMX_PINCTRL_PIN(MX25_PAD_A17),\n\tIMX_PINCTRL_PIN(MX25_PAD_A18),\n\tIMX_PINCTRL_PIN(MX25_PAD_A19),\n\tIMX_PINCTRL_PIN(MX25_PAD_A20),\n\tIMX_PINCTRL_PIN(MX25_PAD_A21),\n\tIMX_PINCTRL_PIN(MX25_PAD_A22),\n\tIMX_PINCTRL_PIN(MX25_PAD_A23),\n\tIMX_PINCTRL_PIN(MX25_PAD_A24),\n\tIMX_PINCTRL_PIN(MX25_PAD_A25),\n\tIMX_PINCTRL_PIN(MX25_PAD_EB0),\n\tIMX_PINCTRL_PIN(MX25_PAD_EB1),\n\tIMX_PINCTRL_PIN(MX25_PAD_OE),\n\tIMX_PINCTRL_PIN(MX25_PAD_CS0),\n\tIMX_PINCTRL_PIN(MX25_PAD_CS1),\n\tIMX_PINCTRL_PIN(MX25_PAD_CS4),\n\tIMX_PINCTRL_PIN(MX25_PAD_CS5),\n\tIMX_PINCTRL_PIN(MX25_PAD_NF_CE0),\n\tIMX_PINCTRL_PIN(MX25_PAD_ECB),\n\tIMX_PINCTRL_PIN(MX25_PAD_LBA),\n\tIMX_PINCTRL_PIN(MX25_PAD_BCLK),\n\tIMX_PINCTRL_PIN(MX25_PAD_RW),\n\tIMX_PINCTRL_PIN(MX25_PAD_NFWE_B),\n\tIMX_PINCTRL_PIN(MX25_PAD_NFRE_B),\n\tIMX_PINCTRL_PIN(MX25_PAD_NFALE),\n\tIMX_PINCTRL_PIN(MX25_PAD_NFCLE),\n\tIMX_PINCTRL_PIN(MX25_PAD_NFWP_B),\n\tIMX_PINCTRL_PIN(MX25_PAD_NFRB),\n\tIMX_PINCTRL_PIN(MX25_PAD_D15),\n\tIMX_PINCTRL_PIN(MX25_PAD_D14),\n\tIMX_PINCTRL_PIN(MX25_PAD_D13),\n\tIMX_PINCTRL_PIN(MX25_PAD_D12),\n\tIMX_PINCTRL_PIN(MX25_PAD_D11),\n\tIMX_PINCTRL_PIN(MX25_PAD_D10),\n\tIMX_PINCTRL_PIN(MX25_PAD_D9),\n\tIMX_PINCTRL_PIN(MX25_PAD_D8),\n\tIMX_PINCTRL_PIN(MX25_PAD_D7),\n\tIMX_PINCTRL_PIN(MX25_PAD_D6),\n\tIMX_PINCTRL_PIN(MX25_PAD_D5),\n\tIMX_PINCTRL_PIN(MX25_PAD_D4),\n\tIMX_PINCTRL_PIN(MX25_PAD_D3),\n\tIMX_PINCTRL_PIN(MX25_PAD_D2),\n\tIMX_PINCTRL_PIN(MX25_PAD_D1),\n\tIMX_PINCTRL_PIN(MX25_PAD_D0),\n\tIMX_PINCTRL_PIN(MX25_PAD_LD0),\n\tIMX_PINCTRL_PIN(MX25_PAD_LD1),\n\tIMX_PINCTRL_PIN(MX25_PAD_LD2),\n\tIMX_PINCTRL_PIN(MX25_PAD_LD3),\n\tIMX_PINCTRL_PIN(MX25_PAD_LD4),\n\tIMX_PINCTRL_PIN(MX25_PAD_LD5),\n\tIMX_PINCTRL_PIN(MX25_PAD_LD6),\n\tIMX_PINCTRL_PIN(MX25_PAD_LD7),\n\tIMX_PINCTRL_PIN(MX25_PAD_LD8),\n\tIMX_PINCTRL_PIN(MX25_PAD_LD9),\n\tIMX_PINCTRL_PIN(MX25_PAD_LD10),\n\tIMX_PINCTRL_PIN(MX25_PAD_LD11),\n\tIMX_PINCTRL_PIN(MX25_PAD_LD12),\n\tIMX_PINCTRL_PIN(MX25_PAD_LD13),\n\tIMX_PINCTRL_PIN(MX25_PAD_LD14),\n\tIMX_PINCTRL_PIN(MX25_PAD_LD15),\n\tIMX_PINCTRL_PIN(MX25_PAD_HSYNC),\n\tIMX_PINCTRL_PIN(MX25_PAD_VSYNC),\n\tIMX_PINCTRL_PIN(MX25_PAD_LSCLK),\n\tIMX_PINCTRL_PIN(MX25_PAD_OE_ACD),\n\tIMX_PINCTRL_PIN(MX25_PAD_CONTRAST),\n\tIMX_PINCTRL_PIN(MX25_PAD_PWM),\n\tIMX_PINCTRL_PIN(MX25_PAD_CSI_D2),\n\tIMX_PINCTRL_PIN(MX25_PAD_CSI_D3),\n\tIMX_PINCTRL_PIN(MX25_PAD_CSI_D4),\n\tIMX_PINCTRL_PIN(MX25_PAD_CSI_D5),\n\tIMX_PINCTRL_PIN(MX25_PAD_CSI_D6),\n\tIMX_PINCTRL_PIN(MX25_PAD_CSI_D7),\n\tIMX_PINCTRL_PIN(MX25_PAD_CSI_D8),\n\tIMX_PINCTRL_PIN(MX25_PAD_CSI_D9),\n\tIMX_PINCTRL_PIN(MX25_PAD_CSI_MCLK),\n\tIMX_PINCTRL_PIN(MX25_PAD_CSI_VSYNC),\n\tIMX_PINCTRL_PIN(MX25_PAD_CSI_HSYNC),\n\tIMX_PINCTRL_PIN(MX25_PAD_CSI_PIXCLK),\n\tIMX_PINCTRL_PIN(MX25_PAD_I2C1_CLK),\n\tIMX_PINCTRL_PIN(MX25_PAD_I2C1_DAT),\n\tIMX_PINCTRL_PIN(MX25_PAD_CSPI1_MOSI),\n\tIMX_PINCTRL_PIN(MX25_PAD_CSPI1_MISO),\n\tIMX_PINCTRL_PIN(MX25_PAD_CSPI1_SS0),\n\tIMX_PINCTRL_PIN(MX25_PAD_CSPI1_SS1),\n\tIMX_PINCTRL_PIN(MX25_PAD_CSPI1_SCLK),\n\tIMX_PINCTRL_PIN(MX25_PAD_CSPI1_RDY),\n\tIMX_PINCTRL_PIN(MX25_PAD_UART1_RXD),\n\tIMX_PINCTRL_PIN(MX25_PAD_UART1_TXD),\n\tIMX_PINCTRL_PIN(MX25_PAD_UART1_RTS),\n\tIMX_PINCTRL_PIN(MX25_PAD_UART1_CTS),\n\tIMX_PINCTRL_PIN(MX25_PAD_UART2_RXD),\n\tIMX_PINCTRL_PIN(MX25_PAD_UART2_TXD),\n\tIMX_PINCTRL_PIN(MX25_PAD_UART2_RTS),\n\tIMX_PINCTRL_PIN(MX25_PAD_UART2_CTS),\n\tIMX_PINCTRL_PIN(MX25_PAD_SD1_CMD),\n\tIMX_PINCTRL_PIN(MX25_PAD_SD1_CLK),\n\tIMX_PINCTRL_PIN(MX25_PAD_SD1_DATA0),\n\tIMX_PINCTRL_PIN(MX25_PAD_SD1_DATA1),\n\tIMX_PINCTRL_PIN(MX25_PAD_SD1_DATA2),\n\tIMX_PINCTRL_PIN(MX25_PAD_SD1_DATA3),\n\tIMX_PINCTRL_PIN(MX25_PAD_KPP_ROW0),\n\tIMX_PINCTRL_PIN(MX25_PAD_KPP_ROW1),\n\tIMX_PINCTRL_PIN(MX25_PAD_KPP_ROW2),\n\tIMX_PINCTRL_PIN(MX25_PAD_KPP_ROW3),\n\tIMX_PINCTRL_PIN(MX25_PAD_KPP_COL0),\n\tIMX_PINCTRL_PIN(MX25_PAD_KPP_COL1),\n\tIMX_PINCTRL_PIN(MX25_PAD_KPP_COL2),\n\tIMX_PINCTRL_PIN(MX25_PAD_KPP_COL3),\n\tIMX_PINCTRL_PIN(MX25_PAD_FEC_MDC),\n\tIMX_PINCTRL_PIN(MX25_PAD_FEC_MDIO),\n\tIMX_PINCTRL_PIN(MX25_PAD_FEC_TDATA0),\n\tIMX_PINCTRL_PIN(MX25_PAD_FEC_TDATA1),\n\tIMX_PINCTRL_PIN(MX25_PAD_FEC_TX_EN),\n\tIMX_PINCTRL_PIN(MX25_PAD_FEC_RDATA0),\n\tIMX_PINCTRL_PIN(MX25_PAD_FEC_RDATA1),\n\tIMX_PINCTRL_PIN(MX25_PAD_FEC_RX_DV),\n\tIMX_PINCTRL_PIN(MX25_PAD_FEC_TX_CLK),\n\tIMX_PINCTRL_PIN(MX25_PAD_RTCK),\n\tIMX_PINCTRL_PIN(MX25_PAD_DE_B),\n\tIMX_PINCTRL_PIN(MX25_PAD_GPIO_A),\n\tIMX_PINCTRL_PIN(MX25_PAD_GPIO_B),\n\tIMX_PINCTRL_PIN(MX25_PAD_GPIO_C),\n\tIMX_PINCTRL_PIN(MX25_PAD_GPIO_D),\n\tIMX_PINCTRL_PIN(MX25_PAD_GPIO_E),\n\tIMX_PINCTRL_PIN(MX25_PAD_GPIO_F),\n\tIMX_PINCTRL_PIN(MX25_PAD_EXT_ARMCLK),\n\tIMX_PINCTRL_PIN(MX25_PAD_UPLL_BYPCLK),\n\tIMX_PINCTRL_PIN(MX25_PAD_VSTBY_REQ),\n\tIMX_PINCTRL_PIN(MX25_PAD_VSTBY_ACK),\n\tIMX_PINCTRL_PIN(MX25_PAD_POWER_FAIL),\n\tIMX_PINCTRL_PIN(MX25_PAD_CLKO),\n\tIMX_PINCTRL_PIN(MX25_PAD_BOOT_MODE0),\n\tIMX_PINCTRL_PIN(MX25_PAD_BOOT_MODE1),\n};\n\nstatic const struct imx_pinctrl_soc_info imx25_pinctrl_info = {\n\t.pins = imx25_pinctrl_pads,\n\t.npins = ARRAY_SIZE(imx25_pinctrl_pads),\n};\n\nstatic const struct of_device_id imx25_pinctrl_of_match[] = {\n\t{ .compatible = \"fsl,imx25-iomuxc\", },\n\t{   }\n};\n\nstatic int imx25_pinctrl_probe(struct platform_device *pdev)\n{\n\treturn imx_pinctrl_probe(pdev, &imx25_pinctrl_info);\n}\n\nstatic struct platform_driver imx25_pinctrl_driver = {\n\t.driver = {\n\t\t.name = \"imx25-pinctrl\",\n\t\t.of_match_table = imx25_pinctrl_of_match,\n\t\t.suppress_bind_attrs = true,\n\t},\n\t.probe = imx25_pinctrl_probe,\n};\n\nstatic int __init imx25_pinctrl_init(void)\n{\n\treturn platform_driver_register(&imx25_pinctrl_driver);\n}\narch_initcall(imx25_pinctrl_init);\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}