Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1.1 (win64) Build 5094488 Fri Jun 14 08:59:21 MDT 2024
| Date         : Tue Nov 26 12:37:24 2024
| Host         : sgk running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                                       23          
CKLD-2     Warning           Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (23)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (44)
5. checking no_input_delay (1)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (23)
-------------------------
 There are 21 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/clock_divider_0/inst/clk_div_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (44)
-------------------------------------------------
 There are 44 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   55          inf        0.000                      0                   55           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            55 Endpoints
Min Delay            55 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            CE
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.710ns  (logic 5.539ns (40.399%)  route 8.171ns (59.601%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    R17                  IBUF (Prop_ibuf_I_O)         1.447     1.447 r  A_IBUF[0]_inst/O
                         net (fo=3, routed)           2.552     3.999    design_1_i/carry_lookahead_adde_0/i_add1[0]
    SLICE_X43Y37         LUT5 (Prop_lut5_I1_O)        0.124     4.123 r  design_1_i/carry_lookahead_adde_0/o_result[4]_INST_0_i_1/O
                         net (fo=3, routed)           1.198     5.321    design_1_i/carry_lookahead_adde_0/inst/w_C_2__3
    SLICE_X42Y54         LUT5 (Prop_lut5_I0_O)        0.124     5.445 r  design_1_i/carry_lookahead_adde_0/o_result[4]_INST_0/O
                         net (fo=1, routed)           0.803     6.248    design_1_i/mux_0/inst/I1[0]
    SLICE_X42Y55         LUT4 (Prop_lut4_I0_O)        0.124     6.372 r  design_1_i/mux_0/inst/Y[0]_INST_0/O
                         net (fo=7, routed)           0.982     7.354    design_1_i/display_decoder_0/inst/B[0]
    SLICE_X42Y58         LUT5 (Prop_lut5_I4_O)        0.124     7.478 r  design_1_i/display_decoder_0/inst/__4/i_/O
                         net (fo=1, routed)           2.636    10.114    CE_OBUF
    M17                  OBUF (Prop_obuf_I_O)         3.596    13.710 r  CE_OBUF_inst/O
                         net (fo=0)                   0.000    13.710    CE
    M17                                                               r  CE (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            CG
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.326ns  (logic 5.709ns (42.839%)  route 7.617ns (57.161%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    R17                  IBUF (Prop_ibuf_I_O)         1.447     1.447 r  A_IBUF[0]_inst/O
                         net (fo=3, routed)           2.552     3.999    design_1_i/carry_lookahead_adde_0/i_add1[0]
    SLICE_X43Y37         LUT5 (Prop_lut5_I1_O)        0.124     4.123 r  design_1_i/carry_lookahead_adde_0/o_result[4]_INST_0_i_1/O
                         net (fo=3, routed)           1.198     5.321    design_1_i/carry_lookahead_adde_0/inst/w_C_2__3
    SLICE_X42Y54         LUT5 (Prop_lut5_I0_O)        0.124     5.445 r  design_1_i/carry_lookahead_adde_0/o_result[4]_INST_0/O
                         net (fo=1, routed)           0.803     6.248    design_1_i/mux_0/inst/I1[0]
    SLICE_X42Y55         LUT4 (Prop_lut4_I0_O)        0.124     6.372 r  design_1_i/mux_0/inst/Y[0]_INST_0/O
                         net (fo=7, routed)           0.982     7.354    design_1_i/display_decoder_0/inst/B[0]
    SLICE_X42Y58         LUT5 (Prop_lut5_I4_O)        0.153     7.507 r  design_1_i/display_decoder_0/inst/__5/i_/O
                         net (fo=1, routed)           2.082     9.589    CG_OBUF
    H18                  OBUF (Prop_obuf_I_O)         3.737    13.326 r  CG_OBUF_inst/O
                         net (fo=0)                   0.000    13.326    CG
    H18                                                               r  CG (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            CC
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.318ns  (logic 5.726ns (42.997%)  route 7.592ns (57.003%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    R17                  IBUF (Prop_ibuf_I_O)         1.447     1.447 r  A_IBUF[0]_inst/O
                         net (fo=3, routed)           2.552     3.999    design_1_i/carry_lookahead_adde_0/i_add1[0]
    SLICE_X43Y37         LUT5 (Prop_lut5_I1_O)        0.124     4.123 r  design_1_i/carry_lookahead_adde_0/o_result[4]_INST_0_i_1/O
                         net (fo=3, routed)           1.198     5.321    design_1_i/carry_lookahead_adde_0/inst/w_C_2__3
    SLICE_X42Y54         LUT5 (Prop_lut5_I0_O)        0.124     5.445 r  design_1_i/carry_lookahead_adde_0/o_result[4]_INST_0/O
                         net (fo=1, routed)           0.803     6.248    design_1_i/mux_0/inst/I1[0]
    SLICE_X42Y55         LUT4 (Prop_lut4_I0_O)        0.124     6.372 r  design_1_i/mux_0/inst/Y[0]_INST_0/O
                         net (fo=7, routed)           0.831     7.203    design_1_i/display_decoder_0/inst/B[0]
    SLICE_X42Y58         LUT5 (Prop_lut5_I4_O)        0.150     7.353 r  design_1_i/display_decoder_0/inst/__2/i_/O
                         net (fo=1, routed)           2.207     9.561    CC_OBUF
    J18                  OBUF (Prop_obuf_I_O)         3.758    13.318 r  CC_OBUF_inst/O
                         net (fo=0)                   0.000    13.318    CC
    J18                                                               r  CC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            CF
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.956ns  (logic 5.692ns (43.934%)  route 7.264ns (56.066%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    R17                  IBUF (Prop_ibuf_I_O)         1.447     1.447 r  A_IBUF[0]_inst/O
                         net (fo=3, routed)           2.552     3.999    design_1_i/carry_lookahead_adde_0/i_add1[0]
    SLICE_X43Y37         LUT5 (Prop_lut5_I1_O)        0.124     4.123 r  design_1_i/carry_lookahead_adde_0/o_result[4]_INST_0_i_1/O
                         net (fo=3, routed)           1.198     5.321    design_1_i/carry_lookahead_adde_0/inst/w_C_2__3
    SLICE_X42Y54         LUT5 (Prop_lut5_I0_O)        0.124     5.445 r  design_1_i/carry_lookahead_adde_0/o_result[4]_INST_0/O
                         net (fo=1, routed)           0.803     6.248    design_1_i/mux_0/inst/I1[0]
    SLICE_X42Y55         LUT4 (Prop_lut4_I0_O)        0.124     6.372 r  design_1_i/mux_0/inst/Y[0]_INST_0/O
                         net (fo=7, routed)           0.833     7.205    design_1_i/display_decoder_0/inst/B[0]
    SLICE_X42Y58         LUT5 (Prop_lut5_I4_O)        0.148     7.353 r  design_1_i/display_decoder_0/inst//i_/O
                         net (fo=1, routed)           1.878     9.231    CF_OBUF
    J16                  OBUF (Prop_obuf_I_O)         3.725    12.956 r  CF_OBUF_inst/O
                         net (fo=0)                   0.000    12.956    CF
    J16                                                               r  CF (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            CB
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.708ns  (logic 5.458ns (42.952%)  route 7.250ns (57.048%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    R17                  IBUF (Prop_ibuf_I_O)         1.447     1.447 r  A_IBUF[0]_inst/O
                         net (fo=3, routed)           2.552     3.999    design_1_i/carry_lookahead_adde_0/i_add1[0]
    SLICE_X43Y37         LUT5 (Prop_lut5_I1_O)        0.124     4.123 r  design_1_i/carry_lookahead_adde_0/o_result[4]_INST_0_i_1/O
                         net (fo=3, routed)           1.198     5.321    design_1_i/carry_lookahead_adde_0/inst/w_C_2__3
    SLICE_X42Y54         LUT5 (Prop_lut5_I0_O)        0.124     5.445 r  design_1_i/carry_lookahead_adde_0/o_result[4]_INST_0/O
                         net (fo=1, routed)           0.803     6.248    design_1_i/mux_0/inst/I1[0]
    SLICE_X42Y55         LUT4 (Prop_lut4_I0_O)        0.124     6.372 r  design_1_i/mux_0/inst/Y[0]_INST_0/O
                         net (fo=7, routed)           0.831     7.203    design_1_i/display_decoder_0/inst/B[0]
    SLICE_X42Y58         LUT5 (Prop_lut5_I3_O)        0.124     7.327 r  design_1_i/display_decoder_0/inst/__1/i_/O
                         net (fo=1, routed)           1.865     9.193    CB_OBUF
    H15                  OBUF (Prop_obuf_I_O)         3.516    12.708 r  CB_OBUF_inst/O
                         net (fo=0)                   0.000    12.708    CB
    H15                                                               r  CB (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            CA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.698ns  (logic 5.504ns (43.344%)  route 7.194ns (56.656%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    R17                  IBUF (Prop_ibuf_I_O)         1.447     1.447 r  A_IBUF[0]_inst/O
                         net (fo=3, routed)           2.552     3.999    design_1_i/carry_lookahead_adde_0/i_add1[0]
    SLICE_X43Y37         LUT5 (Prop_lut5_I1_O)        0.124     4.123 r  design_1_i/carry_lookahead_adde_0/o_result[4]_INST_0_i_1/O
                         net (fo=3, routed)           1.198     5.321    design_1_i/carry_lookahead_adde_0/inst/w_C_2__3
    SLICE_X42Y54         LUT5 (Prop_lut5_I0_O)        0.124     5.445 r  design_1_i/carry_lookahead_adde_0/o_result[4]_INST_0/O
                         net (fo=1, routed)           0.803     6.248    design_1_i/mux_0/inst/I1[0]
    SLICE_X42Y55         LUT4 (Prop_lut4_I0_O)        0.124     6.372 r  design_1_i/mux_0/inst/Y[0]_INST_0/O
                         net (fo=7, routed)           0.833     7.205    design_1_i/display_decoder_0/inst/B[0]
    SLICE_X42Y58         LUT5 (Prop_lut5_I3_O)        0.124     7.329 r  design_1_i/display_decoder_0/inst/__0/i_/O
                         net (fo=1, routed)           1.808     9.137    CA_OBUF
    K14                  OBUF (Prop_obuf_I_O)         3.561    12.698 r  CA_OBUF_inst/O
                         net (fo=0)                   0.000    12.698    CA
    K14                                                               r  CA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            CD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.553ns  (logic 5.456ns (43.463%)  route 7.097ns (56.537%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 f  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    R17                  IBUF (Prop_ibuf_I_O)         1.447     1.447 f  A_IBUF[0]_inst/O
                         net (fo=3, routed)           2.552     3.999    design_1_i/carry_lookahead_adde_0/i_add1[0]
    SLICE_X43Y37         LUT5 (Prop_lut5_I1_O)        0.124     4.123 f  design_1_i/carry_lookahead_adde_0/o_result[4]_INST_0_i_1/O
                         net (fo=3, routed)           1.198     5.321    design_1_i/carry_lookahead_adde_0/inst/w_C_2__3
    SLICE_X42Y54         LUT5 (Prop_lut5_I0_O)        0.124     5.445 f  design_1_i/carry_lookahead_adde_0/o_result[4]_INST_0/O
                         net (fo=1, routed)           0.803     6.248    design_1_i/mux_0/inst/I1[0]
    SLICE_X42Y55         LUT4 (Prop_lut4_I0_O)        0.124     6.372 f  design_1_i/mux_0/inst/Y[0]_INST_0/O
                         net (fo=7, routed)           0.673     7.046    design_1_i/display_decoder_0/inst/B[0]
    SLICE_X42Y56         LUT5 (Prop_lut5_I1_O)        0.124     7.170 r  design_1_i/display_decoder_0/inst/__3/i_/O
                         net (fo=1, routed)           1.870     9.040    CD_OBUF
    J15                  OBUF (Prop_obuf_I_O)         3.513    12.553 r  CD_OBUF_inst/O
                         net (fo=0)                   0.000    12.553    CD
    J15                                                               r  CD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            seg_an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.755ns  (logic 5.296ns (49.245%)  route 5.459ns (50.755%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W14                  IBUF (Prop_ibuf_I_O)         1.583     1.583 f  rst_IBUF_inst/O
                         net (fo=31, routed)          3.440     5.023    design_1_i/decoder_0/inst/rst
    SLICE_X43Y76         LUT1 (Prop_lut1_I0_O)        0.124     5.147 r  design_1_i/decoder_0/inst/Y[2]_INST_0/O
                         net (fo=2, routed)           2.019     7.165    seg_an_OBUF[2]
    M18                  OBUF (Prop_obuf_I_O)         3.589    10.755 r  seg_an_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.755    seg_an[2]
    M18                                                               r  seg_an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            seg_an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.516ns  (logic 5.253ns (49.954%)  route 5.263ns (50.046%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W14                  IBUF (Prop_ibuf_I_O)         1.583     1.583 f  rst_IBUF_inst/O
                         net (fo=31, routed)          3.440     5.023    design_1_i/decoder_0/inst/rst
    SLICE_X43Y76         LUT1 (Prop_lut1_I0_O)        0.124     5.147 r  design_1_i/decoder_0/inst/Y[2]_INST_0/O
                         net (fo=2, routed)           1.823     6.969    seg_an_OBUF[3]
    L16                  OBUF (Prop_obuf_I_O)         3.546    10.516 r  seg_an_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.516    seg_an[3]
    L16                                                               r  seg_an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            seg_an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.023ns  (logic 5.502ns (54.889%)  route 4.522ns (45.111%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W14                  IBUF (Prop_ibuf_I_O)         1.583     1.583 f  rst_IBUF_inst/O
                         net (fo=31, routed)          2.428     4.010    design_1_i/decoder_0/inst/rst
    SLICE_X42Y68         LUT3 (Prop_lut3_I0_O)        0.152     4.162 r  design_1_i/decoder_0/inst/Y[0]_INST_0/O
                         net (fo=1, routed)           2.094     6.256    seg_an_OBUF[0]
    K19                  OBUF (Prop_obuf_I_O)         3.767    10.023 r  seg_an_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.023    seg_an[0]
    K19                                                               r  seg_an[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clock_divider_0/inst/clk_div_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/clock_divider_0/inst/clk_div_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y69         FDCE                         0.000     0.000 r  design_1_i/clock_divider_0/inst/clk_div_reg/C
    SLICE_X42Y69         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  design_1_i/clock_divider_0/inst/clk_div_reg/Q
                         net (fo=3, routed)           0.175     0.339    design_1_i/clock_divider_0/inst/clk_div
    SLICE_X42Y69         LUT2 (Prop_lut2_I1_O)        0.045     0.384 r  design_1_i/clock_divider_0/inst/clk_div_i_1/O
                         net (fo=1, routed)           0.000     0.384    design_1_i/clock_divider_0/inst/clk_div_i_1_n_0
    SLICE_X42Y69         FDCE                                         r  design_1_i/clock_divider_0/inst/clk_div_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/counter_0/inst/Y_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/counter_0/inst/Y_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.396ns  (logic 0.207ns (52.329%)  route 0.189ns (47.671%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y68         FDRE                         0.000     0.000 r  design_1_i/counter_0/inst/Y_reg[0]/C
    SLICE_X42Y68         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  design_1_i/counter_0/inst/Y_reg[0]/Q
                         net (fo=8, routed)           0.189     0.353    design_1_i/counter_0/inst/Y[0]
    SLICE_X42Y68         LUT2 (Prop_lut2_I0_O)        0.043     0.396 r  design_1_i/counter_0/inst/Y[1]_i_1/O
                         net (fo=1, routed)           0.000     0.396    design_1_i/counter_0/inst/p_0_in[1]
    SLICE_X42Y68         FDRE                                         r  design_1_i/counter_0/inst/Y_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/counter_0/inst/Y_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/counter_0/inst/Y_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.398ns  (logic 0.209ns (52.569%)  route 0.189ns (47.431%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y68         FDRE                         0.000     0.000 r  design_1_i/counter_0/inst/Y_reg[0]/C
    SLICE_X42Y68         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  design_1_i/counter_0/inst/Y_reg[0]/Q
                         net (fo=8, routed)           0.189     0.353    design_1_i/counter_0/inst/Y[0]
    SLICE_X42Y68         LUT1 (Prop_lut1_I0_O)        0.045     0.398 r  design_1_i/counter_0/inst/Y[0]_i_1/O
                         net (fo=1, routed)           0.000     0.398    design_1_i/counter_0/inst/p_0_in[0]
    SLICE_X42Y68         FDRE                                         r  design_1_i/counter_0/inst/Y_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/clock_divider_0/inst/count_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/clock_divider_0/inst/count_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.421ns  (logic 0.249ns (59.140%)  route 0.172ns (40.860%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y71         FDCE                         0.000     0.000 r  design_1_i/clock_divider_0/inst/count_reg[11]/C
    SLICE_X40Y71         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  design_1_i/clock_divider_0/inst/count_reg[11]/Q
                         net (fo=2, routed)           0.172     0.313    design_1_i/clock_divider_0/inst/count_reg[11]
    SLICE_X40Y71         LUT2 (Prop_lut2_I0_O)        0.045     0.358 r  design_1_i/clock_divider_0/inst/count[8]_i_2/O
                         net (fo=1, routed)           0.000     0.358    design_1_i/clock_divider_0/inst/count[8]_i_2_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.421 r  design_1_i/clock_divider_0/inst/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.421    design_1_i/clock_divider_0/inst/count_reg[8]_i_1_n_4
    SLICE_X40Y71         FDCE                                         r  design_1_i/clock_divider_0/inst/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/clock_divider_0/inst/count_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/clock_divider_0/inst/count_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.421ns  (logic 0.249ns (59.140%)  route 0.172ns (40.860%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y72         FDCE                         0.000     0.000 r  design_1_i/clock_divider_0/inst/count_reg[15]/C
    SLICE_X40Y72         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  design_1_i/clock_divider_0/inst/count_reg[15]/Q
                         net (fo=2, routed)           0.172     0.313    design_1_i/clock_divider_0/inst/count_reg[15]
    SLICE_X40Y72         LUT2 (Prop_lut2_I0_O)        0.045     0.358 r  design_1_i/clock_divider_0/inst/count[12]_i_2/O
                         net (fo=1, routed)           0.000     0.358    design_1_i/clock_divider_0/inst/count[12]_i_2_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.421 r  design_1_i/clock_divider_0/inst/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.421    design_1_i/clock_divider_0/inst/count_reg[12]_i_1_n_4
    SLICE_X40Y72         FDCE                                         r  design_1_i/clock_divider_0/inst/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/clock_divider_0/inst/count_reg[19]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/clock_divider_0/inst/count_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.422ns  (logic 0.249ns (58.995%)  route 0.173ns (41.005%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y73         FDCE                         0.000     0.000 r  design_1_i/clock_divider_0/inst/count_reg[19]/C
    SLICE_X40Y73         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  design_1_i/clock_divider_0/inst/count_reg[19]/Q
                         net (fo=2, routed)           0.173     0.314    design_1_i/clock_divider_0/inst/count_reg[19]
    SLICE_X40Y73         LUT2 (Prop_lut2_I0_O)        0.045     0.359 r  design_1_i/clock_divider_0/inst/count[16]_i_2/O
                         net (fo=1, routed)           0.000     0.359    design_1_i/clock_divider_0/inst/count[16]_i_2_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.422 r  design_1_i/clock_divider_0/inst/count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.422    design_1_i/clock_divider_0/inst/count_reg[16]_i_1_n_4
    SLICE_X40Y73         FDCE                                         r  design_1_i/clock_divider_0/inst/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/clock_divider_0/inst/count_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/clock_divider_0/inst/count_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.422ns  (logic 0.249ns (58.995%)  route 0.173ns (41.005%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70         FDCE                         0.000     0.000 r  design_1_i/clock_divider_0/inst/count_reg[7]/C
    SLICE_X40Y70         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  design_1_i/clock_divider_0/inst/count_reg[7]/Q
                         net (fo=2, routed)           0.173     0.314    design_1_i/clock_divider_0/inst/count_reg[7]
    SLICE_X40Y70         LUT2 (Prop_lut2_I0_O)        0.045     0.359 r  design_1_i/clock_divider_0/inst/count[4]_i_2/O
                         net (fo=1, routed)           0.000     0.359    design_1_i/clock_divider_0/inst/count[4]_i_2_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.422 r  design_1_i/clock_divider_0/inst/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.422    design_1_i/clock_divider_0/inst/count_reg[4]_i_1_n_4
    SLICE_X40Y70         FDCE                                         r  design_1_i/clock_divider_0/inst/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/clock_divider_0/inst/count_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/clock_divider_0/inst/count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.422ns  (logic 0.249ns (58.987%)  route 0.173ns (41.013%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y69         FDCE                         0.000     0.000 r  design_1_i/clock_divider_0/inst/count_reg[3]/C
    SLICE_X40Y69         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  design_1_i/clock_divider_0/inst/count_reg[3]/Q
                         net (fo=2, routed)           0.173     0.314    design_1_i/clock_divider_0/inst/count_reg[3]
    SLICE_X40Y69         LUT2 (Prop_lut2_I0_O)        0.045     0.359 r  design_1_i/clock_divider_0/inst/count[0]_i_3/O
                         net (fo=1, routed)           0.000     0.359    design_1_i/clock_divider_0/inst/count[0]_i_3_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.422 r  design_1_i/clock_divider_0/inst/count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.422    design_1_i/clock_divider_0/inst/count_reg[0]_i_1_n_4
    SLICE_X40Y69         FDCE                                         r  design_1_i/clock_divider_0/inst/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/clock_divider_0/inst/count_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/clock_divider_0/inst/count_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.440ns  (logic 0.256ns (58.221%)  route 0.184ns (41.779%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y72         FDCE                         0.000     0.000 r  design_1_i/clock_divider_0/inst/count_reg[12]/C
    SLICE_X40Y72         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  design_1_i/clock_divider_0/inst/count_reg[12]/Q
                         net (fo=2, routed)           0.184     0.325    design_1_i/clock_divider_0/inst/count_reg[12]
    SLICE_X40Y72         LUT2 (Prop_lut2_I0_O)        0.045     0.370 r  design_1_i/clock_divider_0/inst/count[12]_i_5/O
                         net (fo=1, routed)           0.000     0.370    design_1_i/clock_divider_0/inst/count[12]_i_5_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.440 r  design_1_i/clock_divider_0/inst/count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.440    design_1_i/clock_divider_0/inst/count_reg[12]_i_1_n_7
    SLICE_X40Y72         FDCE                                         r  design_1_i/clock_divider_0/inst/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/clock_divider_0/inst/count_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/clock_divider_0/inst/count_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.440ns  (logic 0.256ns (58.221%)  route 0.184ns (41.779%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y71         FDCE                         0.000     0.000 r  design_1_i/clock_divider_0/inst/count_reg[8]/C
    SLICE_X40Y71         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  design_1_i/clock_divider_0/inst/count_reg[8]/Q
                         net (fo=2, routed)           0.184     0.325    design_1_i/clock_divider_0/inst/count_reg[8]
    SLICE_X40Y71         LUT2 (Prop_lut2_I0_O)        0.045     0.370 r  design_1_i/clock_divider_0/inst/count[8]_i_5/O
                         net (fo=1, routed)           0.000     0.370    design_1_i/clock_divider_0/inst/count[8]_i_5_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.440 r  design_1_i/clock_divider_0/inst/count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.440    design_1_i/clock_divider_0/inst/count_reg[8]_i_1_n_7
    SLICE_X40Y71         FDCE                                         r  design_1_i/clock_divider_0/inst/count_reg[8]/D
  -------------------------------------------------------------------    -------------------





