

================================================================
== Vivado HLS Report for 'Layer_norm'
================================================================
* Date:           Thu Aug 31 07:23:52 2023

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        out.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 9.578 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    64613|    64613| 0.646 ms | 0.646 ms |  64613|  64613|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1              |       12|       12|         1|          -|          -|    12|    no    |
        |- Loop 2              |       12|       12|         1|          -|          -|    12|    no    |
        |- l_mean_var_i8_l_j6  |    55322|    55322|        33|          6|          1|  9216|    yes   |
        |- l_norm_i9_l_j7      |     9261|     9261|        47|          1|          1|  9216|    yes   |
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    862|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|     10|    2492|   4412|    -|
|Memory           |        0|      -|     192|     18|    0|
|Multiplexer      |        -|      -|       -|    470|    -|
|Register         |        0|      -|    1632|    416|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|     10|    4316|   6178|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      4|       4|     11|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+----------------------+---------+-------+-----+------+-----+
    |          Instance         |        Module        | BRAM_18K| DSP48E|  FF |  LUT | URAM|
    +---------------------------+----------------------+---------+-------+-----+------+-----+
    |Bert_layer_dadd_6udo_U990  |Bert_layer_dadd_6udo  |        0|      3|  445|  1149|    0|
    |Bert_layer_fadd_3g8j_U983  |Bert_layer_fadd_3g8j  |        0|      2|  205|   390|    0|
    |Bert_layer_faddfsrcU_U982  |Bert_layer_faddfsrcU  |        0|      2|  205|   390|    0|
    |Bert_layer_fdiv_3hbi_U985  |Bert_layer_fdiv_3hbi  |        0|      0|  761|   994|    0|
    |Bert_layer_fmul_3eOg_U984  |Bert_layer_fmul_3eOg  |        0|      3|  143|   321|    0|
    |Bert_layer_fpext_ibs_U987  |Bert_layer_fpext_ibs  |        0|      0|  100|   138|    0|
    |Bert_layer_fpext_ibs_U988  |Bert_layer_fpext_ibs  |        0|      0|  100|   138|    0|
    |Bert_layer_fptrunsc4_U986  |Bert_layer_fptrunsc4  |        0|      0|  128|   277|    0|
    |Bert_layer_fsqrt_tde_U989  |Bert_layer_fsqrt_tde  |        0|      0|  405|   615|    0|
    +---------------------------+----------------------+---------+-------+-----+------+-----+
    |Total                      |                      |        0|     10| 2492|  4412|    0|
    +---------------------------+----------------------+---------+-------+-----+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +---------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |  Memory |        Module        | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |mean_U   |Softmax_layer_inpfYi  |        0|  64|   6|    0|    12|   32|     1|          384|
    |mean2_U  |Softmax_layer_inpfYi  |        0|  64|   6|    0|    12|   32|     1|          384|
    |var_U    |Softmax_layer_inpfYi  |        0|  64|   6|    0|    12|   32|     1|          384|
    +---------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total    |                      |        0| 192|  18|    0|    36|   96|     3|         1152|
    +---------+----------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+-----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+-----+------------+------------+
    |add_ln304_fu_636_p2        |     +    |      0|  0|   19|          14|           1|
    |add_ln307_fu_701_p2        |     +    |      0|  0|    8|          15|          15|
    |add_ln329_fu_732_p2        |     +    |      0|  0|   19|          14|           1|
    |add_ln333_fu_808_p2        |     +    |      0|  0|    8|          15|          15|
    |add_ln581_fu_901_p2        |     +    |      0|  0|   12|           6|          12|
    |i8_fu_642_p2               |     +    |      0|  0|   13|           4|           1|
    |i9_fu_738_p2               |     +    |      0|  0|   13|           1|           4|
    |j6_fu_716_p2               |     +    |      0|  0|   14|          10|           1|
    |j7_fu_771_p2               |     +    |      0|  0|   14|          10|           1|
    |v142_fu_602_p2             |     +    |      0|  0|   13|           4|           1|
    |v144_fu_619_p2             |     +    |      0|  0|   13|           4|           1|
    |F2_fu_889_p2               |     -    |      0|  0|   12|          11|          12|
    |man_V_3_fu_869_p2          |     -    |      0|  0|   61|           1|          54|
    |sub_ln307_fu_692_p2        |     -    |      0|  0|    8|          15|          15|
    |sub_ln333_fu_799_p2        |     -    |      0|  0|    8|          15|          15|
    |sub_ln581_fu_907_p2        |     -    |      0|  0|   12|           5|          12|
    |and_ln581_fu_1003_p2       |    and   |      0|  0|    2|           1|           1|
    |and_ln582_fu_981_p2        |    and   |      0|  0|    2|           1|           1|
    |and_ln585_2_fu_1028_p2     |    and   |      0|  0|    2|           1|           1|
    |and_ln585_fu_1014_p2       |    and   |      0|  0|    2|           1|           1|
    |and_ln603_fu_1053_p2       |    and   |      0|  0|    2|           1|           1|
    |ashr_ln586_fu_948_p2       |   ashr   |      0|  0|  162|          54|          54|
    |icmp_ln296_fu_596_p2       |   icmp   |      0|  0|    9|           4|           4|
    |icmp_ln300_fu_613_p2       |   icmp   |      0|  0|    9|           4|           4|
    |icmp_ln304_fu_630_p2       |   icmp   |      0|  0|   13|          14|          14|
    |icmp_ln305_1_fu_721_p2     |   icmp   |      0|  0|   13|          10|          10|
    |icmp_ln305_fu_648_p2       |   icmp   |      0|  0|   13|          10|          10|
    |icmp_ln329_fu_726_p2       |   icmp   |      0|  0|   13|          14|          14|
    |icmp_ln330_fu_744_p2       |   icmp   |      0|  0|   13|          10|          10|
    |icmp_ln571_fu_883_p2       |   icmp   |      0|  0|   29|          63|           1|
    |icmp_ln581_fu_895_p2       |   icmp   |      0|  0|   13|          12|           5|
    |icmp_ln582_fu_921_p2       |   icmp   |      0|  0|   13|          12|           5|
    |icmp_ln585_fu_934_p2       |   icmp   |      0|  0|   13|          12|           6|
    |icmp_ln603_fu_939_p2       |   icmp   |      0|  0|   13|          12|           5|
    |or_ln581_fu_1042_p2        |    or    |      0|  0|    2|           1|           1|
    |or_ln582_fu_993_p2         |    or    |      0|  0|    2|           1|           1|
    |man_V_4_fu_875_p3          |  select  |      0|  0|   54|           1|          54|
    |select_ln307_1_fu_662_p3   |  select  |      0|  0|    4|           1|           4|
    |select_ln307_fu_654_p3     |  select  |      0|  0|   10|           1|           1|
    |select_ln333_2_fu_758_p3   |  select  |      0|  0|    4|           1|           4|
    |select_ln333_fu_750_p3     |  select  |      0|  0|   10|           1|           1|
    |select_ln582_fu_986_p3     |  select  |      0|  0|   24|           1|          24|
    |select_ln585_1_fu_1034_p3  |  select  |      0|  0|   24|           1|          24|
    |select_ln585_fu_1020_p3    |  select  |      0|  0|   24|           1|          24|
    |select_ln588_fu_968_p3     |  select  |      0|  0|    2|           1|           2|
    |sh_amt_fu_913_p3           |  select  |      0|  0|   12|           1|          12|
    |v176_V_fu_1067_p3          |  select  |      0|  0|   24|           1|          24|
    |shl_ln604_fu_1062_p2       |    shl   |      0|  0|   69|          24|          24|
    |ap_enable_pp0              |    xor   |      0|  0|    2|           1|           2|
    |ap_enable_pp1              |    xor   |      0|  0|    2|           1|           2|
    |ap_enable_reg_pp1_iter1    |    xor   |      0|  0|    2|           2|           1|
    |xor_ln571_fu_976_p2        |    xor   |      0|  0|    2|           1|           2|
    |xor_ln581_fu_1047_p2       |    xor   |      0|  0|    2|           1|           2|
    |xor_ln582_fu_997_p2        |    xor   |      0|  0|    2|           1|           2|
    |xor_ln585_fu_1008_p2       |    xor   |      0|  0|    2|           1|           2|
    +---------------------------+----------+-------+---+-----+------------+------------+
    |Total                      |          |      0|  0|  862|         425|         521|
    +---------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                |  56|         13|    1|         13|
    |ap_enable_reg_pp0_iter5                  |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1                  |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter46                 |   9|          2|    1|          2|
    |ap_phi_mux_i8_0_phi_fu_466_p4            |   9|          2|    4|          8|
    |ap_phi_mux_i9_0_phi_fu_499_p4            |   9|          2|    4|          8|
    |ap_phi_mux_indvar_flatten_phi_fu_455_p4  |   9|          2|   14|         28|
    |ap_phi_mux_j6_0_phi_fu_477_p4            |   9|          2|   10|         20|
    |grp_fu_517_opcode                        |  15|          3|    2|          6|
    |grp_fu_517_p0                            |  27|          5|   32|        160|
    |grp_fu_517_p1                            |  27|          5|   32|        160|
    |grp_fu_530_p0                            |  21|          4|   32|        128|
    |grp_fu_530_p1                            |  21|          4|   32|        128|
    |grp_fu_536_p0                            |  21|          4|   32|        128|
    |grp_fu_536_p1                            |  15|          3|   32|         96|
    |i8_0_reg_462                             |   9|          2|    4|          8|
    |i9_0_reg_495                             |   9|          2|    4|          8|
    |indvar_flatten21_reg_484                 |   9|          2|   14|         28|
    |indvar_flatten_reg_451                   |   9|          2|   14|         28|
    |j6_0_reg_473                             |   9|          2|   10|         20|
    |j7_0_reg_506                             |   9|          2|   10|         20|
    |mean2_address0                           |  27|          5|    4|         20|
    |mean2_d0                                 |  21|          4|   32|        128|
    |mean_address0                            |  33|          6|    4|         24|
    |mean_d0                                  |  21|          4|   32|        128|
    |v137_address0                            |  15|          3|   14|         42|
    |v142_0_reg_429                           |   9|          2|    4|          8|
    |v144_0_reg_440                           |   9|          2|    4|          8|
    |var_address0                             |  15|          3|    4|         12|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 470|         96|  384|       1371|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |add_ln304_reg_1106                   |  14|   0|   14|          0|
    |and_ln603_reg_1337                   |   1|   0|    1|          0|
    |ap_CS_fsm                            |  12|   0|   12|          0|
    |ap_enable_reg_pp0_iter0              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter10             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter11             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter12             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter13             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter14             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter15             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter16             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter17             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter18             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter19             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter20             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter21             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter22             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter23             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter24             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter25             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter26             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter27             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter28             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter29             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter3              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter30             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter31             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter32             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter33             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter34             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter35             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter36             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter37             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter38             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter39             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter4              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter40             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter41             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter42             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter43             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter44             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter45             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter46             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter5              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter6              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter7              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter8              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter9              |   1|   0|    1|          0|
    |i8_0_reg_462                         |   4|   0|    4|          0|
    |i9_0_reg_495                         |   4|   0|    4|          0|
    |icmp_ln304_reg_1102                  |   1|   0|    1|          0|
    |icmp_ln305_1_reg_1157                |   1|   0|    1|          0|
    |icmp_ln329_reg_1176                  |   1|   0|    1|          0|
    |icmp_ln571_reg_1296                  |   1|   0|    1|          0|
    |icmp_ln581_reg_1302                  |   1|   0|    1|          0|
    |icmp_ln582_reg_1315                  |   1|   0|    1|          0|
    |indvar_flatten21_reg_484             |  14|   0|   14|          0|
    |indvar_flatten_reg_451               |  14|   0|   14|          0|
    |j6_0_reg_473                         |  10|   0|   10|          0|
    |j6_reg_1146                          |  10|   0|   10|          0|
    |j7_0_reg_506                         |  10|   0|   10|          0|
    |man_V_4_reg_1291                     |  54|   0|   54|          0|
    |mean2_addr_1_reg_1141                |   4|   0|    4|          0|
    |mean_addr_1_reg_1136                 |   4|   0|    4|          0|
    |reg_563                              |  32|   0|   32|          0|
    |reg_571                              |  32|   0|   32|          0|
    |reg_577                              |  32|   0|   32|          0|
    |reg_583                              |  32|   0|   32|          0|
    |reg_589                              |  32|   0|   32|          0|
    |select_ln307_1_reg_1117              |   4|   0|    4|          0|
    |select_ln307_reg_1111                |  10|   0|   10|          0|
    |select_ln333_2_reg_1191              |   4|   0|    4|          0|
    |select_ln333_reg_1185                |  10|   0|   10|          0|
    |select_ln585_1_reg_1332              |  24|   0|   24|          0|
    |sext_ln581_reg_1327                  |  32|   0|   32|          0|
    |sh_amt_reg_1308                      |  12|   0|   12|          0|
    |trunc_ln583_reg_1321                 |  24|   0|   24|          0|
    |trunc_ln583_reg_1321_pp1_iter45_reg  |  24|   0|   24|          0|
    |v142_0_reg_429                       |   4|   0|    4|          0|
    |v144_0_reg_440                       |   4|   0|    4|          0|
    |v157_reg_1161                        |  32|   0|   32|          0|
    |v158_reg_1166                        |  32|   0|   32|          0|
    |v161_reg_1171                        |  32|   0|   32|          0|
    |v165_reg_1265                        |  32|   0|   32|          0|
    |v171_mid2_reg_1228                   |  32|   0|   32|          0|
    |v171_mid2_v_reg_1223                 |  64|   0|   64|          0|
    |v171_mid2_v_v_reg_1218               |  64|   0|   64|          0|
    |v172_reg_1270                        |  32|   0|   32|          0|
    |v174_reg_1280                        |  32|   0|   32|          0|
    |v175_reg_1285                        |  32|   0|   32|          0|
    |zext_ln307_reg_1130                  |   4|   0|   64|         60|
    |zext_ln332_reg_1243                  |  10|   0|   64|         54|
    |zext_ln333_reg_1198                  |   4|   0|   64|         60|
    |icmp_ln304_reg_1102                  |  64|  32|    1|          0|
    |icmp_ln305_1_reg_1157                |  64|  32|    1|          0|
    |icmp_ln329_reg_1176                  |  64|  64|    1|          0|
    |mean2_addr_1_reg_1141                |  64|  32|    4|          0|
    |mean_addr_1_reg_1136                 |  64|  32|    4|          0|
    |select_ln333_2_reg_1191              |  64|  64|    4|          0|
    |select_ln333_reg_1185                |  64|  32|   10|          0|
    |v175_reg_1285                        |  64|  32|   32|          0|
    |zext_ln307_reg_1130                  |  64|  32|   64|         60|
    |zext_ln332_reg_1243                  |  64|  32|   64|         54|
    |zext_ln333_reg_1198                  |  64|  32|   64|         60|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                |1632| 416| 1351|        348|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_hs |  Layer_norm  | return value |
|ap_rst              |  in |    1| ap_ctrl_hs |  Layer_norm  | return value |
|ap_start            |  in |    1| ap_ctrl_hs |  Layer_norm  | return value |
|ap_done             | out |    1| ap_ctrl_hs |  Layer_norm  | return value |
|ap_idle             | out |    1| ap_ctrl_hs |  Layer_norm  | return value |
|ap_ready            | out |    1| ap_ctrl_hs |  Layer_norm  | return value |
|v137_address0       | out |   14|  ap_memory |     v137     |     array    |
|v137_ce0            | out |    1|  ap_memory |     v137     |     array    |
|v137_q0             |  in |   32|  ap_memory |     v137     |     array    |
|v138_address0       | out |   10|  ap_memory |     v138     |     array    |
|v138_ce0            | out |    1|  ap_memory |     v138     |     array    |
|v138_q0             |  in |   32|  ap_memory |     v138     |     array    |
|v139_address0       | out |   10|  ap_memory |     v139     |     array    |
|v139_ce0            | out |    1|  ap_memory |     v139     |     array    |
|v139_q0             |  in |   32|  ap_memory |     v139     |     array    |
|v140_0_V_address0   | out |   10|  ap_memory |   v140_0_V   |     array    |
|v140_0_V_ce0        | out |    1|  ap_memory |   v140_0_V   |     array    |
|v140_0_V_we0        | out |    1|  ap_memory |   v140_0_V   |     array    |
|v140_0_V_d0         | out |   24|  ap_memory |   v140_0_V   |     array    |
|v140_1_V_address0   | out |   10|  ap_memory |   v140_1_V   |     array    |
|v140_1_V_ce0        | out |    1|  ap_memory |   v140_1_V   |     array    |
|v140_1_V_we0        | out |    1|  ap_memory |   v140_1_V   |     array    |
|v140_1_V_d0         | out |   24|  ap_memory |   v140_1_V   |     array    |
|v140_2_V_address0   | out |   10|  ap_memory |   v140_2_V   |     array    |
|v140_2_V_ce0        | out |    1|  ap_memory |   v140_2_V   |     array    |
|v140_2_V_we0        | out |    1|  ap_memory |   v140_2_V   |     array    |
|v140_2_V_d0         | out |   24|  ap_memory |   v140_2_V   |     array    |
|v140_3_V_address0   | out |   10|  ap_memory |   v140_3_V   |     array    |
|v140_3_V_ce0        | out |    1|  ap_memory |   v140_3_V   |     array    |
|v140_3_V_we0        | out |    1|  ap_memory |   v140_3_V   |     array    |
|v140_3_V_d0         | out |   24|  ap_memory |   v140_3_V   |     array    |
|v140_4_V_address0   | out |   10|  ap_memory |   v140_4_V   |     array    |
|v140_4_V_ce0        | out |    1|  ap_memory |   v140_4_V   |     array    |
|v140_4_V_we0        | out |    1|  ap_memory |   v140_4_V   |     array    |
|v140_4_V_d0         | out |   24|  ap_memory |   v140_4_V   |     array    |
|v140_5_V_address0   | out |   10|  ap_memory |   v140_5_V   |     array    |
|v140_5_V_ce0        | out |    1|  ap_memory |   v140_5_V   |     array    |
|v140_5_V_we0        | out |    1|  ap_memory |   v140_5_V   |     array    |
|v140_5_V_d0         | out |   24|  ap_memory |   v140_5_V   |     array    |
|v140_6_V_address0   | out |   10|  ap_memory |   v140_6_V   |     array    |
|v140_6_V_ce0        | out |    1|  ap_memory |   v140_6_V   |     array    |
|v140_6_V_we0        | out |    1|  ap_memory |   v140_6_V   |     array    |
|v140_6_V_d0         | out |   24|  ap_memory |   v140_6_V   |     array    |
|v140_7_V_address0   | out |   10|  ap_memory |   v140_7_V   |     array    |
|v140_7_V_ce0        | out |    1|  ap_memory |   v140_7_V   |     array    |
|v140_7_V_we0        | out |    1|  ap_memory |   v140_7_V   |     array    |
|v140_7_V_d0         | out |   24|  ap_memory |   v140_7_V   |     array    |
|v140_8_V_address0   | out |   10|  ap_memory |   v140_8_V   |     array    |
|v140_8_V_ce0        | out |    1|  ap_memory |   v140_8_V   |     array    |
|v140_8_V_we0        | out |    1|  ap_memory |   v140_8_V   |     array    |
|v140_8_V_d0         | out |   24|  ap_memory |   v140_8_V   |     array    |
|v140_9_V_address0   | out |   10|  ap_memory |   v140_9_V   |     array    |
|v140_9_V_ce0        | out |    1|  ap_memory |   v140_9_V   |     array    |
|v140_9_V_we0        | out |    1|  ap_memory |   v140_9_V   |     array    |
|v140_9_V_d0         | out |   24|  ap_memory |   v140_9_V   |     array    |
|v140_10_V_address0  | out |   10|  ap_memory |   v140_10_V  |     array    |
|v140_10_V_ce0       | out |    1|  ap_memory |   v140_10_V  |     array    |
|v140_10_V_we0       | out |    1|  ap_memory |   v140_10_V  |     array    |
|v140_10_V_d0        | out |   24|  ap_memory |   v140_10_V  |     array    |
|v140_11_V_address0  | out |   10|  ap_memory |   v140_11_V  |     array    |
|v140_11_V_ce0       | out |    1|  ap_memory |   v140_11_V  |     array    |
|v140_11_V_we0       | out |    1|  ap_memory |   v140_11_V  |     array    |
|v140_11_V_d0        | out |   24|  ap_memory |   v140_11_V  |     array    |
+--------------------+-----+-----+------------+--------------+--------------+

