Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue May 11 15:50:59 2021
| Host         : DESKTOP-MB5IJCE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file BP_top_timing_summary_routed.rpt -pb BP_top_timing_summary_routed.pb -rpx BP_top_timing_summary_routed.rpx -warn_on_violation
| Design       : BP_top
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (20)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (48)
5. checking no_input_delay (3)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (20)
-------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: UUT1/UUT1b/Clk_Div_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: UUT4/UUT0/segment_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (48)
-------------------------------------------------
 There are 48 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.978        0.000                      0                  810        0.124        0.000                      0                  810        1.500        0.000                       0                   311  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                         Waveform(ns)         Period(ns)      Frequency(MHz)
-----                         ------------         ----------      --------------
SysClk                        {0.000 5.000}        10.000          100.000         
  Clk_100MHz_DCM_clk_wiz_0_1  {0.000 5.000}        10.000          100.000         
  PClk_DCM_clk_wiz_0_1        {0.000 20.000}       40.000          25.000          
  TMDS_Clk_DCM_clk_wiz_0_1    {0.000 2.000}        4.000           250.000         
  clkfbout_DCM_clk_wiz_0_1    {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
SysClk                                                                                                                                                                          3.000        0.000                       0                     1  
  Clk_100MHz_DCM_clk_wiz_0_1        3.433        0.000                      0                  709        0.124        0.000                      0                  709        4.500        0.000                       0                   212  
  PClk_DCM_clk_wiz_0_1             35.514        0.000                      0                   66        0.179        0.000                      0                   66       19.500        0.000                       0                    58  
  TMDS_Clk_DCM_clk_wiz_0_1          1.638        0.000                      0                   35        0.134        0.000                      0                   35        1.500        0.000                       0                    37  
  clkfbout_DCM_clk_wiz_0_1                                                                                                                                                      7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                  To Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                  --------                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
PClk_DCM_clk_wiz_0_1        Clk_100MHz_DCM_clk_wiz_0_1        2.891        0.000                      0                   41        0.180        0.000                      0                   41  
Clk_100MHz_DCM_clk_wiz_0_1  PClk_DCM_clk_wiz_0_1              6.125        0.000                      0                   14        0.258        0.000                      0                   14  
PClk_DCM_clk_wiz_0_1        TMDS_Clk_DCM_clk_wiz_0_1          0.978        0.000                      0                   30        0.130        0.000                      0                   30  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  SysClk
  To Clock:  SysClk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SysClk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { SysClk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  Clk_100MHz_DCM_clk_wiz_0_1
  To Clock:  Clk_100MHz_DCM_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.433ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.124ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.433ns  (required time - arrival time)
  Source:                 UUT4/UUT1/memCounterX_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT4/UUT2/Digit1_Active_reg/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_DCM_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk_100MHz_DCM_clk_wiz_0_1 rise@10.000ns - Clk_100MHz_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.457ns  (logic 1.536ns (23.789%)  route 4.921ns (76.211%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 8.573 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.777ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         1.915    -0.777    UUT4/UUT1/Clk_100MHz_0
    SLICE_X88Y100        FDRE                                         r  UUT4/UUT1/memCounterX_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y100        FDRE (Prop_fdre_C_Q)         0.456    -0.321 r  UUT4/UUT1/memCounterX_reg[5]/Q
                         net (fo=73, routed)          1.747     1.425    UUT4/UUT1/memCounterX[5]
    SLICE_X82Y108        LUT6 (Prop_lut6_I1_O)        0.124     1.549 f  UUT4/UUT1/Digit1_Active_i_32/O
                         net (fo=8, routed)           0.912     2.461    UUT4/UUT1/Digit1_Active_i_32_n_0
    SLICE_X83Y108        LUT5 (Prop_lut5_I2_O)        0.152     2.613 f  UUT4/UUT1/Digit1_Active_i_26/O
                         net (fo=4, routed)           1.036     3.650    UUT4/UUT1/Digit1_Active_i_26_n_0
    SLICE_X85Y112        LUT3 (Prop_lut3_I0_O)        0.354     4.004 r  UUT4/UUT1/Digit1_Active_i_7/O
                         net (fo=1, routed)           0.793     4.797    UUT4/UUT1/Digit1_Active_i_7_n_0
    SLICE_X85Y110        LUT6 (Prop_lut6_I1_O)        0.326     5.123 r  UUT4/UUT1/Digit1_Active_i_2/O
                         net (fo=1, routed)           0.433     5.555    UUT4/UUT1/Digit1_Active_i_2_n_0
    SLICE_X85Y110        LUT6 (Prop_lut6_I0_O)        0.124     5.679 r  UUT4/UUT1/Digit1_Active_i_1/O
                         net (fo=1, routed)           0.000     5.679    UUT4/UUT2/Digit1_Active
    SLICE_X85Y110        FDRE                                         r  UUT4/UUT2/Digit1_Active_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  SysClk (IN)
                         net (fo=0)                   0.000    10.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    11.404 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.566    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.752 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.764    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.855 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         1.718     8.573    UUT4/UUT2/Clk_100MHz_0
    SLICE_X85Y110        FDRE                                         r  UUT4/UUT2/Digit1_Active_reg/C
                         clock pessimism              0.585     9.158    
                         clock uncertainty           -0.074     9.083    
    SLICE_X85Y110        FDRE (Setup_fdre_C_D)        0.029     9.112    UUT4/UUT2/Digit1_Active_reg
  -------------------------------------------------------------------
                         required time                          9.112    
                         arrival time                          -5.679    
  -------------------------------------------------------------------
                         slack                                  3.433    

Slack (MET) :             3.530ns  (required time - arrival time)
  Source:                 UUT4/UUT1/memCounterX_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT4/UUT2/Digit2_Active_reg/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_DCM_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk_100MHz_DCM_clk_wiz_0_1 rise@10.000ns - Clk_100MHz_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.445ns  (logic 1.310ns (20.326%)  route 5.135ns (79.674%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 8.573 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.777ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         1.915    -0.777    UUT4/UUT1/Clk_100MHz_0
    SLICE_X88Y100        FDRE                                         r  UUT4/UUT1/memCounterX_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y100        FDRE (Prop_fdre_C_Q)         0.456    -0.321 r  UUT4/UUT1/memCounterX_reg[5]/Q
                         net (fo=73, routed)          1.747     1.425    UUT4/UUT1/memCounterX[5]
    SLICE_X82Y108        LUT6 (Prop_lut6_I1_O)        0.124     1.549 f  UUT4/UUT1/Digit1_Active_i_32/O
                         net (fo=8, routed)           0.885     2.434    UUT4/UUT1/Digit1_Active_i_32_n_0
    SLICE_X85Y111        LUT5 (Prop_lut5_I2_O)        0.150     2.584 f  UUT4/UUT1/Digit2_Active_i_27/O
                         net (fo=4, routed)           1.009     3.593    UUT4/UUT1/Digit2_Active_i_27_n_0
    SLICE_X86Y109        LUT5 (Prop_lut5_I2_O)        0.332     3.925 f  UUT4/UUT1/Digit2_Active_i_11/O
                         net (fo=1, routed)           0.831     4.757    UUT4/UUT1/Digit2_Active_i_11_n_0
    SLICE_X86Y110        LUT6 (Prop_lut6_I2_O)        0.124     4.881 r  UUT4/UUT1/Digit2_Active_i_3/O
                         net (fo=1, routed)           0.663     5.544    UUT4/UUT0/Digit2_Active_reg
    SLICE_X86Y110        LUT6 (Prop_lut6_I1_O)        0.124     5.668 r  UUT4/UUT0/Digit2_Active_i_1/O
                         net (fo=1, routed)           0.000     5.668    UUT4/UUT2/Digit2_Active
    SLICE_X86Y110        FDRE                                         r  UUT4/UUT2/Digit2_Active_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  SysClk (IN)
                         net (fo=0)                   0.000    10.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    11.404 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.566    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.752 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.764    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.855 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         1.718     8.573    UUT4/UUT2/Clk_100MHz_0
    SLICE_X86Y110        FDRE                                         r  UUT4/UUT2/Digit2_Active_reg/C
                         clock pessimism              0.622     9.195    
                         clock uncertainty           -0.074     9.120    
    SLICE_X86Y110        FDRE (Setup_fdre_C_D)        0.077     9.197    UUT4/UUT2/Digit2_Active_reg
  -------------------------------------------------------------------
                         required time                          9.197    
                         arrival time                          -5.668    
  -------------------------------------------------------------------
                         slack                                  3.530    

Slack (MET) :             3.538ns  (required time - arrival time)
  Source:                 UUT4/UUT1/memCounterY_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT4/UUT2/Digit0_Active_reg/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_DCM_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk_100MHz_DCM_clk_wiz_0_1 rise@10.000ns - Clk_100MHz_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.428ns  (logic 1.730ns (26.913%)  route 4.698ns (73.087%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 8.573 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.969ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         1.723    -0.969    UUT4/UUT1/Clk_100MHz_0
    SLICE_X86Y99         FDRE                                         r  UUT4/UUT1/memCounterY_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y99         FDRE (Prop_fdre_C_Q)         0.518    -0.451 f  UUT4/UUT1/memCounterY_reg[9]/Q
                         net (fo=19, routed)          1.015     0.564    UUT4/UUT1/memCounterY_reg[9]_0[1]
    SLICE_X85Y101        LUT4 (Prop_lut4_I1_O)        0.152     0.716 f  UUT4/UUT1/Lives_Active_i_5/O
                         net (fo=12, routed)          0.683     1.398    UUT4/UUT1/Lives_Active_i_5_n_0
    SLICE_X85Y109        LUT6 (Prop_lut6_I5_O)        0.332     1.730 f  UUT4/UUT1/Digit1_Active_i_27/O
                         net (fo=16, routed)          0.645     2.375    UUT4/UUT1/Digit1_Active_i_27_n_0
    SLICE_X83Y107        LUT6 (Prop_lut6_I0_O)        0.124     2.499 r  UUT4/UUT1/Digit0_Active_i_22/O
                         net (fo=3, routed)           0.583     3.082    UUT4/UUT1/memCounterX_reg[1]_0
    SLICE_X83Y109        LUT5 (Prop_lut5_I0_O)        0.153     3.235 f  UUT4/UUT1/Digit0_Active_i_6/O
                         net (fo=2, routed)           1.118     4.353    UUT4/UUT1/Digit0_Active_i_6_n_0
    SLICE_X82Y110        LUT6 (Prop_lut6_I0_O)        0.327     4.680 r  UUT4/UUT1/Digit0_Active_i_2/O
                         net (fo=1, routed)           0.655     5.335    UUT4/UUT1/Digit0_Active_i_2_n_0
    SLICE_X83Y110        LUT6 (Prop_lut6_I0_O)        0.124     5.459 r  UUT4/UUT1/Digit0_Active_i_1/O
                         net (fo=1, routed)           0.000     5.459    UUT4/UUT2/Digit0_Active
    SLICE_X83Y110        FDRE                                         r  UUT4/UUT2/Digit0_Active_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  SysClk (IN)
                         net (fo=0)                   0.000    10.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    11.404 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.566    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.752 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.764    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.855 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         1.718     8.573    UUT4/UUT2/Clk_100MHz_0
    SLICE_X83Y110        FDRE                                         r  UUT4/UUT2/Digit0_Active_reg/C
                         clock pessimism              0.467     9.040    
                         clock uncertainty           -0.074     8.965    
    SLICE_X83Y110        FDRE (Setup_fdre_C_D)        0.031     8.996    UUT4/UUT2/Digit0_Active_reg
  -------------------------------------------------------------------
                         required time                          8.996    
                         arrival time                          -5.459    
  -------------------------------------------------------------------
                         slack                                  3.538    

Slack (MET) :             3.601ns  (required time - arrival time)
  Source:                 UUT4/UUT1/memCounterX_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT4/UUT2/BRAM_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_DCM_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk_100MHz_DCM_clk_wiz_0_1 rise@10.000ns - Clk_100MHz_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.289ns  (logic 1.566ns (24.900%)  route 4.723ns (75.100%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 8.574 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.777ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         1.915    -0.777    UUT4/UUT1/Clk_100MHz_0
    SLICE_X89Y100        FDRE                                         r  UUT4/UUT1/memCounterX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y100        FDRE (Prop_fdre_C_Q)         0.419    -0.358 f  UUT4/UUT1/memCounterX_reg[4]/Q
                         net (fo=79, routed)          1.758     1.399    UUT4/UUT1/memCounterX[4]
    SLICE_X85Y109        LUT2 (Prop_lut2_I1_O)        0.325     1.724 r  UUT4/UUT1/startPrompt_i_65/O
                         net (fo=3, routed)           0.653     2.378    UUT4/UUT1/startPrompt_i_65_n_0
    SLICE_X82Y105        LUT6 (Prop_lut6_I2_O)        0.326     2.704 r  UUT4/UUT1/BRAM_data[0]_i_38/O
                         net (fo=2, routed)           0.618     3.322    UUT4/UUT1/BRAM_data[0]_i_38_n_0
    SLICE_X82Y106        LUT6 (Prop_lut6_I0_O)        0.124     3.446 r  UUT4/UUT1/BRAM_data[0]_i_43/O
                         net (fo=1, routed)           0.427     3.873    UUT4/UUT1/BRAM_data[0]_i_43_n_0
    SLICE_X82Y107        LUT6 (Prop_lut6_I4_O)        0.124     3.997 r  UUT4/UUT1/BRAM_data[0]_i_9/O
                         net (fo=1, routed)           0.492     4.489    UUT4/UUT1/BRAM_data[0]_i_9_n_0
    SLICE_X82Y106        LUT6 (Prop_lut6_I3_O)        0.124     4.613 r  UUT4/UUT1/BRAM_data[0]_i_2/O
                         net (fo=1, routed)           0.775     5.388    UUT4/UUT1/BRAM_data[0]_i_2_n_0
    SLICE_X81Y103        LUT6 (Prop_lut6_I1_O)        0.124     5.512 r  UUT4/UUT1/BRAM_data[0]_i_1/O
                         net (fo=1, routed)           0.000     5.512    UUT4/UUT2/BRAM_data_reg[0]_0
    SLICE_X81Y103        FDRE                                         r  UUT4/UUT2/BRAM_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  SysClk (IN)
                         net (fo=0)                   0.000    10.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    11.404 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.566    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.752 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.764    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.855 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         1.719     8.574    UUT4/UUT2/Clk_100MHz_0
    SLICE_X81Y103        FDRE                                         r  UUT4/UUT2/BRAM_data_reg[0]/C
                         clock pessimism              0.585     9.159    
                         clock uncertainty           -0.074     9.084    
    SLICE_X81Y103        FDRE (Setup_fdre_C_D)        0.029     9.113    UUT4/UUT2/BRAM_data_reg[0]
  -------------------------------------------------------------------
                         required time                          9.113    
                         arrival time                          -5.512    
  -------------------------------------------------------------------
                         slack                                  3.601    

Slack (MET) :             3.957ns  (required time - arrival time)
  Source:                 UUT4/UUT1/memCounterX_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT4/UUT2/startPrompt_reg/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_DCM_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk_100MHz_DCM_clk_wiz_0_1 rise@10.000ns - Clk_100MHz_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.971ns  (logic 1.542ns (25.823%)  route 4.429ns (74.177%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 8.575 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.777ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         1.915    -0.777    UUT4/UUT1/Clk_100MHz_0
    SLICE_X88Y100        FDRE                                         r  UUT4/UUT1/memCounterX_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y100        FDRE (Prop_fdre_C_Q)         0.456    -0.321 f  UUT4/UUT1/memCounterX_reg[5]/Q
                         net (fo=73, routed)          1.438     1.117    UUT4/UUT1/memCounterX[5]
    SLICE_X86Y105        LUT5 (Prop_lut5_I2_O)        0.150     1.267 f  UUT4/UUT1/startPrompt_i_67/O
                         net (fo=2, routed)           0.874     2.141    UUT4/UUT1/startPrompt_i_67_n_0
    SLICE_X87Y105        LUT5 (Prop_lut5_I1_O)        0.356     2.497 f  UUT4/UUT1/startPrompt_i_44/O
                         net (fo=2, routed)           0.659     3.156    UUT4/UUT1/startPrompt_i_44_n_0
    SLICE_X87Y103        LUT6 (Prop_lut6_I4_O)        0.332     3.488 r  UUT4/UUT1/startPrompt_i_17/O
                         net (fo=1, routed)           0.784     4.272    UUT4/UUT1/startPrompt_i_17_n_0
    SLICE_X88Y103        LUT6 (Prop_lut6_I4_O)        0.124     4.396 r  UUT4/UUT1/startPrompt_i_3/O
                         net (fo=1, routed)           0.674     5.070    UUT4/UUT1/startPrompt_i_3_n_0
    SLICE_X88Y103        LUT6 (Prop_lut6_I2_O)        0.124     5.194 r  UUT4/UUT1/startPrompt_i_1/O
                         net (fo=1, routed)           0.000     5.194    UUT4/UUT2/startPrompt0
    SLICE_X88Y103        FDRE                                         r  UUT4/UUT2/startPrompt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  SysClk (IN)
                         net (fo=0)                   0.000    10.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    11.404 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.566    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.752 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.764    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.855 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         1.720     8.575    UUT4/UUT2/Clk_100MHz_0
    SLICE_X88Y103        FDRE                                         r  UUT4/UUT2/startPrompt_reg/C
                         clock pessimism              0.622     9.197    
                         clock uncertainty           -0.074     9.122    
    SLICE_X88Y103        FDRE (Setup_fdre_C_D)        0.029     9.151    UUT4/UUT2/startPrompt_reg
  -------------------------------------------------------------------
                         required time                          9.151    
                         arrival time                          -5.194    
  -------------------------------------------------------------------
                         slack                                  3.957    

Slack (MET) :             4.052ns  (required time - arrival time)
  Source:                 UUT4/UUT2/BRAM_address0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT4/UUT2/BRAM_address_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_DCM_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk_100MHz_DCM_clk_wiz_0_1 rise@10.000ns - Clk_100MHz_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.691ns  (logic 4.133ns (72.623%)  route 1.558ns (27.377%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.598ns = ( 8.402 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         1.873    -0.820    UUT4/UUT2/Clk_100MHz_0
    DSP48_X3Y38          DSP48E1                                      r  UUT4/UUT2/BRAM_address0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y38          DSP48E1 (Prop_dsp48e1_CLK_P[18])
                                                      4.009     3.189 r  UUT4/UUT2/BRAM_address0/P[18]
                         net (fo=1, routed)           1.558     4.747    UUT4/UUT2/BRAM_address0_n_87
    SLICE_X83Y97         LUT2 (Prop_lut2_I1_O)        0.124     4.871 r  UUT4/UUT2/BRAM_address[18]_i_1/O
                         net (fo=1, routed)           0.000     4.871    UUT4/UUT2/p_0_in__0[18]
    SLICE_X83Y97         FDRE                                         r  UUT4/UUT2/BRAM_address_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  SysClk (IN)
                         net (fo=0)                   0.000    10.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    11.404 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.566    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.752 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.764    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.855 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         1.547     8.402    UUT4/UUT2/Clk_100MHz_0
    SLICE_X83Y97         FDRE                                         r  UUT4/UUT2/BRAM_address_reg[18]/C
                         clock pessimism              0.567     8.969    
                         clock uncertainty           -0.074     8.894    
    SLICE_X83Y97         FDRE (Setup_fdre_C_D)        0.029     8.923    UUT4/UUT2/BRAM_address_reg[18]
  -------------------------------------------------------------------
                         required time                          8.923    
                         arrival time                          -4.871    
  -------------------------------------------------------------------
                         slack                                  4.052    

Slack (MET) :             4.055ns  (required time - arrival time)
  Source:                 UUT4/UUT2/BRAM_address0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT4/UUT2/BRAM_address_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_DCM_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk_100MHz_DCM_clk_wiz_0_1 rise@10.000ns - Clk_100MHz_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.686ns  (logic 4.133ns (72.691%)  route 1.553ns (27.309%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.600ns = ( 8.400 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         1.873    -0.820    UUT4/UUT2/Clk_100MHz_0
    DSP48_X3Y38          DSP48E1                                      r  UUT4/UUT2/BRAM_address0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y38          DSP48E1 (Prop_dsp48e1_CLK_P[10])
                                                      4.009     3.189 r  UUT4/UUT2/BRAM_address0/P[10]
                         net (fo=1, routed)           1.553     4.742    UUT4/UUT2/BRAM_address0_n_95
    SLICE_X80Y96         LUT2 (Prop_lut2_I1_O)        0.124     4.866 r  UUT4/UUT2/BRAM_address[10]_i_1/O
                         net (fo=1, routed)           0.000     4.866    UUT4/UUT2/p_0_in__0[10]
    SLICE_X80Y96         FDRE                                         r  UUT4/UUT2/BRAM_address_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  SysClk (IN)
                         net (fo=0)                   0.000    10.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    11.404 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.566    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.752 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.764    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.855 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         1.545     8.400    UUT4/UUT2/Clk_100MHz_0
    SLICE_X80Y96         FDRE                                         r  UUT4/UUT2/BRAM_address_reg[10]/C
                         clock pessimism              0.567     8.967    
                         clock uncertainty           -0.074     8.892    
    SLICE_X80Y96         FDRE (Setup_fdre_C_D)        0.029     8.921    UUT4/UUT2/BRAM_address_reg[10]
  -------------------------------------------------------------------
                         required time                          8.921    
                         arrival time                          -4.866    
  -------------------------------------------------------------------
                         slack                                  4.055    

Slack (MET) :             4.066ns  (required time - arrival time)
  Source:                 UUT4/UUT2/BRAM_address0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT4/UUT2/BRAM_address_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_DCM_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk_100MHz_DCM_clk_wiz_0_1 rise@10.000ns - Clk_100MHz_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.675ns  (logic 4.133ns (72.823%)  route 1.542ns (27.177%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.600ns = ( 8.400 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         1.873    -0.820    UUT4/UUT2/Clk_100MHz_0
    DSP48_X3Y38          DSP48E1                                      r  UUT4/UUT2/BRAM_address0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y38          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      4.009     3.189 r  UUT4/UUT2/BRAM_address0/P[0]
                         net (fo=1, routed)           1.542     4.732    UUT4/UUT2/BRAM_address0_n_105
    SLICE_X80Y95         LUT2 (Prop_lut2_I1_O)        0.124     4.856 r  UUT4/UUT2/BRAM_address[0]_i_1/O
                         net (fo=1, routed)           0.000     4.856    UUT4/UUT2/p_0_in__0[0]
    SLICE_X80Y95         FDRE                                         r  UUT4/UUT2/BRAM_address_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  SysClk (IN)
                         net (fo=0)                   0.000    10.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    11.404 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.566    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.752 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.764    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.855 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         1.545     8.400    UUT4/UUT2/Clk_100MHz_0
    SLICE_X80Y95         FDRE                                         r  UUT4/UUT2/BRAM_address_reg[0]/C
                         clock pessimism              0.567     8.967    
                         clock uncertainty           -0.074     8.892    
    SLICE_X80Y95         FDRE (Setup_fdre_C_D)        0.029     8.921    UUT4/UUT2/BRAM_address_reg[0]
  -------------------------------------------------------------------
                         required time                          8.921    
                         arrival time                          -4.856    
  -------------------------------------------------------------------
                         slack                                  4.066    

Slack (MET) :             4.067ns  (required time - arrival time)
  Source:                 UUT4/UUT2/BRAM_address0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT4/UUT2/BRAM_address_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_DCM_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk_100MHz_DCM_clk_wiz_0_1 rise@10.000ns - Clk_100MHz_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.675ns  (logic 4.133ns (72.825%)  route 1.542ns (27.175%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.599ns = ( 8.401 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         1.873    -0.820    UUT4/UUT2/Clk_100MHz_0
    DSP48_X3Y38          DSP48E1                                      r  UUT4/UUT2/BRAM_address0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y38          DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      4.009     3.189 r  UUT4/UUT2/BRAM_address0/P[14]
                         net (fo=1, routed)           1.542     4.732    UUT4/UUT2/BRAM_address0_n_91
    SLICE_X80Y98         LUT2 (Prop_lut2_I1_O)        0.124     4.856 r  UUT4/UUT2/BRAM_address[14]_i_1/O
                         net (fo=1, routed)           0.000     4.856    UUT4/UUT2/p_0_in__0[14]
    SLICE_X80Y98         FDRE                                         r  UUT4/UUT2/BRAM_address_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  SysClk (IN)
                         net (fo=0)                   0.000    10.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    11.404 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.566    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.752 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.764    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.855 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         1.546     8.401    UUT4/UUT2/Clk_100MHz_0
    SLICE_X80Y98         FDRE                                         r  UUT4/UUT2/BRAM_address_reg[14]/C
                         clock pessimism              0.567     8.968    
                         clock uncertainty           -0.074     8.893    
    SLICE_X80Y98         FDRE (Setup_fdre_C_D)        0.029     8.922    UUT4/UUT2/BRAM_address_reg[14]
  -------------------------------------------------------------------
                         required time                          8.922    
                         arrival time                          -4.856    
  -------------------------------------------------------------------
                         slack                                  4.067    

Slack (MET) :             4.153ns  (required time - arrival time)
  Source:                 UUT4/UUT2/BRAM_address0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT4/UUT2/BRAM_address_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_DCM_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk_100MHz_DCM_clk_wiz_0_1 rise@10.000ns - Clk_100MHz_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.589ns  (logic 4.133ns (73.948%)  route 1.456ns (26.052%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.599ns = ( 8.401 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         1.873    -0.820    UUT4/UUT2/Clk_100MHz_0
    DSP48_X3Y38          DSP48E1                                      r  UUT4/UUT2/BRAM_address0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y38          DSP48E1 (Prop_dsp48e1_CLK_P[12])
                                                      4.009     3.189 r  UUT4/UUT2/BRAM_address0/P[12]
                         net (fo=1, routed)           1.456     4.645    UUT4/UUT2/BRAM_address0_n_93
    SLICE_X80Y97         LUT2 (Prop_lut2_I1_O)        0.124     4.769 r  UUT4/UUT2/BRAM_address[12]_i_1/O
                         net (fo=1, routed)           0.000     4.769    UUT4/UUT2/p_0_in__0[12]
    SLICE_X80Y97         FDRE                                         r  UUT4/UUT2/BRAM_address_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  SysClk (IN)
                         net (fo=0)                   0.000    10.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    11.404 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.566    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.752 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.764    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.855 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         1.546     8.401    UUT4/UUT2/Clk_100MHz_0
    SLICE_X80Y97         FDRE                                         r  UUT4/UUT2/BRAM_address_reg[12]/C
                         clock pessimism              0.567     8.968    
                         clock uncertainty           -0.074     8.893    
    SLICE_X80Y97         FDRE (Setup_fdre_C_D)        0.029     8.922    UUT4/UUT2/BRAM_address_reg[12]
  -------------------------------------------------------------------
                         required time                          8.922    
                         arrival time                          -4.769    
  -------------------------------------------------------------------
                         slack                                  4.153    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 UUT4/UUT5/UUT5a/BRAM_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT4/UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_DCM_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_100MHz_DCM_clk_wiz_0_1 rise@0.000ns - Clk_100MHz_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.634ns  (logic 0.164ns (25.860%)  route 0.470ns (74.140%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         0.555    -0.653    UUT4/UUT5/UUT5a/Clk_100MHz_0
    SLICE_X36Y91         FDRE                                         r  UUT4/UUT5/UUT5a/BRAM_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y91         FDRE (Prop_fdre_C_Q)         0.164    -0.489 r  UUT4/UUT5/UUT5a/BRAM_addr_reg[7]/Q
                         net (fo=10, routed)          0.470    -0.018    UUT4/UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[7]
    RAMB36_X3Y18         RAMB36E1                                     r  UUT4/UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         0.886    -0.829    UUT4/UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y18         RAMB36E1                                     r  UUT4/UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.503    -0.326    
    RAMB36_X3Y18         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183    -0.143    UUT4/UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          0.143    
                         arrival time                          -0.018    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 UUT4/UUT5/UUT5a/BRAM_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT4/UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_DCM_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_100MHz_DCM_clk_wiz_0_1 rise@0.000ns - Clk_100MHz_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.617ns  (logic 0.148ns (23.995%)  route 0.469ns (76.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         0.555    -0.653    UUT4/UUT5/UUT5a/Clk_100MHz_0
    SLICE_X36Y91         FDRE                                         r  UUT4/UUT5/UUT5a/BRAM_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y91         FDRE (Prop_fdre_C_Q)         0.148    -0.505 r  UUT4/UUT5/UUT5a/BRAM_addr_reg[4]/Q
                         net (fo=10, routed)          0.469    -0.036    UUT4/UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[4]
    RAMB36_X3Y18         RAMB36E1                                     r  UUT4/UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         0.886    -0.829    UUT4/UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y18         RAMB36E1                                     r  UUT4/UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.503    -0.326    
    RAMB36_X3Y18         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.130    -0.196    UUT4/UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          0.196    
                         arrival time                          -0.036    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 UUT4/UUT5/UUT5a/BRAM_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT4/UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_DCM_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_100MHz_DCM_clk_wiz_0_1 rise@0.000ns - Clk_100MHz_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.148ns (23.803%)  route 0.474ns (76.197%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         0.555    -0.653    UUT4/UUT5/UUT5a/Clk_100MHz_0
    SLICE_X36Y91         FDRE                                         r  UUT4/UUT5/UUT5a/BRAM_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y91         FDRE (Prop_fdre_C_Q)         0.148    -0.505 r  UUT4/UUT5/UUT5a/BRAM_addr_reg[9]/Q
                         net (fo=10, routed)          0.474    -0.031    UUT4/UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[9]
    RAMB36_X3Y18         RAMB36E1                                     r  UUT4/UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         0.886    -0.829    UUT4/UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y18         RAMB36E1                                     r  UUT4/UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.503    -0.326    
    RAMB36_X3Y18         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.130    -0.196    UUT4/UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          0.196    
                         arrival time                          -0.031    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 UUT4/UUT5/UUT5a/BRAM_addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT4/UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_DCM_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_100MHz_DCM_clk_wiz_0_1 rise@0.000ns - Clk_100MHz_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.674ns  (logic 0.164ns (24.334%)  route 0.510ns (75.666%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         0.556    -0.652    UUT4/UUT5/UUT5a/Clk_100MHz_0
    SLICE_X36Y93         FDRE                                         r  UUT4/UUT5/UUT5a/BRAM_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y93         FDRE (Prop_fdre_C_Q)         0.164    -0.488 r  UUT4/UUT5/UUT5a/BRAM_addr_reg[11]/Q
                         net (fo=10, routed)          0.510     0.022    UUT4/UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[11]
    RAMB36_X3Y18         RAMB36E1                                     r  UUT4/UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         0.886    -0.829    UUT4/UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y18         RAMB36E1                                     r  UUT4/UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.503    -0.326    
    RAMB36_X3Y18         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183    -0.143    UUT4/UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          0.143    
                         arrival time                           0.022    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 UUT4/UUT5/UUT5a/BRAM_addr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT4/UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_DCM_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_100MHz_DCM_clk_wiz_0_1 rise@0.000ns - Clk_100MHz_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.678ns  (logic 0.164ns (24.189%)  route 0.514ns (75.811%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         0.556    -0.652    UUT4/UUT5/UUT5a/Clk_100MHz_0
    SLICE_X36Y93         FDRE                                         r  UUT4/UUT5/UUT5a/BRAM_addr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y93         FDRE (Prop_fdre_C_Q)         0.164    -0.488 r  UUT4/UUT5/UUT5a/BRAM_addr_reg[13]/Q
                         net (fo=10, routed)          0.514     0.026    UUT4/UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[13]
    RAMB36_X3Y18         RAMB36E1                                     r  UUT4/UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         0.886    -0.829    UUT4/UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y18         RAMB36E1                                     r  UUT4/UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.503    -0.326    
    RAMB36_X3Y18         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183    -0.143    UUT4/UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          0.143    
                         arrival time                           0.026    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 UUT4/UUT5/UUT5a/BRAM_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT4/UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_DCM_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_100MHz_DCM_clk_wiz_0_1 rise@0.000ns - Clk_100MHz_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.686ns  (logic 0.164ns (23.923%)  route 0.522ns (76.077%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         0.555    -0.653    UUT4/UUT5/UUT5a/Clk_100MHz_0
    SLICE_X36Y91         FDRE                                         r  UUT4/UUT5/UUT5a/BRAM_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y91         FDRE (Prop_fdre_C_Q)         0.164    -0.489 r  UUT4/UUT5/UUT5a/BRAM_addr_reg[10]/Q
                         net (fo=10, routed)          0.522     0.033    UUT4/UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[10]
    RAMB36_X3Y18         RAMB36E1                                     r  UUT4/UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         0.886    -0.829    UUT4/UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y18         RAMB36E1                                     r  UUT4/UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.503    -0.326    
    RAMB36_X3Y18         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183    -0.143    UUT4/UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          0.143    
                         arrival time                           0.033    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 UUT4/UUT5/UUT5a/BRAM_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT4/UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_DCM_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_100MHz_DCM_clk_wiz_0_1 rise@0.000ns - Clk_100MHz_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.141ns (32.005%)  route 0.300ns (67.995%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         0.555    -0.653    UUT4/UUT5/UUT5a/Clk_100MHz_0
    SLICE_X37Y91         FDRE                                         r  UUT4/UUT5/UUT5a/BRAM_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.512 r  UUT4/UUT5/UUT5a/BRAM_addr_reg[0]/Q
                         net (fo=10, routed)          0.300    -0.212    UUT4/UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addrb[0]
    RAMB36_X2Y18         RAMB36E1                                     r  UUT4/UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         0.866    -0.849    UUT4/UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y18         RAMB36E1                                     r  UUT4/UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.274    -0.575    
    RAMB36_X2Y18         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[0])
                                                      0.183    -0.392    UUT4/UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 UUT4/UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT4/UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_DCM_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_100MHz_DCM_clk_wiz_0_1 rise@0.000ns - Clk_100MHz_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.148ns (72.105%)  route 0.057ns (27.895%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         0.556    -0.652    UUT4/UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X42Y93         FDRE                                         r  UUT4/UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y93         FDRE (Prop_fdre_C_Q)         0.148    -0.504 r  UUT4/UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=1, routed)           0.057    -0.446    UUT4/UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[3]
    SLICE_X42Y93         FDRE                                         r  UUT4/UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         0.824    -0.891    UUT4/UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X42Y93         FDRE                                         r  UUT4/UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                         clock pessimism              0.240    -0.652    
    SLICE_X42Y93         FDRE (Hold_fdre_C_D)         0.023    -0.629    UUT4/UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.629    
                         arrival time                          -0.446    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 UUT4/UUT2/FSM_State_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT4/UUT2/BRAM_wr_en_reg/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_DCM_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_100MHz_DCM_clk_wiz_0_1 rise@0.000ns - Clk_100MHz_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.212ns (69.227%)  route 0.094ns (30.773%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         0.584    -0.624    UUT4/UUT2/Clk_100MHz_0
    SLICE_X82Y97         FDSE                                         r  UUT4/UUT2/FSM_State_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y97         FDSE (Prop_fdse_C_Q)         0.164    -0.460 r  UUT4/UUT2/FSM_State_reg[0]/Q
                         net (fo=3, routed)           0.094    -0.365    UUT4/UUT2/Q[0]
    SLICE_X83Y97         LUT3 (Prop_lut3_I0_O)        0.048    -0.317 r  UUT4/UUT2/BRAM_wr_en_i_1/O
                         net (fo=1, routed)           0.000    -0.317    UUT4/UUT2/BRAM_wr_en_i_1_n_0
    SLICE_X83Y97         FDRE                                         r  UUT4/UUT2/BRAM_wr_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         0.853    -0.862    UUT4/UUT2/Clk_100MHz_0
    SLICE_X83Y97         FDRE                                         r  UUT4/UUT2/BRAM_wr_en_reg/C
                         clock pessimism              0.252    -0.611    
    SLICE_X83Y97         FDRE (Hold_fdre_C_D)         0.107    -0.504    UUT4/UUT2/BRAM_wr_en_reg
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 UUT4/UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT4/UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_DCM_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_100MHz_DCM_clk_wiz_0_1 rise@0.000ns - Clk_100MHz_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         0.556    -0.652    UUT4/UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X41Y94         FDRE                                         r  UUT4/UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.511 r  UUT4/UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=1, routed)           0.116    -0.394    UUT4/UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[0]
    SLICE_X41Y94         FDRE                                         r  UUT4/UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         0.824    -0.891    UUT4/UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X41Y94         FDRE                                         r  UUT4/UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.240    -0.652    
    SLICE_X41Y94         FDRE (Hold_fdre_C_D)         0.070    -0.582    UUT4/UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.582    
                         arrival time                          -0.394    
  -------------------------------------------------------------------
                         slack                                  0.187    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Clk_100MHz_DCM_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y19     UUT4/UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y19     UUT4/UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X3Y15     UUT4/UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X3Y15     UUT4/UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X3Y18     UUT4/UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X3Y18     UUT4/UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X3Y16     UUT4/UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X3Y16     UUT4/UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X3Y19     UUT4/UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X3Y19     UUT4/UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X92Y102    UUT1/UUT1a/Clk_Div_latch_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X80Y95     UUT4/UUT2/BRAM_address_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X80Y96     UUT4/UUT2/BRAM_address_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X80Y96     UUT4/UUT2/BRAM_address_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X80Y97     UUT4/UUT2/BRAM_address_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X80Y97     UUT4/UUT2/BRAM_address_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X80Y98     UUT4/UUT2/BRAM_address_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X80Y98     UUT4/UUT2/BRAM_address_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X80Y96     UUT4/UUT2/BRAM_address_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X80Y96     UUT4/UUT2/BRAM_address_reg[17]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X92Y102    UUT1/UUT1a/Clk_Div_latch_reg/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X90Y102    UUT1/UUT1a/DisplayEnable_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X80Y95     UUT4/UUT2/BRAM_address_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X80Y96     UUT4/UUT2/BRAM_address_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X80Y96     UUT4/UUT2/BRAM_address_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X80Y97     UUT4/UUT2/BRAM_address_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X80Y97     UUT4/UUT2/BRAM_address_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X80Y98     UUT4/UUT2/BRAM_address_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X80Y98     UUT4/UUT2/BRAM_address_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X80Y96     UUT4/UUT2/BRAM_address_reg[16]/C



---------------------------------------------------------------------------------------------------
From Clock:  PClk_DCM_clk_wiz_0_1
  To Clock:  PClk_DCM_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       35.514ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.514ns  (required time - arrival time)
  Source:                 UUT4/UUT4/CounterX_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/UUT4/ReadCounterX_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             PClk_DCM_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (PClk_DCM_clk_wiz_0_1 rise@40.000ns - PClk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.362ns  (logic 0.828ns (18.984%)  route 3.534ns (81.016%))
  Logic Levels:           3  (LUT3=2 LUT5=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.668ns = ( 38.332 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.042ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -4.999 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.793    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          1.650    -1.042    UUT4/UUT4/CLK
    SLICE_X41Y91         FDCE                                         r  UUT4/UUT4/CounterX_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y91         FDCE (Prop_fdce_C_Q)         0.456    -0.586 f  UUT4/UUT4/CounterX_reg[8]/Q
                         net (fo=10, routed)          1.463     0.877    UUT4/UUT4/CounterX[8]
    SLICE_X39Y92         LUT3 (Prop_lut3_I0_O)        0.124     1.001 r  UUT4/UUT4/CounterX[5]_i_2/O
                         net (fo=3, routed)           0.802     1.803    UUT4/UUT4/CounterX[5]_i_2_n_0
    SLICE_X39Y93         LUT5 (Prop_lut5_I3_O)        0.124     1.927 f  UUT4/UUT4/CounterY[9]_i_1/O
                         net (fo=21, routed)          1.269     3.195    UUT4/UUT4/CounterY_0
    SLICE_X37Y90         LUT3 (Prop_lut3_I2_O)        0.124     3.319 r  UUT4/UUT4/ReadCounterX[1]_i_1/O
                         net (fo=1, routed)           0.000     3.319    UUT4/UUT4/ReadCounterX[1]
    SLICE_X37Y90         FDCE                                         r  UUT4/UUT4/ReadCounterX_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  SysClk (IN)
                         net (fo=0)                   0.000    40.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.752 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.764    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          1.477    38.332    UUT4/UUT4/CLK
    SLICE_X37Y90         FDCE                                         r  UUT4/UUT4/ReadCounterX_reg[1]/C
                         clock pessimism              0.567    38.899    
                         clock uncertainty           -0.095    38.804    
    SLICE_X37Y90         FDCE (Setup_fdce_C_D)        0.029    38.833    UUT4/UUT4/ReadCounterX_reg[1]
  -------------------------------------------------------------------
                         required time                         38.833    
                         arrival time                          -3.319    
  -------------------------------------------------------------------
                         slack                                 35.514    

Slack (MET) :             35.532ns  (required time - arrival time)
  Source:                 UUT4/UUT4/CounterX_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/UUT4/ReadCounterX_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             PClk_DCM_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (PClk_DCM_clk_wiz_0_1 rise@40.000ns - PClk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.390ns  (logic 0.856ns (19.501%)  route 3.534ns (80.499%))
  Logic Levels:           3  (LUT3=2 LUT5=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.668ns = ( 38.332 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.042ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -4.999 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.793    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          1.650    -1.042    UUT4/UUT4/CLK
    SLICE_X41Y91         FDCE                                         r  UUT4/UUT4/CounterX_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y91         FDCE (Prop_fdce_C_Q)         0.456    -0.586 f  UUT4/UUT4/CounterX_reg[8]/Q
                         net (fo=10, routed)          1.463     0.877    UUT4/UUT4/CounterX[8]
    SLICE_X39Y92         LUT3 (Prop_lut3_I0_O)        0.124     1.001 r  UUT4/UUT4/CounterX[5]_i_2/O
                         net (fo=3, routed)           0.802     1.803    UUT4/UUT4/CounterX[5]_i_2_n_0
    SLICE_X39Y93         LUT5 (Prop_lut5_I3_O)        0.124     1.927 f  UUT4/UUT4/CounterY[9]_i_1/O
                         net (fo=21, routed)          1.269     3.195    UUT4/UUT4/CounterY_0
    SLICE_X37Y90         LUT3 (Prop_lut3_I0_O)        0.152     3.347 r  UUT4/UUT4/ReadCounterX[5]_i_1/O
                         net (fo=1, routed)           0.000     3.347    UUT4/UUT4/ReadCounterX[5]
    SLICE_X37Y90         FDCE                                         r  UUT4/UUT4/ReadCounterX_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  SysClk (IN)
                         net (fo=0)                   0.000    40.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.752 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.764    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          1.477    38.332    UUT4/UUT4/CLK
    SLICE_X37Y90         FDCE                                         r  UUT4/UUT4/ReadCounterX_reg[5]/C
                         clock pessimism              0.567    38.899    
                         clock uncertainty           -0.095    38.804    
    SLICE_X37Y90         FDCE (Setup_fdce_C_D)        0.075    38.879    UUT4/UUT4/ReadCounterX_reg[5]
  -------------------------------------------------------------------
                         required time                         38.879    
                         arrival time                          -3.347    
  -------------------------------------------------------------------
                         slack                                 35.532    

Slack (MET) :             35.766ns  (required time - arrival time)
  Source:                 UUT4/UUT4/CounterX_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/UUT4/ReadCounterX_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             PClk_DCM_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (PClk_DCM_clk_wiz_0_1 rise@40.000ns - PClk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.158ns  (logic 0.828ns (19.916%)  route 3.330ns (80.084%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.668ns = ( 38.332 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.042ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -4.999 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.793    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          1.650    -1.042    UUT4/UUT4/CLK
    SLICE_X41Y91         FDCE                                         r  UUT4/UUT4/CounterX_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y91         FDCE (Prop_fdce_C_Q)         0.456    -0.586 f  UUT4/UUT4/CounterX_reg[8]/Q
                         net (fo=10, routed)          1.463     0.877    UUT4/UUT4/CounterX[8]
    SLICE_X39Y92         LUT3 (Prop_lut3_I0_O)        0.124     1.001 r  UUT4/UUT4/CounterX[5]_i_2/O
                         net (fo=3, routed)           0.802     1.803    UUT4/UUT4/CounterX[5]_i_2_n_0
    SLICE_X39Y93         LUT5 (Prop_lut5_I3_O)        0.124     1.927 f  UUT4/UUT4/CounterY[9]_i_1/O
                         net (fo=21, routed)          1.065     2.991    UUT4/UUT4/CounterY_0
    SLICE_X36Y90         LUT4 (Prop_lut4_I3_O)        0.124     3.115 r  UUT4/UUT4/ReadCounterX[2]_i_1/O
                         net (fo=1, routed)           0.000     3.115    UUT4/UUT4/ReadCounterX[2]
    SLICE_X36Y90         FDCE                                         r  UUT4/UUT4/ReadCounterX_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  SysClk (IN)
                         net (fo=0)                   0.000    40.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.752 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.764    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          1.477    38.332    UUT4/UUT4/CLK
    SLICE_X36Y90         FDCE                                         r  UUT4/UUT4/ReadCounterX_reg[2]/C
                         clock pessimism              0.567    38.899    
                         clock uncertainty           -0.095    38.804    
    SLICE_X36Y90         FDCE (Setup_fdce_C_D)        0.077    38.881    UUT4/UUT4/ReadCounterX_reg[2]
  -------------------------------------------------------------------
                         required time                         38.881    
                         arrival time                          -3.115    
  -------------------------------------------------------------------
                         slack                                 35.766    

Slack (MET) :             35.773ns  (required time - arrival time)
  Source:                 UUT4/UUT4/CounterX_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/UUT4/ReadCounterX_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             PClk_DCM_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (PClk_DCM_clk_wiz_0_1 rise@40.000ns - PClk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.155ns  (logic 0.828ns (19.930%)  route 3.327ns (80.070%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.668ns = ( 38.332 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.042ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -4.999 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.793    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          1.650    -1.042    UUT4/UUT4/CLK
    SLICE_X41Y91         FDCE                                         r  UUT4/UUT4/CounterX_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y91         FDCE (Prop_fdce_C_Q)         0.456    -0.586 f  UUT4/UUT4/CounterX_reg[8]/Q
                         net (fo=10, routed)          1.463     0.877    UUT4/UUT4/CounterX[8]
    SLICE_X39Y92         LUT3 (Prop_lut3_I0_O)        0.124     1.001 r  UUT4/UUT4/CounterX[5]_i_2/O
                         net (fo=3, routed)           0.802     1.803    UUT4/UUT4/CounterX[5]_i_2_n_0
    SLICE_X39Y93         LUT5 (Prop_lut5_I3_O)        0.124     1.927 f  UUT4/UUT4/CounterY[9]_i_1/O
                         net (fo=21, routed)          1.062     2.988    UUT4/UUT4/CounterY_0
    SLICE_X36Y90         LUT4 (Prop_lut4_I0_O)        0.124     3.112 r  UUT4/UUT4/ReadCounterX[7]_i_1/O
                         net (fo=1, routed)           0.000     3.112    UUT4/UUT4/ReadCounterX[7]
    SLICE_X36Y90         FDCE                                         r  UUT4/UUT4/ReadCounterX_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  SysClk (IN)
                         net (fo=0)                   0.000    40.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.752 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.764    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          1.477    38.332    UUT4/UUT4/CLK
    SLICE_X36Y90         FDCE                                         r  UUT4/UUT4/ReadCounterX_reg[7]/C
                         clock pessimism              0.567    38.899    
                         clock uncertainty           -0.095    38.804    
    SLICE_X36Y90         FDCE (Setup_fdce_C_D)        0.081    38.885    UUT4/UUT4/ReadCounterX_reg[7]
  -------------------------------------------------------------------
                         required time                         38.885    
                         arrival time                          -3.112    
  -------------------------------------------------------------------
                         slack                                 35.773    

Slack (MET) :             35.781ns  (required time - arrival time)
  Source:                 UUT4/UUT4/CounterX_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/UUT4/ReadCounterX_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             PClk_DCM_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (PClk_DCM_clk_wiz_0_1 rise@40.000ns - PClk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.184ns  (logic 0.854ns (20.413%)  route 3.330ns (79.587%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.668ns = ( 38.332 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.042ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -4.999 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.793    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          1.650    -1.042    UUT4/UUT4/CLK
    SLICE_X41Y91         FDCE                                         r  UUT4/UUT4/CounterX_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y91         FDCE (Prop_fdce_C_Q)         0.456    -0.586 f  UUT4/UUT4/CounterX_reg[8]/Q
                         net (fo=10, routed)          1.463     0.877    UUT4/UUT4/CounterX[8]
    SLICE_X39Y92         LUT3 (Prop_lut3_I0_O)        0.124     1.001 r  UUT4/UUT4/CounterX[5]_i_2/O
                         net (fo=3, routed)           0.802     1.803    UUT4/UUT4/CounterX[5]_i_2_n_0
    SLICE_X39Y93         LUT5 (Prop_lut5_I3_O)        0.124     1.927 f  UUT4/UUT4/CounterY[9]_i_1/O
                         net (fo=21, routed)          1.065     2.991    UUT4/UUT4/CounterY_0
    SLICE_X36Y90         LUT5 (Prop_lut5_I4_O)        0.150     3.141 r  UUT4/UUT4/ReadCounterX[3]_i_1/O
                         net (fo=1, routed)           0.000     3.141    UUT4/UUT4/ReadCounterX[3]
    SLICE_X36Y90         FDCE                                         r  UUT4/UUT4/ReadCounterX_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  SysClk (IN)
                         net (fo=0)                   0.000    40.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.752 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.764    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          1.477    38.332    UUT4/UUT4/CLK
    SLICE_X36Y90         FDCE                                         r  UUT4/UUT4/ReadCounterX_reg[3]/C
                         clock pessimism              0.567    38.899    
                         clock uncertainty           -0.095    38.804    
    SLICE_X36Y90         FDCE (Setup_fdce_C_D)        0.118    38.922    UUT4/UUT4/ReadCounterX_reg[3]
  -------------------------------------------------------------------
                         required time                         38.922    
                         arrival time                          -3.141    
  -------------------------------------------------------------------
                         slack                                 35.781    

Slack (MET) :             35.784ns  (required time - arrival time)
  Source:                 UUT4/UUT4/CounterX_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/UUT4/ReadCounterX_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             PClk_DCM_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (PClk_DCM_clk_wiz_0_1 rise@40.000ns - PClk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.181ns  (logic 0.854ns (20.428%)  route 3.327ns (79.572%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.668ns = ( 38.332 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.042ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -4.999 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.793    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          1.650    -1.042    UUT4/UUT4/CLK
    SLICE_X41Y91         FDCE                                         r  UUT4/UUT4/CounterX_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y91         FDCE (Prop_fdce_C_Q)         0.456    -0.586 f  UUT4/UUT4/CounterX_reg[8]/Q
                         net (fo=10, routed)          1.463     0.877    UUT4/UUT4/CounterX[8]
    SLICE_X39Y92         LUT3 (Prop_lut3_I0_O)        0.124     1.001 r  UUT4/UUT4/CounterX[5]_i_2/O
                         net (fo=3, routed)           0.802     1.803    UUT4/UUT4/CounterX[5]_i_2_n_0
    SLICE_X39Y93         LUT5 (Prop_lut5_I3_O)        0.124     1.927 f  UUT4/UUT4/CounterY[9]_i_1/O
                         net (fo=21, routed)          1.062     2.988    UUT4/UUT4/CounterY_0
    SLICE_X36Y90         LUT5 (Prop_lut5_I0_O)        0.150     3.138 r  UUT4/UUT4/ReadCounterX[8]_i_1/O
                         net (fo=1, routed)           0.000     3.138    UUT4/UUT4/ReadCounterX[8]
    SLICE_X36Y90         FDCE                                         r  UUT4/UUT4/ReadCounterX_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  SysClk (IN)
                         net (fo=0)                   0.000    40.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.752 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.764    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          1.477    38.332    UUT4/UUT4/CLK
    SLICE_X36Y90         FDCE                                         r  UUT4/UUT4/ReadCounterX_reg[8]/C
                         clock pessimism              0.567    38.899    
                         clock uncertainty           -0.095    38.804    
    SLICE_X36Y90         FDCE (Setup_fdce_C_D)        0.118    38.922    UUT4/UUT4/ReadCounterX_reg[8]
  -------------------------------------------------------------------
                         required time                         38.922    
                         arrival time                          -3.138    
  -------------------------------------------------------------------
                         slack                                 35.784    

Slack (MET) :             35.880ns  (required time - arrival time)
  Source:                 UUT4/UUT4/CounterX_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/UUT4/ReadCounterX_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             PClk_DCM_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (PClk_DCM_clk_wiz_0_1 rise@40.000ns - PClk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.045ns  (logic 0.828ns (20.469%)  route 3.217ns (79.531%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.668ns = ( 38.332 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.042ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -4.999 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.793    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          1.650    -1.042    UUT4/UUT4/CLK
    SLICE_X41Y91         FDCE                                         r  UUT4/UUT4/CounterX_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y91         FDCE (Prop_fdce_C_Q)         0.456    -0.586 f  UUT4/UUT4/CounterX_reg[8]/Q
                         net (fo=10, routed)          1.463     0.877    UUT4/UUT4/CounterX[8]
    SLICE_X39Y92         LUT3 (Prop_lut3_I0_O)        0.124     1.001 r  UUT4/UUT4/CounterX[5]_i_2/O
                         net (fo=3, routed)           0.802     1.803    UUT4/UUT4/CounterX[5]_i_2_n_0
    SLICE_X39Y93         LUT5 (Prop_lut5_I3_O)        0.124     1.927 f  UUT4/UUT4/CounterY[9]_i_1/O
                         net (fo=21, routed)          0.952     2.879    UUT4/UUT4/CounterY_0
    SLICE_X36Y90         LUT2 (Prop_lut2_I1_O)        0.124     3.003 r  UUT4/UUT4/ReadCounterX[0]_i_1/O
                         net (fo=1, routed)           0.000     3.003    UUT4/UUT4/ReadCounterX[0]
    SLICE_X36Y90         FDCE                                         r  UUT4/UUT4/ReadCounterX_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  SysClk (IN)
                         net (fo=0)                   0.000    40.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.752 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.764    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          1.477    38.332    UUT4/UUT4/CLK
    SLICE_X36Y90         FDCE                                         r  UUT4/UUT4/ReadCounterX_reg[0]/C
                         clock pessimism              0.567    38.899    
                         clock uncertainty           -0.095    38.804    
    SLICE_X36Y90         FDCE (Setup_fdce_C_D)        0.079    38.883    UUT4/UUT4/ReadCounterX_reg[0]
  -------------------------------------------------------------------
                         required time                         38.883    
                         arrival time                          -3.003    
  -------------------------------------------------------------------
                         slack                                 35.880    

Slack (MET) :             35.896ns  (required time - arrival time)
  Source:                 UUT4/UUT4/CounterX_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/UUT4/CounterX_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             PClk_DCM_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (PClk_DCM_clk_wiz_0_1 rise@40.000ns - PClk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.038ns  (logic 0.828ns (20.505%)  route 3.210ns (79.495%))
  Logic Levels:           3  (LUT3=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.667ns = ( 38.333 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.042ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -4.999 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.793    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          1.650    -1.042    UUT4/UUT4/CLK
    SLICE_X41Y91         FDCE                                         r  UUT4/UUT4/CounterX_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y91         FDCE (Prop_fdce_C_Q)         0.456    -0.586 f  UUT4/UUT4/CounterX_reg[8]/Q
                         net (fo=10, routed)          1.463     0.877    UUT4/UUT4/CounterX[8]
    SLICE_X39Y92         LUT3 (Prop_lut3_I0_O)        0.124     1.001 r  UUT4/UUT4/CounterX[5]_i_2/O
                         net (fo=3, routed)           0.802     1.803    UUT4/UUT4/CounterX[5]_i_2_n_0
    SLICE_X39Y93         LUT5 (Prop_lut5_I3_O)        0.124     1.927 f  UUT4/UUT4/CounterY[9]_i_1/O
                         net (fo=21, routed)          0.945     2.872    UUT4/UUT4/CounterY_0
    SLICE_X41Y91         LUT3 (Prop_lut3_I2_O)        0.124     2.996 r  UUT4/UUT4/CounterX[8]_i_1/O
                         net (fo=1, routed)           0.000     2.996    UUT4/UUT4/CounterX[8]_i_1_n_0
    SLICE_X41Y91         FDCE                                         r  UUT4/UUT4/CounterX_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  SysClk (IN)
                         net (fo=0)                   0.000    40.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.752 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.764    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          1.478    38.333    UUT4/UUT4/CLK
    SLICE_X41Y91         FDCE                                         r  UUT4/UUT4/CounterX_reg[8]/C
                         clock pessimism              0.625    38.958    
                         clock uncertainty           -0.095    38.863    
    SLICE_X41Y91         FDCE (Setup_fdce_C_D)        0.029    38.892    UUT4/UUT4/CounterX_reg[8]
  -------------------------------------------------------------------
                         required time                         38.892    
                         arrival time                          -2.996    
  -------------------------------------------------------------------
                         slack                                 35.896    

Slack (MET) :             35.897ns  (required time - arrival time)
  Source:                 UUT4/UUT4/CounterX_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/UUT4/ReadCounterX_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             PClk_DCM_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (PClk_DCM_clk_wiz_0_1 rise@40.000ns - PClk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.028ns  (logic 0.828ns (20.555%)  route 3.200ns (79.445%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.668ns = ( 38.332 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.042ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -4.999 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.793    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          1.650    -1.042    UUT4/UUT4/CLK
    SLICE_X41Y91         FDCE                                         r  UUT4/UUT4/CounterX_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y91         FDCE (Prop_fdce_C_Q)         0.456    -0.586 f  UUT4/UUT4/CounterX_reg[8]/Q
                         net (fo=10, routed)          1.463     0.877    UUT4/UUT4/CounterX[8]
    SLICE_X39Y92         LUT3 (Prop_lut3_I0_O)        0.124     1.001 r  UUT4/UUT4/CounterX[5]_i_2/O
                         net (fo=3, routed)           0.802     1.803    UUT4/UUT4/CounterX[5]_i_2_n_0
    SLICE_X39Y93         LUT5 (Prop_lut5_I3_O)        0.124     1.927 f  UUT4/UUT4/CounterY[9]_i_1/O
                         net (fo=21, routed)          0.935     2.862    UUT4/UUT4/CounterY_0
    SLICE_X36Y90         LUT6 (Prop_lut6_I5_O)        0.124     2.986 r  UUT4/UUT4/ReadCounterX[9]_i_1/O
                         net (fo=1, routed)           0.000     2.986    UUT4/UUT4/ReadCounterX[9]
    SLICE_X36Y90         FDCE                                         r  UUT4/UUT4/ReadCounterX_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  SysClk (IN)
                         net (fo=0)                   0.000    40.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.752 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.764    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          1.477    38.332    UUT4/UUT4/CLK
    SLICE_X36Y90         FDCE                                         r  UUT4/UUT4/ReadCounterX_reg[9]/C
                         clock pessimism              0.567    38.899    
                         clock uncertainty           -0.095    38.804    
    SLICE_X36Y90         FDCE (Setup_fdce_C_D)        0.079    38.883    UUT4/UUT4/ReadCounterX_reg[9]
  -------------------------------------------------------------------
                         required time                         38.883    
                         arrival time                          -2.986    
  -------------------------------------------------------------------
                         slack                                 35.897    

Slack (MET) :             35.916ns  (required time - arrival time)
  Source:                 UUT4/UUT4/CounterX_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/UUT4/ReadCounterX_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             PClk_DCM_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (PClk_DCM_clk_wiz_0_1 rise@40.000ns - PClk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.064ns  (logic 0.854ns (21.013%)  route 3.210ns (78.987%))
  Logic Levels:           3  (LUT3=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.667ns = ( 38.333 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.042ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -4.999 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.793    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          1.650    -1.042    UUT4/UUT4/CLK
    SLICE_X41Y91         FDCE                                         r  UUT4/UUT4/CounterX_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y91         FDCE (Prop_fdce_C_Q)         0.456    -0.586 f  UUT4/UUT4/CounterX_reg[8]/Q
                         net (fo=10, routed)          1.463     0.877    UUT4/UUT4/CounterX[8]
    SLICE_X39Y92         LUT3 (Prop_lut3_I0_O)        0.124     1.001 r  UUT4/UUT4/CounterX[5]_i_2/O
                         net (fo=3, routed)           0.802     1.803    UUT4/UUT4/CounterX[5]_i_2_n_0
    SLICE_X39Y93         LUT5 (Prop_lut5_I3_O)        0.124     1.927 f  UUT4/UUT4/CounterY[9]_i_1/O
                         net (fo=21, routed)          0.945     2.872    UUT4/UUT4/CounterY_0
    SLICE_X41Y91         LUT3 (Prop_lut3_I0_O)        0.150     3.022 r  UUT4/UUT4/ReadCounterX[6]_i_1/O
                         net (fo=1, routed)           0.000     3.022    UUT4/UUT4/ReadCounterX[6]
    SLICE_X41Y91         FDCE                                         r  UUT4/UUT4/ReadCounterX_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  SysClk (IN)
                         net (fo=0)                   0.000    40.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.752 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.764    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          1.478    38.333    UUT4/UUT4/CLK
    SLICE_X41Y91         FDCE                                         r  UUT4/UUT4/ReadCounterX_reg[6]/C
                         clock pessimism              0.625    38.958    
                         clock uncertainty           -0.095    38.863    
    SLICE_X41Y91         FDCE (Setup_fdce_C_D)        0.075    38.938    UUT4/UUT4/ReadCounterX_reg[6]
  -------------------------------------------------------------------
                         required time                         38.938    
                         arrival time                          -3.022    
  -------------------------------------------------------------------
                         slack                                 35.916    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 UUT4/UUT4/ReadCounterX_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/UUT4/ReadCounterX_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             PClk_DCM_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PClk_DCM_clk_wiz_0_1 rise@0.000ns - PClk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.189ns (58.590%)  route 0.134ns (41.410%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          0.555    -0.653    UUT4/UUT4/CLK
    SLICE_X37Y90         FDCE                                         r  UUT4/UUT4/ReadCounterX_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y90         FDCE (Prop_fdce_C_Q)         0.141    -0.512 r  UUT4/UUT4/ReadCounterX_reg[1]/Q
                         net (fo=7, routed)           0.134    -0.378    UUT4/UUT4/ReadCounterX_reg[9]_0[1]
    SLICE_X36Y90         LUT5 (Prop_lut5_I1_O)        0.048    -0.330 r  UUT4/UUT4/ReadCounterX[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.330    UUT4/UUT4/ReadCounterX[3]
    SLICE_X36Y90         FDCE                                         r  UUT4/UUT4/ReadCounterX_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          0.823    -0.892    UUT4/UUT4/CLK
    SLICE_X36Y90         FDCE                                         r  UUT4/UUT4/ReadCounterX_reg[3]/C
                         clock pessimism              0.253    -0.640    
    SLICE_X36Y90         FDCE (Hold_fdce_C_D)         0.131    -0.509    UUT4/UUT4/ReadCounterX_reg[3]
  -------------------------------------------------------------------
                         required time                          0.509    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 UUT4/UUT4/CounterY_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/UUT4/CounterY_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             PClk_DCM_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PClk_DCM_clk_wiz_0_1 rise@0.000ns - PClk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.209ns (73.816%)  route 0.074ns (26.184%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          0.555    -0.653    UUT4/UUT4/CLK
    SLICE_X36Y92         FDCE                                         r  UUT4/UUT4/CounterY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y92         FDCE (Prop_fdce_C_Q)         0.164    -0.489 r  UUT4/UUT4/CounterY_reg[0]/Q
                         net (fo=13, routed)          0.074    -0.414    UUT4/UUT4/CounterY_reg[9]_0[0]
    SLICE_X37Y92         LUT6 (Prop_lut6_I5_O)        0.045    -0.369 r  UUT4/UUT4/CounterY[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.369    UUT4/UUT4/CounterY[3]_i_1_n_0
    SLICE_X37Y92         FDCE                                         r  UUT4/UUT4/CounterY_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          0.823    -0.892    UUT4/UUT4/CLK
    SLICE_X37Y92         FDCE                                         r  UUT4/UUT4/CounterY_reg[3]/C
                         clock pessimism              0.253    -0.640    
    SLICE_X37Y92         FDCE (Hold_fdce_C_D)         0.091    -0.549    UUT4/UUT4/CounterY_reg[3]
  -------------------------------------------------------------------
                         required time                          0.549    
                         arrival time                          -0.369    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 UUT4/UUT4/CounterX_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/UUT4/CounterX_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             PClk_DCM_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PClk_DCM_clk_wiz_0_1 rise@0.000ns - PClk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.201%)  route 0.134ns (41.799%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          0.556    -0.652    UUT4/UUT4/CLK
    SLICE_X39Y93         FDCE                                         r  UUT4/UUT4/CounterX_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y93         FDCE (Prop_fdce_C_Q)         0.141    -0.511 r  UUT4/UUT4/CounterX_reg[5]/Q
                         net (fo=9, routed)           0.134    -0.377    UUT4/UUT4/CounterX[5]
    SLICE_X38Y93         LUT5 (Prop_lut5_I2_O)        0.045    -0.332 r  UUT4/UUT4/CounterX[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.332    UUT4/UUT4/CounterX[7]_i_1_n_0
    SLICE_X38Y93         FDCE                                         r  UUT4/UUT4/CounterX_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          0.824    -0.891    UUT4/UUT4/CLK
    SLICE_X38Y93         FDCE                                         r  UUT4/UUT4/CounterX_reg[7]/C
                         clock pessimism              0.253    -0.639    
    SLICE_X38Y93         FDCE (Hold_fdce_C_D)         0.120    -0.519    UUT4/UUT4/CounterX_reg[7]
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 UUT4/UUT4/ReadCounterX_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/UUT4/ReadCounterX_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             PClk_DCM_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PClk_DCM_clk_wiz_0_1 rise@0.000ns - PClk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.201%)  route 0.134ns (41.799%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          0.555    -0.653    UUT4/UUT4/CLK
    SLICE_X37Y90         FDCE                                         r  UUT4/UUT4/ReadCounterX_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y90         FDCE (Prop_fdce_C_Q)         0.141    -0.512 r  UUT4/UUT4/ReadCounterX_reg[1]/Q
                         net (fo=7, routed)           0.134    -0.378    UUT4/UUT4/ReadCounterX_reg[9]_0[1]
    SLICE_X36Y90         LUT4 (Prop_lut4_I1_O)        0.045    -0.333 r  UUT4/UUT4/ReadCounterX[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.333    UUT4/UUT4/ReadCounterX[2]
    SLICE_X36Y90         FDCE                                         r  UUT4/UUT4/ReadCounterX_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          0.823    -0.892    UUT4/UUT4/CLK
    SLICE_X36Y90         FDCE                                         r  UUT4/UUT4/ReadCounterX_reg[2]/C
                         clock pessimism              0.253    -0.640    
    SLICE_X36Y90         FDCE (Hold_fdce_C_D)         0.120    -0.520    UUT4/UUT4/ReadCounterX_reg[2]
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 UUT4/UUT4/CounterY_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/UUT4/CounterY_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             PClk_DCM_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PClk_DCM_clk_wiz_0_1 rise@0.000ns - PClk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.482%)  route 0.138ns (42.518%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          0.555    -0.653    UUT4/UUT4/CLK
    SLICE_X37Y92         FDCE                                         r  UUT4/UUT4/CounterY_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y92         FDCE (Prop_fdce_C_Q)         0.141    -0.512 r  UUT4/UUT4/CounterY_reg[3]/Q
                         net (fo=11, routed)          0.138    -0.374    UUT4/UUT4/CounterY_reg[9]_0[3]
    SLICE_X36Y92         LUT6 (Prop_lut6_I3_O)        0.045    -0.329 r  UUT4/UUT4/CounterY[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.329    UUT4/UUT4/CounterY[5]_i_1_n_0
    SLICE_X36Y92         FDCE                                         r  UUT4/UUT4/CounterY_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          0.823    -0.892    UUT4/UUT4/CLK
    SLICE_X36Y92         FDCE                                         r  UUT4/UUT4/CounterY_reg[5]/C
                         clock pessimism              0.253    -0.640    
    SLICE_X36Y92         FDCE (Hold_fdce_C_D)         0.121    -0.519    UUT4/UUT4/CounterY_reg[5]
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 UUT4/UUT4/vsync_reg/C
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/UUT6/TMDS_CH0/dout_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             PClk_DCM_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PClk_DCM_clk_wiz_0_1 rise@0.000ns - PClk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.212ns (59.817%)  route 0.142ns (40.183%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          0.555    -0.653    UUT4/UUT4/CLK
    SLICE_X42Y92         FDCE                                         r  UUT4/UUT4/vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y92         FDCE (Prop_fdce_C_Q)         0.164    -0.489 r  UUT4/UUT4/vsync_reg/Q
                         net (fo=1, routed)           0.142    -0.346    UUT4/UUT4/ctrl[1]
    SLICE_X47Y92         LUT5 (Prop_lut5_I3_O)        0.048    -0.298 r  UUT4/UUT4/dout[9]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.298    UUT4/UUT6/TMDS_CH0/D[3]
    SLICE_X47Y92         FDCE                                         r  UUT4/UUT6/TMDS_CH0/dout_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          0.823    -0.892    UUT4/UUT6/TMDS_CH0/CLK
    SLICE_X47Y92         FDCE                                         r  UUT4/UUT6/TMDS_CH0/dout_reg[9]/C
                         clock pessimism              0.274    -0.619    
    SLICE_X47Y92         FDCE (Hold_fdce_C_D)         0.107    -0.512    UUT4/UUT6/TMDS_CH0/dout_reg[9]
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.298    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 UUT4/UUT4/ReadCounterX_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/UUT4/ReadCounterX_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             PClk_DCM_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PClk_DCM_clk_wiz_0_1 rise@0.000ns - PClk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.209ns (61.917%)  route 0.129ns (38.083%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          0.555    -0.653    UUT4/UUT4/CLK
    SLICE_X36Y90         FDCE                                         r  UUT4/UUT4/ReadCounterX_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y90         FDCE (Prop_fdce_C_Q)         0.164    -0.489 r  UUT4/UUT4/ReadCounterX_reg[2]/Q
                         net (fo=6, routed)           0.129    -0.360    UUT4/UUT4/ReadCounterX_reg[9]_0[2]
    SLICE_X37Y90         LUT6 (Prop_lut6_I3_O)        0.045    -0.315 r  UUT4/UUT4/ReadCounterX[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.315    UUT4/UUT4/ReadCounterX[4]
    SLICE_X37Y90         FDCE                                         r  UUT4/UUT4/ReadCounterX_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          0.823    -0.892    UUT4/UUT4/CLK
    SLICE_X37Y90         FDCE                                         r  UUT4/UUT4/ReadCounterX_reg[4]/C
                         clock pessimism              0.253    -0.640    
    SLICE_X37Y90         FDCE (Hold_fdce_C_D)         0.092    -0.548    UUT4/UUT4/ReadCounterX_reg[4]
  -------------------------------------------------------------------
                         required time                          0.548    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 UUT4/UUT6/TMDS_CH1/balance_acc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/UUT6/TMDS_CH1/balance_acc_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             PClk_DCM_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PClk_DCM_clk_wiz_0_1 rise@0.000ns - PClk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.209ns (58.862%)  route 0.146ns (41.138%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.896ns
    Source Clock Delay      (SCD):    -0.657ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          0.551    -0.657    UUT4/UUT6/TMDS_CH1/CLK
    SLICE_X50Y91         FDCE                                         r  UUT4/UUT6/TMDS_CH1/balance_acc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y91         FDCE (Prop_fdce_C_Q)         0.164    -0.493 f  UUT4/UUT6/TMDS_CH1/balance_acc_reg[0]/Q
                         net (fo=4, routed)           0.146    -0.346    UUT4/UUT6/TMDS_CH1/balance_acc[0]
    SLICE_X50Y91         LUT6 (Prop_lut6_I3_O)        0.045    -0.301 r  UUT4/UUT6/TMDS_CH1/balance_acc[3]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.301    UUT4/UUT6/TMDS_CH1/balance_acc[3]_i_1__0_n_0
    SLICE_X50Y91         FDCE                                         r  UUT4/UUT6/TMDS_CH1/balance_acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          0.819    -0.896    UUT4/UUT6/TMDS_CH1/CLK
    SLICE_X50Y91         FDCE                                         r  UUT4/UUT6/TMDS_CH1/balance_acc_reg[3]/C
                         clock pessimism              0.240    -0.657    
    SLICE_X50Y91         FDCE (Hold_fdce_C_D)         0.121    -0.536    UUT4/UUT6/TMDS_CH1/balance_acc_reg[3]
  -------------------------------------------------------------------
                         required time                          0.536    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 UUT4/UUT6/TMDS_CH2/balance_acc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/UUT6/TMDS_CH2/balance_acc_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             PClk_DCM_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PClk_DCM_clk_wiz_0_1 rise@0.000ns - PClk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.209ns (58.793%)  route 0.146ns (41.207%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.896ns
    Source Clock Delay      (SCD):    -0.657ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          0.551    -0.657    UUT4/UUT6/TMDS_CH2/CLK
    SLICE_X50Y92         FDCE                                         r  UUT4/UUT6/TMDS_CH2/balance_acc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y92         FDCE (Prop_fdce_C_Q)         0.164    -0.493 f  UUT4/UUT6/TMDS_CH2/balance_acc_reg[0]/Q
                         net (fo=4, routed)           0.146    -0.346    UUT4/UUT6/TMDS_CH2/balance_acc[0]
    SLICE_X50Y92         LUT6 (Prop_lut6_I3_O)        0.045    -0.301 r  UUT4/UUT6/TMDS_CH2/balance_acc[3]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.301    UUT4/UUT6/TMDS_CH2/balance_acc[3]_i_1__1_n_0
    SLICE_X50Y92         FDCE                                         r  UUT4/UUT6/TMDS_CH2/balance_acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          0.819    -0.896    UUT4/UUT6/TMDS_CH2/CLK
    SLICE_X50Y92         FDCE                                         r  UUT4/UUT6/TMDS_CH2/balance_acc_reg[3]/C
                         clock pessimism              0.240    -0.657    
    SLICE_X50Y92         FDCE (Hold_fdce_C_D)         0.121    -0.536    UUT4/UUT6/TMDS_CH2/balance_acc_reg[3]
  -------------------------------------------------------------------
                         required time                          0.536    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 UUT4/UUT6/TMDS_CH1/balance_acc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/UUT6/TMDS_CH1/balance_acc_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             PClk_DCM_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PClk_DCM_clk_wiz_0_1 rise@0.000ns - PClk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.209ns (58.532%)  route 0.148ns (41.468%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.896ns
    Source Clock Delay      (SCD):    -0.657ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          0.551    -0.657    UUT4/UUT6/TMDS_CH1/CLK
    SLICE_X50Y91         FDCE                                         r  UUT4/UUT6/TMDS_CH1/balance_acc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y91         FDCE (Prop_fdce_C_Q)         0.164    -0.493 r  UUT4/UUT6/TMDS_CH1/balance_acc_reg[0]/Q
                         net (fo=4, routed)           0.148    -0.344    UUT4/UUT6/TMDS_CH1/balance_acc[0]
    SLICE_X50Y91         LUT6 (Prop_lut6_I0_O)        0.045    -0.299 r  UUT4/UUT6/TMDS_CH1/balance_acc[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.299    UUT4/UUT6/TMDS_CH1/balance_acc[2]_i_1__0_n_0
    SLICE_X50Y91         FDCE                                         r  UUT4/UUT6/TMDS_CH1/balance_acc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          0.819    -0.896    UUT4/UUT6/TMDS_CH1/CLK
    SLICE_X50Y91         FDCE                                         r  UUT4/UUT6/TMDS_CH1/balance_acc_reg[2]/C
                         clock pessimism              0.240    -0.657    
    SLICE_X50Y91         FDCE (Hold_fdce_C_D)         0.121    -0.536    UUT4/UUT6/TMDS_CH1/balance_acc_reg[2]
  -------------------------------------------------------------------
                         required time                          0.536    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.236    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PClk_DCM_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16   CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X48Y92     UUT4/UUT6/TMDS_CH0/balance_acc_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X48Y92     UUT4/UUT6/TMDS_CH0/balance_acc_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X48Y92     UUT4/UUT6/TMDS_CH0/balance_acc_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X48Y92     UUT4/UUT6/TMDS_CH0/balance_acc_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X48Y92     UUT4/UUT6/TMDS_CH0/dout_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X48Y92     UUT4/UUT6/TMDS_CH0/dout_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X47Y92     UUT4/UUT6/TMDS_CH0/dout_reg[8]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X47Y92     UUT4/UUT6/TMDS_CH0/dout_reg[9]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X48Y92     UUT4/UUT6/TMDS_CH0/balance_acc_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X48Y92     UUT4/UUT6/TMDS_CH0/balance_acc_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X48Y92     UUT4/UUT6/TMDS_CH0/balance_acc_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X48Y92     UUT4/UUT6/TMDS_CH0/balance_acc_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X48Y92     UUT4/UUT6/TMDS_CH0/dout_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X48Y92     UUT4/UUT6/TMDS_CH0/dout_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X50Y93     UUT4/UUT6/TMDS_CH2/dout_reg[8]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X50Y93     UUT4/UUT6/TMDS_CH2/dout_reg[8]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X40Y93     UUT4/UUT4/CounterX_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X40Y93     UUT4/UUT4/CounterX_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X48Y92     UUT4/UUT6/TMDS_CH0/balance_acc_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X48Y92     UUT4/UUT6/TMDS_CH0/balance_acc_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X48Y92     UUT4/UUT6/TMDS_CH0/balance_acc_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X48Y92     UUT4/UUT6/TMDS_CH0/balance_acc_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X48Y92     UUT4/UUT6/TMDS_CH0/dout_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X48Y92     UUT4/UUT6/TMDS_CH0/dout_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X47Y92     UUT4/UUT6/TMDS_CH0/dout_reg[8]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X47Y92     UUT4/UUT6/TMDS_CH0/dout_reg[9]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X40Y93     UUT4/UUT4/CounterX_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X40Y93     UUT4/UUT4/CounterX_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  TMDS_Clk_DCM_clk_wiz_0_1
  To Clock:  TMDS_Clk_DCM_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.638ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.134ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.638ns  (required time - arrival time)
  Source:                 UUT4/UUT7/SR_TMDS_Red_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_DCM_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            UUT4/UUT7/SR_TMDS_Red_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_DCM_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             TMDS_Clk_DCM_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (TMDS_Clk_DCM_clk_wiz_0_1 rise@4.000ns - TMDS_Clk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.372ns  (logic 0.610ns (25.721%)  route 1.762ns (74.279%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.668ns = ( 2.332 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.042ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TMDS_Clk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -4.999 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.793    CLKGEN/DCM_i/clk_wiz_0/inst/TMDS_Clk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=35, routed)          1.650    -1.042    UUT4/UUT7/SR_TMDS_Blue_reg[9]_0
    SLICE_X48Y93         FDCE                                         r  UUT4/UUT7/SR_TMDS_Red_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y93         FDCE (Prop_fdce_C_Q)         0.456    -0.586 r  UUT4/UUT7/SR_TMDS_Red_reg[6]/Q
                         net (fo=1, routed)           1.762     1.175    UUT4/UUT7/SR_TMDS_Red_reg_n_0_[6]
    SLICE_X48Y93         LUT3 (Prop_lut3_I2_O)        0.154     1.329 r  UUT4/UUT7/SR_TMDS_Red[5]_i_1/O
                         net (fo=1, routed)           0.000     1.329    UUT4/UUT7/SR_TMDS_Red[5]_i_1_n_0
    SLICE_X48Y93         FDCE                                         r  UUT4/UUT7/SR_TMDS_Red_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock TMDS_Clk_DCM_clk_wiz_0_1 rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  SysClk (IN)
                         net (fo=0)                   0.000     4.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     5.404 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.566    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    -1.248 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     0.764    CLKGEN/DCM_i/clk_wiz_0/inst/TMDS_Clk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     0.855 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=35, routed)          1.477     2.332    UUT4/UUT7/SR_TMDS_Blue_reg[9]_0
    SLICE_X48Y93         FDCE                                         r  UUT4/UUT7/SR_TMDS_Red_reg[5]/C
                         clock pessimism              0.626     2.958    
                         clock uncertainty           -0.065     2.892    
    SLICE_X48Y93         FDCE (Setup_fdce_C_D)        0.075     2.967    UUT4/UUT7/SR_TMDS_Red_reg[5]
  -------------------------------------------------------------------
                         required time                          2.967    
                         arrival time                          -1.329    
  -------------------------------------------------------------------
                         slack                                  1.638    

Slack (MET) :             1.772ns  (required time - arrival time)
  Source:                 UUT4/UUT7/SR_TMDS_Green_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_DCM_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            UUT4/UUT7/SR_TMDS_Green_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_DCM_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             TMDS_Clk_DCM_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (TMDS_Clk_DCM_clk_wiz_0_1 rise@4.000ns - TMDS_Clk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.237ns  (logic 0.610ns (27.268%)  route 1.627ns (72.732%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.680ns = ( 2.320 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.054ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TMDS_Clk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -4.999 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.793    CLKGEN/DCM_i/clk_wiz_0/inst/TMDS_Clk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=35, routed)          1.638    -1.054    UUT4/UUT7/SR_TMDS_Blue_reg[9]_0
    SLICE_X52Y91         FDCE                                         r  UUT4/UUT7/SR_TMDS_Green_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y91         FDCE (Prop_fdce_C_Q)         0.456    -0.598 r  UUT4/UUT7/SR_TMDS_Green_reg[6]/Q
                         net (fo=1, routed)           1.627     1.029    UUT4/UUT7/SR_TMDS_Green_reg_n_0_[6]
    SLICE_X52Y91         LUT3 (Prop_lut3_I2_O)        0.154     1.183 r  UUT4/UUT7/SR_TMDS_Green[5]_i_1/O
                         net (fo=1, routed)           0.000     1.183    UUT4/UUT7/SR_TMDS_Green[5]_i_1_n_0
    SLICE_X52Y91         FDCE                                         r  UUT4/UUT7/SR_TMDS_Green_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock TMDS_Clk_DCM_clk_wiz_0_1 rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  SysClk (IN)
                         net (fo=0)                   0.000     4.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     5.404 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.566    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    -1.248 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     0.764    CLKGEN/DCM_i/clk_wiz_0/inst/TMDS_Clk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     0.855 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=35, routed)          1.465     2.320    UUT4/UUT7/SR_TMDS_Blue_reg[9]_0
    SLICE_X52Y91         FDCE                                         r  UUT4/UUT7/SR_TMDS_Green_reg[5]/C
                         clock pessimism              0.626     2.946    
                         clock uncertainty           -0.065     2.880    
    SLICE_X52Y91         FDCE (Setup_fdce_C_D)        0.075     2.955    UUT4/UUT7/SR_TMDS_Green_reg[5]
  -------------------------------------------------------------------
                         required time                          2.955    
                         arrival time                          -1.183    
  -------------------------------------------------------------------
                         slack                                  1.772    

Slack (MET) :             1.903ns  (required time - arrival time)
  Source:                 UUT4/UUT7/shiftEnable_reg/C
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_DCM_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            UUT4/UUT7/SR_TMDS_Green_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_DCM_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             TMDS_Clk_DCM_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (TMDS_Clk_DCM_clk_wiz_0_1 rise@4.000ns - TMDS_Clk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.034ns  (logic 0.716ns (35.200%)  route 1.318ns (64.800%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.680ns = ( 2.320 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.053ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TMDS_Clk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -4.999 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.793    CLKGEN/DCM_i/clk_wiz_0/inst/TMDS_Clk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=35, routed)          1.639    -1.053    UUT4/UUT7/SR_TMDS_Blue_reg[9]_0
    SLICE_X51Y93         FDCE                                         r  UUT4/UUT7/shiftEnable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDCE (Prop_fdce_C_Q)         0.419    -0.634 r  UUT4/UUT7/shiftEnable_reg/Q
                         net (fo=30, routed)          1.318     0.684    UUT4/UUT7/shiftEnable
    SLICE_X52Y91         LUT3 (Prop_lut3_I1_O)        0.297     0.981 r  UUT4/UUT7/SR_TMDS_Green[0]_i_1/O
                         net (fo=1, routed)           0.000     0.981    UUT4/UUT7/SR_TMDS_Green[0]_i_1_n_0
    SLICE_X52Y91         FDCE                                         r  UUT4/UUT7/SR_TMDS_Green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock TMDS_Clk_DCM_clk_wiz_0_1 rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  SysClk (IN)
                         net (fo=0)                   0.000     4.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     5.404 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.566    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    -1.248 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     0.764    CLKGEN/DCM_i/clk_wiz_0/inst/TMDS_Clk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     0.855 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=35, routed)          1.465     2.320    UUT4/UUT7/SR_TMDS_Blue_reg[9]_0
    SLICE_X52Y91         FDCE                                         r  UUT4/UUT7/SR_TMDS_Green_reg[0]/C
                         clock pessimism              0.601     2.921    
                         clock uncertainty           -0.065     2.855    
    SLICE_X52Y91         FDCE (Setup_fdce_C_D)        0.029     2.884    UUT4/UUT7/SR_TMDS_Green_reg[0]
  -------------------------------------------------------------------
                         required time                          2.884    
                         arrival time                          -0.981    
  -------------------------------------------------------------------
                         slack                                  1.903    

Slack (MET) :             1.913ns  (required time - arrival time)
  Source:                 UUT4/UUT7/shiftEnable_reg/C
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_DCM_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            UUT4/UUT7/SR_TMDS_Green_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_DCM_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             TMDS_Clk_DCM_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (TMDS_Clk_DCM_clk_wiz_0_1 rise@4.000ns - TMDS_Clk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.027ns  (logic 0.716ns (35.326%)  route 1.311ns (64.674%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.680ns = ( 2.320 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.053ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TMDS_Clk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -4.999 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.793    CLKGEN/DCM_i/clk_wiz_0/inst/TMDS_Clk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=35, routed)          1.639    -1.053    UUT4/UUT7/SR_TMDS_Blue_reg[9]_0
    SLICE_X51Y93         FDCE                                         r  UUT4/UUT7/shiftEnable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDCE (Prop_fdce_C_Q)         0.419    -0.634 r  UUT4/UUT7/shiftEnable_reg/Q
                         net (fo=30, routed)          1.311     0.677    UUT4/UUT7/shiftEnable
    SLICE_X52Y91         LUT3 (Prop_lut3_I1_O)        0.297     0.974 r  UUT4/UUT7/SR_TMDS_Green[2]_i_1/O
                         net (fo=1, routed)           0.000     0.974    UUT4/UUT7/SR_TMDS_Green[2]_i_1_n_0
    SLICE_X52Y91         FDCE                                         r  UUT4/UUT7/SR_TMDS_Green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock TMDS_Clk_DCM_clk_wiz_0_1 rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  SysClk (IN)
                         net (fo=0)                   0.000     4.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     5.404 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.566    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    -1.248 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     0.764    CLKGEN/DCM_i/clk_wiz_0/inst/TMDS_Clk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     0.855 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=35, routed)          1.465     2.320    UUT4/UUT7/SR_TMDS_Blue_reg[9]_0
    SLICE_X52Y91         FDCE                                         r  UUT4/UUT7/SR_TMDS_Green_reg[2]/C
                         clock pessimism              0.601     2.921    
                         clock uncertainty           -0.065     2.855    
    SLICE_X52Y91         FDCE (Setup_fdce_C_D)        0.031     2.886    UUT4/UUT7/SR_TMDS_Green_reg[2]
  -------------------------------------------------------------------
                         required time                          2.886    
                         arrival time                          -0.974    
  -------------------------------------------------------------------
                         slack                                  1.913    

Slack (MET) :             1.921ns  (required time - arrival time)
  Source:                 UUT4/UUT7/shiftEnable_reg/C
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_DCM_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            UUT4/UUT7/SR_TMDS_Green_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_DCM_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             TMDS_Clk_DCM_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (TMDS_Clk_DCM_clk_wiz_0_1 rise@4.000ns - TMDS_Clk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.062ns  (logic 0.744ns (36.080%)  route 1.318ns (63.920%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.680ns = ( 2.320 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.053ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TMDS_Clk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -4.999 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.793    CLKGEN/DCM_i/clk_wiz_0/inst/TMDS_Clk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=35, routed)          1.639    -1.053    UUT4/UUT7/SR_TMDS_Blue_reg[9]_0
    SLICE_X51Y93         FDCE                                         r  UUT4/UUT7/shiftEnable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDCE (Prop_fdce_C_Q)         0.419    -0.634 r  UUT4/UUT7/shiftEnable_reg/Q
                         net (fo=30, routed)          1.318     0.684    UUT4/UUT7/shiftEnable
    SLICE_X52Y91         LUT3 (Prop_lut3_I1_O)        0.325     1.009 r  UUT4/UUT7/SR_TMDS_Green[1]_i_1/O
                         net (fo=1, routed)           0.000     1.009    UUT4/UUT7/SR_TMDS_Green[1]_i_1_n_0
    SLICE_X52Y91         FDCE                                         r  UUT4/UUT7/SR_TMDS_Green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock TMDS_Clk_DCM_clk_wiz_0_1 rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  SysClk (IN)
                         net (fo=0)                   0.000     4.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     5.404 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.566    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    -1.248 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     0.764    CLKGEN/DCM_i/clk_wiz_0/inst/TMDS_Clk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     0.855 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=35, routed)          1.465     2.320    UUT4/UUT7/SR_TMDS_Blue_reg[9]_0
    SLICE_X52Y91         FDCE                                         r  UUT4/UUT7/SR_TMDS_Green_reg[1]/C
                         clock pessimism              0.601     2.921    
                         clock uncertainty           -0.065     2.855    
    SLICE_X52Y91         FDCE (Setup_fdce_C_D)        0.075     2.930    UUT4/UUT7/SR_TMDS_Green_reg[1]
  -------------------------------------------------------------------
                         required time                          2.930    
                         arrival time                          -1.009    
  -------------------------------------------------------------------
                         slack                                  1.921    

Slack (MET) :             1.929ns  (required time - arrival time)
  Source:                 UUT4/UUT7/shiftEnable_reg/C
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_DCM_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            UUT4/UUT7/SR_TMDS_Green_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_DCM_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             TMDS_Clk_DCM_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (TMDS_Clk_DCM_clk_wiz_0_1 rise@4.000ns - TMDS_Clk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.055ns  (logic 0.744ns (36.207%)  route 1.311ns (63.793%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.680ns = ( 2.320 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.053ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TMDS_Clk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -4.999 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.793    CLKGEN/DCM_i/clk_wiz_0/inst/TMDS_Clk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=35, routed)          1.639    -1.053    UUT4/UUT7/SR_TMDS_Blue_reg[9]_0
    SLICE_X51Y93         FDCE                                         r  UUT4/UUT7/shiftEnable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDCE (Prop_fdce_C_Q)         0.419    -0.634 r  UUT4/UUT7/shiftEnable_reg/Q
                         net (fo=30, routed)          1.311     0.677    UUT4/UUT7/shiftEnable
    SLICE_X52Y91         LUT3 (Prop_lut3_I1_O)        0.325     1.002 r  UUT4/UUT7/SR_TMDS_Green[4]_i_1/O
                         net (fo=1, routed)           0.000     1.002    UUT4/UUT7/SR_TMDS_Green[4]_i_1_n_0
    SLICE_X52Y91         FDCE                                         r  UUT4/UUT7/SR_TMDS_Green_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock TMDS_Clk_DCM_clk_wiz_0_1 rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  SysClk (IN)
                         net (fo=0)                   0.000     4.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     5.404 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.566    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    -1.248 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     0.764    CLKGEN/DCM_i/clk_wiz_0/inst/TMDS_Clk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     0.855 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=35, routed)          1.465     2.320    UUT4/UUT7/SR_TMDS_Blue_reg[9]_0
    SLICE_X52Y91         FDCE                                         r  UUT4/UUT7/SR_TMDS_Green_reg[4]/C
                         clock pessimism              0.601     2.921    
                         clock uncertainty           -0.065     2.855    
    SLICE_X52Y91         FDCE (Setup_fdce_C_D)        0.075     2.930    UUT4/UUT7/SR_TMDS_Green_reg[4]
  -------------------------------------------------------------------
                         required time                          2.930    
                         arrival time                          -1.002    
  -------------------------------------------------------------------
                         slack                                  1.929    

Slack (MET) :             2.018ns  (required time - arrival time)
  Source:                 UUT4/UUT7/shiftEnable_reg/C
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_DCM_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            UUT4/UUT7/SR_TMDS_Blue_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_DCM_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             TMDS_Clk_DCM_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (TMDS_Clk_DCM_clk_wiz_0_1 rise@4.000ns - TMDS_Clk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.922ns  (logic 0.716ns (37.250%)  route 1.206ns (62.750%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.679ns = ( 2.321 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.053ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TMDS_Clk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -4.999 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.793    CLKGEN/DCM_i/clk_wiz_0/inst/TMDS_Clk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=35, routed)          1.639    -1.053    UUT4/UUT7/SR_TMDS_Blue_reg[9]_0
    SLICE_X51Y93         FDCE                                         r  UUT4/UUT7/shiftEnable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDCE (Prop_fdce_C_Q)         0.419    -0.634 r  UUT4/UUT7/shiftEnable_reg/Q
                         net (fo=30, routed)          1.206     0.572    UUT4/UUT7/shiftEnable
    SLICE_X52Y93         LUT3 (Prop_lut3_I1_O)        0.297     0.869 r  UUT4/UUT7/SR_TMDS_Blue[3]_i_1/O
                         net (fo=1, routed)           0.000     0.869    UUT4/UUT7/SR_TMDS_Blue[3]_i_1_n_0
    SLICE_X52Y93         FDCE                                         r  UUT4/UUT7/SR_TMDS_Blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock TMDS_Clk_DCM_clk_wiz_0_1 rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  SysClk (IN)
                         net (fo=0)                   0.000     4.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     5.404 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.566    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    -1.248 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     0.764    CLKGEN/DCM_i/clk_wiz_0/inst/TMDS_Clk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     0.855 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=35, routed)          1.466     2.321    UUT4/UUT7/SR_TMDS_Blue_reg[9]_0
    SLICE_X52Y93         FDCE                                         r  UUT4/UUT7/SR_TMDS_Blue_reg[3]/C
                         clock pessimism              0.601     2.922    
                         clock uncertainty           -0.065     2.856    
    SLICE_X52Y93         FDCE (Setup_fdce_C_D)        0.031     2.887    UUT4/UUT7/SR_TMDS_Blue_reg[3]
  -------------------------------------------------------------------
                         required time                          2.887    
                         arrival time                          -0.869    
  -------------------------------------------------------------------
                         slack                                  2.018    

Slack (MET) :             2.034ns  (required time - arrival time)
  Source:                 UUT4/UUT7/shiftEnable_reg/C
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_DCM_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            UUT4/UUT7/SR_TMDS_Blue_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_DCM_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             TMDS_Clk_DCM_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (TMDS_Clk_DCM_clk_wiz_0_1 rise@4.000ns - TMDS_Clk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.950ns  (logic 0.744ns (38.151%)  route 1.206ns (61.849%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.679ns = ( 2.321 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.053ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TMDS_Clk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -4.999 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.793    CLKGEN/DCM_i/clk_wiz_0/inst/TMDS_Clk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=35, routed)          1.639    -1.053    UUT4/UUT7/SR_TMDS_Blue_reg[9]_0
    SLICE_X51Y93         FDCE                                         r  UUT4/UUT7/shiftEnable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDCE (Prop_fdce_C_Q)         0.419    -0.634 r  UUT4/UUT7/shiftEnable_reg/Q
                         net (fo=30, routed)          1.206     0.572    UUT4/UUT7/shiftEnable
    SLICE_X52Y93         LUT3 (Prop_lut3_I1_O)        0.325     0.897 r  UUT4/UUT7/SR_TMDS_Blue[5]_i_1/O
                         net (fo=1, routed)           0.000     0.897    UUT4/UUT7/SR_TMDS_Blue[5]_i_1_n_0
    SLICE_X52Y93         FDCE                                         r  UUT4/UUT7/SR_TMDS_Blue_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock TMDS_Clk_DCM_clk_wiz_0_1 rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  SysClk (IN)
                         net (fo=0)                   0.000     4.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     5.404 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.566    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    -1.248 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     0.764    CLKGEN/DCM_i/clk_wiz_0/inst/TMDS_Clk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     0.855 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=35, routed)          1.466     2.321    UUT4/UUT7/SR_TMDS_Blue_reg[9]_0
    SLICE_X52Y93         FDCE                                         r  UUT4/UUT7/SR_TMDS_Blue_reg[5]/C
                         clock pessimism              0.601     2.922    
                         clock uncertainty           -0.065     2.856    
    SLICE_X52Y93         FDCE (Setup_fdce_C_D)        0.075     2.931    UUT4/UUT7/SR_TMDS_Blue_reg[5]
  -------------------------------------------------------------------
                         required time                          2.931    
                         arrival time                          -0.897    
  -------------------------------------------------------------------
                         slack                                  2.034    

Slack (MET) :             2.084ns  (required time - arrival time)
  Source:                 UUT4/UUT7/shiftEnable_reg/C
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_DCM_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            UUT4/UUT7/SR_TMDS_Red_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_DCM_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             TMDS_Clk_DCM_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (TMDS_Clk_DCM_clk_wiz_0_1 rise@4.000ns - TMDS_Clk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.730ns  (logic 0.716ns (41.384%)  route 1.014ns (58.616%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.669ns = ( 2.331 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.053ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TMDS_Clk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -4.999 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.793    CLKGEN/DCM_i/clk_wiz_0/inst/TMDS_Clk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=35, routed)          1.639    -1.053    UUT4/UUT7/SR_TMDS_Blue_reg[9]_0
    SLICE_X51Y93         FDCE                                         r  UUT4/UUT7/shiftEnable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDCE (Prop_fdce_C_Q)         0.419    -0.634 r  UUT4/UUT7/shiftEnable_reg/Q
                         net (fo=30, routed)          1.014     0.380    UUT4/UUT7/shiftEnable
    SLICE_X49Y92         LUT3 (Prop_lut3_I1_O)        0.297     0.677 r  UUT4/UUT7/SR_TMDS_Red[8]_i_1/O
                         net (fo=1, routed)           0.000     0.677    UUT4/UUT7/SR_TMDS_Red[8]_i_1_n_0
    SLICE_X49Y92         FDCE                                         r  UUT4/UUT7/SR_TMDS_Red_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock TMDS_Clk_DCM_clk_wiz_0_1 rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  SysClk (IN)
                         net (fo=0)                   0.000     4.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     5.404 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.566    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    -1.248 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     0.764    CLKGEN/DCM_i/clk_wiz_0/inst/TMDS_Clk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     0.855 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=35, routed)          1.476     2.331    UUT4/UUT7/SR_TMDS_Blue_reg[9]_0
    SLICE_X49Y92         FDCE                                         r  UUT4/UUT7/SR_TMDS_Red_reg[8]/C
                         clock pessimism              0.467     2.798    
                         clock uncertainty           -0.065     2.732    
    SLICE_X49Y92         FDCE (Setup_fdce_C_D)        0.029     2.761    UUT4/UUT7/SR_TMDS_Red_reg[8]
  -------------------------------------------------------------------
                         required time                          2.761    
                         arrival time                          -0.677    
  -------------------------------------------------------------------
                         slack                                  2.084    

Slack (MET) :             2.102ns  (required time - arrival time)
  Source:                 UUT4/UUT7/shiftEnable_reg/C
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_DCM_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            UUT4/UUT7/SR_TMDS_Red_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_DCM_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             TMDS_Clk_DCM_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (TMDS_Clk_DCM_clk_wiz_0_1 rise@4.000ns - TMDS_Clk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.758ns  (logic 0.744ns (42.318%)  route 1.014ns (57.682%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.669ns = ( 2.331 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.053ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TMDS_Clk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -4.999 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.793    CLKGEN/DCM_i/clk_wiz_0/inst/TMDS_Clk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=35, routed)          1.639    -1.053    UUT4/UUT7/SR_TMDS_Blue_reg[9]_0
    SLICE_X51Y93         FDCE                                         r  UUT4/UUT7/shiftEnable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDCE (Prop_fdce_C_Q)         0.419    -0.634 r  UUT4/UUT7/shiftEnable_reg/Q
                         net (fo=30, routed)          1.014     0.380    UUT4/UUT7/shiftEnable
    SLICE_X49Y92         LUT2 (Prop_lut2_I0_O)        0.325     0.705 r  UUT4/UUT7/SR_TMDS_Red[9]_i_1/O
                         net (fo=1, routed)           0.000     0.705    UUT4/UUT7/SR_TMDS_Red[9]_i_1_n_0
    SLICE_X49Y92         FDCE                                         r  UUT4/UUT7/SR_TMDS_Red_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock TMDS_Clk_DCM_clk_wiz_0_1 rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  SysClk (IN)
                         net (fo=0)                   0.000     4.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     5.404 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.566    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    -1.248 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     0.764    CLKGEN/DCM_i/clk_wiz_0/inst/TMDS_Clk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     0.855 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=35, routed)          1.476     2.331    UUT4/UUT7/SR_TMDS_Blue_reg[9]_0
    SLICE_X49Y92         FDCE                                         r  UUT4/UUT7/SR_TMDS_Red_reg[9]/C
                         clock pessimism              0.467     2.798    
                         clock uncertainty           -0.065     2.732    
    SLICE_X49Y92         FDCE (Setup_fdce_C_D)        0.075     2.807    UUT4/UUT7/SR_TMDS_Red_reg[9]
  -------------------------------------------------------------------
                         required time                          2.807    
                         arrival time                          -0.705    
  -------------------------------------------------------------------
                         slack                                  2.102    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 UUT4/UUT7/shiftEnable_reg/C
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_DCM_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            UUT4/UUT7/SR_TMDS_Red_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_DCM_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             TMDS_Clk_DCM_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TMDS_Clk_DCM_clk_wiz_0_1 rise@0.000ns - TMDS_Clk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.224ns (44.087%)  route 0.284ns (55.913%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TMDS_Clk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.930 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/DCM_i/clk_wiz_0/inst/TMDS_Clk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=35, routed)          0.552    -0.656    UUT4/UUT7/SR_TMDS_Blue_reg[9]_0
    SLICE_X51Y93         FDCE                                         r  UUT4/UUT7/shiftEnable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDCE (Prop_fdce_C_Q)         0.128    -0.528 r  UUT4/UUT7/shiftEnable_reg/Q
                         net (fo=30, routed)          0.284    -0.243    UUT4/UUT7/shiftEnable
    SLICE_X48Y93         LUT3 (Prop_lut3_I1_O)        0.096    -0.147 r  UUT4/UUT7/SR_TMDS_Red[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.147    UUT4/UUT7/SR_TMDS_Red[4]_i_1_n_0
    SLICE_X48Y93         FDCE                                         r  UUT4/UUT7/SR_TMDS_Red_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock TMDS_Clk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.496 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/DCM_i/clk_wiz_0/inst/TMDS_Clk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=35, routed)          0.824    -0.891    UUT4/UUT7/SR_TMDS_Blue_reg[9]_0
    SLICE_X48Y93         FDCE                                         r  UUT4/UUT7/SR_TMDS_Red_reg[4]/C
                         clock pessimism              0.503    -0.388    
    SLICE_X48Y93         FDCE (Hold_fdce_C_D)         0.107    -0.281    UUT4/UUT7/SR_TMDS_Red_reg[4]
  -------------------------------------------------------------------
                         required time                          0.281    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 UUT4/UUT7/shiftEnable_reg/C
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_DCM_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            UUT4/UUT7/SR_TMDS_Red_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_DCM_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             TMDS_Clk_DCM_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TMDS_Clk_DCM_clk_wiz_0_1 rise@0.000ns - TMDS_Clk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.223ns (43.049%)  route 0.295ns (56.951%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TMDS_Clk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.930 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/DCM_i/clk_wiz_0/inst/TMDS_Clk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=35, routed)          0.552    -0.656    UUT4/UUT7/SR_TMDS_Blue_reg[9]_0
    SLICE_X51Y93         FDCE                                         r  UUT4/UUT7/shiftEnable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDCE (Prop_fdce_C_Q)         0.128    -0.528 r  UUT4/UUT7/shiftEnable_reg/Q
                         net (fo=30, routed)          0.295    -0.232    UUT4/UUT7/shiftEnable
    SLICE_X48Y93         LUT3 (Prop_lut3_I1_O)        0.095    -0.137 r  UUT4/UUT7/SR_TMDS_Red[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.137    UUT4/UUT7/SR_TMDS_Red[1]_i_1_n_0
    SLICE_X48Y93         FDCE                                         r  UUT4/UUT7/SR_TMDS_Red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock TMDS_Clk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.496 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/DCM_i/clk_wiz_0/inst/TMDS_Clk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=35, routed)          0.824    -0.891    UUT4/UUT7/SR_TMDS_Blue_reg[9]_0
    SLICE_X48Y93         FDCE                                         r  UUT4/UUT7/SR_TMDS_Red_reg[1]/C
                         clock pessimism              0.503    -0.388    
    SLICE_X48Y93         FDCE (Hold_fdce_C_D)         0.107    -0.281    UUT4/UUT7/SR_TMDS_Red_reg[1]
  -------------------------------------------------------------------
                         required time                          0.281    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 UUT4/UUT7/shiftEnable_reg/C
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_DCM_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            UUT4/UUT7/SR_TMDS_Red_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_DCM_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             TMDS_Clk_DCM_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TMDS_Clk_DCM_clk_wiz_0_1 rise@0.000ns - TMDS_Clk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.226ns (44.306%)  route 0.284ns (55.694%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TMDS_Clk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.930 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/DCM_i/clk_wiz_0/inst/TMDS_Clk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=35, routed)          0.552    -0.656    UUT4/UUT7/SR_TMDS_Blue_reg[9]_0
    SLICE_X51Y93         FDCE                                         r  UUT4/UUT7/shiftEnable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDCE (Prop_fdce_C_Q)         0.128    -0.528 r  UUT4/UUT7/shiftEnable_reg/Q
                         net (fo=30, routed)          0.284    -0.243    UUT4/UUT7/shiftEnable
    SLICE_X48Y93         LUT3 (Prop_lut3_I1_O)        0.098    -0.145 r  UUT4/UUT7/SR_TMDS_Red[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.145    UUT4/UUT7/SR_TMDS_Red[2]_i_1_n_0
    SLICE_X48Y93         FDCE                                         r  UUT4/UUT7/SR_TMDS_Red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock TMDS_Clk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.496 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/DCM_i/clk_wiz_0/inst/TMDS_Clk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=35, routed)          0.824    -0.891    UUT4/UUT7/SR_TMDS_Blue_reg[9]_0
    SLICE_X48Y93         FDCE                                         r  UUT4/UUT7/SR_TMDS_Red_reg[2]/C
                         clock pessimism              0.503    -0.388    
    SLICE_X48Y93         FDCE (Hold_fdce_C_D)         0.092    -0.296    UUT4/UUT7/SR_TMDS_Red_reg[2]
  -------------------------------------------------------------------
                         required time                          0.296    
                         arrival time                          -0.145    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 UUT4/UUT7/SR_TMDS_Blue_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_DCM_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            UUT4/UUT7/SR_TMDS_Blue_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_DCM_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             TMDS_Clk_DCM_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TMDS_Clk_DCM_clk_wiz_0_1 rise@0.000ns - TMDS_Clk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.189ns (68.807%)  route 0.086ns (31.193%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TMDS_Clk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.930 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/DCM_i/clk_wiz_0/inst/TMDS_Clk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=35, routed)          0.552    -0.656    UUT4/UUT7/SR_TMDS_Blue_reg[9]_0
    SLICE_X52Y93         FDCE                                         r  UUT4/UUT7/SR_TMDS_Blue_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y93         FDCE (Prop_fdce_C_Q)         0.141    -0.515 r  UUT4/UUT7/SR_TMDS_Blue_reg[2]/Q
                         net (fo=1, routed)           0.086    -0.429    UUT4/UUT7/SR_TMDS_Blue_reg_n_0_[2]
    SLICE_X53Y93         LUT3 (Prop_lut3_I2_O)        0.048    -0.381 r  UUT4/UUT7/SR_TMDS_Blue[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.381    UUT4/UUT7/SR_TMDS_Blue[1]_i_1_n_0
    SLICE_X53Y93         FDCE                                         r  UUT4/UUT7/SR_TMDS_Blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock TMDS_Clk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.496 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/DCM_i/clk_wiz_0/inst/TMDS_Clk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=35, routed)          0.820    -0.895    UUT4/UUT7/SR_TMDS_Blue_reg[9]_0
    SLICE_X53Y93         FDCE                                         r  UUT4/UUT7/SR_TMDS_Blue_reg[1]/C
                         clock pessimism              0.253    -0.643    
    SLICE_X53Y93         FDCE (Hold_fdce_C_D)         0.107    -0.536    UUT4/UUT7/SR_TMDS_Blue_reg[1]
  -------------------------------------------------------------------
                         required time                          0.536    
                         arrival time                          -0.381    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 UUT4/UUT7/shiftEnable_reg/C
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_DCM_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            UUT4/UUT7/SR_TMDS_Red_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_DCM_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             TMDS_Clk_DCM_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TMDS_Clk_DCM_clk_wiz_0_1 rise@0.000ns - TMDS_Clk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.226ns (43.377%)  route 0.295ns (56.623%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TMDS_Clk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.930 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/DCM_i/clk_wiz_0/inst/TMDS_Clk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=35, routed)          0.552    -0.656    UUT4/UUT7/SR_TMDS_Blue_reg[9]_0
    SLICE_X51Y93         FDCE                                         r  UUT4/UUT7/shiftEnable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDCE (Prop_fdce_C_Q)         0.128    -0.528 r  UUT4/UUT7/shiftEnable_reg/Q
                         net (fo=30, routed)          0.295    -0.232    UUT4/UUT7/shiftEnable
    SLICE_X48Y93         LUT3 (Prop_lut3_I1_O)        0.098    -0.134 r  UUT4/UUT7/SR_TMDS_Red[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.134    UUT4/UUT7/SR_TMDS_Red[0]_i_1_n_0
    SLICE_X48Y93         FDCE                                         r  UUT4/UUT7/SR_TMDS_Red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock TMDS_Clk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.496 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/DCM_i/clk_wiz_0/inst/TMDS_Clk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=35, routed)          0.824    -0.891    UUT4/UUT7/SR_TMDS_Blue_reg[9]_0
    SLICE_X48Y93         FDCE                                         r  UUT4/UUT7/SR_TMDS_Red_reg[0]/C
                         clock pessimism              0.503    -0.388    
    SLICE_X48Y93         FDCE (Hold_fdce_C_D)         0.091    -0.297    UUT4/UUT7/SR_TMDS_Red_reg[0]
  -------------------------------------------------------------------
                         required time                          0.297    
                         arrival time                          -0.134    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 UUT4/UUT7/shiftEnable_reg/C
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_DCM_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            UUT4/UUT7/SR_TMDS_Red_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_DCM_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             TMDS_Clk_DCM_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TMDS_Clk_DCM_clk_wiz_0_1 rise@0.000ns - TMDS_Clk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.225ns (40.175%)  route 0.335ns (59.825%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TMDS_Clk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.930 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/DCM_i/clk_wiz_0/inst/TMDS_Clk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=35, routed)          0.552    -0.656    UUT4/UUT7/SR_TMDS_Blue_reg[9]_0
    SLICE_X51Y93         FDCE                                         r  UUT4/UUT7/shiftEnable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDCE (Prop_fdce_C_Q)         0.128    -0.528 r  UUT4/UUT7/shiftEnable_reg/Q
                         net (fo=30, routed)          0.335    -0.192    UUT4/UUT7/shiftEnable
    SLICE_X48Y93         LUT3 (Prop_lut3_I1_O)        0.097    -0.095 r  UUT4/UUT7/SR_TMDS_Red[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.095    UUT4/UUT7/SR_TMDS_Red[7]_i_1_n_0
    SLICE_X48Y93         FDCE                                         r  UUT4/UUT7/SR_TMDS_Red_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock TMDS_Clk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.496 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/DCM_i/clk_wiz_0/inst/TMDS_Clk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=35, routed)          0.824    -0.891    UUT4/UUT7/SR_TMDS_Blue_reg[9]_0
    SLICE_X48Y93         FDCE                                         r  UUT4/UUT7/SR_TMDS_Red_reg[7]/C
                         clock pessimism              0.503    -0.388    
    SLICE_X48Y93         FDCE (Hold_fdce_C_D)         0.107    -0.281    UUT4/UUT7/SR_TMDS_Red_reg[7]
  -------------------------------------------------------------------
                         required time                          0.281    
                         arrival time                          -0.095    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 UUT4/UUT7/shiftEnable_reg/C
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_DCM_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            UUT4/UUT7/SR_TMDS_Red_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_DCM_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             TMDS_Clk_DCM_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TMDS_Clk_DCM_clk_wiz_0_1 rise@0.000ns - TMDS_Clk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.226ns (39.828%)  route 0.341ns (60.172%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TMDS_Clk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.930 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/DCM_i/clk_wiz_0/inst/TMDS_Clk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=35, routed)          0.552    -0.656    UUT4/UUT7/SR_TMDS_Blue_reg[9]_0
    SLICE_X51Y93         FDCE                                         r  UUT4/UUT7/shiftEnable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDCE (Prop_fdce_C_Q)         0.128    -0.528 r  UUT4/UUT7/shiftEnable_reg/Q
                         net (fo=30, routed)          0.341    -0.186    UUT4/UUT7/shiftEnable
    SLICE_X48Y93         LUT3 (Prop_lut3_I1_O)        0.098    -0.088 r  UUT4/UUT7/SR_TMDS_Red[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.088    UUT4/UUT7/SR_TMDS_Red[5]_i_1_n_0
    SLICE_X48Y93         FDCE                                         r  UUT4/UUT7/SR_TMDS_Red_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock TMDS_Clk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.496 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/DCM_i/clk_wiz_0/inst/TMDS_Clk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=35, routed)          0.824    -0.891    UUT4/UUT7/SR_TMDS_Blue_reg[9]_0
    SLICE_X48Y93         FDCE                                         r  UUT4/UUT7/SR_TMDS_Red_reg[5]/C
                         clock pessimism              0.503    -0.388    
    SLICE_X48Y93         FDCE (Hold_fdce_C_D)         0.107    -0.281    UUT4/UUT7/SR_TMDS_Red_reg[5]
  -------------------------------------------------------------------
                         required time                          0.281    
                         arrival time                          -0.088    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 UUT4/UUT7/shiftEnable_reg/C
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_DCM_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            UUT4/UUT7/SR_TMDS_Red_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_DCM_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             TMDS_Clk_DCM_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TMDS_Clk_DCM_clk_wiz_0_1 rise@0.000ns - TMDS_Clk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.226ns (40.281%)  route 0.335ns (59.719%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TMDS_Clk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.930 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/DCM_i/clk_wiz_0/inst/TMDS_Clk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=35, routed)          0.552    -0.656    UUT4/UUT7/SR_TMDS_Blue_reg[9]_0
    SLICE_X51Y93         FDCE                                         r  UUT4/UUT7/shiftEnable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDCE (Prop_fdce_C_Q)         0.128    -0.528 r  UUT4/UUT7/shiftEnable_reg/Q
                         net (fo=30, routed)          0.335    -0.192    UUT4/UUT7/shiftEnable
    SLICE_X48Y93         LUT3 (Prop_lut3_I1_O)        0.098    -0.094 r  UUT4/UUT7/SR_TMDS_Red[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.094    UUT4/UUT7/SR_TMDS_Red[6]_i_1_n_0
    SLICE_X48Y93         FDCE                                         r  UUT4/UUT7/SR_TMDS_Red_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock TMDS_Clk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.496 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/DCM_i/clk_wiz_0/inst/TMDS_Clk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=35, routed)          0.824    -0.891    UUT4/UUT7/SR_TMDS_Blue_reg[9]_0
    SLICE_X48Y93         FDCE                                         r  UUT4/UUT7/SR_TMDS_Red_reg[6]/C
                         clock pessimism              0.503    -0.388    
    SLICE_X48Y93         FDCE (Hold_fdce_C_D)         0.092    -0.296    UUT4/UUT7/SR_TMDS_Red_reg[6]
  -------------------------------------------------------------------
                         required time                          0.296    
                         arrival time                          -0.094    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 UUT4/UUT7/shiftEnable_reg/C
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_DCM_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            UUT4/UUT7/SR_TMDS_Red_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_DCM_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             TMDS_Clk_DCM_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TMDS_Clk_DCM_clk_wiz_0_1 rise@0.000ns - TMDS_Clk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.226ns (39.828%)  route 0.341ns (60.172%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TMDS_Clk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.930 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/DCM_i/clk_wiz_0/inst/TMDS_Clk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=35, routed)          0.552    -0.656    UUT4/UUT7/SR_TMDS_Blue_reg[9]_0
    SLICE_X51Y93         FDCE                                         r  UUT4/UUT7/shiftEnable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDCE (Prop_fdce_C_Q)         0.128    -0.528 r  UUT4/UUT7/shiftEnable_reg/Q
                         net (fo=30, routed)          0.341    -0.186    UUT4/UUT7/shiftEnable
    SLICE_X48Y93         LUT3 (Prop_lut3_I1_O)        0.098    -0.088 r  UUT4/UUT7/SR_TMDS_Red[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.088    UUT4/UUT7/SR_TMDS_Red[3]_i_1_n_0
    SLICE_X48Y93         FDCE                                         r  UUT4/UUT7/SR_TMDS_Red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock TMDS_Clk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.496 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/DCM_i/clk_wiz_0/inst/TMDS_Clk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=35, routed)          0.824    -0.891    UUT4/UUT7/SR_TMDS_Blue_reg[9]_0
    SLICE_X48Y93         FDCE                                         r  UUT4/UUT7/SR_TMDS_Red_reg[3]/C
                         clock pessimism              0.503    -0.388    
    SLICE_X48Y93         FDCE (Hold_fdce_C_D)         0.092    -0.296    UUT4/UUT7/SR_TMDS_Red_reg[3]
  -------------------------------------------------------------------
                         required time                          0.296    
                         arrival time                          -0.088    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 UUT4/UUT7/SR_TMDS_Green_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_DCM_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            UUT4/UUT7/SR_TMDS_Green_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_DCM_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             TMDS_Clk_DCM_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TMDS_Clk_DCM_clk_wiz_0_1 rise@0.000ns - TMDS_Clk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.230ns (69.493%)  route 0.101ns (30.507%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.896ns
    Source Clock Delay      (SCD):    -0.657ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TMDS_Clk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.930 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/DCM_i/clk_wiz_0/inst/TMDS_Clk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=35, routed)          0.551    -0.657    UUT4/UUT7/SR_TMDS_Blue_reg[9]_0
    SLICE_X52Y91         FDCE                                         r  UUT4/UUT7/SR_TMDS_Green_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y91         FDCE (Prop_fdce_C_Q)         0.128    -0.529 r  UUT4/UUT7/SR_TMDS_Green_reg[5]/Q
                         net (fo=1, routed)           0.101    -0.428    UUT4/UUT7/SR_TMDS_Green_reg_n_0_[5]
    SLICE_X52Y91         LUT3 (Prop_lut3_I2_O)        0.102    -0.326 r  UUT4/UUT7/SR_TMDS_Green[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.326    UUT4/UUT7/SR_TMDS_Green[4]_i_1_n_0
    SLICE_X52Y91         FDCE                                         r  UUT4/UUT7/SR_TMDS_Green_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock TMDS_Clk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.496 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/DCM_i/clk_wiz_0/inst/TMDS_Clk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=35, routed)          0.819    -0.896    UUT4/UUT7/SR_TMDS_Blue_reg[9]_0
    SLICE_X52Y91         FDCE                                         r  UUT4/UUT7/SR_TMDS_Green_reg[4]/C
                         clock pessimism              0.240    -0.657    
    SLICE_X52Y91         FDCE (Hold_fdce_C_D)         0.107    -0.550    UUT4/UUT7/SR_TMDS_Green_reg[4]
  -------------------------------------------------------------------
                         required time                          0.550    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.224    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         TMDS_Clk_DCM_clk_wiz_0_1
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         4.000       1.845      BUFGCTRL_X0Y18   CLKGEN/DCM_i/clk_wiz_0/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         4.000       2.751      MMCME2_ADV_X1Y2  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDCE/C              n/a            1.000         4.000       3.000      SLICE_X53Y93     UUT4/UUT7/SR_TMDS_Blue_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         4.000       3.000      SLICE_X53Y93     UUT4/UUT7/SR_TMDS_Blue_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         4.000       3.000      SLICE_X52Y93     UUT4/UUT7/SR_TMDS_Blue_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         4.000       3.000      SLICE_X52Y93     UUT4/UUT7/SR_TMDS_Blue_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         4.000       3.000      SLICE_X52Y93     UUT4/UUT7/SR_TMDS_Blue_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         4.000       3.000      SLICE_X52Y93     UUT4/UUT7/SR_TMDS_Blue_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         4.000       3.000      SLICE_X52Y93     UUT4/UUT7/SR_TMDS_Blue_reg[6]/C
Min Period        n/a     FDCE/C              n/a            1.000         4.000       3.000      SLICE_X51Y93     UUT4/UUT7/SR_TMDS_Blue_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       4.000       209.360    MMCME2_ADV_X1Y2  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.000       1.500      SLICE_X48Y93     UUT4/UUT7/SR_TMDS_Red_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.000       1.500      SLICE_X48Y93     UUT4/UUT7/SR_TMDS_Red_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.000       1.500      SLICE_X48Y93     UUT4/UUT7/SR_TMDS_Red_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.000       1.500      SLICE_X48Y93     UUT4/UUT7/SR_TMDS_Red_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.000       1.500      SLICE_X48Y93     UUT4/UUT7/SR_TMDS_Red_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.000       1.500      SLICE_X48Y93     UUT4/UUT7/SR_TMDS_Red_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.000       1.500      SLICE_X48Y93     UUT4/UUT7/SR_TMDS_Red_reg[6]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.000       1.500      SLICE_X48Y93     UUT4/UUT7/SR_TMDS_Red_reg[7]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.000       1.500      SLICE_X49Y92     UUT4/UUT7/SR_TMDS_Red_reg[8]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.000       1.500      SLICE_X49Y92     UUT4/UUT7/SR_TMDS_Red_reg[9]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.000       1.500      SLICE_X53Y93     UUT4/UUT7/SR_TMDS_Blue_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.000       1.500      SLICE_X53Y93     UUT4/UUT7/SR_TMDS_Blue_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.000       1.500      SLICE_X52Y93     UUT4/UUT7/SR_TMDS_Blue_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.000       1.500      SLICE_X52Y93     UUT4/UUT7/SR_TMDS_Blue_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.000       1.500      SLICE_X52Y93     UUT4/UUT7/SR_TMDS_Blue_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.000       1.500      SLICE_X52Y93     UUT4/UUT7/SR_TMDS_Blue_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.000       1.500      SLICE_X52Y93     UUT4/UUT7/SR_TMDS_Blue_reg[6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.000       1.500      SLICE_X51Y93     UUT4/UUT7/SR_TMDS_Blue_reg[7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.000       1.500      SLICE_X52Y93     UUT4/UUT7/SR_TMDS_Blue_reg[8]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.000       1.500      SLICE_X51Y93     UUT4/UUT7/SR_TMDS_Blue_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_DCM_clk_wiz_0_1
  To Clock:  clkfbout_DCM_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_DCM_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y19   CLKGEN/DCM_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  PClk_DCM_clk_wiz_0_1
  To Clock:  Clk_100MHz_DCM_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.891ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.180ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.891ns  (required time - arrival time)
  Source:                 UUT4/UUT4/CounterY_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/UUT5/UUT5a/BRAM_addr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_DCM_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk_100MHz_DCM_clk_wiz_0_1 rise@10.000ns - PClk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.592ns  (logic 4.511ns (68.427%)  route 2.081ns (31.573%))
  Logic Levels:           2  (DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.667ns = ( 8.333 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.041ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -4.999 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.793    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          1.651    -1.041    UUT4/UUT4/CLK
    SLICE_X36Y92         FDCE                                         r  UUT4/UUT4/CounterY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y92         FDCE (Prop_fdce_C_Q)         0.518    -0.523 r  UUT4/UUT4/CounterY_reg[0]/Q
                         net (fo=13, routed)          0.886     0.362    UUT4/UUT5/UUT5a/BRAM_addr0_0[0]
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_A[0]_P[6])
                                                      3.841     4.203 r  UUT4/UUT5/UUT5a/BRAM_addr0/P[6]
                         net (fo=1, routed)           1.196     5.399    UUT4/UUT5/UUT5a/BRAM_addr0_n_99
    SLICE_X37Y91         LUT2 (Prop_lut2_I1_O)        0.152     5.551 r  UUT4/UUT5/UUT5a/BRAM_addr[6]_i_1/O
                         net (fo=1, routed)           0.000     5.551    UUT4/UUT5/UUT5a/BRAM_addr[6]_i_1_n_0
    SLICE_X37Y91         FDRE                                         r  UUT4/UUT5/UUT5a/BRAM_addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  SysClk (IN)
                         net (fo=0)                   0.000    10.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    11.404 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.566    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.752 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.764    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.855 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         1.478     8.333    UUT4/UUT5/UUT5a/Clk_100MHz_0
    SLICE_X37Y91         FDRE                                         r  UUT4/UUT5/UUT5a/BRAM_addr_reg[6]/C
                         clock pessimism              0.249     8.582    
                         clock uncertainty           -0.215     8.367    
    SLICE_X37Y91         FDRE (Setup_fdre_C_D)        0.075     8.442    UUT4/UUT5/UUT5a/BRAM_addr_reg[6]
  -------------------------------------------------------------------
                         required time                          8.442    
                         arrival time                          -5.551    
  -------------------------------------------------------------------
                         slack                                  2.891    

Slack (MET) :             3.037ns  (required time - arrival time)
  Source:                 UUT4/UUT4/CounterY_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/UUT5/UUT5a/BRAM_addr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_DCM_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk_100MHz_DCM_clk_wiz_0_1 rise@10.000ns - PClk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.403ns  (logic 4.483ns (70.018%)  route 1.920ns (29.982%))
  Logic Levels:           2  (DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.667ns = ( 8.333 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.041ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -4.999 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.793    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          1.651    -1.041    UUT4/UUT4/CLK
    SLICE_X36Y92         FDCE                                         r  UUT4/UUT4/CounterY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y92         FDCE (Prop_fdce_C_Q)         0.518    -0.523 r  UUT4/UUT4/CounterY_reg[0]/Q
                         net (fo=13, routed)          0.886     0.362    UUT4/UUT5/UUT5a/BRAM_addr0_0[0]
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_A[0]_P[0])
                                                      3.841     4.203 r  UUT4/UUT5/UUT5a/BRAM_addr0/P[0]
                         net (fo=1, routed)           1.034     5.237    UUT4/UUT5/UUT5a/BRAM_addr0_n_105
    SLICE_X37Y91         LUT2 (Prop_lut2_I1_O)        0.124     5.361 r  UUT4/UUT5/UUT5a/BRAM_addr[0]_i_1/O
                         net (fo=1, routed)           0.000     5.361    UUT4/UUT5/UUT5a/BRAM_addr[0]_i_1_n_0
    SLICE_X37Y91         FDRE                                         r  UUT4/UUT5/UUT5a/BRAM_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  SysClk (IN)
                         net (fo=0)                   0.000    10.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    11.404 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.566    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.752 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.764    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.855 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         1.478     8.333    UUT4/UUT5/UUT5a/Clk_100MHz_0
    SLICE_X37Y91         FDRE                                         r  UUT4/UUT5/UUT5a/BRAM_addr_reg[0]/C
                         clock pessimism              0.249     8.582    
                         clock uncertainty           -0.215     8.367    
    SLICE_X37Y91         FDRE (Setup_fdre_C_D)        0.031     8.398    UUT4/UUT5/UUT5a/BRAM_addr_reg[0]
  -------------------------------------------------------------------
                         required time                          8.398    
                         arrival time                          -5.361    
  -------------------------------------------------------------------
                         slack                                  3.037    

Slack (MET) :             3.087ns  (required time - arrival time)
  Source:                 UUT4/UUT4/CounterY_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/UUT5/UUT5a/BRAM_addr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_DCM_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk_100MHz_DCM_clk_wiz_0_1 rise@10.000ns - PClk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.401ns  (logic 4.483ns (70.040%)  route 1.918ns (29.960%))
  Logic Levels:           2  (DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.667ns = ( 8.333 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.041ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -4.999 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.793    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          1.651    -1.041    UUT4/UUT4/CLK
    SLICE_X36Y92         FDCE                                         r  UUT4/UUT4/CounterY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y92         FDCE (Prop_fdce_C_Q)         0.518    -0.523 r  UUT4/UUT4/CounterY_reg[0]/Q
                         net (fo=13, routed)          0.886     0.362    UUT4/UUT5/UUT5a/BRAM_addr0_0[0]
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_A[0]_P[3])
                                                      3.841     4.203 r  UUT4/UUT5/UUT5a/BRAM_addr0/P[3]
                         net (fo=1, routed)           1.032     5.235    UUT4/UUT5/UUT5a/BRAM_addr0_n_102
    SLICE_X36Y91         LUT2 (Prop_lut2_I1_O)        0.124     5.359 r  UUT4/UUT5/UUT5a/BRAM_addr[3]_i_1/O
                         net (fo=1, routed)           0.000     5.359    UUT4/UUT5/UUT5a/BRAM_addr[3]_i_1_n_0
    SLICE_X36Y91         FDRE                                         r  UUT4/UUT5/UUT5a/BRAM_addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  SysClk (IN)
                         net (fo=0)                   0.000    10.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    11.404 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.566    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.752 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.764    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.855 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         1.478     8.333    UUT4/UUT5/UUT5a/Clk_100MHz_0
    SLICE_X36Y91         FDRE                                         r  UUT4/UUT5/UUT5a/BRAM_addr_reg[3]/C
                         clock pessimism              0.249     8.582    
                         clock uncertainty           -0.215     8.367    
    SLICE_X36Y91         FDRE (Setup_fdre_C_D)        0.079     8.446    UUT4/UUT5/UUT5a/BRAM_addr_reg[3]
  -------------------------------------------------------------------
                         required time                          8.446    
                         arrival time                          -5.359    
  -------------------------------------------------------------------
                         slack                                  3.087    

Slack (MET) :             3.091ns  (required time - arrival time)
  Source:                 UUT4/UUT4/CounterY_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/UUT5/UUT5a/BRAM_addr_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_DCM_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk_100MHz_DCM_clk_wiz_0_1 rise@10.000ns - PClk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.436ns  (logic 4.516ns (70.167%)  route 1.920ns (29.833%))
  Logic Levels:           2  (DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.376ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.666ns = ( 8.334 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.041ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -4.999 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.793    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          1.651    -1.041    UUT4/UUT4/CLK
    SLICE_X36Y92         FDCE                                         r  UUT4/UUT4/CounterY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y92         FDCE (Prop_fdce_C_Q)         0.518    -0.523 r  UUT4/UUT4/CounterY_reg[0]/Q
                         net (fo=13, routed)          0.886     0.362    UUT4/UUT5/UUT5a/BRAM_addr0_0[0]
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_A[0]_P[18])
                                                      3.841     4.203 r  UUT4/UUT5/UUT5a/BRAM_addr0/P[18]
                         net (fo=1, routed)           1.034     5.238    UUT4/UUT5/UUT5a/BRAM_addr0_n_87
    SLICE_X36Y93         LUT2 (Prop_lut2_I1_O)        0.157     5.395 r  UUT4/UUT5/UUT5a/BRAM_addr[18]_i_2/O
                         net (fo=1, routed)           0.000     5.395    UUT4/UUT5/UUT5a/BRAM_addr[18]_i_2_n_0
    SLICE_X36Y93         FDRE                                         r  UUT4/UUT5/UUT5a/BRAM_addr_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  SysClk (IN)
                         net (fo=0)                   0.000    10.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    11.404 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.566    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.752 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.764    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.855 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         1.479     8.334    UUT4/UUT5/UUT5a/Clk_100MHz_0
    SLICE_X36Y93         FDRE                                         r  UUT4/UUT5/UUT5a/BRAM_addr_reg[18]/C
                         clock pessimism              0.249     8.583    
                         clock uncertainty           -0.215     8.368    
    SLICE_X36Y93         FDRE (Setup_fdre_C_D)        0.118     8.486    UUT4/UUT5/UUT5a/BRAM_addr_reg[18]
  -------------------------------------------------------------------
                         required time                          8.486    
                         arrival time                          -5.395    
  -------------------------------------------------------------------
                         slack                                  3.091    

Slack (MET) :             3.106ns  (required time - arrival time)
  Source:                 UUT4/UUT4/CounterY_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/UUT5/UUT5a/BRAM_addr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_DCM_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk_100MHz_DCM_clk_wiz_0_1 rise@10.000ns - PClk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.384ns  (logic 4.483ns (70.226%)  route 1.901ns (29.774%))
  Logic Levels:           2  (DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.667ns = ( 8.333 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.041ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -4.999 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.793    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          1.651    -1.041    UUT4/UUT4/CLK
    SLICE_X36Y92         FDCE                                         r  UUT4/UUT4/CounterY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y92         FDCE (Prop_fdce_C_Q)         0.518    -0.523 r  UUT4/UUT4/CounterY_reg[0]/Q
                         net (fo=13, routed)          0.886     0.362    UUT4/UUT5/UUT5a/BRAM_addr0_0[0]
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_A[0]_P[1])
                                                      3.841     4.203 r  UUT4/UUT5/UUT5a/BRAM_addr0/P[1]
                         net (fo=1, routed)           1.015     5.218    UUT4/UUT5/UUT5a/BRAM_addr0_n_104
    SLICE_X36Y91         LUT2 (Prop_lut2_I1_O)        0.124     5.342 r  UUT4/UUT5/UUT5a/BRAM_addr[1]_i_1/O
                         net (fo=1, routed)           0.000     5.342    UUT4/UUT5/UUT5a/BRAM_addr[1]_i_1_n_0
    SLICE_X36Y91         FDRE                                         r  UUT4/UUT5/UUT5a/BRAM_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  SysClk (IN)
                         net (fo=0)                   0.000    10.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    11.404 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.566    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.752 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.764    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.855 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         1.478     8.333    UUT4/UUT5/UUT5a/Clk_100MHz_0
    SLICE_X36Y91         FDRE                                         r  UUT4/UUT5/UUT5a/BRAM_addr_reg[1]/C
                         clock pessimism              0.249     8.582    
                         clock uncertainty           -0.215     8.367    
    SLICE_X36Y91         FDRE (Setup_fdre_C_D)        0.081     8.448    UUT4/UUT5/UUT5a/BRAM_addr_reg[1]
  -------------------------------------------------------------------
                         required time                          8.448    
                         arrival time                          -5.342    
  -------------------------------------------------------------------
                         slack                                  3.106    

Slack (MET) :             3.109ns  (required time - arrival time)
  Source:                 UUT4/UUT4/CounterY_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/UUT5/UUT5a/BRAM_addr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_DCM_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk_100MHz_DCM_clk_wiz_0_1 rise@10.000ns - PClk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.417ns  (logic 4.505ns (70.204%)  route 1.912ns (29.796%))
  Logic Levels:           2  (DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.667ns = ( 8.333 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.041ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -4.999 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.793    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          1.651    -1.041    UUT4/UUT4/CLK
    SLICE_X36Y92         FDCE                                         r  UUT4/UUT4/CounterY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y92         FDCE (Prop_fdce_C_Q)         0.518    -0.523 r  UUT4/UUT4/CounterY_reg[0]/Q
                         net (fo=13, routed)          0.886     0.362    UUT4/UUT5/UUT5a/BRAM_addr0_0[0]
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_A[0]_P[9])
                                                      3.841     4.203 r  UUT4/UUT5/UUT5a/BRAM_addr0/P[9]
                         net (fo=1, routed)           1.026     5.230    UUT4/UUT5/UUT5a/BRAM_addr0_n_96
    SLICE_X36Y91         LUT2 (Prop_lut2_I1_O)        0.146     5.376 r  UUT4/UUT5/UUT5a/BRAM_addr[9]_i_1/O
                         net (fo=1, routed)           0.000     5.376    UUT4/UUT5/UUT5a/BRAM_addr[9]_i_1_n_0
    SLICE_X36Y91         FDRE                                         r  UUT4/UUT5/UUT5a/BRAM_addr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  SysClk (IN)
                         net (fo=0)                   0.000    10.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    11.404 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.566    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.752 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.764    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.855 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         1.478     8.333    UUT4/UUT5/UUT5a/Clk_100MHz_0
    SLICE_X36Y91         FDRE                                         r  UUT4/UUT5/UUT5a/BRAM_addr_reg[9]/C
                         clock pessimism              0.249     8.582    
                         clock uncertainty           -0.215     8.367    
    SLICE_X36Y91         FDRE (Setup_fdre_C_D)        0.118     8.485    UUT4/UUT5/UUT5a/BRAM_addr_reg[9]
  -------------------------------------------------------------------
                         required time                          8.485    
                         arrival time                          -5.376    
  -------------------------------------------------------------------
                         slack                                  3.109    

Slack (MET) :             3.110ns  (required time - arrival time)
  Source:                 UUT4/UUT4/CounterY_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/UUT5/UUT5a/BRAM_addr_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_DCM_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk_100MHz_DCM_clk_wiz_0_1 rise@10.000ns - PClk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.417ns  (logic 4.511ns (70.296%)  route 1.906ns (29.704%))
  Logic Levels:           2  (DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.376ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.666ns = ( 8.334 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.041ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -4.999 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.793    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          1.651    -1.041    UUT4/UUT4/CLK
    SLICE_X36Y92         FDCE                                         r  UUT4/UUT4/CounterY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y92         FDCE (Prop_fdce_C_Q)         0.518    -0.523 r  UUT4/UUT4/CounterY_reg[0]/Q
                         net (fo=13, routed)          0.886     0.362    UUT4/UUT5/UUT5a/BRAM_addr0_0[0]
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_A[0]_P[14])
                                                      3.841     4.203 r  UUT4/UUT5/UUT5a/BRAM_addr0/P[14]
                         net (fo=1, routed)           1.020     5.224    UUT4/UUT5/UUT5a/BRAM_addr0_n_91
    SLICE_X36Y93         LUT2 (Prop_lut2_I1_O)        0.152     5.376 r  UUT4/UUT5/UUT5a/BRAM_addr[14]_i_1/O
                         net (fo=1, routed)           0.000     5.376    UUT4/UUT5/UUT5a/BRAM_addr[14]_i_1_n_0
    SLICE_X36Y93         FDRE                                         r  UUT4/UUT5/UUT5a/BRAM_addr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  SysClk (IN)
                         net (fo=0)                   0.000    10.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    11.404 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.566    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.752 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.764    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.855 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         1.479     8.334    UUT4/UUT5/UUT5a/Clk_100MHz_0
    SLICE_X36Y93         FDRE                                         r  UUT4/UUT5/UUT5a/BRAM_addr_reg[14]/C
                         clock pessimism              0.249     8.583    
                         clock uncertainty           -0.215     8.368    
    SLICE_X36Y93         FDRE (Setup_fdre_C_D)        0.118     8.486    UUT4/UUT5/UUT5a/BRAM_addr_reg[14]
  -------------------------------------------------------------------
                         required time                          8.486    
                         arrival time                          -5.376    
  -------------------------------------------------------------------
                         slack                                  3.110    

Slack (MET) :             3.120ns  (required time - arrival time)
  Source:                 UUT4/UUT4/CounterY_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/UUT5/UUT5a/BRAM_addr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_DCM_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk_100MHz_DCM_clk_wiz_0_1 rise@10.000ns - PClk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.407ns  (logic 4.507ns (70.344%)  route 1.900ns (29.656%))
  Logic Levels:           2  (DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.376ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.666ns = ( 8.334 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.041ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -4.999 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.793    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          1.651    -1.041    UUT4/UUT4/CLK
    SLICE_X36Y92         FDCE                                         r  UUT4/UUT4/CounterY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y92         FDCE (Prop_fdce_C_Q)         0.518    -0.523 r  UUT4/UUT4/CounterY_reg[0]/Q
                         net (fo=13, routed)          0.886     0.362    UUT4/UUT5/UUT5a/BRAM_addr0_0[0]
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_A[0]_P[12])
                                                      3.841     4.203 r  UUT4/UUT5/UUT5a/BRAM_addr0/P[12]
                         net (fo=1, routed)           1.014     5.218    UUT4/UUT5/UUT5a/BRAM_addr0_n_93
    SLICE_X36Y93         LUT2 (Prop_lut2_I1_O)        0.148     5.366 r  UUT4/UUT5/UUT5a/BRAM_addr[12]_i_1/O
                         net (fo=1, routed)           0.000     5.366    UUT4/UUT5/UUT5a/BRAM_addr[12]_i_1_n_0
    SLICE_X36Y93         FDRE                                         r  UUT4/UUT5/UUT5a/BRAM_addr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  SysClk (IN)
                         net (fo=0)                   0.000    10.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    11.404 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.566    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.752 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.764    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.855 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         1.479     8.334    UUT4/UUT5/UUT5a/Clk_100MHz_0
    SLICE_X36Y93         FDRE                                         r  UUT4/UUT5/UUT5a/BRAM_addr_reg[12]/C
                         clock pessimism              0.249     8.583    
                         clock uncertainty           -0.215     8.368    
    SLICE_X36Y93         FDRE (Setup_fdre_C_D)        0.118     8.486    UUT4/UUT5/UUT5a/BRAM_addr_reg[12]
  -------------------------------------------------------------------
                         required time                          8.486    
                         arrival time                          -5.366    
  -------------------------------------------------------------------
                         slack                                  3.120    

Slack (MET) :             3.173ns  (required time - arrival time)
  Source:                 UUT4/UUT4/CounterY_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/UUT5/UUT5a/BRAM_addr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_DCM_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk_100MHz_DCM_clk_wiz_0_1 rise@10.000ns - PClk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.313ns  (logic 4.483ns (71.017%)  route 1.830ns (28.983%))
  Logic Levels:           2  (DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.667ns = ( 8.333 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.041ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -4.999 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.793    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          1.651    -1.041    UUT4/UUT4/CLK
    SLICE_X36Y92         FDCE                                         r  UUT4/UUT4/CounterY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y92         FDCE (Prop_fdce_C_Q)         0.518    -0.523 r  UUT4/UUT4/CounterY_reg[0]/Q
                         net (fo=13, routed)          0.886     0.362    UUT4/UUT5/UUT5a/BRAM_addr0_0[0]
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_A[0]_P[10])
                                                      3.841     4.203 r  UUT4/UUT5/UUT5a/BRAM_addr0/P[10]
                         net (fo=1, routed)           0.944     5.147    UUT4/UUT5/UUT5a/BRAM_addr0_n_95
    SLICE_X36Y91         LUT2 (Prop_lut2_I1_O)        0.124     5.271 r  UUT4/UUT5/UUT5a/BRAM_addr[10]_i_1/O
                         net (fo=1, routed)           0.000     5.271    UUT4/UUT5/UUT5a/BRAM_addr[10]_i_1_n_0
    SLICE_X36Y91         FDRE                                         r  UUT4/UUT5/UUT5a/BRAM_addr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  SysClk (IN)
                         net (fo=0)                   0.000    10.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    11.404 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.566    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.752 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.764    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.855 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         1.478     8.333    UUT4/UUT5/UUT5a/Clk_100MHz_0
    SLICE_X36Y91         FDRE                                         r  UUT4/UUT5/UUT5a/BRAM_addr_reg[10]/C
                         clock pessimism              0.249     8.582    
                         clock uncertainty           -0.215     8.367    
    SLICE_X36Y91         FDRE (Setup_fdre_C_D)        0.077     8.444    UUT4/UUT5/UUT5a/BRAM_addr_reg[10]
  -------------------------------------------------------------------
                         required time                          8.444    
                         arrival time                          -5.271    
  -------------------------------------------------------------------
                         slack                                  3.173    

Slack (MET) :             3.240ns  (required time - arrival time)
  Source:                 UUT4/UUT4/CounterY_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/UUT5/UUT5a/BRAM_addr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_DCM_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk_100MHz_DCM_clk_wiz_0_1 rise@10.000ns - PClk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.286ns  (logic 4.509ns (71.730%)  route 1.777ns (28.270%))
  Logic Levels:           2  (DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.667ns = ( 8.333 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.041ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -4.999 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.793    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          1.651    -1.041    UUT4/UUT4/CLK
    SLICE_X36Y92         FDCE                                         r  UUT4/UUT4/CounterY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y92         FDCE (Prop_fdce_C_Q)         0.518    -0.523 r  UUT4/UUT4/CounterY_reg[0]/Q
                         net (fo=13, routed)          0.886     0.362    UUT4/UUT5/UUT5a/BRAM_addr0_0[0]
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_A[0]_P[8])
                                                      3.841     4.203 r  UUT4/UUT5/UUT5a/BRAM_addr0/P[8]
                         net (fo=1, routed)           0.891     5.095    UUT4/UUT5/UUT5a/BRAM_addr0_n_97
    SLICE_X36Y91         LUT2 (Prop_lut2_I1_O)        0.150     5.245 r  UUT4/UUT5/UUT5a/BRAM_addr[8]_i_1/O
                         net (fo=1, routed)           0.000     5.245    UUT4/UUT5/UUT5a/BRAM_addr[8]_i_1_n_0
    SLICE_X36Y91         FDRE                                         r  UUT4/UUT5/UUT5a/BRAM_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  SysClk (IN)
                         net (fo=0)                   0.000    10.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    11.404 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.566    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.752 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.764    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.855 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         1.478     8.333    UUT4/UUT5/UUT5a/Clk_100MHz_0
    SLICE_X36Y91         FDRE                                         r  UUT4/UUT5/UUT5a/BRAM_addr_reg[8]/C
                         clock pessimism              0.249     8.582    
                         clock uncertainty           -0.215     8.367    
    SLICE_X36Y91         FDRE (Setup_fdre_C_D)        0.118     8.485    UUT4/UUT5/UUT5a/BRAM_addr_reg[8]
  -------------------------------------------------------------------
                         required time                          8.485    
                         arrival time                          -5.245    
  -------------------------------------------------------------------
                         slack                                  3.240    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 UUT4/UUT4/CounterY_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/UUT5/UUT5a/FSM_State_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_DCM_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_100MHz_DCM_clk_wiz_0_1 rise@0.000ns - PClk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.843ns  (logic 0.231ns (27.408%)  route 0.612ns (72.592%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          0.555    -0.653    UUT4/UUT4/CLK
    SLICE_X37Y92         FDCE                                         r  UUT4/UUT4/CounterY_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y92         FDCE (Prop_fdce_C_Q)         0.141    -0.512 r  UUT4/UUT4/CounterY_reg[3]/Q
                         net (fo=11, routed)          0.205    -0.307    UUT4/UUT4/CounterY_reg[9]_0[3]
    SLICE_X37Y92         LUT6 (Prop_lut6_I3_O)        0.045    -0.262 r  UUT4/UUT4/FSM_State[1]_i_3__0/O
                         net (fo=1, routed)           0.407     0.145    UUT4/UUT4/FSM_State[1]_i_3__0_n_0
    SLICE_X38Y92         LUT6 (Prop_lut6_I3_O)        0.045     0.190 r  UUT4/UUT4/FSM_State[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.190    UUT4/UUT5/UUT5a/D[1]
    SLICE_X38Y92         FDRE                                         r  UUT4/UUT5/UUT5a/FSM_State_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         0.823    -0.892    UUT4/UUT5/UUT5a/Clk_100MHz_0
    SLICE_X38Y92         FDRE                                         r  UUT4/UUT5/UUT5a/FSM_State_reg[1]/C
                         clock pessimism              0.567    -0.326    
                         clock uncertainty            0.215    -0.111    
    SLICE_X38Y92         FDRE (Hold_fdre_C_D)         0.121     0.010    UUT4/UUT5/UUT5a/FSM_State_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.010    
                         arrival time                           0.190    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 UUT4/UUT4/CounterX_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/UUT5/UUT5a/FSM_State_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_DCM_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_100MHz_DCM_clk_wiz_0_1 rise@0.000ns - PClk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.816ns  (logic 0.290ns (35.524%)  route 0.526ns (64.476%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          0.556    -0.652    UUT4/UUT4/CLK
    SLICE_X39Y93         FDCE                                         r  UUT4/UUT4/CounterX_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y93         FDCE (Prop_fdce_C_Q)         0.141    -0.511 r  UUT4/UUT4/CounterX_reg[5]/Q
                         net (fo=9, routed)           0.203    -0.308    UUT4/UUT4/CounterX[5]
    SLICE_X39Y93         LUT4 (Prop_lut4_I3_O)        0.042    -0.266 f  UUT4/UUT4/CounterX[9]_i_3/O
                         net (fo=2, routed)           0.324     0.058    UUT4/UUT4/CounterX[9]_i_3_n_0
    SLICE_X39Y91         LUT6 (Prop_lut6_I5_O)        0.107     0.165 r  UUT4/UUT4/FSM_State[0]_i_1/O
                         net (fo=1, routed)           0.000     0.165    UUT4/UUT5/UUT5a/D[0]
    SLICE_X39Y91         FDSE                                         r  UUT4/UUT5/UUT5a/FSM_State_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         0.823    -0.892    UUT4/UUT5/UUT5a/Clk_100MHz_0
    SLICE_X39Y91         FDSE                                         r  UUT4/UUT5/UUT5a/FSM_State_reg[0]/C
                         clock pessimism              0.567    -0.326    
                         clock uncertainty            0.215    -0.111    
    SLICE_X39Y91         FDSE (Hold_fdse_C_D)         0.092    -0.019    UUT4/UUT5/UUT5a/FSM_State_reg[0]
  -------------------------------------------------------------------
                         required time                          0.019    
                         arrival time                           0.165    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 UUT4/UUT4/ReadCounterX_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/UUT5/UUT5a/BRAM_addr_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_DCM_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_100MHz_DCM_clk_wiz_0_1 rise@0.000ns - PClk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.963ns  (logic 0.517ns (53.671%)  route 0.446ns (46.329%))
  Logic Levels:           2  (DSP48E1=1 LUT2=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          0.555    -0.653    UUT4/UUT4/CLK
    SLICE_X36Y90         FDCE                                         r  UUT4/UUT4/ReadCounterX_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y90         FDCE (Prop_fdce_C_Q)         0.164    -0.489 r  UUT4/UUT4/ReadCounterX_reg[7]/Q
                         net (fo=4, routed)           0.233    -0.255    UUT4/UUT5/UUT5a/BRAM_addr0_1[7]
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_C[7]_P[17])
                                                      0.308     0.053 r  UUT4/UUT5/UUT5a/BRAM_addr0/P[17]
                         net (fo=1, routed)           0.213     0.266    UUT4/UUT5/UUT5a/BRAM_addr0_n_88
    SLICE_X36Y93         LUT2 (Prop_lut2_I1_O)        0.045     0.311 r  UUT4/UUT5/UUT5a/BRAM_addr[17]_i_1/O
                         net (fo=1, routed)           0.000     0.311    UUT4/UUT5/UUT5a/BRAM_addr[17]_i_1_n_0
    SLICE_X36Y93         FDRE                                         r  UUT4/UUT5/UUT5a/BRAM_addr_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         0.824    -0.891    UUT4/UUT5/UUT5a/Clk_100MHz_0
    SLICE_X36Y93         FDRE                                         r  UUT4/UUT5/UUT5a/BRAM_addr_reg[17]/C
                         clock pessimism              0.567    -0.325    
                         clock uncertainty            0.215    -0.110    
    SLICE_X36Y93         FDRE (Hold_fdre_C_D)         0.121     0.011    UUT4/UUT5/UUT5a/BRAM_addr_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.011    
                         arrival time                           0.311    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 UUT4/UUT4/ReadCounterX_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/UUT5/UUT5a/BRAM_addr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_DCM_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_100MHz_DCM_clk_wiz_0_1 rise@0.000ns - PClk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.969ns  (logic 0.517ns (53.340%)  route 0.452ns (46.660%))
  Logic Levels:           2  (DSP48E1=1 LUT2=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          0.555    -0.653    UUT4/UUT4/CLK
    SLICE_X36Y90         FDCE                                         r  UUT4/UUT4/ReadCounterX_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y90         FDCE (Prop_fdce_C_Q)         0.164    -0.489 r  UUT4/UUT4/ReadCounterX_reg[7]/Q
                         net (fo=4, routed)           0.233    -0.255    UUT4/UUT5/UUT5a/BRAM_addr0_1[7]
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_C[7]_P[11])
                                                      0.308     0.053 r  UUT4/UUT5/UUT5a/BRAM_addr0/P[11]
                         net (fo=1, routed)           0.219     0.272    UUT4/UUT5/UUT5a/BRAM_addr0_n_94
    SLICE_X36Y93         LUT2 (Prop_lut2_I1_O)        0.045     0.317 r  UUT4/UUT5/UUT5a/BRAM_addr[11]_i_1/O
                         net (fo=1, routed)           0.000     0.317    UUT4/UUT5/UUT5a/BRAM_addr[11]_i_1_n_0
    SLICE_X36Y93         FDRE                                         r  UUT4/UUT5/UUT5a/BRAM_addr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         0.824    -0.891    UUT4/UUT5/UUT5a/Clk_100MHz_0
    SLICE_X36Y93         FDRE                                         r  UUT4/UUT5/UUT5a/BRAM_addr_reg[11]/C
                         clock pessimism              0.567    -0.325    
                         clock uncertainty            0.215    -0.110    
    SLICE_X36Y93         FDRE (Hold_fdre_C_D)         0.120     0.010    UUT4/UUT5/UUT5a/BRAM_addr_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.010    
                         arrival time                           0.317    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 UUT4/UUT4/ReadCounterX_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/UUT5/UUT5a/BRAM_addr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_DCM_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_100MHz_DCM_clk_wiz_0_1 rise@0.000ns - PClk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.974ns  (logic 0.517ns (53.065%)  route 0.457ns (46.935%))
  Logic Levels:           2  (DSP48E1=1 LUT2=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          0.555    -0.653    UUT4/UUT4/CLK
    SLICE_X36Y90         FDCE                                         r  UUT4/UUT4/ReadCounterX_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y90         FDCE (Prop_fdce_C_Q)         0.164    -0.489 r  UUT4/UUT4/ReadCounterX_reg[7]/Q
                         net (fo=4, routed)           0.233    -0.255    UUT4/UUT5/UUT5a/BRAM_addr0_1[7]
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_C[7]_P[13])
                                                      0.308     0.053 r  UUT4/UUT5/UUT5a/BRAM_addr0/P[13]
                         net (fo=1, routed)           0.224     0.277    UUT4/UUT5/UUT5a/BRAM_addr0_n_92
    SLICE_X36Y93         LUT2 (Prop_lut2_I1_O)        0.045     0.322 r  UUT4/UUT5/UUT5a/BRAM_addr[13]_i_1/O
                         net (fo=1, routed)           0.000     0.322    UUT4/UUT5/UUT5a/BRAM_addr[13]_i_1_n_0
    SLICE_X36Y93         FDRE                                         r  UUT4/UUT5/UUT5a/BRAM_addr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         0.824    -0.891    UUT4/UUT5/UUT5a/Clk_100MHz_0
    SLICE_X36Y93         FDRE                                         r  UUT4/UUT5/UUT5a/BRAM_addr_reg[13]/C
                         clock pessimism              0.567    -0.325    
                         clock uncertainty            0.215    -0.110    
    SLICE_X36Y93         FDRE (Hold_fdre_C_D)         0.121     0.011    UUT4/UUT5/UUT5a/BRAM_addr_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.011    
                         arrival time                           0.322    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 UUT4/UUT4/ReadCounterX_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/UUT5/UUT5a/BRAM_addr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_DCM_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_100MHz_DCM_clk_wiz_0_1 rise@0.000ns - PClk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.965ns  (logic 0.517ns (53.560%)  route 0.448ns (46.440%))
  Logic Levels:           2  (DSP48E1=1 LUT2=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          0.555    -0.653    UUT4/UUT4/CLK
    SLICE_X36Y90         FDCE                                         r  UUT4/UUT4/ReadCounterX_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y90         FDCE (Prop_fdce_C_Q)         0.164    -0.489 r  UUT4/UUT4/ReadCounterX_reg[7]/Q
                         net (fo=4, routed)           0.233    -0.255    UUT4/UUT5/UUT5a/BRAM_addr0_1[7]
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_C[7]_P[5])
                                                      0.308     0.053 r  UUT4/UUT5/UUT5a/BRAM_addr0/P[5]
                         net (fo=1, routed)           0.215     0.268    UUT4/UUT5/UUT5a/BRAM_addr0_n_100
    SLICE_X37Y91         LUT2 (Prop_lut2_I1_O)        0.045     0.313 r  UUT4/UUT5/UUT5a/BRAM_addr[5]_i_1/O
                         net (fo=1, routed)           0.000     0.313    UUT4/UUT5/UUT5a/BRAM_addr[5]_i_1_n_0
    SLICE_X37Y91         FDRE                                         r  UUT4/UUT5/UUT5a/BRAM_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         0.823    -0.892    UUT4/UUT5/UUT5a/Clk_100MHz_0
    SLICE_X37Y91         FDRE                                         r  UUT4/UUT5/UUT5a/BRAM_addr_reg[5]/C
                         clock pessimism              0.567    -0.326    
                         clock uncertainty            0.215    -0.111    
    SLICE_X37Y91         FDRE (Hold_fdre_C_D)         0.091    -0.020    UUT4/UUT5/UUT5a/BRAM_addr_reg[5]
  -------------------------------------------------------------------
                         required time                          0.020    
                         arrival time                           0.313    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 UUT4/UUT4/ReadCounterX_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/UUT5/UUT5a/BRAM_addr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_DCM_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_100MHz_DCM_clk_wiz_0_1 rise@0.000ns - PClk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.019ns  (logic 0.516ns (50.655%)  route 0.503ns (49.345%))
  Logic Levels:           2  (DSP48E1=1 LUT2=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          0.555    -0.653    UUT4/UUT4/CLK
    SLICE_X36Y90         FDCE                                         r  UUT4/UUT4/ReadCounterX_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y90         FDCE (Prop_fdce_C_Q)         0.164    -0.489 r  UUT4/UUT4/ReadCounterX_reg[7]/Q
                         net (fo=4, routed)           0.233    -0.255    UUT4/UUT5/UUT5a/BRAM_addr0_1[7]
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_C[7]_P[8])
                                                      0.308     0.053 r  UUT4/UUT5/UUT5a/BRAM_addr0/P[8]
                         net (fo=1, routed)           0.269     0.322    UUT4/UUT5/UUT5a/BRAM_addr0_n_97
    SLICE_X36Y91         LUT2 (Prop_lut2_I1_O)        0.044     0.366 r  UUT4/UUT5/UUT5a/BRAM_addr[8]_i_1/O
                         net (fo=1, routed)           0.000     0.366    UUT4/UUT5/UUT5a/BRAM_addr[8]_i_1_n_0
    SLICE_X36Y91         FDRE                                         r  UUT4/UUT5/UUT5a/BRAM_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         0.823    -0.892    UUT4/UUT5/UUT5a/Clk_100MHz_0
    SLICE_X36Y91         FDRE                                         r  UUT4/UUT5/UUT5a/BRAM_addr_reg[8]/C
                         clock pessimism              0.567    -0.326    
                         clock uncertainty            0.215    -0.111    
    SLICE_X36Y91         FDRE (Hold_fdre_C_D)         0.131     0.020    UUT4/UUT5/UUT5a/BRAM_addr_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.020    
                         arrival time                           0.366    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.352ns  (arrival time - required time)
  Source:                 UUT4/UUT4/ReadCounterX_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/UUT5/UUT5a/BRAM_addr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_DCM_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_100MHz_DCM_clk_wiz_0_1 rise@0.000ns - PClk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.024ns  (logic 0.519ns (50.671%)  route 0.505ns (49.329%))
  Logic Levels:           2  (DSP48E1=1 LUT2=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          0.555    -0.653    UUT4/UUT4/CLK
    SLICE_X36Y90         FDCE                                         r  UUT4/UUT4/ReadCounterX_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y90         FDCE (Prop_fdce_C_Q)         0.164    -0.489 r  UUT4/UUT4/ReadCounterX_reg[7]/Q
                         net (fo=4, routed)           0.233    -0.255    UUT4/UUT5/UUT5a/BRAM_addr0_1[7]
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_C[7]_P[2])
                                                      0.308     0.053 r  UUT4/UUT5/UUT5a/BRAM_addr0/P[2]
                         net (fo=1, routed)           0.272     0.325    UUT4/UUT5/UUT5a/BRAM_addr0_n_103
    SLICE_X36Y91         LUT2 (Prop_lut2_I1_O)        0.047     0.372 r  UUT4/UUT5/UUT5a/BRAM_addr[2]_i_1/O
                         net (fo=1, routed)           0.000     0.372    UUT4/UUT5/UUT5a/BRAM_addr[2]_i_1_n_0
    SLICE_X36Y91         FDRE                                         r  UUT4/UUT5/UUT5a/BRAM_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         0.823    -0.892    UUT4/UUT5/UUT5a/Clk_100MHz_0
    SLICE_X36Y91         FDRE                                         r  UUT4/UUT5/UUT5a/BRAM_addr_reg[2]/C
                         clock pessimism              0.567    -0.326    
                         clock uncertainty            0.215    -0.111    
    SLICE_X36Y91         FDRE (Hold_fdre_C_D)         0.131     0.020    UUT4/UUT5/UUT5a/BRAM_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.020    
                         arrival time                           0.372    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 UUT4/UUT4/ReadCounterX_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/UUT5/UUT5a/BRAM_addr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_DCM_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_100MHz_DCM_clk_wiz_0_1 rise@0.000ns - PClk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.025ns  (logic 0.521ns (50.816%)  route 0.504ns (49.184%))
  Logic Levels:           2  (DSP48E1=1 LUT2=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          0.555    -0.653    UUT4/UUT4/CLK
    SLICE_X36Y90         FDCE                                         r  UUT4/UUT4/ReadCounterX_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y90         FDCE (Prop_fdce_C_Q)         0.164    -0.489 r  UUT4/UUT4/ReadCounterX_reg[7]/Q
                         net (fo=4, routed)           0.233    -0.255    UUT4/UUT5/UUT5a/BRAM_addr0_1[7]
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_C[7]_P[4])
                                                      0.308     0.053 r  UUT4/UUT5/UUT5a/BRAM_addr0/P[4]
                         net (fo=1, routed)           0.271     0.324    UUT4/UUT5/UUT5a/BRAM_addr0_n_101
    SLICE_X36Y91         LUT2 (Prop_lut2_I1_O)        0.049     0.373 r  UUT4/UUT5/UUT5a/BRAM_addr[4]_i_1/O
                         net (fo=1, routed)           0.000     0.373    UUT4/UUT5/UUT5a/BRAM_addr[4]_i_1_n_0
    SLICE_X36Y91         FDRE                                         r  UUT4/UUT5/UUT5a/BRAM_addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         0.823    -0.892    UUT4/UUT5/UUT5a/Clk_100MHz_0
    SLICE_X36Y91         FDRE                                         r  UUT4/UUT5/UUT5a/BRAM_addr_reg[4]/C
                         clock pessimism              0.567    -0.326    
                         clock uncertainty            0.215    -0.111    
    SLICE_X36Y91         FDRE (Hold_fdre_C_D)         0.131     0.020    UUT4/UUT5/UUT5a/BRAM_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.020    
                         arrival time                           0.373    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 UUT4/UUT4/ReadCounterX_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/UUT5/UUT5a/BRAM_addr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_DCM_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_100MHz_DCM_clk_wiz_0_1 rise@0.000ns - PClk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.019ns  (logic 0.517ns (50.726%)  route 0.502ns (49.274%))
  Logic Levels:           2  (DSP48E1=1 LUT2=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          0.555    -0.653    UUT4/UUT4/CLK
    SLICE_X36Y90         FDCE                                         r  UUT4/UUT4/ReadCounterX_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y90         FDCE (Prop_fdce_C_Q)         0.164    -0.489 r  UUT4/UUT4/ReadCounterX_reg[7]/Q
                         net (fo=4, routed)           0.233    -0.255    UUT4/UUT5/UUT5a/BRAM_addr0_1[7]
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_C[7]_P[7])
                                                      0.308     0.053 r  UUT4/UUT5/UUT5a/BRAM_addr0/P[7]
                         net (fo=1, routed)           0.269     0.322    UUT4/UUT5/UUT5a/BRAM_addr0_n_98
    SLICE_X36Y91         LUT2 (Prop_lut2_I1_O)        0.045     0.367 r  UUT4/UUT5/UUT5a/BRAM_addr[7]_i_1/O
                         net (fo=1, routed)           0.000     0.367    UUT4/UUT5/UUT5a/BRAM_addr[7]_i_1_n_0
    SLICE_X36Y91         FDRE                                         r  UUT4/UUT5/UUT5a/BRAM_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         0.823    -0.892    UUT4/UUT5/UUT5a/Clk_100MHz_0
    SLICE_X36Y91         FDRE                                         r  UUT4/UUT5/UUT5a/BRAM_addr_reg[7]/C
                         clock pessimism              0.567    -0.326    
                         clock uncertainty            0.215    -0.111    
    SLICE_X36Y91         FDRE (Hold_fdre_C_D)         0.121     0.010    UUT4/UUT5/UUT5a/BRAM_addr_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.010    
                         arrival time                           0.367    
  -------------------------------------------------------------------
                         slack                                  0.357    





---------------------------------------------------------------------------------------------------
From Clock:  Clk_100MHz_DCM_clk_wiz_0_1
  To Clock:  PClk_DCM_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        6.125ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.258ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.125ns  (required time - arrival time)
  Source:                 UUT4/UUT5/UUT5a/Red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT4/UUT6/TMDS_CH0/dout_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             PClk_DCM_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PClk_DCM_clk_wiz_0_1 rise@40.000ns - Clk_100MHz_DCM_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        3.311ns  (logic 0.716ns (21.624%)  route 2.595ns (78.376%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.378ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.668ns = ( 38.332 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.041ns = ( 28.959 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    K17                                               0.000    30.000 r  SysClk (IN)
                         net (fo=0)                   0.000    30.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475    31.475 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.760    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    25.001 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    27.207    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.308 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         1.651    28.959    UUT4/UUT5/UUT5a/Clk_100MHz_0
    SLICE_X41Y93         FDRE                                         r  UUT4/UUT5/UUT5a/Red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y93         FDRE (Prop_fdre_C_Q)         0.419    29.378 f  UUT4/UUT5/UUT5a/Red_reg[0]/Q
                         net (fo=15, routed)          2.595    31.973    UUT4/UUT4/Blue[0]
    SLICE_X47Y92         LUT3 (Prop_lut3_I0_O)        0.297    32.270 r  UUT4/UUT4/dout[8]_i_1/O
                         net (fo=1, routed)           0.000    32.270    UUT4/UUT6/TMDS_CH0/D[2]
    SLICE_X47Y92         FDCE                                         r  UUT4/UUT6/TMDS_CH0/dout_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  SysClk (IN)
                         net (fo=0)                   0.000    40.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.752 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.764    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          1.477    38.332    UUT4/UUT6/TMDS_CH0/CLK
    SLICE_X47Y92         FDCE                                         r  UUT4/UUT6/TMDS_CH0/dout_reg[8]/C
                         clock pessimism              0.249    38.581    
                         clock uncertainty           -0.215    38.366    
    SLICE_X47Y92         FDCE (Setup_fdce_C_D)        0.029    38.395    UUT4/UUT6/TMDS_CH0/dout_reg[8]
  -------------------------------------------------------------------
                         required time                         38.395    
                         arrival time                         -32.270    
  -------------------------------------------------------------------
                         slack                                  6.125    

Slack (MET) :             6.143ns  (required time - arrival time)
  Source:                 UUT4/UUT5/UUT5a/Red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT4/UUT6/TMDS_CH0/dout_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             PClk_DCM_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PClk_DCM_clk_wiz_0_1 rise@40.000ns - Clk_100MHz_DCM_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        3.339ns  (logic 0.744ns (22.281%)  route 2.595ns (77.719%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.378ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.668ns = ( 38.332 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.041ns = ( 28.959 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    K17                                               0.000    30.000 r  SysClk (IN)
                         net (fo=0)                   0.000    30.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475    31.475 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.760    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    25.001 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    27.207    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.308 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         1.651    28.959    UUT4/UUT5/UUT5a/Clk_100MHz_0
    SLICE_X41Y93         FDRE                                         r  UUT4/UUT5/UUT5a/Red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y93         FDRE (Prop_fdre_C_Q)         0.419    29.378 r  UUT4/UUT5/UUT5a/Red_reg[0]/Q
                         net (fo=15, routed)          2.595    31.973    UUT4/UUT4/Blue[0]
    SLICE_X47Y92         LUT5 (Prop_lut5_I0_O)        0.325    32.298 r  UUT4/UUT4/dout[9]_i_1__0/O
                         net (fo=1, routed)           0.000    32.298    UUT4/UUT6/TMDS_CH0/D[3]
    SLICE_X47Y92         FDCE                                         r  UUT4/UUT6/TMDS_CH0/dout_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  SysClk (IN)
                         net (fo=0)                   0.000    40.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.752 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.764    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          1.477    38.332    UUT4/UUT6/TMDS_CH0/CLK
    SLICE_X47Y92         FDCE                                         r  UUT4/UUT6/TMDS_CH0/dout_reg[9]/C
                         clock pessimism              0.249    38.581    
                         clock uncertainty           -0.215    38.366    
    SLICE_X47Y92         FDCE (Setup_fdce_C_D)        0.075    38.441    UUT4/UUT6/TMDS_CH0/dout_reg[9]
  -------------------------------------------------------------------
                         required time                         38.441    
                         arrival time                         -32.298    
  -------------------------------------------------------------------
                         slack                                  6.143    

Slack (MET) :             6.470ns  (required time - arrival time)
  Source:                 UUT4/UUT5/UUT5a/Red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT4/UUT6/TMDS_CH0/balance_acc_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             PClk_DCM_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PClk_DCM_clk_wiz_0_1 rise@40.000ns - Clk_100MHz_DCM_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        3.011ns  (logic 0.742ns (24.644%)  route 2.269ns (75.356%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.379ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.669ns = ( 38.331 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.041ns = ( 28.959 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    K17                                               0.000    30.000 r  SysClk (IN)
                         net (fo=0)                   0.000    30.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475    31.475 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.760    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    25.001 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    27.207    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.308 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         1.651    28.959    UUT4/UUT5/UUT5a/Clk_100MHz_0
    SLICE_X41Y93         FDRE                                         r  UUT4/UUT5/UUT5a/Red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y93         FDRE (Prop_fdre_C_Q)         0.419    29.378 r  UUT4/UUT5/UUT5a/Red_reg[0]/Q
                         net (fo=15, routed)          2.269    31.647    UUT4/UUT6/TMDS_CH0/Blue[0]
    SLICE_X48Y92         LUT5 (Prop_lut5_I0_O)        0.323    31.970 r  UUT4/UUT6/TMDS_CH0/balance_acc[1]_i_1/O
                         net (fo=1, routed)           0.000    31.970    UUT4/UUT6/TMDS_CH0/balance_acc[1]_i_1_n_0
    SLICE_X48Y92         FDCE                                         r  UUT4/UUT6/TMDS_CH0/balance_acc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  SysClk (IN)
                         net (fo=0)                   0.000    40.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.752 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.764    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          1.476    38.331    UUT4/UUT6/TMDS_CH0/CLK
    SLICE_X48Y92         FDCE                                         r  UUT4/UUT6/TMDS_CH0/balance_acc_reg[1]/C
                         clock pessimism              0.249    38.580    
                         clock uncertainty           -0.215    38.365    
    SLICE_X48Y92         FDCE (Setup_fdce_C_D)        0.075    38.440    UUT4/UUT6/TMDS_CH0/balance_acc_reg[1]
  -------------------------------------------------------------------
                         required time                         38.440    
                         arrival time                         -31.970    
  -------------------------------------------------------------------
                         slack                                  6.470    

Slack (MET) :             6.518ns  (required time - arrival time)
  Source:                 UUT4/UUT5/UUT5a/Red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT4/UUT6/TMDS_CH2/balance_acc_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             PClk_DCM_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PClk_DCM_clk_wiz_0_1 rise@40.000ns - Clk_100MHz_DCM_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        2.959ns  (logic 0.716ns (24.200%)  route 2.243ns (75.800%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.390ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.680ns = ( 38.320 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.041ns = ( 28.959 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    K17                                               0.000    30.000 r  SysClk (IN)
                         net (fo=0)                   0.000    30.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475    31.475 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.760    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    25.001 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    27.207    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.308 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         1.651    28.959    UUT4/UUT5/UUT5a/Clk_100MHz_0
    SLICE_X41Y93         FDRE                                         r  UUT4/UUT5/UUT5a/Red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y93         FDRE (Prop_fdre_C_Q)         0.419    29.378 r  UUT4/UUT5/UUT5a/Red_reg[0]/Q
                         net (fo=15, routed)          2.243    31.621    UUT4/UUT6/TMDS_CH2/Blue[0]
    SLICE_X50Y92         LUT5 (Prop_lut5_I0_O)        0.297    31.918 r  UUT4/UUT6/TMDS_CH2/balance_acc[1]_i_1__1/O
                         net (fo=1, routed)           0.000    31.918    UUT4/UUT6/TMDS_CH2/balance_acc[1]_i_1__1_n_0
    SLICE_X50Y92         FDCE                                         r  UUT4/UUT6/TMDS_CH2/balance_acc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  SysClk (IN)
                         net (fo=0)                   0.000    40.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.752 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.764    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          1.465    38.320    UUT4/UUT6/TMDS_CH2/CLK
    SLICE_X50Y92         FDCE                                         r  UUT4/UUT6/TMDS_CH2/balance_acc_reg[1]/C
                         clock pessimism              0.249    38.569    
                         clock uncertainty           -0.215    38.354    
    SLICE_X50Y92         FDCE (Setup_fdce_C_D)        0.081    38.435    UUT4/UUT6/TMDS_CH2/balance_acc_reg[1]
  -------------------------------------------------------------------
                         required time                         38.435    
                         arrival time                         -31.918    
  -------------------------------------------------------------------
                         slack                                  6.518    

Slack (MET) :             6.527ns  (required time - arrival time)
  Source:                 UUT4/UUT5/UUT5a/Red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT4/UUT6/TMDS_CH2/dout_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             PClk_DCM_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PClk_DCM_clk_wiz_0_1 rise@40.000ns - Clk_100MHz_DCM_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        2.987ns  (logic 0.744ns (24.910%)  route 2.243ns (75.090%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.390ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.680ns = ( 38.320 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.041ns = ( 28.959 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    K17                                               0.000    30.000 r  SysClk (IN)
                         net (fo=0)                   0.000    30.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475    31.475 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.760    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    25.001 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    27.207    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.308 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         1.651    28.959    UUT4/UUT5/UUT5a/Clk_100MHz_0
    SLICE_X41Y93         FDRE                                         r  UUT4/UUT5/UUT5a/Red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y93         FDRE (Prop_fdre_C_Q)         0.419    29.378 r  UUT4/UUT5/UUT5a/Red_reg[0]/Q
                         net (fo=15, routed)          2.243    31.621    UUT4/UUT6/TMDS_CH2/Blue[0]
    SLICE_X50Y92         LUT3 (Prop_lut3_I1_O)        0.325    31.946 r  UUT4/UUT6/TMDS_CH2/dout[9]_i_1/O
                         net (fo=1, routed)           0.000    31.946    UUT4/UUT6/TMDS_CH2/dout[9]_i_1_n_0
    SLICE_X50Y92         FDCE                                         r  UUT4/UUT6/TMDS_CH2/dout_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  SysClk (IN)
                         net (fo=0)                   0.000    40.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.752 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.764    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          1.465    38.320    UUT4/UUT6/TMDS_CH2/CLK
    SLICE_X50Y92         FDCE                                         r  UUT4/UUT6/TMDS_CH2/dout_reg[9]/C
                         clock pessimism              0.249    38.569    
                         clock uncertainty           -0.215    38.354    
    SLICE_X50Y92         FDCE (Setup_fdce_C_D)        0.118    38.472    UUT4/UUT6/TMDS_CH2/dout_reg[9]
  -------------------------------------------------------------------
                         required time                         38.472    
                         arrival time                         -31.946    
  -------------------------------------------------------------------
                         slack                                  6.527    

Slack (MET) :             6.720ns  (required time - arrival time)
  Source:                 UUT4/UUT5/UUT5a/Red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT4/UUT6/TMDS_CH1/balance_acc_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             PClk_DCM_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PClk_DCM_clk_wiz_0_1 rise@40.000ns - Clk_100MHz_DCM_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        2.755ns  (logic 0.716ns (25.993%)  route 2.039ns (74.007%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.390ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.680ns = ( 38.320 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.041ns = ( 28.959 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    K17                                               0.000    30.000 r  SysClk (IN)
                         net (fo=0)                   0.000    30.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475    31.475 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.760    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    25.001 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    27.207    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.308 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         1.651    28.959    UUT4/UUT5/UUT5a/Clk_100MHz_0
    SLICE_X41Y93         FDRE                                         r  UUT4/UUT5/UUT5a/Red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y93         FDRE (Prop_fdre_C_Q)         0.419    29.378 r  UUT4/UUT5/UUT5a/Red_reg[0]/Q
                         net (fo=15, routed)          2.039    31.416    UUT4/UUT6/TMDS_CH1/Blue[0]
    SLICE_X50Y91         LUT6 (Prop_lut6_I2_O)        0.297    31.713 r  UUT4/UUT6/TMDS_CH1/balance_acc[3]_i_1__0/O
                         net (fo=1, routed)           0.000    31.713    UUT4/UUT6/TMDS_CH1/balance_acc[3]_i_1__0_n_0
    SLICE_X50Y91         FDCE                                         r  UUT4/UUT6/TMDS_CH1/balance_acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  SysClk (IN)
                         net (fo=0)                   0.000    40.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.752 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.764    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          1.465    38.320    UUT4/UUT6/TMDS_CH1/CLK
    SLICE_X50Y91         FDCE                                         r  UUT4/UUT6/TMDS_CH1/balance_acc_reg[3]/C
                         clock pessimism              0.249    38.569    
                         clock uncertainty           -0.215    38.354    
    SLICE_X50Y91         FDCE (Setup_fdce_C_D)        0.079    38.433    UUT4/UUT6/TMDS_CH1/balance_acc_reg[3]
  -------------------------------------------------------------------
                         required time                         38.433    
                         arrival time                         -31.713    
  -------------------------------------------------------------------
                         slack                                  6.720    

Slack (MET) :             6.739ns  (required time - arrival time)
  Source:                 UUT4/UUT5/UUT5a/Red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT4/UUT6/TMDS_CH1/balance_acc_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             PClk_DCM_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PClk_DCM_clk_wiz_0_1 rise@40.000ns - Clk_100MHz_DCM_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        2.736ns  (logic 0.716ns (26.174%)  route 2.020ns (73.826%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.390ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.680ns = ( 38.320 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.041ns = ( 28.959 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    K17                                               0.000    30.000 r  SysClk (IN)
                         net (fo=0)                   0.000    30.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475    31.475 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.760    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    25.001 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    27.207    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.308 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         1.651    28.959    UUT4/UUT5/UUT5a/Clk_100MHz_0
    SLICE_X41Y93         FDRE                                         r  UUT4/UUT5/UUT5a/Red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y93         FDRE (Prop_fdre_C_Q)         0.419    29.378 r  UUT4/UUT5/UUT5a/Red_reg[0]/Q
                         net (fo=15, routed)          2.020    31.397    UUT4/UUT6/TMDS_CH1/Blue[0]
    SLICE_X50Y91         LUT6 (Prop_lut6_I1_O)        0.297    31.694 r  UUT4/UUT6/TMDS_CH1/balance_acc[2]_i_1__0/O
                         net (fo=1, routed)           0.000    31.694    UUT4/UUT6/TMDS_CH1/balance_acc[2]_i_1__0_n_0
    SLICE_X50Y91         FDCE                                         r  UUT4/UUT6/TMDS_CH1/balance_acc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  SysClk (IN)
                         net (fo=0)                   0.000    40.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.752 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.764    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          1.465    38.320    UUT4/UUT6/TMDS_CH1/CLK
    SLICE_X50Y91         FDCE                                         r  UUT4/UUT6/TMDS_CH1/balance_acc_reg[2]/C
                         clock pessimism              0.249    38.569    
                         clock uncertainty           -0.215    38.354    
    SLICE_X50Y91         FDCE (Setup_fdce_C_D)        0.079    38.433    UUT4/UUT6/TMDS_CH1/balance_acc_reg[2]
  -------------------------------------------------------------------
                         required time                         38.433    
                         arrival time                         -31.694    
  -------------------------------------------------------------------
                         slack                                  6.739    

Slack (MET) :             6.900ns  (required time - arrival time)
  Source:                 UUT4/UUT5/UUT5a/Red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT4/UUT6/TMDS_CH2/balance_acc_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             PClk_DCM_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PClk_DCM_clk_wiz_0_1 rise@40.000ns - Clk_100MHz_DCM_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        2.575ns  (logic 0.716ns (27.809%)  route 1.859ns (72.191%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.390ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.680ns = ( 38.320 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.041ns = ( 28.959 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    K17                                               0.000    30.000 r  SysClk (IN)
                         net (fo=0)                   0.000    30.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475    31.475 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.760    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    25.001 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    27.207    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.308 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         1.651    28.959    UUT4/UUT5/UUT5a/Clk_100MHz_0
    SLICE_X41Y93         FDRE                                         r  UUT4/UUT5/UUT5a/Red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y93         FDRE (Prop_fdre_C_Q)         0.419    29.378 r  UUT4/UUT5/UUT5a/Red_reg[0]/Q
                         net (fo=15, routed)          1.859    31.237    UUT4/UUT6/TMDS_CH2/Blue[0]
    SLICE_X50Y92         LUT6 (Prop_lut6_I2_O)        0.297    31.534 r  UUT4/UUT6/TMDS_CH2/balance_acc[3]_i_1__1/O
                         net (fo=1, routed)           0.000    31.534    UUT4/UUT6/TMDS_CH2/balance_acc[3]_i_1__1_n_0
    SLICE_X50Y92         FDCE                                         r  UUT4/UUT6/TMDS_CH2/balance_acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  SysClk (IN)
                         net (fo=0)                   0.000    40.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.752 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.764    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          1.465    38.320    UUT4/UUT6/TMDS_CH2/CLK
    SLICE_X50Y92         FDCE                                         r  UUT4/UUT6/TMDS_CH2/balance_acc_reg[3]/C
                         clock pessimism              0.249    38.569    
                         clock uncertainty           -0.215    38.354    
    SLICE_X50Y92         FDCE (Setup_fdce_C_D)        0.079    38.433    UUT4/UUT6/TMDS_CH2/balance_acc_reg[3]
  -------------------------------------------------------------------
                         required time                         38.433    
                         arrival time                         -31.534    
  -------------------------------------------------------------------
                         slack                                  6.900    

Slack (MET) :             6.903ns  (required time - arrival time)
  Source:                 UUT4/UUT5/UUT5a/Red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT4/UUT6/TMDS_CH1/balance_acc_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             PClk_DCM_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PClk_DCM_clk_wiz_0_1 rise@40.000ns - Clk_100MHz_DCM_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        2.573ns  (logic 0.716ns (27.825%)  route 1.857ns (72.175%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.390ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.680ns = ( 38.320 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.041ns = ( 28.959 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    K17                                               0.000    30.000 r  SysClk (IN)
                         net (fo=0)                   0.000    30.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475    31.475 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.760    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    25.001 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    27.207    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.308 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         1.651    28.959    UUT4/UUT5/UUT5a/Clk_100MHz_0
    SLICE_X41Y93         FDRE                                         r  UUT4/UUT5/UUT5a/Red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y93         FDRE (Prop_fdre_C_Q)         0.419    29.378 r  UUT4/UUT5/UUT5a/Red_reg[0]/Q
                         net (fo=15, routed)          1.857    31.235    UUT4/UUT6/TMDS_CH1/Blue[0]
    SLICE_X50Y91         LUT5 (Prop_lut5_I0_O)        0.297    31.532 r  UUT4/UUT6/TMDS_CH1/balance_acc[1]_i_1__0/O
                         net (fo=1, routed)           0.000    31.532    UUT4/UUT6/TMDS_CH1/balance_acc[1]_i_1__0_n_0
    SLICE_X50Y91         FDCE                                         r  UUT4/UUT6/TMDS_CH1/balance_acc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  SysClk (IN)
                         net (fo=0)                   0.000    40.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.752 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.764    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          1.465    38.320    UUT4/UUT6/TMDS_CH1/CLK
    SLICE_X50Y91         FDCE                                         r  UUT4/UUT6/TMDS_CH1/balance_acc_reg[1]/C
                         clock pessimism              0.249    38.569    
                         clock uncertainty           -0.215    38.354    
    SLICE_X50Y91         FDCE (Setup_fdce_C_D)        0.081    38.435    UUT4/UUT6/TMDS_CH1/balance_acc_reg[1]
  -------------------------------------------------------------------
                         required time                         38.435    
                         arrival time                         -31.532    
  -------------------------------------------------------------------
                         slack                                  6.903    

Slack (MET) :             6.904ns  (required time - arrival time)
  Source:                 UUT4/UUT5/UUT5a/Red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT4/UUT6/TMDS_CH2/balance_acc_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             PClk_DCM_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PClk_DCM_clk_wiz_0_1 rise@40.000ns - Clk_100MHz_DCM_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        2.571ns  (logic 0.716ns (27.852%)  route 1.855ns (72.148%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.390ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.680ns = ( 38.320 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.041ns = ( 28.959 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    K17                                               0.000    30.000 r  SysClk (IN)
                         net (fo=0)                   0.000    30.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475    31.475 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.760    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    25.001 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    27.207    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.308 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         1.651    28.959    UUT4/UUT5/UUT5a/Clk_100MHz_0
    SLICE_X41Y93         FDRE                                         r  UUT4/UUT5/UUT5a/Red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y93         FDRE (Prop_fdre_C_Q)         0.419    29.378 r  UUT4/UUT5/UUT5a/Red_reg[0]/Q
                         net (fo=15, routed)          1.855    31.233    UUT4/UUT6/TMDS_CH2/Blue[0]
    SLICE_X50Y92         LUT6 (Prop_lut6_I1_O)        0.297    31.530 r  UUT4/UUT6/TMDS_CH2/balance_acc[2]_i_1__1/O
                         net (fo=1, routed)           0.000    31.530    UUT4/UUT6/TMDS_CH2/balance_acc[2]_i_1__1_n_0
    SLICE_X50Y92         FDCE                                         r  UUT4/UUT6/TMDS_CH2/balance_acc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  SysClk (IN)
                         net (fo=0)                   0.000    40.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.752 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.764    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          1.465    38.320    UUT4/UUT6/TMDS_CH2/CLK
    SLICE_X50Y92         FDCE                                         r  UUT4/UUT6/TMDS_CH2/balance_acc_reg[2]/C
                         clock pessimism              0.249    38.569    
                         clock uncertainty           -0.215    38.354    
    SLICE_X50Y92         FDCE (Setup_fdce_C_D)        0.079    38.433    UUT4/UUT6/TMDS_CH2/balance_acc_reg[2]
  -------------------------------------------------------------------
                         required time                         38.433    
                         arrival time                         -31.530    
  -------------------------------------------------------------------
                         slack                                  6.904    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 UUT4/UUT5/UUT5a/Red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT4/UUT6/TMDS_CH2/dout_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             PClk_DCM_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PClk_DCM_clk_wiz_0_1 rise@0.000ns - Clk_100MHz_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.915ns  (logic 0.226ns (24.692%)  route 0.689ns (75.308%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         0.556    -0.652    UUT4/UUT5/UUT5a/Clk_100MHz_0
    SLICE_X41Y93         FDRE                                         r  UUT4/UUT5/UUT5a/Red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y93         FDRE (Prop_fdre_C_Q)         0.128    -0.524 f  UUT4/UUT5/UUT5a/Red_reg[0]/Q
                         net (fo=15, routed)          0.689     0.166    UUT4/UUT5/UUT5a/Blue[0]
    SLICE_X50Y93         LUT2 (Prop_lut2_I0_O)        0.098     0.264 r  UUT4/UUT5/UUT5a/dout[8]_i_1__0/O
                         net (fo=1, routed)           0.000     0.264    UUT4/UUT6/TMDS_CH2/dout_reg[8]_1
    SLICE_X50Y93         FDCE                                         r  UUT4/UUT6/TMDS_CH2/dout_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          0.820    -0.895    UUT4/UUT6/TMDS_CH2/CLK
    SLICE_X50Y93         FDCE                                         r  UUT4/UUT6/TMDS_CH2/dout_reg[8]/C
                         clock pessimism              0.567    -0.329    
                         clock uncertainty            0.215    -0.114    
    SLICE_X50Y93         FDCE (Hold_fdce_C_D)         0.120     0.006    UUT4/UUT6/TMDS_CH2/dout_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.006    
                         arrival time                           0.264    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 UUT4/UUT5/UUT5a/Red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT4/UUT6/TMDS_CH0/balance_acc_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             PClk_DCM_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PClk_DCM_clk_wiz_0_1 rise@0.000ns - Clk_100MHz_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.913ns  (logic 0.226ns (24.742%)  route 0.687ns (75.258%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         0.556    -0.652    UUT4/UUT5/UUT5a/Clk_100MHz_0
    SLICE_X41Y93         FDRE                                         r  UUT4/UUT5/UUT5a/Red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y93         FDRE (Prop_fdre_C_Q)         0.128    -0.524 r  UUT4/UUT5/UUT5a/Red_reg[0]/Q
                         net (fo=15, routed)          0.687     0.164    UUT4/UUT6/TMDS_CH0/Blue[0]
    SLICE_X48Y92         LUT6 (Prop_lut6_I3_O)        0.098     0.262 r  UUT4/UUT6/TMDS_CH0/balance_acc[3]_i_1/O
                         net (fo=1, routed)           0.000     0.262    UUT4/UUT6/TMDS_CH0/balance_acc[3]_i_1_n_0
    SLICE_X48Y92         FDCE                                         r  UUT4/UUT6/TMDS_CH0/balance_acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          0.823    -0.892    UUT4/UUT6/TMDS_CH0/CLK
    SLICE_X48Y92         FDCE                                         r  UUT4/UUT6/TMDS_CH0/balance_acc_reg[3]/C
                         clock pessimism              0.567    -0.326    
                         clock uncertainty            0.215    -0.111    
    SLICE_X48Y92         FDCE (Hold_fdce_C_D)         0.092    -0.019    UUT4/UUT6/TMDS_CH0/balance_acc_reg[3]
  -------------------------------------------------------------------
                         required time                          0.019    
                         arrival time                           0.262    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 UUT4/UUT5/UUT5a/Red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT4/UUT6/TMDS_CH0/balance_acc_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             PClk_DCM_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PClk_DCM_clk_wiz_0_1 rise@0.000ns - Clk_100MHz_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.916ns  (logic 0.226ns (24.669%)  route 0.690ns (75.331%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         0.556    -0.652    UUT4/UUT5/UUT5a/Clk_100MHz_0
    SLICE_X41Y93         FDRE                                         r  UUT4/UUT5/UUT5a/Red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y93         FDRE (Prop_fdre_C_Q)         0.128    -0.524 r  UUT4/UUT5/UUT5a/Red_reg[0]/Q
                         net (fo=15, routed)          0.690     0.167    UUT4/UUT6/TMDS_CH0/Blue[0]
    SLICE_X48Y92         LUT6 (Prop_lut6_I2_O)        0.098     0.265 r  UUT4/UUT6/TMDS_CH0/balance_acc[2]_i_1/O
                         net (fo=1, routed)           0.000     0.265    UUT4/UUT6/TMDS_CH0/balance_acc[2]_i_1_n_0
    SLICE_X48Y92         FDCE                                         r  UUT4/UUT6/TMDS_CH0/balance_acc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          0.823    -0.892    UUT4/UUT6/TMDS_CH0/CLK
    SLICE_X48Y92         FDCE                                         r  UUT4/UUT6/TMDS_CH0/balance_acc_reg[2]/C
                         clock pessimism              0.567    -0.326    
                         clock uncertainty            0.215    -0.111    
    SLICE_X48Y92         FDCE (Hold_fdce_C_D)         0.092    -0.019    UUT4/UUT6/TMDS_CH0/balance_acc_reg[2]
  -------------------------------------------------------------------
                         required time                          0.019    
                         arrival time                           0.265    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 UUT4/UUT5/UUT5a/Red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT4/UUT6/TMDS_CH1/dout_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             PClk_DCM_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PClk_DCM_clk_wiz_0_1 rise@0.000ns - Clk_100MHz_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.963ns  (logic 0.226ns (23.463%)  route 0.737ns (76.537%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.896ns
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         0.556    -0.652    UUT4/UUT5/UUT5a/Clk_100MHz_0
    SLICE_X41Y93         FDRE                                         r  UUT4/UUT5/UUT5a/Red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y93         FDRE (Prop_fdre_C_Q)         0.128    -0.524 r  UUT4/UUT5/UUT5a/Red_reg[0]/Q
                         net (fo=15, routed)          0.737     0.214    UUT4/UUT6/TMDS_CH1/Blue[0]
    SLICE_X50Y91         LUT3 (Prop_lut3_I1_O)        0.098     0.312 r  UUT4/UUT6/TMDS_CH1/dout[9]_i_1__1/O
                         net (fo=1, routed)           0.000     0.312    UUT4/UUT6/TMDS_CH1/dout[9]_i_1__1_n_0
    SLICE_X50Y91         FDCE                                         r  UUT4/UUT6/TMDS_CH1/dout_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          0.819    -0.896    UUT4/UUT6/TMDS_CH1/CLK
    SLICE_X50Y91         FDCE                                         r  UUT4/UUT6/TMDS_CH1/dout_reg[9]/C
                         clock pessimism              0.567    -0.330    
                         clock uncertainty            0.215    -0.115    
    SLICE_X50Y91         FDCE (Hold_fdce_C_D)         0.131     0.016    UUT4/UUT6/TMDS_CH1/dout_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.016    
                         arrival time                           0.312    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 UUT4/UUT5/UUT5a/Red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT4/UUT6/TMDS_CH1/balance_acc_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             PClk_DCM_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PClk_DCM_clk_wiz_0_1 rise@0.000ns - Clk_100MHz_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.963ns  (logic 0.226ns (23.463%)  route 0.737ns (76.537%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.896ns
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         0.556    -0.652    UUT4/UUT5/UUT5a/Clk_100MHz_0
    SLICE_X41Y93         FDRE                                         r  UUT4/UUT5/UUT5a/Red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y93         FDRE (Prop_fdre_C_Q)         0.128    -0.524 r  UUT4/UUT5/UUT5a/Red_reg[0]/Q
                         net (fo=15, routed)          0.737     0.214    UUT4/UUT6/TMDS_CH1/Blue[0]
    SLICE_X50Y91         LUT5 (Prop_lut5_I0_O)        0.098     0.312 r  UUT4/UUT6/TMDS_CH1/balance_acc[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.312    UUT4/UUT6/TMDS_CH1/balance_acc[1]_i_1__0_n_0
    SLICE_X50Y91         FDCE                                         r  UUT4/UUT6/TMDS_CH1/balance_acc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          0.819    -0.896    UUT4/UUT6/TMDS_CH1/CLK
    SLICE_X50Y91         FDCE                                         r  UUT4/UUT6/TMDS_CH1/balance_acc_reg[1]/C
                         clock pessimism              0.567    -0.330    
                         clock uncertainty            0.215    -0.115    
    SLICE_X50Y91         FDCE (Hold_fdce_C_D)         0.121     0.006    UUT4/UUT6/TMDS_CH1/balance_acc_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.006    
                         arrival time                           0.312    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 UUT4/UUT5/UUT5a/Red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT4/UUT6/TMDS_CH2/balance_acc_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             PClk_DCM_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PClk_DCM_clk_wiz_0_1 rise@0.000ns - Clk_100MHz_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.992ns  (logic 0.226ns (22.789%)  route 0.766ns (77.211%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.896ns
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         0.556    -0.652    UUT4/UUT5/UUT5a/Clk_100MHz_0
    SLICE_X41Y93         FDRE                                         r  UUT4/UUT5/UUT5a/Red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y93         FDRE (Prop_fdre_C_Q)         0.128    -0.524 r  UUT4/UUT5/UUT5a/Red_reg[0]/Q
                         net (fo=15, routed)          0.766     0.242    UUT4/UUT6/TMDS_CH2/Blue[0]
    SLICE_X50Y92         LUT6 (Prop_lut6_I2_O)        0.098     0.340 r  UUT4/UUT6/TMDS_CH2/balance_acc[3]_i_1__1/O
                         net (fo=1, routed)           0.000     0.340    UUT4/UUT6/TMDS_CH2/balance_acc[3]_i_1__1_n_0
    SLICE_X50Y92         FDCE                                         r  UUT4/UUT6/TMDS_CH2/balance_acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          0.819    -0.896    UUT4/UUT6/TMDS_CH2/CLK
    SLICE_X50Y92         FDCE                                         r  UUT4/UUT6/TMDS_CH2/balance_acc_reg[3]/C
                         clock pessimism              0.567    -0.330    
                         clock uncertainty            0.215    -0.115    
    SLICE_X50Y92         FDCE (Hold_fdce_C_D)         0.121     0.006    UUT4/UUT6/TMDS_CH2/balance_acc_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.006    
                         arrival time                           0.340    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 UUT4/UUT5/UUT5a/Red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT4/UUT6/TMDS_CH2/balance_acc_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             PClk_DCM_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PClk_DCM_clk_wiz_0_1 rise@0.000ns - Clk_100MHz_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.001ns  (logic 0.226ns (22.584%)  route 0.775ns (77.416%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.896ns
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         0.556    -0.652    UUT4/UUT5/UUT5a/Clk_100MHz_0
    SLICE_X41Y93         FDRE                                         r  UUT4/UUT5/UUT5a/Red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y93         FDRE (Prop_fdre_C_Q)         0.128    -0.524 r  UUT4/UUT5/UUT5a/Red_reg[0]/Q
                         net (fo=15, routed)          0.775     0.251    UUT4/UUT6/TMDS_CH2/Blue[0]
    SLICE_X50Y92         LUT6 (Prop_lut6_I1_O)        0.098     0.349 r  UUT4/UUT6/TMDS_CH2/balance_acc[2]_i_1__1/O
                         net (fo=1, routed)           0.000     0.349    UUT4/UUT6/TMDS_CH2/balance_acc[2]_i_1__1_n_0
    SLICE_X50Y92         FDCE                                         r  UUT4/UUT6/TMDS_CH2/balance_acc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          0.819    -0.896    UUT4/UUT6/TMDS_CH2/CLK
    SLICE_X50Y92         FDCE                                         r  UUT4/UUT6/TMDS_CH2/balance_acc_reg[2]/C
                         clock pessimism              0.567    -0.330    
                         clock uncertainty            0.215    -0.115    
    SLICE_X50Y92         FDCE (Hold_fdce_C_D)         0.121     0.006    UUT4/UUT6/TMDS_CH2/balance_acc_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.006    
                         arrival time                           0.349    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 UUT4/UUT5/UUT5a/Red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT4/UUT6/TMDS_CH1/balance_acc_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             PClk_DCM_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PClk_DCM_clk_wiz_0_1 rise@0.000ns - Clk_100MHz_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.011ns  (logic 0.226ns (22.364%)  route 0.785ns (77.636%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.896ns
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         0.556    -0.652    UUT4/UUT5/UUT5a/Clk_100MHz_0
    SLICE_X41Y93         FDRE                                         r  UUT4/UUT5/UUT5a/Red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y93         FDRE (Prop_fdre_C_Q)         0.128    -0.524 r  UUT4/UUT5/UUT5a/Red_reg[0]/Q
                         net (fo=15, routed)          0.785     0.261    UUT4/UUT6/TMDS_CH1/Blue[0]
    SLICE_X50Y91         LUT6 (Prop_lut6_I2_O)        0.098     0.359 r  UUT4/UUT6/TMDS_CH1/balance_acc[3]_i_1__0/O
                         net (fo=1, routed)           0.000     0.359    UUT4/UUT6/TMDS_CH1/balance_acc[3]_i_1__0_n_0
    SLICE_X50Y91         FDCE                                         r  UUT4/UUT6/TMDS_CH1/balance_acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          0.819    -0.896    UUT4/UUT6/TMDS_CH1/CLK
    SLICE_X50Y91         FDCE                                         r  UUT4/UUT6/TMDS_CH1/balance_acc_reg[3]/C
                         clock pessimism              0.567    -0.330    
                         clock uncertainty            0.215    -0.115    
    SLICE_X50Y91         FDCE (Hold_fdce_C_D)         0.121     0.006    UUT4/UUT6/TMDS_CH1/balance_acc_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.006    
                         arrival time                           0.359    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 UUT4/UUT5/UUT5a/Red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT4/UUT6/TMDS_CH1/balance_acc_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             PClk_DCM_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PClk_DCM_clk_wiz_0_1 rise@0.000ns - Clk_100MHz_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.042ns  (logic 0.226ns (21.698%)  route 0.816ns (78.302%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.896ns
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         0.556    -0.652    UUT4/UUT5/UUT5a/Clk_100MHz_0
    SLICE_X41Y93         FDRE                                         r  UUT4/UUT5/UUT5a/Red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y93         FDRE (Prop_fdre_C_Q)         0.128    -0.524 r  UUT4/UUT5/UUT5a/Red_reg[0]/Q
                         net (fo=15, routed)          0.816     0.292    UUT4/UUT6/TMDS_CH1/Blue[0]
    SLICE_X50Y91         LUT6 (Prop_lut6_I1_O)        0.098     0.390 r  UUT4/UUT6/TMDS_CH1/balance_acc[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.390    UUT4/UUT6/TMDS_CH1/balance_acc[2]_i_1__0_n_0
    SLICE_X50Y91         FDCE                                         r  UUT4/UUT6/TMDS_CH1/balance_acc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          0.819    -0.896    UUT4/UUT6/TMDS_CH1/CLK
    SLICE_X50Y91         FDCE                                         r  UUT4/UUT6/TMDS_CH1/balance_acc_reg[2]/C
                         clock pessimism              0.567    -0.330    
                         clock uncertainty            0.215    -0.115    
    SLICE_X50Y91         FDCE (Hold_fdce_C_D)         0.121     0.006    UUT4/UUT6/TMDS_CH1/balance_acc_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.006    
                         arrival time                           0.390    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.468ns  (arrival time - required time)
  Source:                 UUT4/UUT5/UUT5a/Red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT4/UUT6/TMDS_CH2/dout_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             PClk_DCM_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PClk_DCM_clk_wiz_0_1 rise@0.000ns - Clk_100MHz_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.136ns  (logic 0.226ns (19.899%)  route 0.910ns (80.101%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.896ns
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         0.556    -0.652    UUT4/UUT5/UUT5a/Clk_100MHz_0
    SLICE_X41Y93         FDRE                                         r  UUT4/UUT5/UUT5a/Red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y93         FDRE (Prop_fdre_C_Q)         0.128    -0.524 r  UUT4/UUT5/UUT5a/Red_reg[0]/Q
                         net (fo=15, routed)          0.910     0.386    UUT4/UUT6/TMDS_CH2/Blue[0]
    SLICE_X50Y92         LUT3 (Prop_lut3_I1_O)        0.098     0.484 r  UUT4/UUT6/TMDS_CH2/dout[9]_i_1/O
                         net (fo=1, routed)           0.000     0.484    UUT4/UUT6/TMDS_CH2/dout[9]_i_1_n_0
    SLICE_X50Y92         FDCE                                         r  UUT4/UUT6/TMDS_CH2/dout_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          0.819    -0.896    UUT4/UUT6/TMDS_CH2/CLK
    SLICE_X50Y92         FDCE                                         r  UUT4/UUT6/TMDS_CH2/dout_reg[9]/C
                         clock pessimism              0.567    -0.330    
                         clock uncertainty            0.215    -0.115    
    SLICE_X50Y92         FDCE (Hold_fdce_C_D)         0.131     0.016    UUT4/UUT6/TMDS_CH2/dout_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.016    
                         arrival time                           0.484    
  -------------------------------------------------------------------
                         slack                                  0.468    





---------------------------------------------------------------------------------------------------
From Clock:  PClk_DCM_clk_wiz_0_1
  To Clock:  TMDS_Clk_DCM_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.978ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.130ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.978ns  (required time - arrival time)
  Source:                 UUT4/UUT6/TMDS_CH2/dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/UUT7/SR_TMDS_Blue_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_DCM_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             TMDS_Clk_DCM_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (TMDS_Clk_DCM_clk_wiz_0_1 rise@4.000ns - PClk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.461ns  (logic 0.580ns (23.571%)  route 1.881ns (76.429%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.376ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.679ns = ( 2.321 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.054ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -4.999 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.793    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          1.638    -1.054    UUT4/UUT6/TMDS_CH2/CLK
    SLICE_X51Y92         FDCE                                         r  UUT4/UUT6/TMDS_CH2/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y92         FDCE (Prop_fdce_C_Q)         0.456    -0.598 r  UUT4/UUT6/TMDS_CH2/dout_reg[0]/Q
                         net (fo=5, routed)           1.881     1.283    UUT4/UUT7/SR_TMDS_Blue_reg[9]_1[0]
    SLICE_X53Y93         LUT3 (Prop_lut3_I0_O)        0.124     1.407 r  UUT4/UUT7/SR_TMDS_Blue[0]_i_1/O
                         net (fo=1, routed)           0.000     1.407    UUT4/UUT7/SR_TMDS_Blue[0]_i_1_n_0
    SLICE_X53Y93         FDCE                                         r  UUT4/UUT7/SR_TMDS_Blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock TMDS_Clk_DCM_clk_wiz_0_1 rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  SysClk (IN)
                         net (fo=0)                   0.000     4.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     5.404 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.566    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    -1.248 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     0.764    CLKGEN/DCM_i/clk_wiz_0/inst/TMDS_Clk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     0.855 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=35, routed)          1.466     2.321    UUT4/UUT7/SR_TMDS_Blue_reg[9]_0
    SLICE_X53Y93         FDCE                                         r  UUT4/UUT7/SR_TMDS_Blue_reg[0]/C
                         clock pessimism              0.249     2.570    
                         clock uncertainty           -0.215     2.355    
    SLICE_X53Y93         FDCE (Setup_fdce_C_D)        0.029     2.384    UUT4/UUT7/SR_TMDS_Blue_reg[0]
  -------------------------------------------------------------------
                         required time                          2.384    
                         arrival time                          -1.407    
  -------------------------------------------------------------------
                         slack                                  0.978    

Slack (MET) :             0.997ns  (required time - arrival time)
  Source:                 UUT4/UUT6/TMDS_CH1/dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/UUT7/SR_TMDS_Green_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_DCM_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             TMDS_Clk_DCM_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (TMDS_Clk_DCM_clk_wiz_0_1 rise@4.000ns - PClk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.443ns  (logic 0.580ns (23.745%)  route 1.863ns (76.255%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.680ns = ( 2.320 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.054ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -4.999 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.793    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          1.638    -1.054    UUT4/UUT6/TMDS_CH1/CLK
    SLICE_X51Y91         FDCE                                         r  UUT4/UUT6/TMDS_CH1/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y91         FDCE (Prop_fdce_C_Q)         0.456    -0.598 r  UUT4/UUT6/TMDS_CH1/dout_reg[0]/Q
                         net (fo=5, routed)           1.863     1.264    UUT4/UUT7/SR_TMDS_Green_reg[9]_0[0]
    SLICE_X52Y91         LUT3 (Prop_lut3_I0_O)        0.124     1.388 r  UUT4/UUT7/SR_TMDS_Green[3]_i_1/O
                         net (fo=1, routed)           0.000     1.388    UUT4/UUT7/SR_TMDS_Green[3]_i_1_n_0
    SLICE_X52Y91         FDCE                                         r  UUT4/UUT7/SR_TMDS_Green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock TMDS_Clk_DCM_clk_wiz_0_1 rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  SysClk (IN)
                         net (fo=0)                   0.000     4.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     5.404 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.566    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    -1.248 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     0.764    CLKGEN/DCM_i/clk_wiz_0/inst/TMDS_Clk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     0.855 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=35, routed)          1.465     2.320    UUT4/UUT7/SR_TMDS_Blue_reg[9]_0
    SLICE_X52Y91         FDCE                                         r  UUT4/UUT7/SR_TMDS_Green_reg[3]/C
                         clock pessimism              0.249     2.569    
                         clock uncertainty           -0.215     2.354    
    SLICE_X52Y91         FDCE (Setup_fdce_C_D)        0.031     2.385    UUT4/UUT7/SR_TMDS_Green_reg[3]
  -------------------------------------------------------------------
                         required time                          2.385    
                         arrival time                          -1.388    
  -------------------------------------------------------------------
                         slack                                  0.997    

Slack (MET) :             0.998ns  (required time - arrival time)
  Source:                 UUT4/UUT6/TMDS_CH2/dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/UUT7/SR_TMDS_Blue_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_DCM_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             TMDS_Clk_DCM_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (TMDS_Clk_DCM_clk_wiz_0_1 rise@4.000ns - PClk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.487ns  (logic 0.606ns (24.370%)  route 1.881ns (75.630%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.376ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.679ns = ( 2.321 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.054ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -4.999 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.793    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          1.638    -1.054    UUT4/UUT6/TMDS_CH2/CLK
    SLICE_X51Y92         FDCE                                         r  UUT4/UUT6/TMDS_CH2/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y92         FDCE (Prop_fdce_C_Q)         0.456    -0.598 r  UUT4/UUT6/TMDS_CH2/dout_reg[0]/Q
                         net (fo=5, routed)           1.881     1.283    UUT4/UUT7/SR_TMDS_Blue_reg[9]_1[0]
    SLICE_X53Y93         LUT3 (Prop_lut3_I0_O)        0.150     1.433 r  UUT4/UUT7/SR_TMDS_Blue[1]_i_1/O
                         net (fo=1, routed)           0.000     1.433    UUT4/UUT7/SR_TMDS_Blue[1]_i_1_n_0
    SLICE_X53Y93         FDCE                                         r  UUT4/UUT7/SR_TMDS_Blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock TMDS_Clk_DCM_clk_wiz_0_1 rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  SysClk (IN)
                         net (fo=0)                   0.000     4.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     5.404 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.566    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    -1.248 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     0.764    CLKGEN/DCM_i/clk_wiz_0/inst/TMDS_Clk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     0.855 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=35, routed)          1.466     2.321    UUT4/UUT7/SR_TMDS_Blue_reg[9]_0
    SLICE_X53Y93         FDCE                                         r  UUT4/UUT7/SR_TMDS_Blue_reg[1]/C
                         clock pessimism              0.249     2.570    
                         clock uncertainty           -0.215     2.355    
    SLICE_X53Y93         FDCE (Setup_fdce_C_D)        0.075     2.430    UUT4/UUT7/SR_TMDS_Blue_reg[1]
  -------------------------------------------------------------------
                         required time                          2.430    
                         arrival time                          -1.433    
  -------------------------------------------------------------------
                         slack                                  0.998    

Slack (MET) :             1.011ns  (required time - arrival time)
  Source:                 UUT4/UUT6/TMDS_CH1/dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/UUT7/SR_TMDS_Green_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_DCM_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             TMDS_Clk_DCM_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (TMDS_Clk_DCM_clk_wiz_0_1 rise@4.000ns - PClk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.473ns  (logic 0.610ns (24.670%)  route 1.863ns (75.330%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.680ns = ( 2.320 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.054ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -4.999 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.793    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          1.638    -1.054    UUT4/UUT6/TMDS_CH1/CLK
    SLICE_X51Y91         FDCE                                         r  UUT4/UUT6/TMDS_CH1/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y91         FDCE (Prop_fdce_C_Q)         0.456    -0.598 r  UUT4/UUT6/TMDS_CH1/dout_reg[0]/Q
                         net (fo=5, routed)           1.863     1.264    UUT4/UUT7/SR_TMDS_Green_reg[9]_0[0]
    SLICE_X52Y91         LUT3 (Prop_lut3_I0_O)        0.154     1.418 r  UUT4/UUT7/SR_TMDS_Green[5]_i_1/O
                         net (fo=1, routed)           0.000     1.418    UUT4/UUT7/SR_TMDS_Green[5]_i_1_n_0
    SLICE_X52Y91         FDCE                                         r  UUT4/UUT7/SR_TMDS_Green_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock TMDS_Clk_DCM_clk_wiz_0_1 rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  SysClk (IN)
                         net (fo=0)                   0.000     4.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     5.404 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.566    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    -1.248 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     0.764    CLKGEN/DCM_i/clk_wiz_0/inst/TMDS_Clk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     0.855 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=35, routed)          1.465     2.320    UUT4/UUT7/SR_TMDS_Blue_reg[9]_0
    SLICE_X52Y91         FDCE                                         r  UUT4/UUT7/SR_TMDS_Green_reg[5]/C
                         clock pessimism              0.249     2.569    
                         clock uncertainty           -0.215     2.354    
    SLICE_X52Y91         FDCE (Setup_fdce_C_D)        0.075     2.429    UUT4/UUT7/SR_TMDS_Green_reg[5]
  -------------------------------------------------------------------
                         required time                          2.429    
                         arrival time                          -1.418    
  -------------------------------------------------------------------
                         slack                                  1.011    

Slack (MET) :             1.020ns  (required time - arrival time)
  Source:                 UUT4/UUT6/TMDS_CH1/dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/UUT7/SR_TMDS_Green_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_DCM_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             TMDS_Clk_DCM_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (TMDS_Clk_DCM_clk_wiz_0_1 rise@4.000ns - PClk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.463ns  (logic 0.606ns (24.602%)  route 1.857ns (75.398%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.680ns = ( 2.320 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.054ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -4.999 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.793    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          1.638    -1.054    UUT4/UUT6/TMDS_CH1/CLK
    SLICE_X51Y91         FDCE                                         r  UUT4/UUT6/TMDS_CH1/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y91         FDCE (Prop_fdce_C_Q)         0.456    -0.598 r  UUT4/UUT6/TMDS_CH1/dout_reg[0]/Q
                         net (fo=5, routed)           1.857     1.259    UUT4/UUT7/SR_TMDS_Green_reg[9]_0[0]
    SLICE_X52Y91         LUT3 (Prop_lut3_I0_O)        0.150     1.409 r  UUT4/UUT7/SR_TMDS_Green[7]_i_1/O
                         net (fo=1, routed)           0.000     1.409    UUT4/UUT7/SR_TMDS_Green[7]_i_1_n_0
    SLICE_X52Y91         FDCE                                         r  UUT4/UUT7/SR_TMDS_Green_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock TMDS_Clk_DCM_clk_wiz_0_1 rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  SysClk (IN)
                         net (fo=0)                   0.000     4.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     5.404 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.566    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    -1.248 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     0.764    CLKGEN/DCM_i/clk_wiz_0/inst/TMDS_Clk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     0.855 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=35, routed)          1.465     2.320    UUT4/UUT7/SR_TMDS_Blue_reg[9]_0
    SLICE_X52Y91         FDCE                                         r  UUT4/UUT7/SR_TMDS_Green_reg[7]/C
                         clock pessimism              0.249     2.569    
                         clock uncertainty           -0.215     2.354    
    SLICE_X52Y91         FDCE (Setup_fdce_C_D)        0.075     2.429    UUT4/UUT7/SR_TMDS_Green_reg[7]
  -------------------------------------------------------------------
                         required time                          2.429    
                         arrival time                          -1.409    
  -------------------------------------------------------------------
                         slack                                  1.020    

Slack (MET) :             1.031ns  (required time - arrival time)
  Source:                 UUT4/UUT6/TMDS_CH0/dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/UUT7/SR_TMDS_Red_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_DCM_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             TMDS_Clk_DCM_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (TMDS_Clk_DCM_clk_wiz_0_1 rise@4.000ns - PClk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.408ns  (logic 0.580ns (24.088%)  route 1.828ns (75.912%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.376ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.668ns = ( 2.332 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.043ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -4.999 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.793    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          1.649    -1.043    UUT4/UUT6/TMDS_CH0/CLK
    SLICE_X48Y92         FDCE                                         r  UUT4/UUT6/TMDS_CH0/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y92         FDCE (Prop_fdce_C_Q)         0.456    -0.587 r  UUT4/UUT6/TMDS_CH0/dout_reg[0]/Q
                         net (fo=5, routed)           1.828     1.241    UUT4/UUT7/SR_TMDS_Red_reg[9]_0[0]
    SLICE_X48Y93         LUT3 (Prop_lut3_I0_O)        0.124     1.365 r  UUT4/UUT7/SR_TMDS_Red[0]_i_1/O
                         net (fo=1, routed)           0.000     1.365    UUT4/UUT7/SR_TMDS_Red[0]_i_1_n_0
    SLICE_X48Y93         FDCE                                         r  UUT4/UUT7/SR_TMDS_Red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock TMDS_Clk_DCM_clk_wiz_0_1 rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  SysClk (IN)
                         net (fo=0)                   0.000     4.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     5.404 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.566    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    -1.248 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     0.764    CLKGEN/DCM_i/clk_wiz_0/inst/TMDS_Clk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     0.855 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=35, routed)          1.477     2.332    UUT4/UUT7/SR_TMDS_Blue_reg[9]_0
    SLICE_X48Y93         FDCE                                         r  UUT4/UUT7/SR_TMDS_Red_reg[0]/C
                         clock pessimism              0.249     2.581    
                         clock uncertainty           -0.215     2.366    
    SLICE_X48Y93         FDCE (Setup_fdce_C_D)        0.029     2.395    UUT4/UUT7/SR_TMDS_Red_reg[0]
  -------------------------------------------------------------------
                         required time                          2.395    
                         arrival time                          -1.365    
  -------------------------------------------------------------------
                         slack                                  1.031    

Slack (MET) :             1.036ns  (required time - arrival time)
  Source:                 UUT4/UUT6/TMDS_CH2/dout_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/UUT7/SR_TMDS_Blue_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_DCM_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             TMDS_Clk_DCM_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (TMDS_Clk_DCM_clk_wiz_0_1 rise@4.000ns - PClk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.405ns  (logic 0.773ns (32.144%)  route 1.632ns (67.856%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.376ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.679ns = ( 2.321 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.054ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -4.999 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.793    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          1.638    -1.054    UUT4/UUT6/TMDS_CH2/CLK
    SLICE_X50Y92         FDCE                                         r  UUT4/UUT6/TMDS_CH2/dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y92         FDCE (Prop_fdce_C_Q)         0.478    -0.576 r  UUT4/UUT6/TMDS_CH2/dout_reg[2]/Q
                         net (fo=3, routed)           1.632     1.056    UUT4/UUT7/SR_TMDS_Blue_reg[9]_1[1]
    SLICE_X52Y93         LUT3 (Prop_lut3_I0_O)        0.295     1.351 r  UUT4/UUT7/SR_TMDS_Blue[6]_i_1/O
                         net (fo=1, routed)           0.000     1.351    UUT4/UUT7/SR_TMDS_Blue[6]_i_1_n_0
    SLICE_X52Y93         FDCE                                         r  UUT4/UUT7/SR_TMDS_Blue_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock TMDS_Clk_DCM_clk_wiz_0_1 rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  SysClk (IN)
                         net (fo=0)                   0.000     4.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     5.404 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.566    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    -1.248 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     0.764    CLKGEN/DCM_i/clk_wiz_0/inst/TMDS_Clk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     0.855 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=35, routed)          1.466     2.321    UUT4/UUT7/SR_TMDS_Blue_reg[9]_0
    SLICE_X52Y93         FDCE                                         r  UUT4/UUT7/SR_TMDS_Blue_reg[6]/C
                         clock pessimism              0.249     2.570    
                         clock uncertainty           -0.215     2.355    
    SLICE_X52Y93         FDCE (Setup_fdce_C_D)        0.031     2.386    UUT4/UUT7/SR_TMDS_Blue_reg[6]
  -------------------------------------------------------------------
                         required time                          2.386    
                         arrival time                          -1.351    
  -------------------------------------------------------------------
                         slack                                  1.036    

Slack (MET) :             1.041ns  (required time - arrival time)
  Source:                 UUT4/UUT6/TMDS_CH1/dout_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/UUT7/SR_TMDS_Green_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_DCM_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             TMDS_Clk_DCM_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (TMDS_Clk_DCM_clk_wiz_0_1 rise@4.000ns - PClk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.400ns  (logic 0.773ns (32.212%)  route 1.627ns (67.788%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.680ns = ( 2.320 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.054ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -4.999 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.793    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          1.638    -1.054    UUT4/UUT6/TMDS_CH1/CLK
    SLICE_X50Y91         FDCE                                         r  UUT4/UUT6/TMDS_CH1/dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y91         FDCE (Prop_fdce_C_Q)         0.478    -0.576 r  UUT4/UUT6/TMDS_CH1/dout_reg[2]/Q
                         net (fo=3, routed)           1.627     1.050    UUT4/UUT7/SR_TMDS_Green_reg[9]_0[1]
    SLICE_X52Y91         LUT3 (Prop_lut3_I0_O)        0.295     1.345 r  UUT4/UUT7/SR_TMDS_Green[6]_i_1/O
                         net (fo=1, routed)           0.000     1.345    UUT4/UUT7/SR_TMDS_Green[6]_i_1_n_0
    SLICE_X52Y91         FDCE                                         r  UUT4/UUT7/SR_TMDS_Green_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock TMDS_Clk_DCM_clk_wiz_0_1 rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  SysClk (IN)
                         net (fo=0)                   0.000     4.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     5.404 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.566    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    -1.248 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     0.764    CLKGEN/DCM_i/clk_wiz_0/inst/TMDS_Clk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     0.855 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=35, routed)          1.465     2.320    UUT4/UUT7/SR_TMDS_Blue_reg[9]_0
    SLICE_X52Y91         FDCE                                         r  UUT4/UUT7/SR_TMDS_Green_reg[6]/C
                         clock pessimism              0.249     2.569    
                         clock uncertainty           -0.215     2.354    
    SLICE_X52Y91         FDCE (Setup_fdce_C_D)        0.032     2.386    UUT4/UUT7/SR_TMDS_Green_reg[6]
  -------------------------------------------------------------------
                         required time                          2.386    
                         arrival time                          -1.345    
  -------------------------------------------------------------------
                         slack                                  1.041    

Slack (MET) :             1.051ns  (required time - arrival time)
  Source:                 UUT4/UUT6/TMDS_CH0/dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/UUT7/SR_TMDS_Red_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_DCM_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             TMDS_Clk_DCM_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (TMDS_Clk_DCM_clk_wiz_0_1 rise@4.000ns - PClk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.434ns  (logic 0.606ns (24.899%)  route 1.828ns (75.101%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.376ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.668ns = ( 2.332 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.043ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -4.999 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.793    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          1.649    -1.043    UUT4/UUT6/TMDS_CH0/CLK
    SLICE_X48Y92         FDCE                                         r  UUT4/UUT6/TMDS_CH0/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y92         FDCE (Prop_fdce_C_Q)         0.456    -0.587 r  UUT4/UUT6/TMDS_CH0/dout_reg[0]/Q
                         net (fo=5, routed)           1.828     1.241    UUT4/UUT7/SR_TMDS_Red_reg[9]_0[0]
    SLICE_X48Y93         LUT3 (Prop_lut3_I0_O)        0.150     1.391 r  UUT4/UUT7/SR_TMDS_Red[1]_i_1/O
                         net (fo=1, routed)           0.000     1.391    UUT4/UUT7/SR_TMDS_Red[1]_i_1_n_0
    SLICE_X48Y93         FDCE                                         r  UUT4/UUT7/SR_TMDS_Red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock TMDS_Clk_DCM_clk_wiz_0_1 rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  SysClk (IN)
                         net (fo=0)                   0.000     4.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     5.404 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.566    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    -1.248 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     0.764    CLKGEN/DCM_i/clk_wiz_0/inst/TMDS_Clk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     0.855 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=35, routed)          1.477     2.332    UUT4/UUT7/SR_TMDS_Blue_reg[9]_0
    SLICE_X48Y93         FDCE                                         r  UUT4/UUT7/SR_TMDS_Red_reg[1]/C
                         clock pessimism              0.249     2.581    
                         clock uncertainty           -0.215     2.366    
    SLICE_X48Y93         FDCE (Setup_fdce_C_D)        0.075     2.441    UUT4/UUT7/SR_TMDS_Red_reg[1]
  -------------------------------------------------------------------
                         required time                          2.441    
                         arrival time                          -1.391    
  -------------------------------------------------------------------
                         slack                                  1.051    

Slack (MET) :             1.083ns  (required time - arrival time)
  Source:                 UUT4/UUT6/TMDS_CH2/dout_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/UUT7/SR_TMDS_Blue_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_DCM_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             TMDS_Clk_DCM_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (TMDS_Clk_DCM_clk_wiz_0_1 rise@4.000ns - PClk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.357ns  (logic 0.642ns (27.238%)  route 1.715ns (72.762%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.679ns = ( 2.321 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.053ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -4.999 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.793    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          1.639    -1.053    UUT4/UUT6/TMDS_CH2/CLK
    SLICE_X50Y93         FDCE                                         r  UUT4/UUT6/TMDS_CH2/dout_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y93         FDCE (Prop_fdce_C_Q)         0.518    -0.535 r  UUT4/UUT6/TMDS_CH2/dout_reg[8]/Q
                         net (fo=2, routed)           1.715     1.180    UUT4/UUT7/SR_TMDS_Green_reg[8]_0
    SLICE_X52Y93         LUT3 (Prop_lut3_I0_O)        0.124     1.304 r  UUT4/UUT7/SR_TMDS_Blue[8]_i_1/O
                         net (fo=1, routed)           0.000     1.304    UUT4/UUT7/SR_TMDS_Blue[8]_i_1_n_0
    SLICE_X52Y93         FDCE                                         r  UUT4/UUT7/SR_TMDS_Blue_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock TMDS_Clk_DCM_clk_wiz_0_1 rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  SysClk (IN)
                         net (fo=0)                   0.000     4.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     5.404 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.566    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    -1.248 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     0.764    CLKGEN/DCM_i/clk_wiz_0/inst/TMDS_Clk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     0.855 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=35, routed)          1.466     2.321    UUT4/UUT7/SR_TMDS_Blue_reg[9]_0
    SLICE_X52Y93         FDCE                                         r  UUT4/UUT7/SR_TMDS_Blue_reg[8]/C
                         clock pessimism              0.249     2.570    
                         clock uncertainty           -0.215     2.355    
    SLICE_X52Y93         FDCE (Setup_fdce_C_D)        0.032     2.387    UUT4/UUT7/SR_TMDS_Blue_reg[8]
  -------------------------------------------------------------------
                         required time                          2.387    
                         arrival time                          -1.304    
  -------------------------------------------------------------------
                         slack                                  1.083    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 UUT4/UUT6/TMDS_CH2/dout_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/UUT7/SR_TMDS_Blue_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_DCM_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             TMDS_Clk_DCM_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TMDS_Clk_DCM_clk_wiz_0_1 rise@0.000ns - PClk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.780ns  (logic 0.247ns (31.686%)  route 0.533ns (68.314%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.657ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          0.551    -0.657    UUT4/UUT6/TMDS_CH2/CLK
    SLICE_X50Y92         FDCE                                         r  UUT4/UUT6/TMDS_CH2/dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y92         FDCE (Prop_fdce_C_Q)         0.148    -0.509 r  UUT4/UUT6/TMDS_CH2/dout_reg[2]/Q
                         net (fo=3, routed)           0.533     0.024    UUT4/UUT7/SR_TMDS_Blue_reg[9]_1[1]
    SLICE_X52Y93         LUT3 (Prop_lut3_I0_O)        0.099     0.123 r  UUT4/UUT7/SR_TMDS_Blue[4]_i_1/O
                         net (fo=1, routed)           0.000     0.123    UUT4/UUT7/SR_TMDS_Blue[4]_i_1_n_0
    SLICE_X52Y93         FDCE                                         r  UUT4/UUT7/SR_TMDS_Blue_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock TMDS_Clk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.496 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/DCM_i/clk_wiz_0/inst/TMDS_Clk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=35, routed)          0.820    -0.895    UUT4/UUT7/SR_TMDS_Blue_reg[9]_0
    SLICE_X52Y93         FDCE                                         r  UUT4/UUT7/SR_TMDS_Blue_reg[4]/C
                         clock pessimism              0.567    -0.329    
                         clock uncertainty            0.215    -0.114    
    SLICE_X52Y93         FDCE (Hold_fdce_C_D)         0.107    -0.007    UUT4/UUT7/SR_TMDS_Blue_reg[4]
  -------------------------------------------------------------------
                         required time                          0.007    
                         arrival time                           0.123    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 UUT4/UUT6/TMDS_CH0/dout_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/UUT7/SR_TMDS_Red_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_DCM_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             TMDS_Clk_DCM_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TMDS_Clk_DCM_clk_wiz_0_1 rise@0.000ns - PClk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.772ns  (logic 0.186ns (24.095%)  route 0.586ns (75.905%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          0.555    -0.653    UUT4/UUT6/TMDS_CH0/CLK
    SLICE_X47Y92         FDCE                                         r  UUT4/UUT6/TMDS_CH0/dout_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y92         FDCE (Prop_fdce_C_Q)         0.141    -0.512 r  UUT4/UUT6/TMDS_CH0/dout_reg[8]/Q
                         net (fo=1, routed)           0.586     0.074    UUT4/UUT7/SR_TMDS_Red_reg[9]_0[2]
    SLICE_X49Y92         LUT3 (Prop_lut3_I0_O)        0.045     0.119 r  UUT4/UUT7/SR_TMDS_Red[8]_i_1/O
                         net (fo=1, routed)           0.000     0.119    UUT4/UUT7/SR_TMDS_Red[8]_i_1_n_0
    SLICE_X49Y92         FDCE                                         r  UUT4/UUT7/SR_TMDS_Red_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock TMDS_Clk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.496 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/DCM_i/clk_wiz_0/inst/TMDS_Clk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=35, routed)          0.823    -0.892    UUT4/UUT7/SR_TMDS_Blue_reg[9]_0
    SLICE_X49Y92         FDCE                                         r  UUT4/UUT7/SR_TMDS_Red_reg[8]/C
                         clock pessimism              0.567    -0.326    
                         clock uncertainty            0.215    -0.111    
    SLICE_X49Y92         FDCE (Hold_fdce_C_D)         0.091    -0.020    UUT4/UUT7/SR_TMDS_Red_reg[8]
  -------------------------------------------------------------------
                         required time                          0.020    
                         arrival time                           0.119    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 UUT4/UUT6/TMDS_CH1/dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/UUT7/SR_TMDS_Green_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_DCM_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             TMDS_Clk_DCM_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TMDS_Clk_DCM_clk_wiz_0_1 rise@0.000ns - PClk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.183ns (23.073%)  route 0.610ns (76.927%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.896ns
    Source Clock Delay      (SCD):    -0.657ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          0.551    -0.657    UUT4/UUT6/TMDS_CH1/CLK
    SLICE_X51Y91         FDCE                                         r  UUT4/UUT6/TMDS_CH1/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y91         FDCE (Prop_fdce_C_Q)         0.141    -0.516 r  UUT4/UUT6/TMDS_CH1/dout_reg[0]/Q
                         net (fo=5, routed)           0.610     0.095    UUT4/UUT7/SR_TMDS_Green_reg[9]_0[0]
    SLICE_X52Y91         LUT3 (Prop_lut3_I0_O)        0.042     0.137 r  UUT4/UUT7/SR_TMDS_Green[1]_i_1/O
                         net (fo=1, routed)           0.000     0.137    UUT4/UUT7/SR_TMDS_Green[1]_i_1_n_0
    SLICE_X52Y91         FDCE                                         r  UUT4/UUT7/SR_TMDS_Green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock TMDS_Clk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.496 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/DCM_i/clk_wiz_0/inst/TMDS_Clk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=35, routed)          0.819    -0.896    UUT4/UUT7/SR_TMDS_Blue_reg[9]_0
    SLICE_X52Y91         FDCE                                         r  UUT4/UUT7/SR_TMDS_Green_reg[1]/C
                         clock pessimism              0.567    -0.330    
                         clock uncertainty            0.215    -0.115    
    SLICE_X52Y91         FDCE (Hold_fdce_C_D)         0.107    -0.008    UUT4/UUT7/SR_TMDS_Green_reg[1]
  -------------------------------------------------------------------
                         required time                          0.008    
                         arrival time                           0.137    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 UUT4/UUT6/TMDS_CH2/dout_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/UUT7/SR_TMDS_Blue_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_DCM_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             TMDS_Clk_DCM_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TMDS_Clk_DCM_clk_wiz_0_1 rise@0.000ns - PClk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.779ns  (logic 0.246ns (31.598%)  route 0.533ns (68.402%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.657ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          0.551    -0.657    UUT4/UUT6/TMDS_CH2/CLK
    SLICE_X50Y92         FDCE                                         r  UUT4/UUT6/TMDS_CH2/dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y92         FDCE (Prop_fdce_C_Q)         0.148    -0.509 r  UUT4/UUT6/TMDS_CH2/dout_reg[2]/Q
                         net (fo=3, routed)           0.533     0.024    UUT4/UUT7/SR_TMDS_Blue_reg[9]_1[1]
    SLICE_X52Y93         LUT3 (Prop_lut3_I0_O)        0.098     0.122 r  UUT4/UUT7/SR_TMDS_Blue[2]_i_1/O
                         net (fo=1, routed)           0.000     0.122    UUT4/UUT7/SR_TMDS_Blue[2]_i_1_n_0
    SLICE_X52Y93         FDCE                                         r  UUT4/UUT7/SR_TMDS_Blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock TMDS_Clk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.496 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/DCM_i/clk_wiz_0/inst/TMDS_Clk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=35, routed)          0.820    -0.895    UUT4/UUT7/SR_TMDS_Blue_reg[9]_0
    SLICE_X52Y93         FDCE                                         r  UUT4/UUT7/SR_TMDS_Blue_reg[2]/C
                         clock pessimism              0.567    -0.329    
                         clock uncertainty            0.215    -0.114    
    SLICE_X52Y93         FDCE (Hold_fdce_C_D)         0.091    -0.023    UUT4/UUT7/SR_TMDS_Blue_reg[2]
  -------------------------------------------------------------------
                         required time                          0.023    
                         arrival time                           0.122    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 UUT4/UUT6/TMDS_CH0/dout_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/UUT7/SR_TMDS_Red_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_DCM_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             TMDS_Clk_DCM_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TMDS_Clk_DCM_clk_wiz_0_1 rise@0.000ns - PClk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.226ns (28.253%)  route 0.574ns (71.747%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          0.555    -0.653    UUT4/UUT6/TMDS_CH0/CLK
    SLICE_X47Y92         FDCE                                         r  UUT4/UUT6/TMDS_CH0/dout_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y92         FDCE (Prop_fdce_C_Q)         0.128    -0.525 r  UUT4/UUT6/TMDS_CH0/dout_reg[9]/Q
                         net (fo=1, routed)           0.574     0.049    UUT4/UUT7/SR_TMDS_Red_reg[9]_0[3]
    SLICE_X49Y92         LUT2 (Prop_lut2_I1_O)        0.098     0.147 r  UUT4/UUT7/SR_TMDS_Red[9]_i_1/O
                         net (fo=1, routed)           0.000     0.147    UUT4/UUT7/SR_TMDS_Red[9]_i_1_n_0
    SLICE_X49Y92         FDCE                                         r  UUT4/UUT7/SR_TMDS_Red_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock TMDS_Clk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.496 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/DCM_i/clk_wiz_0/inst/TMDS_Clk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=35, routed)          0.823    -0.892    UUT4/UUT7/SR_TMDS_Blue_reg[9]_0
    SLICE_X49Y92         FDCE                                         r  UUT4/UUT7/SR_TMDS_Red_reg[9]/C
                         clock pessimism              0.567    -0.326    
                         clock uncertainty            0.215    -0.111    
    SLICE_X49Y92         FDCE (Hold_fdce_C_D)         0.107    -0.004    UUT4/UUT7/SR_TMDS_Red_reg[9]
  -------------------------------------------------------------------
                         required time                          0.004    
                         arrival time                           0.147    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 UUT4/UUT6/TMDS_CH0/dout_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/UUT7/SR_TMDS_Red_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_DCM_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             TMDS_Clk_DCM_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TMDS_Clk_DCM_clk_wiz_0_1 rise@0.000ns - PClk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.802ns  (logic 0.227ns (28.295%)  route 0.575ns (71.705%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          0.554    -0.654    UUT4/UUT6/TMDS_CH0/CLK
    SLICE_X48Y92         FDCE                                         r  UUT4/UUT6/TMDS_CH0/dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y92         FDCE (Prop_fdce_C_Q)         0.128    -0.526 r  UUT4/UUT6/TMDS_CH0/dout_reg[2]/Q
                         net (fo=3, routed)           0.575     0.050    UUT4/UUT7/SR_TMDS_Red_reg[9]_0[1]
    SLICE_X48Y93         LUT3 (Prop_lut3_I0_O)        0.099     0.149 r  UUT4/UUT7/SR_TMDS_Red[4]_i_1/O
                         net (fo=1, routed)           0.000     0.149    UUT4/UUT7/SR_TMDS_Red[4]_i_1_n_0
    SLICE_X48Y93         FDCE                                         r  UUT4/UUT7/SR_TMDS_Red_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock TMDS_Clk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.496 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/DCM_i/clk_wiz_0/inst/TMDS_Clk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=35, routed)          0.824    -0.891    UUT4/UUT7/SR_TMDS_Blue_reg[9]_0
    SLICE_X48Y93         FDCE                                         r  UUT4/UUT7/SR_TMDS_Red_reg[4]/C
                         clock pessimism              0.567    -0.325    
                         clock uncertainty            0.215    -0.110    
    SLICE_X48Y93         FDCE (Hold_fdce_C_D)         0.107    -0.003    UUT4/UUT7/SR_TMDS_Red_reg[4]
  -------------------------------------------------------------------
                         required time                          0.003    
                         arrival time                           0.149    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 UUT4/UUT6/TMDS_CH2/dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/UUT7/SR_TMDS_Blue_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_DCM_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             TMDS_Clk_DCM_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TMDS_Clk_DCM_clk_wiz_0_1 rise@0.000ns - PClk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.794ns  (logic 0.186ns (23.438%)  route 0.608ns (76.562%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.657ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          0.551    -0.657    UUT4/UUT6/TMDS_CH2/CLK
    SLICE_X51Y92         FDCE                                         r  UUT4/UUT6/TMDS_CH2/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y92         FDCE (Prop_fdce_C_Q)         0.141    -0.516 r  UUT4/UUT6/TMDS_CH2/dout_reg[0]/Q
                         net (fo=5, routed)           0.608     0.092    UUT4/UUT7/SR_TMDS_Blue_reg[9]_1[0]
    SLICE_X51Y93         LUT3 (Prop_lut3_I0_O)        0.045     0.137 r  UUT4/UUT7/SR_TMDS_Blue[7]_i_1/O
                         net (fo=1, routed)           0.000     0.137    UUT4/UUT7/SR_TMDS_Blue[7]_i_1_n_0
    SLICE_X51Y93         FDCE                                         r  UUT4/UUT7/SR_TMDS_Blue_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock TMDS_Clk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.496 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/DCM_i/clk_wiz_0/inst/TMDS_Clk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=35, routed)          0.820    -0.895    UUT4/UUT7/SR_TMDS_Blue_reg[9]_0
    SLICE_X51Y93         FDCE                                         r  UUT4/UUT7/SR_TMDS_Blue_reg[7]/C
                         clock pessimism              0.567    -0.329    
                         clock uncertainty            0.215    -0.114    
    SLICE_X51Y93         FDCE (Hold_fdce_C_D)         0.091    -0.023    UUT4/UUT7/SR_TMDS_Blue_reg[7]
  -------------------------------------------------------------------
                         required time                          0.023    
                         arrival time                           0.137    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 UUT4/UUT6/TMDS_CH1/dout_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/UUT7/SR_TMDS_Green_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_DCM_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             TMDS_Clk_DCM_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TMDS_Clk_DCM_clk_wiz_0_1 rise@0.000ns - PClk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.811ns  (logic 0.245ns (30.209%)  route 0.566ns (69.791%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.657ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          0.551    -0.657    UUT4/UUT6/TMDS_CH1/CLK
    SLICE_X50Y91         FDCE                                         r  UUT4/UUT6/TMDS_CH1/dout_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y91         FDCE (Prop_fdce_C_Q)         0.148    -0.509 r  UUT4/UUT6/TMDS_CH1/dout_reg[9]/Q
                         net (fo=1, routed)           0.566     0.058    UUT4/UUT7/SR_TMDS_Green_reg[9]_0[2]
    SLICE_X52Y93         LUT2 (Prop_lut2_I1_O)        0.097     0.155 r  UUT4/UUT7/SR_TMDS_Green[9]_i_1/O
                         net (fo=1, routed)           0.000     0.155    UUT4/UUT7/SR_TMDS_Green[9]_i_1_n_0
    SLICE_X52Y93         FDCE                                         r  UUT4/UUT7/SR_TMDS_Green_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock TMDS_Clk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.496 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/DCM_i/clk_wiz_0/inst/TMDS_Clk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=35, routed)          0.820    -0.895    UUT4/UUT7/SR_TMDS_Blue_reg[9]_0
    SLICE_X52Y93         FDCE                                         r  UUT4/UUT7/SR_TMDS_Green_reg[9]/C
                         clock pessimism              0.567    -0.329    
                         clock uncertainty            0.215    -0.114    
    SLICE_X52Y93         FDCE (Hold_fdce_C_D)         0.107    -0.007    UUT4/UUT7/SR_TMDS_Green_reg[9]
  -------------------------------------------------------------------
                         required time                          0.007    
                         arrival time                           0.155    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 UUT4/UUT6/TMDS_CH1/dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/UUT7/SR_TMDS_Green_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_DCM_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             TMDS_Clk_DCM_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TMDS_Clk_DCM_clk_wiz_0_1 rise@0.000ns - PClk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.796ns  (logic 0.186ns (23.363%)  route 0.610ns (76.637%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.896ns
    Source Clock Delay      (SCD):    -0.657ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          0.551    -0.657    UUT4/UUT6/TMDS_CH1/CLK
    SLICE_X51Y91         FDCE                                         r  UUT4/UUT6/TMDS_CH1/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y91         FDCE (Prop_fdce_C_Q)         0.141    -0.516 r  UUT4/UUT6/TMDS_CH1/dout_reg[0]/Q
                         net (fo=5, routed)           0.610     0.095    UUT4/UUT7/SR_TMDS_Green_reg[9]_0[0]
    SLICE_X52Y91         LUT3 (Prop_lut3_I0_O)        0.045     0.140 r  UUT4/UUT7/SR_TMDS_Green[0]_i_1/O
                         net (fo=1, routed)           0.000     0.140    UUT4/UUT7/SR_TMDS_Green[0]_i_1_n_0
    SLICE_X52Y91         FDCE                                         r  UUT4/UUT7/SR_TMDS_Green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock TMDS_Clk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.496 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/DCM_i/clk_wiz_0/inst/TMDS_Clk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=35, routed)          0.819    -0.896    UUT4/UUT7/SR_TMDS_Blue_reg[9]_0
    SLICE_X52Y91         FDCE                                         r  UUT4/UUT7/SR_TMDS_Green_reg[0]/C
                         clock pessimism              0.567    -0.330    
                         clock uncertainty            0.215    -0.115    
    SLICE_X52Y91         FDCE (Hold_fdce_C_D)         0.091    -0.024    UUT4/UUT7/SR_TMDS_Green_reg[0]
  -------------------------------------------------------------------
                         required time                          0.024    
                         arrival time                           0.140    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 UUT4/UUT6/TMDS_CH0/dout_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/UUT7/SR_TMDS_Red_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_DCM_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             TMDS_Clk_DCM_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TMDS_Clk_DCM_clk_wiz_0_1 rise@0.000ns - PClk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.802ns  (logic 0.227ns (28.295%)  route 0.575ns (71.705%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          0.554    -0.654    UUT4/UUT6/TMDS_CH0/CLK
    SLICE_X48Y92         FDCE                                         r  UUT4/UUT6/TMDS_CH0/dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y92         FDCE (Prop_fdce_C_Q)         0.128    -0.526 r  UUT4/UUT6/TMDS_CH0/dout_reg[2]/Q
                         net (fo=3, routed)           0.575     0.050    UUT4/UUT7/SR_TMDS_Red_reg[9]_0[1]
    SLICE_X48Y93         LUT3 (Prop_lut3_I0_O)        0.099     0.149 r  UUT4/UUT7/SR_TMDS_Red[2]_i_1/O
                         net (fo=1, routed)           0.000     0.149    UUT4/UUT7/SR_TMDS_Red[2]_i_1_n_0
    SLICE_X48Y93         FDCE                                         r  UUT4/UUT7/SR_TMDS_Red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock TMDS_Clk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.496 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/DCM_i/clk_wiz_0/inst/TMDS_Clk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=35, routed)          0.824    -0.891    UUT4/UUT7/SR_TMDS_Blue_reg[9]_0
    SLICE_X48Y93         FDCE                                         r  UUT4/UUT7/SR_TMDS_Red_reg[2]/C
                         clock pessimism              0.567    -0.325    
                         clock uncertainty            0.215    -0.110    
    SLICE_X48Y93         FDCE (Hold_fdce_C_D)         0.092    -0.018    UUT4/UUT7/SR_TMDS_Red_reg[2]
  -------------------------------------------------------------------
                         required time                          0.018    
                         arrival time                           0.149    
  -------------------------------------------------------------------
                         slack                                  0.167    





