// Seed: 2506411325
module module_0 (
    input wand id_0,
    output supply1 id_1,
    input tri1 id_2,
    output uwire id_3,
    output supply1 id_4,
    output wand id_5,
    input tri1 id_6,
    output uwire module_0,
    output tri0 id_8,
    output tri1 id_9,
    input wor id_10,
    output tri id_11,
    input tri1 id_12,
    output tri0 id_13
);
  assign id_11 = 1'd0;
  wire id_15;
  wire id_16;
  id_17(
      .id_0(id_2), .id_1(id_16), .id_2(id_2), .id_3(id_8), .id_4(1'h0)
  );
  wire id_18, id_19;
endmodule
module module_1 (
    input supply0 id_0,
    input wor id_1,
    input wand id_2,
    output wor id_3
);
  assign id_3 = 1;
  module_0(
      id_2, id_3, id_0, id_3, id_3, id_3, id_2, id_3, id_3, id_3, id_1, id_3, id_1, id_3
  );
endmodule
