

================================================================
== Vivado HLS Report for 'counter_stream_hls'
================================================================
* Date:           Sat Aug 20 20:15:09 2016

* Version:        2015.3 (Build 1368829 on Mon Sep 28 20:31:51 PM 2015)
* Project:        axi_stream_no_last_signal_hls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      2.52|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- LOOP    |    ?|    ?|         2|          1|          1|     ?|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 4
* Pipeline: 1
  Pipeline-0: II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	4  / (!tmp)
	3  / (tmp)
3 --> 
	2  / true
4 --> 
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: stg_5 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32 %resolution), !map !7

ST_1: stg_6 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i32 %numIteration), !map !13

ST_1: stg_7 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i32* %counter_V_data), !map !17

ST_1: stg_8 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecTopModule([19 x i8]* @counter_stream_hls_str) nounwind

ST_1: numIteration_read [1/1] 1.00ns
:4  %numIteration_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %numIteration)

ST_1: resolution_read [1/1] 1.00ns
:5  %resolution_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %resolution)

ST_1: stg_11 [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecInterface(i32* %counter_V_data, [5 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_12 [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [11 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_13 [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecInterface(i32 %numIteration, [10 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [11 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_14 [1/1] 0.00ns
:9  call void (...)* @_ssdm_op_SpecInterface(i32 %resolution, [10 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [11 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_15 [1/1] 1.57ns
:10  br label %1


 <State 2>: 2.52ns
ST_2: i [1/1] 0.00ns
:0  %i = phi i31 [ 0, %0 ], [ %i_1, %2 ]

ST_2: temp_data [1/1] 0.00ns
:1  %temp_data = phi i32 [ 0, %0 ], [ %next_mul, %2 ]

ST_2: i_cast [1/1] 0.00ns
:2  %i_cast = zext i31 %i to i32

ST_2: tmp [1/1] 2.52ns
:3  %tmp = icmp slt i32 %i_cast, %numIteration_read

ST_2: i_1 [1/1] 2.44ns
:4  %i_1 = add i31 %i, 1

ST_2: stg_21 [1/1] 0.00ns
:5  br i1 %tmp, label %2, label %3


 <State 3>: 2.44ns
ST_3: stg_22 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str4) nounwind

ST_3: tmp_1 [1/1] 0.00ns
:1  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str4)

ST_3: stg_24 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_3: next_mul [1/1] 2.44ns
:3  %next_mul = add i32 %temp_data, %resolution_read

ST_3: stg_26 [1/1] 0.00ns
:4  call void @_ssdm_op_Write.axis.volatile.i32P(i32* %counter_V_data, i32 %temp_data)

ST_3: empty [1/1] 0.00ns
:5  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str4, i32 %tmp_1)

ST_3: stg_28 [1/1] 0.00ns
:6  br label %1


 <State 4>: 0.00ns
ST_4: stg_29 [1/1] 0.00ns
:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
