/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire [3:0] _05_;
  wire [8:0] _06_;
  wire [9:0] _07_;
  reg [5:0] _08_;
  wire celloutsig_0_0z;
  wire [6:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [5:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [6:0] celloutsig_0_18z;
  wire [2:0] celloutsig_0_19z;
  wire [12:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  reg [29:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [3:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [2:0] celloutsig_0_28z;
  wire [9:0] celloutsig_0_29z;
  wire [3:0] celloutsig_0_30z;
  reg [16:0] celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_37z;
  wire [16:0] celloutsig_0_38z;
  wire [18:0] celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire [8:0] celloutsig_0_44z;
  wire celloutsig_0_48z;
  wire [2:0] celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire celloutsig_0_52z;
  wire [6:0] celloutsig_0_55z;
  wire [3:0] celloutsig_0_56z;
  wire [9:0] celloutsig_0_58z;
  wire celloutsig_0_59z;
  wire celloutsig_0_5z;
  wire celloutsig_0_67z;
  reg [11:0] celloutsig_0_79z;
  wire celloutsig_0_88z;
  wire celloutsig_0_89z;
  wire [17:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [22:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_18z;
  reg [11:0] celloutsig_1_19z;
  wire [5:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [24:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [23:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [191:0] clkin_data;
  wire [191:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_42z = celloutsig_0_20z ? in_data[26] : celloutsig_0_11z;
  assign celloutsig_0_5z = celloutsig_0_0z ? celloutsig_0_4z : celloutsig_0_1z[0];
  assign celloutsig_0_89z = _00_ ? celloutsig_0_18z[4] : celloutsig_0_67z;
  assign celloutsig_0_12z = celloutsig_0_3z ? _01_ : celloutsig_0_9z;
  assign celloutsig_0_15z = in_data[66] ? celloutsig_0_3z : celloutsig_0_13z;
  assign celloutsig_0_26z = _02_ ? celloutsig_0_11z : celloutsig_0_4z;
  assign celloutsig_0_88z = !(celloutsig_0_25z ? _03_ : celloutsig_0_79z[4]);
  assign celloutsig_1_6z = !(celloutsig_1_1z[3] ? in_data[157] : in_data[98]);
  assign celloutsig_0_41z = ~_02_;
  assign celloutsig_0_52z = ~celloutsig_0_39z[16];
  assign celloutsig_0_48z = celloutsig_0_28z[1] | celloutsig_0_3z;
  assign celloutsig_0_9z = celloutsig_0_0z | celloutsig_0_4z;
  assign celloutsig_0_14z = celloutsig_0_11z | celloutsig_0_13z;
  assign celloutsig_0_20z = in_data[23] | celloutsig_0_14z;
  assign celloutsig_0_0z = ~(in_data[54] ^ in_data[4]);
  assign celloutsig_1_9z = ~(celloutsig_1_0z[22] ^ in_data[131]);
  assign celloutsig_0_11z = ~(celloutsig_0_9z ^ in_data[67]);
  reg [3:0] _26_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _26_ <= 4'h0;
    else _26_ <= { celloutsig_0_30z[3:1], celloutsig_0_26z };
  assign { _04_, _05_[2:1], _00_ } = _26_;
  reg [8:0] _27_;
  always_ff @(posedge celloutsig_1_19z[0], posedge clkin_data[64])
    if (clkin_data[64]) _27_ <= 9'h000;
    else _27_ <= { in_data[53:49], celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_0z };
  assign { _06_[8:7], _01_, _03_, _06_[4:0] } = _27_;
  reg [9:0] _28_;
  always_ff @(negedge celloutsig_1_19z[0], posedge clkin_data[64])
    if (clkin_data[64]) _28_ <= 10'h000;
    else _28_ <= { celloutsig_0_3z, _06_[8:7], _01_, _03_, _06_[4:0] };
  assign { _07_[9:2], _02_, _07_[0] } = _28_;
  always_ff @(posedge clkin_data[32], posedge clkin_data[96])
    if (clkin_data[96]) _08_ <= 6'h00;
    else _08_ <= { celloutsig_1_5z[13:9], celloutsig_1_9z };
  assign celloutsig_0_56z = { celloutsig_0_27z, celloutsig_0_52z, celloutsig_0_48z, celloutsig_0_12z } / { 1'h1, celloutsig_0_38z[7], celloutsig_0_22z, celloutsig_0_13z };
  assign celloutsig_1_1z = celloutsig_1_0z[14:9] / { 1'h1, in_data[184:180] };
  assign celloutsig_1_5z = { in_data[114:96], celloutsig_1_1z } / { 1'h1, celloutsig_1_0z[14:0], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_3z };
  assign celloutsig_1_8z = { celloutsig_1_0z[20:2], celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_3z } / { 1'h1, celloutsig_1_5z[20:4], celloutsig_1_1z };
  assign celloutsig_0_16z = { celloutsig_0_1z[5:3], celloutsig_0_13z, celloutsig_0_0z, celloutsig_0_0z } / { 1'h1, celloutsig_0_1z[9:5] };
  assign celloutsig_0_38z = { celloutsig_0_32z[12:6], _07_[9:2], _02_, _07_[0] } / { 1'h1, celloutsig_0_18z[3:0], celloutsig_0_27z, celloutsig_0_3z, celloutsig_0_4z, _06_[8:7], _01_, _03_, _06_[4:0] };
  assign celloutsig_0_44z = { celloutsig_0_38z[13:11], celloutsig_0_9z, celloutsig_0_13z, _04_, _05_[2:1], _00_ } / { 1'h1, celloutsig_0_21z[12:8], celloutsig_0_25z, celloutsig_0_33z, celloutsig_0_40z };
  assign celloutsig_0_55z = { celloutsig_0_30z[2:0], celloutsig_0_26z, celloutsig_0_5z, celloutsig_0_42z, celloutsig_0_52z } / { 1'h1, _06_[7], _01_, _03_, _06_[4:3], celloutsig_0_41z };
  assign celloutsig_0_58z = { celloutsig_0_41z, celloutsig_0_44z } / { 1'h1, celloutsig_0_38z[10:7], celloutsig_0_40z, celloutsig_0_11z, celloutsig_0_49z };
  assign celloutsig_0_1z = { in_data[71:60], celloutsig_0_0z } / { 1'h1, in_data[51:40] };
  assign celloutsig_0_24z = celloutsig_0_10z[5:2] / { 1'h1, celloutsig_0_19z };
  assign celloutsig_0_29z = celloutsig_0_8z[14:5] / { 1'h1, _06_[7], _01_, _03_, _06_[4:2], celloutsig_0_22z, celloutsig_0_22z, celloutsig_0_13z };
  assign celloutsig_1_11z = { celloutsig_1_5z[22:18], celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_10z, celloutsig_1_4z } >= { celloutsig_1_8z[14:10], celloutsig_1_10z, celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_4z };
  assign celloutsig_0_4z = { celloutsig_0_1z[4:3], celloutsig_0_0z } > { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_67z = { celloutsig_0_58z[8:2], celloutsig_0_38z } > { celloutsig_0_38z[16:10], celloutsig_0_41z, celloutsig_0_56z, celloutsig_0_11z, celloutsig_0_3z, celloutsig_0_59z, celloutsig_0_17z, celloutsig_0_55z, celloutsig_0_33z };
  assign celloutsig_0_25z = in_data[65:45] > { in_data[43:25], celloutsig_0_20z, celloutsig_0_0z };
  assign celloutsig_0_33z = { _07_[9:7], celloutsig_0_16z, celloutsig_0_11z } <= { _07_[9:2], _02_, _07_[0] };
  assign celloutsig_0_59z = { celloutsig_0_1z[7:2], celloutsig_0_24z, celloutsig_0_20z } <= celloutsig_0_39z[12:2];
  assign celloutsig_1_2z = celloutsig_1_0z[4:0] <= in_data[147:143];
  assign celloutsig_1_3z = { celloutsig_1_0z[15:9], celloutsig_1_2z } <= in_data[187:180];
  assign celloutsig_1_10z = { celloutsig_1_0z[8:6], celloutsig_1_6z, celloutsig_1_4z } <= { celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_2z };
  assign celloutsig_1_18z = { _08_[2:0], celloutsig_1_4z } <= celloutsig_1_0z[3:0];
  assign celloutsig_0_17z = { celloutsig_0_1z[10], celloutsig_0_3z, celloutsig_0_12z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_13z } <= in_data[81:52];
  assign celloutsig_0_49z = celloutsig_0_32z[7:5] * { celloutsig_0_0z, celloutsig_0_13z, celloutsig_0_23z };
  assign celloutsig_1_0z = in_data[130:108] * in_data[129:107];
  assign celloutsig_0_18z = { celloutsig_0_8z[11:8], celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_0z } * { celloutsig_0_10z[6:1], celloutsig_0_17z };
  assign celloutsig_0_19z = { celloutsig_0_0z, celloutsig_0_14z, celloutsig_0_0z } * celloutsig_0_16z[5:3];
  assign celloutsig_0_28z = celloutsig_0_18z[6:4] * celloutsig_0_18z[6:4];
  assign celloutsig_0_39z = celloutsig_0_22z ? { celloutsig_0_32z[15:8], celloutsig_0_0z, _07_[9:2], _02_, _07_[0] } : { _03_, celloutsig_0_38z, celloutsig_0_20z };
  assign celloutsig_0_10z = celloutsig_0_9z ? { _06_[7], _01_, _03_, _06_[4:1] } : { _06_[8:7], _01_, _03_, _06_[4:2] };
  assign celloutsig_0_30z = _06_[0] ? celloutsig_0_1z[6:3] : { celloutsig_0_0z, celloutsig_0_20z, celloutsig_0_23z, celloutsig_0_20z };
  assign celloutsig_0_3z = celloutsig_0_1z[5:2] != { in_data[1:0], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_37z = { _06_[2], celloutsig_0_14z, celloutsig_0_19z, celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_16z } != { celloutsig_0_14z, celloutsig_0_15z, celloutsig_0_4z, celloutsig_0_29z };
  assign celloutsig_0_23z = { celloutsig_0_16z[5:1], celloutsig_0_19z } != { _06_[7], _01_, _03_, celloutsig_0_11z, celloutsig_0_12z, celloutsig_0_22z, celloutsig_0_0z, celloutsig_0_4z };
  assign celloutsig_0_27z = celloutsig_0_10z[5:3] != celloutsig_0_21z[18:16];
  assign celloutsig_0_40z = | { celloutsig_0_37z, _02_, celloutsig_0_26z, celloutsig_0_19z, celloutsig_0_15z, celloutsig_0_14z, celloutsig_0_11z, celloutsig_0_8z, _07_[9:2], _07_[0], celloutsig_0_0z };
  assign celloutsig_0_13z = | { celloutsig_0_10z, celloutsig_0_9z };
  assign celloutsig_0_22z = | { celloutsig_0_20z, _06_[4:1] };
  assign celloutsig_0_8z = { celloutsig_0_1z[4:1], _07_[9:2], _02_, _07_[0], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_5z } ~^ in_data[57:40];
  always_latch
    if (!clkin_data[64]) celloutsig_0_32z = 17'h00000;
    else if (!clkin_data[128]) celloutsig_0_32z = celloutsig_0_21z[18:2];
  always_latch
    if (!clkin_data[64]) celloutsig_0_79z = 12'h000;
    else if (clkin_data[128]) celloutsig_0_79z = { celloutsig_0_58z[7:3], celloutsig_0_18z };
  always_latch
    if (clkin_data[96]) celloutsig_1_19z = 12'h000;
    else if (!clkin_data[160]) celloutsig_1_19z = { celloutsig_1_5z[8:0], celloutsig_1_7z, celloutsig_1_11z, celloutsig_1_10z };
  always_latch
    if (!clkin_data[64]) celloutsig_0_21z = 30'h00000000;
    else if (clkin_data[128]) celloutsig_0_21z = in_data[50:21];
  assign celloutsig_1_4z = ~((celloutsig_1_3z & celloutsig_1_3z) | (in_data[153] & celloutsig_1_0z[10]));
  assign celloutsig_1_7z = ~((in_data[173] & celloutsig_1_1z[4]) | (celloutsig_1_4z & celloutsig_1_0z[12]));
  assign { _05_[3], _05_[0] } = { _04_, _00_ };
  assign _06_[6:5] = { _01_, _03_ };
  assign _07_[1] = _02_;
  assign { out_data[128], out_data[107:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_88z, celloutsig_0_89z };
endmodule
