Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Nov 29 22:02:03 2023
| Host         : XoiXoi running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file ram_arbiter_timing_summary_routed.rpt -pb ram_arbiter_timing_summary_routed.pb -rpx ram_arbiter_timing_summary_routed.rpx -warn_on_violation
| Design       : ram_arbiter
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     205         
LUTAR-1    Warning           LUT drives async reset alert    1           
TIMING-20  Warning           Non-clocked latch               39          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (500)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (500)
5. checking no_input_delay (34)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (32)

1. checking no_clock (500)
--------------------------
 There are 241 register/latch pins with no clock driven by root clock pin: CLOCK (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: RD_EN_C1 (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: RD_NOT_WRITE_C2 (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: REQUEST_C2 (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: RST_N (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: WR_EN_C1 (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dut2/COUNT_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dut2/COUNT_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dut2/COUNT_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dut2/COUNT_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dut2/COUNT_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dut2/COUNT_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dut2/COUNT_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dut2/COUNT_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dut2/COUNT_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dut2/COUNT_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dut2/COUNT_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dut2/COUNT_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dut2/COUNT_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dut2/COUNT_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dut2/COUNT_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dut2/COUNT_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dut2/COUNT_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dut2/COUNT_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dut2/COUNT_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dut2/COUNT_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dut2/COUNT_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dut2/COUNT_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dut2/COUNT_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dut2/COUNT_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dut2/COUNT_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dut2/COUNT_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dut2/COUNT_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dut2/COUNT_reg[9]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: dut2/nx_client_read_reg[1]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: dut2/nx_client_write_reg[0]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: dut2/nx_client_write_reg[1]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: dut2/nx_client_write_reg[2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: dut2/pr_client_read_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: dut2/pr_client_read_reg[1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: dut2/pr_client_read_reg[2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: dut2/pr_client_write_reg[0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: dut2/pr_client_write_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: dut2/pr_client_write_reg[2]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (500)
--------------------------------------------------
 There are 500 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (34)
-------------------------------
 There are 34 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (32)
-----------------------------
 There are 32 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  518          inf        0.000                      0                  518           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           518 Endpoints
Min Delay           518 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dut2/TEMP_WR_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ACK_C2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.162ns  (logic 3.557ns (38.819%)  route 5.606ns (61.181%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y30          FDRE                         0.000     0.000 r  dut2/TEMP_WR_reg/C
    SLICE_X0Y30          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  dut2/TEMP_WR_reg/Q
                         net (fo=3, routed)           0.758     1.177    dut2/TEMP_WR_reg_n_0
    SLICE_X0Y32          LUT2 (Prop_lut2_I1_O)        0.325     1.502 r  dut2/ACK_C2_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.847     6.350    ACK_C2_OBUF
    A18                  OBUF (Prop_obuf_I_O)         2.813     9.162 r  ACK_C2_OBUF_inst/O
                         net (fo=0)                   0.000     9.162    ACK_C2
    A18                                                               r  ACK_C2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST_N
                            (input port)
  Destination:            dut1/memory_reg[13][6]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.513ns  (logic 0.960ns (12.773%)  route 6.553ns (87.227%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D18                                               0.000     0.000 r  RST_N (IN)
                         net (fo=0)                   0.000     0.000    RST_N
    D18                  IBUF (Prop_ibuf_I_O)         0.960     0.960 r  RST_N_IBUF_inst/O
                         net (fo=215, routed)         6.553     7.513    dut1/RST_N_IBUF
    SLICE_X11Y23         FDRE                                         r  dut1/memory_reg[13][6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST_N
                            (input port)
  Destination:            dut1/memory_reg[14][4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.513ns  (logic 0.960ns (12.773%)  route 6.553ns (87.227%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D18                                               0.000     0.000 r  RST_N (IN)
                         net (fo=0)                   0.000     0.000    RST_N
    D18                  IBUF (Prop_ibuf_I_O)         0.960     0.960 r  RST_N_IBUF_inst/O
                         net (fo=215, routed)         6.553     7.513    dut1/RST_N_IBUF
    SLICE_X11Y23         FDRE                                         r  dut1/memory_reg[14][4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST_N
                            (input port)
  Destination:            dut1/RD_DATA_reg[4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.508ns  (logic 1.084ns (14.433%)  route 6.424ns (85.567%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D18                                               0.000     0.000 r  RST_N (IN)
                         net (fo=0)                   0.000     0.000    RST_N
    D18                  IBUF (Prop_ibuf_I_O)         0.960     0.960 r  RST_N_IBUF_inst/O
                         net (fo=215, routed)         5.454     6.413    dut1/RST_N_IBUF
    SLICE_X0Y20          LUT3 (Prop_lut3_I1_O)        0.124     6.537 r  dut1/RD_DATA[7]_i_1/O
                         net (fo=8, routed)           0.971     7.508    dut1/RD_DATA[7]_i_1_n_0
    SLICE_X3Y18          FDRE                                         r  dut1/RD_DATA_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST_N
                            (input port)
  Destination:            dut1/RD_DATA_reg[6]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.508ns  (logic 1.084ns (14.433%)  route 6.424ns (85.567%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D18                                               0.000     0.000 r  RST_N (IN)
                         net (fo=0)                   0.000     0.000    RST_N
    D18                  IBUF (Prop_ibuf_I_O)         0.960     0.960 r  RST_N_IBUF_inst/O
                         net (fo=215, routed)         5.454     6.413    dut1/RST_N_IBUF
    SLICE_X0Y20          LUT3 (Prop_lut3_I1_O)        0.124     6.537 r  dut1/RD_DATA[7]_i_1/O
                         net (fo=8, routed)           0.971     7.508    dut1/RD_DATA[7]_i_1_n_0
    SLICE_X3Y18          FDRE                                         r  dut1/RD_DATA_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST_N
                            (input port)
  Destination:            dut1/RD_DATA_reg[7]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.508ns  (logic 1.084ns (14.433%)  route 6.424ns (85.567%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D18                                               0.000     0.000 r  RST_N (IN)
                         net (fo=0)                   0.000     0.000    RST_N
    D18                  IBUF (Prop_ibuf_I_O)         0.960     0.960 r  RST_N_IBUF_inst/O
                         net (fo=215, routed)         5.454     6.413    dut1/RST_N_IBUF
    SLICE_X0Y20          LUT3 (Prop_lut3_I1_O)        0.124     6.537 r  dut1/RD_DATA[7]_i_1/O
                         net (fo=8, routed)           0.971     7.508    dut1/RD_DATA[7]_i_1_n_0
    SLICE_X3Y18          FDRE                                         r  dut1/RD_DATA_reg[7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST_N
                            (input port)
  Destination:            dut1/count_reg[28]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.454ns  (logic 1.084ns (14.536%)  route 6.371ns (85.464%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D18                                               0.000     0.000 r  RST_N (IN)
                         net (fo=0)                   0.000     0.000    RST_N
    D18                  IBUF (Prop_ibuf_I_O)         0.960     0.960 r  RST_N_IBUF_inst/O
                         net (fo=215, routed)         5.167     6.127    dut1/RST_N_IBUF
    SLICE_X2Y22          LUT3 (Prop_lut3_I2_O)        0.124     6.251 r  dut1/count[0]_i_1/O
                         net (fo=32, routed)          1.203     7.454    dut1/count
    SLICE_X3Y28          FDRE                                         r  dut1/count_reg[28]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST_N
                            (input port)
  Destination:            dut1/count_reg[29]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.454ns  (logic 1.084ns (14.536%)  route 6.371ns (85.464%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D18                                               0.000     0.000 r  RST_N (IN)
                         net (fo=0)                   0.000     0.000    RST_N
    D18                  IBUF (Prop_ibuf_I_O)         0.960     0.960 r  RST_N_IBUF_inst/O
                         net (fo=215, routed)         5.167     6.127    dut1/RST_N_IBUF
    SLICE_X2Y22          LUT3 (Prop_lut3_I2_O)        0.124     6.251 r  dut1/count[0]_i_1/O
                         net (fo=32, routed)          1.203     7.454    dut1/count
    SLICE_X3Y28          FDRE                                         r  dut1/count_reg[29]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST_N
                            (input port)
  Destination:            dut1/count_reg[30]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.454ns  (logic 1.084ns (14.536%)  route 6.371ns (85.464%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D18                                               0.000     0.000 r  RST_N (IN)
                         net (fo=0)                   0.000     0.000    RST_N
    D18                  IBUF (Prop_ibuf_I_O)         0.960     0.960 r  RST_N_IBUF_inst/O
                         net (fo=215, routed)         5.167     6.127    dut1/RST_N_IBUF
    SLICE_X2Y22          LUT3 (Prop_lut3_I2_O)        0.124     6.251 r  dut1/count[0]_i_1/O
                         net (fo=32, routed)          1.203     7.454    dut1/count
    SLICE_X3Y28          FDRE                                         r  dut1/count_reg[30]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST_N
                            (input port)
  Destination:            dut1/count_reg[31]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.454ns  (logic 1.084ns (14.536%)  route 6.371ns (85.464%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D18                                               0.000     0.000 r  RST_N (IN)
                         net (fo=0)                   0.000     0.000    RST_N
    D18                  IBUF (Prop_ibuf_I_O)         0.960     0.960 r  RST_N_IBUF_inst/O
                         net (fo=215, routed)         5.167     6.127    dut1/RST_N_IBUF
    SLICE_X2Y22          LUT3 (Prop_lut3_I2_O)        0.124     6.251 r  dut1/count[0]_i_1/O
                         net (fo=32, routed)          1.203     7.454    dut1/count
    SLICE_X3Y28          FDRE                                         r  dut1/count_reg[31]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dut2/nx_client_read_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            dut2/pr_client_read_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.158ns (58.058%)  route 0.114ns (41.942%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          LDCE                         0.000     0.000 r  dut2/nx_client_read_reg[2]/G
    SLICE_X1Y31          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  dut2/nx_client_read_reg[2]/Q
                         net (fo=8, routed)           0.114     0.272    dut2/nx_client_read[2]
    SLICE_X2Y31          FDCE                                         r  dut2/pr_client_read_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut1/memory_reg[7][1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dut1/RD_DATA_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.294ns  (logic 0.186ns (63.316%)  route 0.108ns (36.684%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y19          FDRE                         0.000     0.000 r  dut1/memory_reg[7][1]/C
    SLICE_X5Y19          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  dut1/memory_reg[7][1]/Q
                         net (fo=2, routed)           0.108     0.249    dut1/memory_reg[7]_3[1]
    SLICE_X4Y19          LUT6 (Prop_lut6_I2_O)        0.045     0.294 r  dut1/RD_DATA[1]_i_1/O
                         net (fo=1, routed)           0.000     0.294    dut1/RD_DATA[1]_i_1_n_0
    SLICE_X4Y19          FDRE                                         r  dut1/RD_DATA_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut2/TEMP_ACK1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            dut2/TEMP_ACK_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.186ns (63.057%)  route 0.109ns (36.943%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDRE                         0.000     0.000 r  dut2/TEMP_ACK1_reg/C
    SLICE_X1Y32          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  dut2/TEMP_ACK1_reg/Q
                         net (fo=3, routed)           0.109     0.250    dut2/TEMP_ACK1
    SLICE_X0Y32          LUT6 (Prop_lut6_I0_O)        0.045     0.295 r  dut2/TEMP_ACK_i_1/O
                         net (fo=1, routed)           0.000     0.295    dut2/TEMP_ACK_i_1_n_0
    SLICE_X0Y32          FDRE                                         r  dut2/TEMP_ACK_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut1/memory_reg[0][6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dut1/memory_reg[0][6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.303ns  (logic 0.186ns (61.324%)  route 0.117ns (38.676%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y20          FDRE                         0.000     0.000 r  dut1/memory_reg[0][6]/C
    SLICE_X7Y20          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  dut1/memory_reg[0][6]/Q
                         net (fo=2, routed)           0.117     0.258    dut1/memory_reg[0]_10[6]
    SLICE_X7Y20          LUT4 (Prop_lut4_I0_O)        0.045     0.303 r  dut1/memory[0][6]_i_1/O
                         net (fo=1, routed)           0.000     0.303    dut1/memory[0][6]_i_1_n_0
    SLICE_X7Y20          FDRE                                         r  dut1/memory_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut1/memory_reg[10][5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dut1/memory_reg[10][5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.308ns  (logic 0.186ns (60.417%)  route 0.122ns (39.583%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y19          FDRE                         0.000     0.000 r  dut1/memory_reg[10][5]/C
    SLICE_X7Y19          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  dut1/memory_reg[10][5]/Q
                         net (fo=2, routed)           0.122     0.263    dut1/memory_reg[10]_2[5]
    SLICE_X7Y19          LUT4 (Prop_lut4_I0_O)        0.045     0.308 r  dut1/memory[10][5]_i_1/O
                         net (fo=1, routed)           0.000     0.308    dut1/memory[10][5]_i_1_n_0
    SLICE_X7Y19          FDRE                                         r  dut1/memory_reg[10][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut1/memory_reg[12][3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dut1/memory_reg[12][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.308ns  (logic 0.186ns (60.417%)  route 0.122ns (39.583%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y21          FDRE                         0.000     0.000 r  dut1/memory_reg[12][3]/C
    SLICE_X9Y21          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  dut1/memory_reg[12][3]/Q
                         net (fo=2, routed)           0.122     0.263    dut1/memory_reg[12][7]_0[3]
    SLICE_X9Y21          LUT4 (Prop_lut4_I0_O)        0.045     0.308 r  dut1/memory[12][3]_i_1/O
                         net (fo=1, routed)           0.000     0.308    dut1/memory[12][3]_i_1_n_0
    SLICE_X9Y21          FDRE                                         r  dut1/memory_reg[12][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut1/memory_reg[7][3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dut1/RD_DATA_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.330ns  (logic 0.209ns (63.280%)  route 0.121ns (36.720%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDRE                         0.000     0.000 r  dut1/memory_reg[7][3]/C
    SLICE_X2Y17          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  dut1/memory_reg[7][3]/Q
                         net (fo=2, routed)           0.121     0.285    dut1/memory_reg[7]_3[3]
    SLICE_X2Y18          LUT6 (Prop_lut6_I2_O)        0.045     0.330 r  dut1/RD_DATA[3]_i_1/O
                         net (fo=1, routed)           0.000     0.330    dut1/RD_DATA[3]_i_1_n_0
    SLICE_X2Y18          FDRE                                         r  dut1/RD_DATA_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut1/memory_reg[7][6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dut1/RD_DATA_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.334ns  (logic 0.186ns (55.643%)  route 0.148ns (44.357%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDRE                         0.000     0.000 r  dut1/memory_reg[7][6]/C
    SLICE_X3Y17          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  dut1/memory_reg[7][6]/Q
                         net (fo=2, routed)           0.148     0.289    dut1/memory_reg[7]_3[6]
    SLICE_X3Y18          LUT6 (Prop_lut6_I2_O)        0.045     0.334 r  dut1/RD_DATA[6]_i_1/O
                         net (fo=1, routed)           0.000     0.334    dut1/RD_DATA[6]_i_1_n_0
    SLICE_X3Y18          FDRE                                         r  dut1/RD_DATA_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut1/memory_reg[8][3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dut1/memory_reg[8][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.335ns  (logic 0.209ns (62.414%)  route 0.126ns (37.586%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y20          FDRE                         0.000     0.000 r  dut1/memory_reg[8][3]/C
    SLICE_X2Y20          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  dut1/memory_reg[8][3]/Q
                         net (fo=2, routed)           0.126     0.290    dut1/memory_reg[8][7]_0[3]
    SLICE_X2Y20          LUT4 (Prop_lut4_I0_O)        0.045     0.335 r  dut1/memory[8][3]_i_1/O
                         net (fo=1, routed)           0.000     0.335    dut1/memory[8][3]_i_1_n_0
    SLICE_X2Y20          FDRE                                         r  dut1/memory_reg[8][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut1/memory_reg[0][4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dut1/memory_reg[0][4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.341ns  (logic 0.186ns (54.613%)  route 0.155ns (45.387%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y18          FDRE                         0.000     0.000 r  dut1/memory_reg[0][4]/C
    SLICE_X9Y18          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  dut1/memory_reg[0][4]/Q
                         net (fo=2, routed)           0.155     0.296    dut1/memory_reg[0]_10[4]
    SLICE_X9Y18          LUT4 (Prop_lut4_I0_O)        0.045     0.341 r  dut1/memory[0][4]_i_1/O
                         net (fo=1, routed)           0.000     0.341    dut1/memory[0][4]_i_1_n_0
    SLICE_X9Y18          FDRE                                         r  dut1/memory_reg[0][4]/D
  -------------------------------------------------------------------    -------------------





