5 9 1 * 0
8 /home/ultrav3/trevorw/covered/diags/verilog -t main -vcd ifelse1.vcd -o ifelse1.cdd -v ifelse1.v -y ./lib
3 0 $root $root NA 0 0
3 0 main main ifelse1.v 1 35
1 clock 3 30004 1 0 0 0 1 1 1102
1 reset 3 3000b 1 0 0 0 1 1 1002
1 a 3 30012 1 0 0 0 1 1 102
1 b 3 30015 1 0 0 0 1 1 1002
1 sel 3 30018 1 0 0 0 1 1 102
1 z 5 30005 1 0 0 0 1 1 102
3 0 mux main.switch ./lib/mux.v 1 21
2 1 14 9000c 1 0 20004 0 0 1 4 0
2 2 14 40004 0 1 400 0 0 z
2 3 14 4000c 3 38 6006 1 2
2 4 17 b000b 1 1 8 0 0 a
2 5 17 60006 0 1 400 0 0 z
2 6 17 6000b 2 38 600a 4 5
2 7 19 b000b 1 1 4 0 0 b
2 8 19 60006 0 1 400 0 0 z
2 9 19 6000b 1 38 6006 7 8
2 10 16 8000a 2 1 c 0 0 sel
2 11 16 4000c 3 39 e 10 0
2 12 13 6000a 2 1 c 0 0 reset
2 13 13 2000c 6 39 e 12 0
2 14 12 110015 c 1 c 0 0 clock
2 15 12 9000f 0 2a 20000 0 0 1 2 2
2 16 12 90015 13 27 2100a 14 15 1 2 2
1 clock 3 7 1 0 0 0 1 1 1102
1 reset 4 7 1 0 0 0 1 1 1002
1 a 5 7 1 0 0 0 1 1 102
1 b 6 7 1 0 0 0 1 1 1002
1 sel 7 7 1 0 0 0 1 1 102
1 z 8 10008 1 0 0 0 1 1 102
4 9 16 16
4 6 16 16
4 11 6 9
4 3 16 16
4 13 3 11
4 16 13 0
