// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Design internal header
// See Vswitch_testbench_v0.h for the primary calling header

#ifndef VERILATED_VSWITCH_TESTBENCH_V0_STD__03A__03APROCESS__VCLPKG_H_
#define VERILATED_VSWITCH_TESTBENCH_V0_STD__03A__03APROCESS__VCLPKG_H_  // guard

#include "verilated.h"
#include "verilated_timing.h"
#include "verilated_random.h"
class Vswitch_testbench_v0_std__03a__03aprocess;


class Vswitch_testbench_v0__Syms;

class alignas(VL_CACHE_LINE_BYTES) Vswitch_testbench_v0_std__03a__03aprocess__Vclpkg final {
  public:

    // INTERNAL VARIABLES
    Vswitch_testbench_v0__Syms* vlSymsp;
    const char* vlNamep;

    // CONSTRUCTORS
    Vswitch_testbench_v0_std__03a__03aprocess__Vclpkg();
    ~Vswitch_testbench_v0_std__03a__03aprocess__Vclpkg();
    void ctor(Vswitch_testbench_v0__Syms* symsp, const char* namep);
    void dtor();
    VL_UNCOPYABLE(Vswitch_testbench_v0_std__03a__03aprocess__Vclpkg);

    // INTERNAL METHODS
    void __Vconfigure(bool first);
    void __VnoInFunc_killQueue(Vswitch_testbench_v0__Syms* __restrict vlSymsp, VlQueue<VlClassRef<Vswitch_testbench_v0_std__03a__03aprocess>> &processQueue);
    void __VnoInFunc_self(VlProcessRef vlProcess, Vswitch_testbench_v0__Syms* __restrict vlSymsp, VlClassRef<Vswitch_testbench_v0_std__03a__03aprocess> &self__Vfuncrtn);
};


class Vswitch_testbench_v0__Syms;

class Vswitch_testbench_v0_std__03a__03aprocess : public virtual VlClass {
  public:

    // DESIGN SPECIFIC STATE
    VlProcessRef m_process;

    // INTERNAL METHODS
    virtual const char* typeName() const { return "std::process"; }
    VlClass* clone() const { return new Vswitch_testbench_v0_std__03a__03aprocess(*this); }
    VlCoroutine __VnoInFunc_await(Vswitch_testbench_v0__Syms* __restrict vlSymsp);
    void __VnoInFunc_get_randstate(Vswitch_testbench_v0__Syms* __restrict vlSymsp, std::string &get_randstate__Vfuncrtn);
    void __VnoInFunc_kill(Vswitch_testbench_v0__Syms* __restrict vlSymsp);
    void __VnoInFunc_resume(Vswitch_testbench_v0__Syms* __restrict vlSymsp);
    void __VnoInFunc_set_randstate(Vswitch_testbench_v0__Syms* __restrict vlSymsp, std::string s);
    void __VnoInFunc_set_status(Vswitch_testbench_v0__Syms* __restrict vlSymsp, IData/*31:0*/ s);
    void __VnoInFunc_status(Vswitch_testbench_v0__Syms* __restrict vlSymsp, IData/*31:0*/ &status__Vfuncrtn);
    void __VnoInFunc_suspend(Vswitch_testbench_v0__Syms* __restrict vlSymsp);
  private:
    void _ctor_var_reset(Vswitch_testbench_v0__Syms* __restrict vlSymsp);
  public:
    Vswitch_testbench_v0_std__03a__03aprocess() = default;
    void init(Vswitch_testbench_v0__Syms* __restrict vlSymsp);
    ~Vswitch_testbench_v0_std__03a__03aprocess() {}
};



//*** Below code from `systemc in Verilog file
// From `systemc at /opt/homebrew/Cellar/verilator/5.050/share/verilator/include/verilated_std.sv:211:21

template<> template<>
inline bool VlClassRef<Vswitch_testbench_v0_std__03a__03aprocess>::operator==(const VlClassRef<Vswitch_testbench_v0_std__03a__03aprocess>& rhs) const {
    if (!m_objp && !rhs.m_objp) return true;
    if (!m_objp || !rhs.m_objp) return false;
    return m_objp->m_process == rhs.m_objp->m_process;
};
template<> template<>
inline bool VlClassRef<Vswitch_testbench_v0_std__03a__03aprocess>::operator!=(const VlClassRef<Vswitch_testbench_v0_std__03a__03aprocess>& rhs) const {
    if (!m_objp && !rhs.m_objp) return false;
    if (!m_objp || !rhs.m_objp) return true;
    return m_objp->m_process != rhs.m_objp->m_process;
};
template<> template<>
inline bool VlClassRef<Vswitch_testbench_v0_std__03a__03aprocess>::operator<(const VlClassRef<Vswitch_testbench_v0_std__03a__03aprocess>& rhs) const {
    if (!m_objp && !rhs.m_objp) return false;
    if (!m_objp || !rhs.m_objp) return false;
    return m_objp->m_process < rhs.m_objp->m_process;
};
//*** Above code from `systemc in Verilog file


#endif  // guard
