Library ieee;
Use ieee.std_logic_1164.all;

Entity celula1b is port(
A,B,cin,negaB: in std_logic;
op: in std_logic_vector(1 downto 0);
R,cout: out std_logic);
End celula1b;

Architecture arq of celula1b is 
	signal fio0, fio1, fio2:std_logic;
Begin
	uAnd: work.portaAnd port map (a=>A,b=>B,s=>fio0);
	uOr: work.portaOr  port map (a=>A,b=>B,s=>fio1);
	uSoma: work.somadorSubtrator  port map (a=>A,b=>B,r=>fio2,cout=>cout,cin=>cin,negaB=>negaB);
	uMux: work.mutiplexador  port map (seletor=>op ,e0=>fio0,e1=>fio1,e2=>fio2,s=>r);
End arq;
	