# SPI-Master-Slave
SPI module designed in Verilog and verified in SystemVerilog and UVM.
