INFO-FLOW: Workspace D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution opened at Tue Aug 03 12:43:08 +1000 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq 
Execute       source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute         source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute           source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute           source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute           source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute           source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute         source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute         source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute       source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute         source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.101 sec.
Execute         source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.138 sec.
Command     ap_source done; 0.138 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg484-1 
Execute       ap_part_info -name xc7z020-clg484-1 -data single -quiet 
Command       ap_part_info done; 0.317 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg484:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib D:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq 
Execute           source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute             source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute               source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute               source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute               source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute               source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute             source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute             source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute           source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute             source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute           source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute             source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq.gen 
Execute           source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute             source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute             source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute             source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute             source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute             source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute             source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.109 sec.
Execute             source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute             source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.149 sec.
Command         ap_source done; 0.149 sec.
Execute         ap_part_info -data single -name xc7z020-clg484-1 
Execute         ap_part_info -name xc7z020-clg484-1 -data resources 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Command       add_library done; 0.185 sec.
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib D:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute               source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       get_default_platform 
Command     set_part done; 0.618 sec.
Execute     ap_part_info -data single -name xc7z020-clg484-1 
Execute     ap_part_info -name xc7z020-clg484-1 -data resources 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.816 sec.
Execute   set_part xc7z020-clg484-1 
Execute     ap_part_info -name xc7z020-clg484-1 -data single -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     add_library xilinx/zynq/zynq:xc7z020:-clg484:-1 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib D:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq 
Execute         source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute           source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute             source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute             source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute             source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute             source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute           source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute           source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute         source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute         source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq.gen 
Execute         source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute           source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute           source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute           source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute           source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.124 sec.
Command       ap_source done; 0.124 sec.
Execute       ap_part_info -data single -name xc7z020-clg484-1 
Execute       ap_part_info -name xc7z020-clg484-1 -data resources 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       config_chip_info -quiet -speed slow 
Command     add_library done; 0.156 sec.
Execute     add_library xilinx/zynq/zynq_fpv6 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib D:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute         source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute             source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     get_default_platform 
Command   set_part done; 0.27 sec.
Execute   create_clock -period 10 -name default 
Execute   source ./huffman_encoding_core_build/solution/directives.tcl 
Execute     set_directive_loop_tripcount -min 256 -max 256 -avg 256 huffman_encoding/copy_sorted 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd min=256 max=256 avg=256 
Execute     set_directive_loop_tripcount -min 253 -max 253 -avg 253 compute_bit_length/traverse_tree 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd min=256 max=256 avg=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd min=253 max=253 avg=253 
Execute   csynth_design 
Execute     get_config_compile -dump_cfg 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file './hls-src/huffman_truncate_tree.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling ./hls-src/huffman_truncate_tree.cpp as C++
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       is_encrypted ./hls-src/huffman_truncate_tree.cpp 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "D:/Xilinx/Vivado/2020.1/msys" -hls  -fno-exceptions  -D__llvm__  -E "./hls-src/huffman_truncate_tree.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Xilinx/Vivado/2020.1/common/technology/autopilot" -I "D:/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_truncate_tree.pp.0.cpp" 
INFO-FLOW: exec D:/Xilinx/Vivado/2020.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado/2020.1/msys -hls -fno-exceptions -D__llvm__ -E ./hls-src/huffman_truncate_tree.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vivado/2020.1/common/technology/autopilot -I D:/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_truncate_tree.pp.0.cpp
Command       clang done; 1.274 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_truncate_tree.pp.0.cpp std=gnu++98 
INFO-FLOW: exec D:/Xilinx/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_truncate_tree.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.645 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_truncate_tree.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "D:/Xilinx/Vivado/2020.1/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Xilinx/Vivado/2020.1/common/technology/autopilot" -I "D:/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_truncate_tree.pp.0.cpp"  -o "D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/useless.bc"  
INFO-FLOW: exec D:/Xilinx/Vivado/2020.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado/2020.1/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vivado/2020.1/common/technology/autopilot -I D:/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_truncate_tree.pp.0.cpp -o D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/useless.bc
Command       clang done; 1.517 sec.
INFO-FLOW: Done: GCC PP time: 3.4 seconds per iteration
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd min=256 max=256 avg=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd min=253 max=253 avg=253 
Execute       source D:/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source D:/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source D:/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd min=256 max=256 avg=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd min=253 max=253 avg=253 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_truncate_tree.pp.0.cpp std=gnu++98 -directive=D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/Xilinx/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/.systemc_flag -quiet -fix-errors D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_truncate_tree.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.593 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_truncate_tree.pp.0.cpp std=gnu++98 -directive=D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/all.directive.json 
INFO-FLOW: exec D:/Xilinx/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/all.directive.json -quiet -fix-errors D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_truncate_tree.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.595 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr D:/Xilinx/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/xilinx-dataflow-lawyer.huffman_truncate_tree.pp.0.cpp.diag.yml D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_truncate_tree.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/xilinx-dataflow-lawyer.huffman_truncate_tree.pp.0.cpp.out.log 2> D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/xilinx-dataflow-lawyer.huffman_truncate_tree.pp.0.cpp.err.log 
Command       ap_eval done; 0.556 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_truncate_tree.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr D:/Xilinx/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/tidy-3.1.huffman_truncate_tree.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_truncate_tree.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/tidy-3.1.huffman_truncate_tree.pp.0.cpp.out.log 2> D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/tidy-3.1.huffman_truncate_tree.pp.0.cpp.err.log 
Command         ap_eval done; 1.068 sec.
Execute         source D:/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source D:/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute         ap_eval exec -ignorestderr D:/Xilinx/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_truncate_tree.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/xilinx-legacy-rewriter.huffman_truncate_tree.pp.0.cpp.out.log 2> D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/xilinx-legacy-rewriter.huffman_truncate_tree.pp.0.cpp.err.log 
Command         ap_eval done; 1.326 sec.
Command       tidy_31 done; 2.426 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 3.6 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_truncate_tree.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec D:/Xilinx/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_truncate_tree.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.66 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: Processing labels
Execute       clang -src D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_truncate_tree.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado/2020.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_truncate_tree.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Xilinx/Vivado/2020.1/common/technology/autopilot" -I "D:/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_truncate_tree.bc" 
INFO-FLOW: exec D:/Xilinx/Vivado/2020.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado/2020.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_truncate_tree.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vivado/2020.1/common/technology/autopilot -I D:/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_truncate_tree.bc
Command       clang done; 1.52 sec.
INFO: [HLS 200-10] Analyzing design file './hls-src/huffman_create_codeword.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling ./hls-src/huffman_create_codeword.cpp as C++
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       is_encrypted ./hls-src/huffman_create_codeword.cpp 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "D:/Xilinx/Vivado/2020.1/msys" -hls  -fno-exceptions  -D__llvm__  -E "./hls-src/huffman_create_codeword.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Xilinx/Vivado/2020.1/common/technology/autopilot" -I "D:/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_create_codeword.pp.0.cpp" 
INFO-FLOW: exec D:/Xilinx/Vivado/2020.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado/2020.1/msys -hls -fno-exceptions -D__llvm__ -E ./hls-src/huffman_create_codeword.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vivado/2020.1/common/technology/autopilot -I D:/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_create_codeword.pp.0.cpp
Command       clang done; 1.295 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_create_codeword.pp.0.cpp std=gnu++98 
INFO-FLOW: exec D:/Xilinx/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_create_codeword.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.761 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_create_codeword.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "D:/Xilinx/Vivado/2020.1/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Xilinx/Vivado/2020.1/common/technology/autopilot" -I "D:/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_create_codeword.pp.0.cpp"  -o "D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/useless.bc"  
INFO-FLOW: exec D:/Xilinx/Vivado/2020.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado/2020.1/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vivado/2020.1/common/technology/autopilot -I D:/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_create_codeword.pp.0.cpp -o D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/useless.bc
Command       clang done; 1.565 sec.
INFO-FLOW: Done: GCC PP time: 3.6 seconds per iteration
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd min=256 max=256 avg=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd min=253 max=253 avg=253 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd min=256 max=256 avg=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd min=253 max=253 avg=253 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_create_codeword.pp.0.cpp std=gnu++98 -directive=D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/Xilinx/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/.systemc_flag -quiet -fix-errors D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_create_codeword.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.704 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_create_codeword.pp.0.cpp std=gnu++98 -directive=D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/all.directive.json 
INFO-FLOW: exec D:/Xilinx/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/all.directive.json -quiet -fix-errors D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_create_codeword.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.714 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr D:/Xilinx/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/xilinx-dataflow-lawyer.huffman_create_codeword.pp.0.cpp.diag.yml D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_create_codeword.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/xilinx-dataflow-lawyer.huffman_create_codeword.pp.0.cpp.out.log 2> D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/xilinx-dataflow-lawyer.huffman_create_codeword.pp.0.cpp.err.log 
Command       ap_eval done; 0.715 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_create_codeword.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr D:/Xilinx/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/tidy-3.1.huffman_create_codeword.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_create_codeword.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/tidy-3.1.huffman_create_codeword.pp.0.cpp.out.log 2> D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/tidy-3.1.huffman_create_codeword.pp.0.cpp.err.log 
Command         ap_eval done; 1.412 sec.
Execute         ap_eval exec -ignorestderr D:/Xilinx/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_create_codeword.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/xilinx-legacy-rewriter.huffman_create_codeword.pp.0.cpp.out.log 2> D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/xilinx-legacy-rewriter.huffman_create_codeword.pp.0.cpp.err.log 
Command         ap_eval done; 0.741 sec.
Command       tidy_31 done; 2.18 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 3.6 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_create_codeword.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec D:/Xilinx/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_create_codeword.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.84 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: Processing labels
Execute       clang -src D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_create_codeword.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado/2020.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_create_codeword.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Xilinx/Vivado/2020.1/common/technology/autopilot" -I "D:/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_create_codeword.bc" 
INFO-FLOW: exec D:/Xilinx/Vivado/2020.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado/2020.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_create_codeword.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vivado/2020.1/common/technology/autopilot -I D:/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_create_codeword.bc
Command       clang done; 1.58 sec.
INFO: [HLS 200-10] Analyzing design file './hls-src/huffman_sort.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling ./hls-src/huffman_sort.cpp as C++
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       is_encrypted ./hls-src/huffman_sort.cpp 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "D:/Xilinx/Vivado/2020.1/msys" -hls  -fno-exceptions  -D__llvm__  -E "./hls-src/huffman_sort.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Xilinx/Vivado/2020.1/common/technology/autopilot" -I "D:/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_sort.pp.0.cpp" 
INFO-FLOW: exec D:/Xilinx/Vivado/2020.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado/2020.1/msys -hls -fno-exceptions -D__llvm__ -E ./hls-src/huffman_sort.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vivado/2020.1/common/technology/autopilot -I D:/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_sort.pp.0.cpp
Command       clang done; 1.242 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_sort.pp.0.cpp std=gnu++98 
INFO-FLOW: exec D:/Xilinx/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_sort.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.62 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_sort.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "D:/Xilinx/Vivado/2020.1/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Xilinx/Vivado/2020.1/common/technology/autopilot" -I "D:/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_sort.pp.0.cpp"  -o "D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/useless.bc"  
INFO-FLOW: exec D:/Xilinx/Vivado/2020.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado/2020.1/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vivado/2020.1/common/technology/autopilot -I D:/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_sort.pp.0.cpp -o D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/useless.bc
Command       clang done; 1.52 sec.
INFO-FLOW: Done: GCC PP time: 3.4 seconds per iteration
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd min=256 max=256 avg=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd min=253 max=253 avg=253 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd min=256 max=256 avg=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd min=253 max=253 avg=253 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_sort.pp.0.cpp std=gnu++98 -directive=D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/Xilinx/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/.systemc_flag -quiet -fix-errors D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_sort.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.584 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_sort.pp.0.cpp std=gnu++98 -directive=D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/all.directive.json 
INFO-FLOW: exec D:/Xilinx/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/all.directive.json -quiet -fix-errors D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_sort.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.595 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr D:/Xilinx/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/xilinx-dataflow-lawyer.huffman_sort.pp.0.cpp.diag.yml D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_sort.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/xilinx-dataflow-lawyer.huffman_sort.pp.0.cpp.out.log 2> D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/xilinx-dataflow-lawyer.huffman_sort.pp.0.cpp.err.log 
Command       ap_eval done; 0.583 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_sort.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr D:/Xilinx/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/tidy-3.1.huffman_sort.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_sort.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/tidy-3.1.huffman_sort.pp.0.cpp.out.log 2> D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/tidy-3.1.huffman_sort.pp.0.cpp.err.log 
Command         ap_eval done; 1.065 sec.
Execute         ap_eval exec -ignorestderr D:/Xilinx/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_sort.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/xilinx-legacy-rewriter.huffman_sort.pp.0.cpp.out.log 2> D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/xilinx-legacy-rewriter.huffman_sort.pp.0.cpp.err.log 
Command         ap_eval done; 0.416 sec.
Command       tidy_31 done; 1.5 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 2.7 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_sort.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec D:/Xilinx/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_sort.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.038 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: Processing labels
Execute       clang -src D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_sort.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado/2020.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_sort.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Xilinx/Vivado/2020.1/common/technology/autopilot" -I "D:/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_sort.bc" 
INFO-FLOW: exec D:/Xilinx/Vivado/2020.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado/2020.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_sort.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vivado/2020.1/common/technology/autopilot -I D:/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_sort.bc
Command       clang done; 1.658 sec.
INFO: [HLS 200-10] Analyzing design file './hls-src/huffman_encoding.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling ./hls-src/huffman_encoding.cpp as C++
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       is_encrypted ./hls-src/huffman_encoding.cpp 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "D:/Xilinx/Vivado/2020.1/msys" -hls  -fno-exceptions  -D__llvm__  -E "./hls-src/huffman_encoding.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Xilinx/Vivado/2020.1/common/technology/autopilot" -I "D:/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_encoding.pp.0.cpp" 
INFO-FLOW: exec D:/Xilinx/Vivado/2020.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado/2020.1/msys -hls -fno-exceptions -D__llvm__ -E ./hls-src/huffman_encoding.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vivado/2020.1/common/technology/autopilot -I D:/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_encoding.pp.0.cpp
Command       clang done; 1.279 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_encoding.pp.0.cpp std=gnu++98 
INFO-FLOW: exec D:/Xilinx/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_encoding.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.62 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_encoding.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "D:/Xilinx/Vivado/2020.1/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Xilinx/Vivado/2020.1/common/technology/autopilot" -I "D:/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_encoding.pp.0.cpp"  -o "D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/useless.bc"  
INFO-FLOW: exec D:/Xilinx/Vivado/2020.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado/2020.1/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vivado/2020.1/common/technology/autopilot -I D:/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_encoding.pp.0.cpp -o D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/useless.bc
Command       clang done; 1.549 sec.
INFO-FLOW: Done: GCC PP time: 3.4 seconds per iteration
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd min=256 max=256 avg=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd min=253 max=253 avg=253 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd min=256 max=256 avg=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd min=253 max=253 avg=253 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_encoding.pp.0.cpp std=gnu++98 -directive=D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/Xilinx/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/.systemc_flag -quiet -fix-errors D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_encoding.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.581 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_encoding.pp.0.cpp std=gnu++98 -directive=D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/all.directive.json 
INFO-FLOW: exec D:/Xilinx/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/all.directive.json -quiet -fix-errors D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_encoding.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.976 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr D:/Xilinx/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/xilinx-dataflow-lawyer.huffman_encoding.pp.0.cpp.diag.yml D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_encoding.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/xilinx-dataflow-lawyer.huffman_encoding.pp.0.cpp.out.log 2> D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/xilinx-dataflow-lawyer.huffman_encoding.pp.0.cpp.err.log 
Command       ap_eval done; 0.567 sec.
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: ./hls-src/huffman_encoding.cpp:41:1
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: ./hls-src/huffman_encoding.cpp:74:3
Execute       send_msg_by_id WARNING @200-471@%s%s 2 ./hls-src/huffman_encoding.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file ./hls-src/huffman_encoding.cpp
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_encoding.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr D:/Xilinx/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/tidy-3.1.huffman_encoding.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_encoding.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/tidy-3.1.huffman_encoding.pp.0.cpp.out.log 2> D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/tidy-3.1.huffman_encoding.pp.0.cpp.err.log 
Command         ap_eval done; 1.042 sec.
Execute         ap_eval exec -ignorestderr D:/Xilinx/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_encoding.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/xilinx-legacy-rewriter.huffman_encoding.pp.0.cpp.out.log 2> D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/xilinx-legacy-rewriter.huffman_encoding.pp.0.cpp.err.log 
Command         ap_eval done; 0.367 sec.
Command       tidy_31 done; 1.434 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 3 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_encoding.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec D:/Xilinx/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_encoding.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.661 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: Processing labels
Execute       clang -src D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_encoding.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado/2020.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_encoding.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Xilinx/Vivado/2020.1/common/technology/autopilot" -I "D:/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_encoding.bc" 
INFO-FLOW: exec D:/Xilinx/Vivado/2020.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado/2020.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_encoding.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vivado/2020.1/common/technology/autopilot -I D:/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_encoding.bc
Command       clang done; 1.472 sec.
INFO: [HLS 200-10] Analyzing design file './hls-src/huffman_compute_bit_length.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling ./hls-src/huffman_compute_bit_length.cpp as C++
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       is_encrypted ./hls-src/huffman_compute_bit_length.cpp 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "D:/Xilinx/Vivado/2020.1/msys" -hls  -fno-exceptions  -D__llvm__  -E "./hls-src/huffman_compute_bit_length.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Xilinx/Vivado/2020.1/common/technology/autopilot" -I "D:/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_compute_bit_length.pp.0.cpp" 
INFO-FLOW: exec D:/Xilinx/Vivado/2020.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado/2020.1/msys -hls -fno-exceptions -D__llvm__ -E ./hls-src/huffman_compute_bit_length.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vivado/2020.1/common/technology/autopilot -I D:/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_compute_bit_length.pp.0.cpp
Command       clang done; 1.257 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_compute_bit_length.pp.0.cpp std=gnu++98 
INFO-FLOW: exec D:/Xilinx/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_compute_bit_length.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.713 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_compute_bit_length.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "D:/Xilinx/Vivado/2020.1/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Xilinx/Vivado/2020.1/common/technology/autopilot" -I "D:/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_compute_bit_length.pp.0.cpp"  -o "D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/useless.bc"  
INFO-FLOW: exec D:/Xilinx/Vivado/2020.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado/2020.1/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vivado/2020.1/common/technology/autopilot -I D:/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_compute_bit_length.pp.0.cpp -o D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/useless.bc
Command       clang done; 1.484 sec.
INFO-FLOW: Done: GCC PP time: 3.5 seconds per iteration
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd min=256 max=256 avg=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd min=253 max=253 avg=253 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd min=256 max=256 avg=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd min=253 max=253 avg=253 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_compute_bit_length.pp.0.cpp std=gnu++98 -directive=D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/Xilinx/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/.systemc_flag -quiet -fix-errors D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_compute_bit_length.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.59 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_compute_bit_length.pp.0.cpp std=gnu++98 -directive=D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/all.directive.json 
INFO-FLOW: exec D:/Xilinx/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/all.directive.json -quiet -fix-errors D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_compute_bit_length.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.993 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr D:/Xilinx/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/xilinx-dataflow-lawyer.huffman_compute_bit_length.pp.0.cpp.diag.yml D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_compute_bit_length.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/xilinx-dataflow-lawyer.huffman_compute_bit_length.pp.0.cpp.out.log 2> D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/xilinx-dataflow-lawyer.huffman_compute_bit_length.pp.0.cpp.err.log 
Command       ap_eval done; 0.545 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_compute_bit_length.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr D:/Xilinx/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/tidy-3.1.huffman_compute_bit_length.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_compute_bit_length.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/tidy-3.1.huffman_compute_bit_length.pp.0.cpp.out.log 2> D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/tidy-3.1.huffman_compute_bit_length.pp.0.cpp.err.log 
Command         ap_eval done; 1.047 sec.
Execute         ap_eval exec -ignorestderr D:/Xilinx/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_compute_bit_length.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/xilinx-legacy-rewriter.huffman_compute_bit_length.pp.0.cpp.out.log 2> D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/xilinx-legacy-rewriter.huffman_compute_bit_length.pp.0.cpp.err.log 
Command         ap_eval done; 0.402 sec.
Command       tidy_31 done; 1.473 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 3 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_compute_bit_length.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec D:/Xilinx/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_compute_bit_length.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.654 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: Processing labels
Execute       clang -src D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_compute_bit_length.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado/2020.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_compute_bit_length.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Xilinx/Vivado/2020.1/common/technology/autopilot" -I "D:/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_compute_bit_length.bc" 
INFO-FLOW: exec D:/Xilinx/Vivado/2020.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado/2020.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_compute_bit_length.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vivado/2020.1/common/technology/autopilot -I D:/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_compute_bit_length.bc
Command       clang done; 1.492 sec.
INFO: [HLS 200-10] Analyzing design file './hls-src/huffman_filter.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling ./hls-src/huffman_filter.cpp as C++
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       is_encrypted ./hls-src/huffman_filter.cpp 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "D:/Xilinx/Vivado/2020.1/msys" -hls  -fno-exceptions  -D__llvm__  -E "./hls-src/huffman_filter.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Xilinx/Vivado/2020.1/common/technology/autopilot" -I "D:/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_filter.pp.0.cpp" 
INFO-FLOW: exec D:/Xilinx/Vivado/2020.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado/2020.1/msys -hls -fno-exceptions -D__llvm__ -E ./hls-src/huffman_filter.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vivado/2020.1/common/technology/autopilot -I D:/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_filter.pp.0.cpp
Command       clang done; 1.893 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_filter.pp.0.cpp std=gnu++98 
INFO-FLOW: exec D:/Xilinx/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_filter.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.582 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_filter.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "D:/Xilinx/Vivado/2020.1/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Xilinx/Vivado/2020.1/common/technology/autopilot" -I "D:/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_filter.pp.0.cpp"  -o "D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/useless.bc"  
INFO-FLOW: exec D:/Xilinx/Vivado/2020.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado/2020.1/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vivado/2020.1/common/technology/autopilot -I D:/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_filter.pp.0.cpp -o D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/useless.bc
Command       clang done; 1.452 sec.
INFO-FLOW: Done: GCC PP time: 3.9 seconds per iteration
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd min=256 max=256 avg=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd min=253 max=253 avg=253 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd min=256 max=256 avg=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd min=253 max=253 avg=253 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_filter.pp.0.cpp std=gnu++98 -directive=D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/Xilinx/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/.systemc_flag -quiet -fix-errors D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_filter.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.594 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_filter.pp.0.cpp std=gnu++98 -directive=D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/all.directive.json 
INFO-FLOW: exec D:/Xilinx/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/all.directive.json -quiet -fix-errors D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_filter.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.547 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr D:/Xilinx/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/xilinx-dataflow-lawyer.huffman_filter.pp.0.cpp.diag.yml D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_filter.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/xilinx-dataflow-lawyer.huffman_filter.pp.0.cpp.out.log 2> D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/xilinx-dataflow-lawyer.huffman_filter.pp.0.cpp.err.log 
Command       ap_eval done; 0.517 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_filter.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr D:/Xilinx/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/tidy-3.1.huffman_filter.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_filter.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/tidy-3.1.huffman_filter.pp.0.cpp.out.log 2> D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/tidy-3.1.huffman_filter.pp.0.cpp.err.log 
Command         ap_eval done; 1.026 sec.
Execute         ap_eval exec -ignorestderr D:/Xilinx/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_filter.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/xilinx-legacy-rewriter.huffman_filter.pp.0.cpp.out.log 2> D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/xilinx-legacy-rewriter.huffman_filter.pp.0.cpp.err.log 
Command         ap_eval done; 0.357 sec.
Command       tidy_31 done; 1.402 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 2.5 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_filter.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec D:/Xilinx/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_filter.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.605 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: Processing labels
Execute       clang -src D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_filter.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado/2020.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_filter.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Xilinx/Vivado/2020.1/common/technology/autopilot" -I "D:/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_filter.bc" 
INFO-FLOW: exec D:/Xilinx/Vivado/2020.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado/2020.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_filter.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vivado/2020.1/common/technology/autopilot -I D:/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_filter.bc
Command       clang done; 1.473 sec.
INFO: [HLS 200-10] Analyzing design file './hls-src/huffman_create_tree.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling ./hls-src/huffman_create_tree.cpp as C++
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       is_encrypted ./hls-src/huffman_create_tree.cpp 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "D:/Xilinx/Vivado/2020.1/msys" -hls  -fno-exceptions  -D__llvm__  -E "./hls-src/huffman_create_tree.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Xilinx/Vivado/2020.1/common/technology/autopilot" -I "D:/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_create_tree.pp.0.cpp" 
INFO-FLOW: exec D:/Xilinx/Vivado/2020.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado/2020.1/msys -hls -fno-exceptions -D__llvm__ -E ./hls-src/huffman_create_tree.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vivado/2020.1/common/technology/autopilot -I D:/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_create_tree.pp.0.cpp
Command       clang done; 1.255 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_create_tree.pp.0.cpp std=gnu++98 
INFO-FLOW: exec D:/Xilinx/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_create_tree.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.664 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_create_tree.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "D:/Xilinx/Vivado/2020.1/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Xilinx/Vivado/2020.1/common/technology/autopilot" -I "D:/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_create_tree.pp.0.cpp"  -o "D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/useless.bc"  
INFO-FLOW: exec D:/Xilinx/Vivado/2020.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado/2020.1/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vivado/2020.1/common/technology/autopilot -I D:/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_create_tree.pp.0.cpp -o D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/useless.bc
Command       clang done; 1.537 sec.
INFO-FLOW: Done: GCC PP time: 3.5 seconds per iteration
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd min=256 max=256 avg=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd min=253 max=253 avg=253 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd min=256 max=256 avg=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd min=253 max=253 avg=253 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_create_tree.pp.0.cpp std=gnu++98 -directive=D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/Xilinx/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/.systemc_flag -quiet -fix-errors D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_create_tree.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.647 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_create_tree.pp.0.cpp std=gnu++98 -directive=D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/all.directive.json 
INFO-FLOW: exec D:/Xilinx/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/all.directive.json -quiet -fix-errors D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_create_tree.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.598 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr D:/Xilinx/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/xilinx-dataflow-lawyer.huffman_create_tree.pp.0.cpp.diag.yml D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_create_tree.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/xilinx-dataflow-lawyer.huffman_create_tree.pp.0.cpp.out.log 2> D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/xilinx-dataflow-lawyer.huffman_create_tree.pp.0.cpp.err.log 
Command       ap_eval done; 0.576 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_create_tree.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr D:/Xilinx/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/tidy-3.1.huffman_create_tree.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_create_tree.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/tidy-3.1.huffman_create_tree.pp.0.cpp.out.log 2> D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/tidy-3.1.huffman_create_tree.pp.0.cpp.err.log 
Command         ap_eval done; 1.098 sec.
Execute         ap_eval exec -ignorestderr D:/Xilinx/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_create_tree.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/xilinx-legacy-rewriter.huffman_create_tree.pp.0.cpp.out.log 2> D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/xilinx-legacy-rewriter.huffman_create_tree.pp.0.cpp.err.log 
Command         ap_eval done; 0.382 sec.
Command       tidy_31 done; 1.502 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 2.7 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_create_tree.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec D:/Xilinx/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_create_tree.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.664 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: Processing labels
Execute       clang -src D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_create_tree.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado/2020.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_create_tree.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Xilinx/Vivado/2020.1/common/technology/autopilot" -I "D:/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_create_tree.bc" 
INFO-FLOW: exec D:/Xilinx/Vivado/2020.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado/2020.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_create_tree.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vivado/2020.1/common/technology/autopilot -I D:/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_create_tree.bc
Command       clang done; 1.553 sec.
INFO: [HLS 200-10] Analyzing design file './hls-src/huffman_canonize_tree.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling ./hls-src/huffman_canonize_tree.cpp as C++
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       is_encrypted ./hls-src/huffman_canonize_tree.cpp 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "D:/Xilinx/Vivado/2020.1/msys" -hls  -fno-exceptions  -D__llvm__  -E "./hls-src/huffman_canonize_tree.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Xilinx/Vivado/2020.1/common/technology/autopilot" -I "D:/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_canonize_tree.pp.0.cpp" 
INFO-FLOW: exec D:/Xilinx/Vivado/2020.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado/2020.1/msys -hls -fno-exceptions -D__llvm__ -E ./hls-src/huffman_canonize_tree.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vivado/2020.1/common/technology/autopilot -I D:/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_canonize_tree.pp.0.cpp
Command       clang done; 1.254 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_canonize_tree.pp.0.cpp std=gnu++98 
INFO-FLOW: exec D:/Xilinx/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_canonize_tree.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.623 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_canonize_tree.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "D:/Xilinx/Vivado/2020.1/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Xilinx/Vivado/2020.1/common/technology/autopilot" -I "D:/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_canonize_tree.pp.0.cpp"  -o "D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/useless.bc"  
INFO-FLOW: exec D:/Xilinx/Vivado/2020.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado/2020.1/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vivado/2020.1/common/technology/autopilot -I D:/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_canonize_tree.pp.0.cpp -o D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/useless.bc
Command       clang done; 1.471 sec.
INFO-FLOW: Done: GCC PP time: 3.3 seconds per iteration
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd min=256 max=256 avg=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd min=253 max=253 avg=253 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd min=256 max=256 avg=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd min=253 max=253 avg=253 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_canonize_tree.pp.0.cpp std=gnu++98 -directive=D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/Xilinx/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/.systemc_flag -quiet -fix-errors D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_canonize_tree.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.585 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_canonize_tree.pp.0.cpp std=gnu++98 -directive=D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/all.directive.json 
INFO-FLOW: exec D:/Xilinx/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/all.directive.json -quiet -fix-errors D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_canonize_tree.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.565 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr D:/Xilinx/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/xilinx-dataflow-lawyer.huffman_canonize_tree.pp.0.cpp.diag.yml D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_canonize_tree.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/xilinx-dataflow-lawyer.huffman_canonize_tree.pp.0.cpp.out.log 2> D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/xilinx-dataflow-lawyer.huffman_canonize_tree.pp.0.cpp.err.log 
Command       ap_eval done; 0.547 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_canonize_tree.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr D:/Xilinx/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/tidy-3.1.huffman_canonize_tree.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_canonize_tree.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/tidy-3.1.huffman_canonize_tree.pp.0.cpp.out.log 2> D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/tidy-3.1.huffman_canonize_tree.pp.0.cpp.err.log 
Command         ap_eval done; 1.068 sec.
Execute         ap_eval exec -ignorestderr D:/Xilinx/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_canonize_tree.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/xilinx-legacy-rewriter.huffman_canonize_tree.pp.0.cpp.out.log 2> D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/xilinx-legacy-rewriter.huffman_canonize_tree.pp.0.cpp.err.log 
Command         ap_eval done; 0.389 sec.
Command       tidy_31 done; 1.481 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 2.6 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_canonize_tree.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec D:/Xilinx/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_canonize_tree.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.627 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: Processing labels
Execute       clang -src D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_canonize_tree.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado/2020.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_canonize_tree.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Xilinx/Vivado/2020.1/common/technology/autopilot" -I "D:/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_canonize_tree.bc" 
INFO-FLOW: exec D:/Xilinx/Vivado/2020.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado/2020.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_canonize_tree.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vivado/2020.1/common/technology/autopilot -I D:/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_canonize_tree.bc
Command       clang done; 1.493 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_truncate_tree.g.bc D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_create_codeword.g.bc D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_sort.g.bc D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_encoding.g.bc D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_compute_bit_length.g.bc D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_filter.g.bc D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_create_tree.g.bc D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_canonize_tree.g.bc -hls-opt -except-internalize huffman_encoding -LD:/Xilinx/Vivado/2020.1/win64/lib -lhlsm -lhlsmc++ -o D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/a.g 
Command       llvm-ld done; 0.998 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:01:19 . Memory (MB): peak = 893.148 ; gain = 797.070
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:01:19 . Memory (MB): peak = 893.148 ; gain = 797.070
Execute       get_config_sdx -target 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/a.pp.bc -o D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/a.pp.0.bc -f 
Execute         llvm-ld D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/a.pp.0.bc -disable-opt -LD:/Xilinx/Vivado/2020.1/win64/lib -lfloatconversion -o D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/a.g.0 
Command         llvm-ld done; 0.64 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -stream-depth-lower -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top huffman_encoding -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/a.g.0.bc -o D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 0.248 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:01:20 . Memory (MB): peak = 893.148 ; gain = 797.070
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/a.g.1.bc -o D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 0.214 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/a.g.2.prechk.bc -o D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:01:20 . Memory (MB): peak = 893.148 ; gain = 797.070
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/a.g.1.bc to D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/a.o.1.bc -o D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-101] Partitioning array 'digit_location.V' (./hls-src/huffman_sort.cpp:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'digit_histogram.V' (./hls-src/huffman_sort.cpp:12) in dimension 1 completely.
INFO: [XFORM 203-721] Changing loop 'Loop_copy_sorted_proc' (./hls-src/huffman_encoding.cpp:42) to a process function for dataflow in function 'huffman_encoding'.
WARNING: [XFORM 203-713] All the elements of global array 'filtered.value.V' should be updated in process function 'filter', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'filtered.frequency.V' should be updated in process function 'filter', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'sorted.0'  should be updated in process function 'sort', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'sorted.1'  should be updated in process function 'sort', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'sorted_copy1.value.V' should be updated in process function 'Loop_copy_sorted_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'sorted_copy1.frequency.V' should be updated in process function 'Loop_copy_sorted_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'sorted_copy2.value.V' should be updated in process function 'Loop_copy_sorted_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'parent.V' should be updated in process function 'create_tree', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'left.V' should be updated in process function 'create_tree', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'right.V' should be updated in process function 'create_tree', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'length_histogram.V' should be updated in process function 'compute_bit_length', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'truncated_length_histogram1.V' should be updated in process function 'truncate_tree', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'symbol_bits.V' should be updated in process function 'canonize_tree', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'encoding.V' should be updated in process function 'create_codeword', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'huffman_encoding', detected/extracted 9 process function(s): 
	 'filter'
	 'sort'
	 'Loop_copy_sorted_proc'
	 'create_tree'
	 'compute_bit_length'
	 'truncate_tree'
	 'canonize_tree'
	 'create_codeword'
	 'Block__proc'.
Command         transform done; 0.718 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/a.o.1.tmp.bc -o D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./hls-src/huffman_create_codeword.cpp:29:50) to (./hls-src/huffman_create_codeword.cpp:35:7) in function 'create_codeword'... converting 4 basic blocks.
Command         transform done; 0.421 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:01:22 . Memory (MB): peak = 893.148 ; gain = 797.070
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/a.o.2.bc -o D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'radix_sort' (./hls-src/huffman_sort.cpp:26:61) in function 'sort' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'Loop_copy_sorted_proc' to 'Loop_copy_sorted_pro' (./hls-src/huffman_encoding.cpp:42:25)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram1.V' (./hls-src/huffman_truncate_tree.cpp:11:9)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram1.V' (./hls-src/huffman_truncate_tree.cpp:30:38)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram1.V' (./hls-src/huffman_truncate_tree.cpp:31:38)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram1.V' (./hls-src/huffman_truncate_tree.cpp:32:13)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram1.V' (./hls-src/huffman_truncate_tree.cpp:33:13)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram2.V' (./hls-src/huffman_truncate_tree.cpp:45:9)
INFO: [HLS 200-472] Inferring partial write operation for 'sorting.value.V' (./hls-src/huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'current_digit.V' (./hls-src/huffman_sort.cpp:37:13)
INFO: [HLS 200-472] Inferring partial write operation for 'previous_sorting.val' (./hls-src/huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'sorting.value.V' (./hls-src/huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'out.value.V' (./hls-src/huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'out.frequency.V' (./hls-src/huffman_filter.cpp:13:11)
INFO: [HLS 200-472] Inferring partial write operation for 'out.value.V' (./hls-src/huffman_filter.cpp:14:11)
INFO: [HLS 200-472] Inferring partial write operation for 'left.V' (./hls-src/huffman_create_tree.cpp:28:13)
INFO: [HLS 200-472] Inferring partial write operation for 'left.V' (./hls-src/huffman_create_tree.cpp:33:13)
INFO: [HLS 200-472] Inferring partial write operation for 'parent.V' (./hls-src/huffman_create_tree.cpp:35:20)
INFO: [HLS 200-472] Inferring partial write operation for 'right.V' (./hls-src/huffman_create_tree.cpp:44:13)
INFO: [HLS 200-472] Inferring partial write operation for 'frequency.V' (./hls-src/huffman_create_tree.cpp:45:28)
INFO: [HLS 200-472] Inferring partial write operation for 'right.V' (./hls-src/huffman_create_tree.cpp:49:13)
INFO: [HLS 200-472] Inferring partial write operation for 'frequency.V' (./hls-src/huffman_create_tree.cpp:50:28)
INFO: [HLS 200-472] Inferring partial write operation for 'parent.V' (./hls-src/huffman_create_tree.cpp:51:20)
INFO: [HLS 200-472] Inferring partial write operation for 'parent.V' (./hls-src/huffman_create_tree.cpp:58:12)
INFO: [HLS 200-472] Inferring partial write operation for 'first_codeword.V' (./hls-src/huffman_create_codeword.cpp:12:5)
INFO: [HLS 200-472] Inferring partial write operation for 'first_codeword.V' (./hls-src/huffman_create_codeword.cpp:16:23)
INFO: [HLS 200-472] Inferring partial write operation for 'first_codeword.V' (./hls-src/huffman_create_codeword.cpp:34:26)
INFO: [HLS 200-472] Inferring partial write operation for 'internal_length_hist' (./hls-src/huffman_compute_bit_length.cpp:16:2)
INFO: [HLS 200-472] Inferring partial write operation for 'child_depth.V' (./hls-src/huffman_compute_bit_length.cpp:19:5)
INFO: [HLS 200-472] Inferring partial write operation for 'child_depth.V' (./hls-src/huffman_compute_bit_length.cpp:25:9)
INFO: [HLS 200-472] Inferring partial write operation for 'internal_length_hist' (./hls-src/huffman_compute_bit_length.cpp:37:39)
INFO: [HLS 200-472] Inferring partial write operation for 'length_histogram.V' (./hls-src/huffman_compute_bit_length.cpp:38:30)
INFO: [HLS 200-472] Inferring partial write operation for 'symbol_bits.V' (./hls-src/huffman_canonize_tree.cpp:14:5)
INFO: [HLS 200-472] Inferring partial write operation for 'symbol_bits.V' (./hls-src/huffman_canonize_tree.cpp:36:5)
INFO: [HLS 200-472] Inferring partial write operation for 'sorted_copy1.value.V' (./hls-src/huffman_encoding.cpp:43:5)
INFO: [HLS 200-472] Inferring partial write operation for 'sorted_copy1.frequency.V' (./hls-src/huffman_encoding.cpp:44:5)
INFO: [HLS 200-472] Inferring partial write operation for 'sorted_copy2.value.V' (./hls-src/huffman_encoding.cpp:45:5)
Command         transform done; 1.064 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:01:23 . Memory (MB): peak = 893.148 ; gain = 797.070
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 3.473 sec.
Command     elaborate done; 81.165 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'huffman_encoding' ...
Execute       ap_set_top_model huffman_encoding 
WARNING: [SYN 201-103] Legalizing function name 'Block__proc' to 'Block_proc'.
Execute       get_model_list huffman_encoding -filter all-wo-channel -topdown 
Execute       preproc_iomode -model huffman_encoding 
Execute       preproc_iomode -model Block__proc 
Execute       preproc_iomode -model create_codeword 
Execute       preproc_iomode -model canonize_tree 
Execute       preproc_iomode -model truncate_tree 
Execute       preproc_iomode -model compute_bit_length 
Execute       preproc_iomode -model create_tree 
Execute       preproc_iomode -model Loop_copy_sorted_pro 
Execute       preproc_iomode -model sort 
Execute       preproc_iomode -model filter 
Execute       get_model_list huffman_encoding -filter all-wo-channel 
INFO-FLOW: Model list for configure: filter sort Loop_copy_sorted_pro create_tree compute_bit_length truncate_tree canonize_tree create_codeword Block__proc huffman_encoding
INFO-FLOW: Configuring Module : filter ...
Execute       set_default_model filter 
Execute       apply_spec_resource_limit filter 
INFO-FLOW: Configuring Module : sort ...
Execute       set_default_model sort 
Execute       apply_spec_resource_limit sort 
INFO-FLOW: Configuring Module : Loop_copy_sorted_pro ...
Execute       set_default_model Loop_copy_sorted_pro 
Execute       apply_spec_resource_limit Loop_copy_sorted_pro 
INFO-FLOW: Configuring Module : create_tree ...
Execute       set_default_model create_tree 
Execute       apply_spec_resource_limit create_tree 
INFO-FLOW: Configuring Module : compute_bit_length ...
Execute       set_default_model compute_bit_length 
Execute       apply_spec_resource_limit compute_bit_length 
INFO-FLOW: Configuring Module : truncate_tree ...
Execute       set_default_model truncate_tree 
Execute       apply_spec_resource_limit truncate_tree 
INFO-FLOW: Configuring Module : canonize_tree ...
Execute       set_default_model canonize_tree 
Execute       apply_spec_resource_limit canonize_tree 
INFO-FLOW: Configuring Module : create_codeword ...
Execute       set_default_model create_codeword 
Execute       apply_spec_resource_limit create_codeword 
INFO-FLOW: Configuring Module : Block__proc ...
Execute       set_default_model Block__proc 
Execute       apply_spec_resource_limit Block__proc 
INFO-FLOW: Configuring Module : huffman_encoding ...
Execute       set_default_model huffman_encoding 
Execute       apply_spec_resource_limit huffman_encoding 
INFO-FLOW: Model list for preprocess: filter sort Loop_copy_sorted_pro create_tree compute_bit_length truncate_tree canonize_tree create_codeword Block__proc huffman_encoding
INFO-FLOW: Preprocessing Module: filter ...
Execute       set_default_model filter 
Execute       cdfg_preprocess -model filter 
Execute       rtl_gen_preprocess filter 
INFO-FLOW: Preprocessing Module: sort ...
Execute       set_default_model sort 
Execute       cdfg_preprocess -model sort 
Execute       rtl_gen_preprocess sort 
INFO-FLOW: Preprocessing Module: Loop_copy_sorted_pro ...
Execute       set_default_model Loop_copy_sorted_pro 
Execute       cdfg_preprocess -model Loop_copy_sorted_pro 
Execute       rtl_gen_preprocess Loop_copy_sorted_pro 
INFO-FLOW: Preprocessing Module: create_tree ...
Execute       set_default_model create_tree 
Execute       cdfg_preprocess -model create_tree 
Execute       rtl_gen_preprocess create_tree 
INFO-FLOW: Preprocessing Module: compute_bit_length ...
Execute       set_default_model compute_bit_length 
Execute       cdfg_preprocess -model compute_bit_length 
Execute       rtl_gen_preprocess compute_bit_length 
INFO-FLOW: Preprocessing Module: truncate_tree ...
Execute       set_default_model truncate_tree 
Execute       cdfg_preprocess -model truncate_tree 
Execute       rtl_gen_preprocess truncate_tree 
INFO-FLOW: Preprocessing Module: canonize_tree ...
Execute       set_default_model canonize_tree 
Execute       cdfg_preprocess -model canonize_tree 
Execute       rtl_gen_preprocess canonize_tree 
INFO-FLOW: Preprocessing Module: create_codeword ...
Execute       set_default_model create_codeword 
Execute       cdfg_preprocess -model create_codeword 
Execute       rtl_gen_preprocess create_codeword 
INFO-FLOW: Preprocessing Module: Block__proc ...
Execute       set_default_model Block__proc 
Execute       cdfg_preprocess -model Block__proc 
Execute       rtl_gen_preprocess Block__proc 
INFO-FLOW: Preprocessing Module: huffman_encoding ...
Execute       set_default_model huffman_encoding 
Execute       cdfg_preprocess -model huffman_encoding 
Execute       rtl_gen_preprocess huffman_encoding 
INFO-FLOW: Model list for synthesis: filter sort Loop_copy_sorted_pro create_tree compute_bit_length truncate_tree canonize_tree create_codeword Block__proc huffman_encoding
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model filter 
Execute       schedule -model filter 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 82.764 seconds; current allocated memory: 249.980 MB.
Execute       syn_report -verbosereport -o D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/filter.verbose.sched.rpt 
Command       syn_report done; 0.256 sec.
Execute       db_write -o D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/filter.sched.adb -f 
INFO-FLOW: Finish scheduling filter.
Execute       set_default_model filter 
Execute       bind -model filter 
BIND OPTION: model=filter
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.332 seconds; current allocated memory: 250.117 MB.
Execute       syn_report -verbosereport -o D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/filter.verbose.bind.rpt 
Execute       db_write -o D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/filter.bind.adb -f 
INFO-FLOW: Finish binding filter.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sort' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model sort 
Execute       schedule -model sort 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'copy_in_to_sorting'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'init_histogram'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'compute_histogram'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'find_digit_location'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 're_sort'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.882 sec.
INFO: [HLS 200-111]  Elapsed time: 0.944 seconds; current allocated memory: 251.362 MB.
Execute       syn_report -verbosereport -o D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/sort.verbose.sched.rpt 
Execute       db_write -o D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/sort.sched.adb -f 
Command       db_write done; 0.111 sec.
INFO-FLOW: Finish scheduling sort.
Execute       set_default_model sort 
Execute       bind -model sort 
BIND OPTION: model=sort
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.306 seconds; current allocated memory: 254.798 MB.
Execute       syn_report -verbosereport -o D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/sort.verbose.bind.rpt 
Execute       db_write -o D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/sort.bind.adb -f 
Command       db_write done; 0.118 sec.
INFO-FLOW: Finish binding sort.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_copy_sorted_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Loop_copy_sorted_pro 
Execute       schedule -model Loop_copy_sorted_pro 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.345 seconds; current allocated memory: 254.912 MB.
Execute       syn_report -verbosereport -o D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/Loop_copy_sorted_pro.verbose.sched.rpt 
Execute       db_write -o D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/Loop_copy_sorted_pro.sched.adb -f 
INFO-FLOW: Finish scheduling Loop_copy_sorted_pro.
Execute       set_default_model Loop_copy_sorted_pro 
Execute       bind -model Loop_copy_sorted_pro 
BIND OPTION: model=Loop_copy_sorted_pro
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.073 seconds; current allocated memory: 255.046 MB.
Execute       syn_report -verbosereport -o D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/Loop_copy_sorted_pro.verbose.bind.rpt 
Execute       db_write -o D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/Loop_copy_sorted_pro.bind.adb -f 
INFO-FLOW: Finish binding Loop_copy_sorted_pro.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'create_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model create_tree 
Execute       schedule -model create_tree 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 5, Final II = 4, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.106 sec.
INFO: [HLS 200-111]  Elapsed time: 0.169 seconds; current allocated memory: 255.315 MB.
Execute       syn_report -verbosereport -o D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/create_tree.verbose.sched.rpt 
Execute       db_write -o D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/create_tree.sched.adb -f 
INFO-FLOW: Finish scheduling create_tree.
Execute       set_default_model create_tree 
Execute       bind -model create_tree 
BIND OPTION: model=create_tree
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.104 seconds; current allocated memory: 255.646 MB.
Execute       syn_report -verbosereport -o D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/create_tree.verbose.bind.rpt 
Execute       db_write -o D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/create_tree.bind.adb -f 
INFO-FLOW: Finish binding create_tree.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_bit_length' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model compute_bit_length 
Execute       schedule -model compute_bit_length 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_histogram'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'traverse_tree'.
INFO: [SCHED 204-61] Pipelining result : Target II = 3, Final II = 3, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.108 sec.
INFO: [HLS 200-111]  Elapsed time: 0.209 seconds; current allocated memory: 255.834 MB.
Execute       syn_report -verbosereport -o D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/compute_bit_length.verbose.sched.rpt 
Execute       db_write -o D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/compute_bit_length.sched.adb -f 
INFO-FLOW: Finish scheduling compute_bit_length.
Execute       set_default_model compute_bit_length 
Execute       bind -model compute_bit_length 
BIND OPTION: model=compute_bit_length
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.098 seconds; current allocated memory: 256.104 MB.
Execute       syn_report -verbosereport -o D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/compute_bit_length.verbose.bind.rpt 
Execute       db_write -o D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/compute_bit_length.bind.adb -f 
INFO-FLOW: Finish binding compute_bit_length.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'truncate_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model truncate_tree 
Execute       schedule -model truncate_tree 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.122 seconds; current allocated memory: 256.319 MB.
Execute       syn_report -verbosereport -o D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/truncate_tree.verbose.sched.rpt 
Execute       db_write -o D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/truncate_tree.sched.adb -f 
INFO-FLOW: Finish scheduling truncate_tree.
Execute       set_default_model truncate_tree 
Execute       bind -model truncate_tree 
BIND OPTION: model=truncate_tree
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.095 seconds; current allocated memory: 256.578 MB.
Execute       syn_report -verbosereport -o D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/truncate_tree.verbose.bind.rpt 
Execute       db_write -o D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/truncate_tree.bind.adb -f 
INFO-FLOW: Finish binding truncate_tree.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'canonize_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model canonize_tree 
Execute       schedule -model canonize_tree 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.166 seconds; current allocated memory: 256.699 MB.
Execute       syn_report -verbosereport -o D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/canonize_tree.verbose.sched.rpt 
Execute       db_write -o D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/canonize_tree.sched.adb -f 
INFO-FLOW: Finish scheduling canonize_tree.
Execute       set_default_model canonize_tree 
Execute       bind -model canonize_tree 
BIND OPTION: model=canonize_tree
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.085 seconds; current allocated memory: 256.875 MB.
Execute       syn_report -verbosereport -o D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/canonize_tree.verbose.bind.rpt 
Execute       db_write -o D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/canonize_tree.bind.adb -f 
INFO-FLOW: Finish binding canonize_tree.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'create_codeword' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model create_codeword 
Execute       schedule -model create_codeword 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'first_codewords'.
WARNING: [SCHED 204-68] The II Violation in module 'create_codeword' (Loop: first_codewords): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('first_codeword_V_add_2_write_ln16', ./hls-src/huffman_create_codeword.cpp:16) of variable 'shl_ln', ./hls-src/huffman_create_codeword.cpp:16 on array 'first_codeword.V', ./hls-src/huffman_create_codeword.cpp:9 and 'load' operation ('first_codeword_V_loa', ./hls-src/huffman_create_codeword.cpp:16) on array 'first_codeword.V', ./hls-src/huffman_create_codeword.cpp:9.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'assign_codewords'.
INFO: [SCHED 204-61] Pipelining result : Target II = 5, Final II = 4, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.152 seconds; current allocated memory: 257.118 MB.
Execute       syn_report -verbosereport -o D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/create_codeword.verbose.sched.rpt 
Execute       db_write -o D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/create_codeword.sched.adb -f 
INFO-FLOW: Finish scheduling create_codeword.
Execute       set_default_model create_codeword 
Execute       bind -model create_codeword 
BIND OPTION: model=create_codeword
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.095 seconds; current allocated memory: 257.332 MB.
Execute       syn_report -verbosereport -o D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/create_codeword.verbose.bind.rpt 
Execute       db_write -o D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/create_codeword.bind.adb -f 
INFO-FLOW: Finish binding create_codeword.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Block__proc 
Execute       schedule -model Block__proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.135 seconds; current allocated memory: 257.388 MB.
Execute       syn_report -verbosereport -o D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/Block_proc.verbose.sched.rpt 
Execute       db_write -o D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/Block_proc.sched.adb -f 
INFO-FLOW: Finish scheduling Block__proc.
Execute       set_default_model Block__proc 
Execute       bind -model Block__proc 
BIND OPTION: model=Block__proc
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.069 seconds; current allocated memory: 257.434 MB.
Execute       syn_report -verbosereport -o D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/Block_proc.verbose.bind.rpt 
Execute       db_write -o D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/Block_proc.bind.adb -f 
INFO-FLOW: Finish binding Block__proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'huffman_encoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model huffman_encoding 
Execute       schedule -model huffman_encoding 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.075 seconds; current allocated memory: 257.544 MB.
Execute       syn_report -verbosereport -o D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_encoding.verbose.sched.rpt 
Execute       db_write -o D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_encoding.sched.adb -f 
INFO-FLOW: Finish scheduling huffman_encoding.
Execute       set_default_model huffman_encoding 
Execute       bind -model huffman_encoding 
BIND OPTION: model=huffman_encoding
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.336 sec.
INFO: [HLS 200-111]  Elapsed time: 0.384 seconds; current allocated memory: 257.939 MB.
Execute       syn_report -verbosereport -o D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_encoding.verbose.bind.rpt 
Command       syn_report done; 0.125 sec.
Execute       db_write -o D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_encoding.bind.adb -f 
INFO-FLOW: Finish binding huffman_encoding.
Execute       get_model_list huffman_encoding -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess filter 
Execute       rtl_gen_preprocess sort 
Execute       rtl_gen_preprocess Loop_copy_sorted_pro 
Execute       rtl_gen_preprocess create_tree 
Execute       rtl_gen_preprocess compute_bit_length 
Execute       rtl_gen_preprocess truncate_tree 
Execute       rtl_gen_preprocess canonize_tree 
Execute       rtl_gen_preprocess create_codeword 
Execute       rtl_gen_preprocess Block__proc 
Execute       rtl_gen_preprocess huffman_encoding 
INFO-FLOW: Model list for RTL generation: filter sort Loop_copy_sorted_pro create_tree compute_bit_length truncate_tree canonize_tree create_codeword Block__proc huffman_encoding
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model filter -vendor xilinx -mg_file D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/filter.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'filter'.
INFO: [HLS 200-111]  Elapsed time: 0.206 seconds; current allocated memory: 258.314 MB.
Execute       source D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_encoding.rtl_wrap.cfg.tcl 
Execute       gen_rtl filter -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/syn/systemc/filter -synmodules filter sort Loop_copy_sorted_pro create_tree compute_bit_length truncate_tree canonize_tree create_codeword Block__proc huffman_encoding 
Execute       gen_rtl filter -style xilinx -f -lang vhdl -o D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/syn/vhdl/filter 
Execute       gen_rtl filter -style xilinx -f -lang vlog -o D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/syn/verilog/filter 
Execute       syn_report -csynth -model filter -o D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/syn/report/filter_csynth.rpt 
Execute       syn_report -rtlxml -model filter -o D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/syn/report/filter_csynth.xml 
Execute       syn_report -verbosereport -model filter -o D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/filter.verbose.rpt 
Execute       db_write -model filter -f -o D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/filter.adb 
Execute       gen_tb_info filter -p D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db -o D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/filter 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sort' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model sort -vendor xilinx -mg_file D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/sort.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'sort_previous_sorting_val' to 'sort_previous_sorbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sort_previous_sorting_fre' to 'sort_previous_sorcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sort_sorting_value_V' to 'sort_sorting_valudEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sort_sorting_frequency_V' to 'sort_sorting_freqeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sort_current_digit_V' to 'sort_current_digifYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_mux_164_32_1_1' to 'huffman_encoding_g8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'huffman_encoding_g8j': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sort'.
Command       create_rtl_model done; 0.292 sec.
INFO: [HLS 200-111]  Elapsed time: 0.412 seconds; current allocated memory: 261.792 MB.
Execute       source D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_encoding.rtl_wrap.cfg.tcl 
Execute       gen_rtl sort -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/syn/systemc/sort -synmodules filter sort Loop_copy_sorted_pro create_tree compute_bit_length truncate_tree canonize_tree create_codeword Block__proc huffman_encoding 
Execute       gen_rtl sort -style xilinx -f -lang vhdl -o D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/syn/vhdl/sort 
Execute       gen_rtl sort -style xilinx -f -lang vlog -o D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/syn/verilog/sort 
Execute       syn_report -csynth -model sort -o D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/syn/report/sort_csynth.rpt 
Execute       syn_report -rtlxml -model sort -o D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/syn/report/sort_csynth.xml 
Execute       syn_report -verbosereport -model sort -o D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/sort.verbose.rpt 
Command       syn_report done; 0.12 sec.
Execute       db_write -model sort -f -o D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/sort.adb 
Command       db_write done; 0.163 sec.
Execute       gen_tb_info sort -p D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db -o D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/sort 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_copy_sorted_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Loop_copy_sorted_pro -vendor xilinx -mg_file D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/Loop_copy_sorted_pro.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_copy_sorted_pro'.
INFO: [HLS 200-111]  Elapsed time: 0.653 seconds; current allocated memory: 268.708 MB.
Execute       source D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_encoding.rtl_wrap.cfg.tcl 
Execute       gen_rtl Loop_copy_sorted_pro -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/syn/systemc/Loop_copy_sorted_pro -synmodules filter sort Loop_copy_sorted_pro create_tree compute_bit_length truncate_tree canonize_tree create_codeword Block__proc huffman_encoding 
Execute       gen_rtl Loop_copy_sorted_pro -style xilinx -f -lang vhdl -o D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/syn/vhdl/Loop_copy_sorted_pro 
Execute       gen_rtl Loop_copy_sorted_pro -style xilinx -f -lang vlog -o D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/syn/verilog/Loop_copy_sorted_pro 
Execute       syn_report -csynth -model Loop_copy_sorted_pro -o D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/syn/report/Loop_copy_sorted_pro_csynth.rpt 
Execute       syn_report -rtlxml -model Loop_copy_sorted_pro -o D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/syn/report/Loop_copy_sorted_pro_csynth.xml 
Execute       syn_report -verbosereport -model Loop_copy_sorted_pro -o D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/Loop_copy_sorted_pro.verbose.rpt 
Execute       db_write -model Loop_copy_sorted_pro -f -o D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/Loop_copy_sorted_pro.adb 
Execute       gen_tb_info Loop_copy_sorted_pro -p D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db -o D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/Loop_copy_sorted_pro 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'create_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model create_tree -vendor xilinx -mg_file D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/create_tree.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'create_tree_frequency_V' to 'create_tree_frequhbi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'create_tree'.
INFO: [HLS 200-111]  Elapsed time: 0.143 seconds; current allocated memory: 269.628 MB.
Execute       source D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_encoding.rtl_wrap.cfg.tcl 
Execute       gen_rtl create_tree -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/syn/systemc/create_tree -synmodules filter sort Loop_copy_sorted_pro create_tree compute_bit_length truncate_tree canonize_tree create_codeword Block__proc huffman_encoding 
Command       gen_rtl done; 0.429 sec.
Execute       gen_rtl create_tree -style xilinx -f -lang vhdl -o D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/syn/vhdl/create_tree 
Command       gen_rtl done; 0.111 sec.
Execute       gen_rtl create_tree -style xilinx -f -lang vlog -o D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/syn/verilog/create_tree 
Command       gen_rtl done; 0.117 sec.
Execute       syn_report -csynth -model create_tree -o D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/syn/report/create_tree_csynth.rpt 
Command       syn_report done; 0.118 sec.
Execute       syn_report -rtlxml -model create_tree -o D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/syn/report/create_tree_csynth.xml 
Command       syn_report done; 0.116 sec.
Execute       syn_report -verbosereport -model create_tree -o D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/create_tree.verbose.rpt 
Command       syn_report done; 0.174 sec.
Execute       db_write -model create_tree -f -o D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/create_tree.adb 
Command       db_write done; 0.132 sec.
Execute       gen_tb_info create_tree -p D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db -o D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/create_tree 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_bit_length' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model compute_bit_length -vendor xilinx -mg_file D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/compute_bit_length.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'compute_bit_length_child_depth_V' to 'compute_bit_lengtibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_bit_length_internal_length_hist' to 'compute_bit_lengtjbC' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_bit_length'.
INFO: [HLS 200-111]  Elapsed time: 1.39 seconds; current allocated memory: 271.230 MB.
Execute       source D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_encoding.rtl_wrap.cfg.tcl 
Execute       gen_rtl compute_bit_length -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/syn/systemc/compute_bit_length -synmodules filter sort Loop_copy_sorted_pro create_tree compute_bit_length truncate_tree canonize_tree create_codeword Block__proc huffman_encoding 
Execute       gen_rtl compute_bit_length -style xilinx -f -lang vhdl -o D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/syn/vhdl/compute_bit_length 
Execute       gen_rtl compute_bit_length -style xilinx -f -lang vlog -o D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/syn/verilog/compute_bit_length 
Execute       syn_report -csynth -model compute_bit_length -o D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/syn/report/compute_bit_length_csynth.rpt 
Execute       syn_report -rtlxml -model compute_bit_length -o D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/syn/report/compute_bit_length_csynth.xml 
Execute       syn_report -verbosereport -model compute_bit_length -o D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/compute_bit_length.verbose.rpt 
Execute       db_write -model compute_bit_length -f -o D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/compute_bit_length.adb 
Execute       gen_tb_info compute_bit_length -p D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db -o D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/compute_bit_length 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'truncate_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model truncate_tree -vendor xilinx -mg_file D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/truncate_tree.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'truncate_tree'.
INFO: [HLS 200-111]  Elapsed time: 0.198 seconds; current allocated memory: 272.545 MB.
Execute       source D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_encoding.rtl_wrap.cfg.tcl 
Execute       gen_rtl truncate_tree -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/syn/systemc/truncate_tree -synmodules filter sort Loop_copy_sorted_pro create_tree compute_bit_length truncate_tree canonize_tree create_codeword Block__proc huffman_encoding 
Execute       gen_rtl truncate_tree -style xilinx -f -lang vhdl -o D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/syn/vhdl/truncate_tree 
Execute       gen_rtl truncate_tree -style xilinx -f -lang vlog -o D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/syn/verilog/truncate_tree 
Execute       syn_report -csynth -model truncate_tree -o D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/syn/report/truncate_tree_csynth.rpt 
Execute       syn_report -rtlxml -model truncate_tree -o D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/syn/report/truncate_tree_csynth.xml 
Execute       syn_report -verbosereport -model truncate_tree -o D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/truncate_tree.verbose.rpt 
Execute       db_write -model truncate_tree -f -o D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/truncate_tree.adb 
Execute       gen_tb_info truncate_tree -p D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db -o D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/truncate_tree 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'canonize_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model canonize_tree -vendor xilinx -mg_file D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/canonize_tree.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'canonize_tree'.
INFO: [HLS 200-111]  Elapsed time: 0.217 seconds; current allocated memory: 273.840 MB.
Execute       source D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_encoding.rtl_wrap.cfg.tcl 
Execute       gen_rtl canonize_tree -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/syn/systemc/canonize_tree -synmodules filter sort Loop_copy_sorted_pro create_tree compute_bit_length truncate_tree canonize_tree create_codeword Block__proc huffman_encoding 
Execute       gen_rtl canonize_tree -style xilinx -f -lang vhdl -o D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/syn/vhdl/canonize_tree 
Execute       gen_rtl canonize_tree -style xilinx -f -lang vlog -o D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/syn/verilog/canonize_tree 
Execute       syn_report -csynth -model canonize_tree -o D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/syn/report/canonize_tree_csynth.rpt 
Execute       syn_report -rtlxml -model canonize_tree -o D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/syn/report/canonize_tree_csynth.xml 
Execute       syn_report -verbosereport -model canonize_tree -o D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/canonize_tree.verbose.rpt 
Execute       db_write -model canonize_tree -f -o D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/canonize_tree.adb 
Execute       gen_tb_info canonize_tree -p D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db -o D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/canonize_tree 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'create_codeword' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model create_codeword -vendor xilinx -mg_file D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/create_codeword.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'create_codeword_first_codeword_V' to 'create_codeword_fkbM' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'create_codeword'.
INFO: [HLS 200-111]  Elapsed time: 0.174 seconds; current allocated memory: 274.878 MB.
Execute       source D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_encoding.rtl_wrap.cfg.tcl 
Execute       gen_rtl create_codeword -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/syn/systemc/create_codeword -synmodules filter sort Loop_copy_sorted_pro create_tree compute_bit_length truncate_tree canonize_tree create_codeword Block__proc huffman_encoding 
Execute       gen_rtl create_codeword -style xilinx -f -lang vhdl -o D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/syn/vhdl/create_codeword 
Execute       gen_rtl create_codeword -style xilinx -f -lang vlog -o D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/syn/verilog/create_codeword 
Execute       syn_report -csynth -model create_codeword -o D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/syn/report/create_codeword_csynth.rpt 
Execute       syn_report -rtlxml -model create_codeword -o D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/syn/report/create_codeword_csynth.xml 
Execute       syn_report -verbosereport -model create_codeword -o D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/create_codeword.verbose.rpt 
Execute       db_write -model create_codeword -f -o D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/create_codeword.adb 
Execute       gen_tb_info create_codeword -p D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db -o D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/create_codeword 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Block__proc -vendor xilinx -mg_file D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/Block_proc.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.226 seconds; current allocated memory: 275.791 MB.
Execute       source D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_encoding.rtl_wrap.cfg.tcl 
Execute       gen_rtl Block__proc -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/syn/systemc/Block_proc -synmodules filter sort Loop_copy_sorted_pro create_tree compute_bit_length truncate_tree canonize_tree create_codeword Block__proc huffman_encoding 
Execute       gen_rtl Block__proc -style xilinx -f -lang vhdl -o D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/syn/vhdl/Block_proc 
Execute       gen_rtl Block__proc -style xilinx -f -lang vlog -o D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/syn/verilog/Block_proc 
Execute       syn_report -csynth -model Block__proc -o D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/syn/report/Block_proc_csynth.rpt 
Execute       syn_report -rtlxml -model Block__proc -o D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/syn/report/Block_proc_csynth.xml 
Execute       syn_report -verbosereport -model Block__proc -o D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/Block_proc.verbose.rpt 
Execute       db_write -model Block__proc -f -o D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/Block_proc.adb 
Execute       gen_tb_info Block__proc -p D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db -o D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/Block_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'huffman_encoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model huffman_encoding -vendor xilinx -mg_file D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_encoding.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'huffman_encoding/symbol_histogram_value_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'huffman_encoding/symbol_histogram_frequency_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'huffman_encoding/encoding_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'huffman_encoding/num_nonzero_symbols' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'huffman_encoding' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_filtered_value_V' to 'huffman_encoding_lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_filtered_frequency_V' to 'huffman_encoding_mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_sorted_0' to 'huffman_encoding_ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_sorted_1' to 'huffman_encoding_ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_sorted_copy1_value_V' to 'huffman_encoding_pcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_sorted_copy1_frequen' to 'huffman_encoding_qcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_sorted_copy2_value_V' to 'huffman_encoding_rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_parent_V' to 'huffman_encoding_sc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_left_V' to 'huffman_encoding_tde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_right_V' to 'huffman_encoding_udo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_length_histogram_V' to 'huffman_encoding_vdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_truncated_length_his' to 'huffman_encoding_wdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_truncated_length_his_1' to 'huffman_encoding_xdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_symbol_bits_V' to 'huffman_encoding_yd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Block_proc_U0' to 'start_for_Block_pzec' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'huffman_encoding'.
Command       create_rtl_model done; 0.275 sec.
INFO: [HLS 200-111]  Elapsed time: 0.377 seconds; current allocated memory: 277.877 MB.
Execute       source D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_encoding.rtl_wrap.cfg.tcl 
Execute       gen_rtl huffman_encoding -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/syn/systemc/huffman_encoding -synmodules filter sort Loop_copy_sorted_pro create_tree compute_bit_length truncate_tree canonize_tree create_codeword Block__proc huffman_encoding 
Execute       gen_rtl huffman_encoding -istop -style xilinx -f -lang vhdl -o D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/syn/vhdl/huffman_encoding 
Execute       gen_rtl huffman_encoding -istop -style xilinx -f -lang vlog -o D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/syn/verilog/huffman_encoding 
Execute       syn_report -csynth -model huffman_encoding -o D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/syn/report/huffman_encoding_csynth.rpt 
Execute       syn_report -rtlxml -model huffman_encoding -o D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/syn/report/huffman_encoding_csynth.xml 
Execute       syn_report -verbosereport -model huffman_encoding -o D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_encoding.verbose.rpt 
Command       syn_report done; 0.158 sec.
Execute       db_write -model huffman_encoding -f -o D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_encoding.adb 
Execute       gen_tb_info huffman_encoding -p D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db -o D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_encoding 
Execute       export_constraint_db -f -tool general -o D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_encoding.constraint.tcl 
Execute       syn_report -designview -model huffman_encoding -o D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_encoding.design.xml 
Command       syn_report done; 0.17 sec.
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model huffman_encoding -o D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_encoding_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model huffman_encoding -o D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_encoding.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks huffman_encoding 
Execute       get_config_export -vivado_clock 
Execute       sc_get_portdomain huffman_encoding 
INFO-FLOW: Model list for RTL component generation: filter sort Loop_copy_sorted_pro create_tree compute_bit_length truncate_tree canonize_tree create_codeword Block__proc huffman_encoding
INFO-FLOW: Handling components in module [filter] ... 
Execute       source D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/filter.compgen.tcl 
INFO-FLOW: Handling components in module [sort] ... 
Execute       source D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/sort.compgen.tcl 
INFO-FLOW: Found component huffman_encoding_g8j.
INFO-FLOW: Append model huffman_encoding_g8j
INFO-FLOW: Found component sort_previous_sorbkb.
INFO-FLOW: Append model sort_previous_sorbkb
INFO-FLOW: Found component sort_current_digifYi.
INFO-FLOW: Append model sort_current_digifYi
INFO-FLOW: Handling components in module [Loop_copy_sorted_pro] ... 
Execute       source D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/Loop_copy_sorted_pro.compgen.tcl 
INFO-FLOW: Handling components in module [create_tree] ... 
Execute       source D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/create_tree.compgen.tcl 
INFO-FLOW: Found component create_tree_frequhbi.
INFO-FLOW: Append model create_tree_frequhbi
INFO-FLOW: Handling components in module [compute_bit_length] ... 
Execute       source D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/compute_bit_length.compgen.tcl 
INFO-FLOW: Found component compute_bit_lengtibs.
INFO-FLOW: Append model compute_bit_lengtibs
INFO-FLOW: Found component compute_bit_lengtjbC.
INFO-FLOW: Append model compute_bit_lengtjbC
INFO-FLOW: Handling components in module [truncate_tree] ... 
Execute       source D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/truncate_tree.compgen.tcl 
INFO-FLOW: Handling components in module [canonize_tree] ... 
Execute       source D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/canonize_tree.compgen.tcl 
INFO-FLOW: Handling components in module [create_codeword] ... 
Execute       source D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/create_codeword.compgen.tcl 
INFO-FLOW: Found component create_codeword_fkbM.
INFO-FLOW: Append model create_codeword_fkbM
INFO-FLOW: Handling components in module [Block_proc] ... 
Execute       source D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/Block_proc.compgen.tcl 
INFO-FLOW: Handling components in module [huffman_encoding] ... 
Execute       source D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_encoding.compgen.tcl 
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d3_A.
INFO-FLOW: Append model fifo_w32_d3_A
INFO-FLOW: Found component start_for_Block_pzec.
INFO-FLOW: Append model start_for_Block_pzec
INFO-FLOW: Append model filter
INFO-FLOW: Append model sort
INFO-FLOW: Append model Loop_copy_sorted_pro
INFO-FLOW: Append model create_tree
INFO-FLOW: Append model compute_bit_length
INFO-FLOW: Append model truncate_tree
INFO-FLOW: Append model canonize_tree
INFO-FLOW: Append model create_codeword
INFO-FLOW: Append model Block_proc
INFO-FLOW: Append model huffman_encoding
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: huffman_encoding_g8j sort_previous_sorbkb sort_current_digifYi create_tree_frequhbi compute_bit_lengtibs compute_bit_lengtjbC create_codeword_fkbM fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d3_A start_for_Block_pzec filter sort Loop_copy_sorted_pro create_tree compute_bit_length truncate_tree canonize_tree create_codeword Block_proc huffman_encoding
INFO-FLOW: To file: write model huffman_encoding_g8j
INFO-FLOW: To file: write model sort_previous_sorbkb
INFO-FLOW: To file: write model sort_current_digifYi
INFO-FLOW: To file: write model create_tree_frequhbi
INFO-FLOW: To file: write model compute_bit_lengtibs
INFO-FLOW: To file: write model compute_bit_lengtjbC
INFO-FLOW: To file: write model create_codeword_fkbM
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d3_A
INFO-FLOW: To file: write model start_for_Block_pzec
INFO-FLOW: To file: write model filter
INFO-FLOW: To file: write model sort
INFO-FLOW: To file: write model Loop_copy_sorted_pro
INFO-FLOW: To file: write model create_tree
INFO-FLOW: To file: write model compute_bit_length
INFO-FLOW: To file: write model truncate_tree
INFO-FLOW: To file: write model canonize_tree
INFO-FLOW: To file: write model create_codeword
INFO-FLOW: To file: write model Block_proc
INFO-FLOW: To file: write model huffman_encoding
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       syn_report -model huffman_encoding -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 115.46 MHz
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution
Execute       source D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/global.setting.tcl
Execute       source D:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute         source D:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source D:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute       source D:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source D:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Execute       source D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/global.setting.tcl 
Execute       source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq.gen 
Execute         source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute           source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute           source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute           source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute           source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.119 sec.
Command       ap_source done; 0.119 sec.
Execute       source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/global.setting.tcl 
Execute       source D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/global.setting.tcl 
Execute       source D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/filter.compgen.tcl 
Execute       source D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/sort.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'sort_previous_sorbkb_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'sort_current_digifYi_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/Loop_copy_sorted_pro.compgen.tcl 
Execute       source D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/create_tree.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'create_tree_frequhbi_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/compute_bit_length.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'compute_bit_lengtibs_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'compute_bit_lengtjbC_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/truncate_tree.compgen.tcl 
Execute       source D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/canonize_tree.compgen.tcl 
Execute       source D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/create_codeword.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'create_codeword_fkbM_ram (RAM)' using distributed RAMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/Block_proc.compgen.tcl 
Execute       source D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_encoding.compgen.tcl 
Execute         send_msg_by_id INFO @200-741@%s huffman_encoding_lbW_memcore 
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_lbW_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_lbW_memcore_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         send_msg_by_id INFO @200-741@%s huffman_encoding_sc4_memcore 
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_sc4_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_sc4_memcore_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         send_msg_by_id INFO @200-741@%s huffman_encoding_tde_memcore 
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_tde_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_tde_memcore_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         send_msg_by_id INFO @200-741@%s huffman_encoding_vdy_memcore 
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_vdy_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_vdy_memcore_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         send_msg_by_id INFO @200-740@%s huffman_encoding_wdI_memcore 
INFO: [HLS 200-740] Implementing PIPO huffman_encoding_wdI_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_wdI_memcore_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         send_msg_by_id INFO @200-741@%s huffman_encoding_yd2_memcore 
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_yd2_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_yd2_memcore_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'n_c_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'n_c16_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'val_assign_loc_c_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'val_assign_loc_c17_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'val_assign_loc_c18_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'val_assign_loc_c19_U(fifo_w32_d3_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_pzec_U(start_for_Block_pzec)' using Shift Registers.
Command       ap_source done; 0.318 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution
Execute       source D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/global.setting.tcl
Execute       source D:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute         source D:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source D:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute       source D:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source D:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Execute       source D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/global.setting.tcl 
Execute       source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq.gen 
Execute         source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute           source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute           source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute           source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute           source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.118 sec.
Command       ap_source done; 0.119 sec.
Execute       source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=huffman_encoding xml_exists=0
Execute       source D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_encoding.rtl_wrap.cfg.tcl 
Execute       source D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_encoding.rtl_wrap.cfg.tcl 
Execute       source D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_encoding.rtl_wrap.cfg.tcl 
Execute       source D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_encoding.tbgen.tcl 
Execute       source D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_encoding.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/global.setting.tcl 
Execute       source D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/filter.compgen.tcl 
Execute       source D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/sort.compgen.tcl 
Execute       source D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/Loop_copy_sorted_pro.compgen.tcl 
Execute       source D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/create_tree.compgen.tcl 
Execute       source D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/compute_bit_length.compgen.tcl 
Execute       source D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/truncate_tree.compgen.tcl 
Execute       source D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/canonize_tree.compgen.tcl 
Execute       source D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/create_codeword.compgen.tcl 
Execute       source D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/Block_proc.compgen.tcl 
Execute       source D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_encoding.compgen.tcl 
Execute         send_msg_by_id INFO @200-741@%s huffman_encoding_lbW_memcore 
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_lbW_memcore using a single memory for all blocks
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         send_msg_by_id INFO @200-741@%s huffman_encoding_sc4_memcore 
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_sc4_memcore using a single memory for all blocks
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         send_msg_by_id INFO @200-741@%s huffman_encoding_tde_memcore 
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_tde_memcore using a single memory for all blocks
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         send_msg_by_id INFO @200-741@%s huffman_encoding_vdy_memcore 
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_vdy_memcore using a single memory for all blocks
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         send_msg_by_id INFO @200-740@%s huffman_encoding_wdI_memcore 
INFO: [HLS 200-740] Implementing PIPO huffman_encoding_wdI_memcore using a separate memory for each block
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         send_msg_by_id INFO @200-741@%s huffman_encoding_yd2_memcore 
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_yd2_memcore using a single memory for all blocks
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command       ap_source done; 0.165 sec.
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/global.setting.tcl 
Execute       source D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/filter.compgen.tcl 
Execute       source D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/sort.compgen.tcl 
Execute       source D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/Loop_copy_sorted_pro.compgen.tcl 
Execute       source D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/create_tree.compgen.tcl 
Execute       source D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/compute_bit_length.compgen.tcl 
Execute       source D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/truncate_tree.compgen.tcl 
Execute       source D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/canonize_tree.compgen.tcl 
Execute       source D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/create_codeword.compgen.tcl 
Execute       source D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/Block_proc.compgen.tcl 
Execute       source D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_encoding.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_encoding.tbgen.tcl 
Execute         source D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_encoding.tbgen.tcl 
Execute         source D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_encoding.tbgen.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/global.setting.tcl 
Execute       source D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/filter.compgen.tcl 
Execute       source D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/sort.compgen.tcl 
Execute       source D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/Loop_copy_sorted_pro.compgen.tcl 
Execute       source D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/create_tree.compgen.tcl 
Execute       source D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/compute_bit_length.compgen.tcl 
Execute       source D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/truncate_tree.compgen.tcl 
Execute       source D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/canonize_tree.compgen.tcl 
Execute       source D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/create_codeword.compgen.tcl 
Execute       source D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/Block_proc.compgen.tcl 
Execute       source D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_encoding.compgen.tcl 
Execute         send_msg_by_id INFO @200-741@%s huffman_encoding_lbW_memcore 
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_lbW_memcore using a single memory for all blocks
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         send_msg_by_id INFO @200-741@%s huffman_encoding_sc4_memcore 
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_sc4_memcore using a single memory for all blocks
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         send_msg_by_id INFO @200-741@%s huffman_encoding_tde_memcore 
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_tde_memcore using a single memory for all blocks
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         send_msg_by_id INFO @200-741@%s huffman_encoding_vdy_memcore 
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_vdy_memcore using a single memory for all blocks
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         send_msg_by_id INFO @200-740@%s huffman_encoding_wdI_memcore 
INFO: [HLS 200-740] Implementing PIPO huffman_encoding_wdI_memcore using a separate memory for each block
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         send_msg_by_id INFO @200-741@%s huffman_encoding_yd2_memcore 
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_yd2_memcore using a single memory for all blocks
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command       ap_source done; 0.154 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_encoding.constraint.tcl 
Execute       source D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_encoding.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=10
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=4
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=24 #gSsdmPorts=10
Execute       source D:/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/global.setting.tcl 
Execute       source D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/global.setting.tcl 
Execute       get_config_export -xo 
Execute       source D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_encoding.tbgen.tcl 
Execute       source D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_encoding.tbgen.tcl 
Execute       source D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_encoding.tbgen.tcl 
Execute       source D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_encoding.tbgen.tcl 
Execute       source D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_encoding.tbgen.tcl 
Execute       source D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_encoding.tbgen.tcl 
Execute       source D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_encoding.tbgen.tcl 
Execute       source D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_encoding.tbgen.tcl 
Execute       source D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_encoding.tbgen.tcl 
Execute       source D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       source D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_encoding.rtl_wrap.cfg.tcl 
Execute       source D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_encoding.compgen.dataonly.tcl 
Execute       source D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_encoding.constraint.tcl 
Execute       sc_get_clocks huffman_encoding 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
Execute       source D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/filter.tbgen.tcl 
Execute       source D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/sort.tbgen.tcl 
Execute       source D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/Loop_copy_sorted_pro.tbgen.tcl 
Execute       source D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/create_tree.tbgen.tcl 
Execute       source D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/compute_bit_length.tbgen.tcl 
Execute       source D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/truncate_tree.tbgen.tcl 
Execute       source D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/canonize_tree.tbgen.tcl 
Execute       source D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/create_codeword.tbgen.tcl 
Execute       source D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/Block_proc.tbgen.tcl 
Execute       source D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/huffman_encoding.tbgen.tcl 
Execute       get_config_sdx -target 
Execute       get_config_sdx -profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:13 ; elapsed = 00:01:34 . Memory (MB): peak = 893.148 ; gain = 797.070
INFO: [VHDL 208-304] Generating VHDL RTL for huffman_encoding.
INFO: [VLOG 209-307] Generating Verilog RTL for huffman_encoding.
Command     autosyn done; 11.323 sec.
Command   csynth_design done; 92.497 sec.
Command ap_source done; 93.641 sec.
Execute cleanup_all 
INFO-FLOW: Workspace D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution opened at Tue Aug 03 13:15:46 +1000 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq 
Execute       source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute         source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute           source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute           source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute           source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute           source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute         source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute         source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute       source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute         source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.124 sec.
Command     ap_source done; 0.124 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg484-1 
Execute       ap_part_info -name xc7z020-clg484-1 -data single -quiet 
Command       ap_part_info done; 0.296 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg484:-1 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7z020-clg484-1 
Execute         ap_part_info -name xc7z020-clg484-1 -data resources 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       get_default_platform 
Command     set_part done; 0.398 sec.
Execute     ap_part_info -data single -name xc7z020-clg484-1 
Execute     ap_part_info -name xc7z020-clg484-1 -data resources 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.581 sec.
Execute   csim_design -quiet 
Execute     source D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted D:/UNSW/21T2/COMP4601/Project/tests/huffman.random256.txt 
Execute     is_xip D:/UNSW/21T2/COMP4601/Project/tests/huffman.random256.txt 
Execute     is_encrypted D:/UNSW/21T2/COMP4601/Project/tests/huffman.random256.golden 
Execute     is_xip D:/UNSW/21T2/COMP4601/Project/tests/huffman.random256.golden 
Execute     is_encrypted D:/UNSW/21T2/COMP4601/Project/tests/huffman_encoding_test.cpp 
Execute     is_xip D:/UNSW/21T2/COMP4601/Project/tests/huffman_encoding_test.cpp 
Execute     is_encrypted D:/UNSW/21T2/COMP4601/Project/hls-src/huffman.h 
Execute     is_xip D:/UNSW/21T2/COMP4601/Project/hls-src/huffman.h 
Execute     is_encrypted D:/UNSW/21T2/COMP4601/Project/hls-src/huffman_canonize_tree.cpp 
Execute     is_xip D:/UNSW/21T2/COMP4601/Project/hls-src/huffman_canonize_tree.cpp 
Execute     is_encrypted D:/UNSW/21T2/COMP4601/Project/hls-src/huffman_create_tree.cpp 
Execute     is_xip D:/UNSW/21T2/COMP4601/Project/hls-src/huffman_create_tree.cpp 
Execute     is_encrypted D:/UNSW/21T2/COMP4601/Project/hls-src/huffman_filter.cpp 
Execute     is_xip D:/UNSW/21T2/COMP4601/Project/hls-src/huffman_filter.cpp 
Execute     is_encrypted D:/UNSW/21T2/COMP4601/Project/hls-src/huffman_compute_bit_length.cpp 
Execute     is_xip D:/UNSW/21T2/COMP4601/Project/hls-src/huffman_compute_bit_length.cpp 
Execute     is_encrypted D:/UNSW/21T2/COMP4601/Project/hls-src/huffman_encoding.cpp 
Execute     is_xip D:/UNSW/21T2/COMP4601/Project/hls-src/huffman_encoding.cpp 
Execute     is_encrypted D:/UNSW/21T2/COMP4601/Project/hls-src/huffman_sort.cpp 
Execute     is_xip D:/UNSW/21T2/COMP4601/Project/hls-src/huffman_sort.cpp 
Execute     is_encrypted D:/UNSW/21T2/COMP4601/Project/hls-src/huffman_create_codeword.cpp 
Execute     is_xip D:/UNSW/21T2/COMP4601/Project/hls-src/huffman_create_codeword.cpp 
Execute     is_encrypted D:/UNSW/21T2/COMP4601/Project/hls-src/huffman_truncate_tree.cpp 
Execute     is_xip D:/UNSW/21T2/COMP4601/Project/hls-src/huffman_truncate_tree.cpp 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.253 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 11.33 sec.
Command ap_source done; 11.926 sec.
Execute cleanup_all 
INFO-FLOW: Workspace D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution opened at Tue Aug 03 13:19:05 +1000 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq 
Execute       source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute         source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute           source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute           source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute           source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute           source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute         source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute         source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute       source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute         source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.122 sec.
Command     ap_source done; 0.122 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg484-1 
Execute       ap_part_info -name xc7z020-clg484-1 -data single -quiet 
Command       ap_part_info done; 0.284 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg484:-1 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7z020-clg484-1 
Execute         ap_part_info -name xc7z020-clg484-1 -data resources 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       get_default_platform 
Command     set_part done; 0.385 sec.
Execute     ap_part_info -data single -name xc7z020-clg484-1 
Execute     ap_part_info -name xc7z020-clg484-1 -data resources 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.552 sec.
Execute   csim_design -quiet 
Execute     source D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted D:/UNSW/21T2/COMP4601/Project/tests/huffman.random256.txt 
Execute     is_xip D:/UNSW/21T2/COMP4601/Project/tests/huffman.random256.txt 
Execute     is_encrypted D:/UNSW/21T2/COMP4601/Project/tests/huffman.random256.golden 
Execute     is_xip D:/UNSW/21T2/COMP4601/Project/tests/huffman.random256.golden 
Execute     is_encrypted D:/UNSW/21T2/COMP4601/Project/tests/huffman_encoding_test.cpp 
Execute     is_xip D:/UNSW/21T2/COMP4601/Project/tests/huffman_encoding_test.cpp 
Execute     is_encrypted D:/UNSW/21T2/COMP4601/Project/hls-src/huffman.h 
Execute     is_xip D:/UNSW/21T2/COMP4601/Project/hls-src/huffman.h 
Execute     is_encrypted D:/UNSW/21T2/COMP4601/Project/hls-src/huffman_canonize_tree.cpp 
Execute     is_xip D:/UNSW/21T2/COMP4601/Project/hls-src/huffman_canonize_tree.cpp 
Execute     is_encrypted D:/UNSW/21T2/COMP4601/Project/hls-src/huffman_create_tree.cpp 
Execute     is_xip D:/UNSW/21T2/COMP4601/Project/hls-src/huffman_create_tree.cpp 
Execute     is_encrypted D:/UNSW/21T2/COMP4601/Project/hls-src/huffman_filter.cpp 
Execute     is_xip D:/UNSW/21T2/COMP4601/Project/hls-src/huffman_filter.cpp 
Execute     is_encrypted D:/UNSW/21T2/COMP4601/Project/hls-src/huffman_compute_bit_length.cpp 
Execute     is_xip D:/UNSW/21T2/COMP4601/Project/hls-src/huffman_compute_bit_length.cpp 
Execute     is_encrypted D:/UNSW/21T2/COMP4601/Project/hls-src/huffman_encoding.cpp 
Execute     is_xip D:/UNSW/21T2/COMP4601/Project/hls-src/huffman_encoding.cpp 
Execute     is_encrypted D:/UNSW/21T2/COMP4601/Project/hls-src/huffman_sort.cpp 
Execute     is_xip D:/UNSW/21T2/COMP4601/Project/hls-src/huffman_sort.cpp 
Execute     is_encrypted D:/UNSW/21T2/COMP4601/Project/hls-src/huffman_create_codeword.cpp 
Execute     is_xip D:/UNSW/21T2/COMP4601/Project/hls-src/huffman_create_codeword.cpp 
Execute     is_encrypted D:/UNSW/21T2/COMP4601/Project/hls-src/huffman_truncate_tree.cpp 
Execute     is_xip D:/UNSW/21T2/COMP4601/Project/hls-src/huffman_truncate_tree.cpp 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.189 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 0.568 sec.
Command ap_source done; 1.127 sec.
Execute cleanup_all 
INFO-FLOW: Workspace D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution opened at Tue Aug 03 13:20:12 +1000 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq 
Execute       source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute         source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute           source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute           source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute           source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute           source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute         source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute         source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute       source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute         source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.105 sec.
Execute         source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.144 sec.
Command     ap_source done; 0.145 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source D:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg484-1 
Execute       ap_part_info -name xc7z020-clg484-1 -data single -quiet 
Command       ap_part_info done; 0.345 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg484:-1 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7z020-clg484-1 
Execute         ap_part_info -name xc7z020-clg484-1 -data resources 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       get_default_platform 
Command     set_part done; 0.446 sec.
Execute     ap_part_info -data single -name xc7z020-clg484-1 
Execute     ap_part_info -name xc7z020-clg484-1 -data resources 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.641 sec.
Execute   csim_design -quiet 
Execute     source D:/UNSW/21T2/COMP4601/Project/huffman_encoding_core_build/solution/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted D:/UNSW/21T2/COMP4601/Project/tests/huffman.random256.txt 
Execute     is_xip D:/UNSW/21T2/COMP4601/Project/tests/huffman.random256.txt 
Execute     is_encrypted D:/UNSW/21T2/COMP4601/Project/tests/huffman.random256.golden 
Execute     is_xip D:/UNSW/21T2/COMP4601/Project/tests/huffman.random256.golden 
Execute     is_encrypted D:/UNSW/21T2/COMP4601/Project/tests/huffman_encoding_test.cpp 
Execute     is_xip D:/UNSW/21T2/COMP4601/Project/tests/huffman_encoding_test.cpp 
Execute     is_encrypted D:/UNSW/21T2/COMP4601/Project/hls-src/huffman.h 
Execute     is_xip D:/UNSW/21T2/COMP4601/Project/hls-src/huffman.h 
Execute     is_encrypted D:/UNSW/21T2/COMP4601/Project/hls-src/huffman_canonize_tree.cpp 
Execute     is_xip D:/UNSW/21T2/COMP4601/Project/hls-src/huffman_canonize_tree.cpp 
Execute     is_encrypted D:/UNSW/21T2/COMP4601/Project/hls-src/huffman_create_tree.cpp 
Execute     is_xip D:/UNSW/21T2/COMP4601/Project/hls-src/huffman_create_tree.cpp 
Execute     is_encrypted D:/UNSW/21T2/COMP4601/Project/hls-src/huffman_filter.cpp 
Execute     is_xip D:/UNSW/21T2/COMP4601/Project/hls-src/huffman_filter.cpp 
Execute     is_encrypted D:/UNSW/21T2/COMP4601/Project/hls-src/huffman_compute_bit_length.cpp 
Execute     is_xip D:/UNSW/21T2/COMP4601/Project/hls-src/huffman_compute_bit_length.cpp 
Execute     is_encrypted D:/UNSW/21T2/COMP4601/Project/hls-src/huffman_encoding.cpp 
Execute     is_xip D:/UNSW/21T2/COMP4601/Project/hls-src/huffman_encoding.cpp 
Execute     is_encrypted D:/UNSW/21T2/COMP4601/Project/hls-src/huffman_sort.cpp 
Execute     is_xip D:/UNSW/21T2/COMP4601/Project/hls-src/huffman_sort.cpp 
Execute     is_encrypted D:/UNSW/21T2/COMP4601/Project/hls-src/huffman_create_codeword.cpp 
Execute     is_xip D:/UNSW/21T2/COMP4601/Project/hls-src/huffman_create_codeword.cpp 
Execute     is_encrypted D:/UNSW/21T2/COMP4601/Project/hls-src/huffman_truncate_tree.cpp 
Execute     is_xip D:/UNSW/21T2/COMP4601/Project/hls-src/huffman_truncate_tree.cpp 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.211 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 2.222 sec.
Command ap_source done; 2.869 sec.
Execute cleanup_all 
