Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Apr  5 22:36:53 2023
| Host         : Frostspark running 64-bit major release  (build 9200)
| Command      : report_utilization -hierarchical -hierarchical_depth 5 -file ./report/getTanh_utilization_hierarchical_synth.rpt
| Design       : bd_0_wrapper
| Device       : xck24-ubva530-2LV-c
| Speed File   : -2LV
| Design State : Synthesized
----------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+----------------------------------+------------------------------------------------+------------+------------+---------+------+-----+--------+--------+------+------------+
|             Instance             |                     Module                     | Total LUTs | Logic LUTs | LUTRAMs | SRLs | FFs | RAMB36 | RAMB18 | URAM | DSP Blocks |
+----------------------------------+------------------------------------------------+------------+------------+---------+------+-----+--------+--------+------+------------+
| bd_0_wrapper                     |                                          (top) |        255 |        255 |       0 |    0 | 190 |      0 |      0 |    0 |          9 |
|   bd_0_i                         |                                           bd_0 |        255 |        255 |       0 |    0 | 190 |      0 |      0 |    0 |          9 |
|     hls_inst                     |                                bd_0_hls_inst_0 |        255 |        255 |       0 |    0 | 190 |      0 |      0 |    0 |          9 |
|       inst                       |                        bd_0_hls_inst_0_getTanh |        255 |        255 |       0 |    0 | 190 |      0 |      0 |    0 |          9 |
|         (inst)                   |                        bd_0_hls_inst_0_getTanh |         98 |         98 |       0 |    0 | 189 |      0 |      0 |    0 |          3 |
|         flow_control_loop_pipe_U | bd_0_hls_inst_0_getTanh_flow_control_loop_pipe |         22 |         22 |       0 |    0 |   1 |      0 |      0 |    0 |          0 |
|         mul_32s_32s_32_1_1_U1    |     bd_0_hls_inst_0_getTanh_mul_32s_32s_32_1_1 |         33 |         33 |       0 |    0 |   0 |      0 |      0 |    0 |          2 |
|         mul_32s_32s_32_1_1_U2    |   bd_0_hls_inst_0_getTanh_mul_32s_32s_32_1_1_0 |         19 |         19 |       0 |    0 |   0 |      0 |      0 |    0 |          2 |
|         mul_32s_32s_32_1_1_U3    |   bd_0_hls_inst_0_getTanh_mul_32s_32s_32_1_1_1 |         83 |         83 |       0 |    0 |   0 |      0 |      0 |    0 |          2 |
+----------------------------------+------------------------------------------------+------------+------------+---------+------+-----+--------+--------+------+------------+


