<stg><name>_sum</name>


<trans_list>

<trans id="151" from="1" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="152" from="1" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="154" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="155" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="156" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="157" from="4" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="159" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="160" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="161" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="162" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="164" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="165" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="166" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="167" from="12" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln77_4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="168" from="12" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln77_4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="170" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="171" from="14" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="172" from="14" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="174" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="175" from="16" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="176" from="16" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
<literal name="icmp_ln104" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="178" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:0 %diff_p_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %diff_p

]]></Node>
<StgValue><ssdm name="diff_p_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
:1 %p_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %p_read24

]]></Node>
<StgValue><ssdm name="p_read"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
:2 %p_read_12 = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %p_read13

]]></Node>
<StgValue><ssdm name="p_read_12"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="64">
<![CDATA[
:3 %agg_result_num2_3_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="agg_result_num2_3_loc"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="64">
<![CDATA[
:4 %agg_result_num16_3_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="agg_result_num16_3_loc"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="64">
<![CDATA[
:5 %agg_result_num_4_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="agg_result_num_4_loc"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="64">
<![CDATA[
:6 %agg_result_num2_0_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="agg_result_num2_0_loc"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="64">
<![CDATA[
:7 %agg_result_num16_0_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="agg_result_num16_0_loc"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="64">
<![CDATA[
:8 %agg_result_num_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="agg_result_num_1_loc"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="64">
<![CDATA[
:9 %idx_tmp_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="idx_tmp_loc"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="96" op_0_bw="128">
<![CDATA[
:10 %empty = trunc i128 %p_read

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="2">
<![CDATA[
:11 %empty_83 = trunc i2 %diff_p_read

]]></Node>
<StgValue><ssdm name="empty_83"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="128">
<![CDATA[
:12 %c_p = trunc i128 %p_read_12

]]></Node>
<StgValue><ssdm name="c_p"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:13 %trunc_ln111_4 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read_12, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln111_4"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32">
<![CDATA[
:14 %bitcast_ln111 = bitcast i32 %trunc_ln111_4

]]></Node>
<StgValue><ssdm name="bitcast_ln111"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:15 %trunc_ln111_5 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read_12, i32 64, i32 95

]]></Node>
<StgValue><ssdm name="trunc_ln111_5"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32">
<![CDATA[
:16 %bitcast_ln111_3 = bitcast i32 %trunc_ln111_5

]]></Node>
<StgValue><ssdm name="bitcast_ln111_3"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:17 %trunc_ln111_6 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read_12, i32 96, i32 127

]]></Node>
<StgValue><ssdm name="trunc_ln111_6"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32">
<![CDATA[
:18 %bitcast_ln111_4 = bitcast i32 %trunc_ln111_6

]]></Node>
<StgValue><ssdm name="bitcast_ln111_4"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:19 %icmp_ln77 = icmp_eq  i2 %diff_p_read, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln77"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:20 %br_ln116 = br i1 %icmp_ln77, void %._crit_edge, void

]]></Node>
<StgValue><ssdm name="br_ln116"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0 %trunc_ln = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32">
<![CDATA[
:1 %bitcast_ln117 = bitcast i32 %trunc_ln

]]></Node>
<StgValue><ssdm name="bitcast_ln117"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2 %tmp_229 = fadd i32 %bitcast_ln111, i32 %bitcast_ln117

]]></Node>
<StgValue><ssdm name="tmp_229"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="43" st_id="2" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2 %tmp_229 = fadd i32 %bitcast_ln111, i32 %bitcast_ln117

]]></Node>
<StgValue><ssdm name="tmp_229"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="44" st_id="3" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2 %tmp_229 = fadd i32 %bitcast_ln111, i32 %bitcast_ln117

]]></Node>
<StgValue><ssdm name="tmp_229"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="45" st_id="4" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2 %tmp_229 = fadd i32 %bitcast_ln111, i32 %bitcast_ln117

]]></Node>
<StgValue><ssdm name="tmp_229"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0">
<![CDATA[
:3 %br_ln119 = br void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln119"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
._crit_edge:0 %agg_result_num_0 = phi i32 %tmp_229, void, i32 %bitcast_ln111, void

]]></Node>
<StgValue><ssdm name="agg_result_num_0"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="2" op_2_bw="32">
<![CDATA[
._crit_edge:1 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i2.i32, i2 %diff_p_read, i32 1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge:2 %br_ln116 = br i1 %tmp, void, void %._crit_edge1

]]></Node>
<StgValue><ssdm name="br_ln116"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:0 %xor_ln117 = xor i1 %empty_83, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln117"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="5">
<![CDATA[
:1 %shl_ln = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i5, i1 %xor_ln117, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="7" op_0_bw="6">
<![CDATA[
:2 %zext_ln117 = zext i6 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln117"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3 %add_ln117 = add i7 %zext_ln117, i7 32

]]></Node>
<StgValue><ssdm name="add_ln117"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="128" op_0_bw="7">
<![CDATA[
:4 %zext_ln117_8 = zext i7 %add_ln117

]]></Node>
<StgValue><ssdm name="zext_ln117_8"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="65" op_0_bw="7">
<![CDATA[
:5 %zext_ln117_12 = zext i7 %add_ln117

]]></Node>
<StgValue><ssdm name="zext_ln117_12"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="7" op_0_bw="7" op_1_bw="1" op_2_bw="1" op_3_bw="5">
<![CDATA[
:6 %or_ln = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i1.i5, i1 1, i1 %xor_ln117, i5 0

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="97" op_0_bw="7">
<![CDATA[
:7 %zext_ln117_13 = zext i7 %or_ln

]]></Node>
<StgValue><ssdm name="zext_ln117_13"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="97" op_0_bw="97" op_1_bw="97">
<![CDATA[
:8 %shl_ln117 = shl i97 1, i97 %zext_ln117_13

]]></Node>
<StgValue><ssdm name="shl_ln117"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="96" op_0_bw="97">
<![CDATA[
:9 %trunc_ln117 = trunc i97 %shl_ln117

]]></Node>
<StgValue><ssdm name="trunc_ln117"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
:10 %shl_ln117_7 = shl i65 1, i65 %zext_ln117_12

]]></Node>
<StgValue><ssdm name="shl_ln117_7"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="96" op_0_bw="65">
<![CDATA[
:11 %zext_ln117_14 = zext i65 %shl_ln117_7

]]></Node>
<StgValue><ssdm name="zext_ln117_14"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="96" op_0_bw="96" op_1_bw="96">
<![CDATA[
:12 %sub_ln117 = sub i96 %trunc_ln117, i96 %zext_ln117_14

]]></Node>
<StgValue><ssdm name="sub_ln117"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="96" op_0_bw="96" op_1_bw="96">
<![CDATA[
:13 %and_ln117 = and i96 %sub_ln117, i96 %empty

]]></Node>
<StgValue><ssdm name="and_ln117"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="128" op_0_bw="96">
<![CDATA[
:14 %zext_ln117_15 = zext i96 %and_ln117

]]></Node>
<StgValue><ssdm name="zext_ln117_15"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
:15 %lshr_ln117 = lshr i128 %zext_ln117_15, i128 %zext_ln117_8

]]></Node>
<StgValue><ssdm name="lshr_ln117"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="128">
<![CDATA[
:16 %trunc_ln117_5 = trunc i128 %lshr_ln117

]]></Node>
<StgValue><ssdm name="trunc_ln117_5"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="67" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32">
<![CDATA[
:17 %bitcast_ln117_3 = bitcast i32 %trunc_ln117_5

]]></Node>
<StgValue><ssdm name="bitcast_ln117_3"/></StgValue>
</operation>

<operation id="68" st_id="5" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18 %tmp_230 = fadd i32 %bitcast_ln111_3, i32 %bitcast_ln117_3

]]></Node>
<StgValue><ssdm name="tmp_230"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="69" st_id="6" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18 %tmp_230 = fadd i32 %bitcast_ln111_3, i32 %bitcast_ln117_3

]]></Node>
<StgValue><ssdm name="tmp_230"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="70" st_id="7" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18 %tmp_230 = fadd i32 %bitcast_ln111_3, i32 %bitcast_ln117_3

]]></Node>
<StgValue><ssdm name="tmp_230"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="71" st_id="8" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18 %tmp_230 = fadd i32 %bitcast_ln111_3, i32 %bitcast_ln117_3

]]></Node>
<StgValue><ssdm name="tmp_230"/></StgValue>
</operation>

<operation id="72" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0">
<![CDATA[
:19 %br_ln119 = br void %._crit_edge1

]]></Node>
<StgValue><ssdm name="br_ln119"/></StgValue>
</operation>

<operation id="73" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge1:1 %sub_ln117_2 = sub i2 2, i2 %diff_p_read

]]></Node>
<StgValue><ssdm name="sub_ln117_2"/></StgValue>
</operation>

<operation id="74" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="7" op_0_bw="7" op_1_bw="2" op_2_bw="5">
<![CDATA[
._crit_edge1:2 %shl_ln117_s = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i2.i5, i2 %sub_ln117_2, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln117_s"/></StgValue>
</operation>

<operation id="75" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge1:3 %add_ln117_5 = add i7 %shl_ln117_s, i7 32

]]></Node>
<StgValue><ssdm name="add_ln117_5"/></StgValue>
</operation>

<operation id="76" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge1:4 %add_ln117_6 = add i7 %shl_ln117_s, i7 63

]]></Node>
<StgValue><ssdm name="add_ln117_6"/></StgValue>
</operation>

<operation id="77" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="128" op_0_bw="7">
<![CDATA[
._crit_edge1:5 %zext_ln117_11 = zext i7 %add_ln117_5

]]></Node>
<StgValue><ssdm name="zext_ln117_11"/></StgValue>
</operation>

<operation id="78" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="97" op_0_bw="7">
<![CDATA[
._crit_edge1:6 %zext_ln117_16 = zext i7 %add_ln117_5

]]></Node>
<StgValue><ssdm name="zext_ln117_16"/></StgValue>
</operation>

<operation id="79" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge1:7 %zext_ln117_17 = zext i7 %add_ln117_6

]]></Node>
<StgValue><ssdm name="zext_ln117_17"/></StgValue>
</operation>

<operation id="80" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge1:8 %add_ln117_7 = add i8 %zext_ln117_17, i8 1

]]></Node>
<StgValue><ssdm name="add_ln117_7"/></StgValue>
</operation>

<operation id="81" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="128" op_0_bw="8">
<![CDATA[
._crit_edge1:9 %zext_ln117_18 = zext i8 %add_ln117_7

]]></Node>
<StgValue><ssdm name="zext_ln117_18"/></StgValue>
</operation>

<operation id="82" st_id="8" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
._crit_edge1:10 %shl_ln117_8 = shl i128 1, i128 %zext_ln117_18

]]></Node>
<StgValue><ssdm name="shl_ln117_8"/></StgValue>
</operation>

<operation id="83" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
._crit_edge1:11 %tmp_242 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %add_ln117_7, i32 7

]]></Node>
<StgValue><ssdm name="tmp_242"/></StgValue>
</operation>

<operation id="84" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="128" op_0_bw="1" op_1_bw="128" op_2_bw="128">
<![CDATA[
._crit_edge1:12 %select_ln117 = select i1 %tmp_242, i128 0, i128 %shl_ln117_8

]]></Node>
<StgValue><ssdm name="select_ln117"/></StgValue>
</operation>

<operation id="85" st_id="8" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="97" op_0_bw="97" op_1_bw="97">
<![CDATA[
._crit_edge1:13 %shl_ln117_9 = shl i97 1, i97 %zext_ln117_16

]]></Node>
<StgValue><ssdm name="shl_ln117_9"/></StgValue>
</operation>

<operation id="86" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="128" op_0_bw="97">
<![CDATA[
._crit_edge1:14 %zext_ln117_19 = zext i97 %shl_ln117_9

]]></Node>
<StgValue><ssdm name="zext_ln117_19"/></StgValue>
</operation>

<operation id="87" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
._crit_edge1:15 %sub_ln117_3 = sub i128 %select_ln117, i128 %zext_ln117_19

]]></Node>
<StgValue><ssdm name="sub_ln117_3"/></StgValue>
</operation>

<operation id="88" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
._crit_edge1:16 %and_ln117_3 = and i128 %sub_ln117_3, i128 %p_read

]]></Node>
<StgValue><ssdm name="and_ln117_3"/></StgValue>
</operation>

<operation id="89" st_id="8" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
._crit_edge1:17 %lshr_ln117_3 = lshr i128 %and_ln117_3, i128 %zext_ln117_11

]]></Node>
<StgValue><ssdm name="lshr_ln117_3"/></StgValue>
</operation>

<operation id="90" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="128">
<![CDATA[
._crit_edge1:18 %trunc_ln117_6 = trunc i128 %lshr_ln117_3

]]></Node>
<StgValue><ssdm name="trunc_ln117_6"/></StgValue>
</operation>

<operation id="91" st_id="8" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge1:27 %tmp_232 = fcmp_oeq  i32 %agg_result_num_0, i32 0

]]></Node>
<StgValue><ssdm name="tmp_232"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="92" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
._crit_edge1:0 %agg_result_num16_6 = phi i32 %tmp_230, void, i32 %bitcast_ln111_3, void %._crit_edge

]]></Node>
<StgValue><ssdm name="agg_result_num16_6"/></StgValue>
</operation>

<operation id="93" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge1:19 %bitcast_ln117_4 = bitcast i32 %trunc_ln117_6

]]></Node>
<StgValue><ssdm name="bitcast_ln117_4"/></StgValue>
</operation>

<operation id="94" st_id="9" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge1:20 %tmp_231 = fadd i32 %bitcast_ln111_4, i32 %bitcast_ln117_4

]]></Node>
<StgValue><ssdm name="tmp_231"/></StgValue>
</operation>

<operation id="95" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge1:21 %bitcast_ln77 = bitcast i32 %agg_result_num_0

]]></Node>
<StgValue><ssdm name="bitcast_ln77"/></StgValue>
</operation>

<operation id="96" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge1:22 %tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln77, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="97" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge1:23 %trunc_ln77 = trunc i32 %bitcast_ln77

]]></Node>
<StgValue><ssdm name="trunc_ln77"/></StgValue>
</operation>

<operation id="98" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge1:24 %icmp_ln77_11 = icmp_ne  i8 %tmp_s, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln77_11"/></StgValue>
</operation>

<operation id="99" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge1:25 %icmp_ln77_12 = icmp_eq  i23 %trunc_ln77, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln77_12"/></StgValue>
</operation>

<operation id="100" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge1:26 %or_ln77 = or i1 %icmp_ln77_12, i1 %icmp_ln77_11

]]></Node>
<StgValue><ssdm name="or_ln77"/></StgValue>
</operation>

<operation id="101" st_id="9" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge1:27 %tmp_232 = fcmp_oeq  i32 %agg_result_num_0, i32 0

]]></Node>
<StgValue><ssdm name="tmp_232"/></StgValue>
</operation>

<operation id="102" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge1:28 %and_ln77 = and i1 %or_ln77, i1 %tmp_232

]]></Node>
<StgValue><ssdm name="and_ln77"/></StgValue>
</operation>

<operation id="103" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge1:29 %and_ln77_4 = and i1 %and_ln77, i1 %icmp_ln77

]]></Node>
<StgValue><ssdm name="and_ln77_4"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="104" st_id="10" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge1:20 %tmp_231 = fadd i32 %bitcast_ln111_4, i32 %bitcast_ln117_4

]]></Node>
<StgValue><ssdm name="tmp_231"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="105" st_id="11" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge1:20 %tmp_231 = fadd i32 %bitcast_ln111_4, i32 %bitcast_ln117_4

]]></Node>
<StgValue><ssdm name="tmp_231"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="106" st_id="12" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge1:20 %tmp_231 = fadd i32 %bitcast_ln111_4, i32 %bitcast_ln117_4

]]></Node>
<StgValue><ssdm name="tmp_231"/></StgValue>
</operation>

<operation id="107" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge1:30 %br_ln122 = br i1 %and_ln77_4, void %.thread6, void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="108" st_id="12" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln77_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader.preheader:0 %call_ln117 = call void @_sum_Pipeline_VITIS_LOOP_84_1, i32 %agg_result_num_0, i32 %agg_result_num16_6, i32 %tmp_231, i32 %idx_tmp_loc

]]></Node>
<StgValue><ssdm name="call_ln117"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="109" st_id="13" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader.preheader:0 %call_ln117 = call void @_sum_Pipeline_VITIS_LOOP_84_1, i32 %agg_result_num_0, i32 %agg_result_num16_6, i32 %tmp_231, i32 %idx_tmp_loc

]]></Node>
<StgValue><ssdm name="call_ln117"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="110" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader.preheader:1 %idx_tmp_loc_load = load i32 %idx_tmp_loc

]]></Node>
<StgValue><ssdm name="idx_tmp_loc_load"/></StgValue>
</operation>

<operation id="111" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="2" op_0_bw="32">
<![CDATA[
.preheader.preheader:2 %empty_84 = trunc i32 %idx_tmp_loc_load

]]></Node>
<StgValue><ssdm name="empty_84"/></StgValue>
</operation>

<operation id="112" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:3 %icmp_ln92 = icmp_ult  i32 %idx_tmp_loc_load, i32 3

]]></Node>
<StgValue><ssdm name="icmp_ln92"/></StgValue>
</operation>

<operation id="113" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.preheader:4 %br_ln92 = br i1 %icmp_ln92, void %.lr.ph.i, void %.lr.ph7.i

]]></Node>
<StgValue><ssdm name="br_ln92"/></StgValue>
</operation>

<operation id="114" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.lr.ph7.i:0 %xor_ln92 = xor i2 %empty_84, i2 3

]]></Node>
<StgValue><ssdm name="xor_ln92"/></StgValue>
</operation>

<operation id="115" st_id="14" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2" op_5_bw="2" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.lr.ph7.i:1 %call_ln117 = call void @_sum_Pipeline_VITIS_LOOP_92_2, i32 %agg_result_num_0, i32 %agg_result_num16_6, i32 %tmp_231, i2 %empty_84, i2 %xor_ln92, i32 %agg_result_num_1_loc, i32 %agg_result_num16_0_loc, i32 %agg_result_num2_0_loc

]]></Node>
<StgValue><ssdm name="call_ln117"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="116" st_id="15" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2" op_5_bw="2" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.lr.ph7.i:1 %call_ln117 = call void @_sum_Pipeline_VITIS_LOOP_92_2, i32 %agg_result_num_0, i32 %agg_result_num16_6, i32 %tmp_231, i2 %empty_84, i2 %xor_ln92, i32 %agg_result_num_1_loc, i32 %agg_result_num16_0_loc, i32 %agg_result_num2_0_loc

]]></Node>
<StgValue><ssdm name="call_ln117"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="117" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.lr.ph7.i:2 %agg_result_num_1_loc_load = load i32 %agg_result_num_1_loc

]]></Node>
<StgValue><ssdm name="agg_result_num_1_loc_load"/></StgValue>
</operation>

<operation id="118" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.lr.ph7.i:3 %agg_result_num16_0_loc_load = load i32 %agg_result_num16_0_loc

]]></Node>
<StgValue><ssdm name="agg_result_num16_0_loc_load"/></StgValue>
</operation>

<operation id="119" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.lr.ph7.i:4 %agg_result_num2_0_loc_load = load i32 %agg_result_num2_0_loc

]]></Node>
<StgValue><ssdm name="agg_result_num2_0_loc_load"/></StgValue>
</operation>

<operation id="120" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.lr.ph7.i:5 %sub_ln92 = sub i2 2, i2 %empty_84

]]></Node>
<StgValue><ssdm name="sub_ln92"/></StgValue>
</operation>

<operation id="121" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.lr.ph7.i:6 %base = add i2 %sub_ln92, i2 1

]]></Node>
<StgValue><ssdm name="base"/></StgValue>
</operation>

<operation id="122" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.lr.ph7.i:7 %xor_ln100 = xor i2 %sub_ln92, i2 2

]]></Node>
<StgValue><ssdm name="xor_ln100"/></StgValue>
</operation>

<operation id="123" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="2">
<![CDATA[
.lr.ph7.i:8 %sext_ln100 = sext i2 %xor_ln100

]]></Node>
<StgValue><ssdm name="sext_ln100"/></StgValue>
</operation>

<operation id="124" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph7.i:9 %tmp_244 = add i32 %sext_ln100, i32 %c_p

]]></Node>
<StgValue><ssdm name="tmp_244"/></StgValue>
</operation>

<operation id="125" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.lr.ph7.i:10 %icmp_ln104 = icmp_eq  i2 %base, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln104"/></StgValue>
</operation>

<operation id="126" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.lr.ph7.i:11 %br_ln104 = br i1 %icmp_ln104, void %.lr.ph.i, void %.thread6

]]></Node>
<StgValue><ssdm name="br_ln104"/></StgValue>
</operation>

<operation id="127" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.lr.ph.i:0 %agg_result_num_3 = phi i32 %agg_result_num_0, void %.preheader.preheader, i32 %agg_result_num_1_loc_load, void %.lr.ph7.i

]]></Node>
<StgValue><ssdm name="agg_result_num_3"/></StgValue>
</operation>

<operation id="128" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.lr.ph.i:1 %agg_result_num16_2 = phi i32 %agg_result_num16_6, void %.preheader.preheader, i32 %agg_result_num16_0_loc_load, void %.lr.ph7.i

]]></Node>
<StgValue><ssdm name="agg_result_num16_2"/></StgValue>
</operation>

<operation id="129" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.lr.ph.i:2 %agg_result_num2_2 = phi i32 %tmp_231, void %.preheader.preheader, i32 %agg_result_num2_0_loc_load, void %.lr.ph7.i

]]></Node>
<StgValue><ssdm name="agg_result_num2_2"/></StgValue>
</operation>

<operation id="130" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.lr.ph.i:4 %base_0_lcssa_i25 = phi i2 0, void %.preheader.preheader, i2 %base, void %.lr.ph7.i

]]></Node>
<StgValue><ssdm name="base_0_lcssa_i25"/></StgValue>
</operation>

<operation id="131" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="3" op_0_bw="2">
<![CDATA[
.lr.ph.i:5 %zext_ln104 = zext i2 %base_0_lcssa_i25

]]></Node>
<StgValue><ssdm name="zext_ln104"/></StgValue>
</operation>

<operation id="132" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.lr.ph.i:6 %icmp_ln104_9 = icmp_ne  i2 %base_0_lcssa_i25, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln104_9"/></StgValue>
</operation>

<operation id="133" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.lr.ph.i:7 %add_ln104 = add i3 %zext_ln104, i3 1

]]></Node>
<StgValue><ssdm name="add_ln104"/></StgValue>
</operation>

<operation id="134" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.lr.ph.i:8 %select_ln104 = select i1 %icmp_ln104_9, i3 3, i3 %add_ln104

]]></Node>
<StgValue><ssdm name="select_ln104"/></StgValue>
</operation>

<operation id="135" st_id="16" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2" op_5_bw="3" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.lr.ph.i:9 %call_ln117 = call void @_sum_Pipeline_VITIS_LOOP_104_3, i32 %agg_result_num_3, i32 %agg_result_num16_2, i32 %agg_result_num2_2, i2 %base_0_lcssa_i25, i3 %select_ln104, i32 %agg_result_num_4_loc, i32 %agg_result_num16_3_loc, i32 %agg_result_num2_3_loc

]]></Node>
<StgValue><ssdm name="call_ln117"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="136" st_id="17" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2" op_5_bw="3" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.lr.ph.i:9 %call_ln117 = call void @_sum_Pipeline_VITIS_LOOP_104_3, i32 %agg_result_num_3, i32 %agg_result_num16_2, i32 %agg_result_num2_2, i2 %base_0_lcssa_i25, i3 %select_ln104, i32 %agg_result_num_4_loc, i32 %agg_result_num16_3_loc, i32 %agg_result_num2_3_loc

]]></Node>
<StgValue><ssdm name="call_ln117"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="137" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln77_4" val="1"/>
<literal name="icmp_ln104" val="0"/>
</and_exp><and_exp><literal name="and_ln77_4" val="1"/>
<literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.lr.ph.i:3 %agg_result_p_0 = phi i32 0, void %.preheader.preheader, i32 %tmp_244, void %.lr.ph7.i

]]></Node>
<StgValue><ssdm name="agg_result_p_0"/></StgValue>
</operation>

<operation id="138" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln77_4" val="1"/>
<literal name="icmp_ln104" val="0"/>
</and_exp><and_exp><literal name="and_ln77_4" val="1"/>
<literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.lr.ph.i:10 %agg_result_num_4_loc_load = load i32 %agg_result_num_4_loc

]]></Node>
<StgValue><ssdm name="agg_result_num_4_loc_load"/></StgValue>
</operation>

<operation id="139" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln77_4" val="1"/>
<literal name="icmp_ln104" val="0"/>
</and_exp><and_exp><literal name="and_ln77_4" val="1"/>
<literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.lr.ph.i:11 %agg_result_num16_3_loc_load = load i32 %agg_result_num16_3_loc

]]></Node>
<StgValue><ssdm name="agg_result_num16_3_loc_load"/></StgValue>
</operation>

<operation id="140" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln77_4" val="1"/>
<literal name="icmp_ln104" val="0"/>
</and_exp><and_exp><literal name="and_ln77_4" val="1"/>
<literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.lr.ph.i:12 %agg_result_num2_3_loc_load = load i32 %agg_result_num2_3_loc

]]></Node>
<StgValue><ssdm name="agg_result_num2_3_loc_load"/></StgValue>
</operation>

<operation id="141" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln77_4" val="1"/>
<literal name="icmp_ln104" val="0"/>
</and_exp><and_exp><literal name="and_ln77_4" val="1"/>
<literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph.i:13 %br_ln0 = br void %.thread6

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="142" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
.thread6:0 %this_num_0_write_assign = phi i32 %agg_result_num_4_loc_load, void %.lr.ph.i, i32 %agg_result_num_1_loc_load, void %.lr.ph7.i, i32 %agg_result_num_0, void %._crit_edge1

]]></Node>
<StgValue><ssdm name="this_num_0_write_assign"/></StgValue>
</operation>

<operation id="143" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
.thread6:1 %this_num_1_write_assign = phi i32 %agg_result_num16_3_loc_load, void %.lr.ph.i, i32 %agg_result_num16_0_loc_load, void %.lr.ph7.i, i32 %agg_result_num16_6, void %._crit_edge1

]]></Node>
<StgValue><ssdm name="this_num_1_write_assign"/></StgValue>
</operation>

<operation id="144" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
.thread6:2 %this_num_2_write_assign = phi i32 %agg_result_num2_3_loc_load, void %.lr.ph.i, i32 %agg_result_num2_0_loc_load, void %.lr.ph7.i, i32 %tmp_231, void %._crit_edge1

]]></Node>
<StgValue><ssdm name="this_num_2_write_assign"/></StgValue>
</operation>

<operation id="145" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
.thread6:3 %this_p_write_assign = phi i32 %agg_result_p_0, void %.lr.ph.i, i32 %tmp_244, void %.lr.ph7.i, i32 %c_p, void %._crit_edge1

]]></Node>
<StgValue><ssdm name="this_p_write_assign"/></StgValue>
</operation>

<operation id="146" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="128" op_0_bw="128" op_1_bw="32">
<![CDATA[
.thread6:4 %mrv = insertvalue i128 <undef>, i32 %this_p_write_assign

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="147" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="128" op_0_bw="128" op_1_bw="32">
<![CDATA[
.thread6:5 %mrv_1 = insertvalue i128 %mrv, i32 %this_num_0_write_assign

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="148" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="128" op_0_bw="128" op_1_bw="32">
<![CDATA[
.thread6:6 %mrv_2 = insertvalue i128 %mrv_1, i32 %this_num_1_write_assign

]]></Node>
<StgValue><ssdm name="mrv_2"/></StgValue>
</operation>

<operation id="149" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="128" op_0_bw="128" op_1_bw="32">
<![CDATA[
.thread6:7 %mrv_3 = insertvalue i128 %mrv_2, i32 %this_num_2_write_assign

]]></Node>
<StgValue><ssdm name="mrv_3"/></StgValue>
</operation>

<operation id="150" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="128">
<![CDATA[
.thread6:8 %ret_ln125 = ret i128 %mrv_3

]]></Node>
<StgValue><ssdm name="ret_ln125"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
