

================================================================
== Vitis HLS Report for 'hls_macc'
================================================================
* Date:           Sat Oct 16 10:02:36 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        use_ip_on_zynq_lab1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.598 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        3|        3|  30.000 ns|  30.000 ns|    4|    4|     none|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     32|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|    1|     191|    281|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     25|    -|
|Register         |        -|    -|     133|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    1|     324|    338|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------+---------------------------+---------+----+-----+-----+-----+
    |           Instance          |           Module          | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------+---------------------------+---------+----+-----+-----+-----+
    |HLS_MACC_PERIPH_BUS_s_axi_U  |HLS_MACC_PERIPH_BUS_s_axi  |        0|   0|  157|  234|    0|
    |add_32ns_32ns_32_1_1_U2      |add_32ns_32ns_32_1_1       |        0|   1|    0|    0|    0|
    |mul_32s_32s_32_2_1_U1        |mul_32s_32s_32_2_1         |        0|   0|   34|   47|    0|
    +-----------------------------+---------------------------+---------+----+-----+-----+-----+
    |Total                        |                           |        0|   1|  191|  281|    0|
    +-----------------------------+---------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add_ln62_fu_100_p0  |    select|   0|  0|  32|           1|           1|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  32|           1|           1|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  25|          5|    1|          5|
    +-----------+----+-----------+-----+-----------+
    |Total      |  25|          5|    1|          5|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +------------------------+----+----+-----+-----------+
    |          Name          | FF | LUT| Bits| Const Bits|
    +------------------------+----+----+-----+-----------+
    |a_read_reg_122          |  32|   0|   32|          0|
    |acc_reg                 |  32|   0|   32|          0|
    |accum_clr_read_reg_112  |   1|   0|    1|          0|
    |ap_CS_fsm               |   4|   0|    4|          0|
    |b_read_reg_117          |  32|   0|   32|          0|
    |dsp_reg_127             |  32|   0|   32|          0|
    +------------------------+----+----+-----+-----------+
    |Total                   | 133|   0|  133|          0|
    +------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------------+-----+-----+------------+---------------------+--------------+
|             RTL Ports             | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-----------------------------------+-----+-----+------------+---------------------+--------------+
|s_axi_HLS_MACC_PERIPH_BUS_AWVALID  |   in|    1|       s_axi|  HLS_MACC_PERIPH_BUS|        scalar|
|s_axi_HLS_MACC_PERIPH_BUS_AWREADY  |  out|    1|       s_axi|  HLS_MACC_PERIPH_BUS|        scalar|
|s_axi_HLS_MACC_PERIPH_BUS_AWADDR   |   in|    6|       s_axi|  HLS_MACC_PERIPH_BUS|        scalar|
|s_axi_HLS_MACC_PERIPH_BUS_WVALID   |   in|    1|       s_axi|  HLS_MACC_PERIPH_BUS|        scalar|
|s_axi_HLS_MACC_PERIPH_BUS_WREADY   |  out|    1|       s_axi|  HLS_MACC_PERIPH_BUS|        scalar|
|s_axi_HLS_MACC_PERIPH_BUS_WDATA    |   in|   32|       s_axi|  HLS_MACC_PERIPH_BUS|        scalar|
|s_axi_HLS_MACC_PERIPH_BUS_WSTRB    |   in|    4|       s_axi|  HLS_MACC_PERIPH_BUS|        scalar|
|s_axi_HLS_MACC_PERIPH_BUS_ARVALID  |   in|    1|       s_axi|  HLS_MACC_PERIPH_BUS|        scalar|
|s_axi_HLS_MACC_PERIPH_BUS_ARREADY  |  out|    1|       s_axi|  HLS_MACC_PERIPH_BUS|        scalar|
|s_axi_HLS_MACC_PERIPH_BUS_ARADDR   |   in|    6|       s_axi|  HLS_MACC_PERIPH_BUS|        scalar|
|s_axi_HLS_MACC_PERIPH_BUS_RVALID   |  out|    1|       s_axi|  HLS_MACC_PERIPH_BUS|        scalar|
|s_axi_HLS_MACC_PERIPH_BUS_RREADY   |   in|    1|       s_axi|  HLS_MACC_PERIPH_BUS|        scalar|
|s_axi_HLS_MACC_PERIPH_BUS_RDATA    |  out|   32|       s_axi|  HLS_MACC_PERIPH_BUS|        scalar|
|s_axi_HLS_MACC_PERIPH_BUS_RRESP    |  out|    2|       s_axi|  HLS_MACC_PERIPH_BUS|        scalar|
|s_axi_HLS_MACC_PERIPH_BUS_BVALID   |  out|    1|       s_axi|  HLS_MACC_PERIPH_BUS|        scalar|
|s_axi_HLS_MACC_PERIPH_BUS_BREADY   |   in|    1|       s_axi|  HLS_MACC_PERIPH_BUS|        scalar|
|s_axi_HLS_MACC_PERIPH_BUS_BRESP    |  out|    2|       s_axi|  HLS_MACC_PERIPH_BUS|        scalar|
|ap_clk                             |   in|    1|  ap_ctrl_hs|             hls_macc|  return value|
|ap_rst_n                           |   in|    1|  ap_ctrl_hs|             hls_macc|  return value|
|interrupt                          |  out|    1|  ap_ctrl_hs|             hls_macc|  return value|
+-----------------------------------+-----+-----+------------+---------------------+--------------+

