TimeQuest Timing Analyzer report for vJTAG_ALU
Fri May 20 22:52:13 2016
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 13. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 14. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 15. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 16. Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'
 17. Setup Times
 18. Hold Times
 19. Clock to Output Times
 20. Minimum Clock to Output Times
 21. Slow 1200mV 85C Model Metastability Report
 22. Slow 1200mV 0C Model Fmax Summary
 23. Slow 1200mV 0C Model Setup Summary
 24. Slow 1200mV 0C Model Hold Summary
 25. Slow 1200mV 0C Model Recovery Summary
 26. Slow 1200mV 0C Model Removal Summary
 27. Slow 1200mV 0C Model Minimum Pulse Width Summary
 28. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 29. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 30. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 31. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 32. Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 33. Setup Times
 34. Hold Times
 35. Clock to Output Times
 36. Minimum Clock to Output Times
 37. Slow 1200mV 0C Model Metastability Report
 38. Fast 1200mV 0C Model Setup Summary
 39. Fast 1200mV 0C Model Hold Summary
 40. Fast 1200mV 0C Model Recovery Summary
 41. Fast 1200mV 0C Model Removal Summary
 42. Fast 1200mV 0C Model Minimum Pulse Width Summary
 43. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
 44. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
 45. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
 46. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
 47. Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 48. Setup Times
 49. Hold Times
 50. Clock to Output Times
 51. Minimum Clock to Output Times
 52. Fast 1200mV 0C Model Metastability Report
 53. Multicorner Timing Analysis Summary
 54. Setup Times
 55. Hold Times
 56. Clock to Output Times
 57. Minimum Clock to Output Times
 58. Board Trace Model Assignments
 59. Input Transition Times
 60. Slow Corner Signal Integrity Metrics
 61. Fast Corner Signal Integrity Metrics
 62. Setup Transfers
 63. Hold Transfers
 64. Recovery Transfers
 65. Removal Transfers
 66. Report TCCS
 67. Report RSKM
 68. Unconstrained Paths
 69. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; vJTAG_ALU                                                         ;
; Device Family      ; Cyclone III                                                       ;
; Device Name        ; EP3C16F484C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Enabled                                                           ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                    ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; Clock Name          ; Type ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                 ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; altera_reserved_tck ; Base ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { altera_reserved_tck } ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+


+-----------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                        ;
+------------+-----------------+---------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name          ; Note ;
+------------+-----------------+---------------------+------+
; 174.22 MHz ; 174.22 MHz      ; altera_reserved_tck ;      ;
+------------+-----------------+---------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------+
; Slow 1200mV 85C Model Setup Summary          ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 47.130 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 85C Model Hold Summary          ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.360 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary       ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 48.439 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 85C Model Removal Summary       ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.553 ; 0.000         ;
+---------------------+-------+---------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+---------------------+--------+--------------------+
; Clock               ; Slack  ; End Point TNS      ;
+---------------------+--------+--------------------+
; altera_reserved_tck ; 49.627 ; 0.000              ;
+---------------------+--------+--------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                          ;
+--------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                             ; To Node                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.130 ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|temp_reg[0]                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.104      ; 2.989      ;
; 47.134 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.111      ; 2.992      ;
; 47.213 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.111      ; 2.913      ;
; 47.230 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.111      ; 2.896      ;
; 47.386 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.111      ; 2.740      ;
; 47.947 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.108      ; 2.176      ;
; 47.964 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.108      ; 2.159      ;
; 47.998 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.108      ; 2.125      ;
; 48.097 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.108      ; 2.026      ;
; 48.999 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.107      ; 1.123      ;
; 49.035 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 1.261      ; 2.241      ;
; 49.098 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 1.305      ; 2.222      ;
; 95.113 ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|state.OUT_6                                   ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|temp_reg[7]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.842      ;
; 95.192 ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|state.OUT_2                                   ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|temp_reg[7]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.763      ;
; 95.783 ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|state.OUT_1                                   ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|temp_reg[7]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 4.170      ;
; 96.096 ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|data_reg[6]                                   ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|temp_reg[7]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.859      ;
; 96.104 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -1.345     ; 2.566      ;
; 96.180 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.775      ;
; 96.191 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.764      ;
; 96.197 ; jtag_wrapper:U_jtag_wrapper|address_wrapper:U_ADDR_TOP|reg_gen:U_addrreg|output[0]                    ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|temp_reg[7]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.760      ;
; 96.211 ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|data_reg[7]                                   ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|temp_reg[7]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.744      ;
; 96.234 ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|data_reg[4]                                   ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|temp_reg[7]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.721      ;
; 96.246 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.709      ;
; 96.265 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.690      ;
; 96.276 ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|data_reg[5]                                   ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|temp_reg[7]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.679      ;
; 96.312 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.640      ;
; 96.328 ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|state.OUT_3                                   ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|temp_reg[7]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.627      ;
; 96.369 ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|state.OUT_4                                   ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|temp_reg[7]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.586      ;
; 96.375 ; jtag_wrapper:U_jtag_wrapper|address_wrapper:U_ADDR_TOP|reg_gen:U_addrreg|output[4]                    ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|temp_reg[7]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.578      ;
; 96.381 ; jtag_wrapper:U_jtag_wrapper|address_wrapper:U_ADDR_TOP|reg_gen:U_addrreg|output[7]                    ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|temp_reg[7]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.572      ;
; 96.382 ; jtag_wrapper:U_jtag_wrapper|address_wrapper:U_ADDR_TOP|reg_gen:U_addrreg|output[2]                    ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|temp_reg[7]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.571      ;
; 96.392 ; jtag_wrapper:U_jtag_wrapper|address_wrapper:U_ADDR_TOP|reg_gen:U_addrreg|output[3]                    ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|temp_reg[7]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.561      ;
; 96.410 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.545      ;
; 96.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.500      ;
; 96.460 ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|state.OUT_2                                   ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|temp_reg[6]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.495      ;
; 96.460 ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|state.OUT_2                                   ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|temp_reg[5]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.495      ;
; 96.460 ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|state.OUT_2                                   ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|temp_reg[4]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.495      ;
; 96.460 ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|state.OUT_2                                   ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|temp_reg[3]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.495      ;
; 96.460 ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|state.OUT_2                                   ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|temp_reg[2]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.495      ;
; 96.460 ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|state.OUT_2                                   ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|temp_reg[1]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.495      ;
; 96.460 ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|state.OUT_2                                   ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|temp_reg[0]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.495      ;
; 96.478 ; jtag_wrapper:U_jtag_wrapper|reg_gen:\REG_GEN:0:REG_i|output[1]                                        ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|data_reg[7]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.478      ;
; 96.478 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.477      ;
; 96.508 ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|state.OUT_5                                   ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|temp_reg[7]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.447      ;
; 96.526 ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|data_reg[3]                                   ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|temp_reg[7]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.429      ;
; 96.532 ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|state.OUT_7                                   ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|temp_reg[7]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.423      ;
; 96.574 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.381      ;
; 96.599 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.356      ;
; 96.613 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                     ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|temp_reg[7]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.097      ; 4.499      ;
; 96.618 ; jtag_wrapper:U_jtag_wrapper|address_wrapper:U_ADDR_TOP|reg_gen:U_addrreg|output[6]                    ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|temp_reg[7]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.335      ;
; 96.635 ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|data_reg[1]                                   ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|temp_reg[7]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.320      ;
; 96.635 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.320      ;
; 96.649 ; jtag_wrapper:U_jtag_wrapper|address_wrapper:U_ADDR_TOP|reg_gen:U_addrreg|output[5]                    ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|temp_reg[7]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.304      ;
; 96.663 ; jtag_wrapper:U_jtag_wrapper|address_wrapper:U_ADDR_TOP|reg_gen:U_addrreg|output[1]                    ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|temp_reg[7]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.290      ;
; 96.665 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -1.307     ; 2.043      ;
; 96.684 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.271      ;
; 96.721 ; jtag_wrapper:U_jtag_wrapper|reg_gen:\REG_GEN:0:REG_i|output[1]                                        ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|data_reg[6]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.235      ;
; 96.751 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -1.349     ; 1.915      ;
; 96.758 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.197      ;
; 96.775 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.180      ;
; 96.782 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.173      ;
; 96.786 ; jtag_wrapper:U_jtag_wrapper|reg_gen:\REG_GEN:0:REG_i|output[1]                                        ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|data_reg[5]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.170      ;
; 96.797 ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|data_reg[2]                                   ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|temp_reg[7]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.158      ;
; 96.811 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.144      ;
; 96.829 ; jtag_wrapper:U_jtag_wrapper|reg_gen:\REG_GEN:0:REG_i|output[4]                                        ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|data_reg[7]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.127      ;
; 96.840 ; jtag_wrapper:U_jtag_wrapper|reg_gen:\REG_GEN:1:REG_i|output[1]                                        ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|data_reg[7]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.116      ;
; 96.851 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]      ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|temp_reg[7]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.141      ; 4.305      ;
; 96.851 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.104      ;
; 96.852 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.100      ;
; 96.858 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.097      ;
; 96.861 ; jtag_wrapper:U_jtag_wrapper|reg_gen:\REG_GEN:0:REG_i|output[1]                                        ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|data_reg[4]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.095      ;
; 96.862 ; jtag_wrapper:U_jtag_wrapper|reg_gen:\REG_GEN:1:REG_i|output[0]                                        ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|data_reg[6]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.094      ;
; 96.865 ; jtag_wrapper:U_jtag_wrapper|reg_gen:\REG_GEN:0:REG_i|output[0]                                        ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|data_reg[6]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.091      ;
; 96.866 ; jtag_wrapper:U_jtag_wrapper|address_wrapper:U_ADDR_TOP|reg_gen:U_addrreg|output[0]                    ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|valid_reg                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.091      ;
; 96.868 ; jtag_wrapper:U_jtag_wrapper|reg_gen:\REG_GEN:1:REG_i|output[0]                                        ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|data_reg[7]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.088      ;
; 96.871 ; jtag_wrapper:U_jtag_wrapper|reg_gen:\REG_GEN:0:REG_i|output[0]                                        ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|data_reg[7]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.085      ;
; 96.899 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.056      ;
; 96.902 ; jtag_wrapper:U_jtag_wrapper|reg_gen:\REG_GEN:0:REG_i|output[1]                                        ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|data_reg[3]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.054      ;
; 96.903 ; jtag_wrapper:U_jtag_wrapper|reg_gen:\REG_GEN:1:REG_i|output[2]                                        ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|data_reg[7]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.053      ;
; 96.912 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.043      ;
; 96.941 ; jtag_wrapper:U_jtag_wrapper|reg_gen:\REG_GEN:0:REG_i|output[5]                                        ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|data_reg[7]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.015      ;
; 96.952 ; jtag_wrapper:U_jtag_wrapper|reg_gen:\REG_GEN:0:REG_i|output[3]                                        ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|data_reg[7]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.004      ;
; 96.956 ; jtag_wrapper:U_jtag_wrapper|reg_gen:\REG_GEN:1:REG_i|output[3]                                        ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|data_reg[7]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.000      ;
; 96.959 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.134      ; 4.190      ;
; 96.961 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -1.348     ; 1.706      ;
; 96.965 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -1.307     ; 1.743      ;
; 96.968 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.987      ;
; 96.968 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.987      ;
; 96.968 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.987      ;
; 96.968 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.987      ;
; 96.968 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.987      ;
; 96.977 ; jtag_wrapper:U_jtag_wrapper|reg_gen:\REG_GEN:0:REG_i|output[4]                                        ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|data_reg[6]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.979      ;
; 96.978 ; jtag_wrapper:U_jtag_wrapper|reg_gen:\REG_GEN:1:REG_i|output[0]                                        ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|data_reg[4]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.978      ;
; 96.978 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -1.345     ; 1.692      ;
; 96.981 ; jtag_wrapper:U_jtag_wrapper|reg_gen:\REG_GEN:0:REG_i|output[0]                                        ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|data_reg[4]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.975      ;
; 96.984 ; jtag_wrapper:U_jtag_wrapper|reg_gen:\REG_GEN:1:REG_i|output[0]                                        ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|data_reg[5]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.972      ;
; 96.987 ; jtag_wrapper:U_jtag_wrapper|reg_gen:\REG_GEN:0:REG_i|output[0]                                        ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|data_reg[5]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.969      ;
; 96.988 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.967      ;
; 96.995 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.961      ;
; 97.008 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                        ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|temp_reg[7]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.141      ; 4.148      ;
+--------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                          ;
+-------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                             ; To Node                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.360 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.577      ;
; 0.360 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.577      ;
; 0.360 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.577      ;
; 0.360 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.577      ;
; 0.360 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.577      ;
; 0.360 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.577      ;
; 0.360 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.577      ;
; 0.360 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.577      ;
; 0.360 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.577      ;
; 0.360 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.577      ;
; 0.360 ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|valid_reg                                     ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|valid_reg                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.577      ;
; 0.363 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.580      ;
; 0.363 ; jtag_wrapper:U_jtag_wrapper|address_wrapper:U_ADDR_TOP|d_logic:U_logic|addr_or_data                   ; jtag_wrapper:U_jtag_wrapper|address_wrapper:U_ADDR_TOP|d_logic:U_logic|addr_or_data                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.580      ;
; 0.374 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.591      ;
; 0.374 ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|temp_reg[5]                                   ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|temp_reg[4]                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.591      ;
; 0.375 ; jtag_wrapper:U_jtag_wrapper|address_wrapper:U_ADDR_TOP|d_logic:U_logic|selectRegisters[0]             ; jtag_wrapper:U_jtag_wrapper|address_wrapper:U_ADDR_TOP|d_logic:U_logic|temp[0]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.592      ;
; 0.375 ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|temp_reg[1]                                   ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|temp_reg[0]                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.592      ;
; 0.376 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.593      ;
; 0.376 ; jtag_wrapper:U_jtag_wrapper|address_wrapper:U_ADDR_TOP|reg_gen:U_addrreg|output[5]                    ; jtag_wrapper:U_jtag_wrapper|address_wrapper:U_ADDR_TOP|d_logic:U_logic|addr_reg[5]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.593      ;
; 0.376 ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|temp_reg[3]                                   ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|temp_reg[2]                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.593      ;
; 0.376 ; jtag_wrapper:U_jtag_wrapper|address_wrapper:U_ADDR_TOP|d_logic:U_logic|selectRegisters[1]             ; jtag_wrapper:U_jtag_wrapper|address_wrapper:U_ADDR_TOP|d_logic:U_logic|temp[1]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.593      ;
; 0.377 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.594      ;
; 0.377 ; jtag_wrapper:U_jtag_wrapper|seriel_to_parallel_reg:U_SR_V2|temp[0]                                    ; jtag_wrapper:U_jtag_wrapper|seriel_to_parallel_reg:U_SR_V2|output[0]                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.594      ;
; 0.377 ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|temp_reg[6]                                   ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|temp_reg[5]                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.594      ;
; 0.379 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.596      ;
; 0.380 ; jtag_wrapper:U_jtag_wrapper|seriel_to_parallel_reg:U_SR_V2|temp[4]                                    ; jtag_wrapper:U_jtag_wrapper|seriel_to_parallel_reg:U_SR_V2|temp[3]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.597      ;
; 0.380 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.597      ;
; 0.380 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.597      ;
; 0.381 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.598      ;
; 0.382 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.577      ;
; 0.382 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.577      ;
; 0.382 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.599      ;
; 0.382 ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|state.OUT_5                                   ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|state.OUT_6                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.599      ;
; 0.382 ; jtag_wrapper:U_jtag_wrapper|seriel_to_parallel_reg:U_SR_V2|temp[6]                                    ; jtag_wrapper:U_jtag_wrapper|seriel_to_parallel_reg:U_SR_V2|temp[5]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.599      ;
; 0.382 ; jtag_wrapper:U_jtag_wrapper|seriel_to_parallel_reg:U_SR_V2|temp[6]                                    ; jtag_wrapper:U_jtag_wrapper|seriel_to_parallel_reg:U_SR_V2|output[6]                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.599      ;
; 0.382 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.599      ;
; 0.382 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.599      ;
; 0.382 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.599      ;
; 0.383 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.600      ;
; 0.383 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.600      ;
; 0.383 ; jtag_wrapper:U_jtag_wrapper|seriel_to_parallel_reg:U_SR_V2|temp[3]                                    ; jtag_wrapper:U_jtag_wrapper|seriel_to_parallel_reg:U_SR_V2|temp[2]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.600      ;
; 0.383 ; jtag_wrapper:U_jtag_wrapper|seriel_to_parallel_reg:U_SR_V2|temp[2]                                    ; jtag_wrapper:U_jtag_wrapper|seriel_to_parallel_reg:U_SR_V2|temp[1]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.600      ;
; 0.383 ; jtag_wrapper:U_jtag_wrapper|address_wrapper:U_ADDR_TOP|reg_gen:U_addrreg|output[6]                    ; jtag_wrapper:U_jtag_wrapper|address_wrapper:U_ADDR_TOP|d_logic:U_logic|addr_reg[6]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.600      ;
; 0.383 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.600      ;
; 0.383 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.600      ;
; 0.383 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.600      ;
; 0.383 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.600      ;
; 0.384 ; jtag_wrapper:U_jtag_wrapper|seriel_to_parallel_reg:U_SR_V2|temp[7]                                    ; jtag_wrapper:U_jtag_wrapper|seriel_to_parallel_reg:U_SR_V2|temp[6]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.601      ;
; 0.384 ; jtag_wrapper:U_jtag_wrapper|seriel_to_parallel_reg:U_SR_V2|temp[4]                                    ; jtag_wrapper:U_jtag_wrapper|seriel_to_parallel_reg:U_SR_V2|output[4]                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.601      ;
; 0.384 ; jtag_wrapper:U_jtag_wrapper|seriel_to_parallel_reg:U_SR_V2|temp[3]                                    ; jtag_wrapper:U_jtag_wrapper|seriel_to_parallel_reg:U_SR_V2|output[3]                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.601      ;
; 0.384 ; jtag_wrapper:U_jtag_wrapper|address_wrapper:U_ADDR_TOP|reg_gen:U_addrreg|output[3]                    ; jtag_wrapper:U_jtag_wrapper|address_wrapper:U_ADDR_TOP|d_logic:U_logic|addr_reg[3]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.601      ;
; 0.384 ; jtag_wrapper:U_jtag_wrapper|seriel_to_parallel_reg:U_SR_V2|temp[2]                                    ; jtag_wrapper:U_jtag_wrapper|seriel_to_parallel_reg:U_SR_V2|output[2]                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.601      ;
; 0.385 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.602      ;
; 0.385 ; jtag_wrapper:U_jtag_wrapper|seriel_to_parallel_reg:U_SR_V2|temp[7]                                    ; jtag_wrapper:U_jtag_wrapper|seriel_to_parallel_reg:U_SR_V2|output[7]                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.602      ;
; 0.387 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.604      ;
; 0.388 ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|temp_reg[7]                                   ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|temp_reg[6]                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.605      ;
; 0.391 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.608      ;
; 0.396 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.613      ;
; 0.414 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.631      ;
; 0.429 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.646      ;
; 0.431 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.648      ;
; 0.488 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.705      ;
; 0.496 ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|state.START                                   ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|state.OUT_1                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.713      ;
; 0.510 ; jtag_wrapper:U_jtag_wrapper|seriel_to_parallel_reg:U_SR_V2|output[1]                                  ; jtag_wrapper:U_jtag_wrapper|reg_gen:\REG_GEN:2:REG_i|output[1]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.727      ;
; 0.514 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.731      ;
; 0.514 ; jtag_wrapper:U_jtag_wrapper|seriel_to_parallel_reg:U_SR_V2|output[3]                                  ; jtag_wrapper:U_jtag_wrapper|reg_gen:\REG_GEN:2:REG_i|output[3]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.731      ;
; 0.518 ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|temp_reg[2]                                   ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|temp_reg[1]                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.735      ;
; 0.519 ; jtag_wrapper:U_jtag_wrapper|seriel_to_parallel_reg:U_SR_V2|output[0]                                  ; jtag_wrapper:U_jtag_wrapper|address_wrapper:U_ADDR_TOP|reg_gen:U_addrreg|output[0]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.736      ;
; 0.519 ; jtag_wrapper:U_jtag_wrapper|address_wrapper:U_ADDR_TOP|d_logic:U_logic|selectRegisters[2]             ; jtag_wrapper:U_jtag_wrapper|address_wrapper:U_ADDR_TOP|d_logic:U_logic|temp[2]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.736      ;
; 0.519 ; jtag_wrapper:U_jtag_wrapper|seriel_to_parallel_reg:U_SR_V2|output[0]                                  ; jtag_wrapper:U_jtag_wrapper|reg_gen:\REG_GEN:2:REG_i|output[0]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.736      ;
; 0.519 ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|temp_reg[4]                                   ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|temp_reg[3]                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.736      ;
; 0.519 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.736      ;
; 0.520 ; jtag_wrapper:U_jtag_wrapper|address_wrapper:U_ADDR_TOP|reg_gen:U_addrreg|output[1]                    ; jtag_wrapper:U_jtag_wrapper|address_wrapper:U_ADDR_TOP|d_logic:U_logic|addr_reg[1]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.737      ;
; 0.520 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.737      ;
; 0.520 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.737      ;
; 0.520 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.737      ;
; 0.524 ; jtag_wrapper:U_jtag_wrapper|address_wrapper:U_ADDR_TOP|reg_gen:U_addrreg|output[2]                    ; jtag_wrapper:U_jtag_wrapper|address_wrapper:U_ADDR_TOP|d_logic:U_logic|addr_reg[2]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.741      ;
; 0.525 ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|state.OUT_3                                   ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|state.OUT_4                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.742      ;
; 0.526 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.743      ;
; 0.526 ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|state.OUT_4                                   ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|state.OUT_5                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.743      ;
; 0.526 ; jtag_wrapper:U_jtag_wrapper|seriel_to_parallel_reg:U_SR_V2|temp[1]                                    ; jtag_wrapper:U_jtag_wrapper|seriel_to_parallel_reg:U_SR_V2|temp[0]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.743      ;
; 0.526 ; jtag_wrapper:U_jtag_wrapper|address_wrapper:U_ADDR_TOP|reg_gen:U_addrreg|output[7]                    ; jtag_wrapper:U_jtag_wrapper|address_wrapper:U_ADDR_TOP|d_logic:U_logic|addr_reg[7]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.743      ;
; 0.527 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.744      ;
; 0.527 ; jtag_wrapper:U_jtag_wrapper|seriel_to_parallel_reg:U_SR_V2|temp[1]                                    ; jtag_wrapper:U_jtag_wrapper|seriel_to_parallel_reg:U_SR_V2|output[1]                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.744      ;
; 0.528 ; jtag_wrapper:U_jtag_wrapper|seriel_to_parallel_reg:U_SR_V2|temp[5]                                    ; jtag_wrapper:U_jtag_wrapper|seriel_to_parallel_reg:U_SR_V2|output[5]                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.745      ;
; 0.528 ; jtag_wrapper:U_jtag_wrapper|address_wrapper:U_ADDR_TOP|reg_gen:U_addrreg|output[4]                    ; jtag_wrapper:U_jtag_wrapper|address_wrapper:U_ADDR_TOP|d_logic:U_logic|addr_reg[4]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.745      ;
; 0.529 ; jtag_wrapper:U_jtag_wrapper|seriel_to_parallel_reg:U_SR_V2|temp[5]                                    ; jtag_wrapper:U_jtag_wrapper|seriel_to_parallel_reg:U_SR_V2|temp[4]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.746      ;
; 0.529 ; jtag_wrapper:U_jtag_wrapper|seriel_to_parallel_reg:U_SR_V2|output[7]                                  ; jtag_wrapper:U_jtag_wrapper|reg_gen:\REG_GEN:2:REG_i|output[7]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.746      ;
; 0.533 ; jtag_wrapper:U_jtag_wrapper|seriel_to_parallel_reg:U_SR_V2|output[5]                                  ; jtag_wrapper:U_jtag_wrapper|reg_gen:\REG_GEN:2:REG_i|output[5]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.750      ;
; 0.534 ; jtag_wrapper:U_jtag_wrapper|seriel_to_parallel_reg:U_SR_V2|output[2]                                  ; jtag_wrapper:U_jtag_wrapper|reg_gen:\REG_GEN:2:REG_i|output[2]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.751      ;
; 0.555 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.772      ;
; 0.568 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.785      ;
; 0.572 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.789      ;
; 0.572 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.789      ;
; 0.573 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.790      ;
; 0.578 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.795      ;
; 0.586 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.803      ;
; 0.590 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                        ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|temp_reg[7]                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 1.352      ; 2.099      ;
; 0.590 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.807      ;
; 0.592 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.809      ;
+-------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                              ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                           ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.439 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.108      ; 1.684      ;
; 97.326 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -1.306     ; 1.383      ;
; 97.436 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -1.348     ; 1.231      ;
; 97.919 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.033      ;
; 97.919 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.033      ;
; 97.919 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.033      ;
; 97.919 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.033      ;
; 97.961 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.991      ;
; 97.961 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.991      ;
; 97.961 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.991      ;
; 97.961 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.991      ;
; 97.961 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.991      ;
; 97.961 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.991      ;
; 97.961 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.991      ;
; 97.961 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.991      ;
; 98.572 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.383      ;
; 98.661 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.294      ;
; 98.661 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.294      ;
; 98.661 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.294      ;
; 98.661 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.294      ;
; 98.661 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.294      ;
; 98.661 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.294      ;
; 98.661 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.294      ;
; 98.661 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.294      ;
; 98.661 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.294      ;
; 98.661 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.294      ;
; 98.920 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.094      ; 2.189      ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                               ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                           ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.553  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 1.307      ; 2.017      ;
; 0.927  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.144      ;
; 0.927  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.144      ;
; 0.927  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.144      ;
; 0.927  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.144      ;
; 0.927  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.144      ;
; 0.927  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.144      ;
; 0.927  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.144      ;
; 0.927  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.144      ;
; 0.927  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.144      ;
; 0.927  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.144      ;
; 1.038  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.255      ;
; 1.663  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.877      ;
; 1.663  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.877      ;
; 1.663  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.877      ;
; 1.663  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.877      ;
; 1.663  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.877      ;
; 1.663  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.877      ;
; 1.663  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.877      ;
; 1.663  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.877      ;
; 1.688  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.902      ;
; 1.688  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.902      ;
; 1.688  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.902      ;
; 1.688  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.902      ;
; 2.083  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -1.137     ; 1.103      ;
; 2.191  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -1.093     ; 1.255      ;
; 51.150 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                 ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.229      ; 1.536      ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                            ;
+--------+--------------+----------------+------------------+---------------------+------------+----------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                       ;
+--------+--------------+----------------+------------------+---------------------+------------+----------------------------------------------------------------------------------------------+
; 49.627 ; 49.843       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                            ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]  ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]  ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]  ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]  ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0] ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1] ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2] ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3] ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                  ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                    ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                    ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                    ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                    ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                    ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                    ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                    ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                    ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                    ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|address_wrapper:U_ADDR_TOP|d_logic:U_logic|addr_or_data          ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|address_wrapper:U_ADDR_TOP|d_logic:U_logic|addr_reg[0]           ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|address_wrapper:U_ADDR_TOP|d_logic:U_logic|addr_reg[1]           ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|address_wrapper:U_ADDR_TOP|d_logic:U_logic|addr_reg[2]           ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|address_wrapper:U_ADDR_TOP|d_logic:U_logic|addr_reg[3]           ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|address_wrapper:U_ADDR_TOP|d_logic:U_logic|addr_reg[4]           ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|address_wrapper:U_ADDR_TOP|d_logic:U_logic|addr_reg[5]           ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|address_wrapper:U_ADDR_TOP|d_logic:U_logic|addr_reg[6]           ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|address_wrapper:U_ADDR_TOP|d_logic:U_logic|addr_reg[7]           ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|address_wrapper:U_ADDR_TOP|d_logic:U_logic|sel_out_reg           ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|address_wrapper:U_ADDR_TOP|d_logic:U_logic|selectRegisters[0]    ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|address_wrapper:U_ADDR_TOP|d_logic:U_logic|selectRegisters[1]    ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|address_wrapper:U_ADDR_TOP|d_logic:U_logic|selectRegisters[2]    ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|address_wrapper:U_ADDR_TOP|d_logic:U_logic|temp[0]               ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|address_wrapper:U_ADDR_TOP|d_logic:U_logic|temp[1]               ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|address_wrapper:U_ADDR_TOP|d_logic:U_logic|temp[2]               ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|address_wrapper:U_ADDR_TOP|reg_gen:U_addrreg|output[0]           ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|address_wrapper:U_ADDR_TOP|reg_gen:U_addrreg|output[1]           ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|address_wrapper:U_ADDR_TOP|reg_gen:U_addrreg|output[2]           ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|address_wrapper:U_ADDR_TOP|reg_gen:U_addrreg|output[3]           ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|address_wrapper:U_ADDR_TOP|reg_gen:U_addrreg|output[4]           ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|address_wrapper:U_ADDR_TOP|reg_gen:U_addrreg|output[5]           ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|address_wrapper:U_ADDR_TOP|reg_gen:U_addrreg|output[6]           ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|address_wrapper:U_ADDR_TOP|reg_gen:U_addrreg|output[7]           ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|reg_gen:\REG_GEN:0:REG_i|output[0]                               ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|reg_gen:\REG_GEN:0:REG_i|output[1]                               ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|reg_gen:\REG_GEN:0:REG_i|output[2]                               ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|reg_gen:\REG_GEN:0:REG_i|output[3]                               ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|reg_gen:\REG_GEN:0:REG_i|output[4]                               ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|reg_gen:\REG_GEN:0:REG_i|output[5]                               ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|reg_gen:\REG_GEN:0:REG_i|output[6]                               ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|reg_gen:\REG_GEN:0:REG_i|output[7]                               ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|reg_gen:\REG_GEN:1:REG_i|output[0]                               ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|reg_gen:\REG_GEN:1:REG_i|output[1]                               ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|reg_gen:\REG_GEN:1:REG_i|output[2]                               ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|reg_gen:\REG_GEN:1:REG_i|output[3]                               ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|reg_gen:\REG_GEN:1:REG_i|output[4]                               ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|reg_gen:\REG_GEN:1:REG_i|output[5]                               ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|reg_gen:\REG_GEN:1:REG_i|output[6]                               ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|reg_gen:\REG_GEN:1:REG_i|output[7]                               ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|reg_gen:\REG_GEN:2:REG_i|output[0]                               ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|reg_gen:\REG_GEN:2:REG_i|output[1]                               ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|reg_gen:\REG_GEN:2:REG_i|output[2]                               ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|reg_gen:\REG_GEN:2:REG_i|output[3]                               ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|reg_gen:\REG_GEN:2:REG_i|output[4]                               ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|reg_gen:\REG_GEN:2:REG_i|output[5]                               ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|reg_gen:\REG_GEN:2:REG_i|output[6]                               ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|reg_gen:\REG_GEN:2:REG_i|output[7]                               ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|seriel_to_parallel_reg:U_SR_V2|output[0]                         ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|seriel_to_parallel_reg:U_SR_V2|output[1]                         ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|seriel_to_parallel_reg:U_SR_V2|output[2]                         ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|seriel_to_parallel_reg:U_SR_V2|output[3]                         ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|seriel_to_parallel_reg:U_SR_V2|output[4]                         ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|seriel_to_parallel_reg:U_SR_V2|output[5]                         ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|seriel_to_parallel_reg:U_SR_V2|output[6]                         ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|seriel_to_parallel_reg:U_SR_V2|output[7]                         ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|seriel_to_parallel_reg:U_SR_V2|temp[0]                           ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|seriel_to_parallel_reg:U_SR_V2|temp[1]                           ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|seriel_to_parallel_reg:U_SR_V2|temp[2]                           ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|seriel_to_parallel_reg:U_SR_V2|temp[3]                           ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|seriel_to_parallel_reg:U_SR_V2|temp[4]                           ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|seriel_to_parallel_reg:U_SR_V2|temp[5]                           ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|seriel_to_parallel_reg:U_SR_V2|temp[6]                           ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|seriel_to_parallel_reg:U_SR_V2|temp[7]                           ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|data_reg[0]                          ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|data_reg[1]                          ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|data_reg[2]                          ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|data_reg[3]                          ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|data_reg[4]                          ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|data_reg[5]                          ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|data_reg[6]                          ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|data_reg[7]                          ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|state.OUT_1                          ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|state.OUT_2                          ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|state.OUT_3                          ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|state.OUT_4                          ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|state.OUT_5                          ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|state.OUT_6                          ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|state.OUT_7                          ;
+--------+--------------+----------------+------------------+---------------------+------------+----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 3.745 ; 3.965 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 7.170 ; 7.295 ; Rise       ; altera_reserved_tck ;
; rst                 ; altera_reserved_tck ; 1.384 ; 1.825 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.421  ; 0.337  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -1.592 ; -1.696 ; Rise       ; altera_reserved_tck ;
; rst                 ; altera_reserved_tck ; -1.050 ; -1.480 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; led_hi_b[*]         ; altera_reserved_tck ; 12.130 ; 12.103 ; Rise       ; altera_reserved_tck ;
;  led_hi_b[0]        ; altera_reserved_tck ; 11.999 ; 12.103 ; Rise       ; altera_reserved_tck ;
;  led_hi_b[1]        ; altera_reserved_tck ; 11.905 ; 11.803 ; Rise       ; altera_reserved_tck ;
;  led_hi_b[2]        ; altera_reserved_tck ; 11.942 ; 11.806 ; Rise       ; altera_reserved_tck ;
;  led_hi_b[3]        ; altera_reserved_tck ; 11.778 ; 11.664 ; Rise       ; altera_reserved_tck ;
;  led_hi_b[4]        ; altera_reserved_tck ; 11.781 ; 11.755 ; Rise       ; altera_reserved_tck ;
;  led_hi_b[5]        ; altera_reserved_tck ; 12.130 ; 12.094 ; Rise       ; altera_reserved_tck ;
;  led_hi_b[6]        ; altera_reserved_tck ; 11.774 ; 11.652 ; Rise       ; altera_reserved_tck ;
; led_lo_b[*]         ; altera_reserved_tck ; 11.813 ; 11.881 ; Rise       ; altera_reserved_tck ;
;  led_lo_b[0]        ; altera_reserved_tck ; 11.813 ; 11.881 ; Rise       ; altera_reserved_tck ;
;  led_lo_b[1]        ; altera_reserved_tck ; 11.587 ; 11.473 ; Rise       ; altera_reserved_tck ;
;  led_lo_b[2]        ; altera_reserved_tck ; 11.485 ; 11.401 ; Rise       ; altera_reserved_tck ;
;  led_lo_b[3]        ; altera_reserved_tck ; 11.454 ; 11.423 ; Rise       ; altera_reserved_tck ;
;  led_lo_b[4]        ; altera_reserved_tck ; 11.513 ; 11.426 ; Rise       ; altera_reserved_tck ;
;  led_lo_b[5]        ; altera_reserved_tck ; 11.466 ; 11.399 ; Rise       ; altera_reserved_tck ;
;  led_lo_b[6]        ; altera_reserved_tck ; 11.673 ; 11.575 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tdo ; altera_reserved_tck ; 11.479 ; 12.707 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+-----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                 ;
+---------------------+---------------------+-------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+--------+------------+---------------------+
; led_hi_b[*]         ; altera_reserved_tck ; 9.118 ; 9.076  ; Rise       ; altera_reserved_tck ;
;  led_hi_b[0]        ; altera_reserved_tck ; 9.413 ; 9.434  ; Rise       ; altera_reserved_tck ;
;  led_hi_b[1]        ; altera_reserved_tck ; 9.276 ; 9.216  ; Rise       ; altera_reserved_tck ;
;  led_hi_b[2]        ; altera_reserved_tck ; 9.359 ; 9.218  ; Rise       ; altera_reserved_tck ;
;  led_hi_b[3]        ; altera_reserved_tck ; 9.172 ; 9.118  ; Rise       ; altera_reserved_tck ;
;  led_hi_b[4]        ; altera_reserved_tck ; 9.159 ; 9.151  ; Rise       ; altera_reserved_tck ;
;  led_hi_b[5]        ; altera_reserved_tck ; 9.500 ; 9.453  ; Rise       ; altera_reserved_tck ;
;  led_hi_b[6]        ; altera_reserved_tck ; 9.118 ; 9.076  ; Rise       ; altera_reserved_tck ;
; led_lo_b[*]         ; altera_reserved_tck ; 9.012 ; 8.966  ; Rise       ; altera_reserved_tck ;
;  led_lo_b[0]        ; altera_reserved_tck ; 9.361 ; 9.443  ; Rise       ; altera_reserved_tck ;
;  led_lo_b[1]        ; altera_reserved_tck ; 9.112 ; 9.045  ; Rise       ; altera_reserved_tck ;
;  led_lo_b[2]        ; altera_reserved_tck ; 9.108 ; 9.008  ; Rise       ; altera_reserved_tck ;
;  led_lo_b[3]        ; altera_reserved_tck ; 9.012 ; 8.966  ; Rise       ; altera_reserved_tck ;
;  led_lo_b[4]        ; altera_reserved_tck ; 9.030 ; 9.024  ; Rise       ; altera_reserved_tck ;
;  led_lo_b[5]        ; altera_reserved_tck ; 9.049 ; 8.995  ; Rise       ; altera_reserved_tck ;
;  led_lo_b[6]        ; altera_reserved_tck ; 9.221 ; 9.162  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tdo ; altera_reserved_tck ; 9.305 ; 10.534 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+-------+--------+------------+---------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                         ;
+------------+-----------------+---------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name          ; Note ;
+------------+-----------------+---------------------+------+
; 201.13 MHz ; 201.13 MHz      ; altera_reserved_tck ;      ;
+------------+-----------------+---------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------+
; Slow 1200mV 0C Model Setup Summary           ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 47.514 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 0C Model Hold Summary           ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.311 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 48.655 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.556 ; 0.000         ;
+---------------------+-------+---------------+


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+---------------------+--------+-------------------+
; Clock               ; Slack  ; End Point TNS     ;
+---------------------+--------+-------------------+
; altera_reserved_tck ; 49.579 ; 0.000             ;
+---------------------+--------+-------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                           ;
+--------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                             ; To Node                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.514 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.163      ; 2.664      ;
; 47.518 ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|temp_reg[0]                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.158      ; 2.655      ;
; 47.578 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.163      ; 2.600      ;
; 47.594 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.163      ; 2.584      ;
; 47.739 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.163      ; 2.439      ;
; 48.234 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.161      ; 1.942      ;
; 48.258 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.161      ; 1.918      ;
; 48.281 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.161      ; 1.895      ;
; 48.341 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.161      ; 1.835      ;
; 49.169 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.160      ; 1.006      ;
; 49.185 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 1.170      ; 2.000      ;
; 49.226 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 1.201      ; 1.990      ;
; 95.661 ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|state.OUT_6                                   ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|temp_reg[7]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.299      ;
; 95.694 ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|state.OUT_2                                   ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|temp_reg[7]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.266      ;
; 96.264 ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|state.OUT_1                                   ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|temp_reg[7]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.694      ;
; 96.543 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.417      ;
; 96.545 ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|data_reg[6]                                   ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|temp_reg[7]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.415      ;
; 96.559 ; jtag_wrapper:U_jtag_wrapper|address_wrapper:U_ADDR_TOP|reg_gen:U_addrreg|output[0]                    ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|temp_reg[7]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.402      ;
; 96.569 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -1.170     ; 2.276      ;
; 96.593 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.367      ;
; 96.603 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.357      ;
; 96.610 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.350      ;
; 96.643 ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|data_reg[7]                                   ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|temp_reg[7]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.317      ;
; 96.662 ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|data_reg[4]                                   ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|temp_reg[7]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.298      ;
; 96.699 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.259      ;
; 96.702 ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|data_reg[5]                                   ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|temp_reg[7]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.258      ;
; 96.737 ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|state.OUT_3                                   ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|temp_reg[7]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.223      ;
; 96.742 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.218      ;
; 96.764 ; jtag_wrapper:U_jtag_wrapper|address_wrapper:U_ADDR_TOP|reg_gen:U_addrreg|output[4]                    ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|temp_reg[7]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.193      ;
; 96.769 ; jtag_wrapper:U_jtag_wrapper|address_wrapper:U_ADDR_TOP|reg_gen:U_addrreg|output[7]                    ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|temp_reg[7]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.188      ;
; 96.778 ; jtag_wrapper:U_jtag_wrapper|address_wrapper:U_ADDR_TOP|reg_gen:U_addrreg|output[2]                    ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|temp_reg[7]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.179      ;
; 96.778 ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|state.OUT_4                                   ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|temp_reg[7]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.182      ;
; 96.786 ; jtag_wrapper:U_jtag_wrapper|address_wrapper:U_ADDR_TOP|reg_gen:U_addrreg|output[3]                    ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|temp_reg[7]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.171      ;
; 96.803 ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|state.OUT_2                                   ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|temp_reg[6]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.157      ;
; 96.803 ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|state.OUT_2                                   ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|temp_reg[5]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.157      ;
; 96.803 ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|state.OUT_2                                   ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|temp_reg[4]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.157      ;
; 96.803 ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|state.OUT_2                                   ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|temp_reg[3]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.157      ;
; 96.803 ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|state.OUT_2                                   ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|temp_reg[2]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.157      ;
; 96.803 ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|state.OUT_2                                   ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|temp_reg[1]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.157      ;
; 96.803 ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|state.OUT_2                                   ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|temp_reg[0]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.157      ;
; 96.823 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.135      ;
; 96.860 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.100      ;
; 96.866 ; jtag_wrapper:U_jtag_wrapper|reg_gen:\REG_GEN:0:REG_i|output[1]                                        ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|data_reg[7]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.094      ;
; 96.906 ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|state.OUT_5                                   ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|temp_reg[7]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.054      ;
; 96.915 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.045      ;
; 96.921 ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|data_reg[3]                                   ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|temp_reg[7]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.039      ;
; 96.931 ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|state.OUT_7                                   ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|temp_reg[7]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.029      ;
; 96.943 ; jtag_wrapper:U_jtag_wrapper|address_wrapper:U_ADDR_TOP|reg_gen:U_addrreg|output[6]                    ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|temp_reg[7]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.014      ;
; 96.945 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.015      ;
; 96.946 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.014      ;
; 96.953 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                     ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|temp_reg[7]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.956      ; 4.018      ;
; 96.956 ; jtag_wrapper:U_jtag_wrapper|address_wrapper:U_ADDR_TOP|reg_gen:U_addrreg|output[5]                    ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|temp_reg[7]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.001      ;
; 96.972 ; jtag_wrapper:U_jtag_wrapper|address_wrapper:U_ADDR_TOP|reg_gen:U_addrreg|output[1]                    ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|temp_reg[7]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.985      ;
; 96.984 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.976      ;
; 97.013 ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|data_reg[1]                                   ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|temp_reg[7]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.947      ;
; 97.040 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -1.143     ; 1.832      ;
; 97.083 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.877      ;
; 97.105 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.855      ;
; 97.106 ; jtag_wrapper:U_jtag_wrapper|reg_gen:\REG_GEN:0:REG_i|output[1]                                        ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|data_reg[6]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.854      ;
; 97.117 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.843      ;
; 97.137 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -1.173     ; 1.705      ;
; 97.141 ; jtag_wrapper:U_jtag_wrapper|reg_gen:\REG_GEN:0:REG_i|output[1]                                        ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|data_reg[5]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.819      ;
; 97.162 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.798      ;
; 97.162 ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|data_reg[2]                                   ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|temp_reg[7]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.798      ;
; 97.168 ; jtag_wrapper:U_jtag_wrapper|reg_gen:\REG_GEN:0:REG_i|output[4]                                        ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|data_reg[7]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.792      ;
; 97.182 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]      ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|temp_reg[7]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.987      ; 3.820      ;
; 97.184 ; jtag_wrapper:U_jtag_wrapper|reg_gen:\REG_GEN:1:REG_i|output[1]                                        ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|data_reg[7]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.776      ;
; 97.185 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.775      ;
; 97.189 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.771      ;
; 97.204 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.754      ;
; 97.208 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.752      ;
; 97.218 ; jtag_wrapper:U_jtag_wrapper|address_wrapper:U_ADDR_TOP|reg_gen:U_addrreg|output[0]                    ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|valid_reg                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.743      ;
; 97.227 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.733      ;
; 97.227 ; jtag_wrapper:U_jtag_wrapper|reg_gen:\REG_GEN:1:REG_i|output[0]                                        ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|data_reg[6]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.733      ;
; 97.229 ; jtag_wrapper:U_jtag_wrapper|reg_gen:\REG_GEN:0:REG_i|output[1]                                        ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|data_reg[4]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.731      ;
; 97.230 ; jtag_wrapper:U_jtag_wrapper|reg_gen:\REG_GEN:0:REG_i|output[0]                                        ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|data_reg[6]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.730      ;
; 97.234 ; jtag_wrapper:U_jtag_wrapper|reg_gen:\REG_GEN:1:REG_i|output[2]                                        ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|data_reg[7]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.726      ;
; 97.241 ; jtag_wrapper:U_jtag_wrapper|reg_gen:\REG_GEN:0:REG_i|output[1]                                        ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|data_reg[3]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.719      ;
; 97.245 ; jtag_wrapper:U_jtag_wrapper|reg_gen:\REG_GEN:0:REG_i|output[0]                                        ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|data_reg[7]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.715      ;
; 97.245 ; jtag_wrapper:U_jtag_wrapper|reg_gen:\REG_GEN:1:REG_i|output[0]                                        ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|data_reg[7]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.715      ;
; 97.266 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.983      ; 3.732      ;
; 97.271 ; jtag_wrapper:U_jtag_wrapper|reg_gen:\REG_GEN:0:REG_i|output[5]                                        ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|data_reg[7]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.689      ;
; 97.275 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.685      ;
; 97.275 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.685      ;
; 97.275 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.685      ;
; 97.275 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.685      ;
; 97.275 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.685      ;
; 97.280 ; jtag_wrapper:U_jtag_wrapper|reg_gen:\REG_GEN:0:REG_i|output[3]                                        ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|data_reg[7]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.680      ;
; 97.283 ; jtag_wrapper:U_jtag_wrapper|reg_gen:\REG_GEN:1:REG_i|output[3]                                        ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|data_reg[7]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.677      ;
; 97.288 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.671      ;
; 97.288 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.671      ;
; 97.288 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.671      ;
; 97.288 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.671      ;
; 97.299 ; jtag_wrapper:U_jtag_wrapper|reg_gen:\REG_GEN:0:REG_i|output[4]                                        ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|data_reg[6]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.661      ;
; 97.305 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -1.143     ; 1.567      ;
; 97.310 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.650      ;
; 97.321 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -1.172     ; 1.522      ;
; 97.324 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -1.170     ; 1.521      ;
; 97.326 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                        ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|temp_reg[7]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.987      ; 3.676      ;
; 97.327 ; jtag_wrapper:U_jtag_wrapper|reg_gen:\REG_GEN:1:REG_i|output[0]                                        ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|data_reg[4]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.633      ;
+--------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                           ;
+-------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                             ; To Node                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.311 ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|valid_reg                                     ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|valid_reg                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.319 ; jtag_wrapper:U_jtag_wrapper|address_wrapper:U_ADDR_TOP|d_logic:U_logic|addr_or_data                   ; jtag_wrapper:U_jtag_wrapper|address_wrapper:U_ADDR_TOP|d_logic:U_logic|addr_or_data                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.519      ;
; 0.320 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.519      ;
; 0.333 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.511      ;
; 0.333 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.511      ;
; 0.335 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.534      ;
; 0.336 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.535      ;
; 0.336 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.535      ;
; 0.337 ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|temp_reg[5]                                   ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|temp_reg[4]                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.537      ;
; 0.338 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|temp_reg[3]                                   ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|temp_reg[2]                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|temp_reg[1]                                   ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|temp_reg[0]                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.339 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; jtag_wrapper:U_jtag_wrapper|address_wrapper:U_ADDR_TOP|reg_gen:U_addrreg|output[5]                    ; jtag_wrapper:U_jtag_wrapper|address_wrapper:U_ADDR_TOP|d_logic:U_logic|addr_reg[5]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; jtag_wrapper:U_jtag_wrapper|address_wrapper:U_ADDR_TOP|d_logic:U_logic|selectRegisters[0]             ; jtag_wrapper:U_jtag_wrapper|address_wrapper:U_ADDR_TOP|d_logic:U_logic|temp[0]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; jtag_wrapper:U_jtag_wrapper|address_wrapper:U_ADDR_TOP|d_logic:U_logic|selectRegisters[1]             ; jtag_wrapper:U_jtag_wrapper|address_wrapper:U_ADDR_TOP|d_logic:U_logic|temp[1]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.340 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; jtag_wrapper:U_jtag_wrapper|seriel_to_parallel_reg:U_SR_V2|temp[0]                                    ; jtag_wrapper:U_jtag_wrapper|seriel_to_parallel_reg:U_SR_V2|output[0]                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|temp_reg[6]                                   ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|temp_reg[5]                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.540      ;
; 0.343 ; jtag_wrapper:U_jtag_wrapper|seriel_to_parallel_reg:U_SR_V2|temp[4]                                    ; jtag_wrapper:U_jtag_wrapper|seriel_to_parallel_reg:U_SR_V2|temp[3]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.542      ;
; 0.344 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.543      ;
; 0.344 ; jtag_wrapper:U_jtag_wrapper|address_wrapper:U_ADDR_TOP|reg_gen:U_addrreg|output[3]                    ; jtag_wrapper:U_jtag_wrapper|address_wrapper:U_ADDR_TOP|d_logic:U_logic|addr_reg[3]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.544      ;
; 0.344 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.543      ;
; 0.345 ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|state.OUT_5                                   ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|state.OUT_6                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.544      ;
; 0.345 ; jtag_wrapper:U_jtag_wrapper|seriel_to_parallel_reg:U_SR_V2|temp[6]                                    ; jtag_wrapper:U_jtag_wrapper|seriel_to_parallel_reg:U_SR_V2|temp[5]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.544      ;
; 0.345 ; jtag_wrapper:U_jtag_wrapper|seriel_to_parallel_reg:U_SR_V2|temp[6]                                    ; jtag_wrapper:U_jtag_wrapper|seriel_to_parallel_reg:U_SR_V2|output[6]                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.544      ;
; 0.345 ; jtag_wrapper:U_jtag_wrapper|address_wrapper:U_ADDR_TOP|reg_gen:U_addrreg|output[6]                    ; jtag_wrapper:U_jtag_wrapper|address_wrapper:U_ADDR_TOP|d_logic:U_logic|addr_reg[6]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.545      ;
; 0.345 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.544      ;
; 0.345 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.544      ;
; 0.345 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.544      ;
; 0.346 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.545      ;
; 0.346 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.545      ;
; 0.346 ; jtag_wrapper:U_jtag_wrapper|seriel_to_parallel_reg:U_SR_V2|temp[3]                                    ; jtag_wrapper:U_jtag_wrapper|seriel_to_parallel_reg:U_SR_V2|temp[2]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.545      ;
; 0.346 ; jtag_wrapper:U_jtag_wrapper|seriel_to_parallel_reg:U_SR_V2|temp[2]                                    ; jtag_wrapper:U_jtag_wrapper|seriel_to_parallel_reg:U_SR_V2|temp[1]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.545      ;
; 0.346 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.545      ;
; 0.346 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.545      ;
; 0.346 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.545      ;
; 0.346 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.545      ;
; 0.347 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.546      ;
; 0.347 ; jtag_wrapper:U_jtag_wrapper|seriel_to_parallel_reg:U_SR_V2|temp[7]                                    ; jtag_wrapper:U_jtag_wrapper|seriel_to_parallel_reg:U_SR_V2|temp[6]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.546      ;
; 0.347 ; jtag_wrapper:U_jtag_wrapper|seriel_to_parallel_reg:U_SR_V2|temp[4]                                    ; jtag_wrapper:U_jtag_wrapper|seriel_to_parallel_reg:U_SR_V2|output[4]                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.546      ;
; 0.347 ; jtag_wrapper:U_jtag_wrapper|seriel_to_parallel_reg:U_SR_V2|temp[3]                                    ; jtag_wrapper:U_jtag_wrapper|seriel_to_parallel_reg:U_SR_V2|output[3]                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.546      ;
; 0.347 ; jtag_wrapper:U_jtag_wrapper|seriel_to_parallel_reg:U_SR_V2|temp[2]                                    ; jtag_wrapper:U_jtag_wrapper|seriel_to_parallel_reg:U_SR_V2|output[2]                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.546      ;
; 0.348 ; jtag_wrapper:U_jtag_wrapper|seriel_to_parallel_reg:U_SR_V2|temp[7]                                    ; jtag_wrapper:U_jtag_wrapper|seriel_to_parallel_reg:U_SR_V2|output[7]                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.547      ;
; 0.349 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.548      ;
; 0.349 ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|temp_reg[7]                                   ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|temp_reg[6]                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.549      ;
; 0.353 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.552      ;
; 0.357 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.556      ;
; 0.367 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.566      ;
; 0.387 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.586      ;
; 0.390 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.589      ;
; 0.438 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.637      ;
; 0.439 ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|state.START                                   ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|state.OUT_1                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.638      ;
; 0.464 ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|temp_reg[2]                                   ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|temp_reg[1]                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.664      ;
; 0.465 ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|temp_reg[4]                                   ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|temp_reg[3]                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.665      ;
; 0.466 ; jtag_wrapper:U_jtag_wrapper|address_wrapper:U_ADDR_TOP|reg_gen:U_addrreg|output[1]                    ; jtag_wrapper:U_jtag_wrapper|address_wrapper:U_ADDR_TOP|d_logic:U_logic|addr_reg[1]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.666      ;
; 0.466 ; jtag_wrapper:U_jtag_wrapper|address_wrapper:U_ADDR_TOP|d_logic:U_logic|selectRegisters[2]             ; jtag_wrapper:U_jtag_wrapper|address_wrapper:U_ADDR_TOP|d_logic:U_logic|temp[2]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.665      ;
; 0.467 ; jtag_wrapper:U_jtag_wrapper|seriel_to_parallel_reg:U_SR_V2|output[1]                                  ; jtag_wrapper:U_jtag_wrapper|reg_gen:\REG_GEN:2:REG_i|output[1]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.667      ;
; 0.467 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.666      ;
; 0.467 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.666      ;
; 0.467 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.666      ;
; 0.468 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.667      ;
; 0.470 ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|state.OUT_3                                   ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|state.OUT_4                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.669      ;
; 0.470 ; jtag_wrapper:U_jtag_wrapper|address_wrapper:U_ADDR_TOP|reg_gen:U_addrreg|output[7]                    ; jtag_wrapper:U_jtag_wrapper|address_wrapper:U_ADDR_TOP|d_logic:U_logic|addr_reg[7]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.670      ;
; 0.470 ; jtag_wrapper:U_jtag_wrapper|address_wrapper:U_ADDR_TOP|reg_gen:U_addrreg|output[2]                    ; jtag_wrapper:U_jtag_wrapper|address_wrapper:U_ADDR_TOP|d_logic:U_logic|addr_reg[2]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.670      ;
; 0.470 ; jtag_wrapper:U_jtag_wrapper|seriel_to_parallel_reg:U_SR_V2|output[3]                                  ; jtag_wrapper:U_jtag_wrapper|reg_gen:\REG_GEN:2:REG_i|output[3]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.670      ;
; 0.471 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.670      ;
; 0.471 ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|state.OUT_4                                   ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|state.OUT_5                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.670      ;
; 0.472 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.671      ;
; 0.472 ; jtag_wrapper:U_jtag_wrapper|seriel_to_parallel_reg:U_SR_V2|temp[1]                                    ; jtag_wrapper:U_jtag_wrapper|seriel_to_parallel_reg:U_SR_V2|output[1]                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.671      ;
; 0.472 ; jtag_wrapper:U_jtag_wrapper|seriel_to_parallel_reg:U_SR_V2|temp[1]                                    ; jtag_wrapper:U_jtag_wrapper|seriel_to_parallel_reg:U_SR_V2|temp[0]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.671      ;
; 0.473 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.672      ;
; 0.473 ; jtag_wrapper:U_jtag_wrapper|seriel_to_parallel_reg:U_SR_V2|temp[5]                                    ; jtag_wrapper:U_jtag_wrapper|seriel_to_parallel_reg:U_SR_V2|output[5]                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.672      ;
; 0.474 ; jtag_wrapper:U_jtag_wrapper|seriel_to_parallel_reg:U_SR_V2|temp[5]                                    ; jtag_wrapper:U_jtag_wrapper|seriel_to_parallel_reg:U_SR_V2|temp[4]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.673      ;
; 0.474 ; jtag_wrapper:U_jtag_wrapper|seriel_to_parallel_reg:U_SR_V2|output[0]                                  ; jtag_wrapper:U_jtag_wrapper|address_wrapper:U_ADDR_TOP|reg_gen:U_addrreg|output[0]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.674      ;
; 0.474 ; jtag_wrapper:U_jtag_wrapper|seriel_to_parallel_reg:U_SR_V2|output[0]                                  ; jtag_wrapper:U_jtag_wrapper|reg_gen:\REG_GEN:2:REG_i|output[0]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.674      ;
; 0.474 ; jtag_wrapper:U_jtag_wrapper|address_wrapper:U_ADDR_TOP|reg_gen:U_addrreg|output[4]                    ; jtag_wrapper:U_jtag_wrapper|address_wrapper:U_ADDR_TOP|d_logic:U_logic|addr_reg[4]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.674      ;
; 0.483 ; jtag_wrapper:U_jtag_wrapper|seriel_to_parallel_reg:U_SR_V2|output[7]                                  ; jtag_wrapper:U_jtag_wrapper|reg_gen:\REG_GEN:2:REG_i|output[7]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.683      ;
; 0.485 ; jtag_wrapper:U_jtag_wrapper|seriel_to_parallel_reg:U_SR_V2|output[5]                                  ; jtag_wrapper:U_jtag_wrapper|reg_gen:\REG_GEN:2:REG_i|output[5]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.685      ;
; 0.487 ; jtag_wrapper:U_jtag_wrapper|seriel_to_parallel_reg:U_SR_V2|output[2]                                  ; jtag_wrapper:U_jtag_wrapper|reg_gen:\REG_GEN:2:REG_i|output[2]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.687      ;
; 0.497 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.696      ;
; 0.510 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.709      ;
; 0.512 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.711      ;
; 0.513 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.712      ;
; 0.517 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.716      ;
; 0.518 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.717      ;
; 0.519 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.718      ;
; 0.527 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.726      ;
; 0.528 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.727      ;
; 0.531 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.730      ;
+-------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                               ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                           ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.655 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.161      ; 1.521      ;
; 97.641 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -1.142     ; 1.232      ;
; 97.738 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -1.172     ; 1.105      ;
; 98.143 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.815      ;
; 98.143 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.815      ;
; 98.143 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.815      ;
; 98.143 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.815      ;
; 98.176 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.782      ;
; 98.176 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.782      ;
; 98.176 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.782      ;
; 98.176 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.782      ;
; 98.176 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.782      ;
; 98.176 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.782      ;
; 98.176 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.782      ;
; 98.176 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.782      ;
; 98.728 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.232      ;
; 98.808 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.152      ;
; 98.808 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.152      ;
; 98.808 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.152      ;
; 98.808 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.152      ;
; 98.808 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.152      ;
; 98.808 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.152      ;
; 98.808 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.152      ;
; 98.808 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.152      ;
; 98.808 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.152      ;
; 98.808 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.152      ;
; 99.014 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.955      ; 1.956      ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                           ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.556  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 1.143      ; 1.843      ;
; 0.834  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.033      ;
; 0.834  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.033      ;
; 0.834  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.033      ;
; 0.834  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.033      ;
; 0.834  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.033      ;
; 0.834  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.033      ;
; 0.834  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.033      ;
; 0.834  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.033      ;
; 0.834  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.033      ;
; 0.834  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.033      ;
; 0.946  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.145      ;
; 1.507  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.704      ;
; 1.507  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.704      ;
; 1.507  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.704      ;
; 1.507  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.704      ;
; 1.507  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.704      ;
; 1.507  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.704      ;
; 1.507  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.704      ;
; 1.507  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.704      ;
; 1.539  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.736      ;
; 1.539  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.736      ;
; 1.539  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.736      ;
; 1.539  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.736      ;
; 1.830  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.985     ; 0.989      ;
; 1.955  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.954     ; 1.145      ;
; 50.983 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                 ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.274      ; 1.401      ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                   ;
+--------+--------------+----------------+------------------+---------------------+------------+----------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                             ;
+--------+--------------+----------------+------------------+---------------------+------------+----------------------------------------------------------------------------------------------------+
; 49.579 ; 49.795       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                  ;
; 49.616 ; 49.800       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|address_wrapper:U_ADDR_TOP|d_logic:U_logic|sel_out_reg                 ;
; 49.616 ; 49.800       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|address_wrapper:U_ADDR_TOP|d_logic:U_logic|selectRegisters[0]          ;
; 49.616 ; 49.800       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|address_wrapper:U_ADDR_TOP|d_logic:U_logic|selectRegisters[1]          ;
; 49.616 ; 49.800       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|address_wrapper:U_ADDR_TOP|d_logic:U_logic|selectRegisters[2]          ;
; 49.616 ; 49.800       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|address_wrapper:U_ADDR_TOP|d_logic:U_logic|temp[0]                     ;
; 49.616 ; 49.800       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|address_wrapper:U_ADDR_TOP|d_logic:U_logic|temp[1]                     ;
; 49.616 ; 49.800       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|address_wrapper:U_ADDR_TOP|d_logic:U_logic|temp[2]                     ;
; 49.616 ; 49.800       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|reg_gen:\REG_GEN:0:REG_i|output[0]                                     ;
; 49.616 ; 49.800       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|reg_gen:\REG_GEN:0:REG_i|output[1]                                     ;
; 49.616 ; 49.800       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|reg_gen:\REG_GEN:0:REG_i|output[2]                                     ;
; 49.616 ; 49.800       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|reg_gen:\REG_GEN:0:REG_i|output[3]                                     ;
; 49.616 ; 49.800       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|reg_gen:\REG_GEN:0:REG_i|output[4]                                     ;
; 49.616 ; 49.800       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|reg_gen:\REG_GEN:0:REG_i|output[5]                                     ;
; 49.616 ; 49.800       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|reg_gen:\REG_GEN:0:REG_i|output[6]                                     ;
; 49.616 ; 49.800       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|reg_gen:\REG_GEN:0:REG_i|output[7]                                     ;
; 49.616 ; 49.800       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|reg_gen:\REG_GEN:1:REG_i|output[0]                                     ;
; 49.616 ; 49.800       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|reg_gen:\REG_GEN:1:REG_i|output[1]                                     ;
; 49.616 ; 49.800       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|reg_gen:\REG_GEN:1:REG_i|output[2]                                     ;
; 49.616 ; 49.800       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|reg_gen:\REG_GEN:1:REG_i|output[3]                                     ;
; 49.616 ; 49.800       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|reg_gen:\REG_GEN:1:REG_i|output[4]                                     ;
; 49.616 ; 49.800       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|reg_gen:\REG_GEN:1:REG_i|output[5]                                     ;
; 49.616 ; 49.800       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|reg_gen:\REG_GEN:1:REG_i|output[6]                                     ;
; 49.616 ; 49.800       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|reg_gen:\REG_GEN:1:REG_i|output[7]                                     ;
; 49.616 ; 49.800       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|data_reg[0]                                ;
; 49.616 ; 49.800       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|data_reg[1]                                ;
; 49.616 ; 49.800       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|data_reg[2]                                ;
; 49.616 ; 49.800       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|data_reg[3]                                ;
; 49.616 ; 49.800       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|data_reg[4]                                ;
; 49.616 ; 49.800       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|data_reg[5]                                ;
; 49.616 ; 49.800       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|data_reg[6]                                ;
; 49.616 ; 49.800       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|data_reg[7]                                ;
; 49.616 ; 49.800       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|state.OUT_1                                ;
; 49.616 ; 49.800       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|state.OUT_2                                ;
; 49.616 ; 49.800       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|state.OUT_3                                ;
; 49.616 ; 49.800       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|state.OUT_4                                ;
; 49.616 ; 49.800       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|state.OUT_5                                ;
; 49.616 ; 49.800       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|state.OUT_6                                ;
; 49.616 ; 49.800       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|state.OUT_7                                ;
; 49.616 ; 49.800       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|state.START                                ;
; 49.617 ; 49.801       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|address_wrapper:U_ADDR_TOP|d_logic:U_logic|addr_or_data                ;
; 49.617 ; 49.801       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|address_wrapper:U_ADDR_TOP|d_logic:U_logic|addr_reg[0]                 ;
; 49.617 ; 49.801       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|address_wrapper:U_ADDR_TOP|d_logic:U_logic|addr_reg[1]                 ;
; 49.617 ; 49.801       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|address_wrapper:U_ADDR_TOP|d_logic:U_logic|addr_reg[2]                 ;
; 49.617 ; 49.801       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|address_wrapper:U_ADDR_TOP|d_logic:U_logic|addr_reg[3]                 ;
; 49.617 ; 49.801       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|address_wrapper:U_ADDR_TOP|d_logic:U_logic|addr_reg[4]                 ;
; 49.617 ; 49.801       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|address_wrapper:U_ADDR_TOP|d_logic:U_logic|addr_reg[5]                 ;
; 49.617 ; 49.801       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|address_wrapper:U_ADDR_TOP|d_logic:U_logic|addr_reg[6]                 ;
; 49.617 ; 49.801       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|address_wrapper:U_ADDR_TOP|d_logic:U_logic|addr_reg[7]                 ;
; 49.617 ; 49.801       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|address_wrapper:U_ADDR_TOP|reg_gen:U_addrreg|output[0]                 ;
; 49.617 ; 49.801       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|address_wrapper:U_ADDR_TOP|reg_gen:U_addrreg|output[1]                 ;
; 49.617 ; 49.801       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|address_wrapper:U_ADDR_TOP|reg_gen:U_addrreg|output[2]                 ;
; 49.617 ; 49.801       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|address_wrapper:U_ADDR_TOP|reg_gen:U_addrreg|output[3]                 ;
; 49.617 ; 49.801       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|address_wrapper:U_ADDR_TOP|reg_gen:U_addrreg|output[4]                 ;
; 49.617 ; 49.801       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|address_wrapper:U_ADDR_TOP|reg_gen:U_addrreg|output[5]                 ;
; 49.617 ; 49.801       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|address_wrapper:U_ADDR_TOP|reg_gen:U_addrreg|output[6]                 ;
; 49.617 ; 49.801       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|address_wrapper:U_ADDR_TOP|reg_gen:U_addrreg|output[7]                 ;
; 49.617 ; 49.801       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|reg_gen:\REG_GEN:2:REG_i|output[0]                                     ;
; 49.617 ; 49.801       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|reg_gen:\REG_GEN:2:REG_i|output[1]                                     ;
; 49.617 ; 49.801       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|reg_gen:\REG_GEN:2:REG_i|output[2]                                     ;
; 49.617 ; 49.801       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|reg_gen:\REG_GEN:2:REG_i|output[3]                                     ;
; 49.617 ; 49.801       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|reg_gen:\REG_GEN:2:REG_i|output[4]                                     ;
; 49.617 ; 49.801       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|reg_gen:\REG_GEN:2:REG_i|output[5]                                     ;
; 49.617 ; 49.801       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|reg_gen:\REG_GEN:2:REG_i|output[6]                                     ;
; 49.617 ; 49.801       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|reg_gen:\REG_GEN:2:REG_i|output[7]                                     ;
; 49.617 ; 49.801       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|seriel_to_parallel_reg:U_SR_V2|output[0]                               ;
; 49.617 ; 49.801       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|seriel_to_parallel_reg:U_SR_V2|output[1]                               ;
; 49.617 ; 49.801       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|seriel_to_parallel_reg:U_SR_V2|output[2]                               ;
; 49.617 ; 49.801       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|seriel_to_parallel_reg:U_SR_V2|output[3]                               ;
; 49.617 ; 49.801       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|seriel_to_parallel_reg:U_SR_V2|output[4]                               ;
; 49.617 ; 49.801       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|seriel_to_parallel_reg:U_SR_V2|output[5]                               ;
; 49.617 ; 49.801       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|seriel_to_parallel_reg:U_SR_V2|output[6]                               ;
; 49.617 ; 49.801       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|seriel_to_parallel_reg:U_SR_V2|output[7]                               ;
; 49.617 ; 49.801       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|seriel_to_parallel_reg:U_SR_V2|temp[0]                                 ;
; 49.617 ; 49.801       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|seriel_to_parallel_reg:U_SR_V2|temp[1]                                 ;
; 49.617 ; 49.801       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|seriel_to_parallel_reg:U_SR_V2|temp[2]                                 ;
; 49.617 ; 49.801       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|seriel_to_parallel_reg:U_SR_V2|temp[3]                                 ;
; 49.617 ; 49.801       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|seriel_to_parallel_reg:U_SR_V2|temp[4]                                 ;
; 49.617 ; 49.801       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|seriel_to_parallel_reg:U_SR_V2|temp[5]                                 ;
; 49.617 ; 49.801       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|seriel_to_parallel_reg:U_SR_V2|temp[6]                                 ;
; 49.617 ; 49.801       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|seriel_to_parallel_reg:U_SR_V2|temp[7]                                 ;
; 49.617 ; 49.801       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|temp_reg[0]                                ;
; 49.617 ; 49.801       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|temp_reg[1]                                ;
; 49.617 ; 49.801       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|temp_reg[2]                                ;
; 49.617 ; 49.801       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|temp_reg[3]                                ;
; 49.617 ; 49.801       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|temp_reg[4]                                ;
; 49.617 ; 49.801       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|temp_reg[5]                                ;
; 49.617 ; 49.801       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|temp_reg[6]                                ;
; 49.617 ; 49.801       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|temp_reg[7]                                ;
; 49.617 ; 49.801       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|valid_reg                                  ;
; 49.617 ; 49.801       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ;
; 49.617 ; 49.801       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ;
; 49.617 ; 49.801       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ;
; 49.618 ; 49.802       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                      ;
; 49.618 ; 49.802       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                      ;
; 49.618 ; 49.802       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                        ;
; 49.618 ; 49.802       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                          ;
; 49.619 ; 49.803       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]        ;
; 49.619 ; 49.803       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]        ;
; 49.619 ; 49.803       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]        ;
+--------+--------------+----------------+------------------+---------------------+------------+----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 3.625 ; 3.857 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 7.038 ; 7.181 ; Rise       ; altera_reserved_tck ;
; rst                 ; altera_reserved_tck ; 1.188 ; 1.556 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.265  ; 0.116  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -1.787 ; -1.920 ; Rise       ; altera_reserved_tck ;
; rst                 ; altera_reserved_tck ; -0.895 ; -1.254 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; led_hi_b[*]         ; altera_reserved_tck ; 11.115 ; 11.078 ; Rise       ; altera_reserved_tck ;
;  led_hi_b[0]        ; altera_reserved_tck ; 10.973 ; 11.078 ; Rise       ; altera_reserved_tck ;
;  led_hi_b[1]        ; altera_reserved_tck ; 10.899 ; 10.807 ; Rise       ; altera_reserved_tck ;
;  led_hi_b[2]        ; altera_reserved_tck ; 10.933 ; 10.837 ; Rise       ; altera_reserved_tck ;
;  led_hi_b[3]        ; altera_reserved_tck ; 10.783 ; 10.705 ; Rise       ; altera_reserved_tck ;
;  led_hi_b[4]        ; altera_reserved_tck ; 10.786 ; 10.736 ; Rise       ; altera_reserved_tck ;
;  led_hi_b[5]        ; altera_reserved_tck ; 11.115 ; 11.035 ; Rise       ; altera_reserved_tck ;
;  led_hi_b[6]        ; altera_reserved_tck ; 10.774 ; 10.702 ; Rise       ; altera_reserved_tck ;
; led_lo_b[*]         ; altera_reserved_tck ; 10.842 ; 10.956 ; Rise       ; altera_reserved_tck ;
;  led_lo_b[0]        ; altera_reserved_tck ; 10.842 ; 10.956 ; Rise       ; altera_reserved_tck ;
;  led_lo_b[1]        ; altera_reserved_tck ; 10.632 ; 10.572 ; Rise       ; altera_reserved_tck ;
;  led_lo_b[2]        ; altera_reserved_tck ; 10.545 ; 10.515 ; Rise       ; altera_reserved_tck ;
;  led_lo_b[3]        ; altera_reserved_tck ; 10.548 ; 10.489 ; Rise       ; altera_reserved_tck ;
;  led_lo_b[4]        ; altera_reserved_tck ; 10.565 ; 10.526 ; Rise       ; altera_reserved_tck ;
;  led_lo_b[5]        ; altera_reserved_tck ; 10.580 ; 10.487 ; Rise       ; altera_reserved_tck ;
;  led_lo_b[6]        ; altera_reserved_tck ; 10.716 ; 10.653 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tdo ; altera_reserved_tck ; 11.052 ; 12.235 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+-----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                 ;
+---------------------+---------------------+-------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+--------+------------+---------------------+
; led_hi_b[*]         ; altera_reserved_tck ; 8.505 ; 8.434  ; Rise       ; altera_reserved_tck ;
;  led_hi_b[0]        ; altera_reserved_tck ; 8.696 ; 8.797  ; Rise       ; altera_reserved_tck ;
;  led_hi_b[1]        ; altera_reserved_tck ; 8.654 ; 8.568  ; Rise       ; altera_reserved_tck ;
;  led_hi_b[2]        ; altera_reserved_tck ; 8.681 ; 8.569  ; Rise       ; altera_reserved_tck ;
;  led_hi_b[3]        ; altera_reserved_tck ; 8.540 ; 8.443  ; Rise       ; altera_reserved_tck ;
;  led_hi_b[4]        ; altera_reserved_tck ; 8.547 ; 8.497  ; Rise       ; altera_reserved_tck ;
;  led_hi_b[5]        ; altera_reserved_tck ; 8.861 ; 8.758  ; Rise       ; altera_reserved_tck ;
;  led_hi_b[6]        ; altera_reserved_tck ; 8.505 ; 8.434  ; Rise       ; altera_reserved_tck ;
; led_lo_b[*]         ; altera_reserved_tck ; 8.396 ; 8.340  ; Rise       ; altera_reserved_tck ;
;  led_lo_b[0]        ; altera_reserved_tck ; 8.689 ; 8.799  ; Rise       ; altera_reserved_tck ;
;  led_lo_b[1]        ; altera_reserved_tck ; 8.493 ; 8.402  ; Rise       ; altera_reserved_tck ;
;  led_lo_b[2]        ; altera_reserved_tck ; 8.478 ; 8.380  ; Rise       ; altera_reserved_tck ;
;  led_lo_b[3]        ; altera_reserved_tck ; 8.396 ; 8.340  ; Rise       ; altera_reserved_tck ;
;  led_lo_b[4]        ; altera_reserved_tck ; 8.414 ; 8.380  ; Rise       ; altera_reserved_tck ;
;  led_lo_b[5]        ; altera_reserved_tck ; 8.435 ; 8.386  ; Rise       ; altera_reserved_tck ;
;  led_lo_b[6]        ; altera_reserved_tck ; 8.590 ; 8.508  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tdo ; altera_reserved_tck ; 8.898 ; 10.083 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+-------+--------+------------+---------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------+
; Fast 1200mV 0C Model Setup Summary           ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 48.580 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1200mV 0C Model Hold Summary           ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.187 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 49.303 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.227 ; 0.000         ;
+---------------------+-------+---------------+


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+---------------------+--------+-------------------+
; Clock               ; Slack  ; End Point TNS     ;
+---------------------+--------+-------------------+
; altera_reserved_tck ; 49.479 ; 0.000             ;
+---------------------+--------+-------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                           ;
+--------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                             ; To Node                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.580 ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|temp_reg[0]                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.267      ; 1.694      ;
; 48.586 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.274      ; 1.695      ;
; 48.621 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.274      ; 1.660      ;
; 48.625 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.274      ; 1.656      ;
; 48.749 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.274      ; 1.532      ;
; 49.057 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.272      ; 1.222      ;
; 49.059 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.272      ; 1.220      ;
; 49.084 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.272      ; 1.195      ;
; 49.127 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.272      ; 1.152      ;
; 49.653 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.271      ; 0.625      ;
; 49.684 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.973      ; 1.296      ;
; 49.735 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.993      ; 1.265      ;
; 97.218 ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|state.OUT_6                                   ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|temp_reg[7]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.754      ;
; 97.277 ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|state.OUT_2                                   ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|temp_reg[7]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.695      ;
; 97.616 ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|state.OUT_1                                   ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|temp_reg[7]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.354      ;
; 97.745 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.808     ; 1.454      ;
; 97.816 ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|data_reg[6]                                   ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|temp_reg[7]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.156      ;
; 97.819 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.153      ;
; 97.833 ; jtag_wrapper:U_jtag_wrapper|address_wrapper:U_ADDR_TOP|reg_gen:U_addrreg|output[0]                    ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|temp_reg[7]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.141      ;
; 97.847 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.125      ;
; 97.856 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.114      ;
; 97.861 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.111      ;
; 97.885 ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|data_reg[7]                                   ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|temp_reg[7]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.087      ;
; 97.901 ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|data_reg[4]                                   ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|temp_reg[7]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.071      ;
; 97.920 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.052      ;
; 97.921 ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|data_reg[5]                                   ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|temp_reg[7]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.051      ;
; 97.938 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.032      ;
; 97.949 ; jtag_wrapper:U_jtag_wrapper|address_wrapper:U_ADDR_TOP|reg_gen:U_addrreg|output[4]                    ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|temp_reg[7]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.021      ;
; 97.949 ; jtag_wrapper:U_jtag_wrapper|address_wrapper:U_ADDR_TOP|reg_gen:U_addrreg|output[7]                    ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|temp_reg[7]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.021      ;
; 97.956 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.016      ;
; 97.959 ; jtag_wrapper:U_jtag_wrapper|address_wrapper:U_ADDR_TOP|reg_gen:U_addrreg|output[2]                    ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|temp_reg[7]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.011      ;
; 97.963 ; jtag_wrapper:U_jtag_wrapper|address_wrapper:U_ADDR_TOP|reg_gen:U_addrreg|output[3]                    ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|temp_reg[7]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.007      ;
; 97.971 ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|state.OUT_3                                   ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|temp_reg[7]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.001      ;
; 97.981 ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|state.OUT_4                                   ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|temp_reg[7]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.991      ;
; 97.992 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.980      ;
; 98.003 ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|state.OUT_2                                   ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|temp_reg[6]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.969      ;
; 98.003 ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|state.OUT_2                                   ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|temp_reg[5]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.969      ;
; 98.003 ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|state.OUT_2                                   ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|temp_reg[4]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.969      ;
; 98.003 ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|state.OUT_2                                   ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|temp_reg[3]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.969      ;
; 98.003 ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|state.OUT_2                                   ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|temp_reg[2]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.969      ;
; 98.003 ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|state.OUT_2                                   ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|temp_reg[1]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.969      ;
; 98.003 ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|state.OUT_2                                   ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|temp_reg[0]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.969      ;
; 98.055 ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|state.OUT_5                                   ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|temp_reg[7]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.917      ;
; 98.060 ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|data_reg[3]                                   ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|temp_reg[7]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.912      ;
; 98.062 ; jtag_wrapper:U_jtag_wrapper|reg_gen:\REG_GEN:0:REG_i|output[1]                                        ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|data_reg[7]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.910      ;
; 98.062 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.910      ;
; 98.063 ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|state.OUT_7                                   ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|temp_reg[7]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.909      ;
; 98.068 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.792     ; 1.147      ;
; 98.088 ; jtag_wrapper:U_jtag_wrapper|address_wrapper:U_ADDR_TOP|reg_gen:U_addrreg|output[6]                    ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|temp_reg[7]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.882      ;
; 98.112 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.811     ; 1.084      ;
; 98.115 ; jtag_wrapper:U_jtag_wrapper|address_wrapper:U_ADDR_TOP|reg_gen:U_addrreg|output[5]                    ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|temp_reg[7]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.855      ;
; 98.124 ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|data_reg[1]                                   ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|temp_reg[7]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.848      ;
; 98.127 ; jtag_wrapper:U_jtag_wrapper|address_wrapper:U_ADDR_TOP|reg_gen:U_addrreg|output[1]                    ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|temp_reg[7]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.843      ;
; 98.137 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                     ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|temp_reg[7]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.666      ; 2.536      ;
; 98.141 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.831      ;
; 98.142 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.830      ;
; 98.142 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.830      ;
; 98.145 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.827      ;
; 98.151 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.821      ;
; 98.154 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.816      ;
; 98.158 ; jtag_wrapper:U_jtag_wrapper|reg_gen:\REG_GEN:0:REG_i|output[1]                                        ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|data_reg[6]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.814      ;
; 98.172 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.800      ;
; 98.178 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.794      ;
; 98.180 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.792      ;
; 98.193 ; jtag_wrapper:U_jtag_wrapper|address_wrapper:U_ADDR_TOP|reg_gen:U_addrreg|output[0]                    ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|valid_reg                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.781      ;
; 98.214 ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|data_reg[2]                                   ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|temp_reg[7]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.758      ;
; 98.217 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.755      ;
; 98.231 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.742      ;
; 98.232 ; jtag_wrapper:U_jtag_wrapper|reg_gen:\REG_GEN:0:REG_i|output[1]                                        ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|data_reg[5]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.740      ;
; 98.234 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.738      ;
; 98.235 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.792     ; 0.980      ;
; 98.242 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.730      ;
; 98.243 ; jtag_wrapper:U_jtag_wrapper|reg_gen:\REG_GEN:0:REG_i|output[1]                                        ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|data_reg[4]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.729      ;
; 98.246 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.808     ; 0.953      ;
; 98.247 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.810     ; 0.950      ;
; 98.249 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.680      ; 2.438      ;
; 98.255 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]      ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|temp_reg[7]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.686      ; 2.438      ;
; 98.255 ; jtag_wrapper:U_jtag_wrapper|reg_gen:\REG_GEN:0:REG_i|output[0]                                        ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|data_reg[7]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.717      ;
; 98.255 ; jtag_wrapper:U_jtag_wrapper|reg_gen:\REG_GEN:1:REG_i|output[0]                                        ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|data_reg[7]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.717      ;
; 98.259 ; jtag_wrapper:U_jtag_wrapper|reg_gen:\REG_GEN:0:REG_i|output[0]                                        ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|data_reg[6]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.713      ;
; 98.259 ; jtag_wrapper:U_jtag_wrapper|reg_gen:\REG_GEN:1:REG_i|output[0]                                        ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|data_reg[6]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.713      ;
; 98.267 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.705      ;
; 98.267 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.705      ;
; 98.267 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.705      ;
; 98.267 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.705      ;
; 98.267 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.705      ;
; 98.267 ; jtag_wrapper:U_jtag_wrapper|reg_gen:\REG_GEN:0:REG_i|output[4]                                        ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|data_reg[7]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.705      ;
; 98.274 ; jtag_wrapper:U_jtag_wrapper|reg_gen:\REG_GEN:1:REG_i|output[1]                                        ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|data_reg[7]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.698      ;
; 98.278 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.694      ;
; 98.300 ; jtag_wrapper:U_jtag_wrapper|reg_gen:\REG_GEN:0:REG_i|output[1]                                        ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|data_reg[3]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.672      ;
; 98.304 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.667      ;
; 98.304 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.667      ;
; 98.304 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.667      ;
; 98.304 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.667      ;
; 98.309 ; jtag_wrapper:U_jtag_wrapper|reg_gen:\REG_GEN:1:REG_i|output[2]                                        ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|data_reg[7]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.663      ;
; 98.309 ; jtag_wrapper:U_jtag_wrapper|address_wrapper:U_ADDR_TOP|reg_gen:U_addrreg|output[4]                    ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|valid_reg                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.661      ;
; 98.309 ; jtag_wrapper:U_jtag_wrapper|address_wrapper:U_ADDR_TOP|reg_gen:U_addrreg|output[7]                    ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|valid_reg                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.661      ;
; 98.319 ; jtag_wrapper:U_jtag_wrapper|address_wrapper:U_ADDR_TOP|reg_gen:U_addrreg|output[2]                    ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|valid_reg                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.651      ;
; 98.322 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.648      ;
; 98.323 ; jtag_wrapper:U_jtag_wrapper|address_wrapper:U_ADDR_TOP|reg_gen:U_addrreg|output[3]                    ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|valid_reg                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.647      ;
+--------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                     ;
+-------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                          ; To Node                                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.187 ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|valid_reg                                  ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|valid_reg                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.192 ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|temp_reg[5]                                ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|temp_reg[4]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.312      ;
; 0.194 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.313      ;
; 0.194 ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|temp_reg[3]                                ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|temp_reg[2]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|temp_reg[1]                                ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|temp_reg[0]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; jtag_wrapper:U_jtag_wrapper|seriel_to_parallel_reg:U_SR_V2|temp[0]                                 ; jtag_wrapper:U_jtag_wrapper|seriel_to_parallel_reg:U_SR_V2|output[0]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; jtag_wrapper:U_jtag_wrapper|address_wrapper:U_ADDR_TOP|d_logic:U_logic|addr_or_data                ; jtag_wrapper:U_jtag_wrapper|address_wrapper:U_ADDR_TOP|d_logic:U_logic|addr_or_data                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; jtag_wrapper:U_jtag_wrapper|address_wrapper:U_ADDR_TOP|reg_gen:U_addrreg|output[5]                 ; jtag_wrapper:U_jtag_wrapper|address_wrapper:U_ADDR_TOP|d_logic:U_logic|addr_reg[5]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; jtag_wrapper:U_jtag_wrapper|address_wrapper:U_ADDR_TOP|d_logic:U_logic|selectRegisters[0]          ; jtag_wrapper:U_jtag_wrapper|address_wrapper:U_ADDR_TOP|d_logic:U_logic|temp[0]                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; jtag_wrapper:U_jtag_wrapper|address_wrapper:U_ADDR_TOP|d_logic:U_logic|selectRegisters[1]          ; jtag_wrapper:U_jtag_wrapper|address_wrapper:U_ADDR_TOP|d_logic:U_logic|temp[1]                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.196 ; jtag_wrapper:U_jtag_wrapper|seriel_to_parallel_reg:U_SR_V2|temp[4]                                 ; jtag_wrapper:U_jtag_wrapper|seriel_to_parallel_reg:U_SR_V2|temp[3]                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|temp_reg[6]                                ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|temp_reg[5]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.197 ; jtag_wrapper:U_jtag_wrapper|seriel_to_parallel_reg:U_SR_V2|temp[6]                                 ; jtag_wrapper:U_jtag_wrapper|seriel_to_parallel_reg:U_SR_V2|temp[5]                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; jtag_wrapper:U_jtag_wrapper|seriel_to_parallel_reg:U_SR_V2|temp[2]                                 ; jtag_wrapper:U_jtag_wrapper|seriel_to_parallel_reg:U_SR_V2|temp[1]                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.198 ; jtag_wrapper:U_jtag_wrapper|seriel_to_parallel_reg:U_SR_V2|temp[3]                                 ; jtag_wrapper:U_jtag_wrapper|seriel_to_parallel_reg:U_SR_V2|temp[2]                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; jtag_wrapper:U_jtag_wrapper|address_wrapper:U_ADDR_TOP|reg_gen:U_addrreg|output[6]                 ; jtag_wrapper:U_jtag_wrapper|address_wrapper:U_ADDR_TOP|d_logic:U_logic|addr_reg[6]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.317      ;
; 0.198 ; jtag_wrapper:U_jtag_wrapper|seriel_to_parallel_reg:U_SR_V2|temp[2]                                 ; jtag_wrapper:U_jtag_wrapper|seriel_to_parallel_reg:U_SR_V2|output[2]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.317      ;
; 0.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.317      ;
; 0.199 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.318      ;
; 0.199 ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|state.OUT_5                                ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|state.OUT_6                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.318      ;
; 0.199 ; jtag_wrapper:U_jtag_wrapper|seriel_to_parallel_reg:U_SR_V2|temp[6]                                 ; jtag_wrapper:U_jtag_wrapper|seriel_to_parallel_reg:U_SR_V2|output[6]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.319      ;
; 0.199 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.318      ;
; 0.199 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.318      ;
; 0.199 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.318      ;
; 0.199 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.318      ;
; 0.199 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.318      ;
; 0.199 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.318      ;
; 0.200 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.319      ;
; 0.200 ; jtag_wrapper:U_jtag_wrapper|seriel_to_parallel_reg:U_SR_V2|temp[7]                                 ; jtag_wrapper:U_jtag_wrapper|seriel_to_parallel_reg:U_SR_V2|temp[6]                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.320      ;
; 0.200 ; jtag_wrapper:U_jtag_wrapper|seriel_to_parallel_reg:U_SR_V2|temp[4]                                 ; jtag_wrapper:U_jtag_wrapper|seriel_to_parallel_reg:U_SR_V2|output[4]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.320      ;
; 0.200 ; jtag_wrapper:U_jtag_wrapper|seriel_to_parallel_reg:U_SR_V2|temp[3]                                 ; jtag_wrapper:U_jtag_wrapper|seriel_to_parallel_reg:U_SR_V2|output[3]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.320      ;
; 0.200 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.319      ;
; 0.201 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.320      ;
; 0.201 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.320      ;
; 0.201 ; jtag_wrapper:U_jtag_wrapper|seriel_to_parallel_reg:U_SR_V2|temp[7]                                 ; jtag_wrapper:U_jtag_wrapper|seriel_to_parallel_reg:U_SR_V2|output[7]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.321      ;
; 0.201 ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|temp_reg[7]                                ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|temp_reg[6]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.321      ;
; 0.201 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.320      ;
; 0.202 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.321      ;
; 0.202 ; jtag_wrapper:U_jtag_wrapper|address_wrapper:U_ADDR_TOP|reg_gen:U_addrreg|output[3]                 ; jtag_wrapper:U_jtag_wrapper|address_wrapper:U_ADDR_TOP|d_logic:U_logic|addr_reg[3]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.321      ;
; 0.203 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.322      ;
; 0.205 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.324      ;
; 0.206 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.325      ;
; 0.218 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.337      ;
; 0.223 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.810      ; 1.117      ;
; 0.226 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.345      ;
; 0.229 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.348      ;
; 0.232 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                     ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|temp_reg[7]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.815      ; 1.131      ;
; 0.236 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.808      ; 1.128      ;
; 0.259 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.378      ;
; 0.262 ; jtag_wrapper:U_jtag_wrapper|seriel_to_parallel_reg:U_SR_V2|output[1]                               ; jtag_wrapper:U_jtag_wrapper|reg_gen:\REG_GEN:2:REG_i|output[1]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.382      ;
; 0.263 ; jtag_wrapper:U_jtag_wrapper|seriel_to_parallel_reg:U_SR_V2|output[3]                               ; jtag_wrapper:U_jtag_wrapper|reg_gen:\REG_GEN:2:REG_i|output[3]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.383      ;
; 0.264 ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|state.START                                ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|state.OUT_1                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.383      ;
; 0.266 ; jtag_wrapper:U_jtag_wrapper|seriel_to_parallel_reg:U_SR_V2|output[0]                               ; jtag_wrapper:U_jtag_wrapper|address_wrapper:U_ADDR_TOP|reg_gen:U_addrreg|output[0]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.386      ;
; 0.266 ; jtag_wrapper:U_jtag_wrapper|seriel_to_parallel_reg:U_SR_V2|output[0]                               ; jtag_wrapper:U_jtag_wrapper|reg_gen:\REG_GEN:2:REG_i|output[0]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.386      ;
; 0.267 ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|temp_reg[2]                                ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|temp_reg[1]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.387      ;
; 0.268 ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|temp_reg[4]                                ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|temp_reg[3]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.388      ;
; 0.270 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.389      ;
; 0.270 ; jtag_wrapper:U_jtag_wrapper|address_wrapper:U_ADDR_TOP|reg_gen:U_addrreg|output[1]                 ; jtag_wrapper:U_jtag_wrapper|address_wrapper:U_ADDR_TOP|d_logic:U_logic|addr_reg[1]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.389      ;
; 0.270 ; jtag_wrapper:U_jtag_wrapper|address_wrapper:U_ADDR_TOP|d_logic:U_logic|selectRegisters[2]          ; jtag_wrapper:U_jtag_wrapper|address_wrapper:U_ADDR_TOP|d_logic:U_logic|temp[2]                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.389      ;
; 0.270 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.389      ;
; 0.270 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.389      ;
; 0.270 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.389      ;
; 0.271 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.390      ;
; 0.272 ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|state.OUT_3                                ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|state.OUT_4                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.391      ;
; 0.272 ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|state.OUT_4                                ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|state.OUT_5                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.391      ;
; 0.272 ; jtag_wrapper:U_jtag_wrapper|seriel_to_parallel_reg:U_SR_V2|temp[5]                                 ; jtag_wrapper:U_jtag_wrapper|seriel_to_parallel_reg:U_SR_V2|output[5]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.392      ;
; 0.272 ; jtag_wrapper:U_jtag_wrapper|address_wrapper:U_ADDR_TOP|reg_gen:U_addrreg|output[2]                 ; jtag_wrapper:U_jtag_wrapper|address_wrapper:U_ADDR_TOP|d_logic:U_logic|addr_reg[2]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.391      ;
; 0.272 ; jtag_wrapper:U_jtag_wrapper|seriel_to_parallel_reg:U_SR_V2|output[5]                               ; jtag_wrapper:U_jtag_wrapper|reg_gen:\REG_GEN:2:REG_i|output[5]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.392      ;
; 0.272 ; jtag_wrapper:U_jtag_wrapper|seriel_to_parallel_reg:U_SR_V2|output[7]                               ; jtag_wrapper:U_jtag_wrapper|reg_gen:\REG_GEN:2:REG_i|output[7]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.392      ;
; 0.273 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.392      ;
; 0.273 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.392      ;
; 0.273 ; jtag_wrapper:U_jtag_wrapper|seriel_to_parallel_reg:U_SR_V2|temp[1]                                 ; jtag_wrapper:U_jtag_wrapper|seriel_to_parallel_reg:U_SR_V2|output[1]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.393      ;
; 0.273 ; jtag_wrapper:U_jtag_wrapper|seriel_to_parallel_reg:U_SR_V2|temp[1]                                 ; jtag_wrapper:U_jtag_wrapper|seriel_to_parallel_reg:U_SR_V2|temp[0]                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.393      ;
; 0.273 ; jtag_wrapper:U_jtag_wrapper|address_wrapper:U_ADDR_TOP|reg_gen:U_addrreg|output[7]                 ; jtag_wrapper:U_jtag_wrapper|address_wrapper:U_ADDR_TOP|d_logic:U_logic|addr_reg[7]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.392      ;
; 0.273 ; jtag_wrapper:U_jtag_wrapper|seriel_to_parallel_reg:U_SR_V2|output[2]                               ; jtag_wrapper:U_jtag_wrapper|reg_gen:\REG_GEN:2:REG_i|output[2]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.393      ;
; 0.275 ; jtag_wrapper:U_jtag_wrapper|seriel_to_parallel_reg:U_SR_V2|temp[5]                                 ; jtag_wrapper:U_jtag_wrapper|seriel_to_parallel_reg:U_SR_V2|temp[4]                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.395      ;
; 0.276 ; jtag_wrapper:U_jtag_wrapper|address_wrapper:U_ADDR_TOP|reg_gen:U_addrreg|output[4]                 ; jtag_wrapper:U_jtag_wrapper|address_wrapper:U_ADDR_TOP|d_logic:U_logic|addr_reg[4]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.395      ;
; 0.278 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.810      ; 1.172      ;
; 0.281 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                     ; jtag_wrapper:U_jtag_wrapper|seriel_to_parallel_reg:U_SR_V2|output[1]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.812      ; 1.177      ;
; 0.281 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                     ; jtag_wrapper:U_jtag_wrapper|seriel_to_parallel_reg:U_SR_V2|output[0]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.812      ; 1.177      ;
; 0.281 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                     ; jtag_wrapper:U_jtag_wrapper|seriel_to_parallel_reg:U_SR_V2|output[6]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.812      ; 1.177      ;
; 0.281 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                     ; jtag_wrapper:U_jtag_wrapper|seriel_to_parallel_reg:U_SR_V2|output[5]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.812      ; 1.177      ;
; 0.281 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                     ; jtag_wrapper:U_jtag_wrapper|seriel_to_parallel_reg:U_SR_V2|output[7]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.812      ; 1.177      ;
; 0.281 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                     ; jtag_wrapper:U_jtag_wrapper|seriel_to_parallel_reg:U_SR_V2|output[4]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.812      ; 1.177      ;
+-------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                               ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                           ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 49.303 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.272      ; 0.976      ;
; 98.435 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.791     ; 0.781      ;
; 98.511 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.810     ; 0.686      ;
; 98.793 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.177      ;
; 98.793 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.177      ;
; 98.793 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.177      ;
; 98.793 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.177      ;
; 98.816 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.154      ;
; 98.816 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.154      ;
; 98.816 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.154      ;
; 98.816 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.154      ;
; 98.816 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.154      ;
; 98.816 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.154      ;
; 98.816 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.154      ;
; 98.816 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.154      ;
; 99.191 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.781      ;
; 99.243 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.729      ;
; 99.243 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.729      ;
; 99.243 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.729      ;
; 99.243 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.729      ;
; 99.243 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.729      ;
; 99.243 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.729      ;
; 99.243 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.729      ;
; 99.243 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.729      ;
; 99.243 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.729      ;
; 99.243 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.729      ;
; 99.386 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.663      ; 1.284      ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                           ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.227  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.792      ; 1.103      ;
; 0.506  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.625      ;
; 0.506  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.625      ;
; 0.506  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.625      ;
; 0.506  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.625      ;
; 0.506  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.625      ;
; 0.506  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.625      ;
; 0.506  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.625      ;
; 0.506  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.625      ;
; 0.506  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.625      ;
; 0.506  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.625      ;
; 0.560  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.679      ;
; 0.911  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 1.028      ;
; 0.911  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 1.028      ;
; 0.911  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 1.028      ;
; 0.911  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 1.028      ;
; 0.911  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 1.028      ;
; 0.911  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 1.028      ;
; 0.911  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 1.028      ;
; 0.911  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 1.028      ;
; 0.923  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 1.040      ;
; 0.923  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 1.040      ;
; 0.923  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 1.040      ;
; 0.923  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 1.040      ;
; 1.211  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.682     ; 0.613      ;
; 1.257  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.662     ; 0.679      ;
; 50.426 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                 ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.348      ; 0.858      ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                   ;
+--------+--------------+----------------+------------------+---------------------+------------+----------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                             ;
+--------+--------------+----------------+------------------+---------------------+------------+----------------------------------------------------------------------------------------------------+
; 49.479 ; 49.695       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                  ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                     ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]   ;
; 49.522 ; 49.706       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|seriel_to_parallel_reg:U_SR_V2|output[0]                               ;
; 49.522 ; 49.706       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|seriel_to_parallel_reg:U_SR_V2|output[1]                               ;
; 49.522 ; 49.706       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|seriel_to_parallel_reg:U_SR_V2|output[2]                               ;
; 49.522 ; 49.706       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|seriel_to_parallel_reg:U_SR_V2|output[3]                               ;
; 49.522 ; 49.706       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|seriel_to_parallel_reg:U_SR_V2|output[4]                               ;
; 49.522 ; 49.706       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|seriel_to_parallel_reg:U_SR_V2|output[5]                               ;
; 49.522 ; 49.706       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|seriel_to_parallel_reg:U_SR_V2|output[6]                               ;
; 49.522 ; 49.706       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|seriel_to_parallel_reg:U_SR_V2|output[7]                               ;
; 49.522 ; 49.706       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|seriel_to_parallel_reg:U_SR_V2|temp[0]                                 ;
; 49.522 ; 49.706       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|seriel_to_parallel_reg:U_SR_V2|temp[1]                                 ;
; 49.522 ; 49.706       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|seriel_to_parallel_reg:U_SR_V2|temp[2]                                 ;
; 49.522 ; 49.706       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|seriel_to_parallel_reg:U_SR_V2|temp[3]                                 ;
; 49.522 ; 49.706       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|seriel_to_parallel_reg:U_SR_V2|temp[4]                                 ;
; 49.522 ; 49.706       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|seriel_to_parallel_reg:U_SR_V2|temp[5]                                 ;
; 49.522 ; 49.706       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|seriel_to_parallel_reg:U_SR_V2|temp[6]                                 ;
; 49.522 ; 49.706       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|seriel_to_parallel_reg:U_SR_V2|temp[7]                                 ;
; 49.522 ; 49.706       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ;
; 49.522 ; 49.706       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ;
; 49.522 ; 49.706       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ;
; 49.523 ; 49.707       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|address_wrapper:U_ADDR_TOP|reg_gen:U_addrreg|output[0]                 ;
; 49.523 ; 49.707       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|reg_gen:\REG_GEN:0:REG_i|output[0]                                     ;
; 49.523 ; 49.707       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|reg_gen:\REG_GEN:0:REG_i|output[1]                                     ;
; 49.523 ; 49.707       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|reg_gen:\REG_GEN:0:REG_i|output[2]                                     ;
; 49.523 ; 49.707       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|reg_gen:\REG_GEN:0:REG_i|output[3]                                     ;
; 49.523 ; 49.707       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|reg_gen:\REG_GEN:0:REG_i|output[4]                                     ;
; 49.523 ; 49.707       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|reg_gen:\REG_GEN:0:REG_i|output[5]                                     ;
; 49.523 ; 49.707       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|reg_gen:\REG_GEN:0:REG_i|output[6]                                     ;
; 49.523 ; 49.707       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|reg_gen:\REG_GEN:0:REG_i|output[7]                                     ;
; 49.523 ; 49.707       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|reg_gen:\REG_GEN:1:REG_i|output[0]                                     ;
; 49.523 ; 49.707       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|reg_gen:\REG_GEN:1:REG_i|output[1]                                     ;
; 49.523 ; 49.707       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|reg_gen:\REG_GEN:1:REG_i|output[2]                                     ;
; 49.523 ; 49.707       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|reg_gen:\REG_GEN:1:REG_i|output[3]                                     ;
; 49.523 ; 49.707       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|reg_gen:\REG_GEN:1:REG_i|output[4]                                     ;
; 49.523 ; 49.707       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|reg_gen:\REG_GEN:1:REG_i|output[5]                                     ;
; 49.523 ; 49.707       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|reg_gen:\REG_GEN:1:REG_i|output[6]                                     ;
; 49.523 ; 49.707       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|reg_gen:\REG_GEN:1:REG_i|output[7]                                     ;
; 49.523 ; 49.707       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|reg_gen:\REG_GEN:2:REG_i|output[0]                                     ;
; 49.523 ; 49.707       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|reg_gen:\REG_GEN:2:REG_i|output[1]                                     ;
; 49.523 ; 49.707       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|reg_gen:\REG_GEN:2:REG_i|output[2]                                     ;
; 49.523 ; 49.707       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|reg_gen:\REG_GEN:2:REG_i|output[3]                                     ;
; 49.523 ; 49.707       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|reg_gen:\REG_GEN:2:REG_i|output[4]                                     ;
; 49.523 ; 49.707       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|reg_gen:\REG_GEN:2:REG_i|output[5]                                     ;
; 49.523 ; 49.707       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|reg_gen:\REG_GEN:2:REG_i|output[6]                                     ;
; 49.523 ; 49.707       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|reg_gen:\REG_GEN:2:REG_i|output[7]                                     ;
; 49.523 ; 49.707       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|data_reg[0]                                ;
; 49.523 ; 49.707       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|data_reg[1]                                ;
; 49.523 ; 49.707       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|data_reg[2]                                ;
; 49.523 ; 49.707       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|data_reg[3]                                ;
; 49.523 ; 49.707       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|data_reg[4]                                ;
; 49.523 ; 49.707       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|data_reg[5]                                ;
; 49.523 ; 49.707       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|data_reg[6]                                ;
; 49.523 ; 49.707       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|data_reg[7]                                ;
; 49.523 ; 49.707       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|state.OUT_2                                ;
; 49.523 ; 49.707       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|state.OUT_3                                ;
; 49.523 ; 49.707       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|state.OUT_4                                ;
; 49.523 ; 49.707       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|state.OUT_5                                ;
; 49.523 ; 49.707       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|state.OUT_6                                ;
; 49.523 ; 49.707       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|state.OUT_7                                ;
; 49.523 ; 49.707       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|temp_reg[0]                                ;
; 49.523 ; 49.707       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|temp_reg[1]                                ;
; 49.523 ; 49.707       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|temp_reg[2]                                ;
; 49.523 ; 49.707       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|temp_reg[3]                                ;
; 49.523 ; 49.707       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|temp_reg[4]                                ;
; 49.523 ; 49.707       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|temp_reg[5]                                ;
; 49.523 ; 49.707       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|temp_reg[6]                                ;
; 49.523 ; 49.707       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|temp_reg[7]                                ;
; 49.523 ; 49.707       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|valid_reg                                  ;
; 49.523 ; 49.707       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                              ;
; 49.523 ; 49.707       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                 ;
; 49.523 ; 49.707       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                 ;
; 49.523 ; 49.707       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                 ;
; 49.523 ; 49.707       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                 ;
; 49.523 ; 49.707       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                    ;
; 49.523 ; 49.707       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                    ;
; 49.523 ; 49.707       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                    ;
; 49.523 ; 49.707       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]                    ;
; 49.523 ; 49.707       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                    ;
; 49.523 ; 49.707       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]   ;
; 49.523 ; 49.707       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]   ;
; 49.523 ; 49.707       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]   ;
; 49.523 ; 49.707       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]   ;
; 49.523 ; 49.707       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]   ;
; 49.523 ; 49.707       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]   ;
; 49.523 ; 49.707       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]   ;
; 49.523 ; 49.707       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]   ;
; 49.523 ; 49.707       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]   ;
; 49.523 ; 49.707       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]   ;
; 49.523 ; 49.707       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]   ;
; 49.523 ; 49.707       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]   ;
; 49.523 ; 49.707       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                       ;
; 49.523 ; 49.707       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                  ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|address_wrapper:U_ADDR_TOP|d_logic:U_logic|addr_or_data                ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|address_wrapper:U_ADDR_TOP|d_logic:U_logic|addr_reg[0]                 ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|address_wrapper:U_ADDR_TOP|d_logic:U_logic|addr_reg[1]                 ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|address_wrapper:U_ADDR_TOP|d_logic:U_logic|addr_reg[2]                 ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|address_wrapper:U_ADDR_TOP|d_logic:U_logic|addr_reg[3]                 ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; jtag_wrapper:U_jtag_wrapper|address_wrapper:U_ADDR_TOP|d_logic:U_logic|addr_reg[4]                 ;
+--------+--------------+----------------+------------------+---------------------+------------+----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 1.675 ; 2.002 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 3.169 ; 3.440 ; Rise       ; altera_reserved_tck ;
; rst                 ; altera_reserved_tck ; 0.738 ; 1.360 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.537  ; 0.264  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -0.367 ; -0.618 ; Rise       ; altera_reserved_tck ;
; rst                 ; altera_reserved_tck ; -0.540 ; -1.156 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                        ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; led_hi_b[*]         ; altera_reserved_tck ; 7.070 ; 7.121 ; Rise       ; altera_reserved_tck ;
;  led_hi_b[0]        ; altera_reserved_tck ; 7.070 ; 7.054 ; Rise       ; altera_reserved_tck ;
;  led_hi_b[1]        ; altera_reserved_tck ; 6.954 ; 6.961 ; Rise       ; altera_reserved_tck ;
;  led_hi_b[2]        ; altera_reserved_tck ; 6.976 ; 6.921 ; Rise       ; altera_reserved_tck ;
;  led_hi_b[3]        ; altera_reserved_tck ; 6.896 ; 6.877 ; Rise       ; altera_reserved_tck ;
;  led_hi_b[4]        ; altera_reserved_tck ; 6.899 ; 6.931 ; Rise       ; altera_reserved_tck ;
;  led_hi_b[5]        ; altera_reserved_tck ; 7.063 ; 7.121 ; Rise       ; altera_reserved_tck ;
;  led_hi_b[6]        ; altera_reserved_tck ; 6.893 ; 6.870 ; Rise       ; altera_reserved_tck ;
; led_lo_b[*]         ; altera_reserved_tck ; 7.024 ; 6.959 ; Rise       ; altera_reserved_tck ;
;  led_lo_b[0]        ; altera_reserved_tck ; 7.024 ; 6.959 ; Rise       ; altera_reserved_tck ;
;  led_lo_b[1]        ; altera_reserved_tck ; 6.820 ; 6.797 ; Rise       ; altera_reserved_tck ;
;  led_lo_b[2]        ; altera_reserved_tck ; 6.761 ; 6.661 ; Rise       ; altera_reserved_tck ;
;  led_lo_b[3]        ; altera_reserved_tck ; 6.728 ; 6.782 ; Rise       ; altera_reserved_tck ;
;  led_lo_b[4]        ; altera_reserved_tck ; 6.762 ; 6.775 ; Rise       ; altera_reserved_tck ;
;  led_lo_b[5]        ; altera_reserved_tck ; 6.729 ; 6.779 ; Rise       ; altera_reserved_tck ;
;  led_lo_b[6]        ; altera_reserved_tck ; 6.837 ; 6.867 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tdo ; altera_reserved_tck ; 6.655 ; 7.580 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; led_hi_b[*]         ; altera_reserved_tck ; 5.308 ; 5.331 ; Rise       ; altera_reserved_tck ;
;  led_hi_b[0]        ; altera_reserved_tck ; 5.513 ; 5.463 ; Rise       ; altera_reserved_tck ;
;  led_hi_b[1]        ; altera_reserved_tck ; 5.387 ; 5.416 ; Rise       ; altera_reserved_tck ;
;  led_hi_b[2]        ; altera_reserved_tck ; 5.406 ; 5.418 ; Rise       ; altera_reserved_tck ;
;  led_hi_b[3]        ; altera_reserved_tck ; 5.329 ; 5.342 ; Rise       ; altera_reserved_tck ;
;  led_hi_b[4]        ; altera_reserved_tck ; 5.336 ; 5.365 ; Rise       ; altera_reserved_tck ;
;  led_hi_b[5]        ; altera_reserved_tck ; 5.495 ; 5.544 ; Rise       ; altera_reserved_tck ;
;  led_hi_b[6]        ; altera_reserved_tck ; 5.308 ; 5.331 ; Rise       ; altera_reserved_tck ;
; led_lo_b[*]         ; altera_reserved_tck ; 5.241 ; 5.283 ; Rise       ; altera_reserved_tck ;
;  led_lo_b[0]        ; altera_reserved_tck ; 5.534 ; 5.475 ; Rise       ; altera_reserved_tck ;
;  led_lo_b[1]        ; altera_reserved_tck ; 5.314 ; 5.365 ; Rise       ; altera_reserved_tck ;
;  led_lo_b[2]        ; altera_reserved_tck ; 5.322 ; 5.324 ; Rise       ; altera_reserved_tck ;
;  led_lo_b[3]        ; altera_reserved_tck ; 5.241 ; 5.283 ; Rise       ; altera_reserved_tck ;
;  led_lo_b[4]        ; altera_reserved_tck ; 5.251 ; 5.337 ; Rise       ; altera_reserved_tck ;
;  led_lo_b[5]        ; altera_reserved_tck ; 5.272 ; 5.317 ; Rise       ; altera_reserved_tck ;
;  led_lo_b[6]        ; altera_reserved_tck ; 5.345 ; 5.395 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tdo ; altera_reserved_tck ; 5.508 ; 6.432 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                              ;
+----------------------+--------+-------+----------+---------+---------------------+
; Clock                ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack     ; 47.130 ; 0.187 ; 48.439   ; 0.227   ; 49.479              ;
;  altera_reserved_tck ; 47.130 ; 0.187 ; 48.439   ; 0.227   ; 49.479              ;
; Design-wide TNS      ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  altera_reserved_tck ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+----------------------+--------+-------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 3.745 ; 3.965 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 7.170 ; 7.295 ; Rise       ; altera_reserved_tck ;
; rst                 ; altera_reserved_tck ; 1.384 ; 1.825 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.537  ; 0.337  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -0.367 ; -0.618 ; Rise       ; altera_reserved_tck ;
; rst                 ; altera_reserved_tck ; -0.540 ; -1.156 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; led_hi_b[*]         ; altera_reserved_tck ; 12.130 ; 12.103 ; Rise       ; altera_reserved_tck ;
;  led_hi_b[0]        ; altera_reserved_tck ; 11.999 ; 12.103 ; Rise       ; altera_reserved_tck ;
;  led_hi_b[1]        ; altera_reserved_tck ; 11.905 ; 11.803 ; Rise       ; altera_reserved_tck ;
;  led_hi_b[2]        ; altera_reserved_tck ; 11.942 ; 11.806 ; Rise       ; altera_reserved_tck ;
;  led_hi_b[3]        ; altera_reserved_tck ; 11.778 ; 11.664 ; Rise       ; altera_reserved_tck ;
;  led_hi_b[4]        ; altera_reserved_tck ; 11.781 ; 11.755 ; Rise       ; altera_reserved_tck ;
;  led_hi_b[5]        ; altera_reserved_tck ; 12.130 ; 12.094 ; Rise       ; altera_reserved_tck ;
;  led_hi_b[6]        ; altera_reserved_tck ; 11.774 ; 11.652 ; Rise       ; altera_reserved_tck ;
; led_lo_b[*]         ; altera_reserved_tck ; 11.813 ; 11.881 ; Rise       ; altera_reserved_tck ;
;  led_lo_b[0]        ; altera_reserved_tck ; 11.813 ; 11.881 ; Rise       ; altera_reserved_tck ;
;  led_lo_b[1]        ; altera_reserved_tck ; 11.587 ; 11.473 ; Rise       ; altera_reserved_tck ;
;  led_lo_b[2]        ; altera_reserved_tck ; 11.485 ; 11.401 ; Rise       ; altera_reserved_tck ;
;  led_lo_b[3]        ; altera_reserved_tck ; 11.454 ; 11.423 ; Rise       ; altera_reserved_tck ;
;  led_lo_b[4]        ; altera_reserved_tck ; 11.513 ; 11.426 ; Rise       ; altera_reserved_tck ;
;  led_lo_b[5]        ; altera_reserved_tck ; 11.466 ; 11.399 ; Rise       ; altera_reserved_tck ;
;  led_lo_b[6]        ; altera_reserved_tck ; 11.673 ; 11.575 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tdo ; altera_reserved_tck ; 11.479 ; 12.707 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; led_hi_b[*]         ; altera_reserved_tck ; 5.308 ; 5.331 ; Rise       ; altera_reserved_tck ;
;  led_hi_b[0]        ; altera_reserved_tck ; 5.513 ; 5.463 ; Rise       ; altera_reserved_tck ;
;  led_hi_b[1]        ; altera_reserved_tck ; 5.387 ; 5.416 ; Rise       ; altera_reserved_tck ;
;  led_hi_b[2]        ; altera_reserved_tck ; 5.406 ; 5.418 ; Rise       ; altera_reserved_tck ;
;  led_hi_b[3]        ; altera_reserved_tck ; 5.329 ; 5.342 ; Rise       ; altera_reserved_tck ;
;  led_hi_b[4]        ; altera_reserved_tck ; 5.336 ; 5.365 ; Rise       ; altera_reserved_tck ;
;  led_hi_b[5]        ; altera_reserved_tck ; 5.495 ; 5.544 ; Rise       ; altera_reserved_tck ;
;  led_hi_b[6]        ; altera_reserved_tck ; 5.308 ; 5.331 ; Rise       ; altera_reserved_tck ;
; led_lo_b[*]         ; altera_reserved_tck ; 5.241 ; 5.283 ; Rise       ; altera_reserved_tck ;
;  led_lo_b[0]        ; altera_reserved_tck ; 5.534 ; 5.475 ; Rise       ; altera_reserved_tck ;
;  led_lo_b[1]        ; altera_reserved_tck ; 5.314 ; 5.365 ; Rise       ; altera_reserved_tck ;
;  led_lo_b[2]        ; altera_reserved_tck ; 5.322 ; 5.324 ; Rise       ; altera_reserved_tck ;
;  led_lo_b[3]        ; altera_reserved_tck ; 5.241 ; 5.283 ; Rise       ; altera_reserved_tck ;
;  led_lo_b[4]        ; altera_reserved_tck ; 5.251 ; 5.337 ; Rise       ; altera_reserved_tck ;
;  led_lo_b[5]        ; altera_reserved_tck ; 5.272 ; 5.317 ; Rise       ; altera_reserved_tck ;
;  led_lo_b[6]        ; altera_reserved_tck ; 5.345 ; 5.395 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tdo ; altera_reserved_tck ; 5.508 ; 6.432 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; led_hi_a[0]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led_hi_a[1]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led_hi_a[2]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led_hi_a[3]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led_hi_a[4]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led_hi_a[5]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led_hi_a[6]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led_lo_a[0]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led_lo_a[1]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led_lo_a[2]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led_lo_a[3]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led_lo_a[4]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led_lo_a[5]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led_lo_a[6]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led_hi_b[0]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led_hi_b[1]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led_hi_b[2]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led_hi_b[3]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led_hi_b[4]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led_hi_b[5]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led_hi_b[6]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led_lo_b[0]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led_lo_b[1]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led_lo_b[2]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led_lo_b[3]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led_lo_b[4]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led_lo_b[5]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led_lo_b[6]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; rst                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tms     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tck     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tdi     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; led_hi_a[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; led_hi_a[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; led_hi_a[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; led_hi_a[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; led_hi_a[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; led_hi_a[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; led_hi_a[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; led_lo_a[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; led_lo_a[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; led_lo_a[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; led_lo_a[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; led_lo_a[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; led_lo_a[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; led_lo_a[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; led_hi_b[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; led_hi_b[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; led_hi_b[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; led_hi_b[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; led_hi_b[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; led_hi_b[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; led_hi_b[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; led_lo_b[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; led_lo_b[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; led_lo_b[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; led_lo_b[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; led_lo_b[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; led_lo_b[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; led_lo_b[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.6e-06 V                    ; 2.33 V              ; 5.6e-06 V           ; 0.063 V                              ; 0.127 V                              ; 1.5e-09 s                   ; 4.06e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.6e-06 V                   ; 2.33 V             ; 5.6e-06 V          ; 0.063 V                             ; 0.127 V                             ; 1.5e-09 s                  ; 4.06e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.68e-07 V                   ; 2.35 V              ; -0.0132 V           ; 0.2 V                                ; 0.027 V                              ; 5.26e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.68e-07 V                  ; 2.35 V             ; -0.0132 V          ; 0.2 V                               ; 0.027 V                             ; 5.26e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.36e-07 V                   ; 2.35 V              ; -0.00444 V          ; 0.18 V                               ; 0.019 V                              ; 7.23e-10 s                  ; 9.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.36e-07 V                  ; 2.35 V             ; -0.00444 V         ; 0.18 V                              ; 0.019 V                             ; 7.23e-10 s                 ; 9.82e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; led_hi_a[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; led_hi_a[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; led_hi_a[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; led_hi_a[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; led_hi_a[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; led_hi_a[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; led_hi_a[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; led_lo_a[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; led_lo_a[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; led_lo_a[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; led_lo_a[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; led_lo_a[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; led_lo_a[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; led_lo_a[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; led_hi_b[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; led_hi_b[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; led_hi_b[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; led_hi_b[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; led_hi_b[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; led_hi_b[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; led_hi_b[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; led_lo_b[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; led_lo_b[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; led_lo_b[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; led_lo_b[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; led_lo_b[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; led_lo_b[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; led_lo_b[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.05e-07 V                   ; 2.65 V              ; 2.05e-07 V          ; 0.264 V                              ; 0.195 V                              ; 9.54e-10 s                  ; 2.65e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.05e-07 V                  ; 2.65 V             ; 2.05e-07 V         ; 0.264 V                             ; 0.195 V                             ; 9.54e-10 s                 ; 2.65e-09 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.72 V              ; -0.0747 V           ; 0.28 V                               ; 0.169 V                              ; 3.1e-10 s                   ; 3.01e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.72 V             ; -0.0747 V          ; 0.28 V                              ; 0.169 V                             ; 3.1e-10 s                  ; 3.01e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.53e-08 V                   ; 2.7 V               ; -0.0212 V           ; 0.204 V                              ; 0.049 V                              ; 4.85e-10 s                  ; 6.73e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.53e-08 V                  ; 2.7 V              ; -0.0212 V          ; 0.204 V                             ; 0.049 V                             ; 4.85e-10 s                 ; 6.73e-10 s                 ; No                        ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------+
; Setup Transfers                                                                       ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 1177     ; 0        ; 24       ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Hold Transfers                                                                        ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 1177     ; 0        ; 24       ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Recovery Transfers                                                                    ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 26       ; 0        ; 1        ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Removal Transfers                                                                     ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 26       ; 0        ; 1        ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 1     ; 1    ;
; Unconstrained Input Ports       ; 3     ; 3    ;
; Unconstrained Input Port Paths  ; 128   ; 128  ;
; Unconstrained Output Ports      ; 15    ; 15   ;
; Unconstrained Output Port Paths ; 253   ; 253  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Fri May 20 22:52:10 2016
Info: Command: quartus_sta vJTAG_ALU -c vJTAG_ALU
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Critical Warning (332012): Synopsys Design Constraints File file not found: 'vJTAG_ALU.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Warning (332060): Node: sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0 was determined to be a clock but was found without an associated clock assignment.
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 47.130
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    47.130         0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.360
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.360         0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 48.439
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    48.439         0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.553
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.553         0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 49.627
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    49.627         0.000 altera_reserved_tck 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0 was determined to be a clock but was found without an associated clock assignment.
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
Info (332146): Worst-case setup slack is 47.514
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    47.514         0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.311
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.311         0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 48.655
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    48.655         0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.556
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.556         0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 49.579
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    49.579         0.000 altera_reserved_tck 
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0 was determined to be a clock but was found without an associated clock assignment.
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
Info (332146): Worst-case setup slack is 48.580
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    48.580         0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.187
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.187         0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 49.303
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    49.303         0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.227
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.227         0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 49.479
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    49.479         0.000 altera_reserved_tck 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 14 warnings
    Info: Peak virtual memory: 477 megabytes
    Info: Processing ended: Fri May 20 22:52:13 2016
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02


