INFO: [VRFC 10-2263] Analyzing Verilog file "G:/ECE544/project_1/project_1.ip_user_files/bd/embsys/ipshared/7602/hdl/PmodENC_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pmodENC_v1_0_S00_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/ECE544/project_1/project_1.ip_user_files/bd/embsys/ipshared/7602/hdl/PmodENC_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pmodENC_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/ECE544/project_1/project_1.ip_user_files/bd/embsys/ipshared/7602/src/debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/ECE544/project_1/project_1.ip_user_files/bd/embsys/ipshared/7602/src/encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/ECE544/project_1/project_1.ip_user_files/bd/embsys/ip/embsys_PmodENC_0_0/sim/embsys_PmodENC_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module embsys_PmodENC_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/ECE544/project_1/project_1.srcs/sources_1/bd/embsys/ip/embsys_PmodOLEDrgb_0_0/ip/PmodOLEDrgb_pmod_bridge_0_0/src/pmod_concat.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pmod_concat
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/ECE544/project_1/project_1.ip_user_files/bd/embsys/ip/embsys_PmodOLEDrgb_0_0/ip/PmodOLEDrgb_pmod_bridge_0_0/sim/PmodOLEDrgb_pmod_bridge_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PmodOLEDrgb_pmod_bridge_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/ECE544/project_1/project_1.srcs/sources_1/bd/embsys/ipshared/4ff8/hdl/PmodOLEDrgb_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PmodOLEDrgb_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/ECE544/project_1/project_1.ip_user_files/bd/embsys/ip/embsys_PmodOLEDrgb_0_0/sim/embsys_PmodOLEDrgb_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module embsys_PmodOLEDrgb_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/ECE544/project_1/project_1.srcs/sources_1/bd/embsys/ipshared/5bf9/src/rgbpwm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgbpwm
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/ECE544/project_1/project_1.srcs/sources_1/bd/embsys/ipshared/5bf9/src/sevensegment.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sevensegment
INFO: [VRFC 10-311] analyzing module Digit
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/ECE544/project_1/project_1.srcs/sources_1/bd/embsys/ipshared/5bf9/src/debounce.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/ECE544/project_1/project_1.srcs/sources_1/bd/embsys/ipshared/5bf9/hdl/nexys4IO_v2_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nexys4IO_v2_0_S00_AXI
WARNING: [VRFC 10-756] identifier btnsw_in is used before its declaration [G:/ECE544/project_1/project_1.srcs/sources_1/bd/embsys/ipshared/5bf9/hdl/nexys4IO_v2_0_S00_AXI.v:502]
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/ECE544/project_1/project_1.srcs/sources_1/bd/embsys/ipshared/5bf9/hdl/nexys4IO_v2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nexys4IO_v2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/ECE544/project_1/project_1.ip_user_files/bd/embsys/ip/embsys_nexys4IO_0_0/sim/embsys_nexys4IO_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module embsys_nexys4IO_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/ECE544/project_1/project_1.ip_user_files/bd/embsys/ip/embsys_microblaze_0_xlconcat_0/sim/embsys_microblaze_0_xlconcat_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module embsys_microblaze_0_xlconcat_0
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/ECE544/project_1/project_1.ip_user_files/bd/embsys/ip/embsys_clk_wiz_1_0/embsys_clk_wiz_1_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module embsys_clk_wiz_1_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/ECE544/project_1/project_1.ip_user_files/bd/embsys/ip/embsys_clk_wiz_1_0/embsys_clk_wiz_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module embsys_clk_wiz_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/ECE544/project_1/project_1.ip_user_files/bd/embsys/ip/embsys_xbar_0/sim/embsys_xbar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module embsys_xbar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/ECE544/project_1/project_1.ip_user_files/bd/embsys/ip/embsys_lmb_bram_0/sim/embsys_lmb_bram_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module embsys_lmb_bram_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/ECE544/project_1/project_1.srcs/sources_1/imports/Desktop/pwm_detection.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pwm_detection
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/ECE544/project_1/project_1.srcs/sources_1/imports/Desktop/n4fpga.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module n4fpga
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/ECE544/project_1/project_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "G:/ECE544/project_1/project_1.ip_user_files/bd/embsys/ip/embsys_microblaze_0_0/sim/embsys_microblaze_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity embsys_microblaze_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "G:/ECE544/project_1/project_1.ip_user_files/bd/embsys/ip/embsys_PmodOLEDrgb_0_0/ip/PmodOLEDrgb_axi_quad_spi_0_0/sim/PmodOLEDrgb_axi_quad_spi_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PmodOLEDrgb_axi_quad_spi_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "G:/ECE544/project_1/project_1.ip_user_files/bd/embsys/ip/embsys_PmodOLEDrgb_0_0/ip/PmodOLEDrgb_axi_gpio_0_1/sim/PmodOLEDrgb_axi_gpio_0_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PmodOLEDrgb_axi_gpio_0_1
INFO: [VRFC 10-163] Analyzing VHDL file "G:/ECE544/project_1/project_1.ip_user_files/bd/embsys/ip/embsys_axi_timer_0_0/sim/embsys_axi_timer_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity embsys_axi_timer_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "G:/ECE544/project_1/project_1.ip_user_files/bd/embsys/ip/embsys_fit_timer_0_0/sim/embsys_fit_timer_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity embsys_fit_timer_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "G:/ECE544/project_1/project_1.ip_user_files/bd/embsys/ip/embsys_axi_gpio_0_0/sim/embsys_axi_gpio_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity embsys_axi_gpio_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "G:/ECE544/project_1/project_1.ip_user_files/bd/embsys/ip/embsys_axi_uartlite_0_0/sim/embsys_axi_uartlite_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity embsys_axi_uartlite_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "G:/ECE544/project_1/project_1.ip_user_files/bd/embsys/ip/embsys_microblaze_0_axi_intc_0/sim/embsys_microblaze_0_axi_intc_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity embsys_microblaze_0_axi_intc_0
INFO: [VRFC 10-163] Analyzing VHDL file "G:/ECE544/project_1/project_1.ip_user_files/bd/embsys/ip/embsys_mdm_1_0/sim/embsys_mdm_1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity embsys_mdm_1_0
INFO: [VRFC 10-163] Analyzing VHDL file "G:/ECE544/project_1/project_1.ip_user_files/bd/embsys/ip/embsys_rst_clk_wiz_1_100M_0/sim/embsys_rst_clk_wiz_1_100M_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity embsys_rst_clk_wiz_1_100M_0
INFO: [VRFC 10-163] Analyzing VHDL file "G:/ECE544/project_1/project_1.ip_user_files/bd/embsys/ip/embsys_dlmb_v10_0/sim/embsys_dlmb_v10_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity embsys_dlmb_v10_0
INFO: [VRFC 10-163] Analyzing VHDL file "G:/ECE544/project_1/project_1.ip_user_files/bd/embsys/ip/embsys_ilmb_v10_0/sim/embsys_ilmb_v10_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity embsys_ilmb_v10_0
INFO: [VRFC 10-163] Analyzing VHDL file "G:/ECE544/project_1/project_1.ip_user_files/bd/embsys/ip/embsys_dlmb_bram_if_cntlr_0/sim/embsys_dlmb_bram_if_cntlr_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity embsys_dlmb_bram_if_cntlr_0
INFO: [VRFC 10-163] Analyzing VHDL file "G:/ECE544/project_1/project_1.ip_user_files/bd/embsys/ip/embsys_ilmb_bram_if_cntlr_0/sim/embsys_ilmb_bram_if_cntlr_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity embsys_ilmb_bram_if_cntlr_0
INFO: [VRFC 10-163] Analyzing VHDL file "G:/ECE544/project_1/project_1.ip_user_files/bd/embsys/sim/embsys.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity m00_couplers_imp_OEGTNN
INFO: [VRFC 10-307] analyzing entity m01_couplers_imp_1X988FM
INFO: [VRFC 10-307] analyzing entity m02_couplers_imp_1LSUSSG
INFO: [VRFC 10-307] analyzing entity m03_couplers_imp_Z0V64X
INFO: [VRFC 10-307] analyzing entity m04_couplers_imp_10K59R8
INFO: [VRFC 10-307] analyzing entity m05_couplers_imp_CO79RP
INFO: [VRFC 10-307] analyzing entity m06_couplers_imp_17TSQV
INFO: [VRFC 10-307] analyzing entity m07_couplers_imp_1B6JKGM
INFO: [VRFC 10-307] analyzing entity m08_couplers_imp_A8EFSC
INFO: [VRFC 10-307] analyzing entity m09_couplers_imp_12FSMBH
INFO: [VRFC 10-307] analyzing entity m10_couplers_imp_1LSYS80
INFO: [VRFC 10-307] analyzing entity m11_couplers_imp_Z0XR01
INFO: [VRFC 10-307] analyzing entity microblaze_0_local_memory_imp_1SR2TDT
INFO: [VRFC 10-307] analyzing entity s00_couplers_imp_QRRRG2
INFO: [VRFC 10-307] analyzing entity embsys_microblaze_0_axi_periph_0
INFO: [VRFC 10-307] analyzing entity embsys
INFO: [VRFC 10-163] Analyzing VHDL file "G:/ECE544/project_1/project_1.ip_user_files/bd/embsys/ip/embsys_axi_gpio_1_0/sim/embsys_axi_gpio_1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity embsys_axi_gpio_1_0
INFO: [VRFC 10-163] Analyzing VHDL file "G:/ECE544/project_1/project_1.ip_user_files/bd/embsys/ip/embsys_axi_gpio_2_0/sim/embsys_axi_gpio_2_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity embsys_axi_gpio_2_0
INFO: [VRFC 10-163] Analyzing VHDL file "G:/ECE544/project_1/project_1.ip_user_files/bd/embsys/ip/embsys_axi_gpio_3_0/sim/embsys_axi_gpio_3_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity embsys_axi_gpio_3_0
