Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,4
design__inferred_latch__count,0
design__instance__count,783
design__instance__area,10862.8
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,1
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.0004337663121987134
power__switching__total,0.0002138509735232219
power__leakage__total,0.0000012270808156245039
power__total,0.0006488443468697369
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.26524863611873123
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.26595548738292557
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.09975898167676767
timing__setup__ws__corner:nom_fast_1p32V_m40C,11.045292992860489
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.099759
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,18.198719
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,1
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.27292444077232003
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.27248573613173194
timing__hold__ws__corner:nom_slow_1p08V_125C,0.5946821536861793
timing__setup__ws__corner:nom_slow_1p08V_125C,10.082788223064684
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.594682
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,16.021194
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,1
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.2676977326691683
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.268301999322986
timing__hold__ws__corner:nom_typ_1p20V_25C,0.28361080953135376
timing__setup__ws__corner:nom_typ_1p20V_25C,10.692926846625683
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.283611
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,17.414984
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,1
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.26524863611873123
clock__skew__worst_setup,0.26595548738292557
timing__hold__ws,0.09975898167676767
timing__setup__ws,10.082788223064684
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.099759
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,16.021194
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 154.98
design__core__bbox,2.88 3.78 199.2 151.2
design__io,45
design__die__area,31318.4
design__core__area,28941.5
design__instance__count__stdcell,783
design__instance__area__stdcell,10862.8
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.375337
design__instance__utilization__stdcell,0.375337
design__rows,39
design__rows:CoreSite,39
design__sites,15951
design__sites:CoreSite,15951
design__instance__count__class:inverter,23
design__instance__area__class:inverter,127.008
design__instance__count__class:sequential_cell,69
design__instance__area__class:sequential_cell,3255.03
design__instance__count__class:multi_input_combinational_cell,517
design__instance__area__class:multi_input_combinational_cell,5171.04
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,146
design__instance__area__class:timing_repair_buffer,2095.63
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,15821.5
design__violations,0
design__instance__count__class:clock_buffer,17
design__instance__area__class:clock_buffer,154.224
design__instance__count__class:clock_inverter,11
design__instance__area__class:clock_inverter,59.8752
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,99
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,860
route__net__special,2
route__drc_errors__iter:0,472
route__wirelength__iter:0,17512
route__drc_errors__iter:1,256
route__wirelength__iter:1,17426
route__drc_errors__iter:2,231
route__wirelength__iter:2,17231
route__drc_errors__iter:3,72
route__wirelength__iter:3,17094
route__drc_errors__iter:4,3
route__wirelength__iter:4,17078
route__drc_errors__iter:5,0
route__wirelength__iter:5,17076
route__drc_errors,0
route__wirelength,17076
route__vias,4962
route__vias__singlecut,4962
route__vias__multicut,0
design__disconnected_pin__count,14
design__critical_disconnected_pin__count,0
route__wirelength__max,308.12
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,84
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,84
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,84
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,84
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19997
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19999
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.0000261884
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000246035
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.00000582239
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000246035
design_powergrid__voltage__worst,0.0000246035
design_powergrid__voltage__worst__net:VPWR,1.19997
design_powergrid__drop__worst,0.0000261884
design_powergrid__drop__worst__net:VPWR,0.0000261884
design_powergrid__voltage__worst__net:VGND,0.0000246035
design_powergrid__drop__worst__net:VGND,0.0000246035
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.0000073400000000000000278401433850827828564433730207383632659912109375
ir__drop__worst,0.000026199999999999999873191713906095401398488320410251617431640625
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
