head	1.6;
access;
symbols
	OPENBSD_6_1:1.6.0.2
	OPENBSD_6_1_BASE:1.6
	OPENBSD_6_0:1.5.0.10
	OPENBSD_6_0_BASE:1.5
	OPENBSD_5_9:1.5.0.6
	OPENBSD_5_9_BASE:1.5
	OPENBSD_5_8:1.5.0.8
	OPENBSD_5_8_BASE:1.5
	OPENBSD_5_7:1.5.0.4
	OPENBSD_5_7_BASE:1.5
	OPENBSD_5_6:1.5.0.2
	OPENBSD_5_6_BASE:1.5
	OPENBSD_5_5:1.4.0.4
	OPENBSD_5_5_BASE:1.4
	OPENBSD_5_4:1.4.0.2
	OPENBSD_5_4_BASE:1.4
	OPENBSD_5_3:1.3.0.2
	OPENBSD_5_3_BASE:1.3
	OPENBSD_5_2:1.2.0.4
	OPENBSD_5_2_BASE:1.2
	OPENBSD_5_1_BASE:1.2
	OPENBSD_5_1:1.2.0.2
	jasper_20111311:1.1.1.1
	jasper:1.1.1;
locks; strict;
comment	@# @;


1.6
date	2017.02.13.10.27.00;	author benoit;	state Exp;
branches;
next	1.5;
commitid	uKxVHPZeJE81E2Ju;

1.5
date	2014.05.20.19.36.27;	author jasper;	state Exp;
branches;
next	1.4;

1.4
date	2013.05.13.11.43.27;	author benoit;	state Exp;
branches;
next	1.3;

1.3
date	2013.01.16.07.43.51;	author benoit;	state Exp;
branches;
next	1.2;

1.2
date	2011.11.14.11.00.23;	author jasper;	state Exp;
branches;
next	1.1;

1.1
date	2011.11.13.12.44.04;	author jasper;	state Exp;
branches
	1.1.1.1;
next	;

1.1.1.1
date	2011.11.13.12.44.04;	author jasper;	state Exp;
branches;
next	;


desc
@@


1.6
log
@Update to verilator-3.900.
@
text
@@@comment $OpenBSD: PLIST,v 1.5 2014/05/20 19:36:27 jasper Exp $
bin/verilator
@@bin bin/verilator_bin
@@bin bin/verilator_bin_dbg
bin/verilator_coverage
@@bin bin/verilator_coverage_bin_dbg
bin/verilator_profcfunc
@@man man/man1/verilator.1
@@man man/man1/verilator_coverage.1
@@man man/man1/verilator_profcfunc.1
share/pkgconfig/verilator.pc
share/verilator/
share/verilator/bin/
share/verilator/bin/verilator_includer
share/verilator/examples/
share/verilator/examples/test_c/
share/verilator/examples/test_c/Makefile
share/verilator/examples/test_c/Makefile_obj
share/verilator/examples/test_c/sim_main.cpp
share/verilator/examples/test_sc/
share/verilator/examples/test_sc/Makefile
share/verilator/examples/test_sc/Makefile_obj
share/verilator/examples/test_sc/sc_main.cpp
share/verilator/examples/test_v/
share/verilator/examples/test_v/input.vc
share/verilator/examples/test_v/t.v
share/verilator/examples/test_v/top.v
share/verilator/include/
share/verilator/include/verilated.cpp
share/verilator/include/verilated.h
share/verilator/include/verilated.mk
share/verilator/include/verilated.v
share/verilator/include/verilated_config.h
share/verilator/include/verilated_config.h.in
share/verilator/include/verilated_cov.cpp
share/verilator/include/verilated_cov.h
share/verilator/include/verilated_cov_key.h
share/verilator/include/verilated_dpi.cpp
share/verilator/include/verilated_dpi.h
share/verilator/include/verilated_heavy.h
share/verilator/include/verilated_imp.h
share/verilator/include/verilated_save.cpp
share/verilator/include/verilated_save.h
share/verilator/include/verilated_sc.h
share/verilator/include/verilated_syms.h
share/verilator/include/verilated_vcd_c.cpp
share/verilator/include/verilated_vcd_c.h
share/verilator/include/verilated_vcd_sc.cpp
share/verilator/include/verilated_vcd_sc.h
share/verilator/include/verilated_vpi.cpp
share/verilator/include/verilated_vpi.h
share/verilator/include/verilatedos.h
share/verilator/include/vltstd/
share/verilator/include/vltstd/svdpi.h
share/verilator/include/vltstd/vpi_user.h
@


1.5
log
@update to verilator-3.860
@
text
@d1 1
a1 1
@@comment $OpenBSD: PLIST,v 1.4 2013/05/13 11:43:27 benoit Exp $
d5 2
d9 3
a23 3
share/verilator/examples/test_sp/
share/verilator/examples/test_sp/Makefile
share/verilator/examples/test_sp/Makefile_obj
d35 3
@


1.4
log
@- update verilator to 3.846
- regen PLIST
@
text
@d1 1
a1 1
@@comment $OpenBSD: PLIST,v 1.3 2013/01/16 07:43:51 benoit Exp $
a24 11
share/verilator/examples/test_v/t_chg.v
share/verilator/examples/test_v/t_clk.v
share/verilator/examples/test_v/t_clk_flop.v
share/verilator/examples/test_v/t_clk_two.v
share/verilator/examples/test_v/t_inst.v
share/verilator/examples/test_v/t_inst_a.v
share/verilator/examples/test_v/t_inst_b.v
share/verilator/examples/test_v/t_netlist.v
share/verilator/examples/test_v/t_param.v
share/verilator/examples/test_v/t_param_a.v
share/verilator/examples/test_v/t_param_b.v
@


1.3
log
@- update verilator to 3.844
- regen PLIST

ok jasper@@
@
text
@d1 1
a1 1
@@comment $OpenBSD: PLIST,v 1.2 2011/11/14 11:00:23 jasper Exp $
d42 2
@


1.2
log
@- drop a file from plist which prevented packaging...$DEITY knows where it came from

spotted by naddy@@
@
text
@d1 1
a1 1
@@comment $OpenBSD: PLIST,v 1.1.1.1 2011/11/13 12:44:04 jasper Exp $
d46 2
@


1.1
log
@Initial revision
@
text
@d1 1
a1 1
@@comment $OpenBSD$
a14 1
share/verilator/examples/test_c/vlt_dump.vcd
@


1.1.1.1
log
@import verilator-3.824

Verilator is the fastest free Verilog HDL simulator, and beats most
commercial simulators. It compiles synthesizable Verilog (not test-bench
code!), plus some PSL, SystemVerilog and Synthesis assertions into C++
or SystemC code. It is designed for large projects where fast simulation
performance is of primary concern, and is especially well suited to
generate executable models of CPUs for embedded software design teams.

ok aja@@
@
text
@@
