
AVRASM ver. 2.2.6  C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm Sun May 26 12:26:47 2024

[builtin](2): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.1.130\avrasm\inc\m128def.inc'
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(1): Including file 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\definitions.asm'
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(2): Including file 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\macros.asm'
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(3): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.1.130\avrasm\inc\m128def.inc'
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(12): warning: Register r2 already defined by the .DEF directive
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(13): warning: Register r1 already defined by the .DEF directive
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(14): warning: Register r14 already defined by the .DEF directive
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(15): warning: Register r15 already defined by the .DEF directive
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(111): Including file 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\kpd4x4bis.asm'
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(112): Including file 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\lcd.asm'
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): Including file 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm'
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(114): Including file 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\subroutines.asm'
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(115): Including file 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\printf.asm'
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(116): Including file 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\songs.asm'
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(117): Including file 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\sound.asm'
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(118): Including file 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\wire1.asm'
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(119): Including file 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\wire1_temp2.asm'
[builtin](2): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.1.130\avrasm\inc\m128def.inc'
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(1): Including file 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\definitions.asm'
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(2): Including file 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\macros.asm'
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(3): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.1.130\avrasm\inc\m128def.inc'
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(111): Including file 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\kpd4x4bis.asm'
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(112): Including file 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\lcd.asm'
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): Including file 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm'
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(114): Including file 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\subroutines.asm'
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(115): Including file 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\printf.asm'
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(116): Including file 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\songs.asm'
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(117): Including file 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\sound.asm'
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(118): Including file 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\wire1.asm'
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(119): Including file 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\wire1_temp2.asm'
                                 
                                 .include "definitions.asm"
                                 
                                 ;***** Created: 2011-02-09 12:03 ******* Source: ATmega128.xml ***********
                                 ;*************************************************************************
                                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                                 ;* 
                                 ;* Number            : AVR000
                                 ;* File Name         : "m128def.inc"
                                 ;* Title             : Register/Bit Definitions for the ATmega128
                                 ;* Date              : 2011-02-09
                                 ;* Version           : 2.35
                                 ;* Support E-mail    : avr@atmel.com
                                 ;* Target MCU        : ATmega128
                                 ;* 
                                 ;* DESCRIPTION
                                 ;* When including this file in the assembly program file, all I/O register 
                                 ;* names and I/O register bit names appearing in the data book can be used.
                                 ;* In addition, the six registers forming the three data pointers X, Y and 
                                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                                 ;* SRAM is also defined 
                                 ;* 
                                 ;* The Register names are represented by their hexadecimal address.
                                 ;* 
                                 ;* The Register Bit names are represented by their bit number (0-7).
                                 ;* 
                                 ;* Please observe the difference in using the bit names with instructions
                                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                                 ;* (skip if bit in register set/cleared). The following example illustrates
                                 ;* this:
                                 ;* 
                                 ;* in    r16,PORTB             ;read PORTB latch
                                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                                 ;* out   PORTB,r16             ;output to PORTB
                                 ;* 
                                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                                 ;* rjmp  TOV0_is_set           ;jump if set
                                 ;* ...                         ;otherwise do something else
                                 ;*************************************************************************
                                 
                                 #ifndef _M128DEF_INC_
                                 #define _M128DEF_INC_
                                 
                                 
                                 #pragma partinc 0
                                 
                                 ; ***** SPECIFY DEVICE ***************************************************
                                 .device ATmega128
                                 #pragma AVRPART ADMIN PART_NAME ATmega128
                                 .equ	SIGNATURE_000	= 0x1e
                                 .equ	SIGNATURE_001	= 0x97
                                 .equ	SIGNATURE_002	= 0x02
                                 
                                 #pragma AVRPART CORE CORE_VERSION V2E
                                 
                                 
                                 ; ***** I/O REGISTER DEFINITIONS *****************************************
                                 ; NOTE:
                                 ; Definitions marked "MEMORY MAPPED"are extended I/O ports
                                 ; and cannot be used with IN/OUT instructions
                                 .equ	UCSR1C	= 0x9d	; MEMORY MAPPED
                                 .equ	UDR1	= 0x9c	; MEMORY MAPPED
                                 .equ	UCSR1A	= 0x9b	; MEMORY MAPPED
                                 .equ	UCSR1B	= 0x9a	; MEMORY MAPPED
                                 .equ	UBRR1H	= 0x98	; MEMORY MAPPED
                                 .equ	UBRR1L	= 0x99	; MEMORY MAPPED
                                 .equ	UCSR0C	= 0x95	; MEMORY MAPPED
                                 .equ	UBRR0H	= 0x90	; MEMORY MAPPED
                                 .equ	TCCR3C	= 0x8c	; MEMORY MAPPED
                                 .equ	TCCR3A	= 0x8b	; MEMORY MAPPED
                                 .equ	TCCR3B	= 0x8a	; MEMORY MAPPED
                                 .equ	TCNT3L	= 0x88	; MEMORY MAPPED
                                 .equ	TCNT3H	= 0x89	; MEMORY MAPPED
                                 .equ	OCR3AL	= 0x86	; MEMORY MAPPED
                                 .equ	OCR3AH	= 0x87	; MEMORY MAPPED
                                 .equ	OCR3BL	= 0x84	; MEMORY MAPPED
                                 .equ	OCR3BH	= 0x85	; MEMORY MAPPED
                                 .equ	OCR3CL	= 0x82	; MEMORY MAPPED
                                 .equ	OCR3CH	= 0x83	; MEMORY MAPPED
                                 .equ	ICR3L	= 0x80	; MEMORY MAPPED
                                 .equ	ICR3H	= 0x81	; MEMORY MAPPED
                                 .equ	ETIMSK	= 0x7d	; MEMORY MAPPED
                                 .equ	ETIFR	= 0x7c	; MEMORY MAPPED
                                 .equ	TCCR1C	= 0x7a	; MEMORY MAPPED
                                 .equ	OCR1CL	= 0x78	; MEMORY MAPPED
                                 .equ	OCR1CH	= 0x79	; MEMORY MAPPED
                                 .equ	TWCR	= 0x74	; MEMORY MAPPED
                                 .equ	TWDR	= 0x73	; MEMORY MAPPED
                                 .equ	TWAR	= 0x72	; MEMORY MAPPED
                                 .equ	TWSR	= 0x71	; MEMORY MAPPED
                                 .equ	TWBR	= 0x70	; MEMORY MAPPED
                                 .equ	OSCCAL	= 0x6f	; MEMORY MAPPED
                                 .equ	XMCRA	= 0x6d	; MEMORY MAPPED
                                 .equ	XMCRB	= 0x6c	; MEMORY MAPPED
                                 .equ	EICRA	= 0x6a	; MEMORY MAPPED
                                 .equ	SPMCSR	= 0x68	; MEMORY MAPPED
                                 .equ	PORTG	= 0x65	; MEMORY MAPPED
                                 .equ	DDRG	= 0x64	; MEMORY MAPPED
                                 .equ	PING	= 0x63	; MEMORY MAPPED
                                 .equ	PORTF	= 0x62	; MEMORY MAPPED
                                 .equ	DDRF	= 0x61	; MEMORY MAPPED
                                 .equ	SREG	= 0x3f
                                 .equ	SPL	= 0x3d
                                 .equ	SPH	= 0x3e
                                 .equ	XDIV	= 0x3c
                                 .equ	RAMPZ	= 0x3b
                                 .equ	EICRB	= 0x3a
                                 .equ	EIMSK	= 0x39
                                 .equ	EIFR	= 0x38
                                 .equ	TIMSK	= 0x37
                                 .equ	TIFR	= 0x36
                                 .equ	MCUCR	= 0x35
                                 .equ	MCUCSR	= 0x34
                                 .equ	TCCR0	= 0x33
                                 .equ	TCNT0	= 0x32
                                 .equ	OCR0	= 0x31
                                 .equ	ASSR	= 0x30
                                 .equ	TCCR1A	= 0x2f
                                 .equ	TCCR1B	= 0x2e
                                 .equ	TCNT1L	= 0x2c
                                 .equ	TCNT1H	= 0x2d
                                 .equ	OCR1AL	= 0x2a
                                 .equ	OCR1AH	= 0x2b
                                 .equ	OCR1BL	= 0x28
                                 .equ	OCR1BH	= 0x29
                                 .equ	ICR1L	= 0x26
                                 .equ	ICR1H	= 0x27
                                 .equ	TCCR2	= 0x25
                                 .equ	TCNT2	= 0x24
                                 .equ	OCR2	= 0x23
                                 .equ	OCDR	= 0x22
                                 .equ	WDTCR	= 0x21
                                 .equ	SFIOR	= 0x20
                                 .equ	EEARL	= 0x1e
                                 .equ	EEARH	= 0x1f
                                 .equ	EEDR	= 0x1d
                                 .equ	EECR	= 0x1c
                                 .equ	PORTA	= 0x1b
                                 .equ	DDRA	= 0x1a
                                 .equ	PINA	= 0x19
                                 .equ	PORTB	= 0x18
                                 .equ	DDRB	= 0x17
                                 .equ	PINB	= 0x16
                                 .equ	PORTC	= 0x15
                                 .equ	DDRC	= 0x14
                                 .equ	PINC	= 0x13
                                 .equ	PORTD	= 0x12
                                 .equ	DDRD	= 0x11
                                 .equ	PIND	= 0x10
                                 .equ	SPDR	= 0x0f
                                 .equ	SPSR	= 0x0e
                                 .equ	SPCR	= 0x0d
                                 .equ	UDR0	= 0x0c
                                 .equ	UCSR0A	= 0x0b
                                 .equ	UCSR0B	= 0x0a
                                 .equ	UBRR0L	= 0x09
                                 .equ	ACSR	= 0x08
                                 .equ	ADMUX	= 0x07
                                 .equ	ADCSRA	= 0x06
                                 .equ	ADCH	= 0x05
                                 .equ	ADCL	= 0x04
                                 .equ	PORTE	= 0x03
                                 .equ	DDRE	= 0x02
                                 .equ	PINE	= 0x01
                                 .equ	PINF	= 0x00
                                 
                                 
                                 ; ***** BIT DEFINITIONS **************************************************
                                 
                                 ; ***** ANALOG_COMPARATOR ************
                                 ; SFIOR - Special Function IO Register
                                 .equ	ACME	= 3	; Analog Comparator Multiplexer Enable
                                 
                                 ; ACSR - Analog Comparator Control And Status Register
                                 .equ	ACIS0	= 0	; Analog Comparator Interrupt Mode Select bit 0
                                 .equ	ACIS1	= 1	; Analog Comparator Interrupt Mode Select bit 1
                                 .equ	ACIC	= 2	; Analog Comparator Input Capture Enable
                                 .equ	ACIE	= 3	; Analog Comparator Interrupt Enable
                                 .equ	ACI	= 4	; Analog Comparator Interrupt Flag
                                 .equ	ACO	= 5	; Analog Compare Output
                                 .equ	ACBG	= 6	; Analog Comparator Bandgap Select
                                 .equ	ACD	= 7	; Analog Comparator Disable
                                 
                                 
                                 ; ***** SPI **************************
                                 ; SPDR - SPI Data Register
                                 .equ	SPDR0	= 0	; SPI Data Register bit 0
                                 .equ	SPDR1	= 1	; SPI Data Register bit 1
                                 .equ	SPDR2	= 2	; SPI Data Register bit 2
                                 .equ	SPDR3	= 3	; SPI Data Register bit 3
                                 .equ	SPDR4	= 4	; SPI Data Register bit 4
                                 .equ	SPDR5	= 5	; SPI Data Register bit 5
                                 .equ	SPDR6	= 6	; SPI Data Register bit 6
                                 .equ	SPDR7	= 7	; SPI Data Register bit 7
                                 
                                 ; SPSR - SPI Status Register
                                 .equ	SPI2X	= 0	; Double SPI Speed Bit
                                 .equ	WCOL	= 6	; Write Collision Flag
                                 .equ	SPIF	= 7	; SPI Interrupt Flag
                                 
                                 ; SPCR - SPI Control Register
                                 .equ	SPR0	= 0	; SPI Clock Rate Select 0
                                 .equ	SPR1	= 1	; SPI Clock Rate Select 1
                                 .equ	CPHA	= 2	; Clock Phase
                                 .equ	CPOL	= 3	; Clock polarity
                                 .equ	MSTR	= 4	; Master/Slave Select
                                 .equ	DORD	= 5	; Data Order
                                 .equ	SPE	= 6	; SPI Enable
                                 .equ	SPIE	= 7	; SPI Interrupt Enable
                                 
                                 
                                 ; ***** TWI **************************
                                 ; TWBR - TWI Bit Rate register
                                 .equ	I2BR	= TWBR	; For compatibility
                                 .equ	TWBR0	= 0	; 
                                 .equ	TWBR1	= 1	; 
                                 .equ	TWBR2	= 2	; 
                                 .equ	TWBR3	= 3	; 
                                 .equ	TWBR4	= 4	; 
                                 .equ	TWBR5	= 5	; 
                                 .equ	TWBR6	= 6	; 
                                 .equ	TWBR7	= 7	; 
                                 
                                 ; TWCR - TWI Control Register
                                 .equ	I2CR	= TWCR	; For compatibility
                                 .equ	TWIE	= 0	; TWI Interrupt Enable
                                 .equ	I2IE	= TWIE	; For compatibility
                                 .equ	TWEN	= 2	; TWI Enable Bit
                                 .equ	I2EN	= TWEN	; For compatibility
                                 .equ	ENI2C	= TWEN	; For compatibility
                                 .equ	TWWC	= 3	; TWI Write Collition Flag
                                 .equ	I2WC	= TWWC	; For compatibility
                                 .equ	TWSTO	= 4	; TWI Stop Condition Bit
                                 .equ	I2STO	= TWSTO	; For compatibility
                                 .equ	TWSTA	= 5	; TWI Start Condition Bit
                                 .equ	I2STA	= TWSTA	; For compatibility
                                 .equ	TWEA	= 6	; TWI Enable Acknowledge Bit
                                 .equ	I2EA	= TWEA	; For compatibility
                                 .equ	TWINT	= 7	; TWI Interrupt Flag
                                 .equ	I2INT	= TWINT	; For compatibility
                                 
                                 ; TWSR - TWI Status Register
                                 .equ	I2SR	= TWSR	; For compatibility
                                 .equ	TWPS0	= 0	; TWI Prescaler
                                 .equ	TWS0	= TWPS0	; For compatibility
                                 .equ	I2GCE	= TWPS0	; For compatibility
                                 .equ	TWPS1	= 1	; TWI Prescaler
                                 .equ	TWS1	= TWPS1	; For compatibility
                                 .equ	TWS3	= 3	; TWI Status
                                 .equ	I2S3	= TWS3	; For compatibility
                                 .equ	TWS4	= 4	; TWI Status
                                 .equ	I2S4	= TWS4	; For compatibility
                                 .equ	TWS5	= 5	; TWI Status
                                 .equ	I2S5	= TWS5	; For compatibility
                                 .equ	TWS6	= 6	; TWI Status
                                 .equ	I2S6	= TWS6	; For compatibility
                                 .equ	TWS7	= 7	; TWI Status
                                 .equ	I2S7	= TWS7	; For compatibility
                                 
                                 ; TWDR - TWI Data register
                                 .equ	I2DR	= TWDR	; For compatibility
                                 .equ	TWD0	= 0	; TWI Data Register Bit 0
                                 .equ	TWD1	= 1	; TWI Data Register Bit 1
                                 .equ	TWD2	= 2	; TWI Data Register Bit 2
                                 .equ	TWD3	= 3	; TWI Data Register Bit 3
                                 .equ	TWD4	= 4	; TWI Data Register Bit 4
                                 .equ	TWD5	= 5	; TWI Data Register Bit 5
                                 .equ	TWD6	= 6	; TWI Data Register Bit 6
                                 .equ	TWD7	= 7	; TWI Data Register Bit 7
                                 
                                 ; TWAR - TWI (Slave) Address register
                                 .equ	I2AR	= TWAR	; For compatibility
                                 .equ	TWGCE	= 0	; TWI General Call Recognition Enable Bit
                                 .equ	TWA0	= 1	; TWI (Slave) Address register Bit 0
                                 .equ	TWA1	= 2	; TWI (Slave) Address register Bit 1
                                 .equ	TWA2	= 3	; TWI (Slave) Address register Bit 2
                                 .equ	TWA3	= 4	; TWI (Slave) Address register Bit 3
                                 .equ	TWA4	= 5	; TWI (Slave) Address register Bit 4
                                 .equ	TWA5	= 6	; TWI (Slave) Address register Bit 5
                                 .equ	TWA6	= 7	; TWI (Slave) Address register Bit 6
                                 
                                 
                                 ; ***** USART0 ***********************
                                 ; UDR0 - USART I/O Data Register
                                 .equ	UDR00	= 0	; USART I/O Data Register bit 0
                                 .equ	UDR01	= 1	; USART I/O Data Register bit 1
                                 .equ	UDR02	= 2	; USART I/O Data Register bit 2
                                 .equ	UDR03	= 3	; USART I/O Data Register bit 3
                                 .equ	UDR04	= 4	; USART I/O Data Register bit 4
                                 .equ	UDR05	= 5	; USART I/O Data Register bit 5
                                 .equ	UDR06	= 6	; USART I/O Data Register bit 6
                                 .equ	UDR07	= 7	; USART I/O Data Register bit 7
                                 
                                 ; UCSR0A - USART Control and Status Register A
                                 .equ	MPCM0	= 0	; Multi-processor Communication Mode
                                 .equ	U2X0	= 1	; Double the USART transmission speed
                                 .equ	UPE0	= 2	; Parity Error
                                 .equ	DOR0	= 3	; Data overRun
                                 .equ	FE0	= 4	; Framing Error
                                 .equ	UDRE0	= 5	; USART Data Register Empty
                                 .equ	TXC0	= 6	; USART Transmitt Complete
                                 .equ	RXC0	= 7	; USART Receive Complete
                                 
                                 ; UCSR0B - USART Control and Status Register B
                                 .equ	TXB80	= 0	; Transmit Data Bit 8
                                 .equ	RXB80	= 1	; Receive Data Bit 8
                                 .equ	UCSZ02	= 2	; Character Size
                                 .equ	UCSZ2	= UCSZ02	; For compatibility
                                 .equ	TXEN0	= 3	; Transmitter Enable
                                 .equ	RXEN0	= 4	; Receiver Enable
                                 .equ	UDRIE0	= 5	; USART Data register Empty Interrupt Enable
                                 .equ	TXCIE0	= 6	; TX Complete Interrupt Enable
                                 .equ	RXCIE0	= 7	; RX Complete Interrupt Enable
                                 
                                 ; UCSR0C - USART Control and Status Register C
                                 .equ	UCPOL0	= 0	; Clock Polarity
                                 .equ	UCSZ00	= 1	; Character Size
                                 .equ	UCSZ01	= 2	; Character Size
                                 .equ	USBS0	= 3	; Stop Bit Select
                                 .equ	UPM00	= 4	; Parity Mode Bit 0
                                 .equ	UPM01	= 5	; Parity Mode Bit 1
                                 .equ	UMSEL0	= 6	; USART Mode Select
                                 
                                 ; UBRR0H - USART Baud Rate Register Hight Byte
                                 .equ	UBRR8	= 0	; USART Baud Rate Register bit 8
                                 .equ	UBRR9	= 1	; USART Baud Rate Register bit 9
                                 .equ	UBRR10	= 2	; USART Baud Rate Register bit 10
                                 .equ	UBRR11	= 3	; USART Baud Rate Register bit 11
                                 
                                 ; UBRR0L - USART Baud Rate Register Low Byte
                                 .equ	UBRR0	= 0	; USART Baud Rate Register bit 0
                                 .equ	UBRR1	= 1	; USART Baud Rate Register bit 1
                                 .equ	UBRR2	= 2	; USART Baud Rate Register bit 2
                                 .equ	UBRR3	= 3	; USART Baud Rate Register bit 3
                                 .equ	UBRR4	= 4	; USART Baud Rate Register bit 4
                                 .equ	UBRR5	= 5	; USART Baud Rate Register bit 5
                                 .equ	UBRR6	= 6	; USART Baud Rate Register bit 6
                                 .equ	UBRR7	= 7	; USART Baud Rate Register bit 7
                                 
                                 
                                 ; ***** USART1 ***********************
                                 ; UDR1 - USART I/O Data Register
                                 .equ	UDR10	= 0	; USART I/O Data Register bit 0
                                 .equ	UDR11	= 1	; USART I/O Data Register bit 1
                                 .equ	UDR12	= 2	; USART I/O Data Register bit 2
                                 .equ	UDR13	= 3	; USART I/O Data Register bit 3
                                 .equ	UDR14	= 4	; USART I/O Data Register bit 4
                                 .equ	UDR15	= 5	; USART I/O Data Register bit 5
                                 .equ	UDR16	= 6	; USART I/O Data Register bit 6
                                 .equ	UDR17	= 7	; USART I/O Data Register bit 7
                                 
                                 ; UCSR1A - USART Control and Status Register A
                                 .equ	MPCM1	= 0	; Multi-processor Communication Mode
                                 .equ	U2X1	= 1	; Double the USART transmission speed
                                 .equ	UPE1	= 2	; Parity Error
                                 .equ	DOR1	= 3	; Data overRun
                                 .equ	FE1	= 4	; Framing Error
                                 .equ	UDRE1	= 5	; USART Data Register Empty
                                 .equ	TXC1	= 6	; USART Transmitt Complete
                                 .equ	RXC1	= 7	; USART Receive Complete
                                 
                                 ; UCSR1B - USART Control and Status Register B
                                 .equ	TXB81	= 0	; Transmit Data Bit 8
                                 .equ	RXB81	= 1	; Receive Data Bit 8
                                 .equ	UCSZ12	= 2	; Character Size
                                 .equ	TXEN1	= 3	; Transmitter Enable
                                 .equ	RXEN1	= 4	; Receiver Enable
                                 .equ	UDRIE1	= 5	; USART Data register Empty Interrupt Enable
                                 .equ	TXCIE1	= 6	; TX Complete Interrupt Enable
                                 .equ	RXCIE1	= 7	; RX Complete Interrupt Enable
                                 
                                 ; UCSR1C - USART Control and Status Register C
                                 .equ	UCPOL1	= 0	; Clock Polarity
                                 .equ	UCSZ10	= 1	; Character Size
                                 .equ	UCSZ11	= 2	; Character Size
                                 .equ	USBS1	= 3	; Stop Bit Select
                                 .equ	UPM10	= 4	; Parity Mode Bit 0
                                 .equ	UPM11	= 5	; Parity Mode Bit 1
                                 .equ	UMSEL1	= 6	; USART Mode Select
                                 
                                 ; UBRR1H - USART Baud Rate Register Hight Byte
                                 ;.equ	UBRR8	= 0	; USART Baud Rate Register bit 8
                                 ;.equ	UBRR9	= 1	; USART Baud Rate Register bit 9
                                 ;.equ	UBRR10	= 2	; USART Baud Rate Register bit 10
                                 ;.equ	UBRR11	= 3	; USART Baud Rate Register bit 11
                                 
                                 ; UBRR1L - USART Baud Rate Register Low Byte
                                 ;.equ	UBRR0	= 0	; USART Baud Rate Register bit 0
                                 ;.equ	UBRR1	= 1	; USART Baud Rate Register bit 1
                                 ;.equ	UBRR2	= 2	; USART Baud Rate Register bit 2
                                 ;.equ	UBRR3	= 3	; USART Baud Rate Register bit 3
                                 ;.equ	UBRR4	= 4	; USART Baud Rate Register bit 4
                                 ;.equ	UBRR5	= 5	; USART Baud Rate Register bit 5
                                 ;.equ	UBRR6	= 6	; USART Baud Rate Register bit 6
                                 ;.equ	UBRR7	= 7	; USART Baud Rate Register bit 7
                                 
                                 
                                 ; ***** CPU **************************
                                 ; SREG - Status Register
                                 .equ	SREG_C	= 0	; Carry Flag
                                 .equ	SREG_Z	= 1	; Zero Flag
                                 .equ	SREG_N	= 2	; Negative Flag
                                 .equ	SREG_V	= 3	; Two's Complement Overflow Flag
                                 .equ	SREG_S	= 4	; Sign Bit
                                 .equ	SREG_H	= 5	; Half Carry Flag
                                 .equ	SREG_T	= 6	; Bit Copy Storage
                                 .equ	SREG_I	= 7	; Global Interrupt Enable
                                 
                                 ; MCUCR - MCU Control Register
                                 .equ	IVCE	= 0	; Interrupt Vector Change Enable
                                 .equ	IVSEL	= 1	; Interrupt Vector Select
                                 .equ	SM2	= 2	; Sleep Mode Select
                                 .equ	SM0	= 3	; Sleep Mode Select
                                 .equ	SM1	= 4	; Sleep Mode Select
                                 .equ	SE	= 5	; Sleep Enable
                                 .equ	SRW10	= 6	; External SRAM Wait State Select
                                 .equ	SRE	= 7	; External SRAM Enable
                                 
                                 ; XMCRA - External Memory Control Register A
                                 .equ	SRW11	= 1	; Wait state select bit upper page
                                 .equ	SRW00	= 2	; Wait state select bit lower page
                                 .equ	SRW01	= 3	; Wait state select bit lower page
                                 .equ	SRL0	= 4	; Wait state page limit
                                 .equ	SRL1	= 5	; Wait state page limit
                                 .equ	SRL2	= 6	; Wait state page limit
                                 
                                 ; XMCRB - External Memory Control Register B
                                 .equ	XMM0	= 0	; External Memory High Mask
                                 .equ	XMM1	= 1	; External Memory High Mask
                                 .equ	XMM2	= 2	; External Memory High Mask
                                 .equ	XMBK	= 7	; External Memory Bus Keeper Enable
                                 
                                 ; OSCCAL - Oscillator Calibration Value
                                 .equ	CAL0	= 0	; Oscillator Calibration Value
                                 .equ	CAL1	= 1	; Oscillator Calibration Value
                                 .equ	CAL2	= 2	; Oscillator Calibration Value
                                 .equ	CAL3	= 3	; Oscillator Calibration Value
                                 .equ	CAL4	= 4	; Oscillator Calibration Value
                                 .equ	CAL5	= 5	; Oscillator Calibration Value
                                 .equ	CAL6	= 6	; Oscillator Calibration Value
                                 .equ	CAL7	= 7	; Oscillator Calibration Value
                                 
                                 ; XDIV - XTAL Divide Control Register
                                 .equ	XDIV0	= 0	; XTAl Divide Select Bit 0
                                 .equ	XDIV1	= 1	; XTAl Divide Select Bit 1
                                 .equ	XDIV2	= 2	; XTAl Divide Select Bit 2
                                 .equ	XDIV3	= 3	; XTAl Divide Select Bit 3
                                 .equ	XDIV4	= 4	; XTAl Divide Select Bit 4
                                 .equ	XDIV5	= 5	; XTAl Divide Select Bit 5
                                 .equ	XDIV6	= 6	; XTAl Divide Select Bit 6
                                 .equ	XDIVEN	= 7	; XTAL Divide Enable
                                 
                                 ; MCUCSR - MCU Control And Status Register
                                 .equ	PORF	= 0	; Power-on reset flag
                                 .equ	EXTRF	= 1	; External Reset Flag
                                 .equ	BORF	= 2	; Brown-out Reset Flag
                                 .equ	WDRF	= 3	; Watchdog Reset Flag
                                 .equ	JTRF	= 4	; JTAG Reset Flag
                                 .equ	JTD	= 7	; JTAG Interface Disable
                                 
                                 ; RAMPZ - RAM Page Z Select Register
                                 .equ	RAMPZ0	= 0	; RAM Page Z Select Register Bit 0
                                 
                                 
                                 ; ***** BOOT_LOAD ********************
                                 ; SPMCSR - Store Program Memory Control Register
                                 .equ	SPMCR	= SPMCSR	; For compatibility
                                 .equ	SPMEN	= 0	; Store Program Memory Enable
                                 .equ	PGERS	= 1	; Page Erase
                                 .equ	PGWRT	= 2	; Page Write
                                 .equ	BLBSET	= 3	; Boot Lock Bit Set
                                 .equ	RWWSRE	= 4	; Read While Write section read enable
                                 .equ	ASRE	= RWWSRE	; For compatibility
                                 .equ	RWWSB	= 6	; Read While Write Section Busy
                                 .equ	ASB	= RWWSB	; For compatibility
                                 .equ	SPMIE	= 7	; SPM Interrupt Enable
                                 
                                 
                                 ; ***** JTAG *************************
                                 ; OCDR - On-Chip Debug Related Register in I/O Memory
                                 .equ	OCDR0	= 0	; On-Chip Debug Register Bit 0
                                 .equ	OCDR1	= 1	; On-Chip Debug Register Bit 1
                                 .equ	OCDR2	= 2	; On-Chip Debug Register Bit 2
                                 .equ	OCDR3	= 3	; On-Chip Debug Register Bit 3
                                 .equ	OCDR4	= 4	; On-Chip Debug Register Bit 4
                                 .equ	OCDR5	= 5	; On-Chip Debug Register Bit 5
                                 .equ	OCDR6	= 6	; On-Chip Debug Register Bit 6
                                 .equ	OCDR7	= 7	; On-Chip Debug Register Bit 7
                                 .equ	IDRD	= OCDR7	; For compatibility
                                 
                                 ; MCUCSR - MCU Control And Status Register
                                 ;.equ	JTRF	= 4	; JTAG Reset Flag
                                 ;.equ	JTD	= 7	; JTAG Interface Disable
                                 
                                 
                                 ; ***** MISC *************************
                                 ; SFIOR - Special Function IO Register
                                 .equ	PSR321	= 0	; Prescaler Reset Timer/Counter3, Timer/Counter2, and Timer/Counter1
                                 .equ	PSR1	= PSR321	; For compatibility
                                 .equ	PSR2	= PSR321	; For compatibility
                                 .equ	PSR3	= PSR321	; For compatibility
                                 .equ	PSR0	= 1	; Prescaler Reset Timer/Counter0
                                 .equ	PUD	= 2	; Pull Up Disable
                                 ;.equ	ACME	= 3	; Analog Comparator Multiplexer Enable
                                 .equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** EXTERNAL_INTERRUPT ***********
                                 ; EICRA - External Interrupt Control Register A
                                 .equ	ISC00	= 0	; External Interrupt Sense Control Bit
                                 .equ	ISC01	= 1	; External Interrupt Sense Control Bit
                                 .equ	ISC10	= 2	; External Interrupt Sense Control Bit
                                 .equ	ISC11	= 3	; External Interrupt Sense Control Bit
                                 .equ	ISC20	= 4	; External Interrupt Sense Control Bit
                                 .equ	ISC21	= 5	; External Interrupt Sense Control Bit
                                 .equ	ISC30	= 6	; External Interrupt Sense Control Bit
                                 .equ	ISC31	= 7	; External Interrupt Sense Control Bit
                                 
                                 ; EICRB - External Interrupt Control Register B
                                 .equ	ISC40	= 0	; External Interrupt 7-4 Sense Control Bit
                                 .equ	ISC41	= 1	; External Interrupt 7-4 Sense Control Bit
                                 .equ	ISC50	= 2	; External Interrupt 7-4 Sense Control Bit
                                 .equ	ISC51	= 3	; External Interrupt 7-4 Sense Control Bit
                                 .equ	ISC60	= 4	; External Interrupt 7-4 Sense Control Bit
                                 .equ	ISC61	= 5	; External Interrupt 7-4 Sense Control Bit
                                 .equ	ISC70	= 6	; External Interrupt 7-4 Sense Control Bit
                                 .equ	ISC71	= 7	; External Interrupt 7-4 Sense Control Bit
                                 
                                 ; EIMSK - External Interrupt Mask Register
                                 .equ	GICR	= EIMSK	; For compatibility
                                 .equ	GIMSK	= EIMSK	; For compatibility
                                 .equ	INT0	= 0	; External Interrupt Request 0 Enable
                                 .equ	INT1	= 1	; External Interrupt Request 1 Enable
                                 .equ	INT2	= 2	; External Interrupt Request 2 Enable
                                 .equ	INT3	= 3	; External Interrupt Request 3 Enable
                                 .equ	INT4	= 4	; External Interrupt Request 4 Enable
                                 .equ	INT5	= 5	; External Interrupt Request 5 Enable
                                 .equ	INT6	= 6	; External Interrupt Request 6 Enable
                                 .equ	INT7	= 7	; External Interrupt Request 7 Enable
                                 
                                 ; EIFR - External Interrupt Flag Register
                                 .equ	GIFR	= EIFR	; For compatibility
                                 .equ	INTF0	= 0	; External Interrupt Flag 0
                                 .equ	INTF1	= 1	; External Interrupt Flag 1
                                 .equ	INTF2	= 2	; External Interrupt Flag 2
                                 .equ	INTF3	= 3	; External Interrupt Flag 3
                                 .equ	INTF4	= 4	; External Interrupt Flag 4
                                 .equ	INTF5	= 5	; External Interrupt Flag 5
                                 .equ	INTF6	= 6	; External Interrupt Flag 6
                                 .equ	INTF7	= 7	; External Interrupt Flag 7
                                 
                                 
                                 ; ***** EEPROM ***********************
                                 ; EEDR - EEPROM Data Register
                                 .equ	EEDR0	= 0	; EEPROM Data Register bit 0
                                 .equ	EEDR1	= 1	; EEPROM Data Register bit 1
                                 .equ	EEDR2	= 2	; EEPROM Data Register bit 2
                                 .equ	EEDR3	= 3	; EEPROM Data Register bit 3
                                 .equ	EEDR4	= 4	; EEPROM Data Register bit 4
                                 .equ	EEDR5	= 5	; EEPROM Data Register bit 5
                                 .equ	EEDR6	= 6	; EEPROM Data Register bit 6
                                 .equ	EEDR7	= 7	; EEPROM Data Register bit 7
                                 
                                 ; EECR - EEPROM Control Register
                                 .equ	EERE	= 0	; EEPROM Read Enable
                                 .equ	EEWE	= 1	; EEPROM Write Enable
                                 .equ	EEMWE	= 2	; EEPROM Master Write Enable
                                 .equ	EERIE	= 3	; EEPROM Ready Interrupt Enable
                                 
                                 
                                 ; ***** PORTA ************************
                                 ; PORTA - Port A Data Register
                                 .equ	PORTA0	= 0	; Port A Data Register bit 0
                                 .equ	PA0	= 0	; For compatibility
                                 .equ	PORTA1	= 1	; Port A Data Register bit 1
                                 .equ	PA1	= 1	; For compatibility
                                 .equ	PORTA2	= 2	; Port A Data Register bit 2
                                 .equ	PA2	= 2	; For compatibility
                                 .equ	PORTA3	= 3	; Port A Data Register bit 3
                                 .equ	PA3	= 3	; For compatibility
                                 .equ	PORTA4	= 4	; Port A Data Register bit 4
                                 .equ	PA4	= 4	; For compatibility
                                 .equ	PORTA5	= 5	; Port A Data Register bit 5
                                 .equ	PA5	= 5	; For compatibility
                                 .equ	PORTA6	= 6	; Port A Data Register bit 6
                                 .equ	PA6	= 6	; For compatibility
                                 .equ	PORTA7	= 7	; Port A Data Register bit 7
                                 .equ	PA7	= 7	; For compatibility
                                 
                                 ; DDRA - Port A Data Direction Register
                                 .equ	DDA0	= 0	; Data Direction Register, Port A, bit 0
                                 .equ	DDA1	= 1	; Data Direction Register, Port A, bit 1
                                 .equ	DDA2	= 2	; Data Direction Register, Port A, bit 2
                                 .equ	DDA3	= 3	; Data Direction Register, Port A, bit 3
                                 .equ	DDA4	= 4	; Data Direction Register, Port A, bit 4
                                 .equ	DDA5	= 5	; Data Direction Register, Port A, bit 5
                                 .equ	DDA6	= 6	; Data Direction Register, Port A, bit 6
                                 .equ	DDA7	= 7	; Data Direction Register, Port A, bit 7
                                 
                                 ; PINA - Port A Input Pins
                                 .equ	PINA0	= 0	; Input Pins, Port A bit 0
                                 .equ	PINA1	= 1	; Input Pins, Port A bit 1
                                 .equ	PINA2	= 2	; Input Pins, Port A bit 2
                                 .equ	PINA3	= 3	; Input Pins, Port A bit 3
                                 .equ	PINA4	= 4	; Input Pins, Port A bit 4
                                 .equ	PINA5	= 5	; Input Pins, Port A bit 5
                                 .equ	PINA6	= 6	; Input Pins, Port A bit 6
                                 .equ	PINA7	= 7	; Input Pins, Port A bit 7
                                 
                                 
                                 ; ***** PORTB ************************
                                 ; PORTB - Port B Data Register
                                 .equ	PORTB0	= 0	; Port B Data Register bit 0
                                 .equ	PB0	= 0	; For compatibility
                                 .equ	PORTB1	= 1	; Port B Data Register bit 1
                                 .equ	PB1	= 1	; For compatibility
                                 .equ	PORTB2	= 2	; Port B Data Register bit 2
                                 .equ	PB2	= 2	; For compatibility
                                 .equ	PORTB3	= 3	; Port B Data Register bit 3
                                 .equ	PB3	= 3	; For compatibility
                                 .equ	PORTB4	= 4	; Port B Data Register bit 4
                                 .equ	PB4	= 4	; For compatibility
                                 .equ	PORTB5	= 5	; Port B Data Register bit 5
                                 .equ	PB5	= 5	; For compatibility
                                 .equ	PORTB6	= 6	; Port B Data Register bit 6
                                 .equ	PB6	= 6	; For compatibility
                                 .equ	PORTB7	= 7	; Port B Data Register bit 7
                                 .equ	PB7	= 7	; For compatibility
                                 
                                 ; DDRB - Port B Data Direction Register
                                 .equ	DDB0	= 0	; Port B Data Direction Register bit 0
                                 .equ	DDB1	= 1	; Port B Data Direction Register bit 1
                                 .equ	DDB2	= 2	; Port B Data Direction Register bit 2
                                 .equ	DDB3	= 3	; Port B Data Direction Register bit 3
                                 .equ	DDB4	= 4	; Port B Data Direction Register bit 4
                                 .equ	DDB5	= 5	; Port B Data Direction Register bit 5
                                 .equ	DDB6	= 6	; Port B Data Direction Register bit 6
                                 .equ	DDB7	= 7	; Port B Data Direction Register bit 7
                                 
                                 ; PINB - Port B Input Pins
                                 .equ	PINB0	= 0	; Port B Input Pins bit 0
                                 .equ	PINB1	= 1	; Port B Input Pins bit 1
                                 .equ	PINB2	= 2	; Port B Input Pins bit 2
                                 .equ	PINB3	= 3	; Port B Input Pins bit 3
                                 .equ	PINB4	= 4	; Port B Input Pins bit 4
                                 .equ	PINB5	= 5	; Port B Input Pins bit 5
                                 .equ	PINB6	= 6	; Port B Input Pins bit 6
                                 .equ	PINB7	= 7	; Port B Input Pins bit 7
                                 
                                 
                                 ; ***** PORTC ************************
                                 ; PORTC - Port C Data Register
                                 .equ	PORTC0	= 0	; Port C Data Register bit 0
                                 .equ	PC0	= 0	; For compatibility
                                 .equ	PORTC1	= 1	; Port C Data Register bit 1
                                 .equ	PC1	= 1	; For compatibility
                                 .equ	PORTC2	= 2	; Port C Data Register bit 2
                                 .equ	PC2	= 2	; For compatibility
                                 .equ	PORTC3	= 3	; Port C Data Register bit 3
                                 .equ	PC3	= 3	; For compatibility
                                 .equ	PORTC4	= 4	; Port C Data Register bit 4
                                 .equ	PC4	= 4	; For compatibility
                                 .equ	PORTC5	= 5	; Port C Data Register bit 5
                                 .equ	PC5	= 5	; For compatibility
                                 .equ	PORTC6	= 6	; Port C Data Register bit 6
                                 .equ	PC6	= 6	; For compatibility
                                 .equ	PORTC7	= 7	; Port C Data Register bit 7
                                 .equ	PC7	= 7	; For compatibility
                                 
                                 ; DDRC - Port C Data Direction Register
                                 .equ	DDC0	= 0	; Port C Data Direction Register bit 0
                                 .equ	DDC1	= 1	; Port C Data Direction Register bit 1
                                 .equ	DDC2	= 2	; Port C Data Direction Register bit 2
                                 .equ	DDC3	= 3	; Port C Data Direction Register bit 3
                                 .equ	DDC4	= 4	; Port C Data Direction Register bit 4
                                 .equ	DDC5	= 5	; Port C Data Direction Register bit 5
                                 .equ	DDC6	= 6	; Port C Data Direction Register bit 6
                                 .equ	DDC7	= 7	; Port C Data Direction Register bit 7
                                 
                                 ; PINC - Port C Input Pins
                                 .equ	PINC0	= 0	; Port C Input Pins bit 0
                                 .equ	PINC1	= 1	; Port C Input Pins bit 1
                                 .equ	PINC2	= 2	; Port C Input Pins bit 2
                                 .equ	PINC3	= 3	; Port C Input Pins bit 3
                                 .equ	PINC4	= 4	; Port C Input Pins bit 4
                                 .equ	PINC5	= 5	; Port C Input Pins bit 5
                                 .equ	PINC6	= 6	; Port C Input Pins bit 6
                                 .equ	PINC7	= 7	; Port C Input Pins bit 7
                                 
                                 
                                 ; ***** PORTD ************************
                                 ; PORTD - Port D Data Register
                                 .equ	PORTD0	= 0	; Port D Data Register bit 0
                                 .equ	PD0	= 0	; For compatibility
                                 .equ	PORTD1	= 1	; Port D Data Register bit 1
                                 .equ	PD1	= 1	; For compatibility
                                 .equ	PORTD2	= 2	; Port D Data Register bit 2
                                 .equ	PD2	= 2	; For compatibility
                                 .equ	PORTD3	= 3	; Port D Data Register bit 3
                                 .equ	PD3	= 3	; For compatibility
                                 .equ	PORTD4	= 4	; Port D Data Register bit 4
                                 .equ	PD4	= 4	; For compatibility
                                 .equ	PORTD5	= 5	; Port D Data Register bit 5
                                 .equ	PD5	= 5	; For compatibility
                                 .equ	PORTD6	= 6	; Port D Data Register bit 6
                                 .equ	PD6	= 6	; For compatibility
                                 .equ	PORTD7	= 7	; Port D Data Register bit 7
                                 .equ	PD7	= 7	; For compatibility
                                 
                                 ; DDRD - Port D Data Direction Register
                                 .equ	DDD0	= 0	; Port D Data Direction Register bit 0
                                 .equ	DDD1	= 1	; Port D Data Direction Register bit 1
                                 .equ	DDD2	= 2	; Port D Data Direction Register bit 2
                                 .equ	DDD3	= 3	; Port D Data Direction Register bit 3
                                 .equ	DDD4	= 4	; Port D Data Direction Register bit 4
                                 .equ	DDD5	= 5	; Port D Data Direction Register bit 5
                                 .equ	DDD6	= 6	; Port D Data Direction Register bit 6
                                 .equ	DDD7	= 7	; Port D Data Direction Register bit 7
                                 
                                 ; PIND - Port D Input Pins
                                 .equ	PIND0	= 0	; Port D Input Pins bit 0
                                 .equ	PIND1	= 1	; Port D Input Pins bit 1
                                 .equ	PIND2	= 2	; Port D Input Pins bit 2
                                 .equ	PIND3	= 3	; Port D Input Pins bit 3
                                 .equ	PIND4	= 4	; Port D Input Pins bit 4
                                 .equ	PIND5	= 5	; Port D Input Pins bit 5
                                 .equ	PIND6	= 6	; Port D Input Pins bit 6
                                 .equ	PIND7	= 7	; Port D Input Pins bit 7
                                 
                                 
                                 ; ***** PORTE ************************
                                 ; PORTE - Data Register, Port E
                                 .equ	PORTE0	= 0	; 
                                 .equ	PE0	= 0	; For compatibility
                                 .equ	PORTE1	= 1	; 
                                 .equ	PE1	= 1	; For compatibility
                                 .equ	PORTE2	= 2	; 
                                 .equ	PE2	= 2	; For compatibility
                                 .equ	PORTE3	= 3	; 
                                 .equ	PE3	= 3	; For compatibility
                                 .equ	PORTE4	= 4	; 
                                 .equ	PE4	= 4	; For compatibility
                                 .equ	PORTE5	= 5	; 
                                 .equ	PE5	= 5	; For compatibility
                                 .equ	PORTE6	= 6	; 
                                 .equ	PE6	= 6	; For compatibility
                                 .equ	PORTE7	= 7	; 
                                 .equ	PE7	= 7	; For compatibility
                                 
                                 ; DDRE - Data Direction Register, Port E
                                 .equ	DDE0	= 0	; 
                                 .equ	DDE1	= 1	; 
                                 .equ	DDE2	= 2	; 
                                 .equ	DDE3	= 3	; 
                                 .equ	DDE4	= 4	; 
                                 .equ	DDE5	= 5	; 
                                 .equ	DDE6	= 6	; 
                                 .equ	DDE7	= 7	; 
                                 
                                 ; PINE - Input Pins, Port E
                                 .equ	PINE0	= 0	; 
                                 .equ	PINE1	= 1	; 
                                 .equ	PINE2	= 2	; 
                                 .equ	PINE3	= 3	; 
                                 .equ	PINE4	= 4	; 
                                 .equ	PINE5	= 5	; 
                                 .equ	PINE6	= 6	; 
                                 .equ	PINE7	= 7	; 
                                 
                                 
                                 ; ***** PORTF ************************
                                 ; PORTF - Data Register, Port F
                                 .equ	PORTF0	= 0	; 
                                 .equ	PF0	= 0	; For compatibility
                                 .equ	PORTF1	= 1	; 
                                 .equ	PF1	= 1	; For compatibility
                                 .equ	PORTF2	= 2	; 
                                 .equ	PF2	= 2	; For compatibility
                                 .equ	PORTF3	= 3	; 
                                 .equ	PF3	= 3	; For compatibility
                                 .equ	PORTF4	= 4	; 
                                 .equ	PF4	= 4	; For compatibility
                                 .equ	PORTF5	= 5	; 
                                 .equ	PF5	= 5	; For compatibility
                                 .equ	PORTF6	= 6	; 
                                 .equ	PF6	= 6	; For compatibility
                                 .equ	PORTF7	= 7	; 
                                 .equ	PF7	= 7	; For compatibility
                                 
                                 ; DDRF - Data Direction Register, Port F
                                 .equ	DDF0	= 0	; 
                                 .equ	DDF1	= 1	; 
                                 .equ	DDF2	= 2	; 
                                 .equ	DDF3	= 3	; 
                                 .equ	DDF4	= 4	; 
                                 .equ	DDF5	= 5	; 
                                 .equ	DDF6	= 6	; 
                                 .equ	DDF7	= 7	; 
                                 
                                 ; PINF - Input Pins, Port F
                                 .equ	PINF0	= 0	; 
                                 .equ	PINF1	= 1	; 
                                 .equ	PINF2	= 2	; 
                                 .equ	PINF3	= 3	; 
                                 .equ	PINF4	= 4	; 
                                 .equ	PINF5	= 5	; 
                                 .equ	PINF6	= 6	; 
                                 .equ	PINF7	= 7	; 
                                 
                                 
                                 ; ***** PORTG ************************
                                 ; PORTG - Data Register, Port G
                                 .equ	PORTG0	= 0	; 
                                 .equ	PG0	= 0	; For compatibility
                                 .equ	PORTG1	= 1	; 
                                 .equ	PG1	= 1	; For compatibility
                                 .equ	PORTG2	= 2	; 
                                 .equ	PG2	= 2	; For compatibility
                                 .equ	PORTG3	= 3	; 
                                 .equ	PG3	= 3	; For compatibility
                                 .equ	PORTG4	= 4	; 
                                 .equ	PG4	= 4	; For compatibility
                                 
                                 ; DDRG - Data Direction Register, Port G
                                 .equ	DDG0	= 0	; 
                                 .equ	DDG1	= 1	; 
                                 .equ	DDG2	= 2	; 
                                 .equ	DDG3	= 3	; 
                                 .equ	DDG4	= 4	; 
                                 
                                 ; PING - Input Pins, Port G
                                 .equ	PING0	= 0	; 
                                 .equ	PING1	= 1	; 
                                 .equ	PING2	= 2	; 
                                 .equ	PING3	= 3	; 
                                 .equ	PING4	= 4	; 
                                 
                                 
                                 ; ***** TIMER_COUNTER_0 **************
                                 ; TCCR0 - Timer/Counter Control Register
                                 .equ	CS00	= 0	; Clock Select 0
                                 .equ	CS01	= 1	; Clock Select 1
                                 .equ	CS02	= 2	; Clock Select 2
                                 .equ	WGM01	= 3	; Waveform Generation Mode 1
                                 .equ	CTC0	= WGM01	; For compatibility
                                 .equ	COM00	= 4	; Compare match Output Mode 0
                                 .equ	COM01	= 5	; Compare Match Output Mode 1
                                 .equ	WGM00	= 6	; Waveform Generation Mode 0
                                 .equ	PWM0	= WGM00	; For compatibility
                                 .equ	FOC0	= 7	; Force Output Compare
                                 
                                 ; TCNT0 - Timer/Counter Register
                                 .equ	TCNT0_0	= 0	; 
                                 .equ	TCNT0_1	= 1	; 
                                 .equ	TCNT0_2	= 2	; 
                                 .equ	TCNT0_3	= 3	; 
                                 .equ	TCNT0_4	= 4	; 
                                 .equ	TCNT0_5	= 5	; 
                                 .equ	TCNT0_6	= 6	; 
                                 .equ	TCNT0_7	= 7	; 
                                 
                                 ; OCR0 - Output Compare Register
                                 .equ	OCR0_0	= 0	; 
                                 .equ	OCR0_1	= 1	; 
                                 .equ	OCR0_2	= 2	; 
                                 .equ	OCR0_3	= 3	; 
                                 .equ	OCR0_4	= 4	; 
                                 .equ	OCR0_5	= 5	; 
                                 .equ	OCR0_6	= 6	; 
                                 .equ	OCR0_7	= 7	; 
                                 
                                 ; ASSR - Asynchronus Status Register
                                 .equ	TCR0UB	= 0	; Timer/Counter Control Register 0 Update Busy
                                 .equ	OCR0UB	= 1	; Output Compare register 0 Busy
                                 .equ	TCN0UB	= 2	; Timer/Counter0 Update Busy
                                 .equ	AS0	= 3	; Asynchronus Timer/Counter 0
                                 
                                 ; TIMSK - Timer/Counter Interrupt Mask Register
                                 .equ	TOIE0	= 0	; Timer/Counter0 Overflow Interrupt Enable
                                 .equ	OCIE0	= 1	; Timer/Counter0 Output Compare Match Interrupt register
                                 
                                 ; TIFR - Timer/Counter Interrupt Flag register
                                 .equ	TOV0	= 0	; Timer/Counter0 Overflow Flag
                                 .equ	OCF0	= 1	; Output Compare Flag 0
                                 
                                 ; SFIOR - Special Function IO Register
                                 ;.equ	PSR0	= 1	; Prescaler Reset Timer/Counter0
                                 ;.equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** TIMER_COUNTER_1 **************
                                 ; TIMSK - Timer/Counter Interrupt Mask Register
                                 .equ	TOIE1	= 2	; Timer/Counter1 Overflow Interrupt Enable
                                 .equ	OCIE1B	= 3	; Timer/Counter1 Output CompareB Match Interrupt Enable
                                 .equ	OCIE1A	= 4	; Timer/Counter1 Output CompareA Match Interrupt Enable
                                 .equ	TICIE1	= 5	; Timer/Counter1 Input Capture Interrupt Enable
                                 
                                 ; ETIMSK - Extended Timer/Counter Interrupt Mask Register
                                 .equ	OCIE1C	= 0	; Timer/Counter 1, Output Compare Match C Interrupt Enable
                                 
                                 ; TIFR - Timer/Counter Interrupt Flag register
                                 .equ	TOV1	= 2	; Timer/Counter1 Overflow Flag
                                 .equ	OCF1B	= 3	; Output Compare Flag 1B
                                 .equ	OCF1A	= 4	; Output Compare Flag 1A
                                 .equ	ICF1	= 5	; Input Capture Flag 1
                                 
                                 ; ETIFR - Extended Timer/Counter Interrupt Flag register
                                 .equ	OCF1C	= 0	; Timer/Counter 1, Output Compare C Match Flag
                                 
                                 ; SFIOR - Special Function IO Register
                                 ;.equ	PSR321	= 0	; Prescaler Reset, T/C3, T/C2, T/C1
                                 ;.equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 ; TCCR1A - Timer/Counter1 Control Register A
                                 .equ	WGM10	= 0	; Waveform Generation Mode Bit 0
                                 .equ	PWM10	= WGM10	; For compatibility
                                 .equ	WGM11	= 1	; Waveform Generation Mode Bit 1
                                 .equ	PWM11	= WGM11	; For compatibility
                                 .equ	COM1C0	= 2	; Compare Output Mode 1C, bit 0
                                 .equ	COM1C1	= 3	; Compare Output Mode 1C, bit 1
                                 .equ	COM1B0	= 4	; Compare Output Mode 1B, bit 0
                                 .equ	COM1B1	= 5	; Compare Output Mode 1B, bit 1
                                 .equ	COM1A0	= 6	; Compare Ouput Mode 1A, bit 0
                                 .equ	COM1A1	= 7	; Compare Output Mode 1A, bit 1
                                 
                                 ; TCCR1B - Timer/Counter1 Control Register B
                                 .equ	CS10	= 0	; Clock Select bit 0
                                 .equ	CS11	= 1	; Clock Select 1 bit 1
                                 .equ	CS12	= 2	; Clock Select1 bit 2
                                 .equ	WGM12	= 3	; Waveform Generation Mode
                                 .equ	CTC10	= WGM12	; For compatibility
                                 .equ	WGM13	= 4	; Waveform Generation Mode
                                 .equ	CTC11	= WGM13	; For compatibility
                                 .equ	ICES1	= 6	; Input Capture 1 Edge Select
                                 .equ	ICNC1	= 7	; Input Capture 1 Noise Canceler
                                 
                                 ; TCCR1C - Timer/Counter1 Control Register C
                                 .equ	FOC1C	= 5	; Force Output Compare for channel C
                                 .equ	FOC1B	= 6	; Force Output Compare for channel B
                                 .equ	FOC1A	= 7	; Force Output Compare for channel A
                                 
                                 
                                 ; ***** TIMER_COUNTER_2 **************
                                 ; TCCR2 - Timer/Counter Control Register
                                 .equ	CS20	= 0	; Clock Select
                                 .equ	CS21	= 1	; Clock Select
                                 .equ	CS22	= 2	; Clock Select
                                 .equ	WGM21	= 3	; Waveform Generation Mode
                                 .equ	CTC2	= WGM21	; For compatibility
                                 .equ	COM20	= 4	; Compare Match Output Mode
                                 .equ	COM21	= 5	; Compare Match Output Mode
                                 .equ	WGM20	= 6	; Wafeform Generation Mode
                                 .equ	PWM2	= WGM20	; For compatibility
                                 .equ	FOC2	= 7	; Force Output Compare
                                 
                                 ; TCNT2 - Timer/Counter Register
                                 .equ	TCNT2_0	= 0	; Timer/Counter Register Bit 0
                                 .equ	TCNT2_1	= 1	; Timer/Counter Register Bit 1
                                 .equ	TCNT2_2	= 2	; Timer/Counter Register Bit 2
                                 .equ	TCNT2_3	= 3	; Timer/Counter Register Bit 3
                                 .equ	TCNT2_4	= 4	; Timer/Counter Register Bit 4
                                 .equ	TCNT2_5	= 5	; Timer/Counter Register Bit 5
                                 .equ	TCNT2_6	= 6	; Timer/Counter Register Bit 6
                                 .equ	TCNT2_7	= 7	; Timer/Counter Register Bit 7
                                 
                                 ; OCR2 - Output Compare Register
                                 .equ	OCR2_0	= 0	; Output Compare Register Bit 0
                                 .equ	OCR2_1	= 1	; Output Compare Register Bit 1
                                 .equ	OCR2_2	= 2	; Output Compare Register Bit 2
                                 .equ	OCR2_3	= 3	; Output Compare Register Bit 3
                                 .equ	OCR2_4	= 4	; Output Compare Register Bit 4
                                 .equ	OCR2_5	= 5	; Output Compare Register Bit 5
                                 .equ	OCR2_6	= 6	; Output Compare Register Bit 6
                                 .equ	OCR2_7	= 7	; Output Compare Register Bit 7
                                 
                                 ; TIMSK - 
                                 .equ	TOIE2	= 6	; 
                                 .equ	OCIE2	= 7	; 
                                 
                                 ; TIFR - Timer/Counter Interrupt Flag Register
                                 .equ	TOV2	= 6	; Timer/Counter2 Overflow Flag
                                 .equ	OCF2	= 7	; Output Compare Flag 2
                                 
                                 
                                 ; ***** TIMER_COUNTER_3 **************
                                 ; ETIMSK - Extended Timer/Counter Interrupt Mask Register
                                 .equ	OCIE3C	= 1	; Timer/Counter3, Output Compare Match Interrupt Enable
                                 .equ	TOIE3	= 2	; Timer/Counter3 Overflow Interrupt Enable
                                 .equ	OCIE3B	= 3	; Timer/Counter3 Output CompareB Match Interrupt Enable
                                 .equ	OCIE3A	= 4	; Timer/Counter3 Output CompareA Match Interrupt Enable
                                 .equ	TICIE3	= 5	; Timer/Counter3 Input Capture Interrupt Enable
                                 
                                 ; ETIFR - Extended Timer/Counter Interrupt Flag register
                                 .equ	OCF3C	= 1	; Timer/Counter3 Output Compare C Match Flag
                                 .equ	TOV3	= 2	; Timer/Counter3 Overflow Flag
                                 .equ	OCF3B	= 3	; Output Compare Flag 1B
                                 .equ	OCF3A	= 4	; Output Compare Flag 1A
                                 .equ	ICF3	= 5	; Input Capture Flag 1
                                 
                                 ; SFIOR - Special Function IO Register
                                 ;.equ	PSR321	= 0	; Prescaler Reset, T/C3, T/C2, T/C1
                                 ;.equ	PSR1	= PSR321	; For compatibility
                                 ;.equ	PSR2	= PSR321	; For compatibility
                                 ;.equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 ; TCCR3A - Timer/Counter3 Control Register A
                                 .equ	WGM30	= 0	; Waveform Generation Mode Bit 0
                                 .equ	PWM30	= WGM30	; For compatibility
                                 .equ	WGM31	= 1	; Waveform Generation Mode Bit 1
                                 .equ	PWM31	= WGM31	; For compatibility
                                 .equ	COM3C0	= 2	; Compare Output Mode 3C, bit 0
                                 .equ	COM3C1	= 3	; Compare Output Mode 3C, bit 1
                                 .equ	COM3B0	= 4	; Compare Output Mode 3B, bit 0
                                 .equ	COM3B1	= 5	; Compare Output Mode 3B, bit 1
                                 .equ	COM3A0	= 6	; Comparet Ouput Mode 3A, bit 0
                                 .equ	COM3A1	= 7	; Compare Output Mode 3A, bit 1
                                 
                                 ; TCCR3B - Timer/Counter3 Control Register B
                                 .equ	CS30	= 0	; Clock Select 3 bit 0
                                 .equ	CS31	= 1	; Clock Select 3 bit 1
                                 .equ	CS32	= 2	; Clock Select3 bit 2
                                 .equ	WGM32	= 3	; Waveform Generation Mode
                                 .equ	CTC30	= WGM32	; For compatibility
                                 .equ	WGM33	= 4	; Waveform Generation Mode
                                 .equ	CTC31	= WGM33	; For compatibility
                                 .equ	ICES3	= 6	; Input Capture 3 Edge Select
                                 .equ	ICNC3	= 7	; Input Capture 3  Noise Canceler
                                 
                                 ; TCCR3C - Timer/Counter3 Control Register C
                                 .equ	FOC3C	= 5	; Force Output Compare for channel C
                                 .equ	FOC3B	= 6	; Force Output Compare for channel B
                                 .equ	FOC3A	= 7	; Force Output Compare for channel A
                                 
                                 ; TCNT3L - Timer/Counter3 Low Byte
                                 .equ	TCN3L0	= 0	; Timer/Counter 3 bit 0
                                 .equ	TCN3L1	= 1	; Timer/Counter 3 bit 1
                                 .equ	TCN3L2	= 2	; Timer/Counter 3 bit 2
                                 .equ	TCN3L3	= 3	; Timer/Counter 3 bit 3
                                 .equ	TCN3L4	= 4	; Timer/Counter 3 bit 4
                                 .equ	TCN3L5	= 5	; Timer/Counter 3 bit 5
                                 .equ	TCN3L6	= 6	; Timer/Counter 3 bit 6
                                 .equ	TCN3L7	= 7	; Timer/Counter 3 bit 7
                                 
                                 
                                 ; ***** WATCHDOG *********************
                                 ; WDTCR - Watchdog Timer Control Register
                                 .equ	WDTCSR	= WDTCR	; For compatibility
                                 .equ	WDP0	= 0	; Watch Dog Timer Prescaler bit 0
                                 .equ	WDP1	= 1	; Watch Dog Timer Prescaler bit 1
                                 .equ	WDP2	= 2	; Watch Dog Timer Prescaler bit 2
                                 .equ	WDE	= 3	; Watch Dog Enable
                                 .equ	WDCE	= 4	; Watchdog Change Enable
                                 .equ	WDTOE	= WDCE	; For compatibility
                                 
                                 
                                 ; ***** AD_CONVERTER *****************
                                 ; ADMUX - The ADC multiplexer Selection Register
                                 .equ	MUX0	= 0	; Analog Channel and Gain Selection Bits
                                 .equ	MUX1	= 1	; Analog Channel and Gain Selection Bits
                                 .equ	MUX2	= 2	; Analog Channel and Gain Selection Bits
                                 .equ	MUX3	= 3	; Analog Channel and Gain Selection Bits
                                 .equ	MUX4	= 4	; Analog Channel and Gain Selection Bits
                                 .equ	ADLAR	= 5	; Left Adjust Result
                                 .equ	REFS0	= 6	; Reference Selection Bit 0
                                 .equ	REFS1	= 7	; Reference Selection Bit 1
                                 
                                 ; ADCSRA - The ADC Control and Status register
                                 .equ	ADCSR	= ADCSRA	; For compatibility
                                 .equ	ADPS0	= 0	; ADC  Prescaler Select Bits
                                 .equ	ADPS1	= 1	; ADC  Prescaler Select Bits
                                 .equ	ADPS2	= 2	; ADC  Prescaler Select Bits
                                 .equ	ADIE	= 3	; ADC Interrupt Enable
                                 .equ	ADIF	= 4	; ADC Interrupt Flag
                                 .equ	ADFR	= 5	; ADC  Free Running Select
                                 .equ	ADSC	= 6	; ADC Start Conversion
                                 .equ	ADEN	= 7	; ADC Enable
                                 
                                 ; ADCH - ADC Data Register High Byte
                                 .equ	ADCH0	= 0	; ADC Data Register High Byte Bit 0
                                 .equ	ADCH1	= 1	; ADC Data Register High Byte Bit 1
                                 .equ	ADCH2	= 2	; ADC Data Register High Byte Bit 2
                                 .equ	ADCH3	= 3	; ADC Data Register High Byte Bit 3
                                 .equ	ADCH4	= 4	; ADC Data Register High Byte Bit 4
                                 .equ	ADCH5	= 5	; ADC Data Register High Byte Bit 5
                                 .equ	ADCH6	= 6	; ADC Data Register High Byte Bit 6
                                 .equ	ADCH7	= 7	; ADC Data Register High Byte Bit 7
                                 
                                 ; ADCL - ADC Data Register Low Byte
                                 .equ	ADCL0	= 0	; ADC Data Register Low Byte Bit 0
                                 .equ	ADCL1	= 1	; ADC Data Register Low Byte Bit 1
                                 .equ	ADCL2	= 2	; ADC Data Register Low Byte Bit 2
                                 .equ	ADCL3	= 3	; ADC Data Register Low Byte Bit 3
                                 .equ	ADCL4	= 4	; ADC Data Register Low Byte Bit 4
                                 .equ	ADCL5	= 5	; ADC Data Register Low Byte Bit 5
                                 .equ	ADCL6	= 6	; ADC Data Register Low Byte Bit 6
                                 .equ	ADCL7	= 7	; ADC Data Register Low Byte Bit 7
                                 
                                 
                                 
                                 ; ***** LOCKSBITS ********************************************************
                                 .equ	LB1	= 0	; Lock bit
                                 .equ	LB2	= 1	; Lock bit
                                 .equ	BLB01	= 2	; Boot Lock bit
                                 .equ	BLB02	= 3	; Boot Lock bit
                                 .equ	BLB11	= 4	; Boot lock bit
                                 .equ	BLB12	= 5	; Boot lock bit
                                 
                                 
                                 ; ***** FUSES ************************************************************
                                 ; LOW fuse bits
                                 .equ	CKSEL0	= 0	; Select Clock Source
                                 .equ	CKSEL1	= 1	; Select Clock Source
                                 .equ	CKSEL2	= 2	; Select Clock Source
                                 .equ	CKSEL3	= 3	; Select Clock Source
                                 .equ	SUT0	= 4	; Select start-up time
                                 .equ	SUT1	= 5	; Select start-up time
                                 .equ	BODEN	= 6	; Brown out detector enable
                                 .equ	BODLEVEL	= 7	; Brown out detector trigger level
                                 
                                 ; HIGH fuse bits
                                 .equ	BOOTRST	= 0	; Select Reset Vector
                                 .equ	BOOTSZ0	= 1	; Select Boot Size
                                 .equ	BOOTSZ1	= 2	; Select Boot Size
                                 .equ	EESAVE	= 3	; EEPROM memory is preserved through chip erase
                                 .equ	CKOPT	= 4	; Oscillator Options
                                 .equ	SPIEN	= 5	; Enable Serial programming and Data Downloading
                                 .equ	JTAGEN	= 6	; Enable JTAG
                                 .equ	OCDEN	= 7	; Enable OCD
                                 
                                 ; EXTENDED fuse bits
                                 .equ	WDTON	= 0	; Watchdog timer always on
                                 .equ	M103C	= 1	; ATmega103 compatibility mode
                                 
                                 
                                 
                                 ; ***** CPU REGISTER DEFINITIONS *****************************************
                                 .def	XH	= r27
                                 .def	XL	= r26
                                 .def	YH	= r29
                                 .def	YL	= r28
                                 .def	ZH	= r31
                                 .def	ZL	= r30
                                 
                                 
                                 
                                 ; ***** DATA MEMORY DECLARATIONS *****************************************
                                 .equ	FLASHEND	= 0xffff	; Note: Word address
                                 .equ	IOEND	= 0x00ff
                                 .equ	SRAM_START	= 0x0100
                                 .equ	SRAM_SIZE	= 4096
                                 .equ	RAMEND	= 0x10ff
                                 .equ	XRAMEND	= 0xffff
                                 .equ	E2END	= 0x0fff
                                 .equ	EEPROMEND	= 0x0fff
                                 .equ	EEADRBITS	= 12
                                 #pragma AVRPART MEMORY PROG_FLASH 131072
                                 #pragma AVRPART MEMORY EEPROM 4096
                                 #pragma AVRPART MEMORY INT_SRAM SIZE 4096
                                 #pragma AVRPART MEMORY INT_SRAM START_ADDR 0x100
                                 
                                 
                                 
                                 ; ***** BOOTLOADER DECLARATIONS ******************************************
                                 .equ	NRWW_START_ADDR	= 0xf000
                                 .equ	NRWW_STOP_ADDR	= 0xffff
                                 .equ	RWW_START_ADDR	= 0x0
                                 .equ	RWW_STOP_ADDR	= 0xefff
                                 .equ	PAGESIZE	= 128
                                 .equ	FIRSTBOOTSTART	= 0xfe00
                                 .equ	SECONDBOOTSTART	= 0xfc00
                                 .equ	THIRDBOOTSTART	= 0xf800
                                 .equ	FOURTHBOOTSTART	= 0xf000
                                 .equ	SMALLBOOTSTART	= FIRSTBOOTSTART
                                 .equ	LARGEBOOTSTART	= FOURTHBOOTSTART
                                 
                                 
                                 
                                 ; ***** INTERRUPT VECTORS ************************************************
                                 .equ	INT0addr	= 0x0002	; External Interrupt Request 0
                                 .equ	INT1addr	= 0x0004	; External Interrupt Request 1
                                 .equ	INT2addr	= 0x0006	; External Interrupt Request 2
                                 .equ	INT3addr	= 0x0008	; External Interrupt Request 3
                                 .equ	INT4addr	= 0x000a	; External Interrupt Request 4
                                 .equ	INT5addr	= 0x000c	; External Interrupt Request 5
                                 .equ	INT6addr	= 0x000e	; External Interrupt Request 6
                                 .equ	INT7addr	= 0x0010	; External Interrupt Request 7
                                 .equ	OC2addr	= 0x0012	; Timer/Counter2 Compare Match
                                 .equ	OVF2addr	= 0x0014	; Timer/Counter2 Overflow
                                 .equ	ICP1addr	= 0x0016	; Timer/Counter1 Capture Event
                                 .equ	OC1Aaddr	= 0x0018	; Timer/Counter1 Compare Match A
                                 .equ	OC1Baddr	= 0x001a	; Timer/Counter Compare Match B
                                 .equ	OVF1addr	= 0x001c	; Timer/Counter1 Overflow
                                 .equ	OC0addr	= 0x001e	; Timer/Counter0 Compare Match
                                 .equ	OVF0addr	= 0x0020	; Timer/Counter0 Overflow
                                 .equ	SPIaddr	= 0x0022	; SPI Serial Transfer Complete
                                 .equ	URXC0addr	= 0x0024	; USART0, Rx Complete
                                 .equ	UDRE0addr	= 0x0026	; USART0 Data Register Empty
                                 .equ	UTXC0addr	= 0x0028	; USART0, Tx Complete
                                 .equ	ADCCaddr	= 0x002a	; ADC Conversion Complete
                                 .equ	ERDYaddr	= 0x002c	; EEPROM Ready
                                 .equ	ACIaddr	= 0x002e	; Analog Comparator
                                 .equ	OC1Caddr	= 0x0030	; Timer/Counter1 Compare Match C
                                 .equ	ICP3addr	= 0x0032	; Timer/Counter3 Capture Event
                                 .equ	OC3Aaddr	= 0x0034	; Timer/Counter3 Compare Match A
                                 .equ	OC3Baddr	= 0x0036	; Timer/Counter3 Compare Match B
                                 .equ	OC3Caddr	= 0x0038	; Timer/Counter3 Compare Match C
                                 .equ	OVF3addr	= 0x003a	; Timer/Counter3 Overflow
                                 .equ	URXC1addr	= 0x003c	; USART1, Rx Complete
                                 .equ	UDRE1addr	= 0x003e	; USART1, Data Register Empty
                                 .equ	UTXC1addr	= 0x0040	; USART1, Tx Complete
                                 .equ	TWIaddr	= 0x0042	; 2-wire Serial Interface
                                 .equ	SPMRaddr	= 0x0044	; Store Program Memory Read
                                 
                                 .equ	INT_VECTORS_SIZE	= 70	; size in words
                                 
                                 #endif  /* _M128DEF_INC_ */
                                 
                                 ; ***** END OF FILE ******************************************************
                                 
                                 
                                 ; purpose library, definition of addresses and constants
                                 ; 20171114 A.S.
                                 
                                 ; === definitions  ===
                                 .list
                                 .include "macros.asm"
                                 
                                 ; purpose library, general-purpose macros
                                 ; author (c) R.Holzer (adapted MICRO210/EE208 A.Schmid)
                                 ; modified to include newer macros used for project
                                 
                                 ; ==============
                                 ;	display macros
                                 ; ==============
                                 .macro DISPLAY1 
                                 
                                 	call	LCD_init
                                 	ldi	zl, low(2*@0)
                                 	ldi	zh, high(2*@0)
                                 	call	LCD_putstring
                                 
                                 .endmacro
                                 
                                 .macro DISPLAY2
                                 
                                 	call	LCD_init
                                 	ldi	zl, low(2*@0)
                                 	ldi	zh, high(2*@0)
                                 	call	LCD_putstring
                                 	ldi	zl, low(2*@1)
                                 	ldi	zh, high(2*@1)
                                 	ldi	a0, 0x40
                                 	call	LCD_pos
                                 	call	LCD_putstring
                                 
                                 .endmacro
                                 
                                 ; ==============
                                 ; 	trivia macros
                                 ; ==============
                                 
                                 ; --- display question and answers as long as answer buttons not pressed
                                 
                                 .macro QUESTION ; question: str0, str1 answer: str2, str3, str4, str5
                                 question_start:
                                 display1:
                                 	call	LCD_init
                                 	ldi	zl, low(2*@0)
                                 	ldi	zh, high(2*@0)
                                 	call	LCD_putstring
                                 	ldi	zl, low(2*@1)
                                 	ldi	zh, high(2*@1)
                                 	ldi	a0, 0x40
                                 	call	LCD_pos
                                 	call	LCD_putstring
                                 	call reset_kpd
                                 	call check_reset
                                 	mov b0, a0
                                 	andi a0, 0b10000000
                                 	breq PC+2
                                 	jmp question_end
                                 	cpi b0, 0x48
                                 	brne display1
                                 display2:
                                 	call	LCD_init
                                 	ldi	zl, low(2*@2)
                                 	ldi	zh, high(2*@2)
                                 	call	LCD_putstring
                                 	ldi	zl, low(2*@3)
                                 	ldi	zh, high(2*@3)
                                 	ldi	a0, 0x40
                                 	call	LCD_pos
                                 	call	LCD_putstring
                                 	call reset_kpd
                                 	call check_reset
                                 	mov b0, a0
                                 	andi a0, 0b10000000
                                 	breq PC+2
                                 	jmp question_end
                                 	cpi b0, 0x48
                                 	brne display2
                                 display3:
                                 	call	LCD_init
                                 	ldi	zl, low(2*@4)
                                 	ldi	zh, high(2*@4)
                                 	call	LCD_putstring
                                 	ldi	zl, low(2*@5)
                                 	ldi	zh, high(2*@5)
                                 	ldi	a0, 0x40
                                 	call	LCD_pos
                                 	call	LCD_putstring
                                 	call reset_kpd
                                 	call check_reset
                                 	mov b0, a0
                                 	andi a0, 0b10000000
                                 	breq PC+2
                                 	jmp question_end
                                 	cpi b0, 0x48
                                 	brne display3
                                 	jmp question_start
                                 question_end:
                                 .endmacro
                                 
                                 ; --- set T in SREG if answer correct
                                 .macro COMPARE
                                 	clt
                                 	ldi zl, low(2*@0)
                                 	ldi zh, high(2*@0)
                                 	lpm
                                 	cp @1, r0
                                 	brne PC+2
                                 	set
                                 .endmacro
                                 
                                 ; --- print score on LCD as well as fail or pass message
                                 .macro PRINT_SCORE
                                 	call LCD_clear
                                 	brts PC+2
                                 	jmp incorrect
                                 correct:
                                 	DISPLAY1 strcorrect
                                 	CORRECT_SONG
                                 	jmp score
                                 incorrect:
                                 	DISPLAY1 strfalse
                                 	INCORRECT_SONG
                                 score:
                                 	CLR4 a3, a2, a1, a0
                                 	mov a0, @0
                                 	PRINTF LCD
                                 .db "Score:",FDEC,a,0
                                 .endmacro
                                 
                                 
                                 ; ==============
                                 ; 	pointers
                                 ; ==============
                                 
                                 ; --- loading an immediate into a pointer XYZ,SP ---
                                 .macro 	LDIX	; sram
                                 	ldi	xl, low(@0)
                                 	ldi	xh,high(@0)
                                 	.endmacro	
                                 .macro 	LDIY	; sram	
                                 	ldi	yl, low(@0)
                                 	ldi	yh,high(@0)
                                 	.endmacro	
                                 .macro 	LDIZ	; sram
                                 	ldi	zl, low(@0)
                                 	ldi	zh,high(@0)
                                 	
                                 	.endmacro
                                 .macro	LDZD	; sram, reg	; sram+reg -> Z
                                 	mov	zl,@1
                                 	clr	zh
                                 	subi	zl, low(-@0)
                                 	sbci	zh,high(-@0)
                                 	.endmacro
                                 .macro	LDSP	; sram
                                 	ldi	r16, low(@0)
                                 	out	spl,r16
                                 	ldi	r16,high(@0)
                                 	out	sph,r16
                                 	.endmacro
                                 
                                 ; --- load/store SRAM addr into pointer XYZ ---	
                                 .macro 	LDSX	; sram
                                 	lds	xl,@0
                                 	lds	xh,@0+1
                                 	.endmacro
                                 .macro 	LDSY	; sram
                                 	lds	yl,@0
                                 	lds	yh,@0+1
                                 	.endmacro
                                 .macro 	LDSZ	; sram
                                 	lds	zl,@0
                                 	lds	zh,@0+1
                                 	.endmacro
                                 .macro 	STSX	; sram
                                 	sts	@0,  xl
                                 	sts	@0+1,xh
                                 	.endmacro	
                                 .macro 	STSY	; sram
                                 	sts	@0,  yl
                                 	sts	@0+1,yh
                                 	.endmacro
                                 .macro 	STSZ	; sram
                                 	sts	@0,  zl
                                 	sts	@0+1,zh
                                 	.endmacro	
                                 
                                 ; --- push/pop pointer XYZ ---
                                 .macro	PUSHX			; push X
                                 	push	xl
                                 	push	xh
                                 	.endmacro
                                 .macro	POPX			; pop X
                                 	pop	xh
                                 	pop	xl
                                 	.endmacro
                                 	
                                 .macro	PUSHY			; push Y
                                 	push	yl
                                 	push	yh
                                 	.endmacro
                                 .macro	POPY			; pop Y
                                 	pop	yh
                                 	pop	yl
                                 	.endmacro
                                 
                                 .macro	PUSHZ			; push Z
                                 	push	zl
                                 	push	zh
                                 	.endmacro
                                 .macro	POPZ			; pop Z
                                 	pop	zh
                                 	pop	zl
                                 	.endmacro
                                 
                                 ; --- multiply/divide Z ---	
                                 .macro	MUL2Z			; multiply Z by 2
                                 	lsl	zl
                                 	rol	zh
                                 	.endmacro
                                 .macro	DIV2Z			; divide Z by 2
                                 	lsr	zh
                                 	ror	zl
                                 	.endmacro
                                 
                                 ; --- add register to pointer XYZ ---	
                                 .macro	ADDX	;reg		; x <- y+reg
                                 	add	xl,@0
                                 	brcc	PC+2
                                 	subi	xh,-1		; add carry
                                 	.endmacro
                                 .macro	ADDY	;reg		; y <- y+reg
                                 	add	yl,@0
                                 	brcc	PC+2
                                 	subi	yh,-1		; add carry
                                 	.endmacro
                                 .macro	ADDZ	;reg		; z <- z+reg
                                 	add	zl,@0
                                 	brcc	PC+2
                                 	subi	zh,-1		; add carry
                                 	.endmacro
                                 
                                 ; ===================
                                 ; 	miscellaneous
                                 ; ===================
                                 
                                 ; --- output/store (regular I/O space) immediate value ---
                                 .macro	OUTI	; port,k	output immediate value to port
                                 	ldi	w,@1
                                 	out	@0,w
                                 	.endmacro
                                 
                                 ; --- output/store (extended I/O space) immediate value ---
                                 .macro OUTEI	; port,k    output immediate value to port
                                 	ldi	w,@1
                                 	sts	@0,w
                                 	.endmacro
                                 
                                 ; --- add immediate value ---
                                 .macro	ADDI
                                 	subi	@0,-@1
                                 	.endmacro
                                 .macro	ADCI
                                 	sbci	@0,-@1
                                 	.endmacro
                                 
                                 ; --- inc/dec with range limitation ---
                                 .macro	INC_LIM	; reg,limit
                                 	cpi	@0,@1
                                 	brlo	PC+3
                                 	ldi	@0,@1	
                                 	rjmp	PC+2
                                 	inc	@0
                                 	.endmacro
                                 
                                 .macro	DEC_LIM	; reg,limit
                                 	cpi	@0,@1
                                 	breq	PC+5
                                 	brlo	PC+3
                                 	dec	@0
                                 	rjmp	PC+2
                                 	ldi	@0,@1
                                 	.endmacro
                                 
                                 ; --- inc/dec with cyclic range ---
                                 .macro	INC_CYC	; reg,low,high
                                 	cpi	@0,@2
                                 	brsh	_low	; reg>=high then reg=low
                                 	cpi	@0,@1
                                 	brlo	_low	; reg< low  then reg=low
                                 	inc	@0
                                 	rjmp	_done
                                 _low:	ldi	@0,@1
                                 _done:	
                                     .endmacro
                                 	
                                 .macro	DEC_CYC	; reg,low,high
                                 	cpi	@0,@1
                                 	breq	_high	; reg=low then reg=high
                                 	brlo	_high	; reg<low then reg=high
                                 	dec	@0	
                                 	cpi	@0,@2
                                 	brsh	_high	; reg>=high then high
                                 	rjmp	_done
                                 _high:	ldi	@0,@2
                                 _done:	
                                 	.endmacro
                                 
                                 .macro	INCDEC	;port,b1,b2,reg,low,high
                                 	sbic	@0,@1
                                 	rjmp	PC+6
                                 
                                 	cpi	@3,@5
                                 	brlo	PC+3
                                 	ldi	@3,@4	
                                 	rjmp	PC+2
                                 	inc	@3
                                 
                                 	sbic	@0,@2
                                 	rjmp	PC+7
                                 	
                                 	cpi	@3,@4
                                 	breq	PC+5
                                 	brlo	PC+3
                                 	dec	@3
                                 	rjmp	PC+2
                                 	ldi	@3,@5
                                 	.endmacro		
                                 
                                 ; --- wait loops ---
                                 ; wait 10...196608 cycles
                                 .macro	WAIT_C	; k
                                 	ldi	w,  low((@0-7)/3)
                                 	mov	u,w			; u=LSB
                                 	ldi	w,high((@0-7)/3)+1	; w=MSB
                                 	dec	u
                                 	brne	PC-1
                                 	dec	u
                                 	dec	w
                                 	brne	PC-4
                                 	.endmacro
                                 
                                 ; wait micro-seconds (us)
                                 ; us = x*3*1000'000/clock)	==> x=us*clock/3000'000
                                 .macro	WAIT_US ; k
                                 	ldi	w, low((clock/1000*@0/3000)-1)
                                 	mov	u,w
                                 	ldi	w,high((clock/1000*@0/3000)-1)+1 ; set up: 3 cyles
                                 	dec	u
                                 	brne	PC-1		; inner loop: 3 cycles
                                 	dec	u		; adjustment for outer loop
                                 	dec	w
                                 	brne	PC-4
                                 	.endmacro
                                 
                                 ; wait mili-seconds (ms)
                                 .macro	WAIT_MS ; k
                                 	ldi	w, low(@0)
                                 	mov	u,w		; u = LSB	
                                 	ldi	w,high(@0)+1	; w = MSB
                                 wait_ms:
                                 	push	w		; wait 1000 usec
                                 	push	u
                                 	ldi	w, low((clock/3000)-5)	
                                 	mov	u,w
                                 	ldi	w,high((clock/3000)-5)+1
                                 	dec	u
                                 	brne	PC-1		; inner loop: 3 cycles
                                 	dec	u		; adjustment for outer loop
                                 	dec	w
                                 	brne	PC-4
                                 	pop	u
                                 	pop	w
                                 	
                                 	dec	u
                                 	brne	wait_ms
                                 	dec	w
                                 	brne	wait_ms
                                 	.endmacro
                                 
                                 ; --- conditional jumps/calls ---
                                 .macro	JC0			; jump if carry=0
                                 	brcs	PC+2	
                                 	rjmp	@0
                                 	.endmacro
                                 .macro	JC1			; jump if carry=1
                                 	brcc	PC+2	
                                 	rjmp	@0
                                 	.endmacro
                                 
                                 .macro	JK	; reg,k,addr	; jump if reg=k
                                 	cpi	@0,@1
                                 	breq	@2
                                 	.endmacro
                                 .macro	_JK	; reg,k,addr	; jump if reg=k
                                 	cpi	@0,@1
                                 	brne	PC+2
                                 	rjmp	@2
                                 	.endmacro	
                                 .macro	JNK	; reg,k,addr	; jump if not(reg=k)
                                 	cpi	@0,@1
                                 	brne	@2
                                 	.endmacro 
                                 
                                 .macro	CK	; reg,k,addr	; call if reg=k
                                 	cpi	@0,@1
                                 	brne	PC+2
                                 	rcall	@2
                                 	.endmacro
                                 .macro	CNK	; reg,k,addr	; call if not(reg=k)
                                 	cpi	@0,@1
                                 	breq	PC+2
                                 	rcall	@2
                                 	.endmacro 
                                 
                                 .macro	JSK	; sram,k,addr	; jump if sram=k
                                 	lds	w,@0
                                 	cpi	w,@1
                                 	breq	@2
                                 	.endmacro 
                                 .macro	JSNK	; sram,k,addr	; jump if not(sram=k)
                                 	lds	w,@0
                                 	cpi	w,@1
                                 	brne	@2
                                 	.endmacro
                                 
                                 ; --- loops ---
                                 .macro	DJNZ	; reg,addr	; decr and jump if not zero
                                 	dec	@0
                                 	brne	@1
                                 	.endmacro
                                 .macro	DJNK	; reg,k,addr	; decr and jump if not k
                                 	dec	@0
                                 	cpi	@0,@1
                                 	brne	@2
                                 	.endmacro
                                 
                                 .macro	IJNZ	; reg,addr	; inc and jump if not zero
                                 	inc	@0
                                 	brne	@1
                                 	.endmacro
                                 .macro	IJNK	; reg,k,addr	; inc and jump if not k
                                 	inc	@0
                                 	cpi	@0,@1
                                 	brne	@2
                                 	.endmacro
                                 .macro	_IJNK	; reg,k,addr	; inc and jump if not k
                                 	inc	@0
                                 	ldi	w,@1
                                 	cp	@0,w
                                 	brne	@2
                                 	.endmacro
                                 
                                 .macro	ISJNK	; sram,k,addr	; inc sram and jump if not k
                                 	lds	w,@0
                                 	inc	w
                                 	sts	@0,w
                                 	cpi	w,@1
                                 	brne	@2
                                 	.endmacro
                                 .macro	_ISJNK	; sram,k,addr	; inc sram and jump if not k
                                 	lds	w,@0
                                 	inc	w
                                 	sts	@0,w
                                 	cpi	w,@1
                                 	breq	PC+2	
                                 	rjmp	@2
                                 	.endmacro
                                 
                                 .macro	DSJNK	; sram,k,addr	; dec sram and jump if not k
                                 	lds	w,@0
                                 	dec	w
                                 	sts	@0,w
                                 	cpi	w,@1
                                 	brne	@2
                                 	.endmacro
                                 
                                 ; --- table lookup ---
                                 .macro	LOOKUP	;reg, index,tbl
                                 	push	ZL
                                 	push	ZH
                                 	mov	zl,@1		; move index into z
                                 	clr	zh
                                 	subi	zl, low(-2*@2)	; add base address of table
                                 	sbci	zh,high(-2*@2)	
                                 	lpm			; load program memory (into r0)
                                 	mov	@0,r0
                                 	pop	ZH
                                 	pop	ZL
                                 	.endmacro
                                 
                                 .macro	LOOKUP2	;r1,r0, index,tbl
                                 	mov	zl,@2		; move index into z
                                 	clr	zh
                                 	lsl	zl		; multiply by 2
                                 	rol	zh
                                 	subi	zl, low(-2*@3)	; add base address of table
                                 	sbci	zh,high(-2*@3)
                                 	lpm			; get LSB byte
                                 	mov	w,r0		; temporary store LSB in w
                                 	adiw	zl,1		; increment Z
                                 	lpm			; get MSB byte
                                 	mov	@0,r0		; mov MSB to res1
                                 	mov	@1,w		; mov LSB to res0
                                 	.endmacro
                                 
                                 .macro	LOOKUP4	;r3,r2,r1,r0, index,tbl
                                 	mov	zl,@4		; move index into z
                                 	clr	zh
                                 	lsl	zl		; multiply by 2
                                 	rol	zh
                                 	lsl	zl		; multiply by 2
                                 	rol	zh	
                                 	subi	zl, low(-2*@5)	; add base address of table
                                 	sbci	zh,high(-2*@5)
                                 	lpm
                                 	mov	@1,r0		; load high word LSB
                                 	adiw	zl,1
                                 	lpm
                                 	mov	@0,r0		; load high word MSB
                                 	adiw	zl,1
                                 	lpm
                                 	mov	@3,r0		; load low word LSB		
                                 	adiw	zl,1
                                 	lpm
                                 	mov	@2,r0		; load low word MSB
                                 	.endmacro
                                 
                                 .macro	LOOKDOWN ;reg,index,tbl
                                 	ldi	ZL, low(2*@2)	; load table address
                                 	ldi	ZH,high(2*@2)
                                 	clr	@1
                                 loop:	lpm
                                 	cp	r0,@0
                                 	breq	found
                                 	inc	@1 
                                 	adiw	ZL,1
                                 	tst	r0
                                 	breq	notfound
                                 	rjmp	loop
                                 notfound:
                                 	ldi	@1,-1
                                 found:	
                                 	.endmacro
                                 
                                 ; --- branch table ---
                                 .macro	C_TBL	; reg,tbl
                                 	ldi	ZL, low(2*@1)
                                 	ldi	ZH,high(2*@1)
                                 	lsl	@0
                                 	add	ZL,@0
                                 	brcc	PC+2
                                 	inc	ZH
                                 	lpm
                                 	push	r0
                                 	lpm
                                 	mov	zh,r0
                                 	pop	zl
                                 	icall
                                 	.endmacro
                                 .macro	J_TBL	; reg,tbl	
                                 	ldi	ZL, low(2*@1)
                                 	ldi	ZH,high(2*@1)
                                 	lsl	@0
                                 	add	ZL,@0
                                 	brcc	PC+2
                                 	inc	ZH
                                 	lpm
                                 	push	r0
                                 	lpm
                                 	mov	zh,r0
                                 	pop	zl	
                                 	ijmp
                                 	.endmacro
                                 
                                 .macro	BRANCH	; reg		; branching using the stack
                                 	ldi	w, low(tbl)
                                 	add	w,@0
                                 	push	w
                                 	ldi	w,high(tbl)
                                 	brcc	PC+2
                                 	inc	w
                                 	push	w
                                 	ret
                                 tbl:
                                 	.endmacro	
                                 
                                 ; --- multiply/division ---
                                 .macro	DIV2	; reg
                                 	lsr	@0
                                 	.endmacro
                                 .macro	DIV4	; reg
                                 	lsr	@0
                                 	lsr	@0
                                 	.endmacro	
                                 .macro	DIV8	; reg
                                 	lsr	@0
                                 	lsr	@0
                                 	lsr	@0
                                 	.endmacro
                                 	
                                 .macro	MUL2	; reg
                                 	lsl	@0
                                 	.endmacro
                                 .macro	MUL4	; reg
                                 	lsl	@0
                                 	lsl	@0
                                 	.endmacro
                                 .macro	MUL8	; reg
                                 	lsl	@0
                                 	lsl	@0
                                 	lsl	@0
                                 	.endmacro
                                 
                                 ; ====================================
                                 ; 	extending existing instructios
                                 ; ====================================
                                 
                                 ; --- immediate ops with r0..r15 ---
                                 .macro	_ADDI
                                 	ldi	w,@1
                                 	add	@0,w
                                 	.endmacro
                                 .macro	_ADCI
                                 	ldi	w,@1
                                 	adc	@0,w
                                 	.endmacro
                                 .macro	_SUBI
                                 	ldi	w,@1
                                 	sub	@0,w
                                 	.endmacro
                                 .macro	_SBCI
                                 	ldi	w,@1
                                 	sbc	@0,w
                                 	.endmacro
                                 .macro	_ANDI
                                 	ldi	w,@1
                                 	and	@0,w
                                 	.endmacro
                                 .macro	_ORI
                                 	ldi	w,@1
                                 	or	@0,w
                                 	.endmacro
                                 .macro	_EORI
                                 	ldi	w,@1
                                 	eor	@0,w
                                 	.endmacro
                                 .macro	_SBR
                                 	ldi	w,@1
                                 	or	@0,w
                                 	.endmacro
                                 .macro	_CBR
                                 	ldi	w,~@1
                                 	and	@0,w
                                 	.endmacro
                                 .macro	_CPI
                                 	ldi	w,@1
                                 	cp	@0,w
                                 	.endmacro
                                 .macro	_LDI
                                 	ldi	w,@1
                                 	mov	@0,w
                                 	.endmacro
                                 
                                 ; --- bit access for port p32..p63 ---
                                 .macro	_SBI
                                 	in	w,@0
                                 	ori	w,1<<@1
                                 	out	@0,w
                                 	.endmacro
                                 .macro	_CBI
                                 	in	w,@0
                                 	andi	w,~(1<<@1)
                                 	out	@0,w
                                 	.endmacro
                                 	
                                 ; --- extending branch distance to +/-2k ---
                                 .macro	_BREQ
                                 	brne	PC+2
                                 	rjmp	@0
                                 	.endmacro
                                 .macro	_BRNE
                                 	breq	PC+2
                                 	rjmp	@0
                                 	.endmacro
                                 .macro	_BRCS
                                 	brcc	PC+2
                                 	rjmp	@0
                                 	.endmacro
                                 .macro	_BRCC
                                 	brcs	PC+2
                                 	rjmp	@0
                                 	.endmacro
                                 .macro	_BRSH
                                 	brlo	PC+2
                                 	rjmp	@0
                                 	.endmacro
                                 .macro	_BRLO
                                 	brsh	PC+2
                                 	rjmp	@0
                                 	.endmacro
                                 .macro	_BRMI
                                 	brpl	PC+2
                                 	rjmp	@0
                                 	.endmacro
                                 .macro	_BRPL
                                 	brmi	PC+2
                                 	rjmp	@0
                                 	.endmacro
                                 .macro	_BRGE
                                 	brlt	PC+2
                                 	rjmp	@0
                                 	.endmacro
                                 .macro	_BRLT
                                 	brge	PC+2
                                 	rjmp	@0
                                 	.endmacro
                                 .macro	_BRHS
                                 	brhc	PC+2
                                 	rjmp	@0
                                 	.endmacro
                                 .macro	_BRHC
                                 	brhs	PC+2
                                 	rjmp	@0
                                 	.endmacro
                                 .macro	_BRTS
                                 	brtc	PC+2
                                 	rjmp	@0
                                 	.endmacro
                                 .macro	_BRTC
                                 	brts	PC+2
                                 	rjmp	@0
                                 	.endmacro
                                 .macro	_BRVS
                                 	brvc	PC+2
                                 	rjmp	@0
                                 	.endmacro
                                 .macro	_BRVC
                                 	brvs	PC+2
                                 	rjmp	@0
                                 	.endmacro
                                 .macro	_BRIE
                                 	brid	PC+2
                                 	rjmp	@0
                                 	.endmacro
                                 .macro	_BRID
                                 	brie	PC+2
                                 	rjmp	@0
                                 	.endmacro
                                 
                                 ; ====================
                                 ; 	bit operations
                                 ; ====================
                                 
                                 ; --- moving bits ---
                                 .macro	MOVB	; reg1,b1, reg2,b2	; reg1,bit1 <- reg2,bit2
                                 	bst	@2,@3
                                 	bld	@0,@1
                                 	.endmacro
                                 .macro	OUTB	; port1,b1, reg2,b2	; port1,bit1 <- reg2,bit2
                                 	sbrs	@2,@3
                                 	cbi	@0,@1
                                 	sbrc	@2,@3
                                 	sbi	@0,@1
                                 	.endmacro
                                 .macro	INB	; reg1,b1, port2,b2	; reg1,bit1 <- port2,bit2
                                 	sbis	@2,@3
                                 	cbr	@0,1<<@1
                                 	sbic	@2,@3
                                 	sbr	@0,1<<@1
                                 	.endmacro
                                 
                                 .macro	Z2C				; zero to carry
                                 	sec
                                 	breq	PC+2	; (Z=1)
                                 	clc
                                 	.endmacro
                                 .macro	Z2INVC				; zero to inverse carry
                                 	sec
                                 	brne	PC+2	; (Z=0)
                                 	clc
                                 	.endmacro
                                 
                                 .macro	C2Z				; carry to zero
                                 	sez
                                 	brcs	PC+2	; (C=1)
                                 	clz
                                 	.endmacro
                                 
                                 .macro	B2C	; reg,b			; bit to carry
                                 	sbrc	@0,@1
                                 	sec
                                 	sbrs	@0,@1
                                 	clc
                                 	.endmacro
                                 .macro	C2B	; reg,b			; carry to bit
                                 	brcc	PC+2
                                 	sbr	@0,(1<<@1)
                                 	brcs	PC+2
                                 	cbr	@0,(1<<@1)
                                 	.endmacro
                                 .macro	P2C	; port,b		; port to carry
                                 	sbic	@0,@1
                                 	sec
                                 	sbis	@0,@1
                                 	clc
                                 	.endmacro
                                 .macro	C2P	; port,b		; carry to port
                                 	brcc	PC+2
                                 	sbi	@0,@1
                                 	brcs	PC+2
                                 	cbi	@0,@1
                                 	.endmacro
                                 
                                 ; --- inverting bits ---
                                 .macro	INVB	; reg,bit		; inverse reg,bit
                                 	ldi	w,(1<<@1)
                                 	eor	@0,w
                                 	.endmacro
                                 .macro	INVP	; port,bit		; inverse port,bit	
                                 	sbis	@0,@1
                                 	rjmp	PC+3
                                 	cbi	@0,@1
                                 	rjmp	PC+2
                                 	sbi	@0,@1
                                 	.endmacro
                                 .macro	INVC				; inverse carry	
                                 	brcs	PC+3
                                 	sec
                                 	rjmp	PC+2
                                 	clc
                                 	.endmacro
                                 
                                 ; --- setting a single bit ---
                                 .macro	SETBIT	; reg(0..7)
                                 ; in	reg (0..7)
                                 ; out	reg with bit (0..7) set to 1.
                                 ; 0=00000001
                                 ; 1=00000010
                                 ; ...
                                 ; 7=10000000
                                 	mov	w,@0
                                 	clr	@0
                                 	inc	@0
                                 	andi	w,0b111	
                                 	breq	PC+4
                                 	lsl	@0
                                 	dec	w
                                 	brne	PC-2
                                 	.endmacro
                                 
                                 ; --- logical operations with masks ---
                                 .macro	MOVMSK	; reg1,reg2,mask	; reg1 <- reg2 (mask)
                                 	ldi	w,~@2	
                                 	and	@0,w
                                 	ldi	w,@2
                                 	and	@1,w	
                                 	or	@0,@1
                                 	.endmacro	
                                 .macro	ANDMSK	; reg1,reg2,mask	; reg1 <- ret 1 AND reg2 (mask)		
                                 	mov	w,@1
                                 	ori	w,~@2
                                 	and	@0,w
                                 	.endmacro	
                                 .macro	ORMSK	; reg1,reg2,mask	; reg1 <- ret 1 AND reg2 (mask)		
                                 	mov	w,@1
                                 	andi	w,@2
                                 	or	@0,w
                                 	.endmacro
                                 	
                                 ; --- logical operations on bits ---
                                 .macro	ANDB	; r1,b1, r2,b2, r3,b3	; reg1,b1 <- reg2,b2 AND reg3,b3
                                 	set
                                 	sbrs	@4,@5	
                                 	clt
                                 	sbrs	@2,@3	
                                 	clt
                                 	bld	@0,@1
                                 	.endmacro
                                 .macro	ORB	; r1,b1, r2,b2, r3,b3	; reg1.b1 <- reg2.b2 OR reg3.b3
                                 	clt
                                 	sbrc	@4,@5	
                                 	set
                                 	sbrc	@2,@3	
                                 	set
                                 	bld	@0,@1
                                 	.endmacro
                                 .macro	EORB	; r1,b1, r2,b2, r3,b3	; reg1.b1 <- reg2.b2 XOR reg3.b3
                                 	sbrc	@4,@5
                                 	rjmp	f1
                                 f0:	bst	@2,@3	
                                 	rjmp	PC+4
                                 f1:	set
                                 	sbrc	@0,@1
                                 	clt
                                 	bld	@0,@0	
                                 	.endmacro
                                 	
                                 ; --- operations based on register bits ---
                                 .macro	FB0	; reg,bit		; bit=0
                                 	cbr	@0,1<<@1
                                 	.endmacro
                                 .macro	FB1	; reg,bit		; bit=1
                                 	sbr	@0,1<<@1
                                 	.endmacro
                                 .macro	_FB0	; reg,bit		; bit=0
                                 	ldi	w,~(1<<@1)
                                 	and	@0,w
                                 	.endmacro
                                 .macro	_FB1	; reg,bit		; bit=1
                                 	ldi	w,1<<@1
                                 	or	@0,w
                                 	.endmacro
                                 .macro	SB0	; reg,bit,addr		; skip if bit=0
                                 	sbrc	@0,@1
                                 	.endmacro
                                 .macro	SB1	; reg,bit,addr		; skip if bit=1
                                 	sbrs	@0,@1
                                 	.endmacro
                                 .macro	JB0	; reg,bit,addr		; jump if bit=0
                                 	sbrs	@0,@1
                                 	rjmp	@2
                                 	.endmacro
                                 .macro	JB1	; reg,bit,addr		; jump if bit=1
                                 	sbrc	@0,@1
                                 	rjmp	@2
                                 	.endmacro
                                 .macro	CB0	; reg,bit,addr		; call if bit=0
                                 	sbrs	@0,@1
                                 	call	@2
                                 	.endmacro
                                 .macro	CB1	; reg,bit,addr		; call if bit=1
                                 	sbrc	@0,@1
                                 	call	@2
                                 	.endmacro
                                 .macro	WB0	; reg,bit		; wait if bit=0
                                 	sbrs	@0,@1
                                 	rjmp	PC-1
                                 	.endmacro
                                 .macro	WB1	; reg,bit		; wait if bit=1
                                 	sbrc	@0,@1
                                 	rjmp	PC-1
                                 	.endmacro
                                 .macro	RB0	; reg,bit		; return if bit=0
                                 	sbrs	@0,@1
                                 	ret
                                 	.endmacro
                                 .macro	RB1	; reg,bit		; return if bit=1
                                 	sbrc	@0,@1
                                 	ret
                                 	.endmacro
                                 
                                 ; wait if bit=0 with timeout
                                 ; if timeout (in units of 5 cyc) then jump to addr
                                 .macro	WB0T	; reg,bit,timeout,addr
                                 	ldi	w,@2+1
                                 	dec	w	; 1 cyc
                                 	breq	@3	; 1 cyc
                                 	sbrs	@0,@1	; 1 cyc
                                 	rjmp	PC-3	; 2 cyc = 5 cycles
                                 	.endmacro
                                 
                                 ; wait if bit=1 with timeout
                                 ; if timeout (in units of 5 cyc) then jump to addr	
                                 .macro	WB1T	; reg,bit,timeout,addr
                                 	ldi	w,@2+1
                                 	dec	w	; 1 cyc
                                 	breq	@3	; 1 cyc
                                 	sbrc	@0,@1	; 1 cyc
                                 	rjmp	PC-3	; 2 cyc = 5 cycles
                                 	.endmacro	
                                 	
                                 ; --- operations based on port bits ---
                                 .macro	P0	; port,bit		; port=0
                                 	cbi	@0,@1
                                 	.endmacro
                                 .macro	P1	; port,bit		; port=1
                                 	sbi	@0,@1
                                 	.endmacro
                                 .macro	SP0	; port,bit		; skip if port=0
                                 	sbic	@0,@1
                                 	.endmacro
                                 .macro	SP1	; port,bit		; skip if port=1
                                 	sbis	@0,@1
                                 	.endmacro
                                 .macro	JP0	; port,bit,addr		; jump if port=0
                                 	sbis	@0,@1
                                 	rjmp	@2
                                 	.endmacro
                                 .macro	JP1	; port,bit,addr		; jump if port=1
                                 	sbic	@0,@1
                                 	rjmp	@2
                                 	.endmacro
                                 .macro	CP0	; port,bit,addr		; call if port=0
                                 	sbis	@0,@1
                                 	rcall	@2
                                 	.endmacro
                                 .macro	CP1	; port,bit,addr		; call if port=1
                                 	sbic	@0,@1
                                 	rcall	@2
                                 	.endmacro
                                 .macro	WP0	; port,bit		; wait if port=0
                                 	sbis	@0,@1
                                 	rjmp	PC-1
                                 	.endmacro
                                 .macro	WP1	; port,bit		; wait if port=1
                                 	sbic	@0,@1
                                 	rjmp	PC-1
                                 	.endmacro
                                 .macro	RP0	; port,bit		; return if port=0
                                 	sbis	@0,@1
                                 	ret
                                 	.endmacro
                                 .macro	RP1	; port,bit		; return if port=1
                                 	sbic	@0,@1
                                 	ret
                                 	.endmacro
                                 
                                 ; wait if port=0 with timeout
                                 ; if timeout (in units of 5 cyc) then jump to addr
                                 .macro	WP0T	; port,bit,timeout,addr
                                 	ldi	w,@2+1
                                 	dec	w	; 1 cyc
                                 	breq	@3	; 1 cyc
                                 	sbis	@0,@1	; 1 cyc
                                 	rjmp	PC-3	; 2 cyc = 5 cycles
                                 	.endmacro
                                 
                                 ; wait if port=1 with timeout
                                 ; if timeout (in units of 5 cyc) then jump to addr	
                                 .macro	WP1T	; port,bit,timeout,addr
                                 	ldi	w,@2+1
                                 	dec	w	; 1 cyc
                                 	breq	@3	; 1 cyc
                                 	sbic	@0,@1	; 1 cyc
                                 	rjmp	PC-3	; 2 cyc = 5 cycles
                                 	.endmacro	
                                 
                                 ; ===========================
                                 ; 	multi-byte operations
                                 ; ===========================
                                 
                                 .macro	SWAP4			; swap 2 variables
                                 	mov	w ,@0
                                 	mov	@0,@4
                                 	mov	@4,w
                                 	mov	w ,@1
                                 	mov	@1,@5
                                 	mov	@5,w
                                 	mov	w ,@2
                                 	mov	@2,@6
                                 	mov	@6,w
                                 	mov	w ,@3
                                 	mov	@3,@7
                                 	mov	@7,w
                                 	.endmacro
                                 .macro	SWAP3
                                 	mov	w ,@0
                                 	mov	@0,@3
                                 	mov	@3,w
                                 	mov	w ,@1
                                 	mov	@1,@4
                                 	mov	@4,w
                                 	mov	w ,@2
                                 	mov	@2,@5
                                 	mov	@5,w
                                 	.endmacro
                                 .macro	SWAP2
                                 	mov	w ,@0
                                 	mov	@0,@2
                                 	mov	@2,w
                                 	mov	w ,@1
                                 	mov	@1,@3
                                 	mov	@3,w
                                 	.endmacro
                                 .macro	SWAP1
                                 	mov	w ,@0
                                 	mov	@0,@1
                                 	mov	@1,w
                                 	.endmacro
                                 
                                 .macro	LDX4	;r..r0		; load from (x+)
                                 	ld	@3,x+
                                 	ld	@2,x+	
                                 	ld	@1,x+
                                 	ld	@0,x+
                                 	.endmacro
                                 .macro	LDX3	;r..r0
                                 	ld	@2,x+	
                                 	ld	@1,x+
                                 	ld	@0,x+
                                 	.endmacro
                                 .macro	LDX2	;r..r0	
                                 	ld	@1,x+
                                 	ld	@0,x+
                                 	.endmacro
                                 	
                                 .macro	LDY4	;r..r0		; load from (y+)
                                 	ld	@3,y+
                                 	ld	@2,y+	
                                 	ld	@1,y+
                                 	ld	@0,y+
                                 	.endmacro
                                 .macro	LDY3	;r..r0
                                 	ld	@2,y+	
                                 	ld	@1,y+
                                 	ld	@0,y+
                                 	.endmacro
                                 .macro	LDY2	;r..r0	
                                 	ld	@1,y+
                                 	ld	@0,y+
                                 	.endmacro
                                 
                                 .macro	LDZ4	;r..r0		; load from (z+)
                                 	ld	@3,z+
                                 	ld	@2,z+	
                                 	ld	@1,z+
                                 	ld	@0,z+
                                 	.endmacro
                                 .macro	LDZ3	;r..r0
                                 	ld	@2,z+	
                                 	ld	@1,z+
                                 	ld	@0,z+
                                 	.endmacro
                                 .macro	LDZ2	;r..r0
                                 	ld	@1,z+
                                 	ld	@0,z+
                                 	.endmacro
                                 
                                 .macro	STX4	;r..r0		; store to (x+)
                                 	st	x+,@3
                                 	st	x+,@2	
                                 	st	x+,@1
                                 	st	x+,@0
                                 	.endmacro
                                 .macro	STX3	;r..r0
                                 	st	x+,@2	
                                 	st	x+,@1
                                 	st	x+,@0
                                 	.endmacro
                                 .macro	STX2	;r..r0
                                 	st	x+,@1
                                 	st	x+,@0
                                 	.endmacro
                                 	
                                 .macro	STY4	;r..r0		; store to (y+)
                                 	st	y+,@3
                                 	st	y+,@2	
                                 	st	y+,@1
                                 	st	y+,@0
                                 	.endmacro
                                 .macro	STY3	;r..r0
                                 	st	y+,@2	
                                 	st	y+,@1
                                 	st	y+,@0
                                 	.endmacro
                                 .macro	STY2	;r..r0	
                                 	st	y+,@1
                                 	st	y+,@0
                                 	.endmacro
                                 	
                                 .macro	STZ4	;r..r0		; store to (z+)
                                 	st	z+,@3
                                 	st	z+,@2	
                                 	st	z+,@1
                                 	st	z+,@0
                                 	.endmacro	
                                 .macro	STZ3	;r..r0
                                 	st	z+,@2	
                                 	st	z+,@1
                                 	st	z+,@0
                                 	.endmacro	
                                 .macro	STZ2	;r..r0	
                                 	st	z+,@1
                                 	st	z+,@0
                                 	.endmacro	
                                 	
                                 .macro	STI4	;addr,k		; store immediate
                                 	ldi	w,  low(@1)
                                 	sts	@0+0,w
                                 	ldi	w, high(@1)
                                 	sts	@0+1,w
                                 	ldi	w,byte3(@1)
                                 	sts	@0+2,w
                                 	ldi	w,byte4(@1)
                                 	sts	@0+3,w	
                                 	.endmacro	
                                 .macro	STI3	;addr,k
                                 	ldi	w,  low(@1)
                                 	sts	@0+0,w
                                 	ldi	w, high(@1)
                                 	sts	@0+1,w
                                 	ldi	w,byte3(@1)
                                 	sts	@0+2,w
                                 	.endmacro	
                                 .macro	STI2	;addr,k
                                 	ldi	w,  low(@1)
                                 	sts	@0+0,w
                                 	ldi	w, high(@1)
                                 	sts	@0+1,w
                                 	.endmacro
                                 .macro	STI	;addr,k
                                 	ldi	w,@1
                                 	sts	@0,w
                                 	.endmacro
                                 
                                 .macro	INC4			; increment
                                 	ldi	w,0xff
                                 	sub	@3,w
                                 	sbc	@2,w
                                 	sbc	@1,w
                                 	sbc	@0,w
                                 	.endmacro
                                 .macro	INC3
                                 	ldi	w,0xff
                                 	sub	@2,w
                                 	sbc	@1,w
                                 	sbc	@0,w
                                 	.endmacro
                                 .macro	INC2
                                 	ldi	w,0xff
                                 	sub	@1,w
                                 	sbc	@0,w
                                 	.endmacro
                                 
                                 .macro	DEC4			; decrement
                                 	ldi	w,0xff
                                 	add	@3,w
                                 	adc	@2,w
                                 	adc	@1,w
                                 	adc	@0,w
                                 	.endmacro
                                 .macro	DEC3
                                 	ldi	w,0xff
                                 	add	@2,w
                                 	adc	@1,w
                                 	adc	@0,w
                                 	.endmacro
                                 .macro	DEC2
                                 	ldi	w,0xff
                                 	add	@1,w
                                 	adc	@0,w
                                 	.endmacro
                                 
                                 .macro	CLR9			; clear (also clears the carry)
                                 	sub	@0,@0
                                 	clr	@1
                                 	clr	@2
                                 	clr	@3
                                 	clr	@4
                                 	clr	@5
                                 	clr	@6
                                 	clr	@7
                                 	clr	@8
                                 	.endmacro
                                 .macro	CLR8
                                 	sub	@0,@0
                                 	clr	@1
                                 	clr	@2
                                 	clr	@3
                                 	clr	@4
                                 	clr	@5
                                 	clr	@6
                                 	clr	@7
                                 	.endmacro
                                 .macro	CLR7
                                 	sub	@0,@0
                                 	clr	@1
                                 	clr	@2
                                 	clr	@3
                                 	clr	@4
                                 	clr	@5
                                 	clr	@6
                                 	.endmacro
                                 .macro	CLR6
                                 	sub	@0,@0
                                 	clr	@1
                                 	clr	@2
                                 	clr	@3
                                 	clr	@4
                                 	clr	@5
                                 	.endmacro
                                 .macro	CLR5
                                 	sub	@0,@0
                                 	clr	@1
                                 	clr	@2
                                 	clr	@3
                                 	clr	@4
                                 	.endmacro
                                 .macro	CLR4
                                 	sub	@0,@0
                                 	clr	@1
                                 	clr	@2
                                 	clr	@3
                                 	.endmacro
                                 .macro	CLR3
                                 	sub	@0,@0
                                 	clr	@1
                                 	clr	@2
                                 	.endmacro
                                 .macro	CLR2
                                 	sub	@0,@0
                                 	clr	@1
                                 	.endmacro
                                 
                                 .macro	COM4			; one's complement
                                 	com	@0
                                 	com	@1
                                 	com	@2
                                 	com	@3
                                 	.endmacro
                                 .macro	COM3
                                 	com	@0
                                 	com	@1
                                 	com	@2
                                 	.endmacro
                                 .macro	COM2
                                 	com	@0
                                 	com	@1
                                 	.endmacro
                                 
                                 .macro	NEG4			; negation (two's complement)
                                 	com	@0
                                 	com	@1
                                 	com	@2
                                 	com	@3
                                 	ldi	w,0xff
                                 	sub	@3,w
                                 	sbc	@2,w
                                 	sbc	@1,w
                                 	sbc	@0,w
                                 	.endmacro
                                 .macro	NEG3
                                 	com	@0
                                 	com	@1
                                 	com	@2
                                 	ldi	w,0xff
                                 	sub	@2,w
                                 	sbc	@1,w
                                 	sbc	@0,w
                                 	.endmacro
                                 .macro	NEG2
                                 	com	@0
                                 	com	@1
                                 	ldi	w,0xff
                                 	sub	@1,w
                                 	sbc	@0,w
                                 	.endmacro
                                 	
                                 .macro	LDI4 	; r..r0, k	; load immediate
                                 	ldi	@3,  low(@4)
                                 	ldi	@2, high(@4)
                                 	ldi	@1,byte3(@4)
                                 	ldi	@0,byte4(@4)
                                 	.endmacro
                                 .macro	LDI3
                                 	ldi	@2,  low(@3)
                                 	ldi	@1, high(@3)
                                 	ldi	@0,byte3(@3)
                                 	.endmacro
                                 .macro	LDI2
                                 	ldi	@1,  low(@2)
                                 	ldi	@0, high(@2)
                                 	.endmacro
                                 
                                 .macro	LDS4			; load direct from SRAM
                                 	lds	@3,@4
                                 	lds	@2,@4+1
                                 	lds	@1,@4+2
                                 	lds	@0,@4+3
                                 	.endmacro
                                 .macro	LDS3
                                 	lds	@2,@3
                                 	lds	@1,@3+1
                                 	lds	@0,@3+2
                                 	.endmacro
                                 .macro	LDS2
                                 	lds	@1,@2
                                 	lds	@0,@2+1
                                 	.endmacro
                                 
                                 .macro	STS4			; store direct to SRAM
                                 	sts	@0+0,@4
                                 	sts	@0+1,@3
                                 	sts	@0+2,@2
                                 	sts	@0+3,@1
                                 	.endmacro
                                 .macro	STS3
                                 	sts	@0+0,@3
                                 	sts	@0+1,@2
                                 	sts	@0+2,@1
                                 	.endmacro
                                 .macro	STS2
                                 	sts	@0+0,@2
                                 	sts	@0+1,@1
                                 	.endmacro
                                 
                                 .macro	STDZ4	; d, r3,r2,r1,r0
                                 	std	z+@0+0,@4
                                 	std	z+@0+1,@3
                                 	std	z+@0+2,@2
                                 	std	z+@0+3,@1
                                 	.endmacro
                                 .macro	STDZ3	; d, r2,r1,r0
                                 	std	z+@0+0,@3
                                 	std	z+@0+1,@2
                                 	std	z+@0+2,@1
                                 	.endmacro
                                 .macro	STDZ2	; d, r1,r0
                                 	std	z+@0+0,@2
                                 	std	z+@0+1,@1
                                 	.endmacro
                                 	
                                 .macro	LPM4			; load program memory
                                 	lpm
                                 	mov	@3,r0
                                 	adiw	zl,1
                                 	lpm
                                 	mov	@2,r0
                                 	adiw	zl,1
                                 	lpm
                                 	mov	@1,r0
                                 	adiw	zl,1
                                 	lpm
                                 	mov	@0,r0
                                 	adiw	zl,1
                                 	.endmacro
                                 .macro	LPM3
                                 	lpm
                                 	mov	@2,r0
                                 	adiw	zl,1
                                 	lpm
                                 	mov	@1,r0
                                 	adiw	zl,1
                                 	lpm
                                 	mov	@0,r0
                                 	adiw	zl,1
                                 	.endmacro
                                 .macro	LPM2
                                 	lpm
                                 	mov	@1,r0
                                 	adiw	zl,1
                                 	lpm
                                 	mov	@0,r0
                                 	adiw	zl,1
                                 	.endmacro
                                 .macro	LPM1
                                 	lpm
                                 	mov	@0,r0
                                 	adiw	zl,1
                                 	.endmacro
                                 
                                 .macro	MOV4			; move between registers
                                 	mov	@3,@7
                                 	mov	@2,@6
                                 	mov	@1,@5
                                 	mov	@0,@4
                                 	.endmacro
                                 .macro	MOV3
                                 	mov	@2,@5
                                 	mov	@1,@4
                                 	mov	@0,@3
                                 	.endmacro
                                 .macro	MOV2
                                 	mov	@1,@3
                                 	mov	@0,@2
                                 	.endmacro
                                 
                                 .macro	ADD4			; add
                                 	add	@3,@7
                                 	adc	@2,@6
                                 	adc	@1,@5
                                 	adc	@0,@4
                                 	.endmacro
                                 .macro	ADD3
                                 	add	@2,@5
                                 	adc	@1,@4
                                 	adc	@0,@3
                                 	.endmacro
                                 .macro	ADD2
                                 	add	@1,@3
                                 	adc	@0,@2
                                 	.endmacro
                                 
                                 .macro	SUB4			; subtract
                                 	sub	@3,@7
                                 	sbc	@2,@6
                                 	sbc	@1,@5
                                 	sbc	@0,@4
                                 	.endmacro
                                 .macro	SUB3
                                 	sub	@2,@5
                                 	sbc	@1,@4
                                 	sbc	@0,@3
                                 	.endmacro
                                 .macro	SUB2
                                 	sub	@1,@3
                                 	sbc	@0,@2
                                 	.endmacro
                                 	
                                 .macro	CP4			; compare
                                 	cp	@3,@7
                                 	cpc	@2,@6
                                 	cpc	@1,@5
                                 	cpc	@0,@4
                                 	.endmacro
                                 .macro	CP3
                                 	cp	@2,@5
                                 	cpc	@1,@4
                                 	cpc	@0,@3
                                 	.endmacro
                                 .macro	CP2
                                 	cp	@1,@3
                                 	cpc	@0,@2
                                 	.endmacro
                                 
                                 .macro	TST4			; test
                                 	clr	w
                                 	cp	@3,w
                                 	cpc	@2,w
                                 	cpc	@1,w
                                 	cpc	@0,w
                                 	.endmacro
                                 .macro	TST3
                                 	clr	w
                                 	cp	@2,w
                                 	cpc	@1,w
                                 	cpc	@0,w
                                 	.endmacro
                                 .macro	TST2
                                 	clr	w
                                 	cp	@1,w
                                 	cpc	@0,w
                                 	.endmacro
                                 
                                 .macro	ADDI4			; add immediate
                                 	subi	@3,  low(-@4)
                                 	sbci	@2, high(-@4)
                                 	sbci	@1,byte3(-@4)
                                 	sbci	@0,byte4(-@4)
                                 	.endmacro
                                 .macro	ADDI3
                                 	subi	@2,  low(-@3)
                                 	sbci	@1, high(-@3)
                                 	sbci	@0,byte3(-@3)
                                 	.endmacro
                                 .macro	ADDI2
                                 	subi	@1,  low(-@2)
                                 	sbci	@0, high(-@2)
                                 	.endmacro
                                 	
                                 .macro	SUBI4			; subtract immediate
                                 	subi	@3,  low(@4)
                                 	sbci	@2, high(@4)
                                 	sbci	@1,byte3(@4)
                                 	sbci	@0,byte4(@4)
                                 	.endmacro
                                 .macro	SUBI3
                                 	subi	@2,  low(@3)
                                 	sbci	@1, high(@3)
                                 	sbci	@0,byte3(@3)
                                 	.endmacro
                                 .macro	SUBI2
                                 	subi	@1,  low(@2)
                                 	sbci	@0, high(@2)
                                 	.endmacro
                                 
                                 .macro	LSL5			; logical shift left
                                 	lsl	@4
                                 	rol	@3
                                 	rol	@2
                                 	rol	@1
                                 	rol	@0
                                 	.endmacro
                                 .macro	LSL4
                                 	lsl	@3
                                 	rol	@2
                                 	rol	@1
                                 	rol	@0
                                 	.endmacro
                                 .macro	LSL3
                                 	lsl	@2
                                 	rol	@1
                                 	rol	@0
                                 	.endmacro
                                 .macro	LSL2
                                 	lsl	@1
                                 	rol	@0
                                 	.endmacro
                                 	
                                 .macro	LSR4			; logical shift right
                                 	lsr	@0
                                 	ror	@1
                                 	ror	@2
                                 	ror	@3
                                 	.endmacro
                                 .macro	LSR3
                                 	lsr	@0
                                 	ror	@1
                                 	ror	@2
                                 	.endmacro
                                 .macro	LSR2
                                 	lsr	@0
                                 	ror	@1
                                 	.endmacro
                                 
                                 .macro	ASR4			; arithmetic shift right
                                 	asr	@0
                                 	ror	@1
                                 	ror	@2
                                 	ror	@3
                                 	.endmacro
                                 .macro	ASR3
                                 	asr	@0
                                 	ror	@1
                                 	ror	@2
                                 	.endmacro
                                 .macro	ASR2
                                 	asr	@0
                                 	ror	@1
                                 	.endmacro
                                 
                                 .macro	ROL8			; rotate left through carry
                                 	rol	@7
                                 	rol	@6
                                 	rol	@5
                                 	rol	@4
                                 	rol	@3
                                 	rol	@2
                                 	rol	@1
                                 	rol	@0
                                 	.endmacro
                                 .macro	ROL7
                                 	rol	@6
                                 	rol	@5
                                 	rol	@4
                                 	rol	@3
                                 	rol	@2
                                 	rol	@1
                                 	rol	@0
                                 	.endmacro
                                 .macro	ROL6
                                 	rol	@5
                                 	rol	@4
                                 	rol	@3
                                 	rol	@2
                                 	rol	@1
                                 	rol	@0
                                 	.endmacro
                                 .macro	ROL5
                                 	rol	@4
                                 	rol	@3
                                 	rol	@2
                                 	rol	@1
                                 	rol	@0
                                 	.endmacro
                                 .macro	ROL4
                                 	rol	@3
                                 	rol	@2
                                 	rol	@1
                                 	rol	@0
                                 	.endmacro
                                 .macro	ROL3
                                 	rol	@2
                                 	rol	@1
                                 	rol	@0
                                 	.endmacro
                                 .macro	ROL2
                                 	rol	@1
                                 	rol	@0
                                 	.endmacro
                                 
                                 .macro	ROR8			; rotate right through carry
                                 	ror	@0
                                 	ror	@1
                                 	ror	@2
                                 	ror	@3
                                 	ror	@4
                                 	ror	@5
                                 	ror	@6
                                 	ror	@7
                                 	.endmacro
                                 .macro	ROR7
                                 	ror	@0
                                 	ror	@1
                                 	ror	@2
                                 	ror	@3
                                 	ror	@4
                                 	ror	@5
                                 	ror	@6
                                 	.endmacro
                                 .macro	ROR6
                                 	ror	@0
                                 	ror	@1
                                 	ror	@2
                                 	ror	@3
                                 	ror	@4
                                 	ror	@5
                                 	.endmacro
                                 .macro	ROR5
                                 	ror	@0
                                 	ror	@1
                                 	ror	@2
                                 	ror	@3
                                 	ror	@4
                                 	.endmacro	
                                 .macro	ROR4
                                 	ror	@0
                                 	ror	@1
                                 	ror	@2
                                 	ror	@3
                                 	.endmacro
                                 .macro	ROR3
                                 	ror	@0
                                 	ror	@1
                                 	ror	@2
                                 	.endmacro
                                 .macro	ROR2
                                 	ror	@0
                                 	ror	@1
                                 	.endmacro
                                 
                                 .macro	PUSH2
                                 	push	@0
                                 	push	@1
                                 	.endmacro	
                                 .macro	POP2
                                 	pop	@1
                                 	pop	@0
                                 	.endmacro
                                 
                                 .macro	PUSH3
                                 	push	@0
                                 	push	@1
                                 	push	@2
                                 	.endmacro	
                                 .macro	POP3
                                 	pop	@2
                                 	pop	@1
                                 	pop	@0
                                 	.endmacro
                                 	
                                 .macro	PUSH4
                                 	push	@0
                                 	push	@1
                                 	push	@2
                                 	push	@3
                                 	.endmacro	
                                 .macro	POP4
                                 	pop	@3
                                 	pop	@2
                                 	pop	@1
                                 	pop	@0
                                 	.endmacro	
                                 	
                                 .macro	PUSH5
                                 	pop	@0
                                 	pop	@1
                                 	pop	@2
                                 	pop	@3
                                 	pop	@4
                                 	.endmacro	
                                 .macro	POP5
                                 	pop	@4
                                 	pop	@3
                                 	pop	@2
                                 	pop	@1
                                 	pop	@0
                                 	.endmacro	
                                 
                                 ; --- SRAM operations ---
                                 .macro	INCS4	; sram		; increment SRAM 4-byte variable
                                 	lds	w,@0
                                 	inc	w
                                 	sts	@0,w
                                 	brne	end
                                 	lds	w,@0+1
                                 	inc	w
                                 	sts	@0+1,w
                                 	brne	end
                                 	lds	w,@0+2
                                 	inc	w
                                 	sts	@0+2,w
                                 	brne	end
                                 	lds	w,@0+3
                                 	inc	w
                                 	sts	@0+3,w
                                 end:	
                                 	.endmacro
                                 
                                 .macro	INCS3	; sram		; increment SRAM 3-byte variable
                                 	lds	w,@0
                                 	inc	w
                                 	sts	@0,w
                                 	brne	end
                                 	lds	w,@0+1
                                 	inc	w
                                 	sts	@0+1,w
                                 	brne	end
                                 	lds	w,@0+2
                                 	inc	w
                                 	sts	@0+2,w
                                 end:	
                                 	.endmacro
                                 
                                 .macro	INCS2	; sram		; increment SRAM 2-byte variable
                                 	lds	w,@0
                                 	inc	w
                                 	sts	@0,w
                                 	brne	end
                                 	lds	w,@0+1
                                 	inc	w
                                 	sts	@0+1,w
                                 end:	
                                 	.endmacro
                                 
                                 .macro	INCS	; sram		; increment SRAM 1-byte variable
                                 	lds	w,@0
                                 	inc	w
                                 	sts	@0,w
                                 	.endmacro
                                 
                                 .macro	DECS4	; sram		; decrement SRAM 4-byte variable
                                 	ldi	w,1
                                 	lds	u,@0
                                 	sub	u,w
                                 	sts	@0,u
                                 	clr	w
                                 	lds	u,@0+1
                                 	sbc	u,w
                                 	sts	@0+1,u
                                 	lds	u,@0+2
                                 	sbc	u,w
                                 	sts	@0+2,u
                                 	lds	u,@0+3
                                 	sbc	u,w
                                 	sts	@0+3,u
                                 	.endmacro
                                 .macro	DECS3	; sram		; decrement SRAM 3-byte variable
                                 	ldi	w,1
                                 	lds	u,@0
                                 	sub	u,w
                                 	sts	@0,u
                                 	clr	w
                                 	lds	u,@0+1
                                 	sbc	u,w
                                 	sts	@0+1,u
                                 	lds	u,@0+2
                                 	sbc	u,w
                                 	sts	@0+2,u
                                 	.endmacro
                                 .macro	DECS2	; sram		; decrement SRAM 2-byte variable
                                 	ldi	w,1
                                 	lds	u,@0
                                 	sub	u,w
                                 	sts	@0,u
                                 	clr	w
                                 	lds	u,@0+1
                                 	sbc	u,w
                                 	sts	@0+1,u
                                 	.endmacro
                                 .macro	DECS	; sram		; decrement
                                 	lds	w,@0
                                 	dec	w
                                 	sts	@0,w
                                 	.endmacro
                                 
                                 .macro	MOVS4	; addr0,addr1	; [addr0] <-- [addr1]
                                 	lds	w,@1
                                 	sts	@0,w
                                 	lds	w,@1+1
                                 	sts	@0+1,w
                                 	lds	w,@1+2
                                 	sts	@0+2,w
                                 	lds	w,@3+1
                                 	sts	@0+3,w	
                                 	.endmacro
                                 .macro	MOVS3	; addr0,addr1	; [addr0] <-- [addr1]
                                 	lds	w,@1
                                 	sts	@0,w
                                 	lds	w,@1+1
                                 	sts	@0+1,w
                                 	lds	w,@1+2
                                 	sts	@0+2,w
                                 	.endmacro
                                 .macro	MOVS2	; addr0,addr1	; [addr0] <-- [addr1]
                                 	lds	w,@1
                                 	sts	@0,w
                                 	lds	w,@1+1
                                 	sts	@0+1,w
                                 	.endmacro
                                 .macro	MOVS	; addr0,addr1	; [addr0] <-- [addr1]
                                 	lds	w,@1
                                 	sts	@0,w
                                 	.endmacro
                                 
                                 .macro	SEXT	; reg1,reg0	; sign extend
                                 	clr	@0
                                 	sbrc	@1,7
                                 	dec	@0
                                 	.endmacro
                                 
                                 ; =======================================
                                 ;	Jump/Call with constant arguments
                                 ; =======================================
                                 	
                                 ; --- calls with arguments a,b,XYZ ---
                                 .macro	CX	; subroutine,x
                                 	ldi	xl, low(@1)
                                 	ldi	xh,high(@1)
                                 	rcall	@0
                                 	.endmacro
                                 .macro	CXY	; subroutine,x,y
                                 	ldi	xl, low(@1)
                                 	ldi	xh,high(@1)
                                 	ldi	yl, low(@2)
                                 	ldi	yh,high(@2)	
                                 	rcall	@0
                                 	.endmacro		
                                 .macro	CXZ	; subroutine,x,z
                                 	ldi	xl, low(@1)
                                 	ldi	xh,high(@1)
                                 	ldi	zl, low(@2)
                                 	ldi	zh,high(@2)	
                                 	rcall	@0
                                 	.endmacro		
                                 .macro	CXYZ	; subroutine,x,y,z
                                 	ldi	xl, low(@1)
                                 	ldi	xh,high(@1)
                                 	ldi	yl, low(@2)
                                 	ldi	yh,high(@2)
                                 	ldi	zl, low(@3)
                                 	ldi	zh,high(@3)		
                                 	rcall	@0
                                 	.endmacro
                                 .macro	CW	; subroutine,w
                                 	ldi	w, @1
                                 	rcall	@0
                                 	.endmacro
                                 .macro	CA	; subroutine,a
                                 	ldi	a0, @1
                                 	call	@0
                                 	.endmacro
                                 .macro	CAB	; subroutine,a,b
                                 	ldi	a0, @1
                                 	ldi	b0, @2
                                 	rcall	@0
                                 	.endmacro
                                 
                                 ; --- jump with arguments w,a,b ---
                                 .macro	JW	; subroutine,w
                                 	ldi	w, @1
                                 	rjmp	@0
                                 	.endmacro
                                 .macro	JA	; subroutine,a
                                 	ldi	a0, @1
                                 	rjmp	@0
                                 	.endmacro
                                 .macro	JAB	; subroutine,a,b
                                 	ldi	a0, @1
                                 	ldi	b0, @2
                                 	rjmp	@0
                                 	.endmacro
                                 .list
                                 
                                 
                                 .include "m128def.inc"
                                 
                                 ;***** Created: 2011-02-09 12:03 ******* Source: ATmega128.xml ***********
                                 ;*************************************************************************
                                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                                 ;* 
                                 ;* Number            : AVR000
                                 ;* File Name         : "m128def.inc"
                                 ;* Title             : Register/Bit Definitions for the ATmega128
                                 ;* Date              : 2011-02-09
                                 ;* Version           : 2.35
                                 ;* Support E-mail    : avr@atmel.com
                                 ;* Target MCU        : ATmega128
                                 ;* 
                                 ;* DESCRIPTION
                                 ;* When including this file in the assembly program file, all I/O register 
                                 ;* names and I/O register bit names appearing in the data book can be used.
                                 ;* In addition, the six registers forming the three data pointers X, Y and 
                                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                                 ;* SRAM is also defined 
                                 ;* 
                                 ;* The Register names are represented by their hexadecimal address.
                                 ;* 
                                 ;* The Register Bit names are represented by their bit number (0-7).
                                 ;* 
                                 ;* Please observe the difference in using the bit names with instructions
                                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                                 ;* (skip if bit in register set/cleared). The following example illustrates
                                 ;* this:
                                 ;* 
                                 ;* in    r16,PORTB             ;read PORTB latch
                                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                                 ;* out   PORTB,r16             ;output to PORTB
                                 ;* 
                                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                                 ;* rjmp  TOV0_is_set           ;jump if set
                                 ;* ...                         ;otherwise do something else
                                 ;*************************************************************************
                                 
                                 #ifndef _M128DEF_INC_
                                 #endif  /* _M128DEF_INC_ */
                                 
                                 ; ***** END OF FILE ******************************************************
                                 
                                 	; === definitions ===
                                 .equ	KPDD = DDRD
                                 .equ	KPDO = PORTD
                                 .equ	KPDI = PIND
                                 
                                 .equ	KPD_DELAY = 30	; msec, debouncing keys of keypad
                                 
                                 .def	wr0 = r2		; detected row in hex
                                 .def	wr1 = r1		; detected column in hex
                                 .def	mask = r14		; row mask indicating which row has been detected in bin
                                 .def	wr2 = r15		; semaphore: must enter LCD display routine, unary: 0 or other
                                 
                                 	; === interrupt vector table ===
                                 .org 0
000000 940c 0708                 	jmp reset
000002 940c 0022                 	jmp	isr_ext_int0	; external interrupt INT0
000004 940c 0027                 	jmp	isr_ext_int1	; external interrupt INT1
000006 940c 002c                 	jmp isr_ext_int2
000008 940c 0031                 	jmp isr_ext_int3
                                 
                                 .org OVF0addr
000020 940c 0110                 	jmp overflow0
                                 
                                 	; === interrupt service routines ===
                                 
                                 isr_ext_int0:
000022 e001
000023 2e10                      	_LDI	wr1, 0x01		; detect row 1
000024 e001
000025 2ee0                      	_LDI	mask, 0b00000001
000026 c00f                      	rjmp	column_detect
                                 
                                 isr_ext_int1:
000027 e002
000028 2e10                      	_LDI	wr1, 0x02		; detect row 2
000029 e002
00002a 2ee0                      	_LDI	mask, 0b00000010
00002b c00a                      	rjmp	column_detect
                                 
                                 isr_ext_int2:		
00002c e004
00002d 2e10                      	_LDI	wr1, 0x04		; detect row 3 (LSB 0100)
00002e e004
00002f 2ee0                      	_LDI	mask, 0b00000100
000030 c005                      	rjmp	column_detect
                                 
                                 isr_ext_int3:
000031 e008
000032 2e10                      	_LDI	wr1, 0x08		; detect row 4 (LSB 1000)
000033 e008
000034 2ee0                      	_LDI	mask, 0b00001000
000035 c000                      	rjmp	column_detect
                                 
                                 
                                 column_detect:
000036 ef0f
000037 bb02                          OUTI    KPDO,0xff       ; bit4-7 driven high
                                 col7: ; X2: 369#
000038 e10e
000039 2e30
00003a e001
00003b 930f
00003c 923f
00003d e300
00003e 2e30
00003f e006
000040 943a
000041 f7f1
000042 943a
000043 950a
000044 f7d9
000045 903f
000046 910f
000047 943a
000048 f791
000049 950a
00004a f781                      	WAIT_MS KPD_DELAY
00004b e70f
00004c bb02                      	OUTI KPDO,0x7f ; check column 7
00004d e10e
00004e 2e30
00004f e001
000050 930f
000051 923f
000052 e300
000053 2e30
000054 e006
000055 943a
000056 f7f1
000057 943a
000058 950a
000059 f7d9
00005a 903f
00005b 910f
00005c 943a
00005d f791
00005e 950a
00005f f781                      	WAIT_MS KPD_DELAY
000060 b300                      	in w,KPDI
000061 210e                      	and w,mask
000062 2300                      	tst w
000063 f419                      	brne col6
000064 e400
000065 2e20                      	_LDI wr0,0x40 ; (MSB 0100)
000066 c08c                      	rjmp isr_return
                                 
                                 col6: ; X1: ABCD
000067 e10e
000068 2e30
000069 e001
00006a 930f
00006b 923f
00006c e300
00006d 2e30
00006e e006
00006f 943a
000070 f7f1
000071 943a
000072 950a
000073 f7d9
000074 903f
000075 910f
000076 943a
000077 f791
000078 950a
000079 f781                      	WAIT_MS KPD_DELAY
00007a eb0f
00007b bb02                      	OUTI KPDO,0xbf ; check column 6
00007c e10e
00007d 2e30
00007e e001
00007f 930f
000080 923f
000081 e300
000082 2e30
000083 e006
000084 943a
000085 f7f1
000086 943a
000087 950a
000088 f7d9
000089 903f
00008a 910f
00008b 943a
00008c f791
00008d 950a
00008e f781                      	WAIT_MS KPD_DELAY
00008f b300                      	in w,KPDI
000090 210e                      	and w,mask
000091 2300                      	tst w
000092 f419                      	brne col5
000093 e800
000094 2e20                      	_LDI wr0,0x80 ; (MSB 1000)
000095 c05d                      	rjmp isr_return
                                 
                                 col5: ; X3: 2580
000096 e10e
000097 2e30
000098 e001
000099 930f
00009a 923f
00009b e300
00009c 2e30
00009d e006
00009e 943a
00009f f7f1
0000a0 943a
0000a1 950a
0000a2 f7d9
0000a3 903f
0000a4 910f
0000a5 943a
0000a6 f791
0000a7 950a
0000a8 f781                      	WAIT_MS KPD_DELAY
0000a9 ed0f
0000aa bb02                      	OUTI KPDO,0xdf ; check column 5
0000ab e10e
0000ac 2e30
0000ad e001
0000ae 930f
0000af 923f
0000b0 e300
0000b1 2e30
0000b2 e006
0000b3 943a
0000b4 f7f1
0000b5 943a
0000b6 950a
0000b7 f7d9
0000b8 903f
0000b9 910f
0000ba 943a
0000bb f791
0000bc 950a
0000bd f781                      	WAIT_MS KPD_DELAY
0000be b300                      	in w,KPDI
0000bf 210e                      	and w,mask
0000c0 2300                      	tst w
0000c1 f419                      	brne col4
0000c2 e200
0000c3 2e20                      	_LDI wr0,0x20
0000c4 c02e                      	rjmp isr_return
                                 
                                 col4: ; X4: 147*
0000c5 e10e
0000c6 2e30
0000c7 e001
0000c8 930f
0000c9 923f
0000ca e300
0000cb 2e30
0000cc e006
0000cd 943a
0000ce f7f1
0000cf 943a
0000d0 950a
0000d1 f7d9
0000d2 903f
0000d3 910f
0000d4 943a
0000d5 f791
0000d6 950a
0000d7 f781                      	WAIT_MS KPD_DELAY
0000d8 ee0f
0000d9 bb02                      	OUTI KPDO,0xef ; check column 4
0000da e10e
0000db 2e30
0000dc e001
0000dd 930f
0000de 923f
0000df e300
0000e0 2e30
0000e1 e006
0000e2 943a
0000e3 f7f1
0000e4 943a
0000e5 950a
0000e6 f7d9
0000e7 903f
0000e8 910f
0000e9 943a
0000ea f791
0000eb 950a
0000ec f781                      	WAIT_MS KPD_DELAY
0000ed b300                      	in w,KPDI
0000ee 210e                      	and w,mask
0000ef 2300                      	tst w
0000f0 f411                      	brne isr_return
0000f1 e100
0000f2 2e20                      	_LDI wr0,0x10
                                  
                                 isr_return:
0000f3 e01a                      	ldi _w,10 ; sound feedback of key pressed acknowledge
                                 beep01:    
0000f4 ef0f
0000f5 2ef0                          _LDI    wr2,0xff
0000f6 e525                      	ldi a0, re2
0000f7 e16e                      	ldi b0, 30 ; 2.5ms*30=75ms
0000f8 940e 0631                 	call sound
0000fa ec08
0000fb 2e30
0000fc e001
0000fd 930f
0000fe 923f
0000ff e300
000100 2e30
000101 e006
000102 943a
000103 f7f1
000104 943a
000105 950a
000106 f7d9
000107 903f
000108 910f
000109 943a
00010a f791
00010b 950a
00010c f781                      	WAIT_MS 200
00010d e00f
00010e bb02                      	OUTI	KPDO,0x0f
00010f 9518                          reti
                                 
                                 overflow0:
000110 e000
000111 bf03                      	OUTI TCCR0, 0
000112 9518                      	reti
                                 
                                 .include "kpd4x4bis.asm"
                                 
                                 ; === initialization and configuration ===
                                 
                                 reset_kpd:	
000113 ef00
000114 bb01                      	OUTI	KPDD,0xf0		; bit0-3 pull-up and bits4-7 driven low
000115 e00f
000116 bb02                      	OUTI	KPDO,0x0f		;>(needs the two lines)
000117 ef0f
000118 bb07                      	OUTI	DDRB,0xff		; turn on LEDs
000119 e00f
00011a bf09                      	OUTI	EIMSK,0x0f		; enable INT0-INT3
00011b e000
00011c bf0a                      	OUTI	EICRB,0b0		;>at low level
                                 	
                                 
00011d 2422                      	clr		wr0
00011e 2411                      	clr		wr1
00011f 24ff                      	clr		wr2
                                 
000120 2733                      	clr		a1				
000121 2744                      	clr		a2
000122 2755                      	clr		a3
000123 2777                      	clr		b1
000124 2788                      	clr		b2
000125 2799                      	clr		b3
                                 
000126 9478                      	sei
000127 940c 0129                 	jmp	main_kpd				; not useful in this case, kept for modularity
                                 
                                 	; === main program ===
                                 main_kpd:
                                 
000129 20ff                      	tst		wr2				; check flag/semaphore
00012a f3f1                      	breq	main_kpd			; branch to main as long as no key pressed
00012b 24ff                      	clr		wr2				; clear wr2 to avoid detecting key pressed once back at beginning of main
                                 
00012c 2722                      	clr		a0
00012d 0d21                      	add		a0, wr1			; col
00012e 0d22                      	add		a0, wr0			; row
00012f 2766                      	clr b0 ; used to compute offset to LUT
                                 	; offset due to low nibble (row)
000130 2e82                      	mov c0, a0
                                 
000131 fd21                      	sbrc a0, 1
000132 5f6c                      	subi b0, -4
000133 fd22                      	sbrc a0, 2
000134 5f68                      	subi b0, -8
000135 fd23                      	sbrc a0, 3
000136 5f64                      	subi b0, -12
                                 	; offset due to high nibble (col)
000137 fd25                      	sbrc a0, 5
000138 5f6f                      	subi b0, -1
000139 fd26                      	sbrc a0, 6
00013a 5f6e                      	subi b0, -2
00013b fd27                      	sbrc a0, 7
00013c 5f6d                      	subi b0, -3
                                 
00013d 2fe6                      	mov zl, b0
00013e 27ff                      	clr zh
00013f 5ee2                      	subi zl, low(-2*KeySet01)
000140 4ffc                      	sbci zh, high(-2*KeySet01)
000141 95c8                      	lpm
000142 2d60                      	mov b0, r0
000143 9508                      	ret
                                 .include "lcd.asm"
                                 
                                 ; purpose  LCD HD44780U library
                                 ; ATmega 128 and Atmel Studio 7.0 compliant
                                 
                                 ; === definitions ===
                                 .equ	LCD_IR	= 0x8000	; address LCD instruction reg
                                 .equ	LCD_DR	= 0xc000	; address LCD data register
                                 
                                 ; === subroutines ===
                                 LCD_wr_ir:
                                 ; in	w (byte to write to LCD IR)
000144 9030 8000                 	lds	u, LCD_IR		; read IR to check busy flag  (bit7)
000146 fc37
000147 cffc                      	JB1	u,7,LCD_wr_ir	; Jump if Bit=1 (still busy)
000148 d003                      	rcall	lcd_4us		; delay to increment DRAM addr counter
000149 9300 8000                 	sts	LCD_IR, w		; store w in IR
00014b 9508                      	ret
                                 	
                                 lcd_4us:
00014c d000                      	rcall	lcd_2us		; recursive call		
                                 lcd_2us:
00014d 0000                      	nop					; rcall(3) + nop(1) + ret(4) = 8 cycles (2us)
00014e 9508                      	ret
                                 
                                 LCD:
                                 LCD_putc:
00014f 302d
000150 f179                      	JK	a0,CR,LCD_cr	; Jump if a0=CR
000151 302a
000152 f1b9                      	JK	a0,LF,LCD_lf	; Jump if a0=LF
                                 LCD_wr_dr:
                                 ; in	a0 (byte to write to LCD DR)
000153 9100 8000                 	lds	w, LCD_IR		; read IR to check busy flag  (bit7)
000155 fd07
000156 cffc                      	JB1	w,7,LCD_wr_dr	; Jump if Bit=1 (still busy)
000157 dff4                      	rcall	lcd_4us		; delay to increment DRAM addr counter
000158 9320 c000                 	sts	LCD_DR, a0		; store a0 in DR
00015a 9508                      	ret	
                                 	
00015b e001
00015c cfe7                      LCD_clear:		JW	LCD_wr_ir, 0b00000001		; clear display
00015d e002
00015e cfe5                      LCD_home:		JW	LCD_wr_ir, 0b00000010		; return home
00015f e100
000160 cfe3                      LCD_cursor_left:	JW	LCD_wr_ir, 0b00010000	; move cursor to left
000161 e104
000162 cfe1                      LCD_cursor_right:	JW	LCD_wr_ir, 0b00010100	; move cursor to right
000163 e108
000164 cfdf                      LCD_display_left:	JW	LCD_wr_ir, 0b00011000	; shifts display to left
000165 e10c
000166 cfdd                      LCD_display_right:	JW	LCD_wr_ir, 0b00011100	; shifts display to right
000167 e00d
000168 cfdb                      LCD_blink_on:		JW	LCD_wr_ir, 0b00001101	; Display=1,Cursor=0,Blink=1
000169 e00c
00016a cfd9                      LCD_blink_off:		JW	LCD_wr_ir, 0b00001100	; Display=1,Cursor=0,Blink=0
00016b e00e
00016c cfd7                      LCD_cursor_on:		JW	LCD_wr_ir, 0b00001110	; Display=1,Cursor=1,Blink=0
00016d e00c
00016e cfd5                      LCD_cursor_off:		JW	LCD_wr_ir, 0b00001100	; Display=1,Cursor=0,Blink=0
00016f e00f
000170 cfd3                      LCD_cursorblink: 	JW	LCD_wr_ir, 0b00001111	; Display=1,Cursor=1,Blink=1	
                                 LCD_init:
000171 b705                      	in	w,MCUCR					; enable access to ext. SRAM
000172 6c00                      	sbr	w,(1<<SRE)+(1<<SRW10)
000173 bf05                      	out	MCUCR,w
000174 e001
000175 dfce                      	CW	LCD_wr_ir, 0b00000001	; clear display
000176 e006
000177 dfcc                      	CW	LCD_wr_ir, 0b00000110	; entry mode set (Inc=1, Shift=0)
000178 e00c
000179 dfca                      	CW	LCD_wr_ir, 0b00001100	; Display=1,Cursor=0,Blink=0	
00017a e308
00017b dfc8                      	CW	LCD_wr_ir, 0b00111000	; 8bits=1, 2lines=1, 5x8dots=0
00017c 9508                      	ret
                                 
                                 LCD_pos:
                                 ; in	a0 = position (0x00..0x0f first line, 0x40..0x4f second line)
00017d 2f02                      	mov	w,a0
00017e 6800                      	ori	w,0b10000000
00017f cfc4                      	rjmp	LCD_wr_ir
                                 
                                 LCD_cr:
                                 ; moving the cursor to the beginning of the line (carriage return)
000180 9100 8000                 	lds	w, LCD_IR			; read IR to check busy flag  (bit7)
000182 fd07
000183 cffc                      	JB1	w,7,LCD_cr			; Jump if Bit=1 (still busy)
000184 7400                      	andi	w,0b01000000	; keep bit6 (begin of line 1/2)
000185 6800                      	ori	w,0b10000000		; write address command
000186 dfc5                      	rcall	lcd_4us			; delay to increment DRAM addr counter
000187 9300 8000                 	sts	LCD_IR,w			; store in IR
000189 9508                      	ret
                                 
                                 LCD_lf:
                                 ; moving the cursor to the beginning of the line 2 (line feed)
00018a 932f                      	push	a0				; safeguard a0
00018b e420                      	ldi	a0,$40				; load position $40 (begin of line 2)
00018c dff0                      	rcall	LCD_pos			; set cursor position
00018d 912f                      	pop	a0					; restore a0
                                 .include "string.asm"
00018e 9508                      
                                 ; AssemblerApplication1.asm
                                 ;
                                 ; Created: 30/04/2024 10:34:37
                                 ; Author : renuka
                                 ; File containing all strings to 
                                 ; print on LCD screen
                                 
                                 
                                 .cseg
                                 ;.org 
                                 ; Keypad LUT
                                 KeySet01:
00018f 3231
000190 4133
000191 3534
000192 4236
000193 3837
000194 4339
000195 302a
000196 4423
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(14): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
000197 0000                      .db "123A456B789C*0#D", 0 
                                 
                                 ; Menu of game
                                 str0:
000198 3d3d
000199 573d
00019a 4c45
00019b 4f43
00019c 454d
00019d 5420
00019e 3d4f
00019f 3d3d
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(18): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0001a0 0000                      .db "===WELCOME TO===", 0
                                 str1:
0001a1 3d3d
0001a2 3d3d
0001a3 434d
0001a4 2055
0001a5 4150
0001a6 5452
0001a7 3d59
0001a8 3d3d
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(20): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0001a9 0000                      .db "====MCU PARTY===", 0
                                 str2:
0001aa 2e41
0001ab 5020
0001ac 414c
0001ad 2059
0001ae 4147
0001af 454d
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(22): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0001b0 0000                      .db "A. PLAY GAME", 0
                                 str3:
0001b1 2e42
0001b2 4f20
0001b3 4550
0001b4 204e
0001b5 4153
0001b6 4546
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(24): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0001b7 0000                      .db "B. OPEN SAFE", 0
                                 
                                 ; general
                                 strwelcome:
0001b8 5720
0001b9 6c65
0001ba 6f63
0001bb 656d
0001bc 7420
0001bd 206f
0001be 6874
0001bf 2065
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(28): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0001c0 0000                      .db " Welcome to the ",0
                                 
                                 strivia:
0001c1 7420
0001c2 6972
0001c3 6976
0001c4 2061
0001c5 6167
0001c6 656d
0001c7 3a20
0001c8 2029
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(31): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0001c9 0000                      .db " trivia game :) ",0
                                 
                                 strlava:
0001ca 6f62
0001cb 7261
0001cc 2064
0001cd 7369
0001ce 6c20
0001cf 7661
0001d0 2061
0001d1 293a
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(34): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0001d2 0000                      .db "board is lava :)",0
                                 
                                 strdance:
0001d3 656b
0001d4 7079
0001d5 6461
0001d6 6420
0001d7 6e61
0001d8 6563
0001d9 3a20
0001da 0029                      .db "keypad dance :)",0
                                 
                                 strcorrect:
0001db 6f43
0001dc 7272
0001dd 6365
0001de 2174
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(40): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0001df 0000                      .db "Correct!",0
                                 
                                 strfalse:
0001e0 6146
0001e1 736c
0001e2 2165
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(43): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0001e3 0000                      .db "False!",0
                                 
                                 strivia2:
0001e4 6e41
0001e5 7773
0001e6 7265
0001e7 3520
0001e8 312f
0001e9 2030
0001ea 6f63
0001eb 002d                      .db "Answer 5/10 co-",0
                                 
                                 strivia3:
0001ec 7272
0001ed 6365
0001ee 6c74
0001ef 2079
0001f0 6f74
0001f1 7720
0001f2 6e69
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(49): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0001f3 0000                      .db "rrectly to win",0
                                 
                                 strlava2:
0001f4 6957
0001f5 206e
0001f6 2f32
0001f7 2033
0001f8 6f74
0001f9 7720
0001fa 6e69
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(52): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0001fb 0000                      .db "Win 2/3 to win",0
                                 
                                 strclue1a:
0001fc 2020
0001fd 2020
0001fe 7331
0001ff 2074
000200 6c63
000201 6575
000202 203a
000203 2020
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(55): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
000204 0000                      .db "    1st clue:   ",0
                                 
                                 strclue1b:
000205 2020
000206 5320
000207 4f4e
000208 2057
000209 4857
00020a 5449
00020b 2045
00020c 2020
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(58): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
00020d 0000                      .db "   SNOW WHITE   ",0
                                 
                                 clue1answer:
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(61): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
00020e 0014                      .db $14 ;7
                                 
                                 strclue2a:
00020f 2020
000210 2020
000211 6e32
000212 2064
000213 6c63
000214 6575
000215 203a
000216 2020
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(64): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
000217 0000                      .db "    2nd clue:   ",0
                                 
                                 strclue2b:
000218 2020
000219 4d20
00021a 7375
00021b 656b
00021c 6574
00021d 7265
00021e 2073
00021f 2020
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(67): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
000220 0000                      .db "   Musketeers   ",0
                                 
                                 clue2answer:
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(70): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
000221 0041                      .db $41 ;3
                                 
                                 strclue3:
000222 7233
000223 2064
000224 6c63
000225 6575
000226 203a
000227 3228
000228 6964
000229 2967
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(73): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
00022a 0000                      .db "3rd clue: (2dig)",0
                                 
                                 strclue3b:
00022b 614b
00022c 6e74
00022d 7369
00022e 2073
00022f 7645
000230 7265
000231 6564
000232 6e65
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(76): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
000233 0000                      .db "Katniss Everdeen",0
                                 
                                 clue3answer1:
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(79): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
000234 0011                      .db $11 ;1
                                 
                                 clue3answer2:
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(82): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
000235 0021                      .db $21 ;2
                                 
                                 strwin1:
000236 4f43
000237 474e
000238 4152
000239 5554
00023a 414c
00023b 4954
00023c 4e4f
00023d 0053                      .db "CONGRATULATIONS",0
                                 
                                 strwin2:
00023e 3d3d
00023f 3d3d
000240 593d
000241 554f
000242 5720
000243 4e49
000244 3d3d
000245 3d3d
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(88): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
000246 0000                      .db "=====YOU WIN====",0
                                 
                                 strlose1:
000247 3d3d
000248 3d3d
000249 4f59
00024a 2055
00024b 4f4c
00024c 4553
00024d 3d3d
00024e 3d3d
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(91): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
00024f 0000                      .db "====YOU LOSE====",0
                                 
                                 strlose2:
000250 3d3d
000251 3d3d
000252 5254
000253 2059
000254 4741
000255 4941
000256 3d4e
000257 3d3d
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(94): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
000258 0000                      .db "====TRY AGAIN===",0
                                 
                                 ; Choose games
                                 strgame1:
000259 2e41
00025a 5420
00025b 4952
00025c 4956
00025d 2041
00025e 5551
00025f 5a49
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(98): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
000260 0000                      .db "A. TRIVIA QUIZ", 0
                                 strgame2:
000261 2e42
000262 4c20
000263 5641
000264 2041
000265 4f42
000266 5241
000267 0044                      .db "B. LAVA BOARD", 0
                                 strgame3:
000268 2e43
000269 4b20
00026a 5945
00026b 4150
00026c 2044
00026d 4144
00026e 434e
00026f 0045                      .db "C. KEYPAD DANCE",0
                                 
                                 ; Open safe
                                 str6:
000270 4e45
000271 4554
000272 2052
000273 4150
000274 5353
000275 4f43
000276 4544
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(106): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
000277 0000                      .db "ENTER PASSCODE", 0
                                 
                                 strpasscorr:
000278 4f43
000279 5252
00027a 4345
00027b 2054
00027c 4150
00027d 5353
00027e 4f43
00027f 4544
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(109): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
000280 0000                      .db "CORRECT PASSCODE",0
                                 
                                 strpassincorr:
000281 3d3d
000282 3d3d
000283 4e49
000284 4f43
000285 5252
000286 4345
000287 3d54
000288 3d3d
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(112): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
000289 0000                      .db "====INCORRECT===", 0
                                 
                                 strpassincorrbis:
00028a 3d3d
00028b 3d3d
00028c 4150
00028d 5353
00028e 4f43
00028f 4544
000290 3d3d
000291 3d3d
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(115): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
000292 0000                      .db "====PASSCODE====",0
                                 
                                 str8:
000293 4f43
000294 474e
000295 4152
000296 5554
000297 414c
000298 4954
000299 4e4f
00029a 2c53
00029b 0020                      .db "CONGRATULATIONS, ", 0
                                 str9:
00029c 4f59
00029d 2055
00029e 4957
00029f 204e
0002a0 4854
0002a1 5349
0002a2 4720
0002a3 4d41
0002a4 2045
0002a5 0021                      .db "YOU WIN THIS GAME !", 0
                                 str10:
0002a6 2020
0002a7 5420
0002a8 4148
0002a9 4b4e
0002aa 2053
0002ab 4f46
0002ac 2052
0002ad 2020
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(122): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0002ae 0000                      .db "   THANKS FOR   ", 0
                                 str11:
0002af 2020
0002b0 5020
0002b1 414c
0002b2 4959
0002b3 474e
0002b4 2021
0002b5 443a
0002b6 2020
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(124): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0002b7 0000                      .db "   PLAYING! :D  ", 0
                                 
                                 ; Quiz trivia
                                 ; Question 1
                                 striviaQ1:
0002b8 6857
0002b9 206f
0002ba 7277
0002bb 746f
0002bc 2065
0002bd 6874
0002be 0065                      .db "Who wrote the", 0
                                 striviaQ12:
0002bf 6f73
0002c0 676e
0002c1 2720
0002c2 6874
0002c3 6972
0002c4 6c6c
0002c5 7265
0002c6 3f27
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(131): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0002c7 0000                      .db "song 'thriller'?", 0
                                 strivia1A:
0002c8 2e41
0002c9 5020
0002ca 414c
0002cb 4259
0002cc 494f
0002cd 4320
0002ce 5241
0002cf 4954
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(133): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0002d0 0000                      .db "A. PLAYBOI CARTI", 0
                                 strivia1B:
0002d1 2e42
0002d2 5420
0002d3 4152
0002d4 5943
0002d5 4320
0002d6 4148
0002d7 4d50
0002d8 4e41
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(135): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0002d9 0000                      .db "B. TRACY CHAPMAN", 0
                                 strivia1C:
0002da 2e43
0002db 4120
0002dc 202e
0002dd 4353
0002de 4d48
0002df 4449
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(137): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0002e0 0000                      .db "C. A. SCHMID", 0
                                 strivia1D:
0002e1 2e44
0002e2 4d20
0002e3 202e
0002e4 414a
0002e5 4b43
0002e6 4f53
0002e7 004e                      .db "D. M. JACKSON", 0
                                 answer1:
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(141): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0002e8 0088                      .db 0x88 ; 0xef
                                 
                                 ; Question 2
                                 striviaQ2:
0002e9 6857
0002ea 206f
0002eb 6c70
0002ec 7961
0002ed 0073                      .db "Who plays", 0
                                 striviaQ22:
0002ee 6548
0002ef 6d72
0002f0 6f69
0002f1 656e
0002f2 003f                      .db "Hermione?", 0
                                 strivia2A:
0002f3 2e41
0002f4 4520
0002f5 4d4d
0002f6 2041
0002f7 4157
0002f8 5354
0002f9 4e4f
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(149): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0002fa 0000                      .db "A. EMMA WATSON", 0
                                 strivia2B:
0002fb 2e42
0002fc 4520
0002fd 4d4d
0002fe 2041
0002ff 5453
000300 4e4f
000301 0045                      .db "B. EMMA STONE", 0
                                 strivia2C:
000302 2e43
000303 5020
000304 414c
000305 4259
000306 494f
000307 4320
000308 5241
000309 4954
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(153): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
00030a 0000                      .db "C. PLAYBOI CARTI", 0
                                 strivia2D:
00030b 2e44
00030c 5a20
00030d 454f
00030e 5320
00030f 4c41
000310 4144
000311 414e
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(155): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
000312 0000                      .db "D. ZOE SALDANA", 0
                                 answer2:
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(157): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
000313 0081                      .db 0x81 ; 0xfd
                                 
                                 ; Question 3
                                 striviaQ3:
000314 6857
000315 6369
000316 2068
000317 6162
000318 646e
000319 7720
00031a 6f72
00031b 6574
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(161): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
00031c 0000                      .db "Which band wrote", 0
                                 striviaQ32:
00031d 6827
00031e 7965
00031f 7920
000320 756f
000321 2027
000322 003f                      .db "'hey you' ?", 0
                                 strivia3A:
000323 2e41
000324 5020
000325 414c
000326 4259
000327 494f
000328 4320
000329 5241
00032a 4954
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(165): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
00032b 0000                      .db "A. PLAYBOI CARTI", 0
                                 strivia3B:
00032c 2e42
00032d 4c20
00032e 4445
00032f 5a20
000330 5045
000331 4c50
000332 4e49
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(167): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
000333 0000                      .db "B. LED ZEPPLIN", 0
                                 strivia3C:
000334 2e43
000335 4a20
000336 554f
000337 4e52
000338 5945
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(169): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
000339 0000                      .db "C. JOURNEY", 0
                                 strivia3D:
00033a 2e44
00033b 5020
00033c 4e49
00033d 204b
00033e 4c46
00033f 594f
000340 0044                      .db "D. PINK FLOYD", 0
                                 answer3:
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(173): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
000341 0088                      .db 0x88 ; 0xef
                                 
                                 ; Question 4
                                 striviaQ4:
000342 6857
000343 206f
000344 7277
000345 746f
000346 2065
000347 4127
000348 7269
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(177): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
000349 0000                      .db "Who wrote 'Air", 0
                                 striviaQ42:
00034a 6e6f
00034b 4720
00034c 7320
00034d 7274
00034e 6e69
00034f 2767
000350 003f                      .db "on G string'?", 0
                                 strivia4A:
000351 2e41
000352 5020
000353 414c
000354 4259
000355 494f
000356 4320
000357 5241
000358 4954
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(181): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
000359 0000                      .db "A. PLAYBOI CARTI", 0
                                 strivia4B:
00035a 2e42
00035b 4220
00035c 4545
00035d 4854
00035e 564f
00035f 4e45
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(183): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
000360 0000                      .db "B. BEETHOVEN", 0
                                 strivia4C:
000361 2e43
000362 5320
000363 4843
000364 4255
000365 5245
000366 0054                      .db "C. SCHUBERT", 0
                                 strivia4D:
000367 2e44
000368 4a20
000369 532e
00036a 202e
00036b 4142
00036c 4843
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(187): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
00036d 0000                      .db "D. J.S. BACH", 0
                                 answer4:
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(189): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
00036e 0088                      .db 0x88 ; 0xef
                                 
                                 ; Question 5
                                 striviaQ5:
00036f 6857
000370 206f
000371 6574
000372 6361
000373 6568
000374 0073                      .db "Who teaches", 0
                                 striviaQ52:
000375 434d
000376 2055
000377 6562
000378 7473
000379 003f                      .db "MCU best?", 0
                                 strivia5A:
00037a 2e41
00037b 5020
00037c 414c
00037d 4259
00037e 494f
00037f 4320
000380 5241
000381 4954
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(197): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
000382 0000                      .db "A. PLAYBOI CARTI", 0
                                 strivia5B:
000383 2e42
000384 4120
000385 202e
000386 4353
000387 4d48
000388 4449
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(199): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
000389 0000                      .db "B. A. SCHMID", 0
                                 strivia5C:
00038a 2e43
00038b 4d20
00038c 202e
00038d 4c41
00038e 0049                      .db "C. M. ALI", 0
                                 strivia5D:
00038f 2e44
000390 4320
000391 2052
000392 0037                      .db "D. CR 7", 0
                                 answer5:
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(205): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
000393 0082                      .db 0x82 ; 0xfb
                                 
                                 ; Question 6
                                 striviaQ6:
000394 6857
000395 206f
000396 6f77
000397 206e
000398 6874
000399 2065
00039a 3032
00039b 3232
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(209): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
00039c 0000                      .db "Who won the 2022", 0
                                 striviaQ62:
00039d 4946
00039e 4146
00039f 5720
0003a0 726f
0003a1 646c
0003a2 4320
0003a3 7075
0003a4 003f                      .db "FIFA World Cup?", 0
                                 strivia6A:
0003a5 2e41
0003a6 5020
0003a7 414c
0003a8 4259
0003a9 494f
0003aa 4320
0003ab 5241
0003ac 4954
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(213): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0003ad 0000                      .db "A. PLAYBOI CARTI", 0
                                 strivia6B:
0003ae 2e42
0003af 5320
0003b0 4957
0003b1 5a54
0003b2 5245
0003b3 414c
0003b4 444e
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(215): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0003b5 0000                      .db "B. SWITZERLAND", 0
                                 strivia6C:
0003b6 2e43
0003b7 4120
0003b8 4752
0003b9 4e45
0003ba 4954
0003bb 414e
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(217): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0003bc 0000                      .db "C. ARGENTINA", 0
                                 strivia6D:
0003bd 2e44
0003be 4620
0003bf 4152
0003c0 434e
0003c1 0045                      .db "D. FRANCE", 0
                                 answer6:
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(221): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0003c2 0084                      .db 0x84 ; 0xf7
                                 
                                 ; Question 7
                                 striviaQ7:
0003c3 6857
0003c4 6369
0003c5 2068
0003c6 6964
0003c7 6873
0003c8 6920
0003c9 0073                      .db "Which dish is", 0
                                 striviaQ72:
0003ca 6f6e
0003cb 2074
0003cc 7773
0003cd 7369
0003ce 3f73
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(227): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0003cf 0000                      .db "not swiss?", 0
                                 strivia7A:
0003d0 2e41
0003d1 5020
0003d2 414c
0003d3 4259
0003d4 494f
0003d5 4320
0003d6 5241
0003d7 4954
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(229): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0003d8 0000                      .db "A. PLAYBOI CARTI", 0
                                 strivia7B:
0003d9 2e42
0003da 5220
0003db 4341
0003dc 454c
0003dd 5454
0003de 0045                      .db "B. RACLETTE", 0
                                 strivia7C:
0003df 2e43
0003e0 4620
0003e1 4e4f
0003e2 5544
0003e3 0045                      .db "C. FONDUE", 0
                                 strivia7D:
0003e4 2e44
0003e5 5220
0003e6 454f
0003e7 5453
0003e8 0049                      .db "D. ROESTI", 0
                                 answer7:
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(237): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0003e9 0081                      .db 0x81 ; 0xfd
                                 
                                 ; Question 8
                                 striviaQ8:
0003ea 6857
0003eb 7461
0003ec 7327
0003ed 7420
0003ee 6568
0003ef 6320
0003f0 7061
0003f1 2d69
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(241): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0003f2 0000                      .db "What's the capi-", 0
                                 striviaQ82:
0003f3 6174
0003f4 206c
0003f5 666f
0003f6 4c20
0003f7 6f61
0003f8 3f73
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(243): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0003f9 0000                      .db "tal of Laos?", 0
                                 strivia8A:
0003fa 2e41
0003fb 4c20
0003fc 4f41
0003fd 0053                      .db "A. LAOS", 0
                                 strivia8B:
0003fe 2e42
0003ff 5620
000400 4549
000401 544e
000402 4149
000403 454e
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(247): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
000404 0000                      .db "B. VIENTIANE", 0
                                 strivia8C:
000405 2e43
000406 5620
000407 4e45
000408 4349
000409 0045                      .db "C. VENICE", 0
                                 strivia8D:
00040a 2e44
00040b 5020
00040c 414c
00040d 4259
00040e 494f
00040f 4320
000410 5241
000411 4954
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(251): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
000412 0000                      .db "D. PLAYBOI CARTI", 0
                                 answer8:
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(253): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
000413 0082                      .db 0x82 ; 0xfb
                                 
                                 ; Question 9
                                 striviaQ9:
000414 6857
000415 7461
000416 7327
000417 7420
000418 6568
000419 6220
00041a 7365
00041b 0074                      .db "What's the best", 0
                                 striviaQ92:
00041c 6573
00041d 7463
00041e 6f69
00041f 206e
000420 7461
000421 4520
000422 4650
000423 3f4c
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(259): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
000424 0000                      .db "section at EPFL?", 0
                                 strivia9A:
000425 2e41
000426 4c20
000427 4649
000428 2045
000429 4353
00042a 4549
00042b 434e
00042c 5345
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(261): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
00042d 0000                      .db "A. LIFE SCIENCES", 0
                                 strivia9B:
00042e 2e42
00042f 4d20
000430 4349
000431 4f52
000432 4554
000433 4843
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(263): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
000434 0000                      .db "B. MICROTECH", 0
                                 strivia9C:
000435 2e43
000436 4520
000437 454c
000438 0043                      .db "C. ELEC", 0
                                 strivia9D:
000439 2e44
00043a 5020
00043b 414c
00043c 4259
00043d 494f
00043e 4320
00043f 5241
000440 4954
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(267): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
000441 0000                      .db "D. PLAYBOI CARTI", 0
                                 answer9:
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(269): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
000442 0084                      .db 0x84 ; 0xf7
                                 
                                 ; Question 10
                                 striviaQ10:
000443 6857
000444 206f
000445 7277
000446 746f
000447 2065
000448 6874
000449 0065                      .db "Who wrote the", 0
                                 striviaQ102:
00044a 6f73
00044b 676e
00044c 2720
00044d 6b73
00044e 2779
00044f 003f                      .db "song 'sky'?", 0
                                 strivia10A:
000450 2e41
000451 4b20
000452 4e41
000453 4559
000454 5720
000455 5345
000456 0054                      .db "A. KANYE WEST", 0
                                 strivia10B:
000457 2e42
000458 5020
000459 414c
00045a 4259
00045b 494f
00045c 4320
00045d 5241
00045e 4954
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(279): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
00045f 0000                      .db "B. PLAYBOI CARTI", 0
                                 strivia10C:
000460 2e43
000461 4120
000462 202e
000463 4353
000464 4d48
000465 4449
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(281): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
000466 0000                      .db "C. A. SCHMID", 0
                                 strivia10D:
000467 2e44
000468 5420
000469 5941
00046a 4f4c
00046b 2052
00046c 5753
00046d 4649
00046e 0054                      .db "D. TAYLOR SWIFT", 0
                                 answer10:
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(285): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
00046f 0082                      .db 0x82 ; 0xfb
                                 
                                 ; THE BOARD IS LAVA
                                 strlava3:
000470 4120
000471 6464
000472 3020
000473 352e
000474 2043
000475 6e69
000476 3820
000477 2073
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(289): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
000478 0000                      .db " Add 0.5C in 8s ",0
                                 
                                 strlava4:
000479 6441
00047a 2064
00047b 2e30
00047c 2d35
00047d 4331
00047e 6920
00047f 206e
000480 7338
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(292): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
000481 0000                      .db "Add 0.5-1C in 8s",0
                                 
                                 strlava5:
000482 2020
000483 6441
000484 2064
000485 4331
000486 6920
000487 206e
000488 7338
000489 2020
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(295): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
00048a 0000                      .db "  Add 1C in 8s  ",0
                                 
                                 strlavawin1:
00048b 3d3d
00048c 3d3d
00048d 4f59
00048e 2055
00048f 4957
000490 214e
000491 3d3d
000492 3d3d
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(298): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
000493 0000                      .db "====YOU WIN!====",0
                                 
                                 strlavawin2:
000494 4f43
000495 474e
000496 4152
000497 5554
000498 414c
000499 4954
00049a 4e4f
00049b 2153
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(301): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
00049c 0000                      .db "CONGRATULATIONS!",0
                                 
                                 strlavalost:
00049d 4920
00049e 2774
00049f 2073
0004a0 7266
0004a1 6565
0004a2 697a
0004a3 676e
0004a4 2021
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(304): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0004a5 0000                      .db " It's freezing! ",0
                                 
                                 strlavahot:
0004a6 2032
0004a7 6f68
0004a8 2074
0004a9 6f74
0004aa 6820
0004ab 6e61
0004ac 6c64
0004ad 2165
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(307): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0004ae 0000                      .db "2 hot to handle!",0
                                 
                                 ; DANCE
                                 strdance2:
0004af 6f43
0004b0 656d
0004b1 6420
0004b2 6e61
0004b3 6563
0004b4 202c
0004b5 6f6e
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(311): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0004b6 0000                      .db "Come dance, no",0
                                 
                                 strdance3:
0004b7 7265
0004b8 6f72
0004b9 7372
0004ba 6120
0004bb 6c6c
0004bc 776f
0004bd 6465
0004be 0021                      .db "errors allowed!",0
                                 
                                 strdance4:
0004bf 3d3d
0004c0 523d
0004c1 7065
0004c2 6165
0004c3 2074
0004c4 6874
0004c5 3d65
0004c6 3d3d
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(317): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0004c7 0000                      .db "===Repeat the===",0
                                 
                                 strdance5:
0004c8 3d3d
0004c9 3d3d
0004ca 6573
0004cb 7571
0004cc 6e65
0004cd 6563
0004ce 3d3d
0004cf 3d3d
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(320): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0004d0 0000                      .db "====sequence====",0
                                 
                                 strdance_game1:
0004d1 3d3d
0004d2 3d3d
0004d3 3d3d
0004d4 3735
0004d5 3d42
0004d6 3d3d
0004d7 3d3d
0004d8 3d3d
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(323): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0004d9 0000                      .db "======57B=======",0
                                 
                                 game1answer1:
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(326): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0004da 0022                      .db $22 ;5
                                 game1answer2:
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(328): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0004db 0014                      .db $14 ;7
                                 game1answer3:
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(330): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0004dc 0082                      .db $82 ;B
                                 
                                 strdance_game2:
0004dd 3d3d
0004de 3d3d
0004df 303d
0004e0 3941
0004e1 3343
0004e2 3d44
0004e3 3d3d
0004e4 3d3d
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(333): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0004e5 0000                      .db "=====0A9C3D=====",0
                                 
                                 game2answer1:
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(336): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0004e6 0028                      .db $28 ;0
                                 game2answer2:
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(338): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0004e7 0081                      .db $81 ;A
                                 game2answer3:
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(340): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0004e8 0044                      .db $44 ;9
                                 game2answer4:
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(342): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0004e9 0084                      .db $84 ;C
                                 game2answer5:
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(344): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0004ea 0041                      .db $41 ;3
                                 game2answer6:
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(346): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0004eb 0088                      .db $88 ;D
                                 
                                 strdance_game3:
0004ec 3d3d
0004ed 393d
0004ee 3932
0004ef 4230
0004f0 4144
0004f1 3023
0004f2 3d34
0004f3 3d3d
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(349): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0004f4 0000                      .db "===9290BDA#04===",0
                                 
                                 game3answer1:
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(352): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0004f5 0044                      .db $44 ;9
                                 game3answer2:
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(354): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0004f6 0021                      .db $21 ;2
                                 game3answer3:
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(356): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0004f7 0044                      .db $44 ;9
                                 game3answer4:
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(358): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0004f8 0028                      .db $28 ;0
                                 game3answer5:
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(360): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0004f9 0082                      .db $82 ;B
                                 game3answer6:
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(362): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0004fa 0088                      .db $88 ;D
                                 game3answer7:
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(364): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0004fb 0081                      .db $81 ;A
                                 game3answer8:
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(366): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0004fc 0048                      .db $48 ;#
                                 game3answer9:
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(368): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0004fd 0028                      .db $28 ;0
                                 game3answer10:
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(370): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0004fe 0012                      .db $12 ;4
                                 
                                 strdance_:
0004ff 3d3d
000500 3d3d
000501 3d3d
000502 3d3d
000503 3d3d
000504 3d3d
000505 3d3d
000506 3d3d
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(373): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
000507 0000                      .db "================",0
                                 
                                 ; Credits
                                 strcred:
000508 4d20
000509 6461
00050a 2065
00050b 7962
00050c 5420
00050d 6f68
00050e 616d
00050f 2073
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(377): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
000510 0000                      .db " Made by Thomas ",0
                                 
                                 strcred2:
000511 2020
000512 6120
000513 646e
000514 5220
000515 6e65
000516 6b75
000517 2061
000518 2020
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(380): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
000519 0000                      .db "   and Renuka   ",0
                                 .include "subroutines.asm"
                                 
                                  * subroutines.asm
                                  *
                                  *  Created: 30/04/2024 11:21:07
                                  *   Author: renuka
                                  */ 
                                 
                                 ; code from: tp05 puts02.asm
                                  LCD_putstring:
00051a 95c8                      	lpm
00051b 2000                      	tst		r0
00051c f021                      	breq	done
00051d 2d20                      	mov		a0, r0
00051e dc30                      	rcall	LCD_putc
00051f 9631                      	adiw	zl, 1
000520 cff9                      	rjmp	LCD_putstring
000521 9508                      done:ret
                                 
                                 ; ===================================== celebration music ===========================================
                                 sound_celebrate:
                                 .include "printf.asm"
                                 
                                 ; purpose library, formatted output generation
                                 ; author (c) R.Holzer (adapted MICRO210/EE208 A.Schmid)
                                 
                                 ; === description ===
                                 ; 
                                 ; The program "printf" interprets and prints formatted strings.
                                 ; The special formatting characters regognized are:
                                 ;
                                 ; FDEC	decimal number
                                 ; FHEX	hexadecimal number
                                 ; FBIN	binary number
                                 ; FFRAC	fixed fraction number
                                 ; FCHAR	single ASCII character
                                 ; FSTR	zero-terminated ASCII string
                                 	
                                 ; The special formatting characters are distinguished from normal 
                                 ; ASCII characters by having bit7 set to 1.
                                 
                                 ; Signification of bit fields:
                                 ;
                                 ; b 	bytes		1..4 b bytes		2
                                 ; s 	sign		0(unsigned), 1(signed)	1
                                 ; i		integer digits	
                                 ; e 	base		2,,36			5
                                 ; dp 	dec. point	0..32			5
                                 ; $if	i=integer digits,  0=all digits,  1..15 digits 
                                 ;		f=fraction digits, 0=no fraction, 1..15 digits
                                 ;
                                 ; Formatting characters must be followed by an SRAM address (0..ff)
                                 ; FBIN,	sram
                                 ; FHEX,	sram
                                 ; FDEC,	sram
                                 ; FCHAR,sram
                                 ; FSTR,	sram
                                 ;
                                 ; The address 'sram' is a 1-byte constant. It addresses
                                 ; 	 0..1f	registers r0..r31, 
                                 ; 	20..3f	i/o ports, (need to be addressed with an offset of $20)
                                 ;	60..ff	SRAM registers (warning: extended i/o in AVR128)
                                 
                                 ; The FFRAC formatting character must be followed by 
                                 ;	ONE sram address and 
                                 ;	TWO more formatting characters
                                 ; FFRAC,sram,dp,$if
                                 
                                 ; dp	decimal point position, 0=right, 32=left
                                 ; $if	format i.f, i=integer digits, f=fraction digits
                                 
                                 ; The special formatting characters use the following coding
                                 ;
                                 ; FDEC	11bb'iiis	i=0 all digits, i=1-7 digits
                                 ; FBIN	101i'iiis	i=0 8 digits,	i=1-7 digits
                                 ; FHEX	1001'iiis	i=0 8 digits,	i=1-7 digits
                                 ; FFRAC	1000'1bbs
                                 ; FCHAR	1000'0100
                                 ; FSTR	1000'0101
                                 ; FREP	1000'0110
                                 ; FFUNC	1000'0111
                                 ;	1000'0010
                                 ;	1000'0011
                                 ; FESC	1000'0000
                                 
                                 ; examples
                                 ; formatting string			printing
                                 ; "a=",FDEC,a,0				1-byte variable a, unsigned decimal
                                 ; "a=",FDEC2,a,0			2-byte variable a (a1,a0), unsigend
                                 ; "a=",FDEC|FSIGN,a,0		1-byte variable 1, signed decimal
                                 ; "n=",FBIN,PIND+$20,0		i/o port, binary, notice offset of $20
                                 ; "f=",FFRAC4|FSIGN,a,16,$88,0	4-byte signed fixed-point fraction
                                 ;				dec.point at 16, 8 int.digits, 8 frac.digits	
                                 ; "f=",FFRAC2,a,16,$18,0		2-byte unsigned fixed-point fraction
                                 ;				dec.point at 16, 1 int.digits, 8 frac.digits	
                                 ; "a=",FDEC|FDIG5|FSIGN,a,0	1-byte variable, 5-digit, decimal, signed
                                 ; "a=",FDEC|FDIG5,a,0		1-byte variable, 5-digit, decimal, unsigned
                                 
                                 ; === registers modified ===
                                 ; e0,e1	used to transmit address of putc routine
                                 ; zh,zl	used as pointer to prog-memory
                                 
                                 ; === constants ==============================================
                                 
                                 .equ	FDEC	= 0b11000000	; 1-byte variable
                                 .equ	FDEC2	= 0b11010000	; 2-byte variable
                                 .equ	FDEC3	= 0b11100000	; 3-byte variable
                                 .equ	FDEC4	= 0b11110000	; 4-byte variable
                                 
                                 .equ	FBIN	= 0b10100000
                                 .equ	FHEX	= 0b10010100	; 1-byte variable
                                 .equ	FHEX2	= 0b10011000	; 2-byte variable
                                 .equ	FHEX3	= 0b10011100	; 3-byte variable
                                 .equ	FHEX4	= 0b10010000	; 4-byte variable
                                 
                                 .equ	FFRAC	= 0b10001000	; 1-byte variable
                                 .equ	FFRAC2	= 0b10001010	; 2-byte variable
                                 .equ	FFRAC3	= 0b10001100	; 3-byte variable
                                 .equ	FFRAC4	= 0b10001110	; 4-byte variable
                                 
                                 .equ	FCHAR	= 0b10000100
                                 .equ	FSTR	= 0b10000101
                                 
                                 .equ	FSIGN	= 0b00000001
                                 
                                 .equ	FDIG1	= 1<<1
                                 .equ	FDIG2	= 2<<1
                                 .equ	FDIG3	= 3<<1	
                                 .equ	FDIG4	= 4<<1
                                 .equ	FDIG5	= 5<<1
                                 .equ	FDIG6	= 6<<1
                                 .equ	FDIG7	= 7<<1
                                 
                                 ; ===macro ====================================================
                                 
                                 .macro	PRINTF			; putc function (UART, LCD...)
                                 	ldi	w, low(@0)		; address of "putc" in e1:d0
                                 	mov	e0,w
                                 	ldi	w,high(@0)
                                 	mov	e1,w
                                 	call	_printf
                                 	.endmacro
                                 
                                 ; mod	y,z
                                 
                                 
                                 ; === routines ================================================
                                 
                                 _printf:
000522 91ff
000523 91ef                      	POPZ			; z points to begin of "string"
000524 0fee
000525 1fff                      	MUL2Z			; multiply Z by two, (word ptr -> byte ptr)
000526 93af
000527 93bf                      	PUSHX
                                 		
                                 _printf_read:
000528 95c8                      	lpm				; places prog_mem(Z) into r0 (=c)
000529 9631                      	adiw	zl,1	; increment pointer Z
00052a 2000                      	tst	r0			; test for ZERO (=end of string)
00052b f021                      	breq	_printf_end	; char=0 indicates end of ascii string
00052c f04a                      	brmi	_printf_formatted ; bit7=1 indicates formatting character
00052d 2d00                      	mov	w,r0
00052e d013                      	rcall	_putw	; display the character
00052f cff8                      	rjmp	_printf_read	; read next character in the string
                                 	
                                 _printf_end:
000530 9631                      	adiw	zl,1	; point to the next character
000531 95f6
000532 95e7                      	DIV2Z			; divide by 2 (byte ptr -> word ptr)
000533 91bf
000534 91af                      	POPX
000535 9409                      	ijmp			; return to instruction after "string"
                                 
                                 _printf_formatted:
                                 
                                 ; FDEC	11bb'iiis
                                 ; FBIN	101i'iiis
                                 ; FHEX	1001'iiis
                                 ; FFRAC	1000'1bbs
                                 ; FCHAR	1000'0100
                                 ; FSTR	1000'0101
                                 
000536 fa00                      	bst	r0,0		; store sign in T
000537 2d00                      	mov	w,r0		; store formatting character in w
                                 
000538 95c8                      	lpm	
000539 2da0                      	mov	xl,r0		; load x-pointer with SRAM address
00053a 27bb                      	clr	xh			; clear high-byte
00053b 9631                       	adiw	zl,1	; increment pointer Z
                                 
                                 ;	JB1	w,6,_putdec
                                 ;	JB1	w,5,_putbin
                                 ;	JB1	w,4,_puthex
                                 ;	JB1	w,3,_putfrac
00053c 3804
00053d f079                      	JK	w,FCHAR,_putchar
00053e 3805
00053f f081                      	JK	w,FSTR ,_putstr
000540 c015                      	rjmp	_putnum
                                 	
000541 cfe6                      	rjmp	_printf_read	
                                 
                                 ; === putc (put character) ===============================
                                 ; in	w	character to put
                                 ;	e1,e0	address of output routine (UART, LCD putc)
                                 _putw:
000542 932f
000543 93ff
000544 93ef                      	PUSH3	a0,zh,zl
000545 2de4
000546 2df5
000547 2f20                      	MOV3	a0,zh,zl, w,e1,e0
000548 9509                      	icall			; indirect call to "putc"
000549 91ef
00054a 91ff
00054b 912f                      	POP3	a0,zh,zl
00054c 9508                      	ret
                                 
                                 ; === putchar (put character) ============================
                                 ; in	x	pointer to character to put
                                 _putchar:
00054d 910c                      	ld	w,x
00054e dff3                      	rcall	_putw
00054f cfd8                      	rjmp	_printf_read
                                 	
                                 ; === putstr (put string) ================================
                                 ; in	x	pointer to ascii string
                                 ;	b3,b2	address of output routine (UART, LCD putc)
                                 _putstr:
000550 910d                      	ld	w,x+
000551 2300                      	tst	w
000552 f409                      	brne	PC+2
000553 cfd4                      	rjmp	_printf_read
000554 dfed                      	rcall	_putw
000555 cffa                      	rjmp	_putstr
                                 
                                 ; === putnum (dec/bin/hex/frac) ===========================
                                 ; in	x	pointer to SRAM variable to print
                                 ; 	r0	formatting character
                                 	
                                 _putnum:
000556 935f
000557 934f
000558 933f
000559 932f                      	PUSH4	a3,a2,a1,a0	; safeguard a
00055a 939f
00055b 938f
00055c 937f
00055d 936f                      	PUSH4	b3,b2,b1,b0	; safeguard b	
00055e 912d
00055f 913d
000560 914d
000561 915d                      	LDX4	a3,a2,a1,a0	; load operand to print into a
                                 
                                 ; FDEC	11bb'iiis
                                 ; FBIN	101i'iiis
                                 ; FHEX	1001'iiis
                                 ; FRACT	1000'1bbs
                                 
000562 fd06
000563 c006                      	JB1	w,6,_putdec
000564 fd05
000565 c00f                      	JB1	w,5,_putbin
000566 fd04
000567 c010                      	JB1	w,4,_puthex
000568 fd03
000569 c019                      	JB1	w,3,_putfrac
                                 
                                 ; FDEC	11bb'iiis
                                 _putdec:
00056a e06a                      	ldi	b0,10		; b0 = base (10)
                                 
00056b 2f70                      	mov	b1,w
00056c 9576                      	lsr	b1
00056d 7077                      	andi	b1,0b111	
00056e 9572                      	swap	b1		; b1 = format 0iii'0000 (integer digits)
00056f e080                      	ldi	b2,0		; b2 = dec. point position = 0 (right)
                                 	
000570 2f90                      	mov	b3,w
000571 9592                      	swap	b3
000572 7093                      	andi	b3,0b11
000573 9593                      	inc	b3			; b3 = number of bytes (1..4)
000574 c01a                      	rjmp	_getnum	; get number of digits (iii)
                                 
                                 ; FBIN	101i'iiis	addr
                                 _putbin:	
000575 e062                      	ldi	b0,2		; b0 = base (2)
000576 e094                      	ldi	b3,4		; b3 = number of bytes (4)	
000577 c003                      	rjmp	_getdig	; get number of digits (iii)
                                 
                                 ; FHEX	1001'iiis	addr
                                 _puthex:	
000578 e160                      	ldi	b0,16		; b0 = base (16)
000579 e094                      	ldi	b3,4		; b3 = number of bytes (4)
00057a c000                      	rjmp	_getdig
                                 
                                 _getdig:
00057b 2f70                      	mov	b1,w
00057c 9576                      	lsr	b1
00057d 7077                      	andi	b1,0b111
00057e f409                      	brne	PC+2
00057f e078                      	ldi	b1,8		; if b1=0 then 8-digits
000580 9572                      	swap	b1		; b1 = format 0iii'0000 (integer digits)
000581 e080                      	ldi	b2, 0		; b2 = dec. point position = 0 (right)
000582 c00c                      	rjmp	_getnum
                                 
                                 ; FFRAC	1000'1bbs	addr	 00dd'dddd, 	iiii'ffff
                                 	
                                 _putfrac:
000583 e06a                      	ldi	b0,10		; base=10	
000584 95c8                      	lpm
000585 2d80                      	mov	b2,r0		; load dec.point position
000586 9631                      	adiw	zl,1	; increment char pointer
000587 95c8                      	lpm
000588 2d70                      	mov	b1,r0		; load ii.ff format
000589 9631                      	adiw	zl,1	; increment char pointer
                                 	
00058a 2f90                      	mov	b3,w
00058b 9595                      	asr	b3
00058c 7093                      	andi	b3,0b11
00058d 9593                      	inc	b3			; b3 = number of bytes (1..4)
                                 
00058e c000                      	rjmp	_getnum
                                 
                                 _getnum:
                                 ; in 	a	4-byte variable
                                 ; 	b3	number of bytes (1..4)
                                 ;	T	sign, 0=unsigned, 1=signed
                                 
00058f 3094
000590 f081                      	JK	b3,4,_printf_4b
000591 3093
000592 f051                      	JK	b3,3,_printf_3b
000593 3092
000594 f021                      	JK	b3,2,_printf_2b	
                                 	
                                 _printf_1b:			; sign extension
000595 2733                      	clr	a1
000596 f416                      	brtc	PC+3	; T=1 sign extension
000597 fd27                      	sbrc	a0,7
000598 ef3f                      	ldi	a1,0xff
                                 _printf_2b:
000599 2744                      	clr	a2
00059a f416                      	brtc	PC+3	; T=1 sign extension	
00059b fd37                      	sbrc	a1,7
00059c ef4f                      	ldi	a2,0xff
                                 _printf_3b:	
00059d 2755                      	clr	a3
00059e f416                      	brtc	PC+3	; T=1 sign extension
00059f fd47                      	sbrc	a2,7
0005a0 ef5f                      	ldi	a3,0xff
                                 _printf_4b:
                                 
0005a1 d009                      	rcall	_ftoa		; float to ascii
0005a2 916f
0005a3 917f
0005a4 918f
0005a5 919f                      	POP4	b3,b2,b1,b0	; restore b
0005a6 912f
0005a7 913f
0005a8 914f
0005a9 915f                      	POP4	a3,a2,a1,a0	; restore a
                                 	
0005aa cf7d                      	rjmp	_printf_read
                                 
                                 ; ===============================================
                                 ; func	ftoa
                                 ; converts a fixed-point fractional number to an ascii string
                                 ; author (c) Raphael Holzer
                                 ;
                                 ; in	a3-a0	variable to print
                                 ;	b0	base, 2 to 36, but usually decimal (10)
                                 ;	b1	number of digits to print ii.ff
                                 ; 	b2	position of the decimal point (0=right, 32=left)
                                 ;	T	sign (T=0 unsiged, T=1 signed)
                                 
                                 _ftoa:
0005ab 92cf                      	push	d0
0005ac 92bf
0005ad 92af
0005ae 929f
0005af 928f                      	PUSH4	c3,c2,c1,c0	; c = fraction part, a = integer part
0005b0 18bb
0005b1 24aa
0005b2 2499
0005b3 2488                      	CLR4	c3,c2,c1,c0	; clear fraction part
                                 
0005b4 f486                      	brtc	_ftoa_plus	; if T=0 then unsigned
0005b5 94e8                      	clt
0005b6 2355                      	tst	a3				; if MSb(a)=1 then a=-a
0005b7 f46a                      	brpl	_ftoa_plus
0005b8 9468                      	set					; T=1 (minus)
0005b9 2377                      	tst	b1
0005ba f009                      	breq	PC+2		; if b1=0 the print ALL digits
0005bb 5170                      	subi	b1,0x10		; decrease int digits
0005bc 9550
0005bd 9540
0005be 9530
0005bf 9520
0005c0 ef0f
0005c1 1b20
0005c2 0b30
0005c3 0b40
0005c4 0b50                      	NEG4	a3,a2,a1,a0	; negate a
                                 _ftoa_plus:	
0005c5 2388                      	tst	b2				; b0=0 (only integer part)
0005c6 f051                      	breq	_ftoa_int	
                                 _ftoa_shift:	
0005c7 9555
0005c8 9547
0005c9 9537
0005ca 9527                      	ASR4	a3,a2,a1,a0	; a = integer part	
0005cb 94b7
0005cc 94a7
0005cd 9497
0005ce 9487                      	ROR4	c3,c2,c1,c0	; c = fraction part
0005cf 958a
0005d0 f7b1                      	DJNZ	b2,_ftoa_shift
                                 _ftoa_int:
0005d1 937f                      	push	b1			; ii.ff (ii=int digits)
0005d2 9572                      	swap	b1
0005d3 707f                      	andi	b1,0x0f
                                 	
0005d4 e20e                      	ldi	w,'.'			; push decimal point
0005d5 930f                      	push	w
                                 _ftoa_int1:
0005d6 d045                      	rcall	_div41		; int=int/10
0005d7 2d0c                      	mov	w,d0			; d=reminder
0005d8 d030                      	rcall	_hex2asc
0005d9 930f                      	push	w			; push rem(int/10)
0005da 2700
0005db 1720
0005dc 0730
0005dd 0740
0005de 0750                      	TST4	a3,a2,a1,a0	; (int/10)=?
0005df f029                      	breq	_ftoa_space	; (int/10)=0 then finished
0005e0 2377                      	tst	b1
0005e1 f3a1                      	breq	_ftoa_int1	; if b1=0 then print ALL int-digits
0005e2 957a
0005e3 f791                      	DJNZ	b1,_ftoa_int1
0005e4 c007                      	rjmp	_ftoa_sign
                                 _ftoa_space:
0005e5 2377                      	tst	b1				; if b1=0 then print ALL int-digits
0005e6 f029                      	breq	_ftoa_sign
0005e7 957a                      	dec	b1
0005e8 f019                      	breq	_ftoa_sign
0005e9 e200                      	ldi	w,' '			; write spaces
0005ea df57                      	rcall	_putw	
0005eb cff9                      	rjmp	_ftoa_space
                                 _ftoa_sign:
0005ec f416                      	brtc	PC+3		; if T=1 then write 'minus'
0005ed e20d                      	ldi	w,'-'
0005ee df53                      	rcall	_putw
                                 _ftoa_int3:
0005ef 910f                      	pop	w
0005f0 320e                      	cpi	w,'.'
0005f1 f011                      	breq	PC+3
0005f2 df4f                      	rcall	_putw
0005f3 cffb                      	rjmp	_ftoa_int3
                                 
0005f4 917f                      	pop	b1				; ii.ff (ff=frac digits)
0005f5 707f                      	andi	b1,0x0f
0005f6 2377                      	tst	b1
0005f7 f059                      	breq	_ftoa_end
                                 _ftoa_point:	
0005f8 df49                      	rcall	_putw		; write decimal point
0005f9 2d28
0005fa 2d39
0005fb 2d4a
0005fc 2d5b                      	MOV4	a3,a2,a1,a0, c3,c2,c1,c0		
                                 _ftoa_frac:
0005fd d011                      	rcall	_mul41		; d.frac=10*frac
0005fe 2d0c                      	mov	w,d0
0005ff d009                      	rcall	_hex2asc
000600 df41                      	rcall	_putw
000601 957a
000602 f7d1                      	DJNZ	b1,_ftoa_frac
                                 _ftoa_end:
000603 908f
000604 909f
000605 90af
000606 90bf                      	POP4	c3,c2,c1,c0
000607 90cf                      	pop	d0
000608 9508                      	ret
                                 
                                 ; === hexadecimal to ascii ===
                                 ; in	w
                                 _hex2asc:
000609 300a                      	cpi	w,10
00060a f410                      	brsh	PC+3
00060b 5d00                      	addi	w,'0'
00060c 9508                      	ret
00060d 5a09                      	addi	w,('a'-10)
00060e 9508                      	ret
                                 
                                 ; === multiply 4byte*1byte ===
                                 ; funct mul41
                                 ; multiplies a3-a0 (4-byte) by b0 (1-byte)
                                 ; author (c) Raphael Holzer, EPFL
                                 ; 
                                 ; in	a3..a0	multiplicand (argument to multiply)
                                 ;	b0	multiplier
                                 ; out	a3..a0	result
                                 ; 	d0	result MSB (byte 4)
                                 ;
00060f 24cc                      _mul41:	clr	d0			; clear byte4 of result
000610 e200                      	ldi	w,32			; load bit counter
000611 9488                      __m41:	clc				; clear carry
000612 fd20                      	sbrc	a0,0		; skip addition if LSB=0
000613 0ec6                      	add	d0,b0			; add b to MSB of a
000614 94c7
000615 9557
000616 9547
000617 9537
000618 9527                      	ROR5	d0,a3,a2,a1,a0	; shift-right c, LSB (of b) into carry
000619 950a
00061a f7b1                      	DJNZ	w,__m41		; Decrement and Jump if bit-count Not Zero
00061b 9508                      	ret
                                 
                                 ; === divide 4byte/1byte ===
                                 ; func div41
                                 ; in	a0..a3 	divident (argument to divide)
                                 ;	b0 	divider
                                 ; out	a0..a3 	result 
                                 ;	d0	reminder
                                 ;
00061c 24cc                      _div41:	clr	d0			; d will contain the remainder
00061d e200                      	ldi	w,32			; load bit counter
00061e 1f22
00061f 1f33
000620 1f44
000621 1f55
000622 1ccc                      __d41:	ROL5	d0,a3,a2,a1,a0	; shift carry into result c
000623 1ac6                      	sub	d0, b0			; subtract b from remainder
000624 f408                      	brcc	PC+2	
000625 0ec6                      	add	d0, b0			; restore if remainder became negative
000626 950a
000627 f7b1                      	DJNZ	w,__d41		; Decrement and Jump if bit-count Not Zero
000628 1f22
000629 1f33
00062a 1f44
00062b 1f55                      	ROL4	a3,a2,a1,a0	; last shift (carry into result c)
00062c 9550
00062d 9540
00062e 9530
00062f 9520                      	COM4	a3,a2,a1,a0	; complement result
000630 9508                      	ret
                                 .include "songs.asm"
                                 
                                 
                                 .macro CELEBRATE_song
                                 ; 1e tonalit
                                 	ldi a0, do2
                                 	ldi b0, 65
                                 	call sound
                                 	WAIT_MS 4
                                 	ldi a0, so
                                 	ldi b0, 65
                                 	call sound
                                 	WAIT_MS 4
                                 	ldi a0, do2
                                 	ldi b0, 65
                                 	call sound
                                 	WAIT_MS 4
                                 	ldi a0, mi2
                                 	ldi b0, 65
                                 	call sound
                                 	WAIT_MS 4
                                 	ldi a0, so2
                                 	ldi b0, 65
                                 	call sound
                                 	WAIT_MS 4
                                 	ldi a0, do3
                                 	ldi b0, 65
                                 	call sound
                                 	WAIT_MS 4
                                 	ldi a0, mi3
                                 	ldi b0, 170
                                 	call sound
                                 	ldi a0, do3
                                 	ldi b0, 170
                                 	call sound
                                 	WAIT_MS 50
                                 ; 2e tonalit
                                 	ldi a0, dom2
                                 	ldi b0, 65
                                 	call sound
                                 	WAIT_MS 4
                                 	ldi a0, som
                                 	ldi b0, 65
                                 	call sound
                                 	WAIT_MS 4
                                 	ldi a0, dom2
                                 	ldi b0, 65
                                 	call sound
                                 	WAIT_MS 4
                                 	ldi a0, fa2
                                 	ldi b0, 65
                                 	call sound
                                 	WAIT_MS 4
                                 	ldi a0, som3
                                 	ldi b0, 65
                                 	call sound
                                 	WAIT_MS 4
                                 	ldi a0, dom3
                                 	ldi b0, 65
                                 	call sound
                                 	WAIT_MS 4
                                 	ldi a0, fa3
                                 	ldi b0, 170
                                 	call sound
                                 	ldi a0, dom3
                                 	ldi b0, 170
                                 	call sound
                                 	WAIT_MS 50
                                 ; 3e tonalit
                                 	ldi a0, rem2
                                 	ldi b0, 65
                                 	call sound
                                 	WAIT_MS 4
                                 	ldi a0, lam
                                 	ldi b0, 65
                                 	call sound
                                 	WAIT_MS 4
                                 	ldi a0, rem2
                                 	ldi b0, 65
                                 	call sound
                                 	WAIT_MS 4
                                 	ldi a0, so2
                                 	ldi b0, 65
                                 	call sound
                                 	WAIT_MS 4
                                 	ldi a0, lam2
                                 	ldi b0, 65
                                 	call sound
                                 	WAIT_MS 4
                                 	ldi a0, rem3
                                 	ldi b0, 170
                                 	call sound
                                 	ldi a0, fa3
                                 	ldi b0, 200
                                 	call sound
                                 .endmacro
                                 
                                 .macro LOSE_SONG
                                 	ldi a0, si2
                                 	ldi b0, 70
                                 	call sound
                                 	WAIT_MS 60
                                 
                                 	ldi a0, fa3
                                 	ldi b0, 70
                                 	call sound
                                 	WAIT_MS 90
                                 
                                 	ldi a0, fa3
                                 	ldi b0, 70
                                 	call sound
                                 	WAIT_MS 90
                                 
                                 	ldi a0, fa3
                                 	ldi b0, 70
                                 	call sound
                                 	WAIT_MS 90
                                 
                                 	ldi a0, fa3
                                 	ldi b0, 70
                                 	call sound
                                 	WAIT_MS 4
                                 	ldi a0, mi3
                                 	ldi b0, 70
                                 	call sound
                                 	WAIT_MS 4
                                 	ldi a0, re3
                                 	ldi b0, 70
                                 	call sound
                                 	WAIT_MS 4
                                 	ldi a0, do3
                                 	ldi b0, 140
                                 	call sound
                                 	WAIT_MS 700
                                 
                                 	ldi a0, do3
                                 	ldi b0, 100
                                 	call sound
                                 
                                 	ldi a0, so2
                                 	ldi b0, 100
                                 	call sound
                                 
                                 	ldi a0, mi2
                                 	ldi b0, 100
                                 	call sound
                                 
                                 	ldi a0, lam2
                                 	ldi b0, 100
                                 	call sound
                                 
                                 	ldi a0, do3
                                 	ldi b0, 100
                                 	call sound
                                 
                                 	ldi a0, lam2
                                 	ldi b0, 100
                                 	call sound
                                 
                                 	ldi a0, som2
                                 	ldi b0, 100
                                 	call sound
                                 
                                 	ldi a0, lam2
                                 	ldi b0, 100
                                 	call sound
                                 
                                 	ldi a0, som2
                                 	ldi b0, 100
                                 	call sound
                                 
                                 	ldi a0, so2
                                 	ldi b0, 80
                                 	call sound
                                 
                                 	ldi a0, fa2
                                 	ldi b0, 60
                                 	call sound
                                 
                                 	ldi a0, so2
                                 	ldi b0, 150
                                 	call sound
                                 .endmacro
                                 
                                 .macro MENU_SONG
                                 
                                     ; 1e part
                                     ldi a0, mi2
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS 60 
                                     ldi a0, mi2
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS 150
                                 	
                                     ldi a0, mi2
                                     ldi b0, 90
                                     call sound
                                     WAIT_MS 80 
                                 	
                                     ldi a0, do2
                                     ldi b0, 70
                                     call sound
                                     WAIT_MS 50 
                                 	
                                     ldi a0, mi2
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS 120
                                 	
                                     ldi a0, so2
                                     ldi b0, 90
                                     call sound
                                     WAIT_MS 350 
                                 	
                                     ldi a0, so
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS 200 
                                 	
                                 	;2e part
                                     ldi a0, do2
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS 200
                                 	
                                     ldi a0, so
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS 100
                                 
                                     ldi a0, mi
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS 100
                                 
                                     ldi a0, la
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS 60 
                                 	
                                     ldi a0, si
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS 60
                                 
                                     ldi a0, la
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS 60 
                                 
                                     ldi a0, so
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS 50
                                 	
                                     ldi a0, do2
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS 50
                                 	
                                 	ldi a0, mi2
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS 50
                                 
                                 	ldi a0, so2
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS 20
                                 
                                 	ldi a0, la2
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS 80
                                 	
                                 	ldi a0, fa2
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS 50
                                 	
                                 	ldi a0, so2
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS 30
                                 
                                 	ldi a0, mi2
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS 150
                                 
                                 	ldi a0, re2
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS 300
                                 	
                                 	ldi a0, so2
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS	4
                                     
                                 	ldi a0, fam2
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS	4
                                 
                                 	ldi a0, fa2
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS 4
                                 
                                 	ldi a0, mi2
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS 150
                                 	
                                 	ldi a0, la
                                     ldi b0, 80
                                     call sound
                                     WAIT_MS 60
                                 	
                                 	ldi a0, do2
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS 60
                                 
                                 	ldi a0, re2
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS 150
                                 
                                 	ldi a0, rem2
                                     ldi b0, 90
                                     call sound
                                     WAIT_MS 150
                                 
                                 	ldi a0, re2
                                     ldi b0, 90
                                     call sound
                                     WAIT_MS 150
                                 
                                 	ldi a0, do2
                                     ldi b0, 90
                                     call sound
                                     WAIT_MS 100
                                 	
                                 	ldi a0, do3
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS 80
                                 
                                 	ldi a0, do3
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS 50
                                 
                                 	ldi a0, do3
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS 50
                                 	
                                 .endmacro
                                 
                                 .macro CORRECT_SONG
                                 	WAIT_MS 500
                                 	ldi a0, dom3
                                 	ldi b0, 75
                                 	call sound
                                 	ldi a0, la2
                                 	ldi b0, 75
                                 	call sound
                                 	ldi a0, dom3
                                 	ldi b0,75
                                 	call sound
                                 	ldi a0, la2
                                 	call sound
                                 .endmacro
                                 
                                 .macro INCORRECT_SONG
                                 	WAIT_MS 500
                                 	ldi a0, do
                                 	ldi b0, 30
                                 	call sound
                                 	ldi a0, do
                                 	call sound
                                 .endmacro
                                 
                                 .macro VICTORY_SONG
                                 	ldi a0, fa2
                                 	ldi b0, 65
                                 	call sound
                                 	WAIT_MS 4
                                 	ldi a0, fa2
                                 	ldi b0, 65
                                 	call sound
                                 	WAIT_MS 4
                                 	ldi a0, fa2
                                 	ldi b0, 65
                                 	call sound
                                 	WAIT_MS 4
                                 	ldi a0, lam2
                                 	ldi b0, 200
                                 	call sound
                                 	WAIT_MS 50
                                 	ldi a0, re3
                                 	ldi b0, 150
                                 	call sound
                                 	WAIT_MS 50
                                 	
                                 	ldi a0, fa2
                                 	ldi b0, 65
                                 	call sound
                                 	WAIT_MS 4
                                 	ldi a0, fa2
                                 	ldi b0, 65
                                 	call sound
                                 	WAIT_MS 4
                                 	ldi a0, fa2
                                 	ldi b0, 65
                                 	call sound
                                 	WAIT_MS 4
                                 	ldi a0, lam2
                                 	ldi b0, 200
                                 	call sound
                                 	WAIT_MS 50
                                 	ldi a0, re3
                                 	ldi b0, 150
                                 	call sound
                                 	WAIT_MS 50
                                 
                                 	ldi a0, lam2
                                 	ldi b0, 65
                                 	call sound
                                 	WAIT_MS 4
                                 	ldi a0, lam2
                                 	ldi b0, 65
                                 	call sound
                                 	WAIT_MS 4
                                 	ldi a0, la2
                                 	ldi b0, 65
                                 	call sound
                                 	WAIT_MS 4
                                 	ldi a0, la2
                                 	ldi b0, 65
                                 	call sound
                                 	WAIT_MS 4
                                 	ldi a0, so2
                                 	ldi b0, 65
                                 	call sound
                                 	WAIT_MS 4
                                 	ldi a0, so2
                                 	ldi b0, 65
                                 	call sound
                                 	WAIT_MS 4
                                 	ldi a0, fa2
                                 	ldi b0, 150
                                 	call sound
                                 	WAIT_MS 50
                                 
                                 
                                 
                                 	ldi a0, fa2
                                 	ldi b0, 65
                                 	call sound
                                 	WAIT_MS 4
                                 	ldi a0, fa2
                                 	ldi b0, 65
                                 	call sound
                                 	WAIT_MS 4
                                 	ldi a0, fa2
                                 	ldi b0, 65
                                 	call sound
                                 	WAIT_MS 4
                                 	ldi a0, la2
                                 	ldi b0, 200
                                 	call sound
                                 	WAIT_MS 50
                                 	ldi a0, do3
                                 	ldi b0, 150
                                 	call sound
                                 	WAIT_MS 50
                                 	
                                 	ldi a0, fa2
                                 	ldi b0, 65
                                 	call sound
                                 	WAIT_MS 4
                                 	ldi a0, fa2
                                 	ldi b0, 65
                                 	call sound
                                 	WAIT_MS 4
                                 	ldi a0, fa2
                                 	ldi b0, 65
                                 	call sound
                                 	WAIT_MS 4
                                 	ldi a0, la2
                                 	ldi b0, 200
                                 	call sound
                                 	WAIT_MS 50
                                 	ldi a0, do3
                                 	ldi b0, 150
                                 	call sound
                                 	WAIT_MS 50
                                 
                                 	ldi a0, fa3
                                 	ldi b0, 65
                                 	call sound
                                 	WAIT_MS 4
                                 	ldi a0, fa3
                                 	ldi b0, 65
                                 	call sound
                                 	WAIT_MS 4
                                 	ldi a0, rem3
                                 	ldi b0, 65
                                 	call sound
                                 	WAIT_MS 4
                                 	ldi a0, rem3
                                 	ldi b0, 65
                                 	call sound
                                 	WAIT_MS 4
                                 	ldi a0, re3
                                 	ldi b0, 65
                                 	call sound
                                 	WAIT_MS 4
                                 	ldi a0, re3
                                 	ldi b0, 65
                                 	call sound
                                 	WAIT_MS 4
                                 	ldi a0, do3
                                 	ldi b0, 65
                                 	call sound
                                 	WAIT_MS 4
                                 	ldi a0, do3
                                 	ldi b0, 65
                                 	call sound
                                 	WAIT_MS 4
                                 	ldi a0, lam2
                                 	ldi b0, 150
                                 	call sound
                                 	WAIT_MS 50
                                 .endmacro
                                 
                                 .macro LOSER_SONG
                                 	ldi a0, rem
                                 	ldi b0, 250
                                 	call sound
                                 	ldi a0, re
                                 	ldi b0, 250
                                 	call sound
                                 	ldi a0, dom
                                 	ldi b0, 250
                                 	call sound
                                 	ldi a0, do
                                 	ldi b0, 255
                                 	call sound
                                 .include "sound.asm"
                                 
                                 ; purpose library, sound generation
                                 
                                 sound:
                                 ; in	a0	period of oscillation (in 10us)
                                 ; 	b0	duration of sound (in 2.5ms)
                                 
000631 2f76                      	mov	b1,b0		; duration high byte = b
000632 2766                      	clr	b0		; duration  low byte = 0
000633 2733                      	clr	a1		; period high byte = a
000634 2322                      	tst	a0
000635 f071                      	breq	sound_off	; if a0=0 then no sound	
                                 sound1:
000636 2f02                      	mov	w,a0		
000637 d012                      	rcall	wait9us		; 9us
000638 0000                      	nop			; 0.25us
000639 950a                      	dec	w		; 0.25us
00063a f7e1                      	brne	PC-3		; 0.50us	total = 10us
00063b 9b1a
00063c c002
00063d 981a
00063e c001
00063f 9a1a                      	INVP	PORTE,SPEAKER	; invert piezo output
000640 1b62                      	sub	b0,a0		; decrement duration low  byte
000641 0b73                      	sbc	b1,a1		; decrement duration high byte
000642 f798                      	brcc	sound1		; continue if duration>0
000643 9508                      	ret
                                 
                                 sound_off:
000644 e021                      	ldi	a0,1
000645 d004                      	rcall	wait9us
000646 1b62                      	sub	b0,a0		; decrement duration low  byte
000647 0b73                      	sbc	b1,a1		; decrement duration high byte
000648 f7e0                      	brcc	PC-3		; continue if duration>0
000649 9508                      	ret
                                 
                                 ; === wait routines ===
                                 
00064a c000                      wait9us:rjmp	PC+1		; waiting 2 cycles
00064b c000                      	rjmp	PC+1		; waiting 2 cylces
00064c d000                      wait8us:rcall	wait4us		; recursive call with "falling through"
00064d d000                      wait4us:rcall	wait2us	
00064e 0000                      wait2us:nop
00064f 9508                      	ret		; rcall(4), nop(1), ret(3) = 8cycl. (=2us)
                                 
                                 ; === calculation of the musical scale ===
                                  
                                 ; period (10us)	= 100'000/freq(Hz)
                                 .equ	do	= 100000/517	; (517 Hz)
                                 .equ	dom	= do*944/1000	; do major
                                 .equ	re	= do*891/1000
                                 .equ	rem	= do*841/1000	; re major
                                 .equ	mi	= do*794/1000
                                 .equ	fa	= do*749/1000
                                 .equ	fam	= do*707/1000	; fa major
                                 .equ	so	= do*667/1000
                                 .equ	som	= do*630/1000	; so major
                                 .equ	la	= do*595/1000
                                 .equ	lam	= do*561/1000	; la major
                                 .equ	si	= do*530/1000
                                 
                                 .equ	do2	= do/2
                                 .equ	dom2	= dom/2
                                 .equ	re2	= re/2
                                 .equ	rem2	= rem/2
                                 .equ	mi2	= mi/2
                                 .equ	fa2	= fa/2
                                 .equ	fam2	= fam/2
                                 .equ	so2	= so/2
                                 .equ	som2	= som/2
                                 .equ	la2	= la/2
                                 .equ	lam2	= lam/2
                                 .equ	si2	= si/2
                                 
                                 .equ	do3	= do/4
                                 .equ	dom3	= dom/4
                                 .equ	re3	= re/4
                                 .equ	rem3	= rem/4
                                 .equ	mi3	= mi/4
                                 .equ	fa3	= fa/4
                                 .equ	fam3	= fam/4
                                 .equ	so3	= so/4
                                 .equ	som3	= som/4
                                 .equ	la3	= la/4
                                 .equ	lam3	= lam/4
                                 .equ	si3	= si/4	
                                 .include "wire1.asm"		; include Dallas 1-wire(R) routines
                                 
                                 ; purpose Dallas 1-wire(R) interface library
                                 
                                 ; === definitions ===
                                 .equ	DQ_port	= PORTB
                                 .equ	DQ_pin	= DQ
                                 
                                 .equ	DS18B20		= 0x28
                                 
                                 .equ	readROM		= 0x33
                                 .equ	matchROM	= 0x55
                                 .equ	skipROM		= 0xcc
                                 .equ	searchROM	= 0xf0
                                 .equ	alarmSearch	= 0xec
                                 
                                 .equ	writeScratchpad	= 0x4e
                                 .equ	readScratchpad	= 0xbe
                                 .equ	copyScratchpad	= 0x48
                                 .equ	convertT	= 0x44
                                 .equ	recallE2	= 0xb8
                                 .equ	readPowerSupply	= 0xb4
                                 
                                 ; === routines ===
                                 
                                 .macro	WIRE1	; t0,t1,t2
                                 	sbi	DQ_port-1,DQ_pin	; pull DQ low (DDR=1 output)
                                 	ldi	w,(@0+1)/2	
                                 	rcall	wire1_wait		; wait low time (t0)
                                 	cbi	DQ_port-1,DQ_pin	; release DQ (DDR=0 input)
                                 	ldi	w,(@1+1)/2	
                                 	rcall	wire1_wait		; wait high time (t1)
                                 	in	w,DQ_port-2			; sample line (PINx=PORTx-2)
                                 	bst	w,DQ_pin			; store result in T
                                 	ldi	w,(@2+1)/2	
                                 	rcall	wire1_wait		; wait separation time (t2)
                                 	ret
                                 	.endmacro	
                                 
                                 wire1_wait:
000650 950a                      	dec	w					; loop time 2usec
000651 0000                      	nop
000652 0000                      	nop
000653 0000                      	nop
000654 0000                      	nop
000655 0000                      	nop
000656 f7c9                      	brne	wire1_wait
000657 9508                      	ret
                                 
                                 wire1_init:
000658 98c5                      	cbi	DQ_port,  DQ_pin	; PORT=0 low (for pull-down)
000659 98bd                      	cbi	DQ_port-1,DQ_pin	; DDR=0 (input hi Z)
00065a 9508                      	ret
                                 	
00065b 9abd
00065c ef00
00065d dff2
00065e 98bd
00065f e203
000660 dfef
000661 b306
000662 fb05
000663 ec0d
000664 dfeb
000665 9508                      wire1_reset:	WIRE1	480,70,410
000666 9abd
000667 e10c
000668 dfe7
000669 98bd
00066a e002
00066b dfe4
00066c b306
00066d fb05
00066e e001
00066f dfe0
000670 9508                      wire1_write0:	WIRE1	56,4,1
000671 9abd
000672 e001
000673 dfdc
000674 98bd
000675 e10e
000676 dfd9
000677 b306
000678 fb05
000679 e001
00067a dfd5
00067b 9508                      wire1_write1:	WIRE1	1,59,1
00067c 9abd
00067d e001
00067e dfd1
00067f 98bd
000680 e007
000681 dfce
000682 b306
000683 fb05
000684 e107
000685 dfca
000686 9508                      wire1_read1:	WIRE1	1,14,45
                                 	
                                 wire1_write:
000687 933f                      	push	a1
000688 e038                      	ldi	a1,8
000689 9527                      	ror	a0
                                 
00068a f410                      	brcc	PC+3				; if C=1 then wire1, else wire0
00068b dfe5                      	rcall	wire1_write1
00068c c001                      	rjmp	PC+2
00068d dfd8                      	rcall	wire1_write0
                                 
00068e 953a
00068f f7c9                      	DJNZ	a1,wire1_write+2	; dec and jump if not zero
000690 913f                      	pop	a1	
000691 9508                      	ret
                                 
                                 wire1_read:
000692 933f                      	push	a1
000693 e038                      	ldi	a1,8
000694 9527                      	ror	a0
000695 dfe6                      	rcall	wire1_read1			; returns result in T
000696 f927                      	bld	a0,7					; move T to MSb
000697 953a
000698 f7d9                      	DJNZ	a1,wire1_read+2		; dec and jump if not zero
000699 913f                      	pop	a1	
00069a 9508                      	ret
                                 	
                                 wire1_crc:
00069b e109                      	ldi	w,0b00011001
00069c e048                      	ldi	a2,8
00069d 9527                      crc1:	ror	a0
00069e f408                      	brcc	PC+2
00069f 2730                      	eor	a1,w
0006a0 fb30                      	bst	a1,0
0006a1 9537                      	ror	a1
0006a2 f937                      	bld	a1,7
0006a3 954a
0006a4 f7c1                      	DJNZ	a2,crc1
                                 .include "wire1_temp2.asm"
0006a5 9508                      
                                 ; purpose Dallas 1-wire(R) temperature sensor interfacing: temperature
                                 ; module: M5, input port: PORTB
                                 
                                 ; === initialization (reset) ===
                                 reset_wire:		
0006a6 dfb1                      	rcall	wire1_init		; initialize 1-wire(R) interface
0006a7 e000
0006a8 bf02                      	OUTI TCNT0, 0x00
0006a9 e001
0006aa bf07                      	OUTI TIMSK, (1<<TOIE0)  ; timer0 overflow interrupt enable
0006ab e008
0006ac bf00                      	OUTI ASSR, (1<<AS0)
0006ad e007
0006ae bf03                      	OUTI TCCR0, 7
                                 	
0006af 9478                      	sei
0006b0 e001
0006b1 2eb0                      	_LDI c3, 1
0006b2 c000                      	rjmp	main_wire
                                 
                                 ; === main program ===
                                 main_wire:
0006b3 dfa7                      	rcall	wire1_reset			; send a reset pulse
0006b4 ec2c
0006b5 940e 0687                 	CA	wire1_write, skipROM	; skip ROM identification
0006b7 e424
0006b8 940e 0687                 	CA	wire1_write, convertT	; initiate temp conversion
0006ba ee0e
0006bb 2e30
0006bc e003
0006bd 930f
0006be 923f
0006bf e300
0006c0 2e30
0006c1 e006
0006c2 943a
0006c3 f7f1
0006c4 943a
0006c5 950a
0006c6 f7d9
0006c7 903f
0006c8 910f
0006c9 943a
0006ca f791
0006cb 950a
0006cc f781                      	WAIT_MS	750					; wait 750 msec
                                 	
0006cd da8f                      	rcall	lcd_home			; place cursor to home position
0006ce df8c                      	rcall	wire1_reset			; send a reset pulse
0006cf ec2c
0006d0 940e 0687                 	CA	wire1_write, skipROM
0006d2 eb2e
0006d3 940e 0687                 	CA	wire1_write, readScratchpad	
0006d5 dfbc                      	rcall	wire1_read			; read temperature LSB
0006d6 2e82                      	mov	c0,a0
0006d7 dfba                      	rcall	wire1_read			; read temperature MSB
0006d8 2f72                      	mov	b1,a0
0006d9 2d68                      	mov	b0,c0
                                 	
0006da 940e 015b                 	call LCD_clear
0006dc e420
0006dd 940e 017d                 	CA lcd_pos, $40
0006df e40f
0006e0 2e40
0006e1 e001
0006e2 2e50
0006e3 940e 0522                 	PRINTF	LCD
0006e5 6574
0006e6 706d
0006e7 3d31
0006e8 168b
0006e9 4204
0006ea 2043
0006eb 000d                      .db	"temp1=",FFRAC2+FSIGN,b,4,$42,"C ",CR,0
0006ec e000
0006ed 16b0                      	_CPI c3, 0
0006ee f021                      	breq out_test
0006ef 2ec6                      	mov d0, b0
0006f0 2ed7                      	mov d1, b1
0006f1 e000
0006f2 2eb0                      	_LDI c3,0
                                 out_test:
0006f3 e020
0006f4 940e 017d                 	CA lcd_pos, $0
0006f6 e40f
0006f7 2e40
0006f8 e001
0006f9 2e50
0006fa 940e 0522                 	PRINTF	LCD
0006fc 6574
0006fd 706d
0006fe 3d30
0006ff 0c8b
000700 4204
000701 2043
000702 000d                      .db	"temp0=",FFRAC2+FSIGN,d,4,$42,"C ",CR,0
000703 b683                      	in c0, TCCR0 
000704 fc80                      	sbrc c0, 0
000705 940c 06b3                 	jmp main_wire
000707 9508                      	ret
                                 
                                 
                                 reset:
000708 ef0f
000709 bf0d
00070a e100
00070b bf0e                      	LDSP	RAMEND	
00070c da64                      	rcall LCD_init
00070d ef0f                      	ldi r16, 0xff
00070e bb07                      	out DDRB, r16
00070f e000                      	ldi r16, 0x00
000710 bb01                      	out DDRD, r16
000711 9a12                      	sbi		DDRE,SPEAKER	; enable sound
000712 940c 0714                 	jmp main
                                 
                                 main:
000714 940e 015b                 	call	LCD_clear
000716 940e 0171
000718 e3e0
000719 e0f3
00071a 940e 051a
00071c e4e2
00071d e0f3
00071e e420
00071f 940e 017d
000721 940e 051a                 	DISPLAY2 str0, str1
000723 e42c
000724 e46b
000725 940e 0631
000727 e30c
000728 2e30
000729 e001
00072a 930f
00072b 923f
00072c e300
00072d 2e30
00072e e006
00072f 943a
000730 f7f1
000731 943a
000732 950a
000733 f7d9
000734 903f
000735 910f
000736 943a
000737 f791
000738 950a
000739 f781
00073a e42c
00073b e46b
00073c 940e 0631
00073e e906
00073f 2e30
000740 e001
000741 930f
000742 923f
000743 e300
000744 2e30
000745 e006
000746 943a
000747 f7f1
000748 943a
000749 950a
00074a f7d9
00074b 903f
00074c 910f
00074d 943a
00074e f791
00074f 950a
000750 f781
000751 e42c
000752 e56a
000753 940e 0631
000755 e500
000756 2e30
000757 e001
000758 930f
000759 923f
00075a e300
00075b 2e30
00075c e006
00075d 943a
00075e f7f1
00075f 943a
000760 950a
000761 f7d9
000762 903f
000763 910f
000764 943a
000765 f791
000766 950a
000767 f781
000768 e620
000769 e466
00076a 940e 0631
00076c e302
00076d 2e30
00076e e001
00076f 930f
000770 923f
000771 e300
000772 2e30
000773 e006
000774 943a
000775 f7f1
000776 943a
000777 950a
000778 f7d9
000779 903f
00077a 910f
00077b 943a
00077c f791
00077d 950a
00077e f781
00077f e42c
000780 e46b
000781 940e 0631
000783 e708
000784 2e30
000785 e001
000786 930f
000787 923f
000788 e300
000789 2e30
00078a e006
00078b 943a
00078c f7f1
00078d 943a
00078e 950a
00078f f7d9
000790 903f
000791 910f
000792 943a
000793 f791
000794 950a
000795 f781
000796 e420
000797 e56a
000798 940e 0631
00079a e50e
00079b 2e30
00079c e002
00079d 930f
00079e 923f
00079f e300
0007a0 2e30
0007a1 e006
0007a2 943a
0007a3 f7f1
0007a4 943a
0007a5 950a
0007a6 f7d9
0007a7 903f
0007a8 910f
0007a9 943a
0007aa f791
0007ab 950a
0007ac f781
0007ad e820
0007ae e46b
0007af 940e 0631
0007b1 ec08
0007b2 2e30
0007b3 e001
0007b4 930f
0007b5 923f
0007b6 e300
0007b7 2e30
0007b8 e006
0007b9 943a
0007ba f7f1
0007bb 943a
0007bc 950a
0007bd f7d9
0007be 903f
0007bf 910f
0007c0 943a
0007c1 f791
0007c2 950a
0007c3 f781
0007c4 e620
0007c5 e46b
0007c6 940e 0631
0007c8 ec08
0007c9 2e30
0007ca e001
0007cb 930f
0007cc 923f
0007cd e300
0007ce 2e30
0007cf e006
0007d0 943a
0007d1 f7f1
0007d2 943a
0007d3 950a
0007d4 f7d9
0007d5 903f
0007d6 910f
0007d7 943a
0007d8 f791
0007d9 950a
0007da f781
0007db e820
0007dc e46b
0007dd 940e 0631
0007df e604
0007e0 2e30
0007e1 e001
0007e2 930f
0007e3 923f
0007e4 e300
0007e5 2e30
0007e6 e006
0007e7 943a
0007e8 f7f1
0007e9 943a
0007ea 950a
0007eb f7d9
0007ec 903f
0007ed 910f
0007ee 943a
0007ef f791
0007f0 950a
0007f1 f781
0007f2 e929
0007f3 e46b
0007f4 940e 0631
0007f6 e604
0007f7 2e30
0007f8 e001
0007f9 930f
0007fa 923f
0007fb e300
0007fc 2e30
0007fd e006
0007fe 943a
0007ff f7f1
000800 943a
000801 950a
000802 f7d9
000803 903f
000804 910f
000805 943a
000806 f791
000807 950a
000808 f781
000809 e722
00080a e46b
00080b 940e 0631
00080d e30c
00080e 2e30
00080f e001
000810 930f
000811 923f
000812 e300
000813 2e30
000814 e006
000815 943a
000816 f7f1
000817 943a
000818 950a
000819 f7d9
00081a 903f
00081b 910f
00081c 943a
00081d f791
00081e 950a
00081f f781
000820 e626
000821 e46b
000822 940e 0631
000824 e30c
000825 2e30
000826 e001
000827 930f
000828 923f
000829 e300
00082a 2e30
00082b e006
00082c 943a
00082d f7f1
00082e 943a
00082f 950a
000830 f7d9
000831 903f
000832 910f
000833 943a
000834 f791
000835 950a
000836 f781
000837 e722
000838 e46b
000839 940e 0631
00083b e30c
00083c 2e30
00083d e001
00083e 930f
00083f 923f
000840 e300
000841 2e30
000842 e006
000843 943a
000844 f7f1
000845 943a
000846 950a
000847 f7d9
000848 903f
000849 910f
00084a 943a
00084b f791
00084c 950a
00084d f781
00084e e820
00084f e46b
000850 940e 0631
000852 e302
000853 2e30
000854 e001
000855 930f
000856 923f
000857 e300
000858 2e30
000859 e006
00085a 943a
00085b f7f1
00085c 943a
00085d 950a
00085e f7d9
00085f 903f
000860 910f
000861 943a
000862 f791
000863 950a
000864 f781
000865 e620
000866 e46b
000867 940e 0631
000869 e302
00086a 2e30
00086b e001
00086c 930f
00086d 923f
00086e e300
00086f 2e30
000870 e006
000871 943a
000872 f7f1
000873 943a
000874 950a
000875 f7d9
000876 903f
000877 910f
000878 943a
000879 f791
00087a 950a
00087b f781
00087c e42c
00087d e46b
00087e 940e 0631
000880 e302
000881 2e30
000882 e001
000883 930f
000884 923f
000885 e300
000886 2e30
000887 e006
000888 943a
000889 f7f1
00088a 943a
00088b 950a
00088c f7d9
00088d 903f
00088e 910f
00088f 943a
000890 f791
000891 950a
000892 f781
000893 e420
000894 e46b
000895 940e 0631
000897 e104
000898 2e30
000899 e001
00089a 930f
00089b 923f
00089c e300
00089d 2e30
00089e e006
00089f 943a
0008a0 f7f1
0008a1 943a
0008a2 950a
0008a3 f7d9
0008a4 903f
0008a5 910f
0008a6 943a
0008a7 f791
0008a8 950a
0008a9 f781
0008aa e329
0008ab e46b
0008ac 940e 0631
0008ae e500
0008af 2e30
0008b0 e001
0008b1 930f
0008b2 923f
0008b3 e300
0008b4 2e30
0008b5 e006
0008b6 943a
0008b7 f7f1
0008b8 943a
0008b9 950a
0008ba f7d9
0008bb 903f
0008bc 910f
0008bd 943a
0008be f791
0008bf 950a
0008c0 f781
0008c1 e428
0008c2 e46b
0008c3 940e 0631
0008c5 e302
0008c6 2e30
0008c7 e001
0008c8 930f
0008c9 923f
0008ca e300
0008cb 2e30
0008cc e006
0008cd 943a
0008ce f7f1
0008cf 943a
0008d0 950a
0008d1 f7d9
0008d2 903f
0008d3 910f
0008d4 943a
0008d5 f791
0008d6 950a
0008d7 f781
0008d8 e420
0008d9 e46b
0008da 940e 0631
0008dc e10e
0008dd 2e30
0008de e001
0008df 930f
0008e0 923f
0008e1 e300
0008e2 2e30
0008e3 e006
0008e4 943a
0008e5 f7f1
0008e6 943a
0008e7 950a
0008e8 f7d9
0008e9 903f
0008ea 910f
0008eb 943a
0008ec f791
0008ed 950a
0008ee f781
0008ef e42c
0008f0 e46b
0008f1 940e 0631
0008f3 e906
0008f4 2e30
0008f5 e001
0008f6 930f
0008f7 923f
0008f8 e300
0008f9 2e30
0008fa e006
0008fb 943a
0008fc f7f1
0008fd 943a
0008fe 950a
0008ff f7d9
000900 903f
000901 910f
000902 943a
000903 f791
000904 950a
000905 f781
000906 e525
000907 e46b
000908 940e 0631
00090a e20c
00090b 2e30
00090c e002
00090d 930f
00090e 923f
00090f e300
000910 2e30
000911 e006
000912 943a
000913 f7f1
000914 943a
000915 950a
000916 f7d9
000917 903f
000918 910f
000919 943a
00091a f791
00091b 950a
00091c f781
00091d e420
00091e e46b
00091f 940e 0631
000921 e004
000922 2e30
000923 e001
000924 930f
000925 923f
000926 e300
000927 2e30
000928 e006
000929 943a
00092a f7f1
00092b 943a
00092c 950a
00092d f7d9
00092e 903f
00092f 910f
000930 943a
000931 f791
000932 950a
000933 f781
000934 e424
000935 e46b
000936 940e 0631
000938 e004
000939 2e30
00093a e001
00093b 930f
00093c 923f
00093d e300
00093e 2e30
00093f e006
000940 943a
000941 f7f1
000942 943a
000943 950a
000944 f7d9
000945 903f
000946 910f
000947 943a
000948 f791
000949 950a
00094a f781
00094b e428
00094c e46b
00094d 940e 0631
00094f e004
000950 2e30
000951 e001
000952 930f
000953 923f
000954 e300
000955 2e30
000956 e006
000957 943a
000958 f7f1
000959 943a
00095a 950a
00095b f7d9
00095c 903f
00095d 910f
00095e 943a
00095f f791
000960 950a
000961 f781
000962 e42c
000963 e46b
000964 940e 0631
000966 e906
000967 2e30
000968 e001
000969 930f
00096a 923f
00096b e300
00096c 2e30
00096d e006
00096e 943a
00096f f7f1
000970 943a
000971 950a
000972 f7d9
000973 903f
000974 910f
000975 943a
000976 f791
000977 950a
000978 f781
000979 e722
00097a e560
00097b 940e 0631
00097d e30c
00097e 2e30
00097f e001
000980 930f
000981 923f
000982 e300
000983 2e30
000984 e006
000985 943a
000986 f7f1
000987 943a
000988 950a
000989 f7d9
00098a 903f
00098b 910f
00098c 943a
00098d f791
00098e 950a
00098f f781
000990 e620
000991 e46b
000992 940e 0631
000994 e30c
000995 2e30
000996 e001
000997 930f
000998 923f
000999 e300
00099a 2e30
00099b e006
00099c 943a
00099d f7f1
00099e 943a
00099f 950a
0009a0 f7d9
0009a1 903f
0009a2 910f
0009a3 943a
0009a4 f791
0009a5 950a
0009a6 f781
0009a7 e525
0009a8 e46b
0009a9 940e 0631
0009ab e906
0009ac 2e30
0009ad e001
0009ae 930f
0009af 923f
0009b0 e300
0009b1 2e30
0009b2 e006
0009b3 943a
0009b4 f7f1
0009b5 943a
0009b6 950a
0009b7 f7d9
0009b8 903f
0009b9 910f
0009ba 943a
0009bb f791
0009bc 950a
0009bd f781
0009be e521
0009bf e56a
0009c0 940e 0631
0009c2 e906
0009c3 2e30
0009c4 e001
0009c5 930f
0009c6 923f
0009c7 e300
0009c8 2e30
0009c9 e006
0009ca 943a
0009cb f7f1
0009cc 943a
0009cd 950a
0009ce f7d9
0009cf 903f
0009d0 910f
0009d1 943a
0009d2 f791
0009d3 950a
0009d4 f781
0009d5 e525
0009d6 e56a
0009d7 940e 0631
0009d9 e906
0009da 2e30
0009db e001
0009dc 930f
0009dd 923f
0009de e300
0009df 2e30
0009e0 e006
0009e1 943a
0009e2 f7f1
0009e3 943a
0009e4 950a
0009e5 f7d9
0009e6 903f
0009e7 910f
0009e8 943a
0009e9 f791
0009ea 950a
0009eb f781
0009ec e620
0009ed e56a
0009ee 940e 0631
0009f0 e604
0009f1 2e30
0009f2 e001
0009f3 930f
0009f4 923f
0009f5 e300
0009f6 2e30
0009f7 e006
0009f8 943a
0009f9 f7f1
0009fa 943a
0009fb 950a
0009fc f7d9
0009fd 903f
0009fe 910f
0009ff 943a
000a00 f791
000a01 950a
000a02 f781
000a03 e320
000a04 e46b
000a05 940e 0631
000a07 e500
000a08 2e30
000a09 e001
000a0a 930f
000a0b 923f
000a0c e300
000a0d 2e30
000a0e e006
000a0f 943a
000a10 f7f1
000a11 943a
000a12 950a
000a13 f7d9
000a14 903f
000a15 910f
000a16 943a
000a17 f791
000a18 950a
000a19 f781
000a1a e320
000a1b e46b
000a1c 940e 0631
000a1e e302
000a1f 2e30
000a20 e001
000a21 930f
000a22 923f
000a23 e300
000a24 2e30
000a25 e006
000a26 943a
000a27 f7f1
000a28 943a
000a29 950a
000a2a f7d9
000a2b 903f
000a2c 910f
000a2d 943a
000a2e f791
000a2f 950a
000a30 f781
000a31 e320
000a32 e46b
000a33 940e 0631
000a35 e302
000a36 2e30
000a37 e001
000a38 930f
000a39 923f
000a3a e300
000a3b 2e30
000a3c e006
000a3d 943a
000a3e f7f1
000a3f 943a
000a40 950a
000a41 f7d9
000a42 903f
000a43 910f
000a44 943a
000a45 f791
000a46 950a
000a47 f781                      	MENU_SONG
                                 	
                                 
                                 
                                 main_loop:
000a48 d011                      	rcall start
000a49 fd61
000a4a 940e 0a73                 	CB1 b0,1, safe
000a4c fd60
000a4d 940e 0e69                 	CB1 b0,0, games
000a4f fd60
000a50 940e 0e9e                 	CB1 b0,0, trivia
000a52 fd61
000a53 940e 1982                 	CB1 b0,1, lava
000a55 fd62
000a56 940e 1e29                 	CB1 b0,2, dance
                                 
000a58 940c 0a48                 	jmp main_loop
                                 
                                 start:
000a5a 940e 0171
000a5c e5e4
000a5d e0f3
000a5e 940e 051a
000a60 e6e2
000a61 e0f3
000a62 e420
000a63 940e 017d
000a65 940e 051a                 	DISPLAY2 str2, str3
000a67 940e 0113                 	call reset_kpd
000a69 940e 25eb                 	call check_reset
000a6b 2f62                      	mov b0, a0
000a6c 3861                      	cpi b0, 0x81
000a6d f011                      	breq PC+3
000a6e 3862                      	cpi b0, 0x82
000a6f f409                      	brne PC+2
000a70 9508                      	ret
000a71 940c 0a48                 	jmp main_loop
                                 
                                 safe:
000a73 940e 0171
000a75 eee0
000a76 e0f4
000a77 940e 051a                 	DISPLAY1 str6
000a79 e000
000a7a 2e90                      	_LDI c1, 0
000a7b e420
000a7c 940e 017d                 	CA LCD_pos, $40
000a7e e40f
000a7f 2e40
000a80 e001
000a81 2e50
000a82 940e 0522                 	PRINTF LCD
000a84 2020
000a85 2020
000a86 2020
000a87 2a2a
000a88 2a2a
000a89 2020
000a8a 2020
000a8b 2020
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(166): warning: .cseg .db misalignment - padding zero byte
000a8c 0000                      .db	"      ****      ",0
000a8d 940e 0113                 	call reset_kpd
000a8f 940e 25eb                 	call check_reset
000a91 94e8
000a92 e1ec
000a93 e0f4
000a94 95c8
000a95 1520
000a96 f409
000a97 9468                      	COMPARE clue1answer, a0
000a98 f40e                      	brtc PC+2
000a99 9493                      	inc c1
000a9a e420
000a9b 940e 017d                 	CA LCD_pos, $40
000a9d e40f
000a9e 2e40
000a9f e001
000aa0 2e50
000aa1 940e 0522                 	PRINTF LCD
000aa3 2020
000aa4 2020
000aa5 2020
000aa6 1685
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(174): warning: .cseg .db misalignment - padding zero byte
000aa7 0000                      .db	"      ",FSTR,b,0
000aa8 e427
000aa9 940e 017d                 	CA LCD_pos, $47 
000aab 940e 0113                 	call reset_kpd
000aad 940e 25eb                 	call check_reset
000aaf 94e8
000ab0 e4e2
000ab1 e0f4
000ab2 95c8
000ab3 1520
000ab4 f409
000ab5 9468                      	COMPARE clue2answer, a0
000ab6 f40e                      	brtc PC+2
000ab7 9493                      	inc c1
000ab8 e40f
000ab9 2e40
000aba e001
000abb 2e50
000abc 940e 0522                 	PRINTF LCD
000abe 1685
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(182): warning: .cseg .db misalignment - padding zero byte
000abf 0000                      .db	FSTR,b,0
000ac0 e428
000ac1 940e 017d                 	CA LCD_pos, $48
000ac3 940e 0113                 	call reset_kpd
000ac5 940e 25eb                 	call check_reset
000ac7 94e8
000ac8 e6e8
000ac9 e0f4
000aca 95c8
000acb 1520
000acc f409
000acd 9468                      	COMPARE clue3answer1, a0
000ace f40e                      	brtc PC+2
000acf 9493                      	inc c1
000ad0 e40f
000ad1 2e40
000ad2 e001
000ad3 2e50
000ad4 940e 0522                 	PRINTF LCD
000ad6 1685
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(190): warning: .cseg .db misalignment - padding zero byte
000ad7 0000                      .db	FSTR,b,0
000ad8 e429
000ad9 940e 017d                 	CA LCD_pos, $49
000adb 940e 0113                 	call reset_kpd
000add 940e 25eb                 	call check_reset
000adf 94e8
000ae0 e6ea
000ae1 e0f4
000ae2 95c8
000ae3 1520
000ae4 f409
000ae5 9468                      	COMPARE clue3answer2, a0
000ae6 f40e                      	brtc PC+2
000ae7 9493                      	inc c1
000ae8 e40f
000ae9 2e40
000aea e001
000aeb 2e50
000aec 940e 0522                 	PRINTF LCD
000aee 1685
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(198): warning: .cseg .db misalignment - padding zero byte
000aef 0000                      .db	FSTR,b,0
000af0 ee08
000af1 2e30
000af2 e004
000af3 930f
000af4 923f
000af5 e300
000af6 2e30
000af7 e006
000af8 943a
000af9 f7f1
000afa 943a
000afb 950a
000afc f7d9
000afd 903f
000afe 910f
000aff 943a
000b00 f791
000b01 950a
000b02 f781                      	WAIT_MS 1000
000b03 e004
000b04 1690                      	_CPI c1, 4
000b05 f0f9                      	breq correctpass
                                 incorrectpass:
000b06 940e 0171
000b08 e0e2
000b09 e0f5
000b0a 940e 051a
000b0c e1e4
000b0d e0f5
000b0e e420
000b0f 940e 017d
000b11 940e 051a                 	DISPLAY2 strpassincorr, strpassincorrbis
000b13 ea22
000b14 ef6a
000b15 940e 0631
000b17 ea2b
000b18 ef6a
000b19 940e 0631
000b1b eb26
000b1c ef6a
000b1d 940e 0631
000b1f ec21
000b20 ef6f
000b21 940e 0631                 	LOSER_SONG
000b23 940c 0a48                 	jmp main_loop
                                 correctpass:
000b25 940e 0171
000b27 efe0
000b28 e0f4
000b29 940e 051a                 	DISPLAY1 strpasscorr
000b2b e428
000b2c e461
000b2d 940e 0631
000b2f e004
000b30 2e30
000b31 e001
000b32 930f
000b33 923f
000b34 e300
000b35 2e30
000b36 e006
000b37 943a
000b38 f7f1
000b39 943a
000b3a 950a
000b3b f7d9
000b3c 903f
000b3d 910f
000b3e 943a
000b3f f791
000b40 950a
000b41 f781
000b42 e428
000b43 e461
000b44 940e 0631
000b46 e004
000b47 2e30
000b48 e001
000b49 930f
000b4a 923f
000b4b e300
000b4c 2e30
000b4d e006
000b4e 943a
000b4f f7f1
000b50 943a
000b51 950a
000b52 f7d9
000b53 903f
000b54 910f
000b55 943a
000b56 f791
000b57 950a
000b58 f781
000b59 e428
000b5a e461
000b5b 940e 0631
000b5d e004
000b5e 2e30
000b5f e001
000b60 930f
000b61 923f
000b62 e300
000b63 2e30
000b64 e006
000b65 943a
000b66 f7f1
000b67 943a
000b68 950a
000b69 f7d9
000b6a 903f
000b6b 910f
000b6c 943a
000b6d f791
000b6e 950a
000b6f f781
000b70 e326
000b71 ec68
000b72 940e 0631
000b74 e302
000b75 2e30
000b76 e001
000b77 930f
000b78 923f
000b79 e300
000b7a 2e30
000b7b e006
000b7c 943a
000b7d f7f1
000b7e 943a
000b7f 950a
000b80 f7d9
000b81 903f
000b82 910f
000b83 943a
000b84 f791
000b85 950a
000b86 f781
000b87 e22a
000b88 e966
000b89 940e 0631
000b8b e302
000b8c 2e30
000b8d e001
000b8e 930f
000b8f 923f
000b90 e300
000b91 2e30
000b92 e006
000b93 943a
000b94 f7f1
000b95 943a
000b96 950a
000b97 f7d9
000b98 903f
000b99 910f
000b9a 943a
000b9b f791
000b9c 950a
000b9d f781
000b9e e428
000b9f e461
000ba0 940e 0631
000ba2 e004
000ba3 2e30
000ba4 e001
000ba5 930f
000ba6 923f
000ba7 e300
000ba8 2e30
000ba9 e006
000baa 943a
000bab f7f1
000bac 943a
000bad 950a
000bae f7d9
000baf 903f
000bb0 910f
000bb1 943a
000bb2 f791
000bb3 950a
000bb4 f781
000bb5 e428
000bb6 e461
000bb7 940e 0631
000bb9 e004
000bba 2e30
000bbb e001
000bbc 930f
000bbd 923f
000bbe e300
000bbf 2e30
000bc0 e006
000bc1 943a
000bc2 f7f1
000bc3 943a
000bc4 950a
000bc5 f7d9
000bc6 903f
000bc7 910f
000bc8 943a
000bc9 f791
000bca 950a
000bcb f781
000bcc e428
000bcd e461
000bce 940e 0631
000bd0 e004
000bd1 2e30
000bd2 e001
000bd3 930f
000bd4 923f
000bd5 e300
000bd6 2e30
000bd7 e006
000bd8 943a
000bd9 f7f1
000bda 943a
000bdb 950a
000bdc f7d9
000bdd 903f
000bde 910f
000bdf 943a
000be0 f791
000be1 950a
000be2 f781
000be3 e326
000be4 ec68
000be5 940e 0631
000be7 e302
000be8 2e30
000be9 e001
000bea 930f
000beb 923f
000bec e300
000bed 2e30
000bee e006
000bef 943a
000bf0 f7f1
000bf1 943a
000bf2 950a
000bf3 f7d9
000bf4 903f
000bf5 910f
000bf6 943a
000bf7 f791
000bf8 950a
000bf9 f781
000bfa e22a
000bfb e966
000bfc 940e 0631
000bfe e302
000bff 2e30
000c00 e001
000c01 930f
000c02 923f
000c03 e300
000c04 2e30
000c05 e006
000c06 943a
000c07 f7f1
000c08 943a
000c09 950a
000c0a f7d9
000c0b 903f
000c0c 910f
000c0d 943a
000c0e f791
000c0f 950a
000c10 f781
000c11 e326
000c12 e461
000c13 940e 0631
000c15 e004
000c16 2e30
000c17 e001
000c18 930f
000c19 923f
000c1a e300
000c1b 2e30
000c1c e006
000c1d 943a
000c1e f7f1
000c1f 943a
000c20 950a
000c21 f7d9
000c22 903f
000c23 910f
000c24 943a
000c25 f791
000c26 950a
000c27 f781
000c28 e326
000c29 e461
000c2a 940e 0631
000c2c e004
000c2d 2e30
000c2e e001
000c2f 930f
000c30 923f
000c31 e300
000c32 2e30
000c33 e006
000c34 943a
000c35 f7f1
000c36 943a
000c37 950a
000c38 f7d9
000c39 903f
000c3a 910f
000c3b 943a
000c3c f791
000c3d 950a
000c3e f781
000c3f e329
000c40 e461
000c41 940e 0631
000c43 e004
000c44 2e30
000c45 e001
000c46 930f
000c47 923f
000c48 e300
000c49 2e30
000c4a e006
000c4b 943a
000c4c f7f1
000c4d 943a
000c4e 950a
000c4f f7d9
000c50 903f
000c51 910f
000c52 943a
000c53 f791
000c54 950a
000c55 f781
000c56 e329
000c57 e461
000c58 940e 0631
000c5a e004
000c5b 2e30
000c5c e001
000c5d 930f
000c5e 923f
000c5f e300
000c60 2e30
000c61 e006
000c62 943a
000c63 f7f1
000c64 943a
000c65 950a
000c66 f7d9
000c67 903f
000c68 910f
000c69 943a
000c6a f791
000c6b 950a
000c6c f781
000c6d e420
000c6e e461
000c6f 940e 0631
000c71 e004
000c72 2e30
000c73 e001
000c74 930f
000c75 923f
000c76 e300
000c77 2e30
000c78 e006
000c79 943a
000c7a f7f1
000c7b 943a
000c7c 950a
000c7d f7d9
000c7e 903f
000c7f 910f
000c80 943a
000c81 f791
000c82 950a
000c83 f781
000c84 e420
000c85 e461
000c86 940e 0631
000c88 e004
000c89 2e30
000c8a e001
000c8b 930f
000c8c 923f
000c8d e300
000c8e 2e30
000c8f e006
000c90 943a
000c91 f7f1
000c92 943a
000c93 950a
000c94 f7d9
000c95 903f
000c96 910f
000c97 943a
000c98 f791
000c99 950a
000c9a f781
000c9b e428
000c9c e966
000c9d 940e 0631
000c9f e302
000ca0 2e30
000ca1 e001
000ca2 930f
000ca3 923f
000ca4 e300
000ca5 2e30
000ca6 e006
000ca7 943a
000ca8 f7f1
000ca9 943a
000caa 950a
000cab f7d9
000cac 903f
000cad 910f
000cae 943a
000caf f791
000cb0 950a
000cb1 f781
000cb2 e428
000cb3 e461
000cb4 940e 0631
000cb6 e004
000cb7 2e30
000cb8 e001
000cb9 930f
000cba 923f
000cbb e300
000cbc 2e30
000cbd e006
000cbe 943a
000cbf f7f1
000cc0 943a
000cc1 950a
000cc2 f7d9
000cc3 903f
000cc4 910f
000cc5 943a
000cc6 f791
000cc7 950a
000cc8 f781
000cc9 e428
000cca e461
000ccb 940e 0631
000ccd e004
000cce 2e30
000ccf e001
000cd0 930f
000cd1 923f
000cd2 e300
000cd3 2e30
000cd4 e006
000cd5 943a
000cd6 f7f1
000cd7 943a
000cd8 950a
000cd9 f7d9
000cda 903f
000cdb 910f
000cdc 943a
000cdd f791
000cde 950a
000cdf f781
000ce0 e428
000ce1 e461
000ce2 940e 0631
000ce4 e004
000ce5 2e30
000ce6 e001
000ce7 930f
000ce8 923f
000ce9 e300
000cea 2e30
000ceb e006
000cec 943a
000ced f7f1
000cee 943a
000cef 950a
000cf0 f7d9
000cf1 903f
000cf2 910f
000cf3 943a
000cf4 f791
000cf5 950a
000cf6 f781
000cf7 e329
000cf8 ec68
000cf9 940e 0631
000cfb e302
000cfc 2e30
000cfd e001
000cfe 930f
000cff 923f
000d00 e300
000d01 2e30
000d02 e006
000d03 943a
000d04 f7f1
000d05 943a
000d06 950a
000d07 f7d9
000d08 903f
000d09 910f
000d0a 943a
000d0b f791
000d0c 950a
000d0d f781
000d0e e320
000d0f e966
000d10 940e 0631
000d12 e302
000d13 2e30
000d14 e001
000d15 930f
000d16 923f
000d17 e300
000d18 2e30
000d19 e006
000d1a 943a
000d1b f7f1
000d1c 943a
000d1d 950a
000d1e f7d9
000d1f 903f
000d20 910f
000d21 943a
000d22 f791
000d23 950a
000d24 f781
000d25 e428
000d26 e461
000d27 940e 0631
000d29 e004
000d2a 2e30
000d2b e001
000d2c 930f
000d2d 923f
000d2e e300
000d2f 2e30
000d30 e006
000d31 943a
000d32 f7f1
000d33 943a
000d34 950a
000d35 f7d9
000d36 903f
000d37 910f
000d38 943a
000d39 f791
000d3a 950a
000d3b f781
000d3c e428
000d3d e461
000d3e 940e 0631
000d40 e004
000d41 2e30
000d42 e001
000d43 930f
000d44 923f
000d45 e300
000d46 2e30
000d47 e006
000d48 943a
000d49 f7f1
000d4a 943a
000d4b 950a
000d4c f7d9
000d4d 903f
000d4e 910f
000d4f 943a
000d50 f791
000d51 950a
000d52 f781
000d53 e428
000d54 e461
000d55 940e 0631
000d57 e004
000d58 2e30
000d59 e001
000d5a 930f
000d5b 923f
000d5c e300
000d5d 2e30
000d5e e006
000d5f 943a
000d60 f7f1
000d61 943a
000d62 950a
000d63 f7d9
000d64 903f
000d65 910f
000d66 943a
000d67 f791
000d68 950a
000d69 f781
000d6a e329
000d6b ec68
000d6c 940e 0631
000d6e e302
000d6f 2e30
000d70 e001
000d71 930f
000d72 923f
000d73 e300
000d74 2e30
000d75 e006
000d76 943a
000d77 f7f1
000d78 943a
000d79 950a
000d7a f7d9
000d7b 903f
000d7c 910f
000d7d 943a
000d7e f791
000d7f 950a
000d80 f781
000d81 e320
000d82 e966
000d83 940e 0631
000d85 e302
000d86 2e30
000d87 e001
000d88 930f
000d89 923f
000d8a e300
000d8b 2e30
000d8c e006
000d8d 943a
000d8e f7f1
000d8f 943a
000d90 950a
000d91 f7d9
000d92 903f
000d93 910f
000d94 943a
000d95 f791
000d96 950a
000d97 f781
000d98 e224
000d99 e461
000d9a 940e 0631
000d9c e004
000d9d 2e30
000d9e e001
000d9f 930f
000da0 923f
000da1 e300
000da2 2e30
000da3 e006
000da4 943a
000da5 f7f1
000da6 943a
000da7 950a
000da8 f7d9
000da9 903f
000daa 910f
000dab 943a
000dac f791
000dad 950a
000dae f781
000daf e224
000db0 e461
000db1 940e 0631
000db3 e004
000db4 2e30
000db5 e001
000db6 930f
000db7 923f
000db8 e300
000db9 2e30
000dba e006
000dbb 943a
000dbc f7f1
000dbd 943a
000dbe 950a
000dbf f7d9
000dc0 903f
000dc1 910f
000dc2 943a
000dc3 f791
000dc4 950a
000dc5 f781
000dc6 e228
000dc7 e461
000dc8 940e 0631
000dca e004
000dcb 2e30
000dcc e001
000dcd 930f
000dce 923f
000dcf e300
000dd0 2e30
000dd1 e006
000dd2 943a
000dd3 f7f1
000dd4 943a
000dd5 950a
000dd6 f7d9
000dd7 903f
000dd8 910f
000dd9 943a
000dda f791
000ddb 950a
000ddc f781
000ddd e228
000dde e461
000ddf 940e 0631
000de1 e004
000de2 2e30
000de3 e001
000de4 930f
000de5 923f
000de6 e300
000de7 2e30
000de8 e006
000de9 943a
000dea f7f1
000deb 943a
000dec 950a
000ded f7d9
000dee 903f
000def 910f
000df0 943a
000df1 f791
000df2 950a
000df3 f781
000df4 e22a
000df5 e461
000df6 940e 0631
000df8 e004
000df9 2e30
000dfa e001
000dfb 930f
000dfc 923f
000dfd e300
000dfe 2e30
000dff e006
000e00 943a
000e01 f7f1
000e02 943a
000e03 950a
000e04 f7d9
000e05 903f
000e06 910f
000e07 943a
000e08 f791
000e09 950a
000e0a f781
000e0b e22a
000e0c e461
000e0d 940e 0631
000e0f e004
000e10 2e30
000e11 e001
000e12 930f
000e13 923f
000e14 e300
000e15 2e30
000e16 e006
000e17 943a
000e18 f7f1
000e19 943a
000e1a 950a
000e1b f7d9
000e1c 903f
000e1d 910f
000e1e 943a
000e1f f791
000e20 950a
000e21 f781
000e22 e320
000e23 e461
000e24 940e 0631
000e26 e004
000e27 2e30
000e28 e001
000e29 930f
000e2a 923f
000e2b e300
000e2c 2e30
000e2d e006
000e2e 943a
000e2f f7f1
000e30 943a
000e31 950a
000e32 f7d9
000e33 903f
000e34 910f
000e35 943a
000e36 f791
000e37 950a
000e38 f781
000e39 e320
000e3a e461
000e3b 940e 0631
000e3d e004
000e3e 2e30
000e3f e001
000e40 930f
000e41 923f
000e42 e300
000e43 2e30
000e44 e006
000e45 943a
000e46 f7f1
000e47 943a
000e48 950a
000e49 f7d9
000e4a 903f
000e4b 910f
000e4c 943a
000e4d f791
000e4e 950a
000e4f f781
000e50 e326
000e51 e966
000e52 940e 0631
000e54 e302
000e55 2e30
000e56 e001
000e57 930f
000e58 923f
000e59 e300
000e5a 2e30
000e5b e006
000e5c 943a
000e5d f7f1
000e5e 943a
000e5f 950a
000e60 f7d9
000e61 903f
000e62 910f
000e63 943a
000e64 f791
000e65 950a
000e66 f781                      	VICTORY_SONG
000e67 940c 25a9                 	jmp end
                                 
                                 games:
                                 page1:
000e69 940e 0171
000e6b ebe2
000e6c e0f4
000e6d 940e 051a
000e6f ece2
000e70 e0f4
000e71 e420
000e72 940e 017d
000e74 940e 051a                 	DISPLAY2 strgame1, strgame2
000e76 940e 0113                 	call reset_kpd
000e78 940e 25eb                 	call check_reset
000e7a 2f62                      	mov b0, a0
000e7b 3861                      	cpi b0, 0x81 ; A
000e7c f409                      	brne PC+2
000e7d 9508                      	ret
000e7e 3862                      	cpi b0, 0x82 ; B
000e7f f409                      	brne PC+2
000e80 9508                      	ret
000e81 3864                      	cpi b0, 0x84 ; C
000e82 f409                      	brne PC+2
000e83 9508                      	ret
000e84 3468                      	cpi b0, 0x48 ; check if # key pressed
000e85 f719                      	brne page1
                                 page2:
000e86 940e 0171
000e88 ede0
000e89 e0f4
000e8a 940e 051a                 	DISPLAY1 strgame3
000e8c 940e 0113                 	call reset_kpd
000e8e 940e 25eb                 	call check_reset
000e90 2f62                      	mov b0, a0
000e91 3861                      	cpi b0, 0x81 ; A
000e92 f409                      	brne PC+2
000e93 9508                      	ret
000e94 3862                      	cpi b0, 0x82 ; B
000e95 f409                      	brne PC+2
000e96 9508                      	ret
000e97 3864                      	cpi b0, 0x84 ; C
000e98 f409                      	brne PC+2
000e99 9508                      	ret
000e9a 3468                      	cpi b0, 0x48 ; check if # key pressed
000e9b f751                      	brne page2
000e9c 940c 0e69                 	jmp games
                                 
                                 
                                 trivia:
000e9e 940e 0171
000ea0 e7e0
000ea1 e0f3
000ea2 940e 051a
000ea4 e8e2
000ea5 e0f3
000ea6 e420
000ea7 940e 017d
000ea9 940e 051a                 	DISPLAY2 strwelcome, strivia
000eab ed00
000eac 2e30
000ead e008
000eae 930f
000eaf 923f
000eb0 e300
000eb1 2e30
000eb2 e006
000eb3 943a
000eb4 f7f1
000eb5 943a
000eb6 950a
000eb7 f7d9
000eb8 903f
000eb9 910f
000eba 943a
000ebb f791
000ebc 950a
000ebd f781                      	WAIT_MS 2000
000ebe 940e 0171
000ec0 ece8
000ec1 e0f3
000ec2 940e 051a
000ec4 ede8
000ec5 e0f3
000ec6 e420
000ec7 940e 017d
000ec9 940e 051a                 	DISPLAY2 strivia2, strivia3
000ecb ed00
000ecc 2e30
000ecd e008
000ece 930f
000ecf 923f
000ed0 e300
000ed1 2e30
000ed2 e006
000ed3 943a
000ed4 f7f1
000ed5 943a
000ed6 950a
000ed7 f7d9
000ed8 903f
000ed9 910f
000eda 943a
000edb f791
000edc 950a
000edd f781                      	WAIT_MS 2000
000ede e000
000edf 2e90                      	_LDI c1, 0x00
000ee0 940e 0171
000ee2 e7e0
000ee3 e0f5
000ee4 940e 051a
000ee6 e7ee
000ee7 e0f5
000ee8 e420
000ee9 940e 017d
000eeb 940e 051a
000eed 940e 0113
000eef 940e 25eb
000ef1 2f62
000ef2 7820
000ef3 f009
000ef4 940c 0f2a
000ef6 3468
000ef7 f741
000ef8 940e 0171
000efa e9e0
000efb e0f5
000efc 940e 051a
000efe eae2
000eff e0f5
000f00 e420
000f01 940e 017d
000f03 940e 051a
000f05 940e 0113
000f07 940e 25eb
000f09 2f62
000f0a 7820
000f0b f009
000f0c 940c 0f2a
000f0e 3468
000f0f f741
000f10 940e 0171
000f12 ebe4
000f13 e0f5
000f14 940e 051a
000f16 ece2
000f17 e0f5
000f18 e420
000f19 940e 017d
000f1b 940e 051a
000f1d 940e 0113
000f1f 940e 25eb
000f21 2f62
000f22 7820
000f23 f009
000f24 940c 0f2a
000f26 3468
000f27 f741
000f28 940c 0ee0                 	QUESTION striviaQ1, striviaQ12, strivia1A, strivia1B, strivia1C, strivia1D
000f2a 94e8
000f2b ede0
000f2c e0f5
000f2d 95c8
000f2e 1560
000f2f f409
000f30 9468                      	COMPARE answer1, b0
000f31 f40e                      	brtc PC+2
000f32 9493                      	inc c1
000f33 940e 015b
000f35 f00e
000f36 940c 0f62
000f38 940e 0171
000f3a ebe6
000f3b e0f3
000f3c 940e 051a
000f3e ef04
000f3f 2e30
000f40 e002
000f41 930f
000f42 923f
000f43 e300
000f44 2e30
000f45 e006
000f46 943a
000f47 f7f1
000f48 943a
000f49 950a
000f4a f7d9
000f4b 903f
000f4c 910f
000f4d 943a
000f4e f791
000f4f 950a
000f50 f781
000f51 e22d
000f52 e46b
000f53 940e 0631
000f55 e329
000f56 e46b
000f57 940e 0631
000f59 e22d
000f5a e46b
000f5b 940e 0631
000f5d e329
000f5e 940e 0631
000f60 940c 0f82
000f62 940e 0171
000f64 ece0
000f65 e0f3
000f66 940e 051a
000f68 ef04
000f69 2e30
000f6a e002
000f6b 930f
000f6c 923f
000f6d e300
000f6e 2e30
000f6f e006
000f70 943a
000f71 f7f1
000f72 943a
000f73 950a
000f74 f7d9
000f75 903f
000f76 910f
000f77 943a
000f78 f791
000f79 950a
000f7a f781
000f7b ec21
000f7c e16e
000f7d 940e 0631
000f7f ec21
000f80 940e 0631
000f82 1b55
000f83 2744
000f84 2733
000f85 2722
000f86 2d29
000f87 e40f
000f88 2e40
000f89 e001
000f8a 2e50
000f8b 940e 0522
000f8d 6353
000f8e 726f
000f8f 3a65
000f90 12c0
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\macros.asm(125): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(257): macro 'PRINT_SCORE' called here
000f91 0000                      	PRINT_SCORE c1
000f92 ed00
000f93 2e30
000f94 e008
000f95 930f
000f96 923f
000f97 e300
000f98 2e30
000f99 e006
000f9a 943a
000f9b f7f1
000f9c 943a
000f9d 950a
000f9e f7d9
000f9f 903f
000fa0 910f
000fa1 943a
000fa2 f791
000fa3 950a
000fa4 f781                      	WAIT_MS 2000
000fa5 940e 0171
000fa7 ede2
000fa8 e0f5
000fa9 940e 051a
000fab edec
000fac e0f5
000fad e420
000fae 940e 017d
000fb0 940e 051a
000fb2 940e 0113
000fb4 940e 25eb
000fb6 2f62
000fb7 7820
000fb8 f009
000fb9 940c 0fef
000fbb 3468
000fbc f741
000fbd 940e 0171
000fbf eee6
000fc0 e0f5
000fc1 940e 051a
000fc3 efe6
000fc4 e0f5
000fc5 e420
000fc6 940e 017d
000fc8 940e 051a
000fca 940e 0113
000fcc 940e 25eb
000fce 2f62
000fcf 7820
000fd0 f009
000fd1 940c 0fef
000fd3 3468
000fd4 f741
000fd5 940e 0171
000fd7 e0e4
000fd8 e0f6
000fd9 940e 051a
000fdb e1e6
000fdc e0f6
000fdd e420
000fde 940e 017d
000fe0 940e 051a
000fe2 940e 0113
000fe4 940e 25eb
000fe6 2f62
000fe7 7820
000fe8 f009
000fe9 940c 0fef
000feb 3468
000fec f741
000fed 940c 0fa5                 	QUESTION striviaQ2, striviaQ22, strivia2A, strivia2B, strivia2C, strivia2D
000fef 94e8
000ff0 e2e6
000ff1 e0f6
000ff2 95c8
000ff3 1560
000ff4 f409
000ff5 9468                      	COMPARE answer2, b0
000ff6 f40e                      	brtc PC+2
000ff7 9493                      	inc c1
000ff8 940e 015b
000ffa f00e
000ffb 940c 1027
000ffd 940e 0171
000fff ebe6
001000 e0f3
001001 940e 051a
001003 ef04
001004 2e30
001005 e002
001006 930f
001007 923f
001008 e300
001009 2e30
00100a e006
00100b 943a
00100c f7f1
00100d 943a
00100e 950a
00100f f7d9
001010 903f
001011 910f
001012 943a
001013 f791
001014 950a
001015 f781
001016 e22d
001017 e46b
001018 940e 0631
00101a e329
00101b e46b
00101c 940e 0631
00101e e22d
00101f e46b
001020 940e 0631
001022 e329
001023 940e 0631
001025 940c 1047
001027 940e 0171
001029 ece0
00102a e0f3
00102b 940e 051a
00102d ef04
00102e 2e30
00102f e002
001030 930f
001031 923f
001032 e300
001033 2e30
001034 e006
001035 943a
001036 f7f1
001037 943a
001038 950a
001039 f7d9
00103a 903f
00103b 910f
00103c 943a
00103d f791
00103e 950a
00103f f781
001040 ec21
001041 e16e
001042 940e 0631
001044 ec21
001045 940e 0631
001047 1b55
001048 2744
001049 2733
00104a 2722
00104b 2d29
00104c e40f
00104d 2e40
00104e e001
00104f 2e50
001050 940e 0522
001052 6353
001053 726f
001054 3a65
001055 12c0
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\macros.asm(125): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(263): macro 'PRINT_SCORE' called here
001056 0000                      	PRINT_SCORE c1
001057 ed00
001058 2e30
001059 e008
00105a 930f
00105b 923f
00105c e300
00105d 2e30
00105e e006
00105f 943a
001060 f7f1
001061 943a
001062 950a
001063 f7d9
001064 903f
001065 910f
001066 943a
001067 f791
001068 950a
001069 f781                      	WAIT_MS 2000
00106a 940e 0171
00106c e2e8
00106d e0f6
00106e 940e 051a
001070 e3ea
001071 e0f6
001072 e420
001073 940e 017d
001075 940e 051a
001077 940e 0113
001079 940e 25eb
00107b 2f62
00107c 7820
00107d f009
00107e 940c 10b4
001080 3468
001081 f741
001082 940e 0171
001084 e4e6
001085 e0f6
001086 940e 051a
001088 e5e8
001089 e0f6
00108a e420
00108b 940e 017d
00108d 940e 051a
00108f 940e 0113
001091 940e 25eb
001093 2f62
001094 7820
001095 f009
001096 940c 10b4
001098 3468
001099 f741
00109a 940e 0171
00109c e6e8
00109d e0f6
00109e 940e 051a
0010a0 e7e4
0010a1 e0f6
0010a2 e420
0010a3 940e 017d
0010a5 940e 051a
0010a7 940e 0113
0010a9 940e 25eb
0010ab 2f62
0010ac 7820
0010ad f009
0010ae 940c 10b4
0010b0 3468
0010b1 f741
0010b2 940c 106a                 	QUESTION striviaQ3, striviaQ32, strivia3A, strivia3B, strivia3C, strivia3D
0010b4 94e8
0010b5 e8e2
0010b6 e0f6
0010b7 95c8
0010b8 1560
0010b9 f409
0010ba 9468                      	COMPARE answer3, b0
0010bb f40e                      	brtc PC+2
0010bc 9493                      	inc c1
0010bd 940e 015b
0010bf f00e
0010c0 940c 10ec
0010c2 940e 0171
0010c4 ebe6
0010c5 e0f3
0010c6 940e 051a
0010c8 ef04
0010c9 2e30
0010ca e002
0010cb 930f
0010cc 923f
0010cd e300
0010ce 2e30
0010cf e006
0010d0 943a
0010d1 f7f1
0010d2 943a
0010d3 950a
0010d4 f7d9
0010d5 903f
0010d6 910f
0010d7 943a
0010d8 f791
0010d9 950a
0010da f781
0010db e22d
0010dc e46b
0010dd 940e 0631
0010df e329
0010e0 e46b
0010e1 940e 0631
0010e3 e22d
0010e4 e46b
0010e5 940e 0631
0010e7 e329
0010e8 940e 0631
0010ea 940c 110c
0010ec 940e 0171
0010ee ece0
0010ef e0f3
0010f0 940e 051a
0010f2 ef04
0010f3 2e30
0010f4 e002
0010f5 930f
0010f6 923f
0010f7 e300
0010f8 2e30
0010f9 e006
0010fa 943a
0010fb f7f1
0010fc 943a
0010fd 950a
0010fe f7d9
0010ff 903f
001100 910f
001101 943a
001102 f791
001103 950a
001104 f781
001105 ec21
001106 e16e
001107 940e 0631
001109 ec21
00110a 940e 0631
00110c 1b55
00110d 2744
00110e 2733
00110f 2722
001110 2d29
001111 e40f
001112 2e40
001113 e001
001114 2e50
001115 940e 0522
001117 6353
001118 726f
001119 3a65
00111a 12c0
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\macros.asm(125): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(269): macro 'PRINT_SCORE' called here
00111b 0000                      	PRINT_SCORE c1
00111c ed00
00111d 2e30
00111e e008
00111f 930f
001120 923f
001121 e300
001122 2e30
001123 e006
001124 943a
001125 f7f1
001126 943a
001127 950a
001128 f7d9
001129 903f
00112a 910f
00112b 943a
00112c f791
00112d 950a
00112e f781                      	WAIT_MS 2000
00112f 940e 0171
001131 e8e4
001132 e0f6
001133 940e 051a
001135 e9e4
001136 e0f6
001137 e420
001138 940e 017d
00113a 940e 051a
00113c 940e 0113
00113e 940e 25eb
001140 2f62
001141 7820
001142 f009
001143 940c 1179
001145 3468
001146 f741
001147 940e 0171
001149 eae2
00114a e0f6
00114b 940e 051a
00114d ebe4
00114e e0f6
00114f e420
001150 940e 017d
001152 940e 051a
001154 940e 0113
001156 940e 25eb
001158 2f62
001159 7820
00115a f009
00115b 940c 1179
00115d 3468
00115e f741
00115f 940e 0171
001161 ece2
001162 e0f6
001163 940e 051a
001165 ecee
001166 e0f6
001167 e420
001168 940e 017d
00116a 940e 051a
00116c 940e 0113
00116e 940e 25eb
001170 2f62
001171 7820
001172 f009
001173 940c 1179
001175 3468
001176 f741
001177 940c 112f                 	QUESTION striviaQ4, striviaQ42, strivia4A, strivia4B, strivia4C, strivia4D
001179 94e8
00117a edec
00117b e0f6
00117c 95c8
00117d 1560
00117e f409
00117f 9468                      	COMPARE answer4, b0
001180 f40e                      	brtc PC+2
001181 9493                      	inc c1
001182 940e 015b
001184 f00e
001185 940c 11b1
001187 940e 0171
001189 ebe6
00118a e0f3
00118b 940e 051a
00118d ef04
00118e 2e30
00118f e002
001190 930f
001191 923f
001192 e300
001193 2e30
001194 e006
001195 943a
001196 f7f1
001197 943a
001198 950a
001199 f7d9
00119a 903f
00119b 910f
00119c 943a
00119d f791
00119e 950a
00119f f781
0011a0 e22d
0011a1 e46b
0011a2 940e 0631
0011a4 e329
0011a5 e46b
0011a6 940e 0631
0011a8 e22d
0011a9 e46b
0011aa 940e 0631
0011ac e329
0011ad 940e 0631
0011af 940c 11d1
0011b1 940e 0171
0011b3 ece0
0011b4 e0f3
0011b5 940e 051a
0011b7 ef04
0011b8 2e30
0011b9 e002
0011ba 930f
0011bb 923f
0011bc e300
0011bd 2e30
0011be e006
0011bf 943a
0011c0 f7f1
0011c1 943a
0011c2 950a
0011c3 f7d9
0011c4 903f
0011c5 910f
0011c6 943a
0011c7 f791
0011c8 950a
0011c9 f781
0011ca ec21
0011cb e16e
0011cc 940e 0631
0011ce ec21
0011cf 940e 0631
0011d1 1b55
0011d2 2744
0011d3 2733
0011d4 2722
0011d5 2d29
0011d6 e40f
0011d7 2e40
0011d8 e001
0011d9 2e50
0011da 940e 0522
0011dc 6353
0011dd 726f
0011de 3a65
0011df 12c0
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\macros.asm(125): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(275): macro 'PRINT_SCORE' called here
0011e0 0000                      	PRINT_SCORE c1
0011e1 ed00
0011e2 2e30
0011e3 e008
0011e4 930f
0011e5 923f
0011e6 e300
0011e7 2e30
0011e8 e006
0011e9 943a
0011ea f7f1
0011eb 943a
0011ec 950a
0011ed f7d9
0011ee 903f
0011ef 910f
0011f0 943a
0011f1 f791
0011f2 950a
0011f3 f781                      	WAIT_MS 2000
0011f4 940e 0171
0011f6 edee
0011f7 e0f6
0011f8 940e 051a
0011fa eeea
0011fb e0f6
0011fc e420
0011fd 940e 017d
0011ff 940e 051a
001201 940e 0113
001203 940e 25eb
001205 2f62
001206 7820
001207 f009
001208 940c 123e
00120a 3468
00120b f741
00120c 940e 0171
00120e efe4
00120f e0f6
001210 940e 051a
001212 e0e6
001213 e0f7
001214 e420
001215 940e 017d
001217 940e 051a
001219 940e 0113
00121b 940e 25eb
00121d 2f62
00121e 7820
00121f f009
001220 940c 123e
001222 3468
001223 f741
001224 940e 0171
001226 e1e4
001227 e0f7
001228 940e 051a
00122a e1ee
00122b e0f7
00122c e420
00122d 940e 017d
00122f 940e 051a
001231 940e 0113
001233 940e 25eb
001235 2f62
001236 7820
001237 f009
001238 940c 123e
00123a 3468
00123b f741
00123c 940c 11f4                 	QUESTION striviaQ5, striviaQ52, strivia5A, strivia5B, strivia5C, strivia5D
00123e 94e8
00123f e2e6
001240 e0f7
001241 95c8
001242 1560
001243 f409
001244 9468                      	COMPARE answer5, b0
001245 f40e                      	brtc PC+2
001246 9493                      	inc c1
001247 940e 015b
001249 f00e
00124a 940c 1276
00124c 940e 0171
00124e ebe6
00124f e0f3
001250 940e 051a
001252 ef04
001253 2e30
001254 e002
001255 930f
001256 923f
001257 e300
001258 2e30
001259 e006
00125a 943a
00125b f7f1
00125c 943a
00125d 950a
00125e f7d9
00125f 903f
001260 910f
001261 943a
001262 f791
001263 950a
001264 f781
001265 e22d
001266 e46b
001267 940e 0631
001269 e329
00126a e46b
00126b 940e 0631
00126d e22d
00126e e46b
00126f 940e 0631
001271 e329
001272 940e 0631
001274 940c 1296
001276 940e 0171
001278 ece0
001279 e0f3
00127a 940e 051a
00127c ef04
00127d 2e30
00127e e002
00127f 930f
001280 923f
001281 e300
001282 2e30
001283 e006
001284 943a
001285 f7f1
001286 943a
001287 950a
001288 f7d9
001289 903f
00128a 910f
00128b 943a
00128c f791
00128d 950a
00128e f781
00128f ec21
001290 e16e
001291 940e 0631
001293 ec21
001294 940e 0631
001296 1b55
001297 2744
001298 2733
001299 2722
00129a 2d29
00129b e40f
00129c 2e40
00129d e001
00129e 2e50
00129f 940e 0522
0012a1 6353
0012a2 726f
0012a3 3a65
0012a4 12c0
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\macros.asm(125): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(281): macro 'PRINT_SCORE' called here
0012a5 0000                      	PRINT_SCORE c1
0012a6 ed00
0012a7 2e30
0012a8 e008
0012a9 930f
0012aa 923f
0012ab e300
0012ac 2e30
0012ad e006
0012ae 943a
0012af f7f1
0012b0 943a
0012b1 950a
0012b2 f7d9
0012b3 903f
0012b4 910f
0012b5 943a
0012b6 f791
0012b7 950a
0012b8 f781                      	WAIT_MS 2000
0012b9 940e 0171
0012bb e2e8
0012bc e0f7
0012bd 940e 051a
0012bf e3ea
0012c0 e0f7
0012c1 e420
0012c2 940e 017d
0012c4 940e 051a
0012c6 940e 0113
0012c8 940e 25eb
0012ca 2f62
0012cb 7820
0012cc f009
0012cd 940c 1303
0012cf 3468
0012d0 f741
0012d1 940e 0171
0012d3 e4ea
0012d4 e0f7
0012d5 940e 051a
0012d7 e5ec
0012d8 e0f7
0012d9 e420
0012da 940e 017d
0012dc 940e 051a
0012de 940e 0113
0012e0 940e 25eb
0012e2 2f62
0012e3 7820
0012e4 f009
0012e5 940c 1303
0012e7 3468
0012e8 f741
0012e9 940e 0171
0012eb e6ec
0012ec e0f7
0012ed 940e 051a
0012ef e7ea
0012f0 e0f7
0012f1 e420
0012f2 940e 017d
0012f4 940e 051a
0012f6 940e 0113
0012f8 940e 25eb
0012fa 2f62
0012fb 7820
0012fc f009
0012fd 940c 1303
0012ff 3468
001300 f741
001301 940c 12b9                 	QUESTION striviaQ6, striviaQ62, strivia6A, strivia6B, strivia6C, strivia6D
001303 94e8
001304 e8e4
001305 e0f7
001306 95c8
001307 1560
001308 f409
001309 9468                      	COMPARE answer6, b0
00130a f40e                      	brtc PC+2
00130b 9493                      	inc c1
00130c 940e 015b
00130e f00e
00130f 940c 133b
001311 940e 0171
001313 ebe6
001314 e0f3
001315 940e 051a
001317 ef04
001318 2e30
001319 e002
00131a 930f
00131b 923f
00131c e300
00131d 2e30
00131e e006
00131f 943a
001320 f7f1
001321 943a
001322 950a
001323 f7d9
001324 903f
001325 910f
001326 943a
001327 f791
001328 950a
001329 f781
00132a e22d
00132b e46b
00132c 940e 0631
00132e e329
00132f e46b
001330 940e 0631
001332 e22d
001333 e46b
001334 940e 0631
001336 e329
001337 940e 0631
001339 940c 135b
00133b 940e 0171
00133d ece0
00133e e0f3
00133f 940e 051a
001341 ef04
001342 2e30
001343 e002
001344 930f
001345 923f
001346 e300
001347 2e30
001348 e006
001349 943a
00134a f7f1
00134b 943a
00134c 950a
00134d f7d9
00134e 903f
00134f 910f
001350 943a
001351 f791
001352 950a
001353 f781
001354 ec21
001355 e16e
001356 940e 0631
001358 ec21
001359 940e 0631
00135b 1b55
00135c 2744
00135d 2733
00135e 2722
00135f 2d29
001360 e40f
001361 2e40
001362 e001
001363 2e50
001364 940e 0522
001366 6353
001367 726f
001368 3a65
001369 12c0
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\macros.asm(125): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(287): macro 'PRINT_SCORE' called here
00136a 0000                      	PRINT_SCORE c1
00136b ed00
00136c 2e30
00136d e008
00136e 930f
00136f 923f
001370 e300
001371 2e30
001372 e006
001373 943a
001374 f7f1
001375 943a
001376 950a
001377 f7d9
001378 903f
001379 910f
00137a 943a
00137b f791
00137c 950a
00137d f781                      	WAIT_MS 2000
00137e 940e 0171
001380 e8e6
001381 e0f7
001382 940e 051a
001384 e9e4
001385 e0f7
001386 e420
001387 940e 017d
001389 940e 051a
00138b 940e 0113
00138d 940e 25eb
00138f 2f62
001390 7820
001391 f009
001392 940c 13c8
001394 3468
001395 f741
001396 940e 0171
001398 eae0
001399 e0f7
00139a 940e 051a
00139c ebe2
00139d e0f7
00139e e420
00139f 940e 017d
0013a1 940e 051a
0013a3 940e 0113
0013a5 940e 25eb
0013a7 2f62
0013a8 7820
0013a9 f009
0013aa 940c 13c8
0013ac 3468
0013ad f741
0013ae 940e 0171
0013b0 ebee
0013b1 e0f7
0013b2 940e 051a
0013b4 ece8
0013b5 e0f7
0013b6 e420
0013b7 940e 017d
0013b9 940e 051a
0013bb 940e 0113
0013bd 940e 25eb
0013bf 2f62
0013c0 7820
0013c1 f009
0013c2 940c 13c8
0013c4 3468
0013c5 f741
0013c6 940c 137e                 	QUESTION striviaQ7, striviaQ72, strivia7A, strivia7B, strivia7C, strivia7D
0013c8 94e8
0013c9 ede2
0013ca e0f7
0013cb 95c8
0013cc 1560
0013cd f409
0013ce 9468                      	COMPARE answer7, b0
0013cf f40e                      	brtc PC+2
0013d0 9493                      	inc c1
0013d1 940e 015b
0013d3 f00e
0013d4 940c 1400
0013d6 940e 0171
0013d8 ebe6
0013d9 e0f3
0013da 940e 051a
0013dc ef04
0013dd 2e30
0013de e002
0013df 930f
0013e0 923f
0013e1 e300
0013e2 2e30
0013e3 e006
0013e4 943a
0013e5 f7f1
0013e6 943a
0013e7 950a
0013e8 f7d9
0013e9 903f
0013ea 910f
0013eb 943a
0013ec f791
0013ed 950a
0013ee f781
0013ef e22d
0013f0 e46b
0013f1 940e 0631
0013f3 e329
0013f4 e46b
0013f5 940e 0631
0013f7 e22d
0013f8 e46b
0013f9 940e 0631
0013fb e329
0013fc 940e 0631
0013fe 940c 1420
001400 940e 0171
001402 ece0
001403 e0f3
001404 940e 051a
001406 ef04
001407 2e30
001408 e002
001409 930f
00140a 923f
00140b e300
00140c 2e30
00140d e006
00140e 943a
00140f f7f1
001410 943a
001411 950a
001412 f7d9
001413 903f
001414 910f
001415 943a
001416 f791
001417 950a
001418 f781
001419 ec21
00141a e16e
00141b 940e 0631
00141d ec21
00141e 940e 0631
001420 1b55
001421 2744
001422 2733
001423 2722
001424 2d29
001425 e40f
001426 2e40
001427 e001
001428 2e50
001429 940e 0522
00142b 6353
00142c 726f
00142d 3a65
00142e 12c0
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\macros.asm(125): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(293): macro 'PRINT_SCORE' called here
00142f 0000                      	PRINT_SCORE c1
001430 ed00
001431 2e30
001432 e008
001433 930f
001434 923f
001435 e300
001436 2e30
001437 e006
001438 943a
001439 f7f1
00143a 943a
00143b 950a
00143c f7d9
00143d 903f
00143e 910f
00143f 943a
001440 f791
001441 950a
001442 f781                      	WAIT_MS 2000
001443 940e 0171
001445 ede4
001446 e0f7
001447 940e 051a
001449 eee6
00144a e0f7
00144b e420
00144c 940e 017d
00144e 940e 051a
001450 940e 0113
001452 940e 25eb
001454 2f62
001455 7820
001456 f009
001457 940c 148d
001459 3468
00145a f741
00145b 940e 0171
00145d efe4
00145e e0f7
00145f 940e 051a
001461 efec
001462 e0f7
001463 e420
001464 940e 017d
001466 940e 051a
001468 940e 0113
00146a 940e 25eb
00146c 2f62
00146d 7820
00146e f009
00146f 940c 148d
001471 3468
001472 f741
001473 940e 0171
001475 e0ea
001476 e0f8
001477 940e 051a
001479 e1e4
00147a e0f8
00147b e420
00147c 940e 017d
00147e 940e 051a
001480 940e 0113
001482 940e 25eb
001484 2f62
001485 7820
001486 f009
001487 940c 148d
001489 3468
00148a f741
00148b 940c 1443                 	QUESTION striviaQ8, striviaQ82, strivia8A, strivia8B, strivia8C, strivia8D
00148d 94e8
00148e e2e6
00148f e0f8
001490 95c8
001491 1560
001492 f409
001493 9468                      	COMPARE answer8, b0
001494 f40e                      	brtc PC+2
001495 9493                      	inc c1
001496 940e 015b
001498 f00e
001499 940c 14c5
00149b 940e 0171
00149d ebe6
00149e e0f3
00149f 940e 051a
0014a1 ef04
0014a2 2e30
0014a3 e002
0014a4 930f
0014a5 923f
0014a6 e300
0014a7 2e30
0014a8 e006
0014a9 943a
0014aa f7f1
0014ab 943a
0014ac 950a
0014ad f7d9
0014ae 903f
0014af 910f
0014b0 943a
0014b1 f791
0014b2 950a
0014b3 f781
0014b4 e22d
0014b5 e46b
0014b6 940e 0631
0014b8 e329
0014b9 e46b
0014ba 940e 0631
0014bc e22d
0014bd e46b
0014be 940e 0631
0014c0 e329
0014c1 940e 0631
0014c3 940c 14e5
0014c5 940e 0171
0014c7 ece0
0014c8 e0f3
0014c9 940e 051a
0014cb ef04
0014cc 2e30
0014cd e002
0014ce 930f
0014cf 923f
0014d0 e300
0014d1 2e30
0014d2 e006
0014d3 943a
0014d4 f7f1
0014d5 943a
0014d6 950a
0014d7 f7d9
0014d8 903f
0014d9 910f
0014da 943a
0014db f791
0014dc 950a
0014dd f781
0014de ec21
0014df e16e
0014e0 940e 0631
0014e2 ec21
0014e3 940e 0631
0014e5 1b55
0014e6 2744
0014e7 2733
0014e8 2722
0014e9 2d29
0014ea e40f
0014eb 2e40
0014ec e001
0014ed 2e50
0014ee 940e 0522
0014f0 6353
0014f1 726f
0014f2 3a65
0014f3 12c0
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\macros.asm(125): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(299): macro 'PRINT_SCORE' called here
0014f4 0000                      	PRINT_SCORE c1
0014f5 ed00
0014f6 2e30
0014f7 e008
0014f8 930f
0014f9 923f
0014fa e300
0014fb 2e30
0014fc e006
0014fd 943a
0014fe f7f1
0014ff 943a
001500 950a
001501 f7d9
001502 903f
001503 910f
001504 943a
001505 f791
001506 950a
001507 f781                      	WAIT_MS 2000
001508 940e 0171
00150a e2e8
00150b e0f8
00150c 940e 051a
00150e e3e8
00150f e0f8
001510 e420
001511 940e 017d
001513 940e 051a
001515 940e 0113
001517 940e 25eb
001519 2f62
00151a 7820
00151b f009
00151c 940c 1552
00151e 3468
00151f f741
001520 940e 0171
001522 e4ea
001523 e0f8
001524 940e 051a
001526 e5ec
001527 e0f8
001528 e420
001529 940e 017d
00152b 940e 051a
00152d 940e 0113
00152f 940e 25eb
001531 2f62
001532 7820
001533 f009
001534 940c 1552
001536 3468
001537 f741
001538 940e 0171
00153a e6ea
00153b e0f8
00153c 940e 051a
00153e e7e2
00153f e0f8
001540 e420
001541 940e 017d
001543 940e 051a
001545 940e 0113
001547 940e 25eb
001549 2f62
00154a 7820
00154b f009
00154c 940c 1552
00154e 3468
00154f f741
001550 940c 1508                 	QUESTION striviaQ9, striviaQ92, strivia9A, strivia9B, strivia9C, strivia9D
001552 94e8
001553 e8e4
001554 e0f8
001555 95c8
001556 1560
001557 f409
001558 9468                      	COMPARE answer9, b0
001559 f40e                      	brtc PC+2
00155a 9493                      	inc c1
00155b 940e 015b
00155d f00e
00155e 940c 158a
001560 940e 0171
001562 ebe6
001563 e0f3
001564 940e 051a
001566 ef04
001567 2e30
001568 e002
001569 930f
00156a 923f
00156b e300
00156c 2e30
00156d e006
00156e 943a
00156f f7f1
001570 943a
001571 950a
001572 f7d9
001573 903f
001574 910f
001575 943a
001576 f791
001577 950a
001578 f781
001579 e22d
00157a e46b
00157b 940e 0631
00157d e329
00157e e46b
00157f 940e 0631
001581 e22d
001582 e46b
001583 940e 0631
001585 e329
001586 940e 0631
001588 940c 15aa
00158a 940e 0171
00158c ece0
00158d e0f3
00158e 940e 051a
001590 ef04
001591 2e30
001592 e002
001593 930f
001594 923f
001595 e300
001596 2e30
001597 e006
001598 943a
001599 f7f1
00159a 943a
00159b 950a
00159c f7d9
00159d 903f
00159e 910f
00159f 943a
0015a0 f791
0015a1 950a
0015a2 f781
0015a3 ec21
0015a4 e16e
0015a5 940e 0631
0015a7 ec21
0015a8 940e 0631
0015aa 1b55
0015ab 2744
0015ac 2733
0015ad 2722
0015ae 2d29
0015af e40f
0015b0 2e40
0015b1 e001
0015b2 2e50
0015b3 940e 0522
0015b5 6353
0015b6 726f
0015b7 3a65
0015b8 12c0
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\macros.asm(125): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(305): macro 'PRINT_SCORE' called here
0015b9 0000                      	PRINT_SCORE c1
0015ba ed00
0015bb 2e30
0015bc e008
0015bd 930f
0015be 923f
0015bf e300
0015c0 2e30
0015c1 e006
0015c2 943a
0015c3 f7f1
0015c4 943a
0015c5 950a
0015c6 f7d9
0015c7 903f
0015c8 910f
0015c9 943a
0015ca f791
0015cb 950a
0015cc f781                      	WAIT_MS 2000
0015cd 940e 0171
0015cf e8e6
0015d0 e0f8
0015d1 940e 051a
0015d3 e9e4
0015d4 e0f8
0015d5 e420
0015d6 940e 017d
0015d8 940e 051a
0015da 940e 0113
0015dc 940e 25eb
0015de 2f62
0015df 7820
0015e0 f009
0015e1 940c 1617
0015e3 3468
0015e4 f741
0015e5 940e 0171
0015e7 eae0
0015e8 e0f8
0015e9 940e 051a
0015eb eaee
0015ec e0f8
0015ed e420
0015ee 940e 017d
0015f0 940e 051a
0015f2 940e 0113
0015f4 940e 25eb
0015f6 2f62
0015f7 7820
0015f8 f009
0015f9 940c 1617
0015fb 3468
0015fc f741
0015fd 940e 0171
0015ff ece0
001600 e0f8
001601 940e 051a
001603 ecee
001604 e0f8
001605 e420
001606 940e 017d
001608 940e 051a
00160a 940e 0113
00160c 940e 25eb
00160e 2f62
00160f 7820
001610 f009
001611 940c 1617
001613 3468
001614 f741
001615 940c 15cd                 	QUESTION striviaQ10, striviaQ102, strivia10A, strivia10B, strivia10C, strivia10D
001617 94e8
001618 edee
001619 e0f8
00161a 95c8
00161b 1560
00161c f409
00161d 9468                      	COMPARE answer10, b0
00161e f40e                      	brtc PC+2
00161f 9493                      	inc c1
001620 940e 015b
001622 f00e
001623 940c 164f
001625 940e 0171
001627 ebe6
001628 e0f3
001629 940e 051a
00162b ef04
00162c 2e30
00162d e002
00162e 930f
00162f 923f
001630 e300
001631 2e30
001632 e006
001633 943a
001634 f7f1
001635 943a
001636 950a
001637 f7d9
001638 903f
001639 910f
00163a 943a
00163b f791
00163c 950a
00163d f781
00163e e22d
00163f e46b
001640 940e 0631
001642 e329
001643 e46b
001644 940e 0631
001646 e22d
001647 e46b
001648 940e 0631
00164a e329
00164b 940e 0631
00164d 940c 166f
00164f 940e 0171
001651 ece0
001652 e0f3
001653 940e 051a
001655 ef04
001656 2e30
001657 e002
001658 930f
001659 923f
00165a e300
00165b 2e30
00165c e006
00165d 943a
00165e f7f1
00165f 943a
001660 950a
001661 f7d9
001662 903f
001663 910f
001664 943a
001665 f791
001666 950a
001667 f781
001668 ec21
001669 e16e
00166a 940e 0631
00166c ec21
00166d 940e 0631
00166f 1b55
001670 2744
001671 2733
001672 2722
001673 2d29
001674 e40f
001675 2e40
001676 e001
001677 2e50
001678 940e 0522
00167a 6353
00167b 726f
00167c 3a65
00167d 12c0
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\macros.asm(125): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(311): macro 'PRINT_SCORE' called here
00167e 0000                      	PRINT_SCORE c1
00167f ed00
001680 2e30
001681 e008
001682 930f
001683 923f
001684 e300
001685 2e30
001686 e006
001687 943a
001688 f7f1
001689 943a
00168a 950a
00168b f7d9
00168c 903f
00168d 910f
00168e 943a
00168f f791
001690 950a
001691 f781                      	WAIT_MS 2000
001692 e005                      	ldi w, 0x05
001693 1690                      	cp c1, w
001694 f410                      	brsh trivia_won
001695 940c 188b                 	jmp trivia_lost
                                 trivia_won:
001697 940e 0171
001699 e6ec
00169a e0f4
00169b 940e 051a
00169d e7ec
00169e e0f4
00169f e420
0016a0 940e 017d
0016a2 940e 051a                     DISPLAY2 strwin1, strwin2
0016a4 e620
0016a5 e461
0016a6 940e 0631
0016a8 e004
0016a9 2e30
0016aa e001
0016ab 930f
0016ac 923f
0016ad e300
0016ae 2e30
0016af e006
0016b0 943a
0016b1 f7f1
0016b2 943a
0016b3 950a
0016b4 f7d9
0016b5 903f
0016b6 910f
0016b7 943a
0016b8 f791
0016b9 950a
0016ba f781
0016bb e820
0016bc e461
0016bd 940e 0631
0016bf e004
0016c0 2e30
0016c1 e001
0016c2 930f
0016c3 923f
0016c4 e300
0016c5 2e30
0016c6 e006
0016c7 943a
0016c8 f7f1
0016c9 943a
0016ca 950a
0016cb f7d9
0016cc 903f
0016cd 910f
0016ce 943a
0016cf f791
0016d0 950a
0016d1 f781
0016d2 e620
0016d3 e461
0016d4 940e 0631
0016d6 e004
0016d7 2e30
0016d8 e001
0016d9 930f
0016da 923f
0016db e300
0016dc 2e30
0016dd e006
0016de 943a
0016df f7f1
0016e0 943a
0016e1 950a
0016e2 f7d9
0016e3 903f
0016e4 910f
0016e5 943a
0016e6 f791
0016e7 950a
0016e8 f781
0016e9 e42c
0016ea e461
0016eb 940e 0631
0016ed e004
0016ee 2e30
0016ef e001
0016f0 930f
0016f1 923f
0016f2 e300
0016f3 2e30
0016f4 e006
0016f5 943a
0016f6 f7f1
0016f7 943a
0016f8 950a
0016f9 f7d9
0016fa 903f
0016fb 910f
0016fc 943a
0016fd f791
0016fe 950a
0016ff f781
001700 e420
001701 e461
001702 940e 0631
001704 e004
001705 2e30
001706 e001
001707 930f
001708 923f
001709 e300
00170a 2e30
00170b e006
00170c 943a
00170d f7f1
00170e 943a
00170f 950a
001710 f7d9
001711 903f
001712 910f
001713 943a
001714 f791
001715 950a
001716 f781
001717 e320
001718 e461
001719 940e 0631
00171b e004
00171c 2e30
00171d e001
00171e 930f
00171f 923f
001720 e300
001721 2e30
001722 e006
001723 943a
001724 f7f1
001725 943a
001726 950a
001727 f7d9
001728 903f
001729 910f
00172a 943a
00172b f791
00172c 950a
00172d f781
00172e e226
00172f ea6a
001730 940e 0631
001732 e320
001733 ea6a
001734 940e 0631
001736 e302
001737 2e30
001738 e001
001739 930f
00173a 923f
00173b e300
00173c 2e30
00173d e006
00173e 943a
00173f f7f1
001740 943a
001741 950a
001742 f7d9
001743 903f
001744 910f
001745 943a
001746 f791
001747 950a
001748 f781
001749 e52b
00174a e461
00174b 940e 0631
00174d e004
00174e 2e30
00174f e001
001750 930f
001751 923f
001752 e300
001753 2e30
001754 e006
001755 943a
001756 f7f1
001757 943a
001758 950a
001759 f7d9
00175a 903f
00175b 910f
00175c 943a
00175d f791
00175e 950a
00175f f781
001760 e729
001761 e461
001762 940e 0631
001764 e004
001765 2e30
001766 e001
001767 930f
001768 923f
001769 e300
00176a 2e30
00176b e006
00176c 943a
00176d f7f1
00176e 943a
00176f 950a
001770 f7d9
001771 903f
001772 910f
001773 943a
001774 f791
001775 950a
001776 f781
001777 e52b
001778 e461
001779 940e 0631
00177b e004
00177c 2e30
00177d e001
00177e 930f
00177f 923f
001780 e300
001781 2e30
001782 e006
001783 943a
001784 f7f1
001785 943a
001786 950a
001787 f7d9
001788 903f
001789 910f
00178a 943a
00178b f791
00178c 950a
00178d f781
00178e e428
00178f e461
001790 940e 0631
001792 e004
001793 2e30
001794 e001
001795 930f
001796 923f
001797 e300
001798 2e30
001799 e006
00179a 943a
00179b f7f1
00179c 943a
00179d 950a
00179e f7d9
00179f 903f
0017a0 910f
0017a1 943a
0017a2 f791
0017a3 950a
0017a4 f781
0017a5 e12e
0017a6 e461
0017a7 940e 0631
0017a9 e004
0017aa 2e30
0017ab e001
0017ac 930f
0017ad 923f
0017ae e300
0017af 2e30
0017b0 e006
0017b1 943a
0017b2 f7f1
0017b3 943a
0017b4 950a
0017b5 f7d9
0017b6 903f
0017b7 910f
0017b8 943a
0017b9 f791
0017ba 950a
0017bb f781
0017bc e22d
0017bd e461
0017be 940e 0631
0017c0 e004
0017c1 2e30
0017c2 e001
0017c3 930f
0017c4 923f
0017c5 e300
0017c6 2e30
0017c7 e006
0017c8 943a
0017c9 f7f1
0017ca 943a
0017cb 950a
0017cc f7d9
0017cd 903f
0017ce 910f
0017cf 943a
0017d0 f791
0017d1 950a
0017d2 f781
0017d3 e224
0017d4 ea6a
0017d5 940e 0631
0017d7 e22d
0017d8 ea6a
0017d9 940e 0631
0017db e302
0017dc 2e30
0017dd e001
0017de 930f
0017df 923f
0017e0 e300
0017e1 2e30
0017e2 e006
0017e3 943a
0017e4 f7f1
0017e5 943a
0017e6 950a
0017e7 f7d9
0017e8 903f
0017e9 910f
0017ea 943a
0017eb f791
0017ec 950a
0017ed f781
0017ee e521
0017ef e461
0017f0 940e 0631
0017f2 e004
0017f3 2e30
0017f4 e001
0017f5 930f
0017f6 923f
0017f7 e300
0017f8 2e30
0017f9 e006
0017fa 943a
0017fb f7f1
0017fc 943a
0017fd 950a
0017fe f7d9
0017ff 903f
001800 910f
001801 943a
001802 f791
001803 950a
001804 f781
001805 e62c
001806 e461
001807 940e 0631
001809 e004
00180a 2e30
00180b e001
00180c 930f
00180d 923f
00180e e300
00180f 2e30
001810 e006
001811 943a
001812 f7f1
001813 943a
001814 950a
001815 f7d9
001816 903f
001817 910f
001818 943a
001819 f791
00181a 950a
00181b f781
00181c e521
00181d e461
00181e 940e 0631
001820 e004
001821 2e30
001822 e001
001823 930f
001824 923f
001825 e300
001826 2e30
001827 e006
001828 943a
001829 f7f1
00182a 943a
00182b 950a
00182c f7d9
00182d 903f
00182e 910f
00182f 943a
001830 f791
001831 950a
001832 f781
001833 e420
001834 e461
001835 940e 0631
001837 e004
001838 2e30
001839 e001
00183a 930f
00183b 923f
00183c e300
00183d 2e30
00183e e006
00183f 943a
001840 f7f1
001841 943a
001842 950a
001843 f7d9
001844 903f
001845 910f
001846 943a
001847 f791
001848 950a
001849 f781
00184a e326
00184b e461
00184c 940e 0631
00184e e004
00184f 2e30
001850 e001
001851 930f
001852 923f
001853 e300
001854 2e30
001855 e006
001856 943a
001857 f7f1
001858 943a
001859 950a
00185a f7d9
00185b 903f
00185c 910f
00185d 943a
00185e f791
00185f 950a
001860 f781
001861 e228
001862 ea6a
001863 940e 0631
001865 e224
001866 ec68
001867 940e 0631                 	CELEBRATE_song
001869 940e 0171
00186b efe8
00186c e0f3
00186d 940e 051a
00186f e0ea
001870 e0f4
001871 e420
001872 940e 017d
001874 940e 051a                 	DISPLAY2 strclue1a, strclue1b
001876 ea00
001877 2e30
001878 e100
001879 930f
00187a 923f
00187b e300
00187c 2e30
00187d e006
00187e 943a
00187f f7f1
001880 943a
001881 950a
001882 f7d9
001883 903f
001884 910f
001885 943a
001886 f791
001887 950a
001888 f781                      	WAIT_MS 4000
001889 940c 0a48                 	jmp main_loop
                                 trivia_lost:
00188b 940e 0171
00188d e8ee
00188e e0f4
00188f 940e 051a
001891 eae0
001892 e0f4
001893 e420
001894 940e 017d
001896 940e 051a                 	DISPLAY2 strlose1, strlose2
001898 e323
001899 e466
00189a 940e 0631
00189c e30c
00189d 2e30
00189e e001
00189f 930f
0018a0 923f
0018a1 e300
0018a2 2e30
0018a3 e006
0018a4 943a
0018a5 f7f1
0018a6 943a
0018a7 950a
0018a8 f7d9
0018a9 903f
0018aa 910f
0018ab 943a
0018ac f791
0018ad 950a
0018ae f781
0018af e224
0018b0 e466
0018b1 940e 0631
0018b3 e50a
0018b4 2e30
0018b5 e001
0018b6 930f
0018b7 923f
0018b8 e300
0018b9 2e30
0018ba e006
0018bb 943a
0018bc f7f1
0018bd 943a
0018be 950a
0018bf f7d9
0018c0 903f
0018c1 910f
0018c2 943a
0018c3 f791
0018c4 950a
0018c5 f781
0018c6 e224
0018c7 e466
0018c8 940e 0631
0018ca e50a
0018cb 2e30
0018cc e001
0018cd 930f
0018ce 923f
0018cf e300
0018d0 2e30
0018d1 e006
0018d2 943a
0018d3 f7f1
0018d4 943a
0018d5 950a
0018d6 f7d9
0018d7 903f
0018d8 910f
0018d9 943a
0018da f791
0018db 950a
0018dc f781
0018dd e224
0018de e466
0018df 940e 0631
0018e1 e50a
0018e2 2e30
0018e3 e001
0018e4 930f
0018e5 923f
0018e6 e300
0018e7 2e30
0018e8 e006
0018e9 943a
0018ea f7f1
0018eb 943a
0018ec 950a
0018ed f7d9
0018ee 903f
0018ef 910f
0018f0 943a
0018f1 f791
0018f2 950a
0018f3 f781
0018f4 e224
0018f5 e466
0018f6 940e 0631
0018f8 e004
0018f9 2e30
0018fa e001
0018fb 930f
0018fc 923f
0018fd e300
0018fe 2e30
0018ff e006
001900 943a
001901 f7f1
001902 943a
001903 950a
001904 f7d9
001905 903f
001906 910f
001907 943a
001908 f791
001909 950a
00190a f781
00190b e226
00190c e466
00190d 940e 0631
00190f e004
001910 2e30
001911 e001
001912 930f
001913 923f
001914 e300
001915 2e30
001916 e006
001917 943a
001918 f7f1
001919 943a
00191a 950a
00191b f7d9
00191c 903f
00191d 910f
00191e 943a
00191f f791
001920 950a
001921 f781
001922 e22a
001923 e466
001924 940e 0631
001926 e004
001927 2e30
001928 e001
001929 930f
00192a 923f
00192b e300
00192c 2e30
00192d e006
00192e 943a
00192f f7f1
001930 943a
001931 950a
001932 f7d9
001933 903f
001934 910f
001935 943a
001936 f791
001937 950a
001938 f781
001939 e320
00193a e86c
00193b 940e 0631
00193d eb0c
00193e 2e30
00193f e003
001940 930f
001941 923f
001942 e300
001943 2e30
001944 e006
001945 943a
001946 f7f1
001947 943a
001948 950a
001949 f7d9
00194a 903f
00194b 910f
00194c 943a
00194d f791
00194e 950a
00194f f781
001950 e320
001951 e664
001952 940e 0631
001954 e420
001955 e664
001956 940e 0631
001958 e42c
001959 e664
00195a 940e 0631
00195c e326
00195d e664
00195e 940e 0631
001960 e320
001961 e664
001962 940e 0631
001964 e326
001965 e664
001966 940e 0631
001968 e32c
001969 e664
00196a 940e 0631
00196c e326
00196d e664
00196e 940e 0631
001970 e32c
001971 e664
001972 940e 0631
001974 e420
001975 e560
001976 940e 0631
001978 e428
001979 e36c
00197a 940e 0631
00197c e420
00197d e966
00197e 940e 0631                 	LOSE_SONG
001980 940c 0a48                 	jmp main_loop
                                 
                                 lava:
001982 940e 0171
001984 e7e0
001985 e0f3
001986 940e 051a
001988 e9e4
001989 e0f3
00198a e420
00198b 940e 017d
00198d 940e 051a                 	DISPLAY2 strwelcome, strlava
00198f ed00
001990 2e30
001991 e008
001992 930f
001993 923f
001994 e300
001995 2e30
001996 e006
001997 943a
001998 f7f1
001999 943a
00199a 950a
00199b f7d9
00199c 903f
00199d 910f
00199e 943a
00199f f791
0019a0 950a
0019a1 f781                      	WAIT_MS 2000
0019a2 940e 0171
0019a4 eee8
0019a5 e0f3
0019a6 940e 051a                 	DISPLAY1 strlava2
0019a8 ed00
0019a9 2e30
0019aa e008
0019ab 930f
0019ac 923f
0019ad e300
0019ae 2e30
0019af e006
0019b0 943a
0019b1 f7f1
0019b2 943a
0019b3 950a
0019b4 f7d9
0019b5 903f
0019b6 910f
0019b7 943a
0019b8 f791
0019b9 950a
0019ba f781                      	WAIT_MS 2000
                                 	; start counter of game wins
0019bb e000
0019bc 2e90                      	_LDI c1, 0x00
0019bd 940e 0171
0019bf eee0
0019c0 e0f8
0019c1 940e 051a                 	DISPLAY1 strlava3
0019c3 ed00
0019c4 2e30
0019c5 e008
0019c6 930f
0019c7 923f
0019c8 e300
0019c9 2e30
0019ca e006
0019cb 943a
0019cc f7f1
0019cd 943a
0019ce 950a
0019cf f7d9
0019d0 903f
0019d1 910f
0019d2 943a
0019d3 f791
0019d4 950a
0019d5 f781                      	WAIT_MS 2000
                                  ; add at least 0.5C
0019d6 940e 06a6                 	call reset_wire
0019d8 196c                      	sub b0, d0 ;compare final value with intial one
0019d9 097d                      	sbc b1, d1
0019da e028                      	ldi a0, 0x08 ; 0x0008 = +0.5 degree. Goal to reach
0019db e030                      	ldi a1, 0x00
0019dc 1762                      	cp b0, a0
0019dd 0773                      	cpc b1, a1
0019de f00a                      	brmi PC+2
0019df 940c 19e3                 	jmp win1
0019e1 940c 1a0e                 	jmp lost1
                                 win1:
0019e3 940e 0171
0019e5 e1e6
0019e6 e0f9
0019e7 940e 051a                 	DISPLAY1 strlavawin1
0019e9 ef04
0019ea 2e30
0019eb e002
0019ec 930f
0019ed 923f
0019ee e300
0019ef 2e30
0019f0 e006
0019f1 943a
0019f2 f7f1
0019f3 943a
0019f4 950a
0019f5 f7d9
0019f6 903f
0019f7 910f
0019f8 943a
0019f9 f791
0019fa 950a
0019fb f781
0019fc e22d
0019fd e46b
0019fe 940e 0631
001a00 e329
001a01 e46b
001a02 940e 0631
001a04 e22d
001a05 e46b
001a06 940e 0631
001a08 e329
001a09 940e 0631                 	CORRECT_SONG
001a0b 9493                      	inc c1
001a0c 940c 1a30                 	jmp task2
                                 lost1:
001a0e 940e 0171
001a10 e3ea
001a11 e0f9
001a12 940e 051a                 	DISPLAY1 strlavalost
001a14 ef04
001a15 2e30
001a16 e002
001a17 930f
001a18 923f
001a19 e300
001a1a 2e30
001a1b e006
001a1c 943a
001a1d f7f1
001a1e 943a
001a1f 950a
001a20 f7d9
001a21 903f
001a22 910f
001a23 943a
001a24 f791
001a25 950a
001a26 f781
001a27 ec21
001a28 e16e
001a29 940e 0631
001a2b ec21
001a2c 940e 0631                 	INCORRECT_SONG
001a2e 940c 1a30                 	jmp task2
                                 task2:
001a30 940e 0171
001a32 efe2
001a33 e0f8
001a34 940e 051a                 	DISPLAY1 strlava4
001a36 ed00
001a37 2e30
001a38 e008
001a39 930f
001a3a 923f
001a3b e300
001a3c 2e30
001a3d e006
001a3e 943a
001a3f f7f1
001a40 943a
001a41 950a
001a42 f7d9
001a43 903f
001a44 910f
001a45 943a
001a46 f791
001a47 950a
001a48 f781                      	WAIT_MS 2000
                                  ; add at least 0.5-1C
001a49 940e 06a6                 	call reset_wire
001a4b 196c                      	sub b0, d0 ;compare final value with intial one
001a4c 097d                      	sbc b1, d1
001a4d e028                      	ldi a0, 0x08 ; 0x0008 = +0.5 degree. Goal to reach
001a4e e030                      	ldi a1, 0x00
001a4f 1762                      	cp b0, a0
001a50 0773                      	cpc b1, a1
001a51 f1a2                      	brmi lost2a
001a52 e120                      	ldi a0, 0x10 ; 0x0008 = +0.5 degree. Goal to reach
001a53 e030                      	ldi a1, 0x00
001a54 1b62                      	sub b0, a0
001a55 0b73                      	sbc b1, a1
001a56 f00a                      	brmi PC+2
001a57 940c 1aa8                 	jmp lost2b
                                 win2:
001a59 940e 015b                 	call LCD_clear
001a5b 940e 0171
001a5d e1e6
001a5e e0f9
001a5f 940e 051a                 	DISPLAY1 strlavawin1
001a61 ef04
001a62 2e30
001a63 e002
001a64 930f
001a65 923f
001a66 e300
001a67 2e30
001a68 e006
001a69 943a
001a6a f7f1
001a6b 943a
001a6c 950a
001a6d f7d9
001a6e 903f
001a6f 910f
001a70 943a
001a71 f791
001a72 950a
001a73 f781
001a74 e22d
001a75 e46b
001a76 940e 0631
001a78 e329
001a79 e46b
001a7a 940e 0631
001a7c e22d
001a7d e46b
001a7e 940e 0631
001a80 e329
001a81 940e 0631                 	CORRECT_SONG
001a83 9493                      	inc c1
001a84 940c 1aca                 	jmp task3
                                 lost2a:
001a86 940e 0171
001a88 e3ea
001a89 e0f9
001a8a 940e 051a                 	DISPLAY1 strlavalost
001a8c ef04
001a8d 2e30
001a8e e002
001a8f 930f
001a90 923f
001a91 e300
001a92 2e30
001a93 e006
001a94 943a
001a95 f7f1
001a96 943a
001a97 950a
001a98 f7d9
001a99 903f
001a9a 910f
001a9b 943a
001a9c f791
001a9d 950a
001a9e f781
001a9f ec21
001aa0 e16e
001aa1 940e 0631
001aa3 ec21
001aa4 940e 0631                 	INCORRECT_SONG
001aa6 940c 1aca                 	jmp task3
                                 lost2b:
001aa8 940e 0171
001aaa e4ec
001aab e0f9
001aac 940e 051a                 	DISPLAY1 strlavahot
001aae ef04
001aaf 2e30
001ab0 e002
001ab1 930f
001ab2 923f
001ab3 e300
001ab4 2e30
001ab5 e006
001ab6 943a
001ab7 f7f1
001ab8 943a
001ab9 950a
001aba f7d9
001abb 903f
001abc 910f
001abd 943a
001abe f791
001abf 950a
001ac0 f781
001ac1 ec21
001ac2 e16e
001ac3 940e 0631
001ac5 ec21
001ac6 940e 0631                 	INCORRECT_SONG
001ac8 940c 1aca                 	jmp task3
                                 task3:
001aca 940e 0171
001acc e0e4
001acd e0f9
001ace 940e 051a                 	DISPLAY1 strlava5
001ad0 ed00
001ad1 2e30
001ad2 e008
001ad3 930f
001ad4 923f
001ad5 e300
001ad6 2e30
001ad7 e006
001ad8 943a
001ad9 f7f1
001ada 943a
001adb 950a
001adc f7d9
001add 903f
001ade 910f
001adf 943a
001ae0 f791
001ae1 950a
001ae2 f781                      	WAIT_MS 2000
                                  ; add at least 1C
001ae3 940e 06a6                 	call reset_wire
001ae5 196c                      	sub b0, d0 ;compare final value with intial one
001ae6 097d                      	sbc b1, d1
001ae7 e120                      	ldi a0, 0x10 ; 0x0010 = +1 degree. Goal to reach
001ae8 e030                      	ldi a1, 0x00
001ae9 1762                      	cp b0, a0
001aea 0773                      	cpc b1, a1
001aeb f15a                      	brmi lost3
                                 win3:
001aec 940e 0171
001aee e1e6
001aef e0f9
001af0 940e 051a                 	DISPLAY1 strlavawin1
001af2 ef04
001af3 2e30
001af4 e002
001af5 930f
001af6 923f
001af7 e300
001af8 2e30
001af9 e006
001afa 943a
001afb f7f1
001afc 943a
001afd 950a
001afe f7d9
001aff 903f
001b00 910f
001b01 943a
001b02 f791
001b03 950a
001b04 f781
001b05 e22d
001b06 e46b
001b07 940e 0631
001b09 e329
001b0a e46b
001b0b 940e 0631
001b0d e22d
001b0e e46b
001b0f 940e 0631
001b11 e329
001b12 940e 0631                 	CORRECT_SONG
001b14 9493                      	inc c1
001b15 940c 1b39                 	jmp end_game
                                 lost3:
001b17 940e 0171
001b19 e3ea
001b1a e0f9
001b1b 940e 051a                 	DISPLAY1 strlavalost
001b1d ef04
001b1e 2e30
001b1f e002
001b20 930f
001b21 923f
001b22 e300
001b23 2e30
001b24 e006
001b25 943a
001b26 f7f1
001b27 943a
001b28 950a
001b29 f7d9
001b2a 903f
001b2b 910f
001b2c 943a
001b2d f791
001b2e 950a
001b2f f781
001b30 ec21
001b31 e16e
001b32 940e 0631
001b34 ec21
001b35 940e 0631                 	INCORRECT_SONG
001b37 940c 1b39                 	jmp end_game
                                 end_game:
001b39 e002                      	ldi w, 0x02
001b3a 1690                      	cp c1, w
001b3b f410                      	brsh lava_won
001b3c 940c 1d32                 	jmp lava_lost
                                 lava_won:
001b3e 940e 0171
001b40 e1e6
001b41 e0f9
001b42 940e 051a
001b44 e2e8
001b45 e0f9
001b46 e420
001b47 940e 017d
001b49 940e 051a                     DISPLAY2 strlavawin1, strlavawin2
001b4b e620
001b4c e461
001b4d 940e 0631
001b4f e004
001b50 2e30
001b51 e001
001b52 930f
001b53 923f
001b54 e300
001b55 2e30
001b56 e006
001b57 943a
001b58 f7f1
001b59 943a
001b5a 950a
001b5b f7d9
001b5c 903f
001b5d 910f
001b5e 943a
001b5f f791
001b60 950a
001b61 f781
001b62 e820
001b63 e461
001b64 940e 0631
001b66 e004
001b67 2e30
001b68 e001
001b69 930f
001b6a 923f
001b6b e300
001b6c 2e30
001b6d e006
001b6e 943a
001b6f f7f1
001b70 943a
001b71 950a
001b72 f7d9
001b73 903f
001b74 910f
001b75 943a
001b76 f791
001b77 950a
001b78 f781
001b79 e620
001b7a e461
001b7b 940e 0631
001b7d e004
001b7e 2e30
001b7f e001
001b80 930f
001b81 923f
001b82 e300
001b83 2e30
001b84 e006
001b85 943a
001b86 f7f1
001b87 943a
001b88 950a
001b89 f7d9
001b8a 903f
001b8b 910f
001b8c 943a
001b8d f791
001b8e 950a
001b8f f781
001b90 e42c
001b91 e461
001b92 940e 0631
001b94 e004
001b95 2e30
001b96 e001
001b97 930f
001b98 923f
001b99 e300
001b9a 2e30
001b9b e006
001b9c 943a
001b9d f7f1
001b9e 943a
001b9f 950a
001ba0 f7d9
001ba1 903f
001ba2 910f
001ba3 943a
001ba4 f791
001ba5 950a
001ba6 f781
001ba7 e420
001ba8 e461
001ba9 940e 0631
001bab e004
001bac 2e30
001bad e001
001bae 930f
001baf 923f
001bb0 e300
001bb1 2e30
001bb2 e006
001bb3 943a
001bb4 f7f1
001bb5 943a
001bb6 950a
001bb7 f7d9
001bb8 903f
001bb9 910f
001bba 943a
001bbb f791
001bbc 950a
001bbd f781
001bbe e320
001bbf e461
001bc0 940e 0631
001bc2 e004
001bc3 2e30
001bc4 e001
001bc5 930f
001bc6 923f
001bc7 e300
001bc8 2e30
001bc9 e006
001bca 943a
001bcb f7f1
001bcc 943a
001bcd 950a
001bce f7d9
001bcf 903f
001bd0 910f
001bd1 943a
001bd2 f791
001bd3 950a
001bd4 f781
001bd5 e226
001bd6 ea6a
001bd7 940e 0631
001bd9 e320
001bda ea6a
001bdb 940e 0631
001bdd e302
001bde 2e30
001bdf e001
001be0 930f
001be1 923f
001be2 e300
001be3 2e30
001be4 e006
001be5 943a
001be6 f7f1
001be7 943a
001be8 950a
001be9 f7d9
001bea 903f
001beb 910f
001bec 943a
001bed f791
001bee 950a
001bef f781
001bf0 e52b
001bf1 e461
001bf2 940e 0631
001bf4 e004
001bf5 2e30
001bf6 e001
001bf7 930f
001bf8 923f
001bf9 e300
001bfa 2e30
001bfb e006
001bfc 943a
001bfd f7f1
001bfe 943a
001bff 950a
001c00 f7d9
001c01 903f
001c02 910f
001c03 943a
001c04 f791
001c05 950a
001c06 f781
001c07 e729
001c08 e461
001c09 940e 0631
001c0b e004
001c0c 2e30
001c0d e001
001c0e 930f
001c0f 923f
001c10 e300
001c11 2e30
001c12 e006
001c13 943a
001c14 f7f1
001c15 943a
001c16 950a
001c17 f7d9
001c18 903f
001c19 910f
001c1a 943a
001c1b f791
001c1c 950a
001c1d f781
001c1e e52b
001c1f e461
001c20 940e 0631
001c22 e004
001c23 2e30
001c24 e001
001c25 930f
001c26 923f
001c27 e300
001c28 2e30
001c29 e006
001c2a 943a
001c2b f7f1
001c2c 943a
001c2d 950a
001c2e f7d9
001c2f 903f
001c30 910f
001c31 943a
001c32 f791
001c33 950a
001c34 f781
001c35 e428
001c36 e461
001c37 940e 0631
001c39 e004
001c3a 2e30
001c3b e001
001c3c 930f
001c3d 923f
001c3e e300
001c3f 2e30
001c40 e006
001c41 943a
001c42 f7f1
001c43 943a
001c44 950a
001c45 f7d9
001c46 903f
001c47 910f
001c48 943a
001c49 f791
001c4a 950a
001c4b f781
001c4c e12e
001c4d e461
001c4e 940e 0631
001c50 e004
001c51 2e30
001c52 e001
001c53 930f
001c54 923f
001c55 e300
001c56 2e30
001c57 e006
001c58 943a
001c59 f7f1
001c5a 943a
001c5b 950a
001c5c f7d9
001c5d 903f
001c5e 910f
001c5f 943a
001c60 f791
001c61 950a
001c62 f781
001c63 e22d
001c64 e461
001c65 940e 0631
001c67 e004
001c68 2e30
001c69 e001
001c6a 930f
001c6b 923f
001c6c e300
001c6d 2e30
001c6e e006
001c6f 943a
001c70 f7f1
001c71 943a
001c72 950a
001c73 f7d9
001c74 903f
001c75 910f
001c76 943a
001c77 f791
001c78 950a
001c79 f781
001c7a e224
001c7b ea6a
001c7c 940e 0631
001c7e e22d
001c7f ea6a
001c80 940e 0631
001c82 e302
001c83 2e30
001c84 e001
001c85 930f
001c86 923f
001c87 e300
001c88 2e30
001c89 e006
001c8a 943a
001c8b f7f1
001c8c 943a
001c8d 950a
001c8e f7d9
001c8f 903f
001c90 910f
001c91 943a
001c92 f791
001c93 950a
001c94 f781
001c95 e521
001c96 e461
001c97 940e 0631
001c99 e004
001c9a 2e30
001c9b e001
001c9c 930f
001c9d 923f
001c9e e300
001c9f 2e30
001ca0 e006
001ca1 943a
001ca2 f7f1
001ca3 943a
001ca4 950a
001ca5 f7d9
001ca6 903f
001ca7 910f
001ca8 943a
001ca9 f791
001caa 950a
001cab f781
001cac e62c
001cad e461
001cae 940e 0631
001cb0 e004
001cb1 2e30
001cb2 e001
001cb3 930f
001cb4 923f
001cb5 e300
001cb6 2e30
001cb7 e006
001cb8 943a
001cb9 f7f1
001cba 943a
001cbb 950a
001cbc f7d9
001cbd 903f
001cbe 910f
001cbf 943a
001cc0 f791
001cc1 950a
001cc2 f781
001cc3 e521
001cc4 e461
001cc5 940e 0631
001cc7 e004
001cc8 2e30
001cc9 e001
001cca 930f
001ccb 923f
001ccc e300
001ccd 2e30
001cce e006
001ccf 943a
001cd0 f7f1
001cd1 943a
001cd2 950a
001cd3 f7d9
001cd4 903f
001cd5 910f
001cd6 943a
001cd7 f791
001cd8 950a
001cd9 f781
001cda e420
001cdb e461
001cdc 940e 0631
001cde e004
001cdf 2e30
001ce0 e001
001ce1 930f
001ce2 923f
001ce3 e300
001ce4 2e30
001ce5 e006
001ce6 943a
001ce7 f7f1
001ce8 943a
001ce9 950a
001cea f7d9
001ceb 903f
001cec 910f
001ced 943a
001cee f791
001cef 950a
001cf0 f781
001cf1 e326
001cf2 e461
001cf3 940e 0631
001cf5 e004
001cf6 2e30
001cf7 e001
001cf8 930f
001cf9 923f
001cfa e300
001cfb 2e30
001cfc e006
001cfd 943a
001cfe f7f1
001cff 943a
001d00 950a
001d01 f7d9
001d02 903f
001d03 910f
001d04 943a
001d05 f791
001d06 950a
001d07 f781
001d08 e228
001d09 ea6a
001d0a 940e 0631
001d0c e224
001d0d ec68
001d0e 940e 0631                 	CELEBRATE_song
001d10 940e 0171
001d12 e1ee
001d13 e0f4
001d14 940e 051a
001d16 e3e0
001d17 e0f4
001d18 e420
001d19 940e 017d
001d1b 940e 051a                 	DISPLAY2 strclue2a, strclue2b
001d1d ea00
001d1e 2e30
001d1f e100
001d20 930f
001d21 923f
001d22 e300
001d23 2e30
001d24 e006
001d25 943a
001d26 f7f1
001d27 943a
001d28 950a
001d29 f7d9
001d2a 903f
001d2b 910f
001d2c 943a
001d2d f791
001d2e 950a
001d2f f781                      	WAIT_MS 4000
001d30 940c 0a48                 	jmp main_loop
                                 lava_lost:
001d32 940e 0171
001d34 e8ee
001d35 e0f4
001d36 940e 051a
001d38 eae0
001d39 e0f4
001d3a e420
001d3b 940e 017d
001d3d 940e 051a                 	DISPLAY2 strlose1, strlose2
001d3f e323
001d40 e466
001d41 940e 0631
001d43 e30c
001d44 2e30
001d45 e001
001d46 930f
001d47 923f
001d48 e300
001d49 2e30
001d4a e006
001d4b 943a
001d4c f7f1
001d4d 943a
001d4e 950a
001d4f f7d9
001d50 903f
001d51 910f
001d52 943a
001d53 f791
001d54 950a
001d55 f781
001d56 e224
001d57 e466
001d58 940e 0631
001d5a e50a
001d5b 2e30
001d5c e001
001d5d 930f
001d5e 923f
001d5f e300
001d60 2e30
001d61 e006
001d62 943a
001d63 f7f1
001d64 943a
001d65 950a
001d66 f7d9
001d67 903f
001d68 910f
001d69 943a
001d6a f791
001d6b 950a
001d6c f781
001d6d e224
001d6e e466
001d6f 940e 0631
001d71 e50a
001d72 2e30
001d73 e001
001d74 930f
001d75 923f
001d76 e300
001d77 2e30
001d78 e006
001d79 943a
001d7a f7f1
001d7b 943a
001d7c 950a
001d7d f7d9
001d7e 903f
001d7f 910f
001d80 943a
001d81 f791
001d82 950a
001d83 f781
001d84 e224
001d85 e466
001d86 940e 0631
001d88 e50a
001d89 2e30
001d8a e001
001d8b 930f
001d8c 923f
001d8d e300
001d8e 2e30
001d8f e006
001d90 943a
001d91 f7f1
001d92 943a
001d93 950a
001d94 f7d9
001d95 903f
001d96 910f
001d97 943a
001d98 f791
001d99 950a
001d9a f781
001d9b e224
001d9c e466
001d9d 940e 0631
001d9f e004
001da0 2e30
001da1 e001
001da2 930f
001da3 923f
001da4 e300
001da5 2e30
001da6 e006
001da7 943a
001da8 f7f1
001da9 943a
001daa 950a
001dab f7d9
001dac 903f
001dad 910f
001dae 943a
001daf f791
001db0 950a
001db1 f781
001db2 e226
001db3 e466
001db4 940e 0631
001db6 e004
001db7 2e30
001db8 e001
001db9 930f
001dba 923f
001dbb e300
001dbc 2e30
001dbd e006
001dbe 943a
001dbf f7f1
001dc0 943a
001dc1 950a
001dc2 f7d9
001dc3 903f
001dc4 910f
001dc5 943a
001dc6 f791
001dc7 950a
001dc8 f781
001dc9 e22a
001dca e466
001dcb 940e 0631
001dcd e004
001dce 2e30
001dcf e001
001dd0 930f
001dd1 923f
001dd2 e300
001dd3 2e30
001dd4 e006
001dd5 943a
001dd6 f7f1
001dd7 943a
001dd8 950a
001dd9 f7d9
001dda 903f
001ddb 910f
001ddc 943a
001ddd f791
001dde 950a
001ddf f781
001de0 e320
001de1 e86c
001de2 940e 0631
001de4 eb0c
001de5 2e30
001de6 e003
001de7 930f
001de8 923f
001de9 e300
001dea 2e30
001deb e006
001dec 943a
001ded f7f1
001dee 943a
001def 950a
001df0 f7d9
001df1 903f
001df2 910f
001df3 943a
001df4 f791
001df5 950a
001df6 f781
001df7 e320
001df8 e664
001df9 940e 0631
001dfb e420
001dfc e664
001dfd 940e 0631
001dff e42c
001e00 e664
001e01 940e 0631
001e03 e326
001e04 e664
001e05 940e 0631
001e07 e320
001e08 e664
001e09 940e 0631
001e0b e326
001e0c e664
001e0d 940e 0631
001e0f e32c
001e10 e664
001e11 940e 0631
001e13 e326
001e14 e664
001e15 940e 0631
001e17 e32c
001e18 e664
001e19 940e 0631
001e1b e420
001e1c e560
001e1d 940e 0631
001e1f e428
001e20 e36c
001e21 940e 0631
001e23 e420
001e24 e966
001e25 940e 0631                 	LOSE_SONG
001e27 940c 0a48                 	jmp main_loop
                                 
                                 
                                 dance:
                                 sequence1:
001e29 940e 0171
001e2b e7e0
001e2c e0f3
001e2d 940e 051a
001e2f eae6
001e30 e0f3
001e31 e420
001e32 940e 017d
001e34 940e 051a                 	DISPLAY2 strwelcome, strdance
001e36 ed00
001e37 2e30
001e38 e008
001e39 930f
001e3a 923f
001e3b e300
001e3c 2e30
001e3d e006
001e3e 943a
001e3f f7f1
001e40 943a
001e41 950a
001e42 f7d9
001e43 903f
001e44 910f
001e45 943a
001e46 f791
001e47 950a
001e48 f781                      	WAIT_MS 2000
001e49 940e 0171
001e4b e5ee
001e4c e0f9
001e4d 940e 051a
001e4f e6ee
001e50 e0f9
001e51 e420
001e52 940e 017d
001e54 940e 051a                 	DISPLAY2 strdance2, strdance3
001e56 ed00
001e57 2e30
001e58 e008
001e59 930f
001e5a 923f
001e5b e300
001e5c 2e30
001e5d e006
001e5e 943a
001e5f f7f1
001e60 943a
001e61 950a
001e62 f7d9
001e63 903f
001e64 910f
001e65 943a
001e66 f791
001e67 950a
001e68 f781                      	WAIT_MS 2000
001e69 940e 0171
001e6b e7ee
001e6c e0f9
001e6d 940e 051a
001e6f e9e0
001e70 e0f9
001e71 e420
001e72 940e 017d
001e74 940e 051a                 	DISPLAY2 strdance4, strdance5
001e76 ed00
001e77 2e30
001e78 e008
001e79 930f
001e7a 923f
001e7b e300
001e7c 2e30
001e7d e006
001e7e 943a
001e7f f7f1
001e80 943a
001e81 950a
001e82 f7d9
001e83 903f
001e84 910f
001e85 943a
001e86 f791
001e87 950a
001e88 f781                      	WAIT_MS 2000
001e89 940e 0171
001e8b eae2
001e8c e0f9
001e8d 940e 051a
001e8f efee
001e90 e0f9
001e91 e420
001e92 940e 017d
001e94 940e 051a                 	DISPLAY2 strdance_game1, strdance_
001e96 ed00
001e97 2e30
001e98 e008
001e99 930f
001e9a 923f
001e9b e300
001e9c 2e30
001e9d e006
001e9e 943a
001e9f f7f1
001ea0 943a
001ea1 950a
001ea2 f7d9
001ea3 903f
001ea4 910f
001ea5 943a
001ea6 f791
001ea7 950a
001ea8 f781                      	WAIT_MS 2000
001ea9 940e 015b                 	call LCD_clear
001eab e40f
001eac 2e40
001ead e001
001eae 2e50
001eaf 940e 0522                 	PRINTF LCD
001eb1 2a2a
001eb2 2a2a
001eb3 2a2a
001eb4 2a2a
001eb5 2a2a
001eb6 2a2a
001eb7 2a2a
001eb8 2a2a
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(439): warning: .cseg .db misalignment - padding zero byte
001eb9 0000                      .db	"****************",0
001eba e420
001ebb 940e 017d                 	CA LCD_pos, $40
001ebd e40f
001ebe 2e40
001ebf e001
001ec0 2e50
001ec1 940e 0522                 	PRINTF LCD
001ec3 2a2a
001ec4 2a2a
001ec5 2a2a
001ec6 2a2a
001ec7 2a2a
001ec8 2a2a
001ec9 2a2a
001eca 2a2a
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(442): warning: .cseg .db misalignment - padding zero byte
001ecb 0000                      .db	"****************",0
001ecc e000
001ecd 2e90                      	_LDI c1, 0 ; counter for each game
001ece e000
001ecf 2ea0                      	_LDI c2, 0 ; overall counter
001ed0 940e 0113                 	call reset_kpd
001ed2 940e 25eb                 	call check_reset
001ed4 94e8
001ed5 ebe4
001ed6 e0f9
001ed7 95c8
001ed8 1520
001ed9 f409
001eda 9468                      	COMPARE game1answer1, a0
001edb f40e                      	brtc PC+2
001edc 9493                      	inc c1
001edd e420
001ede 940e 017d                 	CA LCD_pos, $40
001ee0 e40f
001ee1 2e40
001ee2 e001
001ee3 2e50
001ee4 940e 0522                 	PRINTF LCD
001ee6 2a2a
001ee7 2a2a
001ee8 2a2a
001ee9 1685
001eea 2a2a
001eeb 2a2a
001eec 2a2a
001eed 2a2a
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(452): warning: .cseg .db misalignment - padding zero byte
001eee 0000                      .db	"******",FSTR,b,"********",0
001eef e427
001ef0 940e 017d                 	CA LCD_pos, $47 
001ef2 940e 0113                 	call reset_kpd
001ef4 940e 25eb                 	call check_reset
001ef6 94e8
001ef7 ebe6
001ef8 e0f9
001ef9 95c8
001efa 1520
001efb f409
001efc 9468                      	COMPARE game1answer2, a0
001efd f40e                      	brtc PC+2
001efe 9493                      	inc c1
001eff e40f
001f00 2e40
001f01 e001
001f02 2e50
001f03 940e 0522                 	PRINTF LCD
001f05 1685
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(460): warning: .cseg .db misalignment - padding zero byte
001f06 0000                      .db	FSTR,b,0
001f07 e428
001f08 940e 017d                 	CA LCD_pos, $48 
001f0a 940e 0113                 	call reset_kpd
001f0c 940e 25eb                 	call check_reset
001f0e 94e8
001f0f ebe8
001f10 e0f9
001f11 95c8
001f12 1520
001f13 f409
001f14 9468                      	COMPARE game1answer3, a0
001f15 f40e                      	brtc PC+2
001f16 9493                      	inc c1
001f17 e40f
001f18 2e40
001f19 e001
001f1a 2e50
001f1b 940e 0522                 	PRINTF LCD
001f1d 1685
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(468): warning: .cseg .db misalignment - padding zero byte
001f1e 0000                      .db	FSTR,b,0
001f1f ed00
001f20 2e30
001f21 e008
001f22 930f
001f23 923f
001f24 e300
001f25 2e30
001f26 e006
001f27 943a
001f28 f7f1
001f29 943a
001f2a 950a
001f2b f7d9
001f2c 903f
001f2d 910f
001f2e 943a
001f2f f791
001f30 950a
001f31 f781                      	WAIT_MS 2000
001f32 e003
001f33 1690                      	_CPI c1, 3
001f34 f411                      	brne lose_1
001f35 940c 1f6c                 	jmp win_1
                                 lose_1:
001f37 940e 0171
001f39 ece0
001f3a e0f3
001f3b 940e 051a                 	DISPLAY1 strfalse
001f3d ef04
001f3e 2e30
001f3f e002
001f40 930f
001f41 923f
001f42 e300
001f43 2e30
001f44 e006
001f45 943a
001f46 f7f1
001f47 943a
001f48 950a
001f49 f7d9
001f4a 903f
001f4b 910f
001f4c 943a
001f4d f791
001f4e 950a
001f4f f781
001f50 ec21
001f51 e16e
001f52 940e 0631
001f54 ec21
001f55 940e 0631                 	INCORRECT_SONG
001f57 ed00
001f58 2e30
001f59 e008
001f5a 930f
001f5b 923f
001f5c e300
001f5d 2e30
001f5e e006
001f5f 943a
001f60 f7f1
001f61 943a
001f62 950a
001f63 f7d9
001f64 903f
001f65 910f
001f66 943a
001f67 f791
001f68 950a
001f69 f781                      	WAIT_MS 2000
001f6a 940c 1f97                 	jmp sequence2
                                 win_1:
001f6c 940e 0171
001f6e ebe6
001f6f e0f3
001f70 940e 051a                 	DISPLAY1 strcorrect
001f72 ef04
001f73 2e30
001f74 e002
001f75 930f
001f76 923f
001f77 e300
001f78 2e30
001f79 e006
001f7a 943a
001f7b f7f1
001f7c 943a
001f7d 950a
001f7e f7d9
001f7f 903f
001f80 910f
001f81 943a
001f82 f791
001f83 950a
001f84 f781
001f85 e22d
001f86 e46b
001f87 940e 0631
001f89 e329
001f8a e46b
001f8b 940e 0631
001f8d e22d
001f8e e46b
001f8f 940e 0631
001f91 e329
001f92 940e 0631                 	CORRECT_SONG
001f94 94a3                      	inc c2
001f95 940c 1f97                 	jmp sequence2
                                 sequence2:
001f97 e000
001f98 2e90                      	_LDI c1, 0 ; counter for each game
001f99 940e 0171
001f9b e7ee
001f9c e0f9
001f9d 940e 051a
001f9f e9e0
001fa0 e0f9
001fa1 e420
001fa2 940e 017d
001fa4 940e 051a                 	DISPLAY2 strdance4, strdance5
001fa6 ed00
001fa7 2e30
001fa8 e008
001fa9 930f
001faa 923f
001fab e300
001fac 2e30
001fad e006
001fae 943a
001faf f7f1
001fb0 943a
001fb1 950a
001fb2 f7d9
001fb3 903f
001fb4 910f
001fb5 943a
001fb6 f791
001fb7 950a
001fb8 f781                      	WAIT_MS 2000
001fb9 940e 0171
001fbb ebea
001fbc e0f9
001fbd 940e 051a
001fbf efee
001fc0 e0f9
001fc1 e420
001fc2 940e 017d
001fc4 940e 051a                 	DISPLAY2 strdance_game2, strdance_
001fc6 ed00
001fc7 2e30
001fc8 e008
001fc9 930f
001fca 923f
001fcb e300
001fcc 2e30
001fcd e006
001fce 943a
001fcf f7f1
001fd0 943a
001fd1 950a
001fd2 f7d9
001fd3 903f
001fd4 910f
001fd5 943a
001fd6 f791
001fd7 950a
001fd8 f781                      	WAIT_MS 2000
001fd9 940e 015b                 	call LCD_clear
001fdb e40f
001fdc 2e40
001fdd e001
001fde 2e50
001fdf 940e 0522                 	PRINTF LCD
001fe1 2a2a
001fe2 2a2a
001fe3 2a2a
001fe4 2a2a
001fe5 2a2a
001fe6 2a2a
001fe7 2a2a
001fe8 2a2a
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(491): warning: .cseg .db misalignment - padding zero byte
001fe9 0000                      .db	"****************",0
001fea e420
001feb 940e 017d                 	CA LCD_pos, $40
001fed e40f
001fee 2e40
001fef e001
001ff0 2e50
001ff1 940e 0522                 	PRINTF LCD
001ff3 2a2a
001ff4 2a2a
001ff5 2a2a
001ff6 2a2a
001ff7 2a2a
001ff8 2a2a
001ff9 2a2a
001ffa 2a2a
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(494): warning: .cseg .db misalignment - padding zero byte
001ffb 0000                      .db	"****************",0
001ffc 940e 0113                 	call reset_kpd
001ffe 940e 25eb                 	call check_reset
002000 94e8
002001 ecec
002002 e0f9
002003 95c8
002004 1520
002005 f409
002006 9468                      	COMPARE game2answer1, a0
002007 f40e                      	brtc PC+2
002008 9493                      	inc c1
002009 e420
00200a 940e 017d                 	CA LCD_pos, $40
00200c e40f
00200d 2e40
00200e e001
00200f 2e50
002010 940e 0522                 	PRINTF LCD
002012 2a2a
002013 2a2a
002014 852a
002015 2a16
002016 2a2a
002017 2a2a
002018 2a2a
002019 2a2a
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(502): warning: .cseg .db misalignment - padding zero byte
00201a 0000                      .db	"*****",FSTR,b,"*********",0
00201b e426
00201c 940e 017d                 	CA LCD_pos, $46
00201e 940e 0113                 	call reset_kpd
002020 940e 25eb                 	call check_reset
002022 94e8
002023 ecee
002024 e0f9
002025 95c8
002026 1520
002027 f409
002028 9468                      	COMPARE game2answer2, a0
002029 f40e                      	brtc PC+2
00202a 9493                      	inc c1
00202b e40f
00202c 2e40
00202d e001
00202e 2e50
00202f 940e 0522                 	PRINTF LCD
002031 1685
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(510): warning: .cseg .db misalignment - padding zero byte
002032 0000                      .db	FSTR,b,0
002033 e427
002034 940e 017d                 	CA LCD_pos, $47 
002036 940e 0113                 	call reset_kpd
002038 940e 25eb                 	call check_reset
00203a 94e8
00203b ede0
00203c e0f9
00203d 95c8
00203e 1520
00203f f409
002040 9468                      	COMPARE game2answer3, a0
002041 f40e                      	brtc PC+2
002042 9493                      	inc c1
002043 e40f
002044 2e40
002045 e001
002046 2e50
002047 940e 0522                 	PRINTF LCD
002049 1685
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(518): warning: .cseg .db misalignment - padding zero byte
00204a 0000                      .db	FSTR,b,0
00204b e428
00204c 940e 017d                 	CA LCD_pos, $48 
00204e 940e 0113                 	call reset_kpd
002050 940e 25eb                 	call check_reset
002052 94e8
002053 ede2
002054 e0f9
002055 95c8
002056 1520
002057 f409
002058 9468                      	COMPARE game2answer4, a0
002059 f40e                      	brtc PC+2
00205a 9493                      	inc c1
00205b e40f
00205c 2e40
00205d e001
00205e 2e50
00205f 940e 0522                 	PRINTF LCD
002061 1685
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(526): warning: .cseg .db misalignment - padding zero byte
002062 0000                      .db	FSTR,b,0
002063 e429
002064 940e 017d                 	CA LCD_pos, $49 
002066 940e 0113                 	call reset_kpd
002068 940e 25eb                 	call check_reset
00206a 94e8
00206b ede4
00206c e0f9
00206d 95c8
00206e 1520
00206f f409
002070 9468                      	COMPARE game2answer5, a0
002071 f40e                      	brtc PC+2
002072 9493                      	inc c1
002073 e40f
002074 2e40
002075 e001
002076 2e50
002077 940e 0522                 	PRINTF LCD
002079 1685
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(534): warning: .cseg .db misalignment - padding zero byte
00207a 0000                      .db	FSTR,b,0
00207b e42a
00207c 940e 017d                 CA LCD_pos, $4a 
00207e 940e 0113                 	call reset_kpd
002080 940e 25eb                 	call check_reset
002082 94e8
002083 ede6
002084 e0f9
002085 95c8
002086 1520
002087 f409
002088 9468                      	COMPARE game2answer6, a0
002089 f40e                      	brtc PC+2
00208a 9493                      	inc c1
00208b e40f
00208c 2e40
00208d e001
00208e 2e50
00208f 940e 0522                 	PRINTF LCD
002091 1685
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(542): warning: .cseg .db misalignment - padding zero byte
002092 0000                      .db	FSTR,b,0
002093 ed00
002094 2e30
002095 e008
002096 930f
002097 923f
002098 e300
002099 2e30
00209a e006
00209b 943a
00209c f7f1
00209d 943a
00209e 950a
00209f f7d9
0020a0 903f
0020a1 910f
0020a2 943a
0020a3 f791
0020a4 950a
0020a5 f781                      	WAIT_MS 2000
0020a6 e006
0020a7 1690                      	_CPI c1, 6
0020a8 f411                      	brne lose_2
0020a9 940c 20cd                 	jmp win_2
                                 lose_2:
0020ab 940e 0171
0020ad ece0
0020ae e0f3
0020af 940e 051a                 	DISPLAY1 strfalse
0020b1 ef04
0020b2 2e30
0020b3 e002
0020b4 930f
0020b5 923f
0020b6 e300
0020b7 2e30
0020b8 e006
0020b9 943a
0020ba f7f1
0020bb 943a
0020bc 950a
0020bd f7d9
0020be 903f
0020bf 910f
0020c0 943a
0020c1 f791
0020c2 950a
0020c3 f781
0020c4 ec21
0020c5 e16e
0020c6 940e 0631
0020c8 ec21
0020c9 940e 0631                 	INCORRECT_SONG
0020cb 940c 20f8                 	jmp sequence3
                                 win_2:
0020cd 940e 0171
0020cf ebe6
0020d0 e0f3
0020d1 940e 051a                 	DISPLAY1 strcorrect
0020d3 ef04
0020d4 2e30
0020d5 e002
0020d6 930f
0020d7 923f
0020d8 e300
0020d9 2e30
0020da e006
0020db 943a
0020dc f7f1
0020dd 943a
0020de 950a
0020df f7d9
0020e0 903f
0020e1 910f
0020e2 943a
0020e3 f791
0020e4 950a
0020e5 f781
0020e6 e22d
0020e7 e46b
0020e8 940e 0631
0020ea e329
0020eb e46b
0020ec 940e 0631
0020ee e22d
0020ef e46b
0020f0 940e 0631
0020f2 e329
0020f3 940e 0631                 	CORRECT_SONG
0020f5 94a3                      	inc c2
0020f6 940c 20f8                 	jmp sequence3
                                 sequence3:
0020f8 e000
0020f9 2e90                      	_LDI c1, 0 ; counter for each game
0020fa 940e 0171
0020fc e7ee
0020fd e0f9
0020fe 940e 051a
002100 e9e0
002101 e0f9
002102 e420
002103 940e 017d
002105 940e 051a                 	DISPLAY2 strdance4, strdance5
002107 ed00
002108 2e30
002109 e008
00210a 930f
00210b 923f
00210c e300
00210d 2e30
00210e e006
00210f 943a
002110 f7f1
002111 943a
002112 950a
002113 f7d9
002114 903f
002115 910f
002116 943a
002117 f791
002118 950a
002119 f781                      	WAIT_MS 2000
00211a 940e 0171
00211c ede8
00211d e0f9
00211e 940e 051a
002120 efee
002121 e0f9
002122 e420
002123 940e 017d
002125 940e 051a                 	DISPLAY2 strdance_game3, strdance_
002127 ed00
002128 2e30
002129 e008
00212a 930f
00212b 923f
00212c e300
00212d 2e30
00212e e006
00212f 943a
002130 f7f1
002131 943a
002132 950a
002133 f7d9
002134 903f
002135 910f
002136 943a
002137 f791
002138 950a
002139 f781                      	WAIT_MS 2000
00213a 940e 015b                 	call LCD_clear
00213c e40f
00213d 2e40
00213e e001
00213f 2e50
002140 940e 0522                 	PRINTF LCD
002142 2a2a
002143 2a2a
002144 2a2a
002145 2a2a
002146 2a2a
002147 2a2a
002148 2a2a
002149 2a2a
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(564): warning: .cseg .db misalignment - padding zero byte
00214a 0000                      .db	"****************",0
00214b e420
00214c 940e 017d                 	CA LCD_pos, $40
00214e e40f
00214f 2e40
002150 e001
002151 2e50
002152 940e 0522                 	PRINTF LCD
002154 2a2a
002155 2a2a
002156 2a2a
002157 2a2a
002158 2a2a
002159 2a2a
00215a 2a2a
00215b 2a2a
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(567): warning: .cseg .db misalignment - padding zero byte
00215c 0000                      .db	"****************",0
00215d 940e 0113                 	call reset_kpd
00215f 940e 25eb                 	call check_reset
002161 94e8
002162 eeea
002163 e0f9
002164 95c8
002165 1520
002166 f409
002167 9468                      	COMPARE game3answer1, a0
002168 f40e                      	brtc PC+2
002169 9493                      	inc c1
00216a e420
00216b 940e 017d                 	CA LCD_pos, $40
00216d e40f
00216e 2e40
00216f e001
002170 2e50
002171 940e 0522                 	PRINTF LCD
002173 2a2a
002174 852a
002175 2a16
002176 2a2a
002177 2a2a
002178 2a2a
002179 2a2a
00217a 2a2a
00217b 002a                      .db	"***",FSTR,b,"************",0
00217c e424
00217d 940e 017d                 	CA LCD_pos, $44
00217f 940e 0113                 	call reset_kpd
002181 940e 25eb                 	call check_reset
002183 94e8
002184 eeec
002185 e0f9
002186 95c8
002187 1520
002188 f409
002189 9468                      	COMPARE game3answer2, a0
00218a f40e                      	brtc PC+2
00218b 9493                      	inc c1
00218c e40f
00218d 2e40
00218e e001
00218f 2e50
002190 940e 0522                 	PRINTF LCD
002192 1685
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(583): warning: .cseg .db misalignment - padding zero byte
002193 0000                      .db	FSTR,b,0
002194 e425
002195 940e 017d                 	CA LCD_pos, $45 
002197 940e 0113                 	call reset_kpd
002199 940e 25eb                 	call check_reset
00219b 94e8
00219c eeee
00219d e0f9
00219e 95c8
00219f 1520
0021a0 f409
0021a1 9468                      	COMPARE game3answer3, a0
0021a2 f40e                      	brtc PC+2
0021a3 9493                      	inc c1
0021a4 e40f
0021a5 2e40
0021a6 e001
0021a7 2e50
0021a8 940e 0522                 	PRINTF LCD
0021aa 1685
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(591): warning: .cseg .db misalignment - padding zero byte
0021ab 0000                      .db	FSTR,b,0
0021ac e426
0021ad 940e 017d                 	CA LCD_pos, $46 
0021af 940e 0113                 	call reset_kpd
0021b1 940e 25eb                 	call check_reset
0021b3 94e8
0021b4 efe0
0021b5 e0f9
0021b6 95c8
0021b7 1520
0021b8 f409
0021b9 9468                      	COMPARE game3answer4, a0
0021ba f40e                      	brtc PC+2
0021bb 9493                      	inc c1
0021bc e40f
0021bd 2e40
0021be e001
0021bf 2e50
0021c0 940e 0522                 	PRINTF LCD
0021c2 1685
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(599): warning: .cseg .db misalignment - padding zero byte
0021c3 0000                      .db	FSTR,b,0
0021c4 e427
0021c5 940e 017d                 	CA LCD_pos, $47 
0021c7 940e 0113                 	call reset_kpd
0021c9 940e 25eb                 	call check_reset
0021cb 94e8
0021cc efe2
0021cd e0f9
0021ce 95c8
0021cf 1520
0021d0 f409
0021d1 9468                      	COMPARE game3answer5, a0
0021d2 f40e                      	brtc PC+2
0021d3 9493                      	inc c1
0021d4 e40f
0021d5 2e40
0021d6 e001
0021d7 2e50
0021d8 940e 0522                 	PRINTF LCD
0021da 1685
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(607): warning: .cseg .db misalignment - padding zero byte
0021db 0000                      .db	FSTR,b,0
0021dc e428
0021dd 940e 017d                 	CA LCD_pos, $48
0021df 940e 0113                 	call reset_kpd
0021e1 940e 25eb                 	call check_reset
0021e3 94e8
0021e4 efe4
0021e5 e0f9
0021e6 95c8
0021e7 1520
0021e8 f409
0021e9 9468                      	COMPARE game3answer6, a0
0021ea f40e                      	brtc PC+2
0021eb 9493                      	inc c1
0021ec e40f
0021ed 2e40
0021ee e001
0021ef 2e50
0021f0 940e 0522                 	PRINTF LCD
0021f2 1685
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(615): warning: .cseg .db misalignment - padding zero byte
0021f3 0000                      .db	FSTR,b,0
0021f4 e429
0021f5 940e 017d                 	CA LCD_pos, $49 
0021f7 940e 0113                 	call reset_kpd
0021f9 940e 25eb                 	call check_reset
0021fb 94e8
0021fc efe6
0021fd e0f9
0021fe 95c8
0021ff 1520
002200 f409
002201 9468                      	COMPARE game3answer7, a0
002202 f40e                      	brtc PC+2
002203 9493                      	inc c1
002204 e40f
002205 2e40
002206 e001
002207 2e50
002208 940e 0522                 	PRINTF LCD
00220a 1685
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(623): warning: .cseg .db misalignment - padding zero byte
00220b 0000                      .db	FSTR,b,0
00220c e42a
00220d 940e 017d                 	CA LCD_pos, $4a
00220f 940e 0113                 	call reset_kpd
002211 940e 25eb                 	call check_reset
002213 94e8
002214 efe8
002215 e0f9
002216 95c8
002217 1520
002218 f409
002219 9468                      	COMPARE game3answer8, a0
00221a f40e                      	brtc PC+2
00221b 9493                      	inc c1
00221c e40f
00221d 2e40
00221e e001
00221f 2e50
002220 940e 0522                 	PRINTF LCD
002222 1685
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(631): warning: .cseg .db misalignment - padding zero byte
002223 0000                      .db	FSTR,b,0
002224 e42b
002225 940e 017d                 	CA LCD_pos, $4b
002227 940e 0113                 	call reset_kpd
002229 940e 25eb                 	call check_reset
00222b 94e8
00222c efea
00222d e0f9
00222e 95c8
00222f 1520
002230 f409
002231 9468                      	COMPARE game3answer9, a0
002232 f40e                      	brtc PC+2
002233 9493                      	inc c1
002234 e40f
002235 2e40
002236 e001
002237 2e50
002238 940e 0522                 	PRINTF LCD
00223a 1685
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(639): warning: .cseg .db misalignment - padding zero byte
00223b 0000                      .db	FSTR,b,0
00223c e42c
00223d 940e 017d                 	CA LCD_pos, $4c
00223f 940e 0113                 	call reset_kpd
002241 940e 25eb                 	call check_reset
002243 94e8
002244 efec
002245 e0f9
002246 95c8
002247 1520
002248 f409
002249 9468                      	COMPARE game3answer10, a0
00224a f40e                      	brtc PC+2
00224b 9493                      	inc c1
00224c e40f
00224d 2e40
00224e e001
00224f 2e50
002250 940e 0522                 	PRINTF LCD
002252 1685
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(647): warning: .cseg .db misalignment - padding zero byte
002253 0000                      .db	FSTR,b,0
002254 ed00
002255 2e30
002256 e008
002257 930f
002258 923f
002259 e300
00225a 2e30
00225b e006
00225c 943a
00225d f7f1
00225e 943a
00225f 950a
002260 f7d9
002261 903f
002262 910f
002263 943a
002264 f791
002265 950a
002266 f781                      	WAIT_MS 2000
002267 e00a
002268 1690                      	_CPI c1, 10
002269 f411                      	brne lose_3
00226a 940c 228e                 	jmp win_3
                                 lose_3:
00226c 940e 0171
00226e ece0
00226f e0f3
002270 940e 051a                 	DISPLAY1 strfalse
002272 ef04
002273 2e30
002274 e002
002275 930f
002276 923f
002277 e300
002278 2e30
002279 e006
00227a 943a
00227b f7f1
00227c 943a
00227d 950a
00227e f7d9
00227f 903f
002280 910f
002281 943a
002282 f791
002283 950a
002284 f781
002285 ec21
002286 e16e
002287 940e 0631
002289 ec21
00228a 940e 0631                 	INCORRECT_SONG
00228c 940c 22b9                 	jmp final_keypad
                                 win_3:
00228e 940e 0171
002290 ebe6
002291 e0f3
002292 940e 051a                 	DISPLAY1 strcorrect
002294 ef04
002295 2e30
002296 e002
002297 930f
002298 923f
002299 e300
00229a 2e30
00229b e006
00229c 943a
00229d f7f1
00229e 943a
00229f 950a
0022a0 f7d9
0022a1 903f
0022a2 910f
0022a3 943a
0022a4 f791
0022a5 950a
0022a6 f781
0022a7 e22d
0022a8 e46b
0022a9 940e 0631
0022ab e329
0022ac e46b
0022ad 940e 0631
0022af e22d
0022b0 e46b
0022b1 940e 0631
0022b3 e329
0022b4 940e 0631                 	CORRECT_SONG
0022b6 94a3                      	inc c2
0022b7 940c 22b9                 	jmp final_keypad
                                 final_keypad:
0022b9 e002
0022ba 16a0                      	_CPI c2, 2
0022bb f410                      	brsh keypad_won
0022bc 940c 24b2                 	jmp keypad_lost
                                 keypad_won:
0022be 940e 0171
0022c0 e6ec
0022c1 e0f4
0022c2 940e 051a
0022c4 e7ec
0022c5 e0f4
0022c6 e420
0022c7 940e 017d
0022c9 940e 051a                     DISPLAY2 strwin1, strwin2
0022cb e620
0022cc e461
0022cd 940e 0631
0022cf e004
0022d0 2e30
0022d1 e001
0022d2 930f
0022d3 923f
0022d4 e300
0022d5 2e30
0022d6 e006
0022d7 943a
0022d8 f7f1
0022d9 943a
0022da 950a
0022db f7d9
0022dc 903f
0022dd 910f
0022de 943a
0022df f791
0022e0 950a
0022e1 f781
0022e2 e820
0022e3 e461
0022e4 940e 0631
0022e6 e004
0022e7 2e30
0022e8 e001
0022e9 930f
0022ea 923f
0022eb e300
0022ec 2e30
0022ed e006
0022ee 943a
0022ef f7f1
0022f0 943a
0022f1 950a
0022f2 f7d9
0022f3 903f
0022f4 910f
0022f5 943a
0022f6 f791
0022f7 950a
0022f8 f781
0022f9 e620
0022fa e461
0022fb 940e 0631
0022fd e004
0022fe 2e30
0022ff e001
002300 930f
002301 923f
002302 e300
002303 2e30
002304 e006
002305 943a
002306 f7f1
002307 943a
002308 950a
002309 f7d9
00230a 903f
00230b 910f
00230c 943a
00230d f791
00230e 950a
00230f f781
002310 e42c
002311 e461
002312 940e 0631
002314 e004
002315 2e30
002316 e001
002317 930f
002318 923f
002319 e300
00231a 2e30
00231b e006
00231c 943a
00231d f7f1
00231e 943a
00231f 950a
002320 f7d9
002321 903f
002322 910f
002323 943a
002324 f791
002325 950a
002326 f781
002327 e420
002328 e461
002329 940e 0631
00232b e004
00232c 2e30
00232d e001
00232e 930f
00232f 923f
002330 e300
002331 2e30
002332 e006
002333 943a
002334 f7f1
002335 943a
002336 950a
002337 f7d9
002338 903f
002339 910f
00233a 943a
00233b f791
00233c 950a
00233d f781
00233e e320
00233f e461
002340 940e 0631
002342 e004
002343 2e30
002344 e001
002345 930f
002346 923f
002347 e300
002348 2e30
002349 e006
00234a 943a
00234b f7f1
00234c 943a
00234d 950a
00234e f7d9
00234f 903f
002350 910f
002351 943a
002352 f791
002353 950a
002354 f781
002355 e226
002356 ea6a
002357 940e 0631
002359 e320
00235a ea6a
00235b 940e 0631
00235d e302
00235e 2e30
00235f e001
002360 930f
002361 923f
002362 e300
002363 2e30
002364 e006
002365 943a
002366 f7f1
002367 943a
002368 950a
002369 f7d9
00236a 903f
00236b 910f
00236c 943a
00236d f791
00236e 950a
00236f f781
002370 e52b
002371 e461
002372 940e 0631
002374 e004
002375 2e30
002376 e001
002377 930f
002378 923f
002379 e300
00237a 2e30
00237b e006
00237c 943a
00237d f7f1
00237e 943a
00237f 950a
002380 f7d9
002381 903f
002382 910f
002383 943a
002384 f791
002385 950a
002386 f781
002387 e729
002388 e461
002389 940e 0631
00238b e004
00238c 2e30
00238d e001
00238e 930f
00238f 923f
002390 e300
002391 2e30
002392 e006
002393 943a
002394 f7f1
002395 943a
002396 950a
002397 f7d9
002398 903f
002399 910f
00239a 943a
00239b f791
00239c 950a
00239d f781
00239e e52b
00239f e461
0023a0 940e 0631
0023a2 e004
0023a3 2e30
0023a4 e001
0023a5 930f
0023a6 923f
0023a7 e300
0023a8 2e30
0023a9 e006
0023aa 943a
0023ab f7f1
0023ac 943a
0023ad 950a
0023ae f7d9
0023af 903f
0023b0 910f
0023b1 943a
0023b2 f791
0023b3 950a
0023b4 f781
0023b5 e428
0023b6 e461
0023b7 940e 0631
0023b9 e004
0023ba 2e30
0023bb e001
0023bc 930f
0023bd 923f
0023be e300
0023bf 2e30
0023c0 e006
0023c1 943a
0023c2 f7f1
0023c3 943a
0023c4 950a
0023c5 f7d9
0023c6 903f
0023c7 910f
0023c8 943a
0023c9 f791
0023ca 950a
0023cb f781
0023cc e12e
0023cd e461
0023ce 940e 0631
0023d0 e004
0023d1 2e30
0023d2 e001
0023d3 930f
0023d4 923f
0023d5 e300
0023d6 2e30
0023d7 e006
0023d8 943a
0023d9 f7f1
0023da 943a
0023db 950a
0023dc f7d9
0023dd 903f
0023de 910f
0023df 943a
0023e0 f791
0023e1 950a
0023e2 f781
0023e3 e22d
0023e4 e461
0023e5 940e 0631
0023e7 e004
0023e8 2e30
0023e9 e001
0023ea 930f
0023eb 923f
0023ec e300
0023ed 2e30
0023ee e006
0023ef 943a
0023f0 f7f1
0023f1 943a
0023f2 950a
0023f3 f7d9
0023f4 903f
0023f5 910f
0023f6 943a
0023f7 f791
0023f8 950a
0023f9 f781
0023fa e224
0023fb ea6a
0023fc 940e 0631
0023fe e22d
0023ff ea6a
002400 940e 0631
002402 e302
002403 2e30
002404 e001
002405 930f
002406 923f
002407 e300
002408 2e30
002409 e006
00240a 943a
00240b f7f1
00240c 943a
00240d 950a
00240e f7d9
00240f 903f
002410 910f
002411 943a
002412 f791
002413 950a
002414 f781
002415 e521
002416 e461
002417 940e 0631
002419 e004
00241a 2e30
00241b e001
00241c 930f
00241d 923f
00241e e300
00241f 2e30
002420 e006
002421 943a
002422 f7f1
002423 943a
002424 950a
002425 f7d9
002426 903f
002427 910f
002428 943a
002429 f791
00242a 950a
00242b f781
00242c e62c
00242d e461
00242e 940e 0631
002430 e004
002431 2e30
002432 e001
002433 930f
002434 923f
002435 e300
002436 2e30
002437 e006
002438 943a
002439 f7f1
00243a 943a
00243b 950a
00243c f7d9
00243d 903f
00243e 910f
00243f 943a
002440 f791
002441 950a
002442 f781
002443 e521
002444 e461
002445 940e 0631
002447 e004
002448 2e30
002449 e001
00244a 930f
00244b 923f
00244c e300
00244d 2e30
00244e e006
00244f 943a
002450 f7f1
002451 943a
002452 950a
002453 f7d9
002454 903f
002455 910f
002456 943a
002457 f791
002458 950a
002459 f781
00245a e420
00245b e461
00245c 940e 0631
00245e e004
00245f 2e30
002460 e001
002461 930f
002462 923f
002463 e300
002464 2e30
002465 e006
002466 943a
002467 f7f1
002468 943a
002469 950a
00246a f7d9
00246b 903f
00246c 910f
00246d 943a
00246e f791
00246f 950a
002470 f781
002471 e326
002472 e461
002473 940e 0631
002475 e004
002476 2e30
002477 e001
002478 930f
002479 923f
00247a e300
00247b 2e30
00247c e006
00247d 943a
00247e f7f1
00247f 943a
002480 950a
002481 f7d9
002482 903f
002483 910f
002484 943a
002485 f791
002486 950a
002487 f781
002488 e228
002489 ea6a
00248a 940e 0631
00248c e224
00248d ec68
00248e 940e 0631                 	CELEBRATE_song
002490 940e 0171
002492 e4e4
002493 e0f4
002494 940e 051a
002496 e5e6
002497 e0f4
002498 e420
002499 940e 017d
00249b 940e 051a                 	DISPLAY2 strclue3, strclue3b
00249d ea00
00249e 2e30
00249f e100
0024a0 930f
0024a1 923f
0024a2 e300
0024a3 2e30
0024a4 e006
0024a5 943a
0024a6 f7f1
0024a7 943a
0024a8 950a
0024a9 f7d9
0024aa 903f
0024ab 910f
0024ac 943a
0024ad f791
0024ae 950a
0024af f781                      	WAIT_MS 4000
0024b0 940c 0a48                 	jmp main_loop
                                 keypad_lost:
0024b2 940e 0171
0024b4 e8ee
0024b5 e0f4
0024b6 940e 051a
0024b8 eae0
0024b9 e0f4
0024ba e420
0024bb 940e 017d
0024bd 940e 051a                 	DISPLAY2 strlose1, strlose2
0024bf e323
0024c0 e466
0024c1 940e 0631
0024c3 e30c
0024c4 2e30
0024c5 e001
0024c6 930f
0024c7 923f
0024c8 e300
0024c9 2e30
0024ca e006
0024cb 943a
0024cc f7f1
0024cd 943a
0024ce 950a
0024cf f7d9
0024d0 903f
0024d1 910f
0024d2 943a
0024d3 f791
0024d4 950a
0024d5 f781
0024d6 e224
0024d7 e466
0024d8 940e 0631
0024da e50a
0024db 2e30
0024dc e001
0024dd 930f
0024de 923f
0024df e300
0024e0 2e30
0024e1 e006
0024e2 943a
0024e3 f7f1
0024e4 943a
0024e5 950a
0024e6 f7d9
0024e7 903f
0024e8 910f
0024e9 943a
0024ea f791
0024eb 950a
0024ec f781
0024ed e224
0024ee e466
0024ef 940e 0631
0024f1 e50a
0024f2 2e30
0024f3 e001
0024f4 930f
0024f5 923f
0024f6 e300
0024f7 2e30
0024f8 e006
0024f9 943a
0024fa f7f1
0024fb 943a
0024fc 950a
0024fd f7d9
0024fe 903f
0024ff 910f
002500 943a
002501 f791
002502 950a
002503 f781
002504 e224
002505 e466
002506 940e 0631
002508 e50a
002509 2e30
00250a e001
00250b 930f
00250c 923f
00250d e300
00250e 2e30
00250f e006
002510 943a
002511 f7f1
002512 943a
002513 950a
002514 f7d9
002515 903f
002516 910f
002517 943a
002518 f791
002519 950a
00251a f781
00251b e224
00251c e466
00251d 940e 0631
00251f e004
002520 2e30
002521 e001
002522 930f
002523 923f
002524 e300
002525 2e30
002526 e006
002527 943a
002528 f7f1
002529 943a
00252a 950a
00252b f7d9
00252c 903f
00252d 910f
00252e 943a
00252f f791
002530 950a
002531 f781
002532 e226
002533 e466
002534 940e 0631
002536 e004
002537 2e30
002538 e001
002539 930f
00253a 923f
00253b e300
00253c 2e30
00253d e006
00253e 943a
00253f f7f1
002540 943a
002541 950a
002542 f7d9
002543 903f
002544 910f
002545 943a
002546 f791
002547 950a
002548 f781
002549 e22a
00254a e466
00254b 940e 0631
00254d e004
00254e 2e30
00254f e001
002550 930f
002551 923f
002552 e300
002553 2e30
002554 e006
002555 943a
002556 f7f1
002557 943a
002558 950a
002559 f7d9
00255a 903f
00255b 910f
00255c 943a
00255d f791
00255e 950a
00255f f781
002560 e320
002561 e86c
002562 940e 0631
002564 eb0c
002565 2e30
002566 e003
002567 930f
002568 923f
002569 e300
00256a 2e30
00256b e006
00256c 943a
00256d f7f1
00256e 943a
00256f 950a
002570 f7d9
002571 903f
002572 910f
002573 943a
002574 f791
002575 950a
002576 f781
002577 e320
002578 e664
002579 940e 0631
00257b e420
00257c e664
00257d 940e 0631
00257f e42c
002580 e664
002581 940e 0631
002583 e326
002584 e664
002585 940e 0631
002587 e320
002588 e664
002589 940e 0631
00258b e326
00258c e664
00258d 940e 0631
00258f e32c
002590 e664
002591 940e 0631
002593 e326
002594 e664
002595 940e 0631
002597 e32c
002598 e664
002599 940e 0631
00259b e420
00259c e560
00259d 940e 0631
00259f e428
0025a0 e36c
0025a1 940e 0631
0025a3 e420
0025a4 e966
0025a5 940e 0631                 	LOSE_SONG
0025a7 940c 0a48                 	jmp main_loop
                                 
                                 end:
0025a9 940e 0171
0025ab e4ec
0025ac e0f5
0025ad 940e 051a
0025af e5ee
0025b0 e0f5
0025b1 e420
0025b2 940e 017d
0025b4 940e 051a                 	DISPLAY2 str10, str11
0025b6 ed00
0025b7 2e30
0025b8 e008
0025b9 930f
0025ba 923f
0025bb e300
0025bc 2e30
0025bd e006
0025be 943a
0025bf f7f1
0025c0 943a
0025c1 950a
0025c2 f7d9
0025c3 903f
0025c4 910f
0025c5 943a
0025c6 f791
0025c7 950a
0025c8 f781                      	WAIT_MS 2000
0025c9 940e 0171
0025cb e1e0
0025cc e0fa
0025cd 940e 051a
0025cf e2e2
0025d0 e0fa
0025d1 e420
0025d2 940e 017d
0025d4 940e 051a                 	DISPLAY2 strcred, strcred2
0025d6 ed00
0025d7 2e30
0025d8 e008
0025d9 930f
0025da 923f
0025db e300
0025dc 2e30
0025dd e006
0025de 943a
0025df f7f1
0025e0 943a
0025e1 950a
0025e2 f7d9
0025e3 903f
0025e4 910f
0025e5 943a
0025e6 f791
0025e7 950a
0025e8 f781                      	WAIT_MS 2000
0025e9 940c 0708                 	jmp reset
                                 
                                 check_reset:
0025eb 2e82                      	mov c0, a0
0025ec e108
0025ed 1680                      	_CPI c0, 0x18 ; check if * key pressed
0025ee f409                      	brne PC+2
0025ef 940c 0708                 	jmp reset


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

"ATmega128" register use summary:
x  :   6 y  :   0 z  :   0 r0 :  43 r1 :   6 r2 :   6 r3 :1612 r4 :  43 
r5 :  43 r6 :   0 r7 :   0 r8 :  12 r9 :  63 r10:  10 r11:   9 r12:  15 
r13:   4 r14:   8 r15:   4 r16:2677 r17:   1 r18: 553 r19:  49 r20:  28 
r21:  36 r22: 389 r23:  38 r24:   8 r25:  16 r26:   3 r27:   3 r28:   0 
r29:   0 r30: 199 r31: 193 
Registers used: 29 out of 35 (82.9%)

"ATmega128" instruction use summary:
.lds  :   0 .sts  :   0 adc   :   0 add   :   4 adiw  :   6 and   :   4 
andi  :  37 asr   :   2 bclr  :   0 bld   :   2 brbc  :   0 brbs  :   0 
brcc  :   5 brcs  :   0 break :   0 breq  :  52 brge  :   0 brhc  :   0 
brhs  :   0 brid  :   0 brie  :   0 brlo  :   0 brlt  :   0 brmi  :   5 
brne  :1012 brpl  :   1 brsh  :   4 brtc  :  38 brts  :  10 brvc  :   0 
brvs  :   0 bset  :   0 bst   :   6 call  : 818 cbi   :   7 cbr   :   0 
clc   :   1 clh   :   0 cli   :   0 cln   :   0 clr   :  55 cls   :   0 
clt   :  34 clv   :   0 clz   :   0 com   :   8 cp    :  46 cpc   :   6 
cpi   :  49 cpse  :   0 dec   :1161 elpm  :   0 eor   :   1 fmul  :   0 
fmuls :   0 fmulsu:   0 icall :   1 ijmp  :   1 in    :  10 inc   :  41 
jmp   : 104 ld    :   6 ldd   :   0 ldi   :2147 lds   :   3 lpm   : 117 
lsl   :   1 lsr   :   3 mov   : 640 movw  :   0 mul   :   0 muls  :   0 
mulsu :   0 neg   :   0 nop   :   8 or    :   0 ori   :   2 out   :  21 
pop   : 485 push  : 484 rcall :  50 ret   :  35 reti  :   2 rjmp  :  48 
rol   :  10 ror   :  17 sbc   :   9 sbci  :   1 sbi   :   6 sbic  :   0 
sbis  :   1 sbiw  :   0 sbr   :   1 sbrc  :  23 sbrs  :   0 sec   :   0 
seh   :   0 sei   :   2 sen   :   0 ser   :   0 ses   :   0 set   :  34 
sev   :   0 sez   :   0 sleep :   0 spm   :   0 st    :   0 std   :   0 
sts   :   3 sub   :  19 subi  :  10 swap  :   4 tst   :  15 wdr   :   0 

Instructions used: 62 out of 114 (54.4%)

"ATmega128" memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x004be4  17176   2208  19384  131072  14.8%
[.dseg] 0x000100 0x000100      0      0      0    4096   0.0%
[.eseg] 0x000000 0x000000      0      0      0    4096   0.0%

Assembly complete, 0 errors, 153 warnings
