Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2.2 (win64) Build 3118627 Tue Feb  9 05:14:06 MST 2021
| Date         : Sun Oct 10 19:19:06 2021
| Host         : LAPTOP-1ENOPNGD running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file projectLab1b_control_sets_placed.rpt
| Design       : projectLab1b
| Device       : xc7a35t
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     9 |
|    Minimum number of control sets                        |     9 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    42 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     9 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              72 |           42 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              21 |            6 |
| Yes          | No                    | No                     |              21 |           13 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              44 |           14 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+--------------------------+--------------------------+------------------+----------------+--------------+
|   Clock Signal   |       Enable Signal      |     Set/Reset Signal     | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------+--------------------------+--------------------------+------------------+----------------+--------------+
|  clock_IBUF_BUFG | input2reg_i_2_n_0        | input1reg16_out          |                1 |              1 |         1.00 |
|  clock_IBUF_BUFG | input3reg_i_1_n_0        | input1reg16_out          |                1 |              1 |         1.00 |
|  clock_IBUF_BUFG | p_0_in0                  | tempWidthEnA[18]_i_1_n_0 |                3 |              9 |         3.00 |
|  clock_IBUF_BUFG | tempWidthEnB[18]_i_1_n_0 | tempWidthEnA[18]_i_1_n_0 |                3 |              9 |         3.00 |
|  clock_IBUF_BUFG | tempWidthEnA[20]_i_2_n_0 | tempWidthEnA[20]_i_1_n_0 |                3 |             12 |         4.00 |
|  clock_IBUF_BUFG | tempWidthEnB[20]_i_1_n_0 | tempWidthEnA[20]_i_1_n_0 |                3 |             12 |         4.00 |
|  clock_IBUF_BUFG |                          | counter[20]_i_1_n_0      |                6 |             21 |         3.50 |
|  clock_IBUF_BUFG | switch12_IBUF            |                          |               13 |             21 |         1.62 |
|  clock_IBUF_BUFG |                          |                          |               42 |             72 |         1.71 |
+------------------+--------------------------+--------------------------+------------------+----------------+--------------+


