INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /mnt/2UB102/HPCC_FPGA-master/STREAM/build/bin/xilinx_reports/link
	Log files: /mnt/2UB102/HPCC_FPGA-master/STREAM/build/bin/xilinx_reports/logs/link
INFO: [v++ 60-1548] Creating build summary session with primary output /mnt/2UB102/HPCC_FPGA-master/STREAM/build/bin/stream_kernels_single.xclbin.link_summary, at Sun Nov 28 21:42:54 2021
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Sun Nov 28 21:42:54 2021
INFO: [v++ 60-1315] Creating rulecheck session with output '/mnt/2UB102/HPCC_FPGA-master/STREAM/build/bin/xilinx_reports/link/v++_link_stream_kernels_single_guidance.html', at Sun Nov 28 21:42:55 2021
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/hw/hw.xsa'
INFO: [v++ 74-74] Compiler Version string: 2020.2
INFO: [v++ 60-629] Linking for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u50_gen3x16_xdma_201920_3
INFO: [v++ 60-1332] Run 'run_link' status: Not started
INFO: [v++ 60-1443] [21:42:57] Run run_link: Step system_link: Started
INFO: [v++ 60-1453] Command Line: system_link --xo /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/xilinx_tmp_compile/stream_kernels_single.xo --config /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/int/syslinkConfig.ini --xpfm /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm --target hw --output_dir /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/int --temp_dir /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/sys_link
INFO: [v++ 60-1454] Run Directory: /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/run_link
INFO: [SYSTEM_LINK 60-1316] Initiating connection to rulecheck server, at Sun Nov 28 21:42:58 2021
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/xilinx_tmp_compile/stream_kernels_single.xo
INFO: [SYSTEM_LINK 82-53] Creating IP database /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-38] [21:42:58] build_xd_ip_db started: /tools/Xilinx/Vitis/2020.2/bin/build_xd_ip_db -ip_search 0  -sds-pf /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/sys_link/hw.hpfm -clkid 0 -ip /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/sys_link/iprepo/xilinx_com_hls_calc_0_1_0,calc_0 -o /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-37] [21:43:01] build_xd_ip_db finished successfully
Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1691.977 ; gain = 0.000 ; free physical = 34986 ; free virtual = 115719
INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM_LINK 82-38] [21:43:01] cfgen started: /tools/Xilinx/Vitis/2020.2/bin/cfgen  -nk calc_0:1 -slr calc_0_1:SLR0 -sp calc_0_1.m_axi_gmem:HBM[0] -dmclkid 0 -r /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [CFGEN 83-0] Kernel Specs: 
INFO: [CFGEN 83-0]   kernel: calc_0, num: 1  {calc_0_1}
INFO: [CFGEN 83-0] Port Specs: 
INFO: [CFGEN 83-0]   kernel: calc_0_1, k_port: m_axi_gmem, sptag: HBM[0]
INFO: [CFGEN 83-0] SLR Specs: 
INFO: [CFGEN 83-0]   instance: calc_0_1, SLR: SLR0
INFO: [CFGEN 83-2228] Creating mapping for argument calc_0_1.in1 to HBM[0] for directive calc_0_1.m_axi_gmem:HBM[0]
INFO: [CFGEN 83-2228] Creating mapping for argument calc_0_1.in2 to HBM[0] for directive calc_0_1.m_axi_gmem:HBM[0]
INFO: [CFGEN 83-2228] Creating mapping for argument calc_0_1.out to HBM[0] for directive calc_0_1.m_axi_gmem:HBM[0]
INFO: [SYSTEM_LINK 82-37] [21:43:02] cfgen finished successfully
Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1691.977 ; gain = 0.000 ; free physical = 34984 ; free virtual = 115714
INFO: [SYSTEM_LINK 82-52] Create top-level block diagram
INFO: [SYSTEM_LINK 82-38] [21:43:02] cf2bd started: /tools/Xilinx/Vitis/2020.2/bin/cf2bd  --linux --trace_buffer 1024 --input_file /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml --cf_name dr --working_dir /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/sys_link/_sysl/.xsd --temp_dir /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/sys_link --output_dir /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/int --target_bd ulp.bd
INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml -r /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml
INFO: [CF2BD 82-28] cf2xd finished successfully
INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -bd ulp.bd -dn dr -dp /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/sys_link/_sysl/.xsd
INFO: [CF2BD 82-28] cf_xsd finished successfully
INFO: [SYSTEM_LINK 82-37] [21:43:03] cf2bd finished successfully
Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1691.977 ; gain = 0.000 ; free physical = 34973 ; free virtual = 115711
INFO: [v++ 60-1441] [21:43:03] Run run_link: Step system_link: Completed
Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1585.473 ; gain = 0.000 ; free physical = 35019 ; free virtual = 115752
INFO: [v++ 60-1443] [21:43:03] Run run_link: Step cf2sw: Started
INFO: [v++ 60-1453] Command Line: cf2sw -sdsl /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/int/sdsl.dat -rtd /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/int/cf2sw.rtd -nofilter /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/int/cf2sw_full.rtd -xclbin /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/int/xclbin_orig.xml -o /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/int/xclbin_orig.1.xml
INFO: [v++ 60-1454] Run Directory: /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/run_link
INFO: [v++ 60-1441] [21:43:05] Run run_link: Step cf2sw: Completed
Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1585.473 ; gain = 0.000 ; free physical = 35022 ; free virtual = 115756
INFO: [v++ 60-1443] [21:43:05] Run run_link: Step rtd2_system_diagram: Started
INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram
INFO: [v++ 60-1454] Run Directory: /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/run_link
INFO: [v++ 60-1441] [21:43:06] Run run_link: Step rtd2_system_diagram: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.79 . Memory (MB): peak = 1585.473 ; gain = 0.000 ; free physical = 34612 ; free virtual = 115342
INFO: [v++ 60-1443] [21:43:06] Run run_link: Step vpl: Started
INFO: [v++ 60-1453] Command Line: vpl -t hw -f xilinx_u50_gen3x16_xdma_201920_3 --remote_ip_cache /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/.ipcache --output_dir /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/int --log_dir /mnt/2UB102/HPCC_FPGA-master/STREAM/build/bin/xilinx_reports/logs/link --report_dir /mnt/2UB102/HPCC_FPGA-master/STREAM/build/bin/xilinx_reports/link --config /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/int/vplConfig.ini -k /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link --no-info --iprepo /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/int/xo/ip_repo/xilinx_com_hls_calc_0_1_0 --messageDb /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/run_link/vpl.pb /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/int/dr.bd.tcl
INFO: [v++ 60-1454] Run Directory: /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/run_link

****** vpl v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [VPL 60-839] Read in kernel information from file '/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/int/kernel_info.dat'.
INFO: [VPL 74-74] Compiler Version string: 2020.2
INFO: [VPL 60-423]   Target device: xilinx_u50_gen3x16_xdma_201920_3
INFO: [VPL 60-1032] Extracting hardware platform to /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/.local/hw_platform
WARNING: /tools/Xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
[21:43:15] Run vpl: Step create_project: Started
Creating Vivado project.
[21:43:20] Run vpl: Step create_project: Completed
[21:43:20] Run vpl: Step create_bd: Started
[21:43:54] Run vpl: Step create_bd: Completed
[21:43:54] Run vpl: Step update_bd: Started
[21:43:54] Run vpl: Step update_bd: Completed
[21:43:54] Run vpl: Step generate_target: Started
[21:44:17] Run vpl: Step generate_target: Completed
[21:44:17] Run vpl: Step config_hw_runs: Started
[21:44:26] Run vpl: Step config_hw_runs: Completed
[21:44:26] Run vpl: Step synth: Started
[21:44:57] Block-level synthesis in progress, 0 of 82 jobs complete, 21 jobs running.
[21:45:28] Block-level synthesis in progress, 39 of 82 jobs complete, 2 jobs running.
[21:45:58] Block-level synthesis in progress, 71 of 82 jobs complete, 3 jobs running.
[21:46:28] Block-level synthesis in progress, 78 of 82 jobs complete, 3 jobs running.
[21:46:58] Block-level synthesis in progress, 80 of 82 jobs complete, 1 job running.
[21:47:28] Block-level synthesis in progress, 80 of 82 jobs complete, 2 jobs running.
[21:47:58] Block-level synthesis in progress, 82 of 82 jobs complete, 0 jobs running.
[21:48:28] Top-level synthesis in progress.
[21:48:58] Run vpl: Step synth: Completed
[21:48:58] Run vpl: Step impl: Started
[22:17:02] Finished 2nd of 6 tasks (FPGA linking synthesized kernels to platform). Elapsed time: 00h 33m 56s 

[22:17:02] Starting logic optimization..
[22:17:33] Phase 1 Retarget
[22:17:33] Phase 2 Constant propagation
[22:17:33] Phase 3 Sweep
[22:18:03] Phase 4 BUFG optimization
[22:18:03] Phase 5 Shift Register Optimization
[22:18:03] Phase 6 Post Processing Netlist
[22:20:03] Finished 3rd of 6 tasks (FPGA logic optimization). Elapsed time: 00h 03m 00s 

[22:20:03] Starting logic placement..
[22:20:33] Phase 1 Placer Initialization
[22:20:33] Phase 1.1 Placer Initialization Netlist Sorting
[22:21:33] Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
[22:21:33] Phase 1.3 Build Placer Netlist Model
[22:22:03] Phase 1.4 Constrain Clocks/Macros
[22:22:03] Phase 2 Global Placement
[22:22:03] Phase 2.1 Floorplanning
[22:22:33] Phase 2.1.1 Partition Driven Placement
[22:22:33] Phase 2.1.1.1 PBP: Partition Driven Placement
[22:22:33] Phase 2.1.1.2 PBP: Clock Region Placement
[22:23:04] Phase 2.1.1.3 PBP: Compute Congestion
[22:23:04] Phase 2.1.1.4 PBP: UpdateTiming
[22:23:04] Phase 2.1.1.5 PBP: Add part constraints
[22:23:34] Phase 2.2 Update Timing before SLR Path Opt
[22:23:34] Phase 2.3 Global Placement Core
[22:25:34] Phase 2.3.1 Physical Synthesis In Placer
[22:26:34] Phase 3 Detail Placement
[22:26:34] Phase 3.1 Commit Multi Column Macros
[22:26:34] Phase 3.2 Commit Most Macros & LUTRAMs
[22:26:34] Phase 3.3 Small Shape DP
[22:26:34] Phase 3.3.1 Small Shape Clustering
[22:27:04] Phase 3.3.2 Flow Legalize Slice Clusters
[22:27:04] Phase 3.3.3 Slice Area Swap
[22:27:04] Phase 3.4 Place Remaining
[22:27:04] Phase 3.5 Re-assign LUT pins
[22:27:04] Phase 3.6 Pipeline Register Optimization
[22:27:35] Phase 3.7 Fast Optimization
[22:27:35] Phase 4 Post Placement Optimization and Clean-Up
[22:27:35] Phase 4.1 Post Commit Optimization
[22:28:05] Phase 4.1.1 Post Placement Optimization
[22:28:05] Phase 4.1.1.1 BUFG Insertion
[22:28:05] Phase 1 Physical Synthesis Initialization
[22:28:05] Phase 4.1.1.2 BUFG Replication
[22:28:05] Phase 4.1.1.3 Replication
[22:28:35] Phase 4.2 Post Placement Cleanup
[22:28:35] Phase 4.3 Placer Reporting
[22:28:35] Phase 4.3.1 Print Estimated Congestion
[22:28:35] Phase 4.4 Final Placement Cleanup
[22:33:06] Finished 4th of 6 tasks (FPGA logic placement). Elapsed time: 00h 13m 02s 

[22:33:06] Starting logic routing..
[22:33:06] Phase 1 Build RT Design
[22:33:36] Phase 2 Router Initialization
[22:33:36] Phase 2.1 Fix Topology Constraints
[22:34:36] Phase 2.2 Pre Route Cleanup
[22:34:36] Phase 2.3 Global Clock Net Routing
[22:34:36] Phase 2.4 Update Timing
[22:35:06] Phase 2.5 Update Timing for Bus Skew
[22:35:06] Phase 2.5.1 Update Timing
[22:35:36] Phase 3 Initial Routing
[22:35:36] Phase 3.1 Global Routing
[22:35:36] Phase 4 Rip-up And Reroute
[22:35:36] Phase 4.1 Global Iteration 0
[22:37:07] Phase 4.2 Global Iteration 1
[22:37:37] Phase 4.3 Global Iteration 2
[22:38:07] Phase 5 Delay and Skew Optimization
[22:38:07] Phase 5.1 Delay CleanUp
[22:38:07] Phase 5.1.1 Update Timing
[22:38:07] Phase 5.2 Clock Skew Optimization
[22:38:07] Phase 6 Post Hold Fix
[22:38:07] Phase 6.1 Hold Fix Iter
[22:38:07] Phase 6.1.1 Update Timing
[22:38:37] Phase 7 Leaf Clock Prog Delay Opt
[22:38:37] Phase 8 Route finalize
[22:38:37] Phase 9 Verifying routed nets
[22:38:37] Phase 10 Depositing Routes
[22:39:07] Phase 11 Post Router Timing
[22:39:07] Finished 5th of 6 tasks (FPGA routing). Elapsed time: 00h 06m 01s 

[22:39:07] Starting bitstream generation..
Starting optional post-route physical design optimization.
Finished optional post-route physical design optimization.
[22:46:09] Creating bitmap...
[22:48:39] Writing bitstream ./level0_i_ulp_my_rm_partial.bit...
[22:48:39] Finished 6th of 6 tasks (FPGA bitstream generation). Elapsed time: 00h 09m 32s 
[22:48:58] Run vpl: Step impl: Completed
[22:48:58] Run vpl: FINISHED. Run Status: impl Complete!
INFO: [v++ 60-1441] [22:48:59] Run run_link: Step vpl: Completed
Time (s): cpu = 00:00:13 ; elapsed = 01:05:53 . Memory (MB): peak = 1585.473 ; gain = 0.000 ; free physical = 31053 ; free virtual = 113191
INFO: [v++ 60-1443] [22:48:59] Run run_link: Step rtdgen: Started
INFO: [v++ 60-1453] Command Line: rtdgen
INFO: [v++ 60-1454] Run Directory: /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/run_link
INFO: [v++ 60-991] clock name 'clk_kernel2_in' (clock ID '1') is being mapped to clock name 'KERNEL_CLK' in the xclbin
INFO: [v++ 60-991] clock name 'clk_kernel_in' (clock ID '0') is being mapped to clock name 'DATA_CLK' in the xclbin
INFO: [v++ 60-991] clock name 'hbm_aclk' (clock ID '') is being mapped to clock name 'hbm_aclk' in the xclbin
INFO: [v++ 60-1230] The compiler selected the following frequencies for the runtime controllable kernel clock(s) and scalable system clock(s): System (SYSTEM) clock: hbm_aclk = 450, Kernel (KERNEL) clock: clk_kernel2_in = 500, Kernel (DATA) clock: clk_kernel_in = 300
INFO: [v++ 60-1453] Command Line: cf2sw -a /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/int/address_map.xml -sdsl /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/int/sdsl.dat -xclbin /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/int/xclbin_orig.xml -rtd /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/int/stream_kernels_single.rtd -o /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/int/stream_kernels_single.xml
INFO: [v++ 60-1652] Cf2sw returned exit code: 0
INFO: [v++ 60-2311] HPISystemDiagram::writeSystemDiagramAfterRunningVivado, rtdInputFilePath: /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/int/stream_kernels_single.rtd
INFO: [v++ 60-2312] HPISystemDiagram::writeSystemDiagramAfterRunningVivado, systemDiagramOutputFilePath: /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/int/systemDiagramModelSlrBaseAddress.json
INFO: [v++ 60-1618] Launching 
INFO: [v++ 60-1441] [22:49:00] Run run_link: Step rtdgen: Completed
Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1585.473 ; gain = 0.000 ; free physical = 31060 ; free virtual = 113199
INFO: [v++ 60-1443] [22:49:00] Run run_link: Step xclbinutil: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --add-section BITSTREAM:RAW:/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/int/partial.bit --force --target hw --key-value SYS:dfx_enable:true --add-section :JSON:/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/int/stream_kernels_single.rtd --append-section :JSON:/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/int/appendSection.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/int/stream_kernels_single_xml.rtd --add-section BUILD_METADATA:JSON:/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/int/stream_kernels_single_build.rtd --add-section EMBEDDED_METADATA:RAW:/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/int/stream_kernels_single.xml --add-section SYSTEM_METADATA:RAW:/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/int/systemDiagramModelSlrBaseAddress.json --key-value SYS:PlatformVBNV:xilinx_u50_gen3x16_xdma_201920_3 --output /mnt/2UB102/HPCC_FPGA-master/STREAM/build/bin/stream_kernels_single.xclbin
INFO: [v++ 60-1454] Run Directory: /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/run_link
XRT Build Version: 2.13.466 (2022.1)
       Build Date: 2022-04-14 17:43:11
          Hash ID: f5505e402c2ca1ffe45eb6d3a9399b23a0dc8776
Creating a default 'in-memory' xclbin image.

Section: 'BITSTREAM'(0) was successfully added.
Size   : 31035448 bytes
Format : RAW
File   : '/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/int/partial.bit'

Section: 'MEM_TOPOLOGY'(6) was successfully added.
Format : JSON
File   : 'mem_topology'

Section: 'IP_LAYOUT'(8) was successfully added.
Format : JSON
File   : 'ip_layout'

Section: 'CONNECTIVITY'(7) was successfully added.
Format : JSON
File   : 'connectivity'

Section: 'CLOCK_FREQ_TOPOLOGY'(11) was successfully added.
Size   : 410 bytes
Format : JSON
File   : '/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/int/stream_kernels_single_xml.rtd'

Section: 'BUILD_METADATA'(14) was successfully added.
Size   : 2966 bytes
Format : JSON
File   : '/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/int/stream_kernels_single_build.rtd'

Section: 'EMBEDDED_METADATA'(2) was successfully added.
Size   : 3323 bytes
Format : RAW
File   : '/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/int/stream_kernels_single.xml'

Section: 'SYSTEM_METADATA'(22) was successfully added.
Size   : 13532 bytes
Format : RAW
File   : '/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/int/systemDiagramModelSlrBaseAddress.json'

Section: 'PARTITION_METADATA'(20) was successfully appended to.
Format : JSON
File   : 'partition_metadata'

Section: 'IP_LAYOUT'(8) was successfully appended to.
Format : JSON
File   : 'ip_layout'
Successfully wrote (31082540 bytes) to the output file: /mnt/2UB102/HPCC_FPGA-master/STREAM/build/bin/stream_kernels_single.xclbin
Leaving xclbinutil.
INFO: [v++ 60-1441] [22:49:00] Run run_link: Step xclbinutil: Completed
Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1585.473 ; gain = 0.000 ; free physical = 31037 ; free virtual = 113209
INFO: [v++ 60-1443] [22:49:00] Run run_link: Step xclbinutilinfo: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --quiet --force --info /mnt/2UB102/HPCC_FPGA-master/STREAM/build/bin/stream_kernels_single.xclbin.info --input /mnt/2UB102/HPCC_FPGA-master/STREAM/build/bin/stream_kernels_single.xclbin
INFO: [v++ 60-1454] Run Directory: /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/run_link
INFO: [v++ 60-1441] [22:49:00] Run run_link: Step xclbinutilinfo: Completed
Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.20 . Memory (MB): peak = 1585.473 ; gain = 0.000 ; free physical = 31037 ; free virtual = 113206
INFO: [v++ 60-1443] [22:49:00] Run run_link: Step generate_sc_driver: Started
INFO: [v++ 60-1453] Command Line: 
INFO: [v++ 60-1454] Run Directory: /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/run_link
INFO: [v++ 60-1441] [22:49:00] Run run_link: Step generate_sc_driver: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1585.473 ; gain = 0.000 ; free physical = 31037 ; free virtual = 113206
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /mnt/2UB102/HPCC_FPGA-master/STREAM/build/bin/xilinx_reports/link/system_estimate_stream_kernels_single.xtxt
INFO: [v++ 60-586] Created /mnt/2UB102/HPCC_FPGA-master/STREAM/build/bin/stream_kernels_single.ltx
INFO: [v++ 60-586] Created /mnt/2UB102/HPCC_FPGA-master/STREAM/build/bin/stream_kernels_single.xclbin
INFO: [v++ 60-1307] Run completed. Additional information can be found in:
	Guidance: /mnt/2UB102/HPCC_FPGA-master/STREAM/build/bin/xilinx_reports/link/v++_link_stream_kernels_single_guidance.html
	Timing Report: /mnt/2UB102/HPCC_FPGA-master/STREAM/build/bin/xilinx_reports/link/imp/impl_1_hw_bb_locked_timing_summary_routed.rpt
	Vivado Log: /mnt/2UB102/HPCC_FPGA-master/STREAM/build/bin/xilinx_reports/logs/link/vivado.log
	Steps Log File: /mnt/2UB102/HPCC_FPGA-master/STREAM/build/bin/xilinx_reports/logs/link/link.steps.log

INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /mnt/2UB102/HPCC_FPGA-master/STREAM/build/bin/stream_kernels_single.xclbin.link_summary 
INFO: [v++ 60-791] Total elapsed time: 1h 6m 16s
INFO: [v++ 60-1653] Closing dispatch client.
